#-----------------------------------------------------------
# Vivado v2019.2.1 (64-bit)
# SW Build 2729669 on Thu Dec  5 04:48:12 MST 2019
# IP Build 2729494 on Thu Dec  5 07:38:25 MST 2019
# Start of session at: Sat Jun 13 18:10:06 2020
# Process ID: 17140
# Current directory: /home/clarastassen/Xilinx/Vivado/2019.2/mma/mma.runs/synth_1
# Command line: vivado -log multiplier.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source multiplier.tcl
# Log file: /home/clarastassen/Xilinx/Vivado/2019.2/mma/mma.runs/synth_1/multiplier.vds
# Journal file: /home/clarastassen/Xilinx/Vivado/2019.2/mma/mma.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source multiplier.tcl -notrace
Command: synth_design -top multiplier -part xc7a100tcsg324-1
Starting synth_design
WARNING: [Vivado_Tcl 4-393] The 'Synthesis' target of the following IPs are stale, please generate the output products using the generate_target or synth_ip command before running synth_design.
/home/clarastassen/Xilinx/Vivado/2019.2/mma/mma.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci

Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 17170 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1848.609 ; gain = 203.715 ; free physical = 744 ; free virtual = 5742
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'multiplier' [/home/clarastassen/Xilinx/Vivado/2019.2/mma/mma.srcs/sources_1/new/multiplier.v:23]
INFO: [Synth 8-6157] synthesizing module 'blk_mem_gen_0' [/home/clarastassen/Xilinx/Vivado/2019.2/mma/mma.runs/synth_1/.Xil/Vivado-17140-utnubu/realtime/blk_mem_gen_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'blk_mem_gen_0' (1#1) [/home/clarastassen/Xilinx/Vivado/2019.2/mma/mma.runs/synth_1/.Xil/Vivado-17140-utnubu/realtime/blk_mem_gen_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'floating_point_0' [/home/clarastassen/Xilinx/Vivado/2019.2/mma/mma.runs/synth_1/.Xil/Vivado-17140-utnubu/realtime/floating_point_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'floating_point_0' (2#1) [/home/clarastassen/Xilinx/Vivado/2019.2/mma/mma.runs/synth_1/.Xil/Vivado-17140-utnubu/realtime/floating_point_0_stub.v:6]
WARNING: [Synth 8-6014] Unused sequential element add_temp_reg was removed.  [/home/clarastassen/Xilinx/Vivado/2019.2/mma/mma.srcs/sources_1/new/multiplier.v:111]
WARNING: [Synth 8-6014] Unused sequential element data_points_reg was removed.  [/home/clarastassen/Xilinx/Vivado/2019.2/mma/mma.srcs/sources_1/new/multiplier.v:122]
INFO: [Synth 8-6155] done synthesizing module 'multiplier' (3#1) [/home/clarastassen/Xilinx/Vivado/2019.2/mma/mma.srcs/sources_1/new/multiplier.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 1912.328 ; gain = 267.434 ; free physical = 780 ; free virtual = 5779
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 1912.328 ; gain = 267.434 ; free physical = 774 ; free virtual = 5773
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 1912.328 ; gain = 267.434 ; free physical = 774 ; free virtual = 5773
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1912.328 ; gain = 0.000 ; free physical = 767 ; free virtual = 5766
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/clarastassen/Xilinx/Vivado/2019.2/mma/mma.srcs/sources_1/ip/floating_point_0/floating_point_0/floating_point_0_in_context.xdc] for cell 'float'
Finished Parsing XDC File [/home/clarastassen/Xilinx/Vivado/2019.2/mma/mma.srcs/sources_1/ip/floating_point_0/floating_point_0/floating_point_0_in_context.xdc] for cell 'float'
Parsing XDC File [/home/clarastassen/Xilinx/Vivado/2019.2/mma/mma.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0/blk_mem_gen_0_in_context.xdc] for cell 'your_instance_name'
Finished Parsing XDC File [/home/clarastassen/Xilinx/Vivado/2019.2/mma/mma.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0/blk_mem_gen_0_in_context.xdc] for cell 'your_instance_name'
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2068.141 ; gain = 0.000 ; free physical = 694 ; free virtual = 5692
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2068.141 ; gain = 0.000 ; free physical = 694 ; free virtual = 5692
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 2068.141 ; gain = 423.246 ; free physical = 753 ; free virtual = 5751
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 2068.141 ; gain = 423.246 ; free physical = 753 ; free virtual = 5751
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for float. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for your_instance_name. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 2068.141 ; gain = 423.246 ; free physical = 753 ; free virtual = 5751
---------------------------------------------------------------------------------
INFO: [Synth 8-4471] merging register 's_axis_b_tvalid_reg' into 's_axis_a_tvalid_reg' [/home/clarastassen/Xilinx/Vivado/2019.2/mma/mma.srcs/sources_1/new/multiplier.v:81]
INFO: [Synth 8-4471] merging register 's_axis_c_tvalid_reg' into 's_axis_a_tvalid_reg' [/home/clarastassen/Xilinx/Vivado/2019.2/mma/mma.srcs/sources_1/new/multiplier.v:83]
INFO: [Synth 8-4471] merging register 's_axis_b_tdata_reg[31:0]' into 's_axis_a_tdata_reg[31:0]' [/home/clarastassen/Xilinx/Vivado/2019.2/mma/mma.srcs/sources_1/new/multiplier.v:82]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 2068.141 ; gain = 423.246 ; free physical = 743 ; free virtual = 5742
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 3     
+---Registers : 
	               32 Bit    Registers := 3     
	                7 Bit    Registers := 3     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module multiplier 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 3     
+---Registers : 
	               32 Bit    Registers := 3     
	                7 Bit    Registers := 3     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-3333] propagating constant 0 across sequential element (addrb0_inferred/\addrb_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (wea_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (s_axis_a_tvalid_reg)
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:17 . Memory (MB): peak = 2068.141 ; gain = 423.246 ; free physical = 733 ; free virtual = 5735
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:21 ; elapsed = 00:00:27 . Memory (MB): peak = 2068.141 ; gain = 423.246 ; free physical = 611 ; free virtual = 5614
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:21 ; elapsed = 00:00:27 . Memory (MB): peak = 2068.141 ; gain = 423.246 ; free physical = 611 ; free virtual = 5614
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\s_axis_c_tdata_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\s_axis_c_tdata_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\s_axis_c_tdata_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\s_axis_c_tdata_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\s_axis_c_tdata_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\s_axis_c_tdata_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\s_axis_c_tdata_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\s_axis_c_tdata_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\s_axis_c_tdata_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\s_axis_c_tdata_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\s_axis_c_tdata_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\s_axis_c_tdata_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\s_axis_c_tdata_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\s_axis_c_tdata_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\s_axis_c_tdata_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\s_axis_c_tdata_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\s_axis_c_tdata_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\s_axis_c_tdata_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\s_axis_c_tdata_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\s_axis_c_tdata_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\s_axis_c_tdata_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\s_axis_c_tdata_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\s_axis_c_tdata_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\s_axis_c_tdata_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\s_axis_c_tdata_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\s_axis_c_tdata_reg[25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\s_axis_c_tdata_reg[26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\s_axis_c_tdata_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\s_axis_c_tdata_reg[28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\s_axis_c_tdata_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\s_axis_c_tdata_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\s_axis_c_tdata_reg[31] )
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:21 ; elapsed = 00:00:27 . Memory (MB): peak = 2068.141 ; gain = 423.246 ; free physical = 611 ; free virtual = 5613
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:25 ; elapsed = 00:00:31 . Memory (MB): peak = 2068.141 ; gain = 423.246 ; free physical = 611 ; free virtual = 5613
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:25 ; elapsed = 00:00:31 . Memory (MB): peak = 2068.141 ; gain = 423.246 ; free physical = 611 ; free virtual = 5613
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:25 ; elapsed = 00:00:31 . Memory (MB): peak = 2068.141 ; gain = 423.246 ; free physical = 611 ; free virtual = 5613
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:25 ; elapsed = 00:00:31 . Memory (MB): peak = 2068.141 ; gain = 423.246 ; free physical = 611 ; free virtual = 5613
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:25 ; elapsed = 00:00:31 . Memory (MB): peak = 2068.141 ; gain = 423.246 ; free physical = 611 ; free virtual = 5613
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:25 ; elapsed = 00:00:31 . Memory (MB): peak = 2068.141 ; gain = 423.246 ; free physical = 611 ; free virtual = 5613
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+-----------------+----------+
|      |BlackBox name    |Instances |
+------+-----------------+----------+
|1     |blk_mem_gen_0    |         1|
|2     |floating_point_0 |         1|
+------+-----------------+----------+

Report Cell Usage: 
+------+-----------------+------+
|      |Cell             |Count |
+------+-----------------+------+
|1     |blk_mem_gen_0    |     1|
|2     |floating_point_0 |     1|
|3     |BUFG             |     1|
|4     |LUT1             |     2|
|5     |LUT2             |     4|
|6     |LUT3             |     3|
|7     |LUT4             |     2|
|8     |LUT5             |     3|
|9     |LUT6             |     2|
|10    |FDRE             |    78|
|11    |IBUF             |     2|
|12    |OBUF             |    33|
+------+-----------------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |   195|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:25 ; elapsed = 00:00:31 . Memory (MB): peak = 2068.141 ; gain = 423.246 ; free physical = 611 ; free virtual = 5613
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:23 ; elapsed = 00:00:29 . Memory (MB): peak = 2068.141 ; gain = 267.434 ; free physical = 664 ; free virtual = 5666
Synthesis Optimization Complete : Time (s): cpu = 00:00:25 ; elapsed = 00:00:31 . Memory (MB): peak = 2068.141 ; gain = 423.246 ; free physical = 664 ; free virtual = 5666
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2068.141 ; gain = 0.000 ; free physical = 732 ; free virtual = 5734
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2068.141 ; gain = 0.000 ; free physical = 677 ; free virtual = 5679
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
53 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:34 ; elapsed = 00:00:42 . Memory (MB): peak = 2068.141 ; gain = 593.508 ; free physical = 812 ; free virtual = 5814
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2068.141 ; gain = 0.000 ; free physical = 812 ; free virtual = 5814
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/clarastassen/Xilinx/Vivado/2019.2/mma/mma.runs/synth_1/multiplier.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file multiplier_utilization_synth.rpt -pb multiplier_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat Jun 13 18:10:56 2020...
