{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II 64-Bit " "Info: Running Quartus II 64-Bit Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Mar 05 17:54:34 2014 " "Info: Processing started: Wed Mar 05 17:54:34 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off Lab8 -c Lab8 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Lab8 -c Lab8 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "Clock " "Info: Assuming node \"Clock\" is an undefined clock" {  } { { "SixteenRegisterFile.vhd" "" { Text "C:/Lab8/SixteenRegisterFile.vhd" 6 -1 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Clock" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "Clock " "Info: No valid register-to-register data paths exist for clock \"Clock\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "Reg16:RegB2\|output\[6\] RegD\[2\] Clock 6.840 ns register " "Info: tsu for register \"Reg16:RegB2\|output\[6\]\" (data pin = \"RegD\[2\]\", clock pin = \"Clock\") is 6.840 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.222 ns + Longest pin register " "Info: + Longest pin to register delay is 9.222 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.857 ns) 0.857 ns RegD\[2\] 1 PIN PIN_B7 15 " "Info: 1: + IC(0.000 ns) + CELL(0.857 ns) = 0.857 ns; Loc. = PIN_B7; Fanout = 15; PIN Node = 'RegD\[2\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RegD[2] } "NODE_NAME" } } { "SixteenRegisterFile.vhd" "" { Text "C:/Lab8/SixteenRegisterFile.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.963 ns) + CELL(0.228 ns) 6.048 ns decoder16:Decoder\|Mux7~3 2 COMB LCCOMB_X9_Y15_N10 16 " "Info: 2: + IC(4.963 ns) + CELL(0.228 ns) = 6.048 ns; Loc. = LCCOMB_X9_Y15_N10; Fanout = 16; COMB Node = 'decoder16:Decoder\|Mux7~3'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "5.191 ns" { RegD[2] decoder16:Decoder|Mux7~3 } "NODE_NAME" } } { "decoder16.vhd" "" { Text "C:/Lab8/decoder16.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.428 ns) + CELL(0.746 ns) 9.222 ns Reg16:RegB2\|output\[6\] 3 REG LCFF_X22_Y8_N13 2 " "Info: 3: + IC(2.428 ns) + CELL(0.746 ns) = 9.222 ns; Loc. = LCFF_X22_Y8_N13; Fanout = 2; REG Node = 'Reg16:RegB2\|output\[6\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "3.174 ns" { decoder16:Decoder|Mux7~3 Reg16:RegB2|output[6] } "NODE_NAME" } } { "reg16.vhd" "" { Text "C:/Lab8/reg16.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.831 ns ( 19.85 % ) " "Info: Total cell delay = 1.831 ns ( 19.85 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.391 ns ( 80.15 % ) " "Info: Total interconnect delay = 7.391 ns ( 80.15 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "9.222 ns" { RegD[2] decoder16:Decoder|Mux7~3 Reg16:RegB2|output[6] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "9.222 ns" { RegD[2] {} RegD[2]~combout {} decoder16:Decoder|Mux7~3 {} Reg16:RegB2|output[6] {} } { 0.000ns 0.000ns 4.963ns 2.428ns } { 0.000ns 0.857ns 0.228ns 0.746ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "reg16.vhd" "" { Text "C:/Lab8/reg16.vhd" 16 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clock destination 2.472 ns - Shortest register " "Info: - Shortest clock path from clock \"Clock\" to destination register is 2.472 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns Clock 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'Clock'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Clock } "NODE_NAME" } } { "SixteenRegisterFile.vhd" "" { Text "C:/Lab8/SixteenRegisterFile.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns Clock~clkctrl 2 COMB CLKCTRL_G3 240 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 240; COMB Node = 'Clock~clkctrl'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.343 ns" { Clock Clock~clkctrl } "NODE_NAME" } } { "SixteenRegisterFile.vhd" "" { Text "C:/Lab8/SixteenRegisterFile.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.657 ns) + CELL(0.618 ns) 2.472 ns Reg16:RegB2\|output\[6\] 3 REG LCFF_X22_Y8_N13 2 " "Info: 3: + IC(0.657 ns) + CELL(0.618 ns) = 2.472 ns; Loc. = LCFF_X22_Y8_N13; Fanout = 2; REG Node = 'Reg16:RegB2\|output\[6\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.275 ns" { Clock~clkctrl Reg16:RegB2|output[6] } "NODE_NAME" } } { "reg16.vhd" "" { Text "C:/Lab8/reg16.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.55 % ) " "Info: Total cell delay = 1.472 ns ( 59.55 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.000 ns ( 40.45 % ) " "Info: Total interconnect delay = 1.000 ns ( 40.45 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.472 ns" { Clock Clock~clkctrl Reg16:RegB2|output[6] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "2.472 ns" { Clock {} Clock~combout {} Clock~clkctrl {} Reg16:RegB2|output[6] {} } { 0.000ns 0.000ns 0.343ns 0.657ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "9.222 ns" { RegD[2] decoder16:Decoder|Mux7~3 Reg16:RegB2|output[6] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "9.222 ns" { RegD[2] {} RegD[2]~combout {} decoder16:Decoder|Mux7~3 {} Reg16:RegB2|output[6] {} } { 0.000ns 0.000ns 4.963ns 2.428ns } { 0.000ns 0.857ns 0.228ns 0.746ns } "" } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.472 ns" { Clock Clock~clkctrl Reg16:RegB2|output[6] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "2.472 ns" { Clock {} Clock~combout {} Clock~clkctrl {} Reg16:RegB2|output[6] {} } { 0.000ns 0.000ns 0.343ns 0.657ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "Clock DataS\[12\] Reg16:RegE5\|output\[12\] 11.680 ns register " "Info: tco from clock \"Clock\" to destination pin \"DataS\[12\]\" through register \"Reg16:RegE5\|output\[12\]\" is 11.680 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clock source 2.466 ns + Longest register " "Info: + Longest clock path from clock \"Clock\" to source register is 2.466 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns Clock 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'Clock'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Clock } "NODE_NAME" } } { "SixteenRegisterFile.vhd" "" { Text "C:/Lab8/SixteenRegisterFile.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns Clock~clkctrl 2 COMB CLKCTRL_G3 240 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 240; COMB Node = 'Clock~clkctrl'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.343 ns" { Clock Clock~clkctrl } "NODE_NAME" } } { "SixteenRegisterFile.vhd" "" { Text "C:/Lab8/SixteenRegisterFile.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.651 ns) + CELL(0.618 ns) 2.466 ns Reg16:RegE5\|output\[12\] 3 REG LCFF_X1_Y16_N19 2 " "Info: 3: + IC(0.651 ns) + CELL(0.618 ns) = 2.466 ns; Loc. = LCFF_X1_Y16_N19; Fanout = 2; REG Node = 'Reg16:RegE5\|output\[12\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.269 ns" { Clock~clkctrl Reg16:RegE5|output[12] } "NODE_NAME" } } { "reg16.vhd" "" { Text "C:/Lab8/reg16.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.69 % ) " "Info: Total cell delay = 1.472 ns ( 59.69 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.994 ns ( 40.31 % ) " "Info: Total interconnect delay = 0.994 ns ( 40.31 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.466 ns" { Clock Clock~clkctrl Reg16:RegE5|output[12] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "2.466 ns" { Clock {} Clock~combout {} Clock~clkctrl {} Reg16:RegE5|output[12] {} } { 0.000ns 0.000ns 0.343ns 0.651ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "reg16.vhd" "" { Text "C:/Lab8/reg16.vhd" 16 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.120 ns + Longest register pin " "Info: + Longest register to pin delay is 9.120 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Reg16:RegE5\|output\[12\] 1 REG LCFF_X1_Y16_N19 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X1_Y16_N19; Fanout = 2; REG Node = 'Reg16:RegE5\|output\[12\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Reg16:RegE5|output[12] } "NODE_NAME" } } { "reg16.vhd" "" { Text "C:/Lab8/reg16.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.827 ns) + CELL(0.357 ns) 3.184 ns mux16:Mux1\|Mux3~2 2 COMB LCCOMB_X27_Y26_N8 1 " "Info: 2: + IC(2.827 ns) + CELL(0.357 ns) = 3.184 ns; Loc. = LCCOMB_X27_Y26_N8; Fanout = 1; COMB Node = 'mux16:Mux1\|Mux3~2'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "3.184 ns" { Reg16:RegE5|output[12] mux16:Mux1|Mux3~2 } "NODE_NAME" } } { "mux16.vhd" "" { Text "C:/Lab8/mux16.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.822 ns) + CELL(0.357 ns) 5.363 ns mux16:Mux1\|Mux3~4 3 COMB LCCOMB_X19_Y17_N10 1 " "Info: 3: + IC(1.822 ns) + CELL(0.357 ns) = 5.363 ns; Loc. = LCCOMB_X19_Y17_N10; Fanout = 1; COMB Node = 'mux16:Mux1\|Mux3~4'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.179 ns" { mux16:Mux1|Mux3~2 mux16:Mux1|Mux3~4 } "NODE_NAME" } } { "mux16.vhd" "" { Text "C:/Lab8/mux16.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.775 ns) + CELL(1.982 ns) 9.120 ns DataS\[12\] 4 PIN PIN_A7 0 " "Info: 4: + IC(1.775 ns) + CELL(1.982 ns) = 9.120 ns; Loc. = PIN_A7; Fanout = 0; PIN Node = 'DataS\[12\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "3.757 ns" { mux16:Mux1|Mux3~4 DataS[12] } "NODE_NAME" } } { "SixteenRegisterFile.vhd" "" { Text "C:/Lab8/SixteenRegisterFile.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.696 ns ( 29.56 % ) " "Info: Total cell delay = 2.696 ns ( 29.56 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.424 ns ( 70.44 % ) " "Info: Total interconnect delay = 6.424 ns ( 70.44 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "9.120 ns" { Reg16:RegE5|output[12] mux16:Mux1|Mux3~2 mux16:Mux1|Mux3~4 DataS[12] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "9.120 ns" { Reg16:RegE5|output[12] {} mux16:Mux1|Mux3~2 {} mux16:Mux1|Mux3~4 {} DataS[12] {} } { 0.000ns 2.827ns 1.822ns 1.775ns } { 0.000ns 0.357ns 0.357ns 1.982ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.466 ns" { Clock Clock~clkctrl Reg16:RegE5|output[12] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "2.466 ns" { Clock {} Clock~combout {} Clock~clkctrl {} Reg16:RegE5|output[12] {} } { 0.000ns 0.000ns 0.343ns 0.651ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "9.120 ns" { Reg16:RegE5|output[12] mux16:Mux1|Mux3~2 mux16:Mux1|Mux3~4 DataS[12] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "9.120 ns" { Reg16:RegE5|output[12] {} mux16:Mux1|Mux3~2 {} mux16:Mux1|Mux3~4 {} DataS[12] {} } { 0.000ns 2.827ns 1.822ns 1.775ns } { 0.000ns 0.357ns 0.357ns 1.982ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "RegS\[3\] DataS\[8\] 13.958 ns Longest " "Info: Longest tpd from source pin \"RegS\[3\]\" to destination pin \"DataS\[8\]\" is 13.958 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.857 ns) 0.857 ns RegS\[3\] 1 PIN PIN_Y18 64 " "Info: 1: + IC(0.000 ns) + CELL(0.857 ns) = 0.857 ns; Loc. = PIN_Y18; Fanout = 64; PIN Node = 'RegS\[3\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RegS[3] } "NODE_NAME" } } { "SixteenRegisterFile.vhd" "" { Text "C:/Lab8/SixteenRegisterFile.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.526 ns) + CELL(0.378 ns) 7.761 ns mux16:Mux1\|Mux7~2 2 COMB LCCOMB_X27_Y26_N18 1 " "Info: 2: + IC(6.526 ns) + CELL(0.378 ns) = 7.761 ns; Loc. = LCCOMB_X27_Y26_N18; Fanout = 1; COMB Node = 'mux16:Mux1\|Mux7~2'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "6.904 ns" { RegS[3] mux16:Mux1|Mux7~2 } "NODE_NAME" } } { "mux16.vhd" "" { Text "C:/Lab8/mux16.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.633 ns) + CELL(0.272 ns) 9.666 ns mux16:Mux1\|Mux7~4 3 COMB LCCOMB_X34_Y15_N30 1 " "Info: 3: + IC(1.633 ns) + CELL(0.272 ns) = 9.666 ns; Loc. = LCCOMB_X34_Y15_N30; Fanout = 1; COMB Node = 'mux16:Mux1\|Mux7~4'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.905 ns" { mux16:Mux1|Mux7~2 mux16:Mux1|Mux7~4 } "NODE_NAME" } } { "mux16.vhd" "" { Text "C:/Lab8/mux16.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.138 ns) + CELL(2.154 ns) 13.958 ns DataS\[8\] 4 PIN PIN_C21 0 " "Info: 4: + IC(2.138 ns) + CELL(2.154 ns) = 13.958 ns; Loc. = PIN_C21; Fanout = 0; PIN Node = 'DataS\[8\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "4.292 ns" { mux16:Mux1|Mux7~4 DataS[8] } "NODE_NAME" } } { "SixteenRegisterFile.vhd" "" { Text "C:/Lab8/SixteenRegisterFile.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.661 ns ( 26.23 % ) " "Info: Total cell delay = 3.661 ns ( 26.23 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "10.297 ns ( 73.77 % ) " "Info: Total interconnect delay = 10.297 ns ( 73.77 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "13.958 ns" { RegS[3] mux16:Mux1|Mux7~2 mux16:Mux1|Mux7~4 DataS[8] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "13.958 ns" { RegS[3] {} RegS[3]~combout {} mux16:Mux1|Mux7~2 {} mux16:Mux1|Mux7~4 {} DataS[8] {} } { 0.000ns 0.000ns 6.526ns 1.633ns 2.138ns } { 0.000ns 0.857ns 0.378ns 0.272ns 2.154ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "Reg16:RegB2\|output\[13\] DataD\[13\] Clock 0.302 ns register " "Info: th for register \"Reg16:RegB2\|output\[13\]\" (data pin = \"DataD\[13\]\", clock pin = \"Clock\") is 0.302 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clock destination 2.468 ns + Longest register " "Info: + Longest clock path from clock \"Clock\" to destination register is 2.468 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns Clock 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'Clock'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Clock } "NODE_NAME" } } { "SixteenRegisterFile.vhd" "" { Text "C:/Lab8/SixteenRegisterFile.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns Clock~clkctrl 2 COMB CLKCTRL_G3 240 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 240; COMB Node = 'Clock~clkctrl'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.343 ns" { Clock Clock~clkctrl } "NODE_NAME" } } { "SixteenRegisterFile.vhd" "" { Text "C:/Lab8/SixteenRegisterFile.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.653 ns) + CELL(0.618 ns) 2.468 ns Reg16:RegB2\|output\[13\] 3 REG LCFF_X14_Y23_N29 2 " "Info: 3: + IC(0.653 ns) + CELL(0.618 ns) = 2.468 ns; Loc. = LCFF_X14_Y23_N29; Fanout = 2; REG Node = 'Reg16:RegB2\|output\[13\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.271 ns" { Clock~clkctrl Reg16:RegB2|output[13] } "NODE_NAME" } } { "reg16.vhd" "" { Text "C:/Lab8/reg16.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.64 % ) " "Info: Total cell delay = 1.472 ns ( 59.64 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.996 ns ( 40.36 % ) " "Info: Total interconnect delay = 0.996 ns ( 40.36 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.468 ns" { Clock Clock~clkctrl Reg16:RegB2|output[13] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "2.468 ns" { Clock {} Clock~combout {} Clock~clkctrl {} Reg16:RegB2|output[13] {} } { 0.000ns 0.000ns 0.343ns 0.653ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.149 ns + " "Info: + Micro hold delay of destination is 0.149 ns" {  } { { "reg16.vhd" "" { Text "C:/Lab8/reg16.vhd" 16 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.315 ns - Shortest pin register " "Info: - Shortest pin to register delay is 2.315 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.809 ns) 0.809 ns DataD\[13\] 1 PIN PIN_B12 15 " "Info: 1: + IC(0.000 ns) + CELL(0.809 ns) = 0.809 ns; Loc. = PIN_B12; Fanout = 15; PIN Node = 'DataD\[13\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DataD[13] } "NODE_NAME" } } { "SixteenRegisterFile.vhd" "" { Text "C:/Lab8/SixteenRegisterFile.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.197 ns) + CELL(0.309 ns) 2.315 ns Reg16:RegB2\|output\[13\] 2 REG LCFF_X14_Y23_N29 2 " "Info: 2: + IC(1.197 ns) + CELL(0.309 ns) = 2.315 ns; Loc. = LCFF_X14_Y23_N29; Fanout = 2; REG Node = 'Reg16:RegB2\|output\[13\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.506 ns" { DataD[13] Reg16:RegB2|output[13] } "NODE_NAME" } } { "reg16.vhd" "" { Text "C:/Lab8/reg16.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.118 ns ( 48.29 % ) " "Info: Total cell delay = 1.118 ns ( 48.29 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.197 ns ( 51.71 % ) " "Info: Total interconnect delay = 1.197 ns ( 51.71 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.315 ns" { DataD[13] Reg16:RegB2|output[13] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "2.315 ns" { DataD[13] {} DataD[13]~combout {} Reg16:RegB2|output[13] {} } { 0.000ns 0.000ns 1.197ns } { 0.000ns 0.809ns 0.309ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.468 ns" { Clock Clock~clkctrl Reg16:RegB2|output[13] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "2.468 ns" { Clock {} Clock~combout {} Clock~clkctrl {} Reg16:RegB2|output[13] {} } { 0.000ns 0.000ns 0.343ns 0.653ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.315 ns" { DataD[13] Reg16:RegB2|output[13] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "2.315 ns" { DataD[13] {} DataD[13]~combout {} Reg16:RegB2|output[13] {} } { 0.000ns 0.000ns 1.197ns } { 0.000ns 0.809ns 0.309ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II 64-Bit " "Info: Quartus II 64-Bit Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "222 " "Info: Peak virtual memory: 222 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Mar 05 17:54:35 2014 " "Info: Processing ended: Wed Mar 05 17:54:35 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
