

================================================================
== Vitis HLS Report for 'conv1_Pipeline_RELU8'
================================================================
* Date:           Thu Nov  2 21:48:41 2023

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        srcnn_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck24-ubva530-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.437 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      517|      517|  5.170 us|  5.170 us|  517|  517|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- RELU    |      515|      515|         8|          2|          2|   255|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    102|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       0|      9|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    115|    -|
|Register         |        -|    -|     240|     64|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     240|    290|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      432|  360|  141120|  70560|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +---------------------+----------------+---------+----+---+----+-----+
    |       Instance      |     Module     | BRAM_18K| DSP| FF| LUT| URAM|
    +---------------------+----------------+---------+----+---+----+-----+
    |mux_2_1_32_1_1_U242  |mux_2_1_32_1_1  |        0|   0|  0|   9|    0|
    +---------------------+----------------+---------+----+---+----+-----+
    |Total                |                |        0|   0|  0|   9|    0|
    +---------------------+----------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+----+---+----+------------+------------+
    |      Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+----+---+----+------------+------------+
    |add_ln152_fu_135_p2     |         +|   0|  0|  15|           8|           1|
    |add_ln155_fu_145_p2     |         +|   0|  0|  21|          14|          14|
    |and_ln157_fu_204_p2     |       and|   0|  0|   2|           1|           1|
    |icmp_ln152_fu_129_p2    |      icmp|   0|  0|  15|           8|           2|
    |icmp_ln157_1_fu_194_p2  |      icmp|   0|  0|  30|          23|           1|
    |icmp_ln157_fu_188_p2    |      icmp|   0|  0|  15|           8|           2|
    |or_ln157_fu_200_p2      |        or|   0|  0|   2|           1|           1|
    |ap_enable_pp0           |       xor|   0|  0|   2|           1|           2|
    +------------------------+----------+----+---+----+------------+------------+
    |Total                   |          |   0|  0| 102|          64|          24|
    +------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------------------------------------------+----+-----------+-----+-----------+
    |                                Name                               | LUT| Input Size| Bits| Total Bits|
    +-------------------------------------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                                          |  14|          3|    1|          3|
    |ap_done_int                                                        |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0                                            |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                                            |   9|          2|    1|          2|
    |ap_sig_allocacmp_bw                                                |   9|          2|    8|         16|
    |bw_3_fu_54                                                         |   9|          2|    8|         16|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_address0  |  14|          3|   14|         42|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_d0        |  14|          3|   32|         96|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_ou_address0    |  14|          3|   14|         42|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_ou_d0          |  14|          3|   32|         96|
    +-------------------------------------------------------------------+----+-----------+-----+-----------+
    |Total                                                              | 115|         25|  112|        317|
    +-------------------------------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------------------------------------+----+----+-----+-----------+
    |                               Name                               | FF | LUT| Bits| Const Bits|
    +------------------------------------------------------------------+----+----+-----+-----------+
    |add15_1_i_reg_248                                                 |  32|   0|   32|          0|
    |ap_CS_fsm                                                         |   2|   0|    2|          0|
    |ap_done_reg                                                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg                                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                                           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                                           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3                                           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg                                  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg                                  |   1|   0|    1|          0|
    |bw_3_fu_54                                                        |   8|   0|    8|          0|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_ou_2_reg_231  |  14|   0|   14|          0|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_ou_3_reg_237  |  14|   0|   14|          0|
    |icmp_ln152_reg_227                                                |   1|   0|    1|          0|
    |icmp_ln157_1_reg_261                                              |   1|   0|    1|          0|
    |icmp_ln157_reg_256                                                |   1|   0|    1|          0|
    |tmp_s_reg_243                                                     |  32|   0|   32|          0|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_ou_2_reg_231  |  64|  32|   14|          0|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_ou_3_reg_237  |  64|  32|   14|          0|
    +------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                             | 240|  64|  140|          0|
    +------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------------------------------------------------+-----+-----+------------+----------------------------------------------------------+--------------+
|                             RTL Ports                             | Dir | Bits|  Protocol  |                       Source Object                      |    C Type    |
+-------------------------------------------------------------------+-----+-----+------------+----------------------------------------------------------+--------------+
|ap_clk                                                             |   in|    1|  ap_ctrl_hs|                                      conv1_Pipeline_RELU8|  return value|
|ap_rst                                                             |   in|    1|  ap_ctrl_hs|                                      conv1_Pipeline_RELU8|  return value|
|ap_start                                                           |   in|    1|  ap_ctrl_hs|                                      conv1_Pipeline_RELU8|  return value|
|ap_done                                                            |  out|    1|  ap_ctrl_hs|                                      conv1_Pipeline_RELU8|  return value|
|ap_idle                                                            |  out|    1|  ap_ctrl_hs|                                      conv1_Pipeline_RELU8|  return value|
|ap_ready                                                           |  out|    1|  ap_ctrl_hs|                                      conv1_Pipeline_RELU8|  return value|
|grp_fu_3951_p_din0                                                 |  out|   32|  ap_ctrl_hs|                                      conv1_Pipeline_RELU8|  return value|
|grp_fu_3951_p_din1                                                 |  out|   32|  ap_ctrl_hs|                                      conv1_Pipeline_RELU8|  return value|
|grp_fu_3951_p_opcode                                               |  out|    2|  ap_ctrl_hs|                                      conv1_Pipeline_RELU8|  return value|
|grp_fu_3951_p_dout0                                                |   in|   32|  ap_ctrl_hs|                                      conv1_Pipeline_RELU8|  return value|
|grp_fu_3951_p_ce                                                   |  out|    1|  ap_ctrl_hs|                                      conv1_Pipeline_RELU8|  return value|
|grp_fu_3987_p_din0                                                 |  out|   32|  ap_ctrl_hs|                                      conv1_Pipeline_RELU8|  return value|
|grp_fu_3987_p_din1                                                 |  out|   32|  ap_ctrl_hs|                                      conv1_Pipeline_RELU8|  return value|
|grp_fu_3987_p_opcode                                               |  out|    5|  ap_ctrl_hs|                                      conv1_Pipeline_RELU8|  return value|
|grp_fu_3987_p_dout0                                                |   in|    1|  ap_ctrl_hs|                                      conv1_Pipeline_RELU8|  return value|
|grp_fu_3987_p_ce                                                   |  out|    1|  ap_ctrl_hs|                                      conv1_Pipeline_RELU8|  return value|
|sub_ln155_4                                                        |   in|   14|     ap_none|                                               sub_ln155_4|        scalar|
|trunc_ln20                                                         |   in|    1|     ap_none|                                                trunc_ln20|        scalar|
|empty                                                              |   in|   32|     ap_none|                                                     empty|        scalar|
|conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_address0  |  out|   14|   ap_memory|  conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1|         array|
|conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_ce0       |  out|    1|   ap_memory|  conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1|         array|
|conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_we0       |  out|    1|   ap_memory|  conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1|         array|
|conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_d0        |  out|   32|   ap_memory|  conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1|         array|
|conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_address1  |  out|   14|   ap_memory|  conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1|         array|
|conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_ce1       |  out|    1|   ap_memory|  conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1|         array|
|conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_q1        |   in|   32|   ap_memory|  conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1|         array|
|conv1_float_255_255_float_1_9_9_float_float_255_255_ou_address0    |  out|   14|   ap_memory|    conv1_float_255_255_float_1_9_9_float_float_255_255_ou|         array|
|conv1_float_255_255_float_1_9_9_float_float_255_255_ou_ce0         |  out|    1|   ap_memory|    conv1_float_255_255_float_1_9_9_float_float_255_255_ou|         array|
|conv1_float_255_255_float_1_9_9_float_float_255_255_ou_we0         |  out|    1|   ap_memory|    conv1_float_255_255_float_1_9_9_float_float_255_255_ou|         array|
|conv1_float_255_255_float_1_9_9_float_float_255_255_ou_d0          |  out|   32|   ap_memory|    conv1_float_255_255_float_1_9_9_float_float_255_255_ou|         array|
|conv1_float_255_255_float_1_9_9_float_float_255_255_ou_address1    |  out|   14|   ap_memory|    conv1_float_255_255_float_1_9_9_float_float_255_255_ou|         array|
|conv1_float_255_255_float_1_9_9_float_float_255_255_ou_ce1         |  out|    1|   ap_memory|    conv1_float_255_255_float_1_9_9_float_float_255_255_ou|         array|
|conv1_float_255_255_float_1_9_9_float_float_255_255_ou_q1          |   in|   32|   ap_memory|    conv1_float_255_255_float_1_9_9_float_float_255_255_ou|         array|
+-------------------------------------------------------------------+-----+-----+------------+----------------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 8


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 8
* Pipeline : 1
  Pipeline-0 : II = 2, D = 8, States = { 1 2 3 4 5 6 7 8 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.06>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%bw_3 = alloca i32 1"   --->   Operation 11 'alloca' 'bw_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%tmp = read i32 @_ssdm_op_Read.ap_auto.float, i32 %empty"   --->   Operation 12 'read' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%trunc_ln20_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %trunc_ln20"   --->   Operation 13 'read' 'trunc_ln20_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%sub_ln155_4_read = read i14 @_ssdm_op_Read.ap_auto.i14, i14 %sub_ln155_4"   --->   Operation 14 'read' 'sub_ln155_4_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.42ns)   --->   "%store_ln0 = store i8 0, i8 %bw_3"   --->   Operation 15 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body8.1.i80"   --->   Operation 16 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%bw = load i8 %bw_3" [src/conv1.cpp:152->src/conv1.cpp:78]   --->   Operation 17 'load' 'bw' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.76ns)   --->   "%icmp_ln152 = icmp_eq  i8 %bw, i8 255" [src/conv1.cpp:152->src/conv1.cpp:78]   --->   Operation 18 'icmp' 'icmp_ln152' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (0.76ns)   --->   "%add_ln152 = add i8 %bw, i8 1" [src/conv1.cpp:152->src/conv1.cpp:78]   --->   Operation 19 'add' 'add_ln152' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%br_ln152 = br i1 %icmp_ln152, void %for.body8.1.i80.split, void %for.end.1.i.exitStub" [src/conv1.cpp:152->src/conv1.cpp:78]   --->   Operation 20 'br' 'br_ln152' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%zext_ln155 = zext i8 %bw" [src/conv1.cpp:155->src/conv1.cpp:78]   --->   Operation 21 'zext' 'zext_ln155' <Predicate = (!icmp_ln152)> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.83ns)   --->   "%add_ln155 = add i14 %sub_ln155_4_read, i14 %zext_ln155" [src/conv1.cpp:155->src/conv1.cpp:78]   --->   Operation 22 'add' 'add_ln155' <Predicate = (!icmp_ln152)> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%zext_ln155_1 = zext i14 %add_ln155" [src/conv1.cpp:155->src/conv1.cpp:78]   --->   Operation 23 'zext' 'zext_ln155_1' <Predicate = (!icmp_ln152)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_ou_2 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1, i64 0, i64 %zext_ln155_1" [src/conv1.cpp:155->src/conv1.cpp:78]   --->   Operation 24 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_ou_2' <Predicate = (!icmp_ln152)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_ou_3 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou, i64 0, i64 %zext_ln155_1" [src/conv1.cpp:155->src/conv1.cpp:78]   --->   Operation 25 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_ou_3' <Predicate = (!icmp_ln152)> <Delay = 0.00>
ST_1 : Operation 26 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_ou_4 = load i14 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_2" [src/conv1.cpp:155->src/conv1.cpp:78]   --->   Operation 26 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_ou_4' <Predicate = (!icmp_ln152)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 15300> <RAM>
ST_1 : Operation 27 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_ou_5 = load i14 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_3" [src/conv1.cpp:155->src/conv1.cpp:78]   --->   Operation 27 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_ou_5' <Predicate = (!icmp_ln152)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 15300> <RAM>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%br_ln155 = br i1 %trunc_ln20_read, void %arrayidx12412.1.i.case.0, void %arrayidx12412.1.i.case.1" [src/conv1.cpp:155->src/conv1.cpp:78]   --->   Operation 28 'br' 'br_ln155' <Predicate = (!icmp_ln152)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.42ns)   --->   "%store_ln152 = store i8 %add_ln152, i8 %bw_3" [src/conv1.cpp:152->src/conv1.cpp:78]   --->   Operation 29 'store' 'store_ln152' <Predicate = (!icmp_ln152)> <Delay = 0.42>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%br_ln152 = br void %for.body8.1.i80" [src/conv1.cpp:152->src/conv1.cpp:78]   --->   Operation 30 'br' 'br_ln152' <Predicate = (!icmp_ln152)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.66>
ST_2 : Operation 31 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_ou_4 = load i14 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_2" [src/conv1.cpp:155->src/conv1.cpp:78]   --->   Operation 31 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_ou_4' <Predicate = (!icmp_ln152)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 15300> <RAM>
ST_2 : Operation 32 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_ou_5 = load i14 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_3" [src/conv1.cpp:155->src/conv1.cpp:78]   --->   Operation 32 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_ou_5' <Predicate = (!icmp_ln152)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 15300> <RAM>
ST_2 : Operation 33 [1/1] (0.42ns)   --->   "%tmp_s = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_4, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_5, i1 %trunc_ln20_read" [src/conv1.cpp:155->src/conv1.cpp:78]   --->   Operation 33 'mux' 'tmp_s' <Predicate = (!icmp_ln152)> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 6.43>
ST_3 : [1/1] (1.31ns)   --->   Input mux for Operation 34 '%add15_1_i = fadd i32 %tmp_s, i32 %tmp'
ST_3 : Operation 34 [4/4] (5.12ns)   --->   "%add15_1_i = fadd i32 %tmp_s, i32 %tmp" [src/conv1.cpp:155->src/conv1.cpp:78]   --->   Operation 34 'fadd' 'add15_1_i' <Predicate = true> <Delay = 5.12> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 6.43>
ST_4 : Operation 35 [3/4] (6.43ns)   --->   "%add15_1_i = fadd i32 %tmp_s, i32 %tmp" [src/conv1.cpp:155->src/conv1.cpp:78]   --->   Operation 35 'fadd' 'add15_1_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 6.43>
ST_5 : Operation 36 [2/4] (6.43ns)   --->   "%add15_1_i = fadd i32 %tmp_s, i32 %tmp" [src/conv1.cpp:155->src/conv1.cpp:78]   --->   Operation 36 'fadd' 'add15_1_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 6.43>
ST_6 : Operation 37 [1/1] (0.00ns)   --->   "%specpipeline_ln153 = specpipeline void @_ssdm_op_SpecPipeline, i32 2, i32 0, i32 0, i32 0, void @empty_37" [src/conv1.cpp:153->src/conv1.cpp:78]   --->   Operation 37 'specpipeline' 'specpipeline_ln153' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 38 [1/1] (0.00ns)   --->   "%speclooptripcount_ln152 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 255, i64 255, i64 255" [src/conv1.cpp:152->src/conv1.cpp:78]   --->   Operation 38 'speclooptripcount' 'speclooptripcount_ln152' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 39 [1/1] (0.00ns)   --->   "%specloopname_ln152 = specloopname void @_ssdm_op_SpecLoopName, void @empty_12" [src/conv1.cpp:152->src/conv1.cpp:78]   --->   Operation 39 'specloopname' 'specloopname_ln152' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 40 [1/4] (6.43ns)   --->   "%add15_1_i = fadd i32 %tmp_s, i32 %tmp" [src/conv1.cpp:155->src/conv1.cpp:78]   --->   Operation 40 'fadd' 'add15_1_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 61 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 61 'ret' 'ret_ln0' <Predicate = (icmp_ln152)> <Delay = 0.00>

State 7 <SV = 6> <Delay = 2.78>
ST_7 : Operation 41 [1/1] (1.23ns)   --->   "%store_ln155 = store i32 %add15_1_i, i14 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_2" [src/conv1.cpp:155->src/conv1.cpp:78]   --->   Operation 41 'store' 'store_ln155' <Predicate = (!trunc_ln20_read)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 15300> <RAM>
ST_7 : Operation 42 [1/1] (0.00ns)   --->   "%br_ln155 = br void %arrayidx12412.1.i.exit" [src/conv1.cpp:155->src/conv1.cpp:78]   --->   Operation 42 'br' 'br_ln155' <Predicate = (!trunc_ln20_read)> <Delay = 0.00>
ST_7 : Operation 43 [1/1] (1.23ns)   --->   "%store_ln155 = store i32 %add15_1_i, i14 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_3" [src/conv1.cpp:155->src/conv1.cpp:78]   --->   Operation 43 'store' 'store_ln155' <Predicate = (trunc_ln20_read)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 15300> <RAM>
ST_7 : Operation 44 [1/1] (0.00ns)   --->   "%br_ln155 = br void %arrayidx12412.1.i.exit" [src/conv1.cpp:155->src/conv1.cpp:78]   --->   Operation 44 'br' 'br_ln155' <Predicate = (trunc_ln20_read)> <Delay = 0.00>
ST_7 : Operation 45 [1/1] (0.00ns)   --->   "%bitcast_ln157 = bitcast i32 %add15_1_i" [src/conv1.cpp:157->src/conv1.cpp:78]   --->   Operation 45 'bitcast' 'bitcast_ln157' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 46 [1/1] (0.00ns)   --->   "%tmp_121 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln157, i32 23, i32 30" [src/conv1.cpp:157->src/conv1.cpp:78]   --->   Operation 46 'partselect' 'tmp_121' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 47 [1/1] (0.00ns)   --->   "%trunc_ln157 = trunc i32 %bitcast_ln157" [src/conv1.cpp:157->src/conv1.cpp:78]   --->   Operation 47 'trunc' 'trunc_ln157' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 48 [1/1] (0.76ns)   --->   "%icmp_ln157 = icmp_ne  i8 %tmp_121, i8 255" [src/conv1.cpp:157->src/conv1.cpp:78]   --->   Operation 48 'icmp' 'icmp_ln157' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 49 [1/1] (0.92ns)   --->   "%icmp_ln157_1 = icmp_eq  i23 %trunc_ln157, i23 0" [src/conv1.cpp:157->src/conv1.cpp:78]   --->   Operation 49 'icmp' 'icmp_ln157_1' <Predicate = true> <Delay = 0.92> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : [1/1] (0.62ns)   --->   Input mux for Operation 50 '%tmp_122 = fcmp_olt  i32 %add15_1_i, i32 0'
ST_7 : Operation 50 [2/2] (2.15ns)   --->   "%tmp_122 = fcmp_olt  i32 %add15_1_i, i32 0" [src/conv1.cpp:157->src/conv1.cpp:78]   --->   Operation 50 'fcmp' 'tmp_122' <Predicate = true> <Delay = 2.15> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 4.30>
ST_8 : Operation 51 [1/1] (0.00ns) (grouped into LUT with out node and_ln157)   --->   "%or_ln157 = or i1 %icmp_ln157_1, i1 %icmp_ln157" [src/conv1.cpp:157->src/conv1.cpp:78]   --->   Operation 51 'or' 'or_ln157' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 52 [1/2] (2.78ns)   --->   "%tmp_122 = fcmp_olt  i32 %add15_1_i, i32 0" [src/conv1.cpp:157->src/conv1.cpp:78]   --->   Operation 52 'fcmp' 'tmp_122' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 53 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln157 = and i1 %or_ln157, i1 %tmp_122" [src/conv1.cpp:157->src/conv1.cpp:78]   --->   Operation 53 'and' 'and_ln157' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 54 [1/1] (0.00ns)   --->   "%br_ln157 = br i1 %and_ln157, void %for.inc.1.i83, void %if.then.1.i" [src/conv1.cpp:157->src/conv1.cpp:78]   --->   Operation 54 'br' 'br_ln157' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 55 [1/1] (0.00ns)   --->   "%br_ln158 = br i1 %trunc_ln20_read, void %arrayidx12412.1.i.case.0915, void %arrayidx12412.1.i.case.1916" [src/conv1.cpp:158->src/conv1.cpp:78]   --->   Operation 55 'br' 'br_ln158' <Predicate = (and_ln157)> <Delay = 0.00>
ST_8 : Operation 56 [1/1] (1.23ns)   --->   "%store_ln158 = store i32 0, i14 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_2" [src/conv1.cpp:158->src/conv1.cpp:78]   --->   Operation 56 'store' 'store_ln158' <Predicate = (!trunc_ln20_read & and_ln157)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 15300> <RAM>
ST_8 : Operation 57 [1/1] (0.00ns)   --->   "%br_ln158 = br void %arrayidx12412.1.i.exit914" [src/conv1.cpp:158->src/conv1.cpp:78]   --->   Operation 57 'br' 'br_ln158' <Predicate = (!trunc_ln20_read & and_ln157)> <Delay = 0.00>
ST_8 : Operation 58 [1/1] (1.23ns)   --->   "%store_ln158 = store i32 0, i14 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_3" [src/conv1.cpp:158->src/conv1.cpp:78]   --->   Operation 58 'store' 'store_ln158' <Predicate = (trunc_ln20_read & and_ln157)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 15300> <RAM>
ST_8 : Operation 59 [1/1] (0.00ns)   --->   "%br_ln158 = br void %arrayidx12412.1.i.exit914" [src/conv1.cpp:158->src/conv1.cpp:78]   --->   Operation 59 'br' 'br_ln158' <Predicate = (trunc_ln20_read & and_ln157)> <Delay = 0.00>
ST_8 : Operation 60 [1/1] (0.00ns)   --->   "%br_ln159 = br void %for.inc.1.i83" [src/conv1.cpp:159->src/conv1.cpp:78]   --->   Operation 60 'br' 'br_ln159' <Predicate = (and_ln157)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ sub_ln155_4]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ trunc_ln20]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ empty]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ conv1_float_255_255_float_1_9_9_float_float_255_255_ou]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
bw_3                                                     (alloca           ) [ 010000000]
tmp                                                      (read             ) [ 011111100]
trunc_ln20_read                                          (read             ) [ 011111111]
sub_ln155_4_read                                         (read             ) [ 000000000]
store_ln0                                                (store            ) [ 000000000]
br_ln0                                                   (br               ) [ 000000000]
bw                                                       (load             ) [ 000000000]
icmp_ln152                                               (icmp             ) [ 011111100]
add_ln152                                                (add              ) [ 000000000]
br_ln152                                                 (br               ) [ 000000000]
zext_ln155                                               (zext             ) [ 000000000]
add_ln155                                                (add              ) [ 000000000]
zext_ln155_1                                             (zext             ) [ 000000000]
conv1_float_255_255_float_1_9_9_float_float_255_255_ou_2 (getelementptr    ) [ 011111111]
conv1_float_255_255_float_1_9_9_float_float_255_255_ou_3 (getelementptr    ) [ 011111111]
br_ln155                                                 (br               ) [ 000000000]
store_ln152                                              (store            ) [ 000000000]
br_ln152                                                 (br               ) [ 000000000]
conv1_float_255_255_float_1_9_9_float_float_255_255_ou_4 (load             ) [ 000000000]
conv1_float_255_255_float_1_9_9_float_float_255_255_ou_5 (load             ) [ 000000000]
tmp_s                                                    (mux              ) [ 011111100]
specpipeline_ln153                                       (specpipeline     ) [ 000000000]
speclooptripcount_ln152                                  (speclooptripcount) [ 000000000]
specloopname_ln152                                       (specloopname     ) [ 000000000]
add15_1_i                                                (fadd             ) [ 011000011]
store_ln155                                              (store            ) [ 000000000]
br_ln155                                                 (br               ) [ 000000000]
store_ln155                                              (store            ) [ 000000000]
br_ln155                                                 (br               ) [ 000000000]
bitcast_ln157                                            (bitcast          ) [ 000000000]
tmp_121                                                  (partselect       ) [ 000000000]
trunc_ln157                                              (trunc            ) [ 000000000]
icmp_ln157                                               (icmp             ) [ 001000001]
icmp_ln157_1                                             (icmp             ) [ 001000001]
or_ln157                                                 (or               ) [ 000000000]
tmp_122                                                  (fcmp             ) [ 000000000]
and_ln157                                                (and              ) [ 001000001]
br_ln157                                                 (br               ) [ 000000000]
br_ln158                                                 (br               ) [ 000000000]
store_ln158                                              (store            ) [ 000000000]
br_ln158                                                 (br               ) [ 000000000]
store_ln158                                              (store            ) [ 000000000]
br_ln158                                                 (br               ) [ 000000000]
br_ln159                                                 (br               ) [ 000000000]
ret_ln0                                                  (ret              ) [ 000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="sub_ln155_4">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sub_ln155_4"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="trunc_ln20">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="trunc_ln20"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="empty">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="conv1_float_255_255_float_1_9_9_float_float_255_255_ou">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_ou"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.float"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i1"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i14"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.2float.i1"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_37"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_12"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1004" name="bw_3_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="1" slack="0"/>
<pin id="56" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="bw_3/1 "/>
</bind>
</comp>

<comp id="58" class="1004" name="tmp_read_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="32" slack="0"/>
<pin id="60" dir="0" index="1" bw="32" slack="0"/>
<pin id="61" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="trunc_ln20_read_read_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="1" slack="0"/>
<pin id="66" dir="0" index="1" bw="1" slack="0"/>
<pin id="67" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="trunc_ln20_read/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="sub_ln155_4_read_read_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="14" slack="0"/>
<pin id="72" dir="0" index="1" bw="14" slack="0"/>
<pin id="73" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sub_ln155_4_read/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_2_gep_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="32" slack="0"/>
<pin id="78" dir="0" index="1" bw="1" slack="0"/>
<pin id="79" dir="0" index="2" bw="14" slack="0"/>
<pin id="80" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_2/1 "/>
</bind>
</comp>

<comp id="83" class="1004" name="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_3_gep_fu_83">
<pin_list>
<pin id="84" dir="0" index="0" bw="32" slack="0"/>
<pin id="85" dir="0" index="1" bw="1" slack="0"/>
<pin id="86" dir="0" index="2" bw="14" slack="0"/>
<pin id="87" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_3/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="grp_access_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="14" slack="6"/>
<pin id="92" dir="0" index="1" bw="32" slack="0"/>
<pin id="93" dir="0" index="2" bw="0" slack="0"/>
<pin id="95" dir="0" index="4" bw="14" slack="2147483647"/>
<pin id="96" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="97" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="94" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="98" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_4/1 store_ln155/7 store_ln158/8 "/>
</bind>
</comp>

<comp id="100" class="1004" name="grp_access_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="14" slack="6"/>
<pin id="102" dir="0" index="1" bw="32" slack="0"/>
<pin id="103" dir="0" index="2" bw="0" slack="0"/>
<pin id="105" dir="0" index="4" bw="14" slack="2147483647"/>
<pin id="106" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="107" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="104" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="108" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_5/1 store_ln155/7 store_ln158/8 "/>
</bind>
</comp>

<comp id="112" class="1004" name="grp_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="32" slack="1"/>
<pin id="114" dir="0" index="1" bw="32" slack="2"/>
<pin id="115" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="add15_1_i/3 "/>
</bind>
</comp>

<comp id="116" class="1004" name="grp_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="32" slack="1"/>
<pin id="118" dir="0" index="1" bw="32" slack="0"/>
<pin id="119" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="tmp_122/7 "/>
</bind>
</comp>

<comp id="121" class="1004" name="store_ln0_store_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="1" slack="0"/>
<pin id="123" dir="0" index="1" bw="8" slack="0"/>
<pin id="124" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="bw_load_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="8" slack="0"/>
<pin id="128" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="bw/1 "/>
</bind>
</comp>

<comp id="129" class="1004" name="icmp_ln152_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="8" slack="0"/>
<pin id="131" dir="0" index="1" bw="8" slack="0"/>
<pin id="132" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln152/1 "/>
</bind>
</comp>

<comp id="135" class="1004" name="add_ln152_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="8" slack="0"/>
<pin id="137" dir="0" index="1" bw="1" slack="0"/>
<pin id="138" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln152/1 "/>
</bind>
</comp>

<comp id="141" class="1004" name="zext_ln155_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="8" slack="0"/>
<pin id="143" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln155/1 "/>
</bind>
</comp>

<comp id="145" class="1004" name="add_ln155_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="14" slack="0"/>
<pin id="147" dir="0" index="1" bw="8" slack="0"/>
<pin id="148" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln155/1 "/>
</bind>
</comp>

<comp id="151" class="1004" name="zext_ln155_1_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="14" slack="0"/>
<pin id="153" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln155_1/1 "/>
</bind>
</comp>

<comp id="157" class="1004" name="store_ln152_store_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="8" slack="0"/>
<pin id="159" dir="0" index="1" bw="8" slack="0"/>
<pin id="160" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln152/1 "/>
</bind>
</comp>

<comp id="162" class="1004" name="tmp_s_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="32" slack="0"/>
<pin id="164" dir="0" index="1" bw="32" slack="0"/>
<pin id="165" dir="0" index="2" bw="32" slack="0"/>
<pin id="166" dir="0" index="3" bw="1" slack="1"/>
<pin id="167" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_s/2 "/>
</bind>
</comp>

<comp id="171" class="1004" name="bitcast_ln157_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="32" slack="1"/>
<pin id="173" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln157/7 "/>
</bind>
</comp>

<comp id="174" class="1004" name="tmp_121_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="8" slack="0"/>
<pin id="176" dir="0" index="1" bw="32" slack="0"/>
<pin id="177" dir="0" index="2" bw="6" slack="0"/>
<pin id="178" dir="0" index="3" bw="6" slack="0"/>
<pin id="179" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_121/7 "/>
</bind>
</comp>

<comp id="184" class="1004" name="trunc_ln157_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="32" slack="0"/>
<pin id="186" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln157/7 "/>
</bind>
</comp>

<comp id="188" class="1004" name="icmp_ln157_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="8" slack="0"/>
<pin id="190" dir="0" index="1" bw="8" slack="0"/>
<pin id="191" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln157/7 "/>
</bind>
</comp>

<comp id="194" class="1004" name="icmp_ln157_1_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="23" slack="0"/>
<pin id="196" dir="0" index="1" bw="23" slack="0"/>
<pin id="197" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln157_1/7 "/>
</bind>
</comp>

<comp id="200" class="1004" name="or_ln157_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="1" slack="1"/>
<pin id="202" dir="0" index="1" bw="1" slack="1"/>
<pin id="203" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln157/8 "/>
</bind>
</comp>

<comp id="204" class="1004" name="and_ln157_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="1" slack="0"/>
<pin id="206" dir="0" index="1" bw="1" slack="0"/>
<pin id="207" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln157/8 "/>
</bind>
</comp>

<comp id="210" class="1005" name="bw_3_reg_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="8" slack="0"/>
<pin id="212" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="bw_3 "/>
</bind>
</comp>

<comp id="217" class="1005" name="tmp_reg_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="32" slack="2"/>
<pin id="219" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="222" class="1005" name="trunc_ln20_read_reg_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="1" slack="1"/>
<pin id="224" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln20_read "/>
</bind>
</comp>

<comp id="227" class="1005" name="icmp_ln152_reg_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="1" slack="1"/>
<pin id="229" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln152 "/>
</bind>
</comp>

<comp id="231" class="1005" name="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_2_reg_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="14" slack="1"/>
<pin id="233" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_2 "/>
</bind>
</comp>

<comp id="237" class="1005" name="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_3_reg_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="14" slack="1"/>
<pin id="239" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_3 "/>
</bind>
</comp>

<comp id="243" class="1005" name="tmp_s_reg_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="32" slack="1"/>
<pin id="245" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_s "/>
</bind>
</comp>

<comp id="248" class="1005" name="add15_1_i_reg_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="32" slack="1"/>
<pin id="250" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add15_1_i "/>
</bind>
</comp>

<comp id="256" class="1005" name="icmp_ln157_reg_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="1" slack="1"/>
<pin id="258" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln157 "/>
</bind>
</comp>

<comp id="261" class="1005" name="icmp_ln157_1_reg_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="1" slack="1"/>
<pin id="263" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln157_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="57"><net_src comp="10" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="62"><net_src comp="12" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="63"><net_src comp="4" pin="0"/><net_sink comp="58" pin=1"/></net>

<net id="68"><net_src comp="14" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="69"><net_src comp="2" pin="0"/><net_sink comp="64" pin=1"/></net>

<net id="74"><net_src comp="16" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="75"><net_src comp="0" pin="0"/><net_sink comp="70" pin=1"/></net>

<net id="81"><net_src comp="6" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="82"><net_src comp="24" pin="0"/><net_sink comp="76" pin=1"/></net>

<net id="88"><net_src comp="8" pin="0"/><net_sink comp="83" pin=0"/></net>

<net id="89"><net_src comp="24" pin="0"/><net_sink comp="83" pin=1"/></net>

<net id="99"><net_src comp="76" pin="3"/><net_sink comp="90" pin=2"/></net>

<net id="109"><net_src comp="83" pin="3"/><net_sink comp="100" pin=2"/></net>

<net id="110"><net_src comp="52" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="111"><net_src comp="52" pin="0"/><net_sink comp="100" pin=1"/></net>

<net id="120"><net_src comp="52" pin="0"/><net_sink comp="116" pin=1"/></net>

<net id="125"><net_src comp="18" pin="0"/><net_sink comp="121" pin=0"/></net>

<net id="133"><net_src comp="126" pin="1"/><net_sink comp="129" pin=0"/></net>

<net id="134"><net_src comp="20" pin="0"/><net_sink comp="129" pin=1"/></net>

<net id="139"><net_src comp="126" pin="1"/><net_sink comp="135" pin=0"/></net>

<net id="140"><net_src comp="22" pin="0"/><net_sink comp="135" pin=1"/></net>

<net id="144"><net_src comp="126" pin="1"/><net_sink comp="141" pin=0"/></net>

<net id="149"><net_src comp="70" pin="2"/><net_sink comp="145" pin=0"/></net>

<net id="150"><net_src comp="141" pin="1"/><net_sink comp="145" pin=1"/></net>

<net id="154"><net_src comp="145" pin="2"/><net_sink comp="151" pin=0"/></net>

<net id="155"><net_src comp="151" pin="1"/><net_sink comp="76" pin=2"/></net>

<net id="156"><net_src comp="151" pin="1"/><net_sink comp="83" pin=2"/></net>

<net id="161"><net_src comp="135" pin="2"/><net_sink comp="157" pin=0"/></net>

<net id="168"><net_src comp="26" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="169"><net_src comp="90" pin="7"/><net_sink comp="162" pin=1"/></net>

<net id="170"><net_src comp="100" pin="7"/><net_sink comp="162" pin=2"/></net>

<net id="180"><net_src comp="44" pin="0"/><net_sink comp="174" pin=0"/></net>

<net id="181"><net_src comp="171" pin="1"/><net_sink comp="174" pin=1"/></net>

<net id="182"><net_src comp="46" pin="0"/><net_sink comp="174" pin=2"/></net>

<net id="183"><net_src comp="48" pin="0"/><net_sink comp="174" pin=3"/></net>

<net id="187"><net_src comp="171" pin="1"/><net_sink comp="184" pin=0"/></net>

<net id="192"><net_src comp="174" pin="4"/><net_sink comp="188" pin=0"/></net>

<net id="193"><net_src comp="20" pin="0"/><net_sink comp="188" pin=1"/></net>

<net id="198"><net_src comp="184" pin="1"/><net_sink comp="194" pin=0"/></net>

<net id="199"><net_src comp="50" pin="0"/><net_sink comp="194" pin=1"/></net>

<net id="208"><net_src comp="200" pin="2"/><net_sink comp="204" pin=0"/></net>

<net id="209"><net_src comp="116" pin="2"/><net_sink comp="204" pin=1"/></net>

<net id="213"><net_src comp="54" pin="1"/><net_sink comp="210" pin=0"/></net>

<net id="214"><net_src comp="210" pin="1"/><net_sink comp="121" pin=1"/></net>

<net id="215"><net_src comp="210" pin="1"/><net_sink comp="126" pin=0"/></net>

<net id="216"><net_src comp="210" pin="1"/><net_sink comp="157" pin=1"/></net>

<net id="220"><net_src comp="58" pin="2"/><net_sink comp="217" pin=0"/></net>

<net id="221"><net_src comp="217" pin="1"/><net_sink comp="112" pin=1"/></net>

<net id="225"><net_src comp="64" pin="2"/><net_sink comp="222" pin=0"/></net>

<net id="226"><net_src comp="222" pin="1"/><net_sink comp="162" pin=3"/></net>

<net id="230"><net_src comp="129" pin="2"/><net_sink comp="227" pin=0"/></net>

<net id="234"><net_src comp="76" pin="3"/><net_sink comp="231" pin=0"/></net>

<net id="235"><net_src comp="231" pin="1"/><net_sink comp="90" pin=2"/></net>

<net id="236"><net_src comp="231" pin="1"/><net_sink comp="90" pin=0"/></net>

<net id="240"><net_src comp="83" pin="3"/><net_sink comp="237" pin=0"/></net>

<net id="241"><net_src comp="237" pin="1"/><net_sink comp="100" pin=2"/></net>

<net id="242"><net_src comp="237" pin="1"/><net_sink comp="100" pin=0"/></net>

<net id="246"><net_src comp="162" pin="4"/><net_sink comp="243" pin=0"/></net>

<net id="247"><net_src comp="243" pin="1"/><net_sink comp="112" pin=0"/></net>

<net id="251"><net_src comp="112" pin="2"/><net_sink comp="248" pin=0"/></net>

<net id="252"><net_src comp="248" pin="1"/><net_sink comp="90" pin=1"/></net>

<net id="253"><net_src comp="248" pin="1"/><net_sink comp="100" pin=1"/></net>

<net id="254"><net_src comp="248" pin="1"/><net_sink comp="171" pin=0"/></net>

<net id="255"><net_src comp="248" pin="1"/><net_sink comp="116" pin=0"/></net>

<net id="259"><net_src comp="188" pin="2"/><net_sink comp="256" pin=0"/></net>

<net id="260"><net_src comp="256" pin="1"/><net_sink comp="200" pin=1"/></net>

<net id="264"><net_src comp="194" pin="2"/><net_sink comp="261" pin=0"/></net>

<net id="265"><net_src comp="261" pin="1"/><net_sink comp="200" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1 | {7 8 }
	Port: conv1_float_255_255_float_1_9_9_float_float_255_255_ou | {7 8 }
 - Input state : 
	Port: conv1_Pipeline_RELU8 : sub_ln155_4 | {1 }
	Port: conv1_Pipeline_RELU8 : trunc_ln20 | {1 }
	Port: conv1_Pipeline_RELU8 : empty | {1 }
	Port: conv1_Pipeline_RELU8 : conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1 | {1 2 }
	Port: conv1_Pipeline_RELU8 : conv1_float_255_255_float_1_9_9_float_float_255_255_ou | {1 2 }
  - Chain level:
	State 1
		store_ln0 : 1
		bw : 1
		icmp_ln152 : 2
		add_ln152 : 2
		br_ln152 : 3
		zext_ln155 : 2
		add_ln155 : 3
		zext_ln155_1 : 4
		conv1_float_255_255_float_1_9_9_float_float_255_255_ou_2 : 5
		conv1_float_255_255_float_1_9_9_float_float_255_255_ou_3 : 5
		conv1_float_255_255_float_1_9_9_float_float_255_255_ou_4 : 6
		conv1_float_255_255_float_1_9_9_float_float_255_255_ou_5 : 6
		store_ln152 : 3
	State 2
		tmp_s : 1
	State 3
	State 4
	State 5
	State 6
	State 7
		tmp_121 : 1
		trunc_ln157 : 1
		icmp_ln157 : 2
		icmp_ln157_1 : 2
	State 8
		and_ln157 : 1
		br_ln157 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------|---------|---------|---------|
| Operation|       Functional Unit       |   DSP   |    FF   |   LUT   |
|----------|-----------------------------|---------|---------|---------|
|   fadd   |          grp_fu_112         |    2    |   227   |   214   |
|----------|-----------------------------|---------|---------|---------|
|          |      icmp_ln152_fu_129      |    0    |    0    |    15   |
|   icmp   |      icmp_ln157_fu_188      |    0    |    0    |    15   |
|          |     icmp_ln157_1_fu_194     |    0    |    0    |    30   |
|----------|-----------------------------|---------|---------|---------|
|    add   |       add_ln152_fu_135      |    0    |    0    |    15   |
|          |       add_ln155_fu_145      |    0    |    0    |    21   |
|----------|-----------------------------|---------|---------|---------|
|    mux   |         tmp_s_fu_162        |    0    |    0    |    9    |
|----------|-----------------------------|---------|---------|---------|
|    or    |       or_ln157_fu_200       |    0    |    0    |    2    |
|----------|-----------------------------|---------|---------|---------|
|    and   |       and_ln157_fu_204      |    0    |    0    |    2    |
|----------|-----------------------------|---------|---------|---------|
|          |        tmp_read_fu_58       |    0    |    0    |    0    |
|   read   |  trunc_ln20_read_read_fu_64 |    0    |    0    |    0    |
|          | sub_ln155_4_read_read_fu_70 |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|   fcmp   |          grp_fu_116         |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|   zext   |      zext_ln155_fu_141      |    0    |    0    |    0    |
|          |     zext_ln155_1_fu_151     |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|partselect|        tmp_121_fu_174       |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|   trunc  |      trunc_ln157_fu_184     |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|   Total  |                             |    2    |   227   |   323   |
|----------|-----------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------------------------------------------------+--------+
|                                                                |   FF   |
+----------------------------------------------------------------+--------+
|                        add15_1_i_reg_248                       |   32   |
|                          bw_3_reg_210                          |    8   |
|conv1_float_255_255_float_1_9_9_float_float_255_255_ou_2_reg_231|   14   |
|conv1_float_255_255_float_1_9_9_float_float_255_255_ou_3_reg_237|   14   |
|                       icmp_ln152_reg_227                       |    1   |
|                      icmp_ln157_1_reg_261                      |    1   |
|                       icmp_ln157_reg_256                       |    1   |
|                           tmp_reg_217                          |   32   |
|                          tmp_s_reg_243                         |   32   |
|                     trunc_ln20_read_reg_222                    |    1   |
+----------------------------------------------------------------+--------+
|                              Total                             |   136  |
+----------------------------------------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_access_fu_90 |  p1  |   2  |  32  |   64   ||    9    |
|  grp_access_fu_90 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_100 |  p1  |   2  |  32  |   64   ||    9    |
| grp_access_fu_100 |  p2  |   2  |   0  |    0   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   128  ||  1.708  ||    36   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    2   |    -   |   227  |   323  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    1   |    -   |   36   |
|  Register |    -   |    -   |   136  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    2   |    1   |   363  |   359  |
+-----------+--------+--------+--------+--------+
