Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date             : Tue Jun 11 17:11:17 2019
| Host             : A133-13 running 64-bit major release  (build 9200)
| Command          : report_power -file top_power_routed.rpt -pb top_power_summary_routed.pb -rpx top_power_routed.rpx
| Design           : top
| Device           : xc7z020clg484-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 1.713        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 1.567        |
| Device Static (W)        | 0.147        |
| Effective TJA (C/W)      | 11.5         |
| Max Ambient (C)          | 65.2         |
| Junction Temperature (C) | 44.8         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+-------------------------+-----------+----------+-----------+-----------------+
| On-Chip                 | Power (W) | Used     | Available | Utilization (%) |
+-------------------------+-----------+----------+-----------+-----------------+
| Clocks                  |     0.005 |        3 |       --- |             --- |
| Slice Logic             |     0.002 |     4759 |       --- |             --- |
|   LUT as Logic          |     0.002 |     2064 |     53200 |            3.88 |
|   CARRY4                |    <0.001 |       96 |     13300 |            0.72 |
|   Register              |    <0.001 |     1824 |    106400 |            1.71 |
|   F7/F8 Muxes           |    <0.001 |       11 |     53200 |            0.02 |
|   LUT as Shift Register |    <0.001 |       26 |     17400 |            0.15 |
|   Others                |     0.000 |      311 |       --- |             --- |
| Signals                 |     0.003 |     3810 |       --- |             --- |
| Block RAM               |     0.028 |       66 |       140 |           47.14 |
| DSPs                    |     0.003 |        9 |       220 |            4.09 |
| I/O                     |    <0.001 |       10 |       200 |            5.00 |
| PS7                     |     1.525 |        1 |       --- |             --- |
| Static Power            |     0.147 |          |           |                 |
| Total                   |     1.713 |          |           |                 |
+-------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.056 |       0.039 |      0.017 |
| Vccaux    |       1.800 |     0.015 |       0.000 |      0.015 |
| Vcco33    |       3.300 |     0.001 |       0.000 |      0.001 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.008 |       0.003 |      0.005 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccpint   |       1.000 |     0.752 |       0.722 |      0.030 |
| Vccpaux   |       1.800 |     0.060 |       0.050 |      0.010 |
| Vccpll    |       1.800 |     0.018 |       0.015 |      0.003 |
| Vcco_ddr  |       1.500 |     0.459 |       0.457 |      0.002 |
| Vcco_mio0 |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco_mio1 |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+------------------------+
| Ambient Temp (C)      | 25.0                   |
| ThetaJA (C/W)         | 11.5                   |
| Airflow (LFM)         | 250                    |
| Heat Sink             | none                   |
| ThetaSA (C/W)         | 0.0                    |
| Board Selection       | medium (10"x10")       |
| # of Board Layers     | 8to11 (8 to 11 Layers) |
| Board Temperature (C) | 25.0                   |
+-----------------------+------------------------+


2.2 Clock Constraints
---------------------

+------------+-------------------------------------------------------------+-----------------+
| Clock      | Domain                                                      | Constraint (ns) |
+------------+-------------------------------------------------------------+-----------------+
| clk_fpga_0 | design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0] |            20.0 |
+------------+-------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+-----------------------------------------------------------------+-----------+
| Name                                                            | Power (W) |
+-----------------------------------------------------------------+-----------+
| top                                                             |     1.567 |
|   design_1_i                                                    |     1.561 |
|     ahblite_axi_bridge_0                                        |    <0.001 |
|       U0                                                        |    <0.001 |
|         AHBLITE_AXI_CONTROL                                     |    <0.001 |
|         AHB_DATA_COUNTER                                        |    <0.001 |
|           AHB_SAMPLE_CNT_MODULE                                 |    <0.001 |
|         AHB_IF                                                  |    <0.001 |
|         AXI_RCHANNEL                                            |    <0.001 |
|         AXI_WCHANNEL                                            |    <0.001 |
|           AXI_WRITE_CNT_MODULE                                  |    <0.001 |
|     axi_bram_ctrl_0                                             |     0.001 |
|       U0                                                        |     0.001 |
|         gext_inst.abcv4_0_ext_inst                              |     0.001 |
|           GEN_AXI4.I_FULL_AXI                                   |     0.001 |
|             GEN_ARB.I_SNG_PORT                                  |    <0.001 |
|             I_RD_CHNL                                           |    <0.001 |
|               I_WRAP_BRST                                       |    <0.001 |
|             I_WR_CHNL                                           |    <0.001 |
|               BID_FIFO                                          |    <0.001 |
|               I_WRAP_BRST                                       |    <0.001 |
|     axi_bram_ctrl_1                                             |     0.001 |
|       U0                                                        |     0.001 |
|         gext_inst.abcv4_0_ext_inst                              |     0.001 |
|           GEN_AXI4.I_FULL_AXI                                   |     0.001 |
|             GEN_ARB.I_SNG_PORT                                  |    <0.001 |
|             I_RD_CHNL                                           |    <0.001 |
|               I_WRAP_BRST                                       |    <0.001 |
|             I_WR_CHNL                                           |    <0.001 |
|               BID_FIFO                                          |    <0.001 |
|               I_WRAP_BRST                                       |    <0.001 |
|     axi_interconnect_0                                          |     0.003 |
|       s00_couplers                                              |     0.000 |
|         auto_pc                                                 |     0.000 |
|           inst                                                  |     0.000 |
|       xbar                                                      |     0.003 |
|         inst                                                    |     0.003 |
|           gen_samd.crossbar_samd                                |     0.003 |
|             addr_arbiter_ar                                     |    <0.001 |
|               gen_arbiter.mux_mesg                              |    <0.001 |
|             addr_arbiter_aw                                     |    <0.001 |
|               gen_arbiter.mux_mesg                              |    <0.001 |
|             gen_decerr_slave.decerr_slave_inst                  |    <0.001 |
|             gen_master_slots[0].gen_mi_write.wdata_mux_w        |    <0.001 |
|               gen_wmux.wmux_aw_fifo                             |    <0.001 |
|                 gen_srls[0].gen_rep[0].srl_nx1                  |    <0.001 |
|             gen_master_slots[0].reg_slice_mi                    |    <0.001 |
|               b.b_pipe                                          |    <0.001 |
|               r.r_pipe                                          |    <0.001 |
|             gen_master_slots[1].gen_mi_write.wdata_mux_w        |    <0.001 |
|               gen_wmux.wmux_aw_fifo                             |    <0.001 |
|                 gen_srls[0].gen_rep[0].srl_nx1                  |    <0.001 |
|             gen_master_slots[1].reg_slice_mi                    |    <0.001 |
|               b.b_pipe                                          |    <0.001 |
|               r.r_pipe                                          |    <0.001 |
|             gen_master_slots[2].gen_mi_write.wdata_mux_w        |    <0.001 |
|               gen_wmux.wmux_aw_fifo                             |    <0.001 |
|                 gen_srls[0].gen_rep[0].srl_nx1                  |    <0.001 |
|             gen_master_slots[2].reg_slice_mi                    |    <0.001 |
|               b.b_pipe                                          |    <0.001 |
|               r.r_pipe                                          |    <0.001 |
|             gen_slave_slots[0].gen_si_read.si_transactor_ar     |    <0.001 |
|               gen_multi_thread.arbiter_resp_inst                |    <0.001 |
|             gen_slave_slots[0].gen_si_write.si_transactor_aw    |    <0.001 |
|               gen_multi_thread.arbiter_resp_inst                |    <0.001 |
|             gen_slave_slots[0].gen_si_write.splitter_aw_si      |    <0.001 |
|             gen_slave_slots[0].gen_si_write.wdata_router_w      |    <0.001 |
|               wrouter_aw_fifo                                   |    <0.001 |
|                 gen_srls[0].gen_rep[0].srl_nx1                  |    <0.001 |
|                 gen_srls[0].gen_rep[1].srl_nx1                  |    <0.001 |
|             gen_slave_slots[1].gen_si_read.si_transactor_ar     |    <0.001 |
|               gen_multi_thread.arbiter_resp_inst                |    <0.001 |
|             gen_slave_slots[1].gen_si_write.si_transactor_aw    |    <0.001 |
|               gen_multi_thread.arbiter_resp_inst                |    <0.001 |
|             gen_slave_slots[1].gen_si_write.splitter_aw_si      |    <0.001 |
|             gen_slave_slots[1].gen_si_write.wdata_router_w      |    <0.001 |
|               wrouter_aw_fifo                                   |    <0.001 |
|                 gen_srls[0].gen_rep[0].srl_nx1                  |    <0.001 |
|                 gen_srls[0].gen_rep[1].srl_nx1                  |    <0.001 |
|             splitter_aw_mi                                      |    <0.001 |
|     blk_mem_gen_0                                               |     0.001 |
|       U0                                                        |     0.001 |
|         inst_blk_mem_gen                                        |     0.001 |
|           gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen |     0.001 |
|             valid.cstr                                          |     0.001 |
|               ramloop[0].ram.r                                  |    <0.001 |
|                 prim_noinit.ram                                 |    <0.001 |
|               ramloop[1].ram.r                                  |    <0.001 |
|                 prim_noinit.ram                                 |    <0.001 |
|     blk_mem_gen_1                                               |     0.028 |
|       U0                                                        |     0.028 |
|         inst_blk_mem_gen                                        |     0.028 |
|           gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen |     0.028 |
|             valid.cstr                                          |     0.028 |
|               ramloop[0].ram.r                                  |    <0.001 |
|                 prim_noinit.ram                                 |    <0.001 |
|               ramloop[10].ram.r                                 |    <0.001 |
|                 prim_noinit.ram                                 |    <0.001 |
|               ramloop[11].ram.r                                 |    <0.001 |
|                 prim_noinit.ram                                 |    <0.001 |
|               ramloop[12].ram.r                                 |    <0.001 |
|                 prim_noinit.ram                                 |    <0.001 |
|               ramloop[13].ram.r                                 |    <0.001 |
|                 prim_noinit.ram                                 |    <0.001 |
|               ramloop[14].ram.r                                 |    <0.001 |
|                 prim_noinit.ram                                 |    <0.001 |
|               ramloop[15].ram.r                                 |    <0.001 |
|                 prim_noinit.ram                                 |    <0.001 |
|               ramloop[16].ram.r                                 |    <0.001 |
|                 prim_noinit.ram                                 |    <0.001 |
|               ramloop[17].ram.r                                 |    <0.001 |
|                 prim_noinit.ram                                 |    <0.001 |
|               ramloop[18].ram.r                                 |    <0.001 |
|                 prim_noinit.ram                                 |    <0.001 |
|               ramloop[19].ram.r                                 |    <0.001 |
|                 prim_noinit.ram                                 |    <0.001 |
|               ramloop[1].ram.r                                  |    <0.001 |
|                 prim_noinit.ram                                 |    <0.001 |
|               ramloop[20].ram.r                                 |    <0.001 |
|                 prim_noinit.ram                                 |    <0.001 |
|               ramloop[21].ram.r                                 |    <0.001 |
|                 prim_noinit.ram                                 |    <0.001 |
|               ramloop[22].ram.r                                 |    <0.001 |
|                 prim_noinit.ram                                 |    <0.001 |
|               ramloop[23].ram.r                                 |    <0.001 |
|                 prim_noinit.ram                                 |    <0.001 |
|               ramloop[24].ram.r                                 |    <0.001 |
|                 prim_noinit.ram                                 |    <0.001 |
|               ramloop[25].ram.r                                 |    <0.001 |
|                 prim_noinit.ram                                 |    <0.001 |
|               ramloop[26].ram.r                                 |    <0.001 |
|                 prim_noinit.ram                                 |    <0.001 |
|               ramloop[27].ram.r                                 |    <0.001 |
|                 prim_noinit.ram                                 |    <0.001 |
|               ramloop[28].ram.r                                 |    <0.001 |
|                 prim_noinit.ram                                 |    <0.001 |
|               ramloop[29].ram.r                                 |    <0.001 |
|                 prim_noinit.ram                                 |    <0.001 |
|               ramloop[2].ram.r                                  |    <0.001 |
|                 prim_noinit.ram                                 |    <0.001 |
|               ramloop[30].ram.r                                 |    <0.001 |
|                 prim_noinit.ram                                 |    <0.001 |
|               ramloop[31].ram.r                                 |    <0.001 |
|                 prim_noinit.ram                                 |    <0.001 |
|               ramloop[3].ram.r                                  |    <0.001 |
|                 prim_noinit.ram                                 |    <0.001 |
|               ramloop[4].ram.r                                  |    <0.001 |
|                 prim_noinit.ram                                 |    <0.001 |
|               ramloop[5].ram.r                                  |    <0.001 |
|                 prim_noinit.ram                                 |    <0.001 |
|               ramloop[6].ram.r                                  |    <0.001 |
|                 prim_noinit.ram                                 |    <0.001 |
|               ramloop[7].ram.r                                  |    <0.001 |
|                 prim_noinit.ram                                 |    <0.001 |
|               ramloop[8].ram.r                                  |    <0.001 |
|                 prim_noinit.ram                                 |    <0.001 |
|               ramloop[9].ram.r                                  |    <0.001 |
|                 prim_noinit.ram                                 |    <0.001 |
|     processing_system7_0                                        |     1.526 |
|       inst                                                      |     1.526 |
|     rst_ps7_0_50M                                               |    <0.001 |
|       U0                                                        |    <0.001 |
|         EXT_LPF                                                 |    <0.001 |
|           ACTIVE_LOW_AUX.ACT_LO_AUX                             |    <0.001 |
|           ACTIVE_LOW_EXT.ACT_LO_EXT                             |    <0.001 |
|         SEQ                                                     |    <0.001 |
|           SEQ_COUNTER                                           |    <0.001 |
|   moduleA                                                       |    <0.001 |
|   moduleB                                                       |     0.006 |
+-----------------------------------------------------------------+-----------+


