Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,309
design__inferred_latch__count,0
design__instance__count,3217
design__instance__area,67144.6
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_tt_025C_3v30,0
design__max_fanout_violation__count__corner:nom_tt_025C_3v30,7
design__max_cap_violation__count__corner:nom_tt_025C_3v30,1
power__internal__total,0.013629493303596973
power__switching__total,0.011261806823313236
power__leakage__total,2.925356170635496E-7
power__total,0.02489159256219864
clock__skew__worst_hold__corner:nom_tt_025C_3v30,5.457581652187322
clock__skew__worst_setup__corner:nom_tt_025C_3v30,5.957581707698475
timing__hold__ws__corner:nom_tt_025C_3v30,1.0199394950638927
timing__setup__ws__corner:nom_tt_025C_3v30,2.5993750110328415
timing__hold__tns__corner:nom_tt_025C_3v30,0.0
timing__setup__tns__corner:nom_tt_025C_3v30,0.0
timing__hold__wns__corner:nom_tt_025C_3v30,0
timing__setup__wns__corner:nom_tt_025C_3v30,0.0
timing__hold_vio__count__corner:nom_tt_025C_3v30,0
timing__hold_r2r__ws__corner:nom_tt_025C_3v30,1.019940
timing__hold_r2r_vio__count__corner:nom_tt_025C_3v30,0
timing__setup_vio__count__corner:nom_tt_025C_3v30,0
timing__setup_r2r__ws__corner:nom_tt_025C_3v30,2.599375
timing__setup_r2r_vio__count__corner:nom_tt_025C_3v30,0
design__max_slew_violation__count__corner:nom_ss_125C_3v00,45
design__max_fanout_violation__count__corner:nom_ss_125C_3v00,7
design__max_cap_violation__count__corner:nom_ss_125C_3v00,1
clock__skew__worst_hold__corner:nom_ss_125C_3v00,7.2330374847941075
clock__skew__worst_setup__corner:nom_ss_125C_3v00,7.7330375403052605
timing__hold__ws__corner:nom_ss_125C_3v00,2.315902424271963
timing__setup__ws__corner:nom_ss_125C_3v00,-14.822445912430712
timing__hold__tns__corner:nom_ss_125C_3v00,0.0
timing__setup__tns__corner:nom_ss_125C_3v00,-408.4397007327139
timing__hold__wns__corner:nom_ss_125C_3v00,0
timing__setup__wns__corner:nom_ss_125C_3v00,-14.822445912430712
timing__hold_vio__count__corner:nom_ss_125C_3v00,0
timing__hold_r2r__ws__corner:nom_ss_125C_3v00,2.315902
timing__hold_r2r_vio__count__corner:nom_ss_125C_3v00,0
timing__setup_vio__count__corner:nom_ss_125C_3v00,32
timing__setup_r2r__ws__corner:nom_ss_125C_3v00,-14.822446
timing__setup_r2r_vio__count__corner:nom_ss_125C_3v00,32
design__max_slew_violation__count__corner:nom_ff_n40C_3v60,0
design__max_fanout_violation__count__corner:nom_ff_n40C_3v60,7
design__max_cap_violation__count__corner:nom_ff_n40C_3v60,1
clock__skew__worst_hold__corner:nom_ff_n40C_3v60,4.704810452172756
clock__skew__worst_setup__corner:nom_ff_n40C_3v60,5.204810507683909
timing__hold__ws__corner:nom_ff_n40C_3v60,0.46577587549692195
timing__setup__ws__corner:nom_ff_n40C_3v60,9.967741580928767
timing__hold__tns__corner:nom_ff_n40C_3v60,0.0
timing__setup__tns__corner:nom_ff_n40C_3v60,0.0
timing__hold__wns__corner:nom_ff_n40C_3v60,0
timing__setup__wns__corner:nom_ff_n40C_3v60,0.0
timing__hold_vio__count__corner:nom_ff_n40C_3v60,0
timing__hold_r2r__ws__corner:nom_ff_n40C_3v60,0.465776
timing__hold_r2r_vio__count__corner:nom_ff_n40C_3v60,0
timing__setup_vio__count__corner:nom_ff_n40C_3v60,0
timing__setup_r2r__ws__corner:nom_ff_n40C_3v60,9.967742
timing__setup_r2r_vio__count__corner:nom_ff_n40C_3v60,0
design__max_slew_violation__count,72
design__max_fanout_violation__count,7
design__max_cap_violation__count,1
clock__skew__worst_hold,7.273429175929165
clock__skew__worst_setup,5.194126165081952
timing__hold__ws,0.4620334245973693
timing__setup__ws,-15.190409360334995
timing__hold__tns,0.0
timing__setup__tns,-422.3287368248442
timing__hold__wns,0
timing__setup__wns,-15.190409360334995
timing__hold_vio__count,0
timing__hold_r2r__ws,0.462033
timing__hold_r2r_vio__count,0
timing__setup_vio__count,96
timing__setup_r2r__ws,-15.190410
timing__setup_r2r_vio__count,96
design__die__bbox,0.0 0.0 346.64 325.36
design__core__bbox,3.36 3.92 343.28 321.44
design__io,45
design__die__area,112783
design__core__area,107931
design__instance__count__stdcell,3217
design__instance__area__stdcell,67144.6
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__utilization,0.622104
design__instance__utilization__stdcell,0.622104
design__instance__count__class:tie_cell,15
design__instance__count__class:buffer,10
design__instance__count__class:inverter,149
design__instance__count__class:sequential_cell,211
design__instance__count__class:multi_input_combinational_cell,1625
flow__warnings__count,1
flow__errors__count,0
design__instance__count__class:endcap_cell,162
design__instance__count__class:tap_cell,705
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count,0
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,72842.1
design__violations,0
design__instance__count__class:timing_repair_buffer,308
design__instance__count__class:clock_buffer,17
design__instance__count__class:clock_inverter,15
design__instance__count__setup_buffer,162
design__instance__count__hold_buffer,0
antenna__violating__nets,0
antenna__violating__pins,0
route__antenna_violation__count,0
antenna_diodes_count,0
route__net,2354
route__net__special,2
route__drc_errors__iter:1,359
route__wirelength__iter:1,77711
route__drc_errors__iter:2,94
route__wirelength__iter:2,77075
route__drc_errors__iter:3,83
route__wirelength__iter:3,76866
route__drc_errors__iter:4,0
route__wirelength__iter:4,76813
route__drc_errors,0
route__wirelength,76813
route__vias,13944
route__vias__singlecut,13944
route__vias__multicut,0
design__disconnected_pin__count,2
design__critical_disconnected_pin__count,0
route__wirelength__max,596.19
design__instance__count__class:fill_cell,2474
timing__unannotated_net__count__corner:nom_tt_025C_3v30,17
timing__unannotated_net_filtered__count__corner:nom_tt_025C_3v30,0
timing__unannotated_net__count__corner:nom_ss_125C_3v00,17
timing__unannotated_net_filtered__count__corner:nom_ss_125C_3v00,0
timing__unannotated_net__count__corner:nom_ff_n40C_3v60,17
timing__unannotated_net_filtered__count__corner:nom_ff_n40C_3v60,0
design__max_slew_violation__count__corner:min_tt_025C_3v30,0
design__max_fanout_violation__count__corner:min_tt_025C_3v30,7
design__max_cap_violation__count__corner:min_tt_025C_3v30,1
clock__skew__worst_hold__corner:min_tt_025C_3v30,5.440021032065573
clock__skew__worst_setup__corner:min_tt_025C_3v30,5.940021087576726
timing__hold__ws__corner:min_tt_025C_3v30,1.0137083681619559
timing__setup__ws__corner:min_tt_025C_3v30,2.762876228225889
timing__hold__tns__corner:min_tt_025C_3v30,0.0
timing__setup__tns__corner:min_tt_025C_3v30,0.0
timing__hold__wns__corner:min_tt_025C_3v30,0
timing__setup__wns__corner:min_tt_025C_3v30,0.0
timing__hold_vio__count__corner:min_tt_025C_3v30,0
timing__hold_r2r__ws__corner:min_tt_025C_3v30,1.013708
timing__hold_r2r_vio__count__corner:min_tt_025C_3v30,0
timing__setup_vio__count__corner:min_tt_025C_3v30,0
timing__setup_r2r__ws__corner:min_tt_025C_3v30,2.762876
timing__setup_r2r_vio__count__corner:min_tt_025C_3v30,0
timing__unannotated_net__count__corner:min_tt_025C_3v30,17
timing__unannotated_net_filtered__count__corner:min_tt_025C_3v30,0
design__max_slew_violation__count__corner:min_ss_125C_3v00,38
design__max_fanout_violation__count__corner:min_ss_125C_3v00,7
design__max_cap_violation__count__corner:min_ss_125C_3v00,1
clock__skew__worst_hold__corner:min_ss_125C_3v00,7.201053290817711
clock__skew__worst_setup__corner:min_ss_125C_3v00,7.701053346328864
timing__hold__ws__corner:min_ss_125C_3v00,2.3040598969779618
timing__setup__ws__corner:min_ss_125C_3v00,-14.507966794116573
timing__hold__tns__corner:min_ss_125C_3v00,0.0
timing__setup__tns__corner:min_ss_125C_3v00,-396.94360211204395
timing__hold__wns__corner:min_ss_125C_3v00,0
timing__setup__wns__corner:min_ss_125C_3v00,-14.507966794116573
timing__hold_vio__count__corner:min_ss_125C_3v00,0
timing__hold_r2r__ws__corner:min_ss_125C_3v00,2.304060
timing__hold_r2r_vio__count__corner:min_ss_125C_3v00,0
timing__setup_vio__count__corner:min_ss_125C_3v00,32
timing__setup_r2r__ws__corner:min_ss_125C_3v00,-14.507967
timing__setup_r2r_vio__count__corner:min_ss_125C_3v00,32
timing__unannotated_net__count__corner:min_ss_125C_3v00,17
timing__unannotated_net_filtered__count__corner:min_ss_125C_3v00,0
design__max_slew_violation__count__corner:min_ff_n40C_3v60,0
design__max_fanout_violation__count__corner:min_ff_n40C_3v60,7
design__max_cap_violation__count__corner:min_ff_n40C_3v60,1
clock__skew__worst_hold__corner:min_ff_n40C_3v60,4.6941261095708
clock__skew__worst_setup__corner:min_ff_n40C_3v60,5.194126165081952
timing__hold__ws__corner:min_ff_n40C_3v60,0.4620334245973693
timing__setup__ws__corner:min_ff_n40C_3v60,10.063776763453323
timing__hold__tns__corner:min_ff_n40C_3v60,0.0
timing__setup__tns__corner:min_ff_n40C_3v60,0.0
timing__hold__wns__corner:min_ff_n40C_3v60,0
timing__setup__wns__corner:min_ff_n40C_3v60,0.0
timing__hold_vio__count__corner:min_ff_n40C_3v60,0
timing__hold_r2r__ws__corner:min_ff_n40C_3v60,0.462033
timing__hold_r2r_vio__count__corner:min_ff_n40C_3v60,0
timing__setup_vio__count__corner:min_ff_n40C_3v60,0
timing__setup_r2r__ws__corner:min_ff_n40C_3v60,10.063777
timing__setup_r2r_vio__count__corner:min_ff_n40C_3v60,0
timing__unannotated_net__count__corner:min_ff_n40C_3v60,17
timing__unannotated_net_filtered__count__corner:min_ff_n40C_3v60,0
design__max_slew_violation__count__corner:max_tt_025C_3v30,0
design__max_fanout_violation__count__corner:max_tt_025C_3v30,7
design__max_cap_violation__count__corner:max_tt_025C_3v30,1
clock__skew__worst_hold__corner:max_tt_025C_3v30,5.479153286165877
clock__skew__worst_setup__corner:max_tt_025C_3v30,5.97915334167703
timing__hold__ws__corner:max_tt_025C_3v30,1.0287848641958504
timing__setup__ws__corner:max_tt_025C_3v30,2.408143086435639
timing__hold__tns__corner:max_tt_025C_3v30,0.0
timing__setup__tns__corner:max_tt_025C_3v30,0.0
timing__hold__wns__corner:max_tt_025C_3v30,0
timing__setup__wns__corner:max_tt_025C_3v30,0.0
timing__hold_vio__count__corner:max_tt_025C_3v30,0
timing__hold_r2r__ws__corner:max_tt_025C_3v30,1.028785
timing__hold_r2r_vio__count__corner:max_tt_025C_3v30,0
timing__setup_vio__count__corner:max_tt_025C_3v30,0
timing__setup_r2r__ws__corner:max_tt_025C_3v30,2.408143
timing__setup_r2r_vio__count__corner:max_tt_025C_3v30,0
timing__unannotated_net__count__corner:max_tt_025C_3v30,17
timing__unannotated_net_filtered__count__corner:max_tt_025C_3v30,0
design__max_slew_violation__count__corner:max_ss_125C_3v00,72
design__max_fanout_violation__count__corner:max_ss_125C_3v00,7
design__max_cap_violation__count__corner:max_ss_125C_3v00,1
clock__skew__worst_hold__corner:max_ss_125C_3v00,7.273429175929165
clock__skew__worst_setup__corner:max_ss_125C_3v00,7.773429231440318
timing__hold__ws__corner:max_ss_125C_3v00,2.3049549588057285
timing__setup__ws__corner:max_ss_125C_3v00,-15.190409360334995
timing__hold__tns__corner:max_ss_125C_3v00,0.0
timing__setup__tns__corner:max_ss_125C_3v00,-422.3287368248442
timing__hold__wns__corner:max_ss_125C_3v00,0
timing__setup__wns__corner:max_ss_125C_3v00,-15.190409360334995
timing__hold_vio__count__corner:max_ss_125C_3v00,0
timing__hold_r2r__ws__corner:max_ss_125C_3v00,2.332746
timing__hold_r2r_vio__count__corner:max_ss_125C_3v00,0
timing__setup_vio__count__corner:max_ss_125C_3v00,32
timing__setup_r2r__ws__corner:max_ss_125C_3v00,-15.190410
timing__setup_r2r_vio__count__corner:max_ss_125C_3v00,32
timing__unannotated_net__count__corner:max_ss_125C_3v00,17
timing__unannotated_net_filtered__count__corner:max_ss_125C_3v00,0
design__max_slew_violation__count__corner:max_ff_n40C_3v60,0
design__max_fanout_violation__count__corner:max_ff_n40C_3v60,7
design__max_cap_violation__count__corner:max_ff_n40C_3v60,1
clock__skew__worst_hold__corner:max_ff_n40C_3v60,4.717894652932616
clock__skew__worst_setup__corner:max_ff_n40C_3v60,5.217894708443768
timing__hold__ws__corner:max_ff_n40C_3v60,0.47105498612831803
timing__setup__ws__corner:max_ff_n40C_3v60,9.855099237842975
timing__hold__tns__corner:max_ff_n40C_3v60,0.0
timing__setup__tns__corner:max_ff_n40C_3v60,0.0
timing__hold__wns__corner:max_ff_n40C_3v60,0
timing__setup__wns__corner:max_ff_n40C_3v60,0.0
timing__hold_vio__count__corner:max_ff_n40C_3v60,0
timing__hold_r2r__ws__corner:max_ff_n40C_3v60,0.471055
timing__hold_r2r_vio__count__corner:max_ff_n40C_3v60,0
timing__setup_vio__count__corner:max_ff_n40C_3v60,0
timing__setup_r2r__ws__corner:max_ff_n40C_3v60,9.855100
timing__setup_r2r_vio__count__corner:max_ff_n40C_3v60,0
timing__unannotated_net__count__corner:max_ff_n40C_3v60,17
timing__unannotated_net_filtered__count__corner:max_ff_n40C_3v60,0
timing__unannotated_net__count,17
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_tt_025C_3v30,3.29958
design_powergrid__drop__average__net:VPWR__corner:nom_tt_025C_3v30,3.29993
design_powergrid__drop__worst__net:VPWR__corner:nom_tt_025C_3v30,0.00041871
design_powergrid__voltage__worst__net:VGND__corner:nom_tt_025C_3v30,0.000386647
design_powergrid__drop__average__net:VGND__corner:nom_tt_025C_3v30,0.0000730682
design_powergrid__drop__worst__net:VGND__corner:nom_tt_025C_3v30,0.000386647
design_powergrid__voltage__worst,0.000386647
design_powergrid__voltage__worst__net:VPWR,3.29958
design_powergrid__drop__worst,0.00041871
design_powergrid__drop__worst__net:VPWR,0.00041871
design_powergrid__voltage__worst__net:VGND,0.000386647
design_powergrid__drop__worst__net:VGND,0.000386647
ir__voltage__worst,3.29999999999999982236431605997495353221893310546875
ir__drop__avg,0.000073700000000000002488287353941132096224464476108551025390625
ir__drop__worst,0.000418999999999999993109678353420122220995835959911346435546875
magic__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
