;C:\Users\Eduardo Sanchez\Documents\Facultad\2018-2\DisenoLogico\Proyecto 2 - Copiadora - Comparador\PRUEBA2.cpc - Setup Data for Simulation


[NameRules]
Language=VHDL
LeadingInstancePrefix=No
InstanceSeparator=^
BusParentheses=[:]

[Controls]
Mode=Maximum

[Controls1]
Mode=Transport
TickSize=100
StepSize=1000

[Times]
Stop Time=40.0 ns
Step Time=100.0 ns

[BreakPoints]

[Monitors]

[Output]
Interval=OnChange
Step=10

[OutputNets]
