{
    "ltx_root": {
        "version": 4,
        "minor": 0,
        "ltx_data": [
            {
                "name": "EDA_PROBESET",
                "active": true,
                "debug_cores": [
                    {
                        "type": "XSDB_V3",
                        "name": "dbg_hub",
                        "spec": "labtools_xsdbm_v3",
                        "clk_input_freq_hz": "125000003"
                    },
                    {
                        "type": "VIO_V2",
                        "name": "vio_0",
                        "spec": "labtools_vio_v3",
                        "ipName": "vio",
                        "core_location": {
                            "user_chain": 1,
                            "slave_index": 0,
                            "bscan_switch_index": 0
                        },
                        "uuid": "3E84853640725514988EF94A9A327D34",
                        "pins": [
                            {
                                "name": "probe_in0",
                                "id": 0,
                                "type": "DATA",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 0,
                                "rightIndex": 8,
                                "portIndex": 0,
                                "nets": [
                                    {
                                        "name": "regfile_WriteData",
                                        "isBus": true,
                                        "subnets": [
                                            {
                                                "name": "regfile_WriteData[8]"
                                            },
                                            {
                                                "name": "regfile_WriteData[7]"
                                            },
                                            {
                                                "name": "regfile_WriteData[6]"
                                            },
                                            {
                                                "name": "regfile_WriteData[5]"
                                            },
                                            {
                                                "name": "regfile_WriteData[4]"
                                            },
                                            {
                                                "name": "regfile_WriteData[3]"
                                            },
                                            {
                                                "name": "regfile_WriteData[2]"
                                            },
                                            {
                                                "name": "regfile_WriteData[1]"
                                            },
                                            {
                                                "name": "regfile_WriteData[0]"
                                            }
                                        ]
                                    }
                                ]
                            },
                            {
                                "name": "probe_in1",
                                "id": 1,
                                "type": "DATA",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 0,
                                "rightIndex": 8,
                                "portIndex": 1,
                                "nets": [
                                    {
                                        "name": "regfile_ReadData1",
                                        "isBus": true,
                                        "subnets": [
                                            {
                                                "name": "regfile_ReadData1[8]"
                                            },
                                            {
                                                "name": "regfile_ReadData1[7]"
                                            },
                                            {
                                                "name": "regfile_ReadData1[6]"
                                            },
                                            {
                                                "name": "regfile_ReadData1[5]"
                                            },
                                            {
                                                "name": "regfile_ReadData1[4]"
                                            },
                                            {
                                                "name": "regfile_ReadData1[3]"
                                            },
                                            {
                                                "name": "regfile_ReadData1[2]"
                                            },
                                            {
                                                "name": "regfile_ReadData1[1]"
                                            },
                                            {
                                                "name": "regfile_ReadData1[0]"
                                            }
                                        ]
                                    }
                                ]
                            },
                            {
                                "name": "probe_in2",
                                "id": 2,
                                "type": "DATA",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 0,
                                "rightIndex": 8,
                                "portIndex": 2,
                                "nets": [
                                    {
                                        "name": "regfile_ReadData2",
                                        "isBus": true,
                                        "subnets": [
                                            {
                                                "name": "regfile_ReadData2[8]"
                                            },
                                            {
                                                "name": "regfile_ReadData2[7]"
                                            },
                                            {
                                                "name": "regfile_ReadData2[6]"
                                            },
                                            {
                                                "name": "regfile_ReadData2[5]"
                                            },
                                            {
                                                "name": "regfile_ReadData2[4]"
                                            },
                                            {
                                                "name": "regfile_ReadData2[3]"
                                            },
                                            {
                                                "name": "regfile_ReadData2[2]"
                                            },
                                            {
                                                "name": "regfile_ReadData2[1]"
                                            },
                                            {
                                                "name": "regfile_ReadData2[0]"
                                            }
                                        ]
                                    }
                                ]
                            },
                            {
                                "name": "probe_in3",
                                "id": 3,
                                "type": "DATA",
                                "direction": "IN",
                                "isVector": false,
                                "leftIndex": 0,
                                "rightIndex": 0,
                                "portIndex": 3,
                                "nets": [
                                    {
                                        "name": "take_branch",
                                        "isBus": false
                                    }
                                ]
                            },
                            {
                                "name": "probe_in4",
                                "id": 4,
                                "type": "DATA",
                                "direction": "IN",
                                "isVector": false,
                                "leftIndex": 0,
                                "rightIndex": 0,
                                "portIndex": 4,
                                "nets": [
                                    {
                                        "name": "alu_ovf",
                                        "isBus": false
                                    }
                                ]
                            },
                            {
                                "name": "probe_in5",
                                "id": 5,
                                "type": "DATA",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 0,
                                "rightIndex": 7,
                                "portIndex": 5,
                                "nets": [
                                    {
                                        "name": "led_OBUF",
                                        "isBus": true,
                                        "subnets": [
                                            {
                                                "name": "led_OBUF[7]"
                                            },
                                            {
                                                "name": "led_OBUF[6]"
                                            },
                                            {
                                                "name": "led_OBUF[5]"
                                            },
                                            {
                                                "name": "led_OBUF[4]"
                                            },
                                            {
                                                "name": "led_OBUF[3]"
                                            },
                                            {
                                                "name": "led_OBUF[2]"
                                            },
                                            {
                                                "name": "led_OBUF[1]"
                                            },
                                            {
                                                "name": "led_OBUF[0]"
                                            }
                                        ]
                                    }
                                ]
                            },
                            {
                                "name": "probe_in6",
                                "id": 6,
                                "type": "DATA",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 0,
                                "rightIndex": 8,
                                "portIndex": 6,
                                "nets": [
                                    {
                                        "name": "Data_Mem_Out",
                                        "isBus": true,
                                        "subnets": [
                                            {
                                                "name": "Data_Mem_Out[8]"
                                            },
                                            {
                                                "name": "Data_Mem_Out[7]"
                                            },
                                            {
                                                "name": "Data_Mem_Out[6]"
                                            },
                                            {
                                                "name": "Data_Mem_Out[5]"
                                            },
                                            {
                                                "name": "Data_Mem_Out[4]"
                                            },
                                            {
                                                "name": "Data_Mem_Out[3]"
                                            },
                                            {
                                                "name": "Data_Mem_Out[2]"
                                            },
                                            {
                                                "name": "Data_Mem_Out[1]"
                                            },
                                            {
                                                "name": "Data_Mem_Out[0]"
                                            }
                                        ]
                                    }
                                ]
                            },
                            {
                                "name": "probe_out0",
                                "id": 7,
                                "type": "DATA",
                                "direction": "OUT",
                                "isVector": false,
                                "leftIndex": 0,
                                "rightIndex": 0,
                                "portIndex": 0,
                                "nets": [
                                    {
                                        "name": "RegWrite",
                                        "isBus": false
                                    }
                                ]
                            },
                            {
                                "name": "probe_out1",
                                "id": 8,
                                "type": "DATA",
                                "direction": "OUT",
                                "isVector": true,
                                "leftIndex": 0,
                                "rightIndex": 7,
                                "portIndex": 1,
                                "nets": [
                                    {
                                        "name": "alu_input2_instr_src",
                                        "isBus": true,
                                        "subnets": [
                                            {
                                                "name": "alu_input2_instr_src[7]"
                                            },
                                            {
                                                "name": "alu_input2_instr_src[6]"
                                            },
                                            {
                                                "name": "alu_input2_instr_src[5]"
                                            },
                                            {
                                                "name": "alu_input2_instr_src[4]"
                                            },
                                            {
                                                "name": "alu_input2_instr_src[3]"
                                            },
                                            {
                                                "name": "alu_input2_instr_src[2]"
                                            },
                                            {
                                                "name": "alu_input2_instr_src[1]"
                                            },
                                            {
                                                "name": "alu_input2_instr_src[0]"
                                            }
                                        ]
                                    }
                                ]
                            },
                            {
                                "name": "probe_out2",
                                "id": 9,
                                "type": "DATA",
                                "direction": "OUT",
                                "isVector": false,
                                "leftIndex": 0,
                                "rightIndex": 0,
                                "portIndex": 2,
                                "nets": [
                                    {
                                        "name": "ALUSrc1",
                                        "isBus": false
                                    }
                                ]
                            },
                            {
                                "name": "probe_out3",
                                "id": 10,
                                "type": "DATA",
                                "direction": "OUT",
                                "isVector": false,
                                "leftIndex": 0,
                                "rightIndex": 0,
                                "portIndex": 3,
                                "nets": [
                                    {
                                        "name": "ALUSrc2",
                                        "isBus": false
                                    }
                                ]
                            },
                            {
                                "name": "probe_out4",
                                "id": 11,
                                "type": "DATA",
                                "direction": "OUT",
                                "isVector": true,
                                "leftIndex": 0,
                                "rightIndex": 2,
                                "portIndex": 4,
                                "nets": [
                                    {
                                        "name": "ALUOp",
                                        "isBus": true,
                                        "subnets": [
                                            {
                                                "name": "ALUOp[2]"
                                            },
                                            {
                                                "name": "ALUOp[1]"
                                            },
                                            {
                                                "name": "ALUOp[0]"
                                            }
                                        ]
                                    }
                                ]
                            },
                            {
                                "name": "probe_out5",
                                "id": 12,
                                "type": "DATA",
                                "direction": "OUT",
                                "isVector": false,
                                "leftIndex": 0,
                                "rightIndex": 0,
                                "portIndex": 5,
                                "nets": [
                                    {
                                        "name": "MemWrite",
                                        "isBus": false
                                    }
                                ]
                            },
                            {
                                "name": "probe_out6",
                                "id": 13,
                                "type": "DATA",
                                "direction": "OUT",
                                "isVector": false,
                                "leftIndex": 0,
                                "rightIndex": 0,
                                "portIndex": 6,
                                "nets": [
                                    {
                                        "name": "MemtoReg",
                                        "isBus": false
                                    }
                                ]
                            },
                            {
                                "name": "probe_out7",
                                "id": 14,
                                "type": "DATA",
                                "direction": "OUT",
                                "isVector": true,
                                "leftIndex": 0,
                                "rightIndex": 1,
                                "portIndex": 7,
                                "nets": [
                                    {
                                        "name": "regfile_ReadAddress1",
                                        "isBus": true,
                                        "subnets": [
                                            {
                                                "name": "regfile_ReadAddress1[1]"
                                            },
                                            {
                                                "name": "regfile_ReadAddress1[0]"
                                            }
                                        ]
                                    }
                                ]
                            },
                            {
                                "name": "probe_out8",
                                "id": 15,
                                "type": "DATA",
                                "direction": "OUT",
                                "isVector": true,
                                "leftIndex": 0,
                                "rightIndex": 1,
                                "portIndex": 8,
                                "nets": [
                                    {
                                        "name": "regfile_ReadAddress2",
                                        "isBus": true,
                                        "subnets": [
                                            {
                                                "name": "regfile_ReadAddress2[1]"
                                            },
                                            {
                                                "name": "regfile_ReadAddress2[0]"
                                            }
                                        ]
                                    }
                                ]
                            },
                            {
                                "name": "probe_out9",
                                "id": 16,
                                "type": "DATA",
                                "direction": "OUT",
                                "isVector": true,
                                "leftIndex": 0,
                                "rightIndex": 1,
                                "portIndex": 9,
                                "nets": [
                                    {
                                        "name": "regfile_WriteAddress",
                                        "isBus": true,
                                        "subnets": [
                                            {
                                                "name": "regfile_WriteAddress[1]"
                                            },
                                            {
                                                "name": "regfile_WriteAddress[0]"
                                            }
                                        ]
                                    }
                                ]
                            }
                        ]
                    }
                ]
            }
        ]
    }
}