set C_TypeInfoList {{ 
"DMA_Read_addr" : [[], {"return": [[], {"scalar": "int"}] }, [{"ExternC" : 0}], [ {"in": [[],{ "pointer":  {"scalar": "int"}}] }, {"outs": [[], {"reference": "0"}] }, {"frame_buffer0": [[], {"scalar": "unsigned int"}] }, {"frame_buffer1": [[], {"scalar": "unsigned int"}] }, {"frame_buffer2": [[], {"scalar": "unsigned int"}] }, {"active_frame": [[], {"reference": "1"}] }, {"mode": [[],"2"] }],[],""], 
"0": [ "stream<ap_axis<32, 1, 1, 1> >", {"hls_type": {"stream": [[[[],"3"]],"4"]}}], 
"3": [ "ap_axis<32, 1, 1, 1>", {"struct": [[],[{"D":[[], {"scalar": { "int": 32}}]},{"U":[[], {"scalar": { "int": 1}}]},{"TI":[[], {"scalar": { "int": 1}}]},{"TD":[[], {"scalar": { "int": 1}}]}],[{ "data": [[], "5"]},{ "keep": [[], "6"]},{ "strb": [[], "6"]},{ "user": [[], "2"]},{ "last": [[], "2"]},{ "id": [[], "2"]},{ "dest": [[], "2"]}],""]}], 
"5": [ "ap_int<32>", {"hls_type": {"ap_int": [[[[], {"scalar": { "int": 32}}]],""]}}], 
"6": [ "ap_uint<4>", {"hls_type": {"ap_uint": [[[[], {"scalar": { "int": 4}}]],""]}}], 
"2": [ "ap_uint<1>", {"hls_type": {"ap_uint": [[[[], {"scalar": { "int": 1}}]],""]}}], 
"1": [ "ap_uint<2>", {"hls_type": {"ap_uint": [[[[], {"scalar": { "int": 2}}]],""]}}],
"4": ["hls", ""]
}}
set moduleName DMA_Read_addr
set isCombinational 0
set isDatapathOnly 0
set isPipelined 0
set pipeline_type none
set FunctionProtocol ap_ctrl_hs
set isOneStateSeq 0
set ProfileFlag 0
set StallSigGenFlag 0
set C_modelName {DMA_Read_addr}
set C_modelType { int 32 }
set C_modelArgList {
	{ in_r int 32 regular {axi_master 0}  }
	{ outs_V_data_V int 32 regular {axi_s 1 volatile  { outs Data } }  }
	{ outs_V_keep_V int 4 regular {axi_s 1 volatile  { outs Keep } }  }
	{ outs_V_strb_V int 4 regular {axi_s 1 volatile  { outs Strb } }  }
	{ outs_V_user_V int 1 regular {axi_s 1 volatile  { outs User } }  }
	{ outs_V_last_V int 1 regular {axi_s 1 volatile  { outs Last } }  }
	{ outs_V_id_V int 1 regular {axi_s 1 volatile  { outs ID } }  }
	{ outs_V_dest_V int 1 regular {axi_s 1 volatile  { outs Dest } }  }
	{ frame_buffer0 int 32 regular {axi_slave 0}  }
	{ frame_buffer1 int 32 regular {axi_slave 0}  }
	{ frame_buffer2 int 32 regular {axi_slave 0}  }
	{ active_frame_V int 2 regular {pointer 0}  }
	{ mode_V int 1 regular {axi_slave 0}  }
}
set C_modelArgMapList {[ 
	{ "Name" : "in_r", "interface" : "axi_master", "bitwidth" : 32, "direction" : "READONLY", "bitSlice":[{"low":0,"up":31,"cElement": [{"cName": "in","cData": "int","bit_use": { "low": 0,"up": 31},"cArray": [{"low" : 0,"up" : 3071,"step" : 1}]}]}]} , 
 	{ "Name" : "outs_V_data_V", "interface" : "axis", "bitwidth" : 32, "direction" : "WRITEONLY", "bitSlice":[{"low":0,"up":31,"cElement": [{"cName": "outs.V.data.V","cData": "int32","bit_use": { "low": 0,"up": 31},"cArray": [{"low" : 0,"up" : 0,"step" : 1}]}]}]} , 
 	{ "Name" : "outs_V_keep_V", "interface" : "axis", "bitwidth" : 4, "direction" : "WRITEONLY", "bitSlice":[{"low":0,"up":3,"cElement": [{"cName": "outs.V.keep.V","cData": "uint4","bit_use": { "low": 0,"up": 3},"cArray": [{"low" : 0,"up" : 0,"step" : 1}]}]}]} , 
 	{ "Name" : "outs_V_strb_V", "interface" : "axis", "bitwidth" : 4, "direction" : "WRITEONLY", "bitSlice":[{"low":0,"up":3,"cElement": [{"cName": "outs.V.strb.V","cData": "uint4","bit_use": { "low": 0,"up": 3},"cArray": [{"low" : 0,"up" : 0,"step" : 1}]}]}]} , 
 	{ "Name" : "outs_V_user_V", "interface" : "axis", "bitwidth" : 1, "direction" : "WRITEONLY", "bitSlice":[{"low":0,"up":0,"cElement": [{"cName": "outs.V.user.V","cData": "uint1","bit_use": { "low": 0,"up": 0},"cArray": [{"low" : 0,"up" : 0,"step" : 1}]}]}]} , 
 	{ "Name" : "outs_V_last_V", "interface" : "axis", "bitwidth" : 1, "direction" : "WRITEONLY", "bitSlice":[{"low":0,"up":0,"cElement": [{"cName": "outs.V.last.V","cData": "uint1","bit_use": { "low": 0,"up": 0},"cArray": [{"low" : 0,"up" : 0,"step" : 1}]}]}]} , 
 	{ "Name" : "outs_V_id_V", "interface" : "axis", "bitwidth" : 1, "direction" : "WRITEONLY", "bitSlice":[{"low":0,"up":0,"cElement": [{"cName": "outs.V.id.V","cData": "uint1","bit_use": { "low": 0,"up": 0},"cArray": [{"low" : 0,"up" : 0,"step" : 1}]}]}]} , 
 	{ "Name" : "outs_V_dest_V", "interface" : "axis", "bitwidth" : 1, "direction" : "WRITEONLY", "bitSlice":[{"low":0,"up":0,"cElement": [{"cName": "outs.V.dest.V","cData": "uint1","bit_use": { "low": 0,"up": 0},"cArray": [{"low" : 0,"up" : 0,"step" : 1}]}]}]} , 
 	{ "Name" : "frame_buffer0", "interface" : "axi_slave", "bundle":"AXILiteS","type":"ap_none","bitwidth" : 32, "direction" : "READONLY", "bitSlice":[{"low":0,"up":31,"cElement": [{"cName": "frame_buffer0","cData": "unsigned int","bit_use": { "low": 0,"up": 31},"cArray": [{"low" : 0,"up" : 0,"step" : 0}]}]}], "offset" : {"in":24}, "offset_end" : {"in":31}} , 
 	{ "Name" : "frame_buffer1", "interface" : "axi_slave", "bundle":"AXILiteS","type":"ap_none","bitwidth" : 32, "direction" : "READONLY", "bitSlice":[{"low":0,"up":31,"cElement": [{"cName": "frame_buffer1","cData": "unsigned int","bit_use": { "low": 0,"up": 31},"cArray": [{"low" : 0,"up" : 0,"step" : 0}]}]}], "offset" : {"in":32}, "offset_end" : {"in":39}} , 
 	{ "Name" : "frame_buffer2", "interface" : "axi_slave", "bundle":"AXILiteS","type":"ap_none","bitwidth" : 32, "direction" : "READONLY", "bitSlice":[{"low":0,"up":31,"cElement": [{"cName": "frame_buffer2","cData": "unsigned int","bit_use": { "low": 0,"up": 31},"cArray": [{"low" : 0,"up" : 0,"step" : 0}]}]}], "offset" : {"in":40}, "offset_end" : {"in":47}} , 
 	{ "Name" : "active_frame_V", "interface" : "wire", "bitwidth" : 2, "direction" : "READONLY", "bitSlice":[{"low":0,"up":1,"cElement": [{"cName": "active_frame.V","cData": "uint2","bit_use": { "low": 0,"up": 1},"cArray": [{"low" : 0,"up" : 0,"step" : 1}]}]}]} , 
 	{ "Name" : "mode_V", "interface" : "axi_slave", "bundle":"AXILiteS","type":"ap_none","bitwidth" : 1, "direction" : "READONLY", "bitSlice":[{"low":0,"up":0,"cElement": [{"cName": "mode.V","cData": "uint1","bit_use": { "low": 0,"up": 0},"cArray": [{"low" : 0,"up" : 0,"step" : 0}]}]}], "offset" : {"in":48}, "offset_end" : {"in":55}} , 
 	{ "Name" : "ap_return", "interface" : "axi_slave", "bundle":"AXILiteS","type":"ap_none","bitwidth" : 32,"bitSlice":[{"low":0,"up":31,"cElement": [{"cName": "return","cData": "int","bit_use": { "low": 0,"up": 31},"cArray": [{"low" : 0,"up" : 1,"step" : 0}]}]}], "offset" : {"out":16}} ]}
# RTL Port declarations: 
set portNum 75
set portList { 
	{ ap_clk sc_in sc_logic 1 clock -1 } 
	{ ap_rst_n sc_in sc_logic 1 reset -1 active_low_sync } 
	{ m_axi_in_r_AWVALID sc_out sc_logic 1 signal 0 } 
	{ m_axi_in_r_AWREADY sc_in sc_logic 1 signal 0 } 
	{ m_axi_in_r_AWADDR sc_out sc_lv 32 signal 0 } 
	{ m_axi_in_r_AWID sc_out sc_lv 1 signal 0 } 
	{ m_axi_in_r_AWLEN sc_out sc_lv 8 signal 0 } 
	{ m_axi_in_r_AWSIZE sc_out sc_lv 3 signal 0 } 
	{ m_axi_in_r_AWBURST sc_out sc_lv 2 signal 0 } 
	{ m_axi_in_r_AWLOCK sc_out sc_lv 2 signal 0 } 
	{ m_axi_in_r_AWCACHE sc_out sc_lv 4 signal 0 } 
	{ m_axi_in_r_AWPROT sc_out sc_lv 3 signal 0 } 
	{ m_axi_in_r_AWQOS sc_out sc_lv 4 signal 0 } 
	{ m_axi_in_r_AWREGION sc_out sc_lv 4 signal 0 } 
	{ m_axi_in_r_AWUSER sc_out sc_lv 1 signal 0 } 
	{ m_axi_in_r_WVALID sc_out sc_logic 1 signal 0 } 
	{ m_axi_in_r_WREADY sc_in sc_logic 1 signal 0 } 
	{ m_axi_in_r_WDATA sc_out sc_lv 32 signal 0 } 
	{ m_axi_in_r_WSTRB sc_out sc_lv 4 signal 0 } 
	{ m_axi_in_r_WLAST sc_out sc_logic 1 signal 0 } 
	{ m_axi_in_r_WID sc_out sc_lv 1 signal 0 } 
	{ m_axi_in_r_WUSER sc_out sc_lv 1 signal 0 } 
	{ m_axi_in_r_ARVALID sc_out sc_logic 1 signal 0 } 
	{ m_axi_in_r_ARREADY sc_in sc_logic 1 signal 0 } 
	{ m_axi_in_r_ARADDR sc_out sc_lv 32 signal 0 } 
	{ m_axi_in_r_ARID sc_out sc_lv 1 signal 0 } 
	{ m_axi_in_r_ARLEN sc_out sc_lv 8 signal 0 } 
	{ m_axi_in_r_ARSIZE sc_out sc_lv 3 signal 0 } 
	{ m_axi_in_r_ARBURST sc_out sc_lv 2 signal 0 } 
	{ m_axi_in_r_ARLOCK sc_out sc_lv 2 signal 0 } 
	{ m_axi_in_r_ARCACHE sc_out sc_lv 4 signal 0 } 
	{ m_axi_in_r_ARPROT sc_out sc_lv 3 signal 0 } 
	{ m_axi_in_r_ARQOS sc_out sc_lv 4 signal 0 } 
	{ m_axi_in_r_ARREGION sc_out sc_lv 4 signal 0 } 
	{ m_axi_in_r_ARUSER sc_out sc_lv 1 signal 0 } 
	{ m_axi_in_r_RVALID sc_in sc_logic 1 signal 0 } 
	{ m_axi_in_r_RREADY sc_out sc_logic 1 signal 0 } 
	{ m_axi_in_r_RDATA sc_in sc_lv 32 signal 0 } 
	{ m_axi_in_r_RLAST sc_in sc_logic 1 signal 0 } 
	{ m_axi_in_r_RID sc_in sc_lv 1 signal 0 } 
	{ m_axi_in_r_RUSER sc_in sc_lv 1 signal 0 } 
	{ m_axi_in_r_RRESP sc_in sc_lv 2 signal 0 } 
	{ m_axi_in_r_BVALID sc_in sc_logic 1 signal 0 } 
	{ m_axi_in_r_BREADY sc_out sc_logic 1 signal 0 } 
	{ m_axi_in_r_BRESP sc_in sc_lv 2 signal 0 } 
	{ m_axi_in_r_BID sc_in sc_lv 1 signal 0 } 
	{ m_axi_in_r_BUSER sc_in sc_lv 1 signal 0 } 
	{ outs_TDATA sc_out sc_lv 32 signal 1 } 
	{ outs_TVALID sc_out sc_logic 1 outvld 7 } 
	{ outs_TREADY sc_in sc_logic 1 outacc 7 } 
	{ outs_TKEEP sc_out sc_lv 4 signal 2 } 
	{ outs_TSTRB sc_out sc_lv 4 signal 3 } 
	{ outs_TUSER sc_out sc_lv 1 signal 4 } 
	{ outs_TLAST sc_out sc_lv 1 signal 5 } 
	{ outs_TID sc_out sc_lv 1 signal 6 } 
	{ outs_TDEST sc_out sc_lv 1 signal 7 } 
	{ active_frame_V sc_in sc_lv 2 signal 11 } 
	{ s_axi_AXILiteS_AWVALID sc_in sc_logic 1 signal -1 } 
	{ s_axi_AXILiteS_AWREADY sc_out sc_logic 1 signal -1 } 
	{ s_axi_AXILiteS_AWADDR sc_in sc_lv 6 signal -1 } 
	{ s_axi_AXILiteS_WVALID sc_in sc_logic 1 signal -1 } 
	{ s_axi_AXILiteS_WREADY sc_out sc_logic 1 signal -1 } 
	{ s_axi_AXILiteS_WDATA sc_in sc_lv 32 signal -1 } 
	{ s_axi_AXILiteS_WSTRB sc_in sc_lv 4 signal -1 } 
	{ s_axi_AXILiteS_ARVALID sc_in sc_logic 1 signal -1 } 
	{ s_axi_AXILiteS_ARREADY sc_out sc_logic 1 signal -1 } 
	{ s_axi_AXILiteS_ARADDR sc_in sc_lv 6 signal -1 } 
	{ s_axi_AXILiteS_RVALID sc_out sc_logic 1 signal -1 } 
	{ s_axi_AXILiteS_RREADY sc_in sc_logic 1 signal -1 } 
	{ s_axi_AXILiteS_RDATA sc_out sc_lv 32 signal -1 } 
	{ s_axi_AXILiteS_RRESP sc_out sc_lv 2 signal -1 } 
	{ s_axi_AXILiteS_BVALID sc_out sc_logic 1 signal -1 } 
	{ s_axi_AXILiteS_BREADY sc_in sc_logic 1 signal -1 } 
	{ s_axi_AXILiteS_BRESP sc_out sc_lv 2 signal -1 } 
	{ interrupt sc_out sc_logic 1 signal -1 } 
}
set NewPortList {[ 
	{ "name": "s_axi_AXILiteS_AWADDR", "direction": "in", "datatype": "sc_lv", "bitwidth":6, "type": "signal", "bundle":{"name": "AXILiteS", "role": "AWADDR" },"address":[{"name":"DMA_Read_addr","role":"start","value":"0","valid_bit":"0"},{"name":"DMA_Read_addr","role":"continue","value":"0","valid_bit":"4"},{"name":"DMA_Read_addr","role":"auto_start","value":"0","valid_bit":"7"},{"name":"frame_buffer0","role":"data","value":"24"},{"name":"frame_buffer1","role":"data","value":"32"},{"name":"frame_buffer2","role":"data","value":"40"},{"name":"mode_V","role":"data","value":"48"}] },
	{ "name": "s_axi_AXILiteS_AWVALID", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "AXILiteS", "role": "AWVALID" } },
	{ "name": "s_axi_AXILiteS_AWREADY", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "AXILiteS", "role": "AWREADY" } },
	{ "name": "s_axi_AXILiteS_WVALID", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "AXILiteS", "role": "WVALID" } },
	{ "name": "s_axi_AXILiteS_WREADY", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "AXILiteS", "role": "WREADY" } },
	{ "name": "s_axi_AXILiteS_WDATA", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "AXILiteS", "role": "WDATA" } },
	{ "name": "s_axi_AXILiteS_WSTRB", "direction": "in", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "AXILiteS", "role": "WSTRB" } },
	{ "name": "s_axi_AXILiteS_ARADDR", "direction": "in", "datatype": "sc_lv", "bitwidth":6, "type": "signal", "bundle":{"name": "AXILiteS", "role": "ARADDR" },"address":[{"name":"DMA_Read_addr","role":"start","value":"0","valid_bit":"0"},{"name":"DMA_Read_addr","role":"done","value":"0","valid_bit":"1"},{"name":"DMA_Read_addr","role":"idle","value":"0","valid_bit":"2"},{"name":"DMA_Read_addr","role":"ready","value":"0","valid_bit":"3"},{"name":"DMA_Read_addr","role":"auto_start","value":"0","valid_bit":"7"},{"name":"return","role":"data","value":"16"}] },
	{ "name": "s_axi_AXILiteS_ARVALID", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "AXILiteS", "role": "ARVALID" } },
	{ "name": "s_axi_AXILiteS_ARREADY", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "AXILiteS", "role": "ARREADY" } },
	{ "name": "s_axi_AXILiteS_RVALID", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "AXILiteS", "role": "RVALID" } },
	{ "name": "s_axi_AXILiteS_RREADY", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "AXILiteS", "role": "RREADY" } },
	{ "name": "s_axi_AXILiteS_RDATA", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "AXILiteS", "role": "RDATA" } },
	{ "name": "s_axi_AXILiteS_RRESP", "direction": "out", "datatype": "sc_lv", "bitwidth":2, "type": "signal", "bundle":{"name": "AXILiteS", "role": "RRESP" } },
	{ "name": "s_axi_AXILiteS_BVALID", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "AXILiteS", "role": "BVALID" } },
	{ "name": "s_axi_AXILiteS_BREADY", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "AXILiteS", "role": "BREADY" } },
	{ "name": "s_axi_AXILiteS_BRESP", "direction": "out", "datatype": "sc_lv", "bitwidth":2, "type": "signal", "bundle":{"name": "AXILiteS", "role": "BRESP" } },
	{ "name": "interrupt", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "AXILiteS", "role": "interrupt" } }, 
 	{ "name": "ap_clk", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "clock", "bundle":{"name": "ap_clk", "role": "default" }} , 
 	{ "name": "ap_rst_n", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "reset", "bundle":{"name": "ap_rst_n", "role": "default" }} , 
 	{ "name": "m_axi_in_r_AWVALID", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "in_r", "role": "AWVALID" }} , 
 	{ "name": "m_axi_in_r_AWREADY", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "in_r", "role": "AWREADY" }} , 
 	{ "name": "m_axi_in_r_AWADDR", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "in_r", "role": "AWADDR" }} , 
 	{ "name": "m_axi_in_r_AWID", "direction": "out", "datatype": "sc_lv", "bitwidth":1, "type": "signal", "bundle":{"name": "in_r", "role": "AWID" }} , 
 	{ "name": "m_axi_in_r_AWLEN", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "in_r", "role": "AWLEN" }} , 
 	{ "name": "m_axi_in_r_AWSIZE", "direction": "out", "datatype": "sc_lv", "bitwidth":3, "type": "signal", "bundle":{"name": "in_r", "role": "AWSIZE" }} , 
 	{ "name": "m_axi_in_r_AWBURST", "direction": "out", "datatype": "sc_lv", "bitwidth":2, "type": "signal", "bundle":{"name": "in_r", "role": "AWBURST" }} , 
 	{ "name": "m_axi_in_r_AWLOCK", "direction": "out", "datatype": "sc_lv", "bitwidth":2, "type": "signal", "bundle":{"name": "in_r", "role": "AWLOCK" }} , 
 	{ "name": "m_axi_in_r_AWCACHE", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "in_r", "role": "AWCACHE" }} , 
 	{ "name": "m_axi_in_r_AWPROT", "direction": "out", "datatype": "sc_lv", "bitwidth":3, "type": "signal", "bundle":{"name": "in_r", "role": "AWPROT" }} , 
 	{ "name": "m_axi_in_r_AWQOS", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "in_r", "role": "AWQOS" }} , 
 	{ "name": "m_axi_in_r_AWREGION", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "in_r", "role": "AWREGION" }} , 
 	{ "name": "m_axi_in_r_AWUSER", "direction": "out", "datatype": "sc_lv", "bitwidth":1, "type": "signal", "bundle":{"name": "in_r", "role": "AWUSER" }} , 
 	{ "name": "m_axi_in_r_WVALID", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "in_r", "role": "WVALID" }} , 
 	{ "name": "m_axi_in_r_WREADY", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "in_r", "role": "WREADY" }} , 
 	{ "name": "m_axi_in_r_WDATA", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "in_r", "role": "WDATA" }} , 
 	{ "name": "m_axi_in_r_WSTRB", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "in_r", "role": "WSTRB" }} , 
 	{ "name": "m_axi_in_r_WLAST", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "in_r", "role": "WLAST" }} , 
 	{ "name": "m_axi_in_r_WID", "direction": "out", "datatype": "sc_lv", "bitwidth":1, "type": "signal", "bundle":{"name": "in_r", "role": "WID" }} , 
 	{ "name": "m_axi_in_r_WUSER", "direction": "out", "datatype": "sc_lv", "bitwidth":1, "type": "signal", "bundle":{"name": "in_r", "role": "WUSER" }} , 
 	{ "name": "m_axi_in_r_ARVALID", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "in_r", "role": "ARVALID" }} , 
 	{ "name": "m_axi_in_r_ARREADY", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "in_r", "role": "ARREADY" }} , 
 	{ "name": "m_axi_in_r_ARADDR", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "in_r", "role": "ARADDR" }} , 
 	{ "name": "m_axi_in_r_ARID", "direction": "out", "datatype": "sc_lv", "bitwidth":1, "type": "signal", "bundle":{"name": "in_r", "role": "ARID" }} , 
 	{ "name": "m_axi_in_r_ARLEN", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "in_r", "role": "ARLEN" }} , 
 	{ "name": "m_axi_in_r_ARSIZE", "direction": "out", "datatype": "sc_lv", "bitwidth":3, "type": "signal", "bundle":{"name": "in_r", "role": "ARSIZE" }} , 
 	{ "name": "m_axi_in_r_ARBURST", "direction": "out", "datatype": "sc_lv", "bitwidth":2, "type": "signal", "bundle":{"name": "in_r", "role": "ARBURST" }} , 
 	{ "name": "m_axi_in_r_ARLOCK", "direction": "out", "datatype": "sc_lv", "bitwidth":2, "type": "signal", "bundle":{"name": "in_r", "role": "ARLOCK" }} , 
 	{ "name": "m_axi_in_r_ARCACHE", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "in_r", "role": "ARCACHE" }} , 
 	{ "name": "m_axi_in_r_ARPROT", "direction": "out", "datatype": "sc_lv", "bitwidth":3, "type": "signal", "bundle":{"name": "in_r", "role": "ARPROT" }} , 
 	{ "name": "m_axi_in_r_ARQOS", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "in_r", "role": "ARQOS" }} , 
 	{ "name": "m_axi_in_r_ARREGION", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "in_r", "role": "ARREGION" }} , 
 	{ "name": "m_axi_in_r_ARUSER", "direction": "out", "datatype": "sc_lv", "bitwidth":1, "type": "signal", "bundle":{"name": "in_r", "role": "ARUSER" }} , 
 	{ "name": "m_axi_in_r_RVALID", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "in_r", "role": "RVALID" }} , 
 	{ "name": "m_axi_in_r_RREADY", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "in_r", "role": "RREADY" }} , 
 	{ "name": "m_axi_in_r_RDATA", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "in_r", "role": "RDATA" }} , 
 	{ "name": "m_axi_in_r_RLAST", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "in_r", "role": "RLAST" }} , 
 	{ "name": "m_axi_in_r_RID", "direction": "in", "datatype": "sc_lv", "bitwidth":1, "type": "signal", "bundle":{"name": "in_r", "role": "RID" }} , 
 	{ "name": "m_axi_in_r_RUSER", "direction": "in", "datatype": "sc_lv", "bitwidth":1, "type": "signal", "bundle":{"name": "in_r", "role": "RUSER" }} , 
 	{ "name": "m_axi_in_r_RRESP", "direction": "in", "datatype": "sc_lv", "bitwidth":2, "type": "signal", "bundle":{"name": "in_r", "role": "RRESP" }} , 
 	{ "name": "m_axi_in_r_BVALID", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "in_r", "role": "BVALID" }} , 
 	{ "name": "m_axi_in_r_BREADY", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "in_r", "role": "BREADY" }} , 
 	{ "name": "m_axi_in_r_BRESP", "direction": "in", "datatype": "sc_lv", "bitwidth":2, "type": "signal", "bundle":{"name": "in_r", "role": "BRESP" }} , 
 	{ "name": "m_axi_in_r_BID", "direction": "in", "datatype": "sc_lv", "bitwidth":1, "type": "signal", "bundle":{"name": "in_r", "role": "BID" }} , 
 	{ "name": "m_axi_in_r_BUSER", "direction": "in", "datatype": "sc_lv", "bitwidth":1, "type": "signal", "bundle":{"name": "in_r", "role": "BUSER" }} , 
 	{ "name": "outs_TDATA", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "outs_V_data_V", "role": "default" }} , 
 	{ "name": "outs_TVALID", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "outvld", "bundle":{"name": "outs_V_dest_V", "role": "default" }} , 
 	{ "name": "outs_TREADY", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "outacc", "bundle":{"name": "outs_V_dest_V", "role": "default" }} , 
 	{ "name": "outs_TKEEP", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "outs_V_keep_V", "role": "default" }} , 
 	{ "name": "outs_TSTRB", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "outs_V_strb_V", "role": "default" }} , 
 	{ "name": "outs_TUSER", "direction": "out", "datatype": "sc_lv", "bitwidth":1, "type": "signal", "bundle":{"name": "outs_V_user_V", "role": "default" }} , 
 	{ "name": "outs_TLAST", "direction": "out", "datatype": "sc_lv", "bitwidth":1, "type": "signal", "bundle":{"name": "outs_V_last_V", "role": "default" }} , 
 	{ "name": "outs_TID", "direction": "out", "datatype": "sc_lv", "bitwidth":1, "type": "signal", "bundle":{"name": "outs_V_id_V", "role": "default" }} , 
 	{ "name": "outs_TDEST", "direction": "out", "datatype": "sc_lv", "bitwidth":1, "type": "signal", "bundle":{"name": "outs_V_dest_V", "role": "default" }} , 
 	{ "name": "active_frame_V", "direction": "in", "datatype": "sc_lv", "bitwidth":2, "type": "signal", "bundle":{"name": "active_frame_V", "role": "default" }}  ]}

set RtlHierarchyInfo {[
	{"ID" : "0", "Level" : "0", "Path" : "`AUTOTB_DUT_INST", "Parent" : "", "Child" : ["1", "2"],
		"CDFG" : "DMA_Read_addr",
		"VariableLatency" : "1",
		"AlignedPipeline" : "0",
		"UnalignedPipeline" : "0",
		"ProcessNetwork" : "0",
		"Combinational" : "0",
		"ControlExist" : "1",
		"Port" : [
		{"Name" : "in_r", "Type" : "MAXI", "Direction" : "I",
			"BlockSignal" : [
			{"Name" : "in_r_blk_n_AR", "Type" : "RtlSignal"},
			{"Name" : "in_r_blk_n_R", "Type" : "RtlSignal"}]},
		{"Name" : "outs_V_data_V", "Type" : "Axis", "Direction" : "O",
			"BlockSignal" : [
			{"Name" : "outs_TDATA_blk_n", "Type" : "RtlSignal"}]},
		{"Name" : "outs_V_keep_V", "Type" : "Axis", "Direction" : "O"},
		{"Name" : "outs_V_strb_V", "Type" : "Axis", "Direction" : "O"},
		{"Name" : "outs_V_user_V", "Type" : "Axis", "Direction" : "O"},
		{"Name" : "outs_V_last_V", "Type" : "Axis", "Direction" : "O"},
		{"Name" : "outs_V_id_V", "Type" : "Axis", "Direction" : "O"},
		{"Name" : "outs_V_dest_V", "Type" : "Axis", "Direction" : "O"},
		{"Name" : "frame_buffer0", "Type" : "None", "Direction" : "I"},
		{"Name" : "frame_buffer1", "Type" : "None", "Direction" : "I"},
		{"Name" : "frame_buffer2", "Type" : "None", "Direction" : "I"},
		{"Name" : "active_frame_V", "Type" : "None", "Direction" : "I"},
		{"Name" : "mode_V", "Type" : "None", "Direction" : "I"},
		{"Name" : "n", "Type" : "OVld", "Direction" : "IO"}]},
	{"ID" : "1", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.DMA_Read_addr_AXILiteS_s_axi_U", "Parent" : "0"},
	{"ID" : "2", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.DMA_Read_addr_in_r_m_axi_U", "Parent" : "0"}]}

set hasDtUnsupportedChannel 0

set PerformanceInfo {[
	{"Name" : "Latency", "Min" : "480011", "Max" : "480011"}
	, {"Name" : "Interval", "Min" : "480012", "Max" : "480012"}
]}

set Spec2ImplPortList { 
	in_r { m_axi {  { m_axi_in_r_AWVALID VALID 1 1 }  { m_axi_in_r_AWREADY READY 0 1 }  { m_axi_in_r_AWADDR ADDR 1 32 }  { m_axi_in_r_AWID ID 1 1 }  { m_axi_in_r_AWLEN LEN 1 8 }  { m_axi_in_r_AWSIZE SIZE 1 3 }  { m_axi_in_r_AWBURST BURST 1 2 }  { m_axi_in_r_AWLOCK LOCK 1 2 }  { m_axi_in_r_AWCACHE CACHE 1 4 }  { m_axi_in_r_AWPROT PROT 1 3 }  { m_axi_in_r_AWQOS QOS 1 4 }  { m_axi_in_r_AWREGION REGION 1 4 }  { m_axi_in_r_AWUSER USER 1 1 }  { m_axi_in_r_WVALID VALID 1 1 }  { m_axi_in_r_WREADY READY 0 1 }  { m_axi_in_r_WDATA DATA 1 32 }  { m_axi_in_r_WSTRB STRB 1 4 }  { m_axi_in_r_WLAST LAST 1 1 }  { m_axi_in_r_WID ID 1 1 }  { m_axi_in_r_WUSER USER 1 1 }  { m_axi_in_r_ARVALID VALID 1 1 }  { m_axi_in_r_ARREADY READY 0 1 }  { m_axi_in_r_ARADDR ADDR 1 32 }  { m_axi_in_r_ARID ID 1 1 }  { m_axi_in_r_ARLEN LEN 1 8 }  { m_axi_in_r_ARSIZE SIZE 1 3 }  { m_axi_in_r_ARBURST BURST 1 2 }  { m_axi_in_r_ARLOCK LOCK 1 2 }  { m_axi_in_r_ARCACHE CACHE 1 4 }  { m_axi_in_r_ARPROT PROT 1 3 }  { m_axi_in_r_ARQOS QOS 1 4 }  { m_axi_in_r_ARREGION REGION 1 4 }  { m_axi_in_r_ARUSER USER 1 1 }  { m_axi_in_r_RVALID VALID 0 1 }  { m_axi_in_r_RREADY READY 1 1 }  { m_axi_in_r_RDATA DATA 0 32 }  { m_axi_in_r_RLAST LAST 0 1 }  { m_axi_in_r_RID ID 0 1 }  { m_axi_in_r_RUSER USER 0 1 }  { m_axi_in_r_RRESP RESP 0 2 }  { m_axi_in_r_BVALID VALID 0 1 }  { m_axi_in_r_BREADY READY 1 1 }  { m_axi_in_r_BRESP RESP 0 2 }  { m_axi_in_r_BID ID 0 1 }  { m_axi_in_r_BUSER USER 0 1 } } }
	outs_V_data_V { axis {  { outs_TDATA out_data 1 32 } } }
	outs_V_keep_V { axis {  { outs_TKEEP out_data 1 4 } } }
	outs_V_strb_V { axis {  { outs_TSTRB out_data 1 4 } } }
	outs_V_user_V { axis {  { outs_TUSER out_data 1 1 } } }
	outs_V_last_V { axis {  { outs_TLAST out_data 1 1 } } }
	outs_V_id_V { axis {  { outs_TID out_data 1 1 } } }
	outs_V_dest_V { axis {  { outs_TVALID out_vld 1 1 }  { outs_TREADY out_acc 0 1 }  { outs_TDEST out_data 1 1 } } }
	active_frame_V { ap_none {  { active_frame_V in_data 0 2 } } }
}

set busDeadlockParameterList { 
	{ in_r { NUM_READ_OUTSTANDING 16 NUM_WRITE_OUTSTANDING 16 MAX_READ_BURST_LENGTH 16 MAX_WRITE_BURST_LENGTH 16 } } \
}

# RTL port scheduling information:
set fifoSchedulingInfoList { 
}

# RTL bus port read request latency information:
set busReadReqLatencyList { 
	{ in_r 1 }
}

# RTL bus port write response latency information:
set busWriteResLatencyList { 
	{ in_r 1 }
}

# RTL array port load latency information:
set memoryLoadLatencyList { 
}
