Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Sat Nov  8 02:48:17 2025
| Host         : laptop running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z020-clg484
| Speed File   : -2  PRODUCTION 1.12 2019-11-22
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.968        0.000                      0                47522        0.036        0.000                      0                47522        8.870        0.000                       0                 15019  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          2.968        0.000                      0                47522        0.036        0.000                      0                47522        8.870        0.000                       0                 15019  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        2.968ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.036ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        8.870ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.968ns  (required time - arrival time)
  Source:                 design_1_i/repeater_0/inst/lg_inst/axis_master_inst/o_data_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/repeater_0/inst/second_level[0].raster_cores[1].raster_inst/raster_core_inst/lambda_zero_reg[1][31]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        16.630ns  (logic 1.469ns (8.833%)  route 15.161ns (91.167%))
  Logic Levels:           6  (CARRY4=5 LUT6=1)
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.231ns = ( 22.231 - 20.000 ) 
    Source Clock Delay      (SCD):    2.540ns
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15050, routed)       1.461     2.540    design_1_i/repeater_0/inst/lg_inst/axis_master_inst/S_AXIS_ACLK
    SLICE_X56Y49         FDRE                                         r  design_1_i/repeater_0/inst/lg_inst/axis_master_inst/o_data_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y49         FDRE (Prop_fdre_C_Q)         0.379     2.919 r  design_1_i/repeater_0/inst/lg_inst/axis_master_inst/o_data_reg[12]/Q
                         net (fo=270, routed)        15.161    18.080    design_1_i/repeater_0/inst/second_level[0].raster_cores[1].raster_inst/raster_core_inst/data[12]
    SLICE_X42Y9          LUT6 (Prop_lut6_I5_O)        0.105    18.185 r  design_1_i/repeater_0/inst/second_level[0].raster_cores[1].raster_inst/raster_core_inst/lambda_zero[1][12]_i_9/O
                         net (fo=1, routed)           0.000    18.185    design_1_i/repeater_0/inst/second_level[0].raster_cores[1].raster_inst/raster_core_inst/lambda_zero[1][12]_i_9_n_0
    SLICE_X42Y9          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423    18.608 r  design_1_i/repeater_0/inst/second_level[0].raster_cores[1].raster_inst/raster_core_inst/lambda_zero_reg[1][12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.608    design_1_i/repeater_0/inst/second_level[0].raster_cores[1].raster_inst/raster_core_inst/lambda_zero_reg[1][12]_i_1_n_0
    SLICE_X42Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    18.708 r  design_1_i/repeater_0/inst/second_level[0].raster_cores[1].raster_inst/raster_core_inst/lambda_zero_reg[1][16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.708    design_1_i/repeater_0/inst/second_level[0].raster_cores[1].raster_inst/raster_core_inst/lambda_zero_reg[1][16]_i_1_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    18.808 r  design_1_i/repeater_0/inst/second_level[0].raster_cores[1].raster_inst/raster_core_inst/lambda_zero_reg[1][20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.808    design_1_i/repeater_0/inst/second_level[0].raster_cores[1].raster_inst/raster_core_inst/lambda_zero_reg[1][20]_i_1_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    18.908 r  design_1_i/repeater_0/inst/second_level[0].raster_cores[1].raster_inst/raster_core_inst/lambda_zero_reg[1][24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.908    design_1_i/repeater_0/inst/second_level[0].raster_cores[1].raster_inst/raster_core_inst/lambda_zero_reg[1][24]_i_1_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.262    19.170 r  design_1_i/repeater_0/inst/second_level[0].raster_cores[1].raster_inst/raster_core_inst/lambda_zero_reg[1][28]_i_1/O[3]
                         net (fo=1, routed)           0.000    19.170    design_1_i/repeater_0/inst/second_level[0].raster_cores[1].raster_inst/raster_core_inst/lambda_zero_reg[1][28]_i_1_n_4
    SLICE_X42Y13         FDRE                                         r  design_1_i/repeater_0/inst/second_level[0].raster_cores[1].raster_inst/raster_core_inst/lambda_zero_reg[1][31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    20.906    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    20.983 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15050, routed)       1.249    22.231    design_1_i/repeater_0/inst/second_level[0].raster_cores[1].raster_inst/raster_core_inst/clk
    SLICE_X42Y13         FDRE                                         r  design_1_i/repeater_0/inst/second_level[0].raster_cores[1].raster_inst/raster_core_inst/lambda_zero_reg[1][31]/C
                         clock pessimism              0.109    22.340    
                         clock uncertainty           -0.302    22.038    
    SLICE_X42Y13         FDRE (Setup_fdre_C_D)        0.101    22.139    design_1_i/repeater_0/inst/second_level[0].raster_cores[1].raster_inst/raster_core_inst/lambda_zero_reg[1][31]
  -------------------------------------------------------------------
                         required time                         22.139    
                         arrival time                         -19.170    
  -------------------------------------------------------------------
                         slack                                  2.968    

Slack (MET) :             2.973ns  (required time - arrival time)
  Source:                 design_1_i/repeater_0/inst/lg_inst/axis_master_inst/o_data_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/repeater_0/inst/second_level[0].raster_cores[1].raster_inst/raster_core_inst/lambda_zero_reg[1][29]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        16.625ns  (logic 1.464ns (8.806%)  route 15.161ns (91.194%))
  Logic Levels:           6  (CARRY4=5 LUT6=1)
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.231ns = ( 22.231 - 20.000 ) 
    Source Clock Delay      (SCD):    2.540ns
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15050, routed)       1.461     2.540    design_1_i/repeater_0/inst/lg_inst/axis_master_inst/S_AXIS_ACLK
    SLICE_X56Y49         FDRE                                         r  design_1_i/repeater_0/inst/lg_inst/axis_master_inst/o_data_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y49         FDRE (Prop_fdre_C_Q)         0.379     2.919 r  design_1_i/repeater_0/inst/lg_inst/axis_master_inst/o_data_reg[12]/Q
                         net (fo=270, routed)        15.161    18.080    design_1_i/repeater_0/inst/second_level[0].raster_cores[1].raster_inst/raster_core_inst/data[12]
    SLICE_X42Y9          LUT6 (Prop_lut6_I5_O)        0.105    18.185 r  design_1_i/repeater_0/inst/second_level[0].raster_cores[1].raster_inst/raster_core_inst/lambda_zero[1][12]_i_9/O
                         net (fo=1, routed)           0.000    18.185    design_1_i/repeater_0/inst/second_level[0].raster_cores[1].raster_inst/raster_core_inst/lambda_zero[1][12]_i_9_n_0
    SLICE_X42Y9          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423    18.608 r  design_1_i/repeater_0/inst/second_level[0].raster_cores[1].raster_inst/raster_core_inst/lambda_zero_reg[1][12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.608    design_1_i/repeater_0/inst/second_level[0].raster_cores[1].raster_inst/raster_core_inst/lambda_zero_reg[1][12]_i_1_n_0
    SLICE_X42Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    18.708 r  design_1_i/repeater_0/inst/second_level[0].raster_cores[1].raster_inst/raster_core_inst/lambda_zero_reg[1][16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.708    design_1_i/repeater_0/inst/second_level[0].raster_cores[1].raster_inst/raster_core_inst/lambda_zero_reg[1][16]_i_1_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    18.808 r  design_1_i/repeater_0/inst/second_level[0].raster_cores[1].raster_inst/raster_core_inst/lambda_zero_reg[1][20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.808    design_1_i/repeater_0/inst/second_level[0].raster_cores[1].raster_inst/raster_core_inst/lambda_zero_reg[1][20]_i_1_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    18.908 r  design_1_i/repeater_0/inst/second_level[0].raster_cores[1].raster_inst/raster_core_inst/lambda_zero_reg[1][24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.908    design_1_i/repeater_0/inst/second_level[0].raster_cores[1].raster_inst/raster_core_inst/lambda_zero_reg[1][24]_i_1_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.257    19.165 r  design_1_i/repeater_0/inst/second_level[0].raster_cores[1].raster_inst/raster_core_inst/lambda_zero_reg[1][28]_i_1/O[1]
                         net (fo=1, routed)           0.000    19.165    design_1_i/repeater_0/inst/second_level[0].raster_cores[1].raster_inst/raster_core_inst/lambda_zero_reg[1][28]_i_1_n_6
    SLICE_X42Y13         FDRE                                         r  design_1_i/repeater_0/inst/second_level[0].raster_cores[1].raster_inst/raster_core_inst/lambda_zero_reg[1][29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    20.906    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    20.983 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15050, routed)       1.249    22.231    design_1_i/repeater_0/inst/second_level[0].raster_cores[1].raster_inst/raster_core_inst/clk
    SLICE_X42Y13         FDRE                                         r  design_1_i/repeater_0/inst/second_level[0].raster_cores[1].raster_inst/raster_core_inst/lambda_zero_reg[1][29]/C
                         clock pessimism              0.109    22.340    
                         clock uncertainty           -0.302    22.038    
    SLICE_X42Y13         FDRE (Setup_fdre_C_D)        0.101    22.139    design_1_i/repeater_0/inst/second_level[0].raster_cores[1].raster_inst/raster_core_inst/lambda_zero_reg[1][29]
  -------------------------------------------------------------------
                         required time                         22.139    
                         arrival time                         -19.165    
  -------------------------------------------------------------------
                         slack                                  2.973    

Slack (MET) :             3.031ns  (required time - arrival time)
  Source:                 design_1_i/repeater_0/inst/lg_inst/axis_master_inst/o_data_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/repeater_0/inst/second_level[0].raster_cores[1].raster_inst/raster_core_inst/lambda_zero_reg[1][30]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        16.567ns  (logic 1.406ns (8.487%)  route 15.161ns (91.513%))
  Logic Levels:           6  (CARRY4=5 LUT6=1)
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.231ns = ( 22.231 - 20.000 ) 
    Source Clock Delay      (SCD):    2.540ns
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15050, routed)       1.461     2.540    design_1_i/repeater_0/inst/lg_inst/axis_master_inst/S_AXIS_ACLK
    SLICE_X56Y49         FDRE                                         r  design_1_i/repeater_0/inst/lg_inst/axis_master_inst/o_data_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y49         FDRE (Prop_fdre_C_Q)         0.379     2.919 r  design_1_i/repeater_0/inst/lg_inst/axis_master_inst/o_data_reg[12]/Q
                         net (fo=270, routed)        15.161    18.080    design_1_i/repeater_0/inst/second_level[0].raster_cores[1].raster_inst/raster_core_inst/data[12]
    SLICE_X42Y9          LUT6 (Prop_lut6_I5_O)        0.105    18.185 r  design_1_i/repeater_0/inst/second_level[0].raster_cores[1].raster_inst/raster_core_inst/lambda_zero[1][12]_i_9/O
                         net (fo=1, routed)           0.000    18.185    design_1_i/repeater_0/inst/second_level[0].raster_cores[1].raster_inst/raster_core_inst/lambda_zero[1][12]_i_9_n_0
    SLICE_X42Y9          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423    18.608 r  design_1_i/repeater_0/inst/second_level[0].raster_cores[1].raster_inst/raster_core_inst/lambda_zero_reg[1][12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.608    design_1_i/repeater_0/inst/second_level[0].raster_cores[1].raster_inst/raster_core_inst/lambda_zero_reg[1][12]_i_1_n_0
    SLICE_X42Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    18.708 r  design_1_i/repeater_0/inst/second_level[0].raster_cores[1].raster_inst/raster_core_inst/lambda_zero_reg[1][16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.708    design_1_i/repeater_0/inst/second_level[0].raster_cores[1].raster_inst/raster_core_inst/lambda_zero_reg[1][16]_i_1_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    18.808 r  design_1_i/repeater_0/inst/second_level[0].raster_cores[1].raster_inst/raster_core_inst/lambda_zero_reg[1][20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.808    design_1_i/repeater_0/inst/second_level[0].raster_cores[1].raster_inst/raster_core_inst/lambda_zero_reg[1][20]_i_1_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    18.908 r  design_1_i/repeater_0/inst/second_level[0].raster_cores[1].raster_inst/raster_core_inst/lambda_zero_reg[1][24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.908    design_1_i/repeater_0/inst/second_level[0].raster_cores[1].raster_inst/raster_core_inst/lambda_zero_reg[1][24]_i_1_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.199    19.107 r  design_1_i/repeater_0/inst/second_level[0].raster_cores[1].raster_inst/raster_core_inst/lambda_zero_reg[1][28]_i_1/O[2]
                         net (fo=1, routed)           0.000    19.107    design_1_i/repeater_0/inst/second_level[0].raster_cores[1].raster_inst/raster_core_inst/lambda_zero_reg[1][28]_i_1_n_5
    SLICE_X42Y13         FDRE                                         r  design_1_i/repeater_0/inst/second_level[0].raster_cores[1].raster_inst/raster_core_inst/lambda_zero_reg[1][30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    20.906    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    20.983 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15050, routed)       1.249    22.231    design_1_i/repeater_0/inst/second_level[0].raster_cores[1].raster_inst/raster_core_inst/clk
    SLICE_X42Y13         FDRE                                         r  design_1_i/repeater_0/inst/second_level[0].raster_cores[1].raster_inst/raster_core_inst/lambda_zero_reg[1][30]/C
                         clock pessimism              0.109    22.340    
                         clock uncertainty           -0.302    22.038    
    SLICE_X42Y13         FDRE (Setup_fdre_C_D)        0.101    22.139    design_1_i/repeater_0/inst/second_level[0].raster_cores[1].raster_inst/raster_core_inst/lambda_zero_reg[1][30]
  -------------------------------------------------------------------
                         required time                         22.139    
                         arrival time                         -19.107    
  -------------------------------------------------------------------
                         slack                                  3.031    

Slack (MET) :             3.052ns  (required time - arrival time)
  Source:                 design_1_i/repeater_0/inst/lg_inst/axis_master_inst/o_data_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/repeater_0/inst/second_level[0].raster_cores[1].raster_inst/raster_core_inst/lambda_zero_reg[1][28]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        16.546ns  (logic 1.385ns (8.370%)  route 15.161ns (91.630%))
  Logic Levels:           6  (CARRY4=5 LUT6=1)
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.231ns = ( 22.231 - 20.000 ) 
    Source Clock Delay      (SCD):    2.540ns
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15050, routed)       1.461     2.540    design_1_i/repeater_0/inst/lg_inst/axis_master_inst/S_AXIS_ACLK
    SLICE_X56Y49         FDRE                                         r  design_1_i/repeater_0/inst/lg_inst/axis_master_inst/o_data_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y49         FDRE (Prop_fdre_C_Q)         0.379     2.919 r  design_1_i/repeater_0/inst/lg_inst/axis_master_inst/o_data_reg[12]/Q
                         net (fo=270, routed)        15.161    18.080    design_1_i/repeater_0/inst/second_level[0].raster_cores[1].raster_inst/raster_core_inst/data[12]
    SLICE_X42Y9          LUT6 (Prop_lut6_I5_O)        0.105    18.185 r  design_1_i/repeater_0/inst/second_level[0].raster_cores[1].raster_inst/raster_core_inst/lambda_zero[1][12]_i_9/O
                         net (fo=1, routed)           0.000    18.185    design_1_i/repeater_0/inst/second_level[0].raster_cores[1].raster_inst/raster_core_inst/lambda_zero[1][12]_i_9_n_0
    SLICE_X42Y9          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423    18.608 r  design_1_i/repeater_0/inst/second_level[0].raster_cores[1].raster_inst/raster_core_inst/lambda_zero_reg[1][12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.608    design_1_i/repeater_0/inst/second_level[0].raster_cores[1].raster_inst/raster_core_inst/lambda_zero_reg[1][12]_i_1_n_0
    SLICE_X42Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    18.708 r  design_1_i/repeater_0/inst/second_level[0].raster_cores[1].raster_inst/raster_core_inst/lambda_zero_reg[1][16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.708    design_1_i/repeater_0/inst/second_level[0].raster_cores[1].raster_inst/raster_core_inst/lambda_zero_reg[1][16]_i_1_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    18.808 r  design_1_i/repeater_0/inst/second_level[0].raster_cores[1].raster_inst/raster_core_inst/lambda_zero_reg[1][20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.808    design_1_i/repeater_0/inst/second_level[0].raster_cores[1].raster_inst/raster_core_inst/lambda_zero_reg[1][20]_i_1_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    18.908 r  design_1_i/repeater_0/inst/second_level[0].raster_cores[1].raster_inst/raster_core_inst/lambda_zero_reg[1][24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.908    design_1_i/repeater_0/inst/second_level[0].raster_cores[1].raster_inst/raster_core_inst/lambda_zero_reg[1][24]_i_1_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.178    19.086 r  design_1_i/repeater_0/inst/second_level[0].raster_cores[1].raster_inst/raster_core_inst/lambda_zero_reg[1][28]_i_1/O[0]
                         net (fo=1, routed)           0.000    19.086    design_1_i/repeater_0/inst/second_level[0].raster_cores[1].raster_inst/raster_core_inst/lambda_zero_reg[1][28]_i_1_n_7
    SLICE_X42Y13         FDRE                                         r  design_1_i/repeater_0/inst/second_level[0].raster_cores[1].raster_inst/raster_core_inst/lambda_zero_reg[1][28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    20.906    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    20.983 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15050, routed)       1.249    22.231    design_1_i/repeater_0/inst/second_level[0].raster_cores[1].raster_inst/raster_core_inst/clk
    SLICE_X42Y13         FDRE                                         r  design_1_i/repeater_0/inst/second_level[0].raster_cores[1].raster_inst/raster_core_inst/lambda_zero_reg[1][28]/C
                         clock pessimism              0.109    22.340    
                         clock uncertainty           -0.302    22.038    
    SLICE_X42Y13         FDRE (Setup_fdre_C_D)        0.101    22.139    design_1_i/repeater_0/inst/second_level[0].raster_cores[1].raster_inst/raster_core_inst/lambda_zero_reg[1][28]
  -------------------------------------------------------------------
                         required time                         22.139    
                         arrival time                         -19.086    
  -------------------------------------------------------------------
                         slack                                  3.052    

Slack (MET) :             3.069ns  (required time - arrival time)
  Source:                 design_1_i/repeater_0/inst/lg_inst/axis_master_inst/o_data_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/repeater_0/inst/second_level[0].raster_cores[1].raster_inst/raster_core_inst/lambda_zero_reg[1][27]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        16.530ns  (logic 1.369ns (8.282%)  route 15.161ns (91.718%))
  Logic Levels:           5  (CARRY4=4 LUT6=1)
  Clock Path Skew:        -0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.232ns = ( 22.232 - 20.000 ) 
    Source Clock Delay      (SCD):    2.540ns
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15050, routed)       1.461     2.540    design_1_i/repeater_0/inst/lg_inst/axis_master_inst/S_AXIS_ACLK
    SLICE_X56Y49         FDRE                                         r  design_1_i/repeater_0/inst/lg_inst/axis_master_inst/o_data_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y49         FDRE (Prop_fdre_C_Q)         0.379     2.919 r  design_1_i/repeater_0/inst/lg_inst/axis_master_inst/o_data_reg[12]/Q
                         net (fo=270, routed)        15.161    18.080    design_1_i/repeater_0/inst/second_level[0].raster_cores[1].raster_inst/raster_core_inst/data[12]
    SLICE_X42Y9          LUT6 (Prop_lut6_I5_O)        0.105    18.185 r  design_1_i/repeater_0/inst/second_level[0].raster_cores[1].raster_inst/raster_core_inst/lambda_zero[1][12]_i_9/O
                         net (fo=1, routed)           0.000    18.185    design_1_i/repeater_0/inst/second_level[0].raster_cores[1].raster_inst/raster_core_inst/lambda_zero[1][12]_i_9_n_0
    SLICE_X42Y9          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423    18.608 r  design_1_i/repeater_0/inst/second_level[0].raster_cores[1].raster_inst/raster_core_inst/lambda_zero_reg[1][12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.608    design_1_i/repeater_0/inst/second_level[0].raster_cores[1].raster_inst/raster_core_inst/lambda_zero_reg[1][12]_i_1_n_0
    SLICE_X42Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    18.708 r  design_1_i/repeater_0/inst/second_level[0].raster_cores[1].raster_inst/raster_core_inst/lambda_zero_reg[1][16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.708    design_1_i/repeater_0/inst/second_level[0].raster_cores[1].raster_inst/raster_core_inst/lambda_zero_reg[1][16]_i_1_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    18.808 r  design_1_i/repeater_0/inst/second_level[0].raster_cores[1].raster_inst/raster_core_inst/lambda_zero_reg[1][20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.808    design_1_i/repeater_0/inst/second_level[0].raster_cores[1].raster_inst/raster_core_inst/lambda_zero_reg[1][20]_i_1_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.262    19.070 r  design_1_i/repeater_0/inst/second_level[0].raster_cores[1].raster_inst/raster_core_inst/lambda_zero_reg[1][24]_i_1/O[3]
                         net (fo=1, routed)           0.000    19.070    design_1_i/repeater_0/inst/second_level[0].raster_cores[1].raster_inst/raster_core_inst/lambda_zero_reg[1][24]_i_1_n_4
    SLICE_X42Y12         FDRE                                         r  design_1_i/repeater_0/inst/second_level[0].raster_cores[1].raster_inst/raster_core_inst/lambda_zero_reg[1][27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    20.906    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    20.983 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15050, routed)       1.250    22.232    design_1_i/repeater_0/inst/second_level[0].raster_cores[1].raster_inst/raster_core_inst/clk
    SLICE_X42Y12         FDRE                                         r  design_1_i/repeater_0/inst/second_level[0].raster_cores[1].raster_inst/raster_core_inst/lambda_zero_reg[1][27]/C
                         clock pessimism              0.109    22.341    
                         clock uncertainty           -0.302    22.039    
    SLICE_X42Y12         FDRE (Setup_fdre_C_D)        0.101    22.140    design_1_i/repeater_0/inst/second_level[0].raster_cores[1].raster_inst/raster_core_inst/lambda_zero_reg[1][27]
  -------------------------------------------------------------------
                         required time                         22.140    
                         arrival time                         -19.070    
  -------------------------------------------------------------------
                         slack                                  3.069    

Slack (MET) :             3.074ns  (required time - arrival time)
  Source:                 design_1_i/repeater_0/inst/lg_inst/axis_master_inst/o_data_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/repeater_0/inst/second_level[0].raster_cores[1].raster_inst/raster_core_inst/lambda_zero_reg[1][25]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        16.525ns  (logic 1.364ns (8.254%)  route 15.161ns (91.746%))
  Logic Levels:           5  (CARRY4=4 LUT6=1)
  Clock Path Skew:        -0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.232ns = ( 22.232 - 20.000 ) 
    Source Clock Delay      (SCD):    2.540ns
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15050, routed)       1.461     2.540    design_1_i/repeater_0/inst/lg_inst/axis_master_inst/S_AXIS_ACLK
    SLICE_X56Y49         FDRE                                         r  design_1_i/repeater_0/inst/lg_inst/axis_master_inst/o_data_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y49         FDRE (Prop_fdre_C_Q)         0.379     2.919 r  design_1_i/repeater_0/inst/lg_inst/axis_master_inst/o_data_reg[12]/Q
                         net (fo=270, routed)        15.161    18.080    design_1_i/repeater_0/inst/second_level[0].raster_cores[1].raster_inst/raster_core_inst/data[12]
    SLICE_X42Y9          LUT6 (Prop_lut6_I5_O)        0.105    18.185 r  design_1_i/repeater_0/inst/second_level[0].raster_cores[1].raster_inst/raster_core_inst/lambda_zero[1][12]_i_9/O
                         net (fo=1, routed)           0.000    18.185    design_1_i/repeater_0/inst/second_level[0].raster_cores[1].raster_inst/raster_core_inst/lambda_zero[1][12]_i_9_n_0
    SLICE_X42Y9          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423    18.608 r  design_1_i/repeater_0/inst/second_level[0].raster_cores[1].raster_inst/raster_core_inst/lambda_zero_reg[1][12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.608    design_1_i/repeater_0/inst/second_level[0].raster_cores[1].raster_inst/raster_core_inst/lambda_zero_reg[1][12]_i_1_n_0
    SLICE_X42Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    18.708 r  design_1_i/repeater_0/inst/second_level[0].raster_cores[1].raster_inst/raster_core_inst/lambda_zero_reg[1][16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.708    design_1_i/repeater_0/inst/second_level[0].raster_cores[1].raster_inst/raster_core_inst/lambda_zero_reg[1][16]_i_1_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    18.808 r  design_1_i/repeater_0/inst/second_level[0].raster_cores[1].raster_inst/raster_core_inst/lambda_zero_reg[1][20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.808    design_1_i/repeater_0/inst/second_level[0].raster_cores[1].raster_inst/raster_core_inst/lambda_zero_reg[1][20]_i_1_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.257    19.065 r  design_1_i/repeater_0/inst/second_level[0].raster_cores[1].raster_inst/raster_core_inst/lambda_zero_reg[1][24]_i_1/O[1]
                         net (fo=1, routed)           0.000    19.065    design_1_i/repeater_0/inst/second_level[0].raster_cores[1].raster_inst/raster_core_inst/lambda_zero_reg[1][24]_i_1_n_6
    SLICE_X42Y12         FDRE                                         r  design_1_i/repeater_0/inst/second_level[0].raster_cores[1].raster_inst/raster_core_inst/lambda_zero_reg[1][25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    20.906    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    20.983 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15050, routed)       1.250    22.232    design_1_i/repeater_0/inst/second_level[0].raster_cores[1].raster_inst/raster_core_inst/clk
    SLICE_X42Y12         FDRE                                         r  design_1_i/repeater_0/inst/second_level[0].raster_cores[1].raster_inst/raster_core_inst/lambda_zero_reg[1][25]/C
                         clock pessimism              0.109    22.341    
                         clock uncertainty           -0.302    22.039    
    SLICE_X42Y12         FDRE (Setup_fdre_C_D)        0.101    22.140    design_1_i/repeater_0/inst/second_level[0].raster_cores[1].raster_inst/raster_core_inst/lambda_zero_reg[1][25]
  -------------------------------------------------------------------
                         required time                         22.140    
                         arrival time                         -19.065    
  -------------------------------------------------------------------
                         slack                                  3.074    

Slack (MET) :             3.132ns  (required time - arrival time)
  Source:                 design_1_i/repeater_0/inst/lg_inst/axis_master_inst/o_data_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/repeater_0/inst/second_level[0].raster_cores[1].raster_inst/raster_core_inst/lambda_zero_reg[1][26]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        16.467ns  (logic 1.306ns (7.931%)  route 15.161ns (92.069%))
  Logic Levels:           5  (CARRY4=4 LUT6=1)
  Clock Path Skew:        -0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.232ns = ( 22.232 - 20.000 ) 
    Source Clock Delay      (SCD):    2.540ns
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15050, routed)       1.461     2.540    design_1_i/repeater_0/inst/lg_inst/axis_master_inst/S_AXIS_ACLK
    SLICE_X56Y49         FDRE                                         r  design_1_i/repeater_0/inst/lg_inst/axis_master_inst/o_data_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y49         FDRE (Prop_fdre_C_Q)         0.379     2.919 r  design_1_i/repeater_0/inst/lg_inst/axis_master_inst/o_data_reg[12]/Q
                         net (fo=270, routed)        15.161    18.080    design_1_i/repeater_0/inst/second_level[0].raster_cores[1].raster_inst/raster_core_inst/data[12]
    SLICE_X42Y9          LUT6 (Prop_lut6_I5_O)        0.105    18.185 r  design_1_i/repeater_0/inst/second_level[0].raster_cores[1].raster_inst/raster_core_inst/lambda_zero[1][12]_i_9/O
                         net (fo=1, routed)           0.000    18.185    design_1_i/repeater_0/inst/second_level[0].raster_cores[1].raster_inst/raster_core_inst/lambda_zero[1][12]_i_9_n_0
    SLICE_X42Y9          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423    18.608 r  design_1_i/repeater_0/inst/second_level[0].raster_cores[1].raster_inst/raster_core_inst/lambda_zero_reg[1][12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.608    design_1_i/repeater_0/inst/second_level[0].raster_cores[1].raster_inst/raster_core_inst/lambda_zero_reg[1][12]_i_1_n_0
    SLICE_X42Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    18.708 r  design_1_i/repeater_0/inst/second_level[0].raster_cores[1].raster_inst/raster_core_inst/lambda_zero_reg[1][16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.708    design_1_i/repeater_0/inst/second_level[0].raster_cores[1].raster_inst/raster_core_inst/lambda_zero_reg[1][16]_i_1_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    18.808 r  design_1_i/repeater_0/inst/second_level[0].raster_cores[1].raster_inst/raster_core_inst/lambda_zero_reg[1][20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.808    design_1_i/repeater_0/inst/second_level[0].raster_cores[1].raster_inst/raster_core_inst/lambda_zero_reg[1][20]_i_1_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.199    19.007 r  design_1_i/repeater_0/inst/second_level[0].raster_cores[1].raster_inst/raster_core_inst/lambda_zero_reg[1][24]_i_1/O[2]
                         net (fo=1, routed)           0.000    19.007    design_1_i/repeater_0/inst/second_level[0].raster_cores[1].raster_inst/raster_core_inst/lambda_zero_reg[1][24]_i_1_n_5
    SLICE_X42Y12         FDRE                                         r  design_1_i/repeater_0/inst/second_level[0].raster_cores[1].raster_inst/raster_core_inst/lambda_zero_reg[1][26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    20.906    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    20.983 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15050, routed)       1.250    22.232    design_1_i/repeater_0/inst/second_level[0].raster_cores[1].raster_inst/raster_core_inst/clk
    SLICE_X42Y12         FDRE                                         r  design_1_i/repeater_0/inst/second_level[0].raster_cores[1].raster_inst/raster_core_inst/lambda_zero_reg[1][26]/C
                         clock pessimism              0.109    22.341    
                         clock uncertainty           -0.302    22.039    
    SLICE_X42Y12         FDRE (Setup_fdre_C_D)        0.101    22.140    design_1_i/repeater_0/inst/second_level[0].raster_cores[1].raster_inst/raster_core_inst/lambda_zero_reg[1][26]
  -------------------------------------------------------------------
                         required time                         22.140    
                         arrival time                         -19.007    
  -------------------------------------------------------------------
                         slack                                  3.132    

Slack (MET) :             3.153ns  (required time - arrival time)
  Source:                 design_1_i/repeater_0/inst/lg_inst/axis_master_inst/o_data_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/repeater_0/inst/second_level[0].raster_cores[1].raster_inst/raster_core_inst/lambda_zero_reg[1][24]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        16.446ns  (logic 1.285ns (7.813%)  route 15.161ns (92.187%))
  Logic Levels:           5  (CARRY4=4 LUT6=1)
  Clock Path Skew:        -0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.232ns = ( 22.232 - 20.000 ) 
    Source Clock Delay      (SCD):    2.540ns
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15050, routed)       1.461     2.540    design_1_i/repeater_0/inst/lg_inst/axis_master_inst/S_AXIS_ACLK
    SLICE_X56Y49         FDRE                                         r  design_1_i/repeater_0/inst/lg_inst/axis_master_inst/o_data_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y49         FDRE (Prop_fdre_C_Q)         0.379     2.919 r  design_1_i/repeater_0/inst/lg_inst/axis_master_inst/o_data_reg[12]/Q
                         net (fo=270, routed)        15.161    18.080    design_1_i/repeater_0/inst/second_level[0].raster_cores[1].raster_inst/raster_core_inst/data[12]
    SLICE_X42Y9          LUT6 (Prop_lut6_I5_O)        0.105    18.185 r  design_1_i/repeater_0/inst/second_level[0].raster_cores[1].raster_inst/raster_core_inst/lambda_zero[1][12]_i_9/O
                         net (fo=1, routed)           0.000    18.185    design_1_i/repeater_0/inst/second_level[0].raster_cores[1].raster_inst/raster_core_inst/lambda_zero[1][12]_i_9_n_0
    SLICE_X42Y9          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423    18.608 r  design_1_i/repeater_0/inst/second_level[0].raster_cores[1].raster_inst/raster_core_inst/lambda_zero_reg[1][12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.608    design_1_i/repeater_0/inst/second_level[0].raster_cores[1].raster_inst/raster_core_inst/lambda_zero_reg[1][12]_i_1_n_0
    SLICE_X42Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    18.708 r  design_1_i/repeater_0/inst/second_level[0].raster_cores[1].raster_inst/raster_core_inst/lambda_zero_reg[1][16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.708    design_1_i/repeater_0/inst/second_level[0].raster_cores[1].raster_inst/raster_core_inst/lambda_zero_reg[1][16]_i_1_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    18.808 r  design_1_i/repeater_0/inst/second_level[0].raster_cores[1].raster_inst/raster_core_inst/lambda_zero_reg[1][20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.808    design_1_i/repeater_0/inst/second_level[0].raster_cores[1].raster_inst/raster_core_inst/lambda_zero_reg[1][20]_i_1_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.178    18.986 r  design_1_i/repeater_0/inst/second_level[0].raster_cores[1].raster_inst/raster_core_inst/lambda_zero_reg[1][24]_i_1/O[0]
                         net (fo=1, routed)           0.000    18.986    design_1_i/repeater_0/inst/second_level[0].raster_cores[1].raster_inst/raster_core_inst/lambda_zero_reg[1][24]_i_1_n_7
    SLICE_X42Y12         FDRE                                         r  design_1_i/repeater_0/inst/second_level[0].raster_cores[1].raster_inst/raster_core_inst/lambda_zero_reg[1][24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    20.906    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    20.983 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15050, routed)       1.250    22.232    design_1_i/repeater_0/inst/second_level[0].raster_cores[1].raster_inst/raster_core_inst/clk
    SLICE_X42Y12         FDRE                                         r  design_1_i/repeater_0/inst/second_level[0].raster_cores[1].raster_inst/raster_core_inst/lambda_zero_reg[1][24]/C
                         clock pessimism              0.109    22.341    
                         clock uncertainty           -0.302    22.039    
    SLICE_X42Y12         FDRE (Setup_fdre_C_D)        0.101    22.140    design_1_i/repeater_0/inst/second_level[0].raster_cores[1].raster_inst/raster_core_inst/lambda_zero_reg[1][24]
  -------------------------------------------------------------------
                         required time                         22.140    
                         arrival time                         -18.986    
  -------------------------------------------------------------------
                         slack                                  3.153    

Slack (MET) :             3.169ns  (required time - arrival time)
  Source:                 design_1_i/repeater_0/inst/lg_inst/axis_master_inst/o_data_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/repeater_0/inst/second_level[0].raster_cores[1].raster_inst/raster_core_inst/lambda_zero_reg[1][23]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        16.430ns  (logic 1.269ns (7.724%)  route 15.161ns (92.276%))
  Logic Levels:           4  (CARRY4=3 LUT6=1)
  Clock Path Skew:        -0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.232ns = ( 22.232 - 20.000 ) 
    Source Clock Delay      (SCD):    2.540ns
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15050, routed)       1.461     2.540    design_1_i/repeater_0/inst/lg_inst/axis_master_inst/S_AXIS_ACLK
    SLICE_X56Y49         FDRE                                         r  design_1_i/repeater_0/inst/lg_inst/axis_master_inst/o_data_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y49         FDRE (Prop_fdre_C_Q)         0.379     2.919 r  design_1_i/repeater_0/inst/lg_inst/axis_master_inst/o_data_reg[12]/Q
                         net (fo=270, routed)        15.161    18.080    design_1_i/repeater_0/inst/second_level[0].raster_cores[1].raster_inst/raster_core_inst/data[12]
    SLICE_X42Y9          LUT6 (Prop_lut6_I5_O)        0.105    18.185 r  design_1_i/repeater_0/inst/second_level[0].raster_cores[1].raster_inst/raster_core_inst/lambda_zero[1][12]_i_9/O
                         net (fo=1, routed)           0.000    18.185    design_1_i/repeater_0/inst/second_level[0].raster_cores[1].raster_inst/raster_core_inst/lambda_zero[1][12]_i_9_n_0
    SLICE_X42Y9          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423    18.608 r  design_1_i/repeater_0/inst/second_level[0].raster_cores[1].raster_inst/raster_core_inst/lambda_zero_reg[1][12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.608    design_1_i/repeater_0/inst/second_level[0].raster_cores[1].raster_inst/raster_core_inst/lambda_zero_reg[1][12]_i_1_n_0
    SLICE_X42Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    18.708 r  design_1_i/repeater_0/inst/second_level[0].raster_cores[1].raster_inst/raster_core_inst/lambda_zero_reg[1][16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.708    design_1_i/repeater_0/inst/second_level[0].raster_cores[1].raster_inst/raster_core_inst/lambda_zero_reg[1][16]_i_1_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.262    18.970 r  design_1_i/repeater_0/inst/second_level[0].raster_cores[1].raster_inst/raster_core_inst/lambda_zero_reg[1][20]_i_1/O[3]
                         net (fo=1, routed)           0.000    18.970    design_1_i/repeater_0/inst/second_level[0].raster_cores[1].raster_inst/raster_core_inst/lambda_zero_reg[1][20]_i_1_n_4
    SLICE_X42Y11         FDRE                                         r  design_1_i/repeater_0/inst/second_level[0].raster_cores[1].raster_inst/raster_core_inst/lambda_zero_reg[1][23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    20.906    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    20.983 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15050, routed)       1.250    22.232    design_1_i/repeater_0/inst/second_level[0].raster_cores[1].raster_inst/raster_core_inst/clk
    SLICE_X42Y11         FDRE                                         r  design_1_i/repeater_0/inst/second_level[0].raster_cores[1].raster_inst/raster_core_inst/lambda_zero_reg[1][23]/C
                         clock pessimism              0.109    22.341    
                         clock uncertainty           -0.302    22.039    
    SLICE_X42Y11         FDRE (Setup_fdre_C_D)        0.101    22.140    design_1_i/repeater_0/inst/second_level[0].raster_cores[1].raster_inst/raster_core_inst/lambda_zero_reg[1][23]
  -------------------------------------------------------------------
                         required time                         22.140    
                         arrival time                         -18.970    
  -------------------------------------------------------------------
                         slack                                  3.169    

Slack (MET) :             3.174ns  (required time - arrival time)
  Source:                 design_1_i/repeater_0/inst/lg_inst/axis_master_inst/o_data_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/repeater_0/inst/second_level[0].raster_cores[1].raster_inst/raster_core_inst/lambda_zero_reg[1][21]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        16.425ns  (logic 1.264ns (7.695%)  route 15.161ns (92.305%))
  Logic Levels:           4  (CARRY4=3 LUT6=1)
  Clock Path Skew:        -0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.232ns = ( 22.232 - 20.000 ) 
    Source Clock Delay      (SCD):    2.540ns
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15050, routed)       1.461     2.540    design_1_i/repeater_0/inst/lg_inst/axis_master_inst/S_AXIS_ACLK
    SLICE_X56Y49         FDRE                                         r  design_1_i/repeater_0/inst/lg_inst/axis_master_inst/o_data_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y49         FDRE (Prop_fdre_C_Q)         0.379     2.919 r  design_1_i/repeater_0/inst/lg_inst/axis_master_inst/o_data_reg[12]/Q
                         net (fo=270, routed)        15.161    18.080    design_1_i/repeater_0/inst/second_level[0].raster_cores[1].raster_inst/raster_core_inst/data[12]
    SLICE_X42Y9          LUT6 (Prop_lut6_I5_O)        0.105    18.185 r  design_1_i/repeater_0/inst/second_level[0].raster_cores[1].raster_inst/raster_core_inst/lambda_zero[1][12]_i_9/O
                         net (fo=1, routed)           0.000    18.185    design_1_i/repeater_0/inst/second_level[0].raster_cores[1].raster_inst/raster_core_inst/lambda_zero[1][12]_i_9_n_0
    SLICE_X42Y9          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423    18.608 r  design_1_i/repeater_0/inst/second_level[0].raster_cores[1].raster_inst/raster_core_inst/lambda_zero_reg[1][12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.608    design_1_i/repeater_0/inst/second_level[0].raster_cores[1].raster_inst/raster_core_inst/lambda_zero_reg[1][12]_i_1_n_0
    SLICE_X42Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    18.708 r  design_1_i/repeater_0/inst/second_level[0].raster_cores[1].raster_inst/raster_core_inst/lambda_zero_reg[1][16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.708    design_1_i/repeater_0/inst/second_level[0].raster_cores[1].raster_inst/raster_core_inst/lambda_zero_reg[1][16]_i_1_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.257    18.965 r  design_1_i/repeater_0/inst/second_level[0].raster_cores[1].raster_inst/raster_core_inst/lambda_zero_reg[1][20]_i_1/O[1]
                         net (fo=1, routed)           0.000    18.965    design_1_i/repeater_0/inst/second_level[0].raster_cores[1].raster_inst/raster_core_inst/lambda_zero_reg[1][20]_i_1_n_6
    SLICE_X42Y11         FDRE                                         r  design_1_i/repeater_0/inst/second_level[0].raster_cores[1].raster_inst/raster_core_inst/lambda_zero_reg[1][21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    20.906    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    20.983 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15050, routed)       1.250    22.232    design_1_i/repeater_0/inst/second_level[0].raster_cores[1].raster_inst/raster_core_inst/clk
    SLICE_X42Y11         FDRE                                         r  design_1_i/repeater_0/inst/second_level[0].raster_cores[1].raster_inst/raster_core_inst/lambda_zero_reg[1][21]/C
                         clock pessimism              0.109    22.341    
                         clock uncertainty           -0.302    22.039    
    SLICE_X42Y11         FDRE (Setup_fdre_C_D)        0.101    22.140    design_1_i/repeater_0/inst/second_level[0].raster_cores[1].raster_inst/raster_core_inst/lambda_zero_reg[1][21]
  -------------------------------------------------------------------
                         required time                         22.140    
                         arrival time                         -18.965    
  -------------------------------------------------------------------
                         slack                                  3.174    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 design_1_i/smartconnect_0/inst/switchboards/r_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][48]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_48_53/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.192ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15050, routed)       0.559     0.895    design_1_i/smartconnect_0/inst/switchboards/r_switchboard/inst/gen_mi[0].inst_opipe_payld/aclk
    SLICE_X35Y50         FDRE                                         r  design_1_i/smartconnect_0/inst/switchboards/r_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][48]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y50         FDRE (Prop_fdre_C_Q)         0.141     1.036 r  design_1_i/smartconnect_0/inst/switchboards/r_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][48]/Q
                         net (fo=1, routed)           0.055     1.091    design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_48_53/DIA0
    SLICE_X34Y50         RAMD32                                       r  design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_48_53/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15050, routed)       0.826     1.192    design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_48_53/WCLK
    SLICE_X34Y50         RAMD32                                       r  design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_48_53/RAMA/CLK
                         clock pessimism             -0.284     0.908    
    SLICE_X34Y50         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.055    design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_48_53/RAMA
  -------------------------------------------------------------------
                         required time                         -1.055    
                         arrival time                           1.091    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 design_1_i/smartconnect_0/inst/switchboards/r_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][78]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_78_83/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.197ns
    Source Clock Delay      (SCD):    0.901ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15050, routed)       0.565     0.901    design_1_i/smartconnect_0/inst/switchboards/r_switchboard/inst/gen_mi[0].inst_opipe_payld/aclk
    SLICE_X35Y49         FDRE                                         r  design_1_i/smartconnect_0/inst/switchboards/r_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][78]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y49         FDRE (Prop_fdre_C_Q)         0.141     1.042 r  design_1_i/smartconnect_0/inst/switchboards/r_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][78]/Q
                         net (fo=1, routed)           0.055     1.097    design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_78_83/DIA0
    SLICE_X34Y49         RAMD32                                       r  design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_78_83/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15050, routed)       0.831     1.197    design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_78_83/WCLK
    SLICE_X34Y49         RAMD32                                       r  design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_78_83/RAMA/CLK
                         clock pessimism             -0.283     0.914    
    SLICE_X34Y49         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.061    design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_78_83/RAMA
  -------------------------------------------------------------------
                         required time                         -1.061    
                         arrival time                           1.097    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 design_1_i/smartconnect_0/inst/switchboards/r_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][84]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_84_89/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15050, routed)       0.564     0.900    design_1_i/smartconnect_0/inst/switchboards/r_switchboard/inst/gen_mi[0].inst_opipe_payld/aclk
    SLICE_X35Y46         FDRE                                         r  design_1_i/smartconnect_0/inst/switchboards/r_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][84]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.141     1.041 r  design_1_i/smartconnect_0/inst/switchboards/r_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][84]/Q
                         net (fo=1, routed)           0.055     1.096    design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_84_89/DIA0
    SLICE_X34Y46         RAMD32                                       r  design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_84_89/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15050, routed)       0.830     1.196    design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_84_89/WCLK
    SLICE_X34Y46         RAMD32                                       r  design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_84_89/RAMA/CLK
                         clock pessimism             -0.283     0.913    
    SLICE_X34Y46         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.059    design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_84_89/RAMA
  -------------------------------------------------------------------
                         required time                         -1.060    
                         arrival time                           1.096    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 design_1_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum_reg[bytes][2][userdata][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_36_41/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15050, routed)       0.557     0.893    design_1_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/aclk
    SLICE_X43Y51         FDRE                                         r  design_1_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum_reg[bytes][2][userdata][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y51         FDRE (Prop_fdre_C_Q)         0.141     1.034 r  design_1_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum_reg[bytes][2][userdata][1]/Q
                         net (fo=1, routed)           0.055     1.089    design_1_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_36_41/DIA0
    SLICE_X42Y51         RAMD32                                       r  design_1_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_36_41/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15050, routed)       0.825     1.191    design_1_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_36_41/WCLK
    SLICE_X42Y51         RAMD32                                       r  design_1_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_36_41/RAMA/CLK
                         clock pessimism             -0.285     0.906    
    SLICE_X42Y51         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.053    design_1_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_36_41/RAMA
  -------------------------------------------------------------------
                         required time                         -1.053    
                         arrival time                           1.089    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 design_1_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum_reg[bytes][3][userdata][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_48_53/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15050, routed)       0.557     0.893    design_1_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/aclk
    SLICE_X47Y51         FDRE                                         r  design_1_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum_reg[bytes][3][userdata][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y51         FDRE (Prop_fdre_C_Q)         0.141     1.034 r  design_1_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum_reg[bytes][3][userdata][4]/Q
                         net (fo=1, routed)           0.055     1.089    design_1_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_48_53/DIA0
    SLICE_X46Y51         RAMD32                                       r  design_1_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_48_53/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15050, routed)       0.825     1.191    design_1_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_48_53/WCLK
    SLICE_X46Y51         RAMD32                                       r  design_1_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_48_53/RAMA/CLK
                         clock pessimism             -0.285     0.906    
    SLICE_X46Y51         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.053    design_1_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_48_53/RAMA
  -------------------------------------------------------------------
                         required time                         -1.053    
                         arrival time                           1.089    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 design_1_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum_reg[bytes][5][userdata][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_66_71/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15050, routed)       0.557     0.893    design_1_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/aclk
    SLICE_X47Y50         FDRE                                         r  design_1_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum_reg[bytes][5][userdata][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y50         FDRE (Prop_fdre_C_Q)         0.141     1.034 r  design_1_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum_reg[bytes][5][userdata][4]/Q
                         net (fo=1, routed)           0.055     1.089    design_1_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_66_71/DIA0
    SLICE_X46Y50         RAMD32                                       r  design_1_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_66_71/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15050, routed)       0.825     1.191    design_1_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_66_71/WCLK
    SLICE_X46Y50         RAMD32                                       r  design_1_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_66_71/RAMA/CLK
                         clock pessimism             -0.285     0.906    
    SLICE_X46Y50         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.053    design_1_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_66_71/RAMA
  -------------------------------------------------------------------
                         required time                         -1.053    
                         arrival time                           1.089    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/sig_byte_cntr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.207ns  (logic 0.141ns (68.208%)  route 0.066ns (31.792%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.203ns
    Source Clock Delay      (SCD):    0.906ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15050, routed)       0.570     0.906    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/primary_aclk
    SLICE_X55Y82         FDRE                                         r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/sig_byte_cntr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y82         FDRE (Prop_fdre_C_Q)         0.141     1.047 r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/sig_byte_cntr_reg[0]/Q
                         net (fo=2, routed)           0.066     1.112    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/DIA0
    SLICE_X54Y82         RAMD32                                       r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15050, routed)       0.837     1.203    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/WCLK
    SLICE_X54Y82         RAMD32                                       r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA/CLK
                         clock pessimism             -0.284     0.919    
    SLICE_X54Y82         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.066    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -1.066    
                         arrival time                           1.112    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 design_1_i/repeater_0/inst/second_level[6].raster_cores[2].raster_inst/raster_core_inst/z_zero_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/repeater_0/inst/second_level[6].raster_cores[2].raster_inst/zbuffer_ram/ram_reg/DIADI[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.141ns (49.969%)  route 0.141ns (50.031%))
  Logic Levels:           0  
  Clock Path Skew:        0.073ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.274ns
    Source Clock Delay      (SCD):    0.937ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15050, routed)       0.601     0.937    design_1_i/repeater_0/inst/second_level[6].raster_cores[2].raster_inst/raster_core_inst/clk
    SLICE_X93Y66         FDRE                                         r  design_1_i/repeater_0/inst/second_level[6].raster_cores[2].raster_inst/raster_core_inst/z_zero_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y66         FDRE (Prop_fdre_C_Q)         0.141     1.078 r  design_1_i/repeater_0/inst/second_level[6].raster_cores[2].raster_inst/raster_core_inst/z_zero_reg[5]/Q
                         net (fo=5, routed)           0.141     1.219    design_1_i/repeater_0/inst/second_level[6].raster_cores[2].raster_inst/zbuffer_ram/dina[5]
    RAMB18_X4Y26         RAMB18E1                                     r  design_1_i/repeater_0/inst/second_level[6].raster_cores[2].raster_inst/zbuffer_ram/ram_reg/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15050, routed)       0.908     1.274    design_1_i/repeater_0/inst/second_level[6].raster_cores[2].raster_inst/zbuffer_ram/clk
    RAMB18_X4Y26         RAMB18E1                                     r  design_1_i/repeater_0/inst/second_level[6].raster_cores[2].raster_inst/zbuffer_ram/ram_reg/CLKBWRCLK
                         clock pessimism             -0.264     1.009    
    RAMB18_X4Y26         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIADI[5])
                                                      0.155     1.164    design_1_i/repeater_0/inst/second_level[6].raster_cores[2].raster_inst/zbuffer_ram/ram_reg
  -------------------------------------------------------------------
                         required time                         -1.164    
                         arrival time                           1.219    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 design_1_i/repeater_0/inst/second_level[1].raster_cores[1].raster_inst/raster_core_inst/header_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/repeater_0/inst/second_level[1].raster_cores[1].raster_inst/zbuffer_ram/ram_reg/DIBDI[4]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.164ns (61.345%)  route 0.103ns (38.655%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.284ns
    Source Clock Delay      (SCD):    0.944ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15050, routed)       0.608     0.944    design_1_i/repeater_0/inst/second_level[1].raster_cores[1].raster_inst/raster_core_inst/clk
    SLICE_X90Y14         FDRE                                         r  design_1_i/repeater_0/inst/second_level[1].raster_cores[1].raster_inst/raster_core_inst/header_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y14         FDRE (Prop_fdre_C_Q)         0.164     1.108 r  design_1_i/repeater_0/inst/second_level[1].raster_cores[1].raster_inst/raster_core_inst/header_reg[24]/Q
                         net (fo=1, routed)           0.103     1.211    design_1_i/repeater_0/inst/second_level[1].raster_cores[1].raster_inst/zbuffer_ram/dina[20]
    RAMB18_X4Y5          RAMB18E1                                     r  design_1_i/repeater_0/inst/second_level[1].raster_cores[1].raster_inst/zbuffer_ram/ram_reg/DIBDI[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15050, routed)       0.918     1.284    design_1_i/repeater_0/inst/second_level[1].raster_cores[1].raster_inst/zbuffer_ram/clk
    RAMB18_X4Y5          RAMB18E1                                     r  design_1_i/repeater_0/inst/second_level[1].raster_cores[1].raster_inst/zbuffer_ram/ram_reg/CLKBWRCLK
                         clock pessimism             -0.283     1.000    
    RAMB18_X4Y5          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[4])
                                                      0.155     1.155    design_1_i/repeater_0/inst/second_level[1].raster_cores[1].raster_inst/zbuffer_ram/ram_reg
  -------------------------------------------------------------------
                         required time                         -1.155    
                         arrival time                           1.211    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 design_1_i/repeater_0/inst/second_level[1].raster_cores[3].raster_inst/raster_core_inst/z_zero_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/repeater_0/inst/second_level[1].raster_cores[3].raster_inst/zbuffer_ram/ram_reg/DIADI[12]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.141ns (53.332%)  route 0.123ns (46.668%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.274ns
    Source Clock Delay      (SCD):    0.938ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15050, routed)       0.602     0.938    design_1_i/repeater_0/inst/second_level[1].raster_cores[3].raster_inst/raster_core_inst/clk
    SLICE_X91Y22         FDRE                                         r  design_1_i/repeater_0/inst/second_level[1].raster_cores[3].raster_inst/raster_core_inst/z_zero_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y22         FDRE (Prop_fdre_C_Q)         0.141     1.079 r  design_1_i/repeater_0/inst/second_level[1].raster_cores[3].raster_inst/raster_core_inst/z_zero_reg[12]/Q
                         net (fo=5, routed)           0.123     1.202    design_1_i/repeater_0/inst/second_level[1].raster_cores[3].raster_inst/zbuffer_ram/dina[12]
    RAMB18_X4Y8          RAMB18E1                                     r  design_1_i/repeater_0/inst/second_level[1].raster_cores[3].raster_inst/zbuffer_ram/ram_reg/DIADI[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15050, routed)       0.908     1.274    design_1_i/repeater_0/inst/second_level[1].raster_cores[3].raster_inst/zbuffer_ram/clk
    RAMB18_X4Y8          RAMB18E1                                     r  design_1_i/repeater_0/inst/second_level[1].raster_cores[3].raster_inst/zbuffer_ram/ram_reg/CLKBWRCLK
                         clock pessimism             -0.283     0.990    
    RAMB18_X4Y8          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIADI[12])
                                                      0.155     1.145    design_1_i/repeater_0/inst/second_level[1].raster_cores[3].raster_inst/zbuffer_ram/ram_reg
  -------------------------------------------------------------------
                         required time                         -1.145    
                         arrival time                           1.202    
  -------------------------------------------------------------------
                         slack                                  0.057    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.472         20.000      17.528     RAMB18_X2Y2   design_1_i/repeater_0/inst/second_level[0].raster_cores[1].raster_inst/zbuffer_ram/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.472         20.000      17.528     RAMB18_X2Y2   design_1_i/repeater_0/inst/second_level[0].raster_cores[1].raster_inst/zbuffer_ram/ram_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.472         20.000      17.528     RAMB18_X2Y0   design_1_i/repeater_0/inst/second_level[0].raster_cores[3].raster_inst/zbuffer_ram/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.472         20.000      17.528     RAMB18_X2Y0   design_1_i/repeater_0/inst/second_level[0].raster_cores[3].raster_inst/zbuffer_ram/ram_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.472         20.000      17.528     RAMB18_X4Y5   design_1_i/repeater_0/inst/second_level[1].raster_cores[1].raster_inst/zbuffer_ram/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.472         20.000      17.528     RAMB18_X4Y5   design_1_i/repeater_0/inst/second_level[1].raster_cores[1].raster_inst/zbuffer_ram/ram_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.472         20.000      17.528     RAMB18_X4Y8   design_1_i/repeater_0/inst/second_level[1].raster_cores[3].raster_inst/zbuffer_ram/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.472         20.000      17.528     RAMB18_X4Y8   design_1_i/repeater_0/inst/second_level[1].raster_cores[3].raster_inst/zbuffer_ram/ram_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.472         20.000      17.528     RAMB18_X1Y6   design_1_i/repeater_0/inst/second_level[2].raster_cores[1].raster_inst/zbuffer_ram/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.472         20.000      17.528     RAMB18_X1Y6   design_1_i/repeater_0/inst/second_level[2].raster_cores[1].raster_inst/zbuffer_ram/ram_reg/CLKBWRCLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         10.000      8.870      SLICE_X30Y63  design_1_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         10.000      8.870      SLICE_X30Y63  design_1_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         10.000      8.870      SLICE_X30Y63  design_1_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         10.000      8.870      SLICE_X30Y63  design_1_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         10.000      8.870      SLICE_X30Y63  design_1_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         10.000      8.870      SLICE_X30Y63  design_1_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.130         10.000      8.870      SLICE_X30Y63  design_1_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.130         10.000      8.870      SLICE_X30Y63  design_1_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMD_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         10.000      8.870      SLICE_X26Y62  design_1_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         10.000      8.870      SLICE_X26Y62  design_1_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         10.000      8.870      SLICE_X26Y62  design_1_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         10.000      8.870      SLICE_X26Y62  design_1_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         10.000      8.870      SLICE_X26Y62  design_1_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         10.000      8.870      SLICE_X26Y62  design_1_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         10.000      8.870      SLICE_X26Y62  design_1_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         10.000      8.870      SLICE_X26Y62  design_1_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.130         10.000      8.870      SLICE_X26Y62  design_1_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.130         10.000      8.870      SLICE_X26Y62  design_1_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         10.000      8.870      SLICE_X30Y64  design_1_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_114_119/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         10.000      8.870      SLICE_X30Y64  design_1_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_114_119/RAMA_D1/CLK



