

================================================================
== Vitis HLS Report for 'Loop_VITIS_LOOP_74_3_proc40_Pipeline_VITIS_LOOP_74_3_VITIS_LOOP_75_4'
================================================================
* Date:           Thu May 16 18:02:20 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        alveo_hls4ml
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu55c-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  2.920 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     4675|     4675|  18.700 us|  18.700 us|  4675|  4675|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |             Loop Name             |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_74_3_VITIS_LOOP_75_4  |     4673|     4673|         3|          1|          1|  4672|       yes|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%shiftreg568 = alloca i32 1"   --->   Operation 6 'alloca' 'shiftreg568' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%i1 = alloca i32 1"   --->   Operation 7 'alloca' 'i1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 8 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%sext_ln74_read = read i58 @_ssdm_op_Read.ap_auto.i58, i58 %sext_ln74"   --->   Operation 9 'read' 'sext_ln74_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%sext_ln74_cast = sext i58 %sext_ln74_read"   --->   Operation 10 'sext' 'sext_ln74_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %gmem1, void @empty_20, i32 0, i32 0, void @empty_14, i32 64, i32 0, void @empty_13, void @empty_18, void @empty_14, i32 16, i32 16, i32 16, i32 16, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_stream2_0, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_stream2_1, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_stream2_2, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_stream2_3, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_stream2_4, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 16 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_stream2_5, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 17 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_stream2_6, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 18 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_stream2_7, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 19 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_stream2_8, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 20 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_stream2_9, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 21 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_stream2_10, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 22 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_stream2_11, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 23 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_stream2_12, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 24 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_stream2_13, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 25 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_stream2_14, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 26 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_stream2_15, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 27 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_stream2_16, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 28 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_stream2_17, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 29 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_stream2_18, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 30 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_stream2_19, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 31 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_stream2_20, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 32 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_stream2_21, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 33 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_stream2_22, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 34 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_stream2_23, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 35 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_stream2_24, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 36 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_stream2_25, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 37 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_stream2_26, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 38 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_stream2_27, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 39 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_stream2_28, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 40 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_stream2_29, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 41 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_stream2_30, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 42 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_stream2_31, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 43 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_stream2_32, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 44 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_stream2_33, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 45 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_stream2_34, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 46 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_stream2_35, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 47 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_stream2_36, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 48 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_stream2_37, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 49 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_stream2_38, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 50 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_stream2_39, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 51 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_stream2_40, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 52 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_stream2_41, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 53 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_stream2_42, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 54 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_stream2_43, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 55 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_stream2_44, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 56 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_stream2_45, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 57 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_stream2_46, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 58 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_stream2_47, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 59 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_stream2_48, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 60 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_stream2_49, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 61 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_stream2_50, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 62 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_stream2_51, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 63 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_stream2_52, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 64 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_stream2_53, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 65 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_stream2_54, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 66 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_stream2_55, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 67 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_stream2_56, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 68 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_stream2_57, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 69 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_stream2_58, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 70 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_stream2_59, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 71 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_stream2_60, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 72 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_stream2_61, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 73 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_stream2_62, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 74 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_stream2_63, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 75 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.38ns)   --->   "%store_ln0 = store i13 0, i13 %indvar_flatten"   --->   Operation 76 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 77 [1/1] (0.38ns)   --->   "%store_ln0 = store i7 0, i7 %i1"   --->   Operation 77 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 78 [1/1] (0.38ns)   --->   "%store_ln0 = store i496 0, i496 %shiftreg568"   --->   Operation 78 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc42"   --->   Operation 79 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i13 %indvar_flatten" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:74]   --->   Operation 80 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.64ns)   --->   "%icmp_ln74 = icmp_eq  i13 %indvar_flatten_load, i13 4672" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:74]   --->   Operation 81 'icmp' 'icmp_ln74' <Predicate = true> <Delay = 0.64> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.64> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 82 [1/1] (0.75ns)   --->   "%add_ln74 = add i13 %indvar_flatten_load, i13 1" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:74]   --->   Operation 82 'add' 'add_ln74' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%br_ln74 = br i1 %icmp_ln74, void %for.inc45, void %for.end47.exitStub.exitStub" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:74]   --->   Operation 83 'br' 'br_ln74' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%i1_load = load i7 %i1" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:75]   --->   Operation 84 'load' 'i1_load' <Predicate = (!icmp_ln74)> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.59ns)   --->   "%icmp_ln75 = icmp_eq  i7 %i1_load, i7 64" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:75]   --->   Operation 85 'icmp' 'icmp_ln75' <Predicate = (!icmp_ln74)> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 86 [1/1] (0.30ns)   --->   "%select_ln74 = select i1 %icmp_ln75, i7 0, i7 %i1_load" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:74]   --->   Operation 86 'select' 'select_ln74' <Predicate = (!icmp_ln74)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%trunc_ln75 = trunc i7 %select_ln74" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:75]   --->   Operation 87 'trunc' 'trunc_ln75' <Predicate = (!icmp_ln74)> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (0.63ns)   --->   "%icmp_ln77 = icmp_eq  i5 %trunc_ln75, i5 0" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:77]   --->   Operation 88 'icmp' 'icmp_ln77' <Predicate = (!icmp_ln74)> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%trunc_ln78 = trunc i7 %select_ln74" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:78]   --->   Operation 89 'trunc' 'trunc_ln78' <Predicate = (!icmp_ln74)> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (0.34ns)   --->   "%switch_ln78 = switch i6 %trunc_ln78, void %V.i29.case.63, i6 0, void %V.i29.case.0, i6 1, void %V.i29.case.1, i6 2, void %V.i29.case.2, i6 3, void %V.i29.case.3, i6 4, void %V.i29.case.4, i6 5, void %V.i29.case.5, i6 6, void %V.i29.case.6, i6 7, void %V.i29.case.7, i6 8, void %V.i29.case.8, i6 9, void %V.i29.case.9, i6 10, void %V.i29.case.10, i6 11, void %V.i29.case.11, i6 12, void %V.i29.case.12, i6 13, void %V.i29.case.13, i6 14, void %V.i29.case.14, i6 15, void %V.i29.case.15, i6 16, void %V.i29.case.16, i6 17, void %V.i29.case.17, i6 18, void %V.i29.case.18, i6 19, void %V.i29.case.19, i6 20, void %V.i29.case.20, i6 21, void %V.i29.case.21, i6 22, void %V.i29.case.22, i6 23, void %V.i29.case.23, i6 24, void %V.i29.case.24, i6 25, void %V.i29.case.25, i6 26, void %V.i29.case.26, i6 27, void %V.i29.case.27, i6 28, void %V.i29.case.28, i6 29, void %V.i29.case.29, i6 30, void %V.i29.case.30, i6 31, void %V.i29.case.31, i6 32, void %V.i29.case.32, i6 33, void %V.i29.case.33, i6 34, void %V.i29.case.34, i6 35, void %V.i29.case.35, i6 36, void %V.i29.case.36, i6 37, void %V.i29.case.37, i6 38, void %V.i29.case.38, i6 39, void %V.i29.case.39, i6 40, void %V.i29.case.40, i6 41, void %V.i29.case.41, i6 42, void %V.i29.case.42, i6 43, void %V.i29.case.43, i6 44, void %V.i29.case.44, i6 45, void %V.i29.case.45, i6 46, void %V.i29.case.46, i6 47, void %V.i29.case.47, i6 48, void %V.i29.case.48, i6 49, void %V.i29.case.49, i6 50, void %V.i29.case.50, i6 51, void %V.i29.case.51, i6 52, void %V.i29.case.52, i6 53, void %V.i29.case.53, i6 54, void %V.i29.case.54, i6 55, void %V.i29.case.55, i6 56, void %V.i29.case.56, i6 57, void %V.i29.case.57, i6 58, void %V.i29.case.58, i6 59, void %V.i29.case.59, i6 60, void %V.i29.case.60, i6 61, void %V.i29.case.61, i6 62, void %V.i29.case.62" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:78]   --->   Operation 90 'switch' 'switch_ln78' <Predicate = (!icmp_ln74)> <Delay = 0.34>
ST_1 : Operation 91 [1/1] (0.70ns)   --->   "%add_ln75 = add i7 %select_ln74, i7 1" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:75]   --->   Operation 91 'add' 'add_ln75' <Predicate = (!icmp_ln74)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 92 [1/1] (0.38ns)   --->   "%store_ln75 = store i13 %add_ln74, i13 %indvar_flatten" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:75]   --->   Operation 92 'store' 'store_ln75' <Predicate = (!icmp_ln74)> <Delay = 0.38>
ST_1 : Operation 93 [1/1] (0.38ns)   --->   "%store_ln75 = store i7 %add_ln75, i7 %i1" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:75]   --->   Operation 93 'store' 'store_ln75' <Predicate = (!icmp_ln74)> <Delay = 0.38>

State 2 <SV = 1> <Delay = 2.92>
ST_2 : Operation 94 [1/1] (0.00ns)   --->   "%gmem1_addr = getelementptr i512 %gmem1, i64 %sext_ln74_cast" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:74]   --->   Operation 94 'getelementptr' 'gmem1_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 95 [1/1] (2.92ns)   --->   "%gmem1_addr_read = read i512 @_ssdm_op_Read.m_axi.p1i512, i512 %gmem1_addr" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:77]   --->   Operation 95 'read' 'gmem1_addr_read' <Predicate = (!icmp_ln74 & icmp_ln77)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_2 : Operation 238 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 238 'ret' 'ret_ln0' <Predicate = (icmp_ln74)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 2.00>
ST_3 : Operation 96 [1/1] (0.00ns)   --->   "%shiftreg568_load = load i496 %shiftreg568" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:74]   --->   Operation 96 'load' 'shiftreg568_load' <Predicate = (!icmp_ln74 & !icmp_ln75)> <Delay = 0.00>
ST_3 : Operation 97 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_74_3_VITIS_LOOP_75_4_str"   --->   Operation 97 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln74)> <Delay = 0.00>
ST_3 : Operation 98 [1/1] (0.00ns)   --->   "%empty_3042 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4672, i64 4672, i64 4672"   --->   Operation 98 'speclooptripcount' 'empty_3042' <Predicate = (!icmp_ln74)> <Delay = 0.00>
ST_3 : Operation 99 [1/1] (0.55ns)   --->   "%select_ln74_1 = select i1 %icmp_ln75, i496 0, i496 %shiftreg568_load" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:74]   --->   Operation 99 'select' 'select_ln74_1' <Predicate = (!icmp_ln74)> <Delay = 0.55> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.55> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 100 [1/1] (0.00ns)   --->   "%zext_ln75 = zext i496 %select_ln74_1" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:75]   --->   Operation 100 'zext' 'zext_ln75' <Predicate = (!icmp_ln74)> <Delay = 0.00>
ST_3 : Operation 101 [1/1] (0.00ns)   --->   "%specpipeline_ln76 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_14" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:76]   --->   Operation 101 'specpipeline' 'specpipeline_ln76' <Predicate = (!icmp_ln74)> <Delay = 0.00>
ST_3 : Operation 102 [1/1] (0.00ns)   --->   "%specloopname_ln75 = specloopname void @_ssdm_op_SpecLoopName, void @empty_19" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:75]   --->   Operation 102 'specloopname' 'specloopname_ln75' <Predicate = (!icmp_ln74)> <Delay = 0.00>
ST_3 : Operation 103 [1/1] (0.38ns)   --->   "%br_ln77 = br i1 %icmp_ln77, void %for.inc42.split._crit_edge, void" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:77]   --->   Operation 103 'br' 'br_ln77' <Predicate = (!icmp_ln74)> <Delay = 0.38>
ST_3 : Operation 104 [1/1] (0.38ns)   --->   "%br_ln77 = br void %for.inc42.split._crit_edge" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:77]   --->   Operation 104 'br' 'br_ln77' <Predicate = (!icmp_ln74 & icmp_ln77)> <Delay = 0.38>
ST_3 : Operation 105 [1/1] (0.00ns)   --->   "%empty = phi i512 %gmem1_addr_read, void, i512 %zext_ln75, void %for.inc45" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:77]   --->   Operation 105 'phi' 'empty' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 106 [1/1] (0.00ns)   --->   "%trunc_ln77 = trunc i512 %empty" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:77]   --->   Operation 106 'trunc' 'trunc_ln77' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 107 [1/1] (0.00ns)   --->   "%trunc_ln78_1 = partselect i496 @_ssdm_op_PartSelect.i496.i512.i32.i32, i512 %empty, i32 16, i32 511" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:78]   --->   Operation 107 'partselect' 'trunc_ln78_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 108 [1/1] (1.05ns)   --->   "%write_ln78 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %in_stream2_62, i16 %trunc_ln77" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:78]   --->   Operation 108 'write' 'write_ln78' <Predicate = (trunc_ln78 == 62)> <Delay = 1.05> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.05> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 73> <FIFO>
ST_3 : Operation 109 [1/1] (0.00ns)   --->   "%br_ln78 = br void %V.i29.exit" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:78]   --->   Operation 109 'br' 'br_ln78' <Predicate = (trunc_ln78 == 62)> <Delay = 0.00>
ST_3 : Operation 110 [1/1] (1.05ns)   --->   "%write_ln78 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %in_stream2_61, i16 %trunc_ln77" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:78]   --->   Operation 110 'write' 'write_ln78' <Predicate = (trunc_ln78 == 61)> <Delay = 1.05> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.05> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 73> <FIFO>
ST_3 : Operation 111 [1/1] (0.00ns)   --->   "%br_ln78 = br void %V.i29.exit" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:78]   --->   Operation 111 'br' 'br_ln78' <Predicate = (trunc_ln78 == 61)> <Delay = 0.00>
ST_3 : Operation 112 [1/1] (1.05ns)   --->   "%write_ln78 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %in_stream2_60, i16 %trunc_ln77" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:78]   --->   Operation 112 'write' 'write_ln78' <Predicate = (trunc_ln78 == 60)> <Delay = 1.05> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.05> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 73> <FIFO>
ST_3 : Operation 113 [1/1] (0.00ns)   --->   "%br_ln78 = br void %V.i29.exit" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:78]   --->   Operation 113 'br' 'br_ln78' <Predicate = (trunc_ln78 == 60)> <Delay = 0.00>
ST_3 : Operation 114 [1/1] (1.05ns)   --->   "%write_ln78 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %in_stream2_59, i16 %trunc_ln77" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:78]   --->   Operation 114 'write' 'write_ln78' <Predicate = (trunc_ln78 == 59)> <Delay = 1.05> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.05> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 73> <FIFO>
ST_3 : Operation 115 [1/1] (0.00ns)   --->   "%br_ln78 = br void %V.i29.exit" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:78]   --->   Operation 115 'br' 'br_ln78' <Predicate = (trunc_ln78 == 59)> <Delay = 0.00>
ST_3 : Operation 116 [1/1] (1.05ns)   --->   "%write_ln78 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %in_stream2_58, i16 %trunc_ln77" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:78]   --->   Operation 116 'write' 'write_ln78' <Predicate = (trunc_ln78 == 58)> <Delay = 1.05> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.05> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 73> <FIFO>
ST_3 : Operation 117 [1/1] (0.00ns)   --->   "%br_ln78 = br void %V.i29.exit" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:78]   --->   Operation 117 'br' 'br_ln78' <Predicate = (trunc_ln78 == 58)> <Delay = 0.00>
ST_3 : Operation 118 [1/1] (1.05ns)   --->   "%write_ln78 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %in_stream2_57, i16 %trunc_ln77" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:78]   --->   Operation 118 'write' 'write_ln78' <Predicate = (trunc_ln78 == 57)> <Delay = 1.05> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.05> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 73> <FIFO>
ST_3 : Operation 119 [1/1] (0.00ns)   --->   "%br_ln78 = br void %V.i29.exit" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:78]   --->   Operation 119 'br' 'br_ln78' <Predicate = (trunc_ln78 == 57)> <Delay = 0.00>
ST_3 : Operation 120 [1/1] (1.05ns)   --->   "%write_ln78 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %in_stream2_56, i16 %trunc_ln77" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:78]   --->   Operation 120 'write' 'write_ln78' <Predicate = (trunc_ln78 == 56)> <Delay = 1.05> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.05> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 73> <FIFO>
ST_3 : Operation 121 [1/1] (0.00ns)   --->   "%br_ln78 = br void %V.i29.exit" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:78]   --->   Operation 121 'br' 'br_ln78' <Predicate = (trunc_ln78 == 56)> <Delay = 0.00>
ST_3 : Operation 122 [1/1] (1.05ns)   --->   "%write_ln78 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %in_stream2_55, i16 %trunc_ln77" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:78]   --->   Operation 122 'write' 'write_ln78' <Predicate = (trunc_ln78 == 55)> <Delay = 1.05> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.05> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 73> <FIFO>
ST_3 : Operation 123 [1/1] (0.00ns)   --->   "%br_ln78 = br void %V.i29.exit" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:78]   --->   Operation 123 'br' 'br_ln78' <Predicate = (trunc_ln78 == 55)> <Delay = 0.00>
ST_3 : Operation 124 [1/1] (1.05ns)   --->   "%write_ln78 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %in_stream2_54, i16 %trunc_ln77" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:78]   --->   Operation 124 'write' 'write_ln78' <Predicate = (trunc_ln78 == 54)> <Delay = 1.05> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.05> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 73> <FIFO>
ST_3 : Operation 125 [1/1] (0.00ns)   --->   "%br_ln78 = br void %V.i29.exit" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:78]   --->   Operation 125 'br' 'br_ln78' <Predicate = (trunc_ln78 == 54)> <Delay = 0.00>
ST_3 : Operation 126 [1/1] (1.05ns)   --->   "%write_ln78 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %in_stream2_53, i16 %trunc_ln77" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:78]   --->   Operation 126 'write' 'write_ln78' <Predicate = (trunc_ln78 == 53)> <Delay = 1.05> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.05> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 73> <FIFO>
ST_3 : Operation 127 [1/1] (0.00ns)   --->   "%br_ln78 = br void %V.i29.exit" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:78]   --->   Operation 127 'br' 'br_ln78' <Predicate = (trunc_ln78 == 53)> <Delay = 0.00>
ST_3 : Operation 128 [1/1] (1.05ns)   --->   "%write_ln78 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %in_stream2_52, i16 %trunc_ln77" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:78]   --->   Operation 128 'write' 'write_ln78' <Predicate = (trunc_ln78 == 52)> <Delay = 1.05> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.05> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 73> <FIFO>
ST_3 : Operation 129 [1/1] (0.00ns)   --->   "%br_ln78 = br void %V.i29.exit" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:78]   --->   Operation 129 'br' 'br_ln78' <Predicate = (trunc_ln78 == 52)> <Delay = 0.00>
ST_3 : Operation 130 [1/1] (1.05ns)   --->   "%write_ln78 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %in_stream2_51, i16 %trunc_ln77" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:78]   --->   Operation 130 'write' 'write_ln78' <Predicate = (trunc_ln78 == 51)> <Delay = 1.05> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.05> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 73> <FIFO>
ST_3 : Operation 131 [1/1] (0.00ns)   --->   "%br_ln78 = br void %V.i29.exit" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:78]   --->   Operation 131 'br' 'br_ln78' <Predicate = (trunc_ln78 == 51)> <Delay = 0.00>
ST_3 : Operation 132 [1/1] (1.05ns)   --->   "%write_ln78 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %in_stream2_50, i16 %trunc_ln77" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:78]   --->   Operation 132 'write' 'write_ln78' <Predicate = (trunc_ln78 == 50)> <Delay = 1.05> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.05> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 73> <FIFO>
ST_3 : Operation 133 [1/1] (0.00ns)   --->   "%br_ln78 = br void %V.i29.exit" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:78]   --->   Operation 133 'br' 'br_ln78' <Predicate = (trunc_ln78 == 50)> <Delay = 0.00>
ST_3 : Operation 134 [1/1] (1.05ns)   --->   "%write_ln78 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %in_stream2_49, i16 %trunc_ln77" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:78]   --->   Operation 134 'write' 'write_ln78' <Predicate = (trunc_ln78 == 49)> <Delay = 1.05> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.05> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 73> <FIFO>
ST_3 : Operation 135 [1/1] (0.00ns)   --->   "%br_ln78 = br void %V.i29.exit" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:78]   --->   Operation 135 'br' 'br_ln78' <Predicate = (trunc_ln78 == 49)> <Delay = 0.00>
ST_3 : Operation 136 [1/1] (1.05ns)   --->   "%write_ln78 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %in_stream2_48, i16 %trunc_ln77" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:78]   --->   Operation 136 'write' 'write_ln78' <Predicate = (trunc_ln78 == 48)> <Delay = 1.05> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.05> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 73> <FIFO>
ST_3 : Operation 137 [1/1] (0.00ns)   --->   "%br_ln78 = br void %V.i29.exit" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:78]   --->   Operation 137 'br' 'br_ln78' <Predicate = (trunc_ln78 == 48)> <Delay = 0.00>
ST_3 : Operation 138 [1/1] (1.05ns)   --->   "%write_ln78 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %in_stream2_47, i16 %trunc_ln77" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:78]   --->   Operation 138 'write' 'write_ln78' <Predicate = (trunc_ln78 == 47)> <Delay = 1.05> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.05> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 73> <FIFO>
ST_3 : Operation 139 [1/1] (0.00ns)   --->   "%br_ln78 = br void %V.i29.exit" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:78]   --->   Operation 139 'br' 'br_ln78' <Predicate = (trunc_ln78 == 47)> <Delay = 0.00>
ST_3 : Operation 140 [1/1] (1.05ns)   --->   "%write_ln78 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %in_stream2_46, i16 %trunc_ln77" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:78]   --->   Operation 140 'write' 'write_ln78' <Predicate = (trunc_ln78 == 46)> <Delay = 1.05> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.05> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 73> <FIFO>
ST_3 : Operation 141 [1/1] (0.00ns)   --->   "%br_ln78 = br void %V.i29.exit" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:78]   --->   Operation 141 'br' 'br_ln78' <Predicate = (trunc_ln78 == 46)> <Delay = 0.00>
ST_3 : Operation 142 [1/1] (1.05ns)   --->   "%write_ln78 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %in_stream2_45, i16 %trunc_ln77" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:78]   --->   Operation 142 'write' 'write_ln78' <Predicate = (trunc_ln78 == 45)> <Delay = 1.05> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.05> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 73> <FIFO>
ST_3 : Operation 143 [1/1] (0.00ns)   --->   "%br_ln78 = br void %V.i29.exit" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:78]   --->   Operation 143 'br' 'br_ln78' <Predicate = (trunc_ln78 == 45)> <Delay = 0.00>
ST_3 : Operation 144 [1/1] (1.05ns)   --->   "%write_ln78 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %in_stream2_44, i16 %trunc_ln77" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:78]   --->   Operation 144 'write' 'write_ln78' <Predicate = (trunc_ln78 == 44)> <Delay = 1.05> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.05> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 73> <FIFO>
ST_3 : Operation 145 [1/1] (0.00ns)   --->   "%br_ln78 = br void %V.i29.exit" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:78]   --->   Operation 145 'br' 'br_ln78' <Predicate = (trunc_ln78 == 44)> <Delay = 0.00>
ST_3 : Operation 146 [1/1] (1.05ns)   --->   "%write_ln78 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %in_stream2_43, i16 %trunc_ln77" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:78]   --->   Operation 146 'write' 'write_ln78' <Predicate = (trunc_ln78 == 43)> <Delay = 1.05> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.05> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 73> <FIFO>
ST_3 : Operation 147 [1/1] (0.00ns)   --->   "%br_ln78 = br void %V.i29.exit" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:78]   --->   Operation 147 'br' 'br_ln78' <Predicate = (trunc_ln78 == 43)> <Delay = 0.00>
ST_3 : Operation 148 [1/1] (1.05ns)   --->   "%write_ln78 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %in_stream2_42, i16 %trunc_ln77" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:78]   --->   Operation 148 'write' 'write_ln78' <Predicate = (trunc_ln78 == 42)> <Delay = 1.05> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.05> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 73> <FIFO>
ST_3 : Operation 149 [1/1] (0.00ns)   --->   "%br_ln78 = br void %V.i29.exit" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:78]   --->   Operation 149 'br' 'br_ln78' <Predicate = (trunc_ln78 == 42)> <Delay = 0.00>
ST_3 : Operation 150 [1/1] (1.05ns)   --->   "%write_ln78 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %in_stream2_41, i16 %trunc_ln77" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:78]   --->   Operation 150 'write' 'write_ln78' <Predicate = (trunc_ln78 == 41)> <Delay = 1.05> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.05> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 73> <FIFO>
ST_3 : Operation 151 [1/1] (0.00ns)   --->   "%br_ln78 = br void %V.i29.exit" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:78]   --->   Operation 151 'br' 'br_ln78' <Predicate = (trunc_ln78 == 41)> <Delay = 0.00>
ST_3 : Operation 152 [1/1] (1.05ns)   --->   "%write_ln78 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %in_stream2_40, i16 %trunc_ln77" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:78]   --->   Operation 152 'write' 'write_ln78' <Predicate = (trunc_ln78 == 40)> <Delay = 1.05> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.05> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 73> <FIFO>
ST_3 : Operation 153 [1/1] (0.00ns)   --->   "%br_ln78 = br void %V.i29.exit" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:78]   --->   Operation 153 'br' 'br_ln78' <Predicate = (trunc_ln78 == 40)> <Delay = 0.00>
ST_3 : Operation 154 [1/1] (1.05ns)   --->   "%write_ln78 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %in_stream2_39, i16 %trunc_ln77" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:78]   --->   Operation 154 'write' 'write_ln78' <Predicate = (trunc_ln78 == 39)> <Delay = 1.05> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.05> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 73> <FIFO>
ST_3 : Operation 155 [1/1] (0.00ns)   --->   "%br_ln78 = br void %V.i29.exit" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:78]   --->   Operation 155 'br' 'br_ln78' <Predicate = (trunc_ln78 == 39)> <Delay = 0.00>
ST_3 : Operation 156 [1/1] (1.05ns)   --->   "%write_ln78 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %in_stream2_38, i16 %trunc_ln77" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:78]   --->   Operation 156 'write' 'write_ln78' <Predicate = (trunc_ln78 == 38)> <Delay = 1.05> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.05> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 73> <FIFO>
ST_3 : Operation 157 [1/1] (0.00ns)   --->   "%br_ln78 = br void %V.i29.exit" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:78]   --->   Operation 157 'br' 'br_ln78' <Predicate = (trunc_ln78 == 38)> <Delay = 0.00>
ST_3 : Operation 158 [1/1] (1.05ns)   --->   "%write_ln78 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %in_stream2_37, i16 %trunc_ln77" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:78]   --->   Operation 158 'write' 'write_ln78' <Predicate = (trunc_ln78 == 37)> <Delay = 1.05> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.05> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 73> <FIFO>
ST_3 : Operation 159 [1/1] (0.00ns)   --->   "%br_ln78 = br void %V.i29.exit" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:78]   --->   Operation 159 'br' 'br_ln78' <Predicate = (trunc_ln78 == 37)> <Delay = 0.00>
ST_3 : Operation 160 [1/1] (1.05ns)   --->   "%write_ln78 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %in_stream2_36, i16 %trunc_ln77" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:78]   --->   Operation 160 'write' 'write_ln78' <Predicate = (trunc_ln78 == 36)> <Delay = 1.05> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.05> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 73> <FIFO>
ST_3 : Operation 161 [1/1] (0.00ns)   --->   "%br_ln78 = br void %V.i29.exit" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:78]   --->   Operation 161 'br' 'br_ln78' <Predicate = (trunc_ln78 == 36)> <Delay = 0.00>
ST_3 : Operation 162 [1/1] (1.05ns)   --->   "%write_ln78 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %in_stream2_35, i16 %trunc_ln77" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:78]   --->   Operation 162 'write' 'write_ln78' <Predicate = (trunc_ln78 == 35)> <Delay = 1.05> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.05> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 73> <FIFO>
ST_3 : Operation 163 [1/1] (0.00ns)   --->   "%br_ln78 = br void %V.i29.exit" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:78]   --->   Operation 163 'br' 'br_ln78' <Predicate = (trunc_ln78 == 35)> <Delay = 0.00>
ST_3 : Operation 164 [1/1] (1.05ns)   --->   "%write_ln78 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %in_stream2_34, i16 %trunc_ln77" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:78]   --->   Operation 164 'write' 'write_ln78' <Predicate = (trunc_ln78 == 34)> <Delay = 1.05> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.05> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 73> <FIFO>
ST_3 : Operation 165 [1/1] (0.00ns)   --->   "%br_ln78 = br void %V.i29.exit" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:78]   --->   Operation 165 'br' 'br_ln78' <Predicate = (trunc_ln78 == 34)> <Delay = 0.00>
ST_3 : Operation 166 [1/1] (1.05ns)   --->   "%write_ln78 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %in_stream2_33, i16 %trunc_ln77" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:78]   --->   Operation 166 'write' 'write_ln78' <Predicate = (trunc_ln78 == 33)> <Delay = 1.05> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.05> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 73> <FIFO>
ST_3 : Operation 167 [1/1] (0.00ns)   --->   "%br_ln78 = br void %V.i29.exit" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:78]   --->   Operation 167 'br' 'br_ln78' <Predicate = (trunc_ln78 == 33)> <Delay = 0.00>
ST_3 : Operation 168 [1/1] (1.05ns)   --->   "%write_ln78 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %in_stream2_32, i16 %trunc_ln77" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:78]   --->   Operation 168 'write' 'write_ln78' <Predicate = (trunc_ln78 == 32)> <Delay = 1.05> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.05> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 73> <FIFO>
ST_3 : Operation 169 [1/1] (0.00ns)   --->   "%br_ln78 = br void %V.i29.exit" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:78]   --->   Operation 169 'br' 'br_ln78' <Predicate = (trunc_ln78 == 32)> <Delay = 0.00>
ST_3 : Operation 170 [1/1] (1.05ns)   --->   "%write_ln78 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %in_stream2_31, i16 %trunc_ln77" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:78]   --->   Operation 170 'write' 'write_ln78' <Predicate = (trunc_ln78 == 31)> <Delay = 1.05> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.05> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 73> <FIFO>
ST_3 : Operation 171 [1/1] (0.00ns)   --->   "%br_ln78 = br void %V.i29.exit" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:78]   --->   Operation 171 'br' 'br_ln78' <Predicate = (trunc_ln78 == 31)> <Delay = 0.00>
ST_3 : Operation 172 [1/1] (1.05ns)   --->   "%write_ln78 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %in_stream2_30, i16 %trunc_ln77" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:78]   --->   Operation 172 'write' 'write_ln78' <Predicate = (trunc_ln78 == 30)> <Delay = 1.05> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.05> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 73> <FIFO>
ST_3 : Operation 173 [1/1] (0.00ns)   --->   "%br_ln78 = br void %V.i29.exit" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:78]   --->   Operation 173 'br' 'br_ln78' <Predicate = (trunc_ln78 == 30)> <Delay = 0.00>
ST_3 : Operation 174 [1/1] (1.05ns)   --->   "%write_ln78 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %in_stream2_29, i16 %trunc_ln77" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:78]   --->   Operation 174 'write' 'write_ln78' <Predicate = (trunc_ln78 == 29)> <Delay = 1.05> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.05> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 73> <FIFO>
ST_3 : Operation 175 [1/1] (0.00ns)   --->   "%br_ln78 = br void %V.i29.exit" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:78]   --->   Operation 175 'br' 'br_ln78' <Predicate = (trunc_ln78 == 29)> <Delay = 0.00>
ST_3 : Operation 176 [1/1] (1.05ns)   --->   "%write_ln78 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %in_stream2_28, i16 %trunc_ln77" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:78]   --->   Operation 176 'write' 'write_ln78' <Predicate = (trunc_ln78 == 28)> <Delay = 1.05> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.05> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 73> <FIFO>
ST_3 : Operation 177 [1/1] (0.00ns)   --->   "%br_ln78 = br void %V.i29.exit" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:78]   --->   Operation 177 'br' 'br_ln78' <Predicate = (trunc_ln78 == 28)> <Delay = 0.00>
ST_3 : Operation 178 [1/1] (1.05ns)   --->   "%write_ln78 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %in_stream2_27, i16 %trunc_ln77" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:78]   --->   Operation 178 'write' 'write_ln78' <Predicate = (trunc_ln78 == 27)> <Delay = 1.05> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.05> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 73> <FIFO>
ST_3 : Operation 179 [1/1] (0.00ns)   --->   "%br_ln78 = br void %V.i29.exit" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:78]   --->   Operation 179 'br' 'br_ln78' <Predicate = (trunc_ln78 == 27)> <Delay = 0.00>
ST_3 : Operation 180 [1/1] (1.05ns)   --->   "%write_ln78 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %in_stream2_26, i16 %trunc_ln77" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:78]   --->   Operation 180 'write' 'write_ln78' <Predicate = (trunc_ln78 == 26)> <Delay = 1.05> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.05> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 73> <FIFO>
ST_3 : Operation 181 [1/1] (0.00ns)   --->   "%br_ln78 = br void %V.i29.exit" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:78]   --->   Operation 181 'br' 'br_ln78' <Predicate = (trunc_ln78 == 26)> <Delay = 0.00>
ST_3 : Operation 182 [1/1] (1.05ns)   --->   "%write_ln78 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %in_stream2_25, i16 %trunc_ln77" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:78]   --->   Operation 182 'write' 'write_ln78' <Predicate = (trunc_ln78 == 25)> <Delay = 1.05> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.05> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 73> <FIFO>
ST_3 : Operation 183 [1/1] (0.00ns)   --->   "%br_ln78 = br void %V.i29.exit" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:78]   --->   Operation 183 'br' 'br_ln78' <Predicate = (trunc_ln78 == 25)> <Delay = 0.00>
ST_3 : Operation 184 [1/1] (1.05ns)   --->   "%write_ln78 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %in_stream2_24, i16 %trunc_ln77" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:78]   --->   Operation 184 'write' 'write_ln78' <Predicate = (trunc_ln78 == 24)> <Delay = 1.05> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.05> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 73> <FIFO>
ST_3 : Operation 185 [1/1] (0.00ns)   --->   "%br_ln78 = br void %V.i29.exit" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:78]   --->   Operation 185 'br' 'br_ln78' <Predicate = (trunc_ln78 == 24)> <Delay = 0.00>
ST_3 : Operation 186 [1/1] (1.05ns)   --->   "%write_ln78 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %in_stream2_23, i16 %trunc_ln77" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:78]   --->   Operation 186 'write' 'write_ln78' <Predicate = (trunc_ln78 == 23)> <Delay = 1.05> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.05> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 73> <FIFO>
ST_3 : Operation 187 [1/1] (0.00ns)   --->   "%br_ln78 = br void %V.i29.exit" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:78]   --->   Operation 187 'br' 'br_ln78' <Predicate = (trunc_ln78 == 23)> <Delay = 0.00>
ST_3 : Operation 188 [1/1] (1.05ns)   --->   "%write_ln78 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %in_stream2_22, i16 %trunc_ln77" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:78]   --->   Operation 188 'write' 'write_ln78' <Predicate = (trunc_ln78 == 22)> <Delay = 1.05> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.05> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 73> <FIFO>
ST_3 : Operation 189 [1/1] (0.00ns)   --->   "%br_ln78 = br void %V.i29.exit" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:78]   --->   Operation 189 'br' 'br_ln78' <Predicate = (trunc_ln78 == 22)> <Delay = 0.00>
ST_3 : Operation 190 [1/1] (1.05ns)   --->   "%write_ln78 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %in_stream2_21, i16 %trunc_ln77" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:78]   --->   Operation 190 'write' 'write_ln78' <Predicate = (trunc_ln78 == 21)> <Delay = 1.05> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.05> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 73> <FIFO>
ST_3 : Operation 191 [1/1] (0.00ns)   --->   "%br_ln78 = br void %V.i29.exit" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:78]   --->   Operation 191 'br' 'br_ln78' <Predicate = (trunc_ln78 == 21)> <Delay = 0.00>
ST_3 : Operation 192 [1/1] (1.05ns)   --->   "%write_ln78 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %in_stream2_20, i16 %trunc_ln77" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:78]   --->   Operation 192 'write' 'write_ln78' <Predicate = (trunc_ln78 == 20)> <Delay = 1.05> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.05> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 73> <FIFO>
ST_3 : Operation 193 [1/1] (0.00ns)   --->   "%br_ln78 = br void %V.i29.exit" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:78]   --->   Operation 193 'br' 'br_ln78' <Predicate = (trunc_ln78 == 20)> <Delay = 0.00>
ST_3 : Operation 194 [1/1] (1.05ns)   --->   "%write_ln78 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %in_stream2_19, i16 %trunc_ln77" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:78]   --->   Operation 194 'write' 'write_ln78' <Predicate = (trunc_ln78 == 19)> <Delay = 1.05> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.05> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 73> <FIFO>
ST_3 : Operation 195 [1/1] (0.00ns)   --->   "%br_ln78 = br void %V.i29.exit" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:78]   --->   Operation 195 'br' 'br_ln78' <Predicate = (trunc_ln78 == 19)> <Delay = 0.00>
ST_3 : Operation 196 [1/1] (1.05ns)   --->   "%write_ln78 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %in_stream2_18, i16 %trunc_ln77" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:78]   --->   Operation 196 'write' 'write_ln78' <Predicate = (trunc_ln78 == 18)> <Delay = 1.05> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.05> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 73> <FIFO>
ST_3 : Operation 197 [1/1] (0.00ns)   --->   "%br_ln78 = br void %V.i29.exit" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:78]   --->   Operation 197 'br' 'br_ln78' <Predicate = (trunc_ln78 == 18)> <Delay = 0.00>
ST_3 : Operation 198 [1/1] (1.05ns)   --->   "%write_ln78 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %in_stream2_17, i16 %trunc_ln77" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:78]   --->   Operation 198 'write' 'write_ln78' <Predicate = (trunc_ln78 == 17)> <Delay = 1.05> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.05> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 73> <FIFO>
ST_3 : Operation 199 [1/1] (0.00ns)   --->   "%br_ln78 = br void %V.i29.exit" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:78]   --->   Operation 199 'br' 'br_ln78' <Predicate = (trunc_ln78 == 17)> <Delay = 0.00>
ST_3 : Operation 200 [1/1] (1.05ns)   --->   "%write_ln78 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %in_stream2_16, i16 %trunc_ln77" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:78]   --->   Operation 200 'write' 'write_ln78' <Predicate = (trunc_ln78 == 16)> <Delay = 1.05> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.05> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 73> <FIFO>
ST_3 : Operation 201 [1/1] (0.00ns)   --->   "%br_ln78 = br void %V.i29.exit" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:78]   --->   Operation 201 'br' 'br_ln78' <Predicate = (trunc_ln78 == 16)> <Delay = 0.00>
ST_3 : Operation 202 [1/1] (1.05ns)   --->   "%write_ln78 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %in_stream2_15, i16 %trunc_ln77" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:78]   --->   Operation 202 'write' 'write_ln78' <Predicate = (trunc_ln78 == 15)> <Delay = 1.05> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.05> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 73> <FIFO>
ST_3 : Operation 203 [1/1] (0.00ns)   --->   "%br_ln78 = br void %V.i29.exit" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:78]   --->   Operation 203 'br' 'br_ln78' <Predicate = (trunc_ln78 == 15)> <Delay = 0.00>
ST_3 : Operation 204 [1/1] (1.05ns)   --->   "%write_ln78 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %in_stream2_14, i16 %trunc_ln77" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:78]   --->   Operation 204 'write' 'write_ln78' <Predicate = (trunc_ln78 == 14)> <Delay = 1.05> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.05> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 73> <FIFO>
ST_3 : Operation 205 [1/1] (0.00ns)   --->   "%br_ln78 = br void %V.i29.exit" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:78]   --->   Operation 205 'br' 'br_ln78' <Predicate = (trunc_ln78 == 14)> <Delay = 0.00>
ST_3 : Operation 206 [1/1] (1.05ns)   --->   "%write_ln78 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %in_stream2_13, i16 %trunc_ln77" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:78]   --->   Operation 206 'write' 'write_ln78' <Predicate = (trunc_ln78 == 13)> <Delay = 1.05> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.05> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 73> <FIFO>
ST_3 : Operation 207 [1/1] (0.00ns)   --->   "%br_ln78 = br void %V.i29.exit" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:78]   --->   Operation 207 'br' 'br_ln78' <Predicate = (trunc_ln78 == 13)> <Delay = 0.00>
ST_3 : Operation 208 [1/1] (1.05ns)   --->   "%write_ln78 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %in_stream2_12, i16 %trunc_ln77" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:78]   --->   Operation 208 'write' 'write_ln78' <Predicate = (trunc_ln78 == 12)> <Delay = 1.05> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.05> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 73> <FIFO>
ST_3 : Operation 209 [1/1] (0.00ns)   --->   "%br_ln78 = br void %V.i29.exit" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:78]   --->   Operation 209 'br' 'br_ln78' <Predicate = (trunc_ln78 == 12)> <Delay = 0.00>
ST_3 : Operation 210 [1/1] (1.05ns)   --->   "%write_ln78 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %in_stream2_11, i16 %trunc_ln77" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:78]   --->   Operation 210 'write' 'write_ln78' <Predicate = (trunc_ln78 == 11)> <Delay = 1.05> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.05> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 73> <FIFO>
ST_3 : Operation 211 [1/1] (0.00ns)   --->   "%br_ln78 = br void %V.i29.exit" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:78]   --->   Operation 211 'br' 'br_ln78' <Predicate = (trunc_ln78 == 11)> <Delay = 0.00>
ST_3 : Operation 212 [1/1] (1.05ns)   --->   "%write_ln78 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %in_stream2_10, i16 %trunc_ln77" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:78]   --->   Operation 212 'write' 'write_ln78' <Predicate = (trunc_ln78 == 10)> <Delay = 1.05> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.05> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 73> <FIFO>
ST_3 : Operation 213 [1/1] (0.00ns)   --->   "%br_ln78 = br void %V.i29.exit" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:78]   --->   Operation 213 'br' 'br_ln78' <Predicate = (trunc_ln78 == 10)> <Delay = 0.00>
ST_3 : Operation 214 [1/1] (1.05ns)   --->   "%write_ln78 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %in_stream2_9, i16 %trunc_ln77" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:78]   --->   Operation 214 'write' 'write_ln78' <Predicate = (trunc_ln78 == 9)> <Delay = 1.05> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.05> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 73> <FIFO>
ST_3 : Operation 215 [1/1] (0.00ns)   --->   "%br_ln78 = br void %V.i29.exit" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:78]   --->   Operation 215 'br' 'br_ln78' <Predicate = (trunc_ln78 == 9)> <Delay = 0.00>
ST_3 : Operation 216 [1/1] (1.05ns)   --->   "%write_ln78 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %in_stream2_8, i16 %trunc_ln77" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:78]   --->   Operation 216 'write' 'write_ln78' <Predicate = (trunc_ln78 == 8)> <Delay = 1.05> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.05> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 73> <FIFO>
ST_3 : Operation 217 [1/1] (0.00ns)   --->   "%br_ln78 = br void %V.i29.exit" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:78]   --->   Operation 217 'br' 'br_ln78' <Predicate = (trunc_ln78 == 8)> <Delay = 0.00>
ST_3 : Operation 218 [1/1] (1.05ns)   --->   "%write_ln78 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %in_stream2_7, i16 %trunc_ln77" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:78]   --->   Operation 218 'write' 'write_ln78' <Predicate = (trunc_ln78 == 7)> <Delay = 1.05> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.05> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 73> <FIFO>
ST_3 : Operation 219 [1/1] (0.00ns)   --->   "%br_ln78 = br void %V.i29.exit" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:78]   --->   Operation 219 'br' 'br_ln78' <Predicate = (trunc_ln78 == 7)> <Delay = 0.00>
ST_3 : Operation 220 [1/1] (1.05ns)   --->   "%write_ln78 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %in_stream2_6, i16 %trunc_ln77" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:78]   --->   Operation 220 'write' 'write_ln78' <Predicate = (trunc_ln78 == 6)> <Delay = 1.05> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.05> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 73> <FIFO>
ST_3 : Operation 221 [1/1] (0.00ns)   --->   "%br_ln78 = br void %V.i29.exit" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:78]   --->   Operation 221 'br' 'br_ln78' <Predicate = (trunc_ln78 == 6)> <Delay = 0.00>
ST_3 : Operation 222 [1/1] (1.05ns)   --->   "%write_ln78 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %in_stream2_5, i16 %trunc_ln77" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:78]   --->   Operation 222 'write' 'write_ln78' <Predicate = (trunc_ln78 == 5)> <Delay = 1.05> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.05> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 73> <FIFO>
ST_3 : Operation 223 [1/1] (0.00ns)   --->   "%br_ln78 = br void %V.i29.exit" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:78]   --->   Operation 223 'br' 'br_ln78' <Predicate = (trunc_ln78 == 5)> <Delay = 0.00>
ST_3 : Operation 224 [1/1] (1.05ns)   --->   "%write_ln78 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %in_stream2_4, i16 %trunc_ln77" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:78]   --->   Operation 224 'write' 'write_ln78' <Predicate = (trunc_ln78 == 4)> <Delay = 1.05> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.05> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 73> <FIFO>
ST_3 : Operation 225 [1/1] (0.00ns)   --->   "%br_ln78 = br void %V.i29.exit" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:78]   --->   Operation 225 'br' 'br_ln78' <Predicate = (trunc_ln78 == 4)> <Delay = 0.00>
ST_3 : Operation 226 [1/1] (1.05ns)   --->   "%write_ln78 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %in_stream2_3, i16 %trunc_ln77" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:78]   --->   Operation 226 'write' 'write_ln78' <Predicate = (trunc_ln78 == 3)> <Delay = 1.05> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.05> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 73> <FIFO>
ST_3 : Operation 227 [1/1] (0.00ns)   --->   "%br_ln78 = br void %V.i29.exit" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:78]   --->   Operation 227 'br' 'br_ln78' <Predicate = (trunc_ln78 == 3)> <Delay = 0.00>
ST_3 : Operation 228 [1/1] (1.05ns)   --->   "%write_ln78 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %in_stream2_2, i16 %trunc_ln77" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:78]   --->   Operation 228 'write' 'write_ln78' <Predicate = (trunc_ln78 == 2)> <Delay = 1.05> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.05> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 73> <FIFO>
ST_3 : Operation 229 [1/1] (0.00ns)   --->   "%br_ln78 = br void %V.i29.exit" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:78]   --->   Operation 229 'br' 'br_ln78' <Predicate = (trunc_ln78 == 2)> <Delay = 0.00>
ST_3 : Operation 230 [1/1] (1.05ns)   --->   "%write_ln78 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %in_stream2_1, i16 %trunc_ln77" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:78]   --->   Operation 230 'write' 'write_ln78' <Predicate = (trunc_ln78 == 1)> <Delay = 1.05> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.05> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 73> <FIFO>
ST_3 : Operation 231 [1/1] (0.00ns)   --->   "%br_ln78 = br void %V.i29.exit" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:78]   --->   Operation 231 'br' 'br_ln78' <Predicate = (trunc_ln78 == 1)> <Delay = 0.00>
ST_3 : Operation 232 [1/1] (1.05ns)   --->   "%write_ln78 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %in_stream2_0, i16 %trunc_ln77" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:78]   --->   Operation 232 'write' 'write_ln78' <Predicate = (trunc_ln78 == 0)> <Delay = 1.05> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.05> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 73> <FIFO>
ST_3 : Operation 233 [1/1] (0.00ns)   --->   "%br_ln78 = br void %V.i29.exit" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:78]   --->   Operation 233 'br' 'br_ln78' <Predicate = (trunc_ln78 == 0)> <Delay = 0.00>
ST_3 : Operation 234 [1/1] (1.05ns)   --->   "%write_ln78 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %in_stream2_63, i16 %trunc_ln77" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:78]   --->   Operation 234 'write' 'write_ln78' <Predicate = (trunc_ln78 == 63)> <Delay = 1.05> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.05> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 73> <FIFO>
ST_3 : Operation 235 [1/1] (0.00ns)   --->   "%br_ln78 = br void %V.i29.exit" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:78]   --->   Operation 235 'br' 'br_ln78' <Predicate = (trunc_ln78 == 63)> <Delay = 0.00>
ST_3 : Operation 236 [1/1] (0.38ns)   --->   "%store_ln75 = store i496 %trunc_ln78_1, i496 %shiftreg568" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:75]   --->   Operation 236 'store' 'store_ln75' <Predicate = true> <Delay = 0.38>
ST_3 : Operation 237 [1/1] (0.00ns)   --->   "%br_ln75 = br void %for.inc42" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:75]   --->   Operation 237 'br' 'br_ln75' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 4ns, clock uncertainty: 1.08ns.

 <State 1>: 2ns
The critical path consists of the following:
	'alloca' operation ('i1') [68]  (0 ns)
	'load' operation ('i1_load', /home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:75) on local variable 'i1' [149]  (0 ns)
	'icmp' operation ('icmp_ln75', /home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:75) [152]  (0.6 ns)
	'select' operation ('select_ln74', /home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:74) [153]  (0.308 ns)
	'add' operation ('add_ln75', /home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:75) [363]  (0.706 ns)
	'store' operation ('store_ln75', /home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:75) of variable 'add_ln75', /home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:75 on local variable 'i1' [365]  (0.387 ns)

 <State 2>: 2.92ns
The critical path consists of the following:
	'getelementptr' operation ('gmem1_addr', /home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:74) [143]  (0 ns)
	bus read operation ('gmem1_addr_read', /home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:77) on port 'gmem1' (/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:77) [162]  (2.92 ns)

 <State 3>: 2ns
The critical path consists of the following:
	'load' operation ('shiftreg568_load', /home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:74) on local variable 'shiftreg568' [148]  (0 ns)
	'select' operation ('select_ln74_1', /home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:74) [154]  (0.558 ns)
	multiplexor before 'phi' operation ('empty', /home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:77) with incoming values : ('zext_ln75', /home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:75) ('gmem1_addr_read', /home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:77) [165]  (0.387 ns)
	'phi' operation ('empty', /home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:77) with incoming values : ('zext_ln75', /home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:75) ('gmem1_addr_read', /home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:77) [165]  (0 ns)
	fifo write operation ('write_ln78', /home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:78) on port 'in_stream2_32' (/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:78) [261]  (1.06 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
