
Copyright (C) 1994-2018 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: N-2018.03M-SP1-1
Install: C:\Microsemi\Libero_SoC_v12.1\SynplifyPro
OS: Windows 6.2

Hostname: DESKTOP-3FOEPN2

Implementation : synthesis

# Written on Mon Mar 30 00:07:02 2020

##### FILES SYNTAX CHECKED ##############################################
Constraint File(s):      "C:\Users\Files\MBSAT\Test4\ManitobaSat-Flight-Software\mbsat-fsw-libero\designer\cdh_tsat5_system_sb\synthesis.fdc"

#Run constraint checker to find more issues with constraints.
#########################################################################



No issues found in constraint syntax.



Clock Summary
*************

          Start                                                                  Requested     Requested     Clock        Clock                   Clock
Level     Clock                                                                  Frequency     Period        Type         Group                   Load 
-------------------------------------------------------------------------------------------------------------------------------------------------------
0 -       cdh_tsat5_system_sb_CCC_0_FCCC|GL0_net_inferred_clock                  100.0 MHz     10.000        inferred     Inferred_clkgroup_0     485  
                                                                                                                                                       
0 -       cdh_tsat5_system_sb_FABOSC_0_OSC|RCOSC_25_50MHZ_CCC_inferred_clock     100.0 MHz     10.000        inferred     Inferred_clkgroup_1     15   
=======================================================================================================================================================


Clock Load Summary
******************

                                                                       Clock     Source                                               Clock Pin                               Non-clock Pin     Non-clock Pin                                      
Clock                                                                  Load      Pin                                                  Seq Example                             Seq Example       Comb Example                                       
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
cdh_tsat5_system_sb_CCC_0_FCCC|GL0_net_inferred_clock                  485       CCC_0.CCC_INST.GL0(CCC)                              CORESPI_0_0.USPI.UCC.msrxp_strobe.C     -                 CCC_0.GL0_INST.I(BUFG)                             
                                                                                                                                                                                                                                                   
cdh_tsat5_system_sb_FABOSC_0_OSC|RCOSC_25_50MHZ_CCC_inferred_clock     15        FABOSC_0.I_RCOSC_25_50MHZ.CLKOUT(RCOSC_25_50MHZ)     CORERESETP_0.release_sdif0_core.C       -                 FABOSC_0.I_RCOSC_25_50MHZ_FAB.A(RCOSC_25_50MHZ_FAB)
===================================================================================================================================================================================================================================================
