

        *** GPGPU-Sim Simulator Version 3.2.2  [build gpgpu-sim_git-commit-05f580c7905fc52bb148710e317ae0d16a687199_modified_383] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim: Configuration options:

-network_mode                           1 # Interconnection network mode
-inter_config_file   config_fermi_islip.icnt # Interconnection network config file
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   20 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              1536:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  4:128:24,L:R:m:N:L,F:128:4,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 64:64:2,L:R:f:N:L,A:2:32,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     4:128:4,L:R:f:N:L,A:2:32,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:rfc     128:128:6,L:B:m:N:L,A:2:32,4 # shader register file cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     32:128:4,L:L:m:N:H,A:32:8,8 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PreShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gmem_skip_L1D                          0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                32768 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_shader_cta                       8 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      15 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                    8 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_size                   16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size                   49152 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   16 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_operand_collector_num_units_sp                    6 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_sfu                    8 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   13 # Coalescing arch (default = 13, anything else is off for now)
-gpgpu_num_sched_per_core                    2 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths        2,1,1,2,1,1,2 # Pipeline widths ID_OC_SP,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_SFU,OC_EX_MEM,EX_WB
-gpgpu_num_sp_units                     2 # Number of SP units (default=1)
-gpgpu_num_sfu_units                    1 # Number of SF units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      gto # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues              8:8:8:8 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     64:128:8,L:B:m:W:L,A:32:4,4:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                            6 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    2 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   16 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  116 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    4 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    8 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=2:RRD=6:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=4:CDLR=5:WR=12:nbkgrp=4:CCDL=3:RTPL=2 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-rop_latency                          120 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.BBBCCCCB.CCSSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpuwattch_xml_file  gpuwattch_gtx480.xml # GPUWattch XML file
-power_simulation_enabled                    1 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_flush_l1_cache                    0 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 700.0:700.0:700.0:924.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency                    0 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-ptx_opcode_latency_int         4,13,4,5,145 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,19,25,145
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_initiation_int            1,2,2,1,8 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,4,4,32
-ptx_opcode_initiation_fp            1,2,1,1,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp         8,16,8,8,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     2 # column to column delay
RRD                                     6 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    5 # switching from write to read (changes tWTR)
WR                                     12 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      4 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    3 # column to column delay between accesses to different bank groups
RTPL                                    2 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 12
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 000000000000e100 	high:16 low:8
addr_dec_mask[ROW]   = 000000000fff0000 	high:28 low:16
addr_dec_mask[COL]   = 0000000000001eff 	high:13 low:0
addr_dec_mask[BURST] = 000000000000003f 	high:6 low:0
sub_partition_id_mask = 0000000000000100
GPGPU-Sim uArch: clock freqs: 700000000.000000:700000000.000000:700000000.000000:924000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000142857142857:0.00000000142857142857:0.00000000142857142857:0.00000000108225108225
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: interconnect node map (shaderID+MemID to icntID)
GPGPU-Sim uArch: Memory nodes ID start from index: 15
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25  26
GPGPU-Sim uArch: interconnect node reverse map (icntID to shaderID+MemID)
GPGPU-Sim uArch: Memory nodes start from ID: 15
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25  26
927e9cee68bd6c988861d67a3e0d9ffd  /home/min/a/aankit/ece695-AccelArch/assgn2/apps/gpgpu-sim-benchmarks/hotsp/HOTSP
GPGPU-Sim uArch: performance model initialization complete.
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=hotspot.cu
self exe links to: /home/min/a/aankit/ece695-AccelArch/assgn2/apps/gpgpu-sim-benchmarks/hotsp/HOTSP
Running md5sum using "md5sum /home/min/a/aankit/ece695-AccelArch/assgn2/apps/gpgpu-sim-benchmarks/hotsp/HOTSP "
Parsing file _cuobjdump_complete_output_Ulf3Fi
######### cuobjdump parser ########
## Adding new section PTX
Adding ptx filename: _cuobjdump_1.ptx
Adding arch: sm_30
Adding identifier: hotspot.cu
## Adding new section ELF
Adding arch: sm_30
Adding identifier: hotspot.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_2.ptx
Adding arch: sm_13
Adding identifier: hotspot.cu
## Adding new section ELF
Adding arch: sm_13
Adding identifier: hotspot.cu
## Adding new section ELF
Adding arch: sm_20
Adding identifier: hotspot.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_3.ptx
Adding arch: sm_20
Adding identifier: hotspot.cu
## Adding new section ELF
Adding arch: sm_10
Adding identifier: hotspot.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_4.ptx
Adding arch: sm_10
Adding identifier: hotspot.cu
Done parsing!!!
GPGPU-Sim PTX: __cudaRegisterFunction _Z14calculate_tempiPfS_iiiiffffff : hostFun 0x0x400fa0, fat_cubin_handle = 1
GPGPU-Sim PTX: allocating shared region for "__cuda_local_var_17939_39_non_const_temp_on_cuda" from 0x0 to 0x400 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "__cuda_local_var_17940_39_non_const_power_on_cuda" from 0x400 to 0x800 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "__cuda_local_var_17941_39_non_const_temp_t" from 0x800 to 0xc00 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z14calculate_tempiPfS_iiiiffffff'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z14calculate_tempiPfS_iiiiffffff'...
GPGPU-Sim PTX: Finding dominators for '_Z14calculate_tempiPfS_iiiiffffff'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z14calculate_tempiPfS_iiiiffffff'...
GPGPU-Sim PTX: Finding postdominators for '_Z14calculate_tempiPfS_iiiiffffff'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z14calculate_tempiPfS_iiiiffffff'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z14calculate_tempiPfS_iiiiffffff'...
GPGPU-Sim PTX: reconvergence points for _Z14calculate_tempiPfS_iiiiffffff...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x128 (_1.ptx:102) @!%p3 bra BB0_3;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x238 (_1.ptx:154) bar.sync 0;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x1a0 (_1.ptx:126) @!%p6 bra BB0_3;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x238 (_1.ptx:154) bar.sync 0;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x3e0 (_1.ptx:222) @%p9 bra BB0_5;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x760 (_1.ptx:380) cvt.s16.s8 %temp1, %rc7;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x3e8 (_1.ptx:223) bra.uni BB0_13;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x760 (_1.ptx:380) cvt.s16.s8 %temp1, %rc7;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x420 (_1.ptx:235) @!%p12 bra BB0_8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6b0 (_1.ptx:340) bar.sync 0;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x578 (_1.ptx:291) @%p25 bra BB0_8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6b0 (_1.ptx:340) bar.sync 0;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x6a0 (_1.ptx:333) bra.uni BB0_9;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6b0 (_1.ptx:340) bar.sync 0;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x6d0 (_1.ptx:345) @%p26 bra BB0_13;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x760 (_1.ptx:380) cvt.s16.s8 %temp1, %rc7;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x6f8 (_1.ptx:356) @%p27 bra BB0_12;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x748 (_1.ptx:371) bar.sync 0;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x758 (_1.ptx:373) bra.uni BB0_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3c8 (_1.ptx:218) mov.u32 %r11, %r159;
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0x780 (_1.ptx:385) @%p28 bra BB0_15;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x868 (_1.ptx:431) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _Z14calculate_tempiPfS_iiiiffffff
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z14calculate_tempiPfS_iiiiffffff'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _1.ptx
Adding _cuobjdump_3.ptx with cubin handle 1
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_atzGFr"
Running: cat _ptx_atzGFr | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_6hjSLA
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_6hjSLA --output-file  /dev/null 2> _ptx_atzGFrinfo"
GPGPU-Sim PTX: Kernel '_Z14calculate_tempiPfS_iiiiffffff' : regs=30, lmem=0, smem=3072, cmem=112
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_atzGFr _ptx2_6hjSLA _ptx_atzGFrinfo"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
pyramidHeight: 6
gridSize: [30, 30]
border:[6, 6]
blockGrid:[8, 8]
targetBlock:[4, 4]
kernel_name = 
kernel_launch_uid = 
gpu_sim_cycle = 0
gpu_sim_insn = 0
gpu_ipc =         -nan
gpu_tot_sim_cycle = 0
gpu_tot_sim_insn = 0
gpu_tot_ipc =         -nan
gpu_tot_issued_cta = 0
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
gpu_total_sim_rate=0
RFC_cache:
	RFC_total_cache_accesses = 0
	RFC_total_cache_misses = 0
	RFC_total_cache_pending_hits = 0
	RFC_total_cache_reservation_fails = 0

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
Shader 0 warp_id issue ditsribution:
warp_id:

distro:

gpgpu_n_tot_thrd_icount = 0
gpgpu_n_tot_w_icount = 0
gpgpu_n_stall_shd_mem = 0
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 0
gpgpu_n_mem_write_global = 0
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 0
gpgpu_n_store_insn = 0
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:0	W0_Idle:0	W0_Scoreboard:0	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
maxmrqlatency = 0 
maxdqlatency = 0 
maxmflatency = 0 
max_icnt2mem_latency = 0 
max_icnt2sh_latency = 0 
mrq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan

========= L2 cache stats =========
L2_cache_bank[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 0
L2_total_cache_misses = 0
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=0
icnt_total_pkts_simt_to_mem=0
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = -nan
	minimum = nan
	maximum = -nan
Network latency average = -nan
	minimum = nan
	maximum = -nan
Slowest packet = -1
Flit latency average = -nan
	minimum = nan
	maximum = -nan
Slowest flit = -1
Fragmentation average = -nan
	minimum = nan
	maximum = -nan
Injected packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected flit rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted flit rate average= -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected packet length average = -nan
Accepted packet length average = -nan
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (1 samples)
	minimum = nan (1 samples)
	maximum = -nan (1 samples)
Network latency average = -nan (1 samples)
	minimum = nan (1 samples)
	maximum = -nan (1 samples)
Flit latency average = -nan (1 samples)
	minimum = nan (1 samples)
	maximum = -nan (1 samples)
Fragmentation average = -nan (1 samples)
	minimum = nan (1 samples)
	maximum = -nan (1 samples)
Injected packet rate average = -nan (1 samples)
	minimum = -nan (1 samples)
	maximum = -nan (1 samples)
Accepted packet rate average = -nan (1 samples)
	minimum = -nan (1 samples)
	maximum = -nan (1 samples)
Injected flit rate average = -nan (1 samples)
	minimum = -nan (1 samples)
	maximum = -nan (1 samples)
Accepted flit rate average = -nan (1 samples)
	minimum = -nan (1 samples)
	maximum = -nan (1 samples)
Injected packet size average = -nan (1 samples)
Accepted packet size average = -nan (1 samples)
Hops average = -nan (1 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------

GPGPU-Sim PTX: cudaLaunch for 0x0x400fa0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z14calculate_tempiPfS_iiiiffffff' to stream 0, gridDim= (8,8,1) blockDim = (16,16,1) 
kernel_name = 
kernel_launch_uid = 
gpu_sim_cycle = 0
gpu_sim_insn = 0
gpu_ipc =         -nan
gpu_tot_sim_cycle = 0
gpu_tot_sim_insn = 0
gpu_tot_ipc =         -nan
gpu_tot_issued_cta = 0
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
gpu_total_sim_rate=0
RFC_cache:
	RFC_total_cache_accesses = 0
	RFC_total_cache_misses = 0
	RFC_total_cache_pending_hits = 0
	RFC_total_cache_reservation_fails = 0

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
Shader 0 warp_id issue ditsribution:
warp_id:

distro:

gpgpu_n_tot_thrd_icount = 0
gpgpu_n_tot_w_icount = 0
gpgpu_n_stall_shd_mem = 0
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 0
gpgpu_n_mem_write_global = 0
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 0
gpgpu_n_store_insn = 0
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:0	W0_Idle:0	W0_Scoreboard:0	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
maxmrqlatency = 0 
maxdqlatency = 0 
maxmflatency = 0 
max_icnt2mem_latency = 0 
max_icnt2sh_latency = 0 
mrq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan

========= L2 cache stats =========
L2_cache_bank[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 0
L2_total_cache_misses = 0
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=0
icnt_total_pkts_simt_to_mem=0
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = -nan
	minimum = nan
	maximum = -nan
Network latency average = -nan
	minimum = nan
	maximum = -nan
Slowest packet = -1
Flit latency average = -nan
	minimum = nan
	maximum = -nan
Slowest flit = -1
Fragmentation average = -nan
	minimum = nan
	maximum = -nan
Injected packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected flit rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted flit rate average= -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected packet length average = -nan
Accepted packet length average = -nan
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (2 samples)
	minimum = nan (2 samples)
	maximum = -nan (2 samples)
Network latency average = -nan (2 samples)
	minimum = nan (2 samples)
	maximum = -nan (2 samples)
Flit latency average = -nan (2 samples)
	minimum = nan (2 samples)
	maximum = -nan (2 samples)
Fragmentation average = -nan (2 samples)
	minimum = nan (2 samples)
	maximum = -nan (2 samples)
Injected packet rate average = -nan (2 samples)
	minimum = -nan (2 samples)
	maximum = -nan (2 samples)
Accepted packet rate average = -nan (2 samples)
	minimum = -nan (2 samples)
	maximum = -nan (2 samples)
Injected flit rate average = -nan (2 samples)
	minimum = -nan (2 samples)
	maximum = -nan (2 samples)
Accepted flit rate average = -nan (2 samples)
	minimum = -nan (2 samples)
	maximum = -nan (2 samples)
Injected packet size average = -nan (2 samples)
Accepted packet size average = -nan (2 samples)
Hops average = -nan (2 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: CTA/core = 4, limited by: regs
GPGPU-Sim uArch: core:  1, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,0)
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  2, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,0)
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  3, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,0)
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  4, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,0)
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  5, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,0)
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  6, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,0)
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  7, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,0)
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  8, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,0)
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  9, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,0)
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core: 10, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,0)
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core: 11, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,0)
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core: 12, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,0)
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core: 13, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,0)
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core: 14, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,0)
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  0, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,0)
GPGPU-Sim uArch: core:  1, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,0)
GPGPU-Sim uArch: core:  2, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,0)
GPGPU-Sim uArch: core:  3, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,0)
GPGPU-Sim uArch: core:  4, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,0)
GPGPU-Sim uArch: core:  5, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,0)
GPGPU-Sim uArch: core:  6, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,0)
GPGPU-Sim uArch: core:  7, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,0)
GPGPU-Sim uArch: core:  8, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,0)
GPGPU-Sim uArch: core:  9, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,0)
GPGPU-Sim uArch: core: 10, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,0)
GPGPU-Sim uArch: core: 11, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,0)
GPGPU-Sim uArch: core: 12, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,0)
GPGPU-Sim uArch: core: 13, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,0)
GPGPU-Sim uArch: core: 14, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,0)
GPGPU-Sim uArch: core:  0, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,0)
GPGPU-Sim uArch: core:  1, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,0)
GPGPU-Sim uArch: core:  2, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,0)
GPGPU-Sim uArch: core:  3, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,0)
GPGPU-Sim uArch: core:  4, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,0)
GPGPU-Sim uArch: core:  5, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,0)
GPGPU-Sim uArch: core:  6, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,0)
GPGPU-Sim uArch: core:  7, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,0)
GPGPU-Sim uArch: core:  8, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,0)
GPGPU-Sim uArch: core:  9, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,0)
GPGPU-Sim uArch: core: 10, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,0)
GPGPU-Sim uArch: core: 11, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,0)
GPGPU-Sim uArch: core: 12, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,0)
GPGPU-Sim uArch: core: 13, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,0)
GPGPU-Sim uArch: core: 14, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,0)
GPGPU-Sim uArch: core:  0, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,0)
GPGPU-Sim uArch: core:  1, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,0)
GPGPU-Sim uArch: core:  2, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,0)
GPGPU-Sim uArch: core:  3, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,0)
GPGPU-Sim uArch: core:  4, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,0)
GPGPU-Sim uArch: core:  5, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,0)
GPGPU-Sim uArch: core:  6, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,0)
GPGPU-Sim uArch: core:  7, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,0)
GPGPU-Sim uArch: core:  8, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,0)
GPGPU-Sim uArch: core:  9, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,0)
GPGPU-Sim uArch: core: 10, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,0)
GPGPU-Sim uArch: core: 11, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,0)
GPGPU-Sim uArch: core: 12, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,0)
GPGPU-Sim uArch: core: 13, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,0)
GPGPU-Sim uArch: core: 14, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,0)
GPGPU-Sim uArch: core:  0, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,0)
GPGPU-Sim uArch: cycles simulated: 500  inst.: 0 (ipc= 0.0) sim_rate=0 (inst/sec) elapsed = 0:0:00:02 / Sat Apr 14 12:10:04 2018
GPGPU-Sim PTX: 100000 instructions simulated : ctaid=(0,5,0) tid=(15,13,0)
GPGPU-Sim PTX: 200000 instructions simulated : ctaid=(7,6,0) tid=(15,15,0)
GPGPU-Sim uArch: cycles simulated: 1000  inst.: 228256 (ipc=228.3) sim_rate=76085 (inst/sec) elapsed = 0:0:00:03 / Sat Apr 14 12:10:05 2018
GPGPU-Sim PTX: 300000 instructions simulated : ctaid=(4,3,0) tid=(15,7,0)
GPGPU-Sim PTX: 400000 instructions simulated : ctaid=(2,4,0) tid=(15,13,0)
GPGPU-Sim uArch: cycles simulated: 1500  inst.: 471488 (ipc=314.3) sim_rate=94297 (inst/sec) elapsed = 0:0:00:05 / Sat Apr 14 12:10:07 2018
GPGPU-Sim PTX: 500000 instructions simulated : ctaid=(2,1,0) tid=(15,15,0)
GPGPU-Sim PTX: 600000 instructions simulated : ctaid=(0,4,0) tid=(15,13,0)
GPGPU-Sim PTX: 700000 instructions simulated : ctaid=(3,0,0) tid=(15,13,0)
GPGPU-Sim PTX: 800000 instructions simulated : ctaid=(1,5,0) tid=(5,0,0)
GPGPU-Sim uArch: cycles simulated: 2000  inst.: 796472 (ipc=398.2) sim_rate=99559 (inst/sec) elapsed = 0:0:00:08 / Sat Apr 14 12:10:10 2018
GPGPU-Sim PTX: 900000 instructions simulated : ctaid=(1,6,0) tid=(3,5,0)
GPGPU-Sim uArch: cycles simulated: 2500  inst.: 901920 (ipc=360.8) sim_rate=90192 (inst/sec) elapsed = 0:0:00:10 / Sat Apr 14 12:10:12 2018
GPGPU-Sim PTX: 1000000 instructions simulated : ctaid=(7,0,0) tid=(15,10,0)
GPGPU-Sim uArch: cycles simulated: 3000  inst.: 1036056 (ipc=345.4) sim_rate=86338 (inst/sec) elapsed = 0:0:00:12 / Sat Apr 14 12:10:14 2018
GPGPU-Sim PTX: 1100000 instructions simulated : ctaid=(6,1,0) tid=(3,8,0)
GPGPU-Sim PTX: 1200000 instructions simulated : ctaid=(5,1,0) tid=(15,3,0)
GPGPU-Sim PTX: 1300000 instructions simulated : ctaid=(1,5,0) tid=(15,15,0)
GPGPU-Sim PTX: 1400000 instructions simulated : ctaid=(0,5,0) tid=(15,9,0)
GPGPU-Sim uArch: cycles simulated: 3500  inst.: 1394032 (ipc=398.3) sim_rate=87127 (inst/sec) elapsed = 0:0:00:16 / Sat Apr 14 12:10:18 2018
GPGPU-Sim PTX: 1500000 instructions simulated : ctaid=(2,3,0) tid=(15,13,0)
GPGPU-Sim PTX: 1600000 instructions simulated : ctaid=(0,7,0) tid=(15,11,0)
GPGPU-Sim PTX: 1700000 instructions simulated : ctaid=(4,4,0) tid=(15,5,0)
GPGPU-Sim uArch: cycles simulated: 4000  inst.: 1721456 (ipc=430.4) sim_rate=81974 (inst/sec) elapsed = 0:0:00:21 / Sat Apr 14 12:10:23 2018
GPGPU-Sim PTX: 1800000 instructions simulated : ctaid=(3,3,0) tid=(15,3,0)
GPGPU-Sim PTX: 1900000 instructions simulated : ctaid=(0,6,0) tid=(15,11,0)
GPGPU-Sim uArch: cycles simulated: 4500  inst.: 1884784 (ipc=418.8) sim_rate=75391 (inst/sec) elapsed = 0:0:00:25 / Sat Apr 14 12:10:27 2018
GPGPU-Sim PTX: 2000000 instructions simulated : ctaid=(5,4,0) tid=(4,4,0)
GPGPU-Sim uArch: cycles simulated: 5000  inst.: 2049216 (ipc=409.8) sim_rate=68307 (inst/sec) elapsed = 0:0:00:30 / Sat Apr 14 12:10:32 2018
GPGPU-Sim PTX: 2100000 instructions simulated : ctaid=(2,4,0) tid=(2,15,0)
GPGPU-Sim PTX: 2200000 instructions simulated : ctaid=(6,2,0) tid=(14,9,0)
GPGPU-Sim PTX: 2300000 instructions simulated : ctaid=(2,7,0) tid=(12,6,0)
GPGPU-Sim uArch: cycles simulated: 5500  inst.: 2282400 (ipc=415.0) sim_rate=63400 (inst/sec) elapsed = 0:0:00:36 / Sat Apr 14 12:10:38 2018
GPGPU-Sim PTX: 2400000 instructions simulated : ctaid=(7,1,0) tid=(10,13,0)
GPGPU-Sim PTX: 2500000 instructions simulated : ctaid=(2,6,0) tid=(3,10,0)
GPGPU-Sim uArch: cycles simulated: 6000  inst.: 2511697 (ipc=418.6) sim_rate=58411 (inst/sec) elapsed = 0:0:00:43 / Sat Apr 14 12:10:45 2018
GPGPU-Sim PTX: 2600000 instructions simulated : ctaid=(3,4,0) tid=(11,1,0)
GPGPU-Sim PTX: 2700000 instructions simulated : ctaid=(7,5,0) tid=(2,4,0)
GPGPU-Sim uArch: cycles simulated: 6500  inst.: 2678801 (ipc=412.1) sim_rate=52525 (inst/sec) elapsed = 0:0:00:51 / Sat Apr 14 12:10:53 2018
GPGPU-Sim PTX: 2800000 instructions simulated : ctaid=(6,3,0) tid=(7,11,0)
GPGPU-Sim PTX: 2900000 instructions simulated : ctaid=(2,5,0) tid=(13,6,0)
GPGPU-Sim uArch: cycles simulated: 7000  inst.: 2899335 (ipc=414.2) sim_rate=48322 (inst/sec) elapsed = 0:0:01:00 / Sat Apr 14 12:11:02 2018
GPGPU-Sim PTX: 3000000 instructions simulated : ctaid=(2,1,0) tid=(14,6,0)
GPGPU-Sim PTX: 3100000 instructions simulated : ctaid=(4,3,0) tid=(0,11,0)
GPGPU-Sim PTX: 3200000 instructions simulated : ctaid=(4,6,0) tid=(2,9,0)
GPGPU-Sim PTX: 3300000 instructions simulated : ctaid=(3,4,0) tid=(11,6,0)
GPGPU-Sim uArch: cycles simulated: 7500  inst.: 3233935 (ipc=431.2) sim_rate=46868 (inst/sec) elapsed = 0:0:01:09 / Sat Apr 14 12:11:11 2018
GPGPU-Sim PTX: 3400000 instructions simulated : ctaid=(4,2,0) tid=(10,0,0)
GPGPU-Sim PTX: 3500000 instructions simulated : ctaid=(6,3,0) tid=(12,5,0)
GPGPU-Sim PTX: 3600000 instructions simulated : ctaid=(4,4,0) tid=(4,4,0)
GPGPU-Sim uArch: cycles simulated: 8000  inst.: 3523895 (ipc=440.5) sim_rate=44048 (inst/sec) elapsed = 0:0:01:20 / Sat Apr 14 12:11:22 2018
GPGPU-Sim PTX: 3700000 instructions simulated : ctaid=(4,0,0) tid=(6,7,0)
GPGPU-Sim PTX: 3800000 instructions simulated : ctaid=(7,3,0) tid=(2,8,0)
GPGPU-Sim uArch: cycles simulated: 8500  inst.: 3796982 (ipc=446.7) sim_rate=41725 (inst/sec) elapsed = 0:0:01:31 / Sat Apr 14 12:11:33 2018
GPGPU-Sim PTX: 3900000 instructions simulated : ctaid=(5,2,0) tid=(14,13,0)
GPGPU-Sim PTX: 4000000 instructions simulated : ctaid=(4,1,0) tid=(3,5,0)
GPGPU-Sim PTX: 4100000 instructions simulated : ctaid=(5,0,0) tid=(1,2,0)
GPGPU-Sim uArch: cycles simulated: 9000  inst.: 4080784 (ipc=453.4) sim_rate=39619 (inst/sec) elapsed = 0:0:01:43 / Sat Apr 14 12:11:45 2018
GPGPU-Sim PTX: 4200000 instructions simulated : ctaid=(1,0,0) tid=(6,6,0)
GPGPU-Sim PTX: 4300000 instructions simulated : ctaid=(2,3,0) tid=(12,10,0)
GPGPU-Sim PTX: 4400000 instructions simulated : ctaid=(4,1,0) tid=(8,11,0)
GPGPU-Sim uArch: cycles simulated: 9500  inst.: 4312241 (ipc=453.9) sim_rate=37497 (inst/sec) elapsed = 0:0:01:55 / Sat Apr 14 12:11:57 2018
GPGPU-Sim PTX: 4500000 instructions simulated : ctaid=(2,6,0) tid=(14,13,0)
GPGPU-Sim PTX: 4600000 instructions simulated : ctaid=(6,2,0) tid=(3,11,0)
GPGPU-Sim uArch: cycles simulated: 10000  inst.: 4536547 (ipc=453.7) sim_rate=35441 (inst/sec) elapsed = 0:0:02:08 / Sat Apr 14 12:12:10 2018
GPGPU-Sim PTX: 4700000 instructions simulated : ctaid=(4,3,0) tid=(8,8,0)
GPGPU-Sim PTX: 4800000 instructions simulated : ctaid=(2,1,0) tid=(7,7,0)
GPGPU-Sim PTX: 4900000 instructions simulated : ctaid=(4,2,0) tid=(5,4,0)
GPGPU-Sim uArch: cycles simulated: 10500  inst.: 4811827 (ipc=458.3) sim_rate=33886 (inst/sec) elapsed = 0:0:02:22 / Sat Apr 14 12:12:24 2018
GPGPU-Sim PTX: 5000000 instructions simulated : ctaid=(2,0,0) tid=(8,6,0)
GPGPU-Sim PTX: 5100000 instructions simulated : ctaid=(3,1,0) tid=(8,8,0)
GPGPU-Sim uArch: cycles simulated: 11000  inst.: 5022678 (ipc=456.6) sim_rate=31991 (inst/sec) elapsed = 0:0:02:37 / Sat Apr 14 12:12:39 2018
GPGPU-Sim PTX: 5200000 instructions simulated : ctaid=(2,0,0) tid=(9,10,0)
GPGPU-Sim PTX: 5300000 instructions simulated : ctaid=(5,0,0) tid=(15,2,0)
GPGPU-Sim PTX: 5400000 instructions simulated : ctaid=(6,1,0) tid=(13,12,0)
GPGPU-Sim uArch: cycles simulated: 11500  inst.: 5289967 (ipc=460.0) sim_rate=30755 (inst/sec) elapsed = 0:0:02:52 / Sat Apr 14 12:12:54 2018
GPGPU-Sim PTX: 5500000 instructions simulated : ctaid=(2,2,0) tid=(5,1,0)
GPGPU-Sim PTX: 5600000 instructions simulated : ctaid=(3,0,0) tid=(8,8,0)
GPGPU-Sim uArch: cycles simulated: 12000  inst.: 5467604 (ipc=455.6) sim_rate=28929 (inst/sec) elapsed = 0:0:03:09 / Sat Apr 14 12:13:11 2018
GPGPU-Sim PTX: 5700000 instructions simulated : ctaid=(1,1,0) tid=(6,7,0)
GPGPU-Sim PTX: 5800000 instructions simulated : ctaid=(6,1,0) tid=(8,3,0)
GPGPU-Sim uArch: cycles simulated: 12500  inst.: 5644155 (ipc=451.5) sim_rate=27532 (inst/sec) elapsed = 0:0:03:25 / Sat Apr 14 12:13:27 2018
GPGPU-Sim PTX: 5900000 instructions simulated : ctaid=(1,5,0) tid=(7,11,0)
GPGPU-Sim PTX: 6000000 instructions simulated : ctaid=(7,3,0) tid=(9,6,0)
GPGPU-Sim uArch: cycles simulated: 13000  inst.: 5865591 (ipc=451.2) sim_rate=26303 (inst/sec) elapsed = 0:0:03:43 / Sat Apr 14 12:13:45 2018
GPGPU-Sim uArch: Shader 5 finished CTA #0 (13077,0), 3 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0, start_tid:   0, end_tid: 256, initialized @(13078,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (13091,0), 3 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0, start_tid:   0, end_tid: 256, initialized @(13092,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (13097,0), 3 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0, start_tid:   0, end_tid: 256, initialized @(13098,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (13107,0), 3 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0, start_tid:   0, end_tid: 256, initialized @(13108,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (13117,0), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (13118,0), 3 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (13135,0), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #0 (13140,0), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (13145,0), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (13145,0), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (13150,0), 3 CTAs running
GPGPU-Sim PTX: 6100000 instructions simulated : ctaid=(3,5,0) tid=(8,11,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (13160,0), 3 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (13170,0), 3 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (13172,0), 3 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (13194,0), 3 CTAs running
GPGPU-Sim PTX: 6200000 instructions simulated : ctaid=(5,3,0) tid=(0,8,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (13421,0), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 13500  inst.: 6082457 (ipc=450.6) sim_rate=25134 (inst/sec) elapsed = 0:0:04:02 / Sat Apr 14 12:14:04 2018
GPGPU-Sim uArch: Shader 5 finished CTA #1 (13505,0), 3 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (13511,0), 2 CTAs running
GPGPU-Sim PTX: 6300000 instructions simulated : ctaid=(7,5,0) tid=(0,7,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (13653,0), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (13659,0), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (13665,0), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (13698,0), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (13702,0), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (13742,0), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (13744,0), 3 CTAs running
GPGPU-Sim PTX: 6400000 instructions simulated : ctaid=(0,5,0) tid=(10,6,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (13804,0), 3 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (13837,0), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (13856,0), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (13858,0), 2 CTAs running
GPGPU-Sim PTX: 6500000 instructions simulated : ctaid=(0,6,0) tid=(7,8,0)
GPGPU-Sim uArch: cycles simulated: 14000  inst.: 6362331 (ipc=454.5) sim_rate=24283 (inst/sec) elapsed = 0:0:04:22 / Sat Apr 14 12:14:24 2018
GPGPU-Sim uArch: Shader 12 finished CTA #1 (14040,0), 2 CTAs running
GPGPU-Sim PTX: 6600000 instructions simulated : ctaid=(1,5,0) tid=(15,8,0)
GPGPU-Sim PTX: 6700000 instructions simulated : ctaid=(2,4,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 14500  inst.: 6539698 (ipc=451.0) sim_rate=23190 (inst/sec) elapsed = 0:0:04:42 / Sat Apr 14 12:14:44 2018
GPGPU-Sim PTX: 6800000 instructions simulated : ctaid=(4,6,0) tid=(5,6,0)
GPGPU-Sim PTX: 6900000 instructions simulated : ctaid=(0,5,0) tid=(14,14,0)
GPGPU-Sim uArch: cycles simulated: 15000  inst.: 6784671 (ipc=452.3) sim_rate=22391 (inst/sec) elapsed = 0:0:05:03 / Sat Apr 14 12:15:05 2018
GPGPU-Sim PTX: 7000000 instructions simulated : ctaid=(3,7,0) tid=(0,12,0)
GPGPU-Sim PTX: 7100000 instructions simulated : ctaid=(4,6,0) tid=(4,3,0)
GPGPU-Sim uArch: cycles simulated: 15500  inst.: 6957805 (ipc=448.9) sim_rate=21408 (inst/sec) elapsed = 0:0:05:25 / Sat Apr 14 12:15:27 2018
GPGPU-Sim PTX: 7200000 instructions simulated : ctaid=(7,5,0) tid=(8,5,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (15633,0), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (15737,0), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (15775,0), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (15802,0), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (15854,0), 1 CTAs running
GPGPU-Sim PTX: 7300000 instructions simulated : ctaid=(1,4,0) tid=(14,7,0)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (15861,0), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (15904,0), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (15905,0), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (15919,0), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (15953,0), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (15963,0), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 16000  inst.: 7144994 (ipc=446.6) sim_rate=20590 (inst/sec) elapsed = 0:0:05:47 / Sat Apr 14 12:15:49 2018
GPGPU-Sim uArch: Shader 7 finished CTA #2 (16072,0), 2 CTAs running
GPGPU-Sim PTX: 7400000 instructions simulated : ctaid=(3,7,0) tid=(8,11,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (16197,0), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (16252,0), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (16302,0), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 16500  inst.: 7285811 (ipc=441.6) sim_rate=19691 (inst/sec) elapsed = 0:0:06:10 / Sat Apr 14 12:16:12 2018
GPGPU-Sim PTX: 7500000 instructions simulated : ctaid=(7,6,0) tid=(15,9,0)
GPGPU-Sim PTX: 7600000 instructions simulated : ctaid=(6,6,0) tid=(7,10,0)
GPGPU-Sim uArch: cycles simulated: 17000  inst.: 7408704 (ipc=435.8) sim_rate=18803 (inst/sec) elapsed = 0:0:06:34 / Sat Apr 14 12:16:36 2018
GPGPU-Sim uArch: Shader 0 finished CTA #3 (17040,0), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (last released kernel 1 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 14 finished CTA #3 (17181,0), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (last released kernel 1 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 12 finished CTA #3 (17195,0), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (last released kernel 1 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 13 finished CTA #3 (17221,0), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (last released kernel 1 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 6 finished CTA #3 (17251,0), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (last released kernel 1 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 3 finished CTA #3 (17351,0), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (last released kernel 1 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 1 finished CTA #3 (17378,0), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (last released kernel 1 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 2 finished CTA #3 (17409,0), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (last released kernel 1 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: cycles simulated: 17500  inst.: 7480204 (ipc=427.4) sim_rate=18200 (inst/sec) elapsed = 0:0:06:51 / Sat Apr 14 12:16:53 2018
GPGPU-Sim uArch: Shader 11 finished CTA #3 (17518,0), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (last released kernel 1 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 9 finished CTA #3 (17556,0), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (last released kernel 1 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 10 finished CTA #3 (17560,0), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (last released kernel 1 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim PTX: 7700000 instructions simulated : ctaid=(7,7,0) tid=(11,9,0)
GPGPU-Sim uArch: cycles simulated: 18000  inst.: 7539532 (ipc=418.9) sim_rate=17994 (inst/sec) elapsed = 0:0:06:59 / Sat Apr 14 12:17:01 2018
GPGPU-Sim uArch: Shader 4 finished CTA #3 (18024,0), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #3 (18032,0), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #3 (18035,0), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #3 (18106,0), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 18500  inst.: 7577538 (ipc=409.6) sim_rate=17787 (inst/sec) elapsed = 0:0:07:06 / Sat Apr 14 12:17:08 2018
GPGPU-Sim PTX: 7800000 instructions simulated : ctaid=(5,7,0) tid=(5,2,0)
GPGPU-Sim uArch: cycles simulated: 19000  inst.: 7607098 (ipc=400.4) sim_rate=17568 (inst/sec) elapsed = 0:0:07:13 / Sat Apr 14 12:17:15 2018
GPGPU-Sim uArch: cycles simulated: 19500  inst.: 7648590 (ipc=392.2) sim_rate=17343 (inst/sec) elapsed = 0:0:07:21 / Sat Apr 14 12:17:23 2018
GPGPU-Sim uArch: cycles simulated: 20000  inst.: 7679463 (ipc=384.0) sim_rate=17141 (inst/sec) elapsed = 0:0:07:28 / Sat Apr 14 12:17:30 2018
GPGPU-Sim PTX: 7900000 instructions simulated : ctaid=(7,7,0) tid=(8,11,0)
GPGPU-Sim uArch: cycles simulated: 20500  inst.: 7698531 (ipc=375.5) sim_rate=16882 (inst/sec) elapsed = 0:0:07:36 / Sat Apr 14 12:17:38 2018
GPGPU-Sim uArch: Shader 8 finished CTA #0 (20692,0), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (last released kernel 1 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 5 finished CTA #0 (20724,0), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (last released kernel 1 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 7 finished CTA #0 (20750,0), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (last released kernel 1 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 4 finished CTA #0 (20759,0), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (last released kernel 1 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: GPU detected kernel 1 '_Z14calculate_tempiPfS_iiiiffffff' finished on shader 4.
Destroy streams for kernel 1: size 0
kernel_name = _Z14calculate_tempiPfS_iiiiffffff 
kernel_launch_uid = 1 
gpu_sim_cycle = 20760
gpu_sim_insn = 7699119
gpu_ipc =     370.8632
gpu_tot_sim_cycle = 20760
gpu_tot_sim_insn = 7699119
gpu_tot_ipc =     370.8632
gpu_tot_issued_cta = 64
max_total_param_size = 0
gpu_stall_dramfull = 5393
gpu_stall_icnt2sh    = 7412
gpu_total_sim_rate=16773
RFC_cache:
	RFC_total_cache_accesses = 433328
	RFC_total_cache_misses = 136626
	RFC_total_cache_miss_rate = 0.3153
	RFC_total_cache_pending_hits = 0
	RFC_total_cache_reservation_fails = 0

========= Core cache stats =========
L1I_cache:

GPGPU-Sim PTX: cudaLaunch for 0x0x400fa0 (mode=performance simulation) on stream 0
	L1I_total_cache_accesses = 186836
	L1I_total_cache_misses = 5696
	L1I_total_cache_miss_rate = 0.0305
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 142, Miss = 56, Miss_rate = 0.394, Pending_hits = 72, Reservation_fails = 0
	L1D_cache_core[1]: Access = 142, Miss = 60, Miss_rate = 0.423, Pending_hits = 68, Reservation_fails = 0
	L1D_cache_core[2]: Access = 143, Miss = 58, Miss_rate = 0.406, Pending_hits = 69, Reservation_fails = 0
	L1D_cache_core[3]: Access = 146, Miss = 59, Miss_rate = 0.404, Pending_hits = 72, Reservation_fails = 0
	L1D_cache_core[4]: Access = 162, Miss = 58, Miss_rate = 0.358, Pending_hits = 70, Reservation_fails = 0
	L1D_cache_core[5]: Access = 168, Miss = 56, Miss_rate = 0.333, Pending_hits = 72, Reservation_fails = 0
	L1D_cache_core[6]: Access = 144, Miss = 57, Miss_rate = 0.396, Pending_hits = 72, Reservation_fails = 0
	L1D_cache_core[7]: Access = 166, Miss = 58, Miss_rate = 0.349, Pending_hits = 70, Reservation_fails = 0
	L1D_cache_core[8]: Access = 162, Miss = 59, Miss_rate = 0.364, Pending_hits = 68, Reservation_fails = 0
	L1D_cache_core[9]: Access = 146, Miss = 58, Miss_rate = 0.397, Pending_hits = 72, Reservation_fails = 0
	L1D_cache_core[10]: Access = 144, Miss = 58, Miss_rate = 0.403, Pending_hits = 70, Reservation_fails = 0
	L1D_cache_core[11]: Access = 146, Miss = 59, Miss_rate = 0.404, Pending_hits = 72, Reservation_fails = 0
	L1D_cache_core[12]: Access = 138, Miss = 56, Miss_rate = 0.406, Pending_hits = 68, Reservation_fails = 0
	L1D_cache_core[13]: Access = 140, Miss = 57, Miss_rate = 0.407, Pending_hits = 70, Reservation_fails = 0
	L1D_cache_core[14]: Access = 142, Miss = 56, Miss_rate = 0.394, Pending_hits = 72, Reservation_fails = 0
	L1D_total_cache_accesses = 2231
	L1D_total_cache_misses = 865
	L1D_total_cache_miss_rate = 0.3877
	L1D_total_cache_pending_hits = 1057
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.001
	L1D_cache_fill_port_util = 0.003
L1C_cache:
	L1C_total_cache_accesses = 29976
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0160
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3420
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 296779
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1057
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 137484
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 29496
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3420
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 232
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 7
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 181140
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5696
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
500, 671, 762, 825, 825, 762, 671, 579, 579, 669, 759, 822, 822, 759, 669, 579, 579, 669, 759, 822, 822, 759, 669, 579, 579, 669, 759, 822, 500, 500, 500, 500, 
gpgpu_n_tot_thrd_icount = 11177344
gpgpu_n_tot_w_icount = 349292
gpgpu_n_stall_shd_mem = 4667
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 858
gpgpu_n_mem_write_global = 239
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 23328
gpgpu_n_store_insn = 900
gpgpu_n_shmem_insn = 270045
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 727332
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3420
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3420
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1247
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:58038	W0_Idle:49536	W0_Scoreboard:90334	W1:0	W2:86	W3:644	W4:1573	W5:1242	W6:4724	W7:1164	W8:31150	W9:1164	W10:5150	W11:565	W12:30256	W13:565	W14:5564	W15:25	W16:33716	W17:12	W18:3266	W19:12	W20:32278	W21:12	W22:1932	W23:0	W24:33336	W25:0	W26:1932	W27:0	W28:30796	W29:0	W30:0	W31:0	W32:128128
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 6864 {8:858,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 13080 {40:185,72:26,136:28,}
traffic_breakdown_coretomem[INST_ACC_R] = 2120 {8:265,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 116688 {136:858,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1912 {8:239,}
traffic_breakdown_memtocore[INST_ACC_R] = 36040 {136:265,}
maxmrqlatency = 11 
maxdqlatency = 0 
maxmflatency = 629 
averagemflatency = 320 
max_icnt2mem_latency = 400 
max_icnt2sh_latency = 20759 
mrq_lat_table:63 	4 	2 	7 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	396 	602 	114 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	840 	230 	163 	80 	38 	26 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	40 	502 	306 	25 	0 	0 	0 	0 	0 	0 	179 	60 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	9 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       300      4474         0         0         0         0         0         0         0         0      2159      2135         0         0         0         0 
dram[1]:      1296      6877         0         0         0         0         0         0         0         0      2157      2132         0         0         0         0 
dram[2]:      1618     12800         0         0         0         0         0         0         0         0      2171      2138         0         0         0         0 
dram[3]:      3322         0         0         0         0         0         0         0         0         0      2169      2143         0         0         0         0 
dram[4]:      4124         0         0         0         0         0         0         0         0         0      2131      2153         0         0         0         0 
dram[5]:      5388         0         0         0         0         0         0         0         0         0      2125      2151         0         0         0         0 
average row accesses per activate:
dram[0]:  1.000000  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  4.000000  5.000000      -nan      -nan      -nan      -nan 
dram[1]:  2.000000  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  4.000000  6.000000      -nan      -nan      -nan      -nan 
dram[2]:  2.000000  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  4.000000  6.000000      -nan      -nan      -nan      -nan 
dram[3]:  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  4.000000  5.000000      -nan      -nan      -nan      -nan 
dram[4]:  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  6.000000  4.000000      -nan      -nan      -nan      -nan 
dram[5]:  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  6.000000  4.000000      -nan      -nan      -nan      -nan 
average row locality = 76/23 = 3.304348
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         3         2         0         0         0         0         0         0         0         0         4         5         0         0         0         0 
dram[1]:         2         2         0         0         0         0         0         0         0         0         4         6         0         0         0         0 
dram[2]:         2         1         0         0         0         0         0         0         0         0         4         6         0         0         0         0 
dram[3]:         2         0         0         0         0         0         0         0         0         0         4         5         0         0         0         0 
dram[4]:         2         0         0         0         0         0         0         0         0         0         6         4         0         0         0         0 
dram[5]:         2         0         0         0         0         0         0         0         0         0         6         4         0         0         0         0 
total reads: 76
min_bank_accesses = 0!
chip skew: 14/11 = 1.27
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:       1300         0    none      none      none      none      none      none      none      none        6285      6170    none      none      none      none  
dram[1]:          0         0    none      none      none      none      none      none      none      none        6055      4345    none      none      none      none  
dram[2]:          0         0    none      none      none      none      none      none      none      none        5663      4746    none      none      none      none  
dram[3]:          0    none      none      none      none      none      none      none      none      none        5039      4610    none      none      none      none  
dram[4]:          0    none      none      none      none      none      none      none      none      none        7919      7084    none      none      none      none  
dram[5]:          0    none      none      none      none      none      none      none      none      none        8353      6174    none      none      none      none  
maximum mf latency per bank:
dram[0]:        278         0         0         0         0         0         0         0         0         0       540       580         0         0         0         0
dram[1]:          0         0         0         0         0         0         0         0         0         0       508       389         0         0         0         0
dram[2]:          0         0         0         0         0         0         0         0         0         0       531       542         0         0         0         0
dram[3]:          0         0         0         0         0         0         0         0         0         0       388       500         0         0         0         0
dram[4]:          0         0         0         0         0         0         0         0         0         0       617       566         0         0         0         0
dram[5]:          0         0         0         0         0         0         0         0         0         0       629       570         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=27402 n_nop=27366 n_act=6 n_pre=2 n_req=14 n_rd=28 n_write=0 bw_util=0.002044
n_activity=328 dram_eff=0.1707
bk0: 6a 27329i bk1: 4a 27379i bk2: 0a 27402i bk3: 0a 27402i bk4: 0a 27402i bk5: 0a 27402i bk6: 0a 27403i bk7: 0a 27403i bk8: 0a 27404i bk9: 0a 27404i bk10: 8a 27369i bk11: 10a 27355i bk12: 0a 27400i bk13: 0a 27400i bk14: 0a 27401i bk15: 0a 27401i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000875848
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=27402 n_nop=27370 n_act=4 n_pre=0 n_req=14 n_rd=28 n_write=0 bw_util=0.002044
n_activity=278 dram_eff=0.2014
bk0: 4a 27381i bk1: 4a 27381i bk2: 0a 27400i bk3: 0a 27402i bk4: 0a 27402i bk5: 0a 27403i bk6: 0a 27403i bk7: 0a 27403i bk8: 0a 27404i bk9: 0a 27404i bk10: 8a 27375i bk11: 12a 27361i bk12: 0a 27400i bk13: 0a 27400i bk14: 0a 27401i bk15: 0a 27401i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000437924
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=27402 n_nop=27372 n_act=4 n_pre=0 n_req=13 n_rd=26 n_write=0 bw_util=0.001898
n_activity=252 dram_eff=0.2063
bk0: 4a 27382i bk1: 2a 27385i bk2: 0a 27401i bk3: 0a 27401i bk4: 0a 27402i bk5: 0a 27402i bk6: 0a 27403i bk7: 0a 27403i bk8: 0a 27404i bk9: 0a 27404i bk10: 8a 27373i bk11: 12a 27361i bk12: 0a 27400i bk13: 0a 27400i bk14: 0a 27401i bk15: 0a 27401i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000583899
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=27402 n_nop=27377 n_act=3 n_pre=0 n_req=11 n_rd=22 n_write=0 bw_util=0.001606
n_activity=210 dram_eff=0.2095
bk0: 4a 27381i bk1: 0a 27401i bk2: 0a 27402i bk3: 0a 27402i bk4: 0a 27402i bk5: 0a 27402i bk6: 0a 27402i bk7: 0a 27403i bk8: 0a 27404i bk9: 0a 27404i bk10: 8a 27375i bk11: 10a 27365i bk12: 0a 27400i bk13: 0a 27400i bk14: 0a 27401i bk15: 0a 27401i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000401431
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=27402 n_nop=27375 n_act=3 n_pre=0 n_req=12 n_rd=24 n_write=0 bw_util=0.001752
n_activity=205 dram_eff=0.2341
bk0: 4a 27381i bk1: 0a 27401i bk2: 0a 27401i bk3: 0a 27401i bk4: 0a 27402i bk5: 0a 27403i bk6: 0a 27403i bk7: 0a 27403i bk8: 0a 27403i bk9: 0a 27403i bk10: 12a 27364i bk11: 8a 27369i bk12: 0a 27400i bk13: 0a 27401i bk14: 0a 27402i bk15: 0a 27402i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.00102182
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=27402 n_nop=27375 n_act=3 n_pre=0 n_req=12 n_rd=24 n_write=0 bw_util=0.001752
n_activity=201 dram_eff=0.2388
bk0: 4a 27381i bk1: 0a 27401i bk2: 0a 27401i bk3: 0a 27401i bk4: 0a 27402i bk5: 0a 27403i bk6: 0a 27403i bk7: 0a 27403i bk8: 0a 27403i bk9: 0a 27403i bk10: 12a 27363i bk11: 8a 27369i bk12: 0a 27400i bk13: 0a 27401i bk14: 0a 27402i bk15: 0a 27402i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000510912

========= L2 cache stats =========
L2_cache_bank[0]: Access = 126, Miss = 7, Miss_rate = 0.056, Pending_hits = 19, Reservation_fails = 554
L2_cache_bank[1]: Access = 118, Miss = 7, Miss_rate = 0.059, Pending_hits = 21, Reservation_fails = 583
L2_cache_bank[2]: Access = 107, Miss = 6, Miss_rate = 0.056, Pending_hits = 18, Reservation_fails = 596
L2_cache_bank[3]: Access = 137, Miss = 8, Miss_rate = 0.058, Pending_hits = 24, Reservation_fails = 346
L2_cache_bank[4]: Access = 111, Miss = 6, Miss_rate = 0.054, Pending_hits = 16, Reservation_fails = 373
L2_cache_bank[5]: Access = 124, Miss = 7, Miss_rate = 0.056, Pending_hits = 21, Reservation_fails = 345
L2_cache_bank[6]: Access = 107, Miss = 6, Miss_rate = 0.056, Pending_hits = 18, Reservation_fails = 453
L2_cache_bank[7]: Access = 86, Miss = 5, Miss_rate = 0.058, Pending_hits = 12, Reservation_fails = 199
L2_cache_bank[8]: Access = 154, Miss = 8, Miss_rate = 0.052, Pending_hits = 21, Reservation_fails = 493
L2_cache_bank[9]: Access = 77, Miss = 4, Miss_rate = 0.052, Pending_hits = 12, Reservation_fails = 189
L2_cache_bank[10]: Access = 154, Miss = 8, Miss_rate = 0.052, Pending_hits = 19, Reservation_fails = 436
L2_cache_bank[11]: Access = 76, Miss = 4, Miss_rate = 0.053, Pending_hits = 11, Reservation_fails = 190
L2_total_cache_accesses = 1377
L2_total_cache_misses = 76
L2_total_cache_miss_rate = 0.0552
L2_total_cache_pending_hits = 212
L2_total_cache_reservation_fails = 4757
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 642
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 158
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 58
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 3037
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 109
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 239
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 197
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 51
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 17
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 1611
L2_cache_data_port_util = 0.015
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=5899
icnt_total_pkts_simt_to_mem=1726
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 19.4858
	minimum = 6
	maximum = 278
Network latency average = 15.9129
	minimum = 6
	maximum = 278
Slowest packet = 638
Flit latency average = 13.7512
	minimum = 6
	maximum = 278
Slowest flit = 1128
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00491329
	minimum = 0.00366089 (at node 26)
	maximum = 0.00741811 (at node 23)
Accepted packet rate average = 0.00491329
	minimum = 0.00366089 (at node 26)
	maximum = 0.00741811 (at node 23)
Injected flit rate average = 0.0136034
	minimum = 0.00515414 (at node 0)
	maximum = 0.0305395 (at node 23)
Accepted flit rate average= 0.0136034
	minimum = 0.00491329 (at node 24)
	maximum = 0.0197977 (at node 8)
Injected packet length average = 2.7687
Accepted packet length average = 2.7687
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (3 samples)
	minimum = nan (3 samples)
	maximum = -nan (3 samples)
Network latency average = -nan (3 samples)
	minimum = nan (3 samples)
	maximum = -nan (3 samples)
Flit latency average = -nan (3 samples)
	minimum = nan (3 samples)
	maximum = -nan (3 samples)
Fragmentation average = -nan (3 samples)
	minimum = nan (3 samples)
	maximum = -nan (3 samples)
Injected packet rate average = -nan (3 samples)
	minimum = -nan (3 samples)
	maximum = -nan (3 samples)
Accepted packet rate average = -nan (3 samples)
	minimum = -nan (3 samples)
	maximum = -nan (3 samples)
Injected flit rate average = -nan (3 samples)
	minimum = -nan (3 samples)
	maximum = -nan (3 samples)
Accepted flit rate average = -nan (3 samples)
	minimum = -nan (3 samples)
	maximum = -nan (3 samples)
Injected packet size average = -nan (3 samples)
Accepted packet size average = -nan (3 samples)
Hops average = -nan (3 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 7 min, 39 sec (459 sec)
gpgpu_simulation_rate = 16773 (inst/sec)
gpgpu_simulation_rate = 45 (cycle/sec)
GPGPU-Sim PTX: pushing kernel '_Z14calculate_tempiPfS_iiiiffffff' to stream 0, gridDim= (8,8,1) blockDim = (16,16,1) 
GPGPU-Sim uArch: Shader 5 bind to kernel 2 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  5, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,20760)
GPGPU-Sim uArch: Shader 6 bind to kernel 2 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  6, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,20760)
GPGPU-Sim uArch: Shader 7 bind to kernel 2 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  7, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,20760)
GPGPU-Sim uArch: Shader 8 bind to kernel 2 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  8, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,20760)
GPGPU-Sim uArch: Shader 9 bind to kernel 2 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  9, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,20760)
GPGPU-Sim uArch: Shader 10 bind to kernel 2 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core: 10, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,20760)
GPGPU-Sim uArch: Shader 11 bind to kernel 2 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core: 11, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,20760)
GPGPU-Sim uArch: Shader 12 bind to kernel 2 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core: 12, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,20760)
GPGPU-Sim uArch: Shader 13 bind to kernel 2 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core: 13, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,20760)
GPGPU-Sim uArch: Shader 14 bind to kernel 2 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core: 14, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,20760)
GPGPU-Sim uArch: Shader 0 bind to kernel 2 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  0, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,20760)
GPGPU-Sim uArch: Shader 1 bind to kernel 2 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  1, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,20760)
GPGPU-Sim uArch: Shader 2 bind to kernel 2 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  2, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,20760)
GPGPU-Sim uArch: Shader 3 bind to kernel 2 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  3, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,20760)
GPGPU-Sim uArch: Shader 4 bind to kernel 2 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  4, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,20760)
GPGPU-Sim uArch: core:  5, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,20760)
GPGPU-Sim uArch: core:  6, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,20760)
GPGPU-Sim uArch: core:  7, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,20760)
GPGPU-Sim uArch: core:  8, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,20760)
GPGPU-Sim uArch: core:  9, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,20760)
GPGPU-Sim uArch: core: 10, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,20760)
GPGPU-Sim uArch: core: 11, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,20760)
GPGPU-Sim uArch: core: 12, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,20760)
GPGPU-Sim uArch: core: 13, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,20760)
GPGPU-Sim uArch: core: 14, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,20760)
GPGPU-Sim uArch: core:  0, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,20760)
GPGPU-Sim uArch: core:  1, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,20760)
GPGPU-Sim uArch: core:  2, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,20760)
GPGPU-Sim uArch: core:  3, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,20760)
GPGPU-Sim uArch: core:  4, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,20760)
GPGPU-Sim uArch: core:  5, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,20760)
GPGPU-Sim uArch: core:  6, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,20760)
GPGPU-Sim uArch: core:  7, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,20760)
GPGPU-Sim uArch: core:  8, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,20760)
GPGPU-Sim uArch: core:  9, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,20760)
GPGPU-Sim uArch: core: 10, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,20760)
GPGPU-Sim uArch: core: 11, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,20760)
GPGPU-Sim uArch: core: 12, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,20760)
GPGPU-Sim uArch: core: 13, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,20760)
GPGPU-Sim uArch: core: 14, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,20760)
GPGPU-Sim uArch: core:  0, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,20760)
GPGPU-Sim uArch: core:  1, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,20760)
GPGPU-Sim uArch: core:  2, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,20760)
GPGPU-Sim uArch: core:  3, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,20760)
GPGPU-Sim uArch: core:  4, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,20760)
GPGPU-Sim uArch: core:  5, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,20760)
GPGPU-Sim uArch: core:  6, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,20760)
GPGPU-Sim uArch: core:  7, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,20760)
GPGPU-Sim uArch: core:  8, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,20760)
GPGPU-Sim uArch: core:  9, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,20760)
GPGPU-Sim uArch: core: 10, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,20760)
GPGPU-Sim uArch: core: 11, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,20760)
GPGPU-Sim uArch: core: 12, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,20760)
GPGPU-Sim uArch: core: 13, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,20760)
GPGPU-Sim uArch: core: 14, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,20760)
GPGPU-Sim uArch: core:  0, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,20760)
GPGPU-Sim uArch: core:  1, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,20760)
GPGPU-Sim uArch: core:  2, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,20760)
GPGPU-Sim uArch: core:  3, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,20760)
GPGPU-Sim uArch: core:  4, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,20760)
GPGPU-Sim PTX: 8000000 instructions simulated : ctaid=(5,1,0) tid=(14,8,0)
GPGPU-Sim PTX: 8100000 instructions simulated : ctaid=(6,4,0) tid=(14,6,0)
GPGPU-Sim uArch: cycles simulated: 21260  inst.: 7898895 (ipc=399.6) sim_rate=16320 (inst/sec) elapsed = 0:0:08:04 / Sat Apr 14 12:18:06 2018
GPGPU-Sim PTX: 8200000 instructions simulated : ctaid=(0,3,0) tid=(14,0,0)
GPGPU-Sim PTX: 8300000 instructions simulated : ctaid=(2,5,0) tid=(2,8,0)
GPGPU-Sim uArch: cycles simulated: 21760  inst.: 8152351 (ipc=453.2) sim_rate=15985 (inst/sec) elapsed = 0:0:08:30 / Sat Apr 14 12:18:32 2018
GPGPU-Sim PTX: 8400000 instructions simulated : ctaid=(1,1,0) tid=(4,2,0)
GPGPU-Sim PTX: 8500000 instructions simulated : ctaid=(0,5,0) tid=(2,12,0)
GPGPU-Sim PTX: 8600000 instructions simulated : ctaid=(3,2,0) tid=(2,15,0)
GPGPU-Sim PTX: 8700000 instructions simulated : ctaid=(1,4,0) tid=(6,13,0)
GPGPU-Sim uArch: cycles simulated: 22260  inst.: 8504515 (ipc=536.9) sim_rate=15837 (inst/sec) elapsed = 0:0:08:57 / Sat Apr 14 12:18:59 2018
GPGPU-Sim PTX: 8800000 instructions simulated : ctaid=(1,5,0) tid=(6,10,0)
GPGPU-Sim PTX: 8900000 instructions simulated : ctaid=(5,1,0) tid=(14,4,0)
GPGPU-Sim PTX: 9000000 instructions simulated : ctaid=(0,1,0) tid=(6,0,0)
GPGPU-Sim PTX: 9100000 instructions simulated : ctaid=(5,6,0) tid=(6,7,0)
GPGPU-Sim uArch: cycles simulated: 22760  inst.: 8892835 (ipc=596.9) sim_rate=15739 (inst/sec) elapsed = 0:0:09:25 / Sat Apr 14 12:19:27 2018
GPGPU-Sim PTX: 9200000 instructions simulated : ctaid=(3,2,0) tid=(2,5,0)
GPGPU-Sim PTX: 9300000 instructions simulated : ctaid=(5,0,0) tid=(1,11,0)
GPGPU-Sim PTX: 9400000 instructions simulated : ctaid=(2,3,0) tid=(0,10,0)
GPGPU-Sim PTX: 9500000 instructions simulated : ctaid=(4,1,0) tid=(13,12,0)
GPGPU-Sim uArch: cycles simulated: 23260  inst.: 9255542 (ipc=622.6) sim_rate=15581 (inst/sec) elapsed = 0:0:09:54 / Sat Apr 14 12:19:56 2018
GPGPU-Sim PTX: 9600000 instructions simulated : ctaid=(2,0,0) tid=(13,9,0)
GPGPU-Sim PTX: 9700000 instructions simulated : ctaid=(6,0,0) tid=(4,12,0)
GPGPU-Sim uArch: cycles simulated: 23760  inst.: 9528227 (ipc=609.7) sim_rate=15269 (inst/sec) elapsed = 0:0:10:24 / Sat Apr 14 12:20:26 2018
GPGPU-Sim PTX: 9800000 instructions simulated : ctaid=(5,0,0) tid=(2,6,0)
GPGPU-Sim PTX: 9900000 instructions simulated : ctaid=(3,1,0) tid=(12,2,0)
GPGPU-Sim PTX: 10000000 instructions simulated : ctaid=(0,5,0) tid=(8,1,0)
GPGPU-Sim PTX: 10100000 instructions simulated : ctaid=(6,3,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 24260  inst.: 9852790 (ipc=615.3) sim_rate=15065 (inst/sec) elapsed = 0:0:10:54 / Sat Apr 14 12:20:56 2018
GPGPU-Sim PTX: 10200000 instructions simulated : ctaid=(5,4,0) tid=(9,9,0)
GPGPU-Sim PTX: 10300000 instructions simulated : ctaid=(1,2,0) tid=(13,11,0)
GPGPU-Sim PTX: 10400000 instructions simulated : ctaid=(7,1,0) tid=(3,6,0)
GPGPU-Sim uArch: cycles simulated: 24760  inst.: 10163115 (ipc=616.0) sim_rate=14836 (inst/sec) elapsed = 0:0:11:25 / Sat Apr 14 12:21:27 2018
GPGPU-Sim PTX: 10500000 instructions simulated : ctaid=(4,1,0) tid=(7,5,0)
GPGPU-Sim PTX: 10600000 instructions simulated : ctaid=(0,0,0) tid=(8,0,0)
GPGPU-Sim PTX: 10700000 instructions simulated : ctaid=(5,1,0) tid=(6,7,0)
GPGPU-Sim uArch: cycles simulated: 25260  inst.: 10485686 (ipc=619.2) sim_rate=14624 (inst/sec) elapsed = 0:0:11:57 / Sat Apr 14 12:21:59 2018
GPGPU-Sim PTX: 10800000 instructions simulated : ctaid=(1,1,0) tid=(8,7,0)
GPGPU-Sim PTX: 10900000 instructions simulated : ctaid=(3,1,0) tid=(7,11,0)
GPGPU-Sim uArch: cycles simulated: 25760  inst.: 10707177 (ipc=601.6) sim_rate=14276 (inst/sec) elapsed = 0:0:12:30 / Sat Apr 14 12:22:32 2018
GPGPU-Sim PTX: 11000000 instructions simulated : ctaid=(1,0,0) tid=(7,10,0)
GPGPU-Sim PTX: 11100000 instructions simulated : ctaid=(1,3,0) tid=(12,6,0)
GPGPU-Sim PTX: 11200000 instructions simulated : ctaid=(7,3,0) tid=(12,10,0)
GPGPU-Sim PTX: 11300000 instructions simulated : ctaid=(5,2,0) tid=(5,11,0)
GPGPU-Sim uArch: cycles simulated: 26260  inst.: 10995880 (ipc=599.4) sim_rate=14043 (inst/sec) elapsed = 0:0:13:03 / Sat Apr 14 12:23:05 2018
GPGPU-Sim PTX: 11400000 instructions simulated : ctaid=(7,2,0) tid=(13,3,0)
GPGPU-Sim PTX: 11500000 instructions simulated : ctaid=(2,4,0) tid=(11,11,0)
GPGPU-Sim uArch: cycles simulated: 26760  inst.: 11231981 (ipc=588.8) sim_rate=13747 (inst/sec) elapsed = 0:0:13:37 / Sat Apr 14 12:23:39 2018
GPGPU-Sim PTX: 11600000 instructions simulated : ctaid=(5,0,0) tid=(7,13,0)
GPGPU-Sim PTX: 11700000 instructions simulated : ctaid=(7,5,0) tid=(0,11,0)
GPGPU-Sim uArch: cycles simulated: 27260  inst.: 11463478 (ipc=579.1) sim_rate=13454 (inst/sec) elapsed = 0:0:14:12 / Sat Apr 14 12:24:14 2018
GPGPU-Sim PTX: 11800000 instructions simulated : ctaid=(1,2,0) tid=(13,3,0)
GPGPU-Sim PTX: 11900000 instructions simulated : ctaid=(2,1,0) tid=(7,8,0)
GPGPU-Sim PTX: 12000000 instructions simulated : ctaid=(5,0,0) tid=(1,6,0)
GPGPU-Sim uArch: cycles simulated: 27760  inst.: 11691242 (ipc=570.3) sim_rate=13165 (inst/sec) elapsed = 0:0:14:48 / Sat Apr 14 12:24:50 2018
GPGPU-Sim PTX: 12100000 instructions simulated : ctaid=(5,4,0) tid=(15,6,0)
GPGPU-Sim PTX: 12200000 instructions simulated : ctaid=(3,3,0) tid=(5,7,0)
GPGPU-Sim uArch: cycles simulated: 28260  inst.: 11914249 (ipc=562.0) sim_rate=12880 (inst/sec) elapsed = 0:0:15:25 / Sat Apr 14 12:25:27 2018
GPGPU-Sim PTX: 12300000 instructions simulated : ctaid=(2,2,0) tid=(3,5,0)
GPGPU-Sim PTX: 12400000 instructions simulated : ctaid=(3,0,0) tid=(3,3,0)
GPGPU-Sim PTX: 12500000 instructions simulated : ctaid=(0,6,0) tid=(12,9,0)
GPGPU-Sim uArch: cycles simulated: 28760  inst.: 12184072 (ipc=560.6) sim_rate=12665 (inst/sec) elapsed = 0:0:16:02 / Sat Apr 14 12:26:04 2018
GPGPU-Sim PTX: 12600000 instructions simulated : ctaid=(1,1,0) tid=(0,0,0)
GPGPU-Sim PTX: 12700000 instructions simulated : ctaid=(5,4,0) tid=(4,12,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (8331,20760), 3 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0, start_tid:   0, end_tid: 256, initialized @(8332,20760)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (8363,20760), 3 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0, start_tid:   0, end_tid: 256, initialized @(8364,20760)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (8387,20760), 3 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0, start_tid:   0, end_tid: 256, initialized @(8388,20760)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (8392,20760), 3 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0, start_tid:   0, end_tid: 256, initialized @(8393,20760)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (8393,20760), 3 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (8404,20760), 3 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (8421,20760), 3 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (8437,20760), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (8455,20760), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (8476,20760), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 29260  inst.: 12447873 (ipc=558.7) sim_rate=12435 (inst/sec) elapsed = 0:0:16:41 / Sat Apr 14 12:26:43 2018
GPGPU-Sim PTX: 12800000 instructions simulated : ctaid=(0,7,0) tid=(4,11,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (8550,20760), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #0 (8661,20760), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (8669,20760), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (8677,20760), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (8694,20760), 3 CTAs running
GPGPU-Sim PTX: 12900000 instructions simulated : ctaid=(7,1,0) tid=(13,7,0)
GPGPU-Sim PTX: 13000000 instructions simulated : ctaid=(5,2,0) tid=(10,9,0)
GPGPU-Sim uArch: cycles simulated: 29760  inst.: 12708495 (ipc=556.6) sim_rate=12219 (inst/sec) elapsed = 0:0:17:20 / Sat Apr 14 12:27:22 2018
GPGPU-Sim PTX: 13100000 instructions simulated : ctaid=(5,4,0) tid=(8,9,0)
GPGPU-Sim PTX: 13200000 instructions simulated : ctaid=(4,4,0) tid=(10,3,0)
GPGPU-Sim PTX: 13300000 instructions simulated : ctaid=(1,5,0) tid=(6,5,0)
GPGPU-Sim uArch: cycles simulated: 30260  inst.: 12954518 (ipc=553.2) sim_rate=11994 (inst/sec) elapsed = 0:0:18:00 / Sat Apr 14 12:28:02 2018
GPGPU-Sim PTX: 13400000 instructions simulated : ctaid=(4,4,0) tid=(10,13,0)
GPGPU-Sim PTX: 13500000 instructions simulated : ctaid=(5,2,0) tid=(9,15,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (9968,20760), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 30760  inst.: 13197479 (ipc=549.8) sim_rate=11762 (inst/sec) elapsed = 0:0:18:42 / Sat Apr 14 12:28:44 2018
GPGPU-Sim uArch: Shader 5 finished CTA #1 (10003,20760), 2 CTAs running
GPGPU-Sim PTX: 13600000 instructions simulated : ctaid=(4,5,0) tid=(5,13,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (10157,20760), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (10158,20760), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (10162,20760), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (10214,20760), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (10241,20760), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (10263,20760), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (10297,20760), 3 CTAs running
GPGPU-Sim PTX: 13700000 instructions simulated : ctaid=(6,3,0) tid=(9,6,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (10306,20760), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (10339,20760), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (10354,20760), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (10388,20760), 3 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (10405,20760), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (10452,20760), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 31260  inst.: 13412399 (ipc=544.1) sim_rate=11532 (inst/sec) elapsed = 0:0:19:23 / Sat Apr 14 12:29:25 2018
GPGPU-Sim PTX: 13800000 instructions simulated : ctaid=(7,4,0) tid=(2,4,0)
GPGPU-Sim PTX: 13900000 instructions simulated : ctaid=(3,5,0) tid=(10,4,0)
GPGPU-Sim PTX: 14000000 instructions simulated : ctaid=(5,5,0) tid=(8,8,0)
GPGPU-Sim uArch: cycles simulated: 31760  inst.: 13665778 (ipc=542.4) sim_rate=11350 (inst/sec) elapsed = 0:0:20:04 / Sat Apr 14 12:30:06 2018
GPGPU-Sim PTX: 14100000 instructions simulated : ctaid=(5,4,0) tid=(5,9,0)
GPGPU-Sim PTX: 14200000 instructions simulated : ctaid=(1,6,0) tid=(5,10,0)
GPGPU-Sim PTX: 14300000 instructions simulated : ctaid=(3,5,0) tid=(9,0,0)
GPGPU-Sim uArch: cycles simulated: 32260  inst.: 13926882 (ipc=541.5) sim_rate=11177 (inst/sec) elapsed = 0:0:20:46 / Sat Apr 14 12:30:48 2018
GPGPU-Sim PTX: 14400000 instructions simulated : ctaid=(0,5,0) tid=(10,0,0)
GPGPU-Sim PTX: 14500000 instructions simulated : ctaid=(3,6,0) tid=(9,3,0)
GPGPU-Sim uArch: cycles simulated: 32760  inst.: 14144211 (ipc=537.1) sim_rate=10990 (inst/sec) elapsed = 0:0:21:27 / Sat Apr 14 12:31:29 2018
GPGPU-Sim PTX: 14600000 instructions simulated : ctaid=(7,6,0) tid=(8,4,0)
GPGPU-Sim PTX: 14700000 instructions simulated : ctaid=(5,7,0) tid=(1,4,0)
GPGPU-Sim uArch: cycles simulated: 33260  inst.: 14377204 (ipc=534.2) sim_rate=10826 (inst/sec) elapsed = 0:0:22:08 / Sat Apr 14 12:32:10 2018
GPGPU-Sim PTX: 14800000 instructions simulated : ctaid=(2,5,0) tid=(7,11,0)
GPGPU-Sim PTX: 14900000 instructions simulated : ctaid=(6,5,0) tid=(4,15,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (12941,20760), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 33760  inst.: 14550087 (ipc=527.0) sim_rate=10612 (inst/sec) elapsed = 0:0:22:51 / Sat Apr 14 12:32:53 2018
GPGPU-Sim uArch: Shader 12 finished CTA #2 (13051,20760), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (13055,20760), 1 CTAs running
GPGPU-Sim PTX: 15000000 instructions simulated : ctaid=(1,6,0) tid=(9,10,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (13083,20760), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (13308,20760), 1 CTAs running
GPGPU-Sim PTX: 15100000 instructions simulated : ctaid=(0,6,0) tid=(8,13,0)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (13358,20760), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (13367,20760), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (13368,20760), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (13398,20760), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (13416,20760), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (13433,20760), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (13435,20760), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (13488,20760), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 34260  inst.: 14735309 (ipc=521.2) sim_rate=10428 (inst/sec) elapsed = 0:0:23:33 / Sat Apr 14 12:33:35 2018
GPGPU-Sim uArch: Shader 8 finished CTA #2 (13535,20760), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (13570,20760), 2 CTAs running
GPGPU-Sim PTX: 15200000 instructions simulated : ctaid=(5,6,0) tid=(11,7,0)
GPGPU-Sim PTX: 15300000 instructions simulated : ctaid=(0,6,0) tid=(0,12,0)
GPGPU-Sim uArch: cycles simulated: 34760  inst.: 14883952 (ipc=513.2) sim_rate=10222 (inst/sec) elapsed = 0:0:24:16 / Sat Apr 14 12:34:18 2018
GPGPU-Sim PTX: 15400000 instructions simulated : ctaid=(3,7,0) tid=(12,12,0)
GPGPU-Sim uArch: cycles simulated: 35260  inst.: 15033857 (ipc=505.8) sim_rate=10022 (inst/sec) elapsed = 0:0:25:00 / Sat Apr 14 12:35:02 2018
GPGPU-Sim PTX: 15500000 instructions simulated : ctaid=(6,5,0) tid=(10,7,0)
GPGPU-Sim uArch: cycles simulated: 35760  inst.: 15153719 (ipc=497.0) sim_rate=9814 (inst/sec) elapsed = 0:0:25:44 / Sat Apr 14 12:35:46 2018
GPGPU-Sim uArch: Shader 2 finished CTA #3 (15073,20760), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (last released kernel 2 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 1 finished CTA #3 (15082,20760), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (last released kernel 2 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 4 finished CTA #3 (15105,20760), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (last released kernel 2 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim PTX: 15600000 instructions simulated : ctaid=(4,7,0) tid=(9,6,0)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (15154,20760), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (last released kernel 2 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 3 finished CTA #3 (15166,20760), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (last released kernel 2 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 9 finished CTA #3 (15181,20760), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (last released kernel 2 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 7 finished CTA #3 (15480,20760), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (last released kernel 2 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 0 finished CTA #3 (15496,20760), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (last released kernel 2 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: cycles simulated: 36260  inst.: 15227818 (ipc=485.7) sim_rate=9662 (inst/sec) elapsed = 0:0:26:16 / Sat Apr 14 12:36:18 2018
GPGPU-Sim uArch: Shader 14 finished CTA #3 (15522,20760), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (last released kernel 2 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 13 finished CTA #3 (15586,20760), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (last released kernel 2 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 5 finished CTA #3 (15601,20760), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (last released kernel 2 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 10 finished CTA #3 (15931,20760), 1 CTAs running
GPGPU-Sim PTX: 15700000 instructions simulated : ctaid=(7,7,0) tid=(6,8,0)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (15961,20760), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 36760  inst.: 15275505 (ipc=473.5) sim_rate=9607 (inst/sec) elapsed = 0:0:26:30 / Sat Apr 14 12:36:32 2018
GPGPU-Sim uArch: Shader 8 finished CTA #3 (16085,20760), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #3 (16387,20760), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 37260  inst.: 15306513 (ipc=461.1) sim_rate=9554 (inst/sec) elapsed = 0:0:26:42 / Sat Apr 14 12:36:44 2018
GPGPU-Sim uArch: cycles simulated: 37760  inst.: 15347917 (ipc=449.9) sim_rate=9503 (inst/sec) elapsed = 0:0:26:55 / Sat Apr 14 12:36:57 2018
GPGPU-Sim PTX: 15800000 instructions simulated : ctaid=(4,7,0) tid=(3,13,0)
GPGPU-Sim uArch: cycles simulated: 38260  inst.: 15379030 (ipc=438.9) sim_rate=9446 (inst/sec) elapsed = 0:0:27:08 / Sat Apr 14 12:37:10 2018
GPGPU-Sim uArch: cycles simulated: 38760  inst.: 15397690 (ipc=427.7) sim_rate=9383 (inst/sec) elapsed = 0:0:27:21 / Sat Apr 14 12:37:23 2018
GPGPU-Sim uArch: Shader 6 finished CTA #0 (18196,20760), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (last released kernel 2 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 8 finished CTA #0 (18199,20760), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (last released kernel 2 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 11 finished CTA #0 (18228,20760), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (last released kernel 2 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 10 finished CTA #0 (18254,20760), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (last released kernel 2 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: GPU detected kernel 2 '_Z14calculate_tempiPfS_iiiiffffff' finished on shader 10.
Destroy streams for kernel 2: size 0
kernel_name = _Z14calculate_tempiPfS_iiiiffffff 
kernel_launch_uid = 2 
gpu_sim_cycle = 18255
gpu_sim_insn = 7699119
gpu_ipc =     421.7540
gpu_tot_sim_cycle = 39015
gpu_tot_sim_insn = 15398238
gpu_tot_ipc =     394.6748
gpu_tot_issued_cta = 128
max_total_param_size = 0
gpu_stall_dramfull = 5394
gpu_stall_icnt2sh    = 7543
gpu_total_sim_rate=9349
RFC_cache:
	RFC_total_cache_accesses = 866656
	RFC_total_cache_misses = 273064
	RFC_total_cache_miss_rate = 0.3151
	RFC_total_cache_pending_hits = 0
	RFC_total_cache_reservation_fails = 0

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 373672
	L1I_total_cache_misses = 6593
	L1I_total_cache_miss_rate = 0.0176
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 288, Miss = 73, Miss_rate = 0.253, Pending_hits = 75, Reservation_fails = 0
	L1D_cache_core[1]: Access = 280, Miss = 74, Miss_rate = 0.264, Pending_hits = 76, Reservation_fails = 0
	L1D_cache_core[2]: Access = 283, Miss = 74, Miss_rate = 0.261, Pending_hits = 77, Reservation_fails = 0
	L1D_cache_core[3]: Access = 288, Miss = 74, Miss_rate = 0.257, Pending_hits = 81, Reservation_fails = 0
	L1D_cache_core[4]: Access = 304, Miss = 75, Miss_rate = 0.247, Pending_hits = 74, Reservation_fails = 0
	L1D_cache_core[5]: Access = 310, Miss = 78, Miss_rate = 0.252, Pending_hits = 79, Reservation_fails = 0
	L1D_cache_core[6]: Access = 311, Miss = 74, Miss_rate = 0.238, Pending_hits = 78, Reservation_fails = 0
	L1D_cache_core[7]: Access = 312, Miss = 77, Miss_rate = 0.247, Pending_hits = 78, Reservation_fails = 0
	L1D_cache_core[8]: Access = 324, Miss = 76, Miss_rate = 0.235, Pending_hits = 73, Reservation_fails = 0
	L1D_cache_core[9]: Access = 290, Miss = 74, Miss_rate = 0.255, Pending_hits = 81, Reservation_fails = 0
	L1D_cache_core[10]: Access = 312, Miss = 75, Miss_rate = 0.240, Pending_hits = 75, Reservation_fails = 0
	L1D_cache_core[11]: Access = 310, Miss = 74, Miss_rate = 0.239, Pending_hits = 76, Reservation_fails = 0
	L1D_cache_core[12]: Access = 278, Miss = 71, Miss_rate = 0.255, Pending_hits = 73, Reservation_fails = 0
	L1D_cache_core[13]: Access = 286, Miss = 72, Miss_rate = 0.252, Pending_hits = 74, Reservation_fails = 0
	L1D_cache_core[14]: Access = 286, Miss = 72, Miss_rate = 0.252, Pending_hits = 78, Reservation_fails = 0
	L1D_total_cache_accesses = 4462
	L1D_total_cache_misses = 1113
	L1D_total_cache_miss_rate = 0.2494
	L1D_total_cache_pending_hits = 1148
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.004
	L1D_cache_fill_port_util = 0.002
L1C_cache:
	L1C_total_cache_accesses = 59952
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0080
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3420
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 595329
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1148
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 274163
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 59472
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3420
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 464
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 14
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 367079
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 6593
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
1000, 1340, 1521, 1647, 1647, 1521, 1340, 1158, 1158, 1339, 1519, 1645, 1645, 1519, 1339, 1158, 1158, 1340, 1522, 1649, 1649, 1522, 1340, 1158, 1158, 1340, 1522, 1650, 1328, 1263, 1000, 1000, 
gpgpu_n_tot_thrd_icount = 22354688
gpgpu_n_tot_w_icount = 698584
gpgpu_n_stall_shd_mem = 5914
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1099
gpgpu_n_mem_write_global = 478
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 46656
gpgpu_n_store_insn = 1800
gpgpu_n_shmem_insn = 540090
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1454664
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3420
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3420
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 2494
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:101793	W0_Idle:66382	W0_Scoreboard:163117	W1:0	W2:172	W3:1288	W4:3146	W5:2484	W6:9448	W7:2328	W8:62300	W9:2328	W10:10300	W11:1130	W12:60512	W13:1130	W14:11128	W15:50	W16:67432	W17:24	W18:6532	W19:24	W20:64556	W21:24	W22:3864	W23:0	W24:66672	W25:0	W26:3864	W27:0	W28:61592	W29:0	W30:0	W31:0	W32:256256
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 8792 {8:1099,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 26160 {40:370,72:52,136:56,}
traffic_breakdown_coretomem[INST_ACC_R] = 2808 {8:351,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 149464 {136:1099,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3824 {8:478,}
traffic_breakdown_memtocore[INST_ACC_R] = 47736 {136:351,}
maxmrqlatency = 11 
maxdqlatency = 0 
maxmflatency = 629 
averagemflatency = 267 
max_icnt2mem_latency = 400 
max_icnt2sh_latency = 39014 
mrq_lat_table:63 	4 	2 	7 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	876 	602 	114 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	1340 	292 	167 	80 	38 	26 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	195 	587 	307 	25 	0 	0 	0 	0 	0 	0 	179 	180 	119 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	31 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       300      4474         0         0         0         0         0         0         0         0      2159      2135         0         0         0         0 
dram[1]:      1296      6877         0         0         0         0         0         0         0         0      2157      2132         0         0         0         0 
dram[2]:      1618     12800         0         0         0         0         0         0         0         0      2171      2138         0         0         0         0 
dram[3]:      3322         0         0         0         0         0         0         0         0         0      2169      2143         0         0         0         0 
dram[4]:      4124         0         0         0         0         0         0         0         0         0      2131      2153         0         0         0         0 
dram[5]:      5388         0         0         0         0         0         0         0         0         0      2125      2151         0         0         0         0 
average row accesses per activate:
dram[0]:  1.000000  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  4.000000  5.000000      -nan      -nan      -nan      -nan 
dram[1]:  2.000000  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  4.000000  6.000000      -nan      -nan      -nan      -nan 
dram[2]:  2.000000  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  4.000000  6.000000      -nan      -nan      -nan      -nan 
dram[3]:  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  4.000000  5.000000      -nan      -nan      -nan      -nan 
dram[4]:  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  6.000000  4.000000      -nan      -nan      -nan      -nan 
dram[5]:  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  6.000000  4.000000      -nan      -nan      -nan      -nan 
average row locality = 76/23 = 3.304348
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         3         2         0         0         0         0         0         0         0         0         4         5         0         0         0         0 
dram[1]:         2         2         0         0         0         0         0         0         0         0         4         6         0         0         0         0 
dram[2]:         2         1         0         0         0         0         0         0         0         0         4         6         0         0         0         0 
dram[3]:         2         0         0         0         0         0         0         0         0         0         4         5         0         0         0         0 
dram[4]:         2         0         0         0         0         0         0         0         0         0         6         4         0         0         0         0 
dram[5]:         2         0         0         0         0         0         0         0         0         0         6         4         0         0         0         0 
total reads: 76
min_bank_accesses = 0!
chip skew: 14/11 = 1.27
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:       1300         0    none      none      none      none      none      none      none      none        7485      7356    none      none      none      none  
dram[1]:          0         0    none      none      none      none      none      none      none      none        7276      5212    none      none      none      none  
dram[2]:          0         0    none      none      none      none      none      none      none      none        6877      5549    none      none      none      none  
dram[3]:          0    none      none      none      none      none      none      none      none      none        6254      5724    none      none      none      none  
dram[4]:          0    none      none      none      none      none      none      none      none      none        9520      8279    none      none      none      none  
dram[5]:          0    none      none      none      none      none      none      none      none      none       10020      7337    none      none      none      none  
maximum mf latency per bank:
dram[0]:        278         0         0         0         0         0         0         0         0         0       540       580         0         0         0         0
dram[1]:          0         0         0         0         0         0         0         0         0         0       508       389         0         0         0         0
dram[2]:          0         0         0         0         0         0         0         0         0         0       531       542         0         0         0         0
dram[3]:          0         0         0         0         0         0         0         0         0         0       388       500         0         0         0         0
dram[4]:          0         0         0         0         0         0         0         0         0         0       617       566         0         0         0         0
dram[5]:          0         0         0         0         0         0         0         0         0         0       629       570         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=51498 n_nop=51462 n_act=6 n_pre=2 n_req=14 n_rd=28 n_write=0 bw_util=0.001087
n_activity=328 dram_eff=0.1707
bk0: 6a 51425i bk1: 4a 51475i bk2: 0a 51498i bk3: 0a 51498i bk4: 0a 51498i bk5: 0a 51498i bk6: 0a 51499i bk7: 0a 51499i bk8: 0a 51500i bk9: 0a 51500i bk10: 8a 51465i bk11: 10a 51451i bk12: 0a 51496i bk13: 0a 51496i bk14: 0a 51497i bk15: 0a 51497i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000466038
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=51498 n_nop=51466 n_act=4 n_pre=0 n_req=14 n_rd=28 n_write=0 bw_util=0.001087
n_activity=278 dram_eff=0.2014
bk0: 4a 51477i bk1: 4a 51477i bk2: 0a 51496i bk3: 0a 51498i bk4: 0a 51498i bk5: 0a 51499i bk6: 0a 51499i bk7: 0a 51499i bk8: 0a 51500i bk9: 0a 51500i bk10: 8a 51471i bk11: 12a 51457i bk12: 0a 51496i bk13: 0a 51496i bk14: 0a 51497i bk15: 0a 51497i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000233019
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=51498 n_nop=51468 n_act=4 n_pre=0 n_req=13 n_rd=26 n_write=0 bw_util=0.00101
n_activity=252 dram_eff=0.2063
bk0: 4a 51478i bk1: 2a 51481i bk2: 0a 51497i bk3: 0a 51497i bk4: 0a 51498i bk5: 0a 51498i bk6: 0a 51499i bk7: 0a 51499i bk8: 0a 51500i bk9: 0a 51500i bk10: 8a 51469i bk11: 12a 51457i bk12: 0a 51496i bk13: 0a 51496i bk14: 0a 51497i bk15: 0a 51497i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000310692
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=51498 n_nop=51473 n_act=3 n_pre=0 n_req=11 n_rd=22 n_write=0 bw_util=0.0008544
n_activity=210 dram_eff=0.2095
bk0: 4a 51477i bk1: 0a 51497i bk2: 0a 51498i bk3: 0a 51498i bk4: 0a 51498i bk5: 0a 51498i bk6: 0a 51498i bk7: 0a 51499i bk8: 0a 51500i bk9: 0a 51500i bk10: 8a 51471i bk11: 10a 51461i bk12: 0a 51496i bk13: 0a 51496i bk14: 0a 51497i bk15: 0a 51497i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000213601
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=51498 n_nop=51471 n_act=3 n_pre=0 n_req=12 n_rd=24 n_write=0 bw_util=0.0009321
n_activity=205 dram_eff=0.2341
bk0: 4a 51477i bk1: 0a 51497i bk2: 0a 51497i bk3: 0a 51497i bk4: 0a 51498i bk5: 0a 51499i bk6: 0a 51499i bk7: 0a 51499i bk8: 0a 51499i bk9: 0a 51499i bk10: 12a 51460i bk11: 8a 51465i bk12: 0a 51496i bk13: 0a 51497i bk14: 0a 51498i bk15: 0a 51498i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.00054371
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=51498 n_nop=51471 n_act=3 n_pre=0 n_req=12 n_rd=24 n_write=0 bw_util=0.0009321
n_activity=201 dram_eff=0.2388
bk0: 4a 51477i bk1: 0a 51497i bk2: 0a 51497i bk3: 0a 51497i bk4: 0a 51498i bk5: 0a 51499i bk6: 0a 51499i bk7: 0a 51499i bk8: 0a 51499i bk9: 0a 51499i bk10: 12a 51459i bk11: 8a 51465i bk12: 0a 51496i bk13: 0a 51497i bk14: 0a 51498i bk15: 0a 51498i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000271855

========= L2 cache stats =========
L2_cache_bank[0]: Access = 178, Miss = 7, Miss_rate = 0.039, Pending_hits = 19, Reservation_fails = 554
L2_cache_bank[1]: Access = 174, Miss = 7, Miss_rate = 0.040, Pending_hits = 21, Reservation_fails = 583
L2_cache_bank[2]: Access = 141, Miss = 6, Miss_rate = 0.043, Pending_hits = 18, Reservation_fails = 596
L2_cache_bank[3]: Access = 171, Miss = 8, Miss_rate = 0.047, Pending_hits = 24, Reservation_fails = 346
L2_cache_bank[4]: Access = 162, Miss = 6, Miss_rate = 0.037, Pending_hits = 16, Reservation_fails = 373
L2_cache_bank[5]: Access = 176, Miss = 7, Miss_rate = 0.040, Pending_hits = 21, Reservation_fails = 345
L2_cache_bank[6]: Access = 141, Miss = 6, Miss_rate = 0.043, Pending_hits = 18, Reservation_fails = 453
L2_cache_bank[7]: Access = 125, Miss = 5, Miss_rate = 0.040, Pending_hits = 12, Reservation_fails = 199
L2_cache_bank[8]: Access = 235, Miss = 8, Miss_rate = 0.034, Pending_hits = 21, Reservation_fails = 493
L2_cache_bank[9]: Access = 110, Miss = 4, Miss_rate = 0.036, Pending_hits = 12, Reservation_fails = 189
L2_cache_bank[10]: Access = 222, Miss = 8, Miss_rate = 0.036, Pending_hits = 19, Reservation_fails = 436
L2_cache_bank[11]: Access = 108, Miss = 4, Miss_rate = 0.037, Pending_hits = 11, Reservation_fails = 190
L2_total_cache_accesses = 1943
L2_total_cache_misses = 76
L2_total_cache_miss_rate = 0.0391
L2_total_cache_pending_hits = 212
L2_total_cache_reservation_fails = 4757
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 883
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 158
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 58
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 3037
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 109
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 478
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 283
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 51
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 17
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 1611
L2_cache_data_port_util = 0.011
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=7773
icnt_total_pkts_simt_to_mem=2641
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 9.23145
	minimum = 6
	maximum = 34
Network latency average = 8.65194
	minimum = 6
	maximum = 34
Slowest packet = 2759
Flit latency average = 7.52169
	minimum = 6
	maximum = 34
Slowest flit = 7630
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00229668
	minimum = 0.00175294 (at node 26)
	maximum = 0.00443714 (at node 23)
Accepted packet rate average = 0.00229668
	minimum = 0.00175294 (at node 26)
	maximum = 0.00443714 (at node 23)
Injected flit rate average = 0.00565852
	minimum = 0.00301287 (at node 1)
	maximum = 0.0147357 (at node 23)
Accepted flit rate average= 0.00565852
	minimum = 0.00306765 (at node 18)
	maximum = 0.00783347 (at node 8)
Injected packet length average = 2.46378
Accepted packet length average = 2.46378
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (4 samples)
	minimum = nan (4 samples)
	maximum = -nan (4 samples)
Network latency average = -nan (4 samples)
	minimum = nan (4 samples)
	maximum = -nan (4 samples)
Flit latency average = -nan (4 samples)
	minimum = nan (4 samples)
	maximum = -nan (4 samples)
Fragmentation average = -nan (4 samples)
	minimum = nan (4 samples)
	maximum = -nan (4 samples)
Injected packet rate average = -nan (4 samples)
	minimum = -nan (4 samples)
	maximum = -nan (4 samples)
Accepted packet rate average = -nan (4 samples)
	minimum = -nan (4 samples)
	maximum = -nan (4 samples)
Injected flit rate average = -nan (4 samples)
	minimum = -nan (4 samples)
	maximum = -nan (4 samples)
Accepted flit rate average = -nan (4 samples)
	minimum = -nan (4 samples)
	maximum = -nan (4 samples)
Injected packet size average = -nan (4 samples)
Accepted packet size average = -nan (4 samples)
Hops average = -nan (4 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 27 min, 27 sec (1647 sec)
gpgpu_simulation_rate = 9349 (inst/sec)
gpgpu_simulation_rate = 23 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x400fa0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z14calculate_tempiPfS_iiiiffffff' to stream 0, gridDim= (8,8,1) blockDim = (16,16,1) 
GPGPU-Sim uArch: Shader 9 bind to kernel 3 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  9, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,39015)
GPGPU-Sim uArch: Shader 10 bind to kernel 3 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core: 10, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,39015)
GPGPU-Sim uArch: Shader 11 bind to kernel 3 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core: 11, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,39015)
GPGPU-Sim uArch: Shader 12 bind to kernel 3 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core: 12, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,39015)
GPGPU-Sim uArch: Shader 13 bind to kernel 3 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core: 13, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,39015)
GPGPU-Sim uArch: Shader 14 bind to kernel 3 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core: 14, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,39015)
GPGPU-Sim uArch: Shader 0 bind to kernel 3 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  0, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,39015)
GPGPU-Sim uArch: Shader 1 bind to kernel 3 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  1, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,39015)
GPGPU-Sim uArch: Shader 2 bind to kernel 3 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  2, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,39015)
GPGPU-Sim uArch: Shader 3 bind to kernel 3 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  3, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,39015)
GPGPU-Sim uArch: Shader 4 bind to kernel 3 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  4, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,39015)
GPGPU-Sim uArch: Shader 5 bind to kernel 3 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  5, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,39015)
GPGPU-Sim uArch: Shader 6 bind to kernel 3 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  6, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,39015)
GPGPU-Sim uArch: Shader 7 bind to kernel 3 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  7, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,39015)
GPGPU-Sim uArch: Shader 8 bind to kernel 3 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  8, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,39015)
GPGPU-Sim uArch: core:  9, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,39015)
GPGPU-Sim uArch: core: 10, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,39015)
GPGPU-Sim uArch: core: 11, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,39015)
GPGPU-Sim uArch: core: 12, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,39015)
GPGPU-Sim uArch: core: 13, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,39015)
GPGPU-Sim uArch: core: 14, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,39015)
GPGPU-Sim uArch: core:  0, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,39015)
GPGPU-Sim uArch: core:  1, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,39015)
GPGPU-Sim uArch: core:  2, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,39015)
GPGPU-Sim uArch: core:  3, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,39015)
GPGPU-Sim uArch: core:  4, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,39015)
GPGPU-Sim uArch: core:  5, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,39015)
GPGPU-Sim uArch: core:  6, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,39015)
GPGPU-Sim uArch: core:  7, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,39015)
GPGPU-Sim uArch: core:  8, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,39015)
GPGPU-Sim uArch: core:  9, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,39015)
GPGPU-Sim uArch: core: 10, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,39015)
GPGPU-Sim uArch: core: 11, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,39015)
GPGPU-Sim uArch: core: 12, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,39015)
GPGPU-Sim uArch: core: 13, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,39015)
GPGPU-Sim uArch: core: 14, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,39015)
GPGPU-Sim uArch: core:  0, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,39015)
GPGPU-Sim uArch: core:  1, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,39015)
GPGPU-Sim uArch: core:  2, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,39015)
GPGPU-Sim uArch: core:  3, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,39015)
GPGPU-Sim uArch: core:  4, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,39015)
GPGPU-Sim uArch: core:  5, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,39015)
GPGPU-Sim uArch: core:  6, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,39015)
GPGPU-Sim uArch: core:  7, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,39015)
GPGPU-Sim uArch: core:  8, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,39015)
GPGPU-Sim uArch: core:  9, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,39015)
GPGPU-Sim uArch: core: 10, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,39015)
GPGPU-Sim uArch: core: 11, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,39015)
GPGPU-Sim uArch: core: 12, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,39015)
GPGPU-Sim uArch: core: 13, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,39015)
GPGPU-Sim uArch: core: 14, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,39015)
GPGPU-Sim uArch: core:  0, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,39015)
GPGPU-Sim uArch: core:  1, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,39015)
GPGPU-Sim uArch: core:  2, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,39015)
GPGPU-Sim uArch: core:  3, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,39015)
GPGPU-Sim uArch: core:  4, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,39015)
GPGPU-Sim uArch: core:  5, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,39015)
GPGPU-Sim uArch: core:  6, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,39015)
GPGPU-Sim uArch: core:  7, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,39015)
GPGPU-Sim uArch: core:  8, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,39015)
GPGPU-Sim PTX: 15900000 instructions simulated : ctaid=(2,1,0) tid=(13,9,0)
GPGPU-Sim PTX: 16000000 instructions simulated : ctaid=(6,0,0) tid=(13,5,0)
GPGPU-Sim uArch: cycles simulated: 39515  inst.: 15597822 (ipc=399.2) sim_rate=9218 (inst/sec) elapsed = 0:0:28:12 / Sat Apr 14 12:38:14 2018
GPGPU-Sim PTX: 16100000 instructions simulated : ctaid=(6,0,0) tid=(13,11,0)
GPGPU-Sim PTX: 16200000 instructions simulated : ctaid=(1,1,0) tid=(5,6,0)
GPGPU-Sim PTX: 16300000 instructions simulated : ctaid=(7,3,0) tid=(13,8,0)
GPGPU-Sim uArch: cycles simulated: 40015  inst.: 15849658 (ipc=451.4) sim_rate=9114 (inst/sec) elapsed = 0:0:28:59 / Sat Apr 14 12:39:01 2018
GPGPU-Sim PTX: 16400000 instructions simulated : ctaid=(3,4,0) tid=(1,13,0)
GPGPU-Sim PTX: 16500000 instructions simulated : ctaid=(6,2,0) tid=(5,6,0)
GPGPU-Sim PTX: 16600000 instructions simulated : ctaid=(5,2,0) tid=(13,7,0)
GPGPU-Sim uArch: cycles simulated: 40515  inst.: 16200774 (ipc=535.0) sim_rate=9070 (inst/sec) elapsed = 0:0:29:46 / Sat Apr 14 12:39:48 2018
GPGPU-Sim PTX: 16700000 instructions simulated : ctaid=(0,5,0) tid=(9,3,0)
GPGPU-Sim PTX: 16800000 instructions simulated : ctaid=(2,1,0) tid=(1,9,0)
GPGPU-Sim PTX: 16900000 instructions simulated : ctaid=(7,2,0) tid=(13,1,0)
GPGPU-Sim PTX: 17000000 instructions simulated : ctaid=(0,0,0) tid=(13,10,0)
GPGPU-Sim uArch: cycles simulated: 41015  inst.: 16592502 (ipc=597.1) sim_rate=9047 (inst/sec) elapsed = 0:0:30:34 / Sat Apr 14 12:40:36 2018
GPGPU-Sim PTX: 17100000 instructions simulated : ctaid=(7,0,0) tid=(6,2,0)
GPGPU-Sim PTX: 17200000 instructions simulated : ctaid=(6,1,0) tid=(8,5,0)
GPGPU-Sim PTX: 17300000 instructions simulated : ctaid=(3,3,0) tid=(10,4,0)
GPGPU-Sim PTX: 17400000 instructions simulated : ctaid=(3,1,0) tid=(12,11,0)
GPGPU-Sim uArch: cycles simulated: 41515  inst.: 16953702 (ipc=622.2) sim_rate=9003 (inst/sec) elapsed = 0:0:31:23 / Sat Apr 14 12:41:25 2018
GPGPU-Sim PTX: 17500000 instructions simulated : ctaid=(4,3,0) tid=(3,10,0)
GPGPU-Sim PTX: 17600000 instructions simulated : ctaid=(5,5,0) tid=(8,2,0)
GPGPU-Sim PTX: 17700000 instructions simulated : ctaid=(2,1,0) tid=(9,12,0)
GPGPU-Sim uArch: cycles simulated: 42015  inst.: 17224702 (ipc=608.8) sim_rate=8915 (inst/sec) elapsed = 0:0:32:12 / Sat Apr 14 12:42:14 2018
GPGPU-Sim PTX: 17800000 instructions simulated : ctaid=(5,4,0) tid=(12,13,0)
GPGPU-Sim PTX: 17900000 instructions simulated : ctaid=(7,0,0) tid=(2,11,0)
GPGPU-Sim PTX: 18000000 instructions simulated : ctaid=(2,5,0) tid=(4,2,0)
GPGPU-Sim uArch: cycles simulated: 42515  inst.: 17548267 (ipc=614.3) sim_rate=8849 (inst/sec) elapsed = 0:0:33:03 / Sat Apr 14 12:43:05 2018
GPGPU-Sim PTX: 18100000 instructions simulated : ctaid=(2,5,0) tid=(10,8,0)
GPGPU-Sim PTX: 18200000 instructions simulated : ctaid=(1,3,0) tid=(4,11,0)
GPGPU-Sim PTX: 18300000 instructions simulated : ctaid=(2,5,0) tid=(10,1,0)
GPGPU-Sim uArch: cycles simulated: 43015  inst.: 17861042 (ipc=615.7) sim_rate=8781 (inst/sec) elapsed = 0:0:33:54 / Sat Apr 14 12:43:56 2018
GPGPU-Sim PTX: 18400000 instructions simulated : ctaid=(7,2,0) tid=(11,12,0)
GPGPU-Sim PTX: 18500000 instructions simulated : ctaid=(5,1,0) tid=(0,1,0)
GPGPU-Sim PTX: 18600000 instructions simulated : ctaid=(1,1,0) tid=(5,4,0)
GPGPU-Sim uArch: cycles simulated: 43515  inst.: 18186201 (ipc=619.5) sim_rate=8718 (inst/sec) elapsed = 0:0:34:46 / Sat Apr 14 12:44:48 2018
GPGPU-Sim PTX: 18700000 instructions simulated : ctaid=(0,2,0) tid=(6,13,0)
GPGPU-Sim PTX: 18800000 instructions simulated : ctaid=(4,3,0) tid=(12,7,0)
GPGPU-Sim PTX: 18900000 instructions simulated : ctaid=(6,3,0) tid=(13,14,0)
GPGPU-Sim uArch: cycles simulated: 44015  inst.: 18407780 (ipc=601.9) sim_rate=8609 (inst/sec) elapsed = 0:0:35:38 / Sat Apr 14 12:45:40 2018
GPGPU-Sim PTX: 19000000 instructions simulated : ctaid=(7,0,0) tid=(4,13,0)
GPGPU-Sim PTX: 19100000 instructions simulated : ctaid=(2,0,0) tid=(2,10,0)
GPGPU-Sim PTX: 19200000 instructions simulated : ctaid=(1,2,0) tid=(9,6,0)
GPGPU-Sim uArch: cycles simulated: 44515  inst.: 18695083 (ipc=599.4) sim_rate=8528 (inst/sec) elapsed = 0:0:36:32 / Sat Apr 14 12:46:34 2018
GPGPU-Sim PTX: 19300000 instructions simulated : ctaid=(2,3,0) tid=(14,3,0)
GPGPU-Sim PTX: 19400000 instructions simulated : ctaid=(2,3,0) tid=(11,10,0)
GPGPU-Sim uArch: cycles simulated: 45015  inst.: 18929173 (ipc=588.5) sim_rate=8427 (inst/sec) elapsed = 0:0:37:26 / Sat Apr 14 12:47:28 2018
GPGPU-Sim PTX: 19500000 instructions simulated : ctaid=(6,3,0) tid=(6,15,0)
GPGPU-Sim PTX: 19600000 instructions simulated : ctaid=(3,1,0) tid=(4,15,0)
GPGPU-Sim uArch: cycles simulated: 45515  inst.: 19163276 (ipc=579.2) sim_rate=8328 (inst/sec) elapsed = 0:0:38:21 / Sat Apr 14 12:48:23 2018
GPGPU-Sim PTX: 19700000 instructions simulated : ctaid=(1,2,0) tid=(7,10,0)
GPGPU-Sim PTX: 19800000 instructions simulated : ctaid=(1,2,0) tid=(10,3,0)
GPGPU-Sim PTX: 19900000 instructions simulated : ctaid=(4,1,0) tid=(10,8,0)
GPGPU-Sim uArch: cycles simulated: 46015  inst.: 19386778 (ipc=569.8) sim_rate=8228 (inst/sec) elapsed = 0:0:39:16 / Sat Apr 14 12:49:18 2018
GPGPU-Sim PTX: 20000000 instructions simulated : ctaid=(1,1,0) tid=(6,4,0)
GPGPU-Sim PTX: 20100000 instructions simulated : ctaid=(1,0,0) tid=(9,2,0)
GPGPU-Sim uArch: cycles simulated: 46515  inst.: 19616229 (ipc=562.4) sim_rate=8129 (inst/sec) elapsed = 0:0:40:13 / Sat Apr 14 12:50:15 2018
GPGPU-Sim PTX: 20200000 instructions simulated : ctaid=(2,1,0) tid=(9,4,0)
GPGPU-Sim PTX: 20300000 instructions simulated : ctaid=(2,7,0) tid=(3,1,0)
GPGPU-Sim PTX: 20400000 instructions simulated : ctaid=(2,4,0) tid=(9,7,0)
GPGPU-Sim uArch: cycles simulated: 47015  inst.: 19887131 (ipc=561.1) sim_rate=8051 (inst/sec) elapsed = 0:0:41:10 / Sat Apr 14 12:51:12 2018
GPGPU-Sim PTX: 20500000 instructions simulated : ctaid=(0,4,0) tid=(6,7,0)
GPGPU-Sim PTX: 20600000 instructions simulated : ctaid=(3,7,0) tid=(6,5,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (8352,39015), 3 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0, start_tid:   0, end_tid: 256, initialized @(8353,39015)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (8374,39015), 3 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0, start_tid:   0, end_tid: 256, initialized @(8375,39015)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (8391,39015), 3 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0, start_tid:   0, end_tid: 256, initialized @(8392,39015)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (8393,39015), 3 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0, start_tid:   0, end_tid: 256, initialized @(8394,39015)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (8396,39015), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (8412,39015), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (8438,39015), 3 CTAs running
GPGPU-Sim PTX: 20700000 instructions simulated : ctaid=(0,2,0) tid=(9,14,0)
GPGPU-Sim uArch: cycles simulated: 47515  inst.: 20150997 (ipc=559.1) sim_rate=7967 (inst/sec) elapsed = 0:0:42:09 / Sat Apr 14 12:52:11 2018
GPGPU-Sim uArch: Shader 8 finished CTA #0 (8511,39015), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (8526,39015), 3 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (8561,39015), 3 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (8651,39015), 3 CTAs running
GPGPU-Sim PTX: 20800000 instructions simulated : ctaid=(3,4,0) tid=(8,5,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (8712,39015), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (8719,39015), 3 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (8733,39015), 3 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (8785,39015), 3 CTAs running
GPGPU-Sim PTX: 20900000 instructions simulated : ctaid=(6,4,0) tid=(5,14,0)
GPGPU-Sim uArch: cycles simulated: 48015  inst.: 20412300 (ipc=557.1) sim_rate=7884 (inst/sec) elapsed = 0:0:43:09 / Sat Apr 14 12:53:11 2018
GPGPU-Sim PTX: 21000000 instructions simulated : ctaid=(0,6,0) tid=(14,3,0)
GPGPU-Sim PTX: 21100000 instructions simulated : ctaid=(0,5,0) tid=(13,3,0)
GPGPU-Sim PTX: 21200000 instructions simulated : ctaid=(0,7,0) tid=(11,2,0)
GPGPU-Sim uArch: cycles simulated: 48515  inst.: 20665276 (ipc=554.4) sim_rate=7798 (inst/sec) elapsed = 0:0:44:10 / Sat Apr 14 12:54:12 2018
GPGPU-Sim PTX: 21300000 instructions simulated : ctaid=(5,6,0) tid=(3,13,0)
GPGPU-Sim PTX: 21400000 instructions simulated : ctaid=(6,2,0) tid=(12,12,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (9995,39015), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 49015  inst.: 20898183 (ipc=550.0) sim_rate=7708 (inst/sec) elapsed = 0:0:45:11 / Sat Apr 14 12:55:13 2018
GPGPU-Sim uArch: Shader 13 finished CTA #1 (10020,39015), 2 CTAs running
GPGPU-Sim PTX: 21500000 instructions simulated : ctaid=(7,4,0) tid=(7,4,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (10098,39015), 3 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (10108,39015), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (10137,39015), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (10174,39015), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (10204,39015), 3 CTAs running
GPGPU-Sim PTX: 21600000 instructions simulated : ctaid=(7,3,0) tid=(3,1,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (10308,39015), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (10314,39015), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (10331,39015), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (10378,39015), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (10394,39015), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (10419,39015), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (10420,39015), 2 CTAs running
GPGPU-Sim PTX: 21700000 instructions simulated : ctaid=(2,5,0) tid=(6,15,0)
GPGPU-Sim uArch: cycles simulated: 49515  inst.: 21121640 (ipc=545.1) sim_rate=7619 (inst/sec) elapsed = 0:0:46:12 / Sat Apr 14 12:56:14 2018
GPGPU-Sim uArch: Shader 7 finished CTA #1 (10560,39015), 2 CTAs running
GPGPU-Sim PTX: 21800000 instructions simulated : ctaid=(5,4,0) tid=(4,12,0)
GPGPU-Sim PTX: 21900000 instructions simulated : ctaid=(3,5,0) tid=(5,7,0)
GPGPU-Sim uArch: cycles simulated: 50015  inst.: 21367988 (ipc=542.7) sim_rate=7539 (inst/sec) elapsed = 0:0:47:14 / Sat Apr 14 12:57:16 2018
GPGPU-Sim PTX: 22000000 instructions simulated : ctaid=(6,6,0) tid=(15,7,0)
GPGPU-Sim PTX: 22100000 instructions simulated : ctaid=(3,7,0) tid=(2,7,0)
GPGPU-Sim PTX: 22200000 instructions simulated : ctaid=(2,7,0) tid=(4,7,0)
GPGPU-Sim uArch: cycles simulated: 50515  inst.: 21628454 (ipc=541.8) sim_rate=7465 (inst/sec) elapsed = 0:0:48:17 / Sat Apr 14 12:58:19 2018
GPGPU-Sim PTX: 22300000 instructions simulated : ctaid=(0,6,0) tid=(13,9,0)
GPGPU-Sim PTX: 22400000 instructions simulated : ctaid=(5,7,0) tid=(13,12,0)
GPGPU-Sim uArch: cycles simulated: 51015  inst.: 21849414 (ipc=537.6) sim_rate=7379 (inst/sec) elapsed = 0:0:49:21 / Sat Apr 14 12:59:23 2018
GPGPU-Sim PTX: 22500000 instructions simulated : ctaid=(5,5,0) tid=(8,9,0)
GPGPU-Sim PTX: 22600000 instructions simulated : ctaid=(1,7,0) tid=(8,6,0)
GPGPU-Sim PTX: 22700000 instructions simulated : ctaid=(4,4,0) tid=(6,0,0)
GPGPU-Sim uArch: cycles simulated: 51515  inst.: 22077699 (ipc=534.4) sim_rate=7298 (inst/sec) elapsed = 0:0:50:25 / Sat Apr 14 13:00:27 2018
GPGPU-Sim PTX: 22800000 instructions simulated : ctaid=(3,7,0) tid=(5,15,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (12946,39015), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (12981,39015), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 52015  inst.: 22261143 (ipc=527.9) sim_rate=7201 (inst/sec) elapsed = 0:0:51:31 / Sat Apr 14 13:01:33 2018
GPGPU-Sim uArch: Shader 13 finished CTA #2 (13001,39015), 1 CTAs running
GPGPU-Sim PTX: 22900000 instructions simulated : ctaid=(2,6,0) tid=(4,1,0)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (13049,39015), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (13206,39015), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (13258,39015), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (13259,39015), 1 CTAs running
GPGPU-Sim PTX: 23000000 instructions simulated : ctaid=(5,6,0) tid=(8,4,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (13328,39015), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (13415,39015), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (13465,39015), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (13465,39015), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 52515  inst.: 22445735 (ipc=522.0) sim_rate=7109 (inst/sec) elapsed = 0:0:52:37 / Sat Apr 14 13:02:39 2018
GPGPU-Sim uArch: Shader 1 finished CTA #2 (13514,39015), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (13553,39015), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (13554,39015), 2 CTAs running
GPGPU-Sim PTX: 23100000 instructions simulated : ctaid=(7,5,0) tid=(6,7,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (13661,39015), 2 CTAs running
GPGPU-Sim PTX: 23200000 instructions simulated : ctaid=(1,6,0) tid=(9,9,0)
GPGPU-Sim uArch: cycles simulated: 53015  inst.: 22589205 (ipc=513.6) sim_rate=7008 (inst/sec) elapsed = 0:0:53:43 / Sat Apr 14 13:03:45 2018
GPGPU-Sim PTX: 23300000 instructions simulated : ctaid=(1,6,0) tid=(0,14,0)
GPGPU-Sim uArch: cycles simulated: 53515  inst.: 22740848 (ipc=506.4) sim_rate=6912 (inst/sec) elapsed = 0:0:54:50 / Sat Apr 14 13:04:52 2018
GPGPU-Sim PTX: 23400000 instructions simulated : ctaid=(5,7,0) tid=(7,7,0)
GPGPU-Sim PTX: 23500000 instructions simulated : ctaid=(5,5,0) tid=(10,12,0)
GPGPU-Sim uArch: cycles simulated: 54015  inst.: 22857086 (ipc=497.3) sim_rate=6808 (inst/sec) elapsed = 0:0:55:57 / Sat Apr 14 13:05:59 2018
GPGPU-Sim uArch: Shader 8 finished CTA #3 (15037,39015), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (last released kernel 3 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 6 finished CTA #3 (15060,39015), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (last released kernel 3 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 7 finished CTA #3 (15085,39015), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (last released kernel 3 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 14 finished CTA #3 (15086,39015), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (last released kernel 3 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 13 finished CTA #3 (15096,39015), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (last released kernel 3 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 5 finished CTA #3 (15130,39015), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (last released kernel 3 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 4 finished CTA #3 (15407,39015), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (last released kernel 3 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 2 finished CTA #3 (15463,39015), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (last released kernel 3 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 11 finished CTA #3 (15479,39015), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (last released kernel 3 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: cycles simulated: 54515  inst.: 22928152 (ipc=485.8) sim_rate=6741 (inst/sec) elapsed = 0:0:56:41 / Sat Apr 14 13:06:43 2018
GPGPU-Sim uArch: Shader 3 finished CTA #3 (15529,39015), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (last released kernel 3 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 10 finished CTA #3 (15561,39015), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (last released kernel 3 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim PTX: 23600000 instructions simulated : ctaid=(4,7,0) tid=(10,14,0)
GPGPU-Sim uArch: cycles simulated: 55015  inst.: 22979384 (ipc=473.8) sim_rate=6719 (inst/sec) elapsed = 0:0:57:00 / Sat Apr 14 13:07:02 2018
GPGPU-Sim uArch: Shader 12 finished CTA #3 (16041,39015), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #3 (16086,39015), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #3 (16159,39015), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 55515  inst.: 23013200 (ipc=461.5) sim_rate=6693 (inst/sec) elapsed = 0:0:57:18 / Sat Apr 14 13:07:20 2018
GPGPU-Sim uArch: Shader 9 finished CTA #3 (16519,39015), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 56015  inst.: 23047491 (ipc=450.0) sim_rate=6666 (inst/sec) elapsed = 0:0:57:37 / Sat Apr 14 13:07:39 2018
GPGPU-Sim PTX: 23700000 instructions simulated : ctaid=(5,7,0) tid=(6,6,0)
GPGPU-Sim uArch: cycles simulated: 56515  inst.: 23080181 (ipc=439.0) sim_rate=6641 (inst/sec) elapsed = 0:0:57:55 / Sat Apr 14 13:07:57 2018
GPGPU-Sim uArch: cycles simulated: 57015  inst.: 23097033 (ipc=427.7) sim_rate=6610 (inst/sec) elapsed = 0:0:58:14 / Sat Apr 14 13:08:16 2018
GPGPU-Sim uArch: Shader 1 finished CTA #0 (18048,39015), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (last released kernel 3 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 0 finished CTA #0 (18115,39015), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (last released kernel 3 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 9 finished CTA #0 (18253,39015), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (last released kernel 3 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 12 finished CTA #0 (18264,39015), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (last released kernel 3 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: GPU detected kernel 3 '_Z14calculate_tempiPfS_iiiiffffff' finished on shader 12.
Destroy streams for kernel 3: size 0
kernel_name = _Z14calculate_tempiPfS_iiiiffffff 
kernel_launch_uid = 3 
gpu_sim_cycle = 18265
gpu_sim_insn = 7699119
gpu_ipc =     421.5231
gpu_tot_sim_cycle = 57280
gpu_tot_sim_insn = 23097357
gpu_tot_ipc =     403.2360
gpu_tot_issued_cta = 192
max_total_param_size = 0
gpu_stall_dramfull = 5395
gpu_stall_icnt2sh    = 7658
gpu_total_sim_rate=6599
RFC_cache:
	RFC_total_cache_accesses = 1299984
	RFC_total_cache_misses = 409754
	RFC_total_cache_miss_rate = 0.3152
	RFC_total_cache_pending_hits = 0
	RFC_total_cache_reservation_fails = 0

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 560508
	L1I_total_cache_misses = 7508
	L1I_total_cache_miss_rate = 0.0134
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 454, Miss = 88, Miss_rate = 0.194, Pending_hits = 81, Reservation_fails = 0
	L1D_cache_core[1]: Access = 444, Miss = 89, Miss_rate = 0.200, Pending_hits = 83, Reservation_fails = 0
	L1D_cache_core[2]: Access = 429, Miss = 87, Miss_rate = 0.203, Pending_hits = 81, Reservation_fails = 0
	L1D_cache_core[3]: Access = 432, Miss = 88, Miss_rate = 0.204, Pending_hits = 87, Reservation_fails = 0
	L1D_cache_core[4]: Access = 450, Miss = 91, Miss_rate = 0.202, Pending_hits = 77, Reservation_fails = 0
	L1D_cache_core[5]: Access = 448, Miss = 92, Miss_rate = 0.205, Pending_hits = 86, Reservation_fails = 0
	L1D_cache_core[6]: Access = 451, Miss = 92, Miss_rate = 0.204, Pending_hits = 89, Reservation_fails = 0
	L1D_cache_core[7]: Access = 454, Miss = 92, Miss_rate = 0.203, Pending_hits = 86, Reservation_fails = 0
	L1D_cache_core[8]: Access = 466, Miss = 93, Miss_rate = 0.200, Pending_hits = 77, Reservation_fails = 0
	L1D_cache_core[9]: Access = 454, Miss = 92, Miss_rate = 0.203, Pending_hits = 85, Reservation_fails = 0
	L1D_cache_core[10]: Access = 455, Miss = 92, Miss_rate = 0.202, Pending_hits = 80, Reservation_fails = 0
	L1D_cache_core[11]: Access = 456, Miss = 93, Miss_rate = 0.204, Pending_hits = 84, Reservation_fails = 0
	L1D_cache_core[12]: Access = 440, Miss = 88, Miss_rate = 0.200, Pending_hits = 82, Reservation_fails = 0
	L1D_cache_core[13]: Access = 430, Miss = 88, Miss_rate = 0.205, Pending_hits = 81, Reservation_fails = 0
	L1D_cache_core[14]: Access = 430, Miss = 89, Miss_rate = 0.207, Pending_hits = 86, Reservation_fails = 0
	L1D_total_cache_accesses = 6693
	L1D_total_cache_misses = 1354
	L1D_total_cache_miss_rate = 0.2023
	L1D_total_cache_pending_hits = 1245
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.005
	L1D_cache_fill_port_util = 0.002
L1C_cache:
	L1C_total_cache_accesses = 89928
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0053
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3420
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 893628
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1245
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 411087
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 89448
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3420
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 696
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 21
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 553000
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 7508
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
2079, 2509, 2780, 3294, 2972, 2783, 2511, 2237, 1737, 2008, 2278, 2467, 2467, 2278, 2008, 1737, 1737, 2009, 2281, 2471, 2471, 2281, 2009, 1737, 1737, 2009, 2281, 2472, 2150, 2022, 1500, 1500, 
gpgpu_n_tot_thrd_icount = 33532032
gpgpu_n_tot_w_icount = 1047876
gpgpu_n_stall_shd_mem = 7161
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1333
gpgpu_n_mem_write_global = 717
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 69984
gpgpu_n_store_insn = 2700
gpgpu_n_shmem_insn = 810135
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 2181996
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3420
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3420
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 3741
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:145675	W0_Idle:83088	W0_Scoreboard:234493	W1:0	W2:258	W3:1932	W4:4719	W5:3726	W6:14172	W7:3492	W8:93450	W9:3492	W10:15450	W11:1695	W12:90768	W13:1695	W14:16692	W15:75	W16:101148	W17:36	W18:9798	W19:36	W20:96834	W21:36	W22:5796	W23:0	W24:100008	W25:0	W26:5796	W27:0	W28:92388	W29:0	W30:0	W31:0	W32:384384
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 10664 {8:1333,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 39240 {40:555,72:78,136:84,}
traffic_breakdown_coretomem[INST_ACC_R] = 3528 {8:441,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 181288 {136:1333,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 5736 {8:717,}
traffic_breakdown_memtocore[INST_ACC_R] = 59976 {136:441,}
maxmrqlatency = 11 
maxdqlatency = 0 
maxmflatency = 629 
averagemflatency = 239 
max_icnt2mem_latency = 400 
max_icnt2sh_latency = 57279 
mrq_lat_table:63 	4 	2 	7 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1349 	602 	114 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	1848 	342 	172 	80 	38 	26 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	344 	671 	308 	25 	0 	0 	0 	0 	0 	0 	179 	180 	358 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	54 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       300      4474         0         0         0         0         0         0         0         0      2159      2135         0         0         0         0 
dram[1]:      1296      6877         0         0         0         0         0         0         0         0      2157      2132         0         0         0         0 
dram[2]:      1618     12800         0         0         0         0         0         0         0         0      2171      2138         0         0         0         0 
dram[3]:      3322         0         0         0         0         0         0         0         0         0      2169      2143         0         0         0         0 
dram[4]:      4124         0         0         0         0         0         0         0         0         0      2131      2153         0         0         0         0 
dram[5]:      5388         0         0         0         0         0         0         0         0         0      2125      2151         0         0         0         0 
average row accesses per activate:
dram[0]:  1.000000  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  4.000000  5.000000      -nan      -nan      -nan      -nan 
dram[1]:  2.000000  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  4.000000  6.000000      -nan      -nan      -nan      -nan 
dram[2]:  2.000000  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  4.000000  6.000000      -nan      -nan      -nan      -nan 
dram[3]:  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  4.000000  5.000000      -nan      -nan      -nan      -nan 
dram[4]:  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  6.000000  4.000000      -nan      -nan      -nan      -nan 
dram[5]:  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  6.000000  4.000000      -nan      -nan      -nan      -nan 
average row locality = 76/23 = 3.304348
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         3         2         0         0         0         0         0         0         0         0         4         5         0         0         0         0 
dram[1]:         2         2         0         0         0         0         0         0         0         0         4         6         0         0         0         0 
dram[2]:         2         1         0         0         0         0         0         0         0         0         4         6         0         0         0         0 
dram[3]:         2         0         0         0         0         0         0         0         0         0         4         5         0         0         0         0 
dram[4]:         2         0         0         0         0         0         0         0         0         0         6         4         0         0         0         0 
dram[5]:         2         0         0         0         0         0         0         0         0         0         6         4         0         0         0         0 
total reads: 76
min_bank_accesses = 0!
chip skew: 14/11 = 1.27
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:       1300         0    none      none      none      none      none      none      none      none        8681      8455    none      none      none      none  
dram[1]:          0         0    none      none      none      none      none      none      none      none        8495      6070    none      none      none      none  
dram[2]:          0         0    none      none      none      none      none      none      none      none        8099      6343    none      none      none      none  
dram[3]:          0    none      none      none      none      none      none      none      none      none        7467      6729    none      none      none      none  
dram[4]:          0    none      none      none      none      none      none      none      none      none       11132      9472    none      none      none      none  
dram[5]:          0    none      none      none      none      none      none      none      none      none       11674      8494    none      none      none      none  
maximum mf latency per bank:
dram[0]:        278         0         0         0         0         0         0         0         0         0       540       580         0         0         0         0
dram[1]:          0         0         0         0         0         0         0         0         0         0       508       389         0         0         0         0
dram[2]:          0         0         0         0         0         0         0         0         0         0       531       542         0         0         0         0
dram[3]:          0         0         0         0         0         0         0         0         0         0       388       500         0         0         0         0
dram[4]:          0         0         0         0         0         0         0         0         0         0       617       566         0         0         0         0
dram[5]:          0         0         0         0         0         0         0         0         0         0       629       570         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=75607 n_nop=75571 n_act=6 n_pre=2 n_req=14 n_rd=28 n_write=0 bw_util=0.0007407
n_activity=328 dram_eff=0.1707
bk0: 6a 75534i bk1: 4a 75584i bk2: 0a 75607i bk3: 0a 75607i bk4: 0a 75607i bk5: 0a 75607i bk6: 0a 75608i bk7: 0a 75608i bk8: 0a 75609i bk9: 0a 75609i bk10: 8a 75574i bk11: 10a 75560i bk12: 0a 75605i bk13: 0a 75605i bk14: 0a 75606i bk15: 0a 75606i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000317431
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=75607 n_nop=75575 n_act=4 n_pre=0 n_req=14 n_rd=28 n_write=0 bw_util=0.0007407
n_activity=278 dram_eff=0.2014
bk0: 4a 75586i bk1: 4a 75586i bk2: 0a 75605i bk3: 0a 75607i bk4: 0a 75607i bk5: 0a 75608i bk6: 0a 75608i bk7: 0a 75608i bk8: 0a 75609i bk9: 0a 75609i bk10: 8a 75580i bk11: 12a 75566i bk12: 0a 75605i bk13: 0a 75605i bk14: 0a 75606i bk15: 0a 75606i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000158715
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=75607 n_nop=75577 n_act=4 n_pre=0 n_req=13 n_rd=26 n_write=0 bw_util=0.0006878
n_activity=252 dram_eff=0.2063
bk0: 4a 75587i bk1: 2a 75590i bk2: 0a 75606i bk3: 0a 75606i bk4: 0a 75607i bk5: 0a 75607i bk6: 0a 75608i bk7: 0a 75608i bk8: 0a 75609i bk9: 0a 75609i bk10: 8a 75578i bk11: 12a 75566i bk12: 0a 75605i bk13: 0a 75605i bk14: 0a 75606i bk15: 0a 75606i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000211621
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=75607 n_nop=75582 n_act=3 n_pre=0 n_req=11 n_rd=22 n_write=0 bw_util=0.000582
n_activity=210 dram_eff=0.2095
bk0: 4a 75586i bk1: 0a 75606i bk2: 0a 75607i bk3: 0a 75607i bk4: 0a 75607i bk5: 0a 75607i bk6: 0a 75607i bk7: 0a 75608i bk8: 0a 75609i bk9: 0a 75609i bk10: 8a 75580i bk11: 10a 75570i bk12: 0a 75605i bk13: 0a 75605i bk14: 0a 75606i bk15: 0a 75606i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000145489
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=75607 n_nop=75580 n_act=3 n_pre=0 n_req=12 n_rd=24 n_write=0 bw_util=0.0006349
n_activity=205 dram_eff=0.2341
bk0: 4a 75586i bk1: 0a 75606i bk2: 0a 75606i bk3: 0a 75606i bk4: 0a 75607i bk5: 0a 75608i bk6: 0a 75608i bk7: 0a 75608i bk8: 0a 75608i bk9: 0a 75608i bk10: 12a 75569i bk11: 8a 75574i bk12: 0a 75605i bk13: 0a 75606i bk14: 0a 75607i bk15: 0a 75607i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000370336
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=75607 n_nop=75580 n_act=3 n_pre=0 n_req=12 n_rd=24 n_write=0 bw_util=0.0006349
n_activity=201 dram_eff=0.2388
bk0: 4a 75586i bk1: 0a 75606i bk2: 0a 75606i bk3: 0a 75606i bk4: 0a 75607i bk5: 0a 75608i bk6: 0a 75608i bk7: 0a 75608i bk8: 0a 75608i bk9: 0a 75608i bk10: 12a 75568i bk11: 8a 75574i bk12: 0a 75605i bk13: 0a 75606i bk14: 0a 75607i bk15: 0a 75607i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000185168

========= L2 cache stats =========
L2_cache_bank[0]: Access = 231, Miss = 7, Miss_rate = 0.030, Pending_hits = 19, Reservation_fails = 554
L2_cache_bank[1]: Access = 227, Miss = 7, Miss_rate = 0.031, Pending_hits = 21, Reservation_fails = 583
L2_cache_bank[2]: Access = 175, Miss = 6, Miss_rate = 0.034, Pending_hits = 18, Reservation_fails = 596
L2_cache_bank[3]: Access = 205, Miss = 8, Miss_rate = 0.039, Pending_hits = 24, Reservation_fails = 346
L2_cache_bank[4]: Access = 214, Miss = 6, Miss_rate = 0.028, Pending_hits = 16, Reservation_fails = 373
L2_cache_bank[5]: Access = 229, Miss = 7, Miss_rate = 0.031, Pending_hits = 21, Reservation_fails = 345
L2_cache_bank[6]: Access = 175, Miss = 6, Miss_rate = 0.034, Pending_hits = 18, Reservation_fails = 453
L2_cache_bank[7]: Access = 160, Miss = 5, Miss_rate = 0.031, Pending_hits = 12, Reservation_fails = 199
L2_cache_bank[8]: Access = 317, Miss = 8, Miss_rate = 0.025, Pending_hits = 21, Reservation_fails = 493
L2_cache_bank[9]: Access = 143, Miss = 4, Miss_rate = 0.028, Pending_hits = 12, Reservation_fails = 189
L2_cache_bank[10]: Access = 290, Miss = 8, Miss_rate = 0.028, Pending_hits = 19, Reservation_fails = 436
L2_cache_bank[11]: Access = 140, Miss = 4, Miss_rate = 0.029, Pending_hits = 11, Reservation_fails = 190
L2_total_cache_accesses = 2506
L2_total_cache_misses = 76
L2_total_cache_miss_rate = 0.0303
L2_total_cache_pending_hits = 212
L2_total_cache_reservation_fails = 4757
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1117
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 158
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 58
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 3037
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 109
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 717
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 373
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 51
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 17
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 1611
L2_cache_data_port_util = 0.010
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=9632
icnt_total_pkts_simt_to_mem=3553
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 9.11723
	minimum = 6
	maximum = 34
Network latency average = 8.60302
	minimum = 6
	maximum = 34
Slowest packet = 3896
Flit latency average = 7.40599
	minimum = 6
	maximum = 34
Slowest flit = 10424
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00228326
	minimum = 0.00175198 (at node 26)
	maximum = 0.00448946 (at node 23)
Accepted packet rate average = 0.00228326
	minimum = 0.00175198 (at node 26)
	maximum = 0.00448946 (at node 23)
Injected flit rate average = 0.00561892
	minimum = 0.00295647 (at node 3)
	maximum = 0.0150014 (at node 23)
Accepted flit rate average= 0.00561892
	minimum = 0.00306597 (at node 18)
	maximum = 0.00865042 (at node 12)
Injected packet length average = 2.46092
Accepted packet length average = 2.46092
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (5 samples)
	minimum = nan (5 samples)
	maximum = -nan (5 samples)
Network latency average = -nan (5 samples)
	minimum = nan (5 samples)
	maximum = -nan (5 samples)
Flit latency average = -nan (5 samples)
	minimum = nan (5 samples)
	maximum = -nan (5 samples)
Fragmentation average = -nan (5 samples)
	minimum = nan (5 samples)
	maximum = -nan (5 samples)
Injected packet rate average = -nan (5 samples)
	minimum = -nan (5 samples)
	maximum = -nan (5 samples)
Accepted packet rate average = -nan (5 samples)
	minimum = -nan (5 samples)
	maximum = -nan (5 samples)
Injected flit rate average = -nan (5 samples)
	minimum = -nan (5 samples)
	maximum = -nan (5 samples)
Accepted flit rate average = -nan (5 samples)
	minimum = -nan (5 samples)
	maximum = -nan (5 samples)
Injected packet size average = -nan (5 samples)
Accepted packet size average = -nan (5 samples)
Hops average = -nan (5 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 58 min, 20 sec (3500 sec)
gpgpu_simulation_rate = 6599 (inst/sec)
gpgpu_simulation_rate = 16 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x400fa0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z14calculate_tempiPfS_iiiiffffff' to stream 0, gridDim= (8,8,1) blockDim = (16,16,1) 
GPGPU-Sim uArch: Shader 13 bind to kernel 4 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core: 13, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,57280)
GPGPU-Sim uArch: Shader 14 bind to kernel 4 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core: 14, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,57280)
GPGPU-Sim uArch: Shader 0 bind to kernel 4 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  0, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,57280)
GPGPU-Sim uArch: Shader 1 bind to kernel 4 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  1, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,57280)
GPGPU-Sim uArch: Shader 2 bind to kernel 4 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  2, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,57280)
GPGPU-Sim uArch: Shader 3 bind to kernel 4 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  3, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,57280)
GPGPU-Sim uArch: Shader 4 bind to kernel 4 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  4, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,57280)
GPGPU-Sim uArch: Shader 5 bind to kernel 4 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  5, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,57280)
GPGPU-Sim uArch: Shader 6 bind to kernel 4 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  6, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,57280)
GPGPU-Sim uArch: Shader 7 bind to kernel 4 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  7, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,57280)
GPGPU-Sim uArch: Shader 8 bind to kernel 4 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  8, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,57280)
GPGPU-Sim uArch: Shader 9 bind to kernel 4 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  9, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,57280)
GPGPU-Sim uArch: Shader 10 bind to kernel 4 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core: 10, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,57280)
GPGPU-Sim uArch: Shader 11 bind to kernel 4 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core: 11, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,57280)
GPGPU-Sim uArch: Shader 12 bind to kernel 4 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core: 12, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,57280)
GPGPU-Sim uArch: core: 13, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,57280)
GPGPU-Sim uArch: core: 14, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,57280)
GPGPU-Sim uArch: core:  0, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,57280)
GPGPU-Sim uArch: core:  1, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,57280)
GPGPU-Sim uArch: core:  2, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,57280)
GPGPU-Sim uArch: core:  3, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,57280)
GPGPU-Sim uArch: core:  4, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,57280)
GPGPU-Sim uArch: core:  5, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,57280)
GPGPU-Sim uArch: core:  6, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,57280)
GPGPU-Sim uArch: core:  7, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,57280)
GPGPU-Sim uArch: core:  8, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,57280)
GPGPU-Sim uArch: core:  9, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,57280)
GPGPU-Sim uArch: core: 10, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,57280)
GPGPU-Sim uArch: core: 11, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,57280)
GPGPU-Sim uArch: core: 12, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,57280)
GPGPU-Sim uArch: core: 13, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,57280)
GPGPU-Sim uArch: core: 14, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,57280)
GPGPU-Sim uArch: core:  0, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,57280)
GPGPU-Sim uArch: core:  1, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,57280)
GPGPU-Sim uArch: core:  2, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,57280)
GPGPU-Sim uArch: core:  3, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,57280)
GPGPU-Sim uArch: core:  4, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,57280)
GPGPU-Sim uArch: core:  5, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,57280)
GPGPU-Sim uArch: core:  6, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,57280)
GPGPU-Sim uArch: core:  7, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,57280)
GPGPU-Sim uArch: core:  8, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,57280)
GPGPU-Sim uArch: core:  9, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,57280)
GPGPU-Sim uArch: core: 10, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,57280)
GPGPU-Sim uArch: core: 11, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,57280)
GPGPU-Sim uArch: core: 12, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,57280)
GPGPU-Sim uArch: core: 13, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,57280)
GPGPU-Sim uArch: core: 14, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,57280)
GPGPU-Sim uArch: core:  0, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,57280)
GPGPU-Sim uArch: core:  1, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,57280)
GPGPU-Sim uArch: core:  2, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,57280)
GPGPU-Sim uArch: core:  3, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,57280)
GPGPU-Sim uArch: core:  4, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,57280)
GPGPU-Sim uArch: core:  5, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,57280)
GPGPU-Sim uArch: core:  6, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,57280)
GPGPU-Sim uArch: core:  7, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,57280)
GPGPU-Sim uArch: core:  8, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,57280)
GPGPU-Sim uArch: core:  9, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,57280)
GPGPU-Sim uArch: core: 10, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,57280)
GPGPU-Sim uArch: core: 11, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,57280)
GPGPU-Sim uArch: core: 12, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,57280)
GPGPU-Sim PTX: 23800000 instructions simulated : ctaid=(3,1,0) tid=(12,0,0)
GPGPU-Sim PTX: 23900000 instructions simulated : ctaid=(1,6,0) tid=(12,12,0)
GPGPU-Sim uArch: cycles simulated: 57780  inst.: 23297005 (ipc=399.3) sim_rate=6529 (inst/sec) elapsed = 0:0:59:28 / Sat Apr 14 13:09:30 2018
GPGPU-Sim PTX: 24000000 instructions simulated : ctaid=(0,3,0) tid=(12,12,0)
GPGPU-Sim PTX: 24100000 instructions simulated : ctaid=(1,1,0) tid=(8,6,0)
GPGPU-Sim PTX: 24200000 instructions simulated : ctaid=(6,2,0) tid=(8,7,0)
GPGPU-Sim uArch: cycles simulated: 58280  inst.: 23550237 (ipc=452.9) sim_rate=6475 (inst/sec) elapsed = 0:1:00:37 / Sat Apr 14 13:10:39 2018
GPGPU-Sim PTX: 24300000 instructions simulated : ctaid=(5,1,0) tid=(4,4,0)
GPGPU-Sim PTX: 24400000 instructions simulated : ctaid=(2,2,0) tid=(12,10,0)
GPGPU-Sim PTX: 24500000 instructions simulated : ctaid=(5,0,0) tid=(8,11,0)
GPGPU-Sim uArch: cycles simulated: 58780  inst.: 23899397 (ipc=534.7) sim_rate=6445 (inst/sec) elapsed = 0:1:01:48 / Sat Apr 14 13:11:50 2018
GPGPU-Sim PTX: 24600000 instructions simulated : ctaid=(7,2,0) tid=(4,14,0)
GPGPU-Sim PTX: 24700000 instructions simulated : ctaid=(1,5,0) tid=(12,10,0)
GPGPU-Sim PTX: 24800000 instructions simulated : ctaid=(4,0,0) tid=(12,3,0)
GPGPU-Sim PTX: 24900000 instructions simulated : ctaid=(1,1,0) tid=(12,2,0)
GPGPU-Sim uArch: cycles simulated: 59280  inst.: 24291917 (ipc=597.3) sim_rate=6428 (inst/sec) elapsed = 0:1:02:59 / Sat Apr 14 13:13:01 2018
GPGPU-Sim PTX: 25000000 instructions simulated : ctaid=(5,2,0) tid=(0,0,0)
GPGPU-Sim PTX: 25100000 instructions simulated : ctaid=(4,1,0) tid=(13,2,0)
GPGPU-Sim PTX: 25200000 instructions simulated : ctaid=(0,3,0) tid=(12,3,0)
GPGPU-Sim PTX: 25300000 instructions simulated : ctaid=(6,3,0) tid=(11,14,0)
GPGPU-Sim uArch: cycles simulated: 59780  inst.: 24655036 (ipc=623.1) sim_rate=6403 (inst/sec) elapsed = 0:1:04:10 / Sat Apr 14 13:14:12 2018
GPGPU-Sim PTX: 25400000 instructions simulated : ctaid=(7,3,0) tid=(4,5,0)
GPGPU-Sim PTX: 25500000 instructions simulated : ctaid=(6,2,0) tid=(10,1,0)
GPGPU-Sim PTX: 25600000 instructions simulated : ctaid=(6,0,0) tid=(2,15,0)
GPGPU-Sim uArch: cycles simulated: 60280  inst.: 24926636 (ipc=609.8) sim_rate=6353 (inst/sec) elapsed = 0:1:05:23 / Sat Apr 14 13:15:25 2018
GPGPU-Sim PTX: 25700000 instructions simulated : ctaid=(0,0,0) tid=(13,8,0)
GPGPU-Sim PTX: 25800000 instructions simulated : ctaid=(5,4,0) tid=(5,1,0)
GPGPU-Sim PTX: 25900000 instructions simulated : ctaid=(4,1,0) tid=(4,11,0)
GPGPU-Sim uArch: cycles simulated: 60780  inst.: 25251488 (ipc=615.5) sim_rate=6319 (inst/sec) elapsed = 0:1:06:36 / Sat Apr 14 13:16:38 2018
GPGPU-Sim PTX: 26000000 instructions simulated : ctaid=(3,2,0) tid=(3,14,0)
GPGPU-Sim PTX: 26100000 instructions simulated : ctaid=(3,1,0) tid=(7,4,0)
GPGPU-Sim PTX: 26200000 instructions simulated : ctaid=(7,0,0) tid=(11,0,0)
GPGPU-Sim uArch: cycles simulated: 61280  inst.: 25556865 (ipc=614.9) sim_rate=6279 (inst/sec) elapsed = 0:1:07:50 / Sat Apr 14 13:17:52 2018
GPGPU-Sim PTX: 26300000 instructions simulated : ctaid=(1,0,0) tid=(8,12,0)
GPGPU-Sim PTX: 26400000 instructions simulated : ctaid=(0,5,0) tid=(7,10,0)
GPGPU-Sim PTX: 26500000 instructions simulated : ctaid=(5,6,0) tid=(2,7,0)
GPGPU-Sim PTX: 26600000 instructions simulated : ctaid=(2,4,0) tid=(12,1,0)
GPGPU-Sim uArch: cycles simulated: 61780  inst.: 25881996 (ipc=618.8) sim_rate=6245 (inst/sec) elapsed = 0:1:09:04 / Sat Apr 14 13:19:06 2018
GPGPU-Sim PTX: 26700000 instructions simulated : ctaid=(5,3,0) tid=(11,3,0)
GPGPU-Sim PTX: 26800000 instructions simulated : ctaid=(2,2,0) tid=(4,5,0)
GPGPU-Sim uArch: cycles simulated: 62280  inst.: 26103625 (ipc=601.3) sim_rate=6185 (inst/sec) elapsed = 0:1:10:20 / Sat Apr 14 13:20:22 2018
GPGPU-Sim PTX: 26900000 instructions simulated : ctaid=(3,2,0) tid=(9,5,0)
GPGPU-Sim PTX: 27000000 instructions simulated : ctaid=(3,2,0) tid=(11,0,0)
GPGPU-Sim PTX: 27100000 instructions simulated : ctaid=(4,1,0) tid=(13,7,0)
GPGPU-Sim uArch: cycles simulated: 62780  inst.: 26390926 (ipc=598.8) sim_rate=6143 (inst/sec) elapsed = 0:1:11:36 / Sat Apr 14 13:21:38 2018
GPGPU-Sim PTX: 27200000 instructions simulated : ctaid=(6,2,0) tid=(4,11,0)
GPGPU-Sim PTX: 27300000 instructions simulated : ctaid=(1,3,0) tid=(3,13,0)
GPGPU-Sim uArch: cycles simulated: 63280  inst.: 26624106 (ipc=587.8) sim_rate=6091 (inst/sec) elapsed = 0:1:12:51 / Sat Apr 14 13:22:53 2018
GPGPU-Sim PTX: 27400000 instructions simulated : ctaid=(5,1,0) tid=(3,9,0)
GPGPU-Sim PTX: 27500000 instructions simulated : ctaid=(2,5,0) tid=(7,14,0)
GPGPU-Sim PTX: 27600000 instructions simulated : ctaid=(2,0,0) tid=(6,10,0)
GPGPU-Sim uArch: cycles simulated: 63780  inst.: 26860687 (ipc=579.0) sim_rate=6038 (inst/sec) elapsed = 0:1:14:08 / Sat Apr 14 13:24:10 2018
GPGPU-Sim PTX: 27700000 instructions simulated : ctaid=(2,3,0) tid=(11,15,0)
GPGPU-Sim PTX: 27800000 instructions simulated : ctaid=(2,1,0) tid=(7,8,0)
GPGPU-Sim uArch: cycles simulated: 64280  inst.: 27084715 (ipc=569.6) sim_rate=5986 (inst/sec) elapsed = 0:1:15:24 / Sat Apr 14 13:25:26 2018
GPGPU-Sim PTX: 27900000 instructions simulated : ctaid=(1,5,0) tid=(12,10,0)
GPGPU-Sim PTX: 28000000 instructions simulated : ctaid=(3,4,0) tid=(7,11,0)
GPGPU-Sim uArch: cycles simulated: 64780  inst.: 27312279 (ipc=562.0) sim_rate=5934 (inst/sec) elapsed = 0:1:16:42 / Sat Apr 14 13:26:44 2018
GPGPU-Sim PTX: 28100000 instructions simulated : ctaid=(6,1,0) tid=(6,1,0)
GPGPU-Sim PTX: 28200000 instructions simulated : ctaid=(7,1,0) tid=(9,4,0)
GPGPU-Sim PTX: 28300000 instructions simulated : ctaid=(1,0,0) tid=(13,7,0)
GPGPU-Sim uArch: cycles simulated: 65280  inst.: 27581501 (ipc=560.5) sim_rate=5892 (inst/sec) elapsed = 0:1:18:01 / Sat Apr 14 13:28:03 2018
GPGPU-Sim PTX: 28400000 instructions simulated : ctaid=(0,4,0) tid=(7,13,0)
GPGPU-Sim PTX: 28500000 instructions simulated : ctaid=(6,4,0) tid=(2,15,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (8357,57280), 3 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0, start_tid:   0, end_tid: 256, initialized @(8358,57280)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (8362,57280), 3 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0, start_tid:   0, end_tid: 256, initialized @(8363,57280)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (8378,57280), 3 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0, start_tid:   0, end_tid: 256, initialized @(8379,57280)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (8385,57280), 3 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0, start_tid:   0, end_tid: 256, initialized @(8386,57280)
GPGPU-Sim PTX: 28600000 instructions simulated : ctaid=(1,2,0) tid=(6,7,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (8446,57280), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #0 (8452,57280), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (8468,57280), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 65780  inst.: 27846097 (ipc=558.7) sim_rate=5848 (inst/sec) elapsed = 0:1:19:21 / Sat Apr 14 13:29:23 2018
GPGPU-Sim uArch: Shader 2 finished CTA #0 (8500,57280), 3 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (8503,57280), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (8525,57280), 3 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (8587,57280), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (8595,57280), 3 CTAs running
GPGPU-Sim PTX: 28700000 instructions simulated : ctaid=(2,5,0) tid=(10,8,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (8648,57280), 3 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (8654,57280), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (8658,57280), 3 CTAs running
GPGPU-Sim PTX: 28800000 instructions simulated : ctaid=(1,2,0) tid=(2,11,0)
GPGPU-Sim PTX: 28900000 instructions simulated : ctaid=(7,3,0) tid=(11,5,0)
GPGPU-Sim uArch: cycles simulated: 66280  inst.: 28110076 (ipc=557.0) sim_rate=5806 (inst/sec) elapsed = 0:1:20:41 / Sat Apr 14 13:30:43 2018
GPGPU-Sim PTX: 29000000 instructions simulated : ctaid=(5,4,0) tid=(7,4,0)
GPGPU-Sim PTX: 29100000 instructions simulated : ctaid=(4,5,0) tid=(5,13,0)
GPGPU-Sim uArch: cycles simulated: 66780  inst.: 28355720 (ipc=553.5) sim_rate=5761 (inst/sec) elapsed = 0:1:22:02 / Sat Apr 14 13:32:04 2018
GPGPU-Sim PTX: 29200000 instructions simulated : ctaid=(5,5,0) tid=(7,7,0)
GPGPU-Sim PTX: 29300000 instructions simulated : ctaid=(3,5,0) tid=(3,6,0)
GPGPU-Sim uArch: cycles simulated: 67280  inst.: 28594676 (ipc=549.7) sim_rate=5713 (inst/sec) elapsed = 0:1:23:25 / Sat Apr 14 13:33:27 2018
GPGPU-Sim PTX: 29400000 instructions simulated : ctaid=(0,2,0) tid=(14,6,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (10029,57280), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (10041,57280), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (10066,57280), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (10088,57280), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (10150,57280), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (10193,57280), 2 CTAs running
GPGPU-Sim PTX: 29500000 instructions simulated : ctaid=(7,3,0) tid=(15,12,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (10286,57280), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (10294,57280), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (10298,57280), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (10325,57280), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (10336,57280), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (10374,57280), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (10396,57280), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (10423,57280), 3 CTAs running
GPGPU-Sim PTX: 29600000 instructions simulated : ctaid=(7,3,0) tid=(4,1,0)
GPGPU-Sim uArch: cycles simulated: 67780  inst.: 28812640 (ipc=544.3) sim_rate=5662 (inst/sec) elapsed = 0:1:24:48 / Sat Apr 14 13:34:50 2018
GPGPU-Sim uArch: Shader 11 finished CTA #1 (10538,57280), 2 CTAs running
GPGPU-Sim PTX: 29700000 instructions simulated : ctaid=(7,4,0) tid=(14,8,0)
GPGPU-Sim PTX: 29800000 instructions simulated : ctaid=(7,4,0) tid=(5,13,0)
GPGPU-Sim uArch: cycles simulated: 68280  inst.: 29070277 (ipc=543.0) sim_rate=5621 (inst/sec) elapsed = 0:1:26:11 / Sat Apr 14 13:36:13 2018
GPGPU-Sim PTX: 29900000 instructions simulated : ctaid=(0,7,0) tid=(13,7,0)
GPGPU-Sim PTX: 30000000 instructions simulated : ctaid=(5,6,0) tid=(11,6,0)
GPGPU-Sim PTX: 30100000 instructions simulated : ctaid=(3,6,0) tid=(7,2,0)
GPGPU-Sim uArch: cycles simulated: 68780  inst.: 29331260 (ipc=542.1) sim_rate=5580 (inst/sec) elapsed = 0:1:27:36 / Sat Apr 14 13:37:38 2018
GPGPU-Sim PTX: 30200000 instructions simulated : ctaid=(7,3,0) tid=(6,1,0)
GPGPU-Sim PTX: 30300000 instructions simulated : ctaid=(2,4,0) tid=(12,10,0)
GPGPU-Sim uArch: cycles simulated: 69280  inst.: 29559780 (ipc=538.5) sim_rate=5534 (inst/sec) elapsed = 0:1:29:01 / Sat Apr 14 13:39:03 2018
GPGPU-Sim PTX: 30400000 instructions simulated : ctaid=(6,7,0) tid=(11,4,0)
GPGPU-Sim PTX: 30500000 instructions simulated : ctaid=(5,7,0) tid=(2,1,0)
GPGPU-Sim PTX: 30600000 instructions simulated : ctaid=(4,7,0) tid=(2,1,0)
GPGPU-Sim uArch: cycles simulated: 69780  inst.: 29777673 (ipc=534.4) sim_rate=5486 (inst/sec) elapsed = 0:1:30:27 / Sat Apr 14 13:40:29 2018
GPGPU-Sim PTX: 30700000 instructions simulated : ctaid=(1,7,0) tid=(3,11,0)
GPGPU-Sim PTX: 30800000 instructions simulated : ctaid=(7,6,0) tid=(15,9,0)
GPGPU-Sim uArch: cycles simulated: 70280  inst.: 29968867 (ipc=528.6) sim_rate=5436 (inst/sec) elapsed = 0:1:31:53 / Sat Apr 14 13:41:55 2018
GPGPU-Sim uArch: Shader 2 finished CTA #2 (13016,57280), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (13057,57280), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (13102,57280), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (13121,57280), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (13202,57280), 1 CTAs running
GPGPU-Sim PTX: 30900000 instructions simulated : ctaid=(5,6,0) tid=(13,9,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (13324,57280), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (13351,57280), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (13456,57280), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (13461,57280), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 70780  inst.: 30136094 (ipc=521.4) sim_rate=5381 (inst/sec) elapsed = 0:1:33:20 / Sat Apr 14 13:43:22 2018
GPGPU-Sim PTX: 31000000 instructions simulated : ctaid=(3,7,0) tid=(11,14,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (13526,57280), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (13527,57280), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (13532,57280), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (13566,57280), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (13648,57280), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (13698,57280), 2 CTAs running
GPGPU-Sim PTX: 31100000 instructions simulated : ctaid=(2,7,0) tid=(5,9,0)
GPGPU-Sim uArch: cycles simulated: 71280  inst.: 30293902 (ipc=514.0) sim_rate=5326 (inst/sec) elapsed = 0:1:34:47 / Sat Apr 14 13:44:49 2018
GPGPU-Sim PTX: 31200000 instructions simulated : ctaid=(0,6,0) tid=(11,15,0)
GPGPU-Sim PTX: 31300000 instructions simulated : ctaid=(6,7,0) tid=(10,2,0)
GPGPU-Sim uArch: cycles simulated: 71780  inst.: 30442027 (ipc=506.5) sim_rate=5271 (inst/sec) elapsed = 0:1:36:15 / Sat Apr 14 13:46:17 2018
GPGPU-Sim PTX: 31400000 instructions simulated : ctaid=(5,7,0) tid=(12,4,0)
GPGPU-Sim uArch: cycles simulated: 72280  inst.: 30560789 (ipc=497.6) sim_rate=5211 (inst/sec) elapsed = 0:1:37:44 / Sat Apr 14 13:47:46 2018
GPGPU-Sim uArch: Shader 10 finished CTA #3 (15034,57280), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (last released kernel 4 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 12 finished CTA #3 (15045,57280), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (last released kernel 4 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 9 finished CTA #3 (15097,57280), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (last released kernel 4 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 11 finished CTA #3 (15099,57280), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (last released kernel 4 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 1 finished CTA #3 (15127,57280), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (last released kernel 4 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 3 finished CTA #3 (15139,57280), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (last released kernel 4 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 4 finished CTA #3 (15155,57280), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (last released kernel 4 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 2 finished CTA #3 (15165,57280), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (last released kernel 4 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 8 finished CTA #3 (15473,57280), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (last released kernel 4 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: cycles simulated: 72780  inst.: 30626283 (ipc=485.7) sim_rate=5177 (inst/sec) elapsed = 0:1:38:35 / Sat Apr 14 13:48:37 2018
GPGPU-Sim uArch: Shader 7 finished CTA #3 (15561,57280), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (last released kernel 4 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 6 finished CTA #3 (15587,57280), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (last released kernel 4 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim PTX: 31500000 instructions simulated : ctaid=(7,5,0) tid=(6,13,0)
GPGPU-Sim uArch: cycles simulated: 73280  inst.: 30677507 (ipc=473.8) sim_rate=5162 (inst/sec) elapsed = 0:1:39:02 / Sat Apr 14 13:49:04 2018
GPGPU-Sim uArch: Shader 5 finished CTA #3 (16241,57280), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #3 (16353,57280), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #3 (16435,57280), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 73780  inst.: 30713343 (ipc=461.6) sim_rate=5148 (inst/sec) elapsed = 0:1:39:26 / Sat Apr 14 13:49:28 2018
GPGPU-Sim uArch: Shader 14 finished CTA #3 (16501,57280), 1 CTAs running
GPGPU-Sim PTX: 31600000 instructions simulated : ctaid=(6,7,0) tid=(9,7,0)
GPGPU-Sim uArch: cycles simulated: 74280  inst.: 30747353 (ipc=450.0) sim_rate=5133 (inst/sec) elapsed = 0:1:39:50 / Sat Apr 14 13:49:52 2018
GPGPU-Sim uArch: cycles simulated: 74780  inst.: 30780412 (ipc=439.0) sim_rate=5117 (inst/sec) elapsed = 0:1:40:15 / Sat Apr 14 13:50:17 2018
GPGPU-Sim uArch: cycles simulated: 75280  inst.: 30796308 (ipc=427.7) sim_rate=5099 (inst/sec) elapsed = 0:1:40:39 / Sat Apr 14 13:50:41 2018
GPGPU-Sim uArch: Shader 5 finished CTA #0 (18067,57280), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (last released kernel 4 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 13 finished CTA #0 (18112,57280), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (last released kernel 4 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 14 finished CTA #0 (18176,57280), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (last released kernel 4 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 0 finished CTA #0 (18204,57280), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (last released kernel 4 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: GPU detected kernel 4 '_Z14calculate_tempiPfS_iiiiffffff' finished on shader 0.
Destroy streams for kernel 4: size 0
kernel_name = _Z14calculate_tempiPfS_iiiiffffff 
kernel_launch_uid = 4 
gpu_sim_cycle = 18205
gpu_sim_insn = 7699119
gpu_ipc =     422.9123
gpu_tot_sim_cycle = 75485
gpu_tot_sim_insn = 30796476
gpu_tot_ipc =     407.9814
gpu_tot_issued_cta = 256
max_total_param_size = 0
gpu_stall_dramfull = 5396
gpu_stall_icnt2sh    = 7792
gpu_total_sim_rate=5093
RFC_cache:
	RFC_total_cache_accesses = 1733312
	RFC_total_cache_misses = 546267
	RFC_total_cache_miss_rate = 0.3152
	RFC_total_cache_pending_hits = 0
	RFC_total_cache_reservation_fails = 0

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 747344
	L1I_total_cache_misses = 8413
	L1I_total_cache_miss_rate = 0.0113
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 620, Miss = 107, Miss_rate = 0.173, Pending_hits = 88, Reservation_fails = 0
	L1D_cache_core[1]: Access = 586, Miss = 106, Miss_rate = 0.181, Pending_hits = 91, Reservation_fails = 0
	L1D_cache_core[2]: Access = 573, Miss = 103, Miss_rate = 0.180, Pending_hits = 87, Reservation_fails = 0
	L1D_cache_core[3]: Access = 576, Miss = 105, Miss_rate = 0.182, Pending_hits = 92, Reservation_fails = 0
	L1D_cache_core[4]: Access = 592, Miss = 106, Miss_rate = 0.179, Pending_hits = 85, Reservation_fails = 0
	L1D_cache_core[5]: Access = 612, Miss = 107, Miss_rate = 0.175, Pending_hits = 91, Reservation_fails = 0
	L1D_cache_core[6]: Access = 597, Miss = 105, Miss_rate = 0.176, Pending_hits = 93, Reservation_fails = 0
	L1D_cache_core[7]: Access = 598, Miss = 106, Miss_rate = 0.177, Pending_hits = 92, Reservation_fails = 0
	L1D_cache_core[8]: Access = 612, Miss = 109, Miss_rate = 0.178, Pending_hits = 82, Reservation_fails = 0
	L1D_cache_core[9]: Access = 592, Miss = 107, Miss_rate = 0.181, Pending_hits = 95, Reservation_fails = 0
	L1D_cache_core[10]: Access = 595, Miss = 108, Miss_rate = 0.182, Pending_hits = 87, Reservation_fails = 0
	L1D_cache_core[11]: Access = 598, Miss = 108, Miss_rate = 0.181, Pending_hits = 89, Reservation_fails = 0
	L1D_cache_core[12]: Access = 582, Miss = 105, Miss_rate = 0.180, Pending_hits = 87, Reservation_fails = 0
	L1D_cache_core[13]: Access = 594, Miss = 106, Miss_rate = 0.178, Pending_hits = 82, Reservation_fails = 0
	L1D_cache_core[14]: Access = 597, Miss = 104, Miss_rate = 0.174, Pending_hits = 92, Reservation_fails = 0
	L1D_total_cache_accesses = 8924
	L1D_total_cache_misses = 1592
	L1D_total_cache_miss_rate = 0.1784
	L1D_total_cache_pending_hits = 1333
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.006
	L1D_cache_fill_port_util = 0.002
L1C_cache:
	L1C_total_cache_accesses = 119904
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0040
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3420
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1192116
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1333
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 547831
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 119424
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3420
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 928
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 28
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 738931
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 8413
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
3158, 3680, 4043, 4944, 4294, 4042, 3680, 3316, 2316, 2678, 3038, 3290, 3290, 3038, 2678, 2316, 2316, 2680, 3044, 3298, 3298, 3044, 2680, 2316, 2316, 2680, 3044, 3300, 2978, 2785, 2171, 2079, 
gpgpu_n_tot_thrd_icount = 44709376
gpgpu_n_tot_w_icount = 1397168
gpgpu_n_stall_shd_mem = 8408
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1564
gpgpu_n_mem_write_global = 956
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 93312
gpgpu_n_store_insn = 3600
gpgpu_n_shmem_insn = 1080180
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 2909328
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3420
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3420
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 4988
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:189692	W0_Idle:99785	W0_Scoreboard:304599	W1:0	W2:344	W3:2576	W4:6292	W5:4968	W6:18896	W7:4656	W8:124600	W9:4656	W10:20600	W11:2260	W12:121024	W13:2260	W14:22256	W15:100	W16:134864	W17:48	W18:13064	W19:48	W20:129112	W21:48	W22:7728	W23:0	W24:133344	W25:0	W26:7728	W27:0	W28:123184	W29:0	W30:0	W31:0	W32:512512
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 12512 {8:1564,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 52320 {40:740,72:104,136:112,}
traffic_breakdown_coretomem[INST_ACC_R] = 4232 {8:529,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 212704 {136:1564,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 7648 {8:956,}
traffic_breakdown_memtocore[INST_ACC_R] = 71944 {136:529,}
maxmrqlatency = 11 
maxdqlatency = 0 
maxmflatency = 629 
averagemflatency = 222 
max_icnt2mem_latency = 400 
max_icnt2sh_latency = 75484 
mrq_lat_table:63 	4 	2 	7 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1819 	602 	114 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	2341 	404 	175 	80 	38 	26 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	494 	752 	308 	25 	0 	0 	0 	0 	0 	0 	179 	180 	358 	239 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	76 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       300      4474         0         0         0         0         0         0         0         0      2159      2135         0         0         0         0 
dram[1]:      1296      6877         0         0         0         0         0         0         0         0      2157      2132         0         0         0         0 
dram[2]:      1618     12800         0         0         0         0         0         0         0         0      2171      2138         0         0         0         0 
dram[3]:      3322         0         0         0         0         0         0         0         0         0      2169      2143         0         0         0         0 
dram[4]:      4124         0         0         0         0         0         0         0         0         0      2131      2153         0         0         0         0 
dram[5]:      5388         0         0         0         0         0         0         0         0         0      2125      2151         0         0         0         0 
average row accesses per activate:
dram[0]:  1.000000  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  4.000000  5.000000      -nan      -nan      -nan      -nan 
dram[1]:  2.000000  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  4.000000  6.000000      -nan      -nan      -nan      -nan 
dram[2]:  2.000000  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  4.000000  6.000000      -nan      -nan      -nan      -nan 
dram[3]:  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  4.000000  5.000000      -nan      -nan      -nan      -nan 
dram[4]:  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  6.000000  4.000000      -nan      -nan      -nan      -nan 
dram[5]:  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  6.000000  4.000000      -nan      -nan      -nan      -nan 
average row locality = 76/23 = 3.304348
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         3         2         0         0         0         0         0         0         0         0         4         5         0         0         0         0 
dram[1]:         2         2         0         0         0         0         0         0         0         0         4         6         0         0         0         0 
dram[2]:         2         1         0         0         0         0         0         0         0         0         4         6         0         0         0         0 
dram[3]:         2         0         0         0         0         0         0         0         0         0         4         5         0         0         0         0 
dram[4]:         2         0         0         0         0         0         0         0         0         0         6         4         0         0         0         0 
dram[5]:         2         0         0         0         0         0         0         0         0         0         6         4         0         0         0         0 
total reads: 76
min_bank_accesses = 0!
chip skew: 14/11 = 1.27
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:       1300         0    none      none      none      none      none      none      none      none        9889      9501    none      none      none      none  
dram[1]:          0         0    none      none      none      none      none      none      none      none        9717      6922    none      none      none      none  
dram[2]:          0         0    none      none      none      none      none      none      none      none        9302      7137    none      none      none      none  
dram[3]:          0    none      none      none      none      none      none      none      none      none        8679      7708    none      none      none      none  
dram[4]:          0    none      none      none      none      none      none      none      none      none       12741     10666    none      none      none      none  
dram[5]:          0    none      none      none      none      none      none      none      none      none       13341      9645    none      none      none      none  
maximum mf latency per bank:
dram[0]:        278         0         0         0         0         0         0         0         0         0       540       580         0         0         0         0
dram[1]:          0         0         0         0         0         0         0         0         0         0       508       389         0         0         0         0
dram[2]:          0         0         0         0         0         0         0         0         0         0       531       542         0         0         0         0
dram[3]:          0         0         0         0         0         0         0         0         0         0       388       500         0         0         0         0
dram[4]:          0         0         0         0         0         0         0         0         0         0       617       566         0         0         0         0
dram[5]:          0         0         0         0         0         0         0         0         0         0       629       570         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=99637 n_nop=99601 n_act=6 n_pre=2 n_req=14 n_rd=28 n_write=0 bw_util=0.000562
n_activity=328 dram_eff=0.1707
bk0: 6a 99564i bk1: 4a 99614i bk2: 0a 99637i bk3: 0a 99637i bk4: 0a 99637i bk5: 0a 99637i bk6: 0a 99638i bk7: 0a 99638i bk8: 0a 99639i bk9: 0a 99639i bk10: 8a 99604i bk11: 10a 99590i bk12: 0a 99635i bk13: 0a 99635i bk14: 0a 99636i bk15: 0a 99636i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000240874
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=99637 n_nop=99605 n_act=4 n_pre=0 n_req=14 n_rd=28 n_write=0 bw_util=0.000562
n_activity=278 dram_eff=0.2014
bk0: 4a 99616i bk1: 4a 99616i bk2: 0a 99635i bk3: 0a 99637i bk4: 0a 99637i bk5: 0a 99638i bk6: 0a 99638i bk7: 0a 99638i bk8: 0a 99639i bk9: 0a 99639i bk10: 8a 99610i bk11: 12a 99596i bk12: 0a 99635i bk13: 0a 99635i bk14: 0a 99636i bk15: 0a 99636i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000120437
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=99637 n_nop=99607 n_act=4 n_pre=0 n_req=13 n_rd=26 n_write=0 bw_util=0.0005219
n_activity=252 dram_eff=0.2063
bk0: 4a 99617i bk1: 2a 99620i bk2: 0a 99636i bk3: 0a 99636i bk4: 0a 99637i bk5: 0a 99637i bk6: 0a 99638i bk7: 0a 99638i bk8: 0a 99639i bk9: 0a 99639i bk10: 8a 99608i bk11: 12a 99596i bk12: 0a 99635i bk13: 0a 99635i bk14: 0a 99636i bk15: 0a 99636i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000160583
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=99637 n_nop=99612 n_act=3 n_pre=0 n_req=11 n_rd=22 n_write=0 bw_util=0.0004416
n_activity=210 dram_eff=0.2095
bk0: 4a 99616i bk1: 0a 99636i bk2: 0a 99637i bk3: 0a 99637i bk4: 0a 99637i bk5: 0a 99637i bk6: 0a 99637i bk7: 0a 99638i bk8: 0a 99639i bk9: 0a 99639i bk10: 8a 99610i bk11: 10a 99600i bk12: 0a 99635i bk13: 0a 99635i bk14: 0a 99636i bk15: 0a 99636i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000110401
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=99637 n_nop=99610 n_act=3 n_pre=0 n_req=12 n_rd=24 n_write=0 bw_util=0.0004817
n_activity=205 dram_eff=0.2341
bk0: 4a 99616i bk1: 0a 99636i bk2: 0a 99636i bk3: 0a 99636i bk4: 0a 99637i bk5: 0a 99638i bk6: 0a 99638i bk7: 0a 99638i bk8: 0a 99638i bk9: 0a 99638i bk10: 12a 99599i bk11: 8a 99604i bk12: 0a 99635i bk13: 0a 99636i bk14: 0a 99637i bk15: 0a 99637i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.00028102
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=99637 n_nop=99610 n_act=3 n_pre=0 n_req=12 n_rd=24 n_write=0 bw_util=0.0004817
n_activity=201 dram_eff=0.2388
bk0: 4a 99616i bk1: 0a 99636i bk2: 0a 99636i bk3: 0a 99636i bk4: 0a 99637i bk5: 0a 99638i bk6: 0a 99638i bk7: 0a 99638i bk8: 0a 99638i bk9: 0a 99638i bk10: 12a 99598i bk11: 8a 99604i bk12: 0a 99635i bk13: 0a 99636i bk14: 0a 99637i bk15: 0a 99637i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.00014051

========= L2 cache stats =========
L2_cache_bank[0]: Access = 283, Miss = 7, Miss_rate = 0.025, Pending_hits = 19, Reservation_fails = 554
L2_cache_bank[1]: Access = 278, Miss = 7, Miss_rate = 0.025, Pending_hits = 21, Reservation_fails = 583
L2_cache_bank[2]: Access = 209, Miss = 6, Miss_rate = 0.029, Pending_hits = 18, Reservation_fails = 596
L2_cache_bank[3]: Access = 239, Miss = 8, Miss_rate = 0.033, Pending_hits = 24, Reservation_fails = 346
L2_cache_bank[4]: Access = 266, Miss = 6, Miss_rate = 0.023, Pending_hits = 16, Reservation_fails = 373
L2_cache_bank[5]: Access = 281, Miss = 7, Miss_rate = 0.025, Pending_hits = 21, Reservation_fails = 345
L2_cache_bank[6]: Access = 209, Miss = 6, Miss_rate = 0.029, Pending_hits = 18, Reservation_fails = 453
L2_cache_bank[7]: Access = 194, Miss = 5, Miss_rate = 0.026, Pending_hits = 12, Reservation_fails = 199
L2_cache_bank[8]: Access = 399, Miss = 8, Miss_rate = 0.020, Pending_hits = 21, Reservation_fails = 493
L2_cache_bank[9]: Access = 176, Miss = 4, Miss_rate = 0.023, Pending_hits = 12, Reservation_fails = 189
L2_cache_bank[10]: Access = 358, Miss = 8, Miss_rate = 0.022, Pending_hits = 19, Reservation_fails = 436
L2_cache_bank[11]: Access = 172, Miss = 4, Miss_rate = 0.023, Pending_hits = 11, Reservation_fails = 190
L2_total_cache_accesses = 3064
L2_total_cache_misses = 76
L2_total_cache_miss_rate = 0.0248
L2_total_cache_pending_hits = 212
L2_total_cache_reservation_fails = 4757
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1348
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 158
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 58
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 3037
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 109
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 956
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 461
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 51
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 17
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 1611
L2_cache_data_port_util = 0.010
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=11466
icnt_total_pkts_simt_to_mem=4460
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 9.14695
	minimum = 6
	maximum = 34
Network latency average = 8.59588
	minimum = 6
	maximum = 34
Slowest packet = 5024
Flit latency average = 7.41481
	minimum = 6
	maximum = 34
Slowest flit = 13197
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00227044
	minimum = 0.00175776 (at node 26)
	maximum = 0.00450426 (at node 23)
Accepted packet rate average = 0.00227044
	minimum = 0.00175776 (at node 26)
	maximum = 0.00450426 (at node 23)
Injected flit rate average = 0.00557641
	minimum = 0.00296622 (at node 7)
	maximum = 0.0150508 (at node 23)
Accepted flit rate average= 0.00557641
	minimum = 0.00307608 (at node 18)
	maximum = 0.00785498 (at node 0)
Injected packet length average = 2.45609
Accepted packet length average = 2.45609
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (6 samples)
	minimum = nan (6 samples)
	maximum = -nan (6 samples)
Network latency average = -nan (6 samples)
	minimum = nan (6 samples)
	maximum = -nan (6 samples)
Flit latency average = -nan (6 samples)
	minimum = nan (6 samples)
	maximum = -nan (6 samples)
Fragmentation average = -nan (6 samples)
	minimum = nan (6 samples)
	maximum = -nan (6 samples)
Injected packet rate average = -nan (6 samples)
	minimum = -nan (6 samples)
	maximum = -nan (6 samples)
Accepted packet rate average = -nan (6 samples)
	minimum = -nan (6 samples)
	maximum = -nan (6 samples)
Injected flit rate average = -nan (6 samples)
	minimum = -nan (6 samples)
	maximum = -nan (6 samples)
Accepted flit rate average = -nan (6 samples)
	minimum = -nan (6 samples)
	maximum = -nan (6 samples)
Injected packet size average = -nan (6 samples)
Accepted packet size average = -nan (6 samples)
Hops average = -nan (6 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 40 min, 46 sec (6046 sec)
gpgpu_simulation_rate = 5093 (inst/sec)
gpgpu_simulation_rate = 12 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x400fa0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z14calculate_tempiPfS_iiiiffffff' to stream 0, gridDim= (8,8,1) blockDim = (16,16,1) 
GPGPU-Sim uArch: Shader 1 bind to kernel 5 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  1, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,75485)
GPGPU-Sim uArch: Shader 2 bind to kernel 5 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  2, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,75485)
GPGPU-Sim uArch: Shader 3 bind to kernel 5 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  3, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,75485)
GPGPU-Sim uArch: Shader 4 bind to kernel 5 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  4, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,75485)
GPGPU-Sim uArch: Shader 5 bind to kernel 5 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  5, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,75485)
GPGPU-Sim uArch: Shader 6 bind to kernel 5 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  6, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,75485)
GPGPU-Sim uArch: Shader 7 bind to kernel 5 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  7, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,75485)
GPGPU-Sim uArch: Shader 8 bind to kernel 5 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  8, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,75485)
GPGPU-Sim uArch: Shader 9 bind to kernel 5 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  9, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,75485)
GPGPU-Sim uArch: Shader 10 bind to kernel 5 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core: 10, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,75485)
GPGPU-Sim uArch: Shader 11 bind to kernel 5 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core: 11, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,75485)
GPGPU-Sim uArch: Shader 12 bind to kernel 5 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core: 12, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,75485)
GPGPU-Sim uArch: Shader 13 bind to kernel 5 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core: 13, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,75485)
GPGPU-Sim uArch: Shader 14 bind to kernel 5 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core: 14, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,75485)
GPGPU-Sim uArch: Shader 0 bind to kernel 5 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  0, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,75485)
GPGPU-Sim uArch: core:  1, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,75485)
GPGPU-Sim uArch: core:  2, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,75485)
GPGPU-Sim uArch: core:  3, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,75485)
GPGPU-Sim uArch: core:  4, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,75485)
GPGPU-Sim uArch: core:  5, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,75485)
GPGPU-Sim uArch: core:  6, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,75485)
GPGPU-Sim uArch: core:  7, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,75485)
GPGPU-Sim uArch: core:  8, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,75485)
GPGPU-Sim uArch: core:  9, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,75485)
GPGPU-Sim uArch: core: 10, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,75485)
GPGPU-Sim uArch: core: 11, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,75485)
GPGPU-Sim uArch: core: 12, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,75485)
GPGPU-Sim uArch: core: 13, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,75485)
GPGPU-Sim uArch: core: 14, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,75485)
GPGPU-Sim uArch: core:  0, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,75485)
GPGPU-Sim uArch: core:  1, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,75485)
GPGPU-Sim uArch: core:  2, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,75485)
GPGPU-Sim uArch: core:  3, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,75485)
GPGPU-Sim uArch: core:  4, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,75485)
GPGPU-Sim uArch: core:  5, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,75485)
GPGPU-Sim uArch: core:  6, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,75485)
GPGPU-Sim uArch: core:  7, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,75485)
GPGPU-Sim uArch: core:  8, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,75485)
GPGPU-Sim uArch: core:  9, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,75485)
GPGPU-Sim uArch: core: 10, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,75485)
GPGPU-Sim uArch: core: 11, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,75485)
GPGPU-Sim uArch: core: 12, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,75485)
GPGPU-Sim uArch: core: 13, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,75485)
GPGPU-Sim uArch: core: 14, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,75485)
GPGPU-Sim uArch: core:  0, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,75485)
GPGPU-Sim uArch: core:  1, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,75485)
GPGPU-Sim uArch: core:  2, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,75485)
GPGPU-Sim uArch: core:  3, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,75485)
GPGPU-Sim uArch: core:  4, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,75485)
GPGPU-Sim uArch: core:  5, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,75485)
GPGPU-Sim uArch: core:  6, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,75485)
GPGPU-Sim uArch: core:  7, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,75485)
GPGPU-Sim uArch: core:  8, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,75485)
GPGPU-Sim uArch: core:  9, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,75485)
GPGPU-Sim uArch: core: 10, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,75485)
GPGPU-Sim uArch: core: 11, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,75485)
GPGPU-Sim uArch: core: 12, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,75485)
GPGPU-Sim uArch: core: 13, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,75485)
GPGPU-Sim uArch: core: 14, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,75485)
GPGPU-Sim uArch: core:  0, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,75485)
GPGPU-Sim PTX: 31700000 instructions simulated : ctaid=(2,0,0) tid=(11,7,0)
GPGPU-Sim PTX: 31800000 instructions simulated : ctaid=(0,6,0) tid=(11,13,0)
GPGPU-Sim uArch: cycles simulated: 75985  inst.: 30996092 (ipc=399.2) sim_rate=5051 (inst/sec) elapsed = 0:1:42:16 / Sat Apr 14 13:52:18 2018
GPGPU-Sim PTX: 31900000 instructions simulated : ctaid=(6,1,0) tid=(11,9,0)
GPGPU-Sim PTX: 32000000 instructions simulated : ctaid=(4,1,0) tid=(11,8,0)
GPGPU-Sim PTX: 32100000 instructions simulated : ctaid=(4,2,0) tid=(15,5,0)
GPGPU-Sim uArch: cycles simulated: 76485  inst.: 31249168 (ipc=452.7) sim_rate=5018 (inst/sec) elapsed = 0:1:43:47 / Sat Apr 14 13:53:49 2018
GPGPU-Sim PTX: 32200000 instructions simulated : ctaid=(1,1,0) tid=(5,2,0)
GPGPU-Sim PTX: 32300000 instructions simulated : ctaid=(7,5,0) tid=(11,8,0)
GPGPU-Sim PTX: 32400000 instructions simulated : ctaid=(0,7,0) tid=(7,4,0)
GPGPU-Sim uArch: cycles simulated: 76985  inst.: 31601028 (ipc=536.4) sim_rate=5000 (inst/sec) elapsed = 0:1:45:19 / Sat Apr 14 13:55:21 2018
GPGPU-Sim PTX: 32500000 instructions simulated : ctaid=(6,3,0) tid=(11,3,0)
GPGPU-Sim PTX: 32600000 instructions simulated : ctaid=(1,1,0) tid=(3,14,0)
GPGPU-Sim PTX: 32700000 instructions simulated : ctaid=(1,0,0) tid=(3,14,0)
GPGPU-Sim PTX: 32800000 instructions simulated : ctaid=(3,0,0) tid=(11,11,0)
GPGPU-Sim uArch: cycles simulated: 77485  inst.: 31994216 (ipc=598.9) sim_rate=4989 (inst/sec) elapsed = 0:1:46:52 / Sat Apr 14 13:56:54 2018
GPGPU-Sim PTX: 32900000 instructions simulated : ctaid=(5,0,0) tid=(14,15,0)
GPGPU-Sim PTX: 33000000 instructions simulated : ctaid=(3,3,0) tid=(11,3,0)
GPGPU-Sim PTX: 33100000 instructions simulated : ctaid=(5,3,0) tid=(11,3,0)
GPGPU-Sim PTX: 33200000 instructions simulated : ctaid=(0,1,0) tid=(11,8,0)
GPGPU-Sim uArch: cycles simulated: 77985  inst.: 32357069 (ipc=624.2) sim_rate=4974 (inst/sec) elapsed = 0:1:48:25 / Sat Apr 14 13:58:27 2018
GPGPU-Sim PTX: 33300000 instructions simulated : ctaid=(5,2,0) tid=(7,6,0)
GPGPU-Sim PTX: 33400000 instructions simulated : ctaid=(6,1,0) tid=(4,9,0)
GPGPU-Sim PTX: 33500000 instructions simulated : ctaid=(0,3,0) tid=(13,7,0)
GPGPU-Sim uArch: cycles simulated: 78485  inst.: 32625815 (ipc=609.8) sim_rate=4944 (inst/sec) elapsed = 0:1:49:59 / Sat Apr 14 14:00:01 2018
GPGPU-Sim PTX: 33600000 instructions simulated : ctaid=(4,2,0) tid=(2,11,0)
GPGPU-Sim PTX: 33700000 instructions simulated : ctaid=(2,7,0) tid=(0,2,0)
GPGPU-Sim PTX: 33800000 instructions simulated : ctaid=(0,4,0) tid=(8,2,0)
GPGPU-Sim uArch: cycles simulated: 78985  inst.: 32954121 (ipc=616.5) sim_rate=4922 (inst/sec) elapsed = 0:1:51:34 / Sat Apr 14 14:01:36 2018
GPGPU-Sim PTX: 33900000 instructions simulated : ctaid=(4,5,0) tid=(3,8,0)
GPGPU-Sim PTX: 34000000 instructions simulated : ctaid=(0,5,0) tid=(1,7,0)
GPGPU-Sim PTX: 34100000 instructions simulated : ctaid=(3,2,0) tid=(14,12,0)
GPGPU-Sim uArch: cycles simulated: 79485  inst.: 33264200 (ipc=616.9) sim_rate=4899 (inst/sec) elapsed = 0:1:53:09 / Sat Apr 14 14:03:11 2018
GPGPU-Sim PTX: 34200000 instructions simulated : ctaid=(4,2,0) tid=(15,9,0)
GPGPU-Sim PTX: 34300000 instructions simulated : ctaid=(5,3,0) tid=(5,6,0)
GPGPU-Sim PTX: 34400000 instructions simulated : ctaid=(2,3,0) tid=(8,9,0)
GPGPU-Sim PTX: 34500000 instructions simulated : ctaid=(0,2,0) tid=(7,2,0)
GPGPU-Sim uArch: cycles simulated: 79985  inst.: 33587224 (ipc=620.2) sim_rate=4877 (inst/sec) elapsed = 0:1:54:46 / Sat Apr 14 14:04:48 2018
GPGPU-Sim PTX: 34600000 instructions simulated : ctaid=(2,2,0) tid=(3,5,0)
GPGPU-Sim PTX: 34700000 instructions simulated : ctaid=(3,2,0) tid=(7,13,0)
GPGPU-Sim uArch: cycles simulated: 80485  inst.: 33809655 (ipc=602.6) sim_rate=4842 (inst/sec) elapsed = 0:1:56:22 / Sat Apr 14 14:06:24 2018
GPGPU-Sim PTX: 34800000 instructions simulated : ctaid=(0,1,0) tid=(15,8,0)
GPGPU-Sim PTX: 34900000 instructions simulated : ctaid=(7,1,0) tid=(12,7,0)
GPGPU-Sim PTX: 35000000 instructions simulated : ctaid=(4,2,0) tid=(0,6,0)
GPGPU-Sim uArch: cycles simulated: 80985  inst.: 34097827 (ipc=600.2) sim_rate=4816 (inst/sec) elapsed = 0:1:58:00 / Sat Apr 14 14:08:02 2018
GPGPU-Sim PTX: 35100000 instructions simulated : ctaid=(3,2,0) tid=(3,0,0)
GPGPU-Sim PTX: 35200000 instructions simulated : ctaid=(7,2,0) tid=(8,5,0)
GPGPU-Sim uArch: cycles simulated: 81485  inst.: 34325681 (ipc=588.2) sim_rate=4780 (inst/sec) elapsed = 0:1:59:40 / Sat Apr 14 14:09:42 2018
GPGPU-Sim PTX: 35300000 instructions simulated : ctaid=(5,2,0) tid=(9,4,0)
GPGPU-Sim PTX: 35400000 instructions simulated : ctaid=(0,6,0) tid=(15,11,0)
GPGPU-Sim PTX: 35500000 instructions simulated : ctaid=(4,2,0) tid=(15,5,0)
GPGPU-Sim uArch: cycles simulated: 81985  inst.: 34571529 (ipc=580.8) sim_rate=4748 (inst/sec) elapsed = 0:2:01:21 / Sat Apr 14 14:11:23 2018
GPGPU-Sim PTX: 35600000 instructions simulated : ctaid=(1,1,0) tid=(7,7,0)
GPGPU-Sim PTX: 35700000 instructions simulated : ctaid=(1,2,0) tid=(10,0,0)
GPGPU-Sim uArch: cycles simulated: 82485  inst.: 34796849 (ipc=571.5) sim_rate=4714 (inst/sec) elapsed = 0:2:03:01 / Sat Apr 14 14:13:03 2018
GPGPU-Sim PTX: 35800000 instructions simulated : ctaid=(1,0,0) tid=(8,7,0)
GPGPU-Sim PTX: 35900000 instructions simulated : ctaid=(4,3,0) tid=(7,12,0)
GPGPU-Sim PTX: 36000000 instructions simulated : ctaid=(7,2,0) tid=(7,13,0)
GPGPU-Sim uArch: cycles simulated: 82985  inst.: 35028617 (ipc=564.3) sim_rate=4681 (inst/sec) elapsed = 0:2:04:43 / Sat Apr 14 14:14:45 2018
GPGPU-Sim PTX: 36100000 instructions simulated : ctaid=(0,6,0) tid=(7,15,0)
GPGPU-Sim PTX: 36200000 instructions simulated : ctaid=(1,5,0) tid=(5,13,0)
GPGPU-Sim uArch: cycles simulated: 83485  inst.: 35287667 (ipc=561.4) sim_rate=4651 (inst/sec) elapsed = 0:2:06:27 / Sat Apr 14 14:16:29 2018
GPGPU-Sim PTX: 36300000 instructions simulated : ctaid=(4,5,0) tid=(10,11,0)
GPGPU-Sim PTX: 36400000 instructions simulated : ctaid=(4,3,0) tid=(7,13,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (8297,75485), 3 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0, start_tid:   0, end_tid: 256, initialized @(8298,75485)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (8350,75485), 3 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0, start_tid:   0, end_tid: 256, initialized @(8351,75485)
GPGPU-Sim PTX: 36500000 instructions simulated : ctaid=(3,2,0) tid=(5,7,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (8420,75485), 3 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0, start_tid:   0, end_tid: 256, initialized @(8421,75485)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (8439,75485), 3 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0, start_tid:   0, end_tid: 256, initialized @(8440,75485)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (8450,75485), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (8469,75485), 3 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (8482,75485), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (8483,75485), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 83985  inst.: 35557701 (ipc=560.1) sim_rate=4623 (inst/sec) elapsed = 0:2:08:11 / Sat Apr 14 14:18:13 2018
GPGPU-Sim uArch: Shader 5 finished CTA #0 (8534,75485), 3 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (8552,75485), 3 CTAs running
GPGPU-Sim PTX: 36600000 instructions simulated : ctaid=(3,4,0) tid=(10,9,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (8596,75485), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (8612,75485), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (8652,75485), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (8690,75485), 3 CTAs running
GPGPU-Sim PTX: 36700000 instructions simulated : ctaid=(2,3,0) tid=(15,15,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (8828,75485), 3 CTAs running
GPGPU-Sim PTX: 36800000 instructions simulated : ctaid=(6,5,0) tid=(13,10,0)
GPGPU-Sim uArch: cycles simulated: 84485  inst.: 35816947 (ipc=557.8) sim_rate=4594 (inst/sec) elapsed = 0:2:09:56 / Sat Apr 14 14:19:58 2018
GPGPU-Sim PTX: 36900000 instructions simulated : ctaid=(0,3,0) tid=(13,2,0)
GPGPU-Sim PTX: 37000000 instructions simulated : ctaid=(3,2,0) tid=(8,2,0)
GPGPU-Sim uArch: cycles simulated: 84985  inst.: 36058967 (ipc=553.9) sim_rate=4563 (inst/sec) elapsed = 0:2:11:42 / Sat Apr 14 14:21:44 2018
GPGPU-Sim PTX: 37100000 instructions simulated : ctaid=(0,4,0) tid=(3,0,0)
GPGPU-Sim PTX: 37200000 instructions simulated : ctaid=(7,3,0) tid=(9,14,0)
GPGPU-Sim PTX: 37300000 instructions simulated : ctaid=(0,6,0) tid=(1,15,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (9992,75485), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 85485  inst.: 36302271 (ipc=550.6) sim_rate=4532 (inst/sec) elapsed = 0:2:13:29 / Sat Apr 14 14:23:31 2018
GPGPU-Sim uArch: Shader 2 finished CTA #1 (10076,75485), 3 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (10079,75485), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (10106,75485), 3 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (10121,75485), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (10158,75485), 2 CTAs running
GPGPU-Sim PTX: 37400000 instructions simulated : ctaid=(5,3,0) tid=(11,12,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (10174,75485), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (10194,75485), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (10242,75485), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (10299,75485), 3 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (10338,75485), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (10361,75485), 3 CTAs running
GPGPU-Sim PTX: 37500000 instructions simulated : ctaid=(0,4,0) tid=(1,6,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (10404,75485), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (10422,75485), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 85985  inst.: 36523479 (ipc=545.4) sim_rate=4500 (inst/sec) elapsed = 0:2:15:16 / Sat Apr 14 14:25:18 2018
GPGPU-Sim uArch: Shader 0 finished CTA #1 (10510,75485), 2 CTAs running
GPGPU-Sim PTX: 37600000 instructions simulated : ctaid=(7,3,0) tid=(4,15,0)
GPGPU-Sim PTX: 37700000 instructions simulated : ctaid=(4,6,0) tid=(7,0,0)
GPGPU-Sim PTX: 37800000 instructions simulated : ctaid=(6,4,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 86485  inst.: 36780040 (ipc=544.0) sim_rate=4472 (inst/sec) elapsed = 0:2:17:04 / Sat Apr 14 14:27:06 2018
GPGPU-Sim PTX: 37900000 instructions simulated : ctaid=(6,6,0) tid=(7,13,0)
GPGPU-Sim PTX: 38000000 instructions simulated : ctaid=(7,6,0) tid=(6,14,0)
GPGPU-Sim uArch: cycles simulated: 86985  inst.: 37042307 (ipc=543.1) sim_rate=4445 (inst/sec) elapsed = 0:2:18:52 / Sat Apr 14 14:28:54 2018
GPGPU-Sim PTX: 38100000 instructions simulated : ctaid=(2,5,0) tid=(5,4,0)
GPGPU-Sim PTX: 38200000 instructions simulated : ctaid=(6,7,0) tid=(11,5,0)
GPGPU-Sim PTX: 38300000 instructions simulated : ctaid=(2,7,0) tid=(4,5,0)
GPGPU-Sim uArch: cycles simulated: 87485  inst.: 37265635 (ipc=539.1) sim_rate=4414 (inst/sec) elapsed = 0:2:20:41 / Sat Apr 14 14:30:43 2018
GPGPU-Sim PTX: 38400000 instructions simulated : ctaid=(0,7,0) tid=(4,8,0)
GPGPU-Sim PTX: 38500000 instructions simulated : ctaid=(4,7,0) tid=(9,12,0)
GPGPU-Sim uArch: cycles simulated: 87985  inst.: 37481135 (ipc=534.8) sim_rate=4382 (inst/sec) elapsed = 0:2:22:32 / Sat Apr 14 14:32:34 2018
GPGPU-Sim PTX: 38600000 instructions simulated : ctaid=(2,5,0) tid=(7,0,0)
GPGPU-Sim PTX: 38700000 instructions simulated : ctaid=(1,6,0) tid=(10,4,0)
GPGPU-Sim uArch: cycles simulated: 88485  inst.: 37676765 (ipc=529.3) sim_rate=4349 (inst/sec) elapsed = 0:2:24:22 / Sat Apr 14 14:34:24 2018
GPGPU-Sim uArch: Shader 4 finished CTA #2 (13007,75485), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (13031,75485), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (13064,75485), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (13099,75485), 1 CTAs running
GPGPU-Sim PTX: 38800000 instructions simulated : ctaid=(6,6,0) tid=(1,5,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (13137,75485), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (13228,75485), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (13316,75485), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (13356,75485), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (13400,75485), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (13418,75485), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (13435,75485), 1 CTAs running
GPGPU-Sim PTX: 38900000 instructions simulated : ctaid=(7,6,0) tid=(12,3,0)
GPGPU-Sim uArch: cycles simulated: 88985  inst.: 37838286 (ipc=521.6) sim_rate=4313 (inst/sec) elapsed = 0:2:26:12 / Sat Apr 14 14:36:14 2018
GPGPU-Sim uArch: Shader 3 finished CTA #2 (13545,75485), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (13591,75485), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (13601,75485), 2 CTAs running
GPGPU-Sim PTX: 39000000 instructions simulated : ctaid=(3,6,0) tid=(10,12,0)
GPGPU-Sim uArch: cycles simulated: 89485  inst.: 37996344 (ipc=514.3) sim_rate=4277 (inst/sec) elapsed = 0:2:28:03 / Sat Apr 14 14:38:05 2018
GPGPU-Sim PTX: 39100000 instructions simulated : ctaid=(0,6,0) tid=(11,2,0)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (14164,75485), 2 CTAs running
GPGPU-Sim PTX: 39200000 instructions simulated : ctaid=(5,5,0) tid=(4,12,0)
GPGPU-Sim uArch: cycles simulated: 89985  inst.: 38142804 (ipc=506.6) sim_rate=4240 (inst/sec) elapsed = 0:2:29:54 / Sat Apr 14 14:39:56 2018
GPGPU-Sim PTX: 39300000 instructions simulated : ctaid=(7,5,0) tid=(8,8,0)
GPGPU-Sim uArch: cycles simulated: 90485  inst.: 38260531 (ipc=497.6) sim_rate=4201 (inst/sec) elapsed = 0:2:31:46 / Sat Apr 14 14:41:48 2018
GPGPU-Sim uArch: Shader 12 finished CTA #3 (15032,75485), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (last released kernel 5 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 13 finished CTA #3 (15097,75485), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (last released kernel 5 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 0 finished CTA #3 (15100,75485), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (last released kernel 5 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 5 finished CTA #3 (15121,75485), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (last released kernel 5 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 6 finished CTA #3 (15133,75485), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (last released kernel 5 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 4 finished CTA #3 (15136,75485), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (last released kernel 5 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 7 finished CTA #3 (15187,75485), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (last released kernel 5 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 8 finished CTA #3 (15256,75485), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (last released kernel 5 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim PTX: 39400000 instructions simulated : ctaid=(7,5,0) tid=(12,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (15429,75485), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (last released kernel 5 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: cycles simulated: 90985  inst.: 38325935 (ipc=485.8) sim_rate=4178 (inst/sec) elapsed = 0:2:32:53 / Sat Apr 14 14:42:55 2018
GPGPU-Sim uArch: Shader 10 finished CTA #3 (15524,75485), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (last released kernel 5 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 11 finished CTA #3 (15527,75485), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (last released kernel 5 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 14 finished CTA #3 (15587,75485), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 91485  inst.: 38370353 (ipc=473.4) sim_rate=4168 (inst/sec) elapsed = 0:2:33:24 / Sat Apr 14 14:43:26 2018
GPGPU-Sim uArch: Shader 1 finished CTA #3 (16315,75485), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #3 (16451,75485), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #3 (16470,75485), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 91985  inst.: 38407118 (ipc=461.3) sim_rate=4159 (inst/sec) elapsed = 0:2:33:54 / Sat Apr 14 14:43:56 2018
GPGPU-Sim PTX: 39500000 instructions simulated : ctaid=(6,7,0) tid=(13,7,0)
GPGPU-Sim uArch: cycles simulated: 92485  inst.: 38444708 (ipc=449.9) sim_rate=4149 (inst/sec) elapsed = 0:2:34:24 / Sat Apr 14 14:44:26 2018
GPGPU-Sim uArch: cycles simulated: 92985  inst.: 38476627 (ipc=438.9) sim_rate=4139 (inst/sec) elapsed = 0:2:34:55 / Sat Apr 14 14:44:57 2018
GPGPU-Sim uArch: cycles simulated: 93485  inst.: 38492935 (ipc=427.6) sim_rate=4127 (inst/sec) elapsed = 0:2:35:25 / Sat Apr 14 14:45:27 2018
GPGPU-Sim uArch: Shader 1 finished CTA #0 (18145,75485), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (last released kernel 5 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 3 finished CTA #0 (18183,75485), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (last released kernel 5 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 2 finished CTA #0 (18192,75485), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (last released kernel 5 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 14 finished CTA #0 (18330,75485), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (last released kernel 5 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: GPU detected kernel 5 '_Z14calculate_tempiPfS_iiiiffffff' finished on shader 14.
Destroy streams for kernel 5: size 0
kernel_name = _Z14calculate_tempiPfS_iiiiffffff 
kernel_launch_uid = 5 
gpu_sim_cycle = 18331
gpu_sim_insn = 7699119
gpu_ipc =     420.0054
gpu_tot_sim_cycle = 93816
gpu_tot_sim_insn = 38495595
gpu_tot_ipc =     410.3308
gpu_tot_issued_cta = 320
max_total_param_size = 0
gpu_stall_dramfull = 5397
gpu_stall_icnt2sh    = 7937
gpu_total_sim_rate=4122
RFC_cache:
	RFC_total_cache_accesses = 2166640
	RFC_total_cache_misses = 682914
	RFC_total_cache_miss_rate = 0.3152
	RFC_total_cache_pending_hits = 0
	RFC_total_cache_reservation_fails = 0

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 934180
	L1I_total_cache_misses = 9311
	L1I_total_cache_miss_rate = 0.0100
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 762, Miss = 123, Miss_rate = 0.161, Pending_hits = 92, Reservation_fails = 0
	L1D_cache_core[1]: Access = 750, Miss = 124, Miss_rate = 0.165, Pending_hits = 92, Reservation_fails = 0
	L1D_cache_core[2]: Access = 740, Miss = 119, Miss_rate = 0.161, Pending_hits = 93, Reservation_fails = 0
	L1D_cache_core[3]: Access = 746, Miss = 121, Miss_rate = 0.162, Pending_hits = 100, Reservation_fails = 0
	L1D_cache_core[4]: Access = 734, Miss = 122, Miss_rate = 0.166, Pending_hits = 90, Reservation_fails = 0
	L1D_cache_core[5]: Access = 756, Miss = 124, Miss_rate = 0.164, Pending_hits = 96, Reservation_fails = 0
	L1D_cache_core[6]: Access = 741, Miss = 122, Miss_rate = 0.165, Pending_hits = 101, Reservation_fails = 0
	L1D_cache_core[7]: Access = 740, Miss = 122, Miss_rate = 0.165, Pending_hits = 97, Reservation_fails = 0
	L1D_cache_core[8]: Access = 752, Miss = 125, Miss_rate = 0.166, Pending_hits = 88, Reservation_fails = 0
	L1D_cache_core[9]: Access = 738, Miss = 122, Miss_rate = 0.165, Pending_hits = 100, Reservation_fails = 0
	L1D_cache_core[10]: Access = 739, Miss = 121, Miss_rate = 0.164, Pending_hits = 92, Reservation_fails = 0
	L1D_cache_core[11]: Access = 744, Miss = 123, Miss_rate = 0.165, Pending_hits = 94, Reservation_fails = 0
	L1D_cache_core[12]: Access = 720, Miss = 119, Miss_rate = 0.165, Pending_hits = 93, Reservation_fails = 0
	L1D_cache_core[13]: Access = 734, Miss = 122, Miss_rate = 0.166, Pending_hits = 92, Reservation_fails = 0
	L1D_cache_core[14]: Access = 759, Miss = 122, Miss_rate = 0.161, Pending_hits = 103, Reservation_fails = 0
	L1D_total_cache_accesses = 11155
	L1D_total_cache_misses = 1831
	L1D_total_cache_miss_rate = 0.1641
	L1D_total_cache_pending_hits = 1423
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.006
	L1D_cache_fill_port_util = 0.001
L1C_cache:
	L1C_total_cache_accesses = 149880
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0032
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3420
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1490468
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1423
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 684709
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 149400
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3420
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1159
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 36
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 924869
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 9311
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
3658, 4351, 4805, 5769, 5119, 4804, 4351, 3895, 2895, 3347, 3797, 4112, 4112, 3797, 3347, 2895, 2895, 3349, 3803, 4120, 4120, 3803, 3349, 2895, 2895, 3349, 3803, 4122, 3478, 3285, 2671, 2579, 
gpgpu_n_tot_thrd_icount = 55886720
gpgpu_n_tot_w_icount = 1746460
gpgpu_n_stall_shd_mem = 9655
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1795
gpgpu_n_mem_write_global = 1195
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 116640
gpgpu_n_store_insn = 4500
gpgpu_n_shmem_insn = 1350225
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 3636660
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3420
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3420
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 6235
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:233816	W0_Idle:116286	W0_Scoreboard:375496	W1:0	W2:430	W3:3220	W4:7865	W5:6210	W6:23620	W7:5820	W8:155750	W9:5820	W10:25750	W11:2825	W12:151280	W13:2825	W14:27820	W15:125	W16:168580	W17:60	W18:16330	W19:60	W20:161390	W21:60	W22:9660	W23:0	W24:166680	W25:0	W26:9660	W27:0	W28:153980	W29:0	W30:0	W31:0	W32:640640
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 14360 {8:1795,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 65400 {40:925,72:130,136:140,}
traffic_breakdown_coretomem[INST_ACC_R] = 4912 {8:614,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 244120 {136:1795,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 9560 {8:1195,}
traffic_breakdown_memtocore[INST_ACC_R] = 83504 {136:614,}
maxmrqlatency = 11 
maxdqlatency = 0 
maxmflatency = 629 
averagemflatency = 210 
max_icnt2mem_latency = 400 
max_icnt2sh_latency = 93815 
mrq_lat_table:63 	4 	2 	7 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	2289 	602 	114 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	2843 	454 	178 	80 	38 	26 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	633 	844 	308 	25 	0 	0 	0 	0 	0 	0 	179 	180 	358 	478 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	98 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       300      4474         0         0         0         0         0         0         0         0      2159      2135         0         0         0         0 
dram[1]:      1296      6877         0         0         0         0         0         0         0         0      2157      2132         0         0         0         0 
dram[2]:      1618     12800         0         0         0         0         0         0         0         0      2171      2138         0         0         0         0 
dram[3]:      3322         0         0         0         0         0         0         0         0         0      2169      2143         0         0         0         0 
dram[4]:      4124         0         0         0         0         0         0         0         0         0      2131      2153         0         0         0         0 
dram[5]:      5388         0         0         0         0         0         0         0         0         0      2125      2151         0         0         0         0 
average row accesses per activate:
dram[0]:  1.000000  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  4.000000  5.000000      -nan      -nan      -nan      -nan 
dram[1]:  2.000000  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  4.000000  6.000000      -nan      -nan      -nan      -nan 
dram[2]:  2.000000  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  4.000000  6.000000      -nan      -nan      -nan      -nan 
dram[3]:  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  4.000000  5.000000      -nan      -nan      -nan      -nan 
dram[4]:  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  6.000000  4.000000      -nan      -nan      -nan      -nan 
dram[5]:  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  6.000000  4.000000      -nan      -nan      -nan      -nan 
average row locality = 76/23 = 3.304348
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         3         2         0         0         0         0         0         0         0         0         4         5         0         0         0         0 
dram[1]:         2         2         0         0         0         0         0         0         0         0         4         6         0         0         0         0 
dram[2]:         2         1         0         0         0         0         0         0         0         0         4         6         0         0         0         0 
dram[3]:         2         0         0         0         0         0         0         0         0         0         4         5         0         0         0         0 
dram[4]:         2         0         0         0         0         0         0         0         0         0         6         4         0         0         0         0 
dram[5]:         2         0         0         0         0         0         0         0         0         0         6         4         0         0         0         0 
total reads: 76
min_bank_accesses = 0!
chip skew: 14/11 = 1.27
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:       1300         0    none      none      none      none      none      none      none      none       11091     10545    none      none      none      none  
dram[1]:          0         0    none      none      none      none      none      none      none      none       10936      7769    none      none      none      none  
dram[2]:          0         0    none      none      none      none      none      none      none      none       10506      7932    none      none      none      none  
dram[3]:          0    none      none      none      none      none      none      none      none      none        9900      8694    none      none      none      none  
dram[4]:          0    none      none      none      none      none      none      none      none      none       14355     11863    none      none      none      none  
dram[5]:          0    none      none      none      none      none      none      none      none      none       15030     10797    none      none      none      none  
maximum mf latency per bank:
dram[0]:        278         0         0         0         0         0         0         0         0         0       540       580         0         0         0         0
dram[1]:          0         0         0         0         0         0         0         0         0         0       508       389         0         0         0         0
dram[2]:          0         0         0         0         0         0         0         0         0         0       531       542         0         0         0         0
dram[3]:          0         0         0         0         0         0         0         0         0         0       388       500         0         0         0         0
dram[4]:          0         0         0         0         0         0         0         0         0         0       617       566         0         0         0         0
dram[5]:          0         0         0         0         0         0         0         0         0         0       629       570         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=123833 n_nop=123797 n_act=6 n_pre=2 n_req=14 n_rd=28 n_write=0 bw_util=0.0004522
n_activity=328 dram_eff=0.1707
bk0: 6a 123760i bk1: 4a 123810i bk2: 0a 123833i bk3: 0a 123833i bk4: 0a 123833i bk5: 0a 123833i bk6: 0a 123834i bk7: 0a 123834i bk8: 0a 123835i bk9: 0a 123835i bk10: 8a 123800i bk11: 10a 123786i bk12: 0a 123831i bk13: 0a 123831i bk14: 0a 123832i bk15: 0a 123832i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000193809
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=123833 n_nop=123801 n_act=4 n_pre=0 n_req=14 n_rd=28 n_write=0 bw_util=0.0004522
n_activity=278 dram_eff=0.2014
bk0: 4a 123812i bk1: 4a 123812i bk2: 0a 123831i bk3: 0a 123833i bk4: 0a 123833i bk5: 0a 123834i bk6: 0a 123834i bk7: 0a 123834i bk8: 0a 123835i bk9: 0a 123835i bk10: 8a 123806i bk11: 12a 123792i bk12: 0a 123831i bk13: 0a 123831i bk14: 0a 123832i bk15: 0a 123832i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=9.69047e-05
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=123833 n_nop=123803 n_act=4 n_pre=0 n_req=13 n_rd=26 n_write=0 bw_util=0.0004199
n_activity=252 dram_eff=0.2063
bk0: 4a 123813i bk1: 2a 123816i bk2: 0a 123832i bk3: 0a 123832i bk4: 0a 123833i bk5: 0a 123833i bk6: 0a 123834i bk7: 0a 123834i bk8: 0a 123835i bk9: 0a 123835i bk10: 8a 123804i bk11: 12a 123792i bk12: 0a 123831i bk13: 0a 123831i bk14: 0a 123832i bk15: 0a 123832i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000129206
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=123833 n_nop=123808 n_act=3 n_pre=0 n_req=11 n_rd=22 n_write=0 bw_util=0.0003553
n_activity=210 dram_eff=0.2095
bk0: 4a 123812i bk1: 0a 123832i bk2: 0a 123833i bk3: 0a 123833i bk4: 0a 123833i bk5: 0a 123833i bk6: 0a 123833i bk7: 0a 123834i bk8: 0a 123835i bk9: 0a 123835i bk10: 8a 123806i bk11: 10a 123796i bk12: 0a 123831i bk13: 0a 123831i bk14: 0a 123832i bk15: 0a 123832i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=8.88293e-05
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=123833 n_nop=123806 n_act=3 n_pre=0 n_req=12 n_rd=24 n_write=0 bw_util=0.0003876
n_activity=205 dram_eff=0.2341
bk0: 4a 123812i bk1: 0a 123832i bk2: 0a 123832i bk3: 0a 123832i bk4: 0a 123833i bk5: 0a 123834i bk6: 0a 123834i bk7: 0a 123834i bk8: 0a 123834i bk9: 0a 123834i bk10: 12a 123795i bk11: 8a 123800i bk12: 0a 123831i bk13: 0a 123832i bk14: 0a 123833i bk15: 0a 123833i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000226111
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=123833 n_nop=123806 n_act=3 n_pre=0 n_req=12 n_rd=24 n_write=0 bw_util=0.0003876
n_activity=201 dram_eff=0.2388
bk0: 4a 123812i bk1: 0a 123832i bk2: 0a 123832i bk3: 0a 123832i bk4: 0a 123833i bk5: 0a 123834i bk6: 0a 123834i bk7: 0a 123834i bk8: 0a 123834i bk9: 0a 123834i bk10: 12a 123794i bk11: 8a 123800i bk12: 0a 123831i bk13: 0a 123832i bk14: 0a 123833i bk15: 0a 123833i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000113055

========= L2 cache stats =========
L2_cache_bank[0]: Access = 335, Miss = 7, Miss_rate = 0.021, Pending_hits = 19, Reservation_fails = 554
L2_cache_bank[1]: Access = 329, Miss = 7, Miss_rate = 0.021, Pending_hits = 21, Reservation_fails = 583
L2_cache_bank[2]: Access = 243, Miss = 6, Miss_rate = 0.025, Pending_hits = 18, Reservation_fails = 596
L2_cache_bank[3]: Access = 273, Miss = 8, Miss_rate = 0.029, Pending_hits = 24, Reservation_fails = 346
L2_cache_bank[4]: Access = 317, Miss = 6, Miss_rate = 0.019, Pending_hits = 16, Reservation_fails = 373
L2_cache_bank[5]: Access = 332, Miss = 7, Miss_rate = 0.021, Pending_hits = 21, Reservation_fails = 345
L2_cache_bank[6]: Access = 243, Miss = 6, Miss_rate = 0.025, Pending_hits = 18, Reservation_fails = 453
L2_cache_bank[7]: Access = 228, Miss = 5, Miss_rate = 0.022, Pending_hits = 12, Reservation_fails = 199
L2_cache_bank[8]: Access = 480, Miss = 8, Miss_rate = 0.017, Pending_hits = 21, Reservation_fails = 493
L2_cache_bank[9]: Access = 209, Miss = 4, Miss_rate = 0.019, Pending_hits = 12, Reservation_fails = 189
L2_cache_bank[10]: Access = 426, Miss = 8, Miss_rate = 0.019, Pending_hits = 19, Reservation_fails = 436
L2_cache_bank[11]: Access = 204, Miss = 4, Miss_rate = 0.020, Pending_hits = 11, Reservation_fails = 190
L2_total_cache_accesses = 3619
L2_total_cache_misses = 76
L2_total_cache_miss_rate = 0.0210
L2_total_cache_pending_hits = 212
L2_total_cache_reservation_fails = 4757
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1579
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 158
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 58
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 3037
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 109
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1195
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 546
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 51
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 17
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 1611
L2_cache_data_port_util = 0.009
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=13285
icnt_total_pkts_simt_to_mem=5364
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 9.24505
	minimum = 6
	maximum = 34
Network latency average = 8.67117
	minimum = 6
	maximum = 34
Slowest packet = 6128
Flit latency average = 7.52809
	minimum = 6
	maximum = 34
Slowest flit = 15926
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00224271
	minimum = 0.00174568 (at node 26)
	maximum = 0.00441874 (at node 23)
Accepted packet rate average = 0.00224271
	minimum = 0.00174568 (at node 26)
	maximum = 0.00441874 (at node 23)
Injected flit rate average = 0.00550171
	minimum = 0.00289128 (at node 10)
	maximum = 0.0146746 (at node 23)
Accepted flit rate average= 0.00550171
	minimum = 0.00305493 (at node 18)
	maximum = 0.00769189 (at node 14)
Injected packet length average = 2.45315
Accepted packet length average = 2.45315
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (7 samples)
	minimum = nan (7 samples)
	maximum = -nan (7 samples)
Network latency average = -nan (7 samples)
	minimum = nan (7 samples)
	maximum = -nan (7 samples)
Flit latency average = -nan (7 samples)
	minimum = nan (7 samples)
	maximum = -nan (7 samples)
Fragmentation average = -nan (7 samples)
	minimum = nan (7 samples)
	maximum = -nan (7 samples)
Injected packet rate average = -nan (7 samples)
	minimum = -nan (7 samples)
	maximum = -nan (7 samples)
Accepted packet rate average = -nan (7 samples)
	minimum = -nan (7 samples)
	maximum = -nan (7 samples)
Injected flit rate average = -nan (7 samples)
	minimum = -nan (7 samples)
	maximum = -nan (7 samples)
Accepted flit rate average = -nan (7 samples)
	minimum = -nan (7 samples)
	maximum = -nan (7 samples)
Injected packet size average = -nan (7 samples)
Accepted packet size average = -nan (7 samples)
Hops average = -nan (7 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 2 hrs, 35 min, 38 sec (9338 sec)
gpgpu_simulation_rate = 4122 (inst/sec)
gpgpu_simulation_rate = 10 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x400fa0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z14calculate_tempiPfS_iiiiffffff' to stream 0, gridDim= (8,8,1) blockDim = (16,16,1) 
GPGPU-Sim uArch: Shader 0 bind to kernel 6 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  0, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,93816)
GPGPU-Sim uArch: Shader 1 bind to kernel 6 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  1, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,93816)
GPGPU-Sim uArch: Shader 2 bind to kernel 6 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  2, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,93816)
GPGPU-Sim uArch: Shader 3 bind to kernel 6 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  3, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,93816)
GPGPU-Sim uArch: Shader 4 bind to kernel 6 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  4, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,93816)
GPGPU-Sim uArch: Shader 5 bind to kernel 6 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  5, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,93816)
GPGPU-Sim uArch: Shader 6 bind to kernel 6 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  6, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,93816)
GPGPU-Sim uArch: Shader 7 bind to kernel 6 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  7, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,93816)
GPGPU-Sim uArch: Shader 8 bind to kernel 6 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  8, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,93816)
GPGPU-Sim uArch: Shader 9 bind to kernel 6 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  9, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,93816)
GPGPU-Sim uArch: Shader 10 bind to kernel 6 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core: 10, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,93816)
GPGPU-Sim uArch: Shader 11 bind to kernel 6 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core: 11, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,93816)
GPGPU-Sim uArch: Shader 12 bind to kernel 6 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core: 12, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,93816)
GPGPU-Sim uArch: Shader 13 bind to kernel 6 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core: 13, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,93816)
GPGPU-Sim uArch: Shader 14 bind to kernel 6 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core: 14, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,93816)
GPGPU-Sim uArch: core:  0, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,93816)
GPGPU-Sim uArch: core:  1, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,93816)
GPGPU-Sim uArch: core:  2, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,93816)
GPGPU-Sim uArch: core:  3, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,93816)
GPGPU-Sim uArch: core:  4, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,93816)
GPGPU-Sim uArch: core:  5, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,93816)
GPGPU-Sim uArch: core:  6, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,93816)
GPGPU-Sim uArch: core:  7, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,93816)
GPGPU-Sim uArch: core:  8, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,93816)
GPGPU-Sim uArch: core:  9, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,93816)
GPGPU-Sim uArch: core: 10, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,93816)
GPGPU-Sim uArch: core: 11, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,93816)
GPGPU-Sim uArch: core: 12, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,93816)
GPGPU-Sim uArch: core: 13, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,93816)
GPGPU-Sim uArch: core: 14, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,93816)
GPGPU-Sim uArch: core:  0, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,93816)
GPGPU-Sim uArch: core:  1, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,93816)
GPGPU-Sim uArch: core:  2, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,93816)
GPGPU-Sim uArch: core:  3, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,93816)
GPGPU-Sim uArch: core:  4, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,93816)
GPGPU-Sim uArch: core:  5, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,93816)
GPGPU-Sim uArch: core:  6, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,93816)
GPGPU-Sim uArch: core:  7, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,93816)
GPGPU-Sim uArch: core:  8, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,93816)
GPGPU-Sim uArch: core:  9, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,93816)
GPGPU-Sim uArch: core: 10, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,93816)
GPGPU-Sim uArch: core: 11, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,93816)
GPGPU-Sim uArch: core: 12, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,93816)
GPGPU-Sim uArch: core: 13, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,93816)
GPGPU-Sim uArch: core: 14, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,93816)
GPGPU-Sim uArch: core:  0, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,93816)
GPGPU-Sim uArch: core:  1, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,93816)
GPGPU-Sim uArch: core:  2, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,93816)
GPGPU-Sim uArch: core:  3, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,93816)
GPGPU-Sim uArch: core:  4, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,93816)
GPGPU-Sim uArch: core:  5, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,93816)
GPGPU-Sim uArch: core:  6, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,93816)
GPGPU-Sim uArch: core:  7, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,93816)
GPGPU-Sim uArch: core:  8, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,93816)
GPGPU-Sim uArch: core:  9, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,93816)
GPGPU-Sim uArch: core: 10, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,93816)
GPGPU-Sim uArch: core: 11, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,93816)
GPGPU-Sim uArch: core: 12, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,93816)
GPGPU-Sim uArch: core: 13, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,93816)
GPGPU-Sim uArch: core: 14, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,93816)
GPGPU-Sim PTX: 39600000 instructions simulated : ctaid=(4,5,0) tid=(10,0,0)
GPGPU-Sim PTX: 39700000 instructions simulated : ctaid=(6,1,0) tid=(10,14,0)
GPGPU-Sim uArch: cycles simulated: 94316  inst.: 38694859 (ipc=398.5) sim_rate=4094 (inst/sec) elapsed = 0:2:37:31 / Sat Apr 14 14:47:33 2018
GPGPU-Sim PTX: 39800000 instructions simulated : ctaid=(4,5,0) tid=(10,14,0)
GPGPU-Sim PTX: 39900000 instructions simulated : ctaid=(5,1,0) tid=(2,15,0)
GPGPU-Sim PTX: 40000000 instructions simulated : ctaid=(5,3,0) tid=(2,4,0)
GPGPU-Sim uArch: cycles simulated: 94816  inst.: 38946083 (ipc=450.5) sim_rate=4071 (inst/sec) elapsed = 0:2:39:25 / Sat Apr 14 14:49:27 2018
GPGPU-Sim PTX: 40100000 instructions simulated : ctaid=(5,1,0) tid=(2,6,0)
GPGPU-Sim PTX: 40200000 instructions simulated : ctaid=(5,3,0) tid=(10,14,0)
GPGPU-Sim PTX: 40300000 instructions simulated : ctaid=(1,2,0) tid=(14,15,0)
GPGPU-Sim PTX: 40400000 instructions simulated : ctaid=(6,0,0) tid=(2,6,0)
GPGPU-Sim uArch: cycles simulated: 95316  inst.: 39298883 (ipc=535.5) sim_rate=4059 (inst/sec) elapsed = 0:2:41:20 / Sat Apr 14 14:51:22 2018
GPGPU-Sim PTX: 40500000 instructions simulated : ctaid=(3,1,0) tid=(14,15,0)
GPGPU-Sim PTX: 40600000 instructions simulated : ctaid=(0,3,0) tid=(14,0,0)
GPGPU-Sim PTX: 40700000 instructions simulated : ctaid=(0,0,0) tid=(14,8,0)
GPGPU-Sim PTX: 40800000 instructions simulated : ctaid=(7,0,0) tid=(6,3,0)
GPGPU-Sim uArch: cycles simulated: 95816  inst.: 39691547 (ipc=598.0) sim_rate=4051 (inst/sec) elapsed = 0:2:43:16 / Sat Apr 14 14:53:18 2018
GPGPU-Sim PTX: 40900000 instructions simulated : ctaid=(3,3,0) tid=(14,10,0)
GPGPU-Sim PTX: 41000000 instructions simulated : ctaid=(5,3,0) tid=(10,15,0)
GPGPU-Sim PTX: 41100000 instructions simulated : ctaid=(2,1,0) tid=(5,10,0)
GPGPU-Sim uArch: cycles simulated: 96316  inst.: 40055168 (ipc=623.8) sim_rate=4040 (inst/sec) elapsed = 0:2:45:13 / Sat Apr 14 14:55:15 2018
GPGPU-Sim PTX: 41200000 instructions simulated : ctaid=(7,1,0) tid=(3,2,0)
GPGPU-Sim PTX: 41300000 instructions simulated : ctaid=(4,3,0) tid=(12,5,0)
GPGPU-Sim PTX: 41400000 instructions simulated : ctaid=(4,1,0) tid=(10,3,0)
GPGPU-Sim uArch: cycles simulated: 96816  inst.: 40323330 (ipc=609.2) sim_rate=4020 (inst/sec) elapsed = 0:2:47:10 / Sat Apr 14 14:57:12 2018
GPGPU-Sim PTX: 41500000 instructions simulated : ctaid=(7,0,0) tid=(15,8,0)
GPGPU-Sim PTX: 41600000 instructions simulated : ctaid=(5,1,0) tid=(11,1,0)
GPGPU-Sim PTX: 41700000 instructions simulated : ctaid=(2,3,0) tid=(1,14,0)
GPGPU-Sim uArch: cycles simulated: 97316  inst.: 40648210 (ipc=615.0) sim_rate=4005 (inst/sec) elapsed = 0:2:49:08 / Sat Apr 14 14:59:10 2018
GPGPU-Sim PTX: 41800000 instructions simulated : ctaid=(5,4,0) tid=(11,2,0)
GPGPU-Sim PTX: 41900000 instructions simulated : ctaid=(2,2,0) tid=(0,8,0)
GPGPU-Sim PTX: 42000000 instructions simulated : ctaid=(2,0,0) tid=(4,9,0)
GPGPU-Sim PTX: 42100000 instructions simulated : ctaid=(0,2,0) tid=(4,0,0)
GPGPU-Sim uArch: cycles simulated: 97816  inst.: 40961045 (ipc=616.4) sim_rate=3989 (inst/sec) elapsed = 0:2:51:06 / Sat Apr 14 15:01:08 2018
GPGPU-Sim PTX: 42200000 instructions simulated : ctaid=(3,1,0) tid=(5,12,0)
GPGPU-Sim PTX: 42300000 instructions simulated : ctaid=(2,5,0) tid=(9,14,0)
GPGPU-Sim PTX: 42400000 instructions simulated : ctaid=(3,0,0) tid=(5,6,0)
GPGPU-Sim uArch: cycles simulated: 98316  inst.: 41283878 (ipc=619.6) sim_rate=3974 (inst/sec) elapsed = 0:2:53:06 / Sat Apr 14 15:03:08 2018
GPGPU-Sim PTX: 42500000 instructions simulated : ctaid=(7,3,0) tid=(5,2,0)
GPGPU-Sim PTX: 42600000 instructions simulated : ctaid=(0,0,0) tid=(11,10,0)
GPGPU-Sim uArch: cycles simulated: 98816  inst.: 41506222 (ipc=602.1) sim_rate=3950 (inst/sec) elapsed = 0:2:55:06 / Sat Apr 14 15:05:08 2018
GPGPU-Sim PTX: 42700000 instructions simulated : ctaid=(6,2,0) tid=(9,14,0)
GPGPU-Sim PTX: 42800000 instructions simulated : ctaid=(7,0,0) tid=(5,3,0)
GPGPU-Sim PTX: 42900000 instructions simulated : ctaid=(7,4,0) tid=(3,14,0)
GPGPU-Sim uArch: cycles simulated: 99316  inst.: 41796088 (ipc=600.1) sim_rate=3932 (inst/sec) elapsed = 0:2:57:08 / Sat Apr 14 15:07:10 2018
GPGPU-Sim PTX: 43000000 instructions simulated : ctaid=(4,3,0) tid=(5,0,0)
GPGPU-Sim PTX: 43100000 instructions simulated : ctaid=(5,2,0) tid=(8,12,0)
GPGPU-Sim PTX: 43200000 instructions simulated : ctaid=(6,1,0) tid=(10,7,0)
GPGPU-Sim uArch: cycles simulated: 99816  inst.: 42023370 (ipc=588.0) sim_rate=3909 (inst/sec) elapsed = 0:2:59:10 / Sat Apr 14 15:09:12 2018
GPGPU-Sim PTX: 43300000 instructions simulated : ctaid=(1,1,0) tid=(5,10,0)
GPGPU-Sim PTX: 43400000 instructions simulated : ctaid=(5,0,0) tid=(10,9,0)
GPGPU-Sim uArch: cycles simulated: 100316  inst.: 42264058 (ipc=579.8) sim_rate=3887 (inst/sec) elapsed = 0:3:01:13 / Sat Apr 14 15:11:15 2018
GPGPU-Sim PTX: 43500000 instructions simulated : ctaid=(5,6,0) tid=(10,6,0)
GPGPU-Sim PTX: 43600000 instructions simulated : ctaid=(6,2,0) tid=(8,0,0)
GPGPU-Sim uArch: cycles simulated: 100816  inst.: 42484082 (ipc=569.8) sim_rate=3863 (inst/sec) elapsed = 0:3:03:16 / Sat Apr 14 15:13:18 2018
GPGPU-Sim PTX: 43700000 instructions simulated : ctaid=(0,0,0) tid=(7,4,0)
GPGPU-Sim PTX: 43800000 instructions simulated : ctaid=(0,3,0) tid=(10,12,0)
GPGPU-Sim PTX: 43900000 instructions simulated : ctaid=(3,4,0) tid=(6,11,0)
GPGPU-Sim uArch: cycles simulated: 101316  inst.: 42715569 (ipc=562.7) sim_rate=3840 (inst/sec) elapsed = 0:3:05:21 / Sat Apr 14 15:15:23 2018
GPGPU-Sim PTX: 44000000 instructions simulated : ctaid=(4,6,0) tid=(3,0,0)
GPGPU-Sim PTX: 44100000 instructions simulated : ctaid=(0,3,0) tid=(11,13,0)
GPGPU-Sim PTX: 44200000 instructions simulated : ctaid=(2,5,0) tid=(10,5,0)
GPGPU-Sim uArch: cycles simulated: 101816  inst.: 42986624 (ipc=561.4) sim_rate=3822 (inst/sec) elapsed = 0:3:07:27 / Sat Apr 14 15:17:29 2018
GPGPU-Sim PTX: 44300000 instructions simulated : ctaid=(3,2,0) tid=(8,13,0)
GPGPU-Sim PTX: 44400000 instructions simulated : ctaid=(6,5,0) tid=(11,1,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (8371,93816), 3 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0, start_tid:   0, end_tid: 256, initialized @(8372,93816)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (8427,93816), 3 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0, start_tid:   0, end_tid: 256, initialized @(8428,93816)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (8444,93816), 3 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0, start_tid:   0, end_tid: 256, initialized @(8445,93816)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (8451,93816), 3 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0, start_tid:   0, end_tid: 256, initialized @(8452,93816)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (8478,93816), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (8485,93816), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 102316  inst.: 43258186 (ipc=560.3) sim_rate=3803 (inst/sec) elapsed = 0:3:09:33 / Sat Apr 14 15:19:35 2018
GPGPU-Sim uArch: Shader 6 finished CTA #0 (8511,93816), 3 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (8528,93816), 3 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (8546,93816), 3 CTAs running
GPGPU-Sim PTX: 44500000 instructions simulated : ctaid=(7,1,0) tid=(5,7,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (8602,93816), 3 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (8635,93816), 3 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (8659,93816), 3 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (8675,93816), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (8676,93816), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (8739,93816), 3 CTAs running
GPGPU-Sim PTX: 44600000 instructions simulated : ctaid=(3,7,0) tid=(11,5,0)
GPGPU-Sim PTX: 44700000 instructions simulated : ctaid=(0,5,0) tid=(12,13,0)
GPGPU-Sim uArch: cycles simulated: 102816  inst.: 43511285 (ipc=557.3) sim_rate=3783 (inst/sec) elapsed = 0:3:11:40 / Sat Apr 14 15:21:42 2018
GPGPU-Sim PTX: 44800000 instructions simulated : ctaid=(6,2,0) tid=(6,0,0)
GPGPU-Sim PTX: 44900000 instructions simulated : ctaid=(7,3,0) tid=(12,4,0)
GPGPU-Sim uArch: cycles simulated: 103316  inst.: 43757174 (ipc=553.9) sim_rate=3763 (inst/sec) elapsed = 0:3:13:47 / Sat Apr 14 15:23:49 2018
GPGPU-Sim PTX: 45000000 instructions simulated : ctaid=(3,4,0) tid=(12,12,0)
GPGPU-Sim PTX: 45100000 instructions simulated : ctaid=(5,2,0) tid=(1,2,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (9901,93816), 2 CTAs running
GPGPU-Sim PTX: 45200000 instructions simulated : ctaid=(4,5,0) tid=(8,11,0)
GPGPU-Sim uArch: cycles simulated: 103816  inst.: 43991868 (ipc=549.6) sim_rate=3742 (inst/sec) elapsed = 0:3:15:55 / Sat Apr 14 15:25:57 2018
GPGPU-Sim uArch: Shader 5 finished CTA #1 (10008,93816), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (10089,93816), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (10098,93816), 3 CTAs running
GPGPU-Sim PTX: 45300000 instructions simulated : ctaid=(0,7,0) tid=(7,15,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (10214,93816), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (10225,93816), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (10235,93816), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (10285,93816), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (10289,93816), 3 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (10348,93816), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (10358,93816), 2 CTAs running
GPGPU-Sim PTX: 45400000 instructions simulated : ctaid=(5,4,0) tid=(5,15,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (10404,93816), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (10410,93816), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (10454,93816), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 104316  inst.: 44214664 (ipc=544.7) sim_rate=3720 (inst/sec) elapsed = 0:3:18:04 / Sat Apr 14 15:28:06 2018
GPGPU-Sim PTX: 45500000 instructions simulated : ctaid=(3,7,0) tid=(5,15,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (10728,93816), 3 CTAs running
GPGPU-Sim PTX: 45600000 instructions simulated : ctaid=(3,4,0) tid=(10,6,0)
GPGPU-Sim PTX: 45700000 instructions simulated : ctaid=(6,6,0) tid=(15,0,0)
GPGPU-Sim uArch: cycles simulated: 104816  inst.: 44457353 (ipc=542.0) sim_rate=3700 (inst/sec) elapsed = 0:3:20:14 / Sat Apr 14 15:30:16 2018
GPGPU-Sim PTX: 45800000 instructions simulated : ctaid=(4,6,0) tid=(13,14,0)
GPGPU-Sim PTX: 45900000 instructions simulated : ctaid=(4,5,0) tid=(15,9,0)
GPGPU-Sim uArch: cycles simulated: 105316  inst.: 44720478 (ipc=541.3) sim_rate=3682 (inst/sec) elapsed = 0:3:22:24 / Sat Apr 14 15:32:26 2018
GPGPU-Sim PTX: 46000000 instructions simulated : ctaid=(6,6,0) tid=(8,6,0)
GPGPU-Sim PTX: 46100000 instructions simulated : ctaid=(7,7,0) tid=(3,9,0)
GPGPU-Sim PTX: 46200000 instructions simulated : ctaid=(6,5,0) tid=(4,11,0)
GPGPU-Sim uArch: cycles simulated: 105816  inst.: 44942751 (ipc=537.3) sim_rate=3661 (inst/sec) elapsed = 0:3:24:35 / Sat Apr 14 15:34:37 2018
GPGPU-Sim PTX: 46300000 instructions simulated : ctaid=(7,4,0) tid=(0,14,0)
GPGPU-Sim PTX: 46400000 instructions simulated : ctaid=(2,5,0) tid=(7,15,0)
GPGPU-Sim uArch: cycles simulated: 106316  inst.: 45165616 (ipc=533.6) sim_rate=3640 (inst/sec) elapsed = 0:3:26:47 / Sat Apr 14 15:36:49 2018
GPGPU-Sim PTX: 46500000 instructions simulated : ctaid=(3,5,0) tid=(8,3,0)
GPGPU-Sim PTX: 46600000 instructions simulated : ctaid=(7,5,0) tid=(6,3,0)
GPGPU-Sim uArch: cycles simulated: 106816  inst.: 45361404 (ipc=528.1) sim_rate=3617 (inst/sec) elapsed = 0:3:28:59 / Sat Apr 14 15:39:01 2018
GPGPU-Sim uArch: Shader 4 finished CTA #2 (13064,93816), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (13073,93816), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (13083,93816), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (13086,93816), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (13106,93816), 1 CTAs running
GPGPU-Sim PTX: 46700000 instructions simulated : ctaid=(2,5,0) tid=(1,11,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (13200,93816), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (13218,93816), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (13330,93816), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (13379,93816), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (13389,93816), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (13430,93816), 1 CTAs running
GPGPU-Sim PTX: 46800000 instructions simulated : ctaid=(1,6,0) tid=(11,13,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (13499,93816), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 107316  inst.: 45525520 (ipc=520.7) sim_rate=3592 (inst/sec) elapsed = 0:3:31:12 / Sat Apr 14 15:41:14 2018
GPGPU-Sim uArch: Shader 1 finished CTA #2 (13506,93816), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (13533,93816), 2 CTAs running
GPGPU-Sim PTX: 46900000 instructions simulated : ctaid=(6,6,0) tid=(1,8,0)
GPGPU-Sim uArch: cycles simulated: 107816  inst.: 45678346 (ipc=513.1) sim_rate=3567 (inst/sec) elapsed = 0:3:33:25 / Sat Apr 14 15:43:27 2018
GPGPU-Sim uArch: Shader 8 finished CTA #2 (14039,93816), 2 CTAs running
GPGPU-Sim PTX: 47000000 instructions simulated : ctaid=(5,6,0) tid=(5,4,0)
GPGPU-Sim PTX: 47100000 instructions simulated : ctaid=(7,7,0) tid=(5,4,0)
GPGPU-Sim uArch: cycles simulated: 108316  inst.: 45830020 (ipc=505.8) sim_rate=3542 (inst/sec) elapsed = 0:3:35:39 / Sat Apr 14 15:45:41 2018
GPGPU-Sim PTX: 47200000 instructions simulated : ctaid=(3,7,0) tid=(6,2,0)
GPGPU-Sim uArch: cycles simulated: 108816  inst.: 45947471 (ipc=496.8) sim_rate=3514 (inst/sec) elapsed = 0:3:37:53 / Sat Apr 14 15:47:55 2018
GPGPU-Sim uArch: Shader 12 finished CTA #3 (15041,93816), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (last released kernel 6 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 14 finished CTA #3 (15074,93816), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (last released kernel 6 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 4 finished CTA #3 (15105,93816), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (last released kernel 6 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 11 finished CTA #3 (15107,93816), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (last released kernel 6 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 6 finished CTA #3 (15119,93816), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (last released kernel 6 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 13 finished CTA #3 (15126,93816), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (last released kernel 6 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 5 finished CTA #3 (15134,93816), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (last released kernel 6 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 3 finished CTA #3 (15277,93816), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (last released kernel 6 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim PTX: 47300000 instructions simulated : ctaid=(5,7,0) tid=(12,10,0)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (15491,93816), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (last released kernel 6 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: cycles simulated: 109316  inst.: 46016555 (ipc=485.2) sim_rate=3498 (inst/sec) elapsed = 0:3:39:14 / Sat Apr 14 15:49:16 2018
GPGPU-Sim uArch: Shader 10 finished CTA #3 (15531,93816), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (last released kernel 6 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 2 finished CTA #3 (15634,93816), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (last released kernel 6 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: cycles simulated: 109816  inst.: 46065125 (ipc=473.1) sim_rate=3491 (inst/sec) elapsed = 0:3:39:54 / Sat Apr 14 15:49:56 2018
GPGPU-Sim uArch: Shader 7 finished CTA #3 (16117,93816), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #3 (16326,93816), 1 CTAs running
GPGPU-Sim PTX: 47400000 instructions simulated : ctaid=(4,7,0) tid=(8,5,0)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (16409,93816), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #3 (16472,93816), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 110316  inst.: 46104653 (ipc=461.2) sim_rate=3484 (inst/sec) elapsed = 0:3:40:31 / Sat Apr 14 15:50:33 2018
GPGPU-Sim uArch: cycles simulated: 110816  inst.: 46137913 (ipc=449.5) sim_rate=3477 (inst/sec) elapsed = 0:3:41:08 / Sat Apr 14 15:51:10 2018
GPGPU-Sim uArch: cycles simulated: 111316  inst.: 46169756 (ipc=438.5) sim_rate=3469 (inst/sec) elapsed = 0:3:41:46 / Sat Apr 14 15:51:48 2018
GPGPU-Sim uArch: cycles simulated: 111816  inst.: 46191002 (ipc=427.5) sim_rate=3461 (inst/sec) elapsed = 0:3:42:23 / Sat Apr 14 15:52:25 2018
GPGPU-Sim uArch: Shader 7 finished CTA #0 (18056,93816), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (last released kernel 6 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 0 finished CTA #0 (18193,93816), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (last released kernel 6 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 1 finished CTA #0 (18257,93816), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (last released kernel 6 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim PTX: 47500000 instructions simulated : ctaid=(7,7,0) tid=(9,12,0)
GPGPU-Sim uArch: cycles simulated: 112316  inst.: 46194714 (ipc=416.2) sim_rate=3457 (inst/sec) elapsed = 0:3:42:42 / Sat Apr 14 15:52:44 2018
GPGPU-Sim uArch: Shader 8 finished CTA #0 (18599,93816), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (last released kernel 6 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: GPU detected kernel 6 '_Z14calculate_tempiPfS_iiiiffffff' finished on shader 8.
Destroy streams for kernel 6: size 0

GPGPU-Sim PTX: cudaLaunch for 0x0x400fa0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z14calculate_tempiPfS_iiiiffffff' to stream 0, gridDim= (8,8,1) blockDim = (16,16,1) 
kernel_name = _Z14calculate_tempiPfS_iiiiffffff 
kernel_launch_uid = 6 
gpu_sim_cycle = 18600
gpu_sim_insn = 7699119
gpu_ipc =     413.9311
gpu_tot_sim_cycle = 112416
gpu_tot_sim_insn = 46194714
gpu_tot_ipc =     410.9265
gpu_tot_issued_cta = 384
max_total_param_size = 0
gpu_stall_dramfull = 5398
gpu_stall_icnt2sh    = 8041
gpu_total_sim_rate=3456
RFC_cache:
	RFC_total_cache_accesses = 2599968
	RFC_total_cache_misses = 819443
	RFC_total_cache_miss_rate = 0.3152
	RFC_total_cache_pending_hits = 0
	RFC_total_cache_reservation_fails = 0

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1121016
	L1I_total_cache_misses = 10210
	L1I_total_cache_miss_rate = 0.0091
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 928, Miss = 140, Miss_rate = 0.151, Pending_hits = 94, Reservation_fails = 0
	L1D_cache_core[1]: Access = 917, Miss = 140, Miss_rate = 0.153, Pending_hits = 99, Reservation_fails = 0
	L1D_cache_core[2]: Access = 886, Miss = 137, Miss_rate = 0.155, Pending_hits = 101, Reservation_fails = 0
	L1D_cache_core[3]: Access = 888, Miss = 138, Miss_rate = 0.155, Pending_hits = 110, Reservation_fails = 0
	L1D_cache_core[4]: Access = 878, Miss = 138, Miss_rate = 0.157, Pending_hits = 97, Reservation_fails = 0
	L1D_cache_core[5]: Access = 900, Miss = 141, Miss_rate = 0.157, Pending_hits = 103, Reservation_fails = 0
	L1D_cache_core[6]: Access = 883, Miss = 137, Miss_rate = 0.155, Pending_hits = 107, Reservation_fails = 0
	L1D_cache_core[7]: Access = 902, Miss = 139, Miss_rate = 0.154, Pending_hits = 104, Reservation_fails = 0
	L1D_cache_core[8]: Access = 918, Miss = 140, Miss_rate = 0.153, Pending_hits = 92, Reservation_fails = 0
	L1D_cache_core[9]: Access = 882, Miss = 138, Miss_rate = 0.156, Pending_hits = 105, Reservation_fails = 0
	L1D_cache_core[10]: Access = 885, Miss = 138, Miss_rate = 0.156, Pending_hits = 99, Reservation_fails = 0
	L1D_cache_core[11]: Access = 882, Miss = 138, Miss_rate = 0.156, Pending_hits = 100, Reservation_fails = 0
	L1D_cache_core[12]: Access = 860, Miss = 134, Miss_rate = 0.156, Pending_hits = 99, Reservation_fails = 0
	L1D_cache_core[13]: Access = 876, Miss = 135, Miss_rate = 0.154, Pending_hits = 97, Reservation_fails = 0
	L1D_cache_core[14]: Access = 901, Miss = 136, Miss_rate = 0.151, Pending_hits = 113, Reservation_fails = 0
	L1D_total_cache_accesses = 13386
	L1D_total_cache_misses = 2069
	L1D_total_cache_miss_rate = 0.1546
	L1D_total_cache_pending_hits = 1520
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.007
	L1D_cache_fill_port_util = 0.001
L1C_cache:
	L1C_total_cache_accesses = 179856
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0027
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3420
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1788931
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1520
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 821469
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 179376
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3420
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1391
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 43
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1110806
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 10210
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
4737, 5520, 6064, 7418, 6446, 6067, 5522, 4974, 3395, 4018, 4560, 4940, 4940, 4560, 4018, 3474, 3474, 4020, 4565, 4945, 4945, 4565, 4020, 3474, 3474, 4018, 4562, 4944, 4300, 4044, 3340, 3158, 
gpgpu_n_tot_thrd_icount = 67064064
gpgpu_n_tot_w_icount = 2095752
gpgpu_n_stall_shd_mem = 10902
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 2026
gpgpu_n_mem_write_global = 1434
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 139968
gpgpu_n_store_insn = 5400
gpgpu_n_shmem_insn = 1620270
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 4363992
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3420
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3420
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 7482
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:278204	W0_Idle:133085	W0_Scoreboard:446535	W1:0	W2:516	W3:3864	W4:9438	W5:7452	W6:28344	W7:6984	W8:186900	W9:6984	W10:30900	W11:3390	W12:181536	W13:3390	W14:33384	W15:150	W16:202296	W17:72	W18:19596	W19:72	W20:193668	W21:72	W22:11592	W23:0	W24:200016	W25:0	W26:11592	W27:0	W28:184776	W29:0	W30:0	W31:0	W32:768768
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 16208 {8:2026,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 78480 {40:1110,72:156,136:168,}
traffic_breakdown_coretomem[INST_ACC_R] = 5624 {8:703,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 275536 {136:2026,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 11472 {8:1434,}
traffic_breakdown_memtocore[INST_ACC_R] = 95608 {136:703,}
maxmrqlatency = 11 
maxdqlatency = 0 
maxmflatency = 629 
averagemflatency = 201 
max_icnt2mem_latency = 400 
max_icnt2sh_latency = 112415 
mrq_lat_table:63 	4 	2 	7 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	2759 	602 	114 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	3346 	507 	181 	80 	38 	26 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	774 	934 	308 	25 	0 	0 	0 	0 	0 	0 	179 	180 	358 	717 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	119 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       300      4474         0         0         0         0         0         0         0         0      2159      2135         0         0         0         0 
dram[1]:      1296      6877         0         0         0         0         0         0         0         0      2157      2132         0         0         0         0 
dram[2]:      1618     12800         0         0         0         0         0         0         0         0      2171      2138         0         0         0         0 
dram[3]:      3322         0         0         0         0         0         0         0         0         0      2169      2143         0         0         0         0 
dram[4]:      4124         0         0         0         0         0         0         0         0         0      2131      2153         0         0         0         0 
dram[5]:      5388         0         0         0         0         0         0         0         0         0      2125      2151         0         0         0         0 
average row accesses per activate:
dram[0]:  1.000000  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  4.000000  5.000000      -nan      -nan      -nan      -nan 
dram[1]:  2.000000  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  4.000000  6.000000      -nan      -nan      -nan      -nan 
dram[2]:  2.000000  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  4.000000  6.000000      -nan      -nan      -nan      -nan 
dram[3]:  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  4.000000  5.000000      -nan      -nan      -nan      -nan 
dram[4]:  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  6.000000  4.000000      -nan      -nan      -nan      -nan 
dram[5]:  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  6.000000  4.000000      -nan      -nan      -nan      -nan 
average row locality = 76/23 = 3.304348
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         3         2         0         0         0         0         0         0         0         0         4         5         0         0         0         0 
dram[1]:         2         2         0         0         0         0         0         0         0         0         4         6         0         0         0         0 
dram[2]:         2         1         0         0         0         0         0         0         0         0         4         6         0         0         0         0 
dram[3]:         2         0         0         0         0         0         0         0         0         0         4         5         0         0         0         0 
dram[4]:         2         0         0         0         0         0         0         0         0         0         6         4         0         0         0         0 
dram[5]:         2         0         0         0         0         0         0         0         0         0         6         4         0         0         0         0 
total reads: 76
min_bank_accesses = 0!
chip skew: 14/11 = 1.27
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:       1300         0    none      none      none      none      none      none      none      none       12292     11619    none      none      none      none  
dram[1]:          0         0    none      none      none      none      none      none      none      none       12159      8613    none      none      none      none  
dram[2]:          0         0    none      none      none      none      none      none      none      none       11706      8725    none      none      none      none  
dram[3]:          0    none      none      none      none      none      none      none      none      none       11115      9675    none      none      none      none  
dram[4]:          0    none      none      none      none      none      none      none      none      none       15967     13052    none      none      none      none  
dram[5]:          0    none      none      none      none      none      none      none      none      none       16674     11951    none      none      none      none  
maximum mf latency per bank:
dram[0]:        278         0         0         0         0         0         0         0         0         0       540       580         0         0         0         0
dram[1]:          0         0         0         0         0         0         0         0         0         0       508       389         0         0         0         0
dram[2]:          0         0         0         0         0         0         0         0         0         0       531       542         0         0         0         0
dram[3]:          0         0         0         0         0         0         0         0         0         0       388       500         0         0         0         0
dram[4]:          0         0         0         0         0         0         0         0         0         0       617       566         0         0         0         0
dram[5]:          0         0         0         0         0         0         0         0         0         0       629       570         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=148384 n_nop=148348 n_act=6 n_pre=2 n_req=14 n_rd=28 n_write=0 bw_util=0.0003774
n_activity=328 dram_eff=0.1707
bk0: 6a 148311i bk1: 4a 148361i bk2: 0a 148384i bk3: 0a 148384i bk4: 0a 148384i bk5: 0a 148384i bk6: 0a 148385i bk7: 0a 148385i bk8: 0a 148386i bk9: 0a 148386i bk10: 8a 148351i bk11: 10a 148337i bk12: 0a 148382i bk13: 0a 148382i bk14: 0a 148383i bk15: 0a 148383i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000161743
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=148384 n_nop=148352 n_act=4 n_pre=0 n_req=14 n_rd=28 n_write=0 bw_util=0.0003774
n_activity=278 dram_eff=0.2014
bk0: 4a 148363i bk1: 4a 148363i bk2: 0a 148382i bk3: 0a 148384i bk4: 0a 148384i bk5: 0a 148385i bk6: 0a 148385i bk7: 0a 148385i bk8: 0a 148386i bk9: 0a 148386i bk10: 8a 148357i bk11: 12a 148343i bk12: 0a 148382i bk13: 0a 148382i bk14: 0a 148383i bk15: 0a 148383i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=8.08713e-05
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=148384 n_nop=148354 n_act=4 n_pre=0 n_req=13 n_rd=26 n_write=0 bw_util=0.0003504
n_activity=252 dram_eff=0.2063
bk0: 4a 148364i bk1: 2a 148367i bk2: 0a 148383i bk3: 0a 148383i bk4: 0a 148384i bk5: 0a 148384i bk6: 0a 148385i bk7: 0a 148385i bk8: 0a 148386i bk9: 0a 148386i bk10: 8a 148355i bk11: 12a 148343i bk12: 0a 148382i bk13: 0a 148382i bk14: 0a 148383i bk15: 0a 148383i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000107828
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=148384 n_nop=148359 n_act=3 n_pre=0 n_req=11 n_rd=22 n_write=0 bw_util=0.0002965
n_activity=210 dram_eff=0.2095
bk0: 4a 148363i bk1: 0a 148383i bk2: 0a 148384i bk3: 0a 148384i bk4: 0a 148384i bk5: 0a 148384i bk6: 0a 148384i bk7: 0a 148385i bk8: 0a 148386i bk9: 0a 148386i bk10: 8a 148357i bk11: 10a 148347i bk12: 0a 148382i bk13: 0a 148382i bk14: 0a 148383i bk15: 0a 148383i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=7.4132e-05
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=148384 n_nop=148357 n_act=3 n_pre=0 n_req=12 n_rd=24 n_write=0 bw_util=0.0003235
n_activity=205 dram_eff=0.2341
bk0: 4a 148363i bk1: 0a 148383i bk2: 0a 148383i bk3: 0a 148383i bk4: 0a 148384i bk5: 0a 148385i bk6: 0a 148385i bk7: 0a 148385i bk8: 0a 148385i bk9: 0a 148385i bk10: 12a 148346i bk11: 8a 148351i bk12: 0a 148382i bk13: 0a 148383i bk14: 0a 148384i bk15: 0a 148384i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.0001887
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=148384 n_nop=148357 n_act=3 n_pre=0 n_req=12 n_rd=24 n_write=0 bw_util=0.0003235
n_activity=201 dram_eff=0.2388
bk0: 4a 148363i bk1: 0a 148383i bk2: 0a 148383i bk3: 0a 148383i bk4: 0a 148384i bk5: 0a 148385i bk6: 0a 148385i bk7: 0a 148385i bk8: 0a 148385i bk9: 0a 148385i bk10: 12a 148345i bk11: 8a 148351i bk12: 0a 148382i bk13: 0a 148383i bk14: 0a 148384i bk15: 0a 148384i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=9.43498e-05

========= L2 cache stats =========
L2_cache_bank[0]: Access = 388, Miss = 7, Miss_rate = 0.018, Pending_hits = 19, Reservation_fails = 554
L2_cache_bank[1]: Access = 381, Miss = 7, Miss_rate = 0.018, Pending_hits = 21, Reservation_fails = 583
L2_cache_bank[2]: Access = 277, Miss = 6, Miss_rate = 0.022, Pending_hits = 18, Reservation_fails = 596
L2_cache_bank[3]: Access = 307, Miss = 8, Miss_rate = 0.026, Pending_hits = 24, Reservation_fails = 346
L2_cache_bank[4]: Access = 370, Miss = 6, Miss_rate = 0.016, Pending_hits = 16, Reservation_fails = 373
L2_cache_bank[5]: Access = 383, Miss = 7, Miss_rate = 0.018, Pending_hits = 21, Reservation_fails = 345
L2_cache_bank[6]: Access = 277, Miss = 6, Miss_rate = 0.022, Pending_hits = 18, Reservation_fails = 453
L2_cache_bank[7]: Access = 262, Miss = 5, Miss_rate = 0.019, Pending_hits = 12, Reservation_fails = 199
L2_cache_bank[8]: Access = 562, Miss = 8, Miss_rate = 0.014, Pending_hits = 21, Reservation_fails = 493
L2_cache_bank[9]: Access = 242, Miss = 4, Miss_rate = 0.017, Pending_hits = 12, Reservation_fails = 189
L2_cache_bank[10]: Access = 493, Miss = 8, Miss_rate = 0.016, Pending_hits = 19, Reservation_fails = 436
L2_cache_bank[11]: Access = 236, Miss = 4, Miss_rate = 0.017, Pending_hits = 11, Reservation_fails = 190
L2_total_cache_accesses = 4178
L2_total_cache_misses = 76
L2_total_cache_miss_rate = 0.0182
L2_total_cache_pending_hits = 212
L2_total_cache_reservation_fails = 4757
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1810
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 158
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 58
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 3037
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 109
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1434
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 635
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 51
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 17
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 1611
L2_cache_data_port_util = 0.009
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=15124
icnt_total_pkts_simt_to_mem=6272
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 9.11628
	minimum = 6
	maximum = 34
Network latency average = 8.55725
	minimum = 6
	maximum = 34
Slowest packet = 7241
Flit latency average = 7.38624
	minimum = 6
	maximum = 34
Slowest flit = 18652
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0022262
	minimum = 0.00172043 (at node 13)
	maximum = 0.0044086 (at node 23)
Accepted packet rate average = 0.0022262
	minimum = 0.00172043 (at node 13)
	maximum = 0.0044086 (at node 23)
Injected flit rate average = 0.00546993
	minimum = 0.0027957 (at node 14)
	maximum = 0.0147312 (at node 23)
Accepted flit rate average= 0.00546993
	minimum = 0.00301075 (at node 18)
	maximum = 0.00768817 (at node 8)
Injected packet length average = 2.45707
Accepted packet length average = 2.45707
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (8 samples)
	minimum = nan (8 samples)
	maximum = -nan (8 samples)
Network latency average = -nan (8 samples)
	minimum = nan (8 samples)
	maximum = -nan (8 samples)
Flit latency average = -nan (8 samples)
	minimum = nan (8 samples)
	maximum = -nan (8 samples)
Fragmentation average = -nan (8 samples)
	minimum = nan (8 samples)
	maximum = -nan (8 samples)
Injected packet rate average = -nan (8 samples)
	minimum = -nan (8 samples)
	maximum = -nan (8 samples)
Accepted packet rate average = -nan (8 samples)
	minimum = -nan (8 samples)
	maximum = -nan (8 samples)
Injected flit rate average = -nan (8 samples)
	minimum = -nan (8 samples)
	maximum = -nan (8 samples)
Accepted flit rate average = -nan (8 samples)
	minimum = -nan (8 samples)
	maximum = -nan (8 samples)
Injected packet size average = -nan (8 samples)
Accepted packet size average = -nan (8 samples)
Hops average = -nan (8 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 3 hrs, 42 min, 44 sec (13364 sec)
gpgpu_simulation_rate = 3456 (inst/sec)
gpgpu_simulation_rate = 8 (cycle/sec)
GPGPU-Sim uArch: Shader 9 bind to kernel 7 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  9, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,112416)
GPGPU-Sim uArch: Shader 10 bind to kernel 7 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core: 10, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,112416)
GPGPU-Sim uArch: Shader 11 bind to kernel 7 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core: 11, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,112416)
GPGPU-Sim uArch: Shader 12 bind to kernel 7 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core: 12, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,112416)
GPGPU-Sim uArch: Shader 13 bind to kernel 7 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core: 13, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,112416)
GPGPU-Sim uArch: Shader 14 bind to kernel 7 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core: 14, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,112416)
GPGPU-Sim uArch: Shader 0 bind to kernel 7 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  0, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,112416)
GPGPU-Sim uArch: Shader 1 bind to kernel 7 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  1, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,112416)
GPGPU-Sim uArch: Shader 2 bind to kernel 7 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  2, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,112416)
GPGPU-Sim uArch: Shader 3 bind to kernel 7 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  3, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,112416)
GPGPU-Sim uArch: Shader 4 bind to kernel 7 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  4, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,112416)
GPGPU-Sim uArch: Shader 5 bind to kernel 7 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  5, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,112416)
GPGPU-Sim uArch: Shader 6 bind to kernel 7 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  6, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,112416)
GPGPU-Sim uArch: Shader 7 bind to kernel 7 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  7, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,112416)
GPGPU-Sim uArch: Shader 8 bind to kernel 7 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  8, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,112416)
GPGPU-Sim uArch: core:  9, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,112416)
GPGPU-Sim uArch: core: 10, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,112416)
GPGPU-Sim uArch: core: 11, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,112416)
GPGPU-Sim uArch: core: 12, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,112416)
GPGPU-Sim uArch: core: 13, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,112416)
GPGPU-Sim uArch: core: 14, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,112416)
GPGPU-Sim uArch: core:  0, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,112416)
GPGPU-Sim uArch: core:  1, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,112416)
GPGPU-Sim uArch: core:  2, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,112416)
GPGPU-Sim uArch: core:  3, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,112416)
GPGPU-Sim uArch: core:  4, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,112416)
GPGPU-Sim uArch: core:  5, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,112416)
GPGPU-Sim uArch: core:  6, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,112416)
GPGPU-Sim uArch: core:  7, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,112416)
GPGPU-Sim uArch: core:  8, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,112416)
GPGPU-Sim uArch: core:  9, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,112416)
GPGPU-Sim uArch: core: 10, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,112416)
GPGPU-Sim uArch: core: 11, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,112416)
GPGPU-Sim uArch: core: 12, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,112416)
GPGPU-Sim uArch: core: 13, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,112416)
GPGPU-Sim uArch: core: 14, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,112416)
GPGPU-Sim uArch: core:  0, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,112416)
GPGPU-Sim uArch: core:  1, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,112416)
GPGPU-Sim uArch: core:  2, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,112416)
GPGPU-Sim uArch: core:  3, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,112416)
GPGPU-Sim uArch: core:  4, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,112416)
GPGPU-Sim uArch: core:  5, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,112416)
GPGPU-Sim uArch: core:  6, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,112416)
GPGPU-Sim uArch: core:  7, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,112416)
GPGPU-Sim uArch: core:  8, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,112416)
GPGPU-Sim uArch: core:  9, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,112416)
GPGPU-Sim uArch: core: 10, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,112416)
GPGPU-Sim uArch: core: 11, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,112416)
GPGPU-Sim uArch: core: 12, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,112416)
GPGPU-Sim uArch: core: 13, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,112416)
GPGPU-Sim uArch: core: 14, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,112416)
GPGPU-Sim uArch: core:  0, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,112416)
GPGPU-Sim uArch: core:  1, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,112416)
GPGPU-Sim uArch: core:  2, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,112416)
GPGPU-Sim uArch: core:  3, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,112416)
GPGPU-Sim uArch: core:  4, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,112416)
GPGPU-Sim uArch: core:  5, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,112416)
GPGPU-Sim uArch: core:  6, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,112416)
GPGPU-Sim uArch: core:  7, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,112416)
GPGPU-Sim uArch: core:  8, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,112416)
GPGPU-Sim PTX: 47600000 instructions simulated : ctaid=(6,4,0) tid=(9,5,0)
GPGPU-Sim PTX: 47700000 instructions simulated : ctaid=(5,1,0) tid=(9,13,0)
GPGPU-Sim uArch: cycles simulated: 112916  inst.: 46394330 (ipc=399.2) sim_rate=3436 (inst/sec) elapsed = 0:3:45:00 / Sat Apr 14 15:55:02 2018
GPGPU-Sim PTX: 47800000 instructions simulated : ctaid=(5,4,0) tid=(9,5,0)
GPGPU-Sim PTX: 47900000 instructions simulated : ctaid=(4,2,0) tid=(13,7,0)
GPGPU-Sim uArch: cycles simulated: 113416  inst.: 46647582 (ipc=452.9) sim_rate=3420 (inst/sec) elapsed = 0:3:47:16 / Sat Apr 14 15:57:18 2018
GPGPU-Sim PTX: 48000000 instructions simulated : ctaid=(4,5,0) tid=(13,8,0)
GPGPU-Sim PTX: 48100000 instructions simulated : ctaid=(0,6,0) tid=(9,1,0)
GPGPU-Sim PTX: 48200000 instructions simulated : ctaid=(6,4,0) tid=(1,2,0)
GPGPU-Sim uArch: cycles simulated: 113916  inst.: 46956230 (ipc=507.7) sim_rate=3409 (inst/sec) elapsed = 0:3:49:33 / Sat Apr 14 15:59:35 2018
GPGPU-Sim PTX: 48300000 instructions simulated : ctaid=(6,0,0) tid=(9,11,0)
GPGPU-Sim PTX: 48400000 instructions simulated : ctaid=(7,2,0) tid=(5,1,0)
GPGPU-Sim PTX: 48500000 instructions simulated : ctaid=(2,3,0) tid=(13,4,0)
GPGPU-Sim PTX: 48600000 instructions simulated : ctaid=(1,0,0) tid=(8,13,0)
GPGPU-Sim uArch: cycles simulated: 114416  inst.: 47328434 (ipc=566.9) sim_rate=3402 (inst/sec) elapsed = 0:3:51:51 / Sat Apr 14 16:01:53 2018
GPGPU-Sim PTX: 48700000 instructions simulated : ctaid=(7,2,0) tid=(1,11,0)
GPGPU-Sim PTX: 48800000 instructions simulated : ctaid=(2,2,0) tid=(1,15,0)
GPGPU-Sim PTX: 48900000 instructions simulated : ctaid=(1,0,0) tid=(10,7,0)
GPGPU-Sim PTX: 49000000 instructions simulated : ctaid=(1,1,0) tid=(12,12,0)
GPGPU-Sim uArch: cycles simulated: 114916  inst.: 47695223 (ipc=600.2) sim_rate=3394 (inst/sec) elapsed = 0:3:54:10 / Sat Apr 14 16:04:12 2018
GPGPU-Sim PTX: 49100000 instructions simulated : ctaid=(6,3,0) tid=(9,5,0)
GPGPU-Sim PTX: 49200000 instructions simulated : ctaid=(2,2,0) tid=(6,9,0)
GPGPU-Sim PTX: 49300000 instructions simulated : ctaid=(0,1,0) tid=(5,5,0)
GPGPU-Sim uArch: cycles simulated: 115416  inst.: 47995150 (ipc=600.1) sim_rate=3382 (inst/sec) elapsed = 0:3:56:30 / Sat Apr 14 16:06:32 2018
GPGPU-Sim PTX: 49400000 instructions simulated : ctaid=(6,1,0) tid=(15,14,0)
GPGPU-Sim PTX: 49500000 instructions simulated : ctaid=(6,3,0) tid=(6,12,0)
GPGPU-Sim PTX: 49600000 instructions simulated : ctaid=(2,1,0) tid=(5,11,0)
GPGPU-Sim uArch: cycles simulated: 115916  inst.: 48316271 (ipc=606.2) sim_rate=3371 (inst/sec) elapsed = 0:3:58:50 / Sat Apr 14 16:08:52 2018
GPGPU-Sim PTX: 49700000 instructions simulated : ctaid=(1,5,0) tid=(8,6,0)
GPGPU-Sim PTX: 49800000 instructions simulated : ctaid=(2,5,0) tid=(14,13,0)
GPGPU-Sim PTX: 49900000 instructions simulated : ctaid=(7,1,0) tid=(6,15,0)
GPGPU-Sim uArch: cycles simulated: 116416  inst.: 48610770 (ipc=604.0) sim_rate=3359 (inst/sec) elapsed = 0:4:01:11 / Sat Apr 14 16:11:13 2018
GPGPU-Sim PTX: 50000000 instructions simulated : ctaid=(2,3,0) tid=(10,2,0)
GPGPU-Sim PTX: 50100000 instructions simulated : ctaid=(4,1,0) tid=(4,1,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (4275,112416), 3 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0, start_tid:   0, end_tid: 256, initialized @(4276,112416)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (4320,112416), 3 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0, start_tid:   0, end_tid: 256, initialized @(4321,112416)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (4347,112416), 3 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0, start_tid:   0, end_tid: 256, initialized @(4348,112416)
GPGPU-Sim PTX: 50200000 instructions simulated : ctaid=(6,2,0) tid=(10,5,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (4392,112416), 3 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0, start_tid:   0, end_tid: 256, initialized @(4393,112416)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (4497,112416), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 116916  inst.: 48916171 (ipc=604.8) sim_rate=3347 (inst/sec) elapsed = 0:4:03:33 / Sat Apr 14 16:13:35 2018
GPGPU-Sim PTX: 50300000 instructions simulated : ctaid=(1,1,0) tid=(8,11,0)
GPGPU-Sim PTX: 50400000 instructions simulated : ctaid=(2,1,0) tid=(10,11,0)
GPGPU-Sim PTX: 50500000 instructions simulated : ctaid=(2,0,0) tid=(10,7,0)
GPGPU-Sim uArch: cycles simulated: 117416  inst.: 49182131 (ipc=597.5) sim_rate=3333 (inst/sec) elapsed = 0:4:05:56 / Sat Apr 14 16:15:58 2018
GPGPU-Sim PTX: 50600000 instructions simulated : ctaid=(1,3,0) tid=(9,3,0)
GPGPU-Sim PTX: 50700000 instructions simulated : ctaid=(4,3,0) tid=(5,10,0)
GPGPU-Sim PTX: 50800000 instructions simulated : ctaid=(3,2,0) tid=(10,7,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (5397,112416), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (5405,112416), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (5452,112416), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 117916  inst.: 49493979 (ipc=599.9) sim_rate=3321 (inst/sec) elapsed = 0:4:08:19 / Sat Apr 14 16:18:21 2018
GPGPU-Sim PTX: 50900000 instructions simulated : ctaid=(3,1,0) tid=(9,14,0)
GPGPU-Sim PTX: 51000000 instructions simulated : ctaid=(5,4,0) tid=(0,6,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (5877,112416), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (5878,112416), 3 CTAs running
GPGPU-Sim PTX: 51100000 instructions simulated : ctaid=(1,7,0) tid=(9,9,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (5918,112416), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 118416  inst.: 49763237 (ipc=594.8) sim_rate=3308 (inst/sec) elapsed = 0:4:10:43 / Sat Apr 14 16:20:45 2018
GPGPU-Sim PTX: 51200000 instructions simulated : ctaid=(4,4,0) tid=(12,6,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (6214,112416), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (6229,112416), 3 CTAs running
GPGPU-Sim PTX: 51300000 instructions simulated : ctaid=(2,4,0) tid=(5,12,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (6340,112416), 3 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (6356,112416), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (6379,112416), 3 CTAs running
GPGPU-Sim PTX: 51400000 instructions simulated : ctaid=(3,5,0) tid=(11,2,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (6471,112416), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 118916  inst.: 50076861 (ipc=597.3) sim_rate=3297 (inst/sec) elapsed = 0:4:13:07 / Sat Apr 14 16:23:09 2018
GPGPU-Sim PTX: 51500000 instructions simulated : ctaid=(4,5,0) tid=(6,4,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (6585,112416), 3 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (6664,112416), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (6688,112416), 2 CTAs running
GPGPU-Sim PTX: 51600000 instructions simulated : ctaid=(6,4,0) tid=(14,11,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (6805,112416), 3 CTAs running
GPGPU-Sim PTX: 51700000 instructions simulated : ctaid=(7,5,0) tid=(14,3,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (6937,112416), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (6977,112416), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 119416  inst.: 50359484 (ipc=595.0) sim_rate=3284 (inst/sec) elapsed = 0:4:15:31 / Sat Apr 14 16:25:33 2018
GPGPU-Sim PTX: 51800000 instructions simulated : ctaid=(1,5,0) tid=(3,13,0)
GPGPU-Sim PTX: 51900000 instructions simulated : ctaid=(4,6,0) tid=(11,1,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (7249,112416), 3 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (7262,112416), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (7366,112416), 1 CTAs running
GPGPU-Sim PTX: 52000000 instructions simulated : ctaid=(0,4,0) tid=(8,7,0)
GPGPU-Sim uArch: cycles simulated: 119916  inst.: 50654529 (ipc=594.6) sim_rate=3273 (inst/sec) elapsed = 0:4:17:56 / Sat Apr 14 16:27:58 2018
GPGPU-Sim uArch: Shader 7 finished CTA #2 (7500,112416), 2 CTAs running
GPGPU-Sim PTX: 52100000 instructions simulated : ctaid=(1,6,0) tid=(12,15,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (7606,112416), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (7614,112416), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (7640,112416), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (7669,112416), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (7714,112416), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (7742,112416), 2 CTAs running
GPGPU-Sim PTX: 52200000 instructions simulated : ctaid=(7,7,0) tid=(7,13,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (7774,112416), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (7790,112416), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (7808,112416), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #3 (7903,112416), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (last released kernel 7 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim PTX: 52300000 instructions simulated : ctaid=(2,6,0) tid=(4,8,0)
GPGPU-Sim uArch: cycles simulated: 120416  inst.: 50903927 (ipc=588.7) sim_rate=3258 (inst/sec) elapsed = 0:4:20:20 / Sat Apr 14 16:30:22 2018
GPGPU-Sim uArch: Shader 10 finished CTA #2 (8001,112416), 1 CTAs running
GPGPU-Sim PTX: 52400000 instructions simulated : ctaid=(6,7,0) tid=(7,1,0)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (8182,112416), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #3 (8216,112416), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (8282,112416), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #3 (8299,112416), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (8317,112416), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (8346,112416), 1 CTAs running
GPGPU-Sim PTX: 52500000 instructions simulated : ctaid=(6,7,0) tid=(9,12,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (8361,112416), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (8365,112416), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 120916  inst.: 51145892 (ipc=582.5) sim_rate=3246 (inst/sec) elapsed = 0:4:22:36 / Sat Apr 14 16:32:38 2018
GPGPU-Sim uArch: Shader 9 finished CTA #3 (8515,112416), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (last released kernel 7 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 12 finished CTA #2 (8561,112416), 1 CTAs running
GPGPU-Sim PTX: 52600000 instructions simulated : ctaid=(6,7,0) tid=(15,3,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (8606,112416), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #3 (8814,112416), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (last released kernel 7 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim PTX: 52700000 instructions simulated : ctaid=(4,7,0) tid=(15,8,0)
GPGPU-Sim uArch: cycles simulated: 121416  inst.: 51339708 (ipc=571.7) sim_rate=3232 (inst/sec) elapsed = 0:4:24:41 / Sat Apr 14 16:34:43 2018
GPGPU-Sim uArch: Shader 7 finished CTA #3 (9051,112416), 1 CTAs running
GPGPU-Sim PTX: 52800000 instructions simulated : ctaid=(5,7,0) tid=(7,11,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (9374,112416), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (last released kernel 7 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 14 finished CTA #3 (9375,112416), 1 CTAs running
GPGPU-Sim PTX: 52900000 instructions simulated : ctaid=(0,7,0) tid=(11,8,0)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (9424,112416), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (last released kernel 7 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 10 finished CTA #3 (9436,112416), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (last released kernel 7 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: cycles simulated: 121916  inst.: 51493856 (ipc=557.8) sim_rate=3219 (inst/sec) elapsed = 0:4:26:34 / Sat Apr 14 16:36:36 2018
GPGPU-Sim uArch: Shader 8 finished CTA #0 (9520,112416), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (last released kernel 7 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 13 finished CTA #3 (9535,112416), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (last released kernel 7 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 4 finished CTA #3 (9585,112416), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (last released kernel 7 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 12 finished CTA #3 (9593,112416), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (last released kernel 7 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 11 finished CTA #3 (9604,112416), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (last released kernel 7 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 5 finished CTA #3 (9618,112416), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (last released kernel 7 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 3 finished CTA #3 (9634,112416), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (last released kernel 7 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: cycles simulated: 122416  inst.: 51539532 (ipc=534.5) sim_rate=3216 (inst/sec) elapsed = 0:4:27:05 / Sat Apr 14 16:37:07 2018
GPGPU-Sim uArch: Shader 7 finished CTA #0 (10107,112416), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (last released kernel 7 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 14 finished CTA #0 (10484,112416), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (last released kernel 7 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: GPU detected kernel 7 '_Z14calculate_tempiPfS_iiiiffffff' finished on shader 14.
Destroy streams for kernel 7: size 0
kernel_name = _Z14calculate_tempiPfS_iiiiffffff 
kernel_launch_uid = 7 
gpu_sim_cycle = 10485
gpu_sim_insn = 5361506
gpu_ipc =     511.3501
gpu_tot_sim_cycle = 122901
gpu_tot_sim_insn = 51556220
gpu_tot_ipc =     419.4939
gpu_tot_issued_cta = 448
max_total_param_size = 0
gpu_stall_dramfull = 5399
gpu_stall_icnt2sh    = 8211
gpu_total_sim_rate=3214
RFC_cache:
	RFC_total_cache_accesses = 2855126
	RFC_total_cache_misses = 902729
	RFC_total_cache_miss_rate = 0.3162
	RFC_total_cache_pending_hits = 0
	RFC_total_cache_reservation_fails = 0

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1235181
	L1I_total_cache_misses = 11082
	L1I_total_cache_miss_rate = 0.0090
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 936, Miss = 142, Miss_rate = 0.152, Pending_hits = 94, Reservation_fails = 0
	L1D_cache_core[1]: Access = 917, Miss = 140, Miss_rate = 0.153, Pending_hits = 99, Reservation_fails = 0
	L1D_cache_core[2]: Access = 928, Miss = 146, Miss_rate = 0.157, Pending_hits = 102, Reservation_fails = 0
	L1D_cache_core[3]: Access = 968, Miss = 153, Miss_rate = 0.158, Pending_hits = 111, Reservation_fails = 0
	L1D_cache_core[4]: Access = 963, Miss = 154, Miss_rate = 0.160, Pending_hits = 97, Reservation_fails = 0
	L1D_cache_core[5]: Access = 984, Miss = 157, Miss_rate = 0.160, Pending_hits = 103, Reservation_fails = 0
	L1D_cache_core[6]: Access = 952, Miss = 152, Miss_rate = 0.160, Pending_hits = 107, Reservation_fails = 0
	L1D_cache_core[7]: Access = 926, Miss = 146, Miss_rate = 0.158, Pending_hits = 104, Reservation_fails = 0
	L1D_cache_core[8]: Access = 918, Miss = 140, Miss_rate = 0.153, Pending_hits = 92, Reservation_fails = 0
	L1D_cache_core[9]: Access = 910, Miss = 143, Miss_rate = 0.157, Pending_hits = 105, Reservation_fails = 0
	L1D_cache_core[10]: Access = 960, Miss = 152, Miss_rate = 0.158, Pending_hits = 99, Reservation_fails = 0
	L1D_cache_core[11]: Access = 967, Miss = 153, Miss_rate = 0.158, Pending_hits = 100, Reservation_fails = 0
	L1D_cache_core[12]: Access = 940, Miss = 147, Miss_rate = 0.156, Pending_hits = 99, Reservation_fails = 0
	L1D_cache_core[13]: Access = 950, Miss = 149, Miss_rate = 0.157, Pending_hits = 97, Reservation_fails = 0
	L1D_cache_core[14]: Access = 945, Miss = 147, Miss_rate = 0.156, Pending_hits = 113, Reservation_fails = 0
	L1D_total_cache_accesses = 14164
	L1D_total_cache_misses = 2221
	L1D_total_cache_miss_rate = 0.1568
	L1D_total_cache_pending_hits = 1522
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.006
	L1D_cache_fill_port_util = 0.001
L1C_cache:
	L1C_total_cache_accesses = 201477
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0024
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3420
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1961311
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1522
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 904897
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 200997
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3420
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1507
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 53
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1224099
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 11082
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
5099, 5882, 6426, 7795, 6823, 6444, 5899, 5351, 3772, 4395, 4937, 5317, 5317, 4937, 4395, 3851, 3915, 4553, 4927, 5307, 5307, 4927, 4382, 3836, 3836, 4380, 4924, 5306, 4662, 4406, 3702, 3520, 
gpgpu_n_tot_thrd_icount = 73846816
gpgpu_n_tot_w_icount = 2307713
gpgpu_n_stall_shd_mem = 11330
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 2168
gpgpu_n_mem_write_global = 1560
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 146696
gpgpu_n_store_insn = 6300
gpgpu_n_shmem_insn = 1687352
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 4947088
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3420
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3420
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 7910
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:307156	W0_Idle:143965	W0_Scoreboard:477064	W1:322	W2:1221	W3:4186	W4:10999	W5:7452	W6:29393	W7:7306	W8:187956	W9:7628	W10:31580	W11:3719	W12:183023	W13:3397	W14:34732	W15:150	W16:229213	W17:79	W18:21313	W19:86	W20:219022	W21:72	W22:12626	W23:0	W24:224980	W25:7	W26:11592	W27:0	W28:209183	W29:0	W30:0	W31:0	W32:866476
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 17344 {8:2168,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 88320 {40:1158,72:198,136:204,}
traffic_breakdown_coretomem[INST_ACC_R] = 6232 {8:779,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 294848 {136:2168,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 12480 {8:1560,}
traffic_breakdown_memtocore[INST_ACC_R] = 105944 {136:779,}
maxmrqlatency = 11 
maxdqlatency = 0 
maxmflatency = 629 
averagemflatency = 197 
max_icnt2mem_latency = 400 
max_icnt2sh_latency = 120223 
mrq_lat_table:63 	4 	2 	7 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	3027 	602 	114 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	3598 	592 	188 	80 	38 	26 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	845 	995 	318 	25 	0 	0 	0 	0 	0 	0 	179 	180 	358 	843 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	126 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       300      4474         0         0         0         0         0         0         0         0      2159      2135         0         0         0         0 
dram[1]:      1296      6877         0         0         0         0         0         0         0         0      2157      2132         0         0         0         0 
dram[2]:      1618     12800         0         0         0         0         0         0         0         0      2171      2138         0         0         0         0 
dram[3]:      3322         0         0         0         0         0         0         0         0         0      2169      2143         0         0         0         0 
dram[4]:      4124         0         0         0         0         0         0         0         0         0      2131      2153         0         0         0         0 
dram[5]:      5388         0         0         0         0         0         0         0         0         0      2125      2151         0         0         0         0 
average row accesses per activate:
dram[0]:  1.000000  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  4.000000  5.000000      -nan      -nan      -nan      -nan 
dram[1]:  2.000000  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  4.000000  6.000000      -nan      -nan      -nan      -nan 
dram[2]:  2.000000  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  4.000000  6.000000      -nan      -nan      -nan      -nan 
dram[3]:  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  4.000000  5.000000      -nan      -nan      -nan      -nan 
dram[4]:  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  6.000000  4.000000      -nan      -nan      -nan      -nan 
dram[5]:  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  6.000000  4.000000      -nan      -nan      -nan      -nan 
average row locality = 76/23 = 3.304348
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         3         2         0         0         0         0         0         0         0         0         4         5         0         0         0         0 
dram[1]:         2         2         0         0         0         0         0         0         0         0         4         6         0         0         0         0 
dram[2]:         2         1         0         0         0         0         0         0         0         0         4         6         0         0         0         0 
dram[3]:         2         0         0         0         0         0         0         0         0         0         4         5         0         0         0         0 
dram[4]:         2         0         0         0         0         0         0         0         0         0         6         4         0         0         0         0 
dram[5]:         2         0         0         0         0         0         0         0         0         0         6         4         0         0         0         0 
total reads: 76
min_bank_accesses = 0!
chip skew: 14/11 = 1.27
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:       1300         0    none      none      none      none      none      none      none      none       12996     12278    none      none      none      none  
dram[1]:          0         0    none      none      none      none      none      none      none      none       12928      9114    none      none      none      none  
dram[2]:          0         0    none      none      none      none      none      none      none      none       12397      9210    none      none      none      none  
dram[3]:          0    none      none      none      none      none      none      none      none      none       11886     10316    none      none      none      none  
dram[4]:          0    none      none      none      none      none      none      none      none      none       16715     13764    none      none      none      none  
dram[5]:          0    none      none      none      none      none      none      none      none      none       17723     12608    none      none      none      none  
maximum mf latency per bank:
dram[0]:        278         0         0         0         0         0         0         0         0         0       540       580         0         0         0         0
dram[1]:          0         0         0         0         0         0         0         0         0         0       508       389         0         0         0         0
dram[2]:          0         0         0         0         0         0         0         0         0         0       531       542         0         0         0         0
dram[3]:          0         0         0         0         0         0         0         0         0         0       388       500         0         0         0         0
dram[4]:          0         0         0         0         0         0         0         0         0         0       617       566         0         0         0         0
dram[5]:          0         0         0         0         0         0         0         0         0         0       629       570         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=162223 n_nop=162187 n_act=6 n_pre=2 n_req=14 n_rd=28 n_write=0 bw_util=0.0003452
n_activity=328 dram_eff=0.1707
bk0: 6a 162150i bk1: 4a 162200i bk2: 0a 162223i bk3: 0a 162223i bk4: 0a 162223i bk5: 0a 162223i bk6: 0a 162224i bk7: 0a 162224i bk8: 0a 162225i bk9: 0a 162225i bk10: 8a 162190i bk11: 10a 162176i bk12: 0a 162221i bk13: 0a 162221i bk14: 0a 162222i bk15: 0a 162222i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000147944
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=162223 n_nop=162191 n_act=4 n_pre=0 n_req=14 n_rd=28 n_write=0 bw_util=0.0003452
n_activity=278 dram_eff=0.2014
bk0: 4a 162202i bk1: 4a 162202i bk2: 0a 162221i bk3: 0a 162223i bk4: 0a 162223i bk5: 0a 162224i bk6: 0a 162224i bk7: 0a 162224i bk8: 0a 162225i bk9: 0a 162225i bk10: 8a 162196i bk11: 12a 162182i bk12: 0a 162221i bk13: 0a 162221i bk14: 0a 162222i bk15: 0a 162222i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=7.39722e-05
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=162223 n_nop=162193 n_act=4 n_pre=0 n_req=13 n_rd=26 n_write=0 bw_util=0.0003205
n_activity=252 dram_eff=0.2063
bk0: 4a 162203i bk1: 2a 162206i bk2: 0a 162222i bk3: 0a 162222i bk4: 0a 162223i bk5: 0a 162223i bk6: 0a 162224i bk7: 0a 162224i bk8: 0a 162225i bk9: 0a 162225i bk10: 8a 162194i bk11: 12a 162182i bk12: 0a 162221i bk13: 0a 162221i bk14: 0a 162222i bk15: 0a 162222i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=9.86297e-05
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=162223 n_nop=162198 n_act=3 n_pre=0 n_req=11 n_rd=22 n_write=0 bw_util=0.0002712
n_activity=210 dram_eff=0.2095
bk0: 4a 162202i bk1: 0a 162222i bk2: 0a 162223i bk3: 0a 162223i bk4: 0a 162223i bk5: 0a 162223i bk6: 0a 162223i bk7: 0a 162224i bk8: 0a 162225i bk9: 0a 162225i bk10: 8a 162196i bk11: 10a 162186i bk12: 0a 162221i bk13: 0a 162221i bk14: 0a 162222i bk15: 0a 162222i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=6.78079e-05
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=162223 n_nop=162196 n_act=3 n_pre=0 n_req=12 n_rd=24 n_write=0 bw_util=0.0002959
n_activity=205 dram_eff=0.2341
bk0: 4a 162202i bk1: 0a 162222i bk2: 0a 162222i bk3: 0a 162222i bk4: 0a 162223i bk5: 0a 162224i bk6: 0a 162224i bk7: 0a 162224i bk8: 0a 162224i bk9: 0a 162224i bk10: 12a 162185i bk11: 8a 162190i bk12: 0a 162221i bk13: 0a 162222i bk14: 0a 162223i bk15: 0a 162223i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000172602
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=162223 n_nop=162196 n_act=3 n_pre=0 n_req=12 n_rd=24 n_write=0 bw_util=0.0002959
n_activity=201 dram_eff=0.2388
bk0: 4a 162202i bk1: 0a 162222i bk2: 0a 162222i bk3: 0a 162222i bk4: 0a 162223i bk5: 0a 162224i bk6: 0a 162224i bk7: 0a 162224i bk8: 0a 162224i bk9: 0a 162224i bk10: 12a 162184i bk11: 8a 162190i bk12: 0a 162221i bk13: 0a 162222i bk14: 0a 162223i bk15: 0a 162223i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=8.6301e-05

========= L2 cache stats =========
L2_cache_bank[0]: Access = 424, Miss = 7, Miss_rate = 0.017, Pending_hits = 19, Reservation_fails = 554
L2_cache_bank[1]: Access = 416, Miss = 7, Miss_rate = 0.017, Pending_hits = 21, Reservation_fails = 583
L2_cache_bank[2]: Access = 298, Miss = 6, Miss_rate = 0.020, Pending_hits = 18, Reservation_fails = 596
L2_cache_bank[3]: Access = 327, Miss = 8, Miss_rate = 0.024, Pending_hits = 24, Reservation_fails = 346
L2_cache_bank[4]: Access = 405, Miss = 6, Miss_rate = 0.015, Pending_hits = 16, Reservation_fails = 373
L2_cache_bank[5]: Access = 417, Miss = 7, Miss_rate = 0.017, Pending_hits = 21, Reservation_fails = 345
L2_cache_bank[6]: Access = 298, Miss = 6, Miss_rate = 0.020, Pending_hits = 18, Reservation_fails = 453
L2_cache_bank[7]: Access = 282, Miss = 5, Miss_rate = 0.018, Pending_hits = 12, Reservation_fails = 199
L2_cache_bank[8]: Access = 607, Miss = 8, Miss_rate = 0.013, Pending_hits = 21, Reservation_fails = 493
L2_cache_bank[9]: Access = 261, Miss = 4, Miss_rate = 0.015, Pending_hits = 12, Reservation_fails = 189
L2_cache_bank[10]: Access = 533, Miss = 8, Miss_rate = 0.015, Pending_hits = 19, Reservation_fails = 436
L2_cache_bank[11]: Access = 254, Miss = 4, Miss_rate = 0.016, Pending_hits = 11, Reservation_fails = 190
L2_total_cache_accesses = 4522
L2_total_cache_misses = 76
L2_total_cache_miss_rate = 0.0168
L2_total_cache_pending_hits = 212
L2_total_cache_reservation_fails = 4757
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1952
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 158
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 58
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 3037
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 109
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1560
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 711
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 51
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 17
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 1611
L2_cache_data_port_util = 0.009
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=16340
icnt_total_pkts_simt_to_mem=6892
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 10.702
	minimum = 6
	maximum = 50
Network latency average = 9.55087
	minimum = 6
	maximum = 39
Slowest packet = 8468
Flit latency average = 8.34368
	minimum = 6
	maximum = 35
Slowest flit = 21648
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00243028
	minimum = 0.000286123 (at node 1)
	maximum = 0.00429185 (at node 23)
Accepted packet rate average = 0.00243028
	minimum = 0.000286123 (at node 1)
	maximum = 0.00429185 (at node 23)
Injected flit rate average = 0.00648546
	minimum = 0.000286123 (at node 1)
	maximum = 0.0145923 (at node 23)
Accepted flit rate average= 0.00648546
	minimum = 0.00143062 (at node 1)
	maximum = 0.0110634 (at node 3)
Injected packet length average = 2.6686
Accepted packet length average = 2.6686
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (9 samples)
	minimum = nan (9 samples)
	maximum = -nan (9 samples)
Network latency average = -nan (9 samples)
	minimum = nan (9 samples)
	maximum = -nan (9 samples)
Flit latency average = -nan (9 samples)
	minimum = nan (9 samples)
	maximum = -nan (9 samples)
Fragmentation average = -nan (9 samples)
	minimum = nan (9 samples)
	maximum = -nan (9 samples)
Injected packet rate average = -nan (9 samples)
	minimum = -nan (9 samples)
	maximum = -nan (9 samples)
Accepted packet rate average = -nan (9 samples)
	minimum = -nan (9 samples)
	maximum = -nan (9 samples)
Injected flit rate average = -nan (9 samples)
	minimum = -nan (9 samples)
	maximum = -nan (9 samples)
Accepted flit rate average = -nan (9 samples)
	minimum = -nan (9 samples)
	maximum = -nan (9 samples)
Injected packet size average = -nan (9 samples)
Accepted packet size average = -nan (9 samples)
Hops average = -nan (9 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 4 hrs, 27 min, 17 sec (16037 sec)
gpgpu_simulation_rate = 3214 (inst/sec)
gpgpu_simulation_rate = 7 (cycle/sec)
timer: 41646805620056
kernel_name = 
kernel_launch_uid = 
gpu_sim_cycle = 0
gpu_sim_insn = 0
gpu_ipc =         -nan
gpu_tot_sim_cycle = 122901
gpu_tot_sim_insn = 51556220
gpu_tot_ipc =     419.4939
gpu_tot_issued_cta = 448
max_total_param_size = 0
gpu_stall_dramfull = 5399
gpu_stall_icnt2sh    = 8211
gpu_total_sim_rate=3214
RFC_cache:
	RFC_total_cache_accesses = 2855126
	RFC_total_cache_misses = 902729
	RFC_total_cache_miss_rate = 0.3162
	RFC_total_cache_pending_hits = 0
	RFC_total_cache_reservation_fails = 0

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1235181
	L1I_total_cache_misses = 11082
	L1I_total_cache_miss_rate = 0.0090
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 936, Miss = 142, Miss_rate = 0.152, Pending_hits = 94, Reservation_fails = 0
	L1D_cache_core[1]: Access = 917, Miss = 140, Miss_rate = 0.153, Pending_hits = 99, Reservation_fails = 0
	L1D_cache_core[2]: Access = 928, Miss = 146, Miss_rate = 0.157, Pending_hits = 102, Reservation_fails = 0
	L1D_cache_core[3]: Access = 968, Miss = 153, Miss_rate = 0.158, Pending_hits = 111, Reservation_fails = 0
	L1D_cache_core[4]: Access = 963, Miss = 154, Miss_rate = 0.160, Pending_hits = 97, Reservation_fails = 0
	L1D_cache_core[5]: Access = 984, Miss = 157, Miss_rate = 0.160, Pending_hits = 103, Reservation_fails = 0
	L1D_cache_core[6]: Access = 952, Miss = 152, Miss_rate = 0.160, Pending_hits = 107, Reservation_fails = 0
	L1D_cache_core[7]: Access = 926, Miss = 146, Miss_rate = 0.158, Pending_hits = 104, Reservation_fails = 0
	L1D_cache_core[8]: Access = 918, Miss = 140, Miss_rate = 0.153, Pending_hits = 92, Reservation_fails = 0
	L1D_cache_core[9]: Access = 910, Miss = 143, Miss_rate = 0.157, Pending_hits = 105, Reservation_fails = 0
	L1D_cache_core[10]: Access = 960, Miss = 152, Miss_rate = 0.158, Pending_hits = 99, Reservation_fails = 0
	L1D_cache_core[11]: Access = 967, Miss = 153, Miss_rate = 0.158, Pending_hits = 100, Reservation_fails = 0
	L1D_cache_core[12]: Access = 940, Miss = 147, Miss_rate = 0.156, Pending_hits = 99, Reservation_fails = 0
	L1D_cache_core[13]: Access = 950, Miss = 149, Miss_rate = 0.157, Pending_hits = 97, Reservation_fails = 0
	L1D_cache_core[14]: Access = 945, Miss = 147, Miss_rate = 0.156, Pending_hits = 113, Reservation_fails = 0
	L1D_total_cache_accesses = 14164
	L1D_total_cache_misses = 2221
	L1D_total_cache_miss_rate = 0.1568
	L1D_total_cache_pending_hits = 1522
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.006
	L1D_cache_fill_port_util = 0.001
L1C_cache:
	L1C_total_cache_accesses = 201477
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0024
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3420
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1961311
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1522
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 904897
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 200997
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3420
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1507
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 53
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1224099
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 11082
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
5099, 5882, 6426, 7795, 6823, 6444, 5899, 5351, 3772, 4395, 4937, 5317, 5317, 4937, 4395, 3851, 3915, 4553, 4927, 5307, 5307, 4927, 4382, 3836, 3836, 4380, 4924, 5306, 4662, 4406, 3702, 3520, 
gpgpu_n_tot_thrd_icount = 73846816
gpgpu_n_tot_w_icount = 2307713
gpgpu_n_stall_shd_mem = 11330
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 2168
gpgpu_n_mem_write_global = 1560
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 146696
gpgpu_n_store_insn = 6300
gpgpu_n_shmem_insn = 1687352
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 4947088
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3420
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3420
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 7910
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:307156	W0_Idle:143965	W0_Scoreboard:477064	W1:322	W2:1221	W3:4186	W4:10999	W5:7452	W6:29393	W7:7306	W8:187956	W9:7628	W10:31580	W11:3719	W12:183023	W13:3397	W14:34732	W15:150	W16:229213	W17:79	W18:21313	W19:86	W20:219022	W21:72	W22:12626	W23:0	W24:224980	W25:7	W26:11592	W27:0	W28:209183	W29:0	W30:0	W31:0	W32:866476
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 17344 {8:2168,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 88320 {40:1158,72:198,136:204,}
traffic_breakdown_coretomem[INST_ACC_R] = 6232 {8:779,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 294848 {136:2168,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 12480 {8:1560,}
traffic_breakdown_memtocore[INST_ACC_R] = 105944 {136:779,}
maxmrqlatency = 11 
maxdqlatency = 0 
maxmflatency = 629 
averagemflatency = 197 
max_icnt2mem_latency = 400 
max_icnt2sh_latency = 120223 
mrq_lat_table:63 	4 	2 	7 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	3027 	602 	114 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	3598 	592 	188 	80 	38 	26 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	845 	995 	318 	25 	0 	0 	0 	0 	0 	0 	179 	180 	358 	843 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	126 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       300      4474         0         0         0         0         0         0         0         0      2159      2135         0         0         0         0 
dram[1]:      1296      6877         0         0         0         0         0         0         0         0      2157      2132         0         0         0         0 
dram[2]:      1618     12800         0         0         0         0         0         0         0         0      2171      2138         0         0         0         0 
dram[3]:      3322         0         0         0         0         0         0         0         0         0      2169      2143         0         0         0         0 
dram[4]:      4124         0         0         0         0         0         0         0         0         0      2131      2153         0         0         0         0 
dram[5]:      5388         0         0         0         0         0         0         0         0         0      2125      2151         0         0         0         0 
average row accesses per activate:
dram[0]:  1.000000  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  4.000000  5.000000      -nan      -nan      -nan      -nan 
dram[1]:  2.000000  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  4.000000  6.000000      -nan      -nan      -nan      -nan 
dram[2]:  2.000000  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  4.000000  6.000000      -nan      -nan      -nan      -nan 
dram[3]:  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  4.000000  5.000000      -nan      -nan      -nan      -nan 
dram[4]:  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  6.000000  4.000000      -nan      -nan      -nan      -nan 
dram[5]:  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  6.000000  4.000000      -nan      -nan      -nan      -nan 
average row locality = 76/23 = 3.304348
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         3         2         0         0         0         0         0         0         0         0         4         5         0         0         0         0 
dram[1]:         2         2         0         0         0         0         0         0         0         0         4         6         0         0         0         0 
dram[2]:         2         1         0         0         0         0         0         0         0         0         4         6         0         0         0         0 
dram[3]:         2         0         0         0         0         0         0         0         0         0         4         5         0         0         0         0 
dram[4]:         2         0         0         0         0         0         0         0         0         0         6         4         0         0         0         0 
dram[5]:         2         0         0         0         0         0         0         0         0         0         6         4         0         0         0         0 
total reads: 76
min_bank_accesses = 0!
chip skew: 14/11 = 1.27
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:       1300         0    none      none      none      none      none      none      none      none       12996     12278    none      none      none      none  
dram[1]:          0         0    none      none      none      none      none      none      none      none       12928      9114    none      none      none      none  
dram[2]:          0         0    none      none      none      none      none      none      none      none       12397      9210    none      none      none      none  
dram[3]:          0    none      none      none      none      none      none      none      none      none       11886     10316    none      none      none      none  
dram[4]:          0    none      none      none      none      none      none      none      none      none       16715     13764    none      none      none      none  
dram[5]:          0    none      none      none      none      none      none      none      none      none       17723     12608    none      none      none      none  
maximum mf latency per bank:
dram[0]:        278         0         0         0         0         0         0         0         0         0       540       580         0         0         0         0
dram[1]:          0         0         0         0         0         0         0         0         0         0       508       389         0         0         0         0
dram[2]:          0         0         0         0         0         0         0         0         0         0       531       542         0         0         0         0
dram[3]:          0         0         0         0         0         0         0         0         0         0       388       500         0         0         0         0
dram[4]:          0         0         0         0         0         0         0         0         0         0       617       566         0         0         0         0
dram[5]:          0         0         0         0         0         0         0         0         0         0       629       570         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=162223 n_nop=162187 n_act=6 n_pre=2 n_req=14 n_rd=28 n_write=0 bw_util=0.0003452
n_activity=328 dram_eff=0.1707
bk0: 6a 162150i bk1: 4a 162200i bk2: 0a 162223i bk3: 0a 162223i bk4: 0a 162223i bk5: 0a 162223i bk6: 0a 162224i bk7: 0a 162224i bk8: 0a 162225i bk9: 0a 162225i bk10: 8a 162190i bk11: 10a 162176i bk12: 0a 162221i bk13: 0a 162221i bk14: 0a 162222i bk15: 0a 162222i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000147944
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=162223 n_nop=162191 n_act=4 n_pre=0 n_req=14 n_rd=28 n_write=0 bw_util=0.0003452
n_activity=278 dram_eff=0.2014
bk0: 4a 162202i bk1: 4a 162202i bk2: 0a 162221i bk3: 0a 162223i bk4: 0a 162223i bk5: 0a 162224i bk6: 0a 162224i bk7: 0a 162224i bk8: 0a 162225i bk9: 0a 162225i bk10: 8a 162196i bk11: 12a 162182i bk12: 0a 162221i bk13: 0a 162221i bk14: 0a 162222i bk15: 0a 162222i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=7.39722e-05
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=162223 n_nop=162193 n_act=4 n_pre=0 n_req=13 n_rd=26 n_write=0 bw_util=0.0003205
n_activity=252 dram_eff=0.2063
bk0: 4a 162203i bk1: 2a 162206i bk2: 0a 162222i bk3: 0a 162222i bk4: 0a 162223i bk5: 0a 162223i bk6: 0a 162224i bk7: 0a 162224i bk8: 0a 162225i bk9: 0a 162225i bk10: 8a 162194i bk11: 12a 162182i bk12: 0a 162221i bk13: 0a 162221i bk14: 0a 162222i bk15: 0a 162222i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=9.86297e-05
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=162223 n_nop=162198 n_act=3 n_pre=0 n_req=11 n_rd=22 n_write=0 bw_util=0.0002712
n_activity=210 dram_eff=0.2095
bk0: 4a 162202i bk1: 0a 162222i bk2: 0a 162223i bk3: 0a 162223i bk4: 0a 162223i bk5: 0a 162223i bk6: 0a 162223i bk7: 0a 162224i bk8: 0a 162225i bk9: 0a 162225i bk10: 8a 162196i bk11: 10a 162186i bk12: 0a 162221i bk13: 0a 162221i bk14: 0a 162222i bk15: 0a 162222i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=6.78079e-05
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=162223 n_nop=162196 n_act=3 n_pre=0 n_req=12 n_rd=24 n_write=0 bw_util=0.0002959
n_activity=205 dram_eff=0.2341
bk0: 4a 162202i bk1: 0a 162222i bk2: 0a 162222i bk3: 0a 162222i bk4: 0a 162223i bk5: 0a 162224i bk6: 0a 162224i bk7: 0a 162224i bk8: 0a 162224i bk9: 0a 162224i bk10: 12a 162185i bk11: 8a 162190i bk12: 0a 162221i bk13: 0a 162222i bk14: 0a 162223i bk15: 0a 162223i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000172602
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=162223 n_nop=162196 n_act=3 n_pre=0 n_req=12 n_rd=24 n_write=0 bw_util=0.0002959
n_activity=201 dram_eff=0.2388
bk0: 4a 162202i bk1: 0a 162222i bk2: 0a 162222i bk3: 0a 162222i bk4: 0a 162223i bk5: 0a 162224i bk6: 0a 162224i bk7: 0a 162224i bk8: 0a 162224i bk9: 0a 162224i bk10: 12a 162184i bk11: 8a 162190i bk12: 0a 162221i bk13: 0a 162222i bk14: 0a 162223i bk15: 0a 162223i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=8.6301e-05

========= L2 cache stats =========
L2_cache_bank[0]: Access = 424, Miss = 7, Miss_rate = 0.017, Pending_hits = 19, Reservation_fails = 554
L2_cache_bank[1]: Access = 416, Miss = 7, Miss_rate = 0.017, Pending_hits = 21, Reservation_fails = 583
L2_cache_bank[2]: Access = 298, Miss = 6, Miss_rate = 0.020, Pending_hits = 18, Reservation_fails = 596
L2_cache_bank[3]: Access = 327, Miss = 8, Miss_rate = 0.024, Pending_hits = 24, Reservation_fails = 346
L2_cache_bank[4]: Access = 405, Miss = 6, Miss_rate = 0.015, Pending_hits = 16, Reservation_fails = 373
L2_cache_bank[5]: Access = 417, Miss = 7, Miss_rate = 0.017, Pending_hits = 21, Reservation_fails = 345
L2_cache_bank[6]: Access = 298, Miss = 6, Miss_rate = 0.020, Pending_hits = 18, Reservation_fails = 453
L2_cache_bank[7]: Access = 282, Miss = 5, Miss_rate = 0.018, Pending_hits = 12, Reservation_fails = 199
L2_cache_bank[8]: Access = 607, Miss = 8, Miss_rate = 0.013, Pending_hits = 21, Reservation_fails = 493
L2_cache_bank[9]: Access = 261, Miss = 4, Miss_rate = 0.015, Pending_hits = 12, Reservation_fails = 189
L2_cache_bank[10]: Access = 533, Miss = 8, Miss_rate = 0.015, Pending_hits = 19, Reservation_fails = 436
L2_cache_bank[11]: Access = 254, Miss = 4, Miss_rate = 0.016, Pending_hits = 11, Reservation_fails = 190
L2_total_cache_accesses = 4522
L2_total_cache_misses = 76
L2_total_cache_miss_rate = 0.0168
L2_total_cache_pending_hits = 212
L2_total_cache_reservation_fails = 4757
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1952
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 158
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 58
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 3037
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 109
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1560
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 711
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 51
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 17
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 1611
L2_cache_data_port_util = 0.009
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=16340
icnt_total_pkts_simt_to_mem=6892
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = -nan
	minimum = nan
	maximum = -nan
Network latency average = -nan
	minimum = nan
	maximum = -nan
Slowest packet = -1
Flit latency average = -nan
	minimum = nan
	maximum = -nan
Slowest flit = -1
Fragmentation average = -nan
	minimum = nan
	maximum = -nan
Injected packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected flit rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted flit rate average= -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected packet length average = -nan
Accepted packet length average = -nan
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (10 samples)
	minimum = nan (10 samples)
	maximum = -nan (10 samples)
Network latency average = -nan (10 samples)
	minimum = nan (10 samples)
	maximum = -nan (10 samples)
Flit latency average = -nan (10 samples)
	minimum = nan (10 samples)
	maximum = -nan (10 samples)
Fragmentation average = -nan (10 samples)
	minimum = nan (10 samples)
	maximum = -nan (10 samples)
Injected packet rate average = -nan (10 samples)
	minimum = -nan (10 samples)
	maximum = -nan (10 samples)
Accepted packet rate average = -nan (10 samples)
	minimum = -nan (10 samples)
	maximum = -nan (10 samples)
Injected flit rate average = -nan (10 samples)
	minimum = -nan (10 samples)
	maximum = -nan (10 samples)
Accepted flit rate average = -nan (10 samples)
	minimum = -nan (10 samples)
	maximum = -nan (10 samples)
Injected packet size average = -nan (10 samples)
Accepted packet size average = -nan (10 samples)
Hops average = -nan (10 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------
total_error=0.000000667
avg_error=0.000000001

PASSED
