--------------------------------------------------------------------------------
Release 14.7 Trace  (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -filter
iseconfig/filter.filter -intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml
CNC2_HHB_etherCAT.twx CNC2_HHB_etherCAT.ncd -o CNC2_HHB_etherCAT.twr
CNC2_HHB_etherCAT.pcf -ucf CNC2_HHB_etherCAT.ucf

Design file:              CNC2_HHB_etherCAT.ncd
Physical constraint file: CNC2_HHB_etherCAT.pcf
Device,package,speed:     xc6slx25,ftg256,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: NET "IBUFG_CLK_Tx_25MHz" MAXSKEW = 6 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net skew is   0.227ns.
--------------------------------------------------------------------------------
Slack:     5.773ns IBUFG_CLK_Tx_25MHz
Report:    0.227ns skew meets   6.000ns timing constraint by 5.773ns
From                         To                           Delay(ns)  Skew(ns)
M7.I                         BUFIO2_X1Y1.I                    1.846  0.227

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "IBUFG_CLK_Rx_25MHz" MAXSKEW = 6 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net skew is   0.227ns.
--------------------------------------------------------------------------------
Slack:     5.773ns IBUFG_CLK_Rx_25MHz
Report:    0.227ns skew meets   6.000ns timing constraint by 5.773ns
From                         To                           Delay(ns)  Skew(ns)
N8.I                         BUFIO2_X3Y1.I                    1.945  0.227

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_g_clk = PERIOD TIMEGRP "g_clk" 25 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 36971974 paths analyzed, 2451 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  16.078ns.
--------------------------------------------------------------------------------

Paths for end point CNC2_HHB_EtherCAT/LIO_Partition_1/m_LIO_DO_51 (SLICE_X13Y48.A3), 15 paths
--------------------------------------------------------------------------------
Slack (setup path):     4.461ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LocalBusBridgeAleDec_inst/m_ClientCSn (FF)
  Destination:          CNC2_HHB_EtherCAT/LIO_Partition_1/m_LIO_DO_51 (FF)
  Requirement:          12.500ns
  Data Path Delay:      9.458ns (Levels of Logic = 4)
  Clock Path Skew:      1.829ns (1.355 - -0.474)
  Source Clock:         BUFG_CLK_80MHz rising at 12.500ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: LocalBusBridgeAleDec_inst/m_ClientCSn to CNC2_HHB_EtherCAT/LIO_Partition_1/m_LIO_DO_51
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y55.DQ      Tcko                  0.391   LocalBusBridgeAleDec_inst/m_ClientCSn
                                                       LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X43Y34.B6      net (fanout=36)       2.051   LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X43Y34.B       Tilo                  0.259   N15
                                                       AddressDecoder_inst/oADDRDEC_CS4n
    SLICE_X32Y49.A2      net (fanout=23)       1.829   AddressDecoderCS4n
    SLICE_X32Y49.A       Tilo                  0.205   N782
                                                       CNC2_HHB_EtherCAT/ibus_DataIn<3>LogicTrst_SW1
    SLICE_X32Y57.A1      net (fanout=1)        1.172   N782
    SLICE_X32Y57.A       Tilo                  0.205   CNC2_HHB_EtherCAT/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue<52>
                                                       CNC2_HHB_EtherCAT/ibus_DataIn<3>LogicTrst
    SLICE_X13Y48.A3      net (fanout=22)       3.024   CNC2_HHB_EtherCAT/ibus_DataIn<3>
    SLICE_X13Y48.CLK     Tas                   0.322   CNC2_HHB_EtherCAT/LIO_Partition_1/m_LIO_DO<56>
                                                       CNC2_HHB_EtherCAT/LIO_Partition_1/Mmux_m_LIO_DO[51]_m_LIO_DO[63]_MUX_725_o1
                                                       CNC2_HHB_EtherCAT/LIO_Partition_1/m_LIO_DO_51
    -------------------------------------------------  ---------------------------
    Total                                      9.458ns (1.382ns logic, 8.076ns route)
                                                       (14.6% logic, 85.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.828ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LocalBusBridgeAleDec_inst/m_ClientCSn (FF)
  Destination:          CNC2_HHB_EtherCAT/LIO_Partition_1/m_LIO_DO_51 (FF)
  Requirement:          12.500ns
  Data Path Delay:      9.091ns (Levels of Logic = 4)
  Clock Path Skew:      1.829ns (1.355 - -0.474)
  Source Clock:         BUFG_CLK_80MHz rising at 12.500ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: LocalBusBridgeAleDec_inst/m_ClientCSn to CNC2_HHB_EtherCAT/LIO_Partition_1/m_LIO_DO_51
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y55.DQ      Tcko                  0.391   LocalBusBridgeAleDec_inst/m_ClientCSn
                                                       LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X43Y34.B6      net (fanout=36)       2.051   LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X43Y34.B       Tilo                  0.259   N15
                                                       AddressDecoder_inst/oADDRDEC_CS4n
    SLICE_X35Y52.D4      net (fanout=23)       1.609   AddressDecoderCS4n
    SLICE_X35Y52.D       Tilo                  0.259   CNC2_HHB_EtherCAT/ibus_DataIn<0>LogicTrst1
                                                       CNC2_HHB_EtherCAT/ibus_DataIn<0>LogicTrst11
    SLICE_X32Y57.A6      net (fanout=16)       0.971   CNC2_HHB_EtherCAT/ibus_DataIn<0>LogicTrst1
    SLICE_X32Y57.A       Tilo                  0.205   CNC2_HHB_EtherCAT/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue<52>
                                                       CNC2_HHB_EtherCAT/ibus_DataIn<3>LogicTrst
    SLICE_X13Y48.A3      net (fanout=22)       3.024   CNC2_HHB_EtherCAT/ibus_DataIn<3>
    SLICE_X13Y48.CLK     Tas                   0.322   CNC2_HHB_EtherCAT/LIO_Partition_1/m_LIO_DO<56>
                                                       CNC2_HHB_EtherCAT/LIO_Partition_1/Mmux_m_LIO_DO[51]_m_LIO_DO[63]_MUX_725_o1
                                                       CNC2_HHB_EtherCAT/LIO_Partition_1/m_LIO_DO_51
    -------------------------------------------------  ---------------------------
    Total                                      9.091ns (1.436ns logic, 7.655ns route)
                                                       (15.8% logic, 84.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.310ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LocalBusBridgeAleDec_inst/m_ClientCSn (FF)
  Destination:          CNC2_HHB_EtherCAT/LIO_Partition_1/m_LIO_DO_51 (FF)
  Requirement:          12.500ns
  Data Path Delay:      8.609ns (Levels of Logic = 4)
  Clock Path Skew:      1.829ns (1.355 - -0.474)
  Source Clock:         BUFG_CLK_80MHz rising at 12.500ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: LocalBusBridgeAleDec_inst/m_ClientCSn to CNC2_HHB_EtherCAT/LIO_Partition_1/m_LIO_DO_51
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y55.DQ      Tcko                  0.391   LocalBusBridgeAleDec_inst/m_ClientCSn
                                                       LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X41Y46.B1      net (fanout=36)       1.839   LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X41Y46.B       Tilo                  0.259   CNC2_HHB_EtherCAT/LocalBusBridge_1/m_global_Select
                                                       AddressDecoder_inst/oADDRDEC_CS0n
    SLICE_X35Y52.D1      net (fanout=23)       1.339   AddressDecoderCS0n
    SLICE_X35Y52.D       Tilo                  0.259   CNC2_HHB_EtherCAT/ibus_DataIn<0>LogicTrst1
                                                       CNC2_HHB_EtherCAT/ibus_DataIn<0>LogicTrst11
    SLICE_X32Y57.A6      net (fanout=16)       0.971   CNC2_HHB_EtherCAT/ibus_DataIn<0>LogicTrst1
    SLICE_X32Y57.A       Tilo                  0.205   CNC2_HHB_EtherCAT/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue<52>
                                                       CNC2_HHB_EtherCAT/ibus_DataIn<3>LogicTrst
    SLICE_X13Y48.A3      net (fanout=22)       3.024   CNC2_HHB_EtherCAT/ibus_DataIn<3>
    SLICE_X13Y48.CLK     Tas                   0.322   CNC2_HHB_EtherCAT/LIO_Partition_1/m_LIO_DO<56>
                                                       CNC2_HHB_EtherCAT/LIO_Partition_1/Mmux_m_LIO_DO[51]_m_LIO_DO[63]_MUX_725_o1
                                                       CNC2_HHB_EtherCAT/LIO_Partition_1/m_LIO_DO_51
    -------------------------------------------------  ---------------------------
    Total                                      8.609ns (1.436ns logic, 7.173ns route)
                                                       (16.7% logic, 83.3% route)

--------------------------------------------------------------------------------

Paths for end point CNC2_HHB_EtherCAT/LIO_Partition_1/m_LIO_DO_61 (SLICE_X13Y52.B1), 15 paths
--------------------------------------------------------------------------------
Slack (setup path):     4.855ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LocalBusBridgeAleDec_inst/m_ClientCSn (FF)
  Destination:          CNC2_HHB_EtherCAT/LIO_Partition_1/m_LIO_DO_61 (FF)
  Requirement:          12.500ns
  Data Path Delay:      9.059ns (Levels of Logic = 4)
  Clock Path Skew:      1.824ns (1.350 - -0.474)
  Source Clock:         BUFG_CLK_80MHz rising at 12.500ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: LocalBusBridgeAleDec_inst/m_ClientCSn to CNC2_HHB_EtherCAT/LIO_Partition_1/m_LIO_DO_61
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y55.DQ      Tcko                  0.391   LocalBusBridgeAleDec_inst/m_ClientCSn
                                                       LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X43Y34.B6      net (fanout=36)       2.051   LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X43Y34.B       Tilo                  0.259   N15
                                                       AddressDecoder_inst/oADDRDEC_CS4n
    SLICE_X35Y48.B4      net (fanout=23)       1.917   AddressDecoderCS4n
    SLICE_X35Y48.B       Tilo                  0.259   N794
                                                       CNC2_HHB_EtherCAT/ibus_DataIn<13>LogicTrst_SW1
    SLICE_X34Y54.A2      net (fanout=1)        0.839   N802
    SLICE_X34Y54.A       Tilo                  0.203   CNC2_HHB_EtherCAT/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue<48>
                                                       CNC2_HHB_EtherCAT/ibus_DataIn<13>LogicTrst
    SLICE_X13Y52.B1      net (fanout=18)       2.818   CNC2_HHB_EtherCAT/ibus_DataIn<13>
    SLICE_X13Y52.CLK     Tas                   0.322   CNC2_HHB_EtherCAT/LIO_Partition_1/m_LIO_DO<61>
                                                       CNC2_HHB_EtherCAT/LIO_Partition_1/Mmux_m_LIO_DO[61]_m_LIO_DO[63]_MUX_635_o1
                                                       CNC2_HHB_EtherCAT/LIO_Partition_1/m_LIO_DO_61
    -------------------------------------------------  ---------------------------
    Total                                      9.059ns (1.434ns logic, 7.625ns route)
                                                       (15.8% logic, 84.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.369ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LocalBusBridgeAleDec_inst/m_ClientCSn (FF)
  Destination:          CNC2_HHB_EtherCAT/LIO_Partition_1/m_LIO_DO_61 (FF)
  Requirement:          12.500ns
  Data Path Delay:      8.545ns (Levels of Logic = 4)
  Clock Path Skew:      1.824ns (1.350 - -0.474)
  Source Clock:         BUFG_CLK_80MHz rising at 12.500ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: LocalBusBridgeAleDec_inst/m_ClientCSn to CNC2_HHB_EtherCAT/LIO_Partition_1/m_LIO_DO_61
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y55.DQ      Tcko                  0.391   LocalBusBridgeAleDec_inst/m_ClientCSn
                                                       LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X43Y34.B6      net (fanout=36)       2.051   LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X43Y34.B       Tilo                  0.259   N15
                                                       AddressDecoder_inst/oADDRDEC_CS4n
    SLICE_X35Y52.D4      net (fanout=23)       1.609   AddressDecoderCS4n
    SLICE_X35Y52.D       Tilo                  0.259   CNC2_HHB_EtherCAT/ibus_DataIn<0>LogicTrst1
                                                       CNC2_HHB_EtherCAT/ibus_DataIn<0>LogicTrst11
    SLICE_X34Y54.A4      net (fanout=16)       0.633   CNC2_HHB_EtherCAT/ibus_DataIn<0>LogicTrst1
    SLICE_X34Y54.A       Tilo                  0.203   CNC2_HHB_EtherCAT/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue<48>
                                                       CNC2_HHB_EtherCAT/ibus_DataIn<13>LogicTrst
    SLICE_X13Y52.B1      net (fanout=18)       2.818   CNC2_HHB_EtherCAT/ibus_DataIn<13>
    SLICE_X13Y52.CLK     Tas                   0.322   CNC2_HHB_EtherCAT/LIO_Partition_1/m_LIO_DO<61>
                                                       CNC2_HHB_EtherCAT/LIO_Partition_1/Mmux_m_LIO_DO[61]_m_LIO_DO[63]_MUX_635_o1
                                                       CNC2_HHB_EtherCAT/LIO_Partition_1/m_LIO_DO_61
    -------------------------------------------------  ---------------------------
    Total                                      8.545ns (1.434ns logic, 7.111ns route)
                                                       (16.8% logic, 83.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.851ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LocalBusBridgeAleDec_inst/m_ClientCSn (FF)
  Destination:          CNC2_HHB_EtherCAT/LIO_Partition_1/m_LIO_DO_61 (FF)
  Requirement:          12.500ns
  Data Path Delay:      8.063ns (Levels of Logic = 4)
  Clock Path Skew:      1.824ns (1.350 - -0.474)
  Source Clock:         BUFG_CLK_80MHz rising at 12.500ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: LocalBusBridgeAleDec_inst/m_ClientCSn to CNC2_HHB_EtherCAT/LIO_Partition_1/m_LIO_DO_61
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y55.DQ      Tcko                  0.391   LocalBusBridgeAleDec_inst/m_ClientCSn
                                                       LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X41Y46.B1      net (fanout=36)       1.839   LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X41Y46.B       Tilo                  0.259   CNC2_HHB_EtherCAT/LocalBusBridge_1/m_global_Select
                                                       AddressDecoder_inst/oADDRDEC_CS0n
    SLICE_X35Y52.D1      net (fanout=23)       1.339   AddressDecoderCS0n
    SLICE_X35Y52.D       Tilo                  0.259   CNC2_HHB_EtherCAT/ibus_DataIn<0>LogicTrst1
                                                       CNC2_HHB_EtherCAT/ibus_DataIn<0>LogicTrst11
    SLICE_X34Y54.A4      net (fanout=16)       0.633   CNC2_HHB_EtherCAT/ibus_DataIn<0>LogicTrst1
    SLICE_X34Y54.A       Tilo                  0.203   CNC2_HHB_EtherCAT/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue<48>
                                                       CNC2_HHB_EtherCAT/ibus_DataIn<13>LogicTrst
    SLICE_X13Y52.B1      net (fanout=18)       2.818   CNC2_HHB_EtherCAT/ibus_DataIn<13>
    SLICE_X13Y52.CLK     Tas                   0.322   CNC2_HHB_EtherCAT/LIO_Partition_1/m_LIO_DO<61>
                                                       CNC2_HHB_EtherCAT/LIO_Partition_1/Mmux_m_LIO_DO[61]_m_LIO_DO[63]_MUX_635_o1
                                                       CNC2_HHB_EtherCAT/LIO_Partition_1/m_LIO_DO_61
    -------------------------------------------------  ---------------------------
    Total                                      8.063ns (1.434ns logic, 6.629ns route)
                                                       (17.8% logic, 82.2% route)

--------------------------------------------------------------------------------

Paths for end point CNC2_HHB_EtherCAT/DDA_Partition_1/m_DDATimeBase_10 (SLICE_X51Y60.C5), 15 paths
--------------------------------------------------------------------------------
Slack (setup path):     5.138ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LocalBusBridgeAleDec_inst/m_ClientCSn (FF)
  Destination:          CNC2_HHB_EtherCAT/DDA_Partition_1/m_DDATimeBase_10 (FF)
  Requirement:          12.500ns
  Data Path Delay:      8.754ns (Levels of Logic = 4)
  Clock Path Skew:      1.802ns (1.328 - -0.474)
  Source Clock:         BUFG_CLK_80MHz rising at 12.500ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: LocalBusBridgeAleDec_inst/m_ClientCSn to CNC2_HHB_EtherCAT/DDA_Partition_1/m_DDATimeBase_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y55.DQ      Tcko                  0.391   LocalBusBridgeAleDec_inst/m_ClientCSn
                                                       LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X43Y34.B6      net (fanout=36)       2.051   LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X43Y34.B       Tilo                  0.259   N15
                                                       AddressDecoder_inst/oADDRDEC_CS4n
    SLICE_X36Y49.B3      net (fanout=23)       2.128   AddressDecoderCS4n
    SLICE_X36Y49.B       Tilo                  0.205   N796
                                                       CNC2_HHB_EtherCAT/ibus_DataIn<10>LogicTrst_SW1
    SLICE_X35Y56.C4      net (fanout=1)        0.935   N796
    SLICE_X35Y56.C       Tilo                  0.259   CNC2_HHB_EtherCAT/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue<58>
                                                       CNC2_HHB_EtherCAT/ibus_DataIn<10>LogicTrst
    SLICE_X51Y60.C5      net (fanout=18)       2.299   CNC2_HHB_EtherCAT/ibus_DataIn<10>
    SLICE_X51Y60.CLK     Tas                   0.227   CNC2_HHB_EtherCAT/DDA_Partition_1/m_DDATimeBase<7>
                                                       CNC2_HHB_EtherCAT/ibus_DataIn<10>_rt
                                                       CNC2_HHB_EtherCAT/DDA_Partition_1/m_DDATimeBase_10
    -------------------------------------------------  ---------------------------
    Total                                      8.754ns (1.341ns logic, 7.413ns route)
                                                       (15.3% logic, 84.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.776ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LocalBusBridgeAleDec_inst/m_ClientCSn (FF)
  Destination:          CNC2_HHB_EtherCAT/DDA_Partition_1/m_DDATimeBase_10 (FF)
  Requirement:          12.500ns
  Data Path Delay:      8.116ns (Levels of Logic = 4)
  Clock Path Skew:      1.802ns (1.328 - -0.474)
  Source Clock:         BUFG_CLK_80MHz rising at 12.500ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: LocalBusBridgeAleDec_inst/m_ClientCSn to CNC2_HHB_EtherCAT/DDA_Partition_1/m_DDATimeBase_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y55.DQ      Tcko                  0.391   LocalBusBridgeAleDec_inst/m_ClientCSn
                                                       LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X43Y34.B6      net (fanout=36)       2.051   LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X43Y34.B       Tilo                  0.259   N15
                                                       AddressDecoder_inst/oADDRDEC_CS4n
    SLICE_X35Y52.D4      net (fanout=23)       1.609   AddressDecoderCS4n
    SLICE_X35Y52.D       Tilo                  0.259   CNC2_HHB_EtherCAT/ibus_DataIn<0>LogicTrst1
                                                       CNC2_HHB_EtherCAT/ibus_DataIn<0>LogicTrst11
    SLICE_X35Y56.C5      net (fanout=16)       0.762   CNC2_HHB_EtherCAT/ibus_DataIn<0>LogicTrst1
    SLICE_X35Y56.C       Tilo                  0.259   CNC2_HHB_EtherCAT/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue<58>
                                                       CNC2_HHB_EtherCAT/ibus_DataIn<10>LogicTrst
    SLICE_X51Y60.C5      net (fanout=18)       2.299   CNC2_HHB_EtherCAT/ibus_DataIn<10>
    SLICE_X51Y60.CLK     Tas                   0.227   CNC2_HHB_EtherCAT/DDA_Partition_1/m_DDATimeBase<7>
                                                       CNC2_HHB_EtherCAT/ibus_DataIn<10>_rt
                                                       CNC2_HHB_EtherCAT/DDA_Partition_1/m_DDATimeBase_10
    -------------------------------------------------  ---------------------------
    Total                                      8.116ns (1.395ns logic, 6.721ns route)
                                                       (17.2% logic, 82.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.258ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LocalBusBridgeAleDec_inst/m_ClientCSn (FF)
  Destination:          CNC2_HHB_EtherCAT/DDA_Partition_1/m_DDATimeBase_10 (FF)
  Requirement:          12.500ns
  Data Path Delay:      7.634ns (Levels of Logic = 4)
  Clock Path Skew:      1.802ns (1.328 - -0.474)
  Source Clock:         BUFG_CLK_80MHz rising at 12.500ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: LocalBusBridgeAleDec_inst/m_ClientCSn to CNC2_HHB_EtherCAT/DDA_Partition_1/m_DDATimeBase_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y55.DQ      Tcko                  0.391   LocalBusBridgeAleDec_inst/m_ClientCSn
                                                       LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X41Y46.B1      net (fanout=36)       1.839   LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X41Y46.B       Tilo                  0.259   CNC2_HHB_EtherCAT/LocalBusBridge_1/m_global_Select
                                                       AddressDecoder_inst/oADDRDEC_CS0n
    SLICE_X35Y52.D1      net (fanout=23)       1.339   AddressDecoderCS0n
    SLICE_X35Y52.D       Tilo                  0.259   CNC2_HHB_EtherCAT/ibus_DataIn<0>LogicTrst1
                                                       CNC2_HHB_EtherCAT/ibus_DataIn<0>LogicTrst11
    SLICE_X35Y56.C5      net (fanout=16)       0.762   CNC2_HHB_EtherCAT/ibus_DataIn<0>LogicTrst1
    SLICE_X35Y56.C       Tilo                  0.259   CNC2_HHB_EtherCAT/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue<58>
                                                       CNC2_HHB_EtherCAT/ibus_DataIn<10>LogicTrst
    SLICE_X51Y60.C5      net (fanout=18)       2.299   CNC2_HHB_EtherCAT/ibus_DataIn<10>
    SLICE_X51Y60.CLK     Tas                   0.227   CNC2_HHB_EtherCAT/DDA_Partition_1/m_DDATimeBase<7>
                                                       CNC2_HHB_EtherCAT/ibus_DataIn<10>_rt
                                                       CNC2_HHB_EtherCAT/DDA_Partition_1/m_DDATimeBase_10
    -------------------------------------------------  ---------------------------
    Total                                      7.634ns (1.395ns logic, 6.239ns route)
                                                       (18.3% logic, 81.7% route)

--------------------------------------------------------------------------------

Hold Paths: TS_g_clk = PERIOD TIMEGRP "g_clk" 25 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point CNC2_HHB_EtherCAT/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue_22 (SLICE_X34Y53.D5), 15 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.005ns (requirement - (clock path skew + uncertainty - data path))
  Source:               LocalBusBridgeAleDec_inst/m_ClientWRn (FF)
  Destination:          CNC2_HHB_EtherCAT/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue_22 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.736ns (Levels of Logic = 2)
  Clock Path Skew:      1.321ns (1.077 - -0.244)
  Source Clock:         BUFG_CLK_80MHz rising at 25.000ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: LocalBusBridgeAleDec_inst/m_ClientWRn to CNC2_HHB_EtherCAT/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y45.AMUX    Tshcko                0.244   LocalBusBridgeAleDec_inst/m_ClientRDn
                                                       LocalBusBridgeAleDec_inst/m_ClientWRn
    SLICE_X34Y53.C5      net (fanout=20)       1.114   LocalBusBridgeAleDec_inst/m_ClientWRn
    SLICE_X34Y53.C       Tilo                  0.156   CNC2_HHB_EtherCAT/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue<54>
                                                       CNC2_HHB_EtherCAT/ibus_DataIn<6>LogicTrst
    SLICE_X34Y53.D5      net (fanout=20)       0.091   CNC2_HHB_EtherCAT/ibus_DataIn<6>
    SLICE_X34Y53.CLK     Tah         (-Th)    -0.131   CNC2_HHB_EtherCAT/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue<54>
                                                       CNC2_HHB_EtherCAT/HK_Scan_Partition_1/HK_IBusStop/Mmux_m_OBitValue[22]_ISTOP_DataIn[6]_MUX_518_o11
                                                       CNC2_HHB_EtherCAT/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue_22
    -------------------------------------------------  ---------------------------
    Total                                      1.736ns (0.531ns logic, 1.205ns route)
                                                       (30.6% logic, 69.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.137ns (requirement - (clock path skew + uncertainty - data path))
  Source:               LocalBusBridgeAleDec_inst/m_ClientCSn (FF)
  Destination:          CNC2_HHB_EtherCAT/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue_22 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.889ns (Levels of Logic = 3)
  Clock Path Skew:      1.342ns (1.077 - -0.265)
  Source Clock:         BUFG_CLK_80MHz rising at 25.000ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: LocalBusBridgeAleDec_inst/m_ClientCSn to CNC2_HHB_EtherCAT/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y55.DQ      Tcko                  0.198   LocalBusBridgeAleDec_inst/m_ClientCSn
                                                       LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X35Y52.D5      net (fanout=36)       0.893   LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X35Y52.D       Tilo                  0.156   CNC2_HHB_EtherCAT/ibus_DataIn<0>LogicTrst1
                                                       CNC2_HHB_EtherCAT/ibus_DataIn<0>LogicTrst11
    SLICE_X34Y53.C4      net (fanout=16)       0.264   CNC2_HHB_EtherCAT/ibus_DataIn<0>LogicTrst1
    SLICE_X34Y53.C       Tilo                  0.156   CNC2_HHB_EtherCAT/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue<54>
                                                       CNC2_HHB_EtherCAT/ibus_DataIn<6>LogicTrst
    SLICE_X34Y53.D5      net (fanout=20)       0.091   CNC2_HHB_EtherCAT/ibus_DataIn<6>
    SLICE_X34Y53.CLK     Tah         (-Th)    -0.131   CNC2_HHB_EtherCAT/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue<54>
                                                       CNC2_HHB_EtherCAT/HK_Scan_Partition_1/HK_IBusStop/Mmux_m_OBitValue[22]_ISTOP_DataIn[6]_MUX_518_o11
                                                       CNC2_HHB_EtherCAT/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue_22
    -------------------------------------------------  ---------------------------
    Total                                      1.889ns (0.641ns logic, 1.248ns route)
                                                       (33.9% logic, 66.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.176ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SRIPartition_1/LocalBusBridgeSRI_1/m_BusDataOut_6 (FF)
  Destination:          CNC2_HHB_EtherCAT/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue_22 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.999ns (Levels of Logic = 3)
  Clock Path Skew:      1.413ns (1.077 - -0.336)
  Source Clock:         BUFG_CLK_80MHz rising at 25.000ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: SRIPartition_1/LocalBusBridgeSRI_1/m_BusDataOut_6 to CNC2_HHB_EtherCAT/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y41.AQ      Tcko                  0.198   SRIPartition_1/LocalBusBridgeSRI_1/m_BusDataOut<7>
                                                       SRIPartition_1/LocalBusBridgeSRI_1/m_BusDataOut_6
    SLICE_X32Y46.A5      net (fanout=1)        0.635   SRIPartition_1/LocalBusBridgeSRI_1/m_BusDataOut<6>
    SLICE_X32Y46.A       Tilo                  0.142   N788
                                                       CNC2_HHB_EtherCAT/ibus_DataIn<6>LogicTrst_SW1
    SLICE_X34Y53.C1      net (fanout=1)        0.646   N788
    SLICE_X34Y53.C       Tilo                  0.156   CNC2_HHB_EtherCAT/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue<54>
                                                       CNC2_HHB_EtherCAT/ibus_DataIn<6>LogicTrst
    SLICE_X34Y53.D5      net (fanout=20)       0.091   CNC2_HHB_EtherCAT/ibus_DataIn<6>
    SLICE_X34Y53.CLK     Tah         (-Th)    -0.131   CNC2_HHB_EtherCAT/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue<54>
                                                       CNC2_HHB_EtherCAT/HK_Scan_Partition_1/HK_IBusStop/Mmux_m_OBitValue[22]_ISTOP_DataIn[6]_MUX_518_o11
                                                       CNC2_HHB_EtherCAT/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue_22
    -------------------------------------------------  ---------------------------
    Total                                      1.999ns (0.627ns logic, 1.372ns route)
                                                       (31.4% logic, 68.6% route)

--------------------------------------------------------------------------------

Paths for end point CNC2_HHB_EtherCAT/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue_29 (SLICE_X34Y54.B4), 15 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.065ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SRIPartition_1/LocalBusBridgeSRI_1/m_BusDataOut_13 (FF)
  Destination:          CNC2_HHB_EtherCAT/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue_29 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.901ns (Levels of Logic = 3)
  Clock Path Skew:      1.426ns (1.075 - -0.351)
  Source Clock:         BUFG_CLK_80MHz rising at 25.000ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: SRIPartition_1/LocalBusBridgeSRI_1/m_BusDataOut_13 to CNC2_HHB_EtherCAT/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y38.CQ      Tcko                  0.234   SRIPartition_1/LocalBusBridgeSRI_1/m_BusDataOut<13>
                                                       SRIPartition_1/LocalBusBridgeSRI_1/m_BusDataOut_13
    SLICE_X35Y48.B5      net (fanout=1)        0.552   SRIPartition_1/LocalBusBridgeSRI_1/m_BusDataOut<13>
    SLICE_X35Y48.B       Tilo                  0.156   N794
                                                       CNC2_HHB_EtherCAT/ibus_DataIn<13>LogicTrst_SW1
    SLICE_X34Y54.A2      net (fanout=1)        0.473   N802
    SLICE_X34Y54.A       Tilo                  0.156   CNC2_HHB_EtherCAT/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue<48>
                                                       CNC2_HHB_EtherCAT/ibus_DataIn<13>LogicTrst
    SLICE_X34Y54.B4      net (fanout=18)       0.199   CNC2_HHB_EtherCAT/ibus_DataIn<13>
    SLICE_X34Y54.CLK     Tah         (-Th)    -0.131   CNC2_HHB_EtherCAT/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue<48>
                                                       CNC2_HHB_EtherCAT/HK_Scan_Partition_1/HK_IBusStop/Mmux_m_OBitValue[29]_ISTOP_DataIn[13]_MUX_511_o11
                                                       CNC2_HHB_EtherCAT/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue_29
    -------------------------------------------------  ---------------------------
    Total                                      1.901ns (0.677ns logic, 1.224ns route)
                                                       (35.6% logic, 64.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.077ns (requirement - (clock path skew + uncertainty - data path))
  Source:               LocalBusBridgeAleDec_inst/m_ClientRDn (FF)
  Destination:          CNC2_HHB_EtherCAT/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue_29 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.806ns (Levels of Logic = 2)
  Clock Path Skew:      1.319ns (1.075 - -0.244)
  Source Clock:         BUFG_CLK_80MHz rising at 25.000ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: LocalBusBridgeAleDec_inst/m_ClientRDn to CNC2_HHB_EtherCAT/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y45.AQ      Tcko                  0.198   LocalBusBridgeAleDec_inst/m_ClientRDn
                                                       LocalBusBridgeAleDec_inst/m_ClientRDn
    SLICE_X34Y54.A5      net (fanout=21)       1.122   LocalBusBridgeAleDec_inst/m_ClientRDn
    SLICE_X34Y54.A       Tilo                  0.156   CNC2_HHB_EtherCAT/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue<48>
                                                       CNC2_HHB_EtherCAT/ibus_DataIn<13>LogicTrst
    SLICE_X34Y54.B4      net (fanout=18)       0.199   CNC2_HHB_EtherCAT/ibus_DataIn<13>
    SLICE_X34Y54.CLK     Tah         (-Th)    -0.131   CNC2_HHB_EtherCAT/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue<48>
                                                       CNC2_HHB_EtherCAT/HK_Scan_Partition_1/HK_IBusStop/Mmux_m_OBitValue[29]_ISTOP_DataIn[13]_MUX_511_o11
                                                       CNC2_HHB_EtherCAT/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue_29
    -------------------------------------------------  ---------------------------
    Total                                      1.806ns (0.485ns logic, 1.321ns route)
                                                       (26.9% logic, 73.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.312ns (requirement - (clock path skew + uncertainty - data path))
  Source:               LocalBusBridgeAleDec_inst/m_ClientCSn (FF)
  Destination:          CNC2_HHB_EtherCAT/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue_29 (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.062ns (Levels of Logic = 3)
  Clock Path Skew:      1.340ns (1.075 - -0.265)
  Source Clock:         BUFG_CLK_80MHz rising at 25.000ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: LocalBusBridgeAleDec_inst/m_ClientCSn to CNC2_HHB_EtherCAT/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y55.DQ      Tcko                  0.198   LocalBusBridgeAleDec_inst/m_ClientCSn
                                                       LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X35Y52.D5      net (fanout=36)       0.893   LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X35Y52.D       Tilo                  0.156   CNC2_HHB_EtherCAT/ibus_DataIn<0>LogicTrst1
                                                       CNC2_HHB_EtherCAT/ibus_DataIn<0>LogicTrst11
    SLICE_X34Y54.A4      net (fanout=16)       0.329   CNC2_HHB_EtherCAT/ibus_DataIn<0>LogicTrst1
    SLICE_X34Y54.A       Tilo                  0.156   CNC2_HHB_EtherCAT/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue<48>
                                                       CNC2_HHB_EtherCAT/ibus_DataIn<13>LogicTrst
    SLICE_X34Y54.B4      net (fanout=18)       0.199   CNC2_HHB_EtherCAT/ibus_DataIn<13>
    SLICE_X34Y54.CLK     Tah         (-Th)    -0.131   CNC2_HHB_EtherCAT/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue<48>
                                                       CNC2_HHB_EtherCAT/HK_Scan_Partition_1/HK_IBusStop/Mmux_m_OBitValue[29]_ISTOP_DataIn[13]_MUX_511_o11
                                                       CNC2_HHB_EtherCAT/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue_29
    -------------------------------------------------  ---------------------------
    Total                                      2.062ns (0.641ns logic, 1.421ns route)
                                                       (31.1% logic, 68.9% route)

--------------------------------------------------------------------------------

Paths for end point CNC2_HHB_EtherCAT/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue_54 (SLICE_X34Y53.D5), 15 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.071ns (requirement - (clock path skew + uncertainty - data path))
  Source:               LocalBusBridgeAleDec_inst/m_ClientWRn (FF)
  Destination:          CNC2_HHB_EtherCAT/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue_54 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.802ns (Levels of Logic = 2)
  Clock Path Skew:      1.321ns (1.077 - -0.244)
  Source Clock:         BUFG_CLK_80MHz rising at 25.000ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: LocalBusBridgeAleDec_inst/m_ClientWRn to CNC2_HHB_EtherCAT/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue_54
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y45.AMUX    Tshcko                0.244   LocalBusBridgeAleDec_inst/m_ClientRDn
                                                       LocalBusBridgeAleDec_inst/m_ClientWRn
    SLICE_X34Y53.C5      net (fanout=20)       1.114   LocalBusBridgeAleDec_inst/m_ClientWRn
    SLICE_X34Y53.C       Tilo                  0.156   CNC2_HHB_EtherCAT/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue<54>
                                                       CNC2_HHB_EtherCAT/ibus_DataIn<6>LogicTrst
    SLICE_X34Y53.D5      net (fanout=20)       0.091   CNC2_HHB_EtherCAT/ibus_DataIn<6>
    SLICE_X34Y53.CLK     Tah         (-Th)    -0.197   CNC2_HHB_EtherCAT/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue<54>
                                                       CNC2_HHB_EtherCAT/HK_Scan_Partition_1/HK_IBusStop/Mmux_m_OBitValue[54]_ISTOP_DataIn[6]_MUX_550_o11
                                                       CNC2_HHB_EtherCAT/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue_54
    -------------------------------------------------  ---------------------------
    Total                                      1.802ns (0.597ns logic, 1.205ns route)
                                                       (33.1% logic, 66.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.203ns (requirement - (clock path skew + uncertainty - data path))
  Source:               LocalBusBridgeAleDec_inst/m_ClientCSn (FF)
  Destination:          CNC2_HHB_EtherCAT/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue_54 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.955ns (Levels of Logic = 3)
  Clock Path Skew:      1.342ns (1.077 - -0.265)
  Source Clock:         BUFG_CLK_80MHz rising at 25.000ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: LocalBusBridgeAleDec_inst/m_ClientCSn to CNC2_HHB_EtherCAT/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue_54
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y55.DQ      Tcko                  0.198   LocalBusBridgeAleDec_inst/m_ClientCSn
                                                       LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X35Y52.D5      net (fanout=36)       0.893   LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X35Y52.D       Tilo                  0.156   CNC2_HHB_EtherCAT/ibus_DataIn<0>LogicTrst1
                                                       CNC2_HHB_EtherCAT/ibus_DataIn<0>LogicTrst11
    SLICE_X34Y53.C4      net (fanout=16)       0.264   CNC2_HHB_EtherCAT/ibus_DataIn<0>LogicTrst1
    SLICE_X34Y53.C       Tilo                  0.156   CNC2_HHB_EtherCAT/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue<54>
                                                       CNC2_HHB_EtherCAT/ibus_DataIn<6>LogicTrst
    SLICE_X34Y53.D5      net (fanout=20)       0.091   CNC2_HHB_EtherCAT/ibus_DataIn<6>
    SLICE_X34Y53.CLK     Tah         (-Th)    -0.197   CNC2_HHB_EtherCAT/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue<54>
                                                       CNC2_HHB_EtherCAT/HK_Scan_Partition_1/HK_IBusStop/Mmux_m_OBitValue[54]_ISTOP_DataIn[6]_MUX_550_o11
                                                       CNC2_HHB_EtherCAT/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue_54
    -------------------------------------------------  ---------------------------
    Total                                      1.955ns (0.707ns logic, 1.248ns route)
                                                       (36.2% logic, 63.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.242ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SRIPartition_1/LocalBusBridgeSRI_1/m_BusDataOut_6 (FF)
  Destination:          CNC2_HHB_EtherCAT/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue_54 (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.065ns (Levels of Logic = 3)
  Clock Path Skew:      1.413ns (1.077 - -0.336)
  Source Clock:         BUFG_CLK_80MHz rising at 25.000ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: SRIPartition_1/LocalBusBridgeSRI_1/m_BusDataOut_6 to CNC2_HHB_EtherCAT/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue_54
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y41.AQ      Tcko                  0.198   SRIPartition_1/LocalBusBridgeSRI_1/m_BusDataOut<7>
                                                       SRIPartition_1/LocalBusBridgeSRI_1/m_BusDataOut_6
    SLICE_X32Y46.A5      net (fanout=1)        0.635   SRIPartition_1/LocalBusBridgeSRI_1/m_BusDataOut<6>
    SLICE_X32Y46.A       Tilo                  0.142   N788
                                                       CNC2_HHB_EtherCAT/ibus_DataIn<6>LogicTrst_SW1
    SLICE_X34Y53.C1      net (fanout=1)        0.646   N788
    SLICE_X34Y53.C       Tilo                  0.156   CNC2_HHB_EtherCAT/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue<54>
                                                       CNC2_HHB_EtherCAT/ibus_DataIn<6>LogicTrst
    SLICE_X34Y53.D5      net (fanout=20)       0.091   CNC2_HHB_EtherCAT/ibus_DataIn<6>
    SLICE_X34Y53.CLK     Tah         (-Th)    -0.197   CNC2_HHB_EtherCAT/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue<54>
                                                       CNC2_HHB_EtherCAT/HK_Scan_Partition_1/HK_IBusStop/Mmux_m_OBitValue[54]_ISTOP_DataIn[6]_MUX_550_o11
                                                       CNC2_HHB_EtherCAT/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue_54
    -------------------------------------------------  ---------------------------
    Total                                      2.065ns (0.693ns logic, 1.372ns route)
                                                       (33.6% logic, 66.4% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_g_clk = PERIOD TIMEGRP "g_clk" 25 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 25.000ns
  Low pulse: 12.500ns
  Low pulse limit: 8.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: DCM_SP_inst_40MHz/CLKIN
  Logical resource: DCM_SP_inst_40MHz/CLKIN
  Location pin: DCM_X0Y2.CLKIN
  Clock network: DCM_SP_inst_40MHz_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 25.000ns
  High pulse: 12.500ns
  High pulse limit: 8.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: DCM_SP_inst_40MHz/CLKIN
  Logical resource: DCM_SP_inst_40MHz/CLKIN
  Location pin: DCM_X0Y2.CLKIN
  Clock network: DCM_SP_inst_40MHz_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 9.830ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 2.670ns (374.532MHz) (Tdcmper_CLKOUT)
  Physical resource: DCM_SP_inst_40MHz/CLK2X
  Logical resource: DCM_SP_inst_40MHz/CLK2X
  Location pin: DCM_X0Y2.CLK2X
  Clock network: CLK_80MHz
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TX_CLK1 = PERIOD TIMEGRP "TX_CLK1" 40 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is  16.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_TX_CLK1 = PERIOD TIMEGRP "TX_CLK1" 40 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.330ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.670ns (374.532MHz) (Tdcmper_CLKOUT)
  Physical resource: DCM_SP_inst_Tx_CLK/CLK2X
  Logical resource: DCM_SP_inst_Tx_CLK/CLK2X
  Location pin: DCM_X0Y1.CLK2X
  Clock network: CLK_Tx50MHz_DCM
--------------------------------------------------------------------------------
Slack: 24.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 40.000ns
  Low pulse: 20.000ns
  Low pulse limit: 8.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: DCM_SP_inst_Tx_CLK/CLKIN
  Logical resource: DCM_SP_inst_Tx_CLK/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: DCM_SP_inst_Tx_CLK_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 24.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 40.000ns
  High pulse: 20.000ns
  High pulse limit: 8.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: DCM_SP_inst_Tx_CLK/CLKIN
  Logical resource: DCM_SP_inst_Tx_CLK/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: DCM_SP_inst_Tx_CLK_ML_NEW_DIVCLK
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_RX_CLK1 = PERIOD TIMEGRP "RX_CLK1" 40 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is  16.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_RX_CLK1 = PERIOD TIMEGRP "RX_CLK1" 40 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.330ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.670ns (374.532MHz) (Tdcmper_CLKOUT)
  Physical resource: DCM_SP_inst_Rx_CLK/CLK2X
  Logical resource: DCM_SP_inst_Rx_CLK/CLK2X
  Location pin: DCM_X0Y0.CLK2X
  Clock network: CLK_Rx50MHz_DCM
--------------------------------------------------------------------------------
Slack: 24.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 40.000ns
  Low pulse: 20.000ns
  Low pulse limit: 8.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: DCM_SP_inst_Rx_CLK/CLKIN
  Logical resource: DCM_SP_inst_Rx_CLK/CLKIN
  Location pin: DCM_X0Y0.CLKIN
  Clock network: DCM_SP_inst_Rx_CLK_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 24.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 40.000ns
  High pulse: 20.000ns
  High pulse limit: 8.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: DCM_SP_inst_Rx_CLK/CLKIN
  Logical resource: DCM_SP_inst_Rx_CLK/CLKIN
  Location pin: DCM_X0Y0.CLKIN
  Clock network: DCM_SP_inst_Rx_CLK_ML_NEW_DIVCLK
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_CLK_80MHz = PERIOD TIMEGRP "CLK_80MHz" TS_g_clk / 2 HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 313726 paths analyzed, 7486 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  11.725ns.
--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_2/bram18_tdp_stan.ram16bwe_tdp (RAMB16_X1Y14.DIA28), 16 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.775ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LocalBusBridgeAleDec_inst/m_ClientCSn (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_2/bram18_tdp_stan.ram16bwe_tdp (RAM)
  Requirement:          12.500ns
  Data Path Delay:      11.449ns (Levels of Logic = 4)
  Clock Path Skew:      -0.016ns (0.523 - 0.539)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_80MHz rising at 12.500ns
  Clock Uncertainty:    0.260ns

  Clock Uncertainty:          0.260ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: LocalBusBridgeAleDec_inst/m_ClientCSn to SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_2/bram18_tdp_stan.ram16bwe_tdp
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y55.DQ      Tcko                  0.391   LocalBusBridgeAleDec_inst/m_ClientCSn
                                                       LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X43Y34.B6      net (fanout=36)       2.051   LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X43Y34.B       Tilo                  0.259   N15
                                                       AddressDecoder_inst/oADDRDEC_CS4n
    SLICE_X35Y52.D4      net (fanout=23)       1.609   AddressDecoderCS4n
    SLICE_X35Y52.D       Tilo                  0.259   CNC2_HHB_EtherCAT/ibus_DataIn<0>LogicTrst1
                                                       CNC2_HHB_EtherCAT/ibus_DataIn<0>LogicTrst11
    SLICE_X37Y54.C1      net (fanout=16)       1.002   CNC2_HHB_EtherCAT/ibus_DataIn<0>LogicTrst1
    SLICE_X37Y54.C       Tilo                  0.259   CNC2_HHB_EtherCAT/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue<60>
                                                       CNC2_HHB_EtherCAT/ibus_DataIn<12>LogicTrst
    SLICE_X19Y30.B5      net (fanout=18)       4.303   CNC2_HHB_EtherCAT/ibus_DataIn<12>
    SLICE_X19Y30.B       Tilo                  0.259   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_DIA2<19>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/LocalBusBridgesSRICom_1/m_DIA2<28>LogicTrst1
    RAMB16_X1Y14.DIA28   net (fanout=1)        0.757   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_DIA2<28>
    RAMB16_X1Y14.CLKA    Trdck_DIA             0.300   SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_2/bram18_tdp_stan.ram16bwe_tdp
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_2/bram18_tdp_stan.ram16bwe_tdp
    -------------------------------------------------  ---------------------------
    Total                                     11.449ns (1.727ns logic, 9.722ns route)
                                                       (15.1% logic, 84.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.821ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LocalBusBridgeAleDec_inst/m_ClientCSn (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_2/bram18_tdp_stan.ram16bwe_tdp (RAM)
  Requirement:          12.500ns
  Data Path Delay:      11.403ns (Levels of Logic = 4)
  Clock Path Skew:      -0.016ns (0.523 - 0.539)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_80MHz rising at 12.500ns
  Clock Uncertainty:    0.260ns

  Clock Uncertainty:          0.260ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: LocalBusBridgeAleDec_inst/m_ClientCSn to SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_2/bram18_tdp_stan.ram16bwe_tdp
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y55.DQ      Tcko                  0.391   LocalBusBridgeAleDec_inst/m_ClientCSn
                                                       LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X43Y34.B6      net (fanout=36)       2.051   LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X43Y34.B       Tilo                  0.259   N15
                                                       AddressDecoder_inst/oADDRDEC_CS4n
    SLICE_X34Y46.D6      net (fanout=23)       1.501   AddressDecoderCS4n
    SLICE_X34Y46.D       Tilo                  0.203   N800
                                                       CNC2_HHB_EtherCAT/ibus_DataIn<12>LogicTrst_SW1
    SLICE_X37Y54.C3      net (fanout=1)        1.120   N800
    SLICE_X37Y54.C       Tilo                  0.259   CNC2_HHB_EtherCAT/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue<60>
                                                       CNC2_HHB_EtherCAT/ibus_DataIn<12>LogicTrst
    SLICE_X19Y30.B5      net (fanout=18)       4.303   CNC2_HHB_EtherCAT/ibus_DataIn<12>
    SLICE_X19Y30.B       Tilo                  0.259   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_DIA2<19>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/LocalBusBridgesSRICom_1/m_DIA2<28>LogicTrst1
    RAMB16_X1Y14.DIA28   net (fanout=1)        0.757   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_DIA2<28>
    RAMB16_X1Y14.CLKA    Trdck_DIA             0.300   SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_2/bram18_tdp_stan.ram16bwe_tdp
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_2/bram18_tdp_stan.ram16bwe_tdp
    -------------------------------------------------  ---------------------------
    Total                                     11.403ns (1.671ns logic, 9.732ns route)
                                                       (14.7% logic, 85.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.236ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CNC2_HHB_EtherCAT/LocalBusBridge_1/m_BusDataOut_12 (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_2/bram18_tdp_stan.ram16bwe_tdp (RAM)
  Requirement:          12.500ns
  Data Path Delay:      8.683ns (Levels of Logic = 3)
  Clock Path Skew:      -2.171ns (-0.246 - 1.925)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_80MHz rising at 12.500ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: CNC2_HHB_EtherCAT/LocalBusBridge_1/m_BusDataOut_12 to SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_2/bram18_tdp_stan.ram16bwe_tdp
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y56.AQ      Tcko                  0.391   CNC2_HHB_EtherCAT/LocalBusBridge_1/m_BusDataOut<13>
                                                       CNC2_HHB_EtherCAT/LocalBusBridge_1/m_BusDataOut_12
    SLICE_X34Y46.D4      net (fanout=1)        1.091   CNC2_HHB_EtherCAT/LocalBusBridge_1/m_BusDataOut<12>
    SLICE_X34Y46.D       Tilo                  0.203   N800
                                                       CNC2_HHB_EtherCAT/ibus_DataIn<12>LogicTrst_SW1
    SLICE_X37Y54.C3      net (fanout=1)        1.120   N800
    SLICE_X37Y54.C       Tilo                  0.259   CNC2_HHB_EtherCAT/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue<60>
                                                       CNC2_HHB_EtherCAT/ibus_DataIn<12>LogicTrst
    SLICE_X19Y30.B5      net (fanout=18)       4.303   CNC2_HHB_EtherCAT/ibus_DataIn<12>
    SLICE_X19Y30.B       Tilo                  0.259   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_DIA2<19>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/LocalBusBridgesSRICom_1/m_DIA2<28>LogicTrst1
    RAMB16_X1Y14.DIA28   net (fanout=1)        0.757   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_DIA2<28>
    RAMB16_X1Y14.CLKA    Trdck_DIA             0.300   SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_2/bram18_tdp_stan.ram16bwe_tdp
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_2/bram18_tdp_stan.ram16bwe_tdp
    -------------------------------------------------  ---------------------------
    Total                                      8.683ns (1.412ns logic, 7.271ns route)
                                                       (16.3% logic, 83.7% route)

--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_1/bram18_tdp_stan.ram16bwe_tdp (RAMB16_X1Y16.DIA3), 16 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.861ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LocalBusBridgeAleDec_inst/m_ClientCSn (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_1/bram18_tdp_stan.ram16bwe_tdp (RAM)
  Requirement:          12.500ns
  Data Path Delay:      11.366ns (Levels of Logic = 4)
  Clock Path Skew:      -0.013ns (0.526 - 0.539)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_80MHz rising at 12.500ns
  Clock Uncertainty:    0.260ns

  Clock Uncertainty:          0.260ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: LocalBusBridgeAleDec_inst/m_ClientCSn to SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_1/bram18_tdp_stan.ram16bwe_tdp
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y55.DQ      Tcko                  0.391   LocalBusBridgeAleDec_inst/m_ClientCSn
                                                       LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X43Y34.B6      net (fanout=36)       2.051   LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X43Y34.B       Tilo                  0.259   N15
                                                       AddressDecoder_inst/oADDRDEC_CS4n
    SLICE_X32Y49.A2      net (fanout=23)       1.829   AddressDecoderCS4n
    SLICE_X32Y49.A       Tilo                  0.205   N782
                                                       CNC2_HHB_EtherCAT/ibus_DataIn<3>LogicTrst_SW1
    SLICE_X32Y57.A1      net (fanout=1)        1.172   N782
    SLICE_X32Y57.A       Tilo                  0.205   CNC2_HHB_EtherCAT/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue<52>
                                                       CNC2_HHB_EtherCAT/ibus_DataIn<3>LogicTrst
    SLICE_X17Y32.A2      net (fanout=22)       4.178   CNC2_HHB_EtherCAT/ibus_DataIn<3>
    SLICE_X17Y32.AMUX    Tilo                  0.313   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_DIA1<8>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/LocalBusBridgesSRICom_1/m_DIA1<3>LogicTrst1
    RAMB16_X1Y16.DIA3    net (fanout=1)        0.463   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_DIA1<3>
    RAMB16_X1Y16.CLKA    Trdck_DIA             0.300   SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_1/bram18_tdp_stan.ram16bwe_tdp
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_1/bram18_tdp_stan.ram16bwe_tdp
    -------------------------------------------------  ---------------------------
    Total                                     11.366ns (1.673ns logic, 9.693ns route)
                                                       (14.7% logic, 85.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.228ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LocalBusBridgeAleDec_inst/m_ClientCSn (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_1/bram18_tdp_stan.ram16bwe_tdp (RAM)
  Requirement:          12.500ns
  Data Path Delay:      10.999ns (Levels of Logic = 4)
  Clock Path Skew:      -0.013ns (0.526 - 0.539)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_80MHz rising at 12.500ns
  Clock Uncertainty:    0.260ns

  Clock Uncertainty:          0.260ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: LocalBusBridgeAleDec_inst/m_ClientCSn to SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_1/bram18_tdp_stan.ram16bwe_tdp
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y55.DQ      Tcko                  0.391   LocalBusBridgeAleDec_inst/m_ClientCSn
                                                       LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X43Y34.B6      net (fanout=36)       2.051   LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X43Y34.B       Tilo                  0.259   N15
                                                       AddressDecoder_inst/oADDRDEC_CS4n
    SLICE_X35Y52.D4      net (fanout=23)       1.609   AddressDecoderCS4n
    SLICE_X35Y52.D       Tilo                  0.259   CNC2_HHB_EtherCAT/ibus_DataIn<0>LogicTrst1
                                                       CNC2_HHB_EtherCAT/ibus_DataIn<0>LogicTrst11
    SLICE_X32Y57.A6      net (fanout=16)       0.971   CNC2_HHB_EtherCAT/ibus_DataIn<0>LogicTrst1
    SLICE_X32Y57.A       Tilo                  0.205   CNC2_HHB_EtherCAT/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue<52>
                                                       CNC2_HHB_EtherCAT/ibus_DataIn<3>LogicTrst
    SLICE_X17Y32.A2      net (fanout=22)       4.178   CNC2_HHB_EtherCAT/ibus_DataIn<3>
    SLICE_X17Y32.AMUX    Tilo                  0.313   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_DIA1<8>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/LocalBusBridgesSRICom_1/m_DIA1<3>LogicTrst1
    RAMB16_X1Y16.DIA3    net (fanout=1)        0.463   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_DIA1<3>
    RAMB16_X1Y16.CLKA    Trdck_DIA             0.300   SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_1/bram18_tdp_stan.ram16bwe_tdp
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_1/bram18_tdp_stan.ram16bwe_tdp
    -------------------------------------------------  ---------------------------
    Total                                     10.999ns (1.727ns logic, 9.272ns route)
                                                       (15.7% logic, 84.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.574ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CNC2_HHB_EtherCAT/LocalBusBridge_1/m_BusDataOut_3 (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_1/bram18_tdp_stan.ram16bwe_tdp (RAM)
  Requirement:          12.500ns
  Data Path Delay:      8.340ns (Levels of Logic = 3)
  Clock Path Skew:      -2.176ns (-0.243 - 1.933)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_80MHz rising at 12.500ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: CNC2_HHB_EtherCAT/LocalBusBridge_1/m_BusDataOut_3 to SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_1/bram18_tdp_stan.ram16bwe_tdp
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y56.AQ      Tcko                  0.391   CNC2_HHB_EtherCAT/LocalBusBridge_1/m_BusDataOut<4>
                                                       CNC2_HHB_EtherCAT/LocalBusBridge_1/m_BusDataOut_3
    SLICE_X32Y49.A3      net (fanout=1)        1.113   CNC2_HHB_EtherCAT/LocalBusBridge_1/m_BusDataOut<3>
    SLICE_X32Y49.A       Tilo                  0.205   N782
                                                       CNC2_HHB_EtherCAT/ibus_DataIn<3>LogicTrst_SW1
    SLICE_X32Y57.A1      net (fanout=1)        1.172   N782
    SLICE_X32Y57.A       Tilo                  0.205   CNC2_HHB_EtherCAT/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue<52>
                                                       CNC2_HHB_EtherCAT/ibus_DataIn<3>LogicTrst
    SLICE_X17Y32.A2      net (fanout=22)       4.178   CNC2_HHB_EtherCAT/ibus_DataIn<3>
    SLICE_X17Y32.AMUX    Tilo                  0.313   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_DIA1<8>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/LocalBusBridgesSRICom_1/m_DIA1<3>LogicTrst1
    RAMB16_X1Y16.DIA3    net (fanout=1)        0.463   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_DIA1<3>
    RAMB16_X1Y16.CLKA    Trdck_DIA             0.300   SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_1/bram18_tdp_stan.ram16bwe_tdp
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_1/bram18_tdp_stan.ram16bwe_tdp
    -------------------------------------------------  ---------------------------
    Total                                      8.340ns (1.414ns logic, 6.926ns route)
                                                       (17.0% logic, 83.0% route)

--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_RX/m_CLK_Counter_31 (SLICE_X11Y61.SR), 13 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.884ns (requirement - (data path - clock path skew + uncertainty))
  Source:               startup_reset (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_RX/m_CLK_Counter_31 (FF)
  Requirement:          12.500ns
  Data Path Delay:      8.977ns (Levels of Logic = 1)
  Clock Path Skew:      -2.229ns (-0.207 - 2.022)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_80MHz rising at 12.500ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: startup_reset to SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_RX/m_CLK_Counter_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y42.DQ      Tcko                  0.408   startup_reset
                                                       startup_reset
    SLICE_X32Y23.A1      net (fanout=405)      3.568   startup_reset
    SLICE_X32Y23.A       Tilo                  0.205   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/Filter_iBitData/FILTER_ResetI_inv
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/iResetI_inv1
    SLICE_X11Y61.SR      net (fanout=127)      4.507   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/Filter_iBitData/FILTER_ResetI_inv
    SLICE_X11Y61.CLK     Trck                  0.289   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_RX/m_CLK_Counter<31>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_RX/m_CLK_Counter_31
    -------------------------------------------------  ---------------------------
    Total                                      8.977ns (0.902ns logic, 8.075ns route)
                                                       (10.0% logic, 90.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.768ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_BRAMBState_FSM_FFd3_1 (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_RX/m_CLK_Counter_31 (FF)
  Requirement:          12.500ns
  Data Path Delay:      8.540ns (Levels of Logic = 3)
  Clock Path Skew:      0.068ns (0.562 - 0.494)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_80MHz rising at 12.500ns
  Clock Uncertainty:    0.260ns

  Clock Uncertainty:          0.260ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_BRAMBState_FSM_FFd3_1 to SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_RX/m_CLK_Counter_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y21.AQ      Tcko                  0.408   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_RegionTotalSize<7>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_BRAMBState_FSM_FFd3_1
    SLICE_X27Y28.B1      net (fanout=3)        1.302   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_BRAMBState_FSM_FFd3_1
    SLICE_X27Y28.B       Tilo                  0.259   SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_PrepareEN11
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_BRAMBState_FSM_FFd1-In311
    SLICE_X27Y28.C4      net (fanout=7)        0.325   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_BRAMBState_FSM_FFd1-In1
    SLICE_X27Y28.C       Tilo                  0.259   SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_PrepareEN11
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/BlockRAMB_IDLE1
    SLICE_X32Y23.A5      net (fanout=47)       0.986   SRIPartition_1/G1.Channel[0].SRIComPartition_1/BlockRAMB_IDLE
    SLICE_X32Y23.A       Tilo                  0.205   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/Filter_iBitData/FILTER_ResetI_inv
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/iResetI_inv1
    SLICE_X11Y61.SR      net (fanout=127)      4.507   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/Filter_iBitData/FILTER_ResetI_inv
    SLICE_X11Y61.CLK     Trck                  0.289   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_RX/m_CLK_Counter<31>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_RX/m_CLK_Counter_31
    -------------------------------------------------  ---------------------------
    Total                                      8.540ns (1.420ns logic, 7.120ns route)
                                                       (16.6% logic, 83.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.858ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB2Count_0 (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_RX/m_CLK_Counter_31 (FF)
  Requirement:          12.500ns
  Data Path Delay:      8.435ns (Levels of Logic = 2)
  Clock Path Skew:      0.053ns (0.562 - 0.509)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_80MHz rising at 12.500ns
  Clock Uncertainty:    0.260ns

  Clock Uncertainty:          0.260ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB2Count_0 to SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_RX/m_CLK_Counter_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y19.AQ      Tcko                  0.391   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB2Count<1>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB2Count_0
    SLICE_X27Y28.C3      net (fanout=69)       1.798   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB2Count<0>
    SLICE_X27Y28.C       Tilo                  0.259   SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_PrepareEN11
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/BlockRAMB_IDLE1
    SLICE_X32Y23.A5      net (fanout=47)       0.986   SRIPartition_1/G1.Channel[0].SRIComPartition_1/BlockRAMB_IDLE
    SLICE_X32Y23.A       Tilo                  0.205   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/Filter_iBitData/FILTER_ResetI_inv
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/iResetI_inv1
    SLICE_X11Y61.SR      net (fanout=127)      4.507   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/Filter_iBitData/FILTER_ResetI_inv
    SLICE_X11Y61.CLK     Trck                  0.289   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_RX/m_CLK_Counter<31>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_RX/m_CLK_Counter_31
    -------------------------------------------------  ---------------------------
    Total                                      8.435ns (1.144ns logic, 7.291ns route)
                                                       (13.6% logic, 86.4% route)

--------------------------------------------------------------------------------

Hold Paths: TS_CLK_80MHz = PERIOD TIMEGRP "CLK_80MHz" TS_g_clk / 2 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAMB16_X1Y18.DIA12), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.282ns (requirement - (clock path skew + uncertainty - data path))
  Source:               EtherCATPartition_inst/LocalBusBridgeEtherCAT_1/m_Tx_DataIn_12 (FF)
  Destination:          EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.268ns (Levels of Logic = 0)
  Clock Path Skew:      -0.014ns (0.174 - 0.188)
  Source Clock:         BUFG_CLK_80MHz rising at 12.500ns
  Destination Clock:    BUFG_CLK_80MHz rising at 12.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: EtherCATPartition_inst/LocalBusBridgeEtherCAT_1/m_Tx_DataIn_12 to EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y36.AQ      Tcko                  0.198   EtherCATPartition_inst/LocalBusBridgeEtherCAT_1/m_Tx_DataIn<15>
                                                       EtherCATPartition_inst/LocalBusBridgeEtherCAT_1/m_Tx_DataIn_12
    RAMB16_X1Y18.DIA12   net (fanout=1)        0.123   EtherCATPartition_inst/LocalBusBridgeEtherCAT_1/m_Tx_DataIn<12>
    RAMB16_X1Y18.CLKA    Trckd_DIA   (-Th)     0.053   EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
                                                       EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                      0.268ns (0.145ns logic, 0.123ns route)
                                                       (54.1% logic, 45.9% route)

--------------------------------------------------------------------------------

Paths for end point EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAMB16_X1Y18.DIA1), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.284ns (requirement - (clock path skew + uncertainty - data path))
  Source:               EtherCATPartition_inst/LocalBusBridgeEtherCAT_1/m_Tx_DataIn_1 (FF)
  Destination:          EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.270ns (Levels of Logic = 0)
  Clock Path Skew:      -0.014ns (0.174 - 0.188)
  Source Clock:         BUFG_CLK_80MHz rising at 12.500ns
  Destination Clock:    BUFG_CLK_80MHz rising at 12.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: EtherCATPartition_inst/LocalBusBridgeEtherCAT_1/m_Tx_DataIn_1 to EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y36.BQ      Tcko                  0.200   EtherCATPartition_inst/LocalBusBridgeEtherCAT_1/m_Tx_DataIn<3>
                                                       EtherCATPartition_inst/LocalBusBridgeEtherCAT_1/m_Tx_DataIn_1
    RAMB16_X1Y18.DIA1    net (fanout=1)        0.123   EtherCATPartition_inst/LocalBusBridgeEtherCAT_1/m_Tx_DataIn<1>
    RAMB16_X1Y18.CLKA    Trckd_DIA   (-Th)     0.053   EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
                                                       EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                      0.270ns (0.147ns logic, 0.123ns route)
                                                       (54.4% logic, 45.6% route)

--------------------------------------------------------------------------------

Paths for end point EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAMB16_X1Y18.DIA10), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.308ns (requirement - (clock path skew + uncertainty - data path))
  Source:               EtherCATPartition_inst/LocalBusBridgeEtherCAT_1/m_Tx_DataIn_10 (FF)
  Destination:          EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.297ns (Levels of Logic = 0)
  Clock Path Skew:      -0.011ns (0.174 - 0.185)
  Source Clock:         BUFG_CLK_80MHz rising at 12.500ns
  Destination Clock:    BUFG_CLK_80MHz rising at 12.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: EtherCATPartition_inst/LocalBusBridgeEtherCAT_1/m_Tx_DataIn_10 to EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y37.CQ      Tcko                  0.200   EtherCATPartition_inst/LocalBusBridgeEtherCAT_1/m_Tx_DataIn<11>
                                                       EtherCATPartition_inst/LocalBusBridgeEtherCAT_1/m_Tx_DataIn_10
    RAMB16_X1Y18.DIA10   net (fanout=1)        0.150   EtherCATPartition_inst/LocalBusBridgeEtherCAT_1/m_Tx_DataIn<10>
    RAMB16_X1Y18.CLKA    Trckd_DIA   (-Th)     0.053   EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
                                                       EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                      0.297ns (0.147ns logic, 0.150ns route)
                                                       (49.5% logic, 50.5% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CLK_80MHz = PERIOD TIMEGRP "CLK_80MHz" TS_g_clk / 2 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 9.376ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA)
  Physical resource: SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_1/bram18_tdp_stan.ram16bwe_tdp/CLKA
  Logical resource: SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_1/bram18_tdp_stan.ram16bwe_tdp/CLKA
  Location pin: RAMB16_X1Y16.CLKA
  Clock network: BUFG_CLK_80MHz
--------------------------------------------------------------------------------
Slack: 9.376ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB)
  Physical resource: SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_1/bram18_tdp_stan.ram16bwe_tdp/CLKB
  Logical resource: SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_1/bram18_tdp_stan.ram16bwe_tdp/CLKB
  Location pin: RAMB16_X1Y16.CLKB
  Clock network: BUFG_CLK_80MHz
--------------------------------------------------------------------------------
Slack: 9.376ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA)
  Physical resource: SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_2/bram18_tdp_stan.ram16bwe_tdp/CLKA
  Logical resource: SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_2/bram18_tdp_stan.ram16bwe_tdp/CLKA
  Location pin: RAMB16_X1Y14.CLKA
  Clock network: BUFG_CLK_80MHz
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_CLK_Tx50MHz_DCM = PERIOD TIMEGRP "CLK_Tx50MHz_DCM" 
TS_TX_CLK1 / 2 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 857 paths analyzed, 491 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.522ns.
--------------------------------------------------------------------------------

Paths for end point EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_2 (SLICE_X8Y62.CE), 4 paths
--------------------------------------------------------------------------------
Slack (setup path):     15.478ns (requirement - (data path - clock path skew + uncertainty))
  Source:               EtherCATPartition_inst/TxControl_1/m_Tx_FIFO_Rd_En (FF)
  Destination:          EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.145ns (Levels of Logic = 1)
  Clock Path Skew:      -0.042ns (0.571 - 0.613)
  Source Clock:         BUFG_Tx_CLK_50MHz rising at 0.000ns
  Destination Clock:    BUFG_Tx_CLK_50MHz rising at 20.000ns
  Clock Uncertainty:    0.335ns

  Clock Uncertainty:          0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: EtherCATPartition_inst/TxControl_1/m_Tx_FIFO_Rd_En to EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y44.DQ       Tcko                  0.408   EtherCATPartition_inst/TxControl_1/m_Tx_FIFO_Rd_En
                                                       EtherCATPartition_inst/TxControl_1/m_Tx_FIFO_Rd_En
    SLICE_X6Y60.D4       net (fanout=12)       2.243   EtherCATPartition_inst/TxControl_1/m_Tx_FIFO_Rd_En
    SLICE_X6Y60.D        Tilo                  0.203   ESTOP2_Filter/m_stack<2>
                                                       EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/Mmux_RAM_RD_EN_FWFT11
    SLICE_X8Y62.CE       net (fanout=4)        0.956   EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_rd_en
    SLICE_X8Y62.CLK      Tceck                 0.335   EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count<6>
                                                       EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_2
    -------------------------------------------------  ---------------------------
    Total                                      4.145ns (0.946ns logic, 3.199ns route)
                                                       (22.8% logic, 77.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     17.008ns (requirement - (data path - clock path skew + uncertainty))
  Source:               EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i (FF)
  Destination:          EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.625ns (Levels of Logic = 1)
  Clock Path Skew:      -0.032ns (0.395 - 0.427)
  Source Clock:         BUFG_Tx_CLK_50MHz rising at 0.000ns
  Destination Clock:    BUFG_Tx_CLK_50MHz rising at 20.000ns
  Clock Uncertainty:    0.335ns

  Clock Uncertainty:          0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i to EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y59.BQ       Tcko                  0.447   EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2<0>
                                                       EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i
    SLICE_X6Y60.D1       net (fanout=8)        0.684   EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i
    SLICE_X6Y60.D        Tilo                  0.203   ESTOP2_Filter/m_stack<2>
                                                       EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/Mmux_RAM_RD_EN_FWFT11
    SLICE_X8Y62.CE       net (fanout=4)        0.956   EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_rd_en
    SLICE_X8Y62.CLK      Tceck                 0.335   EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count<6>
                                                       EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_2
    -------------------------------------------------  ---------------------------
    Total                                      2.625ns (0.985ns logic, 1.640ns route)
                                                       (37.5% logic, 62.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     17.186ns (requirement - (data path - clock path skew + uncertainty))
  Source:               EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd1 (FF)
  Destination:          EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.447ns (Levels of Logic = 1)
  Clock Path Skew:      -0.032ns (0.395 - 0.427)
  Source Clock:         BUFG_Tx_CLK_50MHz rising at 0.000ns
  Destination Clock:    BUFG_Tx_CLK_50MHz rising at 20.000ns
  Clock Uncertainty:    0.335ns

  Clock Uncertainty:          0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd1 to EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y59.AQ       Tcko                  0.447   EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2<0>
                                                       EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd1
    SLICE_X6Y60.D3       net (fanout=12)       0.506   EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd1
    SLICE_X6Y60.D        Tilo                  0.203   ESTOP2_Filter/m_stack<2>
                                                       EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/Mmux_RAM_RD_EN_FWFT11
    SLICE_X8Y62.CE       net (fanout=4)        0.956   EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_rd_en
    SLICE_X8Y62.CLK      Tceck                 0.335   EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count<6>
                                                       EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_2
    -------------------------------------------------  ---------------------------
    Total                                      2.447ns (0.985ns logic, 1.462ns route)
                                                       (40.3% logic, 59.7% route)

--------------------------------------------------------------------------------

Paths for end point EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_3 (SLICE_X8Y62.CE), 4 paths
--------------------------------------------------------------------------------
Slack (setup path):     15.498ns (requirement - (data path - clock path skew + uncertainty))
  Source:               EtherCATPartition_inst/TxControl_1/m_Tx_FIFO_Rd_En (FF)
  Destination:          EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.125ns (Levels of Logic = 1)
  Clock Path Skew:      -0.042ns (0.571 - 0.613)
  Source Clock:         BUFG_Tx_CLK_50MHz rising at 0.000ns
  Destination Clock:    BUFG_Tx_CLK_50MHz rising at 20.000ns
  Clock Uncertainty:    0.335ns

  Clock Uncertainty:          0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: EtherCATPartition_inst/TxControl_1/m_Tx_FIFO_Rd_En to EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y44.DQ       Tcko                  0.408   EtherCATPartition_inst/TxControl_1/m_Tx_FIFO_Rd_En
                                                       EtherCATPartition_inst/TxControl_1/m_Tx_FIFO_Rd_En
    SLICE_X6Y60.D4       net (fanout=12)       2.243   EtherCATPartition_inst/TxControl_1/m_Tx_FIFO_Rd_En
    SLICE_X6Y60.D        Tilo                  0.203   ESTOP2_Filter/m_stack<2>
                                                       EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/Mmux_RAM_RD_EN_FWFT11
    SLICE_X8Y62.CE       net (fanout=4)        0.956   EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_rd_en
    SLICE_X8Y62.CLK      Tceck                 0.315   EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count<6>
                                                       EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_3
    -------------------------------------------------  ---------------------------
    Total                                      4.125ns (0.926ns logic, 3.199ns route)
                                                       (22.4% logic, 77.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     17.028ns (requirement - (data path - clock path skew + uncertainty))
  Source:               EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i (FF)
  Destination:          EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.605ns (Levels of Logic = 1)
  Clock Path Skew:      -0.032ns (0.395 - 0.427)
  Source Clock:         BUFG_Tx_CLK_50MHz rising at 0.000ns
  Destination Clock:    BUFG_Tx_CLK_50MHz rising at 20.000ns
  Clock Uncertainty:    0.335ns

  Clock Uncertainty:          0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i to EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y59.BQ       Tcko                  0.447   EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2<0>
                                                       EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i
    SLICE_X6Y60.D1       net (fanout=8)        0.684   EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i
    SLICE_X6Y60.D        Tilo                  0.203   ESTOP2_Filter/m_stack<2>
                                                       EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/Mmux_RAM_RD_EN_FWFT11
    SLICE_X8Y62.CE       net (fanout=4)        0.956   EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_rd_en
    SLICE_X8Y62.CLK      Tceck                 0.315   EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count<6>
                                                       EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_3
    -------------------------------------------------  ---------------------------
    Total                                      2.605ns (0.965ns logic, 1.640ns route)
                                                       (37.0% logic, 63.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     17.206ns (requirement - (data path - clock path skew + uncertainty))
  Source:               EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd1 (FF)
  Destination:          EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.427ns (Levels of Logic = 1)
  Clock Path Skew:      -0.032ns (0.395 - 0.427)
  Source Clock:         BUFG_Tx_CLK_50MHz rising at 0.000ns
  Destination Clock:    BUFG_Tx_CLK_50MHz rising at 20.000ns
  Clock Uncertainty:    0.335ns

  Clock Uncertainty:          0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd1 to EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y59.AQ       Tcko                  0.447   EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2<0>
                                                       EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd1
    SLICE_X6Y60.D3       net (fanout=12)       0.506   EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd1
    SLICE_X6Y60.D        Tilo                  0.203   ESTOP2_Filter/m_stack<2>
                                                       EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/Mmux_RAM_RD_EN_FWFT11
    SLICE_X8Y62.CE       net (fanout=4)        0.956   EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_rd_en
    SLICE_X8Y62.CLK      Tceck                 0.315   EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count<6>
                                                       EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_3
    -------------------------------------------------  ---------------------------
    Total                                      2.427ns (0.965ns logic, 1.462ns route)
                                                       (39.8% logic, 60.2% route)

--------------------------------------------------------------------------------

Paths for end point EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_6 (SLICE_X8Y62.CE), 4 paths
--------------------------------------------------------------------------------
Slack (setup path):     15.498ns (requirement - (data path - clock path skew + uncertainty))
  Source:               EtherCATPartition_inst/TxControl_1/m_Tx_FIFO_Rd_En (FF)
  Destination:          EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_6 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.125ns (Levels of Logic = 1)
  Clock Path Skew:      -0.042ns (0.571 - 0.613)
  Source Clock:         BUFG_Tx_CLK_50MHz rising at 0.000ns
  Destination Clock:    BUFG_Tx_CLK_50MHz rising at 20.000ns
  Clock Uncertainty:    0.335ns

  Clock Uncertainty:          0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: EtherCATPartition_inst/TxControl_1/m_Tx_FIFO_Rd_En to EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y44.DQ       Tcko                  0.408   EtherCATPartition_inst/TxControl_1/m_Tx_FIFO_Rd_En
                                                       EtherCATPartition_inst/TxControl_1/m_Tx_FIFO_Rd_En
    SLICE_X6Y60.D4       net (fanout=12)       2.243   EtherCATPartition_inst/TxControl_1/m_Tx_FIFO_Rd_En
    SLICE_X6Y60.D        Tilo                  0.203   ESTOP2_Filter/m_stack<2>
                                                       EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/Mmux_RAM_RD_EN_FWFT11
    SLICE_X8Y62.CE       net (fanout=4)        0.956   EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_rd_en
    SLICE_X8Y62.CLK      Tceck                 0.315   EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count<6>
                                                       EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_6
    -------------------------------------------------  ---------------------------
    Total                                      4.125ns (0.926ns logic, 3.199ns route)
                                                       (22.4% logic, 77.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     17.028ns (requirement - (data path - clock path skew + uncertainty))
  Source:               EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i (FF)
  Destination:          EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_6 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.605ns (Levels of Logic = 1)
  Clock Path Skew:      -0.032ns (0.395 - 0.427)
  Source Clock:         BUFG_Tx_CLK_50MHz rising at 0.000ns
  Destination Clock:    BUFG_Tx_CLK_50MHz rising at 20.000ns
  Clock Uncertainty:    0.335ns

  Clock Uncertainty:          0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i to EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y59.BQ       Tcko                  0.447   EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2<0>
                                                       EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i
    SLICE_X6Y60.D1       net (fanout=8)        0.684   EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i
    SLICE_X6Y60.D        Tilo                  0.203   ESTOP2_Filter/m_stack<2>
                                                       EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/Mmux_RAM_RD_EN_FWFT11
    SLICE_X8Y62.CE       net (fanout=4)        0.956   EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_rd_en
    SLICE_X8Y62.CLK      Tceck                 0.315   EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count<6>
                                                       EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_6
    -------------------------------------------------  ---------------------------
    Total                                      2.605ns (0.965ns logic, 1.640ns route)
                                                       (37.0% logic, 63.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     17.206ns (requirement - (data path - clock path skew + uncertainty))
  Source:               EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd1 (FF)
  Destination:          EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_6 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.427ns (Levels of Logic = 1)
  Clock Path Skew:      -0.032ns (0.395 - 0.427)
  Source Clock:         BUFG_Tx_CLK_50MHz rising at 0.000ns
  Destination Clock:    BUFG_Tx_CLK_50MHz rising at 20.000ns
  Clock Uncertainty:    0.335ns

  Clock Uncertainty:          0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd1 to EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y59.AQ       Tcko                  0.447   EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2<0>
                                                       EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd1
    SLICE_X6Y60.D3       net (fanout=12)       0.506   EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd1
    SLICE_X6Y60.D        Tilo                  0.203   ESTOP2_Filter/m_stack<2>
                                                       EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/Mmux_RAM_RD_EN_FWFT11
    SLICE_X8Y62.CE       net (fanout=4)        0.956   EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_rd_en
    SLICE_X8Y62.CLK      Tceck                 0.315   EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count<6>
                                                       EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_6
    -------------------------------------------------  ---------------------------
    Total                                      2.427ns (0.965ns logic, 1.462ns route)
                                                       (39.8% logic, 60.2% route)

--------------------------------------------------------------------------------

Hold Paths: TS_CLK_Tx50MHz_DCM = PERIOD TIMEGRP "CLK_Tx50MHz_DCM" TS_TX_CLK1 / 2 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d1 (SLICE_X5Y58.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.392ns (requirement - (clock path skew + uncertainty - data path))
  Source:               EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg (FF)
  Destination:          EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.394ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.037 - 0.035)
  Source Clock:         BUFG_Tx_CLK_50MHz rising at 20.000ns
  Destination Clock:    BUFG_Tx_CLK_50MHz rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg to EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y58.AQ       Tcko                  0.200   EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg
                                                       EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg
    SLICE_X5Y58.AX       net (fanout=2)        0.135   EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg
    SLICE_X5Y58.CLK      Tckdi       (-Th)    -0.059   EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d2
                                                       EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d1
    -------------------------------------------------  ---------------------------
    Total                                      0.394ns (0.259ns logic, 0.135ns route)
                                                       (65.7% logic, 34.3% route)

--------------------------------------------------------------------------------

Paths for end point EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_6 (SLICE_X6Y58.CX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.397ns (requirement - (clock path skew + uncertainty - data path))
  Source:               EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_6 (FF)
  Destination:          EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_6 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.399ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.037 - 0.035)
  Source Clock:         BUFG_Tx_CLK_50MHz rising at 20.000ns
  Destination Clock:    BUFG_Tx_CLK_50MHz rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_6 to EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y58.CQ       Tcko                  0.198   EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/D<7>
                                                       EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_6
    SLICE_X6Y58.CX       net (fanout=1)        0.160   EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/D<6>
    SLICE_X6Y58.CLK      Tckdi       (-Th)    -0.041   EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg<7>
                                                       EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_6
    -------------------------------------------------  ---------------------------
    Total                                      0.399ns (0.239ns logic, 0.160ns route)
                                                       (59.9% logic, 40.1% route)

--------------------------------------------------------------------------------

Paths for end point EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_2 (SLICE_X7Y59.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.404ns (requirement - (clock path skew + uncertainty - data path))
  Source:               EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_2 (FF)
  Destination:          EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.404ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         BUFG_Tx_CLK_50MHz rising at 20.000ns
  Destination Clock:    BUFG_Tx_CLK_50MHz rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_2 to EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y59.CQ       Tcko                  0.198   EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/D<3>
                                                       EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_2
    SLICE_X7Y59.C5       net (fanout=1)        0.051   EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/D<2>
    SLICE_X7Y59.CLK      Tah         (-Th)    -0.155   EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/D<3>
                                                       EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/D<2>_rt
                                                       EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_2
    -------------------------------------------------  ---------------------------
    Total                                      0.404ns (0.353ns logic, 0.051ns route)
                                                       (87.4% logic, 12.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CLK_Tx50MHz_DCM = PERIOD TIMEGRP "CLK_Tx50MHz_DCM" TS_TX_CLK1 / 2 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 16.876ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB(Fmax))
  Physical resource: EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKB
  Logical resource: EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKB
  Location pin: RAMB16_X1Y18.CLKB
  Clock network: BUFG_Tx_CLK_50MHz
--------------------------------------------------------------------------------
Slack: 18.270ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: BUFG_inst_TxControl/I0
  Logical resource: BUFG_inst_TxControl/I0
  Location pin: BUFGMUX_X2Y4.I0
  Clock network: CLK_Tx50MHz_DCM
--------------------------------------------------------------------------------
Slack: 19.570ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg/CLK
  Logical resource: EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg/CK
  Location pin: SLICE_X4Y58.CLK
  Clock network: BUFG_Tx_CLK_50MHz
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_CLK_Tx25MHz_DCM = PERIOD TIMEGRP "CLK_Tx25MHz_DCM" 
TS_TX_CLK1 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 3240 paths analyzed, 1644 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   8.868ns.
--------------------------------------------------------------------------------

Paths for end point EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/tx_state_FSM_FFd3 (SLICE_X16Y13.C4), 6 paths
--------------------------------------------------------------------------------
Slack (setup path):     15.566ns (requirement - (data path - clock path skew + uncertainty))
  Source:               EtherCATPartition_inst/TxControl_1/m_Mac_Valid (FF)
  Destination:          EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/tx_state_FSM_FFd3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.546ns (Levels of Logic = 2)
  Clock Path Skew:      -0.403ns (1.712 - 2.115)
  Source Clock:         BUFG_Tx_CLK_50MHz rising at 20.000ns
  Destination Clock:    BUFG_Tx_CLK_25MHz_FB rising at 40.000ns
  Clock Uncertainty:    0.485ns

  Clock Uncertainty:          0.485ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: EtherCATPartition_inst/TxControl_1/m_Mac_Valid to EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/tx_state_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y30.AQ      Tcko                  0.391   EtherCATPartition_inst/TxControl_1/m_Mac_Valid
                                                       EtherCATPartition_inst/TxControl_1/m_Mac_Valid
    SLICE_X16Y13.B2      net (fanout=17)       2.263   EtherCATPartition_inst/TxControl_1/m_Mac_Valid
    SLICE_X16Y13.B       Tilo                  0.205   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/ignore_packet
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/tx_state_FSM_FFd3-In_SW0
    SLICE_X16Y13.C4      net (fanout=1)        0.346   EtherCATPartition_inst/MAC100/N138
    SLICE_X16Y13.CLK     Tas                   0.341   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/ignore_packet
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/tx_state_FSM_FFd3-In
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/tx_state_FSM_FFd3
    -------------------------------------------------  ---------------------------
    Total                                      3.546ns (0.937ns logic, 2.609ns route)
                                                       (26.4% logic, 73.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     37.650ns (requirement - (data path - clock path skew + uncertainty))
  Source:               EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/FLOW/TX/ACK_OUT (FF)
  Destination:          EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/tx_state_FSM_FFd3 (FF)
  Requirement:          40.000ns
  Data Path Delay:      2.197ns (Levels of Logic = 2)
  Clock Path Skew:      -0.018ns (0.363 - 0.381)
  Source Clock:         BUFG_Tx_CLK_25MHz_FB rising at 0.000ns
  Destination Clock:    BUFG_Tx_CLK_25MHz_FB rising at 40.000ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/FLOW/TX/ACK_OUT to EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/tx_state_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y9.DQ       Tcko                  0.447   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/FLOW/TX/ACK_OUT
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/FLOW/TX/ACK_OUT
    SLICE_X16Y13.B4      net (fanout=12)       0.858   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/FLOW/TX/ACK_OUT
    SLICE_X16Y13.B       Tilo                  0.205   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/ignore_packet
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/tx_state_FSM_FFd3-In_SW0
    SLICE_X16Y13.C4      net (fanout=1)        0.346   EtherCATPartition_inst/MAC100/N138
    SLICE_X16Y13.CLK     Tas                   0.341   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/ignore_packet
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/tx_state_FSM_FFd3-In
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/tx_state_FSM_FFd3
    -------------------------------------------------  ---------------------------
    Total                                      2.197ns (0.993ns logic, 1.204ns route)
                                                       (45.2% logic, 54.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     37.842ns (requirement - (data path - clock path skew + uncertainty))
  Source:               EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/tx_state_FSM_FFd3 (FF)
  Destination:          EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/tx_state_FSM_FFd3 (FF)
  Requirement:          40.000ns
  Data Path Delay:      2.023ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         BUFG_Tx_CLK_25MHz_FB rising at 0.000ns
  Destination Clock:    BUFG_Tx_CLK_25MHz_FB rising at 40.000ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/tx_state_FSM_FFd3 to EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/tx_state_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y13.CQ      Tcko                  0.408   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/ignore_packet
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/tx_state_FSM_FFd3
    SLICE_X16Y13.B1      net (fanout=5)        0.723   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/tx_state_FSM_FFd3
    SLICE_X16Y13.B       Tilo                  0.205   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/ignore_packet
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/tx_state_FSM_FFd3-In_SW0
    SLICE_X16Y13.C4      net (fanout=1)        0.346   EtherCATPartition_inst/MAC100/N138
    SLICE_X16Y13.CLK     Tas                   0.341   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/ignore_packet
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/tx_state_FSM_FFd3-In
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/tx_state_FSM_FFd3
    -------------------------------------------------  ---------------------------
    Total                                      2.023ns (0.954ns logic, 1.069ns route)
                                                       (47.2% logic, 52.8% route)

--------------------------------------------------------------------------------

Paths for end point EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/force_burst2 (SLICE_X15Y13.C1), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     15.604ns (requirement - (data path - clock path skew + uncertainty))
  Source:               EtherCATPartition_inst/TxControl_1/m_Mac_Valid (FF)
  Destination:          EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/force_burst2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.522ns (Levels of Logic = 2)
  Clock Path Skew:      -0.389ns (1.726 - 2.115)
  Source Clock:         BUFG_Tx_CLK_50MHz rising at 20.000ns
  Destination Clock:    BUFG_Tx_CLK_25MHz_FB rising at 40.000ns
  Clock Uncertainty:    0.485ns

  Clock Uncertainty:          0.485ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: EtherCATPartition_inst/TxControl_1/m_Mac_Valid to EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/force_burst2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y30.AQ      Tcko                  0.391   EtherCATPartition_inst/TxControl_1/m_Mac_Valid
                                                       EtherCATPartition_inst/TxControl_1/m_Mac_Valid
    SLICE_X15Y13.D6      net (fanout=17)       1.735   EtherCATPartition_inst/TxControl_1/m_Mac_Valid
    SLICE_X15Y13.D       Tilo                  0.259   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/force_burst2
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/force_burst2_glue_set_SW0
    SLICE_X15Y13.C1      net (fanout=1)        0.815   EtherCATPartition_inst/MAC100/N262
    SLICE_X15Y13.CLK     Tas                   0.322   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/force_burst2
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/force_burst2_glue_set
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/force_burst2
    -------------------------------------------------  ---------------------------
    Total                                      3.522ns (0.972ns logic, 2.550ns route)
                                                       (27.6% logic, 72.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     37.638ns (requirement - (data path - clock path skew + uncertainty))
  Source:               EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/tx_state_FSM_FFd6 (FF)
  Destination:          EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/force_burst2 (FF)
  Requirement:          40.000ns
  Data Path Delay:      2.227ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         BUFG_Tx_CLK_25MHz_FB rising at 0.000ns
  Destination Clock:    BUFG_Tx_CLK_25MHz_FB rising at 40.000ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/tx_state_FSM_FFd6 to EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/force_burst2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y13.CQ      Tcko                  0.391   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/tx_state_FSM_FFd6
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/tx_state_FSM_FFd6
    SLICE_X15Y13.D4      net (fanout=4)        0.440   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/tx_state_FSM_FFd6
    SLICE_X15Y13.D       Tilo                  0.259   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/force_burst2
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/force_burst2_glue_set_SW0
    SLICE_X15Y13.C1      net (fanout=1)        0.815   EtherCATPartition_inst/MAC100/N262
    SLICE_X15Y13.CLK     Tas                   0.322   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/force_burst2
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/force_burst2_glue_set
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/force_burst2
    -------------------------------------------------  ---------------------------
    Total                                      2.227ns (0.972ns logic, 1.255ns route)
                                                       (43.6% logic, 56.4% route)

--------------------------------------------------------------------------------

Paths for end point EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/tx_data_valid (SLICE_X14Y14.B6), 12 paths
--------------------------------------------------------------------------------
Slack (setup path):     15.644ns (requirement - (data path - clock path skew + uncertainty))
  Source:               EtherCATPartition_inst/TxControl_1/m_Mac_Valid (FF)
  Destination:          EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/tx_data_valid (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.483ns (Levels of Logic = 3)
  Clock Path Skew:      -0.388ns (1.727 - 2.115)
  Source Clock:         BUFG_Tx_CLK_50MHz rising at 20.000ns
  Destination Clock:    BUFG_Tx_CLK_25MHz_FB rising at 40.000ns
  Clock Uncertainty:    0.485ns

  Clock Uncertainty:          0.485ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: EtherCATPartition_inst/TxControl_1/m_Mac_Valid to EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/tx_data_valid
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y30.AQ      Tcko                  0.391   EtherCATPartition_inst/TxControl_1/m_Mac_Valid
                                                       EtherCATPartition_inst/TxControl_1/m_Mac_Valid
    SLICE_X17Y14.A3      net (fanout=17)       1.919   EtherCATPartition_inst/TxControl_1/m_Mac_Valid
    SLICE_X17Y14.A       Tilo                  0.259   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/next_tx_state[3]_tx_state[3]_OR_24_o3
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/next_tx_state[3]_tx_state[3]_OR_24_o3
    SLICE_X14Y14.A6      net (fanout=1)        0.304   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/next_tx_state[3]_tx_state[3]_OR_24_o3
    SLICE_X14Y14.A       Tilo                  0.203   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/tx_data_valid
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/next_tx_state[3]_tx_state[3]_OR_24_o4
    SLICE_X14Y14.B6      net (fanout=1)        0.118   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/next_tx_state[3]_tx_state[3]_OR_24_o
    SLICE_X14Y14.CLK     Tas                   0.289   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/tx_data_valid
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/tx_data_valid_glue_set
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/tx_data_valid
    -------------------------------------------------  ---------------------------
    Total                                      3.483ns (1.142ns logic, 2.341ns route)
                                                       (32.8% logic, 67.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     15.825ns (requirement - (data path - clock path skew + uncertainty))
  Source:               EtherCATPartition_inst/TxControl_1/m_Mac_Valid (FF)
  Destination:          EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/tx_data_valid (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.302ns (Levels of Logic = 3)
  Clock Path Skew:      -0.388ns (1.727 - 2.115)
  Source Clock:         BUFG_Tx_CLK_50MHz rising at 20.000ns
  Destination Clock:    BUFG_Tx_CLK_25MHz_FB rising at 40.000ns
  Clock Uncertainty:    0.485ns

  Clock Uncertainty:          0.485ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: EtherCATPartition_inst/TxControl_1/m_Mac_Valid to EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/tx_data_valid
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y30.AQ      Tcko                  0.391   EtherCATPartition_inst/TxControl_1/m_Mac_Valid
                                                       EtherCATPartition_inst/TxControl_1/m_Mac_Valid
    SLICE_X15Y14.C5      net (fanout=17)       1.767   EtherCATPartition_inst/TxControl_1/m_Mac_Valid
    SLICE_X15Y14.C       Tilo                  0.259   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/early_deassert
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/next_tx_state[3]_tx_state[3]_OR_24_o2_SW0
    SLICE_X14Y14.A4      net (fanout=1)        0.275   EtherCATPartition_inst/MAC100/N180
    SLICE_X14Y14.A       Tilo                  0.203   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/tx_data_valid
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/next_tx_state[3]_tx_state[3]_OR_24_o4
    SLICE_X14Y14.B6      net (fanout=1)        0.118   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/next_tx_state[3]_tx_state[3]_OR_24_o
    SLICE_X14Y14.CLK     Tas                   0.289   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/tx_data_valid
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/tx_data_valid_glue_set
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/tx_data_valid
    -------------------------------------------------  ---------------------------
    Total                                      3.302ns (1.142ns logic, 2.160ns route)
                                                       (34.6% logic, 65.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     37.495ns (requirement - (data path - clock path skew + uncertainty))
  Source:               EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/tx_state_FSM_FFd10 (FF)
  Destination:          EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/tx_data_valid (FF)
  Requirement:          40.000ns
  Data Path Delay:      2.357ns (Levels of Logic = 3)
  Clock Path Skew:      -0.013ns (0.470 - 0.483)
  Source Clock:         BUFG_Tx_CLK_25MHz_FB rising at 0.000ns
  Destination Clock:    BUFG_Tx_CLK_25MHz_FB rising at 40.000ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/tx_state_FSM_FFd10 to EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/tx_data_valid
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y16.CQ      Tcko                  0.447   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/tx_state_FSM_FFd10
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/tx_state_FSM_FFd10
    SLICE_X17Y14.A5      net (fanout=12)       0.737   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/tx_state_FSM_FFd10
    SLICE_X17Y14.A       Tilo                  0.259   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/next_tx_state[3]_tx_state[3]_OR_24_o3
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/next_tx_state[3]_tx_state[3]_OR_24_o3
    SLICE_X14Y14.A6      net (fanout=1)        0.304   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/next_tx_state[3]_tx_state[3]_OR_24_o3
    SLICE_X14Y14.A       Tilo                  0.203   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/tx_data_valid
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/next_tx_state[3]_tx_state[3]_OR_24_o4
    SLICE_X14Y14.B6      net (fanout=1)        0.118   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/next_tx_state[3]_tx_state[3]_OR_24_o
    SLICE_X14Y14.CLK     Tas                   0.289   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/tx_data_valid
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/tx_data_valid_glue_set
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/tx_data_valid
    -------------------------------------------------  ---------------------------
    Total                                      2.357ns (1.198ns logic, 1.159ns route)
                                                       (50.8% logic, 49.2% route)

--------------------------------------------------------------------------------

Hold Paths: TS_CLK_Tx25MHz_DCM = PERIOD TIMEGRP "CLK_Tx25MHz_DCM" TS_TX_CLK1 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/tx_data_hold_6 (SLICE_X13Y26.CX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.030ns (requirement - (clock path skew + uncertainty - data path))
  Source:               EtherCATPartition_inst/TxControl_1/m_Mac_Data_6 (FF)
  Destination:          EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/tx_data_hold_6 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.600ns (Levels of Logic = 0)
  Clock Path Skew:      0.085ns (1.083 - 0.998)
  Source Clock:         BUFG_Tx_CLK_50MHz rising at 40.000ns
  Destination Clock:    BUFG_Tx_CLK_25MHz_FB rising at 40.000ns
  Clock Uncertainty:    0.485ns

  Clock Uncertainty:          0.485ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: EtherCATPartition_inst/TxControl_1/m_Mac_Data_6 to EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/tx_data_hold_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y32.CQ      Tcko                  0.200   EtherCATPartition_inst/TxControl_1/m_Mac_Data<6>
                                                       EtherCATPartition_inst/TxControl_1/m_Mac_Data_6
    SLICE_X13Y26.CX      net (fanout=2)        0.341   EtherCATPartition_inst/TxControl_1/m_Mac_Data<6>
    SLICE_X13Y26.CLK     Tckdi       (-Th)    -0.059   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/tx_data_hold<7>
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/tx_data_hold_6
    -------------------------------------------------  ---------------------------
    Total                                      0.600ns (0.259ns logic, 0.341ns route)
                                                       (43.2% logic, 56.8% route)

--------------------------------------------------------------------------------

Paths for end point EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/tx_data_hold_4 (SLICE_X13Y26.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.108ns (requirement - (clock path skew + uncertainty - data path))
  Source:               EtherCATPartition_inst/TxControl_1/m_Mac_Data_4 (FF)
  Destination:          EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/tx_data_hold_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.680ns (Levels of Logic = 0)
  Clock Path Skew:      0.087ns (1.083 - 0.996)
  Source Clock:         BUFG_Tx_CLK_50MHz rising at 40.000ns
  Destination Clock:    BUFG_Tx_CLK_25MHz_FB rising at 40.000ns
  Clock Uncertainty:    0.485ns

  Clock Uncertainty:          0.485ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: EtherCATPartition_inst/TxControl_1/m_Mac_Data_4 to EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/tx_data_hold_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y31.AQ      Tcko                  0.200   EtherCATPartition_inst/TxControl_1/m_Mac_Data<0>
                                                       EtherCATPartition_inst/TxControl_1/m_Mac_Data_4
    SLICE_X13Y26.AX      net (fanout=2)        0.421   EtherCATPartition_inst/TxControl_1/m_Mac_Data<4>
    SLICE_X13Y26.CLK     Tckdi       (-Th)    -0.059   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/tx_data_hold<7>
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/tx_data_hold_4
    -------------------------------------------------  ---------------------------
    Total                                      0.680ns (0.259ns logic, 0.421ns route)
                                                       (38.1% logic, 61.9% route)

--------------------------------------------------------------------------------

Paths for end point EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/tx_data_hold_5 (SLICE_X13Y26.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.108ns (requirement - (clock path skew + uncertainty - data path))
  Source:               EtherCATPartition_inst/TxControl_1/m_Mac_Data_5 (FF)
  Destination:          EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/tx_data_hold_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.680ns (Levels of Logic = 0)
  Clock Path Skew:      0.087ns (1.083 - 0.996)
  Source Clock:         BUFG_Tx_CLK_50MHz rising at 40.000ns
  Destination Clock:    BUFG_Tx_CLK_25MHz_FB rising at 40.000ns
  Clock Uncertainty:    0.485ns

  Clock Uncertainty:          0.485ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: EtherCATPartition_inst/TxControl_1/m_Mac_Data_5 to EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/tx_data_hold_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y31.BQ      Tcko                  0.198   EtherCATPartition_inst/TxControl_1/m_Mac_Data<5>
                                                       EtherCATPartition_inst/TxControl_1/m_Mac_Data_5
    SLICE_X13Y26.BX      net (fanout=2)        0.423   EtherCATPartition_inst/TxControl_1/m_Mac_Data<5>
    SLICE_X13Y26.CLK     Tckdi       (-Th)    -0.059   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/tx_data_hold<7>
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/tx_data_hold_5
    -------------------------------------------------  ---------------------------
    Total                                      0.680ns (0.257ns logic, 0.423ns route)
                                                       (37.8% logic, 62.2% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CLK_Tx25MHz_DCM = PERIOD TIMEGRP "CLK_Tx25MHz_DCM" TS_TX_CLK1 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 38.270ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: BUFG_inst_Tx_FB/I0
  Logical resource: BUFG_inst_Tx_FB/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: CLK_Tx25MHz_DCM
--------------------------------------------------------------------------------
Slack: 39.570ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/TXGEN/TX_SM1/FRAME_COUNT<3>/CLK
  Logical resource: EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/TXGEN/TX_SM1/FRAME_COUNT_0/CK
  Location pin: SLICE_X12Y3.CLK
  Clock network: BUFG_Tx_CLK_25MHz_FB
--------------------------------------------------------------------------------
Slack: 39.570ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/TXGEN/TX_SM1/FRAME_COUNT<3>/CLK
  Logical resource: EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/TXGEN/TX_SM1/FRAME_COUNT_1/CK
  Location pin: SLICE_X12Y3.CLK
  Clock network: BUFG_Tx_CLK_25MHz_FB
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_CLK_Rx50MHz_DCM = PERIOD TIMEGRP "CLK_Rx50MHz_DCM" 
TS_RX_CLK1 / 2 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1161 paths analyzed, 532 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   6.603ns.
--------------------------------------------------------------------------------

Paths for end point EtherCATPartition_inst/RxControl_1/m_Rx_Head_Count_0 (SLICE_X34Y21.CE), 6 paths
--------------------------------------------------------------------------------
Slack (setup path):     13.397ns (requirement - (data path - clock path skew + uncertainty))
  Source:               EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/rx_axi_shim/rx_mac_tlast (FF)
  Destination:          EtherCATPartition_inst/RxControl_1/m_Rx_Head_Count_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.729ns (Levels of Logic = 2)
  Clock Path Skew:      -0.389ns (1.599 - 1.988)
  Source Clock:         BUFG_Rx_CLK_25MHz_FB rising at 0.000ns
  Destination Clock:    BUFG_Rx_CLK_50MHz rising at 20.000ns
  Clock Uncertainty:    0.485ns

  Clock Uncertainty:          0.485ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/rx_axi_shim/rx_mac_tlast to EtherCATPartition_inst/RxControl_1/m_Rx_Head_Count_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y12.BMUX    Tshcko                0.461   EtherCATPartition_inst/rx_axis_mac_tvalid
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/rx_axi_shim/rx_mac_tlast
    SLICE_X43Y34.A4      net (fanout=8)        2.564   EtherCATPartition_inst/rx_axis_mac_tlast
    SLICE_X43Y34.A       Tilo                  0.259   N15
                                                       EtherCATPartition_inst/RxControl_1/_n0229_inv1
    SLICE_X43Y34.C2      net (fanout=1)        0.427   EtherCATPartition_inst/RxControl_1/_n0229_inv1
    SLICE_X43Y34.CMUX    Tilo                  0.313   N15
                                                       EtherCATPartition_inst/RxControl_1/_n0229_inv2
    SLICE_X34Y21.CE      net (fanout=3)        1.374   EtherCATPartition_inst/RxControl_1/_n0229_inv
    SLICE_X34Y21.CLK     Tceck                 0.331   EtherCATPartition_inst/RxControl_1/m_Rx_Head_Count<3>
                                                       EtherCATPartition_inst/RxControl_1/m_Rx_Head_Count_0
    -------------------------------------------------  ---------------------------
    Total                                      5.729ns (1.364ns logic, 4.365ns route)
                                                       (23.8% logic, 76.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     13.844ns (requirement - (data path - clock path skew + uncertainty))
  Source:               EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/rx_axi_shim/rx_mac_tvalid (FF)
  Destination:          EtherCATPartition_inst/RxControl_1/m_Rx_Head_Count_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.282ns (Levels of Logic = 2)
  Clock Path Skew:      -0.389ns (1.599 - 1.988)
  Source Clock:         BUFG_Rx_CLK_25MHz_FB rising at 0.000ns
  Destination Clock:    BUFG_Rx_CLK_50MHz rising at 20.000ns
  Clock Uncertainty:    0.485ns

  Clock Uncertainty:          0.485ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/rx_axi_shim/rx_mac_tvalid to EtherCATPartition_inst/RxControl_1/m_Rx_Head_Count_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y12.BQ      Tcko                  0.391   EtherCATPartition_inst/rx_axis_mac_tvalid
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/rx_axi_shim/rx_mac_tvalid
    SLICE_X43Y34.A5      net (fanout=9)        2.187   EtherCATPartition_inst/rx_axis_mac_tvalid
    SLICE_X43Y34.A       Tilo                  0.259   N15
                                                       EtherCATPartition_inst/RxControl_1/_n0229_inv1
    SLICE_X43Y34.C2      net (fanout=1)        0.427   EtherCATPartition_inst/RxControl_1/_n0229_inv1
    SLICE_X43Y34.CMUX    Tilo                  0.313   N15
                                                       EtherCATPartition_inst/RxControl_1/_n0229_inv2
    SLICE_X34Y21.CE      net (fanout=3)        1.374   EtherCATPartition_inst/RxControl_1/_n0229_inv
    SLICE_X34Y21.CLK     Tceck                 0.331   EtherCATPartition_inst/RxControl_1/m_Rx_Head_Count<3>
                                                       EtherCATPartition_inst/RxControl_1/m_Rx_Head_Count_0
    -------------------------------------------------  ---------------------------
    Total                                      5.282ns (1.294ns logic, 3.988ns route)
                                                       (24.5% logic, 75.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     14.101ns (requirement - (data path - clock path skew + uncertainty))
  Source:               EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd1 (FF)
  Destination:          EtherCATPartition_inst/RxControl_1/m_Rx_Head_Count_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.556ns (Levels of Logic = 2)
  Clock Path Skew:      -0.008ns (0.253 - 0.261)
  Source Clock:         BUFG_Rx_CLK_50MHz rising at 0.000ns
  Destination Clock:    BUFG_Rx_CLK_50MHz rising at 20.000ns
  Clock Uncertainty:    0.335ns

  Clock Uncertainty:          0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd1 to EtherCATPartition_inst/RxControl_1/m_Rx_Head_Count_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y20.CMUX    Tshcko                0.461   EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd2-In1
                                                       EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd1
    SLICE_X43Y34.A2      net (fanout=41)       2.391   EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd1
    SLICE_X43Y34.A       Tilo                  0.259   N15
                                                       EtherCATPartition_inst/RxControl_1/_n0229_inv1
    SLICE_X43Y34.C2      net (fanout=1)        0.427   EtherCATPartition_inst/RxControl_1/_n0229_inv1
    SLICE_X43Y34.CMUX    Tilo                  0.313   N15
                                                       EtherCATPartition_inst/RxControl_1/_n0229_inv2
    SLICE_X34Y21.CE      net (fanout=3)        1.374   EtherCATPartition_inst/RxControl_1/_n0229_inv
    SLICE_X34Y21.CLK     Tceck                 0.331   EtherCATPartition_inst/RxControl_1/m_Rx_Head_Count<3>
                                                       EtherCATPartition_inst/RxControl_1/m_Rx_Head_Count_0
    -------------------------------------------------  ---------------------------
    Total                                      5.556ns (1.364ns logic, 4.192ns route)
                                                       (24.6% logic, 75.4% route)

--------------------------------------------------------------------------------

Paths for end point EtherCATPartition_inst/RxControl_1/m_Rx_Head_Count_4 (SLICE_X34Y22.CE), 6 paths
--------------------------------------------------------------------------------
Slack (setup path):     13.430ns (requirement - (data path - clock path skew + uncertainty))
  Source:               EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/rx_axi_shim/rx_mac_tlast (FF)
  Destination:          EtherCATPartition_inst/RxControl_1/m_Rx_Head_Count_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.694ns (Levels of Logic = 2)
  Clock Path Skew:      -0.391ns (1.597 - 1.988)
  Source Clock:         BUFG_Rx_CLK_25MHz_FB rising at 0.000ns
  Destination Clock:    BUFG_Rx_CLK_50MHz rising at 20.000ns
  Clock Uncertainty:    0.485ns

  Clock Uncertainty:          0.485ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/rx_axi_shim/rx_mac_tlast to EtherCATPartition_inst/RxControl_1/m_Rx_Head_Count_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y12.BMUX    Tshcko                0.461   EtherCATPartition_inst/rx_axis_mac_tvalid
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/rx_axi_shim/rx_mac_tlast
    SLICE_X43Y34.A4      net (fanout=8)        2.564   EtherCATPartition_inst/rx_axis_mac_tlast
    SLICE_X43Y34.A       Tilo                  0.259   N15
                                                       EtherCATPartition_inst/RxControl_1/_n0229_inv1
    SLICE_X43Y34.C2      net (fanout=1)        0.427   EtherCATPartition_inst/RxControl_1/_n0229_inv1
    SLICE_X43Y34.CMUX    Tilo                  0.313   N15
                                                       EtherCATPartition_inst/RxControl_1/_n0229_inv2
    SLICE_X34Y22.CE      net (fanout=3)        1.339   EtherCATPartition_inst/RxControl_1/_n0229_inv
    SLICE_X34Y22.CLK     Tceck                 0.331   EtherCATPartition_inst/RxControl_1/m_Rx_Head_Count<7>
                                                       EtherCATPartition_inst/RxControl_1/m_Rx_Head_Count_4
    -------------------------------------------------  ---------------------------
    Total                                      5.694ns (1.364ns logic, 4.330ns route)
                                                       (24.0% logic, 76.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     13.877ns (requirement - (data path - clock path skew + uncertainty))
  Source:               EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/rx_axi_shim/rx_mac_tvalid (FF)
  Destination:          EtherCATPartition_inst/RxControl_1/m_Rx_Head_Count_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.247ns (Levels of Logic = 2)
  Clock Path Skew:      -0.391ns (1.597 - 1.988)
  Source Clock:         BUFG_Rx_CLK_25MHz_FB rising at 0.000ns
  Destination Clock:    BUFG_Rx_CLK_50MHz rising at 20.000ns
  Clock Uncertainty:    0.485ns

  Clock Uncertainty:          0.485ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/rx_axi_shim/rx_mac_tvalid to EtherCATPartition_inst/RxControl_1/m_Rx_Head_Count_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y12.BQ      Tcko                  0.391   EtherCATPartition_inst/rx_axis_mac_tvalid
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/rx_axi_shim/rx_mac_tvalid
    SLICE_X43Y34.A5      net (fanout=9)        2.187   EtherCATPartition_inst/rx_axis_mac_tvalid
    SLICE_X43Y34.A       Tilo                  0.259   N15
                                                       EtherCATPartition_inst/RxControl_1/_n0229_inv1
    SLICE_X43Y34.C2      net (fanout=1)        0.427   EtherCATPartition_inst/RxControl_1/_n0229_inv1
    SLICE_X43Y34.CMUX    Tilo                  0.313   N15
                                                       EtherCATPartition_inst/RxControl_1/_n0229_inv2
    SLICE_X34Y22.CE      net (fanout=3)        1.339   EtherCATPartition_inst/RxControl_1/_n0229_inv
    SLICE_X34Y22.CLK     Tceck                 0.331   EtherCATPartition_inst/RxControl_1/m_Rx_Head_Count<7>
                                                       EtherCATPartition_inst/RxControl_1/m_Rx_Head_Count_4
    -------------------------------------------------  ---------------------------
    Total                                      5.247ns (1.294ns logic, 3.953ns route)
                                                       (24.7% logic, 75.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     14.134ns (requirement - (data path - clock path skew + uncertainty))
  Source:               EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd1 (FF)
  Destination:          EtherCATPartition_inst/RxControl_1/m_Rx_Head_Count_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.521ns (Levels of Logic = 2)
  Clock Path Skew:      -0.010ns (0.251 - 0.261)
  Source Clock:         BUFG_Rx_CLK_50MHz rising at 0.000ns
  Destination Clock:    BUFG_Rx_CLK_50MHz rising at 20.000ns
  Clock Uncertainty:    0.335ns

  Clock Uncertainty:          0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd1 to EtherCATPartition_inst/RxControl_1/m_Rx_Head_Count_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y20.CMUX    Tshcko                0.461   EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd2-In1
                                                       EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd1
    SLICE_X43Y34.A2      net (fanout=41)       2.391   EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd1
    SLICE_X43Y34.A       Tilo                  0.259   N15
                                                       EtherCATPartition_inst/RxControl_1/_n0229_inv1
    SLICE_X43Y34.C2      net (fanout=1)        0.427   EtherCATPartition_inst/RxControl_1/_n0229_inv1
    SLICE_X43Y34.CMUX    Tilo                  0.313   N15
                                                       EtherCATPartition_inst/RxControl_1/_n0229_inv2
    SLICE_X34Y22.CE      net (fanout=3)        1.339   EtherCATPartition_inst/RxControl_1/_n0229_inv
    SLICE_X34Y22.CLK     Tceck                 0.331   EtherCATPartition_inst/RxControl_1/m_Rx_Head_Count<7>
                                                       EtherCATPartition_inst/RxControl_1/m_Rx_Head_Count_4
    -------------------------------------------------  ---------------------------
    Total                                      5.521ns (1.364ns logic, 4.157ns route)
                                                       (24.7% logic, 75.3% route)

--------------------------------------------------------------------------------

Paths for end point EtherCATPartition_inst/RxControl_1/m_Rx_Head_Count_2 (SLICE_X34Y21.CE), 6 paths
--------------------------------------------------------------------------------
Slack (setup path):     13.433ns (requirement - (data path - clock path skew + uncertainty))
  Source:               EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/rx_axi_shim/rx_mac_tlast (FF)
  Destination:          EtherCATPartition_inst/RxControl_1/m_Rx_Head_Count_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.693ns (Levels of Logic = 2)
  Clock Path Skew:      -0.389ns (1.599 - 1.988)
  Source Clock:         BUFG_Rx_CLK_25MHz_FB rising at 0.000ns
  Destination Clock:    BUFG_Rx_CLK_50MHz rising at 20.000ns
  Clock Uncertainty:    0.485ns

  Clock Uncertainty:          0.485ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/rx_axi_shim/rx_mac_tlast to EtherCATPartition_inst/RxControl_1/m_Rx_Head_Count_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y12.BMUX    Tshcko                0.461   EtherCATPartition_inst/rx_axis_mac_tvalid
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/rx_axi_shim/rx_mac_tlast
    SLICE_X43Y34.A4      net (fanout=8)        2.564   EtherCATPartition_inst/rx_axis_mac_tlast
    SLICE_X43Y34.A       Tilo                  0.259   N15
                                                       EtherCATPartition_inst/RxControl_1/_n0229_inv1
    SLICE_X43Y34.C2      net (fanout=1)        0.427   EtherCATPartition_inst/RxControl_1/_n0229_inv1
    SLICE_X43Y34.CMUX    Tilo                  0.313   N15
                                                       EtherCATPartition_inst/RxControl_1/_n0229_inv2
    SLICE_X34Y21.CE      net (fanout=3)        1.374   EtherCATPartition_inst/RxControl_1/_n0229_inv
    SLICE_X34Y21.CLK     Tceck                 0.295   EtherCATPartition_inst/RxControl_1/m_Rx_Head_Count<3>
                                                       EtherCATPartition_inst/RxControl_1/m_Rx_Head_Count_2
    -------------------------------------------------  ---------------------------
    Total                                      5.693ns (1.328ns logic, 4.365ns route)
                                                       (23.3% logic, 76.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     13.880ns (requirement - (data path - clock path skew + uncertainty))
  Source:               EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/rx_axi_shim/rx_mac_tvalid (FF)
  Destination:          EtherCATPartition_inst/RxControl_1/m_Rx_Head_Count_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.246ns (Levels of Logic = 2)
  Clock Path Skew:      -0.389ns (1.599 - 1.988)
  Source Clock:         BUFG_Rx_CLK_25MHz_FB rising at 0.000ns
  Destination Clock:    BUFG_Rx_CLK_50MHz rising at 20.000ns
  Clock Uncertainty:    0.485ns

  Clock Uncertainty:          0.485ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/rx_axi_shim/rx_mac_tvalid to EtherCATPartition_inst/RxControl_1/m_Rx_Head_Count_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y12.BQ      Tcko                  0.391   EtherCATPartition_inst/rx_axis_mac_tvalid
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/rx_axi_shim/rx_mac_tvalid
    SLICE_X43Y34.A5      net (fanout=9)        2.187   EtherCATPartition_inst/rx_axis_mac_tvalid
    SLICE_X43Y34.A       Tilo                  0.259   N15
                                                       EtherCATPartition_inst/RxControl_1/_n0229_inv1
    SLICE_X43Y34.C2      net (fanout=1)        0.427   EtherCATPartition_inst/RxControl_1/_n0229_inv1
    SLICE_X43Y34.CMUX    Tilo                  0.313   N15
                                                       EtherCATPartition_inst/RxControl_1/_n0229_inv2
    SLICE_X34Y21.CE      net (fanout=3)        1.374   EtherCATPartition_inst/RxControl_1/_n0229_inv
    SLICE_X34Y21.CLK     Tceck                 0.295   EtherCATPartition_inst/RxControl_1/m_Rx_Head_Count<3>
                                                       EtherCATPartition_inst/RxControl_1/m_Rx_Head_Count_2
    -------------------------------------------------  ---------------------------
    Total                                      5.246ns (1.258ns logic, 3.988ns route)
                                                       (24.0% logic, 76.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     14.137ns (requirement - (data path - clock path skew + uncertainty))
  Source:               EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd1 (FF)
  Destination:          EtherCATPartition_inst/RxControl_1/m_Rx_Head_Count_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.520ns (Levels of Logic = 2)
  Clock Path Skew:      -0.008ns (0.253 - 0.261)
  Source Clock:         BUFG_Rx_CLK_50MHz rising at 0.000ns
  Destination Clock:    BUFG_Rx_CLK_50MHz rising at 20.000ns
  Clock Uncertainty:    0.335ns

  Clock Uncertainty:          0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd1 to EtherCATPartition_inst/RxControl_1/m_Rx_Head_Count_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y20.CMUX    Tshcko                0.461   EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd2-In1
                                                       EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd1
    SLICE_X43Y34.A2      net (fanout=41)       2.391   EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd1
    SLICE_X43Y34.A       Tilo                  0.259   N15
                                                       EtherCATPartition_inst/RxControl_1/_n0229_inv1
    SLICE_X43Y34.C2      net (fanout=1)        0.427   EtherCATPartition_inst/RxControl_1/_n0229_inv1
    SLICE_X43Y34.CMUX    Tilo                  0.313   N15
                                                       EtherCATPartition_inst/RxControl_1/_n0229_inv2
    SLICE_X34Y21.CE      net (fanout=3)        1.374   EtherCATPartition_inst/RxControl_1/_n0229_inv
    SLICE_X34Y21.CLK     Tceck                 0.295   EtherCATPartition_inst/RxControl_1/m_Rx_Head_Count<3>
                                                       EtherCATPartition_inst/RxControl_1/m_Rx_Head_Count_2
    -------------------------------------------------  ---------------------------
    Total                                      5.520ns (1.328ns logic, 4.192ns route)
                                                       (24.1% logic, 75.9% route)

--------------------------------------------------------------------------------

Hold Paths: TS_CLK_Rx50MHz_DCM = PERIOD TIMEGRP "CLK_Rx50MHz_DCM" TS_RX_CLK1 / 2 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point EtherCATPartition_inst/RxControl_1/m_Rx_FIFO_Data_6 (SLICE_X21Y22.C6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.095ns (requirement - (clock path skew + uncertainty - data path))
  Source:               EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/rx_axi_shim/rx_mac_tdata_6 (FF)
  Destination:          EtherCATPartition_inst/RxControl_1/m_Rx_FIFO_Data_6 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.720ns (Levels of Logic = 1)
  Clock Path Skew:      0.140ns (0.994 - 0.854)
  Source Clock:         BUFG_Rx_CLK_25MHz_FB rising at 0.000ns
  Destination Clock:    BUFG_Rx_CLK_50MHz rising at 0.000ns
  Clock Uncertainty:    0.485ns

  Clock Uncertainty:          0.485ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/rx_axi_shim/rx_mac_tdata_6 to EtherCATPartition_inst/RxControl_1/m_Rx_FIFO_Data_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y22.CQ      Tcko                  0.200   EtherCATPartition_inst/rx_axis_mac_tdata<7>
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/rx_axi_shim/rx_mac_tdata_6
    SLICE_X21Y22.C6      net (fanout=2)        0.305   EtherCATPartition_inst/rx_axis_mac_tdata<6>
    SLICE_X21Y22.CLK     Tah         (-Th)    -0.215   EtherCATPartition_inst/RxControl_1/m_Rx_FIFO_Data<7>
                                                       EtherCATPartition_inst/RxControl_1/Mmux_m_Next_Rx_FIFO_Data131
                                                       EtherCATPartition_inst/RxControl_1/m_Rx_FIFO_Data_6
    -------------------------------------------------  ---------------------------
    Total                                      0.720ns (0.415ns logic, 0.305ns route)
                                                       (57.6% logic, 42.4% route)

--------------------------------------------------------------------------------

Paths for end point EtherCATPartition_inst/RxControl_1/m_Rx_FIFO_Data_11 (SLICE_X22Y20.D5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.118ns (requirement - (clock path skew + uncertainty - data path))
  Source:               EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/rx_axi_shim/rx_mac_tdata_3 (FF)
  Destination:          EtherCATPartition_inst/RxControl_1/m_Rx_FIFO_Data_11 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.717ns (Levels of Logic = 1)
  Clock Path Skew:      0.114ns (0.989 - 0.875)
  Source Clock:         BUFG_Rx_CLK_25MHz_FB rising at 0.000ns
  Destination Clock:    BUFG_Rx_CLK_50MHz rising at 0.000ns
  Clock Uncertainty:    0.485ns

  Clock Uncertainty:          0.485ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/rx_axi_shim/rx_mac_tdata_3 to EtherCATPartition_inst/RxControl_1/m_Rx_FIFO_Data_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y17.DQ      Tcko                  0.198   EtherCATPartition_inst/rx_axis_mac_tdata<3>
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/rx_axi_shim/rx_mac_tdata_3
    SLICE_X22Y20.D5      net (fanout=2)        0.322   EtherCATPartition_inst/rx_axis_mac_tdata<3>
    SLICE_X22Y20.CLK     Tah         (-Th)    -0.197   EtherCATPartition_inst/RxControl_1/m_Rx_FIFO_Data<11>
                                                       EtherCATPartition_inst/RxControl_1/Mmux_m_Next_Rx_FIFO_Data31
                                                       EtherCATPartition_inst/RxControl_1/m_Rx_FIFO_Data_11
    -------------------------------------------------  ---------------------------
    Total                                      0.717ns (0.395ns logic, 0.322ns route)
                                                       (55.1% logic, 44.9% route)

--------------------------------------------------------------------------------

Paths for end point EtherCATPartition_inst/RxControl_1/m_Rx_FIFO_Data_9 (SLICE_X22Y20.B6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.194ns (requirement - (clock path skew + uncertainty - data path))
  Source:               EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/rx_axi_shim/rx_mac_tdata_1 (FF)
  Destination:          EtherCATPartition_inst/RxControl_1/m_Rx_FIFO_Data_9 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.793ns (Levels of Logic = 1)
  Clock Path Skew:      0.114ns (0.989 - 0.875)
  Source Clock:         BUFG_Rx_CLK_25MHz_FB rising at 0.000ns
  Destination Clock:    BUFG_Rx_CLK_50MHz rising at 0.000ns
  Clock Uncertainty:    0.485ns

  Clock Uncertainty:          0.485ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/rx_axi_shim/rx_mac_tdata_1 to EtherCATPartition_inst/RxControl_1/m_Rx_FIFO_Data_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y17.BQ      Tcko                  0.198   EtherCATPartition_inst/rx_axis_mac_tdata<3>
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/rx_axi_shim/rx_mac_tdata_1
    SLICE_X22Y20.B6      net (fanout=2)        0.398   EtherCATPartition_inst/rx_axis_mac_tdata<1>
    SLICE_X22Y20.CLK     Tah         (-Th)    -0.197   EtherCATPartition_inst/RxControl_1/m_Rx_FIFO_Data<11>
                                                       EtherCATPartition_inst/RxControl_1/Mmux_m_Next_Rx_FIFO_Data161
                                                       EtherCATPartition_inst/RxControl_1/m_Rx_FIFO_Data_9
    -------------------------------------------------  ---------------------------
    Total                                      0.793ns (0.395ns logic, 0.398ns route)
                                                       (49.8% logic, 50.2% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CLK_Rx50MHz_DCM = PERIOD TIMEGRP "CLK_Rx50MHz_DCM" TS_RX_CLK1 / 2 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 16.876ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: EtherCATPartition_inst/Rx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA
  Logical resource: EtherCATPartition_inst/Rx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA
  Location pin: RAMB16_X1Y10.CLKA
  Clock network: BUFG_Rx_CLK_50MHz
--------------------------------------------------------------------------------
Slack: 18.270ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: BUFG_inst_RxControl/I0
  Logical resource: BUFG_inst_RxControl/I0
  Location pin: BUFGMUX_X2Y1.I0
  Clock network: CLK_Rx50MHz_DCM
--------------------------------------------------------------------------------
Slack: 19.570ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: EtherCATPartition_inst/RxControl_1/m_Rx_FIFO_Data<15>/CLK
  Logical resource: EtherCATPartition_inst/RxControl_1/m_Rx_FIFO_Data_12/CK
  Location pin: SLICE_X20Y22.CLK
  Clock network: BUFG_Rx_CLK_50MHz
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_CLK_Rx25MHz_DCM = PERIOD TIMEGRP "CLK_Rx25MHz_DCM" 
TS_RX_CLK1 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 4271 paths analyzed, 1547 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  15.716ns.
--------------------------------------------------------------------------------

Paths for end point EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/addr_filter_top/address_filter_inst/address_match (SLICE_X36Y2.CE), 18 paths
--------------------------------------------------------------------------------
Slack (setup path):     12.142ns (requirement - (data path - clock path skew + uncertainty))
  Source:               EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd2 (FF)
  Destination:          EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/addr_filter_top/address_filter_inst/address_match (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.026ns (Levels of Logic = 3)
  Clock Path Skew:      -0.347ns (1.618 - 1.965)
  Source Clock:         BUFG_Rx_CLK_50MHz rising at 20.000ns
  Destination Clock:    BUFG_Rx_CLK_25MHz_FB rising at 40.000ns
  Clock Uncertainty:    0.485ns

  Clock Uncertainty:          0.485ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd2 to EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/addr_filter_top/address_filter_inst/address_match
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y20.AQ      Tcko                  0.408   EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd3
                                                       EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd2
    SLICE_X34Y8.C2       net (fanout=19)       1.698   EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd2
    SLICE_X34Y8.C        Tilo                  0.204   EtherCATPartition_inst/MAC100/N144
                                                       EtherCATPartition_inst/rx_ready_m_rx_enable_AND_572_o1
    SLICE_X33Y2.A5       net (fanout=92)       1.344   EtherCATPartition_inst/rx_ready_m_rx_enable_AND_572_o
    SLICE_X33Y2.A        Tilo                  0.259   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/addr_filter_top/address_filter_inst/broadcast_byte_match
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/addr_filter_top/address_filter_inst/_n0349_inv111
    SLICE_X27Y1.B4       net (fanout=1)        1.167   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/addr_filter_top/address_filter_inst/_n0349_inv11
    SLICE_X27Y1.B        Tilo                  0.259   EtherCATPartition_inst/MAC100/N166
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/addr_filter_top/address_filter_inst/_n0349_inv1
    SLICE_X36Y2.CE       net (fanout=3)        1.372   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/addr_filter_top/address_filter_inst/_n0349_inv1
    SLICE_X36Y2.CLK      Tceck                 0.315   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/addr_filter_top/address_filter_inst/address_match
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/addr_filter_top/address_filter_inst/address_match
    -------------------------------------------------  ---------------------------
    Total                                      7.026ns (1.445ns logic, 5.581ns route)
                                                       (20.6% logic, 79.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     12.209ns (requirement - (data path - clock path skew + uncertainty))
  Source:               EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd3 (FF)
  Destination:          EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/addr_filter_top/address_filter_inst/address_match (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.959ns (Levels of Logic = 3)
  Clock Path Skew:      -0.347ns (1.618 - 1.965)
  Source Clock:         BUFG_Rx_CLK_50MHz rising at 20.000ns
  Destination Clock:    BUFG_Rx_CLK_25MHz_FB rising at 40.000ns
  Clock Uncertainty:    0.485ns

  Clock Uncertainty:          0.485ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd3 to EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/addr_filter_top/address_filter_inst/address_match
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y20.BQ      Tcko                  0.408   EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd3
                                                       EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd3
    SLICE_X34Y8.C5       net (fanout=35)       1.631   EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd3
    SLICE_X34Y8.C        Tilo                  0.204   EtherCATPartition_inst/MAC100/N144
                                                       EtherCATPartition_inst/rx_ready_m_rx_enable_AND_572_o1
    SLICE_X33Y2.A5       net (fanout=92)       1.344   EtherCATPartition_inst/rx_ready_m_rx_enable_AND_572_o
    SLICE_X33Y2.A        Tilo                  0.259   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/addr_filter_top/address_filter_inst/broadcast_byte_match
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/addr_filter_top/address_filter_inst/_n0349_inv111
    SLICE_X27Y1.B4       net (fanout=1)        1.167   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/addr_filter_top/address_filter_inst/_n0349_inv11
    SLICE_X27Y1.B        Tilo                  0.259   EtherCATPartition_inst/MAC100/N166
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/addr_filter_top/address_filter_inst/_n0349_inv1
    SLICE_X36Y2.CE       net (fanout=3)        1.372   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/addr_filter_top/address_filter_inst/_n0349_inv1
    SLICE_X36Y2.CLK      Tceck                 0.315   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/addr_filter_top/address_filter_inst/address_match
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/addr_filter_top/address_filter_inst/address_match
    -------------------------------------------------  ---------------------------
    Total                                      6.959ns (1.445ns logic, 5.514ns route)
                                                       (20.8% logic, 79.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     12.318ns (requirement - (data path - clock path skew + uncertainty))
  Source:               EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd2 (FF)
  Destination:          EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/addr_filter_top/address_filter_inst/address_match (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.850ns (Levels of Logic = 3)
  Clock Path Skew:      -0.347ns (1.618 - 1.965)
  Source Clock:         BUFG_Rx_CLK_50MHz rising at 20.000ns
  Destination Clock:    BUFG_Rx_CLK_25MHz_FB rising at 40.000ns
  Clock Uncertainty:    0.485ns

  Clock Uncertainty:          0.485ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd2 to EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/addr_filter_top/address_filter_inst/address_match
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y20.AQ      Tcko                  0.408   EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd3
                                                       EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd2
    SLICE_X34Y8.C2       net (fanout=19)       1.698   EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd2
    SLICE_X34Y8.C        Tilo                  0.204   EtherCATPartition_inst/MAC100/N144
                                                       EtherCATPartition_inst/rx_ready_m_rx_enable_AND_572_o1
    SLICE_X27Y1.D5       net (fanout=92)       1.675   EtherCATPartition_inst/rx_ready_m_rx_enable_AND_572_o
    SLICE_X27Y1.DMUX     Tilo                  0.313   EtherCATPartition_inst/MAC100/N166
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/addr_filter_top/address_filter_inst/_n0349_inv1_SW0
    SLICE_X27Y1.B2       net (fanout=1)        0.606   EtherCATPartition_inst/MAC100/N168
    SLICE_X27Y1.B        Tilo                  0.259   EtherCATPartition_inst/MAC100/N166
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/addr_filter_top/address_filter_inst/_n0349_inv1
    SLICE_X36Y2.CE       net (fanout=3)        1.372   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/addr_filter_top/address_filter_inst/_n0349_inv1
    SLICE_X36Y2.CLK      Tceck                 0.315   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/addr_filter_top/address_filter_inst/address_match
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/addr_filter_top/address_filter_inst/address_match
    -------------------------------------------------  ---------------------------
    Total                                      6.850ns (1.499ns logic, 5.351ns route)
                                                       (21.9% logic, 78.1% route)

--------------------------------------------------------------------------------

Paths for end point EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/addr_filter_top/address_filter_inst/specialpauseaddressmatch_int (SLICE_X37Y2.CE), 18 paths
--------------------------------------------------------------------------------
Slack (setup path):     12.329ns (requirement - (data path - clock path skew + uncertainty))
  Source:               EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd2 (FF)
  Destination:          EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/addr_filter_top/address_filter_inst/specialpauseaddressmatch_int (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.839ns (Levels of Logic = 3)
  Clock Path Skew:      -0.347ns (1.618 - 1.965)
  Source Clock:         BUFG_Rx_CLK_50MHz rising at 20.000ns
  Destination Clock:    BUFG_Rx_CLK_25MHz_FB rising at 40.000ns
  Clock Uncertainty:    0.485ns

  Clock Uncertainty:          0.485ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd2 to EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/addr_filter_top/address_filter_inst/specialpauseaddressmatch_int
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y20.AQ      Tcko                  0.408   EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd3
                                                       EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd2
    SLICE_X34Y8.C2       net (fanout=19)       1.698   EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd2
    SLICE_X34Y8.C        Tilo                  0.204   EtherCATPartition_inst/MAC100/N144
                                                       EtherCATPartition_inst/rx_ready_m_rx_enable_AND_572_o1
    SLICE_X33Y2.A5       net (fanout=92)       1.344   EtherCATPartition_inst/rx_ready_m_rx_enable_AND_572_o
    SLICE_X33Y2.A        Tilo                  0.259   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/addr_filter_top/address_filter_inst/broadcast_byte_match
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/addr_filter_top/address_filter_inst/_n0349_inv111
    SLICE_X27Y1.B4       net (fanout=1)        1.167   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/addr_filter_top/address_filter_inst/_n0349_inv11
    SLICE_X27Y1.B        Tilo                  0.259   EtherCATPartition_inst/MAC100/N166
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/addr_filter_top/address_filter_inst/_n0349_inv1
    SLICE_X37Y2.CE       net (fanout=3)        1.205   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/addr_filter_top/address_filter_inst/_n0349_inv1
    SLICE_X37Y2.CLK      Tceck                 0.295   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/addr_filter_top/address_filter_inst/specialpauseaddressmatch_int
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/addr_filter_top/address_filter_inst/specialpauseaddressmatch_int
    -------------------------------------------------  ---------------------------
    Total                                      6.839ns (1.425ns logic, 5.414ns route)
                                                       (20.8% logic, 79.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     12.396ns (requirement - (data path - clock path skew + uncertainty))
  Source:               EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd3 (FF)
  Destination:          EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/addr_filter_top/address_filter_inst/specialpauseaddressmatch_int (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.772ns (Levels of Logic = 3)
  Clock Path Skew:      -0.347ns (1.618 - 1.965)
  Source Clock:         BUFG_Rx_CLK_50MHz rising at 20.000ns
  Destination Clock:    BUFG_Rx_CLK_25MHz_FB rising at 40.000ns
  Clock Uncertainty:    0.485ns

  Clock Uncertainty:          0.485ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd3 to EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/addr_filter_top/address_filter_inst/specialpauseaddressmatch_int
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y20.BQ      Tcko                  0.408   EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd3
                                                       EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd3
    SLICE_X34Y8.C5       net (fanout=35)       1.631   EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd3
    SLICE_X34Y8.C        Tilo                  0.204   EtherCATPartition_inst/MAC100/N144
                                                       EtherCATPartition_inst/rx_ready_m_rx_enable_AND_572_o1
    SLICE_X33Y2.A5       net (fanout=92)       1.344   EtherCATPartition_inst/rx_ready_m_rx_enable_AND_572_o
    SLICE_X33Y2.A        Tilo                  0.259   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/addr_filter_top/address_filter_inst/broadcast_byte_match
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/addr_filter_top/address_filter_inst/_n0349_inv111
    SLICE_X27Y1.B4       net (fanout=1)        1.167   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/addr_filter_top/address_filter_inst/_n0349_inv11
    SLICE_X27Y1.B        Tilo                  0.259   EtherCATPartition_inst/MAC100/N166
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/addr_filter_top/address_filter_inst/_n0349_inv1
    SLICE_X37Y2.CE       net (fanout=3)        1.205   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/addr_filter_top/address_filter_inst/_n0349_inv1
    SLICE_X37Y2.CLK      Tceck                 0.295   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/addr_filter_top/address_filter_inst/specialpauseaddressmatch_int
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/addr_filter_top/address_filter_inst/specialpauseaddressmatch_int
    -------------------------------------------------  ---------------------------
    Total                                      6.772ns (1.425ns logic, 5.347ns route)
                                                       (21.0% logic, 79.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     12.505ns (requirement - (data path - clock path skew + uncertainty))
  Source:               EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd2 (FF)
  Destination:          EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/addr_filter_top/address_filter_inst/specialpauseaddressmatch_int (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.663ns (Levels of Logic = 3)
  Clock Path Skew:      -0.347ns (1.618 - 1.965)
  Source Clock:         BUFG_Rx_CLK_50MHz rising at 20.000ns
  Destination Clock:    BUFG_Rx_CLK_25MHz_FB rising at 40.000ns
  Clock Uncertainty:    0.485ns

  Clock Uncertainty:          0.485ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd2 to EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/addr_filter_top/address_filter_inst/specialpauseaddressmatch_int
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y20.AQ      Tcko                  0.408   EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd3
                                                       EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd2
    SLICE_X34Y8.C2       net (fanout=19)       1.698   EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd2
    SLICE_X34Y8.C        Tilo                  0.204   EtherCATPartition_inst/MAC100/N144
                                                       EtherCATPartition_inst/rx_ready_m_rx_enable_AND_572_o1
    SLICE_X27Y1.D5       net (fanout=92)       1.675   EtherCATPartition_inst/rx_ready_m_rx_enable_AND_572_o
    SLICE_X27Y1.DMUX     Tilo                  0.313   EtherCATPartition_inst/MAC100/N166
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/addr_filter_top/address_filter_inst/_n0349_inv1_SW0
    SLICE_X27Y1.B2       net (fanout=1)        0.606   EtherCATPartition_inst/MAC100/N168
    SLICE_X27Y1.B        Tilo                  0.259   EtherCATPartition_inst/MAC100/N166
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/addr_filter_top/address_filter_inst/_n0349_inv1
    SLICE_X37Y2.CE       net (fanout=3)        1.205   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/addr_filter_top/address_filter_inst/_n0349_inv1
    SLICE_X37Y2.CLK      Tceck                 0.295   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/addr_filter_top/address_filter_inst/specialpauseaddressmatch_int
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/addr_filter_top/address_filter_inst/specialpauseaddressmatch_int
    -------------------------------------------------  ---------------------------
    Total                                      6.663ns (1.479ns logic, 5.184ns route)
                                                       (22.2% logic, 77.8% route)

--------------------------------------------------------------------------------

Paths for end point EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/addr_filter_top/address_filter_inst/broadcastaddressmatch_int (SLICE_X34Y1.CE), 18 paths
--------------------------------------------------------------------------------
Slack (setup path):     12.499ns (requirement - (data path - clock path skew + uncertainty))
  Source:               EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd2 (FF)
  Destination:          EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/addr_filter_top/address_filter_inst/broadcastaddressmatch_int (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.662ns (Levels of Logic = 3)
  Clock Path Skew:      -0.354ns (1.611 - 1.965)
  Source Clock:         BUFG_Rx_CLK_50MHz rising at 20.000ns
  Destination Clock:    BUFG_Rx_CLK_25MHz_FB rising at 40.000ns
  Clock Uncertainty:    0.485ns

  Clock Uncertainty:          0.485ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd2 to EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/addr_filter_top/address_filter_inst/broadcastaddressmatch_int
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y20.AQ      Tcko                  0.408   EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd3
                                                       EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd2
    SLICE_X34Y8.C2       net (fanout=19)       1.698   EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd2
    SLICE_X34Y8.C        Tilo                  0.204   EtherCATPartition_inst/MAC100/N144
                                                       EtherCATPartition_inst/rx_ready_m_rx_enable_AND_572_o1
    SLICE_X33Y2.A5       net (fanout=92)       1.344   EtherCATPartition_inst/rx_ready_m_rx_enable_AND_572_o
    SLICE_X33Y2.A        Tilo                  0.259   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/addr_filter_top/address_filter_inst/broadcast_byte_match
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/addr_filter_top/address_filter_inst/_n0349_inv111
    SLICE_X27Y1.B4       net (fanout=1)        1.167   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/addr_filter_top/address_filter_inst/_n0349_inv11
    SLICE_X27Y1.B        Tilo                  0.259   EtherCATPartition_inst/MAC100/N166
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/addr_filter_top/address_filter_inst/_n0349_inv1
    SLICE_X34Y1.CE       net (fanout=3)        0.992   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/addr_filter_top/address_filter_inst/_n0349_inv1
    SLICE_X34Y1.CLK      Tceck                 0.331   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/addr_filter_top/address_filter_inst/broadcastaddressmatch_int
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/addr_filter_top/address_filter_inst/broadcastaddressmatch_int
    -------------------------------------------------  ---------------------------
    Total                                      6.662ns (1.461ns logic, 5.201ns route)
                                                       (21.9% logic, 78.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     12.566ns (requirement - (data path - clock path skew + uncertainty))
  Source:               EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd3 (FF)
  Destination:          EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/addr_filter_top/address_filter_inst/broadcastaddressmatch_int (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.595ns (Levels of Logic = 3)
  Clock Path Skew:      -0.354ns (1.611 - 1.965)
  Source Clock:         BUFG_Rx_CLK_50MHz rising at 20.000ns
  Destination Clock:    BUFG_Rx_CLK_25MHz_FB rising at 40.000ns
  Clock Uncertainty:    0.485ns

  Clock Uncertainty:          0.485ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd3 to EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/addr_filter_top/address_filter_inst/broadcastaddressmatch_int
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y20.BQ      Tcko                  0.408   EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd3
                                                       EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd3
    SLICE_X34Y8.C5       net (fanout=35)       1.631   EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd3
    SLICE_X34Y8.C        Tilo                  0.204   EtherCATPartition_inst/MAC100/N144
                                                       EtherCATPartition_inst/rx_ready_m_rx_enable_AND_572_o1
    SLICE_X33Y2.A5       net (fanout=92)       1.344   EtherCATPartition_inst/rx_ready_m_rx_enable_AND_572_o
    SLICE_X33Y2.A        Tilo                  0.259   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/addr_filter_top/address_filter_inst/broadcast_byte_match
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/addr_filter_top/address_filter_inst/_n0349_inv111
    SLICE_X27Y1.B4       net (fanout=1)        1.167   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/addr_filter_top/address_filter_inst/_n0349_inv11
    SLICE_X27Y1.B        Tilo                  0.259   EtherCATPartition_inst/MAC100/N166
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/addr_filter_top/address_filter_inst/_n0349_inv1
    SLICE_X34Y1.CE       net (fanout=3)        0.992   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/addr_filter_top/address_filter_inst/_n0349_inv1
    SLICE_X34Y1.CLK      Tceck                 0.331   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/addr_filter_top/address_filter_inst/broadcastaddressmatch_int
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/addr_filter_top/address_filter_inst/broadcastaddressmatch_int
    -------------------------------------------------  ---------------------------
    Total                                      6.595ns (1.461ns logic, 5.134ns route)
                                                       (22.2% logic, 77.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     12.675ns (requirement - (data path - clock path skew + uncertainty))
  Source:               EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd2 (FF)
  Destination:          EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/addr_filter_top/address_filter_inst/broadcastaddressmatch_int (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.486ns (Levels of Logic = 3)
  Clock Path Skew:      -0.354ns (1.611 - 1.965)
  Source Clock:         BUFG_Rx_CLK_50MHz rising at 20.000ns
  Destination Clock:    BUFG_Rx_CLK_25MHz_FB rising at 40.000ns
  Clock Uncertainty:    0.485ns

  Clock Uncertainty:          0.485ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd2 to EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/addr_filter_top/address_filter_inst/broadcastaddressmatch_int
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y20.AQ      Tcko                  0.408   EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd3
                                                       EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd2
    SLICE_X34Y8.C2       net (fanout=19)       1.698   EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd2
    SLICE_X34Y8.C        Tilo                  0.204   EtherCATPartition_inst/MAC100/N144
                                                       EtherCATPartition_inst/rx_ready_m_rx_enable_AND_572_o1
    SLICE_X27Y1.D5       net (fanout=92)       1.675   EtherCATPartition_inst/rx_ready_m_rx_enable_AND_572_o
    SLICE_X27Y1.DMUX     Tilo                  0.313   EtherCATPartition_inst/MAC100/N166
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/addr_filter_top/address_filter_inst/_n0349_inv1_SW0
    SLICE_X27Y1.B2       net (fanout=1)        0.606   EtherCATPartition_inst/MAC100/N168
    SLICE_X27Y1.B        Tilo                  0.259   EtherCATPartition_inst/MAC100/N166
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/addr_filter_top/address_filter_inst/_n0349_inv1
    SLICE_X34Y1.CE       net (fanout=3)        0.992   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/addr_filter_top/address_filter_inst/_n0349_inv1
    SLICE_X34Y1.CLK      Tceck                 0.331   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/addr_filter_top/address_filter_inst/broadcastaddressmatch_int
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/addr_filter_top/address_filter_inst/broadcastaddressmatch_int
    -------------------------------------------------  ---------------------------
    Total                                      6.486ns (1.515ns logic, 4.971ns route)
                                                       (23.4% logic, 76.6% route)

--------------------------------------------------------------------------------

Hold Paths: TS_CLK_Rx25MHz_DCM = PERIOD TIMEGRP "CLK_Rx25MHz_DCM" TS_RX_CLK1 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/FLOW/RX/DATA_COUNT_3 (SLICE_X34Y7.CE), 11 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.373ns (requirement - (clock path skew + uncertainty - data path))
  Source:               EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/FLOW/RX/DATA_COUNT_3 (FF)
  Destination:          EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/FLOW/RX/DATA_COUNT_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.373ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         BUFG_Rx_CLK_25MHz_FB rising at 40.000ns
  Destination Clock:    BUFG_Rx_CLK_25MHz_FB rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/FLOW/RX/DATA_COUNT_3 to EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/FLOW/RX/DATA_COUNT_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y7.DQ       Tcko                  0.234   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/FLOW/RX/DATA_COUNT<3>
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/FLOW/RX/DATA_COUNT_3
    SLICE_X35Y7.C6       net (fanout=4)        0.038   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/FLOW/RX/DATA_COUNT<3>
    SLICE_X35Y7.C        Tilo                  0.156   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/FLOW/RX_PAUSE/_n0034_inv
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/FLOW/RX/_n0127_inv
    SLICE_X34Y7.CE       net (fanout=1)        0.053   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/FLOW/RX/_n0127_inv
    SLICE_X34Y7.CLK      Tckce       (-Th)     0.108   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/FLOW/RX/DATA_COUNT<3>
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/FLOW/RX/DATA_COUNT_3
    -------------------------------------------------  ---------------------------
    Total                                      0.373ns (0.282ns logic, 0.091ns route)
                                                       (75.6% logic, 24.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.541ns (requirement - (clock path skew + uncertainty - data path))
  Source:               EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/FLOW/RX/DATA_COUNT_0 (FF)
  Destination:          EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/FLOW/RX/DATA_COUNT_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.541ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         BUFG_Rx_CLK_25MHz_FB rising at 40.000ns
  Destination Clock:    BUFG_Rx_CLK_25MHz_FB rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/FLOW/RX/DATA_COUNT_0 to EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/FLOW/RX/DATA_COUNT_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y7.BQ       Tcko                  0.234   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/FLOW/RX/DATA_COUNT<3>
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/FLOW/RX/DATA_COUNT_0
    SLICE_X35Y7.C5       net (fanout=14)       0.206   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/FLOW/RX/DATA_COUNT<0>
    SLICE_X35Y7.C        Tilo                  0.156   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/FLOW/RX_PAUSE/_n0034_inv
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/FLOW/RX/_n0127_inv
    SLICE_X34Y7.CE       net (fanout=1)        0.053   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/FLOW/RX/_n0127_inv
    SLICE_X34Y7.CLK      Tckce       (-Th)     0.108   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/FLOW/RX/DATA_COUNT<3>
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/FLOW/RX/DATA_COUNT_3
    -------------------------------------------------  ---------------------------
    Total                                      0.541ns (0.282ns logic, 0.259ns route)
                                                       (52.1% logic, 47.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.602ns (requirement - (clock path skew + uncertainty - data path))
  Source:               EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/FLOW/RX/DATA_COUNT_2 (FF)
  Destination:          EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/FLOW/RX/DATA_COUNT_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.602ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         BUFG_Rx_CLK_25MHz_FB rising at 40.000ns
  Destination Clock:    BUFG_Rx_CLK_25MHz_FB rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/FLOW/RX/DATA_COUNT_2 to EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/FLOW/RX/DATA_COUNT_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y7.CQ       Tcko                  0.234   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/FLOW/RX/DATA_COUNT<3>
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/FLOW/RX/DATA_COUNT_2
    SLICE_X35Y7.C3       net (fanout=5)        0.267   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/FLOW/RX/DATA_COUNT<2>
    SLICE_X35Y7.C        Tilo                  0.156   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/FLOW/RX_PAUSE/_n0034_inv
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/FLOW/RX/_n0127_inv
    SLICE_X34Y7.CE       net (fanout=1)        0.053   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/FLOW/RX/_n0127_inv
    SLICE_X34Y7.CLK      Tckce       (-Th)     0.108   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/FLOW/RX/DATA_COUNT<3>
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/FLOW/RX/DATA_COUNT_3
    -------------------------------------------------  ---------------------------
    Total                                      0.602ns (0.282ns logic, 0.320ns route)
                                                       (46.8% logic, 53.2% route)

--------------------------------------------------------------------------------

Paths for end point EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/FLOW/RX/DATA_COUNT_2 (SLICE_X34Y7.CE), 11 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.377ns (requirement - (clock path skew + uncertainty - data path))
  Source:               EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/FLOW/RX/DATA_COUNT_3 (FF)
  Destination:          EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/FLOW/RX/DATA_COUNT_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.377ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         BUFG_Rx_CLK_25MHz_FB rising at 40.000ns
  Destination Clock:    BUFG_Rx_CLK_25MHz_FB rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/FLOW/RX/DATA_COUNT_3 to EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/FLOW/RX/DATA_COUNT_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y7.DQ       Tcko                  0.234   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/FLOW/RX/DATA_COUNT<3>
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/FLOW/RX/DATA_COUNT_3
    SLICE_X35Y7.C6       net (fanout=4)        0.038   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/FLOW/RX/DATA_COUNT<3>
    SLICE_X35Y7.C        Tilo                  0.156   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/FLOW/RX_PAUSE/_n0034_inv
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/FLOW/RX/_n0127_inv
    SLICE_X34Y7.CE       net (fanout=1)        0.053   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/FLOW/RX/_n0127_inv
    SLICE_X34Y7.CLK      Tckce       (-Th)     0.104   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/FLOW/RX/DATA_COUNT<3>
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/FLOW/RX/DATA_COUNT_2
    -------------------------------------------------  ---------------------------
    Total                                      0.377ns (0.286ns logic, 0.091ns route)
                                                       (75.9% logic, 24.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.545ns (requirement - (clock path skew + uncertainty - data path))
  Source:               EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/FLOW/RX/DATA_COUNT_0 (FF)
  Destination:          EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/FLOW/RX/DATA_COUNT_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.545ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         BUFG_Rx_CLK_25MHz_FB rising at 40.000ns
  Destination Clock:    BUFG_Rx_CLK_25MHz_FB rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/FLOW/RX/DATA_COUNT_0 to EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/FLOW/RX/DATA_COUNT_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y7.BQ       Tcko                  0.234   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/FLOW/RX/DATA_COUNT<3>
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/FLOW/RX/DATA_COUNT_0
    SLICE_X35Y7.C5       net (fanout=14)       0.206   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/FLOW/RX/DATA_COUNT<0>
    SLICE_X35Y7.C        Tilo                  0.156   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/FLOW/RX_PAUSE/_n0034_inv
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/FLOW/RX/_n0127_inv
    SLICE_X34Y7.CE       net (fanout=1)        0.053   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/FLOW/RX/_n0127_inv
    SLICE_X34Y7.CLK      Tckce       (-Th)     0.104   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/FLOW/RX/DATA_COUNT<3>
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/FLOW/RX/DATA_COUNT_2
    -------------------------------------------------  ---------------------------
    Total                                      0.545ns (0.286ns logic, 0.259ns route)
                                                       (52.5% logic, 47.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.606ns (requirement - (clock path skew + uncertainty - data path))
  Source:               EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/FLOW/RX/DATA_COUNT_2 (FF)
  Destination:          EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/FLOW/RX/DATA_COUNT_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.606ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         BUFG_Rx_CLK_25MHz_FB rising at 40.000ns
  Destination Clock:    BUFG_Rx_CLK_25MHz_FB rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/FLOW/RX/DATA_COUNT_2 to EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/FLOW/RX/DATA_COUNT_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y7.CQ       Tcko                  0.234   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/FLOW/RX/DATA_COUNT<3>
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/FLOW/RX/DATA_COUNT_2
    SLICE_X35Y7.C3       net (fanout=5)        0.267   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/FLOW/RX/DATA_COUNT<2>
    SLICE_X35Y7.C        Tilo                  0.156   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/FLOW/RX_PAUSE/_n0034_inv
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/FLOW/RX/_n0127_inv
    SLICE_X34Y7.CE       net (fanout=1)        0.053   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/FLOW/RX/_n0127_inv
    SLICE_X34Y7.CLK      Tckce       (-Th)     0.104   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/FLOW/RX/DATA_COUNT<3>
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/FLOW/RX/DATA_COUNT_2
    -------------------------------------------------  ---------------------------
    Total                                      0.606ns (0.286ns logic, 0.320ns route)
                                                       (47.2% logic, 52.8% route)

--------------------------------------------------------------------------------

Paths for end point EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/FLOW/RX/DATA_COUNT_0 (SLICE_X34Y7.CE), 11 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.379ns (requirement - (clock path skew + uncertainty - data path))
  Source:               EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/FLOW/RX/DATA_COUNT_3 (FF)
  Destination:          EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/FLOW/RX/DATA_COUNT_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.379ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         BUFG_Rx_CLK_25MHz_FB rising at 40.000ns
  Destination Clock:    BUFG_Rx_CLK_25MHz_FB rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/FLOW/RX/DATA_COUNT_3 to EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/FLOW/RX/DATA_COUNT_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y7.DQ       Tcko                  0.234   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/FLOW/RX/DATA_COUNT<3>
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/FLOW/RX/DATA_COUNT_3
    SLICE_X35Y7.C6       net (fanout=4)        0.038   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/FLOW/RX/DATA_COUNT<3>
    SLICE_X35Y7.C        Tilo                  0.156   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/FLOW/RX_PAUSE/_n0034_inv
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/FLOW/RX/_n0127_inv
    SLICE_X34Y7.CE       net (fanout=1)        0.053   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/FLOW/RX/_n0127_inv
    SLICE_X34Y7.CLK      Tckce       (-Th)     0.102   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/FLOW/RX/DATA_COUNT<3>
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/FLOW/RX/DATA_COUNT_0
    -------------------------------------------------  ---------------------------
    Total                                      0.379ns (0.288ns logic, 0.091ns route)
                                                       (76.0% logic, 24.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.547ns (requirement - (clock path skew + uncertainty - data path))
  Source:               EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/FLOW/RX/DATA_COUNT_0 (FF)
  Destination:          EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/FLOW/RX/DATA_COUNT_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.547ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         BUFG_Rx_CLK_25MHz_FB rising at 40.000ns
  Destination Clock:    BUFG_Rx_CLK_25MHz_FB rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/FLOW/RX/DATA_COUNT_0 to EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/FLOW/RX/DATA_COUNT_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y7.BQ       Tcko                  0.234   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/FLOW/RX/DATA_COUNT<3>
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/FLOW/RX/DATA_COUNT_0
    SLICE_X35Y7.C5       net (fanout=14)       0.206   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/FLOW/RX/DATA_COUNT<0>
    SLICE_X35Y7.C        Tilo                  0.156   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/FLOW/RX_PAUSE/_n0034_inv
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/FLOW/RX/_n0127_inv
    SLICE_X34Y7.CE       net (fanout=1)        0.053   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/FLOW/RX/_n0127_inv
    SLICE_X34Y7.CLK      Tckce       (-Th)     0.102   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/FLOW/RX/DATA_COUNT<3>
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/FLOW/RX/DATA_COUNT_0
    -------------------------------------------------  ---------------------------
    Total                                      0.547ns (0.288ns logic, 0.259ns route)
                                                       (52.7% logic, 47.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.608ns (requirement - (clock path skew + uncertainty - data path))
  Source:               EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/FLOW/RX/DATA_COUNT_2 (FF)
  Destination:          EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/FLOW/RX/DATA_COUNT_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.608ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         BUFG_Rx_CLK_25MHz_FB rising at 40.000ns
  Destination Clock:    BUFG_Rx_CLK_25MHz_FB rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/FLOW/RX/DATA_COUNT_2 to EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/FLOW/RX/DATA_COUNT_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y7.CQ       Tcko                  0.234   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/FLOW/RX/DATA_COUNT<3>
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/FLOW/RX/DATA_COUNT_2
    SLICE_X35Y7.C3       net (fanout=5)        0.267   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/FLOW/RX/DATA_COUNT<2>
    SLICE_X35Y7.C        Tilo                  0.156   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/FLOW/RX_PAUSE/_n0034_inv
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/FLOW/RX/_n0127_inv
    SLICE_X34Y7.CE       net (fanout=1)        0.053   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/FLOW/RX/_n0127_inv
    SLICE_X34Y7.CLK      Tckce       (-Th)     0.102   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/FLOW/RX/DATA_COUNT<3>
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/FLOW/RX/DATA_COUNT_0
    -------------------------------------------------  ---------------------------
    Total                                      0.608ns (0.288ns logic, 0.320ns route)
                                                       (47.4% logic, 52.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CLK_Rx25MHz_DCM = PERIOD TIMEGRP "CLK_Rx25MHz_DCM" TS_RX_CLK1 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 38.270ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: BUFG_inst_Rx_FB/I0
  Logical resource: BUFG_inst_Rx_FB/I0
  Location pin: BUFGMUX_X2Y2.I0
  Clock network: CLK_Rx25MHz_DCM
--------------------------------------------------------------------------------
Slack: 38.962ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/addr_filter_top/address_filter_inst/expected_pause_data<5>/CLK
  Logical resource: EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/addr_filter_top/address_filter_inst/byte_wide_ram[4].header_field_dist_ram/DP/CLK
  Location pin: SLICE_X18Y2.CLK
  Clock network: BUFG_Rx_CLK_25MHz_FB
--------------------------------------------------------------------------------
Slack: 38.962ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/addr_filter_top/address_filter_inst/expected_pause_data<5>/CLK
  Logical resource: EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/addr_filter_top/address_filter_inst/byte_wide_ram[5].header_field_dist_ram/DP/CLK
  Location pin: SLICE_X18Y2.CLK
  Clock network: BUFG_Rx_CLK_25MHz_FB
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_SRIPartition_1G1Channel0SRIComPartition_1m_WEB1_0_LDC 
= MAXDELAY TO         TIMEGRP 
"TO_SRIPartition_1G1Channel0SRIComPartition_1m_WEB1_0_LDC"         TS_CLK_80MHz 
DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   5.831ns.
--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC (SLICE_X16Y38.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    6.669ns (requirement - (data path - clock path skew + uncertainty))
  Source:               startup_reset (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC (LATCH)
  Requirement:          12.500ns
  Data Path Delay:      5.831ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Destination Clock:    SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_565_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: startup_reset to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y42.DQ      Tcko                  0.408   startup_reset
                                                       startup_reset
    SLICE_X16Y37.A4      net (fanout=405)      4.520   startup_reset
    SLICE_X16Y37.A       Tilo                  0.205   EtherCATPartition_inst/LocalBusBridgeEtherCAT_1/m_Tx_DataIn<11>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_566_o1
    SLICE_X16Y38.SR      net (fanout=2)        0.468   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_566_o
    SLICE_X16Y38.CLK     Trck                  0.230   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.831ns (0.843ns logic, 4.988ns route)
                                                       (14.5% logic, 85.5% route)

--------------------------------------------------------------------------------
Slack (setup paths):    10.280ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0 (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC (LATCH)
  Requirement:          12.500ns
  Data Path Delay:      2.220ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_565_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0 to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y37.BQ       Tcko                  0.391   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<1>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0
    SLICE_X16Y37.A2      net (fanout=2)        0.926   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<0>
    SLICE_X16Y37.A       Tilo                  0.205   EtherCATPartition_inst/LocalBusBridgeEtherCAT_1/m_Tx_DataIn<11>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_566_o1
    SLICE_X16Y38.SR      net (fanout=2)        0.468   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_566_o
    SLICE_X16Y38.CLK     Trck                  0.230   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.220ns (0.826ns logic, 1.394ns route)
                                                       (37.2% logic, 62.8% route)

--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC (SLICE_X16Y38.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  7.007ns (requirement - data path)
  Source:               startup_reset (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC (LATCH)
  Requirement:          12.500ns
  Data Path Delay:      5.493ns (Levels of Logic = 1)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns

  Maximum Data Path at Slow Process Corner: startup_reset to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y42.DQ      Tcko                  0.408   startup_reset
                                                       startup_reset
    SLICE_X16Y37.A4      net (fanout=405)      4.520   startup_reset
    SLICE_X16Y37.AMUX    Tilo                  0.251   EtherCATPartition_inst/LocalBusBridgeEtherCAT_1/m_Tx_DataIn<11>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_565_o1
    SLICE_X16Y38.CLK     net (fanout=2)        0.314   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_565_o
    -------------------------------------------------  ---------------------------
    Total                                      5.493ns (0.659ns logic, 4.834ns route)
                                                       (12.0% logic, 88.0% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  10.618ns (requirement - data path)
  Source:               SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0 (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC (LATCH)
  Requirement:          12.500ns
  Data Path Delay:      1.882ns (Levels of Logic = 1)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns

  Maximum Data Path at Slow Process Corner: SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0 to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y37.BQ       Tcko                  0.391   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<1>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0
    SLICE_X16Y37.A2      net (fanout=2)        0.926   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<0>
    SLICE_X16Y37.AMUX    Tilo                  0.251   EtherCATPartition_inst/LocalBusBridgeEtherCAT_1/m_Tx_DataIn<11>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_565_o1
    SLICE_X16Y38.CLK     net (fanout=2)        0.314   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_565_o
    -------------------------------------------------  ---------------------------
    Total                                      1.882ns (0.642ns logic, 1.240ns route)
                                                       (34.1% logic, 65.9% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_SRIPartition_1G1Channel0SRIComPartition_1m_WEB1_0_LDC = MAXDELAY TO         TIMEGRP "TO_SRIPartition_1G1Channel0SRIComPartition_1m_WEB1_0_LDC"         TS_CLK_80MHz DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC (SLICE_X16Y38.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.263ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0 (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.263ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_565_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0 to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y37.BQ       Tcko                  0.198   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<1>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0
    SLICE_X16Y37.A2      net (fanout=2)        0.557   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<0>
    SLICE_X16Y37.A       Tilo                  0.142   EtherCATPartition_inst/LocalBusBridgeEtherCAT_1/m_Tx_DataIn<11>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_566_o1
    SLICE_X16Y38.SR      net (fanout=2)        0.259   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_566_o
    SLICE_X16Y38.CLK     Tremck      (-Th)    -0.107   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.263ns (0.447ns logic, 0.816ns route)
                                                       (35.4% logic, 64.6% route)
--------------------------------------------------------------------------------
Slack (hold path):      3.598ns (requirement - (clock path skew + uncertainty - data path))
  Source:               startup_reset (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      3.598ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Destination Clock:    SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_565_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: startup_reset to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y42.DQ      Tcko                  0.200   startup_reset
                                                       startup_reset
    SLICE_X16Y37.A4      net (fanout=405)      2.890   startup_reset
    SLICE_X16Y37.A       Tilo                  0.142   EtherCATPartition_inst/LocalBusBridgeEtherCAT_1/m_Tx_DataIn<11>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_566_o1
    SLICE_X16Y38.SR      net (fanout=2)        0.259   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_566_o
    SLICE_X16Y38.CLK     Tremck      (-Th)    -0.107   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.598ns (0.449ns logic, 3.149ns route)
                                                       (12.5% logic, 87.5% route)
--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC (SLICE_X16Y38.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.062ns (data path)
  Source:               SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0 (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC (LATCH)
  Data Path Delay:      1.062ns (Levels of Logic = 1)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns

  Minimum Data Path at Fast Process Corner: SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0 to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y37.BQ       Tcko                  0.198   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<1>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0
    SLICE_X16Y37.A2      net (fanout=2)        0.557   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<0>
    SLICE_X16Y37.AMUX    Tilo                  0.183   EtherCATPartition_inst/LocalBusBridgeEtherCAT_1/m_Tx_DataIn<11>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_565_o1
    SLICE_X16Y38.CLK     net (fanout=2)        0.124   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_565_o
    -------------------------------------------------  ---------------------------
    Total                                      1.062ns (0.381ns logic, 0.681ns route)
                                                       (35.9% logic, 64.1% route)
--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC (SLICE_X16Y38.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   3.397ns (data path)
  Source:               startup_reset (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC (LATCH)
  Data Path Delay:      3.397ns (Levels of Logic = 1)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns

  Minimum Data Path at Fast Process Corner: startup_reset to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y42.DQ      Tcko                  0.200   startup_reset
                                                       startup_reset
    SLICE_X16Y37.A4      net (fanout=405)      2.890   startup_reset
    SLICE_X16Y37.AMUX    Tilo                  0.183   EtherCATPartition_inst/LocalBusBridgeEtherCAT_1/m_Tx_DataIn<11>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_565_o1
    SLICE_X16Y38.CLK     net (fanout=2)        0.124   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_565_o
    -------------------------------------------------  ---------------------------
    Total                                      3.397ns (0.383ns logic, 3.014ns route)
                                                       (11.3% logic, 88.7% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_SRIPartition_1G1Channel0SRIComPartition_1m_WEB1_1_LDC 
= MAXDELAY TO         TIMEGRP 
"TO_SRIPartition_1G1Channel0SRIComPartition_1m_WEB1_1_LDC"         TS_CLK_80MHz 
DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   6.461ns.
--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC (SLICE_X9Y37.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    6.039ns (requirement - (data path - clock path skew + uncertainty))
  Source:               startup_reset (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC (LATCH)
  Requirement:          12.500ns
  Data Path Delay:      6.461ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Destination Clock:    SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_563_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: startup_reset to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y42.DQ      Tcko                  0.408   startup_reset
                                                       startup_reset
    SLICE_X10Y37.A1      net (fanout=405)      5.077   startup_reset
    SLICE_X10Y37.A       Tilo                  0.203   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_P_1
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_564_o1
    SLICE_X9Y37.SR       net (fanout=2)        0.493   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_564_o
    SLICE_X9Y37.CLK      Trck                  0.280   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      6.461ns (0.891ns logic, 5.570ns route)
                                                       (13.8% logic, 86.2% route)

--------------------------------------------------------------------------------
Slack (setup paths):    10.237ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1 (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC (LATCH)
  Requirement:          12.500ns
  Data Path Delay:      2.263ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_563_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1 to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y37.DQ       Tcko                  0.391   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<1>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1
    SLICE_X10Y37.A2      net (fanout=2)        0.896   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<1>
    SLICE_X10Y37.A       Tilo                  0.203   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_P_1
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_564_o1
    SLICE_X9Y37.SR       net (fanout=2)        0.493   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_564_o
    SLICE_X9Y37.CLK      Trck                  0.280   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.263ns (0.874ns logic, 1.389ns route)
                                                       (38.6% logic, 61.4% route)

--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC (SLICE_X9Y37.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  6.233ns (requirement - data path)
  Source:               startup_reset (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC (LATCH)
  Requirement:          12.500ns
  Data Path Delay:      6.267ns (Levels of Logic = 1)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns

  Maximum Data Path at Slow Process Corner: startup_reset to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y42.DQ      Tcko                  0.408   startup_reset
                                                       startup_reset
    SLICE_X10Y37.A1      net (fanout=405)      5.077   startup_reset
    SLICE_X10Y37.AMUX    Tilo                  0.261   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_P_1
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_563_o1
    SLICE_X9Y37.CLK      net (fanout=2)        0.521   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_563_o
    -------------------------------------------------  ---------------------------
    Total                                      6.267ns (0.669ns logic, 5.598ns route)
                                                       (10.7% logic, 89.3% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  10.431ns (requirement - data path)
  Source:               SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1 (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC (LATCH)
  Requirement:          12.500ns
  Data Path Delay:      2.069ns (Levels of Logic = 1)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns

  Maximum Data Path at Slow Process Corner: SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1 to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y37.DQ       Tcko                  0.391   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<1>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1
    SLICE_X10Y37.A2      net (fanout=2)        0.896   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<1>
    SLICE_X10Y37.AMUX    Tilo                  0.261   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_P_1
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_563_o1
    SLICE_X9Y37.CLK      net (fanout=2)        0.521   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_563_o
    -------------------------------------------------  ---------------------------
    Total                                      2.069ns (0.652ns logic, 1.417ns route)
                                                       (31.5% logic, 68.5% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_SRIPartition_1G1Channel0SRIComPartition_1m_WEB1_1_LDC = MAXDELAY TO         TIMEGRP "TO_SRIPartition_1G1Channel0SRIComPartition_1m_WEB1_1_LDC"         TS_CLK_80MHz DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC (SLICE_X9Y37.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.306ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1 (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.306ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_563_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1 to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y37.DQ       Tcko                  0.198   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<1>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1
    SLICE_X10Y37.A2      net (fanout=2)        0.528   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<1>
    SLICE_X10Y37.A       Tilo                  0.156   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_P_1
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_564_o1
    SLICE_X9Y37.SR       net (fanout=2)        0.269   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_564_o
    SLICE_X9Y37.CLK      Tremck      (-Th)    -0.155   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.306ns (0.509ns logic, 0.797ns route)
                                                       (39.0% logic, 61.0% route)
--------------------------------------------------------------------------------
Slack (hold path):      4.036ns (requirement - (clock path skew + uncertainty - data path))
  Source:               startup_reset (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      4.036ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Destination Clock:    SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_563_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: startup_reset to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y42.DQ      Tcko                  0.200   startup_reset
                                                       startup_reset
    SLICE_X10Y37.A1      net (fanout=405)      3.256   startup_reset
    SLICE_X10Y37.A       Tilo                  0.156   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_P_1
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_564_o1
    SLICE_X9Y37.SR       net (fanout=2)        0.269   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_564_o
    SLICE_X9Y37.CLK      Tremck      (-Th)    -0.155   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.036ns (0.511ns logic, 3.525ns route)
                                                       (12.7% logic, 87.3% route)
--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC (SLICE_X9Y37.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.196ns (data path)
  Source:               SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1 (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC (LATCH)
  Data Path Delay:      1.196ns (Levels of Logic = 1)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns

  Minimum Data Path at Fast Process Corner: SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1 to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y37.DQ       Tcko                  0.198   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<1>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1
    SLICE_X10Y37.A2      net (fanout=2)        0.528   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<1>
    SLICE_X10Y37.AMUX    Tilo                  0.191   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_P_1
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_563_o1
    SLICE_X9Y37.CLK      net (fanout=2)        0.279   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_563_o
    -------------------------------------------------  ---------------------------
    Total                                      1.196ns (0.389ns logic, 0.807ns route)
                                                       (32.5% logic, 67.5% route)
--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC (SLICE_X9Y37.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   3.926ns (data path)
  Source:               startup_reset (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC (LATCH)
  Data Path Delay:      3.926ns (Levels of Logic = 1)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns

  Minimum Data Path at Fast Process Corner: startup_reset to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y42.DQ      Tcko                  0.200   startup_reset
                                                       startup_reset
    SLICE_X10Y37.A1      net (fanout=405)      3.256   startup_reset
    SLICE_X10Y37.AMUX    Tilo                  0.191   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_P_1
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_563_o1
    SLICE_X9Y37.CLK      net (fanout=2)        0.279   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_563_o
    -------------------------------------------------  ---------------------------
    Total                                      3.926ns (0.391ns logic, 3.535ns route)
                                                       (10.0% logic, 90.0% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: OFFSET = IN 25 ns VALID 25 ns BEFORE COMP "g_clk" "RISING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 16 paths analyzed, 15 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   5.860ns.
--------------------------------------------------------------------------------

Paths for end point CNC2_HHB_EtherCAT/LocalBusBridge_1/m_BusDataOut_5 (SLICE_X38Y56.D1), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     19.140ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               iHK_X<5> (PAD)
  Destination:          CNC2_HHB_EtherCAT/LocalBusBridge_1/m_BusDataOut_5 (FF)
  Destination Clock:    BUFG_CLK_40MHz rising at 0.000ns
  Requirement:          25.000ns
  Data Path Delay:      8.206ns (Levels of Logic = 3)
  Clock Path Delay:     2.371ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: iHK_X<5> to CNC2_HHB_EtherCAT/LocalBusBridge_1/m_BusDataOut_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B2.I                 Tiopi                 1.310   iHK_X<5>
                                                       iHK_X<5>
                                                       iHK_X_5_IBUF
                                                       ProtoComp100.IMUX.9
    SLICE_X34Y56.B3      net (fanout=2)        5.374   iHK_X_5_IBUF
    SLICE_X34Y56.BMUX    Tilo                  0.261   CNC2_HHB_EtherCAT/LocalBusBridge_1/_n0142_inv2
                                                       CNC2_HHB_EtherCAT/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT124
    SLICE_X38Y56.D1      net (fanout=1)        0.881   CNC2_HHB_EtherCAT/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT124
    SLICE_X38Y56.CLK     Tas                   0.380   CNC2_HHB_EtherCAT/LocalBusBridge_1/m_BusDataOut<5>
                                                       CNC2_HHB_EtherCAT/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT127_F
                                                       CNC2_HHB_EtherCAT/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT127
                                                       CNC2_HHB_EtherCAT/LocalBusBridge_1/m_BusDataOut_5
    -------------------------------------------------  ---------------------------
    Total                                      8.206ns (1.951ns logic, 6.255ns route)
                                                       (23.8% logic, 76.2% route)

  Minimum Clock Path at Slow Process Corner: g_clk to CNC2_HHB_EtherCAT/LocalBusBridge_1/m_BusDataOut_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A10.I                Tiopi                 1.126   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp100.IMUX.11
    BUFGMUX_X3Y5.I0      net (fanout=2)        0.256   IBUFG_CLK_40MHz
    BUFGMUX_X3Y5.O       Tgi0o                 0.197   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X38Y56.CLK     net (fanout=150)      0.792   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      2.371ns (1.323ns logic, 1.048ns route)
                                                       (55.8% logic, 44.2% route)

--------------------------------------------------------------------------------

Paths for end point EtherCATPartition_inst/Rx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg (SLICE_X33Y15.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     19.418ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               RX_DV1 (PAD)
  Destination:          EtherCATPartition_inst/Rx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg (FF)
  Destination Clock:    BUFG_CLK_80MHz rising at 0.000ns
  Requirement:          25.000ns
  Data Path Delay:      5.970ns (Levels of Logic = 2)
  Clock Path Delay:     0.788ns (Levels of Logic = 4)
  Clock Uncertainty:    0.400ns

  Clock Uncertainty:          0.400ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: RX_DV1 to EtherCATPartition_inst/Rx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    L7.I                 Tiopi                 1.310   RX_DV1
                                                       RX_DV1
                                                       RX_DV1_IBUF
                                                       ProtoComp100.IMUX.29
    SLICE_X32Y15.D4      net (fanout=4)        3.773   RX_DV1_IBUF
    SLICE_X32Y15.DMUX    Tilo                  0.251   EtherCATPartition_inst/RxControl_1/m_Error_Phy
                                                       EtherCATPartition_inst/iECAT_RESET_n_rx_phy_error_OR_673_o1
    SLICE_X33Y15.SR      net (fanout=3)        0.334   EtherCATPartition_inst/iECAT_RESET_n_rx_phy_error_OR_673_o
    SLICE_X33Y15.CLK     Trck                  0.302   EtherCATPartition_inst/Rx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg
                                                       EtherCATPartition_inst/Rx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg
    -------------------------------------------------  ---------------------------
    Total                                      5.970ns (1.863ns logic, 4.107ns route)
                                                       (31.2% logic, 68.8% route)

  Minimum Clock Path at Slow Process Corner: g_clk to EtherCATPartition_inst/Rx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A10.I                Tiopi                 1.126   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp100.IMUX.11
    BUFIO2_X2Y27.I       net (fanout=2)        1.600   IBUFG_CLK_40MHz
    BUFIO2_X2Y27.DIVCLK  Tbufcko_DIVCLK        0.105   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y2.CLKIN       net (fanout=1)        0.562   DCM_SP_inst_40MHz_ML_NEW_DIVCLK
    DCM_X0Y2.CLK2X       Tdmcko_CLK2X         -4.126   DCM_SP_inst_40MHz
                                                       DCM_SP_inst_40MHz
    BUFGMUX_X2Y10.I0     net (fanout=1)        0.542   CLK_80MHz
    BUFGMUX_X2Y10.O      Tgi0o                 0.197   BUFG_inst_80MHz
                                                       BUFG_inst_80MHz
    SLICE_X33Y15.CLK     net (fanout=442)      0.782   BUFG_CLK_80MHz
    -------------------------------------------------  ---------------------------
    Total                                      0.788ns (-2.698ns logic, 3.486ns route)

--------------------------------------------------------------------------------
Slack (setup path):     20.808ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               RX_ER1 (PAD)
  Destination:          EtherCATPartition_inst/Rx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg (FF)
  Destination Clock:    BUFG_CLK_80MHz rising at 0.000ns
  Requirement:          25.000ns
  Data Path Delay:      4.580ns (Levels of Logic = 2)
  Clock Path Delay:     0.788ns (Levels of Logic = 4)
  Clock Uncertainty:    0.400ns

  Clock Uncertainty:          0.400ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: RX_ER1 to EtherCATPartition_inst/Rx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T8.I                 Tiopi                 1.310   RX_ER1
                                                       RX_ER1
                                                       RX_ER1_IBUF
                                                       ProtoComp100.IMUX.28
    SLICE_X32Y15.D3      net (fanout=4)        2.383   RX_ER1_IBUF
    SLICE_X32Y15.DMUX    Tilo                  0.251   EtherCATPartition_inst/RxControl_1/m_Error_Phy
                                                       EtherCATPartition_inst/iECAT_RESET_n_rx_phy_error_OR_673_o1
    SLICE_X33Y15.SR      net (fanout=3)        0.334   EtherCATPartition_inst/iECAT_RESET_n_rx_phy_error_OR_673_o
    SLICE_X33Y15.CLK     Trck                  0.302   EtherCATPartition_inst/Rx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg
                                                       EtherCATPartition_inst/Rx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg
    -------------------------------------------------  ---------------------------
    Total                                      4.580ns (1.863ns logic, 2.717ns route)
                                                       (40.7% logic, 59.3% route)

  Minimum Clock Path at Slow Process Corner: g_clk to EtherCATPartition_inst/Rx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A10.I                Tiopi                 1.126   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp100.IMUX.11
    BUFIO2_X2Y27.I       net (fanout=2)        1.600   IBUFG_CLK_40MHz
    BUFIO2_X2Y27.DIVCLK  Tbufcko_DIVCLK        0.105   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y2.CLKIN       net (fanout=1)        0.562   DCM_SP_inst_40MHz_ML_NEW_DIVCLK
    DCM_X0Y2.CLK2X       Tdmcko_CLK2X         -4.126   DCM_SP_inst_40MHz
                                                       DCM_SP_inst_40MHz
    BUFGMUX_X2Y10.I0     net (fanout=1)        0.542   CLK_80MHz
    BUFGMUX_X2Y10.O      Tgi0o                 0.197   BUFG_inst_80MHz
                                                       BUFG_inst_80MHz
    SLICE_X33Y15.CLK     net (fanout=442)      0.782   BUFG_CLK_80MHz
    -------------------------------------------------  ---------------------------
    Total                                      0.788ns (-2.698ns logic, 3.486ns route)

--------------------------------------------------------------------------------

Paths for end point CNC2_HHB_EtherCAT/LocalBusBridge_1/m_BusDataOut_2 (SLICE_X37Y57.D3), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     19.748ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               iHK_X<2> (PAD)
  Destination:          CNC2_HHB_EtherCAT/LocalBusBridge_1/m_BusDataOut_2 (FF)
  Destination Clock:    BUFG_CLK_40MHz rising at 0.000ns
  Requirement:          25.000ns
  Data Path Delay:      7.593ns (Levels of Logic = 3)
  Clock Path Delay:     2.366ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: iHK_X<2> to CNC2_HHB_EtherCAT/LocalBusBridge_1/m_BusDataOut_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    C1.I                 Tiopi                 1.310   iHK_X<2>
                                                       iHK_X<2>
                                                       iHK_X_2_IBUF
                                                       ProtoComp100.IMUX.6
    SLICE_X29Y59.A3      net (fanout=2)        4.822   iHK_X_2_IBUF
    SLICE_X29Y59.A       Tilo                  0.259   CNC2_HHB_EtherCAT/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT91
                                                       CNC2_HHB_EtherCAT/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT92
    SLICE_X37Y57.D3      net (fanout=1)        0.880   CNC2_HHB_EtherCAT/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT91
    SLICE_X37Y57.CLK     Tas                   0.322   CNC2_HHB_EtherCAT/LocalBusBridge_1/m_BusDataOut<2>
                                                       CNC2_HHB_EtherCAT/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT96
                                                       CNC2_HHB_EtherCAT/LocalBusBridge_1/m_BusDataOut_2
    -------------------------------------------------  ---------------------------
    Total                                      7.593ns (1.891ns logic, 5.702ns route)
                                                       (24.9% logic, 75.1% route)

  Minimum Clock Path at Slow Process Corner: g_clk to CNC2_HHB_EtherCAT/LocalBusBridge_1/m_BusDataOut_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A10.I                Tiopi                 1.126   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp100.IMUX.11
    BUFGMUX_X3Y5.I0      net (fanout=2)        0.256   IBUFG_CLK_40MHz
    BUFGMUX_X3Y5.O       Tgi0o                 0.197   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X37Y57.CLK     net (fanout=150)      0.787   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      2.366ns (1.323ns logic, 1.043ns route)
                                                       (55.9% logic, 44.1% route)

--------------------------------------------------------------------------------

Hold Paths: OFFSET = IN 25 ns VALID 25 ns BEFORE COMP "g_clk" "RISING";
--------------------------------------------------------------------------------

Paths for end point MPGB_Filter/m_stack_0 (SLICE_X45Y17.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.111ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               iMPG_B (PAD)
  Destination:          MPGB_Filter/m_stack_0 (FF)
  Destination Clock:    BUFG_CLK_40MHz rising at 0.000ns
  Requirement:          0.000ns
  Data Path Delay:      3.421ns (Levels of Logic = 1)
  Clock Path Delay:     3.285ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: iMPG_B to MPGB_Filter/m_stack_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P9.I                 Tiopi                 1.126   iMPG_B
                                                       iMPG_B
                                                       iMPG_B_IBUF
                                                       ProtoComp100.IMUX.31
    SLICE_X45Y17.AX      net (fanout=1)        2.247   iMPG_B_IBUF
    SLICE_X45Y17.CLK     Tckdi       (-Th)    -0.048   MPGB_Filter/m_stack<2>
                                                       MPGB_Filter/m_stack_0
    -------------------------------------------------  ---------------------------
    Total                                      3.421ns (1.174ns logic, 2.247ns route)
                                                       (34.3% logic, 65.7% route)

  Maximum Clock Path at Slow Process Corner: g_clk to MPGB_Filter/m_stack_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A10.I                Tiopi                 1.310   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp100.IMUX.11
    BUFGMUX_X3Y5.I0      net (fanout=2)        0.649   IBUFG_CLK_40MHz
    BUFGMUX_X3Y5.O       Tgi0o                 0.209   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X45Y17.CLK     net (fanout=150)      1.117   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      3.285ns (1.519ns logic, 1.766ns route)
                                                       (46.2% logic, 53.8% route)

--------------------------------------------------------------------------------

Paths for end point LocalBusBridgeAleDec_inst/m_ClientCSn (SLICE_X53Y55.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.290ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               lb_cs_n (PAD)
  Destination:          LocalBusBridgeAleDec_inst/m_ClientCSn (FF)
  Destination Clock:    BUFG_CLK_80MHz rising at 0.000ns
  Requirement:          0.000ns
  Data Path Delay:      1.771ns (Levels of Logic = 1)
  Clock Path Delay:     1.081ns (Levels of Logic = 4)
  Clock Uncertainty:    0.400ns

  Clock Uncertainty:          0.400ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: lb_cs_n to LocalBusBridgeAleDec_inst/m_ClientCSn
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    C15.I                Tiopi                 0.763   lb_cs_n
                                                       lb_cs_n
                                                       lb_cs_n_IBUF
                                                       ProtoComp100.IMUX.10
    SLICE_X53Y55.DX      net (fanout=2)        0.949   lb_cs_n_IBUF
    SLICE_X53Y55.CLK     Tckdi       (-Th)    -0.059   LocalBusBridgeAleDec_inst/m_ClientCSn
                                                       LocalBusBridgeAleDec_inst/m_ClientCSn
    -------------------------------------------------  ---------------------------
    Total                                      1.771ns (0.822ns logic, 0.949ns route)
                                                       (46.4% logic, 53.6% route)

  Maximum Clock Path at Fast Process Corner: g_clk to LocalBusBridgeAleDec_inst/m_ClientCSn
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A10.I                Tiopi                 0.887   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp100.IMUX.11
    BUFIO2_X2Y27.I       net (fanout=2)        1.213   IBUFG_CLK_40MHz
    BUFIO2_X2Y27.DIVCLK  Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y2.CLKIN       net (fanout=1)        0.391   DCM_SP_inst_40MHz_ML_NEW_DIVCLK
    DCM_X0Y2.CLK2X       Tdmcko_CLK2X         -2.533   DCM_SP_inst_40MHz
                                                       DCM_SP_inst_40MHz
    BUFGMUX_X2Y10.I0     net (fanout=1)        0.291   CLK_80MHz
    BUFGMUX_X2Y10.O      Tgi0o                 0.063   BUFG_inst_80MHz
                                                       BUFG_inst_80MHz
    SLICE_X53Y55.CLK     net (fanout=442)      0.639   BUFG_CLK_80MHz
    -------------------------------------------------  ---------------------------
    Total                                      1.081ns (-1.453ns logic, 2.534ns route)

--------------------------------------------------------------------------------

Paths for end point ESTOP2_Filter/m_stack_0 (SLICE_X6Y60.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.553ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               iE_stop<1> (PAD)
  Destination:          ESTOP2_Filter/m_stack_0 (FF)
  Destination Clock:    BUFG_CLK_40MHz rising at 0.000ns
  Requirement:          0.000ns
  Data Path Delay:      2.704ns (Levels of Logic = 1)
  Clock Path Delay:     2.126ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: iE_stop<1> to ESTOP2_Filter/m_stack_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A3.I                 Tiopi                 0.763   iE_stop<1>
                                                       iE_stop<1>
                                                       iE_stop_1_IBUF
                                                       ProtoComp100.IMUX.34
    SLICE_X6Y60.AX       net (fanout=1)        1.900   iE_stop_1_IBUF
    SLICE_X6Y60.CLK      Tckdi       (-Th)    -0.041   ESTOP2_Filter/m_stack<2>
                                                       ESTOP2_Filter/m_stack_0
    -------------------------------------------------  ---------------------------
    Total                                      2.704ns (0.804ns logic, 1.900ns route)
                                                       (29.7% logic, 70.3% route)

  Maximum Clock Path at Fast Process Corner: g_clk to ESTOP2_Filter/m_stack_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A10.I                Tiopi                 0.887   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp100.IMUX.11
    BUFGMUX_X3Y5.I0      net (fanout=2)        0.461   IBUFG_CLK_40MHz
    BUFGMUX_X3Y5.O       Tgi0o                 0.063   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X6Y60.CLK      net (fanout=150)      0.715   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      2.126ns (0.950ns logic, 1.176ns route)
                                                       (44.7% logic, 55.3% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: OFFSET = OUT 25 ns AFTER COMP "g_clk";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 52 paths analyzed, 16 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is  11.811ns.
--------------------------------------------------------------------------------

Paths for end point oHK_Y<0> (N1.PAD), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  13.189ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               CNC2_HHB_EtherCAT/LIO_Partition_1/iScanOutTrig_IBUS_CLK_DFF_206 (FF)
  Destination:          oHK_Y<0> (PAD)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Requirement:          25.000ns
  Data Path Delay:      8.438ns (Levels of Logic = 2)
  Clock Path Delay:     3.348ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: g_clk to CNC2_HHB_EtherCAT/LIO_Partition_1/iScanOutTrig_IBUS_CLK_DFF_206
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A10.I                Tiopi                 1.310   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp100.IMUX.11
    BUFGMUX_X3Y5.I0      net (fanout=2)        0.649   IBUFG_CLK_40MHz
    BUFGMUX_X3Y5.O       Tgi0o                 0.209   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X12Y52.CLK     net (fanout=150)      1.180   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      3.348ns (1.519ns logic, 1.829ns route)
                                                       (45.4% logic, 54.6% route)

  Maximum Data Path at Slow Process Corner: CNC2_HHB_EtherCAT/LIO_Partition_1/iScanOutTrig_IBUS_CLK_DFF_206 to oHK_Y<0>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y52.AQ      Tcko                  0.408   CNC2_HHB_EtherCAT/LIO_Partition_1/iScanOutTrig_IBUS_CLK_DFF_206
                                                       CNC2_HHB_EtherCAT/LIO_Partition_1/iScanOutTrig_IBUS_CLK_DFF_206
    SLICE_X1Y43.A3       net (fanout=13)       1.879   CNC2_HHB_EtherCAT/LIO_Partition_1/iScanOutTrig_IBUS_CLK_DFF_206
    SLICE_X1Y43.A        Tilo                  0.259   CNC2_HHB_EtherCAT/LIO_Partition_1/iScanOutTrig_IBUS_CLK_DFF_206_inv
                                                       CNC2_HHB_EtherCAT/LIO_Partition_1/iScanOutTrig_IBUS_CLK_DFF_206_inv1_INV_0
    N1.T                 net (fanout=12)       3.511   CNC2_HHB_EtherCAT/LIO_Partition_1/iScanOutTrig_IBUS_CLK_DFF_206_inv
    N1.PAD               Tiotp                 2.381   oHK_Y<0>
                                                       oHK_Y_0_OBUFT
                                                       oHK_Y<0>
    -------------------------------------------------  ---------------------------
    Total                                      8.438ns (3.048ns logic, 5.390ns route)
                                                       (36.1% logic, 63.9% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  15.043ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               CNC2_HHB_EtherCAT/LIO_Partition_1/m_LIO_DO_56 (FF)
  Destination:          oHK_Y<0> (PAD)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Requirement:          25.000ns
  Data Path Delay:      6.579ns (Levels of Logic = 1)
  Clock Path Delay:     3.353ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: g_clk to CNC2_HHB_EtherCAT/LIO_Partition_1/m_LIO_DO_56
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A10.I                Tiopi                 1.310   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp100.IMUX.11
    BUFGMUX_X3Y5.I0      net (fanout=2)        0.649   IBUFG_CLK_40MHz
    BUFGMUX_X3Y5.O       Tgi0o                 0.209   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X13Y48.CLK     net (fanout=150)      1.185   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      3.353ns (1.519ns logic, 1.834ns route)
                                                       (45.3% logic, 54.7% route)

  Maximum Data Path at Slow Process Corner: CNC2_HHB_EtherCAT/LIO_Partition_1/m_LIO_DO_56 to oHK_Y<0>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y48.DQ      Tcko                  0.391   CNC2_HHB_EtherCAT/LIO_Partition_1/m_LIO_DO<56>
                                                       CNC2_HHB_EtherCAT/LIO_Partition_1/m_LIO_DO_56
    N1.O                 net (fanout=2)        3.807   CNC2_HHB_EtherCAT/LIO_Partition_1/m_LIO_DO<56>
    N1.PAD               Tioop                 2.381   oHK_Y<0>
                                                       oHK_Y_0_OBUFT
                                                       oHK_Y<0>
    -------------------------------------------------  ---------------------------
    Total                                      6.579ns (2.772ns logic, 3.807ns route)
                                                       (42.1% logic, 57.9% route)

--------------------------------------------------------------------------------

Paths for end point oHK_Y<1> (M1.PAD), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  13.536ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               CNC2_HHB_EtherCAT/LIO_Partition_1/iScanOutTrig_IBUS_CLK_DFF_206 (FF)
  Destination:          oHK_Y<1> (PAD)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Requirement:          25.000ns
  Data Path Delay:      8.091ns (Levels of Logic = 2)
  Clock Path Delay:     3.348ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: g_clk to CNC2_HHB_EtherCAT/LIO_Partition_1/iScanOutTrig_IBUS_CLK_DFF_206
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A10.I                Tiopi                 1.310   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp100.IMUX.11
    BUFGMUX_X3Y5.I0      net (fanout=2)        0.649   IBUFG_CLK_40MHz
    BUFGMUX_X3Y5.O       Tgi0o                 0.209   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X12Y52.CLK     net (fanout=150)      1.180   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      3.348ns (1.519ns logic, 1.829ns route)
                                                       (45.4% logic, 54.6% route)

  Maximum Data Path at Slow Process Corner: CNC2_HHB_EtherCAT/LIO_Partition_1/iScanOutTrig_IBUS_CLK_DFF_206 to oHK_Y<1>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y52.AQ      Tcko                  0.408   CNC2_HHB_EtherCAT/LIO_Partition_1/iScanOutTrig_IBUS_CLK_DFF_206
                                                       CNC2_HHB_EtherCAT/LIO_Partition_1/iScanOutTrig_IBUS_CLK_DFF_206
    SLICE_X1Y43.A3       net (fanout=13)       1.879   CNC2_HHB_EtherCAT/LIO_Partition_1/iScanOutTrig_IBUS_CLK_DFF_206
    SLICE_X1Y43.A        Tilo                  0.259   CNC2_HHB_EtherCAT/LIO_Partition_1/iScanOutTrig_IBUS_CLK_DFF_206_inv
                                                       CNC2_HHB_EtherCAT/LIO_Partition_1/iScanOutTrig_IBUS_CLK_DFF_206_inv1_INV_0
    M1.T                 net (fanout=12)       3.164   CNC2_HHB_EtherCAT/LIO_Partition_1/iScanOutTrig_IBUS_CLK_DFF_206_inv
    M1.PAD               Tiotp                 2.381   oHK_Y<1>
                                                       oHK_Y_1_OBUFT
                                                       oHK_Y<1>
    -------------------------------------------------  ---------------------------
    Total                                      8.091ns (3.048ns logic, 5.043ns route)
                                                       (37.7% logic, 62.3% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  15.082ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               CNC2_HHB_EtherCAT/LIO_Partition_1/m_LIO_DO_57 (FF)
  Destination:          oHK_Y<1> (PAD)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Requirement:          25.000ns
  Data Path Delay:      6.532ns (Levels of Logic = 1)
  Clock Path Delay:     3.361ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: g_clk to CNC2_HHB_EtherCAT/LIO_Partition_1/m_LIO_DO_57
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A10.I                Tiopi                 1.310   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp100.IMUX.11
    BUFGMUX_X3Y5.I0      net (fanout=2)        0.649   IBUFG_CLK_40MHz
    BUFGMUX_X3Y5.O       Tgi0o                 0.209   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X14Y46.CLK     net (fanout=150)      1.193   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      3.361ns (1.519ns logic, 1.842ns route)
                                                       (45.2% logic, 54.8% route)

  Maximum Data Path at Slow Process Corner: CNC2_HHB_EtherCAT/LIO_Partition_1/m_LIO_DO_57 to oHK_Y<1>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y46.AQ      Tcko                  0.447   CNC2_HHB_EtherCAT/LIO_Partition_1/m_LIO_DO<60>
                                                       CNC2_HHB_EtherCAT/LIO_Partition_1/m_LIO_DO_57
    M1.O                 net (fanout=2)        3.704   CNC2_HHB_EtherCAT/LIO_Partition_1/m_LIO_DO<57>
    M1.PAD               Tioop                 2.381   oHK_Y<1>
                                                       oHK_Y_1_OBUFT
                                                       oHK_Y<1>
    -------------------------------------------------  ---------------------------
    Total                                      6.532ns (2.828ns logic, 3.704ns route)
                                                       (43.3% logic, 56.7% route)

--------------------------------------------------------------------------------

Paths for end point oHK_Y<2> (M2.PAD), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  13.536ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               CNC2_HHB_EtherCAT/LIO_Partition_1/iScanOutTrig_IBUS_CLK_DFF_206 (FF)
  Destination:          oHK_Y<2> (PAD)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Requirement:          25.000ns
  Data Path Delay:      8.091ns (Levels of Logic = 2)
  Clock Path Delay:     3.348ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: g_clk to CNC2_HHB_EtherCAT/LIO_Partition_1/iScanOutTrig_IBUS_CLK_DFF_206
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A10.I                Tiopi                 1.310   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp100.IMUX.11
    BUFGMUX_X3Y5.I0      net (fanout=2)        0.649   IBUFG_CLK_40MHz
    BUFGMUX_X3Y5.O       Tgi0o                 0.209   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X12Y52.CLK     net (fanout=150)      1.180   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      3.348ns (1.519ns logic, 1.829ns route)
                                                       (45.4% logic, 54.6% route)

  Maximum Data Path at Slow Process Corner: CNC2_HHB_EtherCAT/LIO_Partition_1/iScanOutTrig_IBUS_CLK_DFF_206 to oHK_Y<2>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y52.AQ      Tcko                  0.408   CNC2_HHB_EtherCAT/LIO_Partition_1/iScanOutTrig_IBUS_CLK_DFF_206
                                                       CNC2_HHB_EtherCAT/LIO_Partition_1/iScanOutTrig_IBUS_CLK_DFF_206
    SLICE_X1Y43.A3       net (fanout=13)       1.879   CNC2_HHB_EtherCAT/LIO_Partition_1/iScanOutTrig_IBUS_CLK_DFF_206
    SLICE_X1Y43.A        Tilo                  0.259   CNC2_HHB_EtherCAT/LIO_Partition_1/iScanOutTrig_IBUS_CLK_DFF_206_inv
                                                       CNC2_HHB_EtherCAT/LIO_Partition_1/iScanOutTrig_IBUS_CLK_DFF_206_inv1_INV_0
    M2.T                 net (fanout=12)       3.164   CNC2_HHB_EtherCAT/LIO_Partition_1/iScanOutTrig_IBUS_CLK_DFF_206_inv
    M2.PAD               Tiotp                 2.381   oHK_Y<2>
                                                       oHK_Y_2_OBUFT
                                                       oHK_Y<2>
    -------------------------------------------------  ---------------------------
    Total                                      8.091ns (3.048ns logic, 5.043ns route)
                                                       (37.7% logic, 62.3% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  15.075ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               CNC2_HHB_EtherCAT/LIO_Partition_1/m_LIO_DO_58 (FF)
  Destination:          oHK_Y<2> (PAD)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Requirement:          25.000ns
  Data Path Delay:      6.539ns (Levels of Logic = 1)
  Clock Path Delay:     3.361ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: g_clk to CNC2_HHB_EtherCAT/LIO_Partition_1/m_LIO_DO_58
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A10.I                Tiopi                 1.310   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp100.IMUX.11
    BUFGMUX_X3Y5.I0      net (fanout=2)        0.649   IBUFG_CLK_40MHz
    BUFGMUX_X3Y5.O       Tgi0o                 0.209   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X14Y46.CLK     net (fanout=150)      1.193   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      3.361ns (1.519ns logic, 1.842ns route)
                                                       (45.2% logic, 54.8% route)

  Maximum Data Path at Slow Process Corner: CNC2_HHB_EtherCAT/LIO_Partition_1/m_LIO_DO_58 to oHK_Y<2>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y46.BQ      Tcko                  0.447   CNC2_HHB_EtherCAT/LIO_Partition_1/m_LIO_DO<60>
                                                       CNC2_HHB_EtherCAT/LIO_Partition_1/m_LIO_DO_58
    M2.O                 net (fanout=2)        3.711   CNC2_HHB_EtherCAT/LIO_Partition_1/m_LIO_DO<58>
    M2.PAD               Tioop                 2.381   oHK_Y<2>
                                                       oHK_Y_2_OBUFT
                                                       oHK_Y<2>
    -------------------------------------------------  ---------------------------
    Total                                      6.539ns (2.828ns logic, 3.711ns route)
                                                       (43.2% logic, 56.8% route)

--------------------------------------------------------------------------------

Fastest Paths: OFFSET = OUT 25 ns AFTER COMP "g_clk";
--------------------------------------------------------------------------------

Paths for end point SRI_TX<0> (E1.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest paths):  3.066ns (clock arrival + clock path + data path - uncertainty)
  Source:               SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_BitData (FF)
  Destination:          SRI_TX<0> (PAD)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Data Path Delay:      2.857ns (Levels of Logic = 1)
  Clock Path Delay:     0.609ns (Levels of Logic = 4)
  Clock Uncertainty:    0.400ns

  Clock Uncertainty:          0.400ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Minimum Clock Path at Fast Process Corner: g_clk to SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_BitData
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A10.I                Tiopi                 0.763   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp100.IMUX.11
    BUFIO2_X2Y27.I       net (fanout=2)        1.151   IBUFG_CLK_40MHz
    BUFIO2_X2Y27.DIVCLK  Tbufcko_DIVCLK        0.122   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y2.CLKIN       net (fanout=1)        0.342   DCM_SP_inst_40MHz_ML_NEW_DIVCLK
    DCM_X0Y2.CLK2X       Tdmcko_CLK2X         -2.783   DCM_SP_inst_40MHz
                                                       DCM_SP_inst_40MHz
    BUFGMUX_X2Y10.I0     net (fanout=1)        0.265   CLK_80MHz
    BUFGMUX_X2Y10.O      Tgi0o                 0.059   BUFG_inst_80MHz
                                                       BUFG_inst_80MHz
    SLICE_X3Y40.CLK      net (fanout=442)      0.690   BUFG_CLK_80MHz
    -------------------------------------------------  ---------------------------
    Total                                      0.609ns (-1.839ns logic, 2.448ns route)

  Minimum Data Path at Fast Process Corner: SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_BitData to SRI_TX<0>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y40.DQ       Tcko                  0.198   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_BitData
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_BitData
    E1.O                 net (fanout=1)        1.263   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_BitData
    E1.PAD               Tioop                 1.396   SRI_TX<0>
                                                       SRI_TX_0_OBUF
                                                       SRI_TX<0>
    -------------------------------------------------  ---------------------------
    Total                                      2.857ns (1.594ns logic, 1.263ns route)
                                                       (55.8% logic, 44.2% route)

--------------------------------------------------------------------------------

Paths for end point SRI_RTS<0> (F1.PAD), 2 paths
--------------------------------------------------------------------------------
Delay (fastest paths):  4.310ns (clock arrival + clock path + data path - uncertainty)
  Source:               SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_State (FF)
  Destination:          SRI_RTS<0> (PAD)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Data Path Delay:      4.127ns (Levels of Logic = 2)
  Clock Path Delay:     0.583ns (Levels of Logic = 4)
  Clock Uncertainty:    0.400ns

  Clock Uncertainty:          0.400ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Minimum Clock Path at Fast Process Corner: g_clk to SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_State
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A10.I                Tiopi                 0.763   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp100.IMUX.11
    BUFIO2_X2Y27.I       net (fanout=2)        1.151   IBUFG_CLK_40MHz
    BUFIO2_X2Y27.DIVCLK  Tbufcko_DIVCLK        0.122   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y2.CLKIN       net (fanout=1)        0.342   DCM_SP_inst_40MHz_ML_NEW_DIVCLK
    DCM_X0Y2.CLK2X       Tdmcko_CLK2X         -2.783   DCM_SP_inst_40MHz
                                                       DCM_SP_inst_40MHz
    BUFGMUX_X2Y10.I0     net (fanout=1)        0.265   CLK_80MHz
    BUFGMUX_X2Y10.O      Tgi0o                 0.059   BUFG_inst_80MHz
                                                       BUFG_inst_80MHz
    SLICE_X5Y49.CLK      net (fanout=442)      0.664   BUFG_CLK_80MHz
    -------------------------------------------------  ---------------------------
    Total                                      0.583ns (-1.839ns logic, 2.422ns route)

  Minimum Data Path at Fast Process Corner: SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_State to SRI_RTS<0>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y49.AQ       Tcko                  0.198   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_State
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_State
    SLICE_X2Y36.A1       net (fanout=56)       1.330   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_State
    SLICE_X2Y36.A        Tilo                  0.156   SRI_RTS_0_OBUF
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/oDataDir1
    F1.O                 net (fanout=1)        1.047   SRI_RTS_0_OBUF
    F1.PAD               Tioop                 1.396   SRI_RTS<0>
                                                       SRI_RTS_0_OBUF
                                                       SRI_RTS<0>
    -------------------------------------------------  ---------------------------
    Total                                      4.127ns (1.750ns logic, 2.377ns route)
                                                       (42.4% logic, 57.6% route)

--------------------------------------------------------------------------------
Delay (fastest paths):  3.927ns (clock arrival + clock path + data path - uncertainty)
  Source:               SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_State_FSM_FFd3 (FF)
  Destination:          SRI_RTS<0> (PAD)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Data Path Delay:      3.766ns (Levels of Logic = 2)
  Clock Path Delay:     0.561ns (Levels of Logic = 4)
  Clock Uncertainty:    0.400ns

  Clock Uncertainty:          0.400ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Minimum Clock Path at Fast Process Corner: g_clk to SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_State_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A10.I                Tiopi                 0.763   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp100.IMUX.11
    BUFIO2_X2Y27.I       net (fanout=2)        1.151   IBUFG_CLK_40MHz
    BUFIO2_X2Y27.DIVCLK  Tbufcko_DIVCLK        0.122   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y2.CLKIN       net (fanout=1)        0.342   DCM_SP_inst_40MHz_ML_NEW_DIVCLK
    DCM_X0Y2.CLK2X       Tdmcko_CLK2X         -2.783   DCM_SP_inst_40MHz
                                                       DCM_SP_inst_40MHz
    BUFGMUX_X2Y10.I0     net (fanout=1)        0.265   CLK_80MHz
    BUFGMUX_X2Y10.O      Tgi0o                 0.059   BUFG_inst_80MHz
                                                       BUFG_inst_80MHz
    SLICE_X8Y38.CLK      net (fanout=442)      0.642   BUFG_CLK_80MHz
    -------------------------------------------------  ---------------------------
    Total                                      0.561ns (-1.839ns logic, 2.400ns route)

  Minimum Data Path at Fast Process Corner: SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_State_FSM_FFd3 to SRI_RTS<0>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y38.CQ       Tcko                  0.200   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_State_FSM_FFd3
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_State_FSM_FFd3
    SLICE_X2Y36.A3       net (fanout=75)       0.967   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_State_FSM_FFd3
    SLICE_X2Y36.A        Tilo                  0.156   SRI_RTS_0_OBUF
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/oDataDir1
    F1.O                 net (fanout=1)        1.047   SRI_RTS_0_OBUF
    F1.PAD               Tioop                 1.396   SRI_RTS<0>
                                                       SRI_RTS_0_OBUF
                                                       SRI_RTS<0>
    -------------------------------------------------  ---------------------------
    Total                                      3.766ns (1.752ns logic, 2.014ns route)
                                                       (46.5% logic, 53.5% route)

--------------------------------------------------------------------------------

Paths for end point oHK_Y<9> (H3.PAD), 2 paths
--------------------------------------------------------------------------------
Delay (fastest paths):  5.283ns (clock arrival + clock path + data path - uncertainty)
  Source:               CNC2_HHB_EtherCAT/LIO_Partition_1/iScanOutTrig_IBUS_CLK_DFF_206 (FF)
  Destination:          oHK_Y<9> (PAD)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Data Path Delay:      3.727ns (Levels of Logic = 2)
  Clock Path Delay:     1.581ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Clock Path at Fast Process Corner: g_clk to CNC2_HHB_EtherCAT/LIO_Partition_1/iScanOutTrig_IBUS_CLK_DFF_206
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A10.I                Tiopi                 0.763   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp100.IMUX.11
    BUFGMUX_X3Y5.I0      net (fanout=2)        0.149   IBUFG_CLK_40MHz
    BUFGMUX_X3Y5.O       Tgi0o                 0.059   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X12Y52.CLK     net (fanout=150)      0.610   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      1.581ns (0.822ns logic, 0.759ns route)
                                                       (52.0% logic, 48.0% route)

  Minimum Data Path at Fast Process Corner: CNC2_HHB_EtherCAT/LIO_Partition_1/iScanOutTrig_IBUS_CLK_DFF_206 to oHK_Y<9>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y52.AQ      Tcko                  0.200   CNC2_HHB_EtherCAT/LIO_Partition_1/iScanOutTrig_IBUS_CLK_DFF_206
                                                       CNC2_HHB_EtherCAT/LIO_Partition_1/iScanOutTrig_IBUS_CLK_DFF_206
    SLICE_X1Y43.A3       net (fanout=13)       1.165   CNC2_HHB_EtherCAT/LIO_Partition_1/iScanOutTrig_IBUS_CLK_DFF_206
    SLICE_X1Y43.A        Tilo                  0.156   CNC2_HHB_EtherCAT/LIO_Partition_1/iScanOutTrig_IBUS_CLK_DFF_206_inv
                                                       CNC2_HHB_EtherCAT/LIO_Partition_1/iScanOutTrig_IBUS_CLK_DFF_206_inv1_INV_0
    H3.T                 net (fanout=12)       0.810   CNC2_HHB_EtherCAT/LIO_Partition_1/iScanOutTrig_IBUS_CLK_DFF_206_inv
    H3.PAD               Tiotp                 1.396   oHK_Y<9>
                                                       oHK_Y_9_OBUFT
                                                       oHK_Y<9>
    -------------------------------------------------  ---------------------------
    Total                                      3.727ns (1.752ns logic, 1.975ns route)
                                                       (47.0% logic, 53.0% route)

--------------------------------------------------------------------------------
Delay (fastest paths):  4.748ns (clock arrival + clock path + data path - uncertainty)
  Source:               CNC2_HHB_EtherCAT/LIO_Partition_1/m_LIO_DO_51 (FF)
  Destination:          oHK_Y<9> (PAD)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Data Path Delay:      3.187ns (Levels of Logic = 1)
  Clock Path Delay:     1.586ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Clock Path at Fast Process Corner: g_clk to CNC2_HHB_EtherCAT/LIO_Partition_1/m_LIO_DO_51
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A10.I                Tiopi                 0.763   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp100.IMUX.11
    BUFGMUX_X3Y5.I0      net (fanout=2)        0.149   IBUFG_CLK_40MHz
    BUFGMUX_X3Y5.O       Tgi0o                 0.059   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X13Y48.CLK     net (fanout=150)      0.615   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      1.586ns (0.822ns logic, 0.764ns route)
                                                       (51.8% logic, 48.2% route)

  Minimum Data Path at Fast Process Corner: CNC2_HHB_EtherCAT/LIO_Partition_1/m_LIO_DO_51 to oHK_Y<9>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y48.AQ      Tcko                  0.198   CNC2_HHB_EtherCAT/LIO_Partition_1/m_LIO_DO<56>
                                                       CNC2_HHB_EtherCAT/LIO_Partition_1/m_LIO_DO_51
    H3.O                 net (fanout=2)        1.593   CNC2_HHB_EtherCAT/LIO_Partition_1/m_LIO_DO<51>
    H3.PAD               Tioop                 1.396   oHK_Y<9>
                                                       oHK_Y_9_OBUFT
                                                       oHK_Y<9>
    -------------------------------------------------  ---------------------------
    Total                                      3.187ns (1.594ns logic, 1.593ns route)
                                                       (50.0% logic, 50.0% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: OFFSET = OUT 10 ns AFTER COMP "TX_CLK1";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 5 paths analyzed, 5 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is   6.416ns.
--------------------------------------------------------------------------------

Paths for end point TXD1T0 (M6.PAD), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  3.584ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/GMII_MII_TX_GEN/GMII_TXD_TO_PHY_0 (FF)
  Destination:          TXD1T0 (PAD)
  Source Clock:         BUFG_Tx_CLK_25MHz_FB rising at 0.000ns
  Requirement:          10.000ns
  Data Path Delay:      5.200ns (Levels of Logic = 1)
  Clock Path Delay:     0.941ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Clock Path at Slow Process Corner: TX_CLK1 to EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/GMII_MII_TX_GEN/GMII_TXD_TO_PHY_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    M7.I                 Tiopi                 1.310   TX_CLK1
                                                       TX_CLK1
                                                       IBUFG_inst_TX_CLK
                                                       ProtoComp100.IMUX.1
    BUFIO2_X1Y1.I        net (fanout=1)        1.846   IBUFG_CLK_Tx_25MHz
    BUFIO2_X1Y1.DIVCLK   Tbufcko_DIVCLK        0.111   SP6_BUFIO_INSERT_ML_BUFIO2_2
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_2
    DCM_X0Y1.CLKIN       net (fanout=1)        0.646   DCM_SP_inst_Tx_CLK_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -5.069   DCM_SP_inst_Tx_CLK
                                                       DCM_SP_inst_Tx_CLK
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.699   CLK_Tx25MHz_DCM
    BUFGMUX_X3Y13.O      Tgi0o                 0.209   BUFG_inst_Tx_FB
                                                       BUFG_inst_Tx_FB
    SLICE_X15Y2.CLK      net (fanout=133)      1.189   BUFG_Tx_CLK_25MHz_FB
    -------------------------------------------------  ---------------------------
    Total                                      0.941ns (-3.439ns logic, 4.380ns route)

  Maximum Data Path at Slow Process Corner: EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/GMII_MII_TX_GEN/GMII_TXD_TO_PHY_0 to TXD1T0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y2.BQ       Tcko                  0.391   TXD1T2_OBUF
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/GMII_MII_TX_GEN/GMII_TXD_TO_PHY_0
    M6.O                 net (fanout=1)        2.428   TXD1T0_OBUF
    M6.PAD               Tioop                 2.381   TXD1T0
                                                       TXD1T0_OBUF
                                                       TXD1T0
    -------------------------------------------------  ---------------------------
    Total                                      5.200ns (2.772ns logic, 2.428ns route)
                                                       (53.3% logic, 46.7% route)

--------------------------------------------------------------------------------

Paths for end point TX_EN1 (N6.PAD), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  3.816ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/GMII_MII_TX_GEN/GMII_TX_EN_TO_PHY (FF)
  Destination:          TX_EN1 (PAD)
  Source Clock:         BUFG_Tx_CLK_25MHz_FB rising at 0.000ns
  Requirement:          10.000ns
  Data Path Delay:      4.913ns (Levels of Logic = 1)
  Clock Path Delay:     0.996ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Clock Path at Slow Process Corner: TX_CLK1 to EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/GMII_MII_TX_GEN/GMII_TX_EN_TO_PHY
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    M7.I                 Tiopi                 1.310   TX_CLK1
                                                       TX_CLK1
                                                       IBUFG_inst_TX_CLK
                                                       ProtoComp100.IMUX.1
    BUFIO2_X1Y1.I        net (fanout=1)        1.846   IBUFG_CLK_Tx_25MHz
    BUFIO2_X1Y1.DIVCLK   Tbufcko_DIVCLK        0.111   SP6_BUFIO_INSERT_ML_BUFIO2_2
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_2
    DCM_X0Y1.CLKIN       net (fanout=1)        0.646   DCM_SP_inst_Tx_CLK_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -5.069   DCM_SP_inst_Tx_CLK
                                                       DCM_SP_inst_Tx_CLK
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.699   CLK_Tx25MHz_DCM
    BUFGMUX_X3Y13.O      Tgi0o                 0.209   BUFG_inst_Tx_FB
                                                       BUFG_inst_Tx_FB
    SLICE_X6Y2.CLK       net (fanout=133)      1.244   BUFG_Tx_CLK_25MHz_FB
    -------------------------------------------------  ---------------------------
    Total                                      0.996ns (-3.439ns logic, 4.435ns route)

  Maximum Data Path at Slow Process Corner: EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/GMII_MII_TX_GEN/GMII_TX_EN_TO_PHY to TX_EN1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y2.BQ        Tcko                  0.447   TX_EN1_OBUF
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/GMII_MII_TX_GEN/GMII_TX_EN_TO_PHY
    N6.O                 net (fanout=1)        2.085   TX_EN1_OBUF
    N6.PAD               Tioop                 2.381   TX_EN1
                                                       TX_EN1_OBUF
                                                       TX_EN1
    -------------------------------------------------  ---------------------------
    Total                                      4.913ns (2.828ns logic, 2.085ns route)
                                                       (57.6% logic, 42.4% route)

--------------------------------------------------------------------------------

Paths for end point TXD1T3 (T6.PAD), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  4.257ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/GMII_MII_TX_GEN/GMII_TXD_TO_PHY_3 (FF)
  Destination:          TXD1T3 (PAD)
  Source Clock:         BUFG_Tx_CLK_25MHz_FB rising at 0.000ns
  Requirement:          10.000ns
  Data Path Delay:      4.527ns (Levels of Logic = 1)
  Clock Path Delay:     0.941ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Clock Path at Slow Process Corner: TX_CLK1 to EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/GMII_MII_TX_GEN/GMII_TXD_TO_PHY_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    M7.I                 Tiopi                 1.310   TX_CLK1
                                                       TX_CLK1
                                                       IBUFG_inst_TX_CLK
                                                       ProtoComp100.IMUX.1
    BUFIO2_X1Y1.I        net (fanout=1)        1.846   IBUFG_CLK_Tx_25MHz
    BUFIO2_X1Y1.DIVCLK   Tbufcko_DIVCLK        0.111   SP6_BUFIO_INSERT_ML_BUFIO2_2
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_2
    DCM_X0Y1.CLKIN       net (fanout=1)        0.646   DCM_SP_inst_Tx_CLK_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -5.069   DCM_SP_inst_Tx_CLK
                                                       DCM_SP_inst_Tx_CLK
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.699   CLK_Tx25MHz_DCM
    BUFGMUX_X3Y13.O      Tgi0o                 0.209   BUFG_inst_Tx_FB
                                                       BUFG_inst_Tx_FB
    SLICE_X15Y2.CLK      net (fanout=133)      1.189   BUFG_Tx_CLK_25MHz_FB
    -------------------------------------------------  ---------------------------
    Total                                      0.941ns (-3.439ns logic, 4.380ns route)

  Maximum Data Path at Slow Process Corner: EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/GMII_MII_TX_GEN/GMII_TXD_TO_PHY_3 to TXD1T3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y2.DMUX     Tshcko                0.461   TXD1T2_OBUF
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/GMII_MII_TX_GEN/GMII_TXD_TO_PHY_3
    T6.O                 net (fanout=1)        1.685   TXD1T3_OBUF
    T6.PAD               Tioop                 2.381   TXD1T3
                                                       TXD1T3_OBUF
                                                       TXD1T3
    -------------------------------------------------  ---------------------------
    Total                                      4.527ns (2.842ns logic, 1.685ns route)
                                                       (62.8% logic, 37.2% route)

--------------------------------------------------------------------------------

Fastest Paths: OFFSET = OUT 10 ns AFTER COMP "TX_CLK1";
--------------------------------------------------------------------------------

Paths for end point TXD1T2 (N5.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest paths):  3.007ns (clock arrival + clock path + data path - uncertainty)
  Source:               EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/GMII_MII_TX_GEN/GMII_TXD_TO_PHY_2 (FF)
  Destination:          TXD1T2 (PAD)
  Source Clock:         BUFG_Tx_CLK_25MHz_FB rising at 0.000ns
  Data Path Delay:      2.612ns (Levels of Logic = 1)
  Clock Path Delay:     0.670ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Clock Path at Fast Process Corner: TX_CLK1 to EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/GMII_MII_TX_GEN/GMII_TXD_TO_PHY_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    M7.I                 Tiopi                 0.763   TX_CLK1
                                                       TX_CLK1
                                                       IBUFG_inst_TX_CLK
                                                       ProtoComp100.IMUX.1
    BUFIO2_X1Y1.I        net (fanout=1)        1.170   IBUFG_CLK_Tx_25MHz
    BUFIO2_X1Y1.DIVCLK   Tbufcko_DIVCLK        0.122   SP6_BUFIO_INSERT_ML_BUFIO2_2
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_2
    DCM_X0Y1.CLKIN       net (fanout=1)        0.342   DCM_SP_inst_Tx_CLK_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.715   DCM_SP_inst_Tx_CLK
                                                       DCM_SP_inst_Tx_CLK
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.310   CLK_Tx25MHz_DCM
    BUFGMUX_X3Y13.O      Tgi0o                 0.059   BUFG_inst_Tx_FB
                                                       BUFG_inst_Tx_FB
    SLICE_X15Y2.CLK      net (fanout=133)      0.619   BUFG_Tx_CLK_25MHz_FB
    -------------------------------------------------  ---------------------------
    Total                                      0.670ns (-1.771ns logic, 2.441ns route)

  Minimum Data Path at Fast Process Corner: EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/GMII_MII_TX_GEN/GMII_TXD_TO_PHY_2 to TXD1T2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y2.DQ       Tcko                  0.198   TXD1T2_OBUF
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/GMII_MII_TX_GEN/GMII_TXD_TO_PHY_2
    N5.O                 net (fanout=1)        1.018   TXD1T2_OBUF
    N5.PAD               Tioop                 1.396   TXD1T2
                                                       TXD1T2_OBUF
                                                       TXD1T2
    -------------------------------------------------  ---------------------------
    Total                                      2.612ns (1.594ns logic, 1.018ns route)
                                                       (61.0% logic, 39.0% route)

--------------------------------------------------------------------------------

Paths for end point TXD1T1 (T5.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest paths):  3.094ns (clock arrival + clock path + data path - uncertainty)
  Source:               EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/GMII_MII_TX_GEN/GMII_TXD_TO_PHY_1 (FF)
  Destination:          TXD1T1 (PAD)
  Source Clock:         BUFG_Tx_CLK_25MHz_FB rising at 0.000ns
  Data Path Delay:      2.699ns (Levels of Logic = 1)
  Clock Path Delay:     0.670ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Clock Path at Fast Process Corner: TX_CLK1 to EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/GMII_MII_TX_GEN/GMII_TXD_TO_PHY_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    M7.I                 Tiopi                 0.763   TX_CLK1
                                                       TX_CLK1
                                                       IBUFG_inst_TX_CLK
                                                       ProtoComp100.IMUX.1
    BUFIO2_X1Y1.I        net (fanout=1)        1.170   IBUFG_CLK_Tx_25MHz
    BUFIO2_X1Y1.DIVCLK   Tbufcko_DIVCLK        0.122   SP6_BUFIO_INSERT_ML_BUFIO2_2
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_2
    DCM_X0Y1.CLKIN       net (fanout=1)        0.342   DCM_SP_inst_Tx_CLK_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.715   DCM_SP_inst_Tx_CLK
                                                       DCM_SP_inst_Tx_CLK
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.310   CLK_Tx25MHz_DCM
    BUFGMUX_X3Y13.O      Tgi0o                 0.059   BUFG_inst_Tx_FB
                                                       BUFG_inst_Tx_FB
    SLICE_X15Y2.CLK      net (fanout=133)      0.619   BUFG_Tx_CLK_25MHz_FB
    -------------------------------------------------  ---------------------------
    Total                                      0.670ns (-1.771ns logic, 2.441ns route)

  Minimum Data Path at Fast Process Corner: EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/GMII_MII_TX_GEN/GMII_TXD_TO_PHY_1 to TXD1T1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y2.BMUX     Tshcko                0.244   TXD1T2_OBUF
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/GMII_MII_TX_GEN/GMII_TXD_TO_PHY_1
    T5.O                 net (fanout=1)        1.059   TXD1T1_OBUF
    T5.PAD               Tioop                 1.396   TXD1T1
                                                       TXD1T1_OBUF
                                                       TXD1T1
    -------------------------------------------------  ---------------------------
    Total                                      2.699ns (1.640ns logic, 1.059ns route)
                                                       (60.8% logic, 39.2% route)

--------------------------------------------------------------------------------

Paths for end point TXD1T3 (T6.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest paths):  3.155ns (clock arrival + clock path + data path - uncertainty)
  Source:               EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/GMII_MII_TX_GEN/GMII_TXD_TO_PHY_3 (FF)
  Destination:          TXD1T3 (PAD)
  Source Clock:         BUFG_Tx_CLK_25MHz_FB rising at 0.000ns
  Data Path Delay:      2.760ns (Levels of Logic = 1)
  Clock Path Delay:     0.670ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Clock Path at Fast Process Corner: TX_CLK1 to EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/GMII_MII_TX_GEN/GMII_TXD_TO_PHY_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    M7.I                 Tiopi                 0.763   TX_CLK1
                                                       TX_CLK1
                                                       IBUFG_inst_TX_CLK
                                                       ProtoComp100.IMUX.1
    BUFIO2_X1Y1.I        net (fanout=1)        1.170   IBUFG_CLK_Tx_25MHz
    BUFIO2_X1Y1.DIVCLK   Tbufcko_DIVCLK        0.122   SP6_BUFIO_INSERT_ML_BUFIO2_2
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_2
    DCM_X0Y1.CLKIN       net (fanout=1)        0.342   DCM_SP_inst_Tx_CLK_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.715   DCM_SP_inst_Tx_CLK
                                                       DCM_SP_inst_Tx_CLK
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.310   CLK_Tx25MHz_DCM
    BUFGMUX_X3Y13.O      Tgi0o                 0.059   BUFG_inst_Tx_FB
                                                       BUFG_inst_Tx_FB
    SLICE_X15Y2.CLK      net (fanout=133)      0.619   BUFG_Tx_CLK_25MHz_FB
    -------------------------------------------------  ---------------------------
    Total                                      0.670ns (-1.771ns logic, 2.441ns route)

  Minimum Data Path at Fast Process Corner: EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/GMII_MII_TX_GEN/GMII_TXD_TO_PHY_3 to TXD1T3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y2.DMUX     Tshcko                0.244   TXD1T2_OBUF
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/GMII_MII_TX_GEN/GMII_TXD_TO_PHY_3
    T6.O                 net (fanout=1)        1.120   TXD1T3_OBUF
    T6.PAD               Tioop                 1.396   TXD1T3
                                                       TXD1T3_OBUF
                                                       TXD1T3
    -------------------------------------------------  ---------------------------
    Total                                      2.760ns (1.640ns logic, 1.120ns route)
                                                       (59.4% logic, 40.6% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: OFFSET = IN 10 ns VALID 40 ns BEFORE COMP "RX_CLK1";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 32 paths analyzed, 22 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   6.779ns.
--------------------------------------------------------------------------------

Paths for end point EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd3 (SLICE_X32Y20.B2), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     3.221ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               RX_DV1 (PAD)
  Destination:          EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd3 (FF)
  Destination Clock:    BUFG_Rx_CLK_50MHz rising at 0.000ns
  Requirement:          10.000ns
  Data Path Delay:      7.154ns (Levels of Logic = 4)
  Clock Path Delay:     0.850ns (Levels of Logic = 4)
  Clock Uncertainty:    0.475ns

  Clock Uncertainty:          0.475ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: RX_DV1 to EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    L7.I                 Tiopi                 1.310   RX_DV1
                                                       RX_DV1
                                                       RX_DV1_IBUF
                                                       ProtoComp100.IMUX.29
    SLICE_X33Y20.C4      net (fanout=4)        4.090   RX_DV1_IBUF
    SLICE_X33Y20.C       Tilo                  0.259   EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd2-In1
                                                       EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd2-In11
    SLICE_X33Y20.A2      net (fanout=3)        0.447   EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd2-In1
    SLICE_X33Y20.A       Tilo                  0.259   EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd2-In1
                                                       EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd3-In1
    SLICE_X32Y20.B2      net (fanout=1)        0.448   EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd3-In1
    SLICE_X32Y20.CLK     Tas                   0.341   EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd3
                                                       EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd3-In5
                                                       EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd3
    -------------------------------------------------  ---------------------------
    Total                                      7.154ns (2.169ns logic, 4.985ns route)
                                                       (30.3% logic, 69.7% route)

  Minimum Clock Path at Slow Process Corner: RX_CLK1 to EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N8.I                 Tiopi                 1.126   RX_CLK1
                                                       RX_CLK1
                                                       IBUFG_inst_RX_CLK
                                                       ProtoComp100.IMUX
    BUFIO2_X3Y1.I        net (fanout=1)        1.718   IBUFG_CLK_Rx_25MHz
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.105   SP6_BUFIO_INSERT_ML_BUFIO2_1
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_1
    DCM_X0Y0.CLKIN       net (fanout=1)        0.562   DCM_SP_inst_Rx_CLK_ML_NEW_DIVCLK
    DCM_X0Y0.CLK2X       Tdmcko_CLK2X         -4.254   DCM_SP_inst_Rx_CLK
                                                       DCM_SP_inst_Rx_CLK
    BUFGMUX_X2Y1.I0      net (fanout=1)        0.622   CLK_Rx50MHz_DCM
    BUFGMUX_X2Y1.O       Tgi0o                 0.197   BUFG_inst_RxControl
                                                       BUFG_inst_RxControl
    SLICE_X32Y20.CLK     net (fanout=39)       0.774   BUFG_Rx_CLK_50MHz
    -------------------------------------------------  ---------------------------
    Total                                      0.850ns (-2.826ns logic, 3.676ns route)

--------------------------------------------------------------------------------
Slack (setup path):     4.154ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               RX_ER1 (PAD)
  Destination:          EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd3 (FF)
  Destination Clock:    BUFG_Rx_CLK_50MHz rising at 0.000ns
  Requirement:          10.000ns
  Data Path Delay:      6.221ns (Levels of Logic = 4)
  Clock Path Delay:     0.850ns (Levels of Logic = 4)
  Clock Uncertainty:    0.475ns

  Clock Uncertainty:          0.475ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: RX_ER1 to EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T8.I                 Tiopi                 1.310   RX_ER1
                                                       RX_ER1
                                                       RX_ER1_IBUF
                                                       ProtoComp100.IMUX.28
    SLICE_X33Y20.C2      net (fanout=4)        3.157   RX_ER1_IBUF
    SLICE_X33Y20.C       Tilo                  0.259   EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd2-In1
                                                       EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd2-In11
    SLICE_X33Y20.A2      net (fanout=3)        0.447   EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd2-In1
    SLICE_X33Y20.A       Tilo                  0.259   EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd2-In1
                                                       EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd3-In1
    SLICE_X32Y20.B2      net (fanout=1)        0.448   EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd3-In1
    SLICE_X32Y20.CLK     Tas                   0.341   EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd3
                                                       EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd3-In5
                                                       EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd3
    -------------------------------------------------  ---------------------------
    Total                                      6.221ns (2.169ns logic, 4.052ns route)
                                                       (34.9% logic, 65.1% route)

  Minimum Clock Path at Slow Process Corner: RX_CLK1 to EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N8.I                 Tiopi                 1.126   RX_CLK1
                                                       RX_CLK1
                                                       IBUFG_inst_RX_CLK
                                                       ProtoComp100.IMUX
    BUFIO2_X3Y1.I        net (fanout=1)        1.718   IBUFG_CLK_Rx_25MHz
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.105   SP6_BUFIO_INSERT_ML_BUFIO2_1
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_1
    DCM_X0Y0.CLKIN       net (fanout=1)        0.562   DCM_SP_inst_Rx_CLK_ML_NEW_DIVCLK
    DCM_X0Y0.CLK2X       Tdmcko_CLK2X         -4.254   DCM_SP_inst_Rx_CLK
                                                       DCM_SP_inst_Rx_CLK
    BUFGMUX_X2Y1.I0      net (fanout=1)        0.622   CLK_Rx50MHz_DCM
    BUFGMUX_X2Y1.O       Tgi0o                 0.197   BUFG_inst_RxControl
                                                       BUFG_inst_RxControl
    SLICE_X32Y20.CLK     net (fanout=39)       0.774   BUFG_Rx_CLK_50MHz
    -------------------------------------------------  ---------------------------
    Total                                      0.850ns (-2.826ns logic, 3.676ns route)

--------------------------------------------------------------------------------

Paths for end point EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/SYNC_RX_RESET_I/R2 (SLICE_X39Y20.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     3.393ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               RX_DV1 (PAD)
  Destination:          EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/SYNC_RX_RESET_I/R2 (FF)
  Destination Clock:    BUFG_Rx_CLK_25MHz_FB rising at 0.000ns
  Requirement:          10.000ns
  Data Path Delay:      7.206ns (Levels of Logic = 3)
  Clock Path Delay:     0.874ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: RX_DV1 to EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/SYNC_RX_RESET_I/R2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    L7.I                 Tiopi                 1.310   RX_DV1
                                                       RX_DV1
                                                       RX_DV1_IBUF
                                                       ProtoComp100.IMUX.29
    SLICE_X33Y20.C4      net (fanout=4)        4.090   RX_DV1_IBUF
    SLICE_X33Y20.C       Tilo                  0.259   EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd2-In1
                                                       EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd2-In11
    SLICE_X38Y21.D5      net (fanout=3)        0.674   EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd2-In1
    SLICE_X38Y21.DMUX    Tilo                  0.261   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/INT_TX_RST_ASYNCH
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/INT_RX_RST_ASYNCH1
    SLICE_X39Y20.SR      net (fanout=1)        0.308   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/INT_RX_RST_ASYNCH
    SLICE_X39Y20.CLK     Trck                  0.304   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/SYNC_RX_RESET_I/R2
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/SYNC_RX_RESET_I/R2
    -------------------------------------------------  ---------------------------
    Total                                      7.206ns (2.134ns logic, 5.072ns route)
                                                       (29.6% logic, 70.4% route)

  Minimum Clock Path at Slow Process Corner: RX_CLK1 to EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/SYNC_RX_RESET_I/R2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N8.I                 Tiopi                 1.126   RX_CLK1
                                                       RX_CLK1
                                                       IBUFG_inst_RX_CLK
                                                       ProtoComp100.IMUX
    BUFIO2_X3Y1.I        net (fanout=1)        1.718   IBUFG_CLK_Rx_25MHz
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.105   SP6_BUFIO_INSERT_ML_BUFIO2_1
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_1
    DCM_X0Y0.CLKIN       net (fanout=1)        0.562   DCM_SP_inst_Rx_CLK_ML_NEW_DIVCLK
    DCM_X0Y0.CLK0        Tdmcko_CLK           -4.254   DCM_SP_inst_Rx_CLK
                                                       DCM_SP_inst_Rx_CLK
    BUFGMUX_X2Y2.I0      net (fanout=1)        0.622   CLK_Rx25MHz_DCM
    BUFGMUX_X2Y2.O       Tgi0o                 0.197   BUFG_inst_Rx_FB
                                                       BUFG_inst_Rx_FB
    SLICE_X39Y20.CLK     net (fanout=140)      0.798   BUFG_Rx_CLK_25MHz_FB
    -------------------------------------------------  ---------------------------
    Total                                      0.874ns (-2.826ns logic, 3.700ns route)

--------------------------------------------------------------------------------
Slack (setup path):     4.326ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               RX_ER1 (PAD)
  Destination:          EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/SYNC_RX_RESET_I/R2 (FF)
  Destination Clock:    BUFG_Rx_CLK_25MHz_FB rising at 0.000ns
  Requirement:          10.000ns
  Data Path Delay:      6.273ns (Levels of Logic = 3)
  Clock Path Delay:     0.874ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: RX_ER1 to EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/SYNC_RX_RESET_I/R2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T8.I                 Tiopi                 1.310   RX_ER1
                                                       RX_ER1
                                                       RX_ER1_IBUF
                                                       ProtoComp100.IMUX.28
    SLICE_X33Y20.C2      net (fanout=4)        3.157   RX_ER1_IBUF
    SLICE_X33Y20.C       Tilo                  0.259   EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd2-In1
                                                       EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd2-In11
    SLICE_X38Y21.D5      net (fanout=3)        0.674   EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd2-In1
    SLICE_X38Y21.DMUX    Tilo                  0.261   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/INT_TX_RST_ASYNCH
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/INT_RX_RST_ASYNCH1
    SLICE_X39Y20.SR      net (fanout=1)        0.308   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/INT_RX_RST_ASYNCH
    SLICE_X39Y20.CLK     Trck                  0.304   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/SYNC_RX_RESET_I/R2
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/SYNC_RX_RESET_I/R2
    -------------------------------------------------  ---------------------------
    Total                                      6.273ns (2.134ns logic, 4.139ns route)
                                                       (34.0% logic, 66.0% route)

  Minimum Clock Path at Slow Process Corner: RX_CLK1 to EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/SYNC_RX_RESET_I/R2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N8.I                 Tiopi                 1.126   RX_CLK1
                                                       RX_CLK1
                                                       IBUFG_inst_RX_CLK
                                                       ProtoComp100.IMUX
    BUFIO2_X3Y1.I        net (fanout=1)        1.718   IBUFG_CLK_Rx_25MHz
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.105   SP6_BUFIO_INSERT_ML_BUFIO2_1
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_1
    DCM_X0Y0.CLKIN       net (fanout=1)        0.562   DCM_SP_inst_Rx_CLK_ML_NEW_DIVCLK
    DCM_X0Y0.CLK0        Tdmcko_CLK           -4.254   DCM_SP_inst_Rx_CLK
                                                       DCM_SP_inst_Rx_CLK
    BUFGMUX_X2Y2.I0      net (fanout=1)        0.622   CLK_Rx25MHz_DCM
    BUFGMUX_X2Y2.O       Tgi0o                 0.197   BUFG_inst_Rx_FB
                                                       BUFG_inst_Rx_FB
    SLICE_X39Y20.CLK     net (fanout=140)      0.798   BUFG_Rx_CLK_25MHz_FB
    -------------------------------------------------  ---------------------------
    Total                                      0.874ns (-2.826ns logic, 3.700ns route)

--------------------------------------------------------------------------------

Paths for end point EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/SYNC_RX_RESET_I/R1 (SLICE_X39Y20.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     3.395ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               RX_DV1 (PAD)
  Destination:          EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/SYNC_RX_RESET_I/R1 (FF)
  Destination Clock:    BUFG_Rx_CLK_25MHz_FB rising at 0.000ns
  Requirement:          10.000ns
  Data Path Delay:      7.204ns (Levels of Logic = 3)
  Clock Path Delay:     0.874ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: RX_DV1 to EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/SYNC_RX_RESET_I/R1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    L7.I                 Tiopi                 1.310   RX_DV1
                                                       RX_DV1
                                                       RX_DV1_IBUF
                                                       ProtoComp100.IMUX.29
    SLICE_X33Y20.C4      net (fanout=4)        4.090   RX_DV1_IBUF
    SLICE_X33Y20.C       Tilo                  0.259   EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd2-In1
                                                       EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd2-In11
    SLICE_X38Y21.D5      net (fanout=3)        0.674   EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd2-In1
    SLICE_X38Y21.DMUX    Tilo                  0.261   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/INT_TX_RST_ASYNCH
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/INT_RX_RST_ASYNCH1
    SLICE_X39Y20.SR      net (fanout=1)        0.308   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/INT_RX_RST_ASYNCH
    SLICE_X39Y20.CLK     Trck                  0.302   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/SYNC_RX_RESET_I/R2
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/SYNC_RX_RESET_I/R1
    -------------------------------------------------  ---------------------------
    Total                                      7.204ns (2.132ns logic, 5.072ns route)
                                                       (29.6% logic, 70.4% route)

  Minimum Clock Path at Slow Process Corner: RX_CLK1 to EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/SYNC_RX_RESET_I/R1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N8.I                 Tiopi                 1.126   RX_CLK1
                                                       RX_CLK1
                                                       IBUFG_inst_RX_CLK
                                                       ProtoComp100.IMUX
    BUFIO2_X3Y1.I        net (fanout=1)        1.718   IBUFG_CLK_Rx_25MHz
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.105   SP6_BUFIO_INSERT_ML_BUFIO2_1
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_1
    DCM_X0Y0.CLKIN       net (fanout=1)        0.562   DCM_SP_inst_Rx_CLK_ML_NEW_DIVCLK
    DCM_X0Y0.CLK0        Tdmcko_CLK           -4.254   DCM_SP_inst_Rx_CLK
                                                       DCM_SP_inst_Rx_CLK
    BUFGMUX_X2Y2.I0      net (fanout=1)        0.622   CLK_Rx25MHz_DCM
    BUFGMUX_X2Y2.O       Tgi0o                 0.197   BUFG_inst_Rx_FB
                                                       BUFG_inst_Rx_FB
    SLICE_X39Y20.CLK     net (fanout=140)      0.798   BUFG_Rx_CLK_25MHz_FB
    -------------------------------------------------  ---------------------------
    Total                                      0.874ns (-2.826ns logic, 3.700ns route)

--------------------------------------------------------------------------------
Slack (setup path):     4.328ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               RX_ER1 (PAD)
  Destination:          EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/SYNC_RX_RESET_I/R1 (FF)
  Destination Clock:    BUFG_Rx_CLK_25MHz_FB rising at 0.000ns
  Requirement:          10.000ns
  Data Path Delay:      6.271ns (Levels of Logic = 3)
  Clock Path Delay:     0.874ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: RX_ER1 to EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/SYNC_RX_RESET_I/R1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T8.I                 Tiopi                 1.310   RX_ER1
                                                       RX_ER1
                                                       RX_ER1_IBUF
                                                       ProtoComp100.IMUX.28
    SLICE_X33Y20.C2      net (fanout=4)        3.157   RX_ER1_IBUF
    SLICE_X33Y20.C       Tilo                  0.259   EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd2-In1
                                                       EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd2-In11
    SLICE_X38Y21.D5      net (fanout=3)        0.674   EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd2-In1
    SLICE_X38Y21.DMUX    Tilo                  0.261   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/INT_TX_RST_ASYNCH
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/INT_RX_RST_ASYNCH1
    SLICE_X39Y20.SR      net (fanout=1)        0.308   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/INT_RX_RST_ASYNCH
    SLICE_X39Y20.CLK     Trck                  0.302   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/SYNC_RX_RESET_I/R2
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/SYNC_RX_RESET_I/R1
    -------------------------------------------------  ---------------------------
    Total                                      6.271ns (2.132ns logic, 4.139ns route)
                                                       (34.0% logic, 66.0% route)

  Minimum Clock Path at Slow Process Corner: RX_CLK1 to EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/SYNC_RX_RESET_I/R1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N8.I                 Tiopi                 1.126   RX_CLK1
                                                       RX_CLK1
                                                       IBUFG_inst_RX_CLK
                                                       ProtoComp100.IMUX
    BUFIO2_X3Y1.I        net (fanout=1)        1.718   IBUFG_CLK_Rx_25MHz
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.105   SP6_BUFIO_INSERT_ML_BUFIO2_1
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_1
    DCM_X0Y0.CLKIN       net (fanout=1)        0.562   DCM_SP_inst_Rx_CLK_ML_NEW_DIVCLK
    DCM_X0Y0.CLK0        Tdmcko_CLK           -4.254   DCM_SP_inst_Rx_CLK
                                                       DCM_SP_inst_Rx_CLK
    BUFGMUX_X2Y2.I0      net (fanout=1)        0.622   CLK_Rx25MHz_DCM
    BUFGMUX_X2Y2.O       Tgi0o                 0.197   BUFG_inst_Rx_FB
                                                       BUFG_inst_Rx_FB
    SLICE_X39Y20.CLK     net (fanout=140)      0.798   BUFG_Rx_CLK_25MHz_FB
    -------------------------------------------------  ---------------------------
    Total                                      0.874ns (-2.826ns logic, 3.700ns route)

--------------------------------------------------------------------------------

Hold Paths: OFFSET = IN 10 ns VALID 40 ns BEFORE COMP "RX_CLK1";
--------------------------------------------------------------------------------

Paths for end point EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/GMII_MII_RX_GEN/RX_ER_REG1 (SLICE_X33Y3.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      30.527ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               RX_ER1 (PAD)
  Destination:          EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/GMII_MII_RX_GEN/RX_ER_REG1 (FF)
  Destination Clock:    BUFG_Rx_CLK_25MHz_FB rising at 0.000ns
  Requirement:          30.000ns
  Data Path Delay:      1.867ns (Levels of Logic = 1)
  Clock Path Delay:     1.065ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: RX_ER1 to EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/GMII_MII_RX_GEN/RX_ER_REG1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T8.I                 Tiopi                 0.763   RX_ER1
                                                       RX_ER1
                                                       RX_ER1_IBUF
                                                       ProtoComp100.IMUX.28
    SLICE_X33Y3.AX       net (fanout=4)        1.045   RX_ER1_IBUF
    SLICE_X33Y3.CLK      Tckdi       (-Th)    -0.059   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/GMII_MII_RX_GEN/RX_ER_REG2
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/GMII_MII_RX_GEN/RX_ER_REG1
    -------------------------------------------------  ---------------------------
    Total                                      1.867ns (0.822ns logic, 1.045ns route)
                                                       (44.0% logic, 56.0% route)

  Maximum Clock Path at Fast Process Corner: RX_CLK1 to EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/GMII_MII_RX_GEN/RX_ER_REG1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N8.I                 Tiopi                 0.887   RX_CLK1
                                                       RX_CLK1
                                                       IBUFG_inst_RX_CLK
                                                       ProtoComp100.IMUX
    BUFIO2_X3Y1.I        net (fanout=1)        1.331   IBUFG_CLK_Rx_25MHz
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_1
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_1
    DCM_X0Y0.CLKIN       net (fanout=1)        0.391   DCM_SP_inst_Rx_CLK_ML_NEW_DIVCLK
    DCM_X0Y0.CLK0        Tdmcko_CLK           -2.631   DCM_SP_inst_Rx_CLK
                                                       DCM_SP_inst_Rx_CLK
    BUFGMUX_X2Y2.I0      net (fanout=1)        0.341   CLK_Rx25MHz_DCM
    BUFGMUX_X2Y2.O       Tgi0o                 0.063   BUFG_inst_Rx_FB
                                                       BUFG_inst_Rx_FB
    SLICE_X33Y3.CLK      net (fanout=140)      0.553   BUFG_Rx_CLK_25MHz_FB
    -------------------------------------------------  ---------------------------
    Total                                      1.065ns (-1.551ns logic, 2.616ns route)

--------------------------------------------------------------------------------

Paths for end point EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/GMII_MII_RX_GEN/RXD_REG1_2 (SLICE_X28Y2.CX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      30.551ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               RXD1T2 (PAD)
  Destination:          EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/GMII_MII_RX_GEN/RXD_REG1_2 (FF)
  Destination Clock:    BUFG_Rx_CLK_25MHz_FB rising at 0.000ns
  Requirement:          30.000ns
  Data Path Delay:      1.896ns (Levels of Logic = 1)
  Clock Path Delay:     1.070ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: RXD1T2 to EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/GMII_MII_RX_GEN/RXD_REG1_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P7.I                 Tiopi                 0.763   RXD1T2
                                                       RXD1T2
                                                       RXD1T2_IBUF
                                                       ProtoComp100.IMUX.26
    SLICE_X28Y2.CX       net (fanout=1)        1.085   RXD1T2_IBUF
    SLICE_X28Y2.CLK      Tckdi       (-Th)    -0.048   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/GMII_MII_RX_GEN/RXD_REG1<3>
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/GMII_MII_RX_GEN/RXD_REG1_2
    -------------------------------------------------  ---------------------------
    Total                                      1.896ns (0.811ns logic, 1.085ns route)
                                                       (42.8% logic, 57.2% route)

  Maximum Clock Path at Fast Process Corner: RX_CLK1 to EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/GMII_MII_RX_GEN/RXD_REG1_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N8.I                 Tiopi                 0.887   RX_CLK1
                                                       RX_CLK1
                                                       IBUFG_inst_RX_CLK
                                                       ProtoComp100.IMUX
    BUFIO2_X3Y1.I        net (fanout=1)        1.331   IBUFG_CLK_Rx_25MHz
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_1
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_1
    DCM_X0Y0.CLKIN       net (fanout=1)        0.391   DCM_SP_inst_Rx_CLK_ML_NEW_DIVCLK
    DCM_X0Y0.CLK0        Tdmcko_CLK           -2.631   DCM_SP_inst_Rx_CLK
                                                       DCM_SP_inst_Rx_CLK
    BUFGMUX_X2Y2.I0      net (fanout=1)        0.341   CLK_Rx25MHz_DCM
    BUFGMUX_X2Y2.O       Tgi0o                 0.063   BUFG_inst_Rx_FB
                                                       BUFG_inst_Rx_FB
    SLICE_X28Y2.CLK      net (fanout=140)      0.558   BUFG_Rx_CLK_25MHz_FB
    -------------------------------------------------  ---------------------------
    Total                                      1.070ns (-1.551ns logic, 2.621ns route)

--------------------------------------------------------------------------------

Paths for end point EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/GMII_MII_RX_GEN/RXD_REG1_3 (SLICE_X28Y2.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      30.878ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               RXD1T3 (PAD)
  Destination:          EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/GMII_MII_RX_GEN/RXD_REG1_3 (FF)
  Destination Clock:    BUFG_Rx_CLK_25MHz_FB rising at 0.000ns
  Requirement:          30.000ns
  Data Path Delay:      2.223ns (Levels of Logic = 1)
  Clock Path Delay:     1.070ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: RXD1T3 to EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/GMII_MII_RX_GEN/RXD_REG1_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P6.I                 Tiopi                 0.763   RXD1T3
                                                       RXD1T3
                                                       RXD1T3_IBUF
                                                       ProtoComp100.IMUX.27
    SLICE_X28Y2.DX       net (fanout=1)        1.412   RXD1T3_IBUF
    SLICE_X28Y2.CLK      Tckdi       (-Th)    -0.048   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/GMII_MII_RX_GEN/RXD_REG1<3>
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/GMII_MII_RX_GEN/RXD_REG1_3
    -------------------------------------------------  ---------------------------
    Total                                      2.223ns (0.811ns logic, 1.412ns route)
                                                       (36.5% logic, 63.5% route)

  Maximum Clock Path at Fast Process Corner: RX_CLK1 to EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/GMII_MII_RX_GEN/RXD_REG1_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N8.I                 Tiopi                 0.887   RX_CLK1
                                                       RX_CLK1
                                                       IBUFG_inst_RX_CLK
                                                       ProtoComp100.IMUX
    BUFIO2_X3Y1.I        net (fanout=1)        1.331   IBUFG_CLK_Rx_25MHz
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_1
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_1
    DCM_X0Y0.CLKIN       net (fanout=1)        0.391   DCM_SP_inst_Rx_CLK_ML_NEW_DIVCLK
    DCM_X0Y0.CLK0        Tdmcko_CLK           -2.631   DCM_SP_inst_Rx_CLK
                                                       DCM_SP_inst_Rx_CLK
    BUFGMUX_X2Y2.I0      net (fanout=1)        0.341   CLK_Rx25MHz_DCM
    BUFGMUX_X2Y2.O       Tgi0o                 0.063   BUFG_inst_Rx_FB
                                                       BUFG_inst_Rx_FB
    SLICE_X28Y2.CLK      net (fanout=140)      0.558   BUFG_Rx_CLK_25MHz_FB
    -------------------------------------------------  ---------------------------
    Total                                      1.070ns (-1.551ns logic, 2.621ns route)

--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_g_clk
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_g_clk                       |     25.000ns|     16.078ns|     23.450ns|            0|            0|     36971974|       313734|
| TS_CLK_80MHz                  |     12.500ns|     11.725ns|      6.461ns|            0|            0|       313726|            8|
|  TS_TO_SRIPartition_1G1Channel|     12.500ns|      5.831ns|          N/A|            0|            0|            4|            0|
|  0SRIComPartition_1m_WEB1_0_LD|             |             |             |             |             |             |             |
|  C                            |             |             |             |             |             |             |             |
|  TS_TO_SRIPartition_1G1Channel|     12.500ns|      6.461ns|          N/A|            0|            0|            4|            0|
|  0SRIComPartition_1m_WEB1_1_LD|             |             |             |             |             |             |             |
|  C                            |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

Derived Constraints for TS_TX_CLK1
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_TX_CLK1                     |     40.000ns|     16.000ns|      9.044ns|            0|            0|            0|         4097|
| TS_CLK_Tx50MHz_DCM            |     20.000ns|      4.522ns|          N/A|            0|            0|          857|            0|
| TS_CLK_Tx25MHz_DCM            |     40.000ns|      8.868ns|          N/A|            0|            0|         3240|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

Derived Constraints for TS_RX_CLK1
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_RX_CLK1                     |     40.000ns|     16.000ns|     15.716ns|            0|            0|            0|         5432|
| TS_CLK_Rx50MHz_DCM            |     20.000ns|      6.603ns|          N/A|            0|            0|         1161|            0|
| TS_CLK_Rx25MHz_DCM            |     40.000ns|     15.716ns|          N/A|            0|            0|         4271|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock RX_CLK1
------------+------------+------------+------------+------------+--------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                    | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s)   | Phase  |
------------+------------+------------+------------+------------+--------------------+--------+
RXD1T0      |    3.540(R)|      SLOW  |   -1.188(R)|      FAST  |BUFG_Rx_CLK_25MHz_FB|   0.000|
RXD1T1      |    2.958(R)|      SLOW  |   -0.954(R)|      FAST  |BUFG_Rx_CLK_25MHz_FB|   0.000|
RXD1T2      |    2.552(R)|      SLOW  |   -0.551(R)|      FAST  |BUFG_Rx_CLK_25MHz_FB|   0.000|
RXD1T3      |    3.109(R)|      SLOW  |   -0.878(R)|      FAST  |BUFG_Rx_CLK_25MHz_FB|   0.000|
RX_DV1      |    6.607(R)|      SLOW  |   -1.406(R)|      FAST  |BUFG_Rx_CLK_25MHz_FB|   0.000|
            |    6.779(R)|      SLOW  |   -1.868(R)|      FAST  |BUFG_Rx_CLK_50MHz   |   0.000|
RX_ER1      |    5.674(R)|      SLOW  |   -0.527(R)|      FAST  |BUFG_Rx_CLK_25MHz_FB|   0.000|
            |    5.846(R)|      SLOW  |   -0.900(R)|      FAST  |BUFG_Rx_CLK_50MHz   |   0.000|
------------+------------+------------+------------+------------+--------------------+--------+

Setup/Hold to clock g_clk
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
RX_DV1      |    5.582(R)|      SLOW  |   -2.356(R)|      FAST  |BUFG_CLK_80MHz    |   0.000|
RX_ER1      |    4.192(R)|      SLOW  |   -1.388(R)|      FAST  |BUFG_CLK_80MHz    |   0.000|
SRI_RX<0>   |    3.260(R)|      SLOW  |   -0.724(R)|      FAST  |BUFG_CLK_80MHz    |   0.000|
iE_stop<0>  |    1.955(R)|      SLOW  |   -0.586(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
iE_stop<1>  |    1.890(R)|      SLOW  |   -0.553(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
iHK_X<0>    |    4.180(R)|      SLOW  |   -2.110(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
iHK_X<1>    |    5.110(R)|      SLOW  |   -2.697(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
iHK_X<2>    |    5.252(R)|      SLOW  |   -2.934(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
iHK_X<3>    |    4.159(R)|      SLOW  |   -2.126(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
iHK_X<4>    |    4.635(R)|      SLOW  |   -2.348(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
iHK_X<5>    |    5.860(R)|      SLOW  |   -3.089(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
iMPG_A      |    2.549(R)|      SLOW  |   -1.081(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
iMPG_B      |    1.362(R)|      SLOW  |   -0.111(R)|      SLOW  |BUFG_CLK_40MHz    |   0.000|
lb_cs_n     |    2.399(R)|      SLOW  |   -0.290(R)|      FAST  |BUFG_CLK_80MHz    |   0.000|
lb_rd_n     |    4.171(R)|      SLOW  |   -1.334(R)|      FAST  |BUFG_CLK_80MHz    |   0.000|
lb_wr_n     |    4.241(R)|      SLOW  |   -1.383(R)|      FAST  |BUFG_CLK_80MHz    |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock TX_CLK1 to Pad
------------+-----------------+------------+-----------------+------------+--------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                    | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s)   | Phase  |
------------+-----------------+------------+-----------------+------------+--------------------+--------+
TXD1T0      |         6.416(R)|      SLOW  |         3.611(R)|      FAST  |BUFG_Tx_CLK_25MHz_FB|   0.000|
TXD1T1      |         5.667(R)|      SLOW  |         3.094(R)|      FAST  |BUFG_Tx_CLK_25MHz_FB|   0.000|
TXD1T2      |         5.488(R)|      SLOW  |         3.007(R)|      FAST  |BUFG_Tx_CLK_25MHz_FB|   0.000|
TXD1T3      |         5.743(R)|      SLOW  |         3.155(R)|      FAST  |BUFG_Tx_CLK_25MHz_FB|   0.000|
TX_EN1      |         6.184(R)|      SLOW  |         3.504(R)|      FAST  |BUFG_Tx_CLK_25MHz_FB|   0.000|
------------+-----------------+------------+-----------------+------------+--------------------+--------+

Clock g_clk to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
SRI_RTS<0>  |         8.033(R)|      SLOW  |         3.927(R)|      FAST  |BUFG_CLK_80MHz    |   0.000|
SRI_TX<0>   |         6.119(R)|      SLOW  |         3.066(R)|      FAST  |BUFG_CLK_80MHz    |   0.000|
lb_int      |         9.169(R)|      SLOW  |         5.051(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
led_1       |        10.939(R)|      SLOW  |         5.450(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
oHK_Y<0>    |        11.811(R)|      SLOW  |         5.576(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
oHK_Y<1>    |        11.464(R)|      SLOW  |         5.538(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
oHK_Y<2>    |        11.464(R)|      SLOW  |         5.557(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
oHK_Y<3>    |        11.053(R)|      SLOW  |         5.399(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
oHK_Y<4>    |        11.053(R)|      SLOW  |         5.320(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
oHK_Y<5>    |        10.829(R)|      SLOW  |         5.410(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
oHK_Y<6>    |        10.829(R)|      SLOW  |         5.671(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
oHK_Y<7>    |        10.468(R)|      SLOW  |         5.550(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
oHK_Y<8>    |        10.468(R)|      SLOW  |         5.485(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
oHK_Y<9>    |         9.606(R)|      SLOW  |         4.748(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
oHK_Y<10>   |         9.606(R)|      SLOW  |         4.760(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
oHK_Y<11>   |         9.811(R)|      SLOW  |         4.863(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock RX_CLK1
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
RX_CLK1        |    7.858|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock TX_CLK1
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
TX_CLK1        |    6.959|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock g_clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
g_clk          |   12.420|         |         |         |
---------------+---------+---------+---------+---------+

OFFSET = IN 25 ns VALID 25 ns BEFORE COMP "g_clk" "RISING";
Worst Case Data Window 5.749; Ideal Clock Offset To Actual Clock -9.515; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
RX_DV1            |    5.582(R)|      SLOW  |   -2.356(R)|      FAST  |   19.418|    2.356|        8.531|
RX_ER1            |    4.192(R)|      SLOW  |   -1.388(R)|      FAST  |   20.808|    1.388|        9.710|
SRI_RX<0>         |    3.260(R)|      SLOW  |   -0.724(R)|      FAST  |   21.740|    0.724|       10.508|
iE_stop<0>        |    1.955(R)|      SLOW  |   -0.586(R)|      FAST  |   23.045|    0.586|       11.230|
iE_stop<1>        |    1.890(R)|      SLOW  |   -0.553(R)|      FAST  |   23.110|    0.553|       11.279|
iHK_X<0>          |    4.180(R)|      SLOW  |   -2.110(R)|      FAST  |   20.820|    2.110|        9.355|
iHK_X<1>          |    5.110(R)|      SLOW  |   -2.697(R)|      FAST  |   19.890|    2.697|        8.597|
iHK_X<2>          |    5.252(R)|      SLOW  |   -2.934(R)|      FAST  |   19.748|    2.934|        8.407|
iHK_X<3>          |    4.159(R)|      SLOW  |   -2.126(R)|      FAST  |   20.841|    2.126|        9.358|
iHK_X<4>          |    4.635(R)|      SLOW  |   -2.348(R)|      FAST  |   20.365|    2.348|        9.009|
iHK_X<5>          |    5.860(R)|      SLOW  |   -3.089(R)|      FAST  |   19.140|    3.089|        8.026|
iMPG_A            |    2.549(R)|      SLOW  |   -1.081(R)|      FAST  |   22.451|    1.081|       10.685|
iMPG_B            |    1.362(R)|      SLOW  |   -0.111(R)|      SLOW  |   23.638|    0.111|       11.764|
lb_cs_n           |    2.399(R)|      SLOW  |   -0.290(R)|      FAST  |   22.601|    0.290|       11.156|
lb_rd_n           |    4.171(R)|      SLOW  |   -1.334(R)|      FAST  |   20.829|    1.334|        9.748|
lb_wr_n           |    4.241(R)|      SLOW  |   -1.383(R)|      FAST  |   20.759|    1.383|        9.688|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|       5.860|         -  |      -0.111|         -  |   19.140|    0.111|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

OFFSET = IN 10 ns VALID 40 ns BEFORE COMP "RX_CLK1";
Worst Case Data Window 6.252; Ideal Clock Offset To Actual Clock 13.653; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
RXD1T0            |    3.540(R)|      SLOW  |   -1.188(R)|      FAST  |    6.460|   31.188|      -12.364|
RXD1T1            |    2.958(R)|      SLOW  |   -0.954(R)|      FAST  |    7.042|   30.954|      -11.956|
RXD1T2            |    2.552(R)|      SLOW  |   -0.551(R)|      FAST  |    7.448|   30.551|      -11.551|
RXD1T3            |    3.109(R)|      SLOW  |   -0.878(R)|      FAST  |    6.891|   30.878|      -11.994|
RX_DV1            |    6.607(R)|      SLOW  |   -1.406(R)|      FAST  |    3.393|   31.406|      -14.007|
                  |    6.779(R)|      SLOW  |   -1.868(R)|      FAST  |    3.221|   31.868|      -14.324|
RX_ER1            |    5.674(R)|      SLOW  |   -0.527(R)|      FAST  |    4.326|   30.527|      -13.101|
                  |    5.846(R)|      SLOW  |   -0.900(R)|      FAST  |    4.154|   30.900|      -13.373|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|       6.779|         -  |      -0.527|         -  |    3.221|   30.527|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

OFFSET = OUT 25 ns AFTER COMP "g_clk";
Bus Skew: 5.692 ns; 
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
                                               |Max (slowest)|  Process   |Min (fastest)|  Process   |              |
PAD                                            | Delay (ns)  |   Corner   | Delay (ns)  |   Corner   |Edge Skew (ns)|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
SRI_RTS<0>                                     |        8.033|      SLOW  |        3.927|      FAST  |         1.914|
SRI_TX<0>                                      |        6.119|      SLOW  |        3.066|      FAST  |         0.000|
lb_int                                         |        9.169|      SLOW  |        5.051|      FAST  |         3.050|
led_1                                          |       10.939|      SLOW  |        5.450|      FAST  |         4.820|
oHK_Y<0>                                       |       11.811|      SLOW  |        5.576|      FAST  |         5.692|
oHK_Y<1>                                       |       11.464|      SLOW  |        5.538|      FAST  |         5.345|
oHK_Y<2>                                       |       11.464|      SLOW  |        5.557|      FAST  |         5.345|
oHK_Y<3>                                       |       11.053|      SLOW  |        5.399|      FAST  |         4.934|
oHK_Y<4>                                       |       11.053|      SLOW  |        5.320|      FAST  |         4.934|
oHK_Y<5>                                       |       10.829|      SLOW  |        5.410|      FAST  |         4.710|
oHK_Y<6>                                       |       10.829|      SLOW  |        5.671|      FAST  |         4.710|
oHK_Y<7>                                       |       10.468|      SLOW  |        5.550|      FAST  |         4.349|
oHK_Y<8>                                       |       10.468|      SLOW  |        5.485|      FAST  |         4.349|
oHK_Y<9>                                       |        9.606|      SLOW  |        4.748|      FAST  |         3.487|
oHK_Y<10>                                      |        9.606|      SLOW  |        4.760|      FAST  |         3.487|
oHK_Y<11>                                      |        9.811|      SLOW  |        4.863|      FAST  |         3.692|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+

OFFSET = OUT 10 ns AFTER COMP "TX_CLK1";
Bus Skew: 0.928 ns; 
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
                                               |Max (slowest)|  Process   |Min (fastest)|  Process   |              |
PAD                                            | Delay (ns)  |   Corner   | Delay (ns)  |   Corner   |Edge Skew (ns)|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
TXD1T0                                         |        6.416|      SLOW  |        3.611|      FAST  |         0.928|
TXD1T1                                         |        5.667|      SLOW  |        3.094|      FAST  |         0.179|
TXD1T2                                         |        5.488|      SLOW  |        3.007|      FAST  |         0.000|
TXD1T3                                         |        5.743|      SLOW  |        3.155|      FAST  |         0.255|
TX_EN1                                         |        6.184|      SLOW  |        3.504|      FAST  |         0.696|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 37295342 paths, 2 nets, and 18562 connections

Design statistics:
   Minimum period:  16.078ns{1}   (Maximum frequency:  62.197MHz)
   Maximum path delay from/to any node:   6.461ns
   Maximum net skew:   0.227ns
   Minimum input required time before clock:   6.779ns
   Minimum output required time after clock:  11.811ns


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Thu Sep 06 15:30:42 2018 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 230 MB



