// Seed: 391938532
module module_0 (
    id_1
);
  input wire id_1;
  always id_2 <= 1;
endmodule
module module_1 #(
    parameter id_3 = 32'd56
) (
    id_1,
    id_2,
    _id_3,
    id_4,
    id_5,
    id_6
);
  inout wire id_6;
  inout wire id_5;
  input wire id_4;
  input wire _id_3;
  inout wire id_2;
  output wire id_1;
  wire id_7 = (1);
  wire id_8;
  wire id_9;
  final assign id_9[id_3] = 1'b0;
  module_0 modCall_1 (id_4);
endmodule
module module_2 (
    input tri id_0,
    input supply0 id_1,
    output tri id_2,
    input tri1 id_3,
    input supply0 id_4,
    input tri0 id_5
);
  wire id_7;
  assign id_2 = 1'b0;
  module_0 modCall_1 (id_7);
endmodule
