// Seed: 495136323
module module_0 (
    input wand id_0,
    output supply1 id_1,
    input wand id_2,
    input wire id_3,
    input wand id_4
);
  assign id_1 = ~1'd0;
  module_2(
      id_3
  );
endmodule
module module_1 (
    input supply1 id_0,
    output tri0 id_1,
    output tri0 id_2,
    input wor id_3,
    input wand id_4
);
  wire id_6;
  and (id_2, id_6, id_4, id_3);
  module_0(
      id_3, id_2, id_0, id_3, id_0
  );
endmodule
module module_2 (
    input tri0 id_0
);
endmodule
module module_3 (
    output wor id_0,
    output wor id_1
);
  wire  id_3;
  uwire id_4;
  tri1  id_5 = {1{1}};
  always_latch id_0 = id_4;
  module_2(
      id_4
  );
endmodule
