

================================================================
== Vivado HLS Report for 'filter_top_dummy_proc_be'
================================================================
* Date:           Tue Mar 27 14:01:27 2018

* Version:        2014.4 (Build 1071461 on Tue Nov 18 16:42:57 PM 2014)
* Project:        fft_filter_hlsprj
* Solution:       solution3
* Product family: kintex7
* Target device:  xc7k410tffg900-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +---------+-------+----------+------------+
    |  Clock  | Target| Estimated| Uncertainty|
    +---------+-------+----------+------------+
    |default  |   5.00|      3.93|        0.62|
    +---------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+------+------+------+---------+
    |   Latency   |   Interval  | Pipeline|
    |  min |  max |  min |  max |   Type  |
    +------+------+------+------+---------+
    |  2058|  2058|  2058|  2058|   none  |
    +------+------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+------+------+----------+-----------+-----------+------+----------+
        |                    |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+------+------+----------+-----------+-----------+------+----------+
        |- for_of_the_multi  |  2056|  2056|        10|          1|          1|  2048|    yes   |
        +--------------------+------+------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|Expression       |        -|      -|       -|       -|
|FIFO             |        -|      -|       -|       -|
|Instance         |        -|      -|       -|       -|
|Memory           |        -|      -|       -|       -|
|Multiplexer      |        -|      -|       -|       -|
|Register         |        -|      -|       -|       -|
+-----------------+---------+-------+--------+--------+
|Total            |        0|      0|       0|       0|
+-----------------+---------+-------+--------+--------+
|Available        |     1590|   1540|  508400|  254200|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |        0|      0|       0|       0|
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    N/A

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 10


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 12
* Pipeline: 1
  Pipeline-0: II = 1, D = 10, States = { 2 3 4 5 6 7 8 9 10 11 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	12  / (exitcond)
	3  / (!exitcond)
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	2  / true
12 --> 
* FSM state operations: 

 <State 1>: 0.89ns
ST_1: stg_13 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecInterface(i64* %input_xk2, [8 x i8]* @str95, i32 0, i32 0, i32 0, i32 0, [8 x i8]* @str95, [8 x i8]* @str95, [8 x i8]* @str95)

ST_1: stg_14 [1/1] 0.00ns
:1  call void (...)* @_ssdm_op_SpecInterface(i64* %input_xk1, [8 x i8]* @str94, i32 0, i32 0, i32 0, i32 0, [8 x i8]* @str94, [8 x i8]* @str94, [8 x i8]* @str94)

ST_1: stg_15 [1/1] 0.00ns
:2  call void (...)* @_ssdm_op_SpecMemCore([2048 x i64]* %output_xk1, [1 x i8]* @p_str1, [7 x i8]* @p_str4, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

ST_1: stg_16 [1/1] 0.00ns
:3  call void (...)* @_ssdm_op_SpecMemCore([2048 x i64]* %coefs, [1 x i8]* @p_str1, [12 x i8]* @p_str5, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

ST_1: stg_17 [1/1] 0.00ns
:4  call void (...)* @_ssdm_op_SpecInterface([2048 x i64]* %output_xk1, [10 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_1: stg_18 [1/1] 0.00ns
:5  call void (...)* @_ssdm_op_SpecInterface([2048 x i64]* %coefs, [10 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_1: stg_19 [1/1] 0.89ns
:6  br label %1


 <State 2>: 1.30ns
ST_2: i [1/1] 0.00ns
:0  %i = phi i12 [ 0, %0 ], [ %i_1, %4 ]

ST_2: exitcond [1/1] 1.30ns
:1  %exitcond = icmp eq i12 %i, -2048

ST_2: i_1 [1/1] 1.30ns
:2  %i_1 = add i12 %i, 1

ST_2: stg_23 [1/1] 0.00ns
:3  br i1 %exitcond, label %5, label %2


 <State 3>: 1.79ns
ST_3: input_xk1_read [1/1] 1.79ns
:5  %input_xk1_read = call i64 @_ssdm_op_Read.ap_fifo.volatile.i64P(i64* %input_xk1)

ST_3: tmp_9 [1/1] 0.00ns
:6  %tmp_9 = trunc i64 %input_xk1_read to i32

ST_3: p_12_0_new [1/1] 0.00ns
:7  %p_12_0_new = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %input_xk1_read, i32 32, i32 63)

ST_3: tmp_5 [8/8] 0.00ns
:8  %tmp_5 = call fastcc { i32, i32 } @"filter_top_operator*<ap_fixed >"(i32 %tmp_9, i32 %p_12_0_new, [2048 x i64]* %coefs, i12 %i)

ST_3: tmp_10 [1/1] 0.00ns
:14  %tmp_10 = call i3 @_ssdm_op_PartSelect.i3.i12.i32.i32(i12 %i, i32 9, i32 11)

ST_3: icmp [1/1] 0.94ns
:15  %icmp = icmp eq i3 %tmp_10, 0

ST_3: input_xk2_read [1/1] 1.79ns
:16  %input_xk2_read = call i64 @_ssdm_op_Read.ap_fifo.volatile.i64P(i64* %input_xk2)

ST_3: stg_31 [1/1] 0.00ns
:17  br i1 %icmp, label %4, label %3

ST_3: stg_32 [1/1] 0.00ns
:0  call void @_ssdm_op_Write.ap_auto.volatile.i64P(i64* %out_r, i64 %input_xk2_read)


 <State 4>: 3.93ns
ST_4: tmp_5 [7/8] 3.93ns
:8  %tmp_5 = call fastcc { i32, i32 } @"filter_top_operator*<ap_fixed >"(i32 %tmp_9, i32 %p_12_0_new, [2048 x i64]* %coefs, i12 %i)


 <State 5>: 3.93ns
ST_5: tmp_5 [6/8] 3.93ns
:8  %tmp_5 = call fastcc { i32, i32 } @"filter_top_operator*<ap_fixed >"(i32 %tmp_9, i32 %p_12_0_new, [2048 x i64]* %coefs, i12 %i)


 <State 6>: 3.93ns
ST_6: tmp_5 [5/8] 3.93ns
:8  %tmp_5 = call fastcc { i32, i32 } @"filter_top_operator*<ap_fixed >"(i32 %tmp_9, i32 %p_12_0_new, [2048 x i64]* %coefs, i12 %i)


 <State 7>: 3.93ns
ST_7: tmp_5 [4/8] 3.93ns
:8  %tmp_5 = call fastcc { i32, i32 } @"filter_top_operator*<ap_fixed >"(i32 %tmp_9, i32 %p_12_0_new, [2048 x i64]* %coefs, i12 %i)


 <State 8>: 3.93ns
ST_8: tmp_5 [3/8] 3.93ns
:8  %tmp_5 = call fastcc { i32, i32 } @"filter_top_operator*<ap_fixed >"(i32 %tmp_9, i32 %p_12_0_new, [2048 x i64]* %coefs, i12 %i)


 <State 9>: 3.93ns
ST_9: tmp_5 [2/8] 3.93ns
:8  %tmp_5 = call fastcc { i32, i32 } @"filter_top_operator*<ap_fixed >"(i32 %tmp_9, i32 %p_12_0_new, [2048 x i64]* %coefs, i12 %i)


 <State 10>: 3.62ns
ST_10: tmp_5 [1/8] 3.62ns
:8  %tmp_5 = call fastcc { i32, i32 } @"filter_top_operator*<ap_fixed >"(i32 %tmp_9, i32 %p_12_0_new, [2048 x i64]* %coefs, i12 %i)

ST_10: p_0 [1/1] 0.00ns
:9  %p_0 = extractvalue { i32, i32 } %tmp_5, 0

ST_10: p_1 [1/1] 0.00ns
:10  %p_1 = extractvalue { i32, i32 } %tmp_5, 1


 <State 11>: 2.39ns
ST_11: empty [1/1] 0.00ns
:0  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2048, i64 2048, i64 2048)

ST_11: stg_43 [1/1] 0.00ns
:1  call void (...)* @_ssdm_op_SpecLoopName([17 x i8]* @p_str) nounwind

ST_11: tmp_4 [1/1] 0.00ns
:2  %tmp_4 = call i32 (...)* @_ssdm_op_SpecRegionBegin([17 x i8]* @p_str)

ST_11: stg_45 [1/1] 0.00ns
:3  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

ST_11: tmp [1/1] 0.00ns
:4  %tmp = zext i12 %i to i64

ST_11: output_xk1_addr [1/1] 0.00ns
:11  %output_xk1_addr = getelementptr [2048 x i64]* %output_xk1, i64 0, i64 %tmp

ST_11: output_xk1_M_imag_V_addr [1/1] 0.00ns
:12  %output_xk1_M_imag_V_addr = call i64 @_ssdm_op_BitConcatenate.i64.i32.i32(i32 %p_1, i32 %p_0)

ST_11: stg_49 [1/1] 2.39ns
:13  store i64 %output_xk1_M_imag_V_addr, i64* %output_xk1_addr, align 8

ST_11: stg_50 [1/1] 0.00ns
:1  br label %4

ST_11: empty_32 [1/1] 0.00ns
:0  %empty_32 = call i32 (...)* @_ssdm_op_SpecRegionEnd([17 x i8]* @p_str, i32 %tmp_4)

ST_11: stg_52 [1/1] 0.00ns
:1  br label %1


 <State 12>: 0.00ns
ST_12: stg_53 [1/1] 0.00ns
:0  ret void



============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
