

================================================================
== Synthesis Summary Report of 'tsp'
================================================================
+ General Information: 
    * Date:           Sun Oct 31 23:04:03 2021
    * Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
    * Project:        tsp
    * Solution:       solution (Vitis Kernel Flow Target)
    * Product family: virtexuplus
    * Target device:  xcu50-fsvh2104-2-e
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +-----------------+------+-------+----------+-----------+----------+----------+---------+----------+---------+----------+------------+------------+-----+
    |     Modules     | Issue|       | Latency  |  Latency  | Iteration|          |   Trip  |          |         |          |            |            |     |
    |     & Loops     | Type | Slack | (cycles) |    (ns)   |  Latency | Interval |  Count  | Pipelined|  BRAM   |    DSP   |     FF     |     LUT    | URAM|
    +-----------------+------+-------+----------+-----------+----------+----------+---------+----------+---------+----------+------------+------------+-----+
    |+ tsp            |     -|   0.00|  36288253|  1.209e+08|         -|  36288254|        -|        no|  2 (~0%)|  11 (~0%)|  7616 (~0%)|  7720 (~0%)|    -|
    | o loop_compute  |    II|  -2.43|  36288182|  1.209e+08|       193|        10|  3628800|       yes|        -|         -|           -|           -|    -|
    +-----------------+------+-------+----------+-----------+----------+----------+---------+----------+---------+----------+------------+------------+-----+

