

================================================================
== Vitis HLS Report for 'delete_patch'
================================================================
* Date:           Sat Jul 27 22:49:34 2024

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:45 MST 2020)
* Project:        PatchMaker_tanishGit
* Solution:       solutionSC2 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu19p-fsvb3824-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.290 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------------------------------------------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                                                                                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |                                              Loop Name                                             |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------------------------------------------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- delete_patch_perPatch                                                                             |        ?|        ?|       207|          -|          -|     ?|        no|
        | + delete_patch_perSuperpointSP_delete_patch_perPointSP                                             |       81|       81|         3|          1|          1|    80|       yes|
        | + delete_patch_perPropertyTypePP_delete_patch_perParallelogramPP_delete_patch_perPropertyLengthPP  |      121|      121|         3|          1|          1|   120|       yes|
        |- Loop 2                                                                                            |       80|       80|         1|          1|          1|    80|       yes|
        |- Loop 3                                                                                            |      120|      120|         1|          1|          1|   120|       yes|
        +----------------------------------------------------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3
  * Pipeline-1: initiation interval (II) = 1, depth = 3
  * Pipeline-2: initiation interval (II) = 1, depth = 1
  * Pipeline-3: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 14
* Pipeline : 4
  Pipeline-0 : II = 1, D = 3, States = { 3 4 5 }
  Pipeline-1 : II = 1, D = 3, States = { 7 8 9 }
  Pipeline-2 : II = 1, D = 1, States = { 11 }
  Pipeline-3 : II = 1, D = 1, States = { 13 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 14 2 
2 --> 3 11 
3 --> 6 4 
4 --> 5 
5 --> 3 
6 --> 7 
7 --> 10 8 
8 --> 9 
9 --> 7 
10 --> 2 
11 --> 12 11 
12 --> 13 
13 --> 14 13 
14 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.71>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%index_read = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %index"   --->   Operation 15 'read' 'index_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%n_patches_read93 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %n_patches_read"   --->   Operation 16 'read' 'n_patches_read93' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %patches_superpoints, void @empty_11, i32 0, i32 0, void @empty_10, i32 4294967295, i32 0, void @empty_10, void @empty_10, void @empty_10, i32 0, i32 0, i32 0, i32 0, void @empty_10, void @empty_10"   --->   Operation 17 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%tmp_42 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %index_read, i32 8" [patchMaker.cpp:444]   --->   Operation 18 'bitselect' 'tmp_42' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%br_ln444 = br i1 %tmp_42, void, void %._crit_edge" [patchMaker.cpp:444]   --->   Operation 19 'br' 'br_ln444' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%zext_ln444 = zext i8 %n_patches_read93" [patchMaker.cpp:444]   --->   Operation 20 'zext' 'zext_ln444' <Predicate = (!tmp_42)> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.59ns)   --->   "%icmp_ln444 = icmp_sgt  i9 %zext_ln444, i9 %index_read" [patchMaker.cpp:444]   --->   Operation 21 'icmp' 'icmp_ln444' <Predicate = (!tmp_42)> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%br_ln444 = br i1 %icmp_ln444, void %._crit_edge, void %.lr.ph" [patchMaker.cpp:444]   --->   Operation 22 'br' 'br_ln444' <Predicate = (!tmp_42)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%i = trunc i9 %index_read" [patchMaker.cpp:453]   --->   Operation 23 'trunc' 'i' <Predicate = (!tmp_42 & icmp_ln444)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.70ns)   --->   "%sub = add i8 %n_patches_read93, i8 255"   --->   Operation 24 'add' 'sub' <Predicate = (!tmp_42 & icmp_ln444)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (0.38ns)   --->   "%br_ln453 = br void" [patchMaker.cpp:453]   --->   Operation 25 'br' 'br_ln453' <Predicate = (!tmp_42 & icmp_ln444)> <Delay = 0.38>

State 2 <SV = 1> <Delay = 1.41>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%i_12 = phi i8 %i, void %.lr.ph, i8 %i_13, void"   --->   Operation 26 'phi' 'i_12' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.58ns)   --->   "%icmp_ln453 = icmp_ult  i8 %i_12, i8 %sub" [patchMaker.cpp:453]   --->   Operation 27 'icmp' 'icmp_ln453' <Predicate = true> <Delay = 0.58> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%br_ln453 = br i1 %icmp_ln453, void %._crit_edge.loopexit, void %.split20" [patchMaker.cpp:453]   --->   Operation 28 'br' 'br_ln453' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%trunc_ln453 = trunc i8 %i_12" [patchMaker.cpp:453]   --->   Operation 29 'trunc' 'trunc_ln453' <Predicate = (icmp_ln453)> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%specloopname_ln453 = specloopname void @_ssdm_op_SpecLoopName, void @empty_14" [patchMaker.cpp:453]   --->   Operation 30 'specloopname' 'specloopname_ln453' <Predicate = (icmp_ln453)> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.70ns)   --->   "%add = add i5 %trunc_ln453, i5 1" [patchMaker.cpp:453]   --->   Operation 31 'add' 'add' <Predicate = (icmp_ln453)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%zext_ln470 = zext i5 %add" [patchMaker.cpp:470]   --->   Operation 32 'zext' 'zext_ln470' <Predicate = (icmp_ln453)> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i5.i2, i5 %add, i2 0" [patchMaker.cpp:470]   --->   Operation 33 'bitconcatenate' 'tmp' <Predicate = (icmp_ln453)> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%zext_ln470_1 = zext i7 %tmp" [patchMaker.cpp:470]   --->   Operation 34 'zext' 'zext_ln470_1' <Predicate = (icmp_ln453)> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.70ns)   --->   "%add_ln470 = add i8 %zext_ln470_1, i8 %zext_ln470" [patchMaker.cpp:470]   --->   Operation 35 'add' 'add_ln470' <Predicate = (icmp_ln453)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%zext_ln470_2 = zext i8 %i_12" [patchMaker.cpp:470]   --->   Operation 36 'zext' 'zext_ln470_2' <Predicate = (icmp_ln453)> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %i_12, i2 0" [patchMaker.cpp:470]   --->   Operation 37 'bitconcatenate' 'tmp_s' <Predicate = (icmp_ln453)> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%zext_ln470_3 = zext i10 %tmp_s" [patchMaker.cpp:470]   --->   Operation 38 'zext' 'zext_ln470_3' <Predicate = (icmp_ln453)> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.72ns)   --->   "%add_ln470_1 = add i11 %zext_ln470_3, i11 %zext_ln470_2" [patchMaker.cpp:470]   --->   Operation 39 'add' 'add_ln470_1' <Predicate = (icmp_ln453)> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 40 [1/1] (0.38ns)   --->   "%br_ln459 = br void" [patchMaker.cpp:459]   --->   Operation 40 'br' 'br_ln459' <Predicate = (icmp_ln453)> <Delay = 0.38>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%empty_99 = trunc i8 %sub"   --->   Operation 41 'trunc' 'empty_99' <Predicate = (!icmp_ln453)> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%tmp_81_cast = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %empty_99, i6 0"   --->   Operation 42 'bitconcatenate' 'tmp_81_cast' <Predicate = (!icmp_ln453)> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%tmp_29 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %sub, i4 0"   --->   Operation 43 'bitconcatenate' 'tmp_29' <Predicate = (!icmp_ln453)> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.74ns)   --->   "%empty_100 = add i12 %tmp_81_cast, i12 %tmp_29"   --->   Operation 44 'add' 'empty_100' <Predicate = (!icmp_ln453)> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%empty_101 = trunc i8 %sub"   --->   Operation 45 'trunc' 'empty_101' <Predicate = (!icmp_ln453)> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%tmp_83_cast = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i5.i7, i5 %empty_101, i7 0"   --->   Operation 46 'bitconcatenate' 'tmp_83_cast' <Predicate = (!icmp_ln453)> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%tmp_30 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %sub, i3 0"   --->   Operation 47 'bitconcatenate' 'tmp_30' <Predicate = (!icmp_ln453)> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%tmp_84_cast = zext i11 %tmp_30"   --->   Operation 48 'zext' 'tmp_84_cast' <Predicate = (!icmp_ln453)> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.74ns)   --->   "%empty_102 = sub i12 %tmp_83_cast, i12 %tmp_84_cast"   --->   Operation 49 'sub' 'empty_102' <Predicate = (!icmp_ln453)> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 50 [1/1] (0.38ns)   --->   "%br_ln503 = br void %memset.loop20" [patchMaker.cpp:503]   --->   Operation 50 'br' 'br_ln503' <Predicate = (!icmp_ln453)> <Delay = 0.38>

State 3 <SV = 2> <Delay = 1.62>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i7 0, void %.split20, i7 %add_ln459_1, void %.split12" [patchMaker.cpp:459]   --->   Operation 51 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%a = phi i3 0, void %.split20, i3 %select_ln459_1, void %.split12" [patchMaker.cpp:459]   --->   Operation 52 'phi' 'a' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%b = phi i5 0, void %.split20, i5 %add_ln465, void %.split12" [patchMaker.cpp:465]   --->   Operation 53 'phi' 'b' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (0.70ns)   --->   "%add_ln459_1 = add i7 %indvar_flatten, i7 1" [patchMaker.cpp:459]   --->   Operation 54 'add' 'add_ln459_1' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 55 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 56 [1/1] (0.59ns)   --->   "%icmp_ln459 = icmp_eq  i7 %indvar_flatten, i7 80" [patchMaker.cpp:459]   --->   Operation 56 'icmp' 'icmp_ln459' <Predicate = true> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%br_ln459 = br i1 %icmp_ln459, void %.split12, void %.preheader.preheader.preheader" [patchMaker.cpp:459]   --->   Operation 57 'br' 'br_ln459' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 58 [1/1] (0.57ns)   --->   "%add_ln459 = add i3 %a, i3 1" [patchMaker.cpp:459]   --->   Operation 58 'add' 'add_ln459' <Predicate = (!icmp_ln459)> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 59 [1/1] (0.63ns)   --->   "%icmp_ln465 = icmp_eq  i5 %b, i5 16" [patchMaker.cpp:465]   --->   Operation 59 'icmp' 'icmp_ln465' <Predicate = (!icmp_ln459)> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 60 [1/1] (0.27ns)   --->   "%select_ln459 = select i1 %icmp_ln465, i5 0, i5 %b" [patchMaker.cpp:459]   --->   Operation 60 'select' 'select_ln459' <Predicate = (!icmp_ln459)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 61 [1/1] (0.27ns)   --->   "%select_ln459_1 = select i1 %icmp_ln465, i3 %add_ln459, i3 %a" [patchMaker.cpp:459]   --->   Operation 61 'select' 'select_ln459_1' <Predicate = (!icmp_ln459)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 62 [1/1] (0.70ns)   --->   "%add_ln465 = add i5 %select_ln459, i5 1" [patchMaker.cpp:465]   --->   Operation 62 'add' 'add_ln465' <Predicate = (!icmp_ln459)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 3.09>
ST_4 : Operation 63 [1/1] (0.00ns)   --->   "%zext_ln470_4 = zext i3 %select_ln459_1" [patchMaker.cpp:470]   --->   Operation 63 'zext' 'zext_ln470_4' <Predicate = (!icmp_ln459)> <Delay = 0.00>
ST_4 : Operation 64 [1/1] (0.70ns)   --->   "%add_ln470_2 = add i8 %add_ln470, i8 %zext_ln470_4" [patchMaker.cpp:470]   --->   Operation 64 'add' 'add_ln470_2' <Predicate = (!icmp_ln459)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 65 [1/1] (0.00ns)   --->   "%tmp_86_cast = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %add_ln470_2, i4 0" [patchMaker.cpp:470]   --->   Operation 65 'bitconcatenate' 'tmp_86_cast' <Predicate = (!icmp_ln459)> <Delay = 0.00>
ST_4 : Operation 66 [1/1] (0.00ns)   --->   "%trunc_ln470 = trunc i11 %add_ln470_1" [patchMaker.cpp:470]   --->   Operation 66 'trunc' 'trunc_ln470' <Predicate = (!icmp_ln459)> <Delay = 0.00>
ST_4 : Operation 67 [1/1] (0.00ns)   --->   "%zext_ln470_5 = zext i3 %select_ln459_1" [patchMaker.cpp:470]   --->   Operation 67 'zext' 'zext_ln470_5' <Predicate = (!icmp_ln459)> <Delay = 0.00>
ST_4 : Operation 68 [1/1] (0.70ns)   --->   "%add_ln470_3 = add i8 %trunc_ln470, i8 %zext_ln470_5" [patchMaker.cpp:470]   --->   Operation 68 'add' 'add_ln470_3' <Predicate = (!icmp_ln459)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 69 [1/1] (0.00ns)   --->   "%tmp_88_cast = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %add_ln470_3, i4 0" [patchMaker.cpp:470]   --->   Operation 69 'bitconcatenate' 'tmp_88_cast' <Predicate = (!icmp_ln459)> <Delay = 0.00>
ST_4 : Operation 70 [1/1] (0.00ns)   --->   "%zext_ln470_6 = zext i5 %select_ln459" [patchMaker.cpp:470]   --->   Operation 70 'zext' 'zext_ln470_6' <Predicate = (!icmp_ln459)> <Delay = 0.00>
ST_4 : Operation 71 [1/1] (0.74ns)   --->   "%add_ln470_4 = add i12 %tmp_86_cast, i12 %zext_ln470_6" [patchMaker.cpp:470]   --->   Operation 71 'add' 'add_ln470_4' <Predicate = (!icmp_ln459)> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 72 [1/1] (0.00ns)   --->   "%zext_ln470_7 = zext i12 %add_ln470_4" [patchMaker.cpp:470]   --->   Operation 72 'zext' 'zext_ln470_7' <Predicate = (!icmp_ln459)> <Delay = 0.00>
ST_4 : Operation 73 [1/1] (0.00ns)   --->   "%patches_superpoints_addr_3 = getelementptr i64 %patches_superpoints, i64 0, i64 %zext_ln470_7" [patchMaker.cpp:470]   --->   Operation 73 'getelementptr' 'patches_superpoints_addr_3' <Predicate = (!icmp_ln459)> <Delay = 0.00>
ST_4 : Operation 74 [1/1] (0.74ns)   --->   "%add_ln470_5 = add i12 %tmp_88_cast, i12 %zext_ln470_6" [patchMaker.cpp:470]   --->   Operation 74 'add' 'add_ln470_5' <Predicate = (!icmp_ln459)> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 75 [2/2] (1.64ns)   --->   "%patches_superpoints_load = load i12 %patches_superpoints_addr_3" [patchMaker.cpp:470]   --->   Operation 75 'load' 'patches_superpoints_load' <Predicate = (!icmp_ln459)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 2560> <RAM>

State 5 <SV = 4> <Delay = 3.29>
ST_5 : Operation 76 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @delete_patch_perSuperpointSP_delete_patch_perPointSP_str"   --->   Operation 76 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln459)> <Delay = 0.00>
ST_5 : Operation 77 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 80, i64 80, i64 80"   --->   Operation 77 'speclooptripcount' 'empty' <Predicate = (!icmp_ln459)> <Delay = 0.00>
ST_5 : Operation 78 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 78 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln459)> <Delay = 0.00>
ST_5 : Operation 79 [1/1] (0.00ns)   --->   "%zext_ln470_8 = zext i12 %add_ln470_5" [patchMaker.cpp:470]   --->   Operation 79 'zext' 'zext_ln470_8' <Predicate = (!icmp_ln459)> <Delay = 0.00>
ST_5 : Operation 80 [1/1] (0.00ns)   --->   "%patches_superpoints_addr_4 = getelementptr i64 %patches_superpoints, i64 0, i64 %zext_ln470_8" [patchMaker.cpp:470]   --->   Operation 80 'getelementptr' 'patches_superpoints_addr_4' <Predicate = (!icmp_ln459)> <Delay = 0.00>
ST_5 : Operation 81 [1/1] (0.00ns)   --->   "%specloopname_ln465 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4" [patchMaker.cpp:465]   --->   Operation 81 'specloopname' 'specloopname_ln465' <Predicate = (!icmp_ln459)> <Delay = 0.00>
ST_5 : Operation 82 [1/2] (1.64ns)   --->   "%patches_superpoints_load = load i12 %patches_superpoints_addr_3" [patchMaker.cpp:470]   --->   Operation 82 'load' 'patches_superpoints_load' <Predicate = (!icmp_ln459)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 2560> <RAM>
ST_5 : Operation 83 [1/1] (1.64ns)   --->   "%store_ln470 = store i64 %patches_superpoints_load, i12 %patches_superpoints_addr_4" [patchMaker.cpp:470]   --->   Operation 83 'store' 'store_ln470' <Predicate = (!icmp_ln459)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 2560> <RAM>
ST_5 : Operation 84 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 84 'br' 'br_ln0' <Predicate = (!icmp_ln459)> <Delay = 0.00>

State 6 <SV = 3> <Delay = 0.38>
ST_6 : Operation 85 [1/1] (0.38ns)   --->   "%br_ln475 = br void %.preheader.preheader" [patchMaker.cpp:475]   --->   Operation 85 'br' 'br_ln475' <Predicate = true> <Delay = 0.38>

State 7 <SV = 4> <Delay = 1.74>
ST_7 : Operation 86 [1/1] (0.00ns)   --->   "%indvar_flatten21 = phi i7 %add_ln475_1, void %.preheader, i7 0, void %.preheader.preheader.preheader" [patchMaker.cpp:475]   --->   Operation 86 'phi' 'indvar_flatten21' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 87 [1/1] (0.00ns)   --->   "%a_2 = phi i3 %select_ln475_1, void %.preheader, i3 0, void %.preheader.preheader.preheader" [patchMaker.cpp:475]   --->   Operation 87 'phi' 'a_2' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 88 [1/1] (0.00ns)   --->   "%indvar_flatten7 = phi i6 %select_ln481_2, void %.preheader, i6 0, void %.preheader.preheader.preheader" [patchMaker.cpp:481]   --->   Operation 88 'phi' 'indvar_flatten7' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 89 [1/1] (0.00ns)   --->   "%b_4 = phi i3 %select_ln481_1, void %.preheader, i3 0, void %.preheader.preheader.preheader" [patchMaker.cpp:481]   --->   Operation 89 'phi' 'b_4' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 90 [1/1] (0.00ns)   --->   "%c = phi i3 %add_ln487, void %.preheader, i3 0, void %.preheader.preheader.preheader" [patchMaker.cpp:487]   --->   Operation 90 'phi' 'c' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 91 [1/1] (0.70ns)   --->   "%add_ln475_1 = add i7 %indvar_flatten21, i7 1" [patchMaker.cpp:475]   --->   Operation 91 'add' 'add_ln475_1' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 92 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 92 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 93 [1/1] (0.59ns)   --->   "%icmp_ln475 = icmp_eq  i7 %indvar_flatten21, i7 120" [patchMaker.cpp:475]   --->   Operation 93 'icmp' 'icmp_ln475' <Predicate = true> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 94 [1/1] (0.00ns)   --->   "%br_ln475 = br i1 %icmp_ln475, void %.preheader, void" [patchMaker.cpp:475]   --->   Operation 94 'br' 'br_ln475' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 95 [1/1] (0.57ns)   --->   "%add_ln475 = add i3 %a_2, i3 1" [patchMaker.cpp:475]   --->   Operation 95 'add' 'add_ln475' <Predicate = (!icmp_ln475)> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 96 [1/1] (0.61ns)   --->   "%icmp_ln481 = icmp_eq  i6 %indvar_flatten7, i6 24" [patchMaker.cpp:481]   --->   Operation 96 'icmp' 'icmp_ln481' <Predicate = (!icmp_ln475)> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 97 [1/1] (0.27ns)   --->   "%select_ln475 = select i1 %icmp_ln481, i3 0, i3 %b_4" [patchMaker.cpp:475]   --->   Operation 97 'select' 'select_ln475' <Predicate = (!icmp_ln475)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 98 [1/1] (0.27ns)   --->   "%select_ln475_1 = select i1 %icmp_ln481, i3 %add_ln475, i3 %a_2" [patchMaker.cpp:475]   --->   Operation 98 'select' 'select_ln475_1' <Predicate = (!icmp_ln475)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 99 [1/1] (0.00ns)   --->   "%zext_ln492_1 = zext i3 %select_ln475_1" [patchMaker.cpp:492]   --->   Operation 99 'zext' 'zext_ln492_1' <Predicate = (!icmp_ln475)> <Delay = 0.00>
ST_7 : Operation 100 [1/1] (0.70ns)   --->   "%add_ln492 = add i8 %add_ln470, i8 %zext_ln492_1" [patchMaker.cpp:492]   --->   Operation 100 'add' 'add_ln492' <Predicate = (!icmp_ln475)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 101 [1/1] (0.00ns) (grouped into LUT with out node and_ln475)   --->   "%xor_ln475 = xor i1 %icmp_ln481, i1 1" [patchMaker.cpp:475]   --->   Operation 101 'xor' 'xor_ln475' <Predicate = (!icmp_ln475)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 102 [1/1] (0.49ns)   --->   "%icmp_ln487 = icmp_eq  i3 %c, i3 6" [patchMaker.cpp:487]   --->   Operation 102 'icmp' 'icmp_ln487' <Predicate = (!icmp_ln475)> <Delay = 0.49> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 103 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln475 = and i1 %icmp_ln487, i1 %xor_ln475" [patchMaker.cpp:475]   --->   Operation 103 'and' 'and_ln475' <Predicate = (!icmp_ln475)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 104 [1/1] (0.57ns)   --->   "%add_ln481 = add i3 %select_ln475, i3 1" [patchMaker.cpp:481]   --->   Operation 104 'add' 'add_ln481' <Predicate = (!icmp_ln475)> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 105 [1/1] (0.00ns) (grouped into LUT with out node select_ln481)   --->   "%or_ln481 = or i1 %and_ln475, i1 %icmp_ln481" [patchMaker.cpp:481]   --->   Operation 105 'or' 'or_ln481' <Predicate = (!icmp_ln475)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 106 [1/1] (0.27ns) (out node of the LUT)   --->   "%select_ln481 = select i1 %or_ln481, i3 0, i3 %c" [patchMaker.cpp:481]   --->   Operation 106 'select' 'select_ln481' <Predicate = (!icmp_ln475)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 107 [1/1] (0.27ns)   --->   "%select_ln481_1 = select i1 %and_ln475, i3 %add_ln481, i3 %select_ln475" [patchMaker.cpp:481]   --->   Operation 107 'select' 'select_ln481_1' <Predicate = (!icmp_ln475)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 108 [1/1] (0.57ns)   --->   "%add_ln487 = add i3 %select_ln481, i3 1" [patchMaker.cpp:487]   --->   Operation 108 'add' 'add_ln487' <Predicate = (!icmp_ln475)> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 109 [1/1] (0.70ns)   --->   "%add_ln481_1 = add i6 %indvar_flatten7, i6 1" [patchMaker.cpp:481]   --->   Operation 109 'add' 'add_ln481_1' <Predicate = (!icmp_ln475)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 110 [1/1] (0.29ns)   --->   "%select_ln481_2 = select i1 %icmp_ln481, i6 1, i6 %add_ln481_1" [patchMaker.cpp:481]   --->   Operation 110 'select' 'select_ln481_2' <Predicate = (!icmp_ln475)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 8 <SV = 5> <Delay = 3.12>
ST_8 : Operation 111 [1/1] (0.00ns)   --->   "%zext_ln492 = zext i3 %select_ln475_1" [patchMaker.cpp:492]   --->   Operation 111 'zext' 'zext_ln492' <Predicate = (!icmp_ln475)> <Delay = 0.00>
ST_8 : Operation 112 [1/1] (0.00ns)   --->   "%tmp_43 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %add_ln492, i2 0" [patchMaker.cpp:492]   --->   Operation 112 'bitconcatenate' 'tmp_43' <Predicate = (!icmp_ln475)> <Delay = 0.00>
ST_8 : Operation 113 [1/1] (0.00ns)   --->   "%zext_ln492_2 = zext i10 %tmp_43" [patchMaker.cpp:492]   --->   Operation 113 'zext' 'zext_ln492_2' <Predicate = (!icmp_ln475)> <Delay = 0.00>
ST_8 : Operation 114 [1/1] (0.73ns)   --->   "%add_ln492_1 = add i11 %add_ln470_1, i11 %zext_ln492" [patchMaker.cpp:492]   --->   Operation 114 'add' 'add_ln492_1' <Predicate = (!icmp_ln475)> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 115 [1/1] (0.00ns)   --->   "%tmp_44 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i11.i2, i11 %add_ln492_1, i2 0" [patchMaker.cpp:481]   --->   Operation 115 'bitconcatenate' 'tmp_44' <Predicate = (!icmp_ln475)> <Delay = 0.00>
ST_8 : Operation 116 [1/1] (0.00ns)   --->   "%zext_ln481 = zext i13 %tmp_44" [patchMaker.cpp:481]   --->   Operation 116 'zext' 'zext_ln481' <Predicate = (!icmp_ln475)> <Delay = 0.00>
ST_8 : Operation 117 [1/1] (0.00ns)   --->   "%zext_ln492_3 = zext i3 %select_ln481_1" [patchMaker.cpp:492]   --->   Operation 117 'zext' 'zext_ln492_3' <Predicate = (!icmp_ln475)> <Delay = 0.00>
ST_8 : Operation 118 [1/1] (0.72ns)   --->   "%add_ln492_2 = add i63 %zext_ln492_2, i63 %zext_ln492_3" [patchMaker.cpp:492]   --->   Operation 118 'add' 'add_ln492_2' <Predicate = (!icmp_ln475)> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 119 [1/1] (0.00ns)   --->   "%trunc_ln492 = trunc i63 %add_ln492_2" [patchMaker.cpp:492]   --->   Operation 119 'trunc' 'trunc_ln492' <Predicate = (!icmp_ln475)> <Delay = 0.00>
ST_8 : Operation 120 [1/1] (0.00ns)   --->   "%p_shl4_cast = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i9.i3, i9 %trunc_ln492, i3 0" [patchMaker.cpp:492]   --->   Operation 120 'bitconcatenate' 'p_shl4_cast' <Predicate = (!icmp_ln475)> <Delay = 0.00>
ST_8 : Operation 121 [1/1] (0.00ns)   --->   "%trunc_ln492_1 = trunc i63 %add_ln492_2" [patchMaker.cpp:492]   --->   Operation 121 'trunc' 'trunc_ln492_1' <Predicate = (!icmp_ln475)> <Delay = 0.00>
ST_8 : Operation 122 [1/1] (0.00ns)   --->   "%p_shl5_cast = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i11.i1, i11 %trunc_ln492_1, i1 0" [patchMaker.cpp:492]   --->   Operation 122 'bitconcatenate' 'p_shl5_cast' <Predicate = (!icmp_ln475)> <Delay = 0.00>
ST_8 : Operation 123 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln492 = sub i12 %p_shl4_cast, i12 %p_shl5_cast" [patchMaker.cpp:492]   --->   Operation 123 'sub' 'sub_ln492' <Predicate = (!icmp_ln475)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.37> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_8 : Operation 124 [1/1] (0.75ns)   --->   "%add_ln492_3 = add i63 %zext_ln481, i63 %zext_ln492_3" [patchMaker.cpp:492]   --->   Operation 124 'add' 'add_ln492_3' <Predicate = (!icmp_ln475)> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 125 [1/1] (0.00ns)   --->   "%trunc_ln492_2 = trunc i63 %add_ln492_3" [patchMaker.cpp:492]   --->   Operation 125 'trunc' 'trunc_ln492_2' <Predicate = (!icmp_ln475)> <Delay = 0.00>
ST_8 : Operation 126 [1/1] (0.00ns)   --->   "%p_shl2_cast = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i9.i3, i9 %trunc_ln492_2, i3 0" [patchMaker.cpp:492]   --->   Operation 126 'bitconcatenate' 'p_shl2_cast' <Predicate = (!icmp_ln475)> <Delay = 0.00>
ST_8 : Operation 127 [1/1] (0.00ns)   --->   "%trunc_ln492_3 = trunc i63 %add_ln492_3" [patchMaker.cpp:492]   --->   Operation 127 'trunc' 'trunc_ln492_3' <Predicate = (!icmp_ln475)> <Delay = 0.00>
ST_8 : Operation 128 [1/1] (0.00ns)   --->   "%p_shl3_cast = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i11.i1, i11 %trunc_ln492_3, i1 0" [patchMaker.cpp:492]   --->   Operation 128 'bitconcatenate' 'p_shl3_cast' <Predicate = (!icmp_ln475)> <Delay = 0.00>
ST_8 : Operation 129 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln492_1 = sub i12 %p_shl2_cast, i12 %p_shl3_cast" [patchMaker.cpp:492]   --->   Operation 129 'sub' 'sub_ln492_1' <Predicate = (!icmp_ln475)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.37> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_8 : Operation 130 [1/1] (0.00ns)   --->   "%zext_ln492_4 = zext i3 %select_ln481" [patchMaker.cpp:492]   --->   Operation 130 'zext' 'zext_ln492_4' <Predicate = (!icmp_ln475)> <Delay = 0.00>
ST_8 : Operation 131 [1/1] (0.75ns) (root node of TernaryAdder)   --->   "%add_ln492_4 = add i12 %sub_ln492, i12 %zext_ln492_4" [patchMaker.cpp:492]   --->   Operation 131 'add' 'add_ln492_4' <Predicate = (!icmp_ln475)> <Delay = 0.75> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.37> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_8 : Operation 132 [1/1] (0.00ns)   --->   "%zext_ln492_5 = zext i12 %add_ln492_4" [patchMaker.cpp:492]   --->   Operation 132 'zext' 'zext_ln492_5' <Predicate = (!icmp_ln475)> <Delay = 0.00>
ST_8 : Operation 133 [1/1] (0.00ns)   --->   "%patches_parameters_V_addr_1 = getelementptr i32 %patches_parameters_V, i64 0, i64 %zext_ln492_5" [patchMaker.cpp:492]   --->   Operation 133 'getelementptr' 'patches_parameters_V_addr_1' <Predicate = (!icmp_ln475)> <Delay = 0.00>
ST_8 : Operation 134 [1/1] (0.75ns) (root node of TernaryAdder)   --->   "%add_ln492_5 = add i12 %sub_ln492_1, i12 %zext_ln492_4" [patchMaker.cpp:492]   --->   Operation 134 'add' 'add_ln492_5' <Predicate = (!icmp_ln475)> <Delay = 0.75> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.37> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_8 : Operation 135 [2/2] (1.64ns)   --->   "%patches_parameters_V_load = load i12 %patches_parameters_V_addr_1" [patchMaker.cpp:492]   --->   Operation 135 'load' 'patches_parameters_V_load' <Predicate = (!icmp_ln475)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3840> <RAM>

State 9 <SV = 6> <Delay = 3.29>
ST_9 : Operation 136 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @delete_patch_perPropertyTypePP_delete_patch_perParallelogramPP_delete_patch_perPropertyLengthPP_str"   --->   Operation 136 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln475)> <Delay = 0.00>
ST_9 : Operation 137 [1/1] (0.00ns)   --->   "%empty_98 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 120, i64 120, i64 120"   --->   Operation 137 'speclooptripcount' 'empty_98' <Predicate = (!icmp_ln475)> <Delay = 0.00>
ST_9 : Operation 138 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 138 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln475)> <Delay = 0.00>
ST_9 : Operation 139 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @delete_patch_perParallelogramPP_delete_patch_perPropertyLengthPP_str"   --->   Operation 139 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln475)> <Delay = 0.00>
ST_9 : Operation 140 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 140 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln475)> <Delay = 0.00>
ST_9 : Operation 141 [1/1] (0.00ns)   --->   "%zext_ln492_6 = zext i12 %add_ln492_5" [patchMaker.cpp:492]   --->   Operation 141 'zext' 'zext_ln492_6' <Predicate = (!icmp_ln475)> <Delay = 0.00>
ST_9 : Operation 142 [1/1] (0.00ns)   --->   "%patches_parameters_V_addr_2 = getelementptr i32 %patches_parameters_V, i64 0, i64 %zext_ln492_6" [patchMaker.cpp:492]   --->   Operation 142 'getelementptr' 'patches_parameters_V_addr_2' <Predicate = (!icmp_ln475)> <Delay = 0.00>
ST_9 : Operation 143 [1/1] (0.00ns)   --->   "%specloopname_ln487 = specloopname void @_ssdm_op_SpecLoopName, void @empty_23" [patchMaker.cpp:487]   --->   Operation 143 'specloopname' 'specloopname_ln487' <Predicate = (!icmp_ln475)> <Delay = 0.00>
ST_9 : Operation 144 [1/2] (1.64ns)   --->   "%patches_parameters_V_load = load i12 %patches_parameters_V_addr_1" [patchMaker.cpp:492]   --->   Operation 144 'load' 'patches_parameters_V_load' <Predicate = (!icmp_ln475)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3840> <RAM>
ST_9 : Operation 145 [1/1] (1.64ns)   --->   "%store_ln492 = store i32 %patches_parameters_V_load, i12 %patches_parameters_V_addr_2" [patchMaker.cpp:492]   --->   Operation 145 'store' 'store_ln492' <Predicate = (!icmp_ln475)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3840> <RAM>
ST_9 : Operation 146 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader.preheader"   --->   Operation 146 'br' 'br_ln0' <Predicate = (!icmp_ln475)> <Delay = 0.00>

State 10 <SV = 5> <Delay = 0.70>
ST_10 : Operation 147 [1/1] (0.70ns)   --->   "%i_13 = add i8 %i_12, i8 1" [patchMaker.cpp:453]   --->   Operation 147 'add' 'i_13' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 148 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 148 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 11 <SV = 2> <Delay = 2.39>
ST_11 : Operation 149 [1/1] (0.00ns)   --->   "%empty_103 = phi i7 0, void %._crit_edge.loopexit, i7 %empty_104, void %memset.loop20.split"   --->   Operation 149 'phi' 'empty_103' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 150 [1/1] (0.70ns)   --->   "%empty_104 = add i7 %empty_103, i7 1"   --->   Operation 150 'add' 'empty_104' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 151 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 151 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 152 [1/1] (0.59ns)   --->   "%exitcond2110 = icmp_eq  i7 %empty_103, i7 80"   --->   Operation 152 'icmp' 'exitcond2110' <Predicate = true> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 153 [1/1] (0.00ns)   --->   "%empty_105 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 80, i64 80, i64 80"   --->   Operation 153 'speclooptripcount' 'empty_105' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 154 [1/1] (0.00ns)   --->   "%br_ln0 = br i1 %exitcond2110, void %memset.loop20.split, void %memset.loop.preheader"   --->   Operation 154 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 155 [1/1] (0.00ns)   --->   "%p_cast53 = zext i7 %empty_103"   --->   Operation 155 'zext' 'p_cast53' <Predicate = (!exitcond2110)> <Delay = 0.00>
ST_11 : Operation 156 [1/1] (0.74ns)   --->   "%empty_106 = add i12 %empty_100, i12 %p_cast53"   --->   Operation 156 'add' 'empty_106' <Predicate = (!exitcond2110)> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 157 [1/1] (0.00ns)   --->   "%p_cast = zext i12 %empty_106"   --->   Operation 157 'zext' 'p_cast' <Predicate = (!exitcond2110)> <Delay = 0.00>
ST_11 : Operation 158 [1/1] (0.00ns)   --->   "%patches_superpoints_addr = getelementptr i64 %patches_superpoints, i64 0, i64 %p_cast"   --->   Operation 158 'getelementptr' 'patches_superpoints_addr' <Predicate = (!exitcond2110)> <Delay = 0.00>
ST_11 : Operation 159 [1/1] (1.64ns)   --->   "%store_ln0 = store i64 0, i12 %patches_superpoints_addr"   --->   Operation 159 'store' 'store_ln0' <Predicate = (!exitcond2110)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 2560> <RAM>
ST_11 : Operation 160 [1/1] (0.00ns)   --->   "%br_ln0 = br void %memset.loop20"   --->   Operation 160 'br' 'br_ln0' <Predicate = (!exitcond2110)> <Delay = 0.00>

State 12 <SV = 3> <Delay = 0.38>
ST_12 : Operation 161 [1/1] (0.38ns)   --->   "%br_ln0 = br void %memset.loop"   --->   Operation 161 'br' 'br_ln0' <Predicate = true> <Delay = 0.38>

State 13 <SV = 4> <Delay = 2.39>
ST_13 : Operation 162 [1/1] (0.00ns)   --->   "%empty_107 = phi i7 %empty_108, void %memset.loop.split, i7 0, void %memset.loop.preheader"   --->   Operation 162 'phi' 'empty_107' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 163 [1/1] (0.70ns)   --->   "%empty_108 = add i7 %empty_107, i7 1"   --->   Operation 163 'add' 'empty_108' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 164 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 164 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 165 [1/1] (0.59ns)   --->   "%exitcond9 = icmp_eq  i7 %empty_107, i7 120"   --->   Operation 165 'icmp' 'exitcond9' <Predicate = true> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 166 [1/1] (0.00ns)   --->   "%empty_109 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 120, i64 120, i64 120"   --->   Operation 166 'speclooptripcount' 'empty_109' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 167 [1/1] (0.00ns)   --->   "%br_ln0 = br i1 %exitcond9, void %memset.loop.split, void %split"   --->   Operation 167 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 168 [1/1] (0.00ns)   --->   "%p_cast55 = zext i7 %empty_107"   --->   Operation 168 'zext' 'p_cast55' <Predicate = (!exitcond9)> <Delay = 0.00>
ST_13 : Operation 169 [1/1] (0.74ns)   --->   "%empty_110 = add i12 %empty_102, i12 %p_cast55"   --->   Operation 169 'add' 'empty_110' <Predicate = (!exitcond9)> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 170 [1/1] (0.00ns)   --->   "%p_cast56 = zext i12 %empty_110"   --->   Operation 170 'zext' 'p_cast56' <Predicate = (!exitcond9)> <Delay = 0.00>
ST_13 : Operation 171 [1/1] (0.00ns)   --->   "%patches_parameters_V_addr = getelementptr i32 %patches_parameters_V, i64 0, i64 %p_cast56"   --->   Operation 171 'getelementptr' 'patches_parameters_V_addr' <Predicate = (!exitcond9)> <Delay = 0.00>
ST_13 : Operation 172 [1/1] (1.64ns)   --->   "%store_ln0 = store i32 0, i12 %patches_parameters_V_addr"   --->   Operation 172 'store' 'store_ln0' <Predicate = (!exitcond9)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3840> <RAM>
ST_13 : Operation 173 [1/1] (0.00ns)   --->   "%br_ln0 = br void %memset.loop"   --->   Operation 173 'br' 'br_ln0' <Predicate = (!exitcond9)> <Delay = 0.00>

State 14 <SV = 5> <Delay = 0.00>
ST_14 : Operation 174 [1/1] (0.00ns)   --->   "%write_ln509 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %n_patches, i8 %sub" [patchMaker.cpp:509]   --->   Operation 174 'write' 'write_ln509' <Predicate = (!tmp_42 & icmp_ln444)> <Delay = 0.00>
ST_14 : Operation 175 [1/1] (0.00ns)   --->   "%br_ln510 = br void %._crit_edge" [patchMaker.cpp:510]   --->   Operation 175 'br' 'br_ln510' <Predicate = (!tmp_42 & icmp_ln444)> <Delay = 0.00>
ST_14 : Operation 176 [1/1] (0.00ns)   --->   "%ret_ln510 = ret" [patchMaker.cpp:510]   --->   Operation 176 'ret' 'ret_ln510' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5ns, clock uncertainty: 1.35ns.

 <State 1>: 0.715ns
The critical path consists of the following:
	wire read on port 'n_patches_read' [7]  (0 ns)
	'add' operation ('sub') [17]  (0.705 ns)
	blocking operation 0.00987 ns on control path)

 <State 2>: 1.41ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', patchMaker.cpp:453) [20]  (0 ns)
	'add' operation ('add', patchMaker.cpp:453) [26]  (0.707 ns)
	'add' operation ('add_ln470', patchMaker.cpp:470) [30]  (0.706 ns)

 <State 3>: 1.62ns
The critical path consists of the following:
	'phi' operation ('b', patchMaker.cpp:465) with incoming values : ('add_ln465', patchMaker.cpp:465) [39]  (0 ns)
	'icmp' operation ('icmp_ln465', patchMaker.cpp:465) [48]  (0.637 ns)
	'select' operation ('select_ln459', patchMaker.cpp:459) [49]  (0.278 ns)
	'add' operation ('add_ln465', patchMaker.cpp:465) [69]  (0.707 ns)

 <State 4>: 3.09ns
The critical path consists of the following:
	'add' operation ('add_ln470_2', patchMaker.cpp:470) [52]  (0.705 ns)
	'add' operation ('add_ln470_4', patchMaker.cpp:470) [60]  (0.745 ns)
	'getelementptr' operation ('patches_superpoints_addr_3', patchMaker.cpp:470) [62]  (0 ns)
	'load' operation ('patches_superpoints_load', patchMaker.cpp:470) on array 'patches_superpoints' [67]  (1.65 ns)

 <State 5>: 3.29ns
The critical path consists of the following:
	'load' operation ('patches_superpoints_load', patchMaker.cpp:470) on array 'patches_superpoints' [67]  (1.65 ns)
	'store' operation ('store_ln470', patchMaker.cpp:470) of variable 'patches_superpoints_load', patchMaker.cpp:470 on array 'patches_superpoints' [68]  (1.65 ns)

 <State 6>: 0.387ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('indvar_flatten21', patchMaker.cpp:475) with incoming values : ('add_ln475_1', patchMaker.cpp:475) [74]  (0.387 ns)

 <State 7>: 1.75ns
The critical path consists of the following:
	'phi' operation ('indvar_flatten7', patchMaker.cpp:481) with incoming values : ('select_ln481_2', patchMaker.cpp:481) [76]  (0 ns)
	'icmp' operation ('icmp_ln481', patchMaker.cpp:481) [87]  (0.619 ns)
	'select' operation ('select_ln475', patchMaker.cpp:475) [88]  (0.278 ns)
	'add' operation ('add_ln481', patchMaker.cpp:481) [102]  (0.572 ns)
	'select' operation ('select_ln481_1', patchMaker.cpp:481) [106]  (0.278 ns)

 <State 8>: 3.13ns
The critical path consists of the following:
	'add' operation ('add_ln492_2', patchMaker.cpp:492) [108]  (0.725 ns)
	'sub' operation ('sub_ln492', patchMaker.cpp:492) [113]  (0 ns)
	'add' operation ('add_ln492_4', patchMaker.cpp:492) [122]  (0.756 ns)
	'getelementptr' operation ('patches_parameters_V_addr_1', patchMaker.cpp:492) [124]  (0 ns)
	'load' operation ('patches_parameters_V_load', patchMaker.cpp:492) on array 'patches_parameters_V' [129]  (1.65 ns)

 <State 9>: 3.29ns
The critical path consists of the following:
	'load' operation ('patches_parameters_V_load', patchMaker.cpp:492) on array 'patches_parameters_V' [129]  (1.65 ns)
	'store' operation ('store_ln492', patchMaker.cpp:492) of variable 'patches_parameters_V_load', patchMaker.cpp:492 on array 'patches_parameters_V' [130]  (1.65 ns)

 <State 10>: 0.705ns
The critical path consists of the following:
	'add' operation ('i', patchMaker.cpp:453) [136]  (0.705 ns)

 <State 11>: 2.39ns
The critical path consists of the following:
	'phi' operation ('empty_103') with incoming values : ('empty_104') [150]  (0 ns)
	'add' operation ('empty_106') [158]  (0.745 ns)
	'getelementptr' operation ('patches_superpoints_addr') [160]  (0 ns)
	'store' operation ('store_ln0') of constant 0 on array 'patches_superpoints' [161]  (1.65 ns)

 <State 12>: 0.387ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('empty_107') with incoming values : ('empty_108') [166]  (0.387 ns)

 <State 13>: 2.39ns
The critical path consists of the following:
	'phi' operation ('empty_107') with incoming values : ('empty_108') [166]  (0 ns)
	'add' operation ('empty_110') [174]  (0.745 ns)
	'getelementptr' operation ('patches_parameters_V_addr') [176]  (0 ns)
	'store' operation ('store_ln0') of constant 0 on array 'patches_parameters_V' [177]  (1.65 ns)

 <State 14>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
