<!DOCTYPE HTML>

<!--Converted with LaTeX2HTML 2024 (Released January 1, 2024) -->
<HTML lang="en">
<HEAD>
<TITLE>fusesoc_info Targets</TITLE>

<META HTTP-EQUIV="Content-Type" CONTENT="text/html; charset=utf-8">
<META NAME="viewport" CONTENT="width=device-width, initial-scale=1.0">
<META NAME="Generator" CONTENT="LaTeX2HTML v2024">

<LINK REL="STYLESHEET" HREF="html.css">

<LINK REL="previous" HREF="veronica_riscv_node11.html">
<LINK REL="next" HREF="veronica_riscv_node13.html">
</HEAD>

<BODY >

<DIV CLASS="navigation"><!--Navigation Panel-->
<A
 HREF="veronica_riscv_node13.html">
<IMG WIDTH="37" HEIGHT="24" ALT="next" SRC="next.png"></A> 
<A
 HREF="veronica_riscv_node11.html">
<IMG WIDTH="26" HEIGHT="24" ALT="up" SRC="up.png"></A> 
<A
 HREF="veronica_riscv_node11.html">
<IMG WIDTH="63" HEIGHT="24" ALT="previous" SRC="prev.png"></A> 
<A ID="tex2html64"
  HREF="veronica_riscv_node1.html">
<IMG WIDTH="65" HEIGHT="24" ALT="contents" SRC="contents.png"></A>  
<BR>
<B> Next:</B> <A
 HREF="veronica_riscv_node13.html">Directory Guide</A>
<B> Up:</B> <A
 HREF="veronica_riscv_node11.html">Targets</A>
<B> Previous:</B> <A
 HREF="veronica_riscv_node11.html">Targets</A>
 &nbsp; <B>  <A ID="tex2html65"
  HREF="veronica_riscv_node1.html">Contents</A></B> 
<BR>
<BR></DIV>
<!--End of Navigation Panel-->

<H3><A ID="SECTION00043100000000000000">
fusesoc_info Targets</A>
</H3>

<UL>
<LI>nexys-a7-100t
	<table width="90%"><tr><td align="right" valign="top"><SPAN CLASS="MATH"><IMG
 STYLE="height: 0.23ex; vertical-align: -0.12ex; " SRC="veronica_riscv_img2.svg"
 ALT="$\ $"></SPAN></td><td valign="top">&nbsp;Info: Base for nexys-a7-100t digilent development board builds, do not use.
	</td></tr></table>

</LI>
<LI>nexys-a7-100t_secure_jtag_io
	<table width="90%"><tr><td align="right" valign="top"><SPAN CLASS="MATH"><IMG
 STYLE="height: 0.23ex; vertical-align: -0.12ex; " SRC="veronica_riscv_img2.svg"
 ALT="$\ $"></SPAN></td><td valign="top">&nbsp;Info: Build for nexys-a7-100t digilent development board with PMP enabled Veronica RISCV.
	</td></tr></table>

</LI>
<LI>nexys-a7-100t_jtag_io
	<table width="90%"><tr><td align="right" valign="top"><SPAN CLASS="MATH"><IMG
 STYLE="height: 0.23ex; vertical-align: -0.12ex; " SRC="veronica_riscv_img2.svg"
 ALT="$\ $"></SPAN></td><td valign="top">&nbsp;Info: Build for nexys-a7-100t digilent development board with standard Veronica RISCV.
	</td></tr></table>

</LI>
<LI>nexys-a7-100t_secure_jtag_bscane
	<table width="90%"><tr><td align="right" valign="top"><SPAN CLASS="MATH"><IMG
 STYLE="height: 0.23ex; vertical-align: -0.12ex; " SRC="veronica_riscv_img2.svg"
 ALT="$\ $"></SPAN></td><td valign="top">&nbsp;Info: Build for nexys-a7-100t digilent development board with PMP enabled Veronica RISCV.
	</td></tr></table>

</LI>
<LI>nexys-a7-100t_jtag_bscane
	<table width="90%"><tr><td align="right" valign="top"><SPAN CLASS="MATH"><IMG
 STYLE="height: 0.23ex; vertical-align: -0.12ex; " SRC="veronica_riscv_img2.svg"
 ALT="$\ $"></SPAN></td><td valign="top">&nbsp;Info: Build for nexys-a7-100t digilent development board with standard Veronica RISCV.
	</td></tr></table>

</LI>
<LI>nexys-a7-100t_linux_jtag_bscane
	<table width="90%"><tr><td align="right" valign="top"><SPAN CLASS="MATH"><IMG
 STYLE="height: 0.23ex; vertical-align: -0.12ex; " SRC="veronica_riscv_img2.svg"
 ALT="$\ $"></SPAN></td><td valign="top">&nbsp;Info: Build for nexys-a7-100t digilent development board with Linux Veronica RISCV.
	</td></tr></table>

</LI>
<LI>nexys-a7-100t_linux_jtag_bscane_bootgen
	<table width="90%"><tr><td align="right" valign="top"><SPAN CLASS="MATH"><IMG
 STYLE="height: 0.23ex; vertical-align: -0.12ex; " SRC="veronica_riscv_img2.svg"
 ALT="$\ $"></SPAN></td><td valign="top">&nbsp;Info: Build for nexys-a7-100t digilent development board with Linux Veronica RISCV with bootgen for uboot.
	</td></tr></table>

</LI>
<LI>genesys2
	<table width="90%"><tr><td align="right" valign="top"><SPAN CLASS="MATH"><IMG
 STYLE="height: 0.23ex; vertical-align: -0.12ex; " SRC="veronica_riscv_img2.svg"
 ALT="$\ $"></SPAN></td><td valign="top">&nbsp;Info: Base for genesys2 digilent development board builds, do not use.
	</td></tr></table>

</LI>
<LI>genesys2_secure_jtag_io
	<table width="90%"><tr><td align="right" valign="top"><SPAN CLASS="MATH"><IMG
 STYLE="height: 0.23ex; vertical-align: -0.12ex; " SRC="veronica_riscv_img2.svg"
 ALT="$\ $"></SPAN></td><td valign="top">&nbsp;Info: Build for genesys2 digilent development board with PMP enabled Veronica RISCV.
	</td></tr></table>

</LI>
<LI>genesys2_jtag_io
	<table width="90%"><tr><td align="right" valign="top"><SPAN CLASS="MATH"><IMG
 STYLE="height: 0.23ex; vertical-align: -0.12ex; " SRC="veronica_riscv_img2.svg"
 ALT="$\ $"></SPAN></td><td valign="top">&nbsp;Info: Build for genesys2 digilent development board with standard Veronica RISCV.
	</td></tr></table>

</LI>
<LI>genesys2_secure_jtag_bscane
	<table width="90%"><tr><td align="right" valign="top"><SPAN CLASS="MATH"><IMG
 STYLE="height: 0.23ex; vertical-align: -0.12ex; " SRC="veronica_riscv_img2.svg"
 ALT="$\ $"></SPAN></td><td valign="top">&nbsp;Info: Build for genesys2 digilent development board with PMP enabled Veronica RISCV.
	</td></tr></table>

</LI>
<LI>genesys2_jtag_bscane
	<table width="90%"><tr><td align="right" valign="top"><SPAN CLASS="MATH"><IMG
 STYLE="height: 0.23ex; vertical-align: -0.12ex; " SRC="veronica_riscv_img2.svg"
 ALT="$\ $"></SPAN></td><td valign="top">&nbsp;Info: Build for genesys2 digilent development board with standard Veronica RISCV.
	</td></tr></table>

</LI>
<LI>genesys2_linux_jtag_bscane
	<table width="90%"><tr><td align="right" valign="top"><SPAN CLASS="MATH"><IMG
 STYLE="height: 0.23ex; vertical-align: -0.12ex; " SRC="veronica_riscv_img2.svg"
 ALT="$\ $"></SPAN></td><td valign="top">&nbsp;Info: Build for genesys2 digilent development board with Linux Veronica RISCV.
	</td></tr></table>

</LI>
<LI>NetFPGA-1G-CML
	<table width="90%"><tr><td align="right" valign="top"><SPAN CLASS="MATH"><IMG
 STYLE="height: 0.23ex; vertical-align: -0.12ex; " SRC="veronica_riscv_img2.svg"
 ALT="$\ $"></SPAN></td><td valign="top">&nbsp;Info: Base for NetFPGA-1G-CML digilent development board builds, do not use.
	</td></tr></table>

</LI>
<LI>NetFPGA-1G-CML_secure_jtag_io
	<table width="90%"><tr><td align="right" valign="top"><SPAN CLASS="MATH"><IMG
 STYLE="height: 0.23ex; vertical-align: -0.12ex; " SRC="veronica_riscv_img2.svg"
 ALT="$\ $"></SPAN></td><td valign="top">&nbsp;Info: Build for NetFPGA-1G-CML digilent development board with PMP enabled Veronica RISCV.
	</td></tr></table>

</LI>
<LI>NetFPGA-1G-CML_jtag_io
	<table width="90%"><tr><td align="right" valign="top"><SPAN CLASS="MATH"><IMG
 STYLE="height: 0.23ex; vertical-align: -0.12ex; " SRC="veronica_riscv_img2.svg"
 ALT="$\ $"></SPAN></td><td valign="top">&nbsp;Info: Build for NetFPGA-1G-CML digilent development board with standard Veronica RISCV.
	</td></tr></table>

</LI>
<LI>NetFPGA-1G-CML_secure_jtag_bscane
	<table width="90%"><tr><td align="right" valign="top"><SPAN CLASS="MATH"><IMG
 STYLE="height: 0.23ex; vertical-align: -0.12ex; " SRC="veronica_riscv_img2.svg"
 ALT="$\ $"></SPAN></td><td valign="top">&nbsp;Info: Build for NetFPGA-1G-CML digilent development board with PMP enabled Veronica RISCV.
	</td></tr></table>

</LI>
<LI>NetFPGA-1G-CML_jtag_bscane
	<table width="90%"><tr><td align="right" valign="top"><SPAN CLASS="MATH"><IMG
 STYLE="height: 0.23ex; vertical-align: -0.12ex; " SRC="veronica_riscv_img2.svg"
 ALT="$\ $"></SPAN></td><td valign="top">&nbsp;Info: Build for NetFPGA-1G-CML digilent development board with standard Veronica RISCV.
	</td></tr></table>

</LI>
<LI>NetFPGA-1G-CML_linux_jtag_bscane
	<table width="90%"><tr><td align="right" valign="top"><SPAN CLASS="MATH"><IMG
 STYLE="height: 0.23ex; vertical-align: -0.12ex; " SRC="veronica_riscv_img2.svg"
 ALT="$\ $"></SPAN></td><td valign="top">&nbsp;Info: Build for NetFPGA-1G-CML digilent development board with Linux Veronica RISCV.
	</td></tr></table>

</LI>
<LI>kc705
	<table width="90%"><tr><td align="right" valign="top"><SPAN CLASS="MATH"><IMG
 STYLE="height: 0.23ex; vertical-align: -0.12ex; " SRC="veronica_riscv_img2.svg"
 ALT="$\ $"></SPAN></td><td valign="top">&nbsp;Info: Base for kc705 xilinx development board builds, do not use.
	</td></tr></table>

</LI>
<LI>kc705_secure_jtag_bscane
	<table width="90%"><tr><td align="right" valign="top"><SPAN CLASS="MATH"><IMG
 STYLE="height: 0.23ex; vertical-align: -0.12ex; " SRC="veronica_riscv_img2.svg"
 ALT="$\ $"></SPAN></td><td valign="top">&nbsp;Info: Build for kc705 xilinx development board with PMP enabled Veronica RISCV.
	</td></tr></table>

</LI>
<LI>kc705_jtag_bscane
	<table width="90%"><tr><td align="right" valign="top"><SPAN CLASS="MATH"><IMG
 STYLE="height: 0.23ex; vertical-align: -0.12ex; " SRC="veronica_riscv_img2.svg"
 ALT="$\ $"></SPAN></td><td valign="top">&nbsp;Info: Build for kc705 xilinx development board with standard Veronica RISCV.
	</td></tr></table>

</LI>
<LI>kc705_linux_jtag_bscane
	<table width="90%"><tr><td align="right" valign="top"><SPAN CLASS="MATH"><IMG
 STYLE="height: 0.23ex; vertical-align: -0.12ex; " SRC="veronica_riscv_img2.svg"
 ALT="$\ $"></SPAN></td><td valign="top">&nbsp;Info: Build for kc705 xilinx development board with Linux Veronica RISCV.
	</td></tr></table>

</LI>
<LI>vc707
	<table width="90%"><tr><td align="right" valign="top"><SPAN CLASS="MATH"><IMG
 STYLE="height: 0.23ex; vertical-align: -0.12ex; " SRC="veronica_riscv_img2.svg"
 ALT="$\ $"></SPAN></td><td valign="top">&nbsp;Info: Base for VC707 xilinx development board builds, do not use.
	</td></tr></table>

</LI>
<LI>vc707_secure_jtag_bscane
	<table width="90%"><tr><td align="right" valign="top"><SPAN CLASS="MATH"><IMG
 STYLE="height: 0.23ex; vertical-align: -0.12ex; " SRC="veronica_riscv_img2.svg"
 ALT="$\ $"></SPAN></td><td valign="top">&nbsp;Info: Build for vc707 xilinx development board with PMP enabled Veronica RISCV.
	</td></tr></table>

</LI>
<LI>vc707_jtag_bscane
	<table width="90%"><tr><td align="right" valign="top"><SPAN CLASS="MATH"><IMG
 STYLE="height: 0.23ex; vertical-align: -0.12ex; " SRC="veronica_riscv_img2.svg"
 ALT="$\ $"></SPAN></td><td valign="top">&nbsp;Info: Build for vc707 xilinx development board with standard Veronica RISCV.
	</td></tr></table>

</LI>
<LI>vc707_linux_jtag_bscane
	<table width="90%"><tr><td align="right" valign="top"><SPAN CLASS="MATH"><IMG
 STYLE="height: 0.23ex; vertical-align: -0.12ex; " SRC="veronica_riscv_img2.svg"
 ALT="$\ $"></SPAN></td><td valign="top">&nbsp;Info: Build for vc707 xilinx development board with Linux Veronica RISCV.
	</td></tr></table>

</LI>
<LI>crosslink-nx_eval
	<table width="90%"><tr><td align="right" valign="top"><SPAN CLASS="MATH"><IMG
 STYLE="height: 0.23ex; vertical-align: -0.12ex; " SRC="veronica_riscv_img2.svg"
 ALT="$\ $"></SPAN></td><td valign="top">&nbsp;Info: Defaults for CrossLink NX Evaluation Board, do not use.
	</td></tr></table>

</LI>
<LI>crosslink-nx_eval_jtag_io
	<table width="90%"><tr><td align="right" valign="top"><SPAN CLASS="MATH"><IMG
 STYLE="height: 0.23ex; vertical-align: -0.12ex; " SRC="veronica_riscv_img2.svg"
 ALT="$\ $"></SPAN></td><td valign="top">&nbsp;Info: Build for crosslink-nx_eval development board with standard Veronica RISCV.
	</td></tr></table>

</LI>
<LI>crosslink-nx_eval_secure_jtag_io
	<table width="90%"><tr><td align="right" valign="top"><SPAN CLASS="MATH"><IMG
 STYLE="height: 0.23ex; vertical-align: -0.12ex; " SRC="veronica_riscv_img2.svg"
 ALT="$\ $"></SPAN></td><td valign="top">&nbsp;Info: Build for crosslink-nx_eval development board with secure Veronica RISCV.
	</td></tr></table>

</LI>
<LI>crosslink-nx_eval_linux_jtag_io
	<table width="90%"><tr><td align="right" valign="top"><SPAN CLASS="MATH"><IMG
 STYLE="height: 0.23ex; vertical-align: -0.12ex; " SRC="veronica_riscv_img2.svg"
 ALT="$\ $"></SPAN></td><td valign="top">&nbsp;Info: Build for crosslink-nx_eval development board with Linux Veronica RISCV.
	</td></tr></table>

</LI>
<LI>sim_cocotb
	<table width="90%"><tr><td align="right" valign="top"><SPAN CLASS="MATH"><IMG
 STYLE="height: 0.23ex; vertical-align: -0.12ex; " SRC="veronica_riscv_img2.svg"
 ALT="$\ $"></SPAN></td><td valign="top">&nbsp;Info: Cocotb unit tests
	</td></tr></table>
</LI>
</UL>

<P>

<DIV CLASS="navigation"><HR>
<!--Navigation Panel-->
<A
 HREF="veronica_riscv_node13.html">
<IMG WIDTH="37" HEIGHT="24" ALT="next" SRC="next.png"></A> 
<A
 HREF="veronica_riscv_node11.html">
<IMG WIDTH="26" HEIGHT="24" ALT="up" SRC="up.png"></A> 
<A
 HREF="veronica_riscv_node11.html">
<IMG WIDTH="63" HEIGHT="24" ALT="previous" SRC="prev.png"></A> 
<A ID="tex2html64"
  HREF="veronica_riscv_node1.html">
<IMG WIDTH="65" HEIGHT="24" ALT="contents" SRC="contents.png"></A>  
<BR>
<B> Next:</B> <A
 HREF="veronica_riscv_node13.html">Directory Guide</A>
<B> Up:</B> <A
 HREF="veronica_riscv_node11.html">Targets</A>
<B> Previous:</B> <A
 HREF="veronica_riscv_node11.html">Targets</A>
 &nbsp; <B>  <A ID="tex2html65"
  HREF="veronica_riscv_node1.html">Contents</A></B> </DIV>
<!--End of Navigation Panel-->

</BODY>
</HTML>
