// Seed: 3113642789
module module_0 (
    id_1,
    id_2
);
  input wire id_2;
  inout wire id_1;
  wire [-1 : 1] id_3;
  wire id_4;
  bit
      id_5,
      id_6,
      id_7,
      id_8,
      id_9,
      id_10,
      id_11,
      id_12,
      id_13,
      id_14,
      \id_15 ,
      id_16,
      id_17,
      id_18,
      id_19,
      id_20,
      id_21,
      id_22;
  wire [1 : 1] id_23;
  always_comb id_17 <= id_12;
endmodule
module module_1 #(
    parameter id_6 = 32'd18
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    _id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22
);
  inout wire id_22;
  inout wire id_21;
  input wire id_20;
  input wire id_19;
  inout wire id_18;
  output wire id_17;
  output wire id_16;
  output logic [7:0] id_15;
  output wire id_14;
  xor primCall (
      id_16, id_10, id_2, id_5, id_9, id_19, id_1, id_18, id_3, id_22, id_20, id_8, id_21, id_7
  );
  output wire id_13;
  output tri id_12;
  output supply0 id_11;
  inout wire id_10;
  input wire id_9;
  input wire id_8;
  input wire id_7;
  input wire _id_6;
  input wire id_5;
  output wire id_4;
  input wire id_3;
  input wire id_2;
  inout wire id_1;
  assign id_12 = id_22 & -1;
  assign id_15[id_6] = -1 - -1'b0;
  module_0 modCall_1 (
      id_21,
      id_10
  );
  assign id_11 = {-1, {-1'b0{-1'd0}}};
  wire id_23;
  localparam id_24 = 1'h0;
  parameter id_25 = id_24;
endmodule
