{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1656421828007 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1656421828007 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jun 28 08:10:27 2022 " "Processing started: Tue Jun 28 08:10:27 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1656421828007 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656421828007 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab05 -c lab05 " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab05 -c lab05" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656421828007 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1656421828555 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1656421828556 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "add ADD control_mult.v(12) " "Verilog HDL Declaration information at control_mult.v(12): object \"add\" differs only in case from object \"ADD\" in the same scope" {  } { { "control_mult.v" "" { Text "C:/Users/gabri/Documents/GitHub/lab05-2022-1-grupo03-22-1-os_melhores/control_mult.v" 12 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1656421842617 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_mult.v 1 1 " "Found 1 design units, including 1 entities, in source file control_mult.v" { { "Info" "ISGN_ENTITY_NAME" "1 control_mult " "Found entity 1: control_mult" {  } { { "control_mult.v" "" { Text "C:/Users/gabri/Documents/GitHub/lab05-2022-1-grupo03-22-1-os_melhores/control_mult.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656421842629 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656421842629 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comp.v 1 1 " "Found 1 design units, including 1 entities, in source file comp.v" { { "Info" "ISGN_ENTITY_NAME" "1 comp " "Found entity 1: comp" {  } { { "comp.v" "" { Text "C:/Users/gabri/Documents/GitHub/lab05-2022-1-grupo03-22-1-os_melhores/comp.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656421842633 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656421842633 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "acc.v 1 1 " "Found 1 design units, including 1 entities, in source file acc.v" { { "Info" "ISGN_ENTITY_NAME" "1 acc " "Found entity 1: acc" {  } { { "acc.v" "" { Text "C:/Users/gabri/Documents/GitHub/lab05-2022-1-grupo03-22-1-os_melhores/acc.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656421842637 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656421842637 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dynamic_v.v 1 1 " "Found 1 design units, including 1 entities, in source file dynamic_v.v" { { "Info" "ISGN_ENTITY_NAME" "1 dynamic_v " "Found entity 1: dynamic_v" {  } { { "dynamic_v.v" "" { Text "C:/Users/gabri/Documents/GitHub/lab05-2022-1-grupo03-22-1-os_melhores/dynamic_v.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656421842642 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656421842642 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter_clk.v 1 1 " "Found 1 design units, including 1 entities, in source file counter_clk.v" { { "Info" "ISGN_ENTITY_NAME" "1 counter_clk " "Found entity 1: counter_clk" {  } { { "counter_clk.v" "" { Text "C:/Users/gabri/Documents/GitHub/lab05-2022-1-grupo03-22-1-os_melhores/counter_clk.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656421842646 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656421842646 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcdtosseg.v 1 1 " "Found 1 design units, including 1 entities, in source file bcdtosseg.v" { { "Info" "ISGN_ENTITY_NAME" "1 BCDtoSSeg " "Found entity 1: BCDtoSSeg" {  } { { "BCDtoSSeg.v" "" { Text "C:/Users/gabri/Documents/GitHub/lab05-2022-1-grupo03-22-1-os_melhores/BCDtoSSeg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656421842650 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656421842650 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mult_32.v 1 1 " "Found 1 design units, including 1 entities, in source file mult_32.v" { { "Info" "ISGN_ENTITY_NAME" "1 mult_32 " "Found entity 1: mult_32" {  } { { "mult_32.v" "" { Text "C:/Users/gabri/Documents/GitHub/lab05-2022-1-grupo03-22-1-os_melhores/mult_32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656421842654 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656421842654 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "mult_32 " "Elaborating entity \"mult_32\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1656421842715 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_clk counter_clk:clock " "Elaborating entity \"counter_clk\" for hierarchy \"counter_clk:clock\"" {  } { { "mult_32.v" "clock" { Text "C:/Users/gabri/Documents/GitHub/lab05-2022-1-grupo03-22-1-os_melhores/mult_32.v" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656421842728 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 27 counter_clk.v(8) " "Verilog HDL assignment warning at counter_clk.v(8): truncated value with size 32 to match size of target (27)" {  } { { "counter_clk.v" "" { Text "C:/Users/gabri/Documents/GitHub/lab05-2022-1-grupo03-22-1-os_melhores/counter_clk.v" 8 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1656421842732 "|mult_32|counter_clk:comb_4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BCDtoSSeg BCDtoSSeg:bcdsseg " "Elaborating entity \"BCDtoSSeg\" for hierarchy \"BCDtoSSeg:bcdsseg\"" {  } { { "mult_32.v" "bcdsseg" { Text "C:/Users/gabri/Documents/GitHub/lab05-2022-1-grupo03-22-1-os_melhores/mult_32.v" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656421842734 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dynamic_v dynamic_v:dv " "Elaborating entity \"dynamic_v\" for hierarchy \"dynamic_v:dv\"" {  } { { "mult_32.v" "dv" { Text "C:/Users/gabri/Documents/GitHub/lab05-2022-1-grupo03-22-1-os_melhores/mult_32.v" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656421842738 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 dynamic_v.v(11) " "Verilog HDL assignment warning at dynamic_v.v(11): truncated value with size 32 to match size of target (1)" {  } { { "dynamic_v.v" "" { Text "C:/Users/gabri/Documents/GitHub/lab05-2022-1-grupo03-22-1-os_melhores/dynamic_v.v" 11 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1656421842740 "|mult_32|dynamic_v:dv"}
{ "Warning" "WSGN_SEARCH_FILE" "rsr.v 1 1 " "Using design file rsr.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 rsr " "Found entity 1: rsr" {  } { { "rsr.v" "" { Text "C:/Users/gabri/Documents/GitHub/lab05-2022-1-grupo03-22-1-os_melhores/rsr.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656421842772 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1656421842772 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rsr rsr:rsr0 " "Elaborating entity \"rsr\" for hierarchy \"rsr:rsr0\"" {  } { { "mult_32.v" "rsr0" { Text "C:/Users/gabri/Documents/GitHub/lab05-2022-1-grupo03-22-1-os_melhores/mult_32.v" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656421842773 ""}
{ "Warning" "WSGN_SEARCH_FILE" "lsr.v 1 1 " "Using design file lsr.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 lsr " "Found entity 1: lsr" {  } { { "lsr.v" "" { Text "C:/Users/gabri/Documents/GitHub/lab05-2022-1-grupo03-22-1-os_melhores/lsr.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656421842847 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1656421842847 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lsr lsr:lsrw0 " "Elaborating entity \"lsr\" for hierarchy \"lsr:lsrw0\"" {  } { { "mult_32.v" "lsrw0" { Text "C:/Users/gabri/Documents/GitHub/lab05-2022-1-grupo03-22-1-os_melhores/mult_32.v" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656421842848 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comp comp:comp0 " "Elaborating entity \"comp\" for hierarchy \"comp:comp0\"" {  } { { "mult_32.v" "comp0" { Text "C:/Users/gabri/Documents/GitHub/lab05-2022-1-grupo03-22-1-os_melhores/mult_32.v" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656421842857 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acc acc:acc0 " "Elaborating entity \"acc\" for hierarchy \"acc:acc0\"" {  } { { "mult_32.v" "acc0" { Text "C:/Users/gabri/Documents/GitHub/lab05-2022-1-grupo03-22-1-os_melhores/mult_32.v" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656421842862 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_mult control_mult:control0 " "Elaborating entity \"control_mult\" for hierarchy \"control_mult:control0\"" {  } { { "mult_32.v" "control0" { Text "C:/Users/gabri/Documents/GitHub/lab05-2022-1-grupo03-22-1-os_melhores/mult_32.v" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656421842868 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "count control_mult.v(30) " "Verilog HDL or VHDL warning at control_mult.v(30): object \"count\" assigned a value but never read" {  } { { "control_mult.v" "" { Text "C:/Users/gabri/Documents/GitHub/lab05-2022-1-grupo03-22-1-os_melhores/control_mult.v" 30 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1656421842868 "|mult_32|control_mult:control0"}
{ "Error" "ESGN_NON_EXISTENT_PORT" "rst acc0 " "Port \"rst\" does not exist in macrofunction \"acc0\"" {  } { { "mult_32.v" "acc0" { Text "C:/Users/gabri/Documents/GitHub/lab05-2022-1-grupo03-22-1-os_melhores/mult_32.v" 37 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656421842895 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "3 " "3 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1656421842901 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/gabri/Documents/GitHub/lab05-2022-1-grupo03-22-1-os_melhores/output_files/lab05.map.smsg " "Generated suppressed messages file C:/Users/gabri/Documents/GitHub/lab05-2022-1-grupo03-22-1-os_melhores/output_files/lab05.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656421842925 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  7 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 7 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4704 " "Peak virtual memory: 4704 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1656421842980 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Jun 28 08:10:42 2022 " "Processing ended: Tue Jun 28 08:10:42 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1656421842980 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1656421842980 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:32 " "Total CPU time (on all processors): 00:00:32" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1656421842980 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1656421842980 ""}
