$date
	Mon Feb 19 16:30:14 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module fullAdder $end
$var wire 1 ! C $end
$var wire 1 " X $end
$var wire 1 # Y $end
$var wire 1 $ Z $end
$var wire 1 % x $end
$var wire 1 & y $end
$var wire 1 ' sumWire $end
$var wire 1 ( carryWire1 $end
$var wire 1 ) carryWire $end
$var wire 1 * S $end
$scope module ha0 $end
$var wire 1 ) C $end
$var wire 1 ' S $end
$var wire 1 % X $end
$var wire 1 & Y $end
$upscope $end
$scope module ha1 $end
$var wire 1 * C $end
$var wire 1 ( S $end
$var wire 1 ' X $end
$var wire 1 $ Y $end
$upscope $end
$upscope $end
$scope module fullAdder_testbench $end
$var wire 1 + Y $end
$var wire 1 , X $end
$var wire 1 - S $end
$var wire 1 . C $end
$scope module GASG $end
$var reg 1 , x $end
$var reg 1 + y $end
$upscope $end
$scope module ha $end
$var wire 1 . C $end
$var wire 1 - S $end
$var wire 1 , X $end
$var wire 1 + Y $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0.
0-
0,
0+
x*
x)
x(
x'
z&
z%
z$
z#
z"
x!
$end
#2
1-
1+
#4
0+
1,
#6
0-
1.
1+
#8
