<dec f='llvm/llvm/lib/Target/AMDGPU/R600InstrInfo.h' l='92' type='bool llvm::R600InstrInfo::canBeConsideredALU(const llvm::MachineInstr &amp; MI) const'/>
<doc f='llvm/llvm/lib/Target/AMDGPU/R600InstrInfo.h' l='90'>/// \returns true if this \p Opcode represents an ALU instruction or an
  /// instruction that will be lowered in ExpandSpecialInstrs Pass.</doc>
<use f='llvm/llvm/lib/Target/AMDGPU/R600ClauseMergePass.cpp' l='196' u='c' c='_ZN12_GLOBAL__N_119R600ClauseMergePass20runOnMachineFunctionERN4llvm15MachineFunctionE'/>
<def f='llvm/llvm/lib/Target/AMDGPU/R600InstrInfo.cpp' l='159' ll='175' type='bool llvm::R600InstrInfo::canBeConsideredALU(const llvm::MachineInstr &amp; MI) const'/>
