{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat Apr 26 20:35:29 2014 " "Info: Processing started: Sat Apr 26 20:35:29 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off iic -c iic --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off iic -c iic --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "data\[4\] " "Warning: Node \"data\[4\]\" is a latch" {  } { { "iic.vhd" "" { Text "G:/外接项目/基于FPGA的I2C控制器设计/project/iic/iic.vhd" 74 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "data\[3\] " "Warning: Node \"data\[3\]\" is a latch" {  } { { "iic.vhd" "" { Text "G:/外接项目/基于FPGA的I2C控制器设计/project/iic/iic.vhd" 74 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "data\[1\] " "Warning: Node \"data\[1\]\" is a latch" {  } { { "iic.vhd" "" { Text "G:/外接项目/基于FPGA的I2C控制器设计/project/iic/iic.vhd" 74 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "data\[2\] " "Warning: Node \"data\[2\]\" is a latch" {  } { { "iic.vhd" "" { Text "G:/外接项目/基于FPGA的I2C控制器设计/project/iic/iic.vhd" 74 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "iic.vhd" "" { Text "G:/外接项目/基于FPGA的I2C控制器设计/project/iic/iic.vhd" 42 -1 0 } } { "g:/quartusii/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/quartusii/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "reset_n " "Info: Assuming node \"reset_n\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "iic.vhd" "" { Text "G:/外接项目/基于FPGA的I2C控制器设计/project/iic/iic.vhd" 43 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "2 " "Warning: Found 2 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "clk_scan " "Info: Detected ripple clock \"clk_scan\" as buffer" {  } { { "iic.vhd" "" { Text "G:/外接项目/基于FPGA的I2C控制器设计/project/iic/iic.vhd" 79 -1 0 } } { "g:/quartusii/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/quartusii/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk_scan" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "clk_div " "Info: Detected ripple clock \"clk_div\" as buffer" {  } { { "iic.vhd" "" { Text "G:/外接项目/基于FPGA的I2C控制器设计/project/iic/iic.vhd" 53 -1 0 } } { "g:/quartusii/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/quartusii/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk_div" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register \\process_1:counter\[0\] register sda~en 80.99 MHz 12.347 ns Internal " "Info: Clock \"clk\" has Internal fmax of 80.99 MHz between source register \"\\process_1:counter\[0\]\" and destination register \"sda~en\" (period= 12.347 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "12.084 ns + Longest register register " "Info: + Longest register to register delay is 12.084 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns \\process_1:counter\[0\] 1 REG LCFF_X24_Y8_N9 19 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X24_Y8_N9; Fanout = 19; REG Node = '\\process_1:counter\[0\]'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { \process_1:counter[0] } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.830 ns) + CELL(0.614 ns) 1.444 ns Add2~0 2 COMB LCCOMB_X25_Y8_N0 1 " "Info: 2: + IC(0.830 ns) + CELL(0.614 ns) = 1.444 ns; Loc. = LCCOMB_X25_Y8_N0; Fanout = 1; COMB Node = 'Add2~0'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.444 ns" { \process_1:counter[0] Add2~0 } "NODE_NAME" } } { "iic.vhd" "" { Text "G:/外接项目/基于FPGA的I2C控制器设计/project/iic/iic.vhd" 148 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.362 ns) + CELL(0.206 ns) 2.012 ns Add2~1 3 COMB LCCOMB_X25_Y8_N2 3 " "Info: 3: + IC(0.362 ns) + CELL(0.206 ns) = 2.012 ns; Loc. = LCCOMB_X25_Y8_N2; Fanout = 3; COMB Node = 'Add2~1'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.568 ns" { Add2~0 Add2~1 } "NODE_NAME" } } { "iic.vhd" "" { Text "G:/外接项目/基于FPGA的I2C控制器设计/project/iic/iic.vhd" 148 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.376 ns) + CELL(0.202 ns) 2.590 ns Mux35~1 4 COMB LCCOMB_X25_Y8_N6 9 " "Info: 4: + IC(0.376 ns) + CELL(0.202 ns) = 2.590 ns; Loc. = LCCOMB_X25_Y8_N6; Fanout = 9; COMB Node = 'Mux35~1'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.578 ns" { Add2~1 Mux35~1 } "NODE_NAME" } } { "iic.vhd" "" { Text "G:/外接项目/基于FPGA的I2C控制器设计/project/iic/iic.vhd" 150 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.410 ns) + CELL(0.651 ns) 3.651 ns current_state~56 5 COMB LCCOMB_X25_Y8_N12 6 " "Info: 5: + IC(0.410 ns) + CELL(0.651 ns) = 3.651 ns; Loc. = LCCOMB_X25_Y8_N12; Fanout = 6; COMB Node = 'current_state~56'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.061 ns" { Mux35~1 current_state~56 } "NODE_NAME" } } { "iic.vhd" "" { Text "G:/外接项目/基于FPGA的I2C控制器设计/project/iic/iic.vhd" 71 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.727 ns) + CELL(0.650 ns) 5.028 ns counter~38 6 COMB LCCOMB_X26_Y8_N20 5 " "Info: 6: + IC(0.727 ns) + CELL(0.650 ns) = 5.028 ns; Loc. = LCCOMB_X26_Y8_N20; Fanout = 5; COMB Node = 'counter~38'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.377 ns" { current_state~56 counter~38 } "NODE_NAME" } } { "iic.vhd" "" { Text "G:/外接项目/基于FPGA的I2C控制器设计/project/iic/iic.vhd" 89 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.394 ns) + CELL(0.319 ns) 5.741 ns counter~39 7 COMB LCCOMB_X26_Y8_N22 13 " "Info: 7: + IC(0.394 ns) + CELL(0.319 ns) = 5.741 ns; Loc. = LCCOMB_X26_Y8_N22; Fanout = 13; COMB Node = 'counter~39'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.713 ns" { counter~38 counter~39 } "NODE_NAME" } } { "iic.vhd" "" { Text "G:/外接项目/基于FPGA的I2C控制器设计/project/iic/iic.vhd" 89 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.142 ns) + CELL(0.651 ns) 7.534 ns Mux0~0 8 COMB LCCOMB_X25_Y9_N2 1 " "Info: 8: + IC(1.142 ns) + CELL(0.651 ns) = 7.534 ns; Loc. = LCCOMB_X25_Y9_N2; Fanout = 1; COMB Node = 'Mux0~0'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.793 ns" { counter~39 Mux0~0 } "NODE_NAME" } } { "iic.vhd" "" { Text "G:/外接项目/基于FPGA的I2C控制器设计/project/iic/iic.vhd" 336 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.390 ns) + CELL(0.202 ns) 8.126 ns sda~28 9 COMB LCCOMB_X25_Y9_N12 1 " "Info: 9: + IC(0.390 ns) + CELL(0.202 ns) = 8.126 ns; Loc. = LCCOMB_X25_Y9_N12; Fanout = 1; COMB Node = 'sda~28'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.592 ns" { Mux0~0 sda~28 } "NODE_NAME" } } { "iic.vhd" "" { Text "G:/外接项目/基于FPGA的I2C控制器设计/project/iic/iic.vhd" 44 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.366 ns) + CELL(0.206 ns) 8.698 ns sda~29 10 COMB LCCOMB_X25_Y9_N22 1 " "Info: 10: + IC(0.366 ns) + CELL(0.206 ns) = 8.698 ns; Loc. = LCCOMB_X25_Y9_N22; Fanout = 1; COMB Node = 'sda~29'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.572 ns" { sda~28 sda~29 } "NODE_NAME" } } { "iic.vhd" "" { Text "G:/外接项目/基于FPGA的I2C控制器设计/project/iic/iic.vhd" 44 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.088 ns) + CELL(0.319 ns) 10.105 ns sda~30 11 COMB LCCOMB_X26_Y8_N28 1 " "Info: 11: + IC(1.088 ns) + CELL(0.319 ns) = 10.105 ns; Loc. = LCCOMB_X26_Y8_N28; Fanout = 1; COMB Node = 'sda~30'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.407 ns" { sda~29 sda~30 } "NODE_NAME" } } { "iic.vhd" "" { Text "G:/外接项目/基于FPGA的I2C控制器设计/project/iic/iic.vhd" 44 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.365 ns) + CELL(0.206 ns) 10.676 ns sda~31 12 COMB LCCOMB_X26_Y8_N30 2 " "Info: 12: + IC(0.365 ns) + CELL(0.206 ns) = 10.676 ns; Loc. = LCCOMB_X26_Y8_N30; Fanout = 2; COMB Node = 'sda~31'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.571 ns" { sda~30 sda~31 } "NODE_NAME" } } { "iic.vhd" "" { Text "G:/外接项目/基于FPGA的I2C控制器设计/project/iic/iic.vhd" 44 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.553 ns) + CELL(0.855 ns) 12.084 ns sda~en 13 REG LCFF_X27_Y8_N17 1 " "Info: 13: + IC(0.553 ns) + CELL(0.855 ns) = 12.084 ns; Loc. = LCFF_X27_Y8_N17; Fanout = 1; REG Node = 'sda~en'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.408 ns" { sda~31 sda~en } "NODE_NAME" } } { "iic.vhd" "" { Text "G:/外接项目/基于FPGA的I2C控制器设计/project/iic/iic.vhd" 111 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.081 ns ( 42.05 % ) " "Info: Total cell delay = 5.081 ns ( 42.05 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.003 ns ( 57.95 % ) " "Info: Total interconnect delay = 7.003 ns ( 57.95 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "12.084 ns" { \process_1:counter[0] Add2~0 Add2~1 Mux35~1 current_state~56 counter~38 counter~39 Mux0~0 sda~28 sda~29 sda~30 sda~31 sda~en } "NODE_NAME" } } { "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "12.084 ns" { \process_1:counter[0] {} Add2~0 {} Add2~1 {} Mux35~1 {} current_state~56 {} counter~38 {} counter~39 {} Mux0~0 {} sda~28 {} sda~29 {} sda~30 {} sda~31 {} sda~en {} } { 0.000ns 0.830ns 0.362ns 0.376ns 0.410ns 0.727ns 0.394ns 1.142ns 0.390ns 0.366ns 1.088ns 0.365ns 0.553ns } { 0.000ns 0.614ns 0.206ns 0.202ns 0.651ns 0.650ns 0.319ns 0.651ns 0.202ns 0.206ns 0.319ns 0.206ns 0.855ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.001 ns - Smallest " "Info: - Smallest clock skew is 0.001 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 7.157 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 7.157 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clk 1 CLK PIN_17 3 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 3; CLK Node = 'clk'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "iic.vhd" "" { Text "G:/外接项目/基于FPGA的I2C控制器设计/project/iic/iic.vhd" 42 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.570 ns) + CELL(0.970 ns) 3.640 ns clk_div 2 REG LCFF_X21_Y4_N13 2 " "Info: 2: + IC(1.570 ns) + CELL(0.970 ns) = 3.640 ns; Loc. = LCFF_X21_Y4_N13; Fanout = 2; REG Node = 'clk_div'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "2.540 ns" { clk clk_div } "NODE_NAME" } } { "iic.vhd" "" { Text "G:/外接项目/基于FPGA的I2C控制器设计/project/iic/iic.vhd" 53 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.003 ns) + CELL(0.000 ns) 5.643 ns clk_div~clkctrl 3 COMB CLKCTRL_G5 50 " "Info: 3: + IC(2.003 ns) + CELL(0.000 ns) = 5.643 ns; Loc. = CLKCTRL_G5; Fanout = 50; COMB Node = 'clk_div~clkctrl'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "2.003 ns" { clk_div clk_div~clkctrl } "NODE_NAME" } } { "iic.vhd" "" { Text "G:/外接项目/基于FPGA的I2C控制器设计/project/iic/iic.vhd" 53 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.848 ns) + CELL(0.666 ns) 7.157 ns sda~en 4 REG LCFF_X27_Y8_N17 1 " "Info: 4: + IC(0.848 ns) + CELL(0.666 ns) = 7.157 ns; Loc. = LCFF_X27_Y8_N17; Fanout = 1; REG Node = 'sda~en'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.514 ns" { clk_div~clkctrl sda~en } "NODE_NAME" } } { "iic.vhd" "" { Text "G:/外接项目/基于FPGA的I2C控制器设计/project/iic/iic.vhd" 111 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.736 ns ( 38.23 % ) " "Info: Total cell delay = 2.736 ns ( 38.23 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.421 ns ( 61.77 % ) " "Info: Total interconnect delay = 4.421 ns ( 61.77 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "7.157 ns" { clk clk_div clk_div~clkctrl sda~en } "NODE_NAME" } } { "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "7.157 ns" { clk {} clk~combout {} clk_div {} clk_div~clkctrl {} sda~en {} } { 0.000ns 0.000ns 1.570ns 2.003ns 0.848ns } { 0.000ns 1.100ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 7.156 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 7.156 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clk 1 CLK PIN_17 3 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 3; CLK Node = 'clk'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "iic.vhd" "" { Text "G:/外接项目/基于FPGA的I2C控制器设计/project/iic/iic.vhd" 42 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.570 ns) + CELL(0.970 ns) 3.640 ns clk_div 2 REG LCFF_X21_Y4_N13 2 " "Info: 2: + IC(1.570 ns) + CELL(0.970 ns) = 3.640 ns; Loc. = LCFF_X21_Y4_N13; Fanout = 2; REG Node = 'clk_div'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "2.540 ns" { clk clk_div } "NODE_NAME" } } { "iic.vhd" "" { Text "G:/外接项目/基于FPGA的I2C控制器设计/project/iic/iic.vhd" 53 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.003 ns) + CELL(0.000 ns) 5.643 ns clk_div~clkctrl 3 COMB CLKCTRL_G5 50 " "Info: 3: + IC(2.003 ns) + CELL(0.000 ns) = 5.643 ns; Loc. = CLKCTRL_G5; Fanout = 50; COMB Node = 'clk_div~clkctrl'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "2.003 ns" { clk_div clk_div~clkctrl } "NODE_NAME" } } { "iic.vhd" "" { Text "G:/外接项目/基于FPGA的I2C控制器设计/project/iic/iic.vhd" 53 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.847 ns) + CELL(0.666 ns) 7.156 ns \\process_1:counter\[0\] 4 REG LCFF_X24_Y8_N9 19 " "Info: 4: + IC(0.847 ns) + CELL(0.666 ns) = 7.156 ns; Loc. = LCFF_X24_Y8_N9; Fanout = 19; REG Node = '\\process_1:counter\[0\]'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.513 ns" { clk_div~clkctrl \process_1:counter[0] } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.736 ns ( 38.23 % ) " "Info: Total cell delay = 2.736 ns ( 38.23 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.420 ns ( 61.77 % ) " "Info: Total interconnect delay = 4.420 ns ( 61.77 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "7.156 ns" { clk clk_div clk_div~clkctrl \process_1:counter[0] } "NODE_NAME" } } { "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "7.156 ns" { clk {} clk~combout {} clk_div {} clk_div~clkctrl {} \process_1:counter[0] {} } { 0.000ns 0.000ns 1.570ns 2.003ns 0.847ns } { 0.000ns 1.100ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "7.157 ns" { clk clk_div clk_div~clkctrl sda~en } "NODE_NAME" } } { "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "7.157 ns" { clk {} clk~combout {} clk_div {} clk_div~clkctrl {} sda~en {} } { 0.000ns 0.000ns 1.570ns 2.003ns 0.848ns } { 0.000ns 1.100ns 0.970ns 0.000ns 0.666ns } "" } } { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "7.156 ns" { clk clk_div clk_div~clkctrl \process_1:counter[0] } "NODE_NAME" } } { "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "7.156 ns" { clk {} clk~combout {} clk_div {} clk_div~clkctrl {} \process_1:counter[0] {} } { 0.000ns 0.000ns 1.570ns 2.003ns 0.847ns } { 0.000ns 1.100ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } {  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "iic.vhd" "" { Text "G:/外接项目/基于FPGA的I2C控制器设计/project/iic/iic.vhd" 111 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "12.084 ns" { \process_1:counter[0] Add2~0 Add2~1 Mux35~1 current_state~56 counter~38 counter~39 Mux0~0 sda~28 sda~29 sda~30 sda~31 sda~en } "NODE_NAME" } } { "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "12.084 ns" { \process_1:counter[0] {} Add2~0 {} Add2~1 {} Mux35~1 {} current_state~56 {} counter~38 {} counter~39 {} Mux0~0 {} sda~28 {} sda~29 {} sda~30 {} sda~31 {} sda~en {} } { 0.000ns 0.830ns 0.362ns 0.376ns 0.410ns 0.727ns 0.394ns 1.142ns 0.390ns 0.366ns 1.088ns 0.365ns 0.553ns } { 0.000ns 0.614ns 0.206ns 0.202ns 0.651ns 0.650ns 0.319ns 0.651ns 0.202ns 0.206ns 0.319ns 0.206ns 0.855ns } "" } } { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "7.157 ns" { clk clk_div clk_div~clkctrl sda~en } "NODE_NAME" } } { "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "7.157 ns" { clk {} clk~combout {} clk_div {} clk_div~clkctrl {} sda~en {} } { 0.000ns 0.000ns 1.570ns 2.003ns 0.848ns } { 0.000ns 1.100ns 0.970ns 0.000ns 0.666ns } "" } } { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "7.156 ns" { clk clk_div clk_div~clkctrl \process_1:counter[0] } "NODE_NAME" } } { "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "7.156 ns" { clk {} clk~combout {} clk_div {} clk_div~clkctrl {} \process_1:counter[0] {} } { 0.000ns 0.000ns 1.570ns 2.003ns 0.847ns } { 0.000ns 1.100ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "sda~reg0 sda clk 8.096 ns register " "Info: tsu for register \"sda~reg0\" (data pin = \"sda\", clock pin = \"clk\") is 8.096 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "15.293 ns + Longest pin register " "Info: + Longest pin to register delay is 15.293 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns sda 1 PIN PIN_26 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_26; Fanout = 1; PIN Node = 'sda'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { sda } "NODE_NAME" } } { "iic.vhd" "" { Text "G:/外接项目/基于FPGA的I2C控制器设计/project/iic/iic.vhd" 44 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.955 ns) 0.955 ns sda~7 2 COMB IOC_X0_Y5_N2 16 " "Info: 2: + IC(0.000 ns) + CELL(0.955 ns) = 0.955 ns; Loc. = IOC_X0_Y5_N2; Fanout = 16; COMB Node = 'sda~7'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.955 ns" { sda sda~7 } "NODE_NAME" } } { "iic.vhd" "" { Text "G:/外接项目/基于FPGA的I2C控制器设计/project/iic/iic.vhd" 44 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(7.604 ns) + CELL(0.206 ns) 8.765 ns Selector27~5 3 COMB LCCOMB_X24_Y7_N16 1 " "Info: 3: + IC(7.604 ns) + CELL(0.206 ns) = 8.765 ns; Loc. = LCCOMB_X24_Y7_N16; Fanout = 1; COMB Node = 'Selector27~5'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "7.810 ns" { sda~7 Selector27~5 } "NODE_NAME" } } { "iic.vhd" "" { Text "G:/外接项目/基于FPGA的I2C控制器设计/project/iic/iic.vhd" 128 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.366 ns) + CELL(0.366 ns) 9.497 ns Selector27~6 4 COMB LCCOMB_X24_Y7_N26 1 " "Info: 4: + IC(0.366 ns) + CELL(0.366 ns) = 9.497 ns; Loc. = LCCOMB_X24_Y7_N26; Fanout = 1; COMB Node = 'Selector27~6'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.732 ns" { Selector27~5 Selector27~6 } "NODE_NAME" } } { "iic.vhd" "" { Text "G:/外接项目/基于FPGA的I2C控制器设计/project/iic/iic.vhd" 128 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.371 ns) + CELL(0.624 ns) 10.492 ns Selector27~10 5 COMB LCCOMB_X24_Y7_N18 1 " "Info: 5: + IC(0.371 ns) + CELL(0.624 ns) = 10.492 ns; Loc. = LCCOMB_X24_Y7_N18; Fanout = 1; COMB Node = 'Selector27~10'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.995 ns" { Selector27~6 Selector27~10 } "NODE_NAME" } } { "iic.vhd" "" { Text "G:/外接项目/基于FPGA的I2C控制器设计/project/iic/iic.vhd" 128 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.363 ns) + CELL(0.589 ns) 12.444 ns Selector27~11 6 COMB LCCOMB_X27_Y8_N2 9 " "Info: 6: + IC(1.363 ns) + CELL(0.589 ns) = 12.444 ns; Loc. = LCCOMB_X27_Y8_N2; Fanout = 9; COMB Node = 'Selector27~11'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.952 ns" { Selector27~10 Selector27~11 } "NODE_NAME" } } { "iic.vhd" "" { Text "G:/外接项目/基于FPGA的I2C控制器设计/project/iic/iic.vhd" 128 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.423 ns) + CELL(0.206 ns) 13.073 ns Selector59~13 7 COMB LCCOMB_X27_Y8_N4 1 " "Info: 7: + IC(0.423 ns) + CELL(0.206 ns) = 13.073 ns; Loc. = LCCOMB_X27_Y8_N4; Fanout = 1; COMB Node = 'Selector59~13'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.629 ns" { Selector27~11 Selector59~13 } "NODE_NAME" } } { "iic.vhd" "" { Text "G:/外接项目/基于FPGA的I2C控制器设计/project/iic/iic.vhd" 258 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.378 ns) + CELL(0.370 ns) 13.821 ns sda~19 8 COMB LCCOMB_X27_Y8_N6 1 " "Info: 8: + IC(0.378 ns) + CELL(0.370 ns) = 13.821 ns; Loc. = LCCOMB_X27_Y8_N6; Fanout = 1; COMB Node = 'sda~19'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.748 ns" { Selector59~13 sda~19 } "NODE_NAME" } } { "iic.vhd" "" { Text "G:/外接项目/基于FPGA的I2C控制器设计/project/iic/iic.vhd" 44 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.360 ns) + CELL(0.206 ns) 14.387 ns sda~20 9 COMB LCCOMB_X27_Y8_N30 1 " "Info: 9: + IC(0.360 ns) + CELL(0.206 ns) = 14.387 ns; Loc. = LCCOMB_X27_Y8_N30; Fanout = 1; COMB Node = 'sda~20'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.566 ns" { sda~19 sda~20 } "NODE_NAME" } } { "iic.vhd" "" { Text "G:/外接项目/基于FPGA的I2C控制器设计/project/iic/iic.vhd" 44 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.592 ns) + CELL(0.206 ns) 15.185 ns sda~21 10 COMB LCCOMB_X26_Y8_N16 1 " "Info: 10: + IC(0.592 ns) + CELL(0.206 ns) = 15.185 ns; Loc. = LCCOMB_X26_Y8_N16; Fanout = 1; COMB Node = 'sda~21'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.798 ns" { sda~20 sda~21 } "NODE_NAME" } } { "iic.vhd" "" { Text "G:/外接项目/基于FPGA的I2C控制器设计/project/iic/iic.vhd" 44 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 15.293 ns sda~reg0 11 REG LCFF_X26_Y8_N17 1 " "Info: 11: + IC(0.000 ns) + CELL(0.108 ns) = 15.293 ns; Loc. = LCFF_X26_Y8_N17; Fanout = 1; REG Node = 'sda~reg0'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { sda~21 sda~reg0 } "NODE_NAME" } } { "iic.vhd" "" { Text "G:/外接项目/基于FPGA的I2C控制器设计/project/iic/iic.vhd" 111 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.836 ns ( 25.08 % ) " "Info: Total cell delay = 3.836 ns ( 25.08 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "11.457 ns ( 74.92 % ) " "Info: Total interconnect delay = 11.457 ns ( 74.92 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "15.293 ns" { sda sda~7 Selector27~5 Selector27~6 Selector27~10 Selector27~11 Selector59~13 sda~19 sda~20 sda~21 sda~reg0 } "NODE_NAME" } } { "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "15.293 ns" { sda {} sda~7 {} Selector27~5 {} Selector27~6 {} Selector27~10 {} Selector27~11 {} Selector59~13 {} sda~19 {} sda~20 {} sda~21 {} sda~reg0 {} } { 0.000ns 0.000ns 7.604ns 0.366ns 0.371ns 1.363ns 0.423ns 0.378ns 0.360ns 0.592ns 0.000ns } { 0.000ns 0.955ns 0.206ns 0.366ns 0.624ns 0.589ns 0.206ns 0.370ns 0.206ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "iic.vhd" "" { Text "G:/外接项目/基于FPGA的I2C控制器设计/project/iic/iic.vhd" 111 0 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 7.157 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 7.157 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clk 1 CLK PIN_17 3 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 3; CLK Node = 'clk'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "iic.vhd" "" { Text "G:/外接项目/基于FPGA的I2C控制器设计/project/iic/iic.vhd" 42 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.570 ns) + CELL(0.970 ns) 3.640 ns clk_div 2 REG LCFF_X21_Y4_N13 2 " "Info: 2: + IC(1.570 ns) + CELL(0.970 ns) = 3.640 ns; Loc. = LCFF_X21_Y4_N13; Fanout = 2; REG Node = 'clk_div'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "2.540 ns" { clk clk_div } "NODE_NAME" } } { "iic.vhd" "" { Text "G:/外接项目/基于FPGA的I2C控制器设计/project/iic/iic.vhd" 53 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.003 ns) + CELL(0.000 ns) 5.643 ns clk_div~clkctrl 3 COMB CLKCTRL_G5 50 " "Info: 3: + IC(2.003 ns) + CELL(0.000 ns) = 5.643 ns; Loc. = CLKCTRL_G5; Fanout = 50; COMB Node = 'clk_div~clkctrl'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "2.003 ns" { clk_div clk_div~clkctrl } "NODE_NAME" } } { "iic.vhd" "" { Text "G:/外接项目/基于FPGA的I2C控制器设计/project/iic/iic.vhd" 53 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.848 ns) + CELL(0.666 ns) 7.157 ns sda~reg0 4 REG LCFF_X26_Y8_N17 1 " "Info: 4: + IC(0.848 ns) + CELL(0.666 ns) = 7.157 ns; Loc. = LCFF_X26_Y8_N17; Fanout = 1; REG Node = 'sda~reg0'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.514 ns" { clk_div~clkctrl sda~reg0 } "NODE_NAME" } } { "iic.vhd" "" { Text "G:/外接项目/基于FPGA的I2C控制器设计/project/iic/iic.vhd" 111 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.736 ns ( 38.23 % ) " "Info: Total cell delay = 2.736 ns ( 38.23 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.421 ns ( 61.77 % ) " "Info: Total interconnect delay = 4.421 ns ( 61.77 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "7.157 ns" { clk clk_div clk_div~clkctrl sda~reg0 } "NODE_NAME" } } { "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "7.157 ns" { clk {} clk~combout {} clk_div {} clk_div~clkctrl {} sda~reg0 {} } { 0.000ns 0.000ns 1.570ns 2.003ns 0.848ns } { 0.000ns 1.100ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "15.293 ns" { sda sda~7 Selector27~5 Selector27~6 Selector27~10 Selector27~11 Selector59~13 sda~19 sda~20 sda~21 sda~reg0 } "NODE_NAME" } } { "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "15.293 ns" { sda {} sda~7 {} Selector27~5 {} Selector27~6 {} Selector27~10 {} Selector27~11 {} Selector59~13 {} sda~19 {} sda~20 {} sda~21 {} sda~reg0 {} } { 0.000ns 0.000ns 7.604ns 0.366ns 0.371ns 1.363ns 0.423ns 0.378ns 0.360ns 0.592ns 0.000ns } { 0.000ns 0.955ns 0.206ns 0.366ns 0.624ns 0.589ns 0.206ns 0.370ns 0.206ns 0.206ns 0.108ns } "" } } { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "7.157 ns" { clk clk_div clk_div~clkctrl sda~reg0 } "NODE_NAME" } } { "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "7.157 ns" { clk {} clk~combout {} clk_div {} clk_div~clkctrl {} sda~reg0 {} } { 0.000ns 0.000ns 1.570ns 2.003ns 0.848ns } { 0.000ns 1.100ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk sda sda~reg0 14.171 ns register " "Info: tco from clock \"clk\" to destination pin \"sda\" through register \"sda~reg0\" is 14.171 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 7.157 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 7.157 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clk 1 CLK PIN_17 3 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 3; CLK Node = 'clk'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "iic.vhd" "" { Text "G:/外接项目/基于FPGA的I2C控制器设计/project/iic/iic.vhd" 42 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.570 ns) + CELL(0.970 ns) 3.640 ns clk_div 2 REG LCFF_X21_Y4_N13 2 " "Info: 2: + IC(1.570 ns) + CELL(0.970 ns) = 3.640 ns; Loc. = LCFF_X21_Y4_N13; Fanout = 2; REG Node = 'clk_div'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "2.540 ns" { clk clk_div } "NODE_NAME" } } { "iic.vhd" "" { Text "G:/外接项目/基于FPGA的I2C控制器设计/project/iic/iic.vhd" 53 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.003 ns) + CELL(0.000 ns) 5.643 ns clk_div~clkctrl 3 COMB CLKCTRL_G5 50 " "Info: 3: + IC(2.003 ns) + CELL(0.000 ns) = 5.643 ns; Loc. = CLKCTRL_G5; Fanout = 50; COMB Node = 'clk_div~clkctrl'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "2.003 ns" { clk_div clk_div~clkctrl } "NODE_NAME" } } { "iic.vhd" "" { Text "G:/外接项目/基于FPGA的I2C控制器设计/project/iic/iic.vhd" 53 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.848 ns) + CELL(0.666 ns) 7.157 ns sda~reg0 4 REG LCFF_X26_Y8_N17 1 " "Info: 4: + IC(0.848 ns) + CELL(0.666 ns) = 7.157 ns; Loc. = LCFF_X26_Y8_N17; Fanout = 1; REG Node = 'sda~reg0'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.514 ns" { clk_div~clkctrl sda~reg0 } "NODE_NAME" } } { "iic.vhd" "" { Text "G:/外接项目/基于FPGA的I2C控制器设计/project/iic/iic.vhd" 111 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.736 ns ( 38.23 % ) " "Info: Total cell delay = 2.736 ns ( 38.23 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.421 ns ( 61.77 % ) " "Info: Total interconnect delay = 4.421 ns ( 61.77 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "7.157 ns" { clk clk_div clk_div~clkctrl sda~reg0 } "NODE_NAME" } } { "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "7.157 ns" { clk {} clk~combout {} clk_div {} clk_div~clkctrl {} sda~reg0 {} } { 0.000ns 0.000ns 1.570ns 2.003ns 0.848ns } { 0.000ns 1.100ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "iic.vhd" "" { Text "G:/外接项目/基于FPGA的I2C控制器设计/project/iic/iic.vhd" 111 0 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.710 ns + Longest register pin " "Info: + Longest register to pin delay is 6.710 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns sda~reg0 1 REG LCFF_X26_Y8_N17 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X26_Y8_N17; Fanout = 1; REG Node = 'sda~reg0'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { sda~reg0 } "NODE_NAME" } } { "iic.vhd" "" { Text "G:/外接项目/基于FPGA的I2C控制器设计/project/iic/iic.vhd" 111 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.644 ns) + CELL(3.066 ns) 6.710 ns sda 2 PIN PIN_26 0 " "Info: 2: + IC(3.644 ns) + CELL(3.066 ns) = 6.710 ns; Loc. = PIN_26; Fanout = 0; PIN Node = 'sda'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "6.710 ns" { sda~reg0 sda } "NODE_NAME" } } { "iic.vhd" "" { Text "G:/外接项目/基于FPGA的I2C控制器设计/project/iic/iic.vhd" 44 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.066 ns ( 45.69 % ) " "Info: Total cell delay = 3.066 ns ( 45.69 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.644 ns ( 54.31 % ) " "Info: Total interconnect delay = 3.644 ns ( 54.31 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "6.710 ns" { sda~reg0 sda } "NODE_NAME" } } { "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "6.710 ns" { sda~reg0 {} sda {} } { 0.000ns 3.644ns } { 0.000ns 3.066ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "7.157 ns" { clk clk_div clk_div~clkctrl sda~reg0 } "NODE_NAME" } } { "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "7.157 ns" { clk {} clk~combout {} clk_div {} clk_div~clkctrl {} sda~reg0 {} } { 0.000ns 0.000ns 1.570ns 2.003ns 0.848ns } { 0.000ns 1.100ns 0.970ns 0.000ns 0.666ns } "" } } { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "6.710 ns" { sda~reg0 sda } "NODE_NAME" } } { "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "6.710 ns" { sda~reg0 {} sda {} } { 0.000ns 3.644ns } { 0.000ns 3.066ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "data_temp\[8\] sda clk -0.990 ns register " "Info: th for register \"data_temp\[8\]\" (data pin = \"sda\", clock pin = \"clk\") is -0.990 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 7.156 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 7.156 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clk 1 CLK PIN_17 3 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 3; CLK Node = 'clk'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "iic.vhd" "" { Text "G:/外接项目/基于FPGA的I2C控制器设计/project/iic/iic.vhd" 42 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.570 ns) + CELL(0.970 ns) 3.640 ns clk_div 2 REG LCFF_X21_Y4_N13 2 " "Info: 2: + IC(1.570 ns) + CELL(0.970 ns) = 3.640 ns; Loc. = LCFF_X21_Y4_N13; Fanout = 2; REG Node = 'clk_div'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "2.540 ns" { clk clk_div } "NODE_NAME" } } { "iic.vhd" "" { Text "G:/外接项目/基于FPGA的I2C控制器设计/project/iic/iic.vhd" 53 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.003 ns) + CELL(0.000 ns) 5.643 ns clk_div~clkctrl 3 COMB CLKCTRL_G5 50 " "Info: 3: + IC(2.003 ns) + CELL(0.000 ns) = 5.643 ns; Loc. = CLKCTRL_G5; Fanout = 50; COMB Node = 'clk_div~clkctrl'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "2.003 ns" { clk_div clk_div~clkctrl } "NODE_NAME" } } { "iic.vhd" "" { Text "G:/外接项目/基于FPGA的I2C控制器设计/project/iic/iic.vhd" 53 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.847 ns) + CELL(0.666 ns) 7.156 ns data_temp\[8\] 4 REG LCFF_X19_Y9_N15 2 " "Info: 4: + IC(0.847 ns) + CELL(0.666 ns) = 7.156 ns; Loc. = LCFF_X19_Y9_N15; Fanout = 2; REG Node = 'data_temp\[8\]'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.513 ns" { clk_div~clkctrl data_temp[8] } "NODE_NAME" } } { "iic.vhd" "" { Text "G:/外接项目/基于FPGA的I2C控制器设计/project/iic/iic.vhd" 75 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.736 ns ( 38.23 % ) " "Info: Total cell delay = 2.736 ns ( 38.23 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.420 ns ( 61.77 % ) " "Info: Total interconnect delay = 4.420 ns ( 61.77 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "7.156 ns" { clk clk_div clk_div~clkctrl data_temp[8] } "NODE_NAME" } } { "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "7.156 ns" { clk {} clk~combout {} clk_div {} clk_div~clkctrl {} data_temp[8] {} } { 0.000ns 0.000ns 1.570ns 2.003ns 0.847ns } { 0.000ns 1.100ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "iic.vhd" "" { Text "G:/外接项目/基于FPGA的I2C控制器设计/project/iic/iic.vhd" 75 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.452 ns - Shortest pin register " "Info: - Shortest pin to register delay is 8.452 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns sda 1 PIN PIN_26 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_26; Fanout = 1; PIN Node = 'sda'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { sda } "NODE_NAME" } } { "iic.vhd" "" { Text "G:/外接项目/基于FPGA的I2C控制器设计/project/iic/iic.vhd" 44 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.955 ns) 0.955 ns sda~7 2 COMB IOC_X0_Y5_N2 16 " "Info: 2: + IC(0.000 ns) + CELL(0.955 ns) = 0.955 ns; Loc. = IOC_X0_Y5_N2; Fanout = 16; COMB Node = 'sda~7'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.955 ns" { sda sda~7 } "NODE_NAME" } } { "iic.vhd" "" { Text "G:/外接项目/基于FPGA的I2C控制器设计/project/iic/iic.vhd" 44 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.738 ns) + CELL(0.651 ns) 8.344 ns data_temp\[8\]~32 3 COMB LCCOMB_X19_Y9_N14 1 " "Info: 3: + IC(6.738 ns) + CELL(0.651 ns) = 8.344 ns; Loc. = LCCOMB_X19_Y9_N14; Fanout = 1; COMB Node = 'data_temp\[8\]~32'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "7.389 ns" { sda~7 data_temp[8]~32 } "NODE_NAME" } } { "iic.vhd" "" { Text "G:/外接项目/基于FPGA的I2C控制器设计/project/iic/iic.vhd" 75 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 8.452 ns data_temp\[8\] 4 REG LCFF_X19_Y9_N15 2 " "Info: 4: + IC(0.000 ns) + CELL(0.108 ns) = 8.452 ns; Loc. = LCFF_X19_Y9_N15; Fanout = 2; REG Node = 'data_temp\[8\]'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { data_temp[8]~32 data_temp[8] } "NODE_NAME" } } { "iic.vhd" "" { Text "G:/外接项目/基于FPGA的I2C控制器设计/project/iic/iic.vhd" 75 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.714 ns ( 20.28 % ) " "Info: Total cell delay = 1.714 ns ( 20.28 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.738 ns ( 79.72 % ) " "Info: Total interconnect delay = 6.738 ns ( 79.72 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "8.452 ns" { sda sda~7 data_temp[8]~32 data_temp[8] } "NODE_NAME" } } { "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "8.452 ns" { sda {} sda~7 {} data_temp[8]~32 {} data_temp[8] {} } { 0.000ns 0.000ns 6.738ns 0.000ns } { 0.000ns 0.955ns 0.651ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "7.156 ns" { clk clk_div clk_div~clkctrl data_temp[8] } "NODE_NAME" } } { "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "7.156 ns" { clk {} clk~combout {} clk_div {} clk_div~clkctrl {} data_temp[8] {} } { 0.000ns 0.000ns 1.570ns 2.003ns 0.847ns } { 0.000ns 1.100ns 0.970ns 0.000ns 0.666ns } "" } } { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "8.452 ns" { sda sda~7 data_temp[8]~32 data_temp[8] } "NODE_NAME" } } { "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "8.452 ns" { sda {} sda~7 {} data_temp[8]~32 {} data_temp[8] {} } { 0.000ns 0.000ns 6.738ns 0.000ns } { 0.000ns 0.955ns 0.651ns 0.108ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 7 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "136 " "Info: Peak virtual memory: 136 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat Apr 26 20:35:30 2014 " "Info: Processing ended: Sat Apr 26 20:35:30 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
