`timescale 1 ns / 1 ps
// ==============================================================
// Generated by Vitis HLS v2023.2.2
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================
 
(* CORE_GENERATION_INFO="krnl_output_dist_id_krnl_output_dist_id,hls_ip_2023_2_2,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xcvh1582-vsva3697-2MP-e-S,HLS_INPUT_CLOCK=3.330000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=5.193000,HLS_SYN_LAT=-1,HLS_SYN_TPT=none,HLS_SYN_MEM=0,HLS_SYN_DSP=0,HLS_SYN_FF=805,HLS_SYN_LUT=952,HLS_VERSION=2023_2_2}" *)
module krnl_output_dist_id (
        ap_clk,
        ap_rst_n,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        in_dist_s_dout,
        in_dist_s_empty_n,
        in_dist_s_read,
        in_dist_peek_dout,
        in_dist_peek_empty_n,
        in_dist_peek_read,
        in_id_s_dout,
        in_id_s_empty_n,
        in_id_s_read,
        in_id_peek_dout,
        in_id_peek_empty_n,
        in_id_peek_read,
        output_knnDist_read_addr_s_din,
        output_knnDist_read_addr_s_full_n,
        output_knnDist_read_addr_s_write,
        output_knnDist_read_addr_offset,
        output_knnDist_read_data_s_dout,
        output_knnDist_read_data_s_empty_n,
        output_knnDist_read_data_s_read,
        output_knnDist_read_data_peek_dout,
        output_knnDist_read_data_peek_empty_n,
        output_knnDist_read_data_peek_read,
        output_knnDist_write_addr_s_din,
        output_knnDist_write_addr_s_full_n,
        output_knnDist_write_addr_s_write,
        output_knnDist_write_addr_offset,
        output_knnDist_write_data_din,
        output_knnDist_write_data_full_n,
        output_knnDist_write_data_write,
        output_knnDist_write_resp_s_dout,
        output_knnDist_write_resp_s_empty_n,
        output_knnDist_write_resp_s_read,
        output_knnDist_write_resp_peek_dout,
        output_knnDist_write_resp_peek_empty_n,
        output_knnDist_write_resp_peek_read,
        output_knnId_read_addr_s_din,
        output_knnId_read_addr_s_full_n,
        output_knnId_read_addr_s_write,
        output_knnId_read_addr_offset,
        output_knnId_read_data_s_dout,
        output_knnId_read_data_s_empty_n,
        output_knnId_read_data_s_read,
        output_knnId_read_data_peek_dout,
        output_knnId_read_data_peek_empty_n,
        output_knnId_read_data_peek_read,
        output_knnId_write_addr_s_din,
        output_knnId_write_addr_s_full_n,
        output_knnId_write_addr_s_write,
        output_knnId_write_addr_offset,
        output_knnId_write_data_din,
        output_knnId_write_data_full_n,
        output_knnId_write_data_write,
        output_knnId_write_resp_s_dout,
        output_knnId_write_resp_s_empty_n,
        output_knnId_write_resp_s_read,
        output_knnId_write_resp_peek_dout,
        output_knnId_write_resp_peek_empty_n,
        output_knnId_write_resp_peek_read
);
parameter    ap_ST_fsm_state1 = 9'd1;
parameter    ap_ST_fsm_state2 = 9'd2;
parameter    ap_ST_fsm_state3 = 9'd4;
parameter    ap_ST_fsm_state4 = 9'd8;
parameter    ap_ST_fsm_state5 = 9'd16;
parameter    ap_ST_fsm_state6 = 9'd32;
parameter    ap_ST_fsm_state7 = 9'd64;
parameter    ap_ST_fsm_state8 = 9'd128;
parameter    ap_ST_fsm_state9 = 9'd256;
input   ap_clk;
input   ap_rst_n;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [65:0] in_dist_s_dout;
input   in_dist_s_empty_n;
output   in_dist_s_read;
input  [65:0] in_dist_peek_dout;
input   in_dist_peek_empty_n;
output   in_dist_peek_read;
input  [65:0] in_id_s_dout;
input   in_id_s_empty_n;
output   in_id_s_read;
input  [65:0] in_id_peek_dout;
input   in_id_peek_empty_n;
output   in_id_peek_read;
output  [63:0] output_knnDist_read_addr_s_din;
input   output_knnDist_read_addr_s_full_n;
output   output_knnDist_read_addr_s_write;
input  [63:0] output_knnDist_read_addr_offset;
input  [32:0] output_knnDist_read_data_s_dout;
input   output_knnDist_read_data_s_empty_n;
output   output_knnDist_read_data_s_read;
input  [32:0] output_knnDist_read_data_peek_dout;
input   output_knnDist_read_data_peek_empty_n;
output   output_knnDist_read_data_peek_read;
output  [63:0] output_knnDist_write_addr_s_din;
input   output_knnDist_write_addr_s_full_n;
output   output_knnDist_write_addr_s_write;
input  [63:0] output_knnDist_write_addr_offset;
output  [32:0] output_knnDist_write_data_din;
input   output_knnDist_write_data_full_n;
output   output_knnDist_write_data_write;
input  [8:0] output_knnDist_write_resp_s_dout;
input   output_knnDist_write_resp_s_empty_n;
output   output_knnDist_write_resp_s_read;
input  [8:0] output_knnDist_write_resp_peek_dout;
input   output_knnDist_write_resp_peek_empty_n;
output   output_knnDist_write_resp_peek_read;
output  [63:0] output_knnId_read_addr_s_din;
input   output_knnId_read_addr_s_full_n;
output   output_knnId_read_addr_s_write;
input  [63:0] output_knnId_read_addr_offset;
input  [32:0] output_knnId_read_data_s_dout;
input   output_knnId_read_data_s_empty_n;
output   output_knnId_read_data_s_read;
input  [32:0] output_knnId_read_data_peek_dout;
input   output_knnId_read_data_peek_empty_n;
output   output_knnId_read_data_peek_read;
output  [63:0] output_knnId_write_addr_s_din;
input   output_knnId_write_addr_s_full_n;
output   output_knnId_write_addr_s_write;
input  [63:0] output_knnId_write_addr_offset;
output  [32:0] output_knnId_write_data_din;
input   output_knnId_write_data_full_n;
output   output_knnId_write_data_write;
input  [8:0] output_knnId_write_resp_s_dout;
input   output_knnId_write_resp_s_empty_n;
output   output_knnId_write_resp_s_read;
input  [8:0] output_knnId_write_resp_peek_dout;
input   output_knnId_write_resp_peek_empty_n;
output   output_knnId_write_resp_peek_read;
reg ap_done;
reg ap_idle;
reg ap_ready;
reg in_dist_s_read;
reg in_id_s_read;
reg output_knnDist_write_addr_s_write;
reg output_knnDist_write_data_write;
reg output_knnDist_write_resp_s_read;
reg output_knnId_write_addr_s_write;
reg output_knnId_write_data_write;
reg output_knnId_write_resp_s_read;
 reg    ap_rst_n_inv;
(* fsm_encoding = "none" *) reg   [8:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
wire    grp_krnl_output_dist_id_Pipeline_VITIS_LOOP_1109_1_fu_322_ap_start;
wire    grp_krnl_output_dist_id_Pipeline_VITIS_LOOP_1109_1_fu_322_ap_done;
wire    grp_krnl_output_dist_id_Pipeline_VITIS_LOOP_1109_1_fu_322_ap_idle;
wire    grp_krnl_output_dist_id_Pipeline_VITIS_LOOP_1109_1_fu_322_ap_ready;
wire    grp_krnl_output_dist_id_Pipeline_VITIS_LOOP_1109_1_fu_322_in_dist_s_read;
wire   [31:0] grp_krnl_output_dist_id_Pipeline_VITIS_LOOP_1109_1_fu_322_mux_case_954_out;
wire    grp_krnl_output_dist_id_Pipeline_VITIS_LOOP_1109_1_fu_322_mux_case_954_out_ap_vld;
wire   [31:0] grp_krnl_output_dist_id_Pipeline_VITIS_LOOP_1109_1_fu_322_mux_case_850_out;
wire    grp_krnl_output_dist_id_Pipeline_VITIS_LOOP_1109_1_fu_322_mux_case_850_out_ap_vld;
wire   [31:0] grp_krnl_output_dist_id_Pipeline_VITIS_LOOP_1109_1_fu_322_mux_case_746_out;
wire    grp_krnl_output_dist_id_Pipeline_VITIS_LOOP_1109_1_fu_322_mux_case_746_out_ap_vld;
wire   [31:0] grp_krnl_output_dist_id_Pipeline_VITIS_LOOP_1109_1_fu_322_mux_case_642_out;
wire    grp_krnl_output_dist_id_Pipeline_VITIS_LOOP_1109_1_fu_322_mux_case_642_out_ap_vld;
wire   [31:0] grp_krnl_output_dist_id_Pipeline_VITIS_LOOP_1109_1_fu_322_mux_case_538_out;
wire    grp_krnl_output_dist_id_Pipeline_VITIS_LOOP_1109_1_fu_322_mux_case_538_out_ap_vld;
wire   [31:0] grp_krnl_output_dist_id_Pipeline_VITIS_LOOP_1109_1_fu_322_mux_case_434_out;
wire    grp_krnl_output_dist_id_Pipeline_VITIS_LOOP_1109_1_fu_322_mux_case_434_out_ap_vld;
wire   [31:0] grp_krnl_output_dist_id_Pipeline_VITIS_LOOP_1109_1_fu_322_mux_case_330_out;
wire    grp_krnl_output_dist_id_Pipeline_VITIS_LOOP_1109_1_fu_322_mux_case_330_out_ap_vld;
wire   [31:0] grp_krnl_output_dist_id_Pipeline_VITIS_LOOP_1109_1_fu_322_mux_case_226_out;
wire    grp_krnl_output_dist_id_Pipeline_VITIS_LOOP_1109_1_fu_322_mux_case_226_out_ap_vld;
wire   [31:0] grp_krnl_output_dist_id_Pipeline_VITIS_LOOP_1109_1_fu_322_mux_case_122_out;
wire    grp_krnl_output_dist_id_Pipeline_VITIS_LOOP_1109_1_fu_322_mux_case_122_out_ap_vld;
wire   [31:0] grp_krnl_output_dist_id_Pipeline_VITIS_LOOP_1109_1_fu_322_mux_case_018_out;
wire    grp_krnl_output_dist_id_Pipeline_VITIS_LOOP_1109_1_fu_322_mux_case_018_out_ap_vld;
wire    grp_krnl_output_dist_id_Pipeline_VITIS_LOOP_1115_2_fu_338_ap_start;
wire    grp_krnl_output_dist_id_Pipeline_VITIS_LOOP_1115_2_fu_338_ap_done;
wire    grp_krnl_output_dist_id_Pipeline_VITIS_LOOP_1115_2_fu_338_ap_idle;
wire    grp_krnl_output_dist_id_Pipeline_VITIS_LOOP_1115_2_fu_338_ap_ready;
wire    grp_krnl_output_dist_id_Pipeline_VITIS_LOOP_1115_2_fu_338_in_id_s_read;
wire   [31:0] grp_krnl_output_dist_id_Pipeline_VITIS_LOOP_1115_2_fu_338_output_id_9_out;
wire    grp_krnl_output_dist_id_Pipeline_VITIS_LOOP_1115_2_fu_338_output_id_9_out_ap_vld;
wire   [31:0] grp_krnl_output_dist_id_Pipeline_VITIS_LOOP_1115_2_fu_338_output_id_8_out;
wire    grp_krnl_output_dist_id_Pipeline_VITIS_LOOP_1115_2_fu_338_output_id_8_out_ap_vld;
wire   [31:0] grp_krnl_output_dist_id_Pipeline_VITIS_LOOP_1115_2_fu_338_output_id_7_out;
wire    grp_krnl_output_dist_id_Pipeline_VITIS_LOOP_1115_2_fu_338_output_id_7_out_ap_vld;
wire   [31:0] grp_krnl_output_dist_id_Pipeline_VITIS_LOOP_1115_2_fu_338_output_id_6_out;
wire    grp_krnl_output_dist_id_Pipeline_VITIS_LOOP_1115_2_fu_338_output_id_6_out_ap_vld;
wire   [31:0] grp_krnl_output_dist_id_Pipeline_VITIS_LOOP_1115_2_fu_338_output_id_5_out;
wire    grp_krnl_output_dist_id_Pipeline_VITIS_LOOP_1115_2_fu_338_output_id_5_out_ap_vld;
wire   [31:0] grp_krnl_output_dist_id_Pipeline_VITIS_LOOP_1115_2_fu_338_output_id_4_out;
wire    grp_krnl_output_dist_id_Pipeline_VITIS_LOOP_1115_2_fu_338_output_id_4_out_ap_vld;
wire   [31:0] grp_krnl_output_dist_id_Pipeline_VITIS_LOOP_1115_2_fu_338_output_id_3_out;
wire    grp_krnl_output_dist_id_Pipeline_VITIS_LOOP_1115_2_fu_338_output_id_3_out_ap_vld;
wire   [31:0] grp_krnl_output_dist_id_Pipeline_VITIS_LOOP_1115_2_fu_338_output_id_2_out;
wire    grp_krnl_output_dist_id_Pipeline_VITIS_LOOP_1115_2_fu_338_output_id_2_out_ap_vld;
wire   [31:0] grp_krnl_output_dist_id_Pipeline_VITIS_LOOP_1115_2_fu_338_output_id_1_out;
wire    grp_krnl_output_dist_id_Pipeline_VITIS_LOOP_1115_2_fu_338_output_id_1_out_ap_vld;
wire   [31:0] grp_krnl_output_dist_id_Pipeline_VITIS_LOOP_1115_2_fu_338_output_id_out;
wire    grp_krnl_output_dist_id_Pipeline_VITIS_LOOP_1115_2_fu_338_output_id_out_ap_vld;
wire    grp_krnl_output_dist_id_Pipeline_VITIS_LOOP_1120_3_fu_354_ap_start;
wire    grp_krnl_output_dist_id_Pipeline_VITIS_LOOP_1120_3_fu_354_ap_done;
wire    grp_krnl_output_dist_id_Pipeline_VITIS_LOOP_1120_3_fu_354_ap_idle;
wire    grp_krnl_output_dist_id_Pipeline_VITIS_LOOP_1120_3_fu_354_ap_ready;
wire    grp_krnl_output_dist_id_Pipeline_VITIS_LOOP_1120_3_fu_354_output_knnId_write_resp_s_read;
wire    grp_krnl_output_dist_id_Pipeline_VITIS_LOOP_1120_3_fu_354_output_knnDist_write_resp_s_read;
wire   [63:0] grp_krnl_output_dist_id_Pipeline_VITIS_LOOP_1120_3_fu_354_output_knnDist_write_addr_s_din;
wire    grp_krnl_output_dist_id_Pipeline_VITIS_LOOP_1120_3_fu_354_output_knnDist_write_addr_s_write;
wire   [32:0] grp_krnl_output_dist_id_Pipeline_VITIS_LOOP_1120_3_fu_354_output_knnDist_write_data_din;
wire    grp_krnl_output_dist_id_Pipeline_VITIS_LOOP_1120_3_fu_354_output_knnDist_write_data_write;
wire   [63:0] grp_krnl_output_dist_id_Pipeline_VITIS_LOOP_1120_3_fu_354_output_knnId_write_addr_s_din;
wire    grp_krnl_output_dist_id_Pipeline_VITIS_LOOP_1120_3_fu_354_output_knnId_write_addr_s_write;
wire   [32:0] grp_krnl_output_dist_id_Pipeline_VITIS_LOOP_1120_3_fu_354_output_knnId_write_data_din;
wire    grp_krnl_output_dist_id_Pipeline_VITIS_LOOP_1120_3_fu_354_output_knnId_write_data_write;
reg    grp_krnl_output_dist_id_Pipeline_VITIS_LOOP_1109_1_fu_322_ap_start_reg;
wire    ap_CS_fsm_state2;
wire    ap_CS_fsm_state3;
reg    grp_krnl_output_dist_id_Pipeline_VITIS_LOOP_1115_2_fu_338_ap_start_reg;
wire    ap_CS_fsm_state5;
wire    ap_CS_fsm_state6;
reg    grp_krnl_output_dist_id_Pipeline_VITIS_LOOP_1120_3_fu_354_ap_start_reg;
wire    ap_CS_fsm_state8;
wire    ap_CS_fsm_state9;
reg   [8:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
wire    ap_ST_fsm_state2_blk;
reg    ap_ST_fsm_state3_blk;
wire    ap_ST_fsm_state4_blk;
wire    ap_ST_fsm_state5_blk;
reg    ap_ST_fsm_state6_blk;
wire    ap_ST_fsm_state7_blk;
wire    ap_ST_fsm_state8_blk;
reg    ap_ST_fsm_state9_blk;
wire    ap_ce_reg;
// power-on initialization
initial begin
#0 ap_CS_fsm = 9'd1;
#0 grp_krnl_output_dist_id_Pipeline_VITIS_LOOP_1109_1_fu_322_ap_start_reg = 1'b0;
#0 grp_krnl_output_dist_id_Pipeline_VITIS_LOOP_1115_2_fu_338_ap_start_reg = 1'b0;
#0 grp_krnl_output_dist_id_Pipeline_VITIS_LOOP_1120_3_fu_354_ap_start_reg = 1'b0;
end
krnl_output_dist_id_krnl_output_dist_id_Pipeline_VITIS_LOOP_1109_1 grp_krnl_output_dist_id_Pipeline_VITIS_LOOP_1109_1_fu_322(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_krnl_output_dist_id_Pipeline_VITIS_LOOP_1109_1_fu_322_ap_start),
    .ap_done(grp_krnl_output_dist_id_Pipeline_VITIS_LOOP_1109_1_fu_322_ap_done),
    .ap_idle(grp_krnl_output_dist_id_Pipeline_VITIS_LOOP_1109_1_fu_322_ap_idle),
    .ap_ready(grp_krnl_output_dist_id_Pipeline_VITIS_LOOP_1109_1_fu_322_ap_ready),
    .in_dist_s_dout(in_dist_s_dout),
    .in_dist_s_empty_n(in_dist_s_empty_n),
    .in_dist_s_read(grp_krnl_output_dist_id_Pipeline_VITIS_LOOP_1109_1_fu_322_in_dist_s_read),
    .mux_case_954_out(grp_krnl_output_dist_id_Pipeline_VITIS_LOOP_1109_1_fu_322_mux_case_954_out),
    .mux_case_954_out_ap_vld(grp_krnl_output_dist_id_Pipeline_VITIS_LOOP_1109_1_fu_322_mux_case_954_out_ap_vld),
    .mux_case_850_out(grp_krnl_output_dist_id_Pipeline_VITIS_LOOP_1109_1_fu_322_mux_case_850_out),
    .mux_case_850_out_ap_vld(grp_krnl_output_dist_id_Pipeline_VITIS_LOOP_1109_1_fu_322_mux_case_850_out_ap_vld),
    .mux_case_746_out(grp_krnl_output_dist_id_Pipeline_VITIS_LOOP_1109_1_fu_322_mux_case_746_out),
    .mux_case_746_out_ap_vld(grp_krnl_output_dist_id_Pipeline_VITIS_LOOP_1109_1_fu_322_mux_case_746_out_ap_vld),
    .mux_case_642_out(grp_krnl_output_dist_id_Pipeline_VITIS_LOOP_1109_1_fu_322_mux_case_642_out),
    .mux_case_642_out_ap_vld(grp_krnl_output_dist_id_Pipeline_VITIS_LOOP_1109_1_fu_322_mux_case_642_out_ap_vld),
    .mux_case_538_out(grp_krnl_output_dist_id_Pipeline_VITIS_LOOP_1109_1_fu_322_mux_case_538_out),
    .mux_case_538_out_ap_vld(grp_krnl_output_dist_id_Pipeline_VITIS_LOOP_1109_1_fu_322_mux_case_538_out_ap_vld),
    .mux_case_434_out(grp_krnl_output_dist_id_Pipeline_VITIS_LOOP_1109_1_fu_322_mux_case_434_out),
    .mux_case_434_out_ap_vld(grp_krnl_output_dist_id_Pipeline_VITIS_LOOP_1109_1_fu_322_mux_case_434_out_ap_vld),
    .mux_case_330_out(grp_krnl_output_dist_id_Pipeline_VITIS_LOOP_1109_1_fu_322_mux_case_330_out),
    .mux_case_330_out_ap_vld(grp_krnl_output_dist_id_Pipeline_VITIS_LOOP_1109_1_fu_322_mux_case_330_out_ap_vld),
    .mux_case_226_out(grp_krnl_output_dist_id_Pipeline_VITIS_LOOP_1109_1_fu_322_mux_case_226_out),
    .mux_case_226_out_ap_vld(grp_krnl_output_dist_id_Pipeline_VITIS_LOOP_1109_1_fu_322_mux_case_226_out_ap_vld),
    .mux_case_122_out(grp_krnl_output_dist_id_Pipeline_VITIS_LOOP_1109_1_fu_322_mux_case_122_out),
    .mux_case_122_out_ap_vld(grp_krnl_output_dist_id_Pipeline_VITIS_LOOP_1109_1_fu_322_mux_case_122_out_ap_vld),
    .mux_case_018_out(grp_krnl_output_dist_id_Pipeline_VITIS_LOOP_1109_1_fu_322_mux_case_018_out),
    .mux_case_018_out_ap_vld(grp_krnl_output_dist_id_Pipeline_VITIS_LOOP_1109_1_fu_322_mux_case_018_out_ap_vld)
);
krnl_output_dist_id_krnl_output_dist_id_Pipeline_VITIS_LOOP_1115_2 grp_krnl_output_dist_id_Pipeline_VITIS_LOOP_1115_2_fu_338(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_krnl_output_dist_id_Pipeline_VITIS_LOOP_1115_2_fu_338_ap_start),
    .ap_done(grp_krnl_output_dist_id_Pipeline_VITIS_LOOP_1115_2_fu_338_ap_done),
    .ap_idle(grp_krnl_output_dist_id_Pipeline_VITIS_LOOP_1115_2_fu_338_ap_idle),
    .ap_ready(grp_krnl_output_dist_id_Pipeline_VITIS_LOOP_1115_2_fu_338_ap_ready),
    .in_id_s_dout(in_id_s_dout),
    .in_id_s_empty_n(in_id_s_empty_n),
    .in_id_s_read(grp_krnl_output_dist_id_Pipeline_VITIS_LOOP_1115_2_fu_338_in_id_s_read),
    .output_id_9_out(grp_krnl_output_dist_id_Pipeline_VITIS_LOOP_1115_2_fu_338_output_id_9_out),
    .output_id_9_out_ap_vld(grp_krnl_output_dist_id_Pipeline_VITIS_LOOP_1115_2_fu_338_output_id_9_out_ap_vld),
    .output_id_8_out(grp_krnl_output_dist_id_Pipeline_VITIS_LOOP_1115_2_fu_338_output_id_8_out),
    .output_id_8_out_ap_vld(grp_krnl_output_dist_id_Pipeline_VITIS_LOOP_1115_2_fu_338_output_id_8_out_ap_vld),
    .output_id_7_out(grp_krnl_output_dist_id_Pipeline_VITIS_LOOP_1115_2_fu_338_output_id_7_out),
    .output_id_7_out_ap_vld(grp_krnl_output_dist_id_Pipeline_VITIS_LOOP_1115_2_fu_338_output_id_7_out_ap_vld),
    .output_id_6_out(grp_krnl_output_dist_id_Pipeline_VITIS_LOOP_1115_2_fu_338_output_id_6_out),
    .output_id_6_out_ap_vld(grp_krnl_output_dist_id_Pipeline_VITIS_LOOP_1115_2_fu_338_output_id_6_out_ap_vld),
    .output_id_5_out(grp_krnl_output_dist_id_Pipeline_VITIS_LOOP_1115_2_fu_338_output_id_5_out),
    .output_id_5_out_ap_vld(grp_krnl_output_dist_id_Pipeline_VITIS_LOOP_1115_2_fu_338_output_id_5_out_ap_vld),
    .output_id_4_out(grp_krnl_output_dist_id_Pipeline_VITIS_LOOP_1115_2_fu_338_output_id_4_out),
    .output_id_4_out_ap_vld(grp_krnl_output_dist_id_Pipeline_VITIS_LOOP_1115_2_fu_338_output_id_4_out_ap_vld),
    .output_id_3_out(grp_krnl_output_dist_id_Pipeline_VITIS_LOOP_1115_2_fu_338_output_id_3_out),
    .output_id_3_out_ap_vld(grp_krnl_output_dist_id_Pipeline_VITIS_LOOP_1115_2_fu_338_output_id_3_out_ap_vld),
    .output_id_2_out(grp_krnl_output_dist_id_Pipeline_VITIS_LOOP_1115_2_fu_338_output_id_2_out),
    .output_id_2_out_ap_vld(grp_krnl_output_dist_id_Pipeline_VITIS_LOOP_1115_2_fu_338_output_id_2_out_ap_vld),
    .output_id_1_out(grp_krnl_output_dist_id_Pipeline_VITIS_LOOP_1115_2_fu_338_output_id_1_out),
    .output_id_1_out_ap_vld(grp_krnl_output_dist_id_Pipeline_VITIS_LOOP_1115_2_fu_338_output_id_1_out_ap_vld),
    .output_id_out(grp_krnl_output_dist_id_Pipeline_VITIS_LOOP_1115_2_fu_338_output_id_out),
    .output_id_out_ap_vld(grp_krnl_output_dist_id_Pipeline_VITIS_LOOP_1115_2_fu_338_output_id_out_ap_vld)
);
krnl_output_dist_id_krnl_output_dist_id_Pipeline_VITIS_LOOP_1120_3 grp_krnl_output_dist_id_Pipeline_VITIS_LOOP_1120_3_fu_354(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_krnl_output_dist_id_Pipeline_VITIS_LOOP_1120_3_fu_354_ap_start),
    .ap_done(grp_krnl_output_dist_id_Pipeline_VITIS_LOOP_1120_3_fu_354_ap_done),
    .ap_idle(grp_krnl_output_dist_id_Pipeline_VITIS_LOOP_1120_3_fu_354_ap_idle),
    .ap_ready(grp_krnl_output_dist_id_Pipeline_VITIS_LOOP_1120_3_fu_354_ap_ready),
    .output_knnId_write_resp_s_dout(output_knnId_write_resp_s_dout),
    .output_knnId_write_resp_s_empty_n(output_knnId_write_resp_s_empty_n),
    .output_knnId_write_resp_s_read(grp_krnl_output_dist_id_Pipeline_VITIS_LOOP_1120_3_fu_354_output_knnId_write_resp_s_read),
    .output_knnDist_write_resp_s_dout(output_knnDist_write_resp_s_dout),
    .output_knnDist_write_resp_s_empty_n(output_knnDist_write_resp_s_empty_n),
    .output_knnDist_write_resp_s_read(grp_krnl_output_dist_id_Pipeline_VITIS_LOOP_1120_3_fu_354_output_knnDist_write_resp_s_read),
    .output_knnDist_write_addr_s_din(grp_krnl_output_dist_id_Pipeline_VITIS_LOOP_1120_3_fu_354_output_knnDist_write_addr_s_din),
    .output_knnDist_write_addr_s_full_n(output_knnDist_write_addr_s_full_n),
    .output_knnDist_write_addr_s_write(grp_krnl_output_dist_id_Pipeline_VITIS_LOOP_1120_3_fu_354_output_knnDist_write_addr_s_write),
    .output_knnDist_write_data_din(grp_krnl_output_dist_id_Pipeline_VITIS_LOOP_1120_3_fu_354_output_knnDist_write_data_din),
    .output_knnDist_write_data_full_n(output_knnDist_write_data_full_n),
    .output_knnDist_write_data_write(grp_krnl_output_dist_id_Pipeline_VITIS_LOOP_1120_3_fu_354_output_knnDist_write_data_write),
    .output_knnDist_write_addr_offset_load(output_knnDist_write_addr_offset),
    .mux_case_018_reload(grp_krnl_output_dist_id_Pipeline_VITIS_LOOP_1109_1_fu_322_mux_case_018_out),
    .mux_case_122_reload(grp_krnl_output_dist_id_Pipeline_VITIS_LOOP_1109_1_fu_322_mux_case_122_out),
    .mux_case_226_reload(grp_krnl_output_dist_id_Pipeline_VITIS_LOOP_1109_1_fu_322_mux_case_226_out),
    .mux_case_330_reload(grp_krnl_output_dist_id_Pipeline_VITIS_LOOP_1109_1_fu_322_mux_case_330_out),
    .mux_case_434_reload(grp_krnl_output_dist_id_Pipeline_VITIS_LOOP_1109_1_fu_322_mux_case_434_out),
    .mux_case_538_reload(grp_krnl_output_dist_id_Pipeline_VITIS_LOOP_1109_1_fu_322_mux_case_538_out),
    .mux_case_642_reload(grp_krnl_output_dist_id_Pipeline_VITIS_LOOP_1109_1_fu_322_mux_case_642_out),
    .mux_case_746_reload(grp_krnl_output_dist_id_Pipeline_VITIS_LOOP_1109_1_fu_322_mux_case_746_out),
    .mux_case_850_reload(grp_krnl_output_dist_id_Pipeline_VITIS_LOOP_1109_1_fu_322_mux_case_850_out),
    .mux_case_954_reload(grp_krnl_output_dist_id_Pipeline_VITIS_LOOP_1109_1_fu_322_mux_case_954_out),
    .output_knnId_write_addr_s_din(grp_krnl_output_dist_id_Pipeline_VITIS_LOOP_1120_3_fu_354_output_knnId_write_addr_s_din),
    .output_knnId_write_addr_s_full_n(output_knnId_write_addr_s_full_n),
    .output_knnId_write_addr_s_write(grp_krnl_output_dist_id_Pipeline_VITIS_LOOP_1120_3_fu_354_output_knnId_write_addr_s_write),
    .output_knnId_write_data_din(grp_krnl_output_dist_id_Pipeline_VITIS_LOOP_1120_3_fu_354_output_knnId_write_data_din),
    .output_knnId_write_data_full_n(output_knnId_write_data_full_n),
    .output_knnId_write_data_write(grp_krnl_output_dist_id_Pipeline_VITIS_LOOP_1120_3_fu_354_output_knnId_write_data_write),
    .output_knnId_write_addr_offset_load(output_knnId_write_addr_offset),
    .output_id_reload(grp_krnl_output_dist_id_Pipeline_VITIS_LOOP_1115_2_fu_338_output_id_out),
    .output_id_1_reload(grp_krnl_output_dist_id_Pipeline_VITIS_LOOP_1115_2_fu_338_output_id_1_out),
    .output_id_2_reload(grp_krnl_output_dist_id_Pipeline_VITIS_LOOP_1115_2_fu_338_output_id_2_out),
    .output_id_3_reload(grp_krnl_output_dist_id_Pipeline_VITIS_LOOP_1115_2_fu_338_output_id_3_out),
    .output_id_4_reload(grp_krnl_output_dist_id_Pipeline_VITIS_LOOP_1115_2_fu_338_output_id_4_out),
    .output_id_5_reload(grp_krnl_output_dist_id_Pipeline_VITIS_LOOP_1115_2_fu_338_output_id_5_out),
    .output_id_6_reload(grp_krnl_output_dist_id_Pipeline_VITIS_LOOP_1115_2_fu_338_output_id_6_out),
    .output_id_7_reload(grp_krnl_output_dist_id_Pipeline_VITIS_LOOP_1115_2_fu_338_output_id_7_out),
    .output_id_8_reload(grp_krnl_output_dist_id_Pipeline_VITIS_LOOP_1115_2_fu_338_output_id_8_out),
    .output_id_9_reload(grp_krnl_output_dist_id_Pipeline_VITIS_LOOP_1115_2_fu_338_output_id_9_out)
);
always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end
always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_krnl_output_dist_id_Pipeline_VITIS_LOOP_1109_1_fu_322_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state2)) begin
            grp_krnl_output_dist_id_Pipeline_VITIS_LOOP_1109_1_fu_322_ap_start_reg <= 1'b1;
        end else if ((grp_krnl_output_dist_id_Pipeline_VITIS_LOOP_1109_1_fu_322_ap_ready == 1'b1)) begin
            grp_krnl_output_dist_id_Pipeline_VITIS_LOOP_1109_1_fu_322_ap_start_reg <= 1'b0;
        end
    end
end
always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_krnl_output_dist_id_Pipeline_VITIS_LOOP_1115_2_fu_338_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state5)) begin
            grp_krnl_output_dist_id_Pipeline_VITIS_LOOP_1115_2_fu_338_ap_start_reg <= 1'b1;
        end else if ((grp_krnl_output_dist_id_Pipeline_VITIS_LOOP_1115_2_fu_338_ap_ready == 1'b1)) begin
            grp_krnl_output_dist_id_Pipeline_VITIS_LOOP_1115_2_fu_338_ap_start_reg <= 1'b0;
        end
    end
end
always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_krnl_output_dist_id_Pipeline_VITIS_LOOP_1120_3_fu_354_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state8)) begin
            grp_krnl_output_dist_id_Pipeline_VITIS_LOOP_1120_3_fu_354_ap_start_reg <= 1'b1;
        end else if ((grp_krnl_output_dist_id_Pipeline_VITIS_LOOP_1120_3_fu_354_ap_ready == 1'b1)) begin
            grp_krnl_output_dist_id_Pipeline_VITIS_LOOP_1120_3_fu_354_ap_start_reg <= 1'b0;
        end
    end
end
always @ (*) begin
    if ((ap_start == 1'b0)) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end
assign ap_ST_fsm_state2_blk = 1'b0;
always @ (*) begin
    if ((grp_krnl_output_dist_id_Pipeline_VITIS_LOOP_1109_1_fu_322_ap_done == 1'b0)) begin
        ap_ST_fsm_state3_blk = 1'b1;
    end else begin
        ap_ST_fsm_state3_blk = 1'b0;
    end
end
assign ap_ST_fsm_state4_blk = 1'b0;
assign ap_ST_fsm_state5_blk = 1'b0;
always @ (*) begin
    if ((grp_krnl_output_dist_id_Pipeline_VITIS_LOOP_1115_2_fu_338_ap_done == 1'b0)) begin
        ap_ST_fsm_state6_blk = 1'b1;
    end else begin
        ap_ST_fsm_state6_blk = 1'b0;
    end
end
assign ap_ST_fsm_state7_blk = 1'b0;
assign ap_ST_fsm_state8_blk = 1'b0;
always @ (*) begin
    if ((grp_krnl_output_dist_id_Pipeline_VITIS_LOOP_1120_3_fu_354_ap_done == 1'b0)) begin
        ap_ST_fsm_state9_blk = 1'b1;
    end else begin
        ap_ST_fsm_state9_blk = 1'b0;
    end
end
always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state9) & (grp_krnl_output_dist_id_Pipeline_VITIS_LOOP_1120_3_fu_354_ap_done == 1'b1))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end
always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end
always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state9) & (grp_krnl_output_dist_id_Pipeline_VITIS_LOOP_1120_3_fu_354_ap_done == 1'b1))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end
always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        in_dist_s_read = grp_krnl_output_dist_id_Pipeline_VITIS_LOOP_1109_1_fu_322_in_dist_s_read;
    end else begin
        in_dist_s_read = 1'b0;
    end
end
always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        in_id_s_read = grp_krnl_output_dist_id_Pipeline_VITIS_LOOP_1115_2_fu_338_in_id_s_read;
    end else begin
        in_id_s_read = 1'b0;
    end
end
always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        output_knnDist_write_addr_s_write = grp_krnl_output_dist_id_Pipeline_VITIS_LOOP_1120_3_fu_354_output_knnDist_write_addr_s_write;
    end else begin
        output_knnDist_write_addr_s_write = 1'b0;
    end
end
always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        output_knnDist_write_data_write = grp_krnl_output_dist_id_Pipeline_VITIS_LOOP_1120_3_fu_354_output_knnDist_write_data_write;
    end else begin
        output_knnDist_write_data_write = 1'b0;
    end
end
always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        output_knnDist_write_resp_s_read = grp_krnl_output_dist_id_Pipeline_VITIS_LOOP_1120_3_fu_354_output_knnDist_write_resp_s_read;
    end else begin
        output_knnDist_write_resp_s_read = 1'b0;
    end
end
always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        output_knnId_write_addr_s_write = grp_krnl_output_dist_id_Pipeline_VITIS_LOOP_1120_3_fu_354_output_knnId_write_addr_s_write;
    end else begin
        output_knnId_write_addr_s_write = 1'b0;
    end
end
always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        output_knnId_write_data_write = grp_krnl_output_dist_id_Pipeline_VITIS_LOOP_1120_3_fu_354_output_knnId_write_data_write;
    end else begin
        output_knnId_write_data_write = 1'b0;
    end
end
always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        output_knnId_write_resp_s_read = grp_krnl_output_dist_id_Pipeline_VITIS_LOOP_1120_3_fu_354_output_knnId_write_resp_s_read;
    end else begin
        output_knnId_write_resp_s_read = 1'b0;
    end
end
always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            ap_NS_fsm = ap_ST_fsm_state3;
        end
        ap_ST_fsm_state3 : begin
            if (((1'b1 == ap_CS_fsm_state3) & (grp_krnl_output_dist_id_Pipeline_VITIS_LOOP_1109_1_fu_322_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state5;
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state6;
        end
        ap_ST_fsm_state6 : begin
            if (((1'b1 == ap_CS_fsm_state6) & (grp_krnl_output_dist_id_Pipeline_VITIS_LOOP_1115_2_fu_338_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_state8;
        end
        ap_ST_fsm_state8 : begin
            ap_NS_fsm = ap_ST_fsm_state9;
        end
        ap_ST_fsm_state9 : begin
            if (((1'b1 == ap_CS_fsm_state9) & (grp_krnl_output_dist_id_Pipeline_VITIS_LOOP_1120_3_fu_354_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state9;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end
assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];
assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];
assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];
assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];
assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];
assign ap_CS_fsm_state8 = ap_CS_fsm[32'd7];
assign ap_CS_fsm_state9 = ap_CS_fsm[32'd8];
always @ (*) begin
    ap_rst_n_inv = ~ap_rst_n;
end
assign grp_krnl_output_dist_id_Pipeline_VITIS_LOOP_1109_1_fu_322_ap_start = grp_krnl_output_dist_id_Pipeline_VITIS_LOOP_1109_1_fu_322_ap_start_reg;
assign grp_krnl_output_dist_id_Pipeline_VITIS_LOOP_1115_2_fu_338_ap_start = grp_krnl_output_dist_id_Pipeline_VITIS_LOOP_1115_2_fu_338_ap_start_reg;
assign grp_krnl_output_dist_id_Pipeline_VITIS_LOOP_1120_3_fu_354_ap_start = grp_krnl_output_dist_id_Pipeline_VITIS_LOOP_1120_3_fu_354_ap_start_reg;
assign in_dist_peek_read = 1'b0;
assign in_id_peek_read = 1'b0;
assign output_knnDist_read_addr_s_din = 64'd0;
assign output_knnDist_read_addr_s_write = 1'b0;
assign output_knnDist_read_data_peek_read = 1'b0;
assign output_knnDist_read_data_s_read = 1'b0;
assign output_knnDist_write_addr_s_din = grp_krnl_output_dist_id_Pipeline_VITIS_LOOP_1120_3_fu_354_output_knnDist_write_addr_s_din;
assign output_knnDist_write_data_din = grp_krnl_output_dist_id_Pipeline_VITIS_LOOP_1120_3_fu_354_output_knnDist_write_data_din;
assign output_knnDist_write_resp_peek_read = 1'b0;
assign output_knnId_read_addr_s_din = 64'd0;
assign output_knnId_read_addr_s_write = 1'b0;
assign output_knnId_read_data_peek_read = 1'b0;
assign output_knnId_read_data_s_read = 1'b0;
assign output_knnId_write_addr_s_din = grp_krnl_output_dist_id_Pipeline_VITIS_LOOP_1120_3_fu_354_output_knnId_write_addr_s_din;
assign output_knnId_write_data_din = grp_krnl_output_dist_id_Pipeline_VITIS_LOOP_1120_3_fu_354_output_knnId_write_data_din;
assign output_knnId_write_resp_peek_read = 1'b0;
endmodule