/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [19:0] _00_;
  reg [3:0] _01_;
  reg [32:0] _02_;
  wire [8:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire [9:0] celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire [3:0] celloutsig_0_18z;
  wire [4:0] celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire [22:0] celloutsig_0_22z;
  wire celloutsig_0_24z;
  wire [12:0] celloutsig_0_25z;
  wire celloutsig_0_27z;
  wire celloutsig_0_28z;
  wire celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire celloutsig_0_31z;
  wire celloutsig_0_37z;
  wire celloutsig_0_38z;
  wire celloutsig_0_3z;
  wire celloutsig_0_42z;
  wire [14:0] celloutsig_0_44z;
  wire celloutsig_0_49z;
  wire [9:0] celloutsig_0_4z;
  wire celloutsig_0_50z;
  wire [2:0] celloutsig_0_5z;
  wire celloutsig_0_61z;
  wire celloutsig_0_62z;
  wire celloutsig_0_6z;
  wire [14:0] celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire [2:0] celloutsig_1_0z;
  wire [12:0] celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire [8:0] celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire [3:0] celloutsig_1_15z;
  wire celloutsig_1_16z;
  wire [2:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [3:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [17:0] celloutsig_1_4z;
  wire [5:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire [12:0] celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_6z = !(celloutsig_0_1z ? celloutsig_0_1z : celloutsig_0_3z);
  assign celloutsig_1_7z = !(celloutsig_1_3z ? celloutsig_1_4z[14] : celloutsig_1_1z);
  assign celloutsig_1_9z = !(celloutsig_1_1z ? celloutsig_1_7z : celloutsig_1_1z);
  assign celloutsig_0_1z = !(celloutsig_0_0z[0] ? celloutsig_0_0z[3] : in_data[94]);
  assign celloutsig_0_3z = ~celloutsig_0_0z[6];
  assign celloutsig_0_49z = ~celloutsig_0_15z[2];
  assign celloutsig_1_11z = ~in_data[116];
  assign celloutsig_0_12z = ~celloutsig_0_10z;
  assign celloutsig_0_16z = ~celloutsig_0_15z[3];
  assign celloutsig_0_13z = ~celloutsig_0_1z;
  assign celloutsig_0_20z = ~celloutsig_0_5z[2];
  assign celloutsig_0_42z = in_data[37] | ~(celloutsig_0_37z);
  assign celloutsig_1_3z = in_data[162] | ~(in_data[184]);
  assign celloutsig_0_14z = celloutsig_0_10z | ~(celloutsig_0_13z);
  assign celloutsig_0_21z = celloutsig_0_9z | ~(celloutsig_0_12z);
  assign celloutsig_0_24z = celloutsig_0_22z[9] | ~(celloutsig_0_11z);
  assign celloutsig_0_29z = celloutsig_0_0z[7] | ~(celloutsig_0_12z);
  always_ff @(negedge clkin_data[0], negedge clkin_data[64])
    if (!clkin_data[64]) _00_ <= 20'h00000;
    else _00_ <= { celloutsig_1_4z[14:2], celloutsig_1_3z, celloutsig_1_0z, celloutsig_1_0z };
  always_ff @(posedge celloutsig_1_18z[0], posedge clkin_data[32])
    if (clkin_data[32]) _01_ <= 4'h0;
    else _01_ <= { celloutsig_0_21z, celloutsig_0_2z, celloutsig_0_8z, celloutsig_0_10z };
  always_ff @(negedge celloutsig_1_18z[0], negedge clkin_data[32])
    if (!clkin_data[32]) _02_ <= 33'h000000000;
    else _02_ <= { in_data[59:43], celloutsig_0_20z, celloutsig_0_25z, celloutsig_0_14z, celloutsig_0_2z };
  assign celloutsig_0_5z = celloutsig_0_0z[8:6] / { 1'h1, celloutsig_0_4z[6:5] };
  assign celloutsig_1_12z = { celloutsig_1_8z[11:4], celloutsig_1_11z } / { 1'h1, in_data[126:119] };
  assign celloutsig_1_18z = celloutsig_1_2z[2:0] / { 1'h1, celloutsig_1_16z, celloutsig_1_3z };
  assign celloutsig_0_15z = { celloutsig_0_7z[7:0], celloutsig_0_8z, celloutsig_0_1z } / { 1'h1, celloutsig_0_0z };
  assign celloutsig_0_18z = { celloutsig_0_15z[9], celloutsig_0_16z, celloutsig_0_3z, celloutsig_0_16z } / { 1'h1, celloutsig_0_5z };
  assign celloutsig_0_37z = celloutsig_0_22z[8:5] <= celloutsig_0_19z[4:1];
  assign celloutsig_0_62z = { celloutsig_0_7z[12:5], celloutsig_0_1z, celloutsig_0_24z } <= { _02_[18:16], celloutsig_0_16z, celloutsig_0_38z, celloutsig_0_28z, celloutsig_0_49z, celloutsig_0_8z, celloutsig_0_27z, celloutsig_0_42z };
  assign celloutsig_1_1z = { in_data[177:172], celloutsig_1_0z } <= in_data[151:143];
  assign celloutsig_1_16z = { _00_[9:3], celloutsig_1_15z } <= { celloutsig_1_4z[13:8], celloutsig_1_13z, celloutsig_1_7z, celloutsig_1_14z, celloutsig_1_9z, celloutsig_1_3z };
  assign celloutsig_1_19z = { celloutsig_1_2z[2:0], celloutsig_1_10z, celloutsig_1_2z } <= { celloutsig_1_4z[16:1], celloutsig_1_2z };
  assign celloutsig_0_11z = { celloutsig_0_9z, celloutsig_0_1z, celloutsig_0_5z, celloutsig_0_3z, celloutsig_0_8z } <= { celloutsig_0_4z[5:0], celloutsig_0_2z };
  assign celloutsig_0_2z = in_data[51:37] <= { in_data[79:78], celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_0z };
  assign celloutsig_0_8z = { in_data[13:9], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_6z, celloutsig_0_5z, celloutsig_0_1z } !== { in_data[84:59], celloutsig_0_5z };
  assign celloutsig_0_9z = { celloutsig_0_6z, celloutsig_0_4z, celloutsig_0_6z, celloutsig_0_0z, celloutsig_0_1z } !== { in_data[32:27], celloutsig_0_4z, celloutsig_0_3z, celloutsig_0_6z, celloutsig_0_6z, celloutsig_0_5z };
  assign celloutsig_0_10z = { celloutsig_0_4z[9:8], celloutsig_0_6z, celloutsig_0_5z } !== celloutsig_0_0z[6:1];
  assign celloutsig_0_27z = celloutsig_0_22z[18:0] !== { celloutsig_0_15z[4:1], celloutsig_0_9z, celloutsig_0_4z, celloutsig_0_3z, celloutsig_0_5z };
  assign celloutsig_0_28z = { celloutsig_0_7z[8:4], celloutsig_0_2z, celloutsig_0_12z } !== { in_data[80], celloutsig_0_16z, celloutsig_0_11z, celloutsig_0_1z, celloutsig_0_5z };
  assign celloutsig_0_0z = in_data[91:83] | in_data[57:49];
  assign celloutsig_0_44z = { celloutsig_0_22z[19:6], celloutsig_0_31z } | { celloutsig_0_29z, celloutsig_0_29z, celloutsig_0_6z, celloutsig_0_38z, celloutsig_0_9z, celloutsig_0_4z };
  assign celloutsig_0_4z = { celloutsig_0_0z, celloutsig_0_3z } | in_data[83:74];
  assign celloutsig_1_0z = in_data[104:102] | in_data[126:124];
  assign celloutsig_1_2z = { in_data[139], celloutsig_1_0z } | { in_data[179], celloutsig_1_0z };
  assign celloutsig_1_6z = { _00_[13:9], celloutsig_1_3z } | { in_data[174:170], celloutsig_1_1z };
  assign celloutsig_1_8z = { _00_[5:3], celloutsig_1_6z, celloutsig_1_7z, celloutsig_1_0z } | { celloutsig_1_0z, celloutsig_1_7z, celloutsig_1_0z, celloutsig_1_6z };
  assign celloutsig_1_15z = { celloutsig_1_4z[15:13], celloutsig_1_9z } | celloutsig_1_6z[4:1];
  assign celloutsig_0_19z = { celloutsig_0_0z[4], celloutsig_0_6z, celloutsig_0_14z, celloutsig_0_16z, celloutsig_0_9z } | { celloutsig_0_2z, celloutsig_0_14z, celloutsig_0_8z, celloutsig_0_8z, celloutsig_0_3z };
  assign celloutsig_0_38z = ~^ { celloutsig_0_24z, celloutsig_0_24z, celloutsig_0_29z, celloutsig_0_20z, celloutsig_0_19z };
  assign celloutsig_0_50z = ~^ { in_data[34], celloutsig_0_1z, celloutsig_0_29z, celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_21z };
  assign celloutsig_0_61z = ~^ { celloutsig_0_44z[0], celloutsig_0_24z, celloutsig_0_50z, celloutsig_0_13z };
  assign celloutsig_1_13z = ~^ celloutsig_1_12z[2:0];
  assign celloutsig_1_14z = ~^ celloutsig_1_4z[8:4];
  assign celloutsig_0_31z = ~^ { celloutsig_0_4z[4:3], celloutsig_0_3z, celloutsig_0_18z, celloutsig_0_0z, celloutsig_0_18z };
  assign celloutsig_1_4z = { in_data[167:160], celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_2z } - { in_data[152:145], celloutsig_1_1z, celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_2z };
  assign celloutsig_1_10z = { _00_[5:3], celloutsig_1_2z, celloutsig_1_6z } - { celloutsig_1_4z[14:8], celloutsig_1_6z };
  assign celloutsig_0_7z = in_data[38:24] - { in_data[70:59], celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_1z };
  assign celloutsig_0_22z = { celloutsig_0_4z[8:4], celloutsig_0_13z, celloutsig_0_16z, celloutsig_0_11z, celloutsig_0_7z } - { celloutsig_0_2z, celloutsig_0_15z, celloutsig_0_13z, celloutsig_0_5z, celloutsig_0_11z, celloutsig_0_6z, celloutsig_0_13z, celloutsig_0_10z, celloutsig_0_9z, celloutsig_0_2z, celloutsig_0_21z, celloutsig_0_2z };
  assign celloutsig_0_25z = { celloutsig_0_4z[9:3], celloutsig_0_14z, celloutsig_0_20z, _01_ } - { celloutsig_0_5z[1:0], celloutsig_0_11z, celloutsig_0_4z };
  assign { out_data[130:128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_61z, celloutsig_0_62z };
endmodule
