// Copyright (C) 2019  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and any partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details, at
// https://fpgasoftware.intel.com/eula.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition"

// DATE "07/20/2021 11:59:26"

// 
// Device: Altera EP4CE115F29C7 Package FBGA780
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module mipsProcessor (
	CLK,
	clock_in,
	clock_output,
	rst,
	out_ALU,
	Read_Data1,
	Read_Data2,
	Address_in_PC,
	Address_out_PC,
	Address_Add_PC,
	instruction,
	Read_Data_Mem,
	instruction_Left,
	RegWrite,
	MemWrite,
	MemRead);
input 	CLK;
output 	clock_in;
output 	clock_output;
input 	rst;
output 	[31:0] out_ALU;
output 	[31:0] Read_Data1;
output 	[31:0] Read_Data2;
output 	[31:0] Address_in_PC;
output 	[31:0] Address_out_PC;
output 	[31:0] Address_Add_PC;
output 	[31:0] instruction;
output 	[31:0] Read_Data_Mem;
output 	[31:0] instruction_Left;
output 	RegWrite;
output 	MemWrite;
output 	MemRead;

// Design Ports Information
// clock_in	=>  Location: PIN_R7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clock_output	=>  Location: PIN_R2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out_ALU[0]	=>  Location: PIN_B10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out_ALU[1]	=>  Location: PIN_H17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out_ALU[2]	=>  Location: PIN_H16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out_ALU[3]	=>  Location: PIN_B21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out_ALU[4]	=>  Location: PIN_E18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out_ALU[5]	=>  Location: PIN_G21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out_ALU[6]	=>  Location: PIN_E25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out_ALU[7]	=>  Location: PIN_B19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out_ALU[8]	=>  Location: PIN_B22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out_ALU[9]	=>  Location: PIN_B18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out_ALU[10]	=>  Location: PIN_H21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out_ALU[11]	=>  Location: PIN_A22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out_ALU[12]	=>  Location: PIN_G16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out_ALU[13]	=>  Location: PIN_J4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out_ALU[14]	=>  Location: PIN_A10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out_ALU[15]	=>  Location: PIN_G17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out_ALU[16]	=>  Location: PIN_C19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out_ALU[17]	=>  Location: PIN_D19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out_ALU[18]	=>  Location: PIN_J17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out_ALU[19]	=>  Location: PIN_F28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out_ALU[20]	=>  Location: PIN_C21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out_ALU[21]	=>  Location: PIN_E24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out_ALU[22]	=>  Location: PIN_A18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out_ALU[23]	=>  Location: PIN_G22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out_ALU[24]	=>  Location: PIN_H26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out_ALU[25]	=>  Location: PIN_F18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out_ALU[26]	=>  Location: PIN_C18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out_ALU[27]	=>  Location: PIN_C17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out_ALU[28]	=>  Location: PIN_A21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out_ALU[29]	=>  Location: PIN_D17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out_ALU[30]	=>  Location: PIN_G20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out_ALU[31]	=>  Location: PIN_F12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Read_Data1[0]	=>  Location: PIN_D13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Read_Data1[1]	=>  Location: PIN_J16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Read_Data1[2]	=>  Location: PIN_G14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Read_Data1[3]	=>  Location: PIN_F15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Read_Data1[4]	=>  Location: PIN_A19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Read_Data1[5]	=>  Location: PIN_B17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Read_Data1[6]	=>  Location: PIN_D20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Read_Data1[7]	=>  Location: PIN_D15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Read_Data1[8]	=>  Location: PIN_G18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Read_Data1[9]	=>  Location: PIN_E14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Read_Data1[10]	=>  Location: PIN_C13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Read_Data1[11]	=>  Location: PIN_J15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Read_Data1[12]	=>  Location: PIN_E15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Read_Data1[13]	=>  Location: PIN_A17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Read_Data1[14]	=>  Location: PIN_C12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Read_Data1[15]	=>  Location: PIN_J12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Read_Data1[16]	=>  Location: PIN_A11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Read_Data1[17]	=>  Location: PIN_D12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Read_Data1[18]	=>  Location: PIN_B11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Read_Data1[19]	=>  Location: PIN_C20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Read_Data1[20]	=>  Location: PIN_F14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Read_Data1[21]	=>  Location: PIN_H14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Read_Data1[22]	=>  Location: PIN_D14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Read_Data1[23]	=>  Location: PIN_H13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Read_Data1[24]	=>  Location: PIN_D18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Read_Data1[25]	=>  Location: PIN_C10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Read_Data1[26]	=>  Location: PIN_G13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Read_Data1[27]	=>  Location: PIN_C14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Read_Data1[28]	=>  Location: PIN_A12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Read_Data1[29]	=>  Location: PIN_J13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Read_Data1[30]	=>  Location: PIN_D10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Read_Data1[31]	=>  Location: PIN_J14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Read_Data2[0]	=>  Location: PIN_A6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Read_Data2[1]	=>  Location: PIN_F17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Read_Data2[2]	=>  Location: PIN_G19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Read_Data2[3]	=>  Location: PIN_F26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Read_Data2[4]	=>  Location: PIN_L21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Read_Data2[5]	=>  Location: PIN_C15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Read_Data2[6]	=>  Location: PIN_E19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Read_Data2[7]	=>  Location: PIN_G12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Read_Data2[8]	=>  Location: PIN_C22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Read_Data2[9]	=>  Location: PIN_E17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Read_Data2[10]	=>  Location: PIN_C23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Read_Data2[11]	=>  Location: PIN_E12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Read_Data2[12]	=>  Location: PIN_D16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Read_Data2[13]	=>  Location: PIN_AF15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Read_Data2[14]	=>  Location: PIN_AD15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Read_Data2[15]	=>  Location: PIN_H19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Read_Data2[16]	=>  Location: PIN_C24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Read_Data2[17]	=>  Location: PIN_D24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Read_Data2[18]	=>  Location: PIN_J19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Read_Data2[19]	=>  Location: PIN_H25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Read_Data2[20]	=>  Location: PIN_F19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Read_Data2[21]	=>  Location: PIN_F11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Read_Data2[22]	=>  Location: PIN_E11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Read_Data2[23]	=>  Location: PIN_D21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Read_Data2[24]	=>  Location: PIN_E28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Read_Data2[25]	=>  Location: PIN_C16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Read_Data2[26]	=>  Location: PIN_D28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Read_Data2[27]	=>  Location: PIN_AE16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Read_Data2[28]	=>  Location: PIN_K26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Read_Data2[29]	=>  Location: PIN_G15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Read_Data2[30]	=>  Location: PIN_A7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Read_Data2[31]	=>  Location: PIN_B7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Address_in_PC[0]	=>  Location: PIN_V21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Address_in_PC[1]	=>  Location: PIN_G10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Address_in_PC[2]	=>  Location: PIN_AE7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Address_in_PC[3]	=>  Location: PIN_AC10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Address_in_PC[4]	=>  Location: PIN_AD2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Address_in_PC[5]	=>  Location: PIN_V7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Address_in_PC[6]	=>  Location: PIN_AF11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Address_in_PC[7]	=>  Location: PIN_AA3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Address_in_PC[8]	=>  Location: PIN_AH7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Address_in_PC[9]	=>  Location: PIN_AC2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Address_in_PC[10]	=>  Location: PIN_AH10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Address_in_PC[11]	=>  Location: PIN_W8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Address_in_PC[12]	=>  Location: PIN_AC3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Address_in_PC[13]	=>  Location: PIN_AA8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Address_in_PC[14]	=>  Location: PIN_Y6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Address_in_PC[15]	=>  Location: PIN_AD4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Address_in_PC[16]	=>  Location: PIN_AG11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Address_in_PC[17]	=>  Location: PIN_Y5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Address_in_PC[18]	=>  Location: PIN_AG7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Address_in_PC[19]	=>  Location: PIN_V8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Address_in_PC[20]	=>  Location: PIN_AA5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Address_in_PC[21]	=>  Location: PIN_AA10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Address_in_PC[22]	=>  Location: PIN_AF9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Address_in_PC[23]	=>  Location: PIN_AB3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Address_in_PC[24]	=>  Location: PIN_AD5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Address_in_PC[25]	=>  Location: PIN_U5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Address_in_PC[26]	=>  Location: PIN_AE1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Address_in_PC[27]	=>  Location: PIN_AE10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Address_in_PC[28]	=>  Location: PIN_U8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Address_in_PC[29]	=>  Location: PIN_AE12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Address_in_PC[30]	=>  Location: PIN_AE8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Address_in_PC[31]	=>  Location: PIN_AF13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Address_out_PC[0]	=>  Location: PIN_G26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Address_out_PC[1]	=>  Location: PIN_C4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Address_out_PC[2]	=>  Location: PIN_AB13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Address_out_PC[3]	=>  Location: PIN_Y12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Address_out_PC[4]	=>  Location: PIN_AA14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Address_out_PC[5]	=>  Location: PIN_AA12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Address_out_PC[6]	=>  Location: PIN_AD14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Address_out_PC[7]	=>  Location: PIN_AC5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Address_out_PC[8]	=>  Location: PIN_AB6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Address_out_PC[9]	=>  Location: PIN_AB5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Address_out_PC[10]	=>  Location: PIN_AC4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Address_out_PC[11]	=>  Location: PIN_AE3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Address_out_PC[12]	=>  Location: PIN_AB4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Address_out_PC[13]	=>  Location: PIN_AG6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Address_out_PC[14]	=>  Location: PIN_AB9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Address_out_PC[15]	=>  Location: PIN_AH6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Address_out_PC[16]	=>  Location: PIN_AA7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Address_out_PC[17]	=>  Location: PIN_AE4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Address_out_PC[18]	=>  Location: PIN_Y10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Address_out_PC[19]	=>  Location: PIN_AH3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Address_out_PC[20]	=>  Location: PIN_AG4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Address_out_PC[21]	=>  Location: PIN_AC7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Address_out_PC[22]	=>  Location: PIN_AF6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Address_out_PC[23]	=>  Location: PIN_AF3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Address_out_PC[24]	=>  Location: PIN_AE5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Address_out_PC[25]	=>  Location: PIN_AD7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Address_out_PC[26]	=>  Location: PIN_AD8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Address_out_PC[27]	=>  Location: PIN_AF5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Address_out_PC[28]	=>  Location: PIN_AB8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Address_out_PC[29]	=>  Location: PIN_AH4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Address_out_PC[30]	=>  Location: PIN_AF2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Address_out_PC[31]	=>  Location: PIN_AG3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Address_Add_PC[0]	=>  Location: PIN_AB15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Address_Add_PC[1]	=>  Location: PIN_AC14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Address_Add_PC[2]	=>  Location: PIN_AF7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Address_Add_PC[3]	=>  Location: PIN_AB10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Address_Add_PC[4]	=>  Location: PIN_AD3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Address_Add_PC[5]	=>  Location: PIN_W4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Address_Add_PC[6]	=>  Location: PIN_AE11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Address_Add_PC[7]	=>  Location: PIN_AA4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Address_Add_PC[8]	=>  Location: PIN_AB7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Address_Add_PC[9]	=>  Location: PIN_Y3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Address_Add_PC[10]	=>  Location: PIN_AG10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Address_Add_PC[11]	=>  Location: PIN_Y7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Address_Add_PC[12]	=>  Location: PIN_AC1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Address_Add_PC[13]	=>  Location: PIN_AC8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Address_Add_PC[14]	=>  Location: PIN_W3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Address_Add_PC[15]	=>  Location: PIN_AF4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Address_Add_PC[16]	=>  Location: PIN_AB12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Address_Add_PC[17]	=>  Location: PIN_W7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Address_Add_PC[18]	=>  Location: PIN_AD10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Address_Add_PC[19]	=>  Location: PIN_V5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Address_Add_PC[20]	=>  Location: PIN_AA6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Address_Add_PC[21]	=>  Location: PIN_AG8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Address_Add_PC[22]	=>  Location: PIN_AH8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Address_Add_PC[23]	=>  Location: PIN_AD1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Address_Add_PC[24]	=>  Location: PIN_AE6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Address_Add_PC[25]	=>  Location: PIN_Y4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Address_Add_PC[26]	=>  Location: PIN_V6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Address_Add_PC[27]	=>  Location: PIN_AF10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Address_Add_PC[28]	=>  Location: PIN_AE2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Address_Add_PC[29]	=>  Location: PIN_AF12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Address_Add_PC[30]	=>  Location: PIN_AE9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Address_Add_PC[31]	=>  Location: PIN_AE13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instruction[0]	=>  Location: PIN_AG17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instruction[1]	=>  Location: PIN_D11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instruction[2]	=>  Location: PIN_B6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instruction[3]	=>  Location: PIN_AC22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instruction[4]	=>  Location: PIN_E5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instruction[5]	=>  Location: PIN_B23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instruction[6]	=>  Location: PIN_C25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instruction[7]	=>  Location: PIN_AB26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instruction[8]	=>  Location: PIN_AB24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instruction[9]	=>  Location: PIN_AB16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instruction[10]	=>  Location: PIN_D2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instruction[11]	=>  Location: PIN_D25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instruction[12]	=>  Location: PIN_A26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instruction[13]	=>  Location: PIN_U23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instruction[14]	=>  Location: PIN_AH26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instruction[15]	=>  Location: PIN_AG26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instruction[16]	=>  Location: PIN_E21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instruction[17]	=>  Location: PIN_A4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instruction[18]	=>  Location: PIN_AA21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instruction[19]	=>  Location: PIN_AE25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instruction[20]	=>  Location: PIN_L28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instruction[21]	=>  Location: PIN_G11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instruction[22]	=>  Location: PIN_Y14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instruction[23]	=>  Location: PIN_G6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instruction[24]	=>  Location: PIN_AA15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instruction[25]	=>  Location: PIN_R25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instruction[26]	=>  Location: PIN_AD25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instruction[27]	=>  Location: PIN_L7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instruction[28]	=>  Location: PIN_AC11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instruction[29]	=>  Location: PIN_H15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instruction[30]	=>  Location: PIN_Y13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instruction[31]	=>  Location: PIN_K2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Read_Data_Mem[0]	=>  Location: PIN_F5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Read_Data_Mem[1]	=>  Location: PIN_AB20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Read_Data_Mem[2]	=>  Location: PIN_T22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Read_Data_Mem[3]	=>  Location: PIN_U4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Read_Data_Mem[4]	=>  Location: PIN_F27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Read_Data_Mem[5]	=>  Location: PIN_AE17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Read_Data_Mem[6]	=>  Location: PIN_W26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Read_Data_Mem[7]	=>  Location: PIN_AG22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Read_Data_Mem[8]	=>  Location: PIN_J26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Read_Data_Mem[9]	=>  Location: PIN_AA16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Read_Data_Mem[10]	=>  Location: PIN_AG25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Read_Data_Mem[11]	=>  Location: PIN_AF17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Read_Data_Mem[12]	=>  Location: PIN_AH25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Read_Data_Mem[13]	=>  Location: PIN_N3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Read_Data_Mem[14]	=>  Location: PIN_R24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Read_Data_Mem[15]	=>  Location: PIN_D8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Read_Data_Mem[16]	=>  Location: PIN_AC24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Read_Data_Mem[17]	=>  Location: PIN_AE19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Read_Data_Mem[18]	=>  Location: PIN_W2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Read_Data_Mem[19]	=>  Location: PIN_C6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Read_Data_Mem[20]	=>  Location: PIN_H3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Read_Data_Mem[21]	=>  Location: PIN_V25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Read_Data_Mem[22]	=>  Location: PIN_E26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Read_Data_Mem[23]	=>  Location: PIN_D22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Read_Data_Mem[24]	=>  Location: PIN_AC12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Read_Data_Mem[25]	=>  Location: PIN_J5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Read_Data_Mem[26]	=>  Location: PIN_N25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Read_Data_Mem[27]	=>  Location: PIN_AC18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Read_Data_Mem[28]	=>  Location: PIN_G9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Read_Data_Mem[29]	=>  Location: PIN_H7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Read_Data_Mem[30]	=>  Location: PIN_AG23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Read_Data_Mem[31]	=>  Location: PIN_W28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instruction_Left[0]	=>  Location: PIN_B26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instruction_Left[1]	=>  Location: PIN_T21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instruction_Left[2]	=>  Location: PIN_AH17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instruction_Left[3]	=>  Location: PIN_D9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instruction_Left[4]	=>  Location: PIN_C9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instruction_Left[5]	=>  Location: PIN_AA13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instruction_Left[6]	=>  Location: PIN_AF19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instruction_Left[7]	=>  Location: PIN_A25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instruction_Left[8]	=>  Location: PIN_AD22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instruction_Left[9]	=>  Location: PIN_Y15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instruction_Left[10]	=>  Location: PIN_D23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instruction_Left[11]	=>  Location: PIN_D4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instruction_Left[12]	=>  Location: PIN_AH19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instruction_Left[13]	=>  Location: PIN_A23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instruction_Left[14]	=>  Location: PIN_F21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instruction_Left[15]	=>  Location: PIN_W25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instruction_Left[16]	=>  Location: PIN_Y19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instruction_Left[17]	=>  Location: PIN_V23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instruction_Left[18]	=>  Location: PIN_B25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instruction_Left[19]	=>  Location: PIN_AF25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instruction_Left[20]	=>  Location: PIN_AF22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instruction_Left[21]	=>  Location: PIN_H4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instruction_Left[22]	=>  Location: PIN_N21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instruction_Left[23]	=>  Location: PIN_H12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instruction_Left[24]	=>  Location: PIN_AA25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instruction_Left[25]	=>  Location: PIN_AG12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instruction_Left[26]	=>  Location: PIN_AA22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instruction_Left[27]	=>  Location: PIN_AF14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instruction_Left[28]	=>  Location: PIN_U7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instruction_Left[29]	=>  Location: PIN_AB11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instruction_Left[30]	=>  Location: PIN_AF8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instruction_Left[31]	=>  Location: PIN_AH11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RegWrite	=>  Location: PIN_AB27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MemWrite	=>  Location: PIN_G5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MemRead	=>  Location: PIN_D7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// CLK	=>  Location: PIN_R1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rst	=>  Location: PIN_J1,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \clock_in~output_o ;
wire \clock_output~output_o ;
wire \out_ALU[0]~output_o ;
wire \out_ALU[1]~output_o ;
wire \out_ALU[2]~output_o ;
wire \out_ALU[3]~output_o ;
wire \out_ALU[4]~output_o ;
wire \out_ALU[5]~output_o ;
wire \out_ALU[6]~output_o ;
wire \out_ALU[7]~output_o ;
wire \out_ALU[8]~output_o ;
wire \out_ALU[9]~output_o ;
wire \out_ALU[10]~output_o ;
wire \out_ALU[11]~output_o ;
wire \out_ALU[12]~output_o ;
wire \out_ALU[13]~output_o ;
wire \out_ALU[14]~output_o ;
wire \out_ALU[15]~output_o ;
wire \out_ALU[16]~output_o ;
wire \out_ALU[17]~output_o ;
wire \out_ALU[18]~output_o ;
wire \out_ALU[19]~output_o ;
wire \out_ALU[20]~output_o ;
wire \out_ALU[21]~output_o ;
wire \out_ALU[22]~output_o ;
wire \out_ALU[23]~output_o ;
wire \out_ALU[24]~output_o ;
wire \out_ALU[25]~output_o ;
wire \out_ALU[26]~output_o ;
wire \out_ALU[27]~output_o ;
wire \out_ALU[28]~output_o ;
wire \out_ALU[29]~output_o ;
wire \out_ALU[30]~output_o ;
wire \out_ALU[31]~output_o ;
wire \Read_Data1[0]~output_o ;
wire \Read_Data1[1]~output_o ;
wire \Read_Data1[2]~output_o ;
wire \Read_Data1[3]~output_o ;
wire \Read_Data1[4]~output_o ;
wire \Read_Data1[5]~output_o ;
wire \Read_Data1[6]~output_o ;
wire \Read_Data1[7]~output_o ;
wire \Read_Data1[8]~output_o ;
wire \Read_Data1[9]~output_o ;
wire \Read_Data1[10]~output_o ;
wire \Read_Data1[11]~output_o ;
wire \Read_Data1[12]~output_o ;
wire \Read_Data1[13]~output_o ;
wire \Read_Data1[14]~output_o ;
wire \Read_Data1[15]~output_o ;
wire \Read_Data1[16]~output_o ;
wire \Read_Data1[17]~output_o ;
wire \Read_Data1[18]~output_o ;
wire \Read_Data1[19]~output_o ;
wire \Read_Data1[20]~output_o ;
wire \Read_Data1[21]~output_o ;
wire \Read_Data1[22]~output_o ;
wire \Read_Data1[23]~output_o ;
wire \Read_Data1[24]~output_o ;
wire \Read_Data1[25]~output_o ;
wire \Read_Data1[26]~output_o ;
wire \Read_Data1[27]~output_o ;
wire \Read_Data1[28]~output_o ;
wire \Read_Data1[29]~output_o ;
wire \Read_Data1[30]~output_o ;
wire \Read_Data1[31]~output_o ;
wire \Read_Data2[0]~output_o ;
wire \Read_Data2[1]~output_o ;
wire \Read_Data2[2]~output_o ;
wire \Read_Data2[3]~output_o ;
wire \Read_Data2[4]~output_o ;
wire \Read_Data2[5]~output_o ;
wire \Read_Data2[6]~output_o ;
wire \Read_Data2[7]~output_o ;
wire \Read_Data2[8]~output_o ;
wire \Read_Data2[9]~output_o ;
wire \Read_Data2[10]~output_o ;
wire \Read_Data2[11]~output_o ;
wire \Read_Data2[12]~output_o ;
wire \Read_Data2[13]~output_o ;
wire \Read_Data2[14]~output_o ;
wire \Read_Data2[15]~output_o ;
wire \Read_Data2[16]~output_o ;
wire \Read_Data2[17]~output_o ;
wire \Read_Data2[18]~output_o ;
wire \Read_Data2[19]~output_o ;
wire \Read_Data2[20]~output_o ;
wire \Read_Data2[21]~output_o ;
wire \Read_Data2[22]~output_o ;
wire \Read_Data2[23]~output_o ;
wire \Read_Data2[24]~output_o ;
wire \Read_Data2[25]~output_o ;
wire \Read_Data2[26]~output_o ;
wire \Read_Data2[27]~output_o ;
wire \Read_Data2[28]~output_o ;
wire \Read_Data2[29]~output_o ;
wire \Read_Data2[30]~output_o ;
wire \Read_Data2[31]~output_o ;
wire \Address_in_PC[0]~output_o ;
wire \Address_in_PC[1]~output_o ;
wire \Address_in_PC[2]~output_o ;
wire \Address_in_PC[3]~output_o ;
wire \Address_in_PC[4]~output_o ;
wire \Address_in_PC[5]~output_o ;
wire \Address_in_PC[6]~output_o ;
wire \Address_in_PC[7]~output_o ;
wire \Address_in_PC[8]~output_o ;
wire \Address_in_PC[9]~output_o ;
wire \Address_in_PC[10]~output_o ;
wire \Address_in_PC[11]~output_o ;
wire \Address_in_PC[12]~output_o ;
wire \Address_in_PC[13]~output_o ;
wire \Address_in_PC[14]~output_o ;
wire \Address_in_PC[15]~output_o ;
wire \Address_in_PC[16]~output_o ;
wire \Address_in_PC[17]~output_o ;
wire \Address_in_PC[18]~output_o ;
wire \Address_in_PC[19]~output_o ;
wire \Address_in_PC[20]~output_o ;
wire \Address_in_PC[21]~output_o ;
wire \Address_in_PC[22]~output_o ;
wire \Address_in_PC[23]~output_o ;
wire \Address_in_PC[24]~output_o ;
wire \Address_in_PC[25]~output_o ;
wire \Address_in_PC[26]~output_o ;
wire \Address_in_PC[27]~output_o ;
wire \Address_in_PC[28]~output_o ;
wire \Address_in_PC[29]~output_o ;
wire \Address_in_PC[30]~output_o ;
wire \Address_in_PC[31]~output_o ;
wire \Address_out_PC[0]~output_o ;
wire \Address_out_PC[1]~output_o ;
wire \Address_out_PC[2]~output_o ;
wire \Address_out_PC[3]~output_o ;
wire \Address_out_PC[4]~output_o ;
wire \Address_out_PC[5]~output_o ;
wire \Address_out_PC[6]~output_o ;
wire \Address_out_PC[7]~output_o ;
wire \Address_out_PC[8]~output_o ;
wire \Address_out_PC[9]~output_o ;
wire \Address_out_PC[10]~output_o ;
wire \Address_out_PC[11]~output_o ;
wire \Address_out_PC[12]~output_o ;
wire \Address_out_PC[13]~output_o ;
wire \Address_out_PC[14]~output_o ;
wire \Address_out_PC[15]~output_o ;
wire \Address_out_PC[16]~output_o ;
wire \Address_out_PC[17]~output_o ;
wire \Address_out_PC[18]~output_o ;
wire \Address_out_PC[19]~output_o ;
wire \Address_out_PC[20]~output_o ;
wire \Address_out_PC[21]~output_o ;
wire \Address_out_PC[22]~output_o ;
wire \Address_out_PC[23]~output_o ;
wire \Address_out_PC[24]~output_o ;
wire \Address_out_PC[25]~output_o ;
wire \Address_out_PC[26]~output_o ;
wire \Address_out_PC[27]~output_o ;
wire \Address_out_PC[28]~output_o ;
wire \Address_out_PC[29]~output_o ;
wire \Address_out_PC[30]~output_o ;
wire \Address_out_PC[31]~output_o ;
wire \Address_Add_PC[0]~output_o ;
wire \Address_Add_PC[1]~output_o ;
wire \Address_Add_PC[2]~output_o ;
wire \Address_Add_PC[3]~output_o ;
wire \Address_Add_PC[4]~output_o ;
wire \Address_Add_PC[5]~output_o ;
wire \Address_Add_PC[6]~output_o ;
wire \Address_Add_PC[7]~output_o ;
wire \Address_Add_PC[8]~output_o ;
wire \Address_Add_PC[9]~output_o ;
wire \Address_Add_PC[10]~output_o ;
wire \Address_Add_PC[11]~output_o ;
wire \Address_Add_PC[12]~output_o ;
wire \Address_Add_PC[13]~output_o ;
wire \Address_Add_PC[14]~output_o ;
wire \Address_Add_PC[15]~output_o ;
wire \Address_Add_PC[16]~output_o ;
wire \Address_Add_PC[17]~output_o ;
wire \Address_Add_PC[18]~output_o ;
wire \Address_Add_PC[19]~output_o ;
wire \Address_Add_PC[20]~output_o ;
wire \Address_Add_PC[21]~output_o ;
wire \Address_Add_PC[22]~output_o ;
wire \Address_Add_PC[23]~output_o ;
wire \Address_Add_PC[24]~output_o ;
wire \Address_Add_PC[25]~output_o ;
wire \Address_Add_PC[26]~output_o ;
wire \Address_Add_PC[27]~output_o ;
wire \Address_Add_PC[28]~output_o ;
wire \Address_Add_PC[29]~output_o ;
wire \Address_Add_PC[30]~output_o ;
wire \Address_Add_PC[31]~output_o ;
wire \instruction[0]~output_o ;
wire \instruction[1]~output_o ;
wire \instruction[2]~output_o ;
wire \instruction[3]~output_o ;
wire \instruction[4]~output_o ;
wire \instruction[5]~output_o ;
wire \instruction[6]~output_o ;
wire \instruction[7]~output_o ;
wire \instruction[8]~output_o ;
wire \instruction[9]~output_o ;
wire \instruction[10]~output_o ;
wire \instruction[11]~output_o ;
wire \instruction[12]~output_o ;
wire \instruction[13]~output_o ;
wire \instruction[14]~output_o ;
wire \instruction[15]~output_o ;
wire \instruction[16]~output_o ;
wire \instruction[17]~output_o ;
wire \instruction[18]~output_o ;
wire \instruction[19]~output_o ;
wire \instruction[20]~output_o ;
wire \instruction[21]~output_o ;
wire \instruction[22]~output_o ;
wire \instruction[23]~output_o ;
wire \instruction[24]~output_o ;
wire \instruction[25]~output_o ;
wire \instruction[26]~output_o ;
wire \instruction[27]~output_o ;
wire \instruction[28]~output_o ;
wire \instruction[29]~output_o ;
wire \instruction[30]~output_o ;
wire \instruction[31]~output_o ;
wire \Read_Data_Mem[0]~output_o ;
wire \Read_Data_Mem[1]~output_o ;
wire \Read_Data_Mem[2]~output_o ;
wire \Read_Data_Mem[3]~output_o ;
wire \Read_Data_Mem[4]~output_o ;
wire \Read_Data_Mem[5]~output_o ;
wire \Read_Data_Mem[6]~output_o ;
wire \Read_Data_Mem[7]~output_o ;
wire \Read_Data_Mem[8]~output_o ;
wire \Read_Data_Mem[9]~output_o ;
wire \Read_Data_Mem[10]~output_o ;
wire \Read_Data_Mem[11]~output_o ;
wire \Read_Data_Mem[12]~output_o ;
wire \Read_Data_Mem[13]~output_o ;
wire \Read_Data_Mem[14]~output_o ;
wire \Read_Data_Mem[15]~output_o ;
wire \Read_Data_Mem[16]~output_o ;
wire \Read_Data_Mem[17]~output_o ;
wire \Read_Data_Mem[18]~output_o ;
wire \Read_Data_Mem[19]~output_o ;
wire \Read_Data_Mem[20]~output_o ;
wire \Read_Data_Mem[21]~output_o ;
wire \Read_Data_Mem[22]~output_o ;
wire \Read_Data_Mem[23]~output_o ;
wire \Read_Data_Mem[24]~output_o ;
wire \Read_Data_Mem[25]~output_o ;
wire \Read_Data_Mem[26]~output_o ;
wire \Read_Data_Mem[27]~output_o ;
wire \Read_Data_Mem[28]~output_o ;
wire \Read_Data_Mem[29]~output_o ;
wire \Read_Data_Mem[30]~output_o ;
wire \Read_Data_Mem[31]~output_o ;
wire \instruction_Left[0]~output_o ;
wire \instruction_Left[1]~output_o ;
wire \instruction_Left[2]~output_o ;
wire \instruction_Left[3]~output_o ;
wire \instruction_Left[4]~output_o ;
wire \instruction_Left[5]~output_o ;
wire \instruction_Left[6]~output_o ;
wire \instruction_Left[7]~output_o ;
wire \instruction_Left[8]~output_o ;
wire \instruction_Left[9]~output_o ;
wire \instruction_Left[10]~output_o ;
wire \instruction_Left[11]~output_o ;
wire \instruction_Left[12]~output_o ;
wire \instruction_Left[13]~output_o ;
wire \instruction_Left[14]~output_o ;
wire \instruction_Left[15]~output_o ;
wire \instruction_Left[16]~output_o ;
wire \instruction_Left[17]~output_o ;
wire \instruction_Left[18]~output_o ;
wire \instruction_Left[19]~output_o ;
wire \instruction_Left[20]~output_o ;
wire \instruction_Left[21]~output_o ;
wire \instruction_Left[22]~output_o ;
wire \instruction_Left[23]~output_o ;
wire \instruction_Left[24]~output_o ;
wire \instruction_Left[25]~output_o ;
wire \instruction_Left[26]~output_o ;
wire \instruction_Left[27]~output_o ;
wire \instruction_Left[28]~output_o ;
wire \instruction_Left[29]~output_o ;
wire \instruction_Left[30]~output_o ;
wire \instruction_Left[31]~output_o ;
wire \RegWrite~output_o ;
wire \MemWrite~output_o ;
wire \MemRead~output_o ;
wire \CLK~input_o ;
wire \rst~input_o ;
wire \clock|clk_output~0_combout ;
wire \clock|clk_output~feeder_combout ;
wire \clock|clk_output~q ;
wire \clock|clk_output~clkctrl_outclk ;
wire \NextAdress|n_adr[2]~0_combout ;
wire \program_counter|Address_out[2]~feeder_combout ;
wire \rst~inputclkctrl_outclk ;
wire \NextAdress|n_adr[2]~1 ;
wire \NextAdress|n_adr[3]~2_combout ;
wire \NextAdress|n_adr[3]~3 ;
wire \NextAdress|n_adr[4]~4_combout ;
wire \NextAdress|n_adr[4]~5 ;
wire \NextAdress|n_adr[5]~6_combout ;
wire \NextAdress|n_adr[5]~7 ;
wire \NextAdress|n_adr[6]~8_combout ;
wire \Instruction_memory|rom~2_combout ;
wire \Instruction_memory|rom~3_combout ;
wire \Instruction_memory|rom~0_combout ;
wire \Instruction_memory|rom~4_combout ;
wire \ALUc|Mux0~0_combout ;
wire \ALUc|WideOr1~0_combout ;
wire \comb_4|register_rtl_1_bypass[0]~feeder_combout ;
wire \Rgst|data_out[1]~1_combout ;
wire \Instruction_memory|rom~1_combout ;
wire \Rgst|data_out[0]~0_combout ;
wire \comb_4|register~0_combout ;
wire \~GND~combout ;
wire \ULA|Mux31~1_combout ;
wire \ULA|Mux30~0_combout ;
wire \comb_4|register_rtl_0_bypass[0]~feeder_combout ;
wire \Instruction_memory|rom~5_combout ;
wire \Instruction_memory|rom~6_combout ;
wire \comb_4|register~2_combout ;
wire \comb_4|register_rtl_1|auto_generated|ram_block1a31 ;
wire \Alu_in|data_out[31]~0_combout ;
wire \comb_4|register_rtl_0|auto_generated|ram_block1a31 ;
wire \ULA|result~82_combout ;
wire \comb_4|register~4_combout ;
wire \ULA|Add0~95_combout ;
wire \ULA|Add0~92_combout ;
wire \comb_4|register_rtl_0|auto_generated|ram_block1a30 ;
wire \comb_4|register~5_combout ;
wire \ULA|Add0~89_combout ;
wire \comb_4|register_rtl_0|auto_generated|ram_block1a29 ;
wire \comb_4|register~6_combout ;
wire \comb_4|register~7_combout ;
wire \comb_4|register_rtl_1|auto_generated|ram_block1a28 ;
wire \Alu_in|data_out[28]~3_combout ;
wire \ULA|Add0~86_combout ;
wire \comb_4|register_rtl_0|auto_generated|ram_block1a27 ;
wire \comb_4|register~8_combout ;
wire \comb_4|register~9_combout ;
wire \comb_4|register_rtl_1|auto_generated|ram_block1a26 ;
wire \Alu_in|data_out[26]~5_combout ;
wire \ULA|Add0~80_combout ;
wire \comb_4|register~10_combout ;
wire \comb_4|register_rtl_1|auto_generated|ram_block1a25 ;
wire \Alu_in|data_out[25]~6_combout ;
wire \ULA|Add0~77_combout ;
wire \comb_4|register_rtl_1|auto_generated|ram_block1a24 ;
wire \Alu_in|data_out[24]~7_combout ;
wire \ULA|Add0~74_combout ;
wire \comb_4|register~11_combout ;
wire \comb_4|register_rtl_1|auto_generated|ram_block1a23 ;
wire \Alu_in|data_out[23]~8_combout ;
wire \ULA|Add0~71_combout ;
wire \comb_4|register_rtl_0|auto_generated|ram_block1a22 ;
wire \comb_4|register~13_combout ;
wire \comb_4|register_rtl_1|auto_generated|ram_block1a21 ;
wire \Alu_in|data_out[21]~10_combout ;
wire \ULA|Add0~65_combout ;
wire \comb_4|register~14_combout ;
wire \comb_4|register_rtl_1|auto_generated|ram_block1a20 ;
wire \Alu_in|data_out[20]~11_combout ;
wire \ULA|Add0~62_combout ;
wire \comb_4|register~15_combout ;
wire \comb_4|register_rtl_1|auto_generated|ram_block1a19 ;
wire \Alu_in|data_out[19]~12_combout ;
wire \ULA|Add0~59_combout ;
wire \comb_4|register~16_combout ;
wire \comb_4|register_rtl_0|auto_generated|ram_block1a18 ;
wire \comb_4|register~17_combout ;
wire \ULA|Add0~56_combout ;
wire \ULA|Add0~53_combout ;
wire \comb_4|register_rtl_0|auto_generated|ram_block1a17 ;
wire \comb_4|register~18_combout ;
wire \comb_4|register~19_combout ;
wire \comb_4|register_rtl_1|auto_generated|ram_block1a16 ;
wire \Alu_in|data_out[16]~15_combout ;
wire \ULA|Add0~50_combout ;
wire \comb_4|register~20_combout ;
wire \comb_4|register_rtl_1|auto_generated|ram_block1a15 ;
wire \Alu_in|data_out[15]~16_combout ;
wire \ULA|Add0~47_combout ;
wire \comb_4|register_rtl_0|auto_generated|ram_block1a14 ;
wire \comb_4|register~21_combout ;
wire \comb_4|register_rtl_0|auto_generated|ram_block1a13 ;
wire \comb_4|register~22_combout ;
wire \ULA|Add0~38_combout ;
wire \comb_4|register_rtl_0|auto_generated|ram_block1a12 ;
wire \comb_4|register~23_combout ;
wire \comb_4|register_rtl_1|auto_generated|ram_block1a11 ;
wire \comb_4|register~26_combout ;
wire \ULA|Add0~35_combout ;
wire \comb_4|register~27_combout ;
wire \comb_4|register_rtl_1|auto_generated|ram_block1a10 ;
wire \Alu_in|data_out[10]~21_combout ;
wire \ULA|Add0~32_combout ;
wire \comb_4|register~28_combout ;
wire \comb_4|register_rtl_1|auto_generated|ram_block1a9 ;
wire \Alu_in|data_out[9]~22_combout ;
wire \ULA|Add0~29_combout ;
wire \comb_4|register_rtl_0|auto_generated|ram_block1a8 ;
wire \comb_4|register~29_combout ;
wire \comb_4|register_rtl_1|auto_generated|ram_block1a7 ;
wire \Alu_in|data_out[7]~24_combout ;
wire \ULA|Add0~23_combout ;
wire \ULA|Add0~20_combout ;
wire \comb_4|register_rtl_0|auto_generated|ram_block1a6 ;
wire \comb_4|register~31_combout ;
wire \ULA|Add0~17_combout ;
wire \comb_4|register_rtl_0|auto_generated|ram_block1a5 ;
wire \comb_4|register~32_combout ;
wire \comb_4|register_rtl_1|auto_generated|ram_block1a4 ;
wire \Alu_in|data_out[4]~27_combout ;
wire \ULA|Add0~14_combout ;
wire \comb_4|register~34_combout ;
wire \ULA|Add0~11_combout ;
wire \comb_4|register_rtl_0|auto_generated|ram_block1a3 ;
wire \comb_4|register~35_combout ;
wire \comb_4|register_rtl_0|auto_generated|ram_block1a2 ;
wire \comb_4|register~36_combout ;
wire \comb_4|register_rtl_0|auto_generated|ram_block1a1 ;
wire \comb_4|register~38_combout ;
wire \comb_4|register_rtl_0|auto_generated|ram_block1a0~portbdataout ;
wire \comb_4|register~3_combout ;
wire \ULA|Add0~2_cout ;
wire \ULA|Add0~4 ;
wire \ULA|Add0~7 ;
wire \ULA|Add0~10 ;
wire \ULA|Add0~13 ;
wire \ULA|Add0~16 ;
wire \ULA|Add0~19 ;
wire \ULA|Add0~22 ;
wire \ULA|Add0~25 ;
wire \ULA|Add0~28 ;
wire \ULA|Add0~31 ;
wire \ULA|Add0~34 ;
wire \ULA|Add0~37 ;
wire \ULA|Add0~40 ;
wire \ULA|Add0~43 ;
wire \ULA|Add0~46 ;
wire \ULA|Add0~49 ;
wire \ULA|Add0~52 ;
wire \ULA|Add0~55 ;
wire \ULA|Add0~58 ;
wire \ULA|Add0~61 ;
wire \ULA|Add0~64 ;
wire \ULA|Add0~67 ;
wire \ULA|Add0~70 ;
wire \ULA|Add0~73 ;
wire \ULA|Add0~76 ;
wire \ULA|Add0~79 ;
wire \ULA|Add0~82 ;
wire \ULA|Add0~85 ;
wire \ULA|Add0~88 ;
wire \ULA|Add0~91 ;
wire \ULA|Add0~94 ;
wire \ULA|Add0~96_combout ;
wire \ULA|Mux0~combout ;
wire \comb_4|register_rtl_1|auto_generated|ram_block1a30 ;
wire \Alu_in|data_out[30]~1_combout ;
wire \ULA|result~81_combout ;
wire \ULA|Add0~93_combout ;
wire \ULA|Mux1~combout ;
wire \comb_4|register_rtl_1|auto_generated|ram_block1a29 ;
wire \Alu_in|data_out[29]~2_combout ;
wire \ULA|result~80_combout ;
wire \ULA|Add0~90_combout ;
wire \ULA|Mux2~combout ;
wire \comb_4|register_rtl_0|auto_generated|ram_block1a28 ;
wire \ULA|result~79_combout ;
wire \ULA|Add0~87_combout ;
wire \ULA|Mux3~combout ;
wire \comb_4|register_rtl_1|auto_generated|ram_block1a27 ;
wire \Alu_in|data_out[27]~4_combout ;
wire \ULA|Add0~83_combout ;
wire \ULA|Add0~84_combout ;
wire \ULA|result~78_combout ;
wire \ULA|Mux4~combout ;
wire \comb_4|register_rtl_0|auto_generated|ram_block1a26 ;
wire \ULA|result~77_combout ;
wire \ULA|Add0~81_combout ;
wire \ULA|Mux5~combout ;
wire \comb_4|register_rtl_0|auto_generated|ram_block1a25 ;
wire \ULA|result~76_combout ;
wire \ULA|Add0~78_combout ;
wire \ULA|Mux6~combout ;
wire \comb_4|register_rtl_0|auto_generated|ram_block1a24 ;
wire \ULA|result~75_combout ;
wire \ULA|Add0~75_combout ;
wire \ULA|Mux7~combout ;
wire \comb_4|register_rtl_0|auto_generated|ram_block1a23 ;
wire \comb_4|register~12_combout ;
wire \ULA|Add0~72_combout ;
wire \ULA|result~74_combout ;
wire \ULA|Mux8~combout ;
wire \comb_4|register_rtl_1|auto_generated|ram_block1a22 ;
wire \Alu_in|data_out[22]~9_combout ;
wire \ULA|Add0~68_combout ;
wire \ULA|Add0~69_combout ;
wire \ULA|result~73_combout ;
wire \ULA|Mux9~combout ;
wire \comb_4|register_rtl_0|auto_generated|ram_block1a21 ;
wire \ULA|result~72_combout ;
wire \ULA|Add0~66_combout ;
wire \ULA|Mux10~combout ;
wire \comb_4|register_rtl_0|auto_generated|ram_block1a20 ;
wire \ULA|result~71_combout ;
wire \ULA|Add0~63_combout ;
wire \ULA|Mux11~combout ;
wire \comb_4|register_rtl_0|auto_generated|ram_block1a19 ;
wire \ULA|result~70_combout ;
wire \ULA|Add0~60_combout ;
wire \ULA|Mux12~combout ;
wire \comb_4|register_rtl_1|auto_generated|ram_block1a18 ;
wire \Alu_in|data_out[18]~13_combout ;
wire \ULA|result~69_combout ;
wire \ULA|Add0~57_combout ;
wire \ULA|Mux13~combout ;
wire \comb_4|register_rtl_1|auto_generated|ram_block1a17 ;
wire \Alu_in|data_out[17]~14_combout ;
wire \ULA|result~68_combout ;
wire \ULA|Add0~54_combout ;
wire \ULA|Mux14~combout ;
wire \comb_4|register_rtl_0|auto_generated|ram_block1a16 ;
wire \ULA|result~67_combout ;
wire \ULA|Add0~51_combout ;
wire \ULA|Mux15~combout ;
wire \comb_4|register_rtl_0|auto_generated|ram_block1a15 ;
wire \ULA|result~66_combout ;
wire \ULA|Add0~48_combout ;
wire \ULA|Mux16~combout ;
wire \comb_4|register_rtl_1|auto_generated|ram_block1a14 ;
wire \Alu_in|data_out[14]~17_combout ;
wire \ULA|Add0~44_combout ;
wire \ULA|Add0~45_combout ;
wire \ULA|result~65_combout ;
wire \ULA|Mux17~combout ;
wire \comb_4|register_rtl_1|auto_generated|ram_block1a13 ;
wire \Alu_in|data_out[13]~18_combout ;
wire \ULA|Add0~41_combout ;
wire \ULA|Add0~42_combout ;
wire \ULA|result~64_combout ;
wire \ULA|Mux18~combout ;
wire \comb_4|register_rtl_1|auto_generated|ram_block1a12 ;
wire \comb_4|register~24_combout ;
wire \ULA|result~56_combout ;
wire \ULA|Add0~39_combout ;
wire \ULA|Mux19~combout ;
wire \comb_4|register_rtl_0|auto_generated|ram_block1a11 ;
wire \comb_4|register~25_combout ;
wire \ULA|result~55_combout ;
wire \ULA|Add0~36_combout ;
wire \ULA|Mux20~combout ;
wire \comb_4|register_rtl_0|auto_generated|ram_block1a10 ;
wire \ULA|result~63_combout ;
wire \ULA|Add0~33_combout ;
wire \ULA|Mux21~combout ;
wire \comb_4|register_rtl_0|auto_generated|ram_block1a9 ;
wire \ULA|result~62_combout ;
wire \ULA|Add0~30_combout ;
wire \ULA|Mux22~combout ;
wire \comb_4|register_rtl_1|auto_generated|ram_block1a8 ;
wire \Alu_in|data_out[8]~23_combout ;
wire \ULA|Add0~26_combout ;
wire \ULA|Add0~27_combout ;
wire \ULA|result~61_combout ;
wire \ULA|Mux23~combout ;
wire \comb_4|register_rtl_0|auto_generated|ram_block1a7 ;
wire \comb_4|register~30_combout ;
wire \ULA|Add0~24_combout ;
wire \ULA|result~60_combout ;
wire \ULA|Mux24~combout ;
wire \comb_4|register_rtl_1|auto_generated|ram_block1a6 ;
wire \Alu_in|data_out[6]~25_combout ;
wire \ULA|result~59_combout ;
wire \ULA|Add0~21_combout ;
wire \ULA|Mux25~combout ;
wire \comb_4|register_rtl_1|auto_generated|ram_block1a5 ;
wire \comb_4|register~33_combout ;
wire \ULA|result~54_combout ;
wire \ULA|Add0~18_combout ;
wire \ULA|Mux26~combout ;
wire \comb_4|register_rtl_0|auto_generated|ram_block1a4 ;
wire \ULA|result~58_combout ;
wire \ULA|Add0~15_combout ;
wire \ULA|Mux27~combout ;
wire \comb_4|register_rtl_1|auto_generated|ram_block1a3 ;
wire \Alu_in|data_out[3]~28_combout ;
wire \ULA|result~57_combout ;
wire \ULA|Add0~12_combout ;
wire \ULA|Mux28~combout ;
wire \comb_4|register_rtl_1|auto_generated|ram_block1a2 ;
wire \comb_4|register~37_combout ;
wire \ULA|Add0~8_combout ;
wire \ULA|Add0~9_combout ;
wire \ULA|result~53_combout ;
wire \ULA|Mux29~combout ;
wire \comb_4|register_rtl_1|auto_generated|ram_block1a1 ;
wire \comb_4|register~39_combout ;
wire \ULA|Add0~5_combout ;
wire \ULA|Add0~6_combout ;
wire \ULA|result~52_combout ;
wire \ULA|Mux30~combout ;
wire \comb_4|register_rtl_1|auto_generated|ram_block1a0~portbdataout ;
wire \comb_4|register~1_combout ;
wire \ULA|Add0~0_combout ;
wire \ULA|Add0~3_combout ;
wire \Alu_in|data_out[12]~19_combout ;
wire \Alu_in|data_out[11]~20_combout ;
wire \Alu_in|data_out[5]~26_combout ;
wire \Alu_in|data_out[2]~29_combout ;
wire \Alu_in|data_out[1]~30_combout ;
wire \Alu_in|data_out[0]~31_combout ;
wire \ULA|LessThan1~1_cout ;
wire \ULA|LessThan1~3_cout ;
wire \ULA|LessThan1~5_cout ;
wire \ULA|LessThan1~7_cout ;
wire \ULA|LessThan1~9_cout ;
wire \ULA|LessThan1~11_cout ;
wire \ULA|LessThan1~13_cout ;
wire \ULA|LessThan1~15_cout ;
wire \ULA|LessThan1~17_cout ;
wire \ULA|LessThan1~19_cout ;
wire \ULA|LessThan1~21_cout ;
wire \ULA|LessThan1~23_cout ;
wire \ULA|LessThan1~25_cout ;
wire \ULA|LessThan1~27_cout ;
wire \ULA|LessThan1~29_cout ;
wire \ULA|LessThan1~31_cout ;
wire \ULA|LessThan1~33_cout ;
wire \ULA|LessThan1~35_cout ;
wire \ULA|LessThan1~37_cout ;
wire \ULA|LessThan1~39_cout ;
wire \ULA|LessThan1~41_cout ;
wire \ULA|LessThan1~43_cout ;
wire \ULA|LessThan1~45_cout ;
wire \ULA|LessThan1~47_cout ;
wire \ULA|LessThan1~49_cout ;
wire \ULA|LessThan1~51_cout ;
wire \ULA|LessThan1~53_cout ;
wire \ULA|LessThan1~55_cout ;
wire \ULA|LessThan1~57_cout ;
wire \ULA|LessThan1~59_cout ;
wire \ULA|LessThan1~61_cout ;
wire \ULA|LessThan1~62_combout ;
wire \ULA|Mux31~0_combout ;
wire \comb_4|register~40_combout ;
wire \comb_4|register~41_combout ;
wire \comb_4|register~42_combout ;
wire \comb_4|register~43_combout ;
wire \comb_4|register~44_combout ;
wire \comb_4|register~45_combout ;
wire \comb_4|register~46_combout ;
wire \comb_4|register~47_combout ;
wire \comb_4|register~48_combout ;
wire \comb_4|register~49_combout ;
wire \comb_4|register~50_combout ;
wire \comb_4|register~51_combout ;
wire \comb_4|register~52_combout ;
wire \comb_4|register~53_combout ;
wire \comb_4|register~54_combout ;
wire \comb_4|register~55_combout ;
wire \comb_4|register~56_combout ;
wire \comb_4|register~57_combout ;
wire \comb_4|register~58_combout ;
wire \comb_4|register~59_combout ;
wire \comb_4|register~60_combout ;
wire \comb_4|register~61_combout ;
wire \comb_4|register~62_combout ;
wire \comb_4|register~63_combout ;
wire \comb_4|register~64_combout ;
wire \comb_4|register~65_combout ;
wire \NextAdress|n_adr[6]~9 ;
wire \NextAdress|n_adr[7]~10_combout ;
wire \NextAdress|n_adr[7]~11 ;
wire \NextAdress|n_adr[8]~12_combout ;
wire \NextAdress|n_adr[8]~13 ;
wire \NextAdress|n_adr[9]~14_combout ;
wire \NextAdress|n_adr[9]~15 ;
wire \NextAdress|n_adr[10]~16_combout ;
wire \NextAdress|n_adr[10]~17 ;
wire \NextAdress|n_adr[11]~18_combout ;
wire \NextAdress|n_adr[11]~19 ;
wire \NextAdress|n_adr[12]~20_combout ;
wire \NextAdress|n_adr[12]~21 ;
wire \NextAdress|n_adr[13]~22_combout ;
wire \NextAdress|n_adr[13]~23 ;
wire \NextAdress|n_adr[14]~24_combout ;
wire \NextAdress|n_adr[14]~25 ;
wire \NextAdress|n_adr[15]~26_combout ;
wire \NextAdress|n_adr[15]~27 ;
wire \NextAdress|n_adr[16]~28_combout ;
wire \NextAdress|n_adr[16]~29 ;
wire \NextAdress|n_adr[17]~30_combout ;
wire \NextAdress|n_adr[17]~31 ;
wire \NextAdress|n_adr[18]~32_combout ;
wire \NextAdress|n_adr[18]~33 ;
wire \NextAdress|n_adr[19]~34_combout ;
wire \NextAdress|n_adr[19]~35 ;
wire \NextAdress|n_adr[20]~36_combout ;
wire \NextAdress|n_adr[20]~37 ;
wire \NextAdress|n_adr[21]~38_combout ;
wire \NextAdress|n_adr[21]~39 ;
wire \NextAdress|n_adr[22]~40_combout ;
wire \NextAdress|n_adr[22]~41 ;
wire \NextAdress|n_adr[23]~42_combout ;
wire \NextAdress|n_adr[23]~43 ;
wire \NextAdress|n_adr[24]~44_combout ;
wire \NextAdress|n_adr[24]~45 ;
wire \NextAdress|n_adr[25]~46_combout ;
wire \NextAdress|n_adr[25]~47 ;
wire \NextAdress|n_adr[26]~48_combout ;
wire \NextAdress|n_adr[26]~49 ;
wire \NextAdress|n_adr[27]~50_combout ;
wire \NextAdress|n_adr[27]~51 ;
wire \NextAdress|n_adr[28]~52_combout ;
wire \NextAdress|n_adr[28]~53 ;
wire \NextAdress|n_adr[29]~54_combout ;
wire \NextAdress|n_adr[29]~55 ;
wire \NextAdress|n_adr[30]~56_combout ;
wire \NextAdress|n_adr[30]~57 ;
wire \NextAdress|n_adr[31]~58_combout ;
wire [31:0] \Instruction_memory|q ;
wire [0:42] \comb_4|register_rtl_1_bypass ;
wire [31:0] \program_counter|Address_out ;
wire [0:42] \comb_4|register_rtl_0_bypass ;

wire [35:0] \comb_4|register_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;
wire [35:0] \comb_4|register_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;

assign \comb_4|register_rtl_1|auto_generated|ram_block1a0~portbdataout  = \comb_4|register_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];
assign \comb_4|register_rtl_1|auto_generated|ram_block1a1  = \comb_4|register_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [1];
assign \comb_4|register_rtl_1|auto_generated|ram_block1a2  = \comb_4|register_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [2];
assign \comb_4|register_rtl_1|auto_generated|ram_block1a3  = \comb_4|register_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [3];
assign \comb_4|register_rtl_1|auto_generated|ram_block1a4  = \comb_4|register_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [4];
assign \comb_4|register_rtl_1|auto_generated|ram_block1a5  = \comb_4|register_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [5];
assign \comb_4|register_rtl_1|auto_generated|ram_block1a6  = \comb_4|register_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [6];
assign \comb_4|register_rtl_1|auto_generated|ram_block1a7  = \comb_4|register_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [7];
assign \comb_4|register_rtl_1|auto_generated|ram_block1a8  = \comb_4|register_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [8];
assign \comb_4|register_rtl_1|auto_generated|ram_block1a9  = \comb_4|register_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [9];
assign \comb_4|register_rtl_1|auto_generated|ram_block1a10  = \comb_4|register_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [10];
assign \comb_4|register_rtl_1|auto_generated|ram_block1a11  = \comb_4|register_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [11];
assign \comb_4|register_rtl_1|auto_generated|ram_block1a12  = \comb_4|register_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [12];
assign \comb_4|register_rtl_1|auto_generated|ram_block1a13  = \comb_4|register_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [13];
assign \comb_4|register_rtl_1|auto_generated|ram_block1a14  = \comb_4|register_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [14];
assign \comb_4|register_rtl_1|auto_generated|ram_block1a15  = \comb_4|register_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [15];
assign \comb_4|register_rtl_1|auto_generated|ram_block1a16  = \comb_4|register_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [16];
assign \comb_4|register_rtl_1|auto_generated|ram_block1a17  = \comb_4|register_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [17];
assign \comb_4|register_rtl_1|auto_generated|ram_block1a18  = \comb_4|register_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [18];
assign \comb_4|register_rtl_1|auto_generated|ram_block1a19  = \comb_4|register_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [19];
assign \comb_4|register_rtl_1|auto_generated|ram_block1a20  = \comb_4|register_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [20];
assign \comb_4|register_rtl_1|auto_generated|ram_block1a21  = \comb_4|register_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [21];
assign \comb_4|register_rtl_1|auto_generated|ram_block1a22  = \comb_4|register_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [22];
assign \comb_4|register_rtl_1|auto_generated|ram_block1a23  = \comb_4|register_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [23];
assign \comb_4|register_rtl_1|auto_generated|ram_block1a24  = \comb_4|register_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [24];
assign \comb_4|register_rtl_1|auto_generated|ram_block1a25  = \comb_4|register_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [25];
assign \comb_4|register_rtl_1|auto_generated|ram_block1a26  = \comb_4|register_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [26];
assign \comb_4|register_rtl_1|auto_generated|ram_block1a27  = \comb_4|register_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [27];
assign \comb_4|register_rtl_1|auto_generated|ram_block1a28  = \comb_4|register_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [28];
assign \comb_4|register_rtl_1|auto_generated|ram_block1a29  = \comb_4|register_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [29];
assign \comb_4|register_rtl_1|auto_generated|ram_block1a30  = \comb_4|register_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [30];
assign \comb_4|register_rtl_1|auto_generated|ram_block1a31  = \comb_4|register_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [31];

assign \comb_4|register_rtl_0|auto_generated|ram_block1a0~portbdataout  = \comb_4|register_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];
assign \comb_4|register_rtl_0|auto_generated|ram_block1a1  = \comb_4|register_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [1];
assign \comb_4|register_rtl_0|auto_generated|ram_block1a2  = \comb_4|register_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [2];
assign \comb_4|register_rtl_0|auto_generated|ram_block1a3  = \comb_4|register_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [3];
assign \comb_4|register_rtl_0|auto_generated|ram_block1a4  = \comb_4|register_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [4];
assign \comb_4|register_rtl_0|auto_generated|ram_block1a5  = \comb_4|register_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [5];
assign \comb_4|register_rtl_0|auto_generated|ram_block1a6  = \comb_4|register_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [6];
assign \comb_4|register_rtl_0|auto_generated|ram_block1a7  = \comb_4|register_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [7];
assign \comb_4|register_rtl_0|auto_generated|ram_block1a8  = \comb_4|register_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [8];
assign \comb_4|register_rtl_0|auto_generated|ram_block1a9  = \comb_4|register_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [9];
assign \comb_4|register_rtl_0|auto_generated|ram_block1a10  = \comb_4|register_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [10];
assign \comb_4|register_rtl_0|auto_generated|ram_block1a11  = \comb_4|register_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [11];
assign \comb_4|register_rtl_0|auto_generated|ram_block1a12  = \comb_4|register_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [12];
assign \comb_4|register_rtl_0|auto_generated|ram_block1a13  = \comb_4|register_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [13];
assign \comb_4|register_rtl_0|auto_generated|ram_block1a14  = \comb_4|register_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [14];
assign \comb_4|register_rtl_0|auto_generated|ram_block1a15  = \comb_4|register_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [15];
assign \comb_4|register_rtl_0|auto_generated|ram_block1a16  = \comb_4|register_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [16];
assign \comb_4|register_rtl_0|auto_generated|ram_block1a17  = \comb_4|register_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [17];
assign \comb_4|register_rtl_0|auto_generated|ram_block1a18  = \comb_4|register_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [18];
assign \comb_4|register_rtl_0|auto_generated|ram_block1a19  = \comb_4|register_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [19];
assign \comb_4|register_rtl_0|auto_generated|ram_block1a20  = \comb_4|register_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [20];
assign \comb_4|register_rtl_0|auto_generated|ram_block1a21  = \comb_4|register_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [21];
assign \comb_4|register_rtl_0|auto_generated|ram_block1a22  = \comb_4|register_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [22];
assign \comb_4|register_rtl_0|auto_generated|ram_block1a23  = \comb_4|register_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [23];
assign \comb_4|register_rtl_0|auto_generated|ram_block1a24  = \comb_4|register_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [24];
assign \comb_4|register_rtl_0|auto_generated|ram_block1a25  = \comb_4|register_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [25];
assign \comb_4|register_rtl_0|auto_generated|ram_block1a26  = \comb_4|register_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [26];
assign \comb_4|register_rtl_0|auto_generated|ram_block1a27  = \comb_4|register_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [27];
assign \comb_4|register_rtl_0|auto_generated|ram_block1a28  = \comb_4|register_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [28];
assign \comb_4|register_rtl_0|auto_generated|ram_block1a29  = \comb_4|register_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [29];
assign \comb_4|register_rtl_0|auto_generated|ram_block1a30  = \comb_4|register_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [30];
assign \comb_4|register_rtl_0|auto_generated|ram_block1a31  = \comb_4|register_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [31];

hard_block auto_generated_inst(
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

// Location: IOOBUF_X0_Y35_N16
cycloneive_io_obuf \clock_in~output (
	.i(!\CLK~input_o ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\clock_in~output_o ),
	.obar());
// synopsys translate_off
defparam \clock_in~output .bus_hold = "false";
defparam \clock_in~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y35_N2
cycloneive_io_obuf \clock_output~output (
	.i(!\clock|clk_output~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\clock_output~output_o ),
	.obar());
// synopsys translate_off
defparam \clock_output~output .bus_hold = "false";
defparam \clock_output~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y73_N9
cycloneive_io_obuf \out_ALU[0]~output (
	.i(\ULA|Mux31~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out_ALU[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \out_ALU[0]~output .bus_hold = "false";
defparam \out_ALU[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y73_N9
cycloneive_io_obuf \out_ALU[1]~output (
	.i(\ULA|Mux30~combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out_ALU[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \out_ALU[1]~output .bus_hold = "false";
defparam \out_ALU[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y73_N23
cycloneive_io_obuf \out_ALU[2]~output (
	.i(\ULA|Mux29~combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out_ALU[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \out_ALU[2]~output .bus_hold = "false";
defparam \out_ALU[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X87_Y73_N2
cycloneive_io_obuf \out_ALU[3]~output (
	.i(\ULA|Mux28~combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out_ALU[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \out_ALU[3]~output .bus_hold = "false";
defparam \out_ALU[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X87_Y73_N9
cycloneive_io_obuf \out_ALU[4]~output (
	.i(\ULA|Mux27~combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out_ALU[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \out_ALU[4]~output .bus_hold = "false";
defparam \out_ALU[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y73_N23
cycloneive_io_obuf \out_ALU[5]~output (
	.i(\ULA|Mux26~combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out_ALU[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \out_ALU[5]~output .bus_hold = "false";
defparam \out_ALU[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y73_N2
cycloneive_io_obuf \out_ALU[6]~output (
	.i(\ULA|Mux25~combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out_ALU[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \out_ALU[6]~output .bus_hold = "false";
defparam \out_ALU[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X81_Y73_N23
cycloneive_io_obuf \out_ALU[7]~output (
	.i(\ULA|Mux24~combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out_ALU[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \out_ALU[7]~output .bus_hold = "false";
defparam \out_ALU[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y73_N16
cycloneive_io_obuf \out_ALU[8]~output (
	.i(\ULA|Mux23~combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out_ALU[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \out_ALU[8]~output .bus_hold = "false";
defparam \out_ALU[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X79_Y73_N9
cycloneive_io_obuf \out_ALU[9]~output (
	.i(\ULA|Mux22~combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out_ALU[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \out_ALU[9]~output .bus_hold = "false";
defparam \out_ALU[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y73_N16
cycloneive_io_obuf \out_ALU[10]~output (
	.i(\ULA|Mux21~combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out_ALU[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \out_ALU[10]~output .bus_hold = "false";
defparam \out_ALU[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y73_N9
cycloneive_io_obuf \out_ALU[11]~output (
	.i(\ULA|Mux20~combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out_ALU[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \out_ALU[11]~output .bus_hold = "false";
defparam \out_ALU[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y73_N2
cycloneive_io_obuf \out_ALU[12]~output (
	.i(\ULA|Mux19~combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out_ALU[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \out_ALU[12]~output .bus_hold = "false";
defparam \out_ALU[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y57_N16
cycloneive_io_obuf \out_ALU[13]~output (
	.i(\ULA|Mux18~combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out_ALU[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \out_ALU[13]~output .bus_hold = "false";
defparam \out_ALU[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y73_N2
cycloneive_io_obuf \out_ALU[14]~output (
	.i(\ULA|Mux17~combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out_ALU[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \out_ALU[14]~output .bus_hold = "false";
defparam \out_ALU[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y73_N23
cycloneive_io_obuf \out_ALU[15]~output (
	.i(\ULA|Mux16~combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out_ALU[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \out_ALU[15]~output .bus_hold = "false";
defparam \out_ALU[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y73_N9
cycloneive_io_obuf \out_ALU[16]~output (
	.i(\ULA|Mux15~combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out_ALU[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \out_ALU[16]~output .bus_hold = "false";
defparam \out_ALU[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y73_N16
cycloneive_io_obuf \out_ALU[17]~output (
	.i(\ULA|Mux14~combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out_ALU[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \out_ALU[17]~output .bus_hold = "false";
defparam \out_ALU[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y73_N2
cycloneive_io_obuf \out_ALU[18]~output (
	.i(\ULA|Mux13~combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out_ALU[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \out_ALU[18]~output .bus_hold = "false";
defparam \out_ALU[18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y56_N23
cycloneive_io_obuf \out_ALU[19]~output (
	.i(\ULA|Mux12~combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out_ALU[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \out_ALU[19]~output .bus_hold = "false";
defparam \out_ALU[19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X91_Y73_N16
cycloneive_io_obuf \out_ALU[20]~output (
	.i(\ULA|Mux11~combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out_ALU[20]~output_o ),
	.obar());
// synopsys translate_off
defparam \out_ALU[20]~output .bus_hold = "false";
defparam \out_ALU[20]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X85_Y73_N23
cycloneive_io_obuf \out_ALU[21]~output (
	.i(\ULA|Mux10~combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out_ALU[21]~output_o ),
	.obar());
// synopsys translate_off
defparam \out_ALU[21]~output .bus_hold = "false";
defparam \out_ALU[21]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X79_Y73_N2
cycloneive_io_obuf \out_ALU[22]~output (
	.i(\ULA|Mux9~combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out_ALU[22]~output_o ),
	.obar());
// synopsys translate_off
defparam \out_ALU[22]~output .bus_hold = "false";
defparam \out_ALU[22]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y73_N23
cycloneive_io_obuf \out_ALU[23]~output (
	.i(\ULA|Mux8~combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out_ALU[23]~output_o ),
	.obar());
// synopsys translate_off
defparam \out_ALU[23]~output .bus_hold = "false";
defparam \out_ALU[23]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y58_N23
cycloneive_io_obuf \out_ALU[24]~output (
	.i(\ULA|Mux7~combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out_ALU[24]~output_o ),
	.obar());
// synopsys translate_off
defparam \out_ALU[24]~output .bus_hold = "false";
defparam \out_ALU[24]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X87_Y73_N16
cycloneive_io_obuf \out_ALU[25]~output (
	.i(\ULA|Mux6~combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out_ALU[25]~output_o ),
	.obar());
// synopsys translate_off
defparam \out_ALU[25]~output .bus_hold = "false";
defparam \out_ALU[25]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X87_Y73_N23
cycloneive_io_obuf \out_ALU[26]~output (
	.i(\ULA|Mux5~combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out_ALU[26]~output_o ),
	.obar());
// synopsys translate_off
defparam \out_ALU[26]~output .bus_hold = "false";
defparam \out_ALU[26]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X81_Y73_N2
cycloneive_io_obuf \out_ALU[27]~output (
	.i(\ULA|Mux4~combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out_ALU[27]~output_o ),
	.obar());
// synopsys translate_off
defparam \out_ALU[27]~output .bus_hold = "false";
defparam \out_ALU[27]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y73_N23
cycloneive_io_obuf \out_ALU[28]~output (
	.i(\ULA|Mux3~combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out_ALU[28]~output_o ),
	.obar());
// synopsys translate_off
defparam \out_ALU[28]~output .bus_hold = "false";
defparam \out_ALU[28]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X81_Y73_N9
cycloneive_io_obuf \out_ALU[29]~output (
	.i(\ULA|Mux2~combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out_ALU[29]~output_o ),
	.obar());
// synopsys translate_off
defparam \out_ALU[29]~output .bus_hold = "false";
defparam \out_ALU[29]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y73_N16
cycloneive_io_obuf \out_ALU[30]~output (
	.i(\ULA|Mux1~combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out_ALU[30]~output_o ),
	.obar());
// synopsys translate_off
defparam \out_ALU[30]~output .bus_hold = "false";
defparam \out_ALU[30]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X33_Y73_N9
cycloneive_io_obuf \out_ALU[31]~output (
	.i(\ULA|Mux0~combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out_ALU[31]~output_o ),
	.obar());
// synopsys translate_off
defparam \out_ALU[31]~output .bus_hold = "false";
defparam \out_ALU[31]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y73_N9
cycloneive_io_obuf \Read_Data1[0]~output (
	.i(\comb_4|register~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Read_Data1[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \Read_Data1[0]~output .bus_hold = "false";
defparam \Read_Data1[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y73_N16
cycloneive_io_obuf \Read_Data1[1]~output (
	.i(\comb_4|register~38_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Read_Data1[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \Read_Data1[1]~output .bus_hold = "false";
defparam \Read_Data1[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X47_Y73_N16
cycloneive_io_obuf \Read_Data1[2]~output (
	.i(\comb_4|register~36_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Read_Data1[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \Read_Data1[2]~output .bus_hold = "false";
defparam \Read_Data1[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y73_N2
cycloneive_io_obuf \Read_Data1[3]~output (
	.i(\comb_4|register~35_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Read_Data1[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \Read_Data1[3]~output .bus_hold = "false";
defparam \Read_Data1[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X81_Y73_N16
cycloneive_io_obuf \Read_Data1[4]~output (
	.i(\comb_4|register~34_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Read_Data1[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \Read_Data1[4]~output .bus_hold = "false";
defparam \Read_Data1[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y73_N9
cycloneive_io_obuf \Read_Data1[5]~output (
	.i(\comb_4|register~32_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Read_Data1[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \Read_Data1[5]~output .bus_hold = "false";
defparam \Read_Data1[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X85_Y73_N16
cycloneive_io_obuf \Read_Data1[6]~output (
	.i(\comb_4|register~31_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Read_Data1[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \Read_Data1[6]~output .bus_hold = "false";
defparam \Read_Data1[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y73_N23
cycloneive_io_obuf \Read_Data1[7]~output (
	.i(\comb_4|register~30_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Read_Data1[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \Read_Data1[7]~output .bus_hold = "false";
defparam \Read_Data1[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y73_N23
cycloneive_io_obuf \Read_Data1[8]~output (
	.i(\comb_4|register~29_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Read_Data1[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \Read_Data1[8]~output .bus_hold = "false";
defparam \Read_Data1[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X45_Y73_N9
cycloneive_io_obuf \Read_Data1[9]~output (
	.i(\comb_4|register~28_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Read_Data1[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \Read_Data1[9]~output .bus_hold = "false";
defparam \Read_Data1[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y73_N2
cycloneive_io_obuf \Read_Data1[10]~output (
	.i(\comb_4|register~27_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Read_Data1[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \Read_Data1[10]~output .bus_hold = "false";
defparam \Read_Data1[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y73_N23
cycloneive_io_obuf \Read_Data1[11]~output (
	.i(\comb_4|register~25_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Read_Data1[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \Read_Data1[11]~output .bus_hold = "false";
defparam \Read_Data1[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y73_N9
cycloneive_io_obuf \Read_Data1[12]~output (
	.i(\comb_4|register~23_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Read_Data1[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \Read_Data1[12]~output .bus_hold = "false";
defparam \Read_Data1[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y73_N2
cycloneive_io_obuf \Read_Data1[13]~output (
	.i(\comb_4|register~22_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Read_Data1[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \Read_Data1[13]~output .bus_hold = "false";
defparam \Read_Data1[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y73_N16
cycloneive_io_obuf \Read_Data1[14]~output (
	.i(\comb_4|register~21_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Read_Data1[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \Read_Data1[14]~output .bus_hold = "false";
defparam \Read_Data1[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y73_N9
cycloneive_io_obuf \Read_Data1[15]~output (
	.i(\comb_4|register~20_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Read_Data1[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \Read_Data1[15]~output .bus_hold = "false";
defparam \Read_Data1[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X42_Y73_N2
cycloneive_io_obuf \Read_Data1[16]~output (
	.i(\comb_4|register~19_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Read_Data1[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \Read_Data1[16]~output .bus_hold = "false";
defparam \Read_Data1[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y73_N23
cycloneive_io_obuf \Read_Data1[17]~output (
	.i(\comb_4|register~18_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Read_Data1[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \Read_Data1[17]~output .bus_hold = "false";
defparam \Read_Data1[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X42_Y73_N9
cycloneive_io_obuf \Read_Data1[18]~output (
	.i(\comb_4|register~17_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Read_Data1[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \Read_Data1[18]~output .bus_hold = "false";
defparam \Read_Data1[18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X85_Y73_N9
cycloneive_io_obuf \Read_Data1[19]~output (
	.i(\comb_4|register~16_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Read_Data1[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \Read_Data1[19]~output .bus_hold = "false";
defparam \Read_Data1[19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X45_Y73_N2
cycloneive_io_obuf \Read_Data1[20]~output (
	.i(\comb_4|register~15_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Read_Data1[20]~output_o ),
	.obar());
// synopsys translate_off
defparam \Read_Data1[20]~output .bus_hold = "false";
defparam \Read_Data1[20]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X49_Y73_N16
cycloneive_io_obuf \Read_Data1[21]~output (
	.i(\comb_4|register~14_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Read_Data1[21]~output_o ),
	.obar());
// synopsys translate_off
defparam \Read_Data1[21]~output .bus_hold = "false";
defparam \Read_Data1[21]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y73_N9
cycloneive_io_obuf \Read_Data1[22]~output (
	.i(\comb_4|register~13_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Read_Data1[22]~output_o ),
	.obar());
// synopsys translate_off
defparam \Read_Data1[22]~output .bus_hold = "false";
defparam \Read_Data1[22]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y73_N23
cycloneive_io_obuf \Read_Data1[23]~output (
	.i(\comb_4|register~12_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Read_Data1[23]~output_o ),
	.obar());
// synopsys translate_off
defparam \Read_Data1[23]~output .bus_hold = "false";
defparam \Read_Data1[23]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X85_Y73_N2
cycloneive_io_obuf \Read_Data1[24]~output (
	.i(\comb_4|register~11_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Read_Data1[24]~output_o ),
	.obar());
// synopsys translate_off
defparam \Read_Data1[24]~output .bus_hold = "false";
defparam \Read_Data1[24]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X35_Y73_N16
cycloneive_io_obuf \Read_Data1[25]~output (
	.i(\comb_4|register~10_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Read_Data1[25]~output_o ),
	.obar());
// synopsys translate_off
defparam \Read_Data1[25]~output .bus_hold = "false";
defparam \Read_Data1[25]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y73_N16
cycloneive_io_obuf \Read_Data1[26]~output (
	.i(\comb_4|register~9_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Read_Data1[26]~output_o ),
	.obar());
// synopsys translate_off
defparam \Read_Data1[26]~output .bus_hold = "false";
defparam \Read_Data1[26]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y73_N2
cycloneive_io_obuf \Read_Data1[27]~output (
	.i(\comb_4|register~8_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Read_Data1[27]~output_o ),
	.obar());
// synopsys translate_off
defparam \Read_Data1[27]~output .bus_hold = "false";
defparam \Read_Data1[27]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X47_Y73_N2
cycloneive_io_obuf \Read_Data1[28]~output (
	.i(\comb_4|register~7_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Read_Data1[28]~output_o ),
	.obar());
// synopsys translate_off
defparam \Read_Data1[28]~output .bus_hold = "false";
defparam \Read_Data1[28]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y73_N2
cycloneive_io_obuf \Read_Data1[29]~output (
	.i(\comb_4|register~6_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Read_Data1[29]~output_o ),
	.obar());
// synopsys translate_off
defparam \Read_Data1[29]~output .bus_hold = "false";
defparam \Read_Data1[29]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X35_Y73_N23
cycloneive_io_obuf \Read_Data1[30]~output (
	.i(\comb_4|register~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Read_Data1[30]~output_o ),
	.obar());
// synopsys translate_off
defparam \Read_Data1[30]~output .bus_hold = "false";
defparam \Read_Data1[30]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X49_Y73_N23
cycloneive_io_obuf \Read_Data1[31]~output (
	.i(\comb_4|register~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Read_Data1[31]~output_o ),
	.obar());
// synopsys translate_off
defparam \Read_Data1[31]~output .bus_hold = "false";
defparam \Read_Data1[31]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X27_Y73_N16
cycloneive_io_obuf \Read_Data2[0]~output (
	.i(\comb_4|register~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Read_Data2[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \Read_Data2[0]~output .bus_hold = "false";
defparam \Read_Data2[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y73_N16
cycloneive_io_obuf \Read_Data2[1]~output (
	.i(\comb_4|register~39_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Read_Data2[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \Read_Data2[1]~output .bus_hold = "false";
defparam \Read_Data2[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y73_N16
cycloneive_io_obuf \Read_Data2[2]~output (
	.i(\comb_4|register~37_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Read_Data2[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \Read_Data2[2]~output .bus_hold = "false";
defparam \Read_Data2[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y59_N16
cycloneive_io_obuf \Read_Data2[3]~output (
	.i(\comb_4|register~40_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Read_Data2[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \Read_Data2[3]~output .bus_hold = "false";
defparam \Read_Data2[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y62_N9
cycloneive_io_obuf \Read_Data2[4]~output (
	.i(\comb_4|register~41_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Read_Data2[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \Read_Data2[4]~output .bus_hold = "false";
defparam \Read_Data2[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y73_N16
cycloneive_io_obuf \Read_Data2[5]~output (
	.i(\comb_4|register~33_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Read_Data2[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \Read_Data2[5]~output .bus_hold = "false";
defparam \Read_Data2[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X94_Y73_N9
cycloneive_io_obuf \Read_Data2[6]~output (
	.i(\comb_4|register~42_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Read_Data2[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \Read_Data2[6]~output .bus_hold = "false";
defparam \Read_Data2[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X27_Y73_N9
cycloneive_io_obuf \Read_Data2[7]~output (
	.i(\comb_4|register~43_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Read_Data2[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \Read_Data2[7]~output .bus_hold = "false";
defparam \Read_Data2[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X96_Y73_N16
cycloneive_io_obuf \Read_Data2[8]~output (
	.i(\comb_4|register~44_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Read_Data2[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \Read_Data2[8]~output .bus_hold = "false";
defparam \Read_Data2[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y73_N23
cycloneive_io_obuf \Read_Data2[9]~output (
	.i(\comb_4|register~45_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Read_Data2[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \Read_Data2[9]~output .bus_hold = "false";
defparam \Read_Data2[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X100_Y73_N23
cycloneive_io_obuf \Read_Data2[10]~output (
	.i(\comb_4|register~46_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Read_Data2[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \Read_Data2[10]~output .bus_hold = "false";
defparam \Read_Data2[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X33_Y73_N2
cycloneive_io_obuf \Read_Data2[11]~output (
	.i(\comb_4|register~26_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Read_Data2[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \Read_Data2[11]~output .bus_hold = "false";
defparam \Read_Data2[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y73_N23
cycloneive_io_obuf \Read_Data2[12]~output (
	.i(\comb_4|register~24_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Read_Data2[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \Read_Data2[12]~output .bus_hold = "false";
defparam \Read_Data2[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N2
cycloneive_io_obuf \Read_Data2[13]~output (
	.i(\comb_4|register~47_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Read_Data2[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \Read_Data2[13]~output .bus_hold = "false";
defparam \Read_Data2[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N16
cycloneive_io_obuf \Read_Data2[14]~output (
	.i(\comb_4|register~48_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Read_Data2[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \Read_Data2[14]~output .bus_hold = "false";
defparam \Read_Data2[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y73_N2
cycloneive_io_obuf \Read_Data2[15]~output (
	.i(\comb_4|register~49_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Read_Data2[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \Read_Data2[15]~output .bus_hold = "false";
defparam \Read_Data2[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X98_Y73_N16
cycloneive_io_obuf \Read_Data2[16]~output (
	.i(\comb_4|register~50_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Read_Data2[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \Read_Data2[16]~output .bus_hold = "false";
defparam \Read_Data2[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X98_Y73_N23
cycloneive_io_obuf \Read_Data2[17]~output (
	.i(\comb_4|register~51_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Read_Data2[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \Read_Data2[17]~output .bus_hold = "false";
defparam \Read_Data2[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y73_N9
cycloneive_io_obuf \Read_Data2[18]~output (
	.i(\comb_4|register~52_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Read_Data2[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \Read_Data2[18]~output .bus_hold = "false";
defparam \Read_Data2[18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y58_N16
cycloneive_io_obuf \Read_Data2[19]~output (
	.i(\comb_4|register~53_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Read_Data2[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \Read_Data2[19]~output .bus_hold = "false";
defparam \Read_Data2[19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X94_Y73_N2
cycloneive_io_obuf \Read_Data2[20]~output (
	.i(\comb_4|register~54_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Read_Data2[20]~output_o ),
	.obar());
// synopsys translate_off
defparam \Read_Data2[20]~output .bus_hold = "false";
defparam \Read_Data2[20]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y73_N9
cycloneive_io_obuf \Read_Data2[21]~output (
	.i(\comb_4|register~55_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Read_Data2[21]~output_o ),
	.obar());
// synopsys translate_off
defparam \Read_Data2[21]~output .bus_hold = "false";
defparam \Read_Data2[21]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y73_N2
cycloneive_io_obuf \Read_Data2[22]~output (
	.i(\comb_4|register~56_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Read_Data2[22]~output_o ),
	.obar());
// synopsys translate_off
defparam \Read_Data2[22]~output .bus_hold = "false";
defparam \Read_Data2[22]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X96_Y73_N23
cycloneive_io_obuf \Read_Data2[23]~output (
	.i(\comb_4|register~57_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Read_Data2[23]~output_o ),
	.obar());
// synopsys translate_off
defparam \Read_Data2[23]~output .bus_hold = "false";
defparam \Read_Data2[23]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y57_N23
cycloneive_io_obuf \Read_Data2[24]~output (
	.i(\comb_4|register~58_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Read_Data2[24]~output_o ),
	.obar());
// synopsys translate_off
defparam \Read_Data2[24]~output .bus_hold = "false";
defparam \Read_Data2[24]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y73_N16
cycloneive_io_obuf \Read_Data2[25]~output (
	.i(\comb_4|register~59_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Read_Data2[25]~output_o ),
	.obar());
// synopsys translate_off
defparam \Read_Data2[25]~output .bus_hold = "false";
defparam \Read_Data2[25]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y60_N16
cycloneive_io_obuf \Read_Data2[26]~output (
	.i(\comb_4|register~60_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Read_Data2[26]~output_o ),
	.obar());
// synopsys translate_off
defparam \Read_Data2[26]~output .bus_hold = "false";
defparam \Read_Data2[26]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y0_N23
cycloneive_io_obuf \Read_Data2[27]~output (
	.i(\comb_4|register~61_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Read_Data2[27]~output_o ),
	.obar());
// synopsys translate_off
defparam \Read_Data2[27]~output .bus_hold = "false";
defparam \Read_Data2[27]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y55_N23
cycloneive_io_obuf \Read_Data2[28]~output (
	.i(\comb_4|register~62_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Read_Data2[28]~output_o ),
	.obar());
// synopsys translate_off
defparam \Read_Data2[28]~output .bus_hold = "false";
defparam \Read_Data2[28]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y73_N9
cycloneive_io_obuf \Read_Data2[29]~output (
	.i(\comb_4|register~63_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Read_Data2[29]~output_o ),
	.obar());
// synopsys translate_off
defparam \Read_Data2[29]~output .bus_hold = "false";
defparam \Read_Data2[29]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X29_Y73_N2
cycloneive_io_obuf \Read_Data2[30]~output (
	.i(\comb_4|register~64_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Read_Data2[30]~output_o ),
	.obar());
// synopsys translate_off
defparam \Read_Data2[30]~output .bus_hold = "false";
defparam \Read_Data2[30]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X29_Y73_N9
cycloneive_io_obuf \Read_Data2[31]~output (
	.i(\comb_4|register~65_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Read_Data2[31]~output_o ),
	.obar());
// synopsys translate_off
defparam \Read_Data2[31]~output .bus_hold = "false";
defparam \Read_Data2[31]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y25_N16
cycloneive_io_obuf \Address_in_PC[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Address_in_PC[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \Address_in_PC[0]~output .bus_hold = "false";
defparam \Address_in_PC[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y73_N9
cycloneive_io_obuf \Address_in_PC[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Address_in_PC[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \Address_in_PC[1]~output .bus_hold = "false";
defparam \Address_in_PC[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y0_N16
cycloneive_io_obuf \Address_in_PC[2]~output (
	.i(\NextAdress|n_adr[2]~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Address_in_PC[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \Address_in_PC[2]~output .bus_hold = "false";
defparam \Address_in_PC[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N2
cycloneive_io_obuf \Address_in_PC[3]~output (
	.i(\NextAdress|n_adr[3]~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Address_in_PC[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \Address_in_PC[3]~output .bus_hold = "false";
defparam \Address_in_PC[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y22_N23
cycloneive_io_obuf \Address_in_PC[4]~output (
	.i(\NextAdress|n_adr[4]~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Address_in_PC[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \Address_in_PC[4]~output .bus_hold = "false";
defparam \Address_in_PC[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y14_N2
cycloneive_io_obuf \Address_in_PC[5]~output (
	.i(\NextAdress|n_adr[5]~6_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Address_in_PC[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \Address_in_PC[5]~output .bus_hold = "false";
defparam \Address_in_PC[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X35_Y0_N16
cycloneive_io_obuf \Address_in_PC[6]~output (
	.i(\NextAdress|n_adr[6]~8_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Address_in_PC[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \Address_in_PC[6]~output .bus_hold = "false";
defparam \Address_in_PC[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y19_N9
cycloneive_io_obuf \Address_in_PC[7]~output (
	.i(\NextAdress|n_adr[7]~10_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Address_in_PC[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \Address_in_PC[7]~output .bus_hold = "false";
defparam \Address_in_PC[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N9
cycloneive_io_obuf \Address_in_PC[8]~output (
	.i(\NextAdress|n_adr[8]~12_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Address_in_PC[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \Address_in_PC[8]~output .bus_hold = "false";
defparam \Address_in_PC[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y24_N23
cycloneive_io_obuf \Address_in_PC[9]~output (
	.i(\NextAdress|n_adr[9]~14_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Address_in_PC[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \Address_in_PC[9]~output .bus_hold = "false";
defparam \Address_in_PC[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y0_N2
cycloneive_io_obuf \Address_in_PC[10]~output (
	.i(\NextAdress|n_adr[10]~16_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Address_in_PC[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \Address_in_PC[10]~output .bus_hold = "false";
defparam \Address_in_PC[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y11_N16
cycloneive_io_obuf \Address_in_PC[11]~output (
	.i(\NextAdress|n_adr[11]~18_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Address_in_PC[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \Address_in_PC[11]~output .bus_hold = "false";
defparam \Address_in_PC[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y23_N23
cycloneive_io_obuf \Address_in_PC[12]~output (
	.i(\NextAdress|n_adr[12]~20_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Address_in_PC[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \Address_in_PC[12]~output .bus_hold = "false";
defparam \Address_in_PC[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y0_N16
cycloneive_io_obuf \Address_in_PC[13]~output (
	.i(\NextAdress|n_adr[13]~22_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Address_in_PC[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \Address_in_PC[13]~output .bus_hold = "false";
defparam \Address_in_PC[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y13_N9
cycloneive_io_obuf \Address_in_PC[14]~output (
	.i(\NextAdress|n_adr[14]~24_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Address_in_PC[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \Address_in_PC[14]~output .bus_hold = "false";
defparam \Address_in_PC[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y0_N9
cycloneive_io_obuf \Address_in_PC[15]~output (
	.i(\NextAdress|n_adr[15]~26_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Address_in_PC[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \Address_in_PC[15]~output .bus_hold = "false";
defparam \Address_in_PC[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N23
cycloneive_io_obuf \Address_in_PC[16]~output (
	.i(\NextAdress|n_adr[16]~28_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Address_in_PC[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \Address_in_PC[16]~output .bus_hold = "false";
defparam \Address_in_PC[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y12_N16
cycloneive_io_obuf \Address_in_PC[17]~output (
	.i(\NextAdress|n_adr[17]~30_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Address_in_PC[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \Address_in_PC[17]~output .bus_hold = "false";
defparam \Address_in_PC[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N23
cycloneive_io_obuf \Address_in_PC[18]~output (
	.i(\NextAdress|n_adr[18]~32_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Address_in_PC[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \Address_in_PC[18]~output .bus_hold = "false";
defparam \Address_in_PC[18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y15_N23
cycloneive_io_obuf \Address_in_PC[19]~output (
	.i(\NextAdress|n_adr[19]~34_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Address_in_PC[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \Address_in_PC[19]~output .bus_hold = "false";
defparam \Address_in_PC[19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y10_N23
cycloneive_io_obuf \Address_in_PC[20]~output (
	.i(\NextAdress|n_adr[20]~36_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Address_in_PC[20]~output_o ),
	.obar());
// synopsys translate_off
defparam \Address_in_PC[20]~output .bus_hold = "false";
defparam \Address_in_PC[20]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y0_N9
cycloneive_io_obuf \Address_in_PC[21]~output (
	.i(\NextAdress|n_adr[21]~38_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Address_in_PC[21]~output_o ),
	.obar());
// synopsys translate_off
defparam \Address_in_PC[21]~output .bus_hold = "false";
defparam \Address_in_PC[21]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y0_N2
cycloneive_io_obuf \Address_in_PC[22]~output (
	.i(\NextAdress|n_adr[22]~40_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Address_in_PC[22]~output_o ),
	.obar());
// synopsys translate_off
defparam \Address_in_PC[22]~output .bus_hold = "false";
defparam \Address_in_PC[22]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y21_N23
cycloneive_io_obuf \Address_in_PC[23]~output (
	.i(\NextAdress|n_adr[23]~42_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Address_in_PC[23]~output_o ),
	.obar());
// synopsys translate_off
defparam \Address_in_PC[23]~output .bus_hold = "false";
defparam \Address_in_PC[23]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y0_N23
cycloneive_io_obuf \Address_in_PC[24]~output (
	.i(\NextAdress|n_adr[24]~44_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Address_in_PC[24]~output_o ),
	.obar());
// synopsys translate_off
defparam \Address_in_PC[24]~output .bus_hold = "false";
defparam \Address_in_PC[24]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y24_N2
cycloneive_io_obuf \Address_in_PC[25]~output (
	.i(\NextAdress|n_adr[25]~46_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Address_in_PC[25]~output_o ),
	.obar());
// synopsys translate_off
defparam \Address_in_PC[25]~output .bus_hold = "false";
defparam \Address_in_PC[25]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y16_N16
cycloneive_io_obuf \Address_in_PC[26]~output (
	.i(\NextAdress|n_adr[26]~48_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Address_in_PC[26]~output_o ),
	.obar());
// synopsys translate_off
defparam \Address_in_PC[26]~output .bus_hold = "false";
defparam \Address_in_PC[26]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X29_Y0_N23
cycloneive_io_obuf \Address_in_PC[27]~output (
	.i(\NextAdress|n_adr[27]~50_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Address_in_PC[27]~output_o ),
	.obar());
// synopsys translate_off
defparam \Address_in_PC[27]~output .bus_hold = "false";
defparam \Address_in_PC[27]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y18_N23
cycloneive_io_obuf \Address_in_PC[28]~output (
	.i(\NextAdress|n_adr[28]~52_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Address_in_PC[28]~output_o ),
	.obar());
// synopsys translate_off
defparam \Address_in_PC[28]~output .bus_hold = "false";
defparam \Address_in_PC[28]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X33_Y0_N9
cycloneive_io_obuf \Address_in_PC[29]~output (
	.i(\NextAdress|n_adr[29]~54_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Address_in_PC[29]~output_o ),
	.obar());
// synopsys translate_off
defparam \Address_in_PC[29]~output .bus_hold = "false";
defparam \Address_in_PC[29]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y0_N23
cycloneive_io_obuf \Address_in_PC[30]~output (
	.i(\NextAdress|n_adr[30]~56_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Address_in_PC[30]~output_o ),
	.obar());
// synopsys translate_off
defparam \Address_in_PC[30]~output .bus_hold = "false";
defparam \Address_in_PC[30]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X42_Y0_N16
cycloneive_io_obuf \Address_in_PC[31]~output (
	.i(\NextAdress|n_adr[31]~58_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Address_in_PC[31]~output_o ),
	.obar());
// synopsys translate_off
defparam \Address_in_PC[31]~output .bus_hold = "false";
defparam \Address_in_PC[31]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y66_N23
cycloneive_io_obuf \Address_out_PC[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Address_out_PC[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \Address_out_PC[0]~output .bus_hold = "false";
defparam \Address_out_PC[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X3_Y73_N23
cycloneive_io_obuf \Address_out_PC[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Address_out_PC[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \Address_out_PC[1]~output .bus_hold = "false";
defparam \Address_out_PC[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X47_Y0_N9
cycloneive_io_obuf \Address_out_PC[2]~output (
	.i(\program_counter|Address_out [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Address_out_PC[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \Address_out_PC[2]~output .bus_hold = "false";
defparam \Address_out_PC[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N23
cycloneive_io_obuf \Address_out_PC[3]~output (
	.i(\program_counter|Address_out [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Address_out_PC[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \Address_out_PC[3]~output .bus_hold = "false";
defparam \Address_out_PC[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N23
cycloneive_io_obuf \Address_out_PC[4]~output (
	.i(\program_counter|Address_out [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Address_out_PC[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \Address_out_PC[4]~output .bus_hold = "false";
defparam \Address_out_PC[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N16
cycloneive_io_obuf \Address_out_PC[5]~output (
	.i(\program_counter|Address_out [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Address_out_PC[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \Address_out_PC[5]~output .bus_hold = "false";
defparam \Address_out_PC[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N16
cycloneive_io_obuf \Address_out_PC[6]~output (
	.i(\program_counter|Address_out [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Address_out_PC[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \Address_out_PC[6]~output .bus_hold = "false";
defparam \Address_out_PC[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y5_N16
cycloneive_io_obuf \Address_out_PC[7]~output (
	.i(\program_counter|Address_out [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Address_out_PC[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \Address_out_PC[7]~output .bus_hold = "false";
defparam \Address_out_PC[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y4_N9
cycloneive_io_obuf \Address_out_PC[8]~output (
	.i(\program_counter|Address_out [8]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Address_out_PC[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \Address_out_PC[8]~output .bus_hold = "false";
defparam \Address_out_PC[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y4_N23
cycloneive_io_obuf \Address_out_PC[9]~output (
	.i(\program_counter|Address_out [9]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Address_out_PC[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \Address_out_PC[9]~output .bus_hold = "false";
defparam \Address_out_PC[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y4_N2
cycloneive_io_obuf \Address_out_PC[10]~output (
	.i(\program_counter|Address_out [10]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Address_out_PC[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \Address_out_PC[10]~output .bus_hold = "false";
defparam \Address_out_PC[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y7_N9
cycloneive_io_obuf \Address_out_PC[11]~output (
	.i(\program_counter|Address_out [11]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Address_out_PC[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \Address_out_PC[11]~output .bus_hold = "false";
defparam \Address_out_PC[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y8_N23
cycloneive_io_obuf \Address_out_PC[12]~output (
	.i(\program_counter|Address_out [12]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Address_out_PC[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \Address_out_PC[12]~output .bus_hold = "false";
defparam \Address_out_PC[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y0_N23
cycloneive_io_obuf \Address_out_PC[13]~output (
	.i(\program_counter|Address_out [13]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Address_out_PC[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \Address_out_PC[13]~output .bus_hold = "false";
defparam \Address_out_PC[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y0_N9
cycloneive_io_obuf \Address_out_PC[14]~output (
	.i(\program_counter|Address_out [14]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Address_out_PC[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \Address_out_PC[14]~output .bus_hold = "false";
defparam \Address_out_PC[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y0_N16
cycloneive_io_obuf \Address_out_PC[15]~output (
	.i(\program_counter|Address_out [15]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Address_out_PC[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \Address_out_PC[15]~output .bus_hold = "false";
defparam \Address_out_PC[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y9_N16
cycloneive_io_obuf \Address_out_PC[16]~output (
	.i(\program_counter|Address_out [16]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Address_out_PC[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \Address_out_PC[16]~output .bus_hold = "false";
defparam \Address_out_PC[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X3_Y0_N23
cycloneive_io_obuf \Address_out_PC[17]~output (
	.i(\program_counter|Address_out [17]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Address_out_PC[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \Address_out_PC[17]~output .bus_hold = "false";
defparam \Address_out_PC[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X7_Y0_N9
cycloneive_io_obuf \Address_out_PC[18]~output (
	.i(\program_counter|Address_out [18]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Address_out_PC[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \Address_out_PC[18]~output .bus_hold = "false";
defparam \Address_out_PC[18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X5_Y0_N9
cycloneive_io_obuf \Address_out_PC[19]~output (
	.i(\program_counter|Address_out [19]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Address_out_PC[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \Address_out_PC[19]~output .bus_hold = "false";
defparam \Address_out_PC[19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y0_N23
cycloneive_io_obuf \Address_out_PC[20]~output (
	.i(\program_counter|Address_out [20]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Address_out_PC[20]~output_o ),
	.obar());
// synopsys translate_off
defparam \Address_out_PC[20]~output .bus_hold = "false";
defparam \Address_out_PC[20]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y0_N2
cycloneive_io_obuf \Address_out_PC[21]~output (
	.i(\program_counter|Address_out [21]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Address_out_PC[21]~output_o ),
	.obar());
// synopsys translate_off
defparam \Address_out_PC[21]~output .bus_hold = "false";
defparam \Address_out_PC[21]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X7_Y0_N16
cycloneive_io_obuf \Address_out_PC[22]~output (
	.i(\program_counter|Address_out [22]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Address_out_PC[22]~output_o ),
	.obar());
// synopsys translate_off
defparam \Address_out_PC[22]~output .bus_hold = "false";
defparam \Address_out_PC[22]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X7_Y0_N23
cycloneive_io_obuf \Address_out_PC[23]~output (
	.i(\program_counter|Address_out [23]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Address_out_PC[23]~output_o ),
	.obar());
// synopsys translate_off
defparam \Address_out_PC[23]~output .bus_hold = "false";
defparam \Address_out_PC[23]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X5_Y0_N23
cycloneive_io_obuf \Address_out_PC[24]~output (
	.i(\program_counter|Address_out [24]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Address_out_PC[24]~output_o ),
	.obar());
// synopsys translate_off
defparam \Address_out_PC[24]~output .bus_hold = "false";
defparam \Address_out_PC[24]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X3_Y0_N2
cycloneive_io_obuf \Address_out_PC[25]~output (
	.i(\program_counter|Address_out [25]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Address_out_PC[25]~output_o ),
	.obar());
// synopsys translate_off
defparam \Address_out_PC[25]~output .bus_hold = "false";
defparam \Address_out_PC[25]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y0_N9
cycloneive_io_obuf \Address_out_PC[26]~output (
	.i(\program_counter|Address_out [26]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Address_out_PC[26]~output_o ),
	.obar());
// synopsys translate_off
defparam \Address_out_PC[26]~output .bus_hold = "false";
defparam \Address_out_PC[26]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X5_Y0_N16
cycloneive_io_obuf \Address_out_PC[27]~output (
	.i(\program_counter|Address_out [27]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Address_out_PC[27]~output_o ),
	.obar());
// synopsys translate_off
defparam \Address_out_PC[27]~output .bus_hold = "false";
defparam \Address_out_PC[27]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y0_N2
cycloneive_io_obuf \Address_out_PC[28]~output (
	.i(\program_counter|Address_out [28]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Address_out_PC[28]~output_o ),
	.obar());
// synopsys translate_off
defparam \Address_out_PC[28]~output .bus_hold = "false";
defparam \Address_out_PC[28]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y0_N16
cycloneive_io_obuf \Address_out_PC[29]~output (
	.i(\program_counter|Address_out [29]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Address_out_PC[29]~output_o ),
	.obar());
// synopsys translate_off
defparam \Address_out_PC[29]~output .bus_hold = "false";
defparam \Address_out_PC[29]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y6_N2
cycloneive_io_obuf \Address_out_PC[30]~output (
	.i(\program_counter|Address_out [30]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Address_out_PC[30]~output_o ),
	.obar());
// synopsys translate_off
defparam \Address_out_PC[30]~output .bus_hold = "false";
defparam \Address_out_PC[30]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X3_Y0_N16
cycloneive_io_obuf \Address_out_PC[31]~output (
	.i(\program_counter|Address_out [31]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Address_out_PC[31]~output_o ),
	.obar());
// synopsys translate_off
defparam \Address_out_PC[31]~output .bus_hold = "false";
defparam \Address_out_PC[31]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y0_N16
cycloneive_io_obuf \Address_Add_PC[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Address_Add_PC[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \Address_Add_PC[0]~output .bus_hold = "false";
defparam \Address_Add_PC[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N23
cycloneive_io_obuf \Address_Add_PC[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Address_Add_PC[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \Address_Add_PC[1]~output .bus_hold = "false";
defparam \Address_Add_PC[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y0_N9
cycloneive_io_obuf \Address_Add_PC[2]~output (
	.i(\NextAdress|n_adr[2]~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Address_Add_PC[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \Address_Add_PC[2]~output .bus_hold = "false";
defparam \Address_Add_PC[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N9
cycloneive_io_obuf \Address_Add_PC[3]~output (
	.i(\NextAdress|n_adr[3]~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Address_Add_PC[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \Address_Add_PC[3]~output .bus_hold = "false";
defparam \Address_Add_PC[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y22_N16
cycloneive_io_obuf \Address_Add_PC[4]~output (
	.i(\NextAdress|n_adr[4]~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Address_Add_PC[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \Address_Add_PC[4]~output .bus_hold = "false";
defparam \Address_Add_PC[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y14_N9
cycloneive_io_obuf \Address_Add_PC[5]~output (
	.i(\NextAdress|n_adr[5]~6_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Address_Add_PC[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \Address_Add_PC[5]~output .bus_hold = "false";
defparam \Address_Add_PC[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X35_Y0_N23
cycloneive_io_obuf \Address_Add_PC[6]~output (
	.i(\NextAdress|n_adr[6]~8_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Address_Add_PC[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \Address_Add_PC[6]~output .bus_hold = "false";
defparam \Address_Add_PC[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y19_N2
cycloneive_io_obuf \Address_Add_PC[7]~output (
	.i(\NextAdress|n_adr[7]~10_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Address_Add_PC[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \Address_Add_PC[7]~output .bus_hold = "false";
defparam \Address_Add_PC[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N2
cycloneive_io_obuf \Address_Add_PC[8]~output (
	.i(\NextAdress|n_adr[8]~12_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Address_Add_PC[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \Address_Add_PC[8]~output .bus_hold = "false";
defparam \Address_Add_PC[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y24_N16
cycloneive_io_obuf \Address_Add_PC[9]~output (
	.i(\NextAdress|n_adr[9]~14_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Address_Add_PC[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \Address_Add_PC[9]~output .bus_hold = "false";
defparam \Address_Add_PC[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y0_N9
cycloneive_io_obuf \Address_Add_PC[10]~output (
	.i(\NextAdress|n_adr[10]~16_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Address_Add_PC[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \Address_Add_PC[10]~output .bus_hold = "false";
defparam \Address_Add_PC[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y11_N23
cycloneive_io_obuf \Address_Add_PC[11]~output (
	.i(\NextAdress|n_adr[11]~18_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Address_Add_PC[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \Address_Add_PC[11]~output .bus_hold = "false";
defparam \Address_Add_PC[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y23_N16
cycloneive_io_obuf \Address_Add_PC[12]~output (
	.i(\NextAdress|n_adr[12]~20_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Address_Add_PC[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \Address_Add_PC[12]~output .bus_hold = "false";
defparam \Address_Add_PC[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y0_N23
cycloneive_io_obuf \Address_Add_PC[13]~output (
	.i(\NextAdress|n_adr[13]~22_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Address_Add_PC[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \Address_Add_PC[13]~output .bus_hold = "false";
defparam \Address_Add_PC[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y13_N2
cycloneive_io_obuf \Address_Add_PC[14]~output (
	.i(\NextAdress|n_adr[14]~24_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Address_Add_PC[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \Address_Add_PC[14]~output .bus_hold = "false";
defparam \Address_Add_PC[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y0_N2
cycloneive_io_obuf \Address_Add_PC[15]~output (
	.i(\NextAdress|n_adr[15]~26_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Address_Add_PC[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \Address_Add_PC[15]~output .bus_hold = "false";
defparam \Address_Add_PC[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X45_Y0_N16
cycloneive_io_obuf \Address_Add_PC[16]~output (
	.i(\NextAdress|n_adr[16]~28_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Address_Add_PC[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \Address_Add_PC[16]~output .bus_hold = "false";
defparam \Address_Add_PC[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y12_N23
cycloneive_io_obuf \Address_Add_PC[17]~output (
	.i(\NextAdress|n_adr[17]~30_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Address_Add_PC[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \Address_Add_PC[17]~output .bus_hold = "false";
defparam \Address_Add_PC[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X13_Y0_N23
cycloneive_io_obuf \Address_Add_PC[18]~output (
	.i(\NextAdress|n_adr[18]~32_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Address_Add_PC[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \Address_Add_PC[18]~output .bus_hold = "false";
defparam \Address_Add_PC[18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y15_N16
cycloneive_io_obuf \Address_Add_PC[19]~output (
	.i(\NextAdress|n_adr[19]~34_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Address_Add_PC[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \Address_Add_PC[19]~output .bus_hold = "false";
defparam \Address_Add_PC[19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y10_N16
cycloneive_io_obuf \Address_Add_PC[20]~output (
	.i(\NextAdress|n_adr[20]~36_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Address_Add_PC[20]~output_o ),
	.obar());
// synopsys translate_off
defparam \Address_Add_PC[20]~output .bus_hold = "false";
defparam \Address_Add_PC[20]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y0_N2
cycloneive_io_obuf \Address_Add_PC[21]~output (
	.i(\NextAdress|n_adr[21]~38_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Address_Add_PC[21]~output_o ),
	.obar());
// synopsys translate_off
defparam \Address_Add_PC[21]~output .bus_hold = "false";
defparam \Address_Add_PC[21]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y0_N23
cycloneive_io_obuf \Address_Add_PC[22]~output (
	.i(\NextAdress|n_adr[22]~40_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Address_Add_PC[22]~output_o ),
	.obar());
// synopsys translate_off
defparam \Address_Add_PC[22]~output .bus_hold = "false";
defparam \Address_Add_PC[22]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y21_N16
cycloneive_io_obuf \Address_Add_PC[23]~output (
	.i(\NextAdress|n_adr[23]~42_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Address_Add_PC[23]~output_o ),
	.obar());
// synopsys translate_off
defparam \Address_Add_PC[23]~output .bus_hold = "false";
defparam \Address_Add_PC[23]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y0_N16
cycloneive_io_obuf \Address_Add_PC[24]~output (
	.i(\NextAdress|n_adr[24]~44_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Address_Add_PC[24]~output_o ),
	.obar());
// synopsys translate_off
defparam \Address_Add_PC[24]~output .bus_hold = "false";
defparam \Address_Add_PC[24]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y24_N9
cycloneive_io_obuf \Address_Add_PC[25]~output (
	.i(\NextAdress|n_adr[25]~46_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Address_Add_PC[25]~output_o ),
	.obar());
// synopsys translate_off
defparam \Address_Add_PC[25]~output .bus_hold = "false";
defparam \Address_Add_PC[25]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y16_N23
cycloneive_io_obuf \Address_Add_PC[26]~output (
	.i(\NextAdress|n_adr[26]~48_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Address_Add_PC[26]~output_o ),
	.obar());
// synopsys translate_off
defparam \Address_Add_PC[26]~output .bus_hold = "false";
defparam \Address_Add_PC[26]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X29_Y0_N16
cycloneive_io_obuf \Address_Add_PC[27]~output (
	.i(\NextAdress|n_adr[27]~50_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Address_Add_PC[27]~output_o ),
	.obar());
// synopsys translate_off
defparam \Address_Add_PC[27]~output .bus_hold = "false";
defparam \Address_Add_PC[27]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y17_N16
cycloneive_io_obuf \Address_Add_PC[28]~output (
	.i(\NextAdress|n_adr[28]~52_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Address_Add_PC[28]~output_o ),
	.obar());
// synopsys translate_off
defparam \Address_Add_PC[28]~output .bus_hold = "false";
defparam \Address_Add_PC[28]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X33_Y0_N2
cycloneive_io_obuf \Address_Add_PC[29]~output (
	.i(\NextAdress|n_adr[29]~54_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Address_Add_PC[29]~output_o ),
	.obar());
// synopsys translate_off
defparam \Address_Add_PC[29]~output .bus_hold = "false";
defparam \Address_Add_PC[29]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X27_Y0_N23
cycloneive_io_obuf \Address_Add_PC[30]~output (
	.i(\NextAdress|n_adr[30]~56_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Address_Add_PC[30]~output_o ),
	.obar());
// synopsys translate_off
defparam \Address_Add_PC[30]~output .bus_hold = "false";
defparam \Address_Add_PC[30]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X42_Y0_N23
cycloneive_io_obuf \Address_Add_PC[31]~output (
	.i(\NextAdress|n_adr[31]~58_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Address_Add_PC[31]~output_o ),
	.obar());
// synopsys translate_off
defparam \Address_Add_PC[31]~output .bus_hold = "false";
defparam \Address_Add_PC[31]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N23
cycloneive_io_obuf \instruction[0]~output (
	.i(\Instruction_memory|q [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\instruction[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \instruction[0]~output .bus_hold = "false";
defparam \instruction[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y73_N9
cycloneive_io_obuf \instruction[1]~output (
	.i(\Instruction_memory|q [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\instruction[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \instruction[1]~output .bus_hold = "false";
defparam \instruction[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X27_Y73_N23
cycloneive_io_obuf \instruction[2]~output (
	.i(\Instruction_memory|q [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\instruction[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \instruction[2]~output .bus_hold = "false";
defparam \instruction[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X109_Y0_N2
cycloneive_io_obuf \instruction[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\instruction[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \instruction[3]~output .bus_hold = "false";
defparam \instruction[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y73_N16
cycloneive_io_obuf \instruction[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\instruction[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \instruction[4]~output .bus_hold = "false";
defparam \instruction[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X102_Y73_N9
cycloneive_io_obuf \instruction[5]~output (
	.i(\Instruction_memory|q [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\instruction[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \instruction[5]~output .bus_hold = "false";
defparam \instruction[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X105_Y73_N9
cycloneive_io_obuf \instruction[6]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\instruction[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \instruction[6]~output .bus_hold = "false";
defparam \instruction[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y15_N2
cycloneive_io_obuf \instruction[7]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\instruction[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \instruction[7]~output .bus_hold = "false";
defparam \instruction[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y5_N16
cycloneive_io_obuf \instruction[8]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\instruction[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \instruction[8]~output .bus_hold = "false";
defparam \instruction[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y0_N2
cycloneive_io_obuf \instruction[9]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\instruction[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \instruction[9]~output .bus_hold = "false";
defparam \instruction[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y68_N2
cycloneive_io_obuf \instruction[10]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\instruction[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \instruction[10]~output .bus_hold = "false";
defparam \instruction[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X105_Y73_N2
cycloneive_io_obuf \instruction[11]~output (
	.i(\Instruction_memory|q [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\instruction[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \instruction[11]~output .bus_hold = "false";
defparam \instruction[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X109_Y73_N2
cycloneive_io_obuf \instruction[12]~output (
	.i(\Instruction_memory|q [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\instruction[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \instruction[12]~output .bus_hold = "false";
defparam \instruction[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y22_N2
cycloneive_io_obuf \instruction[13]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\instruction[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \instruction[13]~output .bus_hold = "false";
defparam \instruction[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X113_Y0_N2
cycloneive_io_obuf \instruction[14]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\instruction[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \instruction[14]~output .bus_hold = "false";
defparam \instruction[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X113_Y0_N9
cycloneive_io_obuf \instruction[15]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\instruction[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \instruction[15]~output .bus_hold = "false";
defparam \instruction[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X107_Y73_N9
cycloneive_io_obuf \instruction[16]~output (
	.i(\Instruction_memory|q [16]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\instruction[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \instruction[16]~output .bus_hold = "false";
defparam \instruction[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X7_Y73_N16
cycloneive_io_obuf \instruction[17]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\instruction[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \instruction[17]~output .bus_hold = "false";
defparam \instruction[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X111_Y0_N2
cycloneive_io_obuf \instruction[18]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\instruction[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \instruction[18]~output .bus_hold = "false";
defparam \instruction[18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y0_N9
cycloneive_io_obuf \instruction[19]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\instruction[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \instruction[19]~output .bus_hold = "false";
defparam \instruction[19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y47_N16
cycloneive_io_obuf \instruction[20]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\instruction[20]~output_o ),
	.obar());
// synopsys translate_off
defparam \instruction[20]~output .bus_hold = "false";
defparam \instruction[20]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X25_Y73_N16
cycloneive_io_obuf \instruction[21]~output (
	.i(\Instruction_memory|q [21]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\instruction[21]~output_o ),
	.obar());
// synopsys translate_off
defparam \instruction[21]~output .bus_hold = "false";
defparam \instruction[21]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N9
cycloneive_io_obuf \instruction[22]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\instruction[22]~output_o ),
	.obar());
// synopsys translate_off
defparam \instruction[22]~output .bus_hold = "false";
defparam \instruction[22]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y67_N16
cycloneive_io_obuf \instruction[23]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\instruction[23]~output_o ),
	.obar());
// synopsys translate_off
defparam \instruction[23]~output .bus_hold = "false";
defparam \instruction[23]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y0_N23
cycloneive_io_obuf \instruction[24]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\instruction[24]~output_o ),
	.obar());
// synopsys translate_off
defparam \instruction[24]~output .bus_hold = "false";
defparam \instruction[24]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y33_N2
cycloneive_io_obuf \instruction[25]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\instruction[25]~output_o ),
	.obar());
// synopsys translate_off
defparam \instruction[25]~output .bus_hold = "false";
defparam \instruction[25]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X100_Y0_N23
cycloneive_io_obuf \instruction[26]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\instruction[26]~output_o ),
	.obar());
// synopsys translate_off
defparam \instruction[26]~output .bus_hold = "false";
defparam \instruction[26]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y47_N16
cycloneive_io_obuf \instruction[27]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\instruction[27]~output_o ),
	.obar());
// synopsys translate_off
defparam \instruction[27]~output .bus_hold = "false";
defparam \instruction[27]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X49_Y0_N9
cycloneive_io_obuf \instruction[28]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\instruction[28]~output_o ),
	.obar());
// synopsys translate_off
defparam \instruction[28]~output .bus_hold = "false";
defparam \instruction[28]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y73_N16
cycloneive_io_obuf \instruction[29]~output (
	.i(\Instruction_memory|q [29]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\instruction[29]~output_o ),
	.obar());
// synopsys translate_off
defparam \instruction[29]~output .bus_hold = "false";
defparam \instruction[29]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N9
cycloneive_io_obuf \instruction[30]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\instruction[30]~output_o ),
	.obar());
// synopsys translate_off
defparam \instruction[30]~output .bus_hold = "false";
defparam \instruction[30]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y55_N23
cycloneive_io_obuf \instruction[31]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\instruction[31]~output_o ),
	.obar());
// synopsys translate_off
defparam \instruction[31]~output .bus_hold = "false";
defparam \instruction[31]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y65_N16
cycloneive_io_obuf \Read_Data_Mem[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Read_Data_Mem[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \Read_Data_Mem[0]~output .bus_hold = "false";
defparam \Read_Data_Mem[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X100_Y0_N2
cycloneive_io_obuf \Read_Data_Mem[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Read_Data_Mem[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \Read_Data_Mem[1]~output .bus_hold = "false";
defparam \Read_Data_Mem[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y32_N9
cycloneive_io_obuf \Read_Data_Mem[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Read_Data_Mem[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \Read_Data_Mem[2]~output .bus_hold = "false";
defparam \Read_Data_Mem[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y34_N16
cycloneive_io_obuf \Read_Data_Mem[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Read_Data_Mem[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \Read_Data_Mem[3]~output .bus_hold = "false";
defparam \Read_Data_Mem[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y56_N16
cycloneive_io_obuf \Read_Data_Mem[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Read_Data_Mem[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \Read_Data_Mem[4]~output .bus_hold = "false";
defparam \Read_Data_Mem[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y0_N9
cycloneive_io_obuf \Read_Data_Mem[5]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Read_Data_Mem[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \Read_Data_Mem[5]~output .bus_hold = "false";
defparam \Read_Data_Mem[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y19_N2
cycloneive_io_obuf \Read_Data_Mem[6]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Read_Data_Mem[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \Read_Data_Mem[6]~output .bus_hold = "false";
defparam \Read_Data_Mem[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X79_Y0_N9
cycloneive_io_obuf \Read_Data_Mem[7]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Read_Data_Mem[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \Read_Data_Mem[7]~output .bus_hold = "false";
defparam \Read_Data_Mem[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y51_N9
cycloneive_io_obuf \Read_Data_Mem[8]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Read_Data_Mem[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \Read_Data_Mem[8]~output .bus_hold = "false";
defparam \Read_Data_Mem[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y0_N9
cycloneive_io_obuf \Read_Data_Mem[9]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Read_Data_Mem[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \Read_Data_Mem[9]~output .bus_hold = "false";
defparam \Read_Data_Mem[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X91_Y0_N23
cycloneive_io_obuf \Read_Data_Mem[10]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Read_Data_Mem[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \Read_Data_Mem[10]~output .bus_hold = "false";
defparam \Read_Data_Mem[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y0_N2
cycloneive_io_obuf \Read_Data_Mem[11]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Read_Data_Mem[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \Read_Data_Mem[11]~output .bus_hold = "false";
defparam \Read_Data_Mem[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X91_Y0_N16
cycloneive_io_obuf \Read_Data_Mem[12]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Read_Data_Mem[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \Read_Data_Mem[12]~output .bus_hold = "false";
defparam \Read_Data_Mem[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y46_N23
cycloneive_io_obuf \Read_Data_Mem[13]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Read_Data_Mem[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \Read_Data_Mem[13]~output .bus_hold = "false";
defparam \Read_Data_Mem[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y35_N23
cycloneive_io_obuf \Read_Data_Mem[14]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Read_Data_Mem[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \Read_Data_Mem[14]~output .bus_hold = "false";
defparam \Read_Data_Mem[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y73_N16
cycloneive_io_obuf \Read_Data_Mem[15]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Read_Data_Mem[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \Read_Data_Mem[15]~output .bus_hold = "false";
defparam \Read_Data_Mem[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y4_N16
cycloneive_io_obuf \Read_Data_Mem[16]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Read_Data_Mem[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \Read_Data_Mem[16]~output .bus_hold = "false";
defparam \Read_Data_Mem[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y0_N23
cycloneive_io_obuf \Read_Data_Mem[17]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Read_Data_Mem[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \Read_Data_Mem[17]~output .bus_hold = "false";
defparam \Read_Data_Mem[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y26_N16
cycloneive_io_obuf \Read_Data_Mem[18]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Read_Data_Mem[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \Read_Data_Mem[18]~output .bus_hold = "false";
defparam \Read_Data_Mem[18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X5_Y73_N23
cycloneive_io_obuf \Read_Data_Mem[19]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Read_Data_Mem[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \Read_Data_Mem[19]~output .bus_hold = "false";
defparam \Read_Data_Mem[19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y62_N23
cycloneive_io_obuf \Read_Data_Mem[20]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Read_Data_Mem[20]~output_o ),
	.obar());
// synopsys translate_off
defparam \Read_Data_Mem[20]~output .bus_hold = "false";
defparam \Read_Data_Mem[20]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y23_N2
cycloneive_io_obuf \Read_Data_Mem[21]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Read_Data_Mem[21]~output_o ),
	.obar());
// synopsys translate_off
defparam \Read_Data_Mem[21]~output .bus_hold = "false";
defparam \Read_Data_Mem[21]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y59_N23
cycloneive_io_obuf \Read_Data_Mem[22]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Read_Data_Mem[22]~output_o ),
	.obar());
// synopsys translate_off
defparam \Read_Data_Mem[22]~output .bus_hold = "false";
defparam \Read_Data_Mem[22]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X111_Y73_N2
cycloneive_io_obuf \Read_Data_Mem[23]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Read_Data_Mem[23]~output_o ),
	.obar());
// synopsys translate_off
defparam \Read_Data_Mem[23]~output .bus_hold = "false";
defparam \Read_Data_Mem[23]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X45_Y0_N23
cycloneive_io_obuf \Read_Data_Mem[24]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Read_Data_Mem[24]~output_o ),
	.obar());
// synopsys translate_off
defparam \Read_Data_Mem[24]~output .bus_hold = "false";
defparam \Read_Data_Mem[24]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y50_N23
cycloneive_io_obuf \Read_Data_Mem[25]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Read_Data_Mem[25]~output_o ),
	.obar());
// synopsys translate_off
defparam \Read_Data_Mem[25]~output .bus_hold = "false";
defparam \Read_Data_Mem[25]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y45_N23
cycloneive_io_obuf \Read_Data_Mem[26]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Read_Data_Mem[26]~output_o ),
	.obar());
// synopsys translate_off
defparam \Read_Data_Mem[26]~output .bus_hold = "false";
defparam \Read_Data_Mem[26]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X87_Y0_N16
cycloneive_io_obuf \Read_Data_Mem[27]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Read_Data_Mem[27]~output_o ),
	.obar());
// synopsys translate_off
defparam \Read_Data_Mem[27]~output .bus_hold = "false";
defparam \Read_Data_Mem[27]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X13_Y73_N23
cycloneive_io_obuf \Read_Data_Mem[28]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Read_Data_Mem[28]~output_o ),
	.obar());
// synopsys translate_off
defparam \Read_Data_Mem[28]~output .bus_hold = "false";
defparam \Read_Data_Mem[28]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y68_N16
cycloneive_io_obuf \Read_Data_Mem[29]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Read_Data_Mem[29]~output_o ),
	.obar());
// synopsys translate_off
defparam \Read_Data_Mem[29]~output .bus_hold = "false";
defparam \Read_Data_Mem[29]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X81_Y0_N23
cycloneive_io_obuf \Read_Data_Mem[30]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Read_Data_Mem[30]~output_o ),
	.obar());
// synopsys translate_off
defparam \Read_Data_Mem[30]~output .bus_hold = "false";
defparam \Read_Data_Mem[30]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y21_N16
cycloneive_io_obuf \Read_Data_Mem[31]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Read_Data_Mem[31]~output_o ),
	.obar());
// synopsys translate_off
defparam \Read_Data_Mem[31]~output .bus_hold = "false";
defparam \Read_Data_Mem[31]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X113_Y73_N9
cycloneive_io_obuf \instruction_Left[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\instruction_Left[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \instruction_Left[0]~output .bus_hold = "false";
defparam \instruction_Left[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y32_N2
cycloneive_io_obuf \instruction_Left[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\instruction_Left[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \instruction_Left[1]~output .bus_hold = "false";
defparam \instruction_Left[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N16
cycloneive_io_obuf \instruction_Left[2]~output (
	.i(\Instruction_memory|q [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\instruction_Left[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \instruction_Left[2]~output .bus_hold = "false";
defparam \instruction_Left[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y73_N23
cycloneive_io_obuf \instruction_Left[3]~output (
	.i(\Instruction_memory|q [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\instruction_Left[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \instruction_Left[3]~output .bus_hold = "false";
defparam \instruction_Left[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y73_N16
cycloneive_io_obuf \instruction_Left[4]~output (
	.i(\Instruction_memory|q [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\instruction_Left[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \instruction_Left[4]~output .bus_hold = "false";
defparam \instruction_Left[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N2
cycloneive_io_obuf \instruction_Left[5]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\instruction_Left[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \instruction_Left[5]~output .bus_hold = "false";
defparam \instruction_Left[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y0_N16
cycloneive_io_obuf \instruction_Left[6]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\instruction_Left[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \instruction_Left[6]~output .bus_hold = "false";
defparam \instruction_Left[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X109_Y73_N9
cycloneive_io_obuf \instruction_Left[7]~output (
	.i(\Instruction_memory|q [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\instruction_Left[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \instruction_Left[7]~output .bus_hold = "false";
defparam \instruction_Left[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X111_Y0_N9
cycloneive_io_obuf \instruction_Left[8]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\instruction_Left[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \instruction_Left[8]~output .bus_hold = "false";
defparam \instruction_Left[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N2
cycloneive_io_obuf \instruction_Left[9]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\instruction_Left[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \instruction_Left[9]~output .bus_hold = "false";
defparam \instruction_Left[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X100_Y73_N16
cycloneive_io_obuf \instruction_Left[10]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\instruction_Left[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \instruction_Left[10]~output .bus_hold = "false";
defparam \instruction_Left[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y73_N2
cycloneive_io_obuf \instruction_Left[11]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\instruction_Left[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \instruction_Left[11]~output .bus_hold = "false";
defparam \instruction_Left[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y0_N2
cycloneive_io_obuf \instruction_Left[12]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\instruction_Left[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \instruction_Left[12]~output .bus_hold = "false";
defparam \instruction_Left[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X102_Y73_N2
cycloneive_io_obuf \instruction_Left[13]~output (
	.i(\Instruction_memory|q [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\instruction_Left[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \instruction_Left[13]~output .bus_hold = "false";
defparam \instruction_Left[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X107_Y73_N16
cycloneive_io_obuf \instruction_Left[14]~output (
	.i(\Instruction_memory|q [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\instruction_Left[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \instruction_Left[14]~output .bus_hold = "false";
defparam \instruction_Left[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y20_N9
cycloneive_io_obuf \instruction_Left[15]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\instruction_Left[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \instruction_Left[15]~output .bus_hold = "false";
defparam \instruction_Left[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X105_Y0_N2
cycloneive_io_obuf \instruction_Left[16]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\instruction_Left[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \instruction_Left[16]~output .bus_hold = "false";
defparam \instruction_Left[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y24_N2
cycloneive_io_obuf \instruction_Left[17]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\instruction_Left[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \instruction_Left[17]~output .bus_hold = "false";
defparam \instruction_Left[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X107_Y73_N2
cycloneive_io_obuf \instruction_Left[18]~output (
	.i(\Instruction_memory|q [16]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\instruction_Left[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \instruction_Left[18]~output .bus_hold = "false";
defparam \instruction_Left[18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y0_N2
cycloneive_io_obuf \instruction_Left[19]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\instruction_Left[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \instruction_Left[19]~output .bus_hold = "false";
defparam \instruction_Left[19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X96_Y0_N2
cycloneive_io_obuf \instruction_Left[20]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\instruction_Left[20]~output_o ),
	.obar());
// synopsys translate_off
defparam \instruction_Left[20]~output .bus_hold = "false";
defparam \instruction_Left[20]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y62_N16
cycloneive_io_obuf \instruction_Left[21]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\instruction_Left[21]~output_o ),
	.obar());
// synopsys translate_off
defparam \instruction_Left[21]~output .bus_hold = "false";
defparam \instruction_Left[21]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y42_N16
cycloneive_io_obuf \instruction_Left[22]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\instruction_Left[22]~output_o ),
	.obar());
// synopsys translate_off
defparam \instruction_Left[22]~output .bus_hold = "false";
defparam \instruction_Left[22]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X25_Y73_N23
cycloneive_io_obuf \instruction_Left[23]~output (
	.i(\Instruction_memory|q [21]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\instruction_Left[23]~output_o ),
	.obar());
// synopsys translate_off
defparam \instruction_Left[23]~output .bus_hold = "false";
defparam \instruction_Left[23]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y17_N9
cycloneive_io_obuf \instruction_Left[24]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\instruction_Left[24]~output_o ),
	.obar());
// synopsys translate_off
defparam \instruction_Left[24]~output .bus_hold = "false";
defparam \instruction_Left[24]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N9
cycloneive_io_obuf \instruction_Left[25]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\instruction_Left[25]~output_o ),
	.obar());
// synopsys translate_off
defparam \instruction_Left[25]~output .bus_hold = "false";
defparam \instruction_Left[25]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y6_N16
cycloneive_io_obuf \instruction_Left[26]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\instruction_Left[26]~output_o ),
	.obar());
// synopsys translate_off
defparam \instruction_Left[26]~output .bus_hold = "false";
defparam \instruction_Left[26]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X49_Y0_N16
cycloneive_io_obuf \instruction_Left[27]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\instruction_Left[27]~output_o ),
	.obar());
// synopsys translate_off
defparam \instruction_Left[27]~output .bus_hold = "false";
defparam \instruction_Left[27]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y18_N16
cycloneive_io_obuf \instruction_Left[28]~output (
	.i(\NextAdress|n_adr[28]~52_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\instruction_Left[28]~output_o ),
	.obar());
// synopsys translate_off
defparam \instruction_Left[28]~output .bus_hold = "false";
defparam \instruction_Left[28]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X27_Y0_N9
cycloneive_io_obuf \instruction_Left[29]~output (
	.i(\NextAdress|n_adr[29]~54_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\instruction_Left[29]~output_o ),
	.obar());
// synopsys translate_off
defparam \instruction_Left[29]~output .bus_hold = "false";
defparam \instruction_Left[29]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y0_N16
cycloneive_io_obuf \instruction_Left[30]~output (
	.i(\NextAdress|n_adr[30]~56_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\instruction_Left[30]~output_o ),
	.obar());
// synopsys translate_off
defparam \instruction_Left[30]~output .bus_hold = "false";
defparam \instruction_Left[30]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N16
cycloneive_io_obuf \instruction_Left[31]~output (
	.i(\NextAdress|n_adr[31]~58_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\instruction_Left[31]~output_o ),
	.obar());
// synopsys translate_off
defparam \instruction_Left[31]~output .bus_hold = "false";
defparam \instruction_Left[31]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y18_N9
cycloneive_io_obuf \RegWrite~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RegWrite~output_o ),
	.obar());
// synopsys translate_off
defparam \RegWrite~output .bus_hold = "false";
defparam \RegWrite~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y67_N23
cycloneive_io_obuf \MemWrite~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MemWrite~output_o ),
	.obar());
// synopsys translate_off
defparam \MemWrite~output .bus_hold = "false";
defparam \MemWrite~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X13_Y73_N2
cycloneive_io_obuf \MemRead~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MemRead~output_o ),
	.obar());
// synopsys translate_off
defparam \MemRead~output .bus_hold = "false";
defparam \MemRead~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X0_Y35_N8
cycloneive_io_ibuf \CLK~input (
	.i(CLK),
	.ibar(gnd),
	.o(\CLK~input_o ));
// synopsys translate_off
defparam \CLK~input .bus_hold = "false";
defparam \CLK~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y36_N8
cycloneive_io_ibuf \rst~input (
	.i(rst),
	.ibar(gnd),
	.o(\rst~input_o ));
// synopsys translate_off
defparam \rst~input .bus_hold = "false";
defparam \rst~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X1_Y36_N30
cycloneive_lcell_comb \clock|clk_output~0 (
// Equation(s):
// \clock|clk_output~0_combout  = (!\rst~input_o ) # (!\clock|clk_output~q )

	.dataa(\clock|clk_output~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\rst~input_o ),
	.cin(gnd),
	.combout(\clock|clk_output~0_combout ),
	.cout());
// synopsys translate_off
defparam \clock|clk_output~0 .lut_mask = 16'h55FF;
defparam \clock|clk_output~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y36_N10
cycloneive_lcell_comb \clock|clk_output~feeder (
// Equation(s):
// \clock|clk_output~feeder_combout  = \clock|clk_output~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\clock|clk_output~0_combout ),
	.cin(gnd),
	.combout(\clock|clk_output~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \clock|clk_output~feeder .lut_mask = 16'hFF00;
defparam \clock|clk_output~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X1_Y36_N11
dffeas \clock|clk_output (
	.clk(!\CLK~input_o ),
	.d(\clock|clk_output~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clock|clk_output~q ),
	.prn(vcc));
// synopsys translate_off
defparam \clock|clk_output .is_wysiwyg = "true";
defparam \clock|clk_output .power_up = "low";
// synopsys translate_on

// Location: CLKCTRL_G0
cycloneive_clkctrl \clock|clk_output~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\clock|clk_output~q }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\clock|clk_output~clkctrl_outclk ));
// synopsys translate_off
defparam \clock|clk_output~clkctrl .clock_type = "global clock";
defparam \clock|clk_output~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X8_Y4_N2
cycloneive_lcell_comb \NextAdress|n_adr[2]~0 (
// Equation(s):
// \NextAdress|n_adr[2]~0_combout  = \program_counter|Address_out [2] $ (VCC)
// \NextAdress|n_adr[2]~1  = CARRY(\program_counter|Address_out [2])

	.dataa(gnd),
	.datab(\program_counter|Address_out [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\NextAdress|n_adr[2]~0_combout ),
	.cout(\NextAdress|n_adr[2]~1 ));
// synopsys translate_off
defparam \NextAdress|n_adr[2]~0 .lut_mask = 16'h33CC;
defparam \NextAdress|n_adr[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y4_N0
cycloneive_lcell_comb \program_counter|Address_out[2]~feeder (
// Equation(s):
// \program_counter|Address_out[2]~feeder_combout  = \NextAdress|n_adr[2]~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\NextAdress|n_adr[2]~0_combout ),
	.cin(gnd),
	.combout(\program_counter|Address_out[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \program_counter|Address_out[2]~feeder .lut_mask = 16'hFF00;
defparam \program_counter|Address_out[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G2
cycloneive_clkctrl \rst~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\rst~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\rst~inputclkctrl_outclk ));
// synopsys translate_off
defparam \rst~inputclkctrl .clock_type = "global clock";
defparam \rst~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: FF_X8_Y4_N1
dffeas \program_counter|Address_out[2] (
	.clk(!\clock|clk_output~clkctrl_outclk ),
	.d(\program_counter|Address_out[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\program_counter|Address_out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \program_counter|Address_out[2] .is_wysiwyg = "true";
defparam \program_counter|Address_out[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y4_N4
cycloneive_lcell_comb \NextAdress|n_adr[3]~2 (
// Equation(s):
// \NextAdress|n_adr[3]~2_combout  = (\program_counter|Address_out [3] & (!\NextAdress|n_adr[2]~1 )) # (!\program_counter|Address_out [3] & ((\NextAdress|n_adr[2]~1 ) # (GND)))
// \NextAdress|n_adr[3]~3  = CARRY((!\NextAdress|n_adr[2]~1 ) # (!\program_counter|Address_out [3]))

	.dataa(gnd),
	.datab(\program_counter|Address_out [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\NextAdress|n_adr[2]~1 ),
	.combout(\NextAdress|n_adr[3]~2_combout ),
	.cout(\NextAdress|n_adr[3]~3 ));
// synopsys translate_off
defparam \NextAdress|n_adr[3]~2 .lut_mask = 16'h3C3F;
defparam \NextAdress|n_adr[3]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X8_Y4_N5
dffeas \program_counter|Address_out[3] (
	.clk(!\clock|clk_output~clkctrl_outclk ),
	.d(\NextAdress|n_adr[3]~2_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\program_counter|Address_out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \program_counter|Address_out[3] .is_wysiwyg = "true";
defparam \program_counter|Address_out[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y4_N6
cycloneive_lcell_comb \NextAdress|n_adr[4]~4 (
// Equation(s):
// \NextAdress|n_adr[4]~4_combout  = (\program_counter|Address_out [4] & (\NextAdress|n_adr[3]~3  $ (GND))) # (!\program_counter|Address_out [4] & (!\NextAdress|n_adr[3]~3  & VCC))
// \NextAdress|n_adr[4]~5  = CARRY((\program_counter|Address_out [4] & !\NextAdress|n_adr[3]~3 ))

	.dataa(\program_counter|Address_out [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\NextAdress|n_adr[3]~3 ),
	.combout(\NextAdress|n_adr[4]~4_combout ),
	.cout(\NextAdress|n_adr[4]~5 ));
// synopsys translate_off
defparam \NextAdress|n_adr[4]~4 .lut_mask = 16'hA50A;
defparam \NextAdress|n_adr[4]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X8_Y4_N7
dffeas \program_counter|Address_out[4] (
	.clk(!\clock|clk_output~clkctrl_outclk ),
	.d(\NextAdress|n_adr[4]~4_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\program_counter|Address_out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \program_counter|Address_out[4] .is_wysiwyg = "true";
defparam \program_counter|Address_out[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y4_N8
cycloneive_lcell_comb \NextAdress|n_adr[5]~6 (
// Equation(s):
// \NextAdress|n_adr[5]~6_combout  = (\program_counter|Address_out [5] & (!\NextAdress|n_adr[4]~5 )) # (!\program_counter|Address_out [5] & ((\NextAdress|n_adr[4]~5 ) # (GND)))
// \NextAdress|n_adr[5]~7  = CARRY((!\NextAdress|n_adr[4]~5 ) # (!\program_counter|Address_out [5]))

	.dataa(gnd),
	.datab(\program_counter|Address_out [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\NextAdress|n_adr[4]~5 ),
	.combout(\NextAdress|n_adr[5]~6_combout ),
	.cout(\NextAdress|n_adr[5]~7 ));
// synopsys translate_off
defparam \NextAdress|n_adr[5]~6 .lut_mask = 16'h3C3F;
defparam \NextAdress|n_adr[5]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X8_Y4_N9
dffeas \program_counter|Address_out[5] (
	.clk(!\clock|clk_output~clkctrl_outclk ),
	.d(\NextAdress|n_adr[5]~6_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\program_counter|Address_out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \program_counter|Address_out[5] .is_wysiwyg = "true";
defparam \program_counter|Address_out[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y4_N10
cycloneive_lcell_comb \NextAdress|n_adr[6]~8 (
// Equation(s):
// \NextAdress|n_adr[6]~8_combout  = (\program_counter|Address_out [6] & (\NextAdress|n_adr[5]~7  $ (GND))) # (!\program_counter|Address_out [6] & (!\NextAdress|n_adr[5]~7  & VCC))
// \NextAdress|n_adr[6]~9  = CARRY((\program_counter|Address_out [6] & !\NextAdress|n_adr[5]~7 ))

	.dataa(\program_counter|Address_out [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\NextAdress|n_adr[5]~7 ),
	.combout(\NextAdress|n_adr[6]~8_combout ),
	.cout(\NextAdress|n_adr[6]~9 ));
// synopsys translate_off
defparam \NextAdress|n_adr[6]~8 .lut_mask = 16'hA50A;
defparam \NextAdress|n_adr[6]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X8_Y4_N11
dffeas \program_counter|Address_out[6] (
	.clk(!\clock|clk_output~clkctrl_outclk ),
	.d(\NextAdress|n_adr[6]~8_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\program_counter|Address_out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \program_counter|Address_out[6] .is_wysiwyg = "true";
defparam \program_counter|Address_out[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y52_N8
cycloneive_lcell_comb \Instruction_memory|rom~2 (
// Equation(s):
// \Instruction_memory|rom~2_combout  = (\program_counter|Address_out [3] & (!\program_counter|Address_out [6] & (!\program_counter|Address_out [5] & !\program_counter|Address_out [4])))

	.dataa(\program_counter|Address_out [3]),
	.datab(\program_counter|Address_out [6]),
	.datac(\program_counter|Address_out [5]),
	.datad(\program_counter|Address_out [4]),
	.cin(gnd),
	.combout(\Instruction_memory|rom~2_combout ),
	.cout());
// synopsys translate_off
defparam \Instruction_memory|rom~2 .lut_mask = 16'h0002;
defparam \Instruction_memory|rom~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y59_N30
cycloneive_lcell_comb \Instruction_memory|rom~3 (
// Equation(s):
// \Instruction_memory|rom~3_combout  = (\Instruction_memory|rom~2_combout  & !\program_counter|Address_out [2])

	.dataa(gnd),
	.datab(gnd),
	.datac(\Instruction_memory|rom~2_combout ),
	.datad(\program_counter|Address_out [2]),
	.cin(gnd),
	.combout(\Instruction_memory|rom~3_combout ),
	.cout());
// synopsys translate_off
defparam \Instruction_memory|rom~3 .lut_mask = 16'h00F0;
defparam \Instruction_memory|rom~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y59_N31
dffeas \Instruction_memory|q[5] (
	.clk(!\clock|clk_output~clkctrl_outclk ),
	.d(\Instruction_memory|rom~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Instruction_memory|q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \Instruction_memory|q[5] .is_wysiwyg = "true";
defparam \Instruction_memory|q[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y59_N20
cycloneive_lcell_comb \Instruction_memory|rom~0 (
// Equation(s):
// \Instruction_memory|rom~0_combout  = (!\program_counter|Address_out [6] & (!\program_counter|Address_out [5] & (!\program_counter|Address_out [4] & !\program_counter|Address_out [3])))

	.dataa(\program_counter|Address_out [6]),
	.datab(\program_counter|Address_out [5]),
	.datac(\program_counter|Address_out [4]),
	.datad(\program_counter|Address_out [3]),
	.cin(gnd),
	.combout(\Instruction_memory|rom~0_combout ),
	.cout());
// synopsys translate_off
defparam \Instruction_memory|rom~0 .lut_mask = 16'h0001;
defparam \Instruction_memory|rom~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y59_N4
cycloneive_lcell_comb \Instruction_memory|rom~4 (
// Equation(s):
// \Instruction_memory|rom~4_combout  = (!\program_counter|Address_out [2] & \Instruction_memory|rom~0_combout )

	.dataa(\program_counter|Address_out [2]),
	.datab(gnd),
	.datac(\Instruction_memory|rom~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Instruction_memory|rom~4_combout ),
	.cout());
// synopsys translate_off
defparam \Instruction_memory|rom~4 .lut_mask = 16'h5050;
defparam \Instruction_memory|rom~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y59_N5
dffeas \Instruction_memory|q[1] (
	.clk(!\clock|clk_output~clkctrl_outclk ),
	.d(\Instruction_memory|rom~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Instruction_memory|q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \Instruction_memory|q[1] .is_wysiwyg = "true";
defparam \Instruction_memory|q[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y59_N17
dffeas \Instruction_memory|q[29] (
	.clk(!\clock|clk_output~clkctrl_outclk ),
	.d(gnd),
	.asdata(\Instruction_memory|rom~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Instruction_memory|q [29]),
	.prn(vcc));
// synopsys translate_off
defparam \Instruction_memory|q[29] .is_wysiwyg = "true";
defparam \Instruction_memory|q[29] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y59_N21
dffeas \Instruction_memory|q[0] (
	.clk(!\clock|clk_output~clkctrl_outclk ),
	.d(\Instruction_memory|rom~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Instruction_memory|q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \Instruction_memory|q[0] .is_wysiwyg = "true";
defparam \Instruction_memory|q[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y59_N16
cycloneive_lcell_comb \ALUc|Mux0~0 (
// Equation(s):
// \ALUc|Mux0~0_combout  = (!\Instruction_memory|q [29] & (((\Instruction_memory|q [1]) # (\Instruction_memory|q [0])) # (!\Instruction_memory|q [5])))

	.dataa(\Instruction_memory|q [5]),
	.datab(\Instruction_memory|q [1]),
	.datac(\Instruction_memory|q [29]),
	.datad(\Instruction_memory|q [0]),
	.cin(gnd),
	.combout(\ALUc|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALUc|Mux0~0 .lut_mask = 16'h0F0D;
defparam \ALUc|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y59_N18
cycloneive_lcell_comb \ALUc|WideOr1~0 (
// Equation(s):
// \ALUc|WideOr1~0_combout  = (\Instruction_memory|q [29]) # ((\Instruction_memory|q [5] & (!\Instruction_memory|q [0] & !\Instruction_memory|q [1])))

	.dataa(\Instruction_memory|q [5]),
	.datab(\Instruction_memory|q [0]),
	.datac(\Instruction_memory|q [1]),
	.datad(\Instruction_memory|q [29]),
	.cin(gnd),
	.combout(\ALUc|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALUc|WideOr1~0 .lut_mask = 16'hFF02;
defparam \ALUc|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y59_N20
cycloneive_lcell_comb \comb_4|register_rtl_1_bypass[0]~feeder (
// Equation(s):
// \comb_4|register_rtl_1_bypass[0]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\comb_4|register_rtl_1_bypass[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \comb_4|register_rtl_1_bypass[0]~feeder .lut_mask = 16'hFFFF;
defparam \comb_4|register_rtl_1_bypass[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y59_N21
dffeas \comb_4|register_rtl_1_bypass[0] (
	.clk(!\clock|clk_output~clkctrl_outclk ),
	.d(\comb_4|register_rtl_1_bypass[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comb_4|register_rtl_1_bypass [0]),
	.prn(vcc));
// synopsys translate_off
defparam \comb_4|register_rtl_1_bypass[0] .is_wysiwyg = "true";
defparam \comb_4|register_rtl_1_bypass[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y59_N28
cycloneive_lcell_comb \Rgst|data_out[1]~1 (
// Equation(s):
// \Rgst|data_out[1]~1_combout  = (\Instruction_memory|q [5] & !\Instruction_memory|q [29])

	.dataa(gnd),
	.datab(gnd),
	.datac(\Instruction_memory|q [5]),
	.datad(\Instruction_memory|q [29]),
	.cin(gnd),
	.combout(\Rgst|data_out[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \Rgst|data_out[1]~1 .lut_mask = 16'h00F0;
defparam \Rgst|data_out[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y59_N15
dffeas \comb_4|register_rtl_1_bypass[3] (
	.clk(!\clock|clk_output~clkctrl_outclk ),
	.d(gnd),
	.asdata(\Rgst|data_out[1]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comb_4|register_rtl_1_bypass [3]),
	.prn(vcc));
// synopsys translate_off
defparam \comb_4|register_rtl_1_bypass[3] .is_wysiwyg = "true";
defparam \comb_4|register_rtl_1_bypass[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y59_N26
cycloneive_lcell_comb \Instruction_memory|rom~1 (
// Equation(s):
// \Instruction_memory|rom~1_combout  = (\program_counter|Address_out [2] & \Instruction_memory|rom~0_combout )

	.dataa(\program_counter|Address_out [2]),
	.datab(gnd),
	.datac(\Instruction_memory|rom~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Instruction_memory|rom~1_combout ),
	.cout());
// synopsys translate_off
defparam \Instruction_memory|rom~1 .lut_mask = 16'hA0A0;
defparam \Instruction_memory|rom~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y59_N25
dffeas \comb_4|register_rtl_1_bypass[2] (
	.clk(!\clock|clk_output~clkctrl_outclk ),
	.d(gnd),
	.asdata(\Instruction_memory|rom~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comb_4|register_rtl_1_bypass [2]),
	.prn(vcc));
// synopsys translate_off
defparam \comb_4|register_rtl_1_bypass[2] .is_wysiwyg = "true";
defparam \comb_4|register_rtl_1_bypass[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y59_N27
dffeas \Instruction_memory|q[16] (
	.clk(!\clock|clk_output~clkctrl_outclk ),
	.d(\Instruction_memory|rom~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Instruction_memory|q [16]),
	.prn(vcc));
// synopsys translate_off
defparam \Instruction_memory|q[16] .is_wysiwyg = "true";
defparam \Instruction_memory|q[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y59_N0
cycloneive_lcell_comb \Rgst|data_out[0]~0 (
// Equation(s):
// \Rgst|data_out[0]~0_combout  = (\Instruction_memory|q [29] & ((\Instruction_memory|q [16]))) # (!\Instruction_memory|q [29] & (\Instruction_memory|q [5]))

	.dataa(\Instruction_memory|q [5]),
	.datab(\Instruction_memory|q [16]),
	.datac(gnd),
	.datad(\Instruction_memory|q [29]),
	.cin(gnd),
	.combout(\Rgst|data_out[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \Rgst|data_out[0]~0 .lut_mask = 16'hCCAA;
defparam \Rgst|data_out[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y59_N3
dffeas \comb_4|register_rtl_1_bypass[1] (
	.clk(!\clock|clk_output~clkctrl_outclk ),
	.d(gnd),
	.asdata(\Rgst|data_out[0]~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comb_4|register_rtl_1_bypass [1]),
	.prn(vcc));
// synopsys translate_off
defparam \comb_4|register_rtl_1_bypass[1] .is_wysiwyg = "true";
defparam \comb_4|register_rtl_1_bypass[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y59_N24
cycloneive_lcell_comb \comb_4|register~0 (
// Equation(s):
// \comb_4|register~0_combout  = (\comb_4|register_rtl_1_bypass [0] & (!\comb_4|register_rtl_1_bypass [3] & (\comb_4|register_rtl_1_bypass [2] $ (!\comb_4|register_rtl_1_bypass [1]))))

	.dataa(\comb_4|register_rtl_1_bypass [0]),
	.datab(\comb_4|register_rtl_1_bypass [3]),
	.datac(\comb_4|register_rtl_1_bypass [2]),
	.datad(\comb_4|register_rtl_1_bypass [1]),
	.cin(gnd),
	.combout(\comb_4|register~0_combout ),
	.cout());
// synopsys translate_off
defparam \comb_4|register~0 .lut_mask = 16'h2002;
defparam \comb_4|register~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y59_N13
dffeas \comb_4|register_rtl_1_bypass[11] (
	.clk(!\clock|clk_output~clkctrl_outclk ),
	.d(gnd),
	.asdata(\ULA|Mux31~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comb_4|register_rtl_1_bypass [11]),
	.prn(vcc));
// synopsys translate_off
defparam \comb_4|register_rtl_1_bypass[11] .is_wysiwyg = "true";
defparam \comb_4|register_rtl_1_bypass[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y55_N12
cycloneive_lcell_comb \~GND (
// Equation(s):
// \~GND~combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\~GND~combout ),
	.cout());
// synopsys translate_off
defparam \~GND .lut_mask = 16'h0000;
defparam \~GND .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y59_N2
cycloneive_lcell_comb \ULA|Mux31~1 (
// Equation(s):
// \ULA|Mux31~1_combout  = (!\ALUc|Mux0~0_combout  & \ALUc|WideOr1~0_combout )

	.dataa(\ALUc|Mux0~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\ALUc|WideOr1~0_combout ),
	.cin(gnd),
	.combout(\ULA|Mux31~1_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Mux31~1 .lut_mask = 16'h5500;
defparam \ULA|Mux31~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y59_N12
cycloneive_lcell_comb \ULA|Mux30~0 (
// Equation(s):
// \ULA|Mux30~0_combout  = (\Instruction_memory|q [29]) # ((\Instruction_memory|q [5] & (!\Instruction_memory|q [1] & !\Instruction_memory|q [0])))

	.dataa(\Instruction_memory|q [5]),
	.datab(\Instruction_memory|q [29]),
	.datac(\Instruction_memory|q [1]),
	.datad(\Instruction_memory|q [0]),
	.cin(gnd),
	.combout(\ULA|Mux30~0_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Mux30~0 .lut_mask = 16'hCCCE;
defparam \ULA|Mux30~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y61_N23
dffeas \comb_4|register_rtl_1_bypass[12] (
	.clk(!\clock|clk_output~clkctrl_outclk ),
	.d(gnd),
	.asdata(\ULA|Mux30~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comb_4|register_rtl_1_bypass [12]),
	.prn(vcc));
// synopsys translate_off
defparam \comb_4|register_rtl_1_bypass[12] .is_wysiwyg = "true";
defparam \comb_4|register_rtl_1_bypass[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y59_N15
dffeas \comb_4|register_rtl_1_bypass[13] (
	.clk(!\clock|clk_output~clkctrl_outclk ),
	.d(\ULA|Mux29~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comb_4|register_rtl_1_bypass [13]),
	.prn(vcc));
// synopsys translate_off
defparam \comb_4|register_rtl_1_bypass[13] .is_wysiwyg = "true";
defparam \comb_4|register_rtl_1_bypass[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y59_N17
dffeas \comb_4|register_rtl_1_bypass[14] (
	.clk(!\clock|clk_output~clkctrl_outclk ),
	.d(gnd),
	.asdata(\ULA|Mux28~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comb_4|register_rtl_1_bypass [14]),
	.prn(vcc));
// synopsys translate_off
defparam \comb_4|register_rtl_1_bypass[14] .is_wysiwyg = "true";
defparam \comb_4|register_rtl_1_bypass[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y59_N6
cycloneive_lcell_comb \comb_4|register_rtl_0_bypass[0]~feeder (
// Equation(s):
// \comb_4|register_rtl_0_bypass[0]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\comb_4|register_rtl_0_bypass[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \comb_4|register_rtl_0_bypass[0]~feeder .lut_mask = 16'hFFFF;
defparam \comb_4|register_rtl_0_bypass[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y59_N7
dffeas \comb_4|register_rtl_0_bypass[0] (
	.clk(!\clock|clk_output~clkctrl_outclk ),
	.d(\comb_4|register_rtl_0_bypass[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comb_4|register_rtl_0_bypass [0]),
	.prn(vcc));
// synopsys translate_off
defparam \comb_4|register_rtl_0_bypass[0] .is_wysiwyg = "true";
defparam \comb_4|register_rtl_0_bypass[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y59_N29
dffeas \comb_4|register_rtl_0_bypass[3] (
	.clk(!\clock|clk_output~clkctrl_outclk ),
	.d(\Rgst|data_out[1]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comb_4|register_rtl_0_bypass [3]),
	.prn(vcc));
// synopsys translate_off
defparam \comb_4|register_rtl_0_bypass[3] .is_wysiwyg = "true";
defparam \comb_4|register_rtl_0_bypass[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y59_N6
cycloneive_lcell_comb \Instruction_memory|rom~5 (
// Equation(s):
// \Instruction_memory|rom~5_combout  = (!\program_counter|Address_out [5] & (!\program_counter|Address_out [4] & (\program_counter|Address_out [3] $ (\program_counter|Address_out [2]))))

	.dataa(\program_counter|Address_out [3]),
	.datab(\program_counter|Address_out [5]),
	.datac(\program_counter|Address_out [4]),
	.datad(\program_counter|Address_out [2]),
	.cin(gnd),
	.combout(\Instruction_memory|rom~5_combout ),
	.cout());
// synopsys translate_off
defparam \Instruction_memory|rom~5 .lut_mask = 16'h0102;
defparam \Instruction_memory|rom~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y59_N8
cycloneive_lcell_comb \Instruction_memory|rom~6 (
// Equation(s):
// \Instruction_memory|rom~6_combout  = (!\program_counter|Address_out [6] & \Instruction_memory|rom~5_combout )

	.dataa(\program_counter|Address_out [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(\Instruction_memory|rom~5_combout ),
	.cin(gnd),
	.combout(\Instruction_memory|rom~6_combout ),
	.cout());
// synopsys translate_off
defparam \Instruction_memory|rom~6 .lut_mask = 16'h5500;
defparam \Instruction_memory|rom~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y59_N11
dffeas \comb_4|register_rtl_0_bypass[2] (
	.clk(!\clock|clk_output~clkctrl_outclk ),
	.d(gnd),
	.asdata(\Instruction_memory|rom~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comb_4|register_rtl_0_bypass [2]),
	.prn(vcc));
// synopsys translate_off
defparam \comb_4|register_rtl_0_bypass[2] .is_wysiwyg = "true";
defparam \comb_4|register_rtl_0_bypass[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y59_N1
dffeas \comb_4|register_rtl_0_bypass[1] (
	.clk(!\clock|clk_output~clkctrl_outclk ),
	.d(\Rgst|data_out[0]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comb_4|register_rtl_0_bypass [1]),
	.prn(vcc));
// synopsys translate_off
defparam \comb_4|register_rtl_0_bypass[1] .is_wysiwyg = "true";
defparam \comb_4|register_rtl_0_bypass[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y59_N10
cycloneive_lcell_comb \comb_4|register~2 (
// Equation(s):
// \comb_4|register~2_combout  = (\comb_4|register_rtl_0_bypass [0] & (!\comb_4|register_rtl_0_bypass [3] & (\comb_4|register_rtl_0_bypass [2] $ (!\comb_4|register_rtl_0_bypass [1]))))

	.dataa(\comb_4|register_rtl_0_bypass [0]),
	.datab(\comb_4|register_rtl_0_bypass [3]),
	.datac(\comb_4|register_rtl_0_bypass [2]),
	.datad(\comb_4|register_rtl_0_bypass [1]),
	.cin(gnd),
	.combout(\comb_4|register~2_combout ),
	.cout());
// synopsys translate_off
defparam \comb_4|register~2 .lut_mask = 16'h2002;
defparam \comb_4|register~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y60_N1
dffeas \comb_4|register_rtl_1_bypass[16] (
	.clk(!\clock|clk_output~clkctrl_outclk ),
	.d(\ULA|Mux26~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comb_4|register_rtl_1_bypass [16]),
	.prn(vcc));
// synopsys translate_off
defparam \comb_4|register_rtl_1_bypass[16] .is_wysiwyg = "true";
defparam \comb_4|register_rtl_1_bypass[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y57_N13
dffeas \comb_4|register_rtl_0_bypass[17] (
	.clk(!\clock|clk_output~clkctrl_outclk ),
	.d(gnd),
	.asdata(\ULA|Mux25~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comb_4|register_rtl_0_bypass [17]),
	.prn(vcc));
// synopsys translate_off
defparam \comb_4|register_rtl_0_bypass[17] .is_wysiwyg = "true";
defparam \comb_4|register_rtl_0_bypass[17] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y58_N11
dffeas \comb_4|register_rtl_0_bypass[18] (
	.clk(!\clock|clk_output~clkctrl_outclk ),
	.d(gnd),
	.asdata(\ULA|Mux24~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comb_4|register_rtl_0_bypass [18]),
	.prn(vcc));
// synopsys translate_off
defparam \comb_4|register_rtl_0_bypass[18] .is_wysiwyg = "true";
defparam \comb_4|register_rtl_0_bypass[18] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y58_N23
dffeas \comb_4|register_rtl_1_bypass[19] (
	.clk(!\clock|clk_output~clkctrl_outclk ),
	.d(\ULA|Mux23~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comb_4|register_rtl_1_bypass [19]),
	.prn(vcc));
// synopsys translate_off
defparam \comb_4|register_rtl_1_bypass[19] .is_wysiwyg = "true";
defparam \comb_4|register_rtl_1_bypass[19] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y60_N11
dffeas \comb_4|register_rtl_0_bypass[20] (
	.clk(!\clock|clk_output~clkctrl_outclk ),
	.d(gnd),
	.asdata(\ULA|Mux22~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comb_4|register_rtl_0_bypass [20]),
	.prn(vcc));
// synopsys translate_off
defparam \comb_4|register_rtl_0_bypass[20] .is_wysiwyg = "true";
defparam \comb_4|register_rtl_0_bypass[20] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y60_N25
dffeas \comb_4|register_rtl_0_bypass[21] (
	.clk(!\clock|clk_output~clkctrl_outclk ),
	.d(gnd),
	.asdata(\ULA|Mux21~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comb_4|register_rtl_0_bypass [21]),
	.prn(vcc));
// synopsys translate_off
defparam \comb_4|register_rtl_0_bypass[21] .is_wysiwyg = "true";
defparam \comb_4|register_rtl_0_bypass[21] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y58_N7
dffeas \comb_4|register_rtl_0_bypass[22] (
	.clk(!\clock|clk_output~clkctrl_outclk ),
	.d(gnd),
	.asdata(\ULA|Mux20~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comb_4|register_rtl_0_bypass [22]),
	.prn(vcc));
// synopsys translate_off
defparam \comb_4|register_rtl_0_bypass[22] .is_wysiwyg = "true";
defparam \comb_4|register_rtl_0_bypass[22] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y61_N15
dffeas \comb_4|register_rtl_1_bypass[23] (
	.clk(!\clock|clk_output~clkctrl_outclk ),
	.d(\ULA|Mux19~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comb_4|register_rtl_1_bypass [23]),
	.prn(vcc));
// synopsys translate_off
defparam \comb_4|register_rtl_1_bypass[23] .is_wysiwyg = "true";
defparam \comb_4|register_rtl_1_bypass[23] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y58_N13
dffeas \comb_4|register_rtl_1_bypass[24] (
	.clk(!\clock|clk_output~clkctrl_outclk ),
	.d(\ULA|Mux18~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comb_4|register_rtl_1_bypass [24]),
	.prn(vcc));
// synopsys translate_off
defparam \comb_4|register_rtl_1_bypass[24] .is_wysiwyg = "true";
defparam \comb_4|register_rtl_1_bypass[24] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y58_N21
dffeas \comb_4|register_rtl_1_bypass[25] (
	.clk(!\clock|clk_output~clkctrl_outclk ),
	.d(\ULA|Mux17~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comb_4|register_rtl_1_bypass [25]),
	.prn(vcc));
// synopsys translate_off
defparam \comb_4|register_rtl_1_bypass[25] .is_wysiwyg = "true";
defparam \comb_4|register_rtl_1_bypass[25] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y58_N27
dffeas \comb_4|register_rtl_1_bypass[28] (
	.clk(!\clock|clk_output~clkctrl_outclk ),
	.d(\ULA|Mux14~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comb_4|register_rtl_1_bypass [28]),
	.prn(vcc));
// synopsys translate_off
defparam \comb_4|register_rtl_1_bypass[28] .is_wysiwyg = "true";
defparam \comb_4|register_rtl_1_bypass[28] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y59_N15
dffeas \comb_4|register_rtl_1_bypass[29] (
	.clk(!\clock|clk_output~clkctrl_outclk ),
	.d(\ULA|Mux13~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comb_4|register_rtl_1_bypass [29]),
	.prn(vcc));
// synopsys translate_off
defparam \comb_4|register_rtl_1_bypass[29] .is_wysiwyg = "true";
defparam \comb_4|register_rtl_1_bypass[29] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y58_N9
dffeas \comb_4|register_rtl_0_bypass[31] (
	.clk(!\clock|clk_output~clkctrl_outclk ),
	.d(gnd),
	.asdata(\ULA|Mux11~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comb_4|register_rtl_0_bypass [31]),
	.prn(vcc));
// synopsys translate_off
defparam \comb_4|register_rtl_0_bypass[31] .is_wysiwyg = "true";
defparam \comb_4|register_rtl_0_bypass[31] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y58_N15
dffeas \comb_4|register_rtl_0_bypass[32] (
	.clk(!\clock|clk_output~clkctrl_outclk ),
	.d(gnd),
	.asdata(\ULA|Mux10~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comb_4|register_rtl_0_bypass [32]),
	.prn(vcc));
// synopsys translate_off
defparam \comb_4|register_rtl_0_bypass[32] .is_wysiwyg = "true";
defparam \comb_4|register_rtl_0_bypass[32] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y60_N15
dffeas \comb_4|register_rtl_0_bypass[34] (
	.clk(!\clock|clk_output~clkctrl_outclk ),
	.d(gnd),
	.asdata(\ULA|Mux8~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comb_4|register_rtl_0_bypass [34]),
	.prn(vcc));
// synopsys translate_off
defparam \comb_4|register_rtl_0_bypass[34] .is_wysiwyg = "true";
defparam \comb_4|register_rtl_0_bypass[34] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y57_N23
dffeas \comb_4|register_rtl_1_bypass[38] (
	.clk(!\clock|clk_output~clkctrl_outclk ),
	.d(\ULA|Mux4~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comb_4|register_rtl_1_bypass [38]),
	.prn(vcc));
// synopsys translate_off
defparam \comb_4|register_rtl_1_bypass[38] .is_wysiwyg = "true";
defparam \comb_4|register_rtl_1_bypass[38] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y57_N1
dffeas \comb_4|register_rtl_0_bypass[40] (
	.clk(!\clock|clk_output~clkctrl_outclk ),
	.d(gnd),
	.asdata(\ULA|Mux2~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comb_4|register_rtl_0_bypass [40]),
	.prn(vcc));
// synopsys translate_off
defparam \comb_4|register_rtl_0_bypass[40] .is_wysiwyg = "true";
defparam \comb_4|register_rtl_0_bypass[40] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y57_N31
dffeas \comb_4|register_rtl_1_bypass[40] (
	.clk(!\clock|clk_output~clkctrl_outclk ),
	.d(\ULA|Mux2~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comb_4|register_rtl_1_bypass [40]),
	.prn(vcc));
// synopsys translate_off
defparam \comb_4|register_rtl_1_bypass[40] .is_wysiwyg = "true";
defparam \comb_4|register_rtl_1_bypass[40] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y57_N5
dffeas \comb_4|register_rtl_0_bypass[41] (
	.clk(!\clock|clk_output~clkctrl_outclk ),
	.d(gnd),
	.asdata(\ULA|Mux1~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comb_4|register_rtl_0_bypass [41]),
	.prn(vcc));
// synopsys translate_off
defparam \comb_4|register_rtl_0_bypass[41] .is_wysiwyg = "true";
defparam \comb_4|register_rtl_0_bypass[41] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y57_N25
dffeas \comb_4|register_rtl_1_bypass[41] (
	.clk(!\clock|clk_output~clkctrl_outclk ),
	.d(\ULA|Mux1~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comb_4|register_rtl_1_bypass [41]),
	.prn(vcc));
// synopsys translate_off
defparam \comb_4|register_rtl_1_bypass[41] .is_wysiwyg = "true";
defparam \comb_4|register_rtl_1_bypass[41] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y57_N15
dffeas \comb_4|register_rtl_0_bypass[42] (
	.clk(!\clock|clk_output~clkctrl_outclk ),
	.d(gnd),
	.asdata(\ULA|Mux0~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comb_4|register_rtl_0_bypass [42]),
	.prn(vcc));
// synopsys translate_off
defparam \comb_4|register_rtl_0_bypass[42] .is_wysiwyg = "true";
defparam \comb_4|register_rtl_0_bypass[42] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y57_N19
dffeas \comb_4|register_rtl_1_bypass[42] (
	.clk(!\clock|clk_output~clkctrl_outclk ),
	.d(\ULA|Mux0~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comb_4|register_rtl_1_bypass [42]),
	.prn(vcc));
// synopsys translate_off
defparam \comb_4|register_rtl_1_bypass[42] .is_wysiwyg = "true";
defparam \comb_4|register_rtl_1_bypass[42] .power_up = "low";
// synopsys translate_on

// Location: M9K_X64_Y58_N0
cycloneive_ram_block \comb_4|register_rtl_1|auto_generated|ram_block1a0 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clock|clk_output~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({gnd,gnd,gnd,gnd,\ULA|Mux0~combout ,\ULA|Mux1~combout ,\ULA|Mux2~combout ,\ULA|Mux3~combout ,\ULA|Mux4~combout ,\ULA|Mux5~combout ,\ULA|Mux6~combout ,\ULA|Mux7~combout ,\ULA|Mux8~combout ,\ULA|Mux9~combout ,\ULA|Mux10~combout ,\ULA|Mux11~combout ,\ULA|Mux12~combout ,
\ULA|Mux13~combout ,\ULA|Mux14~combout ,\ULA|Mux15~combout ,\ULA|Mux16~combout ,\ULA|Mux17~combout ,\ULA|Mux18~combout ,\ULA|Mux19~combout ,\ULA|Mux20~combout ,\ULA|Mux21~combout ,\ULA|Mux22~combout ,\ULA|Mux23~combout ,\ULA|Mux24~combout ,\ULA|Mux25~combout ,
\ULA|Mux26~combout ,\ULA|Mux27~combout ,\ULA|Mux28~combout ,\ULA|Mux29~combout ,\ULA|Mux30~combout ,\ULA|Mux31~0_combout }),
	.portaaddr({\Rgst|data_out[1]~1_combout ,\Rgst|data_out[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(36'b000000000000000000000000000000000000),
	.portbaddr({\~GND~combout ,\Instruction_memory|rom~1_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\comb_4|register_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \comb_4|register_rtl_1|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \comb_4|register_rtl_1|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \comb_4|register_rtl_1|auto_generated|ram_block1a0 .logical_ram_name = "Registers:comb_4|altsyncram:register_rtl_1|altsyncram_26e1:auto_generated|ALTSYNCRAM";
defparam \comb_4|register_rtl_1|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "dont_care";
defparam \comb_4|register_rtl_1|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \comb_4|register_rtl_1|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \comb_4|register_rtl_1|auto_generated|ram_block1a0 .port_a_address_width = 2;
defparam \comb_4|register_rtl_1|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \comb_4|register_rtl_1|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \comb_4|register_rtl_1|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \comb_4|register_rtl_1|auto_generated|ram_block1a0 .port_a_data_width = 36;
defparam \comb_4|register_rtl_1|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \comb_4|register_rtl_1|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \comb_4|register_rtl_1|auto_generated|ram_block1a0 .port_a_last_address = 3;
defparam \comb_4|register_rtl_1|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 32;
defparam \comb_4|register_rtl_1|auto_generated|ram_block1a0 .port_a_logical_ram_width = 32;
defparam \comb_4|register_rtl_1|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \comb_4|register_rtl_1|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \comb_4|register_rtl_1|auto_generated|ram_block1a0 .port_b_address_clock = "clock0";
defparam \comb_4|register_rtl_1|auto_generated|ram_block1a0 .port_b_address_width = 2;
defparam \comb_4|register_rtl_1|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \comb_4|register_rtl_1|auto_generated|ram_block1a0 .port_b_data_out_clock = "none";
defparam \comb_4|register_rtl_1|auto_generated|ram_block1a0 .port_b_data_width = 36;
defparam \comb_4|register_rtl_1|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \comb_4|register_rtl_1|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \comb_4|register_rtl_1|auto_generated|ram_block1a0 .port_b_last_address = 3;
defparam \comb_4|register_rtl_1|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 32;
defparam \comb_4|register_rtl_1|auto_generated|ram_block1a0 .port_b_logical_ram_width = 32;
defparam \comb_4|register_rtl_1|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \comb_4|register_rtl_1|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock0";
defparam \comb_4|register_rtl_1|auto_generated|ram_block1a0 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X61_Y57_N30
cycloneive_lcell_comb \Alu_in|data_out[31]~0 (
// Equation(s):
// \Alu_in|data_out[31]~0_combout  = (!\Instruction_memory|q [29] & ((\comb_4|register~0_combout  & (\comb_4|register_rtl_1_bypass [42])) # (!\comb_4|register~0_combout  & ((\comb_4|register_rtl_1|auto_generated|ram_block1a31 )))))

	.dataa(\comb_4|register~0_combout ),
	.datab(\comb_4|register_rtl_1_bypass [42]),
	.datac(\comb_4|register_rtl_1|auto_generated|ram_block1a31 ),
	.datad(\Instruction_memory|q [29]),
	.cin(gnd),
	.combout(\Alu_in|data_out[31]~0_combout ),
	.cout());
// synopsys translate_off
defparam \Alu_in|data_out[31]~0 .lut_mask = 16'h00D8;
defparam \Alu_in|data_out[31]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y57_N0
cycloneive_ram_block \comb_4|register_rtl_0|auto_generated|ram_block1a0 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clock|clk_output~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({gnd,gnd,gnd,gnd,\ULA|Mux0~combout ,\ULA|Mux1~combout ,\ULA|Mux2~combout ,\ULA|Mux3~combout ,\ULA|Mux4~combout ,\ULA|Mux5~combout ,\ULA|Mux6~combout ,\ULA|Mux7~combout ,\ULA|Mux8~combout ,\ULA|Mux9~combout ,\ULA|Mux10~combout ,\ULA|Mux11~combout ,\ULA|Mux12~combout ,
\ULA|Mux13~combout ,\ULA|Mux14~combout ,\ULA|Mux15~combout ,\ULA|Mux16~combout ,\ULA|Mux17~combout ,\ULA|Mux18~combout ,\ULA|Mux19~combout ,\ULA|Mux20~combout ,\ULA|Mux21~combout ,\ULA|Mux22~combout ,\ULA|Mux23~combout ,\ULA|Mux24~combout ,\ULA|Mux25~combout ,
\ULA|Mux26~combout ,\ULA|Mux27~combout ,\ULA|Mux28~combout ,\ULA|Mux29~combout ,\ULA|Mux30~combout ,\ULA|Mux31~0_combout }),
	.portaaddr({\Rgst|data_out[1]~1_combout ,\Rgst|data_out[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(36'b000000000000000000000000000000000000),
	.portbaddr({\~GND~combout ,\Instruction_memory|rom~6_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\comb_4|register_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \comb_4|register_rtl_0|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \comb_4|register_rtl_0|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \comb_4|register_rtl_0|auto_generated|ram_block1a0 .logical_ram_name = "Registers:comb_4|altsyncram:register_rtl_0|altsyncram_26e1:auto_generated|ALTSYNCRAM";
defparam \comb_4|register_rtl_0|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "dont_care";
defparam \comb_4|register_rtl_0|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \comb_4|register_rtl_0|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \comb_4|register_rtl_0|auto_generated|ram_block1a0 .port_a_address_width = 2;
defparam \comb_4|register_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \comb_4|register_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \comb_4|register_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \comb_4|register_rtl_0|auto_generated|ram_block1a0 .port_a_data_width = 36;
defparam \comb_4|register_rtl_0|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \comb_4|register_rtl_0|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \comb_4|register_rtl_0|auto_generated|ram_block1a0 .port_a_last_address = 3;
defparam \comb_4|register_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 32;
defparam \comb_4|register_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_width = 32;
defparam \comb_4|register_rtl_0|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \comb_4|register_rtl_0|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \comb_4|register_rtl_0|auto_generated|ram_block1a0 .port_b_address_clock = "clock0";
defparam \comb_4|register_rtl_0|auto_generated|ram_block1a0 .port_b_address_width = 2;
defparam \comb_4|register_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \comb_4|register_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clock = "none";
defparam \comb_4|register_rtl_0|auto_generated|ram_block1a0 .port_b_data_width = 36;
defparam \comb_4|register_rtl_0|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \comb_4|register_rtl_0|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \comb_4|register_rtl_0|auto_generated|ram_block1a0 .port_b_last_address = 3;
defparam \comb_4|register_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 32;
defparam \comb_4|register_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_width = 32;
defparam \comb_4|register_rtl_0|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \comb_4|register_rtl_0|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock0";
defparam \comb_4|register_rtl_0|auto_generated|ram_block1a0 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X61_Y57_N14
cycloneive_lcell_comb \ULA|result~82 (
// Equation(s):
// \ULA|result~82_combout  = (\Alu_in|data_out[31]~0_combout  & ((\comb_4|register~2_combout  & (\comb_4|register_rtl_0_bypass [42])) # (!\comb_4|register~2_combout  & ((\comb_4|register_rtl_0|auto_generated|ram_block1a31 )))))

	.dataa(\comb_4|register~2_combout ),
	.datab(\comb_4|register_rtl_0_bypass [42]),
	.datac(\Alu_in|data_out[31]~0_combout ),
	.datad(\comb_4|register_rtl_0|auto_generated|ram_block1a31 ),
	.cin(gnd),
	.combout(\ULA|result~82_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|result~82 .lut_mask = 16'hD080;
defparam \ULA|result~82 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y57_N8
cycloneive_lcell_comb \comb_4|register~4 (
// Equation(s):
// \comb_4|register~4_combout  = (\comb_4|register~2_combout  & (\comb_4|register_rtl_0_bypass [42])) # (!\comb_4|register~2_combout  & ((\comb_4|register_rtl_0|auto_generated|ram_block1a31 )))

	.dataa(\comb_4|register~2_combout ),
	.datab(gnd),
	.datac(\comb_4|register_rtl_0_bypass [42]),
	.datad(\comb_4|register_rtl_0|auto_generated|ram_block1a31 ),
	.cin(gnd),
	.combout(\comb_4|register~4_combout ),
	.cout());
// synopsys translate_off
defparam \comb_4|register~4 .lut_mask = 16'hF5A0;
defparam \comb_4|register~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y57_N24
cycloneive_lcell_comb \ULA|Add0~95 (
// Equation(s):
// \ULA|Add0~95_combout  = \ALUc|WideOr1~0_combout  $ (\Alu_in|data_out[31]~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\ALUc|WideOr1~0_combout ),
	.datad(\Alu_in|data_out[31]~0_combout ),
	.cin(gnd),
	.combout(\ULA|Add0~95_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Add0~95 .lut_mask = 16'h0FF0;
defparam \ULA|Add0~95 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y60_N14
cycloneive_lcell_comb \ULA|Add0~92 (
// Equation(s):
// \ULA|Add0~92_combout  = \ALUc|WideOr1~0_combout  $ (\Alu_in|data_out[30]~1_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\ALUc|WideOr1~0_combout ),
	.datad(\Alu_in|data_out[30]~1_combout ),
	.cin(gnd),
	.combout(\ULA|Add0~92_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Add0~92 .lut_mask = 16'h0FF0;
defparam \ULA|Add0~92 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y57_N20
cycloneive_lcell_comb \comb_4|register~5 (
// Equation(s):
// \comb_4|register~5_combout  = (\comb_4|register~2_combout  & (\comb_4|register_rtl_0_bypass [41])) # (!\comb_4|register~2_combout  & ((\comb_4|register_rtl_0|auto_generated|ram_block1a30 )))

	.dataa(\comb_4|register_rtl_0_bypass [41]),
	.datab(gnd),
	.datac(\comb_4|register~2_combout ),
	.datad(\comb_4|register_rtl_0|auto_generated|ram_block1a30 ),
	.cin(gnd),
	.combout(\comb_4|register~5_combout ),
	.cout());
// synopsys translate_off
defparam \comb_4|register~5 .lut_mask = 16'hAFA0;
defparam \comb_4|register~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y61_N4
cycloneive_lcell_comb \ULA|Add0~89 (
// Equation(s):
// \ULA|Add0~89_combout  = \ALUc|WideOr1~0_combout  $ (\Alu_in|data_out[29]~2_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\ALUc|WideOr1~0_combout ),
	.datad(\Alu_in|data_out[29]~2_combout ),
	.cin(gnd),
	.combout(\ULA|Add0~89_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Add0~89 .lut_mask = 16'h0FF0;
defparam \ULA|Add0~89 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y61_N24
cycloneive_lcell_comb \comb_4|register~6 (
// Equation(s):
// \comb_4|register~6_combout  = (\comb_4|register~2_combout  & ((\comb_4|register_rtl_0_bypass [40]))) # (!\comb_4|register~2_combout  & (\comb_4|register_rtl_0|auto_generated|ram_block1a29 ))

	.dataa(\comb_4|register~2_combout ),
	.datab(gnd),
	.datac(\comb_4|register_rtl_0|auto_generated|ram_block1a29 ),
	.datad(\comb_4|register_rtl_0_bypass [40]),
	.cin(gnd),
	.combout(\comb_4|register~6_combout ),
	.cout());
// synopsys translate_off
defparam \comb_4|register~6 .lut_mask = 16'hFA50;
defparam \comb_4|register~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y57_N13
dffeas \comb_4|register_rtl_0_bypass[39] (
	.clk(!\clock|clk_output~clkctrl_outclk ),
	.d(gnd),
	.asdata(\ULA|Mux3~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comb_4|register_rtl_0_bypass [39]),
	.prn(vcc));
// synopsys translate_off
defparam \comb_4|register_rtl_0_bypass[39] .is_wysiwyg = "true";
defparam \comb_4|register_rtl_0_bypass[39] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y57_N10
cycloneive_lcell_comb \comb_4|register~7 (
// Equation(s):
// \comb_4|register~7_combout  = (\comb_4|register~2_combout  & (\comb_4|register_rtl_0_bypass [39])) # (!\comb_4|register~2_combout  & ((\comb_4|register_rtl_0|auto_generated|ram_block1a28 )))

	.dataa(\comb_4|register~2_combout ),
	.datab(\comb_4|register_rtl_0_bypass [39]),
	.datac(\comb_4|register_rtl_0|auto_generated|ram_block1a28 ),
	.datad(gnd),
	.cin(gnd),
	.combout(\comb_4|register~7_combout ),
	.cout());
// synopsys translate_off
defparam \comb_4|register~7 .lut_mask = 16'hD8D8;
defparam \comb_4|register~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y57_N29
dffeas \comb_4|register_rtl_1_bypass[39] (
	.clk(!\clock|clk_output~clkctrl_outclk ),
	.d(\ULA|Mux3~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comb_4|register_rtl_1_bypass [39]),
	.prn(vcc));
// synopsys translate_off
defparam \comb_4|register_rtl_1_bypass[39] .is_wysiwyg = "true";
defparam \comb_4|register_rtl_1_bypass[39] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y57_N0
cycloneive_lcell_comb \Alu_in|data_out[28]~3 (
// Equation(s):
// \Alu_in|data_out[28]~3_combout  = (!\Instruction_memory|q [29] & ((\comb_4|register~0_combout  & (\comb_4|register_rtl_1_bypass [39])) # (!\comb_4|register~0_combout  & ((\comb_4|register_rtl_1|auto_generated|ram_block1a28 )))))

	.dataa(\comb_4|register_rtl_1_bypass [39]),
	.datab(\Instruction_memory|q [29]),
	.datac(\comb_4|register~0_combout ),
	.datad(\comb_4|register_rtl_1|auto_generated|ram_block1a28 ),
	.cin(gnd),
	.combout(\Alu_in|data_out[28]~3_combout ),
	.cout());
// synopsys translate_off
defparam \Alu_in|data_out[28]~3 .lut_mask = 16'h2320;
defparam \Alu_in|data_out[28]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y57_N6
cycloneive_lcell_comb \ULA|Add0~86 (
// Equation(s):
// \ULA|Add0~86_combout  = \ALUc|WideOr1~0_combout  $ (\Alu_in|data_out[28]~3_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\ALUc|WideOr1~0_combout ),
	.datad(\Alu_in|data_out[28]~3_combout ),
	.cin(gnd),
	.combout(\ULA|Add0~86_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Add0~86 .lut_mask = 16'h0FF0;
defparam \ULA|Add0~86 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y57_N11
dffeas \comb_4|register_rtl_0_bypass[38] (
	.clk(!\clock|clk_output~clkctrl_outclk ),
	.d(gnd),
	.asdata(\ULA|Mux4~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comb_4|register_rtl_0_bypass [38]),
	.prn(vcc));
// synopsys translate_off
defparam \comb_4|register_rtl_0_bypass[38] .is_wysiwyg = "true";
defparam \comb_4|register_rtl_0_bypass[38] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y57_N18
cycloneive_lcell_comb \comb_4|register~8 (
// Equation(s):
// \comb_4|register~8_combout  = (\comb_4|register~2_combout  & (\comb_4|register_rtl_0_bypass [38])) # (!\comb_4|register~2_combout  & ((\comb_4|register_rtl_0|auto_generated|ram_block1a27 )))

	.dataa(\comb_4|register~2_combout ),
	.datab(gnd),
	.datac(\comb_4|register_rtl_0_bypass [38]),
	.datad(\comb_4|register_rtl_0|auto_generated|ram_block1a27 ),
	.cin(gnd),
	.combout(\comb_4|register~8_combout ),
	.cout());
// synopsys translate_off
defparam \comb_4|register~8 .lut_mask = 16'hF5A0;
defparam \comb_4|register~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y57_N7
dffeas \comb_4|register_rtl_0_bypass[37] (
	.clk(!\clock|clk_output~clkctrl_outclk ),
	.d(gnd),
	.asdata(\ULA|Mux5~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comb_4|register_rtl_0_bypass [37]),
	.prn(vcc));
// synopsys translate_off
defparam \comb_4|register_rtl_0_bypass[37] .is_wysiwyg = "true";
defparam \comb_4|register_rtl_0_bypass[37] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y57_N28
cycloneive_lcell_comb \comb_4|register~9 (
// Equation(s):
// \comb_4|register~9_combout  = (\comb_4|register~2_combout  & (\comb_4|register_rtl_0_bypass [37])) # (!\comb_4|register~2_combout  & ((\comb_4|register_rtl_0|auto_generated|ram_block1a26 )))

	.dataa(gnd),
	.datab(\comb_4|register~2_combout ),
	.datac(\comb_4|register_rtl_0_bypass [37]),
	.datad(\comb_4|register_rtl_0|auto_generated|ram_block1a26 ),
	.cin(gnd),
	.combout(\comb_4|register~9_combout ),
	.cout());
// synopsys translate_off
defparam \comb_4|register~9 .lut_mask = 16'hF3C0;
defparam \comb_4|register~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y57_N21
dffeas \comb_4|register_rtl_1_bypass[37] (
	.clk(!\clock|clk_output~clkctrl_outclk ),
	.d(\ULA|Mux5~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comb_4|register_rtl_1_bypass [37]),
	.prn(vcc));
// synopsys translate_off
defparam \comb_4|register_rtl_1_bypass[37] .is_wysiwyg = "true";
defparam \comb_4|register_rtl_1_bypass[37] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y57_N24
cycloneive_lcell_comb \Alu_in|data_out[26]~5 (
// Equation(s):
// \Alu_in|data_out[26]~5_combout  = (!\Instruction_memory|q [29] & ((\comb_4|register~0_combout  & (\comb_4|register_rtl_1_bypass [37])) # (!\comb_4|register~0_combout  & ((\comb_4|register_rtl_1|auto_generated|ram_block1a26 )))))

	.dataa(\comb_4|register~0_combout ),
	.datab(\Instruction_memory|q [29]),
	.datac(\comb_4|register_rtl_1_bypass [37]),
	.datad(\comb_4|register_rtl_1|auto_generated|ram_block1a26 ),
	.cin(gnd),
	.combout(\Alu_in|data_out[26]~5_combout ),
	.cout());
// synopsys translate_off
defparam \Alu_in|data_out[26]~5 .lut_mask = 16'h3120;
defparam \Alu_in|data_out[26]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y57_N14
cycloneive_lcell_comb \ULA|Add0~80 (
// Equation(s):
// \ULA|Add0~80_combout  = \ALUc|WideOr1~0_combout  $ (\Alu_in|data_out[26]~5_combout )

	.dataa(\ALUc|WideOr1~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\Alu_in|data_out[26]~5_combout ),
	.cin(gnd),
	.combout(\ULA|Add0~80_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Add0~80 .lut_mask = 16'h55AA;
defparam \ULA|Add0~80 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y57_N3
dffeas \comb_4|register_rtl_0_bypass[36] (
	.clk(!\clock|clk_output~clkctrl_outclk ),
	.d(gnd),
	.asdata(\ULA|Mux6~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comb_4|register_rtl_0_bypass [36]),
	.prn(vcc));
// synopsys translate_off
defparam \comb_4|register_rtl_0_bypass[36] .is_wysiwyg = "true";
defparam \comb_4|register_rtl_0_bypass[36] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y57_N6
cycloneive_lcell_comb \comb_4|register~10 (
// Equation(s):
// \comb_4|register~10_combout  = (\comb_4|register~2_combout  & (\comb_4|register_rtl_0_bypass [36])) # (!\comb_4|register~2_combout  & ((\comb_4|register_rtl_0|auto_generated|ram_block1a25 )))

	.dataa(\comb_4|register_rtl_0_bypass [36]),
	.datab(gnd),
	.datac(\comb_4|register_rtl_0|auto_generated|ram_block1a25 ),
	.datad(\comb_4|register~2_combout ),
	.cin(gnd),
	.combout(\comb_4|register~10_combout ),
	.cout());
// synopsys translate_off
defparam \comb_4|register~10 .lut_mask = 16'hAAF0;
defparam \comb_4|register~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y57_N27
dffeas \comb_4|register_rtl_1_bypass[36] (
	.clk(!\clock|clk_output~clkctrl_outclk ),
	.d(\ULA|Mux6~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comb_4|register_rtl_1_bypass [36]),
	.prn(vcc));
// synopsys translate_off
defparam \comb_4|register_rtl_1_bypass[36] .is_wysiwyg = "true";
defparam \comb_4|register_rtl_1_bypass[36] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y57_N4
cycloneive_lcell_comb \Alu_in|data_out[25]~6 (
// Equation(s):
// \Alu_in|data_out[25]~6_combout  = (!\Instruction_memory|q [29] & ((\comb_4|register~0_combout  & (\comb_4|register_rtl_1_bypass [36])) # (!\comb_4|register~0_combout  & ((\comb_4|register_rtl_1|auto_generated|ram_block1a25 )))))

	.dataa(\comb_4|register~0_combout ),
	.datab(\Instruction_memory|q [29]),
	.datac(\comb_4|register_rtl_1_bypass [36]),
	.datad(\comb_4|register_rtl_1|auto_generated|ram_block1a25 ),
	.cin(gnd),
	.combout(\Alu_in|data_out[25]~6_combout ),
	.cout());
// synopsys translate_off
defparam \Alu_in|data_out[25]~6 .lut_mask = 16'h3120;
defparam \Alu_in|data_out[25]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y57_N12
cycloneive_lcell_comb \ULA|Add0~77 (
// Equation(s):
// \ULA|Add0~77_combout  = \Alu_in|data_out[25]~6_combout  $ (\ALUc|WideOr1~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Alu_in|data_out[25]~6_combout ),
	.datad(\ALUc|WideOr1~0_combout ),
	.cin(gnd),
	.combout(\ULA|Add0~77_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Add0~77 .lut_mask = 16'h0FF0;
defparam \ULA|Add0~77 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y57_N9
dffeas \comb_4|register_rtl_1_bypass[35] (
	.clk(!\clock|clk_output~clkctrl_outclk ),
	.d(\ULA|Mux7~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comb_4|register_rtl_1_bypass [35]),
	.prn(vcc));
// synopsys translate_off
defparam \comb_4|register_rtl_1_bypass[35] .is_wysiwyg = "true";
defparam \comb_4|register_rtl_1_bypass[35] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y57_N6
cycloneive_lcell_comb \Alu_in|data_out[24]~7 (
// Equation(s):
// \Alu_in|data_out[24]~7_combout  = (!\Instruction_memory|q [29] & ((\comb_4|register~0_combout  & (\comb_4|register_rtl_1_bypass [35])) # (!\comb_4|register~0_combout  & ((\comb_4|register_rtl_1|auto_generated|ram_block1a24 )))))

	.dataa(\Instruction_memory|q [29]),
	.datab(\comb_4|register_rtl_1_bypass [35]),
	.datac(\comb_4|register~0_combout ),
	.datad(\comb_4|register_rtl_1|auto_generated|ram_block1a24 ),
	.cin(gnd),
	.combout(\Alu_in|data_out[24]~7_combout ),
	.cout());
// synopsys translate_off
defparam \Alu_in|data_out[24]~7 .lut_mask = 16'h4540;
defparam \Alu_in|data_out[24]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y57_N16
cycloneive_lcell_comb \ULA|Add0~74 (
// Equation(s):
// \ULA|Add0~74_combout  = \ALUc|WideOr1~0_combout  $ (\Alu_in|data_out[24]~7_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\ALUc|WideOr1~0_combout ),
	.datad(\Alu_in|data_out[24]~7_combout ),
	.cin(gnd),
	.combout(\ULA|Add0~74_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Add0~74 .lut_mask = 16'h0FF0;
defparam \ULA|Add0~74 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y57_N31
dffeas \comb_4|register_rtl_0_bypass[35] (
	.clk(!\clock|clk_output~clkctrl_outclk ),
	.d(gnd),
	.asdata(\ULA|Mux7~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comb_4|register_rtl_0_bypass [35]),
	.prn(vcc));
// synopsys translate_off
defparam \comb_4|register_rtl_0_bypass[35] .is_wysiwyg = "true";
defparam \comb_4|register_rtl_0_bypass[35] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y57_N30
cycloneive_lcell_comb \comb_4|register~11 (
// Equation(s):
// \comb_4|register~11_combout  = (\comb_4|register~2_combout  & (\comb_4|register_rtl_0_bypass [35])) # (!\comb_4|register~2_combout  & ((\comb_4|register_rtl_0|auto_generated|ram_block1a24 )))

	.dataa(gnd),
	.datab(\comb_4|register~2_combout ),
	.datac(\comb_4|register_rtl_0_bypass [35]),
	.datad(\comb_4|register_rtl_0|auto_generated|ram_block1a24 ),
	.cin(gnd),
	.combout(\comb_4|register~11_combout ),
	.cout());
// synopsys translate_off
defparam \comb_4|register~11 .lut_mask = 16'hF3C0;
defparam \comb_4|register~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y60_N5
dffeas \comb_4|register_rtl_1_bypass[34] (
	.clk(!\clock|clk_output~clkctrl_outclk ),
	.d(\ULA|Mux8~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comb_4|register_rtl_1_bypass [34]),
	.prn(vcc));
// synopsys translate_off
defparam \comb_4|register_rtl_1_bypass[34] .is_wysiwyg = "true";
defparam \comb_4|register_rtl_1_bypass[34] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y57_N16
cycloneive_lcell_comb \Alu_in|data_out[23]~8 (
// Equation(s):
// \Alu_in|data_out[23]~8_combout  = (!\Instruction_memory|q [29] & ((\comb_4|register~0_combout  & (\comb_4|register_rtl_1_bypass [34])) # (!\comb_4|register~0_combout  & ((\comb_4|register_rtl_1|auto_generated|ram_block1a23 )))))

	.dataa(\comb_4|register~0_combout ),
	.datab(\Instruction_memory|q [29]),
	.datac(\comb_4|register_rtl_1_bypass [34]),
	.datad(\comb_4|register_rtl_1|auto_generated|ram_block1a23 ),
	.cin(gnd),
	.combout(\Alu_in|data_out[23]~8_combout ),
	.cout());
// synopsys translate_off
defparam \Alu_in|data_out[23]~8 .lut_mask = 16'h3120;
defparam \Alu_in|data_out[23]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y57_N18
cycloneive_lcell_comb \ULA|Add0~71 (
// Equation(s):
// \ULA|Add0~71_combout  = \ALUc|WideOr1~0_combout  $ (\Alu_in|data_out[23]~8_combout )

	.dataa(\ALUc|WideOr1~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\Alu_in|data_out[23]~8_combout ),
	.cin(gnd),
	.combout(\ULA|Add0~71_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Add0~71 .lut_mask = 16'h55AA;
defparam \ULA|Add0~71 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y58_N25
dffeas \comb_4|register_rtl_0_bypass[33] (
	.clk(!\clock|clk_output~clkctrl_outclk ),
	.d(gnd),
	.asdata(\ULA|Mux9~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comb_4|register_rtl_0_bypass [33]),
	.prn(vcc));
// synopsys translate_off
defparam \comb_4|register_rtl_0_bypass[33] .is_wysiwyg = "true";
defparam \comb_4|register_rtl_0_bypass[33] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y58_N6
cycloneive_lcell_comb \comb_4|register~13 (
// Equation(s):
// \comb_4|register~13_combout  = (\comb_4|register~2_combout  & (\comb_4|register_rtl_0_bypass [33])) # (!\comb_4|register~2_combout  & ((\comb_4|register_rtl_0|auto_generated|ram_block1a22 )))

	.dataa(\comb_4|register~2_combout ),
	.datab(\comb_4|register_rtl_0_bypass [33]),
	.datac(gnd),
	.datad(\comb_4|register_rtl_0|auto_generated|ram_block1a22 ),
	.cin(gnd),
	.combout(\comb_4|register~13_combout ),
	.cout());
// synopsys translate_off
defparam \comb_4|register~13 .lut_mask = 16'hDD88;
defparam \comb_4|register~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y58_N29
dffeas \comb_4|register_rtl_1_bypass[32] (
	.clk(!\clock|clk_output~clkctrl_outclk ),
	.d(\ULA|Mux10~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comb_4|register_rtl_1_bypass [32]),
	.prn(vcc));
// synopsys translate_off
defparam \comb_4|register_rtl_1_bypass[32] .is_wysiwyg = "true";
defparam \comb_4|register_rtl_1_bypass[32] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y58_N18
cycloneive_lcell_comb \Alu_in|data_out[21]~10 (
// Equation(s):
// \Alu_in|data_out[21]~10_combout  = (!\Instruction_memory|q [29] & ((\comb_4|register~0_combout  & (\comb_4|register_rtl_1_bypass [32])) # (!\comb_4|register~0_combout  & ((\comb_4|register_rtl_1|auto_generated|ram_block1a21 )))))

	.dataa(\Instruction_memory|q [29]),
	.datab(\comb_4|register_rtl_1_bypass [32]),
	.datac(\comb_4|register_rtl_1|auto_generated|ram_block1a21 ),
	.datad(\comb_4|register~0_combout ),
	.cin(gnd),
	.combout(\Alu_in|data_out[21]~10_combout ),
	.cout());
// synopsys translate_off
defparam \Alu_in|data_out[21]~10 .lut_mask = 16'h4450;
defparam \Alu_in|data_out[21]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y58_N14
cycloneive_lcell_comb \ULA|Add0~65 (
// Equation(s):
// \ULA|Add0~65_combout  = \ALUc|WideOr1~0_combout  $ (\Alu_in|data_out[21]~10_combout )

	.dataa(gnd),
	.datab(\ALUc|WideOr1~0_combout ),
	.datac(gnd),
	.datad(\Alu_in|data_out[21]~10_combout ),
	.cin(gnd),
	.combout(\ULA|Add0~65_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Add0~65 .lut_mask = 16'h33CC;
defparam \ULA|Add0~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y58_N16
cycloneive_lcell_comb \comb_4|register~14 (
// Equation(s):
// \comb_4|register~14_combout  = (\comb_4|register~2_combout  & (\comb_4|register_rtl_0_bypass [32])) # (!\comb_4|register~2_combout  & ((\comb_4|register_rtl_0|auto_generated|ram_block1a21 )))

	.dataa(\comb_4|register~2_combout ),
	.datab(gnd),
	.datac(\comb_4|register_rtl_0_bypass [32]),
	.datad(\comb_4|register_rtl_0|auto_generated|ram_block1a21 ),
	.cin(gnd),
	.combout(\comb_4|register~14_combout ),
	.cout());
// synopsys translate_off
defparam \comb_4|register~14 .lut_mask = 16'hF5A0;
defparam \comb_4|register~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y58_N31
dffeas \comb_4|register_rtl_1_bypass[31] (
	.clk(!\clock|clk_output~clkctrl_outclk ),
	.d(\ULA|Mux11~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comb_4|register_rtl_1_bypass [31]),
	.prn(vcc));
// synopsys translate_off
defparam \comb_4|register_rtl_1_bypass[31] .is_wysiwyg = "true";
defparam \comb_4|register_rtl_1_bypass[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y58_N0
cycloneive_lcell_comb \Alu_in|data_out[20]~11 (
// Equation(s):
// \Alu_in|data_out[20]~11_combout  = (!\Instruction_memory|q [29] & ((\comb_4|register~0_combout  & (\comb_4|register_rtl_1_bypass [31])) # (!\comb_4|register~0_combout  & ((\comb_4|register_rtl_1|auto_generated|ram_block1a20 )))))

	.dataa(\comb_4|register~0_combout ),
	.datab(\comb_4|register_rtl_1_bypass [31]),
	.datac(\Instruction_memory|q [29]),
	.datad(\comb_4|register_rtl_1|auto_generated|ram_block1a20 ),
	.cin(gnd),
	.combout(\Alu_in|data_out[20]~11_combout ),
	.cout());
// synopsys translate_off
defparam \Alu_in|data_out[20]~11 .lut_mask = 16'h0D08;
defparam \Alu_in|data_out[20]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y58_N8
cycloneive_lcell_comb \ULA|Add0~62 (
// Equation(s):
// \ULA|Add0~62_combout  = \ALUc|WideOr1~0_combout  $ (\Alu_in|data_out[20]~11_combout )

	.dataa(\ALUc|WideOr1~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\Alu_in|data_out[20]~11_combout ),
	.cin(gnd),
	.combout(\ULA|Add0~62_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Add0~62 .lut_mask = 16'h55AA;
defparam \ULA|Add0~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y57_N10
cycloneive_lcell_comb \comb_4|register~15 (
// Equation(s):
// \comb_4|register~15_combout  = (\comb_4|register~2_combout  & (\comb_4|register_rtl_0_bypass [31])) # (!\comb_4|register~2_combout  & ((\comb_4|register_rtl_0|auto_generated|ram_block1a20 )))

	.dataa(\comb_4|register_rtl_0_bypass [31]),
	.datab(gnd),
	.datac(\comb_4|register_rtl_0|auto_generated|ram_block1a20 ),
	.datad(\comb_4|register~2_combout ),
	.cin(gnd),
	.combout(\comb_4|register~15_combout ),
	.cout());
// synopsys translate_off
defparam \comb_4|register~15 .lut_mask = 16'hAAF0;
defparam \comb_4|register~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y58_N15
dffeas \comb_4|register_rtl_1_bypass[30] (
	.clk(!\clock|clk_output~clkctrl_outclk ),
	.d(\ULA|Mux12~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comb_4|register_rtl_1_bypass [30]),
	.prn(vcc));
// synopsys translate_off
defparam \comb_4|register_rtl_1_bypass[30] .is_wysiwyg = "true";
defparam \comb_4|register_rtl_1_bypass[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y58_N10
cycloneive_lcell_comb \Alu_in|data_out[19]~12 (
// Equation(s):
// \Alu_in|data_out[19]~12_combout  = (!\Instruction_memory|q [29] & ((\comb_4|register~0_combout  & (\comb_4|register_rtl_1_bypass [30])) # (!\comb_4|register~0_combout  & ((\comb_4|register_rtl_1|auto_generated|ram_block1a19 )))))

	.dataa(\comb_4|register~0_combout ),
	.datab(\Instruction_memory|q [29]),
	.datac(\comb_4|register_rtl_1_bypass [30]),
	.datad(\comb_4|register_rtl_1|auto_generated|ram_block1a19 ),
	.cin(gnd),
	.combout(\Alu_in|data_out[19]~12_combout ),
	.cout());
// synopsys translate_off
defparam \Alu_in|data_out[19]~12 .lut_mask = 16'h3120;
defparam \Alu_in|data_out[19]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y58_N20
cycloneive_lcell_comb \ULA|Add0~59 (
// Equation(s):
// \ULA|Add0~59_combout  = \ALUc|WideOr1~0_combout  $ (\Alu_in|data_out[19]~12_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\ALUc|WideOr1~0_combout ),
	.datad(\Alu_in|data_out[19]~12_combout ),
	.cin(gnd),
	.combout(\ULA|Add0~59_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Add0~59 .lut_mask = 16'h0FF0;
defparam \ULA|Add0~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y58_N19
dffeas \comb_4|register_rtl_0_bypass[30] (
	.clk(!\clock|clk_output~clkctrl_outclk ),
	.d(gnd),
	.asdata(\ULA|Mux12~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comb_4|register_rtl_0_bypass [30]),
	.prn(vcc));
// synopsys translate_off
defparam \comb_4|register_rtl_0_bypass[30] .is_wysiwyg = "true";
defparam \comb_4|register_rtl_0_bypass[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y58_N12
cycloneive_lcell_comb \comb_4|register~16 (
// Equation(s):
// \comb_4|register~16_combout  = (\comb_4|register~2_combout  & ((\comb_4|register_rtl_0_bypass [30]))) # (!\comb_4|register~2_combout  & (\comb_4|register_rtl_0|auto_generated|ram_block1a19 ))

	.dataa(\comb_4|register~2_combout ),
	.datab(\comb_4|register_rtl_0|auto_generated|ram_block1a19 ),
	.datac(gnd),
	.datad(\comb_4|register_rtl_0_bypass [30]),
	.cin(gnd),
	.combout(\comb_4|register~16_combout ),
	.cout());
// synopsys translate_off
defparam \comb_4|register~16 .lut_mask = 16'hEE44;
defparam \comb_4|register~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y59_N1
dffeas \comb_4|register_rtl_0_bypass[29] (
	.clk(!\clock|clk_output~clkctrl_outclk ),
	.d(gnd),
	.asdata(\ULA|Mux13~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comb_4|register_rtl_0_bypass [29]),
	.prn(vcc));
// synopsys translate_off
defparam \comb_4|register_rtl_0_bypass[29] .is_wysiwyg = "true";
defparam \comb_4|register_rtl_0_bypass[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y59_N0
cycloneive_lcell_comb \comb_4|register~17 (
// Equation(s):
// \comb_4|register~17_combout  = (\comb_4|register~2_combout  & ((\comb_4|register_rtl_0_bypass [29]))) # (!\comb_4|register~2_combout  & (\comb_4|register_rtl_0|auto_generated|ram_block1a18 ))

	.dataa(gnd),
	.datab(\comb_4|register_rtl_0|auto_generated|ram_block1a18 ),
	.datac(\comb_4|register_rtl_0_bypass [29]),
	.datad(\comb_4|register~2_combout ),
	.cin(gnd),
	.combout(\comb_4|register~17_combout ),
	.cout());
// synopsys translate_off
defparam \comb_4|register~17 .lut_mask = 16'hF0CC;
defparam \comb_4|register~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y59_N8
cycloneive_lcell_comb \ULA|Add0~56 (
// Equation(s):
// \ULA|Add0~56_combout  = \ALUc|WideOr1~0_combout  $ (\Alu_in|data_out[18]~13_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\ALUc|WideOr1~0_combout ),
	.datad(\Alu_in|data_out[18]~13_combout ),
	.cin(gnd),
	.combout(\ULA|Add0~56_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Add0~56 .lut_mask = 16'h0FF0;
defparam \ULA|Add0~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y59_N30
cycloneive_lcell_comb \ULA|Add0~53 (
// Equation(s):
// \ULA|Add0~53_combout  = \ALUc|WideOr1~0_combout  $ (\Alu_in|data_out[17]~14_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\ALUc|WideOr1~0_combout ),
	.datad(\Alu_in|data_out[17]~14_combout ),
	.cin(gnd),
	.combout(\ULA|Add0~53_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Add0~53 .lut_mask = 16'h0FF0;
defparam \ULA|Add0~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y58_N13
dffeas \comb_4|register_rtl_0_bypass[28] (
	.clk(!\clock|clk_output~clkctrl_outclk ),
	.d(gnd),
	.asdata(\ULA|Mux14~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comb_4|register_rtl_0_bypass [28]),
	.prn(vcc));
// synopsys translate_off
defparam \comb_4|register_rtl_0_bypass[28] .is_wysiwyg = "true";
defparam \comb_4|register_rtl_0_bypass[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y58_N0
cycloneive_lcell_comb \comb_4|register~18 (
// Equation(s):
// \comb_4|register~18_combout  = (\comb_4|register~2_combout  & (\comb_4|register_rtl_0_bypass [28])) # (!\comb_4|register~2_combout  & ((\comb_4|register_rtl_0|auto_generated|ram_block1a17 )))

	.dataa(\comb_4|register_rtl_0_bypass [28]),
	.datab(gnd),
	.datac(\comb_4|register~2_combout ),
	.datad(\comb_4|register_rtl_0|auto_generated|ram_block1a17 ),
	.cin(gnd),
	.combout(\comb_4|register~18_combout ),
	.cout());
// synopsys translate_off
defparam \comb_4|register~18 .lut_mask = 16'hAFA0;
defparam \comb_4|register~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y58_N25
dffeas \comb_4|register_rtl_0_bypass[27] (
	.clk(!\clock|clk_output~clkctrl_outclk ),
	.d(gnd),
	.asdata(\ULA|Mux15~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comb_4|register_rtl_0_bypass [27]),
	.prn(vcc));
// synopsys translate_off
defparam \comb_4|register_rtl_0_bypass[27] .is_wysiwyg = "true";
defparam \comb_4|register_rtl_0_bypass[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y58_N6
cycloneive_lcell_comb \comb_4|register~19 (
// Equation(s):
// \comb_4|register~19_combout  = (\comb_4|register~2_combout  & (\comb_4|register_rtl_0_bypass [27])) # (!\comb_4|register~2_combout  & ((\comb_4|register_rtl_0|auto_generated|ram_block1a16 )))

	.dataa(\comb_4|register~2_combout ),
	.datab(\comb_4|register_rtl_0_bypass [27]),
	.datac(gnd),
	.datad(\comb_4|register_rtl_0|auto_generated|ram_block1a16 ),
	.cin(gnd),
	.combout(\comb_4|register~19_combout ),
	.cout());
// synopsys translate_off
defparam \comb_4|register~19 .lut_mask = 16'hDD88;
defparam \comb_4|register~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y58_N5
dffeas \comb_4|register_rtl_1_bypass[27] (
	.clk(!\clock|clk_output~clkctrl_outclk ),
	.d(\ULA|Mux15~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comb_4|register_rtl_1_bypass [27]),
	.prn(vcc));
// synopsys translate_off
defparam \comb_4|register_rtl_1_bypass[27] .is_wysiwyg = "true";
defparam \comb_4|register_rtl_1_bypass[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y58_N10
cycloneive_lcell_comb \Alu_in|data_out[16]~15 (
// Equation(s):
// \Alu_in|data_out[16]~15_combout  = (!\Instruction_memory|q [29] & ((\comb_4|register~0_combout  & (\comb_4|register_rtl_1_bypass [27])) # (!\comb_4|register~0_combout  & ((\comb_4|register_rtl_1|auto_generated|ram_block1a16 )))))

	.dataa(\Instruction_memory|q [29]),
	.datab(\comb_4|register_rtl_1_bypass [27]),
	.datac(\comb_4|register_rtl_1|auto_generated|ram_block1a16 ),
	.datad(\comb_4|register~0_combout ),
	.cin(gnd),
	.combout(\Alu_in|data_out[16]~15_combout ),
	.cout());
// synopsys translate_off
defparam \Alu_in|data_out[16]~15 .lut_mask = 16'h4450;
defparam \Alu_in|data_out[16]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y58_N24
cycloneive_lcell_comb \ULA|Add0~50 (
// Equation(s):
// \ULA|Add0~50_combout  = \ALUc|WideOr1~0_combout  $ (\Alu_in|data_out[16]~15_combout )

	.dataa(\ALUc|WideOr1~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\Alu_in|data_out[16]~15_combout ),
	.cin(gnd),
	.combout(\ULA|Add0~50_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Add0~50 .lut_mask = 16'h55AA;
defparam \ULA|Add0~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y58_N9
dffeas \comb_4|register_rtl_0_bypass[26] (
	.clk(!\clock|clk_output~clkctrl_outclk ),
	.d(gnd),
	.asdata(\ULA|Mux16~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comb_4|register_rtl_0_bypass [26]),
	.prn(vcc));
// synopsys translate_off
defparam \comb_4|register_rtl_0_bypass[26] .is_wysiwyg = "true";
defparam \comb_4|register_rtl_0_bypass[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y58_N0
cycloneive_lcell_comb \comb_4|register~20 (
// Equation(s):
// \comb_4|register~20_combout  = (\comb_4|register~2_combout  & (\comb_4|register_rtl_0_bypass [26])) # (!\comb_4|register~2_combout  & ((\comb_4|register_rtl_0|auto_generated|ram_block1a15 )))

	.dataa(gnd),
	.datab(\comb_4|register~2_combout ),
	.datac(\comb_4|register_rtl_0_bypass [26]),
	.datad(\comb_4|register_rtl_0|auto_generated|ram_block1a15 ),
	.cin(gnd),
	.combout(\comb_4|register~20_combout ),
	.cout());
// synopsys translate_off
defparam \comb_4|register~20 .lut_mask = 16'hF3C0;
defparam \comb_4|register~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y58_N23
dffeas \comb_4|register_rtl_1_bypass[26] (
	.clk(!\clock|clk_output~clkctrl_outclk ),
	.d(\ULA|Mux16~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comb_4|register_rtl_1_bypass [26]),
	.prn(vcc));
// synopsys translate_off
defparam \comb_4|register_rtl_1_bypass[26] .is_wysiwyg = "true";
defparam \comb_4|register_rtl_1_bypass[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y58_N20
cycloneive_lcell_comb \Alu_in|data_out[15]~16 (
// Equation(s):
// \Alu_in|data_out[15]~16_combout  = (!\Instruction_memory|q [29] & ((\comb_4|register~0_combout  & ((\comb_4|register_rtl_1_bypass [26]))) # (!\comb_4|register~0_combout  & (\comb_4|register_rtl_1|auto_generated|ram_block1a15 ))))

	.dataa(\Instruction_memory|q [29]),
	.datab(\comb_4|register~0_combout ),
	.datac(\comb_4|register_rtl_1|auto_generated|ram_block1a15 ),
	.datad(\comb_4|register_rtl_1_bypass [26]),
	.cin(gnd),
	.combout(\Alu_in|data_out[15]~16_combout ),
	.cout());
// synopsys translate_off
defparam \Alu_in|data_out[15]~16 .lut_mask = 16'h5410;
defparam \Alu_in|data_out[15]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y58_N8
cycloneive_lcell_comb \ULA|Add0~47 (
// Equation(s):
// \ULA|Add0~47_combout  = \ALUc|WideOr1~0_combout  $ (\Alu_in|data_out[15]~16_combout )

	.dataa(\ALUc|WideOr1~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\Alu_in|data_out[15]~16_combout ),
	.cin(gnd),
	.combout(\ULA|Add0~47_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Add0~47 .lut_mask = 16'h55AA;
defparam \ULA|Add0~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y58_N31
dffeas \comb_4|register_rtl_0_bypass[25] (
	.clk(!\clock|clk_output~clkctrl_outclk ),
	.d(gnd),
	.asdata(\ULA|Mux17~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comb_4|register_rtl_0_bypass [25]),
	.prn(vcc));
// synopsys translate_off
defparam \comb_4|register_rtl_0_bypass[25] .is_wysiwyg = "true";
defparam \comb_4|register_rtl_0_bypass[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y58_N24
cycloneive_lcell_comb \comb_4|register~21 (
// Equation(s):
// \comb_4|register~21_combout  = (\comb_4|register~2_combout  & (\comb_4|register_rtl_0_bypass [25])) # (!\comb_4|register~2_combout  & ((\comb_4|register_rtl_0|auto_generated|ram_block1a14 )))

	.dataa(\comb_4|register_rtl_0_bypass [25]),
	.datab(\comb_4|register~2_combout ),
	.datac(gnd),
	.datad(\comb_4|register_rtl_0|auto_generated|ram_block1a14 ),
	.cin(gnd),
	.combout(\comb_4|register~21_combout ),
	.cout());
// synopsys translate_off
defparam \comb_4|register~21 .lut_mask = 16'hBB88;
defparam \comb_4|register~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y58_N23
dffeas \comb_4|register_rtl_0_bypass[24] (
	.clk(!\clock|clk_output~clkctrl_outclk ),
	.d(gnd),
	.asdata(\ULA|Mux18~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comb_4|register_rtl_0_bypass [24]),
	.prn(vcc));
// synopsys translate_off
defparam \comb_4|register_rtl_0_bypass[24] .is_wysiwyg = "true";
defparam \comb_4|register_rtl_0_bypass[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y58_N30
cycloneive_lcell_comb \comb_4|register~22 (
// Equation(s):
// \comb_4|register~22_combout  = (\comb_4|register~2_combout  & (\comb_4|register_rtl_0_bypass [24])) # (!\comb_4|register~2_combout  & ((\comb_4|register_rtl_0|auto_generated|ram_block1a13 )))

	.dataa(\comb_4|register_rtl_0_bypass [24]),
	.datab(\comb_4|register~2_combout ),
	.datac(gnd),
	.datad(\comb_4|register_rtl_0|auto_generated|ram_block1a13 ),
	.cin(gnd),
	.combout(\comb_4|register~22_combout ),
	.cout());
// synopsys translate_off
defparam \comb_4|register~22 .lut_mask = 16'hBB88;
defparam \comb_4|register~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y61_N6
cycloneive_lcell_comb \ULA|Add0~38 (
// Equation(s):
// \ULA|Add0~38_combout  = \ALUc|WideOr1~0_combout  $ (((\Instruction_memory|q [29] & (\Instruction_memory|q [5])) # (!\Instruction_memory|q [29] & ((\comb_4|register~24_combout )))))

	.dataa(\Instruction_memory|q [29]),
	.datab(\Instruction_memory|q [5]),
	.datac(\ALUc|WideOr1~0_combout ),
	.datad(\comb_4|register~24_combout ),
	.cin(gnd),
	.combout(\ULA|Add0~38_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Add0~38 .lut_mask = 16'h2D78;
defparam \ULA|Add0~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y61_N13
dffeas \comb_4|register_rtl_0_bypass[23] (
	.clk(!\clock|clk_output~clkctrl_outclk ),
	.d(gnd),
	.asdata(\ULA|Mux19~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comb_4|register_rtl_0_bypass [23]),
	.prn(vcc));
// synopsys translate_off
defparam \comb_4|register_rtl_0_bypass[23] .is_wysiwyg = "true";
defparam \comb_4|register_rtl_0_bypass[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y61_N12
cycloneive_lcell_comb \comb_4|register~23 (
// Equation(s):
// \comb_4|register~23_combout  = (\comb_4|register~2_combout  & (\comb_4|register_rtl_0_bypass [23])) # (!\comb_4|register~2_combout  & ((\comb_4|register_rtl_0|auto_generated|ram_block1a12 )))

	.dataa(\comb_4|register~2_combout ),
	.datab(gnd),
	.datac(\comb_4|register_rtl_0_bypass [23]),
	.datad(\comb_4|register_rtl_0|auto_generated|ram_block1a12 ),
	.cin(gnd),
	.combout(\comb_4|register~23_combout ),
	.cout());
// synopsys translate_off
defparam \comb_4|register~23 .lut_mask = 16'hF5A0;
defparam \comb_4|register~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y58_N31
dffeas \comb_4|register_rtl_1_bypass[22] (
	.clk(!\clock|clk_output~clkctrl_outclk ),
	.d(\ULA|Mux20~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comb_4|register_rtl_1_bypass [22]),
	.prn(vcc));
// synopsys translate_off
defparam \comb_4|register_rtl_1_bypass[22] .is_wysiwyg = "true";
defparam \comb_4|register_rtl_1_bypass[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y60_N6
cycloneive_lcell_comb \comb_4|register~26 (
// Equation(s):
// \comb_4|register~26_combout  = (\comb_4|register~0_combout  & (\comb_4|register_rtl_1_bypass [22])) # (!\comb_4|register~0_combout  & ((\comb_4|register_rtl_1|auto_generated|ram_block1a11 )))

	.dataa(\comb_4|register~0_combout ),
	.datab(gnd),
	.datac(\comb_4|register_rtl_1_bypass [22]),
	.datad(\comb_4|register_rtl_1|auto_generated|ram_block1a11 ),
	.cin(gnd),
	.combout(\comb_4|register~26_combout ),
	.cout());
// synopsys translate_off
defparam \comb_4|register~26 .lut_mask = 16'hF5A0;
defparam \comb_4|register~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y60_N0
cycloneive_lcell_comb \ULA|Add0~35 (
// Equation(s):
// \ULA|Add0~35_combout  = \ALUc|WideOr1~0_combout  $ (((\Instruction_memory|q [29] & (\Instruction_memory|q [5])) # (!\Instruction_memory|q [29] & ((\comb_4|register~26_combout )))))

	.dataa(\Instruction_memory|q [29]),
	.datab(\ALUc|WideOr1~0_combout ),
	.datac(\Instruction_memory|q [5]),
	.datad(\comb_4|register~26_combout ),
	.cin(gnd),
	.combout(\ULA|Add0~35_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Add0~35 .lut_mask = 16'h396C;
defparam \ULA|Add0~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y60_N24
cycloneive_lcell_comb \comb_4|register~27 (
// Equation(s):
// \comb_4|register~27_combout  = (\comb_4|register~2_combout  & ((\comb_4|register_rtl_0_bypass [21]))) # (!\comb_4|register~2_combout  & (\comb_4|register_rtl_0|auto_generated|ram_block1a10 ))

	.dataa(\comb_4|register_rtl_0|auto_generated|ram_block1a10 ),
	.datab(gnd),
	.datac(\comb_4|register_rtl_0_bypass [21]),
	.datad(\comb_4|register~2_combout ),
	.cin(gnd),
	.combout(\comb_4|register~27_combout ),
	.cout());
// synopsys translate_off
defparam \comb_4|register~27 .lut_mask = 16'hF0AA;
defparam \comb_4|register~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y60_N3
dffeas \comb_4|register_rtl_1_bypass[21] (
	.clk(!\clock|clk_output~clkctrl_outclk ),
	.d(\ULA|Mux21~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comb_4|register_rtl_1_bypass [21]),
	.prn(vcc));
// synopsys translate_off
defparam \comb_4|register_rtl_1_bypass[21] .is_wysiwyg = "true";
defparam \comb_4|register_rtl_1_bypass[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y60_N20
cycloneive_lcell_comb \Alu_in|data_out[10]~21 (
// Equation(s):
// \Alu_in|data_out[10]~21_combout  = (!\Instruction_memory|q [29] & ((\comb_4|register~0_combout  & (\comb_4|register_rtl_1_bypass [21])) # (!\comb_4|register~0_combout  & ((\comb_4|register_rtl_1|auto_generated|ram_block1a10 )))))

	.dataa(\Instruction_memory|q [29]),
	.datab(\comb_4|register_rtl_1_bypass [21]),
	.datac(\comb_4|register~0_combout ),
	.datad(\comb_4|register_rtl_1|auto_generated|ram_block1a10 ),
	.cin(gnd),
	.combout(\Alu_in|data_out[10]~21_combout ),
	.cout());
// synopsys translate_off
defparam \Alu_in|data_out[10]~21 .lut_mask = 16'h4540;
defparam \Alu_in|data_out[10]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y60_N22
cycloneive_lcell_comb \ULA|Add0~32 (
// Equation(s):
// \ULA|Add0~32_combout  = \ALUc|WideOr1~0_combout  $ (\Alu_in|data_out[10]~21_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\ALUc|WideOr1~0_combout ),
	.datad(\Alu_in|data_out[10]~21_combout ),
	.cin(gnd),
	.combout(\ULA|Add0~32_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Add0~32 .lut_mask = 16'h0FF0;
defparam \ULA|Add0~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y60_N12
cycloneive_lcell_comb \comb_4|register~28 (
// Equation(s):
// \comb_4|register~28_combout  = (\comb_4|register~2_combout  & (\comb_4|register_rtl_0_bypass [20])) # (!\comb_4|register~2_combout  & ((\comb_4|register_rtl_0|auto_generated|ram_block1a9 )))

	.dataa(\comb_4|register_rtl_0_bypass [20]),
	.datab(gnd),
	.datac(\comb_4|register_rtl_0|auto_generated|ram_block1a9 ),
	.datad(\comb_4|register~2_combout ),
	.cin(gnd),
	.combout(\comb_4|register~28_combout ),
	.cout());
// synopsys translate_off
defparam \comb_4|register~28 .lut_mask = 16'hAAF0;
defparam \comb_4|register~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y60_N27
dffeas \comb_4|register_rtl_1_bypass[20] (
	.clk(!\clock|clk_output~clkctrl_outclk ),
	.d(\ULA|Mux22~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comb_4|register_rtl_1_bypass [20]),
	.prn(vcc));
// synopsys translate_off
defparam \comb_4|register_rtl_1_bypass[20] .is_wysiwyg = "true";
defparam \comb_4|register_rtl_1_bypass[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y60_N16
cycloneive_lcell_comb \Alu_in|data_out[9]~22 (
// Equation(s):
// \Alu_in|data_out[9]~22_combout  = (!\Instruction_memory|q [29] & ((\comb_4|register~0_combout  & ((\comb_4|register_rtl_1_bypass [20]))) # (!\comb_4|register~0_combout  & (\comb_4|register_rtl_1|auto_generated|ram_block1a9 ))))

	.dataa(\comb_4|register~0_combout ),
	.datab(\comb_4|register_rtl_1|auto_generated|ram_block1a9 ),
	.datac(\comb_4|register_rtl_1_bypass [20]),
	.datad(\Instruction_memory|q [29]),
	.cin(gnd),
	.combout(\Alu_in|data_out[9]~22_combout ),
	.cout());
// synopsys translate_off
defparam \Alu_in|data_out[9]~22 .lut_mask = 16'h00E4;
defparam \Alu_in|data_out[9]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y60_N10
cycloneive_lcell_comb \ULA|Add0~29 (
// Equation(s):
// \ULA|Add0~29_combout  = \ALUc|WideOr1~0_combout  $ (\Alu_in|data_out[9]~22_combout )

	.dataa(gnd),
	.datab(\ALUc|WideOr1~0_combout ),
	.datac(gnd),
	.datad(\Alu_in|data_out[9]~22_combout ),
	.cin(gnd),
	.combout(\ULA|Add0~29_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Add0~29 .lut_mask = 16'h33CC;
defparam \ULA|Add0~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y58_N5
dffeas \comb_4|register_rtl_0_bypass[19] (
	.clk(!\clock|clk_output~clkctrl_outclk ),
	.d(gnd),
	.asdata(\ULA|Mux23~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comb_4|register_rtl_0_bypass [19]),
	.prn(vcc));
// synopsys translate_off
defparam \comb_4|register_rtl_0_bypass[19] .is_wysiwyg = "true";
defparam \comb_4|register_rtl_0_bypass[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y58_N4
cycloneive_lcell_comb \comb_4|register~29 (
// Equation(s):
// \comb_4|register~29_combout  = (\comb_4|register~2_combout  & (\comb_4|register_rtl_0_bypass [19])) # (!\comb_4|register~2_combout  & ((\comb_4|register_rtl_0|auto_generated|ram_block1a8 )))

	.dataa(gnd),
	.datab(\comb_4|register~2_combout ),
	.datac(\comb_4|register_rtl_0_bypass [19]),
	.datad(\comb_4|register_rtl_0|auto_generated|ram_block1a8 ),
	.cin(gnd),
	.combout(\comb_4|register~29_combout ),
	.cout());
// synopsys translate_off
defparam \comb_4|register~29 .lut_mask = 16'hF3C0;
defparam \comb_4|register~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y58_N5
dffeas \comb_4|register_rtl_1_bypass[18] (
	.clk(!\clock|clk_output~clkctrl_outclk ),
	.d(\ULA|Mux24~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comb_4|register_rtl_1_bypass [18]),
	.prn(vcc));
// synopsys translate_off
defparam \comb_4|register_rtl_1_bypass[18] .is_wysiwyg = "true";
defparam \comb_4|register_rtl_1_bypass[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y58_N26
cycloneive_lcell_comb \Alu_in|data_out[7]~24 (
// Equation(s):
// \Alu_in|data_out[7]~24_combout  = (!\Instruction_memory|q [29] & ((\comb_4|register~0_combout  & (\comb_4|register_rtl_1_bypass [18])) # (!\comb_4|register~0_combout  & ((\comb_4|register_rtl_1|auto_generated|ram_block1a7 )))))

	.dataa(\Instruction_memory|q [29]),
	.datab(\comb_4|register_rtl_1_bypass [18]),
	.datac(\comb_4|register_rtl_1|auto_generated|ram_block1a7 ),
	.datad(\comb_4|register~0_combout ),
	.cin(gnd),
	.combout(\Alu_in|data_out[7]~24_combout ),
	.cout());
// synopsys translate_off
defparam \Alu_in|data_out[7]~24 .lut_mask = 16'h4450;
defparam \Alu_in|data_out[7]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y58_N22
cycloneive_lcell_comb \ULA|Add0~23 (
// Equation(s):
// \ULA|Add0~23_combout  = \Alu_in|data_out[7]~24_combout  $ (\ALUc|WideOr1~0_combout )

	.dataa(\Alu_in|data_out[7]~24_combout ),
	.datab(\ALUc|WideOr1~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\ULA|Add0~23_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Add0~23 .lut_mask = 16'h6666;
defparam \ULA|Add0~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y57_N4
cycloneive_lcell_comb \ULA|Add0~20 (
// Equation(s):
// \ULA|Add0~20_combout  = \ALUc|WideOr1~0_combout  $ (\Alu_in|data_out[6]~25_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\ALUc|WideOr1~0_combout ),
	.datad(\Alu_in|data_out[6]~25_combout ),
	.cin(gnd),
	.combout(\ULA|Add0~20_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Add0~20 .lut_mask = 16'h0FF0;
defparam \ULA|Add0~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y57_N10
cycloneive_lcell_comb \comb_4|register~31 (
// Equation(s):
// \comb_4|register~31_combout  = (\comb_4|register~2_combout  & (\comb_4|register_rtl_0_bypass [17])) # (!\comb_4|register~2_combout  & ((\comb_4|register_rtl_0|auto_generated|ram_block1a6 )))

	.dataa(\comb_4|register_rtl_0_bypass [17]),
	.datab(\comb_4|register~2_combout ),
	.datac(gnd),
	.datad(\comb_4|register_rtl_0|auto_generated|ram_block1a6 ),
	.cin(gnd),
	.combout(\comb_4|register~31_combout ),
	.cout());
// synopsys translate_off
defparam \comb_4|register~31 .lut_mask = 16'hBB88;
defparam \comb_4|register~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y60_N30
cycloneive_lcell_comb \ULA|Add0~17 (
// Equation(s):
// \ULA|Add0~17_combout  = \ALUc|WideOr1~0_combout  $ (((\Instruction_memory|q [29] & (\Instruction_memory|q [5])) # (!\Instruction_memory|q [29] & ((\comb_4|register~33_combout )))))

	.dataa(\Instruction_memory|q [5]),
	.datab(\ALUc|WideOr1~0_combout ),
	.datac(\Instruction_memory|q [29]),
	.datad(\comb_4|register~33_combout ),
	.cin(gnd),
	.combout(\ULA|Add0~17_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Add0~17 .lut_mask = 16'h636C;
defparam \ULA|Add0~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y60_N19
dffeas \comb_4|register_rtl_0_bypass[16] (
	.clk(!\clock|clk_output~clkctrl_outclk ),
	.d(gnd),
	.asdata(\ULA|Mux26~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comb_4|register_rtl_0_bypass [16]),
	.prn(vcc));
// synopsys translate_off
defparam \comb_4|register_rtl_0_bypass[16] .is_wysiwyg = "true";
defparam \comb_4|register_rtl_0_bypass[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y60_N18
cycloneive_lcell_comb \comb_4|register~32 (
// Equation(s):
// \comb_4|register~32_combout  = (\comb_4|register~2_combout  & ((\comb_4|register_rtl_0_bypass [16]))) # (!\comb_4|register~2_combout  & (\comb_4|register_rtl_0|auto_generated|ram_block1a5 ))

	.dataa(gnd),
	.datab(\comb_4|register_rtl_0|auto_generated|ram_block1a5 ),
	.datac(\comb_4|register_rtl_0_bypass [16]),
	.datad(\comb_4|register~2_combout ),
	.cin(gnd),
	.combout(\comb_4|register~32_combout ),
	.cout());
// synopsys translate_off
defparam \comb_4|register~32 .lut_mask = 16'hF0CC;
defparam \comb_4|register~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y57_N27
dffeas \comb_4|register_rtl_1_bypass[15] (
	.clk(!\clock|clk_output~clkctrl_outclk ),
	.d(\ULA|Mux27~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comb_4|register_rtl_1_bypass [15]),
	.prn(vcc));
// synopsys translate_off
defparam \comb_4|register_rtl_1_bypass[15] .is_wysiwyg = "true";
defparam \comb_4|register_rtl_1_bypass[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y57_N20
cycloneive_lcell_comb \Alu_in|data_out[4]~27 (
// Equation(s):
// \Alu_in|data_out[4]~27_combout  = (!\Instruction_memory|q [29] & ((\comb_4|register~0_combout  & (\comb_4|register_rtl_1_bypass [15])) # (!\comb_4|register~0_combout  & ((\comb_4|register_rtl_1|auto_generated|ram_block1a4 )))))

	.dataa(\comb_4|register~0_combout ),
	.datab(\comb_4|register_rtl_1_bypass [15]),
	.datac(\Instruction_memory|q [29]),
	.datad(\comb_4|register_rtl_1|auto_generated|ram_block1a4 ),
	.cin(gnd),
	.combout(\Alu_in|data_out[4]~27_combout ),
	.cout());
// synopsys translate_off
defparam \Alu_in|data_out[4]~27 .lut_mask = 16'h0D08;
defparam \Alu_in|data_out[4]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y57_N0
cycloneive_lcell_comb \ULA|Add0~14 (
// Equation(s):
// \ULA|Add0~14_combout  = \ALUc|WideOr1~0_combout  $ (\Alu_in|data_out[4]~27_combout )

	.dataa(\ALUc|WideOr1~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\Alu_in|data_out[4]~27_combout ),
	.cin(gnd),
	.combout(\ULA|Add0~14_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Add0~14 .lut_mask = 16'h55AA;
defparam \ULA|Add0~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y57_N9
dffeas \comb_4|register_rtl_0_bypass[15] (
	.clk(!\clock|clk_output~clkctrl_outclk ),
	.d(gnd),
	.asdata(\ULA|Mux27~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comb_4|register_rtl_0_bypass [15]),
	.prn(vcc));
// synopsys translate_off
defparam \comb_4|register_rtl_0_bypass[15] .is_wysiwyg = "true";
defparam \comb_4|register_rtl_0_bypass[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y57_N8
cycloneive_lcell_comb \comb_4|register~34 (
// Equation(s):
// \comb_4|register~34_combout  = (\comb_4|register~2_combout  & (\comb_4|register_rtl_0_bypass [15])) # (!\comb_4|register~2_combout  & ((\comb_4|register_rtl_0|auto_generated|ram_block1a4 )))

	.dataa(\comb_4|register~2_combout ),
	.datab(gnd),
	.datac(\comb_4|register_rtl_0_bypass [15]),
	.datad(\comb_4|register_rtl_0|auto_generated|ram_block1a4 ),
	.cin(gnd),
	.combout(\comb_4|register~34_combout ),
	.cout());
// synopsys translate_off
defparam \comb_4|register~34 .lut_mask = 16'hF5A0;
defparam \comb_4|register~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y59_N2
cycloneive_lcell_comb \ULA|Add0~11 (
// Equation(s):
// \ULA|Add0~11_combout  = \ALUc|WideOr1~0_combout  $ (\Alu_in|data_out[3]~28_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\ALUc|WideOr1~0_combout ),
	.datad(\Alu_in|data_out[3]~28_combout ),
	.cin(gnd),
	.combout(\ULA|Add0~11_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Add0~11 .lut_mask = 16'h0FF0;
defparam \ULA|Add0~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y59_N21
dffeas \comb_4|register_rtl_0_bypass[14] (
	.clk(!\clock|clk_output~clkctrl_outclk ),
	.d(gnd),
	.asdata(\ULA|Mux28~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comb_4|register_rtl_0_bypass [14]),
	.prn(vcc));
// synopsys translate_off
defparam \comb_4|register_rtl_0_bypass[14] .is_wysiwyg = "true";
defparam \comb_4|register_rtl_0_bypass[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y59_N18
cycloneive_lcell_comb \comb_4|register~35 (
// Equation(s):
// \comb_4|register~35_combout  = (\comb_4|register~2_combout  & (\comb_4|register_rtl_0_bypass [14])) # (!\comb_4|register~2_combout  & ((\comb_4|register_rtl_0|auto_generated|ram_block1a3 )))

	.dataa(gnd),
	.datab(\comb_4|register_rtl_0_bypass [14]),
	.datac(\comb_4|register~2_combout ),
	.datad(\comb_4|register_rtl_0|auto_generated|ram_block1a3 ),
	.cin(gnd),
	.combout(\comb_4|register~35_combout ),
	.cout());
// synopsys translate_off
defparam \comb_4|register~35 .lut_mask = 16'hCFC0;
defparam \comb_4|register~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y57_N23
dffeas \comb_4|register_rtl_0_bypass[13] (
	.clk(!\clock|clk_output~clkctrl_outclk ),
	.d(gnd),
	.asdata(\ULA|Mux29~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comb_4|register_rtl_0_bypass [13]),
	.prn(vcc));
// synopsys translate_off
defparam \comb_4|register_rtl_0_bypass[13] .is_wysiwyg = "true";
defparam \comb_4|register_rtl_0_bypass[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y57_N22
cycloneive_lcell_comb \comb_4|register~36 (
// Equation(s):
// \comb_4|register~36_combout  = (\comb_4|register~2_combout  & (\comb_4|register_rtl_0_bypass [13])) # (!\comb_4|register~2_combout  & ((\comb_4|register_rtl_0|auto_generated|ram_block1a2 )))

	.dataa(\comb_4|register~2_combout ),
	.datab(gnd),
	.datac(\comb_4|register_rtl_0_bypass [13]),
	.datad(\comb_4|register_rtl_0|auto_generated|ram_block1a2 ),
	.cin(gnd),
	.combout(\comb_4|register~36_combout ),
	.cout());
// synopsys translate_off
defparam \comb_4|register~36 .lut_mask = 16'hF5A0;
defparam \comb_4|register~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y59_N23
dffeas \comb_4|register_rtl_0_bypass[12] (
	.clk(!\clock|clk_output~clkctrl_outclk ),
	.d(gnd),
	.asdata(\ULA|Mux30~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comb_4|register_rtl_0_bypass [12]),
	.prn(vcc));
// synopsys translate_off
defparam \comb_4|register_rtl_0_bypass[12] .is_wysiwyg = "true";
defparam \comb_4|register_rtl_0_bypass[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y59_N22
cycloneive_lcell_comb \comb_4|register~38 (
// Equation(s):
// \comb_4|register~38_combout  = (\comb_4|register~2_combout  & (\comb_4|register_rtl_0_bypass [12])) # (!\comb_4|register~2_combout  & ((\comb_4|register_rtl_0|auto_generated|ram_block1a1 )))

	.dataa(\comb_4|register~2_combout ),
	.datab(gnd),
	.datac(\comb_4|register_rtl_0_bypass [12]),
	.datad(\comb_4|register_rtl_0|auto_generated|ram_block1a1 ),
	.cin(gnd),
	.combout(\comb_4|register~38_combout ),
	.cout());
// synopsys translate_off
defparam \comb_4|register~38 .lut_mask = 16'hF5A0;
defparam \comb_4|register~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y59_N9
dffeas \comb_4|register_rtl_0_bypass[11] (
	.clk(!\clock|clk_output~clkctrl_outclk ),
	.d(\ULA|Mux31~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comb_4|register_rtl_0_bypass [11]),
	.prn(vcc));
// synopsys translate_off
defparam \comb_4|register_rtl_0_bypass[11] .is_wysiwyg = "true";
defparam \comb_4|register_rtl_0_bypass[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y60_N28
cycloneive_lcell_comb \comb_4|register~3 (
// Equation(s):
// \comb_4|register~3_combout  = (\comb_4|register~2_combout  & (\comb_4|register_rtl_0_bypass [11])) # (!\comb_4|register~2_combout  & ((\comb_4|register_rtl_0|auto_generated|ram_block1a0~portbdataout )))

	.dataa(gnd),
	.datab(\comb_4|register_rtl_0_bypass [11]),
	.datac(\comb_4|register_rtl_0|auto_generated|ram_block1a0~portbdataout ),
	.datad(\comb_4|register~2_combout ),
	.cin(gnd),
	.combout(\comb_4|register~3_combout ),
	.cout());
// synopsys translate_off
defparam \comb_4|register~3 .lut_mask = 16'hCCF0;
defparam \comb_4|register~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y59_N16
cycloneive_lcell_comb \ULA|Add0~2 (
// Equation(s):
// \ULA|Add0~2_cout  = CARRY(!\ALUc|WideOr1~0_combout )

	.dataa(\ALUc|WideOr1~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\ULA|Add0~2_cout ));
// synopsys translate_off
defparam \ULA|Add0~2 .lut_mask = 16'h0055;
defparam \ULA|Add0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y59_N18
cycloneive_lcell_comb \ULA|Add0~3 (
// Equation(s):
// \ULA|Add0~3_combout  = (\ULA|Add0~0_combout  & ((\comb_4|register~3_combout  & (!\ULA|Add0~2_cout )) # (!\comb_4|register~3_combout  & ((\ULA|Add0~2_cout ) # (GND))))) # (!\ULA|Add0~0_combout  & ((\comb_4|register~3_combout  & (\ULA|Add0~2_cout  & VCC)) # 
// (!\comb_4|register~3_combout  & (!\ULA|Add0~2_cout ))))
// \ULA|Add0~4  = CARRY((\ULA|Add0~0_combout  & ((!\ULA|Add0~2_cout ) # (!\comb_4|register~3_combout ))) # (!\ULA|Add0~0_combout  & (!\comb_4|register~3_combout  & !\ULA|Add0~2_cout )))

	.dataa(\ULA|Add0~0_combout ),
	.datab(\comb_4|register~3_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ULA|Add0~2_cout ),
	.combout(\ULA|Add0~3_combout ),
	.cout(\ULA|Add0~4 ));
// synopsys translate_off
defparam \ULA|Add0~3 .lut_mask = 16'h692B;
defparam \ULA|Add0~3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y59_N20
cycloneive_lcell_comb \ULA|Add0~6 (
// Equation(s):
// \ULA|Add0~6_combout  = ((\ULA|Add0~5_combout  $ (\comb_4|register~38_combout  $ (\ULA|Add0~4 )))) # (GND)
// \ULA|Add0~7  = CARRY((\ULA|Add0~5_combout  & (\comb_4|register~38_combout  & !\ULA|Add0~4 )) # (!\ULA|Add0~5_combout  & ((\comb_4|register~38_combout ) # (!\ULA|Add0~4 ))))

	.dataa(\ULA|Add0~5_combout ),
	.datab(\comb_4|register~38_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ULA|Add0~4 ),
	.combout(\ULA|Add0~6_combout ),
	.cout(\ULA|Add0~7 ));
// synopsys translate_off
defparam \ULA|Add0~6 .lut_mask = 16'h964D;
defparam \ULA|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y59_N22
cycloneive_lcell_comb \ULA|Add0~9 (
// Equation(s):
// \ULA|Add0~9_combout  = (\ULA|Add0~8_combout  & ((\comb_4|register~36_combout  & (!\ULA|Add0~7 )) # (!\comb_4|register~36_combout  & ((\ULA|Add0~7 ) # (GND))))) # (!\ULA|Add0~8_combout  & ((\comb_4|register~36_combout  & (\ULA|Add0~7  & VCC)) # 
// (!\comb_4|register~36_combout  & (!\ULA|Add0~7 ))))
// \ULA|Add0~10  = CARRY((\ULA|Add0~8_combout  & ((!\ULA|Add0~7 ) # (!\comb_4|register~36_combout ))) # (!\ULA|Add0~8_combout  & (!\comb_4|register~36_combout  & !\ULA|Add0~7 )))

	.dataa(\ULA|Add0~8_combout ),
	.datab(\comb_4|register~36_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ULA|Add0~7 ),
	.combout(\ULA|Add0~9_combout ),
	.cout(\ULA|Add0~10 ));
// synopsys translate_off
defparam \ULA|Add0~9 .lut_mask = 16'h692B;
defparam \ULA|Add0~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y59_N24
cycloneive_lcell_comb \ULA|Add0~12 (
// Equation(s):
// \ULA|Add0~12_combout  = ((\ULA|Add0~11_combout  $ (\comb_4|register~35_combout  $ (\ULA|Add0~10 )))) # (GND)
// \ULA|Add0~13  = CARRY((\ULA|Add0~11_combout  & (\comb_4|register~35_combout  & !\ULA|Add0~10 )) # (!\ULA|Add0~11_combout  & ((\comb_4|register~35_combout ) # (!\ULA|Add0~10 ))))

	.dataa(\ULA|Add0~11_combout ),
	.datab(\comb_4|register~35_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ULA|Add0~10 ),
	.combout(\ULA|Add0~12_combout ),
	.cout(\ULA|Add0~13 ));
// synopsys translate_off
defparam \ULA|Add0~12 .lut_mask = 16'h964D;
defparam \ULA|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y59_N26
cycloneive_lcell_comb \ULA|Add0~15 (
// Equation(s):
// \ULA|Add0~15_combout  = (\ULA|Add0~14_combout  & ((\comb_4|register~34_combout  & (!\ULA|Add0~13 )) # (!\comb_4|register~34_combout  & ((\ULA|Add0~13 ) # (GND))))) # (!\ULA|Add0~14_combout  & ((\comb_4|register~34_combout  & (\ULA|Add0~13  & VCC)) # 
// (!\comb_4|register~34_combout  & (!\ULA|Add0~13 ))))
// \ULA|Add0~16  = CARRY((\ULA|Add0~14_combout  & ((!\ULA|Add0~13 ) # (!\comb_4|register~34_combout ))) # (!\ULA|Add0~14_combout  & (!\comb_4|register~34_combout  & !\ULA|Add0~13 )))

	.dataa(\ULA|Add0~14_combout ),
	.datab(\comb_4|register~34_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ULA|Add0~13 ),
	.combout(\ULA|Add0~15_combout ),
	.cout(\ULA|Add0~16 ));
// synopsys translate_off
defparam \ULA|Add0~15 .lut_mask = 16'h692B;
defparam \ULA|Add0~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y59_N28
cycloneive_lcell_comb \ULA|Add0~18 (
// Equation(s):
// \ULA|Add0~18_combout  = ((\ULA|Add0~17_combout  $ (\comb_4|register~32_combout  $ (\ULA|Add0~16 )))) # (GND)
// \ULA|Add0~19  = CARRY((\ULA|Add0~17_combout  & (\comb_4|register~32_combout  & !\ULA|Add0~16 )) # (!\ULA|Add0~17_combout  & ((\comb_4|register~32_combout ) # (!\ULA|Add0~16 ))))

	.dataa(\ULA|Add0~17_combout ),
	.datab(\comb_4|register~32_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ULA|Add0~16 ),
	.combout(\ULA|Add0~18_combout ),
	.cout(\ULA|Add0~19 ));
// synopsys translate_off
defparam \ULA|Add0~18 .lut_mask = 16'h964D;
defparam \ULA|Add0~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y59_N30
cycloneive_lcell_comb \ULA|Add0~21 (
// Equation(s):
// \ULA|Add0~21_combout  = (\ULA|Add0~20_combout  & ((\comb_4|register~31_combout  & (!\ULA|Add0~19 )) # (!\comb_4|register~31_combout  & ((\ULA|Add0~19 ) # (GND))))) # (!\ULA|Add0~20_combout  & ((\comb_4|register~31_combout  & (\ULA|Add0~19  & VCC)) # 
// (!\comb_4|register~31_combout  & (!\ULA|Add0~19 ))))
// \ULA|Add0~22  = CARRY((\ULA|Add0~20_combout  & ((!\ULA|Add0~19 ) # (!\comb_4|register~31_combout ))) # (!\ULA|Add0~20_combout  & (!\comb_4|register~31_combout  & !\ULA|Add0~19 )))

	.dataa(\ULA|Add0~20_combout ),
	.datab(\comb_4|register~31_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ULA|Add0~19 ),
	.combout(\ULA|Add0~21_combout ),
	.cout(\ULA|Add0~22 ));
// synopsys translate_off
defparam \ULA|Add0~21 .lut_mask = 16'h692B;
defparam \ULA|Add0~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y58_N0
cycloneive_lcell_comb \ULA|Add0~24 (
// Equation(s):
// \ULA|Add0~24_combout  = ((\comb_4|register~30_combout  $ (\ULA|Add0~23_combout  $ (\ULA|Add0~22 )))) # (GND)
// \ULA|Add0~25  = CARRY((\comb_4|register~30_combout  & ((!\ULA|Add0~22 ) # (!\ULA|Add0~23_combout ))) # (!\comb_4|register~30_combout  & (!\ULA|Add0~23_combout  & !\ULA|Add0~22 )))

	.dataa(\comb_4|register~30_combout ),
	.datab(\ULA|Add0~23_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ULA|Add0~22 ),
	.combout(\ULA|Add0~24_combout ),
	.cout(\ULA|Add0~25 ));
// synopsys translate_off
defparam \ULA|Add0~24 .lut_mask = 16'h962B;
defparam \ULA|Add0~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y58_N2
cycloneive_lcell_comb \ULA|Add0~27 (
// Equation(s):
// \ULA|Add0~27_combout  = (\ULA|Add0~26_combout  & ((\comb_4|register~29_combout  & (!\ULA|Add0~25 )) # (!\comb_4|register~29_combout  & ((\ULA|Add0~25 ) # (GND))))) # (!\ULA|Add0~26_combout  & ((\comb_4|register~29_combout  & (\ULA|Add0~25  & VCC)) # 
// (!\comb_4|register~29_combout  & (!\ULA|Add0~25 ))))
// \ULA|Add0~28  = CARRY((\ULA|Add0~26_combout  & ((!\ULA|Add0~25 ) # (!\comb_4|register~29_combout ))) # (!\ULA|Add0~26_combout  & (!\comb_4|register~29_combout  & !\ULA|Add0~25 )))

	.dataa(\ULA|Add0~26_combout ),
	.datab(\comb_4|register~29_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ULA|Add0~25 ),
	.combout(\ULA|Add0~27_combout ),
	.cout(\ULA|Add0~28 ));
// synopsys translate_off
defparam \ULA|Add0~27 .lut_mask = 16'h692B;
defparam \ULA|Add0~27 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y58_N4
cycloneive_lcell_comb \ULA|Add0~30 (
// Equation(s):
// \ULA|Add0~30_combout  = ((\comb_4|register~28_combout  $ (\ULA|Add0~29_combout  $ (\ULA|Add0~28 )))) # (GND)
// \ULA|Add0~31  = CARRY((\comb_4|register~28_combout  & ((!\ULA|Add0~28 ) # (!\ULA|Add0~29_combout ))) # (!\comb_4|register~28_combout  & (!\ULA|Add0~29_combout  & !\ULA|Add0~28 )))

	.dataa(\comb_4|register~28_combout ),
	.datab(\ULA|Add0~29_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ULA|Add0~28 ),
	.combout(\ULA|Add0~30_combout ),
	.cout(\ULA|Add0~31 ));
// synopsys translate_off
defparam \ULA|Add0~30 .lut_mask = 16'h962B;
defparam \ULA|Add0~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y58_N6
cycloneive_lcell_comb \ULA|Add0~33 (
// Equation(s):
// \ULA|Add0~33_combout  = (\comb_4|register~27_combout  & ((\ULA|Add0~32_combout  & (!\ULA|Add0~31 )) # (!\ULA|Add0~32_combout  & (\ULA|Add0~31  & VCC)))) # (!\comb_4|register~27_combout  & ((\ULA|Add0~32_combout  & ((\ULA|Add0~31 ) # (GND))) # 
// (!\ULA|Add0~32_combout  & (!\ULA|Add0~31 ))))
// \ULA|Add0~34  = CARRY((\comb_4|register~27_combout  & (\ULA|Add0~32_combout  & !\ULA|Add0~31 )) # (!\comb_4|register~27_combout  & ((\ULA|Add0~32_combout ) # (!\ULA|Add0~31 ))))

	.dataa(\comb_4|register~27_combout ),
	.datab(\ULA|Add0~32_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ULA|Add0~31 ),
	.combout(\ULA|Add0~33_combout ),
	.cout(\ULA|Add0~34 ));
// synopsys translate_off
defparam \ULA|Add0~33 .lut_mask = 16'h694D;
defparam \ULA|Add0~33 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y58_N8
cycloneive_lcell_comb \ULA|Add0~36 (
// Equation(s):
// \ULA|Add0~36_combout  = ((\ULA|Add0~35_combout  $ (\comb_4|register~25_combout  $ (\ULA|Add0~34 )))) # (GND)
// \ULA|Add0~37  = CARRY((\ULA|Add0~35_combout  & (\comb_4|register~25_combout  & !\ULA|Add0~34 )) # (!\ULA|Add0~35_combout  & ((\comb_4|register~25_combout ) # (!\ULA|Add0~34 ))))

	.dataa(\ULA|Add0~35_combout ),
	.datab(\comb_4|register~25_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ULA|Add0~34 ),
	.combout(\ULA|Add0~36_combout ),
	.cout(\ULA|Add0~37 ));
// synopsys translate_off
defparam \ULA|Add0~36 .lut_mask = 16'h964D;
defparam \ULA|Add0~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y58_N10
cycloneive_lcell_comb \ULA|Add0~39 (
// Equation(s):
// \ULA|Add0~39_combout  = (\ULA|Add0~38_combout  & ((\comb_4|register~23_combout  & (!\ULA|Add0~37 )) # (!\comb_4|register~23_combout  & ((\ULA|Add0~37 ) # (GND))))) # (!\ULA|Add0~38_combout  & ((\comb_4|register~23_combout  & (\ULA|Add0~37  & VCC)) # 
// (!\comb_4|register~23_combout  & (!\ULA|Add0~37 ))))
// \ULA|Add0~40  = CARRY((\ULA|Add0~38_combout  & ((!\ULA|Add0~37 ) # (!\comb_4|register~23_combout ))) # (!\ULA|Add0~38_combout  & (!\comb_4|register~23_combout  & !\ULA|Add0~37 )))

	.dataa(\ULA|Add0~38_combout ),
	.datab(\comb_4|register~23_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ULA|Add0~37 ),
	.combout(\ULA|Add0~39_combout ),
	.cout(\ULA|Add0~40 ));
// synopsys translate_off
defparam \ULA|Add0~39 .lut_mask = 16'h692B;
defparam \ULA|Add0~39 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y58_N12
cycloneive_lcell_comb \ULA|Add0~42 (
// Equation(s):
// \ULA|Add0~42_combout  = ((\ULA|Add0~41_combout  $ (\comb_4|register~22_combout  $ (\ULA|Add0~40 )))) # (GND)
// \ULA|Add0~43  = CARRY((\ULA|Add0~41_combout  & (\comb_4|register~22_combout  & !\ULA|Add0~40 )) # (!\ULA|Add0~41_combout  & ((\comb_4|register~22_combout ) # (!\ULA|Add0~40 ))))

	.dataa(\ULA|Add0~41_combout ),
	.datab(\comb_4|register~22_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ULA|Add0~40 ),
	.combout(\ULA|Add0~42_combout ),
	.cout(\ULA|Add0~43 ));
// synopsys translate_off
defparam \ULA|Add0~42 .lut_mask = 16'h964D;
defparam \ULA|Add0~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y58_N14
cycloneive_lcell_comb \ULA|Add0~45 (
// Equation(s):
// \ULA|Add0~45_combout  = (\ULA|Add0~44_combout  & ((\comb_4|register~21_combout  & (!\ULA|Add0~43 )) # (!\comb_4|register~21_combout  & ((\ULA|Add0~43 ) # (GND))))) # (!\ULA|Add0~44_combout  & ((\comb_4|register~21_combout  & (\ULA|Add0~43  & VCC)) # 
// (!\comb_4|register~21_combout  & (!\ULA|Add0~43 ))))
// \ULA|Add0~46  = CARRY((\ULA|Add0~44_combout  & ((!\ULA|Add0~43 ) # (!\comb_4|register~21_combout ))) # (!\ULA|Add0~44_combout  & (!\comb_4|register~21_combout  & !\ULA|Add0~43 )))

	.dataa(\ULA|Add0~44_combout ),
	.datab(\comb_4|register~21_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ULA|Add0~43 ),
	.combout(\ULA|Add0~45_combout ),
	.cout(\ULA|Add0~46 ));
// synopsys translate_off
defparam \ULA|Add0~45 .lut_mask = 16'h692B;
defparam \ULA|Add0~45 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y58_N16
cycloneive_lcell_comb \ULA|Add0~48 (
// Equation(s):
// \ULA|Add0~48_combout  = ((\comb_4|register~20_combout  $ (\ULA|Add0~47_combout  $ (\ULA|Add0~46 )))) # (GND)
// \ULA|Add0~49  = CARRY((\comb_4|register~20_combout  & ((!\ULA|Add0~46 ) # (!\ULA|Add0~47_combout ))) # (!\comb_4|register~20_combout  & (!\ULA|Add0~47_combout  & !\ULA|Add0~46 )))

	.dataa(\comb_4|register~20_combout ),
	.datab(\ULA|Add0~47_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ULA|Add0~46 ),
	.combout(\ULA|Add0~48_combout ),
	.cout(\ULA|Add0~49 ));
// synopsys translate_off
defparam \ULA|Add0~48 .lut_mask = 16'h962B;
defparam \ULA|Add0~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y58_N18
cycloneive_lcell_comb \ULA|Add0~51 (
// Equation(s):
// \ULA|Add0~51_combout  = (\comb_4|register~19_combout  & ((\ULA|Add0~50_combout  & (!\ULA|Add0~49 )) # (!\ULA|Add0~50_combout  & (\ULA|Add0~49  & VCC)))) # (!\comb_4|register~19_combout  & ((\ULA|Add0~50_combout  & ((\ULA|Add0~49 ) # (GND))) # 
// (!\ULA|Add0~50_combout  & (!\ULA|Add0~49 ))))
// \ULA|Add0~52  = CARRY((\comb_4|register~19_combout  & (\ULA|Add0~50_combout  & !\ULA|Add0~49 )) # (!\comb_4|register~19_combout  & ((\ULA|Add0~50_combout ) # (!\ULA|Add0~49 ))))

	.dataa(\comb_4|register~19_combout ),
	.datab(\ULA|Add0~50_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ULA|Add0~49 ),
	.combout(\ULA|Add0~51_combout ),
	.cout(\ULA|Add0~52 ));
// synopsys translate_off
defparam \ULA|Add0~51 .lut_mask = 16'h694D;
defparam \ULA|Add0~51 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y58_N20
cycloneive_lcell_comb \ULA|Add0~54 (
// Equation(s):
// \ULA|Add0~54_combout  = ((\ULA|Add0~53_combout  $ (\comb_4|register~18_combout  $ (\ULA|Add0~52 )))) # (GND)
// \ULA|Add0~55  = CARRY((\ULA|Add0~53_combout  & (\comb_4|register~18_combout  & !\ULA|Add0~52 )) # (!\ULA|Add0~53_combout  & ((\comb_4|register~18_combout ) # (!\ULA|Add0~52 ))))

	.dataa(\ULA|Add0~53_combout ),
	.datab(\comb_4|register~18_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ULA|Add0~52 ),
	.combout(\ULA|Add0~54_combout ),
	.cout(\ULA|Add0~55 ));
// synopsys translate_off
defparam \ULA|Add0~54 .lut_mask = 16'h964D;
defparam \ULA|Add0~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y58_N22
cycloneive_lcell_comb \ULA|Add0~57 (
// Equation(s):
// \ULA|Add0~57_combout  = (\comb_4|register~17_combout  & ((\ULA|Add0~56_combout  & (!\ULA|Add0~55 )) # (!\ULA|Add0~56_combout  & (\ULA|Add0~55  & VCC)))) # (!\comb_4|register~17_combout  & ((\ULA|Add0~56_combout  & ((\ULA|Add0~55 ) # (GND))) # 
// (!\ULA|Add0~56_combout  & (!\ULA|Add0~55 ))))
// \ULA|Add0~58  = CARRY((\comb_4|register~17_combout  & (\ULA|Add0~56_combout  & !\ULA|Add0~55 )) # (!\comb_4|register~17_combout  & ((\ULA|Add0~56_combout ) # (!\ULA|Add0~55 ))))

	.dataa(\comb_4|register~17_combout ),
	.datab(\ULA|Add0~56_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ULA|Add0~55 ),
	.combout(\ULA|Add0~57_combout ),
	.cout(\ULA|Add0~58 ));
// synopsys translate_off
defparam \ULA|Add0~57 .lut_mask = 16'h694D;
defparam \ULA|Add0~57 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y58_N24
cycloneive_lcell_comb \ULA|Add0~60 (
// Equation(s):
// \ULA|Add0~60_combout  = ((\ULA|Add0~59_combout  $ (\comb_4|register~16_combout  $ (\ULA|Add0~58 )))) # (GND)
// \ULA|Add0~61  = CARRY((\ULA|Add0~59_combout  & (\comb_4|register~16_combout  & !\ULA|Add0~58 )) # (!\ULA|Add0~59_combout  & ((\comb_4|register~16_combout ) # (!\ULA|Add0~58 ))))

	.dataa(\ULA|Add0~59_combout ),
	.datab(\comb_4|register~16_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ULA|Add0~58 ),
	.combout(\ULA|Add0~60_combout ),
	.cout(\ULA|Add0~61 ));
// synopsys translate_off
defparam \ULA|Add0~60 .lut_mask = 16'h964D;
defparam \ULA|Add0~60 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y58_N26
cycloneive_lcell_comb \ULA|Add0~63 (
// Equation(s):
// \ULA|Add0~63_combout  = (\ULA|Add0~62_combout  & ((\comb_4|register~15_combout  & (!\ULA|Add0~61 )) # (!\comb_4|register~15_combout  & ((\ULA|Add0~61 ) # (GND))))) # (!\ULA|Add0~62_combout  & ((\comb_4|register~15_combout  & (\ULA|Add0~61  & VCC)) # 
// (!\comb_4|register~15_combout  & (!\ULA|Add0~61 ))))
// \ULA|Add0~64  = CARRY((\ULA|Add0~62_combout  & ((!\ULA|Add0~61 ) # (!\comb_4|register~15_combout ))) # (!\ULA|Add0~62_combout  & (!\comb_4|register~15_combout  & !\ULA|Add0~61 )))

	.dataa(\ULA|Add0~62_combout ),
	.datab(\comb_4|register~15_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ULA|Add0~61 ),
	.combout(\ULA|Add0~63_combout ),
	.cout(\ULA|Add0~64 ));
// synopsys translate_off
defparam \ULA|Add0~63 .lut_mask = 16'h692B;
defparam \ULA|Add0~63 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y58_N28
cycloneive_lcell_comb \ULA|Add0~66 (
// Equation(s):
// \ULA|Add0~66_combout  = ((\ULA|Add0~65_combout  $ (\comb_4|register~14_combout  $ (\ULA|Add0~64 )))) # (GND)
// \ULA|Add0~67  = CARRY((\ULA|Add0~65_combout  & (\comb_4|register~14_combout  & !\ULA|Add0~64 )) # (!\ULA|Add0~65_combout  & ((\comb_4|register~14_combout ) # (!\ULA|Add0~64 ))))

	.dataa(\ULA|Add0~65_combout ),
	.datab(\comb_4|register~14_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ULA|Add0~64 ),
	.combout(\ULA|Add0~66_combout ),
	.cout(\ULA|Add0~67 ));
// synopsys translate_off
defparam \ULA|Add0~66 .lut_mask = 16'h964D;
defparam \ULA|Add0~66 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y58_N30
cycloneive_lcell_comb \ULA|Add0~69 (
// Equation(s):
// \ULA|Add0~69_combout  = (\ULA|Add0~68_combout  & ((\comb_4|register~13_combout  & (!\ULA|Add0~67 )) # (!\comb_4|register~13_combout  & ((\ULA|Add0~67 ) # (GND))))) # (!\ULA|Add0~68_combout  & ((\comb_4|register~13_combout  & (\ULA|Add0~67  & VCC)) # 
// (!\comb_4|register~13_combout  & (!\ULA|Add0~67 ))))
// \ULA|Add0~70  = CARRY((\ULA|Add0~68_combout  & ((!\ULA|Add0~67 ) # (!\comb_4|register~13_combout ))) # (!\ULA|Add0~68_combout  & (!\comb_4|register~13_combout  & !\ULA|Add0~67 )))

	.dataa(\ULA|Add0~68_combout ),
	.datab(\comb_4|register~13_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ULA|Add0~67 ),
	.combout(\ULA|Add0~69_combout ),
	.cout(\ULA|Add0~70 ));
// synopsys translate_off
defparam \ULA|Add0~69 .lut_mask = 16'h692B;
defparam \ULA|Add0~69 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y57_N0
cycloneive_lcell_comb \ULA|Add0~72 (
// Equation(s):
// \ULA|Add0~72_combout  = ((\comb_4|register~12_combout  $ (\ULA|Add0~71_combout  $ (\ULA|Add0~70 )))) # (GND)
// \ULA|Add0~73  = CARRY((\comb_4|register~12_combout  & ((!\ULA|Add0~70 ) # (!\ULA|Add0~71_combout ))) # (!\comb_4|register~12_combout  & (!\ULA|Add0~71_combout  & !\ULA|Add0~70 )))

	.dataa(\comb_4|register~12_combout ),
	.datab(\ULA|Add0~71_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ULA|Add0~70 ),
	.combout(\ULA|Add0~72_combout ),
	.cout(\ULA|Add0~73 ));
// synopsys translate_off
defparam \ULA|Add0~72 .lut_mask = 16'h962B;
defparam \ULA|Add0~72 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y57_N2
cycloneive_lcell_comb \ULA|Add0~75 (
// Equation(s):
// \ULA|Add0~75_combout  = (\ULA|Add0~74_combout  & ((\comb_4|register~11_combout  & (!\ULA|Add0~73 )) # (!\comb_4|register~11_combout  & ((\ULA|Add0~73 ) # (GND))))) # (!\ULA|Add0~74_combout  & ((\comb_4|register~11_combout  & (\ULA|Add0~73  & VCC)) # 
// (!\comb_4|register~11_combout  & (!\ULA|Add0~73 ))))
// \ULA|Add0~76  = CARRY((\ULA|Add0~74_combout  & ((!\ULA|Add0~73 ) # (!\comb_4|register~11_combout ))) # (!\ULA|Add0~74_combout  & (!\comb_4|register~11_combout  & !\ULA|Add0~73 )))

	.dataa(\ULA|Add0~74_combout ),
	.datab(\comb_4|register~11_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ULA|Add0~73 ),
	.combout(\ULA|Add0~75_combout ),
	.cout(\ULA|Add0~76 ));
// synopsys translate_off
defparam \ULA|Add0~75 .lut_mask = 16'h692B;
defparam \ULA|Add0~75 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y57_N4
cycloneive_lcell_comb \ULA|Add0~78 (
// Equation(s):
// \ULA|Add0~78_combout  = ((\comb_4|register~10_combout  $ (\ULA|Add0~77_combout  $ (\ULA|Add0~76 )))) # (GND)
// \ULA|Add0~79  = CARRY((\comb_4|register~10_combout  & ((!\ULA|Add0~76 ) # (!\ULA|Add0~77_combout ))) # (!\comb_4|register~10_combout  & (!\ULA|Add0~77_combout  & !\ULA|Add0~76 )))

	.dataa(\comb_4|register~10_combout ),
	.datab(\ULA|Add0~77_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ULA|Add0~76 ),
	.combout(\ULA|Add0~78_combout ),
	.cout(\ULA|Add0~79 ));
// synopsys translate_off
defparam \ULA|Add0~78 .lut_mask = 16'h962B;
defparam \ULA|Add0~78 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y57_N6
cycloneive_lcell_comb \ULA|Add0~81 (
// Equation(s):
// \ULA|Add0~81_combout  = (\comb_4|register~9_combout  & ((\ULA|Add0~80_combout  & (!\ULA|Add0~79 )) # (!\ULA|Add0~80_combout  & (\ULA|Add0~79  & VCC)))) # (!\comb_4|register~9_combout  & ((\ULA|Add0~80_combout  & ((\ULA|Add0~79 ) # (GND))) # 
// (!\ULA|Add0~80_combout  & (!\ULA|Add0~79 ))))
// \ULA|Add0~82  = CARRY((\comb_4|register~9_combout  & (\ULA|Add0~80_combout  & !\ULA|Add0~79 )) # (!\comb_4|register~9_combout  & ((\ULA|Add0~80_combout ) # (!\ULA|Add0~79 ))))

	.dataa(\comb_4|register~9_combout ),
	.datab(\ULA|Add0~80_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ULA|Add0~79 ),
	.combout(\ULA|Add0~81_combout ),
	.cout(\ULA|Add0~82 ));
// synopsys translate_off
defparam \ULA|Add0~81 .lut_mask = 16'h694D;
defparam \ULA|Add0~81 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y57_N8
cycloneive_lcell_comb \ULA|Add0~84 (
// Equation(s):
// \ULA|Add0~84_combout  = ((\ULA|Add0~83_combout  $ (\comb_4|register~8_combout  $ (\ULA|Add0~82 )))) # (GND)
// \ULA|Add0~85  = CARRY((\ULA|Add0~83_combout  & (\comb_4|register~8_combout  & !\ULA|Add0~82 )) # (!\ULA|Add0~83_combout  & ((\comb_4|register~8_combout ) # (!\ULA|Add0~82 ))))

	.dataa(\ULA|Add0~83_combout ),
	.datab(\comb_4|register~8_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ULA|Add0~82 ),
	.combout(\ULA|Add0~84_combout ),
	.cout(\ULA|Add0~85 ));
// synopsys translate_off
defparam \ULA|Add0~84 .lut_mask = 16'h964D;
defparam \ULA|Add0~84 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y57_N10
cycloneive_lcell_comb \ULA|Add0~87 (
// Equation(s):
// \ULA|Add0~87_combout  = (\comb_4|register~7_combout  & ((\ULA|Add0~86_combout  & (!\ULA|Add0~85 )) # (!\ULA|Add0~86_combout  & (\ULA|Add0~85  & VCC)))) # (!\comb_4|register~7_combout  & ((\ULA|Add0~86_combout  & ((\ULA|Add0~85 ) # (GND))) # 
// (!\ULA|Add0~86_combout  & (!\ULA|Add0~85 ))))
// \ULA|Add0~88  = CARRY((\comb_4|register~7_combout  & (\ULA|Add0~86_combout  & !\ULA|Add0~85 )) # (!\comb_4|register~7_combout  & ((\ULA|Add0~86_combout ) # (!\ULA|Add0~85 ))))

	.dataa(\comb_4|register~7_combout ),
	.datab(\ULA|Add0~86_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ULA|Add0~85 ),
	.combout(\ULA|Add0~87_combout ),
	.cout(\ULA|Add0~88 ));
// synopsys translate_off
defparam \ULA|Add0~87 .lut_mask = 16'h694D;
defparam \ULA|Add0~87 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y57_N12
cycloneive_lcell_comb \ULA|Add0~90 (
// Equation(s):
// \ULA|Add0~90_combout  = ((\ULA|Add0~89_combout  $ (\comb_4|register~6_combout  $ (\ULA|Add0~88 )))) # (GND)
// \ULA|Add0~91  = CARRY((\ULA|Add0~89_combout  & (\comb_4|register~6_combout  & !\ULA|Add0~88 )) # (!\ULA|Add0~89_combout  & ((\comb_4|register~6_combout ) # (!\ULA|Add0~88 ))))

	.dataa(\ULA|Add0~89_combout ),
	.datab(\comb_4|register~6_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ULA|Add0~88 ),
	.combout(\ULA|Add0~90_combout ),
	.cout(\ULA|Add0~91 ));
// synopsys translate_off
defparam \ULA|Add0~90 .lut_mask = 16'h964D;
defparam \ULA|Add0~90 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y57_N14
cycloneive_lcell_comb \ULA|Add0~93 (
// Equation(s):
// \ULA|Add0~93_combout  = (\ULA|Add0~92_combout  & ((\comb_4|register~5_combout  & (!\ULA|Add0~91 )) # (!\comb_4|register~5_combout  & ((\ULA|Add0~91 ) # (GND))))) # (!\ULA|Add0~92_combout  & ((\comb_4|register~5_combout  & (\ULA|Add0~91  & VCC)) # 
// (!\comb_4|register~5_combout  & (!\ULA|Add0~91 ))))
// \ULA|Add0~94  = CARRY((\ULA|Add0~92_combout  & ((!\ULA|Add0~91 ) # (!\comb_4|register~5_combout ))) # (!\ULA|Add0~92_combout  & (!\comb_4|register~5_combout  & !\ULA|Add0~91 )))

	.dataa(\ULA|Add0~92_combout ),
	.datab(\comb_4|register~5_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ULA|Add0~91 ),
	.combout(\ULA|Add0~93_combout ),
	.cout(\ULA|Add0~94 ));
// synopsys translate_off
defparam \ULA|Add0~93 .lut_mask = 16'h692B;
defparam \ULA|Add0~93 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y57_N16
cycloneive_lcell_comb \ULA|Add0~96 (
// Equation(s):
// \ULA|Add0~96_combout  = \comb_4|register~4_combout  $ (\ULA|Add0~94  $ (\ULA|Add0~95_combout ))

	.dataa(gnd),
	.datab(\comb_4|register~4_combout ),
	.datac(gnd),
	.datad(\ULA|Add0~95_combout ),
	.cin(\ULA|Add0~94 ),
	.combout(\ULA|Add0~96_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Add0~96 .lut_mask = 16'hC33C;
defparam \ULA|Add0~96 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y57_N18
cycloneive_lcell_comb \ULA|Mux0 (
// Equation(s):
// \ULA|Mux0~combout  = (\ULA|Mux31~1_combout  & ((\ULA|Mux30~0_combout  & ((\ULA|Add0~96_combout ))) # (!\ULA|Mux30~0_combout  & (\ULA|result~82_combout )))) # (!\ULA|Mux31~1_combout  & (((\ULA|Mux30~0_combout ))))

	.dataa(\ULA|result~82_combout ),
	.datab(\ULA|Mux31~1_combout ),
	.datac(\ULA|Mux30~0_combout ),
	.datad(\ULA|Add0~96_combout ),
	.cin(gnd),
	.combout(\ULA|Mux0~combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Mux0 .lut_mask = 16'hF838;
defparam \ULA|Mux0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y60_N20
cycloneive_lcell_comb \Alu_in|data_out[30]~1 (
// Equation(s):
// \Alu_in|data_out[30]~1_combout  = (!\Instruction_memory|q [29] & ((\comb_4|register~0_combout  & (\comb_4|register_rtl_1_bypass [41])) # (!\comb_4|register~0_combout  & ((\comb_4|register_rtl_1|auto_generated|ram_block1a30 )))))

	.dataa(\Instruction_memory|q [29]),
	.datab(\comb_4|register_rtl_1_bypass [41]),
	.datac(\comb_4|register~0_combout ),
	.datad(\comb_4|register_rtl_1|auto_generated|ram_block1a30 ),
	.cin(gnd),
	.combout(\Alu_in|data_out[30]~1_combout ),
	.cout());
// synopsys translate_off
defparam \Alu_in|data_out[30]~1 .lut_mask = 16'h4540;
defparam \Alu_in|data_out[30]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y57_N12
cycloneive_lcell_comb \ULA|result~81 (
// Equation(s):
// \ULA|result~81_combout  = (\Alu_in|data_out[30]~1_combout  & ((\comb_4|register~2_combout  & (\comb_4|register_rtl_0_bypass [41])) # (!\comb_4|register~2_combout  & ((\comb_4|register_rtl_0|auto_generated|ram_block1a30 )))))

	.dataa(\comb_4|register_rtl_0_bypass [41]),
	.datab(\Alu_in|data_out[30]~1_combout ),
	.datac(\comb_4|register~2_combout ),
	.datad(\comb_4|register_rtl_0|auto_generated|ram_block1a30 ),
	.cin(gnd),
	.combout(\ULA|result~81_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|result~81 .lut_mask = 16'h8C80;
defparam \ULA|result~81 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y57_N24
cycloneive_lcell_comb \ULA|Mux1 (
// Equation(s):
// \ULA|Mux1~combout  = (\ULA|Mux30~0_combout  & (((\ULA|Add0~93_combout ) # (!\ULA|Mux31~1_combout )))) # (!\ULA|Mux30~0_combout  & (\ULA|result~81_combout  & ((\ULA|Mux31~1_combout ))))

	.dataa(\ULA|result~81_combout ),
	.datab(\ULA|Mux30~0_combout ),
	.datac(\ULA|Add0~93_combout ),
	.datad(\ULA|Mux31~1_combout ),
	.cin(gnd),
	.combout(\ULA|Mux1~combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Mux1 .lut_mask = 16'hE2CC;
defparam \ULA|Mux1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y61_N18
cycloneive_lcell_comb \Alu_in|data_out[29]~2 (
// Equation(s):
// \Alu_in|data_out[29]~2_combout  = (!\Instruction_memory|q [29] & ((\comb_4|register~0_combout  & (\comb_4|register_rtl_1_bypass [40])) # (!\comb_4|register~0_combout  & ((\comb_4|register_rtl_1|auto_generated|ram_block1a29 )))))

	.dataa(\comb_4|register~0_combout ),
	.datab(\comb_4|register_rtl_1_bypass [40]),
	.datac(\comb_4|register_rtl_1|auto_generated|ram_block1a29 ),
	.datad(\Instruction_memory|q [29]),
	.cin(gnd),
	.combout(\Alu_in|data_out[29]~2_combout ),
	.cout());
// synopsys translate_off
defparam \Alu_in|data_out[29]~2 .lut_mask = 16'h00D8;
defparam \Alu_in|data_out[29]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y61_N0
cycloneive_lcell_comb \ULA|result~80 (
// Equation(s):
// \ULA|result~80_combout  = (\Alu_in|data_out[29]~2_combout  & ((\comb_4|register~2_combout  & (\comb_4|register_rtl_0_bypass [40])) # (!\comb_4|register~2_combout  & ((\comb_4|register_rtl_0|auto_generated|ram_block1a29 )))))

	.dataa(\comb_4|register_rtl_0_bypass [40]),
	.datab(\Alu_in|data_out[29]~2_combout ),
	.datac(\comb_4|register_rtl_0|auto_generated|ram_block1a29 ),
	.datad(\comb_4|register~2_combout ),
	.cin(gnd),
	.combout(\ULA|result~80_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|result~80 .lut_mask = 16'h88C0;
defparam \ULA|result~80 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y57_N30
cycloneive_lcell_comb \ULA|Mux2 (
// Equation(s):
// \ULA|Mux2~combout  = (\ULA|Mux31~1_combout  & ((\ULA|Mux30~0_combout  & ((\ULA|Add0~90_combout ))) # (!\ULA|Mux30~0_combout  & (\ULA|result~80_combout )))) # (!\ULA|Mux31~1_combout  & (((\ULA|Mux30~0_combout ))))

	.dataa(\ULA|Mux31~1_combout ),
	.datab(\ULA|result~80_combout ),
	.datac(\ULA|Mux30~0_combout ),
	.datad(\ULA|Add0~90_combout ),
	.cin(gnd),
	.combout(\ULA|Mux2~combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Mux2 .lut_mask = 16'hF858;
defparam \ULA|Mux2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y57_N2
cycloneive_lcell_comb \ULA|result~79 (
// Equation(s):
// \ULA|result~79_combout  = (\Alu_in|data_out[28]~3_combout  & ((\comb_4|register~2_combout  & ((\comb_4|register_rtl_0_bypass [39]))) # (!\comb_4|register~2_combout  & (\comb_4|register_rtl_0|auto_generated|ram_block1a28 ))))

	.dataa(\comb_4|register~2_combout ),
	.datab(\comb_4|register_rtl_0|auto_generated|ram_block1a28 ),
	.datac(\comb_4|register_rtl_0_bypass [39]),
	.datad(\Alu_in|data_out[28]~3_combout ),
	.cin(gnd),
	.combout(\ULA|result~79_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|result~79 .lut_mask = 16'hE400;
defparam \ULA|result~79 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y57_N28
cycloneive_lcell_comb \ULA|Mux3 (
// Equation(s):
// \ULA|Mux3~combout  = (\ULA|Mux30~0_combout  & (((\ULA|Add0~87_combout )) # (!\ULA|Mux31~1_combout ))) # (!\ULA|Mux30~0_combout  & (\ULA|Mux31~1_combout  & (\ULA|result~79_combout )))

	.dataa(\ULA|Mux30~0_combout ),
	.datab(\ULA|Mux31~1_combout ),
	.datac(\ULA|result~79_combout ),
	.datad(\ULA|Add0~87_combout ),
	.cin(gnd),
	.combout(\ULA|Mux3~combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Mux3 .lut_mask = 16'hEA62;
defparam \ULA|Mux3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y57_N4
cycloneive_lcell_comb \Alu_in|data_out[27]~4 (
// Equation(s):
// \Alu_in|data_out[27]~4_combout  = (!\Instruction_memory|q [29] & ((\comb_4|register~0_combout  & (\comb_4|register_rtl_1_bypass [38])) # (!\comb_4|register~0_combout  & ((\comb_4|register_rtl_1|auto_generated|ram_block1a27 )))))

	.dataa(\comb_4|register_rtl_1_bypass [38]),
	.datab(\Instruction_memory|q [29]),
	.datac(\comb_4|register~0_combout ),
	.datad(\comb_4|register_rtl_1|auto_generated|ram_block1a27 ),
	.cin(gnd),
	.combout(\Alu_in|data_out[27]~4_combout ),
	.cout());
// synopsys translate_off
defparam \Alu_in|data_out[27]~4 .lut_mask = 16'h2320;
defparam \Alu_in|data_out[27]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y57_N16
cycloneive_lcell_comb \ULA|Add0~83 (
// Equation(s):
// \ULA|Add0~83_combout  = \ALUc|WideOr1~0_combout  $ (\Alu_in|data_out[27]~4_combout )

	.dataa(\ALUc|WideOr1~0_combout ),
	.datab(gnd),
	.datac(\Alu_in|data_out[27]~4_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ULA|Add0~83_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Add0~83 .lut_mask = 16'h5A5A;
defparam \ULA|Add0~83 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y57_N28
cycloneive_lcell_comb \ULA|result~78 (
// Equation(s):
// \ULA|result~78_combout  = (\Alu_in|data_out[27]~4_combout  & ((\comb_4|register~2_combout  & (\comb_4|register_rtl_0_bypass [38])) # (!\comb_4|register~2_combout  & ((\comb_4|register_rtl_0|auto_generated|ram_block1a27 )))))

	.dataa(\comb_4|register~2_combout ),
	.datab(\comb_4|register_rtl_0_bypass [38]),
	.datac(\Alu_in|data_out[27]~4_combout ),
	.datad(\comb_4|register_rtl_0|auto_generated|ram_block1a27 ),
	.cin(gnd),
	.combout(\ULA|result~78_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|result~78 .lut_mask = 16'hD080;
defparam \ULA|result~78 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y57_N22
cycloneive_lcell_comb \ULA|Mux4 (
// Equation(s):
// \ULA|Mux4~combout  = (\ULA|Mux30~0_combout  & (((\ULA|Add0~84_combout )) # (!\ULA|Mux31~1_combout ))) # (!\ULA|Mux30~0_combout  & (\ULA|Mux31~1_combout  & ((\ULA|result~78_combout ))))

	.dataa(\ULA|Mux30~0_combout ),
	.datab(\ULA|Mux31~1_combout ),
	.datac(\ULA|Add0~84_combout ),
	.datad(\ULA|result~78_combout ),
	.cin(gnd),
	.combout(\ULA|Mux4~combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Mux4 .lut_mask = 16'hE6A2;
defparam \ULA|Mux4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y57_N2
cycloneive_lcell_comb \ULA|result~77 (
// Equation(s):
// \ULA|result~77_combout  = (\Alu_in|data_out[26]~5_combout  & ((\comb_4|register~2_combout  & ((\comb_4|register_rtl_0_bypass [37]))) # (!\comb_4|register~2_combout  & (\comb_4|register_rtl_0|auto_generated|ram_block1a26 ))))

	.dataa(\comb_4|register_rtl_0|auto_generated|ram_block1a26 ),
	.datab(\comb_4|register_rtl_0_bypass [37]),
	.datac(\Alu_in|data_out[26]~5_combout ),
	.datad(\comb_4|register~2_combout ),
	.cin(gnd),
	.combout(\ULA|result~77_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|result~77 .lut_mask = 16'hC0A0;
defparam \ULA|result~77 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y57_N20
cycloneive_lcell_comb \ULA|Mux5 (
// Equation(s):
// \ULA|Mux5~combout  = (\ULA|Mux31~1_combout  & ((\ULA|Mux30~0_combout  & ((\ULA|Add0~81_combout ))) # (!\ULA|Mux30~0_combout  & (\ULA|result~77_combout )))) # (!\ULA|Mux31~1_combout  & (((\ULA|Mux30~0_combout ))))

	.dataa(\ULA|result~77_combout ),
	.datab(\ULA|Mux31~1_combout ),
	.datac(\ULA|Mux30~0_combout ),
	.datad(\ULA|Add0~81_combout ),
	.cin(gnd),
	.combout(\ULA|Mux5~combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Mux5 .lut_mask = 16'hF838;
defparam \ULA|Mux5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y57_N2
cycloneive_lcell_comb \ULA|result~76 (
// Equation(s):
// \ULA|result~76_combout  = (\Alu_in|data_out[25]~6_combout  & ((\comb_4|register~2_combout  & ((\comb_4|register_rtl_0_bypass [36]))) # (!\comb_4|register~2_combout  & (\comb_4|register_rtl_0|auto_generated|ram_block1a25 ))))

	.dataa(\comb_4|register_rtl_0|auto_generated|ram_block1a25 ),
	.datab(\comb_4|register~2_combout ),
	.datac(\Alu_in|data_out[25]~6_combout ),
	.datad(\comb_4|register_rtl_0_bypass [36]),
	.cin(gnd),
	.combout(\ULA|result~76_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|result~76 .lut_mask = 16'hE020;
defparam \ULA|result~76 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y57_N26
cycloneive_lcell_comb \ULA|Mux6 (
// Equation(s):
// \ULA|Mux6~combout  = (\ULA|Mux30~0_combout  & (((\ULA|Add0~78_combout ) # (!\ULA|Mux31~1_combout )))) # (!\ULA|Mux30~0_combout  & (\ULA|result~76_combout  & ((\ULA|Mux31~1_combout ))))

	.dataa(\ULA|result~76_combout ),
	.datab(\ULA|Mux30~0_combout ),
	.datac(\ULA|Add0~78_combout ),
	.datad(\ULA|Mux31~1_combout ),
	.cin(gnd),
	.combout(\ULA|Mux6~combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Mux6 .lut_mask = 16'hE2CC;
defparam \ULA|Mux6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y57_N0
cycloneive_lcell_comb \ULA|result~75 (
// Equation(s):
// \ULA|result~75_combout  = (\Alu_in|data_out[24]~7_combout  & ((\comb_4|register~2_combout  & ((\comb_4|register_rtl_0_bypass [35]))) # (!\comb_4|register~2_combout  & (\comb_4|register_rtl_0|auto_generated|ram_block1a24 ))))

	.dataa(\comb_4|register_rtl_0|auto_generated|ram_block1a24 ),
	.datab(\comb_4|register~2_combout ),
	.datac(\comb_4|register_rtl_0_bypass [35]),
	.datad(\Alu_in|data_out[24]~7_combout ),
	.cin(gnd),
	.combout(\ULA|result~75_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|result~75 .lut_mask = 16'hE200;
defparam \ULA|result~75 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y57_N8
cycloneive_lcell_comb \ULA|Mux7 (
// Equation(s):
// \ULA|Mux7~combout  = (\ULA|Mux31~1_combout  & ((\ULA|Mux30~0_combout  & ((\ULA|Add0~75_combout ))) # (!\ULA|Mux30~0_combout  & (\ULA|result~75_combout )))) # (!\ULA|Mux31~1_combout  & (((\ULA|Mux30~0_combout ))))

	.dataa(\ULA|Mux31~1_combout ),
	.datab(\ULA|result~75_combout ),
	.datac(\ULA|Mux30~0_combout ),
	.datad(\ULA|Add0~75_combout ),
	.cin(gnd),
	.combout(\ULA|Mux7~combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Mux7 .lut_mask = 16'hF858;
defparam \ULA|Mux7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y57_N30
cycloneive_lcell_comb \comb_4|register~12 (
// Equation(s):
// \comb_4|register~12_combout  = (\comb_4|register~2_combout  & (\comb_4|register_rtl_0_bypass [34])) # (!\comb_4|register~2_combout  & ((\comb_4|register_rtl_0|auto_generated|ram_block1a23 )))

	.dataa(\comb_4|register~2_combout ),
	.datab(gnd),
	.datac(\comb_4|register_rtl_0_bypass [34]),
	.datad(\comb_4|register_rtl_0|auto_generated|ram_block1a23 ),
	.cin(gnd),
	.combout(\comb_4|register~12_combout ),
	.cout());
// synopsys translate_off
defparam \comb_4|register~12 .lut_mask = 16'hF5A0;
defparam \comb_4|register~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y60_N8
cycloneive_lcell_comb \ULA|result~74 (
// Equation(s):
// \ULA|result~74_combout  = (\Alu_in|data_out[23]~8_combout  & ((\comb_4|register~2_combout  & ((\comb_4|register_rtl_0_bypass [34]))) # (!\comb_4|register~2_combout  & (\comb_4|register_rtl_0|auto_generated|ram_block1a23 ))))

	.dataa(\comb_4|register_rtl_0|auto_generated|ram_block1a23 ),
	.datab(\comb_4|register~2_combout ),
	.datac(\comb_4|register_rtl_0_bypass [34]),
	.datad(\Alu_in|data_out[23]~8_combout ),
	.cin(gnd),
	.combout(\ULA|result~74_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|result~74 .lut_mask = 16'hE200;
defparam \ULA|result~74 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y60_N4
cycloneive_lcell_comb \ULA|Mux8 (
// Equation(s):
// \ULA|Mux8~combout  = (\ULA|Mux30~0_combout  & (((\ULA|Add0~72_combout )) # (!\ULA|Mux31~1_combout ))) # (!\ULA|Mux30~0_combout  & (\ULA|Mux31~1_combout  & ((\ULA|result~74_combout ))))

	.dataa(\ULA|Mux30~0_combout ),
	.datab(\ULA|Mux31~1_combout ),
	.datac(\ULA|Add0~72_combout ),
	.datad(\ULA|result~74_combout ),
	.cin(gnd),
	.combout(\ULA|Mux8~combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Mux8 .lut_mask = 16'hE6A2;
defparam \ULA|Mux8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y58_N9
dffeas \comb_4|register_rtl_1_bypass[33] (
	.clk(!\clock|clk_output~clkctrl_outclk ),
	.d(\ULA|Mux9~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comb_4|register_rtl_1_bypass [33]),
	.prn(vcc));
// synopsys translate_off
defparam \comb_4|register_rtl_1_bypass[33] .is_wysiwyg = "true";
defparam \comb_4|register_rtl_1_bypass[33] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y58_N4
cycloneive_lcell_comb \Alu_in|data_out[22]~9 (
// Equation(s):
// \Alu_in|data_out[22]~9_combout  = (!\Instruction_memory|q [29] & ((\comb_4|register~0_combout  & ((\comb_4|register_rtl_1_bypass [33]))) # (!\comb_4|register~0_combout  & (\comb_4|register_rtl_1|auto_generated|ram_block1a22 ))))

	.dataa(\Instruction_memory|q [29]),
	.datab(\comb_4|register~0_combout ),
	.datac(\comb_4|register_rtl_1|auto_generated|ram_block1a22 ),
	.datad(\comb_4|register_rtl_1_bypass [33]),
	.cin(gnd),
	.combout(\Alu_in|data_out[22]~9_combout ),
	.cout());
// synopsys translate_off
defparam \Alu_in|data_out[22]~9 .lut_mask = 16'h5410;
defparam \Alu_in|data_out[22]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y58_N8
cycloneive_lcell_comb \ULA|Add0~68 (
// Equation(s):
// \ULA|Add0~68_combout  = \ALUc|WideOr1~0_combout  $ (\Alu_in|data_out[22]~9_combout )

	.dataa(\ALUc|WideOr1~0_combout ),
	.datab(gnd),
	.datac(\Alu_in|data_out[22]~9_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ULA|Add0~68_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Add0~68 .lut_mask = 16'h5A5A;
defparam \ULA|Add0~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y58_N12
cycloneive_lcell_comb \ULA|result~73 (
// Equation(s):
// \ULA|result~73_combout  = (\Alu_in|data_out[22]~9_combout  & ((\comb_4|register~2_combout  & (\comb_4|register_rtl_0_bypass [33])) # (!\comb_4|register~2_combout  & ((\comb_4|register_rtl_0|auto_generated|ram_block1a22 )))))

	.dataa(\comb_4|register_rtl_0_bypass [33]),
	.datab(\comb_4|register~2_combout ),
	.datac(\Alu_in|data_out[22]~9_combout ),
	.datad(\comb_4|register_rtl_0|auto_generated|ram_block1a22 ),
	.cin(gnd),
	.combout(\ULA|result~73_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|result~73 .lut_mask = 16'hB080;
defparam \ULA|result~73 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y58_N8
cycloneive_lcell_comb \ULA|Mux9 (
// Equation(s):
// \ULA|Mux9~combout  = (\ULA|Mux31~1_combout  & ((\ULA|Mux30~0_combout  & (\ULA|Add0~69_combout )) # (!\ULA|Mux30~0_combout  & ((\ULA|result~73_combout ))))) # (!\ULA|Mux31~1_combout  & (\ULA|Mux30~0_combout ))

	.dataa(\ULA|Mux31~1_combout ),
	.datab(\ULA|Mux30~0_combout ),
	.datac(\ULA|Add0~69_combout ),
	.datad(\ULA|result~73_combout ),
	.cin(gnd),
	.combout(\ULA|Mux9~combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Mux9 .lut_mask = 16'hE6C4;
defparam \ULA|Mux9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y58_N14
cycloneive_lcell_comb \ULA|result~72 (
// Equation(s):
// \ULA|result~72_combout  = (\Alu_in|data_out[21]~10_combout  & ((\comb_4|register~2_combout  & (\comb_4|register_rtl_0_bypass [32])) # (!\comb_4|register~2_combout  & ((\comb_4|register_rtl_0|auto_generated|ram_block1a21 )))))

	.dataa(\comb_4|register_rtl_0_bypass [32]),
	.datab(\comb_4|register~2_combout ),
	.datac(\comb_4|register_rtl_0|auto_generated|ram_block1a21 ),
	.datad(\Alu_in|data_out[21]~10_combout ),
	.cin(gnd),
	.combout(\ULA|result~72_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|result~72 .lut_mask = 16'hB800;
defparam \ULA|result~72 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y58_N28
cycloneive_lcell_comb \ULA|Mux10 (
// Equation(s):
// \ULA|Mux10~combout  = (\ULA|Mux30~0_combout  & (((\ULA|Add0~66_combout ) # (!\ULA|Mux31~1_combout )))) # (!\ULA|Mux30~0_combout  & (\ULA|result~72_combout  & (\ULA|Mux31~1_combout )))

	.dataa(\ULA|result~72_combout ),
	.datab(\ULA|Mux30~0_combout ),
	.datac(\ULA|Mux31~1_combout ),
	.datad(\ULA|Add0~66_combout ),
	.cin(gnd),
	.combout(\ULA|Mux10~combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Mux10 .lut_mask = 16'hEC2C;
defparam \ULA|Mux10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y58_N6
cycloneive_lcell_comb \ULA|result~71 (
// Equation(s):
// \ULA|result~71_combout  = (\Alu_in|data_out[20]~11_combout  & ((\comb_4|register~2_combout  & (\comb_4|register_rtl_0_bypass [31])) # (!\comb_4|register~2_combout  & ((\comb_4|register_rtl_0|auto_generated|ram_block1a20 )))))

	.dataa(\comb_4|register_rtl_0_bypass [31]),
	.datab(\comb_4|register~2_combout ),
	.datac(\comb_4|register_rtl_0|auto_generated|ram_block1a20 ),
	.datad(\Alu_in|data_out[20]~11_combout ),
	.cin(gnd),
	.combout(\ULA|result~71_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|result~71 .lut_mask = 16'hB800;
defparam \ULA|result~71 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y58_N30
cycloneive_lcell_comb \ULA|Mux11 (
// Equation(s):
// \ULA|Mux11~combout  = (\ULA|Mux30~0_combout  & (((\ULA|Add0~63_combout ) # (!\ULA|Mux31~1_combout )))) # (!\ULA|Mux30~0_combout  & (\ULA|result~71_combout  & (\ULA|Mux31~1_combout )))

	.dataa(\ULA|result~71_combout ),
	.datab(\ULA|Mux30~0_combout ),
	.datac(\ULA|Mux31~1_combout ),
	.datad(\ULA|Add0~63_combout ),
	.cin(gnd),
	.combout(\ULA|Mux11~combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Mux11 .lut_mask = 16'hEC2C;
defparam \ULA|Mux11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y58_N18
cycloneive_lcell_comb \ULA|result~70 (
// Equation(s):
// \ULA|result~70_combout  = (\Alu_in|data_out[19]~12_combout  & ((\comb_4|register~2_combout  & ((\comb_4|register_rtl_0_bypass [30]))) # (!\comb_4|register~2_combout  & (\comb_4|register_rtl_0|auto_generated|ram_block1a19 ))))

	.dataa(\comb_4|register~2_combout ),
	.datab(\comb_4|register_rtl_0|auto_generated|ram_block1a19 ),
	.datac(\comb_4|register_rtl_0_bypass [30]),
	.datad(\Alu_in|data_out[19]~12_combout ),
	.cin(gnd),
	.combout(\ULA|result~70_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|result~70 .lut_mask = 16'hE400;
defparam \ULA|result~70 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y58_N14
cycloneive_lcell_comb \ULA|Mux12 (
// Equation(s):
// \ULA|Mux12~combout  = (\ULA|Mux30~0_combout  & (((\ULA|Add0~60_combout )) # (!\ULA|Mux31~1_combout ))) # (!\ULA|Mux30~0_combout  & (\ULA|Mux31~1_combout  & (\ULA|result~70_combout )))

	.dataa(\ULA|Mux30~0_combout ),
	.datab(\ULA|Mux31~1_combout ),
	.datac(\ULA|result~70_combout ),
	.datad(\ULA|Add0~60_combout ),
	.cin(gnd),
	.combout(\ULA|Mux12~combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Mux12 .lut_mask = 16'hEA62;
defparam \ULA|Mux12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y59_N12
cycloneive_lcell_comb \Alu_in|data_out[18]~13 (
// Equation(s):
// \Alu_in|data_out[18]~13_combout  = (!\Instruction_memory|q [29] & ((\comb_4|register~0_combout  & (\comb_4|register_rtl_1_bypass [29])) # (!\comb_4|register~0_combout  & ((\comb_4|register_rtl_1|auto_generated|ram_block1a18 )))))

	.dataa(\comb_4|register_rtl_1_bypass [29]),
	.datab(\comb_4|register_rtl_1|auto_generated|ram_block1a18 ),
	.datac(\comb_4|register~0_combout ),
	.datad(\Instruction_memory|q [29]),
	.cin(gnd),
	.combout(\Alu_in|data_out[18]~13_combout ),
	.cout());
// synopsys translate_off
defparam \Alu_in|data_out[18]~13 .lut_mask = 16'h00AC;
defparam \Alu_in|data_out[18]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y59_N26
cycloneive_lcell_comb \ULA|result~69 (
// Equation(s):
// \ULA|result~69_combout  = (\Alu_in|data_out[18]~13_combout  & ((\comb_4|register~2_combout  & ((\comb_4|register_rtl_0_bypass [29]))) # (!\comb_4|register~2_combout  & (\comb_4|register_rtl_0|auto_generated|ram_block1a18 ))))

	.dataa(\Alu_in|data_out[18]~13_combout ),
	.datab(\comb_4|register_rtl_0|auto_generated|ram_block1a18 ),
	.datac(\comb_4|register~2_combout ),
	.datad(\comb_4|register_rtl_0_bypass [29]),
	.cin(gnd),
	.combout(\ULA|result~69_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|result~69 .lut_mask = 16'hA808;
defparam \ULA|result~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y59_N14
cycloneive_lcell_comb \ULA|Mux13 (
// Equation(s):
// \ULA|Mux13~combout  = (\ULA|Mux31~1_combout  & ((\ULA|Mux30~0_combout  & ((\ULA|Add0~57_combout ))) # (!\ULA|Mux30~0_combout  & (\ULA|result~69_combout )))) # (!\ULA|Mux31~1_combout  & (((\ULA|Mux30~0_combout ))))

	.dataa(\ULA|result~69_combout ),
	.datab(\ULA|Mux31~1_combout ),
	.datac(\ULA|Mux30~0_combout ),
	.datad(\ULA|Add0~57_combout ),
	.cin(gnd),
	.combout(\ULA|Mux13~combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Mux13 .lut_mask = 16'hF838;
defparam \ULA|Mux13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y59_N6
cycloneive_lcell_comb \Alu_in|data_out[17]~14 (
// Equation(s):
// \Alu_in|data_out[17]~14_combout  = (!\Instruction_memory|q [29] & ((\comb_4|register~0_combout  & (\comb_4|register_rtl_1_bypass [28])) # (!\comb_4|register~0_combout  & ((\comb_4|register_rtl_1|auto_generated|ram_block1a17 )))))

	.dataa(\Instruction_memory|q [29]),
	.datab(\comb_4|register_rtl_1_bypass [28]),
	.datac(\comb_4|register~0_combout ),
	.datad(\comb_4|register_rtl_1|auto_generated|ram_block1a17 ),
	.cin(gnd),
	.combout(\Alu_in|data_out[17]~14_combout ),
	.cout());
// synopsys translate_off
defparam \Alu_in|data_out[17]~14 .lut_mask = 16'h4540;
defparam \Alu_in|data_out[17]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y59_N28
cycloneive_lcell_comb \ULA|result~68 (
// Equation(s):
// \ULA|result~68_combout  = (\Alu_in|data_out[17]~14_combout  & ((\comb_4|register~2_combout  & (\comb_4|register_rtl_0_bypass [28])) # (!\comb_4|register~2_combout  & ((\comb_4|register_rtl_0|auto_generated|ram_block1a17 )))))

	.dataa(\Alu_in|data_out[17]~14_combout ),
	.datab(\comb_4|register~2_combout ),
	.datac(\comb_4|register_rtl_0_bypass [28]),
	.datad(\comb_4|register_rtl_0|auto_generated|ram_block1a17 ),
	.cin(gnd),
	.combout(\ULA|result~68_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|result~68 .lut_mask = 16'hA280;
defparam \ULA|result~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y58_N26
cycloneive_lcell_comb \ULA|Mux14 (
// Equation(s):
// \ULA|Mux14~combout  = (\ULA|Mux30~0_combout  & (((\ULA|Add0~54_combout ) # (!\ULA|Mux31~1_combout )))) # (!\ULA|Mux30~0_combout  & (\ULA|result~68_combout  & (\ULA|Mux31~1_combout )))

	.dataa(\ULA|Mux30~0_combout ),
	.datab(\ULA|result~68_combout ),
	.datac(\ULA|Mux31~1_combout ),
	.datad(\ULA|Add0~54_combout ),
	.cin(gnd),
	.combout(\ULA|Mux14~combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Mux14 .lut_mask = 16'hEA4A;
defparam \ULA|Mux14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y58_N2
cycloneive_lcell_comb \ULA|result~67 (
// Equation(s):
// \ULA|result~67_combout  = (\Alu_in|data_out[16]~15_combout  & ((\comb_4|register~2_combout  & ((\comb_4|register_rtl_0_bypass [27]))) # (!\comb_4|register~2_combout  & (\comb_4|register_rtl_0|auto_generated|ram_block1a16 ))))

	.dataa(\comb_4|register_rtl_0|auto_generated|ram_block1a16 ),
	.datab(\comb_4|register_rtl_0_bypass [27]),
	.datac(\comb_4|register~2_combout ),
	.datad(\Alu_in|data_out[16]~15_combout ),
	.cin(gnd),
	.combout(\ULA|result~67_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|result~67 .lut_mask = 16'hCA00;
defparam \ULA|result~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y58_N4
cycloneive_lcell_comb \ULA|Mux15 (
// Equation(s):
// \ULA|Mux15~combout  = (\ULA|Mux30~0_combout  & (((\ULA|Add0~51_combout ) # (!\ULA|Mux31~1_combout )))) # (!\ULA|Mux30~0_combout  & (\ULA|result~67_combout  & (\ULA|Mux31~1_combout )))

	.dataa(\ULA|Mux30~0_combout ),
	.datab(\ULA|result~67_combout ),
	.datac(\ULA|Mux31~1_combout ),
	.datad(\ULA|Add0~51_combout ),
	.cin(gnd),
	.combout(\ULA|Mux15~combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Mux15 .lut_mask = 16'hEA4A;
defparam \ULA|Mux15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y58_N28
cycloneive_lcell_comb \ULA|result~66 (
// Equation(s):
// \ULA|result~66_combout  = (\Alu_in|data_out[15]~16_combout  & ((\comb_4|register~2_combout  & ((\comb_4|register_rtl_0_bypass [26]))) # (!\comb_4|register~2_combout  & (\comb_4|register_rtl_0|auto_generated|ram_block1a15 ))))

	.dataa(\comb_4|register_rtl_0|auto_generated|ram_block1a15 ),
	.datab(\comb_4|register_rtl_0_bypass [26]),
	.datac(\comb_4|register~2_combout ),
	.datad(\Alu_in|data_out[15]~16_combout ),
	.cin(gnd),
	.combout(\ULA|result~66_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|result~66 .lut_mask = 16'hCA00;
defparam \ULA|result~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y58_N22
cycloneive_lcell_comb \ULA|Mux16 (
// Equation(s):
// \ULA|Mux16~combout  = (\ULA|Mux31~1_combout  & ((\ULA|Mux30~0_combout  & ((\ULA|Add0~48_combout ))) # (!\ULA|Mux30~0_combout  & (\ULA|result~66_combout )))) # (!\ULA|Mux31~1_combout  & (((\ULA|Mux30~0_combout ))))

	.dataa(\ULA|Mux31~1_combout ),
	.datab(\ULA|result~66_combout ),
	.datac(\ULA|Add0~48_combout ),
	.datad(\ULA|Mux30~0_combout ),
	.cin(gnd),
	.combout(\ULA|Mux16~combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Mux16 .lut_mask = 16'hF588;
defparam \ULA|Mux16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y58_N18
cycloneive_lcell_comb \Alu_in|data_out[14]~17 (
// Equation(s):
// \Alu_in|data_out[14]~17_combout  = (!\Instruction_memory|q [29] & ((\comb_4|register~0_combout  & (\comb_4|register_rtl_1_bypass [25])) # (!\comb_4|register~0_combout  & ((\comb_4|register_rtl_1|auto_generated|ram_block1a14 )))))

	.dataa(\Instruction_memory|q [29]),
	.datab(\comb_4|register~0_combout ),
	.datac(\comb_4|register_rtl_1_bypass [25]),
	.datad(\comb_4|register_rtl_1|auto_generated|ram_block1a14 ),
	.cin(gnd),
	.combout(\Alu_in|data_out[14]~17_combout ),
	.cout());
// synopsys translate_off
defparam \Alu_in|data_out[14]~17 .lut_mask = 16'h5140;
defparam \Alu_in|data_out[14]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y58_N16
cycloneive_lcell_comb \ULA|Add0~44 (
// Equation(s):
// \ULA|Add0~44_combout  = \ALUc|WideOr1~0_combout  $ (\Alu_in|data_out[14]~17_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\ALUc|WideOr1~0_combout ),
	.datad(\Alu_in|data_out[14]~17_combout ),
	.cin(gnd),
	.combout(\ULA|Add0~44_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Add0~44 .lut_mask = 16'h0FF0;
defparam \ULA|Add0~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y58_N20
cycloneive_lcell_comb \ULA|result~65 (
// Equation(s):
// \ULA|result~65_combout  = (\Alu_in|data_out[14]~17_combout  & ((\comb_4|register~2_combout  & (\comb_4|register_rtl_0_bypass [25])) # (!\comb_4|register~2_combout  & ((\comb_4|register_rtl_0|auto_generated|ram_block1a14 )))))

	.dataa(\comb_4|register_rtl_0_bypass [25]),
	.datab(\comb_4|register_rtl_0|auto_generated|ram_block1a14 ),
	.datac(\comb_4|register~2_combout ),
	.datad(\Alu_in|data_out[14]~17_combout ),
	.cin(gnd),
	.combout(\ULA|result~65_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|result~65 .lut_mask = 16'hAC00;
defparam \ULA|result~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y58_N20
cycloneive_lcell_comb \ULA|Mux17 (
// Equation(s):
// \ULA|Mux17~combout  = (\ULA|Mux31~1_combout  & ((\ULA|Mux30~0_combout  & (\ULA|Add0~45_combout )) # (!\ULA|Mux30~0_combout  & ((\ULA|result~65_combout ))))) # (!\ULA|Mux31~1_combout  & (\ULA|Mux30~0_combout ))

	.dataa(\ULA|Mux31~1_combout ),
	.datab(\ULA|Mux30~0_combout ),
	.datac(\ULA|Add0~45_combout ),
	.datad(\ULA|result~65_combout ),
	.cin(gnd),
	.combout(\ULA|Mux17~combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Mux17 .lut_mask = 16'hE6C4;
defparam \ULA|Mux17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y58_N16
cycloneive_lcell_comb \Alu_in|data_out[13]~18 (
// Equation(s):
// \Alu_in|data_out[13]~18_combout  = (!\Instruction_memory|q [29] & ((\comb_4|register~0_combout  & (\comb_4|register_rtl_1_bypass [24])) # (!\comb_4|register~0_combout  & ((\comb_4|register_rtl_1|auto_generated|ram_block1a13 )))))

	.dataa(\Instruction_memory|q [29]),
	.datab(\comb_4|register_rtl_1_bypass [24]),
	.datac(\comb_4|register~0_combout ),
	.datad(\comb_4|register_rtl_1|auto_generated|ram_block1a13 ),
	.cin(gnd),
	.combout(\Alu_in|data_out[13]~18_combout ),
	.cout());
// synopsys translate_off
defparam \Alu_in|data_out[13]~18 .lut_mask = 16'h4540;
defparam \Alu_in|data_out[13]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y58_N6
cycloneive_lcell_comb \ULA|Add0~41 (
// Equation(s):
// \ULA|Add0~41_combout  = \ALUc|WideOr1~0_combout  $ (\Alu_in|data_out[13]~18_combout )

	.dataa(\ALUc|WideOr1~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\Alu_in|data_out[13]~18_combout ),
	.cin(gnd),
	.combout(\ULA|Add0~41_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Add0~41 .lut_mask = 16'h55AA;
defparam \ULA|Add0~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y58_N10
cycloneive_lcell_comb \ULA|result~64 (
// Equation(s):
// \ULA|result~64_combout  = (\Alu_in|data_out[13]~18_combout  & ((\comb_4|register~2_combout  & ((\comb_4|register_rtl_0_bypass [24]))) # (!\comb_4|register~2_combout  & (\comb_4|register_rtl_0|auto_generated|ram_block1a13 ))))

	.dataa(\comb_4|register_rtl_0|auto_generated|ram_block1a13 ),
	.datab(\comb_4|register_rtl_0_bypass [24]),
	.datac(\comb_4|register~2_combout ),
	.datad(\Alu_in|data_out[13]~18_combout ),
	.cin(gnd),
	.combout(\ULA|result~64_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|result~64 .lut_mask = 16'hCA00;
defparam \ULA|result~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y58_N12
cycloneive_lcell_comb \ULA|Mux18 (
// Equation(s):
// \ULA|Mux18~combout  = (\ULA|Mux31~1_combout  & ((\ULA|Mux30~0_combout  & (\ULA|Add0~42_combout )) # (!\ULA|Mux30~0_combout  & ((\ULA|result~64_combout ))))) # (!\ULA|Mux31~1_combout  & (\ULA|Mux30~0_combout ))

	.dataa(\ULA|Mux31~1_combout ),
	.datab(\ULA|Mux30~0_combout ),
	.datac(\ULA|Add0~42_combout ),
	.datad(\ULA|result~64_combout ),
	.cin(gnd),
	.combout(\ULA|Mux18~combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Mux18 .lut_mask = 16'hE6C4;
defparam \ULA|Mux18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y61_N20
cycloneive_lcell_comb \comb_4|register~24 (
// Equation(s):
// \comb_4|register~24_combout  = (\comb_4|register~0_combout  & (\comb_4|register_rtl_1_bypass [23])) # (!\comb_4|register~0_combout  & ((\comb_4|register_rtl_1|auto_generated|ram_block1a12 )))

	.dataa(\comb_4|register_rtl_1_bypass [23]),
	.datab(gnd),
	.datac(\comb_4|register~0_combout ),
	.datad(\comb_4|register_rtl_1|auto_generated|ram_block1a12 ),
	.cin(gnd),
	.combout(\comb_4|register~24_combout ),
	.cout());
// synopsys translate_off
defparam \comb_4|register~24 .lut_mask = 16'hAFA0;
defparam \comb_4|register~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y61_N8
cycloneive_lcell_comb \ULA|result~56 (
// Equation(s):
// \ULA|result~56_combout  = (\comb_4|register~23_combout  & ((\Instruction_memory|q [29] & ((\Instruction_memory|q [5]))) # (!\Instruction_memory|q [29] & (\comb_4|register~24_combout ))))

	.dataa(\Instruction_memory|q [29]),
	.datab(\comb_4|register~24_combout ),
	.datac(\Instruction_memory|q [5]),
	.datad(\comb_4|register~23_combout ),
	.cin(gnd),
	.combout(\ULA|result~56_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|result~56 .lut_mask = 16'hE400;
defparam \ULA|result~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y61_N14
cycloneive_lcell_comb \ULA|Mux19 (
// Equation(s):
// \ULA|Mux19~combout  = (\ULA|Mux31~1_combout  & ((\ULA|Mux30~0_combout  & ((\ULA|Add0~39_combout ))) # (!\ULA|Mux30~0_combout  & (\ULA|result~56_combout )))) # (!\ULA|Mux31~1_combout  & (\ULA|Mux30~0_combout ))

	.dataa(\ULA|Mux31~1_combout ),
	.datab(\ULA|Mux30~0_combout ),
	.datac(\ULA|result~56_combout ),
	.datad(\ULA|Add0~39_combout ),
	.cin(gnd),
	.combout(\ULA|Mux19~combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Mux19 .lut_mask = 16'hEC64;
defparam \ULA|Mux19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y57_N26
cycloneive_lcell_comb \comb_4|register~25 (
// Equation(s):
// \comb_4|register~25_combout  = (\comb_4|register~2_combout  & (\comb_4|register_rtl_0_bypass [22])) # (!\comb_4|register~2_combout  & ((\comb_4|register_rtl_0|auto_generated|ram_block1a11 )))

	.dataa(\comb_4|register_rtl_0_bypass [22]),
	.datab(gnd),
	.datac(\comb_4|register~2_combout ),
	.datad(\comb_4|register_rtl_0|auto_generated|ram_block1a11 ),
	.cin(gnd),
	.combout(\comb_4|register~25_combout ),
	.cout());
// synopsys translate_off
defparam \comb_4|register~25 .lut_mask = 16'hAFA0;
defparam \comb_4|register~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y60_N28
cycloneive_lcell_comb \ULA|result~55 (
// Equation(s):
// \ULA|result~55_combout  = (\comb_4|register~25_combout  & ((\Instruction_memory|q [29] & (\Instruction_memory|q [5])) # (!\Instruction_memory|q [29] & ((\comb_4|register~26_combout )))))

	.dataa(\Instruction_memory|q [29]),
	.datab(\comb_4|register~25_combout ),
	.datac(\Instruction_memory|q [5]),
	.datad(\comb_4|register~26_combout ),
	.cin(gnd),
	.combout(\ULA|result~55_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|result~55 .lut_mask = 16'hC480;
defparam \ULA|result~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y58_N30
cycloneive_lcell_comb \ULA|Mux20 (
// Equation(s):
// \ULA|Mux20~combout  = (\ULA|Mux30~0_combout  & (((\ULA|Add0~36_combout ) # (!\ULA|Mux31~1_combout )))) # (!\ULA|Mux30~0_combout  & (\ULA|result~55_combout  & (\ULA|Mux31~1_combout )))

	.dataa(\ULA|Mux30~0_combout ),
	.datab(\ULA|result~55_combout ),
	.datac(\ULA|Mux31~1_combout ),
	.datad(\ULA|Add0~36_combout ),
	.cin(gnd),
	.combout(\ULA|Mux20~combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Mux20 .lut_mask = 16'hEA4A;
defparam \ULA|Mux20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y60_N30
cycloneive_lcell_comb \ULA|result~63 (
// Equation(s):
// \ULA|result~63_combout  = (\Alu_in|data_out[10]~21_combout  & ((\comb_4|register~2_combout  & (\comb_4|register_rtl_0_bypass [21])) # (!\comb_4|register~2_combout  & ((\comb_4|register_rtl_0|auto_generated|ram_block1a10 )))))

	.dataa(\comb_4|register~2_combout ),
	.datab(\comb_4|register_rtl_0_bypass [21]),
	.datac(\comb_4|register_rtl_0|auto_generated|ram_block1a10 ),
	.datad(\Alu_in|data_out[10]~21_combout ),
	.cin(gnd),
	.combout(\ULA|result~63_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|result~63 .lut_mask = 16'hD800;
defparam \ULA|result~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y60_N2
cycloneive_lcell_comb \ULA|Mux21 (
// Equation(s):
// \ULA|Mux21~combout  = (\ULA|Mux30~0_combout  & (((\ULA|Add0~33_combout )) # (!\ULA|Mux31~1_combout ))) # (!\ULA|Mux30~0_combout  & (\ULA|Mux31~1_combout  & (\ULA|result~63_combout )))

	.dataa(\ULA|Mux30~0_combout ),
	.datab(\ULA|Mux31~1_combout ),
	.datac(\ULA|result~63_combout ),
	.datad(\ULA|Add0~33_combout ),
	.cin(gnd),
	.combout(\ULA|Mux21~combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Mux21 .lut_mask = 16'hEA62;
defparam \ULA|Mux21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y60_N8
cycloneive_lcell_comb \ULA|result~62 (
// Equation(s):
// \ULA|result~62_combout  = (\Alu_in|data_out[9]~22_combout  & ((\comb_4|register~2_combout  & (\comb_4|register_rtl_0_bypass [20])) # (!\comb_4|register~2_combout  & ((\comb_4|register_rtl_0|auto_generated|ram_block1a9 )))))

	.dataa(\comb_4|register_rtl_0_bypass [20]),
	.datab(\comb_4|register_rtl_0|auto_generated|ram_block1a9 ),
	.datac(\comb_4|register~2_combout ),
	.datad(\Alu_in|data_out[9]~22_combout ),
	.cin(gnd),
	.combout(\ULA|result~62_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|result~62 .lut_mask = 16'hAC00;
defparam \ULA|result~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y60_N26
cycloneive_lcell_comb \ULA|Mux22 (
// Equation(s):
// \ULA|Mux22~combout  = (\ULA|Mux30~0_combout  & (((\ULA|Add0~30_combout )) # (!\ULA|Mux31~1_combout ))) # (!\ULA|Mux30~0_combout  & (\ULA|Mux31~1_combout  & (\ULA|result~62_combout )))

	.dataa(\ULA|Mux30~0_combout ),
	.datab(\ULA|Mux31~1_combout ),
	.datac(\ULA|result~62_combout ),
	.datad(\ULA|Add0~30_combout ),
	.cin(gnd),
	.combout(\ULA|Mux22~combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Mux22 .lut_mask = 16'hEA62;
defparam \ULA|Mux22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y58_N24
cycloneive_lcell_comb \Alu_in|data_out[8]~23 (
// Equation(s):
// \Alu_in|data_out[8]~23_combout  = (!\Instruction_memory|q [29] & ((\comb_4|register~0_combout  & (\comb_4|register_rtl_1_bypass [19])) # (!\comb_4|register~0_combout  & ((\comb_4|register_rtl_1|auto_generated|ram_block1a8 )))))

	.dataa(\comb_4|register~0_combout ),
	.datab(\Instruction_memory|q [29]),
	.datac(\comb_4|register_rtl_1_bypass [19]),
	.datad(\comb_4|register_rtl_1|auto_generated|ram_block1a8 ),
	.cin(gnd),
	.combout(\Alu_in|data_out[8]~23_combout ),
	.cout());
// synopsys translate_off
defparam \Alu_in|data_out[8]~23 .lut_mask = 16'h3120;
defparam \Alu_in|data_out[8]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y58_N26
cycloneive_lcell_comb \ULA|Add0~26 (
// Equation(s):
// \ULA|Add0~26_combout  = \ALUc|WideOr1~0_combout  $ (\Alu_in|data_out[8]~23_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\ALUc|WideOr1~0_combout ),
	.datad(\Alu_in|data_out[8]~23_combout ),
	.cin(gnd),
	.combout(\ULA|Add0~26_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Add0~26 .lut_mask = 16'h0FF0;
defparam \ULA|Add0~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y58_N16
cycloneive_lcell_comb \ULA|result~61 (
// Equation(s):
// \ULA|result~61_combout  = (\Alu_in|data_out[8]~23_combout  & ((\comb_4|register~2_combout  & ((\comb_4|register_rtl_0_bypass [19]))) # (!\comb_4|register~2_combout  & (\comb_4|register_rtl_0|auto_generated|ram_block1a8 ))))

	.dataa(\comb_4|register~2_combout ),
	.datab(\comb_4|register_rtl_0|auto_generated|ram_block1a8 ),
	.datac(\comb_4|register_rtl_0_bypass [19]),
	.datad(\Alu_in|data_out[8]~23_combout ),
	.cin(gnd),
	.combout(\ULA|result~61_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|result~61 .lut_mask = 16'hE400;
defparam \ULA|result~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y58_N22
cycloneive_lcell_comb \ULA|Mux23 (
// Equation(s):
// \ULA|Mux23~combout  = (\ULA|Mux31~1_combout  & ((\ULA|Mux30~0_combout  & (\ULA|Add0~27_combout )) # (!\ULA|Mux30~0_combout  & ((\ULA|result~61_combout ))))) # (!\ULA|Mux31~1_combout  & (\ULA|Mux30~0_combout ))

	.dataa(\ULA|Mux31~1_combout ),
	.datab(\ULA|Mux30~0_combout ),
	.datac(\ULA|Add0~27_combout ),
	.datad(\ULA|result~61_combout ),
	.cin(gnd),
	.combout(\ULA|Mux23~combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Mux23 .lut_mask = 16'hE6C4;
defparam \ULA|Mux23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y58_N10
cycloneive_lcell_comb \comb_4|register~30 (
// Equation(s):
// \comb_4|register~30_combout  = (\comb_4|register~2_combout  & (\comb_4|register_rtl_0_bypass [18])) # (!\comb_4|register~2_combout  & ((\comb_4|register_rtl_0|auto_generated|ram_block1a7 )))

	.dataa(gnd),
	.datab(\comb_4|register~2_combout ),
	.datac(\comb_4|register_rtl_0_bypass [18]),
	.datad(\comb_4|register_rtl_0|auto_generated|ram_block1a7 ),
	.cin(gnd),
	.combout(\comb_4|register~30_combout ),
	.cout());
// synopsys translate_off
defparam \comb_4|register~30 .lut_mask = 16'hF3C0;
defparam \comb_4|register~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y58_N2
cycloneive_lcell_comb \ULA|result~60 (
// Equation(s):
// \ULA|result~60_combout  = (\Alu_in|data_out[7]~24_combout  & ((\comb_4|register~2_combout  & ((\comb_4|register_rtl_0_bypass [18]))) # (!\comb_4|register~2_combout  & (\comb_4|register_rtl_0|auto_generated|ram_block1a7 ))))

	.dataa(\comb_4|register_rtl_0|auto_generated|ram_block1a7 ),
	.datab(\comb_4|register~2_combout ),
	.datac(\Alu_in|data_out[7]~24_combout ),
	.datad(\comb_4|register_rtl_0_bypass [18]),
	.cin(gnd),
	.combout(\ULA|result~60_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|result~60 .lut_mask = 16'hE020;
defparam \ULA|result~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y58_N4
cycloneive_lcell_comb \ULA|Mux24 (
// Equation(s):
// \ULA|Mux24~combout  = (\ULA|Mux31~1_combout  & ((\ULA|Mux30~0_combout  & (\ULA|Add0~24_combout )) # (!\ULA|Mux30~0_combout  & ((\ULA|result~60_combout ))))) # (!\ULA|Mux31~1_combout  & (\ULA|Mux30~0_combout ))

	.dataa(\ULA|Mux31~1_combout ),
	.datab(\ULA|Mux30~0_combout ),
	.datac(\ULA|Add0~24_combout ),
	.datad(\ULA|result~60_combout ),
	.cin(gnd),
	.combout(\ULA|Mux24~combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Mux24 .lut_mask = 16'hE6C4;
defparam \ULA|Mux24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y57_N21
dffeas \comb_4|register_rtl_1_bypass[17] (
	.clk(!\clock|clk_output~clkctrl_outclk ),
	.d(gnd),
	.asdata(\ULA|Mux25~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comb_4|register_rtl_1_bypass [17]),
	.prn(vcc));
// synopsys translate_off
defparam \comb_4|register_rtl_1_bypass[17] .is_wysiwyg = "true";
defparam \comb_4|register_rtl_1_bypass[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y57_N18
cycloneive_lcell_comb \Alu_in|data_out[6]~25 (
// Equation(s):
// \Alu_in|data_out[6]~25_combout  = (!\Instruction_memory|q [29] & ((\comb_4|register~0_combout  & ((\comb_4|register_rtl_1_bypass [17]))) # (!\comb_4|register~0_combout  & (\comb_4|register_rtl_1|auto_generated|ram_block1a6 ))))

	.dataa(\Instruction_memory|q [29]),
	.datab(\comb_4|register~0_combout ),
	.datac(\comb_4|register_rtl_1|auto_generated|ram_block1a6 ),
	.datad(\comb_4|register_rtl_1_bypass [17]),
	.cin(gnd),
	.combout(\Alu_in|data_out[6]~25_combout ),
	.cout());
// synopsys translate_off
defparam \Alu_in|data_out[6]~25 .lut_mask = 16'h5410;
defparam \Alu_in|data_out[6]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y57_N26
cycloneive_lcell_comb \ULA|result~59 (
// Equation(s):
// \ULA|result~59_combout  = (\Alu_in|data_out[6]~25_combout  & ((\comb_4|register~2_combout  & (\comb_4|register_rtl_0_bypass [17])) # (!\comb_4|register~2_combout  & ((\comb_4|register_rtl_0|auto_generated|ram_block1a6 )))))

	.dataa(\comb_4|register_rtl_0_bypass [17]),
	.datab(\comb_4|register~2_combout ),
	.datac(\Alu_in|data_out[6]~25_combout ),
	.datad(\comb_4|register_rtl_0|auto_generated|ram_block1a6 ),
	.cin(gnd),
	.combout(\ULA|result~59_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|result~59 .lut_mask = 16'hB080;
defparam \ULA|result~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y57_N22
cycloneive_lcell_comb \ULA|Mux25 (
// Equation(s):
// \ULA|Mux25~combout  = (\ULA|Mux30~0_combout  & (((\ULA|Add0~21_combout ) # (!\ULA|Mux31~1_combout )))) # (!\ULA|Mux30~0_combout  & (\ULA|result~59_combout  & (\ULA|Mux31~1_combout )))

	.dataa(\ULA|Mux30~0_combout ),
	.datab(\ULA|result~59_combout ),
	.datac(\ULA|Mux31~1_combout ),
	.datad(\ULA|Add0~21_combout ),
	.cin(gnd),
	.combout(\ULA|Mux25~combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Mux25 .lut_mask = 16'hEA4A;
defparam \ULA|Mux25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y60_N2
cycloneive_lcell_comb \comb_4|register~33 (
// Equation(s):
// \comb_4|register~33_combout  = (\comb_4|register~0_combout  & (\comb_4|register_rtl_1_bypass [16])) # (!\comb_4|register~0_combout  & ((\comb_4|register_rtl_1|auto_generated|ram_block1a5 )))

	.dataa(gnd),
	.datab(\comb_4|register_rtl_1_bypass [16]),
	.datac(\comb_4|register~0_combout ),
	.datad(\comb_4|register_rtl_1|auto_generated|ram_block1a5 ),
	.cin(gnd),
	.combout(\comb_4|register~33_combout ),
	.cout());
// synopsys translate_off
defparam \comb_4|register~33 .lut_mask = 16'hCFC0;
defparam \comb_4|register~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y60_N16
cycloneive_lcell_comb \ULA|result~54 (
// Equation(s):
// \ULA|result~54_combout  = (\comb_4|register~32_combout  & ((\Instruction_memory|q [29] & ((\Instruction_memory|q [5]))) # (!\Instruction_memory|q [29] & (\comb_4|register~33_combout ))))

	.dataa(\Instruction_memory|q [29]),
	.datab(\comb_4|register~33_combout ),
	.datac(\Instruction_memory|q [5]),
	.datad(\comb_4|register~32_combout ),
	.cin(gnd),
	.combout(\ULA|result~54_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|result~54 .lut_mask = 16'hE400;
defparam \ULA|result~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y60_N0
cycloneive_lcell_comb \ULA|Mux26 (
// Equation(s):
// \ULA|Mux26~combout  = (\ULA|Mux30~0_combout  & (((\ULA|Add0~18_combout ) # (!\ULA|Mux31~1_combout )))) # (!\ULA|Mux30~0_combout  & (\ULA|result~54_combout  & ((\ULA|Mux31~1_combout ))))

	.dataa(\ULA|Mux30~0_combout ),
	.datab(\ULA|result~54_combout ),
	.datac(\ULA|Add0~18_combout ),
	.datad(\ULA|Mux31~1_combout ),
	.cin(gnd),
	.combout(\ULA|Mux26~combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Mux26 .lut_mask = 16'hE4AA;
defparam \ULA|Mux26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y57_N28
cycloneive_lcell_comb \ULA|result~58 (
// Equation(s):
// \ULA|result~58_combout  = (\Alu_in|data_out[4]~27_combout  & ((\comb_4|register~2_combout  & ((\comb_4|register_rtl_0_bypass [15]))) # (!\comb_4|register~2_combout  & (\comb_4|register_rtl_0|auto_generated|ram_block1a4 ))))

	.dataa(\comb_4|register~2_combout ),
	.datab(\comb_4|register_rtl_0|auto_generated|ram_block1a4 ),
	.datac(\comb_4|register_rtl_0_bypass [15]),
	.datad(\Alu_in|data_out[4]~27_combout ),
	.cin(gnd),
	.combout(\ULA|result~58_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|result~58 .lut_mask = 16'hE400;
defparam \ULA|result~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y57_N26
cycloneive_lcell_comb \ULA|Mux27 (
// Equation(s):
// \ULA|Mux27~combout  = (\ULA|Mux30~0_combout  & (((\ULA|Add0~15_combout ) # (!\ULA|Mux31~1_combout )))) # (!\ULA|Mux30~0_combout  & (\ULA|result~58_combout  & (\ULA|Mux31~1_combout )))

	.dataa(\ULA|Mux30~0_combout ),
	.datab(\ULA|result~58_combout ),
	.datac(\ULA|Mux31~1_combout ),
	.datad(\ULA|Add0~15_combout ),
	.cin(gnd),
	.combout(\ULA|Mux27~combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Mux27 .lut_mask = 16'hEA4A;
defparam \ULA|Mux27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y59_N10
cycloneive_lcell_comb \Alu_in|data_out[3]~28 (
// Equation(s):
// \Alu_in|data_out[3]~28_combout  = (!\Instruction_memory|q [29] & ((\comb_4|register~0_combout  & (\comb_4|register_rtl_1_bypass [14])) # (!\comb_4|register~0_combout  & ((\comb_4|register_rtl_1|auto_generated|ram_block1a3 )))))

	.dataa(\Instruction_memory|q [29]),
	.datab(\comb_4|register_rtl_1_bypass [14]),
	.datac(\comb_4|register~0_combout ),
	.datad(\comb_4|register_rtl_1|auto_generated|ram_block1a3 ),
	.cin(gnd),
	.combout(\Alu_in|data_out[3]~28_combout ),
	.cout());
// synopsys translate_off
defparam \Alu_in|data_out[3]~28 .lut_mask = 16'h4540;
defparam \Alu_in|data_out[3]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y59_N22
cycloneive_lcell_comb \ULA|result~57 (
// Equation(s):
// \ULA|result~57_combout  = (\Alu_in|data_out[3]~28_combout  & ((\comb_4|register~2_combout  & (\comb_4|register_rtl_0_bypass [14])) # (!\comb_4|register~2_combout  & ((\comb_4|register_rtl_0|auto_generated|ram_block1a3 )))))

	.dataa(\Alu_in|data_out[3]~28_combout ),
	.datab(\comb_4|register_rtl_0_bypass [14]),
	.datac(\comb_4|register~2_combout ),
	.datad(\comb_4|register_rtl_0|auto_generated|ram_block1a3 ),
	.cin(gnd),
	.combout(\ULA|result~57_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|result~57 .lut_mask = 16'h8A80;
defparam \ULA|result~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y59_N4
cycloneive_lcell_comb \ULA|Mux28 (
// Equation(s):
// \ULA|Mux28~combout  = (\ULA|Mux31~1_combout  & ((\ULA|Mux30~0_combout  & ((\ULA|Add0~12_combout ))) # (!\ULA|Mux30~0_combout  & (\ULA|result~57_combout )))) # (!\ULA|Mux31~1_combout  & (((\ULA|Mux30~0_combout ))))

	.dataa(\ULA|result~57_combout ),
	.datab(\ULA|Mux31~1_combout ),
	.datac(\ULA|Mux30~0_combout ),
	.datad(\ULA|Add0~12_combout ),
	.cin(gnd),
	.combout(\ULA|Mux28~combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Mux28 .lut_mask = 16'hF838;
defparam \ULA|Mux28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y59_N4
cycloneive_lcell_comb \comb_4|register~37 (
// Equation(s):
// \comb_4|register~37_combout  = (\comb_4|register~0_combout  & (\comb_4|register_rtl_1_bypass [13])) # (!\comb_4|register~0_combout  & ((\comb_4|register_rtl_1|auto_generated|ram_block1a2 )))

	.dataa(gnd),
	.datab(\comb_4|register_rtl_1_bypass [13]),
	.datac(\comb_4|register~0_combout ),
	.datad(\comb_4|register_rtl_1|auto_generated|ram_block1a2 ),
	.cin(gnd),
	.combout(\comb_4|register~37_combout ),
	.cout());
// synopsys translate_off
defparam \comb_4|register~37 .lut_mask = 16'hCFC0;
defparam \comb_4|register~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y59_N10
cycloneive_lcell_comb \ULA|Add0~8 (
// Equation(s):
// \ULA|Add0~8_combout  = \ALUc|WideOr1~0_combout  $ (((\Instruction_memory|q [29] & (\Instruction_memory|q [1])) # (!\Instruction_memory|q [29] & ((\comb_4|register~37_combout )))))

	.dataa(\Instruction_memory|q [1]),
	.datab(\Instruction_memory|q [29]),
	.datac(\comb_4|register~37_combout ),
	.datad(\ALUc|WideOr1~0_combout ),
	.cin(gnd),
	.combout(\ULA|Add0~8_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Add0~8 .lut_mask = 16'h47B8;
defparam \ULA|Add0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y59_N24
cycloneive_lcell_comb \ULA|result~53 (
// Equation(s):
// \ULA|result~53_combout  = (\comb_4|register~36_combout  & ((\Instruction_memory|q [29] & ((\Instruction_memory|q [1]))) # (!\Instruction_memory|q [29] & (\comb_4|register~37_combout ))))

	.dataa(\Instruction_memory|q [29]),
	.datab(\comb_4|register~37_combout ),
	.datac(\comb_4|register~36_combout ),
	.datad(\Instruction_memory|q [1]),
	.cin(gnd),
	.combout(\ULA|result~53_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|result~53 .lut_mask = 16'hE040;
defparam \ULA|result~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y59_N14
cycloneive_lcell_comb \ULA|Mux29 (
// Equation(s):
// \ULA|Mux29~combout  = (\ULA|Mux30~0_combout  & (((\ULA|Add0~9_combout )) # (!\ULA|Mux31~1_combout ))) # (!\ULA|Mux30~0_combout  & (\ULA|Mux31~1_combout  & ((\ULA|result~53_combout ))))

	.dataa(\ULA|Mux30~0_combout ),
	.datab(\ULA|Mux31~1_combout ),
	.datac(\ULA|Add0~9_combout ),
	.datad(\ULA|result~53_combout ),
	.cin(gnd),
	.combout(\ULA|Mux29~combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Mux29 .lut_mask = 16'hE6A2;
defparam \ULA|Mux29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y61_N16
cycloneive_lcell_comb \comb_4|register~39 (
// Equation(s):
// \comb_4|register~39_combout  = (\comb_4|register~0_combout  & (\comb_4|register_rtl_1_bypass [12])) # (!\comb_4|register~0_combout  & ((\comb_4|register_rtl_1|auto_generated|ram_block1a1 )))

	.dataa(\comb_4|register_rtl_1_bypass [12]),
	.datab(gnd),
	.datac(\comb_4|register~0_combout ),
	.datad(\comb_4|register_rtl_1|auto_generated|ram_block1a1 ),
	.cin(gnd),
	.combout(\comb_4|register~39_combout ),
	.cout());
// synopsys translate_off
defparam \comb_4|register~39 .lut_mask = 16'hAFA0;
defparam \comb_4|register~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y61_N28
cycloneive_lcell_comb \ULA|Add0~5 (
// Equation(s):
// \ULA|Add0~5_combout  = \ALUc|WideOr1~0_combout  $ (((\Instruction_memory|q [29] & (\Instruction_memory|q [1])) # (!\Instruction_memory|q [29] & ((\comb_4|register~39_combout )))))

	.dataa(\Instruction_memory|q [29]),
	.datab(\Instruction_memory|q [1]),
	.datac(\ALUc|WideOr1~0_combout ),
	.datad(\comb_4|register~39_combout ),
	.cin(gnd),
	.combout(\ULA|Add0~5_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Add0~5 .lut_mask = 16'h2D78;
defparam \ULA|Add0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y61_N10
cycloneive_lcell_comb \ULA|result~52 (
// Equation(s):
// \ULA|result~52_combout  = (\comb_4|register~38_combout  & ((\Instruction_memory|q [29] & (\Instruction_memory|q [1])) # (!\Instruction_memory|q [29] & ((\comb_4|register~39_combout )))))

	.dataa(\Instruction_memory|q [29]),
	.datab(\Instruction_memory|q [1]),
	.datac(\comb_4|register~38_combout ),
	.datad(\comb_4|register~39_combout ),
	.cin(gnd),
	.combout(\ULA|result~52_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|result~52 .lut_mask = 16'hD080;
defparam \ULA|result~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y61_N26
cycloneive_lcell_comb \ULA|Mux30 (
// Equation(s):
// \ULA|Mux30~combout  = (\ULA|Mux31~1_combout  & ((\ULA|Mux30~0_combout  & (\ULA|Add0~6_combout )) # (!\ULA|Mux30~0_combout  & ((\ULA|result~52_combout ))))) # (!\ULA|Mux31~1_combout  & (\ULA|Mux30~0_combout ))

	.dataa(\ULA|Mux31~1_combout ),
	.datab(\ULA|Mux30~0_combout ),
	.datac(\ULA|Add0~6_combout ),
	.datad(\ULA|result~52_combout ),
	.cin(gnd),
	.combout(\ULA|Mux30~combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Mux30 .lut_mask = 16'hE6C4;
defparam \ULA|Mux30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y59_N12
cycloneive_lcell_comb \comb_4|register~1 (
// Equation(s):
// \comb_4|register~1_combout  = (\comb_4|register~0_combout  & (\comb_4|register_rtl_1_bypass [11])) # (!\comb_4|register~0_combout  & ((\comb_4|register_rtl_1|auto_generated|ram_block1a0~portbdataout )))

	.dataa(\comb_4|register~0_combout ),
	.datab(gnd),
	.datac(\comb_4|register_rtl_1_bypass [11]),
	.datad(\comb_4|register_rtl_1|auto_generated|ram_block1a0~portbdataout ),
	.cin(gnd),
	.combout(\comb_4|register~1_combout ),
	.cout());
// synopsys translate_off
defparam \comb_4|register~1 .lut_mask = 16'hF5A0;
defparam \comb_4|register~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y59_N6
cycloneive_lcell_comb \ULA|Add0~0 (
// Equation(s):
// \ULA|Add0~0_combout  = \ALUc|WideOr1~0_combout  $ (((\Instruction_memory|q [29] & (\Instruction_memory|q [0])) # (!\Instruction_memory|q [29] & ((\comb_4|register~1_combout )))))

	.dataa(\Instruction_memory|q [0]),
	.datab(\Instruction_memory|q [29]),
	.datac(\ALUc|WideOr1~0_combout ),
	.datad(\comb_4|register~1_combout ),
	.cin(gnd),
	.combout(\ULA|Add0~0_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Add0~0 .lut_mask = 16'h4B78;
defparam \ULA|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y60_N26
cycloneive_lcell_comb \Alu_in|data_out[12]~19 (
// Equation(s):
// \Alu_in|data_out[12]~19_combout  = (\Instruction_memory|q [29] & (\Instruction_memory|q [5])) # (!\Instruction_memory|q [29] & ((\comb_4|register~24_combout )))

	.dataa(\Instruction_memory|q [29]),
	.datab(gnd),
	.datac(\Instruction_memory|q [5]),
	.datad(\comb_4|register~24_combout ),
	.cin(gnd),
	.combout(\Alu_in|data_out[12]~19_combout ),
	.cout());
// synopsys translate_off
defparam \Alu_in|data_out[12]~19 .lut_mask = 16'hF5A0;
defparam \Alu_in|data_out[12]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y60_N12
cycloneive_lcell_comb \Alu_in|data_out[11]~20 (
// Equation(s):
// \Alu_in|data_out[11]~20_combout  = (\Instruction_memory|q [29] & (\Instruction_memory|q [5])) # (!\Instruction_memory|q [29] & ((\comb_4|register~26_combout )))

	.dataa(\Instruction_memory|q [29]),
	.datab(gnd),
	.datac(\Instruction_memory|q [5]),
	.datad(\comb_4|register~26_combout ),
	.cin(gnd),
	.combout(\Alu_in|data_out[11]~20_combout ),
	.cout());
// synopsys translate_off
defparam \Alu_in|data_out[11]~20 .lut_mask = 16'hF5A0;
defparam \Alu_in|data_out[11]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y60_N4
cycloneive_lcell_comb \Alu_in|data_out[5]~26 (
// Equation(s):
// \Alu_in|data_out[5]~26_combout  = (\Instruction_memory|q [29] & (\Instruction_memory|q [5])) # (!\Instruction_memory|q [29] & ((\comb_4|register~33_combout )))

	.dataa(\Instruction_memory|q [29]),
	.datab(gnd),
	.datac(\Instruction_memory|q [5]),
	.datad(\comb_4|register~33_combout ),
	.cin(gnd),
	.combout(\Alu_in|data_out[5]~26_combout ),
	.cout());
// synopsys translate_off
defparam \Alu_in|data_out[5]~26 .lut_mask = 16'hF5A0;
defparam \Alu_in|data_out[5]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y59_N2
cycloneive_lcell_comb \Alu_in|data_out[2]~29 (
// Equation(s):
// \Alu_in|data_out[2]~29_combout  = (\Instruction_memory|q [29] & ((\Instruction_memory|q [1]))) # (!\Instruction_memory|q [29] & (\comb_4|register~37_combout ))

	.dataa(gnd),
	.datab(\Instruction_memory|q [29]),
	.datac(\comb_4|register~37_combout ),
	.datad(\Instruction_memory|q [1]),
	.cin(gnd),
	.combout(\Alu_in|data_out[2]~29_combout ),
	.cout());
// synopsys translate_off
defparam \Alu_in|data_out[2]~29 .lut_mask = 16'hFC30;
defparam \Alu_in|data_out[2]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y60_N6
cycloneive_lcell_comb \Alu_in|data_out[1]~30 (
// Equation(s):
// \Alu_in|data_out[1]~30_combout  = (\Instruction_memory|q [29] & (\Instruction_memory|q [1])) # (!\Instruction_memory|q [29] & ((\comb_4|register~39_combout )))

	.dataa(\Instruction_memory|q [29]),
	.datab(\Instruction_memory|q [1]),
	.datac(gnd),
	.datad(\comb_4|register~39_combout ),
	.cin(gnd),
	.combout(\Alu_in|data_out[1]~30_combout ),
	.cout());
// synopsys translate_off
defparam \Alu_in|data_out[1]~30 .lut_mask = 16'hDD88;
defparam \Alu_in|data_out[1]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y59_N0
cycloneive_lcell_comb \Alu_in|data_out[0]~31 (
// Equation(s):
// \Alu_in|data_out[0]~31_combout  = (\Instruction_memory|q [29] & (\Instruction_memory|q [0])) # (!\Instruction_memory|q [29] & ((\comb_4|register~1_combout )))

	.dataa(gnd),
	.datab(\Instruction_memory|q [0]),
	.datac(\Instruction_memory|q [29]),
	.datad(\comb_4|register~1_combout ),
	.cin(gnd),
	.combout(\Alu_in|data_out[0]~31_combout ),
	.cout());
// synopsys translate_off
defparam \Alu_in|data_out[0]~31 .lut_mask = 16'hCFC0;
defparam \Alu_in|data_out[0]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y60_N0
cycloneive_lcell_comb \ULA|LessThan1~1 (
// Equation(s):
// \ULA|LessThan1~1_cout  = CARRY((\Alu_in|data_out[0]~31_combout  & !\comb_4|register~3_combout ))

	.dataa(\Alu_in|data_out[0]~31_combout ),
	.datab(\comb_4|register~3_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\ULA|LessThan1~1_cout ));
// synopsys translate_off
defparam \ULA|LessThan1~1 .lut_mask = 16'h0022;
defparam \ULA|LessThan1~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y60_N2
cycloneive_lcell_comb \ULA|LessThan1~3 (
// Equation(s):
// \ULA|LessThan1~3_cout  = CARRY((\Alu_in|data_out[1]~30_combout  & (\comb_4|register~38_combout  & !\ULA|LessThan1~1_cout )) # (!\Alu_in|data_out[1]~30_combout  & ((\comb_4|register~38_combout ) # (!\ULA|LessThan1~1_cout ))))

	.dataa(\Alu_in|data_out[1]~30_combout ),
	.datab(\comb_4|register~38_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ULA|LessThan1~1_cout ),
	.combout(),
	.cout(\ULA|LessThan1~3_cout ));
// synopsys translate_off
defparam \ULA|LessThan1~3 .lut_mask = 16'h004D;
defparam \ULA|LessThan1~3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y60_N4
cycloneive_lcell_comb \ULA|LessThan1~5 (
// Equation(s):
// \ULA|LessThan1~5_cout  = CARRY((\Alu_in|data_out[2]~29_combout  & ((!\ULA|LessThan1~3_cout ) # (!\comb_4|register~36_combout ))) # (!\Alu_in|data_out[2]~29_combout  & (!\comb_4|register~36_combout  & !\ULA|LessThan1~3_cout )))

	.dataa(\Alu_in|data_out[2]~29_combout ),
	.datab(\comb_4|register~36_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ULA|LessThan1~3_cout ),
	.combout(),
	.cout(\ULA|LessThan1~5_cout ));
// synopsys translate_off
defparam \ULA|LessThan1~5 .lut_mask = 16'h002B;
defparam \ULA|LessThan1~5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y60_N6
cycloneive_lcell_comb \ULA|LessThan1~7 (
// Equation(s):
// \ULA|LessThan1~7_cout  = CARRY((\comb_4|register~35_combout  & ((!\ULA|LessThan1~5_cout ) # (!\Alu_in|data_out[3]~28_combout ))) # (!\comb_4|register~35_combout  & (!\Alu_in|data_out[3]~28_combout  & !\ULA|LessThan1~5_cout )))

	.dataa(\comb_4|register~35_combout ),
	.datab(\Alu_in|data_out[3]~28_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ULA|LessThan1~5_cout ),
	.combout(),
	.cout(\ULA|LessThan1~7_cout ));
// synopsys translate_off
defparam \ULA|LessThan1~7 .lut_mask = 16'h002B;
defparam \ULA|LessThan1~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y60_N8
cycloneive_lcell_comb \ULA|LessThan1~9 (
// Equation(s):
// \ULA|LessThan1~9_cout  = CARRY((\Alu_in|data_out[4]~27_combout  & ((!\ULA|LessThan1~7_cout ) # (!\comb_4|register~34_combout ))) # (!\Alu_in|data_out[4]~27_combout  & (!\comb_4|register~34_combout  & !\ULA|LessThan1~7_cout )))

	.dataa(\Alu_in|data_out[4]~27_combout ),
	.datab(\comb_4|register~34_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ULA|LessThan1~7_cout ),
	.combout(),
	.cout(\ULA|LessThan1~9_cout ));
// synopsys translate_off
defparam \ULA|LessThan1~9 .lut_mask = 16'h002B;
defparam \ULA|LessThan1~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y60_N10
cycloneive_lcell_comb \ULA|LessThan1~11 (
// Equation(s):
// \ULA|LessThan1~11_cout  = CARRY((\Alu_in|data_out[5]~26_combout  & (\comb_4|register~32_combout  & !\ULA|LessThan1~9_cout )) # (!\Alu_in|data_out[5]~26_combout  & ((\comb_4|register~32_combout ) # (!\ULA|LessThan1~9_cout ))))

	.dataa(\Alu_in|data_out[5]~26_combout ),
	.datab(\comb_4|register~32_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ULA|LessThan1~9_cout ),
	.combout(),
	.cout(\ULA|LessThan1~11_cout ));
// synopsys translate_off
defparam \ULA|LessThan1~11 .lut_mask = 16'h004D;
defparam \ULA|LessThan1~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y60_N12
cycloneive_lcell_comb \ULA|LessThan1~13 (
// Equation(s):
// \ULA|LessThan1~13_cout  = CARRY((\Alu_in|data_out[6]~25_combout  & ((!\ULA|LessThan1~11_cout ) # (!\comb_4|register~31_combout ))) # (!\Alu_in|data_out[6]~25_combout  & (!\comb_4|register~31_combout  & !\ULA|LessThan1~11_cout )))

	.dataa(\Alu_in|data_out[6]~25_combout ),
	.datab(\comb_4|register~31_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ULA|LessThan1~11_cout ),
	.combout(),
	.cout(\ULA|LessThan1~13_cout ));
// synopsys translate_off
defparam \ULA|LessThan1~13 .lut_mask = 16'h002B;
defparam \ULA|LessThan1~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y60_N14
cycloneive_lcell_comb \ULA|LessThan1~15 (
// Equation(s):
// \ULA|LessThan1~15_cout  = CARRY((\Alu_in|data_out[7]~24_combout  & (\comb_4|register~30_combout  & !\ULA|LessThan1~13_cout )) # (!\Alu_in|data_out[7]~24_combout  & ((\comb_4|register~30_combout ) # (!\ULA|LessThan1~13_cout ))))

	.dataa(\Alu_in|data_out[7]~24_combout ),
	.datab(\comb_4|register~30_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ULA|LessThan1~13_cout ),
	.combout(),
	.cout(\ULA|LessThan1~15_cout ));
// synopsys translate_off
defparam \ULA|LessThan1~15 .lut_mask = 16'h004D;
defparam \ULA|LessThan1~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y60_N16
cycloneive_lcell_comb \ULA|LessThan1~17 (
// Equation(s):
// \ULA|LessThan1~17_cout  = CARRY((\comb_4|register~29_combout  & (\Alu_in|data_out[8]~23_combout  & !\ULA|LessThan1~15_cout )) # (!\comb_4|register~29_combout  & ((\Alu_in|data_out[8]~23_combout ) # (!\ULA|LessThan1~15_cout ))))

	.dataa(\comb_4|register~29_combout ),
	.datab(\Alu_in|data_out[8]~23_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ULA|LessThan1~15_cout ),
	.combout(),
	.cout(\ULA|LessThan1~17_cout ));
// synopsys translate_off
defparam \ULA|LessThan1~17 .lut_mask = 16'h004D;
defparam \ULA|LessThan1~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y60_N18
cycloneive_lcell_comb \ULA|LessThan1~19 (
// Equation(s):
// \ULA|LessThan1~19_cout  = CARRY((\comb_4|register~28_combout  & ((!\ULA|LessThan1~17_cout ) # (!\Alu_in|data_out[9]~22_combout ))) # (!\comb_4|register~28_combout  & (!\Alu_in|data_out[9]~22_combout  & !\ULA|LessThan1~17_cout )))

	.dataa(\comb_4|register~28_combout ),
	.datab(\Alu_in|data_out[9]~22_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ULA|LessThan1~17_cout ),
	.combout(),
	.cout(\ULA|LessThan1~19_cout ));
// synopsys translate_off
defparam \ULA|LessThan1~19 .lut_mask = 16'h002B;
defparam \ULA|LessThan1~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y60_N20
cycloneive_lcell_comb \ULA|LessThan1~21 (
// Equation(s):
// \ULA|LessThan1~21_cout  = CARRY((\comb_4|register~27_combout  & (\Alu_in|data_out[10]~21_combout  & !\ULA|LessThan1~19_cout )) # (!\comb_4|register~27_combout  & ((\Alu_in|data_out[10]~21_combout ) # (!\ULA|LessThan1~19_cout ))))

	.dataa(\comb_4|register~27_combout ),
	.datab(\Alu_in|data_out[10]~21_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ULA|LessThan1~19_cout ),
	.combout(),
	.cout(\ULA|LessThan1~21_cout ));
// synopsys translate_off
defparam \ULA|LessThan1~21 .lut_mask = 16'h004D;
defparam \ULA|LessThan1~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y60_N22
cycloneive_lcell_comb \ULA|LessThan1~23 (
// Equation(s):
// \ULA|LessThan1~23_cout  = CARRY((\comb_4|register~25_combout  & ((!\ULA|LessThan1~21_cout ) # (!\Alu_in|data_out[11]~20_combout ))) # (!\comb_4|register~25_combout  & (!\Alu_in|data_out[11]~20_combout  & !\ULA|LessThan1~21_cout )))

	.dataa(\comb_4|register~25_combout ),
	.datab(\Alu_in|data_out[11]~20_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ULA|LessThan1~21_cout ),
	.combout(),
	.cout(\ULA|LessThan1~23_cout ));
// synopsys translate_off
defparam \ULA|LessThan1~23 .lut_mask = 16'h002B;
defparam \ULA|LessThan1~23 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y60_N24
cycloneive_lcell_comb \ULA|LessThan1~25 (
// Equation(s):
// \ULA|LessThan1~25_cout  = CARRY((\comb_4|register~23_combout  & (\Alu_in|data_out[12]~19_combout  & !\ULA|LessThan1~23_cout )) # (!\comb_4|register~23_combout  & ((\Alu_in|data_out[12]~19_combout ) # (!\ULA|LessThan1~23_cout ))))

	.dataa(\comb_4|register~23_combout ),
	.datab(\Alu_in|data_out[12]~19_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ULA|LessThan1~23_cout ),
	.combout(),
	.cout(\ULA|LessThan1~25_cout ));
// synopsys translate_off
defparam \ULA|LessThan1~25 .lut_mask = 16'h004D;
defparam \ULA|LessThan1~25 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y60_N26
cycloneive_lcell_comb \ULA|LessThan1~27 (
// Equation(s):
// \ULA|LessThan1~27_cout  = CARRY((\Alu_in|data_out[13]~18_combout  & (\comb_4|register~22_combout  & !\ULA|LessThan1~25_cout )) # (!\Alu_in|data_out[13]~18_combout  & ((\comb_4|register~22_combout ) # (!\ULA|LessThan1~25_cout ))))

	.dataa(\Alu_in|data_out[13]~18_combout ),
	.datab(\comb_4|register~22_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ULA|LessThan1~25_cout ),
	.combout(),
	.cout(\ULA|LessThan1~27_cout ));
// synopsys translate_off
defparam \ULA|LessThan1~27 .lut_mask = 16'h004D;
defparam \ULA|LessThan1~27 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y60_N28
cycloneive_lcell_comb \ULA|LessThan1~29 (
// Equation(s):
// \ULA|LessThan1~29_cout  = CARRY((\comb_4|register~21_combout  & (\Alu_in|data_out[14]~17_combout  & !\ULA|LessThan1~27_cout )) # (!\comb_4|register~21_combout  & ((\Alu_in|data_out[14]~17_combout ) # (!\ULA|LessThan1~27_cout ))))

	.dataa(\comb_4|register~21_combout ),
	.datab(\Alu_in|data_out[14]~17_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ULA|LessThan1~27_cout ),
	.combout(),
	.cout(\ULA|LessThan1~29_cout ));
// synopsys translate_off
defparam \ULA|LessThan1~29 .lut_mask = 16'h004D;
defparam \ULA|LessThan1~29 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y60_N30
cycloneive_lcell_comb \ULA|LessThan1~31 (
// Equation(s):
// \ULA|LessThan1~31_cout  = CARRY((\comb_4|register~20_combout  & ((!\ULA|LessThan1~29_cout ) # (!\Alu_in|data_out[15]~16_combout ))) # (!\comb_4|register~20_combout  & (!\Alu_in|data_out[15]~16_combout  & !\ULA|LessThan1~29_cout )))

	.dataa(\comb_4|register~20_combout ),
	.datab(\Alu_in|data_out[15]~16_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ULA|LessThan1~29_cout ),
	.combout(),
	.cout(\ULA|LessThan1~31_cout ));
// synopsys translate_off
defparam \ULA|LessThan1~31 .lut_mask = 16'h002B;
defparam \ULA|LessThan1~31 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y59_N0
cycloneive_lcell_comb \ULA|LessThan1~33 (
// Equation(s):
// \ULA|LessThan1~33_cout  = CARRY((\Alu_in|data_out[16]~15_combout  & ((!\ULA|LessThan1~31_cout ) # (!\comb_4|register~19_combout ))) # (!\Alu_in|data_out[16]~15_combout  & (!\comb_4|register~19_combout  & !\ULA|LessThan1~31_cout )))

	.dataa(\Alu_in|data_out[16]~15_combout ),
	.datab(\comb_4|register~19_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ULA|LessThan1~31_cout ),
	.combout(),
	.cout(\ULA|LessThan1~33_cout ));
// synopsys translate_off
defparam \ULA|LessThan1~33 .lut_mask = 16'h002B;
defparam \ULA|LessThan1~33 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y59_N2
cycloneive_lcell_comb \ULA|LessThan1~35 (
// Equation(s):
// \ULA|LessThan1~35_cout  = CARRY((\Alu_in|data_out[17]~14_combout  & (\comb_4|register~18_combout  & !\ULA|LessThan1~33_cout )) # (!\Alu_in|data_out[17]~14_combout  & ((\comb_4|register~18_combout ) # (!\ULA|LessThan1~33_cout ))))

	.dataa(\Alu_in|data_out[17]~14_combout ),
	.datab(\comb_4|register~18_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ULA|LessThan1~33_cout ),
	.combout(),
	.cout(\ULA|LessThan1~35_cout ));
// synopsys translate_off
defparam \ULA|LessThan1~35 .lut_mask = 16'h004D;
defparam \ULA|LessThan1~35 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y59_N4
cycloneive_lcell_comb \ULA|LessThan1~37 (
// Equation(s):
// \ULA|LessThan1~37_cout  = CARRY((\Alu_in|data_out[18]~13_combout  & ((!\ULA|LessThan1~35_cout ) # (!\comb_4|register~17_combout ))) # (!\Alu_in|data_out[18]~13_combout  & (!\comb_4|register~17_combout  & !\ULA|LessThan1~35_cout )))

	.dataa(\Alu_in|data_out[18]~13_combout ),
	.datab(\comb_4|register~17_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ULA|LessThan1~35_cout ),
	.combout(),
	.cout(\ULA|LessThan1~37_cout ));
// synopsys translate_off
defparam \ULA|LessThan1~37 .lut_mask = 16'h002B;
defparam \ULA|LessThan1~37 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y59_N6
cycloneive_lcell_comb \ULA|LessThan1~39 (
// Equation(s):
// \ULA|LessThan1~39_cout  = CARRY((\comb_4|register~16_combout  & ((!\ULA|LessThan1~37_cout ) # (!\Alu_in|data_out[19]~12_combout ))) # (!\comb_4|register~16_combout  & (!\Alu_in|data_out[19]~12_combout  & !\ULA|LessThan1~37_cout )))

	.dataa(\comb_4|register~16_combout ),
	.datab(\Alu_in|data_out[19]~12_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ULA|LessThan1~37_cout ),
	.combout(),
	.cout(\ULA|LessThan1~39_cout ));
// synopsys translate_off
defparam \ULA|LessThan1~39 .lut_mask = 16'h002B;
defparam \ULA|LessThan1~39 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y59_N8
cycloneive_lcell_comb \ULA|LessThan1~41 (
// Equation(s):
// \ULA|LessThan1~41_cout  = CARRY((\comb_4|register~15_combout  & (\Alu_in|data_out[20]~11_combout  & !\ULA|LessThan1~39_cout )) # (!\comb_4|register~15_combout  & ((\Alu_in|data_out[20]~11_combout ) # (!\ULA|LessThan1~39_cout ))))

	.dataa(\comb_4|register~15_combout ),
	.datab(\Alu_in|data_out[20]~11_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ULA|LessThan1~39_cout ),
	.combout(),
	.cout(\ULA|LessThan1~41_cout ));
// synopsys translate_off
defparam \ULA|LessThan1~41 .lut_mask = 16'h004D;
defparam \ULA|LessThan1~41 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y59_N10
cycloneive_lcell_comb \ULA|LessThan1~43 (
// Equation(s):
// \ULA|LessThan1~43_cout  = CARRY((\Alu_in|data_out[21]~10_combout  & (\comb_4|register~14_combout  & !\ULA|LessThan1~41_cout )) # (!\Alu_in|data_out[21]~10_combout  & ((\comb_4|register~14_combout ) # (!\ULA|LessThan1~41_cout ))))

	.dataa(\Alu_in|data_out[21]~10_combout ),
	.datab(\comb_4|register~14_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ULA|LessThan1~41_cout ),
	.combout(),
	.cout(\ULA|LessThan1~43_cout ));
// synopsys translate_off
defparam \ULA|LessThan1~43 .lut_mask = 16'h004D;
defparam \ULA|LessThan1~43 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y59_N12
cycloneive_lcell_comb \ULA|LessThan1~45 (
// Equation(s):
// \ULA|LessThan1~45_cout  = CARRY((\comb_4|register~13_combout  & (\Alu_in|data_out[22]~9_combout  & !\ULA|LessThan1~43_cout )) # (!\comb_4|register~13_combout  & ((\Alu_in|data_out[22]~9_combout ) # (!\ULA|LessThan1~43_cout ))))

	.dataa(\comb_4|register~13_combout ),
	.datab(\Alu_in|data_out[22]~9_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ULA|LessThan1~43_cout ),
	.combout(),
	.cout(\ULA|LessThan1~45_cout ));
// synopsys translate_off
defparam \ULA|LessThan1~45 .lut_mask = 16'h004D;
defparam \ULA|LessThan1~45 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y59_N14
cycloneive_lcell_comb \ULA|LessThan1~47 (
// Equation(s):
// \ULA|LessThan1~47_cout  = CARRY((\comb_4|register~12_combout  & ((!\ULA|LessThan1~45_cout ) # (!\Alu_in|data_out[23]~8_combout ))) # (!\comb_4|register~12_combout  & (!\Alu_in|data_out[23]~8_combout  & !\ULA|LessThan1~45_cout )))

	.dataa(\comb_4|register~12_combout ),
	.datab(\Alu_in|data_out[23]~8_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ULA|LessThan1~45_cout ),
	.combout(),
	.cout(\ULA|LessThan1~47_cout ));
// synopsys translate_off
defparam \ULA|LessThan1~47 .lut_mask = 16'h002B;
defparam \ULA|LessThan1~47 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y59_N16
cycloneive_lcell_comb \ULA|LessThan1~49 (
// Equation(s):
// \ULA|LessThan1~49_cout  = CARRY((\comb_4|register~11_combout  & (\Alu_in|data_out[24]~7_combout  & !\ULA|LessThan1~47_cout )) # (!\comb_4|register~11_combout  & ((\Alu_in|data_out[24]~7_combout ) # (!\ULA|LessThan1~47_cout ))))

	.dataa(\comb_4|register~11_combout ),
	.datab(\Alu_in|data_out[24]~7_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ULA|LessThan1~47_cout ),
	.combout(),
	.cout(\ULA|LessThan1~49_cout ));
// synopsys translate_off
defparam \ULA|LessThan1~49 .lut_mask = 16'h004D;
defparam \ULA|LessThan1~49 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y59_N18
cycloneive_lcell_comb \ULA|LessThan1~51 (
// Equation(s):
// \ULA|LessThan1~51_cout  = CARRY((\Alu_in|data_out[25]~6_combout  & (\comb_4|register~10_combout  & !\ULA|LessThan1~49_cout )) # (!\Alu_in|data_out[25]~6_combout  & ((\comb_4|register~10_combout ) # (!\ULA|LessThan1~49_cout ))))

	.dataa(\Alu_in|data_out[25]~6_combout ),
	.datab(\comb_4|register~10_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ULA|LessThan1~49_cout ),
	.combout(),
	.cout(\ULA|LessThan1~51_cout ));
// synopsys translate_off
defparam \ULA|LessThan1~51 .lut_mask = 16'h004D;
defparam \ULA|LessThan1~51 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y59_N20
cycloneive_lcell_comb \ULA|LessThan1~53 (
// Equation(s):
// \ULA|LessThan1~53_cout  = CARRY((\Alu_in|data_out[26]~5_combout  & ((!\ULA|LessThan1~51_cout ) # (!\comb_4|register~9_combout ))) # (!\Alu_in|data_out[26]~5_combout  & (!\comb_4|register~9_combout  & !\ULA|LessThan1~51_cout )))

	.dataa(\Alu_in|data_out[26]~5_combout ),
	.datab(\comb_4|register~9_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ULA|LessThan1~51_cout ),
	.combout(),
	.cout(\ULA|LessThan1~53_cout ));
// synopsys translate_off
defparam \ULA|LessThan1~53 .lut_mask = 16'h002B;
defparam \ULA|LessThan1~53 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y59_N22
cycloneive_lcell_comb \ULA|LessThan1~55 (
// Equation(s):
// \ULA|LessThan1~55_cout  = CARRY((\Alu_in|data_out[27]~4_combout  & (\comb_4|register~8_combout  & !\ULA|LessThan1~53_cout )) # (!\Alu_in|data_out[27]~4_combout  & ((\comb_4|register~8_combout ) # (!\ULA|LessThan1~53_cout ))))

	.dataa(\Alu_in|data_out[27]~4_combout ),
	.datab(\comb_4|register~8_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ULA|LessThan1~53_cout ),
	.combout(),
	.cout(\ULA|LessThan1~55_cout ));
// synopsys translate_off
defparam \ULA|LessThan1~55 .lut_mask = 16'h004D;
defparam \ULA|LessThan1~55 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y59_N24
cycloneive_lcell_comb \ULA|LessThan1~57 (
// Equation(s):
// \ULA|LessThan1~57_cout  = CARRY((\comb_4|register~7_combout  & (\Alu_in|data_out[28]~3_combout  & !\ULA|LessThan1~55_cout )) # (!\comb_4|register~7_combout  & ((\Alu_in|data_out[28]~3_combout ) # (!\ULA|LessThan1~55_cout ))))

	.dataa(\comb_4|register~7_combout ),
	.datab(\Alu_in|data_out[28]~3_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ULA|LessThan1~55_cout ),
	.combout(),
	.cout(\ULA|LessThan1~57_cout ));
// synopsys translate_off
defparam \ULA|LessThan1~57 .lut_mask = 16'h004D;
defparam \ULA|LessThan1~57 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y59_N26
cycloneive_lcell_comb \ULA|LessThan1~59 (
// Equation(s):
// \ULA|LessThan1~59_cout  = CARRY((\Alu_in|data_out[29]~2_combout  & (\comb_4|register~6_combout  & !\ULA|LessThan1~57_cout )) # (!\Alu_in|data_out[29]~2_combout  & ((\comb_4|register~6_combout ) # (!\ULA|LessThan1~57_cout ))))

	.dataa(\Alu_in|data_out[29]~2_combout ),
	.datab(\comb_4|register~6_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ULA|LessThan1~57_cout ),
	.combout(),
	.cout(\ULA|LessThan1~59_cout ));
// synopsys translate_off
defparam \ULA|LessThan1~59 .lut_mask = 16'h004D;
defparam \ULA|LessThan1~59 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y59_N28
cycloneive_lcell_comb \ULA|LessThan1~61 (
// Equation(s):
// \ULA|LessThan1~61_cout  = CARRY((\comb_4|register~5_combout  & (\Alu_in|data_out[30]~1_combout  & !\ULA|LessThan1~59_cout )) # (!\comb_4|register~5_combout  & ((\Alu_in|data_out[30]~1_combout ) # (!\ULA|LessThan1~59_cout ))))

	.dataa(\comb_4|register~5_combout ),
	.datab(\Alu_in|data_out[30]~1_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ULA|LessThan1~59_cout ),
	.combout(),
	.cout(\ULA|LessThan1~61_cout ));
// synopsys translate_off
defparam \ULA|LessThan1~61 .lut_mask = 16'h004D;
defparam \ULA|LessThan1~61 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y59_N30
cycloneive_lcell_comb \ULA|LessThan1~62 (
// Equation(s):
// \ULA|LessThan1~62_combout  = (\Alu_in|data_out[31]~0_combout  & ((\ULA|LessThan1~61_cout ) # (!\comb_4|register~4_combout ))) # (!\Alu_in|data_out[31]~0_combout  & (\ULA|LessThan1~61_cout  & !\comb_4|register~4_combout ))

	.dataa(gnd),
	.datab(\Alu_in|data_out[31]~0_combout ),
	.datac(gnd),
	.datad(\comb_4|register~4_combout ),
	.cin(\ULA|LessThan1~61_cout ),
	.combout(\ULA|LessThan1~62_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|LessThan1~62 .lut_mask = 16'hC0FC;
defparam \ULA|LessThan1~62 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y59_N8
cycloneive_lcell_comb \ULA|Mux31~0 (
// Equation(s):
// \ULA|Mux31~0_combout  = (!\ALUc|Mux0~0_combout  & ((\ALUc|WideOr1~0_combout  & (\ULA|Add0~3_combout )) # (!\ALUc|WideOr1~0_combout  & ((\ULA|LessThan1~62_combout )))))

	.dataa(\ALUc|Mux0~0_combout ),
	.datab(\ULA|Add0~3_combout ),
	.datac(\ALUc|WideOr1~0_combout ),
	.datad(\ULA|LessThan1~62_combout ),
	.cin(gnd),
	.combout(\ULA|Mux31~0_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Mux31~0 .lut_mask = 16'h4540;
defparam \ULA|Mux31~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y59_N16
cycloneive_lcell_comb \comb_4|register~40 (
// Equation(s):
// \comb_4|register~40_combout  = (\comb_4|register~0_combout  & (\comb_4|register_rtl_1_bypass [14])) # (!\comb_4|register~0_combout  & ((\comb_4|register_rtl_1|auto_generated|ram_block1a3 )))

	.dataa(\comb_4|register~0_combout ),
	.datab(gnd),
	.datac(\comb_4|register_rtl_1_bypass [14]),
	.datad(\comb_4|register_rtl_1|auto_generated|ram_block1a3 ),
	.cin(gnd),
	.combout(\comb_4|register~40_combout ),
	.cout());
// synopsys translate_off
defparam \comb_4|register~40 .lut_mask = 16'hF5A0;
defparam \comb_4|register~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y61_N22
cycloneive_lcell_comb \comb_4|register~41 (
// Equation(s):
// \comb_4|register~41_combout  = (\comb_4|register~0_combout  & ((\comb_4|register_rtl_1_bypass [15]))) # (!\comb_4|register~0_combout  & (\comb_4|register_rtl_1|auto_generated|ram_block1a4 ))

	.dataa(\comb_4|register~0_combout ),
	.datab(\comb_4|register_rtl_1|auto_generated|ram_block1a4 ),
	.datac(gnd),
	.datad(\comb_4|register_rtl_1_bypass [15]),
	.cin(gnd),
	.combout(\comb_4|register~41_combout ),
	.cout());
// synopsys translate_off
defparam \comb_4|register~41 .lut_mask = 16'hEE44;
defparam \comb_4|register~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y57_N14
cycloneive_lcell_comb \comb_4|register~42 (
// Equation(s):
// \comb_4|register~42_combout  = (\comb_4|register~0_combout  & ((\comb_4|register_rtl_1_bypass [17]))) # (!\comb_4|register~0_combout  & (\comb_4|register_rtl_1|auto_generated|ram_block1a6 ))

	.dataa(\comb_4|register_rtl_1|auto_generated|ram_block1a6 ),
	.datab(gnd),
	.datac(\comb_4|register~0_combout ),
	.datad(\comb_4|register_rtl_1_bypass [17]),
	.cin(gnd),
	.combout(\comb_4|register~42_combout ),
	.cout());
// synopsys translate_off
defparam \comb_4|register~42 .lut_mask = 16'hFA0A;
defparam \comb_4|register~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y58_N26
cycloneive_lcell_comb \comb_4|register~43 (
// Equation(s):
// \comb_4|register~43_combout  = (\comb_4|register~0_combout  & (\comb_4|register_rtl_1_bypass [18])) # (!\comb_4|register~0_combout  & ((\comb_4|register_rtl_1|auto_generated|ram_block1a7 )))

	.dataa(gnd),
	.datab(\comb_4|register_rtl_1_bypass [18]),
	.datac(\comb_4|register~0_combout ),
	.datad(\comb_4|register_rtl_1|auto_generated|ram_block1a7 ),
	.cin(gnd),
	.combout(\comb_4|register~43_combout ),
	.cout());
// synopsys translate_off
defparam \comb_4|register~43 .lut_mask = 16'hCFC0;
defparam \comb_4|register~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y58_N14
cycloneive_lcell_comb \comb_4|register~44 (
// Equation(s):
// \comb_4|register~44_combout  = (\comb_4|register~0_combout  & ((\comb_4|register_rtl_1_bypass [19]))) # (!\comb_4|register~0_combout  & (\comb_4|register_rtl_1|auto_generated|ram_block1a8 ))

	.dataa(gnd),
	.datab(\comb_4|register_rtl_1|auto_generated|ram_block1a8 ),
	.datac(\comb_4|register_rtl_1_bypass [19]),
	.datad(\comb_4|register~0_combout ),
	.cin(gnd),
	.combout(\comb_4|register~44_combout ),
	.cout());
// synopsys translate_off
defparam \comb_4|register~44 .lut_mask = 16'hF0CC;
defparam \comb_4|register~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y60_N18
cycloneive_lcell_comb \comb_4|register~45 (
// Equation(s):
// \comb_4|register~45_combout  = (\comb_4|register~0_combout  & ((\comb_4|register_rtl_1_bypass [20]))) # (!\comb_4|register~0_combout  & (\comb_4|register_rtl_1|auto_generated|ram_block1a9 ))

	.dataa(\comb_4|register~0_combout ),
	.datab(\comb_4|register_rtl_1|auto_generated|ram_block1a9 ),
	.datac(\comb_4|register_rtl_1_bypass [20]),
	.datad(gnd),
	.cin(gnd),
	.combout(\comb_4|register~45_combout ),
	.cout());
// synopsys translate_off
defparam \comb_4|register~45 .lut_mask = 16'hE4E4;
defparam \comb_4|register~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y60_N14
cycloneive_lcell_comb \comb_4|register~46 (
// Equation(s):
// \comb_4|register~46_combout  = (\comb_4|register~0_combout  & ((\comb_4|register_rtl_1_bypass [21]))) # (!\comb_4|register~0_combout  & (\comb_4|register_rtl_1|auto_generated|ram_block1a10 ))

	.dataa(\comb_4|register_rtl_1|auto_generated|ram_block1a10 ),
	.datab(\comb_4|register_rtl_1_bypass [21]),
	.datac(gnd),
	.datad(\comb_4|register~0_combout ),
	.cin(gnd),
	.combout(\comb_4|register~46_combout ),
	.cout());
// synopsys translate_off
defparam \comb_4|register~46 .lut_mask = 16'hCCAA;
defparam \comb_4|register~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y58_N0
cycloneive_lcell_comb \comb_4|register~47 (
// Equation(s):
// \comb_4|register~47_combout  = (\comb_4|register~0_combout  & (\comb_4|register_rtl_1_bypass [24])) # (!\comb_4|register~0_combout  & ((\comb_4|register_rtl_1|auto_generated|ram_block1a13 )))

	.dataa(gnd),
	.datab(\comb_4|register_rtl_1_bypass [24]),
	.datac(\comb_4|register~0_combout ),
	.datad(\comb_4|register_rtl_1|auto_generated|ram_block1a13 ),
	.cin(gnd),
	.combout(\comb_4|register~47_combout ),
	.cout());
// synopsys translate_off
defparam \comb_4|register~47 .lut_mask = 16'hCFC0;
defparam \comb_4|register~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y58_N22
cycloneive_lcell_comb \comb_4|register~48 (
// Equation(s):
// \comb_4|register~48_combout  = (\comb_4|register~0_combout  & (\comb_4|register_rtl_1_bypass [25])) # (!\comb_4|register~0_combout  & ((\comb_4|register_rtl_1|auto_generated|ram_block1a14 )))

	.dataa(gnd),
	.datab(\comb_4|register~0_combout ),
	.datac(\comb_4|register_rtl_1_bypass [25]),
	.datad(\comb_4|register_rtl_1|auto_generated|ram_block1a14 ),
	.cin(gnd),
	.combout(\comb_4|register~48_combout ),
	.cout());
// synopsys translate_off
defparam \comb_4|register~48 .lut_mask = 16'hF3C0;
defparam \comb_4|register~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y58_N12
cycloneive_lcell_comb \comb_4|register~49 (
// Equation(s):
// \comb_4|register~49_combout  = (\comb_4|register~0_combout  & (\comb_4|register_rtl_1_bypass [26])) # (!\comb_4|register~0_combout  & ((\comb_4|register_rtl_1|auto_generated|ram_block1a15 )))

	.dataa(\comb_4|register_rtl_1_bypass [26]),
	.datab(gnd),
	.datac(\comb_4|register_rtl_1|auto_generated|ram_block1a15 ),
	.datad(\comb_4|register~0_combout ),
	.cin(gnd),
	.combout(\comb_4|register~49_combout ),
	.cout());
// synopsys translate_off
defparam \comb_4|register~49 .lut_mask = 16'hAAF0;
defparam \comb_4|register~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y58_N18
cycloneive_lcell_comb \comb_4|register~50 (
// Equation(s):
// \comb_4|register~50_combout  = (\comb_4|register~0_combout  & (\comb_4|register_rtl_1_bypass [27])) # (!\comb_4|register~0_combout  & ((\comb_4|register_rtl_1|auto_generated|ram_block1a16 )))

	.dataa(gnd),
	.datab(\comb_4|register_rtl_1_bypass [27]),
	.datac(\comb_4|register_rtl_1|auto_generated|ram_block1a16 ),
	.datad(\comb_4|register~0_combout ),
	.cin(gnd),
	.combout(\comb_4|register~50_combout ),
	.cout());
// synopsys translate_off
defparam \comb_4|register~50 .lut_mask = 16'hCCF0;
defparam \comb_4|register~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y59_N20
cycloneive_lcell_comb \comb_4|register~51 (
// Equation(s):
// \comb_4|register~51_combout  = (\comb_4|register~0_combout  & (\comb_4|register_rtl_1_bypass [28])) # (!\comb_4|register~0_combout  & ((\comb_4|register_rtl_1|auto_generated|ram_block1a17 )))

	.dataa(\comb_4|register~0_combout ),
	.datab(\comb_4|register_rtl_1_bypass [28]),
	.datac(gnd),
	.datad(\comb_4|register_rtl_1|auto_generated|ram_block1a17 ),
	.cin(gnd),
	.combout(\comb_4|register~51_combout ),
	.cout());
// synopsys translate_off
defparam \comb_4|register~51 .lut_mask = 16'hDD88;
defparam \comb_4|register~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y59_N14
cycloneive_lcell_comb \comb_4|register~52 (
// Equation(s):
// \comb_4|register~52_combout  = (\comb_4|register~0_combout  & ((\comb_4|register_rtl_1_bypass [29]))) # (!\comb_4|register~0_combout  & (\comb_4|register_rtl_1|auto_generated|ram_block1a18 ))

	.dataa(\comb_4|register_rtl_1|auto_generated|ram_block1a18 ),
	.datab(\comb_4|register_rtl_1_bypass [29]),
	.datac(gnd),
	.datad(\comb_4|register~0_combout ),
	.cin(gnd),
	.combout(\comb_4|register~52_combout ),
	.cout());
// synopsys translate_off
defparam \comb_4|register~52 .lut_mask = 16'hCCAA;
defparam \comb_4|register~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y58_N28
cycloneive_lcell_comb \comb_4|register~53 (
// Equation(s):
// \comb_4|register~53_combout  = (\comb_4|register~0_combout  & ((\comb_4|register_rtl_1_bypass [30]))) # (!\comb_4|register~0_combout  & (\comb_4|register_rtl_1|auto_generated|ram_block1a19 ))

	.dataa(gnd),
	.datab(\comb_4|register_rtl_1|auto_generated|ram_block1a19 ),
	.datac(\comb_4|register_rtl_1_bypass [30]),
	.datad(\comb_4|register~0_combout ),
	.cin(gnd),
	.combout(\comb_4|register~53_combout ),
	.cout());
// synopsys translate_off
defparam \comb_4|register~53 .lut_mask = 16'hF0CC;
defparam \comb_4|register~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y58_N2
cycloneive_lcell_comb \comb_4|register~54 (
// Equation(s):
// \comb_4|register~54_combout  = (\comb_4|register~0_combout  & ((\comb_4|register_rtl_1_bypass [31]))) # (!\comb_4|register~0_combout  & (\comb_4|register_rtl_1|auto_generated|ram_block1a20 ))

	.dataa(\comb_4|register_rtl_1|auto_generated|ram_block1a20 ),
	.datab(\comb_4|register_rtl_1_bypass [31]),
	.datac(gnd),
	.datad(\comb_4|register~0_combout ),
	.cin(gnd),
	.combout(\comb_4|register~54_combout ),
	.cout());
// synopsys translate_off
defparam \comb_4|register~54 .lut_mask = 16'hCCAA;
defparam \comb_4|register~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y58_N24
cycloneive_lcell_comb \comb_4|register~55 (
// Equation(s):
// \comb_4|register~55_combout  = (\comb_4|register~0_combout  & ((\comb_4|register_rtl_1_bypass [32]))) # (!\comb_4|register~0_combout  & (\comb_4|register_rtl_1|auto_generated|ram_block1a21 ))

	.dataa(\comb_4|register_rtl_1|auto_generated|ram_block1a21 ),
	.datab(\comb_4|register~0_combout ),
	.datac(gnd),
	.datad(\comb_4|register_rtl_1_bypass [32]),
	.cin(gnd),
	.combout(\comb_4|register~55_combout ),
	.cout());
// synopsys translate_off
defparam \comb_4|register~55 .lut_mask = 16'hEE22;
defparam \comb_4|register~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y58_N30
cycloneive_lcell_comb \comb_4|register~56 (
// Equation(s):
// \comb_4|register~56_combout  = (\comb_4|register~0_combout  & ((\comb_4|register_rtl_1_bypass [33]))) # (!\comb_4|register~0_combout  & (\comb_4|register_rtl_1|auto_generated|ram_block1a22 ))

	.dataa(gnd),
	.datab(\comb_4|register~0_combout ),
	.datac(\comb_4|register_rtl_1|auto_generated|ram_block1a22 ),
	.datad(\comb_4|register_rtl_1_bypass [33]),
	.cin(gnd),
	.combout(\comb_4|register~56_combout ),
	.cout());
// synopsys translate_off
defparam \comb_4|register~56 .lut_mask = 16'hFC30;
defparam \comb_4|register~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y57_N12
cycloneive_lcell_comb \comb_4|register~57 (
// Equation(s):
// \comb_4|register~57_combout  = (\comb_4|register~0_combout  & ((\comb_4|register_rtl_1_bypass [34]))) # (!\comb_4|register~0_combout  & (\comb_4|register_rtl_1|auto_generated|ram_block1a23 ))

	.dataa(\comb_4|register_rtl_1|auto_generated|ram_block1a23 ),
	.datab(\comb_4|register~0_combout ),
	.datac(gnd),
	.datad(\comb_4|register_rtl_1_bypass [34]),
	.cin(gnd),
	.combout(\comb_4|register~57_combout ),
	.cout());
// synopsys translate_off
defparam \comb_4|register~57 .lut_mask = 16'hEE22;
defparam \comb_4|register~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y57_N24
cycloneive_lcell_comb \comb_4|register~58 (
// Equation(s):
// \comb_4|register~58_combout  = (\comb_4|register~0_combout  & (\comb_4|register_rtl_1_bypass [35])) # (!\comb_4|register~0_combout  & ((\comb_4|register_rtl_1|auto_generated|ram_block1a24 )))

	.dataa(gnd),
	.datab(\comb_4|register_rtl_1_bypass [35]),
	.datac(\comb_4|register~0_combout ),
	.datad(\comb_4|register_rtl_1|auto_generated|ram_block1a24 ),
	.cin(gnd),
	.combout(\comb_4|register~58_combout ),
	.cout());
// synopsys translate_off
defparam \comb_4|register~58 .lut_mask = 16'hCFC0;
defparam \comb_4|register~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y61_N16
cycloneive_lcell_comb \comb_4|register~59 (
// Equation(s):
// \comb_4|register~59_combout  = (\comb_4|register~0_combout  & (\comb_4|register_rtl_1_bypass [36])) # (!\comb_4|register~0_combout  & ((\comb_4|register_rtl_1|auto_generated|ram_block1a25 )))

	.dataa(gnd),
	.datab(\comb_4|register_rtl_1_bypass [36]),
	.datac(\comb_4|register_rtl_1|auto_generated|ram_block1a25 ),
	.datad(\comb_4|register~0_combout ),
	.cin(gnd),
	.combout(\comb_4|register~59_combout ),
	.cout());
// synopsys translate_off
defparam \comb_4|register~59 .lut_mask = 16'hCCF0;
defparam \comb_4|register~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y60_N24
cycloneive_lcell_comb \comb_4|register~60 (
// Equation(s):
// \comb_4|register~60_combout  = (\comb_4|register~0_combout  & (\comb_4|register_rtl_1_bypass [37])) # (!\comb_4|register~0_combout  & ((\comb_4|register_rtl_1|auto_generated|ram_block1a26 )))

	.dataa(\comb_4|register_rtl_1_bypass [37]),
	.datab(gnd),
	.datac(\comb_4|register~0_combout ),
	.datad(\comb_4|register_rtl_1|auto_generated|ram_block1a26 ),
	.cin(gnd),
	.combout(\comb_4|register~60_combout ),
	.cout());
// synopsys translate_off
defparam \comb_4|register~60 .lut_mask = 16'hAFA0;
defparam \comb_4|register~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y57_N20
cycloneive_lcell_comb \comb_4|register~61 (
// Equation(s):
// \comb_4|register~61_combout  = (\comb_4|register~0_combout  & ((\comb_4|register_rtl_1_bypass [38]))) # (!\comb_4|register~0_combout  & (\comb_4|register_rtl_1|auto_generated|ram_block1a27 ))

	.dataa(\comb_4|register_rtl_1|auto_generated|ram_block1a27 ),
	.datab(\comb_4|register~0_combout ),
	.datac(gnd),
	.datad(\comb_4|register_rtl_1_bypass [38]),
	.cin(gnd),
	.combout(\comb_4|register~61_combout ),
	.cout());
// synopsys translate_off
defparam \comb_4|register~61 .lut_mask = 16'hEE22;
defparam \comb_4|register~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y58_N28
cycloneive_lcell_comb \comb_4|register~62 (
// Equation(s):
// \comb_4|register~62_combout  = (\comb_4|register~0_combout  & (\comb_4|register_rtl_1_bypass [39])) # (!\comb_4|register~0_combout  & ((\comb_4|register_rtl_1|auto_generated|ram_block1a28 )))

	.dataa(gnd),
	.datab(\comb_4|register~0_combout ),
	.datac(\comb_4|register_rtl_1_bypass [39]),
	.datad(\comb_4|register_rtl_1|auto_generated|ram_block1a28 ),
	.cin(gnd),
	.combout(\comb_4|register~62_combout ),
	.cout());
// synopsys translate_off
defparam \comb_4|register~62 .lut_mask = 16'hF3C0;
defparam \comb_4|register~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y61_N30
cycloneive_lcell_comb \comb_4|register~63 (
// Equation(s):
// \comb_4|register~63_combout  = (\comb_4|register~0_combout  & ((\comb_4|register_rtl_1_bypass [40]))) # (!\comb_4|register~0_combout  & (\comb_4|register_rtl_1|auto_generated|ram_block1a29 ))

	.dataa(\comb_4|register_rtl_1|auto_generated|ram_block1a29 ),
	.datab(\comb_4|register~0_combout ),
	.datac(\comb_4|register_rtl_1_bypass [40]),
	.datad(gnd),
	.cin(gnd),
	.combout(\comb_4|register~63_combout ),
	.cout());
// synopsys translate_off
defparam \comb_4|register~63 .lut_mask = 16'hE2E2;
defparam \comb_4|register~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y60_N22
cycloneive_lcell_comb \comb_4|register~64 (
// Equation(s):
// \comb_4|register~64_combout  = (\comb_4|register~0_combout  & (\comb_4|register_rtl_1_bypass [41])) # (!\comb_4|register~0_combout  & ((\comb_4|register_rtl_1|auto_generated|ram_block1a30 )))

	.dataa(gnd),
	.datab(\comb_4|register~0_combout ),
	.datac(\comb_4|register_rtl_1_bypass [41]),
	.datad(\comb_4|register_rtl_1|auto_generated|ram_block1a30 ),
	.cin(gnd),
	.combout(\comb_4|register~64_combout ),
	.cout());
// synopsys translate_off
defparam \comb_4|register~64 .lut_mask = 16'hF3C0;
defparam \comb_4|register~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y57_N22
cycloneive_lcell_comb \comb_4|register~65 (
// Equation(s):
// \comb_4|register~65_combout  = (\comb_4|register~0_combout  & ((\comb_4|register_rtl_1_bypass [42]))) # (!\comb_4|register~0_combout  & (\comb_4|register_rtl_1|auto_generated|ram_block1a31 ))

	.dataa(\comb_4|register~0_combout ),
	.datab(gnd),
	.datac(\comb_4|register_rtl_1|auto_generated|ram_block1a31 ),
	.datad(\comb_4|register_rtl_1_bypass [42]),
	.cin(gnd),
	.combout(\comb_4|register~65_combout ),
	.cout());
// synopsys translate_off
defparam \comb_4|register~65 .lut_mask = 16'hFA50;
defparam \comb_4|register~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y4_N13
dffeas \program_counter|Address_out[7] (
	.clk(!\clock|clk_output~clkctrl_outclk ),
	.d(\NextAdress|n_adr[7]~10_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\program_counter|Address_out [7]),
	.prn(vcc));
// synopsys translate_off
defparam \program_counter|Address_out[7] .is_wysiwyg = "true";
defparam \program_counter|Address_out[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y4_N12
cycloneive_lcell_comb \NextAdress|n_adr[7]~10 (
// Equation(s):
// \NextAdress|n_adr[7]~10_combout  = (\program_counter|Address_out [7] & (!\NextAdress|n_adr[6]~9 )) # (!\program_counter|Address_out [7] & ((\NextAdress|n_adr[6]~9 ) # (GND)))
// \NextAdress|n_adr[7]~11  = CARRY((!\NextAdress|n_adr[6]~9 ) # (!\program_counter|Address_out [7]))

	.dataa(\program_counter|Address_out [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\NextAdress|n_adr[6]~9 ),
	.combout(\NextAdress|n_adr[7]~10_combout ),
	.cout(\NextAdress|n_adr[7]~11 ));
// synopsys translate_off
defparam \NextAdress|n_adr[7]~10 .lut_mask = 16'h5A5F;
defparam \NextAdress|n_adr[7]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X8_Y4_N15
dffeas \program_counter|Address_out[8] (
	.clk(!\clock|clk_output~clkctrl_outclk ),
	.d(\NextAdress|n_adr[8]~12_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\program_counter|Address_out [8]),
	.prn(vcc));
// synopsys translate_off
defparam \program_counter|Address_out[8] .is_wysiwyg = "true";
defparam \program_counter|Address_out[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y4_N14
cycloneive_lcell_comb \NextAdress|n_adr[8]~12 (
// Equation(s):
// \NextAdress|n_adr[8]~12_combout  = (\program_counter|Address_out [8] & (\NextAdress|n_adr[7]~11  $ (GND))) # (!\program_counter|Address_out [8] & (!\NextAdress|n_adr[7]~11  & VCC))
// \NextAdress|n_adr[8]~13  = CARRY((\program_counter|Address_out [8] & !\NextAdress|n_adr[7]~11 ))

	.dataa(gnd),
	.datab(\program_counter|Address_out [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\NextAdress|n_adr[7]~11 ),
	.combout(\NextAdress|n_adr[8]~12_combout ),
	.cout(\NextAdress|n_adr[8]~13 ));
// synopsys translate_off
defparam \NextAdress|n_adr[8]~12 .lut_mask = 16'hC30C;
defparam \NextAdress|n_adr[8]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X8_Y4_N17
dffeas \program_counter|Address_out[9] (
	.clk(!\clock|clk_output~clkctrl_outclk ),
	.d(\NextAdress|n_adr[9]~14_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\program_counter|Address_out [9]),
	.prn(vcc));
// synopsys translate_off
defparam \program_counter|Address_out[9] .is_wysiwyg = "true";
defparam \program_counter|Address_out[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y4_N16
cycloneive_lcell_comb \NextAdress|n_adr[9]~14 (
// Equation(s):
// \NextAdress|n_adr[9]~14_combout  = (\program_counter|Address_out [9] & (!\NextAdress|n_adr[8]~13 )) # (!\program_counter|Address_out [9] & ((\NextAdress|n_adr[8]~13 ) # (GND)))
// \NextAdress|n_adr[9]~15  = CARRY((!\NextAdress|n_adr[8]~13 ) # (!\program_counter|Address_out [9]))

	.dataa(gnd),
	.datab(\program_counter|Address_out [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\NextAdress|n_adr[8]~13 ),
	.combout(\NextAdress|n_adr[9]~14_combout ),
	.cout(\NextAdress|n_adr[9]~15 ));
// synopsys translate_off
defparam \NextAdress|n_adr[9]~14 .lut_mask = 16'h3C3F;
defparam \NextAdress|n_adr[9]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X8_Y4_N19
dffeas \program_counter|Address_out[10] (
	.clk(!\clock|clk_output~clkctrl_outclk ),
	.d(\NextAdress|n_adr[10]~16_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\program_counter|Address_out [10]),
	.prn(vcc));
// synopsys translate_off
defparam \program_counter|Address_out[10] .is_wysiwyg = "true";
defparam \program_counter|Address_out[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y4_N18
cycloneive_lcell_comb \NextAdress|n_adr[10]~16 (
// Equation(s):
// \NextAdress|n_adr[10]~16_combout  = (\program_counter|Address_out [10] & (\NextAdress|n_adr[9]~15  $ (GND))) # (!\program_counter|Address_out [10] & (!\NextAdress|n_adr[9]~15  & VCC))
// \NextAdress|n_adr[10]~17  = CARRY((\program_counter|Address_out [10] & !\NextAdress|n_adr[9]~15 ))

	.dataa(gnd),
	.datab(\program_counter|Address_out [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\NextAdress|n_adr[9]~15 ),
	.combout(\NextAdress|n_adr[10]~16_combout ),
	.cout(\NextAdress|n_adr[10]~17 ));
// synopsys translate_off
defparam \NextAdress|n_adr[10]~16 .lut_mask = 16'hC30C;
defparam \NextAdress|n_adr[10]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X8_Y4_N21
dffeas \program_counter|Address_out[11] (
	.clk(!\clock|clk_output~clkctrl_outclk ),
	.d(\NextAdress|n_adr[11]~18_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\program_counter|Address_out [11]),
	.prn(vcc));
// synopsys translate_off
defparam \program_counter|Address_out[11] .is_wysiwyg = "true";
defparam \program_counter|Address_out[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y4_N20
cycloneive_lcell_comb \NextAdress|n_adr[11]~18 (
// Equation(s):
// \NextAdress|n_adr[11]~18_combout  = (\program_counter|Address_out [11] & (!\NextAdress|n_adr[10]~17 )) # (!\program_counter|Address_out [11] & ((\NextAdress|n_adr[10]~17 ) # (GND)))
// \NextAdress|n_adr[11]~19  = CARRY((!\NextAdress|n_adr[10]~17 ) # (!\program_counter|Address_out [11]))

	.dataa(gnd),
	.datab(\program_counter|Address_out [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\NextAdress|n_adr[10]~17 ),
	.combout(\NextAdress|n_adr[11]~18_combout ),
	.cout(\NextAdress|n_adr[11]~19 ));
// synopsys translate_off
defparam \NextAdress|n_adr[11]~18 .lut_mask = 16'h3C3F;
defparam \NextAdress|n_adr[11]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X8_Y4_N23
dffeas \program_counter|Address_out[12] (
	.clk(!\clock|clk_output~clkctrl_outclk ),
	.d(\NextAdress|n_adr[12]~20_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\program_counter|Address_out [12]),
	.prn(vcc));
// synopsys translate_off
defparam \program_counter|Address_out[12] .is_wysiwyg = "true";
defparam \program_counter|Address_out[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y4_N22
cycloneive_lcell_comb \NextAdress|n_adr[12]~20 (
// Equation(s):
// \NextAdress|n_adr[12]~20_combout  = (\program_counter|Address_out [12] & (\NextAdress|n_adr[11]~19  $ (GND))) # (!\program_counter|Address_out [12] & (!\NextAdress|n_adr[11]~19  & VCC))
// \NextAdress|n_adr[12]~21  = CARRY((\program_counter|Address_out [12] & !\NextAdress|n_adr[11]~19 ))

	.dataa(\program_counter|Address_out [12]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\NextAdress|n_adr[11]~19 ),
	.combout(\NextAdress|n_adr[12]~20_combout ),
	.cout(\NextAdress|n_adr[12]~21 ));
// synopsys translate_off
defparam \NextAdress|n_adr[12]~20 .lut_mask = 16'hA50A;
defparam \NextAdress|n_adr[12]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X8_Y4_N25
dffeas \program_counter|Address_out[13] (
	.clk(!\clock|clk_output~clkctrl_outclk ),
	.d(\NextAdress|n_adr[13]~22_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\program_counter|Address_out [13]),
	.prn(vcc));
// synopsys translate_off
defparam \program_counter|Address_out[13] .is_wysiwyg = "true";
defparam \program_counter|Address_out[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y4_N24
cycloneive_lcell_comb \NextAdress|n_adr[13]~22 (
// Equation(s):
// \NextAdress|n_adr[13]~22_combout  = (\program_counter|Address_out [13] & (!\NextAdress|n_adr[12]~21 )) # (!\program_counter|Address_out [13] & ((\NextAdress|n_adr[12]~21 ) # (GND)))
// \NextAdress|n_adr[13]~23  = CARRY((!\NextAdress|n_adr[12]~21 ) # (!\program_counter|Address_out [13]))

	.dataa(gnd),
	.datab(\program_counter|Address_out [13]),
	.datac(gnd),
	.datad(vcc),
	.cin(\NextAdress|n_adr[12]~21 ),
	.combout(\NextAdress|n_adr[13]~22_combout ),
	.cout(\NextAdress|n_adr[13]~23 ));
// synopsys translate_off
defparam \NextAdress|n_adr[13]~22 .lut_mask = 16'h3C3F;
defparam \NextAdress|n_adr[13]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X8_Y4_N27
dffeas \program_counter|Address_out[14] (
	.clk(!\clock|clk_output~clkctrl_outclk ),
	.d(\NextAdress|n_adr[14]~24_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\program_counter|Address_out [14]),
	.prn(vcc));
// synopsys translate_off
defparam \program_counter|Address_out[14] .is_wysiwyg = "true";
defparam \program_counter|Address_out[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y4_N26
cycloneive_lcell_comb \NextAdress|n_adr[14]~24 (
// Equation(s):
// \NextAdress|n_adr[14]~24_combout  = (\program_counter|Address_out [14] & (\NextAdress|n_adr[13]~23  $ (GND))) # (!\program_counter|Address_out [14] & (!\NextAdress|n_adr[13]~23  & VCC))
// \NextAdress|n_adr[14]~25  = CARRY((\program_counter|Address_out [14] & !\NextAdress|n_adr[13]~23 ))

	.dataa(\program_counter|Address_out [14]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\NextAdress|n_adr[13]~23 ),
	.combout(\NextAdress|n_adr[14]~24_combout ),
	.cout(\NextAdress|n_adr[14]~25 ));
// synopsys translate_off
defparam \NextAdress|n_adr[14]~24 .lut_mask = 16'hA50A;
defparam \NextAdress|n_adr[14]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X8_Y4_N29
dffeas \program_counter|Address_out[15] (
	.clk(!\clock|clk_output~clkctrl_outclk ),
	.d(\NextAdress|n_adr[15]~26_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\program_counter|Address_out [15]),
	.prn(vcc));
// synopsys translate_off
defparam \program_counter|Address_out[15] .is_wysiwyg = "true";
defparam \program_counter|Address_out[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y4_N28
cycloneive_lcell_comb \NextAdress|n_adr[15]~26 (
// Equation(s):
// \NextAdress|n_adr[15]~26_combout  = (\program_counter|Address_out [15] & (!\NextAdress|n_adr[14]~25 )) # (!\program_counter|Address_out [15] & ((\NextAdress|n_adr[14]~25 ) # (GND)))
// \NextAdress|n_adr[15]~27  = CARRY((!\NextAdress|n_adr[14]~25 ) # (!\program_counter|Address_out [15]))

	.dataa(gnd),
	.datab(\program_counter|Address_out [15]),
	.datac(gnd),
	.datad(vcc),
	.cin(\NextAdress|n_adr[14]~25 ),
	.combout(\NextAdress|n_adr[15]~26_combout ),
	.cout(\NextAdress|n_adr[15]~27 ));
// synopsys translate_off
defparam \NextAdress|n_adr[15]~26 .lut_mask = 16'h3C3F;
defparam \NextAdress|n_adr[15]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X8_Y4_N31
dffeas \program_counter|Address_out[16] (
	.clk(!\clock|clk_output~clkctrl_outclk ),
	.d(\NextAdress|n_adr[16]~28_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\program_counter|Address_out [16]),
	.prn(vcc));
// synopsys translate_off
defparam \program_counter|Address_out[16] .is_wysiwyg = "true";
defparam \program_counter|Address_out[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y4_N30
cycloneive_lcell_comb \NextAdress|n_adr[16]~28 (
// Equation(s):
// \NextAdress|n_adr[16]~28_combout  = (\program_counter|Address_out [16] & (\NextAdress|n_adr[15]~27  $ (GND))) # (!\program_counter|Address_out [16] & (!\NextAdress|n_adr[15]~27  & VCC))
// \NextAdress|n_adr[16]~29  = CARRY((\program_counter|Address_out [16] & !\NextAdress|n_adr[15]~27 ))

	.dataa(\program_counter|Address_out [16]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\NextAdress|n_adr[15]~27 ),
	.combout(\NextAdress|n_adr[16]~28_combout ),
	.cout(\NextAdress|n_adr[16]~29 ));
// synopsys translate_off
defparam \NextAdress|n_adr[16]~28 .lut_mask = 16'hA50A;
defparam \NextAdress|n_adr[16]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X8_Y3_N1
dffeas \program_counter|Address_out[17] (
	.clk(!\clock|clk_output~clkctrl_outclk ),
	.d(\NextAdress|n_adr[17]~30_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\program_counter|Address_out [17]),
	.prn(vcc));
// synopsys translate_off
defparam \program_counter|Address_out[17] .is_wysiwyg = "true";
defparam \program_counter|Address_out[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y3_N0
cycloneive_lcell_comb \NextAdress|n_adr[17]~30 (
// Equation(s):
// \NextAdress|n_adr[17]~30_combout  = (\program_counter|Address_out [17] & (!\NextAdress|n_adr[16]~29 )) # (!\program_counter|Address_out [17] & ((\NextAdress|n_adr[16]~29 ) # (GND)))
// \NextAdress|n_adr[17]~31  = CARRY((!\NextAdress|n_adr[16]~29 ) # (!\program_counter|Address_out [17]))

	.dataa(gnd),
	.datab(\program_counter|Address_out [17]),
	.datac(gnd),
	.datad(vcc),
	.cin(\NextAdress|n_adr[16]~29 ),
	.combout(\NextAdress|n_adr[17]~30_combout ),
	.cout(\NextAdress|n_adr[17]~31 ));
// synopsys translate_off
defparam \NextAdress|n_adr[17]~30 .lut_mask = 16'h3C3F;
defparam \NextAdress|n_adr[17]~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X8_Y3_N3
dffeas \program_counter|Address_out[18] (
	.clk(!\clock|clk_output~clkctrl_outclk ),
	.d(\NextAdress|n_adr[18]~32_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\program_counter|Address_out [18]),
	.prn(vcc));
// synopsys translate_off
defparam \program_counter|Address_out[18] .is_wysiwyg = "true";
defparam \program_counter|Address_out[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y3_N2
cycloneive_lcell_comb \NextAdress|n_adr[18]~32 (
// Equation(s):
// \NextAdress|n_adr[18]~32_combout  = (\program_counter|Address_out [18] & (\NextAdress|n_adr[17]~31  $ (GND))) # (!\program_counter|Address_out [18] & (!\NextAdress|n_adr[17]~31  & VCC))
// \NextAdress|n_adr[18]~33  = CARRY((\program_counter|Address_out [18] & !\NextAdress|n_adr[17]~31 ))

	.dataa(gnd),
	.datab(\program_counter|Address_out [18]),
	.datac(gnd),
	.datad(vcc),
	.cin(\NextAdress|n_adr[17]~31 ),
	.combout(\NextAdress|n_adr[18]~32_combout ),
	.cout(\NextAdress|n_adr[18]~33 ));
// synopsys translate_off
defparam \NextAdress|n_adr[18]~32 .lut_mask = 16'hC30C;
defparam \NextAdress|n_adr[18]~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X8_Y3_N5
dffeas \program_counter|Address_out[19] (
	.clk(!\clock|clk_output~clkctrl_outclk ),
	.d(\NextAdress|n_adr[19]~34_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\program_counter|Address_out [19]),
	.prn(vcc));
// synopsys translate_off
defparam \program_counter|Address_out[19] .is_wysiwyg = "true";
defparam \program_counter|Address_out[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y3_N4
cycloneive_lcell_comb \NextAdress|n_adr[19]~34 (
// Equation(s):
// \NextAdress|n_adr[19]~34_combout  = (\program_counter|Address_out [19] & (!\NextAdress|n_adr[18]~33 )) # (!\program_counter|Address_out [19] & ((\NextAdress|n_adr[18]~33 ) # (GND)))
// \NextAdress|n_adr[19]~35  = CARRY((!\NextAdress|n_adr[18]~33 ) # (!\program_counter|Address_out [19]))

	.dataa(gnd),
	.datab(\program_counter|Address_out [19]),
	.datac(gnd),
	.datad(vcc),
	.cin(\NextAdress|n_adr[18]~33 ),
	.combout(\NextAdress|n_adr[19]~34_combout ),
	.cout(\NextAdress|n_adr[19]~35 ));
// synopsys translate_off
defparam \NextAdress|n_adr[19]~34 .lut_mask = 16'h3C3F;
defparam \NextAdress|n_adr[19]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X8_Y3_N7
dffeas \program_counter|Address_out[20] (
	.clk(!\clock|clk_output~clkctrl_outclk ),
	.d(\NextAdress|n_adr[20]~36_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\program_counter|Address_out [20]),
	.prn(vcc));
// synopsys translate_off
defparam \program_counter|Address_out[20] .is_wysiwyg = "true";
defparam \program_counter|Address_out[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y3_N6
cycloneive_lcell_comb \NextAdress|n_adr[20]~36 (
// Equation(s):
// \NextAdress|n_adr[20]~36_combout  = (\program_counter|Address_out [20] & (\NextAdress|n_adr[19]~35  $ (GND))) # (!\program_counter|Address_out [20] & (!\NextAdress|n_adr[19]~35  & VCC))
// \NextAdress|n_adr[20]~37  = CARRY((\program_counter|Address_out [20] & !\NextAdress|n_adr[19]~35 ))

	.dataa(\program_counter|Address_out [20]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\NextAdress|n_adr[19]~35 ),
	.combout(\NextAdress|n_adr[20]~36_combout ),
	.cout(\NextAdress|n_adr[20]~37 ));
// synopsys translate_off
defparam \NextAdress|n_adr[20]~36 .lut_mask = 16'hA50A;
defparam \NextAdress|n_adr[20]~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X8_Y3_N9
dffeas \program_counter|Address_out[21] (
	.clk(!\clock|clk_output~clkctrl_outclk ),
	.d(\NextAdress|n_adr[21]~38_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\program_counter|Address_out [21]),
	.prn(vcc));
// synopsys translate_off
defparam \program_counter|Address_out[21] .is_wysiwyg = "true";
defparam \program_counter|Address_out[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y3_N8
cycloneive_lcell_comb \NextAdress|n_adr[21]~38 (
// Equation(s):
// \NextAdress|n_adr[21]~38_combout  = (\program_counter|Address_out [21] & (!\NextAdress|n_adr[20]~37 )) # (!\program_counter|Address_out [21] & ((\NextAdress|n_adr[20]~37 ) # (GND)))
// \NextAdress|n_adr[21]~39  = CARRY((!\NextAdress|n_adr[20]~37 ) # (!\program_counter|Address_out [21]))

	.dataa(gnd),
	.datab(\program_counter|Address_out [21]),
	.datac(gnd),
	.datad(vcc),
	.cin(\NextAdress|n_adr[20]~37 ),
	.combout(\NextAdress|n_adr[21]~38_combout ),
	.cout(\NextAdress|n_adr[21]~39 ));
// synopsys translate_off
defparam \NextAdress|n_adr[21]~38 .lut_mask = 16'h3C3F;
defparam \NextAdress|n_adr[21]~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X8_Y3_N11
dffeas \program_counter|Address_out[22] (
	.clk(!\clock|clk_output~clkctrl_outclk ),
	.d(\NextAdress|n_adr[22]~40_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\program_counter|Address_out [22]),
	.prn(vcc));
// synopsys translate_off
defparam \program_counter|Address_out[22] .is_wysiwyg = "true";
defparam \program_counter|Address_out[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y3_N10
cycloneive_lcell_comb \NextAdress|n_adr[22]~40 (
// Equation(s):
// \NextAdress|n_adr[22]~40_combout  = (\program_counter|Address_out [22] & (\NextAdress|n_adr[21]~39  $ (GND))) # (!\program_counter|Address_out [22] & (!\NextAdress|n_adr[21]~39  & VCC))
// \NextAdress|n_adr[22]~41  = CARRY((\program_counter|Address_out [22] & !\NextAdress|n_adr[21]~39 ))

	.dataa(\program_counter|Address_out [22]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\NextAdress|n_adr[21]~39 ),
	.combout(\NextAdress|n_adr[22]~40_combout ),
	.cout(\NextAdress|n_adr[22]~41 ));
// synopsys translate_off
defparam \NextAdress|n_adr[22]~40 .lut_mask = 16'hA50A;
defparam \NextAdress|n_adr[22]~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X8_Y3_N13
dffeas \program_counter|Address_out[23] (
	.clk(!\clock|clk_output~clkctrl_outclk ),
	.d(\NextAdress|n_adr[23]~42_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\program_counter|Address_out [23]),
	.prn(vcc));
// synopsys translate_off
defparam \program_counter|Address_out[23] .is_wysiwyg = "true";
defparam \program_counter|Address_out[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y3_N12
cycloneive_lcell_comb \NextAdress|n_adr[23]~42 (
// Equation(s):
// \NextAdress|n_adr[23]~42_combout  = (\program_counter|Address_out [23] & (!\NextAdress|n_adr[22]~41 )) # (!\program_counter|Address_out [23] & ((\NextAdress|n_adr[22]~41 ) # (GND)))
// \NextAdress|n_adr[23]~43  = CARRY((!\NextAdress|n_adr[22]~41 ) # (!\program_counter|Address_out [23]))

	.dataa(\program_counter|Address_out [23]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\NextAdress|n_adr[22]~41 ),
	.combout(\NextAdress|n_adr[23]~42_combout ),
	.cout(\NextAdress|n_adr[23]~43 ));
// synopsys translate_off
defparam \NextAdress|n_adr[23]~42 .lut_mask = 16'h5A5F;
defparam \NextAdress|n_adr[23]~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X8_Y3_N15
dffeas \program_counter|Address_out[24] (
	.clk(!\clock|clk_output~clkctrl_outclk ),
	.d(\NextAdress|n_adr[24]~44_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\program_counter|Address_out [24]),
	.prn(vcc));
// synopsys translate_off
defparam \program_counter|Address_out[24] .is_wysiwyg = "true";
defparam \program_counter|Address_out[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y3_N14
cycloneive_lcell_comb \NextAdress|n_adr[24]~44 (
// Equation(s):
// \NextAdress|n_adr[24]~44_combout  = (\program_counter|Address_out [24] & (\NextAdress|n_adr[23]~43  $ (GND))) # (!\program_counter|Address_out [24] & (!\NextAdress|n_adr[23]~43  & VCC))
// \NextAdress|n_adr[24]~45  = CARRY((\program_counter|Address_out [24] & !\NextAdress|n_adr[23]~43 ))

	.dataa(gnd),
	.datab(\program_counter|Address_out [24]),
	.datac(gnd),
	.datad(vcc),
	.cin(\NextAdress|n_adr[23]~43 ),
	.combout(\NextAdress|n_adr[24]~44_combout ),
	.cout(\NextAdress|n_adr[24]~45 ));
// synopsys translate_off
defparam \NextAdress|n_adr[24]~44 .lut_mask = 16'hC30C;
defparam \NextAdress|n_adr[24]~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X8_Y3_N17
dffeas \program_counter|Address_out[25] (
	.clk(!\clock|clk_output~clkctrl_outclk ),
	.d(\NextAdress|n_adr[25]~46_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\program_counter|Address_out [25]),
	.prn(vcc));
// synopsys translate_off
defparam \program_counter|Address_out[25] .is_wysiwyg = "true";
defparam \program_counter|Address_out[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y3_N16
cycloneive_lcell_comb \NextAdress|n_adr[25]~46 (
// Equation(s):
// \NextAdress|n_adr[25]~46_combout  = (\program_counter|Address_out [25] & (!\NextAdress|n_adr[24]~45 )) # (!\program_counter|Address_out [25] & ((\NextAdress|n_adr[24]~45 ) # (GND)))
// \NextAdress|n_adr[25]~47  = CARRY((!\NextAdress|n_adr[24]~45 ) # (!\program_counter|Address_out [25]))

	.dataa(gnd),
	.datab(\program_counter|Address_out [25]),
	.datac(gnd),
	.datad(vcc),
	.cin(\NextAdress|n_adr[24]~45 ),
	.combout(\NextAdress|n_adr[25]~46_combout ),
	.cout(\NextAdress|n_adr[25]~47 ));
// synopsys translate_off
defparam \NextAdress|n_adr[25]~46 .lut_mask = 16'h3C3F;
defparam \NextAdress|n_adr[25]~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X8_Y3_N19
dffeas \program_counter|Address_out[26] (
	.clk(!\clock|clk_output~clkctrl_outclk ),
	.d(\NextAdress|n_adr[26]~48_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\program_counter|Address_out [26]),
	.prn(vcc));
// synopsys translate_off
defparam \program_counter|Address_out[26] .is_wysiwyg = "true";
defparam \program_counter|Address_out[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y3_N18
cycloneive_lcell_comb \NextAdress|n_adr[26]~48 (
// Equation(s):
// \NextAdress|n_adr[26]~48_combout  = (\program_counter|Address_out [26] & (\NextAdress|n_adr[25]~47  $ (GND))) # (!\program_counter|Address_out [26] & (!\NextAdress|n_adr[25]~47  & VCC))
// \NextAdress|n_adr[26]~49  = CARRY((\program_counter|Address_out [26] & !\NextAdress|n_adr[25]~47 ))

	.dataa(gnd),
	.datab(\program_counter|Address_out [26]),
	.datac(gnd),
	.datad(vcc),
	.cin(\NextAdress|n_adr[25]~47 ),
	.combout(\NextAdress|n_adr[26]~48_combout ),
	.cout(\NextAdress|n_adr[26]~49 ));
// synopsys translate_off
defparam \NextAdress|n_adr[26]~48 .lut_mask = 16'hC30C;
defparam \NextAdress|n_adr[26]~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X8_Y3_N21
dffeas \program_counter|Address_out[27] (
	.clk(!\clock|clk_output~clkctrl_outclk ),
	.d(\NextAdress|n_adr[27]~50_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\program_counter|Address_out [27]),
	.prn(vcc));
// synopsys translate_off
defparam \program_counter|Address_out[27] .is_wysiwyg = "true";
defparam \program_counter|Address_out[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y3_N20
cycloneive_lcell_comb \NextAdress|n_adr[27]~50 (
// Equation(s):
// \NextAdress|n_adr[27]~50_combout  = (\program_counter|Address_out [27] & (!\NextAdress|n_adr[26]~49 )) # (!\program_counter|Address_out [27] & ((\NextAdress|n_adr[26]~49 ) # (GND)))
// \NextAdress|n_adr[27]~51  = CARRY((!\NextAdress|n_adr[26]~49 ) # (!\program_counter|Address_out [27]))

	.dataa(gnd),
	.datab(\program_counter|Address_out [27]),
	.datac(gnd),
	.datad(vcc),
	.cin(\NextAdress|n_adr[26]~49 ),
	.combout(\NextAdress|n_adr[27]~50_combout ),
	.cout(\NextAdress|n_adr[27]~51 ));
// synopsys translate_off
defparam \NextAdress|n_adr[27]~50 .lut_mask = 16'h3C3F;
defparam \NextAdress|n_adr[27]~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X8_Y3_N23
dffeas \program_counter|Address_out[28] (
	.clk(!\clock|clk_output~clkctrl_outclk ),
	.d(\NextAdress|n_adr[28]~52_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\program_counter|Address_out [28]),
	.prn(vcc));
// synopsys translate_off
defparam \program_counter|Address_out[28] .is_wysiwyg = "true";
defparam \program_counter|Address_out[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y3_N22
cycloneive_lcell_comb \NextAdress|n_adr[28]~52 (
// Equation(s):
// \NextAdress|n_adr[28]~52_combout  = (\program_counter|Address_out [28] & (\NextAdress|n_adr[27]~51  $ (GND))) # (!\program_counter|Address_out [28] & (!\NextAdress|n_adr[27]~51  & VCC))
// \NextAdress|n_adr[28]~53  = CARRY((\program_counter|Address_out [28] & !\NextAdress|n_adr[27]~51 ))

	.dataa(\program_counter|Address_out [28]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\NextAdress|n_adr[27]~51 ),
	.combout(\NextAdress|n_adr[28]~52_combout ),
	.cout(\NextAdress|n_adr[28]~53 ));
// synopsys translate_off
defparam \NextAdress|n_adr[28]~52 .lut_mask = 16'hA50A;
defparam \NextAdress|n_adr[28]~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X8_Y3_N25
dffeas \program_counter|Address_out[29] (
	.clk(!\clock|clk_output~clkctrl_outclk ),
	.d(\NextAdress|n_adr[29]~54_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\program_counter|Address_out [29]),
	.prn(vcc));
// synopsys translate_off
defparam \program_counter|Address_out[29] .is_wysiwyg = "true";
defparam \program_counter|Address_out[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y3_N24
cycloneive_lcell_comb \NextAdress|n_adr[29]~54 (
// Equation(s):
// \NextAdress|n_adr[29]~54_combout  = (\program_counter|Address_out [29] & (!\NextAdress|n_adr[28]~53 )) # (!\program_counter|Address_out [29] & ((\NextAdress|n_adr[28]~53 ) # (GND)))
// \NextAdress|n_adr[29]~55  = CARRY((!\NextAdress|n_adr[28]~53 ) # (!\program_counter|Address_out [29]))

	.dataa(gnd),
	.datab(\program_counter|Address_out [29]),
	.datac(gnd),
	.datad(vcc),
	.cin(\NextAdress|n_adr[28]~53 ),
	.combout(\NextAdress|n_adr[29]~54_combout ),
	.cout(\NextAdress|n_adr[29]~55 ));
// synopsys translate_off
defparam \NextAdress|n_adr[29]~54 .lut_mask = 16'h3C3F;
defparam \NextAdress|n_adr[29]~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X8_Y3_N27
dffeas \program_counter|Address_out[30] (
	.clk(!\clock|clk_output~clkctrl_outclk ),
	.d(\NextAdress|n_adr[30]~56_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\program_counter|Address_out [30]),
	.prn(vcc));
// synopsys translate_off
defparam \program_counter|Address_out[30] .is_wysiwyg = "true";
defparam \program_counter|Address_out[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y3_N26
cycloneive_lcell_comb \NextAdress|n_adr[30]~56 (
// Equation(s):
// \NextAdress|n_adr[30]~56_combout  = (\program_counter|Address_out [30] & (\NextAdress|n_adr[29]~55  $ (GND))) # (!\program_counter|Address_out [30] & (!\NextAdress|n_adr[29]~55  & VCC))
// \NextAdress|n_adr[30]~57  = CARRY((\program_counter|Address_out [30] & !\NextAdress|n_adr[29]~55 ))

	.dataa(\program_counter|Address_out [30]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\NextAdress|n_adr[29]~55 ),
	.combout(\NextAdress|n_adr[30]~56_combout ),
	.cout(\NextAdress|n_adr[30]~57 ));
// synopsys translate_off
defparam \NextAdress|n_adr[30]~56 .lut_mask = 16'hA50A;
defparam \NextAdress|n_adr[30]~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X8_Y3_N29
dffeas \program_counter|Address_out[31] (
	.clk(!\clock|clk_output~clkctrl_outclk ),
	.d(\NextAdress|n_adr[31]~58_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\program_counter|Address_out [31]),
	.prn(vcc));
// synopsys translate_off
defparam \program_counter|Address_out[31] .is_wysiwyg = "true";
defparam \program_counter|Address_out[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y3_N28
cycloneive_lcell_comb \NextAdress|n_adr[31]~58 (
// Equation(s):
// \NextAdress|n_adr[31]~58_combout  = \NextAdress|n_adr[30]~57  $ (\program_counter|Address_out [31])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\program_counter|Address_out [31]),
	.cin(\NextAdress|n_adr[30]~57 ),
	.combout(\NextAdress|n_adr[31]~58_combout ),
	.cout());
// synopsys translate_off
defparam \NextAdress|n_adr[31]~58 .lut_mask = 16'h0FF0;
defparam \NextAdress|n_adr[31]~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X65_Y59_N9
dffeas \Instruction_memory|q[21] (
	.clk(!\clock|clk_output~clkctrl_outclk ),
	.d(\Instruction_memory|rom~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Instruction_memory|q [21]),
	.prn(vcc));
// synopsys translate_off
defparam \Instruction_memory|q[21] .is_wysiwyg = "true";
defparam \Instruction_memory|q[21] .power_up = "low";
// synopsys translate_on

assign clock_in = \clock_in~output_o ;

assign clock_output = \clock_output~output_o ;

assign out_ALU[0] = \out_ALU[0]~output_o ;

assign out_ALU[1] = \out_ALU[1]~output_o ;

assign out_ALU[2] = \out_ALU[2]~output_o ;

assign out_ALU[3] = \out_ALU[3]~output_o ;

assign out_ALU[4] = \out_ALU[4]~output_o ;

assign out_ALU[5] = \out_ALU[5]~output_o ;

assign out_ALU[6] = \out_ALU[6]~output_o ;

assign out_ALU[7] = \out_ALU[7]~output_o ;

assign out_ALU[8] = \out_ALU[8]~output_o ;

assign out_ALU[9] = \out_ALU[9]~output_o ;

assign out_ALU[10] = \out_ALU[10]~output_o ;

assign out_ALU[11] = \out_ALU[11]~output_o ;

assign out_ALU[12] = \out_ALU[12]~output_o ;

assign out_ALU[13] = \out_ALU[13]~output_o ;

assign out_ALU[14] = \out_ALU[14]~output_o ;

assign out_ALU[15] = \out_ALU[15]~output_o ;

assign out_ALU[16] = \out_ALU[16]~output_o ;

assign out_ALU[17] = \out_ALU[17]~output_o ;

assign out_ALU[18] = \out_ALU[18]~output_o ;

assign out_ALU[19] = \out_ALU[19]~output_o ;

assign out_ALU[20] = \out_ALU[20]~output_o ;

assign out_ALU[21] = \out_ALU[21]~output_o ;

assign out_ALU[22] = \out_ALU[22]~output_o ;

assign out_ALU[23] = \out_ALU[23]~output_o ;

assign out_ALU[24] = \out_ALU[24]~output_o ;

assign out_ALU[25] = \out_ALU[25]~output_o ;

assign out_ALU[26] = \out_ALU[26]~output_o ;

assign out_ALU[27] = \out_ALU[27]~output_o ;

assign out_ALU[28] = \out_ALU[28]~output_o ;

assign out_ALU[29] = \out_ALU[29]~output_o ;

assign out_ALU[30] = \out_ALU[30]~output_o ;

assign out_ALU[31] = \out_ALU[31]~output_o ;

assign Read_Data1[0] = \Read_Data1[0]~output_o ;

assign Read_Data1[1] = \Read_Data1[1]~output_o ;

assign Read_Data1[2] = \Read_Data1[2]~output_o ;

assign Read_Data1[3] = \Read_Data1[3]~output_o ;

assign Read_Data1[4] = \Read_Data1[4]~output_o ;

assign Read_Data1[5] = \Read_Data1[5]~output_o ;

assign Read_Data1[6] = \Read_Data1[6]~output_o ;

assign Read_Data1[7] = \Read_Data1[7]~output_o ;

assign Read_Data1[8] = \Read_Data1[8]~output_o ;

assign Read_Data1[9] = \Read_Data1[9]~output_o ;

assign Read_Data1[10] = \Read_Data1[10]~output_o ;

assign Read_Data1[11] = \Read_Data1[11]~output_o ;

assign Read_Data1[12] = \Read_Data1[12]~output_o ;

assign Read_Data1[13] = \Read_Data1[13]~output_o ;

assign Read_Data1[14] = \Read_Data1[14]~output_o ;

assign Read_Data1[15] = \Read_Data1[15]~output_o ;

assign Read_Data1[16] = \Read_Data1[16]~output_o ;

assign Read_Data1[17] = \Read_Data1[17]~output_o ;

assign Read_Data1[18] = \Read_Data1[18]~output_o ;

assign Read_Data1[19] = \Read_Data1[19]~output_o ;

assign Read_Data1[20] = \Read_Data1[20]~output_o ;

assign Read_Data1[21] = \Read_Data1[21]~output_o ;

assign Read_Data1[22] = \Read_Data1[22]~output_o ;

assign Read_Data1[23] = \Read_Data1[23]~output_o ;

assign Read_Data1[24] = \Read_Data1[24]~output_o ;

assign Read_Data1[25] = \Read_Data1[25]~output_o ;

assign Read_Data1[26] = \Read_Data1[26]~output_o ;

assign Read_Data1[27] = \Read_Data1[27]~output_o ;

assign Read_Data1[28] = \Read_Data1[28]~output_o ;

assign Read_Data1[29] = \Read_Data1[29]~output_o ;

assign Read_Data1[30] = \Read_Data1[30]~output_o ;

assign Read_Data1[31] = \Read_Data1[31]~output_o ;

assign Read_Data2[0] = \Read_Data2[0]~output_o ;

assign Read_Data2[1] = \Read_Data2[1]~output_o ;

assign Read_Data2[2] = \Read_Data2[2]~output_o ;

assign Read_Data2[3] = \Read_Data2[3]~output_o ;

assign Read_Data2[4] = \Read_Data2[4]~output_o ;

assign Read_Data2[5] = \Read_Data2[5]~output_o ;

assign Read_Data2[6] = \Read_Data2[6]~output_o ;

assign Read_Data2[7] = \Read_Data2[7]~output_o ;

assign Read_Data2[8] = \Read_Data2[8]~output_o ;

assign Read_Data2[9] = \Read_Data2[9]~output_o ;

assign Read_Data2[10] = \Read_Data2[10]~output_o ;

assign Read_Data2[11] = \Read_Data2[11]~output_o ;

assign Read_Data2[12] = \Read_Data2[12]~output_o ;

assign Read_Data2[13] = \Read_Data2[13]~output_o ;

assign Read_Data2[14] = \Read_Data2[14]~output_o ;

assign Read_Data2[15] = \Read_Data2[15]~output_o ;

assign Read_Data2[16] = \Read_Data2[16]~output_o ;

assign Read_Data2[17] = \Read_Data2[17]~output_o ;

assign Read_Data2[18] = \Read_Data2[18]~output_o ;

assign Read_Data2[19] = \Read_Data2[19]~output_o ;

assign Read_Data2[20] = \Read_Data2[20]~output_o ;

assign Read_Data2[21] = \Read_Data2[21]~output_o ;

assign Read_Data2[22] = \Read_Data2[22]~output_o ;

assign Read_Data2[23] = \Read_Data2[23]~output_o ;

assign Read_Data2[24] = \Read_Data2[24]~output_o ;

assign Read_Data2[25] = \Read_Data2[25]~output_o ;

assign Read_Data2[26] = \Read_Data2[26]~output_o ;

assign Read_Data2[27] = \Read_Data2[27]~output_o ;

assign Read_Data2[28] = \Read_Data2[28]~output_o ;

assign Read_Data2[29] = \Read_Data2[29]~output_o ;

assign Read_Data2[30] = \Read_Data2[30]~output_o ;

assign Read_Data2[31] = \Read_Data2[31]~output_o ;

assign Address_in_PC[0] = \Address_in_PC[0]~output_o ;

assign Address_in_PC[1] = \Address_in_PC[1]~output_o ;

assign Address_in_PC[2] = \Address_in_PC[2]~output_o ;

assign Address_in_PC[3] = \Address_in_PC[3]~output_o ;

assign Address_in_PC[4] = \Address_in_PC[4]~output_o ;

assign Address_in_PC[5] = \Address_in_PC[5]~output_o ;

assign Address_in_PC[6] = \Address_in_PC[6]~output_o ;

assign Address_in_PC[7] = \Address_in_PC[7]~output_o ;

assign Address_in_PC[8] = \Address_in_PC[8]~output_o ;

assign Address_in_PC[9] = \Address_in_PC[9]~output_o ;

assign Address_in_PC[10] = \Address_in_PC[10]~output_o ;

assign Address_in_PC[11] = \Address_in_PC[11]~output_o ;

assign Address_in_PC[12] = \Address_in_PC[12]~output_o ;

assign Address_in_PC[13] = \Address_in_PC[13]~output_o ;

assign Address_in_PC[14] = \Address_in_PC[14]~output_o ;

assign Address_in_PC[15] = \Address_in_PC[15]~output_o ;

assign Address_in_PC[16] = \Address_in_PC[16]~output_o ;

assign Address_in_PC[17] = \Address_in_PC[17]~output_o ;

assign Address_in_PC[18] = \Address_in_PC[18]~output_o ;

assign Address_in_PC[19] = \Address_in_PC[19]~output_o ;

assign Address_in_PC[20] = \Address_in_PC[20]~output_o ;

assign Address_in_PC[21] = \Address_in_PC[21]~output_o ;

assign Address_in_PC[22] = \Address_in_PC[22]~output_o ;

assign Address_in_PC[23] = \Address_in_PC[23]~output_o ;

assign Address_in_PC[24] = \Address_in_PC[24]~output_o ;

assign Address_in_PC[25] = \Address_in_PC[25]~output_o ;

assign Address_in_PC[26] = \Address_in_PC[26]~output_o ;

assign Address_in_PC[27] = \Address_in_PC[27]~output_o ;

assign Address_in_PC[28] = \Address_in_PC[28]~output_o ;

assign Address_in_PC[29] = \Address_in_PC[29]~output_o ;

assign Address_in_PC[30] = \Address_in_PC[30]~output_o ;

assign Address_in_PC[31] = \Address_in_PC[31]~output_o ;

assign Address_out_PC[0] = \Address_out_PC[0]~output_o ;

assign Address_out_PC[1] = \Address_out_PC[1]~output_o ;

assign Address_out_PC[2] = \Address_out_PC[2]~output_o ;

assign Address_out_PC[3] = \Address_out_PC[3]~output_o ;

assign Address_out_PC[4] = \Address_out_PC[4]~output_o ;

assign Address_out_PC[5] = \Address_out_PC[5]~output_o ;

assign Address_out_PC[6] = \Address_out_PC[6]~output_o ;

assign Address_out_PC[7] = \Address_out_PC[7]~output_o ;

assign Address_out_PC[8] = \Address_out_PC[8]~output_o ;

assign Address_out_PC[9] = \Address_out_PC[9]~output_o ;

assign Address_out_PC[10] = \Address_out_PC[10]~output_o ;

assign Address_out_PC[11] = \Address_out_PC[11]~output_o ;

assign Address_out_PC[12] = \Address_out_PC[12]~output_o ;

assign Address_out_PC[13] = \Address_out_PC[13]~output_o ;

assign Address_out_PC[14] = \Address_out_PC[14]~output_o ;

assign Address_out_PC[15] = \Address_out_PC[15]~output_o ;

assign Address_out_PC[16] = \Address_out_PC[16]~output_o ;

assign Address_out_PC[17] = \Address_out_PC[17]~output_o ;

assign Address_out_PC[18] = \Address_out_PC[18]~output_o ;

assign Address_out_PC[19] = \Address_out_PC[19]~output_o ;

assign Address_out_PC[20] = \Address_out_PC[20]~output_o ;

assign Address_out_PC[21] = \Address_out_PC[21]~output_o ;

assign Address_out_PC[22] = \Address_out_PC[22]~output_o ;

assign Address_out_PC[23] = \Address_out_PC[23]~output_o ;

assign Address_out_PC[24] = \Address_out_PC[24]~output_o ;

assign Address_out_PC[25] = \Address_out_PC[25]~output_o ;

assign Address_out_PC[26] = \Address_out_PC[26]~output_o ;

assign Address_out_PC[27] = \Address_out_PC[27]~output_o ;

assign Address_out_PC[28] = \Address_out_PC[28]~output_o ;

assign Address_out_PC[29] = \Address_out_PC[29]~output_o ;

assign Address_out_PC[30] = \Address_out_PC[30]~output_o ;

assign Address_out_PC[31] = \Address_out_PC[31]~output_o ;

assign Address_Add_PC[0] = \Address_Add_PC[0]~output_o ;

assign Address_Add_PC[1] = \Address_Add_PC[1]~output_o ;

assign Address_Add_PC[2] = \Address_Add_PC[2]~output_o ;

assign Address_Add_PC[3] = \Address_Add_PC[3]~output_o ;

assign Address_Add_PC[4] = \Address_Add_PC[4]~output_o ;

assign Address_Add_PC[5] = \Address_Add_PC[5]~output_o ;

assign Address_Add_PC[6] = \Address_Add_PC[6]~output_o ;

assign Address_Add_PC[7] = \Address_Add_PC[7]~output_o ;

assign Address_Add_PC[8] = \Address_Add_PC[8]~output_o ;

assign Address_Add_PC[9] = \Address_Add_PC[9]~output_o ;

assign Address_Add_PC[10] = \Address_Add_PC[10]~output_o ;

assign Address_Add_PC[11] = \Address_Add_PC[11]~output_o ;

assign Address_Add_PC[12] = \Address_Add_PC[12]~output_o ;

assign Address_Add_PC[13] = \Address_Add_PC[13]~output_o ;

assign Address_Add_PC[14] = \Address_Add_PC[14]~output_o ;

assign Address_Add_PC[15] = \Address_Add_PC[15]~output_o ;

assign Address_Add_PC[16] = \Address_Add_PC[16]~output_o ;

assign Address_Add_PC[17] = \Address_Add_PC[17]~output_o ;

assign Address_Add_PC[18] = \Address_Add_PC[18]~output_o ;

assign Address_Add_PC[19] = \Address_Add_PC[19]~output_o ;

assign Address_Add_PC[20] = \Address_Add_PC[20]~output_o ;

assign Address_Add_PC[21] = \Address_Add_PC[21]~output_o ;

assign Address_Add_PC[22] = \Address_Add_PC[22]~output_o ;

assign Address_Add_PC[23] = \Address_Add_PC[23]~output_o ;

assign Address_Add_PC[24] = \Address_Add_PC[24]~output_o ;

assign Address_Add_PC[25] = \Address_Add_PC[25]~output_o ;

assign Address_Add_PC[26] = \Address_Add_PC[26]~output_o ;

assign Address_Add_PC[27] = \Address_Add_PC[27]~output_o ;

assign Address_Add_PC[28] = \Address_Add_PC[28]~output_o ;

assign Address_Add_PC[29] = \Address_Add_PC[29]~output_o ;

assign Address_Add_PC[30] = \Address_Add_PC[30]~output_o ;

assign Address_Add_PC[31] = \Address_Add_PC[31]~output_o ;

assign instruction[0] = \instruction[0]~output_o ;

assign instruction[1] = \instruction[1]~output_o ;

assign instruction[2] = \instruction[2]~output_o ;

assign instruction[3] = \instruction[3]~output_o ;

assign instruction[4] = \instruction[4]~output_o ;

assign instruction[5] = \instruction[5]~output_o ;

assign instruction[6] = \instruction[6]~output_o ;

assign instruction[7] = \instruction[7]~output_o ;

assign instruction[8] = \instruction[8]~output_o ;

assign instruction[9] = \instruction[9]~output_o ;

assign instruction[10] = \instruction[10]~output_o ;

assign instruction[11] = \instruction[11]~output_o ;

assign instruction[12] = \instruction[12]~output_o ;

assign instruction[13] = \instruction[13]~output_o ;

assign instruction[14] = \instruction[14]~output_o ;

assign instruction[15] = \instruction[15]~output_o ;

assign instruction[16] = \instruction[16]~output_o ;

assign instruction[17] = \instruction[17]~output_o ;

assign instruction[18] = \instruction[18]~output_o ;

assign instruction[19] = \instruction[19]~output_o ;

assign instruction[20] = \instruction[20]~output_o ;

assign instruction[21] = \instruction[21]~output_o ;

assign instruction[22] = \instruction[22]~output_o ;

assign instruction[23] = \instruction[23]~output_o ;

assign instruction[24] = \instruction[24]~output_o ;

assign instruction[25] = \instruction[25]~output_o ;

assign instruction[26] = \instruction[26]~output_o ;

assign instruction[27] = \instruction[27]~output_o ;

assign instruction[28] = \instruction[28]~output_o ;

assign instruction[29] = \instruction[29]~output_o ;

assign instruction[30] = \instruction[30]~output_o ;

assign instruction[31] = \instruction[31]~output_o ;

assign Read_Data_Mem[0] = \Read_Data_Mem[0]~output_o ;

assign Read_Data_Mem[1] = \Read_Data_Mem[1]~output_o ;

assign Read_Data_Mem[2] = \Read_Data_Mem[2]~output_o ;

assign Read_Data_Mem[3] = \Read_Data_Mem[3]~output_o ;

assign Read_Data_Mem[4] = \Read_Data_Mem[4]~output_o ;

assign Read_Data_Mem[5] = \Read_Data_Mem[5]~output_o ;

assign Read_Data_Mem[6] = \Read_Data_Mem[6]~output_o ;

assign Read_Data_Mem[7] = \Read_Data_Mem[7]~output_o ;

assign Read_Data_Mem[8] = \Read_Data_Mem[8]~output_o ;

assign Read_Data_Mem[9] = \Read_Data_Mem[9]~output_o ;

assign Read_Data_Mem[10] = \Read_Data_Mem[10]~output_o ;

assign Read_Data_Mem[11] = \Read_Data_Mem[11]~output_o ;

assign Read_Data_Mem[12] = \Read_Data_Mem[12]~output_o ;

assign Read_Data_Mem[13] = \Read_Data_Mem[13]~output_o ;

assign Read_Data_Mem[14] = \Read_Data_Mem[14]~output_o ;

assign Read_Data_Mem[15] = \Read_Data_Mem[15]~output_o ;

assign Read_Data_Mem[16] = \Read_Data_Mem[16]~output_o ;

assign Read_Data_Mem[17] = \Read_Data_Mem[17]~output_o ;

assign Read_Data_Mem[18] = \Read_Data_Mem[18]~output_o ;

assign Read_Data_Mem[19] = \Read_Data_Mem[19]~output_o ;

assign Read_Data_Mem[20] = \Read_Data_Mem[20]~output_o ;

assign Read_Data_Mem[21] = \Read_Data_Mem[21]~output_o ;

assign Read_Data_Mem[22] = \Read_Data_Mem[22]~output_o ;

assign Read_Data_Mem[23] = \Read_Data_Mem[23]~output_o ;

assign Read_Data_Mem[24] = \Read_Data_Mem[24]~output_o ;

assign Read_Data_Mem[25] = \Read_Data_Mem[25]~output_o ;

assign Read_Data_Mem[26] = \Read_Data_Mem[26]~output_o ;

assign Read_Data_Mem[27] = \Read_Data_Mem[27]~output_o ;

assign Read_Data_Mem[28] = \Read_Data_Mem[28]~output_o ;

assign Read_Data_Mem[29] = \Read_Data_Mem[29]~output_o ;

assign Read_Data_Mem[30] = \Read_Data_Mem[30]~output_o ;

assign Read_Data_Mem[31] = \Read_Data_Mem[31]~output_o ;

assign instruction_Left[0] = \instruction_Left[0]~output_o ;

assign instruction_Left[1] = \instruction_Left[1]~output_o ;

assign instruction_Left[2] = \instruction_Left[2]~output_o ;

assign instruction_Left[3] = \instruction_Left[3]~output_o ;

assign instruction_Left[4] = \instruction_Left[4]~output_o ;

assign instruction_Left[5] = \instruction_Left[5]~output_o ;

assign instruction_Left[6] = \instruction_Left[6]~output_o ;

assign instruction_Left[7] = \instruction_Left[7]~output_o ;

assign instruction_Left[8] = \instruction_Left[8]~output_o ;

assign instruction_Left[9] = \instruction_Left[9]~output_o ;

assign instruction_Left[10] = \instruction_Left[10]~output_o ;

assign instruction_Left[11] = \instruction_Left[11]~output_o ;

assign instruction_Left[12] = \instruction_Left[12]~output_o ;

assign instruction_Left[13] = \instruction_Left[13]~output_o ;

assign instruction_Left[14] = \instruction_Left[14]~output_o ;

assign instruction_Left[15] = \instruction_Left[15]~output_o ;

assign instruction_Left[16] = \instruction_Left[16]~output_o ;

assign instruction_Left[17] = \instruction_Left[17]~output_o ;

assign instruction_Left[18] = \instruction_Left[18]~output_o ;

assign instruction_Left[19] = \instruction_Left[19]~output_o ;

assign instruction_Left[20] = \instruction_Left[20]~output_o ;

assign instruction_Left[21] = \instruction_Left[21]~output_o ;

assign instruction_Left[22] = \instruction_Left[22]~output_o ;

assign instruction_Left[23] = \instruction_Left[23]~output_o ;

assign instruction_Left[24] = \instruction_Left[24]~output_o ;

assign instruction_Left[25] = \instruction_Left[25]~output_o ;

assign instruction_Left[26] = \instruction_Left[26]~output_o ;

assign instruction_Left[27] = \instruction_Left[27]~output_o ;

assign instruction_Left[28] = \instruction_Left[28]~output_o ;

assign instruction_Left[29] = \instruction_Left[29]~output_o ;

assign instruction_Left[30] = \instruction_Left[30]~output_o ;

assign instruction_Left[31] = \instruction_Left[31]~output_o ;

assign RegWrite = \RegWrite~output_o ;

assign MemWrite = \MemWrite~output_o ;

assign MemRead = \MemRead~output_o ;

endmodule

module hard_block (

	devpor,
	devclrn,
	devoe);

// Design Ports Information
// ~ALTERA_ASDO_DATA1~	=>  Location: PIN_F4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_FLASH_nCE_nCSO~	=>  Location: PIN_E2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_DCLK~	=>  Location: PIN_P3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_DATA0~	=>  Location: PIN_N7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_nCEO~	=>  Location: PIN_P28,	 I/O Standard: 2.5 V,	 Current Strength: 8mA

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

wire \~ALTERA_ASDO_DATA1~~padout ;
wire \~ALTERA_FLASH_nCE_nCSO~~padout ;
wire \~ALTERA_DATA0~~padout ;
wire \~ALTERA_ASDO_DATA1~~ibuf_o ;
wire \~ALTERA_FLASH_nCE_nCSO~~ibuf_o ;
wire \~ALTERA_DATA0~~ibuf_o ;


endmodule
