

**************************************************
Do Apr 20 04:34:13 CEST 2023
****Executing test case examples/if_loop_3 ****
filename examples/if_loop_3
/home/dynamatic/Dynamatic/etc/dynamatic/Regression_test/examples/if_loop_3


******************************************************************
******Dynamic High-Level Synthesis Compiler***********************
******Andrea Guerrieri - Lana Josipovic - EPFL-LAP 2019 **********
******Version 2.0 - Build 1.0 ************************************
******************************************************************

synthesis.tcl
Done 
set input file: if_loop_3.cpp
current input filename: ./src/if_loop_3.cpp
Done 
Synthesize
compile if_loop_3.cpp . -simple-buffers=true Andrea: arg1:  if_loop_3.cpp arg2: . arg3 -simple-buffers=true arg4
/home/dynamatic/Dynamatic/etc/llvm-6.0/bin/clang -emit-llvm -S   -c src/if_loop_3.cpp -o .if_loop_3.cpp.ll
rm: cannot remove '*.s': No such file or directory
0Time elapsed: 1.8e-05s.
; ModuleID = '.if_loop_3.cpp_mem2reg_constprop_simplifycfg_die.ll'
source_filename = "src/if_loop_3.cpp"
target datalayout = "e-m:e-i64:64-f80:128-n8:16:32:64-S128"
target triple = "x86_64-unknown-linux-gnu"

; Function Attrs: noinline nounwind uwtable
define i32 @_Z9if_loop_3PiS_i(i32* %a, i32* %b, i32 %n) #0 {
block1:
  %cmp1 = icmp sgt i32 %n, 0
  br i1 %cmp1, label %block2, label %block6

block2:                                           ; preds = %block1
  br label %block3

block3:                                           ; preds = %block5, %block2
  %sum.03 = phi i32 [ 1000, %block2 ], [ %sum.1, %block5 ]
  %i.02 = phi i32 [ 0, %block2 ], [ %inc, %block5 ]
  %"3" = zext i32 %i.02 to i64
  %arrayidx = getelementptr inbounds i32, i32* %a, i64 %"3"
  %"4" = load i32, i32* %arrayidx, align 4
  %"5" = zext i32 %i.02 to i64
  %arrayidx2 = getelementptr inbounds i32, i32* %b, i64 %"5"
  %"6" = load i32, i32* %arrayidx2, align 4
  %sub = sub nsw i32 %"4", %"6"
  %cmp3 = icmp sgt i32 %sub, -1
  br i1 %cmp3, label %block4, label %block5

block4:                                           ; preds = %block3
  %div = sdiv i32 %sum.03, %sub
  br label %block5

block5:                                           ; preds = %block4, %block3
  %sum.1 = phi i32 [ %div, %block4 ], [ %sum.03, %block3 ]
  %inc = add nuw nsw i32 %i.02, 1
  %cmp = icmp slt i32 %inc, %n
  br i1 %cmp, label %block3, label %block6

block6:                                           ; preds = %block5, %block1
  %sum.0.lcssa = phi i32 [ 1000, %block1 ], [ %sum.1, %block5 ]
  ret i32 %sum.0.lcssa
}

; Function Attrs: noinline norecurse nounwind uwtable
define i32 @main() #1 {
entry:
  %a = alloca [1 x [100 x i32]], align 16
  %b = alloca [1 x [100 x i32]], align 16
  %n = alloca [1 x i32], align 4
  br label %for.body

for.body:                                         ; preds = %for.inc16, %entry
  %0 = getelementptr inbounds [1 x i32], [1 x i32]* %n, i64 0, i64 0
  store i32 100, i32* %0, align 4
  br label %for.body3

for.body3:                                        ; preds = %for.body3, %for.body
  %j.01 = phi i32 [ 0, %for.body ], [ %inc, %for.body3 ]
  %call = call i32 @rand() #3
  %rem = srem i32 %call, 10
  %1 = zext i32 %j.01 to i64
  %2 = getelementptr inbounds [1 x [100 x i32]], [1 x [100 x i32]]* %a, i64 0, i64 0, i64 %1
  store i32 %rem, i32* %2, align 4
  %3 = zext i32 %j.01 to i64
  %4 = getelementptr inbounds [1 x [100 x i32]], [1 x [100 x i32]]* %a, i64 0, i64 0, i64 %3
  %5 = load i32, i32* %4, align 4
  %add = add nsw i32 %5, 1
  %6 = zext i32 %j.01 to i64
  %7 = getelementptr inbounds [1 x [100 x i32]], [1 x [100 x i32]]* %b, i64 0, i64 0, i64 %6
  store i32 %add, i32* %7, align 4
  %inc = add nuw nsw i32 %j.01, 1
  %cmp2 = icmp ult i32 %inc, 100
  br i1 %cmp2, label %for.body3, label %for.inc16

for.inc16:                                        ; preds = %for.body3
  br i1 false, label %for.body, label %for.end18

for.end18:                                        ; preds = %for.inc16
  %arraydecay = getelementptr inbounds [1 x [100 x i32]], [1 x [100 x i32]]* %a, i64 0, i64 0, i64 0
  %arraydecay24 = getelementptr inbounds [1 x [100 x i32]], [1 x [100 x i32]]* %b, i64 0, i64 0, i64 0
  %arrayidx26 = getelementptr inbounds [1 x i32], [1 x i32]* %n, i64 0, i64 0
  %8 = load i32, i32* %arrayidx26, align 4
  %call27 = call i32 @_Z9if_loop_3PiS_i(i32* nonnull %arraydecay, i32* nonnull %arraydecay24, i32 %8)
  ret i32 0
}

; Function Attrs: nounwind
declare i32 @rand() #2

attributes #0 = { noinline nounwind uwtable "correctly-rounded-divide-sqrt-fp-math"="false" "disable-tail-calls"="false" "less-precise-fpmad"="false" "no-frame-pointer-elim"="true" "no-frame-pointer-elim-non-leaf" "no-infs-fp-math"="false" "no-jump-tables"="false" "no-nans-fp-math"="false" "no-signed-zeros-fp-math"="false" "no-trapping-math"="false" "stack-protector-buffer-size"="8" "target-cpu"="x86-64" "target-features"="+fxsr,+mmx,+sse,+sse2,+x87" "unsafe-fp-math"="false" "use-soft-float"="false" }
attributes #1 = { noinline norecurse nounwind uwtable "correctly-rounded-divide-sqrt-fp-math"="false" "disable-tail-calls"="false" "less-precise-fpmad"="false" "no-frame-pointer-elim"="true" "no-frame-pointer-elim-non-leaf" "no-infs-fp-math"="false" "no-jump-tables"="false" "no-nans-fp-math"="false" "no-signed-zeros-fp-math"="false" "no-trapping-math"="false" "stack-protector-buffer-size"="8" "target-cpu"="x86-64" "target-features"="+fxsr,+mmx,+sse,+sse2,+x87" "unsafe-fp-math"="false" "use-soft-float"="false" }
attributes #2 = { nounwind "correctly-rounded-divide-sqrt-fp-math"="false" "disable-tail-calls"="false" "less-precise-fpmad"="false" "no-frame-pointer-elim"="true" "no-frame-pointer-elim-non-leaf" "no-infs-fp-math"="false" "no-nans-fp-math"="false" "no-signed-zeros-fp-math"="false" "no-trapping-math"="false" "stack-protector-buffer-size"="8" "target-cpu"="x86-64" "target-features"="+fxsr,+mmx,+sse,+sse2,+x87" "unsafe-fp-math"="false" "use-soft-float"="false" }
attributes #3 = { nounwind }

!llvm.module.flags = !{!0}
!llvm.ident = !{!1}

!0 = !{i32 1, !"wchar_size", i32 4}
!1 = !{!"clang version 6.0.1 (http://llvm.org/git/clang.git 2f27999df400d17b33cdd412fdd606a88208dfcc) (http://llvm.org/git/llvm.git 5136df4d089a086b70d452160ad5451861269498)"}
OptimizeBitwidth : Optimization of function _Z9if_loop_3PiS_i finished in 2 iterations.
Printing stats (for more details on states for each individual value, use dumpInfos).
Saved bits during forward passes : 4
Saved bits during backward passes : 0
Saved bits in constants : 84
Used bits after OB : 555, vs. Originaly used bits : 643
 => Reduction of used bits : 8.631416e+01


Done 
Write hdl
write_hdl  . ./reports/if_loop_3

******************************************************************
******Dynamic High-Level Synthesis Compiler **********************
******Andrea Guerrieri - Lana Josipovic - EPFL-LAP 2019 **********
******Dot to VHDL Generator***************************************
******************************************************************
Parsing ./reports/if_loop_3.dot

Report Modules 
+--------------------------------------------------------------------------+
|   Node_ID|                Name|         Module_type|    Inputs|   Outputs|
+--------------------------------------------------------------------------+
|         0|                   n|               Entry|         1|         1|
|         1|               cst_0|            Constant|         1|         1|
|         2|              icmp_0|            Operator|         2|         1|
|         3|        brCst_block2|            Constant|         1|         1|
|         4|               cst_1|            Constant|         1|         1|
|         5|               phi_3|                 Mux|         3|         1|
|         6|               cst_2|            Constant|         1|         1|
|         7|               phi_4|                 Mux|         3|         1|
|         8|              load_7|            Operator|         2|         2|
|         9|             load_10|            Operator|         2|         2|
|        10|              sub_11|            Operator|         2|         1|
|        11|               cst_3|            Constant|         1|         1|
|        12|             icmp_12|            Operator|         2|         1|
|        13|             sdiv_14|            Operator|         2|         1|
|        14|        brCst_block4|            Constant|         1|         1|
|        15|              phi_16|                 Mux|         3|         1|
|        16|               cst_4|            Constant|         1|         1|
|        17|              add_17|            Operator|         2|         1|
|        18|             icmp_18|            Operator|         2|         1|
|        19|               cst_5|            Constant|         1|         1|
|        20|              phi_20|                 Mux|         3|         1|
|        21|               ret_0|            Operator|         1|         1|
|        22|              phi_n0|               Merge|         1|         1|
|        23|              phi_n1|               Merge|         2|         1|
|        24|              phi_n2|               Merge|         2|         1|
|        25|              phi_n3|               Merge|         2|         1|
|        26|              phi_n4|               Merge|         1|         1|
|        27|              phi_n5|               Merge|         1|         1|
|        28|              phi_n6|               Merge|         1|         1|
|        29|              phi_n7|               Merge|         1|         1|
|        30|              fork_0|                Fork|         1|         2|
|        31|              fork_2|                Fork|         1|         3|
|        32|              fork_3|                Fork|         1|         2|
|        33|              fork_5|                Fork|         1|         2|
|        34|              fork_7|                Fork|         1|         2|
|        35|            branch_0|              Branch|         2|         2|
|        36|            branch_1|              Branch|         2|         2|
|        37|              fork_8|                Fork|         1|         3|
|        38|            branch_2|              Branch|         2|         2|
|        39|            branch_3|              Branch|         2|         2|
|        40|            branch_4|              Branch|         2|         2|
|        41|              fork_9|                Fork|         1|         4|
|        42|            branch_5|              Branch|         2|         2|
|        43|            branch_6|              Branch|         2|         2|
|        44|            branch_7|              Branch|         2|         2|
|        45|            branch_8|              Branch|         2|         2|
|        46|             fork_10|                Fork|         1|         5|
|        47|            branch_9|              Branch|         2|         2|
|        48|           branch_10|              Branch|         2|         2|
|        49|           branch_11|              Branch|         2|         2|
|        50|             fork_11|                Fork|         1|         4|
|        51|           branch_12|              Branch|         2|         2|
|        52|           branch_13|              Branch|         2|         2|
|        53|           branch_14|              Branch|         2|         2|
|        54|             fork_12|                Fork|         1|         4|
|        55|                MC_a|                  MC|         4|         2|
|        56|                MC_b|                  MC|         4|         2|
|        57|               end_0|                Exit|         3|         1|
|        58|             start_0|               Entry|         1|         1|
|        59|            forkC_14|                Fork|         1|         2|
|        60|          branchC_15|              Branch|         2|         2|
|        61|              phiC_8|               Merge|         1|         1|
|        62|            forkC_15|                Fork|         1|         4|
|        63|          branchC_16|              Branch|         2|         2|
|        64|              phiC_9|          CntrlMerge|         2|         2|
|        65|          branchC_17|              Branch|         2|         2|
|        66|             phiC_10|               Merge|         1|         1|
|        67|            forkC_17|                Fork|         1|         2|
|        68|          branchC_18|              Branch|         2|         2|
|        69|             phiC_11|          CntrlMerge|         2|         2|
|        70|          branchC_19|              Branch|         2|         2|
|        71|             phiC_12|          CntrlMerge|         2|         2|
|        72|              sink_0|                Sink|         1|         0|
|        73|              sink_1|                Sink|         1|         0|
|        74|              sink_2|                Sink|         1|         0|
|        75|              sink_3|                Sink|         1|         0|
|        76|              sink_4|                Sink|         1|         0|
|        77|              sink_5|                Sink|         1|         0|
|        78|              sink_6|                Sink|         1|         0|
|        79|              sink_7|                Sink|         1|         0|
|        80|              sink_8|                Sink|         1|         0|
|        81|              sink_9|                Sink|         1|         0|
|        82|             sink_10|                Sink|         1|         0|
|        83|             sink_11|                Sink|         1|         0|
|        84|             sink_12|                Sink|         1|         0|
|        85|             sink_13|                Sink|         1|         0|
|        86|            source_0|              Source|         0|         1|
|        87|            source_1|              Source|         0|         1|
|        88|            source_2|              Source|         0|         1|
|        89|             buffI_0|              Buffer|         1|         1|
|        90|             buffI_1|              Buffer|         1|         1|
|        91|             buffI_2|              Buffer|         1|         1|
|        92|             buffI_3|              Buffer|         1|         1|
|        93|             buffA_4|              Buffer|         1|         1|
|        94|             buffI_5|              Buffer|         1|         1|
|        95|             buffA_6|              Buffer|         1|         1|
|        96|             buffA_7|              Buffer|         1|         1|
|        97|             buffA_8|              Buffer|         1|         1|
|        98|             buffA_9|              Buffer|         1|         1|
|        99|             fork_20|                Fork|         1|         2|
+--------------------------------------------------------------------------+
Generating ./reports/if_loop_3.vhd

Done



Done 
Exit...
Goodbye!


examples/if_loop_3
if_loop_3
[INFO  CAnalyzer] Return identified: end of type int (return value).
[INFO  CAnalyzer] Parsing parameter in_int_t a[100]
array length 100
[INFO  CAnalyzer] Parameter identified: a of type in_int_t[100].
[INFO  CAnalyzer] Parsing parameter in_int_t b[100]
array length 100
[INFO  CAnalyzer] Parameter identified: b of type in_int_t[100].
[INFO  CAnalyzer] Parsing parameter in_int_t n
[INFO  CAnalyzer] Parameter identified: n of type in_int_t.
i0
[INFO  CAnalyzer] Actual type of "a" is "int" (32 bits).
i1
[INFO  CAnalyzer] Actual type of "b" is "int" (32 bits).
i2
[INFO  CAnalyzer] Actual type of "n" is "int" (32 bits).
[INFO  CVER] Compiling C files [gcc ../C_SRC/hls_verify_if_loop_3.c -I../C_SRC -o ../C_SRC/hls_verify_if_loop_3.out]
[INFO  CVER] Cleaning C output files [rm -rf ../C_OUT]
[INFO  CVER] Cleaning existing input files [rm -rf ../INPUT_VECTORS]
[INFO  CVER] Creating C output files directory [mkdir -p ../C_OUT]
[INFO  CVER] Creating input files directory [mkdir -p ../INPUT_VECTORS]
[INFO  CVER] Executing C test-bench [../C_SRC/hls_verify_if_loop_3.out]
[INFO  CVER] C simulation finished. Outputs saved in directory ../C_OUT.
[INFO  VVER] Generating VHDL testbench for entity if_loop_3
[INFO  VVER] Transaction number computed : 1
[INFO  VVER] Copying supplementary files: [cp /home/dynamatic/Dynamatic/etc/dynamatic/Regression_test/hls_verifier/HlsVerifier/build/resources/template_two_port_RAM.vhd ../VHDL_SRC/two_port_RAM.vhd]
[INFO  VVER] Copying supplementary files: [cp /home/dynamatic/Dynamatic/etc/dynamatic/Regression_test/hls_verifier/HlsVerifier/build/resources/template_single_argument.vhd ../VHDL_SRC/single_argument.vhd]
[INFO  VVER] Copying supplementary files: [cp /home/dynamatic/Dynamatic/etc/dynamatic/Regression_test/hls_verifier/HlsVerifier/build/resources/template_simpackage.vhd ../VHDL_SRC/simpackage.vhd]
[INFO  VVER] Copying supplementary files: [cp /home/dynamatic/Dynamatic/etc/dynamatic/Regression_test/hls_verifier/HlsVerifier/build/resources/modelsim.ini ./modelsim.ini]
[INFO  VVER] Cleaning VHDL output files [rm -rf ../VHDL_OUT]
[INFO  VVER] Creating VHDL output files directory [mkdir -p ../VHDL_OUT]
[INFO  VVER] Executing modelsim: [vsim -c -do simulation.do]
Reading pref.tcl

# 10.5b

# do simulation.do
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work work 
# Modifying modelsim.ini
# Loading project simulation
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:34:19 on Apr 20,2023
# vcom -work work -2008 -explicit /home/dynamatic/Dynamatic/etc/dynamatic/Regression_test/examples/if_loop_3/sim/VHDL_SRC/delay_buffer.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity delay_buffer
# -- Compiling architecture arch of delay_buffer
# End time: 04:34:19 on Apr 20,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Compile of delay_buffer.vhd was successful.
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:34:19 on Apr 20,2023
# vcom -work work -2008 -explicit /home/dynamatic/Dynamatic/etc/dynamatic/Regression_test/examples/if_loop_3/sim/VHDL_SRC/arithmetic_units.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# ** Error: (vcom-11) Could not find work.customtypes.
# ** Error (suppressible): /home/dynamatic/Dynamatic/etc/dynamatic/Regression_test/examples/if_loop_3/sim/VHDL_SRC/arithmetic_units.vhd(8): (vcom-1195) Cannot find expanded name "work.customTypes".
# ** Error: /home/dynamatic/Dynamatic/etc/dynamatic/Regression_test/examples/if_loop_3/sim/VHDL_SRC/arithmetic_units.vhd(8): Unknown expanded name.
# ** Error: /home/dynamatic/Dynamatic/etc/dynamatic/Regression_test/examples/if_loop_3/sim/VHDL_SRC/arithmetic_units.vhd(10): VHDL Compiler exiting
# End time: 04:34:19 on Apr 20,2023, Elapsed time: 0:00:00
# Errors: 4, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:34:19 on Apr 20,2023
# vcom -work work -2008 -explicit /home/dynamatic/Dynamatic/etc/dynamatic/Regression_test/examples/if_loop_3/sim/VHDL_SRC/sharing_components.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# ** Error: (vcom-11) Could not find work.customtypes.
# ** Error (suppressible): /home/dynamatic/Dynamatic/etc/dynamatic/Regression_test/examples/if_loop_3/sim/VHDL_SRC/sharing_components.vhd(6): (vcom-1195) Cannot find expanded name "work.customTypes".
# ** Error: /home/dynamatic/Dynamatic/etc/dynamatic/Regression_test/examples/if_loop_3/sim/VHDL_SRC/sharing_components.vhd(6): Unknown expanded name.
# ** Error: /home/dynamatic/Dynamatic/etc/dynamatic/Regression_test/examples/if_loop_3/sim/VHDL_SRC/sharing_components.vhd(8): VHDL Compiler exiting
# End time: 04:34:19 on Apr 20,2023, Elapsed time: 0:00:00
# Errors: 4, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:34:19 on Apr 20,2023
# vcom -work work -2008 -explicit /home/dynamatic/Dynamatic/etc/dynamatic/Regression_test/examples/if_loop_3/sim/VHDL_SRC/elastic_components.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package customTypes
# -- Loading package customTypes
# -- Compiling entity andN
# -- Compiling architecture vanilla of andn
# -- Compiling entity nandN
# -- Compiling architecture arch of nandn
# -- Compiling entity orN
# -- Compiling architecture vanilla of orN
# -- Compiling entity norN
# -- Compiling architecture arch of norN
# -- Compiling entity join
# -- Compiling architecture arch of join
# -- Loading entity andN
# -- Loading package NUMERIC_STD
# -- Compiling entity TEHB
# -- Compiling architecture arch of TEHB
# -- Compiling entity OEHB
# -- Compiling architecture arch of OEHB
# -- Compiling entity elasticBuffer
# -- Compiling architecture arch of elasticBuffer
# -- Loading entity TEHB
# -- Loading entity OEHB
# -- Compiling entity end_node
# -- Compiling architecture arch of end_node
# -- Loading entity join
# -- Compiling entity branchSimple
# -- Compiling architecture arch of branchSimple
# -- Compiling entity branch
# -- Compiling architecture arch of branch
# -- Loading entity branchSimple
# -- Compiling entity eagerFork_RegisterBLock
# -- Compiling architecture arch of eagerFork_RegisterBLock
# -- Compiling entity fork
# -- Compiling architecture arch of fork
# -- Loading entity orN
# -- Loading entity eagerFork_RegisterBLock
# -- Compiling entity merge
# -- Compiling architecture arch of merge
# -- Compiling entity merge_notehb
# -- Compiling architecture arch of merge_notehb
# -- Compiling entity start_node_new
# -- Compiling architecture arch of start_node_new
# -- Loading entity elasticBuffer
# -- Compiling entity start_node
# -- Compiling architecture arch of start_node
# -- Compiling entity sink
# -- Compiling architecture arch of sink
# -- Compiling entity source
# -- Compiling architecture arch of source
# -- Compiling entity elasticFifoInner
# -- Compiling architecture arch of elasticFifoInner
# -- Compiling entity nontranspFifo
# -- Compiling architecture arch of nontranspFifo
# -- Loading entity elasticFifoInner
# -- Compiling entity transpFIFO
# -- Compiling architecture arch of transpFIFO
# -- Compiling entity load_op
# -- Compiling architecture arch of load_op
# -- Compiling entity Const
# -- Compiling architecture arch of Const
# -- Compiling entity write_memory_single_inside
# -- Compiling architecture arch of write_memory_single_inside
# -- Compiling entity store_op
# -- Compiling architecture arch of store_op
# -- Loading entity write_memory_single_inside
# -- Loading package MATH_REAL
# -- Compiling entity mux
# -- Compiling architecture arch of mux
# -- Compiling entity cntrlMerge
# -- Compiling architecture arch of cntrlMerge
# -- Loading entity merge_notehb
# -- Loading entity fork
# -- Compiling entity lsq_load_op
# -- Compiling architecture arch of lsq_load_op
# -- Compiling entity lsq_store_op
# -- Compiling architecture arch of lsq_store_op
# End time: 04:34:20 on Apr 20,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Compile of elastic_components.vhd was successful.
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:34:20 on Apr 20,2023
# vcom -work work -2008 -explicit /home/dynamatic/Dynamatic/etc/dynamatic/Regression_test/examples/if_loop_3/sim/VHDL_SRC/if_loop_3.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package customTypes
# -- Compiling entity if_loop_3
# -- Compiling architecture behavioral of if_loop_3
# -- Loading entity start_node
# -- Loading entity Const
# ** Error: (vcom-11) Could not find work.icmp_sgt_op.
# ** Error (suppressible): /home/dynamatic/Dynamatic/etc/dynamatic/Regression_test/examples/if_loop_3/sim/VHDL_SRC/if_loop_3.vhd(1969): (vcom-1195) Cannot find expanded name "work.icmp_sgt_op".
# ** Error: /home/dynamatic/Dynamatic/etc/dynamatic/Regression_test/examples/if_loop_3/sim/VHDL_SRC/if_loop_3.vhd(1969): Unknown expanded name.
# -- Loading package MATH_REAL
# -- Loading entity mux
# ** Error: (vcom-11) Could not find work.mc_load_op.
# ** Error (suppressible): /home/dynamatic/Dynamatic/etc/dynamatic/Regression_test/examples/if_loop_3/sim/VHDL_SRC/if_loop_3.vhd(2056): (vcom-1195) Cannot find expanded name "work.mc_load_op".
# ** Error: /home/dynamatic/Dynamatic/etc/dynamatic/Regression_test/examples/if_loop_3/sim/VHDL_SRC/if_loop_3.vhd(2056): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.mc_load_op.
# ** Error (suppressible): /home/dynamatic/Dynamatic/etc/dynamatic/Regression_test/examples/if_loop_3/sim/VHDL_SRC/if_loop_3.vhd(2074): (vcom-1195) Cannot find expanded name "work.mc_load_op".
# ** Error: /home/dynamatic/Dynamatic/etc/dynamatic/Regression_test/examples/if_loop_3/sim/VHDL_SRC/if_loop_3.vhd(2074): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.sub_op.
# ** Error (suppressible): /home/dynamatic/Dynamatic/etc/dynamatic/Regression_test/examples/if_loop_3/sim/VHDL_SRC/if_loop_3.vhd(2092): (vcom-1195) Cannot find expanded name "work.sub_op".
# ** Error: /home/dynamatic/Dynamatic/etc/dynamatic/Regression_test/examples/if_loop_3/sim/VHDL_SRC/if_loop_3.vhd(2092): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.icmp_sgt_op.
# ** Error (suppressible): /home/dynamatic/Dynamatic/etc/dynamatic/Regression_test/examples/if_loop_3/sim/VHDL_SRC/if_loop_3.vhd(2119): (vcom-1195) Cannot find expanded name "work.icmp_sgt_op".
# ** Error: /home/dynamatic/Dynamatic/etc/dynamatic/Regression_test/examples/if_loop_3/sim/VHDL_SRC/if_loop_3.vhd(2119): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.sdiv_op.
# ** Error (suppressible): /home/dynamatic/Dynamatic/etc/dynamatic/Regression_test/examples/if_loop_3/sim/VHDL_SRC/if_loop_3.vhd(2134): (vcom-1195) Cannot find expanded name "work.sdiv_op".
# ** Error: /home/dynamatic/Dynamatic/etc/dynamatic/Regression_test/examples/if_loop_3/sim/VHDL_SRC/if_loop_3.vhd(2134): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.add_op.
# ** Error (suppressible): /home/dynamatic/Dynamatic/etc/dynamatic/Regression_test/examples/if_loop_3/sim/VHDL_SRC/if_loop_3.vhd(2191): (vcom-1195) Cannot find expanded name "work.add_op".
# ** Error: /home/dynamatic/Dynamatic/etc/dynamatic/Regression_test/examples/if_loop_3/sim/VHDL_SRC/if_loop_3.vhd(2191): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.icmp_slt_op.
# ** Error (suppressible): /home/dynamatic/Dynamatic/etc/dynamatic/Regression_test/examples/if_loop_3/sim/VHDL_SRC/if_loop_3.vhd(2206): (vcom-1195) Cannot find expanded name "work.icmp_slt_op".
# ** Error: /home/dynamatic/Dynamatic/etc/dynamatic/Regression_test/examples/if_loop_3/sim/VHDL_SRC/if_loop_3.vhd(2206): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.ret_op.
# ** Error (suppressible): /home/dynamatic/Dynamatic/etc/dynamatic/Regression_test/examples/if_loop_3/sim/VHDL_SRC/if_loop_3.vhd(2251): (vcom-1195) Cannot find expanded name "work.ret_op".
# ** Error: /home/dynamatic/Dynamatic/etc/dynamatic/Regression_test/examples/if_loop_3/sim/VHDL_SRC/if_loop_3.vhd(2251): Unknown expanded name.
# -- Loading entity merge
# -- Loading entity fork
# -- Loading entity branch
# ** Error: (vcom-11) Could not find work.memcont.
# ** Error (suppressible): /home/dynamatic/Dynamatic/etc/dynamatic/Regression_test/examples/if_loop_3/sim/VHDL_SRC/if_loop_3.vhd(2821): (vcom-1195) Cannot find expanded name "work.MemCont".
# ** Error: /home/dynamatic/Dynamatic/etc/dynamatic/Regression_test/examples/if_loop_3/sim/VHDL_SRC/if_loop_3.vhd(2821): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.memcont.
# ** Error (suppressible): /home/dynamatic/Dynamatic/etc/dynamatic/Regression_test/examples/if_loop_3/sim/VHDL_SRC/if_loop_3.vhd(2851): (vcom-1195) Cannot find expanded name "work.MemCont".
# ** Error: /home/dynamatic/Dynamatic/etc/dynamatic/Regression_test/examples/if_loop_3/sim/VHDL_SRC/if_loop_3.vhd(2851): Unknown expanded name.
# -- Loading entity end_node
# -- Loading entity cntrlMerge
# -- Loading entity sink
# -- Loading entity source
# -- Loading entity elasticBuffer
# ** Error: /home/dynamatic/Dynamatic/etc/dynamatic/Regression_test/examples/if_loop_3/sim/VHDL_SRC/if_loop_3.vhd(3416): VHDL Compiler exiting
# End time: 04:34:20 on Apr 20,2023, Elapsed time: 0:00:00
# Errors: 34, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:34:20 on Apr 20,2023
# vcom -work work -2008 -explicit /home/dynamatic/Dynamatic/etc/dynamatic/Regression_test/examples/if_loop_3/sim/VHDL_SRC/mul_wrapper.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package customTypes
# -- Compiling entity mul_op
# -- Compiling architecture arch of mul_op
# -- Loading entity join
# ** Error: (vcom-11) Could not find work.mul_4_stage.
# ** Error (suppressible): /home/dynamatic/Dynamatic/etc/dynamatic/Regression_test/examples/if_loop_3/sim/VHDL_SRC/mul_wrapper.vhd(45): (vcom-1195) Cannot find expanded name "work.mul_4_stage".
# ** Error: /home/dynamatic/Dynamatic/etc/dynamatic/Regression_test/examples/if_loop_3/sim/VHDL_SRC/mul_wrapper.vhd(45): Unknown expanded name.
# -- Loading entity delay_buffer
# -- Loading entity OEHB
# ** Error: /home/dynamatic/Dynamatic/etc/dynamatic/Regression_test/examples/if_loop_3/sim/VHDL_SRC/mul_wrapper.vhd(76): VHDL Compiler exiting
# End time: 04:34:20 on Apr 20,2023, Elapsed time: 0:00:00
# Errors: 4, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:34:20 on Apr 20,2023
# vcom -work work -2008 -explicit /home/dynamatic/Dynamatic/etc/dynamatic/Regression_test/examples/if_loop_3/sim/VHDL_SRC/MemCont.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package customTypes
# -- Compiling entity read_priority
# -- Compiling architecture arch of read_priority
# -- Compiling entity read_address_mux
# -- Compiling architecture arch of read_address_mux
# -- Compiling entity read_address_ready
# -- Compiling architecture arch of read_address_ready
# -- Compiling entity read_data_signals
# -- Compiling architecture arch of read_data_signals
# -- Compiling entity read_memory_arbiter
# -- Compiling architecture arch of read_memory_arbiter
# -- Loading entity read_priority
# -- Loading entity read_address_mux
# -- Loading entity read_address_ready
# -- Loading entity read_data_signals
# -- Compiling entity write_priority
# -- Compiling architecture arch of write_priority
# -- Compiling entity write_address_mux
# -- Compiling architecture arch of write_address_mux
# -- Compiling entity write_address_ready
# -- Compiling architecture arch of write_address_ready
# -- Compiling entity write_data_signals
# -- Compiling architecture arch of write_data_signals
# -- Compiling entity write_memory_arbiter
# -- Compiling architecture arch of write_memory_arbiter
# -- Loading entity write_priority
# -- Loading entity write_address_mux
# -- Loading entity write_address_ready
# -- Loading entity write_data_signals
# -- Compiling entity elasticBufferDummy
# -- Compiling architecture arch of elasticBufferDummy
# -- Compiling entity mc_load_op
# -- Compiling architecture arch of mc_load_op
# -- Loading entity TEHB
# -- Compiling entity mc_store_op
# -- Compiling architecture arch of mc_store_op
# -- Loading entity join
# -- Compiling entity MemCont
# -- Compiling architecture arch of MemCont
# -- Loading entity read_memory_arbiter
# -- Loading entity write_memory_arbiter
# ** Warning: /home/dynamatic/Dynamatic/etc/dynamatic/Regression_test/examples/if_loop_3/sim/VHDL_SRC/MemCont.vhd(840): (vcom-1514) Range choice direction (downto) does not determine aggregate index range direction (to).
# End time: 04:34:20 on Apr 20,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Compile of MemCont.vhd was successful.
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:34:20 on Apr 20,2023
# vcom -work work -2008 -explicit /home/dynamatic/Dynamatic/etc/dynamatic/Regression_test/examples/if_loop_3/sim/VHDL_SRC/hls_verify_if_loop_3_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package std_logic_textio
# -- Loading package NUMERIC_STD
# ** Error: (vcom-11) Could not find work.sim_package.
# ** Error (suppressible): /home/dynamatic/Dynamatic/etc/dynamatic/Regression_test/examples/if_loop_3/sim/VHDL_SRC/hls_verify_if_loop_3_tb.vhd(9): (vcom-1195) Cannot find expanded name "work.sim_package".
# ** Error: /home/dynamatic/Dynamatic/etc/dynamatic/Regression_test/examples/if_loop_3/sim/VHDL_SRC/hls_verify_if_loop_3_tb.vhd(9): Unknown expanded name.
# ** Error: /home/dynamatic/Dynamatic/etc/dynamatic/Regression_test/examples/if_loop_3/sim/VHDL_SRC/hls_verify_if_loop_3_tb.vhd(13): VHDL Compiler exiting
# End time: 04:34:20 on Apr 20,2023, Elapsed time: 0:00:00
# Errors: 4, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:34:21 on Apr 20,2023
# vcom -work work -2008 -explicit /home/dynamatic/Dynamatic/etc/dynamatic/Regression_test/examples/if_loop_3/sim/VHDL_SRC/multipliers.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mul_4_stage
# -- Compiling architecture behav of mul_4_stage
# -- Compiling entity mul_8_stage
# -- Compiling architecture behav of mul_8_stage
# End time: 04:34:21 on Apr 20,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Compile of multipliers.vhd was successful.
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:34:21 on Apr 20,2023
# vcom -work work -2008 -explicit /home/dynamatic/Dynamatic/etc/dynamatic/Regression_test/examples/if_loop_3/sim/VHDL_SRC/simpackage.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_textio
# -- Compiling package sim_package
# -- Compiling package body sim_package
# -- Loading package sim_package
# End time: 04:34:21 on Apr 20,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Compile of simpackage.vhd was successful.
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:34:21 on Apr 20,2023
# vcom -work work -2008 -explicit /home/dynamatic/Dynamatic/etc/dynamatic/Regression_test/examples/if_loop_3/sim/VHDL_SRC/two_port_RAM.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_textio
# -- Loading package sim_package
# -- Compiling entity two_port_RAM
# -- Compiling architecture behav of two_port_RAM
# ** Warning: /home/dynamatic/Dynamatic/etc/dynamatic/Regression_test/examples/if_loop_3/sim/VHDL_SRC/two_port_RAM.vhd(47): (vcom-1236) Shared variables must be of a protected type.
# End time: 04:34:21 on Apr 20,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Compile of two_port_RAM.vhd was successful.
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:34:21 on Apr 20,2023
# vcom -work work -2008 -explicit /home/dynamatic/Dynamatic/etc/dynamatic/Regression_test/examples/if_loop_3/sim/VHDL_SRC/single_argument.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_textio
# -- Loading package sim_package
# -- Compiling entity single_argument
# -- Compiling architecture behav of single_argument
# ** Warning: /home/dynamatic/Dynamatic/etc/dynamatic/Regression_test/examples/if_loop_3/sim/VHDL_SRC/single_argument.vhd(35): (vcom-1236) Shared variables must be of a protected type.
# End time: 04:34:21 on Apr 20,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Compile of single_argument.vhd was successful.
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:34:21 on Apr 20,2023
# vcom -work work -2008 -explicit /home/dynamatic/Dynamatic/etc/dynamatic/Regression_test/examples/if_loop_3/sim/VHDL_SRC/arithmetic_units.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package customTypes
# -- Compiling entity ret_op
# -- Compiling architecture arch of ret_op
# -- Loading entity TEHB
# -- Compiling entity add_op
# -- Compiling architecture arch of add_op
# -- Loading entity join
# -- Compiling entity sub_op
# -- Compiling architecture arch of sub_op
# -- Compiling entity and_op
# -- Compiling architecture arch of and_op
# -- Compiling entity or_op
# -- Compiling architecture arch of or_op
# -- Compiling entity xor_op
# -- Compiling architecture arch of xor_op
# -- Compiling entity sext_op
# -- Compiling architecture arch of sext_op
# -- Compiling entity zext_op
# -- Compiling architecture arch of zext_op
# -- Compiling entity shl_op
# -- Compiling architecture arch of shl_op
# -- Compiling entity ashr_op
# -- Compiling architecture arch of ashr_op
# -- Compiling entity lshr_op
# -- Compiling architecture arch of lshr_op
# -- Compiling entity antitokens
# -- Compiling architecture arch of antitokens
# -- Compiling entity select_op
# -- Compiling architecture arch of select_op
# -- Loading entity antitokens
# -- Compiling entity icmp_eq_op
# -- Compiling architecture arch of icmp_eq_op
# -- Compiling entity icmp_ne_op
# -- Compiling architecture arch of icmp_ne_op
# -- Compiling entity icmp_ugt_op
# -- Compiling architecture arch of icmp_ugt_op
# -- Compiling entity icmp_uge_op
# -- Compiling architecture arch of icmp_uge_op
# -- Compiling entity icmp_sgt_op
# -- Compiling architecture arch of icmp_sgt_op
# -- Compiling entity icmp_sge_op
# -- Compiling architecture arch of icmp_sge_op
# -- Compiling entity icmp_ult_op
# -- Compiling architecture arch of icmp_ult_op
# -- Compiling entity icmp_ule_op
# -- Compiling architecture arch of icmp_ule_op
# -- Compiling entity icmp_slt_op
# -- Compiling architecture arch of icmp_slt_op
# -- Compiling entity icmp_sle_op
# -- Compiling architecture arch of icmp_sle_op
# -- Compiling entity getelementptr_op
# -- Compiling architecture arch of getelementptr_op
# -- Compiling entity fcmp_oeq_op
# -- Compiling architecture arch of fcmp_oeq_op
# -- Loading entity delay_buffer
# -- Compiling entity fcmp_ogt_op
# -- Compiling architecture arch of fcmp_ogt_op
# -- Compiling entity fcmp_oge_op
# -- Compiling architecture arch of fcmp_oge_op
# -- Compiling entity fcmp_olt_op
# -- Compiling architecture arch of fcmp_olt_op
# -- Compiling entity fcmp_ole_op
# -- Compiling architecture arch of fcmp_ole_op
# -- Compiling entity fcmp_one_op
# -- Compiling architecture arch of fcmp_one_op
# -- Compiling entity fcmp_ord_op
# -- Compiling architecture arch of fcmp_ord_op
# -- Compiling entity fcmp_uno_op
# -- Compiling architecture arch of fcmp_uno_op
# -- Compiling entity fcmp_ueq_op
# -- Compiling architecture arch of fcmp_ueq_op
# -- Compiling entity fcmp_uge_op
# -- Compiling architecture arch of fcmp_uge_op
# -- Compiling entity fcmp_ult_op
# -- Compiling architecture arch of fcmp_ult_op
# -- Compiling entity fcmp_ule
# -- Compiling architecture arch of fcmp_ule
# -- Compiling entity fcmp_une
# -- Compiling architecture arch of fcmp_une
# -- Compiling entity fcmp_ugt
# -- Compiling architecture arch of fcmp_ugt
# -- Compiling entity fadd_op
# -- Compiling architecture arch of fadd_op
# -- Loading entity OEHB
# -- Compiling entity fsub_op
# -- Compiling architecture arch of fsub_op
# -- Compiling entity fmul_op
# -- Compiling architecture arch of fmul_op
# -- Compiling entity fneg_op
# -- Compiling architecture arch of fneg_op
# -- Compiling entity udiv_op
# -- Compiling architecture arch of udiv_op
# -- Compiling entity sdiv_op
# -- Compiling architecture arch of sdiv_op
# -- Compiling entity fdiv_op
# -- Compiling architecture arch of fdiv_op
# -- Compiling entity srem_op
# -- Compiling architecture arch of srem_op
# -- Compiling entity urem_op
# -- Compiling architecture arch of urem_op
# -- Compiling entity frem_op
# -- Compiling architecture arch of frem_op
# -- Compiling entity sinf_op
# -- Compiling architecture arch of sinf_op
# -- Compiling entity cosf_op
# -- Compiling architecture arch of cosf_op
# -- Compiling entity sqrtf_op
# -- Compiling architecture arch of sqrtf_op
# -- Compiling entity expf_op
# -- Compiling architecture arch of expf_op
# -- Compiling entity exp2f_op
# -- Compiling architecture arch of exp2f_op
# -- Compiling entity logf_op
# -- Compiling architecture arch of logf_op
# -- Compiling entity log2f_op
# -- Compiling architecture arch of log2f_op
# -- Compiling entity log10f_op
# -- Compiling architecture arch of log10f_op
# -- Compiling entity fabsf_op
# -- Compiling architecture arch of fabsf_op
# -- Compiling entity trunc_op
# -- Compiling architecture arch of trunc_op
# -- Compiling entity floorf_op
# -- Compiling architecture arch of floorf_op
# -- Compiling entity ceilf_op
# -- Compiling architecture arch of ceilf_op
# -- Compiling entity roundf_op
# -- Compiling architecture arch of roundf_op
# -- Compiling entity fminf_op
# -- Compiling architecture arch of fminf_op
# -- Compiling entity fmaxf_op
# -- Compiling architecture arch of fmaxf_op
# -- Compiling entity powf_op
# -- Compiling architecture arch of powf_op
# -- Compiling entity fabsf_op
# -- Compiling architecture arch of fabsf_op
# -- Compiling entity copysignf_op
# -- Compiling architecture arch of copysignf_op
# -- Compiling entity sitofp_op
# -- Compiling architecture arch of sitofp_op
# End time: 04:34:21 on Apr 20,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Compile of arithmetic_units.vhd was successful.
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:34:21 on Apr 20,2023
# vcom -work work -2008 -explicit /home/dynamatic/Dynamatic/etc/dynamatic/Regression_test/examples/if_loop_3/sim/VHDL_SRC/sharing_components.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package customTypes
# -- Compiling entity branchGen
# -- Compiling architecture arch of branchGen
# -- Loading entity join
# -- Compiling entity merge_one_hot
# -- Compiling architecture arch of merge_one_hot
# -- Loading entity TEHB
# -- Compiling entity distributor
# -- Compiling architecture arch of distributor
# -- Loading entity branchGen
# -- Compiling package selectorTypes
# -- Compiling entity bypassFIFO
# -- Compiling architecture arch of bypassFIFO
# -- Loading entity transpFIFO
# -- Loading package selectorTypes
# -- Compiling entity input_selector
# -- Compiling architecture arch of input_selector
# -- Loading entity merge_one_hot
# -- Loading entity bypassFIFO
# -- Compiling entity selector
# -- Compiling architecture arch of selector
# -- Loading entity input_selector
# -- Loading entity fork
# -- Loading package MATH_REAL
# -- Loading entity mux
# End time: 04:34:21 on Apr 20,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Compile of sharing_components.vhd was successful.
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:34:21 on Apr 20,2023
# vcom -work work -2008 -explicit /home/dynamatic/Dynamatic/etc/dynamatic/Regression_test/examples/if_loop_3/sim/VHDL_SRC/if_loop_3.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package customTypes
# -- Compiling entity if_loop_3
# -- Compiling architecture behavioral of if_loop_3
# -- Loading entity start_node
# -- Loading entity Const
# -- Loading entity icmp_sgt_op
# -- Loading package MATH_REAL
# -- Loading entity mux
# -- Loading entity mc_load_op
# -- Loading entity sub_op
# -- Loading entity sdiv_op
# -- Loading entity add_op
# -- Loading entity icmp_slt_op
# -- Loading entity ret_op
# -- Loading entity merge
# -- Loading entity fork
# -- Loading entity branch
# -- Loading entity MemCont
# -- Loading entity end_node
# -- Loading entity cntrlMerge
# -- Loading entity sink
# -- Loading entity source
# -- Loading entity elasticBuffer
# End time: 04:34:22 on Apr 20,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Compile of if_loop_3.vhd was successful.
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:34:22 on Apr 20,2023
# vcom -work work -2008 -explicit /home/dynamatic/Dynamatic/etc/dynamatic/Regression_test/examples/if_loop_3/sim/VHDL_SRC/mul_wrapper.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package customTypes
# -- Compiling entity mul_op
# -- Compiling architecture arch of mul_op
# -- Loading entity join
# -- Loading entity mul_4_stage
# -- Loading entity delay_buffer
# -- Loading entity OEHB
# End time: 04:34:22 on Apr 20,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Compile of mul_wrapper.vhd was successful.
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:34:22 on Apr 20,2023
# vcom -work work -2008 -explicit /home/dynamatic/Dynamatic/etc/dynamatic/Regression_test/examples/if_loop_3/sim/VHDL_SRC/hls_verify_if_loop_3_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package std_logic_textio
# -- Loading package NUMERIC_STD
# -- Loading package sim_package
# -- Compiling entity if_loop_3_tb
# -- Compiling architecture behav of if_loop_3_tb
# ** Warning: /home/dynamatic/Dynamatic/etc/dynamatic/Regression_test/examples/if_loop_3/sim/VHDL_SRC/hls_verify_if_loop_3_tb.vhd(86): (vcom-1236) Shared variables must be of a protected type.
# -- Loading package customTypes
# -- Loading entity if_loop_3
# -- Loading entity single_argument
# -- Loading entity two_port_RAM
# End time: 04:34:22 on Apr 20,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Compile of hls_verify_if_loop_3_tb.vhd was successful.
# All compile dependencies have been resolved.vcom -work work -2008 -explicit -stats=none /home/dynamatic/Dynamatic/etc/dynamatic/Regression_test/examples/if_loop_3/sim/VHDL_SRC/delay_buffer.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity delay_buffer
# -- Compiling architecture arch of delay_buffer
ModelSim> # vcom -work work -2008 -explicit -stats=none /home/dynamatic/Dynamatic/etc/dynamatic/Regression_test/examples/if_loop_3/sim/VHDL_SRC/elastic_components.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package customTypes
# -- Loading package customTypes
# -- Compiling entity andN
# -- Compiling architecture vanilla of andn
# -- Compiling entity nandN
# -- Compiling architecture arch of nandn
# -- Compiling entity orN
# -- Compiling architecture vanilla of orN
# -- Compiling entity norN
# -- Compiling architecture arch of norN
# -- Compiling entity join
# -- Compiling architecture arch of join
# -- Loading entity andN
# -- Loading package NUMERIC_STD
# -- Compiling entity TEHB
# -- Compiling architecture arch of TEHB
# -- Compiling entity OEHB
# -- Compiling architecture arch of OEHB
# -- Compiling entity elasticBuffer
# -- Compiling architecture arch of elasticBuffer
# -- Loading entity TEHB
# -- Loading entity OEHB
# -- Compiling entity end_node
# -- Compiling architecture arch of end_node
# -- Loading entity join
# -- Compiling entity branchSimple
# -- Compiling architecture arch of branchSimple
# -- Compiling entity branch
# -- Compiling architecture arch of branch
# -- Loading entity branchSimple
# -- Compiling entity eagerFork_RegisterBLock
# -- Compiling architecture arch of eagerFork_RegisterBLock
# -- Compiling entity fork
# -- Compiling architecture arch of fork
# -- Loading entity orN
# -- Loading entity eagerFork_RegisterBLock
# -- Compiling entity merge
# -- Compiling architecture arch of merge
# -- Compiling entity merge_notehb
# -- Compiling architecture arch of merge_notehb
# -- Compiling entity start_node_new
# -- Compiling architecture arch of start_node_new
# -- Loading entity elasticBuffer
# -- Compiling entity start_node
# -- Compiling architecture arch of start_node
# -- Compiling entity sink
# -- Compiling architecture arch of sink
# -- Compiling entity source
# -- Compiling architecture arch of source
# -- Compiling entity elasticFifoInner
# -- Compiling architecture arch of elasticFifoInner
# -- Compiling entity nontranspFifo
# -- Compiling architecture arch of nontranspFifo
# -- Loading entity elasticFifoInner
# -- Compiling entity transpFIFO
# -- Compiling architecture arch of transpFIFO
# -- Compiling entity load_op
# -- Compiling architecture arch of load_op
# -- Compiling entity Const
# -- Compiling architecture arch of Const
# -- Compiling entity write_memory_single_inside
# -- Compiling architecture arch of write_memory_single_inside
# -- Compiling entity store_op
# -- Compiling architecture arch of store_op
# -- Loading entity write_memory_single_inside
# -- Loading package MATH_REAL
# -- Compiling entity mux
# -- Compiling architecture arch of mux
# -- Compiling entity cntrlMerge
# -- Compiling architecture arch of cntrlMerge
# -- Loading entity merge_notehb
# -- Loading entity fork
# -- Compiling entity lsq_load_op
# -- Compiling architecture arch of lsq_load_op
# -- Compiling entity lsq_store_op
# -- Compiling architecture arch of lsq_store_op
ModelSim> # vcom -work work -2008 -explicit -stats=none /home/dynamatic/Dynamatic/etc/dynamatic/Regression_test/examples/if_loop_3/sim/VHDL_SRC/MemCont.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package customTypes
# -- Compiling entity read_priority
# -- Compiling architecture arch of read_priority
# -- Compiling entity read_address_mux
# -- Compiling architecture arch of read_address_mux
# -- Compiling entity read_address_ready
# -- Compiling architecture arch of read_address_ready
# -- Compiling entity read_data_signals
# -- Compiling architecture arch of read_data_signals
# -- Compiling entity read_memory_arbiter
# -- Compiling architecture arch of read_memory_arbiter
# -- Loading entity read_priority
# -- Loading entity read_address_mux
# -- Loading entity read_address_ready
# -- Loading entity read_data_signals
# -- Compiling entity write_priority
# -- Compiling architecture arch of write_priority
# -- Compiling entity write_address_mux
# -- Compiling architecture arch of write_address_mux
# -- Compiling entity write_address_ready
# -- Compiling architecture arch of write_address_ready
# -- Compiling entity write_data_signals
# -- Compiling architecture arch of write_data_signals
# -- Compiling entity write_memory_arbiter
# -- Compiling architecture arch of write_memory_arbiter
# -- Loading entity write_priority
# -- Loading entity write_address_mux
# -- Loading entity write_address_ready
# -- Loading entity write_data_signals
# -- Compiling entity elasticBufferDummy
# -- Compiling architecture arch of elasticBufferDummy
# -- Compiling entity mc_load_op
# -- Compiling architecture arch of mc_load_op
# -- Loading entity TEHB
# -- Compiling entity mc_store_op
# -- Compiling architecture arch of mc_store_op
# -- Loading entity join
# -- Compiling entity MemCont
# -- Compiling architecture arch of MemCont
# -- Loading entity read_memory_arbiter
# -- Loading entity write_memory_arbiter
# ** Warning: /home/dynamatic/Dynamatic/etc/dynamatic/Regression_test/examples/if_loop_3/sim/VHDL_SRC/MemCont.vhd(840): (vcom-1514) Range choice direction (downto) does not determine aggregate index range direction (to).
ModelSim> # vcom -work work -2008 -explicit -stats=none /home/dynamatic/Dynamatic/etc/dynamatic/Regression_test/examples/if_loop_3/sim/VHDL_SRC/multipliers.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mul_4_stage
# -- Compiling architecture behav of mul_4_stage
# -- Compiling entity mul_8_stage
# -- Compiling architecture behav of mul_8_stage
ModelSim> # vcom -work work -2008 -explicit -stats=none /home/dynamatic/Dynamatic/etc/dynamatic/Regression_test/examples/if_loop_3/sim/VHDL_SRC/simpackage.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_textio
# -- Compiling package sim_package
# -- Compiling package body sim_package
# -- Loading package sim_package
ModelSim> # vcom -work work -2008 -explicit -stats=none /home/dynamatic/Dynamatic/etc/dynamatic/Regression_test/examples/if_loop_3/sim/VHDL_SRC/two_port_RAM.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_textio
# -- Loading package sim_package
# -- Compiling entity two_port_RAM
# -- Compiling architecture behav of two_port_RAM
# ** Warning: /home/dynamatic/Dynamatic/etc/dynamatic/Regression_test/examples/if_loop_3/sim/VHDL_SRC/two_port_RAM.vhd(47): (vcom-1236) Shared variables must be of a protected type.
ModelSim> # vcom -work work -2008 -explicit -stats=none /home/dynamatic/Dynamatic/etc/dynamatic/Regression_test/examples/if_loop_3/sim/VHDL_SRC/single_argument.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_textio
# -- Loading package sim_package
# -- Compiling entity single_argument
# -- Compiling architecture behav of single_argument
# ** Warning: /home/dynamatic/Dynamatic/etc/dynamatic/Regression_test/examples/if_loop_3/sim/VHDL_SRC/single_argument.vhd(35): (vcom-1236) Shared variables must be of a protected type.
ModelSim> # vcom -work work -2008 -explicit -stats=none /home/dynamatic/Dynamatic/etc/dynamatic/Regression_test/examples/if_loop_3/sim/VHDL_SRC/arithmetic_units.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package customTypes
# -- Compiling entity ret_op
# -- Compiling architecture arch of ret_op
# -- Loading entity TEHB
# -- Compiling entity add_op
# -- Compiling architecture arch of add_op
# -- Loading entity join
# -- Compiling entity sub_op
# -- Compiling architecture arch of sub_op
# -- Compiling entity and_op
# -- Compiling architecture arch of and_op
# -- Compiling entity or_op
# -- Compiling architecture arch of or_op
# -- Compiling entity xor_op
# -- Compiling architecture arch of xor_op
# -- Compiling entity sext_op
# -- Compiling architecture arch of sext_op
# -- Compiling entity zext_op
# -- Compiling architecture arch of zext_op
# -- Compiling entity shl_op
# -- Compiling architecture arch of shl_op
# -- Compiling entity ashr_op
# -- Compiling architecture arch of ashr_op
# -- Compiling entity lshr_op
# -- Compiling architecture arch of lshr_op
# -- Compiling entity antitokens
# -- Compiling architecture arch of antitokens
# -- Compiling entity select_op
# -- Compiling architecture arch of select_op
# -- Loading entity antitokens
# -- Compiling entity icmp_eq_op
# -- Compiling architecture arch of icmp_eq_op
# -- Compiling entity icmp_ne_op
# -- Compiling architecture arch of icmp_ne_op
# -- Compiling entity icmp_ugt_op
# -- Compiling architecture arch of icmp_ugt_op
# -- Compiling entity icmp_uge_op
# -- Compiling architecture arch of icmp_uge_op
# -- Compiling entity icmp_sgt_op
# -- Compiling architecture arch of icmp_sgt_op
# -- Compiling entity icmp_sge_op
# -- Compiling architecture arch of icmp_sge_op
# -- Compiling entity icmp_ult_op
# -- Compiling architecture arch of icmp_ult_op
# -- Compiling entity icmp_ule_op
# -- Compiling architecture arch of icmp_ule_op
# -- Compiling entity icmp_slt_op
# -- Compiling architecture arch of icmp_slt_op
# -- Compiling entity icmp_sle_op
# -- Compiling architecture arch of icmp_sle_op
# -- Compiling entity getelementptr_op
# -- Compiling architecture arch of getelementptr_op
# -- Compiling entity fcmp_oeq_op
# -- Compiling architecture arch of fcmp_oeq_op
# -- Loading entity delay_buffer
# -- Compiling entity fcmp_ogt_op
# -- Compiling architecture arch of fcmp_ogt_op
# -- Compiling entity fcmp_oge_op
# -- Compiling architecture arch of fcmp_oge_op
# -- Compiling entity fcmp_olt_op
# -- Compiling architecture arch of fcmp_olt_op
# -- Compiling entity fcmp_ole_op
# -- Compiling architecture arch of fcmp_ole_op
# -- Compiling entity fcmp_one_op
# -- Compiling architecture arch of fcmp_one_op
# -- Compiling entity fcmp_ord_op
# -- Compiling architecture arch of fcmp_ord_op
# -- Compiling entity fcmp_uno_op
# -- Compiling architecture arch of fcmp_uno_op
# -- Compiling entity fcmp_ueq_op
# -- Compiling architecture arch of fcmp_ueq_op
# -- Compiling entity fcmp_uge_op
# -- Compiling architecture arch of fcmp_uge_op
# -- Compiling entity fcmp_ult_op
# -- Compiling architecture arch of fcmp_ult_op
# -- Compiling entity fcmp_ule
# -- Compiling architecture arch of fcmp_ule
# -- Compiling entity fcmp_une
# -- Compiling architecture arch of fcmp_une
# -- Compiling entity fcmp_ugt
# -- Compiling architecture arch of fcmp_ugt
# -- Compiling entity fadd_op
# -- Compiling architecture arch of fadd_op
# -- Loading entity OEHB
# -- Compiling entity fsub_op
# -- Compiling architecture arch of fsub_op
# -- Compiling entity fmul_op
# -- Compiling architecture arch of fmul_op
# -- Compiling entity fneg_op
# -- Compiling architecture arch of fneg_op
# -- Compiling entity udiv_op
# -- Compiling architecture arch of udiv_op
# -- Compiling entity sdiv_op
# -- Compiling architecture arch of sdiv_op
# -- Compiling entity fdiv_op
# -- Compiling architecture arch of fdiv_op
# -- Compiling entity srem_op
# -- Compiling architecture arch of srem_op
# -- Compiling entity urem_op
# -- Compiling architecture arch of urem_op
# -- Compiling entity frem_op
# -- Compiling architecture arch of frem_op
# -- Compiling entity sinf_op
# -- Compiling architecture arch of sinf_op
# -- Compiling entity cosf_op
# -- Compiling architecture arch of cosf_op
# -- Compiling entity sqrtf_op
# -- Compiling architecture arch of sqrtf_op
# -- Compiling entity expf_op
# -- Compiling architecture arch of expf_op
# -- Compiling entity exp2f_op
# -- Compiling architecture arch of exp2f_op
# -- Compiling entity logf_op
# -- Compiling architecture arch of logf_op
# -- Compiling entity log2f_op
# -- Compiling architecture arch of log2f_op
# -- Compiling entity log10f_op
# -- Compiling architecture arch of log10f_op
# -- Compiling entity fabsf_op
# -- Compiling architecture arch of fabsf_op
# -- Compiling entity trunc_op
# -- Compiling architecture arch of trunc_op
# -- Compiling entity floorf_op
# -- Compiling architecture arch of floorf_op
# -- Compiling entity ceilf_op
# -- Compiling architecture arch of ceilf_op
# -- Compiling entity roundf_op
# -- Compiling architecture arch of roundf_op
# -- Compiling entity fminf_op
# -- Compiling architecture arch of fminf_op
# -- Compiling entity fmaxf_op
# -- Compiling architecture arch of fmaxf_op
# -- Compiling entity powf_op
# -- Compiling architecture arch of powf_op
# -- Compiling entity fabsf_op
# -- Compiling architecture arch of fabsf_op
# -- Compiling entity copysignf_op
# -- Compiling architecture arch of copysignf_op
# -- Compiling entity sitofp_op
# -- Compiling architecture arch of sitofp_op
ModelSim> # vcom -work work -2008 -explicit -stats=none /home/dynamatic/Dynamatic/etc/dynamatic/Regression_test/examples/if_loop_3/sim/VHDL_SRC/sharing_components.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package customTypes
# -- Compiling entity branchGen
# -- Compiling architecture arch of branchGen
# -- Loading entity join
# -- Compiling entity merge_one_hot
# -- Compiling architecture arch of merge_one_hot
# -- Loading entity TEHB
# -- Compiling entity distributor
# -- Compiling architecture arch of distributor
# -- Loading entity branchGen
# -- Compiling package selectorTypes
# -- Compiling entity bypassFIFO
# -- Compiling architecture arch of bypassFIFO
# -- Loading entity transpFIFO
# -- Loading package selectorTypes
# -- Compiling entity input_selector
# -- Compiling architecture arch of input_selector
# -- Loading entity merge_one_hot
# -- Loading entity bypassFIFO
# -- Compiling entity selector
# -- Compiling architecture arch of selector
# -- Loading entity input_selector
# -- Loading entity fork
# -- Loading package MATH_REAL
# -- Loading entity mux
ModelSim> # vcom -work work -2008 -explicit -stats=none /home/dynamatic/Dynamatic/etc/dynamatic/Regression_test/examples/if_loop_3/sim/VHDL_SRC/if_loop_3.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package customTypes
# -- Compiling entity if_loop_3
# -- Compiling architecture behavioral of if_loop_3
# -- Loading entity start_node
# -- Loading entity Const
# -- Loading entity icmp_sgt_op
# -- Loading package MATH_REAL
# -- Loading entity mux
# -- Loading entity mc_load_op
# -- Loading entity sub_op
# -- Loading entity sdiv_op
# -- Loading entity add_op
# -- Loading entity icmp_slt_op
# -- Loading entity ret_op
# -- Loading entity merge
# -- Loading entity fork
# -- Loading entity branch
# -- Loading entity MemCont
# -- Loading entity end_node
# -- Loading entity cntrlMerge
# -- Loading entity sink
# -- Loading entity source
# -- Loading entity elasticBuffer
ModelSim> # vcom -work work -2008 -explicit -stats=none /home/dynamatic/Dynamatic/etc/dynamatic/Regression_test/examples/if_loop_3/sim/VHDL_SRC/mul_wrapper.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package customTypes
# -- Compiling entity mul_op
# -- Compiling architecture arch of mul_op
# -- Loading entity join
# -- Loading entity mul_4_stage
# -- Loading entity delay_buffer
# -- Loading entity OEHB
ModelSim> # vcom -work work -2008 -explicit -stats=none /home/dynamatic/Dynamatic/etc/dynamatic/Regression_test/examples/if_loop_3/sim/VHDL_SRC/hls_verify_if_loop_3_tb.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package std_logic_textio
# -- Loading package NUMERIC_STD
# -- Loading package sim_package
# -- Compiling entity if_loop_3_tb
# -- Compiling architecture behav of if_loop_3_tb
# ** Warning: /home/dynamatic/Dynamatic/etc/dynamatic/Regression_test/examples/if_loop_3/sim/VHDL_SRC/hls_verify_if_loop_3_tb.vhd(86): (vcom-1236) Shared variables must be of a protected type.
# -- Loading package customTypes
# -- Loading entity if_loop_3
# -- Loading entity single_argument
# -- Loading entity two_port_RAM
ModelSim> # 12 compiles, 0 failed with no errors.
# vsim if_loop_3_tb 
# Start time: 04:34:24 on Apr 20,2023
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading ieee.std_logic_textio(body)
# Loading ieee.numeric_std(body)
# Loading work.sim_package(body)
# Loading work.customtypes
# Loading work.if_loop_3_tb(behav)
# Loading ieee.math_real(body)
# Loading work.if_loop_3(behavioral)
# Loading work.start_node(arch)
# Loading work.elasticbuffer(arch)
# Loading work.tehb(arch)
# Loading work.oehb(arch)
# Loading work.const(arch)
# Loading work.icmp_sgt_op(arch)
# Loading work.join(arch)
# Loading work.andn(vanilla)
# Loading work.mux(arch)
# Loading work.mc_load_op(arch)
# Loading work.sub_op(arch)
# Loading work.sdiv_op(arch)
# ** Warning: (vsim-3473) Component instance "array_RAM_sdiv_32ns_32ns_32_36_1_U1 : array_RAM_sdiv_32ns_32ns_32_36_1" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /if_loop_3_tb/duv/sdiv_14 File: /home/dynamatic/Dynamatic/etc/dynamatic/Regression_test/examples/if_loop_3/sim/VHDL_SRC/arithmetic_units.vhd
# Loading work.delay_buffer(arch)
# Loading work.add_op(arch)
# Loading work.icmp_slt_op(arch)
# Loading work.ret_op(arch)
# Loading work.merge(arch)
# Loading work.fork(arch)
# Loading work.orn(vanilla)
# Loading work.eagerfork_registerblock(arch)
# Loading work.branch(arch)
# Loading work.branchsimple(arch)
# Loading work.memcont(arch)
# Loading work.read_memory_arbiter(arch)
# Loading work.read_priority(arch)
# Loading work.read_address_mux(arch)
# Loading work.read_address_ready(arch)
# Loading work.read_data_signals(arch)
# Loading work.write_memory_arbiter(arch)
# Loading work.write_priority(arch)
# Loading work.write_address_mux(arch)
# Loading work.write_address_ready(arch)
# Loading work.write_data_signals(arch)
# Loading work.end_node(arch)
# Loading work.cntrlmerge(arch)
# Loading work.merge_notehb(arch)
# Loading work.sink(arch)
# Loading work.source(arch)
# Loading work.single_argument(behav)
# Loading work.two_port_ram(behav)
# ** Warning: Design size of 18895 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.
# ** Warning: (vsim-8684) No drivers exist on out port /if_loop_3_tb/duv/sdiv_14/dataOutArray(0)(31 downto 0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /if_loop_3_tb/duv/sdiv_14_dataOutArray_0(31 downto 0).
# ** Warning: (vsim-8683) Uninitialized out port /if_loop_3_tb/duv/end_0/eReadyArray(1) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /if_loop_3_tb/duv/end_0/eReadyArray(0) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /if_loop_3_tb/duv/phiC_9/dataOutArray(0)(0) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /if_loop_3_tb/duv/phiC_11/dataOutArray(0)(0) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /if_loop_3_tb/duv/phiC_12/dataOutArray(0)(0) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /if_loop_3_tb/duv/source_0/dataOutArray(0)(0) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /if_loop_3_tb/duv/source_1/dataOutArray(0)(31 downto 0) has no driver.
# This port will contribute value (32'hXXXXXXXX) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /if_loop_3_tb/duv/source_2/dataOutArray(0)(0) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /if_loop_3_tb/duv/a_we1 has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /if_loop_3_tb/duv/a_dout1(31 downto 0) has no driver.
# This port will contribute value (32'hXXXXXXXX) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /if_loop_3_tb/duv/b_we1 has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /if_loop_3_tb/duv/b_dout1(31 downto 0) has no driver.
# This port will contribute value (32'hXXXXXXXX) to the signal network.
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /if_loop_3_tb/duv/phi_20
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /if_loop_3_tb/duv/phi_20
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /if_loop_3_tb/duv/phi_20
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /if_loop_3_tb/duv/phi_20
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /if_loop_3_tb/duv/icmp_18
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /if_loop_3_tb/duv/phi_16
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /if_loop_3_tb/duv/phi_16
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /if_loop_3_tb/duv/phi_16
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /if_loop_3_tb/duv/phi_16
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /if_loop_3_tb/duv/icmp_12
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /if_loop_3_tb/duv/phi_4
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /if_loop_3_tb/duv/phi_4
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /if_loop_3_tb/duv/phi_4
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /if_loop_3_tb/duv/phi_4
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /if_loop_3_tb/duv/phi_3
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /if_loop_3_tb/duv/phi_3
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /if_loop_3_tb/duv/phi_3
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /if_loop_3_tb/duv/phi_3
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /if_loop_3_tb/duv/icmp_0
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 1  Instance: /if_loop_3_tb/duv/phi_4
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 1  Instance: /if_loop_3_tb/duv/phi_4
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 1  Instance: /if_loop_3_tb/duv/phi_4
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 1  Instance: /if_loop_3_tb/duv/phi_4
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 1  Instance: /if_loop_3_tb/duv/phi_3
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 1  Instance: /if_loop_3_tb/duv/phi_3
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 1  Instance: /if_loop_3_tb/duv/phi_3
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 1  Instance: /if_loop_3_tb/duv/phi_3
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 1  Instance: /if_loop_3_tb/duv/phi_20
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 1  Instance: /if_loop_3_tb/duv/phi_20
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 1  Instance: /if_loop_3_tb/duv/phi_20
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 1  Instance: /if_loop_3_tb/duv/phi_20
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 1  Instance: /if_loop_3_tb/duv/icmp_18
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 1  Instance: /if_loop_3_tb/duv/icmp_0
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 3  Instance: /if_loop_3_tb/duv/icmp_12
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 3  Instance: /if_loop_3_tb/duv/icmp_0
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 4  Instance: /if_loop_3_tb/duv/icmp_18
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 4  Instance: /if_loop_3_tb/duv/icmp_12
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 4  Instance: /if_loop_3_tb/duv/phi_4
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 4  Instance: /if_loop_3_tb/duv/phi_4
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 4  Instance: /if_loop_3_tb/duv/phi_4
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 4  Instance: /if_loop_3_tb/duv/phi_4
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 4  Instance: /if_loop_3_tb/duv/phi_3
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 4  Instance: /if_loop_3_tb/duv/phi_3
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 4  Instance: /if_loop_3_tb/duv/phi_3
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 4  Instance: /if_loop_3_tb/duv/phi_3
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 5  Instance: /if_loop_3_tb/duv/phi_3
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 5  Instance: /if_loop_3_tb/duv/phi_3
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 5  Instance: /if_loop_3_tb/duv/phi_3
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 5  Instance: /if_loop_3_tb/duv/phi_3
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 5  Instance: /if_loop_3_tb/duv/phi_4
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 5  Instance: /if_loop_3_tb/duv/phi_4
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 5  Instance: /if_loop_3_tb/duv/phi_4
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 5  Instance: /if_loop_3_tb/duv/phi_4
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 8  Instance: /if_loop_3_tb/duv/icmp_18
# ** Note: simulation done!
#    Time: 1246 ns  Iteration: 1  Instance: /if_loop_3_tb
# ** Failure: NORMAL EXIT (note: failure is to force the simulator to stop)
#    Time: 1246 ns  Iteration: 1  Process: /if_loop_3_tb/generate_sim_done_proc File: /home/dynamatic/Dynamatic/etc/dynamatic/Regression_test/examples/if_loop_3/sim/VHDL_SRC/hls_verify_if_loop_3_tb.vhd
# Break in Process generate_sim_done_proc at /home/dynamatic/Dynamatic/etc/dynamatic/Regression_test/examples/if_loop_3/sim/VHDL_SRC/hls_verify_if_loop_3_tb.vhd line 254
# Stopped at /home/dynamatic/Dynamatic/etc/dynamatic/Regression_test/examples/if_loop_3/sim/VHDL_SRC/hls_verify_if_loop_3_tb.vhd line 254
# End time: 04:34:26 on Apr 20,2023, Elapsed time: 0:00:02
# Errors: 0, Warnings: 70

--- Comparison Results ---

Comparison of [end] : Pass
output_end.dat
****Executing test case examples/if_loop_3 optimized ****
filename examples/if_loop_3 optimized
/home/dynamatic/Dynamatic/etc/dynamatic/Regression_test/examples/if_loop_3


******************************************************************
******Dynamic High-Level Synthesis Compiler***********************
******Andrea Guerrieri - Lana Josipovic - EPFL-LAP 2019 **********
******Version 2.0 - Build 1.0 ************************************
******************************************************************

synthesis_optimized.tcl
Done 
set input file: if_loop_3.cpp
current input filename: ./src/if_loop_3.cpp
Done 
Synthesize
compile if_loop_3.cpp . Andrea: arg1:  if_loop_3.cpp arg2: . arg3 arg4
/home/dynamatic/Dynamatic/etc/llvm-6.0/bin/clang -emit-llvm -S   -c src/if_loop_3.cpp -o .if_loop_3.cpp.ll
rm: cannot remove '*.s': No such file or directory
0Time elapsed: 1e-06s.
; ModuleID = '.if_loop_3.cpp_mem2reg_constprop_simplifycfg_die.ll'
source_filename = "src/if_loop_3.cpp"
target datalayout = "e-m:e-i64:64-f80:128-n8:16:32:64-S128"
target triple = "x86_64-unknown-linux-gnu"

; Function Attrs: noinline nounwind uwtable
define i32 @_Z9if_loop_3PiS_i(i32* %a, i32* %b, i32 %n) #0 {
block1:
  %cmp1 = icmp sgt i32 %n, 0
  br i1 %cmp1, label %block2, label %block6

block2:                                           ; preds = %block1
  br label %block3

block3:                                           ; preds = %block5, %block2
  %sum.03 = phi i32 [ 1000, %block2 ], [ %sum.1, %block5 ]
  %i.02 = phi i32 [ 0, %block2 ], [ %inc, %block5 ]
  %"3" = zext i32 %i.02 to i64
  %arrayidx = getelementptr inbounds i32, i32* %a, i64 %"3"
  %"4" = load i32, i32* %arrayidx, align 4
  %"5" = zext i32 %i.02 to i64
  %arrayidx2 = getelementptr inbounds i32, i32* %b, i64 %"5"
  %"6" = load i32, i32* %arrayidx2, align 4
  %sub = sub nsw i32 %"4", %"6"
  %cmp3 = icmp sgt i32 %sub, -1
  br i1 %cmp3, label %block4, label %block5

block4:                                           ; preds = %block3
  %div = sdiv i32 %sum.03, %sub
  br label %block5

block5:                                           ; preds = %block4, %block3
  %sum.1 = phi i32 [ %div, %block4 ], [ %sum.03, %block3 ]
  %inc = add nuw nsw i32 %i.02, 1
  %cmp = icmp slt i32 %inc, %n
  br i1 %cmp, label %block3, label %block6

block6:                                           ; preds = %block5, %block1
  %sum.0.lcssa = phi i32 [ 1000, %block1 ], [ %sum.1, %block5 ]
  ret i32 %sum.0.lcssa
}

; Function Attrs: noinline norecurse nounwind uwtable
define i32 @main() #1 {
entry:
  %a = alloca [1 x [100 x i32]], align 16
  %b = alloca [1 x [100 x i32]], align 16
  %n = alloca [1 x i32], align 4
  br label %for.body

for.body:                                         ; preds = %for.inc16, %entry
  %0 = getelementptr inbounds [1 x i32], [1 x i32]* %n, i64 0, i64 0
  store i32 100, i32* %0, align 4
  br label %for.body3

for.body3:                                        ; preds = %for.body3, %for.body
  %j.01 = phi i32 [ 0, %for.body ], [ %inc, %for.body3 ]
  %call = call i32 @rand() #3
  %rem = srem i32 %call, 10
  %1 = zext i32 %j.01 to i64
  %2 = getelementptr inbounds [1 x [100 x i32]], [1 x [100 x i32]]* %a, i64 0, i64 0, i64 %1
  store i32 %rem, i32* %2, align 4
  %3 = zext i32 %j.01 to i64
  %4 = getelementptr inbounds [1 x [100 x i32]], [1 x [100 x i32]]* %a, i64 0, i64 0, i64 %3
  %5 = load i32, i32* %4, align 4
  %add = add nsw i32 %5, 1
  %6 = zext i32 %j.01 to i64
  %7 = getelementptr inbounds [1 x [100 x i32]], [1 x [100 x i32]]* %b, i64 0, i64 0, i64 %6
  store i32 %add, i32* %7, align 4
  %inc = add nuw nsw i32 %j.01, 1
  %cmp2 = icmp ult i32 %inc, 100
  br i1 %cmp2, label %for.body3, label %for.inc16

for.inc16:                                        ; preds = %for.body3
  br i1 false, label %for.body, label %for.end18

for.end18:                                        ; preds = %for.inc16
  %arraydecay = getelementptr inbounds [1 x [100 x i32]], [1 x [100 x i32]]* %a, i64 0, i64 0, i64 0
  %arraydecay24 = getelementptr inbounds [1 x [100 x i32]], [1 x [100 x i32]]* %b, i64 0, i64 0, i64 0
  %arrayidx26 = getelementptr inbounds [1 x i32], [1 x i32]* %n, i64 0, i64 0
  %8 = load i32, i32* %arrayidx26, align 4
  %call27 = call i32 @_Z9if_loop_3PiS_i(i32* nonnull %arraydecay, i32* nonnull %arraydecay24, i32 %8)
  ret i32 0
}

; Function Attrs: nounwind
declare i32 @rand() #2

attributes #0 = { noinline nounwind uwtable "correctly-rounded-divide-sqrt-fp-math"="false" "disable-tail-calls"="false" "less-precise-fpmad"="false" "no-frame-pointer-elim"="true" "no-frame-pointer-elim-non-leaf" "no-infs-fp-math"="false" "no-jump-tables"="false" "no-nans-fp-math"="false" "no-signed-zeros-fp-math"="false" "no-trapping-math"="false" "stack-protector-buffer-size"="8" "target-cpu"="x86-64" "target-features"="+fxsr,+mmx,+sse,+sse2,+x87" "unsafe-fp-math"="false" "use-soft-float"="false" }
attributes #1 = { noinline norecurse nounwind uwtable "correctly-rounded-divide-sqrt-fp-math"="false" "disable-tail-calls"="false" "less-precise-fpmad"="false" "no-frame-pointer-elim"="true" "no-frame-pointer-elim-non-leaf" "no-infs-fp-math"="false" "no-jump-tables"="false" "no-nans-fp-math"="false" "no-signed-zeros-fp-math"="false" "no-trapping-math"="false" "stack-protector-buffer-size"="8" "target-cpu"="x86-64" "target-features"="+fxsr,+mmx,+sse,+sse2,+x87" "unsafe-fp-math"="false" "use-soft-float"="false" }
attributes #2 = { nounwind "correctly-rounded-divide-sqrt-fp-math"="false" "disable-tail-calls"="false" "less-precise-fpmad"="false" "no-frame-pointer-elim"="true" "no-frame-pointer-elim-non-leaf" "no-infs-fp-math"="false" "no-nans-fp-math"="false" "no-signed-zeros-fp-math"="false" "no-trapping-math"="false" "stack-protector-buffer-size"="8" "target-cpu"="x86-64" "target-features"="+fxsr,+mmx,+sse,+sse2,+x87" "unsafe-fp-math"="false" "use-soft-float"="false" }
attributes #3 = { nounwind }

!llvm.module.flags = !{!0}
!llvm.ident = !{!1}

!0 = !{i32 1, !"wchar_size", i32 4}
!1 = !{!"clang version 6.0.1 (http://llvm.org/git/clang.git 2f27999df400d17b33cdd412fdd606a88208dfcc) (http://llvm.org/git/llvm.git 5136df4d089a086b70d452160ad5451861269498)"}
OptimizeBitwidth : Optimization of function _Z9if_loop_3PiS_i finished in 2 iterations.
Printing stats (for more details on states for each individual value, use dumpInfos).
Saved bits during forward passes : 4
Saved bits during backward passes : 0
Saved bits in constants : 84
Used bits after OB : 555, vs. Originaly used bits : 643
 => Reduction of used bits : 8.631416e+01


Done 
Optimize
buffers buffers -filename=./reports/if_loop_3 -timeout=60****************************************
dataflow graph name: ./reports/if_loop_3
milp solver: cbc
delay: 0, period: 5
timeout: 60
set optimization: true
first MG optimization: false
****************************************
===================
READING BB DOT FILE
===================
Reading graph name...
Reading set of nodes...
Reading set of edges between nodes...
Setting entry and exit BB...
	Entry: BB1, Exit: BB6
Setting BB frequencies...
BB1 : 1
BB2 : 1
BB3 : 100
BB4 : 0
BB5 : 100
BB6 : 1

Adding elastic buffers with period=5 and buffer_delay=0

======================
ADDING ELASTIC BUFFERS
======================
Extracting marked graphs
--------------------------
Iteration 1
ILP time: [ms] 20 
Arcs in the CFDFC:
	3->5:100
	5->3:99
Updating frequencies...
Storing CFDFC and corresponding Marked Graph...
--------------------------
Iteration 2
ILP time: [ms] 30 
Arcs in the CFDFC:
No new MG can be extracted to increase coverage.

*******************
Covered Frequency = 198, Total Frequency = 202, Coverage = 0.980198
*******************

determining buffer from/to MC_LSQ units to/from loads.
----------------------
buffers on MG borders
----------------------
Adding buffer in branch_2:out1 -> phi_3:in2 | slots: 1, trans: 0 | BB2 -> BB3
Adding buffer in branch_3:out1 -> phi_4:in2 | slots: 1, trans: 0 | BB2 -> BB3
Adding buffer in branch_4:out1 -> phi_n1:in1 | slots: 1, trans: 0 | BB2 -> BB3
Adding buffer in branch_5:out1 -> phi_n4:in1 | slots: 1, trans: 0 | BB3 -> BB4
Adding buffer in branch_6:out1 -> phi_n6:in1 | slots: 1, trans: 0 | BB3 -> BB4
Adding buffer in branch_7:out1 -> phi_n5:in1 | slots: 1, trans: 0 | BB3 -> BB4
Adding buffer in branch_8:out1 -> phi_n7:in1 | slots: 1, trans: 0 | BB3 -> BB4
Adding buffer in branch_9:out1 -> phi_16:in3 | slots: 1, trans: 0 | BB4 -> BB5
Adding buffer in branch_10:out1 -> phi_n2:in2 | slots: 1, trans: 0 | BB4 -> BB5
Adding buffer in branch_11:out1 -> phi_n3:in2 | slots: 1, trans: 0 | BB4 -> BB5
Adding buffer in branch_12:out2 -> phi_20:in3 | slots: 1, trans: 0 | BB5 -> BB6
Adding buffer in branchC_16:out1 -> phiC_9:in1 | slots: 1, trans: 0 | BB2 -> BB3
Adding buffer in branchC_17:out1 -> phiC_10:in1 | slots: 1, trans: 0 | BB3 -> BB4
Adding buffer in branchC_18:out1 -> phiC_11:in2 | slots: 1, trans: 0 | BB4 -> BB5
Adding buffer in branchC_19:out2 -> phiC_12:in2 | slots: 1, trans: 0 | BB5 -> BB6

Calculating disjoint sets of CFDFCs...
	initialize
	union
	get set of unique dsu numbers
	merge and get sub-components
Total number of Extracted Disjoint CFDFCs: 1
Adding Marked Graphs from CFDFCs...

-------------------------------
Initiating MILP for MG number 0
-------------------------------
 creating throughput vars for sub_mg0
Solving MILP for elastic buffers: MG 0
Milp time for MG 0: [ms] 2820 

************************
*** Throughput for MG 0 in disjoint MG 0: 0.33 ***
************************
Adding buffer in phi_3:out1 -> branch_5:in1 | slots: 1, trans: 0 | BB3 -> BB3 (inner)
Adding buffer in phi_16:out1 -> branch_12:in1 | slots: 1, trans: 0 | BB5 -> BB5 (inner)
Adding buffer in phi_n1:out1 -> branch_8:in1 | slots: 1, trans: 0 | BB3 -> BB3 (inner)
Adding buffer in phi_n2:out1 -> add_17:in1 | slots: 1, trans: 0 | BB5 -> BB5 (inner)
Adding buffer in phi_n3:out1 -> fork_7:in1 | slots: 1, trans: 0 | BB5 -> BB5 (inner)
Adding buffer in fork_2:out3 -> branch_6:in1 | slots: 1, trans: 1 | BB3 -> BB3 (inner)
Adding buffer in phiC_9:out1 -> branchC_17:in1 | slots: 1, trans: 0 | BB3 -> BB3 (inner)
Adding buffer in phiC_11:out1 -> branchC_19:in1 | slots: 1, trans: 1 | BB5 -> BB5 (inner)

*** Throughput achieved in sub MG 0: 0.33 ***

--------------------------------------
Initiating MILP for remaining channels
--------------------------------------
Solving MILP for channels not covered by MGs
Milp time for remaining channels: [ms] 28 

INSTANTIATE
Done 
Write hdl
write_hdl  . ./reports/if_loop_3_optimized

******************************************************************
******Dynamic High-Level Synthesis Compiler **********************
******Andrea Guerrieri - Lana Josipovic - EPFL-LAP 2019 **********
******Dot to VHDL Generator***************************************
******************************************************************
Parsing ./reports/if_loop_3_optimized.dot

Report Modules 
+--------------------------------------------------------------------------+
|   Node_ID|                Name|         Module_type|    Inputs|   Outputs|
+--------------------------------------------------------------------------+
|         0|                   n|               Entry|         1|         1|
|         1|               cst_0|            Constant|         1|         1|
|         2|              icmp_0|            Operator|         2|         1|
|         3|               cst_5|            Constant|         1|         1|
|         4|              fork_0|                Fork|         1|         2|
|         5|            branch_0|              Branch|         2|         2|
|         6|            branch_1|              Branch|         2|         2|
|         7|              fork_8|                Fork|         1|         3|
|         8|             start_0|               Entry|         1|         1|
|         9|            forkC_14|                Fork|         1|         2|
|        10|          branchC_15|              Branch|         2|         2|
|        11|            source_0|              Source|         0|         1|
|        12|        brCst_block2|            Constant|         1|         1|
|        13|               cst_1|            Constant|         1|         1|
|        14|               cst_2|            Constant|         1|         1|
|        15|              phi_n0|               Merge|         1|         1|
|        16|            branch_2|              Branch|         2|         2|
|        17|            branch_3|              Branch|         2|         2|
|        18|            branch_4|              Branch|         2|         2|
|        19|              fork_9|                Fork|         1|         4|
|        20|              phiC_8|               Merge|         1|         1|
|        21|            forkC_15|                Fork|         1|         4|
|        22|          branchC_16|              Branch|         2|         2|
|        23|            Buffer_7|              Buffer|         1|         1|
|        24|            Buffer_8|              Buffer|         1|         1|
|        25|            Buffer_9|              Buffer|         1|         1|
|        26|           Buffer_18|              Buffer|         1|         1|
|        27|               phi_3|                 Mux|         3|         1|
|        28|               phi_4|                 Mux|         3|         1|
|        29|              load_7|            Operator|         2|         2|
|        30|             load_10|            Operator|         2|         2|
|        31|              sub_11|            Operator|         2|         1|
|        32|               cst_3|            Constant|         1|         1|
|        33|             icmp_12|            Operator|         2|         1|
|        34|              phi_n1|               Merge|         2|         1|
|        35|              fork_2|                Fork|         1|         3|
|        36|              fork_3|                Fork|         1|         2|
|        37|            branch_5|              Branch|         2|         2|
|        38|            branch_6|              Branch|         2|         2|
|        39|            branch_7|              Branch|         2|         2|
|        40|            branch_8|              Branch|         2|         2|
|        41|             fork_10|                Fork|         1|         5|
|        42|              phiC_9|          CntrlMerge|         2|         2|
|        43|          branchC_17|              Branch|         2|         2|
|        44|            source_1|              Source|         0|         1|
|        45|             fork_20|                Fork|         1|         2|
|        46|            Buffer_1|              Buffer|         1|         1|
|        47|            Buffer_3|              Buffer|         1|         1|
|        48|            Buffer_6|                TEHB|         1|         1|
|        49|           Buffer_10|              Buffer|         1|         1|
|        50|           Buffer_11|              Buffer|         1|         1|
|        51|           Buffer_12|              Buffer|         1|         1|
|        52|           Buffer_13|              Buffer|         1|         1|
|        53|           Buffer_19|              Buffer|         1|         1|
|        54|           Buffer_20|              Buffer|         1|         1|
|        55|             sdiv_14|            Operator|         2|         1|
|        56|        brCst_block4|            Constant|         1|         1|
|        57|              phi_n4|               Merge|         1|         1|
|        58|              phi_n5|               Merge|         1|         1|
|        59|              phi_n6|               Merge|         1|         1|
|        60|              phi_n7|               Merge|         1|         1|
|        61|            branch_9|              Branch|         2|         2|
|        62|           branch_10|              Branch|         2|         2|
|        63|           branch_11|              Branch|         2|         2|
|        64|             fork_11|                Fork|         1|         4|
|        65|             phiC_10|               Merge|         1|         1|
|        66|            forkC_17|                Fork|         1|         2|
|        67|          branchC_18|              Branch|         2|         2|
|        68|           Buffer_14|              Buffer|         1|         1|
|        69|           Buffer_15|              Buffer|         1|         1|
|        70|           Buffer_16|              Buffer|         1|         1|
|        71|           Buffer_21|              Buffer|         1|         1|
|        72|              phi_16|                 Mux|         3|         1|
|        73|               cst_4|            Constant|         1|         1|
|        74|              add_17|            Operator|         2|         1|
|        75|             icmp_18|            Operator|         2|         1|
|        76|              phi_n2|               Merge|         2|         1|
|        77|              phi_n3|               Merge|         2|         1|
|        78|              fork_5|                Fork|         1|         2|
|        79|              fork_7|                Fork|         1|         2|
|        80|           branch_12|              Branch|         2|         2|
|        81|           branch_13|              Branch|         2|         2|
|        82|           branch_14|              Branch|         2|         2|
|        83|             fork_12|                Fork|         1|         4|
|        84|             phiC_11|          CntrlMerge|         2|         2|
|        85|          branchC_19|              Branch|         2|         2|
|        86|            source_2|              Source|         0|         1|
|        87|            Buffer_2|              Buffer|         1|         1|
|        88|            Buffer_4|              Buffer|         1|         1|
|        89|            Buffer_5|              Buffer|         1|         1|
|        90|           Buffer_17|              Buffer|         1|         1|
|        91|           Buffer_22|                TEHB|         1|         1|
|        92|           Buffer_23|              Buffer|         1|         1|
|        93|              phi_20|                 Mux|         3|         1|
|        94|               ret_0|            Operator|         1|         1|
|        95|             phiC_12|          CntrlMerge|         2|         2|
|        96|                MC_a|                  MC|         4|         2|
|        97|                MC_b|                  MC|         4|         2|
|        98|               end_0|                Exit|         3|         1|
|        99|              sink_0|                Sink|         1|         0|
|       100|              sink_1|                Sink|         1|         0|
|       101|              sink_2|                Sink|         1|         0|
|       102|              sink_3|                Sink|         1|         0|
|       103|              sink_4|                Sink|         1|         0|
|       104|              sink_5|                Sink|         1|         0|
|       105|              sink_6|                Sink|         1|         0|
|       106|              sink_7|                Sink|         1|         0|
|       107|              sink_8|                Sink|         1|         0|
|       108|              sink_9|                Sink|         1|         0|
|       109|             sink_10|                Sink|         1|         0|
|       110|             sink_11|                Sink|         1|         0|
|       111|             sink_12|                Sink|         1|         0|
|       112|             sink_13|                Sink|         1|         0|
+--------------------------------------------------------------------------+
Generating ./reports/if_loop_3_optimized.vhd

Done



Done 
Exit...
Goodbye!


examples/if_loop_3
if_loop_3
[INFO  CAnalyzer] Return identified: end of type int (return value).
[INFO  CAnalyzer] Parsing parameter in_int_t a[100]
array length 100
[INFO  CAnalyzer] Parameter identified: a of type in_int_t[100].
[INFO  CAnalyzer] Parsing parameter in_int_t b[100]
array length 100
[INFO  CAnalyzer] Parameter identified: b of type in_int_t[100].
[INFO  CAnalyzer] Parsing parameter in_int_t n
[INFO  CAnalyzer] Parameter identified: n of type in_int_t.
i0
[INFO  CAnalyzer] Actual type of "a" is "int" (32 bits).
i1
[INFO  CAnalyzer] Actual type of "b" is "int" (32 bits).
i2
[INFO  CAnalyzer] Actual type of "n" is "int" (32 bits).
[INFO  CVER] Compiling C files [gcc ../C_SRC/hls_verify_if_loop_3.c -I../C_SRC -o ../C_SRC/hls_verify_if_loop_3.out]
[INFO  CVER] Cleaning C output files [rm -rf ../C_OUT]
[INFO  CVER] Cleaning existing input files [rm -rf ../INPUT_VECTORS]
[INFO  CVER] Creating C output files directory [mkdir -p ../C_OUT]
[INFO  CVER] Creating input files directory [mkdir -p ../INPUT_VECTORS]
[INFO  CVER] Executing C test-bench [../C_SRC/hls_verify_if_loop_3.out]
[INFO  CVER] C simulation finished. Outputs saved in directory ../C_OUT.
[INFO  VVER] Generating VHDL testbench for entity if_loop_3
[INFO  VVER] Transaction number computed : 1
[INFO  VVER] Copying supplementary files: [cp /home/dynamatic/Dynamatic/etc/dynamatic/Regression_test/hls_verifier/HlsVerifier/build/resources/template_two_port_RAM.vhd ../VHDL_SRC/two_port_RAM.vhd]
[INFO  VVER] Copying supplementary files: [cp /home/dynamatic/Dynamatic/etc/dynamatic/Regression_test/hls_verifier/HlsVerifier/build/resources/template_single_argument.vhd ../VHDL_SRC/single_argument.vhd]
[INFO  VVER] Copying supplementary files: [cp /home/dynamatic/Dynamatic/etc/dynamatic/Regression_test/hls_verifier/HlsVerifier/build/resources/template_simpackage.vhd ../VHDL_SRC/simpackage.vhd]
[INFO  VVER] Copying supplementary files: [cp /home/dynamatic/Dynamatic/etc/dynamatic/Regression_test/hls_verifier/HlsVerifier/build/resources/modelsim.ini ./modelsim.ini]
[INFO  VVER] Cleaning VHDL output files [rm -rf ../VHDL_OUT]
[INFO  VVER] Creating VHDL output files directory [mkdir -p ../VHDL_OUT]
[INFO  VVER] Executing modelsim: [vsim -c -do simulation.do]
Reading pref.tcl

# 10.5b

# do simulation.do
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work work 
# Modifying modelsim.ini
# Loading project simulation
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:34:36 on Apr 20,2023
# vcom -work work -2008 -explicit /home/dynamatic/Dynamatic/etc/dynamatic/Regression_test/examples/if_loop_3/sim/VHDL_SRC/delay_buffer.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity delay_buffer
# -- Compiling architecture arch of delay_buffer
# End time: 04:34:36 on Apr 20,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Compile of delay_buffer.vhd was successful.
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:34:36 on Apr 20,2023
# vcom -work work -2008 -explicit /home/dynamatic/Dynamatic/etc/dynamatic/Regression_test/examples/if_loop_3/sim/VHDL_SRC/if_loop_3_optimized.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# ** Error: (vcom-11) Could not find work.customtypes.
# ** Error (suppressible): /home/dynamatic/Dynamatic/etc/dynamatic/Regression_test/examples/if_loop_3/sim/VHDL_SRC/if_loop_3_optimized.vhd(9): (vcom-1195) Cannot find expanded name "work.customTypes".
# ** Error: /home/dynamatic/Dynamatic/etc/dynamatic/Regression_test/examples/if_loop_3/sim/VHDL_SRC/if_loop_3_optimized.vhd(9): Unknown expanded name.
# ** Error: /home/dynamatic/Dynamatic/etc/dynamatic/Regression_test/examples/if_loop_3/sim/VHDL_SRC/if_loop_3_optimized.vhd(11): VHDL Compiler exiting
# End time: 04:34:36 on Apr 20,2023, Elapsed time: 0:00:00
# Errors: 4, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:34:36 on Apr 20,2023
# vcom -work work -2008 -explicit /home/dynamatic/Dynamatic/etc/dynamatic/Regression_test/examples/if_loop_3/sim/VHDL_SRC/arithmetic_units.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# ** Error: (vcom-11) Could not find work.customtypes.
# ** Error (suppressible): /home/dynamatic/Dynamatic/etc/dynamatic/Regression_test/examples/if_loop_3/sim/VHDL_SRC/arithmetic_units.vhd(8): (vcom-1195) Cannot find expanded name "work.customTypes".
# ** Error: /home/dynamatic/Dynamatic/etc/dynamatic/Regression_test/examples/if_loop_3/sim/VHDL_SRC/arithmetic_units.vhd(8): Unknown expanded name.
# ** Error: /home/dynamatic/Dynamatic/etc/dynamatic/Regression_test/examples/if_loop_3/sim/VHDL_SRC/arithmetic_units.vhd(10): VHDL Compiler exiting
# End time: 04:34:36 on Apr 20,2023, Elapsed time: 0:00:00
# Errors: 4, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:34:37 on Apr 20,2023
# vcom -work work -2008 -explicit /home/dynamatic/Dynamatic/etc/dynamatic/Regression_test/examples/if_loop_3/sim/VHDL_SRC/sharing_components.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# ** Error: (vcom-11) Could not find work.customtypes.
# ** Error (suppressible): /home/dynamatic/Dynamatic/etc/dynamatic/Regression_test/examples/if_loop_3/sim/VHDL_SRC/sharing_components.vhd(6): (vcom-1195) Cannot find expanded name "work.customTypes".
# ** Error: /home/dynamatic/Dynamatic/etc/dynamatic/Regression_test/examples/if_loop_3/sim/VHDL_SRC/sharing_components.vhd(6): Unknown expanded name.
# ** Error: /home/dynamatic/Dynamatic/etc/dynamatic/Regression_test/examples/if_loop_3/sim/VHDL_SRC/sharing_components.vhd(8): VHDL Compiler exiting
# End time: 04:34:37 on Apr 20,2023, Elapsed time: 0:00:00
# Errors: 4, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:34:37 on Apr 20,2023
# vcom -work work -2008 -explicit /home/dynamatic/Dynamatic/etc/dynamatic/Regression_test/examples/if_loop_3/sim/VHDL_SRC/elastic_components.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package customTypes
# -- Loading package customTypes
# -- Compiling entity andN
# -- Compiling architecture vanilla of andn
# -- Compiling entity nandN
# -- Compiling architecture arch of nandn
# -- Compiling entity orN
# -- Compiling architecture vanilla of orN
# -- Compiling entity norN
# -- Compiling architecture arch of norN
# -- Compiling entity join
# -- Compiling architecture arch of join
# -- Loading entity andN
# -- Loading package NUMERIC_STD
# -- Compiling entity TEHB
# -- Compiling architecture arch of TEHB
# -- Compiling entity OEHB
# -- Compiling architecture arch of OEHB
# -- Compiling entity elasticBuffer
# -- Compiling architecture arch of elasticBuffer
# -- Loading entity TEHB
# -- Loading entity OEHB
# -- Compiling entity end_node
# -- Compiling architecture arch of end_node
# -- Loading entity join
# -- Compiling entity branchSimple
# -- Compiling architecture arch of branchSimple
# -- Compiling entity branch
# -- Compiling architecture arch of branch
# -- Loading entity branchSimple
# -- Compiling entity eagerFork_RegisterBLock
# -- Compiling architecture arch of eagerFork_RegisterBLock
# -- Compiling entity fork
# -- Compiling architecture arch of fork
# -- Loading entity orN
# -- Loading entity eagerFork_RegisterBLock
# -- Compiling entity merge
# -- Compiling architecture arch of merge
# -- Compiling entity merge_notehb
# -- Compiling architecture arch of merge_notehb
# -- Compiling entity start_node_new
# -- Compiling architecture arch of start_node_new
# -- Loading entity elasticBuffer
# -- Compiling entity start_node
# -- Compiling architecture arch of start_node
# -- Compiling entity sink
# -- Compiling architecture arch of sink
# -- Compiling entity source
# -- Compiling architecture arch of source
# -- Compiling entity elasticFifoInner
# -- Compiling architecture arch of elasticFifoInner
# -- Compiling entity nontranspFifo
# -- Compiling architecture arch of nontranspFifo
# -- Loading entity elasticFifoInner
# -- Compiling entity transpFIFO
# -- Compiling architecture arch of transpFIFO
# -- Compiling entity load_op
# -- Compiling architecture arch of load_op
# -- Compiling entity Const
# -- Compiling architecture arch of Const
# -- Compiling entity write_memory_single_inside
# -- Compiling architecture arch of write_memory_single_inside
# -- Compiling entity store_op
# -- Compiling architecture arch of store_op
# -- Loading entity write_memory_single_inside
# -- Loading package MATH_REAL
# -- Compiling entity mux
# -- Compiling architecture arch of mux
# -- Compiling entity cntrlMerge
# -- Compiling architecture arch of cntrlMerge
# -- Loading entity merge_notehb
# -- Loading entity fork
# -- Compiling entity lsq_load_op
# -- Compiling architecture arch of lsq_load_op
# -- Compiling entity lsq_store_op
# -- Compiling architecture arch of lsq_store_op
# End time: 04:34:37 on Apr 20,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Compile of elastic_components.vhd was successful.
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:34:37 on Apr 20,2023
# vcom -work work -2008 -explicit /home/dynamatic/Dynamatic/etc/dynamatic/Regression_test/examples/if_loop_3/sim/VHDL_SRC/mul_wrapper.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package customTypes
# -- Compiling entity mul_op
# -- Compiling architecture arch of mul_op
# -- Loading entity join
# ** Error: (vcom-11) Could not find work.mul_4_stage.
# ** Error (suppressible): /home/dynamatic/Dynamatic/etc/dynamatic/Regression_test/examples/if_loop_3/sim/VHDL_SRC/mul_wrapper.vhd(45): (vcom-1195) Cannot find expanded name "work.mul_4_stage".
# ** Error: /home/dynamatic/Dynamatic/etc/dynamatic/Regression_test/examples/if_loop_3/sim/VHDL_SRC/mul_wrapper.vhd(45): Unknown expanded name.
# -- Loading entity delay_buffer
# -- Loading entity OEHB
# ** Error: /home/dynamatic/Dynamatic/etc/dynamatic/Regression_test/examples/if_loop_3/sim/VHDL_SRC/mul_wrapper.vhd(76): VHDL Compiler exiting
# End time: 04:34:37 on Apr 20,2023, Elapsed time: 0:00:00
# Errors: 4, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:34:37 on Apr 20,2023
# vcom -work work -2008 -explicit /home/dynamatic/Dynamatic/etc/dynamatic/Regression_test/examples/if_loop_3/sim/VHDL_SRC/MemCont.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package customTypes
# -- Compiling entity read_priority
# -- Compiling architecture arch of read_priority
# -- Compiling entity read_address_mux
# -- Compiling architecture arch of read_address_mux
# -- Compiling entity read_address_ready
# -- Compiling architecture arch of read_address_ready
# -- Compiling entity read_data_signals
# -- Compiling architecture arch of read_data_signals
# -- Compiling entity read_memory_arbiter
# -- Compiling architecture arch of read_memory_arbiter
# -- Loading entity read_priority
# -- Loading entity read_address_mux
# -- Loading entity read_address_ready
# -- Loading entity read_data_signals
# -- Compiling entity write_priority
# -- Compiling architecture arch of write_priority
# -- Compiling entity write_address_mux
# -- Compiling architecture arch of write_address_mux
# -- Compiling entity write_address_ready
# -- Compiling architecture arch of write_address_ready
# -- Compiling entity write_data_signals
# -- Compiling architecture arch of write_data_signals
# -- Compiling entity write_memory_arbiter
# -- Compiling architecture arch of write_memory_arbiter
# -- Loading entity write_priority
# -- Loading entity write_address_mux
# -- Loading entity write_address_ready
# -- Loading entity write_data_signals
# -- Compiling entity elasticBufferDummy
# -- Compiling architecture arch of elasticBufferDummy
# -- Compiling entity mc_load_op
# -- Compiling architecture arch of mc_load_op
# -- Loading entity TEHB
# -- Compiling entity mc_store_op
# -- Compiling architecture arch of mc_store_op
# -- Loading entity join
# -- Compiling entity MemCont
# -- Compiling architecture arch of MemCont
# -- Loading entity read_memory_arbiter
# -- Loading entity write_memory_arbiter
# ** Warning: /home/dynamatic/Dynamatic/etc/dynamatic/Regression_test/examples/if_loop_3/sim/VHDL_SRC/MemCont.vhd(840): (vcom-1514) Range choice direction (downto) does not determine aggregate index range direction (to).
# End time: 04:34:37 on Apr 20,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Compile of MemCont.vhd was successful.
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:34:37 on Apr 20,2023
# vcom -work work -2008 -explicit /home/dynamatic/Dynamatic/etc/dynamatic/Regression_test/examples/if_loop_3/sim/VHDL_SRC/hls_verify_if_loop_3_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package std_logic_textio
# -- Loading package NUMERIC_STD
# ** Error: (vcom-11) Could not find work.sim_package.
# ** Error (suppressible): /home/dynamatic/Dynamatic/etc/dynamatic/Regression_test/examples/if_loop_3/sim/VHDL_SRC/hls_verify_if_loop_3_tb.vhd(9): (vcom-1195) Cannot find expanded name "work.sim_package".
# ** Error: /home/dynamatic/Dynamatic/etc/dynamatic/Regression_test/examples/if_loop_3/sim/VHDL_SRC/hls_verify_if_loop_3_tb.vhd(9): Unknown expanded name.
# ** Error: /home/dynamatic/Dynamatic/etc/dynamatic/Regression_test/examples/if_loop_3/sim/VHDL_SRC/hls_verify_if_loop_3_tb.vhd(13): VHDL Compiler exiting
# End time: 04:34:37 on Apr 20,2023, Elapsed time: 0:00:00
# Errors: 4, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:34:37 on Apr 20,2023
# vcom -work work -2008 -explicit /home/dynamatic/Dynamatic/etc/dynamatic/Regression_test/examples/if_loop_3/sim/VHDL_SRC/multipliers.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mul_4_stage
# -- Compiling architecture behav of mul_4_stage
# -- Compiling entity mul_8_stage
# -- Compiling architecture behav of mul_8_stage
# End time: 04:34:37 on Apr 20,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Compile of multipliers.vhd was successful.
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:34:37 on Apr 20,2023
# vcom -work work -2008 -explicit /home/dynamatic/Dynamatic/etc/dynamatic/Regression_test/examples/if_loop_3/sim/VHDL_SRC/simpackage.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_textio
# -- Compiling package sim_package
# -- Compiling package body sim_package
# -- Loading package sim_package
# End time: 04:34:37 on Apr 20,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Compile of simpackage.vhd was successful.
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:34:37 on Apr 20,2023
# vcom -work work -2008 -explicit /home/dynamatic/Dynamatic/etc/dynamatic/Regression_test/examples/if_loop_3/sim/VHDL_SRC/two_port_RAM.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_textio
# -- Loading package sim_package
# -- Compiling entity two_port_RAM
# -- Compiling architecture behav of two_port_RAM
# ** Warning: /home/dynamatic/Dynamatic/etc/dynamatic/Regression_test/examples/if_loop_3/sim/VHDL_SRC/two_port_RAM.vhd(47): (vcom-1236) Shared variables must be of a protected type.
# End time: 04:34:37 on Apr 20,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Compile of two_port_RAM.vhd was successful.
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:34:37 on Apr 20,2023
# vcom -work work -2008 -explicit /home/dynamatic/Dynamatic/etc/dynamatic/Regression_test/examples/if_loop_3/sim/VHDL_SRC/single_argument.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_textio
# -- Loading package sim_package
# -- Compiling entity single_argument
# -- Compiling architecture behav of single_argument
# ** Warning: /home/dynamatic/Dynamatic/etc/dynamatic/Regression_test/examples/if_loop_3/sim/VHDL_SRC/single_argument.vhd(35): (vcom-1236) Shared variables must be of a protected type.
# End time: 04:34:37 on Apr 20,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Compile of single_argument.vhd was successful.
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:34:37 on Apr 20,2023
# vcom -work work -2008 -explicit /home/dynamatic/Dynamatic/etc/dynamatic/Regression_test/examples/if_loop_3/sim/VHDL_SRC/if_loop_3_optimized.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package customTypes
# -- Compiling entity if_loop_3
# -- Compiling architecture behavioral of if_loop_3
# -- Loading entity start_node
# -- Loading entity Const
# ** Error: (vcom-11) Could not find work.icmp_sgt_op.
# ** Error (suppressible): /home/dynamatic/Dynamatic/etc/dynamatic/Regression_test/examples/if_loop_3/sim/VHDL_SRC/if_loop_3_optimized.vhd(2164): (vcom-1195) Cannot find expanded name "work.icmp_sgt_op".
# ** Error: /home/dynamatic/Dynamatic/etc/dynamatic/Regression_test/examples/if_loop_3/sim/VHDL_SRC/if_loop_3_optimized.vhd(2164): Unknown expanded name.
# -- Loading entity fork
# -- Loading entity branch
# -- Loading entity source
# -- Loading entity merge
# -- Loading entity elasticBuffer
# -- Loading package MATH_REAL
# -- Loading entity mux
# -- Loading entity mc_load_op
# ** Error: (vcom-11) Could not find work.sub_op.
# ** Error (suppressible): /home/dynamatic/Dynamatic/etc/dynamatic/Regression_test/examples/if_loop_3/sim/VHDL_SRC/if_loop_3_optimized.vhd(2608): (vcom-1195) Cannot find expanded name "work.sub_op".
# ** Error: /home/dynamatic/Dynamatic/etc/dynamatic/Regression_test/examples/if_loop_3/sim/VHDL_SRC/if_loop_3_optimized.vhd(2608): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.icmp_sgt_op.
# ** Error (suppressible): /home/dynamatic/Dynamatic/etc/dynamatic/Regression_test/examples/if_loop_3/sim/VHDL_SRC/if_loop_3_optimized.vhd(2635): (vcom-1195) Cannot find expanded name "work.icmp_sgt_op".
# ** Error: /home/dynamatic/Dynamatic/etc/dynamatic/Regression_test/examples/if_loop_3/sim/VHDL_SRC/if_loop_3_optimized.vhd(2635): Unknown expanded name.
# -- Loading entity cntrlMerge
# -- Loading entity TEHB
# ** Error: (vcom-11) Could not find work.sdiv_op.
# ** Error (suppressible): /home/dynamatic/Dynamatic/etc/dynamatic/Regression_test/examples/if_loop_3/sim/VHDL_SRC/if_loop_3_optimized.vhd(2962): (vcom-1195) Cannot find expanded name "work.sdiv_op".
# ** Error: /home/dynamatic/Dynamatic/etc/dynamatic/Regression_test/examples/if_loop_3/sim/VHDL_SRC/if_loop_3_optimized.vhd(2962): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.add_op.
# ** Error (suppressible): /home/dynamatic/Dynamatic/etc/dynamatic/Regression_test/examples/if_loop_3/sim/VHDL_SRC/if_loop_3_optimized.vhd(3235): (vcom-1195) Cannot find expanded name "work.add_op".
# ** Error: /home/dynamatic/Dynamatic/etc/dynamatic/Regression_test/examples/if_loop_3/sim/VHDL_SRC/if_loop_3_optimized.vhd(3235): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.icmp_slt_op.
# ** Error (suppressible): /home/dynamatic/Dynamatic/etc/dynamatic/Regression_test/examples/if_loop_3/sim/VHDL_SRC/if_loop_3_optimized.vhd(3250): (vcom-1195) Cannot find expanded name "work.icmp_slt_op".
# ** Error: /home/dynamatic/Dynamatic/etc/dynamatic/Regression_test/examples/if_loop_3/sim/VHDL_SRC/if_loop_3_optimized.vhd(3250): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.ret_op.
# ** Error (suppressible): /home/dynamatic/Dynamatic/etc/dynamatic/Regression_test/examples/if_loop_3/sim/VHDL_SRC/if_loop_3_optimized.vhd(3535): (vcom-1195) Cannot find expanded name "work.ret_op".
# ** Error: /home/dynamatic/Dynamatic/etc/dynamatic/Regression_test/examples/if_loop_3/sim/VHDL_SRC/if_loop_3_optimized.vhd(3535): Unknown expanded name.
# -- Loading entity MemCont
# -- Loading entity end_node
# -- Loading entity sink
# ** Error: /home/dynamatic/Dynamatic/etc/dynamatic/Regression_test/examples/if_loop_3/sim/VHDL_SRC/if_loop_3_optimized.vhd(3767): VHDL Compiler exiting
# End time: 04:34:38 on Apr 20,2023, Elapsed time: 0:00:01
# Errors: 22, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:34:38 on Apr 20,2023
# vcom -work work -2008 -explicit /home/dynamatic/Dynamatic/etc/dynamatic/Regression_test/examples/if_loop_3/sim/VHDL_SRC/arithmetic_units.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package customTypes
# -- Compiling entity ret_op
# -- Compiling architecture arch of ret_op
# -- Loading entity TEHB
# -- Compiling entity add_op
# -- Compiling architecture arch of add_op
# -- Loading entity join
# -- Compiling entity sub_op
# -- Compiling architecture arch of sub_op
# -- Compiling entity and_op
# -- Compiling architecture arch of and_op
# -- Compiling entity or_op
# -- Compiling architecture arch of or_op
# -- Compiling entity xor_op
# -- Compiling architecture arch of xor_op
# -- Compiling entity sext_op
# -- Compiling architecture arch of sext_op
# -- Compiling entity zext_op
# -- Compiling architecture arch of zext_op
# -- Compiling entity shl_op
# -- Compiling architecture arch of shl_op
# -- Compiling entity ashr_op
# -- Compiling architecture arch of ashr_op
# -- Compiling entity lshr_op
# -- Compiling architecture arch of lshr_op
# -- Compiling entity antitokens
# -- Compiling architecture arch of antitokens
# -- Compiling entity select_op
# -- Compiling architecture arch of select_op
# -- Loading entity antitokens
# -- Compiling entity icmp_eq_op
# -- Compiling architecture arch of icmp_eq_op
# -- Compiling entity icmp_ne_op
# -- Compiling architecture arch of icmp_ne_op
# -- Compiling entity icmp_ugt_op
# -- Compiling architecture arch of icmp_ugt_op
# -- Compiling entity icmp_uge_op
# -- Compiling architecture arch of icmp_uge_op
# -- Compiling entity icmp_sgt_op
# -- Compiling architecture arch of icmp_sgt_op
# -- Compiling entity icmp_sge_op
# -- Compiling architecture arch of icmp_sge_op
# -- Compiling entity icmp_ult_op
# -- Compiling architecture arch of icmp_ult_op
# -- Compiling entity icmp_ule_op
# -- Compiling architecture arch of icmp_ule_op
# -- Compiling entity icmp_slt_op
# -- Compiling architecture arch of icmp_slt_op
# -- Compiling entity icmp_sle_op
# -- Compiling architecture arch of icmp_sle_op
# -- Compiling entity getelementptr_op
# -- Compiling architecture arch of getelementptr_op
# -- Compiling entity fcmp_oeq_op
# -- Compiling architecture arch of fcmp_oeq_op
# -- Loading entity delay_buffer
# -- Compiling entity fcmp_ogt_op
# -- Compiling architecture arch of fcmp_ogt_op
# -- Compiling entity fcmp_oge_op
# -- Compiling architecture arch of fcmp_oge_op
# -- Compiling entity fcmp_olt_op
# -- Compiling architecture arch of fcmp_olt_op
# -- Compiling entity fcmp_ole_op
# -- Compiling architecture arch of fcmp_ole_op
# -- Compiling entity fcmp_one_op
# -- Compiling architecture arch of fcmp_one_op
# -- Compiling entity fcmp_ord_op
# -- Compiling architecture arch of fcmp_ord_op
# -- Compiling entity fcmp_uno_op
# -- Compiling architecture arch of fcmp_uno_op
# -- Compiling entity fcmp_ueq_op
# -- Compiling architecture arch of fcmp_ueq_op
# -- Compiling entity fcmp_uge_op
# -- Compiling architecture arch of fcmp_uge_op
# -- Compiling entity fcmp_ult_op
# -- Compiling architecture arch of fcmp_ult_op
# -- Compiling entity fcmp_ule
# -- Compiling architecture arch of fcmp_ule
# -- Compiling entity fcmp_une
# -- Compiling architecture arch of fcmp_une
# -- Compiling entity fcmp_ugt
# -- Compiling architecture arch of fcmp_ugt
# -- Compiling entity fadd_op
# -- Compiling architecture arch of fadd_op
# -- Loading entity OEHB
# -- Compiling entity fsub_op
# -- Compiling architecture arch of fsub_op
# -- Compiling entity fmul_op
# -- Compiling architecture arch of fmul_op
# -- Compiling entity fneg_op
# -- Compiling architecture arch of fneg_op
# -- Compiling entity udiv_op
# -- Compiling architecture arch of udiv_op
# -- Compiling entity sdiv_op
# -- Compiling architecture arch of sdiv_op
# -- Compiling entity fdiv_op
# -- Compiling architecture arch of fdiv_op
# -- Compiling entity srem_op
# -- Compiling architecture arch of srem_op
# -- Compiling entity urem_op
# -- Compiling architecture arch of urem_op
# -- Compiling entity frem_op
# -- Compiling architecture arch of frem_op
# -- Compiling entity sinf_op
# -- Compiling architecture arch of sinf_op
# -- Compiling entity cosf_op
# -- Compiling architecture arch of cosf_op
# -- Compiling entity sqrtf_op
# -- Compiling architecture arch of sqrtf_op
# -- Compiling entity expf_op
# -- Compiling architecture arch of expf_op
# -- Compiling entity exp2f_op
# -- Compiling architecture arch of exp2f_op
# -- Compiling entity logf_op
# -- Compiling architecture arch of logf_op
# -- Compiling entity log2f_op
# -- Compiling architecture arch of log2f_op
# -- Compiling entity log10f_op
# -- Compiling architecture arch of log10f_op
# -- Compiling entity fabsf_op
# -- Compiling architecture arch of fabsf_op
# -- Compiling entity trunc_op
# -- Compiling architecture arch of trunc_op
# -- Compiling entity floorf_op
# -- Compiling architecture arch of floorf_op
# -- Compiling entity ceilf_op
# -- Compiling architecture arch of ceilf_op
# -- Compiling entity roundf_op
# -- Compiling architecture arch of roundf_op
# -- Compiling entity fminf_op
# -- Compiling architecture arch of fminf_op
# -- Compiling entity fmaxf_op
# -- Compiling architecture arch of fmaxf_op
# -- Compiling entity powf_op
# -- Compiling architecture arch of powf_op
# -- Compiling entity fabsf_op
# -- Compiling architecture arch of fabsf_op
# -- Compiling entity copysignf_op
# -- Compiling architecture arch of copysignf_op
# -- Compiling entity sitofp_op
# -- Compiling architecture arch of sitofp_op
# End time: 04:34:38 on Apr 20,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Compile of arithmetic_units.vhd was successful.
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:34:38 on Apr 20,2023
# vcom -work work -2008 -explicit /home/dynamatic/Dynamatic/etc/dynamatic/Regression_test/examples/if_loop_3/sim/VHDL_SRC/sharing_components.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package customTypes
# -- Compiling entity branchGen
# -- Compiling architecture arch of branchGen
# -- Loading entity join
# -- Compiling entity merge_one_hot
# -- Compiling architecture arch of merge_one_hot
# -- Loading entity TEHB
# -- Compiling entity distributor
# -- Compiling architecture arch of distributor
# -- Loading entity branchGen
# -- Compiling package selectorTypes
# -- Compiling entity bypassFIFO
# -- Compiling architecture arch of bypassFIFO
# -- Loading entity transpFIFO
# -- Loading package selectorTypes
# -- Compiling entity input_selector
# -- Compiling architecture arch of input_selector
# -- Loading entity merge_one_hot
# -- Loading entity bypassFIFO
# -- Compiling entity selector
# -- Compiling architecture arch of selector
# -- Loading entity input_selector
# -- Loading entity fork
# -- Loading package MATH_REAL
# -- Loading entity mux
# End time: 04:34:38 on Apr 20,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Compile of sharing_components.vhd was successful.
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:34:38 on Apr 20,2023
# vcom -work work -2008 -explicit /home/dynamatic/Dynamatic/etc/dynamatic/Regression_test/examples/if_loop_3/sim/VHDL_SRC/mul_wrapper.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package customTypes
# -- Compiling entity mul_op
# -- Compiling architecture arch of mul_op
# -- Loading entity join
# -- Loading entity mul_4_stage
# -- Loading entity delay_buffer
# -- Loading entity OEHB
# End time: 04:34:38 on Apr 20,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Compile of mul_wrapper.vhd was successful.
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:34:38 on Apr 20,2023
# vcom -work work -2008 -explicit /home/dynamatic/Dynamatic/etc/dynamatic/Regression_test/examples/if_loop_3/sim/VHDL_SRC/hls_verify_if_loop_3_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package std_logic_textio
# -- Loading package NUMERIC_STD
# -- Loading package sim_package
# -- Compiling entity if_loop_3_tb
# -- Compiling architecture behav of if_loop_3_tb
# ** Warning: /home/dynamatic/Dynamatic/etc/dynamatic/Regression_test/examples/if_loop_3/sim/VHDL_SRC/hls_verify_if_loop_3_tb.vhd(86): (vcom-1236) Shared variables must be of a protected type.
# -- Loading package customTypes
# -- Loading entity if_loop_3
# -- Loading entity single_argument
# -- Loading entity two_port_RAM
# End time: 04:34:38 on Apr 20,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Compile of hls_verify_if_loop_3_tb.vhd was successful.
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:34:38 on Apr 20,2023
# vcom -work work -2008 -explicit /home/dynamatic/Dynamatic/etc/dynamatic/Regression_test/examples/if_loop_3/sim/VHDL_SRC/if_loop_3_optimized.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package customTypes
# -- Compiling entity if_loop_3
# -- Compiling architecture behavioral of if_loop_3
# -- Loading entity start_node
# -- Loading entity Const
# -- Loading entity icmp_sgt_op
# -- Loading entity fork
# -- Loading entity branch
# -- Loading entity source
# -- Loading entity merge
# -- Loading entity elasticBuffer
# -- Loading package MATH_REAL
# -- Loading entity mux
# -- Loading entity mc_load_op
# -- Loading entity sub_op
# -- Loading entity cntrlMerge
# -- Loading entity TEHB
# -- Loading entity sdiv_op
# -- Loading entity add_op
# -- Loading entity icmp_slt_op
# -- Loading entity ret_op
# -- Loading entity MemCont
# -- Loading entity end_node
# -- Loading entity sink
# End time: 04:34:38 on Apr 20,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Compile of if_loop_3_optimized.vhd was successful.
# All compile dependencies have been resolved.vcom -work work -2008 -explicit -stats=none /home/dynamatic/Dynamatic/etc/dynamatic/Regression_test/examples/if_loop_3/sim/VHDL_SRC/delay_buffer.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity delay_buffer
# -- Compiling architecture arch of delay_buffer
ModelSim> # vcom -work work -2008 -explicit -stats=none /home/dynamatic/Dynamatic/etc/dynamatic/Regression_test/examples/if_loop_3/sim/VHDL_SRC/elastic_components.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package customTypes
# -- Loading package customTypes
# -- Compiling entity andN
# -- Compiling architecture vanilla of andn
# -- Compiling entity nandN
# -- Compiling architecture arch of nandn
# -- Compiling entity orN
# -- Compiling architecture vanilla of orN
# -- Compiling entity norN
# -- Compiling architecture arch of norN
# -- Compiling entity join
# -- Compiling architecture arch of join
# -- Loading entity andN
# -- Loading package NUMERIC_STD
# -- Compiling entity TEHB
# -- Compiling architecture arch of TEHB
# -- Compiling entity OEHB
# -- Compiling architecture arch of OEHB
# -- Compiling entity elasticBuffer
# -- Compiling architecture arch of elasticBuffer
# -- Loading entity TEHB
# -- Loading entity OEHB
# -- Compiling entity end_node
# -- Compiling architecture arch of end_node
# -- Loading entity join
# -- Compiling entity branchSimple
# -- Compiling architecture arch of branchSimple
# -- Compiling entity branch
# -- Compiling architecture arch of branch
# -- Loading entity branchSimple
# -- Compiling entity eagerFork_RegisterBLock
# -- Compiling architecture arch of eagerFork_RegisterBLock
# -- Compiling entity fork
# -- Compiling architecture arch of fork
# -- Loading entity orN
# -- Loading entity eagerFork_RegisterBLock
# -- Compiling entity merge
# -- Compiling architecture arch of merge
# -- Compiling entity merge_notehb
# -- Compiling architecture arch of merge_notehb
# -- Compiling entity start_node_new
# -- Compiling architecture arch of start_node_new
# -- Loading entity elasticBuffer
# -- Compiling entity start_node
# -- Compiling architecture arch of start_node
# -- Compiling entity sink
# -- Compiling architecture arch of sink
# -- Compiling entity source
# -- Compiling architecture arch of source
# -- Compiling entity elasticFifoInner
# -- Compiling architecture arch of elasticFifoInner
# -- Compiling entity nontranspFifo
# -- Compiling architecture arch of nontranspFifo
# -- Loading entity elasticFifoInner
# -- Compiling entity transpFIFO
# -- Compiling architecture arch of transpFIFO
# -- Compiling entity load_op
# -- Compiling architecture arch of load_op
# -- Compiling entity Const
# -- Compiling architecture arch of Const
# -- Compiling entity write_memory_single_inside
# -- Compiling architecture arch of write_memory_single_inside
# -- Compiling entity store_op
# -- Compiling architecture arch of store_op
# -- Loading entity write_memory_single_inside
# -- Loading package MATH_REAL
# -- Compiling entity mux
# -- Compiling architecture arch of mux
# -- Compiling entity cntrlMerge
# -- Compiling architecture arch of cntrlMerge
# -- Loading entity merge_notehb
# -- Loading entity fork
# -- Compiling entity lsq_load_op
# -- Compiling architecture arch of lsq_load_op
# -- Compiling entity lsq_store_op
# -- Compiling architecture arch of lsq_store_op
ModelSim> # vcom -work work -2008 -explicit -stats=none /home/dynamatic/Dynamatic/etc/dynamatic/Regression_test/examples/if_loop_3/sim/VHDL_SRC/MemCont.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package customTypes
# -- Compiling entity read_priority
# -- Compiling architecture arch of read_priority
# -- Compiling entity read_address_mux
# -- Compiling architecture arch of read_address_mux
# -- Compiling entity read_address_ready
# -- Compiling architecture arch of read_address_ready
# -- Compiling entity read_data_signals
# -- Compiling architecture arch of read_data_signals
# -- Compiling entity read_memory_arbiter
# -- Compiling architecture arch of read_memory_arbiter
# -- Loading entity read_priority
# -- Loading entity read_address_mux
# -- Loading entity read_address_ready
# -- Loading entity read_data_signals
# -- Compiling entity write_priority
# -- Compiling architecture arch of write_priority
# -- Compiling entity write_address_mux
# -- Compiling architecture arch of write_address_mux
# -- Compiling entity write_address_ready
# -- Compiling architecture arch of write_address_ready
# -- Compiling entity write_data_signals
# -- Compiling architecture arch of write_data_signals
# -- Compiling entity write_memory_arbiter
# -- Compiling architecture arch of write_memory_arbiter
# -- Loading entity write_priority
# -- Loading entity write_address_mux
# -- Loading entity write_address_ready
# -- Loading entity write_data_signals
# -- Compiling entity elasticBufferDummy
# -- Compiling architecture arch of elasticBufferDummy
# -- Compiling entity mc_load_op
# -- Compiling architecture arch of mc_load_op
# -- Loading entity TEHB
# -- Compiling entity mc_store_op
# -- Compiling architecture arch of mc_store_op
# -- Loading entity join
# -- Compiling entity MemCont
# -- Compiling architecture arch of MemCont
# -- Loading entity read_memory_arbiter
# -- Loading entity write_memory_arbiter
# ** Warning: /home/dynamatic/Dynamatic/etc/dynamatic/Regression_test/examples/if_loop_3/sim/VHDL_SRC/MemCont.vhd(840): (vcom-1514) Range choice direction (downto) does not determine aggregate index range direction (to).
ModelSim> # vcom -work work -2008 -explicit -stats=none /home/dynamatic/Dynamatic/etc/dynamatic/Regression_test/examples/if_loop_3/sim/VHDL_SRC/multipliers.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mul_4_stage
# -- Compiling architecture behav of mul_4_stage
# -- Compiling entity mul_8_stage
# -- Compiling architecture behav of mul_8_stage
ModelSim> # vcom -work work -2008 -explicit -stats=none /home/dynamatic/Dynamatic/etc/dynamatic/Regression_test/examples/if_loop_3/sim/VHDL_SRC/simpackage.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_textio
# -- Compiling package sim_package
# -- Compiling package body sim_package
# -- Loading package sim_package
ModelSim> # vcom -work work -2008 -explicit -stats=none /home/dynamatic/Dynamatic/etc/dynamatic/Regression_test/examples/if_loop_3/sim/VHDL_SRC/two_port_RAM.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_textio
# -- Loading package sim_package
# -- Compiling entity two_port_RAM
# -- Compiling architecture behav of two_port_RAM
# ** Warning: /home/dynamatic/Dynamatic/etc/dynamatic/Regression_test/examples/if_loop_3/sim/VHDL_SRC/two_port_RAM.vhd(47): (vcom-1236) Shared variables must be of a protected type.
ModelSim> # vcom -work work -2008 -explicit -stats=none /home/dynamatic/Dynamatic/etc/dynamatic/Regression_test/examples/if_loop_3/sim/VHDL_SRC/single_argument.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_textio
# -- Loading package sim_package
# -- Compiling entity single_argument
# -- Compiling architecture behav of single_argument
# ** Warning: /home/dynamatic/Dynamatic/etc/dynamatic/Regression_test/examples/if_loop_3/sim/VHDL_SRC/single_argument.vhd(35): (vcom-1236) Shared variables must be of a protected type.
ModelSim> # vcom -work work -2008 -explicit -stats=none /home/dynamatic/Dynamatic/etc/dynamatic/Regression_test/examples/if_loop_3/sim/VHDL_SRC/arithmetic_units.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package customTypes
# -- Compiling entity ret_op
# -- Compiling architecture arch of ret_op
# -- Loading entity TEHB
# -- Compiling entity add_op
# -- Compiling architecture arch of add_op
# -- Loading entity join
# -- Compiling entity sub_op
# -- Compiling architecture arch of sub_op
# -- Compiling entity and_op
# -- Compiling architecture arch of and_op
# -- Compiling entity or_op
# -- Compiling architecture arch of or_op
# -- Compiling entity xor_op
# -- Compiling architecture arch of xor_op
# -- Compiling entity sext_op
# -- Compiling architecture arch of sext_op
# -- Compiling entity zext_op
# -- Compiling architecture arch of zext_op
# -- Compiling entity shl_op
# -- Compiling architecture arch of shl_op
# -- Compiling entity ashr_op
# -- Compiling architecture arch of ashr_op
# -- Compiling entity lshr_op
# -- Compiling architecture arch of lshr_op
# -- Compiling entity antitokens
# -- Compiling architecture arch of antitokens
# -- Compiling entity select_op
# -- Compiling architecture arch of select_op
# -- Loading entity antitokens
# -- Compiling entity icmp_eq_op
# -- Compiling architecture arch of icmp_eq_op
# -- Compiling entity icmp_ne_op
# -- Compiling architecture arch of icmp_ne_op
# -- Compiling entity icmp_ugt_op
# -- Compiling architecture arch of icmp_ugt_op
# -- Compiling entity icmp_uge_op
# -- Compiling architecture arch of icmp_uge_op
# -- Compiling entity icmp_sgt_op
# -- Compiling architecture arch of icmp_sgt_op
# -- Compiling entity icmp_sge_op
# -- Compiling architecture arch of icmp_sge_op
# -- Compiling entity icmp_ult_op
# -- Compiling architecture arch of icmp_ult_op
# -- Compiling entity icmp_ule_op
# -- Compiling architecture arch of icmp_ule_op
# -- Compiling entity icmp_slt_op
# -- Compiling architecture arch of icmp_slt_op
# -- Compiling entity icmp_sle_op
# -- Compiling architecture arch of icmp_sle_op
# -- Compiling entity getelementptr_op
# -- Compiling architecture arch of getelementptr_op
# -- Compiling entity fcmp_oeq_op
# -- Compiling architecture arch of fcmp_oeq_op
# -- Loading entity delay_buffer
# -- Compiling entity fcmp_ogt_op
# -- Compiling architecture arch of fcmp_ogt_op
# -- Compiling entity fcmp_oge_op
# -- Compiling architecture arch of fcmp_oge_op
# -- Compiling entity fcmp_olt_op
# -- Compiling architecture arch of fcmp_olt_op
# -- Compiling entity fcmp_ole_op
# -- Compiling architecture arch of fcmp_ole_op
# -- Compiling entity fcmp_one_op
# -- Compiling architecture arch of fcmp_one_op
# -- Compiling entity fcmp_ord_op
# -- Compiling architecture arch of fcmp_ord_op
# -- Compiling entity fcmp_uno_op
# -- Compiling architecture arch of fcmp_uno_op
# -- Compiling entity fcmp_ueq_op
# -- Compiling architecture arch of fcmp_ueq_op
# -- Compiling entity fcmp_uge_op
# -- Compiling architecture arch of fcmp_uge_op
# -- Compiling entity fcmp_ult_op
# -- Compiling architecture arch of fcmp_ult_op
# -- Compiling entity fcmp_ule
# -- Compiling architecture arch of fcmp_ule
# -- Compiling entity fcmp_une
# -- Compiling architecture arch of fcmp_une
# -- Compiling entity fcmp_ugt
# -- Compiling architecture arch of fcmp_ugt
# -- Compiling entity fadd_op
# -- Compiling architecture arch of fadd_op
# -- Loading entity OEHB
# -- Compiling entity fsub_op
# -- Compiling architecture arch of fsub_op
# -- Compiling entity fmul_op
# -- Compiling architecture arch of fmul_op
# -- Compiling entity fneg_op
# -- Compiling architecture arch of fneg_op
# -- Compiling entity udiv_op
# -- Compiling architecture arch of udiv_op
# -- Compiling entity sdiv_op
# -- Compiling architecture arch of sdiv_op
# -- Compiling entity fdiv_op
# -- Compiling architecture arch of fdiv_op
# -- Compiling entity srem_op
# -- Compiling architecture arch of srem_op
# -- Compiling entity urem_op
# -- Compiling architecture arch of urem_op
# -- Compiling entity frem_op
# -- Compiling architecture arch of frem_op
# -- Compiling entity sinf_op
# -- Compiling architecture arch of sinf_op
# -- Compiling entity cosf_op
# -- Compiling architecture arch of cosf_op
# -- Compiling entity sqrtf_op
# -- Compiling architecture arch of sqrtf_op
# -- Compiling entity expf_op
# -- Compiling architecture arch of expf_op
# -- Compiling entity exp2f_op
# -- Compiling architecture arch of exp2f_op
# -- Compiling entity logf_op
# -- Compiling architecture arch of logf_op
# -- Compiling entity log2f_op
# -- Compiling architecture arch of log2f_op
# -- Compiling entity log10f_op
# -- Compiling architecture arch of log10f_op
# -- Compiling entity fabsf_op
# -- Compiling architecture arch of fabsf_op
# -- Compiling entity trunc_op
# -- Compiling architecture arch of trunc_op
# -- Compiling entity floorf_op
# -- Compiling architecture arch of floorf_op
# -- Compiling entity ceilf_op
# -- Compiling architecture arch of ceilf_op
# -- Compiling entity roundf_op
# -- Compiling architecture arch of roundf_op
# -- Compiling entity fminf_op
# -- Compiling architecture arch of fminf_op
# -- Compiling entity fmaxf_op
# -- Compiling architecture arch of fmaxf_op
# -- Compiling entity powf_op
# -- Compiling architecture arch of powf_op
# -- Compiling entity fabsf_op
# -- Compiling architecture arch of fabsf_op
# -- Compiling entity copysignf_op
# -- Compiling architecture arch of copysignf_op
# -- Compiling entity sitofp_op
# -- Compiling architecture arch of sitofp_op
ModelSim> # vcom -work work -2008 -explicit -stats=none /home/dynamatic/Dynamatic/etc/dynamatic/Regression_test/examples/if_loop_3/sim/VHDL_SRC/sharing_components.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package customTypes
# -- Compiling entity branchGen
# -- Compiling architecture arch of branchGen
# -- Loading entity join
# -- Compiling entity merge_one_hot
# -- Compiling architecture arch of merge_one_hot
# -- Loading entity TEHB
# -- Compiling entity distributor
# -- Compiling architecture arch of distributor
# -- Loading entity branchGen
# -- Compiling package selectorTypes
# -- Compiling entity bypassFIFO
# -- Compiling architecture arch of bypassFIFO
# -- Loading entity transpFIFO
# -- Loading package selectorTypes
# -- Compiling entity input_selector
# -- Compiling architecture arch of input_selector
# -- Loading entity merge_one_hot
# -- Loading entity bypassFIFO
# -- Compiling entity selector
# -- Compiling architecture arch of selector
# -- Loading entity input_selector
# -- Loading entity fork
# -- Loading package MATH_REAL
# -- Loading entity mux
ModelSim> # vcom -work work -2008 -explicit -stats=none /home/dynamatic/Dynamatic/etc/dynamatic/Regression_test/examples/if_loop_3/sim/VHDL_SRC/mul_wrapper.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package customTypes
# -- Compiling entity mul_op
# -- Compiling architecture arch of mul_op
# -- Loading entity join
# -- Loading entity mul_4_stage
# -- Loading entity delay_buffer
# -- Loading entity OEHB
ModelSim> # vcom -work work -2008 -explicit -stats=none /home/dynamatic/Dynamatic/etc/dynamatic/Regression_test/examples/if_loop_3/sim/VHDL_SRC/hls_verify_if_loop_3_tb.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package std_logic_textio
# -- Loading package NUMERIC_STD
# -- Loading package sim_package
# -- Compiling entity if_loop_3_tb
# -- Compiling architecture behav of if_loop_3_tb
# ** Warning: /home/dynamatic/Dynamatic/etc/dynamatic/Regression_test/examples/if_loop_3/sim/VHDL_SRC/hls_verify_if_loop_3_tb.vhd(86): (vcom-1236) Shared variables must be of a protected type.
# -- Loading package customTypes
# -- Loading entity if_loop_3
# -- Loading entity single_argument
# -- Loading entity two_port_RAM
ModelSim> # vcom -work work -2008 -explicit -stats=none /home/dynamatic/Dynamatic/etc/dynamatic/Regression_test/examples/if_loop_3/sim/VHDL_SRC/if_loop_3_optimized.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package customTypes
# -- Compiling entity if_loop_3
# -- Compiling architecture behavioral of if_loop_3
# -- Loading entity start_node
# -- Loading entity Const
# -- Loading entity icmp_sgt_op
# -- Loading entity fork
# -- Loading entity branch
# -- Loading entity source
# -- Loading entity merge
# -- Loading entity elasticBuffer
# -- Loading package MATH_REAL
# -- Loading entity mux
# -- Loading entity mc_load_op
# -- Loading entity sub_op
# -- Loading entity cntrlMerge
# -- Loading entity TEHB
# -- Loading entity sdiv_op
# -- Loading entity add_op
# -- Loading entity icmp_slt_op
# -- Loading entity ret_op
# -- Loading entity MemCont
# -- Loading entity end_node
# -- Loading entity sink
ModelSim> # 12 compiles, 0 failed with no errors.
# vsim if_loop_3_tb 
# Start time: 04:34:40 on Apr 20,2023
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading ieee.std_logic_textio(body)
# Loading ieee.numeric_std(body)
# Loading work.sim_package(body)
# Loading work.customtypes
# Loading work.if_loop_3_tb(behav)
# Loading ieee.math_real(body)
# Loading work.if_loop_3(behavioral)
# Loading work.start_node(arch)
# Loading work.elasticbuffer(arch)
# Loading work.tehb(arch)
# Loading work.oehb(arch)
# Loading work.const(arch)
# Loading work.icmp_sgt_op(arch)
# Loading work.join(arch)
# Loading work.andn(vanilla)
# Loading work.fork(arch)
# Loading work.orn(vanilla)
# Loading work.eagerfork_registerblock(arch)
# Loading work.branch(arch)
# Loading work.branchsimple(arch)
# Loading work.source(arch)
# Loading work.merge(arch)
# Loading work.mux(arch)
# Loading work.mc_load_op(arch)
# Loading work.sub_op(arch)
# Loading work.cntrlmerge(arch)
# Loading work.merge_notehb(arch)
# Loading work.sdiv_op(arch)
# ** Warning: (vsim-3473) Component instance "array_RAM_sdiv_32ns_32ns_32_36_1_U1 : array_RAM_sdiv_32ns_32ns_32_36_1" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /if_loop_3_tb/duv/sdiv_14 File: /home/dynamatic/Dynamatic/etc/dynamatic/Regression_test/examples/if_loop_3/sim/VHDL_SRC/arithmetic_units.vhd
# Loading work.delay_buffer(arch)
# Loading work.add_op(arch)
# Loading work.icmp_slt_op(arch)
# Loading work.ret_op(arch)
# Loading work.memcont(arch)
# Loading work.read_memory_arbiter(arch)
# Loading work.read_priority(arch)
# Loading work.read_address_mux(arch)
# Loading work.read_address_ready(arch)
# Loading work.read_data_signals(arch)
# Loading work.write_memory_arbiter(arch)
# Loading work.write_priority(arch)
# Loading work.write_address_mux(arch)
# Loading work.write_address_ready(arch)
# Loading work.write_data_signals(arch)
# Loading work.end_node(arch)
# Loading work.sink(arch)
# Loading work.single_argument(behav)
# Loading work.two_port_ram(behav)
# ** Warning: Design size of 21129 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.
# ** Warning: (vsim-8683) Uninitialized out port /if_loop_3_tb/duv/source_0/dataOutArray(0)(0) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /if_loop_3_tb/duv/phiC_9/dataOutArray(0)(0) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /if_loop_3_tb/duv/source_1/dataOutArray(0)(31 downto 0) has no driver.
# This port will contribute value (32'hXXXXXXXX) to the signal network.
# ** Warning: (vsim-8684) No drivers exist on out port /if_loop_3_tb/duv/sdiv_14/dataOutArray(0)(31 downto 0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /if_loop_3_tb/duv/sdiv_14_dataOutArray_0(31 downto 0).
# ** Warning: (vsim-8683) Uninitialized out port /if_loop_3_tb/duv/phiC_11/dataOutArray(0)(0) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /if_loop_3_tb/duv/source_2/dataOutArray(0)(0) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /if_loop_3_tb/duv/phiC_12/dataOutArray(0)(0) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /if_loop_3_tb/duv/end_0/eReadyArray(1) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /if_loop_3_tb/duv/end_0/eReadyArray(0) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /if_loop_3_tb/duv/a_we1 has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /if_loop_3_tb/duv/a_dout1(31 downto 0) has no driver.
# This port will contribute value (32'hXXXXXXXX) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /if_loop_3_tb/duv/b_we1 has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /if_loop_3_tb/duv/b_dout1(31 downto 0) has no driver.
# This port will contribute value (32'hXXXXXXXX) to the signal network.
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /if_loop_3_tb/duv/phi_20
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /if_loop_3_tb/duv/phi_20
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /if_loop_3_tb/duv/phi_20
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /if_loop_3_tb/duv/phi_20
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /if_loop_3_tb/duv/icmp_18
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /if_loop_3_tb/duv/phi_16
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /if_loop_3_tb/duv/phi_16
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /if_loop_3_tb/duv/phi_16
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /if_loop_3_tb/duv/phi_16
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /if_loop_3_tb/duv/icmp_12
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /if_loop_3_tb/duv/phi_4
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /if_loop_3_tb/duv/phi_4
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /if_loop_3_tb/duv/phi_4
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /if_loop_3_tb/duv/phi_4
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /if_loop_3_tb/duv/phi_3
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /if_loop_3_tb/duv/phi_3
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /if_loop_3_tb/duv/phi_3
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /if_loop_3_tb/duv/phi_3
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /if_loop_3_tb/duv/icmp_0
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 1  Instance: /if_loop_3_tb/duv/icmp_18
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 1  Instance: /if_loop_3_tb/duv/phi_4
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 1  Instance: /if_loop_3_tb/duv/phi_4
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 1  Instance: /if_loop_3_tb/duv/phi_4
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 1  Instance: /if_loop_3_tb/duv/phi_4
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 1  Instance: /if_loop_3_tb/duv/phi_3
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 1  Instance: /if_loop_3_tb/duv/phi_3
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 1  Instance: /if_loop_3_tb/duv/phi_3
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 1  Instance: /if_loop_3_tb/duv/phi_3
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 1  Instance: /if_loop_3_tb/duv/phi_20
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 1  Instance: /if_loop_3_tb/duv/phi_20
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 1  Instance: /if_loop_3_tb/duv/phi_20
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 1  Instance: /if_loop_3_tb/duv/phi_20
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 1  Instance: /if_loop_3_tb/duv/icmp_0
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 3  Instance: /if_loop_3_tb/duv/icmp_12
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 3  Instance: /if_loop_3_tb/duv/icmp_0
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 4  Instance: /if_loop_3_tb/duv/icmp_18
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 4  Instance: /if_loop_3_tb/duv/icmp_12
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 4  Instance: /if_loop_3_tb/duv/phi_4
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 4  Instance: /if_loop_3_tb/duv/phi_4
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 4  Instance: /if_loop_3_tb/duv/phi_4
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 4  Instance: /if_loop_3_tb/duv/phi_4
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 4  Instance: /if_loop_3_tb/duv/phi_3
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 4  Instance: /if_loop_3_tb/duv/phi_3
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 4  Instance: /if_loop_3_tb/duv/phi_3
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 4  Instance: /if_loop_3_tb/duv/phi_3
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 5  Instance: /if_loop_3_tb/duv/phi_3
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 5  Instance: /if_loop_3_tb/duv/phi_3
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 5  Instance: /if_loop_3_tb/duv/phi_3
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 5  Instance: /if_loop_3_tb/duv/phi_3
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 5  Instance: /if_loop_3_tb/duv/phi_4
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 5  Instance: /if_loop_3_tb/duv/phi_4
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 5  Instance: /if_loop_3_tb/duv/phi_4
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 5  Instance: /if_loop_3_tb/duv/phi_4
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 8  Instance: /if_loop_3_tb/duv/icmp_18
# ** Note: simulation done!
#    Time: 850 ns  Iteration: 1  Instance: /if_loop_3_tb
# ** Failure: NORMAL EXIT (note: failure is to force the simulator to stop)
#    Time: 850 ns  Iteration: 1  Process: /if_loop_3_tb/generate_sim_done_proc File: /home/dynamatic/Dynamatic/etc/dynamatic/Regression_test/examples/if_loop_3/sim/VHDL_SRC/hls_verify_if_loop_3_tb.vhd
# Break in Process generate_sim_done_proc at /home/dynamatic/Dynamatic/etc/dynamatic/Regression_test/examples/if_loop_3/sim/VHDL_SRC/hls_verify_if_loop_3_tb.vhd line 254
# Stopped at /home/dynamatic/Dynamatic/etc/dynamatic/Regression_test/examples/if_loop_3/sim/VHDL_SRC/hls_verify_if_loop_3_tb.vhd line 254
# End time: 04:34:42 on Apr 20,2023, Elapsed time: 0:00:02
# Errors: 0, Warnings: 70

--- Comparison Results ---

Comparison of [end] : Pass
output_end.dat
