# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../sources/bcd_7_seg.vhd" \
"../../../../sources/bcd_7_seg_tb.vhd" \
"../../../../sources/clk_divider.vhd" \
"../../../../sources/clk_divider_tb.vhd" \
"../../../../sources/column_read.vhd" \
"../../../../sources/column_read_tb.vhd" \
"../../../../sources/row_fsm.vhd" \
"../../../../sources/row_fsm_tb.vhd" \

# Do not sort compile order
nosort
