Determining the location of the ModelSim executable...

Using: /home/jose/intelFPGA/18.0/modelsim_ase/linuxaloem/

To specify a ModelSim executable directory, select: Tools -> Options -> EDA Tool Options
Note: if both ModelSim-Altera and ModelSim executables are available, ModelSim-Altera will be used.

**** Generating the ModelSim Testbench ****

quartus_eda --gen_testbench --tool=modelsim_oem --format=verilog --write_settings_files=off contador_163 -c contador_163 --vector_source="/home/jose/Desktop/LabDig/EXP2/Files/contador_163_restored/WaveContador163.vwf" --testbench_file="/home/jose/Desktop/LabDig/EXP2/Files/contador_163_restored/simulation/qsim/WaveContador163.vwf.vt"

Info: *******************************************************************Info: Running Quartus Prime EDA Netlist Writer    Info: Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition    Info: Copyright (C) 2018  Intel Corporation. All rights reserved.    Info: Your use of Intel Corporation's design tools, logic functions     Info: and other software and tools, and its AMPP partner logic     Info: functions, and any output files from any of the foregoing     Info: (including device programming or simulation files), and any     Info: associated documentation or information are expressly subject     Info: to the terms and conditions of the Intel Program License     Info: Subscription Agreement, the Intel Quartus Prime License Agreement,    Info: the Intel FPGA IP License Agreement, or other applicable license    Info: agreement, including, without limitation, that your use is for    Info: the sole purpose of programming logic devices manufactured by    Info: Intel and sold by Intel or its authorized distributors.  Please    Info: refer to the applicable agreement for further details.    Info: Processing started: Wed Jan 15 09:35:16 2020Info: Command: quartus_eda --gen_testbench --tool=modelsim_oem --format=verilog --write_settings_files=off contador_163 -c contador_163 --vector_source=/home/jose/Desktop/LabDig/EXP2/Files/contador_163_restored/WaveContador163.vwf --testbench_file=/home/jose/Desktop/LabDig/EXP2/Files/contador_163_restored/simulation/qsim/WaveContador163.vwf.vtWarning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Completed successfully. 

Completed successfully. 

**** Generating the functional simulation netlist ****

quartus_eda --write_settings_files=off --simulation --functional=on --flatten_buses=off --tool=modelsim_oem --format=verilog --output_directory="/home/jose/Desktop/LabDig/EXP2/Files/contador_163_restored/simulation/qsim/" contador_163 -c contador_163

Info: *******************************************************************Info: Running Quartus Prime EDA Netlist Writer    Info: Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition    Info: Copyright (C) 2018  Intel Corporation. All rights reserved.    Info: Your use of Intel Corporation's design tools, logic functions     Info: and other software and tools, and its AMPP partner logic     Info: functions, and any output files from any of the foregoing     Info: (including device programming or simulation files), and any     Info: associated documentation or information are expressly subject     Info: to the terms and conditions of the Intel Program License     Info: Subscription Agreement, the Intel Quartus Prime License Agreement,    Info: the Intel FPGA IP License Agreement, or other applicable license    Info: agreement, including, without limitation, that your use is for    Info: the sole purpose of programming logic devices manufactured by    Info: Intel and sold by Intel or its authorized distributors.  Please    Info: refer to the applicable agreement for further details.    Info: Processing started: Wed Jan 15 09:35:17 2020Info: Command: quartus_eda --write_settings_files=off --simulation=on --functional=on --flatten_buses=off --tool=modelsim_oem --format=verilog --output_directory=/home/jose/Desktop/LabDig/EXP2/Files/contador_163_restored/simulation/qsim/ contador_163 -c contador_163Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.Info (204019): Generated file contador_163.vo in folder "/home/jose/Desktop/LabDig/EXP2/Files/contador_163_restored/simulation/qsim//" for EDA simulation toolInfo: Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning    Info: Peak virtual memory: 1115 megabytes    Info: Processing ended: Wed Jan 15 09:35:18 2020    Info: Elapsed time: 00:00:01    Info: Total CPU time (on all processors): 00:00:01
Completed successfully. 

**** Generating the ModelSim .do script ****

/home/jose/Desktop/LabDig/EXP2/Files/contador_163_restored/simulation/qsim/contador_163.do generated.

Completed successfully. 

**** Running the ModelSim simulation ****

/home/jose/intelFPGA/18.0/modelsim_ase/linuxaloem//vsim -c -do contador_163.do

Reading pref.tcl
# 10.5b
# do contador_163.do
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:35:21 on Jan 15,2020
# vlog -work work contador_163.vo 
# -- Compiling module contador_163
# 
# Top level modules:# 	contador_163# End time: 09:35:22 on Jan 15,2020, Elapsed time: 0:00:01# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:35:22 on Jan 15,2020# vlog -work work WaveContador163.vwf.vt 
# -- Compiling module contador_163_vlg_vec_tst# # Top level modules:# 	contador_163_vlg_vec_tst# End time: 09:35:22 on Jan 15,2020, Elapsed time: 0:00:00# Errors: 0, Warnings: 0
# vsim -novopt -c -t 1ps -L cyclonev_ver -L altera_ver -L altera_mf_ver -L 220model_ver -L sgate_ver -L altera_lnsim_ver work.contador_163_vlg_vec_tst # Start time: 09:35:22 on Jan 15,2020# Loading work.contador_163_vlg_vec_tst# Loading work.contador_163# Loading cyclonev_ver.cyclonev_io_obuf# Loading cyclonev_ver.cyclonev_io_ibuf# Loading cyclonev_ver.cyclonev_clkena# Loading cyclonev_ver.cyclonev_lcell_comb# Loading altera_ver.dffeas# Loading altera_ver.PRIM_GDFF_LOW
# after#23
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.# ** Note: $finish    : WaveContador163.vwf.vt(56)#    Time: 620 ns  Iteration: 0  Instance: /contador_163_vlg_vec_tst
# End time: 09:35:23 on Jan 15,2020, Elapsed time: 0:00:01# Errors: 0, Warnings: 1
Completed successfully. 

**** Converting ModelSim VCD to vector waveform ****

Reading /home/jose/Desktop/LabDig/EXP2/Files/contador_163_restored/WaveContador163.vwf...

Reading /home/jose/Desktop/LabDig/EXP2/Files/contador_163_restored/simulation/qsim/contador_163.msim.vcd...

Processing channel transitions... 

Writing the resulting VWF to /home/jose/Desktop/LabDig/EXP2/Files/contador_163_restored/simulation/qsim/contador_163_20200115093523.sim.vwf

Finished VCD to VWF conversion.

Completed successfully. 

All completed.