# Reading C:/altera/13.0sp1/modelsim_ase/tcl/vsim/pref.tcl 
# OpenFile {C:/Users/Nguyen Ha Hai/axi4-system-suite/sim/modelsim/AXI.mpf} 
# Loading project AXI
do {C:/Users/Nguyen Ha Hai/axi4-system-suite/sim/modelsim/run_test.tcl}
# Modifying C:/Users/Nguyen Ha Hai/axi4-system-suite/sim/modelsim/AXI.mpf
# ../..
# ../../src
# ../../Master_ALU
# ../../Slave_Memory
# ../../tb
# ../../src/axi_interconnect/rtl
# ==========================================
# Compiling AXI Interconnect Components...
# ==========================================
# Compiling utils...
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module Raising_Edge_Det
# 
# Top level modules:
# 	Raising_Edge_Det
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module Faling_Edge_Detc
# 
# Top level modules:
# 	Faling_Edge_Detc
# Compiling buffers...
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module Queue
# 
# Top level modules:
# 	Queue
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module Resp_Queue
# 
# Top level modules:
# 	Resp_Queue
# Compiling datapath mux...
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module Mux_2x1
# 
# Top level modules:
# 	Mux_2x1
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module Mux_2x1_en
# 
# Top level modules:
# 	Mux_2x1_en
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module Mux_4x1
# 
# Top level modules:
# 	Mux_4x1
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module AW_MUX_2_1
# 
# Top level modules:
# 	AW_MUX_2_1
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module WD_MUX_2_1
# 
# Top level modules:
# 	WD_MUX_2_1
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module BReady_MUX_2_1
# 
# Top level modules:
# 	BReady_MUX_2_1
# Compiling datapath demux...
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module Demux_1x2
# 
# Top level modules:
# 	Demux_1x2
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module Demux_1x2_en
# 
# Top level modules:
# 	Demux_1x2_en
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module Demux_1x4
# 
# Top level modules:
# 	Demux_1x4
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module Demux_1_2
# 
# Top level modules:
# 	Demux_1_2
# Compiling arbiters...
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module Qos_Arbiter
# 
# Top level modules:
# 	Qos_Arbiter
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module Read_Arbiter
# 
# Top level modules:
# 	Read_Arbiter
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module Write_Arbiter
# 
# Top level modules:
# 	Write_Arbiter
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module Write_Arbiter_RR
# 
# Top level modules:
# 	Write_Arbiter_RR
# Compiling decoders...
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module Read_Addr_Channel_Dec
# 
# Top level modules:
# 	Read_Addr_Channel_Dec
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module Write_Addr_Channel_Dec
# 
# Top level modules:
# 	Write_Addr_Channel_Dec
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module Write_Resp_Channel_Dec
# 
# Top level modules:
# 	Write_Resp_Channel_Dec
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module Write_Resp_Channel_Arb
# 
# Top level modules:
# 	Write_Resp_Channel_Arb
# Compiling handshake...
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module AW_HandShake_Checker
# 
# Top level modules:
# 	AW_HandShake_Checker
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module WD_HandShake
# 
# Top level modules:
# 	WD_HandShake
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module WR_HandShake
# 
# Top level modules:
# 	WR_HandShake
# Compiling channel controllers...
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module Controller
# ** Note: (vlog-143) Recognized 3 FSMs in module "Controller(verilog)".
# 
# 
# Top level modules:
# 	Controller
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module AR_Channel_Controller_Top
# 
# Top level modules:
# 	AR_Channel_Controller_Top
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module AW_Channel_Controller_Top
# 
# Top level modules:
# 	AW_Channel_Controller_Top
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module WD_Channel_Controller_Top
# 
# Top level modules:
# 	WD_Channel_Controller_Top
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module BR_Channel_Controller_Top
# 
# Top level modules:
# 	BR_Channel_Controller_Top
# Compiling interconnect core...
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module AXI_Interconnect_Full
# 
# Top level modules:
# 	AXI_Interconnect_Full
# 
# ==========================================
# Compiling Master and Slave Components...
# ==========================================
# Compiling ALU Master...
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module ALU_Core
# 
# Top level modules:
# 	ALU_Core
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module CPU_Controller
# ** Note: (vlog-143) Recognized 1 FSM in module "CPU_Controller(verilog)".
# 
# 
# Top level modules:
# 	CPU_Controller
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module CPU_ALU_Master
# 
# Top level modules:
# 	CPU_ALU_Master
# Compiling Slave Memory...
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module Simple_Memory_Slave
# 
# Top level modules:
# 	Simple_Memory_Slave
# Compiling Top-level System...
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module alu_master_system
# 
# Top level modules:
# 	alu_master_system
# Compiling Testbench...
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module alu_master_system_tb
# 
# Top level modules:
# 	alu_master_system_tb
# 
# ==========================================
# Starting Simulation...
# ==========================================
# vsim -voptargs=+acc work.alu_master_system_tb 
# Loading work.alu_master_system_tb
# Loading work.alu_master_system
# Loading work.CPU_ALU_Master
# Loading work.ALU_Core
# Loading work.CPU_Controller
# Loading work.AXI_Interconnect_Full
# Loading work.AW_Channel_Controller_Top
# Loading work.Qos_Arbiter
# Loading work.Faling_Edge_Detc
# Loading work.Raising_Edge_Det
# Loading work.AW_HandShake_Checker
# Loading work.Demux_1_2
# Loading work.AW_MUX_2_1
# Loading work.Write_Addr_Channel_Dec
# Loading work.WD_Channel_Controller_Top
# Loading work.Queue
# Loading work.WD_HandShake
# Loading work.WD_MUX_2_1
# Loading work.BR_Channel_Controller_Top
# Loading work.WR_HandShake
# Loading work.Write_Resp_Channel_Arb
# Loading work.BReady_MUX_2_1
# Loading work.Write_Resp_Channel_Dec
# Loading work.AR_Channel_Controller_Top
# Loading work.Read_Arbiter
# Loading work.Mux_2x1
# Loading work.Read_Addr_Channel_Dec
# Loading work.Controller
# Loading work.Demux_1x4
# Loading work.Mux_4x1
# Loading work.Simple_Memory_Slave
# ========================================
# ALU Master System Testbench Started
# ========================================
# [150000] Reset released
# 
# [200000] Test 1: Master 0 accessing Slave 0
# 
# [1000000000] ERROR: Testbench timeout!
# ** Note: $finish    : ../../tb/wrapper_tb/alu_master_system_tb.v(156)
#    Time: 1 ms  Iteration: 0  Instance: /alu_master_system_tb
# 1
# Break in Module alu_master_system_tb at ../../tb/wrapper_tb/alu_master_system_tb.v line 156
# Simulation Breakpoint: 1
# Break in Module alu_master_system_tb at ../../tb/wrapper_tb/alu_master_system_tb.v line 156
# MACRO C:\Users\Nguyen Ha Hai\axi4-system-suite\sim\modelsim\run_test.tcl PAUSED at line 121
# Compile of Write_Arbiter_RR.v was successful.
# Compile of Qos_Arbiter.v was successful.
# Compile of Write_Arbiter.v was successful.
# Compile of Queue.v was successful.
# Compile of Resp_Queue.v was successful.
# Compile of Controller.v was successful.
# Compile of AW_Channel_Controller_Top.v was successful.
# Compile of BR_Channel_Controller_Top.v was successful.
# Compile of WD_Channel_Controller_Top.v was successful.
# Compile of AXI_Interconnect.v was successful.
# Compile of AXI_Interconnect_Full.v was successful.
# Compile of Demux_1_2.v was successful.
# Compile of Demux_1x2.v was successful.
# Compile of Demux_1x2_en.v was successful.
# Compile of AW_MUX_2_1.v was successful.
# Compile of BReady_MUX_2_1.v was successful.
# Compile of Mux_2x1.v was successful.
# Compile of Mux_2x1_en.v was successful.
# Compile of WD_MUX_2_1.v was successful.
# Compile of Write_Addr_Channel_Dec.v was successful.
# Compile of Write_Resp_Channel_Arb.v was successful.
# Compile of Write_Resp_Channel_Dec.v was successful.
# Compile of AW_HandShake_Checker.v was successful.
# Compile of WD_HandShake.v was successful.
# Compile of WR_HandShake.v was successful.
# Compile of Faling_Edge_Detc.v was successful.
# Compile of Raising_Edge_Det.v was successful.
# Compile of Qos_Arbiter_tb.v was successful.
# Compile of Write_Arbiter_RR_tb.v was successful.
# Compile of Write_Arbiter_tb.v was successful.
# Compile of Queue_tb.v was successful.
# Compile of Resp_Queue_tb.v was successful.
# Compile of Controller_tb.v was successful.
# Compile of AW_Channel_Controller_Top_tb.v was successful.
# Compile of BR_Channel_Controller_Top_tb.v was successful.
# Compile of WD_Channel_Controller_Top_tb.v was successful.
# Compile of AXI_Interconnect_tb.v was successful.
# Compile of test_case1.v was successful.
# Compile of test_case2.v was successful.
# Compile of test_case3.v was successful.
# Compile of test_case4.v was successful.
# Compile of test_case5.v was successful.
# Compile of Demux_1_2_tb.v was successful.
# Compile of Demux_1x2_en_tb.v was successful.
# Compile of Demux_1x2_tb.v was successful.
# Compile of AW_MUX_2_1_tb.v was successful.
# Compile of BReady_MUX_2_1_tb.v was successful.
# Compile of Mux_2x1_en_tb.v was successful.
# Compile of Mux_2x1_tb.v was successful.
# Compile of WD_MUX_2_1_tb.v was successful.
# Compile of Write_Addr_Channel_Dec_tb.v was successful.
# Compile of Write_Resp_Channel_Dec_tb.v was successful.
# Compile of AW_HandShake_Checker_tb.v was successful.
# Compile of WD_HandShake_tb.v was successful.
# Compile of WR_HandShake_tb.v was successful.
# Compile of Faling_Edge_Detc_tb.v was successful.
# Compile of Raising_Edge_Det_tb.v was successful.
# Compile of Read_Arbiter.v was successful.
# Compile of AR_Channel_Controller_Top.v was successful.
# Compile of Demux_1x4.v was successful.
# Compile of Mux_4x1.v was successful.
# Compile of Read_Addr_Channel_Dec.v was successful.
# Compile of ALU_Core.v was successful.
# Compile of CPU_ALU_Master.v was successful.
# Compile of CPU_Controller.v was successful.
# Compile of CPU_ALU_Master_tb.v was successful.
# Compile of Simple_Memory_Slave.v was successful.
# Compile of alu_master_system.v was successful.
# Compile of alu_master_system_tb.v was successful.
# Compile of Simple_AXI_Master_Test.v was successful.
# 70 compiles, 0 failed with no errors. 
vsim -voptargs=+acc work.alu_master_system_tb
# vsim -voptargs=+acc work.alu_master_system_tb 
# Loading work.alu_master_system_tb
# Loading work.alu_master_system
# Loading work.CPU_ALU_Master
# Loading work.ALU_Core
# Loading work.CPU_Controller
# Loading work.AXI_Interconnect_Full
# Loading work.AW_Channel_Controller_Top
# Loading work.Qos_Arbiter
# Loading work.Faling_Edge_Detc
# Loading work.Raising_Edge_Det
# Loading work.AW_HandShake_Checker
# Loading work.Demux_1_2
# Loading work.AW_MUX_2_1
# Loading work.Write_Addr_Channel_Dec
# Loading work.WD_Channel_Controller_Top
# Loading work.Queue
# Loading work.WD_HandShake
# Loading work.WD_MUX_2_1
# Loading work.BR_Channel_Controller_Top
# Loading work.WR_HandShake
# Loading work.Write_Resp_Channel_Arb
# Loading work.BReady_MUX_2_1
# Loading work.Write_Resp_Channel_Dec
# Loading work.AR_Channel_Controller_Top
# Loading work.Read_Arbiter
# Loading work.Mux_2x1
# Loading work.Read_Addr_Channel_Dec
# Loading work.Controller
# Loading work.Demux_1x4
# Loading work.Mux_4x1
# Loading work.Simple_Memory_Slave
add wave sim:/alu_master_system_tb/*
run -all
# ========================================
# ALU Master System Testbench Started
# ========================================
# [150000] Reset released
# 
# [200000] Test 1: Master 0 accessing Slave 0
# 
# [1000000000] ERROR: Testbench timeout!
# ** Note: $finish    : C:/Users/Nguyen Ha Hai/axi4-system-suite/tb/wrapper_tb/alu_master_system_tb.v(156)
#    Time: 1 ms  Iteration: 0  Instance: /alu_master_system_tb
# 1
# Break in Module alu_master_system_tb at C:/Users/Nguyen Ha Hai/axi4-system-suite/tb/wrapper_tb/alu_master_system_tb.v line 156
# Compile of Write_Arbiter_RR.v was successful.
# Compile of Qos_Arbiter.v was successful.
# Compile of Write_Arbiter.v was successful.
# Compile of Queue.v was successful.
# Compile of Resp_Queue.v was successful.
# Compile of Controller.v was successful.
# Compile of AW_Channel_Controller_Top.v was successful.
# Compile of BR_Channel_Controller_Top.v was successful.
# Compile of WD_Channel_Controller_Top.v was successful.
# Compile of AXI_Interconnect.v was successful.
# Compile of AXI_Interconnect_Full.v was successful.
# Compile of Demux_1_2.v was successful.
# Compile of Demux_1x2.v was successful.
# Compile of Demux_1x2_en.v was successful.
# Compile of AW_MUX_2_1.v was successful.
# Compile of BReady_MUX_2_1.v was successful.
# Compile of Mux_2x1.v was successful.
# Compile of Mux_2x1_en.v was successful.
# Compile of WD_MUX_2_1.v was successful.
# Compile of Write_Addr_Channel_Dec.v was successful.
# Compile of Write_Resp_Channel_Arb.v was successful.
# Compile of Write_Resp_Channel_Dec.v was successful.
# Compile of AW_HandShake_Checker.v was successful.
# Compile of WD_HandShake.v was successful.
# Compile of WR_HandShake.v was successful.
# Compile of Faling_Edge_Detc.v was successful.
# Compile of Raising_Edge_Det.v was successful.
# Compile of Qos_Arbiter_tb.v was successful.
# Compile of Write_Arbiter_RR_tb.v was successful.
# Compile of Write_Arbiter_tb.v was successful.
# Compile of Queue_tb.v was successful.
# Compile of Resp_Queue_tb.v was successful.
# Compile of Controller_tb.v was successful.
# Compile of AW_Channel_Controller_Top_tb.v was successful.
# Compile of BR_Channel_Controller_Top_tb.v was successful.
# Compile of WD_Channel_Controller_Top_tb.v was successful.
# Compile of AXI_Interconnect_tb.v was successful.
# Compile of test_case1.v was successful.
# Compile of test_case2.v was successful.
# Compile of test_case3.v was successful.
# Compile of test_case4.v was successful.
# Compile of test_case5.v was successful.
# Compile of Demux_1_2_tb.v was successful.
# Compile of Demux_1x2_en_tb.v was successful.
# Compile of Demux_1x2_tb.v was successful.
# Compile of AW_MUX_2_1_tb.v was successful.
# Compile of BReady_MUX_2_1_tb.v was successful.
# Compile of Mux_2x1_en_tb.v was successful.
# Compile of Mux_2x1_tb.v was successful.
# Compile of WD_MUX_2_1_tb.v was successful.
# Compile of Write_Addr_Channel_Dec_tb.v was successful.
# Compile of Write_Resp_Channel_Dec_tb.v was successful.
# Compile of AW_HandShake_Checker_tb.v was successful.
# Compile of WD_HandShake_tb.v was successful.
# Compile of WR_HandShake_tb.v was successful.
# Compile of Faling_Edge_Detc_tb.v was successful.
# Compile of Raising_Edge_Det_tb.v was successful.
# Compile of Read_Arbiter.v was successful.
# Compile of AR_Channel_Controller_Top.v was successful.
# Compile of Demux_1x4.v was successful.
# Compile of Mux_4x1.v was successful.
# Compile of Read_Addr_Channel_Dec.v was successful.
# Compile of ALU_Core.v was successful.
# Compile of CPU_ALU_Master.v was successful.
# Compile of CPU_Controller.v was successful.
# Compile of CPU_ALU_Master_tb.v was successful.
# Compile of Simple_Memory_Slave.v was successful.
# Compile of alu_master_system.v was successful.
# Compile of alu_master_system_tb.v was successful.
# Compile of Simple_AXI_Master_Test.v was successful.
# 70 compiles, 0 failed with no errors. 
vsim -voptargs=+acc work.alu_master_system_tb
# vsim -voptargs=+acc work.alu_master_system_tb 
# Loading work.alu_master_system_tb
# Loading work.alu_master_system
# Loading work.CPU_ALU_Master
# Loading work.ALU_Core
# Loading work.CPU_Controller
# Loading work.AXI_Interconnect_Full
# Loading work.AW_Channel_Controller_Top
# Loading work.Qos_Arbiter
# Loading work.Faling_Edge_Detc
# Loading work.Raising_Edge_Det
# Loading work.AW_HandShake_Checker
# Loading work.Demux_1_2
# Loading work.AW_MUX_2_1
# Loading work.Write_Addr_Channel_Dec
# Loading work.WD_Channel_Controller_Top
# Loading work.Queue
# Loading work.WD_HandShake
# Loading work.WD_MUX_2_1
# Loading work.BR_Channel_Controller_Top
# Loading work.WR_HandShake
# Loading work.Write_Resp_Channel_Arb
# Loading work.BReady_MUX_2_1
# Loading work.Write_Resp_Channel_Dec
# Loading work.AR_Channel_Controller_Top
# Loading work.Read_Arbiter
# Loading work.Mux_2x1
# Loading work.Read_Addr_Channel_Dec
# Loading work.Controller
# Loading work.Demux_1x4
# Loading work.Mux_4x1
# Loading work.Simple_Memory_Slave
add wave sim:/alu_master_system_tb/*
run -all
# ========================================
# ALU Master System Testbench Started
# ========================================
# [150000] Reset released
# 
# [200000] Test 1: Master 0 accessing Slave 0
# 
# [1000000000] ERROR: Testbench timeout!
# ** Note: $finish    : C:/Users/Nguyen Ha Hai/axi4-system-suite/tb/wrapper_tb/alu_master_system_tb.v(156)
#    Time: 1 ms  Iteration: 0  Instance: /alu_master_system_tb
# 1
# Break in Module alu_master_system_tb at C:/Users/Nguyen Ha Hai/axi4-system-suite/tb/wrapper_tb/alu_master_system_tb.v line 156
# Compile of Write_Arbiter_RR.v was successful.
# Compile of Qos_Arbiter.v was successful.
# Compile of Write_Arbiter.v was successful.
# Compile of Queue.v was successful.
# Compile of Resp_Queue.v was successful.
# Compile of Controller.v was successful.
# Compile of AW_Channel_Controller_Top.v was successful.
# Compile of BR_Channel_Controller_Top.v was successful.
# Compile of WD_Channel_Controller_Top.v was successful.
# Compile of AXI_Interconnect.v was successful.
# Compile of AXI_Interconnect_Full.v was successful.
# Compile of Demux_1_2.v was successful.
# Compile of Demux_1x2.v was successful.
# Compile of Demux_1x2_en.v was successful.
# Compile of AW_MUX_2_1.v was successful.
# Compile of BReady_MUX_2_1.v was successful.
# Compile of Mux_2x1.v was successful.
# Compile of Mux_2x1_en.v was successful.
# Compile of WD_MUX_2_1.v was successful.
# Compile of Write_Addr_Channel_Dec.v was successful.
# Compile of Write_Resp_Channel_Arb.v was successful.
# Compile of Write_Resp_Channel_Dec.v was successful.
# Compile of AW_HandShake_Checker.v was successful.
# Compile of WD_HandShake.v was successful.
# Compile of WR_HandShake.v was successful.
# Compile of Faling_Edge_Detc.v was successful.
# Compile of Raising_Edge_Det.v was successful.
# Compile of Qos_Arbiter_tb.v was successful.
# Compile of Write_Arbiter_RR_tb.v was successful.
# Compile of Write_Arbiter_tb.v was successful.
# Compile of Queue_tb.v was successful.
# Compile of Resp_Queue_tb.v was successful.
# Compile of Controller_tb.v was successful.
# Compile of AW_Channel_Controller_Top_tb.v was successful.
# Compile of BR_Channel_Controller_Top_tb.v was successful.
# Compile of WD_Channel_Controller_Top_tb.v was successful.
# Compile of AXI_Interconnect_tb.v was successful.
# Compile of test_case1.v was successful.
# Compile of test_case2.v was successful.
# Compile of test_case3.v was successful.
# Compile of test_case4.v was successful.
# Compile of test_case5.v was successful.
# Compile of Demux_1_2_tb.v was successful.
# Compile of Demux_1x2_en_tb.v was successful.
# Compile of Demux_1x2_tb.v was successful.
# Compile of AW_MUX_2_1_tb.v was successful.
# Compile of BReady_MUX_2_1_tb.v was successful.
# Compile of Mux_2x1_en_tb.v was successful.
# Compile of Mux_2x1_tb.v was successful.
# Compile of WD_MUX_2_1_tb.v was successful.
# Compile of Write_Addr_Channel_Dec_tb.v was successful.
# Compile of Write_Resp_Channel_Dec_tb.v was successful.
# Compile of AW_HandShake_Checker_tb.v was successful.
# Compile of WD_HandShake_tb.v was successful.
# Compile of WR_HandShake_tb.v was successful.
# Compile of Faling_Edge_Detc_tb.v was successful.
# Compile of Raising_Edge_Det_tb.v was successful.
# Compile of Read_Arbiter.v was successful.
# Compile of AR_Channel_Controller_Top.v was successful.
# Compile of Demux_1x4.v was successful.
# Compile of Mux_4x1.v was successful.
# Compile of Read_Addr_Channel_Dec.v was successful.
# Compile of ALU_Core.v was successful.
# Compile of CPU_ALU_Master.v was successful.
# Compile of CPU_Controller.v was successful.
# Compile of CPU_ALU_Master_tb.v was successful.
# Compile of Simple_Memory_Slave.v was successful.
# Compile of alu_master_system.v was successful.
# Compile of alu_master_system_tb.v was successful.
# Compile of Simple_AXI_Master_Test.v was successful.
# 70 compiles, 0 failed with no errors. 
vsim -voptargs=+acc work.alu_master_system_tb
# vsim -voptargs=+acc work.alu_master_system_tb 
# Loading work.alu_master_system_tb
# Loading work.alu_master_system
# Loading work.CPU_ALU_Master
# Loading work.ALU_Core
# Loading work.CPU_Controller
# Loading work.AXI_Interconnect_Full
# Loading work.AW_Channel_Controller_Top
# Loading work.Qos_Arbiter
# Loading work.Faling_Edge_Detc
# Loading work.Raising_Edge_Det
# Loading work.AW_HandShake_Checker
# Loading work.Demux_1_2
# Loading work.AW_MUX_2_1
# Loading work.Write_Addr_Channel_Dec
# Loading work.WD_Channel_Controller_Top
# Loading work.Queue
# Loading work.WD_HandShake
# Loading work.WD_MUX_2_1
# Loading work.BR_Channel_Controller_Top
# Loading work.WR_HandShake
# Loading work.Write_Resp_Channel_Arb
# Loading work.BReady_MUX_2_1
# Loading work.Write_Resp_Channel_Dec
# Loading work.AR_Channel_Controller_Top
# Loading work.Read_Arbiter
# Loading work.Mux_2x1
# Loading work.Read_Addr_Channel_Dec
# Loading work.Controller
# Loading work.Demux_1x4
# Loading work.Mux_4x1
# Loading work.Simple_Memory_Slave
add wave sim:/alu_master_system_tb/*
run -all
# ========================================
# ALU Master System Testbench Started
# ========================================
# [150000] Reset released
# 
# [200000] Test 1: Master 0 accessing Slave 0
# 
# [1000000000] ERROR: Testbench timeout!
# ** Note: $finish    : C:/Users/Nguyen Ha Hai/axi4-system-suite/tb/wrapper_tb/alu_master_system_tb.v(156)
#    Time: 1 ms  Iteration: 0  Instance: /alu_master_system_tb
# 1
# Break in Module alu_master_system_tb at C:/Users/Nguyen Ha Hai/axi4-system-suite/tb/wrapper_tb/alu_master_system_tb.v line 156
# Compile of Write_Arbiter_RR.v was successful.
# Compile of Qos_Arbiter.v was successful.
# Compile of Write_Arbiter.v was successful.
# Compile of Queue.v was successful.
# Compile of Resp_Queue.v was successful.
# Compile of Controller.v was successful.
# Compile of AW_Channel_Controller_Top.v was successful.
# Compile of BR_Channel_Controller_Top.v was successful.
# Compile of WD_Channel_Controller_Top.v was successful.
# Compile of AXI_Interconnect.v was successful.
# Compile of AXI_Interconnect_Full.v was successful.
# Compile of Demux_1_2.v was successful.
# Compile of Demux_1x2.v was successful.
# Compile of Demux_1x2_en.v was successful.
# Compile of AW_MUX_2_1.v was successful.
# Compile of BReady_MUX_2_1.v was successful.
# Compile of Mux_2x1.v was successful.
# Compile of Mux_2x1_en.v was successful.
# Compile of WD_MUX_2_1.v was successful.
# Compile of Write_Addr_Channel_Dec.v was successful.
# Compile of Write_Resp_Channel_Arb.v was successful.
# Compile of Write_Resp_Channel_Dec.v was successful.
# Compile of AW_HandShake_Checker.v was successful.
# Compile of WD_HandShake.v was successful.
# Compile of WR_HandShake.v was successful.
# Compile of Faling_Edge_Detc.v was successful.
# Compile of Raising_Edge_Det.v was successful.
# Compile of Qos_Arbiter_tb.v was successful.
# Compile of Write_Arbiter_RR_tb.v was successful.
# Compile of Write_Arbiter_tb.v was successful.
# Compile of Queue_tb.v was successful.
# Compile of Resp_Queue_tb.v was successful.
# Compile of Controller_tb.v was successful.
# Compile of AW_Channel_Controller_Top_tb.v was successful.
# Compile of BR_Channel_Controller_Top_tb.v was successful.
# Compile of WD_Channel_Controller_Top_tb.v was successful.
# Compile of AXI_Interconnect_tb.v was successful.
# Compile of test_case1.v was successful.
# Compile of test_case2.v was successful.
# Compile of test_case3.v was successful.
# Compile of test_case4.v was successful.
# Compile of test_case5.v was successful.
# Compile of Demux_1_2_tb.v was successful.
# Compile of Demux_1x2_en_tb.v was successful.
# Compile of Demux_1x2_tb.v was successful.
# Compile of AW_MUX_2_1_tb.v was successful.
# Compile of BReady_MUX_2_1_tb.v was successful.
# Compile of Mux_2x1_en_tb.v was successful.
# Compile of Mux_2x1_tb.v was successful.
# Compile of WD_MUX_2_1_tb.v was successful.
# Compile of Write_Addr_Channel_Dec_tb.v was successful.
# Compile of Write_Resp_Channel_Dec_tb.v was successful.
# Compile of AW_HandShake_Checker_tb.v was successful.
# Compile of WD_HandShake_tb.v was successful.
# Compile of WR_HandShake_tb.v was successful.
# Compile of Faling_Edge_Detc_tb.v was successful.
# Compile of Raising_Edge_Det_tb.v was successful.
# Compile of Read_Arbiter.v was successful.
# Compile of AR_Channel_Controller_Top.v was successful.
# Compile of Demux_1x4.v was successful.
# Compile of Mux_4x1.v was successful.
# Compile of Read_Addr_Channel_Dec.v was successful.
# Compile of ALU_Core.v was successful.
# Compile of CPU_ALU_Master.v was successful.
# Compile of CPU_Controller.v was successful.
# Compile of CPU_ALU_Master_tb.v was successful.
# Compile of Simple_Memory_Slave.v was successful.
# Compile of alu_master_system.v was successful.
# Compile of alu_master_system_tb.v was successful.
# Compile of Simple_AXI_Master_Test.v was successful.
# 70 compiles, 0 failed with no errors. 
vsim -voptargs=+acc work.alu_master_system_tb
# vsim -voptargs=+acc work.alu_master_system_tb 
# Loading work.alu_master_system_tb
# Loading work.alu_master_system
# Loading work.CPU_ALU_Master
# Loading work.ALU_Core
# Loading work.CPU_Controller
# Loading work.AXI_Interconnect_Full
# Loading work.AW_Channel_Controller_Top
# Loading work.Qos_Arbiter
# Loading work.Faling_Edge_Detc
# Loading work.Raising_Edge_Det
# Loading work.AW_HandShake_Checker
# Loading work.Demux_1_2
# Loading work.AW_MUX_2_1
# Loading work.Write_Addr_Channel_Dec
# Loading work.WD_Channel_Controller_Top
# Loading work.Queue
# Loading work.WD_HandShake
# Loading work.WD_MUX_2_1
# Loading work.BR_Channel_Controller_Top
# Loading work.WR_HandShake
# Loading work.Write_Resp_Channel_Arb
# Loading work.BReady_MUX_2_1
# Loading work.Write_Resp_Channel_Dec
# Loading work.AR_Channel_Controller_Top
# Loading work.Read_Arbiter
# Loading work.Mux_2x1
# Loading work.Read_Addr_Channel_Dec
# Loading work.Controller
# Loading work.Demux_1x4
# Loading work.Mux_4x1
# Loading work.Simple_Memory_Slave
add wave sim:/alu_master_system_tb/*
run -all
# ========================================
# ALU Master System Testbench Started
# ========================================
# [150000] Reset released
# 
# [200000] Test 1: Master 0 accessing Slave 0
# 
# [1000000000] ERROR: Testbench timeout!
# ** Note: $finish    : C:/Users/Nguyen Ha Hai/axi4-system-suite/tb/wrapper_tb/alu_master_system_tb.v(156)
#    Time: 1 ms  Iteration: 0  Instance: /alu_master_system_tb
# 1
# Break in Module alu_master_system_tb at C:/Users/Nguyen Ha Hai/axi4-system-suite/tb/wrapper_tb/alu_master_system_tb.v line 156
# Compile of Write_Arbiter_RR.v was successful.
# Compile of Qos_Arbiter.v was successful.
# Compile of Write_Arbiter.v was successful.
# Compile of Queue.v was successful.
# Compile of Resp_Queue.v was successful.
# Compile of Controller.v was successful.
# Compile of AW_Channel_Controller_Top.v was successful.
# Compile of BR_Channel_Controller_Top.v was successful.
# Compile of WD_Channel_Controller_Top.v was successful.
# Compile of AXI_Interconnect.v was successful.
# Compile of AXI_Interconnect_Full.v was successful.
# Compile of Demux_1_2.v was successful.
# Compile of Demux_1x2.v was successful.
# Compile of Demux_1x2_en.v was successful.
# Compile of AW_MUX_2_1.v was successful.
# Compile of BReady_MUX_2_1.v was successful.
# Compile of Mux_2x1.v was successful.
# Compile of Mux_2x1_en.v was successful.
# Compile of WD_MUX_2_1.v was successful.
# Compile of Write_Addr_Channel_Dec.v was successful.
# Compile of Write_Resp_Channel_Arb.v was successful.
# Compile of Write_Resp_Channel_Dec.v was successful.
# Compile of AW_HandShake_Checker.v was successful.
# Compile of WD_HandShake.v was successful.
# Compile of WR_HandShake.v was successful.
# Compile of Faling_Edge_Detc.v was successful.
# Compile of Raising_Edge_Det.v was successful.
# Compile of Qos_Arbiter_tb.v was successful.
# Compile of Write_Arbiter_RR_tb.v was successful.
# Compile of Write_Arbiter_tb.v was successful.
# Compile of Queue_tb.v was successful.
# Compile of Resp_Queue_tb.v was successful.
# Compile of Controller_tb.v was successful.
# Compile of AW_Channel_Controller_Top_tb.v was successful.
# Compile of BR_Channel_Controller_Top_tb.v was successful.
# Compile of WD_Channel_Controller_Top_tb.v was successful.
# Compile of AXI_Interconnect_tb.v was successful.
# Compile of test_case1.v was successful.
# Compile of test_case2.v was successful.
# Compile of test_case3.v was successful.
# Compile of test_case4.v was successful.
# Compile of test_case5.v was successful.
# Compile of Demux_1_2_tb.v was successful.
# Compile of Demux_1x2_en_tb.v was successful.
# Compile of Demux_1x2_tb.v was successful.
# Compile of AW_MUX_2_1_tb.v was successful.
# Compile of BReady_MUX_2_1_tb.v was successful.
# Compile of Mux_2x1_en_tb.v was successful.
# Compile of Mux_2x1_tb.v was successful.
# Compile of WD_MUX_2_1_tb.v was successful.
# Compile of Write_Addr_Channel_Dec_tb.v was successful.
# Compile of Write_Resp_Channel_Dec_tb.v was successful.
# Compile of AW_HandShake_Checker_tb.v was successful.
# Compile of WD_HandShake_tb.v was successful.
# Compile of WR_HandShake_tb.v was successful.
# Compile of Faling_Edge_Detc_tb.v was successful.
# Compile of Raising_Edge_Det_tb.v was successful.
# Compile of Read_Arbiter.v was successful.
# Compile of AR_Channel_Controller_Top.v was successful.
# Compile of Demux_1x4.v was successful.
# Compile of Mux_4x1.v was successful.
# Compile of Read_Addr_Channel_Dec.v was successful.
# Compile of ALU_Core.v was successful.
# Compile of CPU_ALU_Master.v was successful.
# Compile of CPU_Controller.v was successful.
# Compile of CPU_ALU_Master_tb.v was successful.
# Compile of Simple_Memory_Slave.v was successful.
# Compile of alu_master_system.v was successful.
# Compile of alu_master_system_tb.v was successful.
# Compile of Simple_AXI_Master_Test.v was successful.
# 70 compiles, 0 failed with no errors. 
vsim -voptargs=+acc work.alu_master_system_tb
# vsim -voptargs=+acc work.alu_master_system_tb 
# Loading work.alu_master_system_tb
# Loading work.alu_master_system
# Loading work.CPU_ALU_Master
# Loading work.ALU_Core
# Loading work.CPU_Controller
# Loading work.AXI_Interconnect_Full
# Loading work.AW_Channel_Controller_Top
# Loading work.Qos_Arbiter
# Loading work.Faling_Edge_Detc
# Loading work.Raising_Edge_Det
# Loading work.AW_HandShake_Checker
# Loading work.Demux_1_2
# Loading work.AW_MUX_2_1
# Loading work.Write_Addr_Channel_Dec
# Loading work.WD_Channel_Controller_Top
# Loading work.Queue
# Loading work.WD_HandShake
# Loading work.WD_MUX_2_1
# Loading work.BR_Channel_Controller_Top
# Loading work.WR_HandShake
# Loading work.Write_Resp_Channel_Arb
# Loading work.BReady_MUX_2_1
# Loading work.Write_Resp_Channel_Dec
# Loading work.AR_Channel_Controller_Top
# Loading work.Read_Arbiter
# Loading work.Mux_2x1
# Loading work.Read_Addr_Channel_Dec
# Loading work.Controller
# Loading work.Demux_1x4
# Loading work.Mux_4x1
# Loading work.Simple_Memory_Slave
# Compile of Write_Arbiter_RR.v was successful.
# Compile of Qos_Arbiter.v was successful.
# Compile of Write_Arbiter.v was successful.
# Compile of Queue.v was successful.
# Compile of Resp_Queue.v was successful.
# Compile of Controller.v was successful.
# Compile of AW_Channel_Controller_Top.v was successful.
# Compile of BR_Channel_Controller_Top.v was successful.
# Compile of WD_Channel_Controller_Top.v was successful.
# Compile of AXI_Interconnect.v was successful.
# Compile of AXI_Interconnect_Full.v was successful.
# Compile of Demux_1_2.v was successful.
# Compile of Demux_1x2.v was successful.
# Compile of Demux_1x2_en.v was successful.
# Compile of AW_MUX_2_1.v was successful.
# Compile of BReady_MUX_2_1.v was successful.
# Compile of Mux_2x1.v was successful.
# Compile of Mux_2x1_en.v was successful.
# Compile of WD_MUX_2_1.v was successful.
# Compile of Write_Addr_Channel_Dec.v was successful.
# Compile of Write_Resp_Channel_Arb.v was successful.
# Compile of Write_Resp_Channel_Dec.v was successful.
# Compile of AW_HandShake_Checker.v was successful.
# Compile of WD_HandShake.v was successful.
# Compile of WR_HandShake.v was successful.
# Compile of Faling_Edge_Detc.v was successful.
# Compile of Raising_Edge_Det.v was successful.
# Compile of Qos_Arbiter_tb.v was successful.
# Compile of Write_Arbiter_RR_tb.v was successful.
# Compile of Write_Arbiter_tb.v was successful.
# Compile of Queue_tb.v was successful.
# Compile of Resp_Queue_tb.v was successful.
# Compile of Controller_tb.v was successful.
# Compile of AW_Channel_Controller_Top_tb.v was successful.
# Compile of BR_Channel_Controller_Top_tb.v was successful.
# Compile of WD_Channel_Controller_Top_tb.v was successful.
# Compile of AXI_Interconnect_tb.v was successful.
# Compile of test_case1.v was successful.
# Compile of test_case2.v was successful.
# Compile of test_case3.v was successful.
# Compile of test_case4.v was successful.
# Compile of test_case5.v was successful.
# Compile of Demux_1_2_tb.v was successful.
# Compile of Demux_1x2_en_tb.v was successful.
# Compile of Demux_1x2_tb.v was successful.
# Compile of AW_MUX_2_1_tb.v was successful.
# Compile of BReady_MUX_2_1_tb.v was successful.
# Compile of Mux_2x1_en_tb.v was successful.
# Compile of Mux_2x1_tb.v was successful.
# Compile of WD_MUX_2_1_tb.v was successful.
# Compile of Write_Addr_Channel_Dec_tb.v was successful.
# Compile of Write_Resp_Channel_Dec_tb.v was successful.
# Compile of AW_HandShake_Checker_tb.v was successful.
# Compile of WD_HandShake_tb.v was successful.
# Compile of WR_HandShake_tb.v was successful.
# Compile of Faling_Edge_Detc_tb.v was successful.
# Compile of Raising_Edge_Det_tb.v was successful.
# Compile of Read_Arbiter.v was successful.
# Compile of AR_Channel_Controller_Top.v was successful.
# Compile of Demux_1x4.v was successful.
# Compile of Mux_4x1.v was successful.
# Compile of Read_Addr_Channel_Dec.v was successful.
# Compile of ALU_Core.v was successful.
# Compile of CPU_ALU_Master.v was successful.
# Compile of CPU_Controller.v was successful.
# Compile of CPU_ALU_Master_tb.v was successful.
# Compile of Simple_Memory_Slave.v was successful.
# Compile of alu_master_system.v was successful.
# Compile of alu_master_system_tb.v was successful.
# Compile of Simple_AXI_Master_Test.v was successful.
# 70 compiles, 0 failed with no errors. 
vsim -voptargs=+acc work.alu_master_system_tb
# vsim -voptargs=+acc work.alu_master_system_tb 
# Loading work.alu_master_system_tb
# Loading work.alu_master_system
# Loading work.CPU_ALU_Master
# Loading work.ALU_Core
# Loading work.CPU_Controller
# Loading work.AXI_Interconnect_Full
# Loading work.AW_Channel_Controller_Top
# Loading work.Qos_Arbiter
# Loading work.Faling_Edge_Detc
# Loading work.Raising_Edge_Det
# Loading work.AW_HandShake_Checker
# Loading work.Demux_1_2
# Loading work.AW_MUX_2_1
# Loading work.Write_Addr_Channel_Dec
# Loading work.WD_Channel_Controller_Top
# Loading work.Queue
# Loading work.WD_HandShake
# Loading work.WD_MUX_2_1
# Loading work.BR_Channel_Controller_Top
# Loading work.WR_HandShake
# Loading work.Write_Resp_Channel_Arb
# Loading work.BReady_MUX_2_1
# Loading work.Write_Resp_Channel_Dec
# Loading work.AR_Channel_Controller_Top
# Loading work.Read_Arbiter
# Loading work.Mux_2x1
# Loading work.Read_Addr_Channel_Dec
# Loading work.Controller
# Loading work.Demux_1x4
# Loading work.Mux_4x1
# Loading work.Simple_Memory_Slave
add wave sim:/alu_master_system_tb/*
run -all
# ========================================
# ALU Master System Testbench Started
# ========================================
# [150000] Reset released
# 
# [200000] Test 1: Master 0 accessing Slave 0
# 
# [1000000000] ERROR: Testbench timeout!
# ** Note: $finish    : C:/Users/Nguyen Ha Hai/axi4-system-suite/tb/wrapper_tb/alu_master_system_tb.v(156)
#    Time: 1 ms  Iteration: 0  Instance: /alu_master_system_tb
# 1
# Break in Module alu_master_system_tb at C:/Users/Nguyen Ha Hai/axi4-system-suite/tb/wrapper_tb/alu_master_system_tb.v line 156
