Name, t_RCD (Row to column command delay), t_RAS (Row access strobe latency), t_RC (Row cycle), t_CAS (Column access strobe latency), t_RP (Row precharge latency), t_RRD (Row activation to row activation delay), Activation energy, Read energy, Write energy, Precharge energy, DRAM core area, DRAM area per die, Area efficiency, DRAM die width, DRAM die height, TSV area overhead, TSV latency overhead, TSV energy overhead per access
dram_type_WideIO.cfg.txt, 9.29712 ns, 20.569 ns, 32.6944 ns, 15.3087 ns, 12.8671 ns, 3.42638 ns, 1.14896 nJ, 1.70623 nJ, 1.70626 nJ, 0.911791 nJ, 54.3655 mm2, 78.6273 mm2, 47.472%, 6.76991 mm, 11.5795 mm, 0.2352 mm2, 0.741733 ns, 0.0481619 nJ
dram_type_Serial.cfg.txt, 9.29712 ns, 20.569 ns, 32.6944 ns, 15.3087 ns, 12.8671 ns, 3.42638 ns, 1.14896 nJ, 1.70623 nJ, 1.70626 nJ, 0.911791 nJ, 54.3655 mm2, 78.6273 mm2, 47.472%, 6.76991 mm, 11.5795 mm, 0.2352 mm2, 0.741733 ns, 0.0481619 nJ
dram_type_DDR3.cfg.txt, 9.29712 ns, 20.569 ns, 32.6944 ns, 15.3087 ns, 12.8671 ns, 3.42638 ns, 1.14896 nJ, 1.70623 nJ, 1.70626 nJ, 0.911791 nJ, 54.3655 mm2, 78.6273 mm2, 47.472%, 6.76991 mm, 11.5795 mm, 0.2352 mm2, 0.741733 ns, 0.0481619 nJ
dram_type_LPDDR2.cfg.txt, 9.29712 ns, 20.569 ns, 32.6944 ns, 15.3087 ns, 12.8671 ns, 3.42638 ns, 1.14896 nJ, 1.70623 nJ, 1.70626 nJ, 0.911791 nJ, 54.3655 mm2, 78.6273 mm2, 47.472%, 6.76991 mm, 11.5795 mm, 0.2352 mm2, 0.741733 ns, 0.0481619 nJ
dram_type_DDR4.cfg.txt, 9.29712 ns, 20.569 ns, 32.6944 ns, 15.3087 ns, 12.8671 ns, 3.42638 ns, 1.14896 nJ, 1.70623 nJ, 1.70626 nJ, 0.911791 nJ, 54.3655 mm2, 78.6273 mm2, 47.472%, 6.76991 mm, 11.5795 mm, 0.2352 mm2, 0.741733 ns, 0.0481619 nJ