// Seed: 3189645636
module module_0 (
    output logic id_0,
    input logic id_1,
    input id_2,
    input logic id_3,
    input logic id_4,
    input id_5
);
  assign id_0 = id_5;
  logic id_6;
  assign id_6 = id_4 !== id_3 ? 1 : 1;
  logic id_7;
  type_14(
      1, id_2, (1) - id_3
  );
  logic id_8;
endmodule
