Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Tue Nov  9 10:27:25 2021
| Host         : ECE419-92QT0Q2 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file lab8_top_timing_summary_routed.rpt -pb lab8_top_timing_summary_routed.pb -rpx lab8_top_timing_summary_routed.rpx -warn_on_violation
| Design       : lab8_top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (3)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (3)
5. checking no_input_delay (4)
6. checking no_output_delay (6)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (3)
------------------------
 There are 3 register/latch pins with no clock driven by root clock pin: U_CLKDIV/sclk_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (3)
------------------------------------------------
 There are 3 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (4)
------------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (6)
-------------------------------
 There are 6 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.072        0.000                      0                   52        0.275        0.000                      0                   52        4.500        0.000                       0                    28  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         6.072        0.000                      0                   52        0.275        0.000                      0                   52        4.500        0.000                       0                    28  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.072ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.275ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.072ns  (required time - arrival time)
  Source:                 U_CLKDIV/q_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_CLKDIV/q_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.437ns  (logic 0.704ns (20.481%)  route 2.733ns (79.519%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.724     5.327    U_CLKDIV/clk_100MHz_IBUF_BUFG
    SLICE_X0Y92          FDRE                                         r  U_CLKDIV/q_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y92          FDRE (Prop_fdre_C_Q)         0.456     5.783 r  U_CLKDIV/q_reg[13]/Q
                         net (fo=2, routed)           1.109     6.892    U_CLKDIV/q[13]
    SLICE_X1Y92          LUT4 (Prop_lut4_I2_O)        0.124     7.016 f  U_CLKDIV/q[25]_i_6/O
                         net (fo=1, routed)           0.806     7.822    U_CLKDIV/q[25]_i_6_n_0
    SLICE_X1Y93          LUT6 (Prop_lut6_I3_O)        0.124     7.946 r  U_CLKDIV/q[25]_i_2/O
                         net (fo=26, routed)          0.818     8.764    U_CLKDIV/sclk
    SLICE_X0Y89          FDRE                                         r  U_CLKDIV/q_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.603    15.026    U_CLKDIV/clk_100MHz_IBUF_BUFG
    SLICE_X0Y89          FDRE                                         r  U_CLKDIV/q_reg[1]/C
                         clock pessimism              0.275    15.301    
                         clock uncertainty           -0.035    15.265    
    SLICE_X0Y89          FDRE (Setup_fdre_C_R)       -0.429    14.836    U_CLKDIV/q_reg[1]
  -------------------------------------------------------------------
                         required time                         14.836    
                         arrival time                          -8.764    
  -------------------------------------------------------------------
                         slack                                  6.072    

Slack (MET) :             6.072ns  (required time - arrival time)
  Source:                 U_CLKDIV/q_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_CLKDIV/q_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.437ns  (logic 0.704ns (20.481%)  route 2.733ns (79.519%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.724     5.327    U_CLKDIV/clk_100MHz_IBUF_BUFG
    SLICE_X0Y92          FDRE                                         r  U_CLKDIV/q_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y92          FDRE (Prop_fdre_C_Q)         0.456     5.783 r  U_CLKDIV/q_reg[13]/Q
                         net (fo=2, routed)           1.109     6.892    U_CLKDIV/q[13]
    SLICE_X1Y92          LUT4 (Prop_lut4_I2_O)        0.124     7.016 f  U_CLKDIV/q[25]_i_6/O
                         net (fo=1, routed)           0.806     7.822    U_CLKDIV/q[25]_i_6_n_0
    SLICE_X1Y93          LUT6 (Prop_lut6_I3_O)        0.124     7.946 r  U_CLKDIV/q[25]_i_2/O
                         net (fo=26, routed)          0.818     8.764    U_CLKDIV/sclk
    SLICE_X0Y89          FDRE                                         r  U_CLKDIV/q_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.603    15.026    U_CLKDIV/clk_100MHz_IBUF_BUFG
    SLICE_X0Y89          FDRE                                         r  U_CLKDIV/q_reg[2]/C
                         clock pessimism              0.275    15.301    
                         clock uncertainty           -0.035    15.265    
    SLICE_X0Y89          FDRE (Setup_fdre_C_R)       -0.429    14.836    U_CLKDIV/q_reg[2]
  -------------------------------------------------------------------
                         required time                         14.836    
                         arrival time                          -8.764    
  -------------------------------------------------------------------
                         slack                                  6.072    

Slack (MET) :             6.072ns  (required time - arrival time)
  Source:                 U_CLKDIV/q_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_CLKDIV/q_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.437ns  (logic 0.704ns (20.481%)  route 2.733ns (79.519%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.724     5.327    U_CLKDIV/clk_100MHz_IBUF_BUFG
    SLICE_X0Y92          FDRE                                         r  U_CLKDIV/q_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y92          FDRE (Prop_fdre_C_Q)         0.456     5.783 r  U_CLKDIV/q_reg[13]/Q
                         net (fo=2, routed)           1.109     6.892    U_CLKDIV/q[13]
    SLICE_X1Y92          LUT4 (Prop_lut4_I2_O)        0.124     7.016 f  U_CLKDIV/q[25]_i_6/O
                         net (fo=1, routed)           0.806     7.822    U_CLKDIV/q[25]_i_6_n_0
    SLICE_X1Y93          LUT6 (Prop_lut6_I3_O)        0.124     7.946 r  U_CLKDIV/q[25]_i_2/O
                         net (fo=26, routed)          0.818     8.764    U_CLKDIV/sclk
    SLICE_X0Y89          FDRE                                         r  U_CLKDIV/q_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.603    15.026    U_CLKDIV/clk_100MHz_IBUF_BUFG
    SLICE_X0Y89          FDRE                                         r  U_CLKDIV/q_reg[3]/C
                         clock pessimism              0.275    15.301    
                         clock uncertainty           -0.035    15.265    
    SLICE_X0Y89          FDRE (Setup_fdre_C_R)       -0.429    14.836    U_CLKDIV/q_reg[3]
  -------------------------------------------------------------------
                         required time                         14.836    
                         arrival time                          -8.764    
  -------------------------------------------------------------------
                         slack                                  6.072    

Slack (MET) :             6.072ns  (required time - arrival time)
  Source:                 U_CLKDIV/q_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_CLKDIV/q_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.437ns  (logic 0.704ns (20.481%)  route 2.733ns (79.519%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.724     5.327    U_CLKDIV/clk_100MHz_IBUF_BUFG
    SLICE_X0Y92          FDRE                                         r  U_CLKDIV/q_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y92          FDRE (Prop_fdre_C_Q)         0.456     5.783 r  U_CLKDIV/q_reg[13]/Q
                         net (fo=2, routed)           1.109     6.892    U_CLKDIV/q[13]
    SLICE_X1Y92          LUT4 (Prop_lut4_I2_O)        0.124     7.016 f  U_CLKDIV/q[25]_i_6/O
                         net (fo=1, routed)           0.806     7.822    U_CLKDIV/q[25]_i_6_n_0
    SLICE_X1Y93          LUT6 (Prop_lut6_I3_O)        0.124     7.946 r  U_CLKDIV/q[25]_i_2/O
                         net (fo=26, routed)          0.818     8.764    U_CLKDIV/sclk
    SLICE_X0Y89          FDRE                                         r  U_CLKDIV/q_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.603    15.026    U_CLKDIV/clk_100MHz_IBUF_BUFG
    SLICE_X0Y89          FDRE                                         r  U_CLKDIV/q_reg[4]/C
                         clock pessimism              0.275    15.301    
                         clock uncertainty           -0.035    15.265    
    SLICE_X0Y89          FDRE (Setup_fdre_C_R)       -0.429    14.836    U_CLKDIV/q_reg[4]
  -------------------------------------------------------------------
                         required time                         14.836    
                         arrival time                          -8.764    
  -------------------------------------------------------------------
                         slack                                  6.072    

Slack (MET) :             6.108ns  (required time - arrival time)
  Source:                 U_CLKDIV/q_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_CLKDIV/q_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.428ns  (logic 0.704ns (20.540%)  route 2.724ns (79.460%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 15.027 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.724     5.327    U_CLKDIV/clk_100MHz_IBUF_BUFG
    SLICE_X0Y92          FDRE                                         r  U_CLKDIV/q_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y92          FDRE (Prop_fdre_C_Q)         0.456     5.783 r  U_CLKDIV/q_reg[13]/Q
                         net (fo=2, routed)           1.109     6.892    U_CLKDIV/q[13]
    SLICE_X1Y92          LUT4 (Prop_lut4_I2_O)        0.124     7.016 f  U_CLKDIV/q[25]_i_6/O
                         net (fo=1, routed)           0.806     7.822    U_CLKDIV/q[25]_i_6_n_0
    SLICE_X1Y93          LUT6 (Prop_lut6_I3_O)        0.124     7.946 r  U_CLKDIV/q[25]_i_2/O
                         net (fo=26, routed)          0.808     8.754    U_CLKDIV/sclk
    SLICE_X0Y92          FDRE                                         r  U_CLKDIV/q_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.604    15.027    U_CLKDIV/clk_100MHz_IBUF_BUFG
    SLICE_X0Y92          FDRE                                         r  U_CLKDIV/q_reg[13]/C
                         clock pessimism              0.300    15.327    
                         clock uncertainty           -0.035    15.291    
    SLICE_X0Y92          FDRE (Setup_fdre_C_R)       -0.429    14.862    U_CLKDIV/q_reg[13]
  -------------------------------------------------------------------
                         required time                         14.862    
                         arrival time                          -8.754    
  -------------------------------------------------------------------
                         slack                                  6.108    

Slack (MET) :             6.108ns  (required time - arrival time)
  Source:                 U_CLKDIV/q_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_CLKDIV/q_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.428ns  (logic 0.704ns (20.540%)  route 2.724ns (79.460%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 15.027 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.724     5.327    U_CLKDIV/clk_100MHz_IBUF_BUFG
    SLICE_X0Y92          FDRE                                         r  U_CLKDIV/q_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y92          FDRE (Prop_fdre_C_Q)         0.456     5.783 r  U_CLKDIV/q_reg[13]/Q
                         net (fo=2, routed)           1.109     6.892    U_CLKDIV/q[13]
    SLICE_X1Y92          LUT4 (Prop_lut4_I2_O)        0.124     7.016 f  U_CLKDIV/q[25]_i_6/O
                         net (fo=1, routed)           0.806     7.822    U_CLKDIV/q[25]_i_6_n_0
    SLICE_X1Y93          LUT6 (Prop_lut6_I3_O)        0.124     7.946 r  U_CLKDIV/q[25]_i_2/O
                         net (fo=26, routed)          0.808     8.754    U_CLKDIV/sclk
    SLICE_X0Y92          FDRE                                         r  U_CLKDIV/q_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.604    15.027    U_CLKDIV/clk_100MHz_IBUF_BUFG
    SLICE_X0Y92          FDRE                                         r  U_CLKDIV/q_reg[14]/C
                         clock pessimism              0.300    15.327    
                         clock uncertainty           -0.035    15.291    
    SLICE_X0Y92          FDRE (Setup_fdre_C_R)       -0.429    14.862    U_CLKDIV/q_reg[14]
  -------------------------------------------------------------------
                         required time                         14.862    
                         arrival time                          -8.754    
  -------------------------------------------------------------------
                         slack                                  6.108    

Slack (MET) :             6.108ns  (required time - arrival time)
  Source:                 U_CLKDIV/q_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_CLKDIV/q_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.428ns  (logic 0.704ns (20.540%)  route 2.724ns (79.460%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 15.027 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.724     5.327    U_CLKDIV/clk_100MHz_IBUF_BUFG
    SLICE_X0Y92          FDRE                                         r  U_CLKDIV/q_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y92          FDRE (Prop_fdre_C_Q)         0.456     5.783 r  U_CLKDIV/q_reg[13]/Q
                         net (fo=2, routed)           1.109     6.892    U_CLKDIV/q[13]
    SLICE_X1Y92          LUT4 (Prop_lut4_I2_O)        0.124     7.016 f  U_CLKDIV/q[25]_i_6/O
                         net (fo=1, routed)           0.806     7.822    U_CLKDIV/q[25]_i_6_n_0
    SLICE_X1Y93          LUT6 (Prop_lut6_I3_O)        0.124     7.946 r  U_CLKDIV/q[25]_i_2/O
                         net (fo=26, routed)          0.808     8.754    U_CLKDIV/sclk
    SLICE_X0Y92          FDRE                                         r  U_CLKDIV/q_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.604    15.027    U_CLKDIV/clk_100MHz_IBUF_BUFG
    SLICE_X0Y92          FDRE                                         r  U_CLKDIV/q_reg[15]/C
                         clock pessimism              0.300    15.327    
                         clock uncertainty           -0.035    15.291    
    SLICE_X0Y92          FDRE (Setup_fdre_C_R)       -0.429    14.862    U_CLKDIV/q_reg[15]
  -------------------------------------------------------------------
                         required time                         14.862    
                         arrival time                          -8.754    
  -------------------------------------------------------------------
                         slack                                  6.108    

Slack (MET) :             6.108ns  (required time - arrival time)
  Source:                 U_CLKDIV/q_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_CLKDIV/q_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.428ns  (logic 0.704ns (20.540%)  route 2.724ns (79.460%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 15.027 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.724     5.327    U_CLKDIV/clk_100MHz_IBUF_BUFG
    SLICE_X0Y92          FDRE                                         r  U_CLKDIV/q_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y92          FDRE (Prop_fdre_C_Q)         0.456     5.783 r  U_CLKDIV/q_reg[13]/Q
                         net (fo=2, routed)           1.109     6.892    U_CLKDIV/q[13]
    SLICE_X1Y92          LUT4 (Prop_lut4_I2_O)        0.124     7.016 f  U_CLKDIV/q[25]_i_6/O
                         net (fo=1, routed)           0.806     7.822    U_CLKDIV/q[25]_i_6_n_0
    SLICE_X1Y93          LUT6 (Prop_lut6_I3_O)        0.124     7.946 r  U_CLKDIV/q[25]_i_2/O
                         net (fo=26, routed)          0.808     8.754    U_CLKDIV/sclk
    SLICE_X0Y92          FDRE                                         r  U_CLKDIV/q_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.604    15.027    U_CLKDIV/clk_100MHz_IBUF_BUFG
    SLICE_X0Y92          FDRE                                         r  U_CLKDIV/q_reg[16]/C
                         clock pessimism              0.300    15.327    
                         clock uncertainty           -0.035    15.291    
    SLICE_X0Y92          FDRE (Setup_fdre_C_R)       -0.429    14.862    U_CLKDIV/q_reg[16]
  -------------------------------------------------------------------
                         required time                         14.862    
                         arrival time                          -8.754    
  -------------------------------------------------------------------
                         slack                                  6.108    

Slack (MET) :             6.154ns  (required time - arrival time)
  Source:                 U_CLKDIV/q_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_CLKDIV/q_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.358ns  (logic 0.704ns (20.965%)  route 2.654ns (79.035%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns = ( 15.028 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.724     5.327    U_CLKDIV/clk_100MHz_IBUF_BUFG
    SLICE_X0Y92          FDRE                                         r  U_CLKDIV/q_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y92          FDRE (Prop_fdre_C_Q)         0.456     5.783 r  U_CLKDIV/q_reg[13]/Q
                         net (fo=2, routed)           1.109     6.892    U_CLKDIV/q[13]
    SLICE_X1Y92          LUT4 (Prop_lut4_I2_O)        0.124     7.016 f  U_CLKDIV/q[25]_i_6/O
                         net (fo=1, routed)           0.806     7.822    U_CLKDIV/q[25]_i_6_n_0
    SLICE_X1Y93          LUT6 (Prop_lut6_I3_O)        0.124     7.946 r  U_CLKDIV/q[25]_i_2/O
                         net (fo=26, routed)          0.739     8.685    U_CLKDIV/sclk
    SLICE_X0Y95          FDRE                                         r  U_CLKDIV/q_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.605    15.028    U_CLKDIV/clk_100MHz_IBUF_BUFG
    SLICE_X0Y95          FDRE                                         r  U_CLKDIV/q_reg[25]/C
                         clock pessimism              0.275    15.303    
                         clock uncertainty           -0.035    15.267    
    SLICE_X0Y95          FDRE (Setup_fdre_C_R)       -0.429    14.838    U_CLKDIV/q_reg[25]
  -------------------------------------------------------------------
                         required time                         14.838    
                         arrival time                          -8.685    
  -------------------------------------------------------------------
                         slack                                  6.154    

Slack (MET) :             6.213ns  (required time - arrival time)
  Source:                 U_CLKDIV/q_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_CLKDIV/q_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.296ns  (logic 0.704ns (21.356%)  route 2.592ns (78.644%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.724     5.327    U_CLKDIV/clk_100MHz_IBUF_BUFG
    SLICE_X0Y92          FDRE                                         r  U_CLKDIV/q_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y92          FDRE (Prop_fdre_C_Q)         0.456     5.783 r  U_CLKDIV/q_reg[13]/Q
                         net (fo=2, routed)           1.109     6.892    U_CLKDIV/q[13]
    SLICE_X1Y92          LUT4 (Prop_lut4_I2_O)        0.124     7.016 f  U_CLKDIV/q[25]_i_6/O
                         net (fo=1, routed)           0.806     7.822    U_CLKDIV/q[25]_i_6_n_0
    SLICE_X1Y93          LUT6 (Prop_lut6_I3_O)        0.124     7.946 r  U_CLKDIV/q[25]_i_2/O
                         net (fo=26, routed)          0.677     8.623    U_CLKDIV/sclk
    SLICE_X0Y90          FDRE                                         r  U_CLKDIV/q_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.603    15.026    U_CLKDIV/clk_100MHz_IBUF_BUFG
    SLICE_X0Y90          FDRE                                         r  U_CLKDIV/q_reg[5]/C
                         clock pessimism              0.275    15.301    
                         clock uncertainty           -0.035    15.265    
    SLICE_X0Y90          FDRE (Setup_fdre_C_R)       -0.429    14.836    U_CLKDIV/q_reg[5]
  -------------------------------------------------------------------
                         required time                         14.836    
                         arrival time                          -8.623    
  -------------------------------------------------------------------
                         slack                                  6.213    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 U_CLKDIV/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_CLKDIV/q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.186ns (50.759%)  route 0.180ns (49.241%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.603     1.522    U_CLKDIV/clk_100MHz_IBUF_BUFG
    SLICE_X1Y90          FDRE                                         r  U_CLKDIV/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y90          FDRE (Prop_fdre_C_Q)         0.141     1.663 f  U_CLKDIV/q_reg[0]/Q
                         net (fo=3, routed)           0.180     1.844    U_CLKDIV/q[0]
    SLICE_X1Y90          LUT1 (Prop_lut1_I0_O)        0.045     1.889 r  U_CLKDIV/q[0]_i_1/O
                         net (fo=1, routed)           0.000     1.889    U_CLKDIV/q_0[0]
    SLICE_X1Y90          FDRE                                         r  U_CLKDIV/q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.876     2.041    U_CLKDIV/clk_100MHz_IBUF_BUFG
    SLICE_X1Y90          FDRE                                         r  U_CLKDIV/q_reg[0]/C
                         clock pessimism             -0.518     1.522    
    SLICE_X1Y90          FDRE (Hold_fdre_C_D)         0.091     1.613    U_CLKDIV/q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.613    
                         arrival time                           1.889    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 U_CLKDIV/q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_CLKDIV/q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.529%)  route 0.133ns (34.471%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.602     1.521    U_CLKDIV/clk_100MHz_IBUF_BUFG
    SLICE_X0Y89          FDRE                                         r  U_CLKDIV/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y89          FDRE (Prop_fdre_C_Q)         0.141     1.662 r  U_CLKDIV/q_reg[3]/Q
                         net (fo=2, routed)           0.133     1.795    U_CLKDIV/q[3]
    SLICE_X0Y89          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.906 r  U_CLKDIV/q0_carry/O[2]
                         net (fo=1, routed)           0.000     1.906    U_CLKDIV/data0[3]
    SLICE_X0Y89          FDRE                                         r  U_CLKDIV/q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.875     2.040    U_CLKDIV/clk_100MHz_IBUF_BUFG
    SLICE_X0Y89          FDRE                                         r  U_CLKDIV/q_reg[3]/C
                         clock pessimism             -0.518     1.521    
    SLICE_X0Y89          FDRE (Hold_fdre_C_D)         0.105     1.626    U_CLKDIV/q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.626    
                         arrival time                           1.906    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 U_CLKDIV/q_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_CLKDIV/q_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.529%)  route 0.133ns (34.471%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.604     1.523    U_CLKDIV/clk_100MHz_IBUF_BUFG
    SLICE_X0Y93          FDRE                                         r  U_CLKDIV/q_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y93          FDRE (Prop_fdre_C_Q)         0.141     1.664 r  U_CLKDIV/q_reg[19]/Q
                         net (fo=2, routed)           0.133     1.797    U_CLKDIV/q[19]
    SLICE_X0Y93          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.908 r  U_CLKDIV/q0_carry__3/O[2]
                         net (fo=1, routed)           0.000     1.908    U_CLKDIV/data0[19]
    SLICE_X0Y93          FDRE                                         r  U_CLKDIV/q_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.877     2.042    U_CLKDIV/clk_100MHz_IBUF_BUFG
    SLICE_X0Y93          FDRE                                         r  U_CLKDIV/q_reg[19]/C
                         clock pessimism             -0.518     1.523    
    SLICE_X0Y93          FDRE (Hold_fdre_C_D)         0.105     1.628    U_CLKDIV/q_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.628    
                         arrival time                           1.908    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 U_CLKDIV/q_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_CLKDIV/q_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.529%)  route 0.133ns (34.471%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.604     1.523    U_CLKDIV/clk_100MHz_IBUF_BUFG
    SLICE_X0Y94          FDRE                                         r  U_CLKDIV/q_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y94          FDRE (Prop_fdre_C_Q)         0.141     1.664 r  U_CLKDIV/q_reg[23]/Q
                         net (fo=2, routed)           0.133     1.797    U_CLKDIV/q[23]
    SLICE_X0Y94          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.908 r  U_CLKDIV/q0_carry__4/O[2]
                         net (fo=1, routed)           0.000     1.908    U_CLKDIV/data0[23]
    SLICE_X0Y94          FDRE                                         r  U_CLKDIV/q_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.877     2.042    U_CLKDIV/clk_100MHz_IBUF_BUFG
    SLICE_X0Y94          FDRE                                         r  U_CLKDIV/q_reg[23]/C
                         clock pessimism             -0.518     1.523    
    SLICE_X0Y94          FDRE (Hold_fdre_C_D)         0.105     1.628    U_CLKDIV/q_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.628    
                         arrival time                           1.908    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 U_CLKDIV/q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_CLKDIV/q_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.529%)  route 0.133ns (34.471%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.603     1.522    U_CLKDIV/clk_100MHz_IBUF_BUFG
    SLICE_X0Y90          FDRE                                         r  U_CLKDIV/q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y90          FDRE (Prop_fdre_C_Q)         0.141     1.663 r  U_CLKDIV/q_reg[7]/Q
                         net (fo=2, routed)           0.133     1.796    U_CLKDIV/q[7]
    SLICE_X0Y90          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.907 r  U_CLKDIV/q0_carry__0/O[2]
                         net (fo=1, routed)           0.000     1.907    U_CLKDIV/data0[7]
    SLICE_X0Y90          FDRE                                         r  U_CLKDIV/q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.876     2.041    U_CLKDIV/clk_100MHz_IBUF_BUFG
    SLICE_X0Y90          FDRE                                         r  U_CLKDIV/q_reg[7]/C
                         clock pessimism             -0.518     1.522    
    SLICE_X0Y90          FDRE (Hold_fdre_C_D)         0.105     1.627    U_CLKDIV/q_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.627    
                         arrival time                           1.907    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 U_CLKDIV/q_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_CLKDIV/q_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.252ns (65.354%)  route 0.134ns (34.646%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.603     1.522    U_CLKDIV/clk_100MHz_IBUF_BUFG
    SLICE_X0Y91          FDRE                                         r  U_CLKDIV/q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y91          FDRE (Prop_fdre_C_Q)         0.141     1.663 r  U_CLKDIV/q_reg[11]/Q
                         net (fo=2, routed)           0.134     1.797    U_CLKDIV/q[11]
    SLICE_X0Y91          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.908 r  U_CLKDIV/q0_carry__1/O[2]
                         net (fo=1, routed)           0.000     1.908    U_CLKDIV/data0[11]
    SLICE_X0Y91          FDRE                                         r  U_CLKDIV/q_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.876     2.041    U_CLKDIV/clk_100MHz_IBUF_BUFG
    SLICE_X0Y91          FDRE                                         r  U_CLKDIV/q_reg[11]/C
                         clock pessimism             -0.518     1.522    
    SLICE_X0Y91          FDRE (Hold_fdre_C_D)         0.105     1.627    U_CLKDIV/q_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.627    
                         arrival time                           1.908    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 U_CLKDIV/q_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_CLKDIV/q_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.252ns (65.354%)  route 0.134ns (34.646%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.603     1.522    U_CLKDIV/clk_100MHz_IBUF_BUFG
    SLICE_X0Y92          FDRE                                         r  U_CLKDIV/q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y92          FDRE (Prop_fdre_C_Q)         0.141     1.663 r  U_CLKDIV/q_reg[15]/Q
                         net (fo=2, routed)           0.134     1.797    U_CLKDIV/q[15]
    SLICE_X0Y92          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.908 r  U_CLKDIV/q0_carry__2/O[2]
                         net (fo=1, routed)           0.000     1.908    U_CLKDIV/data0[15]
    SLICE_X0Y92          FDRE                                         r  U_CLKDIV/q_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.876     2.041    U_CLKDIV/clk_100MHz_IBUF_BUFG
    SLICE_X0Y92          FDRE                                         r  U_CLKDIV/q_reg[15]/C
                         clock pessimism             -0.518     1.522    
    SLICE_X0Y92          FDRE (Hold_fdre_C_D)         0.105     1.627    U_CLKDIV/q_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.627    
                         arrival time                           1.908    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.307ns  (arrival time - required time)
  Source:                 U_CLKDIV/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_CLKDIV/q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.427ns  (logic 0.288ns (67.421%)  route 0.139ns (32.579%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.603     1.522    U_CLKDIV/clk_100MHz_IBUF_BUFG
    SLICE_X1Y90          FDRE                                         r  U_CLKDIV/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y90          FDRE (Prop_fdre_C_Q)         0.141     1.663 r  U_CLKDIV/q_reg[0]/Q
                         net (fo=3, routed)           0.139     1.802    U_CLKDIV/q[0]
    SLICE_X0Y89          CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.147     1.949 r  U_CLKDIV/q0_carry/O[0]
                         net (fo=1, routed)           0.000     1.949    U_CLKDIV/data0[1]
    SLICE_X0Y89          FDRE                                         r  U_CLKDIV/q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.875     2.040    U_CLKDIV/clk_100MHz_IBUF_BUFG
    SLICE_X0Y89          FDRE                                         r  U_CLKDIV/q_reg[1]/C
                         clock pessimism             -0.502     1.537    
    SLICE_X0Y89          FDRE (Hold_fdre_C_D)         0.105     1.642    U_CLKDIV/q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.642    
                         arrival time                           1.949    
  -------------------------------------------------------------------
                         slack                                  0.307    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 U_CLKDIV/q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_CLKDIV/q_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.285ns (68.254%)  route 0.133ns (31.747%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.603     1.522    U_CLKDIV/clk_100MHz_IBUF_BUFG
    SLICE_X0Y90          FDRE                                         r  U_CLKDIV/q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y90          FDRE (Prop_fdre_C_Q)         0.141     1.663 r  U_CLKDIV/q_reg[7]/Q
                         net (fo=2, routed)           0.133     1.796    U_CLKDIV/q[7]
    SLICE_X0Y90          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     1.940 r  U_CLKDIV/q0_carry__0/O[3]
                         net (fo=1, routed)           0.000     1.940    U_CLKDIV/data0[8]
    SLICE_X0Y90          FDRE                                         r  U_CLKDIV/q_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.876     2.041    U_CLKDIV/clk_100MHz_IBUF_BUFG
    SLICE_X0Y90          FDRE                                         r  U_CLKDIV/q_reg[8]/C
                         clock pessimism             -0.518     1.522    
    SLICE_X0Y90          FDRE (Hold_fdre_C_D)         0.105     1.627    U_CLKDIV/q_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.627    
                         arrival time                           1.940    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 U_CLKDIV/q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_CLKDIV/q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.285ns (68.253%)  route 0.133ns (31.747%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.602     1.521    U_CLKDIV/clk_100MHz_IBUF_BUFG
    SLICE_X0Y89          FDRE                                         r  U_CLKDIV/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y89          FDRE (Prop_fdre_C_Q)         0.141     1.662 r  U_CLKDIV/q_reg[3]/Q
                         net (fo=2, routed)           0.133     1.795    U_CLKDIV/q[3]
    SLICE_X0Y89          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     1.939 r  U_CLKDIV/q0_carry/O[3]
                         net (fo=1, routed)           0.000     1.939    U_CLKDIV/data0[4]
    SLICE_X0Y89          FDRE                                         r  U_CLKDIV/q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.875     2.040    U_CLKDIV/clk_100MHz_IBUF_BUFG
    SLICE_X0Y89          FDRE                                         r  U_CLKDIV/q_reg[4]/C
                         clock pessimism             -0.518     1.521    
    SLICE_X0Y89          FDRE (Hold_fdre_C_D)         0.105     1.626    U_CLKDIV/q_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.626    
                         arrival time                           1.939    
  -------------------------------------------------------------------
                         slack                                  0.313    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_100MHz }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_100MHz_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y90     U_CLKDIV/q_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y91     U_CLKDIV/q_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y91     U_CLKDIV/q_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y91     U_CLKDIV/q_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y92     U_CLKDIV/q_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y92     U_CLKDIV/q_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y92     U_CLKDIV/q_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y92     U_CLKDIV/q_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y93     U_CLKDIV/q_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y90     U_CLKDIV/q_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y93     U_CLKDIV/q_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y93     U_CLKDIV/q_reg[18]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y93     U_CLKDIV/q_reg[19]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y89     U_CLKDIV/q_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y93     U_CLKDIV/q_reg[20]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y94     U_CLKDIV/q_reg[21]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y94     U_CLKDIV/q_reg[22]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y94     U_CLKDIV/q_reg[23]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y94     U_CLKDIV/q_reg[24]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y90     U_CLKDIV/q_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y91     U_CLKDIV/q_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y91     U_CLKDIV/q_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y91     U_CLKDIV/q_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y92     U_CLKDIV/q_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y92     U_CLKDIV/q_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y92     U_CLKDIV/q_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y92     U_CLKDIV/q_reg[16]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y93     U_CLKDIV/q_reg[17]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y93     U_CLKDIV/q_reg[18]/C



