=====
SETUP
0.324
12.214
12.538
clk_ibuf
0.000
0.683
fifo_ram_module/fifo_read/fifo_inst/Almost_Empty_s0
8.154
8.536
fifo_ram_module/state_1_s7
10.292
10.866
fifo_ram_module/state_1_s6
11.041
11.497
fifo_ram_module/state_1_s4
12.214
=====
SETUP
0.635
11.881
12.517
clk_ibuf
0.000
0.683
fifo_ram_module/fifo_read/fifo_inst/Almost_Empty_s0
8.154
8.536
fifo_ram_module/state_1_s7
10.292
10.866
fifo_ram_module/state_1_s6
11.041
11.497
fifo_ram_module/state_0_s4
11.881
=====
SETUP
0.866
11.920
12.786
clk_ibuf
0.000
0.683
fifo_ram_module/fifo_read/fifo_inst/Almost_Empty_s0
8.154
8.536
fifo_ram_module/state_1_s7
10.292
10.866
fifo_ram_module/n340_s26
11.412
11.920
fifo_ram_module/state_1_s4
11.920
=====
SETUP
1.002
11.762
12.764
clk_ibuf
0.000
0.683
fifo_ram_module/fifo_read/fifo_inst/Almost_Empty_s0
8.154
8.536
fifo_ram_module/n341_s24
10.674
11.181
fifo_ram_module/n341_s22
11.184
11.762
fifo_ram_module/state_0_s4
11.762
=====
SETUP
2.004
3.104
5.108
fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs
2.608
3.104
fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[7].u_ides8_mem
3.104
=====
SETUP
2.004
3.104
5.108
fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs
2.608
3.104
fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[7].u_ides8_mem
3.104
=====
SETUP
2.004
3.104
5.108
fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs
2.608
3.104
fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[7].u_ides8_mem
3.104
=====
SETUP
2.004
3.104
5.108
fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs
2.608
3.104
fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[6].u_ides8_mem
3.104
=====
SETUP
2.004
3.104
5.108
fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs
2.608
3.104
fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[6].u_ides8_mem
3.104
=====
SETUP
2.004
3.104
5.108
fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs
2.608
3.104
fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[6].u_ides8_mem
3.104
=====
SETUP
2.004
3.104
5.108
fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs
2.608
3.104
fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[5].u_ides8_mem
3.104
=====
SETUP
2.004
3.104
5.108
fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs
2.608
3.104
fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[5].u_ides8_mem
3.104
=====
SETUP
2.004
3.104
5.108
fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs
2.608
3.104
fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[5].u_ides8_mem
3.104
=====
SETUP
2.004
3.104
5.108
fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs
2.608
3.104
fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[4].u_ides8_mem
3.104
=====
SETUP
2.004
3.104
5.108
fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs
2.608
3.104
fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[4].u_ides8_mem
3.104
=====
SETUP
2.004
3.104
5.108
fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs
2.608
3.104
fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[4].u_ides8_mem
3.104
=====
SETUP
2.004
3.104
5.108
fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs
2.608
3.104
fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[3].u_ides8_mem
3.104
=====
SETUP
2.004
3.104
5.108
fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs
2.608
3.104
fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[3].u_ides8_mem
3.104
=====
SETUP
2.004
3.104
5.108
fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs
2.608
3.104
fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[3].u_ides8_mem
3.104
=====
SETUP
2.004
3.104
5.108
fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs
2.608
3.104
fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[2].u_ides8_mem
3.104
=====
SETUP
2.004
3.104
5.108
fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs
2.608
3.104
fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[2].u_ides8_mem
3.104
=====
SETUP
2.004
3.104
5.108
fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs
2.608
3.104
fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[2].u_ides8_mem
3.104
=====
SETUP
2.004
3.104
5.108
fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs
2.608
3.104
fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[1].u_ides8_mem
3.104
=====
SETUP
2.004
3.104
5.108
fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs
2.608
3.104
fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[1].u_ides8_mem
3.104
=====
SETUP
2.004
3.104
5.108
fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs
2.608
3.104
fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[1].u_ides8_mem
3.104
=====
HOLD
0.044
11.578
11.534
fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_31_s0
11.281
11.461
fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_in_fifo/mem0_mem0_0_0_s
11.578
=====
HOLD
0.044
11.578
11.534
fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_29_s0
11.281
11.461
fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_in_fifo/mem0_mem0_0_0_s
11.578
=====
HOLD
0.049
11.583
11.534
fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_20_s0
11.286
11.466
fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_in_fifo/mem0_mem0_0_0_s
11.583
=====
HOLD
0.049
11.583
11.534
fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_19_s0
11.286
11.466
fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_in_fifo/mem0_mem0_0_0_s
11.583
=====
HOLD
0.049
11.576
11.528
fifo_ram_module/ddr_module/gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_data_r_11_s0
11.280
11.460
fifo_ram_module/ddr_module/gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/mem_mem_0_0_s
11.576
=====
HOLD
0.054
11.581
11.528
fifo_ram_module/ddr_module/gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_data_r_3_s0
11.285
11.465
fifo_ram_module/ddr_module/gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/mem_mem_0_0_s
11.581
=====
HOLD
0.086
11.613
11.528
fifo_ram_module/ddr_module/gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_data_r_30_s0
11.295
11.475
fifo_ram_module/ddr_module/gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/mem_mem_0_0_s
11.613
=====
HOLD
0.156
11.690
11.534
fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_22_s0
11.292
11.472
fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_in_fifo/mem0_mem0_0_0_s
11.690
=====
HOLD
0.156
11.690
11.534
fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_21_s0
11.292
11.472
fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_in_fifo/mem0_mem0_0_0_s
11.690
=====
HOLD
0.161
11.689
11.528
fifo_ram_module/ddr_module/gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_data_r_29_s0
11.291
11.471
fifo_ram_module/ddr_module/gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/mem_mem_0_0_s
11.689
=====
HOLD
0.169
11.703
11.534
fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_28_s0
11.286
11.466
fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_in_fifo/mem0_mem0_0_0_s
11.703
=====
HOLD
0.175
11.709
11.534
fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_25_s0
11.292
11.472
fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_in_fifo/mem0_mem0_0_0_s
11.709
=====
HOLD
0.175
11.709
11.534
fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_24_s0
11.292
11.472
fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_in_fifo/mem0_mem0_0_0_s
11.709
=====
HOLD
0.180
11.708
11.528
fifo_ram_module/ddr_module/gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_data_r_19_s0
11.291
11.471
fifo_ram_module/ddr_module/gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/mem_mem_0_0_s
11.708
=====
HOLD
0.186
11.718
11.533
fifo_ram_module/ddr_module/gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_data_r_101_s0
11.295
11.475
fifo_ram_module/ddr_module/gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/mem_mem_0_2_s
11.718
=====
HOLD
0.188
4.619
4.431
clk_ibuf
0.000
0.675
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_86_s0
4.200
4.380
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_9_s
4.619
=====
HOLD
0.189
11.717
11.528
fifo_ram_module/ddr_module/gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_data_r_26_s0
11.305
11.485
fifo_ram_module/ddr_module/gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/mem_mem_0_0_s
11.717
=====
HOLD
0.195
11.729
11.534
fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_30_s0
11.281
11.461
fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_in_fifo/mem0_mem0_0_0_s
11.729
=====
HOLD
0.196
11.723
11.528
fifo_ram_module/ddr_module/gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_data_r_32_s0
11.300
11.480
fifo_ram_module/ddr_module/gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/mem_mem_0_0_s
11.723
=====
HOLD
0.196
11.723
11.528
fifo_ram_module/ddr_module/gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_data_r_27_s0
11.300
11.480
fifo_ram_module/ddr_module/gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/mem_mem_0_0_s
11.723
=====
HOLD
0.205
11.733
11.528
fifo_ram_module/ddr_module/gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_data_r_9_s0
11.285
11.465
fifo_ram_module/ddr_module/gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/mem_mem_0_0_s
11.733
=====
HOLD
0.219
4.514
4.295
clk_ibuf
0.000
0.675
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_3_s1
4.198
4.378
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_35_s
4.514
=====
HOLD
0.219
4.519
4.300
clk_ibuf
0.000
0.675
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_3_s1
4.198
4.378
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_33_s
4.519
=====
HOLD
0.225
11.759
11.534
fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_23_s0
11.292
11.472
fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_in_fifo/mem0_mem0_0_0_s
11.759
=====
HOLD
0.254
4.679
4.426
clk_ibuf
0.000
0.675
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_101_s0
4.159
4.339
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_11_s
4.679
