 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : NFC
Version: P-2019.03
Date   : Sat Feb 27 01:44:57 2021
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: slow   Library: slow
Wire Load Model Mode: top

  Startpoint: cmd_reg_reg[14]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: BLOCK_MEM_reg[13][0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  NFC                tsmc13_wl10           slow

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.00       1.00
  cmd_reg_reg[14]/CK (DFFRX2)                             0.00 #     1.00 r
  cmd_reg_reg[14]/Q (DFFRX2)                              0.73       1.73 f
  add_1_root_add_49_2/A[0] (NFC_DW01_add_4)               0.00       1.73 f
  add_1_root_add_49_2/U7/Y (CLKINVX1)                     0.19       1.92 r
  add_1_root_add_49_2/U5/Y (NAND2X1)                      0.14       2.05 f
  add_1_root_add_49_2/U1_1/CO (ADDFXL)                    0.50       2.55 f
  add_1_root_add_49_2/U1_2/CO (ADDFXL)                    0.53       3.08 f
  add_1_root_add_49_2/U1_3/CO (ADDFXL)                    0.53       3.60 f
  add_1_root_add_49_2/U1_4/CO (ADDFXL)                    0.53       4.13 f
  add_1_root_add_49_2/U1_5/CO (ADDFXL)                    0.53       4.66 f
  add_1_root_add_49_2/U1_6/CO (ADDFXL)                    0.64       5.30 f
  add_1_root_add_49_2/U4/Y (NAND2X1)                      0.26       5.56 r
  add_1_root_add_49_2/U3/Y (XNOR2X1)                      0.27       5.83 r
  add_1_root_add_49_2/SUM[8] (NFC_DW01_add_4)             0.00       5.83 r
  U86924/Y (NOR3X1)                                       0.20       6.04 f
  U54917/Y (NAND4BBXL)                                    0.71       6.75 r
  U70334/Y (CLKINVX1)                                     0.43       7.17 f
  U70227/Y (OAI21XL)                                      0.53       7.70 r
  U70225/Y (AOI31X1)                                      0.26       7.96 f
  U70223/Y (AOI211X1)                                     0.35       8.31 r
  U70221/Y (NAND4BX1)                                     0.58       8.88 f
  U69919/Y (CLKINVX1)                                     0.36       9.25 r
  U67364/Y (NOR2X1)                                       0.28       9.53 f
  U69921/Y (AND2X2)                                       0.36       9.89 f
  U78630/Y (NAND4X2)                                      0.46      10.34 r
  U21036/Y (OAI211X2)                                     0.51      10.85 f
  U54828/Y (NOR3X2)                                       0.91      11.77 r
  U69912/Y (NAND2X1)                                      0.81      12.58 f
  U69401/Y (CLKBUFX3)                                     1.01      13.59 f
  U64552/Y (CLKBUFX3)                                     1.03      14.62 f
  U69359/Y (OAI222XL)                                     0.60      15.22 r
  U69358/Y (CLKBUFX3)                                     0.50      15.72 r
  U64399/Y (INVX3)                                        0.30      16.02 f
  U86756/Y (OAI22XL)                                      0.41      16.43 r
  U54231/Y (INVXL)                                        0.24      16.68 f
  U54232/Y (CLKINVX1)                                     0.16      16.83 r
  BLOCK_MEM_reg[13][0]/D (DFFRX1)                         0.00      16.83 r
  data arrival time                                                 16.83

  clock clk (rise edge)                                  19.00      19.00
  clock network delay (ideal)                             1.00      20.00
  clock uncertainty                                      -1.00      19.00
  BLOCK_MEM_reg[13][0]/CK (DFFRX1)                        0.00      19.00 r
  library setup time                                     -0.24      18.76
  data required time                                                18.76
  --------------------------------------------------------------------------
  data required time                                                18.76
  data arrival time                                                -16.83
  --------------------------------------------------------------------------
  slack (MET)                                                        1.93


1
