{"vcs1":{"timestamp_begin":1733917687.733581279, "rt":2.78, "ut":2.54, "st":0.09}}
{"vcselab":{"timestamp_begin":1733917690.546914893, "rt":0.15, "ut":0.10, "st":0.03}}
{"link":{"timestamp_begin":1733917690.717684384, "rt":0.20, "ut":0.13, "st":0.06}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1733917687.613572220}
{"VCS_COMP_START_TIME": 1733917687.613572220}
{"VCS_COMP_END_TIME": 1733917690.961392761}
{"VCS_USER_OPTIONS": "-full64 -sverilog -debug_access+all -ntb_opts uvm +incdir+/home/synopsys/tools/vcs/W-2024.09/etc/uvm-1.2/src /home/synopsys/tools/vcs/W-2024.09/etc/uvm-1.2/src/uvm.sv +incdir+/home/shirley/CHECKOUT/DV_VLSI/UART_non_pulpino//src +incdir+/home/shirley/CHECKOUT/DV_VLSI/UART_non_pulpino//verif -f /home/shirley/CHECKOUT/DV_VLSI/UART_non_pulpino//sim/file.f"}
{"vcs1": {"peak_mem": 347932}}
{"vcselab": {"peak_mem": 164716}}
