module decimal_to_7_seg
    #(parameter enable_dp=0)
    (
        input wire [3:0] decimal,
        output reg [7:0] _7_seg      // output active low
    );
    
    always @*
    begin
        case(decimal)
            // 0 = ON, 1 = OFF
                                 //gfedcba
            4'd0: _7_seg[6:0] = 7'b1000000;
            4'd1: _7_seg[6:0] = 7'b1111001;
            4'd2: _7_seg[6:0] = 7'b0100100;
            4'd3: _7_seg[6:0] = 7'b0110000;
            4'd4: _7_seg[6:0] = 7'b0011001;
            4'd5: _7_seg[6:0] = 7'b0010010;
            4'd6: _7_seg[6:0] = 7'b0000010;
            4'd7: _7_seg[6:0] = 7'b1111000;
            4'd8: _7_seg[6:0] = 7'b0000000;
            4'd9: _7_seg[6:0] = 7'b0010000;
            default: _7_seg[6:0] = 7'b1111111; // all segments OFF
        endcase
        
        // For decimal point
        _7_seg[7] = ~enable_dp;
    end

endmodule