
Node_2.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         000000ac  00800200  000017d2  00001866  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         000017d2  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          0000001b  008002ac  008002ac  00001912  2**0
                  ALLOC
  3 .comment      0000005c  00000000  00000000  00001912  2**0
                  CONTENTS, READONLY
  4 .debug_aranges 000002a8  00000000  00000000  0000196e  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_info   00001d7f  00000000  00000000  00001c16  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_abbrev 00000fec  00000000  00000000  00003995  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_line   00001563  00000000  00000000  00004981  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_frame  0000062c  00000000  00000000  00005ee4  2**2
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_str    0000073c  00000000  00000000  00006510  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_loc    00000d49  00000000  00000000  00006c4c  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_ranges 000001e8  00000000  00000000  00007995  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	c2 c0       	rjmp	.+388    	; 0x186 <__ctors_end>
       2:	00 00       	nop
       4:	e0 c0       	rjmp	.+448    	; 0x1c6 <__bad_interrupt>
       6:	00 00       	nop
       8:	de c0       	rjmp	.+444    	; 0x1c6 <__bad_interrupt>
       a:	00 00       	nop
       c:	dd c0       	rjmp	.+442    	; 0x1c8 <__vector_3>
       e:	00 00       	nop
      10:	da c0       	rjmp	.+436    	; 0x1c6 <__bad_interrupt>
      12:	00 00       	nop
      14:	d8 c0       	rjmp	.+432    	; 0x1c6 <__bad_interrupt>
      16:	00 00       	nop
      18:	d6 c0       	rjmp	.+428    	; 0x1c6 <__bad_interrupt>
      1a:	00 00       	nop
      1c:	d4 c0       	rjmp	.+424    	; 0x1c6 <__bad_interrupt>
      1e:	00 00       	nop
      20:	d2 c0       	rjmp	.+420    	; 0x1c6 <__bad_interrupt>
      22:	00 00       	nop
      24:	d0 c0       	rjmp	.+416    	; 0x1c6 <__bad_interrupt>
      26:	00 00       	nop
      28:	ce c0       	rjmp	.+412    	; 0x1c6 <__bad_interrupt>
      2a:	00 00       	nop
      2c:	cc c0       	rjmp	.+408    	; 0x1c6 <__bad_interrupt>
      2e:	00 00       	nop
      30:	ca c0       	rjmp	.+404    	; 0x1c6 <__bad_interrupt>
      32:	00 00       	nop
      34:	c8 c0       	rjmp	.+400    	; 0x1c6 <__bad_interrupt>
      36:	00 00       	nop
      38:	c6 c0       	rjmp	.+396    	; 0x1c6 <__bad_interrupt>
      3a:	00 00       	nop
      3c:	73 c2       	rjmp	.+1254   	; 0x524 <__vector_15>
      3e:	00 00       	nop
      40:	c2 c0       	rjmp	.+388    	; 0x1c6 <__bad_interrupt>
      42:	00 00       	nop
      44:	c0 c0       	rjmp	.+384    	; 0x1c6 <__bad_interrupt>
      46:	00 00       	nop
      48:	be c0       	rjmp	.+380    	; 0x1c6 <__bad_interrupt>
      4a:	00 00       	nop
      4c:	bc c0       	rjmp	.+376    	; 0x1c6 <__bad_interrupt>
      4e:	00 00       	nop
      50:	ba c0       	rjmp	.+372    	; 0x1c6 <__bad_interrupt>
      52:	00 00       	nop
      54:	b8 c0       	rjmp	.+368    	; 0x1c6 <__bad_interrupt>
      56:	00 00       	nop
      58:	b6 c0       	rjmp	.+364    	; 0x1c6 <__bad_interrupt>
      5a:	00 00       	nop
      5c:	b4 c0       	rjmp	.+360    	; 0x1c6 <__bad_interrupt>
      5e:	00 00       	nop
      60:	b2 c0       	rjmp	.+356    	; 0x1c6 <__bad_interrupt>
      62:	00 00       	nop
      64:	b0 c0       	rjmp	.+352    	; 0x1c6 <__bad_interrupt>
      66:	00 00       	nop
      68:	ae c0       	rjmp	.+348    	; 0x1c6 <__bad_interrupt>
      6a:	00 00       	nop
      6c:	ac c0       	rjmp	.+344    	; 0x1c6 <__bad_interrupt>
      6e:	00 00       	nop
      70:	aa c0       	rjmp	.+340    	; 0x1c6 <__bad_interrupt>
      72:	00 00       	nop
      74:	76 c1       	rjmp	.+748    	; 0x362 <__vector_29>
      76:	00 00       	nop
      78:	a6 c0       	rjmp	.+332    	; 0x1c6 <__bad_interrupt>
      7a:	00 00       	nop
      7c:	a4 c0       	rjmp	.+328    	; 0x1c6 <__bad_interrupt>
      7e:	00 00       	nop
      80:	a2 c0       	rjmp	.+324    	; 0x1c6 <__bad_interrupt>
      82:	00 00       	nop
      84:	a0 c0       	rjmp	.+320    	; 0x1c6 <__bad_interrupt>
      86:	00 00       	nop
      88:	9e c0       	rjmp	.+316    	; 0x1c6 <__bad_interrupt>
      8a:	00 00       	nop
      8c:	9c c0       	rjmp	.+312    	; 0x1c6 <__bad_interrupt>
      8e:	00 00       	nop
      90:	9a c0       	rjmp	.+308    	; 0x1c6 <__bad_interrupt>
      92:	00 00       	nop
      94:	98 c0       	rjmp	.+304    	; 0x1c6 <__bad_interrupt>
      96:	00 00       	nop
      98:	96 c0       	rjmp	.+300    	; 0x1c6 <__bad_interrupt>
      9a:	00 00       	nop
      9c:	f6 c3       	rjmp	.+2028   	; 0x88a <__vector_39>
      9e:	00 00       	nop
      a0:	92 c0       	rjmp	.+292    	; 0x1c6 <__bad_interrupt>
      a2:	00 00       	nop
      a4:	90 c0       	rjmp	.+288    	; 0x1c6 <__bad_interrupt>
      a6:	00 00       	nop
      a8:	8e c0       	rjmp	.+284    	; 0x1c6 <__bad_interrupt>
      aa:	00 00       	nop
      ac:	8c c0       	rjmp	.+280    	; 0x1c6 <__bad_interrupt>
      ae:	00 00       	nop
      b0:	8a c0       	rjmp	.+276    	; 0x1c6 <__bad_interrupt>
      b2:	00 00       	nop
      b4:	88 c0       	rjmp	.+272    	; 0x1c6 <__bad_interrupt>
      b6:	00 00       	nop
      b8:	86 c0       	rjmp	.+268    	; 0x1c6 <__bad_interrupt>
      ba:	00 00       	nop
      bc:	84 c0       	rjmp	.+264    	; 0x1c6 <__bad_interrupt>
      be:	00 00       	nop
      c0:	82 c0       	rjmp	.+260    	; 0x1c6 <__bad_interrupt>
      c2:	00 00       	nop
      c4:	80 c0       	rjmp	.+256    	; 0x1c6 <__bad_interrupt>
      c6:	00 00       	nop
      c8:	7e c0       	rjmp	.+252    	; 0x1c6 <__bad_interrupt>
      ca:	00 00       	nop
      cc:	7c c0       	rjmp	.+248    	; 0x1c6 <__bad_interrupt>
      ce:	00 00       	nop
      d0:	7a c0       	rjmp	.+244    	; 0x1c6 <__bad_interrupt>
      d2:	00 00       	nop
      d4:	78 c0       	rjmp	.+240    	; 0x1c6 <__bad_interrupt>
      d6:	00 00       	nop
      d8:	76 c0       	rjmp	.+236    	; 0x1c6 <__bad_interrupt>
      da:	00 00       	nop
      dc:	74 c0       	rjmp	.+232    	; 0x1c6 <__bad_interrupt>
      de:	00 00       	nop
      e0:	72 c0       	rjmp	.+228    	; 0x1c6 <__bad_interrupt>
      e2:	00 00       	nop
      e4:	60 04       	cpc	r6, r0
      e6:	b2 04       	cpc	r11, r2
      e8:	b2 04       	cpc	r11, r2
      ea:	b2 04       	cpc	r11, r2
      ec:	b2 04       	cpc	r11, r2
      ee:	b2 04       	cpc	r11, r2
      f0:	b2 04       	cpc	r11, r2
      f2:	b2 04       	cpc	r11, r2
      f4:	60 04       	cpc	r6, r0
      f6:	b2 04       	cpc	r11, r2
      f8:	b2 04       	cpc	r11, r2
      fa:	b2 04       	cpc	r11, r2
      fc:	b2 04       	cpc	r11, r2
      fe:	b2 04       	cpc	r11, r2
     100:	b2 04       	cpc	r11, r2
     102:	b2 04       	cpc	r11, r2
     104:	62 04       	cpc	r6, r2
     106:	b2 04       	cpc	r11, r2
     108:	b2 04       	cpc	r11, r2
     10a:	b2 04       	cpc	r11, r2
     10c:	b2 04       	cpc	r11, r2
     10e:	b2 04       	cpc	r11, r2
     110:	b2 04       	cpc	r11, r2
     112:	b2 04       	cpc	r11, r2
     114:	b2 04       	cpc	r11, r2
     116:	b2 04       	cpc	r11, r2
     118:	b2 04       	cpc	r11, r2
     11a:	b2 04       	cpc	r11, r2
     11c:	b2 04       	cpc	r11, r2
     11e:	b2 04       	cpc	r11, r2
     120:	b2 04       	cpc	r11, r2
     122:	b2 04       	cpc	r11, r2
     124:	62 04       	cpc	r6, r2
     126:	b2 04       	cpc	r11, r2
     128:	b2 04       	cpc	r11, r2
     12a:	b2 04       	cpc	r11, r2
     12c:	b2 04       	cpc	r11, r2
     12e:	b2 04       	cpc	r11, r2
     130:	b2 04       	cpc	r11, r2
     132:	b2 04       	cpc	r11, r2
     134:	b2 04       	cpc	r11, r2
     136:	b2 04       	cpc	r11, r2
     138:	b2 04       	cpc	r11, r2
     13a:	b2 04       	cpc	r11, r2
     13c:	b2 04       	cpc	r11, r2
     13e:	b2 04       	cpc	r11, r2
     140:	b2 04       	cpc	r11, r2
     142:	b2 04       	cpc	r11, r2
     144:	ae 04       	cpc	r10, r14
     146:	b2 04       	cpc	r11, r2
     148:	b2 04       	cpc	r11, r2
     14a:	b2 04       	cpc	r11, r2
     14c:	b2 04       	cpc	r11, r2
     14e:	b2 04       	cpc	r11, r2
     150:	b2 04       	cpc	r11, r2
     152:	b2 04       	cpc	r11, r2
     154:	8b 04       	cpc	r8, r11
     156:	b2 04       	cpc	r11, r2
     158:	b2 04       	cpc	r11, r2
     15a:	b2 04       	cpc	r11, r2
     15c:	b2 04       	cpc	r11, r2
     15e:	b2 04       	cpc	r11, r2
     160:	b2 04       	cpc	r11, r2
     162:	b2 04       	cpc	r11, r2
     164:	b2 04       	cpc	r11, r2
     166:	b2 04       	cpc	r11, r2
     168:	b2 04       	cpc	r11, r2
     16a:	b2 04       	cpc	r11, r2
     16c:	b2 04       	cpc	r11, r2
     16e:	b2 04       	cpc	r11, r2
     170:	b2 04       	cpc	r11, r2
     172:	b2 04       	cpc	r11, r2
     174:	7f 04       	cpc	r7, r15
     176:	b2 04       	cpc	r11, r2
     178:	b2 04       	cpc	r11, r2
     17a:	b2 04       	cpc	r11, r2
     17c:	b2 04       	cpc	r11, r2
     17e:	b2 04       	cpc	r11, r2
     180:	b2 04       	cpc	r11, r2
     182:	b2 04       	cpc	r11, r2
     184:	9d 04       	cpc	r9, r13

00000186 <__ctors_end>:
     186:	11 24       	eor	r1, r1
     188:	1f be       	out	0x3f, r1	; 63
     18a:	cf ef       	ldi	r28, 0xFF	; 255
     18c:	d1 e2       	ldi	r29, 0x21	; 33
     18e:	de bf       	out	0x3e, r29	; 62
     190:	cd bf       	out	0x3d, r28	; 61
     192:	00 e0       	ldi	r16, 0x00	; 0
     194:	0c bf       	out	0x3c, r16	; 60

00000196 <__do_copy_data>:
     196:	12 e0       	ldi	r17, 0x02	; 2
     198:	a0 e0       	ldi	r26, 0x00	; 0
     19a:	b2 e0       	ldi	r27, 0x02	; 2
     19c:	e2 ed       	ldi	r30, 0xD2	; 210
     19e:	f7 e1       	ldi	r31, 0x17	; 23
     1a0:	00 e0       	ldi	r16, 0x00	; 0
     1a2:	0b bf       	out	0x3b, r16	; 59
     1a4:	02 c0       	rjmp	.+4      	; 0x1aa <__do_copy_data+0x14>
     1a6:	07 90       	elpm	r0, Z+
     1a8:	0d 92       	st	X+, r0
     1aa:	ac 3a       	cpi	r26, 0xAC	; 172
     1ac:	b1 07       	cpc	r27, r17
     1ae:	d9 f7       	brne	.-10     	; 0x1a6 <__do_copy_data+0x10>

000001b0 <__do_clear_bss>:
     1b0:	22 e0       	ldi	r18, 0x02	; 2
     1b2:	ac ea       	ldi	r26, 0xAC	; 172
     1b4:	b2 e0       	ldi	r27, 0x02	; 2
     1b6:	01 c0       	rjmp	.+2      	; 0x1ba <.do_clear_bss_start>

000001b8 <.do_clear_bss_loop>:
     1b8:	1d 92       	st	X+, r1

000001ba <.do_clear_bss_start>:
     1ba:	a7 3c       	cpi	r26, 0xC7	; 199
     1bc:	b2 07       	cpc	r27, r18
     1be:	e1 f7       	brne	.-8      	; 0x1b8 <.do_clear_bss_loop>
     1c0:	12 d4       	rcall	.+2084   	; 0x9e6 <main>
     1c2:	0c 94 e7 0b 	jmp	0x17ce	; 0x17ce <_exit>

000001c6 <__bad_interrupt>:
     1c6:	1c cf       	rjmp	.-456    	; 0x0 <__vectors>

000001c8 <__vector_3>:
}




ISR(INT2_vect){
     1c8:	1f 92       	push	r1
     1ca:	0f 92       	push	r0
     1cc:	0f b6       	in	r0, 0x3f	; 63
     1ce:	0f 92       	push	r0
     1d0:	11 24       	eor	r1, r1
	interrupt_flag = 0;
     1d2:	10 92 bc 02 	sts	0x02BC, r1
     1d6:	0f 90       	pop	r0
     1d8:	0f be       	out	0x3f, r0	; 63
     1da:	0f 90       	pop	r0
     1dc:	1f 90       	pop	r1
     1de:	18 95       	reti

000001e0 <CAN_init>:
	
	
	
	
}
void CAN_transmit_complete(){
     1e0:	f5 d0       	rcall	.+490    	; 0x3cc <MCP2515_init>
     1e2:	40 e0       	ldi	r20, 0x00	; 0
     1e4:	60 ee       	ldi	r22, 0xE0	; 224
     1e6:	8f e0       	ldi	r24, 0x0F	; 15
     1e8:	d8 d0       	rcall	.+432    	; 0x39a <MCP2515_bit_modify>
     1ea:	40 e6       	ldi	r20, 0x60	; 96
     1ec:	64 e6       	ldi	r22, 0x64	; 100
     1ee:	80 e6       	ldi	r24, 0x60	; 96
     1f0:	d4 c0       	rjmp	.+424    	; 0x39a <MCP2515_bit_modify>
     1f2:	08 95       	ret

000001f4 <CAN_recieve_data>:
	
	
	
	
}
void CAN_recieve_data(can_message_t *message){
     1f4:	1f 93       	push	r17
     1f6:	cf 93       	push	r28
     1f8:	df 93       	push	r29
     1fa:	ec 01       	movw	r28, r24
	//memset(&message, 0, sizeof(can_message_t));
	
	//if(MCP_CANINTF & 1) {
		//printf("Jeg er i datarecieve__");
		message->id = 0xff & (MCP2515_read(MCP_RXB0SIDH)<<3 | MCP2515_read(MCP_RXB0SIDL)>>5);
     1fc:	81 e6       	ldi	r24, 0x61	; 97
     1fe:	c0 d0       	rcall	.+384    	; 0x380 <MCP2515_read>
     200:	18 2f       	mov	r17, r24
     202:	82 e6       	ldi	r24, 0x62	; 98
     204:	bd d0       	rcall	.+378    	; 0x380 <MCP2515_read>
     206:	48 2f       	mov	r20, r24
     208:	42 95       	swap	r20
     20a:	46 95       	lsr	r20
     20c:	47 70       	andi	r20, 0x07	; 7
     20e:	21 2f       	mov	r18, r17
     210:	30 e0       	ldi	r19, 0x00	; 0
     212:	c9 01       	movw	r24, r18
     214:	88 0f       	add	r24, r24
     216:	99 1f       	adc	r25, r25
     218:	88 0f       	add	r24, r24
     21a:	99 1f       	adc	r25, r25
     21c:	88 0f       	add	r24, r24
     21e:	99 1f       	adc	r25, r25
     220:	84 2b       	or	r24, r20
     222:	99 27       	eor	r25, r25
     224:	99 83       	std	Y+1, r25	; 0x01
     226:	88 83       	st	Y, r24
		message->length = MCP2515_read(MCP_RXB0DLC) & 0b00001111;						//DLC3:0 in TXB0DLC-register
     228:	85 e6       	ldi	r24, 0x65	; 101
     22a:	aa d0       	rcall	.+340    	; 0x380 <MCP2515_read>
     22c:	8f 70       	andi	r24, 0x0F	; 15
     22e:	8a 83       	std	Y+2, r24	; 0x02
		
		for (uint8_t i = 0; i < message->length; i++) {
     230:	88 23       	and	r24, r24
     232:	61 f0       	breq	.+24     	; 0x24c <CAN_recieve_data+0x58>
     234:	10 e0       	ldi	r17, 0x00	; 0
			message->data[i] = MCP2515_read(MCP_RXB0D0+i);
     236:	86 e6       	ldi	r24, 0x66	; 102
     238:	81 0f       	add	r24, r17
     23a:	a2 d0       	rcall	.+324    	; 0x380 <MCP2515_read>
     23c:	fe 01       	movw	r30, r28
     23e:	e1 0f       	add	r30, r17
     240:	f1 1d       	adc	r31, r1
     242:	83 83       	std	Z+3, r24	; 0x03
	//if(MCP_CANINTF & 1) {
		//printf("Jeg er i datarecieve__");
		message->id = 0xff & (MCP2515_read(MCP_RXB0SIDH)<<3 | MCP2515_read(MCP_RXB0SIDL)>>5);
		message->length = MCP2515_read(MCP_RXB0DLC) & 0b00001111;						//DLC3:0 in TXB0DLC-register
		
		for (uint8_t i = 0; i < message->length; i++) {
     244:	1f 5f       	subi	r17, 0xFF	; 255
     246:	8a 81       	ldd	r24, Y+2	; 0x02
     248:	18 17       	cp	r17, r24
     24a:	a8 f3       	brcs	.-22     	; 0x236 <CAN_recieve_data+0x42>
		}
		
	//}
	
	//MCP_CANINTF &= (~(0b00000001));
	MCP2515_bit_modify(MCP_CANINTF, 0b00000001, 0b00000000);
     24c:	40 e0       	ldi	r20, 0x00	; 0
     24e:	61 e0       	ldi	r22, 0x01	; 1
     250:	8c e2       	ldi	r24, 0x2C	; 44
     252:	a3 d0       	rcall	.+326    	; 0x39a <MCP2515_bit_modify>
	
	
}
     254:	df 91       	pop	r29
     256:	cf 91       	pop	r28
     258:	1f 91       	pop	r17
     25a:	08 95       	ret

0000025c <CAN_print_message>:

void CAN_int_vect();



void CAN_print_message(can_message_t message) {
     25c:	cf 92       	push	r12
     25e:	df 92       	push	r13
     260:	ef 92       	push	r14
     262:	ff 92       	push	r15
     264:	0f 93       	push	r16
     266:	1f 93       	push	r17
     268:	cf 93       	push	r28
     26a:	df 93       	push	r29
     26c:	cd b7       	in	r28, 0x3d	; 61
     26e:	de b7       	in	r29, 0x3e	; 62
     270:	2b 97       	sbiw	r28, 0x0b	; 11
     272:	0f b6       	in	r0, 0x3f	; 63
     274:	f8 94       	cli
     276:	de bf       	out	0x3e, r29	; 62
     278:	0f be       	out	0x3f, r0	; 63
     27a:	cd bf       	out	0x3d, r28	; 61
     27c:	e9 82       	std	Y+1, r14	; 0x01
     27e:	fa 82       	std	Y+2, r15	; 0x02
     280:	c0 2e       	mov	r12, r16
     282:	0b 83       	std	Y+3, r16	; 0x03
     284:	1c 83       	std	Y+4, r17	; 0x04
     286:	2d 83       	std	Y+5, r18	; 0x05
     288:	3e 83       	std	Y+6, r19	; 0x06
     28a:	4f 83       	std	Y+7, r20	; 0x07
     28c:	58 87       	std	Y+8, r21	; 0x08
     28e:	69 87       	std	Y+9, r22	; 0x09
     290:	7a 87       	std	Y+10, r23	; 0x0a
     292:	8b 87       	std	Y+11, r24	; 0x0b
	
	printf("MESSAGE: \nID: %d\nLength: %d\nData: ", message.id, message.length);
     294:	1f 92       	push	r1
     296:	0f 93       	push	r16
     298:	8a 81       	ldd	r24, Y+2	; 0x02
     29a:	8f 93       	push	r24
     29c:	89 81       	ldd	r24, Y+1	; 0x01
     29e:	8f 93       	push	r24
     2a0:	8b e1       	ldi	r24, 0x1B	; 27
     2a2:	92 e0       	ldi	r25, 0x02	; 2
     2a4:	9f 93       	push	r25
     2a6:	8f 93       	push	r24
     2a8:	9f d7       	rcall	.+3902   	; 0x11e8 <printf>
	
	for (uint8_t i = 0; i < message.length; i++) {
     2aa:	0f 90       	pop	r0
     2ac:	0f 90       	pop	r0
     2ae:	0f 90       	pop	r0
     2b0:	0f 90       	pop	r0
     2b2:	0f 90       	pop	r0
     2b4:	0f 90       	pop	r0
     2b6:	00 23       	and	r16, r16
     2b8:	b1 f0       	breq	.+44     	; 0x2e6 <CAN_print_message+0x8a>
     2ba:	7e 01       	movw	r14, r28
     2bc:	84 e0       	ldi	r24, 0x04	; 4
     2be:	e8 0e       	add	r14, r24
     2c0:	f1 1c       	adc	r15, r1
     2c2:	d1 2c       	mov	r13, r1
			
		printf("%d ", message.data[i]);
     2c4:	0e e3       	ldi	r16, 0x3E	; 62
     2c6:	12 e0       	ldi	r17, 0x02	; 2
     2c8:	f7 01       	movw	r30, r14
     2ca:	81 91       	ld	r24, Z+
     2cc:	7f 01       	movw	r14, r30
     2ce:	1f 92       	push	r1
     2d0:	8f 93       	push	r24
     2d2:	1f 93       	push	r17
     2d4:	0f 93       	push	r16
     2d6:	88 d7       	rcall	.+3856   	; 0x11e8 <printf>

void CAN_print_message(can_message_t message) {
	
	printf("MESSAGE: \nID: %d\nLength: %d\nData: ", message.id, message.length);
	
	for (uint8_t i = 0; i < message.length; i++) {
     2d8:	d3 94       	inc	r13
     2da:	0f 90       	pop	r0
     2dc:	0f 90       	pop	r0
     2de:	0f 90       	pop	r0
     2e0:	0f 90       	pop	r0
     2e2:	dc 10       	cpse	r13, r12
     2e4:	f1 cf       	rjmp	.-30     	; 0x2c8 <CAN_print_message+0x6c>
			
		printf("%d ", message.data[i]);
	}
	
	printf("\n\n\n");
     2e6:	82 e4       	ldi	r24, 0x42	; 66
     2e8:	92 e0       	ldi	r25, 0x02	; 2
     2ea:	8f d7       	rcall	.+3870   	; 0x120a <puts>
}
     2ec:	2b 96       	adiw	r28, 0x0b	; 11
     2ee:	0f b6       	in	r0, 0x3f	; 63
     2f0:	f8 94       	cli
     2f2:	de bf       	out	0x3e, r29	; 62
     2f4:	0f be       	out	0x3f, r0	; 63
     2f6:	cd bf       	out	0x3d, r28	; 61
     2f8:	df 91       	pop	r29
     2fa:	cf 91       	pop	r28
     2fc:	1f 91       	pop	r17
     2fe:	0f 91       	pop	r16
     300:	ff 90       	pop	r15
     302:	ef 90       	pop	r14
     304:	df 90       	pop	r13
     306:	cf 90       	pop	r12
     308:	08 95       	ret

0000030a <DAC_init>:
 */ 
#include "DAC.h"
#define MAX520_ADDR 0b01011110

void DAC_init(void){
	TWI_Master_Initialise();
     30a:	93 d2       	rcall	.+1318   	; 0x832 <TWI_Master_Initialise>
	sei();
     30c:	78 94       	sei
     30e:	08 95       	ret

00000310 <DAC_write>:
}

void DAC_write(uint8_t data){
     310:	cf 93       	push	r28
     312:	df 93       	push	r29
     314:	00 d0       	rcall	.+0      	; 0x316 <DAC_write+0x6>
     316:	cd b7       	in	r28, 0x3d	; 61
     318:	de b7       	in	r29, 0x3e	; 62
	uint8_t msg[3] ={MAX520_ADDR,0,data};
     31a:	9e e5       	ldi	r25, 0x5E	; 94
     31c:	99 83       	std	Y+1, r25	; 0x01
     31e:	1a 82       	std	Y+2, r1	; 0x02
     320:	8b 83       	std	Y+3, r24	; 0x03
	TWI_Start_Transceiver_With_Data(msg,3);
     322:	63 e0       	ldi	r22, 0x03	; 3
     324:	70 e0       	ldi	r23, 0x00	; 0
     326:	ce 01       	movw	r24, r28
     328:	01 96       	adiw	r24, 0x01	; 1
     32a:	8d d2       	rcall	.+1306   	; 0x846 <TWI_Start_Transceiver_With_Data>
     32c:	0f 90       	pop	r0
     32e:	0f 90       	pop	r0
     330:	0f 90       	pop	r0
     332:	df 91       	pop	r29
     334:	cf 91       	pop	r28
     336:	08 95       	ret

00000338 <IR_init>:
		
	IR_intflag = false;
	
	return ADC;
	
	}
     338:	ea e7       	ldi	r30, 0x7A	; 122
     33a:	f0 e0       	ldi	r31, 0x00	; 0
     33c:	80 81       	ld	r24, Z
     33e:	87 68       	ori	r24, 0x87	; 135
     340:	80 83       	st	Z, r24
     342:	80 98       	cbi	0x10, 0	; 16
     344:	ec e7       	ldi	r30, 0x7C	; 124
     346:	f0 e0       	ldi	r31, 0x00	; 0
     348:	80 81       	ld	r24, Z
     34a:	80 64       	ori	r24, 0x40	; 64
     34c:	80 83       	st	Z, r24
     34e:	78 94       	sei
     350:	ea e7       	ldi	r30, 0x7A	; 122
     352:	f0 e0       	ldi	r31, 0x00	; 0
     354:	80 81       	ld	r24, Z
     356:	88 60       	ori	r24, 0x08	; 8
     358:	80 83       	st	Z, r24
     35a:	80 81       	ld	r24, Z
     35c:	8f 7e       	andi	r24, 0xEF	; 239
     35e:	80 83       	st	Z, r24
     360:	08 95       	ret

00000362 <__vector_29>:
	
ISR(ADC_vect){
     362:	1f 92       	push	r1
     364:	0f 92       	push	r0
     366:	0f b6       	in	r0, 0x3f	; 63
     368:	0f 92       	push	r0
     36a:	11 24       	eor	r1, r1
     36c:	8f 93       	push	r24
	IR_intflag = true;
     36e:	81 e0       	ldi	r24, 0x01	; 1
     370:	80 93 ac 02 	sts	0x02AC, r24
     374:	8f 91       	pop	r24
     376:	0f 90       	pop	r0
     378:	0f be       	out	0x3f, r0	; 63
     37a:	0f 90       	pop	r0
     37c:	1f 90       	pop	r1
     37e:	18 95       	reti

00000380 <MCP2515_read>:
     380:	cf 93       	push	r28
     382:	c8 2f       	mov	r28, r24
     384:	52 d2       	rcall	.+1188   	; 0x82a <SPI_enable_chipselect>
     386:	83 e0       	ldi	r24, 0x03	; 3
     388:	47 d2       	rcall	.+1166   	; 0x818 <SPI_send>
     38a:	8c 2f       	mov	r24, r28
     38c:	45 d2       	rcall	.+1162   	; 0x818 <SPI_send>
     38e:	49 d2       	rcall	.+1170   	; 0x822 <SPI_read>
     390:	c8 2f       	mov	r28, r24
     392:	4d d2       	rcall	.+1178   	; 0x82e <SPI_disable_chipselect>
     394:	8c 2f       	mov	r24, r28
     396:	cf 91       	pop	r28
     398:	08 95       	ret

0000039a <MCP2515_bit_modify>:
     39a:	1f 93       	push	r17
     39c:	cf 93       	push	r28
     39e:	df 93       	push	r29
     3a0:	18 2f       	mov	r17, r24
     3a2:	d6 2f       	mov	r29, r22
     3a4:	c4 2f       	mov	r28, r20
     3a6:	41 d2       	rcall	.+1154   	; 0x82a <SPI_enable_chipselect>
     3a8:	85 e0       	ldi	r24, 0x05	; 5
     3aa:	36 d2       	rcall	.+1132   	; 0x818 <SPI_send>
     3ac:	81 2f       	mov	r24, r17
     3ae:	34 d2       	rcall	.+1128   	; 0x818 <SPI_send>
     3b0:	8d 2f       	mov	r24, r29
     3b2:	32 d2       	rcall	.+1124   	; 0x818 <SPI_send>
     3b4:	8c 2f       	mov	r24, r28
     3b6:	30 d2       	rcall	.+1120   	; 0x818 <SPI_send>
     3b8:	3a d2       	rcall	.+1140   	; 0x82e <SPI_disable_chipselect>
     3ba:	df 91       	pop	r29
     3bc:	cf 91       	pop	r28
     3be:	1f 91       	pop	r17
     3c0:	08 95       	ret

000003c2 <MCP2515_reset>:
     3c2:	33 d2       	rcall	.+1126   	; 0x82a <SPI_enable_chipselect>
     3c4:	80 ec       	ldi	r24, 0xC0	; 192
     3c6:	28 d2       	rcall	.+1104   	; 0x818 <SPI_send>
     3c8:	32 c2       	rjmp	.+1124   	; 0x82e <SPI_disable_chipselect>
     3ca:	08 95       	ret

000003cc <MCP2515_init>:
     3cc:	cf 93       	push	r28
     3ce:	1b d2       	rcall	.+1078   	; 0x806 <SPI_init>
     3d0:	f8 df       	rcall	.-16     	; 0x3c2 <MCP2515_reset>
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     3d2:	89 ef       	ldi	r24, 0xF9	; 249
     3d4:	90 e0       	ldi	r25, 0x00	; 0
     3d6:	01 97       	sbiw	r24, 0x01	; 1
     3d8:	f1 f7       	brne	.-4      	; 0x3d6 <MCP2515_init+0xa>
     3da:	00 c0       	rjmp	.+0      	; 0x3dc <MCP2515_init+0x10>
     3dc:	00 00       	nop
     3de:	8e e0       	ldi	r24, 0x0E	; 14
     3e0:	cf df       	rcall	.-98     	; 0x380 <MCP2515_read>
     3e2:	c8 2f       	mov	r28, r24
     3e4:	1f 92       	push	r1
     3e6:	8f 93       	push	r24
     3e8:	25 e4       	ldi	r18, 0x45	; 69
     3ea:	32 e0       	ldi	r19, 0x02	; 2
     3ec:	3f 93       	push	r19
     3ee:	2f 93       	push	r18
     3f0:	fb d6       	rcall	.+3574   	; 0x11e8 <printf>
     3f2:	c0 7e       	andi	r28, 0xE0	; 224
     3f4:	0f 90       	pop	r0
     3f6:	0f 90       	pop	r0
     3f8:	0f 90       	pop	r0
     3fa:	0f 90       	pop	r0
     3fc:	c0 38       	cpi	r28, 0x80	; 128
     3fe:	29 f0       	breq	.+10     	; 0x40a <MCP2515_init+0x3e>
     400:	8f e4       	ldi	r24, 0x4F	; 79
     402:	92 e0       	ldi	r25, 0x02	; 2
     404:	02 d7       	rcall	.+3588   	; 0x120a <puts>
     406:	81 e0       	ldi	r24, 0x01	; 1
     408:	01 c0       	rjmp	.+2      	; 0x40c <MCP2515_init+0x40>
     40a:	80 e0       	ldi	r24, 0x00	; 0
     40c:	cf 91       	pop	r28
     40e:	08 95       	ret

00000410 <MOTOR_init>:
max = -8284
min = */

void MOTOR_init(void) {
	//Setting output-pins:
	DDRH |= (1<<DDH1)
     410:	e1 e0       	ldi	r30, 0x01	; 1
     412:	f1 e0       	ldi	r31, 0x01	; 1
     414:	80 81       	ld	r24, Z
     416:	8a 67       	ori	r24, 0x7A	; 122
     418:	80 83       	st	Z, r24
	|  (1<<DDH3)
	|  (1<<DDH4)
	|  (1<<DDH5)
	|  (1<<DDH6);
	TWI_Master_Initialise();
     41a:	0b d2       	rcall	.+1046   	; 0x832 <TWI_Master_Initialise>
	PORTH |= (1<<EN)		//Enable motor
     41c:	e2 e0       	ldi	r30, 0x02	; 2
     41e:	f1 e0       	ldi	r31, 0x01	; 1
     420:	80 81       	ld	r24, Z
     422:	82 61       	ori	r24, 0x12	; 18
     424:	80 83       	st	Z, r24
		  |  (1<<DIR);		//Motor direction
	PORTH &=  ~(1<<_RST);		//Counter reset
     426:	80 81       	ld	r24, Z
     428:	8f 7b       	andi	r24, 0xBF	; 191
     42a:	80 83       	st	Z, r24
	PORTH |=  (1<<_RST);
     42c:	80 81       	ld	r24, Z
     42e:	80 64       	ori	r24, 0x40	; 64
     430:	80 83       	st	Z, r24
	PORTH &= ~(1<<_OE);		//Allowing the counter to appear on MJ2
     432:	80 81       	ld	r24, Z
     434:	8f 7d       	andi	r24, 0xDF	; 223
     436:	80 83       	st	Z, r24
	PORTH &= ~(1<<SEL);		//Selecting high byte (MSB)
     438:	80 81       	ld	r24, Z
     43a:	87 7f       	andi	r24, 0xF7	; 247
     43c:	80 83       	st	Z, r24
     43e:	08 95       	ret

00000440 <MOTOR_read>:



uint16_t MOTOR_read(void) {
	
	PORTH &= ~(1<<_OE);		//Allowing the counter to appear on MJ2
     440:	e2 e0       	ldi	r30, 0x02	; 2
     442:	f1 e0       	ldi	r31, 0x01	; 1
     444:	80 81       	ld	r24, Z
     446:	8f 7d       	andi	r24, 0xDF	; 223
     448:	80 83       	st	Z, r24
	PORTH &= ~(1<<SEL);		//Selecting high byte (MSB)
     44a:	80 81       	ld	r24, Z
     44c:	87 7f       	andi	r24, 0xF7	; 247
     44e:	80 83       	st	Z, r24
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     450:	85 e8       	ldi	r24, 0x85	; 133
     452:	8a 95       	dec	r24
     454:	f1 f7       	brne	.-4      	; 0x452 <MOTOR_read+0x12>
     456:	00 00       	nop
	
	
	_delay_us(25);
	
	uint8_t msb = PINK;
     458:	20 91 06 01 	lds	r18, 0x0106
	PORTH |= (1<<SEL);		//Selecting low byte (LSB)
     45c:	80 81       	ld	r24, Z
     45e:	88 60       	ori	r24, 0x08	; 8
     460:	80 83       	st	Z, r24
     462:	85 e8       	ldi	r24, 0x85	; 133
     464:	8a 95       	dec	r24
     466:	f1 f7       	brne	.-4      	; 0x464 <MOTOR_read+0x24>
     468:	00 00       	nop
	
	_delay_us(25);
	
	uint8_t lsb = PINK;
     46a:	80 91 06 01 	lds	r24, 0x0106
	PORTH &= ~(1<<_RST);
     46e:	90 81       	ld	r25, Z
     470:	9f 7b       	andi	r25, 0xBF	; 191
     472:	90 83       	st	Z, r25
	PORTH |=  (1<<_RST);
     474:	90 81       	ld	r25, Z
     476:	90 64       	ori	r25, 0x40	; 64
     478:	90 83       	st	Z, r25
	PORTH |= (1<<_OE);
     47a:	90 81       	ld	r25, Z
     47c:	90 62       	ori	r25, 0x20	; 32
     47e:	90 83       	st	Z, r25
	
	return (msb << 8) | lsb;
     480:	90 e0       	ldi	r25, 0x00	; 0
	
}
     482:	92 2b       	or	r25, r18
     484:	08 95       	ret

00000486 <MOTOR_write>:


void MOTOR_write(uint8_t speed, uint8_t direction) {
	
	if (direction == RIGHT) {
     486:	61 30       	cpi	r22, 0x01	; 1
     488:	31 f4       	brne	.+12     	; 0x496 <MOTOR_write+0x10>
		PORTH |= (1<<PH1);
     48a:	e2 e0       	ldi	r30, 0x02	; 2
     48c:	f1 e0       	ldi	r31, 0x01	; 1
     48e:	90 81       	ld	r25, Z
     490:	92 60       	ori	r25, 0x02	; 2
     492:	90 83       	st	Z, r25
     494:	05 c0       	rjmp	.+10     	; 0x4a0 <MOTOR_write+0x1a>
	}
	else {
		PORTH &= ~(1<<PH1);
     496:	e2 e0       	ldi	r30, 0x02	; 2
     498:	f1 e0       	ldi	r31, 0x01	; 1
     49a:	90 81       	ld	r25, Z
     49c:	9d 7f       	andi	r25, 0xFD	; 253
     49e:	90 83       	st	Z, r25
	}
	DAC_write(speed);
     4a0:	90 e0       	ldi	r25, 0x00	; 0
     4a2:	36 cf       	rjmp	.-404    	; 0x310 <DAC_write>
     4a4:	08 95       	ret

000004a6 <MOTOR_get_speed>:
		PORTH &= ~(1<<PH1);
	}
	DAC_write(speed);
}*/

uint8_t MOTOR_get_speed(void){
     4a6:	cf 93       	push	r28
     4a8:	df 93       	push	r29

	can_message_t *msg;
	CAN_recieve_data(msg);
     4aa:	c0 e0       	ldi	r28, 0x00	; 0
     4ac:	d0 e0       	ldi	r29, 0x00	; 0
     4ae:	ce 01       	movw	r24, r28
     4b0:	a1 de       	rcall	.-702    	; 0x1f4 <CAN_recieve_data>
	
	int8_t pos = msg->data[0]-127;
     4b2:	6b 81       	ldd	r22, Y+3	; 0x03
     4b4:	6f 57       	subi	r22, 0x7F	; 127
	uint8_t speed = (abs(pos)*0.7);
     4b6:	77 27       	eor	r23, r23
     4b8:	67 fd       	sbrc	r22, 7
     4ba:	70 95       	com	r23
     4bc:	77 23       	and	r23, r23
     4be:	1c f4       	brge	.+6      	; 0x4c6 <MOTOR_get_speed+0x20>
     4c0:	71 95       	neg	r23
     4c2:	61 95       	neg	r22
     4c4:	71 09       	sbc	r23, r1
     4c6:	88 27       	eor	r24, r24
     4c8:	77 fd       	sbrc	r23, 7
     4ca:	80 95       	com	r24
     4cc:	98 2f       	mov	r25, r24
     4ce:	d1 d3       	rcall	.+1954   	; 0xc72 <__floatsisf>
     4d0:	23 e3       	ldi	r18, 0x33	; 51
     4d2:	33 e3       	ldi	r19, 0x33	; 51
     4d4:	43 e3       	ldi	r20, 0x33	; 51
     4d6:	5f e3       	ldi	r21, 0x3F	; 63
     4d8:	80 d4       	rcall	.+2304   	; 0xdda <__mulsf3>
     4da:	9d d3       	rcall	.+1850   	; 0xc16 <__fixunssfsi>
     4dc:	86 2f       	mov	r24, r22
	/*if (pos < 0) {
		speed = -pos;
	}*/
	return speed;
};
     4de:	df 91       	pop	r29
     4e0:	cf 91       	pop	r28
     4e2:	08 95       	ret

000004e4 <MOTOR_get_direction>:

uint8_t MOTOR_get_direction(void) {
     4e4:	cf 93       	push	r28
     4e6:	df 93       	push	r29

	can_message_t *msg;
	CAN_recieve_data(msg);	
     4e8:	c0 e0       	ldi	r28, 0x00	; 0
     4ea:	d0 e0       	ldi	r29, 0x00	; 0
     4ec:	ce 01       	movw	r24, r28
     4ee:	82 de       	rcall	.-764    	; 0x1f4 <CAN_recieve_data>
	
	if (msg->data[0] > 127) {
     4f0:	8b 81       	ldd	r24, Y+3	; 0x03
		return RIGHT;
	}
	return LEFT;
	
}
     4f2:	88 1f       	adc	r24, r24
     4f4:	88 27       	eor	r24, r24
     4f6:	88 1f       	adc	r24, r24
     4f8:	df 91       	pop	r29
     4fa:	cf 91       	pop	r28
     4fc:	08 95       	ret

000004fe <PID_scale>:
		
}


uint8_t PID_scale(int8_t motor_rot) {
	return (uint8_t)((motor_rot-rot_min)/(rot_max-rot_min))*255;
     4fe:	20 91 16 02 	lds	r18, 0x0216
     502:	30 91 17 02 	lds	r19, 0x0217
     506:	99 27       	eor	r25, r25
     508:	87 fd       	sbrc	r24, 7
     50a:	90 95       	com	r25
     50c:	82 1b       	sub	r24, r18
     50e:	93 0b       	sbc	r25, r19
     510:	60 91 18 02 	lds	r22, 0x0218
     514:	70 91 19 02 	lds	r23, 0x0219
     518:	62 1b       	sub	r22, r18
     51a:	73 0b       	sbc	r23, r19
     51c:	c1 d4       	rcall	.+2434   	; 0xea0 <__divmodhi4>
}
     51e:	86 2f       	mov	r24, r22
     520:	81 95       	neg	r24
     522:	08 95       	ret

00000524 <__vector_15>:
static left_ref = 0; 
static mid_ref = 127;
static scaling_factor = 1;


ISR(TIMER2_OVF_vect) {
     524:	1f 92       	push	r1
     526:	0f 92       	push	r0
     528:	0f b6       	in	r0, 0x3f	; 63
     52a:	0f 92       	push	r0
     52c:	11 24       	eor	r1, r1
     52e:	0b b6       	in	r0, 0x3b	; 59
     530:	0f 92       	push	r0
     532:	4f 92       	push	r4
     534:	5f 92       	push	r5
     536:	6f 92       	push	r6
     538:	7f 92       	push	r7
     53a:	8f 92       	push	r8
     53c:	9f 92       	push	r9
     53e:	af 92       	push	r10
     540:	bf 92       	push	r11
     542:	cf 92       	push	r12
     544:	df 92       	push	r13
     546:	ef 92       	push	r14
     548:	ff 92       	push	r15
     54a:	2f 93       	push	r18
     54c:	3f 93       	push	r19
     54e:	4f 93       	push	r20
     550:	5f 93       	push	r21
     552:	6f 93       	push	r22
     554:	7f 93       	push	r23
     556:	8f 93       	push	r24
     558:	9f 93       	push	r25
     55a:	af 93       	push	r26
     55c:	bf 93       	push	r27
     55e:	cf 93       	push	r28
     560:	df 93       	push	r29
     562:	ef 93       	push	r30
     564:	ff 93       	push	r31
	
	
	can_message_t *msg;
	CAN_recieve_data(msg);
     566:	c0 e0       	ldi	r28, 0x00	; 0
     568:	d0 e0       	ldi	r29, 0x00	; 0
     56a:	ce 01       	movw	r24, r28
     56c:	43 de       	rcall	.-890    	; 0x1f4 <CAN_recieve_data>
	
	uint8_t ref = msg->data[0];
     56e:	cb 81       	ldd	r28, Y+3	; 0x03
	uint8_t measured = PID_scale(MOTOR_read());
     570:	67 df       	rcall	.-306    	; 0x440 <MOTOR_read>
     572:	c5 df       	rcall	.-118    	; 0x4fe <PID_scale>
	
	error = ref - measured;
     574:	d0 e0       	ldi	r29, 0x00	; 0
     576:	c8 1b       	sub	r28, r24
     578:	d1 09       	sbc	r29, r1
     57a:	d0 93 b0 02 	sts	0x02B0, r29
     57e:	c0 93 af 02 	sts	0x02AF, r28
	
	integral += error*dt;
     582:	be 01       	movw	r22, r28
     584:	88 27       	eor	r24, r24
     586:	77 fd       	sbrc	r23, 7
     588:	80 95       	com	r24
     58a:	98 2f       	mov	r25, r24
     58c:	72 d3       	rcall	.+1764   	; 0xc72 <__floatsisf>
     58e:	4b 01       	movw	r8, r22
     590:	5c 01       	movw	r10, r24
     592:	40 90 06 02 	lds	r4, 0x0206
     596:	50 90 07 02 	lds	r5, 0x0207
     59a:	60 90 08 02 	lds	r6, 0x0208
     59e:	70 90 09 02 	lds	r7, 0x0209
     5a2:	a3 01       	movw	r20, r6
     5a4:	92 01       	movw	r18, r4
     5a6:	19 d4       	rcall	.+2098   	; 0xdda <__mulsf3>
     5a8:	20 91 b1 02 	lds	r18, 0x02B1
     5ac:	30 91 b2 02 	lds	r19, 0x02B2
     5b0:	40 91 b3 02 	lds	r20, 0x02B3
     5b4:	50 91 b4 02 	lds	r21, 0x02B4
     5b8:	5e d2       	rcall	.+1212   	; 0xa76 <__addsf3>
     5ba:	6b 01       	movw	r12, r22
     5bc:	7c 01       	movw	r14, r24
     5be:	60 93 b1 02 	sts	0x02B1, r22
     5c2:	70 93 b2 02 	sts	0x02B2, r23
     5c6:	80 93 b3 02 	sts	0x02B3, r24
     5ca:	90 93 b4 02 	sts	0x02B4, r25
	double derivative = -(error - prev_error)/dt;
     5ce:	60 91 ad 02 	lds	r22, 0x02AD
     5d2:	70 91 ae 02 	lds	r23, 0x02AE
     5d6:	6c 1b       	sub	r22, r28
     5d8:	7d 0b       	sbc	r23, r29
     5da:	88 27       	eor	r24, r24
     5dc:	77 fd       	sbrc	r23, 7
     5de:	80 95       	com	r24
     5e0:	98 2f       	mov	r25, r24
     5e2:	47 d3       	rcall	.+1678   	; 0xc72 <__floatsisf>
     5e4:	a3 01       	movw	r20, r6
     5e6:	92 01       	movw	r18, r4
     5e8:	ae d2       	rcall	.+1372   	; 0xb46 <__divsf3>
     5ea:	2b 01       	movw	r4, r22
     5ec:	3c 01       	movw	r6, r24
	prev_error = error; 
     5ee:	d0 93 ae 02 	sts	0x02AE, r29
     5f2:	c0 93 ad 02 	sts	0x02AD, r28
	double gain =  Kp * error + Ki * integral + Kd * derivative;
     5f6:	20 91 12 02 	lds	r18, 0x0212
     5fa:	30 91 13 02 	lds	r19, 0x0213
     5fe:	40 91 14 02 	lds	r20, 0x0214
     602:	50 91 15 02 	lds	r21, 0x0215
     606:	c5 01       	movw	r24, r10
     608:	b4 01       	movw	r22, r8
     60a:	e7 d3       	rcall	.+1998   	; 0xdda <__mulsf3>
     60c:	4b 01       	movw	r8, r22
     60e:	5c 01       	movw	r10, r24
     610:	20 91 0e 02 	lds	r18, 0x020E
     614:	30 91 0f 02 	lds	r19, 0x020F
     618:	40 91 10 02 	lds	r20, 0x0210
     61c:	50 91 11 02 	lds	r21, 0x0211
     620:	c7 01       	movw	r24, r14
     622:	b6 01       	movw	r22, r12
     624:	da d3       	rcall	.+1972   	; 0xdda <__mulsf3>
     626:	9b 01       	movw	r18, r22
     628:	ac 01       	movw	r20, r24
     62a:	c5 01       	movw	r24, r10
     62c:	b4 01       	movw	r22, r8
     62e:	23 d2       	rcall	.+1094   	; 0xa76 <__addsf3>
     630:	6b 01       	movw	r12, r22
     632:	7c 01       	movw	r14, r24
     634:	20 91 0a 02 	lds	r18, 0x020A
     638:	30 91 0b 02 	lds	r19, 0x020B
     63c:	40 91 0c 02 	lds	r20, 0x020C
     640:	50 91 0d 02 	lds	r21, 0x020D
     644:	c3 01       	movw	r24, r6
     646:	b2 01       	movw	r22, r4
     648:	c8 d3       	rcall	.+1936   	; 0xdda <__mulsf3>
     64a:	9b 01       	movw	r18, r22
     64c:	ac 01       	movw	r20, r24
     64e:	c7 01       	movw	r24, r14
     650:	b6 01       	movw	r22, r12
     652:	11 d2       	rcall	.+1058   	; 0xa76 <__addsf3>
	}
	else {
		dir = LEFT;
	}
	
	MOTOR_write(abs(gain),dir);
     654:	52 d4       	rcall	.+2212   	; 0xefa <abs>
	prev_error = error; 
	double gain =  Kp * error + Ki * integral + Kd * derivative;
	
	uint8_t dir;
	
	if (error > 0) {
     656:	61 e0       	ldi	r22, 0x01	; 1
     658:	1c 16       	cp	r1, r28
     65a:	1d 06       	cpc	r1, r29
     65c:	0c f0       	brlt	.+2      	; 0x660 <__vector_15+0x13c>
     65e:	60 e0       	ldi	r22, 0x00	; 0
	}
	else {
		dir = LEFT;
	}
	
	MOTOR_write(abs(gain),dir);
     660:	12 df       	rcall	.-476    	; 0x486 <MOTOR_write>
	

	
}
     662:	ff 91       	pop	r31
     664:	ef 91       	pop	r30
     666:	df 91       	pop	r29
     668:	cf 91       	pop	r28
     66a:	bf 91       	pop	r27
     66c:	af 91       	pop	r26
     66e:	9f 91       	pop	r25
     670:	8f 91       	pop	r24
     672:	7f 91       	pop	r23
     674:	6f 91       	pop	r22
     676:	5f 91       	pop	r21
     678:	4f 91       	pop	r20
     67a:	3f 91       	pop	r19
     67c:	2f 91       	pop	r18
     67e:	ff 90       	pop	r15
     680:	ef 90       	pop	r14
     682:	df 90       	pop	r13
     684:	cf 90       	pop	r12
     686:	bf 90       	pop	r11
     688:	af 90       	pop	r10
     68a:	9f 90       	pop	r9
     68c:	8f 90       	pop	r8
     68e:	7f 90       	pop	r7
     690:	6f 90       	pop	r6
     692:	5f 90       	pop	r5
     694:	4f 90       	pop	r4
     696:	0f 90       	pop	r0
     698:	0b be       	out	0x3b, r0	; 59
     69a:	0f 90       	pop	r0
     69c:	0f be       	out	0x3f, r0	; 63
     69e:	0f 90       	pop	r0
     6a0:	1f 90       	pop	r1
     6a2:	18 95       	reti

000006a4 <PWM_init>:

void PWM_init(void) { 
	
	
	//Enable fast mode
	TCCR1A &= ~(1<<WGM10);	
     6a4:	a0 e8       	ldi	r26, 0x80	; 128
     6a6:	b0 e0       	ldi	r27, 0x00	; 0
     6a8:	8c 91       	ld	r24, X
     6aa:	8e 7f       	andi	r24, 0xFE	; 254
     6ac:	8c 93       	st	X, r24
	TCCR1A |= (1<<WGM11);
     6ae:	8c 91       	ld	r24, X
     6b0:	82 60       	ori	r24, 0x02	; 2
     6b2:	8c 93       	st	X, r24
	TCCR1B |= (1<<WGM12);
     6b4:	e1 e8       	ldi	r30, 0x81	; 129
     6b6:	f0 e0       	ldi	r31, 0x00	; 0
     6b8:	80 81       	ld	r24, Z
     6ba:	88 60       	ori	r24, 0x08	; 8
     6bc:	80 83       	st	Z, r24
	TCCR1B |= (1<<WGM13);		
     6be:	80 81       	ld	r24, Z
     6c0:	80 61       	ori	r24, 0x10	; 16
     6c2:	80 83       	st	Z, r24
	
	//Compare Output Mode: Non-inverting
	TCCR1A |= (1<<COM1A1);			
     6c4:	8c 91       	ld	r24, X
     6c6:	80 68       	ori	r24, 0x80	; 128
     6c8:	8c 93       	st	X, r24
	
	
	//Prescaler: clk/1024
	TCCR1B |= (1<<CS12);
     6ca:	80 81       	ld	r24, Z
     6cc:	84 60       	ori	r24, 0x04	; 4
     6ce:	80 83       	st	Z, r24
	TCCR1B &= ~(1<<CS11);
     6d0:	80 81       	ld	r24, Z
     6d2:	8d 7f       	andi	r24, 0xFD	; 253
     6d4:	80 83       	st	Z, r24
	TCCR1B |= (1<<CS10);
     6d6:	80 81       	ld	r24, Z
     6d8:	81 60       	ori	r24, 0x01	; 1
     6da:	80 83       	st	Z, r24

	//Top value = F_CPU/(N*(1/min_period)) , N=1024
	ICR1 = 312;											// 312 implies 20 ms = T
     6dc:	88 e3       	ldi	r24, 0x38	; 56
     6de:	91 e0       	ldi	r25, 0x01	; 1
     6e0:	90 93 87 00 	sts	0x0087, r25
     6e4:	80 93 86 00 	sts	0x0086, r24
	OCR1A = PWM_mid;									// The duty cycle is set here (15.6-32.1 implies 1ms-2ms)
     6e8:	85 e1       	ldi	r24, 0x15	; 21
     6ea:	90 e0       	ldi	r25, 0x00	; 0
     6ec:	90 93 89 00 	sts	0x0089, r25
     6f0:	80 93 88 00 	sts	0x0088, r24
	
	
	//Setting pin 11 (PB5) to output
	DDRB |= (1<<PB5);
     6f4:	25 9a       	sbi	0x04, 5	; 4
     6f6:	08 95       	ret

000006f8 <PWM_get_duty_cycle>:
	
}



float PWM_get_duty_cycle(void) {
     6f8:	ef 92       	push	r14
     6fa:	ff 92       	push	r15
     6fc:	0f 93       	push	r16
     6fe:	1f 93       	push	r17
     700:	cf 93       	push	r28
     702:	df 93       	push	r29
     704:	cd b7       	in	r28, 0x3d	; 61
     706:	de b7       	in	r29, 0x3e	; 62
     708:	2b 97       	sbiw	r28, 0x0b	; 11
     70a:	0f b6       	in	r0, 0x3f	; 63
     70c:	f8 94       	cli
     70e:	de bf       	out	0x3e, r29	; 62
     710:	0f be       	out	0x3f, r0	; 63
     712:	cd bf       	out	0x3d, r28	; 61
	
	can_message_t msg;
	
	if(MCP2515_read(MCP_CANINTF) & 1){
     714:	8c e2       	ldi	r24, 0x2C	; 44
     716:	34 de       	rcall	.-920    	; 0x380 <MCP2515_read>
     718:	80 ff       	sbrs	r24, 0
     71a:	07 c0       	rjmp	.+14     	; 0x72a <PWM_get_duty_cycle+0x32>
		CAN_recieve_data(&msg);
     71c:	ce 01       	movw	r24, r28
     71e:	01 96       	adiw	r24, 0x01	; 1
     720:	69 dd       	rcall	.-1326   	; 0x1f4 <CAN_recieve_data>
		//CAN_print_message(msg);
		MCP2515_bit_modify(MCP_CANINTF,0x1,0x1);	
     722:	41 e0       	ldi	r20, 0x01	; 1
     724:	61 e0       	ldi	r22, 0x01	; 1
     726:	8c e2       	ldi	r24, 0x2C	; 44
     728:	38 de       	rcall	.-912    	; 0x39a <MCP2515_bit_modify>
	}
	float x_pos = msg.data[0];
     72a:	6c 81       	ldd	r22, Y+4	; 0x04
     72c:	70 e0       	ldi	r23, 0x00	; 0
     72e:	80 e0       	ldi	r24, 0x00	; 0
     730:	90 e0       	ldi	r25, 0x00	; 0
     732:	9d d2       	rcall	.+1338   	; 0xc6e <__floatunsisf>
     734:	e6 2e       	mov	r14, r22
     736:	f7 2e       	mov	r15, r23
     738:	08 2f       	mov	r16, r24
     73a:	19 2f       	mov	r17, r25
	printf("x_pos = %d\n", x_pos);
     73c:	9f 93       	push	r25
     73e:	8f 93       	push	r24
     740:	7f 93       	push	r23
     742:	6f 93       	push	r22
     744:	21 e8       	ldi	r18, 0x81	; 129
     746:	32 e0       	ldi	r19, 0x02	; 2
     748:	3f 93       	push	r19
     74a:	2f 93       	push	r18
     74c:	4d d5       	rcall	.+2714   	; 0x11e8 <printf>
	return (x_pos/255)*(PWM_max-PWM_min) + PWM_min;
     74e:	20 e0       	ldi	r18, 0x00	; 0
     750:	30 e0       	ldi	r19, 0x00	; 0
     752:	4f e7       	ldi	r20, 0x7F	; 127
     754:	53 e4       	ldi	r21, 0x43	; 67
     756:	6e 2d       	mov	r22, r14
     758:	7f 2d       	mov	r23, r15
     75a:	80 2f       	mov	r24, r16
     75c:	91 2f       	mov	r25, r17
     75e:	f3 d1       	rcall	.+998    	; 0xb46 <__divsf3>
     760:	23 e3       	ldi	r18, 0x33	; 51
     762:	33 e3       	ldi	r19, 0x33	; 51
     764:	43 e4       	ldi	r20, 0x43	; 67
     766:	51 e4       	ldi	r21, 0x41	; 65
     768:	38 d3       	rcall	.+1648   	; 0xdda <__mulsf3>
     76a:	2a e9       	ldi	r18, 0x9A	; 154
     76c:	39 e9       	ldi	r19, 0x99	; 153
     76e:	49 e7       	ldi	r20, 0x79	; 121
     770:	51 e4       	ldi	r21, 0x41	; 65
     772:	81 d1       	rcall	.+770    	; 0xa76 <__addsf3>
     774:	2a e9       	ldi	r18, 0x9A	; 154
     776:	39 e9       	ldi	r19, 0x99	; 153
     778:	49 ed       	ldi	r20, 0xD9	; 217
     77a:	5f e3       	ldi	r21, 0x3F	; 63
     77c:	7b d1       	rcall	.+758    	; 0xa74 <__subsf3>
     77e:	0f 90       	pop	r0
     780:	0f 90       	pop	r0
     782:	0f 90       	pop	r0
     784:	0f 90       	pop	r0
     786:	0f 90       	pop	r0
     788:	0f 90       	pop	r0
	
}
     78a:	2b 96       	adiw	r28, 0x0b	; 11
     78c:	0f b6       	in	r0, 0x3f	; 63
     78e:	f8 94       	cli
     790:	de bf       	out	0x3e, r29	; 62
     792:	0f be       	out	0x3f, r0	; 63
     794:	cd bf       	out	0x3d, r28	; 61
     796:	df 91       	pop	r29
     798:	cf 91       	pop	r28
     79a:	1f 91       	pop	r17
     79c:	0f 91       	pop	r16
     79e:	ff 90       	pop	r15
     7a0:	ef 90       	pop	r14
     7a2:	08 95       	ret

000007a4 <PWM_set_duty_cycle>:


void PWM_set_duty_cycle(float val) {
     7a4:	cf 92       	push	r12
     7a6:	df 92       	push	r13
     7a8:	ef 92       	push	r14
     7aa:	ff 92       	push	r15
     7ac:	6b 01       	movw	r12, r22
     7ae:	7c 01       	movw	r14, r24
	
	if (val >= PWM_max) {
     7b0:	20 e0       	ldi	r18, 0x00	; 0
     7b2:	30 e0       	ldi	r19, 0x00	; 0
     7b4:	4c ee       	ldi	r20, 0xEC	; 236
     7b6:	51 e4       	ldi	r21, 0x41	; 65
     7b8:	0c d3       	rcall	.+1560   	; 0xdd2 <__gesf2>
     7ba:	88 23       	and	r24, r24
     7bc:	3c f0       	brlt	.+14     	; 0x7cc <PWM_set_duty_cycle+0x28>
		OCR1A = PWM_max;
     7be:	8d e1       	ldi	r24, 0x1D	; 29
     7c0:	90 e0       	ldi	r25, 0x00	; 0
     7c2:	90 93 89 00 	sts	0x0089, r25
     7c6:	80 93 88 00 	sts	0x0088, r24
     7ca:	18 c0       	rjmp	.+48     	; 0x7fc <PWM_set_duty_cycle+0x58>
	}
	else if (val <= PWM_min) {
     7cc:	27 e6       	ldi	r18, 0x67	; 103
     7ce:	36 e6       	ldi	r19, 0x66	; 102
     7d0:	4e e5       	ldi	r20, 0x5E	; 94
     7d2:	51 e4       	ldi	r21, 0x41	; 65
     7d4:	c7 01       	movw	r24, r14
     7d6:	b6 01       	movw	r22, r12
     7d8:	b2 d1       	rcall	.+868    	; 0xb3e <__cmpsf2>
     7da:	18 16       	cp	r1, r24
     7dc:	3c f0       	brlt	.+14     	; 0x7ec <PWM_set_duty_cycle+0x48>
		OCR1A = PWM_min;
     7de:	8d e0       	ldi	r24, 0x0D	; 13
     7e0:	90 e0       	ldi	r25, 0x00	; 0
     7e2:	90 93 89 00 	sts	0x0089, r25
     7e6:	80 93 88 00 	sts	0x0088, r24
     7ea:	08 c0       	rjmp	.+16     	; 0x7fc <PWM_set_duty_cycle+0x58>
	}
	else {
		OCR1A = (uint8_t) val;	
     7ec:	c7 01       	movw	r24, r14
     7ee:	b6 01       	movw	r22, r12
     7f0:	12 d2       	rcall	.+1060   	; 0xc16 <__fixunssfsi>
     7f2:	70 e0       	ldi	r23, 0x00	; 0
     7f4:	70 93 89 00 	sts	0x0089, r23
     7f8:	60 93 88 00 	sts	0x0088, r22
	}
	
}
     7fc:	ff 90       	pop	r15
     7fe:	ef 90       	pop	r14
     800:	df 90       	pop	r13
     802:	cf 90       	pop	r12
     804:	08 95       	ret

00000806 <SPI_init>:
     806:	21 9a       	sbi	0x04, 1	; 4
     808:	22 9a       	sbi	0x04, 2	; 4
     80a:	27 9a       	sbi	0x04, 7	; 4
     80c:	20 9a       	sbi	0x04, 0	; 4
     80e:	23 98       	cbi	0x04, 3	; 4
     810:	8c b5       	in	r24, 0x2c	; 44
     812:	81 65       	ori	r24, 0x51	; 81
     814:	8c bd       	out	0x2c, r24	; 44
     816:	08 95       	ret

00000818 <SPI_send>:
     818:	8e bd       	out	0x2e, r24	; 46
     81a:	0d b4       	in	r0, 0x2d	; 45
     81c:	07 fe       	sbrs	r0, 7
     81e:	fd cf       	rjmp	.-6      	; 0x81a <SPI_send+0x2>
     820:	08 95       	ret

00000822 <SPI_read>:
     822:	81 e0       	ldi	r24, 0x01	; 1
     824:	f9 df       	rcall	.-14     	; 0x818 <SPI_send>
     826:	8e b5       	in	r24, 0x2e	; 46
     828:	08 95       	ret

0000082a <SPI_enable_chipselect>:
     82a:	2f 98       	cbi	0x05, 7	; 5
     82c:	08 95       	ret

0000082e <SPI_disable_chipselect>:
     82e:	2f 9a       	sbi	0x05, 7	; 5
     830:	08 95       	ret

00000832 <TWI_Master_Initialise>:
    {
      msg[ i ] = TWI_buf[ i ];
    }
  }
  return( TWI_statusReg.lastTransOK );                                   
}
     832:	8c e0       	ldi	r24, 0x0C	; 12
     834:	80 93 b8 00 	sts	0x00B8, r24
     838:	8f ef       	ldi	r24, 0xFF	; 255
     83a:	80 93 bb 00 	sts	0x00BB, r24
     83e:	84 e0       	ldi	r24, 0x04	; 4
     840:	80 93 bc 00 	sts	0x00BC, r24
     844:	08 95       	ret

00000846 <TWI_Start_Transceiver_With_Data>:
     846:	ec eb       	ldi	r30, 0xBC	; 188
     848:	f0 e0       	ldi	r31, 0x00	; 0
     84a:	20 81       	ld	r18, Z
     84c:	20 fd       	sbrc	r18, 0
     84e:	fd cf       	rjmp	.-6      	; 0x84a <TWI_Start_Transceiver_With_Data+0x4>
     850:	60 93 b7 02 	sts	0x02B7, r22
     854:	fc 01       	movw	r30, r24
     856:	20 81       	ld	r18, Z
     858:	20 93 b8 02 	sts	0x02B8, r18
     85c:	20 fd       	sbrc	r18, 0
     85e:	0c c0       	rjmp	.+24     	; 0x878 <TWI_Start_Transceiver_With_Data+0x32>
     860:	62 30       	cpi	r22, 0x02	; 2
     862:	50 f0       	brcs	.+20     	; 0x878 <TWI_Start_Transceiver_With_Data+0x32>
     864:	dc 01       	movw	r26, r24
     866:	11 96       	adiw	r26, 0x01	; 1
     868:	e9 eb       	ldi	r30, 0xB9	; 185
     86a:	f2 e0       	ldi	r31, 0x02	; 2
     86c:	81 e0       	ldi	r24, 0x01	; 1
     86e:	9d 91       	ld	r25, X+
     870:	91 93       	st	Z+, r25
     872:	8f 5f       	subi	r24, 0xFF	; 255
     874:	86 13       	cpse	r24, r22
     876:	fb cf       	rjmp	.-10     	; 0x86e <TWI_Start_Transceiver_With_Data+0x28>
     878:	10 92 b6 02 	sts	0x02B6, r1
     87c:	88 ef       	ldi	r24, 0xF8	; 248
     87e:	80 93 1a 02 	sts	0x021A, r24
     882:	85 ea       	ldi	r24, 0xA5	; 165
     884:	80 93 bc 00 	sts	0x00BC, r24
     888:	08 95       	ret

0000088a <__vector_39>:
This function is the Interrupt Service Routine (ISR), and called when the TWI interrupt is triggered;
that is whenever a TWI event has occurred. This function should not be called directly from the main
application.
****************************************************************************/
ISR(TWI_vect)
{
     88a:	1f 92       	push	r1
     88c:	0f 92       	push	r0
     88e:	0f b6       	in	r0, 0x3f	; 63
     890:	0f 92       	push	r0
     892:	11 24       	eor	r1, r1
     894:	0b b6       	in	r0, 0x3b	; 59
     896:	0f 92       	push	r0
     898:	2f 93       	push	r18
     89a:	3f 93       	push	r19
     89c:	8f 93       	push	r24
     89e:	9f 93       	push	r25
     8a0:	af 93       	push	r26
     8a2:	bf 93       	push	r27
     8a4:	ef 93       	push	r30
     8a6:	ff 93       	push	r31
  static unsigned char TWI_bufPtr;
  
  switch (TWSR)
     8a8:	80 91 b9 00 	lds	r24, 0x00B9
     8ac:	90 e0       	ldi	r25, 0x00	; 0
     8ae:	fc 01       	movw	r30, r24
     8b0:	38 97       	sbiw	r30, 0x08	; 8
     8b2:	e1 35       	cpi	r30, 0x51	; 81
     8b4:	f1 05       	cpc	r31, r1
     8b6:	08 f0       	brcs	.+2      	; 0x8ba <__vector_39+0x30>
     8b8:	55 c0       	rjmp	.+170    	; 0x964 <__vector_39+0xda>
     8ba:	ee 58       	subi	r30, 0x8E	; 142
     8bc:	ff 4f       	sbci	r31, 0xFF	; 255
     8be:	03 c3       	rjmp	.+1542   	; 0xec6 <__tablejump2__>
  {
    case TWI_START:             // START has been transmitted  
    case TWI_REP_START:         // Repeated START has been transmitted
      TWI_bufPtr = 0;                                     // Set buffer pointer to the TWI Address location
     8c0:	10 92 b5 02 	sts	0x02B5, r1
    case TWI_MTX_ADR_ACK:       // SLA+W has been tramsmitted and ACK received
    case TWI_MTX_DATA_ACK:      // Data byte has been tramsmitted and ACK received
      if (TWI_bufPtr < TWI_msgSize)
     8c4:	e0 91 b5 02 	lds	r30, 0x02B5
     8c8:	80 91 b7 02 	lds	r24, 0x02B7
     8cc:	e8 17       	cp	r30, r24
     8ce:	70 f4       	brcc	.+28     	; 0x8ec <__vector_39+0x62>
      {
        TWDR = TWI_buf[TWI_bufPtr++];
     8d0:	81 e0       	ldi	r24, 0x01	; 1
     8d2:	8e 0f       	add	r24, r30
     8d4:	80 93 b5 02 	sts	0x02B5, r24
     8d8:	f0 e0       	ldi	r31, 0x00	; 0
     8da:	e8 54       	subi	r30, 0x48	; 72
     8dc:	fd 4f       	sbci	r31, 0xFD	; 253
     8de:	80 81       	ld	r24, Z
     8e0:	80 93 bb 00 	sts	0x00BB, r24
        TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     8e4:	85 e8       	ldi	r24, 0x85	; 133
     8e6:	80 93 bc 00 	sts	0x00BC, r24
     8ea:	43 c0       	rjmp	.+134    	; 0x972 <__vector_39+0xe8>
               (1<<TWIE)|(1<<TWINT)|                      // Enable TWI Interupt and clear the flag to send byte
               (0<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           //
               (0<<TWWC);                                 //  
      }else                    // Send STOP after last byte
      {
        TWI_statusReg.lastTransOK = TRUE;                 // Set status bits to completed successfully. 
     8ec:	80 91 b6 02 	lds	r24, 0x02B6
     8f0:	81 60       	ori	r24, 0x01	; 1
     8f2:	80 93 b6 02 	sts	0x02B6, r24
        TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     8f6:	84 e9       	ldi	r24, 0x94	; 148
     8f8:	80 93 bc 00 	sts	0x00BC, r24
     8fc:	3a c0       	rjmp	.+116    	; 0x972 <__vector_39+0xe8>
               (0<<TWEA)|(0<<TWSTA)|(1<<TWSTO)|           // Initiate a STOP condition.
               (0<<TWWC);                                 //
      }
      break;
    case TWI_MRX_DATA_ACK:      // Data byte has been received and ACK tramsmitted
      TWI_buf[TWI_bufPtr++] = TWDR;
     8fe:	e0 91 b5 02 	lds	r30, 0x02B5
     902:	81 e0       	ldi	r24, 0x01	; 1
     904:	8e 0f       	add	r24, r30
     906:	80 93 b5 02 	sts	0x02B5, r24
     90a:	80 91 bb 00 	lds	r24, 0x00BB
     90e:	f0 e0       	ldi	r31, 0x00	; 0
     910:	e8 54       	subi	r30, 0x48	; 72
     912:	fd 4f       	sbci	r31, 0xFD	; 253
     914:	80 83       	st	Z, r24
    case TWI_MRX_ADR_ACK:       // SLA+R has been tramsmitted and ACK received
      if (TWI_bufPtr < (TWI_msgSize-1) )                  // Detect the last byte to NACK it.
     916:	20 91 b5 02 	lds	r18, 0x02B5
     91a:	30 e0       	ldi	r19, 0x00	; 0
     91c:	80 91 b7 02 	lds	r24, 0x02B7
     920:	90 e0       	ldi	r25, 0x00	; 0
     922:	01 97       	sbiw	r24, 0x01	; 1
     924:	28 17       	cp	r18, r24
     926:	39 07       	cpc	r19, r25
     928:	24 f4       	brge	.+8      	; 0x932 <__vector_39+0xa8>
      {
        TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     92a:	85 ec       	ldi	r24, 0xC5	; 197
     92c:	80 93 bc 00 	sts	0x00BC, r24
     930:	20 c0       	rjmp	.+64     	; 0x972 <__vector_39+0xe8>
               (1<<TWIE)|(1<<TWINT)|                      // Enable TWI Interupt and clear the flag to read next byte
               (1<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           // Send ACK after reception
               (0<<TWWC);                                 //  
      }else                    // Send NACK after next reception
      {
        TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     932:	85 e8       	ldi	r24, 0x85	; 133
     934:	80 93 bc 00 	sts	0x00BC, r24
     938:	1c c0       	rjmp	.+56     	; 0x972 <__vector_39+0xe8>
               (0<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           // Send NACK after reception
               (0<<TWWC);                                 // 
      }    
      break; 
    case TWI_MRX_DATA_NACK:     // Data byte has been received and NACK tramsmitted
      TWI_buf[TWI_bufPtr] = TWDR;
     93a:	80 91 bb 00 	lds	r24, 0x00BB
     93e:	e0 91 b5 02 	lds	r30, 0x02B5
     942:	f0 e0       	ldi	r31, 0x00	; 0
     944:	e8 54       	subi	r30, 0x48	; 72
     946:	fd 4f       	sbci	r31, 0xFD	; 253
     948:	80 83       	st	Z, r24
      TWI_statusReg.lastTransOK = TRUE;                 // Set status bits to completed successfully. 
     94a:	80 91 b6 02 	lds	r24, 0x02B6
     94e:	81 60       	ori	r24, 0x01	; 1
     950:	80 93 b6 02 	sts	0x02B6, r24
      TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     954:	84 e9       	ldi	r24, 0x94	; 148
     956:	80 93 bc 00 	sts	0x00BC, r24
             (0<<TWIE)|(1<<TWINT)|                      // Disable TWI Interrupt and clear the flag
             (0<<TWEA)|(0<<TWSTA)|(1<<TWSTO)|           // Initiate a STOP condition.
             (0<<TWWC);                                 //
      break;      
     95a:	0b c0       	rjmp	.+22     	; 0x972 <__vector_39+0xe8>
    case TWI_ARB_LOST:          // Arbitration lost
      TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     95c:	85 ea       	ldi	r24, 0xA5	; 165
     95e:	80 93 bc 00 	sts	0x00BC, r24
             (1<<TWIE)|(1<<TWINT)|                      // Enable TWI Interupt and clear the flag
             (0<<TWEA)|(1<<TWSTA)|(0<<TWSTO)|           // Initiate a (RE)START condition.
             (0<<TWWC);                                 //
      break;
     962:	07 c0       	rjmp	.+14     	; 0x972 <__vector_39+0xe8>
    case TWI_MRX_ADR_NACK:      // SLA+R has been tramsmitted and NACK received    
    case TWI_MTX_DATA_NACK:     // Data byte has been tramsmitted and NACK received
//    case TWI_NO_STATE              // No relevant state information available; TWINT = 0
    case TWI_BUS_ERROR:         // Bus error due to an illegal START or STOP condition
    default:     
      TWI_state = TWSR;                                 // Store TWSR and automatically sets clears noErrors bit.
     964:	80 91 b9 00 	lds	r24, 0x00B9
     968:	80 93 1a 02 	sts	0x021A, r24
                                                        // Reset TWI Interface
      TWCR = (1<<TWEN)|                                 // Enable TWI-interface and release TWI pins
     96c:	84 e0       	ldi	r24, 0x04	; 4
     96e:	80 93 bc 00 	sts	0x00BC, r24
             (0<<TWIE)|(0<<TWINT)|                      // Disable Interupt
             (0<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           // No Signal requests
             (0<<TWWC);                                 //
  }
}
     972:	ff 91       	pop	r31
     974:	ef 91       	pop	r30
     976:	bf 91       	pop	r27
     978:	af 91       	pop	r26
     97a:	9f 91       	pop	r25
     97c:	8f 91       	pop	r24
     97e:	3f 91       	pop	r19
     980:	2f 91       	pop	r18
     982:	0f 90       	pop	r0
     984:	0b be       	out	0x3b, r0	; 59
     986:	0f 90       	pop	r0
     988:	0f be       	out	0x3f, r0	; 63
     98a:	0f 90       	pop	r0
     98c:	1f 90       	pop	r1
     98e:	18 95       	reti

00000990 <UART_Init>:
     990:	90 93 c5 00 	sts	0x00C5, r25
     994:	80 93 c4 00 	sts	0x00C4, r24
     998:	88 e1       	ldi	r24, 0x18	; 24
     99a:	80 93 c1 00 	sts	0x00C1, r24
     99e:	8e e0       	ldi	r24, 0x0E	; 14
     9a0:	80 93 c2 00 	sts	0x00C2, r24
     9a4:	f8 94       	cli
     9a6:	e1 ec       	ldi	r30, 0xC1	; 193
     9a8:	f0 e0       	ldi	r31, 0x00	; 0
     9aa:	80 81       	ld	r24, Z
     9ac:	80 68       	ori	r24, 0x80	; 128
     9ae:	80 83       	st	Z, r24
     9b0:	e0 ec       	ldi	r30, 0xC0	; 192
     9b2:	f0 e0       	ldi	r31, 0x00	; 0
     9b4:	80 81       	ld	r24, Z
     9b6:	80 68       	ori	r24, 0x80	; 128
     9b8:	80 83       	st	Z, r24
     9ba:	78 94       	sei
     9bc:	81 e0       	ldi	r24, 0x01	; 1
     9be:	90 e0       	ldi	r25, 0x00	; 0
     9c0:	08 95       	ret

000009c2 <UART_Transmit>:
     9c2:	e0 ec       	ldi	r30, 0xC0	; 192
     9c4:	f0 e0       	ldi	r31, 0x00	; 0
     9c6:	90 81       	ld	r25, Z
     9c8:	95 ff       	sbrs	r25, 5
     9ca:	fd cf       	rjmp	.-6      	; 0x9c6 <UART_Transmit+0x4>
     9cc:	80 93 c6 00 	sts	0x00C6, r24
     9d0:	83 e0       	ldi	r24, 0x03	; 3
     9d2:	90 e0       	ldi	r25, 0x00	; 0
     9d4:	08 95       	ret

000009d6 <UART_Recieve>:
     9d6:	e0 ec       	ldi	r30, 0xC0	; 192
     9d8:	f0 e0       	ldi	r31, 0x00	; 0
     9da:	80 81       	ld	r24, Z
     9dc:	88 23       	and	r24, r24
     9de:	ec f7       	brge	.-6      	; 0x9da <UART_Recieve+0x4>
     9e0:	80 91 c6 00 	lds	r24, 0x00C6
     9e4:	08 95       	ret

000009e6 <main>:
	unsigned char temp = UDR0;
	UART_Transmit(temp); // for  teste at det funker
}


int main(void) {
     9e6:	cf 93       	push	r28
     9e8:	df 93       	push	r29
     9ea:	cd b7       	in	r28, 0x3d	; 61
     9ec:	de b7       	in	r29, 0x3e	; 62
     9ee:	2b 97       	sbiw	r28, 0x0b	; 11
     9f0:	0f b6       	in	r0, 0x3f	; 63
     9f2:	f8 94       	cli
     9f4:	de bf       	out	0x3e, r29	; 62
     9f6:	0f be       	out	0x3f, r0	; 63
     9f8:	cd bf       	out	0x3d, r28	; 61
	
	//disable alle interrupts
	cli();
     9fa:	f8 94       	cli
	
	DDRA = 0xFF;
     9fc:	8f ef       	ldi	r24, 0xFF	; 255
     9fe:	81 b9       	out	0x01, r24	; 1
	UART_Init(UBRR);
     a00:	87 e6       	ldi	r24, 0x67	; 103
     a02:	90 e0       	ldi	r25, 0x00	; 0
     a04:	c5 df       	rcall	.-118    	; 0x990 <UART_Init>
	fdevopen(&UART_Transmit, &UART_Recieve);
     a06:	6b ee       	ldi	r22, 0xEB	; 235
     a08:	74 e0       	ldi	r23, 0x04	; 4
     a0a:	81 ee       	ldi	r24, 0xE1	; 225
     a0c:	94 e0       	ldi	r25, 0x04	; 4
     a0e:	a2 d3       	rcall	.+1860   	; 0x1154 <fdevopen>
	//init_SRAM();
	
	
	//printf("hello\n");
	CAN_init();
     a10:	e7 db       	rcall	.-2098   	; 0x1e0 <CAN_init>
	m.data[0] = (uint8_t) 'H';*/
	//CAN_send_message(&m);
	
	
	
	PWM_init();
     a12:	48 de       	rcall	.-880    	; 0x6a4 <PWM_init>
	DAC_init();
     a14:	7a dc       	rcall	.-1804   	; 0x30a <DAC_init>
	MOTOR_init();
     a16:	fc dc       	rcall	.-1544   	; 0x410 <MOTOR_init>
	IR_init();
     a18:	8f dc       	rcall	.-1762   	; 0x338 <IR_init>
		
		float dc = PWM_get_duty_cycle();
		//printf("dc = %d\n", dc);
		PWM_set_duty_cycle(dc);	
		
		printf("Motor speed: %d\nMotor dir: %d\n", MOTOR_get_speed(),MOTOR_get_direction());
     a1a:	0f 2e       	mov	r0, r31
     a1c:	fd e8       	ldi	r31, 0x8D	; 141
     a1e:	cf 2e       	mov	r12, r31
     a20:	f2 e0       	ldi	r31, 0x02	; 2
     a22:	df 2e       	mov	r13, r31
     a24:	f0 2d       	mov	r31, r0
		CAN_recieve_data(&msg);
		CAN_print_message(msg);
		MCP2515_bit_modify(MCP_CANINTF,0x1,0x1);*/
		 
		can_message_t msg;
		CAN_recieve_data(&msg);
     a26:	ce 01       	movw	r24, r28
     a28:	01 96       	adiw	r24, 0x01	; 1
     a2a:	e4 db       	rcall	.-2104   	; 0x1f4 <CAN_recieve_data>
		CAN_print_message(msg);
     a2c:	e9 80       	ldd	r14, Y+1	; 0x01
     a2e:	fa 80       	ldd	r15, Y+2	; 0x02
     a30:	0b 81       	ldd	r16, Y+3	; 0x03
     a32:	1c 81       	ldd	r17, Y+4	; 0x04
     a34:	2d 81       	ldd	r18, Y+5	; 0x05
     a36:	3e 81       	ldd	r19, Y+6	; 0x06
     a38:	4f 81       	ldd	r20, Y+7	; 0x07
     a3a:	58 85       	ldd	r21, Y+8	; 0x08
     a3c:	69 85       	ldd	r22, Y+9	; 0x09
     a3e:	7a 85       	ldd	r23, Y+10	; 0x0a
     a40:	8b 85       	ldd	r24, Y+11	; 0x0b
     a42:	0c dc       	rcall	.-2024   	; 0x25c <CAN_print_message>
		
		float dc = PWM_get_duty_cycle();
     a44:	59 de       	rcall	.-846    	; 0x6f8 <PWM_get_duty_cycle>
		//printf("dc = %d\n", dc);
		PWM_set_duty_cycle(dc);	
     a46:	ae de       	rcall	.-676    	; 0x7a4 <PWM_set_duty_cycle>
		
		printf("Motor speed: %d\nMotor dir: %d\n", MOTOR_get_speed(),MOTOR_get_direction());
     a48:	4d dd       	rcall	.-1382   	; 0x4e4 <MOTOR_get_direction>
     a4a:	18 2f       	mov	r17, r24
     a4c:	2c dd       	rcall	.-1448   	; 0x4a6 <MOTOR_get_speed>
     a4e:	1f 92       	push	r1
     a50:	1f 93       	push	r17
     a52:	1f 92       	push	r1
     a54:	8f 93       	push	r24
     a56:	df 92       	push	r13
     a58:	cf 92       	push	r12
     a5a:	c6 d3       	rcall	.+1932   	; 0x11e8 <printf>
		
		
		
		MOTOR_write(MOTOR_get_speed(), MOTOR_get_direction());
     a5c:	43 dd       	rcall	.-1402   	; 0x4e4 <MOTOR_get_direction>
     a5e:	18 2f       	mov	r17, r24
     a60:	22 dd       	rcall	.-1468   	; 0x4a6 <MOTOR_get_speed>
     a62:	61 2f       	mov	r22, r17
     a64:	10 dd       	rcall	.-1504   	; 0x486 <MOTOR_write>
     a66:	0f 90       	pop	r0
     a68:	0f 90       	pop	r0
     a6a:	0f 90       	pop	r0
     a6c:	0f 90       	pop	r0
     a6e:	0f 90       	pop	r0
     a70:	0f 90       	pop	r0
     a72:	d9 cf       	rjmp	.-78     	; 0xa26 <main+0x40>

00000a74 <__subsf3>:
     a74:	50 58       	subi	r21, 0x80	; 128

00000a76 <__addsf3>:
     a76:	bb 27       	eor	r27, r27
     a78:	aa 27       	eor	r26, r26
     a7a:	0e d0       	rcall	.+28     	; 0xa98 <__addsf3x>
     a7c:	70 c1       	rjmp	.+736    	; 0xd5e <__fp_round>
     a7e:	61 d1       	rcall	.+706    	; 0xd42 <__fp_pscA>
     a80:	30 f0       	brcs	.+12     	; 0xa8e <__addsf3+0x18>
     a82:	66 d1       	rcall	.+716    	; 0xd50 <__fp_pscB>
     a84:	20 f0       	brcs	.+8      	; 0xa8e <__addsf3+0x18>
     a86:	31 f4       	brne	.+12     	; 0xa94 <__addsf3+0x1e>
     a88:	9f 3f       	cpi	r25, 0xFF	; 255
     a8a:	11 f4       	brne	.+4      	; 0xa90 <__addsf3+0x1a>
     a8c:	1e f4       	brtc	.+6      	; 0xa94 <__addsf3+0x1e>
     a8e:	56 c1       	rjmp	.+684    	; 0xd3c <__fp_nan>
     a90:	0e f4       	brtc	.+2      	; 0xa94 <__addsf3+0x1e>
     a92:	e0 95       	com	r30
     a94:	e7 fb       	bst	r30, 7
     a96:	4c c1       	rjmp	.+664    	; 0xd30 <__fp_inf>

00000a98 <__addsf3x>:
     a98:	e9 2f       	mov	r30, r25
     a9a:	72 d1       	rcall	.+740    	; 0xd80 <__fp_split3>
     a9c:	80 f3       	brcs	.-32     	; 0xa7e <__addsf3+0x8>
     a9e:	ba 17       	cp	r27, r26
     aa0:	62 07       	cpc	r22, r18
     aa2:	73 07       	cpc	r23, r19
     aa4:	84 07       	cpc	r24, r20
     aa6:	95 07       	cpc	r25, r21
     aa8:	18 f0       	brcs	.+6      	; 0xab0 <__addsf3x+0x18>
     aaa:	71 f4       	brne	.+28     	; 0xac8 <__addsf3x+0x30>
     aac:	9e f5       	brtc	.+102    	; 0xb14 <__addsf3x+0x7c>
     aae:	8a c1       	rjmp	.+788    	; 0xdc4 <__fp_zero>
     ab0:	0e f4       	brtc	.+2      	; 0xab4 <__addsf3x+0x1c>
     ab2:	e0 95       	com	r30
     ab4:	0b 2e       	mov	r0, r27
     ab6:	ba 2f       	mov	r27, r26
     ab8:	a0 2d       	mov	r26, r0
     aba:	0b 01       	movw	r0, r22
     abc:	b9 01       	movw	r22, r18
     abe:	90 01       	movw	r18, r0
     ac0:	0c 01       	movw	r0, r24
     ac2:	ca 01       	movw	r24, r20
     ac4:	a0 01       	movw	r20, r0
     ac6:	11 24       	eor	r1, r1
     ac8:	ff 27       	eor	r31, r31
     aca:	59 1b       	sub	r21, r25
     acc:	99 f0       	breq	.+38     	; 0xaf4 <__addsf3x+0x5c>
     ace:	59 3f       	cpi	r21, 0xF9	; 249
     ad0:	50 f4       	brcc	.+20     	; 0xae6 <__addsf3x+0x4e>
     ad2:	50 3e       	cpi	r21, 0xE0	; 224
     ad4:	68 f1       	brcs	.+90     	; 0xb30 <__addsf3x+0x98>
     ad6:	1a 16       	cp	r1, r26
     ad8:	f0 40       	sbci	r31, 0x00	; 0
     ada:	a2 2f       	mov	r26, r18
     adc:	23 2f       	mov	r18, r19
     ade:	34 2f       	mov	r19, r20
     ae0:	44 27       	eor	r20, r20
     ae2:	58 5f       	subi	r21, 0xF8	; 248
     ae4:	f3 cf       	rjmp	.-26     	; 0xacc <__addsf3x+0x34>
     ae6:	46 95       	lsr	r20
     ae8:	37 95       	ror	r19
     aea:	27 95       	ror	r18
     aec:	a7 95       	ror	r26
     aee:	f0 40       	sbci	r31, 0x00	; 0
     af0:	53 95       	inc	r21
     af2:	c9 f7       	brne	.-14     	; 0xae6 <__addsf3x+0x4e>
     af4:	7e f4       	brtc	.+30     	; 0xb14 <__addsf3x+0x7c>
     af6:	1f 16       	cp	r1, r31
     af8:	ba 0b       	sbc	r27, r26
     afa:	62 0b       	sbc	r22, r18
     afc:	73 0b       	sbc	r23, r19
     afe:	84 0b       	sbc	r24, r20
     b00:	ba f0       	brmi	.+46     	; 0xb30 <__addsf3x+0x98>
     b02:	91 50       	subi	r25, 0x01	; 1
     b04:	a1 f0       	breq	.+40     	; 0xb2e <__addsf3x+0x96>
     b06:	ff 0f       	add	r31, r31
     b08:	bb 1f       	adc	r27, r27
     b0a:	66 1f       	adc	r22, r22
     b0c:	77 1f       	adc	r23, r23
     b0e:	88 1f       	adc	r24, r24
     b10:	c2 f7       	brpl	.-16     	; 0xb02 <__addsf3x+0x6a>
     b12:	0e c0       	rjmp	.+28     	; 0xb30 <__addsf3x+0x98>
     b14:	ba 0f       	add	r27, r26
     b16:	62 1f       	adc	r22, r18
     b18:	73 1f       	adc	r23, r19
     b1a:	84 1f       	adc	r24, r20
     b1c:	48 f4       	brcc	.+18     	; 0xb30 <__addsf3x+0x98>
     b1e:	87 95       	ror	r24
     b20:	77 95       	ror	r23
     b22:	67 95       	ror	r22
     b24:	b7 95       	ror	r27
     b26:	f7 95       	ror	r31
     b28:	9e 3f       	cpi	r25, 0xFE	; 254
     b2a:	08 f0       	brcs	.+2      	; 0xb2e <__addsf3x+0x96>
     b2c:	b3 cf       	rjmp	.-154    	; 0xa94 <__addsf3+0x1e>
     b2e:	93 95       	inc	r25
     b30:	88 0f       	add	r24, r24
     b32:	08 f0       	brcs	.+2      	; 0xb36 <__addsf3x+0x9e>
     b34:	99 27       	eor	r25, r25
     b36:	ee 0f       	add	r30, r30
     b38:	97 95       	ror	r25
     b3a:	87 95       	ror	r24
     b3c:	08 95       	ret

00000b3e <__cmpsf2>:
     b3e:	d4 d0       	rcall	.+424    	; 0xce8 <__fp_cmp>
     b40:	08 f4       	brcc	.+2      	; 0xb44 <__cmpsf2+0x6>
     b42:	81 e0       	ldi	r24, 0x01	; 1
     b44:	08 95       	ret

00000b46 <__divsf3>:
     b46:	0c d0       	rcall	.+24     	; 0xb60 <__divsf3x>
     b48:	0a c1       	rjmp	.+532    	; 0xd5e <__fp_round>
     b4a:	02 d1       	rcall	.+516    	; 0xd50 <__fp_pscB>
     b4c:	40 f0       	brcs	.+16     	; 0xb5e <__divsf3+0x18>
     b4e:	f9 d0       	rcall	.+498    	; 0xd42 <__fp_pscA>
     b50:	30 f0       	brcs	.+12     	; 0xb5e <__divsf3+0x18>
     b52:	21 f4       	brne	.+8      	; 0xb5c <__divsf3+0x16>
     b54:	5f 3f       	cpi	r21, 0xFF	; 255
     b56:	19 f0       	breq	.+6      	; 0xb5e <__divsf3+0x18>
     b58:	eb c0       	rjmp	.+470    	; 0xd30 <__fp_inf>
     b5a:	51 11       	cpse	r21, r1
     b5c:	34 c1       	rjmp	.+616    	; 0xdc6 <__fp_szero>
     b5e:	ee c0       	rjmp	.+476    	; 0xd3c <__fp_nan>

00000b60 <__divsf3x>:
     b60:	0f d1       	rcall	.+542    	; 0xd80 <__fp_split3>
     b62:	98 f3       	brcs	.-26     	; 0xb4a <__divsf3+0x4>

00000b64 <__divsf3_pse>:
     b64:	99 23       	and	r25, r25
     b66:	c9 f3       	breq	.-14     	; 0xb5a <__divsf3+0x14>
     b68:	55 23       	and	r21, r21
     b6a:	b1 f3       	breq	.-20     	; 0xb58 <__divsf3+0x12>
     b6c:	95 1b       	sub	r25, r21
     b6e:	55 0b       	sbc	r21, r21
     b70:	bb 27       	eor	r27, r27
     b72:	aa 27       	eor	r26, r26
     b74:	62 17       	cp	r22, r18
     b76:	73 07       	cpc	r23, r19
     b78:	84 07       	cpc	r24, r20
     b7a:	38 f0       	brcs	.+14     	; 0xb8a <__divsf3_pse+0x26>
     b7c:	9f 5f       	subi	r25, 0xFF	; 255
     b7e:	5f 4f       	sbci	r21, 0xFF	; 255
     b80:	22 0f       	add	r18, r18
     b82:	33 1f       	adc	r19, r19
     b84:	44 1f       	adc	r20, r20
     b86:	aa 1f       	adc	r26, r26
     b88:	a9 f3       	breq	.-22     	; 0xb74 <__divsf3_pse+0x10>
     b8a:	33 d0       	rcall	.+102    	; 0xbf2 <__divsf3_pse+0x8e>
     b8c:	0e 2e       	mov	r0, r30
     b8e:	3a f0       	brmi	.+14     	; 0xb9e <__divsf3_pse+0x3a>
     b90:	e0 e8       	ldi	r30, 0x80	; 128
     b92:	30 d0       	rcall	.+96     	; 0xbf4 <__divsf3_pse+0x90>
     b94:	91 50       	subi	r25, 0x01	; 1
     b96:	50 40       	sbci	r21, 0x00	; 0
     b98:	e6 95       	lsr	r30
     b9a:	00 1c       	adc	r0, r0
     b9c:	ca f7       	brpl	.-14     	; 0xb90 <__divsf3_pse+0x2c>
     b9e:	29 d0       	rcall	.+82     	; 0xbf2 <__divsf3_pse+0x8e>
     ba0:	fe 2f       	mov	r31, r30
     ba2:	27 d0       	rcall	.+78     	; 0xbf2 <__divsf3_pse+0x8e>
     ba4:	66 0f       	add	r22, r22
     ba6:	77 1f       	adc	r23, r23
     ba8:	88 1f       	adc	r24, r24
     baa:	bb 1f       	adc	r27, r27
     bac:	26 17       	cp	r18, r22
     bae:	37 07       	cpc	r19, r23
     bb0:	48 07       	cpc	r20, r24
     bb2:	ab 07       	cpc	r26, r27
     bb4:	b0 e8       	ldi	r27, 0x80	; 128
     bb6:	09 f0       	breq	.+2      	; 0xbba <__divsf3_pse+0x56>
     bb8:	bb 0b       	sbc	r27, r27
     bba:	80 2d       	mov	r24, r0
     bbc:	bf 01       	movw	r22, r30
     bbe:	ff 27       	eor	r31, r31
     bc0:	93 58       	subi	r25, 0x83	; 131
     bc2:	5f 4f       	sbci	r21, 0xFF	; 255
     bc4:	2a f0       	brmi	.+10     	; 0xbd0 <__divsf3_pse+0x6c>
     bc6:	9e 3f       	cpi	r25, 0xFE	; 254
     bc8:	51 05       	cpc	r21, r1
     bca:	68 f0       	brcs	.+26     	; 0xbe6 <__divsf3_pse+0x82>
     bcc:	b1 c0       	rjmp	.+354    	; 0xd30 <__fp_inf>
     bce:	fb c0       	rjmp	.+502    	; 0xdc6 <__fp_szero>
     bd0:	5f 3f       	cpi	r21, 0xFF	; 255
     bd2:	ec f3       	brlt	.-6      	; 0xbce <__divsf3_pse+0x6a>
     bd4:	98 3e       	cpi	r25, 0xE8	; 232
     bd6:	dc f3       	brlt	.-10     	; 0xbce <__divsf3_pse+0x6a>
     bd8:	86 95       	lsr	r24
     bda:	77 95       	ror	r23
     bdc:	67 95       	ror	r22
     bde:	b7 95       	ror	r27
     be0:	f7 95       	ror	r31
     be2:	9f 5f       	subi	r25, 0xFF	; 255
     be4:	c9 f7       	brne	.-14     	; 0xbd8 <__divsf3_pse+0x74>
     be6:	88 0f       	add	r24, r24
     be8:	91 1d       	adc	r25, r1
     bea:	96 95       	lsr	r25
     bec:	87 95       	ror	r24
     bee:	97 f9       	bld	r25, 7
     bf0:	08 95       	ret
     bf2:	e1 e0       	ldi	r30, 0x01	; 1
     bf4:	66 0f       	add	r22, r22
     bf6:	77 1f       	adc	r23, r23
     bf8:	88 1f       	adc	r24, r24
     bfa:	bb 1f       	adc	r27, r27
     bfc:	62 17       	cp	r22, r18
     bfe:	73 07       	cpc	r23, r19
     c00:	84 07       	cpc	r24, r20
     c02:	ba 07       	cpc	r27, r26
     c04:	20 f0       	brcs	.+8      	; 0xc0e <__divsf3_pse+0xaa>
     c06:	62 1b       	sub	r22, r18
     c08:	73 0b       	sbc	r23, r19
     c0a:	84 0b       	sbc	r24, r20
     c0c:	ba 0b       	sbc	r27, r26
     c0e:	ee 1f       	adc	r30, r30
     c10:	88 f7       	brcc	.-30     	; 0xbf4 <__divsf3_pse+0x90>
     c12:	e0 95       	com	r30
     c14:	08 95       	ret

00000c16 <__fixunssfsi>:
     c16:	bc d0       	rcall	.+376    	; 0xd90 <__fp_splitA>
     c18:	88 f0       	brcs	.+34     	; 0xc3c <__fixunssfsi+0x26>
     c1a:	9f 57       	subi	r25, 0x7F	; 127
     c1c:	90 f0       	brcs	.+36     	; 0xc42 <__fixunssfsi+0x2c>
     c1e:	b9 2f       	mov	r27, r25
     c20:	99 27       	eor	r25, r25
     c22:	b7 51       	subi	r27, 0x17	; 23
     c24:	a0 f0       	brcs	.+40     	; 0xc4e <__fixunssfsi+0x38>
     c26:	d1 f0       	breq	.+52     	; 0xc5c <__fixunssfsi+0x46>
     c28:	66 0f       	add	r22, r22
     c2a:	77 1f       	adc	r23, r23
     c2c:	88 1f       	adc	r24, r24
     c2e:	99 1f       	adc	r25, r25
     c30:	1a f0       	brmi	.+6      	; 0xc38 <__fixunssfsi+0x22>
     c32:	ba 95       	dec	r27
     c34:	c9 f7       	brne	.-14     	; 0xc28 <__fixunssfsi+0x12>
     c36:	12 c0       	rjmp	.+36     	; 0xc5c <__fixunssfsi+0x46>
     c38:	b1 30       	cpi	r27, 0x01	; 1
     c3a:	81 f0       	breq	.+32     	; 0xc5c <__fixunssfsi+0x46>
     c3c:	c3 d0       	rcall	.+390    	; 0xdc4 <__fp_zero>
     c3e:	b1 e0       	ldi	r27, 0x01	; 1
     c40:	08 95       	ret
     c42:	c0 c0       	rjmp	.+384    	; 0xdc4 <__fp_zero>
     c44:	67 2f       	mov	r22, r23
     c46:	78 2f       	mov	r23, r24
     c48:	88 27       	eor	r24, r24
     c4a:	b8 5f       	subi	r27, 0xF8	; 248
     c4c:	39 f0       	breq	.+14     	; 0xc5c <__fixunssfsi+0x46>
     c4e:	b9 3f       	cpi	r27, 0xF9	; 249
     c50:	cc f3       	brlt	.-14     	; 0xc44 <__fixunssfsi+0x2e>
     c52:	86 95       	lsr	r24
     c54:	77 95       	ror	r23
     c56:	67 95       	ror	r22
     c58:	b3 95       	inc	r27
     c5a:	d9 f7       	brne	.-10     	; 0xc52 <__fixunssfsi+0x3c>
     c5c:	3e f4       	brtc	.+14     	; 0xc6c <__fixunssfsi+0x56>
     c5e:	90 95       	com	r25
     c60:	80 95       	com	r24
     c62:	70 95       	com	r23
     c64:	61 95       	neg	r22
     c66:	7f 4f       	sbci	r23, 0xFF	; 255
     c68:	8f 4f       	sbci	r24, 0xFF	; 255
     c6a:	9f 4f       	sbci	r25, 0xFF	; 255
     c6c:	08 95       	ret

00000c6e <__floatunsisf>:
     c6e:	e8 94       	clt
     c70:	09 c0       	rjmp	.+18     	; 0xc84 <__floatsisf+0x12>

00000c72 <__floatsisf>:
     c72:	97 fb       	bst	r25, 7
     c74:	3e f4       	brtc	.+14     	; 0xc84 <__floatsisf+0x12>
     c76:	90 95       	com	r25
     c78:	80 95       	com	r24
     c7a:	70 95       	com	r23
     c7c:	61 95       	neg	r22
     c7e:	7f 4f       	sbci	r23, 0xFF	; 255
     c80:	8f 4f       	sbci	r24, 0xFF	; 255
     c82:	9f 4f       	sbci	r25, 0xFF	; 255
     c84:	99 23       	and	r25, r25
     c86:	a9 f0       	breq	.+42     	; 0xcb2 <__floatsisf+0x40>
     c88:	f9 2f       	mov	r31, r25
     c8a:	96 e9       	ldi	r25, 0x96	; 150
     c8c:	bb 27       	eor	r27, r27
     c8e:	93 95       	inc	r25
     c90:	f6 95       	lsr	r31
     c92:	87 95       	ror	r24
     c94:	77 95       	ror	r23
     c96:	67 95       	ror	r22
     c98:	b7 95       	ror	r27
     c9a:	f1 11       	cpse	r31, r1
     c9c:	f8 cf       	rjmp	.-16     	; 0xc8e <__floatsisf+0x1c>
     c9e:	fa f4       	brpl	.+62     	; 0xcde <__floatsisf+0x6c>
     ca0:	bb 0f       	add	r27, r27
     ca2:	11 f4       	brne	.+4      	; 0xca8 <__floatsisf+0x36>
     ca4:	60 ff       	sbrs	r22, 0
     ca6:	1b c0       	rjmp	.+54     	; 0xcde <__floatsisf+0x6c>
     ca8:	6f 5f       	subi	r22, 0xFF	; 255
     caa:	7f 4f       	sbci	r23, 0xFF	; 255
     cac:	8f 4f       	sbci	r24, 0xFF	; 255
     cae:	9f 4f       	sbci	r25, 0xFF	; 255
     cb0:	16 c0       	rjmp	.+44     	; 0xcde <__floatsisf+0x6c>
     cb2:	88 23       	and	r24, r24
     cb4:	11 f0       	breq	.+4      	; 0xcba <__floatsisf+0x48>
     cb6:	96 e9       	ldi	r25, 0x96	; 150
     cb8:	11 c0       	rjmp	.+34     	; 0xcdc <__floatsisf+0x6a>
     cba:	77 23       	and	r23, r23
     cbc:	21 f0       	breq	.+8      	; 0xcc6 <__floatsisf+0x54>
     cbe:	9e e8       	ldi	r25, 0x8E	; 142
     cc0:	87 2f       	mov	r24, r23
     cc2:	76 2f       	mov	r23, r22
     cc4:	05 c0       	rjmp	.+10     	; 0xcd0 <__floatsisf+0x5e>
     cc6:	66 23       	and	r22, r22
     cc8:	71 f0       	breq	.+28     	; 0xce6 <__floatsisf+0x74>
     cca:	96 e8       	ldi	r25, 0x86	; 134
     ccc:	86 2f       	mov	r24, r22
     cce:	70 e0       	ldi	r23, 0x00	; 0
     cd0:	60 e0       	ldi	r22, 0x00	; 0
     cd2:	2a f0       	brmi	.+10     	; 0xcde <__floatsisf+0x6c>
     cd4:	9a 95       	dec	r25
     cd6:	66 0f       	add	r22, r22
     cd8:	77 1f       	adc	r23, r23
     cda:	88 1f       	adc	r24, r24
     cdc:	da f7       	brpl	.-10     	; 0xcd4 <__floatsisf+0x62>
     cde:	88 0f       	add	r24, r24
     ce0:	96 95       	lsr	r25
     ce2:	87 95       	ror	r24
     ce4:	97 f9       	bld	r25, 7
     ce6:	08 95       	ret

00000ce8 <__fp_cmp>:
     ce8:	99 0f       	add	r25, r25
     cea:	00 08       	sbc	r0, r0
     cec:	55 0f       	add	r21, r21
     cee:	aa 0b       	sbc	r26, r26
     cf0:	e0 e8       	ldi	r30, 0x80	; 128
     cf2:	fe ef       	ldi	r31, 0xFE	; 254
     cf4:	16 16       	cp	r1, r22
     cf6:	17 06       	cpc	r1, r23
     cf8:	e8 07       	cpc	r30, r24
     cfa:	f9 07       	cpc	r31, r25
     cfc:	c0 f0       	brcs	.+48     	; 0xd2e <__fp_cmp+0x46>
     cfe:	12 16       	cp	r1, r18
     d00:	13 06       	cpc	r1, r19
     d02:	e4 07       	cpc	r30, r20
     d04:	f5 07       	cpc	r31, r21
     d06:	98 f0       	brcs	.+38     	; 0xd2e <__fp_cmp+0x46>
     d08:	62 1b       	sub	r22, r18
     d0a:	73 0b       	sbc	r23, r19
     d0c:	84 0b       	sbc	r24, r20
     d0e:	95 0b       	sbc	r25, r21
     d10:	39 f4       	brne	.+14     	; 0xd20 <__fp_cmp+0x38>
     d12:	0a 26       	eor	r0, r26
     d14:	61 f0       	breq	.+24     	; 0xd2e <__fp_cmp+0x46>
     d16:	23 2b       	or	r18, r19
     d18:	24 2b       	or	r18, r20
     d1a:	25 2b       	or	r18, r21
     d1c:	21 f4       	brne	.+8      	; 0xd26 <__fp_cmp+0x3e>
     d1e:	08 95       	ret
     d20:	0a 26       	eor	r0, r26
     d22:	09 f4       	brne	.+2      	; 0xd26 <__fp_cmp+0x3e>
     d24:	a1 40       	sbci	r26, 0x01	; 1
     d26:	a6 95       	lsr	r26
     d28:	8f ef       	ldi	r24, 0xFF	; 255
     d2a:	81 1d       	adc	r24, r1
     d2c:	81 1d       	adc	r24, r1
     d2e:	08 95       	ret

00000d30 <__fp_inf>:
     d30:	97 f9       	bld	r25, 7
     d32:	9f 67       	ori	r25, 0x7F	; 127
     d34:	80 e8       	ldi	r24, 0x80	; 128
     d36:	70 e0       	ldi	r23, 0x00	; 0
     d38:	60 e0       	ldi	r22, 0x00	; 0
     d3a:	08 95       	ret

00000d3c <__fp_nan>:
     d3c:	9f ef       	ldi	r25, 0xFF	; 255
     d3e:	80 ec       	ldi	r24, 0xC0	; 192
     d40:	08 95       	ret

00000d42 <__fp_pscA>:
     d42:	00 24       	eor	r0, r0
     d44:	0a 94       	dec	r0
     d46:	16 16       	cp	r1, r22
     d48:	17 06       	cpc	r1, r23
     d4a:	18 06       	cpc	r1, r24
     d4c:	09 06       	cpc	r0, r25
     d4e:	08 95       	ret

00000d50 <__fp_pscB>:
     d50:	00 24       	eor	r0, r0
     d52:	0a 94       	dec	r0
     d54:	12 16       	cp	r1, r18
     d56:	13 06       	cpc	r1, r19
     d58:	14 06       	cpc	r1, r20
     d5a:	05 06       	cpc	r0, r21
     d5c:	08 95       	ret

00000d5e <__fp_round>:
     d5e:	09 2e       	mov	r0, r25
     d60:	03 94       	inc	r0
     d62:	00 0c       	add	r0, r0
     d64:	11 f4       	brne	.+4      	; 0xd6a <__fp_round+0xc>
     d66:	88 23       	and	r24, r24
     d68:	52 f0       	brmi	.+20     	; 0xd7e <__fp_round+0x20>
     d6a:	bb 0f       	add	r27, r27
     d6c:	40 f4       	brcc	.+16     	; 0xd7e <__fp_round+0x20>
     d6e:	bf 2b       	or	r27, r31
     d70:	11 f4       	brne	.+4      	; 0xd76 <__fp_round+0x18>
     d72:	60 ff       	sbrs	r22, 0
     d74:	04 c0       	rjmp	.+8      	; 0xd7e <__fp_round+0x20>
     d76:	6f 5f       	subi	r22, 0xFF	; 255
     d78:	7f 4f       	sbci	r23, 0xFF	; 255
     d7a:	8f 4f       	sbci	r24, 0xFF	; 255
     d7c:	9f 4f       	sbci	r25, 0xFF	; 255
     d7e:	08 95       	ret

00000d80 <__fp_split3>:
     d80:	57 fd       	sbrc	r21, 7
     d82:	90 58       	subi	r25, 0x80	; 128
     d84:	44 0f       	add	r20, r20
     d86:	55 1f       	adc	r21, r21
     d88:	59 f0       	breq	.+22     	; 0xda0 <__fp_splitA+0x10>
     d8a:	5f 3f       	cpi	r21, 0xFF	; 255
     d8c:	71 f0       	breq	.+28     	; 0xdaa <__fp_splitA+0x1a>
     d8e:	47 95       	ror	r20

00000d90 <__fp_splitA>:
     d90:	88 0f       	add	r24, r24
     d92:	97 fb       	bst	r25, 7
     d94:	99 1f       	adc	r25, r25
     d96:	61 f0       	breq	.+24     	; 0xdb0 <__fp_splitA+0x20>
     d98:	9f 3f       	cpi	r25, 0xFF	; 255
     d9a:	79 f0       	breq	.+30     	; 0xdba <__fp_splitA+0x2a>
     d9c:	87 95       	ror	r24
     d9e:	08 95       	ret
     da0:	12 16       	cp	r1, r18
     da2:	13 06       	cpc	r1, r19
     da4:	14 06       	cpc	r1, r20
     da6:	55 1f       	adc	r21, r21
     da8:	f2 cf       	rjmp	.-28     	; 0xd8e <__fp_split3+0xe>
     daa:	46 95       	lsr	r20
     dac:	f1 df       	rcall	.-30     	; 0xd90 <__fp_splitA>
     dae:	08 c0       	rjmp	.+16     	; 0xdc0 <__fp_splitA+0x30>
     db0:	16 16       	cp	r1, r22
     db2:	17 06       	cpc	r1, r23
     db4:	18 06       	cpc	r1, r24
     db6:	99 1f       	adc	r25, r25
     db8:	f1 cf       	rjmp	.-30     	; 0xd9c <__fp_splitA+0xc>
     dba:	86 95       	lsr	r24
     dbc:	71 05       	cpc	r23, r1
     dbe:	61 05       	cpc	r22, r1
     dc0:	08 94       	sec
     dc2:	08 95       	ret

00000dc4 <__fp_zero>:
     dc4:	e8 94       	clt

00000dc6 <__fp_szero>:
     dc6:	bb 27       	eor	r27, r27
     dc8:	66 27       	eor	r22, r22
     dca:	77 27       	eor	r23, r23
     dcc:	cb 01       	movw	r24, r22
     dce:	97 f9       	bld	r25, 7
     dd0:	08 95       	ret

00000dd2 <__gesf2>:
     dd2:	8a df       	rcall	.-236    	; 0xce8 <__fp_cmp>
     dd4:	08 f4       	brcc	.+2      	; 0xdd8 <__gesf2+0x6>
     dd6:	8f ef       	ldi	r24, 0xFF	; 255
     dd8:	08 95       	ret

00000dda <__mulsf3>:
     dda:	0b d0       	rcall	.+22     	; 0xdf2 <__mulsf3x>
     ddc:	c0 cf       	rjmp	.-128    	; 0xd5e <__fp_round>
     dde:	b1 df       	rcall	.-158    	; 0xd42 <__fp_pscA>
     de0:	28 f0       	brcs	.+10     	; 0xdec <__mulsf3+0x12>
     de2:	b6 df       	rcall	.-148    	; 0xd50 <__fp_pscB>
     de4:	18 f0       	brcs	.+6      	; 0xdec <__mulsf3+0x12>
     de6:	95 23       	and	r25, r21
     de8:	09 f0       	breq	.+2      	; 0xdec <__mulsf3+0x12>
     dea:	a2 cf       	rjmp	.-188    	; 0xd30 <__fp_inf>
     dec:	a7 cf       	rjmp	.-178    	; 0xd3c <__fp_nan>
     dee:	11 24       	eor	r1, r1
     df0:	ea cf       	rjmp	.-44     	; 0xdc6 <__fp_szero>

00000df2 <__mulsf3x>:
     df2:	c6 df       	rcall	.-116    	; 0xd80 <__fp_split3>
     df4:	a0 f3       	brcs	.-24     	; 0xdde <__mulsf3+0x4>

00000df6 <__mulsf3_pse>:
     df6:	95 9f       	mul	r25, r21
     df8:	d1 f3       	breq	.-12     	; 0xdee <__mulsf3+0x14>
     dfa:	95 0f       	add	r25, r21
     dfc:	50 e0       	ldi	r21, 0x00	; 0
     dfe:	55 1f       	adc	r21, r21
     e00:	62 9f       	mul	r22, r18
     e02:	f0 01       	movw	r30, r0
     e04:	72 9f       	mul	r23, r18
     e06:	bb 27       	eor	r27, r27
     e08:	f0 0d       	add	r31, r0
     e0a:	b1 1d       	adc	r27, r1
     e0c:	63 9f       	mul	r22, r19
     e0e:	aa 27       	eor	r26, r26
     e10:	f0 0d       	add	r31, r0
     e12:	b1 1d       	adc	r27, r1
     e14:	aa 1f       	adc	r26, r26
     e16:	64 9f       	mul	r22, r20
     e18:	66 27       	eor	r22, r22
     e1a:	b0 0d       	add	r27, r0
     e1c:	a1 1d       	adc	r26, r1
     e1e:	66 1f       	adc	r22, r22
     e20:	82 9f       	mul	r24, r18
     e22:	22 27       	eor	r18, r18
     e24:	b0 0d       	add	r27, r0
     e26:	a1 1d       	adc	r26, r1
     e28:	62 1f       	adc	r22, r18
     e2a:	73 9f       	mul	r23, r19
     e2c:	b0 0d       	add	r27, r0
     e2e:	a1 1d       	adc	r26, r1
     e30:	62 1f       	adc	r22, r18
     e32:	83 9f       	mul	r24, r19
     e34:	a0 0d       	add	r26, r0
     e36:	61 1d       	adc	r22, r1
     e38:	22 1f       	adc	r18, r18
     e3a:	74 9f       	mul	r23, r20
     e3c:	33 27       	eor	r19, r19
     e3e:	a0 0d       	add	r26, r0
     e40:	61 1d       	adc	r22, r1
     e42:	23 1f       	adc	r18, r19
     e44:	84 9f       	mul	r24, r20
     e46:	60 0d       	add	r22, r0
     e48:	21 1d       	adc	r18, r1
     e4a:	82 2f       	mov	r24, r18
     e4c:	76 2f       	mov	r23, r22
     e4e:	6a 2f       	mov	r22, r26
     e50:	11 24       	eor	r1, r1
     e52:	9f 57       	subi	r25, 0x7F	; 127
     e54:	50 40       	sbci	r21, 0x00	; 0
     e56:	8a f0       	brmi	.+34     	; 0xe7a <__mulsf3_pse+0x84>
     e58:	e1 f0       	breq	.+56     	; 0xe92 <__mulsf3_pse+0x9c>
     e5a:	88 23       	and	r24, r24
     e5c:	4a f0       	brmi	.+18     	; 0xe70 <__mulsf3_pse+0x7a>
     e5e:	ee 0f       	add	r30, r30
     e60:	ff 1f       	adc	r31, r31
     e62:	bb 1f       	adc	r27, r27
     e64:	66 1f       	adc	r22, r22
     e66:	77 1f       	adc	r23, r23
     e68:	88 1f       	adc	r24, r24
     e6a:	91 50       	subi	r25, 0x01	; 1
     e6c:	50 40       	sbci	r21, 0x00	; 0
     e6e:	a9 f7       	brne	.-22     	; 0xe5a <__mulsf3_pse+0x64>
     e70:	9e 3f       	cpi	r25, 0xFE	; 254
     e72:	51 05       	cpc	r21, r1
     e74:	70 f0       	brcs	.+28     	; 0xe92 <__mulsf3_pse+0x9c>
     e76:	5c cf       	rjmp	.-328    	; 0xd30 <__fp_inf>
     e78:	a6 cf       	rjmp	.-180    	; 0xdc6 <__fp_szero>
     e7a:	5f 3f       	cpi	r21, 0xFF	; 255
     e7c:	ec f3       	brlt	.-6      	; 0xe78 <__mulsf3_pse+0x82>
     e7e:	98 3e       	cpi	r25, 0xE8	; 232
     e80:	dc f3       	brlt	.-10     	; 0xe78 <__mulsf3_pse+0x82>
     e82:	86 95       	lsr	r24
     e84:	77 95       	ror	r23
     e86:	67 95       	ror	r22
     e88:	b7 95       	ror	r27
     e8a:	f7 95       	ror	r31
     e8c:	e7 95       	ror	r30
     e8e:	9f 5f       	subi	r25, 0xFF	; 255
     e90:	c1 f7       	brne	.-16     	; 0xe82 <__mulsf3_pse+0x8c>
     e92:	fe 2b       	or	r31, r30
     e94:	88 0f       	add	r24, r24
     e96:	91 1d       	adc	r25, r1
     e98:	96 95       	lsr	r25
     e9a:	87 95       	ror	r24
     e9c:	97 f9       	bld	r25, 7
     e9e:	08 95       	ret

00000ea0 <__divmodhi4>:
     ea0:	97 fb       	bst	r25, 7
     ea2:	07 2e       	mov	r0, r23
     ea4:	16 f4       	brtc	.+4      	; 0xeaa <__divmodhi4+0xa>
     ea6:	00 94       	com	r0
     ea8:	06 d0       	rcall	.+12     	; 0xeb6 <__divmodhi4_neg1>
     eaa:	77 fd       	sbrc	r23, 7
     eac:	08 d0       	rcall	.+16     	; 0xebe <__divmodhi4_neg2>
     eae:	11 d0       	rcall	.+34     	; 0xed2 <__udivmodhi4>
     eb0:	07 fc       	sbrc	r0, 7
     eb2:	05 d0       	rcall	.+10     	; 0xebe <__divmodhi4_neg2>
     eb4:	3e f4       	brtc	.+14     	; 0xec4 <__divmodhi4_exit>

00000eb6 <__divmodhi4_neg1>:
     eb6:	90 95       	com	r25
     eb8:	81 95       	neg	r24
     eba:	9f 4f       	sbci	r25, 0xFF	; 255
     ebc:	08 95       	ret

00000ebe <__divmodhi4_neg2>:
     ebe:	70 95       	com	r23
     ec0:	61 95       	neg	r22
     ec2:	7f 4f       	sbci	r23, 0xFF	; 255

00000ec4 <__divmodhi4_exit>:
     ec4:	08 95       	ret

00000ec6 <__tablejump2__>:
     ec6:	ee 0f       	add	r30, r30
     ec8:	ff 1f       	adc	r31, r31

00000eca <__tablejump__>:
     eca:	05 90       	lpm	r0, Z+
     ecc:	f4 91       	lpm	r31, Z
     ece:	e0 2d       	mov	r30, r0
     ed0:	19 94       	eijmp

00000ed2 <__udivmodhi4>:
     ed2:	aa 1b       	sub	r26, r26
     ed4:	bb 1b       	sub	r27, r27
     ed6:	51 e1       	ldi	r21, 0x11	; 17
     ed8:	07 c0       	rjmp	.+14     	; 0xee8 <__udivmodhi4_ep>

00000eda <__udivmodhi4_loop>:
     eda:	aa 1f       	adc	r26, r26
     edc:	bb 1f       	adc	r27, r27
     ede:	a6 17       	cp	r26, r22
     ee0:	b7 07       	cpc	r27, r23
     ee2:	10 f0       	brcs	.+4      	; 0xee8 <__udivmodhi4_ep>
     ee4:	a6 1b       	sub	r26, r22
     ee6:	b7 0b       	sbc	r27, r23

00000ee8 <__udivmodhi4_ep>:
     ee8:	88 1f       	adc	r24, r24
     eea:	99 1f       	adc	r25, r25
     eec:	5a 95       	dec	r21
     eee:	a9 f7       	brne	.-22     	; 0xeda <__udivmodhi4_loop>
     ef0:	80 95       	com	r24
     ef2:	90 95       	com	r25
     ef4:	bc 01       	movw	r22, r24
     ef6:	cd 01       	movw	r24, r26
     ef8:	08 95       	ret

00000efa <abs>:
     efa:	97 ff       	sbrs	r25, 7
     efc:	03 c0       	rjmp	.+6      	; 0xf04 <abs+0xa>
     efe:	91 95       	neg	r25
     f00:	81 95       	neg	r24
     f02:	91 09       	sbc	r25, r1
     f04:	08 95       	ret

00000f06 <malloc>:
     f06:	cf 93       	push	r28
     f08:	df 93       	push	r29
     f0a:	82 30       	cpi	r24, 0x02	; 2
     f0c:	91 05       	cpc	r25, r1
     f0e:	10 f4       	brcc	.+4      	; 0xf14 <malloc+0xe>
     f10:	82 e0       	ldi	r24, 0x02	; 2
     f12:	90 e0       	ldi	r25, 0x00	; 0
     f14:	e0 91 bf 02 	lds	r30, 0x02BF
     f18:	f0 91 c0 02 	lds	r31, 0x02C0
     f1c:	20 e0       	ldi	r18, 0x00	; 0
     f1e:	30 e0       	ldi	r19, 0x00	; 0
     f20:	a0 e0       	ldi	r26, 0x00	; 0
     f22:	b0 e0       	ldi	r27, 0x00	; 0
     f24:	30 97       	sbiw	r30, 0x00	; 0
     f26:	39 f1       	breq	.+78     	; 0xf76 <malloc+0x70>
     f28:	40 81       	ld	r20, Z
     f2a:	51 81       	ldd	r21, Z+1	; 0x01
     f2c:	48 17       	cp	r20, r24
     f2e:	59 07       	cpc	r21, r25
     f30:	b8 f0       	brcs	.+46     	; 0xf60 <malloc+0x5a>
     f32:	48 17       	cp	r20, r24
     f34:	59 07       	cpc	r21, r25
     f36:	71 f4       	brne	.+28     	; 0xf54 <malloc+0x4e>
     f38:	82 81       	ldd	r24, Z+2	; 0x02
     f3a:	93 81       	ldd	r25, Z+3	; 0x03
     f3c:	10 97       	sbiw	r26, 0x00	; 0
     f3e:	29 f0       	breq	.+10     	; 0xf4a <malloc+0x44>
     f40:	13 96       	adiw	r26, 0x03	; 3
     f42:	9c 93       	st	X, r25
     f44:	8e 93       	st	-X, r24
     f46:	12 97       	sbiw	r26, 0x02	; 2
     f48:	2c c0       	rjmp	.+88     	; 0xfa2 <malloc+0x9c>
     f4a:	90 93 c0 02 	sts	0x02C0, r25
     f4e:	80 93 bf 02 	sts	0x02BF, r24
     f52:	27 c0       	rjmp	.+78     	; 0xfa2 <malloc+0x9c>
     f54:	21 15       	cp	r18, r1
     f56:	31 05       	cpc	r19, r1
     f58:	31 f0       	breq	.+12     	; 0xf66 <malloc+0x60>
     f5a:	42 17       	cp	r20, r18
     f5c:	53 07       	cpc	r21, r19
     f5e:	18 f0       	brcs	.+6      	; 0xf66 <malloc+0x60>
     f60:	a9 01       	movw	r20, r18
     f62:	db 01       	movw	r26, r22
     f64:	01 c0       	rjmp	.+2      	; 0xf68 <malloc+0x62>
     f66:	ef 01       	movw	r28, r30
     f68:	9a 01       	movw	r18, r20
     f6a:	bd 01       	movw	r22, r26
     f6c:	df 01       	movw	r26, r30
     f6e:	02 80       	ldd	r0, Z+2	; 0x02
     f70:	f3 81       	ldd	r31, Z+3	; 0x03
     f72:	e0 2d       	mov	r30, r0
     f74:	d7 cf       	rjmp	.-82     	; 0xf24 <malloc+0x1e>
     f76:	21 15       	cp	r18, r1
     f78:	31 05       	cpc	r19, r1
     f7a:	f9 f0       	breq	.+62     	; 0xfba <malloc+0xb4>
     f7c:	28 1b       	sub	r18, r24
     f7e:	39 0b       	sbc	r19, r25
     f80:	24 30       	cpi	r18, 0x04	; 4
     f82:	31 05       	cpc	r19, r1
     f84:	80 f4       	brcc	.+32     	; 0xfa6 <malloc+0xa0>
     f86:	8a 81       	ldd	r24, Y+2	; 0x02
     f88:	9b 81       	ldd	r25, Y+3	; 0x03
     f8a:	61 15       	cp	r22, r1
     f8c:	71 05       	cpc	r23, r1
     f8e:	21 f0       	breq	.+8      	; 0xf98 <malloc+0x92>
     f90:	fb 01       	movw	r30, r22
     f92:	93 83       	std	Z+3, r25	; 0x03
     f94:	82 83       	std	Z+2, r24	; 0x02
     f96:	04 c0       	rjmp	.+8      	; 0xfa0 <malloc+0x9a>
     f98:	90 93 c0 02 	sts	0x02C0, r25
     f9c:	80 93 bf 02 	sts	0x02BF, r24
     fa0:	fe 01       	movw	r30, r28
     fa2:	32 96       	adiw	r30, 0x02	; 2
     fa4:	44 c0       	rjmp	.+136    	; 0x102e <malloc+0x128>
     fa6:	fe 01       	movw	r30, r28
     fa8:	e2 0f       	add	r30, r18
     faa:	f3 1f       	adc	r31, r19
     fac:	81 93       	st	Z+, r24
     fae:	91 93       	st	Z+, r25
     fb0:	22 50       	subi	r18, 0x02	; 2
     fb2:	31 09       	sbc	r19, r1
     fb4:	39 83       	std	Y+1, r19	; 0x01
     fb6:	28 83       	st	Y, r18
     fb8:	3a c0       	rjmp	.+116    	; 0x102e <malloc+0x128>
     fba:	20 91 bd 02 	lds	r18, 0x02BD
     fbe:	30 91 be 02 	lds	r19, 0x02BE
     fc2:	23 2b       	or	r18, r19
     fc4:	41 f4       	brne	.+16     	; 0xfd6 <malloc+0xd0>
     fc6:	20 91 02 02 	lds	r18, 0x0202
     fca:	30 91 03 02 	lds	r19, 0x0203
     fce:	30 93 be 02 	sts	0x02BE, r19
     fd2:	20 93 bd 02 	sts	0x02BD, r18
     fd6:	20 91 00 02 	lds	r18, 0x0200
     fda:	30 91 01 02 	lds	r19, 0x0201
     fde:	21 15       	cp	r18, r1
     fe0:	31 05       	cpc	r19, r1
     fe2:	41 f4       	brne	.+16     	; 0xff4 <malloc+0xee>
     fe4:	2d b7       	in	r18, 0x3d	; 61
     fe6:	3e b7       	in	r19, 0x3e	; 62
     fe8:	40 91 04 02 	lds	r20, 0x0204
     fec:	50 91 05 02 	lds	r21, 0x0205
     ff0:	24 1b       	sub	r18, r20
     ff2:	35 0b       	sbc	r19, r21
     ff4:	e0 91 bd 02 	lds	r30, 0x02BD
     ff8:	f0 91 be 02 	lds	r31, 0x02BE
     ffc:	e2 17       	cp	r30, r18
     ffe:	f3 07       	cpc	r31, r19
    1000:	a0 f4       	brcc	.+40     	; 0x102a <malloc+0x124>
    1002:	2e 1b       	sub	r18, r30
    1004:	3f 0b       	sbc	r19, r31
    1006:	28 17       	cp	r18, r24
    1008:	39 07       	cpc	r19, r25
    100a:	78 f0       	brcs	.+30     	; 0x102a <malloc+0x124>
    100c:	ac 01       	movw	r20, r24
    100e:	4e 5f       	subi	r20, 0xFE	; 254
    1010:	5f 4f       	sbci	r21, 0xFF	; 255
    1012:	24 17       	cp	r18, r20
    1014:	35 07       	cpc	r19, r21
    1016:	48 f0       	brcs	.+18     	; 0x102a <malloc+0x124>
    1018:	4e 0f       	add	r20, r30
    101a:	5f 1f       	adc	r21, r31
    101c:	50 93 be 02 	sts	0x02BE, r21
    1020:	40 93 bd 02 	sts	0x02BD, r20
    1024:	81 93       	st	Z+, r24
    1026:	91 93       	st	Z+, r25
    1028:	02 c0       	rjmp	.+4      	; 0x102e <malloc+0x128>
    102a:	e0 e0       	ldi	r30, 0x00	; 0
    102c:	f0 e0       	ldi	r31, 0x00	; 0
    102e:	cf 01       	movw	r24, r30
    1030:	df 91       	pop	r29
    1032:	cf 91       	pop	r28
    1034:	08 95       	ret

00001036 <free>:
    1036:	cf 93       	push	r28
    1038:	df 93       	push	r29
    103a:	00 97       	sbiw	r24, 0x00	; 0
    103c:	09 f4       	brne	.+2      	; 0x1040 <free+0xa>
    103e:	87 c0       	rjmp	.+270    	; 0x114e <free+0x118>
    1040:	fc 01       	movw	r30, r24
    1042:	32 97       	sbiw	r30, 0x02	; 2
    1044:	13 82       	std	Z+3, r1	; 0x03
    1046:	12 82       	std	Z+2, r1	; 0x02
    1048:	c0 91 bf 02 	lds	r28, 0x02BF
    104c:	d0 91 c0 02 	lds	r29, 0x02C0
    1050:	20 97       	sbiw	r28, 0x00	; 0
    1052:	81 f4       	brne	.+32     	; 0x1074 <free+0x3e>
    1054:	20 81       	ld	r18, Z
    1056:	31 81       	ldd	r19, Z+1	; 0x01
    1058:	28 0f       	add	r18, r24
    105a:	39 1f       	adc	r19, r25
    105c:	80 91 bd 02 	lds	r24, 0x02BD
    1060:	90 91 be 02 	lds	r25, 0x02BE
    1064:	82 17       	cp	r24, r18
    1066:	93 07       	cpc	r25, r19
    1068:	79 f5       	brne	.+94     	; 0x10c8 <free+0x92>
    106a:	f0 93 be 02 	sts	0x02BE, r31
    106e:	e0 93 bd 02 	sts	0x02BD, r30
    1072:	6d c0       	rjmp	.+218    	; 0x114e <free+0x118>
    1074:	de 01       	movw	r26, r28
    1076:	20 e0       	ldi	r18, 0x00	; 0
    1078:	30 e0       	ldi	r19, 0x00	; 0
    107a:	ae 17       	cp	r26, r30
    107c:	bf 07       	cpc	r27, r31
    107e:	50 f4       	brcc	.+20     	; 0x1094 <free+0x5e>
    1080:	12 96       	adiw	r26, 0x02	; 2
    1082:	4d 91       	ld	r20, X+
    1084:	5c 91       	ld	r21, X
    1086:	13 97       	sbiw	r26, 0x03	; 3
    1088:	9d 01       	movw	r18, r26
    108a:	41 15       	cp	r20, r1
    108c:	51 05       	cpc	r21, r1
    108e:	09 f1       	breq	.+66     	; 0x10d2 <free+0x9c>
    1090:	da 01       	movw	r26, r20
    1092:	f3 cf       	rjmp	.-26     	; 0x107a <free+0x44>
    1094:	b3 83       	std	Z+3, r27	; 0x03
    1096:	a2 83       	std	Z+2, r26	; 0x02
    1098:	40 81       	ld	r20, Z
    109a:	51 81       	ldd	r21, Z+1	; 0x01
    109c:	84 0f       	add	r24, r20
    109e:	95 1f       	adc	r25, r21
    10a0:	8a 17       	cp	r24, r26
    10a2:	9b 07       	cpc	r25, r27
    10a4:	71 f4       	brne	.+28     	; 0x10c2 <free+0x8c>
    10a6:	8d 91       	ld	r24, X+
    10a8:	9c 91       	ld	r25, X
    10aa:	11 97       	sbiw	r26, 0x01	; 1
    10ac:	84 0f       	add	r24, r20
    10ae:	95 1f       	adc	r25, r21
    10b0:	02 96       	adiw	r24, 0x02	; 2
    10b2:	91 83       	std	Z+1, r25	; 0x01
    10b4:	80 83       	st	Z, r24
    10b6:	12 96       	adiw	r26, 0x02	; 2
    10b8:	8d 91       	ld	r24, X+
    10ba:	9c 91       	ld	r25, X
    10bc:	13 97       	sbiw	r26, 0x03	; 3
    10be:	93 83       	std	Z+3, r25	; 0x03
    10c0:	82 83       	std	Z+2, r24	; 0x02
    10c2:	21 15       	cp	r18, r1
    10c4:	31 05       	cpc	r19, r1
    10c6:	29 f4       	brne	.+10     	; 0x10d2 <free+0x9c>
    10c8:	f0 93 c0 02 	sts	0x02C0, r31
    10cc:	e0 93 bf 02 	sts	0x02BF, r30
    10d0:	3e c0       	rjmp	.+124    	; 0x114e <free+0x118>
    10d2:	d9 01       	movw	r26, r18
    10d4:	13 96       	adiw	r26, 0x03	; 3
    10d6:	fc 93       	st	X, r31
    10d8:	ee 93       	st	-X, r30
    10da:	12 97       	sbiw	r26, 0x02	; 2
    10dc:	4d 91       	ld	r20, X+
    10de:	5d 91       	ld	r21, X+
    10e0:	a4 0f       	add	r26, r20
    10e2:	b5 1f       	adc	r27, r21
    10e4:	ea 17       	cp	r30, r26
    10e6:	fb 07       	cpc	r31, r27
    10e8:	79 f4       	brne	.+30     	; 0x1108 <free+0xd2>
    10ea:	80 81       	ld	r24, Z
    10ec:	91 81       	ldd	r25, Z+1	; 0x01
    10ee:	84 0f       	add	r24, r20
    10f0:	95 1f       	adc	r25, r21
    10f2:	02 96       	adiw	r24, 0x02	; 2
    10f4:	d9 01       	movw	r26, r18
    10f6:	11 96       	adiw	r26, 0x01	; 1
    10f8:	9c 93       	st	X, r25
    10fa:	8e 93       	st	-X, r24
    10fc:	82 81       	ldd	r24, Z+2	; 0x02
    10fe:	93 81       	ldd	r25, Z+3	; 0x03
    1100:	13 96       	adiw	r26, 0x03	; 3
    1102:	9c 93       	st	X, r25
    1104:	8e 93       	st	-X, r24
    1106:	12 97       	sbiw	r26, 0x02	; 2
    1108:	e0 e0       	ldi	r30, 0x00	; 0
    110a:	f0 e0       	ldi	r31, 0x00	; 0
    110c:	8a 81       	ldd	r24, Y+2	; 0x02
    110e:	9b 81       	ldd	r25, Y+3	; 0x03
    1110:	00 97       	sbiw	r24, 0x00	; 0
    1112:	19 f0       	breq	.+6      	; 0x111a <free+0xe4>
    1114:	fe 01       	movw	r30, r28
    1116:	ec 01       	movw	r28, r24
    1118:	f9 cf       	rjmp	.-14     	; 0x110c <free+0xd6>
    111a:	ce 01       	movw	r24, r28
    111c:	02 96       	adiw	r24, 0x02	; 2
    111e:	28 81       	ld	r18, Y
    1120:	39 81       	ldd	r19, Y+1	; 0x01
    1122:	82 0f       	add	r24, r18
    1124:	93 1f       	adc	r25, r19
    1126:	20 91 bd 02 	lds	r18, 0x02BD
    112a:	30 91 be 02 	lds	r19, 0x02BE
    112e:	28 17       	cp	r18, r24
    1130:	39 07       	cpc	r19, r25
    1132:	69 f4       	brne	.+26     	; 0x114e <free+0x118>
    1134:	30 97       	sbiw	r30, 0x00	; 0
    1136:	29 f4       	brne	.+10     	; 0x1142 <free+0x10c>
    1138:	10 92 c0 02 	sts	0x02C0, r1
    113c:	10 92 bf 02 	sts	0x02BF, r1
    1140:	02 c0       	rjmp	.+4      	; 0x1146 <free+0x110>
    1142:	13 82       	std	Z+3, r1	; 0x03
    1144:	12 82       	std	Z+2, r1	; 0x02
    1146:	d0 93 be 02 	sts	0x02BE, r29
    114a:	c0 93 bd 02 	sts	0x02BD, r28
    114e:	df 91       	pop	r29
    1150:	cf 91       	pop	r28
    1152:	08 95       	ret

00001154 <fdevopen>:
    1154:	0f 93       	push	r16
    1156:	1f 93       	push	r17
    1158:	cf 93       	push	r28
    115a:	df 93       	push	r29
    115c:	ec 01       	movw	r28, r24
    115e:	8b 01       	movw	r16, r22
    1160:	00 97       	sbiw	r24, 0x00	; 0
    1162:	31 f4       	brne	.+12     	; 0x1170 <fdevopen+0x1c>
    1164:	61 15       	cp	r22, r1
    1166:	71 05       	cpc	r23, r1
    1168:	19 f4       	brne	.+6      	; 0x1170 <fdevopen+0x1c>
    116a:	80 e0       	ldi	r24, 0x00	; 0
    116c:	90 e0       	ldi	r25, 0x00	; 0
    116e:	37 c0       	rjmp	.+110    	; 0x11de <fdevopen+0x8a>
    1170:	6e e0       	ldi	r22, 0x0E	; 14
    1172:	70 e0       	ldi	r23, 0x00	; 0
    1174:	81 e0       	ldi	r24, 0x01	; 1
    1176:	90 e0       	ldi	r25, 0x00	; 0
    1178:	63 d2       	rcall	.+1222   	; 0x1640 <calloc>
    117a:	fc 01       	movw	r30, r24
    117c:	00 97       	sbiw	r24, 0x00	; 0
    117e:	a9 f3       	breq	.-22     	; 0x116a <fdevopen+0x16>
    1180:	80 e8       	ldi	r24, 0x80	; 128
    1182:	83 83       	std	Z+3, r24	; 0x03
    1184:	01 15       	cp	r16, r1
    1186:	11 05       	cpc	r17, r1
    1188:	71 f0       	breq	.+28     	; 0x11a6 <fdevopen+0x52>
    118a:	13 87       	std	Z+11, r17	; 0x0b
    118c:	02 87       	std	Z+10, r16	; 0x0a
    118e:	81 e8       	ldi	r24, 0x81	; 129
    1190:	83 83       	std	Z+3, r24	; 0x03
    1192:	80 91 c1 02 	lds	r24, 0x02C1
    1196:	90 91 c2 02 	lds	r25, 0x02C2
    119a:	89 2b       	or	r24, r25
    119c:	21 f4       	brne	.+8      	; 0x11a6 <fdevopen+0x52>
    119e:	f0 93 c2 02 	sts	0x02C2, r31
    11a2:	e0 93 c1 02 	sts	0x02C1, r30
    11a6:	20 97       	sbiw	r28, 0x00	; 0
    11a8:	c9 f0       	breq	.+50     	; 0x11dc <fdevopen+0x88>
    11aa:	d1 87       	std	Z+9, r29	; 0x09
    11ac:	c0 87       	std	Z+8, r28	; 0x08
    11ae:	83 81       	ldd	r24, Z+3	; 0x03
    11b0:	82 60       	ori	r24, 0x02	; 2
    11b2:	83 83       	std	Z+3, r24	; 0x03
    11b4:	80 91 c3 02 	lds	r24, 0x02C3
    11b8:	90 91 c4 02 	lds	r25, 0x02C4
    11bc:	89 2b       	or	r24, r25
    11be:	71 f4       	brne	.+28     	; 0x11dc <fdevopen+0x88>
    11c0:	f0 93 c4 02 	sts	0x02C4, r31
    11c4:	e0 93 c3 02 	sts	0x02C3, r30
    11c8:	80 91 c5 02 	lds	r24, 0x02C5
    11cc:	90 91 c6 02 	lds	r25, 0x02C6
    11d0:	89 2b       	or	r24, r25
    11d2:	21 f4       	brne	.+8      	; 0x11dc <fdevopen+0x88>
    11d4:	f0 93 c6 02 	sts	0x02C6, r31
    11d8:	e0 93 c5 02 	sts	0x02C5, r30
    11dc:	cf 01       	movw	r24, r30
    11de:	df 91       	pop	r29
    11e0:	cf 91       	pop	r28
    11e2:	1f 91       	pop	r17
    11e4:	0f 91       	pop	r16
    11e6:	08 95       	ret

000011e8 <printf>:
    11e8:	cf 93       	push	r28
    11ea:	df 93       	push	r29
    11ec:	cd b7       	in	r28, 0x3d	; 61
    11ee:	de b7       	in	r29, 0x3e	; 62
    11f0:	fe 01       	movw	r30, r28
    11f2:	36 96       	adiw	r30, 0x06	; 6
    11f4:	61 91       	ld	r22, Z+
    11f6:	71 91       	ld	r23, Z+
    11f8:	af 01       	movw	r20, r30
    11fa:	80 91 c3 02 	lds	r24, 0x02C3
    11fe:	90 91 c4 02 	lds	r25, 0x02C4
    1202:	30 d0       	rcall	.+96     	; 0x1264 <vfprintf>
    1204:	df 91       	pop	r29
    1206:	cf 91       	pop	r28
    1208:	08 95       	ret

0000120a <puts>:
    120a:	0f 93       	push	r16
    120c:	1f 93       	push	r17
    120e:	cf 93       	push	r28
    1210:	df 93       	push	r29
    1212:	e0 91 c3 02 	lds	r30, 0x02C3
    1216:	f0 91 c4 02 	lds	r31, 0x02C4
    121a:	23 81       	ldd	r18, Z+3	; 0x03
    121c:	21 ff       	sbrs	r18, 1
    121e:	1b c0       	rjmp	.+54     	; 0x1256 <puts+0x4c>
    1220:	ec 01       	movw	r28, r24
    1222:	00 e0       	ldi	r16, 0x00	; 0
    1224:	10 e0       	ldi	r17, 0x00	; 0
    1226:	89 91       	ld	r24, Y+
    1228:	60 91 c3 02 	lds	r22, 0x02C3
    122c:	70 91 c4 02 	lds	r23, 0x02C4
    1230:	db 01       	movw	r26, r22
    1232:	18 96       	adiw	r26, 0x08	; 8
    1234:	ed 91       	ld	r30, X+
    1236:	fc 91       	ld	r31, X
    1238:	19 97       	sbiw	r26, 0x09	; 9
    123a:	88 23       	and	r24, r24
    123c:	31 f0       	breq	.+12     	; 0x124a <puts+0x40>
    123e:	19 95       	eicall
    1240:	89 2b       	or	r24, r25
    1242:	89 f3       	breq	.-30     	; 0x1226 <puts+0x1c>
    1244:	0f ef       	ldi	r16, 0xFF	; 255
    1246:	1f ef       	ldi	r17, 0xFF	; 255
    1248:	ee cf       	rjmp	.-36     	; 0x1226 <puts+0x1c>
    124a:	8a e0       	ldi	r24, 0x0A	; 10
    124c:	19 95       	eicall
    124e:	89 2b       	or	r24, r25
    1250:	11 f4       	brne	.+4      	; 0x1256 <puts+0x4c>
    1252:	c8 01       	movw	r24, r16
    1254:	02 c0       	rjmp	.+4      	; 0x125a <puts+0x50>
    1256:	8f ef       	ldi	r24, 0xFF	; 255
    1258:	9f ef       	ldi	r25, 0xFF	; 255
    125a:	df 91       	pop	r29
    125c:	cf 91       	pop	r28
    125e:	1f 91       	pop	r17
    1260:	0f 91       	pop	r16
    1262:	08 95       	ret

00001264 <vfprintf>:
    1264:	2f 92       	push	r2
    1266:	3f 92       	push	r3
    1268:	4f 92       	push	r4
    126a:	5f 92       	push	r5
    126c:	6f 92       	push	r6
    126e:	7f 92       	push	r7
    1270:	8f 92       	push	r8
    1272:	9f 92       	push	r9
    1274:	af 92       	push	r10
    1276:	bf 92       	push	r11
    1278:	cf 92       	push	r12
    127a:	df 92       	push	r13
    127c:	ef 92       	push	r14
    127e:	ff 92       	push	r15
    1280:	0f 93       	push	r16
    1282:	1f 93       	push	r17
    1284:	cf 93       	push	r28
    1286:	df 93       	push	r29
    1288:	cd b7       	in	r28, 0x3d	; 61
    128a:	de b7       	in	r29, 0x3e	; 62
    128c:	2c 97       	sbiw	r28, 0x0c	; 12
    128e:	0f b6       	in	r0, 0x3f	; 63
    1290:	f8 94       	cli
    1292:	de bf       	out	0x3e, r29	; 62
    1294:	0f be       	out	0x3f, r0	; 63
    1296:	cd bf       	out	0x3d, r28	; 61
    1298:	7c 01       	movw	r14, r24
    129a:	6b 01       	movw	r12, r22
    129c:	8a 01       	movw	r16, r20
    129e:	fc 01       	movw	r30, r24
    12a0:	17 82       	std	Z+7, r1	; 0x07
    12a2:	16 82       	std	Z+6, r1	; 0x06
    12a4:	83 81       	ldd	r24, Z+3	; 0x03
    12a6:	81 ff       	sbrs	r24, 1
    12a8:	b0 c1       	rjmp	.+864    	; 0x160a <vfprintf+0x3a6>
    12aa:	ce 01       	movw	r24, r28
    12ac:	01 96       	adiw	r24, 0x01	; 1
    12ae:	4c 01       	movw	r8, r24
    12b0:	f7 01       	movw	r30, r14
    12b2:	93 81       	ldd	r25, Z+3	; 0x03
    12b4:	f6 01       	movw	r30, r12
    12b6:	93 fd       	sbrc	r25, 3
    12b8:	85 91       	lpm	r24, Z+
    12ba:	93 ff       	sbrs	r25, 3
    12bc:	81 91       	ld	r24, Z+
    12be:	6f 01       	movw	r12, r30
    12c0:	88 23       	and	r24, r24
    12c2:	09 f4       	brne	.+2      	; 0x12c6 <vfprintf+0x62>
    12c4:	9e c1       	rjmp	.+828    	; 0x1602 <vfprintf+0x39e>
    12c6:	85 32       	cpi	r24, 0x25	; 37
    12c8:	39 f4       	brne	.+14     	; 0x12d8 <vfprintf+0x74>
    12ca:	93 fd       	sbrc	r25, 3
    12cc:	85 91       	lpm	r24, Z+
    12ce:	93 ff       	sbrs	r25, 3
    12d0:	81 91       	ld	r24, Z+
    12d2:	6f 01       	movw	r12, r30
    12d4:	85 32       	cpi	r24, 0x25	; 37
    12d6:	21 f4       	brne	.+8      	; 0x12e0 <vfprintf+0x7c>
    12d8:	b7 01       	movw	r22, r14
    12da:	90 e0       	ldi	r25, 0x00	; 0
    12dc:	e8 d1       	rcall	.+976    	; 0x16ae <fputc>
    12de:	e8 cf       	rjmp	.-48     	; 0x12b0 <vfprintf+0x4c>
    12e0:	51 2c       	mov	r5, r1
    12e2:	31 2c       	mov	r3, r1
    12e4:	20 e0       	ldi	r18, 0x00	; 0
    12e6:	20 32       	cpi	r18, 0x20	; 32
    12e8:	a0 f4       	brcc	.+40     	; 0x1312 <vfprintf+0xae>
    12ea:	8b 32       	cpi	r24, 0x2B	; 43
    12ec:	69 f0       	breq	.+26     	; 0x1308 <vfprintf+0xa4>
    12ee:	30 f4       	brcc	.+12     	; 0x12fc <vfprintf+0x98>
    12f0:	80 32       	cpi	r24, 0x20	; 32
    12f2:	59 f0       	breq	.+22     	; 0x130a <vfprintf+0xa6>
    12f4:	83 32       	cpi	r24, 0x23	; 35
    12f6:	69 f4       	brne	.+26     	; 0x1312 <vfprintf+0xae>
    12f8:	20 61       	ori	r18, 0x10	; 16
    12fa:	2c c0       	rjmp	.+88     	; 0x1354 <vfprintf+0xf0>
    12fc:	8d 32       	cpi	r24, 0x2D	; 45
    12fe:	39 f0       	breq	.+14     	; 0x130e <vfprintf+0xaa>
    1300:	80 33       	cpi	r24, 0x30	; 48
    1302:	39 f4       	brne	.+14     	; 0x1312 <vfprintf+0xae>
    1304:	21 60       	ori	r18, 0x01	; 1
    1306:	26 c0       	rjmp	.+76     	; 0x1354 <vfprintf+0xf0>
    1308:	22 60       	ori	r18, 0x02	; 2
    130a:	24 60       	ori	r18, 0x04	; 4
    130c:	23 c0       	rjmp	.+70     	; 0x1354 <vfprintf+0xf0>
    130e:	28 60       	ori	r18, 0x08	; 8
    1310:	21 c0       	rjmp	.+66     	; 0x1354 <vfprintf+0xf0>
    1312:	27 fd       	sbrc	r18, 7
    1314:	27 c0       	rjmp	.+78     	; 0x1364 <vfprintf+0x100>
    1316:	30 ed       	ldi	r19, 0xD0	; 208
    1318:	38 0f       	add	r19, r24
    131a:	3a 30       	cpi	r19, 0x0A	; 10
    131c:	78 f4       	brcc	.+30     	; 0x133c <vfprintf+0xd8>
    131e:	26 ff       	sbrs	r18, 6
    1320:	06 c0       	rjmp	.+12     	; 0x132e <vfprintf+0xca>
    1322:	fa e0       	ldi	r31, 0x0A	; 10
    1324:	5f 9e       	mul	r5, r31
    1326:	30 0d       	add	r19, r0
    1328:	11 24       	eor	r1, r1
    132a:	53 2e       	mov	r5, r19
    132c:	13 c0       	rjmp	.+38     	; 0x1354 <vfprintf+0xf0>
    132e:	8a e0       	ldi	r24, 0x0A	; 10
    1330:	38 9e       	mul	r3, r24
    1332:	30 0d       	add	r19, r0
    1334:	11 24       	eor	r1, r1
    1336:	33 2e       	mov	r3, r19
    1338:	20 62       	ori	r18, 0x20	; 32
    133a:	0c c0       	rjmp	.+24     	; 0x1354 <vfprintf+0xf0>
    133c:	8e 32       	cpi	r24, 0x2E	; 46
    133e:	21 f4       	brne	.+8      	; 0x1348 <vfprintf+0xe4>
    1340:	26 fd       	sbrc	r18, 6
    1342:	5f c1       	rjmp	.+702    	; 0x1602 <vfprintf+0x39e>
    1344:	20 64       	ori	r18, 0x40	; 64
    1346:	06 c0       	rjmp	.+12     	; 0x1354 <vfprintf+0xf0>
    1348:	8c 36       	cpi	r24, 0x6C	; 108
    134a:	11 f4       	brne	.+4      	; 0x1350 <vfprintf+0xec>
    134c:	20 68       	ori	r18, 0x80	; 128
    134e:	02 c0       	rjmp	.+4      	; 0x1354 <vfprintf+0xf0>
    1350:	88 36       	cpi	r24, 0x68	; 104
    1352:	41 f4       	brne	.+16     	; 0x1364 <vfprintf+0x100>
    1354:	f6 01       	movw	r30, r12
    1356:	93 fd       	sbrc	r25, 3
    1358:	85 91       	lpm	r24, Z+
    135a:	93 ff       	sbrs	r25, 3
    135c:	81 91       	ld	r24, Z+
    135e:	6f 01       	movw	r12, r30
    1360:	81 11       	cpse	r24, r1
    1362:	c1 cf       	rjmp	.-126    	; 0x12e6 <vfprintf+0x82>
    1364:	98 2f       	mov	r25, r24
    1366:	9f 7d       	andi	r25, 0xDF	; 223
    1368:	95 54       	subi	r25, 0x45	; 69
    136a:	93 30       	cpi	r25, 0x03	; 3
    136c:	28 f4       	brcc	.+10     	; 0x1378 <vfprintf+0x114>
    136e:	0c 5f       	subi	r16, 0xFC	; 252
    1370:	1f 4f       	sbci	r17, 0xFF	; 255
    1372:	ff e3       	ldi	r31, 0x3F	; 63
    1374:	f9 83       	std	Y+1, r31	; 0x01
    1376:	0d c0       	rjmp	.+26     	; 0x1392 <vfprintf+0x12e>
    1378:	83 36       	cpi	r24, 0x63	; 99
    137a:	31 f0       	breq	.+12     	; 0x1388 <vfprintf+0x124>
    137c:	83 37       	cpi	r24, 0x73	; 115
    137e:	71 f0       	breq	.+28     	; 0x139c <vfprintf+0x138>
    1380:	83 35       	cpi	r24, 0x53	; 83
    1382:	09 f0       	breq	.+2      	; 0x1386 <vfprintf+0x122>
    1384:	57 c0       	rjmp	.+174    	; 0x1434 <vfprintf+0x1d0>
    1386:	21 c0       	rjmp	.+66     	; 0x13ca <vfprintf+0x166>
    1388:	f8 01       	movw	r30, r16
    138a:	80 81       	ld	r24, Z
    138c:	89 83       	std	Y+1, r24	; 0x01
    138e:	0e 5f       	subi	r16, 0xFE	; 254
    1390:	1f 4f       	sbci	r17, 0xFF	; 255
    1392:	44 24       	eor	r4, r4
    1394:	43 94       	inc	r4
    1396:	51 2c       	mov	r5, r1
    1398:	54 01       	movw	r10, r8
    139a:	14 c0       	rjmp	.+40     	; 0x13c4 <vfprintf+0x160>
    139c:	38 01       	movw	r6, r16
    139e:	f2 e0       	ldi	r31, 0x02	; 2
    13a0:	6f 0e       	add	r6, r31
    13a2:	71 1c       	adc	r7, r1
    13a4:	f8 01       	movw	r30, r16
    13a6:	a0 80       	ld	r10, Z
    13a8:	b1 80       	ldd	r11, Z+1	; 0x01
    13aa:	26 ff       	sbrs	r18, 6
    13ac:	03 c0       	rjmp	.+6      	; 0x13b4 <vfprintf+0x150>
    13ae:	65 2d       	mov	r22, r5
    13b0:	70 e0       	ldi	r23, 0x00	; 0
    13b2:	02 c0       	rjmp	.+4      	; 0x13b8 <vfprintf+0x154>
    13b4:	6f ef       	ldi	r22, 0xFF	; 255
    13b6:	7f ef       	ldi	r23, 0xFF	; 255
    13b8:	c5 01       	movw	r24, r10
    13ba:	2c 87       	std	Y+12, r18	; 0x0c
    13bc:	6d d1       	rcall	.+730    	; 0x1698 <strnlen>
    13be:	2c 01       	movw	r4, r24
    13c0:	83 01       	movw	r16, r6
    13c2:	2c 85       	ldd	r18, Y+12	; 0x0c
    13c4:	2f 77       	andi	r18, 0x7F	; 127
    13c6:	22 2e       	mov	r2, r18
    13c8:	16 c0       	rjmp	.+44     	; 0x13f6 <vfprintf+0x192>
    13ca:	38 01       	movw	r6, r16
    13cc:	f2 e0       	ldi	r31, 0x02	; 2
    13ce:	6f 0e       	add	r6, r31
    13d0:	71 1c       	adc	r7, r1
    13d2:	f8 01       	movw	r30, r16
    13d4:	a0 80       	ld	r10, Z
    13d6:	b1 80       	ldd	r11, Z+1	; 0x01
    13d8:	26 ff       	sbrs	r18, 6
    13da:	03 c0       	rjmp	.+6      	; 0x13e2 <vfprintf+0x17e>
    13dc:	65 2d       	mov	r22, r5
    13de:	70 e0       	ldi	r23, 0x00	; 0
    13e0:	02 c0       	rjmp	.+4      	; 0x13e6 <vfprintf+0x182>
    13e2:	6f ef       	ldi	r22, 0xFF	; 255
    13e4:	7f ef       	ldi	r23, 0xFF	; 255
    13e6:	c5 01       	movw	r24, r10
    13e8:	2c 87       	std	Y+12, r18	; 0x0c
    13ea:	44 d1       	rcall	.+648    	; 0x1674 <strnlen_P>
    13ec:	2c 01       	movw	r4, r24
    13ee:	2c 85       	ldd	r18, Y+12	; 0x0c
    13f0:	20 68       	ori	r18, 0x80	; 128
    13f2:	22 2e       	mov	r2, r18
    13f4:	83 01       	movw	r16, r6
    13f6:	23 fc       	sbrc	r2, 3
    13f8:	19 c0       	rjmp	.+50     	; 0x142c <vfprintf+0x1c8>
    13fa:	83 2d       	mov	r24, r3
    13fc:	90 e0       	ldi	r25, 0x00	; 0
    13fe:	48 16       	cp	r4, r24
    1400:	59 06       	cpc	r5, r25
    1402:	a0 f4       	brcc	.+40     	; 0x142c <vfprintf+0x1c8>
    1404:	b7 01       	movw	r22, r14
    1406:	80 e2       	ldi	r24, 0x20	; 32
    1408:	90 e0       	ldi	r25, 0x00	; 0
    140a:	51 d1       	rcall	.+674    	; 0x16ae <fputc>
    140c:	3a 94       	dec	r3
    140e:	f5 cf       	rjmp	.-22     	; 0x13fa <vfprintf+0x196>
    1410:	f5 01       	movw	r30, r10
    1412:	27 fc       	sbrc	r2, 7
    1414:	85 91       	lpm	r24, Z+
    1416:	27 fe       	sbrs	r2, 7
    1418:	81 91       	ld	r24, Z+
    141a:	5f 01       	movw	r10, r30
    141c:	b7 01       	movw	r22, r14
    141e:	90 e0       	ldi	r25, 0x00	; 0
    1420:	46 d1       	rcall	.+652    	; 0x16ae <fputc>
    1422:	31 10       	cpse	r3, r1
    1424:	3a 94       	dec	r3
    1426:	f1 e0       	ldi	r31, 0x01	; 1
    1428:	4f 1a       	sub	r4, r31
    142a:	51 08       	sbc	r5, r1
    142c:	41 14       	cp	r4, r1
    142e:	51 04       	cpc	r5, r1
    1430:	79 f7       	brne	.-34     	; 0x1410 <vfprintf+0x1ac>
    1432:	de c0       	rjmp	.+444    	; 0x15f0 <vfprintf+0x38c>
    1434:	84 36       	cpi	r24, 0x64	; 100
    1436:	11 f0       	breq	.+4      	; 0x143c <vfprintf+0x1d8>
    1438:	89 36       	cpi	r24, 0x69	; 105
    143a:	31 f5       	brne	.+76     	; 0x1488 <vfprintf+0x224>
    143c:	f8 01       	movw	r30, r16
    143e:	27 ff       	sbrs	r18, 7
    1440:	07 c0       	rjmp	.+14     	; 0x1450 <vfprintf+0x1ec>
    1442:	60 81       	ld	r22, Z
    1444:	71 81       	ldd	r23, Z+1	; 0x01
    1446:	82 81       	ldd	r24, Z+2	; 0x02
    1448:	93 81       	ldd	r25, Z+3	; 0x03
    144a:	0c 5f       	subi	r16, 0xFC	; 252
    144c:	1f 4f       	sbci	r17, 0xFF	; 255
    144e:	08 c0       	rjmp	.+16     	; 0x1460 <vfprintf+0x1fc>
    1450:	60 81       	ld	r22, Z
    1452:	71 81       	ldd	r23, Z+1	; 0x01
    1454:	88 27       	eor	r24, r24
    1456:	77 fd       	sbrc	r23, 7
    1458:	80 95       	com	r24
    145a:	98 2f       	mov	r25, r24
    145c:	0e 5f       	subi	r16, 0xFE	; 254
    145e:	1f 4f       	sbci	r17, 0xFF	; 255
    1460:	2f 76       	andi	r18, 0x6F	; 111
    1462:	b2 2e       	mov	r11, r18
    1464:	97 ff       	sbrs	r25, 7
    1466:	09 c0       	rjmp	.+18     	; 0x147a <vfprintf+0x216>
    1468:	90 95       	com	r25
    146a:	80 95       	com	r24
    146c:	70 95       	com	r23
    146e:	61 95       	neg	r22
    1470:	7f 4f       	sbci	r23, 0xFF	; 255
    1472:	8f 4f       	sbci	r24, 0xFF	; 255
    1474:	9f 4f       	sbci	r25, 0xFF	; 255
    1476:	20 68       	ori	r18, 0x80	; 128
    1478:	b2 2e       	mov	r11, r18
    147a:	2a e0       	ldi	r18, 0x0A	; 10
    147c:	30 e0       	ldi	r19, 0x00	; 0
    147e:	a4 01       	movw	r20, r8
    1480:	48 d1       	rcall	.+656    	; 0x1712 <__ultoa_invert>
    1482:	a8 2e       	mov	r10, r24
    1484:	a8 18       	sub	r10, r8
    1486:	43 c0       	rjmp	.+134    	; 0x150e <vfprintf+0x2aa>
    1488:	85 37       	cpi	r24, 0x75	; 117
    148a:	29 f4       	brne	.+10     	; 0x1496 <vfprintf+0x232>
    148c:	2f 7e       	andi	r18, 0xEF	; 239
    148e:	b2 2e       	mov	r11, r18
    1490:	2a e0       	ldi	r18, 0x0A	; 10
    1492:	30 e0       	ldi	r19, 0x00	; 0
    1494:	25 c0       	rjmp	.+74     	; 0x14e0 <vfprintf+0x27c>
    1496:	f2 2f       	mov	r31, r18
    1498:	f9 7f       	andi	r31, 0xF9	; 249
    149a:	bf 2e       	mov	r11, r31
    149c:	8f 36       	cpi	r24, 0x6F	; 111
    149e:	c1 f0       	breq	.+48     	; 0x14d0 <vfprintf+0x26c>
    14a0:	18 f4       	brcc	.+6      	; 0x14a8 <vfprintf+0x244>
    14a2:	88 35       	cpi	r24, 0x58	; 88
    14a4:	79 f0       	breq	.+30     	; 0x14c4 <vfprintf+0x260>
    14a6:	ad c0       	rjmp	.+346    	; 0x1602 <vfprintf+0x39e>
    14a8:	80 37       	cpi	r24, 0x70	; 112
    14aa:	19 f0       	breq	.+6      	; 0x14b2 <vfprintf+0x24e>
    14ac:	88 37       	cpi	r24, 0x78	; 120
    14ae:	21 f0       	breq	.+8      	; 0x14b8 <vfprintf+0x254>
    14b0:	a8 c0       	rjmp	.+336    	; 0x1602 <vfprintf+0x39e>
    14b2:	2f 2f       	mov	r18, r31
    14b4:	20 61       	ori	r18, 0x10	; 16
    14b6:	b2 2e       	mov	r11, r18
    14b8:	b4 fe       	sbrs	r11, 4
    14ba:	0d c0       	rjmp	.+26     	; 0x14d6 <vfprintf+0x272>
    14bc:	8b 2d       	mov	r24, r11
    14be:	84 60       	ori	r24, 0x04	; 4
    14c0:	b8 2e       	mov	r11, r24
    14c2:	09 c0       	rjmp	.+18     	; 0x14d6 <vfprintf+0x272>
    14c4:	24 ff       	sbrs	r18, 4
    14c6:	0a c0       	rjmp	.+20     	; 0x14dc <vfprintf+0x278>
    14c8:	9f 2f       	mov	r25, r31
    14ca:	96 60       	ori	r25, 0x06	; 6
    14cc:	b9 2e       	mov	r11, r25
    14ce:	06 c0       	rjmp	.+12     	; 0x14dc <vfprintf+0x278>
    14d0:	28 e0       	ldi	r18, 0x08	; 8
    14d2:	30 e0       	ldi	r19, 0x00	; 0
    14d4:	05 c0       	rjmp	.+10     	; 0x14e0 <vfprintf+0x27c>
    14d6:	20 e1       	ldi	r18, 0x10	; 16
    14d8:	30 e0       	ldi	r19, 0x00	; 0
    14da:	02 c0       	rjmp	.+4      	; 0x14e0 <vfprintf+0x27c>
    14dc:	20 e1       	ldi	r18, 0x10	; 16
    14de:	32 e0       	ldi	r19, 0x02	; 2
    14e0:	f8 01       	movw	r30, r16
    14e2:	b7 fe       	sbrs	r11, 7
    14e4:	07 c0       	rjmp	.+14     	; 0x14f4 <vfprintf+0x290>
    14e6:	60 81       	ld	r22, Z
    14e8:	71 81       	ldd	r23, Z+1	; 0x01
    14ea:	82 81       	ldd	r24, Z+2	; 0x02
    14ec:	93 81       	ldd	r25, Z+3	; 0x03
    14ee:	0c 5f       	subi	r16, 0xFC	; 252
    14f0:	1f 4f       	sbci	r17, 0xFF	; 255
    14f2:	06 c0       	rjmp	.+12     	; 0x1500 <vfprintf+0x29c>
    14f4:	60 81       	ld	r22, Z
    14f6:	71 81       	ldd	r23, Z+1	; 0x01
    14f8:	80 e0       	ldi	r24, 0x00	; 0
    14fa:	90 e0       	ldi	r25, 0x00	; 0
    14fc:	0e 5f       	subi	r16, 0xFE	; 254
    14fe:	1f 4f       	sbci	r17, 0xFF	; 255
    1500:	a4 01       	movw	r20, r8
    1502:	07 d1       	rcall	.+526    	; 0x1712 <__ultoa_invert>
    1504:	a8 2e       	mov	r10, r24
    1506:	a8 18       	sub	r10, r8
    1508:	fb 2d       	mov	r31, r11
    150a:	ff 77       	andi	r31, 0x7F	; 127
    150c:	bf 2e       	mov	r11, r31
    150e:	b6 fe       	sbrs	r11, 6
    1510:	0b c0       	rjmp	.+22     	; 0x1528 <vfprintf+0x2c4>
    1512:	2b 2d       	mov	r18, r11
    1514:	2e 7f       	andi	r18, 0xFE	; 254
    1516:	a5 14       	cp	r10, r5
    1518:	50 f4       	brcc	.+20     	; 0x152e <vfprintf+0x2ca>
    151a:	b4 fe       	sbrs	r11, 4
    151c:	0a c0       	rjmp	.+20     	; 0x1532 <vfprintf+0x2ce>
    151e:	b2 fc       	sbrc	r11, 2
    1520:	08 c0       	rjmp	.+16     	; 0x1532 <vfprintf+0x2ce>
    1522:	2b 2d       	mov	r18, r11
    1524:	2e 7e       	andi	r18, 0xEE	; 238
    1526:	05 c0       	rjmp	.+10     	; 0x1532 <vfprintf+0x2ce>
    1528:	7a 2c       	mov	r7, r10
    152a:	2b 2d       	mov	r18, r11
    152c:	03 c0       	rjmp	.+6      	; 0x1534 <vfprintf+0x2d0>
    152e:	7a 2c       	mov	r7, r10
    1530:	01 c0       	rjmp	.+2      	; 0x1534 <vfprintf+0x2d0>
    1532:	75 2c       	mov	r7, r5
    1534:	24 ff       	sbrs	r18, 4
    1536:	0d c0       	rjmp	.+26     	; 0x1552 <vfprintf+0x2ee>
    1538:	fe 01       	movw	r30, r28
    153a:	ea 0d       	add	r30, r10
    153c:	f1 1d       	adc	r31, r1
    153e:	80 81       	ld	r24, Z
    1540:	80 33       	cpi	r24, 0x30	; 48
    1542:	11 f4       	brne	.+4      	; 0x1548 <vfprintf+0x2e4>
    1544:	29 7e       	andi	r18, 0xE9	; 233
    1546:	09 c0       	rjmp	.+18     	; 0x155a <vfprintf+0x2f6>
    1548:	22 ff       	sbrs	r18, 2
    154a:	06 c0       	rjmp	.+12     	; 0x1558 <vfprintf+0x2f4>
    154c:	73 94       	inc	r7
    154e:	73 94       	inc	r7
    1550:	04 c0       	rjmp	.+8      	; 0x155a <vfprintf+0x2f6>
    1552:	82 2f       	mov	r24, r18
    1554:	86 78       	andi	r24, 0x86	; 134
    1556:	09 f0       	breq	.+2      	; 0x155a <vfprintf+0x2f6>
    1558:	73 94       	inc	r7
    155a:	23 fd       	sbrc	r18, 3
    155c:	12 c0       	rjmp	.+36     	; 0x1582 <vfprintf+0x31e>
    155e:	20 ff       	sbrs	r18, 0
    1560:	06 c0       	rjmp	.+12     	; 0x156e <vfprintf+0x30a>
    1562:	5a 2c       	mov	r5, r10
    1564:	73 14       	cp	r7, r3
    1566:	18 f4       	brcc	.+6      	; 0x156e <vfprintf+0x30a>
    1568:	53 0c       	add	r5, r3
    156a:	57 18       	sub	r5, r7
    156c:	73 2c       	mov	r7, r3
    156e:	73 14       	cp	r7, r3
    1570:	60 f4       	brcc	.+24     	; 0x158a <vfprintf+0x326>
    1572:	b7 01       	movw	r22, r14
    1574:	80 e2       	ldi	r24, 0x20	; 32
    1576:	90 e0       	ldi	r25, 0x00	; 0
    1578:	2c 87       	std	Y+12, r18	; 0x0c
    157a:	99 d0       	rcall	.+306    	; 0x16ae <fputc>
    157c:	73 94       	inc	r7
    157e:	2c 85       	ldd	r18, Y+12	; 0x0c
    1580:	f6 cf       	rjmp	.-20     	; 0x156e <vfprintf+0x30a>
    1582:	73 14       	cp	r7, r3
    1584:	10 f4       	brcc	.+4      	; 0x158a <vfprintf+0x326>
    1586:	37 18       	sub	r3, r7
    1588:	01 c0       	rjmp	.+2      	; 0x158c <vfprintf+0x328>
    158a:	31 2c       	mov	r3, r1
    158c:	24 ff       	sbrs	r18, 4
    158e:	11 c0       	rjmp	.+34     	; 0x15b2 <vfprintf+0x34e>
    1590:	b7 01       	movw	r22, r14
    1592:	80 e3       	ldi	r24, 0x30	; 48
    1594:	90 e0       	ldi	r25, 0x00	; 0
    1596:	2c 87       	std	Y+12, r18	; 0x0c
    1598:	8a d0       	rcall	.+276    	; 0x16ae <fputc>
    159a:	2c 85       	ldd	r18, Y+12	; 0x0c
    159c:	22 ff       	sbrs	r18, 2
    159e:	16 c0       	rjmp	.+44     	; 0x15cc <vfprintf+0x368>
    15a0:	21 ff       	sbrs	r18, 1
    15a2:	03 c0       	rjmp	.+6      	; 0x15aa <vfprintf+0x346>
    15a4:	88 e5       	ldi	r24, 0x58	; 88
    15a6:	90 e0       	ldi	r25, 0x00	; 0
    15a8:	02 c0       	rjmp	.+4      	; 0x15ae <vfprintf+0x34a>
    15aa:	88 e7       	ldi	r24, 0x78	; 120
    15ac:	90 e0       	ldi	r25, 0x00	; 0
    15ae:	b7 01       	movw	r22, r14
    15b0:	0c c0       	rjmp	.+24     	; 0x15ca <vfprintf+0x366>
    15b2:	82 2f       	mov	r24, r18
    15b4:	86 78       	andi	r24, 0x86	; 134
    15b6:	51 f0       	breq	.+20     	; 0x15cc <vfprintf+0x368>
    15b8:	21 fd       	sbrc	r18, 1
    15ba:	02 c0       	rjmp	.+4      	; 0x15c0 <vfprintf+0x35c>
    15bc:	80 e2       	ldi	r24, 0x20	; 32
    15be:	01 c0       	rjmp	.+2      	; 0x15c2 <vfprintf+0x35e>
    15c0:	8b e2       	ldi	r24, 0x2B	; 43
    15c2:	27 fd       	sbrc	r18, 7
    15c4:	8d e2       	ldi	r24, 0x2D	; 45
    15c6:	b7 01       	movw	r22, r14
    15c8:	90 e0       	ldi	r25, 0x00	; 0
    15ca:	71 d0       	rcall	.+226    	; 0x16ae <fputc>
    15cc:	a5 14       	cp	r10, r5
    15ce:	30 f4       	brcc	.+12     	; 0x15dc <vfprintf+0x378>
    15d0:	b7 01       	movw	r22, r14
    15d2:	80 e3       	ldi	r24, 0x30	; 48
    15d4:	90 e0       	ldi	r25, 0x00	; 0
    15d6:	6b d0       	rcall	.+214    	; 0x16ae <fputc>
    15d8:	5a 94       	dec	r5
    15da:	f8 cf       	rjmp	.-16     	; 0x15cc <vfprintf+0x368>
    15dc:	aa 94       	dec	r10
    15de:	f4 01       	movw	r30, r8
    15e0:	ea 0d       	add	r30, r10
    15e2:	f1 1d       	adc	r31, r1
    15e4:	80 81       	ld	r24, Z
    15e6:	b7 01       	movw	r22, r14
    15e8:	90 e0       	ldi	r25, 0x00	; 0
    15ea:	61 d0       	rcall	.+194    	; 0x16ae <fputc>
    15ec:	a1 10       	cpse	r10, r1
    15ee:	f6 cf       	rjmp	.-20     	; 0x15dc <vfprintf+0x378>
    15f0:	33 20       	and	r3, r3
    15f2:	09 f4       	brne	.+2      	; 0x15f6 <vfprintf+0x392>
    15f4:	5d ce       	rjmp	.-838    	; 0x12b0 <vfprintf+0x4c>
    15f6:	b7 01       	movw	r22, r14
    15f8:	80 e2       	ldi	r24, 0x20	; 32
    15fa:	90 e0       	ldi	r25, 0x00	; 0
    15fc:	58 d0       	rcall	.+176    	; 0x16ae <fputc>
    15fe:	3a 94       	dec	r3
    1600:	f7 cf       	rjmp	.-18     	; 0x15f0 <vfprintf+0x38c>
    1602:	f7 01       	movw	r30, r14
    1604:	86 81       	ldd	r24, Z+6	; 0x06
    1606:	97 81       	ldd	r25, Z+7	; 0x07
    1608:	02 c0       	rjmp	.+4      	; 0x160e <vfprintf+0x3aa>
    160a:	8f ef       	ldi	r24, 0xFF	; 255
    160c:	9f ef       	ldi	r25, 0xFF	; 255
    160e:	2c 96       	adiw	r28, 0x0c	; 12
    1610:	0f b6       	in	r0, 0x3f	; 63
    1612:	f8 94       	cli
    1614:	de bf       	out	0x3e, r29	; 62
    1616:	0f be       	out	0x3f, r0	; 63
    1618:	cd bf       	out	0x3d, r28	; 61
    161a:	df 91       	pop	r29
    161c:	cf 91       	pop	r28
    161e:	1f 91       	pop	r17
    1620:	0f 91       	pop	r16
    1622:	ff 90       	pop	r15
    1624:	ef 90       	pop	r14
    1626:	df 90       	pop	r13
    1628:	cf 90       	pop	r12
    162a:	bf 90       	pop	r11
    162c:	af 90       	pop	r10
    162e:	9f 90       	pop	r9
    1630:	8f 90       	pop	r8
    1632:	7f 90       	pop	r7
    1634:	6f 90       	pop	r6
    1636:	5f 90       	pop	r5
    1638:	4f 90       	pop	r4
    163a:	3f 90       	pop	r3
    163c:	2f 90       	pop	r2
    163e:	08 95       	ret

00001640 <calloc>:
    1640:	0f 93       	push	r16
    1642:	1f 93       	push	r17
    1644:	cf 93       	push	r28
    1646:	df 93       	push	r29
    1648:	86 9f       	mul	r24, r22
    164a:	80 01       	movw	r16, r0
    164c:	87 9f       	mul	r24, r23
    164e:	10 0d       	add	r17, r0
    1650:	96 9f       	mul	r25, r22
    1652:	10 0d       	add	r17, r0
    1654:	11 24       	eor	r1, r1
    1656:	c8 01       	movw	r24, r16
    1658:	56 dc       	rcall	.-1876   	; 0xf06 <malloc>
    165a:	ec 01       	movw	r28, r24
    165c:	00 97       	sbiw	r24, 0x00	; 0
    165e:	21 f0       	breq	.+8      	; 0x1668 <calloc+0x28>
    1660:	a8 01       	movw	r20, r16
    1662:	60 e0       	ldi	r22, 0x00	; 0
    1664:	70 e0       	ldi	r23, 0x00	; 0
    1666:	11 d0       	rcall	.+34     	; 0x168a <memset>
    1668:	ce 01       	movw	r24, r28
    166a:	df 91       	pop	r29
    166c:	cf 91       	pop	r28
    166e:	1f 91       	pop	r17
    1670:	0f 91       	pop	r16
    1672:	08 95       	ret

00001674 <strnlen_P>:
    1674:	fc 01       	movw	r30, r24
    1676:	05 90       	lpm	r0, Z+
    1678:	61 50       	subi	r22, 0x01	; 1
    167a:	70 40       	sbci	r23, 0x00	; 0
    167c:	01 10       	cpse	r0, r1
    167e:	d8 f7       	brcc	.-10     	; 0x1676 <strnlen_P+0x2>
    1680:	80 95       	com	r24
    1682:	90 95       	com	r25
    1684:	8e 0f       	add	r24, r30
    1686:	9f 1f       	adc	r25, r31
    1688:	08 95       	ret

0000168a <memset>:
    168a:	dc 01       	movw	r26, r24
    168c:	01 c0       	rjmp	.+2      	; 0x1690 <memset+0x6>
    168e:	6d 93       	st	X+, r22
    1690:	41 50       	subi	r20, 0x01	; 1
    1692:	50 40       	sbci	r21, 0x00	; 0
    1694:	e0 f7       	brcc	.-8      	; 0x168e <memset+0x4>
    1696:	08 95       	ret

00001698 <strnlen>:
    1698:	fc 01       	movw	r30, r24
    169a:	61 50       	subi	r22, 0x01	; 1
    169c:	70 40       	sbci	r23, 0x00	; 0
    169e:	01 90       	ld	r0, Z+
    16a0:	01 10       	cpse	r0, r1
    16a2:	d8 f7       	brcc	.-10     	; 0x169a <strnlen+0x2>
    16a4:	80 95       	com	r24
    16a6:	90 95       	com	r25
    16a8:	8e 0f       	add	r24, r30
    16aa:	9f 1f       	adc	r25, r31
    16ac:	08 95       	ret

000016ae <fputc>:
    16ae:	0f 93       	push	r16
    16b0:	1f 93       	push	r17
    16b2:	cf 93       	push	r28
    16b4:	df 93       	push	r29
    16b6:	18 2f       	mov	r17, r24
    16b8:	09 2f       	mov	r16, r25
    16ba:	eb 01       	movw	r28, r22
    16bc:	8b 81       	ldd	r24, Y+3	; 0x03
    16be:	81 fd       	sbrc	r24, 1
    16c0:	03 c0       	rjmp	.+6      	; 0x16c8 <fputc+0x1a>
    16c2:	8f ef       	ldi	r24, 0xFF	; 255
    16c4:	9f ef       	ldi	r25, 0xFF	; 255
    16c6:	20 c0       	rjmp	.+64     	; 0x1708 <fputc+0x5a>
    16c8:	82 ff       	sbrs	r24, 2
    16ca:	10 c0       	rjmp	.+32     	; 0x16ec <fputc+0x3e>
    16cc:	4e 81       	ldd	r20, Y+6	; 0x06
    16ce:	5f 81       	ldd	r21, Y+7	; 0x07
    16d0:	2c 81       	ldd	r18, Y+4	; 0x04
    16d2:	3d 81       	ldd	r19, Y+5	; 0x05
    16d4:	42 17       	cp	r20, r18
    16d6:	53 07       	cpc	r21, r19
    16d8:	7c f4       	brge	.+30     	; 0x16f8 <fputc+0x4a>
    16da:	e8 81       	ld	r30, Y
    16dc:	f9 81       	ldd	r31, Y+1	; 0x01
    16de:	9f 01       	movw	r18, r30
    16e0:	2f 5f       	subi	r18, 0xFF	; 255
    16e2:	3f 4f       	sbci	r19, 0xFF	; 255
    16e4:	39 83       	std	Y+1, r19	; 0x01
    16e6:	28 83       	st	Y, r18
    16e8:	10 83       	st	Z, r17
    16ea:	06 c0       	rjmp	.+12     	; 0x16f8 <fputc+0x4a>
    16ec:	e8 85       	ldd	r30, Y+8	; 0x08
    16ee:	f9 85       	ldd	r31, Y+9	; 0x09
    16f0:	81 2f       	mov	r24, r17
    16f2:	19 95       	eicall
    16f4:	89 2b       	or	r24, r25
    16f6:	29 f7       	brne	.-54     	; 0x16c2 <fputc+0x14>
    16f8:	2e 81       	ldd	r18, Y+6	; 0x06
    16fa:	3f 81       	ldd	r19, Y+7	; 0x07
    16fc:	2f 5f       	subi	r18, 0xFF	; 255
    16fe:	3f 4f       	sbci	r19, 0xFF	; 255
    1700:	3f 83       	std	Y+7, r19	; 0x07
    1702:	2e 83       	std	Y+6, r18	; 0x06
    1704:	81 2f       	mov	r24, r17
    1706:	90 2f       	mov	r25, r16
    1708:	df 91       	pop	r29
    170a:	cf 91       	pop	r28
    170c:	1f 91       	pop	r17
    170e:	0f 91       	pop	r16
    1710:	08 95       	ret

00001712 <__ultoa_invert>:
    1712:	fa 01       	movw	r30, r20
    1714:	aa 27       	eor	r26, r26
    1716:	28 30       	cpi	r18, 0x08	; 8
    1718:	51 f1       	breq	.+84     	; 0x176e <__ultoa_invert+0x5c>
    171a:	20 31       	cpi	r18, 0x10	; 16
    171c:	81 f1       	breq	.+96     	; 0x177e <__ultoa_invert+0x6c>
    171e:	e8 94       	clt
    1720:	6f 93       	push	r22
    1722:	6e 7f       	andi	r22, 0xFE	; 254
    1724:	6e 5f       	subi	r22, 0xFE	; 254
    1726:	7f 4f       	sbci	r23, 0xFF	; 255
    1728:	8f 4f       	sbci	r24, 0xFF	; 255
    172a:	9f 4f       	sbci	r25, 0xFF	; 255
    172c:	af 4f       	sbci	r26, 0xFF	; 255
    172e:	b1 e0       	ldi	r27, 0x01	; 1
    1730:	3e d0       	rcall	.+124    	; 0x17ae <__ultoa_invert+0x9c>
    1732:	b4 e0       	ldi	r27, 0x04	; 4
    1734:	3c d0       	rcall	.+120    	; 0x17ae <__ultoa_invert+0x9c>
    1736:	67 0f       	add	r22, r23
    1738:	78 1f       	adc	r23, r24
    173a:	89 1f       	adc	r24, r25
    173c:	9a 1f       	adc	r25, r26
    173e:	a1 1d       	adc	r26, r1
    1740:	68 0f       	add	r22, r24
    1742:	79 1f       	adc	r23, r25
    1744:	8a 1f       	adc	r24, r26
    1746:	91 1d       	adc	r25, r1
    1748:	a1 1d       	adc	r26, r1
    174a:	6a 0f       	add	r22, r26
    174c:	71 1d       	adc	r23, r1
    174e:	81 1d       	adc	r24, r1
    1750:	91 1d       	adc	r25, r1
    1752:	a1 1d       	adc	r26, r1
    1754:	20 d0       	rcall	.+64     	; 0x1796 <__ultoa_invert+0x84>
    1756:	09 f4       	brne	.+2      	; 0x175a <__ultoa_invert+0x48>
    1758:	68 94       	set
    175a:	3f 91       	pop	r19
    175c:	2a e0       	ldi	r18, 0x0A	; 10
    175e:	26 9f       	mul	r18, r22
    1760:	11 24       	eor	r1, r1
    1762:	30 19       	sub	r19, r0
    1764:	30 5d       	subi	r19, 0xD0	; 208
    1766:	31 93       	st	Z+, r19
    1768:	de f6       	brtc	.-74     	; 0x1720 <__ultoa_invert+0xe>
    176a:	cf 01       	movw	r24, r30
    176c:	08 95       	ret
    176e:	46 2f       	mov	r20, r22
    1770:	47 70       	andi	r20, 0x07	; 7
    1772:	40 5d       	subi	r20, 0xD0	; 208
    1774:	41 93       	st	Z+, r20
    1776:	b3 e0       	ldi	r27, 0x03	; 3
    1778:	0f d0       	rcall	.+30     	; 0x1798 <__ultoa_invert+0x86>
    177a:	c9 f7       	brne	.-14     	; 0x176e <__ultoa_invert+0x5c>
    177c:	f6 cf       	rjmp	.-20     	; 0x176a <__ultoa_invert+0x58>
    177e:	46 2f       	mov	r20, r22
    1780:	4f 70       	andi	r20, 0x0F	; 15
    1782:	40 5d       	subi	r20, 0xD0	; 208
    1784:	4a 33       	cpi	r20, 0x3A	; 58
    1786:	18 f0       	brcs	.+6      	; 0x178e <__ultoa_invert+0x7c>
    1788:	49 5d       	subi	r20, 0xD9	; 217
    178a:	31 fd       	sbrc	r19, 1
    178c:	40 52       	subi	r20, 0x20	; 32
    178e:	41 93       	st	Z+, r20
    1790:	02 d0       	rcall	.+4      	; 0x1796 <__ultoa_invert+0x84>
    1792:	a9 f7       	brne	.-22     	; 0x177e <__ultoa_invert+0x6c>
    1794:	ea cf       	rjmp	.-44     	; 0x176a <__ultoa_invert+0x58>
    1796:	b4 e0       	ldi	r27, 0x04	; 4
    1798:	a6 95       	lsr	r26
    179a:	97 95       	ror	r25
    179c:	87 95       	ror	r24
    179e:	77 95       	ror	r23
    17a0:	67 95       	ror	r22
    17a2:	ba 95       	dec	r27
    17a4:	c9 f7       	brne	.-14     	; 0x1798 <__ultoa_invert+0x86>
    17a6:	00 97       	sbiw	r24, 0x00	; 0
    17a8:	61 05       	cpc	r22, r1
    17aa:	71 05       	cpc	r23, r1
    17ac:	08 95       	ret
    17ae:	9b 01       	movw	r18, r22
    17b0:	ac 01       	movw	r20, r24
    17b2:	0a 2e       	mov	r0, r26
    17b4:	06 94       	lsr	r0
    17b6:	57 95       	ror	r21
    17b8:	47 95       	ror	r20
    17ba:	37 95       	ror	r19
    17bc:	27 95       	ror	r18
    17be:	ba 95       	dec	r27
    17c0:	c9 f7       	brne	.-14     	; 0x17b4 <__ultoa_invert+0xa2>
    17c2:	62 0f       	add	r22, r18
    17c4:	73 1f       	adc	r23, r19
    17c6:	84 1f       	adc	r24, r20
    17c8:	95 1f       	adc	r25, r21
    17ca:	a0 1d       	adc	r26, r0
    17cc:	08 95       	ret

000017ce <_exit>:
    17ce:	f8 94       	cli

000017d0 <__stop_program>:
    17d0:	ff cf       	rjmp	.-2      	; 0x17d0 <__stop_program>
