\hypertarget{cpu_2simple_2base_8cc}{
\section{cpu/simple/base.cc}
\label{cpu_2simple_2base_8cc}\index{cpu/simple/base.cc@{cpu/simple/base.cc}}
}
{\ttfamily \#include \char`\"{}arch/kernel\_\-stats.hh\char`\"{}}\par
{\ttfamily \#include \char`\"{}arch/stacktrace.hh\char`\"{}}\par
{\ttfamily \#include \char`\"{}arch/tlb.hh\char`\"{}}\par
{\ttfamily \#include \char`\"{}arch/utility.hh\char`\"{}}\par
{\ttfamily \#include \char`\"{}arch/vtophys.hh\char`\"{}}\par
{\ttfamily \#include \char`\"{}base/loader/symtab.hh\char`\"{}}\par
{\ttfamily \#include \char`\"{}base/cp\_\-annotate.hh\char`\"{}}\par
{\ttfamily \#include \char`\"{}base/cprintf.hh\char`\"{}}\par
{\ttfamily \#include \char`\"{}base/inifile.hh\char`\"{}}\par
{\ttfamily \#include \char`\"{}base/misc.hh\char`\"{}}\par
{\ttfamily \#include \char`\"{}base/pollevent.hh\char`\"{}}\par
{\ttfamily \#include \char`\"{}base/trace.hh\char`\"{}}\par
{\ttfamily \#include \char`\"{}base/types.hh\char`\"{}}\par
{\ttfamily \#include \char`\"{}config/the\_\-isa.hh\char`\"{}}\par
{\ttfamily \#include \char`\"{}cpu/simple/base.hh\char`\"{}}\par
{\ttfamily \#include \char`\"{}cpu/base.hh\char`\"{}}\par
{\ttfamily \#include \char`\"{}cpu/checker/cpu.hh\char`\"{}}\par
{\ttfamily \#include \char`\"{}cpu/checker/thread\_\-context.hh\char`\"{}}\par
{\ttfamily \#include \char`\"{}cpu/exetrace.hh\char`\"{}}\par
{\ttfamily \#include \char`\"{}cpu/pred/bpred\_\-unit.hh\char`\"{}}\par
{\ttfamily \#include \char`\"{}cpu/profile.hh\char`\"{}}\par
{\ttfamily \#include \char`\"{}cpu/simple\_\-thread.hh\char`\"{}}\par
{\ttfamily \#include \char`\"{}cpu/smt.hh\char`\"{}}\par
{\ttfamily \#include \char`\"{}cpu/static\_\-inst.hh\char`\"{}}\par
{\ttfamily \#include \char`\"{}cpu/thread\_\-context.hh\char`\"{}}\par
{\ttfamily \#include \char`\"{}debug/Decode.hh\char`\"{}}\par
{\ttfamily \#include \char`\"{}debug/Fetch.hh\char`\"{}}\par
{\ttfamily \#include \char`\"{}debug/Quiesce.hh\char`\"{}}\par
{\ttfamily \#include \char`\"{}mem/mem\_\-object.hh\char`\"{}}\par
{\ttfamily \#include \char`\"{}mem/packet.hh\char`\"{}}\par
{\ttfamily \#include \char`\"{}mem/request.hh\char`\"{}}\par
{\ttfamily \#include \char`\"{}params/BaseSimpleCPU.hh\char`\"{}}\par
{\ttfamily \#include \char`\"{}sim/byteswap.hh\char`\"{}}\par
{\ttfamily \#include \char`\"{}sim/debug.hh\char`\"{}}\par
{\ttfamily \#include \char`\"{}sim/faults.hh\char`\"{}}\par
{\ttfamily \#include \char`\"{}sim/full\_\-system.hh\char`\"{}}\par
{\ttfamily \#include \char`\"{}sim/sim\_\-events.hh\char`\"{}}\par
{\ttfamily \#include \char`\"{}sim/sim\_\-object.hh\char`\"{}}\par
{\ttfamily \#include \char`\"{}sim/stats.hh\char`\"{}}\par
{\ttfamily \#include \char`\"{}sim/system.hh\char`\"{}}\par
\subsection*{関数}
\begin{DoxyCompactItemize}
\item 
void \hyperlink{cpu_2simple_2base_8cc_aaebae07f0ebacbf1a4b445bc46cf4bc7}{change\_\-thread\_\-state} (\hyperlink{base_2types_8hh_ab39b1a4f9dad884694c7a74ed69e6a6b}{ThreadID} tid, int activate, int priority)
\end{DoxyCompactItemize}


\subsection{関数}
\hypertarget{cpu_2simple_2base_8cc_aaebae07f0ebacbf1a4b445bc46cf4bc7}{
\index{cpu/simple/base.cc@{cpu/simple/base.cc}!change\_\-thread\_\-state@{change\_\-thread\_\-state}}
\index{change\_\-thread\_\-state@{change\_\-thread\_\-state}!cpu/simple/base.cc@{cpu/simple/base.cc}}
\subsubsection[{change\_\-thread\_\-state}]{\setlength{\rightskip}{0pt plus 5cm}void change\_\-thread\_\-state ({\bf ThreadID} {\em tid}, \/  int {\em activate}, \/  int {\em priority})}}
\label{cpu_2simple_2base_8cc_aaebae07f0ebacbf1a4b445bc46cf4bc7}
Changes the status and priority of the thread with the given number. 
\begin{DoxyParams}{引数}
\item[{\em tid}]The thread to change. \item[{\em activate}]The new active status. \item[{\em priority}]The new priority. \end{DoxyParams}



\begin{DoxyCode}
346 {
347 }
\end{DoxyCode}
