

================================================================
== Vitis HLS Report for 'cyt_rdma_tx'
================================================================
* Date:           Sat Dec 30 12:25:00 2023

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        dummy_cyt_rdma_stack
* Solution:       sol1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  2.353 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_56_1  |        ?|        ?|         ?|          -|          -|     ?|        no|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 7
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 7 2 
2 --> 7 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 3 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.50>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%i_1_loc = alloca i64 1"   --->   Operation 8 'alloca' 'i_1_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%tmp_strb_V_loc = alloca i64 1"   --->   Operation 9 'alloca' 'tmp_strb_V_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specaxissidechannel_ln0 = specaxissidechannel void @_ssdm_op_SpecAXISSideChannel, i512 %send_data_V_data_V, i64 %send_data_V_keep_V, i64 %send_data_V_strb_V, i1 0, i1 %send_data_V_last_V, i1 0, i8 %send_data_V_dest_V, void @empty_4"   --->   Operation 10 'specaxissidechannel' 'specaxissidechannel_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specaxissidechannel_ln0 = specaxissidechannel void @_ssdm_op_SpecAXISSideChannel, i512 %tx_V_data_V, i64 %tx_V_keep_V, i64 %tx_V_strb_V, i1 0, i1 %tx_V_last_V, i1 0, i8 %tx_V_dest_V, void @empty_1"   --->   Operation 11 'specaxissidechannel' 'specaxissidechannel_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %tx_V_dest_V, i1 %tx_V_last_V, i64 %tx_V_strb_V, i64 %tx_V_keep_V, i512 %tx_V_data_V, void @empty_2, i32 1, i32 1, void @empty_8, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %send_data_V_dest_V, i1 %send_data_V_last_V, i64 %send_data_V_strb_V, i64 %send_data_V_keep_V, i512 %send_data_V_data_V, void @empty_2, i32 1, i32 1, void @empty_8, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %rdma_sq, void @empty_2, i32 1, i32 1, void @empty_8, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specpipeline_ln35 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 2, i32 0, i32 0, void @empty_6" [dummy_cyt_rdma_stack.cpp:35]   --->   Operation 15 'specpipeline' 'specpipeline_ln35' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%txFsmState_load = load i1 %txFsmState"   --->   Operation 16 'load' 'txFsmState_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%command_len_V_load = load i32 %command_len_V"   --->   Operation 17 'load' 'command_len_V_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%br_ln44 = br i1 %txFsmState_load, void %sw.bb, void %sw.bb1" [dummy_cyt_rdma_stack.cpp:44]   --->   Operation 18 'br' 'br_ln44' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%tmp_1 = nbreadreq i1 @_ssdm_op_NbReadReq.axis.i128P128A, i128 %rdma_sq, i32 1" [dummy_cyt_rdma_stack.cpp:46]   --->   Operation 19 'nbreadreq' 'tmp_1' <Predicate = (!txFsmState_load)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%br_ln46 = br i1 %tmp_1, void %if.end, void %if.then" [dummy_cyt_rdma_stack.cpp:46]   --->   Operation 20 'br' 'br_ln46' <Predicate = (!txFsmState_load)> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%rdma_sq_read = read i128 @_ssdm_op_Read.axis.volatile.i128P128A, i128 %rdma_sq" [dummy_cyt_rdma_stack.cpp:47]   --->   Operation 21 'read' 'rdma_sq_read' <Predicate = (!txFsmState_load & tmp_1)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%trunc_ln47 = trunc i128 %rdma_sq_read" [dummy_cyt_rdma_stack.cpp:47]   --->   Operation 22 'trunc' 'trunc_ln47' <Predicate = (!txFsmState_load & tmp_1)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%trunc_ln47_3 = partselect i16 @_ssdm_op_PartSelect.i16.i128.i32.i32, i128 %rdma_sq_read, i32 104, i32 119" [dummy_cyt_rdma_stack.cpp:47]   --->   Operation 23 'partselect' 'trunc_ln47_3' <Predicate = (!txFsmState_load & tmp_1)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%trunc_ln47_4 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %rdma_sq_read, i32 120, i32 127" [dummy_cyt_rdma_stack.cpp:47]   --->   Operation 24 'partselect' 'trunc_ln47_4' <Predicate = (!txFsmState_load & tmp_1)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%tmp_3 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %rdma_sq_read, i32 64, i32 95" [dummy_cyt_rdma_stack.cpp:47]   --->   Operation 25 'partselect' 'tmp_3' <Predicate = (!txFsmState_load & tmp_1)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%tmp_4 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %rdma_sq_read, i32 96, i32 103" [dummy_cyt_rdma_stack.cpp:47]   --->   Operation 26 'partselect' 'tmp_4' <Predicate = (!txFsmState_load & tmp_1)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.38ns)   --->   "%store_ln47 = store i64 %trunc_ln47, i64 %command_vaddr_V" [dummy_cyt_rdma_stack.cpp:47]   --->   Operation 27 'store' 'store_ln47' <Predicate = (!txFsmState_load & tmp_1)> <Delay = 0.38>
ST_1 : Operation 28 [1/1] (0.38ns)   --->   "%store_ln47 = store i32 %tmp_3, i32 %command_len_V" [dummy_cyt_rdma_stack.cpp:47]   --->   Operation 28 'store' 'store_ln47' <Predicate = (!txFsmState_load & tmp_1)> <Delay = 0.38>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%store_ln47 = store i8 %tmp_4, i8 %command_host_V" [dummy_cyt_rdma_stack.cpp:47]   --->   Operation 29 'store' 'store_ln47' <Predicate = (!txFsmState_load & tmp_1)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%store_ln47 = store i16 %trunc_ln47_3, i16 %command_qpn_V" [dummy_cyt_rdma_stack.cpp:47]   --->   Operation 30 'store' 'store_ln47' <Predicate = (!txFsmState_load & tmp_1)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%store_ln47 = store i8 %trunc_ln47_4, i8 %command_opcode_V" [dummy_cyt_rdma_stack.cpp:47]   --->   Operation 31 'store' 'store_ln47' <Predicate = (!txFsmState_load & tmp_1)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.38ns)   --->   "%store_ln0 = store i1 1, i1 %txFsmState"   --->   Operation 32 'store' 'store_ln0' <Predicate = (!txFsmState_load & tmp_1)> <Delay = 0.38>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%br_ln50 = br void %if.end" [dummy_cyt_rdma_stack.cpp:50]   --->   Operation 33 'br' 'br_ln50' <Predicate = (!txFsmState_load & tmp_1)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%br_ln51 = br void %sw.epilog" [dummy_cyt_rdma_stack.cpp:51]   --->   Operation 34 'br' 'br_ln51' <Predicate = (!txFsmState_load)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%tmp = nbreadreq i1 @_ssdm_op_NbReadReq.axis.i512P0A.i64P0A.i64P0A.i1P0A.i8P0A, i512 %send_data_V_data_V, i64 %send_data_V_keep_V, i64 %send_data_V_strb_V, i1 %send_data_V_last_V, i8 %send_data_V_dest_V, i32 1"   --->   Operation 35 'nbreadreq' 'tmp' <Predicate = (txFsmState_load)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%br_ln53 = br i1 %tmp, void %if.end23, void %land.lhs.true" [dummy_cyt_rdma_stack.cpp:53]   --->   Operation 36 'br' 'br_ln53' <Predicate = (txFsmState_load)> <Delay = 0.00>
ST_1 : Operation 37 [2/2] (0.00ns)   --->   "%tmp_2 = nbwritereq i1 @_ssdm_op_NbWriteReq.axis.i512P0A.i64P0A.i64P0A.i1P0A.i8P0A, i512 %tx_V_data_V, i64 %tx_V_keep_V, i64 %tx_V_strb_V, i1 %tx_V_last_V, i8 %tx_V_dest_V, i32 1"   --->   Operation 37 'nbwritereq' 'tmp_2' <Predicate = (txFsmState_load & tmp)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 2 <SV = 1> <Delay = 0.38>
ST_2 : Operation 38 [1/2] (0.00ns)   --->   "%tmp_2 = nbwritereq i1 @_ssdm_op_NbWriteReq.axis.i512P0A.i64P0A.i64P0A.i1P0A.i8P0A, i512 %tx_V_data_V, i64 %tx_V_keep_V, i64 %tx_V_strb_V, i1 %tx_V_last_V, i8 %tx_V_dest_V, i32 1"   --->   Operation 38 'nbwritereq' 'tmp_2' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%br_ln53 = br i1 %tmp_2, void %if.end23, void %VITIS_LOOP_56_1" [dummy_cyt_rdma_stack.cpp:53]   --->   Operation 39 'br' 'br_ln53' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%tmp_strb_V = alloca i32 1"   --->   Operation 40 'alloca' 'tmp_strb_V' <Predicate = (tmp_2)> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%empty = alloca i32 1"   --->   Operation 41 'alloca' 'empty' <Predicate = (tmp_2)> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%empty_23 = alloca i32 1"   --->   Operation 42 'alloca' 'empty_23' <Predicate = (tmp_2)> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%command_qpn_V_load = load i16 %command_qpn_V"   --->   Operation 43 'load' 'command_qpn_V_load' <Predicate = (tmp_2)> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%tx_word_dest_V = trunc i16 %command_qpn_V_load"   --->   Operation 44 'trunc' 'tx_word_dest_V' <Predicate = (tmp_2)> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%command_host_V_load = load i8 %command_host_V"   --->   Operation 45 'load' 'command_host_V_load' <Predicate = (tmp_2)> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%command_opcode_V_load = load i8 %command_opcode_V"   --->   Operation 46 'load' 'command_opcode_V_load' <Predicate = (tmp_2)> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%command_vaddr_V_load = load i64 %command_vaddr_V"   --->   Operation 47 'load' 'command_vaddr_V_load' <Predicate = (tmp_2)> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.38ns)   --->   "%store_ln56 = store i32 %command_len_V_load, i32 %empty_23" [dummy_cyt_rdma_stack.cpp:56]   --->   Operation 48 'store' 'store_ln56' <Predicate = (tmp_2)> <Delay = 0.38>
ST_2 : Operation 49 [1/1] (0.38ns)   --->   "%store_ln56 = store i64 %command_vaddr_V_load, i64 %empty" [dummy_cyt_rdma_stack.cpp:56]   --->   Operation 49 'store' 'store_ln56' <Predicate = (tmp_2)> <Delay = 0.38>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%br_ln56 = br void %VITIS_LOOP_65_2" [dummy_cyt_rdma_stack.cpp:56]   --->   Operation 50 'br' 'br_ln56' <Predicate = (tmp_2)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%tx_word_strb_V = load i64 %tmp_strb_V"   --->   Operation 51 'load' 'tx_word_strb_V' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%p_load5 = load i64 %empty"   --->   Operation 52 'load' 'p_load5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%p_load = load i32 %empty_23" [dummy_cyt_rdma_stack.cpp:73]   --->   Operation 53 'load' 'p_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%p_Result_s = bitconcatenate i128 @_ssdm_op_BitConcatenate.i128.i8.i16.i8.i32.i64, i8 %command_opcode_V_load, i16 %command_qpn_V_load, i8 %command_host_V_load, i32 %p_load, i64 %p_load5"   --->   Operation 54 'bitconcatenate' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%zext_ln186 = zext i128 %p_Result_s"   --->   Operation 55 'zext' 'zext_ln186' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 56 [2/2] (0.00ns)   --->   "%write_ln258 = write void @_ssdm_op_Write.axis.volatile.i512P0A.i64P0A.i64P0A.i1P0A.i8P0A, i512 %tx_V_data_V, i64 %tx_V_keep_V, i64 %tx_V_strb_V, i1 %tx_V_last_V, i8 %tx_V_dest_V, i512 %zext_ln186, i64 18446744073709551615, i64 %tx_word_strb_V, i1 0, i8 %tx_word_dest_V"   --->   Operation 56 'write' 'write_ln258' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 57 [1/2] (0.00ns)   --->   "%write_ln258 = write void @_ssdm_op_Write.axis.volatile.i512P0A.i64P0A.i64P0A.i1P0A.i8P0A, i512 %tx_V_data_V, i64 %tx_V_keep_V, i64 %tx_V_strb_V, i1 %tx_V_last_V, i8 %tx_V_dest_V, i512 %zext_ln186, i64 18446744073709551615, i64 %tx_word_strb_V, i1 0, i8 %tx_word_dest_V"   --->   Operation 57 'write' 'write_ln258' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_4 : Operation 58 [1/1] (0.00ns)   --->   "%empty_24 = wait i32 @_ssdm_op_Wait"   --->   Operation 58 'wait' 'empty_24' <Predicate = true> <Delay = 0.00>

State 5 <SV = 4> <Delay = 0.63>
ST_5 : Operation 59 [2/2] (0.63ns)   --->   "%call_ln0 = call void @cyt_rdma_tx_Pipeline_VITIS_LOOP_65_2, i512 %send_data_V_data_V, i64 %send_data_V_keep_V, i64 %send_data_V_strb_V, i1 %send_data_V_last_V, i8 %send_data_V_dest_V, i8 %tx_word_dest_V, i512 %tx_V_data_V, i64 %tx_V_keep_V, i64 %tx_V_strb_V, i1 %tx_V_last_V, i8 %tx_V_dest_V, i64 %tmp_strb_V_loc, i32 %i_1_loc"   --->   Operation 59 'call' 'call_ln0' <Predicate = true> <Delay = 0.63> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 2.11>
ST_6 : Operation 60 [1/2] (2.11ns)   --->   "%call_ln0 = call void @cyt_rdma_tx_Pipeline_VITIS_LOOP_65_2, i512 %send_data_V_data_V, i64 %send_data_V_keep_V, i64 %send_data_V_strb_V, i1 %send_data_V_last_V, i8 %send_data_V_dest_V, i8 %tx_word_dest_V, i512 %tx_V_data_V, i64 %tx_V_keep_V, i64 %tx_V_strb_V, i1 %tx_V_last_V, i8 %tx_V_dest_V, i64 %tmp_strb_V_loc, i32 %i_1_loc"   --->   Operation 60 'call' 'call_ln0' <Predicate = true> <Delay = 2.11> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 2.35>
ST_7 : Operation 61 [1/1] (0.00ns)   --->   "%specloopname_ln41 = specloopname void @_ssdm_op_SpecLoopName, void @empty_12" [dummy_cyt_rdma_stack.cpp:41]   --->   Operation 61 'specloopname' 'specloopname_ln41' <Predicate = (txFsmState_load & tmp & tmp_2)> <Delay = 0.00>
ST_7 : Operation 62 [1/1] (0.00ns)   --->   "%tmp_strb_V_loc_load = load i64 %tmp_strb_V_loc"   --->   Operation 62 'load' 'tmp_strb_V_loc_load' <Predicate = (txFsmState_load & tmp & tmp_2)> <Delay = 0.00>
ST_7 : Operation 63 [1/1] (0.00ns)   --->   "%i_1_loc_load = load i32 %i_1_loc"   --->   Operation 63 'load' 'i_1_loc_load' <Predicate = (txFsmState_load & tmp & tmp_2)> <Delay = 0.00>
ST_7 : Operation 64 [1/1] (0.85ns)   --->   "%icmp_ln1027 = icmp_ult  i32 %p_load, i32 %i_1_loc_load"   --->   Operation 64 'icmp' 'icmp_ln1027' <Predicate = (txFsmState_load & tmp & tmp_2)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 65 [1/1] (0.88ns)   --->   "%sub_ln73 = sub i32 %p_load, i32 %i_1_loc_load" [dummy_cyt_rdma_stack.cpp:73]   --->   Operation 65 'sub' 'sub_ln73' <Predicate = (txFsmState_load & tmp & tmp_2)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 66 [1/1] (0.22ns)   --->   "%select_ln73 = select i1 %icmp_ln1027, i32 0, i32 %sub_ln73" [dummy_cyt_rdma_stack.cpp:73]   --->   Operation 66 'select' 'select_ln73' <Predicate = (txFsmState_load & tmp & tmp_2)> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 67 [1/1] (0.00ns)   --->   "%zext_ln840 = zext i32 %i_1_loc_load"   --->   Operation 67 'zext' 'zext_ln840' <Predicate = (txFsmState_load & tmp & tmp_2)> <Delay = 0.00>
ST_7 : Operation 68 [1/1] (1.14ns)   --->   "%add_ln840 = add i64 %zext_ln840, i64 %p_load5"   --->   Operation 68 'add' 'add_ln840' <Predicate = (txFsmState_load & tmp & tmp_2)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 69 [1/1] (0.85ns)   --->   "%icmp_ln1035 = icmp_eq  i32 %select_ln73, i32 0"   --->   Operation 69 'icmp' 'icmp_ln1035' <Predicate = (txFsmState_load & tmp & tmp_2)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 70 [1/1] (0.00ns)   --->   "%br_ln76 = br i1 %icmp_ln1035, void %VITIS_LOOP_65_2.VITIS_LOOP_65_2_crit_edge, void %do.end" [dummy_cyt_rdma_stack.cpp:76]   --->   Operation 70 'br' 'br_ln76' <Predicate = (txFsmState_load & tmp & tmp_2)> <Delay = 0.00>
ST_7 : Operation 71 [1/1] (0.38ns)   --->   "%store_ln76 = store i32 %select_ln73, i32 %empty_23" [dummy_cyt_rdma_stack.cpp:76]   --->   Operation 71 'store' 'store_ln76' <Predicate = (txFsmState_load & tmp & tmp_2 & !icmp_ln1035)> <Delay = 0.38>
ST_7 : Operation 72 [1/1] (0.38ns)   --->   "%store_ln76 = store i64 %add_ln840, i64 %empty" [dummy_cyt_rdma_stack.cpp:76]   --->   Operation 72 'store' 'store_ln76' <Predicate = (txFsmState_load & tmp & tmp_2 & !icmp_ln1035)> <Delay = 0.38>
ST_7 : Operation 73 [1/1] (0.00ns)   --->   "%store_ln76 = store i64 %tmp_strb_V_loc_load, i64 %tmp_strb_V" [dummy_cyt_rdma_stack.cpp:76]   --->   Operation 73 'store' 'store_ln76' <Predicate = (txFsmState_load & tmp & tmp_2 & !icmp_ln1035)> <Delay = 0.00>
ST_7 : Operation 74 [1/1] (0.00ns)   --->   "%br_ln76 = br void %VITIS_LOOP_65_2" [dummy_cyt_rdma_stack.cpp:76]   --->   Operation 74 'br' 'br_ln76' <Predicate = (txFsmState_load & tmp & tmp_2 & !icmp_ln1035)> <Delay = 0.00>
ST_7 : Operation 75 [1/1] (0.38ns)   --->   "%store_ln186 = store i64 %add_ln840, i64 %command_vaddr_V"   --->   Operation 75 'store' 'store_ln186' <Predicate = (txFsmState_load & tmp & tmp_2 & icmp_ln1035)> <Delay = 0.38>
ST_7 : Operation 76 [1/1] (0.38ns)   --->   "%store_ln186 = store i32 0, i32 %command_len_V"   --->   Operation 76 'store' 'store_ln186' <Predicate = (txFsmState_load & tmp & tmp_2 & icmp_ln1035)> <Delay = 0.38>
ST_7 : Operation 77 [1/1] (0.38ns)   --->   "%store_ln0 = store i1 0, i1 %txFsmState"   --->   Operation 77 'store' 'store_ln0' <Predicate = (txFsmState_load & tmp & tmp_2 & icmp_ln1035)> <Delay = 0.38>
ST_7 : Operation 78 [1/1] (0.00ns)   --->   "%br_ln79 = br void %if.end23" [dummy_cyt_rdma_stack.cpp:79]   --->   Operation 78 'br' 'br_ln79' <Predicate = (txFsmState_load & tmp & tmp_2 & icmp_ln1035)> <Delay = 0.00>
ST_7 : Operation 79 [1/1] (0.00ns)   --->   "%br_ln80 = br void %sw.epilog" [dummy_cyt_rdma_stack.cpp:80]   --->   Operation 79 'br' 'br_ln80' <Predicate = (txFsmState_load & icmp_ln1035) | (txFsmState_load & !tmp_2) | (txFsmState_load & !tmp)> <Delay = 0.00>
ST_7 : Operation 80 [1/1] (0.00ns)   --->   "%ret_ln82 = ret" [dummy_cyt_rdma_stack.cpp:82]   --->   Operation 80 'ret' 'ret_ln82' <Predicate = (icmp_ln1035) | (!tmp_2) | (!tmp) | (!txFsmState_load)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 4ns, clock uncertainty: 1.08ns.

 <State 1>: 0.509ns
The critical path consists of the following:
	axis read operation ('rdma_sq_read', dummy_cyt_rdma_stack.cpp:47) on port 'rdma_sq' (dummy_cyt_rdma_stack.cpp:47) [33]  (0 ns)
	'store' operation ('store_ln47', dummy_cyt_rdma_stack.cpp:47) of variable 'trunc_ln47', dummy_cyt_rdma_stack.cpp:47 on static variable 'command_vaddr_V' [39]  (0.387 ns)
	blocking operation 0.122 ns on control path)

 <State 2>: 0.387ns
The critical path consists of the following:
	'alloca' operation ('empty_23') [57]  (0 ns)
	'store' operation ('store_ln56', dummy_cyt_rdma_stack.cpp:56) of variable 'command_len_V_load' on local variable 'empty_23' [63]  (0.387 ns)

 <State 3>: 0ns
The critical path consists of the following:

 <State 4>: 0ns
The critical path consists of the following:

 <State 5>: 0.631ns
The critical path consists of the following:
	'call' operation ('call_ln0') to 'cyt_rdma_tx_Pipeline_VITIS_LOOP_65_2' [75]  (0.631 ns)

 <State 6>: 2.11ns
The critical path consists of the following:
	'call' operation ('call_ln0') to 'cyt_rdma_tx_Pipeline_VITIS_LOOP_65_2' [75]  (2.11 ns)

 <State 7>: 2.35ns
The critical path consists of the following:
	'load' operation ('i_1_loc_load') on local variable 'i_1_loc' [77]  (0 ns)
	'sub' operation ('sub_ln73', dummy_cyt_rdma_stack.cpp:73) [79]  (0.88 ns)
	'select' operation ('select_ln73', dummy_cyt_rdma_stack.cpp:73) [80]  (0.227 ns)
	'icmp' operation ('icmp_ln1035') [83]  (0.859 ns)
	blocking operation 0.387 ns on control path)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
