set_min_delay 30 -from [get_ports clk1] -rise_to pin2 -fall_to core_clock -probe -reset_path
