LISTING FOR LOGIC DESCRIPTION FILE: RC_GAL_MEM.pld                   Page 1

CUPL(WM): Universal Compiler for Programmable Logic
Version 5.0a Serial# 60008009
Copyright (c) 1983, 1998 Logical Devices, Inc.
Created Sat Feb 25 15:26:27 2017

  1:Name     RC_GAL_MEM ;
  2:PartNo   01 ;
  3:Date     1/21/2017 ;
  4:Revision 01 ;
  5:Designer Alex ;
  6:Company  AB0TJ ;
  7:Assembly None ;
  8:Location  ;
  9:Device   g22v10;
 10:
 11:/* *************** INPUT PINS *********************/ 
 12:PIN 1 = BNKSEL                  ; /* Write to bank select port    */
 13:PIN [2..5] = [D0..D3]           ; /* Mem config bits                      */
 14:PIN 6  =  A14                           ; /* A14 line                        */ 
 15:PIN 7  =  A15                           ; /* A15 line                             */
 16:PIN 8  = !MEM                           ; /* IO/M line                       */ 
 17:PIN 9   = !RD                           ; /* Read signal from CPU                 */
 18:PIN 10 = !WR                            ; /* Write signal from CPU                */
 19:PIN 11 = RESET                  ; /* System is resetting                  */
 20:
 21:/* *************** OUTPUT PINS *********************/
 22:PIN 23  = !RAM_CS                 ; /* RAM chip select                 */  
 23:PIN 22  = !ROM_CS                 ; /* ROM chip select                 */
 24:PIN 21  = MEM_A14                       ; /* A14 to memory chips                  */ 
 25:PIN 20  = MEM_A15                 ; /* A15 to memory chips             */ 
 26:PIN 19  = MEM_A16                 ; /* A16 to memory chips             */
 27:PIN 18  = !BRD                  ; /* Buffered Read signal                */
 28:PIN 17  = !BWR                  ; /* Buffered Write signal                */
 29:PIN 16  = CFG0                  ; /* Latched D0 value             */
 30:PIN 15  = CFG1                  ; /* Latched D1 value             */
 31:PIN 14  = CFG2                  ; /* Latched D2 value             */
 32:
 33:/* *** LOGIC EQUATIONS *** */
 34:CFG0.D = D0;
 35:CFG0.AR = RESET;
 36:CFG1.D = D1;
 37:CFG1.AR = RESET;
 38:CFG2.D = D2;
 39:CFG2.AR = RESET;
 40:CFG3.D = D3;
 41:CFG3.AR = RESET;
 42:RAM_CS  = MEM & (A15 # CFG2);
 43:MEM_A14 = A14;
 44:MEM_A15 = !A15 & CFG0;
 45:MEM_A16 = !A15 & CFG1;
 46:ROM_CS = MEM & !A15 & !CFG2;
 47:BRD = RD & !RESET;
 48:BWR = WR & !RESET;
 49:

[0016cb] Please note: no expression assigned to:  CFG0.sp
[0016cb] Please note: no expression assigned to:  CFG1.sp
[0016cb] Please note: no expression assigned to:  CFG2.sp


Jedec Fuse Checksum       (7ac0)
Jedec Transmit Checksum   (9bd3)
