Project Information      d:\dor and dan\everything 6\everything\everything.rpt

MAX+plus II Compiler Report File
Version 10.1 06/12/2001
Compiled: 02/22/2018 09:30:49

Copyright (C) 1988-2001 Altera Corporation
Any megafunction design, and related net list (encrypted or decrypted),
support information, device programming or simulation file, and any other
associated documentation or information provided by Altera or a partner
under Altera's Megafunction Partnership Program may be used only to
program PLD devices (but not masked PLD devices) from Altera.  Any other
use of such megafunction design, net list, support information, device
programming or simulation file, or any other related documentation or
information is prohibited for any other purpose, including, but not
limited to modification, reverse engineering, de-compiling, or use with
any other silicon devices, unless such use is explicitly licensed under
a separate agreement with Altera or a megafunction partner.  Title to
the intellectual property, including patents, copyrights, trademarks,
trade secrets, or maskworks, embodied in any such megafunction design,
net list, support information, device programming or simulation file, or
any other related documentation or information provided by Altera or a
megafunction partner, remains with Altera, the megafunction partner, or
their respective licensors.  No other licenses, including any licenses
needed under any third party's intellectual property, are provided herein.



***** Project compilation was successful




** DEVICE SUMMARY **

Chip/                     Input Output Bidir  Memory  Memory  			 LCs
POF       Device          Pins  Pins   Pins   Bits % Utilized  LCs  % Utilized

everything
      EPF10K70RC240-4      2      7      0    0         0  %    253      6  %

User Pins:                 2      7      0  



Project Information      d:\dor and dan\everything 6\everything\everything.rpt

** PROJECT COMPILATION MESSAGES **

Warning: Node 'DEC_7SEG1' has assignments but doesn't exist or is a primitive array -- edit the project's ACF to fix the problem
Warning: Node 'rst' has assignments but doesn't exist or is a primitive array -- edit the project's ACF to fix the problem
Warning: Node 'segh0' has assignments but doesn't exist or is a primitive array -- edit the project's ACF to fix the problem
Warning: Node 'segh1' has assignments but doesn't exist or is a primitive array -- edit the project's ACF to fix the problem
Warning: Node 'segh2' has assignments but doesn't exist or is a primitive array -- edit the project's ACF to fix the problem
Warning: Node 'segh3' has assignments but doesn't exist or is a primitive array -- edit the project's ACF to fix the problem
Warning: Node 'segh4' has assignments but doesn't exist or is a primitive array -- edit the project's ACF to fix the problem
Warning: Node 'segh5' has assignments but doesn't exist or is a primitive array -- edit the project's ACF to fix the problem
Warning: Node 'segh6' has assignments but doesn't exist or is a primitive array -- edit the project's ACF to fix the problem
Warning: Node 'segh7' has assignments but doesn't exist or is a primitive array -- edit the project's ACF to fix the problem
Warning: Node 'segl0' has assignments but doesn't exist or is a primitive array -- edit the project's ACF to fix the problem
Warning: Node 'segl1' has assignments but doesn't exist or is a primitive array -- edit the project's ACF to fix the problem
Warning: Node 'segl2' has assignments but doesn't exist or is a primitive array -- edit the project's ACF to fix the problem
Warning: Node 'segl3' has assignments but doesn't exist or is a primitive array -- edit the project's ACF to fix the problem
Warning: Node 'segl4' has assignments but doesn't exist or is a primitive array -- edit the project's ACF to fix the problem
Warning: Node 'segl5' has assignments but doesn't exist or is a primitive array -- edit the project's ACF to fix the problem
Warning: Node 'segl6' has assignments but doesn't exist or is a primitive array -- edit the project's ACF to fix the problem
Warning: Node 'segl7' has assignments but doesn't exist or is a primitive array -- edit the project's ACF to fix the problem


Project Information      d:\dor and dan\everything 6\everything\everything.rpt

** PIN/LOCATION/CHIP ASSIGNMENTS **

                  Actual                  
    User       Assignments                
Assignments   (if different)     Node Name

everything@74                     arm
everything@72                     claw
everything@91                     clk
everything@66                     data_pc
everything       ---------        DEC_7SEG1
everything@50                     motor1
everything@51                     motor2
everything@55                     motor3
everything@56                     motor4
everything@28    ---------        rst
everything@6     ---------        segh0
everything@7     ---------        segh1
everything@8     ---------        segh2
everything@9     ---------        segh3
everything@11    ---------        segh4
everything@12    ---------        segh5
everything@13    ---------        segh6
everything@14    ---------        segh7
everything@17    ---------        segl0
everything@18    ---------        segl1
everything@19    ---------        segl2
everything@20    ---------        segl3
everything@21    ---------        segl4
everything@23    ---------        segl5
everything@24    ---------        segl6
everything@25    ---------        segl7
everything@63                     servo


Project Information      d:\dor and dan\everything 6\everything\everything.rpt

** FILE HIERARCHY **



|fdiv1:42|
|fdiv1:42|lpm_add_sub:109|
|fdiv1:42|lpm_add_sub:109|addcore:adder|
|fdiv1:42|lpm_add_sub:109|altshift:result_ext_latency_ffs|
|fdiv1:42|lpm_add_sub:109|altshift:carry_ext_latency_ffs|
|fdiv1:42|lpm_add_sub:109|altshift:oflow_ext_latency_ffs|
|dc_pwm1:80|
|dc_pwm1:80|lpm_add_sub:143|
|dc_pwm1:80|lpm_add_sub:143|addcore:adder|
|dc_pwm1:80|lpm_add_sub:143|altshift:result_ext_latency_ffs|
|dc_pwm1:80|lpm_add_sub:143|altshift:carry_ext_latency_ffs|
|dc_pwm1:80|lpm_add_sub:143|altshift:oflow_ext_latency_ffs|
|dc_pwm1:57|
|dc_pwm1:57|lpm_add_sub:143|
|dc_pwm1:57|lpm_add_sub:143|addcore:adder|
|dc_pwm1:57|lpm_add_sub:143|altshift:result_ext_latency_ffs|
|dc_pwm1:57|lpm_add_sub:143|altshift:carry_ext_latency_ffs|
|dc_pwm1:57|lpm_add_sub:143|altshift:oflow_ext_latency_ffs|
|rx2:71|
|rx2:71|lpm_add_sub:377|
|rx2:71|lpm_add_sub:377|addcore:adder|
|rx2:71|lpm_add_sub:377|altshift:result_ext_latency_ffs|
|rx2:71|lpm_add_sub:377|altshift:carry_ext_latency_ffs|
|rx2:71|lpm_add_sub:377|altshift:oflow_ext_latency_ffs|
|arm_convert:77|
|arm_convert:77|lpm_add_sub:219|
|arm_convert:77|lpm_add_sub:219|addcore:adder|
|arm_convert:77|lpm_add_sub:219|altshift:result_ext_latency_ffs|
|arm_convert:77|lpm_add_sub:219|altshift:carry_ext_latency_ffs|
|arm_convert:77|lpm_add_sub:219|altshift:oflow_ext_latency_ffs|
|motor_control2:79|
|claw_convert:81|
|claw_convert:81|lpm_add_sub:217|
|claw_convert:81|lpm_add_sub:217|addcore:adder|
|claw_convert:81|lpm_add_sub:217|altshift:result_ext_latency_ffs|
|claw_convert:81|lpm_add_sub:217|altshift:carry_ext_latency_ffs|
|claw_convert:81|lpm_add_sub:217|altshift:oflow_ext_latency_ffs|
|servo_convert1:82|
|servo_convert1:82|lpm_add_sub:219|
|servo_convert1:82|lpm_add_sub:219|addcore:adder|
|servo_convert1:82|lpm_add_sub:219|altshift:result_ext_latency_ffs|
|servo_convert1:82|lpm_add_sub:219|altshift:carry_ext_latency_ffs|
|servo_convert1:82|lpm_add_sub:219|altshift:oflow_ext_latency_ffs|
|info_mux2:88|


Device-Specific Information:d:\dor and dan\everything 6\everything\everything.rpt
everything

***** Logic for device 'everything' compiled without errors.




Device: EPF10K70RC240-4

FLEX 10K Configuration Scheme: Passive Serial

Device Options:
    User-Supplied Start-Up Clock               = OFF
    Auto-Restart Configuration on Frame Error  = OFF
    Release Clears Before Tri-States           = OFF
    Enable Chip_Wide Reset                     = OFF
    Enable Chip-Wide Output Enable             = OFF
    Enable INIT_DONE Output                    = OFF
    JTAG User Code                             = 7f

                                                                                                                                         
                                                                                                                                         
                R R R R R R R R   R R R R R R R   R R R R R R R   R R R       R R R R   R R R R R R R   R R R R R R R   R R R R R R R R  
                E E E E E E E E   E E E E E E E   E E E E E E E   E E E       E E E E   E E E E E E E   E E E E E E E   E E E E E E E E  
                S S S S S S S S G S S S S S S S V S S S S S S S G S S S G G G S S S S V S S S S S S S G S S S S S S S V S S S S S S S S  
                E E E E E E E E N E E E E E E E C E E E E E E E N E E E N N N E E E E C E E E E E E E N E E E E E E E C E E E E E E E E  
                R R R R R R R R D R R R R R R R C R R R R R R R D R R R D D D R R R R C R R R R R R R D R R R R R R R C R R R R R R R R  
                V V V V V V V V I V V V V V V V I V V V V V V V I V V V I I I V V V V I V V V V V V V I V V V V V V V I V V V V V V V V  
                E E E E E E E E N E E E E E E E N E E E E E E E N E E E N N N E E E E N E E E E E E E N E E E E E E E N E E E E E E E E  
                D D D D D D D D T D D D D D D D T D D D D D D D T D D D T T T D D D D T D D D D D D D T D D D D D D D T D D D D D D D D  
              --------------------------------------------------------------------------------------------------------------------------_ 
             / 240 238 236 234 232 230 228 226 224 222 220 218 216 214 212 210 208 206 204 202 200 198 196 194 192 190 188 186 184 182   |_ 
            /    239 237 235 233 231 229 227 225 223 221 219 217 215 213 211 209 207 205 203 201 199 197 195 193 191 189 187 185 183 181    | 
      #TCK |  1                                                                                                                         180 | ^DATA0 
^CONF_DONE |  2                                                                                                                         179 | ^DCLK 
     ^nCEO |  3                                                                                                                         178 | ^nCE 
      #TDO |  4                                                                                                                         177 | #TDI 
    VCCINT |  5                                                                                                                         176 | GNDINT 
  RESERVED |  6                                                                                                                         175 | RESERVED 
  RESERVED |  7                                                                                                                         174 | RESERVED 
  RESERVED |  8                                                                                                                         173 | RESERVED 
  RESERVED |  9                                                                                                                         172 | RESERVED 
    GNDINT | 10                                                                                                                         171 | RESERVED 
  RESERVED | 11                                                                                                                         170 | VCCINT 
  RESERVED | 12                                                                                                                         169 | RESERVED 
  RESERVED | 13                                                                                                                         168 | RESERVED 
  RESERVED | 14                                                                                                                         167 | RESERVED 
  RESERVED | 15                                                                                                                         166 | RESERVED 
    VCCINT | 16                                                                                                                         165 | GNDINT 
  RESERVED | 17                                                                                                                         164 | RESERVED 
  RESERVED | 18                                                                                                                         163 | RESERVED 
  RESERVED | 19                                                                                                                         162 | RESERVED 
  RESERVED | 20                                                                                                                         161 | RESERVED 
  RESERVED | 21                                                                                                                         160 | VCCINT 
    GNDINT | 22                                                                                                                         159 | RESERVED 
  RESERVED | 23                                                                                                                         158 | RESERVED 
  RESERVED | 24                                                                                                                         157 | RESERVED 
  RESERVED | 25                                                                                                                         156 | RESERVED 
  RESERVED | 26                                                                                                                         155 | GNDINT 
    VCCINT | 27                                                                                                                         154 | RESERVED 
  RESERVED | 28                                                                                                                         153 | RESERVED 
  RESERVED | 29                                                                                                                         152 | RESERVED 
  RESERVED | 30                                                                                                                         151 | RESERVED 
  RESERVED | 31                                                     EPF10K70RC240-4                                                     150 | VCCINT 
    GNDINT | 32                                                                                                                         149 | RESERVED 
  RESERVED | 33                                                                                                                         148 | RESERVED 
  RESERVED | 34                                                                                                                         147 | RESERVED 
  RESERVED | 35                                                                                                                         146 | RESERVED 
  RESERVED | 36                                                                                                                         145 | GNDINT 
    VCCINT | 37                                                                                                                         144 | RESERVED 
  RESERVED | 38                                                                                                                         143 | RESERVED 
  RESERVED | 39                                                                                                                         142 | RESERVED 
  RESERVED | 40                                                                                                                         141 | RESERVED 
  RESERVED | 41                                                                                                                         140 | VCCINT 
    GNDINT | 42                                                                                                                         139 | RESERVED 
  RESERVED | 43                                                                                                                         138 | RESERVED 
  RESERVED | 44                                                                                                                         137 | RESERVED 
  RESERVED | 45                                                                                                                         136 | RESERVED 
  RESERVED | 46                                                                                                                         135 | GNDINT 
    VCCINT | 47                                                                                                                         134 | RESERVED 
  RESERVED | 48                                                                                                                         133 | RESERVED 
  RESERVED | 49                                                                                                                         132 | RESERVED 
    motor1 | 50                                                                                                                         131 | RESERVED 
    motor2 | 51                                                                                                                         130 | VCCINT 
    GNDINT | 52                                                                                                                         129 | RESERVED 
  RESERVED | 53                                                                                                                         128 | RESERVED 
  RESERVED | 54                                                                                                                         127 | RESERVED 
    motor3 | 55                                                                                                                         126 | RESERVED 
    motor4 | 56                                                                                                                         125 | GNDINT 
    VCCINT | 57                                                                                                                         124 | ^MSEL0 
      #TMS | 58                                                                                                                         123 | ^MSEL1 
     #TRST | 59                                                                                                                         122 | VCCINT 
  ^nSTATUS | 60                                                                                                                         121 | ^nCONFIG 
           |      62  64  66  68  70  72  74  76  78  80  82  84  86  88  90  92  94  96  98 100 102 104 106 108 110 112 114 116 118 120  _| 
            \   61  63  65  67  69  71  73  75  77  79  81  83  85  87  89  91  93  95  97  99 101 103 105 107 109 111 113 115 117 119   | 
             \--------------------------------------------------------------------------------------------------------------------------- 
                R R s R R d R R G R R c R a R R V R R R R R R R G R R R V G c G G R R V R R R R R R R G R R R R R R R V R R R R R R R R  
                E E e E E a E E N E E l E r E E C E E E E E E E N E E E C N l N N E E C E E E E E E E N E E E E E E E C E E E E E E E E  
                S S r S S t S S D S S a S m S S C S S S S S S S D S S S C D k D D S S C S S S S S S S D S S S S S S S C S S S S S S S S  
                E E v E E a E E I E E w E   E E I E E E E E E E I E E E I I   I I E E I E E E E E E E I E E E E E E E I E E E E E E E E  
                R R o R R _ R R N R R   R   R R N R R R R R R R N R R R N N   N N R R N R R R R R R R N R R R R R R R N R R R R R R R R  
                V V   V V p V V T V V   V   V V T V V V V V V V T V V V T T   T T V V T V V V V V V V T V V V V V V V T V V V V V V V V  
                E E   E E c E E   E E   E   E E   E E E E E E E   E E E           E E   E E E E E E E   E E E E E E E   E E E E E E E E  
                D D   D D   D D   D D   D   D D   D D D D D D D   D D D           D D   D D D D D D D   D D D D D D D   D D D D D D D D  
                                                                                                                                         
                                                                                                                                         


N.C. = No Connect. This pin has no internal connection to the device.
VCCINT = Dedicated power pin, which MUST be connected to VCC (5.0 volts).
VCCIO = Dedicated power pin, which MUST be connected to VCC (5.0 volts).
GNDINT = Dedicated ground pin or unused dedicated input, which MUST be connected to GND.
GNDIO = Dedicated ground pin, which MUST be connected to GND.
RESERVED = Unused I/O pin, which MUST be left unconnected.

^ = Dedicated configuration pin.
+ = Reserved configuration pin, which is tri-stated during user mode.
* = Reserved configuration pin, which drives out in user mode.
PDn = Power Down pin. 
@ = Special-purpose pin. 
# = JTAG Boundary-Scan Testing/In-System Programming or Configuration Pin. The JTAG inputs TMS and TDI should be tied to VCC and TCK should be tied to GND when not in use.
& = JTAG pin used for I/O. When used as user I/O, JTAG pins must be kept stable before and during configuration.  JTAG pin stability prevents accidental loading of JTAG instructions.


Device-Specific Information:d:\dor and dan\everything 6\everything\everything.rpt
everything

** RESOURCE USAGE **

Logic                Column       Row                                   
Array                Interconnect Interconnect         Clears/     External  
Block   Logic Cells  Driven       Driven       Clocks  Presets   Interconnect
B29      8/ 8(100%)   0/ 8(  0%)   6/ 8( 75%)    1/2    0/2       5/26( 19%)   
B30      1/ 8( 12%)   0/ 8(  0%)   1/ 8( 12%)    0/2    0/2       2/26(  7%)   
B33      8/ 8(100%)   0/ 8(  0%)   4/ 8( 50%)    1/2    0/2      12/26( 46%)   
B35      8/ 8(100%)   0/ 8(  0%)   7/ 8( 87%)    1/2    0/2       4/26( 15%)   
B37      8/ 8(100%)   0/ 8(  0%)   6/ 8( 75%)    1/2    0/2       8/26( 30%)   
B38      8/ 8(100%)   4/ 8( 50%)   2/ 8( 25%)    1/2    0/2      12/26( 46%)   
B49      8/ 8(100%)   1/ 8( 12%)   0/ 8(  0%)    1/2    0/2      16/26( 61%)   
C27      8/ 8(100%)   0/ 8(  0%)   6/ 8( 75%)    1/2    0/2       4/26( 15%)   
C30      8/ 8(100%)   2/ 8( 25%)   3/ 8( 37%)    1/2    0/2       4/26( 15%)   
C31      8/ 8(100%)   0/ 8(  0%)   3/ 8( 37%)    1/2    0/2       7/26( 26%)   
C36      8/ 8(100%)   1/ 8( 12%)   3/ 8( 37%)    1/2    0/2       4/26( 15%)   
C41      8/ 8(100%)   1/ 8( 12%)   1/ 8( 12%)    1/2    0/2      17/26( 65%)   
C42      8/ 8(100%)   0/ 8(  0%)   6/ 8( 75%)    1/2    0/2       8/26( 30%)   
C43      8/ 8(100%)   1/ 8( 12%)   2/ 8( 25%)    0/2    0/2       9/26( 34%)   
C44      1/ 8( 12%)   0/ 8(  0%)   1/ 8( 12%)    1/2    0/2       3/26( 11%)   
E2       8/ 8(100%)   0/ 8(  0%)   7/ 8( 87%)    2/2    0/2       4/26( 15%)   
E12      3/ 8( 37%)   0/ 8(  0%)   1/ 8( 12%)    1/2    0/2       3/26( 11%)   
E18      8/ 8(100%)   2/ 8( 25%)   5/ 8( 62%)    2/2    0/2       2/26(  7%)   
E20      8/ 8(100%)   0/ 8(  0%)   3/ 8( 37%)    1/2    0/2       4/26( 15%)   
E21      8/ 8(100%)   1/ 8( 12%)   2/ 8( 25%)    1/2    0/2      13/26( 50%)   
E32      8/ 8(100%)   0/ 8(  0%)   5/ 8( 62%)    1/2    0/2       7/26( 26%)   
E33      8/ 8(100%)   0/ 8(  0%)   2/ 8( 25%)    0/2    0/2      11/26( 42%)   
E39      8/ 8(100%)   1/ 8( 12%)   3/ 8( 37%)    1/2    0/2       7/26( 26%)   
E42      8/ 8(100%)   0/ 8(  0%)   6/ 8( 75%)    1/2    0/2       7/26( 26%)   
E48      8/ 8(100%)   0/ 8(  0%)   5/ 8( 62%)    1/2    0/2      14/26( 53%)   
I27      8/ 8(100%)   2/ 8( 25%)   5/ 8( 62%)    1/2    1/2      11/26( 42%)   
I33      8/ 8(100%)   1/ 8( 12%)   6/ 8( 75%)    1/2    1/2       7/26( 26%)   
I34      8/ 8(100%)   2/ 8( 25%)   2/ 8( 25%)    1/2    1/2       9/26( 34%)   
I36      8/ 8(100%)   3/ 8( 37%)   1/ 8( 12%)    1/2    0/2      11/26( 42%)   
I40      8/ 8(100%)   2/ 8( 25%)   2/ 8( 25%)    1/2    1/2       9/26( 34%)   
I42      8/ 8(100%)   0/ 8(  0%)   6/ 8( 75%)    1/2    1/2       4/26( 15%)   
I43      8/ 8(100%)   3/ 8( 37%)   5/ 8( 62%)    2/2    1/2      12/26( 46%)   
I49      8/ 8(100%)   1/ 8( 12%)   2/ 8( 25%)    1/2    0/2      12/26( 46%)   
I50      8/ 8(100%)   0/ 8(  0%)   4/ 8( 50%)    1/2    1/2       9/26( 34%)   


Embedded             Column       Row                                   
Array     Embedded   Interconnect Interconnect         Read/      External  
Block     Cells      Driven       Driven       Clocks  Write    Interconnect


Total dedicated input pins used:                 1/6      ( 16%)
Total I/O pins used:                             8/183    (  4%)
Total logic cells used:                        253/3744   (  6%)
Total embedded cells used:                       0/72     (  0%)
Total EABs used:                                 0/9      (  0%)
Average fan-in:                                 3.45/4    ( 86%)
Total fan-in:                                 874/14976   (  5%)

Total input pins required:                       2
Total input I/O cell registers required:         0
Total output pins required:                      7
Total output I/O cell registers required:        0
Total buried I/O cell registers required:        0
Total bidirectional pins required:               0
Total reserved pins required                     0
Total logic cells required:                    253
Total flipflops required:                      108
Total packed registers required:                 0
Total logic cells in carry chains:               0
Total number of carry chains:                    0
Total logic cells in cascade chains:             0
Total number of cascade chains:                  0
Total single-pin Clock Enables required:         0
Total single-pin Output Enables required:        0

Synthesized logic cells:                        95/3744   (  2%)

Logic Cell and Embedded Cell Counts

Column:  01  02  03  04  05  06  07  08  09  10  11  12  13  14  15  16  17  18  19  20  21  22  23  24  25  26  EA  27  28  29  30  31  32  33  34  35  36  37  38  39  40  41  42  43  44  45  46  47  48  49  50  51  52  Total(LC/EC)
 A:      0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0      0/0  
 B:      0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   8   1   0   0   8   0   8   0   8   8   0   0   0   0   0   0   0   0   0   0   8   0   0   0     49/0  
 C:      0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   8   0   0   8   8   0   0   0   0   8   0   0   0   0   8   8   8   1   0   0   0   0   0   0   0   0     57/0  
 D:      0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0      0/0  
 E:      0   8   0   0   0   0   0   0   0   0   0   3   0   0   0   0   0   8   0   8   8   0   0   0   0   0   0   0   0   0   0   0   8   8   0   0   0   0   0   8   0   0   8   0   0   0   0   0   8   0   0   0   0     75/0  
 F:      0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0      0/0  
 G:      0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0      0/0  
 H:      0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0      0/0  
 I:      0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   8   0   0   0   0   0   8   8   0   8   0   0   0   8   0   8   8   0   0   0   0   0   8   8   0   0     72/0  

Total:   0   8   0   0   0   0   0   0   0   0   0   3   0   0   0   0   0   8   0   8   8   0   0   0   0   0   0  16   0   8   9   8   8  24   8   8  16   8   8   8   8   8  24  16   1   0   0   0   8  16   8   0   0    253/0  



Device-Specific Information:d:\dor and dan\everything 6\everything\everything.rpt
everything

** INPUTS **

                                                    Fan-In    Fan-Out
 Pin     LC     EC   Row  Col  Primitive    Code      INP  FBK  OUT  FBK  Name
  91      -     -    -    --      INPUT  G             0    0    0    0  clk
  66      -     -    -    47      INPUT                0    0    0   11  data_pc


Code:

s = Synthesized pin or logic cell
+ = Synchronous flipflop
/ = Slow slew-rate output
! = NOT gate push-back
r = Fitter-inserted logic cell
@ = Uses single-pin Clock Enable
& = Uses single-pin Output Enable
G = Global Source. Fan-out destinations counted here do not include destinations
that are driven using global routing resources. Refer to the Auto Global Signals,
Clock Signals, Clear Signals, Synchronous Load Signals, and Synchronous Clear Signals
Sections of this Report File for information on which signals' fan-outs are used as
Clock, Clear, Preset, Output Enable, and synchronous Load signals.


Device-Specific Information:d:\dor and dan\everything 6\everything\everything.rpt
everything

** OUTPUTS **

       Fed By Fed By                                Fan-In    Fan-Out
 Pin     LC     EC   Row  Col  Primitive    Code      INP  FBK  OUT  FBK  Name
  74      -     -    -    39     OUTPUT                0    1    0    0  arm
  72      -     -    -    42     OUTPUT                0    1    0    0  claw
  50      -     -    H    --     OUTPUT                0    1    0    0  motor1
  51      -     -    I    --     OUTPUT                0    1    0    0  motor2
  55      -     -    I    --     OUTPUT                0    1    0    0  motor3
  56      -     -    I    --     OUTPUT                0    1    0    0  motor4
  63      -     -    -    50     OUTPUT                0    1    0    0  servo


Code:

s = Synthesized pin or logic cell
+ = Synchronous flipflop
/ = Slow slew-rate output
! = NOT gate push-back
r = Fitter-inserted logic cell
@ = Uses single-pin Clock Enable
& = Uses single-pin Output Enable


Device-Specific Information:d:\dor and dan\everything 6\everything\everything.rpt
everything

** BURIED LOGIC **

                                                    Fan-In    Fan-Out
 IOC     LC     EC   Row  Col  Primitive    Code      INP  FBK  OUT  FBK  Name
   -      5     -    E    32       AND2                0    3    0    4  |ARM_CONVERT:77|LPM_ADD_SUB:219|addcore:adder|:95
   -      8     -    E    42       AND2                0    2    0    1  |ARM_CONVERT:77|LPM_ADD_SUB:219|addcore:adder|:99
   -      4     -    E    42       AND2                0    4    0    3  |ARM_CONVERT:77|LPM_ADD_SUB:219|addcore:adder|:107
   -      5     -    E    39       AND2                0    3    0    3  |ARM_CONVERT:77|LPM_ADD_SUB:219|addcore:adder|:115
   -      6     -    E    39       AND2                0    3    0    2  |ARM_CONVERT:77|LPM_ADD_SUB:219|addcore:adder|:123
   -      4     -    E    39       DFFE                0    5    1    0  |ARM_CONVERT:77|:5
   -      7     -    E    39       DFFE                0    4    0    2  |ARM_CONVERT:77|count11 (|ARM_CONVERT:77|:7)
   -      8     -    E    39       DFFE                0    3    0    3  |ARM_CONVERT:77|count10 (|ARM_CONVERT:77|:8)
   -      2     -    E    39       DFFE                0    4    0    3  |ARM_CONVERT:77|count9 (|ARM_CONVERT:77|:9)
   -      3     -    E    39       DFFE                0    3    0    6  |ARM_CONVERT:77|count8 (|ARM_CONVERT:77|:10)
   -      7     -    E    48       DFFE                0    4    0    4  |ARM_CONVERT:77|count7 (|ARM_CONVERT:77|:11)
   -      3     -    E    48       DFFE                0    3    0    8  |ARM_CONVERT:77|count6 (|ARM_CONVERT:77|:12)
   -      6     -    E    42       DFFE                0    4    0    4  |ARM_CONVERT:77|count5 (|ARM_CONVERT:77|:13)
   -      5     -    E    42       DFFE                0    4    0    6  |ARM_CONVERT:77|count4 (|ARM_CONVERT:77|:14)
   -      2     -    E    42       DFFE                0    3    0    9  |ARM_CONVERT:77|count3 (|ARM_CONVERT:77|:15)
   -      3     -    E    32       DFFE                0    4    0    5  |ARM_CONVERT:77|count2 (|ARM_CONVERT:77|:16)
   -      4     -    E    32       DFFE                0    3    0    6  |ARM_CONVERT:77|count1 (|ARM_CONVERT:77|:17)
   -      6     -    E    32       DFFE                0    2    0    5  |ARM_CONVERT:77|count0 (|ARM_CONVERT:77|:18)
   -      1     -    E    39        OR2                0    4    0   12  |ARM_CONVERT:77|:113
   -      4     -    E    33        OR2    s           0    4    0    1  |ARM_CONVERT:77|~123~1
   -      7     -    E    42        OR2    s           0    3    0    1  |ARM_CONVERT:77|~123~2
   -      3     -    E    42        OR2    s           0    3    0    1  |ARM_CONVERT:77|~123~3
   -      1     -    E    42       AND2    s           0    2    0    5  |ARM_CONVERT:77|~393~1
   -      1     -    E    32        OR2    s           0    4    0    1  |ARM_CONVERT:77|~393~2
   -      1     -    E    33       AND2    s           0    2    0    2  |ARM_CONVERT:77|~393~3
   -      3     -    E    33        OR2    s           0    4    0    1  |ARM_CONVERT:77|~393~4
   -      5     -    E    33       AND2    s           0    4    0    2  |ARM_CONVERT:77|~393~5
   -      6     -    E    33       AND2    s           0    3    0    1  |ARM_CONVERT:77|~393~6
   -      7     -    E    33        OR2    s           0    4    0    1  |ARM_CONVERT:77|~393~7
   -      7     -    E    32        OR2    s           0    4    0    1  |ARM_CONVERT:77|~393~8
   -      4     -    E    48        OR2    s           0    4    0    1  |ARM_CONVERT:77|~393~9
   -      8     -    E    32       AND2    s           0    3    0    1  |ARM_CONVERT:77|~393~10
   -      2     -    E    32        OR2    s           0    4    0    1  |ARM_CONVERT:77|~393~11
   -      2     -    E    48        OR2    s           0    3    0    1  |ARM_CONVERT:77|~393~12
   -      5     -    E    48        OR2    s           0    4    0    1  |ARM_CONVERT:77|~393~13
   -      8     -    E    48        OR2    s           0    4    0    1  |ARM_CONVERT:77|~393~14
   -      1     -    E    48        OR2    s           0    4    0    1  |ARM_CONVERT:77|~393~15
   -      8     -    E    33        OR2    s           0    4    0    1  |ARM_CONVERT:77|~393~16
   -      2     -    E    33        OR2    s           0    4    0    1  |ARM_CONVERT:77|~393~17
   -      4     -    C    42       AND2                0    3    0    3  |CLAW_CONVERT:81|LPM_ADD_SUB:217|addcore:adder|:95
   -      7     -    C    27       AND2                0    3    0    4  |CLAW_CONVERT:81|LPM_ADD_SUB:217|addcore:adder|:103
   -      8     -    C    27       AND2                0    2    0    1  |CLAW_CONVERT:81|LPM_ADD_SUB:217|addcore:adder|:107
   -      3     -    C    27       AND2                0    4    0    3  |CLAW_CONVERT:81|LPM_ADD_SUB:217|addcore:adder|:115
   -      5     -    C    31       AND2                0    3    0    2  |CLAW_CONVERT:81|LPM_ADD_SUB:217|addcore:adder|:123
   -      7     -    C    41       DFFE                0    5    1    0  |CLAW_CONVERT:81|:5
   -      6     -    C    31       DFFE                0    4    0    2  |CLAW_CONVERT:81|count11 (|CLAW_CONVERT:81|:7)
   -      8     -    C    31       DFFE                0    3    0    3  |CLAW_CONVERT:81|count10 (|CLAW_CONVERT:81|:8)
   -      7     -    C    31       DFFE                0    4    0    3  |CLAW_CONVERT:81|count9 (|CLAW_CONVERT:81|:9)
   -      3     -    C    43       AND2    s           0    2    0    3  |CLAW_CONVERT:81|count8~1 (|CLAW_CONVERT:81|~10~1)
   -      7     -    C    43       AND2    s           0    2    0    1  |CLAW_CONVERT:81|count8~2 (|CLAW_CONVERT:81|~10~2)
   -      8     -    C    41       AND2    s           0    3    0    1  |CLAW_CONVERT:81|count8~3 (|CLAW_CONVERT:81|~10~3)
   -      7     -    C    42       AND2    s           0    2    0    1  |CLAW_CONVERT:81|count8~4 (|CLAW_CONVERT:81|~10~4)
   -      4     -    C    41       AND2    s           0    4    0    1  |CLAW_CONVERT:81|count8~5 (|CLAW_CONVERT:81|~10~5)
   -      1     -    C    44       DFFE                0    3    0    4  |CLAW_CONVERT:81|count8 (|CLAW_CONVERT:81|:10)
   -      6     -    C    27       DFFE                0    4    0    3  |CLAW_CONVERT:81|count7 (|CLAW_CONVERT:81|:11)
   -      5     -    C    27       DFFE                0    4    0    6  |CLAW_CONVERT:81|count6 (|CLAW_CONVERT:81|:12)
   -      2     -    C    27       DFFE                0    3    0    9  |CLAW_CONVERT:81|count5 (|CLAW_CONVERT:81|:13)
   -      1     -    C    27       DFFE                0    4    0    8  |CLAW_CONVERT:81|count4 (|CLAW_CONVERT:81|:14)
   -      1     -    C    31       DFFE                0    3    0    7  |CLAW_CONVERT:81|count3 (|CLAW_CONVERT:81|:15)
   -      2     -    C    42       DFFE                0    4    0    5  |CLAW_CONVERT:81|count2 (|CLAW_CONVERT:81|:16)
   -      5     -    C    42       DFFE                0    3    0    6  |CLAW_CONVERT:81|count1 (|CLAW_CONVERT:81|:17)
   -      6     -    C    42       DFFE                0    2    0    4  |CLAW_CONVERT:81|count0 (|CLAW_CONVERT:81|:18)
   -      2     -    C    31        OR2                0    4    0   12  |CLAW_CONVERT:81|:111
   -      4     -    C    27        OR2    s           0    3    0    2  |CLAW_CONVERT:81|~121~1
   -      3     -    C    31        OR2    s           0    4    0    1  |CLAW_CONVERT:81|~121~2
   -      1     -    C    42        OR2    s           0    3    0    2  |CLAW_CONVERT:81|~390~1
   -      5     -    C    43        OR2    s           0    3    0    1  |CLAW_CONVERT:81|~390~2
   -      6     -    C    43        OR2    s           0    4    0    1  |CLAW_CONVERT:81|~390~3
   -      4     -    C    43        OR2    s           0    3    0    1  |CLAW_CONVERT:81|~390~4
   -      1     -    B    38        OR2    s           0    4    0    1  |CLAW_CONVERT:81|~390~5
   -      8     -    C    43        OR2    s           0    4    0    1  |CLAW_CONVERT:81|~390~6
   -      2     -    C    43       AND2    s   !       0    2    0    3  |CLAW_CONVERT:81|~390~7
   -      1     -    C    43        OR2    s           0    4    0    1  |CLAW_CONVERT:81|~390~8
   -      8     -    C    42        OR2    s           0    4    0    1  |CLAW_CONVERT:81|~390~9
   -      3     -    C    42        OR2    s           0    4    0    1  |CLAW_CONVERT:81|~390~10
   -      1     -    C    41        OR2    s           0    4    0    1  |CLAW_CONVERT:81|~390~11
   -      2     -    C    41        OR2    s           0    4    0    1  |CLAW_CONVERT:81|~390~12
   -      4     -    C    31       AND2    s           0    4    0    1  |CLAW_CONVERT:81|~390~13
   -      3     -    C    41        OR2    s           0    4    0    1  |CLAW_CONVERT:81|~390~14
   -      5     -    C    41        OR2    s           0    4    0    1  |CLAW_CONVERT:81|~390~15
   -      6     -    C    41        OR2    s           0    4    0    1  |CLAW_CONVERT:81|~390~16
   -      7     -    C    36       AND2                0    2    0    1  |DC_PWM1:57|LPM_ADD_SUB:143|addcore:adder|:75
   -      2     -    C    36       AND2                0    4    0    3  |DC_PWM1:57|LPM_ADD_SUB:143|addcore:adder|:83
   -      7     -    C    30       AND2                0    3    0    2  |DC_PWM1:57|LPM_ADD_SUB:143|addcore:adder|:91
   -      8     -    I    36       DFFE                0    5    0    2  |DC_PWM1:57|:3
   -      6     -    C    30       DFFE                0    4    0    2  |DC_PWM1:57|cnt7 (|DC_PWM1:57|:5)
   -      8     -    C    30       DFFE                0    3    0    3  |DC_PWM1:57|cnt6 (|DC_PWM1:57|:6)
   -      5     -    C    30       DFFE                0    4    0    3  |DC_PWM1:57|cnt5 (|DC_PWM1:57|:7)
   -      3     -    C    30       DFFE                0    3    0    5  |DC_PWM1:57|cnt4 (|DC_PWM1:57|:8)
   -      6     -    C    36       DFFE                0    4    0    3  |DC_PWM1:57|cnt3 (|DC_PWM1:57|:9)
   -      3     -    C    36       DFFE                0    4    0    3  |DC_PWM1:57|cnt2 (|DC_PWM1:57|:10)
   -      5     -    C    36       DFFE                0    3    0    4  |DC_PWM1:57|cnt1 (|DC_PWM1:57|:11)
   -      8     -    C    36       DFFE                0    2    0    5  |DC_PWM1:57|cnt0 (|DC_PWM1:57|:12)
   -      4     -    C    30        OR2                0    4    0    8  |DC_PWM1:57|:73
   -      2     -    C    30       AND2    s           0    2    0    2  |DC_PWM1:57|~75~1
   -      1     -    C    30        OR2    s           0    4    0    1  |DC_PWM1:57|~254~1
   -      4     -    C    36        OR2    s           0    4    0    1  |DC_PWM1:57|~254~2
   -      6     -    E    18       AND2                0    2    0    1  |DC_PWM1:80|LPM_ADD_SUB:143|addcore:adder|:75
   -      5     -    E    18       AND2                0    4    0    3  |DC_PWM1:80|LPM_ADD_SUB:143|addcore:adder|:83
   -      8     -    E    02       AND2                0    3    0    2  |DC_PWM1:80|LPM_ADD_SUB:143|addcore:adder|:91
   -      3     -    E    21       DFFE                0    5    0    2  |DC_PWM1:80|:3
   -      6     -    E    02       DFFE                0    4    0    2  |DC_PWM1:80|cnt7 (|DC_PWM1:80|:5)
   -      3     -    E    02       DFFE                0    3    0    3  |DC_PWM1:80|cnt6 (|DC_PWM1:80|:6)
   -      4     -    E    02       DFFE                0    4    0    3  |DC_PWM1:80|cnt5 (|DC_PWM1:80|:7)
   -      7     -    E    02       DFFE                0    3    0    5  |DC_PWM1:80|cnt4 (|DC_PWM1:80|:8)
   -      4     -    E    18       DFFE                0    4    0    3  |DC_PWM1:80|cnt3 (|DC_PWM1:80|:9)
   -      1     -    E    18       DFFE                0    4    0    3  |DC_PWM1:80|cnt2 (|DC_PWM1:80|:10)
   -      2     -    E    18       DFFE                0    3    0    4  |DC_PWM1:80|cnt1 (|DC_PWM1:80|:11)
   -      8     -    E    18       DFFE                0    2    0    5  |DC_PWM1:80|cnt0 (|DC_PWM1:80|:12)
   -      2     -    E    21        OR2                0    4    0    8  |DC_PWM1:80|:73
   -      4     -    E    21       AND2    s           0    2    0    2  |DC_PWM1:80|~75~1
   -      7     -    E    21        OR2    s           0    4    0    1  |DC_PWM1:80|~254~1
   -      8     -    E    21        OR2    s           0    4    0    1  |DC_PWM1:80|~254~2
   -      5     -    E    20       AND2                0    3    0    4  |FDIV1:42|LPM_ADD_SUB:109|addcore:adder|:79
   -      6     -    E    20       AND2                0    2    0    1  |FDIV1:42|LPM_ADD_SUB:109|addcore:adder|:83
   -      3     -    E    20       AND2                0    4    0    2  |FDIV1:42|LPM_ADD_SUB:109|addcore:adder|:91
   -      3     -    E    18       DFFE   +            0    1    0   98  |FDIV1:42|:2
   -      3     -    E    12       DFFE   +            0    3    0    1  |FDIV1:42|cnt7 (|FDIV1:42|:4)
   -      2     -    E    12       DFFE   +            0    2    0    2  |FDIV1:42|cnt6 (|FDIV1:42|:5)
   -      2     -    E    20       DFFE   +            0    3    0    2  |FDIV1:42|cnt5 (|FDIV1:42|:6)
   -      8     -    E    20       DFFE   +            0    3    0    3  |FDIV1:42|cnt4 (|FDIV1:42|:7)
   -      7     -    E    20       DFFE   +            0    2    0    4  |FDIV1:42|cnt3 (|FDIV1:42|:8)
   -      1     -    E    02       DFFE   +            0    3    0    2  |FDIV1:42|cnt2 (|FDIV1:42|:9)
   -      2     -    E    02       DFFE   +            0    2    0    3  |FDIV1:42|cnt1 (|FDIV1:42|:10)
   -      5     -    E    02       DFFE   +            0    1    0    4  |FDIV1:42|cnt0 (|FDIV1:42|:11)
   -      1     -    E    12        OR2    s           0    3    0    1  |FDIV1:42|~45~1
   -      4     -    E    20        OR2    s           0    3    0    1  |FDIV1:42|~45~2
   -      1     -    E    20        OR2        !       0    4    0    9  |FDIV1:42|:45
   -      8     -    B    38       DFFE                0    4    0    1  |INFO_MUX2:88|:10
   -      4     -    B    38       DFFE                0    4    0    1  |INFO_MUX2:88|:12
   -      6     -    I    36       DFFE                0    4    0    1  |INFO_MUX2:88|:14
   -      8     -    I    43       DFFE                0    4    0    1  |INFO_MUX2:88|:16
   -      7     -    E    18       AND2    s           0    3    0    2  |INFO_MUX2:88|~18~1
   -      6     -    E    21       DFFE                0    4    0    1  |INFO_MUX2:88|:18
   -      1     -    C    36       AND2    s           0    3    0    2  |INFO_MUX2:88|~20~1
   -      4     -    I    36       DFFE                0    4    0    1  |INFO_MUX2:88|:20
   -      3     -    B    38       DFFE                0    4    0    3  |INFO_MUX2:88|:22
   -      2     -    I    36       DFFE                0    4    0    5  |INFO_MUX2:88|:24
   -      4     -    I    43       DFFE                0    4    0    7  |INFO_MUX2:88|:26
   -      6     -    B    38       DFFE                0    4    0    5  |INFO_MUX2:88|:28
   -      3     -    I    36       DFFE                0    4    0    5  |INFO_MUX2:88|:30
   -      3     -    I    43       DFFE                0    4    0    7  |INFO_MUX2:88|:32
   -      6     -    E    48       DFFE                0    4    0    5  |INFO_MUX2:88|:34
   -      1     -    E    21       DFFE                0    4    0    2  |INFO_MUX2:88|:36
   -      6     -    I    43       DFFE                0    4    0    4  |INFO_MUX2:88|:38
   -      7     -    I    36       AND2                0    2    1    0  |MOTOR_CONTROL2:79|:13
   -      1     -    I    36       AND2                0    2    1    0  |MOTOR_CONTROL2:79|:16
   -      5     -    B    38       AND2                0    2    1    0  |MOTOR_CONTROL2:79|:19
   -      7     -    B    38       AND2                0    2    1    0  |MOTOR_CONTROL2:79|:22
   -      2     -    I    42       AND2                0    2    0    1  |RX2:71|LPM_ADD_SUB:377|addcore:adder|:75
   -      7     -    I    42       AND2                0    3    0    2  |RX2:71|LPM_ADD_SUB:377|addcore:adder|:79
   -      1     -    I    42       AND2                0    2    0    2  |RX2:71|LPM_ADD_SUB:377|addcore:adder|:83
   -      5     -    I    43       AND2                0    2    0    2  |RX2:71|LPM_ADD_SUB:377|addcore:adder|:87
   -      1     -    I    27       AND2                0    2    0    2  |RX2:71|LPM_ADD_SUB:377|addcore:adder|:91
   -      8     -    I    33       AND2                0    2    0    1  |RX2:71|LPM_ADD_SUB:377|addcore:adder|:95
   -      6     -    I    27       DFFE                0    4    0   15  |RX2:71|:3
   -      3     -    I    27       DFFE                0    4    0   15  |RX2:71|:5
   -      2     -    I    40       DFFE                0    4    0    2  |RX2:71|:7
   -      5     -    E    21       DFFE                0    4    0    2  |RX2:71|:9
   -      8     -    I    34       DFFE                0    4    0    2  |RX2:71|:11
   -      6     -    I    34       DFFE                0    4    0    3  |RX2:71|:13
   -      5     -    I    36       DFFE                0    4    0    3  |RX2:71|:15
   -      7     -    I    50       DFFE                0    4    0    3  |RX2:71|:17
   -      7     -    I    43       DFFE                1    1    0   11  |RX2:71|start (|RX2:71|:20)
   -      5     -    I    33       DFFE                0    5    0    5  |RX2:71|cnt7 (|RX2:71|:21)
   -      3     -    I    33       DFFE                0    5    0   20  |RX2:71|cnt6 (|RX2:71|:22)
   -      4     -    I    27       DFFE                0    5    0   20  |RX2:71|cnt5 (|RX2:71|:23)
   -      1     -    I    43       DFFE                0    5    0    7  |RX2:71|cnt4 (|RX2:71|:24)
   -      8     -    I    42       DFFE                0    5    0    6  |RX2:71|cnt3 (|RX2:71|:25)
   -      3     -    I    42       DFFE                0    5    0    3  |RX2:71|cnt2 (|RX2:71|:26)
   -      5     -    I    42       DFFE                0    5    0    4  |RX2:71|cnt1 (|RX2:71|:27)
   -      6     -    I    42       DFFE                0    4    0    5  |RX2:71|cnt0 (|RX2:71|:28)
   -      5     -    I    27       DFFE                1    4    0    1  |RX2:71|buf7 (|RX2:71|:29)
   -      8     -    I    27       DFFE                1    4    0    1  |RX2:71|buf6 (|RX2:71|:30)
   -      7     -    I    40       DFFE                1    4    0    1  |RX2:71|buf5 (|RX2:71|:31)
   -      4     -    I    40       DFFE                1    4    0    1  |RX2:71|buf4 (|RX2:71|:32)
   -      7     -    I    34       DFFE                1    4    0    1  |RX2:71|buf3 (|RX2:71|:33)
   -      3     -    I    34       DFFE                1    4    0    1  |RX2:71|buf2 (|RX2:71|:34)
   -      2     -    I    50       DFFE                1    4    0    1  |RX2:71|buf1 (|RX2:71|:35)
   -      6     -    I    50       DFFE                1    4    0    1  |RX2:71|buf0 (|RX2:71|:36)
   -      1     -    I    49       DFFE                1    3    0    1  |RX2:71|start_bit (|RX2:71|:37)
   -      4     -    I    49       DFFE                1    3    0    1  |RX2:71|stop_bit (|RX2:71|:38)
   -      4     -    I    50        OR2    s   !       0    4    0    2  |RX2:71|~480~1
   -      1     -    I    34        OR2    s   !       0    4    0    2  |RX2:71|~480~2
   -      4     -    I    42        OR2    s   !       0    3    0    4  |RX2:71|~497~1
   -      2     -    I    43       AND2    s           0    4    0    8  |RX2:71|~497~2
   -      3     -    I    50       AND2                0    3    0    1  |RX2:71|:497
   -      2     -    I    33       AND2    s           0    4    0    8  |RX2:71|~514~1
   -      8     -    I    50       AND2                0    3    0    1  |RX2:71|:514
   -      2     -    I    34       AND2                0    3    0    1  |RX2:71|:531
   -      5     -    I    34        OR2        !       0    3    0    1  |RX2:71|:548
   -      8     -    I    40       AND2                0    3    0    1  |RX2:71|:565
   -      3     -    I    40       AND2                0    3    0    1  |RX2:71|:582
   -      7     -    I    27       AND2                0    3    0    1  |RX2:71|:599
   -      2     -    I    49        OR2    s   !       0    3    0    3  |RX2:71|~616~1
   -      8     -    I    49        OR2        !       0    2    0    1  |RX2:71|:616
   -      1     -    I    33        OR2    s   !       0    3    0    2  |RX2:71|~633~1
   -      4     -    I    33        OR2    s           0    4    0    8  |RX2:71|~1824~1
   -      4     -    I    34        OR2    s           0    4    0    2  |RX2:71|~1883~1
   -      5     -    I    40        OR2    s           0    4    0    2  |RX2:71|~1883~2
   -      6     -    I    40        OR2    s           0    4    0    2  |RX2:71|~1883~3
   -      1     -    I    40        OR2    s           0    4    0    2  |RX2:71|~1883~4
   -      2     -    I    27        OR2    s           0    4    0    3  |RX2:71|~1883~5
   -      5     -    I    49       AND2    s   !       0    4    0    1  |RX2:71|~1883~6
   -      7     -    I    49       AND2    s   !       0    4    0    1  |RX2:71|~1883~7
   -      6     -    I    49       AND2    s   !       0    4    0    8  |RX2:71|~1883~8
   -      3     -    I    49        OR2    s           0    3    0    1  |RX2:71|~1919~1
   -      1     -    I    50        OR2    s           0    4    0    2  |RX2:71|~1967~1
   -      5     -    I    50       AND2    s   !       0    4    0    1  |RX2:71|~1973~1
   -      7     -    I    33        OR2    s           0    3    0    1  |RX2:71|~2071~1
   -      6     -    I    33        OR2        !       0    4    0   27  |RX2:71|:2071
   -      8     -    B    35       AND2                0    3    0    3  |SERVO_CONVERT1:82|LPM_ADD_SUB:219|addcore:adder|:95
   -      5     -    B    35       AND2                0    3    0    4  |SERVO_CONVERT1:82|LPM_ADD_SUB:219|addcore:adder|:103
   -      6     -    B    37       AND2                0    2    0    1  |SERVO_CONVERT1:82|LPM_ADD_SUB:219|addcore:adder|:107
   -      8     -    B    37       AND2                0    4    0    3  |SERVO_CONVERT1:82|LPM_ADD_SUB:219|addcore:adder|:115
   -      6     -    B    29       AND2                0    3    0    2  |SERVO_CONVERT1:82|LPM_ADD_SUB:219|addcore:adder|:123
   -      4     -    B    49       DFFE                0    5    1    0  |SERVO_CONVERT1:82|:5
   -      7     -    B    29       DFFE                0    4    0    3  |SERVO_CONVERT1:82|count11 (|SERVO_CONVERT1:82|:7)
   -      8     -    B    29       DFFE                0    4    0    3  |SERVO_CONVERT1:82|count10 (|SERVO_CONVERT1:82|:8)
   -      1     -    B    30       AND2    s           0    2    0    4  |SERVO_CONVERT1:82|count9~1 (|SERVO_CONVERT1:82|~9~1)
   -      5     -    B    33       AND2    s           0    4    0    1  |SERVO_CONVERT1:82|count9~2 (|SERVO_CONVERT1:82|~9~2)
   -      8     -    B    33       AND2    s           0    3    0    1  |SERVO_CONVERT1:82|count9~3 (|SERVO_CONVERT1:82|~9~3)
   -      3     -    B    29       DFFE                0    4    0    3  |SERVO_CONVERT1:82|count9 (|SERVO_CONVERT1:82|:9)
   -      2     -    B    29       DFFE                0    3    0   10  |SERVO_CONVERT1:82|count8 (|SERVO_CONVERT1:82|:10)
   -      1     -    B    37       DFFE                0    4    0    4  |SERVO_CONVERT1:82|count7 (|SERVO_CONVERT1:82|:11)
   -      5     -    B    37       DFFE                0    4    0    7  |SERVO_CONVERT1:82|count6 (|SERVO_CONVERT1:82|:12)
   -      4     -    B    37       DFFE                0    3    0   11  |SERVO_CONVERT1:82|count5 (|SERVO_CONVERT1:82|:13)
   -      3     -    B    35       DFFE                0    4    0    6  |SERVO_CONVERT1:82|count4 (|SERVO_CONVERT1:82|:14)
   -      6     -    B    35       DFFE                0    3    0    7  |SERVO_CONVERT1:82|count3 (|SERVO_CONVERT1:82|:15)
   -      4     -    B    35       DFFE                0    4    0    4  |SERVO_CONVERT1:82|count2 (|SERVO_CONVERT1:82|:16)
   -      7     -    B    35       DFFE                0    3    0    5  |SERVO_CONVERT1:82|count1 (|SERVO_CONVERT1:82|:17)
   -      4     -    B    33       DFFE                0    2    0    5  |SERVO_CONVERT1:82|count0 (|SERVO_CONVERT1:82|:18)
   -      5     -    B    29        OR2                0    3    0   11  |SERVO_CONVERT1:82|:113
   -      2     -    B    35        OR2    s           0    2    0    2  |SERVO_CONVERT1:82|~123~1
   -      3     -    B    37        OR2    s           0    3    0    1  |SERVO_CONVERT1:82|~123~2
   -      1     -    B    35        OR2    s           0    4    0    2  |SERVO_CONVERT1:82|~123~3
   -      4     -    B    29        OR2                0    3    0    2  |SERVO_CONVERT1:82|:123
   -      6     -    B    33        OR2    s           0    4    0    1  |SERVO_CONVERT1:82|~393~1
   -      1     -    B    33       AND2    s           0    4    0    1  |SERVO_CONVERT1:82|~393~2
   -      7     -    B    33        OR2    s           0    4    0    1  |SERVO_CONVERT1:82|~393~3
   -      3     -    B    33        OR2    s           0    4    0    1  |SERVO_CONVERT1:82|~393~4
   -      1     -    B    49        OR2    s           0    4    0    1  |SERVO_CONVERT1:82|~393~5
   -      2     -    B    49        OR2    s           0    4    0    1  |SERVO_CONVERT1:82|~393~6
   -      3     -    B    49        OR2    s           0    4    0    1  |SERVO_CONVERT1:82|~393~7
   -      5     -    B    49        OR2    s           0    4    0    1  |SERVO_CONVERT1:82|~393~8
   -      6     -    B    49        OR2    s           0    4    0    1  |SERVO_CONVERT1:82|~393~9
   -      7     -    B    49        OR2    s           0    4    0    1  |SERVO_CONVERT1:82|~393~10
   -      1     -    B    29        OR2    s           0    3    0    1  |SERVO_CONVERT1:82|~393~11
   -      7     -    B    37        OR2    s           0    4    0    1  |SERVO_CONVERT1:82|~393~12
   -      2     -    B    33        OR2    s           0    4    0    1  |SERVO_CONVERT1:82|~393~13
   -      2     -    B    37        OR2    s           0    4    0    1  |SERVO_CONVERT1:82|~393~14
   -      2     -    B    38        OR2    s           0    4    0    1  |SERVO_CONVERT1:82|~393~15
   -      8     -    B    49        OR2    s           0    4    0    1  |SERVO_CONVERT1:82|~393~16


Code:

s = Synthesized pin or logic cell
+ = Synchronous flipflop
/ = Slow slew-rate output
! = NOT gate push-back
r = Fitter-inserted logic cell
p = Packed register


Device-Specific Information:d:\dor and dan\everything 6\everything\everything.rpt
everything

** FASTTRACK INTERCONNECT UTILIZATION **

Row FastTrack Interconnect:

          Global         Left Half-      Right Half-
         FastTrack       FastTrack       FastTrack 
Row     Interconnect    Interconnect    Interconnect    Input Pins     Output Pins     Bidir Pins
A:       0/208(  0%)     0/104(  0%)     0/104(  0%)    0/16(  0%)      0/16(  0%)     0/16(  0%)
B:       3/208(  1%)     0/104(  0%)    35/104( 33%)    0/16(  0%)      0/16(  0%)     0/16(  0%)
C:       4/208(  1%)     0/104(  0%)    27/104( 25%)    0/16(  0%)      0/16(  0%)     0/16(  0%)
D:       0/208(  0%)     0/104(  0%)     0/104(  0%)    0/16(  0%)      0/16(  0%)     0/16(  0%)
E:      10/208(  4%)    16/104( 15%)    24/104( 23%)    0/16(  0%)      0/16(  0%)     0/16(  0%)
F:       0/208(  0%)     0/104(  0%)     0/104(  0%)    0/16(  0%)      0/16(  0%)     0/16(  0%)
G:       0/208(  0%)     0/104(  0%)     0/104(  0%)    0/16(  0%)      0/16(  0%)     0/16(  0%)
H:       0/208(  0%)     0/104(  0%)     1/104(  0%)    0/16(  0%)      1/16(  6%)     0/16(  0%)
I:       4/208(  1%)     0/104(  0%)    37/104( 35%)    0/16(  0%)      3/16( 18%)     0/16(  0%)


Column FastTrack Interconnect:

         FastTrack                                 
Column  Interconnect    Input Pins     Output Pins     Bidir Pins
01:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
02:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
03:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
04:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
05:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
06:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
07:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
08:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
09:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
10:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
11:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
12:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
13:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
14:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
15:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
16:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
17:      1/24(  4%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
18:      1/24(  4%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
19:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
20:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
21:      1/24(  4%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
22:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
23:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
24:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
25:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
26:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
27:      2/24(  8%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
28:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
29:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
30:      2/24(  8%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
31:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
32:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
33:      1/24(  4%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
34:      2/24(  8%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
35:      1/24(  4%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
36:      3/24( 12%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
37:      1/24(  4%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
38:      3/24( 12%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
39:      1/24(  4%)     0/4(  0%)      1/4( 25%)       0/4(  0%)
40:      2/24(  8%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
41:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
42:      1/24(  4%)     0/4(  0%)      1/4( 25%)       0/4(  0%)
43:      3/24( 12%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
44:      1/24(  4%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
45:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
46:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
47:      1/24(  4%)     1/4( 25%)      0/4(  0%)       0/4(  0%)
48:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
49:      1/24(  4%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
50:      1/24(  4%)     0/4(  0%)      1/4( 25%)       0/4(  0%)
51:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
52:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
EA:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)


Device-Specific Information:d:\dor and dan\everything 6\everything\everything.rpt
everything

** CLOCK SIGNALS **

Type     Fan-out       Name
DFF         99         |FDIV1:42|:2
INPUT       11         data_pc
INPUT        9         clk


Device-Specific Information:d:\dor and dan\everything 6\everything\everything.rpt
everything

** CLEAR SIGNALS **

Type     Fan-out       Name
LCELL       27         |RX2:71|:2071


Device-Specific Information:d:\dor and dan\everything 6\everything\everything.rpt
everything

** EQUATIONS **

clk      : INPUT;
data_pc  : INPUT;

-- Node name is 'arm' 
-- Equation name is 'arm', type is output 
arm      =  _LC4_E39;

-- Node name is 'claw' 
-- Equation name is 'claw', type is output 
claw     =  _LC7_C41;

-- Node name is 'motor1' 
-- Equation name is 'motor1', type is output 
motor1   =  _LC7_I36;

-- Node name is 'motor2' 
-- Equation name is 'motor2', type is output 
motor2   =  _LC1_I36;

-- Node name is 'motor3' 
-- Equation name is 'motor3', type is output 
motor3   =  _LC5_B38;

-- Node name is 'motor4' 
-- Equation name is 'motor4', type is output 
motor4   =  _LC7_B38;

-- Node name is 'servo' 
-- Equation name is 'servo', type is output 
servo    =  _LC4_B49;

-- Node name is '|ARM_CONVERT:77|:18' = '|ARM_CONVERT:77|count0' 
-- Equation name is '_LC6_E32', type is buried 
_LC6_E32 = DFFE( _EQ001,  _LC3_E18,  VCC,  VCC,  VCC);
  _EQ001 =  _LC1_E39 & !_LC6_E32;

-- Node name is '|ARM_CONVERT:77|:17' = '|ARM_CONVERT:77|count1' 
-- Equation name is '_LC4_E32', type is buried 
_LC4_E32 = DFFE( _EQ002,  _LC3_E18,  VCC,  VCC,  VCC);
  _EQ002 =  _LC1_E39 &  _LC4_E32 & !_LC6_E32
         #  _LC1_E39 & !_LC4_E32 &  _LC6_E32;

-- Node name is '|ARM_CONVERT:77|:16' = '|ARM_CONVERT:77|count2' 
-- Equation name is '_LC3_E32', type is buried 
_LC3_E32 = DFFE( _EQ003,  _LC3_E18,  VCC,  VCC,  VCC);
  _EQ003 =  _LC1_E39 &  _LC3_E32 & !_LC4_E32
         #  _LC1_E39 &  _LC3_E32 & !_LC6_E32
         #  _LC1_E39 & !_LC3_E32 &  _LC4_E32 &  _LC6_E32;

-- Node name is '|ARM_CONVERT:77|:15' = '|ARM_CONVERT:77|count3' 
-- Equation name is '_LC2_E42', type is buried 
_LC2_E42 = DFFE( _EQ004,  _LC3_E18,  VCC,  VCC,  VCC);
  _EQ004 =  _LC1_E39 &  _LC2_E42 & !_LC5_E32
         #  _LC1_E39 & !_LC2_E42 &  _LC5_E32;

-- Node name is '|ARM_CONVERT:77|:14' = '|ARM_CONVERT:77|count4' 
-- Equation name is '_LC5_E42', type is buried 
_LC5_E42 = DFFE( _EQ005,  _LC3_E18,  VCC,  VCC,  VCC);
  _EQ005 =  _LC1_E39 & !_LC2_E42 &  _LC5_E42
         #  _LC1_E39 & !_LC5_E32 &  _LC5_E42
         #  _LC1_E39 &  _LC2_E42 &  _LC5_E32 & !_LC5_E42;

-- Node name is '|ARM_CONVERT:77|:13' = '|ARM_CONVERT:77|count5' 
-- Equation name is '_LC6_E42', type is buried 
_LC6_E42 = DFFE( _EQ006,  _LC3_E18,  VCC,  VCC,  VCC);
  _EQ006 =  _LC1_E39 & !_LC5_E42 &  _LC6_E42
         #  _LC1_E39 &  _LC6_E42 & !_LC8_E42
         #  _LC1_E39 &  _LC5_E42 & !_LC6_E42 &  _LC8_E42;

-- Node name is '|ARM_CONVERT:77|:12' = '|ARM_CONVERT:77|count6' 
-- Equation name is '_LC3_E48', type is buried 
_LC3_E48 = DFFE( _EQ007,  _LC3_E18,  VCC,  VCC,  VCC);
  _EQ007 =  _LC1_E39 &  _LC3_E48 & !_LC4_E42
         #  _LC1_E39 & !_LC3_E48 &  _LC4_E42;

-- Node name is '|ARM_CONVERT:77|:11' = '|ARM_CONVERT:77|count7' 
-- Equation name is '_LC7_E48', type is buried 
_LC7_E48 = DFFE( _EQ008,  _LC3_E18,  VCC,  VCC,  VCC);
  _EQ008 =  _LC1_E39 & !_LC3_E48 &  _LC7_E48
         #  _LC1_E39 & !_LC4_E42 &  _LC7_E48
         #  _LC1_E39 &  _LC3_E48 &  _LC4_E42 & !_LC7_E48;

-- Node name is '|ARM_CONVERT:77|:10' = '|ARM_CONVERT:77|count8' 
-- Equation name is '_LC3_E39', type is buried 
_LC3_E39 = DFFE( _EQ009,  _LC3_E18,  VCC,  VCC,  VCC);
  _EQ009 =  _LC1_E39 &  _LC3_E39 & !_LC5_E39
         #  _LC1_E39 & !_LC3_E39 &  _LC5_E39;

-- Node name is '|ARM_CONVERT:77|:9' = '|ARM_CONVERT:77|count9' 
-- Equation name is '_LC2_E39', type is buried 
_LC2_E39 = DFFE( _EQ010,  _LC3_E18,  VCC,  VCC,  VCC);
  _EQ010 =  _LC1_E39 &  _LC2_E39 & !_LC3_E39
         #  _LC1_E39 &  _LC2_E39 & !_LC5_E39
         #  _LC1_E39 & !_LC2_E39 &  _LC3_E39 &  _LC5_E39;

-- Node name is '|ARM_CONVERT:77|:8' = '|ARM_CONVERT:77|count10' 
-- Equation name is '_LC8_E39', type is buried 
_LC8_E39 = DFFE( _EQ011,  _LC3_E18,  VCC,  VCC,  VCC);
  _EQ011 =  _LC1_E39 & !_LC6_E39 &  _LC8_E39
         #  _LC1_E39 &  _LC6_E39 & !_LC8_E39;

-- Node name is '|ARM_CONVERT:77|:7' = '|ARM_CONVERT:77|count11' 
-- Equation name is '_LC7_E39', type is buried 
_LC7_E39 = DFFE( _EQ012,  _LC3_E18,  VCC,  VCC,  VCC);
  _EQ012 =  _LC1_E39 &  _LC7_E39 & !_LC8_E39
         #  _LC1_E39 & !_LC6_E39 &  _LC7_E39
         #  _LC1_E39 &  _LC6_E39 & !_LC7_E39 &  _LC8_E39;

-- Node name is '|ARM_CONVERT:77|LPM_ADD_SUB:219|addcore:adder|:95' from file "addcore.tdf" line 312, column 64
-- Equation name is '_LC5_E32', type is buried 
_LC5_E32 = LCELL( _EQ013);
  _EQ013 =  _LC3_E32 &  _LC4_E32 &  _LC6_E32;

-- Node name is '|ARM_CONVERT:77|LPM_ADD_SUB:219|addcore:adder|:99' from file "addcore.tdf" line 312, column 64
-- Equation name is '_LC8_E42', type is buried 
_LC8_E42 = LCELL( _EQ014);
  _EQ014 =  _LC2_E42 &  _LC5_E32;

-- Node name is '|ARM_CONVERT:77|LPM_ADD_SUB:219|addcore:adder|:107' from file "addcore.tdf" line 312, column 64
-- Equation name is '_LC4_E42', type is buried 
_LC4_E42 = LCELL( _EQ015);
  _EQ015 =  _LC2_E42 &  _LC5_E32 &  _LC5_E42 &  _LC6_E42;

-- Node name is '|ARM_CONVERT:77|LPM_ADD_SUB:219|addcore:adder|:115' from file "addcore.tdf" line 312, column 64
-- Equation name is '_LC5_E39', type is buried 
_LC5_E39 = LCELL( _EQ016);
  _EQ016 =  _LC3_E48 &  _LC4_E42 &  _LC7_E48;

-- Node name is '|ARM_CONVERT:77|LPM_ADD_SUB:219|addcore:adder|:123' from file "addcore.tdf" line 312, column 64
-- Equation name is '_LC6_E39', type is buried 
_LC6_E39 = LCELL( _EQ017);
  _EQ017 =  _LC2_E39 &  _LC3_E39 &  _LC5_E39;

-- Node name is '|ARM_CONVERT:77|:5' 
-- Equation name is '_LC4_E39', type is buried 
_LC4_E39 = DFFE( _EQ018,  _LC3_E18,  VCC,  VCC,  VCC);
  _EQ018 =  _LC2_E33 & !_LC2_E39 & !_LC7_E39 & !_LC8_E39;

-- Node name is '|ARM_CONVERT:77|:113' 
-- Equation name is '_LC1_E39', type is buried 
_LC1_E39 = LCELL( _EQ019);
  _EQ019 = !_LC7_E39
         #  _LC4_E33 & !_LC8_E39
         #  _LC3_E42 & !_LC8_E39;

-- Node name is '|ARM_CONVERT:77|~123~1' 
-- Equation name is '_LC4_E33', type is buried 
-- synthesized logic cell 
_LC4_E33 = LCELL( _EQ020);
  _EQ020 = !_LC3_E48
         # !_LC3_E39
         # !_LC7_E48
         # !_LC5_E42;

-- Node name is '|ARM_CONVERT:77|~123~2' 
-- Equation name is '_LC7_E42', type is buried 
-- synthesized logic cell 
_LC7_E42 = LCELL( _EQ021);
  _EQ021 = !_LC2_E39
         # !_LC3_E32 & !_LC4_E32;

-- Node name is '|ARM_CONVERT:77|~123~3' 
-- Equation name is '_LC3_E42', type is buried 
-- synthesized logic cell 
_LC3_E42 = LCELL( _EQ022);
  _EQ022 = !_LC2_E42
         # !_LC6_E42
         #  _LC7_E42;

-- Node name is '|ARM_CONVERT:77|~393~1' 
-- Equation name is '_LC1_E42', type is buried 
-- synthesized logic cell 
_LC1_E42 = LCELL( _EQ023);
  _EQ023 =  _LC1_E21 & !_LC6_E42;

-- Node name is '|ARM_CONVERT:77|~393~2' 
-- Equation name is '_LC1_E32', type is buried 
-- synthesized logic cell 
_LC1_E32 = LCELL( _EQ024);
  _EQ024 = !_LC3_E32 &  _LC6_E48
         #  _LC1_E42 & !_LC6_E32;

-- Node name is '|ARM_CONVERT:77|~393~3' 
-- Equation name is '_LC1_E33', type is buried 
-- synthesized logic cell 
_LC1_E33 = LCELL( _EQ025);
  _EQ025 =  _LC1_E42 & !_LC5_E42;

-- Node name is '|ARM_CONVERT:77|~393~4' 
-- Equation name is '_LC3_E33', type is buried 
-- synthesized logic cell 
_LC3_E33 = LCELL( _EQ026);
  _EQ026 =  _LC1_E32 &  _LC6_I43
         #  _LC1_E33 & !_LC4_E32;

-- Node name is '|ARM_CONVERT:77|~393~5' 
-- Equation name is '_LC5_E33', type is buried 
-- synthesized logic cell 
_LC5_E33 = LCELL( _EQ027);
  _EQ027 =  _LC1_E33 & !_LC3_E48 &  _LC6_E48 &  _LC6_I43;

-- Node name is '|ARM_CONVERT:77|~393~6' 
-- Equation name is '_LC6_E33', type is buried 
-- synthesized logic cell 
_LC6_E33 = LCELL( _EQ028);
  _EQ028 = !_LC2_E42 & !_LC3_E39 & !_LC4_E32;

-- Node name is '|ARM_CONVERT:77|~393~7' 
-- Equation name is '_LC7_E33', type is buried 
-- synthesized logic cell 
_LC7_E33 = LCELL( _EQ029);
  _EQ029 =  _LC3_E33 &  _LC5_E33 & !_LC7_E48
         #  _LC3_E33 &  _LC6_E33;

-- Node name is '|ARM_CONVERT:77|~393~8' 
-- Equation name is '_LC7_E32', type is buried 
-- synthesized logic cell 
_LC7_E32 = LCELL( _EQ030);
  _EQ030 = !_LC2_E42 &  _LC6_E48
         # !_LC3_E48 & !_LC4_E32;

-- Node name is '|ARM_CONVERT:77|~393~9' 
-- Equation name is '_LC4_E48', type is buried 
-- synthesized logic cell 
_LC4_E48 = LCELL( _EQ031);
  _EQ031 =  _LC6_E48 &  _LC6_I43
         # !_LC3_E48 &  _LC6_I43
         #  _LC1_E42 &  _LC6_I43;

-- Node name is '|ARM_CONVERT:77|~393~10' 
-- Equation name is '_LC8_E32', type is buried 
-- synthesized logic cell 
_LC8_E32 = LCELL( _EQ032);
  _EQ032 =  _LC1_E42 & !_LC2_E42 & !_LC6_E32;

-- Node name is '|ARM_CONVERT:77|~393~11' 
-- Equation name is '_LC2_E32', type is buried 
-- synthesized logic cell 
_LC2_E32 = LCELL( _EQ033);
  _EQ033 = !_LC3_E32 &  _LC7_E32
         #  _LC4_E48
         #  _LC8_E32;

-- Node name is '|ARM_CONVERT:77|~393~12' 
-- Equation name is '_LC2_E48', type is buried 
-- synthesized logic cell 
_LC2_E48 = LCELL( _EQ034);
  _EQ034 =  _LC1_E42 & !_LC3_E32
         # !_LC3_E48;

-- Node name is '|ARM_CONVERT:77|~393~13' 
-- Equation name is '_LC5_E48', type is buried 
-- synthesized logic cell 
_LC5_E48 = LCELL( _EQ035);
  _EQ035 = !_LC2_E42 &  _LC2_E48 &  _LC6_I43
         # !_LC2_E42 &  _LC2_E48 & !_LC5_E42;

-- Node name is '|ARM_CONVERT:77|~393~14' 
-- Equation name is '_LC8_E48', type is buried 
-- synthesized logic cell 
_LC8_E48 = LCELL( _EQ036);
  _EQ036 = !_LC3_E48 &  _LC6_E48
         # !_LC6_E42 &  _LC6_E48
         # !_LC3_E48 & !_LC6_E42
         #  _LC1_E21 &  _LC6_E48
         #  _LC1_E21 & !_LC3_E48;

-- Node name is '|ARM_CONVERT:77|~393~15' 
-- Equation name is '_LC1_E48', type is buried 
-- synthesized logic cell 
_LC1_E48 = LCELL( _EQ037);
  _EQ037 =  _LC2_E32 & !_LC5_E42
         #  _LC5_E48
         #  _LC8_E48;

-- Node name is '|ARM_CONVERT:77|~393~16' 
-- Equation name is '_LC8_E33', type is buried 
-- synthesized logic cell 
_LC8_E33 = LCELL( _EQ038);
  _EQ038 = !_LC2_E42 &  _LC5_E33 & !_LC7_E48
         # !_LC3_E39 & !_LC7_E48;

-- Node name is '|ARM_CONVERT:77|~393~17' 
-- Equation name is '_LC2_E33', type is buried 
-- synthesized logic cell 
_LC2_E33 = LCELL( _EQ039);
  _EQ039 =  _LC7_E33
         #  _LC1_E48 & !_LC3_E39
         #  _LC8_E33;

-- Node name is '|CLAW_CONVERT:81|:18' = '|CLAW_CONVERT:81|count0' 
-- Equation name is '_LC6_C42', type is buried 
_LC6_C42 = DFFE( _EQ040,  _LC3_E18,  VCC,  VCC,  VCC);
  _EQ040 =  _LC2_C31 & !_LC6_C42;

-- Node name is '|CLAW_CONVERT:81|:17' = '|CLAW_CONVERT:81|count1' 
-- Equation name is '_LC5_C42', type is buried 
_LC5_C42 = DFFE( _EQ041,  _LC3_E18,  VCC,  VCC,  VCC);
  _EQ041 =  _LC2_C31 & !_LC5_C42 &  _LC6_C42
         #  _LC2_C31 &  _LC5_C42 & !_LC6_C42;

-- Node name is '|CLAW_CONVERT:81|:16' = '|CLAW_CONVERT:81|count2' 
-- Equation name is '_LC2_C42', type is buried 
_LC2_C42 = DFFE( _EQ042,  _LC3_E18,  VCC,  VCC,  VCC);
  _EQ042 =  _LC2_C31 &  _LC2_C42 & !_LC6_C42
         #  _LC2_C31 &  _LC2_C42 & !_LC5_C42
         #  _LC2_C31 & !_LC2_C42 &  _LC5_C42 &  _LC6_C42;

-- Node name is '|CLAW_CONVERT:81|:15' = '|CLAW_CONVERT:81|count3' 
-- Equation name is '_LC1_C31', type is buried 
_LC1_C31 = DFFE( _EQ043,  _LC3_E18,  VCC,  VCC,  VCC);
  _EQ043 =  _LC1_C31 &  _LC2_C31 & !_LC4_C42
         # !_LC1_C31 &  _LC2_C31 &  _LC4_C42;

-- Node name is '|CLAW_CONVERT:81|:14' = '|CLAW_CONVERT:81|count4' 
-- Equation name is '_LC1_C27', type is buried 
_LC1_C27 = DFFE( _EQ044,  _LC3_E18,  VCC,  VCC,  VCC);
  _EQ044 =  _LC1_C27 & !_LC1_C31 &  _LC2_C31
         #  _LC1_C27 &  _LC2_C31 & !_LC4_C42
         # !_LC1_C27 &  _LC1_C31 &  _LC2_C31 &  _LC4_C42;

-- Node name is '|CLAW_CONVERT:81|:13' = '|CLAW_CONVERT:81|count5' 
-- Equation name is '_LC2_C27', type is buried 
_LC2_C27 = DFFE( _EQ045,  _LC3_E18,  VCC,  VCC,  VCC);
  _EQ045 =  _LC2_C27 &  _LC2_C31 & !_LC7_C27
         # !_LC2_C27 &  _LC2_C31 &  _LC7_C27;

-- Node name is '|CLAW_CONVERT:81|:12' = '|CLAW_CONVERT:81|count6' 
-- Equation name is '_LC5_C27', type is buried 
_LC5_C27 = DFFE( _EQ046,  _LC3_E18,  VCC,  VCC,  VCC);
  _EQ046 = !_LC2_C27 &  _LC2_C31 &  _LC5_C27
         #  _LC2_C31 &  _LC5_C27 & !_LC7_C27
         #  _LC2_C27 &  _LC2_C31 & !_LC5_C27 &  _LC7_C27;

-- Node name is '|CLAW_CONVERT:81|:11' = '|CLAW_CONVERT:81|count7' 
-- Equation name is '_LC6_C27', type is buried 
_LC6_C27 = DFFE( _EQ047,  _LC3_E18,  VCC,  VCC,  VCC);
  _EQ047 =  _LC2_C31 & !_LC5_C27 &  _LC6_C27
         #  _LC2_C31 &  _LC6_C27 & !_LC8_C27
         #  _LC2_C31 &  _LC5_C27 & !_LC6_C27 &  _LC8_C27;

-- Node name is '|CLAW_CONVERT:81|~10~1' = '|CLAW_CONVERT:81|count8~1' 
-- Equation name is '_LC3_C43', type is buried 
-- synthesized logic cell 
_LC3_C43 = LCELL( _EQ048);
  _EQ048 = !_LC1_C31 & !_LC2_C42;

-- Node name is '|CLAW_CONVERT:81|~10~2' = '|CLAW_CONVERT:81|count8~2' 
-- Equation name is '_LC7_C43', type is buried 
-- synthesized logic cell 
_LC7_C43 = LCELL( _EQ049);
  _EQ049 = !_LC1_C27 &  _LC3_I43;

-- Node name is '|CLAW_CONVERT:81|~10~3' = '|CLAW_CONVERT:81|count8~3' 
-- Equation name is '_LC8_C41', type is buried 
-- synthesized logic cell 
_LC8_C41 = LCELL( _EQ050);
  _EQ050 = !_LC1_C27 &  _LC3_I43 &  _LC6_B38;

-- Node name is '|CLAW_CONVERT:81|~10~4' = '|CLAW_CONVERT:81|count8~4' 
-- Equation name is '_LC7_C42', type is buried 
-- synthesized logic cell 
_LC7_C42 = LCELL( _EQ051);
  _EQ051 = !_LC2_C27 &  _LC3_I36;

-- Node name is '|CLAW_CONVERT:81|~10~5' = '|CLAW_CONVERT:81|count8~5' 
-- Equation name is '_LC4_C41', type is buried 
-- synthesized logic cell 
_LC4_C41 = LCELL( _EQ052);
  _EQ052 = !_LC1_C27 & !_LC2_C27 & !_LC2_C42 &  _LC3_I36;

-- Node name is '|CLAW_CONVERT:81|:10' = '|CLAW_CONVERT:81|count8' 
-- Equation name is '_LC1_C44', type is buried 
_LC1_C44 = DFFE( _EQ053,  _LC3_E18,  VCC,  VCC,  VCC);
  _EQ053 =  _LC1_C44 &  _LC2_C31 & !_LC3_C27
         # !_LC1_C44 &  _LC2_C31 &  _LC3_C27;

-- Node name is '|CLAW_CONVERT:81|:9' = '|CLAW_CONVERT:81|count9' 
-- Equation name is '_LC7_C31', type is buried 
_LC7_C31 = DFFE( _EQ054,  _LC3_E18,  VCC,  VCC,  VCC);
  _EQ054 = !_LC1_C44 &  _LC2_C31 &  _LC7_C31
         #  _LC2_C31 & !_LC3_C27 &  _LC7_C31
         #  _LC1_C44 &  _LC2_C31 &  _LC3_C27 & !_LC7_C31;

-- Node name is '|CLAW_CONVERT:81|:8' = '|CLAW_CONVERT:81|count10' 
-- Equation name is '_LC8_C31', type is buried 
_LC8_C31 = DFFE( _EQ055,  _LC3_E18,  VCC,  VCC,  VCC);
  _EQ055 =  _LC2_C31 & !_LC5_C31 &  _LC8_C31
         #  _LC2_C31 &  _LC5_C31 & !_LC8_C31;

-- Node name is '|CLAW_CONVERT:81|:7' = '|CLAW_CONVERT:81|count11' 
-- Equation name is '_LC6_C31', type is buried 
_LC6_C31 = DFFE( _EQ056,  _LC3_E18,  VCC,  VCC,  VCC);
  _EQ056 =  _LC2_C31 &  _LC6_C31 & !_LC8_C31
         #  _LC2_C31 & !_LC5_C31 &  _LC6_C31
         #  _LC2_C31 &  _LC5_C31 & !_LC6_C31 &  _LC8_C31;

-- Node name is '|CLAW_CONVERT:81|LPM_ADD_SUB:217|addcore:adder|:95' from file "addcore.tdf" line 312, column 64
-- Equation name is '_LC4_C42', type is buried 
_LC4_C42 = LCELL( _EQ057);
  _EQ057 =  _LC2_C42 &  _LC5_C42 &  _LC6_C42;

-- Node name is '|CLAW_CONVERT:81|LPM_ADD_SUB:217|addcore:adder|:103' from file "addcore.tdf" line 312, column 64
-- Equation name is '_LC7_C27', type is buried 
_LC7_C27 = LCELL( _EQ058);
  _EQ058 =  _LC1_C27 &  _LC1_C31 &  _LC4_C42;

-- Node name is '|CLAW_CONVERT:81|LPM_ADD_SUB:217|addcore:adder|:107' from file "addcore.tdf" line 312, column 64
-- Equation name is '_LC8_C27', type is buried 
_LC8_C27 = LCELL( _EQ059);
  _EQ059 =  _LC2_C27 &  _LC7_C27;

-- Node name is '|CLAW_CONVERT:81|LPM_ADD_SUB:217|addcore:adder|:115' from file "addcore.tdf" line 312, column 64
-- Equation name is '_LC3_C27', type is buried 
_LC3_C27 = LCELL( _EQ060);
  _EQ060 =  _LC2_C27 &  _LC5_C27 &  _LC6_C27 &  _LC7_C27;

-- Node name is '|CLAW_CONVERT:81|LPM_ADD_SUB:217|addcore:adder|:123' from file "addcore.tdf" line 312, column 64
-- Equation name is '_LC5_C31', type is buried 
_LC5_C31 = LCELL( _EQ061);
  _EQ061 =  _LC1_C44 &  _LC3_C27 &  _LC7_C31;

-- Node name is '|CLAW_CONVERT:81|:5' 
-- Equation name is '_LC7_C41', type is buried 
_LC7_C41 = DFFE( _EQ062,  _LC3_E18,  VCC,  VCC,  VCC);
  _EQ062 =  _LC2_C41 &  _LC4_C31
         #  _LC3_C41 &  _LC4_C31 &  _LC6_C41;

-- Node name is '|CLAW_CONVERT:81|:111' 
-- Equation name is '_LC2_C31', type is buried 
_LC2_C31 = LCELL( _EQ063);
  _EQ063 = !_LC6_C31
         #  _LC3_C31 & !_LC8_C31
         #  _LC1_C42 & !_LC8_C31;

-- Node name is '|CLAW_CONVERT:81|~121~1' 
-- Equation name is '_LC4_C27', type is buried 
-- synthesized logic cell 
_LC4_C27 = LCELL( _EQ064);
  _EQ064 = !_LC5_C27
         # !_LC2_C27
         # !_LC1_C27;

-- Node name is '|CLAW_CONVERT:81|~121~2' 
-- Equation name is '_LC3_C31', type is buried 
-- synthesized logic cell 
_LC3_C31 = LCELL( _EQ065);
  _EQ065 =  _LC4_C27
         # !_LC7_C31
         # !_LC1_C44
         # !_LC6_C27;

-- Node name is '|CLAW_CONVERT:81|~390~1' 
-- Equation name is '_LC1_C42', type is buried 
-- synthesized logic cell 
_LC1_C42 = LCELL( _EQ066);
  _EQ066 = !_LC1_C31
         # !_LC2_C42 & !_LC5_C42;

-- Node name is '|CLAW_CONVERT:81|~390~2' 
-- Equation name is '_LC5_C43', type is buried 
-- synthesized logic cell 
_LC5_C43 = LCELL( _EQ067);
  _EQ067 =  _LC3_C43
         # !_LC2_C27
         # !_LC1_C27;

-- Node name is '|CLAW_CONVERT:81|~390~3' 
-- Equation name is '_LC6_C43', type is buried 
-- synthesized logic cell 
_LC6_C43 = LCELL( _EQ068);
  _EQ068 = !_LC1_C27 &  _LC3_I43
         # !_LC1_C27 &  _LC1_C42
         # !_LC2_C27;

-- Node name is '|CLAW_CONVERT:81|~390~4' 
-- Equation name is '_LC4_C43', type is buried 
-- synthesized logic cell 
_LC4_C43 = LCELL( _EQ069);
  _EQ069 =  _LC3_C43 &  _LC3_I43
         #  _LC6_C43;

-- Node name is '|CLAW_CONVERT:81|~390~5' 
-- Equation name is '_LC1_B38', type is buried 
-- synthesized logic cell 
_LC1_B38 = LCELL( _EQ070);
  _EQ070 =  _LC4_C43 &  _LC6_B38
         #  _LC3_I36 &  _LC6_B38
         #  _LC3_I36 & !_LC3_I43;

-- Node name is '|CLAW_CONVERT:81|~390~6' 
-- Equation name is '_LC8_C43', type is buried 
-- synthesized logic cell 
_LC8_C43 = LCELL( _EQ071);
  _EQ071 =  _LC1_B38
         # !_LC2_C27 &  _LC3_C43 &  _LC7_C43;

-- Node name is '|CLAW_CONVERT:81|~390~7' 
-- Equation name is '_LC2_C43', type is buried 
-- synthesized logic cell 
!_LC2_C43 = _LC2_C43~NOT;
_LC2_C43~NOT = LCELL( _EQ072);
  _EQ072 = !_LC3_I43 & !_LC6_B38;

-- Node name is '|CLAW_CONVERT:81|~390~8' 
-- Equation name is '_LC1_C43', type is buried 
-- synthesized logic cell 
_LC1_C43 = LCELL( _EQ073);
  _EQ073 = !_LC2_C43 &  _LC5_C43 &  _LC8_C43
         # !_LC5_C27 &  _LC8_C43;

-- Node name is '|CLAW_CONVERT:81|~390~9' 
-- Equation name is '_LC8_C42', type is buried 
-- synthesized logic cell 
_LC8_C42 = LCELL( _EQ074);
  _EQ074 = !_LC5_C42
         # !_LC2_C42
         # !_LC1_C27
         # !_LC1_C31;

-- Node name is '|CLAW_CONVERT:81|~390~10' 
-- Equation name is '_LC3_C42', type is buried 
-- synthesized logic cell 
_LC3_C42 = LCELL( _EQ075);
  _EQ075 =  _LC7_C42 &  _LC8_C41
         # !_LC5_C27 &  _LC7_C42 &  _LC8_C42;

-- Node name is '|CLAW_CONVERT:81|~390~11' 
-- Equation name is '_LC1_C41', type is buried 
-- synthesized logic cell 
_LC1_C41 = LCELL( _EQ076);
  _EQ076 = !_LC1_C31
         #  _LC3_I36
         #  _LC4_C27
         #  _LC2_C43;

-- Node name is '|CLAW_CONVERT:81|~390~12' 
-- Equation name is '_LC2_C41', type is buried 
-- synthesized logic cell 
_LC2_C41 = LCELL( _EQ077);
  _EQ077 =  _LC1_C43
         #  _LC3_C42
         #  _LC1_C41 & !_LC6_C27;

-- Node name is '|CLAW_CONVERT:81|~390~13' 
-- Equation name is '_LC4_C31', type is buried 
-- synthesized logic cell 
_LC4_C31 = LCELL( _EQ078);
  _EQ078 = !_LC1_C44 & !_LC6_C31 & !_LC7_C31 & !_LC8_C31;

-- Node name is '|CLAW_CONVERT:81|~390~14' 
-- Equation name is '_LC3_C41', type is buried 
-- synthesized logic cell 
_LC3_C41 = LCELL( _EQ079);
  _EQ079 = !_LC1_C31 & !_LC5_C42 &  _LC6_B38
         # !_LC1_C31 & !_LC6_C42;

-- Node name is '|CLAW_CONVERT:81|~390~15' 
-- Equation name is '_LC5_C41', type is buried 
-- synthesized logic cell 
_LC5_C41 = LCELL( _EQ080);
  _EQ080 =  _LC4_C41 &  _LC6_B38
         #  _LC3_I43 & !_LC5_C27 &  _LC6_B38;

-- Node name is '|CLAW_CONVERT:81|~390~16' 
-- Equation name is '_LC6_C41', type is buried 
-- synthesized logic cell 
_LC6_C41 = LCELL( _EQ081);
  _EQ081 =  _LC5_C41
         # !_LC2_C43 &  _LC3_I36 & !_LC5_C42;

-- Node name is '|DC_PWM1:57|:12' = '|DC_PWM1:57|cnt0' 
-- Equation name is '_LC8_C36', type is buried 
_LC8_C36 = DFFE( _EQ082,  _LC3_E18,  VCC,  VCC,  VCC);
  _EQ082 =  _LC4_C30 & !_LC8_C36;

-- Node name is '|DC_PWM1:57|:11' = '|DC_PWM1:57|cnt1' 
-- Equation name is '_LC5_C36', type is buried 
_LC5_C36 = DFFE( _EQ083,  _LC3_E18,  VCC,  VCC,  VCC);
  _EQ083 =  _LC4_C30 & !_LC5_C36 &  _LC8_C36
         #  _LC4_C30 &  _LC5_C36 & !_LC8_C36;

-- Node name is '|DC_PWM1:57|:10' = '|DC_PWM1:57|cnt2' 
-- Equation name is '_LC3_C36', type is buried 
_LC3_C36 = DFFE( _EQ084,  _LC3_E18,  VCC,  VCC,  VCC);
  _EQ084 =  _LC3_C36 &  _LC4_C30 & !_LC8_C36
         #  _LC3_C36 &  _LC4_C30 & !_LC5_C36
         # !_LC3_C36 &  _LC4_C30 &  _LC5_C36 &  _LC8_C36;

-- Node name is '|DC_PWM1:57|:9' = '|DC_PWM1:57|cnt3' 
-- Equation name is '_LC6_C36', type is buried 
_LC6_C36 = DFFE( _EQ085,  _LC3_E18,  VCC,  VCC,  VCC);
  _EQ085 =  _LC4_C30 &  _LC6_C36 & !_LC7_C36
         # !_LC3_C36 &  _LC4_C30 &  _LC6_C36
         #  _LC3_C36 &  _LC4_C30 & !_LC6_C36 &  _LC7_C36;

-- Node name is '|DC_PWM1:57|:8' = '|DC_PWM1:57|cnt4' 
-- Equation name is '_LC3_C30', type is buried 
_LC3_C30 = DFFE( _EQ086,  _LC3_E18,  VCC,  VCC,  VCC);
  _EQ086 = !_LC2_C36 &  _LC3_C30 &  _LC4_C30
         #  _LC2_C36 & !_LC3_C30 &  _LC4_C30;

-- Node name is '|DC_PWM1:57|:7' = '|DC_PWM1:57|cnt5' 
-- Equation name is '_LC5_C30', type is buried 
_LC5_C30 = DFFE( _EQ087,  _LC3_E18,  VCC,  VCC,  VCC);
  _EQ087 = !_LC3_C30 &  _LC4_C30 &  _LC5_C30
         # !_LC2_C36 &  _LC4_C30 &  _LC5_C30
         #  _LC2_C36 &  _LC3_C30 &  _LC4_C30 & !_LC5_C30;

-- Node name is '|DC_PWM1:57|:6' = '|DC_PWM1:57|cnt6' 
-- Equation name is '_LC8_C30', type is buried 
_LC8_C30 = DFFE( _EQ088,  _LC3_E18,  VCC,  VCC,  VCC);
  _EQ088 =  _LC4_C30 & !_LC7_C30 &  _LC8_C30
         #  _LC4_C30 &  _LC7_C30 & !_LC8_C30;

-- Node name is '|DC_PWM1:57|:5' = '|DC_PWM1:57|cnt7' 
-- Equation name is '_LC6_C30', type is buried 
_LC6_C30 = DFFE( _EQ089,  _LC3_E18,  VCC,  VCC,  VCC);
  _EQ089 =  _LC4_C30 &  _LC6_C30 & !_LC8_C30
         #  _LC4_C30 &  _LC6_C30 & !_LC7_C30
         #  _LC4_C30 & !_LC6_C30 &  _LC7_C30 &  _LC8_C30;

-- Node name is '|DC_PWM1:57|LPM_ADD_SUB:143|addcore:adder|:75' from file "addcore.tdf" line 312, column 64
-- Equation name is '_LC7_C36', type is buried 
_LC7_C36 = LCELL( _EQ090);
  _EQ090 =  _LC5_C36 &  _LC8_C36;

-- Node name is '|DC_PWM1:57|LPM_ADD_SUB:143|addcore:adder|:83' from file "addcore.tdf" line 312, column 64
-- Equation name is '_LC2_C36', type is buried 
_LC2_C36 = LCELL( _EQ091);
  _EQ091 =  _LC3_C36 &  _LC5_C36 &  _LC6_C36 &  _LC8_C36;

-- Node name is '|DC_PWM1:57|LPM_ADD_SUB:143|addcore:adder|:91' from file "addcore.tdf" line 312, column 64
-- Equation name is '_LC7_C30', type is buried 
_LC7_C30 = LCELL( _EQ092);
  _EQ092 =  _LC2_C36 &  _LC3_C30 &  _LC5_C30;

-- Node name is '|DC_PWM1:57|:3' 
-- Equation name is '_LC8_I36', type is buried 
_LC8_I36 = DFFE( _EQ093,  _LC3_E18,  VCC,  VCC,  VCC);
  _EQ093 =  _LC1_C30 & !_LC6_C30
         #  _LC4_I36 & !_LC6_C30
         #  _LC4_C36 &  _LC4_I36;

-- Node name is '|DC_PWM1:57|:73' 
-- Equation name is '_LC4_C30', type is buried 
_LC4_C30 = LCELL( _EQ094);
  _EQ094 = !_LC6_C30
         #  _LC2_C30 & !_LC3_C30
         #  _LC2_C30 & !_LC6_C36;

-- Node name is '|DC_PWM1:57|~75~1' 
-- Equation name is '_LC2_C30', type is buried 
-- synthesized logic cell 
_LC2_C30 = LCELL( _EQ095);
  _EQ095 = !_LC5_C30 & !_LC8_C30;

-- Node name is '|DC_PWM1:57|~254~1' 
-- Equation name is '_LC1_C30', type is buried 
-- synthesized logic cell 
_LC1_C30 = LCELL( _EQ096);
  _EQ096 = !_LC5_C30
         # !_LC8_C30
         # !_LC3_C30
         #  _LC1_C36;

-- Node name is '|DC_PWM1:57|~254~2' 
-- Equation name is '_LC4_C36', type is buried 
-- synthesized logic cell 
_LC4_C36 = LCELL( _EQ097);
  _EQ097 =  _LC1_C36 &  _LC2_C30 & !_LC8_C36
         #  _LC2_C30 & !_LC3_C30;

-- Node name is '|DC_PWM1:80|:12' = '|DC_PWM1:80|cnt0' 
-- Equation name is '_LC8_E18', type is buried 
_LC8_E18 = DFFE( _EQ098,  _LC3_E18,  VCC,  VCC,  VCC);
  _EQ098 =  _LC2_E21 & !_LC8_E18;

-- Node name is '|DC_PWM1:80|:11' = '|DC_PWM1:80|cnt1' 
-- Equation name is '_LC2_E18', type is buried 
_LC2_E18 = DFFE( _EQ099,  _LC3_E18,  VCC,  VCC,  VCC);
  _EQ099 = !_LC2_E18 &  _LC2_E21 &  _LC8_E18
         #  _LC2_E18 &  _LC2_E21 & !_LC8_E18;

-- Node name is '|DC_PWM1:80|:10' = '|DC_PWM1:80|cnt2' 
-- Equation name is '_LC1_E18', type is buried 
_LC1_E18 = DFFE( _EQ100,  _LC3_E18,  VCC,  VCC,  VCC);
  _EQ100 =  _LC1_E18 &  _LC2_E21 & !_LC8_E18
         #  _LC1_E18 & !_LC2_E18 &  _LC2_E21
         # !_LC1_E18 &  _LC2_E18 &  _LC2_E21 &  _LC8_E18;

-- Node name is '|DC_PWM1:80|:9' = '|DC_PWM1:80|cnt3' 
-- Equation name is '_LC4_E18', type is buried 
_LC4_E18 = DFFE( _EQ101,  _LC3_E18,  VCC,  VCC,  VCC);
  _EQ101 =  _LC2_E21 &  _LC4_E18 & !_LC6_E18
         # !_LC1_E18 &  _LC2_E21 &  _LC4_E18
         #  _LC1_E18 &  _LC2_E21 & !_LC4_E18 &  _LC6_E18;

-- Node name is '|DC_PWM1:80|:8' = '|DC_PWM1:80|cnt4' 
-- Equation name is '_LC7_E2', type is buried 
_LC7_E2  = DFFE( _EQ102,  _LC3_E18,  VCC,  VCC,  VCC);
  _EQ102 =  _LC2_E21 & !_LC5_E18 &  _LC7_E2
         #  _LC2_E21 &  _LC5_E18 & !_LC7_E2;

-- Node name is '|DC_PWM1:80|:7' = '|DC_PWM1:80|cnt5' 
-- Equation name is '_LC4_E2', type is buried 
_LC4_E2  = DFFE( _EQ103,  _LC3_E18,  VCC,  VCC,  VCC);
  _EQ103 =  _LC2_E21 &  _LC4_E2 & !_LC7_E2
         #  _LC2_E21 &  _LC4_E2 & !_LC5_E18
         #  _LC2_E21 & !_LC4_E2 &  _LC5_E18 &  _LC7_E2;

-- Node name is '|DC_PWM1:80|:6' = '|DC_PWM1:80|cnt6' 
-- Equation name is '_LC3_E2', type is buried 
_LC3_E2  = DFFE( _EQ104,  _LC3_E18,  VCC,  VCC,  VCC);
  _EQ104 =  _LC2_E21 &  _LC3_E2 & !_LC8_E2
         #  _LC2_E21 & !_LC3_E2 &  _LC8_E2;

-- Node name is '|DC_PWM1:80|:5' = '|DC_PWM1:80|cnt7' 
-- Equation name is '_LC6_E2', type is buried 
_LC6_E2  = DFFE( _EQ105,  _LC3_E18,  VCC,  VCC,  VCC);
  _EQ105 =  _LC2_E21 & !_LC3_E2 &  _LC6_E2
         #  _LC2_E21 &  _LC6_E2 & !_LC8_E2
         #  _LC2_E21 &  _LC3_E2 & !_LC6_E2 &  _LC8_E2;

-- Node name is '|DC_PWM1:80|LPM_ADD_SUB:143|addcore:adder|:75' from file "addcore.tdf" line 312, column 64
-- Equation name is '_LC6_E18', type is buried 
_LC6_E18 = LCELL( _EQ106);
  _EQ106 =  _LC2_E18 &  _LC8_E18;

-- Node name is '|DC_PWM1:80|LPM_ADD_SUB:143|addcore:adder|:83' from file "addcore.tdf" line 312, column 64
-- Equation name is '_LC5_E18', type is buried 
_LC5_E18 = LCELL( _EQ107);
  _EQ107 =  _LC1_E18 &  _LC2_E18 &  _LC4_E18 &  _LC8_E18;

-- Node name is '|DC_PWM1:80|LPM_ADD_SUB:143|addcore:adder|:91' from file "addcore.tdf" line 312, column 64
-- Equation name is '_LC8_E2', type is buried 
_LC8_E2  = LCELL( _EQ108);
  _EQ108 =  _LC4_E2 &  _LC5_E18 &  _LC7_E2;

-- Node name is '|DC_PWM1:80|:3' 
-- Equation name is '_LC3_E21', type is buried 
_LC3_E21 = DFFE( _EQ109,  _LC3_E18,  VCC,  VCC,  VCC);
  _EQ109 = !_LC6_E2 &  _LC7_E21
         # !_LC6_E2 &  _LC6_E21
         #  _LC6_E21 &  _LC8_E21;

-- Node name is '|DC_PWM1:80|:73' 
-- Equation name is '_LC2_E21', type is buried 
_LC2_E21 = LCELL( _EQ110);
  _EQ110 = !_LC6_E2
         #  _LC4_E21 & !_LC7_E2
         # !_LC4_E18 &  _LC4_E21;

-- Node name is '|DC_PWM1:80|~75~1' 
-- Equation name is '_LC4_E21', type is buried 
-- synthesized logic cell 
_LC4_E21 = LCELL( _EQ111);
  _EQ111 = !_LC3_E2 & !_LC4_E2;

-- Node name is '|DC_PWM1:80|~254~1' 
-- Equation name is '_LC7_E21', type is buried 
-- synthesized logic cell 
_LC7_E21 = LCELL( _EQ112);
  _EQ112 = !_LC4_E2
         # !_LC3_E2
         # !_LC7_E2
         #  _LC7_E18;

-- Node name is '|DC_PWM1:80|~254~2' 
-- Equation name is '_LC8_E21', type is buried 
-- synthesized logic cell 
_LC8_E21 = LCELL( _EQ113);
  _EQ113 =  _LC4_E21 &  _LC7_E18 & !_LC8_E18
         #  _LC4_E21 & !_LC7_E2;

-- Node name is '|FDIV1:42|:11' = '|FDIV1:42|cnt0' 
-- Equation name is '_LC5_E2', type is buried 
_LC5_E2  = DFFE( _EQ114, GLOBAL( clk),  VCC,  VCC,  VCC);
  _EQ114 = !_LC1_E20 & !_LC5_E2;

-- Node name is '|FDIV1:42|:10' = '|FDIV1:42|cnt1' 
-- Equation name is '_LC2_E2', type is buried 
_LC2_E2  = DFFE( _EQ115, GLOBAL( clk),  VCC,  VCC,  VCC);
  _EQ115 = !_LC1_E20 & !_LC2_E2 &  _LC5_E2
         # !_LC1_E20 &  _LC2_E2 & !_LC5_E2;

-- Node name is '|FDIV1:42|:9' = '|FDIV1:42|cnt2' 
-- Equation name is '_LC1_E2', type is buried 
_LC1_E2  = DFFE( _EQ116, GLOBAL( clk),  VCC,  VCC,  VCC);
  _EQ116 =  _LC1_E2 & !_LC1_E20 & !_LC5_E2
         #  _LC1_E2 & !_LC1_E20 & !_LC2_E2
         # !_LC1_E2 & !_LC1_E20 &  _LC2_E2 &  _LC5_E2;

-- Node name is '|FDIV1:42|:8' = '|FDIV1:42|cnt3' 
-- Equation name is '_LC7_E20', type is buried 
_LC7_E20 = DFFE( _EQ117, GLOBAL( clk),  VCC,  VCC,  VCC);
  _EQ117 = !_LC1_E20 & !_LC5_E20 &  _LC7_E20
         # !_LC1_E20 &  _LC5_E20 & !_LC7_E20;

-- Node name is '|FDIV1:42|:7' = '|FDIV1:42|cnt4' 
-- Equation name is '_LC8_E20', type is buried 
_LC8_E20 = DFFE( _EQ118, GLOBAL( clk),  VCC,  VCC,  VCC);
  _EQ118 = !_LC1_E20 & !_LC7_E20 &  _LC8_E20
         # !_LC1_E20 & !_LC5_E20 &  _LC8_E20
         # !_LC1_E20 &  _LC5_E20 &  _LC7_E20 & !_LC8_E20;

-- Node name is '|FDIV1:42|:6' = '|FDIV1:42|cnt5' 
-- Equation name is '_LC2_E20', type is buried 
_LC2_E20 = DFFE( _EQ119, GLOBAL( clk),  VCC,  VCC,  VCC);
  _EQ119 = !_LC1_E20 &  _LC2_E20 & !_LC8_E20
         # !_LC1_E20 &  _LC2_E20 & !_LC6_E20
         # !_LC1_E20 & !_LC2_E20 &  _LC6_E20 &  _LC8_E20;

-- Node name is '|FDIV1:42|:5' = '|FDIV1:42|cnt6' 
-- Equation name is '_LC2_E12', type is buried 
_LC2_E12 = DFFE( _EQ120, GLOBAL( clk),  VCC,  VCC,  VCC);
  _EQ120 = !_LC1_E20 &  _LC2_E12 & !_LC3_E20
         # !_LC1_E20 & !_LC2_E12 &  _LC3_E20;

-- Node name is '|FDIV1:42|:4' = '|FDIV1:42|cnt7' 
-- Equation name is '_LC3_E12', type is buried 
_LC3_E12 = DFFE( _EQ121, GLOBAL( clk),  VCC,  VCC,  VCC);
  _EQ121 = !_LC1_E20 & !_LC2_E12 &  _LC3_E12
         # !_LC1_E20 &  _LC3_E12 & !_LC3_E20
         # !_LC1_E20 &  _LC2_E12 & !_LC3_E12 &  _LC3_E20;

-- Node name is '|FDIV1:42|LPM_ADD_SUB:109|addcore:adder|:79' from file "addcore.tdf" line 312, column 64
-- Equation name is '_LC5_E20', type is buried 
_LC5_E20 = LCELL( _EQ122);
  _EQ122 =  _LC1_E2 &  _LC2_E2 &  _LC5_E2;

-- Node name is '|FDIV1:42|LPM_ADD_SUB:109|addcore:adder|:83' from file "addcore.tdf" line 312, column 64
-- Equation name is '_LC6_E20', type is buried 
_LC6_E20 = LCELL( _EQ123);
  _EQ123 =  _LC5_E20 &  _LC7_E20;

-- Node name is '|FDIV1:42|LPM_ADD_SUB:109|addcore:adder|:91' from file "addcore.tdf" line 312, column 64
-- Equation name is '_LC3_E20', type is buried 
_LC3_E20 = LCELL( _EQ124);
  _EQ124 =  _LC2_E20 &  _LC5_E20 &  _LC7_E20 &  _LC8_E20;

-- Node name is '|FDIV1:42|:2' 
-- Equation name is '_LC3_E18', type is buried 
_LC3_E18 = DFFE( _EQ125, GLOBAL( clk),  VCC,  VCC,  VCC);
  _EQ125 = !_LC1_E20 &  _LC3_E18
         #  _LC1_E20 & !_LC3_E18;

-- Node name is '|FDIV1:42|~45~1' 
-- Equation name is '_LC1_E12', type is buried 
-- synthesized logic cell 
_LC1_E12 = LCELL( _EQ126);
  _EQ126 = !_LC2_E20
         #  _LC2_E12
         # !_LC3_E12;

-- Node name is '|FDIV1:42|~45~2' 
-- Equation name is '_LC4_E20', type is buried 
-- synthesized logic cell 
_LC4_E20 = LCELL( _EQ127);
  _EQ127 = !_LC2_E2
         #  _LC1_E2
         #  _LC7_E20;

-- Node name is '|FDIV1:42|:45' 
-- Equation name is '_LC1_E20', type is buried 
!_LC1_E20 = _LC1_E20~NOT;
_LC1_E20~NOT = LCELL( _EQ128);
  _EQ128 =  _LC5_E2
         #  _LC8_E20
         #  _LC1_E12
         #  _LC4_E20;

-- Node name is '|INFO_MUX2:88|:10' 
-- Equation name is '_LC8_B38', type is buried 
_LC8_B38 = DFFE( _EQ129,  _LC3_E18,  VCC,  VCC,  VCC);
  _EQ129 = !_LC3_I27 & !_LC6_I27 &  _LC8_I34
         #  _LC6_I27 &  _LC8_B38
         #  _LC3_I27 &  _LC8_B38;

-- Node name is '|INFO_MUX2:88|:12' 
-- Equation name is '_LC4_B38', type is buried 
_LC4_B38 = DFFE( _EQ130,  _LC3_E18,  VCC,  VCC,  VCC);
  _EQ130 = !_LC3_I27 & !_LC6_I27 &  _LC6_I34
         #  _LC4_B38 &  _LC6_I27
         #  _LC3_I27 &  _LC4_B38;

-- Node name is '|INFO_MUX2:88|:14' 
-- Equation name is '_LC6_I36', type is buried 
_LC6_I36 = DFFE( _EQ131,  _LC3_E18,  VCC,  VCC,  VCC);
  _EQ131 = !_LC3_I27 &  _LC5_I36 & !_LC6_I27
         #  _LC6_I27 &  _LC6_I36
         #  _LC3_I27 &  _LC6_I36;

-- Node name is '|INFO_MUX2:88|:16' 
-- Equation name is '_LC8_I43', type is buried 
_LC8_I43 = DFFE( _EQ132,  _LC3_E18,  VCC,  VCC,  VCC);
  _EQ132 = !_LC3_I27 & !_LC6_I27 &  _LC7_I50
         #  _LC6_I27 &  _LC8_I43
         #  _LC3_I27 &  _LC8_I43;

-- Node name is '|INFO_MUX2:88|~18~1' 
-- Equation name is '_LC7_E18', type is buried 
-- synthesized logic cell 
_LC7_E18 = LCELL( _EQ133);
  _EQ133 = !_LC1_E18 & !_LC2_E18 & !_LC4_E18;

-- Node name is '|INFO_MUX2:88|:18' 
-- Equation name is '_LC6_E21', type is buried 
_LC6_E21 = DFFE( _EQ134,  _LC3_E18,  VCC,  VCC,  VCC);
  _EQ134 = !_LC3_I27 &  _LC5_E21 & !_LC6_I27
         #  _LC6_E21 &  _LC6_I27
         #  _LC3_I27 &  _LC6_E21;

-- Node name is '|INFO_MUX2:88|~20~1' 
-- Equation name is '_LC1_C36', type is buried 
-- synthesized logic cell 
_LC1_C36 = LCELL( _EQ135);
  _EQ135 = !_LC3_C36 & !_LC5_C36 & !_LC6_C36;

-- Node name is '|INFO_MUX2:88|:20' 
-- Equation name is '_LC4_I36', type is buried 
_LC4_I36 = DFFE( _EQ136,  _LC3_E18,  VCC,  VCC,  VCC);
  _EQ136 =  _LC2_I40 & !_LC3_I27 & !_LC6_I27
         #  _LC4_I36 &  _LC6_I27
         #  _LC3_I27 &  _LC4_I36;

-- Node name is '|INFO_MUX2:88|:22' 
-- Equation name is '_LC3_B38', type is buried 
_LC3_B38 = DFFE( _EQ137,  _LC3_E18,  VCC,  VCC,  VCC);
  _EQ137 =  _LC3_B38 &  _LC6_I27
         #  _LC3_B38 & !_LC3_I27
         #  _LC3_I27 & !_LC6_I27 &  _LC6_I34;

-- Node name is '|INFO_MUX2:88|:24' 
-- Equation name is '_LC2_I36', type is buried 
_LC2_I36 = DFFE( _EQ138,  _LC3_E18,  VCC,  VCC,  VCC);
  _EQ138 =  _LC2_I36 &  _LC6_I27
         #  _LC2_I36 & !_LC3_I27
         #  _LC3_I27 &  _LC5_I36 & !_LC6_I27;

-- Node name is '|INFO_MUX2:88|:26' 
-- Equation name is '_LC4_I43', type is buried 
_LC4_I43 = DFFE( _EQ139,  _LC3_E18,  VCC,  VCC,  VCC);
  _EQ139 =  _LC4_I43 &  _LC6_I27
         # !_LC3_I27 &  _LC4_I43
         #  _LC3_I27 & !_LC6_I27 &  _LC7_I50;

-- Node name is '|INFO_MUX2:88|:28' 
-- Equation name is '_LC6_B38', type is buried 
_LC6_B38 = DFFE( _EQ140,  _LC3_E18,  VCC,  VCC,  VCC);
  _EQ140 =  _LC6_B38 & !_LC6_I27
         #  _LC3_I27 &  _LC6_B38
         # !_LC3_I27 &  _LC6_I27 &  _LC6_I34;

-- Node name is '|INFO_MUX2:88|:30' 
-- Equation name is '_LC3_I36', type is buried 
_LC3_I36 = DFFE( _EQ141,  _LC3_E18,  VCC,  VCC,  VCC);
  _EQ141 =  _LC3_I36 & !_LC6_I27
         #  _LC3_I27 &  _LC3_I36
         # !_LC3_I27 &  _LC5_I36 &  _LC6_I27;

-- Node name is '|INFO_MUX2:88|:32' 
-- Equation name is '_LC3_I43', type is buried 
_LC3_I43 = DFFE( _EQ142,  _LC3_E18,  VCC,  VCC,  VCC);
  _EQ142 =  _LC3_I43 & !_LC6_I27
         #  _LC3_I27 &  _LC3_I43
         # !_LC3_I27 &  _LC6_I27 &  _LC7_I50;

-- Node name is '|INFO_MUX2:88|:34' 
-- Equation name is '_LC6_E48', type is buried 
_LC6_E48 = DFFE( _EQ143,  _LC3_E18,  VCC,  VCC,  VCC);
  _EQ143 =  _LC6_E48 &  _LC6_I27
         # !_LC3_I27 &  _LC6_E48
         #  _LC2_I40 &  _LC3_I27 & !_LC6_I27;

-- Node name is '|INFO_MUX2:88|:36' 
-- Equation name is '_LC1_E21', type is buried 
_LC1_E21 = DFFE( _EQ144,  _LC3_E18,  VCC,  VCC,  VCC);
  _EQ144 =  _LC1_E21 &  _LC6_I27
         #  _LC1_E21 & !_LC3_I27
         #  _LC3_I27 &  _LC5_E21 & !_LC6_I27;

-- Node name is '|INFO_MUX2:88|:38' 
-- Equation name is '_LC6_I43', type is buried 
_LC6_I43 = DFFE( _EQ145,  _LC3_E18,  VCC,  VCC,  VCC);
  _EQ145 =  _LC6_I27 &  _LC6_I43
         # !_LC3_I27 &  _LC6_I43
         #  _LC3_I27 & !_LC6_I27 &  _LC8_I34;

-- Node name is '|MOTOR_CONTROL2:79|:13' 
-- Equation name is '_LC7_I36', type is buried 
_LC7_I36 = LCELL( _EQ146);
  _EQ146 =  _LC8_I36 &  _LC8_I43;

-- Node name is '|MOTOR_CONTROL2:79|:16' 
-- Equation name is '_LC1_I36', type is buried 
_LC1_I36 = LCELL( _EQ147);
  _EQ147 =  _LC6_I36 &  _LC8_I36;

-- Node name is '|MOTOR_CONTROL2:79|:19' 
-- Equation name is '_LC5_B38', type is buried 
_LC5_B38 = LCELL( _EQ148);
  _EQ148 =  _LC3_E21 &  _LC4_B38;

-- Node name is '|MOTOR_CONTROL2:79|:22' 
-- Equation name is '_LC7_B38', type is buried 
_LC7_B38 = LCELL( _EQ149);
  _EQ149 =  _LC3_E21 &  _LC8_B38;

-- Node name is '|RX2:71|:36' = '|RX2:71|buf0' 
-- Equation name is '_LC6_I50', type is buried 
_LC6_I50 = DFFE( _EQ150,  _LC3_E18, !_LC6_I33,  VCC,  VCC);
  _EQ150 = !_LC3_I50 &  _LC6_I50
         #  _LC1_I50 &  _LC6_I50
         #  data_pc & !_LC1_I50 &  _LC3_I50;

-- Node name is '|RX2:71|:35' = '|RX2:71|buf1' 
-- Equation name is '_LC2_I50', type is buried 
_LC2_I50 = DFFE( _EQ151,  _LC3_E18, !_LC6_I33,  VCC,  VCC);
  _EQ151 =  _LC2_I50 & !_LC8_I50
         #  _LC2_I50 & !_LC4_I50
         #  data_pc &  _LC4_I50 &  _LC8_I50;

-- Node name is '|RX2:71|:34' = '|RX2:71|buf2' 
-- Equation name is '_LC3_I34', type is buried 
_LC3_I34 = DFFE( _EQ152,  _LC3_E18, !_LC6_I33,  VCC,  VCC);
  _EQ152 = !_LC2_I34 &  _LC3_I34
         # !_LC1_I34 &  _LC3_I34
         #  data_pc &  _LC1_I34 &  _LC2_I34;

-- Node name is '|RX2:71|:33' = '|RX2:71|buf3' 
-- Equation name is '_LC7_I34', type is buried 
_LC7_I34 = DFFE( _EQ153,  _LC3_E18, !_LC6_I33,  VCC,  VCC);
  _EQ153 =  data_pc & !_LC4_I34 &  _LC5_I34
         # !_LC5_I34 &  _LC7_I34
         #  _LC4_I34 &  _LC7_I34;

-- Node name is '|RX2:71|:32' = '|RX2:71|buf4' 
-- Equation name is '_LC4_I40', type is buried 
_LC4_I40 = DFFE( _EQ154,  _LC3_E18, !_LC6_I33,  VCC,  VCC);
  _EQ154 =  _LC4_I40 & !_LC8_I40
         #  _LC4_I40 &  _LC5_I40
         #  data_pc & !_LC5_I40 &  _LC8_I40;

-- Node name is '|RX2:71|:31' = '|RX2:71|buf5' 
-- Equation name is '_LC7_I40', type is buried 
_LC7_I40 = DFFE( _EQ155,  _LC3_E18, !_LC6_I33,  VCC,  VCC);
  _EQ155 = !_LC3_I40 &  _LC7_I40
         #  _LC6_I40 &  _LC7_I40
         #  data_pc &  _LC3_I40 & !_LC6_I40;

-- Node name is '|RX2:71|:30' = '|RX2:71|buf6' 
-- Equation name is '_LC8_I27', type is buried 
_LC8_I27 = DFFE( _EQ156,  _LC3_E18, !_LC6_I33,  VCC,  VCC);
  _EQ156 = !_LC7_I27 &  _LC8_I27
         #  _LC1_I40 &  _LC8_I27
         #  data_pc & !_LC1_I40 &  _LC7_I27;

-- Node name is '|RX2:71|:29' = '|RX2:71|buf7' 
-- Equation name is '_LC5_I27', type is buried 
_LC5_I27 = DFFE( _EQ157,  _LC3_E18, !_LC6_I33,  VCC,  VCC);
  _EQ157 =  data_pc & !_LC2_I27 &  _LC8_I49
         #  _LC5_I27 & !_LC8_I49
         #  _LC2_I27 &  _LC5_I27;

-- Node name is '|RX2:71|:28' = '|RX2:71|cnt0' 
-- Equation name is '_LC6_I42', type is buried 
_LC6_I42 = DFFE( _EQ158,  _LC3_E18, !_LC6_I33,  VCC,  VCC);
  _EQ158 =  _LC4_I33 & !_LC6_I42
         #  _LC6_I42 & !_LC7_I43;

-- Node name is '|RX2:71|:27' = '|RX2:71|cnt1' 
-- Equation name is '_LC5_I42', type is buried 
_LC5_I42 = DFFE( _EQ159,  _LC3_E18, !_LC6_I33,  VCC,  VCC);
  _EQ159 =  _LC4_I33 & !_LC5_I42 &  _LC6_I42
         #  _LC4_I33 &  _LC5_I42 & !_LC6_I42
         #  _LC5_I42 & !_LC7_I43;

-- Node name is '|RX2:71|:26' = '|RX2:71|cnt2' 
-- Equation name is '_LC3_I42', type is buried 
_LC3_I42 = DFFE( _EQ160,  _LC3_E18, !_LC6_I33,  VCC,  VCC);
  _EQ160 = !_LC2_I42 &  _LC3_I42 &  _LC4_I33
         #  _LC2_I42 & !_LC3_I42 &  _LC4_I33
         #  _LC3_I42 & !_LC7_I43;

-- Node name is '|RX2:71|:25' = '|RX2:71|cnt3' 
-- Equation name is '_LC8_I42', type is buried 
_LC8_I42 = DFFE( _EQ161,  _LC3_E18, !_LC6_I33,  VCC,  VCC);
  _EQ161 =  _LC4_I33 & !_LC7_I42 &  _LC8_I42
         #  _LC4_I33 &  _LC7_I42 & !_LC8_I42
         # !_LC7_I43 &  _LC8_I42;

-- Node name is '|RX2:71|:24' = '|RX2:71|cnt4' 
-- Equation name is '_LC1_I43', type is buried 
_LC1_I43 = DFFE( _EQ162,  _LC3_E18, !_LC6_I33,  VCC,  VCC);
  _EQ162 = !_LC1_I42 &  _LC1_I43 &  _LC4_I33
         #  _LC1_I42 & !_LC1_I43 &  _LC4_I33
         #  _LC1_I43 & !_LC7_I43;

-- Node name is '|RX2:71|:23' = '|RX2:71|cnt5' 
-- Equation name is '_LC4_I27', type is buried 
_LC4_I27 = DFFE( _EQ163,  _LC3_E18, !_LC6_I33,  VCC,  VCC);
  _EQ163 =  _LC4_I27 &  _LC4_I33 & !_LC5_I43
         # !_LC4_I27 &  _LC4_I33 &  _LC5_I43
         #  _LC4_I27 & !_LC7_I43;

-- Node name is '|RX2:71|:22' = '|RX2:71|cnt6' 
-- Equation name is '_LC3_I33', type is buried 
_LC3_I33 = DFFE( _EQ164,  _LC3_E18, !_LC6_I33,  VCC,  VCC);
  _EQ164 = !_LC1_I27 &  _LC3_I33 &  _LC4_I33
         #  _LC1_I27 & !_LC3_I33 &  _LC4_I33
         #  _LC3_I33 & !_LC7_I43;

-- Node name is '|RX2:71|:21' = '|RX2:71|cnt7' 
-- Equation name is '_LC5_I33', type is buried 
_LC5_I33 = DFFE( _EQ165,  _LC3_E18, !_LC6_I33,  VCC,  VCC);
  _EQ165 =  _LC4_I33 &  _LC5_I33 & !_LC8_I33
         #  _LC4_I33 & !_LC5_I33 &  _LC8_I33
         #  _LC5_I33 & !_LC7_I43;

-- Node name is '|RX2:71|LPM_ADD_SUB:377|addcore:adder|:75' from file "addcore.tdf" line 312, column 64
-- Equation name is '_LC2_I42', type is buried 
_LC2_I42 = LCELL( _EQ166);
  _EQ166 =  _LC5_I42 &  _LC6_I42;

-- Node name is '|RX2:71|LPM_ADD_SUB:377|addcore:adder|:79' from file "addcore.tdf" line 312, column 64
-- Equation name is '_LC7_I42', type is buried 
_LC7_I42 = LCELL( _EQ167);
  _EQ167 =  _LC3_I42 &  _LC5_I42 &  _LC6_I42;

-- Node name is '|RX2:71|LPM_ADD_SUB:377|addcore:adder|:83' from file "addcore.tdf" line 312, column 64
-- Equation name is '_LC1_I42', type is buried 
_LC1_I42 = LCELL( _EQ168);
  _EQ168 =  _LC7_I42 &  _LC8_I42;

-- Node name is '|RX2:71|LPM_ADD_SUB:377|addcore:adder|:87' from file "addcore.tdf" line 312, column 64
-- Equation name is '_LC5_I43', type is buried 
_LC5_I43 = LCELL( _EQ169);
  _EQ169 =  _LC1_I42 &  _LC1_I43;

-- Node name is '|RX2:71|LPM_ADD_SUB:377|addcore:adder|:91' from file "addcore.tdf" line 312, column 64
-- Equation name is '_LC1_I27', type is buried 
_LC1_I27 = LCELL( _EQ170);
  _EQ170 =  _LC4_I27 &  _LC5_I43;

-- Node name is '|RX2:71|LPM_ADD_SUB:377|addcore:adder|:95' from file "addcore.tdf" line 312, column 64
-- Equation name is '_LC8_I33', type is buried 
_LC8_I33 = LCELL( _EQ171);
  _EQ171 =  _LC1_I27 &  _LC3_I33;

-- Node name is '|RX2:71|:20' = '|RX2:71|start' 
-- Equation name is '_LC7_I43', type is buried 
_LC7_I43 = DFFE( VCC, !data_pc, !_LC6_I33,  VCC,  VCC);

-- Node name is '|RX2:71|:37' = '|RX2:71|start_bit' 
-- Equation name is '_LC1_I49', type is buried 
_LC1_I49 = DFFE( _EQ172,  _LC3_E18,  VCC,  VCC, !_LC6_I33);
  _EQ172 =  _LC1_I49 &  _LC5_I50
         #  data_pc & !_LC5_I50;

-- Node name is '|RX2:71|:38' = '|RX2:71|stop_bit' 
-- Equation name is '_LC4_I49', type is buried 
_LC4_I49 = DFFE( _EQ173,  _LC3_E18,  VCC,  VCC, !_LC6_I33);
  _EQ173 =  data_pc & !_LC3_I49
         #  _LC3_I49 &  _LC4_I49;

-- Node name is '|RX2:71|:3' 
-- Equation name is '_LC6_I27', type is buried 
_LC6_I27 = DFFE( _EQ174,  _LC3_E18,  VCC,  VCC, !_LC6_I33);
  _EQ174 =  _LC6_I27 &  _LC6_I49
         #  _LC5_I27 & !_LC6_I49;

-- Node name is '|RX2:71|:5' 
-- Equation name is '_LC3_I27', type is buried 
_LC3_I27 = DFFE( _EQ175,  _LC3_E18,  VCC,  VCC, !_LC6_I33);
  _EQ175 =  _LC3_I27 &  _LC6_I49
         # !_LC6_I49 &  _LC8_I27;

-- Node name is '|RX2:71|:7' 
-- Equation name is '_LC2_I40', type is buried 
_LC2_I40 = DFFE( _EQ176,  _LC3_E18,  VCC,  VCC, !_LC6_I33);
  _EQ176 =  _LC2_I40 &  _LC6_I49
         # !_LC6_I49 &  _LC7_I40;

-- Node name is '|RX2:71|:9' 
-- Equation name is '_LC5_E21', type is buried 
_LC5_E21 = DFFE( _EQ177,  _LC3_E18,  VCC,  VCC, !_LC6_I33);
  _EQ177 =  _LC5_E21 &  _LC6_I49
         #  _LC4_I40 & !_LC6_I49;

-- Node name is '|RX2:71|:11' 
-- Equation name is '_LC8_I34', type is buried 
_LC8_I34 = DFFE( _EQ178,  _LC3_E18,  VCC,  VCC, !_LC6_I33);
  _EQ178 =  _LC6_I49 &  _LC8_I34
         # !_LC6_I49 &  _LC7_I34;

-- Node name is '|RX2:71|:13' 
-- Equation name is '_LC6_I34', type is buried 
_LC6_I34 = DFFE( _EQ179,  _LC3_E18,  VCC,  VCC, !_LC6_I33);
  _EQ179 =  _LC6_I34 &  _LC6_I49
         #  _LC3_I34 & !_LC6_I49;

-- Node name is '|RX2:71|:15' 
-- Equation name is '_LC5_I36', type is buried 
_LC5_I36 = DFFE( _EQ180,  _LC3_E18,  VCC,  VCC, !_LC6_I33);
  _EQ180 =  _LC5_I36 &  _LC6_I49
         #  _LC2_I50 & !_LC6_I49;

-- Node name is '|RX2:71|:17' 
-- Equation name is '_LC7_I50', type is buried 
_LC7_I50 = DFFE( _EQ181,  _LC3_E18,  VCC,  VCC, !_LC6_I33);
  _EQ181 =  _LC6_I49 &  _LC7_I50
         # !_LC6_I49 &  _LC6_I50;

-- Node name is '|RX2:71|~480~1' 
-- Equation name is '_LC4_I50', type is buried 
-- synthesized logic cell 
!_LC4_I50 = _LC4_I50~NOT;
_LC4_I50~NOT = LCELL( _EQ182);
  _EQ182 =  _LC1_I50
         #  _LC2_I43 & !_LC3_I33 & !_LC4_I27;

-- Node name is '|RX2:71|~480~2' 
-- Equation name is '_LC1_I34', type is buried 
-- synthesized logic cell 
!_LC1_I34 = _LC1_I34~NOT;
_LC1_I34~NOT = LCELL( _EQ183);
  _EQ183 = !_LC4_I50
         #  _LC2_I33 & !_LC3_I33 &  _LC4_I27;

-- Node name is '|RX2:71|~497~1' 
-- Equation name is '_LC4_I42', type is buried 
-- synthesized logic cell 
!_LC4_I42 = _LC4_I42~NOT;
_LC4_I42~NOT = LCELL( _EQ184);
  _EQ184 =  _LC6_I42
         #  _LC3_I42
         #  _LC5_I42;

-- Node name is '|RX2:71|~497~2' 
-- Equation name is '_LC2_I43', type is buried 
-- synthesized logic cell 
_LC2_I43 = LCELL( _EQ185);
  _EQ185 =  _LC1_I43 &  _LC4_I42 & !_LC5_I33 &  _LC8_I42;

-- Node name is '|RX2:71|:497' 
-- Equation name is '_LC3_I50', type is buried 
_LC3_I50 = LCELL( _EQ186);
  _EQ186 =  _LC2_I43 & !_LC3_I33 & !_LC4_I27;

-- Node name is '|RX2:71|~514~1' 
-- Equation name is '_LC2_I33', type is buried 
-- synthesized logic cell 
_LC2_I33 = LCELL( _EQ187);
  _EQ187 = !_LC1_I43 &  _LC4_I42 & !_LC5_I33 &  _LC8_I42;

-- Node name is '|RX2:71|:514' 
-- Equation name is '_LC8_I50', type is buried 
_LC8_I50 = LCELL( _EQ188);
  _EQ188 =  _LC2_I33 & !_LC3_I33 &  _LC4_I27;

-- Node name is '|RX2:71|:531' 
-- Equation name is '_LC2_I34', type is buried 
_LC2_I34 = LCELL( _EQ189);
  _EQ189 =  _LC2_I43 & !_LC3_I33 &  _LC4_I27;

-- Node name is '|RX2:71|:548' 
-- Equation name is '_LC5_I34', type is buried 
!_LC5_I34 = _LC5_I34~NOT;
_LC5_I34~NOT = LCELL( _EQ190);
  _EQ190 = !_LC3_I33
         # !_LC2_I33
         #  _LC4_I27;

-- Node name is '|RX2:71|:565' 
-- Equation name is '_LC8_I40', type is buried 
_LC8_I40 = LCELL( _EQ191);
  _EQ191 =  _LC2_I43 &  _LC3_I33 & !_LC4_I27;

-- Node name is '|RX2:71|:582' 
-- Equation name is '_LC3_I40', type is buried 
_LC3_I40 = LCELL( _EQ192);
  _EQ192 =  _LC2_I33 &  _LC3_I33 &  _LC4_I27;

-- Node name is '|RX2:71|:599' 
-- Equation name is '_LC7_I27', type is buried 
_LC7_I27 = LCELL( _EQ193);
  _EQ193 =  _LC2_I43 &  _LC3_I33 &  _LC4_I27;

-- Node name is '|RX2:71|~616~1' 
-- Equation name is '_LC2_I49', type is buried 
-- synthesized logic cell 
!_LC2_I49 = _LC2_I49~NOT;
_LC2_I49~NOT = LCELL( _EQ194);
  _EQ194 = !_LC8_I42
         # !_LC4_I42
         # !_LC1_I33;

-- Node name is '|RX2:71|:616' 
-- Equation name is '_LC8_I49', type is buried 
!_LC8_I49 = _LC8_I49~NOT;
_LC8_I49~NOT = LCELL( _EQ195);
  _EQ195 =  _LC1_I43
         # !_LC2_I49;

-- Node name is '|RX2:71|~633~1' 
-- Equation name is '_LC1_I33', type is buried 
-- synthesized logic cell 
!_LC1_I33 = _LC1_I33~NOT;
_LC1_I33~NOT = LCELL( _EQ196);
  _EQ196 = !_LC5_I33
         #  _LC4_I27
         #  _LC3_I33;

-- Node name is '|RX2:71|~1824~1' 
-- Equation name is '_LC4_I33', type is buried 
-- synthesized logic cell 
_LC4_I33 = LCELL( _EQ197);
  _EQ197 = !_LC5_I33 &  _LC7_I43
         # !_LC3_I33 & !_LC4_I27 &  _LC7_I43;

-- Node name is '|RX2:71|~1883~1' 
-- Equation name is '_LC4_I34', type is buried 
-- synthesized logic cell 
_LC4_I34 = LCELL( _EQ198);
  _EQ198 = !_LC1_I34
         #  _LC2_I43 & !_LC3_I33 &  _LC4_I27;

-- Node name is '|RX2:71|~1883~2' 
-- Equation name is '_LC5_I40', type is buried 
-- synthesized logic cell 
_LC5_I40 = LCELL( _EQ199);
  _EQ199 =  _LC4_I34
         #  _LC2_I33 &  _LC3_I33 & !_LC4_I27;

-- Node name is '|RX2:71|~1883~3' 
-- Equation name is '_LC6_I40', type is buried 
-- synthesized logic cell 
_LC6_I40 = LCELL( _EQ200);
  _EQ200 =  _LC5_I40
         #  _LC2_I43 &  _LC3_I33 & !_LC4_I27;

-- Node name is '|RX2:71|~1883~4' 
-- Equation name is '_LC1_I40', type is buried 
-- synthesized logic cell 
_LC1_I40 = LCELL( _EQ201);
  _EQ201 =  _LC6_I40
         #  _LC2_I33 &  _LC3_I33 &  _LC4_I27;

-- Node name is '|RX2:71|~1883~5' 
-- Equation name is '_LC2_I27', type is buried 
-- synthesized logic cell 
_LC2_I27 = LCELL( _EQ202);
  _EQ202 =  _LC1_I40
         #  _LC2_I43 &  _LC3_I33 &  _LC4_I27;

-- Node name is '|RX2:71|~1883~6' 
-- Equation name is '_LC5_I49', type is buried 
-- synthesized logic cell 
!_LC5_I49 = _LC5_I49~NOT;
_LC5_I49~NOT = LCELL( _EQ203);
  _EQ203 = !_LC1_I49 &  _LC3_I42 &  _LC4_I49 &  _LC5_I42;

-- Node name is '|RX2:71|~1883~7' 
-- Equation name is '_LC7_I49', type is buried 
-- synthesized logic cell 
!_LC7_I49 = _LC7_I49~NOT;
_LC7_I49~NOT = LCELL( _EQ204);
  _EQ204 =  _LC1_I33 & !_LC5_I49 & !_LC6_I42 &  _LC8_I42;

-- Node name is '|RX2:71|~1883~8' 
-- Equation name is '_LC6_I49', type is buried 
-- synthesized logic cell 
!_LC6_I49 = _LC6_I49~NOT;
_LC6_I49~NOT = LCELL( _EQ205);
  _EQ205 =  _LC1_I43 & !_LC2_I27 & !_LC2_I49 & !_LC7_I49;

-- Node name is '|RX2:71|~1919~1' 
-- Equation name is '_LC3_I49', type is buried 
-- synthesized logic cell 
_LC3_I49 = LCELL( _EQ206);
  _EQ206 =  _LC2_I27
         # !_LC1_I43
         # !_LC2_I49;

-- Node name is '|RX2:71|~1967~1' 
-- Equation name is '_LC1_I50', type is buried 
-- synthesized logic cell 
_LC1_I50 = LCELL( _EQ207);
  _EQ207 = !_LC7_I43
         #  _LC2_I33 & !_LC3_I33 & !_LC4_I27;

-- Node name is '|RX2:71|~1973~1' 
-- Equation name is '_LC5_I50', type is buried 
-- synthesized logic cell 
!_LC5_I50 = _LC5_I50~NOT;
_LC5_I50~NOT = LCELL( _EQ208);
  _EQ208 =  _LC2_I33 & !_LC3_I33 & !_LC4_I27 &  _LC7_I43;

-- Node name is '|RX2:71|~2071~1' 
-- Equation name is '_LC7_I33', type is buried 
-- synthesized logic cell 
_LC7_I33 = LCELL( _EQ209);
  _EQ209 =  _LC1_I43
         #  _LC8_I42
         # !_LC5_I33;

-- Node name is '|RX2:71|:2071' 
-- Equation name is '_LC6_I33', type is buried 
!_LC6_I33 = _LC6_I33~NOT;
_LC6_I33~NOT = LCELL( _EQ210);
  _EQ210 = !_LC4_I42
         #  _LC7_I33
         # !_LC4_I27
         #  _LC3_I33;

-- Node name is '|SERVO_CONVERT1:82|:18' = '|SERVO_CONVERT1:82|count0' 
-- Equation name is '_LC4_B33', type is buried 
_LC4_B33 = DFFE( _EQ211,  _LC3_E18,  VCC,  VCC,  VCC);
  _EQ211 = !_LC4_B33 &  _LC5_B29;

-- Node name is '|SERVO_CONVERT1:82|:17' = '|SERVO_CONVERT1:82|count1' 
-- Equation name is '_LC7_B35', type is buried 
_LC7_B35 = DFFE( _EQ212,  _LC3_E18,  VCC,  VCC,  VCC);
  _EQ212 = !_LC4_B33 &  _LC5_B29 &  _LC7_B35
         #  _LC4_B33 &  _LC5_B29 & !_LC7_B35;

-- Node name is '|SERVO_CONVERT1:82|:16' = '|SERVO_CONVERT1:82|count2' 
-- Equation name is '_LC4_B35', type is buried 
_LC4_B35 = DFFE( _EQ213,  _LC3_E18,  VCC,  VCC,  VCC);
  _EQ213 =  _LC4_B35 &  _LC5_B29 & !_LC7_B35
         # !_LC4_B33 &  _LC4_B35 &  _LC5_B29
         #  _LC4_B33 & !_LC4_B35 &  _LC5_B29 &  _LC7_B35;

-- Node name is '|SERVO_CONVERT1:82|:15' = '|SERVO_CONVERT1:82|count3' 
-- Equation name is '_LC6_B35', type is buried 
_LC6_B35 = DFFE( _EQ214,  _LC3_E18,  VCC,  VCC,  VCC);
  _EQ214 =  _LC5_B29 &  _LC6_B35 & !_LC8_B35
         #  _LC5_B29 & !_LC6_B35 &  _LC8_B35;

-- Node name is '|SERVO_CONVERT1:82|:14' = '|SERVO_CONVERT1:82|count4' 
-- Equation name is '_LC3_B35', type is buried 
_LC3_B35 = DFFE( _EQ215,  _LC3_E18,  VCC,  VCC,  VCC);
  _EQ215 =  _LC3_B35 &  _LC5_B29 & !_LC6_B35
         #  _LC3_B35 &  _LC5_B29 & !_LC8_B35
         # !_LC3_B35 &  _LC5_B29 &  _LC6_B35 &  _LC8_B35;

-- Node name is '|SERVO_CONVERT1:82|:13' = '|SERVO_CONVERT1:82|count5' 
-- Equation name is '_LC4_B37', type is buried 
_LC4_B37 = DFFE( _EQ216,  _LC3_E18,  VCC,  VCC,  VCC);
  _EQ216 =  _LC4_B37 &  _LC5_B29 & !_LC5_B35
         # !_LC4_B37 &  _LC5_B29 &  _LC5_B35;

-- Node name is '|SERVO_CONVERT1:82|:12' = '|SERVO_CONVERT1:82|count6' 
-- Equation name is '_LC5_B37', type is buried 
_LC5_B37 = DFFE( _EQ217,  _LC3_E18,  VCC,  VCC,  VCC);
  _EQ217 = !_LC4_B37 &  _LC5_B29 &  _LC5_B37
         #  _LC5_B29 & !_LC5_B35 &  _LC5_B37
         #  _LC4_B37 &  _LC5_B29 &  _LC5_B35 & !_LC5_B37;

-- Node name is '|SERVO_CONVERT1:82|:11' = '|SERVO_CONVERT1:82|count7' 
-- Equation name is '_LC1_B37', type is buried 
_LC1_B37 = DFFE( _EQ218,  _LC3_E18,  VCC,  VCC,  VCC);
  _EQ218 =  _LC1_B37 &  _LC5_B29 & !_LC6_B37
         #  _LC1_B37 &  _LC5_B29 & !_LC5_B37
         # !_LC1_B37 &  _LC5_B29 &  _LC5_B37 &  _LC6_B37;

-- Node name is '|SERVO_CONVERT1:82|:10' = '|SERVO_CONVERT1:82|count8' 
-- Equation name is '_LC2_B29', type is buried 
_LC2_B29 = DFFE( _EQ219,  _LC3_E18,  VCC,  VCC,  VCC);
  _EQ219 =  _LC2_B29 &  _LC5_B29 & !_LC8_B37
         # !_LC2_B29 &  _LC5_B29 &  _LC8_B37;

-- Node name is '|SERVO_CONVERT1:82|~9~1' = '|SERVO_CONVERT1:82|count9~1' 
-- Equation name is '_LC1_B30', type is buried 
-- synthesized logic cell 
_LC1_B30 = LCELL( _EQ220);
  _EQ220 = !_LC1_B37 &  _LC3_B38;

-- Node name is '|SERVO_CONVERT1:82|~9~2' = '|SERVO_CONVERT1:82|count9~2' 
-- Equation name is '_LC5_B33', type is buried 
-- synthesized logic cell 
_LC5_B33 = LCELL( _EQ221);
  _EQ221 =  _LC1_B30 & !_LC3_B35 & !_LC4_B33 & !_LC5_B37;

-- Node name is '|SERVO_CONVERT1:82|~9~3' = '|SERVO_CONVERT1:82|count9~3' 
-- Equation name is '_LC8_B33', type is buried 
-- synthesized logic cell 
_LC8_B33 = LCELL( _EQ222);
  _EQ222 =  _LC3_B38 & !_LC4_B37 &  _LC4_I43;

-- Node name is '|SERVO_CONVERT1:82|:9' = '|SERVO_CONVERT1:82|count9' 
-- Equation name is '_LC3_B29', type is buried 
_LC3_B29 = DFFE( _EQ223,  _LC3_E18,  VCC,  VCC,  VCC);
  _EQ223 = !_LC2_B29 &  _LC3_B29 &  _LC5_B29
         #  _LC3_B29 &  _LC5_B29 & !_LC8_B37
         #  _LC2_B29 & !_LC3_B29 &  _LC5_B29 &  _LC8_B37;

-- Node name is '|SERVO_CONVERT1:82|:8' = '|SERVO_CONVERT1:82|count10' 
-- Equation name is '_LC8_B29', type is buried 
_LC8_B29 = DFFE( _EQ224,  _LC3_E18,  VCC,  VCC,  VCC);
  _EQ224 = !_LC6_B29 & !_LC7_B29 &  _LC8_B29
         #  _LC4_B29 &  _LC6_B29 & !_LC8_B29
         #  _LC6_B29 & !_LC7_B29 & !_LC8_B29;

-- Node name is '|SERVO_CONVERT1:82|:7' = '|SERVO_CONVERT1:82|count11' 
-- Equation name is '_LC7_B29', type is buried 
_LC7_B29 = DFFE( _EQ225,  _LC3_E18,  VCC,  VCC,  VCC);
  _EQ225 =  _LC5_B29 &  _LC7_B29 & !_LC8_B29
         #  _LC5_B29 & !_LC6_B29 &  _LC7_B29
         #  _LC5_B29 &  _LC6_B29 & !_LC7_B29 &  _LC8_B29;

-- Node name is '|SERVO_CONVERT1:82|LPM_ADD_SUB:219|addcore:adder|:95' from file "addcore.tdf" line 312, column 64
-- Equation name is '_LC8_B35', type is buried 
_LC8_B35 = LCELL( _EQ226);
  _EQ226 =  _LC4_B33 &  _LC4_B35 &  _LC7_B35;

-- Node name is '|SERVO_CONVERT1:82|LPM_ADD_SUB:219|addcore:adder|:103' from file "addcore.tdf" line 312, column 64
-- Equation name is '_LC5_B35', type is buried 
_LC5_B35 = LCELL( _EQ227);
  _EQ227 =  _LC3_B35 &  _LC6_B35 &  _LC8_B35;

-- Node name is '|SERVO_CONVERT1:82|LPM_ADD_SUB:219|addcore:adder|:107' from file "addcore.tdf" line 312, column 64
-- Equation name is '_LC6_B37', type is buried 
_LC6_B37 = LCELL( _EQ228);
  _EQ228 =  _LC4_B37 &  _LC5_B35;

-- Node name is '|SERVO_CONVERT1:82|LPM_ADD_SUB:219|addcore:adder|:115' from file "addcore.tdf" line 312, column 64
-- Equation name is '_LC8_B37', type is buried 
_LC8_B37 = LCELL( _EQ229);
  _EQ229 =  _LC1_B37 &  _LC4_B37 &  _LC5_B35 &  _LC5_B37;

-- Node name is '|SERVO_CONVERT1:82|LPM_ADD_SUB:219|addcore:adder|:123' from file "addcore.tdf" line 312, column 64
-- Equation name is '_LC6_B29', type is buried 
_LC6_B29 = LCELL( _EQ230);
  _EQ230 =  _LC2_B29 &  _LC3_B29 &  _LC8_B37;

-- Node name is '|SERVO_CONVERT1:82|:5' 
-- Equation name is '_LC4_B49', type is buried 
_LC4_B49 = DFFE( _EQ231,  _LC3_E18,  VCC,  VCC,  VCC);
  _EQ231 = !_LC3_B29 & !_LC7_B29 & !_LC8_B29 &  _LC8_B49;

-- Node name is '|SERVO_CONVERT1:82|:113' 
-- Equation name is '_LC5_B29', type is buried 
_LC5_B29 = LCELL( _EQ232);
  _EQ232 = !_LC7_B29
         #  _LC4_B29 & !_LC8_B29;

-- Node name is '|SERVO_CONVERT1:82|~123~1' 
-- Equation name is '_LC2_B35', type is buried 
-- synthesized logic cell 
_LC2_B35 = LCELL( _EQ233);
  _EQ233 = !_LC3_B35
         # !_LC6_B35;

-- Node name is '|SERVO_CONVERT1:82|~123~2' 
-- Equation name is '_LC3_B37', type is buried 
-- synthesized logic cell 
_LC3_B37 = LCELL( _EQ234);
  _EQ234 = !_LC4_B37
         # !_LC1_B37
         # !_LC5_B37;

-- Node name is '|SERVO_CONVERT1:82|~123~3' 
-- Equation name is '_LC1_B35', type is buried 
-- synthesized logic cell 
_LC1_B35 = LCELL( _EQ235);
  _EQ235 =  _LC2_B35
         # !_LC4_B35 & !_LC7_B35
         #  _LC3_B37;

-- Node name is '|SERVO_CONVERT1:82|:123' 
-- Equation name is '_LC4_B29', type is buried 
_LC4_B29 = LCELL( _EQ236);
  _EQ236 =  _LC1_B35
         # !_LC3_B29
         # !_LC2_B29;

-- Node name is '|SERVO_CONVERT1:82|~393~1' 
-- Equation name is '_LC6_B33', type is buried 
-- synthesized logic cell 
_LC6_B33 = LCELL( _EQ237);
  _EQ237 =  _LC5_B33
         # !_LC2_B29 &  _LC2_I36 & !_LC4_B37;

-- Node name is '|SERVO_CONVERT1:82|~393~2' 
-- Equation name is '_LC1_B33', type is buried 
-- synthesized logic cell 
_LC1_B33 = LCELL( _EQ238);
  _EQ238 =  _LC4_I43 &  _LC6_B33 & !_LC6_B35 & !_LC7_B35;

-- Node name is '|SERVO_CONVERT1:82|~393~3' 
-- Equation name is '_LC7_B33', type is buried 
-- synthesized logic cell 
_LC7_B33 = LCELL( _EQ239);
  _EQ239 = !_LC4_B37 &  _LC4_I43 & !_LC6_B35
         #  _LC2_I36;

-- Node name is '|SERVO_CONVERT1:82|~393~4' 
-- Equation name is '_LC3_B33', type is buried 
-- synthesized logic cell 
_LC3_B33 = LCELL( _EQ240);
  _EQ240 = !_LC2_B29 &  _LC7_B33 & !_LC7_B35
         # !_LC2_B29 & !_LC4_B33 &  _LC7_B33;

-- Node name is '|SERVO_CONVERT1:82|~393~5' 
-- Equation name is '_LC1_B49', type is buried 
-- synthesized logic cell 
_LC1_B49 = LCELL( _EQ241);
  _EQ241 =  _LC1_B33
         #  _LC3_B33 & !_LC3_B35 & !_LC5_B37;

-- Node name is '|SERVO_CONVERT1:82|~393~6' 
-- Equation name is '_LC2_B49', type is buried 
-- synthesized logic cell 
_LC2_B49 = LCELL( _EQ242);
  _EQ242 = !_LC2_B29 & !_LC4_B37 &  _LC4_I43
         #  _LC1_B30 &  _LC4_I43;

-- Node name is '|SERVO_CONVERT1:82|~393~7' 
-- Equation name is '_LC3_B49', type is buried 
-- synthesized logic cell 
_LC3_B49 = LCELL( _EQ243);
  _EQ243 =  _LC1_B30 & !_LC4_B37 & !_LC6_B35
         #  _LC2_B49;

-- Node name is '|SERVO_CONVERT1:82|~393~8' 
-- Equation name is '_LC5_B49', type is buried 
-- synthesized logic cell 
_LC5_B49 = LCELL( _EQ244);
  _EQ244 = !_LC3_B35 & !_LC6_B35
         #  _LC4_I43
         # !_LC4_B37;

-- Node name is '|SERVO_CONVERT1:82|~393~9' 
-- Equation name is '_LC6_B49', type is buried 
-- synthesized logic cell 
_LC6_B49 = LCELL( _EQ245);
  _EQ245 =  _LC1_B30 & !_LC5_B37
         # !_LC2_B29 & !_LC5_B37 &  _LC5_B49;

-- Node name is '|SERVO_CONVERT1:82|~393~10' 
-- Equation name is '_LC7_B49', type is buried 
-- synthesized logic cell 
_LC7_B49 = LCELL( _EQ246);
  _EQ246 =  _LC2_I36 & !_LC3_B35 &  _LC3_B49
         #  _LC2_I36 &  _LC6_B49;

-- Node name is '|SERVO_CONVERT1:82|~393~11' 
-- Equation name is '_LC1_B29', type is buried 
-- synthesized logic cell 
_LC1_B29 = LCELL( _EQ247);
  _EQ247 =  _LC2_I36
         #  _LC4_I43
         #  _LC1_B35;

-- Node name is '|SERVO_CONVERT1:82|~393~12' 
-- Equation name is '_LC7_B37', type is buried 
-- synthesized logic cell 
_LC7_B37 = LCELL( _EQ248);
  _EQ248 = !_LC4_B35 & !_LC4_B37
         #  _LC2_B35 & !_LC4_B37
         #  _LC4_I43;

-- Node name is '|SERVO_CONVERT1:82|~393~13' 
-- Equation name is '_LC2_B33', type is buried 
-- synthesized logic cell 
_LC2_B33 = LCELL( _EQ249);
  _EQ249 =  _LC2_I36 &  _LC8_B33
         # !_LC2_B29 &  _LC2_I36
         # !_LC5_B37 &  _LC8_B33
         # !_LC2_B29 & !_LC5_B37;

-- Node name is '|SERVO_CONVERT1:82|~393~14' 
-- Equation name is '_LC2_B37', type is buried 
-- synthesized logic cell 
_LC2_B37 = LCELL( _EQ250);
  _EQ250 = !_LC1_B37 & !_LC2_B29 &  _LC7_B37
         # !_LC1_B37 &  _LC2_B33;

-- Node name is '|SERVO_CONVERT1:82|~393~15' 
-- Equation name is '_LC2_B38', type is buried 
-- synthesized logic cell 
_LC2_B38 = LCELL( _EQ251);
  _EQ251 =  _LC1_B29 & !_LC2_B29 &  _LC3_B38
         #  _LC2_B37;

-- Node name is '|SERVO_CONVERT1:82|~393~16' 
-- Equation name is '_LC8_B49', type is buried 
-- synthesized logic cell 
_LC8_B49 = LCELL( _EQ252);
  _EQ252 =  _LC1_B49 & !_LC4_B35
         #  _LC7_B49
         #  _LC2_B38;



Project Information      d:\dor and dan\everything 6\everything\everything.rpt

** COMPILATION SETTINGS & TIMES **

Processing Menu Commands
------------------------

Design Doctor                             = off

Logic Synthesis:

   Synthesis Type Used                    = Multi-Level

   Default Synthesis Style                = NORMAL

      Logic option settings in 'NORMAL' style for 'FLEX10K' family

      CARRY_CHAIN                         = ignore
      CARRY_CHAIN_LENGTH                  = 32
      CASCADE_CHAIN                       = ignore
      CASCADE_CHAIN_LENGTH                = 2
      DECOMPOSE_GATES                     = on
      DUPLICATE_LOGIC_EXTRACTION          = on
      MINIMIZATION                        = full
      MULTI_LEVEL_FACTORING               = on
      NOT_GATE_PUSH_BACK                  = on
      REDUCE_LOGIC                        = on
      REFACTORIZATION                     = on
      REGISTER_OPTIMIZATION               = on
      RESYNTHESIZE_NETWORK                = on
      SLOW_SLEW_RATE                      = off
      SUBFACTOR_EXTRACTION                = on
      IGNORE_SOFT_BUFFERS                 = on
      USE_LPM_FOR_AHDL_OPERATORS          = off

   Other logic synthesis settings:

      Automatic Global Clock              = on
      Automatic Global Clear              = on
      Automatic Global Preset             = on
      Automatic Global Output Enable      = on
      Automatic Fast I/O                  = off
      Automatic Register Packing          = off
      Automatic Open-Drain Pins           = on
      Automatic Implement in EAB          = off
      Optimize                            = 5

Default Timing Specifications: None

Cut All Bidir Feedback Timing Paths       = on
Cut All Clear & Preset Timing Paths       = on

Ignore Timing Assignments                 = off

Functional SNF Extractor                  = off

Linked SNF Extractor                      = off
Timing SNF Extractor                      = on
Optimize Timing SNF                       = off
Generate AHDL TDO File                    = off
Fitter Settings                           = NORMAL
Use Quartus Fitter                        = on
Smart Recompile                           = off
Total Recompile                           = off

Interfaces Menu Commands
------------------------

EDIF Netlist Writer                       = off
Verilog Netlist Writer                    = off
VHDL Netlist Writer                       = off

Compilation Times
-----------------

   Compiler Netlist Extractor             00:00:00
   Database Builder                       00:00:00
   Logic Synthesizer                      00:00:00
   Partitioner                            00:00:00
   Fitter                                 00:00:01
   Timing SNF Extractor                   00:00:00
   Assembler                              00:00:00
   --------------------------             --------
   Total Time                             00:00:01


Memory Allocated
-----------------

Peak memory allocated during compilation  = 39,259K
