<HTML>
<HEAD>
<TITLE> Shantanu Dutt </TITLE>
</HEAD>
<H1> Shantanu Dutt </H1>

Professor <BR>
<A HREF="http://www.ece.uic.edu/">
Department of Electrical and Computer Engineering </A><BR>
<A HREF="http://www.uic.edu">
University of Illinois at Chicago </A><BR> 

<BODY>

<HR>
<img align =bottom src = mypict3.jpg alt="Shantanu Dutt's photo" width="290"
                        height="218">

<hr>

Contact: <br>
Dept. of ECE <br>
Univ. of Illinois at Chicago <br>
1020 Science and Engr. Offices <br>
851 S. Morgan St. <br>
Chicago, IL 60607-7053 <br>
Phone: (312) 355-1314; Fax: (312) 996-6465 <br>
e-mail: dutt@uic.edu <br>
<hr>

<h2>
<A HREF=
pictures_over_the_years.html>
Personal: Down Memory Lane in (a Few) Pictures
</A>
<hr>

<h2>
<A HREF=./stories//stories.html> Stories by Yours Truly
</A>
</h2>
<hr>

<h2>
<A HREF=bio.html> Bio  </A>
</h2>
<hr>

<h2>
<A HREF=dutt-vita.pdf> Vita </A>
and 
<A HREF=dutt_research_bio.pdf> Research Highlights  </A>
</h2>
<hr>

<h2>
<A HREF=http://scholar.google.com/citations?hl=en&user=CoEVjVAAAAAJ&view_op=list_works&gmla=AJsN-F42ow2hjeKaecIrrk67hBw54_3MUYi_SsE-qcbq1auR4cAI07-WrTvbzbO7SFuQgNNtfk8k9QXsVdHFKzplM28jyfb42E-2SWsjlucS-kVf398R8GGpmRXKZwciTEndl90OmJia> My 
Google Scholar page  </A>
</h2>
<hr>

<h3>
New! Our Edited Special Issue in VLSI Design has finally appeared (2014)
<br>
<A HREF=http://www.hindawi.com/journals/vlsi/si/803435/>
The VLSI Design Journal Special Issue in
New Algorithmic Techniques for Complex EDA Problems
</A>
</h3>
<h4>
Guest Editors:
<UL>
<LI>
Shantanu Dutt, Dept. of ECE, University of Illinois at Chicago, USA.
<LI>
Dinesh Mehta, Dept. of EECS, Colorado School of Mines, USA.
<li> Gi-Joon Nam, IBM Research Labs, Austin, TX, USA.
</ul>
</h4>
<hr>

<H2>
<A HREF=./benchmarks-etc/FlowPlace/flow.html>
The FlowPlace Page  </A> <br><br>
Contains timing-driven benchmarks and placement outputs produced by
our FlowPlace TD incremental placer.
</H2>

<hr>


<hr>

<H2>
<A href=./publ.html>
Journal and Refereed-Conference Publications (dated) </A> </H2>
<hr>

The following databases have more up-to-date lists of some (not all) of my publications: <br>
<br>
(1) <A href=http://dblp.uni-trier.de/pers/hd/d/Dutt:Shantanu>
A list of some of my publications on the DPLB server </A> and <br><br>

<hr>

<H2>
<A HREF=./ra-announce.html> RA Positions </A> </H2>
<hr>

<H3> Teaching </H3>
<UL>

<LI>
<A HREF=./courses/ece368/ece368.html> <CITE> ECE 368---CAD Based Logic Design
(Spring 2014)
</CITE> </A>

<LI>
<A HREF=./courses/ece566/ece566.html> <CITE> ECE/CS 566---Parallel
Processing (Spring 2018)
</CITE> </A>

<LI>

<A HREF=./courses/ece565/ece565.html> <CITE> ECE 565---VLSI Design
Automation (Fall 2017) </CITE> </A>

<LI>
<A HREF=./courses/ece366/ece366.html> <CITE> ECE 366---Computer
Architecture (Fall 2001)
</CITE> </A>

<LI>
<A HREF=./courses/ece465/ece465.html> <CITE> ECE 465---Digital Systems
(Spring 2018) </CITE> </A>

<LI> 
<A HREF=./courses/eecs265/eecs265.html> <CITE> EECS 265---Intro. Logic Design
(Spring 1998) </CITE> </A>

</UL>

<HR>

<HR>

<H3> Research Interests </H3>
<ul>
<li> VLSI CAD: Physical design, incremental design, physical synthesis,
high-level synthesis (ASICs and FPGAs)  <br>
<li> Discrete Optimization <br>
<li> FPGA BIST and trusted design <br>
<li> Fault-Tolerant Computing--Systems and Chips  <br>
<li> Parallel and Distributed Computing  <br>
</ul>



<HR>

</BODY>

</HTML>
