

================================================================
== Vitis HLS Report for 'PE_wrapper_0_3_x0'
================================================================
* Date:           Fri Sep 16 06:03:14 2022

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        top
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.433 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+----------+----------+-----------+-----+----------+---------+
    |  Latency (cycles)  |  Latency (absolute)  |    Interval    | Pipeline|
    |   min   |    max   |    min   |    max    | min |    max   |   Type  |
    +---------+----------+----------+-----------+-----+----------+---------+
    |       49|  50336737|  0.163 us|  0.168 sec|   49|  50336737|     none|
    +---------+----------+----------+-----------+-----+----------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------------------------------------------------------------------------------------------+---------+----------+-------------+-----------+-----------+---------+----------+
        |                                                                                                        |  Latency (cycles)  |  Iteration  |  Initiation Interval  |   Trip  |          |
        |                                                Loop Name                                               |   min   |    max   |   Latency   |  achieved |   target  |  Count  | Pipelined|
        +--------------------------------------------------------------------------------------------------------+---------+----------+-------------+-----------+-----------+---------+----------+
        |- PE_wrapper_0_3_x0_loop_1_PE_wrapper_0_3_x0_loop_2                                                     |       48|  50336736|  2 ~ 2097364|          -|          -|       24|        no|
        | + PE_wrapper_0_3_x0_loop_3                                                                             |      144|       144|           18|          -|          -|        8|        no|
        |  ++ PE_wrapper_0_3_x0_loop_4                                                                           |       16|        16|            1|          -|          -|       16|        no|
        | + PE_wrapper_0_3_x0_loop_5_PE_wrapper_0_3_x0_loop_7_PE_wrapper_0_3_x0_loop_8_PE_wrapper_0_3_x0_loop_9  |  2097216|   2097216|           67|          2|          2|  1048576|       yes|
        +--------------------------------------------------------------------------------------------------------+---------+----------+-------------+-----------+-----------+---------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+------+
|         Name        | BRAM_18K|  DSP  |    FF   |   LUT   | URAM |
+---------------------+---------+-------+---------+---------+------+
|DSP                  |        -|      -|        -|        -|     -|
|Expression           |        -|      -|        0|      532|     -|
|FIFO                 |        -|      -|        -|        -|     -|
|Instance             |        -|     32|     2416|     1416|     -|
|Memory               |        1|      -|        0|        0|     -|
|Multiplexer          |        -|      -|        -|      695|     -|
|Register             |        -|      -|     2816|      576|     -|
+---------------------+---------+-------+---------+---------+------+
|Total                |        1|     32|     5232|     3219|     0|
+---------------------+---------+-------+---------+---------+------+
|Available SLR        |     1344|   3072|   864000|   432000|   320|
+---------------------+---------+-------+---------+---------+------+
|Utilization SLR (%)  |       ~0|      1|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+
|Available            |     5376|  12288|  3456000|  1728000|  1280|
+---------------------+---------+-------+---------+---------+------+
|Utilization (%)      |       ~0|     ~0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+

+ Detail: 
    * Instance: 
    +-------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |               Instance              |             Module             | BRAM_18K| DSP|  FF | LUT | URAM|
    +-------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |fadd_32ns_32ns_32_7_full_dsp_1_U153  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U154  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U155  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U156  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U157   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U158   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U159   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U160   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U161   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U162   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U163   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U164   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    +-------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |Total                                |                                |        0|  32| 2416| 1416|    0|
    +-------------------------------------+--------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    +-----------+---------------------------+---------+---+----+-----+------+-----+------+-------------+
    |   Memory  |           Module          | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-----------+---------------------------+---------+---+----+-----+------+-----+------+-------------+
    |local_D_U  |PE_wrapper_0_0_x0_local_D  |        1|  0|   0|    0|   128|   32|     1|         4096|
    +-----------+---------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total      |                           |        1|  0|   0|    0|   128|   32|     1|         4096|
    +-----------+---------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +------------------------------------+----------+----+---+----+------------+------------+
    |            Variable Name           | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------------------+----------+----+---+----+------------+------------+
    |add_ln5411_fu_529_p2                |         +|   0|  0|  14|           7|           7|
    |add_ln5414_fu_551_p2                |         +|   0|  0|  28|          21|           1|
    |add_ln691_348_fu_942_p2             |         +|   0|  0|  13|           6|           1|
    |add_ln691_349_fu_1013_p2            |         +|   0|  0|  12|           4|           1|
    |add_ln691_350_fu_495_p2             |         +|   0|  0|  12|           4|           1|
    |add_ln691_351_fu_511_p2             |         +|   0|  0|  12|           5|           1|
    |add_ln691_352_fu_1141_p2            |         +|   0|  0|  10|           3|           1|
    |add_ln691_353_fu_1067_p2            |         +|   0|  0|  12|           5|           1|
    |add_ln691_fu_873_p2                 |         +|   0|  0|   9|           2|           1|
    |add_ln890_172_fu_1073_p2            |         +|   0|  0|  16|           9|           1|
    |add_ln890_173_fu_762_p2             |         +|   0|  0|  21|          14|           1|
    |add_ln890_174_fu_768_p2             |         +|   0|  0|  22|          15|           1|
    |add_ln890_fu_449_p2                 |         +|   0|  0|  12|           5|           1|
    |c2_V_60_fu_804_p2                   |         +|   0|  0|  15|           8|           1|
    |empty_2428_fu_1110_p2               |         +|   0|  0|  14|           7|           7|
    |and_ln5414_1_fu_857_p2              |       and|   0|  0|   2|           1|           1|
    |and_ln5414_2_fu_862_p2              |       and|   0|  0|   2|           1|           1|
    |and_ln5414_fu_846_p2                |       and|   0|  0|   2|           1|           1|
    |and_ln5417_1_fu_928_p2              |       and|   0|  0|   2|           1|           1|
    |and_ln5417_fu_922_p2                |       and|   0|  0|   2|           1|           1|
    |and_ln5418_fu_999_p2                |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_01001           |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage1_01001           |       and|   0|  0|   2|           1|           1|
    |ap_block_state71_pp0_stage0_iter33  |       and|   0|  0|   2|           1|           1|
    |cmp_i_i273_not_fu_780_p2            |      icmp|   0|  0|   8|           2|           1|
    |cmp_i_i273_not_mid1_fu_892_p2       |      icmp|   0|  0|   8|           2|           1|
    |cmp_i_i279_not_fu_774_p2            |      icmp|   0|  0|  11|           8|           7|
    |cmp_i_i279_not_mid1_fu_817_p2       |      icmp|   0|  0|  11|           8|           7|
    |cmp_i_i_not_fu_786_p2               |      icmp|   0|  0|  10|           6|           5|
    |cmp_i_i_not_mid1_fu_967_p2          |      icmp|   0|  0|  10|           6|           5|
    |icmp_ln5414_fu_545_p2               |      icmp|   0|  0|  15|          21|          22|
    |icmp_ln890121_fu_461_p2             |      icmp|   0|  0|   8|           3|           3|
    |icmp_ln890_391_fu_489_p2            |      icmp|   0|  0|  10|           6|           6|
    |icmp_ln890_392_fu_505_p2            |      icmp|   0|  0|   9|           4|           5|
    |icmp_ln890_393_fu_539_p2            |      icmp|   0|  0|  10|           5|           6|
    |icmp_ln890_394_fu_744_p2            |      icmp|   0|  0|  12|          15|          14|
    |icmp_ln890_395_fu_840_p2            |      icmp|   0|  0|  10|           5|           6|
    |icmp_ln890_396_fu_851_p2            |      icmp|   0|  0|  11|           9|           8|
    |icmp_ln890_397_fu_756_p2            |      icmp|   0|  0|  12|          14|          13|
    |icmp_ln890_fu_455_p2                |      icmp|   0|  0|   9|           5|           5|
    |ap_block_state1                     |        or|   0|  0|   2|           1|           1|
    |ap_block_state6_pp0_stage1_iter0    |        or|   0|  0|   2|           1|           1|
    |brmerge906_fu_798_p2                |        or|   0|  0|   2|           1|           1|
    |brmerge906_mid1_fu_979_p2           |        or|   0|  0|   2|           1|           1|
    |or_ln5414_1_fu_835_p2               |        or|   0|  0|   2|           1|           1|
    |or_ln5414_fu_830_p2                 |        or|   0|  0|   2|           1|           1|
    |or_ln5417_1_fu_906_p2               |        or|   0|  0|   2|           1|           1|
    |or_ln5417_2_fu_917_p2               |        or|   0|  0|   2|           1|           1|
    |or_ln5417_fu_879_p2                 |        or|   0|  0|   2|           1|           1|
    |or_ln5418_1_fu_954_p2               |        or|   0|  0|   2|           1|           1|
    |or_ln5418_fu_948_p2                 |        or|   0|  0|   2|           1|           1|
    |or_ln890_58_fu_1025_p2              |        or|   0|  0|   2|           1|           1|
    |or_ln890_fu_1019_p2                 |        or|   0|  0|   2|           1|           1|
    |ret_fu_483_p2                       |        or|   0|  0|   6|           6|           2|
    |tmp1_fu_792_p2                      |        or|   0|  0|   2|           1|           1|
    |tmp1_mid1_fu_973_p2                 |        or|   0|  0|   2|           1|           1|
    |select_ln5401_fu_467_p3             |    select|   0|  0|   3|           1|           1|
    |select_ln5414_1_fu_823_p3           |    select|   0|  0|   2|           1|           1|
    |select_ln5414_2_fu_866_p3           |    select|   0|  0|   8|           1|           8|
    |select_ln5414_fu_810_p3             |    select|   0|  0|   2|           1|           1|
    |select_ln5417_1_fu_898_p3           |    select|   0|  0|   2|           1|           1|
    |select_ln5417_fu_884_p3             |    select|   0|  0|   6|           1|           1|
    |select_ln5418_1_fu_985_p3           |    select|   0|  0|   2|           1|           1|
    |select_ln5418_fu_959_p3             |    select|   0|  0|   4|           1|           1|
    |select_ln890_343_fu_1005_p3         |    select|   0|  0|   6|           1|           6|
    |select_ln890_344_fu_1031_p3         |    select|   0|  0|   5|           1|           1|
    |select_ln890_345_fu_1039_p3         |    select|   0|  0|   4|           1|           4|
    |select_ln890_346_fu_1079_p3         |    select|   0|  0|   9|           1|           1|
    |select_ln890_347_fu_1087_p3         |    select|   0|  0|  14|           1|           1|
    |select_ln890_348_fu_1094_p3         |    select|   0|  0|  15|           1|           1|
    |select_ln890_fu_934_p3              |    select|   0|  0|   2|           1|           2|
    |ap_enable_pp0                       |       xor|   0|  0|   2|           1|           2|
    |xor_ln5414_fu_750_p2                |       xor|   0|  0|   2|           1|           2|
    |xor_ln5417_fu_912_p2                |       xor|   0|  0|   2|           1|           2|
    |xor_ln5418_fu_993_p2                |       xor|   0|  0|   2|           2|           1|
    +------------------------------------+----------+----+---+----+------------+------------+
    |Total                               |          |   0|  0| 532|         284|         205|
    +------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------------------+----+-----------+-----+-----------+
    |                    Name                   | LUT| Input Size| Bits| Total Bits|
    +-------------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                  |  43|          8|    1|          8|
    |ap_done                                    |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter33                   |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter4                    |   9|          2|    1|          2|
    |ap_phi_mux_c2_V_phi_fu_339_p4              |   9|          2|    8|         16|
    |ap_phi_mux_c5_V_phi_fu_350_p4              |   9|          2|    2|          4|
    |ap_phi_mux_c6_V_58_phi_fu_361_p4           |   9|          2|    6|         12|
    |ap_phi_mux_c7_V_58_phi_fu_383_p4           |   9|          2|    4|          8|
    |ap_phi_mux_c8_V_phi_fu_394_p4              |   9|          2|    5|         10|
    |ap_phi_mux_indvar_flatten13_phi_fu_328_p4  |   9|          2|   14|         28|
    |ap_phi_mux_indvar_flatten41_phi_fu_317_p4  |   9|          2|   15|         30|
    |ap_phi_mux_indvar_flatten79_phi_fu_305_p4  |   9|          2|   21|         42|
    |ap_phi_mux_indvar_flatten_phi_fu_372_p4    |   9|          2|    9|         18|
    |c1_V_reg_268                               |   9|          2|    3|          6|
    |c2_V_reg_335                               |   9|          2|    8|         16|
    |c5_V_reg_346                               |   9|          2|    2|          4|
    |c6_V_58_reg_357                            |   9|          2|    6|         12|
    |c6_V_reg_279                               |   9|          2|    4|          8|
    |c7_V_58_reg_379                            |   9|          2|    4|          8|
    |c7_V_reg_290                               |   9|          2|    5|         10|
    |c8_V_reg_390                               |   9|          2|    5|         10|
    |fifo_A_PE_0_3_x028_blk_n                   |   9|          2|    1|          2|
    |fifo_A_PE_0_4_x029_blk_n                   |   9|          2|    1|          2|
    |fifo_B_PE_0_3_x076_blk_n                   |   9|          2|    1|          2|
    |fifo_B_PE_1_3_x077_blk_n                   |   9|          2|    1|          2|
    |fifo_C_PE_0_3_x0116_blk_n                  |   9|          2|    1|          2|
    |fifo_C_PE_1_3_x0117_blk_n                  |   9|          2|    1|          2|
    |fifo_D_drain_PE_0_3_x0153_blk_n            |   9|          2|    1|          2|
    |grp_fu_401_p0                              |  14|          3|   32|         96|
    |grp_fu_401_p1                              |  14|          3|   32|         96|
    |grp_fu_405_p0                              |  14|          3|   32|         96|
    |grp_fu_405_p1                              |  14|          3|   32|         96|
    |grp_fu_409_p0                              |  14|          3|   32|         96|
    |grp_fu_409_p1                              |  14|          3|   32|         96|
    |grp_fu_413_p0                              |  14|          3|   32|         96|
    |grp_fu_413_p1                              |  14|          3|   32|         96|
    |grp_fu_417_p0                              |  14|          3|   32|         96|
    |grp_fu_417_p1                              |  14|          3|   32|         96|
    |grp_fu_421_p0                              |  14|          3|   32|         96|
    |grp_fu_421_p1                              |  14|          3|   32|         96|
    |grp_fu_425_p0                              |  14|          3|   32|         96|
    |grp_fu_425_p1                              |  14|          3|   32|         96|
    |grp_fu_429_p0                              |  14|          3|   32|         96|
    |grp_fu_429_p1                              |  14|          3|   32|         96|
    |grp_fu_433_p0                              |  14|          3|   32|         96|
    |grp_fu_433_p1                              |  14|          3|   32|         96|
    |grp_fu_437_p0                              |  14|          3|   32|         96|
    |grp_fu_437_p1                              |  14|          3|   32|         96|
    |grp_fu_441_p0                              |  14|          3|   32|         96|
    |grp_fu_441_p1                              |  14|          3|   32|         96|
    |grp_fu_445_p0                              |  14|          3|   32|         96|
    |grp_fu_445_p1                              |  14|          3|   32|         96|
    |indvar_flatten13_reg_324                   |   9|          2|   14|         28|
    |indvar_flatten41_reg_313                   |   9|          2|   15|         30|
    |indvar_flatten79_reg_301                   |   9|          2|   21|         42|
    |indvar_flatten87_reg_257                   |   9|          2|    5|         10|
    |indvar_flatten_reg_368                     |   9|          2|    9|         18|
    |local_D_address1                           |  14|          3|    7|         21|
    |local_D_d1                                 |  14|          3|   32|         96|
    +-------------------------------------------+----+-----------+-----+-----------+
    |Total                                      | 695|        150| 1003|       2819|
    +-------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |add_1_reg_1549                    |  32|   0|   32|          0|
    |add_2_reg_1554                    |  32|   0|   32|          0|
    |add_3_reg_1559                    |  32|   0|   32|          0|
    |add_4_reg_1564                    |  32|   0|   32|          0|
    |add_5_reg_1569                    |  32|   0|   32|          0|
    |add_6_reg_1574                    |  32|   0|   32|          0|
    |add_7_reg_1579                    |  32|   0|   32|          0|
    |add_ln5414_reg_1189               |  21|   0|   21|          0|
    |add_ln691_350_reg_1163            |   4|   0|    4|          0|
    |add_ln691_353_reg_1453            |   5|   0|    5|          0|
    |add_ln890_173_reg_1373            |  14|   0|   14|          0|
    |add_ln890_174_reg_1378            |  15|   0|   15|          0|
    |add_ln890_reg_1146                |   5|   0|    5|          0|
    |add_reg_1544                      |  32|   0|   32|          0|
    |ap_CS_fsm                         |   7|   0|    7|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter12          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter13          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter14          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter15          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter16          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter17          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter18          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter19          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter20          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter21          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter22          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter23          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter24          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter25          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter26          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter27          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter28          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter29          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter30          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter31          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter32          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter33          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9           |   1|   0|    1|          0|
    |c1_V_reg_268                      |   3|   0|    3|          0|
    |c2_V_reg_335                      |   8|   0|    8|          0|
    |c5_V_reg_346                      |   2|   0|    2|          0|
    |c6_V_58_reg_357                   |   6|   0|    6|          0|
    |c6_V_reg_279                      |   4|   0|    4|          0|
    |c7_V_58_reg_379                   |   4|   0|    4|          0|
    |c7_V_reg_290                      |   5|   0|    5|          0|
    |c8_V_reg_390                      |   5|   0|    5|          0|
    |empty_reg_1408                    |   4|   0|    4|          0|
    |fifo_B_PE_0_3_x076_read_reg_1234  |  32|   0|   32|          0|
    |icmp_ln5414_reg_1185              |   1|   0|    1|          0|
    |icmp_ln890_394_reg_1327           |   1|   0|    1|          0|
    |icmp_ln890_397_reg_1347           |   1|   0|    1|          0|
    |indvar_flatten13_reg_324          |  14|   0|   14|          0|
    |indvar_flatten41_reg_313          |  15|   0|   15|          0|
    |indvar_flatten79_reg_301          |  21|   0|   21|          0|
    |indvar_flatten87_reg_257          |   5|   0|    5|          0|
    |indvar_flatten_reg_368            |   9|   0|    9|          0|
    |local_D_addr_58_reg_1473          |   7|   0|    7|          0|
    |local_D_load_reg_1499             |  32|   0|   32|          0|
    |mul13_reg_1504                    |  32|   0|   32|          0|
    |mul49_1_reg_1509                  |  32|   0|   32|          0|
    |mul49_2_reg_1514                  |  32|   0|   32|          0|
    |mul49_3_reg_1519                  |  32|   0|   32|          0|
    |mul49_4_reg_1524                  |  32|   0|   32|          0|
    |mul49_5_reg_1529                  |  32|   0|   32|          0|
    |mul49_6_reg_1534                  |  32|   0|   32|          0|
    |mul49_7_reg_1539                  |  32|   0|   32|          0|
    |mul_1_reg_1358                    |  32|   0|   32|          0|
    |mul_2_reg_1363                    |  32|   0|   32|          0|
    |mul_3_reg_1368                    |  32|   0|   32|          0|
    |mul_4_reg_1433                    |  32|   0|   32|          0|
    |mul_5_reg_1438                    |  32|   0|   32|          0|
    |mul_6_reg_1443                    |  32|   0|   32|          0|
    |mul_7_reg_1448                    |  32|   0|   32|          0|
    |mul_reg_1353                      |  32|   0|   32|          0|
    |select_ln5401_reg_1154            |   3|   0|    3|          0|
    |select_ln5414_2_reg_1383          |   8|   0|    8|          0|
    |select_ln5418_1_reg_1393          |   1|   0|    1|          0|
    |select_ln890_343_reg_1397         |   6|   0|    6|          0|
    |select_ln890_345_reg_1402         |   4|   0|    4|          0|
    |select_ln890_346_reg_1458         |   9|   0|    9|          0|
    |select_ln890_347_reg_1463         |  14|   0|   14|          0|
    |select_ln890_348_reg_1468         |  15|   0|   15|          0|
    |select_ln890_reg_1388             |   2|   0|    2|          0|
    |tmp_reg_1299                      |  32|   0|   32|          0|
    |v1_V_58_reg_1229                  |  32|   0|   32|          0|
    |v1_V_reg_1274                     |  32|   0|   32|          0|
    |v2_V_811_reg_1244                 |  32|   0|   32|          0|
    |v2_V_812_reg_1249                 |  32|   0|   32|          0|
    |v2_V_813_reg_1254                 |  32|   0|   32|          0|
    |v2_V_814_reg_1259                 |  32|   0|   32|          0|
    |v2_V_815_reg_1264                 |  32|   0|   32|          0|
    |v2_V_816_reg_1269                 |  32|   0|   32|          0|
    |v2_V_817_reg_1194                 |  32|   0|   32|          0|
    |v2_V_818_reg_1199                 |  32|   0|   32|          0|
    |v2_V_819_reg_1204                 |  32|   0|   32|          0|
    |v2_V_820_reg_1209                 |  32|   0|   32|          0|
    |v2_V_821_reg_1214                 |  32|   0|   32|          0|
    |v2_V_822_reg_1219                 |  32|   0|   32|          0|
    |v2_V_823_reg_1224                 |  32|   0|   32|          0|
    |v2_V_reg_1239                     |  32|   0|   32|          0|
    |xor_ln5414_reg_1340               |   1|   0|    1|          0|
    |zext_ln890_reg_1168               |   4|   0|    7|          3|
    |icmp_ln5414_reg_1185              |  64|  32|    1|          0|
    |local_D_addr_58_reg_1473          |  64|  32|    7|          0|
    |mul49_1_reg_1509                  |  64|  32|   32|          0|
    |mul49_2_reg_1514                  |  64|  32|   32|          0|
    |mul49_3_reg_1519                  |  64|  32|   32|          0|
    |mul49_4_reg_1524                  |  64|  32|   32|          0|
    |mul49_5_reg_1529                  |  64|  32|   32|          0|
    |mul49_6_reg_1534                  |  64|  32|   32|          0|
    |mul49_7_reg_1539                  |  64|  32|   32|          0|
    |select_ln5418_1_reg_1393          |  64|  32|    1|          0|
    |v1_V_reg_1274                     |  64|  32|   32|          0|
    |v2_V_811_reg_1244                 |  64|  32|   32|          0|
    |v2_V_812_reg_1249                 |  64|  32|   32|          0|
    |v2_V_813_reg_1254                 |  64|  32|   32|          0|
    |v2_V_814_reg_1259                 |  64|  32|   32|          0|
    |v2_V_815_reg_1264                 |  64|  32|   32|          0|
    |v2_V_816_reg_1269                 |  64|  32|   32|          0|
    |v2_V_reg_1239                     |  64|  32|   32|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             |2816| 576| 2156|          3|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------------------+-----+-----+------------+---------------------------+--------------+
|             RTL Ports            | Dir | Bits|  Protocol  |       Source Object       |    C Type    |
+----------------------------------+-----+-----+------------+---------------------------+--------------+
|ap_clk                            |   in|    1|  ap_ctrl_hs|          PE_wrapper_0_3_x0|  return value|
|ap_rst                            |   in|    1|  ap_ctrl_hs|          PE_wrapper_0_3_x0|  return value|
|ap_start                          |   in|    1|  ap_ctrl_hs|          PE_wrapper_0_3_x0|  return value|
|ap_done                           |  out|    1|  ap_ctrl_hs|          PE_wrapper_0_3_x0|  return value|
|ap_continue                       |   in|    1|  ap_ctrl_hs|          PE_wrapper_0_3_x0|  return value|
|ap_idle                           |  out|    1|  ap_ctrl_hs|          PE_wrapper_0_3_x0|  return value|
|ap_ready                          |  out|    1|  ap_ctrl_hs|          PE_wrapper_0_3_x0|  return value|
|fifo_A_PE_0_3_x028_dout           |   in|  256|     ap_fifo|         fifo_A_PE_0_3_x028|       pointer|
|fifo_A_PE_0_3_x028_empty_n        |   in|    1|     ap_fifo|         fifo_A_PE_0_3_x028|       pointer|
|fifo_A_PE_0_3_x028_read           |  out|    1|     ap_fifo|         fifo_A_PE_0_3_x028|       pointer|
|fifo_A_PE_0_4_x029_din            |  out|  256|     ap_fifo|         fifo_A_PE_0_4_x029|       pointer|
|fifo_A_PE_0_4_x029_full_n         |   in|    1|     ap_fifo|         fifo_A_PE_0_4_x029|       pointer|
|fifo_A_PE_0_4_x029_write          |  out|    1|     ap_fifo|         fifo_A_PE_0_4_x029|       pointer|
|fifo_B_PE_0_3_x076_dout           |   in|   32|     ap_fifo|         fifo_B_PE_0_3_x076|       pointer|
|fifo_B_PE_0_3_x076_empty_n        |   in|    1|     ap_fifo|         fifo_B_PE_0_3_x076|       pointer|
|fifo_B_PE_0_3_x076_read           |  out|    1|     ap_fifo|         fifo_B_PE_0_3_x076|       pointer|
|fifo_B_PE_1_3_x077_din            |  out|   32|     ap_fifo|         fifo_B_PE_1_3_x077|       pointer|
|fifo_B_PE_1_3_x077_full_n         |   in|    1|     ap_fifo|         fifo_B_PE_1_3_x077|       pointer|
|fifo_B_PE_1_3_x077_write          |  out|    1|     ap_fifo|         fifo_B_PE_1_3_x077|       pointer|
|fifo_C_PE_0_3_x0116_dout          |   in|  256|     ap_fifo|        fifo_C_PE_0_3_x0116|       pointer|
|fifo_C_PE_0_3_x0116_empty_n       |   in|    1|     ap_fifo|        fifo_C_PE_0_3_x0116|       pointer|
|fifo_C_PE_0_3_x0116_read          |  out|    1|     ap_fifo|        fifo_C_PE_0_3_x0116|       pointer|
|fifo_C_PE_1_3_x0117_din           |  out|  256|     ap_fifo|        fifo_C_PE_1_3_x0117|       pointer|
|fifo_C_PE_1_3_x0117_full_n        |   in|    1|     ap_fifo|        fifo_C_PE_1_3_x0117|       pointer|
|fifo_C_PE_1_3_x0117_write         |  out|    1|     ap_fifo|        fifo_C_PE_1_3_x0117|       pointer|
|fifo_D_drain_PE_0_3_x0153_din     |  out|   32|     ap_fifo|  fifo_D_drain_PE_0_3_x0153|       pointer|
|fifo_D_drain_PE_0_3_x0153_full_n  |   in|    1|     ap_fifo|  fifo_D_drain_PE_0_3_x0153|       pointer|
|fifo_D_drain_PE_0_3_x0153_write   |  out|    1|     ap_fifo|  fifo_D_drain_PE_0_3_x0153|       pointer|
+----------------------------------+-----+-----+------------+---------------------------+--------------+

