
==========================================================================
floorplan final report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
floorplan final report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
floorplan final report_worst_slack
--------------------------------------------------------------------------
worst slack 0.65

==========================================================================
floorplan final report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: _46_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _45_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _46_/CK (DFF_X1)
     1    0.95    0.01    0.08    0.08 ^ _46_/Q (DFF_X1)
                                         _01_ (net)
                  0.01    0.00    0.08 ^ _30_/A (MUX2_X1)
     1    1.73    0.01    0.04    0.12 ^ _30_/Z (MUX2_X1)
                                         _13_ (net)
                  0.01    0.00    0.12 ^ _31_/A2 (AND2_X2)
     1    1.14    0.01    0.03    0.15 ^ _31_/ZN (AND2_X2)
                                         _03_ (net)
                  0.01    0.00    0.15 ^ _45_/D (DFF_X1)
                                  0.15   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _45_/CK (DFF_X1)
                          0.00    0.00   library hold time
                                  0.00   data required time
-----------------------------------------------------------------------------
                                  0.00   data required time
                                 -0.15   data arrival time
-----------------------------------------------------------------------------
                                  0.14   slack (MET)



==========================================================================
floorplan final report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: load (input port clocked by core_clock)
Endpoint: _45_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     1    3.40    0.00    0.00    0.20 ^ load (in)
                                         load (net)
                  0.00    0.00    0.20 ^ _29_/A (BUF_X4)
     8   14.37    0.01    0.02    0.22 ^ _29_/Z (BUF_X4)
                                         _12_ (net)
                  0.01    0.00    0.22 ^ _30_/S (MUX2_X1)
     1    1.57    0.01    0.06    0.28 v _30_/Z (MUX2_X1)
                                         _13_ (net)
                  0.01    0.00    0.28 v _31_/A2 (AND2_X2)
     1    1.06    0.00    0.03    0.31 v _31_/ZN (AND2_X2)
                                         _03_ (net)
                  0.00    0.00    0.31 v _45_/D (DFF_X1)
                                  0.31   data arrival time

                  0.00    1.00    1.00   clock core_clock (rise edge)
                          0.00    1.00   clock network delay (ideal)
                          0.00    1.00   clock reconvergence pessimism
                                  1.00 ^ _45_/CK (DFF_X1)
                         -0.04    0.96   library setup time
                                  0.96   data required time
-----------------------------------------------------------------------------
                                  0.96   data required time
                                 -0.31   data arrival time
-----------------------------------------------------------------------------
                                  0.65   slack (MET)



==========================================================================
floorplan final report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: load (input port clocked by core_clock)
Endpoint: _45_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     1    3.40    0.00    0.00    0.20 ^ load (in)
                                         load (net)
                  0.00    0.00    0.20 ^ _29_/A (BUF_X4)
     8   14.37    0.01    0.02    0.22 ^ _29_/Z (BUF_X4)
                                         _12_ (net)
                  0.01    0.00    0.22 ^ _30_/S (MUX2_X1)
     1    1.57    0.01    0.06    0.28 v _30_/Z (MUX2_X1)
                                         _13_ (net)
                  0.01    0.00    0.28 v _31_/A2 (AND2_X2)
     1    1.06    0.00    0.03    0.31 v _31_/ZN (AND2_X2)
                                         _03_ (net)
                  0.00    0.00    0.31 v _45_/D (DFF_X1)
                                  0.31   data arrival time

                  0.00    1.00    1.00   clock core_clock (rise edge)
                          0.00    1.00   clock network delay (ideal)
                          0.00    1.00   clock reconvergence pessimism
                                  1.00 ^ _45_/CK (DFF_X1)
                         -0.04    0.96   library setup time
                                  0.96   data required time
-----------------------------------------------------------------------------
                                  0.96   data required time
                                 -0.31   data arrival time
-----------------------------------------------------------------------------
                                  0.65   slack (MET)



==========================================================================
floorplan final report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             4.95e-05   4.14e-07   6.26e-07   5.05e-05  80.3%
Combinational          8.41e-06   3.31e-06   7.05e-07   1.24e-05  19.7%
Clock                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  5.79e-05   3.72e-06   1.33e-06   6.29e-05 100.0%
                          92.0%       5.9%       2.1%
