<?xml version="1.0" encoding="UTF-8"?>
<Root VersionMajor="1" VersionMinor="15">
  <GenAppInfo Name="Vivado" Version="2019.2" CL="2708876" TimeStamp="Tue Apr 28 20:02:31 2020"/>
  <DSA Vendor="xilinx" BoardId="aws-vu9p-f1" Name="shell-v04261818" VersionMajor="201920" VersionMinor="2" Description="" FeatureRomTimestamp="0" DcpLogicFunctionStripped="false" DcpEncrypt="false" Unified="true" Fixed="false" DefaultOutputType="xclbin">
    <Host Architecture="x86_64" Interface="pcie"/>
    <Build UsesPR="true" PlatformState="impl" AcceleratorBinaryContent="dcp" ValidBinaryContentValues="dcp,bitstream" TopModuleName="cl_wrapper">
      <XoccLinkSwitches>
        <XoccLinkSwitch Name="xp" Value="param:compiler.lockFlowCritSlackThreshold=0"/>
        <XoccLinkSwitch Name="xp" Value="vivado_param:hd.routingContainmentAreaExpansion=true"/>
        <XoccLinkSwitch Name="xp" Value="vivado_param:hd.supportClockNetCrossDiffReconfigurablePartitions=1"/>
        <XoccLinkSwitch Name="xp" Value="vivado_param:bitstream.enablePR=4123"/>
        <XoccLinkSwitch Name="xp" Value="vivado_param:physynth.ultraRAMOptOutput=false"/>
        <XoccLinkSwitch Name="xp" Value="vivado_prop:run.__KERNEL__.{STEPS.SYNTH_DESIGN.ARGS.MAX_URAM_CASCADE_HEIGHT}={1}"/>
        <XoccLinkSwitch Name="xp" Value="vivado_param:synth.elaboration.rodinMoreOptions={rt::set_parameter disableOregPackingUram true}"/>
      </XoccLinkSwitches>
    </Build>
    <DesignIPs>
      <IP InstanceName="HIP" VLNV="xilinx.com:ip:sdx_memory_subsystem:1.0">
        <Configuration>
          <Parameter Name="ADVANCED_PROPERTIES" Value="plram_specifications {{ SIZE 128K AXI_DATA_WIDTH 512 SLR_ASSIGNMENT SLR2 } { SIZE 128K AXI_DATA_WIDTH 512 SLR_ASSIGNMENT SLR1 } { SIZE 128K AXI_DATA_WIDTH 512 SLR_ASSIGNMENT SLR0 }}"/>
          <Parameter Name="C_BASEADDR" Value="0x1000400000"/>
          <Parameter Name="C_HIGHADDR" Value="0x100041FFFF"/>
          <Parameter Name="Component_Name" Value="cl_HIP_0"/>
          <Parameter Name="EDK_IPTYPE" Value="PERIPHERAL"/>
          <Parameter Name="NUM_CLKS" Value="1"/>
          <Parameter Name="NUM_SI" Value="1"/>
        </Configuration>
      </IP>
    </DesignIPs>
    <Board Name="" Vendor="amazon" Part="">
      <Interfaces>
        <Interface Id="int1" Name="PCIe" Type="gen3x16"/>
      </Interfaces>
      <Memories>
        <Memory Name="mem0" Type="ddr4" Size="16GB" LowestAddress="0" HighestAddress="0"/>
        <Memory Name="mem1" Type="ddr4" Size="16GB" LowestAddress="0" HighestAddress="0"/>
        <Memory Name="mem2" Type="ddr4" Size="16GB" LowestAddress="0" HighestAddress="0"/>
        <Memory Name="mem3" Type="ddr4" Size="16GB" LowestAddress="0" HighestAddress="0"/>
      </Memories>
      <Images>
        <Img Type="HDPI" File=""/>
        <Img Type="MDPI" File=""/>
        <Img Type="LDPI" File=""/>
      </Images>
      <PCIeId Vendor="" Device="" Subsystem=""/>
    </Board>
    <Devices>
      <Device Name="fpga0" Type="8" FpgaDevice="virtexuplus:xcvu9p:flgb2104:-2:i">
        <SystemClocks>
          <SystemClock Name="clk_main_a0" Frequency="250000000"/>
        </SystemClocks>
        <Core Name="OCL_REGION_0" Type="clc_region" ComputeUnits="60" InstancePath="WRAPPER_INST/CL" DRBDName="cl.bd"/>
      </Device>
    </Devices>
    <Files>
      <File Type="EMU_XML" Name="emu/emu.xml"/>
      <File Type="POST_OPT_TCL" Name="tcl_hooks/post_opt.tcl"/>
      <File Type="PRE_SYS_LINK_TCL" Name="tcl_hooks/dynamic_prelink.tcl"/>
      <File Type="POST_SYS_LINK_TCL" Name="tcl_hooks/profile_postlink.tcl"/>
      <File Type="SYNTH_CONSTRS" Name="tcl_hooks/slr_floorplan.xdc" UsedIn="implementation" ProcessingOrder="NORMAL"/>
      <File Type="SYNTH_CONSTRS" Name="tcl_hooks/cl_synth_aws.xdc" UsedIn="synthesis implementation" ProcessingOrder="LATE"/>
      <File Type="SYNTH_CONSTRS" Name="tcl_hooks/cl_clocks_aws.xdc" UsedIn="out_of_context synthesis implementation" ProcessingOrder="EARLY"/>
      <File Type="SYNTH_CONSTRS" Name="tcl_hooks/cl_ddr.xdc" UsedIn="synthesis implementation" ProcessingOrder="LATE"/>
      <File Type="IMPL_CONSTRS" Name="tcl_hooks/slr_floorplan_parent_assignment.xdc" UsedIn="implementation" ProcessingOrder="LATE"/>
      <File Type="BB_LOCKED_IMPL_DCP" Name="xilinx_aws-vu9p-f1_shell-v04261818_201920_2_bb_locked.dcp"/>
      <File Type="HPFM" Name="xilinx_aws-vu9p-f1_shell-v04261818_201920_2.hpfm"/>
      <File Type="DR_BD" Name="bd/cl.bd"/>
      <File Type="IP_REPO_PATH" Name="iprepo"/>
      <File Type="IP_CACHE_DIR" Name="ipcache"/>
      <File Type="EXT_META_JSON" Name="ext_metadata.json"/>
    </Files>
  </DSA>
</Root>
