<?xml version="1.0"?>
<dblpperson name="Ney Laert Vilar Calazans" pid="c/NeyLVCalazans" n="144">
<person key="homepages/c/NeyLVCalazans" mdate="2022-02-15">
<author pid="c/NeyLVCalazans">Ney Laert Vilar Calazans</author>
<author pid="c/NeyLVCalazans">Ney Calazans</author>
<note type="affiliation">Pontifical Catholic University of Rio Grande do Sul, PUCRS, Brazil</note>
<url>http://www.inf.pucrs.br/~calazans/NCmain.html</url>
<url>https://dl.acm.org/profile/81100590444</url>
<url>https://orcid.org/0000-0002-0467-4294</url>
</person>
<r><inproceedings key="conf/lascas/PereiraGCOM25" mdate="2025-05-12">
<author pid="404/6042">Elisa Garcia Pereira</author>
<author pid="117/0776">Rafael Garibotti</author>
<author pid="c/NeyLVCalazans">Ney Calazans</author>
<author pid="22/1628">Luciano Ost</author>
<author pid="m/FernandoGehmMoraes">Fernando Moraes 0001</author>
<title>Exploring Soft Error Susceptibility in FET Devices via Geant4 Simulation.</title>
<pages>1-5</pages>
<year>2025</year>
<booktitle>LASCAS</booktitle>
<ee>https://doi.org/10.1109/LASCAS64004.2025.10966230</ee>
<crossref>conf/lascas/2025</crossref>
<url>db/conf/lascas/lascas2025.html#PereiraGCOM25</url>
<stream>streams/conf/lascas</stream>
</inproceedings>
</r>
<r><inproceedings key="conf/isvlsi/HannemanGVKAGMCRO24" mdate="2025-05-01">
<author pid="341/5091">Alex Hanneman</author>
<author pid="249/2958">Jonas Gava</author>
<author pid="386/6051">Paulo Vancin</author>
<author pid="386/5589">Aqsa Kk Kaim-Khani</author>
<author orcid="0009-0002-9491-530X" pid="218/1169">Sam Amiri</author>
<author pid="117/0776">Rafael Garibotti</author>
<author pid="m/FernandoGehmMoraes">Fernando Moraes 0001</author>
<author pid="c/NeyLVCalazans">Ney Calazans</author>
<author orcid="0000-0001-5781-5858" pid="r/RAdaLuzReis">Ricardo Reis 0001</author>
<author pid="22/1628">Luciano Ost</author>
<title>Soft Error Assessment of UAV Control Algorithms Running in Resource-Constrained Microprocessors.</title>
<pages>694-698</pages>
<year>2024</year>
<booktitle>ISVLSI</booktitle>
<ee>https://doi.org/10.1109/ISVLSI61997.2024.00133</ee>
<crossref>conf/isvlsi/2024</crossref>
<url>db/conf/isvlsi/isvlsi2024.html#HannemanGVKAGMCRO24</url>
<stream>streams/conf/isvlsi</stream>
</inproceedings>
</r>
<r><inproceedings key="conf/lascas/GewehrMLBCGM24" mdate="2024-08-04">
<author orcid="0000-0002-3691-4264" pid="274/6062">Carlos Gabriel de Araujo Gewehr</author>
<author pid="333/3390">Nicolas Moura</author>
<author pid="354/1603">Lucas Luza</author>
<author pid="374/7541">Eduardo Bernardon</author>
<author pid="c/NeyLVCalazans">Ney Calazans</author>
<author pid="117/0776">Rafael Garibotti</author>
<author pid="m/FernandoGehmMoraes">Fernando Gehm Moraes</author>
<title>Hardware Acceleration of Authenticated Encryption with Associated Data via RISC-V Instruction Set Extensions in Low Power Embedded Systems.</title>
<pages>1-5</pages>
<year>2024</year>
<booktitle>LASCAS</booktitle>
<ee>https://doi.org/10.1109/LASCAS60203.2024.10506132</ee>
<crossref>conf/lascas/2024</crossref>
<url>db/conf/lascas/lascas2024.html#GewehrMLBCGM24</url>
</inproceedings>
</r>
<r><inproceedings key="conf/newcas/PereiraLMOCMG23" mdate="2023-08-15">
<author pid="225/1185">Eduardo Pereira</author>
<author pid="354/1603">Lucas Luza</author>
<author pid="333/3390">Nicolas Moura</author>
<author pid="22/1628">Luciano Ost</author>
<author pid="c/NeyLVCalazans">Ney Calazans</author>
<author pid="m/FernandoGehmMoraes">Fernando Gehm Moraes</author>
<author pid="117/0776">Rafael Garibotti</author>
<title>Assessment of Communication Protocols' Latency in Co-processing Robotic Systems.</title>
<pages>1-5</pages>
<year>2023</year>
<booktitle>NEWCAS</booktitle>
<ee>https://doi.org/10.1109/NEWCAS57931.2023.10198085</ee>
<crossref>conf/newcas/2023</crossref>
<url>db/conf/newcas/newcas2023.html#PereiraLMOCMG23</url>
</inproceedings>
</r>
<r><inproceedings key="conf/sbcci/MouraLPCOMG23" mdate="2023-10-11">
<author pid="333/3390">Nicolas Moura</author>
<author pid="358/1441">Joaquim Lucena</author>
<author pid="225/1185">Eduardo Pereira</author>
<author pid="c/NeyLVCalazans">Ney Calazans</author>
<author pid="22/1628">Luciano Ost</author>
<author pid="m/FernandoGehmMoraes">Fernando Moraes 0001</author>
<author pid="117/0776">Rafael Garibotti</author>
<title>Assessment of Lightweight Cryptography Algorithms on ARM Cortex-M Processors.</title>
<pages>1-6</pages>
<year>2023</year>
<booktitle>SBCCI</booktitle>
<ee>https://doi.org/10.1109/SBCCI60457.2023.10261962</ee>
<crossref>conf/sbcci/2023</crossref>
<url>db/conf/sbcci/sbcci2023.html#MouraLPCOMG23</url>
</inproceedings>
</r>
<r><inproceedings key="conf/sbcci/NunesSMMC23" mdate="2023-10-11">
<author pid="330/4438">Willian Analdo Nunes</author>
<author pid="214/6959">Marcos Luiggi Lemos Sartori</author>
<author pid="23/3940">Matheus Trevisan Moreira</author>
<author pid="m/FernandoGehmMoraes">Fernando Gehm Moraes</author>
<author pid="c/NeyLVCalazans">Ney Laert Vilar Calazans</author>
<title>Validating an Automated Asynchronous Synthesis Environment with a Challenging Design: RISC-V.</title>
<pages>1-6</pages>
<year>2023</year>
<booktitle>SBCCI</booktitle>
<ee>https://doi.org/10.1109/SBCCI60457.2023.10261656</ee>
<crossref>conf/sbcci/2023</crossref>
<url>db/conf/sbcci/sbcci2023.html#NunesSMMC23</url>
</inproceedings>
</r>
<r><inproceedings key="conf/iscas/WuerdigSABC22" mdate="2025-03-03">
<author orcid="0000-0002-6655-8248" pid="238/2215">Rodrigo N. Wuerdig</author>
<author orcid="0000-0003-2166-8870" pid="214/6959">Marcos L. L. Sartori</author>
<author pid="210/1357">Brunno A. Abreu</author>
<author pid="84/5693">Sergio Bampi</author>
<author pid="c/NeyLVCalazans">Ney Laert Vilar Calazans</author>
<title>Mitigating Asynchronous QDI Drawbacks on MAC Operators with Approximate Multipliers.</title>
<pages>1269-1273</pages>
<year>2022</year>
<booktitle>ISCAS</booktitle>
<ee>https://doi.org/10.1109/ISCAS48785.2022.9937420</ee>
<crossref>conf/iscas/2022</crossref>
<url>db/conf/iscas/iscas2022.html#WuerdigSABC22</url>
</inproceedings>
</r>
<r><inproceedings key="conf/sbcci/SartoriNC22" mdate="2023-03-21">
<author orcid="0000-0003-2166-8870" pid="214/6959">Marcos Luiggi Lemos Sartori</author>
<author pid="330/4438">Willian Analdo Nunes</author>
<author pid="c/NeyLVCalazans">Ney Laert Vilar Calazans</author>
<title>Enhancing an Asynchronous Circuit Design Flow to Support Complex Digital System Design.</title>
<pages>1-6</pages>
<year>2022</year>
<booktitle>SBCCI</booktitle>
<ee>https://doi.org/10.1109/SBCCI55532.2022.9893258</ee>
<crossref>conf/sbcci/2022</crossref>
<url>db/conf/sbcci/sbcci2022.html#SartoriNC22</url>
</inproceedings>
</r>
<r><inproceedings key="conf/iscas/RodolfoSMC21" mdate="2024-10-06">
<author orcid="0009-0001-9100-5194" pid="87/7940">Taciano A. Rodolfo</author>
<author orcid="0000-0003-2166-8870" pid="214/6959">Marcos L. L. Sartori</author>
<author pid="23/3940">Matheus T. Moreira</author>
<author orcid="0000-0002-0467-4294" pid="c/NeyLVCalazans">Ney Laert Vilar Calazans</author>
<title>Quasi Delay Insensitive FIFOs: Design Choices Exploration and Comparison.</title>
<pages>1-5</pages>
<year>2021</year>
<booktitle>ISCAS</booktitle>
<ee>https://doi.org/10.1109/ISCAS51556.2021.9401566</ee>
<crossref>conf/iscas/2021</crossref>
<url>db/conf/iscas/iscas2021.html#RodolfoSMC21</url>
</inproceedings>
</r>
<r><inproceedings key="conf/async/SartoriMC20" mdate="2022-10-02">
<author orcid="0000-0003-2166-8870" pid="214/6959">Marcos L. L. Sartori</author>
<author pid="23/3940">Matheus T. Moreira</author>
<author orcid="0000-0002-0467-4294" pid="c/NeyLVCalazans">Ney Laert Vilar Calazans</author>
<title>A Frontend using Traditional EDA Tools for the Pulsar QDI Design Flow.</title>
<pages>3-10</pages>
<year>2020</year>
<booktitle>ASYNC</booktitle>
<ee>https://doi.org/10.1109/ASYNC49171.2020.00009</ee>
<crossref>conf/async/2020</crossref>
<url>db/conf/async/async2020.html#SartoriMC20</url>
</inproceedings>
</r>
<r><inproceedings key="conf/iscas/SartoriWMBC20" mdate="2025-03-03">
<author orcid="0000-0003-2166-8870" pid="214/6959">Marcos L. L. Sartori</author>
<author orcid="0000-0002-6655-8248" pid="238/2215">Rodrigo N. Wuerdig</author>
<author pid="23/3940">Matheus T. Moreira</author>
<author pid="84/5693">Sergio Bampi</author>
<author orcid="0000-0002-0467-4294" pid="c/NeyLVCalazans">Ney Laert Vilar Calazans</author>
<title>Leveraging QDI Robustness to Simplify the Design of IoT Circuits.</title>
<pages>1-5</pages>
<year>2020</year>
<booktitle>ISCAS</booktitle>
<ee>https://doi.org/10.1109/ISCAS45731.2020.9181139</ee>
<crossref>conf/iscas/2020</crossref>
<url>db/conf/iscas/iscas2020.html#SartoriWMBC20</url>
</inproceedings>
</r>
<r><inproceedings key="conf/iscas/VancinDPJCA20" mdate="2022-10-02">
<author pid="283/0015">Paulo H. Vancin</author>
<author orcid="0000-0002-1767-3370" pid="117/5570">Anderson R. P. Domingues</author>
<author pid="55/7360">Marcelo Paravisi</author>
<author pid="283/0183">Sergio F. Johann</author>
<author orcid="0000-0002-0467-4294" pid="c/NeyLVCalazans">Ney Laert Vilar Calazans</author>
<author pid="41/1314">Alexandre M. Amory</author>
<title>Towards an Integrated Software Development Environment for Robotic Applications in MPSoCs with Support for Energy Estimations.</title>
<pages>1-5</pages>
<year>2020</year>
<booktitle>ISCAS</booktitle>
<ee>https://doi.org/10.1109/ISCAS45731.2020.9181265</ee>
<crossref>conf/iscas/2020</crossref>
<url>db/conf/iscas/iscas2020.html#VancinDPJCA20</url>
</inproceedings>
</r>
<r><inproceedings key="conf/async/SartoriWMC19" mdate="2025-03-03">
<author orcid="0000-0003-2166-8870" pid="214/6959">Marcos L. L. Sartori</author>
<author orcid="0000-0002-6655-8248" pid="238/2215">Rodrigo N. Wuerdig</author>
<author pid="23/3940">Matheus T. Moreira</author>
<author orcid="0000-0002-0467-4294" pid="c/NeyLVCalazans">Ney Laert Vilar Calazans</author>
<title>Pulsar: Constraining QDI Circuits Cycle Time Using Traditional EDA Tools.</title>
<pages>114-123</pages>
<year>2019</year>
<booktitle>ASYNC</booktitle>
<ee>https://doi.org/10.1109/ASYNC.2019.00023</ee>
<crossref>conf/async/2019</crossref>
<url>db/conf/async/async2019.html#SartoriWMC19</url>
</inproceedings>
</r>
<r><inproceedings key="conf/lascas/WuerdigSC19" mdate="2025-03-03">
<author orcid="0000-0002-6655-8248" pid="238/2215">Rodrigo N. Wuerdig</author>
<author orcid="0000-0003-2166-8870" pid="214/6959">Marcos L. L. Sartori</author>
<author orcid="0000-0002-0467-4294" pid="c/NeyLVCalazans">Ney Laert Vilar Calazans</author>
<title>Asynchronous Quasi-Random Number Generator: Taking Advantage of PVT Variations.</title>
<pages>137-140</pages>
<year>2019</year>
<booktitle>LASCAS</booktitle>
<ee>https://doi.org/10.1109/LASCAS.2019.8667561</ee>
<crossref>conf/lascas/2019</crossref>
<url>db/conf/lascas/lascas2019.html#WuerdigSC19</url>
</inproceedings>
</r>
<r><inproceedings key="conf/sbcci/MoreiraNOFHCM19" mdate="2024-10-06">
<author pid="98/7552">Luiz Carlos Moreira</author>
<author pid="223/0304">Jos&#233; Fontebasso Neto</author>
<author orcid="0009-0002-7895-3154" pid="238/2197">Walter Silva Oliveira</author>
<author pid="223/0289">Thiago Ferauche</author>
<author pid="145/7556">Guilherme Heck</author>
<author pid="c/NeyLVCalazans">Ney Laert Vilar Calazans</author>
<author orcid="0000-0001-6126-6847" pid="m/FernandoGehmMoraes">Fernando Gehm Moraes</author>
<title>An IR-UWB pulse generator using PAM modulation with adaptive PSD in 130nm CMOS process.</title>
<pages>34</pages>
<year>2019</year>
<booktitle>SBCCI</booktitle>
<ee>https://doi.org/10.1145/3338852.3339860</ee>
<ee>https://ieeexplore.ieee.org/document/8862296</ee>
<crossref>conf/sbcci/2019</crossref>
<url>db/conf/sbcci/sbcci2019.html#MoreiraNOFHCM19</url>
</inproceedings>
</r>
<r><article key="journals/tcas/MoreiraBSC18" mdate="2020-05-22">
<author pid="23/3940">Matheus T. Moreira</author>
<author pid="29/6330">Peter A. Beerel</author>
<author orcid="0000-0003-2166-8870" pid="214/6959">Marcos L. L. Sartori</author>
<author orcid="0000-0002-0467-4294" pid="c/NeyLVCalazans">Ney Laert Vilar Calazans</author>
<title>NCL Synthesis With Conventional EDA Tools: Technology Mapping and Optimization.</title>
<pages>1981-1993</pages>
<year>2018</year>
<volume>65-I</volume>
<journal>IEEE Trans. Circuits Syst. I Regul. Pap.</journal>
<number>6</number>
<ee>https://doi.org/10.1109/TCSI.2017.2772206</ee>
<url>db/journals/tcas/tcasI65.html#MoreiraBSC18</url>
</article>
</r>
<r><inproceedings key="conf/icecsys/JuracyLPCM17" mdate="2022-10-02">
<author orcid="0000-0003-1445-7610" pid="144/2520">Leonardo Rezende Juracy</author>
<author pid="184/4315">Felipe B. Lazzarotto</author>
<author pid="93/974">Daniel V. Pigatto</author>
<author orcid="0000-0002-0467-4294" pid="c/NeyLVCalazans">Ney Laert Vilar Calazans</author>
<author orcid="0000-0001-6126-6847" pid="m/FernandoGehmMoraes">Fernando Gehm Moraes</author>
<title>XGT4: An industrial grade, open source tester for multi-gigabit networks.</title>
<pages>252-255</pages>
<year>2017</year>
<booktitle>ICECS</booktitle>
<ee>https://doi.org/10.1109/ICECS.2017.8292042</ee>
<crossref>conf/icecsys/2017</crossref>
<url>db/conf/icecsys/icecsys2017.html#JuracyLPCM17</url>
</inproceedings>
</r>
<r><inproceedings key="conf/icecsys/HeckMC17" mdate="2022-10-02">
<author pid="161/3092">Leandro S. Heck</author>
<author pid="23/3940">Matheus T. Moreira</author>
<author orcid="0000-0002-0467-4294" pid="c/NeyLVCalazans">Ney Laert Vilar Calazans</author>
<title>Hardening C-elements against metastability.</title>
<pages>314-317</pages>
<year>2017</year>
<booktitle>ICECS</booktitle>
<ee>https://doi.org/10.1109/ICECS.2017.8292068</ee>
<crossref>conf/icecsys/2017</crossref>
<url>db/conf/icecsys/icecsys2017.html#HeckMC17</url>
</inproceedings>
</r>
<r><inproceedings key="conf/icecsys/SartoriC17" mdate="2022-10-02">
<author orcid="0000-0003-2166-8870" pid="214/6959">Marcos L. L. Sartori</author>
<author orcid="0000-0002-0467-4294" pid="c/NeyLVCalazans">Ney Laert Vilar Calazans</author>
<title>Go functional model for a RISC-V asynchronous organisation - ARV.</title>
<pages>381-384</pages>
<year>2017</year>
<booktitle>ICECS</booktitle>
<ee>https://doi.org/10.1109/ICECS.2017.8292066</ee>
<crossref>conf/icecsys/2017</crossref>
<url>db/conf/icecsys/icecsys2017.html#SartoriC17</url>
</inproceedings>
</r>
<r><inproceedings key="conf/lascas/GuazzelliMC17" mdate="2022-10-02">
<author pid="121/4455">Ricardo A. Guazzelli</author>
<author pid="23/3940">Matheus T. Moreira</author>
<author orcid="0000-0002-0467-4294" pid="c/NeyLVCalazans">Ney Laert Vilar Calazans</author>
<title>A comparison of asynchronous QDI templates using static logic.</title>
<pages>1-4</pages>
<year>2017</year>
<booktitle>LASCAS</booktitle>
<ee>https://doi.org/10.1109/LASCAS.2017.7948103</ee>
<crossref>conf/lascas/2017</crossref>
<url>db/conf/lascas/lascas2017.html#GuazzelliMC17</url>
</inproceedings>
</r>
<r><inproceedings key="conf/sbcci/GuazzelliMNC17" mdate="2025-01-19">
<author pid="121/4455">Ricardo A. Guazzelli</author>
<author pid="23/3940">Matheus T. Moreira</author>
<author pid="188/8998">Walter Lau Neto</author>
<author pid="c/NeyLVCalazans">Ney Laert Vilar Calazans</author>
<title>Sleep convention logic isochronic fork: an analysis.</title>
<pages>103-109</pages>
<year>2017</year>
<booktitle>SBCCI</booktitle>
<ee>https://doi.org/10.1145/3109984.3110022</ee>
<ee>https://www.wikidata.org/entity/Q130854269</ee>
<crossref>conf/sbcci/2017</crossref>
<url>db/conf/sbcci/sbcci2017.html#GuazzelliMNC17</url>
</inproceedings>
</r>
<r><article key="journals/jetc/SinghviMTCB16" mdate="2022-10-02">
<author orcid="0000-0001-5535-8649" pid="161/3232">Ajay Singhvi</author>
<author pid="23/3940">Matheus T. Moreira</author>
<author pid="149/5122">Ramy N. Tadros</author>
<author orcid="0000-0002-0467-4294" pid="c/NeyLVCalazans">Ney Laert Vilar Calazans</author>
<author pid="29/6330">Peter A. Beerel</author>
<title>A Fine-Grain, Uniform, Energy-Efficient Delay Element for 2-Phase Bundled-Data Circuits.</title>
<pages>15:1-15:23</pages>
<year>2016</year>
<volume>13</volume>
<journal>ACM J. Emerg. Technol. Comput. Syst.</journal>
<number>2</number>
<ee>https://doi.org/10.1145/2948067</ee>
<url>db/journals/jetc/jetc13.html#SinghviMTCB16</url>
</article>
</r>
<r><article key="journals/mam/FilhoMHCH16" mdate="2022-10-02">
<author pid="12/927">Sergio Johann Filho</author>
<author pid="23/3940">Matheus T. Moreira</author>
<author pid="161/3092">Leandro S. Heck</author>
<author orcid="0000-0002-0467-4294" pid="c/NeyLVCalazans">Ney Laert Vilar Calazans</author>
<author orcid="0000-0002-5473-9199" pid="33/5648">Fabiano Passuelo Hessel</author>
<title>A processor for IoT applications: An assessment of design space and trade-offs.</title>
<pages>156-164</pages>
<year>2016</year>
<volume>42</volume>
<journal>Microprocess. Microsystems</journal>
<ee>https://doi.org/10.1016/j.micpro.2016.02.002</ee>
<url>db/journals/mam/mam42.html#FilhoMHCH16</url>
</article>
</r>
<r><article key="journals/tcas/ZhangHMZBCB16" mdate="2022-10-02">
<author orcid="0000-0003-4259-521X" pid="06/6785-14">Yang Zhang 0014</author>
<author pid="161/3092">Leandro S. Heck</author>
<author pid="23/3940">Matheus T. Moreira</author>
<author pid="27/5610">David Zar</author>
<author pid="b/MelvinABreuer">Melvin A. Breuer</author>
<author orcid="0000-0002-0467-4294" pid="c/NeyLVCalazans">Ney Laert Vilar Calazans</author>
<author pid="29/6330">Peter A. Beerel</author>
<title>Testable MUTEX Design.</title>
<pages>1188-1199</pages>
<year>2016</year>
<volume>63-I</volume>
<journal>IEEE Trans. Circuits Syst. I Regul. Pap.</journal>
<number>8</number>
<ee>https://doi.org/10.1109/TCSI.2016.2561906</ee>
<url>db/journals/tcas/tcasI63.html#ZhangHMZBCB16</url>
</article>
</r>
<r><article key="journals/tcas/TadrosHMCB16" mdate="2022-10-02">
<author orcid="0000-0001-9333-4867" pid="149/5122">Ramy N. Tadros</author>
<author pid="184/1257">Weizhe Hua</author>
<author pid="23/3940">Matheus T. Moreira</author>
<author orcid="0000-0002-0467-4294" pid="c/NeyLVCalazans">Ney Laert Vilar Calazans</author>
<author pid="29/6330">Peter A. Beerel</author>
<title>A Low-Power Low-Area Error-Detecting Latch for Resilient Architectures in 28-nm FDSOI.</title>
<pages>858-862</pages>
<year>2016</year>
<volume>63-II</volume>
<journal>IEEE Trans. Circuits Syst. II Express Briefs</journal>
<number>9</number>
<ee>https://doi.org/10.1109/TCSII.2016.2536179</ee>
<url>db/journals/tcas/tcasII63.html#TadrosHMCB16</url>
</article>
</r>
<r><inproceedings key="conf/async/TadrosHGMCB16" mdate="2023-03-23">
<author pid="149/5122">Ramy N. Tadros</author>
<author pid="184/1257">Weizhe Hua</author>
<author pid="139/8275">Matheus Gibiluka</author>
<author pid="23/3940">Matheus T. Moreira</author>
<author orcid="0000-0002-0467-4294" pid="c/NeyLVCalazans">Ney Laert Vilar Calazans</author>
<author pid="29/6330">Peter A. Beerel</author>
<title>Analysis and Design of Delay Lines for Dynamic Voltage Scaling Applications.</title>
<pages>11-18</pages>
<year>2016</year>
<booktitle>ASYNC</booktitle>
<ee>https://doi.org/10.1109/ASYNC.2016.16</ee>
<ee>https://doi.ieeecomputersociety.org/10.1109/ASYNC.2016.16</ee>
<crossref>conf/async/2016</crossref>
<url>db/conf/async/async2016.html#TadrosHGMCB16</url>
</inproceedings>
</r>
<r><inproceedings key="conf/icecsys/OliveiraMGC16" mdate="2022-10-02">
<author pid="135/7852">Carlos Henrique Menezes Oliveira</author>
<author pid="23/3940">Matheus T. Moreira</author>
<author pid="121/4455">Ricardo A. Guazzelli</author>
<author orcid="0000-0002-0467-4294" pid="c/NeyLVCalazans">Ney Laert Vilar Calazans</author>
<title>ASCEnD-FreePDK45: An open source standard cell library for asynchronous design.</title>
<pages>652-655</pages>
<year>2016</year>
<booktitle>ICECS</booktitle>
<ee>https://doi.org/10.1109/ICECS.2016.7841286</ee>
<crossref>conf/icecsys/2016</crossref>
<url>db/conf/icecsys/icecsys2016.html#OliveiraMGC16</url>
</inproceedings>
</r>
<r><inproceedings key="conf/lascas/FilhoMCH16" mdate="2022-10-02">
<author pid="12/927">Sergio Johann Filho</author>
<author pid="23/3940">Matheus T. Moreira</author>
<author orcid="0000-0002-0467-4294" pid="c/NeyLVCalazans">Ney Laert Vilar Calazans</author>
<author orcid="0000-0002-5473-9199" pid="33/5648">Fabiano Passuelo Hessel</author>
<title>The HF-RISC processor: Performance assessment.</title>
<pages>95-98</pages>
<year>2016</year>
<booktitle>LASCAS</booktitle>
<ee>https://doi.org/10.1109/LASCAS.2016.7451018</ee>
<crossref>conf/lascas/2016</crossref>
<url>db/conf/lascas/lascas2016.html#FilhoMCH16</url>
</inproceedings>
</r>
<r><inproceedings key="conf/sbcci/BortolonFGBCHM16" mdate="2022-10-02">
<author pid="139/8279">Felipe Todeschini Bortolon</author>
<author pid="12/927">Sergio Johann Filho</author>
<author pid="139/8275">Matheus Gibiluka</author>
<author orcid="0000-0002-9018-6309" pid="84/5693">Sergio Bampi</author>
<author orcid="0000-0002-0467-4294" pid="c/NeyLVCalazans">Ney Laert Vilar Calazans</author>
<author orcid="0000-0002-5473-9199" pid="33/5648">Fabiano Passuelo Hessel</author>
<author pid="23/3940">Matheus Trevisan Moreira</author>
<title>Design and analysis of the HF-RISC processor targeting voltage scaling applications.</title>
<pages>1-6</pages>
<year>2016</year>
<booktitle>SBCCI</booktitle>
<ee>https://doi.org/10.1109/SBCCI.2016.7724047</ee>
<crossref>conf/sbcci/2016</crossref>
<url>db/conf/sbcci/sbcci2016.html#BortolonFGBCHM16</url>
</inproceedings>
</r>
<r><inproceedings key="conf/sbcci/GibilukaMNC16" mdate="2022-10-02">
<author pid="139/8275">Matheus Gibiluka</author>
<author pid="23/3940">Matheus Trevisan Moreira</author>
<author pid="188/8998">Walter Lau Neto</author>
<author orcid="0000-0002-0467-4294" pid="c/NeyLVCalazans">Ney Laert Vilar Calazans</author>
<title>A standard cell characterization flow for non-standard voltage supplies.</title>
<pages>1-6</pages>
<year>2016</year>
<booktitle>SBCCI</booktitle>
<ee>https://doi.org/10.1109/SBCCI.2016.7724046</ee>
<crossref>conf/sbcci/2016</crossref>
<url>db/conf/sbcci/sbcci2016.html#GibilukaMNC16</url>
</inproceedings>
</r>
<r><article key="journals/tcas/MoreiraAMC15" mdate="2022-10-02">
<author pid="23/3940">Matheus Trevisan Moreira</author>
<author pid="145/7572">Michel Evandro Arendt</author>
<author orcid="0000-0001-6126-6847" pid="m/FernandoGehmMoraes">Fernando Gehm Moraes</author>
<author orcid="0000-0002-0467-4294" pid="c/NeyLVCalazans">Ney Laert Vilar Calazans</author>
<title>Static Differential NCL Gates: Toward Low Power.</title>
<pages>563-567</pages>
<year>2015</year>
<volume>62-II</volume>
<journal>IEEE Trans. Circuits Syst. II Express Briefs</journal>
<number>6</number>
<ee>https://doi.org/10.1109/TCSII.2015.2407198</ee>
<ee>https://www.wikidata.org/entity/Q61576573</ee>
<url>db/journals/tcas/tcasII62.html#MoreiraAMC15</url>
</article>
</r>
<r><inproceedings key="conf/async/HandMHCBLGBCB15" mdate="2023-03-23">
<author pid="129/1006">Dylan Hand</author>
<author pid="23/3940">Matheus Trevisan Moreira</author>
<author pid="147/2350">Hsin-Ho Huang</author>
<author pid="165/2092">Danlei Chen</author>
<author pid="165/2136">Frederico Butzke</author>
<author pid="78/551">Zhichao Li</author>
<author pid="139/8275">Matheus Gibiluka</author>
<author pid="b/MelvinABreuer">Melvin A. Breuer</author>
<author orcid="0000-0002-0467-4294" pid="c/NeyLVCalazans">Ney Laert Vilar Calazans</author>
<author pid="29/6330">Peter A. Beerel</author>
<title>Blade - A Timing Violation Resilient Asynchronous Template.</title>
<pages>21-28</pages>
<year>2015</year>
<booktitle>ASYNC</booktitle>
<ee>https://doi.org/10.1109/ASYNC.2015.13</ee>
<ee>https://doi.ieeecomputersociety.org/10.1109/ASYNC.2015.13</ee>
<crossref>conf/async/2015</crossref>
<url>db/conf/async/async2015.html#HandMHCBLGBCB15</url>
</inproceedings>
</r>
<r><inproceedings key="conf/async/HandHCZMBCB15" mdate="2023-03-23">
<author pid="129/1006">Dylan Hand</author>
<author pid="147/2350">Hsin-Ho Huang</author>
<author pid="165/2089">Benmao Cheng</author>
<author pid="06/6785-14">Yang Zhang 0014</author>
<author pid="23/3940">Matheus Trevisan Moreira</author>
<author pid="b/MelvinABreuer">Melvin A. Breuer</author>
<author orcid="0000-0002-0467-4294" pid="c/NeyLVCalazans">Ney Laert Vilar Calazans</author>
<author pid="29/6330">Peter A. Beerel</author>
<title>Performance Optimization and Analysis of Blade Designs under Delay Variability.</title>
<pages>61-68</pages>
<year>2015</year>
<booktitle>ASYNC</booktitle>
<ee>https://doi.org/10.1109/ASYNC.2015.18</ee>
<ee>https://doi.ieeecomputersociety.org/10.1109/ASYNC.2015.18</ee>
<crossref>conf/async/2015</crossref>
<url>db/conf/async/async2015.html#HandHCZMBCB15</url>
</inproceedings>
</r>
<r><inproceedings key="conf/async/ZhangHMZBCB15" mdate="2023-03-23">
<author pid="06/6785-14">Yang Zhang 0014</author>
<author pid="161/3092">Leandro S. Heck</author>
<author pid="23/3940">Matheus T. Moreira</author>
<author pid="27/5610">David Zar</author>
<author pid="b/MelvinABreuer">Melvin A. Breuer</author>
<author orcid="0000-0002-0467-4294" pid="c/NeyLVCalazans">Ney Laert Vilar Calazans</author>
<author pid="29/6330">Peter A. Beerel</author>
<title>Design and Analysis of Testable Mutual Exclusion Elements.</title>
<pages>124-131</pages>
<year>2015</year>
<booktitle>ASYNC</booktitle>
<ee>https://doi.org/10.1109/ASYNC.2015.28</ee>
<ee>https://doi.ieeecomputersociety.org/10.1109/ASYNC.2015.28</ee>
<crossref>conf/async/2015</crossref>
<url>db/conf/async/async2015.html#ZhangHMZBCB15</url>
</inproceedings>
</r>
<r><inproceedings key="conf/dsd/GibilukaMC15" mdate="2023-03-23">
<author pid="139/8275">Matheus Gibiluka</author>
<author pid="23/3940">Matheus Trevisan Moreira</author>
<author orcid="0000-0002-0467-4294" pid="c/NeyLVCalazans">Ney Laert Vilar Calazans</author>
<title>A Bundled-Data Asynchronous Circuit Synthesis Flow Using a Commercial EDA Framework.</title>
<pages>79-86</pages>
<year>2015</year>
<booktitle>DSD</booktitle>
<ee>https://doi.org/10.1109/DSD.2015.104</ee>
<ee>https://doi.ieeecomputersociety.org/10.1109/DSD.2015.104</ee>
<crossref>conf/dsd/2015</crossref>
<url>db/conf/dsd/dsd2015.html#GibilukaMC15</url>
</inproceedings>
</r>
<r><inproceedings key="conf/ecctd/BeerelC15" mdate="2022-10-02">
<author pid="29/6330">Peter A. Beerel</author>
<author orcid="0000-0002-0467-4294" pid="c/NeyLVCalazans">Ney Laert Vilar Calazans</author>
<title>A path towards average-case silicon via asynchronous resilient bundled-data design.</title>
<pages>1-4</pages>
<year>2015</year>
<booktitle>ECCTD</booktitle>
<ee>https://doi.org/10.1109/ECCTD.2015.7300102</ee>
<crossref>conf/ecctd/2015</crossref>
<url>db/conf/ecctd/ecctd2015.html#BeerelC15</url>
</inproceedings>
</r>
<r><inproceedings key="conf/isqed/MoreiraHBC15" mdate="2022-10-02">
<author pid="23/3940">Matheus T. Moreira</author>
<author pid="129/1006">Dylan Hand</author>
<author pid="29/6330">Peter A. Beerel</author>
<author orcid="0000-0002-0467-4294" pid="c/NeyLVCalazans">Ney Laert Vilar Calazans</author>
<title>TDTB error detecting latches: Timing violation sensitivity analysis and optimization.</title>
<pages>379-383</pages>
<year>2015</year>
<booktitle>ISQED</booktitle>
<ee>https://doi.org/10.1109/ISQED.2015.7085455</ee>
<crossref>conf/isqed/2015</crossref>
<url>db/conf/isqed/isqed2015.html#MoreiraHBC15</url>
</inproceedings>
</r>
<r><inproceedings key="conf/isvlsi/SinghviMTCB15" mdate="2023-03-24">
<author orcid="0000-0001-5535-8649" pid="161/3232">Ajay Singhvi</author>
<author pid="23/3940">Matheus T. Moreira</author>
<author pid="149/5122">Ramy N. Tadros</author>
<author orcid="0000-0002-0467-4294" pid="c/NeyLVCalazans">Ney Laert Vilar Calazans</author>
<author pid="29/6330">Peter A. Beerel</author>
<title>A Fine-Grained, Uniform, Energy-Efficient Delay Element for FD-SOI Technologies.</title>
<pages>27-32</pages>
<year>2015</year>
<booktitle>ISVLSI</booktitle>
<ee>https://doi.org/10.1109/ISVLSI.2015.113</ee>
<ee>https://doi.ieeecomputersociety.org/10.1109/ISVLSI.2015.113</ee>
<crossref>conf/isvlsi/2015</crossref>
<url>db/conf/isvlsi/isvlsi2015.html#SinghviMTCB15</url>
</inproceedings>
</r>
<r><inproceedings key="conf/lascas/GibilukaMMC15" mdate="2022-10-02">
<author pid="139/8275">Matheus Gibiluka</author>
<author pid="23/3940">Matheus Trevisan Moreira</author>
<author orcid="0000-0001-6126-6847" pid="m/FernandoGehmMoraes">Fernando Gehm Moraes</author>
<author orcid="0000-0002-0467-4294" pid="c/NeyLVCalazans">Ney Laert Vilar Calazans</author>
<title>BAT-Hermes: A transition-signaling bundled-data NoC router.</title>
<pages>1-4</pages>
<year>2015</year>
<booktitle>LASCAS</booktitle>
<ee>https://doi.org/10.1109/LASCAS.2015.7250461</ee>
<ee>https://www.wikidata.org/entity/Q61576530</ee>
<crossref>conf/lascas/2015</crossref>
<url>db/conf/lascas/lascas2015.html#GibilukaMMC15</url>
</inproceedings>
</r>
<r><inproceedings key="conf/lascas/HeckHMMC15" mdate="2022-10-02">
<author pid="145/7556">Guilherme Heck</author>
<author pid="161/3092">Leandro S. Heck</author>
<author pid="23/3940">Matheus T. Moreira</author>
<author orcid="0000-0001-6126-6847" pid="m/FernandoGehmMoraes">Fernando Gehm Moraes</author>
<author orcid="0000-0002-0467-4294" pid="c/NeyLVCalazans">Ney Laert Vilar Calazans</author>
<title>A digitally controlled oscillator for fine-grained local clock generators in MPSoCs.</title>
<pages>1-4</pages>
<year>2015</year>
<booktitle>LASCAS</booktitle>
<ee>https://doi.org/10.1109/LASCAS.2015.7250444</ee>
<ee>https://www.wikidata.org/entity/Q61576474</ee>
<crossref>conf/lascas/2015</crossref>
<url>db/conf/lascas/lascas2015.html#HeckHMMC15</url>
</inproceedings>
</r>
<r><inproceedings key="conf/sbcci/GuazzelliMCM15" mdate="2022-10-02">
<author pid="121/4455">Ricardo A. Guazzelli</author>
<author orcid="0000-0001-6126-6847" pid="m/FernandoGehmMoraes">Fernando Gehm Moraes</author>
<author orcid="0000-0002-0467-4294" pid="c/NeyLVCalazans">Ney Laert Vilar Calazans</author>
<author pid="23/3940">Matheus T. Moreira</author>
<title>SDDS-NCL Design: Analysis of Supply Voltage Scaling.</title>
<pages>2:1-2:7</pages>
<year>2015</year>
<booktitle>SBCCI</booktitle>
<ee>https://doi.org/10.1145/2800986.2800999</ee>
<ee>https://www.wikidata.org/entity/Q61576566</ee>
<crossref>conf/sbcci/2015</crossref>
<url>db/conf/sbcci/sbcci2015.html#GuazzelliMCM15</url>
</inproceedings>
</r>
<r><inproceedings key="conf/vlsid/HeckHSMBC15" mdate="2023-03-24">
<author pid="145/7556">Guilherme Heck</author>
<author pid="161/3092">Leandro S. Heck</author>
<author orcid="0000-0001-5535-8649" pid="161/3232">Ajay Singhvi</author>
<author pid="23/3940">Matheus T. Moreira</author>
<author pid="29/6330">Peter A. Beerel</author>
<author orcid="0000-0002-0467-4294" pid="c/NeyLVCalazans">Ney Laert Vilar Calazans</author>
<title>Analysis and Optimization of Programmable Delay Elements for 2-Phase Bundled-Data Circuits.</title>
<pages>321-326</pages>
<year>2015</year>
<booktitle>VLSID</booktitle>
<ee>https://doi.org/10.1109/VLSID.2015.60</ee>
<ee>https://doi.ieeecomputersociety.org/10.1109/VLSID.2015.60</ee>
<crossref>conf/vlsid/2015</crossref>
<url>db/conf/vlsid/vlsid2015.html#HeckHSMBC15</url>
</inproceedings>
</r>
<r><article key="journals/jolpe/MoreiraTMC14" mdate="2022-10-02">
<author pid="23/3940">Matheus Trevisan Moreira</author>
<author pid="151/7973">Guilherme Trojan</author>
<author orcid="0000-0001-6126-6847" pid="m/FernandoGehmMoraes">Fernando Gehm Moraes</author>
<author orcid="0000-0002-0467-4294" pid="c/NeyLVCalazans">Ney Laert Vilar Calazans</author>
<title>Spatially Distributed Dual-Spacer Null Convention Logic Design.</title>
<pages>313-320</pages>
<year>2014</year>
<volume>10</volume>
<journal>J. Low Power Electron.</journal>
<number>3</number>
<ee>https://doi.org/10.1166/jolpe.2014.1332</ee>
<url>db/journals/jolpe/jolpe10.html#MoreiraTMC14</url>
</article>
</r>
<r><article key="journals/jsa/MorenoWMMC14" mdate="2021-10-14">
<author pid="50/482">Edson I. Moreno</author>
<author orcid="0000-0002-8091-6021" pid="94/2275">Thais Webber</author>
<author orcid="0000-0002-7811-7896" pid="13/6510">C&#233;sar A. M. Marcon</author>
<author orcid="0000-0001-6126-6847" pid="m/FernandoGehmMoraes">Fernando Gehm Moraes</author>
<author orcid="0000-0002-0467-4294" pid="c/NeyLVCalazans">Ney Laert Vilar Calazans</author>
<title>MoNoC: A monitored network on chip with path adaptation mechanism.</title>
<pages>783-795</pages>
<year>2014</year>
<volume>60</volume>
<journal>J. Syst. Archit.</journal>
<number>10</number>
<ee>https://doi.org/10.1016/j.sysarc.2014.10.002</ee>
<url>db/journals/jsa/jsa60.html#MorenoWMMC14</url>
</article>
</r>
<r><article key="journals/mj/PerezCR14" mdate="2020-02-22">
<author pid="05/11243">Taciano Perez</author>
<author orcid="0000-0002-0467-4294" pid="c/NeyLVCalazans">Ney Laert Vilar Calazans</author>
<author orcid="0000-0003-0070-0157" pid="95/5199">C&#233;sar A. F. De Rose</author>
<title>System-level impacts of persistent main memory using a search engine.</title>
<pages>211-216</pages>
<year>2014</year>
<volume>45</volume>
<journal>Microelectron. J.</journal>
<number>2</number>
<ee>https://doi.org/10.1016/j.mejo.2013.11.001</ee>
<url>db/journals/mj/mj45.html#PerezCR14</url>
</article>
</r>
<r><article key="journals/tc/CararaCM14" mdate="2022-10-02">
<author pid="92/6026">Everton Alceu Carara</author>
<author orcid="0000-0002-0467-4294" pid="c/NeyLVCalazans">Ney Laert Vilar Calazans</author>
<author orcid="0000-0001-6126-6847" pid="m/FernandoGehmMoraes">Fernando Gehm Moraes</author>
<title>Differentiated Communication Services for NoC-Based MPSoCs.</title>
<pages>595-608</pages>
<year>2014</year>
<volume>63</volume>
<journal>IEEE Trans. Computers</journal>
<number>3</number>
<ee>https://doi.org/10.1109/TC.2012.123</ee>
<ee>http://doi.ieeecomputersociety.org/10.1109/TC.2012.123</ee>
<ee>https://www.wikidata.org/entity/Q61576619</ee>
<url>db/journals/tc/tc63.html#CararaCM14</url>
</article>
</r>
<r><article key="journals/tvlsi/MoreiraMC14" mdate="2022-10-02">
<author pid="23/3940">Matheus Trevisan Moreira</author>
<author orcid="0000-0001-6126-6847" pid="m/FernandoGehmMoraes">Fernando Gehm Moraes</author>
<author orcid="0000-0002-0467-4294" pid="c/NeyLVCalazans">Ney Laert Vilar Calazans</author>
<title>Beware the Dynamic C-Element.</title>
<pages>1644-1647</pages>
<year>2014</year>
<volume>22</volume>
<journal>IEEE Trans. Very Large Scale Integr. Syst.</journal>
<number>7</number>
<ee>https://doi.org/10.1109/TVLSI.2013.2276538</ee>
<ee>https://www.wikidata.org/entity/Q61576614</ee>
<url>db/journals/tvlsi/tvlsi22.html#MoreiraMC14</url>
</article>
</r>
<r><inproceedings key="conf/async/MoreiraNMRRC14" mdate="2023-03-23">
<author pid="23/3940">Matheus T. Moreira</author>
<author pid="136/2313">Augusto Neutzling</author>
<author pid="32/9546">Mayler G. A. Martins</author>
<author pid="29/1197">Andr&#233; In&#225;cio Reis</author>
<author pid="75/4916">Renato P. Ribas</author>
<author orcid="0000-0002-0467-4294" pid="c/NeyLVCalazans">Ney Calazans</author>
<title>Semi-custom NCL Design with Commercial EDA Frameworks: Is it Possible?</title>
<pages>53-60</pages>
<year>2014</year>
<booktitle>ASYNC</booktitle>
<ee>https://doi.org/10.1109/ASYNC.2014.15</ee>
<ee>https://doi.ieeecomputersociety.org/10.1109/ASYNC.2014.15</ee>
<crossref>conf/async/2014</crossref>
<url>db/conf/async/async2014.html#MoreiraNMRRC14</url>
</inproceedings>
</r>
<r><inproceedings key="conf/async/MoreiraAGC14" mdate="2023-03-23">
<author pid="23/3940">Matheus Trevisan Moreira</author>
<author pid="145/7572">Michel Evandro Arendt</author>
<author pid="121/4455">Ricardo Aquino Guazzelli</author>
<author orcid="0000-0002-0467-4294" pid="c/NeyLVCalazans">Ney Laert Vilar Calazans</author>
<title>A New CMOS Topology for Low-Voltage Null Convention Logic Gates Design.</title>
<pages>93-100</pages>
<year>2014</year>
<booktitle>ASYNC</booktitle>
<ee>https://doi.org/10.1109/ASYNC.2014.20</ee>
<ee>https://doi.ieeecomputersociety.org/10.1109/ASYNC.2014.20</ee>
<crossref>conf/async/2014</crossref>
<url>db/conf/async/async2014.html#MoreiraAGC14</url>
</inproceedings>
</r>
<r><inproceedings key="conf/glvlsi/MoreiraGHC14" mdate="2022-10-02">
<author pid="23/3940">Matheus Trevisan Moreira</author>
<author pid="121/4455">Ricardo Aquino Guazzelli</author>
<author pid="145/7556">Guilherme Heck</author>
<author orcid="0000-0002-0467-4294" pid="c/NeyLVCalazans">Ney Laert Vilar Calazans</author>
<title>Hardening QDI circuits against transient faults using delay-insensitive maxterm synthesis.</title>
<pages>3-8</pages>
<year>2014</year>
<booktitle>ACM Great Lakes Symposium on VLSI</booktitle>
<ee>https://doi.org/10.1145/2591513.2591531</ee>
<crossref>conf/glvlsi/2014</crossref>
<url>db/conf/glvlsi/glvlsi2014.html#MoreiraGHC14</url>
</inproceedings>
</r>
<r><inproceedings key="conf/glvlsi/ZiesemerZRMAC14" mdate="2022-10-02">
<author pid="60/4542">Adriel Ziesemer</author>
<author orcid="0000-0001-5781-5858" pid="r/RAdaLuzReis">Ricardo Reis 0001</author>
<author pid="23/3940">Matheus T. Moreira</author>
<author pid="145/7572">Michel Evandro Arendt</author>
<author orcid="0000-0002-0467-4294" pid="c/NeyLVCalazans">Ney Laert Vilar Calazans</author>
<title>A design flow for physical synthesis of digital cells with ASTRAN.</title>
<pages>245-246</pages>
<year>2014</year>
<booktitle>ACM Great Lakes Symposium on VLSI</booktitle>
<ee>https://doi.org/10.1145/2591513.2591577</ee>
<crossref>conf/glvlsi/2014</crossref>
<url>db/conf/glvlsi/glvlsi2014.html#ZiesemerZRMAC14</url>
</inproceedings>
</r>
<r><inproceedings key="conf/iscas/MorenoWMMC14" mdate="2022-10-02">
<author pid="50/482">Edson I. Moreno</author>
<author orcid="0000-0002-8091-6021" pid="94/2275">Thais Webber</author>
<author orcid="0000-0002-7811-7896" pid="13/6510">C&#233;sar A. M. Marcon</author>
<author orcid="0000-0001-6126-6847" pid="m/FernandoGehmMoraes">Fernando Moraes 0001</author>
<author orcid="0000-0002-0467-4294" pid="c/NeyLVCalazans">Ney Calazans</author>
<title>A monitored NoC with runtime path adaptation.</title>
<pages>1965-1968</pages>
<year>2014</year>
<booktitle>ISCAS</booktitle>
<ee>https://doi.org/10.1109/ISCAS.2014.6865547</ee>
<crossref>conf/iscas/2014</crossref>
<url>db/conf/iscas/iscas2014.html#MorenoWMMC14</url>
</inproceedings>
</r>
<r><inproceedings key="conf/isqed/MoreiraPC14" mdate="2022-10-02">
<author pid="23/3940">Matheus T. Moreira</author>
<author pid="19/2985">Julian J. H. Pontes</author>
<author orcid="0000-0002-0467-4294" pid="c/NeyLVCalazans">Ney Laert Vilar Calazans</author>
<title>Tradeoffs between RTO and RTZ in WCHB QDI asynchronous design.</title>
<pages>692-699</pages>
<year>2014</year>
<booktitle>ISQED</booktitle>
<ee>https://doi.org/10.1109/ISQED.2014.6783394</ee>
<crossref>conf/isqed/2014</crossref>
<url>db/conf/isqed/isqed2014.html#MoreiraPC14</url>
</inproceedings>
</r>
<r><inproceedings key="conf/lascas/ZiesemerRMAC14" mdate="2022-10-02">
<author pid="60/4542">Adriel Ziesemer</author>
<author orcid="0000-0001-5781-5858" pid="r/RAdaLuzReis">Ricardo Reis 0001</author>
<author pid="23/3940">Matheus T. Moreira</author>
<author pid="145/7572">Michel Evandro Arendt</author>
<author orcid="0000-0002-0467-4294" pid="c/NeyLVCalazans">Ney Laert Vilar Calazans</author>
<title>Automatic layout synthesis with ASTRAN applied to asynchronous cells.</title>
<pages>1-4</pages>
<year>2014</year>
<booktitle>LASCAS</booktitle>
<ee>https://doi.org/10.1109/LASCAS.2014.6820314</ee>
<crossref>conf/lascas/2014</crossref>
<url>db/conf/lascas/lascas2014.html#ZiesemerRMAC14</url>
</inproceedings>
</r>
<r><inproceedings key="conf/latw/GuazzelliHMC14" mdate="2022-10-02">
<author pid="121/4455">Ricardo A. Guazzelli</author>
<author pid="145/7556">Guilherme Heck</author>
<author pid="23/3940">Matheus T. Moreira</author>
<author orcid="0000-0002-0467-4294" pid="c/NeyLVCalazans">Ney Laert Vilar Calazans</author>
<title>Schmitt trigger on output inverters of NCL gates for soft error hardening: Is it enough?</title>
<pages>1-5</pages>
<year>2014</year>
<booktitle>LATW</booktitle>
<ee>https://doi.org/10.1109/LATW.2014.6841925</ee>
<crossref>conf/latw/2014</crossref>
<url>db/conf/latw/latw2014.html#GuazzelliHMC14</url>
</inproceedings>
</r>
<r><inproceedings key="conf/sbcci/TrevisanAZRC14" mdate="2022-10-02">
<author pid="23/3940">Matheus Trevisan</author>
<author pid="145/7572">Michel Evandro Arendt</author>
<author pid="60/4542">Adriel Ziesemer</author>
<author orcid="0000-0001-5781-5858" pid="r/RAdaLuzReis">Ricardo Augusto da Luz Reis</author>
<author orcid="0000-0002-0467-4294" pid="c/NeyLVCalazans">Ney Laert Vilar Calazans</author>
<title>Automated Synthesis of Cell Libraries for Asynchronous Circuits.</title>
<pages>16:1-16:7</pages>
<year>2014</year>
<booktitle>SBCCI</booktitle>
<ee>https://doi.org/10.1145/2660540.2660984</ee>
<crossref>conf/sbcci/2014</crossref>
<url>db/conf/sbcci/sbcci2014.html#TrevisanAZRC14</url>
</inproceedings>
</r>
<r><inproceedings key="conf/vlsi/MoreiraC14" mdate="2022-10-02">
<author pid="23/3940">Matheus T. Moreira</author>
<author orcid="0000-0002-0467-4294" pid="c/NeyLVCalazans">Ney Laert Vilar Calazans</author>
<title>Advances on the state of the art in QDI design.</title>
<pages>163-164</pages>
<year>2014</year>
<booktitle>VLSI-SoC</booktitle>
<ee>https://doi.org/10.1109/VLSI-SoC.2014.7004169</ee>
<crossref>conf/vlsi/2014soc</crossref>
<url>db/conf/vlsi/vlsisoc2014.html#MoreiraC14</url>
</inproceedings>
</r>
<r><inproceedings key="conf/dft/MoreiraOMC13" mdate="2023-03-24">
<author pid="23/3940">Matheus T. Moreira</author>
<author pid="136/8573">Bruno S. Oliveira</author>
<author orcid="0000-0001-6126-6847" pid="m/FernandoGehmMoraes">Fernando Gehm Moraes</author>
<author orcid="0000-0002-0467-4294" pid="c/NeyLVCalazans">Ney Laert Vilar Calazans</author>
<title>Charge sharing aware NCL gates design.</title>
<pages>212-217</pages>
<year>2013</year>
<booktitle>DFTS</booktitle>
<ee>https://doi.org/10.1109/DFT.2013.6653608</ee>
<ee>https://doi.ieeecomputersociety.org/10.1109/DFT.2013.6653608</ee>
<ee>https://www.wikidata.org/entity/Q61576662</ee>
<crossref>conf/dft/2013</crossref>
<url>db/conf/dft/dft2013.html#MoreiraOMC13</url>
</inproceedings>
</r>
<r><inproceedings key="conf/dsd/MoreiraOCO13" mdate="2023-03-23">
<author pid="23/3940">Matheus Trevisan Moreira</author>
<author pid="135/7852">Carlos Henrique Menezes Oliveira</author>
<author orcid="0000-0002-0467-4294" pid="c/NeyLVCalazans">Ney Laert Vilar Calazans</author>
<author orcid="0000-0002-5160-5232" pid="22/1628">Luciano Copello Ost</author>
<title>LiChEn: Automated Electrical Characterization of Asynchronous Standard Cell Libraries.</title>
<pages>933-940</pages>
<year>2013</year>
<booktitle>DSD</booktitle>
<ee>https://doi.org/10.1109/DSD.2013.105</ee>
<ee>https://doi.ieeecomputersociety.org/10.1109/DSD.2013.105</ee>
<crossref>conf/dsd/2013</crossref>
<url>db/conf/dsd/dsd2013.html#MoreiraOCO13</url>
</inproceedings>
</r>
<r><inproceedings key="conf/iccd/MoreiraC13" mdate="2023-03-23">
<author pid="23/3940">Matheus Trevisan Moreira</author>
<author orcid="0000-0002-0467-4294" pid="c/NeyLVCalazans">Ney Laert Vilar Calazans</author>
<title>Voltage scaling on C-elements: A speed, power and energy efficiency analysis.</title>
<pages>329-334</pages>
<year>2013</year>
<booktitle>ICCD</booktitle>
<ee>https://doi.org/10.1109/ICCD.2013.6657061</ee>
<ee>https://doi.ieeecomputersociety.org/10.1109/ICCD.2013.6657061</ee>
<crossref>conf/iccd/2013</crossref>
<url>db/conf/iccd/iccd2013.html#MoreiraC13</url>
</inproceedings>
</r>
<r><inproceedings key="conf/icecsys/FerreiraC13" mdate="2022-10-02">
<author pid="129/1048">Bruno F. Ferreira</author>
<author orcid="0000-0002-0467-4294" pid="c/NeyLVCalazans">Ney Laert Vilar Calazans</author>
<title>A flexible soft IP core for standard implementations of elliptic curve cryptography in hardware.</title>
<pages>577-580</pages>
<year>2013</year>
<booktitle>ICECS</booktitle>
<ee>https://doi.org/10.1109/ICECS.2013.6815480</ee>
<crossref>conf/icecsys/2013</crossref>
<url>db/conf/icecsys/icecsys2013.html#FerreiraC13</url>
</inproceedings>
</r>
<r><inproceedings key="conf/iolts/PontesCV13" mdate="2024-05-07">
<author pid="19/2985">Julian J. H. Pontes</author>
<author orcid="0000-0002-0467-4294" pid="c/NeyLVCalazans">Ney Calazans</author>
<author orcid="0000-0002-7413-8243" pid="13/6934">Pascal Vivet</author>
<title>Parity check for m-of-n delay insensitive codes.</title>
<pages>157-162</pages>
<year>2013</year>
<booktitle>IOLTS</booktitle>
<ee>https://doi.org/10.1109/IOLTS.2013.6604068</ee>
<crossref>conf/iolts/2013</crossref>
<url>db/conf/iolts/iolts2013.html#PontesCV13</url>
</inproceedings>
</r>
<r><inproceedings key="conf/issoc/AmoryMCMLL13" mdate="2019-10-19">
<author orcid="0000-0001-8432-3162" pid="41/1314">Alexandre M. Amory</author>
<author pid="23/3940">Matheus T. Moreira</author>
<author pid="c/NeyLVCalazans">Ney Laert Vilar Calazans</author>
<author orcid="0000-0001-6126-6847" pid="m/FernandoGehmMoraes">Fernando Gehm Moraes</author>
<author pid="96/4711">Cristiano Lazzari</author>
<author pid="22/680">Marcelo Soares Lubaszewski</author>
<title>Evaluating the scalability of test buses.</title>
<pages>1-6</pages>
<year>2013</year>
<booktitle>ISSoC</booktitle>
<ee>https://doi.org/10.1109/ISSoC.2013.6675278</ee>
<crossref>conf/issoc/2013</crossref>
<url>db/conf/issoc/issoc2013.html#AmoryMCMLL13</url>
</inproceedings>
</r>
<r><inproceedings key="conf/isvlsi/MoreiraC13" mdate="2023-03-24">
<author pid="23/3940">Matheus Trevisan Moreira</author>
<author orcid="0000-0002-0467-4294" pid="c/NeyLVCalazans">Ney Laert Vilar Calazans</author>
<title>Design of standard-cell libraries for asynchronous circuits with the ASCEnD flow.</title>
<pages>217-218</pages>
<year>2013</year>
<booktitle>ISVLSI</booktitle>
<ee>https://doi.org/10.1109/ISVLSI.2013.6654647</ee>
<ee>https://doi.ieeecomputersociety.org/10.1109/ISVLSI.2013.6654647</ee>
<crossref>conf/isvlsi/2013</crossref>
<url>db/conf/isvlsi/isvlsi2013.html#MoreiraC13</url>
</inproceedings>
</r>
<r><inproceedings key="conf/lascas/MoreiraOPC13" mdate="2022-10-02">
<author pid="23/3940">Matheus T. Moreira</author>
<author pid="135/7852">Carlos Henrique Menezes Oliveira</author>
<author pid="261/7507">Ricardo C. Porto</author>
<author orcid="0000-0002-0467-4294" pid="c/NeyLVCalazans">Ney Laert Vilar Calazans</author>
<title>Design of NCL gates with the ASCEnD flow.</title>
<pages>1-4</pages>
<year>2013</year>
<booktitle>LASCAS</booktitle>
<ee>https://doi.org/10.1109/LASCAS.2013.6519002</ee>
<crossref>conf/lascas/2013</crossref>
<url>db/conf/lascas/lascas2013.html#MoreiraOPC13</url>
</inproceedings>
</r>
<r><inproceedings key="conf/mwscas/MoreiraOPC13" mdate="2022-10-02">
<author pid="23/3940">Matheus T. Moreira</author>
<author pid="135/7852">Carlos Henrique Menezes Oliveira</author>
<author pid="261/7507">Ricardo C. Porto</author>
<author orcid="0000-0002-0467-4294" pid="c/NeyLVCalazans">Ney Laert Vilar Calazans</author>
<title>NCL+: Return-to-one Null Convention Logic.</title>
<pages>836-839</pages>
<year>2013</year>
<booktitle>MWSCAS</booktitle>
<ee>https://doi.org/10.1109/MWSCAS.2013.6674779</ee>
<crossref>conf/mwscas/2013</crossref>
<url>db/conf/mwscas/mwscas2013.html#MoreiraOPC13</url>
</inproceedings>
</r>
<r><inproceedings key="conf/rsp/MoreiraMGHC13" mdate="2022-10-02">
<author pid="23/3940">Matheus T. Moreira</author>
<author pid="15/8002">Felipe G. Magalhaes</author>
<author pid="139/8275">Matheus Gibiluka</author>
<author orcid="0000-0002-5473-9199" pid="33/5648">Fabiano Hessel</author>
<author orcid="0000-0002-0467-4294" pid="c/NeyLVCalazans">Ney Laert Vilar Calazans</author>
<title>BaBaNoC: An asynchronous network-on-chip described in Balsa.</title>
<pages>37-43</pages>
<year>2013</year>
<booktitle>RSP</booktitle>
<ee>https://doi.org/10.1109/RSP.2013.6683956</ee>
<crossref>conf/rsp/2013</crossref>
<url>db/conf/rsp/rsp2013.html#MoreiraMGHC13</url>
</inproceedings>
</r>
<r><inproceedings key="conf/sbcci/GhidiniMBWCM13" mdate="2022-10-02">
<author pid="121/4469">Yan Ghidini</author>
<author pid="23/3940">Matheus T. Moreira</author>
<author pid="136/2279">Lucas Brahm</author>
<author orcid="0000-0002-8091-6021" pid="94/2275">Thais Webber</author>
<author orcid="0000-0002-0467-4294" pid="c/NeyLVCalazans">Ney Calazans</author>
<author orcid="0000-0002-7811-7896" pid="13/6510">C&#233;sar A. M. Marcon</author>
<title>Lasio 3D NoC vertical links serialization: Evaluation of latency and buffer occupancy.</title>
<pages>1-6</pages>
<year>2013</year>
<booktitle>SBCCI</booktitle>
<ee>https://doi.org/10.1109/SBCCI.2013.6644891</ee>
<crossref>conf/sbcci/2013</crossref>
<url>db/conf/sbcci/sbcci2013.html#GhidiniMBWCM13</url>
</inproceedings>
</r>
<r><inproceedings key="conf/sbcci/PontesCV13" mdate="2024-05-07">
<author pid="19/2985">Julian J. H. Pontes</author>
<author orcid="0000-0002-0467-4294" pid="c/NeyLVCalazans">Ney Calazans</author>
<author orcid="0000-0002-7413-8243" pid="13/6934">Pascal Vivet</author>
<title>H2A: A hardened asynchronous network on chip.</title>
<pages>1-6</pages>
<year>2013</year>
<booktitle>SBCCI</booktitle>
<ee>https://doi.org/10.1109/SBCCI.2013.6644865</ee>
<crossref>conf/sbcci/2013</crossref>
<url>db/conf/sbcci/sbcci2013.html#PontesCV13</url>
</inproceedings>
</r>
<r><inproceedings key="conf/async/PontesCV12" mdate="2024-05-07">
<author pid="19/2985">Julian J. H. Pontes</author>
<author orcid="0000-0002-0467-4294" pid="c/NeyLVCalazans">Ney Calazans</author>
<author orcid="0000-0002-7413-8243" pid="13/6934">Pascal Vivet</author>
<title>Adding Temporal Redundancy to Delay Insensitive Codes to Mitigate Single Event Effects.</title>
<pages>142-149</pages>
<year>2012</year>
<booktitle>ASYNC</booktitle>
<ee>https://doi.org/10.1109/ASYNC.2012.26</ee>
<ee>https://doi.ieeecomputersociety.org/10.1109/ASYNC.2012.26</ee>
<crossref>conf/async/2012</crossref>
<url>db/conf/async/async2012.html#PontesCV12</url>
</inproceedings>
</r>
<r><inproceedings key="conf/date/PontesCV12" mdate="2023-03-24">
<author pid="19/2985">Julian J. H. Pontes</author>
<author pid="c/NeyLVCalazans">Ney Calazans</author>
<author pid="13/6934">Pascal Vivet</author>
<title>An accurate Single Event Effect digital design flow for reliable system level design.</title>
<pages>224-229</pages>
<year>2012</year>
<booktitle>DATE</booktitle>
<ee>https://doi.org/10.1109/DATE.2012.6176466</ee>
<ee>https://doi.ieeecomputersociety.org/10.1109/DATE.2012.6176466</ee>
<ee>http://dl.acm.org/citation.cfm?id=2492764</ee>
<crossref>conf/date/2012</crossref>
<url>db/conf/date/date2012.html#PontesCV12</url>
</inproceedings>
</r>
<r><inproceedings key="conf/icecsys/MoraesMLCCMCC12" mdate="2022-10-02">
<author orcid="0000-0001-6126-6847" pid="m/FernandoGehmMoraes">Fernando Gehm Moraes</author>
<author pid="23/3940">Matheus T. Moreira</author>
<author pid="256/2717">Carlos Lucas</author>
<author pid="143/9078">D. Correa</author>
<author pid="72/10829">Douglas de O. Cardoso</author>
<author pid="143/9026">M. Magnaguagno</author>
<author pid="119/4277">Guilherme M. Castilhos</author>
<author orcid="0000-0002-0467-4294" pid="c/NeyLVCalazans">Ney Laert Vilar Calazans</author>
<title>A generic FPGA emulation framework.</title>
<pages>233-236</pages>
<year>2012</year>
<booktitle>ICECS</booktitle>
<ee>https://doi.org/10.1109/ICECS.2012.6463758</ee>
<ee>https://www.wikidata.org/entity/Q61576701</ee>
<crossref>conf/icecsys/2012</crossref>
<url>db/conf/icecsys/icecsys2012.html#MoraesMLCCMCC12</url>
</inproceedings>
</r>
<r><inproceedings key="conf/icecsys/MoreiraC12" mdate="2022-10-02">
<author pid="23/3940">Matheus T. Moreira</author>
<author orcid="0000-0002-0467-4294" pid="c/NeyLVCalazans">Ney Laert Vilar Calazans</author>
<title>Electrical characterization of a C-Element with LiChEn.</title>
<pages>583-585</pages>
<year>2012</year>
<booktitle>ICECS</booktitle>
<ee>https://doi.org/10.1109/ICECS.2012.6463680</ee>
<crossref>conf/icecsys/2012</crossref>
<url>db/conf/icecsys/icecsys2012.html#MoreiraC12</url>
</inproceedings>
</r>
<r><inproceedings key="conf/icecsys/MoreiraGC12" mdate="2022-10-02">
<author pid="23/3940">Matheus T. Moreira</author>
<author pid="121/4455">Ricardo A. Guazzelli</author>
<author orcid="0000-0002-0467-4294" pid="c/NeyLVCalazans">Ney Laert Vilar Calazans</author>
<title>Return-to-One DIMS logic on 4-phase m-of-n asynchronous circuits.</title>
<pages>669-672</pages>
<year>2012</year>
<booktitle>ICECS</booktitle>
<ee>https://doi.org/10.1109/ICECS.2012.6463637</ee>
<crossref>conf/icecsys/2012</crossref>
<url>db/conf/icecsys/icecsys2012.html#MoreiraGC12</url>
</inproceedings>
</r>
<r><inproceedings key="conf/isqed/PerezCR12" mdate="2022-10-02">
<author pid="05/11243">Taciano Perez</author>
<author orcid="0000-0002-0467-4294" pid="c/NeyLVCalazans">Ney Laert Vilar Calazans</author>
<author orcid="0000-0003-0070-0157" pid="95/5199">C&#233;sar A. F. De Rose</author>
<title>A preliminary study on system-level impact of persistent main memory.</title>
<pages>84-90</pages>
<year>2012</year>
<booktitle>ISQED</booktitle>
<ee>https://doi.org/10.1109/ISQED.2012.6187478</ee>
<crossref>conf/isqed/2012</crossref>
<url>db/conf/isqed/isqed2012.html#PerezCR12</url>
</inproceedings>
</r>
<r><inproceedings key="conf/isqed/MoreiraOMC12" mdate="2022-10-02">
<author pid="23/3940">Matheus T. Moreira</author>
<author pid="77/1173">Bruno Cruz de Oliveira</author>
<author orcid="0000-0001-6126-6847" pid="m/FernandoGehmMoraes">Fernando Moraes 0001</author>
<author orcid="0000-0002-0467-4294" pid="c/NeyLVCalazans">Ney Calazans</author>
<title>Impact of C-elements in asynchronous circuits.</title>
<pages>437-343</pages>
<year>2012</year>
<booktitle>ISQED</booktitle>
<ee>https://doi.org/10.1109/ISQED.2012.6187530</ee>
<ee>https://www.wikidata.org/entity/Q61576756</ee>
<crossref>conf/isqed/2012</crossref>
<url>db/conf/isqed/isqed2012.html#MoreiraOMC12</url>
</inproceedings>
</r>
<r><inproceedings key="conf/rsp/PetryWCMC12" mdate="2022-10-02">
<author pid="123/2569">Carlos A. Petry</author>
<author orcid="0000-0002-4014-5891" pid="30/10071">Eduardo W&#228;chter</author>
<author pid="119/4277">Guilherme M. Castilhos</author>
<author orcid="0000-0001-6126-6847" pid="m/FernandoGehmMoraes">Fernando Gehm Moraes</author>
<author orcid="0000-0002-0467-4294" pid="c/NeyLVCalazans">Ney Laert Vilar Calazans</author>
<title>A spectrum of MPSoC models for design space exploration and its use.</title>
<pages>30-35</pages>
<year>2012</year>
<booktitle>RSP</booktitle>
<ee>https://doi.org/10.1109/RSP.2012.6380687</ee>
<ee>https://www.wikidata.org/entity/Q61576714</ee>
<crossref>conf/rsp/2012</crossref>
<url>db/conf/rsp/rsp2012.html#PetryWCMC12</url>
</inproceedings>
</r>
<r><inproceedings key="conf/sbcci/MoreiraGC12" mdate="2017-05-24">
<author pid="23/3940">Matheus T. Moreira</author>
<author pid="121/4455">Ricardo A. Guazzelli</author>
<author pid="c/NeyLVCalazans">Ney Laert Vilar Calazans</author>
<title>Return-to-one protocol for reducing static power in C-elements of QDI circuits employing m-of-n codes.</title>
<pages>1-6</pages>
<year>2012</year>
<booktitle>SBCCI</booktitle>
<ee>https://doi.org/10.1109/SBCCI.2012.6344444</ee>
<crossref>conf/sbcci/2012</crossref>
<url>db/conf/sbcci/sbcci2012.html#MoreiraGC12</url>
</inproceedings>
</r>
<r><inproceedings key="conf/sbcci/RosaLCM12" mdate="2019-06-02">
<author pid="54/7939">Thiago R. da Rosa</author>
<author pid="121/4490">Vivian Larrea</author>
<author pid="c/NeyLVCalazans">Ney Calazans</author>
<author orcid="0000-0001-6126-6847" pid="m/FernandoGehmMoraes">Fernando Gehm Moraes</author>
<title>Power consumption reduction in MPSoCs through DFS.</title>
<pages>1-6</pages>
<year>2012</year>
<booktitle>SBCCI</booktitle>
<ee>https://doi.org/10.1109/SBCCI.2012.6344429</ee>
<ee>https://www.wikidata.org/entity/Q61576769</ee>
<crossref>conf/sbcci/2012</crossref>
<url>db/conf/sbcci/sbcci2012.html#RosaLCM12</url>
</inproceedings>
</r>
<r><article key="journals/dt/SoaresCMMT11" mdate="2022-10-02">
<author pid="49/2065">Rafael Iankowski Soares</author>
<author orcid="0000-0002-0467-4294" pid="c/NeyLVCalazans">Ney Laert Vilar Calazans</author>
<author orcid="0000-0001-6126-6847" pid="m/FernandoGehmMoraes">Fernando Gehm Moraes</author>
<author pid="32/2846">Philippe Maurine</author>
<author pid="64/6964">Lionel Torres</author>
<title>A Robust Architectural Approach for Cryptographic Algorithms Using GALS Pipelines.</title>
<pages>62-71</pages>
<year>2011</year>
<volume>28</volume>
<journal>IEEE Des. Test Comput.</journal>
<number>5</number>
<ee>https://doi.org/10.1109/MDT.2011.69</ee>
<ee>http://doi.ieeecomputersociety.org/10.1109/MDT.2011.69</ee>
<ee>https://www.wikidata.org/entity/Q61576794</ee>
<url>db/journals/dt/dt28.html#SoaresCMMT11</url>
</article>
</r>
<r><article key="journals/jpdc/MarconCMMHS11" mdate="2022-10-02">
<author orcid="0000-0002-7811-7896" pid="13/6510">C&#233;sar A. M. Marcon</author>
<author orcid="0000-0002-0467-4294" pid="c/NeyLVCalazans">Ney Calazans</author>
<author pid="50/482">Edson I. Moreno</author>
<author orcid="0000-0001-6126-6847" pid="m/FernandoGehmMoraes">Fernando Moraes 0001</author>
<author orcid="0000-0002-5473-9199" pid="33/5648">Fabiano Hessel</author>
<author pid="00/4529">Altamiro Amadeu Susin</author>
<title>CAFES: A framework for intrachip application modeling and communication architecture design.</title>
<pages>714-728</pages>
<year>2011</year>
<volume>71</volume>
<journal>J. Parallel Distributed Comput.</journal>
<number>5</number>
<ee>https://doi.org/10.1016/j.jpdc.2010.10.002</ee>
<url>db/journals/jpdc/jpdc71.html#MarconCMMHS11</url>
</article>
</r>
<r><inproceedings key="conf/icecsys/MoreiraOPMC11" mdate="2022-10-02">
<author pid="23/3940">Matheus T. Moreira</author>
<author pid="77/1173">Bruno Cruz de Oliveira</author>
<author pid="19/2985">Julian J. H. Pontes</author>
<author orcid="0000-0001-6126-6847" pid="m/FernandoGehmMoraes">Fernando Moraes 0001</author>
<author orcid="0000-0002-0467-4294" pid="c/NeyLVCalazans">Ney Calazans</author>
<title>Adapting a C-element design flow for low power.</title>
<pages>45-48</pages>
<year>2011</year>
<booktitle>ICECS</booktitle>
<ee>https://doi.org/10.1109/ICECS.2011.6122210</ee>
<ee>https://www.wikidata.org/entity/Q61576803</ee>
<crossref>conf/icecsys/2011</crossref>
<url>db/conf/icecsys/icecsys2011.html#MoreiraOPMC11</url>
</inproceedings>
</r>
<r><inproceedings key="conf/latw/BenficaP0LLGGHC11" mdate="2023-08-06">
<author pid="06/4656">Juliano Benfica</author>
<author pid="98/3347">Let&#237;cia Maria Bolzani Poehls</author>
<author pid="02/4432">Fabian Vargas 0001</author>
<author orcid="0000-0001-7882-0576" pid="122/7341">Jos&#233; Lipovetzky</author>
<author pid="122/7059">Ariel Lutenberg</author>
<author pid="352/6988">Sebasti&#225;n E. Garc&#237;a</author>
<author pid="59/4799">Edmundo Gatti</author>
<author pid="122/6857">Fernando Hernandez</author>
<author orcid="0000-0002-0467-4294" pid="c/NeyLVCalazans">Ney Laert Vilar Calazans</author>
<title>Configurable platform for IC combined tests of total-ionizing dose radiation and electromagnetic immunity.</title>
<pages>1-6</pages>
<year>2011</year>
<booktitle>LATW</booktitle>
<ee>https://doi.org/10.1109/LATW.2011.5985935</ee>
<crossref>conf/latw/2011</crossref>
<url>db/conf/latw/latw2011.html#BenficaP0LLGGHC11</url>
</inproceedings>
</r>
<r><inproceedings key="conf/rsp/MorenoMCM11" mdate="2022-10-02">
<author pid="50/482">Edson I. Moreno</author>
<author orcid="0000-0002-7811-7896" pid="13/6510">C&#233;sar A. M. Marcon</author>
<author orcid="0000-0002-0467-4294" pid="c/NeyLVCalazans">Ney Laert Vilar Calazans</author>
<author orcid="0000-0001-6126-6847" pid="m/FernandoGehmMoraes">Fernando Gehm Moraes</author>
<title>Arbitration and routing impact on NoC design.</title>
<pages>193-198</pages>
<year>2011</year>
<booktitle>International Symposium on Rapid System Prototyping</booktitle>
<ee>https://doi.org/10.1109/RSP.2011.5929995</ee>
<ee>https://www.wikidata.org/entity/Q61576809</ee>
<crossref>conf/rsp/2011</crossref>
<url>db/conf/rsp/rsp2011.html#MorenoMCM11</url>
</inproceedings>
</r>
<r><inproceedings key="conf/sbcci/RosaGCCM11" mdate="2022-10-02">
<author pid="54/7939">Thiago R. da Rosa</author>
<author pid="87/6654">Guilherme Montez Guindani</author>
<author pid="72/10829">Douglas de O. Cardoso</author>
<author orcid="0000-0002-0467-4294" pid="c/NeyLVCalazans">Ney Laert Vilar Calazans</author>
<author orcid="0000-0001-6126-6847" pid="m/FernandoGehmMoraes">Fernando Gehm Moraes</author>
<title>A self-adaptable distributed DFS scheme for NoC-based MPSoCs.</title>
<pages>203-208</pages>
<year>2011</year>
<booktitle>SBCCI</booktitle>
<ee>https://doi.org/10.1145/2020876.2020923</ee>
<crossref>conf/sbcci/2011</crossref>
<url>db/conf/sbcci/sbcci2011.html#RosaGCCM11</url>
</inproceedings>
</r>
<r><inproceedings key="conf/socc/MoreiraOPC11" mdate="2022-10-02">
<author pid="23/3940">Matheus T. Moreira</author>
<author pid="77/1173">Bruno Cruz de Oliveira</author>
<author pid="19/2985">Julian J. H. Pontes</author>
<author orcid="0000-0002-0467-4294" pid="c/NeyLVCalazans">Ney Calazans</author>
<title>A 65nm standard cell set and flow dedicated to automated asynchronous circuits design.</title>
<pages>99-104</pages>
<year>2011</year>
<booktitle>SoCC</booktitle>
<ee>https://doi.org/10.1109/SOCC.2011.6085103</ee>
<crossref>conf/socc/2011</crossref>
<url>db/conf/socc/socc2011.html#MoreiraOPC11</url>
</inproceedings>
</r>
<r><article key="journals/dt/CarvalhoCM10" mdate="2022-10-02">
<author pid="45/4189">Ewerson Luiz de Souza Carvalho</author>
<author orcid="0000-0002-0467-4294" pid="c/NeyLVCalazans">Ney Laert Vilar Calazans</author>
<author orcid="0000-0001-6126-6847" pid="m/FernandoGehmMoraes">Fernando Gehm Moraes</author>
<title>Dynamic Task Mapping for MPSoCs.</title>
<pages>26-35</pages>
<year>2010</year>
<volume>27</volume>
<journal>IEEE Des. Test Comput.</journal>
<number>5</number>
<ee>https://doi.org/10.1109/MDT.2010.106</ee>
<ee>http://doi.ieeecomputersociety.org/10.1109/MDT.2010.106</ee>
<ee>https://www.wikidata.org/entity/Q61576884</ee>
<url>db/journals/dt/dt27.html#CarvalhoCM10</url>
</article>
</r>
<r><inproceedings key="conf/patmos/PontesMMC10" mdate="2020-03-10">
<author pid="19/2985">Julian J. H. Pontes</author>
<author pid="23/3940">Matheus T. Moreira</author>
<author pid="m/FernandoGehmMoraes">Fernando Moraes 0001</author>
<author pid="c/NeyLVCalazans">Ney Calazans</author>
<title>Hermes-A - An Asynchronous NoC Router with Distributed Routing.</title>
<pages>150-159</pages>
<year>2010</year>
<booktitle>PATMOS</booktitle>
<ee>https://doi.org/10.1007/978-3-642-17752-1_15</ee>
<crossref>conf/patmos/2010</crossref>
<url>db/conf/patmos/patmos2010.html#PontesMMC10</url>
</inproceedings>
</r>
<r><inproceedings key="conf/sbcci/TedescoRCCM10" mdate="2022-10-02">
<author orcid="0000-0003-3010-8197" pid="21/998">Leonel Tedesco</author>
<author pid="54/7939">Thiago R. da Rosa</author>
<author pid="80/4541">Fabien Clermidy</author>
<author orcid="0000-0002-0467-4294" pid="c/NeyLVCalazans">Ney Calazans</author>
<author orcid="0000-0001-6126-6847" pid="m/FernandoGehmMoraes">Fernando Gehm Moraes</author>
<title>Implementation and evaluation of a congestion aware routing algorithm for networks-on-chip.</title>
<pages>91-96</pages>
<year>2010</year>
<booktitle>SBCCI</booktitle>
<ee>https://doi.org/10.1145/1854153.1854178</ee>
<crossref>conf/sbcci/2010</crossref>
<url>db/conf/sbcci/sbcci2010.html#TedescoRCCM10</url>
</inproceedings>
</r>
<r><inproceedings key="conf/sbcci/SoaresCLDMT10" mdate="2022-10-02">
<author pid="49/2065">Rafael Soares</author>
<author orcid="0000-0002-0467-4294" pid="c/NeyLVCalazans">Ney Laert Vilar Calazans</author>
<author pid="52/2113">Victor Lomn&#233;</author>
<author pid="54/8188">Amine Dehbaoui</author>
<author pid="32/2846">Philippe Maurine</author>
<author pid="64/6964">Lionel Torres</author>
<title>A GALS pipeline DES architecture to increase robustness against DPA and DEMA attacks.</title>
<pages>115-120</pages>
<year>2010</year>
<booktitle>SBCCI</booktitle>
<ee>https://doi.org/10.1145/1854153.1854183</ee>
<crossref>conf/sbcci/2010</crossref>
<url>db/conf/sbcci/sbcci2010.html#SoaresCLDMT10</url>
</inproceedings>
</r>
<r><inproceedings key="conf/socc/PontesMMC10" mdate="2022-10-02">
<author pid="19/2985">Julian J. H. Pontes</author>
<author pid="23/3940">Matheus T. Moreira</author>
<author orcid="0000-0001-6126-6847" pid="m/FernandoGehmMoraes">Fernando Moraes 0001</author>
<author orcid="0000-0002-0467-4294" pid="c/NeyLVCalazans">Ney Calazans</author>
<title>Hermes-AA: A 65nm asynchronous NoC router with adaptive routing.</title>
<pages>493-498</pages>
<year>2010</year>
<booktitle>SoCC</booktitle>
<ee>https://doi.org/10.1109/SOCC.2010.5784676</ee>
<ee>https://www.wikidata.org/entity/Q61576910</ee>
<crossref>conf/socc/2010</crossref>
<url>db/conf/socc/socc2010.html#PontesMMC10</url>
</inproceedings>
</r>
<r><inproceedings key="conf/date/LomneMTRSC09" mdate="2022-10-02">
<author pid="52/2113">Victor Lomn&#233;</author>
<author pid="32/2846">Philippe Maurine</author>
<author pid="64/6964">Lionel Torres</author>
<author orcid="0000-0002-5075-2898" pid="23/6209">Michel Robert</author>
<author pid="49/2065">Rafael Soares</author>
<author pid="c/NeyLVCalazans">Ney Calazans</author>
<title>Evaluation on FPGA of triple rail logic robustness against DPA and DEMA.</title>
<pages>634-639</pages>
<year>2009</year>
<booktitle>DATE</booktitle>
<ee>https://doi.org/10.1109/DATE.2009.5090744</ee>
<ee>http://dl.acm.org/citation.cfm?id=1874778</ee>
<crossref>conf/date/2009</crossref>
<url>db/conf/date/date2009.html#LomneMTRSC09</url>
</inproceedings>
</r>
<r><inproceedings key="conf/iscas/CararaOCM09" mdate="2022-10-02">
<author pid="92/6026">Everton Carara</author>
<author pid="65/9802">Roberto P. de Oliveira</author>
<author orcid="0000-0002-0467-4294" pid="c/NeyLVCalazans">Ney Laert Vilar Calazans</author>
<author orcid="0000-0001-6126-6847" pid="m/FernandoGehmMoraes">Fernando Gehm Moraes</author>
<title>HeMPS - a Framework for NoC-based MPSoC Generation.</title>
<pages>1345-1348</pages>
<year>2009</year>
<booktitle>ISCAS</booktitle>
<ee>https://doi.org/10.1109/ISCAS.2009.5118013</ee>
<ee>https://www.wikidata.org/entity/Q61576967</ee>
<crossref>conf/iscas/2009</crossref>
<url>db/conf/iscas/iscas2009.html#CararaOCM09</url>
</inproceedings>
</r>
<r><inproceedings key="conf/issoc/CarvalhoMCM09" mdate="2022-10-02">
<author pid="45/4189">Ewerson Carvalho</author>
<author orcid="0000-0002-7811-7896" pid="13/6510">C&#233;sar A. M. Marcon</author>
<author orcid="0000-0002-0467-4294" pid="c/NeyLVCalazans">Ney Calazans</author>
<author orcid="0000-0001-6126-6847" pid="m/FernandoGehmMoraes">Fernando Moraes 0001</author>
<title>Evaluation of static and dynamic task mapping algorithms in NoC-based MPSoCs.</title>
<pages>87-90</pages>
<year>2009</year>
<booktitle>SoC</booktitle>
<ee>https://doi.org/10.1109/SOCC.2009.5335672</ee>
<ee>https://www.wikidata.org/entity/Q61576952</ee>
<crossref>conf/issoc/2009</crossref>
<url>db/conf/issoc/issoc2009.html#CarvalhoMCM09</url>
</inproceedings>
</r>
<r><inproceedings key="conf/reconfig/RodolfoCM09" mdate="2024-10-06">
<author orcid="0009-0001-9100-5194" pid="87/7940">Taciano A. Rodolfo</author>
<author orcid="0000-0002-0467-4294" pid="c/NeyLVCalazans">Ney Laert Vilar Calazans</author>
<author orcid="0000-0001-6126-6847" pid="m/FernandoGehmMoraes">Fernando Gehm Moraes</author>
<title>Floating Point Hardware for Embedded Processors in FPGAs: Design Space Exploration for Performance and Area.</title>
<pages>24-29</pages>
<year>2009</year>
<booktitle>ReConFig</booktitle>
<ee>https://doi.org/10.1109/ReConFig.2009.26</ee>
<ee>https://doi.ieeecomputersociety.org/10.1109/ReConFig.2009.26</ee>
<ee>https://www.wikidata.org/entity/Q61576957</ee>
<crossref>conf/reconfig/2009</crossref>
<url>db/conf/reconfig/reconfig2009.html#RodolfoCM09</url>
</inproceedings>
</r>
<r><inproceedings key="conf/reconfig/GuindaniFOCPM09" mdate="2023-03-23">
<author pid="87/6654">Guilherme Montez Guindani</author>
<author pid="23/4908">Frederico Ferlini</author>
<author pid="86/7941">Jeferson Oliveira</author>
<author orcid="0000-0002-0467-4294" pid="c/NeyLVCalazans">Ney Laert Vilar Calazans</author>
<author pid="93/974">Daniel V. Pigatto</author>
<author orcid="0000-0001-6126-6847" pid="m/FernandoGehmMoraes">Fernando Gehm Moraes</author>
<title>A 10 Gbps OTN Framer Implementation Targeting FPGA Devices.</title>
<pages>30-35</pages>
<year>2009</year>
<booktitle>ReConFig</booktitle>
<ee>https://doi.org/10.1109/ReConFig.2009.27</ee>
<ee>https://doi.ieeecomputersociety.org/10.1109/ReConFig.2009.27</ee>
<ee>https://www.wikidata.org/entity/Q61576931</ee>
<crossref>conf/reconfig/2009</crossref>
<url>db/conf/reconfig/reconfig2009.html#GuindaniFOCPM09</url>
</inproceedings>
</r>
<r><article key="journals/iet-cdt/MarconMCM08" mdate="2022-10-02">
<author orcid="0000-0002-7811-7896" pid="13/6510">C&#233;sar Augusto Missio Marcon</author>
<author pid="50/482">Edson Ifarraguirre Moreno</author>
<author orcid="0000-0002-0467-4294" pid="c/NeyLVCalazans">Ney Laert Vilar Calazans</author>
<author orcid="0000-0001-6126-6847" pid="m/FernandoGehmMoraes">Fernando Gehm Moraes</author>
<title>Comparison of network-on-chip mapping algorithms targeting low energy consumption.</title>
<pages>471-482</pages>
<year>2008</year>
<volume>2</volume>
<journal>IET Comput. Digit. Tech.</journal>
<number>6</number>
<ee>https://doi.org/10.1049/iet-cdt:20070111</ee>
<url>db/journals/iet-cdt/iet-cdt2.html#MarconMCM08</url>
</article>
</r>
<r><inproceedings key="conf/isvlsi/PontesMSC08" mdate="2023-03-24">
<author pid="19/2985">Julian J. H. Pontes</author>
<author pid="23/3940">Matheus T. Moreira</author>
<author pid="49/2065">Rafael Soares</author>
<author orcid="0000-0002-0467-4294" pid="c/NeyLVCalazans">Ney Laert Vilar Calazans</author>
<title>Hermes-GLP: A GALS Network on Chip Router with Power Control Techniques.</title>
<pages>347-352</pages>
<year>2008</year>
<booktitle>ISVLSI</booktitle>
<ee>https://doi.org/10.1109/ISVLSI.2008.90</ee>
<ee>https://doi.ieeecomputersociety.org/10.1109/ISVLSI.2008.90</ee>
<crossref>conf/isvlsi/2008</crossref>
<url>db/conf/isvlsi/isvlsi2008.html#PontesMSC08</url>
</inproceedings>
</r>
<r><inproceedings key="conf/isvlsi/GuindaniRRCM08" mdate="2023-03-24">
<author pid="87/6654">Guilherme Montez Guindani</author>
<author pid="84/1043">Cezar Reinbrecht</author>
<author pid="54/7939">Thiago Raupp da Rosa</author>
<author orcid="0000-0002-0467-4294" pid="c/NeyLVCalazans">Ney Calazans</author>
<author orcid="0000-0001-6126-6847" pid="m/FernandoGehmMoraes">Fernando Gehm Moraes</author>
<title>NoC Power Estimation at the RTL Abstraction Level.</title>
<pages>475-478</pages>
<year>2008</year>
<booktitle>ISVLSI</booktitle>
<ee>https://doi.org/10.1109/ISVLSI.2008.17</ee>
<ee>https://doi.ieeecomputersociety.org/10.1109/ISVLSI.2008.17</ee>
<ee>https://www.wikidata.org/entity/Q61577017</ee>
<crossref>conf/isvlsi/2008</crossref>
<url>db/conf/isvlsi/isvlsi2008.html#GuindaniRRCM08</url>
</inproceedings>
</r>
<r><inproceedings key="conf/reconfig/LomneOMTRSC08" mdate="2023-03-23">
<author pid="52/2113">Victor Lomn&#233;</author>
<author pid="86/3016">Thomas Ordas</author>
<author pid="32/2846">Philippe Maurine</author>
<author pid="64/6964">Lionel Torres</author>
<author pid="23/6209">Michel Robert</author>
<author pid="49/2065">Rafael Soares</author>
<author orcid="0000-0002-0467-4294" pid="c/NeyLVCalazans">Ney Calazans</author>
<title>Triple Rail Logic Robustness against DPA.</title>
<pages>415-420</pages>
<year>2008</year>
<booktitle>ReConFig</booktitle>
<ee>https://doi.org/10.1109/ReConFig.2008.75</ee>
<ee>https://doi.ieeecomputersociety.org/10.1109/ReConFig.2008.75</ee>
<crossref>conf/reconfig/2008</crossref>
<url>db/conf/reconfig/reconfig2008.html#LomneOMTRSC08</url>
</inproceedings>
</r>
<r><inproceedings key="conf/rsp/MorenoPCJ08" mdate="2023-03-23">
<author pid="50/482">Edson Ifarraguirre Moreno</author>
<author pid="64/6745">Katalin Maria Popovici</author>
<author orcid="0000-0002-0467-4294" pid="c/NeyLVCalazans">Ney Laert Vilar Calazans</author>
<author pid="26/323">Ahmed Amine Jerraya</author>
<title>Integrating Abstract NoC Models within MPSoC Design.</title>
<pages>65-71</pages>
<year>2008</year>
<booktitle>IEEE International Workshop on Rapid System Prototyping</booktitle>
<ee>https://doi.org/10.1109/RSP.2008.29</ee>
<ee>https://doi.ieeecomputersociety.org/10.1109/RSP.2008.29</ee>
<crossref>conf/rsp/2008</crossref>
<url>db/conf/rsp/rsp2008.html#MorenoPCJ08</url>
</inproceedings>
</r>
<r><inproceedings key="conf/sbcci/MoraesCPC08" mdate="2025-01-19">
<author orcid="0000-0001-6126-6847" pid="m/FernandoGehmMoraes">Fernando Gehm Moraes</author>
<author pid="92/6026">Everton Carara</author>
<author pid="93/974">Daniel V. Pigatto</author>
<author orcid="0000-0002-0467-4294" pid="c/NeyLVCalazans">Ney Laert Vilar Calazans</author>
<title>MOTIM: an industrial application using nocs.</title>
<pages>182-187</pages>
<year>2008</year>
<booktitle>SBCCI</booktitle>
<ee>https://doi.org/10.1145/1404371.1404422</ee>
<ee>https://www.wikidata.org/entity/Q130957479</ee>
<crossref>conf/sbcci/2008</crossref>
<url>db/conf/sbcci/sbcci2008.html#MoraesCPC08</url>
</inproceedings>
</r>
<r><inproceedings key="conf/sbcci/SoaresCLMTR08" mdate="2025-01-19">
<author pid="49/2065">Rafael Soares</author>
<author orcid="0000-0002-0467-4294" pid="c/NeyLVCalazans">Ney Laert Vilar Calazans</author>
<author pid="52/2113">Victor Lomn&#233;</author>
<author pid="32/2846">Philippe Maurine</author>
<author pid="64/6964">Lionel Torres</author>
<author orcid="0000-0002-5075-2898" pid="23/6209">Michel Robert</author>
<title>Evaluating the robustness of secure triple track logic through prototyping.</title>
<pages>193-198</pages>
<year>2008</year>
<booktitle>SBCCI</booktitle>
<ee>https://doi.org/10.1145/1404371.1404425</ee>
<ee>https://www.wikidata.org/entity/Q130896631</ee>
<crossref>conf/sbcci/2008</crossref>
<url>db/conf/sbcci/sbcci2008.html#SoaresCLMTR08</url>
</inproceedings>
</r>
<r><inproceedings key="conf/iccd/PontesSCMC07" mdate="2023-03-23">
<author pid="19/2985">Julian J. H. Pontes</author>
<author pid="49/2065">Rafael Soares</author>
<author pid="45/4189">Ewerson Carvalho</author>
<author orcid="0000-0001-6126-6847" pid="m/FernandoGehmMoraes">Fernando Moraes 0001</author>
<author orcid="0000-0002-0467-4294" pid="c/NeyLVCalazans">Ney Calazans</author>
<title>SCAFFI: An intrachip FPGA asynchronous interface based on hard macros.</title>
<pages>541-546</pages>
<year>2007</year>
<booktitle>ICCD</booktitle>
<ee>https://doi.org/10.1109/ICCD.2007.4601950</ee>
<ee>https://doi.ieeecomputersociety.org/10.1109/ICCD.2007.4601950</ee>
<ee>https://www.wikidata.org/entity/Q61577089</ee>
<crossref>conf/iccd/2007</crossref>
<url>db/conf/iccd/iccd2007.html#PontesSCMC07</url>
</inproceedings>
</r>
<r><inproceedings key="conf/iscas/MarconMCM07" mdate="2022-10-02">
<author orcid="0000-0002-7811-7896" pid="13/6510">C&#233;sar A. M. Marcon</author>
<author pid="50/482">Edson I. Moreno</author>
<author orcid="0000-0002-0467-4294" pid="c/NeyLVCalazans">Ney Laert Vilar Calazans</author>
<author orcid="0000-0001-6126-6847" pid="m/FernandoGehmMoraes">Fernando Gehm Moraes</author>
<title>Evaluation of Algorithms for Low Energy Mapping onto NoCs.</title>
<pages>389-392</pages>
<year>2007</year>
<crossref>conf/iscas/2007</crossref>
<booktitle>ISCAS</booktitle>
<ee>https://doi.org/10.1109/ISCAS.2007.378471</ee>
<ee>https://www.wikidata.org/entity/Q61577053</ee>
<url>db/conf/iscas/iscas2007.html#MarconMCM07</url>
</inproceedings>
</r>
<r><inproceedings key="conf/isvlsi/BastosCPCM07" mdate="2023-03-24">
<author pid="64/2233">Erico Bastos</author>
<author pid="92/6026">Everton Carara</author>
<author pid="93/974">Daniel V. Pigatto</author>
<author orcid="0000-0002-0467-4294" pid="c/NeyLVCalazans">Ney Laert Vilar Calazans</author>
<author orcid="0000-0001-6126-6847" pid="m/FernandoGehmMoraes">Fernando Moraes 0001</author>
<title>MOTIM - A Scalable Architecture for Ethernet Switches.</title>
<pages>451-452</pages>
<year>2007</year>
<crossref>conf/isvlsi/2007</crossref>
<booktitle>ISVLSI</booktitle>
<ee>https://doi.org/10.1109/ISVLSI.2007.70</ee>
<ee>https://doi.ieeecomputersociety.org/10.1109/ISVLSI.2007.70</ee>
<ee>https://www.wikidata.org/entity/Q61577074</ee>
<url>db/conf/isvlsi/isvlsi2007.html#BastosCPCM07</url>
</inproceedings>
</r>
<r><inproceedings key="conf/isvlsi/CarvalhoCM07" mdate="2023-03-24">
<author pid="45/4189">Ewerson Carvalho</author>
<author orcid="0000-0002-0467-4294" pid="c/NeyLVCalazans">Ney Laert Vilar Calazans</author>
<author orcid="0000-0001-6126-6847" pid="m/FernandoGehmMoraes">Fernando Gehm Moraes</author>
<title>Congestion-Aware Task Mapping in NoC-based MPSoCs with Dynamic Workload.</title>
<pages>459-460</pages>
<year>2007</year>
<crossref>conf/isvlsi/2007</crossref>
<booktitle>ISVLSI</booktitle>
<ee>https://doi.org/10.1109/ISVLSI.2007.32</ee>
<ee>https://doi.ieeecomputersociety.org/10.1109/ISVLSI.2007.32</ee>
<ee>https://www.wikidata.org/entity/Q61577043</ee>
<url>db/conf/isvlsi/isvlsi2007.html#CarvalhoCM07</url>
</inproceedings>
</r>
<r><inproceedings key="conf/recosoc/MollerGCSCM07" mdate="2020-03-10">
<author pid="66/34">Leandro M&#246;ller</author>
<author pid="63/5185">Ismael Grehs</author>
<author pid="45/4189">Ewerson Carvalho</author>
<author pid="49/2065">Rafael Soares</author>
<author pid="c/NeyLVCalazans">Ney Calazans</author>
<author pid="m/FernandoGehmMoraes">Fernando Moraes 0001</author>
<title>A NoC-based Infrastructure to Enable Dynamic Self Reconfigurable Systems.</title>
<pages>23-30</pages>
<year>2007</year>
<crossref>conf/recosoc/2007</crossref>
<booktitle>ReCoSoC</booktitle>
<url>db/conf/recosoc/ReCoSoC2007.html#MollerGCSCM07</url>
</inproceedings>
</r>
<r><inproceedings key="conf/rsp/CarusoGSCM07" mdate="2023-03-23">
<author pid="17/6710">Luis Carlos Caruso</author>
<author pid="87/6654">Guilherme Montez Guindani</author>
<author pid="12/5292">Hugo Schmitt</author>
<author orcid="0000-0002-0467-4294" pid="c/NeyLVCalazans">Ney Calazans</author>
<author orcid="0000-0001-6126-6847" pid="m/FernandoGehmMoraes">Fernando Moraes 0001</author>
<title>SPP-NIDS - A Sea of Processors Platform for Network Intrusion Detection Systems.</title>
<pages>27-33</pages>
<year>2007</year>
<crossref>conf/rsp/2007</crossref>
<booktitle>IEEE International Workshop on Rapid System Prototyping</booktitle>
<ee>https://doi.org/10.1109/RSP.2007.35</ee>
<ee>https://doi.ieeecomputersociety.org/10.1109/RSP.2007.35</ee>
<ee>https://www.wikidata.org/entity/Q61577095</ee>
<url>db/conf/rsp/rsp2007.html#CarusoGSCM07</url>
</inproceedings>
</r>
<r><inproceedings key="conf/rsp/CarvalhoCM07" mdate="2023-03-23">
<author pid="45/4189">Ewerson Carvalho</author>
<author orcid="0000-0002-0467-4294" pid="c/NeyLVCalazans">Ney Calazans</author>
<author orcid="0000-0001-6126-6847" pid="m/FernandoGehmMoraes">Fernando Moraes 0001</author>
<title>Heuristics for Dynamic Task Mapping in NoC-based Heterogeneous MPSoCs.</title>
<pages>34-40</pages>
<year>2007</year>
<crossref>conf/rsp/2007</crossref>
<booktitle>IEEE International Workshop on Rapid System Prototyping</booktitle>
<ee>https://doi.org/10.1109/RSP.2007.26</ee>
<ee>https://doi.ieeecomputersociety.org/10.1109/RSP.2007.26</ee>
<ee>https://www.wikidata.org/entity/Q61577055</ee>
<url>db/conf/rsp/rsp2007.html#CarvalhoCM07</url>
</inproceedings>
</r>
<r><inproceedings key="conf/sbcci/TedescoMC07" mdate="2022-10-02">
<author orcid="0000-0003-3010-8197" pid="21/998">Leonel Tedesco</author>
<author orcid="0000-0001-6126-6847" pid="m/FernandoGehmMoraes">Fernando Moraes 0001</author>
<author orcid="0000-0002-0467-4294" pid="c/NeyLVCalazans">Ney Calazans</author>
<title>Buffer sizing for QoS flows in wormhole packet switching NoCs.</title>
<pages>99-104</pages>
<year>2007</year>
<booktitle>SBCCI</booktitle>
<ee>https://doi.org/10.1145/1284480.1284513</ee>
<crossref>conf/sbcci/2007</crossref>
<url>db/conf/sbcci/sbcci2007.html#TedescoMC07</url>
</inproceedings>
</r>
<r><inproceedings key="conf/sbcci/CararaMC07" mdate="2022-10-02">
<author pid="92/6026">Everton Carara</author>
<author orcid="0000-0001-6126-6847" pid="m/FernandoGehmMoraes">Fernando Moraes 0001</author>
<author orcid="0000-0002-0467-4294" pid="c/NeyLVCalazans">Ney Calazans</author>
<title>Router architecture for high-performance NoCs.</title>
<pages>111-116</pages>
<year>2007</year>
<booktitle>SBCCI</booktitle>
<ee>https://doi.org/10.1145/1284480.1284515</ee>
<crossref>conf/sbcci/2007</crossref>
<url>db/conf/sbcci/sbcci2007.html#CararaMC07</url>
</inproceedings>
</r>
<r><inproceedings key="conf/vlsi/MelloCM07" mdate="2022-10-02">
<author pid="85/7786">Aline Mello 0001</author>
<author orcid="0000-0002-0467-4294" pid="c/NeyLVCalazans">Ney Calazans</author>
<author pid="m/FernandoGehmMoraes">Fernando Moraes 0001</author>
<title>QoS in Networks-on-Chip - Beyond Priority and Circuit Switching Techniques.</title>
<pages>1-22</pages>
<year>2007</year>
<booktitle>VLSI-SoC (Selected Papers)</booktitle>
<ee type="oa">https://doi.org/10.1007/978-0-387-89558-1_7</ee>
<crossref>conf/vlsi/2007socs</crossref>
<url>db/conf/vlsi/vlsisoc2007s.html#MelloCM07</url>
</inproceedings>
</r>
<r><inproceedings key="conf/vlsi/MelloC07" mdate="2022-10-02">
<author pid="85/7786">Aline Mello 0001</author>
<author orcid="0000-0002-0467-4294" pid="c/NeyLVCalazans">Ney Laert Vilar Calazans</author>
<title>Rate-based scheduling policy for QoS flows in networks on chip.</title>
<pages>140-145</pages>
<year>2007</year>
<booktitle>VLSI-SoC</booktitle>
<ee>https://doi.org/10.1109/VLSISOC.2007.4402487</ee>
<crossref>conf/vlsi/2007soc</crossref>
<url>db/conf/vlsi/vlsisoc2007.html#MelloC07</url>
</inproceedings>
</r>
<r><article publtype="informal" key="journals/corr/abs-0710-4738" mdate="2018-08-13">
<author pid="13/6510">C&#233;sar A. M. Marcon</author>
<author pid="c/NeyLVCalazans">Ney Laert Vilar Calazans</author>
<author pid="m/FernandoGehmMoraes">Fernando Gehm Moraes</author>
<author pid="00/4529">Altamiro Amadeu Susin</author>
<author pid="27/1321">Igor M. Reis</author>
<author pid="33/5648">Fabiano Hessel</author>
<title>Exploring NoC Mapping Strategies: An Energy and Timing Aware Technique</title>
<ee type="oa">http://arxiv.org/abs/0710.4738</ee>
<year>2007</year>
<journal>CoRR</journal>
<volume>abs/0710.4738</volume>
<url>db/journals/corr/corr0710.html#abs-0710-4738</url>
</article>
</r>
<r><article publtype="informal" key="journals/corr/abs-0710-4843" mdate="2022-06-10">
<author pid="85/7786">Aline Mello 0001</author>
<author pid="66/34">Leandro M&#246;ller</author>
<author pid="c/NeyLVCalazans">Ney Calazans</author>
<author pid="m/FernandoGehmMoraes">Fernando Moraes 0001</author>
<title>MultiNoC: A Multiprocessing System Enabled by a Network on Chip</title>
<ee type="oa">http://arxiv.org/abs/0710.4843</ee>
<year>2007</year>
<journal>CoRR</journal>
<volume>abs/0710.4843</volume>
<url>db/journals/corr/corr0710.html#abs-0710-4843</url>
</article>
</r>
<r><inproceedings key="conf/fpl/MollerGCM06" mdate="2022-10-02">
<author pid="66/34">Leandro M&#246;ller</author>
<author pid="63/5185">Ismael Grehs</author>
<author orcid="0000-0002-0467-4294" pid="c/NeyLVCalazans">Ney Calazans</author>
<author orcid="0000-0001-6126-6847" pid="m/FernandoGehmMoraes">Fernando Moraes 0001</author>
<title>Reconfigurable Systems Enabled by a Network-on-Chip.</title>
<pages>1-4</pages>
<year>2006</year>
<crossref>conf/fpl/2006</crossref>
<booktitle>FPL</booktitle>
<ee>https://doi.org/10.1109/FPL.2006.311329</ee>
<url>db/conf/fpl/fpl2006.html#MollerGCM06</url>
</inproceedings>
</r>
<r><inproceedings key="conf/issoc/MelloTCM06" mdate="2022-10-02">
<author pid="85/7786">Aline Mello 0001</author>
<author orcid="0000-0003-3010-8197" pid="21/998">Leonel Tedesco</author>
<author orcid="0000-0002-0467-4294" pid="c/NeyLVCalazans">Ney Calazans</author>
<author orcid="0000-0001-6126-6847" pid="m/FernandoGehmMoraes">Fernando Moraes 0001</author>
<title>Evaluation of current QoS Mechanisms in Networks on Chip.</title>
<pages>1-4</pages>
<year>2006</year>
<booktitle>SoC</booktitle>
<ee>https://doi.org/10.1109/ISSOC.2006.321981</ee>
<crossref>conf/issoc/2006</crossref>
<url>db/conf/issoc/issoc2006.html#MelloTCM06</url>
</inproceedings>
</r>
<r><inproceedings key="conf/sbcci/MollerSCGCM06" mdate="2022-10-02">
<author pid="66/34">Leandro M&#246;ller</author>
<author pid="49/2065">Rafael Soares</author>
<author pid="45/4189">Ewerson Carvalho</author>
<author pid="63/5185">Ismael Grehs</author>
<author pid="c/NeyLVCalazans">Ney Calazans</author>
<author orcid="0000-0001-6126-6847" pid="m/FernandoGehmMoraes">Fernando Moraes 0001</author>
<title>Infrastructure for dynamic reconfigurable systems: choices and trade-offs.</title>
<pages>44-49</pages>
<year>2006</year>
<crossref>conf/sbcci/2006</crossref>
<booktitle>SBCCI</booktitle>
<ee>https://doi.org/10.1145/1150343.1150360</ee>
<url>db/conf/sbcci/sbcci2006.html#MollerSCGCM06</url>
</inproceedings>
</r>
<r><inproceedings key="conf/sbcci/TedescoMGCM06" mdate="2022-10-02">
<author pid="21/998">Leonel Tedesco</author>
<author pid="85/7786">Aline Mello 0001</author>
<author pid="02/6049">Leonardo Giacomet</author>
<author pid="c/NeyLVCalazans">Ney Calazans</author>
<author orcid="0000-0001-6126-6847" pid="m/FernandoGehmMoraes">Fernando Gehm Moraes</author>
<title>Application driven traffic modeling for NoCs.</title>
<pages>62-67</pages>
<year>2006</year>
<crossref>conf/sbcci/2006</crossref>
<booktitle>SBCCI</booktitle>
<ee>https://doi.org/10.1145/1150343.1150364</ee>
<url>db/conf/sbcci/sbcci2006.html#TedescoMGCM06</url>
</inproceedings>
</r>
<r><inproceedings key="conf/aspdac/OstMPMC05" mdate="2022-10-02">
<author pid="22/1628">Luciano Ost</author>
<author pid="85/7786">Aline Mello 0001</author>
<author pid="29/1427">Jos&#233; Palma 0002</author>
<author orcid="0000-0001-6126-6847" pid="m/FernandoGehmMoraes">Fernando Gehm Moraes</author>
<author pid="c/NeyLVCalazans">Ney Calazans</author>
<title>MAIA: a framework for networks on chip generation and verification.</title>
<pages>49-52</pages>
<year>2005</year>
<crossref>conf/aspdac/2005</crossref>
<booktitle>ASP-DAC</booktitle>
<ee>https://doi.org/10.1145/1120725.1120741</ee>
<ee>https://doi.org/10.1109/ASPDAC.2005.1466128</ee>
<url>db/conf/aspdac/aspdac2005.html#OstMPMC05</url>
</inproceedings>
</r>
<r><inproceedings key="conf/date/MarconCMSRH05" mdate="2023-03-24">
<author orcid="0000-0002-7811-7896" pid="13/6510">C&#233;sar A. M. Marcon</author>
<author orcid="0000-0002-0467-4294" pid="c/NeyLVCalazans">Ney Laert Vilar Calazans</author>
<author orcid="0000-0001-6126-6847" pid="m/FernandoGehmMoraes">Fernando Gehm Moraes</author>
<author pid="00/4529">Altamiro Amadeu Susin</author>
<author pid="27/1321">Igor M. Reis</author>
<author orcid="0000-0002-5473-9199" pid="33/5648">Fabiano Hessel</author>
<title>Exploring NoC Mapping Strategies: An Energy and Timing Aware Technique.</title>
<pages>502-507</pages>
<year>2005</year>
<crossref>conf/date/2005</crossref>
<booktitle>DATE</booktitle>
<ee>https://doi.org/10.1109/DATE.2005.149</ee>
<ee>https://doi.ieeecomputersociety.org/10.1109/DATE.2005.149</ee>
<ee>http://dl.acm.org/citation.cfm?id=1049157</ee>
<url>db/conf/date/date2005.html#MarconCMSRH05</url>
</inproceedings>
</r>
<r><inproceedings key="conf/iscas/KreutzMCSC05" mdate="2022-10-02">
<author pid="94/2009">M&#225;rcio Eduardo Kreutz</author>
<author orcid="0000-0002-7811-7896" pid="13/6510">C&#233;sar A. M. Marcon</author>
<author orcid="0000-0002-7402-4780" pid="25/5214">Luigi Carro</author>
<author pid="00/4529">Altamiro Amadeu Susin</author>
<author orcid="0000-0002-0467-4294" pid="c/NeyLVCalazans">Ney Laert Vilar Calazans</author>
<title>Energy and latency evaluation of NoC topologies.</title>
<pages>5866-5869</pages>
<year>2005</year>
<crossref>conf/iscas/2005</crossref>
<booktitle>ISCAS (6)</booktitle>
<ee>https://doi.org/10.1109/ISCAS.2005.1465973</ee>
<url>db/conf/iscas/iscas2005-6.html#KreutzMCSC05</url>
</inproceedings>
</r>
<r><inproceedings key="conf/rsp/MarconKSC05" mdate="2023-03-23">
<author pid="13/6510">C&#233;sar A. M. Marcon</author>
<author pid="94/2009">M&#225;rcio Eduardo Kreutz</author>
<author pid="00/4529">Altamiro Amadeu Susin</author>
<author pid="c/NeyLVCalazans">Ney Laert Vilar Calazans</author>
<title>Models for Embedded Application Mapping onto NoCs: Timing Analysis.</title>
<pages>17-23</pages>
<year>2005</year>
<crossref>conf/rsp/2005</crossref>
<booktitle>IEEE International Workshop on Rapid System Prototyping</booktitle>
<ee>https://doi.org/10.1109/RSP.2005.33</ee>
<ee>https://doi.ieeecomputersociety.org/10.1109/RSP.2005.33</ee>
<url>db/conf/rsp/rsp2005.html#MarconKSC05</url>
</inproceedings>
</r>
<r><inproceedings key="conf/sbcci/MelloTCM05" mdate="2022-10-02">
<author pid="85/7786">Aline Mello 0001</author>
<author pid="21/998">Leonel Tedesco</author>
<author pid="c/NeyLVCalazans">Ney Calazans</author>
<author orcid="0000-0001-6126-6847" pid="m/FernandoGehmMoraes">Fernando Moraes 0001</author>
<title>Virtual channels in networks on chip: implementation and evaluation on hermes NoC.</title>
<pages>178-183</pages>
<year>2005</year>
<crossref>conf/sbcci/2005</crossref>
<booktitle>SBCCI</booktitle>
<ee>https://doi.org/10.1145/1081081.1081128</ee>
<url>db/conf/sbcci/sbcci2005.html#MelloTCM05</url>
</inproceedings>
</r>
<r><inproceedings key="conf/sbcci/TedescoMGCM05" mdate="2022-10-02">
<author pid="21/998">Leonel Tedesco</author>
<author pid="85/7786">Aline Mello 0001</author>
<author pid="46/995">Diego Garibotti</author>
<author pid="c/NeyLVCalazans">Ney Calazans</author>
<author orcid="0000-0001-6126-6847" pid="m/FernandoGehmMoraes">Fernando Moraes 0001</author>
<title>Traffic generation and performance evaluation for mesh-based NoCs.</title>
<pages>184-189</pages>
<year>2005</year>
<crossref>conf/sbcci/2005</crossref>
<booktitle>SBCCI</booktitle>
<ee>https://doi.org/10.1145/1081081.1081129</ee>
<url>db/conf/sbcci/sbcci2005.html#TedescoMGCM05</url>
</inproceedings>
</r>
<r><inproceedings key="conf/sbcci/PalmaMMCRS05" mdate="2022-10-02">
<author pid="29/1427">Jos&#233; Carlos S. Palma</author>
<author pid="13/6510">C&#233;sar A. M. Marcon</author>
<author orcid="0000-0001-6126-6847" pid="m/FernandoGehmMoraes">Fernando Gehm Moraes</author>
<author pid="c/NeyLVCalazans">Ney Laert Vilar Calazans</author>
<author pid="r/RAdaLuzReis">Ricardo A. L. Reis</author>
<author pid="00/4529">Altamiro Amadeu Susin</author>
<title>Mapping embedded systems onto NoCs: the traffic effect on dynamic energy estimation.</title>
<pages>196-201</pages>
<year>2005</year>
<crossref>conf/sbcci/2005</crossref>
<booktitle>SBCCI</booktitle>
<ee>https://doi.org/10.1145/1081081.1081131</ee>
<url>db/conf/sbcci/sbcci2005.html#PalmaMMCRS05</url>
</inproceedings>
</r>
<r><inproceedings key="conf/vlsi/MarconPCMSR05" mdate="2025-03-03">
<author orcid="0000-0002-7811-7896" pid="13/6510">C&#233;sar A. M. Marcon</author>
<author pid="29/1427">Jos&#233; Carlos S. Palma</author>
<author orcid="0000-0002-0467-4294" pid="c/NeyLVCalazans">Ney Laert Vilar Calazans</author>
<author pid="m/FernandoGehmMoraes">Fernando Gehm Moraes</author>
<author pid="00/4529">Altamiro Amadeu Susin</author>
<author orcid="0000-0001-5781-5858" pid="r/RAdaLuzReis">Ricardo Augusto da Luz Reis</author>
<title>Modeling the Traffic Effect for the Application Cores Mapping Problem onto NoCs.</title>
<pages>179-194</pages>
<year>2005</year>
<crossref>conf/vlsi/2005soc</crossref>
<booktitle>VLSI-SoC</booktitle>
<ee type="oa">https://doi.org/10.1007/978-0-387-73661-7_12</ee>
<url>db/conf/vlsi/vlsisoc2005.html#MarconPCMSR05</url>
</inproceedings>
</r>
<r><article key="journals/integration/MoraesCMMO04" mdate="2024-10-06">
<author orcid="0000-0001-6126-6847" pid="m/FernandoGehmMoraes">Fernando Gehm Moraes</author>
<author orcid="0000-0002-0467-4294" pid="c/NeyLVCalazans">Ney Calazans</author>
<author orcid="0000-0002-0097-6156" pid="85/7786">Aline Mello 0001</author>
<author pid="66/34">Leandro M&#246;ller</author>
<author orcid="0000-0002-5160-5232" pid="22/1628">Luciano Ost</author>
<title>HERMES: an infrastructure for low area overhead packet-switching networks on chip.</title>
<pages>69-93</pages>
<year>2004</year>
<volume>38</volume>
<journal>Integr.</journal>
<number>1</number>
<ee>https://doi.org/10.1016/j.vlsi.2004.03.003</ee>
<url>db/journals/integration/integration38.html#MoraesCMMO04</url>
</article>
</r>
<r><inproceedings key="conf/date/MelloMCM04" mdate="2023-03-24">
<author pid="85/7786">Aline Mello 0001</author>
<author pid="66/34">Leandro M&#246;ller</author>
<author orcid="0000-0002-0467-4294" pid="c/NeyLVCalazans">Ney Calazans</author>
<author orcid="0000-0001-6126-6847" pid="m/FernandoGehmMoraes">Fernando Gehm Moraes</author>
<title>MultiNoC: A Multiprocessing System Enabled by a Network on Chip.</title>
<pages>234-239</pages>
<year>2004</year>
<crossref>conf/date/2004</crossref>
<booktitle>DATE</booktitle>
<ee>https://doi.org/10.1109/DATE.2005.218</ee>
<ee>https://doi.ieeecomputersociety.org/10.1109/DATE.2005.218</ee>
<ee>http://dl.acm.org/citation.cfm?id=1049367</ee>
<url>db/conf/date/date2005.html#MelloMCM04</url>
</inproceedings>
</r>
<r><inproceedings key="conf/fpl/MollerCMBCC04" mdate="2017-05-21">
<author pid="66/34">Leandro M&#246;ller</author>
<author pid="c/NeyLVCalazans">Ney Laert Vilar Calazans</author>
<author pid="m/FernandoGehmMoraes">Fernando Gehm Moraes</author>
<author pid="61/1123">Eduardo Wenzel Bri&#227;o</author>
<author pid="45/4189">Ewerson Carvalho</author>
<author pid="14/913">Daniel Camozzato</author>
<title>FiPRe: An Implementation Model to Enable Self-Reconfigurable Applications.</title>
<pages>1042-1046</pages>
<ee>https://doi.org/10.1007/978-3-540-30117-2_123</ee>
<year>2004</year>
<crossref>conf/fpl/2004</crossref>
<booktitle>FPL</booktitle>
<url>db/conf/fpl/fpl2004.html#MollerCMBCC04</url>
</inproceedings>
</r>
<r><inproceedings key="conf/sbcci/CarvalhoCBM04" mdate="2022-10-02">
<author pid="45/4189">Ewerson Carvalho</author>
<author pid="c/NeyLVCalazans">Ney Calazans</author>
<author pid="61/1123">Eduardo Wenzel Bri&#227;o</author>
<author orcid="0000-0001-6126-6847" pid="m/FernandoGehmMoraes">Fernando Moraes 0001</author>
<title>PaDReH: a framework for the design and implementation of dynamically and partially reconfigurable systems.</title>
<pages>10-15</pages>
<year>2004</year>
<crossref>conf/sbcci/2004</crossref>
<booktitle>SBCCI</booktitle>
<ee>https://doi.org/10.1145/1016568.1016580</ee>
<url>db/conf/sbcci/sbcci2004.html#CarvalhoCBM04</url>
</inproceedings>
</r>
<r><inproceedings key="conf/date/MoraesMPMC03" mdate="2023-03-24">
<author orcid="0000-0001-6126-6847" pid="m/FernandoGehmMoraes">Fernando Gehm Moraes</author>
<author pid="35/4426">Daniel Mesquita</author>
<author pid="29/1427">Jos&#233; Carlos S. Palma</author>
<author pid="66/34">Leandro M&#246;ller</author>
<author pid="c/NeyLVCalazans">Ney Laert Vilar Calazans</author>
<title>Development of a Tool-Set for Remote and Partial Reconfiguration of FPGAs.</title>
<pages>11122-11123</pages>
<year>2003</year>
<crossref>conf/date/2003</crossref>
<booktitle>DATE</booktitle>
<ee>https://doi.ieeecomputersociety.org/10.1109/DATE.2003.10217</ee>
<ee>http://dl.acm.org/citation.cfm?id=1022882</ee>
<url>db/conf/date/date2003.html#MoraesMPMC03</url>
</inproceedings>
</r>
<r><inproceedings key="conf/ipps/MesquitaMPMC03" mdate="2025-05-01">
<author orcid="0009-0008-0636-4856" pid="35/4426">Daniel Mesquita</author>
<author orcid="0000-0001-6126-6847" pid="m/FernandoGehmMoraes">Fernando Gehm Moraes</author>
<author pid="29/1427">Jos&#233; Palma 0002</author>
<author pid="66/34">Leandro M&#246;ller</author>
<author orcid="0000-0002-0467-4294" pid="c/NeyLVCalazans">Ney Laert Vilar Calazans</author>
<title>Remote and Partial Reconfiguration of FPGAs: Tools and Trends.</title>
<pages>177</pages>
<year>2003</year>
<crossref>conf/ipps/2003</crossref>
<booktitle>IPDPS</booktitle>
<ee>https://doi.org/10.1109/IPDPS.2003.1213326</ee>
<ee>https://doi.ieeecomputersociety.org/10.1109/IPDPS.2003.1213326</ee>
<url>db/conf/ipps/ipdps2003.html#MesquitaMPMC03</url>
</inproceedings>
</r>
<r><inproceedings key="conf/sbcci/CalazansMHRMC03" mdate="2022-10-02">
<author orcid="0000-0002-0467-4294" pid="c/NeyLVCalazans">Ney Laert Vilar Calazans</author>
<author pid="50/482">Edson I. Moreno</author>
<author orcid="0000-0002-5473-9199" pid="33/5648">Fabiano Hessel</author>
<author pid="12/5372">Vitor M. da Rosa</author>
<author orcid="0000-0001-6126-6847" pid="m/FernandoGehmMoraes">Fernando Moraes 0001</author>
<author pid="92/6026">Everton Carara</author>
<title>From VHDL Register Transfer Level to SystemC Transaction Level Modeling: A Comparative Case Study.</title>
<pages>355-</pages>
<year>2003</year>
<crossref>conf/sbcci/2003</crossref>
<booktitle>SBCCI</booktitle>
<ee>https://doi.org/10.1109/SBCCI.2003.1232853</ee>
<ee>https://doi.ieeecomputersociety.org/10.1109/SBCCI.2003.1232853</ee>
<ee>https://dl.acm.org/doi/10.5555/942808.943929</ee>
<url>db/conf/sbcci/sbcci2003.html#CalazansMHRMC03</url>
</inproceedings>
</r>
<r><inproceedings key="conf/vlsi/MoraesMMOC03" mdate="2022-06-10">
<author pid="m/FernandoGehmMoraes">Fernando Gehm Moraes</author>
<author pid="85/7786">Aline Mello 0001</author>
<author pid="66/34">Leandro M&#246;ller</author>
<author pid="22/1628">Luciano Ost</author>
<author pid="c/NeyLVCalazans">Ney Laert Vilar Calazans</author>
<title>A Low Area Overhead Packet-switched Network on Chip: Architecture and Prototyping.</title>
<pages>318-323</pages>
<year>2003</year>
<crossref>conf/vlsi/2003soc</crossref>
<booktitle>VLSI-SOC</booktitle>
<url>db/conf/vlsi/vlsisoc2003.html#MoraesMMOC03</url>
</inproceedings>
</r>
<r><inproceedings key="conf/hldvt/MarconHARMC02" mdate="2023-03-23">
<author orcid="0000-0002-7811-7896" pid="13/6510">C&#233;sar A. M. Marcon</author>
<author orcid="0000-0002-5473-9199" pid="33/5648">Fabiano Hessel</author>
<author orcid="0000-0001-8432-3162" pid="41/1314">Alexandre M. Amory</author>
<author pid="122/0434">Luis H. L. Ries</author>
<author orcid="0000-0001-6126-6847" pid="m/FernandoGehmMoraes">Fernando Gehm Moraes</author>
<author orcid="0000-0002-0467-4294" pid="c/NeyLVCalazans">Ney Laert Vilar Calazans</author>
<title>Prototyping of embedded digital systems from SDL language: a case study.</title>
<pages>133-138</pages>
<year>2002</year>
<booktitle>HLDVT</booktitle>
<ee>https://doi.org/10.1109/HLDVT.2002.1224442</ee>
<ee>https://doi.ieeecomputersociety.org/10.1109/HLDVT.2002.1224442</ee>
<crossref>conf/hldvt/2002</crossref>
<url>db/conf/hldvt/hldvt2002.html#MarconHARMC02</url>
</inproceedings>
</r>
<r><inproceedings key="conf/sbcci/Amory0OCH02" mdate="2022-06-10">
<author pid="41/1314">Alexandre M. Amory</author>
<author pid="m/FernandoGehmMoraes">Fernando Moraes 0001</author>
<author pid="88/4213">Leandro A. Oliveira</author>
<author pid="c/NeyLVCalazans">Ney Calazans</author>
<author pid="33/5648">Fabiano Hessel</author>
<title>A Heterogeneous and Distributed Co-Simulation Environment.</title>
<pages>115-120</pages>
<year>2002</year>
<booktitle>SBCCI</booktitle>
<ee>https://dl.acm.org/doi/10.5555/827246.827374</ee>
<crossref>conf/sbcci/2002</crossref>
<url>db/conf/sbcci/sbcci2002.html#Amory0OCH02</url>
</inproceedings>
</r>
<r><inproceedings key="conf/sbcci/PalmaMM0C02" mdate="2022-06-10">
<author pid="29/1427">Jos&#233; Carlos S. Palma</author>
<author pid="85/7786">Aline Vieira de Mello</author>
<author pid="66/34">Leandro M&#246;ller</author>
<author pid="m/FernandoGehmMoraes">Fernando Moraes 0001</author>
<author pid="c/NeyLVCalazans">Ney Calazans</author>
<title>Core Communication Interface for FPGAs.</title>
<pages>183-190</pages>
<year>2002</year>
<booktitle>SBCCI</booktitle>
<ee>https://dl.acm.org/doi/10.5555/827246.827400</ee>
<crossref>conf/sbcci/2002</crossref>
<url>db/conf/sbcci/sbcci2002.html#PalmaMM0C02</url>
</inproceedings>
</r>
<r><inproceedings key="conf/sbcci/MarconCM02" mdate="2022-06-10">
<author pid="13/6510">C&#233;sar Augusto Missio Marcon</author>
<author pid="c/NeyLVCalazans">Ney Laert Vilar Calazans</author>
<author pid="m/FernandoGehmMoraes">Fernando Gehm Moraes</author>
<title>Requirements, Primitives and Models for Systems Specification.</title>
<pages>323-330</pages>
<year>2002</year>
<booktitle>SBCCI</booktitle>
<ee>https://dl.acm.org/doi/10.5555/827246.827355</ee>
<crossref>conf/sbcci/2002</crossref>
<url>db/conf/sbcci/sbcci2002.html#MarconCM02</url>
</inproceedings>
</r>
<r><article key="journals/rita/CalazansMTA01" mdate="2004-05-24">
<author pid="c/NeyLVCalazans">Ney Laert Vilar Calazans</author>
<author pid="m/FernandoGehmMoraes">Fernando Gehm Moraes</author>
<author pid="74/5773">Delfim Luiz Torok</author>
<author pid="42/642">Andrey V. Andreoli</author>
<title>Projeto para Prototipa&#231;&#227;o de um IP Soft Core MAC Ethernet.</title>
<pages>23-41</pages>
<year>2001</year>
<volume>8</volume>
<journal>RITA</journal>
<number>1</number>
<url>db/journals/rita/rita8.html#CalazansMTA01</url>
</article>
</r>
<r><article key="journals/te/CalazansM01" mdate="2022-10-02">
<author orcid="0000-0002-0467-4294" pid="c/NeyLVCalazans">Ney Laert Vilar Calazans</author>
<author orcid="0000-0001-6126-6847" pid="m/FernandoGehmMoraes">Fernando Gehm Moraes</author>
<title>Integrating the teaching of computer organization and architecture with digital hardware design early in undergraduate courses.</title>
<pages>109-119</pages>
<year>2001</year>
<volume>44</volume>
<journal>IEEE Trans. Educ.</journal>
<number>2</number>
<ee>https://doi.org/10.1109/13.925805</ee>
<url>db/journals/te/te44.html#CalazansM01</url>
</article>
</r>
<r><inproceedings key="conf/sbcci/0001AC0P01" mdate="2022-06-03">
<author pid="m/FernandoGehmMoraes">Fernando Moraes 0001</author>
<author pid="41/1314">Alexandre M. Amory</author>
<author pid="c/NeyLVCalazans">Ney Calazans</author>
<author pid="86/4958">Eduardo Bezerra 0001</author>
<author pid="321/5601">Juracy Petrini</author>
<title>Using the CAN Protocol and Reconfigurable Computing Technology for Web-Based Smart House Auto.</title>
<pages>38-43</pages>
<year>2001</year>
<booktitle>SBCCI</booktitle>
<ee>https://dl.acm.org/doi/10.5555/882483.883919</ee>
<crossref>conf/sbcci/2001</crossref>
<url>db/conf/sbcci/sbcci2001.html#0001AC0P01</url>
</inproceedings>
</r>
<r><inproceedings key="conf/iccad/Calazans94" mdate="2023-03-24">
<author pid="c/NeyLVCalazans">Ney Laert Vilar Calazans</author>
<title>Boolean constrained encoding: a new formulation and a case study.</title>
<pages>702-706</pages>
<year>1994</year>
<crossref>conf/iccad/1994</crossref>
<booktitle>ICCAD</booktitle>
<ee>https://doi.org/10.1109/ICCAD.1994.629899</ee>
<ee>https://doi.ieeecomputersociety.org/10.1109/ICCAD.1994.629899</ee>
<ee>https://dl.acm.org/citation.cfm?id=191638</ee>
<url>db/conf/iccad/iccad1994.html#Calazans94</url>
</inproceedings>
</r>
<coauthors n="138" nc="1">
<co c="0" n="2"><na f="a/Abreu:Brunno" pid="210/1357">Brunno Abreu</na><na>Brunno A. Abreu</na></co>
<co c="0"><na f="a/Amiri:Sam" pid="218/1169">Sam Amiri</na></co>
<co c="0"><na f="a/Amory:Alexandre_M=" pid="41/1314">Alexandre M. Amory</na></co>
<co c="0"><na f="a/Andreoli:Andrey_V=" pid="42/642">Andrey V. Andreoli</na></co>
<co c="0"><na f="a/Arendt:Michel_Evandro" pid="145/7572">Michel Evandro Arendt</na></co>
<co c="0"><na f="b/Bampi:Sergio" pid="84/5693">Sergio Bampi</na></co>
<co c="0"><na f="b/Bastos:Erico" pid="64/2233">Erico Bastos</na></co>
<co c="0"><na f="b/Beerel:Peter_A=" pid="29/6330">Peter A. Beerel</na></co>
<co c="0"><na f="b/Benfica:Juliano" pid="06/4656">Juliano Benfica</na></co>
<co c="0"><na f="b/Bernardon:Eduardo" pid="374/7541">Eduardo Bernardon</na></co>
<co c="0" n="2"><na f="b/Bezerra:Eduardo_Augusto" pid="86/4958">Eduardo Augusto Bezerra</na><na>Eduardo Bezerra 0001</na></co>
<co c="0" n="2"><na f="b/Bolzani:Let=iacute=cia_Maria_Veiras" pid="98/3347">Let&#237;cia Maria Veiras Bolzani</na><na>Let&#237;cia Maria Bolzani Poehls</na></co>
<co c="0" n="2"><na f="b/Bortolon:Felipe_T=" pid="139/8279">Felipe T. Bortolon</na><na>Felipe Todeschini Bortolon</na></co>
<co c="0"><na f="b/Brahm:Lucas" pid="136/2279">Lucas Brahm</na></co>
<co c="0"><na f="b/Breuer:Melvin_A=" pid="b/MelvinABreuer">Melvin A. Breuer</na></co>
<co c="0"><na f="b/Bri=atilde=o:Eduardo_Wenzel" pid="61/1123">Eduardo Wenzel Bri&#227;o</na></co>
<co c="0"><na f="b/Butzke:Frederico" pid="165/2136">Frederico Butzke</na></co>
<co c="0"><na f="c/Camozzato:Daniel" pid="14/913">Daniel Camozzato</na></co>
<co c="0" n="2"><na f="c/Carara:Everton" pid="92/6026">Everton Carara</na><na>Everton Alceu Carara</na></co>
<co c="0"><na f="c/Cardoso:Douglas_de_O=" pid="72/10829">Douglas de O. Cardoso</na></co>
<co c="0"><na f="c/Carro:Luigi" pid="25/5214">Luigi Carro</na></co>
<co c="0"><na f="c/Caruso:Luis_Carlos" pid="17/6710">Luis Carlos Caruso</na></co>
<co c="0" n="2"><na f="c/Carvalho:Ewerson" pid="45/4189">Ewerson Carvalho</na><na>Ewerson Luiz de Souza Carvalho</na></co>
<co c="0"><na f="c/Castilhos:Guilherme_M=" pid="119/4277">Guilherme M. Castilhos</na></co>
<co c="0"><na f="c/Chen:Danlei" pid="165/2092">Danlei Chen</na></co>
<co c="0"><na f="c/Cheng:Benmao" pid="165/2089">Benmao Cheng</na></co>
<co c="0"><na f="c/Clermidy:Fabien" pid="80/4541">Fabien Clermidy</na></co>
<co c="0"><na f="c/Correa:D=" pid="143/9078">D. Correa</na></co>
<co c="0"><na f="d/Dehbaoui:Amine" pid="54/8188">Amine Dehbaoui</na></co>
<co c="0"><na f="d/Domingues:Anderson_R=_P=" pid="117/5570">Anderson R. P. Domingues</na></co>
<co c="0"><na f="f/Ferauche:Thiago" pid="223/0289">Thiago Ferauche</na></co>
<co c="0"><na f="f/Ferlini:Frederico" pid="23/4908">Frederico Ferlini</na></co>
<co c="-1"><na f="f/Ferreira:Bruno_F=" pid="129/1048">Bruno F. Ferreira</na></co>
<co c="0"><na f="f/Filho:Sergio_Johann" pid="12/927">Sergio Johann Filho</na></co>
<co c="0"><na f="g/Garc=iacute=a:Sebasti=aacute=n_E=" pid="352/6988">Sebasti&#225;n E. Garc&#237;a</na></co>
<co c="0"><na f="g/Garibotti:Diego" pid="46/995">Diego Garibotti</na></co>
<co c="0"><na f="g/Garibotti:Rafael" pid="117/0776">Rafael Garibotti</na></co>
<co c="0"><na f="g/Gatti:Edmundo" pid="59/4799">Edmundo Gatti</na></co>
<co c="0"><na f="g/Gava:Jonas" pid="249/2958">Jonas Gava</na></co>
<co c="0"><na f="g/Gewehr:Carlos_Gabriel_de_Araujo" pid="274/6062">Carlos Gabriel de Araujo Gewehr</na></co>
<co c="0"><na f="g/Ghidini:Yan" pid="121/4469">Yan Ghidini</na></co>
<co c="0"><na f="g/Giacomet:Leonardo" pid="02/6049">Leonardo Giacomet</na></co>
<co c="0"><na f="g/Gibiluka:Matheus" pid="139/8275">Matheus Gibiluka</na></co>
<co c="0"><na f="g/Grehs:Ismael" pid="63/5185">Ismael Grehs</na></co>
<co c="0" n="2"><na f="g/Guazzelli:Ricardo_A=" pid="121/4455">Ricardo A. Guazzelli</na><na>Ricardo Aquino Guazzelli</na></co>
<co c="0"><na f="g/Guindani:Guilherme_Montez" pid="87/6654">Guilherme Montez Guindani</na></co>
<co c="0"><na f="h/Hand:Dylan" pid="129/1006">Dylan Hand</na></co>
<co c="0"><na f="h/Hanneman:Alex" pid="341/5091">Alex Hanneman</na></co>
<co c="0"><na f="h/Heck:Guilherme" pid="145/7556">Guilherme Heck</na></co>
<co c="0"><na f="h/Heck:Leandro_S=" pid="161/3092">Leandro S. Heck</na></co>
<co c="0"><na f="h/Hernandez:Fernando" pid="122/6857">Fernando Hernandez</na></co>
<co c="0" n="2"><na f="h/Hessel:Fabiano" pid="33/5648">Fabiano Hessel</na><na>Fabiano Passuelo Hessel</na></co>
<co c="0"><na f="h/Hua:Weizhe" pid="184/1257">Weizhe Hua</na></co>
<co c="0"><na f="h/Huang:Hsin=Ho" pid="147/2350">Hsin-Ho Huang</na></co>
<co c="0"><na f="j/Jerraya:Ahmed_Amine" pid="26/323">Ahmed Amine Jerraya</na></co>
<co c="0"><na f="j/Johann:Sergio_F=" pid="283/0183">Sergio F. Johann</na></co>
<co c="0" n="2"><na f="j/Juracy:Leonardo" pid="144/2520">Leonardo Juracy</na><na>Leonardo Rezende Juracy</na></co>
<co c="0"><na f="k/Kaim=Khani:Aqsa_Kk" pid="386/5589">Aqsa Kk Kaim-Khani</na></co>
<co c="0"><na f="k/Kreutz:M=aacute=rcio_Eduardo" pid="94/2009">M&#225;rcio Eduardo Kreutz</na></co>
<co c="0"><na f="l/Larrea:Vivian" pid="121/4490">Vivian Larrea</na></co>
<co c="0"><na f="l/Lazzari:Cristiano" pid="96/4711">Cristiano Lazzari</na></co>
<co c="0"><na f="l/Lazzarotto:Felipe_B=" pid="184/4315">Felipe B. Lazzarotto</na></co>
<co c="0"><na f="l/Li:Zhichao" pid="78/551">Zhichao Li</na></co>
<co c="0"><na f="l/Lipovetzky:Jos=eacute=" pid="122/7341">Jos&#233; Lipovetzky</na></co>
<co c="0"><na f="l/Lomn=eacute=:Victor" pid="52/2113">Victor Lomn&#233;</na></co>
<co c="0" n="2"><na f="l/Lubaszewski:Marcelo" pid="22/680">Marcelo Lubaszewski</na><na>Marcelo Soares Lubaszewski</na></co>
<co c="0"><na f="l/Lucas:Carlos" pid="256/2717">Carlos Lucas</na></co>
<co c="0"><na f="l/Lucena:Joaquim" pid="358/1441">Joaquim Lucena</na></co>
<co c="0"><na f="l/Lutenberg:Ariel" pid="122/7059">Ariel Lutenberg</na></co>
<co c="0"><na f="l/Luza:Lucas" pid="354/1603">Lucas Luza</na></co>
<co c="0"><na f="m/Magalhaes:Felipe_G=" pid="15/8002">Felipe G. Magalhaes</na></co>
<co c="0"><na f="m/Magnaguagno:M=" pid="143/9026">M. Magnaguagno</na></co>
<co c="0" n="2"><na f="m/Marcon:C=eacute=sar_A=_M=" pid="13/6510">C&#233;sar A. M. Marcon</na><na>C&#233;sar Augusto Missio Marcon</na></co>
<co c="0"><na f="m/Martins:Mayler_G=_A=" pid="32/9546">Mayler G. A. Martins</na></co>
<co c="0"><na f="m/Maurine:Philippe" pid="32/2846">Philippe Maurine</na></co>
<co c="0" n="2"><na f="m/Mello:Aline_Vieira_de" pid="85/7786">Aline Vieira de Mello</na><na>Aline Mello 0001</na></co>
<co c="0"><na f="m/Mesquita:Daniel" pid="35/4426">Daniel Mesquita</na></co>
<co c="0"><na f="m/M=ouml=ller:Leandro" pid="66/34">Leandro M&#246;ller</na></co>
<co c="0" n="2"><na f="m/Moraes:Fernando_Gehm" pid="m/FernandoGehmMoraes">Fernando Gehm Moraes</na><na>Fernando Moraes 0001</na></co>
<co c="0"><na f="m/Moreira:Luiz_Carlos" pid="98/7552">Luiz Carlos Moreira</na></co>
<co c="0" n="3"><na f="m/Moreira:Matheus_T=" pid="23/3940">Matheus T. Moreira</na><na>Matheus Trevisan Moreira</na><na>Matheus Trevisan</na></co>
<co c="0" n="2"><na f="m/Moreno:Edson_I=" pid="50/482">Edson I. Moreno</na><na>Edson Ifarraguirre Moreno</na></co>
<co c="0"><na f="m/Moura:Nicolas" pid="333/3390">Nicolas Moura</na></co>
<co c="0" n="2"><na f="n/Neto:Jose_Fontebasso" pid="223/0304">Jose Fontebasso Neto</na><na>Jos&#233; Fontebasso Neto</na></co>
<co c="0"><na f="n/Neto:Walter_Lau" pid="188/8998">Walter Lau Neto</na></co>
<co c="0"><na f="n/Neutzling:Augusto" pid="136/2313">Augusto Neutzling</na></co>
<co c="0"><na f="n/Nunes:Willian_Analdo" pid="330/4438">Willian Analdo Nunes</na></co>
<co c="0"><na f="o/Oliveira:Bruno_Cruz_de" pid="77/1173">Bruno Cruz de Oliveira</na></co>
<co c="0"><na f="o/Oliveira:Bruno_S=" pid="136/8573">Bruno S. Oliveira</na></co>
<co c="0"><na f="o/Oliveira:Carlos_Henrique_Menezes" pid="135/7852">Carlos Henrique Menezes Oliveira</na></co>
<co c="0"><na f="o/Oliveira:Jeferson" pid="86/7941">Jeferson Oliveira</na></co>
<co c="0"><na f="o/Oliveira:Leandro_A=" pid="88/4213">Leandro A. Oliveira</na></co>
<co c="0"><na f="o/Oliveira:Roberto_P=_de" pid="65/9802">Roberto P. de Oliveira</na></co>
<co c="0"><na f="o/Oliveira:Walter_Silva" pid="238/2197">Walter Silva Oliveira</na></co>
<co c="0"><na f="o/Ordas:Thomas" pid="86/3016">Thomas Ordas</na></co>
<co c="0" n="2"><na f="o/Ost:Luciano" pid="22/1628">Luciano Ost</na><na>Luciano Copello Ost</na></co>
<co c="0" n="2"><na f="p/Palma:Jos=eacute=_Carlos_S=" pid="29/1427">Jos&#233; Carlos S. Palma</na><na>Jos&#233; Palma 0002</na></co>
<co c="0"><na f="p/Paravisi:Marcelo" pid="55/7360">Marcelo Paravisi</na></co>
<co c="0"><na f="p/Pereira:Eduardo" pid="225/1185">Eduardo Pereira</na></co>
<co c="0"><na f="p/Pereira:Elisa_Garcia" pid="404/6042">Elisa Garcia Pereira</na></co>
<co c="0"><na f="p/Perez:Taciano" pid="05/11243">Taciano Perez</na></co>
<co c="0"><na f="p/Petrini:Juracy" pid="321/5601">Juracy Petrini</na></co>
<co c="0"><na f="p/Petry:Carlos_A=" pid="123/2569">Carlos A. Petry</na></co>
<co c="0"><na f="p/Pigatto:Daniel_V=" pid="93/974">Daniel V. Pigatto</na></co>
<co c="0"><na f="p/Pontes:Julian_J=_H=" pid="19/2985">Julian J. H. Pontes</na></co>
<co c="0" n="2"><na f="p/Popovici:Katalin" pid="64/6745">Katalin Popovici</na><na>Katalin Maria Popovici</na></co>
<co c="0"><na f="p/Porto:Ricardo_C=" pid="261/7507">Ricardo C. Porto</na></co>
<co c="0"><na f="r/Reinbrecht:Cezar" pid="84/1043">Cezar Reinbrecht</na></co>
<co c="0"><na f="r/Reis:Andr=eacute=_In=aacute=cio" pid="29/1197">Andr&#233; In&#225;cio Reis</na></co>
<co c="0"><na f="r/Reis:Igor_M=" pid="27/1321">Igor M. Reis</na></co>
<co c="0" n="3"><na f="r/Reis:Ricardo_Augusto_da_Luz" pid="r/RAdaLuzReis">Ricardo Augusto da Luz Reis</na><na>Ricardo A. L. Reis</na><na>Ricardo Reis 0001</na></co>
<co c="0"><na f="r/Ribas:Renato_P=" pid="75/4916">Renato P. Ribas</na></co>
<co c="0"><na f="r/Ries:Luis_H=_L=" pid="122/0434">Luis H. L. Ries</na></co>
<co c="0"><na f="r/Robert:Michel" pid="23/6209">Michel Robert</na></co>
<co c="0"><na f="r/Rodolfo:Taciano_A=" pid="87/7940">Taciano A. Rodolfo</na></co>
<co c="0" n="2"><na f="r/Rosa:Thiago_R=_da" pid="54/7939">Thiago R. da Rosa</na><na>Thiago Raupp da Rosa</na></co>
<co c="0"><na f="r/Rosa:Vitor_M=_da" pid="12/5372">Vitor M. da Rosa</na></co>
<co c="0"><na f="r/Rose:C=eacute=sar_A=_F=_De" pid="95/5199">C&#233;sar A. F. De Rose</na></co>
<co c="0" n="2"><na f="s/Sartori:Marcos_L=_L=" pid="214/6959">Marcos L. L. Sartori</na><na>Marcos Luiggi Lemos Sartori</na></co>
<co c="0"><na f="s/Schmitt:Hugo" pid="12/5292">Hugo Schmitt</na></co>
<co c="0"><na f="s/Singhvi:Ajay" pid="161/3232">Ajay Singhvi</na></co>
<co c="0" n="2"><na f="s/Soares:Rafael" pid="49/2065">Rafael Soares</na><na>Rafael Iankowski Soares</na></co>
<co c="0"><na f="s/Susin:Altamiro_Amadeu" pid="00/4529">Altamiro Amadeu Susin</na></co>
<co c="0"><na f="t/Tadros:Ramy_N=" pid="149/5122">Ramy N. Tadros</na></co>
<co c="0"><na f="t/Tedesco:Leonel" pid="21/998">Leonel Tedesco</na></co>
<co c="0"><na f="t/Torok:Delfim_Luiz" pid="74/5773">Delfim Luiz Torok</na></co>
<co c="0"><na f="t/Torres:Lionel" pid="64/6964">Lionel Torres</na></co>
<co c="0"><na f="t/Trojan:Guilherme" pid="151/7973">Guilherme Trojan</na></co>
<co c="0"><na f="v/Vancin:Paulo" pid="386/6051">Paulo Vancin</na></co>
<co c="0"><na f="v/Vancin:Paulo_H=" pid="283/0015">Paulo H. Vancin</na></co>
<co c="0"><na f="v/Vargas_0001:Fabian" pid="02/4432">Fabian Vargas 0001</na></co>
<co c="0"><na f="v/Vivet:Pascal" pid="13/6934">Pascal Vivet</na></co>
<co c="0"><na f="w/W=auml=chter:Eduardo" pid="30/10071">Eduardo W&#228;chter</na></co>
<co c="0"><na f="w/Webber:Thais" pid="94/2275">Thais Webber</na></co>
<co c="0"><na f="w/Wuerdig:Rodrigo_N=" pid="238/2215">Rodrigo N. Wuerdig</na></co>
<co c="0"><na f="z/Zar:David" pid="27/5610">David Zar</na></co>
<co c="0"><na f="z/Zhang_0014:Yang" pid="06/6785-14">Yang Zhang 0014</na></co>
<co c="0"><na f="z/Ziesemer:Adriel" pid="60/4542">Adriel Ziesemer</na></co>
</coauthors>
</dblpperson>

