<head>
<link rel="stylesheet" href="../../style.css" type="text/css">
</head>
<a href="javascript:history.go(-1)" onMouseOver="self.status=document.referrer;return true">Go Back</a>
<p align='right'><a href='alwcpu.tar.gz'>Source code</a></p>
<body>
<div class="main">
 <div class="mid" id="dm">
  <div class="content" id="dmc">
   <h2>
    Details
   </h2>
   <p>
    Name: alwcpu
    <br/>
    Created: May  9, 2009
    <br/>
    Updated: Oct 26, 2010
    <br/>
    SVN Updated: Jun  7, 2009
    
    
    
    
    
    
   </p>
   <h2>
    Other project properties
   </h2>
   <p>
    Category:
    
     Processor
    
    <br/>
    Language:
    
     VHDL
    
    <br/>
    Development status:
    
     Alpha
    
    <br/>
    Additional info:
    
     Design done
    
    ,
    
     Specification done
    
    <br/>
    WishBone Compliant: Yes
    <br/>
    License: LGPL
   </p>
   <div id="d_Description">
    <h2>
     
     
     Description
    </h2>
    <p id="p_Description">
     Alwcpu is a light weight CPU in terms of logic resources.
     <br/>
     - 16 bit address and data bus. (Instructions are 16 bit as well)
     <br/>
     - Wishbone interface
     <br/>
     - Is parameterizable to optimize size, e.g. skipping of instruction groups, selectable 8 or 16 registers...
     <br/>
     - Core size is about 52-55 FF and 335-478 LUT's (depending on configuration) in a Spartan 3-400 when compiled for Area.
     <br/>
     - The core has 4 special registers and 4(*4) general purpose registers in minimum configuration
     <br/>
     - If more registers needed another 8(*2) registers could be enabled through configuration. See documentation for the CPU.
     <br/>
     - Some binary combinations for instructions are left reserved for the future for more instructions.
     <br/>
    </p>
   </div>
   <div id="d_Status">
    <h2>
     
     
     Status
    </h2>
    <p id="p_Status">
     - Core written
     <br/>
     - Core optimization done for now, more to do in the future
     <br/>
     - Simulation and initial testing done
     <br/>
     - Finally released core in SVN (Check Web-upload dir)
     <br/>
     - Assembler development is planned.
    </p>
   </div>
   <div id="d_Future">
    <h2>
     
     
     Future
    </h2>
    <p id="p_Future">
     - More instructions should be possible to disable with generics
     <br/>
     - Maybe develop interrupt handling (register map switching is even more useful when having interrupts)
     <br/>
    </p>
   </div>
  </div>
  <div style="clear:both;margin-left:200px;">
  </div>
 </div>
</div>
</body>
<p id='foot'>Database updated on 12 June 2015</p>
