
Power Net Detected:
        Voltage	    Name
             0V	    VSS
           0.7V	    VDD
Using Power View: TT_view.
Load RC corner of view TT_view

Begin Power Analysis

             0V	    VSS
           0.7V	    VDD

Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2123.82MB/4893.54MB/2130.20MB)

Begin Processing Timing Window Data for Power Calculation

clk(3703.7MHz) CK: assigning clock clk to net CLK
Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2124.48MB/4893.54MB/2130.20MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2124.54MB/4893.54MB/2130.20MB)

Begin Processing Signal Activity


Starting Levelizing
2023-Feb-12 23:40:57 (2023-Feb-12 15:40:57 GMT)
2023-Feb-12 23:40:57 (2023-Feb-12 15:40:57 GMT): 10%
2023-Feb-12 23:40:57 (2023-Feb-12 15:40:57 GMT): 20%
2023-Feb-12 23:40:57 (2023-Feb-12 15:40:57 GMT): 30%
2023-Feb-12 23:40:57 (2023-Feb-12 15:40:57 GMT): 40%
2023-Feb-12 23:40:57 (2023-Feb-12 15:40:57 GMT): 50%
2023-Feb-12 23:40:57 (2023-Feb-12 15:40:57 GMT): 60%
2023-Feb-12 23:40:57 (2023-Feb-12 15:40:57 GMT): 70%
2023-Feb-12 23:40:57 (2023-Feb-12 15:40:57 GMT): 80%
2023-Feb-12 23:40:57 (2023-Feb-12 15:40:57 GMT): 90%

Finished Levelizing
2023-Feb-12 23:40:57 (2023-Feb-12 15:40:57 GMT)

Starting Activity Propagation
2023-Feb-12 23:40:57 (2023-Feb-12 15:40:57 GMT)
** INFO:  (VOLTUS_POWR-1356): No default input activity has been set. Defaulting to 0.2.
Use 'set_default_switching_activity -input_activity' command to change the default activity value.

2023-Feb-12 23:40:57 (2023-Feb-12 15:40:57 GMT): 10%
2023-Feb-12 23:40:57 (2023-Feb-12 15:40:57 GMT): 20%
2023-Feb-12 23:40:57 (2023-Feb-12 15:40:57 GMT): 30%

Finished Activity Propagation
2023-Feb-12 23:40:57 (2023-Feb-12 15:40:57 GMT)
Ended Processing Signal Activity: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2124.93MB/4893.54MB/2130.20MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 1
      # of cell(s) missing leakage table: 0
      ----------------------------------------------------------
CellName                                  Missing Table(s)
TIEHIx1_ASAP7_75t_SL                      internal power, 



Starting Calculating power
2023-Feb-12 23:40:57 (2023-Feb-12 15:40:57 GMT)
2023-Feb-12 23:40:58 (2023-Feb-12 15:40:58 GMT): 10%
2023-Feb-12 23:40:58 (2023-Feb-12 15:40:58 GMT): 20%
2023-Feb-12 23:40:58 (2023-Feb-12 15:40:58 GMT): 30%
2023-Feb-12 23:40:58 (2023-Feb-12 15:40:58 GMT): 40%
2023-Feb-12 23:40:58 (2023-Feb-12 15:40:58 GMT): 50%
2023-Feb-12 23:40:58 (2023-Feb-12 15:40:58 GMT): 60%
2023-Feb-12 23:40:58 (2023-Feb-12 15:40:58 GMT): 70%
2023-Feb-12 23:40:58 (2023-Feb-12 15:40:58 GMT): 80%
2023-Feb-12 23:40:58 (2023-Feb-12 15:40:58 GMT): 90%

Finished Calculating power
2023-Feb-12 23:40:58 (2023-Feb-12 15:40:58 GMT)
      # of MSMV cell(s) missing power_level: 0
Ended Power Computation: (cpu=0:00:06, real=0:00:00, mem(process/total/peak)=2156.45MB/5115.60MB/2156.45MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2156.45MB/5115.60MB/2156.50MB)

Ended Power Analysis: (cpu=0:00:07, real=0:00:01, mem(process/total/peak)=2156.50MB/5115.60MB/2156.50MB)

Begin Boundary Leakage Calculation
Ended Boundary Leakage Calculation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=2156.51MB/5115.60MB/2156.51MB)
Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 21.13-s100_1 (64bit) 03/04/2022 14:32 (Linux 3.10.0-693.el7.x86_64)
*	
*
* 	Date & Time:	2023-Feb-12 23:40:58 (2023-Feb-12 15:40:58 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: Camellia
*
*	Liberty Libraries used:
*	        TT_view: ASAP7/asap7sc7p5t_AO_LVT_TT_nldm_211120.lib
*	        TT_view: ASAP7/asap7sc7p5t_AO_SLVT_TT_nldm_211120.lib
*	        TT_view: ASAP7/asap7sc7p5t_INVBUF_LVT_TT_nldm_220122.lib
*	        TT_view: ASAP7/asap7sc7p5t_INVBUF_SLVT_TT_nldm_220122.lib
*	        TT_view: ASAP7/asap7sc7p5t_OA_LVT_TT_nldm_211120.lib
*	        TT_view: ASAP7/asap7sc7p5t_OA_SLVT_TT_nldm_211120.lib
*	        TT_view: ASAP7/asap7sc7p5t_SEQ_LVT_TT_nldm_220123.lib
*	        TT_view: ASAP7/asap7sc7p5t_SEQ_SLVT_TT_nldm_220123.lib
*	        TT_view: ASAP7/asap7sc7p5t_SIMPLE_LVT_TT_nldm_211120.lib
*	        TT_view: ASAP7/asap7sc7p5t_SIMPLE_SLVT_TT_nldm_211120.lib
*
*	Parasitic Files used:
*
*       Power View : TT_view
*
*       User-Defined Activity : N.A.
*
*       Activity File: N.A.
*
*       Hierarchical Global Activity: N.A.
*
*       Global Activity: N.A.
*
*       Sequential Element Activity: 0.200000
*
*       Primary Input Activity: 0.200000
*
*       Default icg ratio: N.A.
*
*       Global Comb ClockGate Ratio: N.A.
*
*	Power Units = 1mW
*
*	Time Units = 1e-12 secs
*
*       report_power
*
-----------------------------------------------------------------------------------------
*



Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:       10.47029213 	   51.1603%
Total Switching Power:       9.86681114 	   48.2116%
Total Leakage Power:         0.12854066 	    0.6281%
Total Power:                20.46564393
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                         2.354      0.2189     0.01125       2.584       12.63
Macro                                  0           0           0           0           0
IO                                     0           0   1.216e-07   1.216e-07   5.942e-07
Combinational                       7.94       9.136      0.1169       17.19       84.01
Clock (Combinational)             0.1762      0.5117   0.0004303      0.6883       3.363
Clock (Sequential)                     0           0           0           0           0
-----------------------------------------------------------------------------------------
Total                              10.47       9.867      0.1285       20.47         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
VDD                       0.7      10.47       9.867      0.1285       20.47         100


Clock                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
clk                               0.1762      0.5117   0.0004303      0.6883       3.363
-----------------------------------------------------------------------------------------
Total                             0.1762      0.5117   0.0004303      0.6883       3.363
-----------------------------------------------------------------------------------------
Clock: clk
Clock Period: 0.000270 usec 
Clock Toggle Rate:  7407.4071 Mhz 
Clock Static Probability:  0.5000
  
 
 
-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
*              Highest Average Power:       CTS_ccl_a_buf_00008 (BUFx12f_ASAP7_75t_SL):           0.1383
*              Highest Leakage Power:          FE_OFC553_n_8221 (BUFx12f_ASAP7_75t_SL):        8.186e-05
*                Total Cap:      2.67435e-11 F
*                Total instances in design: 10118
*                Total instances in design with no power:     0
*                Total instances in design with no activty:     0

*                Total Fillers and Decap:     0
-----------------------------------------------------------------------------------------
 
** INFO:  (VOLTUS_POWR-3465): There are 0 decaps and 0 fillers in the design

Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=2160.08MB/5115.60MB/2160.14MB)

