{
  "design": {
    "design_info": {
      "boundary_crc": "0x0",
      "device": "xc7z020clg484-1",
      "name": "design_1",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2020.1"
    },
    "design_tree": {
      "fifo_generator_0": ""
    },
    "components": {
      "fifo_generator_0": {
        "vlnv": "xilinx.com:ip:fifo_generator:13.2",
        "xci_name": "design_1_fifo_generator_0_0",
        "parameters": {
          "Clock_Type_AXI": {
            "value": "Common_Clock"
          },
          "Data_Count": {
            "value": "false"
          },
          "FIFO_Implementation_rach": {
            "value": "Common_Clock_Distributed_RAM"
          },
          "FIFO_Implementation_wach": {
            "value": "Common_Clock_Distributed_RAM"
          },
          "FIFO_Implementation_wrch": {
            "value": "Common_Clock_Distributed_RAM"
          },
          "Fifo_Implementation": {
            "value": "Common_Clock_Distributed_RAM"
          },
          "INTERFACE_TYPE": {
            "value": "Native"
          },
          "Input_Data_Width": {
            "value": "32"
          },
          "Input_Depth": {
            "value": "32"
          },
          "Overflow_Flag": {
            "value": "false"
          },
          "Performance_Options": {
            "value": "First_Word_Fall_Through"
          },
          "Programmable_Empty_Type": {
            "value": "No_Programmable_Empty_Threshold"
          },
          "Programmable_Full_Type": {
            "value": "No_Programmable_Full_Threshold"
          },
          "Reset_Type": {
            "value": "Synchronous_Reset"
          },
          "Underflow_Flag": {
            "value": "false"
          },
          "Use_Dout_Reset": {
            "value": "true"
          },
          "Valid_Flag": {
            "value": "true"
          },
          "Write_Acknowledge_Flag": {
            "value": "true"
          }
        }
      }
    }
  }
}