

================================================================
== Synthesis Summary Report of 'bbgemm'
================================================================
+ General Information: 
    * Date:           Fri Apr  4 02:23:36 2025
    * Version:        2022.2.2 (Build 3779808 on Feb 17 2023)
    * Project:        hls_prj
    * Solution:       solution (Vivado IP Flow Target)
    * Product family: virtexuplus
    * Target device:  xcu55c-fsvh2892-2L-e
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +-----------------------+------+------+---------+-----------+----------+---------+-------+----------+------+----------+------------+------------+-----+
    |        Modules        | Issue|      | Latency |  Latency  | Iteration|         |  Trip |          |      |          |            |            |     |
    |        & Loops        | Type | Slack| (cycles)|    (ns)   |  Latency | Interval| Count | Pipelined| BRAM |    DSP   |     FF     |     LUT    | URAM|
    +-----------------------+------+------+---------+-----------+----------+---------+-------+----------+------+----------+------------+------------+-----+
    |+ bbgemm               |     -|  0.03|   262158|  1.311e+06|         -|   262159|      -|        no|     -|  11 (~0%)|  2188 (~0%)|  1850 (~0%)|    -|
    | o loopjj_loopi_loopk  |    II|  3.65|   262156|  1.311e+06|        21|        8|  32768|       yes|     -|         -|           -|           -|    -|
    +-----------------------+------+------+---------+-----------+----------+---------+-------+----------+------+----------+------------+------------+-----+


================================================================
== HW Interfaces
================================================================
* AP_MEMORY
+---------------+----------+
| Interface     | Bitwidth |
+---------------+----------+
| m1_address0   | 12       |
| m1_q0         | 64       |
| m2_address0   | 12       |
| m2_address1   | 12       |
| m2_q0         | 64       |
| m2_q1         | 64       |
| prod_address0 | 12       |
| prod_address1 | 12       |
| prod_d0       | 64       |
| prod_q1       | 64       |
+---------------+----------+

* TOP LEVEL CONTROL
+-----------+------------+-----------------------------------+
| Interface | Type       | Ports                             |
+-----------+------------+-----------------------------------+
| ap_clk    | clock      | ap_clk                            |
| ap_rst    | reset      | ap_rst                            |
| ap_ctrl   | ap_ctrl_hs | ap_done ap_idle ap_ready ap_start |
+-----------+------------+-----------------------------------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------+-----------+----------+
| Argument | Direction | Datatype |
+----------+-----------+----------+
| m1       | in        | double*  |
| m2       | in        | double*  |
| prod     | inout     | double*  |
+----------+-----------+----------+

* SW-to-HW Mapping
+----------+---------------+---------+----------+
| Argument | HW Interface  | HW Type | HW Usage |
+----------+---------------+---------+----------+
| m1       | m1_address0   | port    | offset   |
| m1       | m1_ce0        | port    |          |
| m1       | m1_q0         | port    |          |
| m2       | m2_address0   | port    | offset   |
| m2       | m2_ce0        | port    |          |
| m2       | m2_q0         | port    |          |
| m2       | m2_address1   | port    | offset   |
| m2       | m2_ce1        | port    |          |
| m2       | m2_q1         | port    |          |
| prod     | prod_address0 | port    | offset   |
| prod     | prod_ce0      | port    |          |
| prod     | prod_we0      | port    |          |
| prod     | prod_d0       | port    |          |
| prod     | prod_address1 | port    | offset   |
| prod     | prod_ce1      | port    |          |
| prod     | prod_q1       | port    |          |
+----------+---------------+---------+----------+


================================================================
== Bind Op Report
================================================================
+-------------------------------------+-----+--------+------------+------+---------+---------+
| Name                                | DSP | Pragma | Variable   | Op   | Impl    | Latency |
+-------------------------------------+-----+--------+------------+------+---------+---------+
| + bbgemm                            | 11  |        |            |      |         |         |
|   add_ln15_fu_369_p2                | -   |        | add_ln15   | add  | fabric  | 0       |
|   add_ln15_1_fu_401_p2              | -   |        | add_ln15_1 | add  | fabric  | 0       |
|   add_ln16_fu_449_p2                | -   |        | add_ln16   | add  | fabric  | 0       |
|   add_ln17_fu_624_p2                | -   |        | add_ln17   | add  | fabric  | 0       |
|   dmul_64ns_64ns_64_5_max_dsp_1_U2  | 8   |        | mul        | dmul | maxdsp  | 4       |
|   dadd_64ns_64ns_64_5_full_dsp_1_U1 | 3   |        | add        | dadd | fulldsp | 4       |
|   dmul_64ns_64ns_64_5_max_dsp_1_U2  | 8   |        | mul_1      | dmul | maxdsp  | 4       |
|   dadd_64ns_64ns_64_5_full_dsp_1_U1 | 3   |        | add_1      | dadd | fulldsp | 4       |
|   dmul_64ns_64ns_64_5_max_dsp_1_U2  | 8   |        | mul_2      | dmul | maxdsp  | 4       |
|   dadd_64ns_64ns_64_5_full_dsp_1_U1 | 3   |        | add_2      | dadd | fulldsp | 4       |
|   dmul_64ns_64ns_64_5_max_dsp_1_U2  | 8   |        | mul_3      | dmul | maxdsp  | 4       |
|   dadd_64ns_64ns_64_5_full_dsp_1_U1 | 3   |        | add_3      | dadd | fulldsp | 4       |
|   dmul_64ns_64ns_64_5_max_dsp_1_U2  | 8   |        | mul_4      | dmul | maxdsp  | 4       |
|   dadd_64ns_64ns_64_5_full_dsp_1_U1 | 3   |        | add_4      | dadd | fulldsp | 4       |
|   dmul_64ns_64ns_64_5_max_dsp_1_U2  | 8   |        | mul_5      | dmul | maxdsp  | 4       |
|   dadd_64ns_64ns_64_5_full_dsp_1_U1 | 3   |        | add_5      | dadd | fulldsp | 4       |
|   dmul_64ns_64ns_64_5_max_dsp_1_U2  | 8   |        | mul_6      | dmul | maxdsp  | 4       |
|   dadd_64ns_64ns_64_5_full_dsp_1_U1 | 3   |        | add_6      | dadd | fulldsp | 4       |
|   dmul_64ns_64ns_64_5_max_dsp_1_U2  | 8   |        | mul_7      | dmul | maxdsp  | 4       |
|   dadd_64ns_64ns_64_5_full_dsp_1_U1 | 3   |        | add_7      | dadd | fulldsp | 4       |
|   add_ln18_fu_541_p2                | -   |        | add_ln18   | add  | fabric  | 0       |
|   add_ln17_1_fu_692_p2              | -   |        | add_ln17_1 | add  | fabric  | 0       |
|   add_ln16_1_fu_801_p2              | -   |        | add_ln16_1 | add  | fabric  | 0       |
+-------------------------------------+-----+--------+------------+------+---------+---------+


================================================================
== Bind Storage Report
================================================================
  No bind storage info in design

================================================================
== Pragma Report
================================================================
  No pragmas found

