Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (win64) Build 1577090 Thu Jun  2 16:32:40 MDT 2016
| Date         : Sun Aug 20 16:22:41 2017
| Host         : DESKTOP-C9PLAEG running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_module_control_sets_placed.rpt
| Design       : top_module
| Device       : xc7a35t
---------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    14 |
| Unused register locations in slices containing registers |    42 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              31 |           12 |
| No           | No                    | Yes                    |               4 |            3 |
| No           | Yes                   | No                     |              54 |           24 |
| Yes          | No                    | No                     |              13 |            4 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               8 |            4 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+----------------------------------------------------------------------------+-------------------------------------------------------------------+-------------------------------------------------------+------------------+----------------+
|                                Clock Signal                                |                           Enable Signal                           |                    Set/Reset Signal                   | Slice Load Count | Bel Load Count |
+----------------------------------------------------------------------------+-------------------------------------------------------------------+-------------------------------------------------------+------------------+----------------+
|  processador_top/unidade_controle/bloco_controle/RF_W_addr_reg[3]_i_1_n_0  |                                                                   |                                                       |                1 |              2 |
|  processador_top/unidade_controle/bloco_controle/mem_reg_5[0]              |                                                                   |                                                       |                1 |              3 |
|  processador_top/unidade_controle/bloco_controle/ALU_s_reg[2]_i_2_n_0      |                                                                   |                                                       |                2 |              3 |
|  processador_top/clk_m_IBUF_BUFG                                           |                                                                   | rst_IBUF                                              |                3 |              4 |
|  processador_top/decoder_7seg/clk_div                                      |                                                                   | rst_IBUF                                              |                1 |              4 |
|  processador_top/unidade_controle/bloco_controle/RF_Rp_addr_reg[3]_i_2_n_0 |                                                                   |                                                       |                1 |              4 |
|  processador_top/unidade_controle/bloco_controle/D_addr_reg[7]_i_1_n_0     |                                                                   |                                                       |                3 |              7 |
|  processador_top/clk_m_IBUF_BUFG                                           | processador_top/unidade_controle/bloco_controle/counter_reg[7][0] | processador_top/unidade_controle/bloco_controle/SR[0] |                4 |              8 |
|  processador_top/unidade_controle/bloco_controle/E[0]                      |                                                                   |                                                       |                4 |             12 |
|  processador_top/clk_m_IBUF_BUFG                                           | processador_top/unidade_controle/bloco_controle/E[0]              |                                                       |                4 |             13 |
|  processador_top/unidade_controle/bloco_controle/segmentos[1][0]           |                                                                   | rst_IBUF                                              |                8 |             16 |
|  processador_top/unidade_controle/bloco_controle/mem_reg[0]                |                                                                   | rst_IBUF                                              |                6 |             16 |
|  processador_top/clk_IBUF_BUFG                                             |                                                                   | rst_IBUF                                              |                9 |             18 |
|  processador_top/clk_m_IBUF_BUFG                                           | processador_top/unidade_controle/bloco_controle/RF_W_wr           |                                                       |                6 |             48 |
+----------------------------------------------------------------------------+-------------------------------------------------------------------+-------------------------------------------------------+------------------+----------------+


