Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Thu Dec 26 16:16:07 2019
| Host         : masudalab-ubuntu running 64-bit Ubuntu 18.04.3 LTS
| Command      : report_timing -max_paths 10 -file ./report/network_timing_paths_routed.rpt
| Design       : bd_0_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             4.329ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/ap_CS_fsm_reg[43]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_6/ADDRBWRADDR[2]
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (ap_clk rise@20.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        15.021ns  (logic 3.050ns (20.304%)  route 11.971ns (79.695%))
  Logic Levels:           17  (LUT3=1 LUT5=1 LUT6=15)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 20.924 - 20.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=571, unset)          0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X38Y34         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[43]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y34         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[43]/Q
                         net (fo=9, routed)           0.937     2.428    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/Q[42]
    SLICE_X36Y33         LUT5 (Prop_lut5_I0_O)        0.116     2.544 r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_722/O
                         net (fo=2, routed)           0.841     3.385    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_722_n_3
    SLICE_X37Y32         LUT3 (Prop_lut3_I2_O)        0.354     3.739 r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1039/O
                         net (fo=1, routed)           0.932     4.671    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1039_n_3
    SLICE_X38Y31         LUT6 (Prop_lut6_I1_O)        0.326     4.997 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1029/O
                         net (fo=1, routed)           0.298     5.295    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1029_n_3
    SLICE_X41Y31         LUT6 (Prop_lut6_I1_O)        0.124     5.419 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1017/O
                         net (fo=1, routed)           0.590     6.009    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1017_n_3
    SLICE_X45Y34         LUT6 (Prop_lut6_I3_O)        0.124     6.133 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_999/O
                         net (fo=1, routed)           0.452     6.585    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_999_n_3
    SLICE_X48Y36         LUT6 (Prop_lut6_I2_O)        0.124     6.709 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_987/O
                         net (fo=1, routed)           0.443     7.151    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_987_n_3
    SLICE_X48Y39         LUT6 (Prop_lut6_I2_O)        0.124     7.275 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_967/O
                         net (fo=1, routed)           0.442     7.717    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_967_n_3
    SLICE_X47Y41         LUT6 (Prop_lut6_I1_O)        0.124     7.841 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_952/O
                         net (fo=1, routed)           0.435     8.276    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_952_n_3
    SLICE_X47Y43         LUT6 (Prop_lut6_I2_O)        0.124     8.400 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_933/O
                         net (fo=1, routed)           0.580     8.981    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_933_n_3
    SLICE_X42Y46         LUT6 (Prop_lut6_I2_O)        0.124     9.105 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_913/O
                         net (fo=1, routed)           0.567     9.672    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_913_n_3
    SLICE_X37Y45         LUT6 (Prop_lut6_I2_O)        0.124     9.796 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_884/O
                         net (fo=1, routed)           0.889    10.685    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_884_n_3
    SLICE_X30Y39         LUT6 (Prop_lut6_I2_O)        0.124    10.809 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_846/O
                         net (fo=1, routed)           0.544    11.353    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_846_n_3
    SLICE_X23Y39         LUT6 (Prop_lut6_I2_O)        0.124    11.477 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_770/O
                         net (fo=1, routed)           0.494    11.970    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_770_n_3
    SLICE_X22Y41         LUT6 (Prop_lut6_I2_O)        0.124    12.094 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_566/O
                         net (fo=1, routed)           0.675    12.769    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_566_n_3
    SLICE_X24Y44         LUT6 (Prop_lut6_I2_O)        0.124    12.893 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_293/O
                         net (fo=1, routed)           0.808    13.701    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_293_n_3
    SLICE_X33Y47         LUT6 (Prop_lut6_I3_O)        0.124    13.825 r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_107/O
                         net (fo=1, routed)           0.538    14.363    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_107_n_3
    SLICE_X30Y48         LUT6 (Prop_lut6_I3_O)        0.124    14.487 r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_25/O
                         net (fo=8, routed)           1.508    15.994    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_25_n_3
    RAMB36_X0Y8          RAMB36E1                                     r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_6/ADDRBWRADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    20.000    20.000 r  
                                                      0.000    20.000 r  ap_clk (IN)
                         net (fo=571, unset)          0.924    20.924    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ap_clk
    RAMB36_X0Y8          RAMB36E1                                     r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_6/CLKBWRCLK
                         clock pessimism              0.000    20.924    
                         clock uncertainty           -0.035    20.889    
    RAMB36_X0Y8          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[2])
                                                     -0.566    20.323    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_6
  -------------------------------------------------------------------
                         required time                         20.323    
                         arrival time                         -15.994    
  -------------------------------------------------------------------
                         slack                                  4.329    

Slack (MET) :             4.395ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/ap_CS_fsm_reg[43]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_7/ADDRBWRADDR[2]
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (ap_clk rise@20.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        14.955ns  (logic 3.050ns (20.394%)  route 11.905ns (79.606%))
  Logic Levels:           17  (LUT3=1 LUT5=1 LUT6=15)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 20.924 - 20.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=571, unset)          0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X38Y34         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[43]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y34         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[43]/Q
                         net (fo=9, routed)           0.937     2.428    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/Q[42]
    SLICE_X36Y33         LUT5 (Prop_lut5_I0_O)        0.116     2.544 r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_722/O
                         net (fo=2, routed)           0.841     3.385    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_722_n_3
    SLICE_X37Y32         LUT3 (Prop_lut3_I2_O)        0.354     3.739 r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1039/O
                         net (fo=1, routed)           0.932     4.671    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1039_n_3
    SLICE_X38Y31         LUT6 (Prop_lut6_I1_O)        0.326     4.997 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1029/O
                         net (fo=1, routed)           0.298     5.295    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1029_n_3
    SLICE_X41Y31         LUT6 (Prop_lut6_I1_O)        0.124     5.419 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1017/O
                         net (fo=1, routed)           0.590     6.009    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1017_n_3
    SLICE_X45Y34         LUT6 (Prop_lut6_I3_O)        0.124     6.133 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_999/O
                         net (fo=1, routed)           0.452     6.585    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_999_n_3
    SLICE_X48Y36         LUT6 (Prop_lut6_I2_O)        0.124     6.709 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_987/O
                         net (fo=1, routed)           0.443     7.151    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_987_n_3
    SLICE_X48Y39         LUT6 (Prop_lut6_I2_O)        0.124     7.275 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_967/O
                         net (fo=1, routed)           0.442     7.717    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_967_n_3
    SLICE_X47Y41         LUT6 (Prop_lut6_I1_O)        0.124     7.841 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_952/O
                         net (fo=1, routed)           0.435     8.276    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_952_n_3
    SLICE_X47Y43         LUT6 (Prop_lut6_I2_O)        0.124     8.400 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_933/O
                         net (fo=1, routed)           0.580     8.981    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_933_n_3
    SLICE_X42Y46         LUT6 (Prop_lut6_I2_O)        0.124     9.105 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_913/O
                         net (fo=1, routed)           0.567     9.672    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_913_n_3
    SLICE_X37Y45         LUT6 (Prop_lut6_I2_O)        0.124     9.796 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_884/O
                         net (fo=1, routed)           0.889    10.685    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_884_n_3
    SLICE_X30Y39         LUT6 (Prop_lut6_I2_O)        0.124    10.809 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_846/O
                         net (fo=1, routed)           0.544    11.353    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_846_n_3
    SLICE_X23Y39         LUT6 (Prop_lut6_I2_O)        0.124    11.477 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_770/O
                         net (fo=1, routed)           0.494    11.970    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_770_n_3
    SLICE_X22Y41         LUT6 (Prop_lut6_I2_O)        0.124    12.094 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_566/O
                         net (fo=1, routed)           0.675    12.769    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_566_n_3
    SLICE_X24Y44         LUT6 (Prop_lut6_I2_O)        0.124    12.893 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_293/O
                         net (fo=1, routed)           0.808    13.701    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_293_n_3
    SLICE_X33Y47         LUT6 (Prop_lut6_I3_O)        0.124    13.825 r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_107/O
                         net (fo=1, routed)           0.538    14.363    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_107_n_3
    SLICE_X30Y48         LUT6 (Prop_lut6_I3_O)        0.124    14.487 r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_25/O
                         net (fo=8, routed)           1.442    15.928    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_25_n_3
    RAMB36_X0Y9          RAMB36E1                                     r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_7/ADDRBWRADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    20.000    20.000 r  
                                                      0.000    20.000 r  ap_clk (IN)
                         net (fo=571, unset)          0.924    20.924    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ap_clk
    RAMB36_X0Y9          RAMB36E1                                     r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_7/CLKBWRCLK
                         clock pessimism              0.000    20.924    
                         clock uncertainty           -0.035    20.889    
    RAMB36_X0Y9          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[2])
                                                     -0.566    20.323    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_7
  -------------------------------------------------------------------
                         required time                         20.323    
                         arrival time                         -15.928    
  -------------------------------------------------------------------
                         slack                                  4.395    

Slack (MET) :             4.659ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/ap_CS_fsm_reg[43]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_3/ADDRBWRADDR[2]
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (ap_clk rise@20.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        14.691ns  (logic 3.050ns (20.760%)  route 11.641ns (79.240%))
  Logic Levels:           17  (LUT3=1 LUT5=1 LUT6=15)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 20.924 - 20.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=571, unset)          0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X38Y34         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[43]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y34         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[43]/Q
                         net (fo=9, routed)           0.937     2.428    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/Q[42]
    SLICE_X36Y33         LUT5 (Prop_lut5_I0_O)        0.116     2.544 r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_722/O
                         net (fo=2, routed)           0.841     3.385    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_722_n_3
    SLICE_X37Y32         LUT3 (Prop_lut3_I2_O)        0.354     3.739 r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1039/O
                         net (fo=1, routed)           0.932     4.671    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1039_n_3
    SLICE_X38Y31         LUT6 (Prop_lut6_I1_O)        0.326     4.997 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1029/O
                         net (fo=1, routed)           0.298     5.295    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1029_n_3
    SLICE_X41Y31         LUT6 (Prop_lut6_I1_O)        0.124     5.419 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1017/O
                         net (fo=1, routed)           0.590     6.009    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1017_n_3
    SLICE_X45Y34         LUT6 (Prop_lut6_I3_O)        0.124     6.133 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_999/O
                         net (fo=1, routed)           0.452     6.585    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_999_n_3
    SLICE_X48Y36         LUT6 (Prop_lut6_I2_O)        0.124     6.709 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_987/O
                         net (fo=1, routed)           0.443     7.151    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_987_n_3
    SLICE_X48Y39         LUT6 (Prop_lut6_I2_O)        0.124     7.275 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_967/O
                         net (fo=1, routed)           0.442     7.717    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_967_n_3
    SLICE_X47Y41         LUT6 (Prop_lut6_I1_O)        0.124     7.841 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_952/O
                         net (fo=1, routed)           0.435     8.276    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_952_n_3
    SLICE_X47Y43         LUT6 (Prop_lut6_I2_O)        0.124     8.400 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_933/O
                         net (fo=1, routed)           0.580     8.981    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_933_n_3
    SLICE_X42Y46         LUT6 (Prop_lut6_I2_O)        0.124     9.105 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_913/O
                         net (fo=1, routed)           0.567     9.672    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_913_n_3
    SLICE_X37Y45         LUT6 (Prop_lut6_I2_O)        0.124     9.796 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_884/O
                         net (fo=1, routed)           0.889    10.685    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_884_n_3
    SLICE_X30Y39         LUT6 (Prop_lut6_I2_O)        0.124    10.809 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_846/O
                         net (fo=1, routed)           0.544    11.353    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_846_n_3
    SLICE_X23Y39         LUT6 (Prop_lut6_I2_O)        0.124    11.477 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_770/O
                         net (fo=1, routed)           0.494    11.970    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_770_n_3
    SLICE_X22Y41         LUT6 (Prop_lut6_I2_O)        0.124    12.094 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_566/O
                         net (fo=1, routed)           0.675    12.769    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_566_n_3
    SLICE_X24Y44         LUT6 (Prop_lut6_I2_O)        0.124    12.893 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_293/O
                         net (fo=1, routed)           0.808    13.701    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_293_n_3
    SLICE_X33Y47         LUT6 (Prop_lut6_I3_O)        0.124    13.825 r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_107/O
                         net (fo=1, routed)           0.538    14.363    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_107_n_3
    SLICE_X30Y48         LUT6 (Prop_lut6_I3_O)        0.124    14.487 r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_25/O
                         net (fo=8, routed)           1.178    15.664    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_25_n_3
    RAMB36_X2Y7          RAMB36E1                                     r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_3/ADDRBWRADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    20.000    20.000 r  
                                                      0.000    20.000 r  ap_clk (IN)
                         net (fo=571, unset)          0.924    20.924    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ap_clk
    RAMB36_X2Y7          RAMB36E1                                     r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_3/CLKBWRCLK
                         clock pessimism              0.000    20.924    
                         clock uncertainty           -0.035    20.889    
    RAMB36_X2Y7          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[2])
                                                     -0.566    20.323    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_3
  -------------------------------------------------------------------
                         required time                         20.323    
                         arrival time                         -15.664    
  -------------------------------------------------------------------
                         slack                                  4.659    

Slack (MET) :             4.697ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/ap_CS_fsm_reg[43]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_4/ADDRBWRADDR[2]
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (ap_clk rise@20.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        14.653ns  (logic 3.050ns (20.815%)  route 11.603ns (79.185%))
  Logic Levels:           17  (LUT3=1 LUT5=1 LUT6=15)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 20.924 - 20.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=571, unset)          0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X38Y34         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[43]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y34         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[43]/Q
                         net (fo=9, routed)           0.937     2.428    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/Q[42]
    SLICE_X36Y33         LUT5 (Prop_lut5_I0_O)        0.116     2.544 r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_722/O
                         net (fo=2, routed)           0.841     3.385    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_722_n_3
    SLICE_X37Y32         LUT3 (Prop_lut3_I2_O)        0.354     3.739 r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1039/O
                         net (fo=1, routed)           0.932     4.671    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1039_n_3
    SLICE_X38Y31         LUT6 (Prop_lut6_I1_O)        0.326     4.997 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1029/O
                         net (fo=1, routed)           0.298     5.295    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1029_n_3
    SLICE_X41Y31         LUT6 (Prop_lut6_I1_O)        0.124     5.419 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1017/O
                         net (fo=1, routed)           0.590     6.009    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1017_n_3
    SLICE_X45Y34         LUT6 (Prop_lut6_I3_O)        0.124     6.133 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_999/O
                         net (fo=1, routed)           0.452     6.585    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_999_n_3
    SLICE_X48Y36         LUT6 (Prop_lut6_I2_O)        0.124     6.709 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_987/O
                         net (fo=1, routed)           0.443     7.151    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_987_n_3
    SLICE_X48Y39         LUT6 (Prop_lut6_I2_O)        0.124     7.275 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_967/O
                         net (fo=1, routed)           0.442     7.717    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_967_n_3
    SLICE_X47Y41         LUT6 (Prop_lut6_I1_O)        0.124     7.841 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_952/O
                         net (fo=1, routed)           0.435     8.276    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_952_n_3
    SLICE_X47Y43         LUT6 (Prop_lut6_I2_O)        0.124     8.400 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_933/O
                         net (fo=1, routed)           0.580     8.981    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_933_n_3
    SLICE_X42Y46         LUT6 (Prop_lut6_I2_O)        0.124     9.105 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_913/O
                         net (fo=1, routed)           0.567     9.672    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_913_n_3
    SLICE_X37Y45         LUT6 (Prop_lut6_I2_O)        0.124     9.796 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_884/O
                         net (fo=1, routed)           0.889    10.685    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_884_n_3
    SLICE_X30Y39         LUT6 (Prop_lut6_I2_O)        0.124    10.809 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_846/O
                         net (fo=1, routed)           0.544    11.353    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_846_n_3
    SLICE_X23Y39         LUT6 (Prop_lut6_I2_O)        0.124    11.477 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_770/O
                         net (fo=1, routed)           0.494    11.970    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_770_n_3
    SLICE_X22Y41         LUT6 (Prop_lut6_I2_O)        0.124    12.094 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_566/O
                         net (fo=1, routed)           0.675    12.769    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_566_n_3
    SLICE_X24Y44         LUT6 (Prop_lut6_I2_O)        0.124    12.893 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_293/O
                         net (fo=1, routed)           0.808    13.701    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_293_n_3
    SLICE_X33Y47         LUT6 (Prop_lut6_I3_O)        0.124    13.825 r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_107/O
                         net (fo=1, routed)           0.538    14.363    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_107_n_3
    SLICE_X30Y48         LUT6 (Prop_lut6_I3_O)        0.124    14.487 r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_25/O
                         net (fo=8, routed)           1.139    15.626    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_25_n_3
    RAMB36_X1Y7          RAMB36E1                                     r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_4/ADDRBWRADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    20.000    20.000 r  
                                                      0.000    20.000 r  ap_clk (IN)
                         net (fo=571, unset)          0.924    20.924    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ap_clk
    RAMB36_X1Y7          RAMB36E1                                     r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_4/CLKBWRCLK
                         clock pessimism              0.000    20.924    
                         clock uncertainty           -0.035    20.889    
    RAMB36_X1Y7          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[2])
                                                     -0.566    20.323    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_4
  -------------------------------------------------------------------
                         required time                         20.323    
                         arrival time                         -15.626    
  -------------------------------------------------------------------
                         slack                                  4.697    

Slack (MET) :             4.871ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/ap_CS_fsm_reg[43]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_5/ADDRBWRADDR[2]
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (ap_clk rise@20.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        14.479ns  (logic 3.050ns (21.065%)  route 11.429ns (78.935%))
  Logic Levels:           17  (LUT3=1 LUT5=1 LUT6=15)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 20.924 - 20.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=571, unset)          0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X38Y34         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[43]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y34         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[43]/Q
                         net (fo=9, routed)           0.937     2.428    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/Q[42]
    SLICE_X36Y33         LUT5 (Prop_lut5_I0_O)        0.116     2.544 r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_722/O
                         net (fo=2, routed)           0.841     3.385    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_722_n_3
    SLICE_X37Y32         LUT3 (Prop_lut3_I2_O)        0.354     3.739 r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1039/O
                         net (fo=1, routed)           0.932     4.671    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1039_n_3
    SLICE_X38Y31         LUT6 (Prop_lut6_I1_O)        0.326     4.997 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1029/O
                         net (fo=1, routed)           0.298     5.295    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1029_n_3
    SLICE_X41Y31         LUT6 (Prop_lut6_I1_O)        0.124     5.419 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1017/O
                         net (fo=1, routed)           0.590     6.009    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1017_n_3
    SLICE_X45Y34         LUT6 (Prop_lut6_I3_O)        0.124     6.133 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_999/O
                         net (fo=1, routed)           0.452     6.585    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_999_n_3
    SLICE_X48Y36         LUT6 (Prop_lut6_I2_O)        0.124     6.709 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_987/O
                         net (fo=1, routed)           0.443     7.151    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_987_n_3
    SLICE_X48Y39         LUT6 (Prop_lut6_I2_O)        0.124     7.275 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_967/O
                         net (fo=1, routed)           0.442     7.717    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_967_n_3
    SLICE_X47Y41         LUT6 (Prop_lut6_I1_O)        0.124     7.841 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_952/O
                         net (fo=1, routed)           0.435     8.276    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_952_n_3
    SLICE_X47Y43         LUT6 (Prop_lut6_I2_O)        0.124     8.400 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_933/O
                         net (fo=1, routed)           0.580     8.981    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_933_n_3
    SLICE_X42Y46         LUT6 (Prop_lut6_I2_O)        0.124     9.105 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_913/O
                         net (fo=1, routed)           0.567     9.672    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_913_n_3
    SLICE_X37Y45         LUT6 (Prop_lut6_I2_O)        0.124     9.796 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_884/O
                         net (fo=1, routed)           0.889    10.685    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_884_n_3
    SLICE_X30Y39         LUT6 (Prop_lut6_I2_O)        0.124    10.809 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_846/O
                         net (fo=1, routed)           0.544    11.353    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_846_n_3
    SLICE_X23Y39         LUT6 (Prop_lut6_I2_O)        0.124    11.477 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_770/O
                         net (fo=1, routed)           0.494    11.970    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_770_n_3
    SLICE_X22Y41         LUT6 (Prop_lut6_I2_O)        0.124    12.094 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_566/O
                         net (fo=1, routed)           0.675    12.769    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_566_n_3
    SLICE_X24Y44         LUT6 (Prop_lut6_I2_O)        0.124    12.893 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_293/O
                         net (fo=1, routed)           0.808    13.701    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_293_n_3
    SLICE_X33Y47         LUT6 (Prop_lut6_I3_O)        0.124    13.825 r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_107/O
                         net (fo=1, routed)           0.538    14.363    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_107_n_3
    SLICE_X30Y48         LUT6 (Prop_lut6_I3_O)        0.124    14.487 r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_25/O
                         net (fo=8, routed)           0.965    15.452    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_25_n_3
    RAMB36_X1Y8          RAMB36E1                                     r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_5/ADDRBWRADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    20.000    20.000 r  
                                                      0.000    20.000 r  ap_clk (IN)
                         net (fo=571, unset)          0.924    20.924    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ap_clk
    RAMB36_X1Y8          RAMB36E1                                     r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_5/CLKBWRCLK
                         clock pessimism              0.000    20.924    
                         clock uncertainty           -0.035    20.889    
    RAMB36_X1Y8          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[2])
                                                     -0.566    20.323    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_5
  -------------------------------------------------------------------
                         required time                         20.323    
                         arrival time                         -15.452    
  -------------------------------------------------------------------
                         slack                                  4.871    

Slack (MET) :             4.943ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/ap_CS_fsm_reg[43]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_2/ADDRBWRADDR[2]
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (ap_clk rise@20.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        14.407ns  (logic 3.050ns (21.171%)  route 11.357ns (78.829%))
  Logic Levels:           17  (LUT3=1 LUT5=1 LUT6=15)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 20.924 - 20.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=571, unset)          0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X38Y34         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[43]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y34         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[43]/Q
                         net (fo=9, routed)           0.937     2.428    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/Q[42]
    SLICE_X36Y33         LUT5 (Prop_lut5_I0_O)        0.116     2.544 r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_722/O
                         net (fo=2, routed)           0.841     3.385    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_722_n_3
    SLICE_X37Y32         LUT3 (Prop_lut3_I2_O)        0.354     3.739 r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1039/O
                         net (fo=1, routed)           0.932     4.671    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1039_n_3
    SLICE_X38Y31         LUT6 (Prop_lut6_I1_O)        0.326     4.997 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1029/O
                         net (fo=1, routed)           0.298     5.295    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1029_n_3
    SLICE_X41Y31         LUT6 (Prop_lut6_I1_O)        0.124     5.419 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1017/O
                         net (fo=1, routed)           0.590     6.009    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1017_n_3
    SLICE_X45Y34         LUT6 (Prop_lut6_I3_O)        0.124     6.133 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_999/O
                         net (fo=1, routed)           0.452     6.585    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_999_n_3
    SLICE_X48Y36         LUT6 (Prop_lut6_I2_O)        0.124     6.709 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_987/O
                         net (fo=1, routed)           0.443     7.151    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_987_n_3
    SLICE_X48Y39         LUT6 (Prop_lut6_I2_O)        0.124     7.275 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_967/O
                         net (fo=1, routed)           0.442     7.717    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_967_n_3
    SLICE_X47Y41         LUT6 (Prop_lut6_I1_O)        0.124     7.841 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_952/O
                         net (fo=1, routed)           0.435     8.276    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_952_n_3
    SLICE_X47Y43         LUT6 (Prop_lut6_I2_O)        0.124     8.400 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_933/O
                         net (fo=1, routed)           0.580     8.981    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_933_n_3
    SLICE_X42Y46         LUT6 (Prop_lut6_I2_O)        0.124     9.105 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_913/O
                         net (fo=1, routed)           0.567     9.672    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_913_n_3
    SLICE_X37Y45         LUT6 (Prop_lut6_I2_O)        0.124     9.796 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_884/O
                         net (fo=1, routed)           0.889    10.685    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_884_n_3
    SLICE_X30Y39         LUT6 (Prop_lut6_I2_O)        0.124    10.809 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_846/O
                         net (fo=1, routed)           0.544    11.353    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_846_n_3
    SLICE_X23Y39         LUT6 (Prop_lut6_I2_O)        0.124    11.477 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_770/O
                         net (fo=1, routed)           0.494    11.970    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_770_n_3
    SLICE_X22Y41         LUT6 (Prop_lut6_I2_O)        0.124    12.094 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_566/O
                         net (fo=1, routed)           0.675    12.769    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_566_n_3
    SLICE_X24Y44         LUT6 (Prop_lut6_I2_O)        0.124    12.893 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_293/O
                         net (fo=1, routed)           0.808    13.701    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_293_n_3
    SLICE_X33Y47         LUT6 (Prop_lut6_I3_O)        0.124    13.825 r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_107/O
                         net (fo=1, routed)           0.538    14.363    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_107_n_3
    SLICE_X30Y48         LUT6 (Prop_lut6_I3_O)        0.124    14.487 r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_25/O
                         net (fo=8, routed)           0.893    15.380    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_25_n_3
    RAMB36_X1Y9          RAMB36E1                                     r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_2/ADDRBWRADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    20.000    20.000 r  
                                                      0.000    20.000 r  ap_clk (IN)
                         net (fo=571, unset)          0.924    20.924    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ap_clk
    RAMB36_X1Y9          RAMB36E1                                     r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_2/CLKBWRCLK
                         clock pessimism              0.000    20.924    
                         clock uncertainty           -0.035    20.889    
    RAMB36_X1Y9          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[2])
                                                     -0.566    20.323    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_2
  -------------------------------------------------------------------
                         required time                         20.323    
                         arrival time                         -15.380    
  -------------------------------------------------------------------
                         slack                                  4.943    

Slack (MET) :             4.973ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/ap_CS_fsm_reg[43]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0/ADDRBWRADDR[2]
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (ap_clk rise@20.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        14.377ns  (logic 3.050ns (21.214%)  route 11.327ns (78.786%))
  Logic Levels:           17  (LUT3=1 LUT5=1 LUT6=15)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 20.924 - 20.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=571, unset)          0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X38Y34         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[43]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y34         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[43]/Q
                         net (fo=9, routed)           0.937     2.428    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/Q[42]
    SLICE_X36Y33         LUT5 (Prop_lut5_I0_O)        0.116     2.544 r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_722/O
                         net (fo=2, routed)           0.841     3.385    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_722_n_3
    SLICE_X37Y32         LUT3 (Prop_lut3_I2_O)        0.354     3.739 r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1039/O
                         net (fo=1, routed)           0.932     4.671    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1039_n_3
    SLICE_X38Y31         LUT6 (Prop_lut6_I1_O)        0.326     4.997 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1029/O
                         net (fo=1, routed)           0.298     5.295    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1029_n_3
    SLICE_X41Y31         LUT6 (Prop_lut6_I1_O)        0.124     5.419 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1017/O
                         net (fo=1, routed)           0.590     6.009    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1017_n_3
    SLICE_X45Y34         LUT6 (Prop_lut6_I3_O)        0.124     6.133 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_999/O
                         net (fo=1, routed)           0.452     6.585    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_999_n_3
    SLICE_X48Y36         LUT6 (Prop_lut6_I2_O)        0.124     6.709 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_987/O
                         net (fo=1, routed)           0.443     7.151    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_987_n_3
    SLICE_X48Y39         LUT6 (Prop_lut6_I2_O)        0.124     7.275 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_967/O
                         net (fo=1, routed)           0.442     7.717    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_967_n_3
    SLICE_X47Y41         LUT6 (Prop_lut6_I1_O)        0.124     7.841 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_952/O
                         net (fo=1, routed)           0.435     8.276    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_952_n_3
    SLICE_X47Y43         LUT6 (Prop_lut6_I2_O)        0.124     8.400 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_933/O
                         net (fo=1, routed)           0.580     8.981    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_933_n_3
    SLICE_X42Y46         LUT6 (Prop_lut6_I2_O)        0.124     9.105 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_913/O
                         net (fo=1, routed)           0.567     9.672    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_913_n_3
    SLICE_X37Y45         LUT6 (Prop_lut6_I2_O)        0.124     9.796 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_884/O
                         net (fo=1, routed)           0.889    10.685    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_884_n_3
    SLICE_X30Y39         LUT6 (Prop_lut6_I2_O)        0.124    10.809 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_846/O
                         net (fo=1, routed)           0.544    11.353    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_846_n_3
    SLICE_X23Y39         LUT6 (Prop_lut6_I2_O)        0.124    11.477 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_770/O
                         net (fo=1, routed)           0.494    11.970    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_770_n_3
    SLICE_X22Y41         LUT6 (Prop_lut6_I2_O)        0.124    12.094 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_566/O
                         net (fo=1, routed)           0.675    12.769    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_566_n_3
    SLICE_X24Y44         LUT6 (Prop_lut6_I2_O)        0.124    12.893 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_293/O
                         net (fo=1, routed)           0.808    13.701    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_293_n_3
    SLICE_X33Y47         LUT6 (Prop_lut6_I3_O)        0.124    13.825 r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_107/O
                         net (fo=1, routed)           0.538    14.363    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_107_n_3
    SLICE_X30Y48         LUT6 (Prop_lut6_I3_O)        0.124    14.487 r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_25/O
                         net (fo=8, routed)           0.864    15.350    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_25_n_3
    RAMB36_X2Y10         RAMB36E1                                     r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0/ADDRBWRADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    20.000    20.000 r  
                                                      0.000    20.000 r  ap_clk (IN)
                         net (fo=571, unset)          0.924    20.924    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ap_clk
    RAMB36_X2Y10         RAMB36E1                                     r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0/CLKBWRCLK
                         clock pessimism              0.000    20.924    
                         clock uncertainty           -0.035    20.889    
    RAMB36_X2Y10         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[2])
                                                     -0.566    20.323    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0
  -------------------------------------------------------------------
                         required time                         20.323    
                         arrival time                         -15.350    
  -------------------------------------------------------------------
                         slack                                  4.973    

Slack (MET) :             5.011ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/ap_CS_fsm_reg[43]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_1/ADDRBWRADDR[2]
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (ap_clk rise@20.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        14.339ns  (logic 3.050ns (21.271%)  route 11.289ns (78.729%))
  Logic Levels:           17  (LUT3=1 LUT5=1 LUT6=15)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 20.924 - 20.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=571, unset)          0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X38Y34         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[43]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y34         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[43]/Q
                         net (fo=9, routed)           0.937     2.428    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/Q[42]
    SLICE_X36Y33         LUT5 (Prop_lut5_I0_O)        0.116     2.544 r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_722/O
                         net (fo=2, routed)           0.841     3.385    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_722_n_3
    SLICE_X37Y32         LUT3 (Prop_lut3_I2_O)        0.354     3.739 r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1039/O
                         net (fo=1, routed)           0.932     4.671    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1039_n_3
    SLICE_X38Y31         LUT6 (Prop_lut6_I1_O)        0.326     4.997 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1029/O
                         net (fo=1, routed)           0.298     5.295    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1029_n_3
    SLICE_X41Y31         LUT6 (Prop_lut6_I1_O)        0.124     5.419 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1017/O
                         net (fo=1, routed)           0.590     6.009    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1017_n_3
    SLICE_X45Y34         LUT6 (Prop_lut6_I3_O)        0.124     6.133 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_999/O
                         net (fo=1, routed)           0.452     6.585    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_999_n_3
    SLICE_X48Y36         LUT6 (Prop_lut6_I2_O)        0.124     6.709 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_987/O
                         net (fo=1, routed)           0.443     7.151    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_987_n_3
    SLICE_X48Y39         LUT6 (Prop_lut6_I2_O)        0.124     7.275 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_967/O
                         net (fo=1, routed)           0.442     7.717    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_967_n_3
    SLICE_X47Y41         LUT6 (Prop_lut6_I1_O)        0.124     7.841 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_952/O
                         net (fo=1, routed)           0.435     8.276    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_952_n_3
    SLICE_X47Y43         LUT6 (Prop_lut6_I2_O)        0.124     8.400 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_933/O
                         net (fo=1, routed)           0.580     8.981    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_933_n_3
    SLICE_X42Y46         LUT6 (Prop_lut6_I2_O)        0.124     9.105 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_913/O
                         net (fo=1, routed)           0.567     9.672    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_913_n_3
    SLICE_X37Y45         LUT6 (Prop_lut6_I2_O)        0.124     9.796 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_884/O
                         net (fo=1, routed)           0.889    10.685    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_884_n_3
    SLICE_X30Y39         LUT6 (Prop_lut6_I2_O)        0.124    10.809 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_846/O
                         net (fo=1, routed)           0.544    11.353    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_846_n_3
    SLICE_X23Y39         LUT6 (Prop_lut6_I2_O)        0.124    11.477 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_770/O
                         net (fo=1, routed)           0.494    11.970    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_770_n_3
    SLICE_X22Y41         LUT6 (Prop_lut6_I2_O)        0.124    12.094 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_566/O
                         net (fo=1, routed)           0.675    12.769    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_566_n_3
    SLICE_X24Y44         LUT6 (Prop_lut6_I2_O)        0.124    12.893 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_293/O
                         net (fo=1, routed)           0.808    13.701    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_293_n_3
    SLICE_X33Y47         LUT6 (Prop_lut6_I3_O)        0.124    13.825 r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_107/O
                         net (fo=1, routed)           0.538    14.363    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_107_n_3
    SLICE_X30Y48         LUT6 (Prop_lut6_I3_O)        0.124    14.487 r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_25/O
                         net (fo=8, routed)           0.825    15.312    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_25_n_3
    RAMB36_X2Y8          RAMB36E1                                     r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_1/ADDRBWRADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    20.000    20.000 r  
                                                      0.000    20.000 r  ap_clk (IN)
                         net (fo=571, unset)          0.924    20.924    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ap_clk
    RAMB36_X2Y8          RAMB36E1                                     r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_1/CLKBWRCLK
                         clock pessimism              0.000    20.924    
                         clock uncertainty           -0.035    20.889    
    RAMB36_X2Y8          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[2])
                                                     -0.566    20.323    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_1
  -------------------------------------------------------------------
                         required time                         20.323    
                         arrival time                         -15.312    
  -------------------------------------------------------------------
                         slack                                  5.011    

Slack (MET) :             5.935ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/ap_CS_fsm_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_7/ADDRBWRADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (ap_clk rise@20.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        13.415ns  (logic 3.000ns (22.363%)  route 10.415ns (77.637%))
  Logic Levels:           18  (LUT4=1 LUT5=1 LUT6=16)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 20.924 - 20.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=571, unset)          0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X34Y35         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y35         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[24]/Q
                         net (fo=12, routed)          1.050     2.541    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/Q[23]
    SLICE_X33Y37         LUT4 (Prop_lut4_I1_O)        0.124     2.665 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_485/O
                         net (fo=6, routed)           0.630     3.295    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ap_CS_fsm_reg[25]
    SLICE_X34Y37         LUT5 (Prop_lut5_I0_O)        0.150     3.445 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_665/O
                         net (fo=3, routed)           0.453     3.898    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_665_n_3
    SLICE_X35Y36         LUT6 (Prop_lut6_I1_O)        0.348     4.246 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1034/O
                         net (fo=1, routed)           0.457     4.703    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1034_n_3
    SLICE_X36Y36         LUT6 (Prop_lut6_I3_O)        0.124     4.827 r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1022/O
                         net (fo=1, routed)           0.428     5.256    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1022_n_3
    SLICE_X39Y36         LUT6 (Prop_lut6_I1_O)        0.124     5.380 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1004/O
                         net (fo=1, routed)           0.438     5.818    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1004_n_3
    SLICE_X42Y35         LUT6 (Prop_lut6_I3_O)        0.124     5.942 r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_991/O
                         net (fo=1, routed)           0.162     6.104    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_991_n_3
    SLICE_X42Y35         LUT6 (Prop_lut6_I2_O)        0.124     6.228 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_975/O
                         net (fo=1, routed)           0.455     6.682    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_975_n_3
    SLICE_X42Y37         LUT6 (Prop_lut6_I1_O)        0.124     6.806 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_959/O
                         net (fo=1, routed)           0.443     7.249    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_959_n_3
    SLICE_X42Y39         LUT6 (Prop_lut6_I2_O)        0.124     7.373 r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_943/O
                         net (fo=1, routed)           0.432     7.806    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_943_n_3
    SLICE_X43Y42         LUT6 (Prop_lut6_I1_O)        0.124     7.930 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_924/O
                         net (fo=1, routed)           0.294     8.224    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_924_n_3
    SLICE_X43Y43         LUT6 (Prop_lut6_I1_O)        0.124     8.348 r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_902/O
                         net (fo=1, routed)           0.438     8.786    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_902_n_3
    SLICE_X38Y43         LUT6 (Prop_lut6_I1_O)        0.124     8.910 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_874/O
                         net (fo=1, routed)           0.903     9.813    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_874_n_3
    SLICE_X28Y40         LUT6 (Prop_lut6_I2_O)        0.124     9.937 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_837/O
                         net (fo=1, routed)           0.430    10.367    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_837_n_3
    SLICE_X28Y39         LUT6 (Prop_lut6_I3_O)        0.124    10.491 r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_752/O
                         net (fo=1, routed)           0.481    10.972    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_752_n_3
    SLICE_X26Y42         LUT6 (Prop_lut6_I3_O)        0.124    11.096 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_529/O
                         net (fo=1, routed)           0.282    11.378    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_529_n_3
    SLICE_X26Y42         LUT6 (Prop_lut6_I3_O)        0.124    11.502 r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_264/O
                         net (fo=1, routed)           0.463    11.965    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_264_n_3
    SLICE_X28Y44         LUT6 (Prop_lut6_I2_O)        0.124    12.089 r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_96/O
                         net (fo=1, routed)           0.627    12.716    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_96_n_3
    SLICE_X33Y44         LUT6 (Prop_lut6_I3_O)        0.124    12.840 r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_23/O
                         net (fo=8, routed)           1.548    14.388    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_23_n_3
    RAMB36_X0Y9          RAMB36E1                                     r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_7/ADDRBWRADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    20.000    20.000 r  
                                                      0.000    20.000 r  ap_clk (IN)
                         net (fo=571, unset)          0.924    20.924    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ap_clk
    RAMB36_X0Y9          RAMB36E1                                     r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_7/CLKBWRCLK
                         clock pessimism              0.000    20.924    
                         clock uncertainty           -0.035    20.889    
    RAMB36_X0Y9          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[4])
                                                     -0.566    20.323    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_7
  -------------------------------------------------------------------
                         required time                         20.323    
                         arrival time                         -14.388    
  -------------------------------------------------------------------
                         slack                                  5.935    

Slack (MET) :             6.128ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/ap_CS_fsm_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_6/ADDRBWRADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (ap_clk rise@20.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        13.222ns  (logic 3.000ns (22.690%)  route 10.222ns (77.310%))
  Logic Levels:           18  (LUT4=1 LUT5=1 LUT6=16)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 20.924 - 20.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=571, unset)          0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X34Y35         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y35         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[24]/Q
                         net (fo=12, routed)          1.050     2.541    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/Q[23]
    SLICE_X33Y37         LUT4 (Prop_lut4_I1_O)        0.124     2.665 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_485/O
                         net (fo=6, routed)           0.630     3.295    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ap_CS_fsm_reg[25]
    SLICE_X34Y37         LUT5 (Prop_lut5_I0_O)        0.150     3.445 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_665/O
                         net (fo=3, routed)           0.453     3.898    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_665_n_3
    SLICE_X35Y36         LUT6 (Prop_lut6_I1_O)        0.348     4.246 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1034/O
                         net (fo=1, routed)           0.457     4.703    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1034_n_3
    SLICE_X36Y36         LUT6 (Prop_lut6_I3_O)        0.124     4.827 r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1022/O
                         net (fo=1, routed)           0.428     5.256    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1022_n_3
    SLICE_X39Y36         LUT6 (Prop_lut6_I1_O)        0.124     5.380 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1004/O
                         net (fo=1, routed)           0.438     5.818    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1004_n_3
    SLICE_X42Y35         LUT6 (Prop_lut6_I3_O)        0.124     5.942 r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_991/O
                         net (fo=1, routed)           0.162     6.104    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_991_n_3
    SLICE_X42Y35         LUT6 (Prop_lut6_I2_O)        0.124     6.228 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_975/O
                         net (fo=1, routed)           0.455     6.682    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_975_n_3
    SLICE_X42Y37         LUT6 (Prop_lut6_I1_O)        0.124     6.806 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_959/O
                         net (fo=1, routed)           0.443     7.249    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_959_n_3
    SLICE_X42Y39         LUT6 (Prop_lut6_I2_O)        0.124     7.373 r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_943/O
                         net (fo=1, routed)           0.432     7.806    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_943_n_3
    SLICE_X43Y42         LUT6 (Prop_lut6_I1_O)        0.124     7.930 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_924/O
                         net (fo=1, routed)           0.294     8.224    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_924_n_3
    SLICE_X43Y43         LUT6 (Prop_lut6_I1_O)        0.124     8.348 r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_902/O
                         net (fo=1, routed)           0.438     8.786    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_902_n_3
    SLICE_X38Y43         LUT6 (Prop_lut6_I1_O)        0.124     8.910 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_874/O
                         net (fo=1, routed)           0.903     9.813    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_874_n_3
    SLICE_X28Y40         LUT6 (Prop_lut6_I2_O)        0.124     9.937 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_837/O
                         net (fo=1, routed)           0.430    10.367    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_837_n_3
    SLICE_X28Y39         LUT6 (Prop_lut6_I3_O)        0.124    10.491 r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_752/O
                         net (fo=1, routed)           0.481    10.972    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_752_n_3
    SLICE_X26Y42         LUT6 (Prop_lut6_I3_O)        0.124    11.096 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_529/O
                         net (fo=1, routed)           0.282    11.378    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_529_n_3
    SLICE_X26Y42         LUT6 (Prop_lut6_I3_O)        0.124    11.502 r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_264/O
                         net (fo=1, routed)           0.463    11.965    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_264_n_3
    SLICE_X28Y44         LUT6 (Prop_lut6_I2_O)        0.124    12.089 r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_96/O
                         net (fo=1, routed)           0.627    12.716    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_96_n_3
    SLICE_X33Y44         LUT6 (Prop_lut6_I3_O)        0.124    12.840 r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_23/O
                         net (fo=8, routed)           1.355    14.195    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_23_n_3
    RAMB36_X0Y8          RAMB36E1                                     r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_6/ADDRBWRADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    20.000    20.000 r  
                                                      0.000    20.000 r  ap_clk (IN)
                         net (fo=571, unset)          0.924    20.924    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ap_clk
    RAMB36_X0Y8          RAMB36E1                                     r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_6/CLKBWRCLK
                         clock pessimism              0.000    20.924    
                         clock uncertainty           -0.035    20.889    
    RAMB36_X0Y8          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[4])
                                                     -0.566    20.323    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_6
  -------------------------------------------------------------------
                         required time                         20.323    
                         arrival time                         -14.195    
  -------------------------------------------------------------------
                         slack                                  6.128    




