/*
 * Generated by gen_defines.py
 *
 * DTS input file:
 *   swervolf_nexys.dts.pre.tmp
 *
 * Directories with bindings:
 *   /root/RVfpgaSoC/Labs/LabProjects/SweRVolf/fusesoc_libraries/swervolf/zephyr/dts/bindings, $ZEPHYR_BASE/dts/bindings
 *
 * Nodes in dependency order (ordinal and path):
 *   0   /
 *   1   /aliases
 *   2   /chosen
 *   3   /memory@0
 *   4   /cpus
 *   5   /cpus/cpu@0
 *   6   /leds
 *   7   /soc
 *   8   /soc/gpio@80001010
 *   9   /leds/led
 *   10  /soc/interrupt-controller@f00c0000
 *   11  /soc/uart@80002000
 *   12  /soc/spi@80001040
 *   13  /soc/spi@80001040/flash@0
 *
 * Definitions derived from these nodes in dependency order are next,
 * followed by /chosen nodes.
 */

/*
 * Devicetree node: /
 *
 * Node's generated path identifier: DT_N
 *
 * Dependency Ordinal: 0
 *
 * Supports:
 *   1   /aliases
 *   2   /chosen
 *   4   /cpus
 *   6   /leds
 *   3   /memory@0
 *   7   /soc
 */
#define DT_N_FOREACH_CHILD(fn) fn(DT_N_S_cpus) fn(DT_N_S_soc) fn(DT_N_S_aliases) fn(DT_N_S_chosen) fn(DT_N_S_memory_0) fn(DT_N_S_leds)

/* Existence and alternate IDs: */
#define DT_N_EXISTS 1
#define DT_N_INST_0_chipsalliance_swervolf_nexys DT_N

/* Special property macros: */
#define DT_N_REG_NUM 0
#define DT_N_IRQ_NUM 0
#define DT_N_COMPAT_MATCHES_chipsalliance_swervolf_nexys 1
#define DT_N_STATUS_okay 1

/* Generic property macros: */
#define DT_N_P_compatible {"ChipsAlliance,Swervolf-Nexys"}
#define DT_N_P_compatible_IDX_0 "ChipsAlliance,Swervolf-Nexys"
#define DT_N_P_compatible_LEN 1
#define DT_N_P_compatible_EXISTS 1

/*
 * Devicetree node: /aliases
 *
 * Node's generated path identifier: DT_N_S_aliases
 *
 * Dependency Ordinal: 1
 *
 * Requires:
 *   0   /
 */

/* Node parent (/) identifier: */
#define DT_N_S_aliases_PARENT DT_N
#define DT_N_S_aliases_FOREACH_CHILD(fn) 

/* Existence and alternate IDs: */
#define DT_N_S_aliases_EXISTS 1

/* Special property macros: */
#define DT_N_S_aliases_REG_NUM 0
#define DT_N_S_aliases_IRQ_NUM 0
#define DT_N_S_aliases_STATUS_okay 1

/* (No generic property macros) */

/*
 * Devicetree node: /chosen
 *
 * Node's generated path identifier: DT_N_S_chosen
 *
 * Dependency Ordinal: 2
 *
 * Requires:
 *   0   /
 */

/* Node parent (/) identifier: */
#define DT_N_S_chosen_PARENT DT_N
#define DT_N_S_chosen_FOREACH_CHILD(fn) 

/* Existence and alternate IDs: */
#define DT_N_S_chosen_EXISTS 1

/* Special property macros: */
#define DT_N_S_chosen_REG_NUM 0
#define DT_N_S_chosen_IRQ_NUM 0
#define DT_N_S_chosen_STATUS_okay 1

/* (No generic property macros) */

/*
 * Devicetree node: /memory@0
 *
 * Node's generated path identifier: DT_N_S_memory_0
 *
 * Binding (compatible = mmio-sram):
 *   $ZEPHYR_BASE/dts/bindings/sram/mmio-sram.yaml
 *
 * Dependency Ordinal: 3
 *
 * Requires:
 *   0   /
 *
 * Description:
 *   Generic on-chip SRAM description
 */

/* Node parent (/) identifier: */
#define DT_N_S_memory_0_PARENT DT_N
#define DT_N_S_memory_0_FOREACH_CHILD(fn) 

/* Existence and alternate IDs: */
#define DT_N_S_memory_0_EXISTS 1
#define DT_N_INST_0_mmio_sram DT_N_S_memory_0
#define DT_N_NODELABEL_sram   DT_N_S_memory_0

/* Special property macros: */
#define DT_N_S_memory_0_REG_NUM 1
#define DT_N_S_memory_0_REG_IDX_0_EXISTS 1
#define DT_N_S_memory_0_REG_IDX_0_VAL_ADDRESS 0 /* 0x0 */
#define DT_N_S_memory_0_REG_IDX_0_VAL_SIZE 8388608 /* 0x800000 */
#define DT_N_S_memory_0_IRQ_NUM 0
#define DT_N_S_memory_0_COMPAT_MATCHES_mmio_sram 1
#define DT_N_S_memory_0_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_memory_0_P_reg {0 /* 0x0 */, 8388608 /* 0x800000 */}
#define DT_N_S_memory_0_P_reg_IDX_0 0
#define DT_N_S_memory_0_P_reg_IDX_1 8388608
#define DT_N_S_memory_0_P_reg_EXISTS 1
#define DT_N_S_memory_0_P_compatible {"mmio-sram"}
#define DT_N_S_memory_0_P_compatible_IDX_0 "mmio-sram"
#define DT_N_S_memory_0_P_compatible_LEN 1
#define DT_N_S_memory_0_P_compatible_EXISTS 1

/*
 * Devicetree node: /cpus
 *
 * Node's generated path identifier: DT_N_S_cpus
 *
 * Dependency Ordinal: 4
 *
 * Requires:
 *   0   /
 *
 * Supports:
 *   5   /cpus/cpu@0
 */

/* Node parent (/) identifier: */
#define DT_N_S_cpus_PARENT DT_N
#define DT_N_S_cpus_FOREACH_CHILD(fn) fn(DT_N_S_cpus_S_cpu_0)

/* Existence and alternate IDs: */
#define DT_N_S_cpus_EXISTS 1

/* Special property macros: */
#define DT_N_S_cpus_REG_NUM 0
#define DT_N_S_cpus_IRQ_NUM 0
#define DT_N_S_cpus_STATUS_okay 1

/* (No generic property macros) */

/*
 * Devicetree node: /cpus/cpu@0
 *
 * Node's generated path identifier: DT_N_S_cpus_S_cpu_0
 *
 * Dependency Ordinal: 5
 *
 * Requires:
 *   4   /cpus
 */

/* Node parent (/cpus) identifier: */
#define DT_N_S_cpus_S_cpu_0_PARENT DT_N_S_cpus
#define DT_N_S_cpus_S_cpu_0_FOREACH_CHILD(fn) 

/* Existence and alternate IDs: */
#define DT_N_S_cpus_S_cpu_0_EXISTS 1
#define DT_N_INST_0_chipsalliance_swerv_eh1_v1_2 DT_N_S_cpus_S_cpu_0
#define DT_N_INST_0_riscv                        DT_N_S_cpus_S_cpu_0

/* Special property macros: */
#define DT_N_S_cpus_S_cpu_0_REG_NUM 1
#define DT_N_S_cpus_S_cpu_0_REG_IDX_0_EXISTS 1
#define DT_N_S_cpus_S_cpu_0_REG_IDX_0_VAL_ADDRESS 0 /* 0x0 */
#define DT_N_S_cpus_S_cpu_0_IRQ_NUM 0
#define DT_N_S_cpus_S_cpu_0_COMPAT_MATCHES_chipsalliance_swerv_eh1_v1_2 1
#define DT_N_S_cpus_S_cpu_0_COMPAT_MATCHES_riscv 1
#define DT_N_S_cpus_S_cpu_0_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_cpus_S_cpu_0_P_compatible {"ChipsAlliance,SweRV-EH1-v1.2", "riscv"}
#define DT_N_S_cpus_S_cpu_0_P_compatible_IDX_0 "ChipsAlliance,SweRV-EH1-v1.2"
#define DT_N_S_cpus_S_cpu_0_P_compatible_IDX_1 "riscv"
#define DT_N_S_cpus_S_cpu_0_P_compatible_LEN 2
#define DT_N_S_cpus_S_cpu_0_P_compatible_EXISTS 1
#define DT_N_S_cpus_S_cpu_0_P_reg {0 /* 0x0 */}
#define DT_N_S_cpus_S_cpu_0_P_reg_IDX_0 0
#define DT_N_S_cpus_S_cpu_0_P_reg_EXISTS 1
#define DT_N_S_cpus_S_cpu_0_P_status "okay"
#define DT_N_S_cpus_S_cpu_0_P_status_EXISTS 1

/*
 * Devicetree node: /leds
 *
 * Node's generated path identifier: DT_N_S_leds
 *
 * Binding (compatible = gpio-leds):
 *   $ZEPHYR_BASE/dts/bindings/gpio/gpio-leds.yaml
 *
 * Dependency Ordinal: 6
 *
 * Requires:
 *   0   /
 *
 * Supports:
 *   9   /leds/led
 *
 * Description:
 *   GPIO LEDs parent node
 */

/* Node parent (/) identifier: */
#define DT_N_S_leds_PARENT DT_N
#define DT_N_S_leds_FOREACH_CHILD(fn) fn(DT_N_S_leds_S_led)

/* Existence and alternate IDs: */
#define DT_N_S_leds_EXISTS 1
#define DT_N_INST_0_gpio_leds DT_N_S_leds

/* Special property macros: */
#define DT_N_S_leds_REG_NUM 0
#define DT_N_S_leds_IRQ_NUM 0
#define DT_N_S_leds_COMPAT_MATCHES_gpio_leds 1
#define DT_N_S_leds_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_leds_P_compatible {"gpio-leds"}
#define DT_N_S_leds_P_compatible_IDX_0 "gpio-leds"
#define DT_N_S_leds_P_compatible_LEN 1
#define DT_N_S_leds_P_compatible_EXISTS 1

/*
 * Devicetree node: /soc
 *
 * Node's generated path identifier: DT_N_S_soc
 *
 * Dependency Ordinal: 7
 *
 * Requires:
 *   0   /
 *
 * Supports:
 *   8   /soc/gpio@80001010
 *   10  /soc/interrupt-controller@f00c0000
 *   12  /soc/spi@80001040
 *   11  /soc/uart@80002000
 */

/* Node parent (/) identifier: */
#define DT_N_S_soc_PARENT DT_N
#define DT_N_S_soc_FOREACH_CHILD(fn) fn(DT_N_S_soc_S_interrupt_controller_f00c0000) fn(DT_N_S_soc_S_uart_80002000) fn(DT_N_S_soc_S_spi_80001040) fn(DT_N_S_soc_S_gpio_80001010)

/* Existence and alternate IDs: */
#define DT_N_S_soc_EXISTS 1
#define DT_N_INST_0_chipsalliance_swervolf_soc DT_N_S_soc
#define DT_N_INST_0_simple_bus                 DT_N_S_soc

/* Special property macros: */
#define DT_N_S_soc_REG_NUM 0
#define DT_N_S_soc_IRQ_NUM 0
#define DT_N_S_soc_COMPAT_MATCHES_chipsalliance_swervolf_soc 1
#define DT_N_S_soc_COMPAT_MATCHES_simple_bus 1
#define DT_N_S_soc_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_soc_P_compatible {"ChipsAlliance,SweRVolf-soc", "simple-bus"}
#define DT_N_S_soc_P_compatible_IDX_0 "ChipsAlliance,SweRVolf-soc"
#define DT_N_S_soc_P_compatible_IDX_1 "simple-bus"
#define DT_N_S_soc_P_compatible_LEN 2
#define DT_N_S_soc_P_compatible_EXISTS 1

/*
 * Devicetree node: /soc/gpio@80001010
 *
 * Node's generated path identifier: DT_N_S_soc_S_gpio_80001010
 *
 * Binding (compatible = swervolf,gpio):
 *   /root/RVfpgaSoC/Labs/LabProjects/SweRVolf/fusesoc_libraries/swervolf/zephyr/dts/bindings/gpio/swervolf,gpio.yaml
 *
 * Dependency Ordinal: 8
 *
 * Requires:
 *   7   /soc
 *
 * Supports:
 *   9   /leds/led
 *
 * Description:
 *   SweRVolf GPIO
 */

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_gpio_80001010_PARENT DT_N_S_soc
#define DT_N_S_soc_S_gpio_80001010_FOREACH_CHILD(fn) 

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_gpio_80001010_EXISTS 1
#define DT_N_INST_0_swervolf_gpio DT_N_S_soc_S_gpio_80001010
#define DT_N_NODELABEL_gpio_led0  DT_N_S_soc_S_gpio_80001010

/* Special property macros: */
#define DT_N_S_soc_S_gpio_80001010_REG_NUM 1
#define DT_N_S_soc_S_gpio_80001010_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_80001010_REG_IDX_0_VAL_ADDRESS 2147487760 /* 0x80001010 */
#define DT_N_S_soc_S_gpio_80001010_REG_IDX_0_VAL_SIZE 16 /* 0x10 */
#define DT_N_S_soc_S_gpio_80001010_IRQ_NUM 0
#define DT_N_S_soc_S_gpio_80001010_COMPAT_MATCHES_swervolf_gpio 1
#define DT_N_S_soc_S_gpio_80001010_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_soc_S_gpio_80001010_P_reg {2147487760 /* 0x80001010 */, 16 /* 0x10 */}
#define DT_N_S_soc_S_gpio_80001010_P_reg_IDX_0 2147487760
#define DT_N_S_soc_S_gpio_80001010_P_reg_IDX_1 16
#define DT_N_S_soc_S_gpio_80001010_P_reg_EXISTS 1
#define DT_N_S_soc_S_gpio_80001010_P_label "FPGA_LED0"
#define DT_N_S_soc_S_gpio_80001010_P_label_EXISTS 1
#define DT_N_S_soc_S_gpio_80001010_P_ngpios 32
#define DT_N_S_soc_S_gpio_80001010_P_ngpios_EXISTS 1
#define DT_N_S_soc_S_gpio_80001010_P_gpio_controller 1
#define DT_N_S_soc_S_gpio_80001010_P_gpio_controller_EXISTS 1
#define DT_N_S_soc_S_gpio_80001010_P_status "okay"
#define DT_N_S_soc_S_gpio_80001010_P_status_ENUM_IDX 1
#define DT_N_S_soc_S_gpio_80001010_P_status_EXISTS 1
#define DT_N_S_soc_S_gpio_80001010_P_compatible {"swervolf,gpio"}
#define DT_N_S_soc_S_gpio_80001010_P_compatible_IDX_0 "swervolf,gpio"
#define DT_N_S_soc_S_gpio_80001010_P_compatible_LEN 1
#define DT_N_S_soc_S_gpio_80001010_P_compatible_EXISTS 1

/*
 * Devicetree node: /leds/led
 *
 * Node's generated path identifier: DT_N_S_leds_S_led
 *
 * Binding (compatible = gpio-leds):
 *   $ZEPHYR_BASE/dts/bindings/gpio/gpio-leds.yaml
 *
 * Dependency Ordinal: 9
 *
 * Requires:
 *   6   /leds
 *   8   /soc/gpio@80001010
 *
 * Description:
 *   GPIO LED child node
 */

/* Node parent (/leds) identifier: */
#define DT_N_S_leds_S_led_PARENT DT_N_S_leds
#define DT_N_S_leds_S_led_FOREACH_CHILD(fn) 

/* Existence and alternate IDs: */
#define DT_N_S_leds_S_led_EXISTS 1
#define DT_N_ALIAS_led0      DT_N_S_leds_S_led
#define DT_N_NODELABEL_led_0 DT_N_S_leds_S_led

/* Special property macros: */
#define DT_N_S_leds_S_led_REG_NUM 0
#define DT_N_S_leds_S_led_IRQ_NUM 0
#define DT_N_S_leds_S_led_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_leds_S_led_P_gpios_IDX_0_PH DT_N_S_soc_S_gpio_80001010
#define DT_N_S_leds_S_led_P_gpios_IDX_0_VAL_pin 0
#define DT_N_S_leds_S_led_P_gpios_IDX_0_VAL_pin_EXISTS 1
#define DT_N_S_leds_S_led_P_gpios_IDX_0_VAL_flags 0
#define DT_N_S_leds_S_led_P_gpios_IDX_0_VAL_flags_EXISTS 1
#define DT_N_S_leds_S_led_P_gpios_LEN 1
#define DT_N_S_leds_S_led_P_gpios_EXISTS 1
#define DT_N_S_leds_S_led_P_label "Red LED"
#define DT_N_S_leds_S_led_P_label_EXISTS 1

/*
 * Devicetree node: /soc/interrupt-controller@f00c0000
 *
 * Node's generated path identifier: DT_N_S_soc_S_interrupt_controller_f00c0000
 *
 * Binding (compatible = swerv,pic):
 *   $ZEPHYR_BASE/dts/bindings/interrupt-controller/swerv,pic.yaml
 *
 * Dependency Ordinal: 10
 *
 * Requires:
 *   7   /soc
 *
 * Supports:
 *   11  /soc/uart@80002000
 *
 * Description:
 *   SweRV EH1 PIC (Programmable Interrupt Controller)
 */

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_interrupt_controller_f00c0000_PARENT DT_N_S_soc
#define DT_N_S_soc_S_interrupt_controller_f00c0000_FOREACH_CHILD(fn) 

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_interrupt_controller_f00c0000_EXISTS 1
#define DT_N_INST_0_swerv_pic DT_N_S_soc_S_interrupt_controller_f00c0000
#define DT_N_NODELABEL_pic    DT_N_S_soc_S_interrupt_controller_f00c0000

/* Special property macros: */
#define DT_N_S_soc_S_interrupt_controller_f00c0000_REG_NUM 1
#define DT_N_S_soc_S_interrupt_controller_f00c0000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_f00c0000_REG_IDX_0_VAL_ADDRESS 4027318272 /* 0xf00c0000 */
#define DT_N_S_soc_S_interrupt_controller_f00c0000_REG_IDX_0_VAL_SIZE 8192 /* 0x2000 */
#define DT_N_S_soc_S_interrupt_controller_f00c0000_REG_NAME_reg_VAL_ADDRESS DT_N_S_soc_S_interrupt_controller_f00c0000_REG_IDX_0_VAL_ADDRESS
#define DT_N_S_soc_S_interrupt_controller_f00c0000_REG_NAME_reg_VAL_SIZE DT_N_S_soc_S_interrupt_controller_f00c0000_REG_IDX_0_VAL_SIZE
#define DT_N_S_soc_S_interrupt_controller_f00c0000_IRQ_NUM 0
#define DT_N_S_soc_S_interrupt_controller_f00c0000_COMPAT_MATCHES_swerv_pic 1
#define DT_N_S_soc_S_interrupt_controller_f00c0000_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_soc_S_interrupt_controller_f00c0000_P_reg {4027318272 /* 0xf00c0000 */, 8192 /* 0x2000 */}
#define DT_N_S_soc_S_interrupt_controller_f00c0000_P_reg_IDX_0 4027318272
#define DT_N_S_soc_S_interrupt_controller_f00c0000_P_reg_IDX_1 8192
#define DT_N_S_soc_S_interrupt_controller_f00c0000_P_reg_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_f00c0000_P_riscv_max_priority 15
#define DT_N_S_soc_S_interrupt_controller_f00c0000_P_riscv_max_priority_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_f00c0000_P_interrupt_controller 1
#define DT_N_S_soc_S_interrupt_controller_f00c0000_P_interrupt_controller_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_f00c0000_P_compatible {"swerv,pic"}
#define DT_N_S_soc_S_interrupt_controller_f00c0000_P_compatible_IDX_0 "swerv,pic"
#define DT_N_S_soc_S_interrupt_controller_f00c0000_P_compatible_LEN 1
#define DT_N_S_soc_S_interrupt_controller_f00c0000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_f00c0000_P_reg_names {"reg"}
#define DT_N_S_soc_S_interrupt_controller_f00c0000_P_reg_names_IDX_0 "reg"
#define DT_N_S_soc_S_interrupt_controller_f00c0000_P_reg_names_LEN 1
#define DT_N_S_soc_S_interrupt_controller_f00c0000_P_reg_names_EXISTS 1

/*
 * Devicetree node: /soc/uart@80002000
 *
 * Node's generated path identifier: DT_N_S_soc_S_uart_80002000
 *
 * Binding (compatible = ns16550):
 *   $ZEPHYR_BASE/dts/bindings/serial/ns16550.yaml
 *
 * Dependency Ordinal: 11
 *
 * Requires:
 *   7   /soc
 *   10  /soc/interrupt-controller@f00c0000
 *
 * Description:
 *   ns16550 UART
 */

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_uart_80002000_PARENT DT_N_S_soc
#define DT_N_S_soc_S_uart_80002000_FOREACH_CHILD(fn) 

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_uart_80002000_EXISTS 1
#define DT_N_INST_0_ns16550  DT_N_S_soc_S_uart_80002000
#define DT_N_NODELABEL_uart0 DT_N_S_soc_S_uart_80002000

/* Special property macros: */
#define DT_N_S_soc_S_uart_80002000_REG_NUM 1
#define DT_N_S_soc_S_uart_80002000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_uart_80002000_REG_IDX_0_VAL_ADDRESS 2147491840 /* 0x80002000 */
#define DT_N_S_soc_S_uart_80002000_REG_IDX_0_VAL_SIZE 4096 /* 0x1000 */
#define DT_N_S_soc_S_uart_80002000_REG_NAME_control_VAL_ADDRESS DT_N_S_soc_S_uart_80002000_REG_IDX_0_VAL_ADDRESS
#define DT_N_S_soc_S_uart_80002000_REG_NAME_control_VAL_SIZE DT_N_S_soc_S_uart_80002000_REG_IDX_0_VAL_SIZE
#define DT_N_S_soc_S_uart_80002000_IRQ_NUM 1
#define DT_N_S_soc_S_uart_80002000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_uart_80002000_IRQ_IDX_0_VAL_irq 12
#define DT_N_S_soc_S_uart_80002000_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_uart_80002000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_uart_80002000_IRQ_IDX_0_VAL_priority 15
#define DT_N_S_soc_S_uart_80002000_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_uart_80002000_COMPAT_MATCHES_ns16550 1
#define DT_N_S_soc_S_uart_80002000_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_soc_S_uart_80002000_P_reg {2147491840 /* 0x80002000 */, 4096 /* 0x1000 */}
#define DT_N_S_soc_S_uart_80002000_P_reg_IDX_0 2147491840
#define DT_N_S_soc_S_uart_80002000_P_reg_IDX_1 4096
#define DT_N_S_soc_S_uart_80002000_P_reg_EXISTS 1
#define DT_N_S_soc_S_uart_80002000_P_pcie 0
#define DT_N_S_soc_S_uart_80002000_P_pcie_EXISTS 1
#define DT_N_S_soc_S_uart_80002000_P_clock_frequency 50000000
#define DT_N_S_soc_S_uart_80002000_P_clock_frequency_EXISTS 1
#define DT_N_S_soc_S_uart_80002000_P_current_speed 115200
#define DT_N_S_soc_S_uart_80002000_P_current_speed_EXISTS 1
#define DT_N_S_soc_S_uart_80002000_P_label "uart0"
#define DT_N_S_soc_S_uart_80002000_P_label_EXISTS 1
#define DT_N_S_soc_S_uart_80002000_P_hw_flow_control 0
#define DT_N_S_soc_S_uart_80002000_P_hw_flow_control_EXISTS 1
#define DT_N_S_soc_S_uart_80002000_P_status "okay"
#define DT_N_S_soc_S_uart_80002000_P_status_ENUM_IDX 1
#define DT_N_S_soc_S_uart_80002000_P_status_EXISTS 1
#define DT_N_S_soc_S_uart_80002000_P_compatible {"ns16550"}
#define DT_N_S_soc_S_uart_80002000_P_compatible_IDX_0 "ns16550"
#define DT_N_S_soc_S_uart_80002000_P_compatible_LEN 1
#define DT_N_S_soc_S_uart_80002000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_uart_80002000_P_reg_names {"control"}
#define DT_N_S_soc_S_uart_80002000_P_reg_names_IDX_0 "control"
#define DT_N_S_soc_S_uart_80002000_P_reg_names_LEN 1
#define DT_N_S_soc_S_uart_80002000_P_reg_names_EXISTS 1
#define DT_N_S_soc_S_uart_80002000_P_interrupts {12 /* 0xc */, 15 /* 0xf */}
#define DT_N_S_soc_S_uart_80002000_P_interrupts_IDX_0 12
#define DT_N_S_soc_S_uart_80002000_P_interrupts_IDX_1 15
#define DT_N_S_soc_S_uart_80002000_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_uart_80002000_P_interrupt_parent_IDX_0_PH DT_N_S_soc_S_interrupt_controller_f00c0000
#define DT_N_S_soc_S_uart_80002000_P_interrupt_parent_LEN 1
#define DT_N_S_soc_S_uart_80002000_P_interrupt_parent_EXISTS 1

/*
 * Devicetree node: /soc/spi@80001040
 *
 * Node's generated path identifier: DT_N_S_soc_S_spi_80001040
 *
 * Binding (compatible = opencores,spi-simple):
 *   $ZEPHYR_BASE/dts/bindings/spi/opencores,spi-simple.yaml
 *
 * Dependency Ordinal: 12
 *
 * Requires:
 *   7   /soc
 *
 * Supports:
 *   13  /soc/spi@80001040/flash@0
 *
 * Description:
 *   OpenCores Simple SPI controller
 */

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_spi_80001040_PARENT DT_N_S_soc
#define DT_N_S_soc_S_spi_80001040_FOREACH_CHILD(fn) fn(DT_N_S_soc_S_spi_80001040_S_flash_0)

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_spi_80001040_EXISTS 1
#define DT_N_INST_0_opencores_spi_simple DT_N_S_soc_S_spi_80001040
#define DT_N_NODELABEL_spi0              DT_N_S_soc_S_spi_80001040

/* Special property macros: */
#define DT_N_S_soc_S_spi_80001040_REG_NUM 1
#define DT_N_S_soc_S_spi_80001040_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_spi_80001040_REG_IDX_0_VAL_ADDRESS 2147487808 /* 0x80001040 */
#define DT_N_S_soc_S_spi_80001040_REG_IDX_0_VAL_SIZE 64 /* 0x40 */
#define DT_N_S_soc_S_spi_80001040_REG_NAME_control_VAL_ADDRESS DT_N_S_soc_S_spi_80001040_REG_IDX_0_VAL_ADDRESS
#define DT_N_S_soc_S_spi_80001040_REG_NAME_control_VAL_SIZE DT_N_S_soc_S_spi_80001040_REG_IDX_0_VAL_SIZE
#define DT_N_S_soc_S_spi_80001040_IRQ_NUM 0
#define DT_N_S_soc_S_spi_80001040_COMPAT_MATCHES_opencores_spi_simple 1
#define DT_N_S_soc_S_spi_80001040_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_soc_S_spi_80001040_P_reg {2147487808 /* 0x80001040 */, 64 /* 0x40 */}
#define DT_N_S_soc_S_spi_80001040_P_reg_IDX_0 2147487808
#define DT_N_S_soc_S_spi_80001040_P_reg_IDX_1 64
#define DT_N_S_soc_S_spi_80001040_P_reg_EXISTS 1
#define DT_N_S_soc_S_spi_80001040_P_label "SPI0"
#define DT_N_S_soc_S_spi_80001040_P_label_EXISTS 1
#define DT_N_S_soc_S_spi_80001040_P_status "okay"
#define DT_N_S_soc_S_spi_80001040_P_status_ENUM_IDX 1
#define DT_N_S_soc_S_spi_80001040_P_status_EXISTS 1
#define DT_N_S_soc_S_spi_80001040_P_compatible {"opencores,spi-simple"}
#define DT_N_S_soc_S_spi_80001040_P_compatible_IDX_0 "opencores,spi-simple"
#define DT_N_S_soc_S_spi_80001040_P_compatible_LEN 1
#define DT_N_S_soc_S_spi_80001040_P_compatible_EXISTS 1
#define DT_N_S_soc_S_spi_80001040_P_reg_names {"control"}
#define DT_N_S_soc_S_spi_80001040_P_reg_names_IDX_0 "control"
#define DT_N_S_soc_S_spi_80001040_P_reg_names_LEN 1
#define DT_N_S_soc_S_spi_80001040_P_reg_names_EXISTS 1

/*
 * Devicetree node: /soc/spi@80001040/flash@0
 *
 * Node's generated path identifier: DT_N_S_soc_S_spi_80001040_S_flash_0
 *
 * Binding (compatible = jedec,spi-nor):
 *   $ZEPHYR_BASE/dts/bindings/mtd/jedec,spi-nor.yaml
 *
 * Dependency Ordinal: 13
 *
 * Requires:
 *   12  /soc/spi@80001040
 *
 * Description:
 *   Properties supporting Zephyr spi-nor flash driver (over the Zephyr SPI
 *   API) control of serial flash memories using the standard M25P80-based
 *   command set.
 */

/* Node parent (/soc/spi@80001040) identifier: */
#define DT_N_S_soc_S_spi_80001040_S_flash_0_PARENT DT_N_S_soc_S_spi_80001040
#define DT_N_S_soc_S_spi_80001040_S_flash_0_FOREACH_CHILD(fn) 

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_spi_80001040_S_flash_0_EXISTS 1
#define DT_N_INST_0_jedec_spi_nor DT_N_S_soc_S_spi_80001040_S_flash_0
#define DT_N_NODELABEL_flash0     DT_N_S_soc_S_spi_80001040_S_flash_0

/* Bus info (controller: '/soc/spi@80001040', type: 'spi') */
#define DT_N_S_soc_S_spi_80001040_S_flash_0_BUS_spi 1
#define DT_N_S_soc_S_spi_80001040_S_flash_0_BUS DT_N_S_soc_S_spi_80001040

/* Special property macros: */
#define DT_N_S_soc_S_spi_80001040_S_flash_0_REG_NUM 1
#define DT_N_S_soc_S_spi_80001040_S_flash_0_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_spi_80001040_S_flash_0_REG_IDX_0_VAL_ADDRESS 0 /* 0x0 */
#define DT_N_S_soc_S_spi_80001040_S_flash_0_IRQ_NUM 0
#define DT_N_S_soc_S_spi_80001040_S_flash_0_COMPAT_MATCHES_jedec_spi_nor 1
#define DT_N_S_soc_S_spi_80001040_S_flash_0_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_soc_S_spi_80001040_S_flash_0_P_reg {0 /* 0x0 */}
#define DT_N_S_soc_S_spi_80001040_S_flash_0_P_reg_IDX_0 0
#define DT_N_S_soc_S_spi_80001040_S_flash_0_P_reg_EXISTS 1
#define DT_N_S_soc_S_spi_80001040_S_flash_0_P_spi_max_frequency 2000000
#define DT_N_S_soc_S_spi_80001040_S_flash_0_P_spi_max_frequency_EXISTS 1
#define DT_N_S_soc_S_spi_80001040_S_flash_0_P_label "FLASH0"
#define DT_N_S_soc_S_spi_80001040_S_flash_0_P_label_EXISTS 1
#define DT_N_S_soc_S_spi_80001040_S_flash_0_P_compatible {"jedec,spi-nor"}
#define DT_N_S_soc_S_spi_80001040_S_flash_0_P_compatible_IDX_0 "jedec,spi-nor"
#define DT_N_S_soc_S_spi_80001040_S_flash_0_P_compatible_LEN 1
#define DT_N_S_soc_S_spi_80001040_S_flash_0_P_compatible_EXISTS 1
#define DT_N_S_soc_S_spi_80001040_S_flash_0_P_jedec_id {1 /* 0x1 */, 32 /* 0x20 */, 24 /* 0x18 */}
#define DT_N_S_soc_S_spi_80001040_S_flash_0_P_jedec_id_IDX_0 1
#define DT_N_S_soc_S_spi_80001040_S_flash_0_P_jedec_id_IDX_1 32
#define DT_N_S_soc_S_spi_80001040_S_flash_0_P_jedec_id_IDX_2 24
#define DT_N_S_soc_S_spi_80001040_S_flash_0_P_jedec_id_LEN 3
#define DT_N_S_soc_S_spi_80001040_S_flash_0_P_jedec_id_EXISTS 1
#define DT_N_S_soc_S_spi_80001040_S_flash_0_P_has_be32k 0
#define DT_N_S_soc_S_spi_80001040_S_flash_0_P_has_be32k_EXISTS 1
#define DT_N_S_soc_S_spi_80001040_S_flash_0_P_requires_ulbpr 0
#define DT_N_S_soc_S_spi_80001040_S_flash_0_P_requires_ulbpr_EXISTS 1
#define DT_N_S_soc_S_spi_80001040_S_flash_0_P_has_dpd 0
#define DT_N_S_soc_S_spi_80001040_S_flash_0_P_has_dpd_EXISTS 1
#define DT_N_S_soc_S_spi_80001040_S_flash_0_P_size 16777216
#define DT_N_S_soc_S_spi_80001040_S_flash_0_P_size_EXISTS 1

/*
 * Chosen nodes
 */
#define DT_CHOSEN_zephyr_console           DT_N_S_soc_S_uart_80002000
#define DT_CHOSEN_zephyr_console_EXISTS    1
#define DT_CHOSEN_zephyr_shell_uart        DT_N_S_soc_S_uart_80002000
#define DT_CHOSEN_zephyr_shell_uart_EXISTS 1
#define DT_CHOSEN_zephyr_sram              DT_N_S_memory_0
#define DT_CHOSEN_zephyr_sram_EXISTS       1

/*
 * Macros for compatibles with status "okay" nodes
 */
#define DT_COMPAT_HAS_OKAY_chipsalliance_swervolf_nexys 1
#define DT_COMPAT_HAS_OKAY_chipsalliance_swerv_eh1_v1_2 1
#define DT_COMPAT_HAS_OKAY_riscv 1
#define DT_COMPAT_HAS_OKAY_chipsalliance_swervolf_soc 1
#define DT_COMPAT_HAS_OKAY_simple_bus 1
#define DT_COMPAT_HAS_OKAY_swerv_pic 1
#define DT_COMPAT_HAS_OKAY_ns16550 1
#define DT_COMPAT_HAS_OKAY_opencores_spi_simple 1
#define DT_COMPAT_HAS_OKAY_jedec_spi_nor 1
#define DT_COMPAT_HAS_OKAY_swervolf_gpio 1
#define DT_COMPAT_HAS_OKAY_mmio_sram 1
#define DT_COMPAT_HAS_OKAY_gpio_leds 1

/*
 * Macros for status "okay" instances of each compatible
 */
#define DT_N_INST_chipsalliance_swervolf_nexys_NUM_OKAY 1
#define DT_N_INST_chipsalliance_swerv_eh1_v1_2_NUM_OKAY 1
#define DT_N_INST_riscv_NUM_OKAY 1
#define DT_N_INST_chipsalliance_swervolf_soc_NUM_OKAY 1
#define DT_N_INST_simple_bus_NUM_OKAY 1
#define DT_N_INST_swerv_pic_NUM_OKAY 1
#define DT_N_INST_ns16550_NUM_OKAY 1
#define DT_N_INST_opencores_spi_simple_NUM_OKAY 1
#define DT_N_INST_jedec_spi_nor_NUM_OKAY 1
#define DT_N_INST_swervolf_gpio_NUM_OKAY 1
#define DT_N_INST_mmio_sram_NUM_OKAY 1
#define DT_N_INST_gpio_leds_NUM_OKAY 1
#define DT_FOREACH_OKAY_INST_chipsalliance_swervolf_nexys(fn) fn(0)
#define DT_FOREACH_OKAY_INST_chipsalliance_swerv_eh1_v1_2(fn) fn(0)
#define DT_FOREACH_OKAY_INST_riscv(fn) fn(0)
#define DT_FOREACH_OKAY_INST_chipsalliance_swervolf_soc(fn) fn(0)
#define DT_FOREACH_OKAY_INST_simple_bus(fn) fn(0)
#define DT_FOREACH_OKAY_INST_swerv_pic(fn) fn(0)
#define DT_FOREACH_OKAY_INST_ns16550(fn) fn(0)
#define DT_FOREACH_OKAY_INST_opencores_spi_simple(fn) fn(0)
#define DT_FOREACH_OKAY_INST_jedec_spi_nor(fn) fn(0)
#define DT_FOREACH_OKAY_INST_swervolf_gpio(fn) fn(0)
#define DT_FOREACH_OKAY_INST_mmio_sram(fn) fn(0)
#define DT_FOREACH_OKAY_INST_gpio_leds(fn) fn(0)

/*
 * Bus information for status "okay" nodes of each compatible
 */
#define DT_COMPAT_jedec_spi_nor_BUS_spi 1
