Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.3 (lin64) Build 2018833 Wed Oct  4 19:58:07 MDT 2017
| Date         : Thu Jan 25 06:24:11 2018
| Host         : travis-job-timvideos-hdmi2usb-litex-333123748.travisci.net running 64-bit Ubuntu 14.04.5 LTS
| Command      : report_timing_summary -datasheet -max_paths 10 -file top_timing.rpt
| Design       : top
| Device       : 7a35t-csg324
| Speed File   : -1  PRODUCTION 1.19 2017-08-11
--------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There is 1 register/latch pin with no clock driven by root clock pin: netsoc_dna_cnt_reg[0]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 2 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 25 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 56 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -4.286    -2417.583                   1309                12205        0.031        0.000                      0                12205        0.264        0.000                       0                  4216  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)         Period(ns)      Frequency(MHz)
-----                   ------------         ----------      --------------
clk100                  {0.000 5.000}        10.000          100.000         
  netsoc_eth_clk        {0.000 20.000}       40.000          25.000          
  netsoc_pll_clk200     {0.000 2.500}        5.000           200.000         
  netsoc_pll_fb         {0.000 5.000}        10.000          100.000         
  netsoc_pll_sys        {0.000 5.000}        10.000          100.000         
  netsoc_pll_sys4x      {0.000 1.250}        2.500           400.000         
  netsoc_pll_sys4x_dqs  {0.625 1.875}        2.500           400.000         
eth_rx_clk              {0.000 20.000}       40.000          25.000          
eth_tx_clk              {0.000 20.000}       40.000          25.000          
sys_clk                 {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk100                                                                                                                                                                    3.000        0.000                       0                     2  
  netsoc_eth_clk                                                                                                                                                         37.845        0.000                       0                     1  
  netsoc_pll_clk200           1.254        0.000                      0                   14        0.122        0.000                      0                   14        0.264        0.000                       0                    10  
  netsoc_pll_fb                                                                                                                                                           8.751        0.000                       0                     2  
  netsoc_pll_sys                                                                                                                                                          7.845        0.000                       0                     2  
  netsoc_pll_sys4x                                                                                                                                                        0.345        0.000                       0                    77  
  netsoc_pll_sys4x_dqs                                                                                                                                                    0.345        0.000                       0                     4  
eth_rx_clk                    1.241        0.000                      0                  392        0.045        0.000                      0                  392       18.750        0.000                       0                   154  
eth_tx_clk                    1.272        0.000                      0                  224        0.122        0.000                      0                  224       19.500        0.000                       0                   103  
sys_clk                      -4.286    -2417.583                   1309                11575        0.031        0.000                      0                11575        3.750        0.000                       0                  3861  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk100
  To Clock:  clk100

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk100
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk100 }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFR/I            n/a            1.666         10.000      8.334      BUFR_X1Y5       BUFR/I
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y1  PLLE2_BASE/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y1  PLLE2_BASE/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y1  PLLE2_BASE/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y1  PLLE2_BASE/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y1  PLLE2_BASE/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y1  PLLE2_BASE/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  netsoc_eth_clk
  To Clock:  netsoc_eth_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       37.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         netsoc_eth_clk
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { BUFR/O }

Check Type  Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I   n/a            2.155         40.000      37.845     BUFGCTRL_X0Y20  BUFG_5/I



---------------------------------------------------------------------------------------------------
From Clock:  netsoc_pll_clk200
  To Clock:  netsoc_pll_clk200

Setup :            0  Failing Endpoints,  Worst Slack        1.254ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.122ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.254ns  (required time - arrival time)
  Source:                 FDPE_2/C
                            (rising edge-triggered cell FDPE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            FDPE_3/D
                            (rising edge-triggered cell FDPE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             netsoc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.646ns  (logic 0.456ns (70.599%)  route 0.190ns (29.401%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.864ns
    Source Clock Delay      (SCD):    6.213ns
    Clock Pessimism Removal (CPR):    0.349ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.742    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.830 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.655     4.485    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.581 r  BUFG_3/O
                         net (fo=8, routed)           1.631     6.213    clk200_clk
    SLICE_X65Y32         FDPE                                         r  FDPE_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y32         FDPE (Prop_fdpe_C_Q)         0.456     6.669 r  FDPE_2/Q
                         net (fo=1, routed)           0.190     6.859    xilinxasyncresetsynchronizerimpl1_rst_meta
    SLICE_X65Y32         FDPE                                         r  FDPE_3/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    E3                                                0.000     2.000 r  clk100 (IN)
                         net (fo=0)                   0.000     2.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418     3.418 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     4.599    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     4.682 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.576     6.258    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     6.349 r  BUFG_3/O
                         net (fo=8, routed)           1.514     7.864    clk200_clk
    SLICE_X65Y32         FDPE                                         r  FDPE_3/C
                         clock pessimism              0.349     8.213    
                         clock uncertainty           -0.053     8.160    
    SLICE_X65Y32         FDPE (Setup_fdpe_C_D)       -0.047     8.113    FDPE_3
  -------------------------------------------------------------------
                         required time                          8.113    
                         arrival time                          -6.859    
  -------------------------------------------------------------------
                         slack                                  1.254    

Slack (MET) :             2.536ns  (required time - arrival time)
  Source:                 netsoc_reset_counter_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            netsoc_reset_counter_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             netsoc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (netsoc_pll_clk200 rise@5.000ns - netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        2.206ns  (logic 0.715ns (32.406%)  route 1.491ns (67.594%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.862ns = ( 10.862 - 5.000 ) 
    Source Clock Delay      (SCD):    6.211ns
    Clock Pessimism Removal (CPR):    0.349ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.742    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.830 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.655     4.485    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.581 r  BUFG_3/O
                         net (fo=8, routed)           1.629     6.211    clk200_clk
    SLICE_X65Y31         FDSE                                         r  netsoc_reset_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y31         FDSE (Prop_fdse_C_Q)         0.419     6.630 r  netsoc_reset_counter_reg[3]/Q
                         net (fo=3, routed)           0.879     7.509    netsoc_reset_counter[3]
    SLICE_X65Y31         LUT4 (Prop_lut4_I3_O)        0.296     7.805 r  netsoc_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.612     8.417    netsoc_reset_counter[3]_i_1_n_0
    SLICE_X65Y31         FDSE                                         r  netsoc_reset_counter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock netsoc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.599    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.682 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.576     9.258    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.349 r  BUFG_3/O
                         net (fo=8, routed)           1.512    10.862    clk200_clk
    SLICE_X65Y31         FDSE                                         r  netsoc_reset_counter_reg[0]/C
                         clock pessimism              0.349    11.211    
                         clock uncertainty           -0.053    11.158    
    SLICE_X65Y31         FDSE (Setup_fdse_C_CE)      -0.205    10.953    netsoc_reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         10.953    
                         arrival time                          -8.417    
  -------------------------------------------------------------------
                         slack                                  2.536    

Slack (MET) :             2.536ns  (required time - arrival time)
  Source:                 netsoc_reset_counter_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            netsoc_reset_counter_reg[1]/CE
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             netsoc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (netsoc_pll_clk200 rise@5.000ns - netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        2.206ns  (logic 0.715ns (32.406%)  route 1.491ns (67.594%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.862ns = ( 10.862 - 5.000 ) 
    Source Clock Delay      (SCD):    6.211ns
    Clock Pessimism Removal (CPR):    0.349ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.742    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.830 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.655     4.485    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.581 r  BUFG_3/O
                         net (fo=8, routed)           1.629     6.211    clk200_clk
    SLICE_X65Y31         FDSE                                         r  netsoc_reset_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y31         FDSE (Prop_fdse_C_Q)         0.419     6.630 r  netsoc_reset_counter_reg[3]/Q
                         net (fo=3, routed)           0.879     7.509    netsoc_reset_counter[3]
    SLICE_X65Y31         LUT4 (Prop_lut4_I3_O)        0.296     7.805 r  netsoc_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.612     8.417    netsoc_reset_counter[3]_i_1_n_0
    SLICE_X65Y31         FDSE                                         r  netsoc_reset_counter_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock netsoc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.599    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.682 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.576     9.258    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.349 r  BUFG_3/O
                         net (fo=8, routed)           1.512    10.862    clk200_clk
    SLICE_X65Y31         FDSE                                         r  netsoc_reset_counter_reg[1]/C
                         clock pessimism              0.349    11.211    
                         clock uncertainty           -0.053    11.158    
    SLICE_X65Y31         FDSE (Setup_fdse_C_CE)      -0.205    10.953    netsoc_reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         10.953    
                         arrival time                          -8.417    
  -------------------------------------------------------------------
                         slack                                  2.536    

Slack (MET) :             2.536ns  (required time - arrival time)
  Source:                 netsoc_reset_counter_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            netsoc_reset_counter_reg[2]/CE
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             netsoc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (netsoc_pll_clk200 rise@5.000ns - netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        2.206ns  (logic 0.715ns (32.406%)  route 1.491ns (67.594%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.862ns = ( 10.862 - 5.000 ) 
    Source Clock Delay      (SCD):    6.211ns
    Clock Pessimism Removal (CPR):    0.349ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.742    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.830 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.655     4.485    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.581 r  BUFG_3/O
                         net (fo=8, routed)           1.629     6.211    clk200_clk
    SLICE_X65Y31         FDSE                                         r  netsoc_reset_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y31         FDSE (Prop_fdse_C_Q)         0.419     6.630 r  netsoc_reset_counter_reg[3]/Q
                         net (fo=3, routed)           0.879     7.509    netsoc_reset_counter[3]
    SLICE_X65Y31         LUT4 (Prop_lut4_I3_O)        0.296     7.805 r  netsoc_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.612     8.417    netsoc_reset_counter[3]_i_1_n_0
    SLICE_X65Y31         FDSE                                         r  netsoc_reset_counter_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock netsoc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.599    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.682 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.576     9.258    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.349 r  BUFG_3/O
                         net (fo=8, routed)           1.512    10.862    clk200_clk
    SLICE_X65Y31         FDSE                                         r  netsoc_reset_counter_reg[2]/C
                         clock pessimism              0.349    11.211    
                         clock uncertainty           -0.053    11.158    
    SLICE_X65Y31         FDSE (Setup_fdse_C_CE)      -0.205    10.953    netsoc_reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         10.953    
                         arrival time                          -8.417    
  -------------------------------------------------------------------
                         slack                                  2.536    

Slack (MET) :             2.536ns  (required time - arrival time)
  Source:                 netsoc_reset_counter_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            netsoc_reset_counter_reg[3]/CE
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             netsoc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (netsoc_pll_clk200 rise@5.000ns - netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        2.206ns  (logic 0.715ns (32.406%)  route 1.491ns (67.594%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.862ns = ( 10.862 - 5.000 ) 
    Source Clock Delay      (SCD):    6.211ns
    Clock Pessimism Removal (CPR):    0.349ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.742    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.830 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.655     4.485    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.581 r  BUFG_3/O
                         net (fo=8, routed)           1.629     6.211    clk200_clk
    SLICE_X65Y31         FDSE                                         r  netsoc_reset_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y31         FDSE (Prop_fdse_C_Q)         0.419     6.630 r  netsoc_reset_counter_reg[3]/Q
                         net (fo=3, routed)           0.879     7.509    netsoc_reset_counter[3]
    SLICE_X65Y31         LUT4 (Prop_lut4_I3_O)        0.296     7.805 r  netsoc_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.612     8.417    netsoc_reset_counter[3]_i_1_n_0
    SLICE_X65Y31         FDSE                                         r  netsoc_reset_counter_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock netsoc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.599    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.682 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.576     9.258    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.349 r  BUFG_3/O
                         net (fo=8, routed)           1.512    10.862    clk200_clk
    SLICE_X65Y31         FDSE                                         r  netsoc_reset_counter_reg[3]/C
                         clock pessimism              0.349    11.211    
                         clock uncertainty           -0.053    11.158    
    SLICE_X65Y31         FDSE (Setup_fdse_C_CE)      -0.205    10.953    netsoc_reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         10.953    
                         arrival time                          -8.417    
  -------------------------------------------------------------------
                         slack                                  2.536    

Slack (MET) :             3.225ns  (required time - arrival time)
  Source:                 netsoc_reset_counter_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            netsoc_ic_reset_reg/D
                            (rising edge-triggered cell FDRE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             netsoc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (netsoc_pll_clk200 rise@5.000ns - netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        1.726ns  (logic 0.718ns (41.600%)  route 1.008ns (58.400%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.861ns = ( 10.861 - 5.000 ) 
    Source Clock Delay      (SCD):    6.211ns
    Clock Pessimism Removal (CPR):    0.325ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.742    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.830 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.655     4.485    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.581 r  BUFG_3/O
                         net (fo=8, routed)           1.629     6.211    clk200_clk
    SLICE_X65Y31         FDSE                                         r  netsoc_reset_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y31         FDSE (Prop_fdse_C_Q)         0.419     6.630 r  netsoc_reset_counter_reg[1]/Q
                         net (fo=5, routed)           1.008     7.638    netsoc_reset_counter[1]
    SLICE_X65Y30         LUT6 (Prop_lut6_I0_O)        0.299     7.937 r  netsoc_ic_reset_i_1/O
                         net (fo=1, routed)           0.000     7.937    netsoc_ic_reset_i_1_n_0
    SLICE_X65Y30         FDRE                                         r  netsoc_ic_reset_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock netsoc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.599    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.682 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.576     9.258    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.349 r  BUFG_3/O
                         net (fo=8, routed)           1.511    10.861    clk200_clk
    SLICE_X65Y30         FDRE                                         r  netsoc_ic_reset_reg/C
                         clock pessimism              0.325    11.186    
                         clock uncertainty           -0.053    11.133    
    SLICE_X65Y30         FDRE (Setup_fdre_C_D)        0.029    11.162    netsoc_ic_reset_reg
  -------------------------------------------------------------------
                         required time                         11.162    
                         arrival time                          -7.937    
  -------------------------------------------------------------------
                         slack                                  3.225    

Slack (MET) :             3.405ns  (required time - arrival time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            netsoc_reset_counter_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             netsoc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (netsoc_pll_clk200 rise@5.000ns - netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.913ns  (logic 0.419ns (45.916%)  route 0.494ns (54.084%))
  Logic Levels:           0  
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.862ns = ( 10.862 - 5.000 ) 
    Source Clock Delay      (SCD):    6.213ns
    Clock Pessimism Removal (CPR):    0.325ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.742    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.830 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.655     4.485    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.581 r  BUFG_3/O
                         net (fo=8, routed)           1.631     6.213    clk200_clk
    SLICE_X65Y32         FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y32         FDPE (Prop_fdpe_C_Q)         0.419     6.632 r  FDPE_3/Q
                         net (fo=5, routed)           0.494     7.125    clk200_rst
    SLICE_X65Y31         FDSE                                         r  netsoc_reset_counter_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock netsoc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.599    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.682 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.576     9.258    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.349 r  BUFG_3/O
                         net (fo=8, routed)           1.512    10.862    clk200_clk
    SLICE_X65Y31         FDSE                                         r  netsoc_reset_counter_reg[0]/C
                         clock pessimism              0.325    11.187    
                         clock uncertainty           -0.053    11.134    
    SLICE_X65Y31         FDSE (Setup_fdse_C_S)       -0.604    10.530    netsoc_reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         10.530    
                         arrival time                          -7.125    
  -------------------------------------------------------------------
                         slack                                  3.405    

Slack (MET) :             3.405ns  (required time - arrival time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            netsoc_reset_counter_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             netsoc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (netsoc_pll_clk200 rise@5.000ns - netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.913ns  (logic 0.419ns (45.916%)  route 0.494ns (54.084%))
  Logic Levels:           0  
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.862ns = ( 10.862 - 5.000 ) 
    Source Clock Delay      (SCD):    6.213ns
    Clock Pessimism Removal (CPR):    0.325ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.742    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.830 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.655     4.485    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.581 r  BUFG_3/O
                         net (fo=8, routed)           1.631     6.213    clk200_clk
    SLICE_X65Y32         FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y32         FDPE (Prop_fdpe_C_Q)         0.419     6.632 r  FDPE_3/Q
                         net (fo=5, routed)           0.494     7.125    clk200_rst
    SLICE_X65Y31         FDSE                                         r  netsoc_reset_counter_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock netsoc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.599    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.682 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.576     9.258    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.349 r  BUFG_3/O
                         net (fo=8, routed)           1.512    10.862    clk200_clk
    SLICE_X65Y31         FDSE                                         r  netsoc_reset_counter_reg[1]/C
                         clock pessimism              0.325    11.187    
                         clock uncertainty           -0.053    11.134    
    SLICE_X65Y31         FDSE (Setup_fdse_C_S)       -0.604    10.530    netsoc_reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         10.530    
                         arrival time                          -7.125    
  -------------------------------------------------------------------
                         slack                                  3.405    

Slack (MET) :             3.405ns  (required time - arrival time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            netsoc_reset_counter_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             netsoc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (netsoc_pll_clk200 rise@5.000ns - netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.913ns  (logic 0.419ns (45.916%)  route 0.494ns (54.084%))
  Logic Levels:           0  
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.862ns = ( 10.862 - 5.000 ) 
    Source Clock Delay      (SCD):    6.213ns
    Clock Pessimism Removal (CPR):    0.325ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.742    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.830 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.655     4.485    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.581 r  BUFG_3/O
                         net (fo=8, routed)           1.631     6.213    clk200_clk
    SLICE_X65Y32         FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y32         FDPE (Prop_fdpe_C_Q)         0.419     6.632 r  FDPE_3/Q
                         net (fo=5, routed)           0.494     7.125    clk200_rst
    SLICE_X65Y31         FDSE                                         r  netsoc_reset_counter_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock netsoc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.599    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.682 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.576     9.258    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.349 r  BUFG_3/O
                         net (fo=8, routed)           1.512    10.862    clk200_clk
    SLICE_X65Y31         FDSE                                         r  netsoc_reset_counter_reg[2]/C
                         clock pessimism              0.325    11.187    
                         clock uncertainty           -0.053    11.134    
    SLICE_X65Y31         FDSE (Setup_fdse_C_S)       -0.604    10.530    netsoc_reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         10.530    
                         arrival time                          -7.125    
  -------------------------------------------------------------------
                         slack                                  3.405    

Slack (MET) :             3.405ns  (required time - arrival time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            netsoc_reset_counter_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             netsoc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (netsoc_pll_clk200 rise@5.000ns - netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.913ns  (logic 0.419ns (45.916%)  route 0.494ns (54.084%))
  Logic Levels:           0  
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.862ns = ( 10.862 - 5.000 ) 
    Source Clock Delay      (SCD):    6.213ns
    Clock Pessimism Removal (CPR):    0.325ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.742    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.830 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.655     4.485    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.581 r  BUFG_3/O
                         net (fo=8, routed)           1.631     6.213    clk200_clk
    SLICE_X65Y32         FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y32         FDPE (Prop_fdpe_C_Q)         0.419     6.632 r  FDPE_3/Q
                         net (fo=5, routed)           0.494     7.125    clk200_rst
    SLICE_X65Y31         FDSE                                         r  netsoc_reset_counter_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock netsoc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.599    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.682 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.576     9.258    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.349 r  BUFG_3/O
                         net (fo=8, routed)           1.512    10.862    clk200_clk
    SLICE_X65Y31         FDSE                                         r  netsoc_reset_counter_reg[3]/C
                         clock pessimism              0.325    11.187    
                         clock uncertainty           -0.053    11.134    
    SLICE_X65Y31         FDSE (Setup_fdse_C_S)       -0.604    10.530    netsoc_reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         10.530    
                         arrival time                          -7.125    
  -------------------------------------------------------------------
                         slack                                  3.405    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 FDPE_2/C
                            (rising edge-triggered cell FDPE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            FDPE_3/D
                            (rising edge-triggered cell FDPE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             netsoc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (netsoc_pll_clk200 rise@0.000ns - netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.413ns
    Source Clock Delay      (SCD):    1.864ns
    Clock Pessimism Removal (CPR):    0.549ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.697    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.747 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.248    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.274 r  BUFG_3/O
                         net (fo=8, routed)           0.591     1.864    clk200_clk
    SLICE_X65Y32         FDPE                                         r  FDPE_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y32         FDPE (Prop_fdpe_C_Q)         0.141     2.005 r  FDPE_2/Q
                         net (fo=1, routed)           0.056     2.061    xilinxasyncresetsynchronizerimpl1_rst_meta
    SLICE_X65Y32         FDPE                                         r  FDPE_3/D
  -------------------------------------------------------------------    -------------------

                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.926    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.979 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.524    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.553 r  BUFG_3/O
                         net (fo=8, routed)           0.860     2.413    clk200_clk
    SLICE_X65Y32         FDPE                                         r  FDPE_3/C
                         clock pessimism             -0.549     1.864    
    SLICE_X65Y32         FDPE (Hold_fdpe_C_D)         0.075     1.939    FDPE_3
  -------------------------------------------------------------------
                         required time                         -1.939    
                         arrival time                           2.061    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 netsoc_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            netsoc_ic_reset_reg/D
                            (rising edge-triggered cell FDRE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             netsoc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (netsoc_pll_clk200 rise@0.000ns - netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.186ns (53.849%)  route 0.159ns (46.151%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.411ns
    Source Clock Delay      (SCD):    1.863ns
    Clock Pessimism Removal (CPR):    0.535ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.697    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.747 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.248    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.274 r  BUFG_3/O
                         net (fo=8, routed)           0.590     1.863    clk200_clk
    SLICE_X65Y31         FDSE                                         r  netsoc_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y31         FDSE (Prop_fdse_C_Q)         0.141     2.004 r  netsoc_reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.159     2.164    netsoc_reset_counter[0]
    SLICE_X65Y30         LUT6 (Prop_lut6_I1_O)        0.045     2.209 r  netsoc_ic_reset_i_1/O
                         net (fo=1, routed)           0.000     2.209    netsoc_ic_reset_i_1_n_0
    SLICE_X65Y30         FDRE                                         r  netsoc_ic_reset_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.926    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.979 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.524    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.553 r  BUFG_3/O
                         net (fo=8, routed)           0.858     2.411    clk200_clk
    SLICE_X65Y30         FDRE                                         r  netsoc_ic_reset_reg/C
                         clock pessimism             -0.535     1.876    
    SLICE_X65Y30         FDRE (Hold_fdre_C_D)         0.091     1.967    netsoc_ic_reset_reg
  -------------------------------------------------------------------
                         required time                         -1.967    
                         arrival time                           2.209    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 netsoc_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            netsoc_reset_counter_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             netsoc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (netsoc_pll_clk200 rise@0.000ns - netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.184ns (50.222%)  route 0.182ns (49.778%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.412ns
    Source Clock Delay      (SCD):    1.863ns
    Clock Pessimism Removal (CPR):    0.549ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.697    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.747 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.248    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.274 r  BUFG_3/O
                         net (fo=8, routed)           0.590     1.863    clk200_clk
    SLICE_X65Y31         FDSE                                         r  netsoc_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y31         FDSE (Prop_fdse_C_Q)         0.141     2.004 r  netsoc_reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.182     2.187    netsoc_reset_counter[0]
    SLICE_X65Y31         LUT4 (Prop_lut4_I1_O)        0.043     2.230 r  netsoc_reset_counter[3]_i_2/O
                         net (fo=1, routed)           0.000     2.230    netsoc_reset_counter[3]_i_2_n_0
    SLICE_X65Y31         FDSE                                         r  netsoc_reset_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.926    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.979 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.524    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.553 r  BUFG_3/O
                         net (fo=8, routed)           0.859     2.412    clk200_clk
    SLICE_X65Y31         FDSE                                         r  netsoc_reset_counter_reg[3]/C
                         clock pessimism             -0.549     1.863    
    SLICE_X65Y31         FDSE (Hold_fdse_C_D)         0.107     1.970    netsoc_reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.970    
                         arrival time                           2.230    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 netsoc_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            netsoc_reset_counter_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             netsoc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (netsoc_pll_clk200 rise@0.000ns - netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.186ns (50.492%)  route 0.182ns (49.508%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.412ns
    Source Clock Delay      (SCD):    1.863ns
    Clock Pessimism Removal (CPR):    0.549ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.697    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.747 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.248    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.274 r  BUFG_3/O
                         net (fo=8, routed)           0.590     1.863    clk200_clk
    SLICE_X65Y31         FDSE                                         r  netsoc_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y31         FDSE (Prop_fdse_C_Q)         0.141     2.004 r  netsoc_reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.182     2.187    netsoc_reset_counter[0]
    SLICE_X65Y31         LUT3 (Prop_lut3_I1_O)        0.045     2.232 r  netsoc_reset_counter[2]_i_1/O
                         net (fo=1, routed)           0.000     2.232    netsoc_reset_counter[2]_i_1_n_0
    SLICE_X65Y31         FDSE                                         r  netsoc_reset_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.926    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.979 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.524    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.553 r  BUFG_3/O
                         net (fo=8, routed)           0.859     2.412    clk200_clk
    SLICE_X65Y31         FDSE                                         r  netsoc_reset_counter_reg[2]/C
                         clock pessimism             -0.549     1.863    
    SLICE_X65Y31         FDSE (Hold_fdse_C_D)         0.092     1.955    netsoc_reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.955    
                         arrival time                           2.232    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.375ns  (arrival time - required time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            netsoc_reset_counter_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             netsoc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (netsoc_pll_clk200 rise@0.000ns - netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.128ns (40.567%)  route 0.188ns (59.433%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.412ns
    Source Clock Delay      (SCD):    1.864ns
    Clock Pessimism Removal (CPR):    0.535ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.697    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.747 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.248    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.274 r  BUFG_3/O
                         net (fo=8, routed)           0.591     1.864    clk200_clk
    SLICE_X65Y32         FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y32         FDPE (Prop_fdpe_C_Q)         0.128     1.992 r  FDPE_3/Q
                         net (fo=5, routed)           0.188     2.180    clk200_rst
    SLICE_X65Y31         FDSE                                         r  netsoc_reset_counter_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.926    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.979 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.524    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.553 r  BUFG_3/O
                         net (fo=8, routed)           0.859     2.412    clk200_clk
    SLICE_X65Y31         FDSE                                         r  netsoc_reset_counter_reg[0]/C
                         clock pessimism             -0.535     1.877    
    SLICE_X65Y31         FDSE (Hold_fdse_C_S)        -0.072     1.805    netsoc_reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.805    
                         arrival time                           2.180    
  -------------------------------------------------------------------
                         slack                                  0.375    

Slack (MET) :             0.375ns  (arrival time - required time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            netsoc_reset_counter_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             netsoc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (netsoc_pll_clk200 rise@0.000ns - netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.128ns (40.567%)  route 0.188ns (59.433%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.412ns
    Source Clock Delay      (SCD):    1.864ns
    Clock Pessimism Removal (CPR):    0.535ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.697    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.747 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.248    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.274 r  BUFG_3/O
                         net (fo=8, routed)           0.591     1.864    clk200_clk
    SLICE_X65Y32         FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y32         FDPE (Prop_fdpe_C_Q)         0.128     1.992 r  FDPE_3/Q
                         net (fo=5, routed)           0.188     2.180    clk200_rst
    SLICE_X65Y31         FDSE                                         r  netsoc_reset_counter_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.926    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.979 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.524    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.553 r  BUFG_3/O
                         net (fo=8, routed)           0.859     2.412    clk200_clk
    SLICE_X65Y31         FDSE                                         r  netsoc_reset_counter_reg[1]/C
                         clock pessimism             -0.535     1.877    
    SLICE_X65Y31         FDSE (Hold_fdse_C_S)        -0.072     1.805    netsoc_reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.805    
                         arrival time                           2.180    
  -------------------------------------------------------------------
                         slack                                  0.375    

Slack (MET) :             0.375ns  (arrival time - required time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            netsoc_reset_counter_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             netsoc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (netsoc_pll_clk200 rise@0.000ns - netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.128ns (40.567%)  route 0.188ns (59.433%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.412ns
    Source Clock Delay      (SCD):    1.864ns
    Clock Pessimism Removal (CPR):    0.535ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.697    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.747 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.248    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.274 r  BUFG_3/O
                         net (fo=8, routed)           0.591     1.864    clk200_clk
    SLICE_X65Y32         FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y32         FDPE (Prop_fdpe_C_Q)         0.128     1.992 r  FDPE_3/Q
                         net (fo=5, routed)           0.188     2.180    clk200_rst
    SLICE_X65Y31         FDSE                                         r  netsoc_reset_counter_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.926    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.979 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.524    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.553 r  BUFG_3/O
                         net (fo=8, routed)           0.859     2.412    clk200_clk
    SLICE_X65Y31         FDSE                                         r  netsoc_reset_counter_reg[2]/C
                         clock pessimism             -0.535     1.877    
    SLICE_X65Y31         FDSE (Hold_fdse_C_S)        -0.072     1.805    netsoc_reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.805    
                         arrival time                           2.180    
  -------------------------------------------------------------------
                         slack                                  0.375    

Slack (MET) :             0.375ns  (arrival time - required time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            netsoc_reset_counter_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             netsoc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (netsoc_pll_clk200 rise@0.000ns - netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.128ns (40.567%)  route 0.188ns (59.433%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.412ns
    Source Clock Delay      (SCD):    1.864ns
    Clock Pessimism Removal (CPR):    0.535ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.697    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.747 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.248    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.274 r  BUFG_3/O
                         net (fo=8, routed)           0.591     1.864    clk200_clk
    SLICE_X65Y32         FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y32         FDPE (Prop_fdpe_C_Q)         0.128     1.992 r  FDPE_3/Q
                         net (fo=5, routed)           0.188     2.180    clk200_rst
    SLICE_X65Y31         FDSE                                         r  netsoc_reset_counter_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.926    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.979 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.524    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.553 r  BUFG_3/O
                         net (fo=8, routed)           0.859     2.412    clk200_clk
    SLICE_X65Y31         FDSE                                         r  netsoc_reset_counter_reg[3]/C
                         clock pessimism             -0.535     1.877    
    SLICE_X65Y31         FDSE (Hold_fdse_C_S)        -0.072     1.805    netsoc_reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.805    
                         arrival time                           2.180    
  -------------------------------------------------------------------
                         slack                                  0.375    

Slack (MET) :             0.385ns  (arrival time - required time)
  Source:                 netsoc_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            netsoc_reset_counter_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             netsoc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (netsoc_pll_clk200 rise@0.000ns - netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.492ns  (logic 0.185ns (37.567%)  route 0.307ns (62.433%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.412ns
    Source Clock Delay      (SCD):    1.863ns
    Clock Pessimism Removal (CPR):    0.549ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.697    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.747 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.248    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.274 r  BUFG_3/O
                         net (fo=8, routed)           0.590     1.863    clk200_clk
    SLICE_X65Y31         FDSE                                         r  netsoc_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y31         FDSE (Prop_fdse_C_Q)         0.141     2.004 r  netsoc_reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.307     2.312    netsoc_reset_counter[0]
    SLICE_X65Y31         LUT2 (Prop_lut2_I0_O)        0.044     2.356 r  netsoc_reset_counter[1]_i_1/O
                         net (fo=1, routed)           0.000     2.356    netsoc_reset_counter[1]_i_1_n_0
    SLICE_X65Y31         FDSE                                         r  netsoc_reset_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.926    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.979 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.524    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.553 r  BUFG_3/O
                         net (fo=8, routed)           0.859     2.412    clk200_clk
    SLICE_X65Y31         FDSE                                         r  netsoc_reset_counter_reg[1]/C
                         clock pessimism             -0.549     1.863    
    SLICE_X65Y31         FDSE (Hold_fdse_C_D)         0.107     1.970    netsoc_reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.970    
                         arrival time                           2.356    
  -------------------------------------------------------------------
                         slack                                  0.385    

Slack (MET) :             0.402ns  (arrival time - required time)
  Source:                 netsoc_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            netsoc_reset_counter_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             netsoc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (netsoc_pll_clk200 rise@0.000ns - netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.493ns  (logic 0.186ns (37.694%)  route 0.307ns (62.306%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.412ns
    Source Clock Delay      (SCD):    1.863ns
    Clock Pessimism Removal (CPR):    0.549ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.697    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.747 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.248    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.274 r  BUFG_3/O
                         net (fo=8, routed)           0.590     1.863    clk200_clk
    SLICE_X65Y31         FDSE                                         r  netsoc_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y31         FDSE (Prop_fdse_C_Q)         0.141     2.004 f  netsoc_reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.307     2.312    netsoc_reset_counter[0]
    SLICE_X65Y31         LUT1 (Prop_lut1_I0_O)        0.045     2.357 r  netsoc_reset_counter[0]_i_1/O
                         net (fo=1, routed)           0.000     2.357    netsoc_reset_counter0[0]
    SLICE_X65Y31         FDSE                                         r  netsoc_reset_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.926    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.979 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.524    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.553 r  BUFG_3/O
                         net (fo=8, routed)           0.859     2.412    clk200_clk
    SLICE_X65Y31         FDSE                                         r  netsoc_reset_counter_reg[0]/C
                         clock pessimism             -0.549     1.863    
    SLICE_X65Y31         FDSE (Hold_fdse_C_D)         0.091     1.954    netsoc_reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.954    
                         arrival time                           2.357    
  -------------------------------------------------------------------
                         slack                                  0.402    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         netsoc_pll_clk200
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { PLLE2_BASE/CLKOUT3 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     IDELAYCTRL/REFCLK  n/a            3.225         5.000       1.775      IDELAYCTRL_X1Y0  IDELAYCTRL/REFCLK
Min Period        n/a     BUFG/I             n/a            2.155         5.000       2.845      BUFGCTRL_X0Y18   BUFG_3/I
Min Period        n/a     PLLE2_ADV/CLKOUT3  n/a            1.249         5.000       3.751      PLLE2_ADV_X1Y1   PLLE2_BASE/CLKOUT3
Min Period        n/a     FDPE/C             n/a            1.000         5.000       4.000      SLICE_X65Y32     FDPE_2/C
Min Period        n/a     FDPE/C             n/a            1.000         5.000       4.000      SLICE_X65Y32     FDPE_3/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X65Y31     netsoc_reset_counter_reg[0]/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X65Y31     netsoc_reset_counter_reg[1]/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X65Y31     netsoc_reset_counter_reg[2]/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X65Y31     netsoc_reset_counter_reg[3]/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X65Y30     netsoc_ic_reset_reg/C
Max Period        n/a     IDELAYCTRL/REFCLK  n/a            5.264         5.000       0.264      IDELAYCTRL_X1Y0  IDELAYCTRL/REFCLK
Max Period        n/a     PLLE2_ADV/CLKOUT3  n/a            160.000       5.000       155.000    PLLE2_ADV_X1Y1   PLLE2_BASE/CLKOUT3
Low Pulse Width   Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X65Y32     FDPE_2/C
Low Pulse Width   Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X65Y32     FDPE_3/C
Low Pulse Width   Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X65Y31     netsoc_reset_counter_reg[0]/C
Low Pulse Width   Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X65Y31     netsoc_reset_counter_reg[1]/C
Low Pulse Width   Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X65Y31     netsoc_reset_counter_reg[2]/C
Low Pulse Width   Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X65Y31     netsoc_reset_counter_reg[3]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X65Y30     netsoc_ic_reset_reg/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X65Y30     netsoc_ic_reset_reg/C
Low Pulse Width   Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X65Y32     FDPE_2/C
Low Pulse Width   Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X65Y32     FDPE_3/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X65Y31     netsoc_reset_counter_reg[0]/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X65Y31     netsoc_reset_counter_reg[1]/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X65Y31     netsoc_reset_counter_reg[2]/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X65Y31     netsoc_reset_counter_reg[3]/C
High Pulse Width  Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X65Y32     FDPE_2/C
High Pulse Width  Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X65Y32     FDPE_3/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X65Y30     netsoc_ic_reset_reg/C
High Pulse Width  Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X65Y31     netsoc_reset_counter_reg[0]/C
High Pulse Width  Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X65Y31     netsoc_reset_counter_reg[1]/C
High Pulse Width  Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X65Y31     netsoc_reset_counter_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  netsoc_pll_fb
  To Clock:  netsoc_pll_fb

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         netsoc_pll_fb
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { PLLE2_BASE/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y1  PLLE2_BASE/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y1  PLLE2_BASE/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y1  PLLE2_BASE/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y1  PLLE2_BASE/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  netsoc_pll_sys
  To Clock:  netsoc_pll_sys

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         netsoc_pll_sys
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { PLLE2_BASE/CLKOUT0 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  BUFG/I
Min Period  n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y1  PLLE2_BASE/CLKOUT0
Max Period  n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y1  PLLE2_BASE/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  netsoc_pll_sys4x
  To Clock:  netsoc_pll_sys4x

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.345ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         netsoc_pll_sys4x
Waveform(ns):       { 0.000 1.250 }
Period(ns):         2.500
Sources:            { PLLE2_BASE/CLKOUT1 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         2.500       0.345      BUFGCTRL_X0Y17  BUFG_1/I
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         2.500       0.833      ILOGIC_X1Y40    ISERDESE2/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         2.500       0.833      ILOGIC_X1Y40    ISERDESE2/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         2.500       0.833      ILOGIC_X1Y45    ISERDESE2_1/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         2.500       0.833      ILOGIC_X1Y45    ISERDESE2_1/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         2.500       0.833      ILOGIC_X1Y34    ISERDESE2_10/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         2.500       0.833      ILOGIC_X1Y34    ISERDESE2_10/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         2.500       0.833      ILOGIC_X1Y30    ISERDESE2_11/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         2.500       0.833      ILOGIC_X1Y30    ISERDESE2_11/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         2.500       0.833      ILOGIC_X1Y35    ISERDESE2_12/CLK
Max Period  n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       2.500       157.500    PLLE2_ADV_X1Y1  PLLE2_BASE/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  netsoc_pll_sys4x_dqs
  To Clock:  netsoc_pll_sys4x_dqs

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.345ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         netsoc_pll_sys4x_dqs
Waveform(ns):       { 0.625 1.875 }
Period(ns):         2.500
Sources:            { PLLE2_BASE/CLKOUT2 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         2.500       0.345      BUFGCTRL_X0Y19  BUFG_2/I
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         2.500       0.833      OLOGIC_X1Y44    OSERDESE2_26/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         2.500       0.833      OLOGIC_X1Y32    OSERDESE2_28/CLK
Min Period  n/a     PLLE2_ADV/CLKOUT2  n/a            1.249         2.500       1.251      PLLE2_ADV_X1Y1  PLLE2_BASE/CLKOUT2
Max Period  n/a     PLLE2_ADV/CLKOUT2  n/a            160.000       2.500       157.500    PLLE2_ADV_X1Y1  PLLE2_BASE/CLKOUT2



---------------------------------------------------------------------------------------------------
From Clock:  eth_rx_clk
  To Clock:  eth_rx_clk

Setup :            0  Failing Endpoints,  Worst Slack        1.241ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.045ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       18.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.241ns  (required time - arrival time)
  Source:                 FDPE_8/C
                            (rising edge-triggered cell FDPE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            FDPE_9/D
                            (rising edge-triggered cell FDPE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.708ns  (logic 0.518ns (73.174%)  route 0.190ns (26.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.447ns
    Source Clock Delay      (SCD):    1.566ns
    Clock Pessimism Removal (CPR):    0.119ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.566     1.566    eth_rx_clk
    SLICE_X34Y46         FDPE                                         r  FDPE_8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y46         FDPE (Prop_fdpe_C_Q)         0.518     2.084 r  FDPE_8/Q
                         net (fo=1, routed)           0.190     2.274    xilinxasyncresetsynchronizerimpl4_rst_meta
    SLICE_X34Y46         FDPE                                         r  FDPE_9/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    BUFGCTRL_X0Y21       BUFG                         0.000     2.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.447     3.447    eth_rx_clk
    SLICE_X34Y46         FDPE                                         r  FDPE_9/C
                         clock pessimism              0.119     3.566    
                         clock uncertainty           -0.035     3.531    
    SLICE_X34Y46         FDPE (Setup_fdpe_C_D)       -0.016     3.515    FDPE_9
  -------------------------------------------------------------------
                         required time                          3.515    
                         arrival time                          -2.274    
  -------------------------------------------------------------------
                         slack                                  1.241    

Slack (MET) :             32.630ns  (required time - arrival time)
  Source:                 ethphy_liteethphymiirx_converter_converter_source_payload_data_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ethmac_rx_converter_converter_source_payload_data_reg[39]/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_rx_clk rise@40.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        7.168ns  (logic 1.304ns (18.191%)  route 5.864ns (81.809%))
  Logic Levels:           5  (LUT2=1 LUT6=4)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.447ns = ( 41.447 - 40.000 ) 
    Source Clock Delay      (SCD):    1.552ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.552     1.552    eth_rx_clk
    SLICE_X37Y50         FDRE                                         r  ethphy_liteethphymiirx_converter_converter_source_payload_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y50         FDRE (Prop_fdre_C_Q)         0.456     2.008 r  ethphy_liteethphymiirx_converter_converter_source_payload_data_reg[2]/Q
                         net (fo=14, routed)          0.981     2.989    ethphy_liteethphymiirx_converter_converter_source_payload_data[2]
    SLICE_X40Y52         LUT2 (Prop_lut2_I1_O)        0.150     3.139 r  ethmac_crc32_checker_crc_reg[27]_i_3/O
                         net (fo=6, routed)           0.921     4.060    ethmac_crc32_checker_crc_reg[27]_i_3_n_0
    SLICE_X37Y50         LUT6 (Prop_lut6_I3_O)        0.326     4.386 r  ethmac_crc32_checker_crc_reg[13]_i_2/O
                         net (fo=4, routed)           0.940     5.326    ethmac_crc32_checker_crc_reg[13]_i_2_n_0
    SLICE_X39Y50         LUT6 (Prop_lut6_I3_O)        0.124     5.450 r  ethmac_rx_converter_converter_source_payload_data[39]_i_10/O
                         net (fo=1, routed)           0.817     6.267    ethmac_rx_converter_converter_source_payload_data[39]_i_10_n_0
    SLICE_X39Y51         LUT6 (Prop_lut6_I5_O)        0.124     6.391 r  ethmac_rx_converter_converter_source_payload_data[39]_i_4/O
                         net (fo=1, routed)           0.727     7.118    ethmac_rx_converter_converter_source_payload_data[39]_i_4_n_0
    SLICE_X38Y51         LUT6 (Prop_lut6_I1_O)        0.124     7.242 r  ethmac_rx_converter_converter_source_payload_data[39]_i_2/O
                         net (fo=5, routed)           1.478     8.720    ethmac_crc32_checker_source_source_payload_error
    SLICE_X43Y38         FDRE                                         r  ethmac_rx_converter_converter_source_payload_data_reg[39]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000    40.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.447    41.447    eth_rx_clk
    SLICE_X43Y38         FDRE                                         r  ethmac_rx_converter_converter_source_payload_data_reg[39]/C
                         clock pessimism              0.000    41.447    
                         clock uncertainty           -0.035    41.412    
    SLICE_X43Y38         FDRE (Setup_fdre_C_D)       -0.062    41.350    ethmac_rx_converter_converter_source_payload_data_reg[39]
  -------------------------------------------------------------------
                         required time                         41.350    
                         arrival time                          -8.720    
  -------------------------------------------------------------------
                         slack                                 32.630    

Slack (MET) :             32.640ns  (required time - arrival time)
  Source:                 ethmac_rx_cdc_graycounter0_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ethmac_rx_cdc_graycounter0_q_binary_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_rx_clk rise@40.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        7.003ns  (logic 1.493ns (21.320%)  route 5.510ns (78.680%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.443ns = ( 41.443 - 40.000 ) 
    Source Clock Delay      (SCD):    1.561ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.561     1.561    eth_rx_clk
    SLICE_X34Y36         FDRE                                         r  ethmac_rx_cdc_graycounter0_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y36         FDRE (Prop_fdre_C_Q)         0.478     2.039 r  ethmac_rx_cdc_graycounter0_q_reg[0]/Q
                         net (fo=2, routed)           0.983     3.023    ethmac_rx_cdc_graycounter0_q[0]
    SLICE_X33Y37         LUT4 (Prop_lut4_I2_O)        0.295     3.318 f  storage_12_reg_i_8/O
                         net (fo=1, routed)           0.665     3.983    storage_12_reg_i_8_n_0
    SLICE_X33Y37         LUT6 (Prop_lut6_I0_O)        0.124     4.107 f  storage_12_reg_i_1/O
                         net (fo=4, routed)           1.316     5.423    ethmac_rx_cdc_asyncfifo_writable
    SLICE_X36Y42         LUT2 (Prop_lut2_I1_O)        0.152     5.575 f  ethmac_rx_cdc_graycounter0_q_binary[4]_i_2/O
                         net (fo=12, routed)          1.345     6.919    ethmac_rx_cdc_wrport_we
    SLICE_X33Y36         LUT6 (Prop_lut6_I3_O)        0.326     7.245 r  ethmac_rx_cdc_graycounter0_q_binary[6]_i_2/O
                         net (fo=3, routed)           0.618     7.863    ethmac_rx_cdc_graycounter0_q_binary[6]_i_2_n_0
    SLICE_X32Y36         LUT3 (Prop_lut3_I1_O)        0.118     7.981 r  ethmac_rx_cdc_graycounter0_q_binary[6]_i_1/O
                         net (fo=2, routed)           0.583     8.564    ethmac_rx_cdc_graycounter0_q_next_binary[6]
    SLICE_X32Y36         FDRE                                         r  ethmac_rx_cdc_graycounter0_q_binary_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000    40.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.443    41.443    eth_rx_clk
    SLICE_X32Y36         FDRE                                         r  ethmac_rx_cdc_graycounter0_q_binary_reg[6]/C
                         clock pessimism              0.079    41.522    
                         clock uncertainty           -0.035    41.487    
    SLICE_X32Y36         FDRE (Setup_fdre_C_D)       -0.283    41.204    ethmac_rx_cdc_graycounter0_q_binary_reg[6]
  -------------------------------------------------------------------
                         required time                         41.204    
                         arrival time                          -8.564    
  -------------------------------------------------------------------
                         slack                                 32.640    

Slack (MET) :             32.803ns  (required time - arrival time)
  Source:                 ethphy_liteethphymiirx_converter_converter_source_payload_data_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ethmac_rx_converter_converter_source_payload_data_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_rx_clk rise@40.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        7.044ns  (logic 1.304ns (18.513%)  route 5.740ns (81.487%))
  Logic Levels:           5  (LUT2=1 LUT6=4)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.447ns = ( 41.447 - 40.000 ) 
    Source Clock Delay      (SCD):    1.552ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.552     1.552    eth_rx_clk
    SLICE_X37Y50         FDRE                                         r  ethphy_liteethphymiirx_converter_converter_source_payload_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y50         FDRE (Prop_fdre_C_Q)         0.456     2.008 r  ethphy_liteethphymiirx_converter_converter_source_payload_data_reg[2]/Q
                         net (fo=14, routed)          0.981     2.989    ethphy_liteethphymiirx_converter_converter_source_payload_data[2]
    SLICE_X40Y52         LUT2 (Prop_lut2_I1_O)        0.150     3.139 r  ethmac_crc32_checker_crc_reg[27]_i_3/O
                         net (fo=6, routed)           0.921     4.060    ethmac_crc32_checker_crc_reg[27]_i_3_n_0
    SLICE_X37Y50         LUT6 (Prop_lut6_I3_O)        0.326     4.386 r  ethmac_crc32_checker_crc_reg[13]_i_2/O
                         net (fo=4, routed)           0.940     5.326    ethmac_crc32_checker_crc_reg[13]_i_2_n_0
    SLICE_X39Y50         LUT6 (Prop_lut6_I3_O)        0.124     5.450 r  ethmac_rx_converter_converter_source_payload_data[39]_i_10/O
                         net (fo=1, routed)           0.817     6.267    ethmac_rx_converter_converter_source_payload_data[39]_i_10_n_0
    SLICE_X39Y51         LUT6 (Prop_lut6_I5_O)        0.124     6.391 r  ethmac_rx_converter_converter_source_payload_data[39]_i_4/O
                         net (fo=1, routed)           0.727     7.118    ethmac_rx_converter_converter_source_payload_data[39]_i_4_n_0
    SLICE_X38Y51         LUT6 (Prop_lut6_I1_O)        0.124     7.242 r  ethmac_rx_converter_converter_source_payload_data[39]_i_2/O
                         net (fo=5, routed)           1.353     8.596    ethmac_crc32_checker_source_source_payload_error
    SLICE_X42Y38         FDRE                                         r  ethmac_rx_converter_converter_source_payload_data_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000    40.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.447    41.447    eth_rx_clk
    SLICE_X42Y38         FDRE                                         r  ethmac_rx_converter_converter_source_payload_data_reg[19]/C
                         clock pessimism              0.000    41.447    
                         clock uncertainty           -0.035    41.412    
    SLICE_X42Y38         FDRE (Setup_fdre_C_D)       -0.013    41.399    ethmac_rx_converter_converter_source_payload_data_reg[19]
  -------------------------------------------------------------------
                         required time                         41.399    
                         arrival time                          -8.596    
  -------------------------------------------------------------------
                         slack                                 32.803    

Slack (MET) :             32.817ns  (required time - arrival time)
  Source:                 ethmac_rx_cdc_graycounter0_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ethphy_liteethphymiirx_converter_converter_strobe_all_reg/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_rx_clk rise@40.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        7.074ns  (logic 1.747ns (24.698%)  route 5.327ns (75.302%))
  Logic Levels:           7  (LUT3=1 LUT4=2 LUT6=4)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.449ns = ( 41.449 - 40.000 ) 
    Source Clock Delay      (SCD):    1.561ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.561     1.561    eth_rx_clk
    SLICE_X34Y36         FDRE                                         r  ethmac_rx_cdc_graycounter0_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y36         FDRE (Prop_fdre_C_Q)         0.478     2.039 r  ethmac_rx_cdc_graycounter0_q_reg[0]/Q
                         net (fo=2, routed)           0.983     3.023    ethmac_rx_cdc_graycounter0_q[0]
    SLICE_X33Y37         LUT4 (Prop_lut4_I2_O)        0.295     3.318 r  storage_12_reg_i_8/O
                         net (fo=1, routed)           0.665     3.983    storage_12_reg_i_8_n_0
    SLICE_X33Y37         LUT6 (Prop_lut6_I0_O)        0.124     4.107 r  storage_12_reg_i_1/O
                         net (fo=4, routed)           0.669     4.776    ethmac_rx_cdc_asyncfifo_writable
    SLICE_X37Y43         LUT6 (Prop_lut6_I5_O)        0.124     4.900 r  storage_10_reg_0_7_0_5_i_2/O
                         net (fo=15, routed)          0.627     5.527    p_264_in
    SLICE_X36Y44         LUT6 (Prop_lut6_I0_O)        0.124     5.651 r  liteethmaccrc32checker_state[1]_i_2/O
                         net (fo=7, routed)           1.144     6.795    ethmac_crc32_checker_sink_sink_ready
    SLICE_X36Y48         LUT4 (Prop_lut4_I0_O)        0.124     6.919 r  ethphy_liteethphymiirx_converter_converter_source_payload_data[7]_i_2/O
                         net (fo=4, routed)           1.076     7.995    ethphy_liteethphymiirx_converter_converter_load_part
    SLICE_X36Y48         LUT3 (Prop_lut3_I2_O)        0.152     8.147 f  ethphy_liteethphymiirx_converter_converter_strobe_all_i_2/O
                         net (fo=1, routed)           0.162     8.309    ethphy_liteethphymiirx_converter_converter_strobe_all_i_2_n_0
    SLICE_X36Y48         LUT6 (Prop_lut6_I3_O)        0.326     8.635 r  ethphy_liteethphymiirx_converter_converter_strobe_all_i_1/O
                         net (fo=1, routed)           0.000     8.635    ethphy_liteethphymiirx_converter_converter_strobe_all_i_1_n_0
    SLICE_X36Y48         FDRE                                         r  ethphy_liteethphymiirx_converter_converter_strobe_all_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000    40.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.449    41.449    eth_rx_clk
    SLICE_X36Y48         FDRE                                         r  ethphy_liteethphymiirx_converter_converter_strobe_all_reg/C
                         clock pessimism              0.007    41.456    
                         clock uncertainty           -0.035    41.421    
    SLICE_X36Y48         FDRE (Setup_fdre_C_D)        0.031    41.452    ethphy_liteethphymiirx_converter_converter_strobe_all_reg
  -------------------------------------------------------------------
                         required time                         41.452    
                         arrival time                          -8.635    
  -------------------------------------------------------------------
                         slack                                 32.817    

Slack (MET) :             32.849ns  (required time - arrival time)
  Source:                 ethmac_rx_cdc_graycounter0_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ethmac_rx_cdc_graycounter0_q_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_rx_clk rise@40.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        6.814ns  (logic 1.493ns (21.912%)  route 5.321ns (78.088%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.443ns = ( 41.443 - 40.000 ) 
    Source Clock Delay      (SCD):    1.561ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.561     1.561    eth_rx_clk
    SLICE_X34Y36         FDRE                                         r  ethmac_rx_cdc_graycounter0_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y36         FDRE (Prop_fdre_C_Q)         0.478     2.039 r  ethmac_rx_cdc_graycounter0_q_reg[0]/Q
                         net (fo=2, routed)           0.983     3.023    ethmac_rx_cdc_graycounter0_q[0]
    SLICE_X33Y37         LUT4 (Prop_lut4_I2_O)        0.295     3.318 f  storage_12_reg_i_8/O
                         net (fo=1, routed)           0.665     3.983    storage_12_reg_i_8_n_0
    SLICE_X33Y37         LUT6 (Prop_lut6_I0_O)        0.124     4.107 f  storage_12_reg_i_1/O
                         net (fo=4, routed)           1.316     5.423    ethmac_rx_cdc_asyncfifo_writable
    SLICE_X36Y42         LUT2 (Prop_lut2_I1_O)        0.152     5.575 f  ethmac_rx_cdc_graycounter0_q_binary[4]_i_2/O
                         net (fo=12, routed)          1.345     6.919    ethmac_rx_cdc_wrport_we
    SLICE_X33Y36         LUT6 (Prop_lut6_I3_O)        0.326     7.245 r  ethmac_rx_cdc_graycounter0_q_binary[6]_i_2/O
                         net (fo=3, routed)           0.618     7.863    ethmac_rx_cdc_graycounter0_q_binary[6]_i_2_n_0
    SLICE_X32Y36         LUT3 (Prop_lut3_I1_O)        0.118     7.981 r  ethmac_rx_cdc_graycounter0_q_binary[6]_i_1/O
                         net (fo=2, routed)           0.394     8.375    ethmac_rx_cdc_graycounter0_q_next_binary[6]
    SLICE_X32Y36         FDRE                                         r  ethmac_rx_cdc_graycounter0_q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000    40.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.443    41.443    eth_rx_clk
    SLICE_X32Y36         FDRE                                         r  ethmac_rx_cdc_graycounter0_q_reg[6]/C
                         clock pessimism              0.079    41.522    
                         clock uncertainty           -0.035    41.487    
    SLICE_X32Y36         FDRE (Setup_fdre_C_D)       -0.263    41.224    ethmac_rx_cdc_graycounter0_q_reg[6]
  -------------------------------------------------------------------
                         required time                         41.224    
                         arrival time                          -8.375    
  -------------------------------------------------------------------
                         slack                                 32.849    

Slack (MET) :             32.902ns  (required time - arrival time)
  Source:                 ethphy_liteethphymiirx_converter_converter_source_payload_data_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ethmac_rx_converter_converter_source_payload_data_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_rx_clk rise@40.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        6.899ns  (logic 1.304ns (18.902%)  route 5.595ns (81.098%))
  Logic Levels:           5  (LUT2=1 LUT6=4)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.446ns = ( 41.446 - 40.000 ) 
    Source Clock Delay      (SCD):    1.552ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.552     1.552    eth_rx_clk
    SLICE_X37Y50         FDRE                                         r  ethphy_liteethphymiirx_converter_converter_source_payload_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y50         FDRE (Prop_fdre_C_Q)         0.456     2.008 r  ethphy_liteethphymiirx_converter_converter_source_payload_data_reg[2]/Q
                         net (fo=14, routed)          0.981     2.989    ethphy_liteethphymiirx_converter_converter_source_payload_data[2]
    SLICE_X40Y52         LUT2 (Prop_lut2_I1_O)        0.150     3.139 r  ethmac_crc32_checker_crc_reg[27]_i_3/O
                         net (fo=6, routed)           0.921     4.060    ethmac_crc32_checker_crc_reg[27]_i_3_n_0
    SLICE_X37Y50         LUT6 (Prop_lut6_I3_O)        0.326     4.386 r  ethmac_crc32_checker_crc_reg[13]_i_2/O
                         net (fo=4, routed)           0.940     5.326    ethmac_crc32_checker_crc_reg[13]_i_2_n_0
    SLICE_X39Y50         LUT6 (Prop_lut6_I3_O)        0.124     5.450 r  ethmac_rx_converter_converter_source_payload_data[39]_i_10/O
                         net (fo=1, routed)           0.817     6.267    ethmac_rx_converter_converter_source_payload_data[39]_i_10_n_0
    SLICE_X39Y51         LUT6 (Prop_lut6_I5_O)        0.124     6.391 r  ethmac_rx_converter_converter_source_payload_data[39]_i_4/O
                         net (fo=1, routed)           0.727     7.118    ethmac_rx_converter_converter_source_payload_data[39]_i_4_n_0
    SLICE_X38Y51         LUT6 (Prop_lut6_I1_O)        0.124     7.242 r  ethmac_rx_converter_converter_source_payload_data[39]_i_2/O
                         net (fo=5, routed)           1.208     8.451    ethmac_crc32_checker_source_source_payload_error
    SLICE_X40Y37         FDRE                                         r  ethmac_rx_converter_converter_source_payload_data_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000    40.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.446    41.446    eth_rx_clk
    SLICE_X40Y37         FDRE                                         r  ethmac_rx_converter_converter_source_payload_data_reg[29]/C
                         clock pessimism              0.000    41.446    
                         clock uncertainty           -0.035    41.411    
    SLICE_X40Y37         FDRE (Setup_fdre_C_D)       -0.058    41.353    ethmac_rx_converter_converter_source_payload_data_reg[29]
  -------------------------------------------------------------------
                         required time                         41.353    
                         arrival time                          -8.451    
  -------------------------------------------------------------------
                         slack                                 32.902    

Slack (MET) :             32.927ns  (required time - arrival time)
  Source:                 ethphy_liteethphymiirx_converter_converter_source_payload_data_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ethmac_rx_converter_converter_source_payload_data_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_rx_clk rise@40.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        6.871ns  (logic 1.304ns (18.978%)  route 5.567ns (81.022%))
  Logic Levels:           5  (LUT2=1 LUT6=4)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.446ns = ( 41.446 - 40.000 ) 
    Source Clock Delay      (SCD):    1.552ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.552     1.552    eth_rx_clk
    SLICE_X37Y50         FDRE                                         r  ethphy_liteethphymiirx_converter_converter_source_payload_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y50         FDRE (Prop_fdre_C_Q)         0.456     2.008 r  ethphy_liteethphymiirx_converter_converter_source_payload_data_reg[2]/Q
                         net (fo=14, routed)          0.981     2.989    ethphy_liteethphymiirx_converter_converter_source_payload_data[2]
    SLICE_X40Y52         LUT2 (Prop_lut2_I1_O)        0.150     3.139 r  ethmac_crc32_checker_crc_reg[27]_i_3/O
                         net (fo=6, routed)           0.921     4.060    ethmac_crc32_checker_crc_reg[27]_i_3_n_0
    SLICE_X37Y50         LUT6 (Prop_lut6_I3_O)        0.326     4.386 r  ethmac_crc32_checker_crc_reg[13]_i_2/O
                         net (fo=4, routed)           0.940     5.326    ethmac_crc32_checker_crc_reg[13]_i_2_n_0
    SLICE_X39Y50         LUT6 (Prop_lut6_I3_O)        0.124     5.450 r  ethmac_rx_converter_converter_source_payload_data[39]_i_10/O
                         net (fo=1, routed)           0.817     6.267    ethmac_rx_converter_converter_source_payload_data[39]_i_10_n_0
    SLICE_X39Y51         LUT6 (Prop_lut6_I5_O)        0.124     6.391 r  ethmac_rx_converter_converter_source_payload_data[39]_i_4/O
                         net (fo=1, routed)           0.727     7.118    ethmac_rx_converter_converter_source_payload_data[39]_i_4_n_0
    SLICE_X38Y51         LUT6 (Prop_lut6_I1_O)        0.124     7.242 r  ethmac_rx_converter_converter_source_payload_data[39]_i_2/O
                         net (fo=5, routed)           1.181     8.423    ethmac_crc32_checker_source_source_payload_error
    SLICE_X43Y37         FDRE                                         r  ethmac_rx_converter_converter_source_payload_data_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000    40.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.446    41.446    eth_rx_clk
    SLICE_X43Y37         FDRE                                         r  ethmac_rx_converter_converter_source_payload_data_reg[9]/C
                         clock pessimism              0.000    41.446    
                         clock uncertainty           -0.035    41.411    
    SLICE_X43Y37         FDRE (Setup_fdre_C_D)       -0.061    41.350    ethmac_rx_converter_converter_source_payload_data_reg[9]
  -------------------------------------------------------------------
                         required time                         41.350    
                         arrival time                          -8.423    
  -------------------------------------------------------------------
                         slack                                 32.927    

Slack (MET) :             33.108ns  (required time - arrival time)
  Source:                 ethmac_rx_cdc_graycounter0_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ethmac_rx_cdc_graycounter0_q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_rx_clk rise@40.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        6.848ns  (logic 1.735ns (25.334%)  route 5.113ns (74.666%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.443ns = ( 41.443 - 40.000 ) 
    Source Clock Delay      (SCD):    1.561ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.561     1.561    eth_rx_clk
    SLICE_X34Y36         FDRE                                         r  ethmac_rx_cdc_graycounter0_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y36         FDRE (Prop_fdre_C_Q)         0.478     2.039 r  ethmac_rx_cdc_graycounter0_q_reg[0]/Q
                         net (fo=2, routed)           0.983     3.023    ethmac_rx_cdc_graycounter0_q[0]
    SLICE_X33Y37         LUT4 (Prop_lut4_I2_O)        0.295     3.318 r  storage_12_reg_i_8/O
                         net (fo=1, routed)           0.665     3.983    storage_12_reg_i_8_n_0
    SLICE_X33Y37         LUT6 (Prop_lut6_I0_O)        0.124     4.107 r  storage_12_reg_i_1/O
                         net (fo=4, routed)           1.316     5.423    ethmac_rx_cdc_asyncfifo_writable
    SLICE_X36Y42         LUT2 (Prop_lut2_I1_O)        0.152     5.575 r  ethmac_rx_cdc_graycounter0_q_binary[4]_i_2/O
                         net (fo=12, routed)          1.348     6.923    ethmac_rx_cdc_wrport_we
    SLICE_X33Y35         LUT5 (Prop_lut5_I2_O)        0.354     7.277 r  ethmac_rx_cdc_graycounter0_q[4]_i_2/O
                         net (fo=1, routed)           0.801     8.078    ethmac_rx_cdc_graycounter0_q[4]_i_2_n_0
    SLICE_X33Y36         LUT3 (Prop_lut3_I0_O)        0.332     8.410 r  ethmac_rx_cdc_graycounter0_q[4]_i_1/O
                         net (fo=1, routed)           0.000     8.410    ethmac_rx_cdc_graycounter0_q_next[4]
    SLICE_X33Y36         FDRE                                         r  ethmac_rx_cdc_graycounter0_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000    40.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.443    41.443    eth_rx_clk
    SLICE_X33Y36         FDRE                                         r  ethmac_rx_cdc_graycounter0_q_reg[4]/C
                         clock pessimism              0.079    41.522    
                         clock uncertainty           -0.035    41.487    
    SLICE_X33Y36         FDRE (Setup_fdre_C_D)        0.031    41.518    ethmac_rx_cdc_graycounter0_q_reg[4]
  -------------------------------------------------------------------
                         required time                         41.518    
                         arrival time                          -8.410    
  -------------------------------------------------------------------
                         slack                                 33.108    

Slack (MET) :             33.145ns  (required time - arrival time)
  Source:                 ethphy_liteethphymiirx_converter_converter_source_payload_data_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ethmac_ps_crc_error_toggle_i_reg/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_rx_clk rise@40.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        6.747ns  (logic 1.428ns (21.166%)  route 5.319ns (78.834%))
  Logic Levels:           6  (LUT2=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.448ns = ( 41.448 - 40.000 ) 
    Source Clock Delay      (SCD):    1.552ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.552     1.552    eth_rx_clk
    SLICE_X37Y50         FDRE                                         r  ethphy_liteethphymiirx_converter_converter_source_payload_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y50         FDRE (Prop_fdre_C_Q)         0.456     2.008 r  ethphy_liteethphymiirx_converter_converter_source_payload_data_reg[2]/Q
                         net (fo=14, routed)          0.981     2.989    ethphy_liteethphymiirx_converter_converter_source_payload_data[2]
    SLICE_X40Y52         LUT2 (Prop_lut2_I1_O)        0.150     3.139 r  ethmac_crc32_checker_crc_reg[27]_i_3/O
                         net (fo=6, routed)           0.921     4.060    ethmac_crc32_checker_crc_reg[27]_i_3_n_0
    SLICE_X37Y50         LUT6 (Prop_lut6_I3_O)        0.326     4.386 r  ethmac_crc32_checker_crc_reg[13]_i_2/O
                         net (fo=4, routed)           0.940     5.326    ethmac_crc32_checker_crc_reg[13]_i_2_n_0
    SLICE_X39Y50         LUT6 (Prop_lut6_I3_O)        0.124     5.450 r  ethmac_rx_converter_converter_source_payload_data[39]_i_10/O
                         net (fo=1, routed)           0.817     6.267    ethmac_rx_converter_converter_source_payload_data[39]_i_10_n_0
    SLICE_X39Y51         LUT6 (Prop_lut6_I5_O)        0.124     6.391 r  ethmac_rx_converter_converter_source_payload_data[39]_i_4/O
                         net (fo=1, routed)           0.727     7.118    ethmac_rx_converter_converter_source_payload_data[39]_i_4_n_0
    SLICE_X38Y51         LUT6 (Prop_lut6_I1_O)        0.124     7.242 r  ethmac_rx_converter_converter_source_payload_data[39]_i_2/O
                         net (fo=5, routed)           0.932     8.175    ethmac_crc32_checker_source_source_payload_error
    SLICE_X37Y43         LUT5 (Prop_lut5_I4_O)        0.124     8.299 r  ethmac_ps_crc_error_toggle_i_i_1/O
                         net (fo=1, routed)           0.000     8.299    ethmac_ps_crc_error_toggle_i_i_1_n_0
    SLICE_X37Y43         FDRE                                         r  ethmac_ps_crc_error_toggle_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000    40.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.448    41.448    eth_rx_clk
    SLICE_X37Y43         FDRE                                         r  ethmac_ps_crc_error_toggle_i_reg/C
                         clock pessimism              0.000    41.448    
                         clock uncertainty           -0.035    41.413    
    SLICE_X37Y43         FDRE (Setup_fdre_C_D)        0.031    41.444    ethmac_ps_crc_error_toggle_i_reg
  -------------------------------------------------------------------
                         required time                         41.444    
                         arrival time                          -8.299    
  -------------------------------------------------------------------
                         slack                                 33.145    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 ethphy_liteethphymiirx_converter_sink_payload_data_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ethphy_liteethphymiirx_converter_converter_source_payload_data_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.164ns (42.885%)  route 0.218ns (57.115%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.558     0.558    eth_rx_clk
    SLICE_X34Y56         FDRE                                         r  ethphy_liteethphymiirx_converter_sink_payload_data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y56         FDRE (Prop_fdre_C_Q)         0.164     0.722 r  ethphy_liteethphymiirx_converter_sink_payload_data_reg[3]/Q
                         net (fo=2, routed)           0.218     0.940    ethphy_liteethphymiirx_converter_sink_payload_data[3]
    SLICE_X37Y50         FDRE                                         r  ethphy_liteethphymiirx_converter_converter_source_payload_data_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.828     0.828    eth_rx_clk
    SLICE_X37Y50         FDRE                                         r  ethphy_liteethphymiirx_converter_converter_source_payload_data_reg[3]/C
                         clock pessimism             -0.005     0.823    
    SLICE_X37Y50         FDRE (Hold_fdre_C_D)         0.072     0.896    ethphy_liteethphymiirx_converter_converter_source_payload_data_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.896    
                         arrival time                           0.940    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 ethphy_liteethphymiirx_converter_sink_payload_data_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ethphy_liteethphymiirx_converter_converter_source_payload_data_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.164ns (42.877%)  route 0.218ns (57.123%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.558     0.558    eth_rx_clk
    SLICE_X34Y56         FDRE                                         r  ethphy_liteethphymiirx_converter_sink_payload_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y56         FDRE (Prop_fdre_C_Q)         0.164     0.722 r  ethphy_liteethphymiirx_converter_sink_payload_data_reg[2]/Q
                         net (fo=2, routed)           0.218     0.940    ethphy_liteethphymiirx_converter_sink_payload_data[2]
    SLICE_X37Y50         FDRE                                         r  ethphy_liteethphymiirx_converter_converter_source_payload_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.828     0.828    eth_rx_clk
    SLICE_X37Y50         FDRE                                         r  ethphy_liteethphymiirx_converter_converter_source_payload_data_reg[2]/C
                         clock pessimism             -0.005     0.823    
    SLICE_X37Y50         FDRE (Hold_fdre_C_D)         0.070     0.893    ethphy_liteethphymiirx_converter_converter_source_payload_data_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.893    
                         arrival time                           0.940    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 ethmac_rx_converter_converter_source_payload_data_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            storage_12_reg/DIADI[12]
                            (rising edge-triggered cell RAMB36E1 clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.463ns  (logic 0.164ns (35.411%)  route 0.299ns (64.589%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.875ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.563     0.563    eth_rx_clk
    SLICE_X42Y38         FDRE                                         r  ethmac_rx_converter_converter_source_payload_data_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y38         FDRE (Prop_fdre_C_Q)         0.164     0.727 r  ethmac_rx_converter_converter_source_payload_data_reg[14]/Q
                         net (fo=1, routed)           0.299     1.026    ethmac_rx_converter_converter_source_payload_data[14]
    RAMB36_X1Y7          RAMB36E1                                     r  storage_12_reg/DIADI[12]
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.875     0.875    eth_rx_clk
    RAMB36_X1Y7          RAMB36E1                                     r  storage_12_reg/CLKBWRCLK
                         clock pessimism             -0.234     0.641    
    RAMB36_X1Y7          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIADI[12])
                                                      0.296     0.937    storage_12_reg
  -------------------------------------------------------------------
                         required time                         -0.937    
                         arrival time                           1.026    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 ethmac_rx_converter_converter_source_payload_data_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            storage_12_reg/DIADI[10]
                            (rising edge-triggered cell RAMB36E1 clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.464ns  (logic 0.164ns (35.344%)  route 0.300ns (64.656%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.875ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.563     0.563    eth_rx_clk
    SLICE_X42Y38         FDRE                                         r  ethmac_rx_converter_converter_source_payload_data_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y38         FDRE (Prop_fdre_C_Q)         0.164     0.727 r  ethmac_rx_converter_converter_source_payload_data_reg[12]/Q
                         net (fo=1, routed)           0.300     1.027    ethmac_rx_converter_converter_source_payload_data[12]
    RAMB36_X1Y7          RAMB36E1                                     r  storage_12_reg/DIADI[10]
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.875     0.875    eth_rx_clk
    RAMB36_X1Y7          RAMB36E1                                     r  storage_12_reg/CLKBWRCLK
                         clock pessimism             -0.234     0.641    
    RAMB36_X1Y7          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIADI[10])
                                                      0.296     0.937    storage_12_reg
  -------------------------------------------------------------------
                         required time                         -0.937    
                         arrival time                           1.027    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 ethmac_rx_converter_converter_source_payload_data_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            storage_12_reg/DIADI[13]
                            (rising edge-triggered cell RAMB36E1 clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.414ns  (logic 0.148ns (35.738%)  route 0.266ns (64.262%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.875ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.563     0.563    eth_rx_clk
    SLICE_X42Y38         FDRE                                         r  ethmac_rx_converter_converter_source_payload_data_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y38         FDRE (Prop_fdre_C_Q)         0.148     0.711 r  ethmac_rx_converter_converter_source_payload_data_reg[15]/Q
                         net (fo=1, routed)           0.266     0.977    ethmac_rx_converter_converter_source_payload_data[15]
    RAMB36_X1Y7          RAMB36E1                                     r  storage_12_reg/DIADI[13]
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.875     0.875    eth_rx_clk
    RAMB36_X1Y7          RAMB36E1                                     r  storage_12_reg/CLKBWRCLK
                         clock pessimism             -0.234     0.641    
    RAMB36_X1Y7          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIADI[13])
                                                      0.243     0.884    storage_12_reg
  -------------------------------------------------------------------
                         required time                         -0.884    
                         arrival time                           0.977    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 ethmac_rx_converter_converter_source_payload_data_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            storage_12_reg/DIADI[5]
                            (rising edge-triggered cell RAMB36E1 clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.468ns  (logic 0.141ns (30.098%)  route 0.327ns (69.902%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.875ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.563     0.563    eth_rx_clk
    SLICE_X40Y38         FDRE                                         r  ethmac_rx_converter_converter_source_payload_data_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y38         FDRE (Prop_fdre_C_Q)         0.141     0.704 r  ethmac_rx_converter_converter_source_payload_data_reg[5]/Q
                         net (fo=1, routed)           0.327     1.031    ethmac_rx_converter_converter_source_payload_data[5]
    RAMB36_X1Y7          RAMB36E1                                     r  storage_12_reg/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.875     0.875    eth_rx_clk
    RAMB36_X1Y7          RAMB36E1                                     r  storage_12_reg/CLKBWRCLK
                         clock pessimism             -0.234     0.641    
    RAMB36_X1Y7          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIADI[5])
                                                      0.296     0.937    storage_12_reg
  -------------------------------------------------------------------
                         required time                         -0.937    
                         arrival time                           1.031    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 ethmac_rx_converter_converter_source_payload_data_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            storage_12_reg/DIBDI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.474ns  (logic 0.141ns (29.721%)  route 0.333ns (70.279%))
  Logic Levels:           0  
  Clock Path Skew:        0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.875ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.562     0.562    eth_rx_clk
    SLICE_X40Y37         FDRE                                         r  ethmac_rx_converter_converter_source_payload_data_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y37         FDRE (Prop_fdre_C_Q)         0.141     0.703 r  ethmac_rx_converter_converter_source_payload_data_reg[28]/Q
                         net (fo=1, routed)           0.333     1.036    ethmac_rx_converter_converter_source_payload_data[28]
    RAMB36_X1Y7          RAMB36E1                                     r  storage_12_reg/DIBDI[2]
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.875     0.875    eth_rx_clk
    RAMB36_X1Y7          RAMB36E1                                     r  storage_12_reg/CLKBWRCLK
                         clock pessimism             -0.234     0.641    
    RAMB36_X1Y7          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[2])
                                                      0.296     0.937    storage_12_reg
  -------------------------------------------------------------------
                         required time                         -0.937    
                         arrival time                           1.036    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 ethmac_rx_converter_converter_source_payload_data_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            storage_12_reg/DIADI[25]
                            (rising edge-triggered cell RAMB36E1 clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.476ns  (logic 0.164ns (34.427%)  route 0.312ns (65.573%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.875ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.563     0.563    eth_rx_clk
    SLICE_X42Y39         FDRE                                         r  ethmac_rx_converter_converter_source_payload_data_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y39         FDRE (Prop_fdre_C_Q)         0.164     0.727 r  ethmac_rx_converter_converter_source_payload_data_reg[31]/Q
                         net (fo=1, routed)           0.312     1.039    ethmac_rx_converter_converter_source_payload_data[31]
    RAMB36_X1Y7          RAMB36E1                                     r  storage_12_reg/DIADI[25]
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.875     0.875    eth_rx_clk
    RAMB36_X1Y7          RAMB36E1                                     r  storage_12_reg/CLKBWRCLK
                         clock pessimism             -0.234     0.641    
    RAMB36_X1Y7          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIADI[25])
                                                      0.296     0.937    storage_12_reg
  -------------------------------------------------------------------
                         required time                         -0.937    
                         arrival time                           1.039    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 ethmac_rx_converter_converter_source_payload_data_reg[33]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            storage_12_reg/DIADI[27]
                            (rising edge-triggered cell RAMB36E1 clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.476ns  (logic 0.164ns (34.427%)  route 0.312ns (65.573%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.875ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.563     0.563    eth_rx_clk
    SLICE_X42Y39         FDRE                                         r  ethmac_rx_converter_converter_source_payload_data_reg[33]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y39         FDRE (Prop_fdre_C_Q)         0.164     0.727 r  ethmac_rx_converter_converter_source_payload_data_reg[33]/Q
                         net (fo=1, routed)           0.312     1.039    ethmac_rx_converter_converter_source_payload_data[33]
    RAMB36_X1Y7          RAMB36E1                                     r  storage_12_reg/DIADI[27]
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.875     0.875    eth_rx_clk
    RAMB36_X1Y7          RAMB36E1                                     r  storage_12_reg/CLKBWRCLK
                         clock pessimism             -0.234     0.641    
    RAMB36_X1Y7          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIADI[27])
                                                      0.296     0.937    storage_12_reg
  -------------------------------------------------------------------
                         required time                         -0.937    
                         arrival time                           1.039    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 ethmac_rx_converter_converter_source_payload_data_reg[35]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            storage_12_reg/DIADI[29]
                            (rising edge-triggered cell RAMB36E1 clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.477ns  (logic 0.164ns (34.355%)  route 0.313ns (65.645%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.875ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.563     0.563    eth_rx_clk
    SLICE_X42Y39         FDRE                                         r  ethmac_rx_converter_converter_source_payload_data_reg[35]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y39         FDRE (Prop_fdre_C_Q)         0.164     0.727 r  ethmac_rx_converter_converter_source_payload_data_reg[35]/Q
                         net (fo=1, routed)           0.313     1.040    ethmac_rx_converter_converter_source_payload_data[35]
    RAMB36_X1Y7          RAMB36E1                                     r  storage_12_reg/DIADI[29]
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.875     0.875    eth_rx_clk
    RAMB36_X1Y7          RAMB36E1                                     r  storage_12_reg/CLKBWRCLK
                         clock pessimism             -0.234     0.641    
    RAMB36_X1Y7          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIADI[29])
                                                      0.296     0.937    storage_12_reg
  -------------------------------------------------------------------
                         required time                         -0.937    
                         arrival time                           1.040    
  -------------------------------------------------------------------
                         slack                                  0.103    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         eth_rx_clk
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { eth_clocks_rx_IBUF_BUFG_inst/O }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X1Y7   storage_12_reg/CLKBWRCLK
Min Period        n/a     FDPE/C              n/a            1.000         40.000      39.000     SLICE_X34Y46  FDPE_8/C
Min Period        n/a     FDPE/C              n/a            1.000         40.000      39.000     SLICE_X34Y46  FDPE_9/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X33Y37  xilinxmultiregimpl7_regs0_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X33Y37  xilinxmultiregimpl7_regs0_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X31Y37  xilinxmultiregimpl7_regs0_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X33Y38  xilinxmultiregimpl7_regs0_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X33Y38  xilinxmultiregimpl7_regs0_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X33Y38  xilinxmultiregimpl7_regs0_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X31Y37  xilinxmultiregimpl7_regs0_reg[6]/C
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X38Y46  storage_10_reg_0_7_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X38Y46  storage_10_reg_0_7_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X38Y46  storage_10_reg_0_7_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X38Y46  storage_10_reg_0_7_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X38Y46  storage_10_reg_0_7_0_5/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X38Y46  storage_10_reg_0_7_0_5/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         20.000      18.750     SLICE_X38Y46  storage_10_reg_0_7_0_5/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         20.000      18.750     SLICE_X38Y46  storage_10_reg_0_7_0_5/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X38Y45  storage_10_reg_0_7_6_7/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X38Y45  storage_10_reg_0_7_6_7/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X38Y46  storage_10_reg_0_7_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X38Y46  storage_10_reg_0_7_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X38Y46  storage_10_reg_0_7_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X38Y46  storage_10_reg_0_7_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X38Y46  storage_10_reg_0_7_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X38Y46  storage_10_reg_0_7_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X38Y46  storage_10_reg_0_7_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X38Y46  storage_10_reg_0_7_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X38Y46  storage_10_reg_0_7_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X38Y46  storage_10_reg_0_7_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  eth_tx_clk
  To Clock:  eth_tx_clk

Setup :            0  Failing Endpoints,  Worst Slack        1.272ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.122ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.272ns  (required time - arrival time)
  Source:                 FDPE_6/C
                            (rising edge-triggered cell FDPE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            FDPE_7/D
                            (rising edge-triggered cell FDPE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.646ns  (logic 0.456ns (70.599%)  route 0.190ns (29.401%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.448ns
    Source Clock Delay      (SCD):    1.567ns
    Clock Pessimism Removal (CPR):    0.119ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.567     1.567    eth_tx_clk
    SLICE_X33Y46         FDPE                                         r  FDPE_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y46         FDPE (Prop_fdpe_C_Q)         0.456     2.023 r  FDPE_6/Q
                         net (fo=1, routed)           0.190     2.213    xilinxasyncresetsynchronizerimpl3_rst_meta
    SLICE_X33Y46         FDPE                                         r  FDPE_7/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    BUFGCTRL_X0Y22       BUFG                         0.000     2.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.448     3.448    eth_tx_clk
    SLICE_X33Y46         FDPE                                         r  FDPE_7/C
                         clock pessimism              0.119     3.567    
                         clock uncertainty           -0.035     3.532    
    SLICE_X33Y46         FDPE (Setup_fdpe_C_D)       -0.047     3.485    FDPE_7
  -------------------------------------------------------------------
                         required time                          3.485    
                         arrival time                          -2.213    
  -------------------------------------------------------------------
                         slack                                  1.272    

Slack (MET) :             29.321ns  (required time - arrival time)
  Source:                 ethmac_tx_cdc_graycounter1_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            storage_11_reg/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_tx_clk rise@40.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        10.082ns  (logic 1.962ns (19.460%)  route 8.120ns (80.540%))
  Logic Levels:           9  (LUT2=1 LUT3=3 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.496ns = ( 41.496 - 40.000 ) 
    Source Clock Delay      (SCD):    1.570ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.570     1.570    eth_tx_clk
    SLICE_X12Y41         FDRE                                         r  ethmac_tx_cdc_graycounter1_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y41         FDRE (Prop_fdre_C_Q)         0.478     2.048 r  ethmac_tx_cdc_graycounter1_q_reg[2]/Q
                         net (fo=2, routed)           0.982     3.030    ethmac_tx_cdc_graycounter1_q[2]
    SLICE_X10Y42         LUT4 (Prop_lut4_I0_O)        0.296     3.326 f  ethmac_tx_converter_converter_mux[1]_i_4/O
                         net (fo=1, routed)           0.807     4.133    ethmac_tx_converter_converter_mux[1]_i_4_n_0
    SLICE_X12Y42         LUT6 (Prop_lut6_I0_O)        0.124     4.257 f  ethmac_tx_converter_converter_mux[1]_i_3/O
                         net (fo=2, routed)           0.737     4.995    ethmac_tx_cdc_asyncfifo_readable
    SLICE_X30Y45         LUT3 (Prop_lut3_I1_O)        0.124     5.119 f  ethmac_padding_inserter_counter[15]_i_6/O
                         net (fo=5, routed)           1.144     6.263    ethmac_padding_inserter_source_valid
    SLICE_X32Y47         LUT3 (Prop_lut3_I0_O)        0.124     6.387 f  liteethmacpreambleinserter_state[1]_i_3/O
                         net (fo=6, routed)           0.633     7.020    ethmac_crc32_inserter_source_valid
    SLICE_X33Y48         LUT5 (Prop_lut5_I2_O)        0.124     7.144 r  ethmac_crc32_inserter_cnt[1]_i_2/O
                         net (fo=5, routed)           0.969     8.112    ethmac_preamble_inserter_sink_ready
    SLICE_X30Y45         LUT6 (Prop_lut6_I5_O)        0.124     8.236 r  ethmac_tx_converter_converter_mux[1]_i_2/O
                         net (fo=4, routed)           0.705     8.941    ethmac_tx_converter_converter_mux0
    SLICE_X13Y44         LUT3 (Prop_lut3_I2_O)        0.118     9.059 r  storage_11_reg_i_47/O
                         net (fo=11, routed)          0.945    10.005    ethmac_tx_converter_converter_mux__0
    SLICE_X13Y41         LUT6 (Prop_lut6_I2_O)        0.326    10.331 r  storage_11_reg_i_46/O
                         net (fo=3, routed)           0.433    10.764    storage_11_reg_i_46_n_0
    SLICE_X13Y41         LUT2 (Prop_lut2_I0_O)        0.124    10.888 r  storage_11_reg_i_2/O
                         net (fo=2, routed)           0.764    11.653    ethmac_tx_cdc_graycounter1_q_next_binary[5]
    RAMB36_X0Y8          RAMB36E1                                     r  storage_11_reg/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000    40.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.496    41.496    eth_tx_clk
    RAMB36_X0Y8          RAMB36E1                                     r  storage_11_reg/CLKARDCLK
                         clock pessimism              0.079    41.575    
                         clock uncertainty           -0.035    41.540    
    RAMB36_X0Y8          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566    40.974    storage_11_reg
  -------------------------------------------------------------------
                         required time                         40.974    
                         arrival time                         -11.653    
  -------------------------------------------------------------------
                         slack                                 29.321    

Slack (MET) :             29.416ns  (required time - arrival time)
  Source:                 ethmac_tx_cdc_graycounter1_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            storage_11_reg/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_tx_clk rise@40.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        9.987ns  (logic 1.838ns (18.404%)  route 8.149ns (81.596%))
  Logic Levels:           8  (LUT3=4 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.496ns = ( 41.496 - 40.000 ) 
    Source Clock Delay      (SCD):    1.570ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.570     1.570    eth_tx_clk
    SLICE_X12Y41         FDRE                                         r  ethmac_tx_cdc_graycounter1_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y41         FDRE (Prop_fdre_C_Q)         0.478     2.048 r  ethmac_tx_cdc_graycounter1_q_reg[2]/Q
                         net (fo=2, routed)           0.982     3.030    ethmac_tx_cdc_graycounter1_q[2]
    SLICE_X10Y42         LUT4 (Prop_lut4_I0_O)        0.296     3.326 f  ethmac_tx_converter_converter_mux[1]_i_4/O
                         net (fo=1, routed)           0.807     4.133    ethmac_tx_converter_converter_mux[1]_i_4_n_0
    SLICE_X12Y42         LUT6 (Prop_lut6_I0_O)        0.124     4.257 f  ethmac_tx_converter_converter_mux[1]_i_3/O
                         net (fo=2, routed)           0.737     4.995    ethmac_tx_cdc_asyncfifo_readable
    SLICE_X30Y45         LUT3 (Prop_lut3_I1_O)        0.124     5.119 f  ethmac_padding_inserter_counter[15]_i_6/O
                         net (fo=5, routed)           1.144     6.263    ethmac_padding_inserter_source_valid
    SLICE_X32Y47         LUT3 (Prop_lut3_I0_O)        0.124     6.387 f  liteethmacpreambleinserter_state[1]_i_3/O
                         net (fo=6, routed)           0.633     7.020    ethmac_crc32_inserter_source_valid
    SLICE_X33Y48         LUT5 (Prop_lut5_I2_O)        0.124     7.144 r  ethmac_crc32_inserter_cnt[1]_i_2/O
                         net (fo=5, routed)           0.969     8.112    ethmac_preamble_inserter_sink_ready
    SLICE_X30Y45         LUT6 (Prop_lut6_I5_O)        0.124     8.236 r  ethmac_tx_converter_converter_mux[1]_i_2/O
                         net (fo=4, routed)           0.705     8.941    ethmac_tx_converter_converter_mux0
    SLICE_X13Y44         LUT3 (Prop_lut3_I2_O)        0.118     9.059 r  storage_11_reg_i_47/O
                         net (fo=11, routed)          1.346    10.405    ethmac_tx_converter_converter_mux__0
    SLICE_X13Y40         LUT3 (Prop_lut3_I1_O)        0.326    10.731 r  storage_11_reg_i_6/O
                         net (fo=2, routed)           0.826    11.557    ethmac_tx_cdc_graycounter1_q_next_binary[1]
    RAMB36_X0Y8          RAMB36E1                                     r  storage_11_reg/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000    40.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.496    41.496    eth_tx_clk
    RAMB36_X0Y8          RAMB36E1                                     r  storage_11_reg/CLKARDCLK
                         clock pessimism              0.079    41.575    
                         clock uncertainty           -0.035    41.540    
    RAMB36_X0Y8          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.566    40.974    storage_11_reg
  -------------------------------------------------------------------
                         required time                         40.974    
                         arrival time                         -11.557    
  -------------------------------------------------------------------
                         slack                                 29.416    

Slack (MET) :             29.462ns  (required time - arrival time)
  Source:                 ethmac_tx_cdc_graycounter1_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ethmac_tx_cdc_graycounter1_q_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_tx_clk rise@40.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        10.266ns  (logic 1.988ns (19.365%)  route 8.278ns (80.635%))
  Logic Levels:           9  (LUT3=4 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.452ns = ( 41.452 - 40.000 ) 
    Source Clock Delay      (SCD):    1.570ns
    Clock Pessimism Removal (CPR):    0.118ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.570     1.570    eth_tx_clk
    SLICE_X12Y41         FDRE                                         r  ethmac_tx_cdc_graycounter1_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y41         FDRE (Prop_fdre_C_Q)         0.478     2.048 r  ethmac_tx_cdc_graycounter1_q_reg[2]/Q
                         net (fo=2, routed)           0.982     3.030    ethmac_tx_cdc_graycounter1_q[2]
    SLICE_X10Y42         LUT4 (Prop_lut4_I0_O)        0.296     3.326 f  ethmac_tx_converter_converter_mux[1]_i_4/O
                         net (fo=1, routed)           0.807     4.133    ethmac_tx_converter_converter_mux[1]_i_4_n_0
    SLICE_X12Y42         LUT6 (Prop_lut6_I0_O)        0.124     4.257 f  ethmac_tx_converter_converter_mux[1]_i_3/O
                         net (fo=2, routed)           0.737     4.995    ethmac_tx_cdc_asyncfifo_readable
    SLICE_X30Y45         LUT3 (Prop_lut3_I1_O)        0.124     5.119 f  ethmac_padding_inserter_counter[15]_i_6/O
                         net (fo=5, routed)           1.144     6.263    ethmac_padding_inserter_source_valid
    SLICE_X32Y47         LUT3 (Prop_lut3_I0_O)        0.124     6.387 f  liteethmacpreambleinserter_state[1]_i_3/O
                         net (fo=6, routed)           0.633     7.020    ethmac_crc32_inserter_source_valid
    SLICE_X33Y48         LUT5 (Prop_lut5_I2_O)        0.124     7.144 r  ethmac_crc32_inserter_cnt[1]_i_2/O
                         net (fo=5, routed)           0.969     8.112    ethmac_preamble_inserter_sink_ready
    SLICE_X30Y45         LUT6 (Prop_lut6_I5_O)        0.124     8.236 r  ethmac_tx_converter_converter_mux[1]_i_2/O
                         net (fo=4, routed)           0.705     8.941    ethmac_tx_converter_converter_mux0
    SLICE_X13Y44         LUT3 (Prop_lut3_I2_O)        0.118     9.059 r  storage_11_reg_i_47/O
                         net (fo=11, routed)          0.945    10.005    ethmac_tx_converter_converter_mux__0
    SLICE_X13Y41         LUT6 (Prop_lut6_I2_O)        0.326    10.331 r  storage_11_reg_i_46/O
                         net (fo=3, routed)           0.739    11.069    storage_11_reg_i_46_n_0
    SLICE_X12Y41         LUT3 (Prop_lut3_I0_O)        0.150    11.219 r  ethmac_tx_cdc_graycounter1_q[6]_i_1/O
                         net (fo=2, routed)           0.617    11.837    ethmac_tx_cdc_rdport_adr[6]
    SLICE_X12Y41         FDRE                                         r  ethmac_tx_cdc_graycounter1_q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000    40.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.452    41.452    eth_tx_clk
    SLICE_X12Y41         FDRE                                         r  ethmac_tx_cdc_graycounter1_q_reg[6]/C
                         clock pessimism              0.118    41.570    
                         clock uncertainty           -0.035    41.535    
    SLICE_X12Y41         FDRE (Setup_fdre_C_D)       -0.237    41.298    ethmac_tx_cdc_graycounter1_q_reg[6]
  -------------------------------------------------------------------
                         required time                         41.298    
                         arrival time                         -11.837    
  -------------------------------------------------------------------
                         slack                                 29.462    

Slack (MET) :             29.643ns  (required time - arrival time)
  Source:                 ethmac_tx_cdc_graycounter1_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            storage_11_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_tx_clk rise@40.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        9.760ns  (logic 1.838ns (18.831%)  route 7.922ns (81.169%))
  Logic Levels:           8  (LUT3=3 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.496ns = ( 41.496 - 40.000 ) 
    Source Clock Delay      (SCD):    1.570ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.570     1.570    eth_tx_clk
    SLICE_X12Y41         FDRE                                         r  ethmac_tx_cdc_graycounter1_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y41         FDRE (Prop_fdre_C_Q)         0.478     2.048 r  ethmac_tx_cdc_graycounter1_q_reg[2]/Q
                         net (fo=2, routed)           0.982     3.030    ethmac_tx_cdc_graycounter1_q[2]
    SLICE_X10Y42         LUT4 (Prop_lut4_I0_O)        0.296     3.326 f  ethmac_tx_converter_converter_mux[1]_i_4/O
                         net (fo=1, routed)           0.807     4.133    ethmac_tx_converter_converter_mux[1]_i_4_n_0
    SLICE_X12Y42         LUT6 (Prop_lut6_I0_O)        0.124     4.257 f  ethmac_tx_converter_converter_mux[1]_i_3/O
                         net (fo=2, routed)           0.737     4.995    ethmac_tx_cdc_asyncfifo_readable
    SLICE_X30Y45         LUT3 (Prop_lut3_I1_O)        0.124     5.119 f  ethmac_padding_inserter_counter[15]_i_6/O
                         net (fo=5, routed)           1.144     6.263    ethmac_padding_inserter_source_valid
    SLICE_X32Y47         LUT3 (Prop_lut3_I0_O)        0.124     6.387 f  liteethmacpreambleinserter_state[1]_i_3/O
                         net (fo=6, routed)           0.633     7.020    ethmac_crc32_inserter_source_valid
    SLICE_X33Y48         LUT5 (Prop_lut5_I2_O)        0.124     7.144 r  ethmac_crc32_inserter_cnt[1]_i_2/O
                         net (fo=5, routed)           0.969     8.112    ethmac_preamble_inserter_sink_ready
    SLICE_X30Y45         LUT6 (Prop_lut6_I5_O)        0.124     8.236 r  ethmac_tx_converter_converter_mux[1]_i_2/O
                         net (fo=4, routed)           0.705     8.941    ethmac_tx_converter_converter_mux0
    SLICE_X13Y44         LUT3 (Prop_lut3_I2_O)        0.118     9.059 r  storage_11_reg_i_47/O
                         net (fo=11, routed)          1.147    10.207    ethmac_tx_converter_converter_mux__0
    SLICE_X13Y40         LUT6 (Prop_lut6_I1_O)        0.326    10.533 r  storage_11_reg_i_3/O
                         net (fo=2, routed)           0.798    11.331    ethmac_tx_cdc_graycounter1_q_next_binary[4]
    RAMB36_X0Y8          RAMB36E1                                     r  storage_11_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000    40.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.496    41.496    eth_tx_clk
    RAMB36_X0Y8          RAMB36E1                                     r  storage_11_reg/CLKARDCLK
                         clock pessimism              0.079    41.575    
                         clock uncertainty           -0.035    41.540    
    RAMB36_X0Y8          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566    40.974    storage_11_reg
  -------------------------------------------------------------------
                         required time                         40.974    
                         arrival time                         -11.331    
  -------------------------------------------------------------------
                         slack                                 29.643    

Slack (MET) :             29.829ns  (required time - arrival time)
  Source:                 ethmac_tx_cdc_graycounter1_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            storage_11_reg/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_tx_clk rise@40.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        9.574ns  (logic 1.838ns (19.198%)  route 7.736ns (80.802%))
  Logic Levels:           8  (LUT3=3 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.496ns = ( 41.496 - 40.000 ) 
    Source Clock Delay      (SCD):    1.570ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.570     1.570    eth_tx_clk
    SLICE_X12Y41         FDRE                                         r  ethmac_tx_cdc_graycounter1_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y41         FDRE (Prop_fdre_C_Q)         0.478     2.048 r  ethmac_tx_cdc_graycounter1_q_reg[2]/Q
                         net (fo=2, routed)           0.982     3.030    ethmac_tx_cdc_graycounter1_q[2]
    SLICE_X10Y42         LUT4 (Prop_lut4_I0_O)        0.296     3.326 f  ethmac_tx_converter_converter_mux[1]_i_4/O
                         net (fo=1, routed)           0.807     4.133    ethmac_tx_converter_converter_mux[1]_i_4_n_0
    SLICE_X12Y42         LUT6 (Prop_lut6_I0_O)        0.124     4.257 f  ethmac_tx_converter_converter_mux[1]_i_3/O
                         net (fo=2, routed)           0.737     4.995    ethmac_tx_cdc_asyncfifo_readable
    SLICE_X30Y45         LUT3 (Prop_lut3_I1_O)        0.124     5.119 f  ethmac_padding_inserter_counter[15]_i_6/O
                         net (fo=5, routed)           1.144     6.263    ethmac_padding_inserter_source_valid
    SLICE_X32Y47         LUT3 (Prop_lut3_I0_O)        0.124     6.387 f  liteethmacpreambleinserter_state[1]_i_3/O
                         net (fo=6, routed)           0.633     7.020    ethmac_crc32_inserter_source_valid
    SLICE_X33Y48         LUT5 (Prop_lut5_I2_O)        0.124     7.144 r  ethmac_crc32_inserter_cnt[1]_i_2/O
                         net (fo=5, routed)           0.969     8.112    ethmac_preamble_inserter_sink_ready
    SLICE_X30Y45         LUT6 (Prop_lut6_I5_O)        0.124     8.236 r  ethmac_tx_converter_converter_mux[1]_i_2/O
                         net (fo=4, routed)           0.705     8.941    ethmac_tx_converter_converter_mux0
    SLICE_X13Y44         LUT3 (Prop_lut3_I2_O)        0.118     9.059 r  storage_11_reg_i_47/O
                         net (fo=11, routed)          0.940    10.000    ethmac_tx_converter_converter_mux__0
    SLICE_X12Y40         LUT5 (Prop_lut5_I2_O)        0.326    10.326 r  storage_11_reg_i_4/O
                         net (fo=2, routed)           0.819    11.144    ethmac_tx_cdc_graycounter1_q_next_binary[3]
    RAMB36_X0Y8          RAMB36E1                                     r  storage_11_reg/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000    40.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.496    41.496    eth_tx_clk
    RAMB36_X0Y8          RAMB36E1                                     r  storage_11_reg/CLKARDCLK
                         clock pessimism              0.079    41.575    
                         clock uncertainty           -0.035    41.540    
    RAMB36_X0Y8          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.566    40.974    storage_11_reg
  -------------------------------------------------------------------
                         required time                         40.974    
                         arrival time                         -11.144    
  -------------------------------------------------------------------
                         slack                                 29.829    

Slack (MET) :             29.848ns  (required time - arrival time)
  Source:                 ethmac_tx_cdc_graycounter1_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            storage_11_reg/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_tx_clk rise@40.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        9.555ns  (logic 1.838ns (19.235%)  route 7.717ns (80.765%))
  Logic Levels:           8  (LUT2=1 LUT3=3 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.496ns = ( 41.496 - 40.000 ) 
    Source Clock Delay      (SCD):    1.570ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.570     1.570    eth_tx_clk
    SLICE_X12Y41         FDRE                                         r  ethmac_tx_cdc_graycounter1_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y41         FDRE (Prop_fdre_C_Q)         0.478     2.048 r  ethmac_tx_cdc_graycounter1_q_reg[2]/Q
                         net (fo=2, routed)           0.982     3.030    ethmac_tx_cdc_graycounter1_q[2]
    SLICE_X10Y42         LUT4 (Prop_lut4_I0_O)        0.296     3.326 f  ethmac_tx_converter_converter_mux[1]_i_4/O
                         net (fo=1, routed)           0.807     4.133    ethmac_tx_converter_converter_mux[1]_i_4_n_0
    SLICE_X12Y42         LUT6 (Prop_lut6_I0_O)        0.124     4.257 f  ethmac_tx_converter_converter_mux[1]_i_3/O
                         net (fo=2, routed)           0.737     4.995    ethmac_tx_cdc_asyncfifo_readable
    SLICE_X30Y45         LUT3 (Prop_lut3_I1_O)        0.124     5.119 f  ethmac_padding_inserter_counter[15]_i_6/O
                         net (fo=5, routed)           1.144     6.263    ethmac_padding_inserter_source_valid
    SLICE_X32Y47         LUT3 (Prop_lut3_I0_O)        0.124     6.387 f  liteethmacpreambleinserter_state[1]_i_3/O
                         net (fo=6, routed)           0.633     7.020    ethmac_crc32_inserter_source_valid
    SLICE_X33Y48         LUT5 (Prop_lut5_I2_O)        0.124     7.144 r  ethmac_crc32_inserter_cnt[1]_i_2/O
                         net (fo=5, routed)           0.969     8.112    ethmac_preamble_inserter_sink_ready
    SLICE_X30Y45         LUT6 (Prop_lut6_I5_O)        0.124     8.236 r  ethmac_tx_converter_converter_mux[1]_i_2/O
                         net (fo=4, routed)           0.705     8.941    ethmac_tx_converter_converter_mux0
    SLICE_X13Y44         LUT3 (Prop_lut3_I2_O)        0.118     9.059 r  storage_11_reg_i_47/O
                         net (fo=11, routed)          0.957    10.017    ethmac_tx_converter_converter_mux__0
    SLICE_X12Y40         LUT2 (Prop_lut2_I1_O)        0.326    10.343 r  storage_11_reg_i_7/O
                         net (fo=2, routed)           0.783    11.126    ethmac_tx_cdc_graycounter1_q_next_binary[0]
    RAMB36_X0Y8          RAMB36E1                                     r  storage_11_reg/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000    40.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.496    41.496    eth_tx_clk
    RAMB36_X0Y8          RAMB36E1                                     r  storage_11_reg/CLKARDCLK
                         clock pessimism              0.079    41.575    
                         clock uncertainty           -0.035    41.540    
    RAMB36_X0Y8          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.566    40.974    storage_11_reg
  -------------------------------------------------------------------
                         required time                         40.974    
                         arrival time                         -11.126    
  -------------------------------------------------------------------
                         slack                                 29.848    

Slack (MET) :             29.882ns  (required time - arrival time)
  Source:                 ethmac_tx_cdc_graycounter1_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ethmac_tx_cdc_graycounter1_q_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_tx_clk rise@40.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        10.049ns  (logic 1.962ns (19.524%)  route 8.087ns (80.476%))
  Logic Levels:           9  (LUT3=4 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.452ns = ( 41.452 - 40.000 ) 
    Source Clock Delay      (SCD):    1.570ns
    Clock Pessimism Removal (CPR):    0.118ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.570     1.570    eth_tx_clk
    SLICE_X12Y41         FDRE                                         r  ethmac_tx_cdc_graycounter1_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y41         FDRE (Prop_fdre_C_Q)         0.478     2.048 r  ethmac_tx_cdc_graycounter1_q_reg[2]/Q
                         net (fo=2, routed)           0.982     3.030    ethmac_tx_cdc_graycounter1_q[2]
    SLICE_X10Y42         LUT4 (Prop_lut4_I0_O)        0.296     3.326 f  ethmac_tx_converter_converter_mux[1]_i_4/O
                         net (fo=1, routed)           0.807     4.133    ethmac_tx_converter_converter_mux[1]_i_4_n_0
    SLICE_X12Y42         LUT6 (Prop_lut6_I0_O)        0.124     4.257 f  ethmac_tx_converter_converter_mux[1]_i_3/O
                         net (fo=2, routed)           0.737     4.995    ethmac_tx_cdc_asyncfifo_readable
    SLICE_X30Y45         LUT3 (Prop_lut3_I1_O)        0.124     5.119 f  ethmac_padding_inserter_counter[15]_i_6/O
                         net (fo=5, routed)           1.144     6.263    ethmac_padding_inserter_source_valid
    SLICE_X32Y47         LUT3 (Prop_lut3_I0_O)        0.124     6.387 f  liteethmacpreambleinserter_state[1]_i_3/O
                         net (fo=6, routed)           0.633     7.020    ethmac_crc32_inserter_source_valid
    SLICE_X33Y48         LUT5 (Prop_lut5_I2_O)        0.124     7.144 r  ethmac_crc32_inserter_cnt[1]_i_2/O
                         net (fo=5, routed)           0.969     8.112    ethmac_preamble_inserter_sink_ready
    SLICE_X30Y45         LUT6 (Prop_lut6_I5_O)        0.124     8.236 r  ethmac_tx_converter_converter_mux[1]_i_2/O
                         net (fo=4, routed)           0.705     8.941    ethmac_tx_converter_converter_mux0
    SLICE_X13Y44         LUT3 (Prop_lut3_I2_O)        0.118     9.059 r  storage_11_reg_i_47/O
                         net (fo=11, routed)          0.945    10.005    ethmac_tx_converter_converter_mux__0
    SLICE_X13Y41         LUT6 (Prop_lut6_I2_O)        0.326    10.331 r  storage_11_reg_i_46/O
                         net (fo=3, routed)           0.739    11.069    storage_11_reg_i_46_n_0
    SLICE_X12Y41         LUT3 (Prop_lut3_I2_O)        0.124    11.193 r  ethmac_tx_cdc_graycounter1_q[5]_i_1/O
                         net (fo=1, routed)           0.426    11.619    ethmac_tx_cdc_graycounter1_q_next[5]
    SLICE_X12Y41         FDRE                                         r  ethmac_tx_cdc_graycounter1_q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000    40.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.452    41.452    eth_tx_clk
    SLICE_X12Y41         FDRE                                         r  ethmac_tx_cdc_graycounter1_q_reg[5]/C
                         clock pessimism              0.118    41.570    
                         clock uncertainty           -0.035    41.535    
    SLICE_X12Y41         FDRE (Setup_fdre_C_D)       -0.034    41.501    ethmac_tx_cdc_graycounter1_q_reg[5]
  -------------------------------------------------------------------
                         required time                         41.501    
                         arrival time                         -11.619    
  -------------------------------------------------------------------
                         slack                                 29.882    

Slack (MET) :             30.031ns  (required time - arrival time)
  Source:                 ethmac_tx_cdc_graycounter1_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            storage_11_reg/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_tx_clk rise@40.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        9.372ns  (logic 1.838ns (19.611%)  route 7.534ns (80.389%))
  Logic Levels:           8  (LUT3=3 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.496ns = ( 41.496 - 40.000 ) 
    Source Clock Delay      (SCD):    1.570ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.570     1.570    eth_tx_clk
    SLICE_X12Y41         FDRE                                         r  ethmac_tx_cdc_graycounter1_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y41         FDRE (Prop_fdre_C_Q)         0.478     2.048 r  ethmac_tx_cdc_graycounter1_q_reg[2]/Q
                         net (fo=2, routed)           0.982     3.030    ethmac_tx_cdc_graycounter1_q[2]
    SLICE_X10Y42         LUT4 (Prop_lut4_I0_O)        0.296     3.326 f  ethmac_tx_converter_converter_mux[1]_i_4/O
                         net (fo=1, routed)           0.807     4.133    ethmac_tx_converter_converter_mux[1]_i_4_n_0
    SLICE_X12Y42         LUT6 (Prop_lut6_I0_O)        0.124     4.257 f  ethmac_tx_converter_converter_mux[1]_i_3/O
                         net (fo=2, routed)           0.737     4.995    ethmac_tx_cdc_asyncfifo_readable
    SLICE_X30Y45         LUT3 (Prop_lut3_I1_O)        0.124     5.119 f  ethmac_padding_inserter_counter[15]_i_6/O
                         net (fo=5, routed)           1.144     6.263    ethmac_padding_inserter_source_valid
    SLICE_X32Y47         LUT3 (Prop_lut3_I0_O)        0.124     6.387 f  liteethmacpreambleinserter_state[1]_i_3/O
                         net (fo=6, routed)           0.633     7.020    ethmac_crc32_inserter_source_valid
    SLICE_X33Y48         LUT5 (Prop_lut5_I2_O)        0.124     7.144 r  ethmac_crc32_inserter_cnt[1]_i_2/O
                         net (fo=5, routed)           0.969     8.112    ethmac_preamble_inserter_sink_ready
    SLICE_X30Y45         LUT6 (Prop_lut6_I5_O)        0.124     8.236 r  ethmac_tx_converter_converter_mux[1]_i_2/O
                         net (fo=4, routed)           0.705     8.941    ethmac_tx_converter_converter_mux0
    SLICE_X13Y44         LUT3 (Prop_lut3_I2_O)        0.118     9.059 r  storage_11_reg_i_47/O
                         net (fo=11, routed)          0.790     9.850    ethmac_tx_converter_converter_mux__0
    SLICE_X12Y41         LUT4 (Prop_lut4_I0_O)        0.326    10.176 r  storage_11_reg_i_5/O
                         net (fo=2, routed)           0.767    10.943    ethmac_tx_cdc_graycounter1_q_next_binary[2]
    RAMB36_X0Y8          RAMB36E1                                     r  storage_11_reg/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000    40.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.496    41.496    eth_tx_clk
    RAMB36_X0Y8          RAMB36E1                                     r  storage_11_reg/CLKARDCLK
                         clock pessimism              0.079    41.575    
                         clock uncertainty           -0.035    41.540    
    RAMB36_X0Y8          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.566    40.974    storage_11_reg
  -------------------------------------------------------------------
                         required time                         40.974    
                         arrival time                         -10.943    
  -------------------------------------------------------------------
                         slack                                 30.031    

Slack (MET) :             30.109ns  (required time - arrival time)
  Source:                 ethmac_tx_cdc_graycounter1_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ethmac_tx_cdc_graycounter1_q_binary_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_tx_clk rise@40.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        9.772ns  (logic 1.838ns (18.809%)  route 7.934ns (81.191%))
  Logic Levels:           8  (LUT3=4 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.452ns = ( 41.452 - 40.000 ) 
    Source Clock Delay      (SCD):    1.570ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.570     1.570    eth_tx_clk
    SLICE_X12Y41         FDRE                                         r  ethmac_tx_cdc_graycounter1_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y41         FDRE (Prop_fdre_C_Q)         0.478     2.048 r  ethmac_tx_cdc_graycounter1_q_reg[2]/Q
                         net (fo=2, routed)           0.982     3.030    ethmac_tx_cdc_graycounter1_q[2]
    SLICE_X10Y42         LUT4 (Prop_lut4_I0_O)        0.296     3.326 f  ethmac_tx_converter_converter_mux[1]_i_4/O
                         net (fo=1, routed)           0.807     4.133    ethmac_tx_converter_converter_mux[1]_i_4_n_0
    SLICE_X12Y42         LUT6 (Prop_lut6_I0_O)        0.124     4.257 f  ethmac_tx_converter_converter_mux[1]_i_3/O
                         net (fo=2, routed)           0.737     4.995    ethmac_tx_cdc_asyncfifo_readable
    SLICE_X30Y45         LUT3 (Prop_lut3_I1_O)        0.124     5.119 f  ethmac_padding_inserter_counter[15]_i_6/O
                         net (fo=5, routed)           1.144     6.263    ethmac_padding_inserter_source_valid
    SLICE_X32Y47         LUT3 (Prop_lut3_I0_O)        0.124     6.387 f  liteethmacpreambleinserter_state[1]_i_3/O
                         net (fo=6, routed)           0.633     7.020    ethmac_crc32_inserter_source_valid
    SLICE_X33Y48         LUT5 (Prop_lut5_I2_O)        0.124     7.144 r  ethmac_crc32_inserter_cnt[1]_i_2/O
                         net (fo=5, routed)           0.969     8.112    ethmac_preamble_inserter_sink_ready
    SLICE_X30Y45         LUT6 (Prop_lut6_I5_O)        0.124     8.236 r  ethmac_tx_converter_converter_mux[1]_i_2/O
                         net (fo=4, routed)           0.705     8.941    ethmac_tx_converter_converter_mux0
    SLICE_X13Y44         LUT3 (Prop_lut3_I2_O)        0.118     9.059 r  storage_11_reg_i_47/O
                         net (fo=11, routed)          1.346    10.405    ethmac_tx_converter_converter_mux__0
    SLICE_X13Y40         LUT3 (Prop_lut3_I1_O)        0.326    10.731 r  storage_11_reg_i_6/O
                         net (fo=2, routed)           0.611    11.342    ethmac_tx_cdc_graycounter1_q_next_binary[1]
    SLICE_X13Y41         FDRE                                         r  ethmac_tx_cdc_graycounter1_q_binary_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000    40.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.452    41.452    eth_tx_clk
    SLICE_X13Y41         FDRE                                         r  ethmac_tx_cdc_graycounter1_q_binary_reg[1]/C
                         clock pessimism              0.096    41.548    
                         clock uncertainty           -0.035    41.513    
    SLICE_X13Y41         FDRE (Setup_fdre_C_D)       -0.062    41.451    ethmac_tx_cdc_graycounter1_q_binary_reg[1]
  -------------------------------------------------------------------
                         required time                         41.451    
                         arrival time                         -11.342    
  -------------------------------------------------------------------
                         slack                                 30.109    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 FDPE_6/C
                            (rising edge-triggered cell FDPE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            FDPE_7/D
                            (rising edge-triggered cell FDPE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.834ns
    Source Clock Delay      (SCD):    0.565ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.565     0.565    eth_tx_clk
    SLICE_X33Y46         FDPE                                         r  FDPE_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y46         FDPE (Prop_fdpe_C_Q)         0.141     0.706 r  FDPE_6/Q
                         net (fo=1, routed)           0.056     0.761    xilinxasyncresetsynchronizerimpl3_rst_meta
    SLICE_X33Y46         FDPE                                         r  FDPE_7/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.834     0.834    eth_tx_clk
    SLICE_X33Y46         FDPE                                         r  FDPE_7/C
                         clock pessimism             -0.269     0.565    
    SLICE_X33Y46         FDPE (Hold_fdpe_C_D)         0.075     0.640    FDPE_7
  -------------------------------------------------------------------
                         required time                         -0.640    
                         arrival time                           0.761    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 xilinxmultiregimpl4_regs0_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            xilinxmultiregimpl4_regs1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.836ns
    Source Clock Delay      (SCD):    0.566ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.566     0.566    eth_tx_clk
    SLICE_X12Y39         FDRE                                         r  xilinxmultiregimpl4_regs0_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y39         FDRE (Prop_fdre_C_Q)         0.164     0.730 r  xilinxmultiregimpl4_regs0_reg[6]/Q
                         net (fo=1, routed)           0.056     0.785    xilinxmultiregimpl4_regs0[6]
    SLICE_X12Y39         FDRE                                         r  xilinxmultiregimpl4_regs1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.836     0.836    eth_tx_clk
    SLICE_X12Y39         FDRE                                         r  xilinxmultiregimpl4_regs1_reg[6]/C
                         clock pessimism             -0.270     0.566    
    SLICE_X12Y39         FDRE (Hold_fdre_C_D)         0.064     0.630    xilinxmultiregimpl4_regs1_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.630    
                         arrival time                           0.785    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 xilinxmultiregimpl4_regs0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            xilinxmultiregimpl4_regs1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.836ns
    Source Clock Delay      (SCD):    0.566ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.566     0.566    eth_tx_clk
    SLICE_X12Y39         FDRE                                         r  xilinxmultiregimpl4_regs0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y39         FDRE (Prop_fdre_C_Q)         0.164     0.730 r  xilinxmultiregimpl4_regs0_reg[0]/Q
                         net (fo=1, routed)           0.056     0.785    xilinxmultiregimpl4_regs0[0]
    SLICE_X12Y39         FDRE                                         r  xilinxmultiregimpl4_regs1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.836     0.836    eth_tx_clk
    SLICE_X12Y39         FDRE                                         r  xilinxmultiregimpl4_regs1_reg[0]/C
                         clock pessimism             -0.270     0.566    
    SLICE_X12Y39         FDRE (Hold_fdre_C_D)         0.060     0.626    xilinxmultiregimpl4_regs1_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.626    
                         arrival time                           0.785    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 xilinxmultiregimpl4_regs0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            xilinxmultiregimpl4_regs1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.837ns
    Source Clock Delay      (SCD):    0.567ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.567     0.567    eth_tx_clk
    SLICE_X10Y42         FDRE                                         r  xilinxmultiregimpl4_regs0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y42         FDRE (Prop_fdre_C_Q)         0.164     0.731 r  xilinxmultiregimpl4_regs0_reg[1]/Q
                         net (fo=1, routed)           0.056     0.786    xilinxmultiregimpl4_regs0[1]
    SLICE_X10Y42         FDRE                                         r  xilinxmultiregimpl4_regs1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.837     0.837    eth_tx_clk
    SLICE_X10Y42         FDRE                                         r  xilinxmultiregimpl4_regs1_reg[1]/C
                         clock pessimism             -0.270     0.567    
    SLICE_X10Y42         FDRE (Hold_fdre_C_D)         0.060     0.627    xilinxmultiregimpl4_regs1_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.627    
                         arrival time                           0.786    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 xilinxmultiregimpl4_regs0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            xilinxmultiregimpl4_regs1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.837ns
    Source Clock Delay      (SCD):    0.567ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.567     0.567    eth_tx_clk
    SLICE_X12Y42         FDRE                                         r  xilinxmultiregimpl4_regs0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y42         FDRE (Prop_fdre_C_Q)         0.164     0.731 r  xilinxmultiregimpl4_regs0_reg[3]/Q
                         net (fo=1, routed)           0.056     0.786    xilinxmultiregimpl4_regs0[3]
    SLICE_X12Y42         FDRE                                         r  xilinxmultiregimpl4_regs1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.837     0.837    eth_tx_clk
    SLICE_X12Y42         FDRE                                         r  xilinxmultiregimpl4_regs1_reg[3]/C
                         clock pessimism             -0.270     0.567    
    SLICE_X12Y42         FDRE (Hold_fdre_C_D)         0.060     0.627    xilinxmultiregimpl4_regs1_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.627    
                         arrival time                           0.786    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 xilinxmultiregimpl4_regs0_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            xilinxmultiregimpl4_regs1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.837ns
    Source Clock Delay      (SCD):    0.567ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.567     0.567    eth_tx_clk
    SLICE_X10Y42         FDRE                                         r  xilinxmultiregimpl4_regs0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y42         FDRE (Prop_fdre_C_Q)         0.164     0.731 r  xilinxmultiregimpl4_regs0_reg[2]/Q
                         net (fo=1, routed)           0.056     0.786    xilinxmultiregimpl4_regs0[2]
    SLICE_X10Y42         FDRE                                         r  xilinxmultiregimpl4_regs1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.837     0.837    eth_tx_clk
    SLICE_X10Y42         FDRE                                         r  xilinxmultiregimpl4_regs1_reg[2]/C
                         clock pessimism             -0.270     0.567    
    SLICE_X10Y42         FDRE (Hold_fdre_C_D)         0.053     0.620    xilinxmultiregimpl4_regs1_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.620    
                         arrival time                           0.786    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 xilinxmultiregimpl4_regs0_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            xilinxmultiregimpl4_regs1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.837ns
    Source Clock Delay      (SCD):    0.567ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.567     0.567    eth_tx_clk
    SLICE_X12Y42         FDRE                                         r  xilinxmultiregimpl4_regs0_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y42         FDRE (Prop_fdre_C_Q)         0.164     0.731 r  xilinxmultiregimpl4_regs0_reg[4]/Q
                         net (fo=1, routed)           0.056     0.786    xilinxmultiregimpl4_regs0[4]
    SLICE_X12Y42         FDRE                                         r  xilinxmultiregimpl4_regs1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.837     0.837    eth_tx_clk
    SLICE_X12Y42         FDRE                                         r  xilinxmultiregimpl4_regs1_reg[4]/C
                         clock pessimism             -0.270     0.567    
    SLICE_X12Y42         FDRE (Hold_fdre_C_D)         0.053     0.620    xilinxmultiregimpl4_regs1_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.620    
                         arrival time                           0.786    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 xilinxmultiregimpl4_regs0_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            xilinxmultiregimpl4_regs1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.836ns
    Source Clock Delay      (SCD):    0.566ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.566     0.566    eth_tx_clk
    SLICE_X12Y39         FDRE                                         r  xilinxmultiregimpl4_regs0_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y39         FDRE (Prop_fdre_C_Q)         0.164     0.730 r  xilinxmultiregimpl4_regs0_reg[5]/Q
                         net (fo=1, routed)           0.056     0.785    xilinxmultiregimpl4_regs0[5]
    SLICE_X12Y39         FDRE                                         r  xilinxmultiregimpl4_regs1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.836     0.836    eth_tx_clk
    SLICE_X12Y39         FDRE                                         r  xilinxmultiregimpl4_regs1_reg[5]/C
                         clock pessimism             -0.270     0.566    
    SLICE_X12Y39         FDRE (Hold_fdre_C_D)         0.053     0.619    xilinxmultiregimpl4_regs1_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.619    
                         arrival time                           0.785    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 ethmac_preamble_inserter_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            liteethmacpreambleinserter_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.555ns  (logic 0.231ns (41.589%)  route 0.324ns (58.411%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.835ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.560     0.560    eth_tx_clk
    SLICE_X32Y50         FDRE                                         r  ethmac_preamble_inserter_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y50         FDRE (Prop_fdre_C_Q)         0.141     0.701 r  ethmac_preamble_inserter_cnt_reg[2]/Q
                         net (fo=4, routed)           0.157     0.858    ethmac_preamble_inserter_cnt[2]
    SLICE_X32Y50         LUT3 (Prop_lut3_I2_O)        0.045     0.903 f  liteethmacpreambleinserter_state[1]_i_2/O
                         net (fo=3, routed)           0.167     1.070    liteethmacpreambleinserter_state[1]_i_2_n_0
    SLICE_X32Y49         LUT6 (Prop_lut6_I0_O)        0.045     1.115 r  liteethmacpreambleinserter_state[1]_i_1/O
                         net (fo=1, routed)           0.000     1.115    liteethmacpreambleinserter_state[1]_i_1_n_0
    SLICE_X32Y49         FDRE                                         r  liteethmacpreambleinserter_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.835     0.835    eth_tx_clk
    SLICE_X32Y49         FDRE                                         r  liteethmacpreambleinserter_state_reg[1]/C
                         clock pessimism              0.000     0.835    
    SLICE_X32Y49         FDRE (Hold_fdre_C_D)         0.091     0.926    liteethmacpreambleinserter_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.926    
                         arrival time                           1.115    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 ethmac_crc32_inserter_reg_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ethmac_crc32_inserter_reg_reg[11]/D
                            (rising edge-triggered cell FDSE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.246ns (77.136%)  route 0.073ns (22.864%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.835ns
    Source Clock Delay      (SCD):    0.566ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.566     0.566    eth_tx_clk
    SLICE_X30Y49         FDSE                                         r  ethmac_crc32_inserter_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y49         FDSE (Prop_fdse_C_Q)         0.148     0.714 r  ethmac_crc32_inserter_reg_reg[3]/Q
                         net (fo=2, routed)           0.073     0.787    p_18_in
    SLICE_X30Y49         LUT6 (Prop_lut6_I5_O)        0.098     0.885 r  ethmac_crc32_inserter_reg[11]_i_1/O
                         net (fo=1, routed)           0.000     0.885    ethmac_crc32_inserter_next_reg[11]
    SLICE_X30Y49         FDSE                                         r  ethmac_crc32_inserter_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.835     0.835    eth_tx_clk
    SLICE_X30Y49         FDSE                                         r  ethmac_crc32_inserter_reg_reg[11]/C
                         clock pessimism             -0.269     0.566    
    SLICE_X30Y49         FDSE (Hold_fdse_C_D)         0.121     0.687    ethmac_crc32_inserter_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.687    
                         arrival time                           0.885    
  -------------------------------------------------------------------
                         slack                                  0.198    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         eth_tx_clk
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { eth_clocks_tx_IBUF_BUFG_inst/O }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         40.000      37.424     RAMB36_X0Y8   storage_11_reg/CLKARDCLK
Min Period        n/a     FDPE/C              n/a            1.000         40.000      39.000     SLICE_X33Y46  FDPE_6/C
Min Period        n/a     FDPE/C              n/a            1.000         40.000      39.000     SLICE_X33Y46  FDPE_7/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X12Y39  xilinxmultiregimpl4_regs0_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X10Y42  xilinxmultiregimpl4_regs0_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X10Y42  xilinxmultiregimpl4_regs0_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X12Y42  xilinxmultiregimpl4_regs0_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X12Y42  xilinxmultiregimpl4_regs0_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X12Y39  xilinxmultiregimpl4_regs0_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X12Y39  xilinxmultiregimpl4_regs0_reg[6]/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         20.000      19.500     SLICE_X33Y46  FDPE_6/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         20.000      19.500     SLICE_X33Y46  FDPE_7/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X12Y39  xilinxmultiregimpl4_regs0_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X12Y42  xilinxmultiregimpl4_regs0_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X12Y42  xilinxmultiregimpl4_regs0_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X12Y39  xilinxmultiregimpl4_regs0_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X12Y39  xilinxmultiregimpl4_regs0_reg[6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X12Y39  xilinxmultiregimpl4_regs1_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X12Y42  xilinxmultiregimpl4_regs1_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X12Y42  xilinxmultiregimpl4_regs1_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X13Y44  ethmac_tx_converter_converter_mux_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X13Y44  ethmac_tx_converter_converter_mux_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X13Y44  ethmac_tx_last_be_ongoing_reg/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         20.000      19.500     SLICE_X33Y46  FDPE_6/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         20.000      19.500     SLICE_X33Y46  FDPE_6/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         20.000      19.500     SLICE_X33Y46  FDPE_7/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         20.000      19.500     SLICE_X33Y46  FDPE_7/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X12Y39  xilinxmultiregimpl4_regs0_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X12Y39  xilinxmultiregimpl4_regs0_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X10Y42  xilinxmultiregimpl4_regs0_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk
  To Clock:  sys_clk

Setup :         1309  Failing Endpoints,  Worst Slack       -4.286ns,  Total Violation    -2417.584ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.031ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -4.286ns  (required time - arrival time)
  Source:                 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/dtlb[0].dtlb_match_regs/mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/immu_gen.mor1kx_immu/itlb[0].itlb_translate_regs/mem_reg/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        13.569ns  (logic 5.612ns (41.359%)  route 7.957ns (58.641%))
  Logic Levels:           15  (CARRY4=4 LUT4=2 LUT6=9)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.496ns = ( 11.496 - 10.000 ) 
    Source Clock Delay      (SCD):    1.597ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3862, routed)        1.597     1.597    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/dtlb[0].dtlb_match_regs/clk100
    RAMB36_X1Y4          RAMB36E1                                     r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/dtlb[0].dtlb_match_regs/mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y4          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[29])
                                                      2.454     4.051 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/dtlb[0].dtlb_match_regs/mem_reg/DOADO[29]
                         net (fo=2, routed)           1.162     5.213    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/DOADO[16]
    SLICE_X48Y22         LUT6 (Prop_lut6_I1_O)        0.124     5.337 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/way_hit_00_carry__0_i_2__0/O
                         net (fo=1, routed)           0.000     5.337    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/S[1]
    SLICE_X48Y22         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     5.907 f  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/way_hit_00_carry__0/CO[2]
                         net (fo=6, routed)           0.485     6.392    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/dtlb[0].dtlb_match_regs/CO[0]
    SLICE_X50Y21         LUT4 (Prop_lut4_I1_O)        0.313     6.705 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/dtlb[0].dtlb_match_regs/mem_reg_1_i_20/O
                         net (fo=52, routed)          0.712     7.417    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/dtlb[0].dtlb_match_regs/ctrl_except_dtlb_miss_o_reg
    SLICE_X49Y18         LUT4 (Prop_lut4_I1_O)        0.124     7.541 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/dtlb[0].dtlb_match_regs/check_way_match[0]_carry_i_14__0/O
                         net (fo=3, routed)           0.958     8.498    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/dtlb[0].dtlb_match_regs/atomic_gen.atomic_reserve_reg
    SLICE_X47Y15         LUT6 (Prop_lut6_I0_O)        0.124     8.622 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/dtlb[0].dtlb_match_regs/i__carry_i_1/O
                         net (fo=1, routed)           0.000     8.622    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/dbus_adr_reg[13]_0[2]
    SLICE_X47Y15         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.023 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/refill_hit2_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     9.023    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/refill_hit2_inferred__0/i__carry_n_0
    SLICE_X47Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.137 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/refill_hit2_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.137    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/refill_hit2_inferred__0/i__carry__0_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     9.408 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/refill_hit2_inferred__0/i__carry__1/CO[0]
                         net (fo=1, routed)           0.581     9.989    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/refill_hit2
    SLICE_X46Y16         LUT6 (Prop_lut6_I0_O)        0.373    10.362 f  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/access_done_i_5/O
                         net (fo=2, routed)           0.305    10.667    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/dtlb[0].dtlb_match_regs/mem_reg_2
    SLICE_X47Y14         LUT6 (Prop_lut6_I5_O)        0.124    10.791 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/dtlb[0].dtlb_match_regs/execute_opc_alu_o[3]_i_14/O
                         net (fo=2, routed)           0.316    11.107    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/dtlb[0].dtlb_translate_regs/dbus_ack_reg
    SLICE_X43Y14         LUT6 (Prop_lut6_I2_O)        0.124    11.231 f  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/dtlb[0].dtlb_translate_regs/execute_opc_alu_o[3]_i_5/O
                         net (fo=1, routed)           0.309    11.540    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/dtlb[0].dtlb_translate_regs/execute_opc_alu_o[3]_i_5_n_0
    SLICE_X42Y12         LUT6 (Prop_lut6_I3_O)        0.124    11.664 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/dtlb[0].dtlb_translate_regs/execute_opc_alu_o[3]_i_1/O
                         net (fo=254, routed)         0.902    12.566    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/padv_decode_o
    SLICE_X32Y11         LUT6 (Prop_lut6_I4_O)        0.124    12.690 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/pc_fetch[31]_i_4/O
                         net (fo=14, routed)          0.396    13.086    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/tag_ram/ctrl_op_mfspr_o_reg
    SLICE_X32Y10         LUT6 (Prop_lut6_I1_O)        0.124    13.210 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/tag_ram/mem_reg_i_38/O
                         net (fo=35, routed)          1.247    14.457    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/decode_except_itlb_miss_o_reg
    SLICE_X9Y3           LUT6 (Prop_lut6_I4_O)        0.124    14.581 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/mem_reg_i_3__5/O
                         net (fo=1, routed)           0.585    15.166    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/immu_gen.mor1kx_immu/itlb[0].itlb_translate_regs/ADDRARDADDR[3]
    RAMB36_X0Y0          RAMB36E1                                     r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/immu_gen.mor1kx_immu/itlb[0].itlb_translate_regs/mem_reg/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=3862, routed)        1.496    11.496    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/immu_gen.mor1kx_immu/itlb[0].itlb_translate_regs/clk100
    RAMB36_X0Y0          RAMB36E1                                     r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/immu_gen.mor1kx_immu/itlb[0].itlb_translate_regs/mem_reg/CLKARDCLK
                         clock pessimism              0.007    11.503    
                         clock uncertainty           -0.057    11.446    
    RAMB36_X0Y0          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.566    10.880    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/immu_gen.mor1kx_immu/itlb[0].itlb_translate_regs/mem_reg
  -------------------------------------------------------------------
                         required time                         10.880    
                         arrival time                         -15.166    
  -------------------------------------------------------------------
                         slack                                 -4.286    

Slack (VIOLATED) :        -4.282ns  (required time - arrival time)
  Source:                 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/dtlb[0].dtlb_match_regs/mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/tag_ram/mem_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        13.560ns  (logic 5.612ns (41.386%)  route 7.948ns (58.614%))
  Logic Levels:           15  (CARRY4=4 LUT3=1 LUT4=2 LUT6=8)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.491ns = ( 11.491 - 10.000 ) 
    Source Clock Delay      (SCD):    1.597ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3862, routed)        1.597     1.597    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/dtlb[0].dtlb_match_regs/clk100
    RAMB36_X1Y4          RAMB36E1                                     r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/dtlb[0].dtlb_match_regs/mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y4          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[29])
                                                      2.454     4.051 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/dtlb[0].dtlb_match_regs/mem_reg/DOADO[29]
                         net (fo=2, routed)           1.162     5.213    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/DOADO[16]
    SLICE_X48Y22         LUT6 (Prop_lut6_I1_O)        0.124     5.337 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/way_hit_00_carry__0_i_2__0/O
                         net (fo=1, routed)           0.000     5.337    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/S[1]
    SLICE_X48Y22         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     5.907 f  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/way_hit_00_carry__0/CO[2]
                         net (fo=6, routed)           0.485     6.392    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/dtlb[0].dtlb_match_regs/CO[0]
    SLICE_X50Y21         LUT4 (Prop_lut4_I1_O)        0.313     6.705 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/dtlb[0].dtlb_match_regs/mem_reg_1_i_20/O
                         net (fo=52, routed)          0.712     7.417    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/dtlb[0].dtlb_match_regs/ctrl_except_dtlb_miss_o_reg
    SLICE_X49Y18         LUT4 (Prop_lut4_I1_O)        0.124     7.541 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/dtlb[0].dtlb_match_regs/check_way_match[0]_carry_i_14__0/O
                         net (fo=3, routed)           0.958     8.498    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/dtlb[0].dtlb_match_regs/atomic_gen.atomic_reserve_reg
    SLICE_X47Y15         LUT6 (Prop_lut6_I0_O)        0.124     8.622 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/dtlb[0].dtlb_match_regs/i__carry_i_1/O
                         net (fo=1, routed)           0.000     8.622    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/dbus_adr_reg[13]_0[2]
    SLICE_X47Y15         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.023 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/refill_hit2_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     9.023    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/refill_hit2_inferred__0/i__carry_n_0
    SLICE_X47Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.137 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/refill_hit2_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.137    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/refill_hit2_inferred__0/i__carry__0_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     9.408 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/refill_hit2_inferred__0/i__carry__1/CO[0]
                         net (fo=1, routed)           0.581     9.989    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/refill_hit2
    SLICE_X46Y16         LUT6 (Prop_lut6_I0_O)        0.373    10.362 f  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/access_done_i_5/O
                         net (fo=2, routed)           0.305    10.667    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/dtlb[0].dtlb_match_regs/mem_reg_2
    SLICE_X47Y14         LUT6 (Prop_lut6_I5_O)        0.124    10.791 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/dtlb[0].dtlb_match_regs/execute_opc_alu_o[3]_i_14/O
                         net (fo=2, routed)           0.316    11.107    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/dtlb[0].dtlb_translate_regs/dbus_ack_reg
    SLICE_X43Y14         LUT6 (Prop_lut6_I2_O)        0.124    11.231 f  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/dtlb[0].dtlb_translate_regs/execute_opc_alu_o[3]_i_5/O
                         net (fo=1, routed)           0.309    11.540    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/dtlb[0].dtlb_translate_regs/execute_opc_alu_o[3]_i_5_n_0
    SLICE_X42Y12         LUT6 (Prop_lut6_I3_O)        0.124    11.664 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/dtlb[0].dtlb_translate_regs/execute_opc_alu_o[3]_i_1/O
                         net (fo=254, routed)         0.902    12.566    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/padv_decode_o
    SLICE_X32Y11         LUT6 (Prop_lut6_I4_O)        0.124    12.690 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/pc_fetch[31]_i_4/O
                         net (fo=14, routed)          0.396    13.086    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/tag_ram/ctrl_op_mfspr_o_reg
    SLICE_X32Y10         LUT6 (Prop_lut6_I1_O)        0.124    13.210 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/tag_ram/mem_reg_i_38/O
                         net (fo=35, routed)          1.095    14.305    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/tag_ram/mem_reg_1
    SLICE_X9Y15          LUT3 (Prop_lut3_I1_O)        0.124    14.429 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/tag_ram/mem_reg_i_3/O
                         net (fo=2, routed)           0.728    15.157    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/tag_ram/ADDRBWRADDR[1]
    RAMB18_X0Y4          RAMB18E1                                     r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/tag_ram/mem_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=3862, routed)        1.491    11.491    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/tag_ram/clk100
    RAMB18_X0Y4          RAMB18E1                                     r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/tag_ram/mem_reg/CLKARDCLK
                         clock pessimism              0.007    11.498    
                         clock uncertainty           -0.057    11.441    
    RAMB18_X0Y4          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566    10.875    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/tag_ram/mem_reg
  -------------------------------------------------------------------
                         required time                         10.875    
                         arrival time                         -15.157    
  -------------------------------------------------------------------
                         slack                                 -4.282    

Slack (VIOLATED) :        -4.255ns  (required time - arrival time)
  Source:                 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/dtlb[0].dtlb_match_regs/mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/immu_gen.mor1kx_immu/itlb[0].itlb_translate_regs/mem_reg/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        13.539ns  (logic 5.612ns (41.451%)  route 7.927ns (58.549%))
  Logic Levels:           15  (CARRY4=4 LUT3=1 LUT4=2 LUT6=8)
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.497ns = ( 11.497 - 10.000 ) 
    Source Clock Delay      (SCD):    1.597ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3862, routed)        1.597     1.597    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/dtlb[0].dtlb_match_regs/clk100
    RAMB36_X1Y4          RAMB36E1                                     r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/dtlb[0].dtlb_match_regs/mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y4          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[29])
                                                      2.454     4.051 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/dtlb[0].dtlb_match_regs/mem_reg/DOADO[29]
                         net (fo=2, routed)           1.162     5.213    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/DOADO[16]
    SLICE_X48Y22         LUT6 (Prop_lut6_I1_O)        0.124     5.337 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/way_hit_00_carry__0_i_2__0/O
                         net (fo=1, routed)           0.000     5.337    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/S[1]
    SLICE_X48Y22         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     5.907 f  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/way_hit_00_carry__0/CO[2]
                         net (fo=6, routed)           0.485     6.392    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/dtlb[0].dtlb_match_regs/CO[0]
    SLICE_X50Y21         LUT4 (Prop_lut4_I1_O)        0.313     6.705 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/dtlb[0].dtlb_match_regs/mem_reg_1_i_20/O
                         net (fo=52, routed)          0.712     7.417    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/dtlb[0].dtlb_match_regs/ctrl_except_dtlb_miss_o_reg
    SLICE_X49Y18         LUT4 (Prop_lut4_I1_O)        0.124     7.541 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/dtlb[0].dtlb_match_regs/check_way_match[0]_carry_i_14__0/O
                         net (fo=3, routed)           0.958     8.498    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/dtlb[0].dtlb_match_regs/atomic_gen.atomic_reserve_reg
    SLICE_X47Y15         LUT6 (Prop_lut6_I0_O)        0.124     8.622 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/dtlb[0].dtlb_match_regs/i__carry_i_1/O
                         net (fo=1, routed)           0.000     8.622    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/dbus_adr_reg[13]_0[2]
    SLICE_X47Y15         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.023 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/refill_hit2_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     9.023    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/refill_hit2_inferred__0/i__carry_n_0
    SLICE_X47Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.137 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/refill_hit2_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.137    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/refill_hit2_inferred__0/i__carry__0_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     9.408 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/refill_hit2_inferred__0/i__carry__1/CO[0]
                         net (fo=1, routed)           0.581     9.989    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/refill_hit2
    SLICE_X46Y16         LUT6 (Prop_lut6_I0_O)        0.373    10.362 f  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/access_done_i_5/O
                         net (fo=2, routed)           0.305    10.667    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/dtlb[0].dtlb_match_regs/mem_reg_2
    SLICE_X47Y14         LUT6 (Prop_lut6_I5_O)        0.124    10.791 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/dtlb[0].dtlb_match_regs/execute_opc_alu_o[3]_i_14/O
                         net (fo=2, routed)           0.316    11.107    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/dtlb[0].dtlb_translate_regs/dbus_ack_reg
    SLICE_X43Y14         LUT6 (Prop_lut6_I2_O)        0.124    11.231 f  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/dtlb[0].dtlb_translate_regs/execute_opc_alu_o[3]_i_5/O
                         net (fo=1, routed)           0.309    11.540    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/dtlb[0].dtlb_translate_regs/execute_opc_alu_o[3]_i_5_n_0
    SLICE_X42Y12         LUT6 (Prop_lut6_I3_O)        0.124    11.664 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/dtlb[0].dtlb_translate_regs/execute_opc_alu_o[3]_i_1/O
                         net (fo=254, routed)         0.902    12.566    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/padv_decode_o
    SLICE_X32Y11         LUT6 (Prop_lut6_I4_O)        0.124    12.690 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/pc_fetch[31]_i_4/O
                         net (fo=14, routed)          0.396    13.086    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/tag_ram/ctrl_op_mfspr_o_reg
    SLICE_X32Y10         LUT6 (Prop_lut6_I1_O)        0.124    13.210 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/tag_ram/mem_reg_i_38/O
                         net (fo=35, routed)          0.549    13.759    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/tag_ram/mem_reg_1
    SLICE_X28Y10         LUT3 (Prop_lut3_I1_O)        0.124    13.883 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/tag_ram/mem_reg_i_11/O
                         net (fo=2, routed)           1.253    15.136    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/immu_gen.mor1kx_immu/itlb[0].itlb_translate_regs/immu_gen.virt_addr[1]
    RAMB36_X0Y0          RAMB36E1                                     r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/immu_gen.mor1kx_immu/itlb[0].itlb_translate_regs/mem_reg/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=3862, routed)        1.497    11.497    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/immu_gen.mor1kx_immu/itlb[0].itlb_translate_regs/clk100
    RAMB36_X0Y0          RAMB36E1                                     r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/immu_gen.mor1kx_immu/itlb[0].itlb_translate_regs/mem_reg/CLKBWRCLK
                         clock pessimism              0.007    11.504    
                         clock uncertainty           -0.057    11.447    
    RAMB36_X0Y0          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                     -0.566    10.881    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/immu_gen.mor1kx_immu/itlb[0].itlb_translate_regs/mem_reg
  -------------------------------------------------------------------
                         required time                         10.881    
                         arrival time                         -15.136    
  -------------------------------------------------------------------
                         slack                                 -4.255    

Slack (VIOLATED) :        -4.254ns  (required time - arrival time)
  Source:                 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/dtlb[0].dtlb_match_regs/mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/way_memories[0].way_data_ram/mem_reg/ADDRBWRADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        13.530ns  (logic 5.612ns (41.478%)  route 7.918ns (58.522%))
  Logic Levels:           15  (CARRY4=4 LUT3=1 LUT4=2 LUT6=8)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.489ns = ( 11.489 - 10.000 ) 
    Source Clock Delay      (SCD):    1.597ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3862, routed)        1.597     1.597    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/dtlb[0].dtlb_match_regs/clk100
    RAMB36_X1Y4          RAMB36E1                                     r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/dtlb[0].dtlb_match_regs/mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y4          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[29])
                                                      2.454     4.051 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/dtlb[0].dtlb_match_regs/mem_reg/DOADO[29]
                         net (fo=2, routed)           1.162     5.213    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/DOADO[16]
    SLICE_X48Y22         LUT6 (Prop_lut6_I1_O)        0.124     5.337 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/way_hit_00_carry__0_i_2__0/O
                         net (fo=1, routed)           0.000     5.337    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/S[1]
    SLICE_X48Y22         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     5.907 f  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/way_hit_00_carry__0/CO[2]
                         net (fo=6, routed)           0.485     6.392    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/dtlb[0].dtlb_match_regs/CO[0]
    SLICE_X50Y21         LUT4 (Prop_lut4_I1_O)        0.313     6.705 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/dtlb[0].dtlb_match_regs/mem_reg_1_i_20/O
                         net (fo=52, routed)          0.712     7.417    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/dtlb[0].dtlb_match_regs/ctrl_except_dtlb_miss_o_reg
    SLICE_X49Y18         LUT4 (Prop_lut4_I1_O)        0.124     7.541 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/dtlb[0].dtlb_match_regs/check_way_match[0]_carry_i_14__0/O
                         net (fo=3, routed)           0.958     8.498    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/dtlb[0].dtlb_match_regs/atomic_gen.atomic_reserve_reg
    SLICE_X47Y15         LUT6 (Prop_lut6_I0_O)        0.124     8.622 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/dtlb[0].dtlb_match_regs/i__carry_i_1/O
                         net (fo=1, routed)           0.000     8.622    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/dbus_adr_reg[13]_0[2]
    SLICE_X47Y15         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.023 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/refill_hit2_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     9.023    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/refill_hit2_inferred__0/i__carry_n_0
    SLICE_X47Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.137 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/refill_hit2_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.137    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/refill_hit2_inferred__0/i__carry__0_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     9.408 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/refill_hit2_inferred__0/i__carry__1/CO[0]
                         net (fo=1, routed)           0.581     9.989    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/refill_hit2
    SLICE_X46Y16         LUT6 (Prop_lut6_I0_O)        0.373    10.362 f  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/access_done_i_5/O
                         net (fo=2, routed)           0.305    10.667    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/dtlb[0].dtlb_match_regs/mem_reg_2
    SLICE_X47Y14         LUT6 (Prop_lut6_I5_O)        0.124    10.791 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/dtlb[0].dtlb_match_regs/execute_opc_alu_o[3]_i_14/O
                         net (fo=2, routed)           0.316    11.107    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/dtlb[0].dtlb_translate_regs/dbus_ack_reg
    SLICE_X43Y14         LUT6 (Prop_lut6_I2_O)        0.124    11.231 f  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/dtlb[0].dtlb_translate_regs/execute_opc_alu_o[3]_i_5/O
                         net (fo=1, routed)           0.309    11.540    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/dtlb[0].dtlb_translate_regs/execute_opc_alu_o[3]_i_5_n_0
    SLICE_X42Y12         LUT6 (Prop_lut6_I3_O)        0.124    11.664 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/dtlb[0].dtlb_translate_regs/execute_opc_alu_o[3]_i_1/O
                         net (fo=254, routed)         0.902    12.566    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/padv_decode_o
    SLICE_X32Y11         LUT6 (Prop_lut6_I4_O)        0.124    12.690 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/pc_fetch[31]_i_4/O
                         net (fo=14, routed)          0.396    13.086    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/tag_ram/ctrl_op_mfspr_o_reg
    SLICE_X32Y10         LUT6 (Prop_lut6_I1_O)        0.124    13.210 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/tag_ram/mem_reg_i_38/O
                         net (fo=35, routed)          0.541    13.752    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/tag_ram/mem_reg_1
    SLICE_X29Y10         LUT3 (Prop_lut3_I1_O)        0.124    13.876 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/tag_ram/mem_reg_i_1/O
                         net (fo=2, routed)           1.251    15.127    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/way_memories[0].way_data_ram/ADDRBWRADDR[9]
    RAMB36_X0Y3          RAMB36E1                                     r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/way_memories[0].way_data_ram/mem_reg/ADDRBWRADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=3862, routed)        1.489    11.489    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/way_memories[0].way_data_ram/clk100
    RAMB36_X0Y3          RAMB36E1                                     r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/way_memories[0].way_data_ram/mem_reg/CLKBWRCLK
                         clock pessimism              0.007    11.496    
                         clock uncertainty           -0.057    11.439    
    RAMB36_X0Y3          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[14])
                                                     -0.566    10.873    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/way_memories[0].way_data_ram/mem_reg
  -------------------------------------------------------------------
                         required time                         10.873    
                         arrival time                         -15.127    
  -------------------------------------------------------------------
                         slack                                 -4.254    

Slack (VIOLATED) :        -4.201ns  (required time - arrival time)
  Source:                 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/dtlb[0].dtlb_match_regs/mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/way_memories[0].way_data_ram/bypass_gen.bypass_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        14.155ns  (logic 6.373ns (45.024%)  route 7.782ns (54.976%))
  Logic Levels:           18  (CARRY4=5 LUT4=3 LUT5=1 LUT6=9)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.451ns = ( 11.451 - 10.000 ) 
    Source Clock Delay      (SCD):    1.597ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3862, routed)        1.597     1.597    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/dtlb[0].dtlb_match_regs/clk100
    RAMB36_X1Y4          RAMB36E1                                     r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/dtlb[0].dtlb_match_regs/mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y4          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[29])
                                                      2.454     4.051 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/dtlb[0].dtlb_match_regs/mem_reg/DOADO[29]
                         net (fo=2, routed)           1.162     5.213    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/DOADO[16]
    SLICE_X48Y22         LUT6 (Prop_lut6_I1_O)        0.124     5.337 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/way_hit_00_carry__0_i_2__0/O
                         net (fo=1, routed)           0.000     5.337    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/S[1]
    SLICE_X48Y22         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     5.907 f  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/way_hit_00_carry__0/CO[2]
                         net (fo=6, routed)           0.485     6.392    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/dtlb[0].dtlb_match_regs/CO[0]
    SLICE_X50Y21         LUT4 (Prop_lut4_I1_O)        0.313     6.705 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/dtlb[0].dtlb_match_regs/mem_reg_1_i_20/O
                         net (fo=52, routed)          0.712     7.417    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/dtlb[0].dtlb_match_regs/ctrl_except_dtlb_miss_o_reg
    SLICE_X49Y18         LUT4 (Prop_lut4_I1_O)        0.124     7.541 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/dtlb[0].dtlb_match_regs/check_way_match[0]_carry_i_14__0/O
                         net (fo=3, routed)           0.958     8.498    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/dtlb[0].dtlb_match_regs/atomic_gen.atomic_reserve_reg
    SLICE_X47Y15         LUT6 (Prop_lut6_I0_O)        0.124     8.622 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/dtlb[0].dtlb_match_regs/i__carry_i_1/O
                         net (fo=1, routed)           0.000     8.622    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/dbus_adr_reg[13]_0[2]
    SLICE_X47Y15         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.023 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/refill_hit2_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     9.023    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/refill_hit2_inferred__0/i__carry_n_0
    SLICE_X47Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.137 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/refill_hit2_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.137    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/refill_hit2_inferred__0/i__carry__0_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     9.408 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/refill_hit2_inferred__0/i__carry__1/CO[0]
                         net (fo=1, routed)           0.581     9.989    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/refill_hit2
    SLICE_X46Y16         LUT6 (Prop_lut6_I0_O)        0.373    10.362 f  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/access_done_i_5/O
                         net (fo=2, routed)           0.305    10.667    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/dtlb[0].dtlb_match_regs/mem_reg_2
    SLICE_X47Y14         LUT6 (Prop_lut6_I5_O)        0.124    10.791 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/dtlb[0].dtlb_match_regs/execute_opc_alu_o[3]_i_14/O
                         net (fo=2, routed)           0.307    11.098    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/dtlb[0].dtlb_match_regs/atomic_gen.atomic_flag_set_reg
    SLICE_X44Y14         LUT6 (Prop_lut6_I1_O)        0.124    11.222 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/dtlb[0].dtlb_match_regs/atomic_gen.atomic_flag_set_i_4/O
                         net (fo=5, routed)           0.325    11.548    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/lsu_valid_o
    SLICE_X43Y14         LUT6 (Prop_lut6_I4_O)        0.124    11.672 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/mem_reg_i_2__4/O
                         net (fo=7, routed)           0.595    12.266    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/ctrl_op_mfspr_o_reg
    SLICE_X43Y11         LUT6 (Prop_lut6_I4_O)        0.124    12.390 f  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/ctrl_rfd_adr_o[4]_i_2/O
                         net (fo=3, routed)           0.325    12.715    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/ctrl_rfd_adr_o[4]_i_2_n_0
    SLICE_X45Y11         LUT4 (Prop_lut4_I2_O)        0.124    12.839 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/ctrl_rfd_adr_o[4]_i_1/O
                         net (fo=121, routed)         0.533    13.372    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/padv_execute_o
    SLICE_X45Y10         LUT5 (Prop_lut5_I1_O)        0.124    13.496 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/mem_reg_i_12__2/O
                         net (fo=2, routed)           0.596    14.093    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/way_memories[0].way_data_ram/dmmu_gen.virt_addr[1]
    SLICE_X46Y10         LUT6 (Prop_lut6_I1_O)        0.124    14.217 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/way_memories[0].way_data_ram/bypass_gen.bypass2_carry_i_4/O
                         net (fo=1, routed)           0.000    14.217    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/way_memories[0].way_data_ram/bypass_gen.bypass2_carry_i_4_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    14.730 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/way_memories[0].way_data_ram/bypass_gen.bypass2_carry/CO[3]
                         net (fo=1, routed)           0.898    15.628    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/CO[0]
    SLICE_X46Y5          LUT6 (Prop_lut6_I0_O)        0.124    15.752 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/bypass_gen.bypass_i_1__0/O
                         net (fo=1, routed)           0.000    15.752    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/way_memories[0].way_data_ram/tag_save_lru_reg[0]
    SLICE_X46Y5          FDRE                                         r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/way_memories[0].way_data_ram/bypass_gen.bypass_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=3862, routed)        1.451    11.451    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/way_memories[0].way_data_ram/clk100
    SLICE_X46Y5          FDRE                                         r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/way_memories[0].way_data_ram/bypass_gen.bypass_reg/C
                         clock pessimism              0.079    11.530    
                         clock uncertainty           -0.057    11.474    
    SLICE_X46Y5          FDRE (Setup_fdre_C_D)        0.077    11.551    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/way_memories[0].way_data_ram/bypass_gen.bypass_reg
  -------------------------------------------------------------------
                         required time                         11.551    
                         arrival time                         -15.752    
  -------------------------------------------------------------------
                         slack                                 -4.201    

Slack (VIOLATED) :        -4.197ns  (required time - arrival time)
  Source:                 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/dtlb[0].dtlb_match_regs/mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/immu_gen.mor1kx_immu/itlb[0].itlb_translate_regs/mem_reg/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        13.481ns  (logic 5.612ns (41.628%)  route 7.869ns (58.372%))
  Logic Levels:           15  (CARRY4=4 LUT3=1 LUT4=2 LUT6=8)
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.497ns = ( 11.497 - 10.000 ) 
    Source Clock Delay      (SCD):    1.597ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3862, routed)        1.597     1.597    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/dtlb[0].dtlb_match_regs/clk100
    RAMB36_X1Y4          RAMB36E1                                     r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/dtlb[0].dtlb_match_regs/mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y4          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[29])
                                                      2.454     4.051 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/dtlb[0].dtlb_match_regs/mem_reg/DOADO[29]
                         net (fo=2, routed)           1.162     5.213    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/DOADO[16]
    SLICE_X48Y22         LUT6 (Prop_lut6_I1_O)        0.124     5.337 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/way_hit_00_carry__0_i_2__0/O
                         net (fo=1, routed)           0.000     5.337    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/S[1]
    SLICE_X48Y22         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     5.907 f  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/way_hit_00_carry__0/CO[2]
                         net (fo=6, routed)           0.485     6.392    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/dtlb[0].dtlb_match_regs/CO[0]
    SLICE_X50Y21         LUT4 (Prop_lut4_I1_O)        0.313     6.705 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/dtlb[0].dtlb_match_regs/mem_reg_1_i_20/O
                         net (fo=52, routed)          0.712     7.417    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/dtlb[0].dtlb_match_regs/ctrl_except_dtlb_miss_o_reg
    SLICE_X49Y18         LUT4 (Prop_lut4_I1_O)        0.124     7.541 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/dtlb[0].dtlb_match_regs/check_way_match[0]_carry_i_14__0/O
                         net (fo=3, routed)           0.958     8.498    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/dtlb[0].dtlb_match_regs/atomic_gen.atomic_reserve_reg
    SLICE_X47Y15         LUT6 (Prop_lut6_I0_O)        0.124     8.622 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/dtlb[0].dtlb_match_regs/i__carry_i_1/O
                         net (fo=1, routed)           0.000     8.622    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/dbus_adr_reg[13]_0[2]
    SLICE_X47Y15         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.023 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/refill_hit2_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     9.023    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/refill_hit2_inferred__0/i__carry_n_0
    SLICE_X47Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.137 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/refill_hit2_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.137    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/refill_hit2_inferred__0/i__carry__0_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     9.408 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/refill_hit2_inferred__0/i__carry__1/CO[0]
                         net (fo=1, routed)           0.581     9.989    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/refill_hit2
    SLICE_X46Y16         LUT6 (Prop_lut6_I0_O)        0.373    10.362 f  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/access_done_i_5/O
                         net (fo=2, routed)           0.305    10.667    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/dtlb[0].dtlb_match_regs/mem_reg_2
    SLICE_X47Y14         LUT6 (Prop_lut6_I5_O)        0.124    10.791 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/dtlb[0].dtlb_match_regs/execute_opc_alu_o[3]_i_14/O
                         net (fo=2, routed)           0.316    11.107    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/dtlb[0].dtlb_translate_regs/dbus_ack_reg
    SLICE_X43Y14         LUT6 (Prop_lut6_I2_O)        0.124    11.231 f  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/dtlb[0].dtlb_translate_regs/execute_opc_alu_o[3]_i_5/O
                         net (fo=1, routed)           0.309    11.540    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/dtlb[0].dtlb_translate_regs/execute_opc_alu_o[3]_i_5_n_0
    SLICE_X42Y12         LUT6 (Prop_lut6_I3_O)        0.124    11.664 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/dtlb[0].dtlb_translate_regs/execute_opc_alu_o[3]_i_1/O
                         net (fo=254, routed)         0.902    12.566    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/padv_decode_o
    SLICE_X32Y11         LUT6 (Prop_lut6_I4_O)        0.124    12.690 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/pc_fetch[31]_i_4/O
                         net (fo=14, routed)          0.396    13.086    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/tag_ram/ctrl_op_mfspr_o_reg
    SLICE_X32Y10         LUT6 (Prop_lut6_I1_O)        0.124    13.210 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/tag_ram/mem_reg_i_38/O
                         net (fo=35, routed)          1.085    14.295    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/tag_ram/mem_reg_1
    SLICE_X9Y8           LUT3 (Prop_lut3_I1_O)        0.124    14.419 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/tag_ram/mem_reg_i_7/O
                         net (fo=2, routed)           0.659    15.078    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/immu_gen.mor1kx_immu/itlb[0].itlb_translate_regs/immu_gen.virt_addr[5]
    RAMB36_X0Y0          RAMB36E1                                     r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/immu_gen.mor1kx_immu/itlb[0].itlb_translate_regs/mem_reg/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=3862, routed)        1.497    11.497    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/immu_gen.mor1kx_immu/itlb[0].itlb_translate_regs/clk100
    RAMB36_X0Y0          RAMB36E1                                     r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/immu_gen.mor1kx_immu/itlb[0].itlb_translate_regs/mem_reg/CLKBWRCLK
                         clock pessimism              0.007    11.504    
                         clock uncertainty           -0.057    11.447    
    RAMB36_X0Y0          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.566    10.881    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/immu_gen.mor1kx_immu/itlb[0].itlb_translate_regs/mem_reg
  -------------------------------------------------------------------
                         required time                         10.881    
                         arrival time                         -15.078    
  -------------------------------------------------------------------
                         slack                                 -4.197    

Slack (VIOLATED) :        -4.181ns  (required time - arrival time)
  Source:                 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/dtlb[0].dtlb_match_regs/mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/immu_gen.mor1kx_immu/itlb[0].itlb_translate_regs/mem_reg/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        13.465ns  (logic 5.612ns (41.680%)  route 7.853ns (58.320%))
  Logic Levels:           15  (CARRY4=4 LUT4=2 LUT6=9)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.496ns = ( 11.496 - 10.000 ) 
    Source Clock Delay      (SCD):    1.597ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3862, routed)        1.597     1.597    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/dtlb[0].dtlb_match_regs/clk100
    RAMB36_X1Y4          RAMB36E1                                     r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/dtlb[0].dtlb_match_regs/mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y4          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[29])
                                                      2.454     4.051 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/dtlb[0].dtlb_match_regs/mem_reg/DOADO[29]
                         net (fo=2, routed)           1.162     5.213    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/DOADO[16]
    SLICE_X48Y22         LUT6 (Prop_lut6_I1_O)        0.124     5.337 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/way_hit_00_carry__0_i_2__0/O
                         net (fo=1, routed)           0.000     5.337    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/S[1]
    SLICE_X48Y22         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     5.907 f  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/way_hit_00_carry__0/CO[2]
                         net (fo=6, routed)           0.485     6.392    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/dtlb[0].dtlb_match_regs/CO[0]
    SLICE_X50Y21         LUT4 (Prop_lut4_I1_O)        0.313     6.705 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/dtlb[0].dtlb_match_regs/mem_reg_1_i_20/O
                         net (fo=52, routed)          0.712     7.417    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/dtlb[0].dtlb_match_regs/ctrl_except_dtlb_miss_o_reg
    SLICE_X49Y18         LUT4 (Prop_lut4_I1_O)        0.124     7.541 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/dtlb[0].dtlb_match_regs/check_way_match[0]_carry_i_14__0/O
                         net (fo=3, routed)           0.958     8.498    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/dtlb[0].dtlb_match_regs/atomic_gen.atomic_reserve_reg
    SLICE_X47Y15         LUT6 (Prop_lut6_I0_O)        0.124     8.622 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/dtlb[0].dtlb_match_regs/i__carry_i_1/O
                         net (fo=1, routed)           0.000     8.622    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/dbus_adr_reg[13]_0[2]
    SLICE_X47Y15         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.023 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/refill_hit2_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     9.023    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/refill_hit2_inferred__0/i__carry_n_0
    SLICE_X47Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.137 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/refill_hit2_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.137    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/refill_hit2_inferred__0/i__carry__0_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     9.408 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/refill_hit2_inferred__0/i__carry__1/CO[0]
                         net (fo=1, routed)           0.581     9.989    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/refill_hit2
    SLICE_X46Y16         LUT6 (Prop_lut6_I0_O)        0.373    10.362 f  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/access_done_i_5/O
                         net (fo=2, routed)           0.305    10.667    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/dtlb[0].dtlb_match_regs/mem_reg_2
    SLICE_X47Y14         LUT6 (Prop_lut6_I5_O)        0.124    10.791 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/dtlb[0].dtlb_match_regs/execute_opc_alu_o[3]_i_14/O
                         net (fo=2, routed)           0.316    11.107    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/dtlb[0].dtlb_translate_regs/dbus_ack_reg
    SLICE_X43Y14         LUT6 (Prop_lut6_I2_O)        0.124    11.231 f  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/dtlb[0].dtlb_translate_regs/execute_opc_alu_o[3]_i_5/O
                         net (fo=1, routed)           0.309    11.540    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/dtlb[0].dtlb_translate_regs/execute_opc_alu_o[3]_i_5_n_0
    SLICE_X42Y12         LUT6 (Prop_lut6_I3_O)        0.124    11.664 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/dtlb[0].dtlb_translate_regs/execute_opc_alu_o[3]_i_1/O
                         net (fo=254, routed)         0.902    12.566    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/padv_decode_o
    SLICE_X32Y11         LUT6 (Prop_lut6_I4_O)        0.124    12.690 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/pc_fetch[31]_i_4/O
                         net (fo=14, routed)          0.396    13.086    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/tag_ram/ctrl_op_mfspr_o_reg
    SLICE_X32Y10         LUT6 (Prop_lut6_I1_O)        0.124    13.210 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/tag_ram/mem_reg_i_38/O
                         net (fo=35, routed)          1.121    14.332    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/decode_except_itlb_miss_o_reg
    SLICE_X10Y4          LUT6 (Prop_lut6_I4_O)        0.124    14.456 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/mem_reg_i_2__5/O
                         net (fo=1, routed)           0.606    15.061    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/immu_gen.mor1kx_immu/itlb[0].itlb_translate_regs/ADDRARDADDR[4]
    RAMB36_X0Y0          RAMB36E1                                     r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/immu_gen.mor1kx_immu/itlb[0].itlb_translate_regs/mem_reg/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=3862, routed)        1.496    11.496    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/immu_gen.mor1kx_immu/itlb[0].itlb_translate_regs/clk100
    RAMB36_X0Y0          RAMB36E1                                     r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/immu_gen.mor1kx_immu/itlb[0].itlb_translate_regs/mem_reg/CLKARDCLK
                         clock pessimism              0.007    11.503    
                         clock uncertainty           -0.057    11.446    
    RAMB36_X0Y0          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.566    10.880    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/immu_gen.mor1kx_immu/itlb[0].itlb_translate_regs/mem_reg
  -------------------------------------------------------------------
                         required time                         10.880    
                         arrival time                         -15.061    
  -------------------------------------------------------------------
                         slack                                 -4.181    

Slack (VIOLATED) :        -4.179ns  (required time - arrival time)
  Source:                 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/dtlb[0].dtlb_match_regs/mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/immu_gen.mor1kx_immu/itlb[0].itlb_match_regs/mem_reg/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        13.461ns  (logic 5.612ns (41.689%)  route 7.849ns (58.311%))
  Logic Levels:           15  (CARRY4=4 LUT4=2 LUT6=9)
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.495ns = ( 11.495 - 10.000 ) 
    Source Clock Delay      (SCD):    1.597ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3862, routed)        1.597     1.597    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/dtlb[0].dtlb_match_regs/clk100
    RAMB36_X1Y4          RAMB36E1                                     r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/dtlb[0].dtlb_match_regs/mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y4          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[29])
                                                      2.454     4.051 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/dtlb[0].dtlb_match_regs/mem_reg/DOADO[29]
                         net (fo=2, routed)           1.162     5.213    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/DOADO[16]
    SLICE_X48Y22         LUT6 (Prop_lut6_I1_O)        0.124     5.337 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/way_hit_00_carry__0_i_2__0/O
                         net (fo=1, routed)           0.000     5.337    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/S[1]
    SLICE_X48Y22         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     5.907 f  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/way_hit_00_carry__0/CO[2]
                         net (fo=6, routed)           0.485     6.392    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/dtlb[0].dtlb_match_regs/CO[0]
    SLICE_X50Y21         LUT4 (Prop_lut4_I1_O)        0.313     6.705 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/dtlb[0].dtlb_match_regs/mem_reg_1_i_20/O
                         net (fo=52, routed)          0.712     7.417    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/dtlb[0].dtlb_match_regs/ctrl_except_dtlb_miss_o_reg
    SLICE_X49Y18         LUT4 (Prop_lut4_I1_O)        0.124     7.541 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/dtlb[0].dtlb_match_regs/check_way_match[0]_carry_i_14__0/O
                         net (fo=3, routed)           0.958     8.498    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/dtlb[0].dtlb_match_regs/atomic_gen.atomic_reserve_reg
    SLICE_X47Y15         LUT6 (Prop_lut6_I0_O)        0.124     8.622 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/dtlb[0].dtlb_match_regs/i__carry_i_1/O
                         net (fo=1, routed)           0.000     8.622    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/dbus_adr_reg[13]_0[2]
    SLICE_X47Y15         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.023 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/refill_hit2_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     9.023    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/refill_hit2_inferred__0/i__carry_n_0
    SLICE_X47Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.137 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/refill_hit2_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.137    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/refill_hit2_inferred__0/i__carry__0_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     9.408 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/refill_hit2_inferred__0/i__carry__1/CO[0]
                         net (fo=1, routed)           0.581     9.989    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/refill_hit2
    SLICE_X46Y16         LUT6 (Prop_lut6_I0_O)        0.373    10.362 f  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/access_done_i_5/O
                         net (fo=2, routed)           0.305    10.667    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/dtlb[0].dtlb_match_regs/mem_reg_2
    SLICE_X47Y14         LUT6 (Prop_lut6_I5_O)        0.124    10.791 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/dtlb[0].dtlb_match_regs/execute_opc_alu_o[3]_i_14/O
                         net (fo=2, routed)           0.316    11.107    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/dtlb[0].dtlb_translate_regs/dbus_ack_reg
    SLICE_X43Y14         LUT6 (Prop_lut6_I2_O)        0.124    11.231 f  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/dtlb[0].dtlb_translate_regs/execute_opc_alu_o[3]_i_5/O
                         net (fo=1, routed)           0.309    11.540    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/dtlb[0].dtlb_translate_regs/execute_opc_alu_o[3]_i_5_n_0
    SLICE_X42Y12         LUT6 (Prop_lut6_I3_O)        0.124    11.664 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/dtlb[0].dtlb_translate_regs/execute_opc_alu_o[3]_i_1/O
                         net (fo=254, routed)         0.902    12.566    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/padv_decode_o
    SLICE_X32Y11         LUT6 (Prop_lut6_I4_O)        0.124    12.690 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/pc_fetch[31]_i_4/O
                         net (fo=14, routed)          0.396    13.086    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/tag_ram/ctrl_op_mfspr_o_reg
    SLICE_X32Y10         LUT6 (Prop_lut6_I1_O)        0.124    13.210 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/tag_ram/mem_reg_i_38/O
                         net (fo=35, routed)          1.117    14.328    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/decode_except_itlb_miss_o_reg
    SLICE_X10Y4          LUT6 (Prop_lut6_I4_O)        0.124    14.452 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/mem_reg_i_3__7/O
                         net (fo=1, routed)           0.607    15.058    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/immu_gen.mor1kx_immu/itlb[0].itlb_match_regs/ctrl_alu_result_o_reg[7][3]
    RAMB36_X0Y1          RAMB36E1                                     r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/immu_gen.mor1kx_immu/itlb[0].itlb_match_regs/mem_reg/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=3862, routed)        1.495    11.495    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/immu_gen.mor1kx_immu/itlb[0].itlb_match_regs/clk100
    RAMB36_X0Y1          RAMB36E1                                     r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/immu_gen.mor1kx_immu/itlb[0].itlb_match_regs/mem_reg/CLKARDCLK
                         clock pessimism              0.007    11.502    
                         clock uncertainty           -0.057    11.445    
    RAMB36_X0Y1          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.566    10.879    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/immu_gen.mor1kx_immu/itlb[0].itlb_match_regs/mem_reg
  -------------------------------------------------------------------
                         required time                         10.879    
                         arrival time                         -15.058    
  -------------------------------------------------------------------
                         slack                                 -4.179    

Slack (VIOLATED) :        -4.173ns  (required time - arrival time)
  Source:                 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/dtlb[0].dtlb_match_regs/mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/way_memories[0].way_data_ram/mem_reg/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        13.449ns  (logic 5.612ns (41.727%)  route 7.837ns (58.273%))
  Logic Levels:           15  (CARRY4=4 LUT4=2 LUT6=9)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.489ns = ( 11.489 - 10.000 ) 
    Source Clock Delay      (SCD):    1.597ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3862, routed)        1.597     1.597    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/dtlb[0].dtlb_match_regs/clk100
    RAMB36_X1Y4          RAMB36E1                                     r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/dtlb[0].dtlb_match_regs/mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y4          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[29])
                                                      2.454     4.051 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/dtlb[0].dtlb_match_regs/mem_reg/DOADO[29]
                         net (fo=2, routed)           1.162     5.213    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/DOADO[16]
    SLICE_X48Y22         LUT6 (Prop_lut6_I1_O)        0.124     5.337 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/way_hit_00_carry__0_i_2__0/O
                         net (fo=1, routed)           0.000     5.337    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/S[1]
    SLICE_X48Y22         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     5.907 f  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/way_hit_00_carry__0/CO[2]
                         net (fo=6, routed)           0.485     6.392    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/dtlb[0].dtlb_match_regs/CO[0]
    SLICE_X50Y21         LUT4 (Prop_lut4_I1_O)        0.313     6.705 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/dtlb[0].dtlb_match_regs/mem_reg_1_i_20/O
                         net (fo=52, routed)          0.712     7.417    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/dtlb[0].dtlb_match_regs/ctrl_except_dtlb_miss_o_reg
    SLICE_X49Y18         LUT4 (Prop_lut4_I1_O)        0.124     7.541 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/dtlb[0].dtlb_match_regs/check_way_match[0]_carry_i_14__0/O
                         net (fo=3, routed)           0.958     8.498    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/dtlb[0].dtlb_match_regs/atomic_gen.atomic_reserve_reg
    SLICE_X47Y15         LUT6 (Prop_lut6_I0_O)        0.124     8.622 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/dtlb[0].dtlb_match_regs/i__carry_i_1/O
                         net (fo=1, routed)           0.000     8.622    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/dbus_adr_reg[13]_0[2]
    SLICE_X47Y15         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.023 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/refill_hit2_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     9.023    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/refill_hit2_inferred__0/i__carry_n_0
    SLICE_X47Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.137 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/refill_hit2_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.137    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/refill_hit2_inferred__0/i__carry__0_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     9.408 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/refill_hit2_inferred__0/i__carry__1/CO[0]
                         net (fo=1, routed)           0.581     9.989    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/refill_hit2
    SLICE_X46Y16         LUT6 (Prop_lut6_I0_O)        0.373    10.362 f  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/access_done_i_5/O
                         net (fo=2, routed)           0.305    10.667    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/dtlb[0].dtlb_match_regs/mem_reg_2
    SLICE_X47Y14         LUT6 (Prop_lut6_I5_O)        0.124    10.791 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/dtlb[0].dtlb_match_regs/execute_opc_alu_o[3]_i_14/O
                         net (fo=2, routed)           0.316    11.107    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/dtlb[0].dtlb_translate_regs/dbus_ack_reg
    SLICE_X43Y14         LUT6 (Prop_lut6_I2_O)        0.124    11.231 f  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/dtlb[0].dtlb_translate_regs/execute_opc_alu_o[3]_i_5/O
                         net (fo=1, routed)           0.309    11.540    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/dtlb[0].dtlb_translate_regs/execute_opc_alu_o[3]_i_5_n_0
    SLICE_X42Y12         LUT6 (Prop_lut6_I3_O)        0.124    11.664 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/dtlb[0].dtlb_translate_regs/execute_opc_alu_o[3]_i_1/O
                         net (fo=254, routed)         0.902    12.566    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/padv_decode_o
    SLICE_X32Y11         LUT6 (Prop_lut6_I4_O)        0.124    12.690 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/pc_fetch[31]_i_4/O
                         net (fo=14, routed)          0.396    13.086    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/tag_ram/ctrl_op_mfspr_o_reg
    SLICE_X32Y10         LUT6 (Prop_lut6_I1_O)        0.124    13.210 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/tag_ram/mem_reg_i_38/O
                         net (fo=35, routed)          0.855    14.065    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/decode_except_itlb_miss_o_reg_1
    SLICE_X13Y11         LUT6 (Prop_lut6_I5_O)        0.124    14.189 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/mem_reg_i_6__6/O
                         net (fo=2, routed)           0.857    15.046    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/way_memories[0].way_data_ram/ADDRBWRADDR[4]
    RAMB36_X0Y3          RAMB36E1                                     r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/way_memories[0].way_data_ram/mem_reg/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=3862, routed)        1.489    11.489    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/way_memories[0].way_data_ram/clk100
    RAMB36_X0Y3          RAMB36E1                                     r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/way_memories[0].way_data_ram/mem_reg/CLKBWRCLK
                         clock pessimism              0.007    11.496    
                         clock uncertainty           -0.057    11.439    
    RAMB36_X0Y3          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                     -0.566    10.873    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/way_memories[0].way_data_ram/mem_reg
  -------------------------------------------------------------------
                         required time                         10.873    
                         arrival time                         -15.046    
  -------------------------------------------------------------------
                         slack                                 -4.173    

Slack (VIOLATED) :        -4.172ns  (required time - arrival time)
  Source:                 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/dtlb[0].dtlb_match_regs/mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/immu_gen.mor1kx_immu/itlb[0].itlb_match_regs/mem_reg/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        13.455ns  (logic 5.612ns (41.711%)  route 7.843ns (58.289%))
  Logic Levels:           15  (CARRY4=4 LUT4=2 LUT6=9)
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.495ns = ( 11.495 - 10.000 ) 
    Source Clock Delay      (SCD):    1.597ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3862, routed)        1.597     1.597    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/dtlb[0].dtlb_match_regs/clk100
    RAMB36_X1Y4          RAMB36E1                                     r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/dtlb[0].dtlb_match_regs/mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y4          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[29])
                                                      2.454     4.051 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/dtlb[0].dtlb_match_regs/mem_reg/DOADO[29]
                         net (fo=2, routed)           1.162     5.213    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/DOADO[16]
    SLICE_X48Y22         LUT6 (Prop_lut6_I1_O)        0.124     5.337 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/way_hit_00_carry__0_i_2__0/O
                         net (fo=1, routed)           0.000     5.337    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/S[1]
    SLICE_X48Y22         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     5.907 f  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/way_hit_00_carry__0/CO[2]
                         net (fo=6, routed)           0.485     6.392    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/dtlb[0].dtlb_match_regs/CO[0]
    SLICE_X50Y21         LUT4 (Prop_lut4_I1_O)        0.313     6.705 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/dtlb[0].dtlb_match_regs/mem_reg_1_i_20/O
                         net (fo=52, routed)          0.712     7.417    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/dtlb[0].dtlb_match_regs/ctrl_except_dtlb_miss_o_reg
    SLICE_X49Y18         LUT4 (Prop_lut4_I1_O)        0.124     7.541 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/dtlb[0].dtlb_match_regs/check_way_match[0]_carry_i_14__0/O
                         net (fo=3, routed)           0.958     8.498    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/dtlb[0].dtlb_match_regs/atomic_gen.atomic_reserve_reg
    SLICE_X47Y15         LUT6 (Prop_lut6_I0_O)        0.124     8.622 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/dtlb[0].dtlb_match_regs/i__carry_i_1/O
                         net (fo=1, routed)           0.000     8.622    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/dbus_adr_reg[13]_0[2]
    SLICE_X47Y15         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.023 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/refill_hit2_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     9.023    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/refill_hit2_inferred__0/i__carry_n_0
    SLICE_X47Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.137 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/refill_hit2_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.137    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/refill_hit2_inferred__0/i__carry__0_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     9.408 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/refill_hit2_inferred__0/i__carry__1/CO[0]
                         net (fo=1, routed)           0.581     9.989    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/refill_hit2
    SLICE_X46Y16         LUT6 (Prop_lut6_I0_O)        0.373    10.362 f  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/access_done_i_5/O
                         net (fo=2, routed)           0.305    10.667    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/dtlb[0].dtlb_match_regs/mem_reg_2
    SLICE_X47Y14         LUT6 (Prop_lut6_I5_O)        0.124    10.791 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/dtlb[0].dtlb_match_regs/execute_opc_alu_o[3]_i_14/O
                         net (fo=2, routed)           0.316    11.107    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/dtlb[0].dtlb_translate_regs/dbus_ack_reg
    SLICE_X43Y14         LUT6 (Prop_lut6_I2_O)        0.124    11.231 f  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/dtlb[0].dtlb_translate_regs/execute_opc_alu_o[3]_i_5/O
                         net (fo=1, routed)           0.309    11.540    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/dtlb[0].dtlb_translate_regs/execute_opc_alu_o[3]_i_5_n_0
    SLICE_X42Y12         LUT6 (Prop_lut6_I3_O)        0.124    11.664 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/dtlb[0].dtlb_translate_regs/execute_opc_alu_o[3]_i_1/O
                         net (fo=254, routed)         0.902    12.566    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/padv_decode_o
    SLICE_X32Y11         LUT6 (Prop_lut6_I4_O)        0.124    12.690 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/pc_fetch[31]_i_4/O
                         net (fo=14, routed)          0.396    13.086    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/tag_ram/ctrl_op_mfspr_o_reg
    SLICE_X32Y10         LUT6 (Prop_lut6_I1_O)        0.124    13.210 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/tag_ram/mem_reg_i_38/O
                         net (fo=35, routed)          1.108    14.319    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/decode_except_itlb_miss_o_reg
    SLICE_X9Y7           LUT6 (Prop_lut6_I4_O)        0.124    14.443 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/mem_reg_i_5__7/O
                         net (fo=1, routed)           0.609    15.051    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/immu_gen.mor1kx_immu/itlb[0].itlb_match_regs/ctrl_alu_result_o_reg[7][1]
    RAMB36_X0Y1          RAMB36E1                                     r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/immu_gen.mor1kx_immu/itlb[0].itlb_match_regs/mem_reg/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=3862, routed)        1.495    11.495    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/immu_gen.mor1kx_immu/itlb[0].itlb_match_regs/clk100
    RAMB36_X0Y1          RAMB36E1                                     r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/immu_gen.mor1kx_immu/itlb[0].itlb_match_regs/mem_reg/CLKARDCLK
                         clock pessimism              0.007    11.502    
                         clock uncertainty           -0.057    11.445    
    RAMB36_X0Y1          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.566    10.879    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/immu_gen.mor1kx_immu/itlb[0].itlb_match_regs/mem_reg
  -------------------------------------------------------------------
                         required time                         10.879    
                         arrival time                         -15.051    
  -------------------------------------------------------------------
                         slack                                 -4.172    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 netsoc_sdram_bandwidth_nreads_r_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            netsoc_sdram_bandwidth_nreads_status_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.141ns (41.316%)  route 0.200ns (58.684%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.861ns
    Source Clock Delay      (SCD):    0.597ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3862, routed)        0.597     0.597    sys_clk
    SLICE_X59Y49         FDRE                                         r  netsoc_sdram_bandwidth_nreads_r_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y49         FDRE (Prop_fdre_C_Q)         0.141     0.738 r  netsoc_sdram_bandwidth_nreads_r_reg[5]/Q
                         net (fo=1, routed)           0.200     0.938    netsoc_sdram_bandwidth_nreads_r[5]
    SLICE_X59Y50         FDRE                                         r  netsoc_sdram_bandwidth_nreads_status_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3862, routed)        0.861     0.861    sys_clk
    SLICE_X59Y50         FDRE                                         r  netsoc_sdram_bandwidth_nreads_status_reg[5]/C
                         clock pessimism              0.000     0.861    
    SLICE_X59Y50         FDRE (Hold_fdre_C_D)         0.046     0.907    netsoc_sdram_bandwidth_nreads_status_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.907    
                         arrival time                           0.938    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 ethmac_reader_fifo_produce_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_14_reg_0_1_6_11/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.348%)  route 0.217ns (60.652%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.834ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3862, routed)        0.564     0.564    sys_clk
    SLICE_X43Y41         FDRE                                         r  ethmac_reader_fifo_produce_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y41         FDRE (Prop_fdre_C_Q)         0.141     0.705 r  ethmac_reader_fifo_produce_reg/Q
                         net (fo=17, routed)          0.217     0.922    storage_14_reg_0_1_6_11/ADDRD0
    SLICE_X42Y41         RAMD32                                       r  storage_14_reg_0_1_6_11/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3862, routed)        0.834     0.834    storage_14_reg_0_1_6_11/WCLK
    SLICE_X42Y41         RAMD32                                       r  storage_14_reg_0_1_6_11/RAMA/CLK
                         clock pessimism             -0.257     0.577    
    SLICE_X42Y41         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.887    storage_14_reg_0_1_6_11/RAMA
  -------------------------------------------------------------------
                         required time                         -0.887    
                         arrival time                           0.922    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 ethmac_reader_fifo_produce_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_14_reg_0_1_6_11/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.348%)  route 0.217ns (60.652%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.834ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3862, routed)        0.564     0.564    sys_clk
    SLICE_X43Y41         FDRE                                         r  ethmac_reader_fifo_produce_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y41         FDRE (Prop_fdre_C_Q)         0.141     0.705 r  ethmac_reader_fifo_produce_reg/Q
                         net (fo=17, routed)          0.217     0.922    storage_14_reg_0_1_6_11/ADDRD0
    SLICE_X42Y41         RAMD32                                       r  storage_14_reg_0_1_6_11/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3862, routed)        0.834     0.834    storage_14_reg_0_1_6_11/WCLK
    SLICE_X42Y41         RAMD32                                       r  storage_14_reg_0_1_6_11/RAMA_D1/CLK
                         clock pessimism             -0.257     0.577    
    SLICE_X42Y41         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.887    storage_14_reg_0_1_6_11/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -0.887    
                         arrival time                           0.922    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 ethmac_reader_fifo_produce_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_14_reg_0_1_6_11/RAMB/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.348%)  route 0.217ns (60.652%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.834ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3862, routed)        0.564     0.564    sys_clk
    SLICE_X43Y41         FDRE                                         r  ethmac_reader_fifo_produce_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y41         FDRE (Prop_fdre_C_Q)         0.141     0.705 r  ethmac_reader_fifo_produce_reg/Q
                         net (fo=17, routed)          0.217     0.922    storage_14_reg_0_1_6_11/ADDRD0
    SLICE_X42Y41         RAMD32                                       r  storage_14_reg_0_1_6_11/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3862, routed)        0.834     0.834    storage_14_reg_0_1_6_11/WCLK
    SLICE_X42Y41         RAMD32                                       r  storage_14_reg_0_1_6_11/RAMB/CLK
                         clock pessimism             -0.257     0.577    
    SLICE_X42Y41         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.887    storage_14_reg_0_1_6_11/RAMB
  -------------------------------------------------------------------
                         required time                         -0.887    
                         arrival time                           0.922    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 ethmac_reader_fifo_produce_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_14_reg_0_1_6_11/RAMB_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.348%)  route 0.217ns (60.652%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.834ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3862, routed)        0.564     0.564    sys_clk
    SLICE_X43Y41         FDRE                                         r  ethmac_reader_fifo_produce_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y41         FDRE (Prop_fdre_C_Q)         0.141     0.705 r  ethmac_reader_fifo_produce_reg/Q
                         net (fo=17, routed)          0.217     0.922    storage_14_reg_0_1_6_11/ADDRD0
    SLICE_X42Y41         RAMD32                                       r  storage_14_reg_0_1_6_11/RAMB_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3862, routed)        0.834     0.834    storage_14_reg_0_1_6_11/WCLK
    SLICE_X42Y41         RAMD32                                       r  storage_14_reg_0_1_6_11/RAMB_D1/CLK
                         clock pessimism             -0.257     0.577    
    SLICE_X42Y41         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.887    storage_14_reg_0_1_6_11/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -0.887    
                         arrival time                           0.922    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 ethmac_reader_fifo_produce_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_14_reg_0_1_6_11/RAMC/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.348%)  route 0.217ns (60.652%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.834ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3862, routed)        0.564     0.564    sys_clk
    SLICE_X43Y41         FDRE                                         r  ethmac_reader_fifo_produce_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y41         FDRE (Prop_fdre_C_Q)         0.141     0.705 r  ethmac_reader_fifo_produce_reg/Q
                         net (fo=17, routed)          0.217     0.922    storage_14_reg_0_1_6_11/ADDRD0
    SLICE_X42Y41         RAMD32                                       r  storage_14_reg_0_1_6_11/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3862, routed)        0.834     0.834    storage_14_reg_0_1_6_11/WCLK
    SLICE_X42Y41         RAMD32                                       r  storage_14_reg_0_1_6_11/RAMC/CLK
                         clock pessimism             -0.257     0.577    
    SLICE_X42Y41         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.887    storage_14_reg_0_1_6_11/RAMC
  -------------------------------------------------------------------
                         required time                         -0.887    
                         arrival time                           0.922    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 ethmac_reader_fifo_produce_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_14_reg_0_1_6_11/RAMC_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.348%)  route 0.217ns (60.652%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.834ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3862, routed)        0.564     0.564    sys_clk
    SLICE_X43Y41         FDRE                                         r  ethmac_reader_fifo_produce_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y41         FDRE (Prop_fdre_C_Q)         0.141     0.705 r  ethmac_reader_fifo_produce_reg/Q
                         net (fo=17, routed)          0.217     0.922    storage_14_reg_0_1_6_11/ADDRD0
    SLICE_X42Y41         RAMD32                                       r  storage_14_reg_0_1_6_11/RAMC_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3862, routed)        0.834     0.834    storage_14_reg_0_1_6_11/WCLK
    SLICE_X42Y41         RAMD32                                       r  storage_14_reg_0_1_6_11/RAMC_D1/CLK
                         clock pessimism             -0.257     0.577    
    SLICE_X42Y41         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.887    storage_14_reg_0_1_6_11/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -0.887    
                         arrival time                           0.922    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 ethmac_reader_fifo_produce_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_14_reg_0_1_6_11/RAMD/ADR0
                            (rising edge-triggered cell RAMS32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.348%)  route 0.217ns (60.652%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.834ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3862, routed)        0.564     0.564    sys_clk
    SLICE_X43Y41         FDRE                                         r  ethmac_reader_fifo_produce_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y41         FDRE (Prop_fdre_C_Q)         0.141     0.705 r  ethmac_reader_fifo_produce_reg/Q
                         net (fo=17, routed)          0.217     0.922    storage_14_reg_0_1_6_11/ADDRD0
    SLICE_X42Y41         RAMS32                                       r  storage_14_reg_0_1_6_11/RAMD/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3862, routed)        0.834     0.834    storage_14_reg_0_1_6_11/WCLK
    SLICE_X42Y41         RAMS32                                       r  storage_14_reg_0_1_6_11/RAMD/CLK
                         clock pessimism             -0.257     0.577    
    SLICE_X42Y41         RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     0.887    storage_14_reg_0_1_6_11/RAMD
  -------------------------------------------------------------------
                         required time                         -0.887    
                         arrival time                           0.922    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 ethmac_reader_fifo_produce_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_14_reg_0_1_6_11/RAMD_D1/ADR0
                            (rising edge-triggered cell RAMS32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.348%)  route 0.217ns (60.652%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.834ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3862, routed)        0.564     0.564    sys_clk
    SLICE_X43Y41         FDRE                                         r  ethmac_reader_fifo_produce_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y41         FDRE (Prop_fdre_C_Q)         0.141     0.705 r  ethmac_reader_fifo_produce_reg/Q
                         net (fo=17, routed)          0.217     0.922    storage_14_reg_0_1_6_11/ADDRD0
    SLICE_X42Y41         RAMS32                                       r  storage_14_reg_0_1_6_11/RAMD_D1/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3862, routed)        0.834     0.834    storage_14_reg_0_1_6_11/WCLK
    SLICE_X42Y41         RAMS32                                       r  storage_14_reg_0_1_6_11/RAMD_D1/CLK
                         clock pessimism             -0.257     0.577    
    SLICE_X42Y41         RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     0.887    storage_14_reg_0_1_6_11/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -0.887    
                         arrival time                           0.922    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 netsoc_netsoc_uart_tx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_reg_0_15_0_5/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.228%)  route 0.218ns (60.772%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3862, routed)        0.563     0.563    sys_clk
    SLICE_X53Y51         FDRE                                         r  netsoc_netsoc_uart_tx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y51         FDRE (Prop_fdre_C_Q)         0.141     0.704 r  netsoc_netsoc_uart_tx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.218     0.922    storage_reg_0_15_0_5/ADDRD0
    SLICE_X52Y51         RAMD32                                       r  storage_reg_0_15_0_5/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3862, routed)        0.833     0.833    storage_reg_0_15_0_5/WCLK
    SLICE_X52Y51         RAMD32                                       r  storage_reg_0_15_0_5/RAMA/CLK
                         clock pessimism             -0.258     0.576    
    SLICE_X52Y51         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.886    storage_reg_0_15_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -0.886    
                         arrival time                           0.922    
  -------------------------------------------------------------------
                         slack                                  0.036    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { BUFG/O }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     XADC/DCLK           n/a            4.000         10.000      6.000      XADC_X0Y0     XADC/DCLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         10.000      6.116      DSP48_X1Y4    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/threestagemultiply.mul_result1_reg__0/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         10.000      6.116      DSP48_X1Y2    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/threestagemultiply.mul_result10/CLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X1Y12  mem_3_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X1Y12  mem_3_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X1Y13  mem_4_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X1Y13  mem_4_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X1Y5   mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/store_buffer_gen.mor1kx_store_buffer/fifo_ram/mem_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB36_X1Y5   mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/store_buffer_gen.mor1kx_store_buffer/fifo_ram/mem_reg_0/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X1Y5   mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/store_buffer_gen.mor1kx_store_buffer/fifo_ram/mem_reg_1/CLKARDCLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y35  storage_13_reg_0_1_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y35  storage_13_reg_0_1_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y35  storage_13_reg_0_1_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y35  storage_13_reg_0_1_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y35  storage_13_reg_0_1_0_5/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y35  storage_13_reg_0_1_0_5/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y35  storage_13_reg_0_1_0_5/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y35  storage_13_reg_0_1_0_5/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y36  storage_13_reg_0_1_18_23/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y36  storage_13_reg_0_1_18_23/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y35  storage_13_reg_0_1_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y35  storage_13_reg_0_1_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y35  storage_13_reg_0_1_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y35  storage_13_reg_0_1_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y35  storage_13_reg_0_1_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y35  storage_13_reg_0_1_0_5/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y35  storage_13_reg_0_1_0_5/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y35  storage_13_reg_0_1_0_5/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y36  storage_13_reg_0_1_18_23/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y36  storage_13_reg_0_1_18_23/RAMA_D1/CLK



------------------------------------------------------------------------------------------------
| Data sheet
| ----------
------------------------------------------------------------------------------------------------

Input Ports Setup/Hold

-----------+------------------+----------------+----------+---------------+---------+---------------+---------+-------------------+
Reference  | Input            | IO Reg         | Delay    |     Setup(ns) | Process |      Hold(ns) | Process | Internal          |
Clock      | Port             | Type           | Type     | to Clk (Edge) | Corner  | to Clk (Edge) | Corner  | Clock             |
-----------+------------------+----------------+----------+---------------+---------+---------------+---------+-------------------+
clk100     | cpu_reset        | FDPE           | -        |     0.267 (r) | FAST    |     1.898 (r) | SLOW    | netsoc_pll_clk200 |
clk100     | ddram_dq[0]      | ISERDESE2 (IO) | VARIABLE |    -0.662 (r) | FAST    |     4.496 (r) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[0]      | ISERDESE2 (IO) | VARIABLE |    -0.590 (f) | FAST    |     4.496 (f) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[1]      | ISERDESE2 (IO) | VARIABLE |    -0.658 (r) | FAST    |     4.492 (r) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[1]      | ISERDESE2 (IO) | VARIABLE |    -0.586 (f) | FAST    |     4.492 (f) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[2]      | ISERDESE2 (IO) | VARIABLE |    -0.660 (r) | FAST    |     4.494 (r) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[2]      | ISERDESE2 (IO) | VARIABLE |    -0.588 (f) | FAST    |     4.494 (f) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[3]      | ISERDESE2 (IO) | VARIABLE |    -0.661 (r) | FAST    |     4.495 (r) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[3]      | ISERDESE2 (IO) | VARIABLE |    -0.589 (f) | FAST    |     4.495 (f) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[4]      | ISERDESE2 (IO) | VARIABLE |    -0.659 (r) | FAST    |     4.494 (r) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[4]      | ISERDESE2 (IO) | VARIABLE |    -0.587 (f) | FAST    |     4.494 (f) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[5]      | ISERDESE2 (IO) | VARIABLE |    -0.644 (r) | FAST    |     4.478 (r) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[5]      | ISERDESE2 (IO) | VARIABLE |    -0.572 (f) | FAST    |     4.478 (f) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[6]      | ISERDESE2 (IO) | VARIABLE |    -0.659 (r) | FAST    |     4.493 (r) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[6]      | ISERDESE2 (IO) | VARIABLE |    -0.587 (f) | FAST    |     4.493 (f) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[7]      | ISERDESE2 (IO) | VARIABLE |    -0.659 (r) | FAST    |     4.493 (r) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[7]      | ISERDESE2 (IO) | VARIABLE |    -0.587 (f) | FAST    |     4.493 (f) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[8]      | ISERDESE2 (IO) | VARIABLE |    -0.606 (r) | FAST    |     4.434 (r) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[8]      | ISERDESE2 (IO) | VARIABLE |    -0.534 (f) | FAST    |     4.434 (f) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[9]      | ISERDESE2 (IO) | VARIABLE |    -0.628 (r) | FAST    |     4.454 (r) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[9]      | ISERDESE2 (IO) | VARIABLE |    -0.556 (f) | FAST    |     4.454 (f) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[10]     | ISERDESE2 (IO) | VARIABLE |    -0.600 (r) | FAST    |     4.432 (r) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[10]     | ISERDESE2 (IO) | VARIABLE |    -0.528 (f) | FAST    |     4.432 (f) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[11]     | ISERDESE2 (IO) | VARIABLE |    -0.612 (r) | FAST    |     4.439 (r) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[11]     | ISERDESE2 (IO) | VARIABLE |    -0.540 (f) | FAST    |     4.439 (f) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[12]     | ISERDESE2 (IO) | VARIABLE |    -0.613 (r) | FAST    |     4.446 (r) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[12]     | ISERDESE2 (IO) | VARIABLE |    -0.541 (f) | FAST    |     4.446 (f) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[13]     | ISERDESE2 (IO) | VARIABLE |    -0.632 (r) | FAST    |     4.460 (r) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[13]     | ISERDESE2 (IO) | VARIABLE |    -0.560 (f) | FAST    |     4.460 (f) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[14]     | ISERDESE2 (IO) | VARIABLE |    -0.601 (r) | FAST    |     4.433 (r) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[14]     | ISERDESE2 (IO) | VARIABLE |    -0.529 (f) | FAST    |     4.433 (f) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[15]     | ISERDESE2 (IO) | VARIABLE |    -0.633 (r) | FAST    |     4.461 (r) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[15]     | ISERDESE2 (IO) | VARIABLE |    -0.561 (f) | FAST    |     4.461 (f) | SLOW    | netsoc_pll_sys4x  |
eth_rx_clk | eth_dv           | FDRE           | -        |     3.613 (r) | SLOW    |    -0.577 (r) | FAST    |                   |
eth_rx_clk | eth_rx_data[0]   | FDRE           | -        |     1.784 (r) | SLOW    |    -0.106 (r) | FAST    |                   |
eth_rx_clk | eth_rx_data[1]   | FDRE           | -        |     2.305 (r) | SLOW    |    -0.316 (r) | FAST    |                   |
eth_rx_clk | eth_rx_data[2]   | FDRE           | -        |     1.790 (r) | SLOW    |    -0.094 (r) | FAST    |                   |
eth_rx_clk | eth_rx_data[3]   | FDRE           | -        |     2.087 (r) | SLOW    |    -0.207 (r) | FAST    |                   |
sys_clk    | cpu_reset        | FDPE           | -        |     3.483 (r) | SLOW    |    -0.799 (r) | FAST    |                   |
sys_clk    | eth_mdio         | FDRE           | -        |     2.780 (r) | SLOW    |    -0.477 (r) | FAST    |                   |
sys_clk    | serial_rx        | FDRE           | -        |     3.917 (r) | SLOW    |    -1.036 (r) | FAST    |                   |
sys_clk    | spiflash_1x_miso | FDRE           | -        |     2.909 (r) | SLOW    |    -0.272 (r) | FAST    |                   |
-----------+------------------+----------------+----------+---------------+---------+---------------+---------+-------------------+


Output Ports Clock-to-out

-----------+------------------+----------------+-------+----------------+---------+----------------+---------+----------------------+
Reference  | Output           | IO Reg         | Delay | Max Clk (Edge) | Process | Min Clk (Edge) | Process | Internal             |
Clock      | Port             | Type           | Type  |    to port(ns) | Corner  |    to port(ns) | Corner  | Clock                |
-----------+------------------+----------------+-------+----------------+---------+----------------+---------+----------------------+
clk100     | eth_ref_clk      | BUFR           | -     |     10.330 (r) | SLOW    |      2.981 (r) | FAST    | netsoc_eth_clk       |
clk100     | eth_ref_clk      | BUFR           | -     |     10.330 (f) | SLOW    |      2.981 (f) | FAST    | netsoc_eth_clk       |
clk100     | ddram_a[0]       | OSERDESE2 (IO) | -     |      8.351 (r) | SLOW    |      2.462 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_a[1]       | OSERDESE2 (IO) | -     |      8.354 (r) | SLOW    |      2.460 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_a[2]       | OSERDESE2 (IO) | -     |      8.344 (r) | SLOW    |      2.453 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_a[3]       | OSERDESE2 (IO) | -     |      8.356 (r) | SLOW    |      2.463 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_a[4]       | OSERDESE2 (IO) | -     |      8.349 (r) | SLOW    |      2.455 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_a[5]       | OSERDESE2 (IO) | -     |      8.375 (r) | SLOW    |      2.479 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_a[6]       | OSERDESE2 (IO) | -     |      8.380 (r) | SLOW    |      2.485 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_a[7]       | OSERDESE2 (IO) | -     |      8.377 (r) | SLOW    |      2.481 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_a[8]       | OSERDESE2 (IO) | -     |      8.368 (r) | SLOW    |      2.473 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_a[9]       | OSERDESE2 (IO) | -     |      8.383 (r) | SLOW    |      2.488 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_a[10]      | OSERDESE2 (IO) | -     |      8.367 (r) | SLOW    |      2.472 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_a[11]      | OSERDESE2 (IO) | -     |      8.376 (r) | SLOW    |      2.480 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_a[12]      | OSERDESE2 (IO) | -     |      8.374 (r) | SLOW    |      2.479 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_a[13]      | OSERDESE2 (IO) | -     |      8.364 (r) | SLOW    |      2.468 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_ba[0]      | OSERDESE2 (IO) | -     |      8.356 (r) | SLOW    |      2.464 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_ba[1]      | OSERDESE2 (IO) | -     |      8.349 (r) | SLOW    |      2.460 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_ba[2]      | OSERDESE2 (IO) | -     |      8.352 (r) | SLOW    |      2.463 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_cas_n      | OSERDESE2 (IO) | -     |      8.345 (r) | SLOW    |      2.454 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_cke        | OSERDESE2 (IO) | -     |      8.337 (r) | SLOW    |      2.449 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_clk_n      | OSERDESE2 (IO) | -     |      8.501 (r) | SLOW    |      2.450 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_clk_p      | OSERDESE2 (IO) | -     |      8.508 (r) | SLOW    |      2.457 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_cs_n       | OSERDESE2 (IO) | -     |      8.356 (r) | SLOW    |      2.460 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_dm[0]      | OSERDESE2 (IO) | -     |      8.375 (r) | SLOW    |      2.479 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_dm[1]      | OSERDESE2 (IO) | -     |      8.397 (r) | SLOW    |      2.503 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_dq[0]      | OSERDESE2 (IO) | -     |      9.298 (r) | SLOW    |      2.143 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_dq[1]      | OSERDESE2 (IO) | -     |      9.300 (r) | SLOW    |      2.150 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_dq[2]      | OSERDESE2 (IO) | -     |      9.300 (r) | SLOW    |      2.148 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_dq[3]      | OSERDESE2 (IO) | -     |      9.298 (r) | SLOW    |      2.144 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_dq[4]      | OSERDESE2 (IO) | -     |      9.299 (r) | SLOW    |      2.146 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_dq[5]      | OSERDESE2 (IO) | -     |      9.301 (r) | SLOW    |      2.166 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_dq[6]      | OSERDESE2 (IO) | -     |      9.298 (r) | SLOW    |      2.146 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_dq[7]      | OSERDESE2 (IO) | -     |      9.299 (r) | SLOW    |      2.147 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_dq[8]      | OSERDESE2 (IO) | -     |      9.287 (r) | SLOW    |      2.189 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_dq[9]      | OSERDESE2 (IO) | -     |      9.284 (r) | SLOW    |      2.164 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_dq[10]     | OSERDESE2 (IO) | -     |      9.294 (r) | SLOW    |      2.201 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_dq[11]     | OSERDESE2 (IO) | -     |      9.287 (r) | SLOW    |      2.183 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_dq[12]     | OSERDESE2 (IO) | -     |      9.295 (r) | SLOW    |      2.188 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_dq[13]     | OSERDESE2 (IO) | -     |      9.286 (r) | SLOW    |      2.161 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_dq[14]     | OSERDESE2 (IO) | -     |      9.294 (r) | SLOW    |      2.200 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_dq[15]     | OSERDESE2 (IO) | -     |      9.286 (r) | SLOW    |      2.160 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_odt        | OSERDESE2 (IO) | -     |      8.363 (r) | SLOW    |      2.468 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_ras_n      | OSERDESE2 (IO) | -     |      8.345 (r) | SLOW    |      2.457 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_reset_n    | OSERDESE2 (IO) | -     |      8.335 (r) | SLOW    |      2.440 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_we_n       | OSERDESE2 (IO) | -     |      8.338 (r) | SLOW    |      2.450 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_dqs_n[0]   | OSERDESE2 (IO) | -     |      9.923 (r) | SLOW    |      2.754 (r) | FAST    | netsoc_pll_sys4x_dqs |
clk100     | ddram_dqs_n[1]   | OSERDESE2 (IO) | -     |      9.916 (r) | SLOW    |      2.780 (r) | FAST    | netsoc_pll_sys4x_dqs |
clk100     | ddram_dqs_p[0]   | OSERDESE2 (IO) | -     |      9.924 (r) | SLOW    |      2.761 (r) | FAST    | netsoc_pll_sys4x_dqs |
clk100     | ddram_dqs_p[1]   | OSERDESE2 (IO) | -     |      9.917 (r) | SLOW    |      2.776 (r) | FAST    | netsoc_pll_sys4x_dqs |
eth_tx_clk | eth_tx_data[0]   | FDRE           | -     |      8.622 (r) | SLOW    |      2.877 (r) | FAST    |                      |
eth_tx_clk | eth_tx_data[1]   | FDRE           | -     |      8.149 (r) | SLOW    |      2.679 (r) | FAST    |                      |
eth_tx_clk | eth_tx_data[2]   | FDRE           | -     |      8.332 (r) | SLOW    |      2.750 (r) | FAST    |                      |
eth_tx_clk | eth_tx_data[3]   | FDRE           | -     |      8.465 (r) | SLOW    |      2.782 (r) | FAST    |                      |
eth_tx_clk | eth_tx_en        | FDRE           | -     |      7.959 (r) | SLOW    |      2.596 (r) | FAST    |                      |
sys_clk    | ddram_dq[0]      | FDRE           | -     |      7.620 (r) | SLOW    |      2.022 (r) | FAST    |                      |
sys_clk    | ddram_dq[1]      | FDRE           | -     |      7.830 (r) | SLOW    |      2.115 (r) | FAST    |                      |
sys_clk    | ddram_dq[2]      | FDRE           | -     |      7.671 (r) | SLOW    |      2.047 (r) | FAST    |                      |
sys_clk    | ddram_dq[3]      | FDRE           | -     |      7.310 (r) | SLOW    |      1.883 (r) | FAST    |                      |
sys_clk    | ddram_dq[4]      | FDRE           | -     |      7.762 (r) | SLOW    |      2.083 (r) | FAST    |                      |
sys_clk    | ddram_dq[5]      | FDRE           | -     |      7.963 (r) | SLOW    |      2.180 (r) | FAST    |                      |
sys_clk    | ddram_dq[6]      | FDRE           | -     |      7.470 (r) | SLOW    |      1.959 (r) | FAST    |                      |
sys_clk    | ddram_dq[7]      | FDRE           | -     |      7.612 (r) | SLOW    |      2.019 (r) | FAST    |                      |
sys_clk    | ddram_dq[8]      | FDRE           | -     |      6.562 (r) | SLOW    |      1.596 (r) | FAST    |                      |
sys_clk    | ddram_dq[9]      | FDRE           | -     |      6.875 (r) | SLOW    |      1.700 (r) | FAST    |                      |
sys_clk    | ddram_dq[10]     | FDRE           | -     |      6.855 (r) | SLOW    |      1.739 (r) | FAST    |                      |
sys_clk    | ddram_dq[11]     | FDRE           | -     |      6.264 (r) | SLOW    |      1.474 (r) | FAST    |                      |
sys_clk    | ddram_dq[12]     | FDRE           | -     |      7.005 (r) | SLOW    |      1.791 (r) | FAST    |                      |
sys_clk    | ddram_dq[13]     | FDRE           | -     |      6.722 (r) | SLOW    |      1.648 (r) | FAST    |                      |
sys_clk    | ddram_dq[14]     | FDRE           | -     |      6.705 (r) | SLOW    |      1.674 (r) | FAST    |                      |
sys_clk    | ddram_dq[15]     | FDRE           | -     |      6.862 (r) | SLOW    |      1.702 (r) | FAST    |                      |
sys_clk    | ddram_dqs_n[0]   | FDRE           | -     |      7.969 (r) | SLOW    |      2.148 (r) | FAST    |                      |
sys_clk    | ddram_dqs_n[1]   | FDRE           | -     |      6.554 (r) | SLOW    |      1.565 (r) | FAST    |                      |
sys_clk    | ddram_dqs_p[0]   | FDRE           | -     |      7.970 (r) | SLOW    |      2.155 (r) | FAST    |                      |
sys_clk    | ddram_dqs_p[1]   | FDRE           | -     |      6.555 (r) | SLOW    |      1.560 (r) | FAST    |                      |
sys_clk    | eth_mdc          | FDRE           | -     |      9.325 (r) | SLOW    |      3.024 (r) | FAST    |                      |
sys_clk    | eth_mdio         | FDSE           | -     |      9.850 (r) | SLOW    |      3.115 (r) | FAST    |                      |
sys_clk    | eth_rst_n        | FDRE           | -     |     10.648 (r) | SLOW    |      2.887 (r) | FAST    |                      |
sys_clk    | serial_tx        | FDSE           | -     |     10.266 (r) | SLOW    |      3.471 (r) | FAST    |                      |
sys_clk    | spiflash_1x_cs_n | FDRE           | -     |      9.546 (r) | SLOW    |      2.883 (r) | FAST    |                      |
sys_clk    | spiflash_1x_mosi | FDRE           | -     |     10.268 (r) | SLOW    |      3.062 (r) | FAST    |                      |
-----------+------------------+----------------+-------+----------------+---------+----------------+---------+----------------------+


Setup between Clocks

-----------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+
Source     | Destination |  Src:Rise     | Process |  Src:Rise     | Process |  Src:Fall     | Process |  Src:Fall     | Process |
Clock      | Clock       | Dest:Rise(ns) | Corner  | Dest:Fall(ns) | Corner  | Dest:Rise(ns) | Corner  | Dest:Fall(ns) | Corner  |
-----------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+
clk100     | clk100      |         2.464 | SLOW    |               |         |               |         |               |         |
eth_rx_clk | eth_rx_clk  |         7.370 | SLOW    |               |         |               |         |               |         |
sys_clk    | eth_rx_clk  |         3.978 | SLOW    |               |         |               |         |               |         |
eth_tx_clk | eth_tx_clk  |        10.679 | SLOW    |               |         |               |         |               |         |
sys_clk    | eth_tx_clk  |         4.310 | SLOW    |               |         |               |         |               |         |
eth_rx_clk | sys_clk     |         1.771 | SLOW    |               |         |               |         |               |         |
eth_tx_clk | sys_clk     |         1.873 | SLOW    |               |         |               |         |               |         |
sys_clk    | sys_clk     |        14.286 | SLOW    |               |         |               |         |               |         |
-----------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+


Setup / Hold times for input bus
Clocked by: clk100
Worst Case Data Window: 3.968 ns
Ideal Clock Offset to Actual Clock: 2.512 ns
-------------------+------------+---------+-------------+---------+-----------+-----------+---------------+
                   |            | Process |             | Process | Setup     |  Hold     | Source Offset |
Source             |  Setup(ns) | Corner  |    Hold(ns) | Corner  | Slack(ns) | Slack(ns) | to Center(ns) |
-------------------+------------+---------+-------------+---------+-----------+-----------+---------------+
ddram_dq[0]        | -0.662 (r) | FAST    |   4.496 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[0]        | -0.590 (f) | FAST    |   4.496 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[1]        | -0.658 (r) | FAST    |   4.492 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[1]        | -0.586 (f) | FAST    |   4.492 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[2]        | -0.660 (r) | FAST    |   4.494 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[2]        | -0.588 (f) | FAST    |   4.494 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[3]        | -0.661 (r) | FAST    |   4.495 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[3]        | -0.589 (f) | FAST    |   4.495 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[4]        | -0.659 (r) | FAST    |   4.494 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[4]        | -0.587 (f) | FAST    |   4.494 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[5]        | -0.644 (r) | FAST    |   4.478 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[5]        | -0.572 (f) | FAST    |   4.478 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[6]        | -0.659 (r) | FAST    |   4.493 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[6]        | -0.587 (f) | FAST    |   4.493 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[7]        | -0.659 (r) | FAST    |   4.493 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[7]        | -0.587 (f) | FAST    |   4.493 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[8]        | -0.606 (r) | FAST    |   4.434 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[8]        | -0.534 (f) | FAST    |   4.434 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[9]        | -0.628 (r) | FAST    |   4.454 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[9]        | -0.556 (f) | FAST    |   4.454 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[10]       | -0.600 (r) | FAST    |   4.432 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[10]       | -0.528 (f) | FAST    |   4.432 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[11]       | -0.612 (r) | FAST    |   4.439 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[11]       | -0.540 (f) | FAST    |   4.439 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[12]       | -0.613 (r) | FAST    |   4.446 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[12]       | -0.541 (f) | FAST    |   4.446 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[13]       | -0.632 (r) | FAST    |   4.460 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[13]       | -0.560 (f) | FAST    |   4.460 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[14]       | -0.601 (r) | FAST    |   4.433 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[14]       | -0.529 (f) | FAST    |   4.433 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[15]       | -0.633 (r) | FAST    |   4.461 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[15]       | -0.561 (f) | FAST    |   4.461 (f) | SLOW    |       inf |       inf |             - |
-------------------+------------+---------+-------------+---------+-----------+-----------+---------------+
Worst Case Summary | -0.528 (f) | FAST    |   4.496 (r) | SLOW    |       inf |       inf |             - |
-------------------+------------+---------+-------------+---------+-----------+-----------+---------------+



Setup / Hold times for input bus
Clocked by: eth_rx_clk
Worst Case Data Window: 2.211 ns
Ideal Clock Offset to Actual Clock: -1.200 ns
-------------------+-------------+---------+------------+---------+-----------+-----------+---------------+
                   |             | Process |            | Process | Setup     |  Hold     | Source Offset |
Source             |   Setup(ns) | Corner  |   Hold(ns) | Corner  | Slack(ns) | Slack(ns) | to Center(ns) |
-------------------+-------------+---------+------------+---------+-----------+-----------+---------------+
eth_rx_data[0]     |   1.784 (r) | SLOW    | -0.106 (r) | FAST    |       inf |       inf |             - |
eth_rx_data[1]     |   2.305 (r) | SLOW    | -0.316 (r) | FAST    |       inf |       inf |             - |
eth_rx_data[2]     |   1.790 (r) | SLOW    | -0.094 (r) | FAST    |       inf |       inf |             - |
eth_rx_data[3]     |   2.087 (r) | SLOW    | -0.207 (r) | FAST    |       inf |       inf |             - |
-------------------+-------------+---------+------------+---------+-----------+-----------+---------------+
Worst Case Summary |   2.305 (r) | SLOW    | -0.094 (r) | FAST    |       inf |       inf |             - |
-------------------+-------------+---------+------------+---------+-----------+-----------+---------------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.039 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_a[0]         |   8.351 (r) | SLOW    |   2.462 (r) | FAST    |    0.009 |
ddram_a[1]         |   8.354 (r) | SLOW    |   2.460 (r) | FAST    |    0.009 |
ddram_a[2]         |   8.344 (r) | SLOW    |   2.453 (r) | FAST    |    0.000 |
ddram_a[3]         |   8.356 (r) | SLOW    |   2.463 (r) | FAST    |    0.011 |
ddram_a[4]         |   8.349 (r) | SLOW    |   2.455 (r) | FAST    |    0.004 |
ddram_a[5]         |   8.375 (r) | SLOW    |   2.479 (r) | FAST    |    0.031 |
ddram_a[6]         |   8.380 (r) | SLOW    |   2.485 (r) | FAST    |    0.036 |
ddram_a[7]         |   8.377 (r) | SLOW    |   2.481 (r) | FAST    |    0.033 |
ddram_a[8]         |   8.368 (r) | SLOW    |   2.473 (r) | FAST    |    0.024 |
ddram_a[9]         |   8.383 (r) | SLOW    |   2.488 (r) | FAST    |    0.039 |
ddram_a[10]        |   8.367 (r) | SLOW    |   2.472 (r) | FAST    |    0.022 |
ddram_a[11]        |   8.376 (r) | SLOW    |   2.480 (r) | FAST    |    0.032 |
ddram_a[12]        |   8.374 (r) | SLOW    |   2.479 (r) | FAST    |    0.030 |
ddram_a[13]        |   8.364 (r) | SLOW    |   2.468 (r) | FAST    |    0.020 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   8.383 (r) | SLOW    |   2.453 (r) | FAST    |    0.039 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.008 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_ba[0]        |   8.356 (r) | SLOW    |   2.464 (r) | FAST    |    0.008 |
ddram_ba[1]        |   8.349 (r) | SLOW    |   2.460 (r) | FAST    |    0.000 |
ddram_ba[2]        |   8.352 (r) | SLOW    |   2.463 (r) | FAST    |    0.003 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   8.356 (r) | SLOW    |   2.460 (r) | FAST    |    0.008 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.023 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_dm[0]        |   8.375 (r) | SLOW    |   2.479 (r) | FAST    |    0.000 |
ddram_dm[1]        |   8.397 (r) | SLOW    |   2.503 (r) | FAST    |    0.023 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   8.397 (r) | SLOW    |   2.479 (r) | FAST    |    0.023 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.058 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_dq[0]        |   9.298 (r) | SLOW    |   2.143 (r) | FAST    |    0.014 |
ddram_dq[1]        |   9.300 (r) | SLOW    |   2.150 (r) | FAST    |    0.016 |
ddram_dq[2]        |   9.300 (r) | SLOW    |   2.148 (r) | FAST    |    0.016 |
ddram_dq[3]        |   9.298 (r) | SLOW    |   2.144 (r) | FAST    |    0.014 |
ddram_dq[4]        |   9.299 (r) | SLOW    |   2.146 (r) | FAST    |    0.015 |
ddram_dq[5]        |   9.301 (r) | SLOW    |   2.166 (r) | FAST    |    0.022 |
ddram_dq[6]        |   9.298 (r) | SLOW    |   2.146 (r) | FAST    |    0.014 |
ddram_dq[7]        |   9.299 (r) | SLOW    |   2.147 (r) | FAST    |    0.015 |
ddram_dq[8]        |   9.287 (r) | SLOW    |   2.189 (r) | FAST    |    0.045 |
ddram_dq[9]        |   9.284 (r) | SLOW    |   2.164 (r) | FAST    |    0.020 |
ddram_dq[10]       |   9.294 (r) | SLOW    |   2.201 (r) | FAST    |    0.058 |
ddram_dq[11]       |   9.287 (r) | SLOW    |   2.183 (r) | FAST    |    0.040 |
ddram_dq[12]       |   9.295 (r) | SLOW    |   2.188 (r) | FAST    |    0.045 |
ddram_dq[13]       |   9.286 (r) | SLOW    |   2.161 (r) | FAST    |    0.018 |
ddram_dq[14]       |   9.294 (r) | SLOW    |   2.200 (r) | FAST    |    0.057 |
ddram_dq[15]       |   9.286 (r) | SLOW    |   2.160 (r) | FAST    |    0.017 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   9.301 (r) | SLOW    |   2.143 (r) | FAST    |    0.058 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: sys_clk
Bus Skew: 1.699 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_dq[0]        |   7.620 (r) | SLOW    |   2.022 (r) | FAST    |    1.355 |
ddram_dq[1]        |   7.830 (r) | SLOW    |   2.115 (r) | FAST    |    1.566 |
ddram_dq[2]        |   7.671 (r) | SLOW    |   2.047 (r) | FAST    |    1.407 |
ddram_dq[3]        |   7.310 (r) | SLOW    |   1.883 (r) | FAST    |    1.046 |
ddram_dq[4]        |   7.762 (r) | SLOW    |   2.083 (r) | FAST    |    1.498 |
ddram_dq[5]        |   7.963 (r) | SLOW    |   2.180 (r) | FAST    |    1.699 |
ddram_dq[6]        |   7.470 (r) | SLOW    |   1.959 (r) | FAST    |    1.206 |
ddram_dq[7]        |   7.612 (r) | SLOW    |   2.019 (r) | FAST    |    1.348 |
ddram_dq[8]        |   6.562 (r) | SLOW    |   1.596 (r) | FAST    |    0.297 |
ddram_dq[9]        |   6.875 (r) | SLOW    |   1.700 (r) | FAST    |    0.611 |
ddram_dq[10]       |   6.855 (r) | SLOW    |   1.739 (r) | FAST    |    0.591 |
ddram_dq[11]       |   6.264 (r) | SLOW    |   1.474 (r) | FAST    |    0.000 |
ddram_dq[12]       |   7.005 (r) | SLOW    |   1.791 (r) | FAST    |    0.741 |
ddram_dq[13]       |   6.722 (r) | SLOW    |   1.648 (r) | FAST    |    0.458 |
ddram_dq[14]       |   6.705 (r) | SLOW    |   1.674 (r) | FAST    |    0.441 |
ddram_dq[15]       |   6.862 (r) | SLOW    |   1.702 (r) | FAST    |    0.598 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   7.963 (r) | SLOW    |   1.474 (r) | FAST    |    1.699 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.027 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_dqs_n[0]     |   9.923 (r) | SLOW    |   2.754 (r) | FAST    |    0.007 |
ddram_dqs_n[1]     |   9.916 (r) | SLOW    |   2.780 (r) | FAST    |    0.027 |
ddram_dqs_p[0]     |   9.924 (r) | SLOW    |   2.761 (r) | FAST    |    0.008 |
ddram_dqs_p[1]     |   9.917 (r) | SLOW    |   2.776 (r) | FAST    |    0.022 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   9.924 (r) | SLOW    |   2.754 (r) | FAST    |    0.027 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: sys_clk
Bus Skew: 1.416 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_dqs_n[0]     |   7.969 (r) | SLOW    |   2.148 (r) | FAST    |    1.415 |
ddram_dqs_n[1]     |   6.554 (r) | SLOW    |   1.565 (r) | FAST    |    0.005 |
ddram_dqs_p[0]     |   7.970 (r) | SLOW    |   2.155 (r) | FAST    |    1.416 |
ddram_dqs_p[1]     |   6.555 (r) | SLOW    |   1.560 (r) | FAST    |    0.001 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   7.970 (r) | SLOW    |   1.560 (r) | FAST    |    1.416 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: eth_tx_clk
Bus Skew: 0.473 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
eth_tx_data[0]     |   8.622 (r) | SLOW    |   2.877 (r) | FAST    |    0.473 |
eth_tx_data[1]     |   8.149 (r) | SLOW    |   2.679 (r) | FAST    |    0.000 |
eth_tx_data[2]     |   8.332 (r) | SLOW    |   2.750 (r) | FAST    |    0.183 |
eth_tx_data[3]     |   8.465 (r) | SLOW    |   2.782 (r) | FAST    |    0.316 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   8.622 (r) | SLOW    |   2.679 (r) | FAST    |    0.473 |
-------------------+-------------+---------+-------------+---------+----------+




