(set-info :Origin "This instance was generated by: BanditFuzz-- an RL fuzzer for SMT solvers" )
(set-info :Author "Joe Scott, Fed Mora, Vijay Ganesh" )
(set-info :Contact "Joe Scott, joseph.scott@uwaterloo.ca")
(set-logic QF_BV)
(declare-const bool_0 Bool)
(declare-const bool_1 Bool)
(declare-const bool_2 Bool)
(declare-const bool_3 Bool)
(declare-const bool_4 Bool)
(declare-const bv_0 (_ BitVec 32))
(declare-const bv_1 (_ BitVec 32))
(declare-const bv_2 (_ BitVec 32))
(declare-const bv_3 (_ BitVec 32))
(declare-const bv_4 (_ BitVec 32))
(assert (and (bvugt (bvurem bv_3 bv_4) (bvor #xa451c508  bv_1)) (bvule (bvsdiv #x5e244329  #xe6ec3bcc ) (bvsmod bv_2 #x268dd672 ))))
(assert (=> (bvult (bvashr bv_1 bv_1) (bvand #xa46f3ef2  bv_1)) (bvsle (bvadd bv_2 bv_3) (bvxnor #xb4e8e325  #x77f396b4 ))))
(assert (xor (or (not bool_3) (bvule bv_1 bv_2)) (bvule (bvadd #xbaf97144  #xc18c757b ) (bvand bv_4 #x8ade4281 ))))
(assert (bvsgt (bvadd (bvxnor bv_0 bv_0) (bvurem bv_2 #x6d231df5 )) (bvsub (bvxor #x12ea25b3  bv_1) (bvxor bv_2 #xb53814a1 ))))
(assert (and (bvule (bvsdiv #xa74d8806  #xcb7c0881 ) (bvshl bv_2 #xc1e0b362 )) (bvule (bvudiv #x08a6936f  #x9f2c7a73 ) (bvudiv #xe3b5091a  #xea761a65 ))))
(check-sat)
(exit)
