Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Wed Dec 27 01:34:50 2023
| Host         : Desktop-Tyke running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file main_timing_summary_routed.rpt -pb main_timing_summary_routed.pb -rpx main_timing_summary_routed.rpx -warn_on_violation
| Design       : main
| Device       : 7a35t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                Violations  
---------  ----------------  -----------------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell                917         
TIMING-27  Critical Warning  Invalid primary clock on hierarchical pin  1           
LUTAR-1    Warning           LUT drives async reset alert               1           
TIMING-20  Warning           Non-clocked latch                          102         
LATCH-1    Advisory          Existing latches in the design             1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (1019)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (1781)
5. checking no_input_delay (20)
6. checking no_output_delay (45)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (1019)
---------------------------
 There are 536 register/latch pins with no clock driven by root clock pin: clk (HIGH)

 There are 291 register/latch pins with no clock driven by root clock pin: clk2/pwm_reg/Q (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: mode_sel/en3_reg/Q (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: mode_sel/en4_reg/Q (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: mode_sel/en5_reg/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: model2/player/beat1/pwm_reg/Q (HIGH)

 There are 25 register/latch pins with no clock driven by root clock pin: model3_user1/studyer/studyer/beat1/pwm_reg/Q (HIGH)

 There are 25 register/latch pins with no clock driven by root clock pin: model3_user2/studyer/studyer/beat1/pwm_reg/Q (HIGH)

 There are 25 register/latch pins with no clock driven by root clock pin: model3_user3/studyer/studyer/beat1/pwm_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (1781)
---------------------------------------------------
 There are 1781 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (20)
-------------------------------
 There are 20 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (45)
--------------------------------
 There are 45 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     35.335        0.000                      0                   36        0.174        0.000                      0                   36        3.000        0.000                       0                    32  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                      Waveform(ns)       Period(ns)      Frequency(MHz)
-----                                      ------------       ----------      --------------
vga_display_inst/clk_gen_inst/inst/inclk0  {0.000 5.000}      10.000          100.000         
  c0_clk_gen                               {0.000 20.000}     40.000          25.000          
  clkfbout_clk_gen                         {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
vga_display_inst/clk_gen_inst/inst/inclk0                                                                                                                                                    3.000        0.000                       0                     1  
  c0_clk_gen                                    35.335        0.000                      0                   36        0.174        0.000                      0                   36       19.500        0.000                       0                    28  
  clkfbout_clk_gen                                                                                                                                                                           7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group        From Clock        To Clock        
----------        ----------        --------        
(none)                                                
(none)            c0_clk_gen                          
(none)            clkfbout_clk_gen                    
(none)                              c0_clk_gen        


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  vga_display_inst/clk_gen_inst/inst/inclk0
  To Clock:  vga_display_inst/clk_gen_inst/inst/inclk0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         vga_display_inst/clk_gen_inst/inst/inclk0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { vga_display_inst/clk_gen_inst/inst/inclk0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  c0_clk_gen
  To Clock:  c0_clk_gen

Setup :            0  Failing Endpoints,  Worst Slack       35.335ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.174ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             35.335ns  (required time - arrival time)
  Source:                 vga_display_inst/vga_ctrl_inst/cnt_h_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_display_inst/vga_ctrl_inst/cnt_v_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             c0_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (c0_clk_gen rise@40.000ns - c0_clk_gen rise@0.000ns)
  Data Path Delay:        4.619ns  (logic 1.185ns (25.654%)  route 3.434ns (74.346%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.510ns = ( 41.510 - 40.000 ) 
    Source Clock Delay      (SCD):    1.627ns
    Clock Pessimism Removal (CPR):    0.092ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=537, routed)         1.575     1.575    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          1.627     1.627    vga_display_inst/vga_ctrl_inst/c0
    SLICE_X62Y97         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_h_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y97         FDCE (Prop_fdce_C_Q)         0.456     2.083 f  vga_display_inst/vga_ctrl_inst/cnt_h_reg[1]/Q
                         net (fo=7, routed)           1.083     3.166    vga_display_inst/vga_ctrl_inst/cnt_h_reg_n_0_[1]
    SLICE_X62Y97         LUT5 (Prop_lut5_I1_O)        0.154     3.320 r  vga_display_inst/vga_ctrl_inst/cnt_h[9]_i_3/O
                         net (fo=7, routed)           0.842     4.162    vga_display_inst/vga_ctrl_inst/cnt_h[9]_i_3_n_0
    SLICE_X63Y96         LUT6 (Prop_lut6_I1_O)        0.327     4.489 r  vga_display_inst/vga_ctrl_inst/cnt_v[9]_i_6/O
                         net (fo=1, routed)           0.658     5.147    vga_display_inst/vga_ctrl_inst/cnt_v[9]_i_6_n_0
    SLICE_X64Y95         LUT6 (Prop_lut6_I5_O)        0.124     5.271 r  vga_display_inst/vga_ctrl_inst/cnt_v[9]_i_5/O
                         net (fo=4, routed)           0.851     6.122    vga_display_inst/vga_ctrl_inst/cnt_v[9]_i_5_n_0
    SLICE_X64Y97         LUT6 (Prop_lut6_I2_O)        0.124     6.246 r  vga_display_inst/vga_ctrl_inst/cnt_v[2]_i_1/O
                         net (fo=1, routed)           0.000     6.246    vga_display_inst/vga_ctrl_inst/p_0_in[2]
    SLICE_X64Y97         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_v_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock c0_clk_gen rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=537, routed)         1.457    41.457    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    40.000 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          1.510    41.510    vga_display_inst/vga_ctrl_inst/c0
    SLICE_X64Y97         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_v_reg[2]/C
                         clock pessimism              0.092    41.602    
                         clock uncertainty           -0.098    41.504    
    SLICE_X64Y97         FDCE (Setup_fdce_C_D)        0.077    41.581    vga_display_inst/vga_ctrl_inst/cnt_v_reg[2]
  -------------------------------------------------------------------
                         required time                         41.581    
                         arrival time                          -6.246    
  -------------------------------------------------------------------
                         slack                                 35.335    

Slack (MET) :             35.348ns  (required time - arrival time)
  Source:                 vga_display_inst/vga_ctrl_inst/cnt_h_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_display_inst/vga_ctrl_inst/cnt_v_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             c0_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (c0_clk_gen rise@40.000ns - c0_clk_gen rise@0.000ns)
  Data Path Delay:        4.608ns  (logic 1.185ns (25.715%)  route 3.423ns (74.285%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.510ns = ( 41.510 - 40.000 ) 
    Source Clock Delay      (SCD):    1.627ns
    Clock Pessimism Removal (CPR):    0.092ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=537, routed)         1.575     1.575    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          1.627     1.627    vga_display_inst/vga_ctrl_inst/c0
    SLICE_X62Y97         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_h_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y97         FDCE (Prop_fdce_C_Q)         0.456     2.083 f  vga_display_inst/vga_ctrl_inst/cnt_h_reg[1]/Q
                         net (fo=7, routed)           1.083     3.166    vga_display_inst/vga_ctrl_inst/cnt_h_reg_n_0_[1]
    SLICE_X62Y97         LUT5 (Prop_lut5_I1_O)        0.154     3.320 r  vga_display_inst/vga_ctrl_inst/cnt_h[9]_i_3/O
                         net (fo=7, routed)           0.842     4.162    vga_display_inst/vga_ctrl_inst/cnt_h[9]_i_3_n_0
    SLICE_X63Y96         LUT6 (Prop_lut6_I1_O)        0.327     4.489 r  vga_display_inst/vga_ctrl_inst/cnt_v[9]_i_6/O
                         net (fo=1, routed)           0.658     5.147    vga_display_inst/vga_ctrl_inst/cnt_v[9]_i_6_n_0
    SLICE_X64Y95         LUT6 (Prop_lut6_I5_O)        0.124     5.271 r  vga_display_inst/vga_ctrl_inst/cnt_v[9]_i_5/O
                         net (fo=4, routed)           0.840     6.111    vga_display_inst/vga_ctrl_inst/cnt_v[9]_i_5_n_0
    SLICE_X64Y97         LUT6 (Prop_lut6_I5_O)        0.124     6.235 r  vga_display_inst/vga_ctrl_inst/cnt_v[9]_i_2/O
                         net (fo=1, routed)           0.000     6.235    vga_display_inst/vga_ctrl_inst/p_0_in[9]
    SLICE_X64Y97         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_v_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock c0_clk_gen rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=537, routed)         1.457    41.457    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    40.000 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          1.510    41.510    vga_display_inst/vga_ctrl_inst/c0
    SLICE_X64Y97         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_v_reg[9]/C
                         clock pessimism              0.092    41.602    
                         clock uncertainty           -0.098    41.504    
    SLICE_X64Y97         FDCE (Setup_fdce_C_D)        0.079    41.583    vga_display_inst/vga_ctrl_inst/cnt_v_reg[9]
  -------------------------------------------------------------------
                         required time                         41.583    
                         arrival time                          -6.235    
  -------------------------------------------------------------------
                         slack                                 35.348    

Slack (MET) :             35.349ns  (required time - arrival time)
  Source:                 vga_display_inst/vga_ctrl_inst/cnt_h_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_display_inst/vga_ctrl_inst/cnt_v_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             c0_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (c0_clk_gen rise@40.000ns - c0_clk_gen rise@0.000ns)
  Data Path Delay:        4.609ns  (logic 1.185ns (25.710%)  route 3.424ns (74.290%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.510ns = ( 41.510 - 40.000 ) 
    Source Clock Delay      (SCD):    1.627ns
    Clock Pessimism Removal (CPR):    0.092ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=537, routed)         1.575     1.575    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          1.627     1.627    vga_display_inst/vga_ctrl_inst/c0
    SLICE_X62Y97         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_h_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y97         FDCE (Prop_fdce_C_Q)         0.456     2.083 f  vga_display_inst/vga_ctrl_inst/cnt_h_reg[1]/Q
                         net (fo=7, routed)           1.083     3.166    vga_display_inst/vga_ctrl_inst/cnt_h_reg_n_0_[1]
    SLICE_X62Y97         LUT5 (Prop_lut5_I1_O)        0.154     3.320 r  vga_display_inst/vga_ctrl_inst/cnt_h[9]_i_3/O
                         net (fo=7, routed)           0.842     4.162    vga_display_inst/vga_ctrl_inst/cnt_h[9]_i_3_n_0
    SLICE_X63Y96         LUT6 (Prop_lut6_I1_O)        0.327     4.489 r  vga_display_inst/vga_ctrl_inst/cnt_v[9]_i_6/O
                         net (fo=1, routed)           0.658     5.147    vga_display_inst/vga_ctrl_inst/cnt_v[9]_i_6_n_0
    SLICE_X64Y95         LUT6 (Prop_lut6_I5_O)        0.124     5.271 r  vga_display_inst/vga_ctrl_inst/cnt_v[9]_i_5/O
                         net (fo=4, routed)           0.841     6.112    vga_display_inst/vga_ctrl_inst/cnt_v[9]_i_5_n_0
    SLICE_X64Y97         LUT6 (Prop_lut6_I2_O)        0.124     6.236 r  vga_display_inst/vga_ctrl_inst/cnt_v[3]_i_1/O
                         net (fo=1, routed)           0.000     6.236    vga_display_inst/vga_ctrl_inst/p_0_in[3]
    SLICE_X64Y97         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_v_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock c0_clk_gen rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=537, routed)         1.457    41.457    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    40.000 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          1.510    41.510    vga_display_inst/vga_ctrl_inst/c0
    SLICE_X64Y97         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_v_reg[3]/C
                         clock pessimism              0.092    41.602    
                         clock uncertainty           -0.098    41.504    
    SLICE_X64Y97         FDCE (Setup_fdce_C_D)        0.081    41.585    vga_display_inst/vga_ctrl_inst/cnt_v_reg[3]
  -------------------------------------------------------------------
                         required time                         41.585    
                         arrival time                          -6.236    
  -------------------------------------------------------------------
                         slack                                 35.349    

Slack (MET) :             35.527ns  (required time - arrival time)
  Source:                 vga_display_inst/vga_ctrl_inst/cnt_h_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_display_inst/vga_pic_inst/pix_data_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             c0_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (c0_clk_gen rise@40.000ns - c0_clk_gen rise@0.000ns)
  Data Path Delay:        4.429ns  (logic 1.058ns (23.890%)  route 3.371ns (76.110%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.509ns = ( 41.509 - 40.000 ) 
    Source Clock Delay      (SCD):    1.627ns
    Clock Pessimism Removal (CPR):    0.092ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=537, routed)         1.575     1.575    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          1.627     1.627    vga_display_inst/vga_ctrl_inst/c0
    SLICE_X62Y97         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_h_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y97         FDCE (Prop_fdce_C_Q)         0.456     2.083 r  vga_display_inst/vga_ctrl_inst/cnt_h_reg[1]/Q
                         net (fo=7, routed)           1.085     3.168    vga_display_inst/vga_ctrl_inst/cnt_h_reg_n_0_[1]
    SLICE_X62Y97         LUT6 (Prop_lut6_I3_O)        0.124     3.292 r  vga_display_inst/vga_ctrl_inst/pix_data[11]_i_3/O
                         net (fo=16, routed)          0.877     4.169    vga_display_inst/vga_ctrl_inst/pix_data[11]_i_3_n_0
    SLICE_X62Y96         LUT3 (Prop_lut3_I1_O)        0.152     4.321 r  vga_display_inst/vga_ctrl_inst/pix_data[9]_i_6/O
                         net (fo=2, routed)           1.409     5.730    vga_display_inst/vga_ctrl_inst/pix_data[9]_i_6_n_0
    SLICE_X64Y96         LUT6 (Prop_lut6_I4_O)        0.326     6.056 r  vga_display_inst/vga_ctrl_inst/pix_data[9]_i_1/O
                         net (fo=1, routed)           0.000     6.056    vga_display_inst/vga_pic_inst/D[4]
    SLICE_X64Y96         FDCE                                         r  vga_display_inst/vga_pic_inst/pix_data_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock c0_clk_gen rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=537, routed)         1.457    41.457    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    40.000 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          1.509    41.509    vga_display_inst/vga_pic_inst/CLK
    SLICE_X64Y96         FDCE                                         r  vga_display_inst/vga_pic_inst/pix_data_reg[9]/C
                         clock pessimism              0.092    41.601    
                         clock uncertainty           -0.098    41.503    
    SLICE_X64Y96         FDCE (Setup_fdce_C_D)        0.079    41.582    vga_display_inst/vga_pic_inst/pix_data_reg[9]
  -------------------------------------------------------------------
                         required time                         41.582    
                         arrival time                          -6.056    
  -------------------------------------------------------------------
                         slack                                 35.527    

Slack (MET) :             35.557ns  (required time - arrival time)
  Source:                 vga_display_inst/vga_ctrl_inst/cnt_h_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_display_inst/vga_pic_inst/pix_data_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             c0_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (c0_clk_gen rise@40.000ns - c0_clk_gen rise@0.000ns)
  Data Path Delay:        4.349ns  (logic 1.384ns (31.826%)  route 2.965ns (68.174%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.509ns = ( 41.509 - 40.000 ) 
    Source Clock Delay      (SCD):    1.627ns
    Clock Pessimism Removal (CPR):    0.092ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=537, routed)         1.575     1.575    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          1.627     1.627    vga_display_inst/vga_ctrl_inst/c0
    SLICE_X62Y97         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_h_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y97         FDCE (Prop_fdce_C_Q)         0.456     2.083 f  vga_display_inst/vga_ctrl_inst/cnt_h_reg[1]/Q
                         net (fo=7, routed)           0.912     2.995    vga_display_inst/vga_ctrl_inst/cnt_h_reg_n_0_[1]
    SLICE_X62Y97         LUT4 (Prop_lut4_I2_O)        0.152     3.147 r  vga_display_inst/vga_ctrl_inst/pix_data[7]_i_8/O
                         net (fo=1, routed)           0.411     3.558    vga_display_inst/vga_ctrl_inst/pix_data[7]_i_8_n_0
    SLICE_X63Y97         LUT4 (Prop_lut4_I3_O)        0.326     3.884 f  vga_display_inst/vga_ctrl_inst/pix_data[7]_i_4/O
                         net (fo=12, routed)          1.074     4.958    vga_display_inst/vga_ctrl_inst/cnt_h_reg[6]_0
    SLICE_X63Y95         LUT6 (Prop_lut6_I1_O)        0.326     5.284 r  vga_display_inst/vga_ctrl_inst/pix_data[7]_i_5/O
                         net (fo=1, routed)           0.567     5.852    vga_display_inst/vga_ctrl_inst/pix_data[7]_i_5_n_0
    SLICE_X65Y95         LUT5 (Prop_lut5_I4_O)        0.124     5.976 r  vga_display_inst/vga_ctrl_inst/pix_data[7]_i_1/O
                         net (fo=1, routed)           0.000     5.976    vga_display_inst/vga_pic_inst/D[3]
    SLICE_X65Y95         FDCE                                         r  vga_display_inst/vga_pic_inst/pix_data_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock c0_clk_gen rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=537, routed)         1.457    41.457    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    40.000 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          1.509    41.509    vga_display_inst/vga_pic_inst/CLK
    SLICE_X65Y95         FDCE                                         r  vga_display_inst/vga_pic_inst/pix_data_reg[7]/C
                         clock pessimism              0.092    41.601    
                         clock uncertainty           -0.098    41.503    
    SLICE_X65Y95         FDCE (Setup_fdce_C_D)        0.029    41.532    vga_display_inst/vga_pic_inst/pix_data_reg[7]
  -------------------------------------------------------------------
                         required time                         41.532    
                         arrival time                          -5.976    
  -------------------------------------------------------------------
                         slack                                 35.557    

Slack (MET) :             35.580ns  (required time - arrival time)
  Source:                 vga_display_inst/vga_ctrl_inst/cnt_h_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_display_inst/vga_pic_inst/pix_data_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             c0_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (c0_clk_gen rise@40.000ns - c0_clk_gen rise@0.000ns)
  Data Path Delay:        4.327ns  (logic 1.076ns (24.866%)  route 3.251ns (75.134%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.509ns = ( 41.509 - 40.000 ) 
    Source Clock Delay      (SCD):    1.627ns
    Clock Pessimism Removal (CPR):    0.092ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=537, routed)         1.575     1.575    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          1.627     1.627    vga_display_inst/vga_ctrl_inst/c0
    SLICE_X62Y97         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_h_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y97         FDCE (Prop_fdce_C_Q)         0.456     2.083 r  vga_display_inst/vga_ctrl_inst/cnt_h_reg[1]/Q
                         net (fo=7, routed)           1.085     3.168    vga_display_inst/vga_ctrl_inst/cnt_h_reg_n_0_[1]
    SLICE_X62Y97         LUT6 (Prop_lut6_I3_O)        0.124     3.292 r  vga_display_inst/vga_ctrl_inst/pix_data[11]_i_3/O
                         net (fo=16, routed)          0.524     3.816    vga_display_inst/vga_ctrl_inst/pix_data[11]_i_3_n_0
    SLICE_X63Y97         LUT2 (Prop_lut2_I0_O)        0.124     3.940 f  vga_display_inst/vga_ctrl_inst/pix_data[9]_i_10/O
                         net (fo=4, routed)           1.174     5.113    vga_display_inst/vga_ctrl_inst/cnt_h_reg[6]_1
    SLICE_X62Y95         LUT3 (Prop_lut3_I0_O)        0.124     5.237 r  vga_display_inst/vga_ctrl_inst/pix_data[3]_i_4/O
                         net (fo=2, routed)           0.169     5.406    vga_display_inst/vga_ctrl_inst/pix_data[3]_i_4_n_0
    SLICE_X62Y95         LUT6 (Prop_lut6_I0_O)        0.124     5.530 r  vga_display_inst/vga_ctrl_inst/pix_data[1]_i_5/O
                         net (fo=1, routed)           0.300     5.830    vga_display_inst/vga_ctrl_inst/pix_data[1]_i_5_n_0
    SLICE_X62Y96         LUT5 (Prop_lut5_I4_O)        0.124     5.954 r  vga_display_inst/vga_ctrl_inst/pix_data[1]_i_1/O
                         net (fo=1, routed)           0.000     5.954    vga_display_inst/vga_pic_inst/D[0]
    SLICE_X62Y96         FDCE                                         r  vga_display_inst/vga_pic_inst/pix_data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock c0_clk_gen rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=537, routed)         1.457    41.457    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    40.000 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          1.509    41.509    vga_display_inst/vga_pic_inst/CLK
    SLICE_X62Y96         FDCE                                         r  vga_display_inst/vga_pic_inst/pix_data_reg[1]/C
                         clock pessimism              0.092    41.601    
                         clock uncertainty           -0.098    41.503    
    SLICE_X62Y96         FDCE (Setup_fdce_C_D)        0.031    41.534    vga_display_inst/vga_pic_inst/pix_data_reg[1]
  -------------------------------------------------------------------
                         required time                         41.534    
                         arrival time                          -5.954    
  -------------------------------------------------------------------
                         slack                                 35.580    

Slack (MET) :             35.629ns  (required time - arrival time)
  Source:                 vga_display_inst/vga_ctrl_inst/cnt_h_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_display_inst/vga_ctrl_inst/cnt_v_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             c0_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (c0_clk_gen rise@40.000ns - c0_clk_gen rise@0.000ns)
  Data Path Delay:        4.280ns  (logic 1.185ns (27.689%)  route 3.095ns (72.311%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.510ns = ( 41.510 - 40.000 ) 
    Source Clock Delay      (SCD):    1.627ns
    Clock Pessimism Removal (CPR):    0.092ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=537, routed)         1.575     1.575    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          1.627     1.627    vga_display_inst/vga_ctrl_inst/c0
    SLICE_X62Y97         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_h_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y97         FDCE (Prop_fdce_C_Q)         0.456     2.083 f  vga_display_inst/vga_ctrl_inst/cnt_h_reg[1]/Q
                         net (fo=7, routed)           1.083     3.166    vga_display_inst/vga_ctrl_inst/cnt_h_reg_n_0_[1]
    SLICE_X62Y97         LUT5 (Prop_lut5_I1_O)        0.154     3.320 r  vga_display_inst/vga_ctrl_inst/cnt_h[9]_i_3/O
                         net (fo=7, routed)           0.842     4.162    vga_display_inst/vga_ctrl_inst/cnt_h[9]_i_3_n_0
    SLICE_X63Y96         LUT6 (Prop_lut6_I1_O)        0.327     4.489 r  vga_display_inst/vga_ctrl_inst/cnt_v[9]_i_6/O
                         net (fo=1, routed)           0.658     5.147    vga_display_inst/vga_ctrl_inst/cnt_v[9]_i_6_n_0
    SLICE_X64Y95         LUT6 (Prop_lut6_I5_O)        0.124     5.271 r  vga_display_inst/vga_ctrl_inst/cnt_v[9]_i_5/O
                         net (fo=4, routed)           0.511     5.783    vga_display_inst/vga_ctrl_inst/cnt_v[9]_i_5_n_0
    SLICE_X65Y97         LUT6 (Prop_lut6_I1_O)        0.124     5.907 r  vga_display_inst/vga_ctrl_inst/cnt_v[0]_i_1/O
                         net (fo=1, routed)           0.000     5.907    vga_display_inst/vga_ctrl_inst/p_0_in[0]
    SLICE_X65Y97         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_v_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock c0_clk_gen rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=537, routed)         1.457    41.457    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    40.000 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          1.510    41.510    vga_display_inst/vga_ctrl_inst/c0
    SLICE_X65Y97         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_v_reg[0]/C
                         clock pessimism              0.092    41.602    
                         clock uncertainty           -0.098    41.504    
    SLICE_X65Y97         FDCE (Setup_fdce_C_D)        0.031    41.535    vga_display_inst/vga_ctrl_inst/cnt_v_reg[0]
  -------------------------------------------------------------------
                         required time                         41.535    
                         arrival time                          -5.907    
  -------------------------------------------------------------------
                         slack                                 35.629    

Slack (MET) :             35.670ns  (required time - arrival time)
  Source:                 vga_display_inst/vga_ctrl_inst/cnt_h_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_display_inst/vga_pic_inst/pix_data_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             c0_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (c0_clk_gen rise@40.000ns - c0_clk_gen rise@0.000ns)
  Data Path Delay:        4.235ns  (logic 1.384ns (32.680%)  route 2.851ns (67.320%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.509ns = ( 41.509 - 40.000 ) 
    Source Clock Delay      (SCD):    1.627ns
    Clock Pessimism Removal (CPR):    0.092ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=537, routed)         1.575     1.575    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          1.627     1.627    vga_display_inst/vga_ctrl_inst/c0
    SLICE_X62Y97         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_h_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y97         FDCE (Prop_fdce_C_Q)         0.456     2.083 f  vga_display_inst/vga_ctrl_inst/cnt_h_reg[1]/Q
                         net (fo=7, routed)           0.912     2.995    vga_display_inst/vga_ctrl_inst/cnt_h_reg_n_0_[1]
    SLICE_X62Y97         LUT4 (Prop_lut4_I2_O)        0.152     3.147 r  vga_display_inst/vga_ctrl_inst/pix_data[7]_i_8/O
                         net (fo=1, routed)           0.411     3.558    vga_display_inst/vga_ctrl_inst/pix_data[7]_i_8_n_0
    SLICE_X63Y97         LUT4 (Prop_lut4_I3_O)        0.326     3.884 f  vga_display_inst/vga_ctrl_inst/pix_data[7]_i_4/O
                         net (fo=12, routed)          0.854     4.738    vga_display_inst/vga_ctrl_inst/cnt_h_reg[6]_0
    SLICE_X62Y95         LUT6 (Prop_lut6_I2_O)        0.326     5.064 r  vga_display_inst/vga_ctrl_inst/pix_data[3]_i_3/O
                         net (fo=1, routed)           0.674     5.738    vga_display_inst/vga_ctrl_inst/pix_data[3]_i_3_n_0
    SLICE_X62Y95         LUT5 (Prop_lut5_I1_O)        0.124     5.862 r  vga_display_inst/vga_ctrl_inst/pix_data[3]_i_1/O
                         net (fo=1, routed)           0.000     5.862    vga_display_inst/vga_pic_inst/D[1]
    SLICE_X62Y95         FDCE                                         r  vga_display_inst/vga_pic_inst/pix_data_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock c0_clk_gen rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=537, routed)         1.457    41.457    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    40.000 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          1.509    41.509    vga_display_inst/vga_pic_inst/CLK
    SLICE_X62Y95         FDCE                                         r  vga_display_inst/vga_pic_inst/pix_data_reg[3]/C
                         clock pessimism              0.092    41.601    
                         clock uncertainty           -0.098    41.503    
    SLICE_X62Y95         FDCE (Setup_fdce_C_D)        0.029    41.532    vga_display_inst/vga_pic_inst/pix_data_reg[3]
  -------------------------------------------------------------------
                         required time                         41.532    
                         arrival time                          -5.862    
  -------------------------------------------------------------------
                         slack                                 35.670    

Slack (MET) :             35.755ns  (required time - arrival time)
  Source:                 vga_display_inst/vga_ctrl_inst/cnt_h_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_display_inst/vga_pic_inst/pix_data_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             c0_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (c0_clk_gen rise@40.000ns - c0_clk_gen rise@0.000ns)
  Data Path Delay:        4.151ns  (logic 1.384ns (33.343%)  route 2.767ns (66.657%))
  Logic Levels:           4  (LUT4=2 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.509ns = ( 41.509 - 40.000 ) 
    Source Clock Delay      (SCD):    1.627ns
    Clock Pessimism Removal (CPR):    0.092ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=537, routed)         1.575     1.575    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          1.627     1.627    vga_display_inst/vga_ctrl_inst/c0
    SLICE_X62Y97         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_h_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y97         FDCE (Prop_fdce_C_Q)         0.456     2.083 f  vga_display_inst/vga_ctrl_inst/cnt_h_reg[1]/Q
                         net (fo=7, routed)           0.912     2.995    vga_display_inst/vga_ctrl_inst/cnt_h_reg_n_0_[1]
    SLICE_X62Y97         LUT4 (Prop_lut4_I2_O)        0.152     3.147 r  vga_display_inst/vga_ctrl_inst/pix_data[7]_i_8/O
                         net (fo=1, routed)           0.411     3.558    vga_display_inst/vga_ctrl_inst/pix_data[7]_i_8_n_0
    SLICE_X63Y97         LUT4 (Prop_lut4_I3_O)        0.326     3.884 f  vga_display_inst/vga_ctrl_inst/pix_data[7]_i_4/O
                         net (fo=12, routed)          1.011     4.895    vga_display_inst/vga_ctrl_inst/cnt_h_reg[6]_0
    SLICE_X63Y94         LUT6 (Prop_lut6_I3_O)        0.326     5.221 r  vga_display_inst/vga_ctrl_inst/pix_data[5]_i_2/O
                         net (fo=1, routed)           0.433     5.654    vga_display_inst/vga_ctrl_inst/pix_data[5]_i_2_n_0
    SLICE_X63Y94         LUT6 (Prop_lut6_I0_O)        0.124     5.778 r  vga_display_inst/vga_ctrl_inst/pix_data[5]_i_1/O
                         net (fo=1, routed)           0.000     5.778    vga_display_inst/vga_pic_inst/D[2]
    SLICE_X63Y94         FDCE                                         r  vga_display_inst/vga_pic_inst/pix_data_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock c0_clk_gen rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=537, routed)         1.457    41.457    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    40.000 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          1.509    41.509    vga_display_inst/vga_pic_inst/CLK
    SLICE_X63Y94         FDCE                                         r  vga_display_inst/vga_pic_inst/pix_data_reg[5]/C
                         clock pessimism              0.092    41.601    
                         clock uncertainty           -0.098    41.503    
    SLICE_X63Y94         FDCE (Setup_fdce_C_D)        0.029    41.532    vga_display_inst/vga_pic_inst/pix_data_reg[5]
  -------------------------------------------------------------------
                         required time                         41.532    
                         arrival time                          -5.778    
  -------------------------------------------------------------------
                         slack                                 35.755    

Slack (MET) :             35.804ns  (required time - arrival time)
  Source:                 vga_display_inst/vga_ctrl_inst/cnt_h_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_display_inst/vga_pic_inst/pix_data_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             c0_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (c0_clk_gen rise@40.000ns - c0_clk_gen rise@0.000ns)
  Data Path Delay:        4.101ns  (logic 1.076ns (26.235%)  route 3.025ns (73.765%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.509ns = ( 41.509 - 40.000 ) 
    Source Clock Delay      (SCD):    1.627ns
    Clock Pessimism Removal (CPR):    0.092ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=537, routed)         1.575     1.575    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          1.627     1.627    vga_display_inst/vga_ctrl_inst/c0
    SLICE_X62Y97         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_h_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y97         FDCE (Prop_fdce_C_Q)         0.456     2.083 r  vga_display_inst/vga_ctrl_inst/cnt_h_reg[1]/Q
                         net (fo=7, routed)           1.085     3.168    vga_display_inst/vga_ctrl_inst/cnt_h_reg_n_0_[1]
    SLICE_X62Y97         LUT6 (Prop_lut6_I3_O)        0.124     3.292 r  vga_display_inst/vga_ctrl_inst/pix_data[11]_i_3/O
                         net (fo=16, routed)          0.524     3.816    vga_display_inst/vga_ctrl_inst/pix_data[11]_i_3_n_0
    SLICE_X63Y97         LUT2 (Prop_lut2_I0_O)        0.124     3.940 f  vga_display_inst/vga_ctrl_inst/pix_data[9]_i_10/O
                         net (fo=4, routed)           0.817     4.756    model3_user3/pix_data_reg[9]
    SLICE_X65Y96         LUT4 (Prop_lut4_I1_O)        0.124     4.880 r  model3_user3/pix_data[9]_i_3/O
                         net (fo=2, routed)           0.296     5.176    vga_display_inst/vga_ctrl_inst/pix_data_reg[9]
    SLICE_X63Y96         LUT6 (Prop_lut6_I5_O)        0.124     5.300 r  vga_display_inst/vga_ctrl_inst/pix_data[11]_i_5/O
                         net (fo=1, routed)           0.304     5.604    vga_display_inst/vga_ctrl_inst/pix_data[11]_i_5_n_0
    SLICE_X63Y95         LUT6 (Prop_lut6_I5_O)        0.124     5.728 r  vga_display_inst/vga_ctrl_inst/pix_data[11]_i_1/O
                         net (fo=1, routed)           0.000     5.728    vga_display_inst/vga_pic_inst/D[5]
    SLICE_X63Y95         FDCE                                         r  vga_display_inst/vga_pic_inst/pix_data_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock c0_clk_gen rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=537, routed)         1.457    41.457    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    40.000 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          1.509    41.509    vga_display_inst/vga_pic_inst/CLK
    SLICE_X63Y95         FDCE                                         r  vga_display_inst/vga_pic_inst/pix_data_reg[11]/C
                         clock pessimism              0.092    41.601    
                         clock uncertainty           -0.098    41.503    
    SLICE_X63Y95         FDCE (Setup_fdce_C_D)        0.029    41.532    vga_display_inst/vga_pic_inst/pix_data_reg[11]
  -------------------------------------------------------------------
                         required time                         41.532    
                         arrival time                          -5.728    
  -------------------------------------------------------------------
                         slack                                 35.804    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 vga_display_inst/vga_ctrl_inst/cnt_v_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_display_inst/vga_ctrl_inst/cnt_v_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             c0_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c0_clk_gen rise@0.000ns - c0_clk_gen rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.186ns (60.477%)  route 0.122ns (39.523%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.864ns
    Source Clock Delay      (SCD):    0.594ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=537, routed)         0.549     0.549    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.000 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          0.594     0.594    vga_display_inst/vga_ctrl_inst/c0
    SLICE_X65Y97         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_v_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y97         FDCE (Prop_fdce_C_Q)         0.141     0.735 r  vga_display_inst/vga_ctrl_inst/cnt_v_reg[1]/Q
                         net (fo=10, routed)          0.122     0.856    vga_display_inst/vga_ctrl_inst/cnt_v_reg[1]
    SLICE_X64Y97         LUT6 (Prop_lut6_I4_O)        0.045     0.901 r  vga_display_inst/vga_ctrl_inst/cnt_v[3]_i_1/O
                         net (fo=1, routed)           0.000     0.901    vga_display_inst/vga_ctrl_inst/p_0_in[3]
    SLICE_X64Y97         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_v_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=537, routed)         0.817     0.817    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.000 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          0.864     0.864    vga_display_inst/vga_ctrl_inst/c0
    SLICE_X64Y97         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_v_reg[3]/C
                         clock pessimism             -0.258     0.607    
    SLICE_X64Y97         FDCE (Hold_fdce_C_D)         0.121     0.728    vga_display_inst/vga_ctrl_inst/cnt_v_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.728    
                         arrival time                           0.901    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 vga_display_inst/vga_ctrl_inst/cnt_v_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_display_inst/vga_ctrl_inst/cnt_v_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             c0_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c0_clk_gen rise@0.000ns - c0_clk_gen rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.186ns (60.087%)  route 0.124ns (39.913%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.864ns
    Source Clock Delay      (SCD):    0.594ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=537, routed)         0.549     0.549    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.000 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          0.594     0.594    vga_display_inst/vga_ctrl_inst/c0
    SLICE_X65Y97         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_v_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y97         FDCE (Prop_fdce_C_Q)         0.141     0.735 r  vga_display_inst/vga_ctrl_inst/cnt_v_reg[1]/Q
                         net (fo=10, routed)          0.124     0.858    vga_display_inst/vga_ctrl_inst/cnt_v_reg[1]
    SLICE_X64Y97         LUT6 (Prop_lut6_I4_O)        0.045     0.903 r  vga_display_inst/vga_ctrl_inst/cnt_v[2]_i_1/O
                         net (fo=1, routed)           0.000     0.903    vga_display_inst/vga_ctrl_inst/p_0_in[2]
    SLICE_X64Y97         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_v_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=537, routed)         0.817     0.817    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.000 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          0.864     0.864    vga_display_inst/vga_ctrl_inst/c0
    SLICE_X64Y97         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_v_reg[2]/C
                         clock pessimism             -0.258     0.607    
    SLICE_X64Y97         FDCE (Hold_fdce_C_D)         0.120     0.727    vga_display_inst/vga_ctrl_inst/cnt_v_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.727    
                         arrival time                           0.903    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 vga_display_inst/vga_ctrl_inst/cnt_v_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_display_inst/vga_ctrl_inst/cnt_v_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             c0_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c0_clk_gen rise@0.000ns - c0_clk_gen rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.186ns (49.527%)  route 0.190ns (50.473%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.864ns
    Source Clock Delay      (SCD):    0.594ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=537, routed)         0.549     0.549    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.000 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          0.594     0.594    vga_display_inst/vga_ctrl_inst/c0
    SLICE_X65Y97         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_v_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y97         FDCE (Prop_fdce_C_Q)         0.141     0.735 r  vga_display_inst/vga_ctrl_inst/cnt_v_reg[1]/Q
                         net (fo=10, routed)          0.190     0.924    vga_display_inst/vga_ctrl_inst/cnt_v_reg[1]
    SLICE_X64Y97         LUT6 (Prop_lut6_I2_O)        0.045     0.969 r  vga_display_inst/vga_ctrl_inst/cnt_v[9]_i_2/O
                         net (fo=1, routed)           0.000     0.969    vga_display_inst/vga_ctrl_inst/p_0_in[9]
    SLICE_X64Y97         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_v_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=537, routed)         0.817     0.817    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.000 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          0.864     0.864    vga_display_inst/vga_ctrl_inst/c0
    SLICE_X64Y97         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_v_reg[9]/C
                         clock pessimism             -0.258     0.607    
    SLICE_X64Y97         FDCE (Hold_fdce_C_D)         0.121     0.728    vga_display_inst/vga_ctrl_inst/cnt_v_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.728    
                         arrival time                           0.969    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 vga_display_inst/vga_ctrl_inst/cnt_v_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_display_inst/vga_ctrl_inst/cnt_v_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             c0_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c0_clk_gen rise@0.000ns - c0_clk_gen rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.186ns (53.221%)  route 0.163ns (46.779%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.863ns
    Source Clock Delay      (SCD):    0.594ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=537, routed)         0.549     0.549    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.000 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          0.594     0.594    vga_display_inst/vga_ctrl_inst/c0
    SLICE_X65Y97         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_v_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y97         FDCE (Prop_fdce_C_Q)         0.141     0.735 r  vga_display_inst/vga_ctrl_inst/cnt_v_reg[0]/Q
                         net (fo=9, routed)           0.163     0.898    vga_display_inst/vga_ctrl_inst/cnt_v_reg[0]
    SLICE_X65Y96         LUT6 (Prop_lut6_I4_O)        0.045     0.943 r  vga_display_inst/vga_ctrl_inst/cnt_v[5]_i_1/O
                         net (fo=1, routed)           0.000     0.943    vga_display_inst/vga_ctrl_inst/p_0_in[5]
    SLICE_X65Y96         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_v_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=537, routed)         0.817     0.817    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.000 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          0.863     0.863    vga_display_inst/vga_ctrl_inst/c0
    SLICE_X65Y96         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_v_reg[5]/C
                         clock pessimism             -0.255     0.609    
    SLICE_X65Y96         FDCE (Hold_fdce_C_D)         0.091     0.700    vga_display_inst/vga_ctrl_inst/cnt_v_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.700    
                         arrival time                           0.943    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 vga_display_inst/vga_ctrl_inst/cnt_v_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_display_inst/vga_ctrl_inst/cnt_v_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             c0_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c0_clk_gen rise@0.000ns - c0_clk_gen rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.209ns (59.768%)  route 0.141ns (40.232%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.864ns
    Source Clock Delay      (SCD):    0.594ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=537, routed)         0.549     0.549    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.000 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          0.594     0.594    vga_display_inst/vga_ctrl_inst/c0
    SLICE_X64Y97         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_v_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y97         FDCE (Prop_fdce_C_Q)         0.164     0.758 f  vga_display_inst/vga_ctrl_inst/cnt_v_reg[2]/Q
                         net (fo=9, routed)           0.141     0.898    vga_display_inst/vga_ctrl_inst/cnt_v_reg[2]
    SLICE_X65Y97         LUT6 (Prop_lut6_I3_O)        0.045     0.943 r  vga_display_inst/vga_ctrl_inst/cnt_v[0]_i_1/O
                         net (fo=1, routed)           0.000     0.943    vga_display_inst/vga_ctrl_inst/p_0_in[0]
    SLICE_X65Y97         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_v_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=537, routed)         0.817     0.817    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.000 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          0.864     0.864    vga_display_inst/vga_ctrl_inst/c0
    SLICE_X65Y97         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_v_reg[0]/C
                         clock pessimism             -0.258     0.607    
    SLICE_X65Y97         FDCE (Hold_fdce_C_D)         0.092     0.699    vga_display_inst/vga_ctrl_inst/cnt_v_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.699    
                         arrival time                           0.943    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 vga_display_inst/vga_ctrl_inst/cnt_v_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_display_inst/vga_ctrl_inst/cnt_v_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             c0_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c0_clk_gen rise@0.000ns - c0_clk_gen rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.209ns (59.939%)  route 0.140ns (40.061%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.864ns
    Source Clock Delay      (SCD):    0.594ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=537, routed)         0.549     0.549    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.000 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          0.594     0.594    vga_display_inst/vga_ctrl_inst/c0
    SLICE_X64Y97         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_v_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y97         FDCE (Prop_fdce_C_Q)         0.164     0.758 r  vga_display_inst/vga_ctrl_inst/cnt_v_reg[2]/Q
                         net (fo=9, routed)           0.140     0.897    vga_display_inst/vga_ctrl_inst/cnt_v_reg[2]
    SLICE_X65Y97         LUT5 (Prop_lut5_I2_O)        0.045     0.942 r  vga_display_inst/vga_ctrl_inst/cnt_v[4]_i_1/O
                         net (fo=1, routed)           0.000     0.942    vga_display_inst/vga_ctrl_inst/p_0_in[4]
    SLICE_X65Y97         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_v_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=537, routed)         0.817     0.817    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.000 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          0.864     0.864    vga_display_inst/vga_ctrl_inst/c0
    SLICE_X65Y97         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_v_reg[4]/C
                         clock pessimism             -0.258     0.607    
    SLICE_X65Y97         FDCE (Hold_fdce_C_D)         0.091     0.698    vga_display_inst/vga_ctrl_inst/cnt_v_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.698    
                         arrival time                           0.942    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.257ns  (arrival time - required time)
  Source:                 vga_display_inst/vga_ctrl_inst/cnt_h_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_display_inst/vga_ctrl_inst/cnt_h_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             c0_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c0_clk_gen rise@0.000ns - c0_clk_gen rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.187ns (49.551%)  route 0.190ns (50.449%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.864ns
    Source Clock Delay      (SCD):    0.594ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=537, routed)         0.549     0.549    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.000 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          0.594     0.594    vga_display_inst/vga_ctrl_inst/c0
    SLICE_X63Y97         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_h_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y97         FDCE (Prop_fdce_C_Q)         0.141     0.735 r  vga_display_inst/vga_ctrl_inst/cnt_h_reg[0]/Q
                         net (fo=8, routed)           0.190     0.925    vga_display_inst/vga_ctrl_inst/cnt_h_reg_n_0_[0]
    SLICE_X62Y97         LUT3 (Prop_lut3_I1_O)        0.046     0.971 r  vga_display_inst/vga_ctrl_inst/cnt_h[2]_i_1/O
                         net (fo=1, routed)           0.000     0.971    vga_display_inst/vga_ctrl_inst/cnt_h[2]
    SLICE_X62Y97         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_h_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=537, routed)         0.817     0.817    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.000 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          0.864     0.864    vga_display_inst/vga_ctrl_inst/c0
    SLICE_X62Y97         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_h_reg[2]/C
                         clock pessimism             -0.258     0.607    
    SLICE_X62Y97         FDCE (Hold_fdce_C_D)         0.107     0.714    vga_display_inst/vga_ctrl_inst/cnt_h_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.714    
                         arrival time                           0.971    
  -------------------------------------------------------------------
                         slack                                  0.257    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 vga_display_inst/vga_ctrl_inst/cnt_h_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_display_inst/vga_ctrl_inst/cnt_h_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             c0_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c0_clk_gen rise@0.000ns - c0_clk_gen rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.186ns (50.659%)  route 0.181ns (49.341%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.864ns
    Source Clock Delay      (SCD):    0.594ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=537, routed)         0.549     0.549    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.000 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          0.594     0.594    vga_display_inst/vga_ctrl_inst/c0
    SLICE_X63Y97         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_h_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y97         FDCE (Prop_fdce_C_Q)         0.141     0.735 r  vga_display_inst/vga_ctrl_inst/cnt_h_reg[0]/Q
                         net (fo=8, routed)           0.181     0.916    vga_display_inst/vga_ctrl_inst/cnt_h_reg_n_0_[0]
    SLICE_X62Y97         LUT4 (Prop_lut4_I1_O)        0.045     0.961 r  vga_display_inst/vga_ctrl_inst/cnt_h[3]_i_1/O
                         net (fo=1, routed)           0.000     0.961    vga_display_inst/vga_ctrl_inst/cnt_h[3]
    SLICE_X62Y97         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_h_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=537, routed)         0.817     0.817    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.000 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          0.864     0.864    vga_display_inst/vga_ctrl_inst/c0
    SLICE_X62Y97         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_h_reg[3]/C
                         clock pessimism             -0.258     0.607    
    SLICE_X62Y97         FDCE (Hold_fdce_C_D)         0.092     0.699    vga_display_inst/vga_ctrl_inst/cnt_h_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.699    
                         arrival time                           0.961    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 vga_display_inst/vga_ctrl_inst/cnt_h_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_display_inst/vga_ctrl_inst/cnt_h_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             c0_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c0_clk_gen rise@0.000ns - c0_clk_gen rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.186ns (52.381%)  route 0.169ns (47.619%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.862ns
    Source Clock Delay      (SCD):    0.592ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=537, routed)         0.549     0.549    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.000 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          0.592     0.592    vga_display_inst/vga_ctrl_inst/c0
    SLICE_X61Y96         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_h_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y96         FDCE (Prop_fdce_C_Q)         0.141     0.733 r  vga_display_inst/vga_ctrl_inst/cnt_h_reg[9]/Q
                         net (fo=21, routed)          0.169     0.902    vga_display_inst/vga_ctrl_inst/cnt_h_reg_n_0_[9]
    SLICE_X61Y96         LUT6 (Prop_lut6_I5_O)        0.045     0.947 r  vga_display_inst/vga_ctrl_inst/cnt_h[9]_i_1/O
                         net (fo=1, routed)           0.000     0.947    vga_display_inst/vga_ctrl_inst/cnt_h[9]
    SLICE_X61Y96         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_h_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=537, routed)         0.817     0.817    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.000 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          0.861     0.861    vga_display_inst/vga_ctrl_inst/c0
    SLICE_X61Y96         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_h_reg[9]/C
                         clock pessimism             -0.270     0.592    
    SLICE_X61Y96         FDCE (Hold_fdce_C_D)         0.092     0.684    vga_display_inst/vga_ctrl_inst/cnt_h_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.684    
                         arrival time                           0.947    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 vga_display_inst/vga_ctrl_inst/cnt_h_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_display_inst/vga_ctrl_inst/cnt_h_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             c0_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c0_clk_gen rise@0.000ns - c0_clk_gen rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.186ns (52.233%)  route 0.170ns (47.767%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.862ns
    Source Clock Delay      (SCD):    0.592ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=537, routed)         0.549     0.549    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.000 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          0.592     0.592    vga_display_inst/vga_ctrl_inst/c0
    SLICE_X61Y96         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_h_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y96         FDCE (Prop_fdce_C_Q)         0.141     0.733 f  vga_display_inst/vga_ctrl_inst/cnt_h_reg[9]/Q
                         net (fo=21, routed)          0.170     0.903    vga_display_inst/vga_ctrl_inst/cnt_h_reg_n_0_[9]
    SLICE_X61Y96         LUT6 (Prop_lut6_I0_O)        0.045     0.948 r  vga_display_inst/vga_ctrl_inst/cnt_h[8]_i_1/O
                         net (fo=1, routed)           0.000     0.948    vga_display_inst/vga_ctrl_inst/cnt_h[8]
    SLICE_X61Y96         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_h_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=537, routed)         0.817     0.817    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.000 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          0.861     0.861    vga_display_inst/vga_ctrl_inst/c0
    SLICE_X61Y96         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_h_reg[8]/C
                         clock pessimism             -0.270     0.592    
    SLICE_X61Y96         FDCE (Hold_fdce_C_D)         0.091     0.683    vga_display_inst/vga_ctrl_inst/cnt_h_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.683    
                         arrival time                           0.948    
  -------------------------------------------------------------------
                         slack                                  0.265    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         c0_clk_gen
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y5    vga_display_inst/clk_gen_inst/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y0  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X63Y97     vga_display_inst/vga_ctrl_inst/cnt_h_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X62Y97     vga_display_inst/vga_ctrl_inst/cnt_h_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X62Y97     vga_display_inst/vga_ctrl_inst/cnt_h_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X62Y97     vga_display_inst/vga_ctrl_inst/cnt_h_reg[3]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X62Y97     vga_display_inst/vga_ctrl_inst/cnt_h_reg[4]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X61Y96     vga_display_inst/vga_ctrl_inst/cnt_h_reg[5]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X63Y97     vga_display_inst/vga_ctrl_inst/cnt_h_reg[6]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X62Y96     vga_display_inst/vga_ctrl_inst/cnt_h_reg[7]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y0  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X63Y97     vga_display_inst/vga_ctrl_inst/cnt_h_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X63Y97     vga_display_inst/vga_ctrl_inst/cnt_h_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X62Y97     vga_display_inst/vga_ctrl_inst/cnt_h_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X62Y97     vga_display_inst/vga_ctrl_inst/cnt_h_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X62Y97     vga_display_inst/vga_ctrl_inst/cnt_h_reg[2]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X62Y97     vga_display_inst/vga_ctrl_inst/cnt_h_reg[2]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X62Y97     vga_display_inst/vga_ctrl_inst/cnt_h_reg[3]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X62Y97     vga_display_inst/vga_ctrl_inst/cnt_h_reg[3]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X62Y97     vga_display_inst/vga_ctrl_inst/cnt_h_reg[4]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X62Y97     vga_display_inst/vga_ctrl_inst/cnt_h_reg[4]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X63Y97     vga_display_inst/vga_ctrl_inst/cnt_h_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X63Y97     vga_display_inst/vga_ctrl_inst/cnt_h_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X62Y97     vga_display_inst/vga_ctrl_inst/cnt_h_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X62Y97     vga_display_inst/vga_ctrl_inst/cnt_h_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X62Y97     vga_display_inst/vga_ctrl_inst/cnt_h_reg[2]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X62Y97     vga_display_inst/vga_ctrl_inst/cnt_h_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X62Y97     vga_display_inst/vga_ctrl_inst/cnt_h_reg[3]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X62Y97     vga_display_inst/vga_ctrl_inst/cnt_h_reg[3]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X62Y97     vga_display_inst/vga_ctrl_inst/cnt_h_reg[4]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X62Y97     vga_display_inst/vga_ctrl_inst/cnt_h_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_gen
  To Clock:  clkfbout_clk_gen

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_gen
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y6    vga_display_inst/clk_gen_inst/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKFBOUT



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay          1812 Endpoints
Min Delay          1812 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 model3_user1/studyer/studyer/counter_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            model3_user1/studyer/studyer/score1/score_reg/ADDRARDADDR[4]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        40.266ns  (logic 17.274ns (42.900%)  route 22.992ns (57.100%))
  Logic Levels:           54  (CARRY4=34 FDRE=1 LUT2=1 LUT3=14 LUT4=2 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y82         FDRE                         0.000     0.000 r  model3_user1/studyer/studyer/counter_reg[0]/C
    SLICE_X51Y82         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  model3_user1/studyer/studyer/counter_reg[0]/Q
                         net (fo=35, routed)          1.372     1.828    model3_user1/studyer/studyer/score1/counter[0]
    SLICE_X48Y79         LUT3 (Prop_lut3_I0_O)        0.154     1.982 r  model3_user1/studyer/studyer/score1/score1__0_carry_i_1/O
                         net (fo=2, routed)           0.690     2.672    model3_user1/studyer/studyer/score1/score1__0_carry_i_1_n_0
    SLICE_X48Y79         LUT4 (Prop_lut4_I3_O)        0.327     2.999 r  model3_user1/studyer/studyer/score1/score1__0_carry_i_4/O
                         net (fo=1, routed)           0.000     2.999    model3_user1/studyer/studyer/score1/score1__0_carry_i_4_n_0
    SLICE_X48Y79         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.400 r  model3_user1/studyer/studyer/score1/score1__0_carry/CO[3]
                         net (fo=1, routed)           0.000     3.400    model3_user1/studyer/studyer/score1/score1__0_carry_n_0
    SLICE_X48Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.514 r  model3_user1/studyer/studyer/score1/score1__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.514    model3_user1/studyer/studyer/score1/score1__0_carry__0_n_0
    SLICE_X48Y81         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.848 r  model3_user1/studyer/studyer/score1/score1__0_carry__1/O[1]
                         net (fo=5, routed)           1.102     4.949    model3_user1/studyer/studyer/score1/score1[14]
    SLICE_X41Y80         LUT4 (Prop_lut4_I1_O)        0.331     5.280 r  model3_user1/studyer/studyer/score1/score0__8_carry__0_i_11/O
                         net (fo=5, routed)           1.166     6.446    model3_user1/studyer/studyer/score1/score0__8_carry__0_i_11_n_0
    SLICE_X40Y78         LUT6 (Prop_lut6_I3_O)        0.326     6.772 r  model3_user1/studyer/studyer/score1/score0__8_carry_i_9/O
                         net (fo=18, routed)          1.138     7.910    model3_user1/studyer/studyer/score1/score0__8_carry_i_9_n_0
    SLICE_X41Y80         LUT3 (Prop_lut3_I2_O)        0.154     8.064 r  model3_user1/studyer/studyer/score1/score0__8_carry__0_i_3/O
                         net (fo=1, routed)           0.650     8.714    model3_user1/studyer/studyer/score1/score0__8_carry__0_i_3_n_0
    SLICE_X41Y78         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.710     9.424 r  model3_user1/studyer/studyer/score1/score0__8_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.424    model3_user1/studyer/studyer/score1/score0__8_carry__0_n_0
    SLICE_X41Y79         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.581 r  model3_user1/studyer/studyer/score1/score0__8_carry__1/CO[1]
                         net (fo=12, routed)          0.881    10.463    model3_user1/studyer/studyer/score1/score0__8_carry__1_n_2
    SLICE_X40Y81         LUT3 (Prop_lut3_I0_O)        0.329    10.792 r  model3_user1/studyer/studyer/score1/score_reg_i_260/O
                         net (fo=1, routed)           0.000    10.792    model3_user1/studyer/studyer/score1/score_reg_i_260_n_0
    SLICE_X40Y81         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    11.362 r  model3_user1/studyer/studyer/score1/score_reg_i_233/CO[2]
                         net (fo=12, routed)          1.027    12.388    model3_user1/studyer/studyer/score1/score_reg_i_233_n_1
    SLICE_X42Y80         LUT3 (Prop_lut3_I0_O)        0.313    12.701 r  model3_user1/studyer/studyer/score1/score_reg_i_245/O
                         net (fo=1, routed)           0.000    12.701    model3_user1/studyer/studyer/score1/score_reg_i_245_n_0
    SLICE_X42Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.234 r  model3_user1/studyer/studyer/score1/score_reg_i_212/CO[3]
                         net (fo=1, routed)           0.000    13.234    model3_user1/studyer/studyer/score1/score_reg_i_212_n_0
    SLICE_X42Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.351 r  model3_user1/studyer/studyer/score1/score_reg_i_208/CO[3]
                         net (fo=1, routed)           0.000    13.351    model3_user1/studyer/studyer/score1/score_reg_i_208_n_0
    SLICE_X42Y82         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    13.580 r  model3_user1/studyer/studyer/score1/score_reg_i_207/CO[2]
                         net (fo=12, routed)          1.486    15.066    model3_user1/studyer/studyer/score1/score_reg_i_207_n_1
    SLICE_X43Y85         LUT2 (Prop_lut2_I0_O)        0.310    15.376 r  model3_user1/studyer/studyer/score1/score_reg_i_209/O
                         net (fo=1, routed)           0.000    15.376    model3_user1/studyer/studyer/score1/score_reg_i_209_n_0
    SLICE_X43Y85         CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.314    15.690 r  model3_user1/studyer/studyer/score1/score_reg_i_157/CO[2]
                         net (fo=12, routed)          1.227    16.917    model3_user1/studyer/studyer/score1/score_reg_i_157_n_1
    SLICE_X43Y81         LUT3 (Prop_lut3_I0_O)        0.313    17.230 r  model3_user1/studyer/studyer/score1/score_reg_i_165/O
                         net (fo=1, routed)           0.000    17.230    model3_user1/studyer/studyer/score1/score_reg_i_165_n_0
    SLICE_X43Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.780 r  model3_user1/studyer/studyer/score1/score_reg_i_88/CO[3]
                         net (fo=1, routed)           0.000    17.780    model3_user1/studyer/studyer/score1/score_reg_i_88_n_0
    SLICE_X43Y82         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    18.008 r  model3_user1/studyer/studyer/score1/score_reg_i_87/CO[2]
                         net (fo=12, routed)          1.201    19.209    model3_user1/studyer/studyer/score1/score_reg_i_87_n_1
    SLICE_X44Y80         LUT3 (Prop_lut3_I0_O)        0.313    19.522 r  model3_user1/studyer/studyer/score1/score_reg_i_95/O
                         net (fo=1, routed)           0.000    19.522    model3_user1/studyer/studyer/score1/score_reg_i_95_n_0
    SLICE_X44Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.072 r  model3_user1/studyer/studyer/score1/score_reg_i_33/CO[3]
                         net (fo=1, routed)           0.000    20.072    model3_user1/studyer/studyer/score1/score_reg_i_33_n_0
    SLICE_X44Y81         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    20.300 r  model3_user1/studyer/studyer/score1/score_reg_i_32/CO[2]
                         net (fo=12, routed)          0.969    21.269    model3_user1/studyer/studyer/score1/score_reg_i_32_n_1
    SLICE_X45Y78         LUT3 (Prop_lut3_I0_O)        0.313    21.582 r  model3_user1/studyer/studyer/score1/score_reg_i_151/O
                         net (fo=1, routed)           0.000    21.582    model3_user1/studyer/studyer/score1/score_reg_i_151_n_0
    SLICE_X45Y78         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    21.983 r  model3_user1/studyer/studyer/score1/score_reg_i_81/CO[3]
                         net (fo=1, routed)           0.000    21.983    model3_user1/studyer/studyer/score1/score_reg_i_81_n_0
    SLICE_X45Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.097 r  model3_user1/studyer/studyer/score1/score_reg_i_31/CO[3]
                         net (fo=1, routed)           0.000    22.097    model3_user1/studyer/studyer/score1/score_reg_i_31_n_0
    SLICE_X45Y80         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    22.325 r  model3_user1/studyer/studyer/score1/score_reg_i_18/CO[2]
                         net (fo=13, routed)          1.356    23.681    model3_user1/studyer/studyer/score1/score_reg_i_18_n_1
    SLICE_X43Y76         LUT3 (Prop_lut3_I0_O)        0.313    23.994 r  model3_user1/studyer/studyer/score1/score_reg_i_172/O
                         net (fo=1, routed)           0.000    23.994    model3_user1/studyer/studyer/score1/score_reg_i_172_n_0
    SLICE_X43Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.544 r  model3_user1/studyer/studyer/score1/score_reg_i_97/CO[3]
                         net (fo=1, routed)           0.000    24.544    model3_user1/studyer/studyer/score1/score_reg_i_97_n_0
    SLICE_X43Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.658 r  model3_user1/studyer/studyer/score1/score_reg_i_37/CO[3]
                         net (fo=1, routed)           0.000    24.658    model3_user1/studyer/studyer/score1/score_reg_i_37_n_0
    SLICE_X43Y78         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    24.886 r  model3_user1/studyer/studyer/score1/score_reg_i_19/CO[2]
                         net (fo=13, routed)          1.097    25.983    model3_user1/studyer/studyer/score1/score_reg_i_19_n_1
    SLICE_X42Y76         LUT3 (Prop_lut3_I0_O)        0.313    26.296 r  model3_user1/studyer/studyer/score1/score_reg_i_173/O
                         net (fo=1, routed)           0.000    26.296    model3_user1/studyer/studyer/score1/score_reg_i_173_n_0
    SLICE_X42Y76         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    26.672 r  model3_user1/studyer/studyer/score1/score_reg_i_102/CO[3]
                         net (fo=1, routed)           0.000    26.672    model3_user1/studyer/studyer/score1/score_reg_i_102_n_0
    SLICE_X42Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.789 r  model3_user1/studyer/studyer/score1/score_reg_i_41/CO[3]
                         net (fo=1, routed)           0.000    26.789    model3_user1/studyer/studyer/score1/score_reg_i_41_n_0
    SLICE_X42Y78         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    27.018 r  model3_user1/studyer/studyer/score1/score_reg_i_20/CO[2]
                         net (fo=13, routed)          1.216    28.234    model3_user1/studyer/studyer/score1/score_reg_i_20_n_1
    SLICE_X44Y75         LUT3 (Prop_lut3_I0_O)        0.310    28.544 r  model3_user1/studyer/studyer/score1/score_reg_i_178/O
                         net (fo=1, routed)           0.000    28.544    model3_user1/studyer/studyer/score1/score_reg_i_178_n_0
    SLICE_X44Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.094 r  model3_user1/studyer/studyer/score1/score_reg_i_107/CO[3]
                         net (fo=1, routed)           0.000    29.094    model3_user1/studyer/studyer/score1/score_reg_i_107_n_0
    SLICE_X44Y76         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    29.316 r  model3_user1/studyer/studyer/score1/score_reg_i_45/O[0]
                         net (fo=2, routed)           1.198    30.514    model3_user1/studyer/studyer/score1/score_reg_i_45_n_7
    SLICE_X47Y80         LUT3 (Prop_lut3_I2_O)        0.299    30.813 r  model3_user1/studyer/studyer/score1/score_reg_i_114/O
                         net (fo=1, routed)           0.000    30.813    model3_user1/studyer/studyer/score1/score_reg_i_114_n_0
    SLICE_X47Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.363 r  model3_user1/studyer/studyer/score1/score_reg_i_49/CO[3]
                         net (fo=1, routed)           0.000    31.363    model3_user1/studyer/studyer/score1/score_reg_i_49_n_0
    SLICE_X47Y81         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    31.591 r  model3_user1/studyer/studyer/score1/score_reg_i_22/CO[2]
                         net (fo=13, routed)          1.215    32.806    model3_user1/studyer/studyer/score1/score_reg_i_22_n_1
    SLICE_X46Y78         LUT3 (Prop_lut3_I0_O)        0.313    33.119 r  model3_user1/studyer/studyer/score1/score0__501_carry_i_22/O
                         net (fo=1, routed)           0.000    33.119    model3_user1/studyer/studyer/score1/score0__501_carry_i_22_n_0
    SLICE_X46Y78         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    33.495 r  model3_user1/studyer/studyer/score1/score0__501_carry_i_12/CO[3]
                         net (fo=1, routed)           0.000    33.495    model3_user1/studyer/studyer/score1/score0__501_carry_i_12_n_0
    SLICE_X46Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.612 r  model3_user1/studyer/studyer/score1/score0__501_carry_i_8/CO[3]
                         net (fo=1, routed)           0.000    33.612    model3_user1/studyer/studyer/score1/score0__501_carry_i_8_n_0
    SLICE_X46Y80         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    33.841 r  model3_user1/studyer/studyer/score1/score_reg_i_23/CO[2]
                         net (fo=14, routed)          1.758    35.599    model3_user1/studyer/studyer/score1/score_reg_i_23_n_1
    SLICE_X47Y76         LUT3 (Prop_lut3_I0_O)        0.310    35.909 r  model3_user1/studyer/studyer/score1/score0__501_carry__0_i_8/O
                         net (fo=1, routed)           0.000    35.909    model3_user1/studyer/studyer/score1/score0__501_carry__0_i_8_n_0
    SLICE_X47Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.459 r  model3_user1/studyer/studyer/score1/score0__501_carry__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    36.459    model3_user1/studyer/studyer/score1/score0__501_carry__0_i_1_n_0
    SLICE_X47Y77         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    36.687 r  model3_user1/studyer/studyer/score1/score0__501_carry_i_1/CO[2]
                         net (fo=14, routed)          0.972    37.659    model3_user1/studyer/studyer/score1/score0__501_carry_i_1_n_1
    SLICE_X46Y76         LUT3 (Prop_lut3_I0_O)        0.313    37.972 r  model3_user1/studyer/studyer/score1/score0__501_carry__0_i_4/O
                         net (fo=1, routed)           0.000    37.972    model3_user1/studyer/studyer/score1/score0__501_carry__0_i_4_n_0
    SLICE_X46Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    38.505 r  model3_user1/studyer/studyer/score1/score0__501_carry__0/CO[3]
                         net (fo=1, routed)           0.000    38.505    model3_user1/studyer/studyer/score1/score0__501_carry__0_n_0
    SLICE_X46Y77         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    38.662 r  model3_user1/studyer/studyer/score1/score0__501_carry__1/CO[1]
                         net (fo=1, routed)           0.407    39.069    model3_user1/studyer/studyer/score1/score0__501_carry__1_n_2
    SLICE_X47Y78         LUT5 (Prop_lut5_I4_O)        0.332    39.401 r  model3_user1/studyer/studyer/score1/score_reg_i_8/O
                         net (fo=1, routed)           0.864    40.266    model3_user1/studyer/studyer/score1/score_reg_i_8_n_0
    RAMB18_X1Y32         RAMB18E1                                     r  model3_user1/studyer/studyer/score1/score_reg/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 model3_user3/studyer/studyer/counter_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            model3_user3/studyer/studyer/score1/score_reg/ADDRARDADDR[4]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        40.120ns  (logic 18.370ns (45.788%)  route 21.750ns (54.212%))
  Logic Levels:           61  (CARRY4=41 FDRE=1 LUT2=2 LUT3=13 LUT4=2 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y69         FDRE                         0.000     0.000 r  model3_user3/studyer/studyer/counter_reg[5]/C
    SLICE_X51Y69         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  model3_user3/studyer/studyer/counter_reg[5]/Q
                         net (fo=22, routed)          1.489     1.945    model3_user3/studyer/studyer/score1/counter[5]
    SLICE_X49Y69         LUT3 (Prop_lut3_I2_O)        0.153     2.098 r  model3_user3/studyer/studyer/score1/score1__0_carry_i_1__1/O
                         net (fo=2, routed)           0.690     2.788    model3_user3/studyer/studyer/score1/score1__0_carry_i_1__1_n_0
    SLICE_X49Y69         LUT4 (Prop_lut4_I3_O)        0.327     3.115 r  model3_user3/studyer/studyer/score1/score1__0_carry_i_4__1/O
                         net (fo=1, routed)           0.000     3.115    model3_user3/studyer/studyer/score1/score1__0_carry_i_4__1_n_0
    SLICE_X49Y69         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.516 r  model3_user3/studyer/studyer/score1/score1__0_carry/CO[3]
                         net (fo=1, routed)           0.000     3.516    model3_user3/studyer/studyer/score1/score1__0_carry_n_0
    SLICE_X49Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.630 r  model3_user3/studyer/studyer/score1/score1__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.630    model3_user3/studyer/studyer/score1/score1__0_carry__0_n_0
    SLICE_X49Y71         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.964 r  model3_user3/studyer/studyer/score1/score1__0_carry__1/O[1]
                         net (fo=5, routed)           1.274     5.238    model3_user3/studyer/studyer/score1/score1[14]
    SLICE_X42Y67         LUT4 (Prop_lut4_I1_O)        0.329     5.567 r  model3_user3/studyer/studyer/score1/score0__8_carry__0_i_11__1/O
                         net (fo=5, routed)           0.483     6.050    model3_user3/studyer/studyer/score1/score0__8_carry__0_i_11__1_n_0
    SLICE_X42Y67         LUT6 (Prop_lut6_I3_O)        0.328     6.378 r  model3_user3/studyer/studyer/score1/score0__8_carry_i_9__1/O
                         net (fo=18, routed)          0.910     7.288    model3_user3/studyer/studyer/score1/score0__8_carry_i_9__1_n_0
    SLICE_X42Y66         LUT3 (Prop_lut3_I2_O)        0.150     7.438 r  model3_user3/studyer/studyer/score1/score0__8_carry_i_3__1/O
                         net (fo=1, routed)           0.193     7.631    model3_user3/studyer/studyer/score1/score0__8_carry_i_3__1_n_0
    SLICE_X43Y66         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.602     8.233 r  model3_user3/studyer/studyer/score1/score0__8_carry/CO[3]
                         net (fo=1, routed)           0.000     8.233    model3_user3/studyer/studyer/score1/score0__8_carry_n_0
    SLICE_X43Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.347 r  model3_user3/studyer/studyer/score1/score0__8_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.347    model3_user3/studyer/studyer/score1/score0__8_carry__0_n_0
    SLICE_X43Y68         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.504 r  model3_user3/studyer/studyer/score1/score0__8_carry__1/CO[1]
                         net (fo=12, routed)          0.874     9.378    model3_user3/studyer/studyer/score1/score0__8_carry__1_n_2
    SLICE_X43Y69         LUT3 (Prop_lut3_I0_O)        0.329     9.707 r  model3_user3/studyer/studyer/score1/score_reg_i_139__0/O
                         net (fo=1, routed)           0.000     9.707    model3_user3/studyer/studyer/score1/score_reg_i_139__0_n_0
    SLICE_X43Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.257 r  model3_user3/studyer/studyer/score1/score_reg_i_122__0/CO[3]
                         net (fo=1, routed)           0.000    10.257    model3_user3/studyer/studyer/score1/score_reg_i_122__0_n_0
    SLICE_X43Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.371 r  model3_user3/studyer/studyer/score1/score_reg_i_118__0/CO[3]
                         net (fo=1, routed)           0.000    10.371    model3_user3/studyer/studyer/score1/score_reg_i_118__0_n_0
    SLICE_X43Y71         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    10.599 r  model3_user3/studyer/studyer/score1/score_reg_i_117__0/CO[2]
                         net (fo=12, routed)          1.030    11.628    model3_user3/studyer/studyer/score1/score_reg_i_117__0_n_1
    SLICE_X44Y72         LUT3 (Prop_lut3_I0_O)        0.313    11.941 r  model3_user3/studyer/studyer/score1/score_reg_i_125__0/O
                         net (fo=1, routed)           0.000    11.941    model3_user3/studyer/studyer/score1/score_reg_i_125__0_n_0
    SLICE_X44Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.491 r  model3_user3/studyer/studyer/score1/score_reg_i_105__0/CO[3]
                         net (fo=1, routed)           0.000    12.491    model3_user3/studyer/studyer/score1/score_reg_i_105__0_n_0
    SLICE_X44Y73         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    12.719 r  model3_user3/studyer/studyer/score1/score_reg_i_104__0/CO[2]
                         net (fo=12, routed)          1.034    13.754    model3_user3/studyer/studyer/score1/score_reg_i_104__0_n_1
    SLICE_X43Y72         LUT3 (Prop_lut3_I0_O)        0.313    14.067 r  model3_user3/studyer/studyer/score1/score_reg_i_116__0/O
                         net (fo=1, routed)           0.000    14.067    model3_user3/studyer/studyer/score1/score_reg_i_116__0_n_0
    SLICE_X43Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.617 r  model3_user3/studyer/studyer/score1/score_reg_i_87__0/CO[3]
                         net (fo=1, routed)           0.000    14.617    model3_user3/studyer/studyer/score1/score_reg_i_87__0_n_0
    SLICE_X43Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.731 r  model3_user3/studyer/studyer/score1/score_reg_i_83__0/CO[3]
                         net (fo=1, routed)           0.000    14.731    model3_user3/studyer/studyer/score1/score_reg_i_83__0_n_0
    SLICE_X43Y74         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    14.959 r  model3_user3/studyer/studyer/score1/score_reg_i_82__0/CO[2]
                         net (fo=12, routed)          1.088    16.046    model3_user3/studyer/studyer/score1/score_reg_i_82__0_n_1
    SLICE_X42Y72         LUT3 (Prop_lut3_I0_O)        0.313    16.359 r  model3_user3/studyer/studyer/score1/score_reg_i_91__0/O
                         net (fo=1, routed)           0.000    16.359    model3_user3/studyer/studyer/score1/score_reg_i_91__0_n_0
    SLICE_X42Y72         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    16.872 r  model3_user3/studyer/studyer/score1/score_reg_i_48__0/CO[3]
                         net (fo=1, routed)           0.000    16.872    model3_user3/studyer/studyer/score1/score_reg_i_48__0_n_0
    SLICE_X42Y73         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    17.101 r  model3_user3/studyer/studyer/score1/score_reg_i_47__0/CO[2]
                         net (fo=12, routed)          1.477    18.579    model3_user3/studyer/studyer/score1/score_reg_i_47__0_n_1
    SLICE_X36Y70         LUT3 (Prop_lut3_I0_O)        0.310    18.889 r  model3_user3/studyer/studyer/score1/score_reg_i_79__0/O
                         net (fo=1, routed)           0.000    18.889    model3_user3/studyer/studyer/score1/score_reg_i_79__0_n_0
    SLICE_X36Y70         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    19.290 r  model3_user3/studyer/studyer/score1/score_reg_i_42__0/CO[3]
                         net (fo=1, routed)           0.000    19.290    model3_user3/studyer/studyer/score1/score_reg_i_42__0_n_0
    SLICE_X36Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.404 r  model3_user3/studyer/studyer/score1/score_reg_i_18__0/CO[3]
                         net (fo=1, routed)           0.000    19.404    model3_user3/studyer/studyer/score1/score_reg_i_18__0_n_0
    SLICE_X36Y72         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    19.632 r  model3_user3/studyer/studyer/score1/score_reg_i_17__0/CO[2]
                         net (fo=12, routed)          1.264    20.895    model3_user3/studyer/studyer/score1/score_reg_i_17__0_n_1
    SLICE_X39Y71         LUT3 (Prop_lut3_I0_O)        0.313    21.208 r  model3_user3/studyer/studyer/score1/score_reg_i_45__0/O
                         net (fo=1, routed)           0.000    21.208    model3_user3/studyer/studyer/score1/score_reg_i_45__0_n_0
    SLICE_X39Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.758 r  model3_user3/studyer/studyer/score1/score_reg_i_16/CO[3]
                         net (fo=1, routed)           0.000    21.758    model3_user3/studyer/studyer/score1/score_reg_i_16_n_0
    SLICE_X39Y72         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    21.986 r  model3_user3/studyer/studyer/score1/score_reg_i_10/CO[2]
                         net (fo=13, routed)          1.099    23.085    model3_user3/studyer/studyer/score1/score_reg_i_10_n_1
    SLICE_X38Y70         LUT3 (Prop_lut3_I0_O)        0.313    23.398 r  model3_user3/studyer/studyer/score1/score_reg_i_95__0/O
                         net (fo=1, routed)           0.000    23.398    model3_user3/studyer/studyer/score1/score_reg_i_95__0_n_0
    SLICE_X38Y70         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    23.774 r  model3_user3/studyer/studyer/score1/score_reg_i_57__0/CO[3]
                         net (fo=1, routed)           0.000    23.774    model3_user3/studyer/studyer/score1/score_reg_i_57__0_n_0
    SLICE_X38Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.891 r  model3_user3/studyer/studyer/score1/score_reg_i_22__0/CO[3]
                         net (fo=1, routed)           0.000    23.891    model3_user3/studyer/studyer/score1/score_reg_i_22__0_n_0
    SLICE_X38Y72         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    24.120 r  model3_user3/studyer/studyer/score1/score_reg_i_11/CO[2]
                         net (fo=13, routed)          1.183    25.303    model3_user3/studyer/studyer/score1/score_reg_i_11_n_1
    SLICE_X41Y69         LUT3 (Prop_lut3_I0_O)        0.310    25.613 r  model3_user3/studyer/studyer/score1/score_reg_i_100__0/O
                         net (fo=1, routed)           0.000    25.613    model3_user3/studyer/studyer/score1/score_reg_i_100__0_n_0
    SLICE_X41Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.163 r  model3_user3/studyer/studyer/score1/score_reg_i_62__0/CO[3]
                         net (fo=1, routed)           0.000    26.163    model3_user3/studyer/studyer/score1/score_reg_i_62__0_n_0
    SLICE_X41Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.277 r  model3_user3/studyer/studyer/score1/score_reg_i_26__0/CO[3]
                         net (fo=1, routed)           0.000    26.277    model3_user3/studyer/studyer/score1/score_reg_i_26__0_n_0
    SLICE_X41Y71         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    26.505 r  model3_user3/studyer/studyer/score1/score_reg_i_12/CO[2]
                         net (fo=13, routed)          1.198    27.703    model3_user3/studyer/studyer/score1/score_reg_i_12_n_1
    SLICE_X42Y68         LUT3 (Prop_lut3_I0_O)        0.313    28.016 r  model3_user3/studyer/studyer/score1/score_reg_i_103__0/O
                         net (fo=1, routed)           0.000    28.016    model3_user3/studyer/studyer/score1/score_reg_i_103__0_n_0
    SLICE_X42Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    28.549 r  model3_user3/studyer/studyer/score1/score_reg_i_67__0/CO[3]
                         net (fo=1, routed)           0.000    28.549    model3_user3/studyer/studyer/score1/score_reg_i_67__0_n_0
    SLICE_X42Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.666 r  model3_user3/studyer/studyer/score1/score_reg_i_30__0/CO[3]
                         net (fo=1, routed)           0.000    28.666    model3_user3/studyer/studyer/score1/score_reg_i_30__0_n_0
    SLICE_X42Y70         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    28.895 r  model3_user3/studyer/studyer/score1/score_reg_i_13/CO[2]
                         net (fo=13, routed)          1.178    30.073    model3_user3/studyer/studyer/score1/score_reg_i_13_n_1
    SLICE_X40Y68         LUT3 (Prop_lut3_I0_O)        0.310    30.383 r  model3_user3/studyer/studyer/score1/score0__501_carry_i_25__1/O
                         net (fo=1, routed)           0.000    30.383    model3_user3/studyer/studyer/score1/score0__501_carry_i_25__1_n_0
    SLICE_X40Y68         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    30.784 r  model3_user3/studyer/studyer/score1/score0__501_carry_i_17__1/CO[3]
                         net (fo=1, routed)           0.000    30.784    model3_user3/studyer/studyer/score1/score0__501_carry_i_17__1_n_0
    SLICE_X40Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.898 r  model3_user3/studyer/studyer/score1/score_reg_i_34__0/CO[3]
                         net (fo=1, routed)           0.000    30.898    model3_user3/studyer/studyer/score1/score_reg_i_34__0_n_0
    SLICE_X40Y70         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    31.126 r  model3_user3/studyer/studyer/score1/score_reg_i_14/CO[2]
                         net (fo=13, routed)          1.377    32.503    model3_user3/studyer/studyer/score1/score_reg_i_14_n_1
    SLICE_X37Y69         LUT3 (Prop_lut3_I0_O)        0.313    32.816 r  model3_user3/studyer/studyer/score1/score0__501_carry_i_21__1/O
                         net (fo=1, routed)           0.000    32.816    model3_user3/studyer/studyer/score1/score0__501_carry_i_21__1_n_0
    SLICE_X37Y69         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    33.348 r  model3_user3/studyer/studyer/score1/score0__501_carry_i_8__1/CO[3]
                         net (fo=1, routed)           0.000    33.348    model3_user3/studyer/studyer/score1/score0__501_carry_i_8__1_n_0
    SLICE_X37Y70         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    33.576 r  model3_user3/studyer/studyer/score1/score_reg_i_15/CO[2]
                         net (fo=14, routed)          1.029    34.605    model3_user3/studyer/studyer/score1/score_reg_i_15_n_1
    SLICE_X38Y67         LUT2 (Prop_lut2_I1_O)        0.313    34.918 r  model3_user3/studyer/studyer/score1/score0__501_carry_i_16__1/O
                         net (fo=1, routed)           0.000    34.918    model3_user3/studyer/studyer/score1/score0__501_carry_i_16__1_n_0
    SLICE_X38Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    35.451 r  model3_user3/studyer/studyer/score1/score0__501_carry_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    35.451    model3_user3/studyer/studyer/score1/score0__501_carry_i_2__1_n_0
    SLICE_X38Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.568 r  model3_user3/studyer/studyer/score1/score0__501_carry__0_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    35.568    model3_user3/studyer/studyer/score1/score0__501_carry__0_i_1__1_n_0
    SLICE_X38Y69         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    35.797 r  model3_user3/studyer/studyer/score1/score0__501_carry_i_1__1/CO[2]
                         net (fo=14, routed)          1.191    36.988    model3_user3/studyer/studyer/score1/score0__501_carry_i_1__1_n_1
    SLICE_X36Y67         LUT2 (Prop_lut2_I1_O)        0.310    37.298 r  model3_user3/studyer/studyer/score1/score0__501_carry_i_7__1/O
                         net (fo=1, routed)           0.000    37.298    model3_user3/studyer/studyer/score1/score0__501_carry_i_7__1_n_0
    SLICE_X36Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    37.830 r  model3_user3/studyer/studyer/score1/score0__501_carry/CO[3]
                         net (fo=1, routed)           0.000    37.830    model3_user3/studyer/studyer/score1/score0__501_carry_n_0
    SLICE_X36Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.944 r  model3_user3/studyer/studyer/score1/score0__501_carry__0/CO[3]
                         net (fo=1, routed)           0.000    37.944    model3_user3/studyer/studyer/score1/score0__501_carry__0_n_0
    SLICE_X36Y69         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    38.101 r  model3_user3/studyer/studyer/score1/score0__501_carry__1/CO[1]
                         net (fo=1, routed)           0.865    38.966    model3_user3/studyer/studyer/score1/score0__501_carry__1_n_2
    SLICE_X46Y70         LUT5 (Prop_lut5_I4_O)        0.329    39.295 r  model3_user3/studyer/studyer/score1/score_reg_i_8__0/O
                         net (fo=1, routed)           0.824    40.120    model3_user3/studyer/studyer/score1/score_reg_i_8__0_n_0
    RAMB18_X1Y28         RAMB18E1                                     r  model3_user3/studyer/studyer/score1/score_reg/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 model3_user2/studyer/studyer/counter_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            model3_user1/studyer/studyer/score1/score_reg/ADDRBWRADDR[4]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        39.064ns  (logic 18.095ns (46.321%)  route 20.969ns (53.679%))
  Logic Levels:           59  (CARRY4=39 FDRE=1 LUT2=1 LUT3=14 LUT4=2 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y79         FDRE                         0.000     0.000 r  model3_user2/studyer/studyer/counter_reg[5]/C
    SLICE_X52Y79         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  model3_user2/studyer/studyer/counter_reg[5]/Q
                         net (fo=22, routed)          1.326     1.844    model3_user2/studyer/studyer/score1/counter[5]
    SLICE_X53Y76         LUT3 (Prop_lut3_I2_O)        0.154     1.998 r  model3_user2/studyer/studyer/score1/score1__0_carry_i_1__0/O
                         net (fo=2, routed)           0.690     2.688    model3_user2/studyer/studyer/score1/score1__0_carry_i_1__0_n_0
    SLICE_X53Y76         LUT4 (Prop_lut4_I3_O)        0.327     3.015 r  model3_user2/studyer/studyer/score1/score1__0_carry_i_4__0/O
                         net (fo=1, routed)           0.000     3.015    model3_user2/studyer/studyer/score1/score1__0_carry_i_4__0_n_0
    SLICE_X53Y76         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.416 r  model3_user2/studyer/studyer/score1/score1__0_carry/CO[3]
                         net (fo=1, routed)           0.000     3.416    model3_user2/studyer/studyer/score1/score1__0_carry_n_0
    SLICE_X53Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.530 r  model3_user2/studyer/studyer/score1/score1__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.530    model3_user2/studyer/studyer/score1/score1__0_carry__0_n_0
    SLICE_X53Y78         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.864 r  model3_user2/studyer/studyer/score1/score1__0_carry__1/O[1]
                         net (fo=5, routed)           0.756     4.620    model3_user2/studyer/studyer/score1/score1[14]
    SLICE_X49Y79         LUT4 (Prop_lut4_I1_O)        0.329     4.949 r  model3_user2/studyer/studyer/score1/score0__8_carry__0_i_11__0/O
                         net (fo=5, routed)           0.312     5.261    model3_user2/studyer/studyer/score1/score0__8_carry__0_i_11__0_n_0
    SLICE_X49Y80         LUT6 (Prop_lut6_I3_O)        0.326     5.587 r  model3_user2/studyer/studyer/score1/score0__8_carry_i_9__0/O
                         net (fo=18, routed)          1.065     6.651    model3_user2/studyer/studyer/score1/score0__8_carry_i_9__0_n_0
    SLICE_X51Y75         LUT3 (Prop_lut3_I2_O)        0.153     6.804 r  model3_user2/studyer/studyer/score1/score0__8_carry_i_3__0/O
                         net (fo=1, routed)           0.687     7.491    model3_user2/studyer/studyer/score1/score0__8_carry_i_3__0_n_0
    SLICE_X50Y79         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.607     8.098 r  model3_user2/studyer/studyer/score1/score0__8_carry/CO[3]
                         net (fo=1, routed)           0.000     8.098    model3_user2/studyer/studyer/score1/score0__8_carry_n_0
    SLICE_X50Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.215 r  model3_user2/studyer/studyer/score1/score0__8_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.215    model3_user2/studyer/studyer/score1/score0__8_carry__0_n_0
    SLICE_X50Y81         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.372 r  model3_user2/studyer/studyer/score1/score0__8_carry__1/CO[1]
                         net (fo=12, routed)          1.047     9.419    model3_user2/studyer/studyer/score1/score0__8_carry__1_n_2
    SLICE_X51Y79         LUT3 (Prop_lut3_I0_O)        0.332     9.751 r  model3_user2/studyer/studyer/score1/score_reg_i_276/O
                         net (fo=1, routed)           0.000     9.751    model3_user2/studyer/studyer/score1/score_reg_i_276_n_0
    SLICE_X51Y79         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.152 r  model3_user2/studyer/studyer/score1/score_reg_i_251/CO[3]
                         net (fo=1, routed)           0.000    10.152    model3_user2/studyer/studyer/score1/score_reg_i_251_n_0
    SLICE_X51Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.266 r  model3_user2/studyer/studyer/score1/score_reg_i_247/CO[3]
                         net (fo=1, routed)           0.000    10.266    model3_user2/studyer/studyer/score1/score_reg_i_247_n_0
    SLICE_X51Y81         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    10.494 r  model3_user2/studyer/studyer/score1/score_reg_i_246/CO[2]
                         net (fo=12, routed)          1.230    11.723    model3_user2/studyer/studyer/score1/score_reg_i_246_n_1
    SLICE_X51Y77         LUT3 (Prop_lut3_I0_O)        0.313    12.036 r  model3_user2/studyer/studyer/score1/score_reg_i_254/O
                         net (fo=1, routed)           0.000    12.036    model3_user2/studyer/studyer/score1/score_reg_i_254_n_0
    SLICE_X51Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.586 r  model3_user2/studyer/studyer/score1/score_reg_i_221/CO[3]
                         net (fo=1, routed)           0.000    12.586    model3_user2/studyer/studyer/score1/score_reg_i_221_n_0
    SLICE_X51Y78         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    12.814 r  model3_user2/studyer/studyer/score1/score_reg_i_220/CO[2]
                         net (fo=12, routed)          1.081    13.896    model3_user2/studyer/studyer/score1/score_reg_i_220_n_1
    SLICE_X50Y76         LUT3 (Prop_lut3_I0_O)        0.313    14.209 r  model3_user2/studyer/studyer/score1/score_reg_i_230/O
                         net (fo=1, routed)           0.000    14.209    model3_user2/studyer/studyer/score1/score_reg_i_230_n_0
    SLICE_X50Y76         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    14.585 r  model3_user2/studyer/studyer/score1/score_reg_i_190/CO[3]
                         net (fo=1, routed)           0.000    14.585    model3_user2/studyer/studyer/score1/score_reg_i_190_n_0
    SLICE_X50Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.702 r  model3_user2/studyer/studyer/score1/score_reg_i_186/CO[3]
                         net (fo=1, routed)           0.000    14.702    model3_user2/studyer/studyer/score1/score_reg_i_186_n_0
    SLICE_X50Y78         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    14.931 r  model3_user2/studyer/studyer/score1/score_reg_i_185/CO[2]
                         net (fo=12, routed)          1.187    16.118    model3_user2/studyer/studyer/score1/score_reg_i_185_n_1
    SLICE_X48Y76         LUT3 (Prop_lut3_I0_O)        0.310    16.428 r  model3_user2/studyer/studyer/score1/score_reg_i_197/O
                         net (fo=1, routed)           0.000    16.428    model3_user2/studyer/studyer/score1/score_reg_i_197_n_0
    SLICE_X48Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.978 r  model3_user2/studyer/studyer/score1/score_reg_i_127/CO[3]
                         net (fo=1, routed)           0.000    16.978    model3_user2/studyer/studyer/score1/score_reg_i_127_n_0
    SLICE_X48Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.092 r  model3_user2/studyer/studyer/score1/score_reg_i_123/CO[3]
                         net (fo=1, routed)           0.000    17.092    model3_user2/studyer/studyer/score1/score_reg_i_123_n_0
    SLICE_X48Y78         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    17.320 r  model3_user2/studyer/studyer/score1/score_reg_i_122/CO[2]
                         net (fo=12, routed)          1.108    18.428    model3_user2/studyer/studyer/score1/score_reg_i_122_n_1
    SLICE_X52Y77         LUT3 (Prop_lut3_I0_O)        0.313    18.741 r  model3_user2/studyer/studyer/score1/score_reg_i_130/O
                         net (fo=1, routed)           0.000    18.741    model3_user2/studyer/studyer/score1/score_reg_i_130_n_0
    SLICE_X52Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    19.274 r  model3_user2/studyer/studyer/score1/score_reg_i_58/CO[3]
                         net (fo=1, routed)           0.000    19.274    model3_user2/studyer/studyer/score1/score_reg_i_58_n_0
    SLICE_X52Y78         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    19.503 r  model3_user2/studyer/studyer/score1/score_reg_i_57/CO[2]
                         net (fo=12, routed)          1.074    20.577    model3_user2/studyer/studyer/score1/score_reg_i_57_n_1
    SLICE_X54Y77         LUT3 (Prop_lut3_I0_O)        0.310    20.887 r  model3_user2/studyer/studyer/score1/score_reg_i_179/O
                         net (fo=1, routed)           0.000    20.887    model3_user2/studyer/studyer/score1/score_reg_i_179_n_0
    SLICE_X54Y77         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    21.263 r  model3_user2/studyer/studyer/score1/score_reg_i_116/CO[3]
                         net (fo=1, routed)           0.000    21.263    model3_user2/studyer/studyer/score1/score_reg_i_116_n_0
    SLICE_X54Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.380 r  model3_user2/studyer/studyer/score1/score_reg_i_56/CO[3]
                         net (fo=1, routed)           0.000    21.380    model3_user2/studyer/studyer/score1/score_reg_i_56_n_0
    SLICE_X54Y79         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    21.609 r  model3_user2/studyer/studyer/score1/score_reg_i_25/CO[2]
                         net (fo=13, routed)          0.962    22.570    model3_user2/studyer/studyer/score1/score_reg_i_25_n_1
    SLICE_X55Y76         LUT3 (Prop_lut3_I0_O)        0.310    22.880 r  model3_user2/studyer/studyer/score1/score_reg_i_200/O
                         net (fo=1, routed)           0.000    22.880    model3_user2/studyer/studyer/score1/score_reg_i_200_n_0
    SLICE_X55Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.430 r  model3_user2/studyer/studyer/score1/score_reg_i_132/CO[3]
                         net (fo=1, routed)           0.000    23.430    model3_user2/studyer/studyer/score1/score_reg_i_132_n_0
    SLICE_X55Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.544 r  model3_user2/studyer/studyer/score1/score_reg_i_62/CO[3]
                         net (fo=1, routed)           0.000    23.544    model3_user2/studyer/studyer/score1/score_reg_i_62_n_0
    SLICE_X55Y78         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    23.772 r  model3_user2/studyer/studyer/score1/score_reg_i_26/CO[2]
                         net (fo=13, routed)          1.390    25.162    model3_user2/studyer/studyer/score1/score_reg_i_26_n_1
    SLICE_X55Y73         LUT3 (Prop_lut3_I0_O)        0.313    25.475 r  model3_user2/studyer/studyer/score1/score_reg_i_203/O
                         net (fo=1, routed)           0.000    25.475    model3_user2/studyer/studyer/score1/score_reg_i_203_n_0
    SLICE_X55Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.025 r  model3_user2/studyer/studyer/score1/score_reg_i_137/CO[3]
                         net (fo=1, routed)           0.000    26.025    model3_user2/studyer/studyer/score1/score_reg_i_137_n_0
    SLICE_X55Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.139 r  model3_user2/studyer/studyer/score1/score_reg_i_66/CO[3]
                         net (fo=1, routed)           0.009    26.148    model3_user2/studyer/studyer/score1/score_reg_i_66_n_0
    SLICE_X55Y75         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    26.376 r  model3_user2/studyer/studyer/score1/score_reg_i_27/CO[2]
                         net (fo=13, routed)          1.033    27.409    model3_user2/studyer/studyer/score1/score_reg_i_27_n_1
    SLICE_X54Y75         LUT3 (Prop_lut3_I0_O)        0.313    27.722 r  model3_user2/studyer/studyer/score1/score_reg_i_145/O
                         net (fo=1, routed)           0.000    27.722    model3_user2/studyer/studyer/score1/score_reg_i_145_n_0
    SLICE_X54Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    28.255 r  model3_user2/studyer/studyer/score1/score_reg_i_70/CO[3]
                         net (fo=1, routed)           0.000    28.255    model3_user2/studyer/studyer/score1/score_reg_i_70_n_0
    SLICE_X54Y76         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    28.484 r  model3_user2/studyer/studyer/score1/score_reg_i_28/CO[2]
                         net (fo=13, routed)          1.438    29.922    model3_user2/studyer/studyer/score1/score_reg_i_28_n_1
    SLICE_X53Y74         LUT3 (Prop_lut3_I0_O)        0.310    30.232 r  model3_user2/studyer/studyer/score1/score_reg_i_149/O
                         net (fo=1, routed)           0.000    30.232    model3_user2/studyer/studyer/score1/score_reg_i_149_n_0
    SLICE_X53Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.782 r  model3_user2/studyer/studyer/score1/score_reg_i_74/CO[3]
                         net (fo=1, routed)           0.009    30.791    model3_user2/studyer/studyer/score1/score_reg_i_74_n_0
    SLICE_X53Y75         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    31.019 r  model3_user2/studyer/studyer/score1/score_reg_i_29/CO[2]
                         net (fo=13, routed)          1.257    32.277    model3_user2/studyer/studyer/score1/score_reg_i_29_n_1
    SLICE_X49Y74         LUT3 (Prop_lut3_I0_O)        0.313    32.590 r  model3_user2/studyer/studyer/score1/score0__501_carry_i_18__0/O
                         net (fo=1, routed)           0.000    32.590    model3_user2/studyer/studyer/score1/score0__501_carry_i_18__0_n_0
    SLICE_X49Y74         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    32.991 r  model3_user2/studyer/studyer/score1/score0__501_carry_i_8__0/CO[3]
                         net (fo=1, routed)           0.009    33.000    model3_user2/studyer/studyer/score1/score0__501_carry_i_8__0_n_0
    SLICE_X49Y75         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    33.228 r  model3_user2/studyer/studyer/score1/score_reg_i_30/CO[2]
                         net (fo=14, routed)          0.847    34.075    model3_user2/studyer/studyer/score1/score_reg_i_30_n_1
    SLICE_X48Y73         LUT2 (Prop_lut2_I1_O)        0.313    34.388 r  model3_user2/studyer/studyer/score1/score0__501_carry_i_16__0/O
                         net (fo=1, routed)           0.000    34.388    model3_user2/studyer/studyer/score1/score0__501_carry_i_16__0_n_0
    SLICE_X48Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    34.938 r  model3_user2/studyer/studyer/score1/score0__501_carry_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    34.938    model3_user2/studyer/studyer/score1/score0__501_carry_i_2__0_n_0
    SLICE_X48Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.052 r  model3_user2/studyer/studyer/score1/score0__501_carry__0_i_1__0/CO[3]
                         net (fo=1, routed)           0.009    35.061    model3_user2/studyer/studyer/score1/score0__501_carry__0_i_1__0_n_0
    SLICE_X48Y75         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    35.289 r  model3_user2/studyer/studyer/score1/score0__501_carry_i_1__0/CO[2]
                         net (fo=14, routed)          1.015    36.303    model3_user2/studyer/studyer/score1/score0__501_carry_i_1__0_n_1
    SLICE_X49Y77         LUT3 (Prop_lut3_I0_O)        0.313    36.616 r  model3_user2/studyer/studyer/score1/score0__501_carry__0_i_5__0/O
                         net (fo=1, routed)           0.000    36.616    model3_user2/studyer/studyer/score1/score0__501_carry__0_i_5__0_n_0
    SLICE_X49Y77         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    37.148 r  model3_user2/studyer/studyer/score1/score0__501_carry__0/CO[3]
                         net (fo=1, routed)           0.000    37.148    model3_user2/studyer/studyer/score1/score0__501_carry__0_n_0
    SLICE_X49Y78         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.305 r  model3_user2/studyer/studyer/score1/score0__501_carry__1/CO[1]
                         net (fo=1, routed)           0.645    37.950    model3_user2/studyer/studyer/score1/score0__501_carry__1_n_2
    SLICE_X49Y79         LUT5 (Prop_lut5_I4_O)        0.329    38.279 r  model3_user2/studyer/studyer/score1/score_reg_i_16__0/O
                         net (fo=1, routed)           0.785    39.064    model3_user1/studyer/studyer/score1/ADDRBWRADDR[0]
    RAMB18_X1Y32         RAMB18E1                                     r  model3_user1/studyer/studyer/score1/score_reg/ADDRBWRADDR[4]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 model3_user1/studyer/studyer/counter_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            model3_user1/studyer/studyer/score1/score_reg/ADDRARDADDR[5]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        38.816ns  (logic 16.252ns (41.869%)  route 22.564ns (58.131%))
  Logic Levels:           51  (CARRY4=32 FDRE=1 LUT2=1 LUT3=13 LUT4=2 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y82         FDRE                         0.000     0.000 r  model3_user1/studyer/studyer/counter_reg[0]/C
    SLICE_X51Y82         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  model3_user1/studyer/studyer/counter_reg[0]/Q
                         net (fo=35, routed)          1.372     1.828    model3_user1/studyer/studyer/score1/counter[0]
    SLICE_X48Y79         LUT3 (Prop_lut3_I0_O)        0.154     1.982 r  model3_user1/studyer/studyer/score1/score1__0_carry_i_1/O
                         net (fo=2, routed)           0.690     2.672    model3_user1/studyer/studyer/score1/score1__0_carry_i_1_n_0
    SLICE_X48Y79         LUT4 (Prop_lut4_I3_O)        0.327     2.999 r  model3_user1/studyer/studyer/score1/score1__0_carry_i_4/O
                         net (fo=1, routed)           0.000     2.999    model3_user1/studyer/studyer/score1/score1__0_carry_i_4_n_0
    SLICE_X48Y79         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.400 r  model3_user1/studyer/studyer/score1/score1__0_carry/CO[3]
                         net (fo=1, routed)           0.000     3.400    model3_user1/studyer/studyer/score1/score1__0_carry_n_0
    SLICE_X48Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.514 r  model3_user1/studyer/studyer/score1/score1__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.514    model3_user1/studyer/studyer/score1/score1__0_carry__0_n_0
    SLICE_X48Y81         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.848 r  model3_user1/studyer/studyer/score1/score1__0_carry__1/O[1]
                         net (fo=5, routed)           1.102     4.949    model3_user1/studyer/studyer/score1/score1[14]
    SLICE_X41Y80         LUT4 (Prop_lut4_I1_O)        0.331     5.280 r  model3_user1/studyer/studyer/score1/score0__8_carry__0_i_11/O
                         net (fo=5, routed)           1.166     6.446    model3_user1/studyer/studyer/score1/score0__8_carry__0_i_11_n_0
    SLICE_X40Y78         LUT6 (Prop_lut6_I3_O)        0.326     6.772 r  model3_user1/studyer/studyer/score1/score0__8_carry_i_9/O
                         net (fo=18, routed)          1.138     7.910    model3_user1/studyer/studyer/score1/score0__8_carry_i_9_n_0
    SLICE_X41Y80         LUT3 (Prop_lut3_I2_O)        0.154     8.064 r  model3_user1/studyer/studyer/score1/score0__8_carry__0_i_3/O
                         net (fo=1, routed)           0.650     8.714    model3_user1/studyer/studyer/score1/score0__8_carry__0_i_3_n_0
    SLICE_X41Y78         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.710     9.424 r  model3_user1/studyer/studyer/score1/score0__8_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.424    model3_user1/studyer/studyer/score1/score0__8_carry__0_n_0
    SLICE_X41Y79         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.581 r  model3_user1/studyer/studyer/score1/score0__8_carry__1/CO[1]
                         net (fo=12, routed)          0.881    10.463    model3_user1/studyer/studyer/score1/score0__8_carry__1_n_2
    SLICE_X40Y81         LUT3 (Prop_lut3_I0_O)        0.329    10.792 r  model3_user1/studyer/studyer/score1/score_reg_i_260/O
                         net (fo=1, routed)           0.000    10.792    model3_user1/studyer/studyer/score1/score_reg_i_260_n_0
    SLICE_X40Y81         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    11.362 r  model3_user1/studyer/studyer/score1/score_reg_i_233/CO[2]
                         net (fo=12, routed)          1.027    12.388    model3_user1/studyer/studyer/score1/score_reg_i_233_n_1
    SLICE_X42Y80         LUT3 (Prop_lut3_I0_O)        0.313    12.701 r  model3_user1/studyer/studyer/score1/score_reg_i_245/O
                         net (fo=1, routed)           0.000    12.701    model3_user1/studyer/studyer/score1/score_reg_i_245_n_0
    SLICE_X42Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.234 r  model3_user1/studyer/studyer/score1/score_reg_i_212/CO[3]
                         net (fo=1, routed)           0.000    13.234    model3_user1/studyer/studyer/score1/score_reg_i_212_n_0
    SLICE_X42Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.351 r  model3_user1/studyer/studyer/score1/score_reg_i_208/CO[3]
                         net (fo=1, routed)           0.000    13.351    model3_user1/studyer/studyer/score1/score_reg_i_208_n_0
    SLICE_X42Y82         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    13.580 r  model3_user1/studyer/studyer/score1/score_reg_i_207/CO[2]
                         net (fo=12, routed)          1.486    15.066    model3_user1/studyer/studyer/score1/score_reg_i_207_n_1
    SLICE_X43Y85         LUT2 (Prop_lut2_I0_O)        0.310    15.376 r  model3_user1/studyer/studyer/score1/score_reg_i_209/O
                         net (fo=1, routed)           0.000    15.376    model3_user1/studyer/studyer/score1/score_reg_i_209_n_0
    SLICE_X43Y85         CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.314    15.690 r  model3_user1/studyer/studyer/score1/score_reg_i_157/CO[2]
                         net (fo=12, routed)          1.227    16.917    model3_user1/studyer/studyer/score1/score_reg_i_157_n_1
    SLICE_X43Y81         LUT3 (Prop_lut3_I0_O)        0.313    17.230 r  model3_user1/studyer/studyer/score1/score_reg_i_165/O
                         net (fo=1, routed)           0.000    17.230    model3_user1/studyer/studyer/score1/score_reg_i_165_n_0
    SLICE_X43Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.780 r  model3_user1/studyer/studyer/score1/score_reg_i_88/CO[3]
                         net (fo=1, routed)           0.000    17.780    model3_user1/studyer/studyer/score1/score_reg_i_88_n_0
    SLICE_X43Y82         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    18.008 r  model3_user1/studyer/studyer/score1/score_reg_i_87/CO[2]
                         net (fo=12, routed)          1.201    19.209    model3_user1/studyer/studyer/score1/score_reg_i_87_n_1
    SLICE_X44Y80         LUT3 (Prop_lut3_I0_O)        0.313    19.522 r  model3_user1/studyer/studyer/score1/score_reg_i_95/O
                         net (fo=1, routed)           0.000    19.522    model3_user1/studyer/studyer/score1/score_reg_i_95_n_0
    SLICE_X44Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.072 r  model3_user1/studyer/studyer/score1/score_reg_i_33/CO[3]
                         net (fo=1, routed)           0.000    20.072    model3_user1/studyer/studyer/score1/score_reg_i_33_n_0
    SLICE_X44Y81         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    20.300 r  model3_user1/studyer/studyer/score1/score_reg_i_32/CO[2]
                         net (fo=12, routed)          0.969    21.269    model3_user1/studyer/studyer/score1/score_reg_i_32_n_1
    SLICE_X45Y78         LUT3 (Prop_lut3_I0_O)        0.313    21.582 r  model3_user1/studyer/studyer/score1/score_reg_i_151/O
                         net (fo=1, routed)           0.000    21.582    model3_user1/studyer/studyer/score1/score_reg_i_151_n_0
    SLICE_X45Y78         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    21.983 r  model3_user1/studyer/studyer/score1/score_reg_i_81/CO[3]
                         net (fo=1, routed)           0.000    21.983    model3_user1/studyer/studyer/score1/score_reg_i_81_n_0
    SLICE_X45Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.097 r  model3_user1/studyer/studyer/score1/score_reg_i_31/CO[3]
                         net (fo=1, routed)           0.000    22.097    model3_user1/studyer/studyer/score1/score_reg_i_31_n_0
    SLICE_X45Y80         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    22.325 r  model3_user1/studyer/studyer/score1/score_reg_i_18/CO[2]
                         net (fo=13, routed)          1.356    23.681    model3_user1/studyer/studyer/score1/score_reg_i_18_n_1
    SLICE_X43Y76         LUT3 (Prop_lut3_I0_O)        0.313    23.994 r  model3_user1/studyer/studyer/score1/score_reg_i_172/O
                         net (fo=1, routed)           0.000    23.994    model3_user1/studyer/studyer/score1/score_reg_i_172_n_0
    SLICE_X43Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.544 r  model3_user1/studyer/studyer/score1/score_reg_i_97/CO[3]
                         net (fo=1, routed)           0.000    24.544    model3_user1/studyer/studyer/score1/score_reg_i_97_n_0
    SLICE_X43Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.658 r  model3_user1/studyer/studyer/score1/score_reg_i_37/CO[3]
                         net (fo=1, routed)           0.000    24.658    model3_user1/studyer/studyer/score1/score_reg_i_37_n_0
    SLICE_X43Y78         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    24.886 r  model3_user1/studyer/studyer/score1/score_reg_i_19/CO[2]
                         net (fo=13, routed)          1.097    25.983    model3_user1/studyer/studyer/score1/score_reg_i_19_n_1
    SLICE_X42Y76         LUT3 (Prop_lut3_I0_O)        0.313    26.296 r  model3_user1/studyer/studyer/score1/score_reg_i_173/O
                         net (fo=1, routed)           0.000    26.296    model3_user1/studyer/studyer/score1/score_reg_i_173_n_0
    SLICE_X42Y76         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    26.672 r  model3_user1/studyer/studyer/score1/score_reg_i_102/CO[3]
                         net (fo=1, routed)           0.000    26.672    model3_user1/studyer/studyer/score1/score_reg_i_102_n_0
    SLICE_X42Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.789 r  model3_user1/studyer/studyer/score1/score_reg_i_41/CO[3]
                         net (fo=1, routed)           0.000    26.789    model3_user1/studyer/studyer/score1/score_reg_i_41_n_0
    SLICE_X42Y78         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    27.018 r  model3_user1/studyer/studyer/score1/score_reg_i_20/CO[2]
                         net (fo=13, routed)          1.216    28.234    model3_user1/studyer/studyer/score1/score_reg_i_20_n_1
    SLICE_X44Y75         LUT3 (Prop_lut3_I0_O)        0.310    28.544 r  model3_user1/studyer/studyer/score1/score_reg_i_178/O
                         net (fo=1, routed)           0.000    28.544    model3_user1/studyer/studyer/score1/score_reg_i_178_n_0
    SLICE_X44Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.094 r  model3_user1/studyer/studyer/score1/score_reg_i_107/CO[3]
                         net (fo=1, routed)           0.000    29.094    model3_user1/studyer/studyer/score1/score_reg_i_107_n_0
    SLICE_X44Y76         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    29.316 r  model3_user1/studyer/studyer/score1/score_reg_i_45/O[0]
                         net (fo=2, routed)           1.198    30.514    model3_user1/studyer/studyer/score1/score_reg_i_45_n_7
    SLICE_X47Y80         LUT3 (Prop_lut3_I2_O)        0.299    30.813 r  model3_user1/studyer/studyer/score1/score_reg_i_114/O
                         net (fo=1, routed)           0.000    30.813    model3_user1/studyer/studyer/score1/score_reg_i_114_n_0
    SLICE_X47Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.363 r  model3_user1/studyer/studyer/score1/score_reg_i_49/CO[3]
                         net (fo=1, routed)           0.000    31.363    model3_user1/studyer/studyer/score1/score_reg_i_49_n_0
    SLICE_X47Y81         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    31.591 r  model3_user1/studyer/studyer/score1/score_reg_i_22/CO[2]
                         net (fo=13, routed)          1.215    32.806    model3_user1/studyer/studyer/score1/score_reg_i_22_n_1
    SLICE_X46Y78         LUT3 (Prop_lut3_I0_O)        0.313    33.119 r  model3_user1/studyer/studyer/score1/score0__501_carry_i_22/O
                         net (fo=1, routed)           0.000    33.119    model3_user1/studyer/studyer/score1/score0__501_carry_i_22_n_0
    SLICE_X46Y78         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    33.495 r  model3_user1/studyer/studyer/score1/score0__501_carry_i_12/CO[3]
                         net (fo=1, routed)           0.000    33.495    model3_user1/studyer/studyer/score1/score0__501_carry_i_12_n_0
    SLICE_X46Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.612 r  model3_user1/studyer/studyer/score1/score0__501_carry_i_8/CO[3]
                         net (fo=1, routed)           0.000    33.612    model3_user1/studyer/studyer/score1/score0__501_carry_i_8_n_0
    SLICE_X46Y80         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    33.841 r  model3_user1/studyer/studyer/score1/score_reg_i_23/CO[2]
                         net (fo=14, routed)          1.758    35.599    model3_user1/studyer/studyer/score1/score_reg_i_23_n_1
    SLICE_X47Y76         LUT3 (Prop_lut3_I0_O)        0.310    35.909 r  model3_user1/studyer/studyer/score1/score0__501_carry__0_i_8/O
                         net (fo=1, routed)           0.000    35.909    model3_user1/studyer/studyer/score1/score0__501_carry__0_i_8_n_0
    SLICE_X47Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.459 r  model3_user1/studyer/studyer/score1/score0__501_carry__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    36.459    model3_user1/studyer/studyer/score1/score0__501_carry__0_i_1_n_0
    SLICE_X47Y77         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    36.687 r  model3_user1/studyer/studyer/score1/score0__501_carry_i_1/CO[2]
                         net (fo=14, routed)          0.885    37.572    model3_user1/studyer/studyer/score1/score0__501_carry_i_1_n_1
    SLICE_X47Y78         LUT5 (Prop_lut5_I4_O)        0.313    37.885 r  model3_user1/studyer/studyer/score1/score_reg_i_7/O
                         net (fo=1, routed)           0.931    38.816    model3_user1/studyer/studyer/score1/score_reg_i_7_n_0
    RAMB18_X1Y32         RAMB18E1                                     r  model3_user1/studyer/studyer/score1/score_reg/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 model3_user3/studyer/studyer/counter_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            model3_user3/studyer/studyer/score1/score_reg/ADDRARDADDR[5]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        38.042ns  (logic 17.238ns (45.313%)  route 20.804ns (54.687%))
  Logic Levels:           57  (CARRY4=38 FDRE=1 LUT2=1 LUT3=13 LUT4=2 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y69         FDRE                         0.000     0.000 r  model3_user3/studyer/studyer/counter_reg[5]/C
    SLICE_X51Y69         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  model3_user3/studyer/studyer/counter_reg[5]/Q
                         net (fo=22, routed)          1.489     1.945    model3_user3/studyer/studyer/score1/counter[5]
    SLICE_X49Y69         LUT3 (Prop_lut3_I2_O)        0.153     2.098 r  model3_user3/studyer/studyer/score1/score1__0_carry_i_1__1/O
                         net (fo=2, routed)           0.690     2.788    model3_user3/studyer/studyer/score1/score1__0_carry_i_1__1_n_0
    SLICE_X49Y69         LUT4 (Prop_lut4_I3_O)        0.327     3.115 r  model3_user3/studyer/studyer/score1/score1__0_carry_i_4__1/O
                         net (fo=1, routed)           0.000     3.115    model3_user3/studyer/studyer/score1/score1__0_carry_i_4__1_n_0
    SLICE_X49Y69         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.516 r  model3_user3/studyer/studyer/score1/score1__0_carry/CO[3]
                         net (fo=1, routed)           0.000     3.516    model3_user3/studyer/studyer/score1/score1__0_carry_n_0
    SLICE_X49Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.630 r  model3_user3/studyer/studyer/score1/score1__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.630    model3_user3/studyer/studyer/score1/score1__0_carry__0_n_0
    SLICE_X49Y71         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.964 r  model3_user3/studyer/studyer/score1/score1__0_carry__1/O[1]
                         net (fo=5, routed)           1.274     5.238    model3_user3/studyer/studyer/score1/score1[14]
    SLICE_X42Y67         LUT4 (Prop_lut4_I1_O)        0.329     5.567 r  model3_user3/studyer/studyer/score1/score0__8_carry__0_i_11__1/O
                         net (fo=5, routed)           0.483     6.050    model3_user3/studyer/studyer/score1/score0__8_carry__0_i_11__1_n_0
    SLICE_X42Y67         LUT6 (Prop_lut6_I3_O)        0.328     6.378 r  model3_user3/studyer/studyer/score1/score0__8_carry_i_9__1/O
                         net (fo=18, routed)          0.910     7.288    model3_user3/studyer/studyer/score1/score0__8_carry_i_9__1_n_0
    SLICE_X42Y66         LUT3 (Prop_lut3_I2_O)        0.150     7.438 r  model3_user3/studyer/studyer/score1/score0__8_carry_i_3__1/O
                         net (fo=1, routed)           0.193     7.631    model3_user3/studyer/studyer/score1/score0__8_carry_i_3__1_n_0
    SLICE_X43Y66         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.602     8.233 r  model3_user3/studyer/studyer/score1/score0__8_carry/CO[3]
                         net (fo=1, routed)           0.000     8.233    model3_user3/studyer/studyer/score1/score0__8_carry_n_0
    SLICE_X43Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.347 r  model3_user3/studyer/studyer/score1/score0__8_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.347    model3_user3/studyer/studyer/score1/score0__8_carry__0_n_0
    SLICE_X43Y68         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.504 r  model3_user3/studyer/studyer/score1/score0__8_carry__1/CO[1]
                         net (fo=12, routed)          0.874     9.378    model3_user3/studyer/studyer/score1/score0__8_carry__1_n_2
    SLICE_X43Y69         LUT3 (Prop_lut3_I0_O)        0.329     9.707 r  model3_user3/studyer/studyer/score1/score_reg_i_139__0/O
                         net (fo=1, routed)           0.000     9.707    model3_user3/studyer/studyer/score1/score_reg_i_139__0_n_0
    SLICE_X43Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.257 r  model3_user3/studyer/studyer/score1/score_reg_i_122__0/CO[3]
                         net (fo=1, routed)           0.000    10.257    model3_user3/studyer/studyer/score1/score_reg_i_122__0_n_0
    SLICE_X43Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.371 r  model3_user3/studyer/studyer/score1/score_reg_i_118__0/CO[3]
                         net (fo=1, routed)           0.000    10.371    model3_user3/studyer/studyer/score1/score_reg_i_118__0_n_0
    SLICE_X43Y71         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    10.599 r  model3_user3/studyer/studyer/score1/score_reg_i_117__0/CO[2]
                         net (fo=12, routed)          1.030    11.628    model3_user3/studyer/studyer/score1/score_reg_i_117__0_n_1
    SLICE_X44Y72         LUT3 (Prop_lut3_I0_O)        0.313    11.941 r  model3_user3/studyer/studyer/score1/score_reg_i_125__0/O
                         net (fo=1, routed)           0.000    11.941    model3_user3/studyer/studyer/score1/score_reg_i_125__0_n_0
    SLICE_X44Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.491 r  model3_user3/studyer/studyer/score1/score_reg_i_105__0/CO[3]
                         net (fo=1, routed)           0.000    12.491    model3_user3/studyer/studyer/score1/score_reg_i_105__0_n_0
    SLICE_X44Y73         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    12.719 r  model3_user3/studyer/studyer/score1/score_reg_i_104__0/CO[2]
                         net (fo=12, routed)          1.034    13.754    model3_user3/studyer/studyer/score1/score_reg_i_104__0_n_1
    SLICE_X43Y72         LUT3 (Prop_lut3_I0_O)        0.313    14.067 r  model3_user3/studyer/studyer/score1/score_reg_i_116__0/O
                         net (fo=1, routed)           0.000    14.067    model3_user3/studyer/studyer/score1/score_reg_i_116__0_n_0
    SLICE_X43Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.617 r  model3_user3/studyer/studyer/score1/score_reg_i_87__0/CO[3]
                         net (fo=1, routed)           0.000    14.617    model3_user3/studyer/studyer/score1/score_reg_i_87__0_n_0
    SLICE_X43Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.731 r  model3_user3/studyer/studyer/score1/score_reg_i_83__0/CO[3]
                         net (fo=1, routed)           0.000    14.731    model3_user3/studyer/studyer/score1/score_reg_i_83__0_n_0
    SLICE_X43Y74         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    14.959 r  model3_user3/studyer/studyer/score1/score_reg_i_82__0/CO[2]
                         net (fo=12, routed)          1.088    16.046    model3_user3/studyer/studyer/score1/score_reg_i_82__0_n_1
    SLICE_X42Y72         LUT3 (Prop_lut3_I0_O)        0.313    16.359 r  model3_user3/studyer/studyer/score1/score_reg_i_91__0/O
                         net (fo=1, routed)           0.000    16.359    model3_user3/studyer/studyer/score1/score_reg_i_91__0_n_0
    SLICE_X42Y72         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    16.872 r  model3_user3/studyer/studyer/score1/score_reg_i_48__0/CO[3]
                         net (fo=1, routed)           0.000    16.872    model3_user3/studyer/studyer/score1/score_reg_i_48__0_n_0
    SLICE_X42Y73         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    17.101 r  model3_user3/studyer/studyer/score1/score_reg_i_47__0/CO[2]
                         net (fo=12, routed)          1.477    18.579    model3_user3/studyer/studyer/score1/score_reg_i_47__0_n_1
    SLICE_X36Y70         LUT3 (Prop_lut3_I0_O)        0.310    18.889 r  model3_user3/studyer/studyer/score1/score_reg_i_79__0/O
                         net (fo=1, routed)           0.000    18.889    model3_user3/studyer/studyer/score1/score_reg_i_79__0_n_0
    SLICE_X36Y70         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    19.290 r  model3_user3/studyer/studyer/score1/score_reg_i_42__0/CO[3]
                         net (fo=1, routed)           0.000    19.290    model3_user3/studyer/studyer/score1/score_reg_i_42__0_n_0
    SLICE_X36Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.404 r  model3_user3/studyer/studyer/score1/score_reg_i_18__0/CO[3]
                         net (fo=1, routed)           0.000    19.404    model3_user3/studyer/studyer/score1/score_reg_i_18__0_n_0
    SLICE_X36Y72         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    19.632 r  model3_user3/studyer/studyer/score1/score_reg_i_17__0/CO[2]
                         net (fo=12, routed)          1.264    20.895    model3_user3/studyer/studyer/score1/score_reg_i_17__0_n_1
    SLICE_X39Y71         LUT3 (Prop_lut3_I0_O)        0.313    21.208 r  model3_user3/studyer/studyer/score1/score_reg_i_45__0/O
                         net (fo=1, routed)           0.000    21.208    model3_user3/studyer/studyer/score1/score_reg_i_45__0_n_0
    SLICE_X39Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.758 r  model3_user3/studyer/studyer/score1/score_reg_i_16/CO[3]
                         net (fo=1, routed)           0.000    21.758    model3_user3/studyer/studyer/score1/score_reg_i_16_n_0
    SLICE_X39Y72         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    21.986 r  model3_user3/studyer/studyer/score1/score_reg_i_10/CO[2]
                         net (fo=13, routed)          1.099    23.085    model3_user3/studyer/studyer/score1/score_reg_i_10_n_1
    SLICE_X38Y70         LUT3 (Prop_lut3_I0_O)        0.313    23.398 r  model3_user3/studyer/studyer/score1/score_reg_i_95__0/O
                         net (fo=1, routed)           0.000    23.398    model3_user3/studyer/studyer/score1/score_reg_i_95__0_n_0
    SLICE_X38Y70         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    23.774 r  model3_user3/studyer/studyer/score1/score_reg_i_57__0/CO[3]
                         net (fo=1, routed)           0.000    23.774    model3_user3/studyer/studyer/score1/score_reg_i_57__0_n_0
    SLICE_X38Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.891 r  model3_user3/studyer/studyer/score1/score_reg_i_22__0/CO[3]
                         net (fo=1, routed)           0.000    23.891    model3_user3/studyer/studyer/score1/score_reg_i_22__0_n_0
    SLICE_X38Y72         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    24.120 r  model3_user3/studyer/studyer/score1/score_reg_i_11/CO[2]
                         net (fo=13, routed)          1.183    25.303    model3_user3/studyer/studyer/score1/score_reg_i_11_n_1
    SLICE_X41Y69         LUT3 (Prop_lut3_I0_O)        0.310    25.613 r  model3_user3/studyer/studyer/score1/score_reg_i_100__0/O
                         net (fo=1, routed)           0.000    25.613    model3_user3/studyer/studyer/score1/score_reg_i_100__0_n_0
    SLICE_X41Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.163 r  model3_user3/studyer/studyer/score1/score_reg_i_62__0/CO[3]
                         net (fo=1, routed)           0.000    26.163    model3_user3/studyer/studyer/score1/score_reg_i_62__0_n_0
    SLICE_X41Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.277 r  model3_user3/studyer/studyer/score1/score_reg_i_26__0/CO[3]
                         net (fo=1, routed)           0.000    26.277    model3_user3/studyer/studyer/score1/score_reg_i_26__0_n_0
    SLICE_X41Y71         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    26.505 r  model3_user3/studyer/studyer/score1/score_reg_i_12/CO[2]
                         net (fo=13, routed)          1.198    27.703    model3_user3/studyer/studyer/score1/score_reg_i_12_n_1
    SLICE_X42Y68         LUT3 (Prop_lut3_I0_O)        0.313    28.016 r  model3_user3/studyer/studyer/score1/score_reg_i_103__0/O
                         net (fo=1, routed)           0.000    28.016    model3_user3/studyer/studyer/score1/score_reg_i_103__0_n_0
    SLICE_X42Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    28.549 r  model3_user3/studyer/studyer/score1/score_reg_i_67__0/CO[3]
                         net (fo=1, routed)           0.000    28.549    model3_user3/studyer/studyer/score1/score_reg_i_67__0_n_0
    SLICE_X42Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.666 r  model3_user3/studyer/studyer/score1/score_reg_i_30__0/CO[3]
                         net (fo=1, routed)           0.000    28.666    model3_user3/studyer/studyer/score1/score_reg_i_30__0_n_0
    SLICE_X42Y70         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    28.895 r  model3_user3/studyer/studyer/score1/score_reg_i_13/CO[2]
                         net (fo=13, routed)          1.178    30.073    model3_user3/studyer/studyer/score1/score_reg_i_13_n_1
    SLICE_X40Y68         LUT3 (Prop_lut3_I0_O)        0.310    30.383 r  model3_user3/studyer/studyer/score1/score0__501_carry_i_25__1/O
                         net (fo=1, routed)           0.000    30.383    model3_user3/studyer/studyer/score1/score0__501_carry_i_25__1_n_0
    SLICE_X40Y68         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    30.784 r  model3_user3/studyer/studyer/score1/score0__501_carry_i_17__1/CO[3]
                         net (fo=1, routed)           0.000    30.784    model3_user3/studyer/studyer/score1/score0__501_carry_i_17__1_n_0
    SLICE_X40Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.898 r  model3_user3/studyer/studyer/score1/score_reg_i_34__0/CO[3]
                         net (fo=1, routed)           0.000    30.898    model3_user3/studyer/studyer/score1/score_reg_i_34__0_n_0
    SLICE_X40Y70         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    31.126 r  model3_user3/studyer/studyer/score1/score_reg_i_14/CO[2]
                         net (fo=13, routed)          1.377    32.503    model3_user3/studyer/studyer/score1/score_reg_i_14_n_1
    SLICE_X37Y69         LUT3 (Prop_lut3_I0_O)        0.313    32.816 r  model3_user3/studyer/studyer/score1/score0__501_carry_i_21__1/O
                         net (fo=1, routed)           0.000    32.816    model3_user3/studyer/studyer/score1/score0__501_carry_i_21__1_n_0
    SLICE_X37Y69         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    33.348 r  model3_user3/studyer/studyer/score1/score0__501_carry_i_8__1/CO[3]
                         net (fo=1, routed)           0.000    33.348    model3_user3/studyer/studyer/score1/score0__501_carry_i_8__1_n_0
    SLICE_X37Y70         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    33.576 r  model3_user3/studyer/studyer/score1/score_reg_i_15/CO[2]
                         net (fo=14, routed)          1.029    34.605    model3_user3/studyer/studyer/score1/score_reg_i_15_n_1
    SLICE_X38Y67         LUT2 (Prop_lut2_I1_O)        0.313    34.918 r  model3_user3/studyer/studyer/score1/score0__501_carry_i_16__1/O
                         net (fo=1, routed)           0.000    34.918    model3_user3/studyer/studyer/score1/score0__501_carry_i_16__1_n_0
    SLICE_X38Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    35.451 r  model3_user3/studyer/studyer/score1/score0__501_carry_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    35.451    model3_user3/studyer/studyer/score1/score0__501_carry_i_2__1_n_0
    SLICE_X38Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.568 r  model3_user3/studyer/studyer/score1/score0__501_carry__0_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    35.568    model3_user3/studyer/studyer/score1/score0__501_carry__0_i_1__1_n_0
    SLICE_X38Y69         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    35.797 r  model3_user3/studyer/studyer/score1/score0__501_carry_i_1__1/CO[2]
                         net (fo=14, routed)          1.120    36.917    model3_user3/studyer/studyer/score1/score0__501_carry_i_1__1_n_1
    SLICE_X46Y69         LUT5 (Prop_lut5_I4_O)        0.310    37.227 r  model3_user3/studyer/studyer/score1/score_reg_i_7__0/O
                         net (fo=1, routed)           0.815    38.042    model3_user3/studyer/studyer/score1/score_reg_i_7__0_n_0
    RAMB18_X1Y28         RAMB18E1                                     r  model3_user3/studyer/studyer/score1/score_reg/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 model3_user2/studyer/studyer/counter_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            model3_user1/studyer/studyer/score1/score_reg/ADDRBWRADDR[5]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        37.314ns  (logic 17.077ns (45.765%)  route 20.237ns (54.235%))
  Logic Levels:           56  (CARRY4=37 FDRE=1 LUT2=1 LUT3=13 LUT4=2 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y79         FDRE                         0.000     0.000 r  model3_user2/studyer/studyer/counter_reg[5]/C
    SLICE_X52Y79         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  model3_user2/studyer/studyer/counter_reg[5]/Q
                         net (fo=22, routed)          1.326     1.844    model3_user2/studyer/studyer/score1/counter[5]
    SLICE_X53Y76         LUT3 (Prop_lut3_I2_O)        0.154     1.998 r  model3_user2/studyer/studyer/score1/score1__0_carry_i_1__0/O
                         net (fo=2, routed)           0.690     2.688    model3_user2/studyer/studyer/score1/score1__0_carry_i_1__0_n_0
    SLICE_X53Y76         LUT4 (Prop_lut4_I3_O)        0.327     3.015 r  model3_user2/studyer/studyer/score1/score1__0_carry_i_4__0/O
                         net (fo=1, routed)           0.000     3.015    model3_user2/studyer/studyer/score1/score1__0_carry_i_4__0_n_0
    SLICE_X53Y76         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.416 r  model3_user2/studyer/studyer/score1/score1__0_carry/CO[3]
                         net (fo=1, routed)           0.000     3.416    model3_user2/studyer/studyer/score1/score1__0_carry_n_0
    SLICE_X53Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.530 r  model3_user2/studyer/studyer/score1/score1__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.530    model3_user2/studyer/studyer/score1/score1__0_carry__0_n_0
    SLICE_X53Y78         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.864 r  model3_user2/studyer/studyer/score1/score1__0_carry__1/O[1]
                         net (fo=5, routed)           0.756     4.620    model3_user2/studyer/studyer/score1/score1[14]
    SLICE_X49Y79         LUT4 (Prop_lut4_I1_O)        0.329     4.949 r  model3_user2/studyer/studyer/score1/score0__8_carry__0_i_11__0/O
                         net (fo=5, routed)           0.312     5.261    model3_user2/studyer/studyer/score1/score0__8_carry__0_i_11__0_n_0
    SLICE_X49Y80         LUT6 (Prop_lut6_I3_O)        0.326     5.587 r  model3_user2/studyer/studyer/score1/score0__8_carry_i_9__0/O
                         net (fo=18, routed)          1.065     6.651    model3_user2/studyer/studyer/score1/score0__8_carry_i_9__0_n_0
    SLICE_X51Y75         LUT3 (Prop_lut3_I2_O)        0.153     6.804 r  model3_user2/studyer/studyer/score1/score0__8_carry_i_3__0/O
                         net (fo=1, routed)           0.687     7.491    model3_user2/studyer/studyer/score1/score0__8_carry_i_3__0_n_0
    SLICE_X50Y79         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.607     8.098 r  model3_user2/studyer/studyer/score1/score0__8_carry/CO[3]
                         net (fo=1, routed)           0.000     8.098    model3_user2/studyer/studyer/score1/score0__8_carry_n_0
    SLICE_X50Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.215 r  model3_user2/studyer/studyer/score1/score0__8_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.215    model3_user2/studyer/studyer/score1/score0__8_carry__0_n_0
    SLICE_X50Y81         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.372 r  model3_user2/studyer/studyer/score1/score0__8_carry__1/CO[1]
                         net (fo=12, routed)          1.047     9.419    model3_user2/studyer/studyer/score1/score0__8_carry__1_n_2
    SLICE_X51Y79         LUT3 (Prop_lut3_I0_O)        0.332     9.751 r  model3_user2/studyer/studyer/score1/score_reg_i_276/O
                         net (fo=1, routed)           0.000     9.751    model3_user2/studyer/studyer/score1/score_reg_i_276_n_0
    SLICE_X51Y79         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.152 r  model3_user2/studyer/studyer/score1/score_reg_i_251/CO[3]
                         net (fo=1, routed)           0.000    10.152    model3_user2/studyer/studyer/score1/score_reg_i_251_n_0
    SLICE_X51Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.266 r  model3_user2/studyer/studyer/score1/score_reg_i_247/CO[3]
                         net (fo=1, routed)           0.000    10.266    model3_user2/studyer/studyer/score1/score_reg_i_247_n_0
    SLICE_X51Y81         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    10.494 r  model3_user2/studyer/studyer/score1/score_reg_i_246/CO[2]
                         net (fo=12, routed)          1.230    11.723    model3_user2/studyer/studyer/score1/score_reg_i_246_n_1
    SLICE_X51Y77         LUT3 (Prop_lut3_I0_O)        0.313    12.036 r  model3_user2/studyer/studyer/score1/score_reg_i_254/O
                         net (fo=1, routed)           0.000    12.036    model3_user2/studyer/studyer/score1/score_reg_i_254_n_0
    SLICE_X51Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.586 r  model3_user2/studyer/studyer/score1/score_reg_i_221/CO[3]
                         net (fo=1, routed)           0.000    12.586    model3_user2/studyer/studyer/score1/score_reg_i_221_n_0
    SLICE_X51Y78         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    12.814 r  model3_user2/studyer/studyer/score1/score_reg_i_220/CO[2]
                         net (fo=12, routed)          1.081    13.896    model3_user2/studyer/studyer/score1/score_reg_i_220_n_1
    SLICE_X50Y76         LUT3 (Prop_lut3_I0_O)        0.313    14.209 r  model3_user2/studyer/studyer/score1/score_reg_i_230/O
                         net (fo=1, routed)           0.000    14.209    model3_user2/studyer/studyer/score1/score_reg_i_230_n_0
    SLICE_X50Y76         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    14.585 r  model3_user2/studyer/studyer/score1/score_reg_i_190/CO[3]
                         net (fo=1, routed)           0.000    14.585    model3_user2/studyer/studyer/score1/score_reg_i_190_n_0
    SLICE_X50Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.702 r  model3_user2/studyer/studyer/score1/score_reg_i_186/CO[3]
                         net (fo=1, routed)           0.000    14.702    model3_user2/studyer/studyer/score1/score_reg_i_186_n_0
    SLICE_X50Y78         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    14.931 r  model3_user2/studyer/studyer/score1/score_reg_i_185/CO[2]
                         net (fo=12, routed)          1.187    16.118    model3_user2/studyer/studyer/score1/score_reg_i_185_n_1
    SLICE_X48Y76         LUT3 (Prop_lut3_I0_O)        0.310    16.428 r  model3_user2/studyer/studyer/score1/score_reg_i_197/O
                         net (fo=1, routed)           0.000    16.428    model3_user2/studyer/studyer/score1/score_reg_i_197_n_0
    SLICE_X48Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.978 r  model3_user2/studyer/studyer/score1/score_reg_i_127/CO[3]
                         net (fo=1, routed)           0.000    16.978    model3_user2/studyer/studyer/score1/score_reg_i_127_n_0
    SLICE_X48Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.092 r  model3_user2/studyer/studyer/score1/score_reg_i_123/CO[3]
                         net (fo=1, routed)           0.000    17.092    model3_user2/studyer/studyer/score1/score_reg_i_123_n_0
    SLICE_X48Y78         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    17.320 r  model3_user2/studyer/studyer/score1/score_reg_i_122/CO[2]
                         net (fo=12, routed)          1.108    18.428    model3_user2/studyer/studyer/score1/score_reg_i_122_n_1
    SLICE_X52Y77         LUT3 (Prop_lut3_I0_O)        0.313    18.741 r  model3_user2/studyer/studyer/score1/score_reg_i_130/O
                         net (fo=1, routed)           0.000    18.741    model3_user2/studyer/studyer/score1/score_reg_i_130_n_0
    SLICE_X52Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    19.274 r  model3_user2/studyer/studyer/score1/score_reg_i_58/CO[3]
                         net (fo=1, routed)           0.000    19.274    model3_user2/studyer/studyer/score1/score_reg_i_58_n_0
    SLICE_X52Y78         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    19.503 r  model3_user2/studyer/studyer/score1/score_reg_i_57/CO[2]
                         net (fo=12, routed)          1.074    20.577    model3_user2/studyer/studyer/score1/score_reg_i_57_n_1
    SLICE_X54Y77         LUT3 (Prop_lut3_I0_O)        0.310    20.887 r  model3_user2/studyer/studyer/score1/score_reg_i_179/O
                         net (fo=1, routed)           0.000    20.887    model3_user2/studyer/studyer/score1/score_reg_i_179_n_0
    SLICE_X54Y77         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    21.263 r  model3_user2/studyer/studyer/score1/score_reg_i_116/CO[3]
                         net (fo=1, routed)           0.000    21.263    model3_user2/studyer/studyer/score1/score_reg_i_116_n_0
    SLICE_X54Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.380 r  model3_user2/studyer/studyer/score1/score_reg_i_56/CO[3]
                         net (fo=1, routed)           0.000    21.380    model3_user2/studyer/studyer/score1/score_reg_i_56_n_0
    SLICE_X54Y79         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    21.609 r  model3_user2/studyer/studyer/score1/score_reg_i_25/CO[2]
                         net (fo=13, routed)          0.962    22.570    model3_user2/studyer/studyer/score1/score_reg_i_25_n_1
    SLICE_X55Y76         LUT3 (Prop_lut3_I0_O)        0.310    22.880 r  model3_user2/studyer/studyer/score1/score_reg_i_200/O
                         net (fo=1, routed)           0.000    22.880    model3_user2/studyer/studyer/score1/score_reg_i_200_n_0
    SLICE_X55Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.430 r  model3_user2/studyer/studyer/score1/score_reg_i_132/CO[3]
                         net (fo=1, routed)           0.000    23.430    model3_user2/studyer/studyer/score1/score_reg_i_132_n_0
    SLICE_X55Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.544 r  model3_user2/studyer/studyer/score1/score_reg_i_62/CO[3]
                         net (fo=1, routed)           0.000    23.544    model3_user2/studyer/studyer/score1/score_reg_i_62_n_0
    SLICE_X55Y78         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    23.772 r  model3_user2/studyer/studyer/score1/score_reg_i_26/CO[2]
                         net (fo=13, routed)          1.390    25.162    model3_user2/studyer/studyer/score1/score_reg_i_26_n_1
    SLICE_X55Y73         LUT3 (Prop_lut3_I0_O)        0.313    25.475 r  model3_user2/studyer/studyer/score1/score_reg_i_203/O
                         net (fo=1, routed)           0.000    25.475    model3_user2/studyer/studyer/score1/score_reg_i_203_n_0
    SLICE_X55Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.025 r  model3_user2/studyer/studyer/score1/score_reg_i_137/CO[3]
                         net (fo=1, routed)           0.000    26.025    model3_user2/studyer/studyer/score1/score_reg_i_137_n_0
    SLICE_X55Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.139 r  model3_user2/studyer/studyer/score1/score_reg_i_66/CO[3]
                         net (fo=1, routed)           0.009    26.148    model3_user2/studyer/studyer/score1/score_reg_i_66_n_0
    SLICE_X55Y75         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    26.376 r  model3_user2/studyer/studyer/score1/score_reg_i_27/CO[2]
                         net (fo=13, routed)          1.033    27.409    model3_user2/studyer/studyer/score1/score_reg_i_27_n_1
    SLICE_X54Y75         LUT3 (Prop_lut3_I0_O)        0.313    27.722 r  model3_user2/studyer/studyer/score1/score_reg_i_145/O
                         net (fo=1, routed)           0.000    27.722    model3_user2/studyer/studyer/score1/score_reg_i_145_n_0
    SLICE_X54Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    28.255 r  model3_user2/studyer/studyer/score1/score_reg_i_70/CO[3]
                         net (fo=1, routed)           0.000    28.255    model3_user2/studyer/studyer/score1/score_reg_i_70_n_0
    SLICE_X54Y76         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    28.484 r  model3_user2/studyer/studyer/score1/score_reg_i_28/CO[2]
                         net (fo=13, routed)          1.438    29.922    model3_user2/studyer/studyer/score1/score_reg_i_28_n_1
    SLICE_X53Y74         LUT3 (Prop_lut3_I0_O)        0.310    30.232 r  model3_user2/studyer/studyer/score1/score_reg_i_149/O
                         net (fo=1, routed)           0.000    30.232    model3_user2/studyer/studyer/score1/score_reg_i_149_n_0
    SLICE_X53Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.782 r  model3_user2/studyer/studyer/score1/score_reg_i_74/CO[3]
                         net (fo=1, routed)           0.009    30.791    model3_user2/studyer/studyer/score1/score_reg_i_74_n_0
    SLICE_X53Y75         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    31.019 r  model3_user2/studyer/studyer/score1/score_reg_i_29/CO[2]
                         net (fo=13, routed)          1.257    32.277    model3_user2/studyer/studyer/score1/score_reg_i_29_n_1
    SLICE_X49Y74         LUT3 (Prop_lut3_I0_O)        0.313    32.590 r  model3_user2/studyer/studyer/score1/score0__501_carry_i_18__0/O
                         net (fo=1, routed)           0.000    32.590    model3_user2/studyer/studyer/score1/score0__501_carry_i_18__0_n_0
    SLICE_X49Y74         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    32.991 r  model3_user2/studyer/studyer/score1/score0__501_carry_i_8__0/CO[3]
                         net (fo=1, routed)           0.009    33.000    model3_user2/studyer/studyer/score1/score0__501_carry_i_8__0_n_0
    SLICE_X49Y75         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    33.228 r  model3_user2/studyer/studyer/score1/score_reg_i_30/CO[2]
                         net (fo=14, routed)          0.847    34.075    model3_user2/studyer/studyer/score1/score_reg_i_30_n_1
    SLICE_X48Y73         LUT2 (Prop_lut2_I1_O)        0.313    34.388 r  model3_user2/studyer/studyer/score1/score0__501_carry_i_16__0/O
                         net (fo=1, routed)           0.000    34.388    model3_user2/studyer/studyer/score1/score0__501_carry_i_16__0_n_0
    SLICE_X48Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    34.938 r  model3_user2/studyer/studyer/score1/score0__501_carry_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    34.938    model3_user2/studyer/studyer/score1/score0__501_carry_i_2__0_n_0
    SLICE_X48Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.052 r  model3_user2/studyer/studyer/score1/score0__501_carry__0_i_1__0/CO[3]
                         net (fo=1, routed)           0.009    35.061    model3_user2/studyer/studyer/score1/score0__501_carry__0_i_1__0_n_0
    SLICE_X48Y75         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    35.289 r  model3_user2/studyer/studyer/score1/score0__501_carry_i_1__0/CO[2]
                         net (fo=14, routed)          1.136    36.425    model3_user2/studyer/studyer/score1/score0__501_carry_i_1__0_n_1
    SLICE_X49Y80         LUT5 (Prop_lut5_I4_O)        0.313    36.738 r  model3_user2/studyer/studyer/score1/score_reg_i_15__0/O
                         net (fo=1, routed)           0.577    37.314    model3_user1/studyer/studyer/score1/ADDRBWRADDR[1]
    RAMB18_X1Y32         RAMB18E1                                     r  model3_user1/studyer/studyer/score1/score_reg/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 model3_user3/studyer/studyer/counter_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            model3_user3/studyer/studyer/score1/score_reg/ADDRARDADDR[6]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.761ns  (logic 16.049ns (44.878%)  route 19.712ns (55.122%))
  Logic Levels:           53  (CARRY4=35 FDRE=1 LUT3=13 LUT4=2 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y69         FDRE                         0.000     0.000 r  model3_user3/studyer/studyer/counter_reg[5]/C
    SLICE_X51Y69         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  model3_user3/studyer/studyer/counter_reg[5]/Q
                         net (fo=22, routed)          1.489     1.945    model3_user3/studyer/studyer/score1/counter[5]
    SLICE_X49Y69         LUT3 (Prop_lut3_I2_O)        0.153     2.098 r  model3_user3/studyer/studyer/score1/score1__0_carry_i_1__1/O
                         net (fo=2, routed)           0.690     2.788    model3_user3/studyer/studyer/score1/score1__0_carry_i_1__1_n_0
    SLICE_X49Y69         LUT4 (Prop_lut4_I3_O)        0.327     3.115 r  model3_user3/studyer/studyer/score1/score1__0_carry_i_4__1/O
                         net (fo=1, routed)           0.000     3.115    model3_user3/studyer/studyer/score1/score1__0_carry_i_4__1_n_0
    SLICE_X49Y69         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.516 r  model3_user3/studyer/studyer/score1/score1__0_carry/CO[3]
                         net (fo=1, routed)           0.000     3.516    model3_user3/studyer/studyer/score1/score1__0_carry_n_0
    SLICE_X49Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.630 r  model3_user3/studyer/studyer/score1/score1__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.630    model3_user3/studyer/studyer/score1/score1__0_carry__0_n_0
    SLICE_X49Y71         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.964 r  model3_user3/studyer/studyer/score1/score1__0_carry__1/O[1]
                         net (fo=5, routed)           1.274     5.238    model3_user3/studyer/studyer/score1/score1[14]
    SLICE_X42Y67         LUT4 (Prop_lut4_I1_O)        0.329     5.567 r  model3_user3/studyer/studyer/score1/score0__8_carry__0_i_11__1/O
                         net (fo=5, routed)           0.483     6.050    model3_user3/studyer/studyer/score1/score0__8_carry__0_i_11__1_n_0
    SLICE_X42Y67         LUT6 (Prop_lut6_I3_O)        0.328     6.378 r  model3_user3/studyer/studyer/score1/score0__8_carry_i_9__1/O
                         net (fo=18, routed)          0.910     7.288    model3_user3/studyer/studyer/score1/score0__8_carry_i_9__1_n_0
    SLICE_X42Y66         LUT3 (Prop_lut3_I2_O)        0.150     7.438 r  model3_user3/studyer/studyer/score1/score0__8_carry_i_3__1/O
                         net (fo=1, routed)           0.193     7.631    model3_user3/studyer/studyer/score1/score0__8_carry_i_3__1_n_0
    SLICE_X43Y66         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.602     8.233 r  model3_user3/studyer/studyer/score1/score0__8_carry/CO[3]
                         net (fo=1, routed)           0.000     8.233    model3_user3/studyer/studyer/score1/score0__8_carry_n_0
    SLICE_X43Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.347 r  model3_user3/studyer/studyer/score1/score0__8_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.347    model3_user3/studyer/studyer/score1/score0__8_carry__0_n_0
    SLICE_X43Y68         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.504 r  model3_user3/studyer/studyer/score1/score0__8_carry__1/CO[1]
                         net (fo=12, routed)          0.874     9.378    model3_user3/studyer/studyer/score1/score0__8_carry__1_n_2
    SLICE_X43Y69         LUT3 (Prop_lut3_I0_O)        0.329     9.707 r  model3_user3/studyer/studyer/score1/score_reg_i_139__0/O
                         net (fo=1, routed)           0.000     9.707    model3_user3/studyer/studyer/score1/score_reg_i_139__0_n_0
    SLICE_X43Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.257 r  model3_user3/studyer/studyer/score1/score_reg_i_122__0/CO[3]
                         net (fo=1, routed)           0.000    10.257    model3_user3/studyer/studyer/score1/score_reg_i_122__0_n_0
    SLICE_X43Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.371 r  model3_user3/studyer/studyer/score1/score_reg_i_118__0/CO[3]
                         net (fo=1, routed)           0.000    10.371    model3_user3/studyer/studyer/score1/score_reg_i_118__0_n_0
    SLICE_X43Y71         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    10.599 r  model3_user3/studyer/studyer/score1/score_reg_i_117__0/CO[2]
                         net (fo=12, routed)          1.030    11.628    model3_user3/studyer/studyer/score1/score_reg_i_117__0_n_1
    SLICE_X44Y72         LUT3 (Prop_lut3_I0_O)        0.313    11.941 r  model3_user3/studyer/studyer/score1/score_reg_i_125__0/O
                         net (fo=1, routed)           0.000    11.941    model3_user3/studyer/studyer/score1/score_reg_i_125__0_n_0
    SLICE_X44Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.491 r  model3_user3/studyer/studyer/score1/score_reg_i_105__0/CO[3]
                         net (fo=1, routed)           0.000    12.491    model3_user3/studyer/studyer/score1/score_reg_i_105__0_n_0
    SLICE_X44Y73         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    12.719 r  model3_user3/studyer/studyer/score1/score_reg_i_104__0/CO[2]
                         net (fo=12, routed)          1.034    13.754    model3_user3/studyer/studyer/score1/score_reg_i_104__0_n_1
    SLICE_X43Y72         LUT3 (Prop_lut3_I0_O)        0.313    14.067 r  model3_user3/studyer/studyer/score1/score_reg_i_116__0/O
                         net (fo=1, routed)           0.000    14.067    model3_user3/studyer/studyer/score1/score_reg_i_116__0_n_0
    SLICE_X43Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.617 r  model3_user3/studyer/studyer/score1/score_reg_i_87__0/CO[3]
                         net (fo=1, routed)           0.000    14.617    model3_user3/studyer/studyer/score1/score_reg_i_87__0_n_0
    SLICE_X43Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.731 r  model3_user3/studyer/studyer/score1/score_reg_i_83__0/CO[3]
                         net (fo=1, routed)           0.000    14.731    model3_user3/studyer/studyer/score1/score_reg_i_83__0_n_0
    SLICE_X43Y74         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    14.959 r  model3_user3/studyer/studyer/score1/score_reg_i_82__0/CO[2]
                         net (fo=12, routed)          1.088    16.046    model3_user3/studyer/studyer/score1/score_reg_i_82__0_n_1
    SLICE_X42Y72         LUT3 (Prop_lut3_I0_O)        0.313    16.359 r  model3_user3/studyer/studyer/score1/score_reg_i_91__0/O
                         net (fo=1, routed)           0.000    16.359    model3_user3/studyer/studyer/score1/score_reg_i_91__0_n_0
    SLICE_X42Y72         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    16.872 r  model3_user3/studyer/studyer/score1/score_reg_i_48__0/CO[3]
                         net (fo=1, routed)           0.000    16.872    model3_user3/studyer/studyer/score1/score_reg_i_48__0_n_0
    SLICE_X42Y73         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    17.101 r  model3_user3/studyer/studyer/score1/score_reg_i_47__0/CO[2]
                         net (fo=12, routed)          1.477    18.579    model3_user3/studyer/studyer/score1/score_reg_i_47__0_n_1
    SLICE_X36Y70         LUT3 (Prop_lut3_I0_O)        0.310    18.889 r  model3_user3/studyer/studyer/score1/score_reg_i_79__0/O
                         net (fo=1, routed)           0.000    18.889    model3_user3/studyer/studyer/score1/score_reg_i_79__0_n_0
    SLICE_X36Y70         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    19.290 r  model3_user3/studyer/studyer/score1/score_reg_i_42__0/CO[3]
                         net (fo=1, routed)           0.000    19.290    model3_user3/studyer/studyer/score1/score_reg_i_42__0_n_0
    SLICE_X36Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.404 r  model3_user3/studyer/studyer/score1/score_reg_i_18__0/CO[3]
                         net (fo=1, routed)           0.000    19.404    model3_user3/studyer/studyer/score1/score_reg_i_18__0_n_0
    SLICE_X36Y72         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    19.632 r  model3_user3/studyer/studyer/score1/score_reg_i_17__0/CO[2]
                         net (fo=12, routed)          1.264    20.895    model3_user3/studyer/studyer/score1/score_reg_i_17__0_n_1
    SLICE_X39Y71         LUT3 (Prop_lut3_I0_O)        0.313    21.208 r  model3_user3/studyer/studyer/score1/score_reg_i_45__0/O
                         net (fo=1, routed)           0.000    21.208    model3_user3/studyer/studyer/score1/score_reg_i_45__0_n_0
    SLICE_X39Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.758 r  model3_user3/studyer/studyer/score1/score_reg_i_16/CO[3]
                         net (fo=1, routed)           0.000    21.758    model3_user3/studyer/studyer/score1/score_reg_i_16_n_0
    SLICE_X39Y72         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    21.986 r  model3_user3/studyer/studyer/score1/score_reg_i_10/CO[2]
                         net (fo=13, routed)          1.099    23.085    model3_user3/studyer/studyer/score1/score_reg_i_10_n_1
    SLICE_X38Y70         LUT3 (Prop_lut3_I0_O)        0.313    23.398 r  model3_user3/studyer/studyer/score1/score_reg_i_95__0/O
                         net (fo=1, routed)           0.000    23.398    model3_user3/studyer/studyer/score1/score_reg_i_95__0_n_0
    SLICE_X38Y70         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    23.774 r  model3_user3/studyer/studyer/score1/score_reg_i_57__0/CO[3]
                         net (fo=1, routed)           0.000    23.774    model3_user3/studyer/studyer/score1/score_reg_i_57__0_n_0
    SLICE_X38Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.891 r  model3_user3/studyer/studyer/score1/score_reg_i_22__0/CO[3]
                         net (fo=1, routed)           0.000    23.891    model3_user3/studyer/studyer/score1/score_reg_i_22__0_n_0
    SLICE_X38Y72         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    24.120 r  model3_user3/studyer/studyer/score1/score_reg_i_11/CO[2]
                         net (fo=13, routed)          1.183    25.303    model3_user3/studyer/studyer/score1/score_reg_i_11_n_1
    SLICE_X41Y69         LUT3 (Prop_lut3_I0_O)        0.310    25.613 r  model3_user3/studyer/studyer/score1/score_reg_i_100__0/O
                         net (fo=1, routed)           0.000    25.613    model3_user3/studyer/studyer/score1/score_reg_i_100__0_n_0
    SLICE_X41Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.163 r  model3_user3/studyer/studyer/score1/score_reg_i_62__0/CO[3]
                         net (fo=1, routed)           0.000    26.163    model3_user3/studyer/studyer/score1/score_reg_i_62__0_n_0
    SLICE_X41Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.277 r  model3_user3/studyer/studyer/score1/score_reg_i_26__0/CO[3]
                         net (fo=1, routed)           0.000    26.277    model3_user3/studyer/studyer/score1/score_reg_i_26__0_n_0
    SLICE_X41Y71         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    26.505 r  model3_user3/studyer/studyer/score1/score_reg_i_12/CO[2]
                         net (fo=13, routed)          1.198    27.703    model3_user3/studyer/studyer/score1/score_reg_i_12_n_1
    SLICE_X42Y68         LUT3 (Prop_lut3_I0_O)        0.313    28.016 r  model3_user3/studyer/studyer/score1/score_reg_i_103__0/O
                         net (fo=1, routed)           0.000    28.016    model3_user3/studyer/studyer/score1/score_reg_i_103__0_n_0
    SLICE_X42Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    28.549 r  model3_user3/studyer/studyer/score1/score_reg_i_67__0/CO[3]
                         net (fo=1, routed)           0.000    28.549    model3_user3/studyer/studyer/score1/score_reg_i_67__0_n_0
    SLICE_X42Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.666 r  model3_user3/studyer/studyer/score1/score_reg_i_30__0/CO[3]
                         net (fo=1, routed)           0.000    28.666    model3_user3/studyer/studyer/score1/score_reg_i_30__0_n_0
    SLICE_X42Y70         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    28.895 r  model3_user3/studyer/studyer/score1/score_reg_i_13/CO[2]
                         net (fo=13, routed)          1.178    30.073    model3_user3/studyer/studyer/score1/score_reg_i_13_n_1
    SLICE_X40Y68         LUT3 (Prop_lut3_I0_O)        0.310    30.383 r  model3_user3/studyer/studyer/score1/score0__501_carry_i_25__1/O
                         net (fo=1, routed)           0.000    30.383    model3_user3/studyer/studyer/score1/score0__501_carry_i_25__1_n_0
    SLICE_X40Y68         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    30.784 r  model3_user3/studyer/studyer/score1/score0__501_carry_i_17__1/CO[3]
                         net (fo=1, routed)           0.000    30.784    model3_user3/studyer/studyer/score1/score0__501_carry_i_17__1_n_0
    SLICE_X40Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.898 r  model3_user3/studyer/studyer/score1/score_reg_i_34__0/CO[3]
                         net (fo=1, routed)           0.000    30.898    model3_user3/studyer/studyer/score1/score_reg_i_34__0_n_0
    SLICE_X40Y70         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    31.126 r  model3_user3/studyer/studyer/score1/score_reg_i_14/CO[2]
                         net (fo=13, routed)          1.377    32.503    model3_user3/studyer/studyer/score1/score_reg_i_14_n_1
    SLICE_X37Y69         LUT3 (Prop_lut3_I0_O)        0.313    32.816 r  model3_user3/studyer/studyer/score1/score0__501_carry_i_21__1/O
                         net (fo=1, routed)           0.000    32.816    model3_user3/studyer/studyer/score1/score0__501_carry_i_21__1_n_0
    SLICE_X37Y69         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    33.348 r  model3_user3/studyer/studyer/score1/score0__501_carry_i_8__1/CO[3]
                         net (fo=1, routed)           0.000    33.348    model3_user3/studyer/studyer/score1/score0__501_carry_i_8__1_n_0
    SLICE_X37Y70         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    33.576 r  model3_user3/studyer/studyer/score1/score_reg_i_15/CO[2]
                         net (fo=14, routed)          1.050    34.626    model3_user3/studyer/studyer/score1/score_reg_i_15_n_1
    SLICE_X46Y70         LUT5 (Prop_lut5_I4_O)        0.313    34.939 r  model3_user3/studyer/studyer/score1/score_reg_i_6__0/O
                         net (fo=1, routed)           0.822    35.761    model3_user3/studyer/studyer/score1/score_reg_i_6__0_n_0
    RAMB18_X1Y28         RAMB18E1                                     r  model3_user3/studyer/studyer/score1/score_reg/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 model3_user2/studyer/studyer/counter_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            model3_user1/studyer/studyer/score1/score_reg/ADDRBWRADDR[6]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.485ns  (logic 15.872ns (44.729%)  route 19.613ns (55.271%))
  Logic Levels:           52  (CARRY4=34 FDRE=1 LUT3=13 LUT4=2 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y79         FDRE                         0.000     0.000 r  model3_user2/studyer/studyer/counter_reg[5]/C
    SLICE_X52Y79         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  model3_user2/studyer/studyer/counter_reg[5]/Q
                         net (fo=22, routed)          1.326     1.844    model3_user2/studyer/studyer/score1/counter[5]
    SLICE_X53Y76         LUT3 (Prop_lut3_I2_O)        0.154     1.998 r  model3_user2/studyer/studyer/score1/score1__0_carry_i_1__0/O
                         net (fo=2, routed)           0.690     2.688    model3_user2/studyer/studyer/score1/score1__0_carry_i_1__0_n_0
    SLICE_X53Y76         LUT4 (Prop_lut4_I3_O)        0.327     3.015 r  model3_user2/studyer/studyer/score1/score1__0_carry_i_4__0/O
                         net (fo=1, routed)           0.000     3.015    model3_user2/studyer/studyer/score1/score1__0_carry_i_4__0_n_0
    SLICE_X53Y76         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.416 r  model3_user2/studyer/studyer/score1/score1__0_carry/CO[3]
                         net (fo=1, routed)           0.000     3.416    model3_user2/studyer/studyer/score1/score1__0_carry_n_0
    SLICE_X53Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.530 r  model3_user2/studyer/studyer/score1/score1__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.530    model3_user2/studyer/studyer/score1/score1__0_carry__0_n_0
    SLICE_X53Y78         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.864 r  model3_user2/studyer/studyer/score1/score1__0_carry__1/O[1]
                         net (fo=5, routed)           0.756     4.620    model3_user2/studyer/studyer/score1/score1[14]
    SLICE_X49Y79         LUT4 (Prop_lut4_I1_O)        0.329     4.949 r  model3_user2/studyer/studyer/score1/score0__8_carry__0_i_11__0/O
                         net (fo=5, routed)           0.312     5.261    model3_user2/studyer/studyer/score1/score0__8_carry__0_i_11__0_n_0
    SLICE_X49Y80         LUT6 (Prop_lut6_I3_O)        0.326     5.587 r  model3_user2/studyer/studyer/score1/score0__8_carry_i_9__0/O
                         net (fo=18, routed)          1.065     6.651    model3_user2/studyer/studyer/score1/score0__8_carry_i_9__0_n_0
    SLICE_X51Y75         LUT3 (Prop_lut3_I2_O)        0.153     6.804 r  model3_user2/studyer/studyer/score1/score0__8_carry_i_3__0/O
                         net (fo=1, routed)           0.687     7.491    model3_user2/studyer/studyer/score1/score0__8_carry_i_3__0_n_0
    SLICE_X50Y79         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.607     8.098 r  model3_user2/studyer/studyer/score1/score0__8_carry/CO[3]
                         net (fo=1, routed)           0.000     8.098    model3_user2/studyer/studyer/score1/score0__8_carry_n_0
    SLICE_X50Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.215 r  model3_user2/studyer/studyer/score1/score0__8_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.215    model3_user2/studyer/studyer/score1/score0__8_carry__0_n_0
    SLICE_X50Y81         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.372 r  model3_user2/studyer/studyer/score1/score0__8_carry__1/CO[1]
                         net (fo=12, routed)          1.047     9.419    model3_user2/studyer/studyer/score1/score0__8_carry__1_n_2
    SLICE_X51Y79         LUT3 (Prop_lut3_I0_O)        0.332     9.751 r  model3_user2/studyer/studyer/score1/score_reg_i_276/O
                         net (fo=1, routed)           0.000     9.751    model3_user2/studyer/studyer/score1/score_reg_i_276_n_0
    SLICE_X51Y79         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.152 r  model3_user2/studyer/studyer/score1/score_reg_i_251/CO[3]
                         net (fo=1, routed)           0.000    10.152    model3_user2/studyer/studyer/score1/score_reg_i_251_n_0
    SLICE_X51Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.266 r  model3_user2/studyer/studyer/score1/score_reg_i_247/CO[3]
                         net (fo=1, routed)           0.000    10.266    model3_user2/studyer/studyer/score1/score_reg_i_247_n_0
    SLICE_X51Y81         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    10.494 r  model3_user2/studyer/studyer/score1/score_reg_i_246/CO[2]
                         net (fo=12, routed)          1.230    11.723    model3_user2/studyer/studyer/score1/score_reg_i_246_n_1
    SLICE_X51Y77         LUT3 (Prop_lut3_I0_O)        0.313    12.036 r  model3_user2/studyer/studyer/score1/score_reg_i_254/O
                         net (fo=1, routed)           0.000    12.036    model3_user2/studyer/studyer/score1/score_reg_i_254_n_0
    SLICE_X51Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.586 r  model3_user2/studyer/studyer/score1/score_reg_i_221/CO[3]
                         net (fo=1, routed)           0.000    12.586    model3_user2/studyer/studyer/score1/score_reg_i_221_n_0
    SLICE_X51Y78         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    12.814 r  model3_user2/studyer/studyer/score1/score_reg_i_220/CO[2]
                         net (fo=12, routed)          1.081    13.896    model3_user2/studyer/studyer/score1/score_reg_i_220_n_1
    SLICE_X50Y76         LUT3 (Prop_lut3_I0_O)        0.313    14.209 r  model3_user2/studyer/studyer/score1/score_reg_i_230/O
                         net (fo=1, routed)           0.000    14.209    model3_user2/studyer/studyer/score1/score_reg_i_230_n_0
    SLICE_X50Y76         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    14.585 r  model3_user2/studyer/studyer/score1/score_reg_i_190/CO[3]
                         net (fo=1, routed)           0.000    14.585    model3_user2/studyer/studyer/score1/score_reg_i_190_n_0
    SLICE_X50Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.702 r  model3_user2/studyer/studyer/score1/score_reg_i_186/CO[3]
                         net (fo=1, routed)           0.000    14.702    model3_user2/studyer/studyer/score1/score_reg_i_186_n_0
    SLICE_X50Y78         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    14.931 r  model3_user2/studyer/studyer/score1/score_reg_i_185/CO[2]
                         net (fo=12, routed)          1.187    16.118    model3_user2/studyer/studyer/score1/score_reg_i_185_n_1
    SLICE_X48Y76         LUT3 (Prop_lut3_I0_O)        0.310    16.428 r  model3_user2/studyer/studyer/score1/score_reg_i_197/O
                         net (fo=1, routed)           0.000    16.428    model3_user2/studyer/studyer/score1/score_reg_i_197_n_0
    SLICE_X48Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.978 r  model3_user2/studyer/studyer/score1/score_reg_i_127/CO[3]
                         net (fo=1, routed)           0.000    16.978    model3_user2/studyer/studyer/score1/score_reg_i_127_n_0
    SLICE_X48Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.092 r  model3_user2/studyer/studyer/score1/score_reg_i_123/CO[3]
                         net (fo=1, routed)           0.000    17.092    model3_user2/studyer/studyer/score1/score_reg_i_123_n_0
    SLICE_X48Y78         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    17.320 r  model3_user2/studyer/studyer/score1/score_reg_i_122/CO[2]
                         net (fo=12, routed)          1.108    18.428    model3_user2/studyer/studyer/score1/score_reg_i_122_n_1
    SLICE_X52Y77         LUT3 (Prop_lut3_I0_O)        0.313    18.741 r  model3_user2/studyer/studyer/score1/score_reg_i_130/O
                         net (fo=1, routed)           0.000    18.741    model3_user2/studyer/studyer/score1/score_reg_i_130_n_0
    SLICE_X52Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    19.274 r  model3_user2/studyer/studyer/score1/score_reg_i_58/CO[3]
                         net (fo=1, routed)           0.000    19.274    model3_user2/studyer/studyer/score1/score_reg_i_58_n_0
    SLICE_X52Y78         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    19.503 r  model3_user2/studyer/studyer/score1/score_reg_i_57/CO[2]
                         net (fo=12, routed)          1.074    20.577    model3_user2/studyer/studyer/score1/score_reg_i_57_n_1
    SLICE_X54Y77         LUT3 (Prop_lut3_I0_O)        0.310    20.887 r  model3_user2/studyer/studyer/score1/score_reg_i_179/O
                         net (fo=1, routed)           0.000    20.887    model3_user2/studyer/studyer/score1/score_reg_i_179_n_0
    SLICE_X54Y77         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    21.263 r  model3_user2/studyer/studyer/score1/score_reg_i_116/CO[3]
                         net (fo=1, routed)           0.000    21.263    model3_user2/studyer/studyer/score1/score_reg_i_116_n_0
    SLICE_X54Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.380 r  model3_user2/studyer/studyer/score1/score_reg_i_56/CO[3]
                         net (fo=1, routed)           0.000    21.380    model3_user2/studyer/studyer/score1/score_reg_i_56_n_0
    SLICE_X54Y79         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    21.609 r  model3_user2/studyer/studyer/score1/score_reg_i_25/CO[2]
                         net (fo=13, routed)          0.962    22.570    model3_user2/studyer/studyer/score1/score_reg_i_25_n_1
    SLICE_X55Y76         LUT3 (Prop_lut3_I0_O)        0.310    22.880 r  model3_user2/studyer/studyer/score1/score_reg_i_200/O
                         net (fo=1, routed)           0.000    22.880    model3_user2/studyer/studyer/score1/score_reg_i_200_n_0
    SLICE_X55Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.430 r  model3_user2/studyer/studyer/score1/score_reg_i_132/CO[3]
                         net (fo=1, routed)           0.000    23.430    model3_user2/studyer/studyer/score1/score_reg_i_132_n_0
    SLICE_X55Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.544 r  model3_user2/studyer/studyer/score1/score_reg_i_62/CO[3]
                         net (fo=1, routed)           0.000    23.544    model3_user2/studyer/studyer/score1/score_reg_i_62_n_0
    SLICE_X55Y78         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    23.772 r  model3_user2/studyer/studyer/score1/score_reg_i_26/CO[2]
                         net (fo=13, routed)          1.390    25.162    model3_user2/studyer/studyer/score1/score_reg_i_26_n_1
    SLICE_X55Y73         LUT3 (Prop_lut3_I0_O)        0.313    25.475 r  model3_user2/studyer/studyer/score1/score_reg_i_203/O
                         net (fo=1, routed)           0.000    25.475    model3_user2/studyer/studyer/score1/score_reg_i_203_n_0
    SLICE_X55Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.025 r  model3_user2/studyer/studyer/score1/score_reg_i_137/CO[3]
                         net (fo=1, routed)           0.000    26.025    model3_user2/studyer/studyer/score1/score_reg_i_137_n_0
    SLICE_X55Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.139 r  model3_user2/studyer/studyer/score1/score_reg_i_66/CO[3]
                         net (fo=1, routed)           0.009    26.148    model3_user2/studyer/studyer/score1/score_reg_i_66_n_0
    SLICE_X55Y75         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    26.376 r  model3_user2/studyer/studyer/score1/score_reg_i_27/CO[2]
                         net (fo=13, routed)          1.033    27.409    model3_user2/studyer/studyer/score1/score_reg_i_27_n_1
    SLICE_X54Y75         LUT3 (Prop_lut3_I0_O)        0.313    27.722 r  model3_user2/studyer/studyer/score1/score_reg_i_145/O
                         net (fo=1, routed)           0.000    27.722    model3_user2/studyer/studyer/score1/score_reg_i_145_n_0
    SLICE_X54Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    28.255 r  model3_user2/studyer/studyer/score1/score_reg_i_70/CO[3]
                         net (fo=1, routed)           0.000    28.255    model3_user2/studyer/studyer/score1/score_reg_i_70_n_0
    SLICE_X54Y76         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    28.484 r  model3_user2/studyer/studyer/score1/score_reg_i_28/CO[2]
                         net (fo=13, routed)          1.438    29.922    model3_user2/studyer/studyer/score1/score_reg_i_28_n_1
    SLICE_X53Y74         LUT3 (Prop_lut3_I0_O)        0.310    30.232 r  model3_user2/studyer/studyer/score1/score_reg_i_149/O
                         net (fo=1, routed)           0.000    30.232    model3_user2/studyer/studyer/score1/score_reg_i_149_n_0
    SLICE_X53Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.782 r  model3_user2/studyer/studyer/score1/score_reg_i_74/CO[3]
                         net (fo=1, routed)           0.009    30.791    model3_user2/studyer/studyer/score1/score_reg_i_74_n_0
    SLICE_X53Y75         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    31.019 r  model3_user2/studyer/studyer/score1/score_reg_i_29/CO[2]
                         net (fo=13, routed)          1.257    32.277    model3_user2/studyer/studyer/score1/score_reg_i_29_n_1
    SLICE_X49Y74         LUT3 (Prop_lut3_I0_O)        0.313    32.590 r  model3_user2/studyer/studyer/score1/score0__501_carry_i_18__0/O
                         net (fo=1, routed)           0.000    32.590    model3_user2/studyer/studyer/score1/score0__501_carry_i_18__0_n_0
    SLICE_X49Y74         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    32.991 r  model3_user2/studyer/studyer/score1/score0__501_carry_i_8__0/CO[3]
                         net (fo=1, routed)           0.009    33.000    model3_user2/studyer/studyer/score1/score0__501_carry_i_8__0_n_0
    SLICE_X49Y75         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    33.228 r  model3_user2/studyer/studyer/score1/score_reg_i_30/CO[2]
                         net (fo=14, routed)          1.216    34.444    model3_user2/studyer/studyer/score1/score_reg_i_30_n_1
    SLICE_X49Y80         LUT5 (Prop_lut5_I4_O)        0.313    34.757 r  model3_user2/studyer/studyer/score1/score_reg_i_14__0/O
                         net (fo=1, routed)           0.728    35.485    model3_user1/studyer/studyer/score1/ADDRBWRADDR[2]
    RAMB18_X1Y32         RAMB18E1                                     r  model3_user1/studyer/studyer/score1/score_reg/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 model3_user1/studyer/studyer/counter_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            model3_user1/studyer/studyer/score1/score_reg/ADDRARDADDR[6]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.266ns  (logic 15.161ns (42.990%)  route 20.105ns (57.010%))
  Logic Levels:           48  (CARRY4=30 FDRE=1 LUT2=1 LUT3=12 LUT4=2 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y82         FDRE                         0.000     0.000 r  model3_user1/studyer/studyer/counter_reg[0]/C
    SLICE_X51Y82         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  model3_user1/studyer/studyer/counter_reg[0]/Q
                         net (fo=35, routed)          1.372     1.828    model3_user1/studyer/studyer/score1/counter[0]
    SLICE_X48Y79         LUT3 (Prop_lut3_I0_O)        0.154     1.982 r  model3_user1/studyer/studyer/score1/score1__0_carry_i_1/O
                         net (fo=2, routed)           0.690     2.672    model3_user1/studyer/studyer/score1/score1__0_carry_i_1_n_0
    SLICE_X48Y79         LUT4 (Prop_lut4_I3_O)        0.327     2.999 r  model3_user1/studyer/studyer/score1/score1__0_carry_i_4/O
                         net (fo=1, routed)           0.000     2.999    model3_user1/studyer/studyer/score1/score1__0_carry_i_4_n_0
    SLICE_X48Y79         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.400 r  model3_user1/studyer/studyer/score1/score1__0_carry/CO[3]
                         net (fo=1, routed)           0.000     3.400    model3_user1/studyer/studyer/score1/score1__0_carry_n_0
    SLICE_X48Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.514 r  model3_user1/studyer/studyer/score1/score1__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.514    model3_user1/studyer/studyer/score1/score1__0_carry__0_n_0
    SLICE_X48Y81         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.848 r  model3_user1/studyer/studyer/score1/score1__0_carry__1/O[1]
                         net (fo=5, routed)           1.102     4.949    model3_user1/studyer/studyer/score1/score1[14]
    SLICE_X41Y80         LUT4 (Prop_lut4_I1_O)        0.331     5.280 r  model3_user1/studyer/studyer/score1/score0__8_carry__0_i_11/O
                         net (fo=5, routed)           1.166     6.446    model3_user1/studyer/studyer/score1/score0__8_carry__0_i_11_n_0
    SLICE_X40Y78         LUT6 (Prop_lut6_I3_O)        0.326     6.772 r  model3_user1/studyer/studyer/score1/score0__8_carry_i_9/O
                         net (fo=18, routed)          1.138     7.910    model3_user1/studyer/studyer/score1/score0__8_carry_i_9_n_0
    SLICE_X41Y80         LUT3 (Prop_lut3_I2_O)        0.154     8.064 r  model3_user1/studyer/studyer/score1/score0__8_carry__0_i_3/O
                         net (fo=1, routed)           0.650     8.714    model3_user1/studyer/studyer/score1/score0__8_carry__0_i_3_n_0
    SLICE_X41Y78         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.710     9.424 r  model3_user1/studyer/studyer/score1/score0__8_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.424    model3_user1/studyer/studyer/score1/score0__8_carry__0_n_0
    SLICE_X41Y79         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.581 r  model3_user1/studyer/studyer/score1/score0__8_carry__1/CO[1]
                         net (fo=12, routed)          0.881    10.463    model3_user1/studyer/studyer/score1/score0__8_carry__1_n_2
    SLICE_X40Y81         LUT3 (Prop_lut3_I0_O)        0.329    10.792 r  model3_user1/studyer/studyer/score1/score_reg_i_260/O
                         net (fo=1, routed)           0.000    10.792    model3_user1/studyer/studyer/score1/score_reg_i_260_n_0
    SLICE_X40Y81         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    11.362 r  model3_user1/studyer/studyer/score1/score_reg_i_233/CO[2]
                         net (fo=12, routed)          1.027    12.388    model3_user1/studyer/studyer/score1/score_reg_i_233_n_1
    SLICE_X42Y80         LUT3 (Prop_lut3_I0_O)        0.313    12.701 r  model3_user1/studyer/studyer/score1/score_reg_i_245/O
                         net (fo=1, routed)           0.000    12.701    model3_user1/studyer/studyer/score1/score_reg_i_245_n_0
    SLICE_X42Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.234 r  model3_user1/studyer/studyer/score1/score_reg_i_212/CO[3]
                         net (fo=1, routed)           0.000    13.234    model3_user1/studyer/studyer/score1/score_reg_i_212_n_0
    SLICE_X42Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.351 r  model3_user1/studyer/studyer/score1/score_reg_i_208/CO[3]
                         net (fo=1, routed)           0.000    13.351    model3_user1/studyer/studyer/score1/score_reg_i_208_n_0
    SLICE_X42Y82         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    13.580 r  model3_user1/studyer/studyer/score1/score_reg_i_207/CO[2]
                         net (fo=12, routed)          1.486    15.066    model3_user1/studyer/studyer/score1/score_reg_i_207_n_1
    SLICE_X43Y85         LUT2 (Prop_lut2_I0_O)        0.310    15.376 r  model3_user1/studyer/studyer/score1/score_reg_i_209/O
                         net (fo=1, routed)           0.000    15.376    model3_user1/studyer/studyer/score1/score_reg_i_209_n_0
    SLICE_X43Y85         CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.314    15.690 r  model3_user1/studyer/studyer/score1/score_reg_i_157/CO[2]
                         net (fo=12, routed)          1.227    16.917    model3_user1/studyer/studyer/score1/score_reg_i_157_n_1
    SLICE_X43Y81         LUT3 (Prop_lut3_I0_O)        0.313    17.230 r  model3_user1/studyer/studyer/score1/score_reg_i_165/O
                         net (fo=1, routed)           0.000    17.230    model3_user1/studyer/studyer/score1/score_reg_i_165_n_0
    SLICE_X43Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.780 r  model3_user1/studyer/studyer/score1/score_reg_i_88/CO[3]
                         net (fo=1, routed)           0.000    17.780    model3_user1/studyer/studyer/score1/score_reg_i_88_n_0
    SLICE_X43Y82         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    18.008 r  model3_user1/studyer/studyer/score1/score_reg_i_87/CO[2]
                         net (fo=12, routed)          1.201    19.209    model3_user1/studyer/studyer/score1/score_reg_i_87_n_1
    SLICE_X44Y80         LUT3 (Prop_lut3_I0_O)        0.313    19.522 r  model3_user1/studyer/studyer/score1/score_reg_i_95/O
                         net (fo=1, routed)           0.000    19.522    model3_user1/studyer/studyer/score1/score_reg_i_95_n_0
    SLICE_X44Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.072 r  model3_user1/studyer/studyer/score1/score_reg_i_33/CO[3]
                         net (fo=1, routed)           0.000    20.072    model3_user1/studyer/studyer/score1/score_reg_i_33_n_0
    SLICE_X44Y81         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    20.300 r  model3_user1/studyer/studyer/score1/score_reg_i_32/CO[2]
                         net (fo=12, routed)          0.969    21.269    model3_user1/studyer/studyer/score1/score_reg_i_32_n_1
    SLICE_X45Y78         LUT3 (Prop_lut3_I0_O)        0.313    21.582 r  model3_user1/studyer/studyer/score1/score_reg_i_151/O
                         net (fo=1, routed)           0.000    21.582    model3_user1/studyer/studyer/score1/score_reg_i_151_n_0
    SLICE_X45Y78         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    21.983 r  model3_user1/studyer/studyer/score1/score_reg_i_81/CO[3]
                         net (fo=1, routed)           0.000    21.983    model3_user1/studyer/studyer/score1/score_reg_i_81_n_0
    SLICE_X45Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.097 r  model3_user1/studyer/studyer/score1/score_reg_i_31/CO[3]
                         net (fo=1, routed)           0.000    22.097    model3_user1/studyer/studyer/score1/score_reg_i_31_n_0
    SLICE_X45Y80         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    22.325 r  model3_user1/studyer/studyer/score1/score_reg_i_18/CO[2]
                         net (fo=13, routed)          1.356    23.681    model3_user1/studyer/studyer/score1/score_reg_i_18_n_1
    SLICE_X43Y76         LUT3 (Prop_lut3_I0_O)        0.313    23.994 r  model3_user1/studyer/studyer/score1/score_reg_i_172/O
                         net (fo=1, routed)           0.000    23.994    model3_user1/studyer/studyer/score1/score_reg_i_172_n_0
    SLICE_X43Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.544 r  model3_user1/studyer/studyer/score1/score_reg_i_97/CO[3]
                         net (fo=1, routed)           0.000    24.544    model3_user1/studyer/studyer/score1/score_reg_i_97_n_0
    SLICE_X43Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.658 r  model3_user1/studyer/studyer/score1/score_reg_i_37/CO[3]
                         net (fo=1, routed)           0.000    24.658    model3_user1/studyer/studyer/score1/score_reg_i_37_n_0
    SLICE_X43Y78         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    24.886 r  model3_user1/studyer/studyer/score1/score_reg_i_19/CO[2]
                         net (fo=13, routed)          1.097    25.983    model3_user1/studyer/studyer/score1/score_reg_i_19_n_1
    SLICE_X42Y76         LUT3 (Prop_lut3_I0_O)        0.313    26.296 r  model3_user1/studyer/studyer/score1/score_reg_i_173/O
                         net (fo=1, routed)           0.000    26.296    model3_user1/studyer/studyer/score1/score_reg_i_173_n_0
    SLICE_X42Y76         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    26.672 r  model3_user1/studyer/studyer/score1/score_reg_i_102/CO[3]
                         net (fo=1, routed)           0.000    26.672    model3_user1/studyer/studyer/score1/score_reg_i_102_n_0
    SLICE_X42Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.789 r  model3_user1/studyer/studyer/score1/score_reg_i_41/CO[3]
                         net (fo=1, routed)           0.000    26.789    model3_user1/studyer/studyer/score1/score_reg_i_41_n_0
    SLICE_X42Y78         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    27.018 r  model3_user1/studyer/studyer/score1/score_reg_i_20/CO[2]
                         net (fo=13, routed)          1.216    28.234    model3_user1/studyer/studyer/score1/score_reg_i_20_n_1
    SLICE_X44Y75         LUT3 (Prop_lut3_I0_O)        0.310    28.544 r  model3_user1/studyer/studyer/score1/score_reg_i_178/O
                         net (fo=1, routed)           0.000    28.544    model3_user1/studyer/studyer/score1/score_reg_i_178_n_0
    SLICE_X44Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.094 r  model3_user1/studyer/studyer/score1/score_reg_i_107/CO[3]
                         net (fo=1, routed)           0.000    29.094    model3_user1/studyer/studyer/score1/score_reg_i_107_n_0
    SLICE_X44Y76         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    29.316 r  model3_user1/studyer/studyer/score1/score_reg_i_45/O[0]
                         net (fo=2, routed)           1.198    30.514    model3_user1/studyer/studyer/score1/score_reg_i_45_n_7
    SLICE_X47Y80         LUT3 (Prop_lut3_I2_O)        0.299    30.813 r  model3_user1/studyer/studyer/score1/score_reg_i_114/O
                         net (fo=1, routed)           0.000    30.813    model3_user1/studyer/studyer/score1/score_reg_i_114_n_0
    SLICE_X47Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.363 r  model3_user1/studyer/studyer/score1/score_reg_i_49/CO[3]
                         net (fo=1, routed)           0.000    31.363    model3_user1/studyer/studyer/score1/score_reg_i_49_n_0
    SLICE_X47Y81         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    31.591 r  model3_user1/studyer/studyer/score1/score_reg_i_22/CO[2]
                         net (fo=13, routed)          1.215    32.806    model3_user1/studyer/studyer/score1/score_reg_i_22_n_1
    SLICE_X46Y78         LUT3 (Prop_lut3_I0_O)        0.313    33.119 r  model3_user1/studyer/studyer/score1/score0__501_carry_i_22/O
                         net (fo=1, routed)           0.000    33.119    model3_user1/studyer/studyer/score1/score0__501_carry_i_22_n_0
    SLICE_X46Y78         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    33.495 r  model3_user1/studyer/studyer/score1/score0__501_carry_i_12/CO[3]
                         net (fo=1, routed)           0.000    33.495    model3_user1/studyer/studyer/score1/score0__501_carry_i_12_n_0
    SLICE_X46Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.612 r  model3_user1/studyer/studyer/score1/score0__501_carry_i_8/CO[3]
                         net (fo=1, routed)           0.000    33.612    model3_user1/studyer/studyer/score1/score0__501_carry_i_8_n_0
    SLICE_X46Y80         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    33.841 r  model3_user1/studyer/studyer/score1/score_reg_i_23/CO[2]
                         net (fo=14, routed)          0.447    34.288    model3_user1/studyer/studyer/score1/score_reg_i_23_n_1
    SLICE_X46Y81         LUT5 (Prop_lut5_I4_O)        0.310    34.598 r  model3_user1/studyer/studyer/score1/score_reg_i_6/O
                         net (fo=1, routed)           0.668    35.266    model3_user1/studyer/studyer/score1/score_reg_i_6_n_0
    RAMB18_X1Y32         RAMB18E1                                     r  model3_user1/studyer/studyer/score1/score_reg/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 model3_user1/studyer/studyer/counter_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            model3_user1/studyer/studyer/score1/score_reg/ADDRARDADDR[7]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        33.508ns  (logic 14.129ns (42.166%)  route 19.379ns (57.834%))
  Logic Levels:           44  (CARRY4=27 FDRE=1 LUT2=1 LUT3=11 LUT4=2 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y82         FDRE                         0.000     0.000 r  model3_user1/studyer/studyer/counter_reg[0]/C
    SLICE_X51Y82         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  model3_user1/studyer/studyer/counter_reg[0]/Q
                         net (fo=35, routed)          1.372     1.828    model3_user1/studyer/studyer/score1/counter[0]
    SLICE_X48Y79         LUT3 (Prop_lut3_I0_O)        0.154     1.982 r  model3_user1/studyer/studyer/score1/score1__0_carry_i_1/O
                         net (fo=2, routed)           0.690     2.672    model3_user1/studyer/studyer/score1/score1__0_carry_i_1_n_0
    SLICE_X48Y79         LUT4 (Prop_lut4_I3_O)        0.327     2.999 r  model3_user1/studyer/studyer/score1/score1__0_carry_i_4/O
                         net (fo=1, routed)           0.000     2.999    model3_user1/studyer/studyer/score1/score1__0_carry_i_4_n_0
    SLICE_X48Y79         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.400 r  model3_user1/studyer/studyer/score1/score1__0_carry/CO[3]
                         net (fo=1, routed)           0.000     3.400    model3_user1/studyer/studyer/score1/score1__0_carry_n_0
    SLICE_X48Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.514 r  model3_user1/studyer/studyer/score1/score1__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.514    model3_user1/studyer/studyer/score1/score1__0_carry__0_n_0
    SLICE_X48Y81         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.848 r  model3_user1/studyer/studyer/score1/score1__0_carry__1/O[1]
                         net (fo=5, routed)           1.102     4.949    model3_user1/studyer/studyer/score1/score1[14]
    SLICE_X41Y80         LUT4 (Prop_lut4_I1_O)        0.331     5.280 r  model3_user1/studyer/studyer/score1/score0__8_carry__0_i_11/O
                         net (fo=5, routed)           1.166     6.446    model3_user1/studyer/studyer/score1/score0__8_carry__0_i_11_n_0
    SLICE_X40Y78         LUT6 (Prop_lut6_I3_O)        0.326     6.772 r  model3_user1/studyer/studyer/score1/score0__8_carry_i_9/O
                         net (fo=18, routed)          1.138     7.910    model3_user1/studyer/studyer/score1/score0__8_carry_i_9_n_0
    SLICE_X41Y80         LUT3 (Prop_lut3_I2_O)        0.154     8.064 r  model3_user1/studyer/studyer/score1/score0__8_carry__0_i_3/O
                         net (fo=1, routed)           0.650     8.714    model3_user1/studyer/studyer/score1/score0__8_carry__0_i_3_n_0
    SLICE_X41Y78         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.710     9.424 r  model3_user1/studyer/studyer/score1/score0__8_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.424    model3_user1/studyer/studyer/score1/score0__8_carry__0_n_0
    SLICE_X41Y79         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.581 r  model3_user1/studyer/studyer/score1/score0__8_carry__1/CO[1]
                         net (fo=12, routed)          0.881    10.463    model3_user1/studyer/studyer/score1/score0__8_carry__1_n_2
    SLICE_X40Y81         LUT3 (Prop_lut3_I0_O)        0.329    10.792 r  model3_user1/studyer/studyer/score1/score_reg_i_260/O
                         net (fo=1, routed)           0.000    10.792    model3_user1/studyer/studyer/score1/score_reg_i_260_n_0
    SLICE_X40Y81         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    11.362 r  model3_user1/studyer/studyer/score1/score_reg_i_233/CO[2]
                         net (fo=12, routed)          1.027    12.388    model3_user1/studyer/studyer/score1/score_reg_i_233_n_1
    SLICE_X42Y80         LUT3 (Prop_lut3_I0_O)        0.313    12.701 r  model3_user1/studyer/studyer/score1/score_reg_i_245/O
                         net (fo=1, routed)           0.000    12.701    model3_user1/studyer/studyer/score1/score_reg_i_245_n_0
    SLICE_X42Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.234 r  model3_user1/studyer/studyer/score1/score_reg_i_212/CO[3]
                         net (fo=1, routed)           0.000    13.234    model3_user1/studyer/studyer/score1/score_reg_i_212_n_0
    SLICE_X42Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.351 r  model3_user1/studyer/studyer/score1/score_reg_i_208/CO[3]
                         net (fo=1, routed)           0.000    13.351    model3_user1/studyer/studyer/score1/score_reg_i_208_n_0
    SLICE_X42Y82         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    13.580 r  model3_user1/studyer/studyer/score1/score_reg_i_207/CO[2]
                         net (fo=12, routed)          1.486    15.066    model3_user1/studyer/studyer/score1/score_reg_i_207_n_1
    SLICE_X43Y85         LUT2 (Prop_lut2_I0_O)        0.310    15.376 r  model3_user1/studyer/studyer/score1/score_reg_i_209/O
                         net (fo=1, routed)           0.000    15.376    model3_user1/studyer/studyer/score1/score_reg_i_209_n_0
    SLICE_X43Y85         CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.314    15.690 r  model3_user1/studyer/studyer/score1/score_reg_i_157/CO[2]
                         net (fo=12, routed)          1.227    16.917    model3_user1/studyer/studyer/score1/score_reg_i_157_n_1
    SLICE_X43Y81         LUT3 (Prop_lut3_I0_O)        0.313    17.230 r  model3_user1/studyer/studyer/score1/score_reg_i_165/O
                         net (fo=1, routed)           0.000    17.230    model3_user1/studyer/studyer/score1/score_reg_i_165_n_0
    SLICE_X43Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.780 r  model3_user1/studyer/studyer/score1/score_reg_i_88/CO[3]
                         net (fo=1, routed)           0.000    17.780    model3_user1/studyer/studyer/score1/score_reg_i_88_n_0
    SLICE_X43Y82         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    18.008 r  model3_user1/studyer/studyer/score1/score_reg_i_87/CO[2]
                         net (fo=12, routed)          1.201    19.209    model3_user1/studyer/studyer/score1/score_reg_i_87_n_1
    SLICE_X44Y80         LUT3 (Prop_lut3_I0_O)        0.313    19.522 r  model3_user1/studyer/studyer/score1/score_reg_i_95/O
                         net (fo=1, routed)           0.000    19.522    model3_user1/studyer/studyer/score1/score_reg_i_95_n_0
    SLICE_X44Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.072 r  model3_user1/studyer/studyer/score1/score_reg_i_33/CO[3]
                         net (fo=1, routed)           0.000    20.072    model3_user1/studyer/studyer/score1/score_reg_i_33_n_0
    SLICE_X44Y81         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    20.300 r  model3_user1/studyer/studyer/score1/score_reg_i_32/CO[2]
                         net (fo=12, routed)          0.969    21.269    model3_user1/studyer/studyer/score1/score_reg_i_32_n_1
    SLICE_X45Y78         LUT3 (Prop_lut3_I0_O)        0.313    21.582 r  model3_user1/studyer/studyer/score1/score_reg_i_151/O
                         net (fo=1, routed)           0.000    21.582    model3_user1/studyer/studyer/score1/score_reg_i_151_n_0
    SLICE_X45Y78         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    21.983 r  model3_user1/studyer/studyer/score1/score_reg_i_81/CO[3]
                         net (fo=1, routed)           0.000    21.983    model3_user1/studyer/studyer/score1/score_reg_i_81_n_0
    SLICE_X45Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.097 r  model3_user1/studyer/studyer/score1/score_reg_i_31/CO[3]
                         net (fo=1, routed)           0.000    22.097    model3_user1/studyer/studyer/score1/score_reg_i_31_n_0
    SLICE_X45Y80         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    22.325 r  model3_user1/studyer/studyer/score1/score_reg_i_18/CO[2]
                         net (fo=13, routed)          1.356    23.681    model3_user1/studyer/studyer/score1/score_reg_i_18_n_1
    SLICE_X43Y76         LUT3 (Prop_lut3_I0_O)        0.313    23.994 r  model3_user1/studyer/studyer/score1/score_reg_i_172/O
                         net (fo=1, routed)           0.000    23.994    model3_user1/studyer/studyer/score1/score_reg_i_172_n_0
    SLICE_X43Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.544 r  model3_user1/studyer/studyer/score1/score_reg_i_97/CO[3]
                         net (fo=1, routed)           0.000    24.544    model3_user1/studyer/studyer/score1/score_reg_i_97_n_0
    SLICE_X43Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.658 r  model3_user1/studyer/studyer/score1/score_reg_i_37/CO[3]
                         net (fo=1, routed)           0.000    24.658    model3_user1/studyer/studyer/score1/score_reg_i_37_n_0
    SLICE_X43Y78         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    24.886 r  model3_user1/studyer/studyer/score1/score_reg_i_19/CO[2]
                         net (fo=13, routed)          1.097    25.983    model3_user1/studyer/studyer/score1/score_reg_i_19_n_1
    SLICE_X42Y76         LUT3 (Prop_lut3_I0_O)        0.313    26.296 r  model3_user1/studyer/studyer/score1/score_reg_i_173/O
                         net (fo=1, routed)           0.000    26.296    model3_user1/studyer/studyer/score1/score_reg_i_173_n_0
    SLICE_X42Y76         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    26.672 r  model3_user1/studyer/studyer/score1/score_reg_i_102/CO[3]
                         net (fo=1, routed)           0.000    26.672    model3_user1/studyer/studyer/score1/score_reg_i_102_n_0
    SLICE_X42Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.789 r  model3_user1/studyer/studyer/score1/score_reg_i_41/CO[3]
                         net (fo=1, routed)           0.000    26.789    model3_user1/studyer/studyer/score1/score_reg_i_41_n_0
    SLICE_X42Y78         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    27.018 r  model3_user1/studyer/studyer/score1/score_reg_i_20/CO[2]
                         net (fo=13, routed)          1.216    28.234    model3_user1/studyer/studyer/score1/score_reg_i_20_n_1
    SLICE_X44Y75         LUT3 (Prop_lut3_I0_O)        0.310    28.544 r  model3_user1/studyer/studyer/score1/score_reg_i_178/O
                         net (fo=1, routed)           0.000    28.544    model3_user1/studyer/studyer/score1/score_reg_i_178_n_0
    SLICE_X44Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.094 r  model3_user1/studyer/studyer/score1/score_reg_i_107/CO[3]
                         net (fo=1, routed)           0.000    29.094    model3_user1/studyer/studyer/score1/score_reg_i_107_n_0
    SLICE_X44Y76         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    29.316 r  model3_user1/studyer/studyer/score1/score_reg_i_45/O[0]
                         net (fo=2, routed)           1.198    30.514    model3_user1/studyer/studyer/score1/score_reg_i_45_n_7
    SLICE_X47Y80         LUT3 (Prop_lut3_I2_O)        0.299    30.813 r  model3_user1/studyer/studyer/score1/score_reg_i_114/O
                         net (fo=1, routed)           0.000    30.813    model3_user1/studyer/studyer/score1/score_reg_i_114_n_0
    SLICE_X47Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.363 r  model3_user1/studyer/studyer/score1/score_reg_i_49/CO[3]
                         net (fo=1, routed)           0.000    31.363    model3_user1/studyer/studyer/score1/score_reg_i_49_n_0
    SLICE_X47Y81         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    31.591 r  model3_user1/studyer/studyer/score1/score_reg_i_22/CO[2]
                         net (fo=13, routed)          0.791    32.382    model3_user1/studyer/studyer/score1/score_reg_i_22_n_1
    SLICE_X47Y78         LUT5 (Prop_lut5_I4_O)        0.313    32.695 r  model3_user1/studyer/studyer/score1/score_reg_i_5/O
                         net (fo=1, routed)           0.813    33.508    model3_user1/studyer/studyer/score1/score_reg_i_5_n_0
    RAMB18_X1Y32         RAMB18E1                                     r  model3_user1/studyer/studyer/score1/score_reg/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 model2/player_en_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            model2/player/note_code_reg[4]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.276ns  (logic 0.141ns (50.998%)  route 0.135ns (49.002%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y97         FDRE                         0.000     0.000 r  model2/player_en_reg/C
    SLICE_X58Y97         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  model2/player_en_reg/Q
                         net (fo=17, routed)          0.135     0.276    model2/player/player_en
    SLICE_X61Y97         FDRE                                         r  model2/player/note_code_reg[4]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 model2/player_en_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            model2/player/note_code_reg[7]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.276ns  (logic 0.141ns (50.998%)  route 0.135ns (49.002%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y97         FDRE                         0.000     0.000 r  model2/player_en_reg/C
    SLICE_X58Y97         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  model2/player_en_reg/Q
                         net (fo=17, routed)          0.135     0.276    model2/player/player_en
    SLICE_X61Y97         FDRE                                         r  model2/player/note_code_reg[7]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mode_sel/last_mode_number_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            mode_sel/rst1_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.281ns  (logic 0.227ns (80.665%)  route 0.054ns (19.335%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y75         FDRE                         0.000     0.000 r  mode_sel/last_mode_number_reg[3]/C
    SLICE_X59Y75         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  mode_sel/last_mode_number_reg[3]/Q
                         net (fo=1, routed)           0.054     0.182    mode_sel/last_mode_number[3]
    SLICE_X59Y75         LUT5 (Prop_lut5_I1_O)        0.099     0.281 r  mode_sel/rst1_i_1/O
                         net (fo=1, routed)           0.000     0.281    mode_sel/p_0_in
    SLICE_X59Y75         FDRE                                         r  mode_sel/rst1_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 model3_user1/studyer/studyer/counter_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            model3_user1/studyer/studyer/counter_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.285ns  (logic 0.186ns (65.359%)  route 0.099ns (34.641%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y82         FDRE                         0.000     0.000 r  model3_user1/studyer/studyer/counter_reg[5]/C
    SLICE_X51Y82         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  model3_user1/studyer/studyer/counter_reg[5]/Q
                         net (fo=22, routed)          0.099     0.240    model3_user1/studyer/studyer/counter[5]
    SLICE_X50Y82         LUT5 (Prop_lut5_I4_O)        0.045     0.285 r  model3_user1/studyer/studyer/counter[7]_i_3__0/O
                         net (fo=1, routed)           0.000     0.285    model3_user1/studyer/studyer/counter[7]_i_3__0_n_0
    SLICE_X50Y82         FDRE                                         r  model3_user1/studyer/studyer/counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 model3_user1/studyer/studyer/counter_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            model3_user1/studyer/studyer/counter_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.287ns  (logic 0.186ns (64.903%)  route 0.101ns (35.097%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y82         FDRE                         0.000     0.000 r  model3_user1/studyer/studyer/counter_reg[5]/C
    SLICE_X51Y82         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  model3_user1/studyer/studyer/counter_reg[5]/Q
                         net (fo=22, routed)          0.101     0.242    model3_user1/studyer/studyer/counter[5]
    SLICE_X50Y82         LUT6 (Prop_lut6_I1_O)        0.045     0.287 r  model3_user1/studyer/studyer/counter[6]_i_1__0/O
                         net (fo=1, routed)           0.000     0.287    model3_user1/studyer/studyer/counter[6]_i_1__0_n_0
    SLICE_X50Y82         FDRE                                         r  model3_user1/studyer/studyer/counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 model3_user3/studyer/studyer/counter_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            model3_user3/studyer/studyer/note_code_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.296ns  (logic 0.186ns (62.765%)  route 0.110ns (37.235%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y69         FDRE                         0.000     0.000 r  model3_user3/studyer/studyer/counter_reg[5]/C
    SLICE_X51Y69         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  model3_user3/studyer/studyer/counter_reg[5]/Q
                         net (fo=22, routed)          0.110     0.251    model3_user3/studyer/studyer/counter[5]
    SLICE_X50Y69         LUT4 (Prop_lut4_I2_O)        0.045     0.296 r  model3_user3/studyer/studyer/note_code[3]_i_1__2/O
                         net (fo=1, routed)           0.000     0.296    model3_user3/studyer/studyer/note_code[3]_i_1__2_n_0
    SLICE_X50Y69         FDRE                                         r  model3_user3/studyer/studyer/note_code_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 model3_user3/setter1/setting_display_reg[1][0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            model3_user3/setter1/setting_display_reg[1][0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.303ns  (logic 0.186ns (61.344%)  route 0.117ns (38.656%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y87         FDRE                         0.000     0.000 r  model3_user3/setter1/setting_display_reg[1][0]/C
    SLICE_X57Y87         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  model3_user3/setter1/setting_display_reg[1][0]/Q
                         net (fo=2, routed)           0.117     0.258    model3_user3/setter1/setting_display_reg[1]_6[0]
    SLICE_X57Y87         LUT4 (Prop_lut4_I0_O)        0.045     0.303 r  model3_user3/setter1/setting_display[1][0]_i_1__1/O
                         net (fo=1, routed)           0.000     0.303    model3_user3/setter1/setting_display[1][0]_i_1__1_n_0
    SLICE_X57Y87         FDRE                                         r  model3_user3/setter1/setting_display_reg[1][0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 model3_user3/setter1/setting_display_reg[6][2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            model3_user3/setter1/setting_display_reg[6][2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.303ns  (logic 0.186ns (61.344%)  route 0.117ns (38.656%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y86         FDRE                         0.000     0.000 r  model3_user3/setter1/setting_display_reg[6][2]/C
    SLICE_X61Y86         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  model3_user3/setter1/setting_display_reg[6][2]/Q
                         net (fo=2, routed)           0.117     0.258    model3_user3/setter1/setting_display_reg[6]_1[2]
    SLICE_X61Y86         LUT4 (Prop_lut4_I0_O)        0.045     0.303 r  model3_user3/setter1/setting_display[6][2]_i_1__1/O
                         net (fo=1, routed)           0.000     0.303    model3_user3/setter1/setting_display[6][2]_i_1__1_n_0
    SLICE_X61Y86         FDRE                                         r  model3_user3/setter1/setting_display_reg[6][2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 model3_user2/setter1/setting_display_reg[4][0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            model3_user2/setter1/setting_display_reg[4][0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.303ns  (logic 0.186ns (61.311%)  route 0.117ns (38.689%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y77         FDRE                         0.000     0.000 r  model3_user2/setter1/setting_display_reg[4][0]/C
    SLICE_X59Y77         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  model3_user2/setter1/setting_display_reg[4][0]/Q
                         net (fo=2, routed)           0.117     0.258    model3_user2/setter1/setting_display_reg[4]_3[0]
    SLICE_X59Y77         LUT6 (Prop_lut6_I5_O)        0.045     0.303 r  model3_user2/setter1/setting_display[4][0]_i_1__0/O
                         net (fo=1, routed)           0.000     0.303    model3_user2/setter1/setting_display[4][0]_i_1__0_n_0
    SLICE_X59Y77         FDRE                                         r  model3_user2/setter1/setting_display_reg[4][0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 model3_user3/setter1/setting_display_reg[0][1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            model3_user3/setter1/setting_display_reg[0][1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.307ns  (logic 0.186ns (60.614%)  route 0.121ns (39.386%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y86         FDRE                         0.000     0.000 r  model3_user3/setter1/setting_display_reg[0][1]/C
    SLICE_X57Y86         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  model3_user3/setter1/setting_display_reg[0][1]/Q
                         net (fo=2, routed)           0.121     0.262    model3_user3/setter1/setting_display_reg[0]_7[1]
    SLICE_X57Y86         LUT5 (Prop_lut5_I4_O)        0.045     0.307 r  model3_user3/setter1/setting_display[0][1]_i_1__1/O
                         net (fo=1, routed)           0.000     0.307    model3_user3/setter1/setting_display[0][1]_i_1__1_n_0
    SLICE_X57Y86         FDRE                                         r  model3_user3/setter1/setting_display_reg[0][1]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  c0_clk_gen
  To Clock:  

Max Delay            14 Endpoints
Min Delay            14 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vga_display_inst/vga_ctrl_inst/cnt_v_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.757ns  (logic 4.479ns (51.148%)  route 4.278ns (48.852%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=537, routed)         1.575     1.575    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          1.627     1.627    vga_display_inst/vga_ctrl_inst/c0
    SLICE_X65Y97         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_v_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y97         FDCE (Prop_fdce_C_Q)         0.456     2.083 r  vga_display_inst/vga_ctrl_inst/cnt_v_reg[1]/Q
                         net (fo=10, routed)          0.934     3.017    vga_display_inst/vga_ctrl_inst/cnt_v_reg[1]
    SLICE_X65Y97         LUT5 (Prop_lut5_I3_O)        0.152     3.169 r  vga_display_inst/vga_ctrl_inst/rgb_OBUF[11]_inst_i_3/O
                         net (fo=7, routed)           1.131     4.300    vga_display_inst/vga_ctrl_inst/rgb_OBUF[11]_inst_i_3_n_0
    SLICE_X65Y95         LUT6 (Prop_lut6_I1_O)        0.326     4.626 r  vga_display_inst/vga_ctrl_inst/rgb_OBUF[3]_inst_i_1/O
                         net (fo=3, routed)           2.213     6.839    rgb_OBUF[0]
    E7                   OBUF (Prop_obuf_I_O)         3.545    10.384 r  rgb_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.384    rgb[0]
    E7                                                                r  rgb[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_display_inst/vga_ctrl_inst/cnt_v_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.616ns  (logic 4.478ns (51.972%)  route 4.138ns (48.028%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=537, routed)         1.575     1.575    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          1.627     1.627    vga_display_inst/vga_ctrl_inst/c0
    SLICE_X65Y97         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_v_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y97         FDCE (Prop_fdce_C_Q)         0.456     2.083 r  vga_display_inst/vga_ctrl_inst/cnt_v_reg[1]/Q
                         net (fo=10, routed)          0.934     3.017    vga_display_inst/vga_ctrl_inst/cnt_v_reg[1]
    SLICE_X65Y97         LUT5 (Prop_lut5_I3_O)        0.152     3.169 r  vga_display_inst/vga_ctrl_inst/rgb_OBUF[11]_inst_i_3/O
                         net (fo=7, routed)           1.131     4.300    vga_display_inst/vga_ctrl_inst/rgb_OBUF[11]_inst_i_3_n_0
    SLICE_X65Y95         LUT6 (Prop_lut6_I1_O)        0.326     4.626 r  vga_display_inst/vga_ctrl_inst/rgb_OBUF[3]_inst_i_1/O
                         net (fo=3, routed)           2.073     6.699    rgb_OBUF[0]
    E6                   OBUF (Prop_obuf_I_O)         3.544    10.243 r  rgb_OBUF[2]_inst/O
                         net (fo=0)                   0.000    10.243    rgb[2]
    E6                                                                r  rgb[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_display_inst/vga_ctrl_inst/cnt_v_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.521ns  (logic 4.492ns (52.718%)  route 4.029ns (47.282%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=537, routed)         1.575     1.575    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          1.627     1.627    vga_display_inst/vga_ctrl_inst/c0
    SLICE_X65Y97         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_v_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y97         FDCE (Prop_fdce_C_Q)         0.456     2.083 r  vga_display_inst/vga_ctrl_inst/cnt_v_reg[1]/Q
                         net (fo=10, routed)          0.934     3.017    vga_display_inst/vga_ctrl_inst/cnt_v_reg[1]
    SLICE_X65Y97         LUT5 (Prop_lut5_I3_O)        0.152     3.169 r  vga_display_inst/vga_ctrl_inst/rgb_OBUF[11]_inst_i_3/O
                         net (fo=7, routed)           1.133     4.302    vga_display_inst/vga_ctrl_inst/rgb_OBUF[11]_inst_i_3_n_0
    SLICE_X65Y95         LUT6 (Prop_lut6_I1_O)        0.326     4.628 r  vga_display_inst/vga_ctrl_inst/rgb_OBUF[7]_inst_i_1/O
                         net (fo=3, routed)           1.962     6.590    rgb_OBUF[4]
    D8                   OBUF (Prop_obuf_I_O)         3.558    10.148 r  rgb_OBUF[4]_inst/O
                         net (fo=0)                   0.000    10.148    rgb[4]
    D8                                                                r  rgb[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_display_inst/vga_ctrl_inst/cnt_v_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.480ns  (logic 4.431ns (52.259%)  route 4.048ns (47.741%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=537, routed)         1.575     1.575    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          1.627     1.627    vga_display_inst/vga_ctrl_inst/c0
    SLICE_X65Y97         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_v_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y97         FDCE (Prop_fdce_C_Q)         0.456     2.083 r  vga_display_inst/vga_ctrl_inst/cnt_v_reg[1]/Q
                         net (fo=10, routed)          0.934     3.017    vga_display_inst/vga_ctrl_inst/cnt_v_reg[1]
    SLICE_X65Y97         LUT5 (Prop_lut5_I3_O)        0.152     3.169 r  vga_display_inst/vga_ctrl_inst/rgb_OBUF[11]_inst_i_3/O
                         net (fo=7, routed)           1.145     4.313    vga_display_inst/vga_ctrl_inst/rgb_OBUF[11]_inst_i_3_n_0
    SLICE_X65Y95         LUT6 (Prop_lut6_I1_O)        0.326     4.639 r  vga_display_inst/vga_ctrl_inst/rgb_OBUF[11]_inst_i_1/O
                         net (fo=3, routed)           1.970     6.609    rgb_OBUF[8]
    F5                   OBUF (Prop_obuf_I_O)         3.497    10.107 r  rgb_OBUF[11]_inst/O
                         net (fo=0)                   0.000    10.107    rgb[11]
    F5                                                                r  rgb[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_display_inst/vga_ctrl_inst/cnt_v_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.443ns  (logic 4.479ns (53.053%)  route 3.964ns (46.947%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=537, routed)         1.575     1.575    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          1.627     1.627    vga_display_inst/vga_ctrl_inst/c0
    SLICE_X65Y97         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_v_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y97         FDCE (Prop_fdce_C_Q)         0.456     2.083 r  vga_display_inst/vga_ctrl_inst/cnt_v_reg[1]/Q
                         net (fo=10, routed)          0.934     3.017    vga_display_inst/vga_ctrl_inst/cnt_v_reg[1]
    SLICE_X65Y97         LUT5 (Prop_lut5_I3_O)        0.152     3.169 r  vga_display_inst/vga_ctrl_inst/rgb_OBUF[11]_inst_i_3/O
                         net (fo=7, routed)           1.317     4.485    vga_display_inst/vga_ctrl_inst/rgb_OBUF[11]_inst_i_3_n_0
    SLICE_X64Y94         LUT6 (Prop_lut6_I1_O)        0.326     4.811 r  vga_display_inst/vga_ctrl_inst/rgb_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.713     6.525    rgb_OBUF[1]
    E5                   OBUF (Prop_obuf_I_O)         3.545    10.070 r  rgb_OBUF[1]_inst/O
                         net (fo=0)                   0.000    10.070    rgb[1]
    E5                                                                r  rgb[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_display_inst/vga_ctrl_inst/cnt_v_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.387ns  (logic 4.480ns (53.414%)  route 3.907ns (46.586%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=537, routed)         1.575     1.575    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          1.627     1.627    vga_display_inst/vga_ctrl_inst/c0
    SLICE_X65Y97         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_v_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y97         FDCE (Prop_fdce_C_Q)         0.456     2.083 r  vga_display_inst/vga_ctrl_inst/cnt_v_reg[1]/Q
                         net (fo=10, routed)          0.934     3.017    vga_display_inst/vga_ctrl_inst/cnt_v_reg[1]
    SLICE_X65Y97         LUT5 (Prop_lut5_I3_O)        0.152     3.169 r  vga_display_inst/vga_ctrl_inst/rgb_OBUF[11]_inst_i_3/O
                         net (fo=7, routed)           1.145     4.313    vga_display_inst/vga_ctrl_inst/rgb_OBUF[11]_inst_i_3_n_0
    SLICE_X65Y95         LUT6 (Prop_lut6_I1_O)        0.326     4.639 r  vga_display_inst/vga_ctrl_inst/rgb_OBUF[11]_inst_i_1/O
                         net (fo=3, routed)           1.829     6.468    rgb_OBUF[8]
    C6                   OBUF (Prop_obuf_I_O)         3.546    10.014 r  rgb_OBUF[10]_inst/O
                         net (fo=0)                   0.000    10.014    rgb[10]
    C6                                                                r  rgb[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_display_inst/vga_ctrl_inst/cnt_v_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.380ns  (logic 4.494ns (53.631%)  route 3.886ns (46.369%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=537, routed)         1.575     1.575    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          1.627     1.627    vga_display_inst/vga_ctrl_inst/c0
    SLICE_X65Y97         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_v_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y97         FDCE (Prop_fdce_C_Q)         0.456     2.083 r  vga_display_inst/vga_ctrl_inst/cnt_v_reg[1]/Q
                         net (fo=10, routed)          0.934     3.017    vga_display_inst/vga_ctrl_inst/cnt_v_reg[1]
    SLICE_X65Y97         LUT5 (Prop_lut5_I3_O)        0.152     3.169 r  vga_display_inst/vga_ctrl_inst/rgb_OBUF[11]_inst_i_3/O
                         net (fo=7, routed)           1.133     4.302    vga_display_inst/vga_ctrl_inst/rgb_OBUF[11]_inst_i_3_n_0
    SLICE_X65Y95         LUT6 (Prop_lut6_I1_O)        0.326     4.628 r  vga_display_inst/vga_ctrl_inst/rgb_OBUF[7]_inst_i_1/O
                         net (fo=3, routed)           1.819     6.447    rgb_OBUF[4]
    A6                   OBUF (Prop_obuf_I_O)         3.560    10.007 r  rgb_OBUF[6]_inst/O
                         net (fo=0)                   0.000    10.007    rgb[6]
    A6                                                                r  rgb[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_display_inst/vga_ctrl_inst/cnt_v_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.282ns  (logic 4.492ns (54.241%)  route 3.790ns (45.759%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=537, routed)         1.575     1.575    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          1.627     1.627    vga_display_inst/vga_ctrl_inst/c0
    SLICE_X65Y97         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_v_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y97         FDCE (Prop_fdce_C_Q)         0.456     2.083 r  vga_display_inst/vga_ctrl_inst/cnt_v_reg[1]/Q
                         net (fo=10, routed)          0.934     3.017    vga_display_inst/vga_ctrl_inst/cnt_v_reg[1]
    SLICE_X65Y97         LUT5 (Prop_lut5_I3_O)        0.152     3.169 r  vga_display_inst/vga_ctrl_inst/rgb_OBUF[11]_inst_i_3/O
                         net (fo=7, routed)           1.131     4.300    vga_display_inst/vga_ctrl_inst/rgb_OBUF[11]_inst_i_3_n_0
    SLICE_X65Y95         LUT6 (Prop_lut6_I1_O)        0.326     4.626 r  vga_display_inst/vga_ctrl_inst/rgb_OBUF[3]_inst_i_1/O
                         net (fo=3, routed)           1.725     6.351    rgb_OBUF[0]
    C7                   OBUF (Prop_obuf_I_O)         3.558     9.909 r  rgb_OBUF[3]_inst/O
                         net (fo=0)                   0.000     9.909    rgb[3]
    C7                                                                r  rgb[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_display_inst/vga_ctrl_inst/cnt_v_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.251ns  (logic 4.495ns (54.477%)  route 3.756ns (45.523%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=537, routed)         1.575     1.575    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          1.627     1.627    vga_display_inst/vga_ctrl_inst/c0
    SLICE_X65Y97         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_v_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y97         FDCE (Prop_fdce_C_Q)         0.456     2.083 r  vga_display_inst/vga_ctrl_inst/cnt_v_reg[1]/Q
                         net (fo=10, routed)          0.934     3.017    vga_display_inst/vga_ctrl_inst/cnt_v_reg[1]
    SLICE_X65Y97         LUT5 (Prop_lut5_I3_O)        0.152     3.169 r  vga_display_inst/vga_ctrl_inst/rgb_OBUF[11]_inst_i_3/O
                         net (fo=7, routed)           1.145     4.313    vga_display_inst/vga_ctrl_inst/rgb_OBUF[11]_inst_i_3_n_0
    SLICE_X65Y95         LUT6 (Prop_lut6_I1_O)        0.326     4.639 r  vga_display_inst/vga_ctrl_inst/rgb_OBUF[11]_inst_i_1/O
                         net (fo=3, routed)           1.677     6.317    rgb_OBUF[8]
    B7                   OBUF (Prop_obuf_I_O)         3.561     9.878 r  rgb_OBUF[8]_inst/O
                         net (fo=0)                   0.000     9.878    rgb[8]
    B7                                                                r  rgb[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_display_inst/vga_ctrl_inst/cnt_v_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.229ns  (logic 4.493ns (54.604%)  route 3.736ns (45.396%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=537, routed)         1.575     1.575    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          1.627     1.627    vga_display_inst/vga_ctrl_inst/c0
    SLICE_X65Y97         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_v_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y97         FDCE (Prop_fdce_C_Q)         0.456     2.083 r  vga_display_inst/vga_ctrl_inst/cnt_v_reg[1]/Q
                         net (fo=10, routed)          0.934     3.017    vga_display_inst/vga_ctrl_inst/cnt_v_reg[1]
    SLICE_X65Y97         LUT5 (Prop_lut5_I3_O)        0.152     3.169 r  vga_display_inst/vga_ctrl_inst/rgb_OBUF[11]_inst_i_3/O
                         net (fo=7, routed)           1.133     4.302    vga_display_inst/vga_ctrl_inst/rgb_OBUF[11]_inst_i_3_n_0
    SLICE_X65Y95         LUT6 (Prop_lut6_I1_O)        0.326     4.628 r  vga_display_inst/vga_ctrl_inst/rgb_OBUF[7]_inst_i_1/O
                         net (fo=3, routed)           1.669     6.297    rgb_OBUF[4]
    B6                   OBUF (Prop_obuf_I_O)         3.559     9.856 r  rgb_OBUF[7]_inst/O
                         net (fo=0)                   0.000     9.856    rgb[7]
    B6                                                                r  rgb[7] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vga_display_inst/vga_pic_inst/pix_data_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.841ns  (logic 1.454ns (78.994%)  route 0.387ns (21.006%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=537, routed)         0.549     0.549    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.000 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          0.593     0.593    vga_display_inst/vga_pic_inst/CLK
    SLICE_X64Y96         FDCE                                         r  vga_display_inst/vga_pic_inst/pix_data_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y96         FDCE (Prop_fdce_C_Q)         0.164     0.757 r  vga_display_inst/vga_pic_inst/pix_data_reg[9]/Q
                         net (fo=1, routed)           0.050     0.807    vga_display_inst/vga_ctrl_inst/Q[4]
    SLICE_X65Y96         LUT6 (Prop_lut6_I5_O)        0.045     0.852 r  vga_display_inst/vga_ctrl_inst/rgb_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           0.337     1.188    rgb_OBUF[9]
    C5                   OBUF (Prop_obuf_I_O)         1.245     2.433 r  rgb_OBUF[9]_inst/O
                         net (fo=0)                   0.000     2.433    rgb[9]
    C5                                                                r  rgb[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_display_inst/vga_pic_inst/pix_data_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.894ns  (logic 1.446ns (76.344%)  route 0.448ns (23.656%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=537, routed)         0.549     0.549    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.000 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          0.593     0.593    vga_display_inst/vga_pic_inst/CLK
    SLICE_X65Y95         FDCE                                         r  vga_display_inst/vga_pic_inst/pix_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y95         FDCE (Prop_fdce_C_Q)         0.141     0.734 r  vga_display_inst/vga_pic_inst/pix_data_reg[7]/Q
                         net (fo=1, routed)           0.112     0.846    vga_display_inst/vga_ctrl_inst/Q[3]
    SLICE_X65Y95         LUT6 (Prop_lut6_I5_O)        0.045     0.891 r  vga_display_inst/vga_ctrl_inst/rgb_OBUF[7]_inst_i_1/O
                         net (fo=3, routed)           0.336     1.227    rgb_OBUF[4]
    B6                   OBUF (Prop_obuf_I_O)         1.260     2.487 r  rgb_OBUF[7]_inst/O
                         net (fo=0)                   0.000     2.487    rgb[7]
    B6                                                                r  rgb[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_display_inst/vga_pic_inst/pix_data_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.958ns  (logic 1.447ns (73.897%)  route 0.511ns (26.103%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=537, routed)         0.549     0.549    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.000 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          0.593     0.593    vga_display_inst/vga_pic_inst/CLK
    SLICE_X65Y95         FDCE                                         r  vga_display_inst/vga_pic_inst/pix_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y95         FDCE (Prop_fdce_C_Q)         0.141     0.734 r  vga_display_inst/vga_pic_inst/pix_data_reg[7]/Q
                         net (fo=1, routed)           0.112     0.846    vga_display_inst/vga_ctrl_inst/Q[3]
    SLICE_X65Y95         LUT6 (Prop_lut6_I5_O)        0.045     0.891 r  vga_display_inst/vga_ctrl_inst/rgb_OBUF[7]_inst_i_1/O
                         net (fo=3, routed)           0.399     1.290    rgb_OBUF[4]
    A6                   OBUF (Prop_obuf_I_O)         1.261     2.550 r  rgb_OBUF[6]_inst/O
                         net (fo=0)                   0.000     2.550    rgb[6]
    A6                                                                r  rgb[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_display_inst/vga_ctrl_inst/cnt_v_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.990ns  (logic 1.447ns (72.728%)  route 0.543ns (27.272%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=537, routed)         0.549     0.549    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.000 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          0.593     0.593    vga_display_inst/vga_ctrl_inst/c0
    SLICE_X65Y96         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_v_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y96         FDCE (Prop_fdce_C_Q)         0.141     0.734 r  vga_display_inst/vga_ctrl_inst/cnt_v_reg[5]/Q
                         net (fo=14, routed)          0.196     0.930    vga_display_inst/vga_ctrl_inst/cnt_v_reg[5]
    SLICE_X65Y95         LUT6 (Prop_lut6_I2_O)        0.045     0.975 r  vga_display_inst/vga_ctrl_inst/rgb_OBUF[11]_inst_i_1/O
                         net (fo=3, routed)           0.346     1.321    rgb_OBUF[8]
    B7                   OBUF (Prop_obuf_I_O)         1.261     2.583 r  rgb_OBUF[8]_inst/O
                         net (fo=0)                   0.000     2.583    rgb[8]
    B7                                                                r  rgb[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_display_inst/vga_pic_inst/pix_data_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.012ns  (logic 1.443ns (71.742%)  route 0.569ns (28.258%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=537, routed)         0.549     0.549    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.000 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          0.593     0.593    vga_display_inst/vga_pic_inst/CLK
    SLICE_X63Y94         FDCE                                         r  vga_display_inst/vga_pic_inst/pix_data_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y94         FDCE (Prop_fdce_C_Q)         0.141     0.734 r  vga_display_inst/vga_pic_inst/pix_data_reg[5]/Q
                         net (fo=1, routed)           0.244     0.978    vga_display_inst/vga_ctrl_inst/Q[2]
    SLICE_X64Y94         LUT6 (Prop_lut6_I5_O)        0.045     1.023 r  vga_display_inst/vga_ctrl_inst/rgb_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.324     1.347    rgb_OBUF[5]
    A5                   OBUF (Prop_obuf_I_O)         1.257     2.605 r  rgb_OBUF[5]_inst/O
                         net (fo=0)                   0.000     2.605    rgb[5]
    A5                                                                r  rgb[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_display_inst/vga_pic_inst/pix_data_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.015ns  (logic 1.445ns (71.697%)  route 0.570ns (28.303%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=537, routed)         0.549     0.549    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.000 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          0.593     0.593    vga_display_inst/vga_pic_inst/CLK
    SLICE_X65Y95         FDCE                                         r  vga_display_inst/vga_pic_inst/pix_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y95         FDCE (Prop_fdce_C_Q)         0.141     0.734 r  vga_display_inst/vga_pic_inst/pix_data_reg[7]/Q
                         net (fo=1, routed)           0.112     0.846    vga_display_inst/vga_ctrl_inst/Q[3]
    SLICE_X65Y95         LUT6 (Prop_lut6_I5_O)        0.045     0.891 r  vga_display_inst/vga_ctrl_inst/rgb_OBUF[7]_inst_i_1/O
                         net (fo=3, routed)           0.458     1.349    rgb_OBUF[4]
    D8                   OBUF (Prop_obuf_I_O)         1.259     2.608 r  rgb_OBUF[4]_inst/O
                         net (fo=0)                   0.000     2.608    rgb[4]
    D8                                                                r  rgb[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_display_inst/vga_ctrl_inst/cnt_v_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.045ns  (logic 1.433ns (70.068%)  route 0.612ns (29.932%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=537, routed)         0.549     0.549    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.000 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          0.593     0.593    vga_display_inst/vga_ctrl_inst/c0
    SLICE_X65Y96         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_v_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y96         FDCE (Prop_fdce_C_Q)         0.141     0.734 r  vga_display_inst/vga_ctrl_inst/cnt_v_reg[5]/Q
                         net (fo=14, routed)          0.196     0.930    vga_display_inst/vga_ctrl_inst/cnt_v_reg[5]
    SLICE_X65Y95         LUT6 (Prop_lut6_I2_O)        0.045     0.975 r  vga_display_inst/vga_ctrl_inst/rgb_OBUF[11]_inst_i_1/O
                         net (fo=3, routed)           0.416     1.391    rgb_OBUF[8]
    C6                   OBUF (Prop_obuf_I_O)         1.247     2.637 r  rgb_OBUF[10]_inst/O
                         net (fo=0)                   0.000     2.637    rgb[10]
    C6                                                                r  rgb[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_display_inst/vga_ctrl_inst/cnt_v_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.052ns  (logic 1.385ns (67.486%)  route 0.667ns (32.514%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=537, routed)         0.549     0.549    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.000 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          0.593     0.593    vga_display_inst/vga_ctrl_inst/c0
    SLICE_X65Y96         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_v_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y96         FDCE (Prop_fdce_C_Q)         0.141     0.734 r  vga_display_inst/vga_ctrl_inst/cnt_v_reg[5]/Q
                         net (fo=14, routed)          0.196     0.930    vga_display_inst/vga_ctrl_inst/cnt_v_reg[5]
    SLICE_X65Y95         LUT6 (Prop_lut6_I2_O)        0.045     0.975 r  vga_display_inst/vga_ctrl_inst/rgb_OBUF[11]_inst_i_1/O
                         net (fo=3, routed)           0.471     1.446    rgb_OBUF[8]
    F5                   OBUF (Prop_obuf_I_O)         1.199     2.644 r  rgb_OBUF[11]_inst/O
                         net (fo=0)                   0.000     2.644    rgb[11]
    F5                                                                r  rgb[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_display_inst/vga_ctrl_inst/cnt_h_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            hsync
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.100ns  (logic 1.430ns (68.100%)  route 0.670ns (31.900%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=537, routed)         0.549     0.549    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.000 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          0.592     0.592    vga_display_inst/vga_ctrl_inst/c0
    SLICE_X61Y96         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_h_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y96         FDCE (Prop_fdce_C_Q)         0.141     0.733 f  vga_display_inst/vga_ctrl_inst/cnt_h_reg[5]/Q
                         net (fo=11, routed)          0.240     0.973    vga_display_inst/vga_ctrl_inst/cnt_h_reg_n_0_[5]
    SLICE_X62Y94         LUT5 (Prop_lut5_I0_O)        0.045     1.018 r  vga_display_inst/vga_ctrl_inst/hsync_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.430     1.448    hsync_OBUF
    D7                   OBUF (Prop_obuf_I_O)         1.244     2.692 r  hsync_OBUF_inst/O
                         net (fo=0)                   0.000     2.692    hsync
    D7                                                                r  hsync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_display_inst/vga_pic_inst/pix_data_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.117ns  (logic 1.432ns (67.662%)  route 0.685ns (32.338%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=537, routed)         0.549     0.549    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.000 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          0.593     0.593    vga_display_inst/vga_pic_inst/CLK
    SLICE_X62Y96         FDCE                                         r  vga_display_inst/vga_pic_inst/pix_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y96         FDCE (Prop_fdce_C_Q)         0.141     0.734 r  vga_display_inst/vga_pic_inst/pix_data_reg[1]/Q
                         net (fo=1, routed)           0.328     1.062    vga_display_inst/vga_ctrl_inst/Q[0]
    SLICE_X64Y94         LUT6 (Prop_lut6_I5_O)        0.045     1.107 r  vga_display_inst/vga_ctrl_inst/rgb_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.356     1.463    rgb_OBUF[1]
    E5                   OBUF (Prop_obuf_I_O)         1.246     2.709 r  rgb_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.709    rgb[1]
    E5                                                                r  rgb[1] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_gen
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_gen'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.333ns  (logic 0.096ns (2.880%)  route 3.237ns (97.120%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.156ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_gen fall edge)
                                                      5.000     5.000 f  
    BUFGCTRL_X0Y0        BUFG                         0.000     5.000 f  clk_IBUF_BUFG_inst/O
                         net (fo=537, routed)         1.575     6.575    vga_display_inst/clk_gen_inst/inst/inclk0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.333     3.243 f  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.661     4.904    vga_display_inst/clk_gen_inst/inst/clkfbout_clk_gen
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096     5.000 f  vga_display_inst/clk_gen_inst/inst/clkf_buf/O
                         net (fo=1, routed)           1.575     6.575    vga_display_inst/clk_gen_inst/inst/clkfbout_buf_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   f  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_gen'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.061ns  (logic 0.026ns (2.452%)  route 1.035ns (97.548%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.156ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=537, routed)         0.549     0.549    vga_display_inst/clk_gen_inst/inst/inclk0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.061    -0.512 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.486    -0.026    vga_display_inst/clk_gen_inst/inst/clkfbout_clk_gen
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.000 r  vga_display_inst/clk_gen_inst/inst/clkf_buf/O
                         net (fo=1, routed)           0.549     0.549    vga_display_inst/clk_gen_inst/inst/clkfbout_buf_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  c0_clk_gen

Max Delay            32 Endpoints
Min Delay            32 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 small_dip_switches[6]
                            (input port)
  Destination:            vga_display_inst/vga_pic_inst/pix_data_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.337ns  (logic 2.355ns (25.222%)  route 6.982ns (74.778%))
  Logic Levels:           6  (IBUF=1 LUT2=1 LUT5=2 LUT6=2)
  Clock Path Skew:        1.509ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.509ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U2                                                0.000     0.000 r  small_dip_switches[6] (IN)
                         net (fo=0)                   0.000     0.000    small_dip_switches[6]
    U2                   IBUF (Prop_ibuf_I_O)         1.499     1.499 r  small_dip_switches_IBUF[6]_inst/O
                         net (fo=38, routed)          3.667     5.166    vga_display_inst/vga_pic_inst/small_dip_switches_IBUF[3]
    SLICE_X63Y88         LUT5 (Prop_lut5_I3_O)        0.124     5.290 r  vga_display_inst/vga_pic_inst/speaker_OBUF_inst_i_3/O
                         net (fo=34, routed)          1.367     6.657    model3_user3/tub_sel2[0]
    SLICE_X62Y92         LUT6 (Prop_lut6_I4_O)        0.124     6.781 f  model3_user3/pix_data[7]_i_9/O
                         net (fo=2, routed)           0.960     7.741    vga_display_inst/vga_ctrl_inst/display_data[6]
    SLICE_X62Y95         LUT2 (Prop_lut2_I1_O)        0.152     7.893 r  vga_display_inst/vga_ctrl_inst/pix_data[7]_i_6/O
                         net (fo=3, routed)           0.313     8.207    vga_display_inst/vga_ctrl_inst/pix_data[7]_i_6_n_0
    SLICE_X62Y95         LUT6 (Prop_lut6_I5_O)        0.332     8.539 r  vga_display_inst/vga_ctrl_inst/pix_data[3]_i_3/O
                         net (fo=1, routed)           0.674     9.213    vga_display_inst/vga_ctrl_inst/pix_data[3]_i_3_n_0
    SLICE_X62Y95         LUT5 (Prop_lut5_I1_O)        0.124     9.337 r  vga_display_inst/vga_ctrl_inst/pix_data[3]_i_1/O
                         net (fo=1, routed)           0.000     9.337    vga_display_inst/vga_pic_inst/D[1]
    SLICE_X62Y95         FDCE                                         r  vga_display_inst/vga_pic_inst/pix_data_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=537, routed)         1.457     1.457    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     0.000 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          1.509     1.509    vga_display_inst/vga_pic_inst/CLK
    SLICE_X62Y95         FDCE                                         r  vga_display_inst/vga_pic_inst/pix_data_reg[3]/C

Slack:                    inf
  Source:                 small_dip_switches[6]
                            (input port)
  Destination:            vga_display_inst/vga_pic_inst/pix_data_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.246ns  (logic 2.355ns (25.470%)  route 6.891ns (74.530%))
  Logic Levels:           6  (IBUF=1 LUT2=1 LUT5=2 LUT6=2)
  Clock Path Skew:        1.509ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.509ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U2                                                0.000     0.000 r  small_dip_switches[6] (IN)
                         net (fo=0)                   0.000     0.000    small_dip_switches[6]
    U2                   IBUF (Prop_ibuf_I_O)         1.499     1.499 r  small_dip_switches_IBUF[6]_inst/O
                         net (fo=38, routed)          3.667     5.166    vga_display_inst/vga_pic_inst/small_dip_switches_IBUF[3]
    SLICE_X63Y88         LUT5 (Prop_lut5_I3_O)        0.124     5.290 r  vga_display_inst/vga_pic_inst/speaker_OBUF_inst_i_3/O
                         net (fo=34, routed)          1.367     6.657    model3_user3/tub_sel2[0]
    SLICE_X62Y92         LUT6 (Prop_lut6_I4_O)        0.124     6.781 f  model3_user3/pix_data[7]_i_9/O
                         net (fo=2, routed)           0.960     7.741    vga_display_inst/vga_ctrl_inst/display_data[6]
    SLICE_X62Y95         LUT2 (Prop_lut2_I1_O)        0.152     7.893 r  vga_display_inst/vga_ctrl_inst/pix_data[7]_i_6/O
                         net (fo=3, routed)           0.611     8.504    vga_display_inst/vga_ctrl_inst/pix_data[7]_i_6_n_0
    SLICE_X63Y95         LUT6 (Prop_lut6_I5_O)        0.332     8.836 r  vga_display_inst/vga_ctrl_inst/pix_data[7]_i_2/O
                         net (fo=1, routed)           0.286     9.122    vga_display_inst/vga_ctrl_inst/pix_data[7]_i_2_n_0
    SLICE_X65Y95         LUT5 (Prop_lut5_I0_O)        0.124     9.246 r  vga_display_inst/vga_ctrl_inst/pix_data[7]_i_1/O
                         net (fo=1, routed)           0.000     9.246    vga_display_inst/vga_pic_inst/D[3]
    SLICE_X65Y95         FDCE                                         r  vga_display_inst/vga_pic_inst/pix_data_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=537, routed)         1.457     1.457    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     0.000 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          1.509     1.509    vga_display_inst/vga_pic_inst/CLK
    SLICE_X65Y95         FDCE                                         r  vga_display_inst/vga_pic_inst/pix_data_reg[7]/C

Slack:                    inf
  Source:                 small_dip_switches[6]
                            (input port)
  Destination:            vga_display_inst/vga_pic_inst/pix_data_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.061ns  (logic 2.119ns (23.385%)  route 6.942ns (76.615%))
  Logic Levels:           6  (IBUF=1 LUT5=1 LUT6=4)
  Clock Path Skew:        1.509ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.509ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U2                                                0.000     0.000 r  small_dip_switches[6] (IN)
                         net (fo=0)                   0.000     0.000    small_dip_switches[6]
    U2                   IBUF (Prop_ibuf_I_O)         1.499     1.499 r  small_dip_switches_IBUF[6]_inst/O
                         net (fo=38, routed)          3.667     5.166    vga_display_inst/vga_pic_inst/small_dip_switches_IBUF[3]
    SLICE_X63Y88         LUT5 (Prop_lut5_I3_O)        0.124     5.290 r  vga_display_inst/vga_pic_inst/speaker_OBUF_inst_i_3/O
                         net (fo=34, routed)          1.367     6.657    model3_user3/tub_sel2[0]
    SLICE_X62Y92         LUT6 (Prop_lut6_I4_O)        0.124     6.781 f  model3_user3/pix_data[7]_i_9/O
                         net (fo=2, routed)           0.820     7.601    vga_display_inst/vga_ctrl_inst/display_data[6]
    SLICE_X62Y94         LUT6 (Prop_lut6_I0_O)        0.124     7.725 r  vga_display_inst/vga_ctrl_inst/pix_data[5]_i_6/O
                         net (fo=1, routed)           0.655     8.380    vga_display_inst/vga_ctrl_inst/pix_data[5]_i_6_n_0
    SLICE_X63Y94         LUT6 (Prop_lut6_I5_O)        0.124     8.504 r  vga_display_inst/vga_ctrl_inst/pix_data[5]_i_2/O
                         net (fo=1, routed)           0.433     8.937    vga_display_inst/vga_ctrl_inst/pix_data[5]_i_2_n_0
    SLICE_X63Y94         LUT6 (Prop_lut6_I0_O)        0.124     9.061 r  vga_display_inst/vga_ctrl_inst/pix_data[5]_i_1/O
                         net (fo=1, routed)           0.000     9.061    vga_display_inst/vga_pic_inst/D[2]
    SLICE_X63Y94         FDCE                                         r  vga_display_inst/vga_pic_inst/pix_data_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=537, routed)         1.457     1.457    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     0.000 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          1.509     1.509    vga_display_inst/vga_pic_inst/CLK
    SLICE_X63Y94         FDCE                                         r  vga_display_inst/vga_pic_inst/pix_data_reg[5]/C

Slack:                    inf
  Source:                 small_dip_switches[6]
                            (input port)
  Destination:            vga_display_inst/vga_pic_inst/pix_data_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.967ns  (logic 2.355ns (26.262%)  route 6.612ns (73.738%))
  Logic Levels:           6  (IBUF=1 LUT2=1 LUT5=2 LUT6=2)
  Clock Path Skew:        1.509ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.509ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U2                                                0.000     0.000 r  small_dip_switches[6] (IN)
                         net (fo=0)                   0.000     0.000    small_dip_switches[6]
    U2                   IBUF (Prop_ibuf_I_O)         1.499     1.499 r  small_dip_switches_IBUF[6]_inst/O
                         net (fo=38, routed)          3.667     5.166    vga_display_inst/vga_pic_inst/small_dip_switches_IBUF[3]
    SLICE_X63Y88         LUT5 (Prop_lut5_I3_O)        0.124     5.290 r  vga_display_inst/vga_pic_inst/speaker_OBUF_inst_i_3/O
                         net (fo=34, routed)          1.367     6.657    model3_user3/tub_sel2[0]
    SLICE_X62Y92         LUT6 (Prop_lut6_I4_O)        0.124     6.781 f  model3_user3/pix_data[7]_i_9/O
                         net (fo=2, routed)           0.960     7.741    vga_display_inst/vga_ctrl_inst/display_data[6]
    SLICE_X62Y95         LUT2 (Prop_lut2_I1_O)        0.152     7.893 r  vga_display_inst/vga_ctrl_inst/pix_data[7]_i_6/O
                         net (fo=3, routed)           0.318     8.212    vga_display_inst/vga_ctrl_inst/pix_data[7]_i_6_n_0
    SLICE_X62Y95         LUT6 (Prop_lut6_I4_O)        0.332     8.544 r  vga_display_inst/vga_ctrl_inst/pix_data[1]_i_5/O
                         net (fo=1, routed)           0.300     8.843    vga_display_inst/vga_ctrl_inst/pix_data[1]_i_5_n_0
    SLICE_X62Y96         LUT5 (Prop_lut5_I4_O)        0.124     8.967 r  vga_display_inst/vga_ctrl_inst/pix_data[1]_i_1/O
                         net (fo=1, routed)           0.000     8.967    vga_display_inst/vga_pic_inst/D[0]
    SLICE_X62Y96         FDCE                                         r  vga_display_inst/vga_pic_inst/pix_data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=537, routed)         1.457     1.457    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     0.000 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          1.509     1.509    vga_display_inst/vga_pic_inst/CLK
    SLICE_X62Y96         FDCE                                         r  vga_display_inst/vga_pic_inst/pix_data_reg[1]/C

Slack:                    inf
  Source:                 small_dip_switches[6]
                            (input port)
  Destination:            vga_display_inst/vga_pic_inst/pix_data_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.852ns  (logic 2.119ns (23.938%)  route 6.733ns (76.062%))
  Logic Levels:           6  (IBUF=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        1.509ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.509ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U2                                                0.000     0.000 r  small_dip_switches[6] (IN)
                         net (fo=0)                   0.000     0.000    small_dip_switches[6]
    U2                   IBUF (Prop_ibuf_I_O)         1.499     1.499 r  small_dip_switches_IBUF[6]_inst/O
                         net (fo=38, routed)          3.667     5.166    vga_display_inst/vga_pic_inst/small_dip_switches_IBUF[3]
    SLICE_X63Y88         LUT5 (Prop_lut5_I3_O)        0.124     5.290 r  vga_display_inst/vga_pic_inst/speaker_OBUF_inst_i_3/O
                         net (fo=34, routed)          1.330     6.620    model3_user3/tub_sel2[0]
    SLICE_X62Y92         LUT6 (Prop_lut6_I4_O)        0.124     6.744 f  model3_user3/pix_data[11]_i_6/O
                         net (fo=6, routed)           1.136     7.880    model3_user3/display_data[3]
    SLICE_X65Y96         LUT4 (Prop_lut4_I2_O)        0.124     8.004 r  model3_user3/pix_data[9]_i_3/O
                         net (fo=2, routed)           0.296     8.300    vga_display_inst/vga_ctrl_inst/pix_data_reg[9]
    SLICE_X63Y96         LUT6 (Prop_lut6_I5_O)        0.124     8.424 r  vga_display_inst/vga_ctrl_inst/pix_data[11]_i_5/O
                         net (fo=1, routed)           0.304     8.728    vga_display_inst/vga_ctrl_inst/pix_data[11]_i_5_n_0
    SLICE_X63Y95         LUT6 (Prop_lut6_I5_O)        0.124     8.852 r  vga_display_inst/vga_ctrl_inst/pix_data[11]_i_1/O
                         net (fo=1, routed)           0.000     8.852    vga_display_inst/vga_pic_inst/D[5]
    SLICE_X63Y95         FDCE                                         r  vga_display_inst/vga_pic_inst/pix_data_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=537, routed)         1.457     1.457    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     0.000 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          1.509     1.509    vga_display_inst/vga_pic_inst/CLK
    SLICE_X63Y95         FDCE                                         r  vga_display_inst/vga_pic_inst/pix_data_reg[11]/C

Slack:                    inf
  Source:                 small_dip_switches[6]
                            (input port)
  Destination:            vga_display_inst/vga_pic_inst/pix_data_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.657ns  (logic 1.995ns (23.045%)  route 6.662ns (76.955%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        1.509ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.509ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U2                                                0.000     0.000 r  small_dip_switches[6] (IN)
                         net (fo=0)                   0.000     0.000    small_dip_switches[6]
    U2                   IBUF (Prop_ibuf_I_O)         1.499     1.499 r  small_dip_switches_IBUF[6]_inst/O
                         net (fo=38, routed)          3.667     5.166    vga_display_inst/vga_pic_inst/small_dip_switches_IBUF[3]
    SLICE_X63Y88         LUT5 (Prop_lut5_I3_O)        0.124     5.290 r  vga_display_inst/vga_pic_inst/speaker_OBUF_inst_i_3/O
                         net (fo=34, routed)          1.330     6.620    model3_user3/tub_sel2[0]
    SLICE_X62Y92         LUT6 (Prop_lut6_I4_O)        0.124     6.744 f  model3_user3/pix_data[11]_i_6/O
                         net (fo=6, routed)           1.136     7.880    model3_user3/display_data[3]
    SLICE_X65Y96         LUT4 (Prop_lut4_I2_O)        0.124     8.004 r  model3_user3/pix_data[9]_i_3/O
                         net (fo=2, routed)           0.529     8.533    vga_display_inst/vga_ctrl_inst/pix_data_reg[9]
    SLICE_X64Y96         LUT6 (Prop_lut6_I1_O)        0.124     8.657 r  vga_display_inst/vga_ctrl_inst/pix_data[9]_i_1/O
                         net (fo=1, routed)           0.000     8.657    vga_display_inst/vga_pic_inst/D[4]
    SLICE_X64Y96         FDCE                                         r  vga_display_inst/vga_pic_inst/pix_data_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=537, routed)         1.457     1.457    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     0.000 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          1.509     1.509    vga_display_inst/vga_pic_inst/CLK
    SLICE_X64Y96         FDCE                                         r  vga_display_inst/vga_pic_inst/pix_data_reg[9]/C

Slack:                    inf
  Source:                 sys_rst
                            (input port)
  Destination:            vga_display_inst/vga_ctrl_inst/cnt_h_reg[5]/CLR
                            (recovery check against rising-edge clock c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.182ns  (logic 1.587ns (19.397%)  route 6.595ns (80.603%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        1.508ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.508ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  sys_rst (IN)
                         net (fo=0)                   0.000     0.000    sys_rst
    P15                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  sys_rst_IBUF_inst/O
                         net (fo=2, routed)           3.157     4.620    vga_display_inst/vga_ctrl_inst/sys_rst_IBUF
    SLICE_X65Y24         LUT2 (Prop_lut2_I1_O)        0.124     4.744 f  vga_display_inst/vga_ctrl_inst/cnt_h[9]_i_2/O
                         net (fo=26, routed)          3.438     8.182    vga_display_inst/vga_ctrl_inst/sys_rst
    SLICE_X61Y96         FDCE                                         f  vga_display_inst/vga_ctrl_inst/cnt_h_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=537, routed)         1.457     1.457    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     0.000 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          1.508     1.508    vga_display_inst/vga_ctrl_inst/c0
    SLICE_X61Y96         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_h_reg[5]/C

Slack:                    inf
  Source:                 sys_rst
                            (input port)
  Destination:            vga_display_inst/vga_ctrl_inst/cnt_h_reg[8]/CLR
                            (recovery check against rising-edge clock c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.182ns  (logic 1.587ns (19.397%)  route 6.595ns (80.603%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        1.508ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.508ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  sys_rst (IN)
                         net (fo=0)                   0.000     0.000    sys_rst
    P15                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  sys_rst_IBUF_inst/O
                         net (fo=2, routed)           3.157     4.620    vga_display_inst/vga_ctrl_inst/sys_rst_IBUF
    SLICE_X65Y24         LUT2 (Prop_lut2_I1_O)        0.124     4.744 f  vga_display_inst/vga_ctrl_inst/cnt_h[9]_i_2/O
                         net (fo=26, routed)          3.438     8.182    vga_display_inst/vga_ctrl_inst/sys_rst
    SLICE_X61Y96         FDCE                                         f  vga_display_inst/vga_ctrl_inst/cnt_h_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=537, routed)         1.457     1.457    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     0.000 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          1.508     1.508    vga_display_inst/vga_ctrl_inst/c0
    SLICE_X61Y96         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_h_reg[8]/C

Slack:                    inf
  Source:                 sys_rst
                            (input port)
  Destination:            vga_display_inst/vga_ctrl_inst/cnt_h_reg[9]/CLR
                            (recovery check against rising-edge clock c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.182ns  (logic 1.587ns (19.397%)  route 6.595ns (80.603%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        1.508ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.508ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  sys_rst (IN)
                         net (fo=0)                   0.000     0.000    sys_rst
    P15                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  sys_rst_IBUF_inst/O
                         net (fo=2, routed)           3.157     4.620    vga_display_inst/vga_ctrl_inst/sys_rst_IBUF
    SLICE_X65Y24         LUT2 (Prop_lut2_I1_O)        0.124     4.744 f  vga_display_inst/vga_ctrl_inst/cnt_h[9]_i_2/O
                         net (fo=26, routed)          3.438     8.182    vga_display_inst/vga_ctrl_inst/sys_rst
    SLICE_X61Y96         FDCE                                         f  vga_display_inst/vga_ctrl_inst/cnt_h_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=537, routed)         1.457     1.457    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     0.000 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          1.508     1.508    vga_display_inst/vga_ctrl_inst/c0
    SLICE_X61Y96         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_h_reg[9]/C

Slack:                    inf
  Source:                 sys_rst
                            (input port)
  Destination:            vga_display_inst/vga_ctrl_inst/cnt_h_reg[1]/CLR
                            (recovery check against rising-edge clock c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.890ns  (logic 1.587ns (20.114%)  route 6.303ns (79.886%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        1.510ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.510ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  sys_rst (IN)
                         net (fo=0)                   0.000     0.000    sys_rst
    P15                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  sys_rst_IBUF_inst/O
                         net (fo=2, routed)           3.157     4.620    vga_display_inst/vga_ctrl_inst/sys_rst_IBUF
    SLICE_X65Y24         LUT2 (Prop_lut2_I1_O)        0.124     4.744 f  vga_display_inst/vga_ctrl_inst/cnt_h[9]_i_2/O
                         net (fo=26, routed)          3.146     7.890    vga_display_inst/vga_ctrl_inst/sys_rst
    SLICE_X62Y97         FDCE                                         f  vga_display_inst/vga_ctrl_inst/cnt_h_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=537, routed)         1.457     1.457    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     0.000 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          1.510     1.510    vga_display_inst/vga_ctrl_inst/c0
    SLICE_X62Y97         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_h_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 model2/player/note_code_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_display_inst/vga_pic_inst/pix_data_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.749ns  (logic 0.276ns (36.845%)  route 0.473ns (63.155%))
  Logic Levels:           4  (FDRE=1 LUT6=3)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y95         FDRE                         0.000     0.000 r  model2/player/note_code_reg[6]/C
    SLICE_X61Y95         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  model2/player/note_code_reg[6]/Q
                         net (fo=5, routed)           0.196     0.337    model3_user3/led_out[4]
    SLICE_X62Y92         LUT6 (Prop_lut6_I3_O)        0.045     0.382 f  model3_user3/pix_data[3]_i_5/O
                         net (fo=4, routed)           0.226     0.608    vga_display_inst/vga_ctrl_inst/display_data[5]
    SLICE_X63Y94         LUT6 (Prop_lut6_I0_O)        0.045     0.653 r  vga_display_inst/vga_ctrl_inst/pix_data[5]_i_3/O
                         net (fo=1, routed)           0.051     0.704    vga_display_inst/vga_ctrl_inst/pix_data[5]_i_3_n_0
    SLICE_X63Y94         LUT6 (Prop_lut6_I2_O)        0.045     0.749 r  vga_display_inst/vga_ctrl_inst/pix_data[5]_i_1/O
                         net (fo=1, routed)           0.000     0.749    vga_display_inst/vga_pic_inst/D[2]
    SLICE_X63Y94         FDCE                                         r  vga_display_inst/vga_pic_inst/pix_data_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=537, routed)         0.817     0.817    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.000 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          0.863     0.863    vga_display_inst/vga_pic_inst/CLK
    SLICE_X63Y94         FDCE                                         r  vga_display_inst/vga_pic_inst/pix_data_reg[5]/C

Slack:                    inf
  Source:                 model2/player/note_code_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_display_inst/vga_pic_inst/pix_data_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.789ns  (logic 0.231ns (29.284%)  route 0.558ns (70.716%))
  Logic Levels:           3  (FDRE=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y95         FDRE                         0.000     0.000 r  model2/player/note_code_reg[6]/C
    SLICE_X61Y95         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  model2/player/note_code_reg[6]/Q
                         net (fo=5, routed)           0.196     0.337    model3_user3/led_out[4]
    SLICE_X62Y92         LUT6 (Prop_lut6_I3_O)        0.045     0.382 f  model3_user3/pix_data[3]_i_5/O
                         net (fo=4, routed)           0.362     0.744    vga_display_inst/vga_ctrl_inst/display_data[5]
    SLICE_X62Y95         LUT5 (Prop_lut5_I3_O)        0.045     0.789 r  vga_display_inst/vga_ctrl_inst/pix_data[3]_i_1/O
                         net (fo=1, routed)           0.000     0.789    vga_display_inst/vga_pic_inst/D[1]
    SLICE_X62Y95         FDCE                                         r  vga_display_inst/vga_pic_inst/pix_data_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=537, routed)         0.817     0.817    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.000 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          0.863     0.863    vga_display_inst/vga_pic_inst/CLK
    SLICE_X62Y95         FDCE                                         r  vga_display_inst/vga_pic_inst/pix_data_reg[3]/C

Slack:                    inf
  Source:                 model2/player/note_code_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_display_inst/vga_pic_inst/pix_data_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.874ns  (logic 0.276ns (31.580%)  route 0.598ns (68.420%))
  Logic Levels:           4  (FDRE=1 LUT5=1 LUT6=2)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y95         FDRE                         0.000     0.000 r  model2/player/note_code_reg[6]/C
    SLICE_X61Y95         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  model2/player/note_code_reg[6]/Q
                         net (fo=5, routed)           0.196     0.337    model3_user3/led_out[4]
    SLICE_X62Y92         LUT6 (Prop_lut6_I3_O)        0.045     0.382 f  model3_user3/pix_data[3]_i_5/O
                         net (fo=4, routed)           0.288     0.670    vga_display_inst/vga_ctrl_inst/display_data[5]
    SLICE_X62Y95         LUT6 (Prop_lut6_I1_O)        0.045     0.715 r  vga_display_inst/vga_ctrl_inst/pix_data[1]_i_5/O
                         net (fo=1, routed)           0.114     0.829    vga_display_inst/vga_ctrl_inst/pix_data[1]_i_5_n_0
    SLICE_X62Y96         LUT5 (Prop_lut5_I4_O)        0.045     0.874 r  vga_display_inst/vga_ctrl_inst/pix_data[1]_i_1/O
                         net (fo=1, routed)           0.000     0.874    vga_display_inst/vga_pic_inst/D[0]
    SLICE_X62Y96         FDCE                                         r  vga_display_inst/vga_pic_inst/pix_data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=537, routed)         0.817     0.817    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.000 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          0.863     0.863    vga_display_inst/vga_pic_inst/CLK
    SLICE_X62Y96         FDCE                                         r  vga_display_inst/vga_pic_inst/pix_data_reg[1]/C

Slack:                    inf
  Source:                 model3_user1/display_data_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            vga_display_inst/vga_pic_inst/pix_data_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.009ns  (logic 0.313ns (31.011%)  route 0.696ns (68.989%))
  Logic Levels:           4  (LDCE=1 LUT5=1 LUT6=2)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y92         LDCE                         0.000     0.000 r  model3_user1/display_data_reg[1]/G
    SLICE_X64Y92         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 f  model3_user1/display_data_reg[1]/Q
                         net (fo=1, routed)           0.244     0.422    model3_user3/pix_data[7]_i_9_0[1]
    SLICE_X64Y92         LUT6 (Prop_lut6_I3_O)        0.045     0.467 f  model3_user3/pix_data[7]_i_7/O
                         net (fo=1, routed)           0.089     0.556    model3_user3/pix_data[7]_i_7_n_0
    SLICE_X64Y92         LUT6 (Prop_lut6_I0_O)        0.045     0.601 f  model3_user3/pix_data[7]_i_3/O
                         net (fo=7, routed)           0.363     0.964    vga_display_inst/vga_ctrl_inst/display_data[1]
    SLICE_X65Y95         LUT5 (Prop_lut5_I1_O)        0.045     1.009 r  vga_display_inst/vga_ctrl_inst/pix_data[7]_i_1/O
                         net (fo=1, routed)           0.000     1.009    vga_display_inst/vga_pic_inst/D[3]
    SLICE_X65Y95         FDCE                                         r  vga_display_inst/vga_pic_inst/pix_data_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=537, routed)         0.817     0.817    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.000 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          0.863     0.863    vga_display_inst/vga_pic_inst/CLK
    SLICE_X65Y95         FDCE                                         r  vga_display_inst/vga_pic_inst/pix_data_reg[7]/C

Slack:                    inf
  Source:                 model2/player/note_code_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_display_inst/vga_pic_inst/pix_data_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.019ns  (logic 0.299ns (29.337%)  route 0.720ns (70.663%))
  Logic Levels:           4  (FDRE=1 LUT6=3)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y95         FDRE                         0.000     0.000 r  model2/player/note_code_reg[3]/C
    SLICE_X60Y95         FDRE (Prop_fdre_C_Q)         0.164     0.164 f  model2/player/note_code_reg[3]/Q
                         net (fo=5, routed)           0.209     0.373    model3_user3/led_out[1]
    SLICE_X63Y92         LUT6 (Prop_lut6_I3_O)        0.045     0.418 f  model3_user3/pix_data[11]_i_7/O
                         net (fo=2, routed)           0.403     0.821    vga_display_inst/vga_ctrl_inst/display_data[2]
    SLICE_X63Y96         LUT6 (Prop_lut6_I3_O)        0.045     0.866 r  vga_display_inst/vga_ctrl_inst/pix_data[11]_i_5/O
                         net (fo=1, routed)           0.108     0.974    vga_display_inst/vga_ctrl_inst/pix_data[11]_i_5_n_0
    SLICE_X63Y95         LUT6 (Prop_lut6_I5_O)        0.045     1.019 r  vga_display_inst/vga_ctrl_inst/pix_data[11]_i_1/O
                         net (fo=1, routed)           0.000     1.019    vga_display_inst/vga_pic_inst/D[5]
    SLICE_X63Y95         FDCE                                         r  vga_display_inst/vga_pic_inst/pix_data_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=537, routed)         0.817     0.817    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.000 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          0.863     0.863    vga_display_inst/vga_pic_inst/CLK
    SLICE_X63Y95         FDCE                                         r  vga_display_inst/vga_pic_inst/pix_data_reg[11]/C

Slack:                    inf
  Source:                 model2/player/note_code_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_display_inst/vga_pic_inst/pix_data_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.177ns  (logic 0.299ns (25.406%)  route 0.878ns (74.594%))
  Logic Levels:           4  (FDRE=1 LUT6=3)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y95         FDRE                         0.000     0.000 r  model2/player/note_code_reg[3]/C
    SLICE_X60Y95         FDRE (Prop_fdre_C_Q)         0.164     0.164 f  model2/player/note_code_reg[3]/Q
                         net (fo=5, routed)           0.209     0.373    model3_user3/led_out[1]
    SLICE_X63Y92         LUT6 (Prop_lut6_I3_O)        0.045     0.418 f  model3_user3/pix_data[11]_i_7/O
                         net (fo=2, routed)           0.342     0.760    vga_display_inst/vga_ctrl_inst/display_data[2]
    SLICE_X63Y96         LUT6 (Prop_lut6_I2_O)        0.045     0.805 r  vga_display_inst/vga_ctrl_inst/pix_data[9]_i_2/O
                         net (fo=1, routed)           0.327     1.132    vga_display_inst/vga_ctrl_inst/pix_data[9]_i_2_n_0
    SLICE_X64Y96         LUT6 (Prop_lut6_I0_O)        0.045     1.177 r  vga_display_inst/vga_ctrl_inst/pix_data[9]_i_1/O
                         net (fo=1, routed)           0.000     1.177    vga_display_inst/vga_pic_inst/D[4]
    SLICE_X64Y96         FDCE                                         r  vga_display_inst/vga_pic_inst/pix_data_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=537, routed)         0.817     0.817    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.000 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          0.863     0.863    vga_display_inst/vga_pic_inst/CLK
    SLICE_X64Y96         FDCE                                         r  vga_display_inst/vga_pic_inst/pix_data_reg[9]/C

Slack:                    inf
  Source:                 vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            vga_display_inst/vga_pic_inst/pix_data_reg[5]/CLR
                            (removal check against rising-edge clock c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.768ns  (logic 0.045ns (2.545%)  route 1.723ns (97.455%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=1, routed)           0.664     0.664    vga_display_inst/vga_ctrl_inst/locked
    SLICE_X65Y24         LUT2 (Prop_lut2_I0_O)        0.045     0.709 f  vga_display_inst/vga_ctrl_inst/cnt_h[9]_i_2/O
                         net (fo=26, routed)          1.060     1.768    vga_display_inst/vga_pic_inst/pix_data_reg[1]_0
    SLICE_X63Y94         FDCE                                         f  vga_display_inst/vga_pic_inst/pix_data_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=537, routed)         0.817     0.817    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.000 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          0.863     0.863    vga_display_inst/vga_pic_inst/CLK
    SLICE_X63Y94         FDCE                                         r  vga_display_inst/vga_pic_inst/pix_data_reg[5]/C

Slack:                    inf
  Source:                 vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            vga_display_inst/vga_ctrl_inst/cnt_v_reg[6]/CLR
                            (removal check against rising-edge clock c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.788ns  (logic 0.045ns (2.516%)  route 1.743ns (97.484%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=1, routed)           0.664     0.664    vga_display_inst/vga_ctrl_inst/locked
    SLICE_X65Y24         LUT2 (Prop_lut2_I0_O)        0.045     0.709 f  vga_display_inst/vga_ctrl_inst/cnt_h[9]_i_2/O
                         net (fo=26, routed)          1.080     1.788    vga_display_inst/vga_ctrl_inst/sys_rst
    SLICE_X64Y95         FDCE                                         f  vga_display_inst/vga_ctrl_inst/cnt_v_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=537, routed)         0.817     0.817    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.000 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          0.863     0.863    vga_display_inst/vga_ctrl_inst/c0
    SLICE_X64Y95         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_v_reg[6]/C

Slack:                    inf
  Source:                 vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            vga_display_inst/vga_ctrl_inst/cnt_v_reg[7]/CLR
                            (removal check against rising-edge clock c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.788ns  (logic 0.045ns (2.516%)  route 1.743ns (97.484%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=1, routed)           0.664     0.664    vga_display_inst/vga_ctrl_inst/locked
    SLICE_X65Y24         LUT2 (Prop_lut2_I0_O)        0.045     0.709 f  vga_display_inst/vga_ctrl_inst/cnt_h[9]_i_2/O
                         net (fo=26, routed)          1.080     1.788    vga_display_inst/vga_ctrl_inst/sys_rst
    SLICE_X64Y95         FDCE                                         f  vga_display_inst/vga_ctrl_inst/cnt_v_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=537, routed)         0.817     0.817    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.000 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          0.863     0.863    vga_display_inst/vga_ctrl_inst/c0
    SLICE_X64Y95         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_v_reg[7]/C

Slack:                    inf
  Source:                 vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            vga_display_inst/vga_ctrl_inst/cnt_v_reg[8]/CLR
                            (removal check against rising-edge clock c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.788ns  (logic 0.045ns (2.516%)  route 1.743ns (97.484%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=1, routed)           0.664     0.664    vga_display_inst/vga_ctrl_inst/locked
    SLICE_X65Y24         LUT2 (Prop_lut2_I0_O)        0.045     0.709 f  vga_display_inst/vga_ctrl_inst/cnt_h[9]_i_2/O
                         net (fo=26, routed)          1.080     1.788    vga_display_inst/vga_ctrl_inst/sys_rst
    SLICE_X64Y95         FDCE                                         f  vga_display_inst/vga_ctrl_inst/cnt_v_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=537, routed)         0.817     0.817    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.000 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          0.863     0.863    vga_display_inst/vga_ctrl_inst/c0
    SLICE_X64Y95         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_v_reg[8]/C





