# //  Questa Sim-64
# //  Version 10.4c linux_x86_64 Jul 19 2015
# //
# //  Copyright 1991-2015 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //  THIS DOCUMENT CONTAINS TRADE SECRETS AND COMMERCIAL OR FINANCIAL
# //  INFORMATION THAT ARE PRIVILEGED, CONFIDENTIAL, AND EXEMPT FROM
# //  DISCLOSURE UNDER THE FREEDOM OF INFORMATION ACT, 5 U.S.C. SECTION 552.
# //  FURTHERMORE, THIS INFORMATION IS PROHIBITED FROM DISCLOSURE UNDER
# //  THE TRADE SECRETS ACT, 18 U.S.C. SECTION 1905.
# //
do compile.do
# ** Warning: (vlib-34) Library already exists at "work".
# ** Warning: (vlib-34) Library already exists at "msim".
# ** Warning: (vlib-34) Library already exists at "msim/xil_defaultlib".
# QuestaSim-64 vmap 10.4c Lib Mapping Utility 2015.07 Jul 19 2015
# vmap xil_defaultlib msim/xil_defaultlib 
# Modifying /dls_sw/FPGA/Questa/10.4/questasim/linux_x86_64/../modelsim.ini
# QuestaSim-64 vcom 10.4c Compiler 2015.07 Jul 19 2015
# Start time: 14:14:12 on Dec 17,2015
# vcom -reportprogress 300 -64 -93 -work xil_defaultlib ../../../src/hdl/panda_srgate.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity panda_srgate
# -- Compiling architecture rtl of panda_srgate
# End time: 14:14:12 on Dec 17,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.4c Compiler 2015.07 Jul 19 2015
# Start time: 14:14:12 on Dec 17,2015
# vlog -reportprogress 300 -work xil_defaultlib ../bench/panda_srgate_tb.v /dls_sw/FPGA/Xilinx/14.7/ISE_DS/ISE/verilog/src/glbl.v 
# -- Compiling module panda_srgate_tb
# -- Compiling module glbl
# 
# Top level modules:
# 	panda_srgate_tb
# 	glbl
# End time: 14:14:12 on Dec 17,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vopt 10.4c Compiler 2015.07 Jul 19 2015
# Start time: 14:14:12 on Dec 17,2015
# vopt -reportprogress 300 "+acc" -L secureip -L xil_defaultlib -work xil_defaultlib xil_defaultlib.panda_srgate_tb -o panda_srgate_opt glbl 
# 
# Top level modules:
# 	panda_srgate_tb
# 	glbl
# 
# Analyzing design...
# -- Loading module panda_srgate_tb
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading entity panda_srgate
# -- Loading architecture rtl of panda_srgate
# -- Loading module glbl
# Incremental compilation check found no design-units have changed.
# Optimized design name is panda_srgate_opt
# End time: 14:14:13 on Dec 17,2015, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vsim -t 1ps -novopt -lib xil_defaultlib panda_srgate_tb 
# Start time: 14:14:13 on Dec 17,2015
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# Refreshing /home/iu42/hardware/trunk/FPGA/PandA-Motion-Project/PandaFPGA/sim/panda_srgate/do/msim/xil_defaultlib.panda_srgate_tb
# Loading xil_defaultlib.panda_srgate_tb
# Loading std.standard
# Refreshing /home/iu42/hardware/trunk/FPGA/PandA-Motion-Project/PandaFPGA/sim/panda_srgate/do/msim/xil_defaultlib.panda_srgate(rtl)
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading xil_defaultlib.panda_srgate(rtl)
# .main_pane.wave.interior.cs.body.pw.wf
do compile.do
# ** Warning: (vlib-34) Library already exists at "work".
# ** Warning: (vlib-34) Library already exists at "msim".
# ** Warning: (vlib-34) Library already exists at "msim/xil_defaultlib".
# QuestaSim-64 vmap 10.4c Lib Mapping Utility 2015.07 Jul 19 2015
# vmap xil_defaultlib msim/xil_defaultlib 
# Modifying /dls_sw/FPGA/Questa/10.4/questasim/linux_x86_64/../modelsim.ini
# QuestaSim-64 vcom 10.4c Compiler 2015.07 Jul 19 2015
# Start time: 07:29:27 on Dec 18,2015
# vcom -reportprogress 300 -64 -93 -work xil_defaultlib ../../../src/hdl/panda_srgate.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity panda_srgate
# -- Compiling architecture rtl of panda_srgate
# End time: 07:29:27 on Dec 18,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.4c Compiler 2015.07 Jul 19 2015
# Start time: 07:29:27 on Dec 18,2015
# vlog -reportprogress 300 -work xil_defaultlib ../bench/panda_srgate_tb.v /dls_sw/FPGA/Xilinx/14.7/ISE_DS/ISE/verilog/src/glbl.v 
# -- Compiling module panda_srgate_tb
# -- Compiling module glbl
# 
# Top level modules:
# 	panda_srgate_tb
# 	glbl
# End time: 07:29:27 on Dec 18,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vopt 10.4c Compiler 2015.07 Jul 19 2015
# Start time: 07:29:27 on Dec 18,2015
# vopt -reportprogress 300 "+acc" -L secureip -L xil_defaultlib -work xil_defaultlib xil_defaultlib.panda_srgate_tb -o panda_srgate_opt glbl 
# 
# Top level modules:
# 	panda_srgate_tb
# 	glbl
# 
# Analyzing design...
# -- Loading module panda_srgate_tb
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading entity panda_srgate
# -- Loading architecture rtl of panda_srgate
# -- Loading module glbl
# Incremental compilation check found no design-units have changed.
# Optimized design name is panda_srgate_opt
# End time: 07:29:28 on Dec 18,2015, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# End time: 07:29:29 on Dec 18,2015, Elapsed time: 17:15:16
# Errors: 0, Warnings: 1
# vsim -t 1ps -novopt -lib xil_defaultlib panda_srgate_tb 
# Start time: 07:29:29 on Dec 18,2015
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# Refreshing /home/iu42/hardware/trunk/FPGA/PandA-Motion-Project/PandaFPGA/sim/panda_srgate/do/msim/xil_defaultlib.panda_srgate_tb
# Loading xil_defaultlib.panda_srgate_tb
# Loading std.standard
# Refreshing /home/iu42/hardware/trunk/FPGA/PandA-Motion-Project/PandaFPGA/sim/panda_srgate/do/msim/xil_defaultlib.panda_srgate(rtl)
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading xil_defaultlib.panda_srgate(rtl)
# .main_pane.wave.interior.cs.body.pw.wf
do compile.do
# ** Warning: (vlib-34) Library already exists at "work".
# ** Warning: (vlib-34) Library already exists at "msim".
# ** Warning: (vlib-34) Library already exists at "msim/xil_defaultlib".
# QuestaSim-64 vmap 10.4c Lib Mapping Utility 2015.07 Jul 19 2015
# vmap xil_defaultlib msim/xil_defaultlib 
# Modifying /dls_sw/FPGA/Questa/10.4/questasim/linux_x86_64/../modelsim.ini
# QuestaSim-64 vcom 10.4c Compiler 2015.07 Jul 19 2015
# Start time: 07:34:28 on Dec 18,2015
# vcom -reportprogress 300 -64 -93 -work xil_defaultlib ../../../src/hdl/panda_srgate.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity panda_srgate
# -- Compiling architecture rtl of panda_srgate
# End time: 07:34:28 on Dec 18,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.4c Compiler 2015.07 Jul 19 2015
# Start time: 07:34:28 on Dec 18,2015
# vlog -reportprogress 300 -work xil_defaultlib ../bench/panda_srgate_tb.v /dls_sw/FPGA/Xilinx/14.7/ISE_DS/ISE/verilog/src/glbl.v 
# -- Compiling module panda_srgate_tb
# -- Compiling module glbl
# 
# Top level modules:
# 	panda_srgate_tb
# 	glbl
# End time: 07:34:28 on Dec 18,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vopt 10.4c Compiler 2015.07 Jul 19 2015
# Start time: 07:34:28 on Dec 18,2015
# vopt -reportprogress 300 "+acc" -L secureip -L xil_defaultlib -work xil_defaultlib xil_defaultlib.panda_srgate_tb -o panda_srgate_opt glbl 
# 
# Top level modules:
# 	panda_srgate_tb
# 	glbl
# 
# Analyzing design...
# -- Loading module panda_srgate_tb
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading entity panda_srgate
# -- Loading architecture rtl of panda_srgate
# -- Loading module glbl
# Incremental compilation check found 2 design-units (out of 3) may be reused.
# Optimizing 1 design-unit (inlining 0/1 module instances, 0/0 UDP instances):
# -- Optimizing architecture rtl of panda_srgate
# Optimized design name is panda_srgate_opt
# End time: 07:34:29 on Dec 18,2015, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# End time: 07:34:30 on Dec 18,2015, Elapsed time: 0:05:01
# Errors: 0, Warnings: 1
# vsim -t 1ps -novopt -lib xil_defaultlib panda_srgate_tb 
# Start time: 07:34:30 on Dec 18,2015
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# Refreshing /home/iu42/hardware/trunk/FPGA/PandA-Motion-Project/PandaFPGA/sim/panda_srgate/do/msim/xil_defaultlib.panda_srgate_tb
# Loading xil_defaultlib.panda_srgate_tb
# Loading std.standard
# Refreshing /home/iu42/hardware/trunk/FPGA/PandA-Motion-Project/PandaFPGA/sim/panda_srgate/do/msim/xil_defaultlib.panda_srgate(rtl)
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading xil_defaultlib.panda_srgate(rtl)
# .main_pane.wave.interior.cs.body.pw.wf
do compile.do
# ** Warning: (vlib-34) Library already exists at "work".
# ** Warning: (vlib-34) Library already exists at "msim".
# ** Warning: (vlib-34) Library already exists at "msim/xil_defaultlib".
# QuestaSim-64 vmap 10.4c Lib Mapping Utility 2015.07 Jul 19 2015
# vmap xil_defaultlib msim/xil_defaultlib 
# Modifying /dls_sw/FPGA/Questa/10.4/questasim/linux_x86_64/../modelsim.ini
# QuestaSim-64 vcom 10.4c Compiler 2015.07 Jul 19 2015
# Start time: 07:35:07 on Dec 18,2015
# vcom -reportprogress 300 -64 -93 -work xil_defaultlib ../../../src/hdl/panda_srgate.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity panda_srgate
# -- Compiling architecture rtl of panda_srgate
# End time: 07:35:07 on Dec 18,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.4c Compiler 2015.07 Jul 19 2015
# Start time: 07:35:07 on Dec 18,2015
# vlog -reportprogress 300 -work xil_defaultlib ../bench/panda_srgate_tb.v /dls_sw/FPGA/Xilinx/14.7/ISE_DS/ISE/verilog/src/glbl.v 
# -- Compiling module panda_srgate_tb
# -- Compiling module glbl
# 
# Top level modules:
# 	panda_srgate_tb
# 	glbl
# End time: 07:35:07 on Dec 18,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vopt 10.4c Compiler 2015.07 Jul 19 2015
# Start time: 07:35:07 on Dec 18,2015
# vopt -reportprogress 300 "+acc" -L secureip -L xil_defaultlib -work xil_defaultlib xil_defaultlib.panda_srgate_tb -o panda_srgate_opt glbl 
# 
# Top level modules:
# 	panda_srgate_tb
# 	glbl
# 
# Analyzing design...
# -- Loading module panda_srgate_tb
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading entity panda_srgate
# -- Loading architecture rtl of panda_srgate
# -- Loading module glbl
# Incremental compilation check found 2 design-units (out of 3) may be reused.
# Optimizing 1 design-unit (inlining 0/1 module instances, 0/0 UDP instances):
# -- Optimizing architecture rtl of panda_srgate
# Optimized design name is panda_srgate_opt
# End time: 07:35:08 on Dec 18,2015, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# End time: 07:35:09 on Dec 18,2015, Elapsed time: 0:00:39
# Errors: 0, Warnings: 1
# vsim -t 1ps -novopt -lib xil_defaultlib panda_srgate_tb 
# Start time: 07:35:09 on Dec 18,2015
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# Refreshing /home/iu42/hardware/trunk/FPGA/PandA-Motion-Project/PandaFPGA/sim/panda_srgate/do/msim/xil_defaultlib.panda_srgate_tb
# Loading xil_defaultlib.panda_srgate_tb
# Loading std.standard
# Refreshing /home/iu42/hardware/trunk/FPGA/PandA-Motion-Project/PandaFPGA/sim/panda_srgate/do/msim/xil_defaultlib.panda_srgate(rtl)
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading xil_defaultlib.panda_srgate(rtl)
# .main_pane.wave.interior.cs.body.pw.wf
cd ../
# Cannot change directory while a simulation is in progress.
# Use the "quit -sim" command to unload the design first.
quit -sim
# End time: 11:18:00 on Dec 21,2015, Elapsed time: 75:42:51
# Errors: 1, Warnings: 1
pwd
# /home/iu42/hardware/trunk/FPGA/PandA-Motion-Project/PandaFPGA/sim/panda_srgate/do
cd ../../
cd panda_div/do
do compile.do
# QuestaSim-64 vmap 10.4c Lib Mapping Utility 2015.07 Jul 19 2015
# vmap xil_defaultlib msim/xil_defaultlib 
# Modifying /dls_sw/FPGA/Questa/10.4/questasim/linux_x86_64/../modelsim.ini
# QuestaSim-64 vcom 10.4c Compiler 2015.07 Jul 19 2015
# Start time: 11:18:08 on Dec 21,2015
# vcom -reportprogress 300 -64 -93 -work xil_defaultlib ../../../src/hdl/panda_div.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity panda_div
# -- Compiling architecture rtl of panda_div
# End time: 11:18:08 on Dec 21,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.4c Compiler 2015.07 Jul 19 2015
# Start time: 11:18:08 on Dec 21,2015
# vlog -reportprogress 300 -work xil_defaultlib ../bench/panda_div_tb.v /dls_sw/FPGA/Xilinx/14.7/ISE_DS/ISE/verilog/src/glbl.v 
# -- Compiling module panda_div_tb
# -- Compiling module glbl
# 
# Top level modules:
# 	panda_div_tb
# 	glbl
# End time: 11:18:08 on Dec 21,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vopt 10.4c Compiler 2015.07 Jul 19 2015
# Start time: 11:18:08 on Dec 21,2015
# vopt -reportprogress 300 "+acc" -L secureip -L xil_defaultlib -work xil_defaultlib xil_defaultlib.panda_div_tb -o panda_div_opt glbl 
# 
# Top level modules:
# 	panda_div_tb
# 	glbl
# 
# Analyzing design...
# -- Loading module panda_div_tb
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading entity panda_div
# -- Loading architecture rtl of panda_div
# -- Loading module glbl
# Optimizing 3 design-units (inlining 0/1 module instances, 0/0 UDP instances):
# -- Optimizing architecture rtl of panda_div
# -- Optimizing module panda_div_tb(fast)
# -- Optimizing module glbl(fast)
# Optimized design name is panda_div_opt
# End time: 11:18:09 on Dec 21,2015, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vsim -t 1ps -novopt -lib xil_defaultlib panda_div_tb 
# Start time: 11:18:09 on Dec 21,2015
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# Refreshing /home/iu42/hardware/trunk/FPGA/PandA-Motion-Project/PandaFPGA/sim/panda_div/do/msim/xil_defaultlib.panda_div_tb
# Loading xil_defaultlib.panda_div_tb
# Loading std.standard
# Refreshing /home/iu42/hardware/trunk/FPGA/PandA-Motion-Project/PandaFPGA/sim/panda_div/do/msim/xil_defaultlib.panda_div(rtl)
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading xil_defaultlib.panda_div(rtl)
# .main_pane.wave.interior.cs.body.pw.wf
# OUTN error detected at timestamp           3
# 
# ** Note: Data structure takes 11480176 bytes of memory
#          Process time 0.01 seconds
#          $finish    : ../bench/panda_div_tb.v(183)
#    Time: 60 ns  Iteration: 1  Instance: /panda_div_tb
# 1
# Break in Module panda_div_tb at ../bench/panda_div_tb.v line 183
run 100 us
# COUNT error detected at timestamp           3
# 
# ** Note: Data structure takes 12135536 bytes of memory
#          Process time 0.02 seconds
#          $finish    : ../bench/panda_div_tb.v(193)
#    Time: 60 ns  Iteration: 1  Instance: /panda_div_tb
# 1
# Break in Module panda_div_tb at ../bench/panda_div_tb.v line 193
do compile.do
# ** Warning: (vlib-34) Library already exists at "work".
# ** Warning: (vlib-34) Library already exists at "msim".
# ** Warning: (vlib-34) Library already exists at "msim/xil_defaultlib".
# QuestaSim-64 vmap 10.4c Lib Mapping Utility 2015.07 Jul 19 2015
# vmap xil_defaultlib msim/xil_defaultlib 
# Modifying /dls_sw/FPGA/Questa/10.4/questasim/linux_x86_64/../modelsim.ini
# QuestaSim-64 vcom 10.4c Compiler 2015.07 Jul 19 2015
# Start time: 11:18:49 on Dec 21,2015
# vcom -reportprogress 300 -64 -93 -work xil_defaultlib ../../../src/hdl/panda_div.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity panda_div
# -- Compiling architecture rtl of panda_div
# End time: 11:18:49 on Dec 21,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.4c Compiler 2015.07 Jul 19 2015
# Start time: 11:18:49 on Dec 21,2015
# vlog -reportprogress 300 -work xil_defaultlib ../bench/panda_div_tb.v /dls_sw/FPGA/Xilinx/14.7/ISE_DS/ISE/verilog/src/glbl.v 
# -- Compiling module panda_div_tb
# -- Compiling module glbl
# 
# Top level modules:
# 	panda_div_tb
# 	glbl
# End time: 11:18:49 on Dec 21,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vopt 10.4c Compiler 2015.07 Jul 19 2015
# Start time: 11:18:49 on Dec 21,2015
# vopt -reportprogress 300 "+acc" -L secureip -L xil_defaultlib -work xil_defaultlib xil_defaultlib.panda_div_tb -o panda_div_opt glbl 
# 
# Top level modules:
# 	panda_div_tb
# 	glbl
# 
# Analyzing design...
# -- Loading module panda_div_tb
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading entity panda_div
# -- Loading architecture rtl of panda_div
# -- Loading module glbl
# Incremental compilation check found 2 design-units (out of 3) may be reused.
# Optimizing 1 design-unit (inlining 0/1 module instances, 0/0 UDP instances):
# -- Optimizing module panda_div_tb(fast)
# Optimized design name is panda_div_opt
# End time: 11:18:51 on Dec 21,2015, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# End time: 11:18:52 on Dec 21,2015, Elapsed time: 0:00:43
# Errors: 0, Warnings: 1
# vsim -t 1ps -novopt -lib xil_defaultlib panda_div_tb 
# Start time: 11:18:52 on Dec 21,2015
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# Refreshing /home/iu42/hardware/trunk/FPGA/PandA-Motion-Project/PandaFPGA/sim/panda_div/do/msim/xil_defaultlib.panda_div_tb
# Loading xil_defaultlib.panda_div_tb
# Loading std.standard
# Refreshing /home/iu42/hardware/trunk/FPGA/PandA-Motion-Project/PandaFPGA/sim/panda_div/do/msim/xil_defaultlib.panda_div(rtl)
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading xil_defaultlib.panda_div(rtl)
# .main_pane.wave.interior.cs.body.pw.wf
# OUTN error detected at timestamp           3
# 
# COUNT error detected at timestamp           3
# 
# COUNT error detected at timestamp           4
# 
# OUTN error detected at timestamp           5
# 
# OUTN error detected at timestamp           6
# 
# COUNT error detected at timestamp           6
# 
# OUTN error detected at timestamp           7
# 
# OUTN error detected at timestamp           9
# 
# OUTN error detected at timestamp           9
# 
# COUNT error detected at timestamp           9
# 
# OUTN error detected at timestamp          10
# 
# COUNT error detected at timestamp          10
# 
# COUNT error detected at timestamp          11
# 
# COUNT error detected at timestamp          12
# 
# OUTN error detected at timestamp          13
# 
# COUNT error detected at timestamp          13
# 
# COUNT error detected at timestamp          14
# 
# OUTN error detected at timestamp          15
# 
# COUNT error detected at timestamp          15
# 
# OUTN error detected at timestamp          16
# 
# COUNT error detected at timestamp          16
# 
# OUTN error detected at timestamp          17
# 
# OUTN error detected at timestamp          19
# 
# COUNT error detected at timestamp          19
# 
# COUNT error detected at timestamp          20
# 
# OUTN error detected at timestamp          21
# 
# OUTN error detected at timestamp          23
# 
# COUNT error detected at timestamp          23
# 
# COUNT error detected at timestamp          24
# 
# OUTN error detected at timestamp          25
# 
# OUTN error detected at timestamp          27
# 
# COUNT error detected at timestamp          27
# 
# COUNT error detected at timestamp          28
# 
# OUTN error detected at timestamp          29
# 
# COUNT error detected at timestamp          29
# 
# COUNT error detected at timestamp          30
# 
# OUTN error detected at timestamp          31
# 
# COUNT error detected at timestamp          31
# 
# OUTN error detected at timestamp          32
# 
# COUNT error detected at timestamp          32
# 
# OUTN error detected at timestamp          33
# 
# OUTN error detected at timestamp          36
# 
# OUTN error detected at timestamp          37
# 
# OUTN error detected at timestamp          37
# 
# COUNT error detected at timestamp          37
# 
# COUNT error detected at timestamp          38
# 
# OUTN error detected at timestamp          39
# 
# OUTN error detected at timestamp          41
# 
# COUNT error detected at timestamp          41
# 
# OUTN error detected at timestamp          42
# 
# COUNT error detected at timestamp          42
# 
# OUTN error detected at timestamp          43
# 
# COUNT error detected at timestamp          43
# 
# COUNT error detected at timestamp          44
# 
# OUTN error detected at timestamp          45
# 
# COUNT error detected at timestamp          45
# 
# COUNT error detected at timestamp          46
# 
# OUTN error detected at timestamp          47
# 
# COUNT error detected at timestamp          47
# 
# OUTN error detected at timestamp          48
# 
# COUNT error detected at timestamp          48
# 
# OUTN error detected at timestamp          50
# 
# OUTN error detected at timestamp          51
# 
# OUTN error detected at timestamp          51
# 
# COUNT error detected at timestamp          51
# 
# OUTN error detected at timestamp          52
# 
# COUNT error detected at timestamp          52
# 
# OUTN error detected at timestamp          53
# 
# OUTN error detected at timestamp          55
# 
# COUNT error detected at timestamp          55
# 
# COUNT error detected at timestamp          56
# 
# OUTN error detected at timestamp          57
# 
# OUTN error detected at timestamp          59
# 
# COUNT error detected at timestamp          59
# 
# COUNT error detected at timestamp          60
# 
# COUNT error detected at timestamp          61
# 
# COUNT error detected at timestamp          62
# 
# COUNT error detected at timestamp          63
# 
# COUNT error detected at timestamp          64
# 
# COUNT error detected at timestamp          65
# 
# COUNT error detected at timestamp          66
# 
# COUNT error detected at timestamp          67
# 
# OUTN error detected at timestamp          68
# 
# COUNT error detected at timestamp          71
# 
# COUNT error detected at timestamp          72
# 
# COUNT error detected at timestamp          73
# 
# COUNT error detected at timestamp          74
# 
# COUNT error detected at timestamp          75
# 
# COUNT error detected at timestamp          76
# 
# COUNT error detected at timestamp          77
# 
# COUNT error detected at timestamp          78
# 
# COUNT error detected at timestamp          79
# 
# COUNT error detected at timestamp          80
# 
# COUNT error detected at timestamp          81
# 
# COUNT error detected at timestamp          82
# 
# COUNT error detected at timestamp          83
# 
# COUNT error detected at timestamp          84
# 
# COUNT error detected at timestamp          85
# 
# COUNT error detected at timestamp          86
# 
# COUNT error detected at timestamp          87
# 
# COUNT error detected at timestamp          88
# 
# COUNT error detected at timestamp          89
# 
# COUNT error detected at timestamp          90
# 
# COUNT error detected at timestamp          91
# 
# COUNT error detected at timestamp          92
# 
# COUNT error detected at timestamp          93
# 
# COUNT error detected at timestamp          94
# 
# COUNT error detected at timestamp          95
# 
# COUNT error detected at timestamp          96
# 
# COUNT error detected at timestamp          97
# 
# COUNT error detected at timestamp          98
# 
# COUNT error detected at timestamp          99
# 
# COUNT error detected at timestamp         100
# 
# COUNT error detected at timestamp         101
# 
# COUNT error detected at timestamp         102
# 
# COUNT error detected at timestamp         103
# 
# COUNT error detected at timestamp         104
# 
# COUNT error detected at timestamp         105
# 
# COUNT error detected at timestamp         106
# 
# COUNT error detected at timestamp         107
# 
# COUNT error detected at timestamp         108
# 
# COUNT error detected at timestamp         109
# 
# COUNT error detected at timestamp         110
# 
# COUNT error detected at timestamp         111
# 
# COUNT error detected at timestamp         112
# 
# COUNT error detected at timestamp         113
# 
# COUNT error detected at timestamp         114
# 
# COUNT error detected at timestamp         115
# 
# COUNT error detected at timestamp         116
# 
# COUNT error detected at timestamp         117
# 
# COUNT error detected at timestamp         118
# 
# COUNT error detected at timestamp         119
# 
# COUNT error detected at timestamp         120
# 
# COUNT error detected at timestamp         121
# 
# COUNT error detected at timestamp         122
# 
# COUNT error detected at timestamp         123
# 
# COUNT error detected at timestamp         124
# 
# COUNT error detected at timestamp         125
# 
# COUNT error detected at timestamp         126
# 
# COUNT error detected at timestamp         127
# 
# COUNT error detected at timestamp         128
# 
# COUNT error detected at timestamp         129
# 
# COUNT error detected at timestamp         130
# 
# COUNT error detected at timestamp         131
# 
# COUNT error detected at timestamp         132
# 
# COUNT error detected at timestamp         133
# 
# COUNT error detected at timestamp         134
# 
# COUNT error detected at timestamp         135
# 
# COUNT error detected at timestamp         136
# 
# COUNT error detected at timestamp         137
# 
# COUNT error detected at timestamp         138
# 
# COUNT error detected at timestamp         139
# 
# COUNT error detected at timestamp         140
# 
# COUNT error detected at timestamp         141
# 
# COUNT error detected at timestamp         142
# 
# COUNT error detected at timestamp         143
# 
# COUNT error detected at timestamp         144
# 
# COUNT error detected at timestamp         145
# 
# COUNT error detected at timestamp         146
# 
# COUNT error detected at timestamp         147
# 
# COUNT error detected at timestamp         148
# 
# COUNT error detected at timestamp         149
# 
# COUNT error detected at timestamp         150
# 
# COUNT error detected at timestamp         151
# 
# COUNT error detected at timestamp         152
# 
# COUNT error detected at timestamp         153
# 
# COUNT error detected at timestamp         154
# 
# COUNT error detected at timestamp         155
# 
# COUNT error detected at timestamp         156
# 
# COUNT error detected at timestamp         157
# 
# COUNT error detected at timestamp         158
# 
# COUNT error detected at timestamp         159
# 
# COUNT error detected at timestamp         160
# 
# COUNT error detected at timestamp         161
# 
# COUNT error detected at timestamp         162
# 
# COUNT error detected at timestamp         163
# 
# COUNT error detected at timestamp         164
# 
# COUNT error detected at timestamp         165
# 
# COUNT error detected at timestamp         166
# 
# COUNT error detected at timestamp         167
# 
# COUNT error detected at timestamp         168
# 
# COUNT error detected at timestamp         169
# 
# COUNT error detected at timestamp         170
# 
# COUNT error detected at timestamp         171
# 
# COUNT error detected at timestamp         172
# 
