{"vcs1":{"timestamp_begin":1740648002.672527632, "rt":4.25, "ut":4.01, "st":0.19}}
{"vcselab":{"timestamp_begin":1740648007.000213450, "rt":0.27, "ut":0.15, "st":0.11}}
{"link":{"timestamp_begin":1740648007.324529686, "rt":0.22, "ut":0.11, "st":0.11}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1740648002.374787137}
{"VCS_COMP_START_TIME": 1740648002.374787137}
{"VCS_COMP_END_TIME": 1740648007.610540673}
{"VCS_USER_OPTIONS": "-sverilog -ntb_opts uvm -timescale=1ns/1n ../testbench/top.sv -o simv"}
{"vcs1": {"peak_mem": 286076}}
{"vcselab": {"peak_mem": 133944}}
