Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate C:\Users\Estudiante\Documents\ProyectoBE\PROYECTOBE\SISTEMA.qsys --block-symbol-file --output-directory=C:\Users\Estudiante\Documents\ProyectoBE\PROYECTOBE\SISTEMA --family="Cyclone V" --part=5CSXFC6D6F31C6
Progress: Loading PROYECTOBE/SISTEMA.qsys
Progress: Reading input file
Progress: Adding CLOCK_50 [clock_source 16.1]
Progress: Parameterizing module CLOCK_50
Progress: Adding JTAG_UART [altera_avalon_jtag_uart 16.1]
Progress: Parameterizing module JTAG_UART
Progress: Adding LDR [altera_up_avalon_adc 16.1]
Progress: Parameterizing module LDR
Progress: Adding Procesador1 [altera_nios2_gen2 16.1]
Progress: Parameterizing module Procesador1
Progress: Adding SRAM1 [altera_avalon_onchip_memory2 16.1]
Progress: Parameterizing module SRAM1
Progress: Adding TIMER [altera_avalon_timer 16.1]
Progress: Parameterizing module TIMER
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: SISTEMA.JTAG_UART: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate C:\Users\Estudiante\Documents\ProyectoBE\PROYECTOBE\SISTEMA.qsys --synthesis=VHDL --output-directory=C:\Users\Estudiante\Documents\ProyectoBE\PROYECTOBE\SISTEMA\synthesis --family="Cyclone V" --part=5CSXFC6D6F31C6
Progress: Loading PROYECTOBE/SISTEMA.qsys
Progress: Reading input file
Progress: Adding CLOCK_50 [clock_source 16.1]
Progress: Parameterizing module CLOCK_50
Progress: Adding JTAG_UART [altera_avalon_jtag_uart 16.1]
Progress: Parameterizing module JTAG_UART
Progress: Adding LDR [altera_up_avalon_adc 16.1]
Progress: Parameterizing module LDR
Progress: Adding Procesador1 [altera_nios2_gen2 16.1]
Progress: Parameterizing module Procesador1
Progress: Adding SRAM1 [altera_avalon_onchip_memory2 16.1]
Progress: Parameterizing module SRAM1
Progress: Adding TIMER [altera_avalon_timer 16.1]
Progress: Parameterizing module TIMER
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: SISTEMA.JTAG_UART: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: SISTEMA: Generating SISTEMA "SISTEMA" for QUARTUS_SYNTH
Info: JTAG_UART: Starting RTL generation for module 'SISTEMA_JTAG_UART'
Info: JTAG_UART:   Generation command is [exec C:/intelfpga/16.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/16.1/quartus/bin64/perl/lib -I C:/intelfpga/16.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/16.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/16.1/quartus/sopc_builder/bin -I C:/intelfpga/16.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=SISTEMA_JTAG_UART --dir=C:/Users/ESTUDI~1/AppData/Local/Temp/alt8288_7229334457764274827.dir/0001_JTAG_UART_gen/ --quartus_dir=C:/intelfpga/16.1/quartus --verilog --config=C:/Users/ESTUDI~1/AppData/Local/Temp/alt8288_7229334457764274827.dir/0001_JTAG_UART_gen//SISTEMA_JTAG_UART_component_configuration.pl  --do_build_sim=0  ]
Info: JTAG_UART: Done RTL generation for module 'SISTEMA_JTAG_UART'
Info: JTAG_UART: "SISTEMA" instantiated altera_avalon_jtag_uart "JTAG_UART"
Info: LDR: Starting Generation of ADC Controller for DE-series Board
Info: LDR: C:/intelfpga/16.1/ip/altera/university_program/input_output/altera_up_avalon_adc/hdl/altera_up_avalon_adv_adc.v C:/Users/ESTUDI~1/AppData/Local/Temp/alt8288_7229334457764274827.dir/0002_sopcgen/SISTEMA_LDR.v
Info: LDR: "SISTEMA" instantiated altera_up_avalon_adc "LDR"
Info: Procesador1: "SISTEMA" instantiated altera_nios2_gen2 "Procesador1"
Info: SRAM1: Starting RTL generation for module 'SISTEMA_SRAM1'
Info: SRAM1:   Generation command is [exec C:/intelfpga/16.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/16.1/quartus/bin64/perl/lib -I C:/intelfpga/16.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/16.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/16.1/quartus/sopc_builder/bin -I C:/intelfpga/16.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=SISTEMA_SRAM1 --dir=C:/Users/ESTUDI~1/AppData/Local/Temp/alt8288_7229334457764274827.dir/0005_SRAM1_gen/ --quartus_dir=C:/intelfpga/16.1/quartus --verilog --config=C:/Users/ESTUDI~1/AppData/Local/Temp/alt8288_7229334457764274827.dir/0005_SRAM1_gen//SISTEMA_SRAM1_component_configuration.pl  --do_build_sim=0  ]
Info: SRAM1: Done RTL generation for module 'SISTEMA_SRAM1'
Info: SRAM1: "SISTEMA" instantiated altera_avalon_onchip_memory2 "SRAM1"
Info: TIMER: Starting RTL generation for module 'SISTEMA_TIMER'
Info: TIMER:   Generation command is [exec C:/intelFPGA/16.1/quartus/bin64//perl/bin/perl.exe -I C:/intelFPGA/16.1/quartus/bin64//perl/lib -I C:/intelfpga/16.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/16.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/16.1/quartus/sopc_builder/bin -I C:/intelfpga/16.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- C:/intelfpga/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=SISTEMA_TIMER --dir=C:/Users/ESTUDI~1/AppData/Local/Temp/alt8288_7229334457764274827.dir/0006_TIMER_gen/ --quartus_dir=C:/intelfpga/16.1/quartus --verilog --config=C:/Users/ESTUDI~1/AppData/Local/Temp/alt8288_7229334457764274827.dir/0006_TIMER_gen//SISTEMA_TIMER_component_configuration.pl  --do_build_sim=0  ]
Info: TIMER: Done RTL generation for module 'SISTEMA_TIMER'
Info: TIMER: "SISTEMA" instantiated altera_avalon_timer "TIMER"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: "SISTEMA" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: irq_mapper: "SISTEMA" instantiated altera_irq_mapper "irq_mapper"
Info: rst_controller: "SISTEMA" instantiated altera_reset_controller "rst_controller"
Info: cpu: Starting RTL generation for module 'SISTEMA_Procesador1_cpu'
Info: cpu:   Generation command is [exec C:/intelFPGA/16.1/quartus/bin64//eperlcmd.exe -I C:/intelFPGA/16.1/quartus/bin64//perl/lib -I C:/intelfpga/16.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/16.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/16.1/quartus/sopc_builder/bin -I C:/intelfpga/16.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga/16.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga/16.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga/16.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga/16.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=SISTEMA_Procesador1_cpu --dir=C:/Users/ESTUDI~1/AppData/Local/Temp/alt8288_7229334457764274827.dir/0009_cpu_gen/ --quartus_bindir=C:/intelFPGA/16.1/quartus/bin64/ --verilog --config=C:/Users/ESTUDI~1/AppData/Local/Temp/alt8288_7229334457764274827.dir/0009_cpu_gen//SISTEMA_Procesador1_cpu_processor_configuration.pl  --do_build_sim=0  ]
Info: cpu: # 2020.01.27 13:47:47 (*) Starting Nios II generation
Info: cpu: # 2020.01.27 13:47:47 (*)   Checking for plaintext license.
Info: cpu: # 2020.01.27 13:47:49 (*)   Plaintext license not found.
Info: cpu: # 2020.01.27 13:47:49 (*)   Checking for encrypted license (non-evaluation).
Info: cpu: # 2020.01.27 13:47:50 (*)   Encrypted license found.  SOF will not be time-limited.
Info: cpu: # 2020.01.27 13:47:50 (*)   Elaborating CPU configuration settings
Info: cpu: # 2020.01.27 13:47:50 (*)   Creating all objects for CPU
Info: cpu: # 2020.01.27 13:47:50 (*)     Testbench
Info: cpu: # 2020.01.27 13:47:50 (*)     Instruction decoding
Info: cpu: # 2020.01.27 13:47:50 (*)       Instruction fields
Info: cpu: # 2020.01.27 13:47:51 (*)       Instruction decodes
Info: cpu: # 2020.01.27 13:47:51 (*)       Signals for RTL simulation waveforms
Info: cpu: # 2020.01.27 13:47:51 (*)       Instruction controls
Info: cpu: # 2020.01.27 13:47:51 (*)     Pipeline frontend
Info: cpu: # 2020.01.27 13:47:51 (*)     Pipeline backend
Info: cpu: # 2020.01.27 13:47:54 (*)   Generating RTL from CPU objects
Info: cpu: # 2020.01.27 13:47:56 (*)   Creating encrypted RTL
Info: cpu: # 2020.01.27 13:47:57 (*) Done Nios II generation
Info: cpu: Done RTL generation for module 'SISTEMA_Procesador1_cpu'
Info: cpu: "Procesador1" instantiated altera_nios2_gen2_unit "cpu"
Info: Procesador1_data_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "Procesador1_data_master_translator"
Info: LDR_adc_slave_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "LDR_adc_slave_translator"
Info: Procesador1_data_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "Procesador1_data_master_agent"
Info: LDR_adc_slave_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "LDR_adc_slave_agent"
Info: LDR_adc_slave_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "LDR_adc_slave_agent_rsp_fifo"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_001: "mm_interconnect_0" instantiated altera_merlin_router "router_001"
Info: router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: router_004: "mm_interconnect_0" instantiated altera_merlin_router "router_004"
Info: router_006: "mm_interconnect_0" instantiated altera_merlin_router "router_006"
Info: Procesador1_data_master_limiter: "mm_interconnect_0" instantiated altera_merlin_traffic_limiter "Procesador1_data_master_limiter"
Info: Reusing file C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/SISTEMA/synthesis/submodules/altera_avalon_sc_fifo.v
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_001"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: cmd_mux_002: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_002"
Info: Reusing file C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/SISTEMA/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_demux_002: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_002"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/SISTEMA/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_001"
Info: Reusing file C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/SISTEMA/synthesis/submodules/altera_merlin_arbitrator.sv
Info: SRAM1_s1_cmd_width_adapter: "mm_interconnect_0" instantiated altera_merlin_width_adapter "SRAM1_s1_cmd_width_adapter"
Info: Reusing file C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/SISTEMA/synthesis/submodules/altera_merlin_burst_uncompressor.sv
Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: avalon_st_adapter_004: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter_004"
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: error_adapter_0: "avalon_st_adapter_004" instantiated error_adapter "error_adapter_0"
Info: SISTEMA: Done "SISTEMA" with 34 modules, 56 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
