10:-pipe_flow
6:-quiet
8:-out_dir
54:G:/CAD/cad_lib/ps/processor/processor_impl_4//rtlc.out
4:-vhf
73:G:/CAD/cad_lib/ps/processor/processor_impl_4//hdlAnalyze_techcellvhdlfile
25:-comment_transoff_regions
13:-lib_map_file
54:G:/CAD/cad_lib/ps/processor/processor_impl_4//.jaguarc
54:+incdir+G:/CAD/cad_lib/hdl+G:/CAD/cad_lib/ps/processor
17:+define+synthesis
