Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Fri Jun 14 04:14:41 2024
| Host         : DESKTOP-JBTK6O5 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx
| Design       : top
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                                             Violations  
---------  --------  ------------------------------------------------------  ----------  
DPIR-1     Warning   Asynchronous driver check                               20          
TIMING-10  Warning   Missing property on synchronizer                        1           
TIMING-18  Warning   Missing input or output delay                           14          
XDCC-7     Warning   Scoped Clock constraint overwritten on the same source  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (4)
6. checking no_output_delay (30)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (4)
------------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (30)
--------------------------------
 There are 30 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.156        0.000                      0                 3703        0.092        0.000                      0                 3703        2.868        0.000                       0                   478  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                     Waveform(ns)         Period(ns)      Frequency(MHz)
-----                     ------------         ----------      --------------
clk100MHz                 {0.000 5.000}        10.000          100.000         
  clk_100MHz_clk_wiz_0_1  {0.000 5.000}        10.000          100.000         
  clk_150MHz_clk_wiz_0_1  {0.000 3.368}        6.737           148.438         
  clkfbout_clk_wiz_0_1    {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                         WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                         -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk100MHz                                                                                                                                                                   3.000        0.000                       0                     1  
  clk_100MHz_clk_wiz_0_1        0.345        0.000                      0                 2226        0.092        0.000                      0                 2226        4.500        0.000                       0                   286  
  clk_150MHz_clk_wiz_0_1        0.156        0.000                      0                 1477        0.187        0.000                      0                 1477        2.868        0.000                       0                   188  
  clkfbout_clk_wiz_0_1                                                                                                                                                      7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group              From Clock              To Clock              
----------              ----------              --------              
(none)                  clk_100MHz_clk_wiz_0_1  clk_150MHz_clk_wiz_0_1  


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group              From Clock              To Clock              
----------              ----------              --------              
(none)                  clk_100MHz_clk_wiz_0_1                          
(none)                  clk_150MHz_clk_wiz_0_1                          
(none)                  clkfbout_clk_wiz_0_1                            
(none)                                          clk_100MHz_clk_wiz_0_1  
(none)                                          clk_150MHz_clk_wiz_0_1  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk100MHz
  To Clock:  clk100MHz

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk100MHz
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_100MHz_clk_wiz_0_1
  To Clock:  clk_100MHz_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        0.345ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.092ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.345ns  (required time - arrival time)
  Source:                 hdmi_ctrl_inst/hdmi_stream_inst/Cr_in_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hdmi_ctrl_inst/hdmi_stream_inst/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_wiz_0_1 rise@10.000ns - clk_100MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.837ns  (logic 0.518ns (5.862%)  route 8.319ns (94.138%))
  Logic Levels:           0  
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.426ns = ( 8.574 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.950ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    clk_wiz_0_inst/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=285, routed)         1.662    -0.950    hdmi_ctrl_inst/hdmi_stream_inst/clk_100MHz
    SLICE_X38Y12         FDRE                                         r  hdmi_ctrl_inst/hdmi_stream_inst/Cr_in_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y12         FDRE (Prop_fdre_C_Q)         0.518    -0.432 r  hdmi_ctrl_inst/hdmi_stream_inst/Cr_in_reg[3]/Q
                         net (fo=33, routed)          8.319     7.887    hdmi_ctrl_inst/hdmi_stream_inst/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dinb[3]
    RAMB36_X5Y11         RAMB36E1                                     r  hdmi_ctrl_inst/hdmi_stream_inst/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz_0_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    clk_wiz_0_inst/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.926 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=285, routed)         1.648     8.574    hdmi_ctrl_inst/hdmi_stream_inst/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X5Y11         RAMB36E1                                     r  hdmi_ctrl_inst/hdmi_stream_inst/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.462     9.036    
                         clock uncertainty           -0.067     8.969    
    RAMB36_X5Y11         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_DIBDI[3])
                                                     -0.737     8.232    hdmi_ctrl_inst/hdmi_stream_inst/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          8.232    
                         arrival time                          -7.887    
  -------------------------------------------------------------------
                         slack                                  0.345    

Slack (MET) :             0.353ns  (required time - arrival time)
  Source:                 hdmi_ctrl_inst/hdmi_stream_inst/Cr_in_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hdmi_ctrl_inst/hdmi_stream_inst/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_wiz_0_1 rise@10.000ns - clk_100MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.682ns  (logic 0.456ns (5.252%)  route 8.226ns (94.748%))
  Logic Levels:           0  
  Clock Path Skew:        -0.160ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.573ns = ( 8.427 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.951ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    clk_wiz_0_inst/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=285, routed)         1.661    -0.951    hdmi_ctrl_inst/hdmi_stream_inst/clk_100MHz
    SLICE_X39Y13         FDRE                                         r  hdmi_ctrl_inst/hdmi_stream_inst/Cr_in_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y13         FDRE (Prop_fdre_C_Q)         0.456    -0.495 r  hdmi_ctrl_inst/hdmi_stream_inst/Cr_in_reg[7]/Q
                         net (fo=33, routed)          8.226     7.731    hdmi_ctrl_inst/hdmi_stream_inst/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/dinb[7]
    RAMB36_X2Y15         RAMB36E1                                     r  hdmi_ctrl_inst/hdmi_stream_inst/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz_0_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    clk_wiz_0_inst/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.926 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=285, routed)         1.501     8.427    hdmi_ctrl_inst/hdmi_stream_inst/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y15         RAMB36E1                                     r  hdmi_ctrl_inst/hdmi_stream_inst/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.462     8.889    
                         clock uncertainty           -0.067     8.822    
    RAMB36_X2Y15         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_DIBDI[7])
                                                     -0.737     8.085    hdmi_ctrl_inst/hdmi_stream_inst/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          8.085    
                         arrival time                          -7.731    
  -------------------------------------------------------------------
                         slack                                  0.353    

Slack (MET) :             0.359ns  (required time - arrival time)
  Source:                 hdmi_ctrl_inst/hdmi_stream_inst/Cr_in_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hdmi_ctrl_inst/hdmi_stream_inst/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DIBDI[3]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_wiz_0_1 rise@10.000ns - clk_100MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.833ns  (logic 0.518ns (5.864%)  route 8.315ns (94.136%))
  Logic Levels:           0  
  Clock Path Skew:        -0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.429ns = ( 8.571 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.950ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    clk_wiz_0_inst/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=285, routed)         1.662    -0.950    hdmi_ctrl_inst/hdmi_stream_inst/clk_100MHz
    SLICE_X38Y12         FDRE                                         r  hdmi_ctrl_inst/hdmi_stream_inst/Cr_in_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y12         FDRE (Prop_fdre_C_Q)         0.518    -0.432 r  hdmi_ctrl_inst/hdmi_stream_inst/Cr_in_reg[3]/Q
                         net (fo=33, routed)          8.315     7.884    hdmi_ctrl_inst/hdmi_stream_inst/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_noinit.ram/dinb[3]
    RAMB18_X4Y13         RAMB18E1                                     r  hdmi_ctrl_inst/hdmi_stream_inst/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DIBDI[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz_0_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    clk_wiz_0_inst/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.926 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=285, routed)         1.645     8.571    hdmi_ctrl_inst/hdmi_stream_inst/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_noinit.ram/clkb
    RAMB18_X4Y13         RAMB18E1                                     r  hdmi_ctrl_inst/hdmi_stream_inst/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.476     9.047    
                         clock uncertainty           -0.067     8.980    
    RAMB18_X4Y13         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIBDI[3])
                                                     -0.737     8.243    hdmi_ctrl_inst/hdmi_stream_inst/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          8.243    
                         arrival time                          -7.884    
  -------------------------------------------------------------------
                         slack                                  0.359    

Slack (MET) :             0.365ns  (required time - arrival time)
  Source:                 hdmi_ctrl_inst/hdmi_stream_inst/Cr_in_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hdmi_ctrl_inst/hdmi_stream_inst/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_wiz_0_1 rise@10.000ns - clk_100MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.676ns  (logic 0.518ns (5.971%)  route 8.158ns (94.029%))
  Logic Levels:           0  
  Clock Path Skew:        -0.155ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.567ns = ( 8.433 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.950ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    clk_wiz_0_inst/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=285, routed)         1.662    -0.950    hdmi_ctrl_inst/hdmi_stream_inst/clk_100MHz
    SLICE_X38Y12         FDRE                                         r  hdmi_ctrl_inst/hdmi_stream_inst/Cr_in_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y12         FDRE (Prop_fdre_C_Q)         0.518    -0.432 r  hdmi_ctrl_inst/hdmi_stream_inst/Cr_in_reg[5]/Q
                         net (fo=33, routed)          8.158     7.726    hdmi_ctrl_inst/hdmi_stream_inst/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/dinb[5]
    RAMB36_X2Y14         RAMB36E1                                     r  hdmi_ctrl_inst/hdmi_stream_inst/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz_0_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    clk_wiz_0_inst/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.926 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=285, routed)         1.507     8.433    hdmi_ctrl_inst/hdmi_stream_inst/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y14         RAMB36E1                                     r  hdmi_ctrl_inst/hdmi_stream_inst/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.462     8.895    
                         clock uncertainty           -0.067     8.828    
    RAMB36_X2Y14         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_DIBDI[5])
                                                     -0.737     8.091    hdmi_ctrl_inst/hdmi_stream_inst/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          8.091    
                         arrival time                          -7.726    
  -------------------------------------------------------------------
                         slack                                  0.365    

Slack (MET) :             0.373ns  (required time - arrival time)
  Source:                 hdmi_ctrl_inst/hdmi_stream_inst/Cr_in_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hdmi_ctrl_inst/hdmi_stream_inst/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DIBDI[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_wiz_0_1 rise@10.000ns - clk_100MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.818ns  (logic 0.518ns (5.874%)  route 8.300ns (94.126%))
  Logic Levels:           0  
  Clock Path Skew:        -0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.429ns = ( 8.571 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.949ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    clk_wiz_0_inst/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=285, routed)         1.663    -0.949    hdmi_ctrl_inst/hdmi_stream_inst/clk_100MHz
    SLICE_X38Y11         FDRE                                         r  hdmi_ctrl_inst/hdmi_stream_inst/Cr_in_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y11         FDRE (Prop_fdre_C_Q)         0.518    -0.431 r  hdmi_ctrl_inst/hdmi_stream_inst/Cr_in_reg[1]/Q
                         net (fo=33, routed)          8.300     7.870    hdmi_ctrl_inst/hdmi_stream_inst/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/dinb[1]
    RAMB18_X4Y9          RAMB18E1                                     r  hdmi_ctrl_inst/hdmi_stream_inst/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DIBDI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz_0_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    clk_wiz_0_inst/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.926 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=285, routed)         1.645     8.571    hdmi_ctrl_inst/hdmi_stream_inst/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/clkb
    RAMB18_X4Y9          RAMB18E1                                     r  hdmi_ctrl_inst/hdmi_stream_inst/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.476     9.047    
                         clock uncertainty           -0.067     8.980    
    RAMB18_X4Y9          RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIBDI[1])
                                                     -0.737     8.243    hdmi_ctrl_inst/hdmi_stream_inst/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          8.243    
                         arrival time                          -7.870    
  -------------------------------------------------------------------
                         slack                                  0.373    

Slack (MET) :             0.383ns  (required time - arrival time)
  Source:                 hdmi_ctrl_inst/hdmi_stream_inst/Cr_in_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hdmi_ctrl_inst/hdmi_stream_inst/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_wiz_0_1 rise@10.000ns - clk_100MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.659ns  (logic 0.456ns (5.266%)  route 8.203ns (94.734%))
  Logic Levels:           0  
  Clock Path Skew:        -0.154ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.567ns = ( 8.433 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.951ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    clk_wiz_0_inst/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=285, routed)         1.661    -0.951    hdmi_ctrl_inst/hdmi_stream_inst/clk_100MHz
    SLICE_X39Y13         FDRE                                         r  hdmi_ctrl_inst/hdmi_stream_inst/Cr_in_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y13         FDRE (Prop_fdre_C_Q)         0.456    -0.495 r  hdmi_ctrl_inst/hdmi_stream_inst/Cr_in_reg[7]/Q
                         net (fo=33, routed)          8.203     7.708    hdmi_ctrl_inst/hdmi_stream_inst/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/dinb[7]
    RAMB36_X2Y16         RAMB36E1                                     r  hdmi_ctrl_inst/hdmi_stream_inst/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz_0_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    clk_wiz_0_inst/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.926 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=285, routed)         1.507     8.433    hdmi_ctrl_inst/hdmi_stream_inst/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y16         RAMB36E1                                     r  hdmi_ctrl_inst/hdmi_stream_inst/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.462     8.895    
                         clock uncertainty           -0.067     8.828    
    RAMB36_X2Y16         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_DIBDI[7])
                                                     -0.737     8.091    hdmi_ctrl_inst/hdmi_stream_inst/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          8.091    
                         arrival time                          -7.708    
  -------------------------------------------------------------------
                         slack                                  0.383    

Slack (MET) :             0.411ns  (required time - arrival time)
  Source:                 hdmi_ctrl_inst/hdmi_stream_inst/Cr_in_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hdmi_ctrl_inst/hdmi_stream_inst/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_wiz_0_1 rise@10.000ns - clk_100MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.639ns  (logic 0.456ns (5.278%)  route 8.183ns (94.722%))
  Logic Levels:           0  
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.558ns = ( 8.442 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.951ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    clk_wiz_0_inst/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=285, routed)         1.661    -0.951    hdmi_ctrl_inst/hdmi_stream_inst/clk_100MHz
    SLICE_X39Y13         FDRE                                         r  hdmi_ctrl_inst/hdmi_stream_inst/Cr_in_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y13         FDRE (Prop_fdre_C_Q)         0.456    -0.495 r  hdmi_ctrl_inst/hdmi_stream_inst/Cr_in_reg[7]/Q
                         net (fo=33, routed)          8.183     7.689    hdmi_ctrl_inst/hdmi_stream_inst/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/dinb[7]
    RAMB36_X2Y12         RAMB36E1                                     r  hdmi_ctrl_inst/hdmi_stream_inst/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz_0_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    clk_wiz_0_inst/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.926 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=285, routed)         1.516     8.442    hdmi_ctrl_inst/hdmi_stream_inst/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y12         RAMB36E1                                     r  hdmi_ctrl_inst/hdmi_stream_inst/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.462     8.904    
                         clock uncertainty           -0.067     8.837    
    RAMB36_X2Y12         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_DIBDI[7])
                                                     -0.737     8.100    hdmi_ctrl_inst/hdmi_stream_inst/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          8.100    
                         arrival time                          -7.689    
  -------------------------------------------------------------------
                         slack                                  0.411    

Slack (MET) :             0.432ns  (required time - arrival time)
  Source:                 hdmi_ctrl_inst/hdmi_stream_inst/Cb_in_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hdmi_ctrl_inst/hdmi_stream_inst/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIPBDIP[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_wiz_0_1 rise@10.000ns - clk_100MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.750ns  (logic 0.456ns (5.211%)  route 8.294ns (94.789%))
  Logic Levels:           0  
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.435ns = ( 8.565 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.946ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    clk_wiz_0_inst/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=285, routed)         1.666    -0.946    hdmi_ctrl_inst/hdmi_stream_inst/clk_100MHz
    SLICE_X35Y6          FDRE                                         r  hdmi_ctrl_inst/hdmi_stream_inst/Cb_in_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y6          FDRE (Prop_fdre_C_Q)         0.456    -0.490 r  hdmi_ctrl_inst/hdmi_stream_inst/Cb_in_reg[0]/Q
                         net (fo=33, routed)          8.294     7.805    hdmi_ctrl_inst/hdmi_stream_inst/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/dinb[8]
    RAMB36_X4Y5          RAMB36E1                                     r  hdmi_ctrl_inst/hdmi_stream_inst/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIPBDIP[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz_0_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    clk_wiz_0_inst/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.926 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=285, routed)         1.639     8.565    hdmi_ctrl_inst/hdmi_stream_inst/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/clkb
    RAMB36_X4Y5          RAMB36E1                                     r  hdmi_ctrl_inst/hdmi_stream_inst/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.476     9.041    
                         clock uncertainty           -0.067     8.974    
    RAMB36_X4Y5          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_DIPBDIP[0])
                                                     -0.737     8.237    hdmi_ctrl_inst/hdmi_stream_inst/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          8.237    
                         arrival time                          -7.805    
  -------------------------------------------------------------------
                         slack                                  0.432    

Slack (MET) :             0.435ns  (required time - arrival time)
  Source:                 hdmi_ctrl_inst/hdmi_stream_inst/Cr_in_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hdmi_ctrl_inst/hdmi_stream_inst/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_wiz_0_1 rise@10.000ns - clk_100MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.614ns  (logic 0.518ns (6.013%)  route 8.096ns (93.987%))
  Logic Levels:           0  
  Clock Path Skew:        -0.146ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.558ns = ( 8.442 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.950ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    clk_wiz_0_inst/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=285, routed)         1.662    -0.950    hdmi_ctrl_inst/hdmi_stream_inst/clk_100MHz
    SLICE_X38Y12         FDRE                                         r  hdmi_ctrl_inst/hdmi_stream_inst/Cr_in_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y12         FDRE (Prop_fdre_C_Q)         0.518    -0.432 r  hdmi_ctrl_inst/hdmi_stream_inst/Cr_in_reg[5]/Q
                         net (fo=33, routed)          8.096     7.665    hdmi_ctrl_inst/hdmi_stream_inst/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/dinb[5]
    RAMB36_X2Y12         RAMB36E1                                     r  hdmi_ctrl_inst/hdmi_stream_inst/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz_0_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    clk_wiz_0_inst/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.926 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=285, routed)         1.516     8.442    hdmi_ctrl_inst/hdmi_stream_inst/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y12         RAMB36E1                                     r  hdmi_ctrl_inst/hdmi_stream_inst/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.462     8.904    
                         clock uncertainty           -0.067     8.837    
    RAMB36_X2Y12         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_DIBDI[5])
                                                     -0.737     8.100    hdmi_ctrl_inst/hdmi_stream_inst/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          8.100    
                         arrival time                          -7.665    
  -------------------------------------------------------------------
                         slack                                  0.435    

Slack (MET) :             0.436ns  (required time - arrival time)
  Source:                 hdmi_ctrl_inst/hdmi_stream_inst/Cr_in_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hdmi_ctrl_inst/hdmi_stream_inst/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_wiz_0_1 rise@10.000ns - clk_100MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.609ns  (logic 0.518ns (6.017%)  route 8.091ns (93.983%))
  Logic Levels:           0  
  Clock Path Skew:        -0.150ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.562ns = ( 8.438 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.950ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    clk_wiz_0_inst/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=285, routed)         1.662    -0.950    hdmi_ctrl_inst/hdmi_stream_inst/clk_100MHz
    SLICE_X38Y12         FDRE                                         r  hdmi_ctrl_inst/hdmi_stream_inst/Cr_in_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y12         FDRE (Prop_fdre_C_Q)         0.518    -0.432 r  hdmi_ctrl_inst/hdmi_stream_inst/Cr_in_reg[5]/Q
                         net (fo=33, routed)          8.091     7.660    hdmi_ctrl_inst/hdmi_stream_inst/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/dinb[5]
    RAMB36_X2Y13         RAMB36E1                                     r  hdmi_ctrl_inst/hdmi_stream_inst/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz_0_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    clk_wiz_0_inst/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.926 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=285, routed)         1.512     8.438    hdmi_ctrl_inst/hdmi_stream_inst/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y13         RAMB36E1                                     r  hdmi_ctrl_inst/hdmi_stream_inst/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.462     8.900    
                         clock uncertainty           -0.067     8.833    
    RAMB36_X2Y13         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_DIBDI[5])
                                                     -0.737     8.096    hdmi_ctrl_inst/hdmi_stream_inst/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          8.096    
                         arrival time                          -7.660    
  -------------------------------------------------------------------
                         slack                                  0.436    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 hdmi_ctrl_inst/hdmi_stream_inst/Cr_in_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hdmi_ctrl_inst/hdmi_stream_inst/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_wiz_0_1 rise@0.000ns - clk_100MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.461ns  (logic 0.164ns (35.575%)  route 0.297ns (64.425%))
  Logic Levels:           0  
  Clock Path Skew:        0.073ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.821ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    clk_wiz_0_inst/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=285, routed)         0.557    -0.622    hdmi_ctrl_inst/hdmi_stream_inst/clk_100MHz
    SLICE_X38Y12         FDRE                                         r  hdmi_ctrl_inst/hdmi_stream_inst/Cr_in_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y12         FDRE (Prop_fdre_C_Q)         0.164    -0.458 r  hdmi_ctrl_inst/hdmi_stream_inst/Cr_in_reg[6]/Q
                         net (fo=33, routed)          0.297    -0.161    hdmi_ctrl_inst/hdmi_stream_inst/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/dinb[6]
    RAMB36_X2Y3          RAMB36E1                                     r  hdmi_ctrl_inst/hdmi_stream_inst/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clk_wiz_0_inst/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=285, routed)         0.863    -0.821    hdmi_ctrl_inst/hdmi_stream_inst/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y3          RAMB36E1                                     r  hdmi_ctrl_inst/hdmi_stream_inst/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.273    -0.548    
    RAMB36_X2Y3          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[6])
                                                      0.296    -0.252    hdmi_ctrl_inst/hdmi_stream_inst/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.252    
                         arrival time                          -0.161    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 hdmi_ctrl_inst/hdmi_stream_inst/Cr_in_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hdmi_ctrl_inst/hdmi_stream_inst/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_wiz_0_1 rise@0.000ns - clk_100MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.471ns  (logic 0.164ns (34.822%)  route 0.307ns (65.178%))
  Logic Levels:           0  
  Clock Path Skew:        0.073ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.821ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    clk_wiz_0_inst/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=285, routed)         0.557    -0.622    hdmi_ctrl_inst/hdmi_stream_inst/clk_100MHz
    SLICE_X38Y12         FDRE                                         r  hdmi_ctrl_inst/hdmi_stream_inst/Cr_in_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y12         FDRE (Prop_fdre_C_Q)         0.164    -0.458 r  hdmi_ctrl_inst/hdmi_stream_inst/Cr_in_reg[4]/Q
                         net (fo=33, routed)          0.307    -0.151    hdmi_ctrl_inst/hdmi_stream_inst/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/dinb[4]
    RAMB36_X2Y3          RAMB36E1                                     r  hdmi_ctrl_inst/hdmi_stream_inst/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clk_wiz_0_inst/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=285, routed)         0.863    -0.821    hdmi_ctrl_inst/hdmi_stream_inst/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y3          RAMB36E1                                     r  hdmi_ctrl_inst/hdmi_stream_inst/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.273    -0.548    
    RAMB36_X2Y3          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[4])
                                                      0.296    -0.252    hdmi_ctrl_inst/hdmi_stream_inst/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.252    
                         arrival time                          -0.151    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 hdmi_ctrl_inst/hdmi_stream_inst/Cr_in_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hdmi_ctrl_inst/hdmi_stream_inst/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_wiz_0_1 rise@0.000ns - clk_100MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.488ns  (logic 0.164ns (33.637%)  route 0.324ns (66.363%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.816ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    clk_wiz_0_inst/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=285, routed)         0.558    -0.621    hdmi_ctrl_inst/hdmi_stream_inst/clk_100MHz
    SLICE_X38Y11         FDRE                                         r  hdmi_ctrl_inst/hdmi_stream_inst/Cr_in_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y11         FDRE (Prop_fdre_C_Q)         0.164    -0.457 r  hdmi_ctrl_inst/hdmi_stream_inst/Cr_in_reg[0]/Q
                         net (fo=33, routed)          0.324    -0.133    hdmi_ctrl_inst/hdmi_stream_inst/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/dinb[0]
    RAMB36_X2Y2          RAMB36E1                                     r  hdmi_ctrl_inst/hdmi_stream_inst/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clk_wiz_0_inst/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=285, routed)         0.868    -0.816    hdmi_ctrl_inst/hdmi_stream_inst/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y2          RAMB36E1                                     r  hdmi_ctrl_inst/hdmi_stream_inst/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.273    -0.543    
    RAMB36_X2Y2          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[0])
                                                      0.296    -0.247    hdmi_ctrl_inst/hdmi_stream_inst/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.247    
                         arrival time                          -0.133    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 hdmi_ctrl_inst/hdmi_stream_inst/Cb_in_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hdmi_ctrl_inst/hdmi_stream_inst/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIPBDIP[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_wiz_0_1 rise@0.000ns - clk_100MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.522ns  (logic 0.141ns (27.021%)  route 0.381ns (72.979%))
  Logic Levels:           0  
  Clock Path Skew:        0.073ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.816ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    clk_wiz_0_inst/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=285, routed)         0.562    -0.617    hdmi_ctrl_inst/hdmi_stream_inst/clk_100MHz
    SLICE_X35Y6          FDRE                                         r  hdmi_ctrl_inst/hdmi_stream_inst/Cb_in_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y6          FDRE (Prop_fdre_C_Q)         0.141    -0.476 r  hdmi_ctrl_inst/hdmi_stream_inst/Cb_in_reg[0]/Q
                         net (fo=33, routed)          0.381    -0.095    hdmi_ctrl_inst/hdmi_stream_inst/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/dinb[8]
    RAMB36_X2Y2          RAMB36E1                                     r  hdmi_ctrl_inst/hdmi_stream_inst/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIPBDIP[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clk_wiz_0_inst/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=285, routed)         0.868    -0.816    hdmi_ctrl_inst/hdmi_stream_inst/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y2          RAMB36E1                                     r  hdmi_ctrl_inst/hdmi_stream_inst/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.273    -0.543    
    RAMB36_X2Y2          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIPBDIP[0])
                                                      0.296    -0.247    hdmi_ctrl_inst/hdmi_stream_inst/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.247    
                         arrival time                          -0.095    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 hdmi_ctrl_inst/hdmi_stream_inst/Cr_in_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hdmi_ctrl_inst/hdmi_stream_inst/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_wiz_0_1 rise@0.000ns - clk_100MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.541ns  (logic 0.164ns (30.296%)  route 0.377ns (69.704%))
  Logic Levels:           0  
  Clock Path Skew:        0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.814ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    clk_wiz_0_inst/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=285, routed)         0.558    -0.621    hdmi_ctrl_inst/hdmi_stream_inst/clk_100MHz
    SLICE_X38Y11         FDRE                                         r  hdmi_ctrl_inst/hdmi_stream_inst/Cr_in_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y11         FDRE (Prop_fdre_C_Q)         0.164    -0.457 r  hdmi_ctrl_inst/hdmi_stream_inst/Cr_in_reg[1]/Q
                         net (fo=33, routed)          0.377    -0.079    hdmi_ctrl_inst/hdmi_stream_inst/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/dinb[1]
    RAMB36_X2Y1          RAMB36E1                                     r  hdmi_ctrl_inst/hdmi_stream_inst/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clk_wiz_0_inst/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=285, routed)         0.870    -0.814    hdmi_ctrl_inst/hdmi_stream_inst/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y1          RAMB36E1                                     r  hdmi_ctrl_inst/hdmi_stream_inst/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.273    -0.541    
    RAMB36_X2Y1          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[1])
                                                      0.296    -0.245    hdmi_ctrl_inst/hdmi_stream_inst/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.245    
                         arrival time                          -0.079    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 hdmi_ctrl_inst/hdmi_stream_inst/Cb_in_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hdmi_ctrl_inst/hdmi_stream_inst/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_wiz_0_1 rise@0.000ns - clk_100MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.573ns  (logic 0.141ns (24.599%)  route 0.432ns (75.401%))
  Logic Levels:           0  
  Clock Path Skew:        0.109ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.781ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    clk_wiz_0_inst/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=285, routed)         0.561    -0.618    hdmi_ctrl_inst/hdmi_stream_inst/clk_100MHz
    SLICE_X35Y7          FDRE                                         r  hdmi_ctrl_inst/hdmi_stream_inst/Cb_in_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y7          FDRE (Prop_fdre_C_Q)         0.141    -0.477 r  hdmi_ctrl_inst/hdmi_stream_inst/Cb_in_reg[4]/Q
                         net (fo=33, routed)          0.432    -0.044    hdmi_ctrl_inst/hdmi_stream_inst/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/prim_noinit.ram/dinb[3]
    RAMB36_X1Y1          RAMB36E1                                     r  hdmi_ctrl_inst/hdmi_stream_inst/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clk_wiz_0_inst/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=285, routed)         0.903    -0.781    hdmi_ctrl_inst/hdmi_stream_inst/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y1          RAMB36E1                                     r  hdmi_ctrl_inst/hdmi_stream_inst/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.273    -0.508    
    RAMB36_X1Y1          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[3])
                                                      0.296    -0.212    hdmi_ctrl_inst/hdmi_stream_inst/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.212    
                         arrival time                          -0.044    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 hdmi_ctrl_inst/hdmi_stream_inst/Cb_in_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hdmi_ctrl_inst/hdmi_stream_inst/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_wiz_0_1 rise@0.000ns - clk_100MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.574ns  (logic 0.141ns (24.574%)  route 0.433ns (75.426%))
  Logic Levels:           0  
  Clock Path Skew:        0.109ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.781ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    clk_wiz_0_inst/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=285, routed)         0.561    -0.618    hdmi_ctrl_inst/hdmi_stream_inst/clk_100MHz
    SLICE_X35Y7          FDRE                                         r  hdmi_ctrl_inst/hdmi_stream_inst/Cb_in_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y7          FDRE (Prop_fdre_C_Q)         0.141    -0.477 r  hdmi_ctrl_inst/hdmi_stream_inst/Cb_in_reg[6]/Q
                         net (fo=33, routed)          0.433    -0.044    hdmi_ctrl_inst/hdmi_stream_inst/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/prim_noinit.ram/dinb[5]
    RAMB36_X1Y1          RAMB36E1                                     r  hdmi_ctrl_inst/hdmi_stream_inst/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clk_wiz_0_inst/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=285, routed)         0.903    -0.781    hdmi_ctrl_inst/hdmi_stream_inst/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y1          RAMB36E1                                     r  hdmi_ctrl_inst/hdmi_stream_inst/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.273    -0.508    
    RAMB36_X1Y1          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[5])
                                                      0.296    -0.212    hdmi_ctrl_inst/hdmi_stream_inst/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.212    
                         arrival time                          -0.044    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 hdmi_ctrl_inst/i2c_stream_inst/dev_data_write_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hdmi_ctrl_inst/i2c_stream_inst/i2c_base_inst/bit_stream_inst/hold_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_wiz_0_1 rise@0.000ns - clk_100MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.186ns (61.731%)  route 0.115ns (38.269%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.774ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    clk_wiz_0_inst/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=285, routed)         0.639    -0.540    hdmi_ctrl_inst/i2c_stream_inst/clk_100MHz
    SLICE_X109Y43        FDCE                                         r  hdmi_ctrl_inst/i2c_stream_inst/dev_data_write_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y43        FDCE (Prop_fdce_C_Q)         0.141    -0.399 r  hdmi_ctrl_inst/i2c_stream_inst/dev_data_write_reg[6]/Q
                         net (fo=1, routed)           0.115    -0.283    hdmi_ctrl_inst/i2c_stream_inst/i2c_base_inst/bit_stream_inst/hold_reg[7]_2[6]
    SLICE_X110Y43        LUT6 (Prop_lut6_I2_O)        0.045    -0.238 r  hdmi_ctrl_inst/i2c_stream_inst/i2c_base_inst/bit_stream_inst/hold[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.238    hdmi_ctrl_inst/i2c_stream_inst/i2c_base_inst/bit_stream_inst/hold[6]_i_1_n_0
    SLICE_X110Y43        FDRE                                         r  hdmi_ctrl_inst/i2c_stream_inst/i2c_base_inst/bit_stream_inst/hold_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clk_wiz_0_inst/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=285, routed)         0.911    -0.774    hdmi_ctrl_inst/i2c_stream_inst/i2c_base_inst/bit_stream_inst/clk_100MHz
    SLICE_X110Y43        FDRE                                         r  hdmi_ctrl_inst/i2c_stream_inst/i2c_base_inst/bit_stream_inst/hold_reg[6]/C
                         clock pessimism              0.273    -0.501    
    SLICE_X110Y43        FDRE (Hold_fdre_C_D)         0.092    -0.409    hdmi_ctrl_inst/i2c_stream_inst/i2c_base_inst/bit_stream_inst/hold_reg[6]
  -------------------------------------------------------------------
                         required time                          0.409    
                         arrival time                          -0.238    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 hdmi_ctrl_inst/hdmi_stream_inst/Cr_in_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hdmi_ctrl_inst/hdmi_stream_inst/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_wiz_0_1 rise@0.000ns - clk_100MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.735ns  (logic 0.187ns (25.445%)  route 0.548ns (74.555%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.328ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    clk_wiz_0_inst/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=285, routed)         0.556    -0.623    hdmi_ctrl_inst/hdmi_stream_inst/clk_100MHz
    SLICE_X39Y13         FDRE                                         r  hdmi_ctrl_inst/hdmi_stream_inst/Cr_in_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y13         FDRE (Prop_fdre_C_Q)         0.141    -0.482 r  hdmi_ctrl_inst/hdmi_stream_inst/Cr_in_reg[7]/Q
                         net (fo=33, routed)          0.195    -0.287    hdmi_ctrl_inst/hdmi_stream_inst/Cr_in[7]
    SLICE_X37Y13         LUT1 (Prop_lut1_I0_O)        0.046    -0.241 r  hdmi_ctrl_inst/hdmi_stream_inst/Cr_in[7]_hold_fix/O
                         net (fo=1, routed)           0.353     0.112    hdmi_ctrl_inst/hdmi_stream_inst/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/Cr_in[7]_hold_fix_1_alias
    RAMB36_X3Y2          RAMB36E1                                     r  hdmi_ctrl_inst/hdmi_stream_inst/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clk_wiz_0_inst/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=285, routed)         0.888    -0.796    hdmi_ctrl_inst/hdmi_stream_inst/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/clkb
    RAMB36_X3Y2          RAMB36E1                                     r  hdmi_ctrl_inst/hdmi_stream_inst/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.502    -0.295    
    RAMB36_X3Y2          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[7])
                                                      0.234    -0.061    hdmi_ctrl_inst/hdmi_stream_inst/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.061    
                         arrival time                           0.112    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 hdmi_ctrl_inst/i2c_stream_inst/dev_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hdmi_ctrl_inst/i2c_stream_inst/i2c_base_inst/bit_stream_inst/hold_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_wiz_0_1 rise@0.000ns - clk_100MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.186ns (65.755%)  route 0.097ns (34.245%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.774ns
    Source Clock Delay      (SCD):    -0.539ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    clk_wiz_0_inst/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=285, routed)         0.640    -0.539    hdmi_ctrl_inst/i2c_stream_inst/clk_100MHz
    SLICE_X111Y43        FDCE                                         r  hdmi_ctrl_inst/i2c_stream_inst/dev_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y43        FDCE (Prop_fdce_C_Q)         0.141    -0.398 r  hdmi_ctrl_inst/i2c_stream_inst/dev_reg_reg[1]/Q
                         net (fo=1, routed)           0.097    -0.301    hdmi_ctrl_inst/i2c_stream_inst/i2c_base_inst/bit_stream_inst/hold_reg[7]_3[1]
    SLICE_X110Y43        LUT6 (Prop_lut6_I5_O)        0.045    -0.256 r  hdmi_ctrl_inst/i2c_stream_inst/i2c_base_inst/bit_stream_inst/hold[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.256    hdmi_ctrl_inst/i2c_stream_inst/i2c_base_inst/bit_stream_inst/hold[1]_i_1_n_0
    SLICE_X110Y43        FDRE                                         r  hdmi_ctrl_inst/i2c_stream_inst/i2c_base_inst/bit_stream_inst/hold_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clk_wiz_0_inst/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=285, routed)         0.911    -0.774    hdmi_ctrl_inst/i2c_stream_inst/i2c_base_inst/bit_stream_inst/clk_100MHz
    SLICE_X110Y43        FDRE                                         r  hdmi_ctrl_inst/i2c_stream_inst/i2c_base_inst/bit_stream_inst/hold_reg[1]/C
                         clock pessimism              0.248    -0.526    
    SLICE_X110Y43        FDRE (Hold_fdre_C_D)         0.091    -0.435    hdmi_ctrl_inst/i2c_stream_inst/i2c_base_inst/bit_stream_inst/hold_reg[1]
  -------------------------------------------------------------------
                         required time                          0.435    
                         arrival time                          -0.256    
  -------------------------------------------------------------------
                         slack                                  0.179    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_100MHz_clk_wiz_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     DSP48E1/CLK         n/a            3.884         10.000      6.116      DSP48_X2Y4       hdmi_ctrl_inst/hdmi_stream_inst/data_pos_in_reg/CLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         10.000      7.108      RAMB36_X4Y2      hdmi_ctrl_inst/hdmi_stream_inst/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[65].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         10.000      7.108      RAMB36_X4Y3      hdmi_ctrl_inst/hdmi_stream_inst/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[65].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         10.000      7.108      RAMB36_X5Y2      hdmi_ctrl_inst/hdmi_stream_inst/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[66].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         10.000      7.108      RAMB36_X5Y3      hdmi_ctrl_inst/hdmi_stream_inst/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[66].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         10.000      7.108      RAMB36_X5Y12     hdmi_ctrl_inst/hdmi_stream_inst/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[67].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         10.000      7.108      RAMB36_X5Y13     hdmi_ctrl_inst/hdmi_stream_inst/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[67].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         10.000      7.108      RAMB36_X3Y0      hdmi_ctrl_inst/hdmi_stream_inst/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[68].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         10.000      7.108      RAMB36_X3Y1      hdmi_ctrl_inst/hdmi_stream_inst/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[68].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         10.000      7.108      RAMB36_X5Y6      hdmi_ctrl_inst/hdmi_stream_inst/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[69].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X37Y11     data_x_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X37Y11     data_x_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X38Y10     data_x_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X38Y10     data_x_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X37Y11     data_x_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X37Y11     data_x_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X36Y11     data_x_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X36Y11     data_x_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X37Y12     data_x_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X37Y12     data_x_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X37Y11     data_x_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X37Y11     data_x_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X38Y10     data_x_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X38Y10     data_x_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X37Y11     data_x_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X37Y11     data_x_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X36Y11     data_x_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X36Y11     data_x_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X37Y12     data_x_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X37Y12     data_x_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_150MHz_clk_wiz_0_1
  To Clock:  clk_150MHz_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        0.156ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.187ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.868ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.156ns  (required time - arrival time)
  Source:                 hdmi_ctrl_inst/hdmi_stream_inst/data_pos_out_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_150MHz_clk_wiz_0_1  {rise@0.000ns fall@3.368ns period=6.737ns})
  Destination:            hdmi_ctrl_inst/hdmi_stream_inst/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_150MHz_clk_wiz_0_1  {rise@0.000ns fall@3.368ns period=6.737ns})
  Path Group:             clk_150MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.737ns  (clk_150MHz_clk_wiz_0_1 rise@6.737ns - clk_150MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.603ns  (logic 0.434ns (7.746%)  route 5.169ns (92.254%))
  Logic Levels:           0  
  Clock Path Skew:        -0.348ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.551ns = ( 5.186 - 6.737 ) 
    Source Clock Delay      (SCD):    -0.727ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    clk_wiz_0_inst/inst/clk_150MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=186, routed)         1.885    -0.727    hdmi_ctrl_inst/hdmi_stream_inst/CLK
    DSP48_X4Y14          DSP48E1                                      r  hdmi_ctrl_inst/hdmi_stream_inst/data_pos_out_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X4Y14          DSP48E1 (Prop_dsp48e1_CLK_P[11])
                                                      0.434    -0.293 r  hdmi_ctrl_inst/hdmi_stream_inst/data_pos_out_reg/P[11]
                         net (fo=89, routed)          5.169     4.876    hdmi_ctrl_inst/hdmi_stream_inst/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_noinit.ram/addra[11]
    RAMB36_X2Y6          RAMB36E1                                     r  hdmi_ctrl_inst/hdmi_stream_inst/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_150MHz_clk_wiz_0_1 rise edge)
                                                      6.737     6.737 r  
    Y9                                                0.000     6.737 r  clk (IN)
                         net (fo=0)                   0.000     6.737    clk_wiz_0_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     8.157 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.318    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438     1.881 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691     3.572    clk_wiz_0_inst/inst/clk_150MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.663 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=186, routed)         1.523     5.186    hdmi_ctrl_inst/hdmi_stream_inst/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y6          RAMB36E1                                     r  hdmi_ctrl_inst/hdmi_stream_inst/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.476     5.662    
                         clock uncertainty           -0.064     5.598    
    RAMB36_X2Y6          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                     -0.566     5.032    hdmi_ctrl_inst/hdmi_stream_inst/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          5.032    
                         arrival time                          -4.876    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.157ns  (required time - arrival time)
  Source:                 hdmi_ctrl_inst/hdmi_stream_inst/data_pos_out_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_150MHz_clk_wiz_0_1  {rise@0.000ns fall@3.368ns period=6.737ns})
  Destination:            hdmi_ctrl_inst/hdmi_stream_inst/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_150MHz_clk_wiz_0_1  {rise@0.000ns fall@3.368ns period=6.737ns})
  Path Group:             clk_150MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.737ns  (clk_150MHz_clk_wiz_0_1 rise@6.737ns - clk_150MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.603ns  (logic 0.434ns (7.746%)  route 5.169ns (92.254%))
  Logic Levels:           0  
  Clock Path Skew:        -0.347ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.550ns = ( 5.187 - 6.737 ) 
    Source Clock Delay      (SCD):    -0.727ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    clk_wiz_0_inst/inst/clk_150MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=186, routed)         1.885    -0.727    hdmi_ctrl_inst/hdmi_stream_inst/CLK
    DSP48_X4Y14          DSP48E1                                      r  hdmi_ctrl_inst/hdmi_stream_inst/data_pos_out_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X4Y14          DSP48E1 (Prop_dsp48e1_CLK_P[11])
                                                      0.434    -0.293 r  hdmi_ctrl_inst/hdmi_stream_inst/data_pos_out_reg/P[11]
                         net (fo=89, routed)          5.169     4.876    hdmi_ctrl_inst/hdmi_stream_inst/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/addra[11]
    RAMB36_X2Y2          RAMB36E1                                     r  hdmi_ctrl_inst/hdmi_stream_inst/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_150MHz_clk_wiz_0_1 rise edge)
                                                      6.737     6.737 r  
    Y9                                                0.000     6.737 r  clk (IN)
                         net (fo=0)                   0.000     6.737    clk_wiz_0_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     8.157 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.318    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438     1.881 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691     3.572    clk_wiz_0_inst/inst/clk_150MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.663 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=186, routed)         1.524     5.187    hdmi_ctrl_inst/hdmi_stream_inst/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y2          RAMB36E1                                     r  hdmi_ctrl_inst/hdmi_stream_inst/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.476     5.663    
                         clock uncertainty           -0.064     5.599    
    RAMB36_X2Y2          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                     -0.566     5.033    hdmi_ctrl_inst/hdmi_stream_inst/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          5.033    
                         arrival time                          -4.876    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.187ns  (required time - arrival time)
  Source:                 hdmi_ctrl_inst/hdmi_stream_inst/data_pos_out_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_150MHz_clk_wiz_0_1  {rise@0.000ns fall@3.368ns period=6.737ns})
  Destination:            hdmi_ctrl_inst/hdmi_stream_inst/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_150MHz_clk_wiz_0_1  {rise@0.000ns fall@3.368ns period=6.737ns})
  Path Group:             clk_150MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.737ns  (clk_150MHz_clk_wiz_0_1 rise@6.737ns - clk_150MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.663ns  (logic 0.434ns (7.663%)  route 5.229ns (92.337%))
  Logic Levels:           0  
  Clock Path Skew:        -0.257ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.460ns = ( 5.277 - 6.737 ) 
    Source Clock Delay      (SCD):    -0.727ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    clk_wiz_0_inst/inst/clk_150MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=186, routed)         1.885    -0.727    hdmi_ctrl_inst/hdmi_stream_inst/CLK
    DSP48_X4Y14          DSP48E1                                      r  hdmi_ctrl_inst/hdmi_stream_inst/data_pos_out_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X4Y14          DSP48E1 (Prop_dsp48e1_CLK_P[1])
                                                      0.434    -0.293 r  hdmi_ctrl_inst/hdmi_stream_inst/data_pos_out_reg/P[1]
                         net (fo=89, routed)          5.229     4.936    hdmi_ctrl_inst/hdmi_stream_inst/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/addra[1]
    RAMB36_X0Y8          RAMB36E1                                     r  hdmi_ctrl_inst/hdmi_stream_inst/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_150MHz_clk_wiz_0_1 rise edge)
                                                      6.737     6.737 r  
    Y9                                                0.000     6.737 r  clk (IN)
                         net (fo=0)                   0.000     6.737    clk_wiz_0_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     8.157 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.318    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438     1.881 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691     3.572    clk_wiz_0_inst/inst/clk_150MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.663 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=186, routed)         1.614     5.277    hdmi_ctrl_inst/hdmi_stream_inst/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y8          RAMB36E1                                     r  hdmi_ctrl_inst/hdmi_stream_inst/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.476     5.753    
                         clock uncertainty           -0.064     5.689    
    RAMB36_X0Y8          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[4])
                                                     -0.566     5.123    hdmi_ctrl_inst/hdmi_stream_inst/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          5.123    
                         arrival time                          -4.936    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.212ns  (required time - arrival time)
  Source:                 hdmi_ctrl_inst/hdmi_stream_inst/data_pos_out_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_150MHz_clk_wiz_0_1  {rise@0.000ns fall@3.368ns period=6.737ns})
  Destination:            hdmi_ctrl_inst/hdmi_stream_inst/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_150MHz_clk_wiz_0_1  {rise@0.000ns fall@3.368ns period=6.737ns})
  Path Group:             clk_150MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.737ns  (clk_150MHz_clk_wiz_0_1 rise@6.737ns - clk_150MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.580ns  (logic 0.434ns (7.778%)  route 5.146ns (92.222%))
  Logic Levels:           0  
  Clock Path Skew:        -0.315ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.504ns = ( 5.233 - 6.737 ) 
    Source Clock Delay      (SCD):    -0.727ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    clk_wiz_0_inst/inst/clk_150MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=186, routed)         1.885    -0.727    hdmi_ctrl_inst/hdmi_stream_inst/CLK
    DSP48_X4Y14          DSP48E1                                      r  hdmi_ctrl_inst/hdmi_stream_inst/data_pos_out_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X4Y14          DSP48E1 (Prop_dsp48e1_CLK_P[4])
                                                      0.434    -0.293 r  hdmi_ctrl_inst/hdmi_stream_inst/data_pos_out_reg/P[4]
                         net (fo=89, routed)          5.146     4.853    hdmi_ctrl_inst/hdmi_stream_inst/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/addra[4]
    RAMB36_X3Y12         RAMB36E1                                     r  hdmi_ctrl_inst/hdmi_stream_inst/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_150MHz_clk_wiz_0_1 rise edge)
                                                      6.737     6.737 r  
    Y9                                                0.000     6.737 r  clk (IN)
                         net (fo=0)                   0.000     6.737    clk_wiz_0_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     8.157 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.318    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438     1.881 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691     3.572    clk_wiz_0_inst/inst/clk_150MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.663 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=186, routed)         1.570     5.233    hdmi_ctrl_inst/hdmi_stream_inst/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y12         RAMB36E1                                     r  hdmi_ctrl_inst/hdmi_stream_inst/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.462     5.695    
                         clock uncertainty           -0.064     5.631    
    RAMB36_X3Y12         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.566     5.065    hdmi_ctrl_inst/hdmi_stream_inst/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          5.065    
                         arrival time                          -4.853    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.229ns  (required time - arrival time)
  Source:                 hdmi_ctrl_inst/hdmi_stream_inst/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_150MHz_clk_wiz_0_1  {rise@0.000ns fall@3.368ns period=6.737ns})
  Destination:            hdmi_ctrl_inst/hdmi_stream_inst/HD_D_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_150MHz_clk_wiz_0_1  {rise@0.000ns fall@3.368ns period=6.737ns})
  Path Group:             clk_150MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.737ns  (clk_150MHz_clk_wiz_0_1 rise@6.737ns - clk_150MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.127ns  (logic 1.646ns (26.867%)  route 4.481ns (73.133%))
  Logic Levels:           4  (LUT3=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.346ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.604ns = ( 5.132 - 6.737 ) 
    Source Clock Delay      (SCD):    -0.796ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    clk_wiz_0_inst/inst/clk_150MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=186, routed)         1.815    -0.796    hdmi_ctrl_inst/hdmi_stream_inst/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/clka
    RAMB36_X4Y13         RAMB36E1                                     r  hdmi_ctrl_inst/hdmi_stream_inst/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y13         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[4])
                                                      0.882     0.086 r  hdmi_ctrl_inst/hdmi_stream_inst/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[4]
                         net (fo=1, routed)           2.044     2.130    hdmi_ctrl_inst/hdmi_stream_inst/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/ramloop[7].ram.ram_douta[4]
    SLICE_X77Y46         LUT6 (Prop_lut6_I0_O)        0.124     2.254 r  hdmi_ctrl_inst/hdmi_stream_inst/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0_i_13/O
                         net (fo=1, routed)           0.000     2.254    hdmi_ctrl_inst/hdmi_stream_inst/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0_i_13_n_0
    SLICE_X77Y46         MUXF7 (Prop_muxf7_I1_O)      0.217     2.471 r  hdmi_ctrl_inst/hdmi_stream_inst/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0_i_4/O
                         net (fo=1, routed)           1.741     4.212    hdmi_ctrl_inst/hdmi_stream_inst/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0_i_4_n_0
    SLICE_X52Y30         LUT6 (Prop_lut6_I5_O)        0.299     4.511 r  hdmi_ctrl_inst/hdmi_stream_inst/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0/O
                         net (fo=1, routed)           0.695     5.206    hdmi_ctrl_inst/hdmi_stream_inst/vram_inst_n_19
    SLICE_X52Y31         LUT3 (Prop_lut3_I0_O)        0.124     5.330 r  hdmi_ctrl_inst/hdmi_stream_inst/HD_D[4]_i_1/O
                         net (fo=1, routed)           0.000     5.330    hdmi_ctrl_inst/hdmi_stream_inst/p_1_out[4]
    SLICE_X52Y31         FDRE                                         r  hdmi_ctrl_inst/hdmi_stream_inst/HD_D_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_150MHz_clk_wiz_0_1 rise edge)
                                                      6.737     6.737 r  
    Y9                                                0.000     6.737 r  clk (IN)
                         net (fo=0)                   0.000     6.737    clk_wiz_0_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     8.157 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.318    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438     1.881 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691     3.572    clk_wiz_0_inst/inst/clk_150MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.663 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=186, routed)         1.469     5.132    hdmi_ctrl_inst/hdmi_stream_inst/CLK
    SLICE_X52Y31         FDRE                                         r  hdmi_ctrl_inst/hdmi_stream_inst/HD_D_reg[4]/C
                         clock pessimism              0.462     5.595    
                         clock uncertainty           -0.064     5.531    
    SLICE_X52Y31         FDRE (Setup_fdre_C_D)        0.029     5.560    hdmi_ctrl_inst/hdmi_stream_inst/HD_D_reg[4]
  -------------------------------------------------------------------
                         required time                          5.560    
                         arrival time                          -5.330    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.282ns  (required time - arrival time)
  Source:                 hdmi_ctrl_inst/hdmi_stream_inst/data_pos_out_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_150MHz_clk_wiz_0_1  {rise@0.000ns fall@3.368ns period=6.737ns})
  Destination:            hdmi_ctrl_inst/hdmi_stream_inst/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_150MHz_clk_wiz_0_1  {rise@0.000ns fall@3.368ns period=6.737ns})
  Path Group:             clk_150MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.737ns  (clk_150MHz_clk_wiz_0_1 rise@6.737ns - clk_150MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.447ns  (logic 0.434ns (7.968%)  route 5.013ns (92.032%))
  Logic Levels:           0  
  Clock Path Skew:        -0.378ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.567ns = ( 5.170 - 6.737 ) 
    Source Clock Delay      (SCD):    -0.727ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    clk_wiz_0_inst/inst/clk_150MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=186, routed)         1.885    -0.727    hdmi_ctrl_inst/hdmi_stream_inst/CLK
    DSP48_X4Y14          DSP48E1                                      r  hdmi_ctrl_inst/hdmi_stream_inst/data_pos_out_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X4Y14          DSP48E1 (Prop_dsp48e1_CLK_P[7])
                                                      0.434    -0.293 r  hdmi_ctrl_inst/hdmi_stream_inst/data_pos_out_reg/P[7]
                         net (fo=89, routed)          5.013     4.720    hdmi_ctrl_inst/hdmi_stream_inst/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/addra[7]
    RAMB36_X2Y13         RAMB36E1                                     r  hdmi_ctrl_inst/hdmi_stream_inst/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_150MHz_clk_wiz_0_1 rise edge)
                                                      6.737     6.737 r  
    Y9                                                0.000     6.737 r  clk (IN)
                         net (fo=0)                   0.000     6.737    clk_wiz_0_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     8.157 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.318    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438     1.881 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691     3.572    clk_wiz_0_inst/inst/clk_150MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.663 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=186, routed)         1.507     5.170    hdmi_ctrl_inst/hdmi_stream_inst/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y13         RAMB36E1                                     r  hdmi_ctrl_inst/hdmi_stream_inst/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.462     5.632    
                         clock uncertainty           -0.064     5.568    
    RAMB36_X2Y13         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566     5.002    hdmi_ctrl_inst/hdmi_stream_inst/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          5.002    
                         arrival time                          -4.720    
  -------------------------------------------------------------------
                         slack                                  0.282    

Slack (MET) :             0.326ns  (required time - arrival time)
  Source:                 hdmi_ctrl_inst/hdmi_stream_inst/data_pos_out_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_150MHz_clk_wiz_0_1  {rise@0.000ns fall@3.368ns period=6.737ns})
  Destination:            hdmi_ctrl_inst/hdmi_stream_inst/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[72].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ADDRARDADDR[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_150MHz_clk_wiz_0_1  {rise@0.000ns fall@3.368ns period=6.737ns})
  Path Group:             clk_150MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.737ns  (clk_150MHz_clk_wiz_0_1 rise@6.737ns - clk_150MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.472ns  (logic 0.434ns (7.932%)  route 5.038ns (92.068%))
  Logic Levels:           0  
  Clock Path Skew:        -0.310ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.499ns = ( 5.238 - 6.737 ) 
    Source Clock Delay      (SCD):    -0.727ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    clk_wiz_0_inst/inst/clk_150MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=186, routed)         1.885    -0.727    hdmi_ctrl_inst/hdmi_stream_inst/CLK
    DSP48_X4Y14          DSP48E1                                      r  hdmi_ctrl_inst/hdmi_stream_inst/data_pos_out_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X4Y14          DSP48E1 (Prop_dsp48e1_CLK_P[2])
                                                      0.434    -0.293 r  hdmi_ctrl_inst/hdmi_stream_inst/data_pos_out_reg/P[2]
                         net (fo=89, routed)          5.038     4.744    hdmi_ctrl_inst/hdmi_stream_inst/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[72].ram.r/prim_noinit.ram/addra[2]
    RAMB36_X3Y18         RAMB36E1                                     r  hdmi_ctrl_inst/hdmi_stream_inst/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[72].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ADDRARDADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_150MHz_clk_wiz_0_1 rise edge)
                                                      6.737     6.737 r  
    Y9                                                0.000     6.737 r  clk (IN)
                         net (fo=0)                   0.000     6.737    clk_wiz_0_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     8.157 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.318    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438     1.881 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691     3.572    clk_wiz_0_inst/inst/clk_150MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.663 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=186, routed)         1.575     5.238    hdmi_ctrl_inst/hdmi_stream_inst/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[72].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y18         RAMB36E1                                     r  hdmi_ctrl_inst/hdmi_stream_inst/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[72].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.462     5.700    
                         clock uncertainty           -0.064     5.636    
    RAMB36_X3Y18         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[2])
                                                     -0.566     5.070    hdmi_ctrl_inst/hdmi_stream_inst/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[72].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                          5.070    
                         arrival time                          -4.744    
  -------------------------------------------------------------------
                         slack                                  0.326    

Slack (MET) :             0.329ns  (required time - arrival time)
  Source:                 hdmi_ctrl_inst/hdmi_stream_inst/data_pos_out_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_150MHz_clk_wiz_0_1  {rise@0.000ns fall@3.368ns period=6.737ns})
  Destination:            hdmi_ctrl_inst/hdmi_stream_inst/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[53].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_150MHz_clk_wiz_0_1  {rise@0.000ns fall@3.368ns period=6.737ns})
  Path Group:             clk_150MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.737ns  (clk_150MHz_clk_wiz_0_1 rise@6.737ns - clk_150MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.425ns  (logic 0.434ns (8.000%)  route 4.991ns (92.000%))
  Logic Levels:           0  
  Clock Path Skew:        -0.353ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.556ns = ( 5.181 - 6.737 ) 
    Source Clock Delay      (SCD):    -0.727ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    clk_wiz_0_inst/inst/clk_150MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=186, routed)         1.885    -0.727    hdmi_ctrl_inst/hdmi_stream_inst/CLK
    DSP48_X4Y14          DSP48E1                                      r  hdmi_ctrl_inst/hdmi_stream_inst/data_pos_out_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X4Y14          DSP48E1 (Prop_dsp48e1_CLK_P[3])
                                                      0.434    -0.293 r  hdmi_ctrl_inst/hdmi_stream_inst/data_pos_out_reg/P[3]
                         net (fo=89, routed)          4.991     4.698    hdmi_ctrl_inst/hdmi_stream_inst/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[53].ram.r/prim_noinit.ram/addra[3]
    RAMB36_X2Y5          RAMB36E1                                     r  hdmi_ctrl_inst/hdmi_stream_inst/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[53].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_150MHz_clk_wiz_0_1 rise edge)
                                                      6.737     6.737 r  
    Y9                                                0.000     6.737 r  clk (IN)
                         net (fo=0)                   0.000     6.737    clk_wiz_0_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     8.157 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.318    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438     1.881 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691     3.572    clk_wiz_0_inst/inst/clk_150MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.663 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=186, routed)         1.518     5.181    hdmi_ctrl_inst/hdmi_stream_inst/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[53].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y5          RAMB36E1                                     r  hdmi_ctrl_inst/hdmi_stream_inst/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[53].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.476     5.657    
                         clock uncertainty           -0.064     5.593    
    RAMB36_X2Y5          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.566     5.027    hdmi_ctrl_inst/hdmi_stream_inst/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[53].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          5.027    
                         arrival time                          -4.698    
  -------------------------------------------------------------------
                         slack                                  0.329    

Slack (MET) :             0.338ns  (required time - arrival time)
  Source:                 hdmi_ctrl_inst/hdmi_stream_inst/data_pos_out_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_150MHz_clk_wiz_0_1  {rise@0.000ns fall@3.368ns period=6.737ns})
  Destination:            hdmi_ctrl_inst/hdmi_stream_inst/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[43].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_150MHz_clk_wiz_0_1  {rise@0.000ns fall@3.368ns period=6.737ns})
  Path Group:             clk_150MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.737ns  (clk_150MHz_clk_wiz_0_1 rise@6.737ns - clk_150MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.425ns  (logic 0.434ns (8.000%)  route 4.991ns (92.000%))
  Logic Levels:           0  
  Clock Path Skew:        -0.344ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.547ns = ( 5.190 - 6.737 ) 
    Source Clock Delay      (SCD):    -0.727ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    clk_wiz_0_inst/inst/clk_150MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=186, routed)         1.885    -0.727    hdmi_ctrl_inst/hdmi_stream_inst/CLK
    DSP48_X4Y14          DSP48E1                                      r  hdmi_ctrl_inst/hdmi_stream_inst/data_pos_out_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X4Y14          DSP48E1 (Prop_dsp48e1_CLK_P[3])
                                                      0.434    -0.293 r  hdmi_ctrl_inst/hdmi_stream_inst/data_pos_out_reg/P[3]
                         net (fo=89, routed)          4.991     4.698    hdmi_ctrl_inst/hdmi_stream_inst/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[43].ram.r/prim_noinit.ram/addra[3]
    RAMB36_X2Y7          RAMB36E1                                     r  hdmi_ctrl_inst/hdmi_stream_inst/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[43].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_150MHz_clk_wiz_0_1 rise edge)
                                                      6.737     6.737 r  
    Y9                                                0.000     6.737 r  clk (IN)
                         net (fo=0)                   0.000     6.737    clk_wiz_0_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     8.157 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.318    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438     1.881 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691     3.572    clk_wiz_0_inst/inst/clk_150MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.663 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=186, routed)         1.527     5.190    hdmi_ctrl_inst/hdmi_stream_inst/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[43].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y7          RAMB36E1                                     r  hdmi_ctrl_inst/hdmi_stream_inst/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[43].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.476     5.666    
                         clock uncertainty           -0.064     5.602    
    RAMB36_X2Y7          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.566     5.036    hdmi_ctrl_inst/hdmi_stream_inst/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[43].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          5.036    
                         arrival time                          -4.698    
  -------------------------------------------------------------------
                         slack                                  0.338    

Slack (MET) :             0.364ns  (required time - arrival time)
  Source:                 hdmi_ctrl_inst/hdmi_stream_inst/data_pos_out_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_150MHz_clk_wiz_0_1  {rise@0.000ns fall@3.368ns period=6.737ns})
  Destination:            hdmi_ctrl_inst/hdmi_stream_inst/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_150MHz_clk_wiz_0_1  {rise@0.000ns fall@3.368ns period=6.737ns})
  Path Group:             clk_150MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.737ns  (clk_150MHz_clk_wiz_0_1 rise@6.737ns - clk_150MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.417ns  (logic 0.434ns (8.012%)  route 4.983ns (91.988%))
  Logic Levels:           0  
  Clock Path Skew:        -0.327ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.516ns = ( 5.221 - 6.737 ) 
    Source Clock Delay      (SCD):    -0.727ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    clk_wiz_0_inst/inst/clk_150MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=186, routed)         1.885    -0.727    hdmi_ctrl_inst/hdmi_stream_inst/CLK
    DSP48_X4Y14          DSP48E1                                      r  hdmi_ctrl_inst/hdmi_stream_inst/data_pos_out_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X4Y14          DSP48E1 (Prop_dsp48e1_CLK_P[5])
                                                      0.434    -0.293 r  hdmi_ctrl_inst/hdmi_stream_inst/data_pos_out_reg/P[5]
                         net (fo=89, routed)          4.983     4.690    hdmi_ctrl_inst/hdmi_stream_inst/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/addra[5]
    RAMB36_X3Y14         RAMB36E1                                     r  hdmi_ctrl_inst/hdmi_stream_inst/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_150MHz_clk_wiz_0_1 rise edge)
                                                      6.737     6.737 r  
    Y9                                                0.000     6.737 r  clk (IN)
                         net (fo=0)                   0.000     6.737    clk_wiz_0_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     8.157 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.318    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438     1.881 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691     3.572    clk_wiz_0_inst/inst/clk_150MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.663 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=186, routed)         1.558     5.221    hdmi_ctrl_inst/hdmi_stream_inst/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y14         RAMB36E1                                     r  hdmi_ctrl_inst/hdmi_stream_inst/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.462     5.683    
                         clock uncertainty           -0.064     5.619    
    RAMB36_X3Y14         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.566     5.053    hdmi_ctrl_inst/hdmi_stream_inst/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          5.053    
                         arrival time                          -4.690    
  -------------------------------------------------------------------
                         slack                                  0.364    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 hdmi_ctrl_inst/hdmi_stream_inst/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_150MHz_clk_wiz_0_1  {rise@0.000ns fall@3.368ns period=6.737ns})
  Destination:            hdmi_ctrl_inst/hdmi_stream_inst/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_150MHz_clk_wiz_0_1  {rise@0.000ns fall@3.368ns period=6.737ns})
  Path Group:             clk_150MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_150MHz_clk_wiz_0_1 rise@0.000ns - clk_150MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    clk_wiz_0_inst/inst/clk_150MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=186, routed)         0.582    -0.597    hdmi_ctrl_inst/hdmi_stream_inst/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X89Y32         FDRE                                         r  hdmi_ctrl_inst/hdmi_stream_inst/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y32         FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  hdmi_ctrl_inst/hdmi_stream_inst/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=1, routed)           0.116    -0.339    hdmi_ctrl_inst/hdmi_stream_inst/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[0]
    SLICE_X89Y32         FDRE                                         r  hdmi_ctrl_inst/hdmi_stream_inst/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_150MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    clk_wiz_0_inst/inst/clk_150MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=186, routed)         0.848    -0.837    hdmi_ctrl_inst/hdmi_stream_inst/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X89Y32         FDRE                                         r  hdmi_ctrl_inst/hdmi_stream_inst/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
                         clock pessimism              0.240    -0.597    
    SLICE_X89Y32         FDRE (Hold_fdre_C_D)         0.070    -0.527    hdmi_ctrl_inst/hdmi_stream_inst/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]
  -------------------------------------------------------------------
                         required time                          0.527    
                         arrival time                          -0.339    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 hdmi_ctrl_inst/hdmi_stream_inst/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_150MHz_clk_wiz_0_1  {rise@0.000ns fall@3.368ns period=6.737ns})
  Destination:            hdmi_ctrl_inst/hdmi_stream_inst/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_150MHz_clk_wiz_0_1  {rise@0.000ns fall@3.368ns period=6.737ns})
  Path Group:             clk_150MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_150MHz_clk_wiz_0_1 rise@0.000ns - clk_150MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    clk_wiz_0_inst/inst/clk_150MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=186, routed)         0.582    -0.597    hdmi_ctrl_inst/hdmi_stream_inst/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X89Y32         FDRE                                         r  hdmi_ctrl_inst/hdmi_stream_inst/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y32         FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  hdmi_ctrl_inst/hdmi_stream_inst/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/Q
                         net (fo=1, routed)           0.116    -0.339    hdmi_ctrl_inst/hdmi_stream_inst/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[1]
    SLICE_X89Y32         FDRE                                         r  hdmi_ctrl_inst/hdmi_stream_inst/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_150MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    clk_wiz_0_inst/inst/clk_150MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=186, routed)         0.848    -0.837    hdmi_ctrl_inst/hdmi_stream_inst/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X89Y32         FDRE                                         r  hdmi_ctrl_inst/hdmi_stream_inst/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
                         clock pessimism              0.240    -0.597    
    SLICE_X89Y32         FDRE (Hold_fdre_C_D)         0.066    -0.531    hdmi_ctrl_inst/hdmi_stream_inst/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]
  -------------------------------------------------------------------
                         required time                          0.531    
                         arrival time                          -0.339    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 hdmi_ctrl_inst/hdmi_stream_inst/v_cnt_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_150MHz_clk_wiz_0_1  {rise@0.000ns fall@3.368ns period=6.737ns})
  Destination:            hdmi_ctrl_inst/hdmi_stream_inst/HD_DE_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_150MHz_clk_wiz_0_1  {rise@0.000ns fall@3.368ns period=6.737ns})
  Path Group:             clk_150MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_150MHz_clk_wiz_0_1 rise@0.000ns - clk_150MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.209ns (61.397%)  route 0.131ns (38.603%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    clk_wiz_0_inst/inst/clk_150MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=186, routed)         0.609    -0.570    hdmi_ctrl_inst/hdmi_stream_inst/CLK
    SLICE_X94Y38         FDCE                                         r  hdmi_ctrl_inst/hdmi_stream_inst/v_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y38         FDCE (Prop_fdce_C_Q)         0.164    -0.406 f  hdmi_ctrl_inst/hdmi_stream_inst/v_cnt_reg[6]/Q
                         net (fo=5, routed)           0.131    -0.274    hdmi_ctrl_inst/hdmi_stream_inst/v_cnt_reg_n_0_[6]
    SLICE_X94Y37         LUT5 (Prop_lut5_I2_O)        0.045    -0.229 r  hdmi_ctrl_inst/hdmi_stream_inst/HD_DE_i_1/O
                         net (fo=1, routed)           0.000    -0.229    hdmi_ctrl_inst/hdmi_stream_inst/HD_DE0
    SLICE_X94Y37         FDRE                                         r  hdmi_ctrl_inst/hdmi_stream_inst/HD_DE_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_150MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    clk_wiz_0_inst/inst/clk_150MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=186, routed)         0.877    -0.808    hdmi_ctrl_inst/hdmi_stream_inst/CLK
    SLICE_X94Y37         FDRE                                         r  hdmi_ctrl_inst/hdmi_stream_inst/HD_DE_reg/C
                         clock pessimism              0.252    -0.556    
    SLICE_X94Y37         FDRE (Hold_fdre_C_D)         0.120    -0.436    hdmi_ctrl_inst/hdmi_stream_inst/HD_DE_reg
  -------------------------------------------------------------------
                         required time                          0.436    
                         arrival time                          -0.229    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 hdmi_ctrl_inst/hdmi_stream_inst/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_150MHz_clk_wiz_0_1  {rise@0.000ns fall@3.368ns period=6.737ns})
  Destination:            hdmi_ctrl_inst/hdmi_stream_inst/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_150MHz_clk_wiz_0_1  {rise@0.000ns fall@3.368ns period=6.737ns})
  Path Group:             clk_150MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_150MHz_clk_wiz_0_1 rise@0.000ns - clk_150MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.530ns  (logic 0.164ns (30.971%)  route 0.366ns (69.029%))
  Logic Levels:           0  
  Clock Path Skew:        0.243ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    clk_wiz_0_inst/inst/clk_150MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=186, routed)         0.577    -0.602    hdmi_ctrl_inst/hdmi_stream_inst/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X54Y37         FDRE                                         r  hdmi_ctrl_inst/hdmi_stream_inst/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y37         FDRE (Prop_fdre_C_Q)         0.164    -0.438 r  hdmi_ctrl_inst/hdmi_stream_inst/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/Q
                         net (fo=66, routed)          0.366    -0.072    hdmi_ctrl_inst/hdmi_stream_inst/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[3]
    SLICE_X48Y38         FDRE                                         r  hdmi_ctrl_inst/hdmi_stream_inst/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_150MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    clk_wiz_0_inst/inst/clk_150MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=186, routed)         0.825    -0.860    hdmi_ctrl_inst/hdmi_stream_inst/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X48Y38         FDRE                                         r  hdmi_ctrl_inst/hdmi_stream_inst/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/C
                         clock pessimism              0.502    -0.358    
    SLICE_X48Y38         FDRE (Hold_fdre_C_D)         0.070    -0.288    hdmi_ctrl_inst/hdmi_stream_inst/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]
  -------------------------------------------------------------------
                         required time                          0.288    
                         arrival time                          -0.072    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 hdmi_ctrl_inst/hdmi_stream_inst/hm_cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_150MHz_clk_wiz_0_1  {rise@0.000ns fall@3.368ns period=6.737ns})
  Destination:            hdmi_ctrl_inst/hdmi_stream_inst/hm_cnt_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_150MHz_clk_wiz_0_1  {rise@0.000ns fall@3.368ns period=6.737ns})
  Path Group:             clk_150MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_150MHz_clk_wiz_0_1 rise@0.000ns - clk_150MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.189ns (49.135%)  route 0.196ns (50.865%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    clk_wiz_0_inst/inst/clk_150MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=186, routed)         0.608    -0.571    hdmi_ctrl_inst/hdmi_stream_inst/CLK
    SLICE_X103Y36        FDCE                                         r  hdmi_ctrl_inst/hdmi_stream_inst/hm_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y36        FDCE (Prop_fdce_C_Q)         0.141    -0.430 r  hdmi_ctrl_inst/hdmi_stream_inst/hm_cnt_reg[1]/Q
                         net (fo=7, routed)           0.196    -0.234    hdmi_ctrl_inst/hdmi_stream_inst/hm_cnt_reg_n_0_[1]
    SLICE_X102Y35        LUT5 (Prop_lut5_I2_O)        0.048    -0.186 r  hdmi_ctrl_inst/hdmi_stream_inst/hm_cnt[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.186    hdmi_ctrl_inst/hdmi_stream_inst/hm_cnt[3]_i_1_n_0
    SLICE_X102Y35        FDCE                                         r  hdmi_ctrl_inst/hdmi_stream_inst/hm_cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_150MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    clk_wiz_0_inst/inst/clk_150MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=186, routed)         0.877    -0.808    hdmi_ctrl_inst/hdmi_stream_inst/CLK
    SLICE_X102Y35        FDCE                                         r  hdmi_ctrl_inst/hdmi_stream_inst/hm_cnt_reg[3]/C
                         clock pessimism              0.252    -0.556    
    SLICE_X102Y35        FDCE (Hold_fdce_C_D)         0.131    -0.425    hdmi_ctrl_inst/hdmi_stream_inst/hm_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          0.425    
                         arrival time                          -0.186    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 hdmi_ctrl_inst/hdmi_stream_inst/hm_cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_150MHz_clk_wiz_0_1  {rise@0.000ns fall@3.368ns period=6.737ns})
  Destination:            hdmi_ctrl_inst/hdmi_stream_inst/hm_cnt_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_150MHz_clk_wiz_0_1  {rise@0.000ns fall@3.368ns period=6.737ns})
  Path Group:             clk_150MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_150MHz_clk_wiz_0_1 rise@0.000ns - clk_150MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.186ns (48.735%)  route 0.196ns (51.265%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    clk_wiz_0_inst/inst/clk_150MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=186, routed)         0.608    -0.571    hdmi_ctrl_inst/hdmi_stream_inst/CLK
    SLICE_X103Y36        FDCE                                         r  hdmi_ctrl_inst/hdmi_stream_inst/hm_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y36        FDCE (Prop_fdce_C_Q)         0.141    -0.430 r  hdmi_ctrl_inst/hdmi_stream_inst/hm_cnt_reg[1]/Q
                         net (fo=7, routed)           0.196    -0.234    hdmi_ctrl_inst/hdmi_stream_inst/hm_cnt_reg_n_0_[1]
    SLICE_X102Y35        LUT4 (Prop_lut4_I1_O)        0.045    -0.189 r  hdmi_ctrl_inst/hdmi_stream_inst/hm_cnt[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.189    hdmi_ctrl_inst/hdmi_stream_inst/hm_cnt[2]_i_1_n_0
    SLICE_X102Y35        FDCE                                         r  hdmi_ctrl_inst/hdmi_stream_inst/hm_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_150MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    clk_wiz_0_inst/inst/clk_150MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=186, routed)         0.877    -0.808    hdmi_ctrl_inst/hdmi_stream_inst/CLK
    SLICE_X102Y35        FDCE                                         r  hdmi_ctrl_inst/hdmi_stream_inst/hm_cnt_reg[2]/C
                         clock pessimism              0.252    -0.556    
    SLICE_X102Y35        FDCE (Hold_fdce_C_D)         0.120    -0.436    hdmi_ctrl_inst/hdmi_stream_inst/hm_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          0.436    
                         arrival time                          -0.189    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 hdmi_ctrl_inst/hdmi_stream_inst/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_150MHz_clk_wiz_0_1  {rise@0.000ns fall@3.368ns period=6.737ns})
  Destination:            hdmi_ctrl_inst/hdmi_stream_inst/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_150MHz_clk_wiz_0_1  {rise@0.000ns fall@3.368ns period=6.737ns})
  Path Group:             clk_150MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_150MHz_clk_wiz_0_1 rise@0.000ns - clk_150MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.141ns (43.458%)  route 0.183ns (56.542%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    clk_wiz_0_inst/inst/clk_150MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=186, routed)         0.577    -0.602    hdmi_ctrl_inst/hdmi_stream_inst/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X59Y36         FDRE                                         r  hdmi_ctrl_inst/hdmi_stream_inst/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y36         FDRE (Prop_fdre_C_Q)         0.141    -0.461 r  hdmi_ctrl_inst/hdmi_stream_inst/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=1, routed)           0.183    -0.277    hdmi_ctrl_inst/hdmi_stream_inst/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[2]
    SLICE_X58Y37         FDRE                                         r  hdmi_ctrl_inst/hdmi_stream_inst/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_150MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    clk_wiz_0_inst/inst/clk_150MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=186, routed)         0.846    -0.839    hdmi_ctrl_inst/hdmi_stream_inst/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X58Y37         FDRE                                         r  hdmi_ctrl_inst/hdmi_stream_inst/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
                         clock pessimism              0.253    -0.586    
    SLICE_X58Y37         FDRE (Hold_fdre_C_D)         0.059    -0.527    hdmi_ctrl_inst/hdmi_stream_inst/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]
  -------------------------------------------------------------------
                         required time                          0.527    
                         arrival time                          -0.277    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 hdmi_ctrl_inst/hdmi_stream_inst/hm_cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_150MHz_clk_wiz_0_1  {rise@0.000ns fall@3.368ns period=6.737ns})
  Destination:            hdmi_ctrl_inst/hdmi_stream_inst/hm_cnt_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_150MHz_clk_wiz_0_1  {rise@0.000ns fall@3.368ns period=6.737ns})
  Path Group:             clk_150MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_150MHz_clk_wiz_0_1 rise@0.000ns - clk_150MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.186ns (48.229%)  route 0.200ns (51.771%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    clk_wiz_0_inst/inst/clk_150MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=186, routed)         0.608    -0.571    hdmi_ctrl_inst/hdmi_stream_inst/CLK
    SLICE_X103Y36        FDCE                                         r  hdmi_ctrl_inst/hdmi_stream_inst/hm_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y36        FDCE (Prop_fdce_C_Q)         0.141    -0.430 r  hdmi_ctrl_inst/hdmi_stream_inst/hm_cnt_reg[1]/Q
                         net (fo=7, routed)           0.200    -0.230    hdmi_ctrl_inst/hdmi_stream_inst/hm_cnt_reg_n_0_[1]
    SLICE_X102Y35        LUT6 (Prop_lut6_I2_O)        0.045    -0.185 r  hdmi_ctrl_inst/hdmi_stream_inst/hm_cnt[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.185    hdmi_ctrl_inst/hdmi_stream_inst/hm_cnt[4]_i_1_n_0
    SLICE_X102Y35        FDCE                                         r  hdmi_ctrl_inst/hdmi_stream_inst/hm_cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_150MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    clk_wiz_0_inst/inst/clk_150MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=186, routed)         0.877    -0.808    hdmi_ctrl_inst/hdmi_stream_inst/CLK
    SLICE_X102Y35        FDCE                                         r  hdmi_ctrl_inst/hdmi_stream_inst/hm_cnt_reg[4]/C
                         clock pessimism              0.252    -0.556    
    SLICE_X102Y35        FDCE (Hold_fdce_C_D)         0.121    -0.435    hdmi_ctrl_inst/hdmi_stream_inst/hm_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                          0.435    
                         arrival time                          -0.185    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 hdmi_ctrl_inst/hdmi_stream_inst/hm_cnt_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_150MHz_clk_wiz_0_1  {rise@0.000ns fall@3.368ns period=6.737ns})
  Destination:            hdmi_ctrl_inst/hdmi_stream_inst/hm_cnt_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_150MHz_clk_wiz_0_1  {rise@0.000ns fall@3.368ns period=6.737ns})
  Path Group:             clk_150MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_150MHz_clk_wiz_0_1 rise@0.000ns - clk_150MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.226ns (66.074%)  route 0.116ns (33.926%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    clk_wiz_0_inst/inst/clk_150MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=186, routed)         0.608    -0.571    hdmi_ctrl_inst/hdmi_stream_inst/CLK
    SLICE_X103Y36        FDCE                                         r  hdmi_ctrl_inst/hdmi_stream_inst/hm_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y36        FDCE (Prop_fdce_C_Q)         0.128    -0.443 r  hdmi_ctrl_inst/hdmi_stream_inst/hm_cnt_reg[8]/Q
                         net (fo=3, routed)           0.116    -0.327    hdmi_ctrl_inst/hdmi_stream_inst/hm_cnt_reg_n_0_[8]
    SLICE_X103Y36        LUT6 (Prop_lut6_I1_O)        0.098    -0.229 r  hdmi_ctrl_inst/hdmi_stream_inst/hm_cnt[9]_i_2/O
                         net (fo=1, routed)           0.000    -0.229    hdmi_ctrl_inst/hdmi_stream_inst/hm_cnt[9]_i_2_n_0
    SLICE_X103Y36        FDCE                                         r  hdmi_ctrl_inst/hdmi_stream_inst/hm_cnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_150MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    clk_wiz_0_inst/inst/clk_150MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=186, routed)         0.877    -0.808    hdmi_ctrl_inst/hdmi_stream_inst/CLK
    SLICE_X103Y36        FDCE                                         r  hdmi_ctrl_inst/hdmi_stream_inst/hm_cnt_reg[9]/C
                         clock pessimism              0.237    -0.571    
    SLICE_X103Y36        FDCE (Hold_fdce_C_D)         0.092    -0.479    hdmi_ctrl_inst/hdmi_stream_inst/hm_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                          0.479    
                         arrival time                          -0.229    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 hdmi_ctrl_inst/hdmi_stream_inst/vm_cnt_incr_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_150MHz_clk_wiz_0_1  {rise@0.000ns fall@3.368ns period=6.737ns})
  Destination:            hdmi_ctrl_inst/hdmi_stream_inst/vm_cnt_incr_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_150MHz_clk_wiz_0_1  {rise@0.000ns fall@3.368ns period=6.737ns})
  Path Group:             clk_150MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_150MHz_clk_wiz_0_1 rise@0.000ns - clk_150MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.207ns (54.155%)  route 0.175ns (45.845%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    clk_wiz_0_inst/inst/clk_150MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=186, routed)         0.608    -0.571    hdmi_ctrl_inst/hdmi_stream_inst/CLK
    SLICE_X100Y35        FDCE                                         r  hdmi_ctrl_inst/hdmi_stream_inst/vm_cnt_incr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y35        FDCE (Prop_fdce_C_Q)         0.164    -0.407 r  hdmi_ctrl_inst/hdmi_stream_inst/vm_cnt_incr_reg[0]/Q
                         net (fo=3, routed)           0.175    -0.231    hdmi_ctrl_inst/hdmi_stream_inst/vm_cnt_incr_reg_n_0_[0]
    SLICE_X100Y35        LUT4 (Prop_lut4_I0_O)        0.043    -0.188 r  hdmi_ctrl_inst/hdmi_stream_inst/vm_cnt_incr[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.188    hdmi_ctrl_inst/hdmi_stream_inst/vm_cnt_incr[1]_i_1_n_0
    SLICE_X100Y35        FDCE                                         r  hdmi_ctrl_inst/hdmi_stream_inst/vm_cnt_incr_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_150MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    clk_wiz_0_inst/inst/clk_150MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=186, routed)         0.876    -0.809    hdmi_ctrl_inst/hdmi_stream_inst/CLK
    SLICE_X100Y35        FDCE                                         r  hdmi_ctrl_inst/hdmi_stream_inst/vm_cnt_incr_reg[1]/C
                         clock pessimism              0.238    -0.571    
    SLICE_X100Y35        FDCE (Hold_fdce_C_D)         0.131    -0.440    hdmi_ctrl_inst/hdmi_stream_inst/vm_cnt_incr_reg[1]
  -------------------------------------------------------------------
                         required time                          0.440    
                         arrival time                          -0.188    
  -------------------------------------------------------------------
                         slack                                  0.251    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_150MHz_clk_wiz_0_1
Waveform(ns):       { 0.000 3.368 }
Period(ns):         6.737
Sources:            { clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         6.737       3.845      RAMB36_X4Y2      hdmi_ctrl_inst/hdmi_stream_inst/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[65].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         6.737       3.845      RAMB36_X4Y3      hdmi_ctrl_inst/hdmi_stream_inst/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[65].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         6.737       3.845      RAMB36_X5Y2      hdmi_ctrl_inst/hdmi_stream_inst/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[66].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         6.737       3.845      RAMB36_X5Y3      hdmi_ctrl_inst/hdmi_stream_inst/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[66].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         6.737       3.845      RAMB36_X5Y12     hdmi_ctrl_inst/hdmi_stream_inst/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[67].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         6.737       3.845      RAMB36_X5Y13     hdmi_ctrl_inst/hdmi_stream_inst/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[67].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         6.737       3.845      RAMB36_X3Y0      hdmi_ctrl_inst/hdmi_stream_inst/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[68].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         6.737       3.845      RAMB36_X3Y1      hdmi_ctrl_inst/hdmi_stream_inst/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[68].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         6.737       3.845      RAMB36_X5Y6      hdmi_ctrl_inst/hdmi_stream_inst/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[69].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         6.737       3.845      RAMB36_X5Y7      hdmi_ctrl_inst/hdmi_stream_inst/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[69].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       6.737       206.623    MMCME2_ADV_X0Y0  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDCE/C              n/a            0.500         3.368       2.868      SLICE_X112Y23    hdmi_ctrl_inst/hdmi_stream_inst/HD_CLK_n_reg/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         3.368       2.868      SLICE_X112Y23    hdmi_ctrl_inst/hdmi_stream_inst/HD_CLK_n_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         3.368       2.868      SLICE_X113Y23    hdmi_ctrl_inst/hdmi_stream_inst/HD_CLK_p_reg/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         3.368       2.868      SLICE_X113Y23    hdmi_ctrl_inst/hdmi_stream_inst/HD_CLK_p_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.368       2.868      SLICE_X94Y37     hdmi_ctrl_inst/hdmi_stream_inst/HD_DE_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.368       2.868      SLICE_X94Y37     hdmi_ctrl_inst/hdmi_stream_inst/HD_DE_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.368       2.868      SLICE_X54Y31     hdmi_ctrl_inst/hdmi_stream_inst/HD_D_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.368       2.868      SLICE_X54Y31     hdmi_ctrl_inst/hdmi_stream_inst/HD_D_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.368       2.868      SLICE_X105Y13    hdmi_ctrl_inst/hdmi_stream_inst/HD_D_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.368       2.868      SLICE_X105Y13    hdmi_ctrl_inst/hdmi_stream_inst/HD_D_reg[10]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         3.368       2.868      SLICE_X112Y23    hdmi_ctrl_inst/hdmi_stream_inst/HD_CLK_n_reg/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         3.368       2.868      SLICE_X112Y23    hdmi_ctrl_inst/hdmi_stream_inst/HD_CLK_n_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         3.368       2.868      SLICE_X113Y23    hdmi_ctrl_inst/hdmi_stream_inst/HD_CLK_p_reg/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         3.368       2.868      SLICE_X113Y23    hdmi_ctrl_inst/hdmi_stream_inst/HD_CLK_p_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.368       2.868      SLICE_X94Y37     hdmi_ctrl_inst/hdmi_stream_inst/HD_DE_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.368       2.868      SLICE_X94Y37     hdmi_ctrl_inst/hdmi_stream_inst/HD_DE_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.368       2.868      SLICE_X54Y31     hdmi_ctrl_inst/hdmi_stream_inst/HD_D_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.368       2.868      SLICE_X54Y31     hdmi_ctrl_inst/hdmi_stream_inst/HD_D_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.368       2.868      SLICE_X105Y13    hdmi_ctrl_inst/hdmi_stream_inst/HD_D_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.368       2.868      SLICE_X105Y13    hdmi_ctrl_inst/hdmi_stream_inst/HD_D_reg[10]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_wiz_0_inst/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y2    clk_wiz_0_inst/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKFBOUT



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_100MHz_clk_wiz_0_1
  To Clock:  clk_150MHz_clk_wiz_0_1

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 hdmi_ctrl_inst/synchronizer_inst1/sync1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hdmi_ctrl_inst/synchronizer_inst1/sync2_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_150MHz_clk_wiz_0_1  {rise@0.000ns fall@3.368ns period=6.737ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.942ns  (logic 0.419ns (44.485%)  route 0.523ns (55.515%))
  Logic Levels:           0  
  Clock Path Skew:        -0.640ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.453ns
    Source Clock Delay      (SCD):    -0.814ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    clk_wiz_0_inst/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=285, routed)         1.798    -0.814    hdmi_ctrl_inst/synchronizer_inst1/clk_100MHz
    SLICE_X103Y39        FDRE                                         r  hdmi_ctrl_inst/synchronizer_inst1/sync1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y39        FDRE (Prop_fdre_C_Q)         0.419    -0.395 r  hdmi_ctrl_inst/synchronizer_inst1/sync1_reg[0]/Q
                         net (fo=1, routed)           0.523     0.128    hdmi_ctrl_inst/synchronizer_inst1/sync1
    SLICE_X103Y40        FDRE                                         r  hdmi_ctrl_inst/synchronizer_inst1/sync2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_150MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.582    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    -4.856 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    -3.165    clk_wiz_0_inst/inst/clk_150MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -3.074 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=186, routed)         1.620    -1.453    hdmi_ctrl_inst/synchronizer_inst1/CLK
    SLICE_X103Y40        FDRE                                         r  hdmi_ctrl_inst/synchronizer_inst1/sync2_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 hdmi_ctrl_inst/synchronizer_inst1/sync1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hdmi_ctrl_inst/synchronizer_inst1/sync2_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_150MHz_clk_wiz_0_1  {rise@0.000ns fall@3.368ns period=6.737ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.775ns  (logic 0.337ns (43.490%)  route 0.438ns (56.510%))
  Logic Levels:           0  
  Clock Path Skew:        0.640ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.814ns
    Source Clock Delay      (SCD):    -1.453ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.582    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    -4.856 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    -3.165    clk_wiz_0_inst/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.074 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=285, routed)         1.620    -1.453    hdmi_ctrl_inst/synchronizer_inst1/clk_100MHz
    SLICE_X103Y39        FDRE                                         r  hdmi_ctrl_inst/synchronizer_inst1/sync1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y39        FDRE (Prop_fdre_C_Q)         0.337    -1.116 r  hdmi_ctrl_inst/synchronizer_inst1/sync1_reg[0]/Q
                         net (fo=1, routed)           0.438    -0.678    hdmi_ctrl_inst/synchronizer_inst1/sync1
    SLICE_X103Y40        FDRE                                         r  hdmi_ctrl_inst/synchronizer_inst1/sync2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_150MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    clk_wiz_0_inst/inst/clk_150MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=186, routed)         1.798    -0.814    hdmi_ctrl_inst/synchronizer_inst1/CLK
    SLICE_X103Y40        FDRE                                         r  hdmi_ctrl_inst/synchronizer_inst1/sync2_reg[0]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_100MHz_clk_wiz_0_1
  To Clock:  

Max Delay            10 Endpoints
Min Delay            10 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 hdmi_ctrl_inst/i2c_stream_inst/acc_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LD[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.272ns  (logic 3.958ns (54.430%)  route 3.314ns (45.570%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    clk_wiz_0_inst/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=285, routed)         1.877    -0.735    hdmi_ctrl_inst/i2c_stream_inst/clk_100MHz
    SLICE_X109Y41        FDCE                                         r  hdmi_ctrl_inst/i2c_stream_inst/acc_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y41        FDCE (Prop_fdce_C_Q)         0.456    -0.279 r  hdmi_ctrl_inst/i2c_stream_inst/acc_reg[7]/Q
                         net (fo=6, routed)           3.314     3.035    acc[7]
    U14                  OBUF (Prop_obuf_I_O)         3.502     6.537 r  LD_OBUF[7]_inst/O
                         net (fo=0)                   0.000     6.537    LD[7]
    U14                                                               r  LD[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hdmi_ctrl_inst/i2c_stream_inst/i2c_base_inst/i2c_bus_inst/force_scl_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i2c_scl
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.253ns  (logic 4.007ns (64.078%)  route 2.246ns (35.922%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    clk_wiz_0_inst/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=285, routed)         1.877    -0.735    hdmi_ctrl_inst/i2c_stream_inst/i2c_base_inst/i2c_bus_inst/clk_100MHz
    SLICE_X110Y39        FDPE                                         r  hdmi_ctrl_inst/i2c_stream_inst/i2c_base_inst/i2c_bus_inst/force_scl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y39        FDPE (Prop_fdpe_C_Q)         0.456    -0.279 f  hdmi_ctrl_inst/i2c_stream_inst/i2c_base_inst/i2c_bus_inst/force_scl_reg/Q
                         net (fo=2, routed)           2.246     1.968    i2c_scl_IOBUF_inst/T
    AA18                 OBUFT (TriStatE_obuft_T_O)
                                                      3.551     5.518 r  i2c_scl_IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000     5.518    i2c_scl
    AA18                                                              r  i2c_scl (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hdmi_ctrl_inst/i2c_stream_inst/i2c_base_inst/i2c_bus_inst/force_sda_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i2c_sda
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.218ns  (logic 4.103ns (65.985%)  route 2.115ns (34.015%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    clk_wiz_0_inst/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=285, routed)         1.876    -0.736    hdmi_ctrl_inst/i2c_stream_inst/i2c_base_inst/i2c_bus_inst/clk_100MHz
    SLICE_X112Y38        FDPE                                         r  hdmi_ctrl_inst/i2c_stream_inst/i2c_base_inst/i2c_bus_inst/force_sda_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y38        FDPE (Prop_fdpe_C_Q)         0.518    -0.218 f  hdmi_ctrl_inst/i2c_stream_inst/i2c_base_inst/i2c_bus_inst/force_sda_reg/Q
                         net (fo=2, routed)           2.115     1.897    i2c_sda_IOBUF_inst/T
    Y16                  OBUFT (TriStatE_obuft_T_O)
                                                      3.585     5.482 r  i2c_sda_IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000     5.482    i2c_sda
    Y16                                                               r  i2c_sda (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hdmi_ctrl_inst/i2c_stream_inst/acc_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LD[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.142ns  (logic 3.987ns (64.919%)  route 2.155ns (35.081%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    clk_wiz_0_inst/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=285, routed)         1.877    -0.735    hdmi_ctrl_inst/i2c_stream_inst/clk_100MHz
    SLICE_X109Y42        FDCE                                         r  hdmi_ctrl_inst/i2c_stream_inst/acc_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y42        FDCE (Prop_fdce_C_Q)         0.456    -0.279 r  hdmi_ctrl_inst/i2c_stream_inst/acc_reg[5]/Q
                         net (fo=5, routed)           2.155     1.876    acc[5]
    W22                  OBUF (Prop_obuf_I_O)         3.531     5.407 r  LD_OBUF[5]_inst/O
                         net (fo=0)                   0.000     5.407    LD[5]
    W22                                                               r  LD[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hdmi_ctrl_inst/i2c_stream_inst/acc_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LD[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.038ns  (logic 3.968ns (65.719%)  route 2.070ns (34.281%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    clk_wiz_0_inst/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=285, routed)         1.878    -0.734    hdmi_ctrl_inst/i2c_stream_inst/clk_100MHz
    SLICE_X109Y44        FDCE                                         r  hdmi_ctrl_inst/i2c_stream_inst/acc_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y44        FDCE (Prop_fdce_C_Q)         0.456    -0.278 r  hdmi_ctrl_inst/i2c_stream_inst/acc_reg[6]/Q
                         net (fo=5, routed)           2.070     1.792    acc[6]
    U19                  OBUF (Prop_obuf_I_O)         3.512     5.305 r  LD_OBUF[6]_inst/O
                         net (fo=0)                   0.000     5.305    LD[6]
    U19                                                               r  LD[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hdmi_ctrl_inst/i2c_stream_inst/acc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LD[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.928ns  (logic 4.040ns (68.159%)  route 1.887ns (31.841%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    clk_wiz_0_inst/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=285, routed)         1.879    -0.733    hdmi_ctrl_inst/i2c_stream_inst/clk_100MHz
    SLICE_X112Y43        FDCE                                         r  hdmi_ctrl_inst/i2c_stream_inst/acc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y43        FDCE (Prop_fdce_C_Q)         0.518    -0.215 r  hdmi_ctrl_inst/i2c_stream_inst/acc_reg[0]/Q
                         net (fo=5, routed)           1.887     1.673    acc[0]
    T22                  OBUF (Prop_obuf_I_O)         3.522     5.195 r  LD_OBUF[0]_inst/O
                         net (fo=0)                   0.000     5.195    LD[0]
    T22                                                               r  LD[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hdmi_ctrl_inst/i2c_stream_inst/acc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LD[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.862ns  (logic 3.970ns (67.717%)  route 1.892ns (32.282%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    clk_wiz_0_inst/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=285, routed)         1.878    -0.734    hdmi_ctrl_inst/i2c_stream_inst/clk_100MHz
    SLICE_X109Y44        FDCE                                         r  hdmi_ctrl_inst/i2c_stream_inst/acc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y44        FDCE (Prop_fdce_C_Q)         0.456    -0.278 r  hdmi_ctrl_inst/i2c_stream_inst/acc_reg[1]/Q
                         net (fo=5, routed)           1.892     1.615    acc[1]
    T21                  OBUF (Prop_obuf_I_O)         3.514     5.129 r  LD_OBUF[1]_inst/O
                         net (fo=0)                   0.000     5.129    LD[1]
    T21                                                               r  LD[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hdmi_ctrl_inst/i2c_stream_inst/acc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LD[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.834ns  (logic 3.986ns (68.323%)  route 1.848ns (31.677%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    clk_wiz_0_inst/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=285, routed)         1.879    -0.733    hdmi_ctrl_inst/i2c_stream_inst/clk_100MHz
    SLICE_X111Y44        FDCE                                         r  hdmi_ctrl_inst/i2c_stream_inst/acc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y44        FDCE (Prop_fdce_C_Q)         0.456    -0.277 r  hdmi_ctrl_inst/i2c_stream_inst/acc_reg[3]/Q
                         net (fo=4, routed)           1.848     1.571    acc[3]
    U21                  OBUF (Prop_obuf_I_O)         3.530     5.101 r  LD_OBUF[3]_inst/O
                         net (fo=0)                   0.000     5.101    LD[3]
    U21                                                               r  LD[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hdmi_ctrl_inst/i2c_stream_inst/acc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LD[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.815ns  (logic 3.987ns (68.569%)  route 1.828ns (31.431%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    clk_wiz_0_inst/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=285, routed)         1.879    -0.733    hdmi_ctrl_inst/i2c_stream_inst/clk_100MHz
    SLICE_X111Y44        FDCE                                         r  hdmi_ctrl_inst/i2c_stream_inst/acc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y44        FDCE (Prop_fdce_C_Q)         0.456    -0.277 r  hdmi_ctrl_inst/i2c_stream_inst/acc_reg[2]/Q
                         net (fo=4, routed)           1.828     1.551    acc[2]
    U22                  OBUF (Prop_obuf_I_O)         3.531     5.082 r  LD_OBUF[2]_inst/O
                         net (fo=0)                   0.000     5.082    LD[2]
    U22                                                               r  LD[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hdmi_ctrl_inst/i2c_stream_inst/acc_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LD[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.673ns  (logic 3.993ns (70.389%)  route 1.680ns (29.611%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    clk_wiz_0_inst/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=285, routed)         1.879    -0.733    hdmi_ctrl_inst/i2c_stream_inst/clk_100MHz
    SLICE_X111Y44        FDCE                                         r  hdmi_ctrl_inst/i2c_stream_inst/acc_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y44        FDCE (Prop_fdce_C_Q)         0.456    -0.277 r  hdmi_ctrl_inst/i2c_stream_inst/acc_reg[4]/Q
                         net (fo=4, routed)           1.680     1.403    acc[4]
    V22                  OBUF (Prop_obuf_I_O)         3.537     4.940 r  LD_OBUF[4]_inst/O
                         net (fo=0)                   0.000     4.940    LD[4]
    V22                                                               r  LD[4] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 hdmi_ctrl_inst/i2c_stream_inst/acc_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LD[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.729ns  (logic 1.379ns (79.721%)  route 0.351ns (20.279%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    clk_wiz_0_inst/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=285, routed)         0.640    -0.539    hdmi_ctrl_inst/i2c_stream_inst/clk_100MHz
    SLICE_X111Y44        FDCE                                         r  hdmi_ctrl_inst/i2c_stream_inst/acc_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y44        FDCE (Prop_fdce_C_Q)         0.141    -0.398 r  hdmi_ctrl_inst/i2c_stream_inst/acc_reg[4]/Q
                         net (fo=4, routed)           0.351    -0.047    acc[4]
    V22                  OBUF (Prop_obuf_I_O)         1.238     1.191 r  LD_OBUF[4]_inst/O
                         net (fo=0)                   0.000     1.191    LD[4]
    V22                                                               r  LD[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hdmi_ctrl_inst/i2c_stream_inst/acc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LD[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.782ns  (logic 1.373ns (77.065%)  route 0.409ns (22.935%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    clk_wiz_0_inst/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=285, routed)         0.640    -0.539    hdmi_ctrl_inst/i2c_stream_inst/clk_100MHz
    SLICE_X111Y44        FDCE                                         r  hdmi_ctrl_inst/i2c_stream_inst/acc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y44        FDCE (Prop_fdce_C_Q)         0.141    -0.398 r  hdmi_ctrl_inst/i2c_stream_inst/acc_reg[2]/Q
                         net (fo=4, routed)           0.409     0.011    acc[2]
    U22                  OBUF (Prop_obuf_I_O)         1.232     1.243 r  LD_OBUF[2]_inst/O
                         net (fo=0)                   0.000     1.243    LD[2]
    U22                                                               r  LD[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hdmi_ctrl_inst/i2c_stream_inst/acc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LD[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.792ns  (logic 1.372ns (76.559%)  route 0.420ns (23.441%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    clk_wiz_0_inst/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=285, routed)         0.640    -0.539    hdmi_ctrl_inst/i2c_stream_inst/clk_100MHz
    SLICE_X111Y44        FDCE                                         r  hdmi_ctrl_inst/i2c_stream_inst/acc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y44        FDCE (Prop_fdce_C_Q)         0.141    -0.398 r  hdmi_ctrl_inst/i2c_stream_inst/acc_reg[3]/Q
                         net (fo=4, routed)           0.420     0.022    acc[3]
    U21                  OBUF (Prop_obuf_I_O)         1.231     1.253 r  LD_OBUF[3]_inst/O
                         net (fo=0)                   0.000     1.253    LD[3]
    U21                                                               r  LD[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hdmi_ctrl_inst/i2c_stream_inst/acc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LD[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.801ns  (logic 1.356ns (75.270%)  route 0.445ns (24.730%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    clk_wiz_0_inst/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=285, routed)         0.639    -0.540    hdmi_ctrl_inst/i2c_stream_inst/clk_100MHz
    SLICE_X109Y44        FDCE                                         r  hdmi_ctrl_inst/i2c_stream_inst/acc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y44        FDCE (Prop_fdce_C_Q)         0.141    -0.399 r  hdmi_ctrl_inst/i2c_stream_inst/acc_reg[1]/Q
                         net (fo=5, routed)           0.445     0.047    acc[1]
    T21                  OBUF (Prop_obuf_I_O)         1.215     1.262 r  LD_OBUF[1]_inst/O
                         net (fo=0)                   0.000     1.262    LD[1]
    T21                                                               r  LD[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hdmi_ctrl_inst/i2c_stream_inst/i2c_base_inst/i2c_bus_inst/force_sda_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i2c_sda
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.811ns  (logic 0.988ns (54.558%)  route 0.823ns (45.442%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    clk_wiz_0_inst/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=285, routed)         0.638    -0.541    hdmi_ctrl_inst/i2c_stream_inst/i2c_base_inst/i2c_bus_inst/clk_100MHz
    SLICE_X112Y38        FDPE                                         r  hdmi_ctrl_inst/i2c_stream_inst/i2c_base_inst/i2c_bus_inst/force_sda_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y38        FDPE (Prop_fdpe_C_Q)         0.164    -0.377 r  hdmi_ctrl_inst/i2c_stream_inst/i2c_base_inst/i2c_bus_inst/force_sda_reg/Q
                         net (fo=2, routed)           0.823     0.446    i2c_sda_IOBUF_inst/T
    Y16                  OBUFT (TriStatD_obuft_T_O)
                                                      0.824     1.270 r  i2c_sda_IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000     1.270    i2c_sda
    Y16                                                               r  i2c_sda (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hdmi_ctrl_inst/i2c_stream_inst/i2c_base_inst/i2c_bus_inst/force_scl_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i2c_scl
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.818ns  (logic 0.965ns (53.077%)  route 0.853ns (46.923%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    clk_wiz_0_inst/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=285, routed)         0.638    -0.541    hdmi_ctrl_inst/i2c_stream_inst/i2c_base_inst/i2c_bus_inst/clk_100MHz
    SLICE_X110Y39        FDPE                                         r  hdmi_ctrl_inst/i2c_stream_inst/i2c_base_inst/i2c_bus_inst/force_scl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y39        FDPE (Prop_fdpe_C_Q)         0.141    -0.400 r  hdmi_ctrl_inst/i2c_stream_inst/i2c_base_inst/i2c_bus_inst/force_scl_reg/Q
                         net (fo=2, routed)           0.853     0.453    i2c_scl_IOBUF_inst/T
    AA18                 OBUFT (TriStatD_obuft_T_O)
                                                      0.824     1.277 r  i2c_scl_IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000     1.277    i2c_scl
    AA18                                                              r  i2c_scl (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hdmi_ctrl_inst/i2c_stream_inst/acc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LD[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.830ns  (logic 1.387ns (75.818%)  route 0.442ns (24.182%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    clk_wiz_0_inst/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=285, routed)         0.640    -0.539    hdmi_ctrl_inst/i2c_stream_inst/clk_100MHz
    SLICE_X112Y43        FDCE                                         r  hdmi_ctrl_inst/i2c_stream_inst/acc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y43        FDCE (Prop_fdce_C_Q)         0.164    -0.375 r  hdmi_ctrl_inst/i2c_stream_inst/acc_reg[0]/Q
                         net (fo=5, routed)           0.442     0.068    acc[0]
    T22                  OBUF (Prop_obuf_I_O)         1.223     1.291 r  LD_OBUF[0]_inst/O
                         net (fo=0)                   0.000     1.291    LD[0]
    T22                                                               r  LD[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hdmi_ctrl_inst/i2c_stream_inst/acc_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LD[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.854ns  (logic 1.354ns (73.038%)  route 0.500ns (26.962%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    clk_wiz_0_inst/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=285, routed)         0.639    -0.540    hdmi_ctrl_inst/i2c_stream_inst/clk_100MHz
    SLICE_X109Y44        FDCE                                         r  hdmi_ctrl_inst/i2c_stream_inst/acc_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y44        FDCE (Prop_fdce_C_Q)         0.141    -0.399 r  hdmi_ctrl_inst/i2c_stream_inst/acc_reg[6]/Q
                         net (fo=5, routed)           0.500     0.101    acc[6]
    U19                  OBUF (Prop_obuf_I_O)         1.213     1.315 r  LD_OBUF[6]_inst/O
                         net (fo=0)                   0.000     1.315    LD[6]
    U19                                                               r  LD[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hdmi_ctrl_inst/i2c_stream_inst/acc_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LD[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.905ns  (logic 1.373ns (72.090%)  route 0.532ns (27.910%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    clk_wiz_0_inst/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=285, routed)         0.638    -0.541    hdmi_ctrl_inst/i2c_stream_inst/clk_100MHz
    SLICE_X109Y42        FDCE                                         r  hdmi_ctrl_inst/i2c_stream_inst/acc_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y42        FDCE (Prop_fdce_C_Q)         0.141    -0.400 r  hdmi_ctrl_inst/i2c_stream_inst/acc_reg[5]/Q
                         net (fo=5, routed)           0.532     0.132    acc[5]
    W22                  OBUF (Prop_obuf_I_O)         1.232     1.364 r  LD_OBUF[5]_inst/O
                         net (fo=0)                   0.000     1.364    LD[5]
    W22                                                               r  LD[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hdmi_ctrl_inst/i2c_stream_inst/acc_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LD[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.406ns  (logic 1.344ns (55.869%)  route 1.062ns (44.131%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    clk_wiz_0_inst/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=285, routed)         0.638    -0.541    hdmi_ctrl_inst/i2c_stream_inst/clk_100MHz
    SLICE_X109Y41        FDCE                                         r  hdmi_ctrl_inst/i2c_stream_inst/acc_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y41        FDCE (Prop_fdce_C_Q)         0.141    -0.400 r  hdmi_ctrl_inst/i2c_stream_inst/acc_reg[7]/Q
                         net (fo=6, routed)           1.062     0.662    acc[7]
    U14                  OBUF (Prop_obuf_I_O)         1.203     1.865 r  LD_OBUF[7]_inst/O
                         net (fo=0)                   0.000     1.865    LD[7]
    U14                                                               r  LD[7] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_150MHz_clk_wiz_0_1
  To Clock:  

Max Delay            20 Endpoints
Min Delay            20 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 hdmi_ctrl_inst/hdmi_stream_inst/HD_CLK_n_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_150MHz_clk_wiz_0_1  {rise@0.000ns fall@3.368ns period=6.737ns})
  Destination:            HD_CLK
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.295ns  (logic 4.407ns (60.411%)  route 2.888ns (39.589%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150MHz_clk_wiz_0_1 fall edge)
                                                      3.368     3.368 f  
    Y9                                                0.000     3.368 f  clk (IN)
                         net (fo=0)                   0.000     3.368    clk_wiz_0_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     4.859 f  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     6.144    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -1.199 f  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855     0.656    clk_wiz_0_inst/inst/clk_150MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.757 f  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=186, routed)         1.861     2.618    hdmi_ctrl_inst/hdmi_stream_inst/CLK
    SLICE_X112Y23        FDCE                                         r  hdmi_ctrl_inst/hdmi_stream_inst/HD_CLK_n_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y23        FDCE (Prop_fdce_C_Q)         0.524     3.142 r  hdmi_ctrl_inst/hdmi_stream_inst/HD_CLK_n_reg/Q
                         net (fo=2, routed)           1.224     4.366    hdmi_ctrl_inst/hdmi_stream_inst/HD_CLK_n
    SLICE_X112Y23        LUT2 (Prop_lut2_I0_O)        0.150     4.516 r  hdmi_ctrl_inst/hdmi_stream_inst/HD_CLK_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.664     6.180    HD_CLK_OBUF
    W18                  OBUF (Prop_obuf_I_O)         3.733     9.913 r  HD_CLK_OBUF_inst/O
                         net (fo=0)                   0.000     9.913    HD_CLK
    W18                                                               r  HD_CLK (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hdmi_ctrl_inst/hdmi_stream_inst/HD_D_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_150MHz_clk_wiz_0_1  {rise@0.000ns fall@3.368ns period=6.737ns})
  Destination:            HD_D[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.348ns  (logic 4.000ns (47.914%)  route 4.348ns (52.086%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    clk_wiz_0_inst/inst/clk_150MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=186, routed)         1.722    -0.890    hdmi_ctrl_inst/hdmi_stream_inst/CLK
    SLICE_X55Y38         FDRE                                         r  hdmi_ctrl_inst/hdmi_stream_inst/HD_D_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y38         FDRE (Prop_fdre_C_Q)         0.456    -0.434 r  hdmi_ctrl_inst/hdmi_stream_inst/HD_D_reg[9]/Q
                         net (fo=1, routed)           4.348     3.915    HD_D_OBUF[9]
    Y15                  OBUF (Prop_obuf_I_O)         3.544     7.458 r  HD_D_OBUF[9]_inst/O
                         net (fo=0)                   0.000     7.458    HD_D[9]
    Y15                                                               r  HD_D[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hdmi_ctrl_inst/hdmi_stream_inst/HD_D_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_150MHz_clk_wiz_0_1  {rise@0.000ns fall@3.368ns period=6.737ns})
  Destination:            HD_D[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.351ns  (logic 4.173ns (49.974%)  route 4.178ns (50.026%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    clk_wiz_0_inst/inst/clk_150MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=186, routed)         1.714    -0.898    hdmi_ctrl_inst/hdmi_stream_inst/CLK
    SLICE_X54Y31         FDRE                                         r  hdmi_ctrl_inst/hdmi_stream_inst/HD_D_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y31         FDRE (Prop_fdre_C_Q)         0.478    -0.420 r  hdmi_ctrl_inst/hdmi_stream_inst/HD_D_reg[1]/Q
                         net (fo=1, routed)           4.178     3.758    HD_D_OBUF[1]
    AA13                 OBUF (Prop_obuf_I_O)         3.695     7.453 r  HD_D_OBUF[1]_inst/O
                         net (fo=0)                   0.000     7.453    HD_D[1]
    AA13                                                              r  HD_D[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hdmi_ctrl_inst/hdmi_stream_inst/HD_D_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_150MHz_clk_wiz_0_1  {rise@0.000ns fall@3.368ns period=6.737ns})
  Destination:            HD_D[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.407ns  (logic 3.984ns (47.384%)  route 4.424ns (52.616%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    clk_wiz_0_inst/inst/clk_150MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=186, routed)         1.642    -0.970    hdmi_ctrl_inst/hdmi_stream_inst/CLK
    SLICE_X52Y31         FDRE                                         r  hdmi_ctrl_inst/hdmi_stream_inst/HD_D_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y31         FDRE (Prop_fdre_C_Q)         0.456    -0.514 r  hdmi_ctrl_inst/hdmi_stream_inst/HD_D_reg[4]/Q
                         net (fo=1, routed)           4.424     3.910    HD_D_OBUF[4]
    AB15                 OBUF (Prop_obuf_I_O)         3.528     7.438 r  HD_D_OBUF[4]_inst/O
                         net (fo=0)                   0.000     7.438    HD_D[4]
    AB15                                                              r  HD_D[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hdmi_ctrl_inst/hdmi_stream_inst/HD_D_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_150MHz_clk_wiz_0_1  {rise@0.000ns fall@3.368ns period=6.737ns})
  Destination:            HD_D[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.380ns  (logic 3.995ns (47.671%)  route 4.385ns (52.329%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    clk_wiz_0_inst/inst/clk_150MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=186, routed)         1.653    -0.959    hdmi_ctrl_inst/hdmi_stream_inst/CLK
    SLICE_X52Y44         FDRE                                         r  hdmi_ctrl_inst/hdmi_stream_inst/HD_D_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y44         FDRE (Prop_fdre_C_Q)         0.456    -0.503 r  hdmi_ctrl_inst/hdmi_stream_inst/HD_D_reg[8]/Q
                         net (fo=1, routed)           4.385     3.883    HD_D_OBUF[8]
    AA17                 OBUF (Prop_obuf_I_O)         3.539     7.422 r  HD_D_OBUF[8]_inst/O
                         net (fo=0)                   0.000     7.422    HD_D[8]
    AA17                                                              r  HD_D[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hdmi_ctrl_inst/hdmi_stream_inst/HD_D_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_150MHz_clk_wiz_0_1  {rise@0.000ns fall@3.368ns period=6.737ns})
  Destination:            HD_D[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.304ns  (logic 4.044ns (48.696%)  route 4.260ns (51.304%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    clk_wiz_0_inst/inst/clk_150MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=186, routed)         1.714    -0.898    hdmi_ctrl_inst/hdmi_stream_inst/CLK
    SLICE_X54Y31         FDRE                                         r  hdmi_ctrl_inst/hdmi_stream_inst/HD_D_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y31         FDRE (Prop_fdre_C_Q)         0.518    -0.380 r  hdmi_ctrl_inst/hdmi_stream_inst/HD_D_reg[0]/Q
                         net (fo=1, routed)           4.260     3.881    HD_D_OBUF[0]
    Y13                  OBUF (Prop_obuf_I_O)         3.526     7.407 r  HD_D_OBUF[0]_inst/O
                         net (fo=0)                   0.000     7.407    HD_D[0]
    Y13                                                               r  HD_D[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hdmi_ctrl_inst/hdmi_stream_inst/HD_D_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_150MHz_clk_wiz_0_1  {rise@0.000ns fall@3.368ns period=6.737ns})
  Destination:            HD_D[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.323ns  (logic 4.139ns (49.725%)  route 4.184ns (50.275%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    clk_wiz_0_inst/inst/clk_150MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=186, routed)         1.642    -0.970    hdmi_ctrl_inst/hdmi_stream_inst/CLK
    SLICE_X52Y31         FDRE                                         r  hdmi_ctrl_inst/hdmi_stream_inst/HD_D_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y31         FDRE (Prop_fdre_C_Q)         0.419    -0.551 r  hdmi_ctrl_inst/hdmi_stream_inst/HD_D_reg[5]/Q
                         net (fo=1, routed)           4.184     3.634    HD_D_OBUF[5]
    AB16                 OBUF (Prop_obuf_I_O)         3.720     7.353 r  HD_D_OBUF[5]_inst/O
                         net (fo=0)                   0.000     7.353    HD_D[5]
    AB16                                                              r  HD_D[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hdmi_ctrl_inst/hdmi_stream_inst/HD_D_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_150MHz_clk_wiz_0_1  {rise@0.000ns fall@3.368ns period=6.737ns})
  Destination:            HD_D[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.096ns  (logic 4.132ns (51.036%)  route 3.964ns (48.964%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    clk_wiz_0_inst/inst/clk_150MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=186, routed)         1.717    -0.895    hdmi_ctrl_inst/hdmi_stream_inst/CLK
    SLICE_X61Y31         FDRE                                         r  hdmi_ctrl_inst/hdmi_stream_inst/HD_D_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y31         FDRE (Prop_fdre_C_Q)         0.419    -0.476 r  hdmi_ctrl_inst/hdmi_stream_inst/HD_D_reg[3]/Q
                         net (fo=1, routed)           3.964     3.489    HD_D_OBUF[3]
    Y14                  OBUF (Prop_obuf_I_O)         3.713     7.201 r  HD_D_OBUF[3]_inst/O
                         net (fo=0)                   0.000     7.201    HD_D[3]
    Y14                                                               r  HD_D[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hdmi_ctrl_inst/hdmi_stream_inst/HD_D_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_150MHz_clk_wiz_0_1  {rise@0.000ns fall@3.368ns period=6.737ns})
  Destination:            HD_D[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.964ns  (logic 3.990ns (50.102%)  route 3.974ns (49.898%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    clk_wiz_0_inst/inst/clk_150MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=186, routed)         1.717    -0.895    hdmi_ctrl_inst/hdmi_stream_inst/CLK
    SLICE_X61Y31         FDRE                                         r  hdmi_ctrl_inst/hdmi_stream_inst/HD_D_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y31         FDRE (Prop_fdre_C_Q)         0.456    -0.439 r  hdmi_ctrl_inst/hdmi_stream_inst/HD_D_reg[2]/Q
                         net (fo=1, routed)           3.974     3.535    HD_D_OBUF[2]
    AA14                 OBUF (Prop_obuf_I_O)         3.534     7.069 r  HD_D_OBUF[2]_inst/O
                         net (fo=0)                   0.000     7.069    HD_D[2]
    AA14                                                              r  HD_D[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hdmi_ctrl_inst/hdmi_stream_inst/HD_D_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_150MHz_clk_wiz_0_1  {rise@0.000ns fall@3.368ns period=6.737ns})
  Destination:            HD_D[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.919ns  (logic 4.130ns (52.151%)  route 3.789ns (47.849%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    clk_wiz_0_inst/inst/clk_150MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=186, routed)         1.720    -0.892    hdmi_ctrl_inst/hdmi_stream_inst/CLK
    SLICE_X55Y35         FDRE                                         r  hdmi_ctrl_inst/hdmi_stream_inst/HD_D_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y35         FDRE (Prop_fdre_C_Q)         0.419    -0.473 r  hdmi_ctrl_inst/hdmi_stream_inst/HD_D_reg[7]/Q
                         net (fo=1, routed)           3.789     3.316    HD_D_OBUF[7]
    AB17                 OBUF (Prop_obuf_I_O)         3.711     7.027 r  HD_D_OBUF[7]_inst/O
                         net (fo=0)                   0.000     7.027    HD_D[7]
    AB17                                                              r  HD_D[7] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 hdmi_ctrl_inst/hdmi_stream_inst/HD_D_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_150MHz_clk_wiz_0_1  {rise@0.000ns fall@3.368ns period=6.737ns})
  Destination:            HD_D[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.879ns  (logic 1.382ns (73.533%)  route 0.497ns (26.467%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    clk_wiz_0_inst/inst/clk_150MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=186, routed)         0.608    -0.571    hdmi_ctrl_inst/hdmi_stream_inst/CLK
    SLICE_X105Y13        FDRE                                         r  hdmi_ctrl_inst/hdmi_stream_inst/HD_D_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y13        FDRE (Prop_fdre_C_Q)         0.141    -0.430 r  hdmi_ctrl_inst/hdmi_stream_inst/HD_D_reg[10]/Q
                         net (fo=1, routed)           0.497     0.068    HD_D_OBUF[10]
    W13                  OBUF (Prop_obuf_I_O)         1.241     1.308 r  HD_D_OBUF[10]_inst/O
                         net (fo=0)                   0.000     1.308    HD_D[10]
    W13                                                               r  HD_D[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hdmi_ctrl_inst/hdmi_stream_inst/HD_CLK_p_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_150MHz_clk_wiz_0_1  {rise@0.000ns fall@3.368ns period=6.737ns})
  Destination:            HD_CLK
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.918ns  (logic 1.485ns (77.428%)  route 0.433ns (22.572%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    clk_wiz_0_inst/inst/clk_150MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=186, routed)         0.628    -0.551    hdmi_ctrl_inst/hdmi_stream_inst/CLK
    SLICE_X113Y23        FDCE                                         r  hdmi_ctrl_inst/hdmi_stream_inst/HD_CLK_p_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y23        FDCE (Prop_fdce_C_Q)         0.141    -0.410 r  hdmi_ctrl_inst/hdmi_stream_inst/HD_CLK_p_reg/Q
                         net (fo=2, routed)           0.098    -0.311    hdmi_ctrl_inst/hdmi_stream_inst/HD_CLK_p
    SLICE_X112Y23        LUT2 (Prop_lut2_I1_O)        0.048    -0.263 r  hdmi_ctrl_inst/hdmi_stream_inst/HD_CLK_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.335     0.071    HD_CLK_OBUF
    W18                  OBUF (Prop_obuf_I_O)         1.296     1.367 r  HD_CLK_OBUF_inst/O
                         net (fo=0)                   0.000     1.367    HD_CLK
    W18                                                               r  HD_CLK (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hdmi_ctrl_inst/hdmi_stream_inst/HD_D_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_150MHz_clk_wiz_0_1  {rise@0.000ns fall@3.368ns period=6.737ns})
  Destination:            HD_D[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.982ns  (logic 1.429ns (72.098%)  route 0.553ns (27.902%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    clk_wiz_0_inst/inst/clk_150MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=186, routed)         0.608    -0.571    hdmi_ctrl_inst/hdmi_stream_inst/CLK
    SLICE_X105Y13        FDRE                                         r  hdmi_ctrl_inst/hdmi_stream_inst/HD_D_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y13        FDRE (Prop_fdre_C_Q)         0.128    -0.443 r  hdmi_ctrl_inst/hdmi_stream_inst/HD_D_reg[11]/Q
                         net (fo=1, routed)           0.553     0.110    HD_D_OBUF[11]
    W15                  OBUF (Prop_obuf_I_O)         1.301     1.411 r  HD_D_OBUF[11]_inst/O
                         net (fo=0)                   0.000     1.411    HD_D[11]
    W15                                                               r  HD_D[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hdmi_ctrl_inst/hdmi_stream_inst/HD_D_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_150MHz_clk_wiz_0_1  {rise@0.000ns fall@3.368ns period=6.737ns})
  Destination:            HD_D[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.023ns  (logic 1.398ns (69.106%)  route 0.625ns (30.894%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    clk_wiz_0_inst/inst/clk_150MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=186, routed)         0.600    -0.579    hdmi_ctrl_inst/hdmi_stream_inst/CLK
    SLICE_X105Y26        FDRE                                         r  hdmi_ctrl_inst/hdmi_stream_inst/HD_D_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y26        FDRE (Prop_fdre_C_Q)         0.128    -0.451 r  hdmi_ctrl_inst/hdmi_stream_inst/HD_D_reg[13]/Q
                         net (fo=1, routed)           0.625     0.174    HD_D_OBUF[13]
    U17                  OBUF (Prop_obuf_I_O)         1.270     1.444 r  HD_D_OBUF[13]_inst/O
                         net (fo=0)                   0.000     1.444    HD_D[13]
    U17                                                               r  HD_D[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hdmi_ctrl_inst/hdmi_stream_inst/HD_D_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_150MHz_clk_wiz_0_1  {rise@0.000ns fall@3.368ns period=6.737ns})
  Destination:            HD_D[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.095ns  (logic 1.360ns (64.924%)  route 0.735ns (35.076%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    clk_wiz_0_inst/inst/clk_150MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=186, routed)         0.600    -0.579    hdmi_ctrl_inst/hdmi_stream_inst/CLK
    SLICE_X105Y26        FDRE                                         r  hdmi_ctrl_inst/hdmi_stream_inst/HD_D_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y26        FDRE (Prop_fdre_C_Q)         0.141    -0.438 r  hdmi_ctrl_inst/hdmi_stream_inst/HD_D_reg[12]/Q
                         net (fo=1, routed)           0.735     0.297    HD_D_OBUF[12]
    V15                  OBUF (Prop_obuf_I_O)         1.219     1.516 r  HD_D_OBUF[12]_inst/O
                         net (fo=0)                   0.000     1.516    HD_D[12]
    V15                                                               r  HD_D[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hdmi_ctrl_inst/hdmi_stream_inst/HD_D_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_150MHz_clk_wiz_0_1  {rise@0.000ns fall@3.368ns period=6.737ns})
  Destination:            HD_D[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.089ns  (logic 1.398ns (66.926%)  route 0.691ns (33.074%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    clk_wiz_0_inst/inst/clk_150MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=186, routed)         0.608    -0.571    hdmi_ctrl_inst/hdmi_stream_inst/CLK
    SLICE_X92Y11         FDRE                                         r  hdmi_ctrl_inst/hdmi_stream_inst/HD_D_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y11         FDRE (Prop_fdre_C_Q)         0.164    -0.407 r  hdmi_ctrl_inst/hdmi_stream_inst/HD_D_reg[14]/Q
                         net (fo=1, routed)           0.691     0.284    HD_D_OBUF[14]
    V14                  OBUF (Prop_obuf_I_O)         1.234     1.519 r  HD_D_OBUF[14]_inst/O
                         net (fo=0)                   0.000     1.519    HD_D[14]
    V14                                                               r  HD_D[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hdmi_ctrl_inst/hdmi_stream_inst/HD_D_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_150MHz_clk_wiz_0_1  {rise@0.000ns fall@3.368ns period=6.737ns})
  Destination:            HD_D[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.144ns  (logic 1.446ns (67.459%)  route 0.698ns (32.541%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    clk_wiz_0_inst/inst/clk_150MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=186, routed)         0.608    -0.571    hdmi_ctrl_inst/hdmi_stream_inst/CLK
    SLICE_X92Y11         FDRE                                         r  hdmi_ctrl_inst/hdmi_stream_inst/HD_D_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y11         FDRE (Prop_fdre_C_Q)         0.148    -0.423 r  hdmi_ctrl_inst/hdmi_stream_inst/HD_D_reg[15]/Q
                         net (fo=1, routed)           0.698     0.275    HD_D_OBUF[15]
    V13                  OBUF (Prop_obuf_I_O)         1.298     1.574 r  HD_D_OBUF[15]_inst/O
                         net (fo=0)                   0.000     1.574    HD_D[15]
    V13                                                               r  HD_D[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hdmi_ctrl_inst/hdmi_stream_inst/HD_VSYNC_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_150MHz_clk_wiz_0_1  {rise@0.000ns fall@3.368ns period=6.737ns})
  Destination:            HD_VSYNC
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.242ns  (logic 1.404ns (62.604%)  route 0.839ns (37.396%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    clk_wiz_0_inst/inst/clk_150MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=186, routed)         0.608    -0.571    hdmi_ctrl_inst/hdmi_stream_inst/CLK
    SLICE_X96Y37         FDRE                                         r  hdmi_ctrl_inst/hdmi_stream_inst/HD_VSYNC_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y37         FDRE (Prop_fdre_C_Q)         0.164    -0.407 r  hdmi_ctrl_inst/hdmi_stream_inst/HD_VSYNC_reg/Q
                         net (fo=1, routed)           0.839     0.432    HD_VSYNC_OBUF
    W17                  OBUF (Prop_obuf_I_O)         1.240     1.672 r  HD_VSYNC_OBUF_inst/O
                         net (fo=0)                   0.000     1.672    HD_VSYNC
    W17                                                               r  HD_VSYNC (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hdmi_ctrl_inst/hdmi_stream_inst/HD_DE_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_150MHz_clk_wiz_0_1  {rise@0.000ns fall@3.368ns period=6.737ns})
  Destination:            HD_DE
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.257ns  (logic 1.390ns (61.583%)  route 0.867ns (38.417%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    clk_wiz_0_inst/inst/clk_150MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=186, routed)         0.608    -0.571    hdmi_ctrl_inst/hdmi_stream_inst/CLK
    SLICE_X94Y37         FDRE                                         r  hdmi_ctrl_inst/hdmi_stream_inst/HD_DE_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y37         FDRE (Prop_fdre_C_Q)         0.164    -0.407 r  hdmi_ctrl_inst/hdmi_stream_inst/HD_DE_reg/Q
                         net (fo=1, routed)           0.867     0.460    HD_DE_OBUF
    U16                  OBUF (Prop_obuf_I_O)         1.226     1.686 r  HD_DE_OBUF_inst/O
                         net (fo=0)                   0.000     1.686    HD_DE
    U16                                                               r  HD_DE (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hdmi_ctrl_inst/hdmi_stream_inst/HD_HSYNC_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_150MHz_clk_wiz_0_1  {rise@0.000ns fall@3.368ns period=6.737ns})
  Destination:            HD_HSYNC
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.270ns  (logic 1.371ns (60.387%)  route 0.899ns (39.613%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    clk_wiz_0_inst/inst/clk_150MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=186, routed)         0.607    -0.572    hdmi_ctrl_inst/hdmi_stream_inst/CLK
    SLICE_X92Y37         FDRE                                         r  hdmi_ctrl_inst/hdmi_stream_inst/HD_HSYNC_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y37         FDRE (Prop_fdre_C_Q)         0.164    -0.408 r  hdmi_ctrl_inst/hdmi_stream_inst/HD_HSYNC_reg/Q
                         net (fo=1, routed)           0.899     0.492    HD_HSYNC_OBUF
    V17                  OBUF (Prop_obuf_I_O)         1.207     1.698 r  HD_HSYNC_OBUF_inst/O
                         net (fo=0)                   0.000     1.698    HD_HSYNC
    V17                                                               r  HD_HSYNC (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_wiz_0_inst/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0_1'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_wiz_0_inst/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.437ns  (logic 0.029ns (2.018%)  route 1.408ns (97.982%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.131ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0_1 fall edge)
                                                      5.000     5.000 f  
    Y9                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk_wiz_0_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     5.446 f  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     5.926    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.204     2.722 f  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.564     3.286    clk_wiz_0_inst/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     3.315 f  clk_wiz_0_inst/inst/clkf_buf/O
                         net (fo=1, routed)           0.844     4.159    clk_wiz_0_inst/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   f  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_wiz_0_inst/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0_1'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_wiz_0_inst/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.349ns  (logic 0.091ns (2.717%)  route 3.258ns (97.283%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.131ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.582    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.438    -4.856 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.691    -3.165    clk_wiz_0_inst/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -3.074 r  clk_wiz_0_inst/inst/clkf_buf/O
                         net (fo=1, routed)           1.567    -1.506    clk_wiz_0_inst/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_100MHz_clk_wiz_0_1

Max Delay           157 Endpoints
Min Delay           157 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            x_reg[0]/CLR
                            (recovery check against rising-edge clock clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.733ns  (logic 0.944ns (10.815%)  route 7.788ns (89.185%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.584ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.584ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    R18                  IBUF (Prop_ibuf_I_O)         0.944     0.944 f  rst_IBUF_inst/O
                         net (fo=209, routed)         7.788     8.733    rst_IBUF
    SLICE_X32Y11         FDCE                                         f  x_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.582    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    -4.856 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    -3.165    clk_wiz_0_inst/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.074 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=285, routed)         1.489    -1.584    clk_100MHz
    SLICE_X32Y11         FDCE                                         r  x_reg[0]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            x_reg[10]/CLR
                            (recovery check against rising-edge clock clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.733ns  (logic 0.944ns (10.815%)  route 7.788ns (89.185%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.584ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.584ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    R18                  IBUF (Prop_ibuf_I_O)         0.944     0.944 f  rst_IBUF_inst/O
                         net (fo=209, routed)         7.788     8.733    rst_IBUF
    SLICE_X33Y11         FDCE                                         f  x_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.582    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    -4.856 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    -3.165    clk_wiz_0_inst/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.074 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=285, routed)         1.489    -1.584    clk_100MHz
    SLICE_X33Y11         FDCE                                         r  x_reg[10]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            x_reg[13]/CLR
                            (recovery check against rising-edge clock clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.733ns  (logic 0.944ns (10.815%)  route 7.788ns (89.185%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.584ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.584ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    R18                  IBUF (Prop_ibuf_I_O)         0.944     0.944 f  rst_IBUF_inst/O
                         net (fo=209, routed)         7.788     8.733    rst_IBUF
    SLICE_X33Y11         FDCE                                         f  x_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.582    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    -4.856 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    -3.165    clk_wiz_0_inst/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.074 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=285, routed)         1.489    -1.584    clk_100MHz
    SLICE_X33Y11         FDCE                                         r  x_reg[13]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            x_reg[15]/CLR
                            (recovery check against rising-edge clock clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.733ns  (logic 0.944ns (10.815%)  route 7.788ns (89.185%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.584ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.584ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    R18                  IBUF (Prop_ibuf_I_O)         0.944     0.944 f  rst_IBUF_inst/O
                         net (fo=209, routed)         7.788     8.733    rst_IBUF
    SLICE_X33Y11         FDCE                                         f  x_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.582    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    -4.856 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    -3.165    clk_wiz_0_inst/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.074 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=285, routed)         1.489    -1.584    clk_100MHz
    SLICE_X33Y11         FDCE                                         r  x_reg[15]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            x_reg[16]/CLR
                            (recovery check against rising-edge clock clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.733ns  (logic 0.944ns (10.815%)  route 7.788ns (89.185%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.584ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.584ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    R18                  IBUF (Prop_ibuf_I_O)         0.944     0.944 f  rst_IBUF_inst/O
                         net (fo=209, routed)         7.788     8.733    rst_IBUF
    SLICE_X33Y11         FDCE                                         f  x_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.582    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    -4.856 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    -3.165    clk_wiz_0_inst/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.074 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=285, routed)         1.489    -1.584    clk_100MHz
    SLICE_X33Y11         FDCE                                         r  x_reg[16]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            x_reg[1]/CLR
                            (recovery check against rising-edge clock clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.652ns  (logic 0.944ns (10.915%)  route 7.708ns (89.085%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.582ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.582ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    R18                  IBUF (Prop_ibuf_I_O)         0.944     0.944 f  rst_IBUF_inst/O
                         net (fo=209, routed)         7.708     8.652    rst_IBUF
    SLICE_X33Y8          FDCE                                         f  x_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.582    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    -4.856 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    -3.165    clk_wiz_0_inst/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.074 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=285, routed)         1.491    -1.582    clk_100MHz
    SLICE_X33Y8          FDCE                                         r  x_reg[1]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            x_reg[2]/CLR
                            (recovery check against rising-edge clock clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.652ns  (logic 0.944ns (10.915%)  route 7.708ns (89.085%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.582ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.582ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    R18                  IBUF (Prop_ibuf_I_O)         0.944     0.944 f  rst_IBUF_inst/O
                         net (fo=209, routed)         7.708     8.652    rst_IBUF
    SLICE_X33Y8          FDCE                                         f  x_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.582    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    -4.856 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    -3.165    clk_wiz_0_inst/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.074 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=285, routed)         1.491    -1.582    clk_100MHz
    SLICE_X33Y8          FDCE                                         r  x_reg[2]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            x_reg[3]/CLR
                            (recovery check against rising-edge clock clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.652ns  (logic 0.944ns (10.915%)  route 7.708ns (89.085%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.582ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.582ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    R18                  IBUF (Prop_ibuf_I_O)         0.944     0.944 f  rst_IBUF_inst/O
                         net (fo=209, routed)         7.708     8.652    rst_IBUF
    SLICE_X33Y8          FDCE                                         f  x_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.582    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    -4.856 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    -3.165    clk_wiz_0_inst/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.074 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=285, routed)         1.491    -1.582    clk_100MHz
    SLICE_X33Y8          FDCE                                         r  x_reg[3]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            x_reg[14]/CLR
                            (recovery check against rising-edge clock clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.623ns  (logic 0.944ns (10.953%)  route 7.678ns (89.047%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.585ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.585ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    R18                  IBUF (Prop_ibuf_I_O)         0.944     0.944 f  rst_IBUF_inst/O
                         net (fo=209, routed)         7.678     8.623    rst_IBUF
    SLICE_X33Y12         FDCE                                         f  x_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.582    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    -4.856 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    -3.165    clk_wiz_0_inst/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.074 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=285, routed)         1.488    -1.585    clk_100MHz
    SLICE_X33Y12         FDCE                                         r  x_reg[14]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            x_reg[17]/CLR
                            (recovery check against rising-edge clock clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.623ns  (logic 0.944ns (10.953%)  route 7.678ns (89.047%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.585ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.585ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    R18                  IBUF (Prop_ibuf_I_O)         0.944     0.944 f  rst_IBUF_inst/O
                         net (fo=209, routed)         7.678     8.623    rst_IBUF
    SLICE_X33Y12         FDCE                                         f  x_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.582    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    -4.856 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    -3.165    clk_wiz_0_inst/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.074 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=285, routed)         1.488    -1.585    clk_100MHz
    SLICE_X33Y12         FDCE                                         r  x_reg[17]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            hdmi_ctrl_inst/i2c_stream_inst/dev_reg_reg[2]/CLR
                            (removal check against rising-edge clock clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.760ns  (logic 0.173ns (22.816%)  route 0.587ns (77.184%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.774ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.774ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    R18                  IBUF (Prop_ibuf_I_O)         0.173     0.173 f  rst_IBUF_inst/O
                         net (fo=209, routed)         0.587     0.760    hdmi_ctrl_inst/i2c_stream_inst/AR[0]
    SLICE_X110Y45        FDCE                                         f  hdmi_ctrl_inst/i2c_stream_inst/dev_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clk_wiz_0_inst/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=285, routed)         0.911    -0.774    hdmi_ctrl_inst/i2c_stream_inst/clk_100MHz
    SLICE_X110Y45        FDCE                                         r  hdmi_ctrl_inst/i2c_stream_inst/dev_reg_reg[2]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            hdmi_ctrl_inst/i2c_stream_inst/dev_reg_reg[3]/CLR
                            (removal check against rising-edge clock clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.760ns  (logic 0.173ns (22.816%)  route 0.587ns (77.184%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.774ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.774ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    R18                  IBUF (Prop_ibuf_I_O)         0.173     0.173 f  rst_IBUF_inst/O
                         net (fo=209, routed)         0.587     0.760    hdmi_ctrl_inst/i2c_stream_inst/AR[0]
    SLICE_X110Y45        FDCE                                         f  hdmi_ctrl_inst/i2c_stream_inst/dev_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clk_wiz_0_inst/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=285, routed)         0.911    -0.774    hdmi_ctrl_inst/i2c_stream_inst/clk_100MHz
    SLICE_X110Y45        FDCE                                         r  hdmi_ctrl_inst/i2c_stream_inst/dev_reg_reg[3]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            hdmi_ctrl_inst/i2c_stream_inst/dev_reg_reg[4]/CLR
                            (removal check against rising-edge clock clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.760ns  (logic 0.173ns (22.816%)  route 0.587ns (77.184%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.774ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.774ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    R18                  IBUF (Prop_ibuf_I_O)         0.173     0.173 f  rst_IBUF_inst/O
                         net (fo=209, routed)         0.587     0.760    hdmi_ctrl_inst/i2c_stream_inst/AR[0]
    SLICE_X110Y45        FDCE                                         f  hdmi_ctrl_inst/i2c_stream_inst/dev_reg_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clk_wiz_0_inst/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=285, routed)         0.911    -0.774    hdmi_ctrl_inst/i2c_stream_inst/clk_100MHz
    SLICE_X110Y45        FDCE                                         r  hdmi_ctrl_inst/i2c_stream_inst/dev_reg_reg[4]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            hdmi_ctrl_inst/i2c_stream_inst/dev_data_write_reg[2]/CLR
                            (removal check against rising-edge clock clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.767ns  (logic 0.173ns (22.619%)  route 0.593ns (77.381%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.774ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.774ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    R18                  IBUF (Prop_ibuf_I_O)         0.173     0.173 f  rst_IBUF_inst/O
                         net (fo=209, routed)         0.593     0.767    hdmi_ctrl_inst/i2c_stream_inst/AR[0]
    SLICE_X112Y44        FDCE                                         f  hdmi_ctrl_inst/i2c_stream_inst/dev_data_write_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clk_wiz_0_inst/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=285, routed)         0.911    -0.774    hdmi_ctrl_inst/i2c_stream_inst/clk_100MHz
    SLICE_X112Y44        FDCE                                         r  hdmi_ctrl_inst/i2c_stream_inst/dev_data_write_reg[2]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            hdmi_ctrl_inst/i2c_stream_inst/dev_data_write_reg[3]/CLR
                            (removal check against rising-edge clock clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.767ns  (logic 0.173ns (22.619%)  route 0.593ns (77.381%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.774ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.774ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    R18                  IBUF (Prop_ibuf_I_O)         0.173     0.173 f  rst_IBUF_inst/O
                         net (fo=209, routed)         0.593     0.767    hdmi_ctrl_inst/i2c_stream_inst/AR[0]
    SLICE_X112Y44        FDCE                                         f  hdmi_ctrl_inst/i2c_stream_inst/dev_data_write_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clk_wiz_0_inst/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=285, routed)         0.911    -0.774    hdmi_ctrl_inst/i2c_stream_inst/clk_100MHz
    SLICE_X112Y44        FDCE                                         r  hdmi_ctrl_inst/i2c_stream_inst/dev_data_write_reg[3]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            hdmi_ctrl_inst/i2c_stream_inst/dev_data_write_reg[4]/CLR
                            (removal check against rising-edge clock clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.767ns  (logic 0.173ns (22.619%)  route 0.593ns (77.381%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.774ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.774ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    R18                  IBUF (Prop_ibuf_I_O)         0.173     0.173 f  rst_IBUF_inst/O
                         net (fo=209, routed)         0.593     0.767    hdmi_ctrl_inst/i2c_stream_inst/AR[0]
    SLICE_X112Y44        FDCE                                         f  hdmi_ctrl_inst/i2c_stream_inst/dev_data_write_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clk_wiz_0_inst/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=285, routed)         0.911    -0.774    hdmi_ctrl_inst/i2c_stream_inst/clk_100MHz
    SLICE_X112Y44        FDCE                                         r  hdmi_ctrl_inst/i2c_stream_inst/dev_data_write_reg[4]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            hdmi_ctrl_inst/i2c_stream_inst/acc_reg[2]/CLR
                            (removal check against rising-edge clock clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.823ns  (logic 0.173ns (21.075%)  route 0.650ns (78.925%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.774ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.774ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    R18                  IBUF (Prop_ibuf_I_O)         0.173     0.173 f  rst_IBUF_inst/O
                         net (fo=209, routed)         0.650     0.823    hdmi_ctrl_inst/i2c_stream_inst/AR[0]
    SLICE_X111Y44        FDCE                                         f  hdmi_ctrl_inst/i2c_stream_inst/acc_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clk_wiz_0_inst/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=285, routed)         0.911    -0.774    hdmi_ctrl_inst/i2c_stream_inst/clk_100MHz
    SLICE_X111Y44        FDCE                                         r  hdmi_ctrl_inst/i2c_stream_inst/acc_reg[2]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            hdmi_ctrl_inst/i2c_stream_inst/acc_reg[3]/CLR
                            (removal check against rising-edge clock clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.823ns  (logic 0.173ns (21.075%)  route 0.650ns (78.925%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.774ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.774ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    R18                  IBUF (Prop_ibuf_I_O)         0.173     0.173 f  rst_IBUF_inst/O
                         net (fo=209, routed)         0.650     0.823    hdmi_ctrl_inst/i2c_stream_inst/AR[0]
    SLICE_X111Y44        FDCE                                         f  hdmi_ctrl_inst/i2c_stream_inst/acc_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clk_wiz_0_inst/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=285, routed)         0.911    -0.774    hdmi_ctrl_inst/i2c_stream_inst/clk_100MHz
    SLICE_X111Y44        FDCE                                         r  hdmi_ctrl_inst/i2c_stream_inst/acc_reg[3]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            hdmi_ctrl_inst/i2c_stream_inst/acc_reg[4]/CLR
                            (removal check against rising-edge clock clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.823ns  (logic 0.173ns (21.075%)  route 0.650ns (78.925%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.774ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.774ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    R18                  IBUF (Prop_ibuf_I_O)         0.173     0.173 f  rst_IBUF_inst/O
                         net (fo=209, routed)         0.650     0.823    hdmi_ctrl_inst/i2c_stream_inst/AR[0]
    SLICE_X111Y44        FDCE                                         f  hdmi_ctrl_inst/i2c_stream_inst/acc_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clk_wiz_0_inst/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=285, routed)         0.911    -0.774    hdmi_ctrl_inst/i2c_stream_inst/clk_100MHz
    SLICE_X111Y44        FDCE                                         r  hdmi_ctrl_inst/i2c_stream_inst/acc_reg[4]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            hdmi_ctrl_inst/i2c_stream_inst/st_reg[0]/PRE
                            (removal check against rising-edge clock clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.847ns  (logic 0.173ns (20.479%)  route 0.674ns (79.521%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.775ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.775ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    R18                  IBUF (Prop_ibuf_I_O)         0.173     0.173 f  rst_IBUF_inst/O
                         net (fo=209, routed)         0.674     0.847    hdmi_ctrl_inst/i2c_stream_inst/AR[0]
    SLICE_X112Y42        FDPE                                         f  hdmi_ctrl_inst/i2c_stream_inst/st_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clk_wiz_0_inst/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=285, routed)         0.910    -0.775    hdmi_ctrl_inst/i2c_stream_inst/clk_100MHz
    SLICE_X112Y42        FDPE                                         r  hdmi_ctrl_inst/i2c_stream_inst/st_reg[0]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_150MHz_clk_wiz_0_1

Max Delay            59 Endpoints
Min Delay            59 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            hdmi_ctrl_inst/hdmi_stream_inst/h_cnt_reg[10]/CLR
                            (recovery check against rising-edge clock clk_150MHz_clk_wiz_0_1  {rise@0.000ns fall@3.368ns period=6.737ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.614ns  (logic 0.944ns (16.821%)  route 4.670ns (83.179%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.456ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.456ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    R18                  IBUF (Prop_ibuf_I_O)         0.944     0.944 f  rst_IBUF_inst/O
                         net (fo=209, routed)         4.670     5.614    hdmi_ctrl_inst/hdmi_stream_inst/AR[0]
    SLICE_X91Y39         FDCE                                         f  hdmi_ctrl_inst/hdmi_stream_inst/h_cnt_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_150MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.582    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    -4.856 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    -3.165    clk_wiz_0_inst/inst/clk_150MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -3.074 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=186, routed)         1.617    -1.456    hdmi_ctrl_inst/hdmi_stream_inst/CLK
    SLICE_X91Y39         FDCE                                         r  hdmi_ctrl_inst/hdmi_stream_inst/h_cnt_reg[10]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            hdmi_ctrl_inst/hdmi_stream_inst/h_cnt_reg[11]/CLR
                            (recovery check against rising-edge clock clk_150MHz_clk_wiz_0_1  {rise@0.000ns fall@3.368ns period=6.737ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.614ns  (logic 0.944ns (16.821%)  route 4.670ns (83.179%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.456ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.456ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    R18                  IBUF (Prop_ibuf_I_O)         0.944     0.944 f  rst_IBUF_inst/O
                         net (fo=209, routed)         4.670     5.614    hdmi_ctrl_inst/hdmi_stream_inst/AR[0]
    SLICE_X91Y39         FDCE                                         f  hdmi_ctrl_inst/hdmi_stream_inst/h_cnt_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_150MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.582    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    -4.856 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    -3.165    clk_wiz_0_inst/inst/clk_150MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -3.074 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=186, routed)         1.617    -1.456    hdmi_ctrl_inst/hdmi_stream_inst/CLK
    SLICE_X91Y39         FDCE                                         r  hdmi_ctrl_inst/hdmi_stream_inst/h_cnt_reg[11]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            hdmi_ctrl_inst/hdmi_stream_inst/h_cnt_reg[12]/CLR
                            (recovery check against rising-edge clock clk_150MHz_clk_wiz_0_1  {rise@0.000ns fall@3.368ns period=6.737ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.614ns  (logic 0.944ns (16.821%)  route 4.670ns (83.179%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.456ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.456ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    R18                  IBUF (Prop_ibuf_I_O)         0.944     0.944 f  rst_IBUF_inst/O
                         net (fo=209, routed)         4.670     5.614    hdmi_ctrl_inst/hdmi_stream_inst/AR[0]
    SLICE_X91Y39         FDCE                                         f  hdmi_ctrl_inst/hdmi_stream_inst/h_cnt_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_150MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.582    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    -4.856 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    -3.165    clk_wiz_0_inst/inst/clk_150MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -3.074 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=186, routed)         1.617    -1.456    hdmi_ctrl_inst/hdmi_stream_inst/CLK
    SLICE_X91Y39         FDCE                                         r  hdmi_ctrl_inst/hdmi_stream_inst/h_cnt_reg[12]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            hdmi_ctrl_inst/hdmi_stream_inst/h_cnt_reg[13]/CLR
                            (recovery check against rising-edge clock clk_150MHz_clk_wiz_0_1  {rise@0.000ns fall@3.368ns period=6.737ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.614ns  (logic 0.944ns (16.821%)  route 4.670ns (83.179%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.456ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.456ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    R18                  IBUF (Prop_ibuf_I_O)         0.944     0.944 f  rst_IBUF_inst/O
                         net (fo=209, routed)         4.670     5.614    hdmi_ctrl_inst/hdmi_stream_inst/AR[0]
    SLICE_X91Y39         FDCE                                         f  hdmi_ctrl_inst/hdmi_stream_inst/h_cnt_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_150MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.582    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    -4.856 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    -3.165    clk_wiz_0_inst/inst/clk_150MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -3.074 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=186, routed)         1.617    -1.456    hdmi_ctrl_inst/hdmi_stream_inst/CLK
    SLICE_X91Y39         FDCE                                         r  hdmi_ctrl_inst/hdmi_stream_inst/h_cnt_reg[13]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            hdmi_ctrl_inst/hdmi_stream_inst/h_cnt_reg[14]/CLR
                            (recovery check against rising-edge clock clk_150MHz_clk_wiz_0_1  {rise@0.000ns fall@3.368ns period=6.737ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.528ns  (logic 0.944ns (17.083%)  route 4.584ns (82.917%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.456ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.456ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    R18                  IBUF (Prop_ibuf_I_O)         0.944     0.944 f  rst_IBUF_inst/O
                         net (fo=209, routed)         4.584     5.528    hdmi_ctrl_inst/hdmi_stream_inst/AR[0]
    SLICE_X91Y40         FDCE                                         f  hdmi_ctrl_inst/hdmi_stream_inst/h_cnt_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_150MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.582    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    -4.856 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    -3.165    clk_wiz_0_inst/inst/clk_150MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -3.074 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=186, routed)         1.617    -1.456    hdmi_ctrl_inst/hdmi_stream_inst/CLK
    SLICE_X91Y40         FDCE                                         r  hdmi_ctrl_inst/hdmi_stream_inst/h_cnt_reg[14]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            hdmi_ctrl_inst/hdmi_stream_inst/h_cnt_reg[15]/CLR
                            (recovery check against rising-edge clock clk_150MHz_clk_wiz_0_1  {rise@0.000ns fall@3.368ns period=6.737ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.528ns  (logic 0.944ns (17.083%)  route 4.584ns (82.917%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.456ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.456ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    R18                  IBUF (Prop_ibuf_I_O)         0.944     0.944 f  rst_IBUF_inst/O
                         net (fo=209, routed)         4.584     5.528    hdmi_ctrl_inst/hdmi_stream_inst/AR[0]
    SLICE_X91Y40         FDCE                                         f  hdmi_ctrl_inst/hdmi_stream_inst/h_cnt_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_150MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.582    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    -4.856 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    -3.165    clk_wiz_0_inst/inst/clk_150MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -3.074 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=186, routed)         1.617    -1.456    hdmi_ctrl_inst/hdmi_stream_inst/CLK
    SLICE_X91Y40         FDCE                                         r  hdmi_ctrl_inst/hdmi_stream_inst/h_cnt_reg[15]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            hdmi_ctrl_inst/hdmi_stream_inst/h_cnt_reg[4]/CLR
                            (recovery check against rising-edge clock clk_150MHz_clk_wiz_0_1  {rise@0.000ns fall@3.368ns period=6.737ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.385ns  (logic 0.944ns (17.537%)  route 4.441ns (82.463%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.457ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.457ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    R18                  IBUF (Prop_ibuf_I_O)         0.944     0.944 f  rst_IBUF_inst/O
                         net (fo=209, routed)         4.441     5.385    hdmi_ctrl_inst/hdmi_stream_inst/AR[0]
    SLICE_X91Y38         FDCE                                         f  hdmi_ctrl_inst/hdmi_stream_inst/h_cnt_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_150MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.582    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    -4.856 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    -3.165    clk_wiz_0_inst/inst/clk_150MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -3.074 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=186, routed)         1.616    -1.457    hdmi_ctrl_inst/hdmi_stream_inst/CLK
    SLICE_X91Y38         FDCE                                         r  hdmi_ctrl_inst/hdmi_stream_inst/h_cnt_reg[4]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            hdmi_ctrl_inst/hdmi_stream_inst/h_cnt_reg[5]/CLR
                            (recovery check against rising-edge clock clk_150MHz_clk_wiz_0_1  {rise@0.000ns fall@3.368ns period=6.737ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.385ns  (logic 0.944ns (17.537%)  route 4.441ns (82.463%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.457ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.457ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    R18                  IBUF (Prop_ibuf_I_O)         0.944     0.944 f  rst_IBUF_inst/O
                         net (fo=209, routed)         4.441     5.385    hdmi_ctrl_inst/hdmi_stream_inst/AR[0]
    SLICE_X91Y38         FDCE                                         f  hdmi_ctrl_inst/hdmi_stream_inst/h_cnt_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_150MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.582    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    -4.856 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    -3.165    clk_wiz_0_inst/inst/clk_150MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -3.074 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=186, routed)         1.616    -1.457    hdmi_ctrl_inst/hdmi_stream_inst/CLK
    SLICE_X91Y38         FDCE                                         r  hdmi_ctrl_inst/hdmi_stream_inst/h_cnt_reg[5]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            hdmi_ctrl_inst/hdmi_stream_inst/h_cnt_reg[6]/CLR
                            (recovery check against rising-edge clock clk_150MHz_clk_wiz_0_1  {rise@0.000ns fall@3.368ns period=6.737ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.385ns  (logic 0.944ns (17.537%)  route 4.441ns (82.463%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.457ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.457ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    R18                  IBUF (Prop_ibuf_I_O)         0.944     0.944 f  rst_IBUF_inst/O
                         net (fo=209, routed)         4.441     5.385    hdmi_ctrl_inst/hdmi_stream_inst/AR[0]
    SLICE_X91Y38         FDCE                                         f  hdmi_ctrl_inst/hdmi_stream_inst/h_cnt_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_150MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.582    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    -4.856 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    -3.165    clk_wiz_0_inst/inst/clk_150MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -3.074 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=186, routed)         1.616    -1.457    hdmi_ctrl_inst/hdmi_stream_inst/CLK
    SLICE_X91Y38         FDCE                                         r  hdmi_ctrl_inst/hdmi_stream_inst/h_cnt_reg[6]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            hdmi_ctrl_inst/hdmi_stream_inst/h_cnt_reg[7]/CLR
                            (recovery check against rising-edge clock clk_150MHz_clk_wiz_0_1  {rise@0.000ns fall@3.368ns period=6.737ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.385ns  (logic 0.944ns (17.537%)  route 4.441ns (82.463%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.457ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.457ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    R18                  IBUF (Prop_ibuf_I_O)         0.944     0.944 f  rst_IBUF_inst/O
                         net (fo=209, routed)         4.441     5.385    hdmi_ctrl_inst/hdmi_stream_inst/AR[0]
    SLICE_X91Y38         FDCE                                         f  hdmi_ctrl_inst/hdmi_stream_inst/h_cnt_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_150MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.582    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    -4.856 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    -3.165    clk_wiz_0_inst/inst/clk_150MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -3.074 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=186, routed)         1.616    -1.457    hdmi_ctrl_inst/hdmi_stream_inst/CLK
    SLICE_X91Y38         FDCE                                         r  hdmi_ctrl_inst/hdmi_stream_inst/h_cnt_reg[7]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            hdmi_ctrl_inst/hdmi_stream_inst/HD_CLK_n_reg/CLR
                            (removal check against rising-edge clock clk_150MHz_clk_wiz_0_1  {rise@0.000ns fall@3.368ns period=6.737ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.266ns  (logic 0.173ns (13.704%)  route 1.092ns (86.296%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.789ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.789ns = ( 2.580 - 3.368 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    R18                  IBUF (Prop_ibuf_I_O)         0.173     0.173 f  rst_IBUF_inst/O
                         net (fo=209, routed)         1.092     1.266    hdmi_ctrl_inst/hdmi_stream_inst/AR[0]
    SLICE_X112Y23        FDCE                                         f  hdmi_ctrl_inst/hdmi_stream_inst/HD_CLK_n_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_150MHz_clk_wiz_0_1 fall edge)
                                                      3.368     3.368 f  
    Y9                                                0.000     3.368 f  clk (IN)
                         net (fo=0)                   0.000     3.368    clk_wiz_0_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     3.815 f  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     4.295    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204     1.091 f  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564     1.655    clk_wiz_0_inst/inst/clk_150MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.684 f  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=186, routed)         0.896     2.580    hdmi_ctrl_inst/hdmi_stream_inst/CLK
    SLICE_X112Y23        FDCE                                         r  hdmi_ctrl_inst/hdmi_stream_inst/HD_CLK_n_reg/C  (IS_INVERTED)

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            hdmi_ctrl_inst/hdmi_stream_inst/HD_CLK_p_reg/CLR
                            (removal check against rising-edge clock clk_150MHz_clk_wiz_0_1  {rise@0.000ns fall@3.368ns period=6.737ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.266ns  (logic 0.173ns (13.704%)  route 1.092ns (86.296%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.789ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.789ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    R18                  IBUF (Prop_ibuf_I_O)         0.173     0.173 f  rst_IBUF_inst/O
                         net (fo=209, routed)         1.092     1.266    hdmi_ctrl_inst/hdmi_stream_inst/AR[0]
    SLICE_X113Y23        FDCE                                         f  hdmi_ctrl_inst/hdmi_stream_inst/HD_CLK_p_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_150MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    clk_wiz_0_inst/inst/clk_150MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=186, routed)         0.896    -0.789    hdmi_ctrl_inst/hdmi_stream_inst/CLK
    SLICE_X113Y23        FDCE                                         r  hdmi_ctrl_inst/hdmi_stream_inst/HD_CLK_p_reg/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            hdmi_ctrl_inst/hdmi_stream_inst/hm_cnt_reg[0]/CLR
                            (removal check against rising-edge clock clk_150MHz_clk_wiz_0_1  {rise@0.000ns fall@3.368ns period=6.737ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.612ns  (logic 0.173ns (10.757%)  route 1.439ns (89.243%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.808ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    R18                  IBUF (Prop_ibuf_I_O)         0.173     0.173 f  rst_IBUF_inst/O
                         net (fo=209, routed)         1.439     1.612    hdmi_ctrl_inst/hdmi_stream_inst/AR[0]
    SLICE_X104Y36        FDCE                                         f  hdmi_ctrl_inst/hdmi_stream_inst/hm_cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_150MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    clk_wiz_0_inst/inst/clk_150MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=186, routed)         0.877    -0.808    hdmi_ctrl_inst/hdmi_stream_inst/CLK
    SLICE_X104Y36        FDCE                                         r  hdmi_ctrl_inst/hdmi_stream_inst/hm_cnt_reg[0]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            hdmi_ctrl_inst/hdmi_stream_inst/hm_cnt_incr_reg[0]/CLR
                            (removal check against rising-edge clock clk_150MHz_clk_wiz_0_1  {rise@0.000ns fall@3.368ns period=6.737ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.770ns  (logic 0.173ns (9.802%)  route 1.596ns (90.198%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.808ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    R18                  IBUF (Prop_ibuf_I_O)         0.173     0.173 f  rst_IBUF_inst/O
                         net (fo=209, routed)         1.596     1.770    hdmi_ctrl_inst/hdmi_stream_inst/AR[0]
    SLICE_X102Y36        FDCE                                         f  hdmi_ctrl_inst/hdmi_stream_inst/hm_cnt_incr_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_150MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    clk_wiz_0_inst/inst/clk_150MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=186, routed)         0.877    -0.808    hdmi_ctrl_inst/hdmi_stream_inst/CLK
    SLICE_X102Y36        FDCE                                         r  hdmi_ctrl_inst/hdmi_stream_inst/hm_cnt_incr_reg[0]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            hdmi_ctrl_inst/hdmi_stream_inst/hm_cnt_incr_reg[1]/CLR
                            (removal check against rising-edge clock clk_150MHz_clk_wiz_0_1  {rise@0.000ns fall@3.368ns period=6.737ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.770ns  (logic 0.173ns (9.802%)  route 1.596ns (90.198%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.808ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    R18                  IBUF (Prop_ibuf_I_O)         0.173     0.173 f  rst_IBUF_inst/O
                         net (fo=209, routed)         1.596     1.770    hdmi_ctrl_inst/hdmi_stream_inst/AR[0]
    SLICE_X102Y36        FDCE                                         f  hdmi_ctrl_inst/hdmi_stream_inst/hm_cnt_incr_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_150MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    clk_wiz_0_inst/inst/clk_150MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=186, routed)         0.877    -0.808    hdmi_ctrl_inst/hdmi_stream_inst/CLK
    SLICE_X102Y36        FDCE                                         r  hdmi_ctrl_inst/hdmi_stream_inst/hm_cnt_incr_reg[1]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            hdmi_ctrl_inst/hdmi_stream_inst/hm_cnt_reg[1]/CLR
                            (removal check against rising-edge clock clk_150MHz_clk_wiz_0_1  {rise@0.000ns fall@3.368ns period=6.737ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.770ns  (logic 0.173ns (9.802%)  route 1.596ns (90.198%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.808ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    R18                  IBUF (Prop_ibuf_I_O)         0.173     0.173 f  rst_IBUF_inst/O
                         net (fo=209, routed)         1.596     1.770    hdmi_ctrl_inst/hdmi_stream_inst/AR[0]
    SLICE_X103Y36        FDCE                                         f  hdmi_ctrl_inst/hdmi_stream_inst/hm_cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_150MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    clk_wiz_0_inst/inst/clk_150MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=186, routed)         0.877    -0.808    hdmi_ctrl_inst/hdmi_stream_inst/CLK
    SLICE_X103Y36        FDCE                                         r  hdmi_ctrl_inst/hdmi_stream_inst/hm_cnt_reg[1]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            hdmi_ctrl_inst/hdmi_stream_inst/hm_cnt_reg[5]/CLR
                            (removal check against rising-edge clock clk_150MHz_clk_wiz_0_1  {rise@0.000ns fall@3.368ns period=6.737ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.770ns  (logic 0.173ns (9.802%)  route 1.596ns (90.198%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.808ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    R18                  IBUF (Prop_ibuf_I_O)         0.173     0.173 f  rst_IBUF_inst/O
                         net (fo=209, routed)         1.596     1.770    hdmi_ctrl_inst/hdmi_stream_inst/AR[0]
    SLICE_X103Y36        FDCE                                         f  hdmi_ctrl_inst/hdmi_stream_inst/hm_cnt_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_150MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    clk_wiz_0_inst/inst/clk_150MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=186, routed)         0.877    -0.808    hdmi_ctrl_inst/hdmi_stream_inst/CLK
    SLICE_X103Y36        FDCE                                         r  hdmi_ctrl_inst/hdmi_stream_inst/hm_cnt_reg[5]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            hdmi_ctrl_inst/hdmi_stream_inst/hm_cnt_reg[6]/CLR
                            (removal check against rising-edge clock clk_150MHz_clk_wiz_0_1  {rise@0.000ns fall@3.368ns period=6.737ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.770ns  (logic 0.173ns (9.802%)  route 1.596ns (90.198%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.808ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    R18                  IBUF (Prop_ibuf_I_O)         0.173     0.173 f  rst_IBUF_inst/O
                         net (fo=209, routed)         1.596     1.770    hdmi_ctrl_inst/hdmi_stream_inst/AR[0]
    SLICE_X103Y36        FDCE                                         f  hdmi_ctrl_inst/hdmi_stream_inst/hm_cnt_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_150MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    clk_wiz_0_inst/inst/clk_150MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=186, routed)         0.877    -0.808    hdmi_ctrl_inst/hdmi_stream_inst/CLK
    SLICE_X103Y36        FDCE                                         r  hdmi_ctrl_inst/hdmi_stream_inst/hm_cnt_reg[6]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            hdmi_ctrl_inst/hdmi_stream_inst/hm_cnt_reg[7]/CLR
                            (removal check against rising-edge clock clk_150MHz_clk_wiz_0_1  {rise@0.000ns fall@3.368ns period=6.737ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.770ns  (logic 0.173ns (9.802%)  route 1.596ns (90.198%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.808ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    R18                  IBUF (Prop_ibuf_I_O)         0.173     0.173 f  rst_IBUF_inst/O
                         net (fo=209, routed)         1.596     1.770    hdmi_ctrl_inst/hdmi_stream_inst/AR[0]
    SLICE_X103Y36        FDCE                                         f  hdmi_ctrl_inst/hdmi_stream_inst/hm_cnt_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_150MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    clk_wiz_0_inst/inst/clk_150MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=186, routed)         0.877    -0.808    hdmi_ctrl_inst/hdmi_stream_inst/CLK
    SLICE_X103Y36        FDCE                                         r  hdmi_ctrl_inst/hdmi_stream_inst/hm_cnt_reg[7]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            hdmi_ctrl_inst/hdmi_stream_inst/hm_cnt_reg[8]/CLR
                            (removal check against rising-edge clock clk_150MHz_clk_wiz_0_1  {rise@0.000ns fall@3.368ns period=6.737ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.770ns  (logic 0.173ns (9.802%)  route 1.596ns (90.198%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.808ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    R18                  IBUF (Prop_ibuf_I_O)         0.173     0.173 f  rst_IBUF_inst/O
                         net (fo=209, routed)         1.596     1.770    hdmi_ctrl_inst/hdmi_stream_inst/AR[0]
    SLICE_X103Y36        FDCE                                         f  hdmi_ctrl_inst/hdmi_stream_inst/hm_cnt_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_150MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    clk_wiz_0_inst/inst/clk_150MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=186, routed)         0.877    -0.808    hdmi_ctrl_inst/hdmi_stream_inst/CLK
    SLICE_X103Y36        FDCE                                         r  hdmi_ctrl_inst/hdmi_stream_inst/hm_cnt_reg[8]/C





