Analysis & Synthesis report for VGAcontroller
Wed Jun 16 17:39:27 2021
Quartus Prime Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. User-Specified and Inferred Latches
 11. Registers Removed During Synthesis
 12. General Register Statistics
 13. Multiplexer Restructuring Statistics (Restructuring Performed)
 14. Source assignments for mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii32:ROM32|altsyncram:altsyncram_component|altsyncram_30f1:auto_generated
 15. Source assignments for mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii33:ROM33|altsyncram:altsyncram_component|altsyncram_40f1:auto_generated
 16. Source assignments for mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii34:ROM34|altsyncram:altsyncram_component|altsyncram_50f1:auto_generated
 17. Source assignments for mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii35:ROM35|altsyncram:altsyncram_component|altsyncram_60f1:auto_generated
 18. Source assignments for mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii36:ROM36|altsyncram:altsyncram_component|altsyncram_70f1:auto_generated
 19. Source assignments for mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii37:ROM37|altsyncram:altsyncram_component|altsyncram_80f1:auto_generated
 20. Source assignments for mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii38:ROM38|altsyncram:altsyncram_component|altsyncram_90f1:auto_generated
 21. Source assignments for mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii39:ROM39|altsyncram:altsyncram_component|altsyncram_ste1:auto_generated
 22. Source assignments for mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii40:ROM40|altsyncram:altsyncram_component|altsyncram_20f1:auto_generated
 23. Source assignments for mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii41:ROM41|altsyncram:altsyncram_component|altsyncram_a0f1:auto_generated
 24. Source assignments for mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii42:ROM42|altsyncram:altsyncram_component|altsyncram_b0f1:auto_generated
 25. Source assignments for mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii43:ROM43|altsyncram:altsyncram_component|altsyncram_c0f1:auto_generated
 26. Source assignments for mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii44:ROM44|altsyncram:altsyncram_component|altsyncram_d0f1:auto_generated
 27. Source assignments for mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii45:ROM45|altsyncram:altsyncram_component|altsyncram_e0f1:auto_generated
 28. Source assignments for mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii46:ROM46|altsyncram:altsyncram_component|altsyncram_f0f1:auto_generated
 29. Source assignments for mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii47:ROM47|altsyncram:altsyncram_component|altsyncram_g0f1:auto_generated
 30. Source assignments for mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii48:ROM48|altsyncram:altsyncram_component|altsyncram_h0f1:auto_generated
 31. Source assignments for mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii49:ROM49|altsyncram:altsyncram_component|altsyncram_i0f1:auto_generated
 32. Source assignments for mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii50:ROM50|altsyncram:altsyncram_component|altsyncram_j0f1:auto_generated
 33. Source assignments for mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii51:ROM51|altsyncram:altsyncram_component|altsyncram_k0f1:auto_generated
 34. Source assignments for mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii52:ROM52|altsyncram:altsyncram_component|altsyncram_l0f1:auto_generated
 35. Source assignments for mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii53:ROM53|altsyncram:altsyncram_component|altsyncram_m0f1:auto_generated
 36. Source assignments for mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii54:ROM54|altsyncram:altsyncram_component|altsyncram_n0f1:auto_generated
 37. Source assignments for mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii55:ROM55|altsyncram:altsyncram_component|altsyncram_o0f1:auto_generated
 38. Source assignments for mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii56:ROM56|altsyncram:altsyncram_component|altsyncram_p0f1:auto_generated
 39. Source assignments for mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii57:ROM57|altsyncram:altsyncram_component|altsyncram_q0f1:auto_generated
 40. Source assignments for mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii58:ROM58|altsyncram:altsyncram_component|altsyncram_r0f1:auto_generated
 41. Source assignments for mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii59:ROM59|altsyncram:altsyncram_component|altsyncram_s0f1:auto_generated
 42. Source assignments for mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii60:ROM60|altsyncram:altsyncram_component|altsyncram_t0f1:auto_generated
 43. Source assignments for mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii61:ROM61|altsyncram:altsyncram_component|altsyncram_u0f1:auto_generated
 44. Source assignments for mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii62:ROM62|altsyncram:altsyncram_component|altsyncram_v0f1:auto_generated
 45. Source assignments for mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii63:ROM63|altsyncram:altsyncram_component|altsyncram_01f1:auto_generated
 46. Source assignments for mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii64:ROM64|altsyncram:altsyncram_component|altsyncram_11f1:auto_generated
 47. Source assignments for mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii65:ROM65|altsyncram:altsyncram_component|altsyncram_s2f1:auto_generated
 48. Source assignments for mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii66:ROM66|altsyncram:altsyncram_component|altsyncram_21f1:auto_generated
 49. Source assignments for mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii67:ROM67|altsyncram:altsyncram_component|altsyncram_31f1:auto_generated
 50. Source assignments for mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii68:ROM68|altsyncram:altsyncram_component|altsyncram_41f1:auto_generated
 51. Source assignments for mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii69:ROM69|altsyncram:altsyncram_component|altsyncram_51f1:auto_generated
 52. Source assignments for mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii70:ROM70|altsyncram:altsyncram_component|altsyncram_61f1:auto_generated
 53. Source assignments for mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii71:ROM71|altsyncram:altsyncram_component|altsyncram_71f1:auto_generated
 54. Source assignments for mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii72:ROM72|altsyncram:altsyncram_component|altsyncram_t2f1:auto_generated
 55. Source assignments for mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii73:ROM73|altsyncram:altsyncram_component|altsyncram_81f1:auto_generated
 56. Source assignments for mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii74:ROM74|altsyncram:altsyncram_component|altsyncram_91f1:auto_generated
 57. Source assignments for mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii75:ROM75|altsyncram:altsyncram_component|altsyncram_a1f1:auto_generated
 58. Source assignments for mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii76:ROM76|altsyncram:altsyncram_component|altsyncram_u2f1:auto_generated
 59. Source assignments for mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii77:ROM77|altsyncram:altsyncram_component|altsyncram_b1f1:auto_generated
 60. Source assignments for mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii78:ROM78|altsyncram:altsyncram_component|altsyncram_c1f1:auto_generated
 61. Source assignments for mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii79:ROM79|altsyncram:altsyncram_component|altsyncram_v2f1:auto_generated
 62. Source assignments for mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii80:ROM80|altsyncram:altsyncram_component|altsyncram_d1f1:auto_generated
 63. Source assignments for mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii81:ROM81|altsyncram:altsyncram_component|altsyncram_e1f1:auto_generated
 64. Source assignments for mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii82:ROM82|altsyncram:altsyncram_component|altsyncram_f1f1:auto_generated
 65. Source assignments for mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii83:ROM83|altsyncram:altsyncram_component|altsyncram_g1f1:auto_generated
 66. Source assignments for mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii84:ROM84|altsyncram:altsyncram_component|altsyncram_h1f1:auto_generated
 67. Source assignments for mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii85:ROM85|altsyncram:altsyncram_component|altsyncram_i1f1:auto_generated
 68. Source assignments for mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii86:ROM86|altsyncram:altsyncram_component|altsyncram_j1f1:auto_generated
 69. Source assignments for mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii87:ROM87|altsyncram:altsyncram_component|altsyncram_k1f1:auto_generated
 70. Source assignments for mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii88:ROM88|altsyncram:altsyncram_component|altsyncram_l1f1:auto_generated
 71. Source assignments for mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii89:ROM89|altsyncram:altsyncram_component|altsyncram_m1f1:auto_generated
 72. Source assignments for mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii90:ROM90|altsyncram:altsyncram_component|altsyncram_n1f1:auto_generated
 73. Source assignments for mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii91:ROM91|altsyncram:altsyncram_component|altsyncram_o1f1:auto_generated
 74. Source assignments for mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii92:ROM92|altsyncram:altsyncram_component|altsyncram_p1f1:auto_generated
 75. Source assignments for mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii93:ROM93|altsyncram:altsyncram_component|altsyncram_q1f1:auto_generated
 76. Source assignments for mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii94:ROM94|altsyncram:altsyncram_component|altsyncram_r1f1:auto_generated
 77. Source assignments for mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii95:ROM95|altsyncram:altsyncram_component|altsyncram_s1f1:auto_generated
 78. Source assignments for mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii96:ROM96|altsyncram:altsyncram_component|altsyncram_t1f1:auto_generated
 79. Source assignments for mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii97:ROM97|altsyncram:altsyncram_component|altsyncram_u1f1:auto_generated
 80. Source assignments for mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii98:ROM98|altsyncram:altsyncram_component|altsyncram_v1f1:auto_generated
 81. Source assignments for mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii99:ROM99|altsyncram:altsyncram_component|altsyncram_02f1:auto_generated
 82. Source assignments for mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii100:ROM100|altsyncram:altsyncram_component|altsyncram_12f1:auto_generated
 83. Source assignments for mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii101:ROM101|altsyncram:altsyncram_component|altsyncram_22f1:auto_generated
 84. Source assignments for mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii102:ROM102|altsyncram:altsyncram_component|altsyncram_32f1:auto_generated
 85. Source assignments for mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii103:ROM103|altsyncram:altsyncram_component|altsyncram_42f1:auto_generated
 86. Source assignments for mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii104:ROM104|altsyncram:altsyncram_component|altsyncram_52f1:auto_generated
 87. Source assignments for mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii105:ROM105|altsyncram:altsyncram_component|altsyncram_62f1:auto_generated
 88. Source assignments for mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii106:ROM106|altsyncram:altsyncram_component|altsyncram_72f1:auto_generated
 89. Source assignments for mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii107:ROM107|altsyncram:altsyncram_component|altsyncram_82f1:auto_generated
 90. Source assignments for mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii108:ROM108|altsyncram:altsyncram_component|altsyncram_92f1:auto_generated
 91. Source assignments for mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii109:ROM109|altsyncram:altsyncram_component|altsyncram_a2f1:auto_generated
 92. Source assignments for mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii110:ROM110|altsyncram:altsyncram_component|altsyncram_b2f1:auto_generated
 93. Source assignments for mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii111:ROM111|altsyncram:altsyncram_component|altsyncram_c2f1:auto_generated
 94. Source assignments for mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii112:ROM112|altsyncram:altsyncram_component|altsyncram_d2f1:auto_generated
 95. Source assignments for mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii113:ROM113|altsyncram:altsyncram_component|altsyncram_e2f1:auto_generated
 96. Source assignments for mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii114:ROM114|altsyncram:altsyncram_component|altsyncram_f2f1:auto_generated
 97. Source assignments for mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii115:ROM115|altsyncram:altsyncram_component|altsyncram_g2f1:auto_generated
 98. Source assignments for mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii116:ROM116|altsyncram:altsyncram_component|altsyncram_h2f1:auto_generated
 99. Source assignments for mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii117:ROM117|altsyncram:altsyncram_component|altsyncram_i2f1:auto_generated
100. Source assignments for mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii118:ROM118|altsyncram:altsyncram_component|altsyncram_j2f1:auto_generated
101. Source assignments for mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii119:ROM119|altsyncram:altsyncram_component|altsyncram_k2f1:auto_generated
102. Source assignments for mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii120:ROM120|altsyncram:altsyncram_component|altsyncram_l2f1:auto_generated
103. Source assignments for mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii121:ROM121|altsyncram:altsyncram_component|altsyncram_m2f1:auto_generated
104. Source assignments for mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii122:ROM122|altsyncram:altsyncram_component|altsyncram_n2f1:auto_generated
105. Source assignments for mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii123:ROM123|altsyncram:altsyncram_component|altsyncram_o2f1:auto_generated
106. Source assignments for mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii124:ROM124|altsyncram:altsyncram_component|altsyncram_p2f1:auto_generated
107. Source assignments for mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii125:ROM125|altsyncram:altsyncram_component|altsyncram_q2f1:auto_generated
108. Source assignments for mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii126:ROM126|altsyncram:altsyncram_component|altsyncram_r2f1:auto_generated
109. Parameter Settings for User Entity Instance: controller:c|conditionalLogic:cl|flopenr:flagreg1
110. Parameter Settings for User Entity Instance: controller:c|conditionalLogic:cl|flopenr:flagreg0
111. Parameter Settings for User Entity Instance: datapath:dp|mux2:pcmux
112. Parameter Settings for User Entity Instance: datapath:dp|flopr:pcreg
113. Parameter Settings for User Entity Instance: datapath:dp|adder:pcadd1
114. Parameter Settings for User Entity Instance: datapath:dp|adder:pcadd2
115. Parameter Settings for User Entity Instance: datapath:dp|mux2:ra1mux
116. Parameter Settings for User Entity Instance: datapath:dp|mux2:ra2mux
117. Parameter Settings for User Entity Instance: datapath:dp|mux2:srcbmux
118. Parameter Settings for User Entity Instance: datapath:dp|ALUConFlags:alu
119. Parameter Settings for User Entity Instance: datapath:dp|ALUConFlags:alu|ALUSinFlags:aluSinFlags
120. Parameter Settings for User Entity Instance: datapath:dp|ALUConFlags:alu|ALUSinFlags:aluSinFlags|mux2:mux2
121. Parameter Settings for User Entity Instance: datapath:dp|ALUConFlags:alu|ALUSinFlags:aluSinFlags|adderWithCarry:adderALU
122. Parameter Settings for User Entity Instance: datapath:dp|ALUConFlags:alu|ALUSinFlags:aluSinFlags|xorGate:xorAlu
123. Parameter Settings for User Entity Instance: datapath:dp|ALUConFlags:alu|ALUSinFlags:aluSinFlags|inv:invAlu
124. Parameter Settings for User Entity Instance: datapath:dp|ALUConFlags:alu|ALUSinFlags:aluSinFlags|mux4a1:mux4
125. Parameter Settings for User Entity Instance: datapath:dp|mux2:resmux
126. Parameter Settings for User Entity Instance: mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii32:ROM32|altsyncram:altsyncram_component
127. Parameter Settings for User Entity Instance: mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii33:ROM33|altsyncram:altsyncram_component
128. Parameter Settings for User Entity Instance: mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii34:ROM34|altsyncram:altsyncram_component
129. Parameter Settings for User Entity Instance: mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii35:ROM35|altsyncram:altsyncram_component
130. Parameter Settings for User Entity Instance: mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii36:ROM36|altsyncram:altsyncram_component
131. Parameter Settings for User Entity Instance: mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii37:ROM37|altsyncram:altsyncram_component
132. Parameter Settings for User Entity Instance: mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii38:ROM38|altsyncram:altsyncram_component
133. Parameter Settings for User Entity Instance: mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii39:ROM39|altsyncram:altsyncram_component
134. Parameter Settings for User Entity Instance: mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii40:ROM40|altsyncram:altsyncram_component
135. Parameter Settings for User Entity Instance: mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii41:ROM41|altsyncram:altsyncram_component
136. Parameter Settings for User Entity Instance: mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii42:ROM42|altsyncram:altsyncram_component
137. Parameter Settings for User Entity Instance: mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii43:ROM43|altsyncram:altsyncram_component
138. Parameter Settings for User Entity Instance: mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii44:ROM44|altsyncram:altsyncram_component
139. Parameter Settings for User Entity Instance: mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii45:ROM45|altsyncram:altsyncram_component
140. Parameter Settings for User Entity Instance: mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii46:ROM46|altsyncram:altsyncram_component
141. Parameter Settings for User Entity Instance: mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii47:ROM47|altsyncram:altsyncram_component
142. Parameter Settings for User Entity Instance: mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii48:ROM48|altsyncram:altsyncram_component
143. Parameter Settings for User Entity Instance: mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii49:ROM49|altsyncram:altsyncram_component
144. Parameter Settings for User Entity Instance: mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii50:ROM50|altsyncram:altsyncram_component
145. Parameter Settings for User Entity Instance: mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii51:ROM51|altsyncram:altsyncram_component
146. Parameter Settings for User Entity Instance: mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii52:ROM52|altsyncram:altsyncram_component
147. Parameter Settings for User Entity Instance: mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii53:ROM53|altsyncram:altsyncram_component
148. Parameter Settings for User Entity Instance: mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii54:ROM54|altsyncram:altsyncram_component
149. Parameter Settings for User Entity Instance: mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii55:ROM55|altsyncram:altsyncram_component
150. Parameter Settings for User Entity Instance: mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii56:ROM56|altsyncram:altsyncram_component
151. Parameter Settings for User Entity Instance: mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii57:ROM57|altsyncram:altsyncram_component
152. Parameter Settings for User Entity Instance: mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii58:ROM58|altsyncram:altsyncram_component
153. Parameter Settings for User Entity Instance: mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii59:ROM59|altsyncram:altsyncram_component
154. Parameter Settings for User Entity Instance: mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii60:ROM60|altsyncram:altsyncram_component
155. Parameter Settings for User Entity Instance: mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii61:ROM61|altsyncram:altsyncram_component
156. Parameter Settings for User Entity Instance: mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii62:ROM62|altsyncram:altsyncram_component
157. Parameter Settings for User Entity Instance: mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii63:ROM63|altsyncram:altsyncram_component
158. Parameter Settings for User Entity Instance: mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii64:ROM64|altsyncram:altsyncram_component
159. Parameter Settings for User Entity Instance: mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii65:ROM65|altsyncram:altsyncram_component
160. Parameter Settings for User Entity Instance: mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii66:ROM66|altsyncram:altsyncram_component
161. Parameter Settings for User Entity Instance: mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii67:ROM67|altsyncram:altsyncram_component
162. Parameter Settings for User Entity Instance: mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii68:ROM68|altsyncram:altsyncram_component
163. Parameter Settings for User Entity Instance: mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii69:ROM69|altsyncram:altsyncram_component
164. Parameter Settings for User Entity Instance: mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii70:ROM70|altsyncram:altsyncram_component
165. Parameter Settings for User Entity Instance: mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii71:ROM71|altsyncram:altsyncram_component
166. Parameter Settings for User Entity Instance: mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii72:ROM72|altsyncram:altsyncram_component
167. Parameter Settings for User Entity Instance: mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii73:ROM73|altsyncram:altsyncram_component
168. Parameter Settings for User Entity Instance: mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii74:ROM74|altsyncram:altsyncram_component
169. Parameter Settings for User Entity Instance: mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii75:ROM75|altsyncram:altsyncram_component
170. Parameter Settings for User Entity Instance: mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii76:ROM76|altsyncram:altsyncram_component
171. Parameter Settings for User Entity Instance: mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii77:ROM77|altsyncram:altsyncram_component
172. Parameter Settings for User Entity Instance: mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii78:ROM78|altsyncram:altsyncram_component
173. Parameter Settings for User Entity Instance: mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii79:ROM79|altsyncram:altsyncram_component
174. Parameter Settings for User Entity Instance: mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii80:ROM80|altsyncram:altsyncram_component
175. Parameter Settings for User Entity Instance: mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii81:ROM81|altsyncram:altsyncram_component
176. Parameter Settings for User Entity Instance: mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii82:ROM82|altsyncram:altsyncram_component
177. Parameter Settings for User Entity Instance: mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii83:ROM83|altsyncram:altsyncram_component
178. Parameter Settings for User Entity Instance: mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii84:ROM84|altsyncram:altsyncram_component
179. Parameter Settings for User Entity Instance: mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii85:ROM85|altsyncram:altsyncram_component
180. Parameter Settings for User Entity Instance: mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii86:ROM86|altsyncram:altsyncram_component
181. Parameter Settings for User Entity Instance: mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii87:ROM87|altsyncram:altsyncram_component
182. Parameter Settings for User Entity Instance: mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii88:ROM88|altsyncram:altsyncram_component
183. Parameter Settings for User Entity Instance: mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii89:ROM89|altsyncram:altsyncram_component
184. Parameter Settings for User Entity Instance: mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii90:ROM90|altsyncram:altsyncram_component
185. Parameter Settings for User Entity Instance: mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii91:ROM91|altsyncram:altsyncram_component
186. Parameter Settings for User Entity Instance: mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii92:ROM92|altsyncram:altsyncram_component
187. Parameter Settings for User Entity Instance: mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii93:ROM93|altsyncram:altsyncram_component
188. Parameter Settings for User Entity Instance: mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii94:ROM94|altsyncram:altsyncram_component
189. Parameter Settings for User Entity Instance: mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii95:ROM95|altsyncram:altsyncram_component
190. Parameter Settings for User Entity Instance: mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii96:ROM96|altsyncram:altsyncram_component
191. Parameter Settings for User Entity Instance: mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii97:ROM97|altsyncram:altsyncram_component
192. Parameter Settings for User Entity Instance: mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii98:ROM98|altsyncram:altsyncram_component
193. Parameter Settings for User Entity Instance: mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii99:ROM99|altsyncram:altsyncram_component
194. Parameter Settings for User Entity Instance: mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii100:ROM100|altsyncram:altsyncram_component
195. Parameter Settings for User Entity Instance: mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii101:ROM101|altsyncram:altsyncram_component
196. Parameter Settings for User Entity Instance: mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii102:ROM102|altsyncram:altsyncram_component
197. Parameter Settings for User Entity Instance: mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii103:ROM103|altsyncram:altsyncram_component
198. Parameter Settings for User Entity Instance: mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii104:ROM104|altsyncram:altsyncram_component
199. Parameter Settings for User Entity Instance: mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii105:ROM105|altsyncram:altsyncram_component
200. Parameter Settings for User Entity Instance: mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii106:ROM106|altsyncram:altsyncram_component
201. Parameter Settings for User Entity Instance: mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii107:ROM107|altsyncram:altsyncram_component
202. Parameter Settings for User Entity Instance: mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii108:ROM108|altsyncram:altsyncram_component
203. Parameter Settings for User Entity Instance: mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii109:ROM109|altsyncram:altsyncram_component
204. Parameter Settings for User Entity Instance: mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii110:ROM110|altsyncram:altsyncram_component
205. Parameter Settings for User Entity Instance: mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii111:ROM111|altsyncram:altsyncram_component
206. Parameter Settings for User Entity Instance: mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii112:ROM112|altsyncram:altsyncram_component
207. Parameter Settings for User Entity Instance: mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii113:ROM113|altsyncram:altsyncram_component
208. Parameter Settings for User Entity Instance: mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii114:ROM114|altsyncram:altsyncram_component
209. Parameter Settings for User Entity Instance: mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii115:ROM115|altsyncram:altsyncram_component
210. Parameter Settings for User Entity Instance: mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii116:ROM116|altsyncram:altsyncram_component
211. Parameter Settings for User Entity Instance: mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii117:ROM117|altsyncram:altsyncram_component
212. Parameter Settings for User Entity Instance: mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii118:ROM118|altsyncram:altsyncram_component
213. Parameter Settings for User Entity Instance: mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii119:ROM119|altsyncram:altsyncram_component
214. Parameter Settings for User Entity Instance: mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii120:ROM120|altsyncram:altsyncram_component
215. Parameter Settings for User Entity Instance: mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii121:ROM121|altsyncram:altsyncram_component
216. Parameter Settings for User Entity Instance: mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii122:ROM122|altsyncram:altsyncram_component
217. Parameter Settings for User Entity Instance: mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii123:ROM123|altsyncram:altsyncram_component
218. Parameter Settings for User Entity Instance: mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii124:ROM124|altsyncram:altsyncram_component
219. Parameter Settings for User Entity Instance: mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii125:ROM125|altsyncram:altsyncram_component
220. Parameter Settings for User Entity Instance: mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii126:ROM126|altsyncram:altsyncram_component
221. altsyncram Parameter Settings by Entity Instance
222. Port Connectivity Checks: "mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii39:ROM39"
223. Port Connectivity Checks: "mcuVGA:VGA|topController:topc|printChar:test|sprite:test"
224. Port Connectivity Checks: "mcuVGA:VGA|VGAcontroller:cntVGA|counterXY:CXY"
225. Port Connectivity Checks: "mcuVGA:VGA|VGAcontroller:cntVGA"
226. Port Connectivity Checks: "datapath:dp|mux2:ra1mux"
227. Port Connectivity Checks: "datapath:dp|adder:pcadd2"
228. Port Connectivity Checks: "datapath:dp|adder:pcadd1"
229. Port Connectivity Checks: "datapath:dp|instructionMemory:instMem"
230. Port Connectivity Checks: "datapath:dp"
231. Post-Synthesis Netlist Statistics for Top Partition
232. Elapsed Time Per Partition
233. Analysis & Synthesis Messages
234. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Wed Jun 16 17:39:27 2021       ;
; Quartus Prime Version           ; 20.1.1 Build 720 11/11/2020 SJ Lite Edition ;
; Revision Name                   ; VGAcontroller                               ;
; Top-level Entity Name           ; arm                                         ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 966                                         ;
; Total pins                      ; 31                                          ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 289,536                                     ;
; Total DSP Blocks                ; 0                                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 0                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEMA5F31C6       ;                    ;
; Top-level entity name                                                           ; arm                ; VGAcontroller      ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                         ;
+----------------------------------+-----------------+----------------------------------+------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                        ; File Name with Absolute Path                                                 ; Library ;
+----------------------------------+-----------------+----------------------------------+------------------------------------------------------------------------------+---------+
; 126.mif                          ; yes             ; User Memory Initialization File  ; C:/Users/Usuario/Downloads/p_digitales/VGAletters/126.mif                    ;         ;
; 125.mif                          ; yes             ; User Memory Initialization File  ; C:/Users/Usuario/Downloads/p_digitales/VGAletters/125.mif                    ;         ;
; 124.mif                          ; yes             ; User Memory Initialization File  ; C:/Users/Usuario/Downloads/p_digitales/VGAletters/124.mif                    ;         ;
; 123.mif                          ; yes             ; User Memory Initialization File  ; C:/Users/Usuario/Downloads/p_digitales/VGAletters/123.mif                    ;         ;
; 122.mif                          ; yes             ; User Memory Initialization File  ; C:/Users/Usuario/Downloads/p_digitales/VGAletters/122.mif                    ;         ;
; 121.mif                          ; yes             ; User Memory Initialization File  ; C:/Users/Usuario/Downloads/p_digitales/VGAletters/121.mif                    ;         ;
; 120.mif                          ; yes             ; User Memory Initialization File  ; C:/Users/Usuario/Downloads/p_digitales/VGAletters/120.mif                    ;         ;
; 119.mif                          ; yes             ; User Memory Initialization File  ; C:/Users/Usuario/Downloads/p_digitales/VGAletters/119.mif                    ;         ;
; 118.mif                          ; yes             ; User Memory Initialization File  ; C:/Users/Usuario/Downloads/p_digitales/VGAletters/118.mif                    ;         ;
; 117.mif                          ; yes             ; User Memory Initialization File  ; C:/Users/Usuario/Downloads/p_digitales/VGAletters/117.mif                    ;         ;
; 116.mif                          ; yes             ; User Memory Initialization File  ; C:/Users/Usuario/Downloads/p_digitales/VGAletters/116.mif                    ;         ;
; 115.mif                          ; yes             ; User Memory Initialization File  ; C:/Users/Usuario/Downloads/p_digitales/VGAletters/115.mif                    ;         ;
; 114.mif                          ; yes             ; User Memory Initialization File  ; C:/Users/Usuario/Downloads/p_digitales/VGAletters/114.mif                    ;         ;
; 113.mif                          ; yes             ; User Memory Initialization File  ; C:/Users/Usuario/Downloads/p_digitales/VGAletters/113.mif                    ;         ;
; 112.mif                          ; yes             ; User Memory Initialization File  ; C:/Users/Usuario/Downloads/p_digitales/VGAletters/112.mif                    ;         ;
; 111.mif                          ; yes             ; User Memory Initialization File  ; C:/Users/Usuario/Downloads/p_digitales/VGAletters/111.mif                    ;         ;
; 110.mif                          ; yes             ; User Memory Initialization File  ; C:/Users/Usuario/Downloads/p_digitales/VGAletters/110.mif                    ;         ;
; 109.mif                          ; yes             ; User Memory Initialization File  ; C:/Users/Usuario/Downloads/p_digitales/VGAletters/109.mif                    ;         ;
; 108.mif                          ; yes             ; User Memory Initialization File  ; C:/Users/Usuario/Downloads/p_digitales/VGAletters/108.mif                    ;         ;
; 107.mif                          ; yes             ; User Memory Initialization File  ; C:/Users/Usuario/Downloads/p_digitales/VGAletters/107.mif                    ;         ;
; 106.mif                          ; yes             ; User Memory Initialization File  ; C:/Users/Usuario/Downloads/p_digitales/VGAletters/106.mif                    ;         ;
; 105.mif                          ; yes             ; User Memory Initialization File  ; C:/Users/Usuario/Downloads/p_digitales/VGAletters/105.mif                    ;         ;
; 104.mif                          ; yes             ; User Memory Initialization File  ; C:/Users/Usuario/Downloads/p_digitales/VGAletters/104.mif                    ;         ;
; 103.mif                          ; yes             ; User Memory Initialization File  ; C:/Users/Usuario/Downloads/p_digitales/VGAletters/103.mif                    ;         ;
; 102.mif                          ; yes             ; User Memory Initialization File  ; C:/Users/Usuario/Downloads/p_digitales/VGAletters/102.mif                    ;         ;
; 101.mif                          ; yes             ; User Memory Initialization File  ; C:/Users/Usuario/Downloads/p_digitales/VGAletters/101.mif                    ;         ;
; 100.mif                          ; yes             ; User Memory Initialization File  ; C:/Users/Usuario/Downloads/p_digitales/VGAletters/100.mif                    ;         ;
; 99.mif                           ; yes             ; User Memory Initialization File  ; C:/Users/Usuario/Downloads/p_digitales/VGAletters/99.mif                     ;         ;
; 98.mif                           ; yes             ; User Memory Initialization File  ; C:/Users/Usuario/Downloads/p_digitales/VGAletters/98.mif                     ;         ;
; 97.mif                           ; yes             ; User Memory Initialization File  ; C:/Users/Usuario/Downloads/p_digitales/VGAletters/97.mif                     ;         ;
; 96.mif                           ; yes             ; User Memory Initialization File  ; C:/Users/Usuario/Downloads/p_digitales/VGAletters/96.mif                     ;         ;
; 95.mif                           ; yes             ; User Memory Initialization File  ; C:/Users/Usuario/Downloads/p_digitales/VGAletters/95.mif                     ;         ;
; 94.mif                           ; yes             ; User Memory Initialization File  ; C:/Users/Usuario/Downloads/p_digitales/VGAletters/94.mif                     ;         ;
; 93.mif                           ; yes             ; User Memory Initialization File  ; C:/Users/Usuario/Downloads/p_digitales/VGAletters/93.mif                     ;         ;
; 92.mif                           ; yes             ; User Memory Initialization File  ; C:/Users/Usuario/Downloads/p_digitales/VGAletters/92.mif                     ;         ;
; 91.mif                           ; yes             ; User Memory Initialization File  ; C:/Users/Usuario/Downloads/p_digitales/VGAletters/91.mif                     ;         ;
; 90.mif                           ; yes             ; User Memory Initialization File  ; C:/Users/Usuario/Downloads/p_digitales/VGAletters/90.mif                     ;         ;
; 89.mif                           ; yes             ; User Memory Initialization File  ; C:/Users/Usuario/Downloads/p_digitales/VGAletters/89.mif                     ;         ;
; 88.mif                           ; yes             ; User Memory Initialization File  ; C:/Users/Usuario/Downloads/p_digitales/VGAletters/88.mif                     ;         ;
; 87.mif                           ; yes             ; User Memory Initialization File  ; C:/Users/Usuario/Downloads/p_digitales/VGAletters/87.mif                     ;         ;
; 86.mif                           ; yes             ; User Memory Initialization File  ; C:/Users/Usuario/Downloads/p_digitales/VGAletters/86.mif                     ;         ;
; 85.mif                           ; yes             ; User Memory Initialization File  ; C:/Users/Usuario/Downloads/p_digitales/VGAletters/85.mif                     ;         ;
; 84.mif                           ; yes             ; User Memory Initialization File  ; C:/Users/Usuario/Downloads/p_digitales/VGAletters/84.mif                     ;         ;
; 83.mif                           ; yes             ; User Memory Initialization File  ; C:/Users/Usuario/Downloads/p_digitales/VGAletters/83.mif                     ;         ;
; 82.mif                           ; yes             ; User Memory Initialization File  ; C:/Users/Usuario/Downloads/p_digitales/VGAletters/82.mif                     ;         ;
; 81.mif                           ; yes             ; User Memory Initialization File  ; C:/Users/Usuario/Downloads/p_digitales/VGAletters/81.mif                     ;         ;
; 80.mif                           ; yes             ; User Memory Initialization File  ; C:/Users/Usuario/Downloads/p_digitales/VGAletters/80.mif                     ;         ;
; 79.mif                           ; yes             ; User Memory Initialization File  ; C:/Users/Usuario/Downloads/p_digitales/VGAletters/79.mif                     ;         ;
; 78.mif                           ; yes             ; User Memory Initialization File  ; C:/Users/Usuario/Downloads/p_digitales/VGAletters/78.mif                     ;         ;
; 77.mif                           ; yes             ; User Memory Initialization File  ; C:/Users/Usuario/Downloads/p_digitales/VGAletters/77.mif                     ;         ;
; 76.mif                           ; yes             ; User Memory Initialization File  ; C:/Users/Usuario/Downloads/p_digitales/VGAletters/76.mif                     ;         ;
; 75.mif                           ; yes             ; User Memory Initialization File  ; C:/Users/Usuario/Downloads/p_digitales/VGAletters/75.mif                     ;         ;
; 74.mif                           ; yes             ; User Memory Initialization File  ; C:/Users/Usuario/Downloads/p_digitales/VGAletters/74.mif                     ;         ;
; 73.mif                           ; yes             ; User Memory Initialization File  ; C:/Users/Usuario/Downloads/p_digitales/VGAletters/73.mif                     ;         ;
; 72.mif                           ; yes             ; User Memory Initialization File  ; C:/Users/Usuario/Downloads/p_digitales/VGAletters/72.mif                     ;         ;
; 71.mif                           ; yes             ; User Memory Initialization File  ; C:/Users/Usuario/Downloads/p_digitales/VGAletters/71.mif                     ;         ;
; 70.mif                           ; yes             ; User Memory Initialization File  ; C:/Users/Usuario/Downloads/p_digitales/VGAletters/70.mif                     ;         ;
; 69.mif                           ; yes             ; User Memory Initialization File  ; C:/Users/Usuario/Downloads/p_digitales/VGAletters/69.mif                     ;         ;
; 68.mif                           ; yes             ; User Memory Initialization File  ; C:/Users/Usuario/Downloads/p_digitales/VGAletters/68.mif                     ;         ;
; 67.mif                           ; yes             ; User Memory Initialization File  ; C:/Users/Usuario/Downloads/p_digitales/VGAletters/67.mif                     ;         ;
; 66.mif                           ; yes             ; User Memory Initialization File  ; C:/Users/Usuario/Downloads/p_digitales/VGAletters/66.mif                     ;         ;
; 65.mif                           ; yes             ; User Memory Initialization File  ; C:/Users/Usuario/Downloads/p_digitales/VGAletters/65.mif                     ;         ;
; 64.mif                           ; yes             ; User Memory Initialization File  ; C:/Users/Usuario/Downloads/p_digitales/VGAletters/64.mif                     ;         ;
; 63.mif                           ; yes             ; User Memory Initialization File  ; C:/Users/Usuario/Downloads/p_digitales/VGAletters/63.mif                     ;         ;
; 62.mif                           ; yes             ; User Memory Initialization File  ; C:/Users/Usuario/Downloads/p_digitales/VGAletters/62.mif                     ;         ;
; 61.mif                           ; yes             ; User Memory Initialization File  ; C:/Users/Usuario/Downloads/p_digitales/VGAletters/61.mif                     ;         ;
; 60.mif                           ; yes             ; User Memory Initialization File  ; C:/Users/Usuario/Downloads/p_digitales/VGAletters/60.mif                     ;         ;
; 59.mif                           ; yes             ; User Memory Initialization File  ; C:/Users/Usuario/Downloads/p_digitales/VGAletters/59.mif                     ;         ;
; 58.mif                           ; yes             ; User Memory Initialization File  ; C:/Users/Usuario/Downloads/p_digitales/VGAletters/58.mif                     ;         ;
; 57.mif                           ; yes             ; User Memory Initialization File  ; C:/Users/Usuario/Downloads/p_digitales/VGAletters/57.mif                     ;         ;
; 56.mif                           ; yes             ; User Memory Initialization File  ; C:/Users/Usuario/Downloads/p_digitales/VGAletters/56.mif                     ;         ;
; 55.mif                           ; yes             ; User Memory Initialization File  ; C:/Users/Usuario/Downloads/p_digitales/VGAletters/55.mif                     ;         ;
; 54.mif                           ; yes             ; User Memory Initialization File  ; C:/Users/Usuario/Downloads/p_digitales/VGAletters/54.mif                     ;         ;
; 53.mif                           ; yes             ; User Memory Initialization File  ; C:/Users/Usuario/Downloads/p_digitales/VGAletters/53.mif                     ;         ;
; 52.mif                           ; yes             ; User Memory Initialization File  ; C:/Users/Usuario/Downloads/p_digitales/VGAletters/52.mif                     ;         ;
; 51.mif                           ; yes             ; User Memory Initialization File  ; C:/Users/Usuario/Downloads/p_digitales/VGAletters/51.mif                     ;         ;
; 50.mif                           ; yes             ; User Memory Initialization File  ; C:/Users/Usuario/Downloads/p_digitales/VGAletters/50.mif                     ;         ;
; 49.mif                           ; yes             ; User Memory Initialization File  ; C:/Users/Usuario/Downloads/p_digitales/VGAletters/49.mif                     ;         ;
; 48.mif                           ; yes             ; User Memory Initialization File  ; C:/Users/Usuario/Downloads/p_digitales/VGAletters/48.mif                     ;         ;
; 47.mif                           ; yes             ; User Memory Initialization File  ; C:/Users/Usuario/Downloads/p_digitales/VGAletters/47.mif                     ;         ;
; 46.mif                           ; yes             ; User Memory Initialization File  ; C:/Users/Usuario/Downloads/p_digitales/VGAletters/46.mif                     ;         ;
; 45.mif                           ; yes             ; User Memory Initialization File  ; C:/Users/Usuario/Downloads/p_digitales/VGAletters/45.mif                     ;         ;
; 44.mif                           ; yes             ; User Memory Initialization File  ; C:/Users/Usuario/Downloads/p_digitales/VGAletters/44.mif                     ;         ;
; 43.mif                           ; yes             ; User Memory Initialization File  ; C:/Users/Usuario/Downloads/p_digitales/VGAletters/43.mif                     ;         ;
; 42.mif                           ; yes             ; User Memory Initialization File  ; C:/Users/Usuario/Downloads/p_digitales/VGAletters/42.mif                     ;         ;
; 41.mif                           ; yes             ; User Memory Initialization File  ; C:/Users/Usuario/Downloads/p_digitales/VGAletters/41.mif                     ;         ;
; 40.mif                           ; yes             ; User Memory Initialization File  ; C:/Users/Usuario/Downloads/p_digitales/VGAletters/40.mif                     ;         ;
; 39.mif                           ; yes             ; User Memory Initialization File  ; C:/Users/Usuario/Downloads/p_digitales/VGAletters/39.mif                     ;         ;
; 38.mif                           ; yes             ; User Memory Initialization File  ; C:/Users/Usuario/Downloads/p_digitales/VGAletters/38.mif                     ;         ;
; 37.mif                           ; yes             ; User Memory Initialization File  ; C:/Users/Usuario/Downloads/p_digitales/VGAletters/37.mif                     ;         ;
; 36.mif                           ; yes             ; User Memory Initialization File  ; C:/Users/Usuario/Downloads/p_digitales/VGAletters/36.mif                     ;         ;
; 35.mif                           ; yes             ; User Memory Initialization File  ; C:/Users/Usuario/Downloads/p_digitales/VGAletters/35.mif                     ;         ;
; 34.mif                           ; yes             ; User Memory Initialization File  ; C:/Users/Usuario/Downloads/p_digitales/VGAletters/34.mif                     ;         ;
; 33.mif                           ; yes             ; User Memory Initialization File  ; C:/Users/Usuario/Downloads/p_digitales/VGAletters/33.mif                     ;         ;
; 32.mif                           ; yes             ; User Memory Initialization File  ; C:/Users/Usuario/Downloads/p_digitales/VGAletters/32.mif                     ;         ;
; xorGate.sv                       ; yes             ; User SystemVerilog HDL File      ; C:/Users/Usuario/Downloads/p_digitales/VGAletters/xorGate.sv                 ;         ;
; ROM32.sv                         ; yes             ; User SystemVerilog HDL File      ; C:/Users/Usuario/Downloads/p_digitales/VGAletters/ROM32.sv                   ;         ;
; regfile.sv                       ; yes             ; User SystemVerilog HDL File      ; C:/Users/Usuario/Downloads/p_digitales/VGAletters/regfile.sv                 ;         ;
; mux4a1.sv                        ; yes             ; User SystemVerilog HDL File      ; C:/Users/Usuario/Downloads/p_digitales/VGAletters/mux4a1.sv                  ;         ;
; mux2.sv                          ; yes             ; User SystemVerilog HDL File      ; C:/Users/Usuario/Downloads/p_digitales/VGAletters/mux2.sv                    ;         ;
; inv.sv                           ; yes             ; User SystemVerilog HDL File      ; C:/Users/Usuario/Downloads/p_digitales/VGAletters/inv.sv                     ;         ;
; instructionMemory.sv             ; yes             ; User SystemVerilog HDL File      ; C:/Users/Usuario/Downloads/p_digitales/VGAletters/instructionMemory.sv       ;         ;
; flopr.sv                         ; yes             ; User SystemVerilog HDL File      ; C:/Users/Usuario/Downloads/p_digitales/VGAletters/flopr.sv                   ;         ;
; flopenr.sv                       ; yes             ; User SystemVerilog HDL File      ; C:/Users/Usuario/Downloads/p_digitales/VGAletters/flopenr.sv                 ;         ;
; extend.sv                        ; yes             ; User SystemVerilog HDL File      ; C:/Users/Usuario/Downloads/p_digitales/VGAletters/extend.sv                  ;         ;
; decoder.sv                       ; yes             ; User SystemVerilog HDL File      ; C:/Users/Usuario/Downloads/p_digitales/VGAletters/decoder.sv                 ;         ;
; datapath.sv                      ; yes             ; User SystemVerilog HDL File      ; C:/Users/Usuario/Downloads/p_digitales/VGAletters/datapath.sv                ;         ;
; dataMemory.sv                    ; yes             ; User SystemVerilog HDL File      ; C:/Users/Usuario/Downloads/p_digitales/VGAletters/dataMemory.sv              ;         ;
; controller.sv                    ; yes             ; User SystemVerilog HDL File      ; C:/Users/Usuario/Downloads/p_digitales/VGAletters/controller.sv              ;         ;
; conditionCheck.sv                ; yes             ; User SystemVerilog HDL File      ; C:/Users/Usuario/Downloads/p_digitales/VGAletters/conditionCheck.sv          ;         ;
; conditionalLogic.sv              ; yes             ; User SystemVerilog HDL File      ; C:/Users/Usuario/Downloads/p_digitales/VGAletters/conditionalLogic.sv        ;         ;
; arm.sv                           ; yes             ; User SystemVerilog HDL File      ; C:/Users/Usuario/Downloads/p_digitales/VGAletters/arm.sv                     ;         ;
; ALUSinFlags.sv                   ; yes             ; User SystemVerilog HDL File      ; C:/Users/Usuario/Downloads/p_digitales/VGAletters/ALUSinFlags.sv             ;         ;
; ALUConFlags.sv                   ; yes             ; User SystemVerilog HDL File      ; C:/Users/Usuario/Downloads/p_digitales/VGAletters/ALUConFlags.sv             ;         ;
; adderWithCarry.sv                ; yes             ; User SystemVerilog HDL File      ; C:/Users/Usuario/Downloads/p_digitales/VGAletters/adderWithCarry.sv          ;         ;
; adder.sv                         ; yes             ; User SystemVerilog HDL File      ; C:/Users/Usuario/Downloads/p_digitales/VGAletters/adder.sv                   ;         ;
; clockDivider.sv                  ; yes             ; User SystemVerilog HDL File      ; C:/Users/Usuario/Downloads/p_digitales/VGAletters/clockDivider.sv            ;         ;
; rgbDecoder.sv                    ; yes             ; User SystemVerilog HDL File      ; C:/Users/Usuario/Downloads/p_digitales/VGAletters/rgbDecoder.sv              ;         ;
; addressGenerator.sv              ; yes             ; User SystemVerilog HDL File      ; C:/Users/Usuario/Downloads/p_digitales/VGAletters/addressGenerator.sv        ;         ;
; VGAcontroller.sv                 ; yes             ; User SystemVerilog HDL File      ; C:/Users/Usuario/Downloads/p_digitales/VGAletters/VGAcontroller.sv           ;         ;
; counterXY.sv                     ; yes             ; User SystemVerilog HDL File      ; C:/Users/Usuario/Downloads/p_digitales/VGAletters/counterXY.sv               ;         ;
; printChar.sv                     ; yes             ; User SystemVerilog HDL File      ; C:/Users/Usuario/Downloads/p_digitales/VGAletters/printChar.sv               ;         ;
; topController.sv                 ; yes             ; User SystemVerilog HDL File      ; C:/Users/Usuario/Downloads/p_digitales/VGAletters/topController.sv           ;         ;
; mcuVGA.sv                        ; yes             ; User SystemVerilog HDL File      ; C:/Users/Usuario/Downloads/p_digitales/VGAletters/mcuVGA.sv                  ;         ;
; charMux.sv                       ; yes             ; User SystemVerilog HDL File      ; C:/Users/Usuario/Downloads/p_digitales/VGAletters/charMux.sv                 ;         ;
; sprite.sv                        ; yes             ; User SystemVerilog HDL File      ; C:/Users/Usuario/Downloads/p_digitales/VGAletters/sprite.sv                  ;         ;
; comparator.sv                    ; yes             ; User SystemVerilog HDL File      ; C:/Users/Usuario/Downloads/p_digitales/VGAletters/comparator.sv              ;         ;
; ascii65.v                        ; yes             ; User Wizard-Generated File       ; C:/Users/Usuario/Downloads/p_digitales/VGAletters/ascii65.v                  ;         ;
; ascii72.v                        ; yes             ; User Wizard-Generated File       ; C:/Users/Usuario/Downloads/p_digitales/VGAletters/ascii72.v                  ;         ;
; ascii76.v                        ; yes             ; User Wizard-Generated File       ; C:/Users/Usuario/Downloads/p_digitales/VGAletters/ascii76.v                  ;         ;
; ascii79.v                        ; yes             ; User Wizard-Generated File       ; C:/Users/Usuario/Downloads/p_digitales/VGAletters/ascii79.v                  ;         ;
; ascii32.v                        ; yes             ; User Wizard-Generated File       ; C:/Users/Usuario/Downloads/p_digitales/VGAletters/ascii32.v                  ;         ;
; ascii33.v                        ; yes             ; User Wizard-Generated File       ; C:/Users/Usuario/Downloads/p_digitales/VGAletters/ascii33.v                  ;         ;
; ascii34.v                        ; yes             ; User Wizard-Generated File       ; C:/Users/Usuario/Downloads/p_digitales/VGAletters/ascii34.v                  ;         ;
; ascii35.v                        ; yes             ; User Wizard-Generated File       ; C:/Users/Usuario/Downloads/p_digitales/VGAletters/ascii35.v                  ;         ;
; ascii36.v                        ; yes             ; User Wizard-Generated File       ; C:/Users/Usuario/Downloads/p_digitales/VGAletters/ascii36.v                  ;         ;
; ascii37.v                        ; yes             ; User Wizard-Generated File       ; C:/Users/Usuario/Downloads/p_digitales/VGAletters/ascii37.v                  ;         ;
; ascii38.v                        ; yes             ; User Wizard-Generated File       ; C:/Users/Usuario/Downloads/p_digitales/VGAletters/ascii38.v                  ;         ;
; ascii39.v                        ; yes             ; User Wizard-Generated File       ; C:/Users/Usuario/Downloads/p_digitales/VGAletters/ascii39.v                  ;         ;
; ascii40.v                        ; yes             ; User Wizard-Generated File       ; C:/Users/Usuario/Downloads/p_digitales/VGAletters/ascii40.v                  ;         ;
; ascii41.v                        ; yes             ; User Wizard-Generated File       ; C:/Users/Usuario/Downloads/p_digitales/VGAletters/ascii41.v                  ;         ;
; ascii42.v                        ; yes             ; User Wizard-Generated File       ; C:/Users/Usuario/Downloads/p_digitales/VGAletters/ascii42.v                  ;         ;
; ascii43.v                        ; yes             ; User Wizard-Generated File       ; C:/Users/Usuario/Downloads/p_digitales/VGAletters/ascii43.v                  ;         ;
; ascii44.v                        ; yes             ; User Wizard-Generated File       ; C:/Users/Usuario/Downloads/p_digitales/VGAletters/ascii44.v                  ;         ;
; ascii45.v                        ; yes             ; User Wizard-Generated File       ; C:/Users/Usuario/Downloads/p_digitales/VGAletters/ascii45.v                  ;         ;
; ascii46.v                        ; yes             ; User Wizard-Generated File       ; C:/Users/Usuario/Downloads/p_digitales/VGAletters/ascii46.v                  ;         ;
; ascii47.v                        ; yes             ; User Wizard-Generated File       ; C:/Users/Usuario/Downloads/p_digitales/VGAletters/ascii47.v                  ;         ;
; ascii48.v                        ; yes             ; User Wizard-Generated File       ; C:/Users/Usuario/Downloads/p_digitales/VGAletters/ascii48.v                  ;         ;
; ascii49.v                        ; yes             ; User Wizard-Generated File       ; C:/Users/Usuario/Downloads/p_digitales/VGAletters/ascii49.v                  ;         ;
; ascii50.v                        ; yes             ; User Wizard-Generated File       ; C:/Users/Usuario/Downloads/p_digitales/VGAletters/ascii50.v                  ;         ;
; ascii51.v                        ; yes             ; User Wizard-Generated File       ; C:/Users/Usuario/Downloads/p_digitales/VGAletters/ascii51.v                  ;         ;
; ascii52.v                        ; yes             ; User Wizard-Generated File       ; C:/Users/Usuario/Downloads/p_digitales/VGAletters/ascii52.v                  ;         ;
; ascii53.v                        ; yes             ; User Wizard-Generated File       ; C:/Users/Usuario/Downloads/p_digitales/VGAletters/ascii53.v                  ;         ;
; ascii54.v                        ; yes             ; User Wizard-Generated File       ; C:/Users/Usuario/Downloads/p_digitales/VGAletters/ascii54.v                  ;         ;
; ascii55.v                        ; yes             ; User Wizard-Generated File       ; C:/Users/Usuario/Downloads/p_digitales/VGAletters/ascii55.v                  ;         ;
; ascii56.v                        ; yes             ; User Wizard-Generated File       ; C:/Users/Usuario/Downloads/p_digitales/VGAletters/ascii56.v                  ;         ;
; ascii57.v                        ; yes             ; User Wizard-Generated File       ; C:/Users/Usuario/Downloads/p_digitales/VGAletters/ascii57.v                  ;         ;
; ascii58.v                        ; yes             ; User Wizard-Generated File       ; C:/Users/Usuario/Downloads/p_digitales/VGAletters/ascii58.v                  ;         ;
; ascii59.v                        ; yes             ; User Wizard-Generated File       ; C:/Users/Usuario/Downloads/p_digitales/VGAletters/ascii59.v                  ;         ;
; ascii60.v                        ; yes             ; User Wizard-Generated File       ; C:/Users/Usuario/Downloads/p_digitales/VGAletters/ascii60.v                  ;         ;
; ascii61.v                        ; yes             ; User Wizard-Generated File       ; C:/Users/Usuario/Downloads/p_digitales/VGAletters/ascii61.v                  ;         ;
; ascii62.v                        ; yes             ; User Wizard-Generated File       ; C:/Users/Usuario/Downloads/p_digitales/VGAletters/ascii62.v                  ;         ;
; ascii63.v                        ; yes             ; User Wizard-Generated File       ; C:/Users/Usuario/Downloads/p_digitales/VGAletters/ascii63.v                  ;         ;
; ascii64.v                        ; yes             ; User Wizard-Generated File       ; C:/Users/Usuario/Downloads/p_digitales/VGAletters/ascii64.v                  ;         ;
; ascii66.v                        ; yes             ; User Wizard-Generated File       ; C:/Users/Usuario/Downloads/p_digitales/VGAletters/ascii66.v                  ;         ;
; ascii67.v                        ; yes             ; User Wizard-Generated File       ; C:/Users/Usuario/Downloads/p_digitales/VGAletters/ascii67.v                  ;         ;
; ascii68.v                        ; yes             ; User Wizard-Generated File       ; C:/Users/Usuario/Downloads/p_digitales/VGAletters/ascii68.v                  ;         ;
; ascii69.v                        ; yes             ; User Wizard-Generated File       ; C:/Users/Usuario/Downloads/p_digitales/VGAletters/ascii69.v                  ;         ;
; ascii70.v                        ; yes             ; User Wizard-Generated File       ; C:/Users/Usuario/Downloads/p_digitales/VGAletters/ascii70.v                  ;         ;
; ascii71.v                        ; yes             ; User Wizard-Generated File       ; C:/Users/Usuario/Downloads/p_digitales/VGAletters/ascii71.v                  ;         ;
; ascii73.v                        ; yes             ; User Wizard-Generated File       ; C:/Users/Usuario/Downloads/p_digitales/VGAletters/ascii73.v                  ;         ;
; ascii74.v                        ; yes             ; User Wizard-Generated File       ; C:/Users/Usuario/Downloads/p_digitales/VGAletters/ascii74.v                  ;         ;
; ascii75.v                        ; yes             ; User Wizard-Generated File       ; C:/Users/Usuario/Downloads/p_digitales/VGAletters/ascii75.v                  ;         ;
; ascii77.v                        ; yes             ; User Wizard-Generated File       ; C:/Users/Usuario/Downloads/p_digitales/VGAletters/ascii77.v                  ;         ;
; ascii78.v                        ; yes             ; User Wizard-Generated File       ; C:/Users/Usuario/Downloads/p_digitales/VGAletters/ascii78.v                  ;         ;
; ascii80.v                        ; yes             ; User Wizard-Generated File       ; C:/Users/Usuario/Downloads/p_digitales/VGAletters/ascii80.v                  ;         ;
; ascii81.v                        ; yes             ; User Wizard-Generated File       ; C:/Users/Usuario/Downloads/p_digitales/VGAletters/ascii81.v                  ;         ;
; ascii82.v                        ; yes             ; User Wizard-Generated File       ; C:/Users/Usuario/Downloads/p_digitales/VGAletters/ascii82.v                  ;         ;
; ascii83.v                        ; yes             ; User Wizard-Generated File       ; C:/Users/Usuario/Downloads/p_digitales/VGAletters/ascii83.v                  ;         ;
; ascii84.v                        ; yes             ; User Wizard-Generated File       ; C:/Users/Usuario/Downloads/p_digitales/VGAletters/ascii84.v                  ;         ;
; ascii85.v                        ; yes             ; User Wizard-Generated File       ; C:/Users/Usuario/Downloads/p_digitales/VGAletters/ascii85.v                  ;         ;
; ascii86.v                        ; yes             ; User Wizard-Generated File       ; C:/Users/Usuario/Downloads/p_digitales/VGAletters/ascii86.v                  ;         ;
; ascii87.v                        ; yes             ; User Wizard-Generated File       ; C:/Users/Usuario/Downloads/p_digitales/VGAletters/ascii87.v                  ;         ;
; ascii88.v                        ; yes             ; User Wizard-Generated File       ; C:/Users/Usuario/Downloads/p_digitales/VGAletters/ascii88.v                  ;         ;
; ascii89.v                        ; yes             ; User Wizard-Generated File       ; C:/Users/Usuario/Downloads/p_digitales/VGAletters/ascii89.v                  ;         ;
; ascii90.v                        ; yes             ; User Wizard-Generated File       ; C:/Users/Usuario/Downloads/p_digitales/VGAletters/ascii90.v                  ;         ;
; ascii91.v                        ; yes             ; User Wizard-Generated File       ; C:/Users/Usuario/Downloads/p_digitales/VGAletters/ascii91.v                  ;         ;
; ascii92.v                        ; yes             ; User Wizard-Generated File       ; C:/Users/Usuario/Downloads/p_digitales/VGAletters/ascii92.v                  ;         ;
; ascii93.v                        ; yes             ; User Wizard-Generated File       ; C:/Users/Usuario/Downloads/p_digitales/VGAletters/ascii93.v                  ;         ;
; ascii94.v                        ; yes             ; User Wizard-Generated File       ; C:/Users/Usuario/Downloads/p_digitales/VGAletters/ascii94.v                  ;         ;
; ascii95.v                        ; yes             ; User Wizard-Generated File       ; C:/Users/Usuario/Downloads/p_digitales/VGAletters/ascii95.v                  ;         ;
; ascii96.v                        ; yes             ; User Wizard-Generated File       ; C:/Users/Usuario/Downloads/p_digitales/VGAletters/ascii96.v                  ;         ;
; ascii97.v                        ; yes             ; User Wizard-Generated File       ; C:/Users/Usuario/Downloads/p_digitales/VGAletters/ascii97.v                  ;         ;
; ascii98.v                        ; yes             ; User Wizard-Generated File       ; C:/Users/Usuario/Downloads/p_digitales/VGAletters/ascii98.v                  ;         ;
; ascii99.v                        ; yes             ; User Wizard-Generated File       ; C:/Users/Usuario/Downloads/p_digitales/VGAletters/ascii99.v                  ;         ;
; ascii100.v                       ; yes             ; User Wizard-Generated File       ; C:/Users/Usuario/Downloads/p_digitales/VGAletters/ascii100.v                 ;         ;
; ascii101.v                       ; yes             ; User Wizard-Generated File       ; C:/Users/Usuario/Downloads/p_digitales/VGAletters/ascii101.v                 ;         ;
; ascii102.v                       ; yes             ; User Wizard-Generated File       ; C:/Users/Usuario/Downloads/p_digitales/VGAletters/ascii102.v                 ;         ;
; ascii103.v                       ; yes             ; User Wizard-Generated File       ; C:/Users/Usuario/Downloads/p_digitales/VGAletters/ascii103.v                 ;         ;
; ascii104.v                       ; yes             ; User Wizard-Generated File       ; C:/Users/Usuario/Downloads/p_digitales/VGAletters/ascii104.v                 ;         ;
; ascii105.v                       ; yes             ; User Wizard-Generated File       ; C:/Users/Usuario/Downloads/p_digitales/VGAletters/ascii105.v                 ;         ;
; ascii106.v                       ; yes             ; User Wizard-Generated File       ; C:/Users/Usuario/Downloads/p_digitales/VGAletters/ascii106.v                 ;         ;
; ascii107.v                       ; yes             ; User Wizard-Generated File       ; C:/Users/Usuario/Downloads/p_digitales/VGAletters/ascii107.v                 ;         ;
; ascii108.v                       ; yes             ; User Wizard-Generated File       ; C:/Users/Usuario/Downloads/p_digitales/VGAletters/ascii108.v                 ;         ;
; ascii109.v                       ; yes             ; User Wizard-Generated File       ; C:/Users/Usuario/Downloads/p_digitales/VGAletters/ascii109.v                 ;         ;
; ascii110.v                       ; yes             ; User Wizard-Generated File       ; C:/Users/Usuario/Downloads/p_digitales/VGAletters/ascii110.v                 ;         ;
; ascii111.v                       ; yes             ; User Wizard-Generated File       ; C:/Users/Usuario/Downloads/p_digitales/VGAletters/ascii111.v                 ;         ;
; ascii112.v                       ; yes             ; User Wizard-Generated File       ; C:/Users/Usuario/Downloads/p_digitales/VGAletters/ascii112.v                 ;         ;
; ascii113.v                       ; yes             ; User Wizard-Generated File       ; C:/Users/Usuario/Downloads/p_digitales/VGAletters/ascii113.v                 ;         ;
; ascii114.v                       ; yes             ; User Wizard-Generated File       ; C:/Users/Usuario/Downloads/p_digitales/VGAletters/ascii114.v                 ;         ;
; ascii115.v                       ; yes             ; User Wizard-Generated File       ; C:/Users/Usuario/Downloads/p_digitales/VGAletters/ascii115.v                 ;         ;
; ascii116.v                       ; yes             ; User Wizard-Generated File       ; C:/Users/Usuario/Downloads/p_digitales/VGAletters/ascii116.v                 ;         ;
; ascii117.v                       ; yes             ; User Wizard-Generated File       ; C:/Users/Usuario/Downloads/p_digitales/VGAletters/ascii117.v                 ;         ;
; ascii118.v                       ; yes             ; User Wizard-Generated File       ; C:/Users/Usuario/Downloads/p_digitales/VGAletters/ascii118.v                 ;         ;
; ascii119.v                       ; yes             ; User Wizard-Generated File       ; C:/Users/Usuario/Downloads/p_digitales/VGAletters/ascii119.v                 ;         ;
; ascii120.v                       ; yes             ; User Wizard-Generated File       ; C:/Users/Usuario/Downloads/p_digitales/VGAletters/ascii120.v                 ;         ;
; ascii121.v                       ; yes             ; User Wizard-Generated File       ; C:/Users/Usuario/Downloads/p_digitales/VGAletters/ascii121.v                 ;         ;
; ascii122.v                       ; yes             ; User Wizard-Generated File       ; C:/Users/Usuario/Downloads/p_digitales/VGAletters/ascii122.v                 ;         ;
; ascii123.v                       ; yes             ; User Wizard-Generated File       ; C:/Users/Usuario/Downloads/p_digitales/VGAletters/ascii123.v                 ;         ;
; ascii124.v                       ; yes             ; User Wizard-Generated File       ; C:/Users/Usuario/Downloads/p_digitales/VGAletters/ascii124.v                 ;         ;
; ascii125.v                       ; yes             ; User Wizard-Generated File       ; C:/Users/Usuario/Downloads/p_digitales/VGAletters/ascii125.v                 ;         ;
; ascii126.v                       ; yes             ; User Wizard-Generated File       ; C:/Users/Usuario/Downloads/p_digitales/VGAletters/ascii126.v                 ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                     ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf        ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                     ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/stratix_ram_block.inc ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                     ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mux.inc           ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                     ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_decode.inc        ;         ;
; aglobal201.inc                   ; yes             ; Megafunction                     ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/aglobal201.inc        ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                     ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/a_rdenreg.inc         ;         ;
; altrom.inc                       ; yes             ; Megafunction                     ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altrom.inc            ;         ;
; altram.inc                       ; yes             ; Megafunction                     ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altram.inc            ;         ;
; altdpram.inc                     ; yes             ; Megafunction                     ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altdpram.inc          ;         ;
; db/altsyncram_30f1.tdf           ; yes             ; Auto-Generated Megafunction      ; C:/Users/Usuario/Downloads/p_digitales/VGAletters/db/altsyncram_30f1.tdf     ;         ;
; db/altsyncram_40f1.tdf           ; yes             ; Auto-Generated Megafunction      ; C:/Users/Usuario/Downloads/p_digitales/VGAletters/db/altsyncram_40f1.tdf     ;         ;
; db/altsyncram_50f1.tdf           ; yes             ; Auto-Generated Megafunction      ; C:/Users/Usuario/Downloads/p_digitales/VGAletters/db/altsyncram_50f1.tdf     ;         ;
; db/altsyncram_60f1.tdf           ; yes             ; Auto-Generated Megafunction      ; C:/Users/Usuario/Downloads/p_digitales/VGAletters/db/altsyncram_60f1.tdf     ;         ;
; db/altsyncram_70f1.tdf           ; yes             ; Auto-Generated Megafunction      ; C:/Users/Usuario/Downloads/p_digitales/VGAletters/db/altsyncram_70f1.tdf     ;         ;
; db/altsyncram_80f1.tdf           ; yes             ; Auto-Generated Megafunction      ; C:/Users/Usuario/Downloads/p_digitales/VGAletters/db/altsyncram_80f1.tdf     ;         ;
; db/altsyncram_90f1.tdf           ; yes             ; Auto-Generated Megafunction      ; C:/Users/Usuario/Downloads/p_digitales/VGAletters/db/altsyncram_90f1.tdf     ;         ;
; db/altsyncram_ste1.tdf           ; yes             ; Auto-Generated Megafunction      ; C:/Users/Usuario/Downloads/p_digitales/VGAletters/db/altsyncram_ste1.tdf     ;         ;
; db/altsyncram_20f1.tdf           ; yes             ; Auto-Generated Megafunction      ; C:/Users/Usuario/Downloads/p_digitales/VGAletters/db/altsyncram_20f1.tdf     ;         ;
; db/altsyncram_a0f1.tdf           ; yes             ; Auto-Generated Megafunction      ; C:/Users/Usuario/Downloads/p_digitales/VGAletters/db/altsyncram_a0f1.tdf     ;         ;
; db/altsyncram_b0f1.tdf           ; yes             ; Auto-Generated Megafunction      ; C:/Users/Usuario/Downloads/p_digitales/VGAletters/db/altsyncram_b0f1.tdf     ;         ;
; db/altsyncram_c0f1.tdf           ; yes             ; Auto-Generated Megafunction      ; C:/Users/Usuario/Downloads/p_digitales/VGAletters/db/altsyncram_c0f1.tdf     ;         ;
; db/altsyncram_d0f1.tdf           ; yes             ; Auto-Generated Megafunction      ; C:/Users/Usuario/Downloads/p_digitales/VGAletters/db/altsyncram_d0f1.tdf     ;         ;
; db/altsyncram_e0f1.tdf           ; yes             ; Auto-Generated Megafunction      ; C:/Users/Usuario/Downloads/p_digitales/VGAletters/db/altsyncram_e0f1.tdf     ;         ;
; db/altsyncram_f0f1.tdf           ; yes             ; Auto-Generated Megafunction      ; C:/Users/Usuario/Downloads/p_digitales/VGAletters/db/altsyncram_f0f1.tdf     ;         ;
; db/altsyncram_g0f1.tdf           ; yes             ; Auto-Generated Megafunction      ; C:/Users/Usuario/Downloads/p_digitales/VGAletters/db/altsyncram_g0f1.tdf     ;         ;
; db/altsyncram_h0f1.tdf           ; yes             ; Auto-Generated Megafunction      ; C:/Users/Usuario/Downloads/p_digitales/VGAletters/db/altsyncram_h0f1.tdf     ;         ;
; db/altsyncram_i0f1.tdf           ; yes             ; Auto-Generated Megafunction      ; C:/Users/Usuario/Downloads/p_digitales/VGAletters/db/altsyncram_i0f1.tdf     ;         ;
; db/altsyncram_j0f1.tdf           ; yes             ; Auto-Generated Megafunction      ; C:/Users/Usuario/Downloads/p_digitales/VGAletters/db/altsyncram_j0f1.tdf     ;         ;
; db/altsyncram_k0f1.tdf           ; yes             ; Auto-Generated Megafunction      ; C:/Users/Usuario/Downloads/p_digitales/VGAletters/db/altsyncram_k0f1.tdf     ;         ;
; db/altsyncram_l0f1.tdf           ; yes             ; Auto-Generated Megafunction      ; C:/Users/Usuario/Downloads/p_digitales/VGAletters/db/altsyncram_l0f1.tdf     ;         ;
; db/altsyncram_m0f1.tdf           ; yes             ; Auto-Generated Megafunction      ; C:/Users/Usuario/Downloads/p_digitales/VGAletters/db/altsyncram_m0f1.tdf     ;         ;
; db/altsyncram_n0f1.tdf           ; yes             ; Auto-Generated Megafunction      ; C:/Users/Usuario/Downloads/p_digitales/VGAletters/db/altsyncram_n0f1.tdf     ;         ;
; db/altsyncram_o0f1.tdf           ; yes             ; Auto-Generated Megafunction      ; C:/Users/Usuario/Downloads/p_digitales/VGAletters/db/altsyncram_o0f1.tdf     ;         ;
; db/altsyncram_p0f1.tdf           ; yes             ; Auto-Generated Megafunction      ; C:/Users/Usuario/Downloads/p_digitales/VGAletters/db/altsyncram_p0f1.tdf     ;         ;
; db/altsyncram_q0f1.tdf           ; yes             ; Auto-Generated Megafunction      ; C:/Users/Usuario/Downloads/p_digitales/VGAletters/db/altsyncram_q0f1.tdf     ;         ;
; db/altsyncram_r0f1.tdf           ; yes             ; Auto-Generated Megafunction      ; C:/Users/Usuario/Downloads/p_digitales/VGAletters/db/altsyncram_r0f1.tdf     ;         ;
; db/altsyncram_s0f1.tdf           ; yes             ; Auto-Generated Megafunction      ; C:/Users/Usuario/Downloads/p_digitales/VGAletters/db/altsyncram_s0f1.tdf     ;         ;
; db/altsyncram_t0f1.tdf           ; yes             ; Auto-Generated Megafunction      ; C:/Users/Usuario/Downloads/p_digitales/VGAletters/db/altsyncram_t0f1.tdf     ;         ;
; db/altsyncram_u0f1.tdf           ; yes             ; Auto-Generated Megafunction      ; C:/Users/Usuario/Downloads/p_digitales/VGAletters/db/altsyncram_u0f1.tdf     ;         ;
; db/altsyncram_v0f1.tdf           ; yes             ; Auto-Generated Megafunction      ; C:/Users/Usuario/Downloads/p_digitales/VGAletters/db/altsyncram_v0f1.tdf     ;         ;
; db/altsyncram_01f1.tdf           ; yes             ; Auto-Generated Megafunction      ; C:/Users/Usuario/Downloads/p_digitales/VGAletters/db/altsyncram_01f1.tdf     ;         ;
; db/altsyncram_11f1.tdf           ; yes             ; Auto-Generated Megafunction      ; C:/Users/Usuario/Downloads/p_digitales/VGAletters/db/altsyncram_11f1.tdf     ;         ;
; db/altsyncram_s2f1.tdf           ; yes             ; Auto-Generated Megafunction      ; C:/Users/Usuario/Downloads/p_digitales/VGAletters/db/altsyncram_s2f1.tdf     ;         ;
; db/altsyncram_21f1.tdf           ; yes             ; Auto-Generated Megafunction      ; C:/Users/Usuario/Downloads/p_digitales/VGAletters/db/altsyncram_21f1.tdf     ;         ;
; db/altsyncram_31f1.tdf           ; yes             ; Auto-Generated Megafunction      ; C:/Users/Usuario/Downloads/p_digitales/VGAletters/db/altsyncram_31f1.tdf     ;         ;
; db/altsyncram_41f1.tdf           ; yes             ; Auto-Generated Megafunction      ; C:/Users/Usuario/Downloads/p_digitales/VGAletters/db/altsyncram_41f1.tdf     ;         ;
; db/altsyncram_51f1.tdf           ; yes             ; Auto-Generated Megafunction      ; C:/Users/Usuario/Downloads/p_digitales/VGAletters/db/altsyncram_51f1.tdf     ;         ;
; db/altsyncram_61f1.tdf           ; yes             ; Auto-Generated Megafunction      ; C:/Users/Usuario/Downloads/p_digitales/VGAletters/db/altsyncram_61f1.tdf     ;         ;
; db/altsyncram_71f1.tdf           ; yes             ; Auto-Generated Megafunction      ; C:/Users/Usuario/Downloads/p_digitales/VGAletters/db/altsyncram_71f1.tdf     ;         ;
; db/altsyncram_t2f1.tdf           ; yes             ; Auto-Generated Megafunction      ; C:/Users/Usuario/Downloads/p_digitales/VGAletters/db/altsyncram_t2f1.tdf     ;         ;
; db/altsyncram_81f1.tdf           ; yes             ; Auto-Generated Megafunction      ; C:/Users/Usuario/Downloads/p_digitales/VGAletters/db/altsyncram_81f1.tdf     ;         ;
; db/altsyncram_91f1.tdf           ; yes             ; Auto-Generated Megafunction      ; C:/Users/Usuario/Downloads/p_digitales/VGAletters/db/altsyncram_91f1.tdf     ;         ;
; db/altsyncram_a1f1.tdf           ; yes             ; Auto-Generated Megafunction      ; C:/Users/Usuario/Downloads/p_digitales/VGAletters/db/altsyncram_a1f1.tdf     ;         ;
; db/altsyncram_u2f1.tdf           ; yes             ; Auto-Generated Megafunction      ; C:/Users/Usuario/Downloads/p_digitales/VGAletters/db/altsyncram_u2f1.tdf     ;         ;
; db/altsyncram_b1f1.tdf           ; yes             ; Auto-Generated Megafunction      ; C:/Users/Usuario/Downloads/p_digitales/VGAletters/db/altsyncram_b1f1.tdf     ;         ;
; db/altsyncram_c1f1.tdf           ; yes             ; Auto-Generated Megafunction      ; C:/Users/Usuario/Downloads/p_digitales/VGAletters/db/altsyncram_c1f1.tdf     ;         ;
; db/altsyncram_v2f1.tdf           ; yes             ; Auto-Generated Megafunction      ; C:/Users/Usuario/Downloads/p_digitales/VGAletters/db/altsyncram_v2f1.tdf     ;         ;
; db/altsyncram_d1f1.tdf           ; yes             ; Auto-Generated Megafunction      ; C:/Users/Usuario/Downloads/p_digitales/VGAletters/db/altsyncram_d1f1.tdf     ;         ;
; db/altsyncram_e1f1.tdf           ; yes             ; Auto-Generated Megafunction      ; C:/Users/Usuario/Downloads/p_digitales/VGAletters/db/altsyncram_e1f1.tdf     ;         ;
; db/altsyncram_f1f1.tdf           ; yes             ; Auto-Generated Megafunction      ; C:/Users/Usuario/Downloads/p_digitales/VGAletters/db/altsyncram_f1f1.tdf     ;         ;
; db/altsyncram_g1f1.tdf           ; yes             ; Auto-Generated Megafunction      ; C:/Users/Usuario/Downloads/p_digitales/VGAletters/db/altsyncram_g1f1.tdf     ;         ;
; db/altsyncram_h1f1.tdf           ; yes             ; Auto-Generated Megafunction      ; C:/Users/Usuario/Downloads/p_digitales/VGAletters/db/altsyncram_h1f1.tdf     ;         ;
; db/altsyncram_i1f1.tdf           ; yes             ; Auto-Generated Megafunction      ; C:/Users/Usuario/Downloads/p_digitales/VGAletters/db/altsyncram_i1f1.tdf     ;         ;
; db/altsyncram_j1f1.tdf           ; yes             ; Auto-Generated Megafunction      ; C:/Users/Usuario/Downloads/p_digitales/VGAletters/db/altsyncram_j1f1.tdf     ;         ;
; db/altsyncram_k1f1.tdf           ; yes             ; Auto-Generated Megafunction      ; C:/Users/Usuario/Downloads/p_digitales/VGAletters/db/altsyncram_k1f1.tdf     ;         ;
; db/altsyncram_l1f1.tdf           ; yes             ; Auto-Generated Megafunction      ; C:/Users/Usuario/Downloads/p_digitales/VGAletters/db/altsyncram_l1f1.tdf     ;         ;
; db/altsyncram_m1f1.tdf           ; yes             ; Auto-Generated Megafunction      ; C:/Users/Usuario/Downloads/p_digitales/VGAletters/db/altsyncram_m1f1.tdf     ;         ;
; db/altsyncram_n1f1.tdf           ; yes             ; Auto-Generated Megafunction      ; C:/Users/Usuario/Downloads/p_digitales/VGAletters/db/altsyncram_n1f1.tdf     ;         ;
; db/altsyncram_o1f1.tdf           ; yes             ; Auto-Generated Megafunction      ; C:/Users/Usuario/Downloads/p_digitales/VGAletters/db/altsyncram_o1f1.tdf     ;         ;
; db/altsyncram_p1f1.tdf           ; yes             ; Auto-Generated Megafunction      ; C:/Users/Usuario/Downloads/p_digitales/VGAletters/db/altsyncram_p1f1.tdf     ;         ;
; db/altsyncram_q1f1.tdf           ; yes             ; Auto-Generated Megafunction      ; C:/Users/Usuario/Downloads/p_digitales/VGAletters/db/altsyncram_q1f1.tdf     ;         ;
; db/altsyncram_r1f1.tdf           ; yes             ; Auto-Generated Megafunction      ; C:/Users/Usuario/Downloads/p_digitales/VGAletters/db/altsyncram_r1f1.tdf     ;         ;
; db/altsyncram_s1f1.tdf           ; yes             ; Auto-Generated Megafunction      ; C:/Users/Usuario/Downloads/p_digitales/VGAletters/db/altsyncram_s1f1.tdf     ;         ;
; db/altsyncram_t1f1.tdf           ; yes             ; Auto-Generated Megafunction      ; C:/Users/Usuario/Downloads/p_digitales/VGAletters/db/altsyncram_t1f1.tdf     ;         ;
; db/altsyncram_u1f1.tdf           ; yes             ; Auto-Generated Megafunction      ; C:/Users/Usuario/Downloads/p_digitales/VGAletters/db/altsyncram_u1f1.tdf     ;         ;
; db/altsyncram_v1f1.tdf           ; yes             ; Auto-Generated Megafunction      ; C:/Users/Usuario/Downloads/p_digitales/VGAletters/db/altsyncram_v1f1.tdf     ;         ;
; db/altsyncram_02f1.tdf           ; yes             ; Auto-Generated Megafunction      ; C:/Users/Usuario/Downloads/p_digitales/VGAletters/db/altsyncram_02f1.tdf     ;         ;
; db/altsyncram_12f1.tdf           ; yes             ; Auto-Generated Megafunction      ; C:/Users/Usuario/Downloads/p_digitales/VGAletters/db/altsyncram_12f1.tdf     ;         ;
; db/altsyncram_22f1.tdf           ; yes             ; Auto-Generated Megafunction      ; C:/Users/Usuario/Downloads/p_digitales/VGAletters/db/altsyncram_22f1.tdf     ;         ;
; db/altsyncram_32f1.tdf           ; yes             ; Auto-Generated Megafunction      ; C:/Users/Usuario/Downloads/p_digitales/VGAletters/db/altsyncram_32f1.tdf     ;         ;
; db/altsyncram_42f1.tdf           ; yes             ; Auto-Generated Megafunction      ; C:/Users/Usuario/Downloads/p_digitales/VGAletters/db/altsyncram_42f1.tdf     ;         ;
; db/altsyncram_52f1.tdf           ; yes             ; Auto-Generated Megafunction      ; C:/Users/Usuario/Downloads/p_digitales/VGAletters/db/altsyncram_52f1.tdf     ;         ;
; db/altsyncram_62f1.tdf           ; yes             ; Auto-Generated Megafunction      ; C:/Users/Usuario/Downloads/p_digitales/VGAletters/db/altsyncram_62f1.tdf     ;         ;
; db/altsyncram_72f1.tdf           ; yes             ; Auto-Generated Megafunction      ; C:/Users/Usuario/Downloads/p_digitales/VGAletters/db/altsyncram_72f1.tdf     ;         ;
; db/altsyncram_82f1.tdf           ; yes             ; Auto-Generated Megafunction      ; C:/Users/Usuario/Downloads/p_digitales/VGAletters/db/altsyncram_82f1.tdf     ;         ;
; db/altsyncram_92f1.tdf           ; yes             ; Auto-Generated Megafunction      ; C:/Users/Usuario/Downloads/p_digitales/VGAletters/db/altsyncram_92f1.tdf     ;         ;
; db/altsyncram_a2f1.tdf           ; yes             ; Auto-Generated Megafunction      ; C:/Users/Usuario/Downloads/p_digitales/VGAletters/db/altsyncram_a2f1.tdf     ;         ;
; db/altsyncram_b2f1.tdf           ; yes             ; Auto-Generated Megafunction      ; C:/Users/Usuario/Downloads/p_digitales/VGAletters/db/altsyncram_b2f1.tdf     ;         ;
; db/altsyncram_c2f1.tdf           ; yes             ; Auto-Generated Megafunction      ; C:/Users/Usuario/Downloads/p_digitales/VGAletters/db/altsyncram_c2f1.tdf     ;         ;
; db/altsyncram_d2f1.tdf           ; yes             ; Auto-Generated Megafunction      ; C:/Users/Usuario/Downloads/p_digitales/VGAletters/db/altsyncram_d2f1.tdf     ;         ;
; db/altsyncram_e2f1.tdf           ; yes             ; Auto-Generated Megafunction      ; C:/Users/Usuario/Downloads/p_digitales/VGAletters/db/altsyncram_e2f1.tdf     ;         ;
; db/altsyncram_f2f1.tdf           ; yes             ; Auto-Generated Megafunction      ; C:/Users/Usuario/Downloads/p_digitales/VGAletters/db/altsyncram_f2f1.tdf     ;         ;
; db/altsyncram_g2f1.tdf           ; yes             ; Auto-Generated Megafunction      ; C:/Users/Usuario/Downloads/p_digitales/VGAletters/db/altsyncram_g2f1.tdf     ;         ;
; db/altsyncram_h2f1.tdf           ; yes             ; Auto-Generated Megafunction      ; C:/Users/Usuario/Downloads/p_digitales/VGAletters/db/altsyncram_h2f1.tdf     ;         ;
; db/altsyncram_i2f1.tdf           ; yes             ; Auto-Generated Megafunction      ; C:/Users/Usuario/Downloads/p_digitales/VGAletters/db/altsyncram_i2f1.tdf     ;         ;
; db/altsyncram_j2f1.tdf           ; yes             ; Auto-Generated Megafunction      ; C:/Users/Usuario/Downloads/p_digitales/VGAletters/db/altsyncram_j2f1.tdf     ;         ;
; db/altsyncram_k2f1.tdf           ; yes             ; Auto-Generated Megafunction      ; C:/Users/Usuario/Downloads/p_digitales/VGAletters/db/altsyncram_k2f1.tdf     ;         ;
; db/altsyncram_l2f1.tdf           ; yes             ; Auto-Generated Megafunction      ; C:/Users/Usuario/Downloads/p_digitales/VGAletters/db/altsyncram_l2f1.tdf     ;         ;
; db/altsyncram_m2f1.tdf           ; yes             ; Auto-Generated Megafunction      ; C:/Users/Usuario/Downloads/p_digitales/VGAletters/db/altsyncram_m2f1.tdf     ;         ;
; db/altsyncram_n2f1.tdf           ; yes             ; Auto-Generated Megafunction      ; C:/Users/Usuario/Downloads/p_digitales/VGAletters/db/altsyncram_n2f1.tdf     ;         ;
; db/altsyncram_o2f1.tdf           ; yes             ; Auto-Generated Megafunction      ; C:/Users/Usuario/Downloads/p_digitales/VGAletters/db/altsyncram_o2f1.tdf     ;         ;
; db/altsyncram_p2f1.tdf           ; yes             ; Auto-Generated Megafunction      ; C:/Users/Usuario/Downloads/p_digitales/VGAletters/db/altsyncram_p2f1.tdf     ;         ;
; db/altsyncram_q2f1.tdf           ; yes             ; Auto-Generated Megafunction      ; C:/Users/Usuario/Downloads/p_digitales/VGAletters/db/altsyncram_q2f1.tdf     ;         ;
; db/altsyncram_r2f1.tdf           ; yes             ; Auto-Generated Megafunction      ; C:/Users/Usuario/Downloads/p_digitales/VGAletters/db/altsyncram_r2f1.tdf     ;         ;
+----------------------------------+-----------------+----------------------------------+------------------------------------------------------------------------------+---------+


+---------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary             ;
+---------------------------------------------+-----------+
; Resource                                    ; Usage     ;
+---------------------------------------------+-----------+
; Estimate of Logic utilization (ALMs needed) ; 1642      ;
;                                             ;           ;
; Combinational ALUT usage for logic          ; 2202      ;
;     -- 7 input functions                    ; 3         ;
;     -- 6 input functions                    ; 1042      ;
;     -- 5 input functions                    ; 410       ;
;     -- 4 input functions                    ; 233       ;
;     -- <=3 input functions                  ; 514       ;
;                                             ;           ;
; Dedicated logic registers                   ; 966       ;
;                                             ;           ;
; I/O pins                                    ; 31        ;
; Total MLAB memory bits                      ; 0         ;
; Total block memory bits                     ; 289536    ;
;                                             ;           ;
; Total DSP Blocks                            ; 0         ;
;                                             ;           ;
; Maximum fan-out node                        ; clk~input ;
; Maximum fan-out                             ; 902       ;
; Total fan-out                               ; 16714     ;
; Average fan-out                             ; 4.76      ;
+---------------------------------------------+-----------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                              ;
+-------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------+-------------------+--------------+
; Compilation Hierarchy Node                            ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                          ; Entity Name       ; Library Name ;
+-------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------+-------------------+--------------+
; |arm                                                  ; 2202 (0)            ; 966 (0)                   ; 289536            ; 0          ; 31   ; 0            ; |arm                                                                                                                                         ; arm               ; work         ;
;    |controller:c|                                     ; 16 (0)              ; 4 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |arm|controller:c                                                                                                                            ; controller        ; work         ;
;       |conditionalLogic:cl|                           ; 10 (6)              ; 4 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |arm|controller:c|conditionalLogic:cl                                                                                                        ; conditionalLogic  ; work         ;
;          |conditionCheck:condCheck|                   ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |arm|controller:c|conditionalLogic:cl|conditionCheck:condCheck                                                                               ; conditionCheck    ; work         ;
;          |flopenr:flagreg0|                           ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |arm|controller:c|conditionalLogic:cl|flopenr:flagreg0                                                                                       ; flopenr           ; work         ;
;          |flopenr:flagreg1|                           ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |arm|controller:c|conditionalLogic:cl|flopenr:flagreg1                                                                                       ; flopenr           ; work         ;
;       |decoder:dec|                                   ; 6 (6)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |arm|controller:c|decoder:dec                                                                                                                ; decoder           ; work         ;
;    |datapath:dp|                                      ; 1637 (0)            ; 896 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |arm|datapath:dp                                                                                                                             ; datapath          ; work         ;
;       |ALUConFlags:alu|                               ; 121 (17)            ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |arm|datapath:dp|ALUConFlags:alu                                                                                                             ; ALUConFlags       ; work         ;
;          |ALUSinFlags:aluSinFlags|                    ; 104 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |arm|datapath:dp|ALUConFlags:alu|ALUSinFlags:aluSinFlags                                                                                     ; ALUSinFlags       ; work         ;
;             |adderWithCarry:adderALU|                 ; 33 (33)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |arm|datapath:dp|ALUConFlags:alu|ALUSinFlags:aluSinFlags|adderWithCarry:adderALU                                                             ; adderWithCarry    ; work         ;
;             |mux2:mux2|                               ; 8 (8)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |arm|datapath:dp|ALUConFlags:alu|ALUSinFlags:aluSinFlags|mux2:mux2                                                                           ; mux2              ; work         ;
;             |mux4a1:mux4|                             ; 63 (63)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |arm|datapath:dp|ALUConFlags:alu|ALUSinFlags:aluSinFlags|mux4a1:mux4                                                                         ; mux4a1            ; work         ;
;       |ROM32:romInputData|                            ; 24 (24)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |arm|datapath:dp|ROM32:romInputData                                                                                                          ; ROM32             ; work         ;
;       |adder:pcadd1|                                  ; 30 (30)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |arm|datapath:dp|adder:pcadd1                                                                                                                ; adder             ; work         ;
;       |adder:pcadd2|                                  ; 30 (30)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |arm|datapath:dp|adder:pcadd2                                                                                                                ; adder             ; work         ;
;       |dataMemory:outDataMemory|                      ; 1008 (1008)         ; 512 (512)                 ; 0                 ; 0          ; 0    ; 0            ; |arm|datapath:dp|dataMemory:outDataMemory                                                                                                    ; dataMemory        ; work         ;
;       |flopr:pcreg|                                   ; 2 (2)               ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |arm|datapath:dp|flopr:pcreg                                                                                                                 ; flopr             ; work         ;
;       |instructionMemory:instMem|                     ; 33 (33)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |arm|datapath:dp|instructionMemory:instMem                                                                                                   ; instructionMemory ; work         ;
;       |mux2:ra1mux|                                   ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |arm|datapath:dp|mux2:ra1mux                                                                                                                 ; mux2              ; work         ;
;       |mux2:ra2mux|                                   ; 5 (5)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |arm|datapath:dp|mux2:ra2mux                                                                                                                 ; mux2              ; work         ;
;       |mux2:resmux|                                   ; 38 (38)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |arm|datapath:dp|mux2:resmux                                                                                                                 ; mux2              ; work         ;
;       |mux2:srcbmux|                                  ; 37 (37)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |arm|datapath:dp|mux2:srcbmux                                                                                                                ; mux2              ; work         ;
;       |regfile:rf|                                    ; 306 (306)           ; 352 (352)                 ; 0                 ; 0          ; 0    ; 0            ; |arm|datapath:dp|regfile:rf                                                                                                                  ; regfile           ; work         ;
;    |mcuVGA:VGA|                                       ; 549 (0)             ; 66 (0)                    ; 289536            ; 0          ; 0    ; 0            ; |arm|mcuVGA:VGA                                                                                                                              ; mcuVGA            ; work         ;
;       |VGAcontroller:cntVGA|                          ; 85 (5)              ; 64 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |arm|mcuVGA:VGA|VGAcontroller:cntVGA                                                                                                         ; VGAcontroller     ; work         ;
;          |counterXY:CXY|                              ; 80 (80)             ; 64 (64)                   ; 0                 ; 0          ; 0    ; 0            ; |arm|mcuVGA:VGA|VGAcontroller:cntVGA|counterXY:CXY                                                                                           ; counterXY         ; work         ;
;       |clockDivider:dvclk|                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |arm|mcuVGA:VGA|clockDivider:dvclk                                                                                                           ; clockDivider      ; work         ;
;       |topController:topc|                            ; 463 (0)             ; 0 (0)                     ; 289536            ; 0          ; 0    ; 0            ; |arm|mcuVGA:VGA|topController:topc                                                                                                           ; topController     ; work         ;
;          |printChar:test|                             ; 463 (326)           ; 0 (0)                     ; 289536            ; 0          ; 0    ; 0            ; |arm|mcuVGA:VGA|topController:topc|printChar:test                                                                                            ; printChar         ; work         ;
;             |sprite:test|                             ; 137 (0)             ; 0 (0)                     ; 289536            ; 0          ; 0    ; 0            ; |arm|mcuVGA:VGA|topController:topc|printChar:test|sprite:test                                                                                ; sprite            ; work         ;
;                |addressGenerator:direccionesM|        ; 5 (5)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |arm|mcuVGA:VGA|topController:topc|printChar:test|sprite:test|addressGenerator:direccionesM                                                  ; addressGenerator  ; work         ;
;                |ascii100:ROM100|                      ; 0 (0)               ; 0 (0)                     ; 3072              ; 0          ; 0    ; 0            ; |arm|mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii100:ROM100                                                                ; ascii100          ; work         ;
;                   |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 3072              ; 0          ; 0    ; 0            ; |arm|mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii100:ROM100|altsyncram:altsyncram_component                                ; altsyncram        ; work         ;
;                      |altsyncram_12f1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 3072              ; 0          ; 0    ; 0            ; |arm|mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii100:ROM100|altsyncram:altsyncram_component|altsyncram_12f1:auto_generated ; altsyncram_12f1   ; work         ;
;                |ascii101:ROM101|                      ; 0 (0)               ; 0 (0)                     ; 3072              ; 0          ; 0    ; 0            ; |arm|mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii101:ROM101                                                                ; ascii101          ; work         ;
;                   |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 3072              ; 0          ; 0    ; 0            ; |arm|mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii101:ROM101|altsyncram:altsyncram_component                                ; altsyncram        ; work         ;
;                      |altsyncram_22f1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 3072              ; 0          ; 0    ; 0            ; |arm|mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii101:ROM101|altsyncram:altsyncram_component|altsyncram_22f1:auto_generated ; altsyncram_22f1   ; work         ;
;                |ascii102:ROM102|                      ; 0 (0)               ; 0 (0)                     ; 3072              ; 0          ; 0    ; 0            ; |arm|mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii102:ROM102                                                                ; ascii102          ; work         ;
;                   |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 3072              ; 0          ; 0    ; 0            ; |arm|mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii102:ROM102|altsyncram:altsyncram_component                                ; altsyncram        ; work         ;
;                      |altsyncram_32f1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 3072              ; 0          ; 0    ; 0            ; |arm|mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii102:ROM102|altsyncram:altsyncram_component|altsyncram_32f1:auto_generated ; altsyncram_32f1   ; work         ;
;                |ascii103:ROM103|                      ; 0 (0)               ; 0 (0)                     ; 3072              ; 0          ; 0    ; 0            ; |arm|mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii103:ROM103                                                                ; ascii103          ; work         ;
;                   |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 3072              ; 0          ; 0    ; 0            ; |arm|mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii103:ROM103|altsyncram:altsyncram_component                                ; altsyncram        ; work         ;
;                      |altsyncram_42f1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 3072              ; 0          ; 0    ; 0            ; |arm|mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii103:ROM103|altsyncram:altsyncram_component|altsyncram_42f1:auto_generated ; altsyncram_42f1   ; work         ;
;                |ascii104:ROM104|                      ; 0 (0)               ; 0 (0)                     ; 3072              ; 0          ; 0    ; 0            ; |arm|mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii104:ROM104                                                                ; ascii104          ; work         ;
;                   |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 3072              ; 0          ; 0    ; 0            ; |arm|mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii104:ROM104|altsyncram:altsyncram_component                                ; altsyncram        ; work         ;
;                      |altsyncram_52f1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 3072              ; 0          ; 0    ; 0            ; |arm|mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii104:ROM104|altsyncram:altsyncram_component|altsyncram_52f1:auto_generated ; altsyncram_52f1   ; work         ;
;                |ascii105:ROM105|                      ; 0 (0)               ; 0 (0)                     ; 3072              ; 0          ; 0    ; 0            ; |arm|mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii105:ROM105                                                                ; ascii105          ; work         ;
;                   |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 3072              ; 0          ; 0    ; 0            ; |arm|mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii105:ROM105|altsyncram:altsyncram_component                                ; altsyncram        ; work         ;
;                      |altsyncram_62f1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 3072              ; 0          ; 0    ; 0            ; |arm|mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii105:ROM105|altsyncram:altsyncram_component|altsyncram_62f1:auto_generated ; altsyncram_62f1   ; work         ;
;                |ascii106:ROM106|                      ; 0 (0)               ; 0 (0)                     ; 3072              ; 0          ; 0    ; 0            ; |arm|mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii106:ROM106                                                                ; ascii106          ; work         ;
;                   |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 3072              ; 0          ; 0    ; 0            ; |arm|mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii106:ROM106|altsyncram:altsyncram_component                                ; altsyncram        ; work         ;
;                      |altsyncram_72f1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 3072              ; 0          ; 0    ; 0            ; |arm|mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii106:ROM106|altsyncram:altsyncram_component|altsyncram_72f1:auto_generated ; altsyncram_72f1   ; work         ;
;                |ascii107:ROM107|                      ; 0 (0)               ; 0 (0)                     ; 3072              ; 0          ; 0    ; 0            ; |arm|mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii107:ROM107                                                                ; ascii107          ; work         ;
;                   |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 3072              ; 0          ; 0    ; 0            ; |arm|mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii107:ROM107|altsyncram:altsyncram_component                                ; altsyncram        ; work         ;
;                      |altsyncram_82f1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 3072              ; 0          ; 0    ; 0            ; |arm|mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii107:ROM107|altsyncram:altsyncram_component|altsyncram_82f1:auto_generated ; altsyncram_82f1   ; work         ;
;                |ascii108:ROM108|                      ; 0 (0)               ; 0 (0)                     ; 3072              ; 0          ; 0    ; 0            ; |arm|mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii108:ROM108                                                                ; ascii108          ; work         ;
;                   |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 3072              ; 0          ; 0    ; 0            ; |arm|mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii108:ROM108|altsyncram:altsyncram_component                                ; altsyncram        ; work         ;
;                      |altsyncram_92f1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 3072              ; 0          ; 0    ; 0            ; |arm|mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii108:ROM108|altsyncram:altsyncram_component|altsyncram_92f1:auto_generated ; altsyncram_92f1   ; work         ;
;                |ascii109:ROM109|                      ; 0 (0)               ; 0 (0)                     ; 3072              ; 0          ; 0    ; 0            ; |arm|mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii109:ROM109                                                                ; ascii109          ; work         ;
;                   |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 3072              ; 0          ; 0    ; 0            ; |arm|mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii109:ROM109|altsyncram:altsyncram_component                                ; altsyncram        ; work         ;
;                      |altsyncram_a2f1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 3072              ; 0          ; 0    ; 0            ; |arm|mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii109:ROM109|altsyncram:altsyncram_component|altsyncram_a2f1:auto_generated ; altsyncram_a2f1   ; work         ;
;                |ascii110:ROM110|                      ; 0 (0)               ; 0 (0)                     ; 3072              ; 0          ; 0    ; 0            ; |arm|mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii110:ROM110                                                                ; ascii110          ; work         ;
;                   |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 3072              ; 0          ; 0    ; 0            ; |arm|mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii110:ROM110|altsyncram:altsyncram_component                                ; altsyncram        ; work         ;
;                      |altsyncram_b2f1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 3072              ; 0          ; 0    ; 0            ; |arm|mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii110:ROM110|altsyncram:altsyncram_component|altsyncram_b2f1:auto_generated ; altsyncram_b2f1   ; work         ;
;                |ascii111:ROM111|                      ; 0 (0)               ; 0 (0)                     ; 3072              ; 0          ; 0    ; 0            ; |arm|mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii111:ROM111                                                                ; ascii111          ; work         ;
;                   |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 3072              ; 0          ; 0    ; 0            ; |arm|mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii111:ROM111|altsyncram:altsyncram_component                                ; altsyncram        ; work         ;
;                      |altsyncram_c2f1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 3072              ; 0          ; 0    ; 0            ; |arm|mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii111:ROM111|altsyncram:altsyncram_component|altsyncram_c2f1:auto_generated ; altsyncram_c2f1   ; work         ;
;                |ascii112:ROM112|                      ; 0 (0)               ; 0 (0)                     ; 3072              ; 0          ; 0    ; 0            ; |arm|mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii112:ROM112                                                                ; ascii112          ; work         ;
;                   |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 3072              ; 0          ; 0    ; 0            ; |arm|mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii112:ROM112|altsyncram:altsyncram_component                                ; altsyncram        ; work         ;
;                      |altsyncram_d2f1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 3072              ; 0          ; 0    ; 0            ; |arm|mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii112:ROM112|altsyncram:altsyncram_component|altsyncram_d2f1:auto_generated ; altsyncram_d2f1   ; work         ;
;                |ascii113:ROM113|                      ; 0 (0)               ; 0 (0)                     ; 3072              ; 0          ; 0    ; 0            ; |arm|mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii113:ROM113                                                                ; ascii113          ; work         ;
;                   |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 3072              ; 0          ; 0    ; 0            ; |arm|mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii113:ROM113|altsyncram:altsyncram_component                                ; altsyncram        ; work         ;
;                      |altsyncram_e2f1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 3072              ; 0          ; 0    ; 0            ; |arm|mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii113:ROM113|altsyncram:altsyncram_component|altsyncram_e2f1:auto_generated ; altsyncram_e2f1   ; work         ;
;                |ascii114:ROM114|                      ; 0 (0)               ; 0 (0)                     ; 3072              ; 0          ; 0    ; 0            ; |arm|mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii114:ROM114                                                                ; ascii114          ; work         ;
;                   |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 3072              ; 0          ; 0    ; 0            ; |arm|mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii114:ROM114|altsyncram:altsyncram_component                                ; altsyncram        ; work         ;
;                      |altsyncram_f2f1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 3072              ; 0          ; 0    ; 0            ; |arm|mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii114:ROM114|altsyncram:altsyncram_component|altsyncram_f2f1:auto_generated ; altsyncram_f2f1   ; work         ;
;                |ascii115:ROM115|                      ; 0 (0)               ; 0 (0)                     ; 3072              ; 0          ; 0    ; 0            ; |arm|mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii115:ROM115                                                                ; ascii115          ; work         ;
;                   |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 3072              ; 0          ; 0    ; 0            ; |arm|mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii115:ROM115|altsyncram:altsyncram_component                                ; altsyncram        ; work         ;
;                      |altsyncram_g2f1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 3072              ; 0          ; 0    ; 0            ; |arm|mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii115:ROM115|altsyncram:altsyncram_component|altsyncram_g2f1:auto_generated ; altsyncram_g2f1   ; work         ;
;                |ascii116:ROM116|                      ; 0 (0)               ; 0 (0)                     ; 3072              ; 0          ; 0    ; 0            ; |arm|mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii116:ROM116                                                                ; ascii116          ; work         ;
;                   |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 3072              ; 0          ; 0    ; 0            ; |arm|mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii116:ROM116|altsyncram:altsyncram_component                                ; altsyncram        ; work         ;
;                      |altsyncram_h2f1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 3072              ; 0          ; 0    ; 0            ; |arm|mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii116:ROM116|altsyncram:altsyncram_component|altsyncram_h2f1:auto_generated ; altsyncram_h2f1   ; work         ;
;                |ascii117:ROM117|                      ; 0 (0)               ; 0 (0)                     ; 3072              ; 0          ; 0    ; 0            ; |arm|mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii117:ROM117                                                                ; ascii117          ; work         ;
;                   |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 3072              ; 0          ; 0    ; 0            ; |arm|mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii117:ROM117|altsyncram:altsyncram_component                                ; altsyncram        ; work         ;
;                      |altsyncram_i2f1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 3072              ; 0          ; 0    ; 0            ; |arm|mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii117:ROM117|altsyncram:altsyncram_component|altsyncram_i2f1:auto_generated ; altsyncram_i2f1   ; work         ;
;                |ascii118:ROM118|                      ; 0 (0)               ; 0 (0)                     ; 3072              ; 0          ; 0    ; 0            ; |arm|mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii118:ROM118                                                                ; ascii118          ; work         ;
;                   |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 3072              ; 0          ; 0    ; 0            ; |arm|mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii118:ROM118|altsyncram:altsyncram_component                                ; altsyncram        ; work         ;
;                      |altsyncram_j2f1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 3072              ; 0          ; 0    ; 0            ; |arm|mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii118:ROM118|altsyncram:altsyncram_component|altsyncram_j2f1:auto_generated ; altsyncram_j2f1   ; work         ;
;                |ascii119:ROM119|                      ; 0 (0)               ; 0 (0)                     ; 3072              ; 0          ; 0    ; 0            ; |arm|mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii119:ROM119                                                                ; ascii119          ; work         ;
;                   |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 3072              ; 0          ; 0    ; 0            ; |arm|mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii119:ROM119|altsyncram:altsyncram_component                                ; altsyncram        ; work         ;
;                      |altsyncram_k2f1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 3072              ; 0          ; 0    ; 0            ; |arm|mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii119:ROM119|altsyncram:altsyncram_component|altsyncram_k2f1:auto_generated ; altsyncram_k2f1   ; work         ;
;                |ascii120:ROM120|                      ; 0 (0)               ; 0 (0)                     ; 3072              ; 0          ; 0    ; 0            ; |arm|mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii120:ROM120                                                                ; ascii120          ; work         ;
;                   |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 3072              ; 0          ; 0    ; 0            ; |arm|mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii120:ROM120|altsyncram:altsyncram_component                                ; altsyncram        ; work         ;
;                      |altsyncram_l2f1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 3072              ; 0          ; 0    ; 0            ; |arm|mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii120:ROM120|altsyncram:altsyncram_component|altsyncram_l2f1:auto_generated ; altsyncram_l2f1   ; work         ;
;                |ascii121:ROM121|                      ; 0 (0)               ; 0 (0)                     ; 3072              ; 0          ; 0    ; 0            ; |arm|mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii121:ROM121                                                                ; ascii121          ; work         ;
;                   |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 3072              ; 0          ; 0    ; 0            ; |arm|mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii121:ROM121|altsyncram:altsyncram_component                                ; altsyncram        ; work         ;
;                      |altsyncram_m2f1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 3072              ; 0          ; 0    ; 0            ; |arm|mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii121:ROM121|altsyncram:altsyncram_component|altsyncram_m2f1:auto_generated ; altsyncram_m2f1   ; work         ;
;                |ascii122:ROM122|                      ; 0 (0)               ; 0 (0)                     ; 3072              ; 0          ; 0    ; 0            ; |arm|mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii122:ROM122                                                                ; ascii122          ; work         ;
;                   |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 3072              ; 0          ; 0    ; 0            ; |arm|mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii122:ROM122|altsyncram:altsyncram_component                                ; altsyncram        ; work         ;
;                      |altsyncram_n2f1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 3072              ; 0          ; 0    ; 0            ; |arm|mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii122:ROM122|altsyncram:altsyncram_component|altsyncram_n2f1:auto_generated ; altsyncram_n2f1   ; work         ;
;                |ascii123:ROM123|                      ; 0 (0)               ; 0 (0)                     ; 3072              ; 0          ; 0    ; 0            ; |arm|mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii123:ROM123                                                                ; ascii123          ; work         ;
;                   |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 3072              ; 0          ; 0    ; 0            ; |arm|mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii123:ROM123|altsyncram:altsyncram_component                                ; altsyncram        ; work         ;
;                      |altsyncram_o2f1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 3072              ; 0          ; 0    ; 0            ; |arm|mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii123:ROM123|altsyncram:altsyncram_component|altsyncram_o2f1:auto_generated ; altsyncram_o2f1   ; work         ;
;                |ascii124:ROM124|                      ; 0 (0)               ; 0 (0)                     ; 3072              ; 0          ; 0    ; 0            ; |arm|mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii124:ROM124                                                                ; ascii124          ; work         ;
;                   |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 3072              ; 0          ; 0    ; 0            ; |arm|mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii124:ROM124|altsyncram:altsyncram_component                                ; altsyncram        ; work         ;
;                      |altsyncram_p2f1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 3072              ; 0          ; 0    ; 0            ; |arm|mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii124:ROM124|altsyncram:altsyncram_component|altsyncram_p2f1:auto_generated ; altsyncram_p2f1   ; work         ;
;                |ascii125:ROM125|                      ; 0 (0)               ; 0 (0)                     ; 3072              ; 0          ; 0    ; 0            ; |arm|mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii125:ROM125                                                                ; ascii125          ; work         ;
;                   |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 3072              ; 0          ; 0    ; 0            ; |arm|mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii125:ROM125|altsyncram:altsyncram_component                                ; altsyncram        ; work         ;
;                      |altsyncram_q2f1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 3072              ; 0          ; 0    ; 0            ; |arm|mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii125:ROM125|altsyncram:altsyncram_component|altsyncram_q2f1:auto_generated ; altsyncram_q2f1   ; work         ;
;                |ascii126:ROM126|                      ; 0 (0)               ; 0 (0)                     ; 3072              ; 0          ; 0    ; 0            ; |arm|mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii126:ROM126                                                                ; ascii126          ; work         ;
;                   |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 3072              ; 0          ; 0    ; 0            ; |arm|mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii126:ROM126|altsyncram:altsyncram_component                                ; altsyncram        ; work         ;
;                      |altsyncram_r2f1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 3072              ; 0          ; 0    ; 0            ; |arm|mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii126:ROM126|altsyncram:altsyncram_component|altsyncram_r2f1:auto_generated ; altsyncram_r2f1   ; work         ;
;                |ascii32:ROM32|                        ; 0 (0)               ; 0 (0)                     ; 3072              ; 0          ; 0    ; 0            ; |arm|mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii32:ROM32                                                                  ; ascii32           ; work         ;
;                   |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 3072              ; 0          ; 0    ; 0            ; |arm|mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii32:ROM32|altsyncram:altsyncram_component                                  ; altsyncram        ; work         ;
;                      |altsyncram_30f1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 3072              ; 0          ; 0    ; 0            ; |arm|mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii32:ROM32|altsyncram:altsyncram_component|altsyncram_30f1:auto_generated   ; altsyncram_30f1   ; work         ;
;                |ascii33:ROM33|                        ; 0 (0)               ; 0 (0)                     ; 3072              ; 0          ; 0    ; 0            ; |arm|mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii33:ROM33                                                                  ; ascii33           ; work         ;
;                   |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 3072              ; 0          ; 0    ; 0            ; |arm|mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii33:ROM33|altsyncram:altsyncram_component                                  ; altsyncram        ; work         ;
;                      |altsyncram_40f1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 3072              ; 0          ; 0    ; 0            ; |arm|mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii33:ROM33|altsyncram:altsyncram_component|altsyncram_40f1:auto_generated   ; altsyncram_40f1   ; work         ;
;                |ascii34:ROM34|                        ; 0 (0)               ; 0 (0)                     ; 3072              ; 0          ; 0    ; 0            ; |arm|mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii34:ROM34                                                                  ; ascii34           ; work         ;
;                   |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 3072              ; 0          ; 0    ; 0            ; |arm|mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii34:ROM34|altsyncram:altsyncram_component                                  ; altsyncram        ; work         ;
;                      |altsyncram_50f1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 3072              ; 0          ; 0    ; 0            ; |arm|mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii34:ROM34|altsyncram:altsyncram_component|altsyncram_50f1:auto_generated   ; altsyncram_50f1   ; work         ;
;                |ascii35:ROM35|                        ; 0 (0)               ; 0 (0)                     ; 3072              ; 0          ; 0    ; 0            ; |arm|mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii35:ROM35                                                                  ; ascii35           ; work         ;
;                   |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 3072              ; 0          ; 0    ; 0            ; |arm|mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii35:ROM35|altsyncram:altsyncram_component                                  ; altsyncram        ; work         ;
;                      |altsyncram_60f1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 3072              ; 0          ; 0    ; 0            ; |arm|mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii35:ROM35|altsyncram:altsyncram_component|altsyncram_60f1:auto_generated   ; altsyncram_60f1   ; work         ;
;                |ascii36:ROM36|                        ; 0 (0)               ; 0 (0)                     ; 3072              ; 0          ; 0    ; 0            ; |arm|mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii36:ROM36                                                                  ; ascii36           ; work         ;
;                   |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 3072              ; 0          ; 0    ; 0            ; |arm|mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii36:ROM36|altsyncram:altsyncram_component                                  ; altsyncram        ; work         ;
;                      |altsyncram_70f1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 3072              ; 0          ; 0    ; 0            ; |arm|mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii36:ROM36|altsyncram:altsyncram_component|altsyncram_70f1:auto_generated   ; altsyncram_70f1   ; work         ;
;                |ascii37:ROM37|                        ; 0 (0)               ; 0 (0)                     ; 3072              ; 0          ; 0    ; 0            ; |arm|mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii37:ROM37                                                                  ; ascii37           ; work         ;
;                   |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 3072              ; 0          ; 0    ; 0            ; |arm|mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii37:ROM37|altsyncram:altsyncram_component                                  ; altsyncram        ; work         ;
;                      |altsyncram_80f1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 3072              ; 0          ; 0    ; 0            ; |arm|mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii37:ROM37|altsyncram:altsyncram_component|altsyncram_80f1:auto_generated   ; altsyncram_80f1   ; work         ;
;                |ascii38:ROM38|                        ; 0 (0)               ; 0 (0)                     ; 3072              ; 0          ; 0    ; 0            ; |arm|mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii38:ROM38                                                                  ; ascii38           ; work         ;
;                   |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 3072              ; 0          ; 0    ; 0            ; |arm|mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii38:ROM38|altsyncram:altsyncram_component                                  ; altsyncram        ; work         ;
;                      |altsyncram_90f1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 3072              ; 0          ; 0    ; 0            ; |arm|mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii38:ROM38|altsyncram:altsyncram_component|altsyncram_90f1:auto_generated   ; altsyncram_90f1   ; work         ;
;                |ascii39:ROM39|                        ; 0 (0)               ; 0 (0)                     ; 768               ; 0          ; 0    ; 0            ; |arm|mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii39:ROM39                                                                  ; ascii39           ; work         ;
;                   |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 768               ; 0          ; 0    ; 0            ; |arm|mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii39:ROM39|altsyncram:altsyncram_component                                  ; altsyncram        ; work         ;
;                      |altsyncram_ste1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 768               ; 0          ; 0    ; 0            ; |arm|mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii39:ROM39|altsyncram:altsyncram_component|altsyncram_ste1:auto_generated   ; altsyncram_ste1   ; work         ;
;                |ascii40:ROM40|                        ; 0 (0)               ; 0 (0)                     ; 3072              ; 0          ; 0    ; 0            ; |arm|mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii40:ROM40                                                                  ; ascii40           ; work         ;
;                   |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 3072              ; 0          ; 0    ; 0            ; |arm|mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii40:ROM40|altsyncram:altsyncram_component                                  ; altsyncram        ; work         ;
;                      |altsyncram_20f1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 3072              ; 0          ; 0    ; 0            ; |arm|mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii40:ROM40|altsyncram:altsyncram_component|altsyncram_20f1:auto_generated   ; altsyncram_20f1   ; work         ;
;                |ascii41:ROM41|                        ; 0 (0)               ; 0 (0)                     ; 3072              ; 0          ; 0    ; 0            ; |arm|mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii41:ROM41                                                                  ; ascii41           ; work         ;
;                   |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 3072              ; 0          ; 0    ; 0            ; |arm|mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii41:ROM41|altsyncram:altsyncram_component                                  ; altsyncram        ; work         ;
;                      |altsyncram_a0f1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 3072              ; 0          ; 0    ; 0            ; |arm|mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii41:ROM41|altsyncram:altsyncram_component|altsyncram_a0f1:auto_generated   ; altsyncram_a0f1   ; work         ;
;                |ascii42:ROM42|                        ; 0 (0)               ; 0 (0)                     ; 3072              ; 0          ; 0    ; 0            ; |arm|mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii42:ROM42                                                                  ; ascii42           ; work         ;
;                   |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 3072              ; 0          ; 0    ; 0            ; |arm|mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii42:ROM42|altsyncram:altsyncram_component                                  ; altsyncram        ; work         ;
;                      |altsyncram_b0f1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 3072              ; 0          ; 0    ; 0            ; |arm|mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii42:ROM42|altsyncram:altsyncram_component|altsyncram_b0f1:auto_generated   ; altsyncram_b0f1   ; work         ;
;                |ascii43:ROM43|                        ; 0 (0)               ; 0 (0)                     ; 3072              ; 0          ; 0    ; 0            ; |arm|mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii43:ROM43                                                                  ; ascii43           ; work         ;
;                   |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 3072              ; 0          ; 0    ; 0            ; |arm|mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii43:ROM43|altsyncram:altsyncram_component                                  ; altsyncram        ; work         ;
;                      |altsyncram_c0f1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 3072              ; 0          ; 0    ; 0            ; |arm|mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii43:ROM43|altsyncram:altsyncram_component|altsyncram_c0f1:auto_generated   ; altsyncram_c0f1   ; work         ;
;                |ascii44:ROM44|                        ; 0 (0)               ; 0 (0)                     ; 3072              ; 0          ; 0    ; 0            ; |arm|mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii44:ROM44                                                                  ; ascii44           ; work         ;
;                   |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 3072              ; 0          ; 0    ; 0            ; |arm|mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii44:ROM44|altsyncram:altsyncram_component                                  ; altsyncram        ; work         ;
;                      |altsyncram_d0f1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 3072              ; 0          ; 0    ; 0            ; |arm|mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii44:ROM44|altsyncram:altsyncram_component|altsyncram_d0f1:auto_generated   ; altsyncram_d0f1   ; work         ;
;                |ascii45:ROM45|                        ; 0 (0)               ; 0 (0)                     ; 3072              ; 0          ; 0    ; 0            ; |arm|mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii45:ROM45                                                                  ; ascii45           ; work         ;
;                   |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 3072              ; 0          ; 0    ; 0            ; |arm|mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii45:ROM45|altsyncram:altsyncram_component                                  ; altsyncram        ; work         ;
;                      |altsyncram_e0f1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 3072              ; 0          ; 0    ; 0            ; |arm|mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii45:ROM45|altsyncram:altsyncram_component|altsyncram_e0f1:auto_generated   ; altsyncram_e0f1   ; work         ;
;                |ascii46:ROM46|                        ; 0 (0)               ; 0 (0)                     ; 3072              ; 0          ; 0    ; 0            ; |arm|mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii46:ROM46                                                                  ; ascii46           ; work         ;
;                   |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 3072              ; 0          ; 0    ; 0            ; |arm|mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii46:ROM46|altsyncram:altsyncram_component                                  ; altsyncram        ; work         ;
;                      |altsyncram_f0f1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 3072              ; 0          ; 0    ; 0            ; |arm|mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii46:ROM46|altsyncram:altsyncram_component|altsyncram_f0f1:auto_generated   ; altsyncram_f0f1   ; work         ;
;                |ascii47:ROM47|                        ; 0 (0)               ; 0 (0)                     ; 3072              ; 0          ; 0    ; 0            ; |arm|mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii47:ROM47                                                                  ; ascii47           ; work         ;
;                   |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 3072              ; 0          ; 0    ; 0            ; |arm|mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii47:ROM47|altsyncram:altsyncram_component                                  ; altsyncram        ; work         ;
;                      |altsyncram_g0f1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 3072              ; 0          ; 0    ; 0            ; |arm|mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii47:ROM47|altsyncram:altsyncram_component|altsyncram_g0f1:auto_generated   ; altsyncram_g0f1   ; work         ;
;                |ascii48:ROM48|                        ; 0 (0)               ; 0 (0)                     ; 3072              ; 0          ; 0    ; 0            ; |arm|mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii48:ROM48                                                                  ; ascii48           ; work         ;
;                   |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 3072              ; 0          ; 0    ; 0            ; |arm|mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii48:ROM48|altsyncram:altsyncram_component                                  ; altsyncram        ; work         ;
;                      |altsyncram_h0f1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 3072              ; 0          ; 0    ; 0            ; |arm|mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii48:ROM48|altsyncram:altsyncram_component|altsyncram_h0f1:auto_generated   ; altsyncram_h0f1   ; work         ;
;                |ascii49:ROM49|                        ; 0 (0)               ; 0 (0)                     ; 3072              ; 0          ; 0    ; 0            ; |arm|mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii49:ROM49                                                                  ; ascii49           ; work         ;
;                   |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 3072              ; 0          ; 0    ; 0            ; |arm|mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii49:ROM49|altsyncram:altsyncram_component                                  ; altsyncram        ; work         ;
;                      |altsyncram_i0f1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 3072              ; 0          ; 0    ; 0            ; |arm|mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii49:ROM49|altsyncram:altsyncram_component|altsyncram_i0f1:auto_generated   ; altsyncram_i0f1   ; work         ;
;                |ascii50:ROM50|                        ; 0 (0)               ; 0 (0)                     ; 3072              ; 0          ; 0    ; 0            ; |arm|mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii50:ROM50                                                                  ; ascii50           ; work         ;
;                   |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 3072              ; 0          ; 0    ; 0            ; |arm|mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii50:ROM50|altsyncram:altsyncram_component                                  ; altsyncram        ; work         ;
;                      |altsyncram_j0f1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 3072              ; 0          ; 0    ; 0            ; |arm|mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii50:ROM50|altsyncram:altsyncram_component|altsyncram_j0f1:auto_generated   ; altsyncram_j0f1   ; work         ;
;                |ascii51:ROM51|                        ; 0 (0)               ; 0 (0)                     ; 3072              ; 0          ; 0    ; 0            ; |arm|mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii51:ROM51                                                                  ; ascii51           ; work         ;
;                   |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 3072              ; 0          ; 0    ; 0            ; |arm|mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii51:ROM51|altsyncram:altsyncram_component                                  ; altsyncram        ; work         ;
;                      |altsyncram_k0f1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 3072              ; 0          ; 0    ; 0            ; |arm|mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii51:ROM51|altsyncram:altsyncram_component|altsyncram_k0f1:auto_generated   ; altsyncram_k0f1   ; work         ;
;                |ascii52:ROM52|                        ; 0 (0)               ; 0 (0)                     ; 3072              ; 0          ; 0    ; 0            ; |arm|mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii52:ROM52                                                                  ; ascii52           ; work         ;
;                   |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 3072              ; 0          ; 0    ; 0            ; |arm|mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii52:ROM52|altsyncram:altsyncram_component                                  ; altsyncram        ; work         ;
;                      |altsyncram_l0f1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 3072              ; 0          ; 0    ; 0            ; |arm|mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii52:ROM52|altsyncram:altsyncram_component|altsyncram_l0f1:auto_generated   ; altsyncram_l0f1   ; work         ;
;                |ascii53:ROM53|                        ; 0 (0)               ; 0 (0)                     ; 3072              ; 0          ; 0    ; 0            ; |arm|mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii53:ROM53                                                                  ; ascii53           ; work         ;
;                   |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 3072              ; 0          ; 0    ; 0            ; |arm|mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii53:ROM53|altsyncram:altsyncram_component                                  ; altsyncram        ; work         ;
;                      |altsyncram_m0f1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 3072              ; 0          ; 0    ; 0            ; |arm|mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii53:ROM53|altsyncram:altsyncram_component|altsyncram_m0f1:auto_generated   ; altsyncram_m0f1   ; work         ;
;                |ascii54:ROM54|                        ; 0 (0)               ; 0 (0)                     ; 3072              ; 0          ; 0    ; 0            ; |arm|mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii54:ROM54                                                                  ; ascii54           ; work         ;
;                   |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 3072              ; 0          ; 0    ; 0            ; |arm|mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii54:ROM54|altsyncram:altsyncram_component                                  ; altsyncram        ; work         ;
;                      |altsyncram_n0f1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 3072              ; 0          ; 0    ; 0            ; |arm|mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii54:ROM54|altsyncram:altsyncram_component|altsyncram_n0f1:auto_generated   ; altsyncram_n0f1   ; work         ;
;                |ascii55:ROM55|                        ; 0 (0)               ; 0 (0)                     ; 3072              ; 0          ; 0    ; 0            ; |arm|mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii55:ROM55                                                                  ; ascii55           ; work         ;
;                   |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 3072              ; 0          ; 0    ; 0            ; |arm|mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii55:ROM55|altsyncram:altsyncram_component                                  ; altsyncram        ; work         ;
;                      |altsyncram_o0f1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 3072              ; 0          ; 0    ; 0            ; |arm|mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii55:ROM55|altsyncram:altsyncram_component|altsyncram_o0f1:auto_generated   ; altsyncram_o0f1   ; work         ;
;                |ascii56:ROM56|                        ; 0 (0)               ; 0 (0)                     ; 3072              ; 0          ; 0    ; 0            ; |arm|mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii56:ROM56                                                                  ; ascii56           ; work         ;
;                   |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 3072              ; 0          ; 0    ; 0            ; |arm|mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii56:ROM56|altsyncram:altsyncram_component                                  ; altsyncram        ; work         ;
;                      |altsyncram_p0f1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 3072              ; 0          ; 0    ; 0            ; |arm|mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii56:ROM56|altsyncram:altsyncram_component|altsyncram_p0f1:auto_generated   ; altsyncram_p0f1   ; work         ;
;                |ascii57:ROM57|                        ; 0 (0)               ; 0 (0)                     ; 3072              ; 0          ; 0    ; 0            ; |arm|mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii57:ROM57                                                                  ; ascii57           ; work         ;
;                   |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 3072              ; 0          ; 0    ; 0            ; |arm|mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii57:ROM57|altsyncram:altsyncram_component                                  ; altsyncram        ; work         ;
;                      |altsyncram_q0f1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 3072              ; 0          ; 0    ; 0            ; |arm|mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii57:ROM57|altsyncram:altsyncram_component|altsyncram_q0f1:auto_generated   ; altsyncram_q0f1   ; work         ;
;                |ascii58:ROM58|                        ; 0 (0)               ; 0 (0)                     ; 3072              ; 0          ; 0    ; 0            ; |arm|mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii58:ROM58                                                                  ; ascii58           ; work         ;
;                   |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 3072              ; 0          ; 0    ; 0            ; |arm|mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii58:ROM58|altsyncram:altsyncram_component                                  ; altsyncram        ; work         ;
;                      |altsyncram_r0f1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 3072              ; 0          ; 0    ; 0            ; |arm|mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii58:ROM58|altsyncram:altsyncram_component|altsyncram_r0f1:auto_generated   ; altsyncram_r0f1   ; work         ;
;                |ascii59:ROM59|                        ; 0 (0)               ; 0 (0)                     ; 3072              ; 0          ; 0    ; 0            ; |arm|mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii59:ROM59                                                                  ; ascii59           ; work         ;
;                   |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 3072              ; 0          ; 0    ; 0            ; |arm|mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii59:ROM59|altsyncram:altsyncram_component                                  ; altsyncram        ; work         ;
;                      |altsyncram_s0f1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 3072              ; 0          ; 0    ; 0            ; |arm|mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii59:ROM59|altsyncram:altsyncram_component|altsyncram_s0f1:auto_generated   ; altsyncram_s0f1   ; work         ;
;                |ascii60:ROM60|                        ; 0 (0)               ; 0 (0)                     ; 3072              ; 0          ; 0    ; 0            ; |arm|mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii60:ROM60                                                                  ; ascii60           ; work         ;
;                   |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 3072              ; 0          ; 0    ; 0            ; |arm|mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii60:ROM60|altsyncram:altsyncram_component                                  ; altsyncram        ; work         ;
;                      |altsyncram_t0f1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 3072              ; 0          ; 0    ; 0            ; |arm|mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii60:ROM60|altsyncram:altsyncram_component|altsyncram_t0f1:auto_generated   ; altsyncram_t0f1   ; work         ;
;                |ascii61:ROM61|                        ; 0 (0)               ; 0 (0)                     ; 3072              ; 0          ; 0    ; 0            ; |arm|mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii61:ROM61                                                                  ; ascii61           ; work         ;
;                   |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 3072              ; 0          ; 0    ; 0            ; |arm|mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii61:ROM61|altsyncram:altsyncram_component                                  ; altsyncram        ; work         ;
;                      |altsyncram_u0f1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 3072              ; 0          ; 0    ; 0            ; |arm|mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii61:ROM61|altsyncram:altsyncram_component|altsyncram_u0f1:auto_generated   ; altsyncram_u0f1   ; work         ;
;                |ascii62:ROM62|                        ; 0 (0)               ; 0 (0)                     ; 3072              ; 0          ; 0    ; 0            ; |arm|mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii62:ROM62                                                                  ; ascii62           ; work         ;
;                   |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 3072              ; 0          ; 0    ; 0            ; |arm|mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii62:ROM62|altsyncram:altsyncram_component                                  ; altsyncram        ; work         ;
;                      |altsyncram_v0f1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 3072              ; 0          ; 0    ; 0            ; |arm|mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii62:ROM62|altsyncram:altsyncram_component|altsyncram_v0f1:auto_generated   ; altsyncram_v0f1   ; work         ;
;                |ascii63:ROM63|                        ; 0 (0)               ; 0 (0)                     ; 3072              ; 0          ; 0    ; 0            ; |arm|mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii63:ROM63                                                                  ; ascii63           ; work         ;
;                   |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 3072              ; 0          ; 0    ; 0            ; |arm|mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii63:ROM63|altsyncram:altsyncram_component                                  ; altsyncram        ; work         ;
;                      |altsyncram_01f1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 3072              ; 0          ; 0    ; 0            ; |arm|mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii63:ROM63|altsyncram:altsyncram_component|altsyncram_01f1:auto_generated   ; altsyncram_01f1   ; work         ;
;                |ascii64:ROM64|                        ; 0 (0)               ; 0 (0)                     ; 3072              ; 0          ; 0    ; 0            ; |arm|mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii64:ROM64                                                                  ; ascii64           ; work         ;
;                   |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 3072              ; 0          ; 0    ; 0            ; |arm|mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii64:ROM64|altsyncram:altsyncram_component                                  ; altsyncram        ; work         ;
;                      |altsyncram_11f1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 3072              ; 0          ; 0    ; 0            ; |arm|mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii64:ROM64|altsyncram:altsyncram_component|altsyncram_11f1:auto_generated   ; altsyncram_11f1   ; work         ;
;                |ascii65:ROM65|                        ; 0 (0)               ; 0 (0)                     ; 3072              ; 0          ; 0    ; 0            ; |arm|mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii65:ROM65                                                                  ; ascii65           ; work         ;
;                   |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 3072              ; 0          ; 0    ; 0            ; |arm|mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii65:ROM65|altsyncram:altsyncram_component                                  ; altsyncram        ; work         ;
;                      |altsyncram_s2f1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 3072              ; 0          ; 0    ; 0            ; |arm|mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii65:ROM65|altsyncram:altsyncram_component|altsyncram_s2f1:auto_generated   ; altsyncram_s2f1   ; work         ;
;                |ascii66:ROM66|                        ; 0 (0)               ; 0 (0)                     ; 3072              ; 0          ; 0    ; 0            ; |arm|mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii66:ROM66                                                                  ; ascii66           ; work         ;
;                   |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 3072              ; 0          ; 0    ; 0            ; |arm|mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii66:ROM66|altsyncram:altsyncram_component                                  ; altsyncram        ; work         ;
;                      |altsyncram_21f1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 3072              ; 0          ; 0    ; 0            ; |arm|mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii66:ROM66|altsyncram:altsyncram_component|altsyncram_21f1:auto_generated   ; altsyncram_21f1   ; work         ;
;                |ascii67:ROM67|                        ; 0 (0)               ; 0 (0)                     ; 3072              ; 0          ; 0    ; 0            ; |arm|mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii67:ROM67                                                                  ; ascii67           ; work         ;
;                   |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 3072              ; 0          ; 0    ; 0            ; |arm|mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii67:ROM67|altsyncram:altsyncram_component                                  ; altsyncram        ; work         ;
;                      |altsyncram_31f1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 3072              ; 0          ; 0    ; 0            ; |arm|mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii67:ROM67|altsyncram:altsyncram_component|altsyncram_31f1:auto_generated   ; altsyncram_31f1   ; work         ;
;                |ascii68:ROM68|                        ; 0 (0)               ; 0 (0)                     ; 3072              ; 0          ; 0    ; 0            ; |arm|mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii68:ROM68                                                                  ; ascii68           ; work         ;
;                   |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 3072              ; 0          ; 0    ; 0            ; |arm|mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii68:ROM68|altsyncram:altsyncram_component                                  ; altsyncram        ; work         ;
;                      |altsyncram_41f1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 3072              ; 0          ; 0    ; 0            ; |arm|mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii68:ROM68|altsyncram:altsyncram_component|altsyncram_41f1:auto_generated   ; altsyncram_41f1   ; work         ;
;                |ascii69:ROM69|                        ; 0 (0)               ; 0 (0)                     ; 3072              ; 0          ; 0    ; 0            ; |arm|mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii69:ROM69                                                                  ; ascii69           ; work         ;
;                   |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 3072              ; 0          ; 0    ; 0            ; |arm|mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii69:ROM69|altsyncram:altsyncram_component                                  ; altsyncram        ; work         ;
;                      |altsyncram_51f1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 3072              ; 0          ; 0    ; 0            ; |arm|mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii69:ROM69|altsyncram:altsyncram_component|altsyncram_51f1:auto_generated   ; altsyncram_51f1   ; work         ;
;                |ascii70:ROM70|                        ; 0 (0)               ; 0 (0)                     ; 3072              ; 0          ; 0    ; 0            ; |arm|mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii70:ROM70                                                                  ; ascii70           ; work         ;
;                   |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 3072              ; 0          ; 0    ; 0            ; |arm|mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii70:ROM70|altsyncram:altsyncram_component                                  ; altsyncram        ; work         ;
;                      |altsyncram_61f1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 3072              ; 0          ; 0    ; 0            ; |arm|mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii70:ROM70|altsyncram:altsyncram_component|altsyncram_61f1:auto_generated   ; altsyncram_61f1   ; work         ;
;                |ascii71:ROM71|                        ; 0 (0)               ; 0 (0)                     ; 3072              ; 0          ; 0    ; 0            ; |arm|mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii71:ROM71                                                                  ; ascii71           ; work         ;
;                   |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 3072              ; 0          ; 0    ; 0            ; |arm|mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii71:ROM71|altsyncram:altsyncram_component                                  ; altsyncram        ; work         ;
;                      |altsyncram_71f1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 3072              ; 0          ; 0    ; 0            ; |arm|mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii71:ROM71|altsyncram:altsyncram_component|altsyncram_71f1:auto_generated   ; altsyncram_71f1   ; work         ;
;                |ascii72:ROM72|                        ; 0 (0)               ; 0 (0)                     ; 3072              ; 0          ; 0    ; 0            ; |arm|mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii72:ROM72                                                                  ; ascii72           ; work         ;
;                   |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 3072              ; 0          ; 0    ; 0            ; |arm|mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii72:ROM72|altsyncram:altsyncram_component                                  ; altsyncram        ; work         ;
;                      |altsyncram_t2f1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 3072              ; 0          ; 0    ; 0            ; |arm|mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii72:ROM72|altsyncram:altsyncram_component|altsyncram_t2f1:auto_generated   ; altsyncram_t2f1   ; work         ;
;                |ascii73:ROM73|                        ; 0 (0)               ; 0 (0)                     ; 3072              ; 0          ; 0    ; 0            ; |arm|mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii73:ROM73                                                                  ; ascii73           ; work         ;
;                   |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 3072              ; 0          ; 0    ; 0            ; |arm|mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii73:ROM73|altsyncram:altsyncram_component                                  ; altsyncram        ; work         ;
;                      |altsyncram_81f1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 3072              ; 0          ; 0    ; 0            ; |arm|mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii73:ROM73|altsyncram:altsyncram_component|altsyncram_81f1:auto_generated   ; altsyncram_81f1   ; work         ;
;                |ascii74:ROM74|                        ; 0 (0)               ; 0 (0)                     ; 3072              ; 0          ; 0    ; 0            ; |arm|mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii74:ROM74                                                                  ; ascii74           ; work         ;
;                   |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 3072              ; 0          ; 0    ; 0            ; |arm|mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii74:ROM74|altsyncram:altsyncram_component                                  ; altsyncram        ; work         ;
;                      |altsyncram_91f1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 3072              ; 0          ; 0    ; 0            ; |arm|mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii74:ROM74|altsyncram:altsyncram_component|altsyncram_91f1:auto_generated   ; altsyncram_91f1   ; work         ;
;                |ascii75:ROM75|                        ; 0 (0)               ; 0 (0)                     ; 3072              ; 0          ; 0    ; 0            ; |arm|mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii75:ROM75                                                                  ; ascii75           ; work         ;
;                   |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 3072              ; 0          ; 0    ; 0            ; |arm|mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii75:ROM75|altsyncram:altsyncram_component                                  ; altsyncram        ; work         ;
;                      |altsyncram_a1f1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 3072              ; 0          ; 0    ; 0            ; |arm|mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii75:ROM75|altsyncram:altsyncram_component|altsyncram_a1f1:auto_generated   ; altsyncram_a1f1   ; work         ;
;                |ascii76:ROM76|                        ; 0 (0)               ; 0 (0)                     ; 3072              ; 0          ; 0    ; 0            ; |arm|mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii76:ROM76                                                                  ; ascii76           ; work         ;
;                   |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 3072              ; 0          ; 0    ; 0            ; |arm|mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii76:ROM76|altsyncram:altsyncram_component                                  ; altsyncram        ; work         ;
;                      |altsyncram_u2f1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 3072              ; 0          ; 0    ; 0            ; |arm|mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii76:ROM76|altsyncram:altsyncram_component|altsyncram_u2f1:auto_generated   ; altsyncram_u2f1   ; work         ;
;                |ascii77:ROM77|                        ; 0 (0)               ; 0 (0)                     ; 3072              ; 0          ; 0    ; 0            ; |arm|mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii77:ROM77                                                                  ; ascii77           ; work         ;
;                   |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 3072              ; 0          ; 0    ; 0            ; |arm|mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii77:ROM77|altsyncram:altsyncram_component                                  ; altsyncram        ; work         ;
;                      |altsyncram_b1f1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 3072              ; 0          ; 0    ; 0            ; |arm|mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii77:ROM77|altsyncram:altsyncram_component|altsyncram_b1f1:auto_generated   ; altsyncram_b1f1   ; work         ;
;                |ascii78:ROM78|                        ; 0 (0)               ; 0 (0)                     ; 3072              ; 0          ; 0    ; 0            ; |arm|mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii78:ROM78                                                                  ; ascii78           ; work         ;
;                   |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 3072              ; 0          ; 0    ; 0            ; |arm|mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii78:ROM78|altsyncram:altsyncram_component                                  ; altsyncram        ; work         ;
;                      |altsyncram_c1f1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 3072              ; 0          ; 0    ; 0            ; |arm|mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii78:ROM78|altsyncram:altsyncram_component|altsyncram_c1f1:auto_generated   ; altsyncram_c1f1   ; work         ;
;                |ascii79:ROM79|                        ; 0 (0)               ; 0 (0)                     ; 3072              ; 0          ; 0    ; 0            ; |arm|mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii79:ROM79                                                                  ; ascii79           ; work         ;
;                   |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 3072              ; 0          ; 0    ; 0            ; |arm|mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii79:ROM79|altsyncram:altsyncram_component                                  ; altsyncram        ; work         ;
;                      |altsyncram_v2f1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 3072              ; 0          ; 0    ; 0            ; |arm|mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii79:ROM79|altsyncram:altsyncram_component|altsyncram_v2f1:auto_generated   ; altsyncram_v2f1   ; work         ;
;                |ascii80:ROM80|                        ; 0 (0)               ; 0 (0)                     ; 3072              ; 0          ; 0    ; 0            ; |arm|mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii80:ROM80                                                                  ; ascii80           ; work         ;
;                   |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 3072              ; 0          ; 0    ; 0            ; |arm|mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii80:ROM80|altsyncram:altsyncram_component                                  ; altsyncram        ; work         ;
;                      |altsyncram_d1f1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 3072              ; 0          ; 0    ; 0            ; |arm|mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii80:ROM80|altsyncram:altsyncram_component|altsyncram_d1f1:auto_generated   ; altsyncram_d1f1   ; work         ;
;                |ascii81:ROM81|                        ; 0 (0)               ; 0 (0)                     ; 3072              ; 0          ; 0    ; 0            ; |arm|mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii81:ROM81                                                                  ; ascii81           ; work         ;
;                   |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 3072              ; 0          ; 0    ; 0            ; |arm|mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii81:ROM81|altsyncram:altsyncram_component                                  ; altsyncram        ; work         ;
;                      |altsyncram_e1f1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 3072              ; 0          ; 0    ; 0            ; |arm|mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii81:ROM81|altsyncram:altsyncram_component|altsyncram_e1f1:auto_generated   ; altsyncram_e1f1   ; work         ;
;                |ascii82:ROM82|                        ; 0 (0)               ; 0 (0)                     ; 3072              ; 0          ; 0    ; 0            ; |arm|mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii82:ROM82                                                                  ; ascii82           ; work         ;
;                   |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 3072              ; 0          ; 0    ; 0            ; |arm|mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii82:ROM82|altsyncram:altsyncram_component                                  ; altsyncram        ; work         ;
;                      |altsyncram_f1f1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 3072              ; 0          ; 0    ; 0            ; |arm|mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii82:ROM82|altsyncram:altsyncram_component|altsyncram_f1f1:auto_generated   ; altsyncram_f1f1   ; work         ;
;                |ascii83:ROM83|                        ; 0 (0)               ; 0 (0)                     ; 3072              ; 0          ; 0    ; 0            ; |arm|mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii83:ROM83                                                                  ; ascii83           ; work         ;
;                   |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 3072              ; 0          ; 0    ; 0            ; |arm|mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii83:ROM83|altsyncram:altsyncram_component                                  ; altsyncram        ; work         ;
;                      |altsyncram_g1f1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 3072              ; 0          ; 0    ; 0            ; |arm|mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii83:ROM83|altsyncram:altsyncram_component|altsyncram_g1f1:auto_generated   ; altsyncram_g1f1   ; work         ;
;                |ascii84:ROM84|                        ; 0 (0)               ; 0 (0)                     ; 3072              ; 0          ; 0    ; 0            ; |arm|mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii84:ROM84                                                                  ; ascii84           ; work         ;
;                   |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 3072              ; 0          ; 0    ; 0            ; |arm|mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii84:ROM84|altsyncram:altsyncram_component                                  ; altsyncram        ; work         ;
;                      |altsyncram_h1f1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 3072              ; 0          ; 0    ; 0            ; |arm|mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii84:ROM84|altsyncram:altsyncram_component|altsyncram_h1f1:auto_generated   ; altsyncram_h1f1   ; work         ;
;                |ascii85:ROM85|                        ; 0 (0)               ; 0 (0)                     ; 3072              ; 0          ; 0    ; 0            ; |arm|mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii85:ROM85                                                                  ; ascii85           ; work         ;
;                   |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 3072              ; 0          ; 0    ; 0            ; |arm|mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii85:ROM85|altsyncram:altsyncram_component                                  ; altsyncram        ; work         ;
;                      |altsyncram_i1f1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 3072              ; 0          ; 0    ; 0            ; |arm|mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii85:ROM85|altsyncram:altsyncram_component|altsyncram_i1f1:auto_generated   ; altsyncram_i1f1   ; work         ;
;                |ascii86:ROM86|                        ; 0 (0)               ; 0 (0)                     ; 3072              ; 0          ; 0    ; 0            ; |arm|mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii86:ROM86                                                                  ; ascii86           ; work         ;
;                   |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 3072              ; 0          ; 0    ; 0            ; |arm|mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii86:ROM86|altsyncram:altsyncram_component                                  ; altsyncram        ; work         ;
;                      |altsyncram_j1f1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 3072              ; 0          ; 0    ; 0            ; |arm|mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii86:ROM86|altsyncram:altsyncram_component|altsyncram_j1f1:auto_generated   ; altsyncram_j1f1   ; work         ;
;                |ascii87:ROM87|                        ; 0 (0)               ; 0 (0)                     ; 3072              ; 0          ; 0    ; 0            ; |arm|mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii87:ROM87                                                                  ; ascii87           ; work         ;
;                   |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 3072              ; 0          ; 0    ; 0            ; |arm|mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii87:ROM87|altsyncram:altsyncram_component                                  ; altsyncram        ; work         ;
;                      |altsyncram_k1f1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 3072              ; 0          ; 0    ; 0            ; |arm|mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii87:ROM87|altsyncram:altsyncram_component|altsyncram_k1f1:auto_generated   ; altsyncram_k1f1   ; work         ;
;                |ascii88:ROM88|                        ; 0 (0)               ; 0 (0)                     ; 3072              ; 0          ; 0    ; 0            ; |arm|mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii88:ROM88                                                                  ; ascii88           ; work         ;
;                   |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 3072              ; 0          ; 0    ; 0            ; |arm|mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii88:ROM88|altsyncram:altsyncram_component                                  ; altsyncram        ; work         ;
;                      |altsyncram_l1f1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 3072              ; 0          ; 0    ; 0            ; |arm|mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii88:ROM88|altsyncram:altsyncram_component|altsyncram_l1f1:auto_generated   ; altsyncram_l1f1   ; work         ;
;                |ascii89:ROM89|                        ; 0 (0)               ; 0 (0)                     ; 3072              ; 0          ; 0    ; 0            ; |arm|mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii89:ROM89                                                                  ; ascii89           ; work         ;
;                   |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 3072              ; 0          ; 0    ; 0            ; |arm|mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii89:ROM89|altsyncram:altsyncram_component                                  ; altsyncram        ; work         ;
;                      |altsyncram_m1f1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 3072              ; 0          ; 0    ; 0            ; |arm|mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii89:ROM89|altsyncram:altsyncram_component|altsyncram_m1f1:auto_generated   ; altsyncram_m1f1   ; work         ;
;                |ascii90:ROM90|                        ; 0 (0)               ; 0 (0)                     ; 3072              ; 0          ; 0    ; 0            ; |arm|mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii90:ROM90                                                                  ; ascii90           ; work         ;
;                   |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 3072              ; 0          ; 0    ; 0            ; |arm|mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii90:ROM90|altsyncram:altsyncram_component                                  ; altsyncram        ; work         ;
;                      |altsyncram_n1f1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 3072              ; 0          ; 0    ; 0            ; |arm|mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii90:ROM90|altsyncram:altsyncram_component|altsyncram_n1f1:auto_generated   ; altsyncram_n1f1   ; work         ;
;                |ascii91:ROM91|                        ; 0 (0)               ; 0 (0)                     ; 3072              ; 0          ; 0    ; 0            ; |arm|mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii91:ROM91                                                                  ; ascii91           ; work         ;
;                   |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 3072              ; 0          ; 0    ; 0            ; |arm|mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii91:ROM91|altsyncram:altsyncram_component                                  ; altsyncram        ; work         ;
;                      |altsyncram_o1f1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 3072              ; 0          ; 0    ; 0            ; |arm|mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii91:ROM91|altsyncram:altsyncram_component|altsyncram_o1f1:auto_generated   ; altsyncram_o1f1   ; work         ;
;                |ascii92:ROM92|                        ; 0 (0)               ; 0 (0)                     ; 3072              ; 0          ; 0    ; 0            ; |arm|mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii92:ROM92                                                                  ; ascii92           ; work         ;
;                   |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 3072              ; 0          ; 0    ; 0            ; |arm|mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii92:ROM92|altsyncram:altsyncram_component                                  ; altsyncram        ; work         ;
;                      |altsyncram_p1f1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 3072              ; 0          ; 0    ; 0            ; |arm|mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii92:ROM92|altsyncram:altsyncram_component|altsyncram_p1f1:auto_generated   ; altsyncram_p1f1   ; work         ;
;                |ascii93:ROM93|                        ; 0 (0)               ; 0 (0)                     ; 3072              ; 0          ; 0    ; 0            ; |arm|mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii93:ROM93                                                                  ; ascii93           ; work         ;
;                   |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 3072              ; 0          ; 0    ; 0            ; |arm|mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii93:ROM93|altsyncram:altsyncram_component                                  ; altsyncram        ; work         ;
;                      |altsyncram_q1f1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 3072              ; 0          ; 0    ; 0            ; |arm|mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii93:ROM93|altsyncram:altsyncram_component|altsyncram_q1f1:auto_generated   ; altsyncram_q1f1   ; work         ;
;                |ascii94:ROM94|                        ; 0 (0)               ; 0 (0)                     ; 3072              ; 0          ; 0    ; 0            ; |arm|mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii94:ROM94                                                                  ; ascii94           ; work         ;
;                   |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 3072              ; 0          ; 0    ; 0            ; |arm|mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii94:ROM94|altsyncram:altsyncram_component                                  ; altsyncram        ; work         ;
;                      |altsyncram_r1f1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 3072              ; 0          ; 0    ; 0            ; |arm|mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii94:ROM94|altsyncram:altsyncram_component|altsyncram_r1f1:auto_generated   ; altsyncram_r1f1   ; work         ;
;                |ascii95:ROM95|                        ; 0 (0)               ; 0 (0)                     ; 3072              ; 0          ; 0    ; 0            ; |arm|mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii95:ROM95                                                                  ; ascii95           ; work         ;
;                   |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 3072              ; 0          ; 0    ; 0            ; |arm|mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii95:ROM95|altsyncram:altsyncram_component                                  ; altsyncram        ; work         ;
;                      |altsyncram_s1f1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 3072              ; 0          ; 0    ; 0            ; |arm|mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii95:ROM95|altsyncram:altsyncram_component|altsyncram_s1f1:auto_generated   ; altsyncram_s1f1   ; work         ;
;                |ascii96:ROM96|                        ; 0 (0)               ; 0 (0)                     ; 3072              ; 0          ; 0    ; 0            ; |arm|mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii96:ROM96                                                                  ; ascii96           ; work         ;
;                   |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 3072              ; 0          ; 0    ; 0            ; |arm|mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii96:ROM96|altsyncram:altsyncram_component                                  ; altsyncram        ; work         ;
;                      |altsyncram_t1f1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 3072              ; 0          ; 0    ; 0            ; |arm|mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii96:ROM96|altsyncram:altsyncram_component|altsyncram_t1f1:auto_generated   ; altsyncram_t1f1   ; work         ;
;                |ascii97:ROM97|                        ; 0 (0)               ; 0 (0)                     ; 3072              ; 0          ; 0    ; 0            ; |arm|mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii97:ROM97                                                                  ; ascii97           ; work         ;
;                   |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 3072              ; 0          ; 0    ; 0            ; |arm|mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii97:ROM97|altsyncram:altsyncram_component                                  ; altsyncram        ; work         ;
;                      |altsyncram_u1f1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 3072              ; 0          ; 0    ; 0            ; |arm|mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii97:ROM97|altsyncram:altsyncram_component|altsyncram_u1f1:auto_generated   ; altsyncram_u1f1   ; work         ;
;                |ascii98:ROM98|                        ; 0 (0)               ; 0 (0)                     ; 3072              ; 0          ; 0    ; 0            ; |arm|mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii98:ROM98                                                                  ; ascii98           ; work         ;
;                   |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 3072              ; 0          ; 0    ; 0            ; |arm|mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii98:ROM98|altsyncram:altsyncram_component                                  ; altsyncram        ; work         ;
;                      |altsyncram_v1f1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 3072              ; 0          ; 0    ; 0            ; |arm|mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii98:ROM98|altsyncram:altsyncram_component|altsyncram_v1f1:auto_generated   ; altsyncram_v1f1   ; work         ;
;                |ascii99:ROM99|                        ; 0 (0)               ; 0 (0)                     ; 3072              ; 0          ; 0    ; 0            ; |arm|mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii99:ROM99                                                                  ; ascii99           ; work         ;
;                   |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 3072              ; 0          ; 0    ; 0            ; |arm|mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii99:ROM99|altsyncram:altsyncram_component                                  ; altsyncram        ; work         ;
;                      |altsyncram_02f1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 3072              ; 0          ; 0    ; 0            ; |arm|mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii99:ROM99|altsyncram:altsyncram_component|altsyncram_02f1:auto_generated   ; altsyncram_02f1   ; work         ;
;                |charMux:colorMux|                     ; 111 (111)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |arm|mcuVGA:VGA|topController:topc|printChar:test|sprite:test|charMux:colorMux                                                               ; charMux           ; work         ;
;                |comparator:comp|                      ; 21 (21)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |arm|mcuVGA:VGA|topController:topc|printChar:test|sprite:test|comparator:comp                                                                ; comparator        ; work         ;
+-------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------+-------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                              ;
+----------------------------------------------------------------------------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+------+---------+
; Name                                                                                                                                               ; Type ; Mode ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF     ;
+----------------------------------------------------------------------------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+------+---------+
; mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii100:ROM100|altsyncram:altsyncram_component|altsyncram_12f1:auto_generated|ALTSYNCRAM ; AUTO ; ROM  ; 1024         ; 3            ; --           ; --           ; 3072 ; 100.mif ;
; mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii101:ROM101|altsyncram:altsyncram_component|altsyncram_22f1:auto_generated|ALTSYNCRAM ; AUTO ; ROM  ; 1024         ; 3            ; --           ; --           ; 3072 ; 101.mif ;
; mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii102:ROM102|altsyncram:altsyncram_component|altsyncram_32f1:auto_generated|ALTSYNCRAM ; AUTO ; ROM  ; 1024         ; 3            ; --           ; --           ; 3072 ; 102.mif ;
; mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii103:ROM103|altsyncram:altsyncram_component|altsyncram_42f1:auto_generated|ALTSYNCRAM ; AUTO ; ROM  ; 1024         ; 3            ; --           ; --           ; 3072 ; 103.mif ;
; mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii104:ROM104|altsyncram:altsyncram_component|altsyncram_52f1:auto_generated|ALTSYNCRAM ; AUTO ; ROM  ; 1024         ; 3            ; --           ; --           ; 3072 ; 104.mif ;
; mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii105:ROM105|altsyncram:altsyncram_component|altsyncram_62f1:auto_generated|ALTSYNCRAM ; AUTO ; ROM  ; 1024         ; 3            ; --           ; --           ; 3072 ; 105.mif ;
; mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii106:ROM106|altsyncram:altsyncram_component|altsyncram_72f1:auto_generated|ALTSYNCRAM ; AUTO ; ROM  ; 1024         ; 3            ; --           ; --           ; 3072 ; 106.mif ;
; mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii107:ROM107|altsyncram:altsyncram_component|altsyncram_82f1:auto_generated|ALTSYNCRAM ; AUTO ; ROM  ; 1024         ; 3            ; --           ; --           ; 3072 ; 107.mif ;
; mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii108:ROM108|altsyncram:altsyncram_component|altsyncram_92f1:auto_generated|ALTSYNCRAM ; AUTO ; ROM  ; 1024         ; 3            ; --           ; --           ; 3072 ; 108.mif ;
; mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii109:ROM109|altsyncram:altsyncram_component|altsyncram_a2f1:auto_generated|ALTSYNCRAM ; AUTO ; ROM  ; 1024         ; 3            ; --           ; --           ; 3072 ; 109.mif ;
; mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii110:ROM110|altsyncram:altsyncram_component|altsyncram_b2f1:auto_generated|ALTSYNCRAM ; AUTO ; ROM  ; 1024         ; 3            ; --           ; --           ; 3072 ; 110.mif ;
; mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii111:ROM111|altsyncram:altsyncram_component|altsyncram_c2f1:auto_generated|ALTSYNCRAM ; AUTO ; ROM  ; 1024         ; 3            ; --           ; --           ; 3072 ; 111.mif ;
; mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii112:ROM112|altsyncram:altsyncram_component|altsyncram_d2f1:auto_generated|ALTSYNCRAM ; AUTO ; ROM  ; 1024         ; 3            ; --           ; --           ; 3072 ; 112.mif ;
; mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii113:ROM113|altsyncram:altsyncram_component|altsyncram_e2f1:auto_generated|ALTSYNCRAM ; AUTO ; ROM  ; 1024         ; 3            ; --           ; --           ; 3072 ; 113.mif ;
; mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii114:ROM114|altsyncram:altsyncram_component|altsyncram_f2f1:auto_generated|ALTSYNCRAM ; AUTO ; ROM  ; 1024         ; 3            ; --           ; --           ; 3072 ; 114.mif ;
; mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii115:ROM115|altsyncram:altsyncram_component|altsyncram_g2f1:auto_generated|ALTSYNCRAM ; AUTO ; ROM  ; 1024         ; 3            ; --           ; --           ; 3072 ; 115.mif ;
; mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii116:ROM116|altsyncram:altsyncram_component|altsyncram_h2f1:auto_generated|ALTSYNCRAM ; AUTO ; ROM  ; 1024         ; 3            ; --           ; --           ; 3072 ; 116.mif ;
; mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii117:ROM117|altsyncram:altsyncram_component|altsyncram_i2f1:auto_generated|ALTSYNCRAM ; AUTO ; ROM  ; 1024         ; 3            ; --           ; --           ; 3072 ; 117.mif ;
; mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii118:ROM118|altsyncram:altsyncram_component|altsyncram_j2f1:auto_generated|ALTSYNCRAM ; AUTO ; ROM  ; 1024         ; 3            ; --           ; --           ; 3072 ; 118.mif ;
; mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii119:ROM119|altsyncram:altsyncram_component|altsyncram_k2f1:auto_generated|ALTSYNCRAM ; AUTO ; ROM  ; 1024         ; 3            ; --           ; --           ; 3072 ; 119.mif ;
; mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii120:ROM120|altsyncram:altsyncram_component|altsyncram_l2f1:auto_generated|ALTSYNCRAM ; AUTO ; ROM  ; 1024         ; 3            ; --           ; --           ; 3072 ; 120.mif ;
; mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii121:ROM121|altsyncram:altsyncram_component|altsyncram_m2f1:auto_generated|ALTSYNCRAM ; AUTO ; ROM  ; 1024         ; 3            ; --           ; --           ; 3072 ; 121.mif ;
; mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii122:ROM122|altsyncram:altsyncram_component|altsyncram_n2f1:auto_generated|ALTSYNCRAM ; AUTO ; ROM  ; 1024         ; 3            ; --           ; --           ; 3072 ; 122.mif ;
; mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii123:ROM123|altsyncram:altsyncram_component|altsyncram_o2f1:auto_generated|ALTSYNCRAM ; AUTO ; ROM  ; 1024         ; 3            ; --           ; --           ; 3072 ; 123.mif ;
; mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii124:ROM124|altsyncram:altsyncram_component|altsyncram_p2f1:auto_generated|ALTSYNCRAM ; AUTO ; ROM  ; 1024         ; 3            ; --           ; --           ; 3072 ; 124.mif ;
; mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii125:ROM125|altsyncram:altsyncram_component|altsyncram_q2f1:auto_generated|ALTSYNCRAM ; AUTO ; ROM  ; 1024         ; 3            ; --           ; --           ; 3072 ; 125.mif ;
; mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii126:ROM126|altsyncram:altsyncram_component|altsyncram_r2f1:auto_generated|ALTSYNCRAM ; AUTO ; ROM  ; 1024         ; 3            ; --           ; --           ; 3072 ; 126.mif ;
; mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii32:ROM32|altsyncram:altsyncram_component|altsyncram_30f1:auto_generated|ALTSYNCRAM   ; AUTO ; ROM  ; 1024         ; 3            ; --           ; --           ; 3072 ; 32.mif  ;
; mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii33:ROM33|altsyncram:altsyncram_component|altsyncram_40f1:auto_generated|ALTSYNCRAM   ; AUTO ; ROM  ; 1024         ; 3            ; --           ; --           ; 3072 ; 33.mif  ;
; mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii34:ROM34|altsyncram:altsyncram_component|altsyncram_50f1:auto_generated|ALTSYNCRAM   ; AUTO ; ROM  ; 1024         ; 3            ; --           ; --           ; 3072 ; 34.mif  ;
; mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii35:ROM35|altsyncram:altsyncram_component|altsyncram_60f1:auto_generated|ALTSYNCRAM   ; AUTO ; ROM  ; 1024         ; 3            ; --           ; --           ; 3072 ; 35.mif  ;
; mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii36:ROM36|altsyncram:altsyncram_component|altsyncram_70f1:auto_generated|ALTSYNCRAM   ; AUTO ; ROM  ; 1024         ; 3            ; --           ; --           ; 3072 ; 36.mif  ;
; mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii37:ROM37|altsyncram:altsyncram_component|altsyncram_80f1:auto_generated|ALTSYNCRAM   ; AUTO ; ROM  ; 1024         ; 3            ; --           ; --           ; 3072 ; 37.mif  ;
; mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii38:ROM38|altsyncram:altsyncram_component|altsyncram_90f1:auto_generated|ALTSYNCRAM   ; AUTO ; ROM  ; 1024         ; 3            ; --           ; --           ; 3072 ; 38.mif  ;
; mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii39:ROM39|altsyncram:altsyncram_component|altsyncram_ste1:auto_generated|ALTSYNCRAM   ; AUTO ; ROM  ; 256          ; 8            ; --           ; --           ; 2048 ; 39.mif  ;
; mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii40:ROM40|altsyncram:altsyncram_component|altsyncram_20f1:auto_generated|ALTSYNCRAM   ; AUTO ; ROM  ; 1024         ; 3            ; --           ; --           ; 3072 ; 40.mif  ;
; mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii41:ROM41|altsyncram:altsyncram_component|altsyncram_a0f1:auto_generated|ALTSYNCRAM   ; AUTO ; ROM  ; 1024         ; 3            ; --           ; --           ; 3072 ; 41.mif  ;
; mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii42:ROM42|altsyncram:altsyncram_component|altsyncram_b0f1:auto_generated|ALTSYNCRAM   ; AUTO ; ROM  ; 1024         ; 3            ; --           ; --           ; 3072 ; 42.mif  ;
; mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii43:ROM43|altsyncram:altsyncram_component|altsyncram_c0f1:auto_generated|ALTSYNCRAM   ; AUTO ; ROM  ; 1024         ; 3            ; --           ; --           ; 3072 ; 43.mif  ;
; mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii44:ROM44|altsyncram:altsyncram_component|altsyncram_d0f1:auto_generated|ALTSYNCRAM   ; AUTO ; ROM  ; 1024         ; 3            ; --           ; --           ; 3072 ; 44.mif  ;
; mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii45:ROM45|altsyncram:altsyncram_component|altsyncram_e0f1:auto_generated|ALTSYNCRAM   ; AUTO ; ROM  ; 1024         ; 3            ; --           ; --           ; 3072 ; 45.mif  ;
; mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii46:ROM46|altsyncram:altsyncram_component|altsyncram_f0f1:auto_generated|ALTSYNCRAM   ; AUTO ; ROM  ; 1024         ; 3            ; --           ; --           ; 3072 ; 46.mif  ;
; mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii47:ROM47|altsyncram:altsyncram_component|altsyncram_g0f1:auto_generated|ALTSYNCRAM   ; AUTO ; ROM  ; 1024         ; 3            ; --           ; --           ; 3072 ; 47.mif  ;
; mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii48:ROM48|altsyncram:altsyncram_component|altsyncram_h0f1:auto_generated|ALTSYNCRAM   ; AUTO ; ROM  ; 1024         ; 3            ; --           ; --           ; 3072 ; 48.mif  ;
; mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii49:ROM49|altsyncram:altsyncram_component|altsyncram_i0f1:auto_generated|ALTSYNCRAM   ; AUTO ; ROM  ; 1024         ; 3            ; --           ; --           ; 3072 ; 49.mif  ;
; mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii50:ROM50|altsyncram:altsyncram_component|altsyncram_j0f1:auto_generated|ALTSYNCRAM   ; AUTO ; ROM  ; 1024         ; 3            ; --           ; --           ; 3072 ; 50.mif  ;
; mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii51:ROM51|altsyncram:altsyncram_component|altsyncram_k0f1:auto_generated|ALTSYNCRAM   ; AUTO ; ROM  ; 1024         ; 3            ; --           ; --           ; 3072 ; 51.mif  ;
; mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii52:ROM52|altsyncram:altsyncram_component|altsyncram_l0f1:auto_generated|ALTSYNCRAM   ; AUTO ; ROM  ; 1024         ; 3            ; --           ; --           ; 3072 ; 52.mif  ;
; mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii53:ROM53|altsyncram:altsyncram_component|altsyncram_m0f1:auto_generated|ALTSYNCRAM   ; AUTO ; ROM  ; 1024         ; 3            ; --           ; --           ; 3072 ; 53.mif  ;
; mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii54:ROM54|altsyncram:altsyncram_component|altsyncram_n0f1:auto_generated|ALTSYNCRAM   ; AUTO ; ROM  ; 1024         ; 3            ; --           ; --           ; 3072 ; 54.mif  ;
; mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii55:ROM55|altsyncram:altsyncram_component|altsyncram_o0f1:auto_generated|ALTSYNCRAM   ; AUTO ; ROM  ; 1024         ; 3            ; --           ; --           ; 3072 ; 55.mif  ;
; mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii56:ROM56|altsyncram:altsyncram_component|altsyncram_p0f1:auto_generated|ALTSYNCRAM   ; AUTO ; ROM  ; 1024         ; 3            ; --           ; --           ; 3072 ; 56.mif  ;
; mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii57:ROM57|altsyncram:altsyncram_component|altsyncram_q0f1:auto_generated|ALTSYNCRAM   ; AUTO ; ROM  ; 1024         ; 3            ; --           ; --           ; 3072 ; 57.mif  ;
; mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii58:ROM58|altsyncram:altsyncram_component|altsyncram_r0f1:auto_generated|ALTSYNCRAM   ; AUTO ; ROM  ; 1024         ; 3            ; --           ; --           ; 3072 ; 58.mif  ;
; mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii59:ROM59|altsyncram:altsyncram_component|altsyncram_s0f1:auto_generated|ALTSYNCRAM   ; AUTO ; ROM  ; 1024         ; 3            ; --           ; --           ; 3072 ; 59.mif  ;
; mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii60:ROM60|altsyncram:altsyncram_component|altsyncram_t0f1:auto_generated|ALTSYNCRAM   ; AUTO ; ROM  ; 1024         ; 3            ; --           ; --           ; 3072 ; 60.mif  ;
; mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii61:ROM61|altsyncram:altsyncram_component|altsyncram_u0f1:auto_generated|ALTSYNCRAM   ; AUTO ; ROM  ; 1024         ; 3            ; --           ; --           ; 3072 ; 61.mif  ;
; mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii62:ROM62|altsyncram:altsyncram_component|altsyncram_v0f1:auto_generated|ALTSYNCRAM   ; AUTO ; ROM  ; 1024         ; 3            ; --           ; --           ; 3072 ; 62.mif  ;
; mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii63:ROM63|altsyncram:altsyncram_component|altsyncram_01f1:auto_generated|ALTSYNCRAM   ; AUTO ; ROM  ; 1024         ; 3            ; --           ; --           ; 3072 ; 63.mif  ;
; mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii64:ROM64|altsyncram:altsyncram_component|altsyncram_11f1:auto_generated|ALTSYNCRAM   ; AUTO ; ROM  ; 1024         ; 3            ; --           ; --           ; 3072 ; 64.mif  ;
; mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii65:ROM65|altsyncram:altsyncram_component|altsyncram_s2f1:auto_generated|ALTSYNCRAM   ; AUTO ; ROM  ; 1024         ; 3            ; --           ; --           ; 3072 ; 65.mif  ;
; mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii66:ROM66|altsyncram:altsyncram_component|altsyncram_21f1:auto_generated|ALTSYNCRAM   ; AUTO ; ROM  ; 1024         ; 3            ; --           ; --           ; 3072 ; 66.mif  ;
; mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii67:ROM67|altsyncram:altsyncram_component|altsyncram_31f1:auto_generated|ALTSYNCRAM   ; AUTO ; ROM  ; 1024         ; 3            ; --           ; --           ; 3072 ; 67.mif  ;
; mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii68:ROM68|altsyncram:altsyncram_component|altsyncram_41f1:auto_generated|ALTSYNCRAM   ; AUTO ; ROM  ; 1024         ; 3            ; --           ; --           ; 3072 ; 68.mif  ;
; mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii69:ROM69|altsyncram:altsyncram_component|altsyncram_51f1:auto_generated|ALTSYNCRAM   ; AUTO ; ROM  ; 1024         ; 3            ; --           ; --           ; 3072 ; 69.mif  ;
; mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii70:ROM70|altsyncram:altsyncram_component|altsyncram_61f1:auto_generated|ALTSYNCRAM   ; AUTO ; ROM  ; 1024         ; 3            ; --           ; --           ; 3072 ; 70.mif  ;
; mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii71:ROM71|altsyncram:altsyncram_component|altsyncram_71f1:auto_generated|ALTSYNCRAM   ; AUTO ; ROM  ; 1024         ; 3            ; --           ; --           ; 3072 ; 71.mif  ;
; mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii72:ROM72|altsyncram:altsyncram_component|altsyncram_t2f1:auto_generated|ALTSYNCRAM   ; AUTO ; ROM  ; 1024         ; 3            ; --           ; --           ; 3072 ; 72.mif  ;
; mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii73:ROM73|altsyncram:altsyncram_component|altsyncram_81f1:auto_generated|ALTSYNCRAM   ; AUTO ; ROM  ; 1024         ; 3            ; --           ; --           ; 3072 ; 73.mif  ;
; mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii74:ROM74|altsyncram:altsyncram_component|altsyncram_91f1:auto_generated|ALTSYNCRAM   ; AUTO ; ROM  ; 1024         ; 3            ; --           ; --           ; 3072 ; 74.mif  ;
; mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii75:ROM75|altsyncram:altsyncram_component|altsyncram_a1f1:auto_generated|ALTSYNCRAM   ; AUTO ; ROM  ; 1024         ; 3            ; --           ; --           ; 3072 ; 75.mif  ;
; mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii76:ROM76|altsyncram:altsyncram_component|altsyncram_u2f1:auto_generated|ALTSYNCRAM   ; AUTO ; ROM  ; 1024         ; 3            ; --           ; --           ; 3072 ; 76.mif  ;
; mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii77:ROM77|altsyncram:altsyncram_component|altsyncram_b1f1:auto_generated|ALTSYNCRAM   ; AUTO ; ROM  ; 1024         ; 3            ; --           ; --           ; 3072 ; 77.mif  ;
; mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii78:ROM78|altsyncram:altsyncram_component|altsyncram_c1f1:auto_generated|ALTSYNCRAM   ; AUTO ; ROM  ; 1024         ; 3            ; --           ; --           ; 3072 ; 78.mif  ;
; mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii79:ROM79|altsyncram:altsyncram_component|altsyncram_v2f1:auto_generated|ALTSYNCRAM   ; AUTO ; ROM  ; 1024         ; 3            ; --           ; --           ; 3072 ; 79.mif  ;
; mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii80:ROM80|altsyncram:altsyncram_component|altsyncram_d1f1:auto_generated|ALTSYNCRAM   ; AUTO ; ROM  ; 1024         ; 3            ; --           ; --           ; 3072 ; 80.mif  ;
; mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii81:ROM81|altsyncram:altsyncram_component|altsyncram_e1f1:auto_generated|ALTSYNCRAM   ; AUTO ; ROM  ; 1024         ; 3            ; --           ; --           ; 3072 ; 81.mif  ;
; mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii82:ROM82|altsyncram:altsyncram_component|altsyncram_f1f1:auto_generated|ALTSYNCRAM   ; AUTO ; ROM  ; 1024         ; 3            ; --           ; --           ; 3072 ; 82.mif  ;
; mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii83:ROM83|altsyncram:altsyncram_component|altsyncram_g1f1:auto_generated|ALTSYNCRAM   ; AUTO ; ROM  ; 1024         ; 3            ; --           ; --           ; 3072 ; 83.mif  ;
; mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii84:ROM84|altsyncram:altsyncram_component|altsyncram_h1f1:auto_generated|ALTSYNCRAM   ; AUTO ; ROM  ; 1024         ; 3            ; --           ; --           ; 3072 ; 84.mif  ;
; mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii85:ROM85|altsyncram:altsyncram_component|altsyncram_i1f1:auto_generated|ALTSYNCRAM   ; AUTO ; ROM  ; 1024         ; 3            ; --           ; --           ; 3072 ; 85.mif  ;
; mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii86:ROM86|altsyncram:altsyncram_component|altsyncram_j1f1:auto_generated|ALTSYNCRAM   ; AUTO ; ROM  ; 1024         ; 3            ; --           ; --           ; 3072 ; 86.mif  ;
; mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii87:ROM87|altsyncram:altsyncram_component|altsyncram_k1f1:auto_generated|ALTSYNCRAM   ; AUTO ; ROM  ; 1024         ; 3            ; --           ; --           ; 3072 ; 87.mif  ;
; mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii88:ROM88|altsyncram:altsyncram_component|altsyncram_l1f1:auto_generated|ALTSYNCRAM   ; AUTO ; ROM  ; 1024         ; 3            ; --           ; --           ; 3072 ; 88.mif  ;
; mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii89:ROM89|altsyncram:altsyncram_component|altsyncram_m1f1:auto_generated|ALTSYNCRAM   ; AUTO ; ROM  ; 1024         ; 3            ; --           ; --           ; 3072 ; 89.mif  ;
; mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii90:ROM90|altsyncram:altsyncram_component|altsyncram_n1f1:auto_generated|ALTSYNCRAM   ; AUTO ; ROM  ; 1024         ; 3            ; --           ; --           ; 3072 ; 90.mif  ;
; mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii91:ROM91|altsyncram:altsyncram_component|altsyncram_o1f1:auto_generated|ALTSYNCRAM   ; AUTO ; ROM  ; 1024         ; 3            ; --           ; --           ; 3072 ; 91.mif  ;
; mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii92:ROM92|altsyncram:altsyncram_component|altsyncram_p1f1:auto_generated|ALTSYNCRAM   ; AUTO ; ROM  ; 1024         ; 3            ; --           ; --           ; 3072 ; 92.mif  ;
; mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii93:ROM93|altsyncram:altsyncram_component|altsyncram_q1f1:auto_generated|ALTSYNCRAM   ; AUTO ; ROM  ; 1024         ; 3            ; --           ; --           ; 3072 ; 93.mif  ;
; mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii94:ROM94|altsyncram:altsyncram_component|altsyncram_r1f1:auto_generated|ALTSYNCRAM   ; AUTO ; ROM  ; 1024         ; 3            ; --           ; --           ; 3072 ; 94.mif  ;
; mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii95:ROM95|altsyncram:altsyncram_component|altsyncram_s1f1:auto_generated|ALTSYNCRAM   ; AUTO ; ROM  ; 1024         ; 3            ; --           ; --           ; 3072 ; 95.mif  ;
; mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii96:ROM96|altsyncram:altsyncram_component|altsyncram_t1f1:auto_generated|ALTSYNCRAM   ; AUTO ; ROM  ; 1024         ; 3            ; --           ; --           ; 3072 ; 96.mif  ;
; mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii97:ROM97|altsyncram:altsyncram_component|altsyncram_u1f1:auto_generated|ALTSYNCRAM   ; AUTO ; ROM  ; 1024         ; 3            ; --           ; --           ; 3072 ; 97.mif  ;
; mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii98:ROM98|altsyncram:altsyncram_component|altsyncram_v1f1:auto_generated|ALTSYNCRAM   ; AUTO ; ROM  ; 1024         ; 3            ; --           ; --           ; 3072 ; 98.mif  ;
; mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii99:ROM99|altsyncram:altsyncram_component|altsyncram_02f1:auto_generated|ALTSYNCRAM   ; AUTO ; ROM  ; 1024         ; 3            ; --           ; --           ; 3072 ; 99.mif  ;
+----------------------------------------------------------------------------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+------+---------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                           ;
+--------+--------------+---------+--------------+--------------+-------------------------------------------------------------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                               ; IP Include File ;
+--------+--------------+---------+--------------+--------------+-------------------------------------------------------------------------------+-----------------+
; Altera ; ROM: 1-PORT  ; 20.1    ; N/A          ; N/A          ; |arm|mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii32:ROM32   ; ascii32.v       ;
; Altera ; ROM: 1-PORT  ; 20.1    ; N/A          ; N/A          ; |arm|mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii33:ROM33   ; ascii33.v       ;
; Altera ; ROM: 1-PORT  ; 20.1    ; N/A          ; N/A          ; |arm|mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii34:ROM34   ; ascii34.v       ;
; Altera ; ROM: 1-PORT  ; 20.1    ; N/A          ; N/A          ; |arm|mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii35:ROM35   ; ascii35.v       ;
; Altera ; ROM: 1-PORT  ; 20.1    ; N/A          ; N/A          ; |arm|mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii36:ROM36   ; ascii36.v       ;
; Altera ; ROM: 1-PORT  ; 20.1    ; N/A          ; N/A          ; |arm|mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii37:ROM37   ; ascii37.v       ;
; Altera ; ROM: 1-PORT  ; 20.1    ; N/A          ; N/A          ; |arm|mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii38:ROM38   ; ascii38.v       ;
; Altera ; ROM: 1-PORT  ; 20.1    ; N/A          ; N/A          ; |arm|mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii39:ROM39   ; ascii39.v       ;
; Altera ; ROM: 1-PORT  ; 20.1    ; N/A          ; N/A          ; |arm|mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii40:ROM40   ; ascii40.v       ;
; Altera ; ROM: 1-PORT  ; 20.1    ; N/A          ; N/A          ; |arm|mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii41:ROM41   ; ascii41.v       ;
; Altera ; ROM: 1-PORT  ; 20.1    ; N/A          ; N/A          ; |arm|mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii42:ROM42   ; ascii42.v       ;
; Altera ; ROM: 1-PORT  ; 20.1    ; N/A          ; N/A          ; |arm|mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii43:ROM43   ; ascii43.v       ;
; Altera ; ROM: 1-PORT  ; 20.1    ; N/A          ; N/A          ; |arm|mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii44:ROM44   ; ascii44.v       ;
; Altera ; ROM: 1-PORT  ; 20.1    ; N/A          ; N/A          ; |arm|mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii45:ROM45   ; ascii45.v       ;
; Altera ; ROM: 1-PORT  ; 20.1    ; N/A          ; N/A          ; |arm|mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii46:ROM46   ; ascii46.v       ;
; Altera ; ROM: 1-PORT  ; 20.1    ; N/A          ; N/A          ; |arm|mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii47:ROM47   ; ascii47.v       ;
; Altera ; ROM: 1-PORT  ; 20.1    ; N/A          ; N/A          ; |arm|mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii48:ROM48   ; ascii48.v       ;
; Altera ; ROM: 1-PORT  ; 20.1    ; N/A          ; N/A          ; |arm|mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii49:ROM49   ; ascii49.v       ;
; Altera ; ROM: 1-PORT  ; 20.1    ; N/A          ; N/A          ; |arm|mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii50:ROM50   ; ascii50.v       ;
; Altera ; ROM: 1-PORT  ; 20.1    ; N/A          ; N/A          ; |arm|mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii51:ROM51   ; ascii51.v       ;
; Altera ; ROM: 1-PORT  ; 20.1    ; N/A          ; N/A          ; |arm|mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii52:ROM52   ; ascii52.v       ;
; Altera ; ROM: 1-PORT  ; 20.1    ; N/A          ; N/A          ; |arm|mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii53:ROM53   ; ascii53.v       ;
; Altera ; ROM: 1-PORT  ; 20.1    ; N/A          ; N/A          ; |arm|mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii54:ROM54   ; ascii54.v       ;
; Altera ; ROM: 1-PORT  ; 20.1    ; N/A          ; N/A          ; |arm|mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii55:ROM55   ; ascii55.v       ;
; Altera ; ROM: 1-PORT  ; 20.1    ; N/A          ; N/A          ; |arm|mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii56:ROM56   ; ascii56.v       ;
; Altera ; ROM: 1-PORT  ; 20.1    ; N/A          ; N/A          ; |arm|mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii57:ROM57   ; ascii57.v       ;
; Altera ; ROM: 1-PORT  ; 20.1    ; N/A          ; N/A          ; |arm|mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii58:ROM58   ; ascii58.v       ;
; Altera ; ROM: 1-PORT  ; 20.1    ; N/A          ; N/A          ; |arm|mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii59:ROM59   ; ascii59.v       ;
; Altera ; ROM: 1-PORT  ; 20.1    ; N/A          ; N/A          ; |arm|mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii60:ROM60   ; ascii60.v       ;
; Altera ; ROM: 1-PORT  ; 20.1    ; N/A          ; N/A          ; |arm|mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii61:ROM61   ; ascii61.v       ;
; Altera ; ROM: 1-PORT  ; 20.1    ; N/A          ; N/A          ; |arm|mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii62:ROM62   ; ascii62.v       ;
; Altera ; ROM: 1-PORT  ; 20.1    ; N/A          ; N/A          ; |arm|mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii63:ROM63   ; ascii63.v       ;
; Altera ; ROM: 1-PORT  ; 20.1    ; N/A          ; N/A          ; |arm|mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii64:ROM64   ; ascii64.v       ;
; Altera ; ROM: 1-PORT  ; 20.1    ; N/A          ; N/A          ; |arm|mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii65:ROM65   ; ascii65.v       ;
; Altera ; ROM: 1-PORT  ; 20.1    ; N/A          ; N/A          ; |arm|mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii66:ROM66   ; ascii66.v       ;
; Altera ; ROM: 1-PORT  ; 20.1    ; N/A          ; N/A          ; |arm|mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii67:ROM67   ; ascii67.v       ;
; Altera ; ROM: 1-PORT  ; 20.1    ; N/A          ; N/A          ; |arm|mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii68:ROM68   ; ascii68.v       ;
; Altera ; ROM: 1-PORT  ; 20.1    ; N/A          ; N/A          ; |arm|mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii69:ROM69   ; ascii69.v       ;
; Altera ; ROM: 1-PORT  ; 20.1    ; N/A          ; N/A          ; |arm|mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii70:ROM70   ; ascii70.v       ;
; Altera ; ROM: 1-PORT  ; 20.1    ; N/A          ; N/A          ; |arm|mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii71:ROM71   ; ascii71.v       ;
; Altera ; ROM: 1-PORT  ; 20.1    ; N/A          ; N/A          ; |arm|mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii72:ROM72   ; ascii72.v       ;
; Altera ; ROM: 1-PORT  ; 20.1    ; N/A          ; N/A          ; |arm|mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii73:ROM73   ; ascii73.v       ;
; Altera ; ROM: 1-PORT  ; 20.1    ; N/A          ; N/A          ; |arm|mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii74:ROM74   ; ascii74.v       ;
; Altera ; ROM: 1-PORT  ; 20.1    ; N/A          ; N/A          ; |arm|mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii75:ROM75   ; ascii75.v       ;
; Altera ; ROM: 1-PORT  ; 20.1    ; N/A          ; N/A          ; |arm|mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii76:ROM76   ; ascii76.v       ;
; Altera ; ROM: 1-PORT  ; 20.1    ; N/A          ; N/A          ; |arm|mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii77:ROM77   ; ascii77.v       ;
; Altera ; ROM: 1-PORT  ; 20.1    ; N/A          ; N/A          ; |arm|mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii78:ROM78   ; ascii78.v       ;
; Altera ; ROM: 1-PORT  ; 20.1    ; N/A          ; N/A          ; |arm|mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii79:ROM79   ; ascii79.v       ;
; Altera ; ROM: 1-PORT  ; 20.1    ; N/A          ; N/A          ; |arm|mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii80:ROM80   ; ascii80.v       ;
; Altera ; ROM: 1-PORT  ; 20.1    ; N/A          ; N/A          ; |arm|mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii81:ROM81   ; ascii81.v       ;
; Altera ; ROM: 1-PORT  ; 20.1    ; N/A          ; N/A          ; |arm|mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii82:ROM82   ; ascii82.v       ;
; Altera ; ROM: 1-PORT  ; 20.1    ; N/A          ; N/A          ; |arm|mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii83:ROM83   ; ascii83.v       ;
; Altera ; ROM: 1-PORT  ; 20.1    ; N/A          ; N/A          ; |arm|mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii84:ROM84   ; ascii84.v       ;
; Altera ; ROM: 1-PORT  ; 20.1    ; N/A          ; N/A          ; |arm|mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii85:ROM85   ; ascii85.v       ;
; Altera ; ROM: 1-PORT  ; 20.1    ; N/A          ; N/A          ; |arm|mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii86:ROM86   ; ascii86.v       ;
; Altera ; ROM: 1-PORT  ; 20.1    ; N/A          ; N/A          ; |arm|mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii87:ROM87   ; ascii87.v       ;
; Altera ; ROM: 1-PORT  ; 20.1    ; N/A          ; N/A          ; |arm|mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii88:ROM88   ; ascii88.v       ;
; Altera ; ROM: 1-PORT  ; 20.1    ; N/A          ; N/A          ; |arm|mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii89:ROM89   ; ascii89.v       ;
; Altera ; ROM: 1-PORT  ; 20.1    ; N/A          ; N/A          ; |arm|mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii90:ROM90   ; ascii90.v       ;
; Altera ; ROM: 1-PORT  ; 20.1    ; N/A          ; N/A          ; |arm|mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii91:ROM91   ; ascii91.v       ;
; Altera ; ROM: 1-PORT  ; 20.1    ; N/A          ; N/A          ; |arm|mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii92:ROM92   ; ascii92.v       ;
; Altera ; ROM: 1-PORT  ; 20.1    ; N/A          ; N/A          ; |arm|mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii93:ROM93   ; ascii93.v       ;
; Altera ; ROM: 1-PORT  ; 20.1    ; N/A          ; N/A          ; |arm|mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii94:ROM94   ; ascii94.v       ;
; Altera ; ROM: 1-PORT  ; 20.1    ; N/A          ; N/A          ; |arm|mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii95:ROM95   ; ascii95.v       ;
; Altera ; ROM: 1-PORT  ; 20.1    ; N/A          ; N/A          ; |arm|mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii96:ROM96   ; ascii96.v       ;
; Altera ; ROM: 1-PORT  ; 20.1    ; N/A          ; N/A          ; |arm|mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii97:ROM97   ; ascii97.v       ;
; Altera ; ROM: 1-PORT  ; 20.1    ; N/A          ; N/A          ; |arm|mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii98:ROM98   ; ascii98.v       ;
; Altera ; ROM: 1-PORT  ; 20.1    ; N/A          ; N/A          ; |arm|mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii99:ROM99   ; ascii99.v       ;
; Altera ; ROM: 1-PORT  ; 20.1    ; N/A          ; N/A          ; |arm|mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii100:ROM100 ; ascii100.v      ;
; Altera ; ROM: 1-PORT  ; 20.1    ; N/A          ; N/A          ; |arm|mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii101:ROM101 ; ascii101.v      ;
; Altera ; ROM: 1-PORT  ; 20.1    ; N/A          ; N/A          ; |arm|mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii102:ROM102 ; ascii102.v      ;
; Altera ; ROM: 1-PORT  ; 20.1    ; N/A          ; N/A          ; |arm|mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii103:ROM103 ; ascii103.v      ;
; Altera ; ROM: 1-PORT  ; 20.1    ; N/A          ; N/A          ; |arm|mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii104:ROM104 ; ascii104.v      ;
; Altera ; ROM: 1-PORT  ; 20.1    ; N/A          ; N/A          ; |arm|mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii105:ROM105 ; ascii105.v      ;
; Altera ; ROM: 1-PORT  ; 20.1    ; N/A          ; N/A          ; |arm|mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii106:ROM106 ; ascii106.v      ;
; Altera ; ROM: 1-PORT  ; 20.1    ; N/A          ; N/A          ; |arm|mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii107:ROM107 ; ascii107.v      ;
; Altera ; ROM: 1-PORT  ; 20.1    ; N/A          ; N/A          ; |arm|mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii108:ROM108 ; ascii108.v      ;
; Altera ; ROM: 1-PORT  ; 20.1    ; N/A          ; N/A          ; |arm|mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii109:ROM109 ; ascii109.v      ;
; Altera ; ROM: 1-PORT  ; 20.1    ; N/A          ; N/A          ; |arm|mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii110:ROM110 ; ascii110.v      ;
; Altera ; ROM: 1-PORT  ; 20.1    ; N/A          ; N/A          ; |arm|mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii111:ROM111 ; ascii111.v      ;
; Altera ; ROM: 1-PORT  ; 20.1    ; N/A          ; N/A          ; |arm|mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii112:ROM112 ; ascii112.v      ;
; Altera ; ROM: 1-PORT  ; 20.1    ; N/A          ; N/A          ; |arm|mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii113:ROM113 ; ascii113.v      ;
; Altera ; ROM: 1-PORT  ; 20.1    ; N/A          ; N/A          ; |arm|mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii114:ROM114 ; ascii114.v      ;
; Altera ; ROM: 1-PORT  ; 20.1    ; N/A          ; N/A          ; |arm|mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii115:ROM115 ; ascii115.v      ;
; Altera ; ROM: 1-PORT  ; 20.1    ; N/A          ; N/A          ; |arm|mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii116:ROM116 ; ascii116.v      ;
; Altera ; ROM: 1-PORT  ; 20.1    ; N/A          ; N/A          ; |arm|mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii117:ROM117 ; ascii117.v      ;
; Altera ; ROM: 1-PORT  ; 20.1    ; N/A          ; N/A          ; |arm|mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii118:ROM118 ; ascii118.v      ;
; Altera ; ROM: 1-PORT  ; 20.1    ; N/A          ; N/A          ; |arm|mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii119:ROM119 ; ascii119.v      ;
; Altera ; ROM: 1-PORT  ; 20.1    ; N/A          ; N/A          ; |arm|mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii120:ROM120 ; ascii120.v      ;
; Altera ; ROM: 1-PORT  ; 20.1    ; N/A          ; N/A          ; |arm|mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii121:ROM121 ; ascii121.v      ;
; Altera ; ROM: 1-PORT  ; 20.1    ; N/A          ; N/A          ; |arm|mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii122:ROM122 ; ascii122.v      ;
; Altera ; ROM: 1-PORT  ; 20.1    ; N/A          ; N/A          ; |arm|mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii123:ROM123 ; ascii123.v      ;
; Altera ; ROM: 1-PORT  ; 20.1    ; N/A          ; N/A          ; |arm|mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii124:ROM124 ; ascii124.v      ;
; Altera ; ROM: 1-PORT  ; 20.1    ; N/A          ; N/A          ; |arm|mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii125:ROM125 ; ascii125.v      ;
; Altera ; ROM: 1-PORT  ; 20.1    ; N/A          ; N/A          ; |arm|mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii126:ROM126 ; ascii126.v      ;
+--------+--------------+---------+--------------+--------------+-------------------------------------------------------------------------------+-----------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                                                         ;
+----------------------------------------------------------+---------------------------------------------------------+------------------------+
; Latch Name                                               ; Latch Enable Signal                                     ; Free of Timing Hazards ;
+----------------------------------------------------------+---------------------------------------------------------+------------------------+
; mcuVGA:VGA|topController:topc|printChar:test|initialY[7] ; GND                                                     ; yes                    ;
; mcuVGA:VGA|topController:topc|printChar:test|initialY[6] ; GND                                                     ; yes                    ;
; mcuVGA:VGA|topController:topc|printChar:test|initialY[5] ; GND                                                     ; yes                    ;
; mcuVGA:VGA|topController:topc|printChar:test|initialX[9] ; GND                                                     ; yes                    ;
; mcuVGA:VGA|topController:topc|printChar:test|initialX[8] ; GND                                                     ; yes                    ;
; mcuVGA:VGA|topController:topc|printChar:test|initialX[7] ; GND                                                     ; yes                    ;
; mcuVGA:VGA|topController:topc|printChar:test|initialX[6] ; GND                                                     ; yes                    ;
; mcuVGA:VGA|topController:topc|printChar:test|initialX[5] ; GND                                                     ; yes                    ;
; mcuVGA:VGA|topController:topc|printChar:test|char[1]     ; mcuVGA:VGA|topController:topc|printChar:test|address[7] ; yes                    ;
; mcuVGA:VGA|topController:topc|printChar:test|char[0]     ; mcuVGA:VGA|topController:topc|printChar:test|address[7] ; yes                    ;
; mcuVGA:VGA|topController:topc|printChar:test|char[5]     ; mcuVGA:VGA|topController:topc|printChar:test|address[7] ; yes                    ;
; mcuVGA:VGA|topController:topc|printChar:test|char[6]     ; mcuVGA:VGA|topController:topc|printChar:test|address[7] ; yes                    ;
; mcuVGA:VGA|topController:topc|printChar:test|char[2]     ; mcuVGA:VGA|topController:topc|printChar:test|address[7] ; yes                    ;
; mcuVGA:VGA|topController:topc|printChar:test|char[3]     ; mcuVGA:VGA|topController:topc|printChar:test|address[7] ; yes                    ;
; mcuVGA:VGA|topController:topc|printChar:test|char[4]     ; mcuVGA:VGA|topController:topc|printChar:test|address[7] ; yes                    ;
; mcuVGA:VGA|topController:topc|printChar:test|char[7]     ; mcuVGA:VGA|topController:topc|printChar:test|address[7] ; yes                    ;
; mcuVGA:VGA|topController:topc|printChar:test|address[2]  ; GND                                                     ; yes                    ;
; mcuVGA:VGA|topController:topc|printChar:test|address[3]  ; GND                                                     ; yes                    ;
; mcuVGA:VGA|topController:topc|printChar:test|address[6]  ; GND                                                     ; yes                    ;
; mcuVGA:VGA|topController:topc|printChar:test|address[7]  ; GND                                                     ; yes                    ;
; mcuVGA:VGA|topController:topc|printChar:test|address[4]  ; GND                                                     ; yes                    ;
; mcuVGA:VGA|topController:topc|printChar:test|address[5]  ; GND                                                     ; yes                    ;
; Number of user-specified and inferred latches = 22       ;                                                         ;                        ;
+----------------------------------------------------------+---------------------------------------------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                             ;
+--------------------------------------------------+---------------------------------------------+
; Register name                                    ; Reason for Removal                          ;
+--------------------------------------------------+---------------------------------------------+
; datapath:dp|dataMemory:outDataMemory|RAM[0][0]   ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[0][1]   ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[0][2]   ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[0][3]   ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[0][4]   ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[0][5]   ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[0][6]   ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[0][7]   ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[1][0]   ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[1][1]   ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[1][2]   ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[1][3]   ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[1][4]   ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[1][5]   ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[1][6]   ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[1][7]   ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[2][0]   ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[2][1]   ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[2][2]   ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[2][3]   ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[2][4]   ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[2][5]   ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[2][6]   ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[2][7]   ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[4][0]   ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[4][1]   ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[4][2]   ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[4][3]   ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[4][4]   ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[4][5]   ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[4][6]   ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[4][7]   ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[5][0]   ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[5][1]   ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[5][2]   ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[5][3]   ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[5][4]   ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[5][5]   ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[5][6]   ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[5][7]   ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[6][0]   ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[6][1]   ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[6][2]   ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[6][3]   ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[6][4]   ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[6][5]   ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[6][6]   ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[6][7]   ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[8][0]   ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[8][1]   ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[8][2]   ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[8][3]   ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[8][4]   ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[8][5]   ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[8][6]   ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[8][7]   ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[9][0]   ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[9][1]   ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[9][2]   ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[9][3]   ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[9][4]   ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[9][5]   ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[9][6]   ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[9][7]   ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[10][0]  ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[10][1]  ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[10][2]  ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[10][3]  ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[10][4]  ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[10][5]  ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[10][6]  ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[10][7]  ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[12][0]  ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[12][1]  ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[12][2]  ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[12][3]  ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[12][4]  ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[12][5]  ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[12][6]  ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[12][7]  ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[13][0]  ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[13][1]  ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[13][2]  ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[13][3]  ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[13][4]  ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[13][5]  ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[13][6]  ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[13][7]  ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[14][0]  ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[14][1]  ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[14][2]  ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[14][3]  ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[14][4]  ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[14][5]  ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[14][6]  ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[14][7]  ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[16][0]  ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[16][1]  ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[16][2]  ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[16][3]  ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[16][4]  ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[16][5]  ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[16][6]  ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[16][7]  ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[17][0]  ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[17][1]  ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[17][2]  ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[17][3]  ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[17][4]  ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[17][5]  ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[17][6]  ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[17][7]  ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[18][0]  ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[18][1]  ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[18][2]  ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[18][3]  ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[18][4]  ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[18][5]  ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[18][6]  ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[18][7]  ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[20][0]  ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[20][1]  ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[20][2]  ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[20][3]  ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[20][4]  ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[20][5]  ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[20][6]  ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[20][7]  ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[21][0]  ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[21][1]  ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[21][2]  ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[21][3]  ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[21][4]  ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[21][5]  ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[21][6]  ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[21][7]  ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[22][0]  ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[22][1]  ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[22][2]  ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[22][3]  ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[22][4]  ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[22][5]  ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[22][6]  ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[22][7]  ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[24][0]  ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[24][1]  ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[24][2]  ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[24][3]  ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[24][4]  ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[24][5]  ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[24][6]  ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[24][7]  ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[25][0]  ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[25][1]  ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[25][2]  ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[25][3]  ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[25][4]  ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[25][5]  ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[25][6]  ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[25][7]  ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[26][0]  ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[26][1]  ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[26][2]  ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[26][3]  ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[26][4]  ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[26][5]  ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[26][6]  ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[26][7]  ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[28][0]  ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[28][1]  ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[28][2]  ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[28][3]  ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[28][4]  ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[28][5]  ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[28][6]  ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[28][7]  ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[29][0]  ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[29][1]  ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[29][2]  ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[29][3]  ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[29][4]  ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[29][5]  ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[29][6]  ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[29][7]  ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[30][0]  ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[30][1]  ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[30][2]  ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[30][3]  ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[30][4]  ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[30][5]  ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[30][6]  ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[30][7]  ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[32][0]  ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[32][1]  ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[32][2]  ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[32][3]  ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[32][4]  ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[32][5]  ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[32][6]  ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[32][7]  ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[33][0]  ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[33][1]  ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[33][2]  ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[33][3]  ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[33][4]  ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[33][5]  ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[33][6]  ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[33][7]  ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[34][0]  ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[34][1]  ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[34][2]  ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[34][3]  ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[34][4]  ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[34][5]  ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[34][6]  ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[34][7]  ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[36][0]  ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[36][1]  ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[36][2]  ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[36][3]  ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[36][4]  ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[36][5]  ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[36][6]  ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[36][7]  ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[37][0]  ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[37][1]  ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[37][2]  ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[37][3]  ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[37][4]  ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[37][5]  ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[37][6]  ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[37][7]  ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[38][0]  ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[38][1]  ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[38][2]  ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[38][3]  ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[38][4]  ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[38][5]  ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[38][6]  ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[38][7]  ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[40][0]  ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[40][1]  ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[40][2]  ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[40][3]  ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[40][4]  ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[40][5]  ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[40][6]  ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[40][7]  ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[41][0]  ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[41][1]  ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[41][2]  ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[41][3]  ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[41][4]  ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[41][5]  ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[41][6]  ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[41][7]  ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[42][0]  ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[42][1]  ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[42][2]  ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[42][3]  ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[42][4]  ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[42][5]  ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[42][6]  ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[42][7]  ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[44][0]  ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[44][1]  ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[44][2]  ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[44][3]  ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[44][4]  ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[44][5]  ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[44][6]  ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[44][7]  ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[45][0]  ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[45][1]  ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[45][2]  ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[45][3]  ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[45][4]  ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[45][5]  ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[45][6]  ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[45][7]  ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[46][0]  ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[46][1]  ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[46][2]  ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[46][3]  ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[46][4]  ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[46][5]  ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[46][6]  ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[46][7]  ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[48][0]  ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[48][1]  ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[48][2]  ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[48][3]  ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[48][4]  ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[48][5]  ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[48][6]  ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[48][7]  ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[49][0]  ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[49][1]  ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[49][2]  ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[49][3]  ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[49][4]  ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[49][5]  ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[49][6]  ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[49][7]  ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[50][0]  ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[50][1]  ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[50][2]  ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[50][3]  ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[50][4]  ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[50][5]  ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[50][6]  ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[50][7]  ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[52][0]  ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[52][1]  ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[52][2]  ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[52][3]  ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[52][4]  ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[52][5]  ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[52][6]  ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[52][7]  ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[53][0]  ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[53][1]  ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[53][2]  ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[53][3]  ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[53][4]  ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[53][5]  ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[53][6]  ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[53][7]  ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[54][0]  ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[54][1]  ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[54][2]  ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[54][3]  ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[54][4]  ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[54][5]  ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[54][6]  ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[54][7]  ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[56][0]  ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[56][1]  ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[56][2]  ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[56][3]  ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[56][4]  ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[56][5]  ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[56][6]  ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[56][7]  ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[57][0]  ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[57][1]  ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[57][2]  ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[57][3]  ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[57][4]  ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[57][5]  ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[57][6]  ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[57][7]  ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[58][0]  ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[58][1]  ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[58][2]  ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[58][3]  ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[58][4]  ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[58][5]  ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[58][6]  ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[58][7]  ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[60][0]  ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[60][1]  ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[60][2]  ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[60][3]  ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[60][4]  ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[60][5]  ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[60][6]  ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[60][7]  ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[61][0]  ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[61][1]  ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[61][2]  ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[61][3]  ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[61][4]  ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[61][5]  ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[61][6]  ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[61][7]  ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[62][0]  ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[62][1]  ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[62][2]  ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[62][3]  ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[62][4]  ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[62][5]  ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[62][6]  ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[62][7]  ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[64][0]  ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[64][1]  ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[64][2]  ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[64][3]  ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[64][4]  ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[64][5]  ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[64][6]  ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[64][7]  ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[65][0]  ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[65][1]  ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[65][2]  ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[65][3]  ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[65][4]  ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[65][5]  ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[65][6]  ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[65][7]  ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[66][0]  ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[66][1]  ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[66][2]  ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[66][3]  ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[66][4]  ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[66][5]  ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[66][6]  ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[66][7]  ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[68][0]  ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[68][1]  ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[68][2]  ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[68][3]  ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[68][4]  ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[68][5]  ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[68][6]  ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[68][7]  ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[69][0]  ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[69][1]  ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[69][2]  ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[69][3]  ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[69][4]  ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[69][5]  ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[69][6]  ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[69][7]  ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[70][0]  ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[70][1]  ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[70][2]  ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[70][3]  ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[70][4]  ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[70][5]  ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[70][6]  ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[70][7]  ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[72][0]  ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[72][1]  ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[72][2]  ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[72][3]  ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[72][4]  ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[72][5]  ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[72][6]  ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[72][7]  ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[73][0]  ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[73][1]  ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[73][2]  ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[73][3]  ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[73][4]  ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[73][5]  ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[73][6]  ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[73][7]  ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[74][0]  ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[74][1]  ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[74][2]  ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[74][3]  ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[74][4]  ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[74][5]  ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[74][6]  ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[74][7]  ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[76][0]  ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[76][1]  ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[76][2]  ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[76][3]  ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[76][4]  ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[76][5]  ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[76][6]  ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[76][7]  ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[77][0]  ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[77][1]  ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[77][2]  ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[77][3]  ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[77][4]  ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[77][5]  ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[77][6]  ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[77][7]  ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[78][0]  ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[78][1]  ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[78][2]  ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[78][3]  ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[78][4]  ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[78][5]  ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[78][6]  ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[78][7]  ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[80][0]  ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[80][1]  ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[80][2]  ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[80][3]  ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[80][4]  ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[80][5]  ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[80][6]  ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[80][7]  ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[81][0]  ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[81][1]  ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[81][2]  ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[81][3]  ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[81][4]  ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[81][5]  ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[81][6]  ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[81][7]  ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[82][0]  ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[82][1]  ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[82][2]  ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[82][3]  ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[82][4]  ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[82][5]  ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[82][6]  ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[82][7]  ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[84][0]  ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[84][1]  ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[84][2]  ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[84][3]  ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[84][4]  ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[84][5]  ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[84][6]  ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[84][7]  ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[85][0]  ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[85][1]  ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[85][2]  ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[85][3]  ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[85][4]  ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[85][5]  ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[85][6]  ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[85][7]  ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[86][0]  ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[86][1]  ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[86][2]  ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[86][3]  ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[86][4]  ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[86][5]  ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[86][6]  ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[86][7]  ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[88][0]  ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[88][1]  ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[88][2]  ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[88][3]  ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[88][4]  ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[88][5]  ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[88][6]  ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[88][7]  ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[89][0]  ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[89][1]  ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[89][2]  ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[89][3]  ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[89][4]  ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[89][5]  ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[89][6]  ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[89][7]  ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[90][0]  ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[90][1]  ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[90][2]  ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[90][3]  ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[90][4]  ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[90][5]  ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[90][6]  ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[90][7]  ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[92][0]  ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[92][1]  ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[92][2]  ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[92][3]  ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[92][4]  ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[92][5]  ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[92][6]  ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[92][7]  ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[93][0]  ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[93][1]  ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[93][2]  ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[93][3]  ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[93][4]  ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[93][5]  ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[93][6]  ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[93][7]  ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[94][0]  ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[94][1]  ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[94][2]  ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[94][3]  ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[94][4]  ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[94][5]  ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[94][6]  ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[94][7]  ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[96][0]  ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[96][1]  ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[96][2]  ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[96][3]  ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[96][4]  ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[96][5]  ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[96][6]  ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[96][7]  ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[97][0]  ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[97][1]  ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[97][2]  ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[97][3]  ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[97][4]  ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[97][5]  ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[97][6]  ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[97][7]  ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[98][0]  ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[98][1]  ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[98][2]  ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[98][3]  ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[98][4]  ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[98][5]  ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[98][6]  ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[98][7]  ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[100][0] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[100][1] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[100][2] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[100][3] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[100][4] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[100][5] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[100][6] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[100][7] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[101][0] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[101][1] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[101][2] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[101][3] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[101][4] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[101][5] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[101][6] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[101][7] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[102][0] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[102][1] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[102][2] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[102][3] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[102][4] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[102][5] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[102][6] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[102][7] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[104][0] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[104][1] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[104][2] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[104][3] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[104][4] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[104][5] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[104][6] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[104][7] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[105][0] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[105][1] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[105][2] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[105][3] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[105][4] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[105][5] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[105][6] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[105][7] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[106][0] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[106][1] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[106][2] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[106][3] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[106][4] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[106][5] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[106][6] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[106][7] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[108][0] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[108][1] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[108][2] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[108][3] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[108][4] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[108][5] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[108][6] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[108][7] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[109][0] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[109][1] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[109][2] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[109][3] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[109][4] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[109][5] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[109][6] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[109][7] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[110][0] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[110][1] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[110][2] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[110][3] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[110][4] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[110][5] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[110][6] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[110][7] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[112][0] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[112][1] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[112][2] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[112][3] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[112][4] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[112][5] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[112][6] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[112][7] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[113][0] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[113][1] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[113][2] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[113][3] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[113][4] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[113][5] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[113][6] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[113][7] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[114][0] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[114][1] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[114][2] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[114][3] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[114][4] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[114][5] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[114][6] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[114][7] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[116][0] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[116][1] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[116][2] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[116][3] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[116][4] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[116][5] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[116][6] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[116][7] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[117][0] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[117][1] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[117][2] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[117][3] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[117][4] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[117][5] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[117][6] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[117][7] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[118][0] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[118][1] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[118][2] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[118][3] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[118][4] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[118][5] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[118][6] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[118][7] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[120][0] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[120][1] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[120][2] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[120][3] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[120][4] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[120][5] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[120][6] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[120][7] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[121][0] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[121][1] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[121][2] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[121][3] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[121][4] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[121][5] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[121][6] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[121][7] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[122][0] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[122][1] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[122][2] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[122][3] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[122][4] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[122][5] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[122][6] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[122][7] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[124][0] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[124][1] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[124][2] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[124][3] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[124][4] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[124][5] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[124][6] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[124][7] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[125][0] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[125][1] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[125][2] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[125][3] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[125][4] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[125][5] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[125][6] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[125][7] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[126][0] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[126][1] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[126][2] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[126][3] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[126][4] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[126][5] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[126][6] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[126][7] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[128][0] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[128][1] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[128][2] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[128][3] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[128][4] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[128][5] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[128][6] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[128][7] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[129][0] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[129][1] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[129][2] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[129][3] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[129][4] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[129][5] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[129][6] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[129][7] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[130][0] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[130][1] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[130][2] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[130][3] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[130][4] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[130][5] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[130][6] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[130][7] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[132][0] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[132][1] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[132][2] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[132][3] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[132][4] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[132][5] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[132][6] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[132][7] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[133][0] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[133][1] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[133][2] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[133][3] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[133][4] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[133][5] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[133][6] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[133][7] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[134][0] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[134][1] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[134][2] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[134][3] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[134][4] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[134][5] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[134][6] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[134][7] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[136][0] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[136][1] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[136][2] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[136][3] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[136][4] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[136][5] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[136][6] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[136][7] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[137][0] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[137][1] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[137][2] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[137][3] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[137][4] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[137][5] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[137][6] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[137][7] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[138][0] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[138][1] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[138][2] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[138][3] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[138][4] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[138][5] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[138][6] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[138][7] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[140][0] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[140][1] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[140][2] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[140][3] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[140][4] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[140][5] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[140][6] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[140][7] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[141][0] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[141][1] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[141][2] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[141][3] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[141][4] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[141][5] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[141][6] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[141][7] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[142][0] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[142][1] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[142][2] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[142][3] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[142][4] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[142][5] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[142][6] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[142][7] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[144][0] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[144][1] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[144][2] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[144][3] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[144][4] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[144][5] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[144][6] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[144][7] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[145][0] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[145][1] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[145][2] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[145][3] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[145][4] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[145][5] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[145][6] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[145][7] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[146][0] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[146][1] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[146][2] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[146][3] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[146][4] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[146][5] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[146][6] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[146][7] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[148][0] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[148][1] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[148][2] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[148][3] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[148][4] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[148][5] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[148][6] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[148][7] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[149][0] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[149][1] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[149][2] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[149][3] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[149][4] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[149][5] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[149][6] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[149][7] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[150][0] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[150][1] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[150][2] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[150][3] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[150][4] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[150][5] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[150][6] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[150][7] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[152][0] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[152][1] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[152][2] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[152][3] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[152][4] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[152][5] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[152][6] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[152][7] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[153][0] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[153][1] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[153][2] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[153][3] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[153][4] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[153][5] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[153][6] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[153][7] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[154][0] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[154][1] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[154][2] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[154][3] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[154][4] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[154][5] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[154][6] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[154][7] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[156][0] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[156][1] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[156][2] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[156][3] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[156][4] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[156][5] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[156][6] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[156][7] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[157][0] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[157][1] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[157][2] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[157][3] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[157][4] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[157][5] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[157][6] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[157][7] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[158][0] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[158][1] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[158][2] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[158][3] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[158][4] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[158][5] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[158][6] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[158][7] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[160][0] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[160][1] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[160][2] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[160][3] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[160][4] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[160][5] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[160][6] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[160][7] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[161][0] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[161][1] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[161][2] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[161][3] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[161][4] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[161][5] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[161][6] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[161][7] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[162][0] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[162][1] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[162][2] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[162][3] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[162][4] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[162][5] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[162][6] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[162][7] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[164][0] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[164][1] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[164][2] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[164][3] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[164][4] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[164][5] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[164][6] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[164][7] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[165][0] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[165][1] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[165][2] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[165][3] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[165][4] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[165][5] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[165][6] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[165][7] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[166][0] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[166][1] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[166][2] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[166][3] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[166][4] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[166][5] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[166][6] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[166][7] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[168][0] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[168][1] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[168][2] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[168][3] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[168][4] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[168][5] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[168][6] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[168][7] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[169][0] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[169][1] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[169][2] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[169][3] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[169][4] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[169][5] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[169][6] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[169][7] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[170][0] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[170][1] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[170][2] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[170][3] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[170][4] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[170][5] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[170][6] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[170][7] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[172][0] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[172][1] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[172][2] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[172][3] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[172][4] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[172][5] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[172][6] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[172][7] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[173][0] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[173][1] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[173][2] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[173][3] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[173][4] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[173][5] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[173][6] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[173][7] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[174][0] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[174][1] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[174][2] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[174][3] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[174][4] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[174][5] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[174][6] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[174][7] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[176][0] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[176][1] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[176][2] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[176][3] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[176][4] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[176][5] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[176][6] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[176][7] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[177][0] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[177][1] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[177][2] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[177][3] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[177][4] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[177][5] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[177][6] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[177][7] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[178][0] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[178][1] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[178][2] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[178][3] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[178][4] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[178][5] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[178][6] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[178][7] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[180][0] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[180][1] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[180][2] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[180][3] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[180][4] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[180][5] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[180][6] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[180][7] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[181][0] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[181][1] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[181][2] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[181][3] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[181][4] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[181][5] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[181][6] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[181][7] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[182][0] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[182][1] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[182][2] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[182][3] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[182][4] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[182][5] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[182][6] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[182][7] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[184][0] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[184][1] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[184][2] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[184][3] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[184][4] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[184][5] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[184][6] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[184][7] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[185][0] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[185][1] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[185][2] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[185][3] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[185][4] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[185][5] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[185][6] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[185][7] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[186][0] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[186][1] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[186][2] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[186][3] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[186][4] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[186][5] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[186][6] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[186][7] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[188][0] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[188][1] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[188][2] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[188][3] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[188][4] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[188][5] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[188][6] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[188][7] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[189][0] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[189][1] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[189][2] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[189][3] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[189][4] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[189][5] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[189][6] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[189][7] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[190][0] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[190][1] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[190][2] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[190][3] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[190][4] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[190][5] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[190][6] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[190][7] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[192][0] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[192][1] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[192][2] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[192][3] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[192][4] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[192][5] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[192][6] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[192][7] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[193][0] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[193][1] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[193][2] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[193][3] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[193][4] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[193][5] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[193][6] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[193][7] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[194][0] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[194][1] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[194][2] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[194][3] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[194][4] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[194][5] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[194][6] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[194][7] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[196][0] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[196][1] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[196][2] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[196][3] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[196][4] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[196][5] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[196][6] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[196][7] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[197][0] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[197][1] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[197][2] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[197][3] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[197][4] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[197][5] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[197][6] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[197][7] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[198][0] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[198][1] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[198][2] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[198][3] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[198][4] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[198][5] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[198][6] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[198][7] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[200][0] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[200][1] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[200][2] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[200][3] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[200][4] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[200][5] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[200][6] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[200][7] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[201][0] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[201][1] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[201][2] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[201][3] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[201][4] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[201][5] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[201][6] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[201][7] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[202][0] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[202][1] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[202][2] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[202][3] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[202][4] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[202][5] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[202][6] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[202][7] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[204][0] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[204][1] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[204][2] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[204][3] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[204][4] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[204][5] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[204][6] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[204][7] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[205][0] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[205][1] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[205][2] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[205][3] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[205][4] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[205][5] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[205][6] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[205][7] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[206][0] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[206][1] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[206][2] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[206][3] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[206][4] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[206][5] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[206][6] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[206][7] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[208][0] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[208][1] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[208][2] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[208][3] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[208][4] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[208][5] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[208][6] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[208][7] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[209][0] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[209][1] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[209][2] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[209][3] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[209][4] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[209][5] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[209][6] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[209][7] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[210][0] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[210][1] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[210][2] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[210][3] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[210][4] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[210][5] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[210][6] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[210][7] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[212][0] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[212][1] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[212][2] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[212][3] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[212][4] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[212][5] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[212][6] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[212][7] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[213][0] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[213][1] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[213][2] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[213][3] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[213][4] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[213][5] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[213][6] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[213][7] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[214][0] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[214][1] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[214][2] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[214][3] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[214][4] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[214][5] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[214][6] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[214][7] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[216][0] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[216][1] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[216][2] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[216][3] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[216][4] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[216][5] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[216][6] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[216][7] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[217][0] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[217][1] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[217][2] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[217][3] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[217][4] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[217][5] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[217][6] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[217][7] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[218][0] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[218][1] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[218][2] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[218][3] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[218][4] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[218][5] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[218][6] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[218][7] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[220][0] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[220][1] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[220][2] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[220][3] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[220][4] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[220][5] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[220][6] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[220][7] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[221][0] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[221][1] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[221][2] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[221][3] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[221][4] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[221][5] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[221][6] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[221][7] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[222][0] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[222][1] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[222][2] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[222][3] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[222][4] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[222][5] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[222][6] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[222][7] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[224][0] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[224][1] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[224][2] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[224][3] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[224][4] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[224][5] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[224][6] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[224][7] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[225][0] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[225][1] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[225][2] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[225][3] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[225][4] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[225][5] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[225][6] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[225][7] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[226][0] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[226][1] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[226][2] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[226][3] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[226][4] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[226][5] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[226][6] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[226][7] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[228][0] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[228][1] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[228][2] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[228][3] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[228][4] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[228][5] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[228][6] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[228][7] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[229][0] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[229][1] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[229][2] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[229][3] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[229][4] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[229][5] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[229][6] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[229][7] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[230][0] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[230][1] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[230][2] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[230][3] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[230][4] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[230][5] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[230][6] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[230][7] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[232][0] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[232][1] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[232][2] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[232][3] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[232][4] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[232][5] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[232][6] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[232][7] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[233][0] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[233][1] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[233][2] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[233][3] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[233][4] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[233][5] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[233][6] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[233][7] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[234][0] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[234][1] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[234][2] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[234][3] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[234][4] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[234][5] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[234][6] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[234][7] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[236][0] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[236][1] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[236][2] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[236][3] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[236][4] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[236][5] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[236][6] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[236][7] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[237][0] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[237][1] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[237][2] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[237][3] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[237][4] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[237][5] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[237][6] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[237][7] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[238][0] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[238][1] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[238][2] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[238][3] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[238][4] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[238][5] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[238][6] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[238][7] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[240][0] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[240][1] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[240][2] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[240][3] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[240][4] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[240][5] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[240][6] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[240][7] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[241][0] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[241][1] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[241][2] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[241][3] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[241][4] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[241][5] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[241][6] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[241][7] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[242][0] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[242][1] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[242][2] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[242][3] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[242][4] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[242][5] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[242][6] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[242][7] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[244][0] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[244][1] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[244][2] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[244][3] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[244][4] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[244][5] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[244][6] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[244][7] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[245][0] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[245][1] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[245][2] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[245][3] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[245][4] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[245][5] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[245][6] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[245][7] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[246][0] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[246][1] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[246][2] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[246][3] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[246][4] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[246][5] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[246][6] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[246][7] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[248][0] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[248][1] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[248][2] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[248][3] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[248][4] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[248][5] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[248][6] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[248][7] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[249][0] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[249][1] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[249][2] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[249][3] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[249][4] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[249][5] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[249][6] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[249][7] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[250][0] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[250][1] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[250][2] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[250][3] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[250][4] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[250][5] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[250][6] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[250][7] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[252][0] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[252][1] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[252][2] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[252][3] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[252][4] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[252][5] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[252][6] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[252][7] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[253][0] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[253][1] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[253][2] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[253][3] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[253][4] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[253][5] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[253][6] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[253][7] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[254][0] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[254][1] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[254][2] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[254][3] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[254][4] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[254][5] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[254][6] ; Lost fanout                                 ;
; datapath:dp|dataMemory:outDataMemory|RAM[254][7] ; Lost fanout                                 ;
; datapath:dp|regfile:rf|rf~223                    ; Stuck at GND due to stuck port clock_enable ;
; datapath:dp|regfile:rf|rf~351                    ; Stuck at GND due to stuck port clock_enable ;
; datapath:dp|regfile:rf|rf~447                    ; Stuck at GND due to stuck port clock_enable ;
; datapath:dp|regfile:rf|rf~479                    ; Stuck at GND due to stuck port clock_enable ;
; datapath:dp|regfile:rf|rf~439                    ; Stuck at GND due to stuck port clock_enable ;
; datapath:dp|regfile:rf|rf~215                    ; Stuck at GND due to stuck port clock_enable ;
; datapath:dp|regfile:rf|rf~343                    ; Stuck at GND due to stuck port clock_enable ;
; datapath:dp|regfile:rf|rf~471                    ; Stuck at GND due to stuck port clock_enable ;
; datapath:dp|regfile:rf|rf~423                    ; Stuck at GND due to stuck port clock_enable ;
; datapath:dp|regfile:rf|rf~199                    ; Stuck at GND due to stuck port clock_enable ;
; datapath:dp|regfile:rf|rf~327                    ; Stuck at GND due to stuck port clock_enable ;
; datapath:dp|regfile:rf|rf~455                    ; Stuck at GND due to stuck port clock_enable ;
; datapath:dp|regfile:rf|rf~431                    ; Stuck at GND due to stuck port clock_enable ;
; datapath:dp|regfile:rf|rf~207                    ; Stuck at GND due to stuck port clock_enable ;
; datapath:dp|regfile:rf|rf~335                    ; Stuck at GND due to stuck port clock_enable ;
; datapath:dp|regfile:rf|rf~463                    ; Stuck at GND due to stuck port clock_enable ;
; datapath:dp|regfile:rf|rf~448                    ; Stuck at GND due to stuck port clock_enable ;
; datapath:dp|regfile:rf|rf~416                    ; Stuck at GND due to stuck port clock_enable ;
; datapath:dp|regfile:rf|rf~192                    ; Stuck at GND due to stuck port clock_enable ;
; datapath:dp|regfile:rf|rf~320                    ; Stuck at GND due to stuck port clock_enable ;
; datapath:dp|regfile:rf|rf~198                    ; Stuck at GND due to stuck port clock_enable ;
; datapath:dp|regfile:rf|rf~326                    ; Stuck at GND due to stuck port clock_enable ;
; datapath:dp|regfile:rf|rf~422                    ; Stuck at GND due to stuck port clock_enable ;
; datapath:dp|regfile:rf|rf~454                    ; Stuck at GND due to stuck port clock_enable ;
; datapath:dp|regfile:rf|rf~453                    ; Stuck at GND due to stuck port clock_enable ;
; datapath:dp|regfile:rf|rf~421                    ; Stuck at GND due to stuck port clock_enable ;
; datapath:dp|regfile:rf|rf~197                    ; Stuck at GND due to stuck port clock_enable ;
; datapath:dp|regfile:rf|rf~325                    ; Stuck at GND due to stuck port clock_enable ;
; datapath:dp|regfile:rf|rf~196                    ; Stuck at GND due to stuck port clock_enable ;
; datapath:dp|regfile:rf|rf~324                    ; Stuck at GND due to stuck port clock_enable ;
; datapath:dp|regfile:rf|rf~420                    ; Stuck at GND due to stuck port clock_enable ;
; datapath:dp|regfile:rf|rf~452                    ; Stuck at GND due to stuck port clock_enable ;
; datapath:dp|regfile:rf|rf~451                    ; Stuck at GND due to stuck port clock_enable ;
; datapath:dp|regfile:rf|rf~419                    ; Stuck at GND due to stuck port clock_enable ;
; datapath:dp|regfile:rf|rf~195                    ; Stuck at GND due to stuck port clock_enable ;
; datapath:dp|regfile:rf|rf~323                    ; Stuck at GND due to stuck port clock_enable ;
; datapath:dp|regfile:rf|rf~449                    ; Stuck at GND due to stuck port clock_enable ;
; datapath:dp|regfile:rf|rf~417                    ; Stuck at GND due to stuck port clock_enable ;
; datapath:dp|regfile:rf|rf~193                    ; Stuck at GND due to stuck port clock_enable ;
; datapath:dp|regfile:rf|rf~321                    ; Stuck at GND due to stuck port clock_enable ;
; datapath:dp|regfile:rf|rf~418                    ; Stuck at GND due to stuck port clock_enable ;
; datapath:dp|regfile:rf|rf~194                    ; Stuck at GND due to stuck port clock_enable ;
; datapath:dp|regfile:rf|rf~322                    ; Stuck at GND due to stuck port clock_enable ;
; datapath:dp|regfile:rf|rf~450                    ; Stuck at GND due to stuck port clock_enable ;
; datapath:dp|regfile:rf|rf~221                    ; Stuck at GND due to stuck port clock_enable ;
; datapath:dp|regfile:rf|rf~349                    ; Stuck at GND due to stuck port clock_enable ;
; datapath:dp|regfile:rf|rf~445                    ; Stuck at GND due to stuck port clock_enable ;
; datapath:dp|regfile:rf|rf~477                    ; Stuck at GND due to stuck port clock_enable ;
; datapath:dp|regfile:rf|rf~437                    ; Stuck at GND due to stuck port clock_enable ;
; datapath:dp|regfile:rf|rf~213                    ; Stuck at GND due to stuck port clock_enable ;
; datapath:dp|regfile:rf|rf~341                    ; Stuck at GND due to stuck port clock_enable ;
; datapath:dp|regfile:rf|rf~469                    ; Stuck at GND due to stuck port clock_enable ;
; datapath:dp|regfile:rf|rf~429                    ; Stuck at GND due to stuck port clock_enable ;
; datapath:dp|regfile:rf|rf~205                    ; Stuck at GND due to stuck port clock_enable ;
; datapath:dp|regfile:rf|rf~333                    ; Stuck at GND due to stuck port clock_enable ;
; datapath:dp|regfile:rf|rf~461                    ; Stuck at GND due to stuck port clock_enable ;
; datapath:dp|regfile:rf|rf~446                    ; Stuck at GND due to stuck port clock_enable ;
; datapath:dp|regfile:rf|rf~222                    ; Stuck at GND due to stuck port clock_enable ;
; datapath:dp|regfile:rf|rf~350                    ; Stuck at GND due to stuck port clock_enable ;
; datapath:dp|regfile:rf|rf~478                    ; Stuck at GND due to stuck port clock_enable ;
; datapath:dp|regfile:rf|rf~214                    ; Stuck at GND due to stuck port clock_enable ;
; datapath:dp|regfile:rf|rf~342                    ; Stuck at GND due to stuck port clock_enable ;
; datapath:dp|regfile:rf|rf~438                    ; Stuck at GND due to stuck port clock_enable ;
; datapath:dp|regfile:rf|rf~470                    ; Stuck at GND due to stuck port clock_enable ;
; datapath:dp|regfile:rf|rf~206                    ; Stuck at GND due to stuck port clock_enable ;
; datapath:dp|regfile:rf|rf~334                    ; Stuck at GND due to stuck port clock_enable ;
; datapath:dp|regfile:rf|rf~430                    ; Stuck at GND due to stuck port clock_enable ;
; datapath:dp|regfile:rf|rf~462                    ; Stuck at GND due to stuck port clock_enable ;
; datapath:dp|regfile:rf|rf~440                    ; Stuck at GND due to stuck port clock_enable ;
; datapath:dp|regfile:rf|rf~216                    ; Stuck at GND due to stuck port clock_enable ;
; datapath:dp|regfile:rf|rf~344                    ; Stuck at GND due to stuck port clock_enable ;
; datapath:dp|regfile:rf|rf~472                    ; Stuck at GND due to stuck port clock_enable ;
; datapath:dp|regfile:rf|rf~208                    ; Stuck at GND due to stuck port clock_enable ;
; datapath:dp|regfile:rf|rf~336                    ; Stuck at GND due to stuck port clock_enable ;
; datapath:dp|regfile:rf|rf~432                    ; Stuck at GND due to stuck port clock_enable ;
; datapath:dp|regfile:rf|rf~464                    ; Stuck at GND due to stuck port clock_enable ;
; datapath:dp|regfile:rf|rf~200                    ; Stuck at GND due to stuck port clock_enable ;
; datapath:dp|regfile:rf|rf~328                    ; Stuck at GND due to stuck port clock_enable ;
; datapath:dp|regfile:rf|rf~424                    ; Stuck at GND due to stuck port clock_enable ;
; datapath:dp|regfile:rf|rf~456                    ; Stuck at GND due to stuck port clock_enable ;
; datapath:dp|regfile:rf|rf~441                    ; Stuck at GND due to stuck port clock_enable ;
; datapath:dp|regfile:rf|rf~217                    ; Stuck at GND due to stuck port clock_enable ;
; datapath:dp|regfile:rf|rf~345                    ; Stuck at GND due to stuck port clock_enable ;
; datapath:dp|regfile:rf|rf~473                    ; Stuck at GND due to stuck port clock_enable ;
; datapath:dp|regfile:rf|rf~209                    ; Stuck at GND due to stuck port clock_enable ;
; datapath:dp|regfile:rf|rf~337                    ; Stuck at GND due to stuck port clock_enable ;
; datapath:dp|regfile:rf|rf~433                    ; Stuck at GND due to stuck port clock_enable ;
; datapath:dp|regfile:rf|rf~465                    ; Stuck at GND due to stuck port clock_enable ;
; datapath:dp|regfile:rf|rf~201                    ; Stuck at GND due to stuck port clock_enable ;
; datapath:dp|regfile:rf|rf~329                    ; Stuck at GND due to stuck port clock_enable ;
; datapath:dp|regfile:rf|rf~425                    ; Stuck at GND due to stuck port clock_enable ;
; datapath:dp|regfile:rf|rf~457                    ; Stuck at GND due to stuck port clock_enable ;
; datapath:dp|regfile:rf|rf~218                    ; Stuck at GND due to stuck port clock_enable ;
; datapath:dp|regfile:rf|rf~346                    ; Stuck at GND due to stuck port clock_enable ;
; datapath:dp|regfile:rf|rf~442                    ; Stuck at GND due to stuck port clock_enable ;
; datapath:dp|regfile:rf|rf~474                    ; Stuck at GND due to stuck port clock_enable ;
; datapath:dp|regfile:rf|rf~434                    ; Stuck at GND due to stuck port clock_enable ;
; datapath:dp|regfile:rf|rf~210                    ; Stuck at GND due to stuck port clock_enable ;
; datapath:dp|regfile:rf|rf~338                    ; Stuck at GND due to stuck port clock_enable ;
; datapath:dp|regfile:rf|rf~466                    ; Stuck at GND due to stuck port clock_enable ;
; datapath:dp|regfile:rf|rf~426                    ; Stuck at GND due to stuck port clock_enable ;
; datapath:dp|regfile:rf|rf~202                    ; Stuck at GND due to stuck port clock_enable ;
; datapath:dp|regfile:rf|rf~330                    ; Stuck at GND due to stuck port clock_enable ;
; datapath:dp|regfile:rf|rf~458                    ; Stuck at GND due to stuck port clock_enable ;
; datapath:dp|regfile:rf|rf~219                    ; Stuck at GND due to stuck port clock_enable ;
; datapath:dp|regfile:rf|rf~347                    ; Stuck at GND due to stuck port clock_enable ;
; datapath:dp|regfile:rf|rf~443                    ; Stuck at GND due to stuck port clock_enable ;
; datapath:dp|regfile:rf|rf~475                    ; Stuck at GND due to stuck port clock_enable ;
; datapath:dp|regfile:rf|rf~435                    ; Stuck at GND due to stuck port clock_enable ;
; datapath:dp|regfile:rf|rf~211                    ; Stuck at GND due to stuck port clock_enable ;
; datapath:dp|regfile:rf|rf~339                    ; Stuck at GND due to stuck port clock_enable ;
; datapath:dp|regfile:rf|rf~467                    ; Stuck at GND due to stuck port clock_enable ;
; datapath:dp|regfile:rf|rf~427                    ; Stuck at GND due to stuck port clock_enable ;
; datapath:dp|regfile:rf|rf~203                    ; Stuck at GND due to stuck port clock_enable ;
; datapath:dp|regfile:rf|rf~331                    ; Stuck at GND due to stuck port clock_enable ;
; datapath:dp|regfile:rf|rf~459                    ; Stuck at GND due to stuck port clock_enable ;
; datapath:dp|regfile:rf|rf~444                    ; Stuck at GND due to stuck port clock_enable ;
; datapath:dp|regfile:rf|rf~220                    ; Stuck at GND due to stuck port clock_enable ;
; datapath:dp|regfile:rf|rf~348                    ; Stuck at GND due to stuck port clock_enable ;
; datapath:dp|regfile:rf|rf~476                    ; Stuck at GND due to stuck port clock_enable ;
; datapath:dp|regfile:rf|rf~212                    ; Stuck at GND due to stuck port clock_enable ;
; datapath:dp|regfile:rf|rf~340                    ; Stuck at GND due to stuck port clock_enable ;
; datapath:dp|regfile:rf|rf~436                    ; Stuck at GND due to stuck port clock_enable ;
; datapath:dp|regfile:rf|rf~468                    ; Stuck at GND due to stuck port clock_enable ;
; datapath:dp|regfile:rf|rf~204                    ; Stuck at GND due to stuck port clock_enable ;
; datapath:dp|regfile:rf|rf~332                    ; Stuck at GND due to stuck port clock_enable ;
; datapath:dp|regfile:rf|rf~428                    ; Stuck at GND due to stuck port clock_enable ;
; datapath:dp|regfile:rf|rf~460                    ; Stuck at GND due to stuck port clock_enable ;
; Total Number of Removed Registers = 1664         ;                                             ;
+--------------------------------------------------+---------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 966   ;
; Number of registers using Synchronous Clear  ; 64    ;
; Number of registers using Synchronous Load   ; 30    ;
; Number of registers using Asynchronous Clear ; 36    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 900   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                    ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                          ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------+
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |arm|datapath:dp|dataMemory:outDataMemory|RAM[255][1]                               ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |arm|datapath:dp|dataMemory:outDataMemory|RAM[251][5]                               ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |arm|datapath:dp|dataMemory:outDataMemory|RAM[247][5]                               ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |arm|datapath:dp|dataMemory:outDataMemory|RAM[243][5]                               ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |arm|datapath:dp|dataMemory:outDataMemory|RAM[239][5]                               ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |arm|datapath:dp|dataMemory:outDataMemory|RAM[235][5]                               ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |arm|datapath:dp|dataMemory:outDataMemory|RAM[231][5]                               ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |arm|datapath:dp|dataMemory:outDataMemory|RAM[227][5]                               ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |arm|datapath:dp|dataMemory:outDataMemory|RAM[223][5]                               ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |arm|datapath:dp|dataMemory:outDataMemory|RAM[219][5]                               ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |arm|datapath:dp|dataMemory:outDataMemory|RAM[215][5]                               ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |arm|datapath:dp|dataMemory:outDataMemory|RAM[211][5]                               ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |arm|datapath:dp|dataMemory:outDataMemory|RAM[207][5]                               ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |arm|datapath:dp|dataMemory:outDataMemory|RAM[203][7]                               ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |arm|datapath:dp|dataMemory:outDataMemory|RAM[199][7]                               ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |arm|datapath:dp|dataMemory:outDataMemory|RAM[195][3]                               ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |arm|datapath:dp|dataMemory:outDataMemory|RAM[191][0]                               ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |arm|datapath:dp|dataMemory:outDataMemory|RAM[187][5]                               ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |arm|datapath:dp|dataMemory:outDataMemory|RAM[183][2]                               ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |arm|datapath:dp|dataMemory:outDataMemory|RAM[179][0]                               ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |arm|datapath:dp|dataMemory:outDataMemory|RAM[175][7]                               ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |arm|datapath:dp|dataMemory:outDataMemory|RAM[171][0]                               ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |arm|datapath:dp|dataMemory:outDataMemory|RAM[167][6]                               ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |arm|datapath:dp|dataMemory:outDataMemory|RAM[163][5]                               ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |arm|datapath:dp|dataMemory:outDataMemory|RAM[159][2]                               ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |arm|datapath:dp|dataMemory:outDataMemory|RAM[155][6]                               ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |arm|datapath:dp|dataMemory:outDataMemory|RAM[151][5]                               ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |arm|datapath:dp|dataMemory:outDataMemory|RAM[147][1]                               ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |arm|datapath:dp|dataMemory:outDataMemory|RAM[143][7]                               ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |arm|datapath:dp|dataMemory:outDataMemory|RAM[139][4]                               ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |arm|datapath:dp|dataMemory:outDataMemory|RAM[135][6]                               ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |arm|datapath:dp|dataMemory:outDataMemory|RAM[131][2]                               ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |arm|datapath:dp|dataMemory:outDataMemory|RAM[127][3]                               ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |arm|datapath:dp|dataMemory:outDataMemory|RAM[123][5]                               ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |arm|datapath:dp|dataMemory:outDataMemory|RAM[119][7]                               ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |arm|datapath:dp|dataMemory:outDataMemory|RAM[115][7]                               ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |arm|datapath:dp|dataMemory:outDataMemory|RAM[111][5]                               ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |arm|datapath:dp|dataMemory:outDataMemory|RAM[107][5]                               ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |arm|datapath:dp|dataMemory:outDataMemory|RAM[103][4]                               ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |arm|datapath:dp|dataMemory:outDataMemory|RAM[99][5]                                ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |arm|datapath:dp|dataMemory:outDataMemory|RAM[95][5]                                ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |arm|datapath:dp|dataMemory:outDataMemory|RAM[91][2]                                ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |arm|datapath:dp|dataMemory:outDataMemory|RAM[87][1]                                ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |arm|datapath:dp|dataMemory:outDataMemory|RAM[83][1]                                ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |arm|datapath:dp|dataMemory:outDataMemory|RAM[79][1]                                ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |arm|datapath:dp|dataMemory:outDataMemory|RAM[75][4]                                ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |arm|datapath:dp|dataMemory:outDataMemory|RAM[71][7]                                ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |arm|datapath:dp|dataMemory:outDataMemory|RAM[67][3]                                ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |arm|datapath:dp|dataMemory:outDataMemory|RAM[63][1]                                ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |arm|datapath:dp|dataMemory:outDataMemory|RAM[59][1]                                ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |arm|datapath:dp|dataMemory:outDataMemory|RAM[55][4]                                ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |arm|datapath:dp|dataMemory:outDataMemory|RAM[51][6]                                ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |arm|datapath:dp|dataMemory:outDataMemory|RAM[47][6]                                ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |arm|datapath:dp|dataMemory:outDataMemory|RAM[43][3]                                ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |arm|datapath:dp|dataMemory:outDataMemory|RAM[39][7]                                ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |arm|datapath:dp|dataMemory:outDataMemory|RAM[35][4]                                ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |arm|datapath:dp|dataMemory:outDataMemory|RAM[31][6]                                ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |arm|datapath:dp|dataMemory:outDataMemory|RAM[27][0]                                ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |arm|datapath:dp|dataMemory:outDataMemory|RAM[23][7]                                ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |arm|datapath:dp|dataMemory:outDataMemory|RAM[19][1]                                ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |arm|datapath:dp|dataMemory:outDataMemory|RAM[15][0]                                ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |arm|datapath:dp|dataMemory:outDataMemory|RAM[11][0]                                ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |arm|datapath:dp|dataMemory:outDataMemory|RAM[7][2]                                 ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |arm|datapath:dp|dataMemory:outDataMemory|RAM[3][3]                                 ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |arm|datapath:dp|mux2:srcbmux|y[14]                                                 ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |arm|datapath:dp|mux2:srcbmux|y[1]                                                  ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |arm|datapath:dp|mux2:srcbmux|y[5]                                                  ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |arm|datapath:dp|ALUConFlags:alu|ALUSinFlags:aluSinFlags|mux4a1:mux4|Mux30          ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |arm|datapath:dp|mux2:srcbmux|y[9]                                                  ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |arm|datapath:dp|mux2:srcbmux|y[10]                                                 ;
; 64:1               ; 8 bits    ; 336 LEs       ; 336 LEs              ; 0 LEs                  ; No         ; |arm|datapath:dp|dataMemory:outDataMemory|Mux63                                     ;
; 256:1              ; 3 bits    ; 510 LEs       ; 189 LEs              ; 321 LEs                ; No         ; |arm|mcuVGA:VGA|topController:topc|printChar:test|sprite:test|charMux:colorMux|Mux2 ;
; 43:1               ; 2 bits    ; 56 LEs        ; 56 LEs               ; 0 LEs                  ; No         ; |arm|mcuVGA:VGA|topController:topc|printChar:test|initialY[5]                       ;
; 57:1               ; 2 bits    ; 76 LEs        ; 76 LEs               ; 0 LEs                  ; No         ; |arm|mcuVGA:VGA|topController:topc|printChar:test|initialX[8]                       ;
; 60:1               ; 4 bits    ; 160 LEs       ; 160 LEs              ; 0 LEs                  ; No         ; |arm|mcuVGA:VGA|topController:topc|printChar:test|initialX[5]                       ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii32:ROM32|altsyncram:altsyncram_component|altsyncram_30f1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                             ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                              ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii33:ROM33|altsyncram:altsyncram_component|altsyncram_40f1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                             ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                              ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii34:ROM34|altsyncram:altsyncram_component|altsyncram_50f1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                             ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                              ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii35:ROM35|altsyncram:altsyncram_component|altsyncram_60f1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                             ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                              ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii36:ROM36|altsyncram:altsyncram_component|altsyncram_70f1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                             ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                              ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii37:ROM37|altsyncram:altsyncram_component|altsyncram_80f1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                             ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                              ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii38:ROM38|altsyncram:altsyncram_component|altsyncram_90f1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                             ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                              ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii39:ROM39|altsyncram:altsyncram_component|altsyncram_ste1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                             ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                              ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii40:ROM40|altsyncram:altsyncram_component|altsyncram_20f1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                             ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                              ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii41:ROM41|altsyncram:altsyncram_component|altsyncram_a0f1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                             ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                              ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii42:ROM42|altsyncram:altsyncram_component|altsyncram_b0f1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                             ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                              ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii43:ROM43|altsyncram:altsyncram_component|altsyncram_c0f1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                             ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                              ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii44:ROM44|altsyncram:altsyncram_component|altsyncram_d0f1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                             ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                              ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii45:ROM45|altsyncram:altsyncram_component|altsyncram_e0f1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                             ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                              ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii46:ROM46|altsyncram:altsyncram_component|altsyncram_f0f1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                             ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                              ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii47:ROM47|altsyncram:altsyncram_component|altsyncram_g0f1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                             ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                              ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii48:ROM48|altsyncram:altsyncram_component|altsyncram_h0f1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                             ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                              ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii49:ROM49|altsyncram:altsyncram_component|altsyncram_i0f1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                             ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                              ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii50:ROM50|altsyncram:altsyncram_component|altsyncram_j0f1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                             ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                              ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii51:ROM51|altsyncram:altsyncram_component|altsyncram_k0f1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                             ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                              ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii52:ROM52|altsyncram:altsyncram_component|altsyncram_l0f1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                             ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                              ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii53:ROM53|altsyncram:altsyncram_component|altsyncram_m0f1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                             ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                              ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii54:ROM54|altsyncram:altsyncram_component|altsyncram_n0f1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                             ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                              ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii55:ROM55|altsyncram:altsyncram_component|altsyncram_o0f1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                             ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                              ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii56:ROM56|altsyncram:altsyncram_component|altsyncram_p0f1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                             ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                              ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii57:ROM57|altsyncram:altsyncram_component|altsyncram_q0f1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                             ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                              ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii58:ROM58|altsyncram:altsyncram_component|altsyncram_r0f1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                             ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                              ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii59:ROM59|altsyncram:altsyncram_component|altsyncram_s0f1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                             ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                              ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii60:ROM60|altsyncram:altsyncram_component|altsyncram_t0f1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                             ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                              ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii61:ROM61|altsyncram:altsyncram_component|altsyncram_u0f1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                             ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                              ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii62:ROM62|altsyncram:altsyncram_component|altsyncram_v0f1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                             ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                              ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii63:ROM63|altsyncram:altsyncram_component|altsyncram_01f1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                             ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                              ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii64:ROM64|altsyncram:altsyncram_component|altsyncram_11f1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                             ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                              ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii65:ROM65|altsyncram:altsyncram_component|altsyncram_s2f1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                             ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                              ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii66:ROM66|altsyncram:altsyncram_component|altsyncram_21f1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                             ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                              ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii67:ROM67|altsyncram:altsyncram_component|altsyncram_31f1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                             ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                              ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii68:ROM68|altsyncram:altsyncram_component|altsyncram_41f1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                             ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                              ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii69:ROM69|altsyncram:altsyncram_component|altsyncram_51f1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                             ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                              ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii70:ROM70|altsyncram:altsyncram_component|altsyncram_61f1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                             ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                              ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii71:ROM71|altsyncram:altsyncram_component|altsyncram_71f1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                             ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                              ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii72:ROM72|altsyncram:altsyncram_component|altsyncram_t2f1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                             ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                              ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii73:ROM73|altsyncram:altsyncram_component|altsyncram_81f1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                             ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                              ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii74:ROM74|altsyncram:altsyncram_component|altsyncram_91f1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                             ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                              ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii75:ROM75|altsyncram:altsyncram_component|altsyncram_a1f1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                             ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                              ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii76:ROM76|altsyncram:altsyncram_component|altsyncram_u2f1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                             ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                              ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii77:ROM77|altsyncram:altsyncram_component|altsyncram_b1f1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                             ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                              ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii78:ROM78|altsyncram:altsyncram_component|altsyncram_c1f1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                             ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                              ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii79:ROM79|altsyncram:altsyncram_component|altsyncram_v2f1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                             ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                              ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii80:ROM80|altsyncram:altsyncram_component|altsyncram_d1f1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                             ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                              ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii81:ROM81|altsyncram:altsyncram_component|altsyncram_e1f1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                             ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                              ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii82:ROM82|altsyncram:altsyncram_component|altsyncram_f1f1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                             ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                              ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii83:ROM83|altsyncram:altsyncram_component|altsyncram_g1f1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                             ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                              ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii84:ROM84|altsyncram:altsyncram_component|altsyncram_h1f1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                             ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                              ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii85:ROM85|altsyncram:altsyncram_component|altsyncram_i1f1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                             ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                              ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii86:ROM86|altsyncram:altsyncram_component|altsyncram_j1f1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                             ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                              ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii87:ROM87|altsyncram:altsyncram_component|altsyncram_k1f1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                             ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                              ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii88:ROM88|altsyncram:altsyncram_component|altsyncram_l1f1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                             ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                              ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii89:ROM89|altsyncram:altsyncram_component|altsyncram_m1f1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                             ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                              ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii90:ROM90|altsyncram:altsyncram_component|altsyncram_n1f1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                             ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                              ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii91:ROM91|altsyncram:altsyncram_component|altsyncram_o1f1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                             ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                              ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii92:ROM92|altsyncram:altsyncram_component|altsyncram_p1f1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                             ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                              ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii93:ROM93|altsyncram:altsyncram_component|altsyncram_q1f1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                             ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                              ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii94:ROM94|altsyncram:altsyncram_component|altsyncram_r1f1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                             ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                              ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii95:ROM95|altsyncram:altsyncram_component|altsyncram_s1f1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                             ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                              ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii96:ROM96|altsyncram:altsyncram_component|altsyncram_t1f1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                             ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                              ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii97:ROM97|altsyncram:altsyncram_component|altsyncram_u1f1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                             ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                              ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii98:ROM98|altsyncram:altsyncram_component|altsyncram_v1f1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                             ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                              ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii99:ROM99|altsyncram:altsyncram_component|altsyncram_02f1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                             ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                              ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii100:ROM100|altsyncram:altsyncram_component|altsyncram_12f1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                               ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii101:ROM101|altsyncram:altsyncram_component|altsyncram_22f1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                               ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii102:ROM102|altsyncram:altsyncram_component|altsyncram_32f1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                               ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii103:ROM103|altsyncram:altsyncram_component|altsyncram_42f1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                               ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii104:ROM104|altsyncram:altsyncram_component|altsyncram_52f1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                               ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii105:ROM105|altsyncram:altsyncram_component|altsyncram_62f1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                               ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii106:ROM106|altsyncram:altsyncram_component|altsyncram_72f1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                               ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii107:ROM107|altsyncram:altsyncram_component|altsyncram_82f1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                               ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii108:ROM108|altsyncram:altsyncram_component|altsyncram_92f1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                               ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii109:ROM109|altsyncram:altsyncram_component|altsyncram_a2f1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                               ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii110:ROM110|altsyncram:altsyncram_component|altsyncram_b2f1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                               ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii111:ROM111|altsyncram:altsyncram_component|altsyncram_c2f1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                               ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii112:ROM112|altsyncram:altsyncram_component|altsyncram_d2f1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                               ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii113:ROM113|altsyncram:altsyncram_component|altsyncram_e2f1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                               ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii114:ROM114|altsyncram:altsyncram_component|altsyncram_f2f1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                               ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii115:ROM115|altsyncram:altsyncram_component|altsyncram_g2f1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                               ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii116:ROM116|altsyncram:altsyncram_component|altsyncram_h2f1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                               ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii117:ROM117|altsyncram:altsyncram_component|altsyncram_i2f1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                               ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii118:ROM118|altsyncram:altsyncram_component|altsyncram_j2f1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                               ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii119:ROM119|altsyncram:altsyncram_component|altsyncram_k2f1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                               ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii120:ROM120|altsyncram:altsyncram_component|altsyncram_l2f1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                               ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii121:ROM121|altsyncram:altsyncram_component|altsyncram_m2f1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                               ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii122:ROM122|altsyncram:altsyncram_component|altsyncram_n2f1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                               ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii123:ROM123|altsyncram:altsyncram_component|altsyncram_o2f1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                               ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii124:ROM124|altsyncram:altsyncram_component|altsyncram_p2f1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                               ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii125:ROM125|altsyncram:altsyncram_component|altsyncram_q2f1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                               ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii126:ROM126|altsyncram:altsyncram_component|altsyncram_r2f1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                               ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: controller:c|conditionalLogic:cl|flopenr:flagreg1 ;
+----------------+-------+-----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                  ;
+----------------+-------+-----------------------------------------------------------------------+
; WIDTH          ; 2     ; Signed Integer                                                        ;
+----------------+-------+-----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: controller:c|conditionalLogic:cl|flopenr:flagreg0 ;
+----------------+-------+-----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                  ;
+----------------+-------+-----------------------------------------------------------------------+
; WIDTH          ; 2     ; Signed Integer                                                        ;
+----------------+-------+-----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datapath:dp|mux2:pcmux ;
+----------------+-------+--------------------------------------------+
; Parameter Name ; Value ; Type                                       ;
+----------------+-------+--------------------------------------------+
; WIDTH          ; 32    ; Signed Integer                             ;
+----------------+-------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datapath:dp|flopr:pcreg ;
+----------------+-------+---------------------------------------------+
; Parameter Name ; Value ; Type                                        ;
+----------------+-------+---------------------------------------------+
; WIDTH          ; 32    ; Signed Integer                              ;
+----------------+-------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datapath:dp|adder:pcadd1 ;
+----------------+-------+----------------------------------------------+
; Parameter Name ; Value ; Type                                         ;
+----------------+-------+----------------------------------------------+
; WIDTH          ; 32    ; Signed Integer                               ;
+----------------+-------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datapath:dp|adder:pcadd2 ;
+----------------+-------+----------------------------------------------+
; Parameter Name ; Value ; Type                                         ;
+----------------+-------+----------------------------------------------+
; WIDTH          ; 32    ; Signed Integer                               ;
+----------------+-------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datapath:dp|mux2:ra1mux ;
+----------------+-------+---------------------------------------------+
; Parameter Name ; Value ; Type                                        ;
+----------------+-------+---------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                              ;
+----------------+-------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datapath:dp|mux2:ra2mux ;
+----------------+-------+---------------------------------------------+
; Parameter Name ; Value ; Type                                        ;
+----------------+-------+---------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                              ;
+----------------+-------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datapath:dp|mux2:srcbmux ;
+----------------+-------+----------------------------------------------+
; Parameter Name ; Value ; Type                                         ;
+----------------+-------+----------------------------------------------+
; WIDTH          ; 32    ; Signed Integer                               ;
+----------------+-------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datapath:dp|ALUConFlags:alu ;
+----------------+-------+-------------------------------------------------+
; Parameter Name ; Value ; Type                                            ;
+----------------+-------+-------------------------------------------------+
; n              ; 32    ; Signed Integer                                  ;
+----------------+-------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datapath:dp|ALUConFlags:alu|ALUSinFlags:aluSinFlags ;
+----------------+-------+-------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                    ;
+----------------+-------+-------------------------------------------------------------------------+
; N              ; 32    ; Signed Integer                                                          ;
+----------------+-------+-------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datapath:dp|ALUConFlags:alu|ALUSinFlags:aluSinFlags|mux2:mux2 ;
+----------------+-------+-----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------+
; WIDTH          ; 32    ; Signed Integer                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datapath:dp|ALUConFlags:alu|ALUSinFlags:aluSinFlags|adderWithCarry:adderALU ;
+----------------+-------+-------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------+
; N              ; 32    ; Signed Integer                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datapath:dp|ALUConFlags:alu|ALUSinFlags:aluSinFlags|xorGate:xorAlu ;
+----------------+-------+----------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------+
; N              ; 32    ; Signed Integer                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datapath:dp|ALUConFlags:alu|ALUSinFlags:aluSinFlags|inv:invAlu ;
+----------------+-------+------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------+
; N              ; 32    ; Signed Integer                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datapath:dp|ALUConFlags:alu|ALUSinFlags:aluSinFlags|mux4a1:mux4 ;
+----------------+-------+-------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------+
; WIDTH          ; 32    ; Signed Integer                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datapath:dp|mux2:resmux ;
+----------------+-------+---------------------------------------------+
; Parameter Name ; Value ; Type                                        ;
+----------------+-------+---------------------------------------------+
; WIDTH          ; 32    ; Signed Integer                              ;
+----------------+-------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii32:ROM32|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                    ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                 ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                              ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                            ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                          ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                 ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                                                 ;
; WIDTH_A                            ; 3                    ; Signed Integer                                                                          ;
; WIDTHAD_A                          ; 10                   ; Signed Integer                                                                          ;
; NUMWORDS_A                         ; 1024                 ; Signed Integer                                                                          ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                                                                 ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                 ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                 ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                 ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                 ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                 ;
; WIDTH_B                            ; 1                    ; Untyped                                                                                 ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                                 ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                                 ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                 ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                 ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                 ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                 ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                 ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                 ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                 ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                 ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                 ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                 ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                 ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                          ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                 ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                 ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                 ;
; INIT_FILE                          ; 32.mif               ; Untyped                                                                                 ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                 ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                 ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                 ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                 ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                 ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                 ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                                 ;
; CBXI_PARAMETER                     ; altsyncram_30f1      ; Untyped                                                                                 ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii33:ROM33|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                    ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                 ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                              ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                            ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                          ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                 ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                                                 ;
; WIDTH_A                            ; 3                    ; Signed Integer                                                                          ;
; WIDTHAD_A                          ; 10                   ; Signed Integer                                                                          ;
; NUMWORDS_A                         ; 1024                 ; Signed Integer                                                                          ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                                                                 ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                 ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                 ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                 ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                 ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                 ;
; WIDTH_B                            ; 1                    ; Untyped                                                                                 ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                                 ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                                 ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                 ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                 ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                 ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                 ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                 ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                 ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                 ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                 ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                 ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                 ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                 ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                          ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                 ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                 ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                 ;
; INIT_FILE                          ; 33.mif               ; Untyped                                                                                 ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                 ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                 ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                 ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                 ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                 ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                 ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                                 ;
; CBXI_PARAMETER                     ; altsyncram_40f1      ; Untyped                                                                                 ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii34:ROM34|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                    ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                 ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                              ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                            ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                          ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                 ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                                                 ;
; WIDTH_A                            ; 3                    ; Signed Integer                                                                          ;
; WIDTHAD_A                          ; 10                   ; Signed Integer                                                                          ;
; NUMWORDS_A                         ; 1024                 ; Signed Integer                                                                          ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                                                                 ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                 ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                 ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                 ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                 ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                 ;
; WIDTH_B                            ; 1                    ; Untyped                                                                                 ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                                 ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                                 ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                 ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                 ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                 ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                 ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                 ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                 ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                 ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                 ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                 ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                 ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                 ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                          ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                 ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                 ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                 ;
; INIT_FILE                          ; 34.mif               ; Untyped                                                                                 ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                 ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                 ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                 ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                 ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                 ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                 ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                                 ;
; CBXI_PARAMETER                     ; altsyncram_50f1      ; Untyped                                                                                 ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii35:ROM35|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                    ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                 ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                              ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                            ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                          ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                 ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                                                 ;
; WIDTH_A                            ; 3                    ; Signed Integer                                                                          ;
; WIDTHAD_A                          ; 10                   ; Signed Integer                                                                          ;
; NUMWORDS_A                         ; 1024                 ; Signed Integer                                                                          ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                                                                 ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                 ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                 ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                 ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                 ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                 ;
; WIDTH_B                            ; 1                    ; Untyped                                                                                 ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                                 ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                                 ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                 ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                 ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                 ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                 ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                 ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                 ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                 ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                 ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                 ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                 ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                 ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                          ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                 ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                 ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                 ;
; INIT_FILE                          ; 35.mif               ; Untyped                                                                                 ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                 ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                 ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                 ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                 ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                 ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                 ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                                 ;
; CBXI_PARAMETER                     ; altsyncram_60f1      ; Untyped                                                                                 ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii36:ROM36|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                    ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                 ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                              ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                            ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                          ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                 ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                                                 ;
; WIDTH_A                            ; 3                    ; Signed Integer                                                                          ;
; WIDTHAD_A                          ; 10                   ; Signed Integer                                                                          ;
; NUMWORDS_A                         ; 1024                 ; Signed Integer                                                                          ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                                                                 ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                 ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                 ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                 ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                 ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                 ;
; WIDTH_B                            ; 1                    ; Untyped                                                                                 ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                                 ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                                 ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                 ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                 ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                 ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                 ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                 ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                 ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                 ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                 ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                 ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                 ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                 ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                          ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                 ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                 ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                 ;
; INIT_FILE                          ; 36.mif               ; Untyped                                                                                 ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                 ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                 ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                 ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                 ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                 ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                 ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                                 ;
; CBXI_PARAMETER                     ; altsyncram_70f1      ; Untyped                                                                                 ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii37:ROM37|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                    ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                 ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                              ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                            ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                          ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                 ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                                                 ;
; WIDTH_A                            ; 3                    ; Signed Integer                                                                          ;
; WIDTHAD_A                          ; 10                   ; Signed Integer                                                                          ;
; NUMWORDS_A                         ; 1024                 ; Signed Integer                                                                          ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                                                                 ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                 ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                 ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                 ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                 ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                 ;
; WIDTH_B                            ; 1                    ; Untyped                                                                                 ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                                 ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                                 ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                 ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                 ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                 ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                 ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                 ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                 ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                 ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                 ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                 ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                 ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                 ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                          ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                 ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                 ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                 ;
; INIT_FILE                          ; 37.mif               ; Untyped                                                                                 ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                 ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                 ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                 ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                 ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                 ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                 ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                                 ;
; CBXI_PARAMETER                     ; altsyncram_80f1      ; Untyped                                                                                 ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii38:ROM38|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                    ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                 ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                              ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                            ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                          ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                 ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                                                 ;
; WIDTH_A                            ; 3                    ; Signed Integer                                                                          ;
; WIDTHAD_A                          ; 10                   ; Signed Integer                                                                          ;
; NUMWORDS_A                         ; 1024                 ; Signed Integer                                                                          ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                                                                 ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                 ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                 ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                 ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                 ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                 ;
; WIDTH_B                            ; 1                    ; Untyped                                                                                 ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                                 ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                                 ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                 ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                 ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                 ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                 ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                 ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                 ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                 ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                 ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                 ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                 ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                 ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                          ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                 ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                 ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                 ;
; INIT_FILE                          ; 38.mif               ; Untyped                                                                                 ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                 ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                 ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                 ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                 ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                 ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                 ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                                 ;
; CBXI_PARAMETER                     ; altsyncram_90f1      ; Untyped                                                                                 ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii39:ROM39|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                    ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                 ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                              ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                            ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                          ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                 ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                                                 ;
; WIDTH_A                            ; 8                    ; Signed Integer                                                                          ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                                                                          ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                                                                          ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                                                                 ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                 ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                 ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                 ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                 ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                 ;
; WIDTH_B                            ; 1                    ; Untyped                                                                                 ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                                 ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                                 ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                 ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                 ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                 ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                 ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                 ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                 ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                 ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                 ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                 ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                 ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                 ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                          ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                 ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                 ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                 ;
; INIT_FILE                          ; 39.mif               ; Untyped                                                                                 ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                 ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                 ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                 ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                 ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                 ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                 ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                                 ;
; CBXI_PARAMETER                     ; altsyncram_ste1      ; Untyped                                                                                 ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii40:ROM40|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                    ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                 ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                              ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                            ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                          ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                 ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                                                 ;
; WIDTH_A                            ; 3                    ; Signed Integer                                                                          ;
; WIDTHAD_A                          ; 10                   ; Signed Integer                                                                          ;
; NUMWORDS_A                         ; 1024                 ; Signed Integer                                                                          ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                                                                 ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                 ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                 ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                 ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                 ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                 ;
; WIDTH_B                            ; 1                    ; Untyped                                                                                 ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                                 ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                                 ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                 ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                 ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                 ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                 ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                 ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                 ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                 ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                 ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                 ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                 ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                 ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                          ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                 ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                 ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                 ;
; INIT_FILE                          ; 40.mif               ; Untyped                                                                                 ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                 ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                 ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                 ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                 ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                 ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                 ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                                 ;
; CBXI_PARAMETER                     ; altsyncram_20f1      ; Untyped                                                                                 ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii41:ROM41|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                    ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                 ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                              ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                            ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                          ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                 ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                                                 ;
; WIDTH_A                            ; 3                    ; Signed Integer                                                                          ;
; WIDTHAD_A                          ; 10                   ; Signed Integer                                                                          ;
; NUMWORDS_A                         ; 1024                 ; Signed Integer                                                                          ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                                                                 ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                 ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                 ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                 ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                 ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                 ;
; WIDTH_B                            ; 1                    ; Untyped                                                                                 ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                                 ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                                 ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                 ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                 ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                 ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                 ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                 ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                 ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                 ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                 ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                 ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                 ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                 ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                          ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                 ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                 ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                 ;
; INIT_FILE                          ; 41.mif               ; Untyped                                                                                 ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                 ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                 ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                 ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                 ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                 ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                 ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                                 ;
; CBXI_PARAMETER                     ; altsyncram_a0f1      ; Untyped                                                                                 ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii42:ROM42|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                    ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                 ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                              ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                            ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                          ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                 ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                                                 ;
; WIDTH_A                            ; 3                    ; Signed Integer                                                                          ;
; WIDTHAD_A                          ; 10                   ; Signed Integer                                                                          ;
; NUMWORDS_A                         ; 1024                 ; Signed Integer                                                                          ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                                                                 ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                 ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                 ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                 ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                 ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                 ;
; WIDTH_B                            ; 1                    ; Untyped                                                                                 ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                                 ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                                 ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                 ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                 ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                 ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                 ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                 ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                 ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                 ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                 ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                 ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                 ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                 ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                          ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                 ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                 ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                 ;
; INIT_FILE                          ; 42.mif               ; Untyped                                                                                 ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                 ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                 ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                 ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                 ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                 ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                 ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                                 ;
; CBXI_PARAMETER                     ; altsyncram_b0f1      ; Untyped                                                                                 ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii43:ROM43|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                    ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                 ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                              ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                            ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                          ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                 ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                                                 ;
; WIDTH_A                            ; 3                    ; Signed Integer                                                                          ;
; WIDTHAD_A                          ; 10                   ; Signed Integer                                                                          ;
; NUMWORDS_A                         ; 1024                 ; Signed Integer                                                                          ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                                                                 ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                 ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                 ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                 ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                 ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                 ;
; WIDTH_B                            ; 1                    ; Untyped                                                                                 ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                                 ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                                 ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                 ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                 ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                 ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                 ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                 ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                 ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                 ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                 ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                 ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                 ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                 ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                          ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                 ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                 ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                 ;
; INIT_FILE                          ; 43.mif               ; Untyped                                                                                 ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                 ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                 ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                 ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                 ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                 ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                 ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                                 ;
; CBXI_PARAMETER                     ; altsyncram_c0f1      ; Untyped                                                                                 ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii44:ROM44|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                    ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                 ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                              ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                            ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                          ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                 ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                                                 ;
; WIDTH_A                            ; 3                    ; Signed Integer                                                                          ;
; WIDTHAD_A                          ; 10                   ; Signed Integer                                                                          ;
; NUMWORDS_A                         ; 1024                 ; Signed Integer                                                                          ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                                                                 ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                 ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                 ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                 ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                 ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                 ;
; WIDTH_B                            ; 1                    ; Untyped                                                                                 ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                                 ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                                 ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                 ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                 ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                 ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                 ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                 ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                 ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                 ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                 ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                 ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                 ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                 ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                          ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                 ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                 ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                 ;
; INIT_FILE                          ; 44.mif               ; Untyped                                                                                 ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                 ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                 ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                 ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                 ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                 ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                 ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                                 ;
; CBXI_PARAMETER                     ; altsyncram_d0f1      ; Untyped                                                                                 ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii45:ROM45|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                    ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                 ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                              ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                            ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                          ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                 ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                                                 ;
; WIDTH_A                            ; 3                    ; Signed Integer                                                                          ;
; WIDTHAD_A                          ; 10                   ; Signed Integer                                                                          ;
; NUMWORDS_A                         ; 1024                 ; Signed Integer                                                                          ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                                                                 ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                 ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                 ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                 ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                 ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                 ;
; WIDTH_B                            ; 1                    ; Untyped                                                                                 ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                                 ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                                 ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                 ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                 ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                 ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                 ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                 ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                 ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                 ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                 ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                 ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                 ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                 ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                          ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                 ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                 ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                 ;
; INIT_FILE                          ; 45.mif               ; Untyped                                                                                 ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                 ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                 ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                 ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                 ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                 ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                 ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                                 ;
; CBXI_PARAMETER                     ; altsyncram_e0f1      ; Untyped                                                                                 ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii46:ROM46|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                    ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                 ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                              ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                            ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                          ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                 ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                                                 ;
; WIDTH_A                            ; 3                    ; Signed Integer                                                                          ;
; WIDTHAD_A                          ; 10                   ; Signed Integer                                                                          ;
; NUMWORDS_A                         ; 1024                 ; Signed Integer                                                                          ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                                                                 ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                 ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                 ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                 ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                 ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                 ;
; WIDTH_B                            ; 1                    ; Untyped                                                                                 ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                                 ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                                 ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                 ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                 ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                 ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                 ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                 ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                 ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                 ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                 ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                 ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                 ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                 ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                          ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                 ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                 ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                 ;
; INIT_FILE                          ; 46.mif               ; Untyped                                                                                 ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                 ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                 ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                 ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                 ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                 ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                 ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                                 ;
; CBXI_PARAMETER                     ; altsyncram_f0f1      ; Untyped                                                                                 ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii47:ROM47|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                    ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                 ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                              ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                            ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                          ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                 ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                                                 ;
; WIDTH_A                            ; 3                    ; Signed Integer                                                                          ;
; WIDTHAD_A                          ; 10                   ; Signed Integer                                                                          ;
; NUMWORDS_A                         ; 1024                 ; Signed Integer                                                                          ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                                                                 ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                 ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                 ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                 ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                 ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                 ;
; WIDTH_B                            ; 1                    ; Untyped                                                                                 ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                                 ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                                 ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                 ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                 ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                 ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                 ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                 ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                 ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                 ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                 ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                 ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                 ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                 ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                          ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                 ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                 ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                 ;
; INIT_FILE                          ; 47.mif               ; Untyped                                                                                 ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                 ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                 ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                 ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                 ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                 ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                 ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                                 ;
; CBXI_PARAMETER                     ; altsyncram_g0f1      ; Untyped                                                                                 ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii48:ROM48|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                    ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                 ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                              ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                            ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                          ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                 ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                                                 ;
; WIDTH_A                            ; 3                    ; Signed Integer                                                                          ;
; WIDTHAD_A                          ; 10                   ; Signed Integer                                                                          ;
; NUMWORDS_A                         ; 1024                 ; Signed Integer                                                                          ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                                                                 ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                 ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                 ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                 ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                 ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                 ;
; WIDTH_B                            ; 1                    ; Untyped                                                                                 ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                                 ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                                 ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                 ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                 ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                 ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                 ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                 ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                 ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                 ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                 ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                 ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                 ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                 ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                          ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                 ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                 ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                 ;
; INIT_FILE                          ; 48.mif               ; Untyped                                                                                 ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                 ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                 ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                 ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                 ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                 ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                 ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                                 ;
; CBXI_PARAMETER                     ; altsyncram_h0f1      ; Untyped                                                                                 ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii49:ROM49|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                    ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                 ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                              ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                            ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                          ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                 ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                                                 ;
; WIDTH_A                            ; 3                    ; Signed Integer                                                                          ;
; WIDTHAD_A                          ; 10                   ; Signed Integer                                                                          ;
; NUMWORDS_A                         ; 1024                 ; Signed Integer                                                                          ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                                                                 ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                 ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                 ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                 ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                 ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                 ;
; WIDTH_B                            ; 1                    ; Untyped                                                                                 ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                                 ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                                 ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                 ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                 ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                 ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                 ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                 ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                 ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                 ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                 ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                 ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                 ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                 ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                          ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                 ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                 ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                 ;
; INIT_FILE                          ; 49.mif               ; Untyped                                                                                 ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                 ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                 ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                 ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                 ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                 ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                 ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                                 ;
; CBXI_PARAMETER                     ; altsyncram_i0f1      ; Untyped                                                                                 ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii50:ROM50|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                    ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                 ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                              ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                            ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                          ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                 ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                                                 ;
; WIDTH_A                            ; 3                    ; Signed Integer                                                                          ;
; WIDTHAD_A                          ; 10                   ; Signed Integer                                                                          ;
; NUMWORDS_A                         ; 1024                 ; Signed Integer                                                                          ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                                                                 ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                 ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                 ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                 ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                 ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                 ;
; WIDTH_B                            ; 1                    ; Untyped                                                                                 ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                                 ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                                 ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                 ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                 ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                 ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                 ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                 ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                 ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                 ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                 ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                 ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                 ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                 ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                          ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                 ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                 ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                 ;
; INIT_FILE                          ; 50.mif               ; Untyped                                                                                 ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                 ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                 ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                 ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                 ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                 ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                 ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                                 ;
; CBXI_PARAMETER                     ; altsyncram_j0f1      ; Untyped                                                                                 ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii51:ROM51|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                    ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                 ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                              ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                            ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                          ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                 ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                                                 ;
; WIDTH_A                            ; 3                    ; Signed Integer                                                                          ;
; WIDTHAD_A                          ; 10                   ; Signed Integer                                                                          ;
; NUMWORDS_A                         ; 1024                 ; Signed Integer                                                                          ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                                                                 ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                 ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                 ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                 ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                 ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                 ;
; WIDTH_B                            ; 1                    ; Untyped                                                                                 ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                                 ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                                 ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                 ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                 ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                 ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                 ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                 ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                 ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                 ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                 ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                 ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                 ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                 ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                          ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                 ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                 ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                 ;
; INIT_FILE                          ; 51.mif               ; Untyped                                                                                 ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                 ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                 ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                 ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                 ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                 ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                 ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                                 ;
; CBXI_PARAMETER                     ; altsyncram_k0f1      ; Untyped                                                                                 ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii52:ROM52|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                    ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                 ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                              ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                            ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                          ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                 ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                                                 ;
; WIDTH_A                            ; 3                    ; Signed Integer                                                                          ;
; WIDTHAD_A                          ; 10                   ; Signed Integer                                                                          ;
; NUMWORDS_A                         ; 1024                 ; Signed Integer                                                                          ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                                                                 ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                 ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                 ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                 ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                 ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                 ;
; WIDTH_B                            ; 1                    ; Untyped                                                                                 ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                                 ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                                 ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                 ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                 ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                 ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                 ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                 ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                 ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                 ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                 ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                 ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                 ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                 ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                          ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                 ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                 ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                 ;
; INIT_FILE                          ; 52.mif               ; Untyped                                                                                 ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                 ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                 ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                 ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                 ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                 ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                 ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                                 ;
; CBXI_PARAMETER                     ; altsyncram_l0f1      ; Untyped                                                                                 ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii53:ROM53|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                    ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                 ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                              ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                            ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                          ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                 ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                                                 ;
; WIDTH_A                            ; 3                    ; Signed Integer                                                                          ;
; WIDTHAD_A                          ; 10                   ; Signed Integer                                                                          ;
; NUMWORDS_A                         ; 1024                 ; Signed Integer                                                                          ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                                                                 ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                 ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                 ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                 ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                 ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                 ;
; WIDTH_B                            ; 1                    ; Untyped                                                                                 ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                                 ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                                 ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                 ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                 ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                 ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                 ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                 ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                 ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                 ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                 ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                 ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                 ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                 ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                          ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                 ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                 ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                 ;
; INIT_FILE                          ; 53.mif               ; Untyped                                                                                 ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                 ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                 ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                 ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                 ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                 ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                 ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                                 ;
; CBXI_PARAMETER                     ; altsyncram_m0f1      ; Untyped                                                                                 ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii54:ROM54|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                    ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                 ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                              ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                            ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                          ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                 ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                                                 ;
; WIDTH_A                            ; 3                    ; Signed Integer                                                                          ;
; WIDTHAD_A                          ; 10                   ; Signed Integer                                                                          ;
; NUMWORDS_A                         ; 1024                 ; Signed Integer                                                                          ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                                                                 ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                 ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                 ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                 ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                 ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                 ;
; WIDTH_B                            ; 1                    ; Untyped                                                                                 ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                                 ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                                 ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                 ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                 ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                 ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                 ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                 ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                 ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                 ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                 ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                 ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                 ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                 ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                          ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                 ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                 ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                 ;
; INIT_FILE                          ; 54.mif               ; Untyped                                                                                 ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                 ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                 ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                 ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                 ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                 ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                 ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                                 ;
; CBXI_PARAMETER                     ; altsyncram_n0f1      ; Untyped                                                                                 ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii55:ROM55|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                    ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                 ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                              ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                            ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                          ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                 ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                                                 ;
; WIDTH_A                            ; 3                    ; Signed Integer                                                                          ;
; WIDTHAD_A                          ; 10                   ; Signed Integer                                                                          ;
; NUMWORDS_A                         ; 1024                 ; Signed Integer                                                                          ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                                                                 ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                 ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                 ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                 ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                 ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                 ;
; WIDTH_B                            ; 1                    ; Untyped                                                                                 ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                                 ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                                 ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                 ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                 ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                 ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                 ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                 ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                 ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                 ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                 ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                 ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                 ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                 ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                          ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                 ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                 ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                 ;
; INIT_FILE                          ; 55.mif               ; Untyped                                                                                 ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                 ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                 ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                 ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                 ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                 ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                 ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                                 ;
; CBXI_PARAMETER                     ; altsyncram_o0f1      ; Untyped                                                                                 ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii56:ROM56|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                    ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                 ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                              ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                            ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                          ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                 ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                                                 ;
; WIDTH_A                            ; 3                    ; Signed Integer                                                                          ;
; WIDTHAD_A                          ; 10                   ; Signed Integer                                                                          ;
; NUMWORDS_A                         ; 1024                 ; Signed Integer                                                                          ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                                                                 ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                 ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                 ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                 ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                 ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                 ;
; WIDTH_B                            ; 1                    ; Untyped                                                                                 ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                                 ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                                 ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                 ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                 ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                 ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                 ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                 ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                 ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                 ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                 ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                 ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                 ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                 ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                          ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                 ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                 ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                 ;
; INIT_FILE                          ; 56.mif               ; Untyped                                                                                 ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                 ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                 ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                 ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                 ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                 ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                 ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                                 ;
; CBXI_PARAMETER                     ; altsyncram_p0f1      ; Untyped                                                                                 ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii57:ROM57|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                    ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                 ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                              ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                            ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                          ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                 ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                                                 ;
; WIDTH_A                            ; 3                    ; Signed Integer                                                                          ;
; WIDTHAD_A                          ; 10                   ; Signed Integer                                                                          ;
; NUMWORDS_A                         ; 1024                 ; Signed Integer                                                                          ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                                                                 ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                 ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                 ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                 ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                 ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                 ;
; WIDTH_B                            ; 1                    ; Untyped                                                                                 ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                                 ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                                 ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                 ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                 ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                 ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                 ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                 ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                 ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                 ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                 ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                 ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                 ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                 ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                          ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                 ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                 ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                 ;
; INIT_FILE                          ; 57.mif               ; Untyped                                                                                 ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                 ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                 ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                 ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                 ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                 ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                 ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                                 ;
; CBXI_PARAMETER                     ; altsyncram_q0f1      ; Untyped                                                                                 ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii58:ROM58|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                    ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                 ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                              ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                            ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                          ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                 ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                                                 ;
; WIDTH_A                            ; 3                    ; Signed Integer                                                                          ;
; WIDTHAD_A                          ; 10                   ; Signed Integer                                                                          ;
; NUMWORDS_A                         ; 1024                 ; Signed Integer                                                                          ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                                                                 ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                 ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                 ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                 ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                 ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                 ;
; WIDTH_B                            ; 1                    ; Untyped                                                                                 ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                                 ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                                 ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                 ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                 ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                 ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                 ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                 ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                 ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                 ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                 ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                 ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                 ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                 ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                          ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                 ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                 ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                 ;
; INIT_FILE                          ; 58.mif               ; Untyped                                                                                 ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                 ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                 ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                 ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                 ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                 ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                 ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                                 ;
; CBXI_PARAMETER                     ; altsyncram_r0f1      ; Untyped                                                                                 ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii59:ROM59|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                    ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                 ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                              ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                            ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                          ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                 ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                                                 ;
; WIDTH_A                            ; 3                    ; Signed Integer                                                                          ;
; WIDTHAD_A                          ; 10                   ; Signed Integer                                                                          ;
; NUMWORDS_A                         ; 1024                 ; Signed Integer                                                                          ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                                                                 ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                 ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                 ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                 ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                 ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                 ;
; WIDTH_B                            ; 1                    ; Untyped                                                                                 ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                                 ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                                 ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                 ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                 ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                 ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                 ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                 ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                 ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                 ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                 ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                 ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                 ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                 ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                          ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                 ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                 ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                 ;
; INIT_FILE                          ; 59.mif               ; Untyped                                                                                 ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                 ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                 ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                 ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                 ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                 ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                 ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                                 ;
; CBXI_PARAMETER                     ; altsyncram_s0f1      ; Untyped                                                                                 ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii60:ROM60|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                    ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                 ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                              ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                            ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                          ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                 ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                                                 ;
; WIDTH_A                            ; 3                    ; Signed Integer                                                                          ;
; WIDTHAD_A                          ; 10                   ; Signed Integer                                                                          ;
; NUMWORDS_A                         ; 1024                 ; Signed Integer                                                                          ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                                                                 ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                 ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                 ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                 ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                 ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                 ;
; WIDTH_B                            ; 1                    ; Untyped                                                                                 ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                                 ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                                 ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                 ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                 ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                 ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                 ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                 ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                 ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                 ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                 ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                 ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                 ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                 ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                          ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                 ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                 ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                 ;
; INIT_FILE                          ; 60.mif               ; Untyped                                                                                 ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                 ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                 ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                 ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                 ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                 ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                 ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                                 ;
; CBXI_PARAMETER                     ; altsyncram_t0f1      ; Untyped                                                                                 ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii61:ROM61|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                    ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                 ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                              ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                            ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                          ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                 ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                                                 ;
; WIDTH_A                            ; 3                    ; Signed Integer                                                                          ;
; WIDTHAD_A                          ; 10                   ; Signed Integer                                                                          ;
; NUMWORDS_A                         ; 1024                 ; Signed Integer                                                                          ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                                                                 ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                 ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                 ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                 ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                 ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                 ;
; WIDTH_B                            ; 1                    ; Untyped                                                                                 ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                                 ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                                 ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                 ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                 ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                 ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                 ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                 ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                 ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                 ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                 ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                 ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                 ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                 ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                          ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                 ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                 ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                 ;
; INIT_FILE                          ; 61.mif               ; Untyped                                                                                 ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                 ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                 ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                 ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                 ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                 ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                 ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                                 ;
; CBXI_PARAMETER                     ; altsyncram_u0f1      ; Untyped                                                                                 ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii62:ROM62|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                    ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                 ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                              ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                            ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                          ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                 ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                                                 ;
; WIDTH_A                            ; 3                    ; Signed Integer                                                                          ;
; WIDTHAD_A                          ; 10                   ; Signed Integer                                                                          ;
; NUMWORDS_A                         ; 1024                 ; Signed Integer                                                                          ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                                                                 ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                 ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                 ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                 ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                 ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                 ;
; WIDTH_B                            ; 1                    ; Untyped                                                                                 ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                                 ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                                 ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                 ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                 ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                 ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                 ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                 ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                 ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                 ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                 ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                 ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                 ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                 ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                          ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                 ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                 ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                 ;
; INIT_FILE                          ; 62.mif               ; Untyped                                                                                 ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                 ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                 ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                 ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                 ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                 ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                 ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                                 ;
; CBXI_PARAMETER                     ; altsyncram_v0f1      ; Untyped                                                                                 ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii63:ROM63|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                    ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                 ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                              ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                            ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                          ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                 ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                                                 ;
; WIDTH_A                            ; 3                    ; Signed Integer                                                                          ;
; WIDTHAD_A                          ; 10                   ; Signed Integer                                                                          ;
; NUMWORDS_A                         ; 1024                 ; Signed Integer                                                                          ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                                                                 ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                 ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                 ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                 ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                 ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                 ;
; WIDTH_B                            ; 1                    ; Untyped                                                                                 ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                                 ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                                 ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                 ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                 ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                 ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                 ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                 ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                 ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                 ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                 ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                 ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                 ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                 ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                          ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                 ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                 ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                 ;
; INIT_FILE                          ; 63.mif               ; Untyped                                                                                 ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                 ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                 ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                 ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                 ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                 ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                 ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                                 ;
; CBXI_PARAMETER                     ; altsyncram_01f1      ; Untyped                                                                                 ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii64:ROM64|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                    ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                 ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                              ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                            ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                          ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                 ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                                                 ;
; WIDTH_A                            ; 3                    ; Signed Integer                                                                          ;
; WIDTHAD_A                          ; 10                   ; Signed Integer                                                                          ;
; NUMWORDS_A                         ; 1024                 ; Signed Integer                                                                          ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                                                                 ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                 ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                 ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                 ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                 ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                 ;
; WIDTH_B                            ; 1                    ; Untyped                                                                                 ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                                 ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                                 ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                 ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                 ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                 ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                 ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                 ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                 ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                 ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                 ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                 ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                 ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                 ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                          ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                 ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                 ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                 ;
; INIT_FILE                          ; 64.mif               ; Untyped                                                                                 ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                 ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                 ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                 ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                 ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                 ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                 ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                                 ;
; CBXI_PARAMETER                     ; altsyncram_11f1      ; Untyped                                                                                 ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii65:ROM65|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                    ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                 ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                              ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                            ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                          ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                 ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                                                 ;
; WIDTH_A                            ; 3                    ; Signed Integer                                                                          ;
; WIDTHAD_A                          ; 10                   ; Signed Integer                                                                          ;
; NUMWORDS_A                         ; 1024                 ; Signed Integer                                                                          ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                                                                 ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                 ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                 ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                 ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                 ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                 ;
; WIDTH_B                            ; 1                    ; Untyped                                                                                 ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                                 ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                                 ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                 ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                 ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                 ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                 ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                 ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                 ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                 ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                 ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                 ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                 ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                 ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                          ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                 ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                 ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                 ;
; INIT_FILE                          ; 65.mif               ; Untyped                                                                                 ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                 ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                 ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                 ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                 ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                 ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                 ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                                 ;
; CBXI_PARAMETER                     ; altsyncram_s2f1      ; Untyped                                                                                 ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii66:ROM66|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                    ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                 ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                              ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                            ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                          ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                 ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                                                 ;
; WIDTH_A                            ; 3                    ; Signed Integer                                                                          ;
; WIDTHAD_A                          ; 10                   ; Signed Integer                                                                          ;
; NUMWORDS_A                         ; 1024                 ; Signed Integer                                                                          ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                                                                 ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                 ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                 ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                 ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                 ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                 ;
; WIDTH_B                            ; 1                    ; Untyped                                                                                 ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                                 ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                                 ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                 ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                 ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                 ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                 ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                 ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                 ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                 ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                 ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                 ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                 ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                 ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                          ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                 ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                 ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                 ;
; INIT_FILE                          ; 66.mif               ; Untyped                                                                                 ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                 ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                 ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                 ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                 ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                 ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                 ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                                 ;
; CBXI_PARAMETER                     ; altsyncram_21f1      ; Untyped                                                                                 ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii67:ROM67|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                    ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                 ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                              ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                            ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                          ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                 ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                                                 ;
; WIDTH_A                            ; 3                    ; Signed Integer                                                                          ;
; WIDTHAD_A                          ; 10                   ; Signed Integer                                                                          ;
; NUMWORDS_A                         ; 1024                 ; Signed Integer                                                                          ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                                                                 ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                 ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                 ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                 ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                 ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                 ;
; WIDTH_B                            ; 1                    ; Untyped                                                                                 ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                                 ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                                 ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                 ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                 ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                 ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                 ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                 ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                 ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                 ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                 ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                 ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                 ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                 ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                          ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                 ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                 ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                 ;
; INIT_FILE                          ; 67.mif               ; Untyped                                                                                 ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                 ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                 ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                 ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                 ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                 ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                 ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                                 ;
; CBXI_PARAMETER                     ; altsyncram_31f1      ; Untyped                                                                                 ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii68:ROM68|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                    ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                 ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                              ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                            ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                          ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                 ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                                                 ;
; WIDTH_A                            ; 3                    ; Signed Integer                                                                          ;
; WIDTHAD_A                          ; 10                   ; Signed Integer                                                                          ;
; NUMWORDS_A                         ; 1024                 ; Signed Integer                                                                          ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                                                                 ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                 ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                 ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                 ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                 ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                 ;
; WIDTH_B                            ; 1                    ; Untyped                                                                                 ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                                 ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                                 ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                 ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                 ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                 ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                 ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                 ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                 ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                 ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                 ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                 ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                 ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                 ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                          ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                 ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                 ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                 ;
; INIT_FILE                          ; 68.mif               ; Untyped                                                                                 ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                 ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                 ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                 ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                 ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                 ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                 ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                                 ;
; CBXI_PARAMETER                     ; altsyncram_41f1      ; Untyped                                                                                 ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii69:ROM69|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                    ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                 ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                              ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                            ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                          ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                 ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                                                 ;
; WIDTH_A                            ; 3                    ; Signed Integer                                                                          ;
; WIDTHAD_A                          ; 10                   ; Signed Integer                                                                          ;
; NUMWORDS_A                         ; 1024                 ; Signed Integer                                                                          ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                                                                 ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                 ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                 ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                 ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                 ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                 ;
; WIDTH_B                            ; 1                    ; Untyped                                                                                 ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                                 ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                                 ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                 ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                 ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                 ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                 ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                 ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                 ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                 ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                 ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                 ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                 ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                 ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                          ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                 ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                 ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                 ;
; INIT_FILE                          ; 69.mif               ; Untyped                                                                                 ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                 ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                 ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                 ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                 ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                 ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                 ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                                 ;
; CBXI_PARAMETER                     ; altsyncram_51f1      ; Untyped                                                                                 ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii70:ROM70|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                    ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                 ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                              ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                            ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                          ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                 ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                                                 ;
; WIDTH_A                            ; 3                    ; Signed Integer                                                                          ;
; WIDTHAD_A                          ; 10                   ; Signed Integer                                                                          ;
; NUMWORDS_A                         ; 1024                 ; Signed Integer                                                                          ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                                                                 ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                 ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                 ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                 ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                 ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                 ;
; WIDTH_B                            ; 1                    ; Untyped                                                                                 ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                                 ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                                 ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                 ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                 ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                 ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                 ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                 ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                 ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                 ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                 ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                 ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                 ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                 ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                          ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                 ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                 ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                 ;
; INIT_FILE                          ; 70.mif               ; Untyped                                                                                 ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                 ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                 ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                 ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                 ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                 ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                 ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                                 ;
; CBXI_PARAMETER                     ; altsyncram_61f1      ; Untyped                                                                                 ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii71:ROM71|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                    ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                 ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                              ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                            ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                          ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                 ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                                                 ;
; WIDTH_A                            ; 3                    ; Signed Integer                                                                          ;
; WIDTHAD_A                          ; 10                   ; Signed Integer                                                                          ;
; NUMWORDS_A                         ; 1024                 ; Signed Integer                                                                          ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                                                                 ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                 ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                 ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                 ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                 ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                 ;
; WIDTH_B                            ; 1                    ; Untyped                                                                                 ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                                 ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                                 ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                 ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                 ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                 ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                 ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                 ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                 ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                 ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                 ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                 ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                 ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                 ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                          ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                 ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                 ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                 ;
; INIT_FILE                          ; 71.mif               ; Untyped                                                                                 ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                 ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                 ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                 ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                 ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                 ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                 ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                                 ;
; CBXI_PARAMETER                     ; altsyncram_71f1      ; Untyped                                                                                 ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii72:ROM72|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                    ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                 ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                              ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                            ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                          ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                 ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                                                 ;
; WIDTH_A                            ; 3                    ; Signed Integer                                                                          ;
; WIDTHAD_A                          ; 10                   ; Signed Integer                                                                          ;
; NUMWORDS_A                         ; 1024                 ; Signed Integer                                                                          ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                                                                 ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                 ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                 ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                 ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                 ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                 ;
; WIDTH_B                            ; 1                    ; Untyped                                                                                 ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                                 ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                                 ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                 ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                 ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                 ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                 ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                 ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                 ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                 ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                 ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                 ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                 ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                 ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                          ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                 ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                 ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                 ;
; INIT_FILE                          ; 72.mif               ; Untyped                                                                                 ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                 ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                 ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                 ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                 ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                 ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                 ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                                 ;
; CBXI_PARAMETER                     ; altsyncram_t2f1      ; Untyped                                                                                 ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii73:ROM73|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                    ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                 ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                              ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                            ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                          ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                 ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                                                 ;
; WIDTH_A                            ; 3                    ; Signed Integer                                                                          ;
; WIDTHAD_A                          ; 10                   ; Signed Integer                                                                          ;
; NUMWORDS_A                         ; 1024                 ; Signed Integer                                                                          ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                                                                 ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                 ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                 ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                 ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                 ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                 ;
; WIDTH_B                            ; 1                    ; Untyped                                                                                 ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                                 ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                                 ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                 ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                 ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                 ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                 ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                 ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                 ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                 ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                 ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                 ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                 ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                 ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                          ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                 ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                 ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                 ;
; INIT_FILE                          ; 73.mif               ; Untyped                                                                                 ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                 ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                 ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                 ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                 ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                 ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                 ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                                 ;
; CBXI_PARAMETER                     ; altsyncram_81f1      ; Untyped                                                                                 ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii74:ROM74|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                    ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                 ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                              ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                            ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                          ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                 ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                                                 ;
; WIDTH_A                            ; 3                    ; Signed Integer                                                                          ;
; WIDTHAD_A                          ; 10                   ; Signed Integer                                                                          ;
; NUMWORDS_A                         ; 1024                 ; Signed Integer                                                                          ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                                                                 ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                 ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                 ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                 ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                 ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                 ;
; WIDTH_B                            ; 1                    ; Untyped                                                                                 ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                                 ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                                 ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                 ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                 ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                 ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                 ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                 ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                 ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                 ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                 ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                 ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                 ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                 ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                          ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                 ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                 ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                 ;
; INIT_FILE                          ; 74.mif               ; Untyped                                                                                 ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                 ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                 ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                 ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                 ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                 ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                 ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                                 ;
; CBXI_PARAMETER                     ; altsyncram_91f1      ; Untyped                                                                                 ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii75:ROM75|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                    ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                 ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                              ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                            ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                          ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                 ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                                                 ;
; WIDTH_A                            ; 3                    ; Signed Integer                                                                          ;
; WIDTHAD_A                          ; 10                   ; Signed Integer                                                                          ;
; NUMWORDS_A                         ; 1024                 ; Signed Integer                                                                          ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                                                                 ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                 ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                 ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                 ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                 ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                 ;
; WIDTH_B                            ; 1                    ; Untyped                                                                                 ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                                 ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                                 ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                 ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                 ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                 ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                 ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                 ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                 ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                 ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                 ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                 ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                 ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                 ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                          ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                 ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                 ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                 ;
; INIT_FILE                          ; 75.mif               ; Untyped                                                                                 ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                 ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                 ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                 ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                 ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                 ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                 ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                                 ;
; CBXI_PARAMETER                     ; altsyncram_a1f1      ; Untyped                                                                                 ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii76:ROM76|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                    ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                 ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                              ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                            ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                          ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                 ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                                                 ;
; WIDTH_A                            ; 3                    ; Signed Integer                                                                          ;
; WIDTHAD_A                          ; 10                   ; Signed Integer                                                                          ;
; NUMWORDS_A                         ; 1024                 ; Signed Integer                                                                          ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                                                                 ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                 ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                 ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                 ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                 ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                 ;
; WIDTH_B                            ; 1                    ; Untyped                                                                                 ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                                 ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                                 ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                 ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                 ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                 ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                 ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                 ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                 ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                 ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                 ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                 ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                 ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                 ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                          ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                 ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                 ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                 ;
; INIT_FILE                          ; 76.mif               ; Untyped                                                                                 ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                 ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                 ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                 ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                 ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                 ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                 ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                                 ;
; CBXI_PARAMETER                     ; altsyncram_u2f1      ; Untyped                                                                                 ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii77:ROM77|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                    ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                 ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                              ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                            ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                          ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                 ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                                                 ;
; WIDTH_A                            ; 3                    ; Signed Integer                                                                          ;
; WIDTHAD_A                          ; 10                   ; Signed Integer                                                                          ;
; NUMWORDS_A                         ; 1024                 ; Signed Integer                                                                          ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                                                                 ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                 ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                 ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                 ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                 ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                 ;
; WIDTH_B                            ; 1                    ; Untyped                                                                                 ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                                 ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                                 ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                 ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                 ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                 ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                 ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                 ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                 ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                 ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                 ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                 ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                 ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                 ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                          ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                 ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                 ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                 ;
; INIT_FILE                          ; 77.mif               ; Untyped                                                                                 ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                 ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                 ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                 ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                 ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                 ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                 ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                                 ;
; CBXI_PARAMETER                     ; altsyncram_b1f1      ; Untyped                                                                                 ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii78:ROM78|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                    ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                 ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                              ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                            ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                          ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                 ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                                                 ;
; WIDTH_A                            ; 3                    ; Signed Integer                                                                          ;
; WIDTHAD_A                          ; 10                   ; Signed Integer                                                                          ;
; NUMWORDS_A                         ; 1024                 ; Signed Integer                                                                          ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                                                                 ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                 ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                 ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                 ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                 ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                 ;
; WIDTH_B                            ; 1                    ; Untyped                                                                                 ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                                 ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                                 ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                 ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                 ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                 ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                 ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                 ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                 ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                 ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                 ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                 ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                 ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                 ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                          ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                 ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                 ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                 ;
; INIT_FILE                          ; 78.mif               ; Untyped                                                                                 ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                 ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                 ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                 ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                 ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                 ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                 ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                                 ;
; CBXI_PARAMETER                     ; altsyncram_c1f1      ; Untyped                                                                                 ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii79:ROM79|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                    ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                 ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                              ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                            ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                          ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                 ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                                                 ;
; WIDTH_A                            ; 3                    ; Signed Integer                                                                          ;
; WIDTHAD_A                          ; 10                   ; Signed Integer                                                                          ;
; NUMWORDS_A                         ; 1024                 ; Signed Integer                                                                          ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                                                                 ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                 ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                 ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                 ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                 ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                 ;
; WIDTH_B                            ; 1                    ; Untyped                                                                                 ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                                 ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                                 ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                 ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                 ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                 ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                 ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                 ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                 ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                 ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                 ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                 ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                 ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                 ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                          ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                 ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                 ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                 ;
; INIT_FILE                          ; 79.mif               ; Untyped                                                                                 ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                 ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                 ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                 ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                 ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                 ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                 ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                                 ;
; CBXI_PARAMETER                     ; altsyncram_v2f1      ; Untyped                                                                                 ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii80:ROM80|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                    ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                 ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                              ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                            ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                          ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                 ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                                                 ;
; WIDTH_A                            ; 3                    ; Signed Integer                                                                          ;
; WIDTHAD_A                          ; 10                   ; Signed Integer                                                                          ;
; NUMWORDS_A                         ; 1024                 ; Signed Integer                                                                          ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                                                                 ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                 ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                 ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                 ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                 ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                 ;
; WIDTH_B                            ; 1                    ; Untyped                                                                                 ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                                 ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                                 ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                 ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                 ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                 ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                 ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                 ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                 ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                 ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                 ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                 ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                 ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                 ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                          ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                 ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                 ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                 ;
; INIT_FILE                          ; 80.mif               ; Untyped                                                                                 ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                 ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                 ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                 ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                 ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                 ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                 ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                                 ;
; CBXI_PARAMETER                     ; altsyncram_d1f1      ; Untyped                                                                                 ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii81:ROM81|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                    ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                 ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                              ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                            ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                          ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                 ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                                                 ;
; WIDTH_A                            ; 3                    ; Signed Integer                                                                          ;
; WIDTHAD_A                          ; 10                   ; Signed Integer                                                                          ;
; NUMWORDS_A                         ; 1024                 ; Signed Integer                                                                          ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                                                                 ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                 ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                 ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                 ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                 ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                 ;
; WIDTH_B                            ; 1                    ; Untyped                                                                                 ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                                 ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                                 ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                 ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                 ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                 ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                 ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                 ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                 ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                 ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                 ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                 ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                 ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                 ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                          ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                 ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                 ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                 ;
; INIT_FILE                          ; 81.mif               ; Untyped                                                                                 ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                 ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                 ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                 ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                 ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                 ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                 ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                                 ;
; CBXI_PARAMETER                     ; altsyncram_e1f1      ; Untyped                                                                                 ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii82:ROM82|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                    ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                 ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                              ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                            ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                          ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                 ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                                                 ;
; WIDTH_A                            ; 3                    ; Signed Integer                                                                          ;
; WIDTHAD_A                          ; 10                   ; Signed Integer                                                                          ;
; NUMWORDS_A                         ; 1024                 ; Signed Integer                                                                          ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                                                                 ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                 ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                 ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                 ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                 ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                 ;
; WIDTH_B                            ; 1                    ; Untyped                                                                                 ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                                 ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                                 ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                 ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                 ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                 ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                 ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                 ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                 ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                 ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                 ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                 ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                 ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                 ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                          ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                 ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                 ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                 ;
; INIT_FILE                          ; 82.mif               ; Untyped                                                                                 ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                 ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                 ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                 ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                 ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                 ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                 ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                                 ;
; CBXI_PARAMETER                     ; altsyncram_f1f1      ; Untyped                                                                                 ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii83:ROM83|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                    ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                 ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                              ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                            ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                          ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                 ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                                                 ;
; WIDTH_A                            ; 3                    ; Signed Integer                                                                          ;
; WIDTHAD_A                          ; 10                   ; Signed Integer                                                                          ;
; NUMWORDS_A                         ; 1024                 ; Signed Integer                                                                          ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                                                                 ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                 ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                 ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                 ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                 ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                 ;
; WIDTH_B                            ; 1                    ; Untyped                                                                                 ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                                 ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                                 ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                 ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                 ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                 ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                 ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                 ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                 ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                 ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                 ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                 ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                 ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                 ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                          ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                 ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                 ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                 ;
; INIT_FILE                          ; 83.mif               ; Untyped                                                                                 ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                 ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                 ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                 ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                 ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                 ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                 ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                                 ;
; CBXI_PARAMETER                     ; altsyncram_g1f1      ; Untyped                                                                                 ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii84:ROM84|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                    ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                 ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                              ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                            ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                          ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                 ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                                                 ;
; WIDTH_A                            ; 3                    ; Signed Integer                                                                          ;
; WIDTHAD_A                          ; 10                   ; Signed Integer                                                                          ;
; NUMWORDS_A                         ; 1024                 ; Signed Integer                                                                          ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                                                                 ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                 ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                 ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                 ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                 ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                 ;
; WIDTH_B                            ; 1                    ; Untyped                                                                                 ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                                 ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                                 ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                 ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                 ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                 ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                 ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                 ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                 ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                 ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                 ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                 ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                 ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                 ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                          ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                 ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                 ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                 ;
; INIT_FILE                          ; 84.mif               ; Untyped                                                                                 ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                 ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                 ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                 ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                 ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                 ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                 ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                                 ;
; CBXI_PARAMETER                     ; altsyncram_h1f1      ; Untyped                                                                                 ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii85:ROM85|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                    ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                 ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                              ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                            ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                          ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                 ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                                                 ;
; WIDTH_A                            ; 3                    ; Signed Integer                                                                          ;
; WIDTHAD_A                          ; 10                   ; Signed Integer                                                                          ;
; NUMWORDS_A                         ; 1024                 ; Signed Integer                                                                          ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                                                                 ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                 ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                 ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                 ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                 ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                 ;
; WIDTH_B                            ; 1                    ; Untyped                                                                                 ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                                 ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                                 ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                 ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                 ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                 ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                 ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                 ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                 ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                 ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                 ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                 ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                 ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                 ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                          ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                 ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                 ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                 ;
; INIT_FILE                          ; 85.mif               ; Untyped                                                                                 ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                 ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                 ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                 ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                 ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                 ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                 ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                                 ;
; CBXI_PARAMETER                     ; altsyncram_i1f1      ; Untyped                                                                                 ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii86:ROM86|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                    ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                 ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                              ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                            ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                          ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                 ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                                                 ;
; WIDTH_A                            ; 3                    ; Signed Integer                                                                          ;
; WIDTHAD_A                          ; 10                   ; Signed Integer                                                                          ;
; NUMWORDS_A                         ; 1024                 ; Signed Integer                                                                          ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                                                                 ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                 ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                 ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                 ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                 ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                 ;
; WIDTH_B                            ; 1                    ; Untyped                                                                                 ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                                 ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                                 ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                 ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                 ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                 ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                 ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                 ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                 ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                 ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                 ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                 ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                 ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                 ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                          ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                 ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                 ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                 ;
; INIT_FILE                          ; 86.mif               ; Untyped                                                                                 ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                 ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                 ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                 ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                 ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                 ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                 ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                                 ;
; CBXI_PARAMETER                     ; altsyncram_j1f1      ; Untyped                                                                                 ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii87:ROM87|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                    ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                 ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                              ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                            ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                          ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                 ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                                                 ;
; WIDTH_A                            ; 3                    ; Signed Integer                                                                          ;
; WIDTHAD_A                          ; 10                   ; Signed Integer                                                                          ;
; NUMWORDS_A                         ; 1024                 ; Signed Integer                                                                          ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                                                                 ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                 ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                 ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                 ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                 ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                 ;
; WIDTH_B                            ; 1                    ; Untyped                                                                                 ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                                 ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                                 ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                 ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                 ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                 ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                 ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                 ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                 ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                 ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                 ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                 ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                 ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                 ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                          ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                 ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                 ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                 ;
; INIT_FILE                          ; 87.mif               ; Untyped                                                                                 ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                 ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                 ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                 ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                 ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                 ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                 ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                                 ;
; CBXI_PARAMETER                     ; altsyncram_k1f1      ; Untyped                                                                                 ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii88:ROM88|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                    ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                 ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                              ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                            ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                          ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                 ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                                                 ;
; WIDTH_A                            ; 3                    ; Signed Integer                                                                          ;
; WIDTHAD_A                          ; 10                   ; Signed Integer                                                                          ;
; NUMWORDS_A                         ; 1024                 ; Signed Integer                                                                          ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                                                                 ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                 ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                 ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                 ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                 ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                 ;
; WIDTH_B                            ; 1                    ; Untyped                                                                                 ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                                 ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                                 ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                 ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                 ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                 ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                 ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                 ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                 ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                 ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                 ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                 ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                 ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                 ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                          ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                 ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                 ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                 ;
; INIT_FILE                          ; 88.mif               ; Untyped                                                                                 ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                 ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                 ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                 ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                 ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                 ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                 ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                                 ;
; CBXI_PARAMETER                     ; altsyncram_l1f1      ; Untyped                                                                                 ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii89:ROM89|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                    ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                 ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                              ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                            ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                          ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                 ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                                                 ;
; WIDTH_A                            ; 3                    ; Signed Integer                                                                          ;
; WIDTHAD_A                          ; 10                   ; Signed Integer                                                                          ;
; NUMWORDS_A                         ; 1024                 ; Signed Integer                                                                          ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                                                                 ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                 ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                 ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                 ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                 ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                 ;
; WIDTH_B                            ; 1                    ; Untyped                                                                                 ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                                 ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                                 ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                 ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                 ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                 ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                 ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                 ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                 ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                 ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                 ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                 ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                 ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                 ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                          ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                 ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                 ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                 ;
; INIT_FILE                          ; 89.mif               ; Untyped                                                                                 ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                 ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                 ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                 ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                 ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                 ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                 ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                                 ;
; CBXI_PARAMETER                     ; altsyncram_m1f1      ; Untyped                                                                                 ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii90:ROM90|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                    ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                 ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                              ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                            ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                          ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                 ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                                                 ;
; WIDTH_A                            ; 3                    ; Signed Integer                                                                          ;
; WIDTHAD_A                          ; 10                   ; Signed Integer                                                                          ;
; NUMWORDS_A                         ; 1024                 ; Signed Integer                                                                          ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                                                                 ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                 ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                 ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                 ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                 ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                 ;
; WIDTH_B                            ; 1                    ; Untyped                                                                                 ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                                 ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                                 ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                 ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                 ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                 ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                 ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                 ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                 ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                 ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                 ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                 ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                 ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                 ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                          ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                 ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                 ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                 ;
; INIT_FILE                          ; 90.mif               ; Untyped                                                                                 ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                 ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                 ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                 ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                 ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                 ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                 ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                                 ;
; CBXI_PARAMETER                     ; altsyncram_n1f1      ; Untyped                                                                                 ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii91:ROM91|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                    ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                 ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                              ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                            ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                          ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                 ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                                                 ;
; WIDTH_A                            ; 3                    ; Signed Integer                                                                          ;
; WIDTHAD_A                          ; 10                   ; Signed Integer                                                                          ;
; NUMWORDS_A                         ; 1024                 ; Signed Integer                                                                          ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                                                                 ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                 ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                 ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                 ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                 ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                 ;
; WIDTH_B                            ; 1                    ; Untyped                                                                                 ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                                 ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                                 ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                 ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                 ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                 ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                 ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                 ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                 ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                 ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                 ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                 ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                 ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                 ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                          ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                 ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                 ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                 ;
; INIT_FILE                          ; 91.mif               ; Untyped                                                                                 ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                 ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                 ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                 ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                 ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                 ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                 ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                                 ;
; CBXI_PARAMETER                     ; altsyncram_o1f1      ; Untyped                                                                                 ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii92:ROM92|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                    ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                 ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                              ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                            ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                          ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                 ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                                                 ;
; WIDTH_A                            ; 3                    ; Signed Integer                                                                          ;
; WIDTHAD_A                          ; 10                   ; Signed Integer                                                                          ;
; NUMWORDS_A                         ; 1024                 ; Signed Integer                                                                          ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                                                                 ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                 ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                 ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                 ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                 ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                 ;
; WIDTH_B                            ; 1                    ; Untyped                                                                                 ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                                 ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                                 ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                 ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                 ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                 ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                 ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                 ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                 ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                 ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                 ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                 ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                 ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                 ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                          ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                 ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                 ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                 ;
; INIT_FILE                          ; 92.mif               ; Untyped                                                                                 ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                 ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                 ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                 ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                 ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                 ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                 ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                                 ;
; CBXI_PARAMETER                     ; altsyncram_p1f1      ; Untyped                                                                                 ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii93:ROM93|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                    ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                 ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                              ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                            ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                          ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                 ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                                                 ;
; WIDTH_A                            ; 3                    ; Signed Integer                                                                          ;
; WIDTHAD_A                          ; 10                   ; Signed Integer                                                                          ;
; NUMWORDS_A                         ; 1024                 ; Signed Integer                                                                          ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                                                                 ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                 ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                 ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                 ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                 ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                 ;
; WIDTH_B                            ; 1                    ; Untyped                                                                                 ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                                 ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                                 ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                 ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                 ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                 ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                 ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                 ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                 ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                 ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                 ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                 ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                 ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                 ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                          ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                 ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                 ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                 ;
; INIT_FILE                          ; 93.mif               ; Untyped                                                                                 ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                 ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                 ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                 ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                 ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                 ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                 ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                                 ;
; CBXI_PARAMETER                     ; altsyncram_q1f1      ; Untyped                                                                                 ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii94:ROM94|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                    ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                 ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                              ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                            ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                          ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                 ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                                                 ;
; WIDTH_A                            ; 3                    ; Signed Integer                                                                          ;
; WIDTHAD_A                          ; 10                   ; Signed Integer                                                                          ;
; NUMWORDS_A                         ; 1024                 ; Signed Integer                                                                          ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                                                                 ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                 ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                 ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                 ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                 ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                 ;
; WIDTH_B                            ; 1                    ; Untyped                                                                                 ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                                 ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                                 ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                 ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                 ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                 ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                 ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                 ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                 ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                 ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                 ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                 ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                 ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                 ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                          ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                 ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                 ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                 ;
; INIT_FILE                          ; 94.mif               ; Untyped                                                                                 ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                 ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                 ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                 ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                 ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                 ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                 ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                                 ;
; CBXI_PARAMETER                     ; altsyncram_r1f1      ; Untyped                                                                                 ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii95:ROM95|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                    ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                 ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                              ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                            ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                          ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                 ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                                                 ;
; WIDTH_A                            ; 3                    ; Signed Integer                                                                          ;
; WIDTHAD_A                          ; 10                   ; Signed Integer                                                                          ;
; NUMWORDS_A                         ; 1024                 ; Signed Integer                                                                          ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                                                                 ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                 ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                 ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                 ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                 ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                 ;
; WIDTH_B                            ; 1                    ; Untyped                                                                                 ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                                 ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                                 ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                 ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                 ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                 ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                 ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                 ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                 ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                 ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                 ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                 ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                 ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                 ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                          ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                 ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                 ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                 ;
; INIT_FILE                          ; 95.mif               ; Untyped                                                                                 ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                 ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                 ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                 ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                 ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                 ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                 ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                                 ;
; CBXI_PARAMETER                     ; altsyncram_s1f1      ; Untyped                                                                                 ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii96:ROM96|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                    ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                 ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                              ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                            ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                          ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                 ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                                                 ;
; WIDTH_A                            ; 3                    ; Signed Integer                                                                          ;
; WIDTHAD_A                          ; 10                   ; Signed Integer                                                                          ;
; NUMWORDS_A                         ; 1024                 ; Signed Integer                                                                          ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                                                                 ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                 ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                 ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                 ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                 ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                 ;
; WIDTH_B                            ; 1                    ; Untyped                                                                                 ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                                 ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                                 ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                 ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                 ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                 ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                 ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                 ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                 ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                 ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                 ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                 ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                 ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                 ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                          ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                 ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                 ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                 ;
; INIT_FILE                          ; 96.mif               ; Untyped                                                                                 ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                 ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                 ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                 ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                 ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                 ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                 ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                                 ;
; CBXI_PARAMETER                     ; altsyncram_t1f1      ; Untyped                                                                                 ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii97:ROM97|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                    ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                 ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                              ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                            ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                          ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                 ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                                                 ;
; WIDTH_A                            ; 3                    ; Signed Integer                                                                          ;
; WIDTHAD_A                          ; 10                   ; Signed Integer                                                                          ;
; NUMWORDS_A                         ; 1024                 ; Signed Integer                                                                          ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                                                                 ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                 ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                 ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                 ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                 ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                 ;
; WIDTH_B                            ; 1                    ; Untyped                                                                                 ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                                 ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                                 ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                 ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                 ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                 ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                 ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                 ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                 ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                 ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                 ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                 ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                 ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                 ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                          ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                 ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                 ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                 ;
; INIT_FILE                          ; 97.mif               ; Untyped                                                                                 ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                 ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                 ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                 ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                 ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                 ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                 ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                                 ;
; CBXI_PARAMETER                     ; altsyncram_u1f1      ; Untyped                                                                                 ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii98:ROM98|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                    ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                 ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                              ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                            ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                          ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                 ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                                                 ;
; WIDTH_A                            ; 3                    ; Signed Integer                                                                          ;
; WIDTHAD_A                          ; 10                   ; Signed Integer                                                                          ;
; NUMWORDS_A                         ; 1024                 ; Signed Integer                                                                          ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                                                                 ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                 ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                 ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                 ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                 ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                 ;
; WIDTH_B                            ; 1                    ; Untyped                                                                                 ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                                 ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                                 ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                 ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                 ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                 ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                 ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                 ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                 ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                 ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                 ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                 ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                 ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                 ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                          ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                 ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                 ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                 ;
; INIT_FILE                          ; 98.mif               ; Untyped                                                                                 ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                 ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                 ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                 ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                 ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                 ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                 ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                                 ;
; CBXI_PARAMETER                     ; altsyncram_v1f1      ; Untyped                                                                                 ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii99:ROM99|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                    ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                 ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                              ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                            ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                          ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                 ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                                                 ;
; WIDTH_A                            ; 3                    ; Signed Integer                                                                          ;
; WIDTHAD_A                          ; 10                   ; Signed Integer                                                                          ;
; NUMWORDS_A                         ; 1024                 ; Signed Integer                                                                          ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                                                                 ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                 ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                 ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                 ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                 ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                 ;
; WIDTH_B                            ; 1                    ; Untyped                                                                                 ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                                 ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                                 ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                 ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                 ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                 ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                 ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                 ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                 ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                 ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                 ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                 ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                 ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                 ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                          ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                 ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                 ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                 ;
; INIT_FILE                          ; 99.mif               ; Untyped                                                                                 ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                 ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                 ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                 ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                 ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                 ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                 ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                                 ;
; CBXI_PARAMETER                     ; altsyncram_02f1      ; Untyped                                                                                 ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii100:ROM100|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                      ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                   ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                              ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                              ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                            ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                   ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                                                   ;
; WIDTH_A                            ; 3                    ; Signed Integer                                                                            ;
; WIDTHAD_A                          ; 10                   ; Signed Integer                                                                            ;
; NUMWORDS_A                         ; 1024                 ; Signed Integer                                                                            ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                                                                   ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                   ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                   ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                   ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                   ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                   ;
; WIDTH_B                            ; 1                    ; Untyped                                                                                   ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                                   ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                                   ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                   ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                   ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                   ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                   ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                   ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                   ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                   ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                   ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                   ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                   ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                   ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                   ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                            ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                   ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                   ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                   ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                   ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                   ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                   ;
; INIT_FILE                          ; 100.mif              ; Untyped                                                                                   ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                   ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                   ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                                   ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                   ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                                   ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                   ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                   ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                   ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                   ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                   ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                   ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                                   ;
; CBXI_PARAMETER                     ; altsyncram_12f1      ; Untyped                                                                                   ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii101:ROM101|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                      ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                   ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                              ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                              ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                            ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                   ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                                                   ;
; WIDTH_A                            ; 3                    ; Signed Integer                                                                            ;
; WIDTHAD_A                          ; 10                   ; Signed Integer                                                                            ;
; NUMWORDS_A                         ; 1024                 ; Signed Integer                                                                            ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                                                                   ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                   ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                   ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                   ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                   ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                   ;
; WIDTH_B                            ; 1                    ; Untyped                                                                                   ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                                   ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                                   ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                   ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                   ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                   ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                   ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                   ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                   ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                   ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                   ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                   ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                   ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                   ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                   ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                            ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                   ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                   ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                   ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                   ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                   ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                   ;
; INIT_FILE                          ; 101.mif              ; Untyped                                                                                   ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                   ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                   ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                                   ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                   ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                                   ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                   ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                   ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                   ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                   ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                   ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                   ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                                   ;
; CBXI_PARAMETER                     ; altsyncram_22f1      ; Untyped                                                                                   ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii102:ROM102|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                      ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                   ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                              ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                              ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                            ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                   ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                                                   ;
; WIDTH_A                            ; 3                    ; Signed Integer                                                                            ;
; WIDTHAD_A                          ; 10                   ; Signed Integer                                                                            ;
; NUMWORDS_A                         ; 1024                 ; Signed Integer                                                                            ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                                                                   ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                   ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                   ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                   ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                   ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                   ;
; WIDTH_B                            ; 1                    ; Untyped                                                                                   ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                                   ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                                   ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                   ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                   ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                   ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                   ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                   ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                   ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                   ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                   ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                   ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                   ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                   ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                   ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                            ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                   ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                   ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                   ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                   ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                   ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                   ;
; INIT_FILE                          ; 102.mif              ; Untyped                                                                                   ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                   ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                   ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                                   ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                   ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                                   ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                   ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                   ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                   ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                   ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                   ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                   ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                                   ;
; CBXI_PARAMETER                     ; altsyncram_32f1      ; Untyped                                                                                   ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii103:ROM103|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                      ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                   ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                              ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                              ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                            ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                   ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                                                   ;
; WIDTH_A                            ; 3                    ; Signed Integer                                                                            ;
; WIDTHAD_A                          ; 10                   ; Signed Integer                                                                            ;
; NUMWORDS_A                         ; 1024                 ; Signed Integer                                                                            ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                                                                   ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                   ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                   ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                   ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                   ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                   ;
; WIDTH_B                            ; 1                    ; Untyped                                                                                   ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                                   ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                                   ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                   ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                   ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                   ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                   ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                   ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                   ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                   ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                   ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                   ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                   ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                   ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                   ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                            ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                   ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                   ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                   ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                   ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                   ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                   ;
; INIT_FILE                          ; 103.mif              ; Untyped                                                                                   ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                   ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                   ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                                   ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                   ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                                   ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                   ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                   ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                   ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                   ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                   ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                   ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                                   ;
; CBXI_PARAMETER                     ; altsyncram_42f1      ; Untyped                                                                                   ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii104:ROM104|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                      ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                   ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                              ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                              ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                            ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                   ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                                                   ;
; WIDTH_A                            ; 3                    ; Signed Integer                                                                            ;
; WIDTHAD_A                          ; 10                   ; Signed Integer                                                                            ;
; NUMWORDS_A                         ; 1024                 ; Signed Integer                                                                            ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                                                                   ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                   ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                   ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                   ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                   ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                   ;
; WIDTH_B                            ; 1                    ; Untyped                                                                                   ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                                   ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                                   ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                   ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                   ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                   ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                   ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                   ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                   ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                   ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                   ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                   ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                   ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                   ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                   ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                            ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                   ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                   ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                   ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                   ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                   ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                   ;
; INIT_FILE                          ; 104.mif              ; Untyped                                                                                   ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                   ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                   ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                                   ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                   ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                                   ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                   ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                   ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                   ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                   ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                   ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                   ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                                   ;
; CBXI_PARAMETER                     ; altsyncram_52f1      ; Untyped                                                                                   ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii105:ROM105|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                      ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                   ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                              ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                              ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                            ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                   ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                                                   ;
; WIDTH_A                            ; 3                    ; Signed Integer                                                                            ;
; WIDTHAD_A                          ; 10                   ; Signed Integer                                                                            ;
; NUMWORDS_A                         ; 1024                 ; Signed Integer                                                                            ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                                                                   ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                   ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                   ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                   ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                   ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                   ;
; WIDTH_B                            ; 1                    ; Untyped                                                                                   ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                                   ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                                   ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                   ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                   ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                   ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                   ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                   ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                   ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                   ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                   ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                   ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                   ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                   ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                   ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                            ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                   ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                   ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                   ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                   ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                   ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                   ;
; INIT_FILE                          ; 105.mif              ; Untyped                                                                                   ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                   ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                   ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                                   ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                   ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                                   ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                   ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                   ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                   ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                   ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                   ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                   ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                                   ;
; CBXI_PARAMETER                     ; altsyncram_62f1      ; Untyped                                                                                   ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii106:ROM106|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                      ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                   ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                              ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                              ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                            ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                   ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                                                   ;
; WIDTH_A                            ; 3                    ; Signed Integer                                                                            ;
; WIDTHAD_A                          ; 10                   ; Signed Integer                                                                            ;
; NUMWORDS_A                         ; 1024                 ; Signed Integer                                                                            ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                                                                   ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                   ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                   ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                   ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                   ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                   ;
; WIDTH_B                            ; 1                    ; Untyped                                                                                   ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                                   ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                                   ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                   ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                   ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                   ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                   ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                   ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                   ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                   ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                   ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                   ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                   ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                   ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                   ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                            ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                   ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                   ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                   ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                   ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                   ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                   ;
; INIT_FILE                          ; 106.mif              ; Untyped                                                                                   ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                   ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                   ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                                   ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                   ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                                   ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                   ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                   ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                   ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                   ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                   ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                   ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                                   ;
; CBXI_PARAMETER                     ; altsyncram_72f1      ; Untyped                                                                                   ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii107:ROM107|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                      ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                   ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                              ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                              ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                            ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                   ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                                                   ;
; WIDTH_A                            ; 3                    ; Signed Integer                                                                            ;
; WIDTHAD_A                          ; 10                   ; Signed Integer                                                                            ;
; NUMWORDS_A                         ; 1024                 ; Signed Integer                                                                            ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                                                                   ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                   ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                   ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                   ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                   ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                   ;
; WIDTH_B                            ; 1                    ; Untyped                                                                                   ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                                   ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                                   ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                   ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                   ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                   ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                   ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                   ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                   ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                   ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                   ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                   ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                   ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                   ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                   ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                            ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                   ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                   ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                   ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                   ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                   ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                   ;
; INIT_FILE                          ; 107.mif              ; Untyped                                                                                   ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                   ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                   ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                                   ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                   ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                                   ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                   ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                   ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                   ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                   ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                   ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                   ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                                   ;
; CBXI_PARAMETER                     ; altsyncram_82f1      ; Untyped                                                                                   ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii108:ROM108|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                      ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                   ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                              ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                              ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                            ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                   ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                                                   ;
; WIDTH_A                            ; 3                    ; Signed Integer                                                                            ;
; WIDTHAD_A                          ; 10                   ; Signed Integer                                                                            ;
; NUMWORDS_A                         ; 1024                 ; Signed Integer                                                                            ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                                                                   ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                   ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                   ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                   ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                   ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                   ;
; WIDTH_B                            ; 1                    ; Untyped                                                                                   ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                                   ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                                   ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                   ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                   ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                   ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                   ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                   ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                   ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                   ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                   ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                   ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                   ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                   ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                   ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                            ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                   ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                   ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                   ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                   ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                   ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                   ;
; INIT_FILE                          ; 108.mif              ; Untyped                                                                                   ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                   ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                   ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                                   ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                   ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                                   ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                   ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                   ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                   ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                   ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                   ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                   ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                                   ;
; CBXI_PARAMETER                     ; altsyncram_92f1      ; Untyped                                                                                   ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii109:ROM109|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                      ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                   ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                              ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                              ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                            ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                   ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                                                   ;
; WIDTH_A                            ; 3                    ; Signed Integer                                                                            ;
; WIDTHAD_A                          ; 10                   ; Signed Integer                                                                            ;
; NUMWORDS_A                         ; 1024                 ; Signed Integer                                                                            ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                                                                   ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                   ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                   ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                   ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                   ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                   ;
; WIDTH_B                            ; 1                    ; Untyped                                                                                   ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                                   ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                                   ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                   ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                   ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                   ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                   ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                   ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                   ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                   ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                   ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                   ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                   ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                   ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                   ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                            ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                   ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                   ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                   ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                   ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                   ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                   ;
; INIT_FILE                          ; 109.mif              ; Untyped                                                                                   ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                   ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                   ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                                   ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                   ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                                   ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                   ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                   ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                   ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                   ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                   ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                   ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                                   ;
; CBXI_PARAMETER                     ; altsyncram_a2f1      ; Untyped                                                                                   ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii110:ROM110|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                      ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                   ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                              ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                              ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                            ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                   ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                                                   ;
; WIDTH_A                            ; 3                    ; Signed Integer                                                                            ;
; WIDTHAD_A                          ; 10                   ; Signed Integer                                                                            ;
; NUMWORDS_A                         ; 1024                 ; Signed Integer                                                                            ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                                                                   ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                   ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                   ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                   ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                   ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                   ;
; WIDTH_B                            ; 1                    ; Untyped                                                                                   ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                                   ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                                   ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                   ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                   ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                   ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                   ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                   ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                   ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                   ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                   ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                   ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                   ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                   ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                   ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                            ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                   ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                   ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                   ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                   ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                   ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                   ;
; INIT_FILE                          ; 110.mif              ; Untyped                                                                                   ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                   ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                   ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                                   ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                   ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                                   ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                   ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                   ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                   ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                   ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                   ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                   ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                                   ;
; CBXI_PARAMETER                     ; altsyncram_b2f1      ; Untyped                                                                                   ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii111:ROM111|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                      ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                   ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                              ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                              ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                            ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                   ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                                                   ;
; WIDTH_A                            ; 3                    ; Signed Integer                                                                            ;
; WIDTHAD_A                          ; 10                   ; Signed Integer                                                                            ;
; NUMWORDS_A                         ; 1024                 ; Signed Integer                                                                            ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                                                                   ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                   ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                   ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                   ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                   ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                   ;
; WIDTH_B                            ; 1                    ; Untyped                                                                                   ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                                   ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                                   ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                   ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                   ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                   ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                   ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                   ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                   ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                   ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                   ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                   ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                   ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                   ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                   ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                            ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                   ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                   ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                   ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                   ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                   ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                   ;
; INIT_FILE                          ; 111.mif              ; Untyped                                                                                   ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                   ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                   ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                                   ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                   ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                                   ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                   ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                   ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                   ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                   ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                   ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                   ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                                   ;
; CBXI_PARAMETER                     ; altsyncram_c2f1      ; Untyped                                                                                   ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii112:ROM112|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                      ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                   ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                              ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                              ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                            ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                   ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                                                   ;
; WIDTH_A                            ; 3                    ; Signed Integer                                                                            ;
; WIDTHAD_A                          ; 10                   ; Signed Integer                                                                            ;
; NUMWORDS_A                         ; 1024                 ; Signed Integer                                                                            ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                                                                   ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                   ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                   ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                   ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                   ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                   ;
; WIDTH_B                            ; 1                    ; Untyped                                                                                   ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                                   ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                                   ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                   ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                   ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                   ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                   ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                   ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                   ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                   ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                   ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                   ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                   ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                   ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                   ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                            ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                   ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                   ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                   ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                   ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                   ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                   ;
; INIT_FILE                          ; 112.mif              ; Untyped                                                                                   ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                   ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                   ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                                   ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                   ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                                   ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                   ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                   ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                   ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                   ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                   ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                   ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                                   ;
; CBXI_PARAMETER                     ; altsyncram_d2f1      ; Untyped                                                                                   ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii113:ROM113|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                      ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                   ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                              ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                              ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                            ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                   ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                                                   ;
; WIDTH_A                            ; 3                    ; Signed Integer                                                                            ;
; WIDTHAD_A                          ; 10                   ; Signed Integer                                                                            ;
; NUMWORDS_A                         ; 1024                 ; Signed Integer                                                                            ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                                                                   ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                   ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                   ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                   ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                   ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                   ;
; WIDTH_B                            ; 1                    ; Untyped                                                                                   ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                                   ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                                   ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                   ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                   ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                   ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                   ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                   ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                   ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                   ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                   ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                   ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                   ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                   ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                   ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                            ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                   ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                   ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                   ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                   ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                   ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                   ;
; INIT_FILE                          ; 113.mif              ; Untyped                                                                                   ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                   ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                   ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                                   ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                   ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                                   ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                   ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                   ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                   ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                   ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                   ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                   ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                                   ;
; CBXI_PARAMETER                     ; altsyncram_e2f1      ; Untyped                                                                                   ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii114:ROM114|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                      ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                   ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                              ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                              ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                            ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                   ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                                                   ;
; WIDTH_A                            ; 3                    ; Signed Integer                                                                            ;
; WIDTHAD_A                          ; 10                   ; Signed Integer                                                                            ;
; NUMWORDS_A                         ; 1024                 ; Signed Integer                                                                            ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                                                                   ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                   ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                   ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                   ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                   ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                   ;
; WIDTH_B                            ; 1                    ; Untyped                                                                                   ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                                   ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                                   ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                   ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                   ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                   ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                   ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                   ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                   ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                   ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                   ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                   ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                   ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                   ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                   ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                            ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                   ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                   ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                   ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                   ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                   ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                   ;
; INIT_FILE                          ; 114.mif              ; Untyped                                                                                   ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                   ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                   ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                                   ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                   ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                                   ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                   ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                   ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                   ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                   ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                   ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                   ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                                   ;
; CBXI_PARAMETER                     ; altsyncram_f2f1      ; Untyped                                                                                   ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii115:ROM115|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                      ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                   ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                              ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                              ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                            ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                   ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                                                   ;
; WIDTH_A                            ; 3                    ; Signed Integer                                                                            ;
; WIDTHAD_A                          ; 10                   ; Signed Integer                                                                            ;
; NUMWORDS_A                         ; 1024                 ; Signed Integer                                                                            ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                                                                   ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                   ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                   ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                   ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                   ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                   ;
; WIDTH_B                            ; 1                    ; Untyped                                                                                   ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                                   ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                                   ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                   ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                   ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                   ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                   ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                   ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                   ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                   ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                   ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                   ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                   ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                   ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                   ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                            ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                   ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                   ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                   ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                   ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                   ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                   ;
; INIT_FILE                          ; 115.mif              ; Untyped                                                                                   ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                   ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                   ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                                   ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                   ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                                   ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                   ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                   ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                   ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                   ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                   ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                   ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                                   ;
; CBXI_PARAMETER                     ; altsyncram_g2f1      ; Untyped                                                                                   ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii116:ROM116|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                      ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                   ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                              ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                              ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                            ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                   ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                                                   ;
; WIDTH_A                            ; 3                    ; Signed Integer                                                                            ;
; WIDTHAD_A                          ; 10                   ; Signed Integer                                                                            ;
; NUMWORDS_A                         ; 1024                 ; Signed Integer                                                                            ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                                                                   ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                   ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                   ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                   ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                   ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                   ;
; WIDTH_B                            ; 1                    ; Untyped                                                                                   ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                                   ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                                   ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                   ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                   ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                   ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                   ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                   ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                   ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                   ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                   ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                   ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                   ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                   ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                   ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                            ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                   ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                   ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                   ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                   ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                   ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                   ;
; INIT_FILE                          ; 116.mif              ; Untyped                                                                                   ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                   ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                   ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                                   ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                   ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                                   ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                   ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                   ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                   ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                   ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                   ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                   ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                                   ;
; CBXI_PARAMETER                     ; altsyncram_h2f1      ; Untyped                                                                                   ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii117:ROM117|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                      ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                   ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                              ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                              ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                            ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                   ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                                                   ;
; WIDTH_A                            ; 3                    ; Signed Integer                                                                            ;
; WIDTHAD_A                          ; 10                   ; Signed Integer                                                                            ;
; NUMWORDS_A                         ; 1024                 ; Signed Integer                                                                            ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                                                                   ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                   ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                   ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                   ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                   ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                   ;
; WIDTH_B                            ; 1                    ; Untyped                                                                                   ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                                   ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                                   ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                   ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                   ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                   ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                   ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                   ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                   ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                   ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                   ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                   ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                   ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                   ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                   ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                            ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                   ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                   ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                   ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                   ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                   ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                   ;
; INIT_FILE                          ; 117.mif              ; Untyped                                                                                   ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                   ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                   ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                                   ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                   ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                                   ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                   ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                   ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                   ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                   ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                   ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                   ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                                   ;
; CBXI_PARAMETER                     ; altsyncram_i2f1      ; Untyped                                                                                   ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii118:ROM118|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                      ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                   ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                              ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                              ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                            ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                   ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                                                   ;
; WIDTH_A                            ; 3                    ; Signed Integer                                                                            ;
; WIDTHAD_A                          ; 10                   ; Signed Integer                                                                            ;
; NUMWORDS_A                         ; 1024                 ; Signed Integer                                                                            ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                                                                   ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                   ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                   ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                   ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                   ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                   ;
; WIDTH_B                            ; 1                    ; Untyped                                                                                   ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                                   ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                                   ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                   ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                   ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                   ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                   ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                   ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                   ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                   ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                   ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                   ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                   ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                   ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                   ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                            ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                   ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                   ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                   ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                   ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                   ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                   ;
; INIT_FILE                          ; 118.mif              ; Untyped                                                                                   ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                   ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                   ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                                   ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                   ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                                   ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                   ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                   ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                   ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                   ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                   ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                   ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                                   ;
; CBXI_PARAMETER                     ; altsyncram_j2f1      ; Untyped                                                                                   ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii119:ROM119|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                      ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                   ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                              ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                              ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                            ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                   ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                                                   ;
; WIDTH_A                            ; 3                    ; Signed Integer                                                                            ;
; WIDTHAD_A                          ; 10                   ; Signed Integer                                                                            ;
; NUMWORDS_A                         ; 1024                 ; Signed Integer                                                                            ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                                                                   ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                   ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                   ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                   ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                   ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                   ;
; WIDTH_B                            ; 1                    ; Untyped                                                                                   ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                                   ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                                   ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                   ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                   ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                   ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                   ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                   ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                   ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                   ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                   ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                   ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                   ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                   ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                   ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                            ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                   ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                   ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                   ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                   ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                   ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                   ;
; INIT_FILE                          ; 119.mif              ; Untyped                                                                                   ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                   ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                   ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                                   ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                   ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                                   ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                   ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                   ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                   ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                   ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                   ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                   ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                                   ;
; CBXI_PARAMETER                     ; altsyncram_k2f1      ; Untyped                                                                                   ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii120:ROM120|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                      ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                   ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                              ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                              ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                            ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                   ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                                                   ;
; WIDTH_A                            ; 3                    ; Signed Integer                                                                            ;
; WIDTHAD_A                          ; 10                   ; Signed Integer                                                                            ;
; NUMWORDS_A                         ; 1024                 ; Signed Integer                                                                            ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                                                                   ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                   ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                   ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                   ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                   ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                   ;
; WIDTH_B                            ; 1                    ; Untyped                                                                                   ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                                   ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                                   ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                   ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                   ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                   ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                   ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                   ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                   ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                   ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                   ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                   ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                   ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                   ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                   ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                            ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                   ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                   ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                   ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                   ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                   ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                   ;
; INIT_FILE                          ; 120.mif              ; Untyped                                                                                   ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                   ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                   ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                                   ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                   ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                                   ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                   ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                   ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                   ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                   ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                   ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                   ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                                   ;
; CBXI_PARAMETER                     ; altsyncram_l2f1      ; Untyped                                                                                   ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii121:ROM121|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                      ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                   ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                              ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                              ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                            ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                   ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                                                   ;
; WIDTH_A                            ; 3                    ; Signed Integer                                                                            ;
; WIDTHAD_A                          ; 10                   ; Signed Integer                                                                            ;
; NUMWORDS_A                         ; 1024                 ; Signed Integer                                                                            ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                                                                   ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                   ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                   ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                   ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                   ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                   ;
; WIDTH_B                            ; 1                    ; Untyped                                                                                   ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                                   ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                                   ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                   ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                   ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                   ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                   ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                   ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                   ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                   ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                   ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                   ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                   ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                   ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                   ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                            ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                   ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                   ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                   ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                   ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                   ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                   ;
; INIT_FILE                          ; 121.mif              ; Untyped                                                                                   ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                   ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                   ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                                   ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                   ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                                   ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                   ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                   ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                   ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                   ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                   ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                   ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                                   ;
; CBXI_PARAMETER                     ; altsyncram_m2f1      ; Untyped                                                                                   ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii122:ROM122|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                      ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                   ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                              ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                              ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                            ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                   ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                                                   ;
; WIDTH_A                            ; 3                    ; Signed Integer                                                                            ;
; WIDTHAD_A                          ; 10                   ; Signed Integer                                                                            ;
; NUMWORDS_A                         ; 1024                 ; Signed Integer                                                                            ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                                                                   ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                   ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                   ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                   ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                   ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                   ;
; WIDTH_B                            ; 1                    ; Untyped                                                                                   ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                                   ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                                   ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                   ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                   ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                   ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                   ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                   ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                   ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                   ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                   ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                   ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                   ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                   ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                   ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                            ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                   ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                   ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                   ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                   ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                   ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                   ;
; INIT_FILE                          ; 122.mif              ; Untyped                                                                                   ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                   ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                   ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                                   ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                   ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                                   ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                   ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                   ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                   ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                   ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                   ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                   ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                                   ;
; CBXI_PARAMETER                     ; altsyncram_n2f1      ; Untyped                                                                                   ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii123:ROM123|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                      ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                   ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                              ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                              ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                            ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                   ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                                                   ;
; WIDTH_A                            ; 3                    ; Signed Integer                                                                            ;
; WIDTHAD_A                          ; 10                   ; Signed Integer                                                                            ;
; NUMWORDS_A                         ; 1024                 ; Signed Integer                                                                            ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                                                                   ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                   ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                   ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                   ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                   ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                   ;
; WIDTH_B                            ; 1                    ; Untyped                                                                                   ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                                   ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                                   ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                   ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                   ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                   ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                   ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                   ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                   ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                   ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                   ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                   ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                   ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                   ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                   ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                            ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                   ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                   ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                   ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                   ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                   ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                   ;
; INIT_FILE                          ; 123.mif              ; Untyped                                                                                   ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                   ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                   ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                                   ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                   ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                                   ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                   ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                   ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                   ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                   ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                   ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                   ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                                   ;
; CBXI_PARAMETER                     ; altsyncram_o2f1      ; Untyped                                                                                   ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii124:ROM124|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                      ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                   ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                              ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                              ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                            ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                   ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                                                   ;
; WIDTH_A                            ; 3                    ; Signed Integer                                                                            ;
; WIDTHAD_A                          ; 10                   ; Signed Integer                                                                            ;
; NUMWORDS_A                         ; 1024                 ; Signed Integer                                                                            ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                                                                   ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                   ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                   ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                   ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                   ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                   ;
; WIDTH_B                            ; 1                    ; Untyped                                                                                   ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                                   ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                                   ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                   ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                   ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                   ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                   ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                   ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                   ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                   ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                   ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                   ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                   ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                   ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                   ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                            ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                   ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                   ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                   ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                   ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                   ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                   ;
; INIT_FILE                          ; 124.mif              ; Untyped                                                                                   ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                   ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                   ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                                   ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                   ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                                   ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                   ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                   ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                   ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                   ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                   ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                   ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                                   ;
; CBXI_PARAMETER                     ; altsyncram_p2f1      ; Untyped                                                                                   ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii125:ROM125|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                      ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                   ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                              ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                              ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                            ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                   ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                                                   ;
; WIDTH_A                            ; 3                    ; Signed Integer                                                                            ;
; WIDTHAD_A                          ; 10                   ; Signed Integer                                                                            ;
; NUMWORDS_A                         ; 1024                 ; Signed Integer                                                                            ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                                                                   ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                   ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                   ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                   ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                   ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                   ;
; WIDTH_B                            ; 1                    ; Untyped                                                                                   ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                                   ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                                   ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                   ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                   ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                   ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                   ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                   ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                   ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                   ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                   ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                   ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                   ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                   ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                   ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                            ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                   ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                   ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                   ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                   ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                   ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                   ;
; INIT_FILE                          ; 125.mif              ; Untyped                                                                                   ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                   ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                   ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                                   ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                   ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                                   ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                   ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                   ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                   ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                   ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                   ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                   ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                                   ;
; CBXI_PARAMETER                     ; altsyncram_q2f1      ; Untyped                                                                                   ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii126:ROM126|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                      ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                   ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                              ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                              ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                            ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                   ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                                                   ;
; WIDTH_A                            ; 3                    ; Signed Integer                                                                            ;
; WIDTHAD_A                          ; 10                   ; Signed Integer                                                                            ;
; NUMWORDS_A                         ; 1024                 ; Signed Integer                                                                            ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                                                                   ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                   ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                   ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                   ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                   ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                   ;
; WIDTH_B                            ; 1                    ; Untyped                                                                                   ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                                   ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                                   ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                   ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                   ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                   ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                   ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                   ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                   ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                   ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                   ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                   ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                   ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                   ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                   ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                            ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                   ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                   ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                   ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                   ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                   ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                   ;
; INIT_FILE                          ; 126.mif              ; Untyped                                                                                   ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                   ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                   ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                                   ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                   ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                                   ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                   ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                   ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                   ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                   ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                   ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                   ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                                   ;
; CBXI_PARAMETER                     ; altsyncram_r2f1      ; Untyped                                                                                   ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                                     ;
+-------------------------------------------+----------------------------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                                    ;
+-------------------------------------------+----------------------------------------------------------------------------------------------------------+
; Number of entity instances                ; 95                                                                                                       ;
; Entity Instance                           ; mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii32:ROM32|altsyncram:altsyncram_component   ;
;     -- OPERATION_MODE                     ; ROM                                                                                                      ;
;     -- WIDTH_A                            ; 3                                                                                                        ;
;     -- NUMWORDS_A                         ; 1024                                                                                                     ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                                   ;
;     -- WIDTH_B                            ; 1                                                                                                        ;
;     -- NUMWORDS_B                         ; 1                                                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                   ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                             ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                     ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                ;
; Entity Instance                           ; mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii33:ROM33|altsyncram:altsyncram_component   ;
;     -- OPERATION_MODE                     ; ROM                                                                                                      ;
;     -- WIDTH_A                            ; 3                                                                                                        ;
;     -- NUMWORDS_A                         ; 1024                                                                                                     ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                                   ;
;     -- WIDTH_B                            ; 1                                                                                                        ;
;     -- NUMWORDS_B                         ; 1                                                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                   ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                             ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                     ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                ;
; Entity Instance                           ; mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii34:ROM34|altsyncram:altsyncram_component   ;
;     -- OPERATION_MODE                     ; ROM                                                                                                      ;
;     -- WIDTH_A                            ; 3                                                                                                        ;
;     -- NUMWORDS_A                         ; 1024                                                                                                     ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                                   ;
;     -- WIDTH_B                            ; 1                                                                                                        ;
;     -- NUMWORDS_B                         ; 1                                                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                   ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                             ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                     ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                ;
; Entity Instance                           ; mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii35:ROM35|altsyncram:altsyncram_component   ;
;     -- OPERATION_MODE                     ; ROM                                                                                                      ;
;     -- WIDTH_A                            ; 3                                                                                                        ;
;     -- NUMWORDS_A                         ; 1024                                                                                                     ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                                   ;
;     -- WIDTH_B                            ; 1                                                                                                        ;
;     -- NUMWORDS_B                         ; 1                                                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                   ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                             ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                     ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                ;
; Entity Instance                           ; mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii36:ROM36|altsyncram:altsyncram_component   ;
;     -- OPERATION_MODE                     ; ROM                                                                                                      ;
;     -- WIDTH_A                            ; 3                                                                                                        ;
;     -- NUMWORDS_A                         ; 1024                                                                                                     ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                                   ;
;     -- WIDTH_B                            ; 1                                                                                                        ;
;     -- NUMWORDS_B                         ; 1                                                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                   ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                             ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                     ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                ;
; Entity Instance                           ; mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii37:ROM37|altsyncram:altsyncram_component   ;
;     -- OPERATION_MODE                     ; ROM                                                                                                      ;
;     -- WIDTH_A                            ; 3                                                                                                        ;
;     -- NUMWORDS_A                         ; 1024                                                                                                     ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                                   ;
;     -- WIDTH_B                            ; 1                                                                                                        ;
;     -- NUMWORDS_B                         ; 1                                                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                   ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                             ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                     ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                ;
; Entity Instance                           ; mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii38:ROM38|altsyncram:altsyncram_component   ;
;     -- OPERATION_MODE                     ; ROM                                                                                                      ;
;     -- WIDTH_A                            ; 3                                                                                                        ;
;     -- NUMWORDS_A                         ; 1024                                                                                                     ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                                   ;
;     -- WIDTH_B                            ; 1                                                                                                        ;
;     -- NUMWORDS_B                         ; 1                                                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                   ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                             ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                     ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                ;
; Entity Instance                           ; mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii39:ROM39|altsyncram:altsyncram_component   ;
;     -- OPERATION_MODE                     ; ROM                                                                                                      ;
;     -- WIDTH_A                            ; 8                                                                                                        ;
;     -- NUMWORDS_A                         ; 256                                                                                                      ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                                   ;
;     -- WIDTH_B                            ; 1                                                                                                        ;
;     -- NUMWORDS_B                         ; 1                                                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                   ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                             ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                     ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                ;
; Entity Instance                           ; mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii40:ROM40|altsyncram:altsyncram_component   ;
;     -- OPERATION_MODE                     ; ROM                                                                                                      ;
;     -- WIDTH_A                            ; 3                                                                                                        ;
;     -- NUMWORDS_A                         ; 1024                                                                                                     ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                                   ;
;     -- WIDTH_B                            ; 1                                                                                                        ;
;     -- NUMWORDS_B                         ; 1                                                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                   ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                             ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                     ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                ;
; Entity Instance                           ; mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii41:ROM41|altsyncram:altsyncram_component   ;
;     -- OPERATION_MODE                     ; ROM                                                                                                      ;
;     -- WIDTH_A                            ; 3                                                                                                        ;
;     -- NUMWORDS_A                         ; 1024                                                                                                     ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                                   ;
;     -- WIDTH_B                            ; 1                                                                                                        ;
;     -- NUMWORDS_B                         ; 1                                                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                   ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                             ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                     ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                ;
; Entity Instance                           ; mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii42:ROM42|altsyncram:altsyncram_component   ;
;     -- OPERATION_MODE                     ; ROM                                                                                                      ;
;     -- WIDTH_A                            ; 3                                                                                                        ;
;     -- NUMWORDS_A                         ; 1024                                                                                                     ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                                   ;
;     -- WIDTH_B                            ; 1                                                                                                        ;
;     -- NUMWORDS_B                         ; 1                                                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                   ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                             ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                     ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                ;
; Entity Instance                           ; mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii43:ROM43|altsyncram:altsyncram_component   ;
;     -- OPERATION_MODE                     ; ROM                                                                                                      ;
;     -- WIDTH_A                            ; 3                                                                                                        ;
;     -- NUMWORDS_A                         ; 1024                                                                                                     ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                                   ;
;     -- WIDTH_B                            ; 1                                                                                                        ;
;     -- NUMWORDS_B                         ; 1                                                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                   ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                             ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                     ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                ;
; Entity Instance                           ; mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii44:ROM44|altsyncram:altsyncram_component   ;
;     -- OPERATION_MODE                     ; ROM                                                                                                      ;
;     -- WIDTH_A                            ; 3                                                                                                        ;
;     -- NUMWORDS_A                         ; 1024                                                                                                     ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                                   ;
;     -- WIDTH_B                            ; 1                                                                                                        ;
;     -- NUMWORDS_B                         ; 1                                                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                   ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                             ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                     ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                ;
; Entity Instance                           ; mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii45:ROM45|altsyncram:altsyncram_component   ;
;     -- OPERATION_MODE                     ; ROM                                                                                                      ;
;     -- WIDTH_A                            ; 3                                                                                                        ;
;     -- NUMWORDS_A                         ; 1024                                                                                                     ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                                   ;
;     -- WIDTH_B                            ; 1                                                                                                        ;
;     -- NUMWORDS_B                         ; 1                                                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                   ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                             ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                     ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                ;
; Entity Instance                           ; mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii46:ROM46|altsyncram:altsyncram_component   ;
;     -- OPERATION_MODE                     ; ROM                                                                                                      ;
;     -- WIDTH_A                            ; 3                                                                                                        ;
;     -- NUMWORDS_A                         ; 1024                                                                                                     ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                                   ;
;     -- WIDTH_B                            ; 1                                                                                                        ;
;     -- NUMWORDS_B                         ; 1                                                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                   ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                             ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                     ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                ;
; Entity Instance                           ; mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii47:ROM47|altsyncram:altsyncram_component   ;
;     -- OPERATION_MODE                     ; ROM                                                                                                      ;
;     -- WIDTH_A                            ; 3                                                                                                        ;
;     -- NUMWORDS_A                         ; 1024                                                                                                     ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                                   ;
;     -- WIDTH_B                            ; 1                                                                                                        ;
;     -- NUMWORDS_B                         ; 1                                                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                   ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                             ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                     ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                ;
; Entity Instance                           ; mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii48:ROM48|altsyncram:altsyncram_component   ;
;     -- OPERATION_MODE                     ; ROM                                                                                                      ;
;     -- WIDTH_A                            ; 3                                                                                                        ;
;     -- NUMWORDS_A                         ; 1024                                                                                                     ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                                   ;
;     -- WIDTH_B                            ; 1                                                                                                        ;
;     -- NUMWORDS_B                         ; 1                                                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                   ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                             ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                     ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                ;
; Entity Instance                           ; mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii49:ROM49|altsyncram:altsyncram_component   ;
;     -- OPERATION_MODE                     ; ROM                                                                                                      ;
;     -- WIDTH_A                            ; 3                                                                                                        ;
;     -- NUMWORDS_A                         ; 1024                                                                                                     ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                                   ;
;     -- WIDTH_B                            ; 1                                                                                                        ;
;     -- NUMWORDS_B                         ; 1                                                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                   ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                             ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                     ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                ;
; Entity Instance                           ; mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii50:ROM50|altsyncram:altsyncram_component   ;
;     -- OPERATION_MODE                     ; ROM                                                                                                      ;
;     -- WIDTH_A                            ; 3                                                                                                        ;
;     -- NUMWORDS_A                         ; 1024                                                                                                     ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                                   ;
;     -- WIDTH_B                            ; 1                                                                                                        ;
;     -- NUMWORDS_B                         ; 1                                                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                   ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                             ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                     ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                ;
; Entity Instance                           ; mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii51:ROM51|altsyncram:altsyncram_component   ;
;     -- OPERATION_MODE                     ; ROM                                                                                                      ;
;     -- WIDTH_A                            ; 3                                                                                                        ;
;     -- NUMWORDS_A                         ; 1024                                                                                                     ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                                   ;
;     -- WIDTH_B                            ; 1                                                                                                        ;
;     -- NUMWORDS_B                         ; 1                                                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                   ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                             ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                     ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                ;
; Entity Instance                           ; mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii52:ROM52|altsyncram:altsyncram_component   ;
;     -- OPERATION_MODE                     ; ROM                                                                                                      ;
;     -- WIDTH_A                            ; 3                                                                                                        ;
;     -- NUMWORDS_A                         ; 1024                                                                                                     ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                                   ;
;     -- WIDTH_B                            ; 1                                                                                                        ;
;     -- NUMWORDS_B                         ; 1                                                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                   ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                             ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                     ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                ;
; Entity Instance                           ; mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii53:ROM53|altsyncram:altsyncram_component   ;
;     -- OPERATION_MODE                     ; ROM                                                                                                      ;
;     -- WIDTH_A                            ; 3                                                                                                        ;
;     -- NUMWORDS_A                         ; 1024                                                                                                     ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                                   ;
;     -- WIDTH_B                            ; 1                                                                                                        ;
;     -- NUMWORDS_B                         ; 1                                                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                   ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                             ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                     ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                ;
; Entity Instance                           ; mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii54:ROM54|altsyncram:altsyncram_component   ;
;     -- OPERATION_MODE                     ; ROM                                                                                                      ;
;     -- WIDTH_A                            ; 3                                                                                                        ;
;     -- NUMWORDS_A                         ; 1024                                                                                                     ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                                   ;
;     -- WIDTH_B                            ; 1                                                                                                        ;
;     -- NUMWORDS_B                         ; 1                                                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                   ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                             ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                     ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                ;
; Entity Instance                           ; mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii55:ROM55|altsyncram:altsyncram_component   ;
;     -- OPERATION_MODE                     ; ROM                                                                                                      ;
;     -- WIDTH_A                            ; 3                                                                                                        ;
;     -- NUMWORDS_A                         ; 1024                                                                                                     ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                                   ;
;     -- WIDTH_B                            ; 1                                                                                                        ;
;     -- NUMWORDS_B                         ; 1                                                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                   ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                             ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                     ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                ;
; Entity Instance                           ; mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii56:ROM56|altsyncram:altsyncram_component   ;
;     -- OPERATION_MODE                     ; ROM                                                                                                      ;
;     -- WIDTH_A                            ; 3                                                                                                        ;
;     -- NUMWORDS_A                         ; 1024                                                                                                     ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                                   ;
;     -- WIDTH_B                            ; 1                                                                                                        ;
;     -- NUMWORDS_B                         ; 1                                                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                   ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                             ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                     ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                ;
; Entity Instance                           ; mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii57:ROM57|altsyncram:altsyncram_component   ;
;     -- OPERATION_MODE                     ; ROM                                                                                                      ;
;     -- WIDTH_A                            ; 3                                                                                                        ;
;     -- NUMWORDS_A                         ; 1024                                                                                                     ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                                   ;
;     -- WIDTH_B                            ; 1                                                                                                        ;
;     -- NUMWORDS_B                         ; 1                                                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                   ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                             ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                     ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                ;
; Entity Instance                           ; mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii58:ROM58|altsyncram:altsyncram_component   ;
;     -- OPERATION_MODE                     ; ROM                                                                                                      ;
;     -- WIDTH_A                            ; 3                                                                                                        ;
;     -- NUMWORDS_A                         ; 1024                                                                                                     ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                                   ;
;     -- WIDTH_B                            ; 1                                                                                                        ;
;     -- NUMWORDS_B                         ; 1                                                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                   ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                             ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                     ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                ;
; Entity Instance                           ; mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii59:ROM59|altsyncram:altsyncram_component   ;
;     -- OPERATION_MODE                     ; ROM                                                                                                      ;
;     -- WIDTH_A                            ; 3                                                                                                        ;
;     -- NUMWORDS_A                         ; 1024                                                                                                     ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                                   ;
;     -- WIDTH_B                            ; 1                                                                                                        ;
;     -- NUMWORDS_B                         ; 1                                                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                   ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                             ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                     ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                ;
; Entity Instance                           ; mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii60:ROM60|altsyncram:altsyncram_component   ;
;     -- OPERATION_MODE                     ; ROM                                                                                                      ;
;     -- WIDTH_A                            ; 3                                                                                                        ;
;     -- NUMWORDS_A                         ; 1024                                                                                                     ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                                   ;
;     -- WIDTH_B                            ; 1                                                                                                        ;
;     -- NUMWORDS_B                         ; 1                                                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                   ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                             ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                     ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                ;
; Entity Instance                           ; mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii61:ROM61|altsyncram:altsyncram_component   ;
;     -- OPERATION_MODE                     ; ROM                                                                                                      ;
;     -- WIDTH_A                            ; 3                                                                                                        ;
;     -- NUMWORDS_A                         ; 1024                                                                                                     ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                                   ;
;     -- WIDTH_B                            ; 1                                                                                                        ;
;     -- NUMWORDS_B                         ; 1                                                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                   ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                             ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                     ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                ;
; Entity Instance                           ; mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii62:ROM62|altsyncram:altsyncram_component   ;
;     -- OPERATION_MODE                     ; ROM                                                                                                      ;
;     -- WIDTH_A                            ; 3                                                                                                        ;
;     -- NUMWORDS_A                         ; 1024                                                                                                     ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                                   ;
;     -- WIDTH_B                            ; 1                                                                                                        ;
;     -- NUMWORDS_B                         ; 1                                                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                   ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                             ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                     ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                ;
; Entity Instance                           ; mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii63:ROM63|altsyncram:altsyncram_component   ;
;     -- OPERATION_MODE                     ; ROM                                                                                                      ;
;     -- WIDTH_A                            ; 3                                                                                                        ;
;     -- NUMWORDS_A                         ; 1024                                                                                                     ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                                   ;
;     -- WIDTH_B                            ; 1                                                                                                        ;
;     -- NUMWORDS_B                         ; 1                                                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                   ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                             ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                     ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                ;
; Entity Instance                           ; mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii64:ROM64|altsyncram:altsyncram_component   ;
;     -- OPERATION_MODE                     ; ROM                                                                                                      ;
;     -- WIDTH_A                            ; 3                                                                                                        ;
;     -- NUMWORDS_A                         ; 1024                                                                                                     ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                                   ;
;     -- WIDTH_B                            ; 1                                                                                                        ;
;     -- NUMWORDS_B                         ; 1                                                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                   ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                             ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                     ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                ;
; Entity Instance                           ; mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii65:ROM65|altsyncram:altsyncram_component   ;
;     -- OPERATION_MODE                     ; ROM                                                                                                      ;
;     -- WIDTH_A                            ; 3                                                                                                        ;
;     -- NUMWORDS_A                         ; 1024                                                                                                     ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                                   ;
;     -- WIDTH_B                            ; 1                                                                                                        ;
;     -- NUMWORDS_B                         ; 1                                                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                   ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                             ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                     ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                ;
; Entity Instance                           ; mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii66:ROM66|altsyncram:altsyncram_component   ;
;     -- OPERATION_MODE                     ; ROM                                                                                                      ;
;     -- WIDTH_A                            ; 3                                                                                                        ;
;     -- NUMWORDS_A                         ; 1024                                                                                                     ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                                   ;
;     -- WIDTH_B                            ; 1                                                                                                        ;
;     -- NUMWORDS_B                         ; 1                                                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                   ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                             ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                     ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                ;
; Entity Instance                           ; mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii67:ROM67|altsyncram:altsyncram_component   ;
;     -- OPERATION_MODE                     ; ROM                                                                                                      ;
;     -- WIDTH_A                            ; 3                                                                                                        ;
;     -- NUMWORDS_A                         ; 1024                                                                                                     ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                                   ;
;     -- WIDTH_B                            ; 1                                                                                                        ;
;     -- NUMWORDS_B                         ; 1                                                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                   ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                             ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                     ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                ;
; Entity Instance                           ; mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii68:ROM68|altsyncram:altsyncram_component   ;
;     -- OPERATION_MODE                     ; ROM                                                                                                      ;
;     -- WIDTH_A                            ; 3                                                                                                        ;
;     -- NUMWORDS_A                         ; 1024                                                                                                     ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                                   ;
;     -- WIDTH_B                            ; 1                                                                                                        ;
;     -- NUMWORDS_B                         ; 1                                                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                   ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                             ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                     ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                ;
; Entity Instance                           ; mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii69:ROM69|altsyncram:altsyncram_component   ;
;     -- OPERATION_MODE                     ; ROM                                                                                                      ;
;     -- WIDTH_A                            ; 3                                                                                                        ;
;     -- NUMWORDS_A                         ; 1024                                                                                                     ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                                   ;
;     -- WIDTH_B                            ; 1                                                                                                        ;
;     -- NUMWORDS_B                         ; 1                                                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                   ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                             ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                     ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                ;
; Entity Instance                           ; mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii70:ROM70|altsyncram:altsyncram_component   ;
;     -- OPERATION_MODE                     ; ROM                                                                                                      ;
;     -- WIDTH_A                            ; 3                                                                                                        ;
;     -- NUMWORDS_A                         ; 1024                                                                                                     ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                                   ;
;     -- WIDTH_B                            ; 1                                                                                                        ;
;     -- NUMWORDS_B                         ; 1                                                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                   ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                             ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                     ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                ;
; Entity Instance                           ; mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii71:ROM71|altsyncram:altsyncram_component   ;
;     -- OPERATION_MODE                     ; ROM                                                                                                      ;
;     -- WIDTH_A                            ; 3                                                                                                        ;
;     -- NUMWORDS_A                         ; 1024                                                                                                     ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                                   ;
;     -- WIDTH_B                            ; 1                                                                                                        ;
;     -- NUMWORDS_B                         ; 1                                                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                   ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                             ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                     ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                ;
; Entity Instance                           ; mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii72:ROM72|altsyncram:altsyncram_component   ;
;     -- OPERATION_MODE                     ; ROM                                                                                                      ;
;     -- WIDTH_A                            ; 3                                                                                                        ;
;     -- NUMWORDS_A                         ; 1024                                                                                                     ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                                   ;
;     -- WIDTH_B                            ; 1                                                                                                        ;
;     -- NUMWORDS_B                         ; 1                                                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                   ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                             ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                     ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                ;
; Entity Instance                           ; mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii73:ROM73|altsyncram:altsyncram_component   ;
;     -- OPERATION_MODE                     ; ROM                                                                                                      ;
;     -- WIDTH_A                            ; 3                                                                                                        ;
;     -- NUMWORDS_A                         ; 1024                                                                                                     ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                                   ;
;     -- WIDTH_B                            ; 1                                                                                                        ;
;     -- NUMWORDS_B                         ; 1                                                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                   ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                             ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                     ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                ;
; Entity Instance                           ; mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii74:ROM74|altsyncram:altsyncram_component   ;
;     -- OPERATION_MODE                     ; ROM                                                                                                      ;
;     -- WIDTH_A                            ; 3                                                                                                        ;
;     -- NUMWORDS_A                         ; 1024                                                                                                     ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                                   ;
;     -- WIDTH_B                            ; 1                                                                                                        ;
;     -- NUMWORDS_B                         ; 1                                                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                   ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                             ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                     ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                ;
; Entity Instance                           ; mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii75:ROM75|altsyncram:altsyncram_component   ;
;     -- OPERATION_MODE                     ; ROM                                                                                                      ;
;     -- WIDTH_A                            ; 3                                                                                                        ;
;     -- NUMWORDS_A                         ; 1024                                                                                                     ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                                   ;
;     -- WIDTH_B                            ; 1                                                                                                        ;
;     -- NUMWORDS_B                         ; 1                                                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                   ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                             ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                     ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                ;
; Entity Instance                           ; mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii76:ROM76|altsyncram:altsyncram_component   ;
;     -- OPERATION_MODE                     ; ROM                                                                                                      ;
;     -- WIDTH_A                            ; 3                                                                                                        ;
;     -- NUMWORDS_A                         ; 1024                                                                                                     ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                                   ;
;     -- WIDTH_B                            ; 1                                                                                                        ;
;     -- NUMWORDS_B                         ; 1                                                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                   ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                             ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                     ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                ;
; Entity Instance                           ; mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii77:ROM77|altsyncram:altsyncram_component   ;
;     -- OPERATION_MODE                     ; ROM                                                                                                      ;
;     -- WIDTH_A                            ; 3                                                                                                        ;
;     -- NUMWORDS_A                         ; 1024                                                                                                     ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                                   ;
;     -- WIDTH_B                            ; 1                                                                                                        ;
;     -- NUMWORDS_B                         ; 1                                                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                   ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                             ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                     ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                ;
; Entity Instance                           ; mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii78:ROM78|altsyncram:altsyncram_component   ;
;     -- OPERATION_MODE                     ; ROM                                                                                                      ;
;     -- WIDTH_A                            ; 3                                                                                                        ;
;     -- NUMWORDS_A                         ; 1024                                                                                                     ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                                   ;
;     -- WIDTH_B                            ; 1                                                                                                        ;
;     -- NUMWORDS_B                         ; 1                                                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                   ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                             ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                     ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                ;
; Entity Instance                           ; mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii79:ROM79|altsyncram:altsyncram_component   ;
;     -- OPERATION_MODE                     ; ROM                                                                                                      ;
;     -- WIDTH_A                            ; 3                                                                                                        ;
;     -- NUMWORDS_A                         ; 1024                                                                                                     ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                                   ;
;     -- WIDTH_B                            ; 1                                                                                                        ;
;     -- NUMWORDS_B                         ; 1                                                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                   ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                             ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                     ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                ;
; Entity Instance                           ; mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii80:ROM80|altsyncram:altsyncram_component   ;
;     -- OPERATION_MODE                     ; ROM                                                                                                      ;
;     -- WIDTH_A                            ; 3                                                                                                        ;
;     -- NUMWORDS_A                         ; 1024                                                                                                     ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                                   ;
;     -- WIDTH_B                            ; 1                                                                                                        ;
;     -- NUMWORDS_B                         ; 1                                                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                   ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                             ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                     ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                ;
; Entity Instance                           ; mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii81:ROM81|altsyncram:altsyncram_component   ;
;     -- OPERATION_MODE                     ; ROM                                                                                                      ;
;     -- WIDTH_A                            ; 3                                                                                                        ;
;     -- NUMWORDS_A                         ; 1024                                                                                                     ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                                   ;
;     -- WIDTH_B                            ; 1                                                                                                        ;
;     -- NUMWORDS_B                         ; 1                                                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                   ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                             ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                     ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                ;
; Entity Instance                           ; mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii82:ROM82|altsyncram:altsyncram_component   ;
;     -- OPERATION_MODE                     ; ROM                                                                                                      ;
;     -- WIDTH_A                            ; 3                                                                                                        ;
;     -- NUMWORDS_A                         ; 1024                                                                                                     ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                                   ;
;     -- WIDTH_B                            ; 1                                                                                                        ;
;     -- NUMWORDS_B                         ; 1                                                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                   ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                             ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                     ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                ;
; Entity Instance                           ; mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii83:ROM83|altsyncram:altsyncram_component   ;
;     -- OPERATION_MODE                     ; ROM                                                                                                      ;
;     -- WIDTH_A                            ; 3                                                                                                        ;
;     -- NUMWORDS_A                         ; 1024                                                                                                     ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                                   ;
;     -- WIDTH_B                            ; 1                                                                                                        ;
;     -- NUMWORDS_B                         ; 1                                                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                   ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                             ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                     ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                ;
; Entity Instance                           ; mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii84:ROM84|altsyncram:altsyncram_component   ;
;     -- OPERATION_MODE                     ; ROM                                                                                                      ;
;     -- WIDTH_A                            ; 3                                                                                                        ;
;     -- NUMWORDS_A                         ; 1024                                                                                                     ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                                   ;
;     -- WIDTH_B                            ; 1                                                                                                        ;
;     -- NUMWORDS_B                         ; 1                                                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                   ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                             ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                     ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                ;
; Entity Instance                           ; mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii85:ROM85|altsyncram:altsyncram_component   ;
;     -- OPERATION_MODE                     ; ROM                                                                                                      ;
;     -- WIDTH_A                            ; 3                                                                                                        ;
;     -- NUMWORDS_A                         ; 1024                                                                                                     ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                                   ;
;     -- WIDTH_B                            ; 1                                                                                                        ;
;     -- NUMWORDS_B                         ; 1                                                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                   ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                             ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                     ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                ;
; Entity Instance                           ; mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii86:ROM86|altsyncram:altsyncram_component   ;
;     -- OPERATION_MODE                     ; ROM                                                                                                      ;
;     -- WIDTH_A                            ; 3                                                                                                        ;
;     -- NUMWORDS_A                         ; 1024                                                                                                     ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                                   ;
;     -- WIDTH_B                            ; 1                                                                                                        ;
;     -- NUMWORDS_B                         ; 1                                                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                   ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                             ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                     ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                ;
; Entity Instance                           ; mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii87:ROM87|altsyncram:altsyncram_component   ;
;     -- OPERATION_MODE                     ; ROM                                                                                                      ;
;     -- WIDTH_A                            ; 3                                                                                                        ;
;     -- NUMWORDS_A                         ; 1024                                                                                                     ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                                   ;
;     -- WIDTH_B                            ; 1                                                                                                        ;
;     -- NUMWORDS_B                         ; 1                                                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                   ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                             ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                     ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                ;
; Entity Instance                           ; mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii88:ROM88|altsyncram:altsyncram_component   ;
;     -- OPERATION_MODE                     ; ROM                                                                                                      ;
;     -- WIDTH_A                            ; 3                                                                                                        ;
;     -- NUMWORDS_A                         ; 1024                                                                                                     ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                                   ;
;     -- WIDTH_B                            ; 1                                                                                                        ;
;     -- NUMWORDS_B                         ; 1                                                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                   ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                             ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                     ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                ;
; Entity Instance                           ; mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii89:ROM89|altsyncram:altsyncram_component   ;
;     -- OPERATION_MODE                     ; ROM                                                                                                      ;
;     -- WIDTH_A                            ; 3                                                                                                        ;
;     -- NUMWORDS_A                         ; 1024                                                                                                     ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                                   ;
;     -- WIDTH_B                            ; 1                                                                                                        ;
;     -- NUMWORDS_B                         ; 1                                                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                   ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                             ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                     ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                ;
; Entity Instance                           ; mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii90:ROM90|altsyncram:altsyncram_component   ;
;     -- OPERATION_MODE                     ; ROM                                                                                                      ;
;     -- WIDTH_A                            ; 3                                                                                                        ;
;     -- NUMWORDS_A                         ; 1024                                                                                                     ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                                   ;
;     -- WIDTH_B                            ; 1                                                                                                        ;
;     -- NUMWORDS_B                         ; 1                                                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                   ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                             ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                     ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                ;
; Entity Instance                           ; mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii91:ROM91|altsyncram:altsyncram_component   ;
;     -- OPERATION_MODE                     ; ROM                                                                                                      ;
;     -- WIDTH_A                            ; 3                                                                                                        ;
;     -- NUMWORDS_A                         ; 1024                                                                                                     ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                                   ;
;     -- WIDTH_B                            ; 1                                                                                                        ;
;     -- NUMWORDS_B                         ; 1                                                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                   ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                             ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                     ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                ;
; Entity Instance                           ; mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii92:ROM92|altsyncram:altsyncram_component   ;
;     -- OPERATION_MODE                     ; ROM                                                                                                      ;
;     -- WIDTH_A                            ; 3                                                                                                        ;
;     -- NUMWORDS_A                         ; 1024                                                                                                     ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                                   ;
;     -- WIDTH_B                            ; 1                                                                                                        ;
;     -- NUMWORDS_B                         ; 1                                                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                   ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                             ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                     ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                ;
; Entity Instance                           ; mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii93:ROM93|altsyncram:altsyncram_component   ;
;     -- OPERATION_MODE                     ; ROM                                                                                                      ;
;     -- WIDTH_A                            ; 3                                                                                                        ;
;     -- NUMWORDS_A                         ; 1024                                                                                                     ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                                   ;
;     -- WIDTH_B                            ; 1                                                                                                        ;
;     -- NUMWORDS_B                         ; 1                                                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                   ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                             ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                     ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                ;
; Entity Instance                           ; mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii94:ROM94|altsyncram:altsyncram_component   ;
;     -- OPERATION_MODE                     ; ROM                                                                                                      ;
;     -- WIDTH_A                            ; 3                                                                                                        ;
;     -- NUMWORDS_A                         ; 1024                                                                                                     ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                                   ;
;     -- WIDTH_B                            ; 1                                                                                                        ;
;     -- NUMWORDS_B                         ; 1                                                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                   ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                             ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                     ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                ;
; Entity Instance                           ; mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii95:ROM95|altsyncram:altsyncram_component   ;
;     -- OPERATION_MODE                     ; ROM                                                                                                      ;
;     -- WIDTH_A                            ; 3                                                                                                        ;
;     -- NUMWORDS_A                         ; 1024                                                                                                     ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                                   ;
;     -- WIDTH_B                            ; 1                                                                                                        ;
;     -- NUMWORDS_B                         ; 1                                                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                   ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                             ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                     ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                ;
; Entity Instance                           ; mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii96:ROM96|altsyncram:altsyncram_component   ;
;     -- OPERATION_MODE                     ; ROM                                                                                                      ;
;     -- WIDTH_A                            ; 3                                                                                                        ;
;     -- NUMWORDS_A                         ; 1024                                                                                                     ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                                   ;
;     -- WIDTH_B                            ; 1                                                                                                        ;
;     -- NUMWORDS_B                         ; 1                                                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                   ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                             ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                     ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                ;
; Entity Instance                           ; mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii97:ROM97|altsyncram:altsyncram_component   ;
;     -- OPERATION_MODE                     ; ROM                                                                                                      ;
;     -- WIDTH_A                            ; 3                                                                                                        ;
;     -- NUMWORDS_A                         ; 1024                                                                                                     ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                                   ;
;     -- WIDTH_B                            ; 1                                                                                                        ;
;     -- NUMWORDS_B                         ; 1                                                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                   ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                             ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                     ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                ;
; Entity Instance                           ; mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii98:ROM98|altsyncram:altsyncram_component   ;
;     -- OPERATION_MODE                     ; ROM                                                                                                      ;
;     -- WIDTH_A                            ; 3                                                                                                        ;
;     -- NUMWORDS_A                         ; 1024                                                                                                     ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                                   ;
;     -- WIDTH_B                            ; 1                                                                                                        ;
;     -- NUMWORDS_B                         ; 1                                                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                   ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                             ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                     ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                ;
; Entity Instance                           ; mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii99:ROM99|altsyncram:altsyncram_component   ;
;     -- OPERATION_MODE                     ; ROM                                                                                                      ;
;     -- WIDTH_A                            ; 3                                                                                                        ;
;     -- NUMWORDS_A                         ; 1024                                                                                                     ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                                   ;
;     -- WIDTH_B                            ; 1                                                                                                        ;
;     -- NUMWORDS_B                         ; 1                                                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                   ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                             ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                     ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                ;
; Entity Instance                           ; mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii100:ROM100|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                                                                                      ;
;     -- WIDTH_A                            ; 3                                                                                                        ;
;     -- NUMWORDS_A                         ; 1024                                                                                                     ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                                   ;
;     -- WIDTH_B                            ; 1                                                                                                        ;
;     -- NUMWORDS_B                         ; 1                                                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                   ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                             ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                     ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                ;
; Entity Instance                           ; mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii101:ROM101|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                                                                                      ;
;     -- WIDTH_A                            ; 3                                                                                                        ;
;     -- NUMWORDS_A                         ; 1024                                                                                                     ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                                   ;
;     -- WIDTH_B                            ; 1                                                                                                        ;
;     -- NUMWORDS_B                         ; 1                                                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                   ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                             ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                     ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                ;
; Entity Instance                           ; mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii102:ROM102|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                                                                                      ;
;     -- WIDTH_A                            ; 3                                                                                                        ;
;     -- NUMWORDS_A                         ; 1024                                                                                                     ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                                   ;
;     -- WIDTH_B                            ; 1                                                                                                        ;
;     -- NUMWORDS_B                         ; 1                                                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                   ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                             ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                     ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                ;
; Entity Instance                           ; mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii103:ROM103|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                                                                                      ;
;     -- WIDTH_A                            ; 3                                                                                                        ;
;     -- NUMWORDS_A                         ; 1024                                                                                                     ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                                   ;
;     -- WIDTH_B                            ; 1                                                                                                        ;
;     -- NUMWORDS_B                         ; 1                                                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                   ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                             ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                     ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                ;
; Entity Instance                           ; mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii104:ROM104|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                                                                                      ;
;     -- WIDTH_A                            ; 3                                                                                                        ;
;     -- NUMWORDS_A                         ; 1024                                                                                                     ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                                   ;
;     -- WIDTH_B                            ; 1                                                                                                        ;
;     -- NUMWORDS_B                         ; 1                                                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                   ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                             ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                     ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                ;
; Entity Instance                           ; mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii105:ROM105|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                                                                                      ;
;     -- WIDTH_A                            ; 3                                                                                                        ;
;     -- NUMWORDS_A                         ; 1024                                                                                                     ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                                   ;
;     -- WIDTH_B                            ; 1                                                                                                        ;
;     -- NUMWORDS_B                         ; 1                                                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                   ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                             ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                     ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                ;
; Entity Instance                           ; mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii106:ROM106|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                                                                                      ;
;     -- WIDTH_A                            ; 3                                                                                                        ;
;     -- NUMWORDS_A                         ; 1024                                                                                                     ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                                   ;
;     -- WIDTH_B                            ; 1                                                                                                        ;
;     -- NUMWORDS_B                         ; 1                                                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                   ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                             ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                     ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                ;
; Entity Instance                           ; mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii107:ROM107|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                                                                                      ;
;     -- WIDTH_A                            ; 3                                                                                                        ;
;     -- NUMWORDS_A                         ; 1024                                                                                                     ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                                   ;
;     -- WIDTH_B                            ; 1                                                                                                        ;
;     -- NUMWORDS_B                         ; 1                                                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                   ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                             ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                     ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                ;
; Entity Instance                           ; mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii108:ROM108|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                                                                                      ;
;     -- WIDTH_A                            ; 3                                                                                                        ;
;     -- NUMWORDS_A                         ; 1024                                                                                                     ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                                   ;
;     -- WIDTH_B                            ; 1                                                                                                        ;
;     -- NUMWORDS_B                         ; 1                                                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                   ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                             ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                     ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                ;
; Entity Instance                           ; mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii109:ROM109|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                                                                                      ;
;     -- WIDTH_A                            ; 3                                                                                                        ;
;     -- NUMWORDS_A                         ; 1024                                                                                                     ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                                   ;
;     -- WIDTH_B                            ; 1                                                                                                        ;
;     -- NUMWORDS_B                         ; 1                                                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                   ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                             ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                     ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                ;
; Entity Instance                           ; mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii110:ROM110|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                                                                                      ;
;     -- WIDTH_A                            ; 3                                                                                                        ;
;     -- NUMWORDS_A                         ; 1024                                                                                                     ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                                   ;
;     -- WIDTH_B                            ; 1                                                                                                        ;
;     -- NUMWORDS_B                         ; 1                                                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                   ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                             ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                     ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                ;
; Entity Instance                           ; mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii111:ROM111|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                                                                                      ;
;     -- WIDTH_A                            ; 3                                                                                                        ;
;     -- NUMWORDS_A                         ; 1024                                                                                                     ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                                   ;
;     -- WIDTH_B                            ; 1                                                                                                        ;
;     -- NUMWORDS_B                         ; 1                                                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                   ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                             ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                     ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                ;
; Entity Instance                           ; mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii112:ROM112|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                                                                                      ;
;     -- WIDTH_A                            ; 3                                                                                                        ;
;     -- NUMWORDS_A                         ; 1024                                                                                                     ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                                   ;
;     -- WIDTH_B                            ; 1                                                                                                        ;
;     -- NUMWORDS_B                         ; 1                                                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                   ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                             ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                     ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                ;
; Entity Instance                           ; mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii113:ROM113|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                                                                                      ;
;     -- WIDTH_A                            ; 3                                                                                                        ;
;     -- NUMWORDS_A                         ; 1024                                                                                                     ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                                   ;
;     -- WIDTH_B                            ; 1                                                                                                        ;
;     -- NUMWORDS_B                         ; 1                                                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                   ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                             ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                     ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                ;
; Entity Instance                           ; mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii114:ROM114|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                                                                                      ;
;     -- WIDTH_A                            ; 3                                                                                                        ;
;     -- NUMWORDS_A                         ; 1024                                                                                                     ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                                   ;
;     -- WIDTH_B                            ; 1                                                                                                        ;
;     -- NUMWORDS_B                         ; 1                                                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                   ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                             ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                     ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                ;
; Entity Instance                           ; mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii115:ROM115|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                                                                                      ;
;     -- WIDTH_A                            ; 3                                                                                                        ;
;     -- NUMWORDS_A                         ; 1024                                                                                                     ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                                   ;
;     -- WIDTH_B                            ; 1                                                                                                        ;
;     -- NUMWORDS_B                         ; 1                                                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                   ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                             ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                     ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                ;
; Entity Instance                           ; mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii116:ROM116|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                                                                                      ;
;     -- WIDTH_A                            ; 3                                                                                                        ;
;     -- NUMWORDS_A                         ; 1024                                                                                                     ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                                   ;
;     -- WIDTH_B                            ; 1                                                                                                        ;
;     -- NUMWORDS_B                         ; 1                                                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                   ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                             ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                     ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                ;
; Entity Instance                           ; mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii117:ROM117|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                                                                                      ;
;     -- WIDTH_A                            ; 3                                                                                                        ;
;     -- NUMWORDS_A                         ; 1024                                                                                                     ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                                   ;
;     -- WIDTH_B                            ; 1                                                                                                        ;
;     -- NUMWORDS_B                         ; 1                                                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                   ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                             ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                     ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                ;
; Entity Instance                           ; mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii118:ROM118|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                                                                                      ;
;     -- WIDTH_A                            ; 3                                                                                                        ;
;     -- NUMWORDS_A                         ; 1024                                                                                                     ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                                   ;
;     -- WIDTH_B                            ; 1                                                                                                        ;
;     -- NUMWORDS_B                         ; 1                                                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                   ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                             ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                     ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                ;
; Entity Instance                           ; mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii119:ROM119|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                                                                                      ;
;     -- WIDTH_A                            ; 3                                                                                                        ;
;     -- NUMWORDS_A                         ; 1024                                                                                                     ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                                   ;
;     -- WIDTH_B                            ; 1                                                                                                        ;
;     -- NUMWORDS_B                         ; 1                                                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                   ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                             ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                     ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                ;
; Entity Instance                           ; mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii120:ROM120|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                                                                                      ;
;     -- WIDTH_A                            ; 3                                                                                                        ;
;     -- NUMWORDS_A                         ; 1024                                                                                                     ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                                   ;
;     -- WIDTH_B                            ; 1                                                                                                        ;
;     -- NUMWORDS_B                         ; 1                                                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                   ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                             ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                     ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                ;
; Entity Instance                           ; mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii121:ROM121|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                                                                                      ;
;     -- WIDTH_A                            ; 3                                                                                                        ;
;     -- NUMWORDS_A                         ; 1024                                                                                                     ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                                   ;
;     -- WIDTH_B                            ; 1                                                                                                        ;
;     -- NUMWORDS_B                         ; 1                                                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                   ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                             ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                     ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                ;
; Entity Instance                           ; mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii122:ROM122|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                                                                                      ;
;     -- WIDTH_A                            ; 3                                                                                                        ;
;     -- NUMWORDS_A                         ; 1024                                                                                                     ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                                   ;
;     -- WIDTH_B                            ; 1                                                                                                        ;
;     -- NUMWORDS_B                         ; 1                                                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                   ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                             ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                     ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                ;
; Entity Instance                           ; mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii123:ROM123|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                                                                                      ;
;     -- WIDTH_A                            ; 3                                                                                                        ;
;     -- NUMWORDS_A                         ; 1024                                                                                                     ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                                   ;
;     -- WIDTH_B                            ; 1                                                                                                        ;
;     -- NUMWORDS_B                         ; 1                                                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                   ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                             ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                     ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                ;
; Entity Instance                           ; mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii124:ROM124|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                                                                                      ;
;     -- WIDTH_A                            ; 3                                                                                                        ;
;     -- NUMWORDS_A                         ; 1024                                                                                                     ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                                   ;
;     -- WIDTH_B                            ; 1                                                                                                        ;
;     -- NUMWORDS_B                         ; 1                                                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                   ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                             ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                     ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                ;
; Entity Instance                           ; mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii125:ROM125|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                                                                                      ;
;     -- WIDTH_A                            ; 3                                                                                                        ;
;     -- NUMWORDS_A                         ; 1024                                                                                                     ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                                   ;
;     -- WIDTH_B                            ; 1                                                                                                        ;
;     -- NUMWORDS_B                         ; 1                                                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                   ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                             ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                     ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                ;
; Entity Instance                           ; mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii126:ROM126|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                                                                                      ;
;     -- WIDTH_A                            ; 3                                                                                                        ;
;     -- NUMWORDS_A                         ; 1024                                                                                                     ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                                   ;
;     -- WIDTH_B                            ; 1                                                                                                        ;
;     -- NUMWORDS_B                         ; 1                                                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                   ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                             ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                     ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                ;
+-------------------------------------------+----------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii39:ROM39"                                                                                                              ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                           ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input  ; Warning  ; Input port expression (10 bits) is wider than the input port (8 bits) it drives.  The 2 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; q       ; Output ; Warning  ; Output or bidir port (8 bits) is wider than the port expression (3 bits) it drives; bit(s) "q[7..3]" have no fanouts                                                              ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mcuVGA:VGA|topController:topc|printChar:test|sprite:test" ;
+----------------+-------+----------+--------------------------------------------------+
; Port           ; Type  ; Severity ; Details                                          ;
+----------------+-------+----------+--------------------------------------------------+
; initialX[2..1] ; Input ; Info     ; Stuck at VCC                                     ;
; initialX[4]    ; Input ; Info     ; Stuck at VCC                                     ;
; initialX[3]    ; Input ; Info     ; Stuck at GND                                     ;
; initialX[0]    ; Input ; Info     ; Stuck at GND                                     ;
; initialY[4..2] ; Input ; Info     ; Stuck at VCC                                     ;
; initialY[9..8] ; Input ; Info     ; Stuck at GND                                     ;
; initialY[1..0] ; Input ; Info     ; Stuck at GND                                     ;
+----------------+-------+----------+--------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mcuVGA:VGA|VGAcontroller:cntVGA|counterXY:CXY"                                                                                                                               ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                                                                                 ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; counter_X ; Output ; Warning  ; Output or bidir port (10 bits) is smaller than the port expression (13 bits) it drives.  The 3 most-significant bit(s) in the port expression will be connected to GND. ;
; counter_Y ; Output ; Warning  ; Output or bidir port (10 bits) is smaller than the port expression (13 bits) it drives.  The 3 most-significant bit(s) in the port expression will be connected to GND. ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mcuVGA:VGA|VGAcontroller:cntVGA"                                                                                                    ;
+----------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                                         ;
+----------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------+
; counterX ; Output ; Warning  ; Output or bidir port (13 bits) is wider than the port expression (10 bits) it drives; bit(s) "counterX[12..10]" have no fanouts ;
; counterY ; Output ; Warning  ; Output or bidir port (13 bits) is wider than the port expression (10 bits) it drives; bit(s) "counterY[12..10]" have no fanouts ;
+----------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Port Connectivity Checks: "datapath:dp|mux2:ra1mux" ;
+------+-------+----------+---------------------------+
; Port ; Type  ; Severity ; Details                   ;
+------+-------+----------+---------------------------+
; d1   ; Input ; Info     ; Stuck at VCC              ;
+------+-------+----------+---------------------------+


+------------------------------------------------------+
; Port Connectivity Checks: "datapath:dp|adder:pcadd2" ;
+----------+-------+----------+------------------------+
; Port     ; Type  ; Severity ; Details                ;
+----------+-------+----------+------------------------+
; b[31..3] ; Input ; Info     ; Stuck at GND           ;
; b[1..0]  ; Input ; Info     ; Stuck at GND           ;
; b[2]     ; Input ; Info     ; Stuck at VCC           ;
+----------+-------+----------+------------------------+


+------------------------------------------------------+
; Port Connectivity Checks: "datapath:dp|adder:pcadd1" ;
+----------+-------+----------+------------------------+
; Port     ; Type  ; Severity ; Details                ;
+----------+-------+----------+------------------------+
; b[31..3] ; Input ; Info     ; Stuck at GND           ;
; b[1..0]  ; Input ; Info     ; Stuck at GND           ;
; b[2]     ; Input ; Info     ; Stuck at VCC           ;
+----------+-------+----------+------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "datapath:dp|instructionMemory:instMem"                                                                                                                                               ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                            ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (8 bits) it drives.  The 24 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "datapath:dp"                                                                                ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                             ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; ReadOutData  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; PC           ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; Result       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; Instr[11..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 966                         ;
;     CLR               ; 2                           ;
;     CLR SLD           ; 30                          ;
;     ENA               ; 864                         ;
;     ENA CLR           ; 4                           ;
;     ENA SCLR          ; 32                          ;
;     SCLR              ; 32                          ;
;     plain             ; 2                           ;
; arriav_lcell_comb     ; 2203                        ;
;     arith             ; 124                         ;
;         1 data inputs ; 124                         ;
;     extend            ; 3                           ;
;         7 data inputs ; 3                           ;
;     normal            ; 2043                        ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 3                           ;
;         2 data inputs ; 149                         ;
;         3 data inputs ; 224                         ;
;         4 data inputs ; 214                         ;
;         5 data inputs ; 410                         ;
;         6 data inputs ; 1042                        ;
;     shared            ; 33                          ;
;         0 data inputs ; 1                           ;
;         2 data inputs ; 9                           ;
;         3 data inputs ; 4                           ;
;         4 data inputs ; 19                          ;
; boundary_port         ; 31                          ;
; stratixv_ram_block    ; 285                         ;
;                       ;                             ;
; Max LUT depth         ; 12.00                       ;
; Average LUT depth     ; 7.85                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:22     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition
    Info: Processing started: Wed Jun 16 17:38:41 2021
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off VGAcontroller -c VGAcontroller
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file xorgate.sv
    Info (12023): Found entity 1: xorGate File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/xorGate.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file rom32.sv
    Info (12023): Found entity 1: ROM32 File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/ROM32.sv Line: 7
Info (12021): Found 1 design units, including 1 entities, in source file regfile.sv
    Info (12023): Found entity 1: regfile File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/regfile.sv Line: 13
Info (12021): Found 1 design units, including 1 entities, in source file procesadortest.sv
    Info (12023): Found entity 1: procesadorTest File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/procesadorTest.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file mux4a1.sv
    Info (12023): Found entity 1: mux4a1 File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/mux4a1.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file mux2.sv
    Info (12023): Found entity 1: mux2 File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/mux2.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file inv.sv
    Info (12023): Found entity 1: inv File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/inv.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file instructionmemory.sv
    Info (12023): Found entity 1: instructionMemory File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/instructionMemory.sv Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file flopr.sv
    Info (12023): Found entity 1: flopr File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/flopr.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file flopenr.sv
    Info (12023): Found entity 1: flopenr File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/flopenr.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file extend.sv
    Info (12023): Found entity 1: extend File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/extend.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file decoder.sv
    Info (12023): Found entity 1: decoder File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/decoder.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file datapath.sv
    Info (12023): Found entity 1: datapath File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/datapath.sv Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file datamemory.sv
    Info (12023): Found entity 1: dataMemory File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/dataMemory.sv Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file controller.sv
    Info (12023): Found entity 1: controller File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/controller.sv Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file conditioncheck.sv
    Info (12023): Found entity 1: conditionCheck File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/conditionCheck.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file conditionallogic.sv
    Info (12023): Found entity 1: conditionalLogic File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/conditionalLogic.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file armfortest.sv
    Info (12023): Found entity 1: armForTest File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/armForTest.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file arm.sv
    Info (12023): Found entity 1: arm File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/arm.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file alusinflags.sv
    Info (12023): Found entity 1: ALUSinFlags File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/ALUSinFlags.sv Line: 10
Info (12021): Found 1 design units, including 1 entities, in source file aluconflags.sv
    Info (12023): Found entity 1: ALUConFlags File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/ALUConFlags.sv Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file adderwithcarry.sv
    Info (12023): Found entity 1: adderWithCarry File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/adderWithCarry.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file adder.sv
    Info (12023): Found entity 1: adder File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/adder.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file clockdivider.sv
    Info (12023): Found entity 1: clockDivider File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/clockDivider.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file rgbdecoder.sv
    Info (12023): Found entity 1: rgbDecoder File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/rgbDecoder.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file addressgenerator.sv
    Info (12023): Found entity 1: addressGenerator File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/addressGenerator.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file vgacontroller.sv
    Info (12023): Found entity 1: VGAcontroller File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/VGAcontroller.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file counterxy.sv
    Info (12023): Found entity 1: counterXY File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/counterXY.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file printchar.sv
    Info (12023): Found entity 1: printChar File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/printChar.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file topcontroller.sv
    Info (12023): Found entity 1: topController File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/topController.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file mcuvga.sv
    Info (12023): Found entity 1: mcuVGA File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/mcuVGA.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file tb_vga.sv
    Info (12023): Found entity 1: tb_VGA File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/tb_VGA.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file tb_sprite.sv
    Info (12023): Found entity 1: tb_sprite File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/tb_sprite.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file tb_counterxy.sv
    Info (12023): Found entity 1: tb_counterXY File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/tb_counterXY.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file rgbdecodersprite.sv
    Info (12023): Found entity 1: rgbDecoderSprite File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/rgbDecoderSprite.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file charmux.sv
    Info (12023): Found entity 1: charMux File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/charMux.sv Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file sprite.sv
    Info (12023): Found entity 1: sprite File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/sprite.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file comparator.sv
    Info (12023): Found entity 1: comparator File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/comparator.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file ascii65.v
    Info (12023): Found entity 1: ascii65 File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/ascii65.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file ascii72.v
    Info (12023): Found entity 1: ascii72 File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/ascii72.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file ascii76.v
    Info (12023): Found entity 1: ascii76 File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/ascii76.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file ascii79.v
    Info (12023): Found entity 1: ascii79 File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/ascii79.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file ascii32.v
    Info (12023): Found entity 1: ascii32 File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/ascii32.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file ascii33.v
    Info (12023): Found entity 1: ascii33 File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/ascii33.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file ascii34.v
    Info (12023): Found entity 1: ascii34 File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/ascii34.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file ascii35.v
    Info (12023): Found entity 1: ascii35 File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/ascii35.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file ascii36.v
    Info (12023): Found entity 1: ascii36 File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/ascii36.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file ascii37.v
    Info (12023): Found entity 1: ascii37 File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/ascii37.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file ascii38.v
    Info (12023): Found entity 1: ascii38 File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/ascii38.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file ascii39.v
    Info (12023): Found entity 1: ascii39 File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/ascii39.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file ascii40.v
    Info (12023): Found entity 1: ascii40 File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/ascii40.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file ascii41.v
    Info (12023): Found entity 1: ascii41 File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/ascii41.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file ascii42.v
    Info (12023): Found entity 1: ascii42 File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/ascii42.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file ascii43.v
    Info (12023): Found entity 1: ascii43 File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/ascii43.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file ascii44.v
    Info (12023): Found entity 1: ascii44 File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/ascii44.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file ascii45.v
    Info (12023): Found entity 1: ascii45 File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/ascii45.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file ascii46.v
    Info (12023): Found entity 1: ascii46 File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/ascii46.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file ascii47.v
    Info (12023): Found entity 1: ascii47 File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/ascii47.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file ascii48.v
    Info (12023): Found entity 1: ascii48 File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/ascii48.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file ascii49.v
    Info (12023): Found entity 1: ascii49 File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/ascii49.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file ascii50.v
    Info (12023): Found entity 1: ascii50 File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/ascii50.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file ascii51.v
    Info (12023): Found entity 1: ascii51 File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/ascii51.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file ascii52.v
    Info (12023): Found entity 1: ascii52 File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/ascii52.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file ascii53.v
    Info (12023): Found entity 1: ascii53 File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/ascii53.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file ascii54.v
    Info (12023): Found entity 1: ascii54 File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/ascii54.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file ascii55.v
    Info (12023): Found entity 1: ascii55 File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/ascii55.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file ascii56.v
    Info (12023): Found entity 1: ascii56 File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/ascii56.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file ascii57.v
    Info (12023): Found entity 1: ascii57 File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/ascii57.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file ascii58.v
    Info (12023): Found entity 1: ascii58 File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/ascii58.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file ascii59.v
    Info (12023): Found entity 1: ascii59 File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/ascii59.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file ascii60.v
    Info (12023): Found entity 1: ascii60 File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/ascii60.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file ascii61.v
    Info (12023): Found entity 1: ascii61 File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/ascii61.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file ascii62.v
    Info (12023): Found entity 1: ascii62 File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/ascii62.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file ascii63.v
    Info (12023): Found entity 1: ascii63 File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/ascii63.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file ascii64.v
    Info (12023): Found entity 1: ascii64 File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/ascii64.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file ascii66.v
    Info (12023): Found entity 1: ascii66 File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/ascii66.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file ascii67.v
    Info (12023): Found entity 1: ascii67 File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/ascii67.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file ascii68.v
    Info (12023): Found entity 1: ascii68 File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/ascii68.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file ascii69.v
    Info (12023): Found entity 1: ascii69 File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/ascii69.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file ascii70.v
    Info (12023): Found entity 1: ascii70 File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/ascii70.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file ascii71.v
    Info (12023): Found entity 1: ascii71 File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/ascii71.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file ascii73.v
    Info (12023): Found entity 1: ascii73 File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/ascii73.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file ascii74.v
    Info (12023): Found entity 1: ascii74 File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/ascii74.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file ascii75.v
    Info (12023): Found entity 1: ascii75 File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/ascii75.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file ascii77.v
    Info (12023): Found entity 1: ascii77 File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/ascii77.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file ascii78.v
    Info (12023): Found entity 1: ascii78 File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/ascii78.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file ascii80.v
    Info (12023): Found entity 1: ascii80 File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/ascii80.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file ascii81.v
    Info (12023): Found entity 1: ascii81 File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/ascii81.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file ascii82.v
    Info (12023): Found entity 1: ascii82 File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/ascii82.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file ascii83.v
    Info (12023): Found entity 1: ascii83 File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/ascii83.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file ascii84.v
    Info (12023): Found entity 1: ascii84 File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/ascii84.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file ascii85.v
    Info (12023): Found entity 1: ascii85 File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/ascii85.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file ascii86.v
    Info (12023): Found entity 1: ascii86 File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/ascii86.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file ascii87.v
    Info (12023): Found entity 1: ascii87 File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/ascii87.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file ascii88.v
    Info (12023): Found entity 1: ascii88 File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/ascii88.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file ascii89.v
    Info (12023): Found entity 1: ascii89 File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/ascii89.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file ascii90.v
    Info (12023): Found entity 1: ascii90 File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/ascii90.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file ascii91.v
    Info (12023): Found entity 1: ascii91 File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/ascii91.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file ascii92.v
    Info (12023): Found entity 1: ascii92 File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/ascii92.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file ascii93.v
    Info (12023): Found entity 1: ascii93 File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/ascii93.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file ascii94.v
    Info (12023): Found entity 1: ascii94 File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/ascii94.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file ascii95.v
    Info (12023): Found entity 1: ascii95 File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/ascii95.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file ascii96.v
    Info (12023): Found entity 1: ascii96 File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/ascii96.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file ascii97.v
    Info (12023): Found entity 1: ascii97 File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/ascii97.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file ascii98.v
    Info (12023): Found entity 1: ascii98 File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/ascii98.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file ascii99.v
    Info (12023): Found entity 1: ascii99 File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/ascii99.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file ascii100.v
    Info (12023): Found entity 1: ascii100 File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/ascii100.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file ascii101.v
    Info (12023): Found entity 1: ascii101 File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/ascii101.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file ascii102.v
    Info (12023): Found entity 1: ascii102 File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/ascii102.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file ascii103.v
    Info (12023): Found entity 1: ascii103 File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/ascii103.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file ascii104.v
    Info (12023): Found entity 1: ascii104 File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/ascii104.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file ascii105.v
    Info (12023): Found entity 1: ascii105 File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/ascii105.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file ascii106.v
    Info (12023): Found entity 1: ascii106 File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/ascii106.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file ascii107.v
    Info (12023): Found entity 1: ascii107 File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/ascii107.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file ascii108.v
    Info (12023): Found entity 1: ascii108 File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/ascii108.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file ascii109.v
    Info (12023): Found entity 1: ascii109 File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/ascii109.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file ascii110.v
    Info (12023): Found entity 1: ascii110 File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/ascii110.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file ascii111.v
    Info (12023): Found entity 1: ascii111 File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/ascii111.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file ascii112.v
    Info (12023): Found entity 1: ascii112 File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/ascii112.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file ascii113.v
    Info (12023): Found entity 1: ascii113 File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/ascii113.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file ascii114.v
    Info (12023): Found entity 1: ascii114 File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/ascii114.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file ascii115.v
    Info (12023): Found entity 1: ascii115 File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/ascii115.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file ascii116.v
    Info (12023): Found entity 1: ascii116 File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/ascii116.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file ascii117.v
    Info (12023): Found entity 1: ascii117 File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/ascii117.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file ascii118.v
    Info (12023): Found entity 1: ascii118 File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/ascii118.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file ascii119.v
    Info (12023): Found entity 1: ascii119 File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/ascii119.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file ascii120.v
    Info (12023): Found entity 1: ascii120 File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/ascii120.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file ascii121.v
    Info (12023): Found entity 1: ascii121 File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/ascii121.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file ascii122.v
    Info (12023): Found entity 1: ascii122 File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/ascii122.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file ascii123.v
    Info (12023): Found entity 1: ascii123 File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/ascii123.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file ascii124.v
    Info (12023): Found entity 1: ascii124 File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/ascii124.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file ascii125.v
    Info (12023): Found entity 1: ascii125 File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/ascii125.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file ascii126.v
    Info (12023): Found entity 1: ascii126 File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/ascii126.v Line: 40
Warning (10236): Verilog HDL Implicit Net warning at armForTest.sv(30): created implicit net for "addressForVga" File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/armForTest.sv Line: 30
Warning (10236): Verilog HDL Implicit Net warning at tb_sprite.sv(9): created implicit net for "clk" File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/tb_sprite.sv Line: 9
Info (12127): Elaborating entity "arm" for the top level hierarchy
Info (12128): Elaborating entity "controller" for hierarchy "controller:c" File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/arm.sv Line: 28
Info (12128): Elaborating entity "decoder" for hierarchy "controller:c|decoder:dec" File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/controller.sv Line: 25
Info (12128): Elaborating entity "conditionalLogic" for hierarchy "controller:c|conditionalLogic:cl" File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/controller.sv Line: 29
Info (12128): Elaborating entity "flopenr" for hierarchy "controller:c|conditionalLogic:cl|flopenr:flagreg1" File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/conditionalLogic.sv Line: 15
Info (12128): Elaborating entity "conditionCheck" for hierarchy "controller:c|conditionalLogic:cl|conditionCheck:condCheck" File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/conditionalLogic.sv Line: 19
Info (12128): Elaborating entity "datapath" for hierarchy "datapath:dp" File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/arm.sv Line: 42
Info (12128): Elaborating entity "mux2" for hierarchy "datapath:dp|mux2:pcmux" File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/datapath.sv Line: 40
Info (12128): Elaborating entity "flopr" for hierarchy "datapath:dp|flopr:pcreg" File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/datapath.sv Line: 41
Info (12128): Elaborating entity "instructionMemory" for hierarchy "datapath:dp|instructionMemory:instMem" File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/datapath.sv Line: 43
Info (12128): Elaborating entity "adder" for hierarchy "datapath:dp|adder:pcadd1" File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/datapath.sv Line: 45
Info (12128): Elaborating entity "mux2" for hierarchy "datapath:dp|mux2:ra1mux" File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/datapath.sv Line: 49
Info (12128): Elaborating entity "regfile" for hierarchy "datapath:dp|regfile:rf" File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/datapath.sv Line: 54
Info (12128): Elaborating entity "extend" for hierarchy "datapath:dp|extend:ext" File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/datapath.sv Line: 55
Info (12128): Elaborating entity "ALUConFlags" for hierarchy "datapath:dp|ALUConFlags:alu" File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/datapath.sv Line: 59
Info (12128): Elaborating entity "ALUSinFlags" for hierarchy "datapath:dp|ALUConFlags:alu|ALUSinFlags:aluSinFlags" File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/ALUConFlags.sv Line: 20
Info (12128): Elaborating entity "adderWithCarry" for hierarchy "datapath:dp|ALUConFlags:alu|ALUSinFlags:aluSinFlags|adderWithCarry:adderALU" File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/ALUSinFlags.sv Line: 20
Info (12128): Elaborating entity "xorGate" for hierarchy "datapath:dp|ALUConFlags:alu|ALUSinFlags:aluSinFlags|xorGate:xorAlu" File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/ALUSinFlags.sv Line: 21
Info (12128): Elaborating entity "inv" for hierarchy "datapath:dp|ALUConFlags:alu|ALUSinFlags:aluSinFlags|inv:invAlu" File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/ALUSinFlags.sv Line: 22
Info (12128): Elaborating entity "mux4a1" for hierarchy "datapath:dp|ALUConFlags:alu|ALUSinFlags:aluSinFlags|mux4a1:mux4" File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/ALUSinFlags.sv Line: 23
Info (12128): Elaborating entity "dataMemory" for hierarchy "datapath:dp|dataMemory:outDataMemory" File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/datapath.sv Line: 61
Info (12128): Elaborating entity "ROM32" for hierarchy "datapath:dp|ROM32:romInputData" File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/datapath.sv Line: 62
Info (12128): Elaborating entity "mcuVGA" for hierarchy "mcuVGA:VGA" File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/arm.sv Line: 48
Info (12128): Elaborating entity "clockDivider" for hierarchy "mcuVGA:VGA|clockDivider:dvclk" File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/mcuVGA.sv Line: 12
Info (12128): Elaborating entity "VGAcontroller" for hierarchy "mcuVGA:VGA|VGAcontroller:cntVGA" File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/mcuVGA.sv Line: 15
Info (12128): Elaborating entity "counterXY" for hierarchy "mcuVGA:VGA|VGAcontroller:cntVGA|counterXY:CXY" File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/VGAcontroller.sv Line: 8
Warning (10230): Verilog HDL assignment warning at counterXY.sv(21): truncated value with size 32 to match size of target (10) File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/counterXY.sv Line: 21
Warning (10230): Verilog HDL assignment warning at counterXY.sv(22): truncated value with size 32 to match size of target (10) File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/counterXY.sv Line: 22
Info (12128): Elaborating entity "topController" for hierarchy "mcuVGA:VGA|topController:topc" File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/mcuVGA.sv Line: 19
Info (12128): Elaborating entity "printChar" for hierarchy "mcuVGA:VGA|topController:topc|printChar:test" File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/topController.sv Line: 15
Warning (10230): Verilog HDL assignment warning at printChar.sv(25): truncated value with size 11 to match size of target (8) File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/printChar.sv Line: 25
Warning (10230): Verilog HDL assignment warning at printChar.sv(32): truncated value with size 11 to match size of target (8) File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/printChar.sv Line: 32
Warning (10230): Verilog HDL assignment warning at printChar.sv(39): truncated value with size 11 to match size of target (8) File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/printChar.sv Line: 39
Warning (10230): Verilog HDL assignment warning at printChar.sv(46): truncated value with size 11 to match size of target (8) File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/printChar.sv Line: 46
Warning (10230): Verilog HDL assignment warning at printChar.sv(53): truncated value with size 11 to match size of target (8) File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/printChar.sv Line: 53
Warning (10230): Verilog HDL assignment warning at printChar.sv(60): truncated value with size 11 to match size of target (8) File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/printChar.sv Line: 60
Warning (10230): Verilog HDL assignment warning at printChar.sv(67): truncated value with size 11 to match size of target (8) File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/printChar.sv Line: 67
Warning (10230): Verilog HDL assignment warning at printChar.sv(74): truncated value with size 11 to match size of target (8) File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/printChar.sv Line: 74
Warning (10230): Verilog HDL assignment warning at printChar.sv(81): truncated value with size 11 to match size of target (8) File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/printChar.sv Line: 81
Warning (10230): Verilog HDL assignment warning at printChar.sv(88): truncated value with size 11 to match size of target (8) File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/printChar.sv Line: 88
Warning (10230): Verilog HDL assignment warning at printChar.sv(95): truncated value with size 11 to match size of target (8) File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/printChar.sv Line: 95
Warning (10230): Verilog HDL assignment warning at printChar.sv(102): truncated value with size 11 to match size of target (8) File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/printChar.sv Line: 102
Warning (10230): Verilog HDL assignment warning at printChar.sv(109): truncated value with size 11 to match size of target (8) File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/printChar.sv Line: 109
Warning (10230): Verilog HDL assignment warning at printChar.sv(116): truncated value with size 11 to match size of target (8) File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/printChar.sv Line: 116
Warning (10230): Verilog HDL assignment warning at printChar.sv(123): truncated value with size 11 to match size of target (8) File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/printChar.sv Line: 123
Warning (10230): Verilog HDL assignment warning at printChar.sv(130): truncated value with size 11 to match size of target (8) File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/printChar.sv Line: 130
Warning (10230): Verilog HDL assignment warning at printChar.sv(137): truncated value with size 11 to match size of target (8) File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/printChar.sv Line: 137
Warning (10230): Verilog HDL assignment warning at printChar.sv(144): truncated value with size 11 to match size of target (8) File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/printChar.sv Line: 144
Warning (10230): Verilog HDL assignment warning at printChar.sv(151): truncated value with size 11 to match size of target (8) File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/printChar.sv Line: 151
Warning (10230): Verilog HDL assignment warning at printChar.sv(158): truncated value with size 11 to match size of target (8) File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/printChar.sv Line: 158
Warning (10230): Verilog HDL assignment warning at printChar.sv(165): truncated value with size 11 to match size of target (8) File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/printChar.sv Line: 165
Warning (10230): Verilog HDL assignment warning at printChar.sv(172): truncated value with size 11 to match size of target (8) File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/printChar.sv Line: 172
Warning (10230): Verilog HDL assignment warning at printChar.sv(179): truncated value with size 11 to match size of target (8) File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/printChar.sv Line: 179
Warning (10230): Verilog HDL assignment warning at printChar.sv(186): truncated value with size 11 to match size of target (8) File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/printChar.sv Line: 186
Warning (10230): Verilog HDL assignment warning at printChar.sv(193): truncated value with size 11 to match size of target (8) File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/printChar.sv Line: 193
Warning (10230): Verilog HDL assignment warning at printChar.sv(200): truncated value with size 11 to match size of target (8) File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/printChar.sv Line: 200
Warning (10230): Verilog HDL assignment warning at printChar.sv(207): truncated value with size 11 to match size of target (8) File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/printChar.sv Line: 207
Warning (10230): Verilog HDL assignment warning at printChar.sv(214): truncated value with size 11 to match size of target (8) File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/printChar.sv Line: 214
Warning (10230): Verilog HDL assignment warning at printChar.sv(221): truncated value with size 11 to match size of target (8) File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/printChar.sv Line: 221
Warning (10230): Verilog HDL assignment warning at printChar.sv(228): truncated value with size 11 to match size of target (8) File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/printChar.sv Line: 228
Warning (10230): Verilog HDL assignment warning at printChar.sv(235): truncated value with size 11 to match size of target (8) File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/printChar.sv Line: 235
Warning (10230): Verilog HDL assignment warning at printChar.sv(242): truncated value with size 11 to match size of target (8) File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/printChar.sv Line: 242
Warning (10230): Verilog HDL assignment warning at printChar.sv(248): truncated value with size 11 to match size of target (8) File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/printChar.sv Line: 248
Warning (10230): Verilog HDL assignment warning at printChar.sv(255): truncated value with size 11 to match size of target (8) File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/printChar.sv Line: 255
Warning (10230): Verilog HDL assignment warning at printChar.sv(262): truncated value with size 11 to match size of target (8) File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/printChar.sv Line: 262
Warning (10230): Verilog HDL assignment warning at printChar.sv(269): truncated value with size 11 to match size of target (8) File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/printChar.sv Line: 269
Warning (10230): Verilog HDL assignment warning at printChar.sv(276): truncated value with size 11 to match size of target (8) File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/printChar.sv Line: 276
Warning (10230): Verilog HDL assignment warning at printChar.sv(283): truncated value with size 11 to match size of target (8) File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/printChar.sv Line: 283
Warning (10230): Verilog HDL assignment warning at printChar.sv(290): truncated value with size 11 to match size of target (8) File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/printChar.sv Line: 290
Warning (10230): Verilog HDL assignment warning at printChar.sv(297): truncated value with size 11 to match size of target (8) File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/printChar.sv Line: 297
Warning (10230): Verilog HDL assignment warning at printChar.sv(304): truncated value with size 11 to match size of target (8) File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/printChar.sv Line: 304
Warning (10230): Verilog HDL assignment warning at printChar.sv(311): truncated value with size 11 to match size of target (8) File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/printChar.sv Line: 311
Warning (10230): Verilog HDL assignment warning at printChar.sv(318): truncated value with size 11 to match size of target (8) File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/printChar.sv Line: 318
Warning (10230): Verilog HDL assignment warning at printChar.sv(325): truncated value with size 11 to match size of target (8) File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/printChar.sv Line: 325
Warning (10230): Verilog HDL assignment warning at printChar.sv(332): truncated value with size 11 to match size of target (8) File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/printChar.sv Line: 332
Warning (10230): Verilog HDL assignment warning at printChar.sv(339): truncated value with size 11 to match size of target (8) File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/printChar.sv Line: 339
Warning (10230): Verilog HDL assignment warning at printChar.sv(346): truncated value with size 11 to match size of target (8) File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/printChar.sv Line: 346
Warning (10230): Verilog HDL assignment warning at printChar.sv(353): truncated value with size 11 to match size of target (8) File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/printChar.sv Line: 353
Warning (10230): Verilog HDL assignment warning at printChar.sv(360): truncated value with size 11 to match size of target (8) File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/printChar.sv Line: 360
Warning (10230): Verilog HDL assignment warning at printChar.sv(367): truncated value with size 11 to match size of target (8) File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/printChar.sv Line: 367
Warning (10230): Verilog HDL assignment warning at printChar.sv(374): truncated value with size 11 to match size of target (8) File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/printChar.sv Line: 374
Warning (10230): Verilog HDL assignment warning at printChar.sv(381): truncated value with size 11 to match size of target (8) File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/printChar.sv Line: 381
Warning (10230): Verilog HDL assignment warning at printChar.sv(388): truncated value with size 11 to match size of target (8) File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/printChar.sv Line: 388
Warning (10230): Verilog HDL assignment warning at printChar.sv(395): truncated value with size 11 to match size of target (8) File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/printChar.sv Line: 395
Warning (10230): Verilog HDL assignment warning at printChar.sv(402): truncated value with size 11 to match size of target (8) File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/printChar.sv Line: 402
Warning (10230): Verilog HDL assignment warning at printChar.sv(409): truncated value with size 11 to match size of target (8) File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/printChar.sv Line: 409
Warning (10230): Verilog HDL assignment warning at printChar.sv(416): truncated value with size 11 to match size of target (8) File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/printChar.sv Line: 416
Warning (10230): Verilog HDL assignment warning at printChar.sv(423): truncated value with size 11 to match size of target (8) File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/printChar.sv Line: 423
Warning (10230): Verilog HDL assignment warning at printChar.sv(430): truncated value with size 11 to match size of target (8) File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/printChar.sv Line: 430
Warning (10230): Verilog HDL assignment warning at printChar.sv(437): truncated value with size 11 to match size of target (8) File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/printChar.sv Line: 437
Warning (10230): Verilog HDL assignment warning at printChar.sv(444): truncated value with size 11 to match size of target (8) File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/printChar.sv Line: 444
Warning (10240): Verilog HDL Always Construct warning at printChar.sv(23): inferring latch(es) for variable "address", which holds its previous value in one or more paths through the always construct File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/printChar.sv Line: 23
Warning (10240): Verilog HDL Always Construct warning at printChar.sv(23): inferring latch(es) for variable "initialX", which holds its previous value in one or more paths through the always construct File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/printChar.sv Line: 23
Warning (10240): Verilog HDL Always Construct warning at printChar.sv(23): inferring latch(es) for variable "initialY", which holds its previous value in one or more paths through the always construct File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/printChar.sv Line: 23
Warning (10240): Verilog HDL Always Construct warning at printChar.sv(23): inferring latch(es) for variable "char", which holds its previous value in one or more paths through the always construct File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/printChar.sv Line: 23
Info (10041): Inferred latch for "char[0]" at printChar.sv(23) File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/printChar.sv Line: 23
Info (10041): Inferred latch for "char[1]" at printChar.sv(23) File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/printChar.sv Line: 23
Info (10041): Inferred latch for "char[2]" at printChar.sv(23) File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/printChar.sv Line: 23
Info (10041): Inferred latch for "char[3]" at printChar.sv(23) File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/printChar.sv Line: 23
Info (10041): Inferred latch for "char[4]" at printChar.sv(23) File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/printChar.sv Line: 23
Info (10041): Inferred latch for "char[5]" at printChar.sv(23) File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/printChar.sv Line: 23
Info (10041): Inferred latch for "char[6]" at printChar.sv(23) File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/printChar.sv Line: 23
Info (10041): Inferred latch for "char[7]" at printChar.sv(23) File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/printChar.sv Line: 23
Info (10041): Inferred latch for "initialY[0]" at printChar.sv(23) File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/printChar.sv Line: 23
Info (10041): Inferred latch for "initialY[1]" at printChar.sv(23) File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/printChar.sv Line: 23
Info (10041): Inferred latch for "initialY[2]" at printChar.sv(23) File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/printChar.sv Line: 23
Info (10041): Inferred latch for "initialY[3]" at printChar.sv(23) File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/printChar.sv Line: 23
Info (10041): Inferred latch for "initialY[4]" at printChar.sv(23) File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/printChar.sv Line: 23
Info (10041): Inferred latch for "initialY[5]" at printChar.sv(23) File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/printChar.sv Line: 23
Info (10041): Inferred latch for "initialY[6]" at printChar.sv(23) File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/printChar.sv Line: 23
Info (10041): Inferred latch for "initialY[7]" at printChar.sv(23) File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/printChar.sv Line: 23
Info (10041): Inferred latch for "initialY[8]" at printChar.sv(23) File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/printChar.sv Line: 23
Info (10041): Inferred latch for "initialY[9]" at printChar.sv(23) File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/printChar.sv Line: 23
Info (10041): Inferred latch for "initialX[0]" at printChar.sv(23) File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/printChar.sv Line: 23
Info (10041): Inferred latch for "initialX[1]" at printChar.sv(23) File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/printChar.sv Line: 23
Info (10041): Inferred latch for "initialX[2]" at printChar.sv(23) File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/printChar.sv Line: 23
Info (10041): Inferred latch for "initialX[3]" at printChar.sv(23) File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/printChar.sv Line: 23
Info (10041): Inferred latch for "initialX[4]" at printChar.sv(23) File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/printChar.sv Line: 23
Info (10041): Inferred latch for "initialX[5]" at printChar.sv(23) File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/printChar.sv Line: 23
Info (10041): Inferred latch for "initialX[6]" at printChar.sv(23) File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/printChar.sv Line: 23
Info (10041): Inferred latch for "initialX[7]" at printChar.sv(23) File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/printChar.sv Line: 23
Info (10041): Inferred latch for "initialX[8]" at printChar.sv(23) File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/printChar.sv Line: 23
Info (10041): Inferred latch for "initialX[9]" at printChar.sv(23) File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/printChar.sv Line: 23
Info (10041): Inferred latch for "address[0]" at printChar.sv(23) File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/printChar.sv Line: 23
Info (10041): Inferred latch for "address[1]" at printChar.sv(23) File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/printChar.sv Line: 23
Info (10041): Inferred latch for "address[2]" at printChar.sv(23) File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/printChar.sv Line: 23
Info (10041): Inferred latch for "address[3]" at printChar.sv(23) File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/printChar.sv Line: 23
Info (10041): Inferred latch for "address[4]" at printChar.sv(23) File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/printChar.sv Line: 23
Info (10041): Inferred latch for "address[5]" at printChar.sv(23) File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/printChar.sv Line: 23
Info (10041): Inferred latch for "address[6]" at printChar.sv(23) File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/printChar.sv Line: 23
Info (10041): Inferred latch for "address[7]" at printChar.sv(23) File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/printChar.sv Line: 23
Info (12128): Elaborating entity "sprite" for hierarchy "mcuVGA:VGA|topController:topc|printChar:test|sprite:test" File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/printChar.sv Line: 18
Info (12128): Elaborating entity "addressGenerator" for hierarchy "mcuVGA:VGA|topController:topc|printChar:test|sprite:test|addressGenerator:direccionesM" File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/sprite.sv Line: 26
Info (12128): Elaborating entity "ascii32" for hierarchy "mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii32:ROM32" File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/sprite.sv Line: 30
Info (12128): Elaborating entity "altsyncram" for hierarchy "mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii32:ROM32|altsyncram:altsyncram_component" File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/ascii32.v Line: 82
Info (12130): Elaborated megafunction instantiation "mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii32:ROM32|altsyncram:altsyncram_component" File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/ascii32.v Line: 82
Info (12133): Instantiated megafunction "mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii32:ROM32|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/ascii32.v Line: 82
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "32.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "1024"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "widthad_a" = "10"
    Info (12134): Parameter "width_a" = "3"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_30f1.tdf
    Info (12023): Found entity 1: altsyncram_30f1 File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/db/altsyncram_30f1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_30f1" for hierarchy "mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii32:ROM32|altsyncram:altsyncram_component|altsyncram_30f1:auto_generated" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "ascii33" for hierarchy "mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii33:ROM33" File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/sprite.sv Line: 31
Info (12128): Elaborating entity "altsyncram" for hierarchy "mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii33:ROM33|altsyncram:altsyncram_component" File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/ascii33.v Line: 82
Info (12130): Elaborated megafunction instantiation "mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii33:ROM33|altsyncram:altsyncram_component" File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/ascii33.v Line: 82
Info (12133): Instantiated megafunction "mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii33:ROM33|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/ascii33.v Line: 82
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "33.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "1024"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "widthad_a" = "10"
    Info (12134): Parameter "width_a" = "3"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_40f1.tdf
    Info (12023): Found entity 1: altsyncram_40f1 File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/db/altsyncram_40f1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_40f1" for hierarchy "mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii33:ROM33|altsyncram:altsyncram_component|altsyncram_40f1:auto_generated" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "ascii34" for hierarchy "mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii34:ROM34" File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/sprite.sv Line: 32
Info (12128): Elaborating entity "altsyncram" for hierarchy "mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii34:ROM34|altsyncram:altsyncram_component" File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/ascii34.v Line: 82
Info (12130): Elaborated megafunction instantiation "mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii34:ROM34|altsyncram:altsyncram_component" File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/ascii34.v Line: 82
Info (12133): Instantiated megafunction "mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii34:ROM34|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/ascii34.v Line: 82
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "34.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "1024"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "widthad_a" = "10"
    Info (12134): Parameter "width_a" = "3"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_50f1.tdf
    Info (12023): Found entity 1: altsyncram_50f1 File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/db/altsyncram_50f1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_50f1" for hierarchy "mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii34:ROM34|altsyncram:altsyncram_component|altsyncram_50f1:auto_generated" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "ascii35" for hierarchy "mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii35:ROM35" File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/sprite.sv Line: 33
Info (12128): Elaborating entity "altsyncram" for hierarchy "mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii35:ROM35|altsyncram:altsyncram_component" File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/ascii35.v Line: 82
Info (12130): Elaborated megafunction instantiation "mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii35:ROM35|altsyncram:altsyncram_component" File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/ascii35.v Line: 82
Info (12133): Instantiated megafunction "mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii35:ROM35|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/ascii35.v Line: 82
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "35.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "1024"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "widthad_a" = "10"
    Info (12134): Parameter "width_a" = "3"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_60f1.tdf
    Info (12023): Found entity 1: altsyncram_60f1 File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/db/altsyncram_60f1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_60f1" for hierarchy "mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii35:ROM35|altsyncram:altsyncram_component|altsyncram_60f1:auto_generated" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "ascii36" for hierarchy "mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii36:ROM36" File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/sprite.sv Line: 34
Info (12128): Elaborating entity "altsyncram" for hierarchy "mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii36:ROM36|altsyncram:altsyncram_component" File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/ascii36.v Line: 82
Info (12130): Elaborated megafunction instantiation "mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii36:ROM36|altsyncram:altsyncram_component" File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/ascii36.v Line: 82
Info (12133): Instantiated megafunction "mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii36:ROM36|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/ascii36.v Line: 82
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "36.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "1024"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "widthad_a" = "10"
    Info (12134): Parameter "width_a" = "3"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_70f1.tdf
    Info (12023): Found entity 1: altsyncram_70f1 File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/db/altsyncram_70f1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_70f1" for hierarchy "mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii36:ROM36|altsyncram:altsyncram_component|altsyncram_70f1:auto_generated" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "ascii37" for hierarchy "mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii37:ROM37" File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/sprite.sv Line: 35
Info (12128): Elaborating entity "altsyncram" for hierarchy "mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii37:ROM37|altsyncram:altsyncram_component" File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/ascii37.v Line: 82
Info (12130): Elaborated megafunction instantiation "mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii37:ROM37|altsyncram:altsyncram_component" File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/ascii37.v Line: 82
Info (12133): Instantiated megafunction "mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii37:ROM37|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/ascii37.v Line: 82
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "37.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "1024"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "widthad_a" = "10"
    Info (12134): Parameter "width_a" = "3"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_80f1.tdf
    Info (12023): Found entity 1: altsyncram_80f1 File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/db/altsyncram_80f1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_80f1" for hierarchy "mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii37:ROM37|altsyncram:altsyncram_component|altsyncram_80f1:auto_generated" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "ascii38" for hierarchy "mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii38:ROM38" File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/sprite.sv Line: 36
Info (12128): Elaborating entity "altsyncram" for hierarchy "mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii38:ROM38|altsyncram:altsyncram_component" File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/ascii38.v Line: 82
Info (12130): Elaborated megafunction instantiation "mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii38:ROM38|altsyncram:altsyncram_component" File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/ascii38.v Line: 82
Info (12133): Instantiated megafunction "mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii38:ROM38|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/ascii38.v Line: 82
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "38.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "1024"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "widthad_a" = "10"
    Info (12134): Parameter "width_a" = "3"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_90f1.tdf
    Info (12023): Found entity 1: altsyncram_90f1 File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/db/altsyncram_90f1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_90f1" for hierarchy "mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii38:ROM38|altsyncram:altsyncram_component|altsyncram_90f1:auto_generated" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "ascii39" for hierarchy "mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii39:ROM39" File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/sprite.sv Line: 37
Info (12128): Elaborating entity "altsyncram" for hierarchy "mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii39:ROM39|altsyncram:altsyncram_component" File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/ascii39.v Line: 82
Info (12130): Elaborated megafunction instantiation "mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii39:ROM39|altsyncram:altsyncram_component" File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/ascii39.v Line: 82
Info (12133): Instantiated megafunction "mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii39:ROM39|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/ascii39.v Line: 82
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "39.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ste1.tdf
    Info (12023): Found entity 1: altsyncram_ste1 File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/db/altsyncram_ste1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_ste1" for hierarchy "mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii39:ROM39|altsyncram:altsyncram_component|altsyncram_ste1:auto_generated" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "ascii40" for hierarchy "mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii40:ROM40" File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/sprite.sv Line: 38
Info (12128): Elaborating entity "altsyncram" for hierarchy "mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii40:ROM40|altsyncram:altsyncram_component" File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/ascii40.v Line: 82
Info (12130): Elaborated megafunction instantiation "mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii40:ROM40|altsyncram:altsyncram_component" File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/ascii40.v Line: 82
Info (12133): Instantiated megafunction "mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii40:ROM40|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/ascii40.v Line: 82
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "40.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "1024"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "widthad_a" = "10"
    Info (12134): Parameter "width_a" = "3"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_20f1.tdf
    Info (12023): Found entity 1: altsyncram_20f1 File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/db/altsyncram_20f1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_20f1" for hierarchy "mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii40:ROM40|altsyncram:altsyncram_component|altsyncram_20f1:auto_generated" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "ascii41" for hierarchy "mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii41:ROM41" File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/sprite.sv Line: 39
Info (12128): Elaborating entity "altsyncram" for hierarchy "mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii41:ROM41|altsyncram:altsyncram_component" File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/ascii41.v Line: 82
Info (12130): Elaborated megafunction instantiation "mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii41:ROM41|altsyncram:altsyncram_component" File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/ascii41.v Line: 82
Info (12133): Instantiated megafunction "mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii41:ROM41|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/ascii41.v Line: 82
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "41.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "1024"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "widthad_a" = "10"
    Info (12134): Parameter "width_a" = "3"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_a0f1.tdf
    Info (12023): Found entity 1: altsyncram_a0f1 File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/db/altsyncram_a0f1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_a0f1" for hierarchy "mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii41:ROM41|altsyncram:altsyncram_component|altsyncram_a0f1:auto_generated" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "ascii42" for hierarchy "mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii42:ROM42" File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/sprite.sv Line: 40
Info (12128): Elaborating entity "altsyncram" for hierarchy "mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii42:ROM42|altsyncram:altsyncram_component" File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/ascii42.v Line: 82
Info (12130): Elaborated megafunction instantiation "mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii42:ROM42|altsyncram:altsyncram_component" File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/ascii42.v Line: 82
Info (12133): Instantiated megafunction "mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii42:ROM42|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/ascii42.v Line: 82
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "42.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "1024"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "widthad_a" = "10"
    Info (12134): Parameter "width_a" = "3"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_b0f1.tdf
    Info (12023): Found entity 1: altsyncram_b0f1 File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/db/altsyncram_b0f1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_b0f1" for hierarchy "mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii42:ROM42|altsyncram:altsyncram_component|altsyncram_b0f1:auto_generated" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "ascii43" for hierarchy "mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii43:ROM43" File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/sprite.sv Line: 41
Info (12128): Elaborating entity "altsyncram" for hierarchy "mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii43:ROM43|altsyncram:altsyncram_component" File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/ascii43.v Line: 82
Info (12130): Elaborated megafunction instantiation "mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii43:ROM43|altsyncram:altsyncram_component" File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/ascii43.v Line: 82
Info (12133): Instantiated megafunction "mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii43:ROM43|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/ascii43.v Line: 82
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "43.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "1024"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "widthad_a" = "10"
    Info (12134): Parameter "width_a" = "3"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_c0f1.tdf
    Info (12023): Found entity 1: altsyncram_c0f1 File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/db/altsyncram_c0f1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_c0f1" for hierarchy "mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii43:ROM43|altsyncram:altsyncram_component|altsyncram_c0f1:auto_generated" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "ascii44" for hierarchy "mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii44:ROM44" File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/sprite.sv Line: 42
Info (12128): Elaborating entity "altsyncram" for hierarchy "mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii44:ROM44|altsyncram:altsyncram_component" File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/ascii44.v Line: 82
Info (12130): Elaborated megafunction instantiation "mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii44:ROM44|altsyncram:altsyncram_component" File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/ascii44.v Line: 82
Info (12133): Instantiated megafunction "mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii44:ROM44|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/ascii44.v Line: 82
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "44.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "1024"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "widthad_a" = "10"
    Info (12134): Parameter "width_a" = "3"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_d0f1.tdf
    Info (12023): Found entity 1: altsyncram_d0f1 File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/db/altsyncram_d0f1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_d0f1" for hierarchy "mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii44:ROM44|altsyncram:altsyncram_component|altsyncram_d0f1:auto_generated" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "ascii45" for hierarchy "mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii45:ROM45" File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/sprite.sv Line: 43
Info (12128): Elaborating entity "altsyncram" for hierarchy "mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii45:ROM45|altsyncram:altsyncram_component" File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/ascii45.v Line: 82
Info (12130): Elaborated megafunction instantiation "mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii45:ROM45|altsyncram:altsyncram_component" File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/ascii45.v Line: 82
Info (12133): Instantiated megafunction "mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii45:ROM45|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/ascii45.v Line: 82
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "45.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "1024"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "widthad_a" = "10"
    Info (12134): Parameter "width_a" = "3"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_e0f1.tdf
    Info (12023): Found entity 1: altsyncram_e0f1 File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/db/altsyncram_e0f1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_e0f1" for hierarchy "mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii45:ROM45|altsyncram:altsyncram_component|altsyncram_e0f1:auto_generated" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "ascii46" for hierarchy "mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii46:ROM46" File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/sprite.sv Line: 44
Info (12128): Elaborating entity "altsyncram" for hierarchy "mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii46:ROM46|altsyncram:altsyncram_component" File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/ascii46.v Line: 82
Info (12130): Elaborated megafunction instantiation "mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii46:ROM46|altsyncram:altsyncram_component" File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/ascii46.v Line: 82
Info (12133): Instantiated megafunction "mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii46:ROM46|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/ascii46.v Line: 82
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "46.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "1024"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "widthad_a" = "10"
    Info (12134): Parameter "width_a" = "3"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_f0f1.tdf
    Info (12023): Found entity 1: altsyncram_f0f1 File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/db/altsyncram_f0f1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_f0f1" for hierarchy "mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii46:ROM46|altsyncram:altsyncram_component|altsyncram_f0f1:auto_generated" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "ascii47" for hierarchy "mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii47:ROM47" File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/sprite.sv Line: 45
Info (12128): Elaborating entity "altsyncram" for hierarchy "mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii47:ROM47|altsyncram:altsyncram_component" File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/ascii47.v Line: 82
Info (12130): Elaborated megafunction instantiation "mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii47:ROM47|altsyncram:altsyncram_component" File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/ascii47.v Line: 82
Info (12133): Instantiated megafunction "mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii47:ROM47|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/ascii47.v Line: 82
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "47.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "1024"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "widthad_a" = "10"
    Info (12134): Parameter "width_a" = "3"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_g0f1.tdf
    Info (12023): Found entity 1: altsyncram_g0f1 File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/db/altsyncram_g0f1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_g0f1" for hierarchy "mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii47:ROM47|altsyncram:altsyncram_component|altsyncram_g0f1:auto_generated" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "ascii48" for hierarchy "mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii48:ROM48" File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/sprite.sv Line: 46
Info (12128): Elaborating entity "altsyncram" for hierarchy "mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii48:ROM48|altsyncram:altsyncram_component" File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/ascii48.v Line: 82
Info (12130): Elaborated megafunction instantiation "mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii48:ROM48|altsyncram:altsyncram_component" File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/ascii48.v Line: 82
Info (12133): Instantiated megafunction "mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii48:ROM48|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/ascii48.v Line: 82
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "48.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "1024"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "widthad_a" = "10"
    Info (12134): Parameter "width_a" = "3"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_h0f1.tdf
    Info (12023): Found entity 1: altsyncram_h0f1 File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/db/altsyncram_h0f1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_h0f1" for hierarchy "mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii48:ROM48|altsyncram:altsyncram_component|altsyncram_h0f1:auto_generated" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "ascii49" for hierarchy "mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii49:ROM49" File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/sprite.sv Line: 47
Info (12128): Elaborating entity "altsyncram" for hierarchy "mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii49:ROM49|altsyncram:altsyncram_component" File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/ascii49.v Line: 82
Info (12130): Elaborated megafunction instantiation "mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii49:ROM49|altsyncram:altsyncram_component" File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/ascii49.v Line: 82
Info (12133): Instantiated megafunction "mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii49:ROM49|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/ascii49.v Line: 82
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "49.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "1024"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "widthad_a" = "10"
    Info (12134): Parameter "width_a" = "3"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_i0f1.tdf
    Info (12023): Found entity 1: altsyncram_i0f1 File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/db/altsyncram_i0f1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_i0f1" for hierarchy "mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii49:ROM49|altsyncram:altsyncram_component|altsyncram_i0f1:auto_generated" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "ascii50" for hierarchy "mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii50:ROM50" File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/sprite.sv Line: 48
Info (12128): Elaborating entity "altsyncram" for hierarchy "mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii50:ROM50|altsyncram:altsyncram_component" File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/ascii50.v Line: 82
Info (12130): Elaborated megafunction instantiation "mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii50:ROM50|altsyncram:altsyncram_component" File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/ascii50.v Line: 82
Info (12133): Instantiated megafunction "mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii50:ROM50|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/ascii50.v Line: 82
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "50.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "1024"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "widthad_a" = "10"
    Info (12134): Parameter "width_a" = "3"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_j0f1.tdf
    Info (12023): Found entity 1: altsyncram_j0f1 File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/db/altsyncram_j0f1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_j0f1" for hierarchy "mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii50:ROM50|altsyncram:altsyncram_component|altsyncram_j0f1:auto_generated" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "ascii51" for hierarchy "mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii51:ROM51" File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/sprite.sv Line: 49
Info (12128): Elaborating entity "altsyncram" for hierarchy "mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii51:ROM51|altsyncram:altsyncram_component" File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/ascii51.v Line: 82
Info (12130): Elaborated megafunction instantiation "mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii51:ROM51|altsyncram:altsyncram_component" File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/ascii51.v Line: 82
Info (12133): Instantiated megafunction "mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii51:ROM51|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/ascii51.v Line: 82
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "51.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "1024"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "widthad_a" = "10"
    Info (12134): Parameter "width_a" = "3"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_k0f1.tdf
    Info (12023): Found entity 1: altsyncram_k0f1 File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/db/altsyncram_k0f1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_k0f1" for hierarchy "mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii51:ROM51|altsyncram:altsyncram_component|altsyncram_k0f1:auto_generated" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "ascii52" for hierarchy "mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii52:ROM52" File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/sprite.sv Line: 50
Info (12128): Elaborating entity "altsyncram" for hierarchy "mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii52:ROM52|altsyncram:altsyncram_component" File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/ascii52.v Line: 82
Info (12130): Elaborated megafunction instantiation "mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii52:ROM52|altsyncram:altsyncram_component" File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/ascii52.v Line: 82
Info (12133): Instantiated megafunction "mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii52:ROM52|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/ascii52.v Line: 82
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "52.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "1024"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "widthad_a" = "10"
    Info (12134): Parameter "width_a" = "3"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_l0f1.tdf
    Info (12023): Found entity 1: altsyncram_l0f1 File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/db/altsyncram_l0f1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_l0f1" for hierarchy "mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii52:ROM52|altsyncram:altsyncram_component|altsyncram_l0f1:auto_generated" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "ascii53" for hierarchy "mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii53:ROM53" File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/sprite.sv Line: 51
Info (12128): Elaborating entity "altsyncram" for hierarchy "mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii53:ROM53|altsyncram:altsyncram_component" File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/ascii53.v Line: 82
Info (12130): Elaborated megafunction instantiation "mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii53:ROM53|altsyncram:altsyncram_component" File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/ascii53.v Line: 82
Info (12133): Instantiated megafunction "mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii53:ROM53|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/ascii53.v Line: 82
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "53.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "1024"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "widthad_a" = "10"
    Info (12134): Parameter "width_a" = "3"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_m0f1.tdf
    Info (12023): Found entity 1: altsyncram_m0f1 File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/db/altsyncram_m0f1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_m0f1" for hierarchy "mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii53:ROM53|altsyncram:altsyncram_component|altsyncram_m0f1:auto_generated" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "ascii54" for hierarchy "mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii54:ROM54" File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/sprite.sv Line: 52
Info (12128): Elaborating entity "altsyncram" for hierarchy "mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii54:ROM54|altsyncram:altsyncram_component" File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/ascii54.v Line: 82
Info (12130): Elaborated megafunction instantiation "mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii54:ROM54|altsyncram:altsyncram_component" File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/ascii54.v Line: 82
Info (12133): Instantiated megafunction "mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii54:ROM54|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/ascii54.v Line: 82
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "54.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "1024"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "widthad_a" = "10"
    Info (12134): Parameter "width_a" = "3"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_n0f1.tdf
    Info (12023): Found entity 1: altsyncram_n0f1 File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/db/altsyncram_n0f1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_n0f1" for hierarchy "mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii54:ROM54|altsyncram:altsyncram_component|altsyncram_n0f1:auto_generated" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "ascii55" for hierarchy "mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii55:ROM55" File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/sprite.sv Line: 53
Info (12128): Elaborating entity "altsyncram" for hierarchy "mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii55:ROM55|altsyncram:altsyncram_component" File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/ascii55.v Line: 82
Info (12130): Elaborated megafunction instantiation "mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii55:ROM55|altsyncram:altsyncram_component" File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/ascii55.v Line: 82
Info (12133): Instantiated megafunction "mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii55:ROM55|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/ascii55.v Line: 82
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "55.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "1024"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "widthad_a" = "10"
    Info (12134): Parameter "width_a" = "3"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_o0f1.tdf
    Info (12023): Found entity 1: altsyncram_o0f1 File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/db/altsyncram_o0f1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_o0f1" for hierarchy "mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii55:ROM55|altsyncram:altsyncram_component|altsyncram_o0f1:auto_generated" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "ascii56" for hierarchy "mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii56:ROM56" File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/sprite.sv Line: 54
Info (12128): Elaborating entity "altsyncram" for hierarchy "mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii56:ROM56|altsyncram:altsyncram_component" File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/ascii56.v Line: 82
Info (12130): Elaborated megafunction instantiation "mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii56:ROM56|altsyncram:altsyncram_component" File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/ascii56.v Line: 82
Info (12133): Instantiated megafunction "mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii56:ROM56|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/ascii56.v Line: 82
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "56.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "1024"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "widthad_a" = "10"
    Info (12134): Parameter "width_a" = "3"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_p0f1.tdf
    Info (12023): Found entity 1: altsyncram_p0f1 File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/db/altsyncram_p0f1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_p0f1" for hierarchy "mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii56:ROM56|altsyncram:altsyncram_component|altsyncram_p0f1:auto_generated" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "ascii57" for hierarchy "mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii57:ROM57" File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/sprite.sv Line: 55
Info (12128): Elaborating entity "altsyncram" for hierarchy "mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii57:ROM57|altsyncram:altsyncram_component" File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/ascii57.v Line: 82
Info (12130): Elaborated megafunction instantiation "mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii57:ROM57|altsyncram:altsyncram_component" File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/ascii57.v Line: 82
Info (12133): Instantiated megafunction "mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii57:ROM57|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/ascii57.v Line: 82
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "57.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "1024"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "widthad_a" = "10"
    Info (12134): Parameter "width_a" = "3"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_q0f1.tdf
    Info (12023): Found entity 1: altsyncram_q0f1 File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/db/altsyncram_q0f1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_q0f1" for hierarchy "mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii57:ROM57|altsyncram:altsyncram_component|altsyncram_q0f1:auto_generated" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "ascii58" for hierarchy "mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii58:ROM58" File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/sprite.sv Line: 56
Info (12128): Elaborating entity "altsyncram" for hierarchy "mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii58:ROM58|altsyncram:altsyncram_component" File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/ascii58.v Line: 82
Info (12130): Elaborated megafunction instantiation "mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii58:ROM58|altsyncram:altsyncram_component" File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/ascii58.v Line: 82
Info (12133): Instantiated megafunction "mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii58:ROM58|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/ascii58.v Line: 82
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "58.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "1024"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "widthad_a" = "10"
    Info (12134): Parameter "width_a" = "3"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_r0f1.tdf
    Info (12023): Found entity 1: altsyncram_r0f1 File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/db/altsyncram_r0f1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_r0f1" for hierarchy "mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii58:ROM58|altsyncram:altsyncram_component|altsyncram_r0f1:auto_generated" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "ascii59" for hierarchy "mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii59:ROM59" File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/sprite.sv Line: 57
Info (12128): Elaborating entity "altsyncram" for hierarchy "mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii59:ROM59|altsyncram:altsyncram_component" File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/ascii59.v Line: 82
Info (12130): Elaborated megafunction instantiation "mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii59:ROM59|altsyncram:altsyncram_component" File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/ascii59.v Line: 82
Info (12133): Instantiated megafunction "mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii59:ROM59|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/ascii59.v Line: 82
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "59.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "1024"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "widthad_a" = "10"
    Info (12134): Parameter "width_a" = "3"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_s0f1.tdf
    Info (12023): Found entity 1: altsyncram_s0f1 File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/db/altsyncram_s0f1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_s0f1" for hierarchy "mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii59:ROM59|altsyncram:altsyncram_component|altsyncram_s0f1:auto_generated" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "ascii60" for hierarchy "mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii60:ROM60" File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/sprite.sv Line: 58
Info (12128): Elaborating entity "altsyncram" for hierarchy "mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii60:ROM60|altsyncram:altsyncram_component" File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/ascii60.v Line: 82
Info (12130): Elaborated megafunction instantiation "mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii60:ROM60|altsyncram:altsyncram_component" File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/ascii60.v Line: 82
Info (12133): Instantiated megafunction "mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii60:ROM60|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/ascii60.v Line: 82
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "60.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "1024"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "widthad_a" = "10"
    Info (12134): Parameter "width_a" = "3"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_t0f1.tdf
    Info (12023): Found entity 1: altsyncram_t0f1 File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/db/altsyncram_t0f1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_t0f1" for hierarchy "mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii60:ROM60|altsyncram:altsyncram_component|altsyncram_t0f1:auto_generated" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "ascii61" for hierarchy "mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii61:ROM61" File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/sprite.sv Line: 59
Info (12128): Elaborating entity "altsyncram" for hierarchy "mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii61:ROM61|altsyncram:altsyncram_component" File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/ascii61.v Line: 82
Info (12130): Elaborated megafunction instantiation "mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii61:ROM61|altsyncram:altsyncram_component" File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/ascii61.v Line: 82
Info (12133): Instantiated megafunction "mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii61:ROM61|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/ascii61.v Line: 82
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "61.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "1024"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "widthad_a" = "10"
    Info (12134): Parameter "width_a" = "3"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_u0f1.tdf
    Info (12023): Found entity 1: altsyncram_u0f1 File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/db/altsyncram_u0f1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_u0f1" for hierarchy "mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii61:ROM61|altsyncram:altsyncram_component|altsyncram_u0f1:auto_generated" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "ascii62" for hierarchy "mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii62:ROM62" File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/sprite.sv Line: 60
Info (12128): Elaborating entity "altsyncram" for hierarchy "mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii62:ROM62|altsyncram:altsyncram_component" File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/ascii62.v Line: 82
Info (12130): Elaborated megafunction instantiation "mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii62:ROM62|altsyncram:altsyncram_component" File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/ascii62.v Line: 82
Info (12133): Instantiated megafunction "mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii62:ROM62|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/ascii62.v Line: 82
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "62.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "1024"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "widthad_a" = "10"
    Info (12134): Parameter "width_a" = "3"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_v0f1.tdf
    Info (12023): Found entity 1: altsyncram_v0f1 File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/db/altsyncram_v0f1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_v0f1" for hierarchy "mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii62:ROM62|altsyncram:altsyncram_component|altsyncram_v0f1:auto_generated" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "ascii63" for hierarchy "mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii63:ROM63" File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/sprite.sv Line: 61
Info (12128): Elaborating entity "altsyncram" for hierarchy "mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii63:ROM63|altsyncram:altsyncram_component" File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/ascii63.v Line: 82
Info (12130): Elaborated megafunction instantiation "mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii63:ROM63|altsyncram:altsyncram_component" File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/ascii63.v Line: 82
Info (12133): Instantiated megafunction "mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii63:ROM63|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/ascii63.v Line: 82
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "63.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "1024"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "widthad_a" = "10"
    Info (12134): Parameter "width_a" = "3"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_01f1.tdf
    Info (12023): Found entity 1: altsyncram_01f1 File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/db/altsyncram_01f1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_01f1" for hierarchy "mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii63:ROM63|altsyncram:altsyncram_component|altsyncram_01f1:auto_generated" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "ascii64" for hierarchy "mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii64:ROM64" File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/sprite.sv Line: 62
Info (12128): Elaborating entity "altsyncram" for hierarchy "mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii64:ROM64|altsyncram:altsyncram_component" File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/ascii64.v Line: 82
Info (12130): Elaborated megafunction instantiation "mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii64:ROM64|altsyncram:altsyncram_component" File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/ascii64.v Line: 82
Info (12133): Instantiated megafunction "mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii64:ROM64|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/ascii64.v Line: 82
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "64.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "1024"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "widthad_a" = "10"
    Info (12134): Parameter "width_a" = "3"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_11f1.tdf
    Info (12023): Found entity 1: altsyncram_11f1 File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/db/altsyncram_11f1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_11f1" for hierarchy "mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii64:ROM64|altsyncram:altsyncram_component|altsyncram_11f1:auto_generated" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "ascii65" for hierarchy "mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii65:ROM65" File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/sprite.sv Line: 63
Info (12128): Elaborating entity "altsyncram" for hierarchy "mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii65:ROM65|altsyncram:altsyncram_component" File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/ascii65.v Line: 82
Info (12130): Elaborated megafunction instantiation "mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii65:ROM65|altsyncram:altsyncram_component" File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/ascii65.v Line: 82
Info (12133): Instantiated megafunction "mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii65:ROM65|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/ascii65.v Line: 82
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "65.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "1024"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "widthad_a" = "10"
    Info (12134): Parameter "width_a" = "3"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_s2f1.tdf
    Info (12023): Found entity 1: altsyncram_s2f1 File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/db/altsyncram_s2f1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_s2f1" for hierarchy "mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii65:ROM65|altsyncram:altsyncram_component|altsyncram_s2f1:auto_generated" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "ascii66" for hierarchy "mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii66:ROM66" File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/sprite.sv Line: 64
Info (12128): Elaborating entity "altsyncram" for hierarchy "mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii66:ROM66|altsyncram:altsyncram_component" File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/ascii66.v Line: 82
Info (12130): Elaborated megafunction instantiation "mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii66:ROM66|altsyncram:altsyncram_component" File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/ascii66.v Line: 82
Info (12133): Instantiated megafunction "mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii66:ROM66|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/ascii66.v Line: 82
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "66.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "1024"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "widthad_a" = "10"
    Info (12134): Parameter "width_a" = "3"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_21f1.tdf
    Info (12023): Found entity 1: altsyncram_21f1 File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/db/altsyncram_21f1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_21f1" for hierarchy "mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii66:ROM66|altsyncram:altsyncram_component|altsyncram_21f1:auto_generated" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "ascii67" for hierarchy "mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii67:ROM67" File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/sprite.sv Line: 65
Info (12128): Elaborating entity "altsyncram" for hierarchy "mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii67:ROM67|altsyncram:altsyncram_component" File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/ascii67.v Line: 82
Info (12130): Elaborated megafunction instantiation "mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii67:ROM67|altsyncram:altsyncram_component" File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/ascii67.v Line: 82
Info (12133): Instantiated megafunction "mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii67:ROM67|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/ascii67.v Line: 82
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "67.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "1024"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "widthad_a" = "10"
    Info (12134): Parameter "width_a" = "3"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_31f1.tdf
    Info (12023): Found entity 1: altsyncram_31f1 File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/db/altsyncram_31f1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_31f1" for hierarchy "mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii67:ROM67|altsyncram:altsyncram_component|altsyncram_31f1:auto_generated" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "ascii68" for hierarchy "mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii68:ROM68" File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/sprite.sv Line: 66
Info (12128): Elaborating entity "altsyncram" for hierarchy "mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii68:ROM68|altsyncram:altsyncram_component" File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/ascii68.v Line: 82
Info (12130): Elaborated megafunction instantiation "mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii68:ROM68|altsyncram:altsyncram_component" File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/ascii68.v Line: 82
Info (12133): Instantiated megafunction "mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii68:ROM68|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/ascii68.v Line: 82
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "68.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "1024"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "widthad_a" = "10"
    Info (12134): Parameter "width_a" = "3"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_41f1.tdf
    Info (12023): Found entity 1: altsyncram_41f1 File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/db/altsyncram_41f1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_41f1" for hierarchy "mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii68:ROM68|altsyncram:altsyncram_component|altsyncram_41f1:auto_generated" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "ascii69" for hierarchy "mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii69:ROM69" File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/sprite.sv Line: 67
Info (12128): Elaborating entity "altsyncram" for hierarchy "mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii69:ROM69|altsyncram:altsyncram_component" File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/ascii69.v Line: 82
Info (12130): Elaborated megafunction instantiation "mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii69:ROM69|altsyncram:altsyncram_component" File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/ascii69.v Line: 82
Info (12133): Instantiated megafunction "mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii69:ROM69|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/ascii69.v Line: 82
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "69.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "1024"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "widthad_a" = "10"
    Info (12134): Parameter "width_a" = "3"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_51f1.tdf
    Info (12023): Found entity 1: altsyncram_51f1 File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/db/altsyncram_51f1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_51f1" for hierarchy "mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii69:ROM69|altsyncram:altsyncram_component|altsyncram_51f1:auto_generated" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "ascii70" for hierarchy "mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii70:ROM70" File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/sprite.sv Line: 68
Info (12128): Elaborating entity "altsyncram" for hierarchy "mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii70:ROM70|altsyncram:altsyncram_component" File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/ascii70.v Line: 82
Info (12130): Elaborated megafunction instantiation "mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii70:ROM70|altsyncram:altsyncram_component" File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/ascii70.v Line: 82
Info (12133): Instantiated megafunction "mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii70:ROM70|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/ascii70.v Line: 82
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "70.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "1024"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "widthad_a" = "10"
    Info (12134): Parameter "width_a" = "3"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_61f1.tdf
    Info (12023): Found entity 1: altsyncram_61f1 File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/db/altsyncram_61f1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_61f1" for hierarchy "mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii70:ROM70|altsyncram:altsyncram_component|altsyncram_61f1:auto_generated" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "ascii71" for hierarchy "mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii71:ROM71" File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/sprite.sv Line: 69
Info (12128): Elaborating entity "altsyncram" for hierarchy "mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii71:ROM71|altsyncram:altsyncram_component" File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/ascii71.v Line: 82
Info (12130): Elaborated megafunction instantiation "mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii71:ROM71|altsyncram:altsyncram_component" File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/ascii71.v Line: 82
Info (12133): Instantiated megafunction "mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii71:ROM71|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/ascii71.v Line: 82
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "71.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "1024"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "widthad_a" = "10"
    Info (12134): Parameter "width_a" = "3"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_71f1.tdf
    Info (12023): Found entity 1: altsyncram_71f1 File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/db/altsyncram_71f1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_71f1" for hierarchy "mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii71:ROM71|altsyncram:altsyncram_component|altsyncram_71f1:auto_generated" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "ascii72" for hierarchy "mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii72:ROM72" File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/sprite.sv Line: 70
Info (12128): Elaborating entity "altsyncram" for hierarchy "mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii72:ROM72|altsyncram:altsyncram_component" File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/ascii72.v Line: 82
Info (12130): Elaborated megafunction instantiation "mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii72:ROM72|altsyncram:altsyncram_component" File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/ascii72.v Line: 82
Info (12133): Instantiated megafunction "mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii72:ROM72|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/ascii72.v Line: 82
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "72.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "1024"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "widthad_a" = "10"
    Info (12134): Parameter "width_a" = "3"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_t2f1.tdf
    Info (12023): Found entity 1: altsyncram_t2f1 File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/db/altsyncram_t2f1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_t2f1" for hierarchy "mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii72:ROM72|altsyncram:altsyncram_component|altsyncram_t2f1:auto_generated" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "ascii73" for hierarchy "mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii73:ROM73" File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/sprite.sv Line: 71
Info (12128): Elaborating entity "altsyncram" for hierarchy "mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii73:ROM73|altsyncram:altsyncram_component" File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/ascii73.v Line: 82
Info (12130): Elaborated megafunction instantiation "mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii73:ROM73|altsyncram:altsyncram_component" File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/ascii73.v Line: 82
Info (12133): Instantiated megafunction "mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii73:ROM73|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/ascii73.v Line: 82
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "73.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "1024"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "widthad_a" = "10"
    Info (12134): Parameter "width_a" = "3"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_81f1.tdf
    Info (12023): Found entity 1: altsyncram_81f1 File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/db/altsyncram_81f1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_81f1" for hierarchy "mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii73:ROM73|altsyncram:altsyncram_component|altsyncram_81f1:auto_generated" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "ascii74" for hierarchy "mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii74:ROM74" File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/sprite.sv Line: 72
Info (12128): Elaborating entity "altsyncram" for hierarchy "mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii74:ROM74|altsyncram:altsyncram_component" File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/ascii74.v Line: 82
Info (12130): Elaborated megafunction instantiation "mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii74:ROM74|altsyncram:altsyncram_component" File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/ascii74.v Line: 82
Info (12133): Instantiated megafunction "mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii74:ROM74|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/ascii74.v Line: 82
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "74.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "1024"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "widthad_a" = "10"
    Info (12134): Parameter "width_a" = "3"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_91f1.tdf
    Info (12023): Found entity 1: altsyncram_91f1 File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/db/altsyncram_91f1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_91f1" for hierarchy "mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii74:ROM74|altsyncram:altsyncram_component|altsyncram_91f1:auto_generated" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "ascii75" for hierarchy "mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii75:ROM75" File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/sprite.sv Line: 73
Info (12128): Elaborating entity "altsyncram" for hierarchy "mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii75:ROM75|altsyncram:altsyncram_component" File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/ascii75.v Line: 82
Info (12130): Elaborated megafunction instantiation "mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii75:ROM75|altsyncram:altsyncram_component" File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/ascii75.v Line: 82
Info (12133): Instantiated megafunction "mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii75:ROM75|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/ascii75.v Line: 82
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "75.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "1024"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "widthad_a" = "10"
    Info (12134): Parameter "width_a" = "3"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_a1f1.tdf
    Info (12023): Found entity 1: altsyncram_a1f1 File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/db/altsyncram_a1f1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_a1f1" for hierarchy "mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii75:ROM75|altsyncram:altsyncram_component|altsyncram_a1f1:auto_generated" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "ascii76" for hierarchy "mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii76:ROM76" File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/sprite.sv Line: 74
Info (12128): Elaborating entity "altsyncram" for hierarchy "mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii76:ROM76|altsyncram:altsyncram_component" File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/ascii76.v Line: 82
Info (12130): Elaborated megafunction instantiation "mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii76:ROM76|altsyncram:altsyncram_component" File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/ascii76.v Line: 82
Info (12133): Instantiated megafunction "mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii76:ROM76|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/ascii76.v Line: 82
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "76.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "1024"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "widthad_a" = "10"
    Info (12134): Parameter "width_a" = "3"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_u2f1.tdf
    Info (12023): Found entity 1: altsyncram_u2f1 File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/db/altsyncram_u2f1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_u2f1" for hierarchy "mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii76:ROM76|altsyncram:altsyncram_component|altsyncram_u2f1:auto_generated" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "ascii77" for hierarchy "mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii77:ROM77" File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/sprite.sv Line: 75
Info (12128): Elaborating entity "altsyncram" for hierarchy "mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii77:ROM77|altsyncram:altsyncram_component" File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/ascii77.v Line: 82
Info (12130): Elaborated megafunction instantiation "mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii77:ROM77|altsyncram:altsyncram_component" File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/ascii77.v Line: 82
Info (12133): Instantiated megafunction "mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii77:ROM77|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/ascii77.v Line: 82
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "77.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "1024"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "widthad_a" = "10"
    Info (12134): Parameter "width_a" = "3"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_b1f1.tdf
    Info (12023): Found entity 1: altsyncram_b1f1 File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/db/altsyncram_b1f1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_b1f1" for hierarchy "mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii77:ROM77|altsyncram:altsyncram_component|altsyncram_b1f1:auto_generated" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "ascii78" for hierarchy "mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii78:ROM78" File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/sprite.sv Line: 76
Info (12128): Elaborating entity "altsyncram" for hierarchy "mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii78:ROM78|altsyncram:altsyncram_component" File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/ascii78.v Line: 82
Info (12130): Elaborated megafunction instantiation "mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii78:ROM78|altsyncram:altsyncram_component" File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/ascii78.v Line: 82
Info (12133): Instantiated megafunction "mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii78:ROM78|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/ascii78.v Line: 82
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "78.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "1024"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "widthad_a" = "10"
    Info (12134): Parameter "width_a" = "3"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_c1f1.tdf
    Info (12023): Found entity 1: altsyncram_c1f1 File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/db/altsyncram_c1f1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_c1f1" for hierarchy "mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii78:ROM78|altsyncram:altsyncram_component|altsyncram_c1f1:auto_generated" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "ascii79" for hierarchy "mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii79:ROM79" File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/sprite.sv Line: 77
Info (12128): Elaborating entity "altsyncram" for hierarchy "mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii79:ROM79|altsyncram:altsyncram_component" File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/ascii79.v Line: 82
Info (12130): Elaborated megafunction instantiation "mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii79:ROM79|altsyncram:altsyncram_component" File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/ascii79.v Line: 82
Info (12133): Instantiated megafunction "mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii79:ROM79|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/ascii79.v Line: 82
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "79.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "1024"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "widthad_a" = "10"
    Info (12134): Parameter "width_a" = "3"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_v2f1.tdf
    Info (12023): Found entity 1: altsyncram_v2f1 File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/db/altsyncram_v2f1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_v2f1" for hierarchy "mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii79:ROM79|altsyncram:altsyncram_component|altsyncram_v2f1:auto_generated" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "ascii80" for hierarchy "mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii80:ROM80" File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/sprite.sv Line: 78
Info (12128): Elaborating entity "altsyncram" for hierarchy "mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii80:ROM80|altsyncram:altsyncram_component" File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/ascii80.v Line: 82
Info (12130): Elaborated megafunction instantiation "mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii80:ROM80|altsyncram:altsyncram_component" File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/ascii80.v Line: 82
Info (12133): Instantiated megafunction "mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii80:ROM80|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/ascii80.v Line: 82
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "80.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "1024"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "widthad_a" = "10"
    Info (12134): Parameter "width_a" = "3"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_d1f1.tdf
    Info (12023): Found entity 1: altsyncram_d1f1 File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/db/altsyncram_d1f1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_d1f1" for hierarchy "mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii80:ROM80|altsyncram:altsyncram_component|altsyncram_d1f1:auto_generated" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "ascii81" for hierarchy "mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii81:ROM81" File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/sprite.sv Line: 79
Info (12128): Elaborating entity "altsyncram" for hierarchy "mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii81:ROM81|altsyncram:altsyncram_component" File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/ascii81.v Line: 82
Info (12130): Elaborated megafunction instantiation "mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii81:ROM81|altsyncram:altsyncram_component" File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/ascii81.v Line: 82
Info (12133): Instantiated megafunction "mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii81:ROM81|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/ascii81.v Line: 82
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "81.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "1024"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "widthad_a" = "10"
    Info (12134): Parameter "width_a" = "3"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_e1f1.tdf
    Info (12023): Found entity 1: altsyncram_e1f1 File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/db/altsyncram_e1f1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_e1f1" for hierarchy "mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii81:ROM81|altsyncram:altsyncram_component|altsyncram_e1f1:auto_generated" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "ascii82" for hierarchy "mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii82:ROM82" File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/sprite.sv Line: 80
Info (12128): Elaborating entity "altsyncram" for hierarchy "mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii82:ROM82|altsyncram:altsyncram_component" File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/ascii82.v Line: 82
Info (12130): Elaborated megafunction instantiation "mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii82:ROM82|altsyncram:altsyncram_component" File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/ascii82.v Line: 82
Info (12133): Instantiated megafunction "mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii82:ROM82|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/ascii82.v Line: 82
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "82.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "1024"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "widthad_a" = "10"
    Info (12134): Parameter "width_a" = "3"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_f1f1.tdf
    Info (12023): Found entity 1: altsyncram_f1f1 File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/db/altsyncram_f1f1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_f1f1" for hierarchy "mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii82:ROM82|altsyncram:altsyncram_component|altsyncram_f1f1:auto_generated" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "ascii83" for hierarchy "mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii83:ROM83" File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/sprite.sv Line: 81
Info (12128): Elaborating entity "altsyncram" for hierarchy "mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii83:ROM83|altsyncram:altsyncram_component" File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/ascii83.v Line: 82
Info (12130): Elaborated megafunction instantiation "mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii83:ROM83|altsyncram:altsyncram_component" File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/ascii83.v Line: 82
Info (12133): Instantiated megafunction "mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii83:ROM83|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/ascii83.v Line: 82
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "83.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "1024"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "widthad_a" = "10"
    Info (12134): Parameter "width_a" = "3"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_g1f1.tdf
    Info (12023): Found entity 1: altsyncram_g1f1 File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/db/altsyncram_g1f1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_g1f1" for hierarchy "mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii83:ROM83|altsyncram:altsyncram_component|altsyncram_g1f1:auto_generated" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "ascii84" for hierarchy "mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii84:ROM84" File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/sprite.sv Line: 82
Info (12128): Elaborating entity "altsyncram" for hierarchy "mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii84:ROM84|altsyncram:altsyncram_component" File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/ascii84.v Line: 82
Info (12130): Elaborated megafunction instantiation "mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii84:ROM84|altsyncram:altsyncram_component" File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/ascii84.v Line: 82
Info (12133): Instantiated megafunction "mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii84:ROM84|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/ascii84.v Line: 82
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "84.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "1024"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "widthad_a" = "10"
    Info (12134): Parameter "width_a" = "3"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_h1f1.tdf
    Info (12023): Found entity 1: altsyncram_h1f1 File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/db/altsyncram_h1f1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_h1f1" for hierarchy "mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii84:ROM84|altsyncram:altsyncram_component|altsyncram_h1f1:auto_generated" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "ascii85" for hierarchy "mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii85:ROM85" File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/sprite.sv Line: 83
Info (12128): Elaborating entity "altsyncram" for hierarchy "mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii85:ROM85|altsyncram:altsyncram_component" File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/ascii85.v Line: 82
Info (12130): Elaborated megafunction instantiation "mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii85:ROM85|altsyncram:altsyncram_component" File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/ascii85.v Line: 82
Info (12133): Instantiated megafunction "mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii85:ROM85|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/ascii85.v Line: 82
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "85.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "1024"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "widthad_a" = "10"
    Info (12134): Parameter "width_a" = "3"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_i1f1.tdf
    Info (12023): Found entity 1: altsyncram_i1f1 File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/db/altsyncram_i1f1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_i1f1" for hierarchy "mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii85:ROM85|altsyncram:altsyncram_component|altsyncram_i1f1:auto_generated" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "ascii86" for hierarchy "mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii86:ROM86" File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/sprite.sv Line: 84
Info (12128): Elaborating entity "altsyncram" for hierarchy "mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii86:ROM86|altsyncram:altsyncram_component" File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/ascii86.v Line: 82
Info (12130): Elaborated megafunction instantiation "mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii86:ROM86|altsyncram:altsyncram_component" File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/ascii86.v Line: 82
Info (12133): Instantiated megafunction "mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii86:ROM86|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/ascii86.v Line: 82
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "86.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "1024"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "widthad_a" = "10"
    Info (12134): Parameter "width_a" = "3"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_j1f1.tdf
    Info (12023): Found entity 1: altsyncram_j1f1 File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/db/altsyncram_j1f1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_j1f1" for hierarchy "mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii86:ROM86|altsyncram:altsyncram_component|altsyncram_j1f1:auto_generated" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "ascii87" for hierarchy "mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii87:ROM87" File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/sprite.sv Line: 85
Info (12128): Elaborating entity "altsyncram" for hierarchy "mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii87:ROM87|altsyncram:altsyncram_component" File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/ascii87.v Line: 82
Info (12130): Elaborated megafunction instantiation "mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii87:ROM87|altsyncram:altsyncram_component" File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/ascii87.v Line: 82
Info (12133): Instantiated megafunction "mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii87:ROM87|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/ascii87.v Line: 82
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "87.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "1024"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "widthad_a" = "10"
    Info (12134): Parameter "width_a" = "3"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_k1f1.tdf
    Info (12023): Found entity 1: altsyncram_k1f1 File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/db/altsyncram_k1f1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_k1f1" for hierarchy "mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii87:ROM87|altsyncram:altsyncram_component|altsyncram_k1f1:auto_generated" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "ascii88" for hierarchy "mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii88:ROM88" File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/sprite.sv Line: 86
Info (12128): Elaborating entity "altsyncram" for hierarchy "mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii88:ROM88|altsyncram:altsyncram_component" File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/ascii88.v Line: 82
Info (12130): Elaborated megafunction instantiation "mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii88:ROM88|altsyncram:altsyncram_component" File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/ascii88.v Line: 82
Info (12133): Instantiated megafunction "mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii88:ROM88|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/ascii88.v Line: 82
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "88.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "1024"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "widthad_a" = "10"
    Info (12134): Parameter "width_a" = "3"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_l1f1.tdf
    Info (12023): Found entity 1: altsyncram_l1f1 File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/db/altsyncram_l1f1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_l1f1" for hierarchy "mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii88:ROM88|altsyncram:altsyncram_component|altsyncram_l1f1:auto_generated" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "ascii89" for hierarchy "mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii89:ROM89" File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/sprite.sv Line: 87
Info (12128): Elaborating entity "altsyncram" for hierarchy "mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii89:ROM89|altsyncram:altsyncram_component" File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/ascii89.v Line: 82
Info (12130): Elaborated megafunction instantiation "mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii89:ROM89|altsyncram:altsyncram_component" File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/ascii89.v Line: 82
Info (12133): Instantiated megafunction "mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii89:ROM89|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/ascii89.v Line: 82
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "89.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "1024"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "widthad_a" = "10"
    Info (12134): Parameter "width_a" = "3"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_m1f1.tdf
    Info (12023): Found entity 1: altsyncram_m1f1 File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/db/altsyncram_m1f1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_m1f1" for hierarchy "mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii89:ROM89|altsyncram:altsyncram_component|altsyncram_m1f1:auto_generated" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "ascii90" for hierarchy "mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii90:ROM90" File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/sprite.sv Line: 88
Info (12128): Elaborating entity "altsyncram" for hierarchy "mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii90:ROM90|altsyncram:altsyncram_component" File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/ascii90.v Line: 82
Info (12130): Elaborated megafunction instantiation "mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii90:ROM90|altsyncram:altsyncram_component" File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/ascii90.v Line: 82
Info (12133): Instantiated megafunction "mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii90:ROM90|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/ascii90.v Line: 82
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "90.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "1024"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "widthad_a" = "10"
    Info (12134): Parameter "width_a" = "3"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_n1f1.tdf
    Info (12023): Found entity 1: altsyncram_n1f1 File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/db/altsyncram_n1f1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_n1f1" for hierarchy "mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii90:ROM90|altsyncram:altsyncram_component|altsyncram_n1f1:auto_generated" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "ascii91" for hierarchy "mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii91:ROM91" File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/sprite.sv Line: 89
Info (12128): Elaborating entity "altsyncram" for hierarchy "mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii91:ROM91|altsyncram:altsyncram_component" File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/ascii91.v Line: 82
Info (12130): Elaborated megafunction instantiation "mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii91:ROM91|altsyncram:altsyncram_component" File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/ascii91.v Line: 82
Info (12133): Instantiated megafunction "mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii91:ROM91|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/ascii91.v Line: 82
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "91.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "1024"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "widthad_a" = "10"
    Info (12134): Parameter "width_a" = "3"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_o1f1.tdf
    Info (12023): Found entity 1: altsyncram_o1f1 File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/db/altsyncram_o1f1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_o1f1" for hierarchy "mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii91:ROM91|altsyncram:altsyncram_component|altsyncram_o1f1:auto_generated" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "ascii92" for hierarchy "mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii92:ROM92" File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/sprite.sv Line: 90
Info (12128): Elaborating entity "altsyncram" for hierarchy "mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii92:ROM92|altsyncram:altsyncram_component" File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/ascii92.v Line: 82
Info (12130): Elaborated megafunction instantiation "mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii92:ROM92|altsyncram:altsyncram_component" File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/ascii92.v Line: 82
Info (12133): Instantiated megafunction "mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii92:ROM92|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/ascii92.v Line: 82
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "92.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "1024"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "widthad_a" = "10"
    Info (12134): Parameter "width_a" = "3"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_p1f1.tdf
    Info (12023): Found entity 1: altsyncram_p1f1 File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/db/altsyncram_p1f1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_p1f1" for hierarchy "mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii92:ROM92|altsyncram:altsyncram_component|altsyncram_p1f1:auto_generated" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "ascii93" for hierarchy "mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii93:ROM93" File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/sprite.sv Line: 91
Info (12128): Elaborating entity "altsyncram" for hierarchy "mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii93:ROM93|altsyncram:altsyncram_component" File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/ascii93.v Line: 82
Info (12130): Elaborated megafunction instantiation "mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii93:ROM93|altsyncram:altsyncram_component" File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/ascii93.v Line: 82
Info (12133): Instantiated megafunction "mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii93:ROM93|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/ascii93.v Line: 82
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "93.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "1024"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "widthad_a" = "10"
    Info (12134): Parameter "width_a" = "3"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_q1f1.tdf
    Info (12023): Found entity 1: altsyncram_q1f1 File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/db/altsyncram_q1f1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_q1f1" for hierarchy "mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii93:ROM93|altsyncram:altsyncram_component|altsyncram_q1f1:auto_generated" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "ascii94" for hierarchy "mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii94:ROM94" File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/sprite.sv Line: 92
Info (12128): Elaborating entity "altsyncram" for hierarchy "mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii94:ROM94|altsyncram:altsyncram_component" File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/ascii94.v Line: 82
Info (12130): Elaborated megafunction instantiation "mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii94:ROM94|altsyncram:altsyncram_component" File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/ascii94.v Line: 82
Info (12133): Instantiated megafunction "mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii94:ROM94|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/ascii94.v Line: 82
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "94.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "1024"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "widthad_a" = "10"
    Info (12134): Parameter "width_a" = "3"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_r1f1.tdf
    Info (12023): Found entity 1: altsyncram_r1f1 File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/db/altsyncram_r1f1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_r1f1" for hierarchy "mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii94:ROM94|altsyncram:altsyncram_component|altsyncram_r1f1:auto_generated" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "ascii95" for hierarchy "mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii95:ROM95" File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/sprite.sv Line: 93
Info (12128): Elaborating entity "altsyncram" for hierarchy "mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii95:ROM95|altsyncram:altsyncram_component" File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/ascii95.v Line: 82
Info (12130): Elaborated megafunction instantiation "mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii95:ROM95|altsyncram:altsyncram_component" File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/ascii95.v Line: 82
Info (12133): Instantiated megafunction "mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii95:ROM95|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/ascii95.v Line: 82
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "95.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "1024"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "widthad_a" = "10"
    Info (12134): Parameter "width_a" = "3"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_s1f1.tdf
    Info (12023): Found entity 1: altsyncram_s1f1 File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/db/altsyncram_s1f1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_s1f1" for hierarchy "mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii95:ROM95|altsyncram:altsyncram_component|altsyncram_s1f1:auto_generated" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "ascii96" for hierarchy "mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii96:ROM96" File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/sprite.sv Line: 94
Info (12128): Elaborating entity "altsyncram" for hierarchy "mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii96:ROM96|altsyncram:altsyncram_component" File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/ascii96.v Line: 82
Info (12130): Elaborated megafunction instantiation "mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii96:ROM96|altsyncram:altsyncram_component" File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/ascii96.v Line: 82
Info (12133): Instantiated megafunction "mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii96:ROM96|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/ascii96.v Line: 82
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "96.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "1024"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "widthad_a" = "10"
    Info (12134): Parameter "width_a" = "3"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_t1f1.tdf
    Info (12023): Found entity 1: altsyncram_t1f1 File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/db/altsyncram_t1f1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_t1f1" for hierarchy "mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii96:ROM96|altsyncram:altsyncram_component|altsyncram_t1f1:auto_generated" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "ascii97" for hierarchy "mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii97:ROM97" File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/sprite.sv Line: 95
Info (12128): Elaborating entity "altsyncram" for hierarchy "mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii97:ROM97|altsyncram:altsyncram_component" File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/ascii97.v Line: 82
Info (12130): Elaborated megafunction instantiation "mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii97:ROM97|altsyncram:altsyncram_component" File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/ascii97.v Line: 82
Info (12133): Instantiated megafunction "mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii97:ROM97|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/ascii97.v Line: 82
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "97.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "1024"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "widthad_a" = "10"
    Info (12134): Parameter "width_a" = "3"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_u1f1.tdf
    Info (12023): Found entity 1: altsyncram_u1f1 File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/db/altsyncram_u1f1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_u1f1" for hierarchy "mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii97:ROM97|altsyncram:altsyncram_component|altsyncram_u1f1:auto_generated" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "ascii98" for hierarchy "mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii98:ROM98" File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/sprite.sv Line: 96
Info (12128): Elaborating entity "altsyncram" for hierarchy "mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii98:ROM98|altsyncram:altsyncram_component" File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/ascii98.v Line: 82
Info (12130): Elaborated megafunction instantiation "mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii98:ROM98|altsyncram:altsyncram_component" File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/ascii98.v Line: 82
Info (12133): Instantiated megafunction "mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii98:ROM98|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/ascii98.v Line: 82
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "98.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "1024"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "widthad_a" = "10"
    Info (12134): Parameter "width_a" = "3"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_v1f1.tdf
    Info (12023): Found entity 1: altsyncram_v1f1 File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/db/altsyncram_v1f1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_v1f1" for hierarchy "mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii98:ROM98|altsyncram:altsyncram_component|altsyncram_v1f1:auto_generated" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "ascii99" for hierarchy "mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii99:ROM99" File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/sprite.sv Line: 97
Info (12128): Elaborating entity "altsyncram" for hierarchy "mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii99:ROM99|altsyncram:altsyncram_component" File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/ascii99.v Line: 82
Info (12130): Elaborated megafunction instantiation "mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii99:ROM99|altsyncram:altsyncram_component" File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/ascii99.v Line: 82
Info (12133): Instantiated megafunction "mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii99:ROM99|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/ascii99.v Line: 82
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "99.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "1024"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "widthad_a" = "10"
    Info (12134): Parameter "width_a" = "3"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_02f1.tdf
    Info (12023): Found entity 1: altsyncram_02f1 File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/db/altsyncram_02f1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_02f1" for hierarchy "mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii99:ROM99|altsyncram:altsyncram_component|altsyncram_02f1:auto_generated" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "ascii100" for hierarchy "mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii100:ROM100" File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/sprite.sv Line: 98
Info (12128): Elaborating entity "altsyncram" for hierarchy "mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii100:ROM100|altsyncram:altsyncram_component" File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/ascii100.v Line: 82
Info (12130): Elaborated megafunction instantiation "mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii100:ROM100|altsyncram:altsyncram_component" File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/ascii100.v Line: 82
Info (12133): Instantiated megafunction "mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii100:ROM100|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/ascii100.v Line: 82
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "100.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "1024"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "widthad_a" = "10"
    Info (12134): Parameter "width_a" = "3"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_12f1.tdf
    Info (12023): Found entity 1: altsyncram_12f1 File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/db/altsyncram_12f1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_12f1" for hierarchy "mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii100:ROM100|altsyncram:altsyncram_component|altsyncram_12f1:auto_generated" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "ascii101" for hierarchy "mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii101:ROM101" File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/sprite.sv Line: 99
Info (12128): Elaborating entity "altsyncram" for hierarchy "mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii101:ROM101|altsyncram:altsyncram_component" File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/ascii101.v Line: 82
Info (12130): Elaborated megafunction instantiation "mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii101:ROM101|altsyncram:altsyncram_component" File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/ascii101.v Line: 82
Info (12133): Instantiated megafunction "mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii101:ROM101|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/ascii101.v Line: 82
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "101.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "1024"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "widthad_a" = "10"
    Info (12134): Parameter "width_a" = "3"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_22f1.tdf
    Info (12023): Found entity 1: altsyncram_22f1 File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/db/altsyncram_22f1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_22f1" for hierarchy "mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii101:ROM101|altsyncram:altsyncram_component|altsyncram_22f1:auto_generated" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "ascii102" for hierarchy "mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii102:ROM102" File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/sprite.sv Line: 100
Info (12128): Elaborating entity "altsyncram" for hierarchy "mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii102:ROM102|altsyncram:altsyncram_component" File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/ascii102.v Line: 82
Info (12130): Elaborated megafunction instantiation "mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii102:ROM102|altsyncram:altsyncram_component" File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/ascii102.v Line: 82
Info (12133): Instantiated megafunction "mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii102:ROM102|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/ascii102.v Line: 82
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "102.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "1024"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "widthad_a" = "10"
    Info (12134): Parameter "width_a" = "3"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_32f1.tdf
    Info (12023): Found entity 1: altsyncram_32f1 File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/db/altsyncram_32f1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_32f1" for hierarchy "mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii102:ROM102|altsyncram:altsyncram_component|altsyncram_32f1:auto_generated" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "ascii103" for hierarchy "mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii103:ROM103" File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/sprite.sv Line: 101
Info (12128): Elaborating entity "altsyncram" for hierarchy "mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii103:ROM103|altsyncram:altsyncram_component" File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/ascii103.v Line: 82
Info (12130): Elaborated megafunction instantiation "mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii103:ROM103|altsyncram:altsyncram_component" File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/ascii103.v Line: 82
Info (12133): Instantiated megafunction "mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii103:ROM103|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/ascii103.v Line: 82
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "103.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "1024"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "widthad_a" = "10"
    Info (12134): Parameter "width_a" = "3"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_42f1.tdf
    Info (12023): Found entity 1: altsyncram_42f1 File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/db/altsyncram_42f1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_42f1" for hierarchy "mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii103:ROM103|altsyncram:altsyncram_component|altsyncram_42f1:auto_generated" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "ascii104" for hierarchy "mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii104:ROM104" File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/sprite.sv Line: 102
Info (12128): Elaborating entity "altsyncram" for hierarchy "mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii104:ROM104|altsyncram:altsyncram_component" File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/ascii104.v Line: 82
Info (12130): Elaborated megafunction instantiation "mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii104:ROM104|altsyncram:altsyncram_component" File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/ascii104.v Line: 82
Info (12133): Instantiated megafunction "mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii104:ROM104|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/ascii104.v Line: 82
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "104.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "1024"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "widthad_a" = "10"
    Info (12134): Parameter "width_a" = "3"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_52f1.tdf
    Info (12023): Found entity 1: altsyncram_52f1 File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/db/altsyncram_52f1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_52f1" for hierarchy "mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii104:ROM104|altsyncram:altsyncram_component|altsyncram_52f1:auto_generated" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "ascii105" for hierarchy "mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii105:ROM105" File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/sprite.sv Line: 103
Info (12128): Elaborating entity "altsyncram" for hierarchy "mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii105:ROM105|altsyncram:altsyncram_component" File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/ascii105.v Line: 82
Info (12130): Elaborated megafunction instantiation "mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii105:ROM105|altsyncram:altsyncram_component" File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/ascii105.v Line: 82
Info (12133): Instantiated megafunction "mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii105:ROM105|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/ascii105.v Line: 82
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "105.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "1024"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "widthad_a" = "10"
    Info (12134): Parameter "width_a" = "3"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_62f1.tdf
    Info (12023): Found entity 1: altsyncram_62f1 File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/db/altsyncram_62f1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_62f1" for hierarchy "mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii105:ROM105|altsyncram:altsyncram_component|altsyncram_62f1:auto_generated" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "ascii106" for hierarchy "mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii106:ROM106" File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/sprite.sv Line: 104
Info (12128): Elaborating entity "altsyncram" for hierarchy "mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii106:ROM106|altsyncram:altsyncram_component" File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/ascii106.v Line: 82
Info (12130): Elaborated megafunction instantiation "mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii106:ROM106|altsyncram:altsyncram_component" File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/ascii106.v Line: 82
Info (12133): Instantiated megafunction "mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii106:ROM106|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/ascii106.v Line: 82
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "106.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "1024"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "widthad_a" = "10"
    Info (12134): Parameter "width_a" = "3"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_72f1.tdf
    Info (12023): Found entity 1: altsyncram_72f1 File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/db/altsyncram_72f1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_72f1" for hierarchy "mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii106:ROM106|altsyncram:altsyncram_component|altsyncram_72f1:auto_generated" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "ascii107" for hierarchy "mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii107:ROM107" File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/sprite.sv Line: 105
Info (12128): Elaborating entity "altsyncram" for hierarchy "mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii107:ROM107|altsyncram:altsyncram_component" File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/ascii107.v Line: 82
Info (12130): Elaborated megafunction instantiation "mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii107:ROM107|altsyncram:altsyncram_component" File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/ascii107.v Line: 82
Info (12133): Instantiated megafunction "mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii107:ROM107|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/ascii107.v Line: 82
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "107.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "1024"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "widthad_a" = "10"
    Info (12134): Parameter "width_a" = "3"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_82f1.tdf
    Info (12023): Found entity 1: altsyncram_82f1 File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/db/altsyncram_82f1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_82f1" for hierarchy "mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii107:ROM107|altsyncram:altsyncram_component|altsyncram_82f1:auto_generated" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "ascii108" for hierarchy "mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii108:ROM108" File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/sprite.sv Line: 106
Info (12128): Elaborating entity "altsyncram" for hierarchy "mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii108:ROM108|altsyncram:altsyncram_component" File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/ascii108.v Line: 82
Info (12130): Elaborated megafunction instantiation "mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii108:ROM108|altsyncram:altsyncram_component" File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/ascii108.v Line: 82
Info (12133): Instantiated megafunction "mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii108:ROM108|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/ascii108.v Line: 82
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "108.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "1024"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "widthad_a" = "10"
    Info (12134): Parameter "width_a" = "3"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_92f1.tdf
    Info (12023): Found entity 1: altsyncram_92f1 File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/db/altsyncram_92f1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_92f1" for hierarchy "mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii108:ROM108|altsyncram:altsyncram_component|altsyncram_92f1:auto_generated" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "ascii109" for hierarchy "mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii109:ROM109" File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/sprite.sv Line: 107
Info (12128): Elaborating entity "altsyncram" for hierarchy "mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii109:ROM109|altsyncram:altsyncram_component" File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/ascii109.v Line: 82
Info (12130): Elaborated megafunction instantiation "mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii109:ROM109|altsyncram:altsyncram_component" File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/ascii109.v Line: 82
Info (12133): Instantiated megafunction "mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii109:ROM109|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/ascii109.v Line: 82
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "109.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "1024"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "widthad_a" = "10"
    Info (12134): Parameter "width_a" = "3"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_a2f1.tdf
    Info (12023): Found entity 1: altsyncram_a2f1 File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/db/altsyncram_a2f1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_a2f1" for hierarchy "mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii109:ROM109|altsyncram:altsyncram_component|altsyncram_a2f1:auto_generated" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "ascii110" for hierarchy "mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii110:ROM110" File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/sprite.sv Line: 108
Info (12128): Elaborating entity "altsyncram" for hierarchy "mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii110:ROM110|altsyncram:altsyncram_component" File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/ascii110.v Line: 82
Info (12130): Elaborated megafunction instantiation "mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii110:ROM110|altsyncram:altsyncram_component" File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/ascii110.v Line: 82
Info (12133): Instantiated megafunction "mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii110:ROM110|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/ascii110.v Line: 82
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "110.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "1024"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "widthad_a" = "10"
    Info (12134): Parameter "width_a" = "3"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_b2f1.tdf
    Info (12023): Found entity 1: altsyncram_b2f1 File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/db/altsyncram_b2f1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_b2f1" for hierarchy "mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii110:ROM110|altsyncram:altsyncram_component|altsyncram_b2f1:auto_generated" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "ascii111" for hierarchy "mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii111:ROM111" File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/sprite.sv Line: 109
Info (12128): Elaborating entity "altsyncram" for hierarchy "mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii111:ROM111|altsyncram:altsyncram_component" File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/ascii111.v Line: 82
Info (12130): Elaborated megafunction instantiation "mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii111:ROM111|altsyncram:altsyncram_component" File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/ascii111.v Line: 82
Info (12133): Instantiated megafunction "mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii111:ROM111|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/ascii111.v Line: 82
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "111.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "1024"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "widthad_a" = "10"
    Info (12134): Parameter "width_a" = "3"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_c2f1.tdf
    Info (12023): Found entity 1: altsyncram_c2f1 File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/db/altsyncram_c2f1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_c2f1" for hierarchy "mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii111:ROM111|altsyncram:altsyncram_component|altsyncram_c2f1:auto_generated" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "ascii112" for hierarchy "mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii112:ROM112" File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/sprite.sv Line: 110
Info (12128): Elaborating entity "altsyncram" for hierarchy "mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii112:ROM112|altsyncram:altsyncram_component" File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/ascii112.v Line: 82
Info (12130): Elaborated megafunction instantiation "mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii112:ROM112|altsyncram:altsyncram_component" File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/ascii112.v Line: 82
Info (12133): Instantiated megafunction "mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii112:ROM112|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/ascii112.v Line: 82
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "112.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "1024"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "widthad_a" = "10"
    Info (12134): Parameter "width_a" = "3"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_d2f1.tdf
    Info (12023): Found entity 1: altsyncram_d2f1 File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/db/altsyncram_d2f1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_d2f1" for hierarchy "mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii112:ROM112|altsyncram:altsyncram_component|altsyncram_d2f1:auto_generated" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "ascii113" for hierarchy "mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii113:ROM113" File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/sprite.sv Line: 111
Info (12128): Elaborating entity "altsyncram" for hierarchy "mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii113:ROM113|altsyncram:altsyncram_component" File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/ascii113.v Line: 82
Info (12130): Elaborated megafunction instantiation "mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii113:ROM113|altsyncram:altsyncram_component" File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/ascii113.v Line: 82
Info (12133): Instantiated megafunction "mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii113:ROM113|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/ascii113.v Line: 82
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "113.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "1024"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "widthad_a" = "10"
    Info (12134): Parameter "width_a" = "3"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_e2f1.tdf
    Info (12023): Found entity 1: altsyncram_e2f1 File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/db/altsyncram_e2f1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_e2f1" for hierarchy "mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii113:ROM113|altsyncram:altsyncram_component|altsyncram_e2f1:auto_generated" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "ascii114" for hierarchy "mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii114:ROM114" File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/sprite.sv Line: 112
Info (12128): Elaborating entity "altsyncram" for hierarchy "mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii114:ROM114|altsyncram:altsyncram_component" File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/ascii114.v Line: 82
Info (12130): Elaborated megafunction instantiation "mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii114:ROM114|altsyncram:altsyncram_component" File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/ascii114.v Line: 82
Info (12133): Instantiated megafunction "mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii114:ROM114|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/ascii114.v Line: 82
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "114.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "1024"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "widthad_a" = "10"
    Info (12134): Parameter "width_a" = "3"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_f2f1.tdf
    Info (12023): Found entity 1: altsyncram_f2f1 File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/db/altsyncram_f2f1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_f2f1" for hierarchy "mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii114:ROM114|altsyncram:altsyncram_component|altsyncram_f2f1:auto_generated" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "ascii115" for hierarchy "mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii115:ROM115" File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/sprite.sv Line: 113
Info (12128): Elaborating entity "altsyncram" for hierarchy "mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii115:ROM115|altsyncram:altsyncram_component" File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/ascii115.v Line: 82
Info (12130): Elaborated megafunction instantiation "mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii115:ROM115|altsyncram:altsyncram_component" File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/ascii115.v Line: 82
Info (12133): Instantiated megafunction "mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii115:ROM115|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/ascii115.v Line: 82
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "115.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "1024"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "widthad_a" = "10"
    Info (12134): Parameter "width_a" = "3"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_g2f1.tdf
    Info (12023): Found entity 1: altsyncram_g2f1 File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/db/altsyncram_g2f1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_g2f1" for hierarchy "mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii115:ROM115|altsyncram:altsyncram_component|altsyncram_g2f1:auto_generated" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "ascii116" for hierarchy "mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii116:ROM116" File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/sprite.sv Line: 114
Info (12128): Elaborating entity "altsyncram" for hierarchy "mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii116:ROM116|altsyncram:altsyncram_component" File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/ascii116.v Line: 82
Info (12130): Elaborated megafunction instantiation "mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii116:ROM116|altsyncram:altsyncram_component" File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/ascii116.v Line: 82
Info (12133): Instantiated megafunction "mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii116:ROM116|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/ascii116.v Line: 82
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "116.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "1024"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "widthad_a" = "10"
    Info (12134): Parameter "width_a" = "3"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_h2f1.tdf
    Info (12023): Found entity 1: altsyncram_h2f1 File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/db/altsyncram_h2f1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_h2f1" for hierarchy "mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii116:ROM116|altsyncram:altsyncram_component|altsyncram_h2f1:auto_generated" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "ascii117" for hierarchy "mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii117:ROM117" File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/sprite.sv Line: 115
Info (12128): Elaborating entity "altsyncram" for hierarchy "mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii117:ROM117|altsyncram:altsyncram_component" File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/ascii117.v Line: 82
Info (12130): Elaborated megafunction instantiation "mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii117:ROM117|altsyncram:altsyncram_component" File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/ascii117.v Line: 82
Info (12133): Instantiated megafunction "mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii117:ROM117|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/ascii117.v Line: 82
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "117.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "1024"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "widthad_a" = "10"
    Info (12134): Parameter "width_a" = "3"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_i2f1.tdf
    Info (12023): Found entity 1: altsyncram_i2f1 File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/db/altsyncram_i2f1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_i2f1" for hierarchy "mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii117:ROM117|altsyncram:altsyncram_component|altsyncram_i2f1:auto_generated" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "ascii118" for hierarchy "mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii118:ROM118" File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/sprite.sv Line: 116
Info (12128): Elaborating entity "altsyncram" for hierarchy "mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii118:ROM118|altsyncram:altsyncram_component" File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/ascii118.v Line: 82
Info (12130): Elaborated megafunction instantiation "mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii118:ROM118|altsyncram:altsyncram_component" File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/ascii118.v Line: 82
Info (12133): Instantiated megafunction "mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii118:ROM118|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/ascii118.v Line: 82
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "118.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "1024"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "widthad_a" = "10"
    Info (12134): Parameter "width_a" = "3"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_j2f1.tdf
    Info (12023): Found entity 1: altsyncram_j2f1 File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/db/altsyncram_j2f1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_j2f1" for hierarchy "mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii118:ROM118|altsyncram:altsyncram_component|altsyncram_j2f1:auto_generated" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "ascii119" for hierarchy "mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii119:ROM119" File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/sprite.sv Line: 117
Info (12128): Elaborating entity "altsyncram" for hierarchy "mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii119:ROM119|altsyncram:altsyncram_component" File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/ascii119.v Line: 82
Info (12130): Elaborated megafunction instantiation "mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii119:ROM119|altsyncram:altsyncram_component" File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/ascii119.v Line: 82
Info (12133): Instantiated megafunction "mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii119:ROM119|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/ascii119.v Line: 82
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "119.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "1024"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "widthad_a" = "10"
    Info (12134): Parameter "width_a" = "3"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_k2f1.tdf
    Info (12023): Found entity 1: altsyncram_k2f1 File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/db/altsyncram_k2f1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_k2f1" for hierarchy "mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii119:ROM119|altsyncram:altsyncram_component|altsyncram_k2f1:auto_generated" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "ascii120" for hierarchy "mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii120:ROM120" File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/sprite.sv Line: 118
Info (12128): Elaborating entity "altsyncram" for hierarchy "mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii120:ROM120|altsyncram:altsyncram_component" File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/ascii120.v Line: 82
Info (12130): Elaborated megafunction instantiation "mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii120:ROM120|altsyncram:altsyncram_component" File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/ascii120.v Line: 82
Info (12133): Instantiated megafunction "mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii120:ROM120|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/ascii120.v Line: 82
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "120.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "1024"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "widthad_a" = "10"
    Info (12134): Parameter "width_a" = "3"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_l2f1.tdf
    Info (12023): Found entity 1: altsyncram_l2f1 File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/db/altsyncram_l2f1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_l2f1" for hierarchy "mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii120:ROM120|altsyncram:altsyncram_component|altsyncram_l2f1:auto_generated" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "ascii121" for hierarchy "mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii121:ROM121" File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/sprite.sv Line: 119
Info (12128): Elaborating entity "altsyncram" for hierarchy "mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii121:ROM121|altsyncram:altsyncram_component" File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/ascii121.v Line: 82
Info (12130): Elaborated megafunction instantiation "mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii121:ROM121|altsyncram:altsyncram_component" File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/ascii121.v Line: 82
Info (12133): Instantiated megafunction "mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii121:ROM121|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/ascii121.v Line: 82
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "121.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "1024"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "widthad_a" = "10"
    Info (12134): Parameter "width_a" = "3"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_m2f1.tdf
    Info (12023): Found entity 1: altsyncram_m2f1 File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/db/altsyncram_m2f1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_m2f1" for hierarchy "mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii121:ROM121|altsyncram:altsyncram_component|altsyncram_m2f1:auto_generated" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "ascii122" for hierarchy "mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii122:ROM122" File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/sprite.sv Line: 120
Info (12128): Elaborating entity "altsyncram" for hierarchy "mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii122:ROM122|altsyncram:altsyncram_component" File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/ascii122.v Line: 82
Info (12130): Elaborated megafunction instantiation "mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii122:ROM122|altsyncram:altsyncram_component" File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/ascii122.v Line: 82
Info (12133): Instantiated megafunction "mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii122:ROM122|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/ascii122.v Line: 82
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "122.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "1024"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "widthad_a" = "10"
    Info (12134): Parameter "width_a" = "3"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_n2f1.tdf
    Info (12023): Found entity 1: altsyncram_n2f1 File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/db/altsyncram_n2f1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_n2f1" for hierarchy "mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii122:ROM122|altsyncram:altsyncram_component|altsyncram_n2f1:auto_generated" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "ascii123" for hierarchy "mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii123:ROM123" File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/sprite.sv Line: 121
Info (12128): Elaborating entity "altsyncram" for hierarchy "mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii123:ROM123|altsyncram:altsyncram_component" File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/ascii123.v Line: 82
Info (12130): Elaborated megafunction instantiation "mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii123:ROM123|altsyncram:altsyncram_component" File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/ascii123.v Line: 82
Info (12133): Instantiated megafunction "mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii123:ROM123|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/ascii123.v Line: 82
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "123.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "1024"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "widthad_a" = "10"
    Info (12134): Parameter "width_a" = "3"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_o2f1.tdf
    Info (12023): Found entity 1: altsyncram_o2f1 File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/db/altsyncram_o2f1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_o2f1" for hierarchy "mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii123:ROM123|altsyncram:altsyncram_component|altsyncram_o2f1:auto_generated" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "ascii124" for hierarchy "mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii124:ROM124" File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/sprite.sv Line: 122
Info (12128): Elaborating entity "altsyncram" for hierarchy "mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii124:ROM124|altsyncram:altsyncram_component" File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/ascii124.v Line: 82
Info (12130): Elaborated megafunction instantiation "mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii124:ROM124|altsyncram:altsyncram_component" File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/ascii124.v Line: 82
Info (12133): Instantiated megafunction "mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii124:ROM124|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/ascii124.v Line: 82
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "124.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "1024"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "widthad_a" = "10"
    Info (12134): Parameter "width_a" = "3"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_p2f1.tdf
    Info (12023): Found entity 1: altsyncram_p2f1 File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/db/altsyncram_p2f1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_p2f1" for hierarchy "mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii124:ROM124|altsyncram:altsyncram_component|altsyncram_p2f1:auto_generated" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "ascii125" for hierarchy "mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii125:ROM125" File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/sprite.sv Line: 123
Info (12128): Elaborating entity "altsyncram" for hierarchy "mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii125:ROM125|altsyncram:altsyncram_component" File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/ascii125.v Line: 82
Info (12130): Elaborated megafunction instantiation "mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii125:ROM125|altsyncram:altsyncram_component" File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/ascii125.v Line: 82
Info (12133): Instantiated megafunction "mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii125:ROM125|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/ascii125.v Line: 82
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "125.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "1024"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "widthad_a" = "10"
    Info (12134): Parameter "width_a" = "3"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_q2f1.tdf
    Info (12023): Found entity 1: altsyncram_q2f1 File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/db/altsyncram_q2f1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_q2f1" for hierarchy "mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii125:ROM125|altsyncram:altsyncram_component|altsyncram_q2f1:auto_generated" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "ascii126" for hierarchy "mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii126:ROM126" File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/sprite.sv Line: 124
Info (12128): Elaborating entity "altsyncram" for hierarchy "mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii126:ROM126|altsyncram:altsyncram_component" File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/ascii126.v Line: 82
Info (12130): Elaborated megafunction instantiation "mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii126:ROM126|altsyncram:altsyncram_component" File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/ascii126.v Line: 82
Info (12133): Instantiated megafunction "mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii126:ROM126|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/ascii126.v Line: 82
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "126.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "1024"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "widthad_a" = "10"
    Info (12134): Parameter "width_a" = "3"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_r2f1.tdf
    Info (12023): Found entity 1: altsyncram_r2f1 File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/db/altsyncram_r2f1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_r2f1" for hierarchy "mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii126:ROM126|altsyncram:altsyncram_component|altsyncram_r2f1:auto_generated" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "charMux" for hierarchy "mcuVGA:VGA|topController:topc|printChar:test|sprite:test|charMux:colorMux" File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/sprite.sv Line: 138
Info (12128): Elaborating entity "rgbDecoder" for hierarchy "mcuVGA:VGA|topController:topc|printChar:test|sprite:test|rgbDecoder:DECOM" File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/sprite.sv Line: 141
Info (12128): Elaborating entity "comparator" for hierarchy "mcuVGA:VGA|topController:topc|printChar:test|sprite:test|comparator:comp" File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/sprite.sv Line: 143
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii39:ROM39|altsyncram:altsyncram_component|altsyncram_ste1:auto_generated|q_a[3]" File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/db/altsyncram_ste1.tdf Line: 101
        Warning (14320): Synthesized away node "mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii39:ROM39|altsyncram:altsyncram_component|altsyncram_ste1:auto_generated|q_a[4]" File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/db/altsyncram_ste1.tdf Line: 123
        Warning (14320): Synthesized away node "mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii39:ROM39|altsyncram:altsyncram_component|altsyncram_ste1:auto_generated|q_a[5]" File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/db/altsyncram_ste1.tdf Line: 145
        Warning (14320): Synthesized away node "mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii39:ROM39|altsyncram:altsyncram_component|altsyncram_ste1:auto_generated|q_a[6]" File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/db/altsyncram_ste1.tdf Line: 167
        Warning (14320): Synthesized away node "mcuVGA:VGA|topController:topc|printChar:test|sprite:test|ascii39:ROM39|altsyncram:altsyncram_component|altsyncram_ste1:auto_generated|q_a[7]" File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/db/altsyncram_ste1.tdf Line: 189
Info (276014): Found 1 instances of uninferred RAM logic
    Info (276007): RAM logic "datapath:dp|regfile:rf|rf" is uninferred due to asynchronous read logic File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/regfile.sv Line: 19
Warning (12241): 4 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "SYNC_B" is stuck at VCC File: C:/Users/Usuario/Downloads/p_digitales/VGAletters/arm.sv Line: 10
Info (286030): Timing-Driven Synthesis is running
Info (17049): 1536 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file C:/Users/Usuario/Downloads/p_digitales/VGAletters/output_files/VGAcontroller.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 2902 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 2 input pins
    Info (21059): Implemented 29 output pins
    Info (21061): Implemented 2586 logic cells
    Info (21064): Implemented 285 RAM segments
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 80 warnings
    Info: Peak virtual memory: 4926 megabytes
    Info: Processing ended: Wed Jun 16 17:39:27 2021
    Info: Elapsed time: 00:00:46
    Info: Total CPU time (on all processors): 00:01:01


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/Usuario/Downloads/p_digitales/VGAletters/output_files/VGAcontroller.map.smsg.


