<p align="center">
  <img src="https://via.placeholder.com/900x200.png?text=Welcome+to+My+GitHub+Profile" alt="Profile Banner" />
</p>

<h1 align="center">👋 Hi, I’m Abhisek Patel</h1>

<p align="center">
  🎓 Final Year B.Tech in <b>Electronics Engineering</b> at Shri Ramdeobaba College of Engineering and Management (Nagpur, India) <br>
  💡 Passionate about <b>VLSI Design, FPGA Development, and Verification</b> <br>
  🛠 Skilled in <b>SystemVerilog, C++, Python, and Digital Design</b> <br>
  🌱 Currently working on <b>OOP-based SystemVerilog Testbenches</b> <br>
  🚀 Open to internships and collaborative projects
</p>

---

## 🛠 Tech Stack
- **Languages:** SystemVerilog, C++, Python  
- **Specialization:** Digital Design, Verification, FPGA  
- **Tools:** ModelSim, Vivado, EDA Playground  

---

## 📬 Contact
- **Email:** [abhishekpatel9370@gmail.com 
- **LinkedIn:** [https://www.linkedin.com/in/abhishek-patel-6b5428266/]
  
---

## 📈 GitHub Stats
<p align="center">
  <img src="https://github-readme-stats.vercel.app/api?username=yourusername&show_icons=true&theme=radical" alt="GitHub Stats" />
</p>

---

<p align="center">⭐️ Feel free to explore my repositories and connect with me!</p>
