<stg><name>cabac_top_Pipeline_VITIS_LOOP_45_1</name>


<trans_list>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="4" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3" bw="3" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
newFuncRoot:1 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %bitStream, void @empty, i32 0, i32 0, void @empty_22, i32 0, i32 0, void @empty_26, void @empty_26, void @empty_26, i32 0, i32 0, i32 0, i32 0, void @empty_26, void @empty_26

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="3" op_1_bw="3">
<![CDATA[
newFuncRoot:2 %store_ln0 = store i3 0, i3 %i

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:3 %br_ln0 = br void %_Z8load_ramPhRN3hls6streamIhLi0EEEj.exit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
_Z8load_ramPhRN3hls6streamIhLi0EEEj.exit:0 %i_5 = load i3 %i

]]></Node>
<StgValue><ssdm name="i_5"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
_Z8load_ramPhRN3hls6streamIhLi0EEEj.exit:1 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
_Z8load_ramPhRN3hls6streamIhLi0EEEj.exit:2 %icmp_ln45 = icmp_eq  i3 %i_5, i3 7

]]></Node>
<StgValue><ssdm name="icmp_ln45"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
_Z8load_ramPhRN3hls6streamIhLi0EEEj.exit:3 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 7, i64 7, i64 7

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
_Z8load_ramPhRN3hls6streamIhLi0EEEj.exit:4 %add_ln45 = add i3 %i_5, i3 1

]]></Node>
<StgValue><ssdm name="add_ln45"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_Z8load_ramPhRN3hls6streamIhLi0EEEj.exit:5 %br_ln45 = br i1 %icmp_ln45, void %.split4, void %_Z10arith_initPhR8_arith_t.exit.exitStub

]]></Node>
<StgValue><ssdm name="br_ln45"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="15" bw="64" op_0_bw="3">
<![CDATA[
.split4:0 %i_7_cast = zext i3 %i_5

]]></Node>
<StgValue><ssdm name="i_7_cast"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split4:1 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="17" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split4:2 %tmp = read i8 @_ssdm_op_Read.axis.volatile.i8P128A, i8 %bitStream

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="18" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4:3 %tempBst_addr = getelementptr i8 %tempBst, i64 0, i64 %i_7_cast

]]></Node>
<StgValue><ssdm name="tempBst_addr"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="8" op_1_bw="3">
<![CDATA[
.split4:4 %store_ln46 = store i8 %tmp, i3 %tempBst_addr

]]></Node>
<StgValue><ssdm name="store_ln46"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="3" op_1_bw="3" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split4:5 %store_ln45 = store i3 %add_ln45, i3 %i

]]></Node>
<StgValue><ssdm name="store_ln45"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0">
<![CDATA[
.split4:6 %br_ln0 = br void %_Z8load_ramPhRN3hls6streamIhLi0EEEj.exit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="0">
<![CDATA[
_Z10arith_initPhR8_arith_t.exit.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="28" name="bitStream" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="bitStream"/></StgValue>
</port>
<port id="29" name="tempBst" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="tempBst"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="31" from="StgValue_30" to="i" fromId="30" toId="4">
</dataflow>
<dataflow id="33" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="32" toId="5">
</dataflow>
<dataflow id="34" from="bitStream" to="specinterface_ln0" fromId="28" toId="5">
</dataflow>
<dataflow id="36" from="empty" to="specinterface_ln0" fromId="35" toId="5">
</dataflow>
<dataflow id="38" from="StgValue_37" to="specinterface_ln0" fromId="37" toId="5">
</dataflow>
<dataflow id="39" from="StgValue_37" to="specinterface_ln0" fromId="37" toId="5">
</dataflow>
<dataflow id="41" from="empty_22" to="specinterface_ln0" fromId="40" toId="5">
</dataflow>
<dataflow id="42" from="StgValue_37" to="specinterface_ln0" fromId="37" toId="5">
</dataflow>
<dataflow id="43" from="StgValue_37" to="specinterface_ln0" fromId="37" toId="5">
</dataflow>
<dataflow id="45" from="empty_26" to="specinterface_ln0" fromId="44" toId="5">
</dataflow>
<dataflow id="46" from="empty_26" to="specinterface_ln0" fromId="44" toId="5">
</dataflow>
<dataflow id="47" from="empty_26" to="specinterface_ln0" fromId="44" toId="5">
</dataflow>
<dataflow id="48" from="StgValue_37" to="specinterface_ln0" fromId="37" toId="5">
</dataflow>
<dataflow id="49" from="StgValue_37" to="specinterface_ln0" fromId="37" toId="5">
</dataflow>
<dataflow id="50" from="StgValue_37" to="specinterface_ln0" fromId="37" toId="5">
</dataflow>
<dataflow id="51" from="StgValue_37" to="specinterface_ln0" fromId="37" toId="5">
</dataflow>
<dataflow id="52" from="empty_26" to="specinterface_ln0" fromId="44" toId="5">
</dataflow>
<dataflow id="53" from="empty_26" to="specinterface_ln0" fromId="44" toId="5">
</dataflow>
<dataflow id="55" from="StgValue_54" to="store_ln0" fromId="54" toId="6">
</dataflow>
<dataflow id="56" from="i" to="store_ln0" fromId="4" toId="6">
</dataflow>
<dataflow id="57" from="i" to="i_5" fromId="4" toId="8">
</dataflow>
<dataflow id="59" from="_ssdm_op_SpecPipeline" to="specpipeline_ln0" fromId="58" toId="9">
</dataflow>
<dataflow id="61" from="StgValue_60" to="specpipeline_ln0" fromId="60" toId="9">
</dataflow>
<dataflow id="62" from="StgValue_37" to="specpipeline_ln0" fromId="37" toId="9">
</dataflow>
<dataflow id="63" from="StgValue_30" to="specpipeline_ln0" fromId="30" toId="9">
</dataflow>
<dataflow id="64" from="StgValue_37" to="specpipeline_ln0" fromId="37" toId="9">
</dataflow>
<dataflow id="66" from="p_str" to="specpipeline_ln0" fromId="65" toId="9">
</dataflow>
<dataflow id="67" from="i_5" to="icmp_ln45" fromId="8" toId="10">
</dataflow>
<dataflow id="69" from="StgValue_68" to="icmp_ln45" fromId="68" toId="10">
</dataflow>
<dataflow id="71" from="_ssdm_op_SpecLoopTripCount" to="empty" fromId="70" toId="11">
</dataflow>
<dataflow id="73" from="StgValue_72" to="empty" fromId="72" toId="11">
</dataflow>
<dataflow id="74" from="StgValue_72" to="empty" fromId="72" toId="11">
</dataflow>
<dataflow id="75" from="StgValue_72" to="empty" fromId="72" toId="11">
</dataflow>
<dataflow id="76" from="i_5" to="add_ln45" fromId="8" toId="12">
</dataflow>
<dataflow id="78" from="StgValue_77" to="add_ln45" fromId="77" toId="12">
</dataflow>
<dataflow id="79" from="icmp_ln45" to="br_ln45" fromId="10" toId="13">
</dataflow>
<dataflow id="80" from="i_5" to="i_7_cast" fromId="8" toId="14">
</dataflow>
<dataflow id="82" from="_ssdm_op_SpecLoopName" to="specloopname_ln0" fromId="81" toId="15">
</dataflow>
<dataflow id="84" from="empty_2" to="specloopname_ln0" fromId="83" toId="15">
</dataflow>
<dataflow id="86" from="_ssdm_op_Read.axis.volatile.i8P128A" to="tmp" fromId="85" toId="16">
</dataflow>
<dataflow id="87" from="bitStream" to="tmp" fromId="28" toId="16">
</dataflow>
<dataflow id="88" from="tempBst" to="tempBst_addr" fromId="29" toId="17">
</dataflow>
<dataflow id="90" from="StgValue_89" to="tempBst_addr" fromId="89" toId="17">
</dataflow>
<dataflow id="91" from="i_7_cast" to="tempBst_addr" fromId="14" toId="17">
</dataflow>
<dataflow id="92" from="tmp" to="store_ln46" fromId="16" toId="18">
</dataflow>
<dataflow id="93" from="tempBst_addr" to="store_ln46" fromId="17" toId="18">
</dataflow>
<dataflow id="94" from="add_ln45" to="store_ln45" fromId="12" toId="19">
</dataflow>
<dataflow id="95" from="i" to="store_ln45" fromId="4" toId="19">
</dataflow>
<dataflow id="96" from="icmp_ln45" to="StgValue_2" fromId="10" toId="2">
</dataflow>
</dataflows>


</stg>
