Release 14.1 - xst P.15xf (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.25 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.25 secs
 
--> Reading design: usbtest.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "usbtest.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "usbtest"
Output Format                      : NGC
Target Device                      : xc6slx16-2-csg324

---- Source Options
Top Module Name                    : usbtest
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "C:\Users\Jeremy\Documents\Xilinx_Projects\FINAL_ADCOUT\usb_transact.vhdl" into library work
Parsing entity <usb_transact>.
Parsing architecture <usb_transact_arch> of entity <usb_transact>.
Parsing VHDL file "C:\Users\Jeremy\Documents\Xilinx_Projects\FINAL_ADCOUT\usb_pkg.vhdl" into library work
Parsing package <usb_pkg>.
Parsing VHDL file "C:\Users\Jeremy\Documents\Xilinx_Projects\FINAL_ADCOUT\usb_packet.vhdl" into library work
Parsing entity <usb_packet>.
Parsing architecture <usb_packet_arch> of entity <usb_packet>.
Parsing VHDL file "C:\Users\Jeremy\Documents\Xilinx_Projects\FINAL_ADCOUT\usb_init.vhdl" into library work
Parsing entity <usb_init>.
Parsing architecture <usb_init_arch> of entity <usb_init>.
Parsing VHDL file "C:\Users\Jeremy\Documents\Xilinx_Projects\FINAL_ADCOUT\usb_control.vhdl" into library work
Parsing entity <usb_control>.
Parsing architecture <usb_control_arch> of entity <usb_control>.
Parsing VHDL file "C:\Users\Jeremy\Documents\Xilinx_Projects\FINAL_ADCOUT\usb_serial.vhdl" into library work
Parsing entity <usb_serial>.
Parsing architecture <usb_serial_arch> of entity <usb_serial>.
Parsing VHDL file "C:\Users\Jeremy\Documents\Xilinx_Projects\FINAL_ADCOUT\usbtest.vhdl" into library work
Parsing entity <usbtest>.
Parsing architecture <arch> of entity <usbtest>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <usbtest> (architecture <arch>) from library <work>.

Elaborating entity <usb_serial> (architecture <usb_serial_arch>) with generics from library <work>.

Elaborating entity <usb_init> (architecture <usb_init_arch>) with generics from library <work>.

Elaborating entity <usb_packet> (architecture <usb_packet_arch>) from library <work>.

Elaborating entity <usb_transact> (architecture <usb_transact_arch>) with generics from library <work>.

Elaborating entity <usb_control> (architecture <usb_control_arch>) with generics from library <work>.
INFO:HDLCompiler:679 - "C:\Users\Jeremy\Documents\Xilinx_Projects\FINAL_ADCOUT\usb_control.vhdl" Line 397. Case statement is complete. others clause is never selected

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <usbtest>.
    Related source file is "C:\Users\Jeremy\Documents\Xilinx_Projects\FINAL_ADCOUT\usbtest.vhdl".
INFO:Xst:3210 - "C:\Users\Jeremy\Documents\Xilinx_Projects\FINAL_ADCOUT\usbtest.vhdl" line 125: Output port <RXLEN> of the instance <usb_serial_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Jeremy\Documents\Xilinx_Projects\FINAL_ADCOUT\usbtest.vhdl" line 125: Output port <TXROOM> of the instance <usb_serial_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Jeremy\Documents\Xilinx_Projects\FINAL_ADCOUT\usbtest.vhdl" line 125: Output port <USBRST> of the instance <usb_serial_inst> is unconnected or connected to loadless signal.
    Found 1024x8-bit single-port RAM <Mram_mem> for signal <mem>.
    Found 8-bit register for signal <mem_rdat>.
    Found 1-bit register for signal <mem_wr>.
    Found 10-bit register for signal <s_ptr>.
    Found 8-bit register for signal <mem_wdat>.
    Found 4-bit register for signal <s_state>.
    Found 1-bit register for signal <s_txcork>.
    Found 26-bit register for signal <s_bytecnt>.
    Found 8-bit register for signal <s_byteval>.
    Found 1-bit register for signal <mem_peek>.
    Found 8-bit register for signal <mem_rbuf>.
    Found 6-bit register for signal <s_blastctl>.
    Found 25-bit register for signal <clkcnt>.
    Found finite state machine <FSM_0> for signal <s_state>.
    -----------------------------------------------------------------------
    | States             | 11                                             |
    | Transitions        | 41                                             |
    | Inputs             | 19                                             |
    | Outputs            | 12                                             |
    | Clock              | PHY_CLKOUT (rising_edge)                       |
    | Power Up State     | st_init                                        |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 25-bit adder for signal <clkcnt[24]_GND_5_o_add_13_OUT> created at line 1241.
    Found 10-bit adder for signal <s_ptr[9]_GND_5_o_add_32_OUT> created at line 1241.
    Found 6-bit adder for signal <s_blastctl[5]_GND_5_o_add_123_OUT> created at line 1241.
    Found 8-bit adder for signal <s_byteval[7]_GND_5_o_add_131_OUT> created at line 1241.
    Found 10-bit subtractor for signal <GND_5_o_GND_5_o_sub_78_OUT<9:0>> created at line 1308.
    Found 8-bit subtractor for signal <GND_5_o_GND_5_o_sub_97_OUT<7:0>> created at line 1308.
    Found 26-bit subtractor for signal <GND_5_o_GND_5_o_sub_130_OUT<25:0>> created at line 1308.
    Summary:
	inferred   1 RAM(s).
	inferred   6 Adder/Subtractor(s).
	inferred 102 D-type flip-flop(s).
	inferred  43 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <usbtest> synthesized.

Synthesizing Unit <usb_serial>.
    Related source file is "C:\Users\Jeremy\Documents\Xilinx_Projects\FINAL_ADCOUT\usb_serial.vhdl".
        VENDORID = "1111101110011010"
        PRODUCTID = "1111101110011010"
        VERSIONBCD = "0000000000110000"
        VENDORSTR = ""
        PRODUCTSTR = ""
        SERIALSTR = ""
        HSSUPPORT = true
        SELFPOWERED = false
        RXBUFSIZE_BITS = 11
        TXBUFSIZE_BITS = 10
    Found 2048x8-bit dual-port RAM <Mram_rxbuf> for signal <rxbuf>.
    Found 1024x8-bit dual-port RAM <Mram_txbuf> for signal <txbuf>.
    Found 10-bit register for signal <q_txbuf_head>.
    Found 1-bit register for signal <q_rxval>.
    Found 3-bit register for signal <s_state>.
    Found 11-bit register for signal <s_rxbuf_head>.
    Found 10-bit register for signal <s_txbuf_tail>.
    Found 11-bit register for signal <s_bufptr>.
    Found 1-bit register for signal <s_txprev_full>.
    Found 1-bit register for signal <s_txprev_acked>.
    Found 1-bit register for signal <s_isync>.
    Found 1-bit register for signal <s_osync>.
    Found 2-bit register for signal <s_halt_in>.
    Found 2-bit register for signal <s_halt_out>.
    Found 1-bit register for signal <s_nyet>.
    Found 10-bit register for signal <s_txbuf_stop>.
    Found 8-bit register for signal <rxbuf_rdat>.
    Found 8-bit register for signal <txbuf_rdat>.
    Found 10-bit register for signal <descrom_raddr>.
    Found 11-bit register for signal <q_rxbuf_tail>.
    Found finite state machine <FSM_1> for signal <s_state>.
    -----------------------------------------------------------------------
    | States             | 8                                              |
    | Transitions        | 45                                             |
    | Inputs             | 17                                             |
    | Outputs            | 8                                              |
    | Clock              | CLK (rising_edge)                              |
    | Reset              | RESET (positive)                               |
    | Reset type         | synchronous                                    |
    | Reset State        | st_idle                                        |
    | Power Up State     | st_idle                                        |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_2> for signal <s_halt_out>.
    -----------------------------------------------------------------------
    | States             | 2                                              |
    | Transitions        | 14                                             |
    | Inputs             | 6                                              |
    | Outputs            | 1                                              |
    | Clock              | CLK (rising_edge)                              |
    | Reset              | RESET (positive)                               |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Power Up State     | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 10-bit adder for signal <q_txbuf_head[9]_GND_6_o_add_21_OUT> created at line 1241.
    Found 11-bit adder for signal <q_rxbuf_tail[10]_GND_6_o_add_39_OUT> created at line 1241.
    Found 10-bit adder for signal <s_txbuf_tail[9]_GND_6_o_add_95_OUT> created at line 1035.
    Found 11-bit adder for signal <s_bufptr[10]_GND_6_o_add_103_OUT> created at line 1241.
    Found 10-bit adder for signal <descrom_start[9]_GND_6_o_add_160_OUT> created at line 1139.
    Found 11-bit subtractor for signal <RXLEN> created at line 135.
    Found 10-bit subtractor for signal <GND_6_o_GND_6_o_sub_3_OUT<9:0>> created at line 701.
    Found 10-bit subtractor for signal <TXROOM> created at line 147.
    Found 11-bit subtractor for signal <GND_6_o_GND_6_o_sub_51_OUT<10:0>> created at line 873.
    Found 11-bit subtractor for signal <GND_6_o_GND_6_o_sub_103_OUT<10:0>> created at line 1308.
    Found 256x8-bit Read Only RAM for signal <descrom_rdat>
    Found 11-bit comparator not equal for signal <n0028> created at line 729
    Found 10-bit comparator not equal for signal <n0034> created at line 730
    Found 11-bit comparator greater for signal <GND_6_o_PWR_6_o_LessThan_52_o> created at line 873
    Found 10-bit comparator equal for signal <n0072> created at line 917
    Found 10-bit comparator equal for signal <s_bufptr[9]_s_txbuf_head[9]_equal_87_o> created at line 1009
    Found 10-bit comparator equal for signal <s_bufptr[9]_s_txbuf_stop[9]_equal_88_o> created at line 1010
    Found 10-bit comparator equal for signal <s_txbuf_tail[9]_s_bufptr[9]_equal_97_o> created at line 1035
    Summary:
	inferred   3 RAM(s).
	inferred  10 Adder/Subtractor(s).
	inferred  97 D-type flip-flop(s).
	inferred   7 Comparator(s).
	inferred  37 Multiplexer(s).
	inferred   2 Finite State Machine(s).
Unit <usb_serial> synthesized.

Synthesizing Unit <usb_init>.
    Related source file is "C:\Users\Jeremy\Documents\Xilinx_Projects\FINAL_ADCOUT\usb_init.vhdl".
        HSSUPPORT = true
    Found 1-bit register for signal <s_suspend>.
    Found 2-bit register for signal <s_linestate>.
    Found 1-bit register for signal <s_reset>.
    Found 1-bit register for signal <s_chirpk>.
    Found 2-bit register for signal <s_opmode>.
    Found 1-bit register for signal <s_xcvrselect>.
    Found 1-bit register for signal <s_termselect>.
    Found 1-bit register for signal <s_highspeed>.
    Found 4-bit register for signal <s_state>.
    Found 3-bit register for signal <s_chirpcnt>.
    Found 8-bit register for signal <s_timer1>.
    Found 20-bit register for signal <s_timer2>.
    Found finite state machine <FSM_3> for signal <s_state>.
    -----------------------------------------------------------------------
    | States             | 9                                              |
    | Transitions        | 26                                             |
    | Inputs             | 12                                             |
    | Outputs            | 11                                             |
    | Clock              | CLK (rising_edge)                              |
    | Reset              | RESET (positive)                               |
    | Reset type         | synchronous                                    |
    | Reset State        | st_init                                        |
    | Power Up State     | st_init                                        |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 3-bit adder for signal <s_chirpcnt[2]_GND_7_o_add_32_OUT> created at line 1241.
    Found 8-bit adder for signal <s_timer1[7]_GND_7_o_add_57_OUT> created at line 1241.
    Found 20-bit adder for signal <s_timer2[19]_GND_7_o_add_59_OUT> created at line 1241.
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred  41 D-type flip-flop(s).
	inferred  27 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <usb_init> synthesized.

Synthesizing Unit <usb_packet>.
    Related source file is "C:\Users\Jeremy\Documents\Xilinx_Projects\FINAL_ADCOUT\usb_packet.vhdl".
    Found 1-bit register for signal <s_txfirst>.
    Found 1-bit register for signal <s_rxactive>.
    Found 1-bit register for signal <s_rxvalid>.
    Found 1-bit register for signal <s_rxerror>.
    Found 8-bit register for signal <s_datain>.
    Found 1-bit register for signal <s_txready>.
    Found 4-bit register for signal <s_state>.
    Found 1-bit register for signal <s_rxgoodpacket>.
    Found 5-bit register for signal <crc5_buf>.
    Found 16-bit register for signal <crc16_buf>.
    Found 1-bit register for signal <PHY_TXVALID>.
    Found 8-bit register for signal <PHY_DATAOUT>.
    Found 8-bit register for signal <s_dataout>.
    Found finite state machine <FSM_4> for signal <s_state>.
    -----------------------------------------------------------------------
    | States             | 10                                             |
    | Transitions        | 32                                             |
    | Inputs             | 13                                             |
    | Outputs            | 10                                             |
    | Clock              | CLK (rising_edge)                              |
    | Reset              | RESET (positive)                               |
    | Reset type         | synchronous                                    |
    | Reset State        | st_none                                        |
    | Power Up State     | st_none                                        |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 4x1-bit Read Only RAM for signal <s_datain[1]_GND_8_o_Mux_6_o>
    Found 4-bit comparator equal for signal <s_datain[7]_s_datain[3]_equal_5_o> created at line 276
    Summary:
	inferred   1 RAM(s).
	inferred  52 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred  67 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <usb_packet> synthesized.

Synthesizing Unit <usb_transact>.
    Related source file is "C:\Users\Jeremy\Documents\Xilinx_Projects\FINAL_ADCOUT\usb_transact.vhdl".
        HSSUPPORT = true
    Found 4-bit register for signal <s_state>.
    Found 1-bit register for signal <s_in>.
    Found 1-bit register for signal <s_out>.
    Found 1-bit register for signal <s_setup>.
    Found 1-bit register for signal <s_ping>.
    Found 1-bit register for signal <s_finished>.
    Found 4-bit register for signal <s_endpt>.
    Found 9-bit register for signal <wait_count>.
    Found 1-bit register for signal <s_osync>.
    Found 4-bit register for signal <s_sendpid>.
    Found 1-bit register for signal <s_prevrxact>.
    Found finite state machine <FSM_5> for signal <s_state>.
    -----------------------------------------------------------------------
    | States             | 14                                             |
    | Transitions        | 74                                             |
    | Inputs             | 18                                             |
    | Outputs            | 15                                             |
    | Clock              | CLK (rising_edge)                              |
    | Reset              | RESET (positive)                               |
    | Reset type         | synchronous                                    |
    | Reset State        | st_idle                                        |
    | Power Up State     | st_idle                                        |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 9-bit subtractor for signal <GND_9_o_GND_9_o_sub_95_OUT<8:0>> created at line 1308.
    Found 7-bit comparator equal for signal <T_ADDR[6]_P_RXDAT[6]_equal_29_o> created at line 361
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  24 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred  39 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <usb_transact> synthesized.

Synthesizing Unit <usb_control>.
    Related source file is "C:\Users\Jeremy\Documents\Xilinx_Projects\FINAL_ADCOUT\usb_control.vhdl".
        NENDPT = 2
WARNING:Xst:647 - Input <T_OUT> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <T_PING> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <T_OSYNC> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 2-bit register for signal <C_CLROUT>.
    Found 2-bit register for signal <C_SHLTIN>.
    Found 2-bit register for signal <C_SHLTOUT>.
    Found 4-bit register for signal <s_state>.
    Found 7-bit register for signal <s_addr>.
    Found 1-bit register for signal <s_confd>.
    Found 8-bit register for signal <s_answerptr>.
    Found 3-bit register for signal <s_setupptr>.
    Found 8-bit register for signal <s_ctlparam>.
    Found 4-bit register for signal <s_ctlrequest>.
    Found 3-bit register for signal <s_desctyp>.
    Found 8-bit register for signal <s_sendbyte>.
    Found 8-bit register for signal <s_answerlen>.
    Found 2-bit register for signal <C_CLRIN>.
    Found finite state machine <FSM_6> for signal <s_state>.
    -----------------------------------------------------------------------
    | States             | 11                                             |
    | Transitions        | 69                                             |
    | Inputs             | 23                                             |
    | Outputs            | 9                                              |
    | Clock              | CLK (rising_edge)                              |
    | Reset              | RESET (positive)                               |
    | Reset type         | synchronous                                    |
    | Reset State        | st_idle                                        |
    | Power Up State     | st_idle                                        |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 3-bit adder for signal <s_setupptr[2]_GND_10_o_add_47_OUT> created at line 1241.
    Found 6-bit adder for signal <s_answerptr[5]_GND_10_o_add_122_OUT> created at line 1241.
    Found 8-bit adder for signal <s_answerptr[7]_GND_10_o_add_128_OUT> created at line 1241.
    Found 8-bit comparator equal for signal <s_answerptr[7]_C_DSCLEN[7]_equal_121_o> created at line 577
    Found 8-bit comparator equal for signal <s_answerptr[7]_s_answerlen[7]_equal_122_o> created at line 578
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred  58 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred  72 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <usb_control> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 5
 1024x8-bit dual-port RAM                              : 1
 1024x8-bit single-port RAM                            : 1
 2048x8-bit dual-port RAM                              : 1
 256x8-bit single-port Read Only RAM                   : 1
 4x1-bit single-port Read Only RAM                     : 1
# Adders/Subtractors                                   : 23
 10-bit adder                                          : 4
 10-bit subtractor                                     : 3
 11-bit adder                                          : 2
 11-bit subtractor                                     : 3
 20-bit adder                                          : 1
 25-bit adder                                          : 1
 26-bit subtractor                                     : 1
 3-bit adder                                           : 2
 6-bit adder                                           : 2
 8-bit adder                                           : 2
 8-bit addsub                                          : 1
 9-bit subtractor                                      : 1
# Registers                                            : 73
 1-bit register                                        : 30
 10-bit register                                       : 5
 11-bit register                                       : 3
 16-bit register                                       : 1
 2-bit register                                        : 7
 20-bit register                                       : 1
 25-bit register                                       : 1
 26-bit register                                       : 1
 3-bit register                                        : 3
 4-bit register                                        : 3
 5-bit register                                        : 1
 6-bit register                                        : 1
 7-bit register                                        : 1
 8-bit register                                        : 14
 9-bit register                                        : 1
# Comparators                                          : 11
 10-bit comparator equal                               : 4
 10-bit comparator not equal                           : 1
 11-bit comparator greater                             : 1
 11-bit comparator not equal                           : 1
 4-bit comparator equal                                : 1
 7-bit comparator equal                                : 1
 8-bit comparator equal                                : 2
# Multiplexers                                         : 285
 1-bit 2-to-1 multiplexer                              : 154
 10-bit 2-to-1 multiplexer                             : 16
 11-bit 2-to-1 multiplexer                             : 4
 16-bit 2-to-1 multiplexer                             : 1
 2-bit 2-to-1 multiplexer                              : 18
 26-bit 2-to-1 multiplexer                             : 3
 3-bit 2-to-1 multiplexer                              : 3
 4-bit 2-to-1 multiplexer                              : 8
 5-bit 2-to-1 multiplexer                              : 1
 6-bit 2-to-1 multiplexer                              : 3
 8-bit 2-to-1 multiplexer                              : 67
 9-bit 2-to-1 multiplexer                              : 7
# FSMs                                                 : 7
# Xors                                                 : 32
 1-bit xor2                                            : 24
 1-bit xor3                                            : 2
 1-bit xor4                                            : 4
 1-bit xor5                                            : 2

=========================================================================
INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

WARNING:Xst:2677 - Node <C_CLROUT_2> of sequential type is unconnected in block <usb_control_inst>.
WARNING:Xst:2677 - Node <C_SHLTOUT_2> of sequential type is unconnected in block <usb_control_inst>.
WARNING:Xst:2677 - Node <descrom_raddr_8> of sequential type is unconnected in block <usb_serial_inst>.
WARNING:Xst:2677 - Node <descrom_raddr_9> of sequential type is unconnected in block <usb_serial_inst>.

Synthesizing (advanced) Unit <usb_init>.
The following registers are absorbed into counter <s_timer1>: 1 register on signal <s_timer1>.
The following registers are absorbed into counter <s_timer2>: 1 register on signal <s_timer2>.
The following registers are absorbed into counter <s_chirpcnt>: 1 register on signal <s_chirpcnt>.
Unit <usb_init> synthesized (advanced).

Synthesizing (advanced) Unit <usb_packet>.
INFO:Xst:3231 - The small RAM <Mram_s_datain[1]_GND_8_o_Mux_6_o> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 1-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <s_datain<1:0>> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <usb_packet> synthesized (advanced).

Synthesizing (advanced) Unit <usb_serial>.
The following registers are absorbed into counter <q_txbuf_head>: 1 register on signal <q_txbuf_head>.
The following registers are absorbed into counter <q_rxbuf_tail>: 1 register on signal <q_rxbuf_tail>.
INFO:Xst:3226 - The RAM <Mram_txbuf> will be implemented as a BLOCK RAM, absorbing the following register(s): <s_bufptr> <txbuf_rdat>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 1024-word x 8-bit                   |          |
    |     mode           | read-first                          |          |
    |     clkA           | connected to signal <CLK>           | rise     |
    |     weA            | connected to signal <TXVAL>         | high     |
    |     addrA          | connected to signal <q_txbuf_head>  |          |
    |     diA            | connected to signal <TXDAT>         |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 1024-word x 8-bit                   |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <CLK>           | rise     |
    |     addrB          | connected to signal <s_state[2]_s_bufptr[10]_wide_mux_114_OUT<9:0>> |          |
    |     doB            | connected to signal <txbuf_rdat>    |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_rxbuf> will be implemented as a BLOCK RAM, absorbing the following register(s): <rxbuf_rdat>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 2048-word x 8-bit                   |          |
    |     mode           | read-first                          |          |
    |     clkA           | connected to signal <CLK>           | rise     |
    |     weA            | connected to internal node          | high     |
    |     addrA          | connected to signal <s_bufptr>      |          |
    |     diA            | connected to signal <usbt_rxdat>    |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 2048-word x 8-bit                   |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <CLK>           | rise     |
    |     enB            | connected to signal <q_rxbuf_read>  | high     |
    |     addrB          | connected to signal <q_rxbuf_tail>  |          |
    |     doB            | connected to signal <rxbuf_rdat>    |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_descrom_rdat> will be implemented as a BLOCK RAM, absorbing the following register(s): <descrom_raddr>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <CLK>           | rise     |
    |     enA            | connected to signal <usbc_dscrd>    | high     |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <descrom_start[9]_GND_6_o_mux_161_OUT<7:0>> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <descrom_rdat>  |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <usb_serial> synthesized (advanced).

Synthesizing (advanced) Unit <usbtest>.
The following registers are absorbed into counter <clkcnt>: 1 register on signal <clkcnt>.
INFO:Xst:3226 - The RAM <Mram_mem> will be implemented as a BLOCK RAM, absorbing the following register(s): <mem_rdat>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 1024-word x 8-bit                   |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <PHY_CLKOUT>    | rise     |
    |     weA            | connected to signal <mem_wr>        | high     |
    |     addrA          | connected to signal <s_ptr>         |          |
    |     diA            | connected to signal <mem_wdat>      |          |
    |     doA            | connected to signal <mem_rdat>      |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <usbtest> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 5
 1024x8-bit dual-port block RAM                        : 1
 1024x8-bit single-port block RAM                      : 1
 2048x8-bit dual-port block RAM                        : 1
 256x8-bit single-port block Read Only RAM             : 1
 4x1-bit single-port distributed Read Only RAM         : 1
# Adders/Subtractors                                   : 17
 10-bit adder                                          : 4
 10-bit subtractor                                     : 1
 10-bit subtractor borrow in                           : 1
 11-bit adder                                          : 1
 11-bit subtractor                                     : 3
 26-bit subtractor                                     : 1
 3-bit adder                                           : 1
 6-bit adder                                           : 2
 8-bit adder                                           : 1
 8-bit addsub                                          : 1
 9-bit subtractor                                      : 1
# Counters                                             : 6
 10-bit up counter                                     : 1
 11-bit up counter                                     : 1
 20-bit up counter                                     : 1
 25-bit up counter                                     : 1
 3-bit up counter                                      : 1
 8-bit up counter                                      : 1
# Registers                                            : 263
 Flip-Flops                                            : 263
# Comparators                                          : 11
 10-bit comparator equal                               : 4
 10-bit comparator not equal                           : 1
 11-bit comparator greater                             : 1
 11-bit comparator not equal                           : 1
 4-bit comparator equal                                : 1
 7-bit comparator equal                                : 1
 8-bit comparator equal                                : 2
# Multiplexers                                         : 288
 1-bit 2-to-1 multiplexer                              : 160
 10-bit 2-to-1 multiplexer                             : 16
 11-bit 2-to-1 multiplexer                             : 4
 16-bit 2-to-1 multiplexer                             : 1
 2-bit 2-to-1 multiplexer                              : 18
 26-bit 2-to-1 multiplexer                             : 3
 3-bit 2-to-1 multiplexer                              : 2
 4-bit 2-to-1 multiplexer                              : 8
 5-bit 2-to-1 multiplexer                              : 1
 6-bit 2-to-1 multiplexer                              : 3
 8-bit 2-to-1 multiplexer                              : 65
 9-bit 2-to-1 multiplexer                              : 7
# FSMs                                                 : 7
# Xors                                                 : 32
 1-bit xor2                                            : 24
 1-bit xor3                                            : 2
 1-bit xor4                                            : 4
 1-bit xor5                                            : 2

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_0> on signal <s_state[1:4]> with user encoding.
---------------------------
 State         | Encoding
---------------------------
 st_init       | 0000
 st_reset      | 0001
 st_readtext   | 0010
 st_writetext  | 0011
 st_readcnt    | 0100
 st_readval    | 0101
 st_sleep      | 0110
 st_writebin   | 0111
 st_stream     | 1000
 st_blast      | 1001
 st_writeblast | 1010
---------------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <usb_serial_inst/FSM_1> on signal <s_state[1:3]> with user encoding.
------------------------
 State      | Encoding
------------------------
 st_idle    | 000
 st_stall   | 001
 st_nak     | 010
 st_instart | 011
 st_insend  | 100
 st_indone  | 101
 st_outrecv | 110
 st_outnak  | 111
------------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <usb_serial_inst/FSM_2> on signal <s_halt_out[1:1]> with sequential encoding.
-------------------
 State | Encoding
-------------------
 00    | 0
 10    | 1
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <usb_serial_inst/usb_packet_inst/FSM_4> on signal <s_state[1:4]> with user encoding.
-----------------------
 State     | Encoding
-----------------------
 st_none   | 0000
 st_chirpk | 0001
 st_rwait  | 0010
 st_rtoken | 0011
 st_rdata  | 0100
 st_rshake | 0101
 st_tstart | 0110
 st_tdata  | 0111
 st_tcrc1  | 1000
 st_tcrc2  | 1001
-----------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <usb_serial_inst/usb_init_inst/FSM_3> on signal <s_state[1:9]> with one-hot encoding.
---------------------------
 State        | Encoding
---------------------------
 st_init      | 000000001
 st_fsreset   | 010000000
 st_fullspeed | 000000010
 st_suspend   | 000000100
 st_suspreset | 000010000
 st_sendchirp | 000001000
 st_recvchirp | 001000000
 st_highspeed | 000100000
 st_hsrevert  | 100000000
---------------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <usb_serial_inst/usb_transact_inst/FSM_5> on signal <s_state[1:14]> with one-hot encoding.
--------------------------------
 State        | Encoding
--------------------------------
 st_idle      | 00000000000001
 st_skip      | 00000000000010
 st_gettoken1 | 00000000000100
 st_gettoken2 | 00000000001000
 st_gettoken3 | 00000000010000
 st_gottoken  | 00000000100000
 st_sendshake | 00000001000000
 st_getdata   | 00000100000000
 st_gotdata   | 00001000000000
 st_senddata  | 00000010000000
 st_sending   | 00010000000000
 st_waitack   | 00100000000000
 st_waitskip  | 10000000000000
 st_getack    | 01000000000000
--------------------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <usb_serial_inst/usb_control_inst/FSM_6> on signal <s_state[1:4]> with user encoding.
----------------------------
 State          | Encoding
----------------------------
 st_idle        | 0000
 st_stall       | 0001
 st_setup       | 0010
 st_setuperr    | 0011
 st_nonstandard | 0100
 st_endsetup    | 0101
 st_waitin      | 0110
 st_sendresp    | 0111
 st_startdesc   | 1000
 st_senddesc    | 1001
 st_donesend    | 1010
----------------------------
WARNING:Xst:1710 - FF/Latch <s_sendpid_1> (without init value) has a constant value of 1 in block <usb_transact>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <s_sendbyte_1> has a constant value of 0 in block <usb_control>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <s_sendbyte_2> has a constant value of 0 in block <usb_control>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <s_sendbyte_3> has a constant value of 0 in block <usb_control>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <s_sendbyte_4> has a constant value of 0 in block <usb_control>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <s_sendbyte_5> has a constant value of 0 in block <usb_control>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <s_sendbyte_6> has a constant value of 0 in block <usb_control>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <s_sendbyte_7> has a constant value of 0 in block <usb_control>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <usbtest> ...

Optimizing unit <usb_serial> ...

Optimizing unit <usb_packet> ...

Optimizing unit <usb_init> ...

Optimizing unit <usb_transact> ...

Optimizing unit <usb_control> ...
WARNING:Xst:2677 - Node <usb_serial_inst/usb_control_inst/C_SHLTOUT_2> of sequential type is unconnected in block <usbtest>.
WARNING:Xst:2677 - Node <usb_serial_inst/usb_control_inst/C_CLROUT_2> of sequential type is unconnected in block <usbtest>.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block usbtest, actual ratio is 12.
FlipFlop usb_serial_inst/s_state_FSM_FFd1 has been replicated 1 time(s)
FlipFlop usb_serial_inst/s_state_FSM_FFd2 has been replicated 1 time(s)
FlipFlop usb_serial_inst/s_state_FSM_FFd3 has been replicated 1 time(s)
FlipFlop usb_serial_inst/usb_control_inst/s_state_FSM_FFd1 has been replicated 1 time(s)
FlipFlop usb_serial_inst/usb_control_inst/s_state_FSM_FFd2 has been replicated 1 time(s)
FlipFlop usb_serial_inst/usb_control_inst/s_state_FSM_FFd3 has been replicated 1 time(s)
FlipFlop usb_serial_inst/usb_control_inst/s_state_FSM_FFd4 has been replicated 1 time(s)
FlipFlop usb_serial_inst/usb_packet_inst/s_rxvalid has been replicated 1 time(s)
INFO:Xst:1843 - HDL ADVISOR - FlipFlop usb_serial_inst/usb_packet_inst/s_rxvalid connected to a primary input has been replicated
FlipFlop usb_serial_inst/usb_packet_inst/s_state_FSM_FFd1 has been replicated 1 time(s)
FlipFlop usb_serial_inst/usb_packet_inst/s_state_FSM_FFd2 has been replicated 2 time(s)
FlipFlop usb_serial_inst/usb_packet_inst/s_state_FSM_FFd3 has been replicated 1 time(s)
FlipFlop usb_serial_inst/usb_packet_inst/s_state_FSM_FFd4 has been replicated 1 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 382
 Flip-Flops                                            : 382

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : usbtest.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 1189
#      GND                         : 1
#      INV                         : 33
#      LUT1                        : 70
#      LUT2                        : 60
#      LUT3                        : 83
#      LUT4                        : 130
#      LUT5                        : 189
#      LUT6                        : 402
#      MUXCY                       : 104
#      MUXF7                       : 6
#      VCC                         : 1
#      XORCY                       : 110
# FlipFlops/Latches                : 382
#      FD                          : 56
#      FDCE                        : 1
#      FDE                         : 155
#      FDR                         : 79
#      FDRE                        : 82
#      FDS                         : 9
# RAMS                             : 4
#      RAMB16BWER                  : 1
#      RAMB8BWER                   : 3
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 30
#      IBUF                        : 14
#      OBUF                        : 16

Device utilization summary:
---------------------------

Selected Device : 6slx16csg324-2 


Slice Logic Utilization: 
 Number of Slice Registers:             382  out of  18224     2%  
 Number of Slice LUTs:                  967  out of   9112    10%  
    Number used as Logic:               967  out of   9112    10%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:   1027
   Number with an unused Flip Flop:     645  out of   1027    62%  
   Number with an unused LUT:            60  out of   1027     5%  
   Number of fully used LUT-FF pairs:   322  out of   1027    31%  
   Number of unique control sets:        52

IO Utilization: 
 Number of IOs:                          31
 Number of bonded IOBs:                  31  out of    232    13%  

Specific Feature Utilization:
 Number of Block RAM/FIFO:                3  out of     32     9%  
    Number using Block RAM only:          3
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
PHY_CLKOUT                         | BUFGP                  | 386   |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 9.328ns (Maximum Frequency: 107.204MHz)
   Minimum input arrival time before clock: 3.585ns
   Maximum output required time after clock: 5.771ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'PHY_CLKOUT'
  Clock period: 9.328ns (frequency: 107.204MHz)
  Total number of paths / destination ports: 51096 / 869
-------------------------------------------------------------------------
Delay:               9.328ns (Levels of Logic = 7)
  Source:            usb_serial_inst/usb_transact_inst/s_state_FSM_FFd2 (FF)
  Destination:       usb_serial_inst/usb_packet_inst/s_rxgoodpacket (FF)
  Source Clock:      PHY_CLKOUT rising
  Destination Clock: PHY_CLKOUT rising

  Data Path: usb_serial_inst/usb_transact_inst/s_state_FSM_FFd2 to usb_serial_inst/usb_packet_inst/s_rxgoodpacket
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              9   0.525   1.406  usb_serial_inst/usb_transact_inst/s_state_FSM_FFd2 (usb_serial_inst/usb_transact_inst/s_state_FSM_FFd2)
     LUT6:I1->O           11   0.254   1.039  usb_serial_inst/usb_transact_inst/Mmux_s_state[3]_X_9_o_wide_mux_106_OUT211 (usb_serial_inst/usb_transact_inst/Mmux_s_state[3]_X_9_o_wide_mux_106_OUT21)
     LUT6:I5->O            5   0.254   0.841  usb_serial_inst/usb_transact_inst/T_IN1_1 (usb_serial_inst/usb_transact_inst/T_IN1)
     LUT6:I5->O            4   0.254   0.804  usb_serial_inst/usb_control_inst/Mmux_C_DSCBUSY11 (usb_serial_inst/usbc_dscbusy)
     LUT6:I5->O            4   0.254   1.234  usb_serial_inst/usb_packet_inst/Mmux_s_state[3]_GND_8_o_mux_60_OUT21 (usb_serial_inst/usb_packet_inst/s_state[3]_GND_8_o_mux_60_OUT<0>)
     LUT6:I1->O            5   0.254   0.841  usb_serial_inst/usb_packet_inst/Mxor__n0416_xo<0> (usb_serial_inst/usb_packet_inst/_n0416)
     LUT6:I5->O            1   0.254   0.790  usb_serial_inst/usb_packet_inst/Mmux_s_state[3]_GND_8_o_MUX_121_o18_SW0 (N157)
     LUT6:I4->O            1   0.250   0.000  usb_serial_inst/usb_packet_inst/Mmux_s_state[3]_GND_8_o_MUX_121_o18 (usb_serial_inst/usb_packet_inst/s_state[3]_GND_8_o_MUX_121_o)
     FDRE:D                    0.074          usb_serial_inst/usb_packet_inst/s_rxgoodpacket
    ----------------------------------------
    Total                      9.328ns (2.373ns logic, 6.955ns route)
                                       (25.4% logic, 74.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'PHY_CLKOUT'
  Total number of paths / destination ports: 26 / 25
-------------------------------------------------------------------------
Offset:              3.585ns (Levels of Logic = 2)
  Source:            PHY_TXREADY (PAD)
  Destination:       usb_serial_inst/usb_packet_inst/PHY_DATAOUT_7 (FF)
  Destination Clock: PHY_CLKOUT rising

  Data Path: PHY_TXREADY to usb_serial_inst/usb_packet_inst/PHY_DATAOUT_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             2   1.328   0.726  PHY_TXREADY_IBUF (PHY_TXREADY_IBUF)
     LUT6:I5->O            9   0.254   0.975  usb_serial_inst/usb_packet_inst/_n0368_inv1 (usb_serial_inst/usb_packet_inst/_n0368_inv)
     FDRE:CE                   0.302          usb_serial_inst/usb_packet_inst/PHY_TXVALID
    ----------------------------------------
    Total                      3.585ns (1.884ns logic, 1.701ns route)
                                       (52.6% logic, 47.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'PHY_CLKOUT'
  Total number of paths / destination ports: 20 / 15
-------------------------------------------------------------------------
Offset:              5.771ns (Levels of Logic = 1)
  Source:            usb_serial_inst/usb_init_inst/s_reset (FF)
  Destination:       PHY_RESET (PAD)
  Source Clock:      PHY_CLKOUT rising

  Data Path: usb_serial_inst/usb_init_inst/s_reset to PHY_RESET
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDS:C->Q            141   0.525   2.334  usb_serial_inst/usb_init_inst/s_reset (usb_serial_inst/usb_init_inst/s_reset)
     OBUF:I->O                 2.912          PHY_RESET_OBUF (PHY_RESET)
    ----------------------------------------
    Total                      5.771ns (3.437ns logic, 2.334ns route)
                                       (59.6% logic, 40.4% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock PHY_CLKOUT
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
PHY_CLKOUT     |    9.328|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 39.00 secs
Total CPU time to Xst completion: 39.28 secs
 
--> 

Total memory usage is 295012 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   17 (   0 filtered)
Number of infos    :   10 (   0 filtered)

