

================================================================
== Synthesis Summary Report of 'forward'
================================================================
+ General Information: 
    * Date:           Wed Sep 25 12:39:11 2024
    * Version:        2023.2 (Build 4023990 on Oct 11 2023)
    * Project:        hls_ResidualBlock
    * Solution:       solution1 (Vivado IP Flow Target)
    * Product family: virtexuplusHBM
    * Target device:  xcu280-fsvh2892-2L-e
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +-----------------------------------------------------+--------+-------+---------+-----------+----------+---------+--------+----------+-----------+----------+-------------+------------+---------+
    |                       Modules                       |  Issue |       | Latency |  Latency  | Iteration|         |  Trip  |          |           |          |             |            |         |
    |                       & Loops                       |  Type  | Slack | (cycles)|    (ns)   |  Latency | Interval|  Count | Pipelined|   BRAM    |    DSP   |      FF     |     LUT    |   URAM  |
    +-----------------------------------------------------+--------+-------+---------+-----------+----------+---------+--------+----------+-----------+----------+-------------+------------+---------+
    |+ forward*                                           |  Timing|  -1.92|  6348219|  2.762e+07|         -|  6322198|       -|  dataflow|  630 (15%)|  84 (~0%)|  24486 (~0%)|  24865 (1%)|  14 (1%)|
    | + Loop_loop0_proc                                   |  Timing|  -0.26|    26013|  8.662e+04|         -|    26013|       -|        no|          -|   6 (~0%)|    450 (~0%)|  1004 (~0%)|        -|
    |  + Loop_loop0_proc_Pipeline_loop0_loop1_loop2       |  Timing|  -0.26|    13461|  4.483e+04|         -|    13461|       -|        no|          -|   2 (~0%)|    143 (~0%)|   321 (~0%)|        -|
    |   o loop0_loop1_loop2                               |       -|   2.43|    13459|  4.482e+04|         5|        1|   13456|       yes|          -|         -|            -|           -|        -|
    |  + Loop_loop0_proc_Pipeline_loop6_loop7_loop8       |  Timing|  -0.26|    12549|  4.179e+04|         -|    12549|       -|        no|          -|   4 (~0%)|    300 (~0%)|   422 (~0%)|        -|
    |   o loop6_loop7_loop8                               |       -|   2.43|    12547|  4.178e+04|         5|        1|   12544|       yes|          -|         -|            -|           -|        -|
    | + Loop_loop12_proc1                                 |  Timing|  -1.37|  6322197|  2.403e+07|         -|  6322197|       -|        no|    98 (2%)|  12 (~0%)|   2299 (~0%)|  2653 (~0%)|        -|
    |  o loop12_loop13_loop14_loop15_loop16_loop17        |      II|   2.43|  6322195|  2.403e+07|        27|        7|  903168|       yes|          -|         -|            -|           -|        -|
    | + Loop_loop24_proc2                                 |       -|   0.11|    12553|  4.180e+04|         -|    12553|       -|        no|          -|  12 (~0%)|   1116 (~0%)|   611 (~0%)|        -|
    |  o loop24_loop25_loop26                             |       -|   2.43|    12551|  4.179e+04|         9|        1|   12544|       yes|          -|         -|            -|           -|        -|
    | + Loop_loop30_proc3                                 |  Timing|  -0.04|    26011|  8.662e+04|         -|    26011|       -|        no|          -|   2 (~0%)|    308 (~0%)|  1879 (~0%)|        -|
    |  + Loop_loop30_proc3_Pipeline_loop30_loop31_loop32  |  Timing|  -0.04|    13461|  4.483e+04|         -|    13461|       -|        no|          -|   2 (~0%)|     81 (~0%)|   329 (~0%)|        -|
    |   o loop30_loop31_loop32                            |       -|   2.43|    13459|  4.482e+04|         5|        1|   13456|       yes|          -|         -|            -|           -|        -|
    |  + Loop_loop30_proc3_Pipeline_loop36_loop37_loop38  |       -|   0.22|    12547|  4.178e+04|         -|    12547|       -|        no|          -|         -|    220 (~0%)|   581 (~0%)|        -|
    |   o loop36_loop37_loop38                            |       -|   2.43|    12545|  4.177e+04|         3|        1|   12544|       yes|          -|         -|            -|           -|        -|
    | + Loop_loop42_proc4                                 |  Timing|  -1.92|   903188|  3.929e+06|         -|   903188|       -|        no|          -|  32 (~0%)|   8196 (~0%)|  8993 (~0%)|  14 (1%)|
    |  o loop42_loop43_loop44_loop45_loop46_loop47        |      II|   2.43|   903186|  3.929e+06|        26|        7|  129024|       yes|          -|         -|            -|           -|        -|
    | + Loop_loop54_proc5                                 |  Timing|  -0.32|    12562|  4.183e+04|         -|    12562|       -|        no|          -|  20 (~0%)|   5971 (~0%)|  3968 (~0%)|        -|
    |  o loop54_loop55_loop56                             |      II|   2.43|    12560|  4.182e+04|        24|        7|    1792|       yes|          -|         -|            -|           -|        -|
    | + Loop_loop60_proc6                                 |  Timing|  -0.23|     1795|  5.977e+03|         -|     1795|       -|        no|          -|         -|     52 (~0%)|   575 (~0%)|        -|
    |  o loop60_loop61_loop62                             |       -|   2.43|     1793|  5.971e+03|         3|        1|    1792|       yes|          -|         -|            -|           -|        -|
    +-----------------------------------------------------+--------+-------+---------+-----------+----------+---------+--------+----------+-----------+----------+-------------+------------+---------+


================================================================
== HW Interfaces
================================================================
* AP_MEMORY
+-------------------+-----------+----------+
| Port              | Direction | Bitwidth |
+-------------------+-----------+----------+
| v0_0_0_address0   | out       | 14       |
| v0_0_0_address1   | out       | 14       |
| v0_0_0_d0         | out       | 32       |
| v0_0_0_d1         | out       | 32       |
| v0_0_0_q0         | in        | 32       |
| v0_0_0_q1         | in        | 32       |
| v0_0_1_address0   | out       | 14       |
| v0_0_1_address1   | out       | 14       |
| v0_0_1_d0         | out       | 32       |
| v0_0_1_d1         | out       | 32       |
| v0_0_1_q0         | in        | 32       |
| v0_0_1_q1         | in        | 32       |
| v0_1_0_address0   | out       | 14       |
| v0_1_0_address1   | out       | 14       |
| v0_1_0_d0         | out       | 32       |
| v0_1_0_d1         | out       | 32       |
| v0_1_0_q0         | in        | 32       |
| v0_1_0_q1         | in        | 32       |
| v0_1_1_address0   | out       | 14       |
| v0_1_1_address1   | out       | 14       |
| v0_1_1_d0         | out       | 32       |
| v0_1_1_d1         | out       | 32       |
| v0_1_1_q0         | in        | 32       |
| v0_1_1_q1         | in        | 32       |
| v1_address0       | out       | 12       |
| v1_address1       | out       | 12       |
| v1_d0             | out       | 32       |
| v1_d1             | out       | 32       |
| v1_q0             | in        | 32       |
| v1_q1             | in        | 32       |
| v2_address0       | out       | 12       |
| v2_address1       | out       | 12       |
| v2_d0             | out       | 32       |
| v2_d1             | out       | 32       |
| v2_q0             | in        | 32       |
| v2_q1             | in        | 32       |
| v3_0_0_0_address0 | out       | 11       |
| v3_0_0_0_address1 | out       | 11       |
| v3_0_0_0_d0       | out       | 32       |
| v3_0_0_0_d1       | out       | 32       |
| v3_0_0_0_q0       | in        | 32       |
| v3_0_0_0_q1       | in        | 32       |
| v3_0_0_1_address0 | out       | 11       |
| v3_0_0_1_address1 | out       | 11       |
| v3_0_0_1_d0       | out       | 32       |
| v3_0_0_1_d1       | out       | 32       |
| v3_0_0_1_q0       | in        | 32       |
| v3_0_0_1_q1       | in        | 32       |
| v3_0_0_2_address0 | out       | 11       |
| v3_0_0_2_address1 | out       | 11       |
| v3_0_0_2_d0       | out       | 32       |
| v3_0_0_2_d1       | out       | 32       |
| v3_0_0_2_q0       | in        | 32       |
| v3_0_0_2_q1       | in        | 32       |
| v3_0_0_3_address0 | out       | 11       |
| v3_0_0_3_address1 | out       | 11       |
| v3_0_0_3_d0       | out       | 32       |
| v3_0_0_3_d1       | out       | 32       |
| v3_0_0_3_q0       | in        | 32       |
| v3_0_0_3_q1       | in        | 32       |
| v3_0_0_4_address0 | out       | 11       |
| v3_0_0_4_address1 | out       | 11       |
| v3_0_0_4_d0       | out       | 32       |
| v3_0_0_4_d1       | out       | 32       |
| v3_0_0_4_q0       | in        | 32       |
| v3_0_0_4_q1       | in        | 32       |
| v3_0_0_5_address0 | out       | 11       |
| v3_0_0_5_address1 | out       | 11       |
| v3_0_0_5_d0       | out       | 32       |
| v3_0_0_5_d1       | out       | 32       |
| v3_0_0_5_q0       | in        | 32       |
| v3_0_0_5_q1       | in        | 32       |
| v3_0_0_6_address0 | out       | 11       |
| v3_0_0_6_address1 | out       | 11       |
| v3_0_0_6_d0       | out       | 32       |
| v3_0_0_6_d1       | out       | 32       |
| v3_0_0_6_q0       | in        | 32       |
| v3_0_0_6_q1       | in        | 32       |
| v3_0_1_0_address0 | out       | 11       |
| v3_0_1_0_address1 | out       | 11       |
| v3_0_1_0_d0       | out       | 32       |
| v3_0_1_0_d1       | out       | 32       |
| v3_0_1_0_q0       | in        | 32       |
| v3_0_1_0_q1       | in        | 32       |
| v3_0_1_1_address0 | out       | 11       |
| v3_0_1_1_address1 | out       | 11       |
| v3_0_1_1_d0       | out       | 32       |
| v3_0_1_1_d1       | out       | 32       |
| v3_0_1_1_q0       | in        | 32       |
| v3_0_1_1_q1       | in        | 32       |
| v3_0_1_2_address0 | out       | 11       |
| v3_0_1_2_address1 | out       | 11       |
| v3_0_1_2_d0       | out       | 32       |
| v3_0_1_2_d1       | out       | 32       |
| v3_0_1_2_q0       | in        | 32       |
| v3_0_1_2_q1       | in        | 32       |
| v3_0_1_3_address0 | out       | 11       |
| v3_0_1_3_address1 | out       | 11       |
| v3_0_1_3_d0       | out       | 32       |
| v3_0_1_3_d1       | out       | 32       |
| v3_0_1_3_q0       | in        | 32       |
| v3_0_1_3_q1       | in        | 32       |
| v3_0_1_4_address0 | out       | 11       |
| v3_0_1_4_address1 | out       | 11       |
| v3_0_1_4_d0       | out       | 32       |
| v3_0_1_4_d1       | out       | 32       |
| v3_0_1_4_q0       | in        | 32       |
| v3_0_1_4_q1       | in        | 32       |
| v3_0_1_5_address0 | out       | 11       |
| v3_0_1_5_address1 | out       | 11       |
| v3_0_1_5_d0       | out       | 32       |
| v3_0_1_5_d1       | out       | 32       |
| v3_0_1_5_q0       | in        | 32       |
| v3_0_1_5_q1       | in        | 32       |
| v3_0_1_6_address0 | out       | 11       |
| v3_0_1_6_address1 | out       | 11       |
| v3_0_1_6_d0       | out       | 32       |
| v3_0_1_6_d1       | out       | 32       |
| v3_0_1_6_q0       | in        | 32       |
| v3_0_1_6_q1       | in        | 32       |
| v3_1_0_0_address0 | out       | 11       |
| v3_1_0_0_address1 | out       | 11       |
| v3_1_0_0_d0       | out       | 32       |
| v3_1_0_0_d1       | out       | 32       |
| v3_1_0_0_q0       | in        | 32       |
| v3_1_0_0_q1       | in        | 32       |
| v3_1_0_1_address0 | out       | 11       |
| v3_1_0_1_address1 | out       | 11       |
| v3_1_0_1_d0       | out       | 32       |
| v3_1_0_1_d1       | out       | 32       |
| v3_1_0_1_q0       | in        | 32       |
| v3_1_0_1_q1       | in        | 32       |
| v3_1_0_2_address0 | out       | 11       |
| v3_1_0_2_address1 | out       | 11       |
| v3_1_0_2_d0       | out       | 32       |
| v3_1_0_2_d1       | out       | 32       |
| v3_1_0_2_q0       | in        | 32       |
| v3_1_0_2_q1       | in        | 32       |
| v3_1_0_3_address0 | out       | 11       |
| v3_1_0_3_address1 | out       | 11       |
| v3_1_0_3_d0       | out       | 32       |
| v3_1_0_3_d1       | out       | 32       |
| v3_1_0_3_q0       | in        | 32       |
| v3_1_0_3_q1       | in        | 32       |
| v3_1_0_4_address0 | out       | 11       |
| v3_1_0_4_address1 | out       | 11       |
| v3_1_0_4_d0       | out       | 32       |
| v3_1_0_4_d1       | out       | 32       |
| v3_1_0_4_q0       | in        | 32       |
| v3_1_0_4_q1       | in        | 32       |
| v3_1_0_5_address0 | out       | 11       |
| v3_1_0_5_address1 | out       | 11       |
| v3_1_0_5_d0       | out       | 32       |
| v3_1_0_5_d1       | out       | 32       |
| v3_1_0_5_q0       | in        | 32       |
| v3_1_0_5_q1       | in        | 32       |
| v3_1_0_6_address0 | out       | 11       |
| v3_1_0_6_address1 | out       | 11       |
| v3_1_0_6_d0       | out       | 32       |
| v3_1_0_6_d1       | out       | 32       |
| v3_1_0_6_q0       | in        | 32       |
| v3_1_0_6_q1       | in        | 32       |
| v3_1_1_0_address0 | out       | 11       |
| v3_1_1_0_address1 | out       | 11       |
| v3_1_1_0_d0       | out       | 32       |
| v3_1_1_0_d1       | out       | 32       |
| v3_1_1_0_q0       | in        | 32       |
| v3_1_1_0_q1       | in        | 32       |
| v3_1_1_1_address0 | out       | 11       |
| v3_1_1_1_address1 | out       | 11       |
| v3_1_1_1_d0       | out       | 32       |
| v3_1_1_1_d1       | out       | 32       |
| v3_1_1_1_q0       | in        | 32       |
| v3_1_1_1_q1       | in        | 32       |
| v3_1_1_2_address0 | out       | 11       |
| v3_1_1_2_address1 | out       | 11       |
| v3_1_1_2_d0       | out       | 32       |
| v3_1_1_2_d1       | out       | 32       |
| v3_1_1_2_q0       | in        | 32       |
| v3_1_1_2_q1       | in        | 32       |
| v3_1_1_3_address0 | out       | 11       |
| v3_1_1_3_address1 | out       | 11       |
| v3_1_1_3_d0       | out       | 32       |
| v3_1_1_3_d1       | out       | 32       |
| v3_1_1_3_q0       | in        | 32       |
| v3_1_1_3_q1       | in        | 32       |
| v3_1_1_4_address0 | out       | 11       |
| v3_1_1_4_address1 | out       | 11       |
| v3_1_1_4_d0       | out       | 32       |
| v3_1_1_4_d1       | out       | 32       |
| v3_1_1_4_q0       | in        | 32       |
| v3_1_1_4_q1       | in        | 32       |
| v3_1_1_5_address0 | out       | 11       |
| v3_1_1_5_address1 | out       | 11       |
| v3_1_1_5_d0       | out       | 32       |
| v3_1_1_5_d1       | out       | 32       |
| v3_1_1_5_q0       | in        | 32       |
| v3_1_1_5_q1       | in        | 32       |
| v3_1_1_6_address0 | out       | 11       |
| v3_1_1_6_address1 | out       | 11       |
| v3_1_1_6_d0       | out       | 32       |
| v3_1_1_6_d1       | out       | 32       |
| v3_1_1_6_q0       | in        | 32       |
| v3_1_1_6_q1       | in        | 32       |
+-------------------+-----------+----------+

* TOP LEVEL CONTROL
+-----------+------------+-----------------------------------+
| Interface | Type       | Ports                             |
+-----------+------------+-----------------------------------+
| ap_clk    | clock      | ap_clk                            |
| ap_rst    | reset      | ap_rst                            |
| ap_ctrl   | ap_ctrl_hs | ap_done ap_idle ap_ready ap_start |
+-----------+------------+-----------------------------------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------+-----------+----------+
| Argument | Direction | Datatype |
+----------+-----------+----------+
| v0       | in        | float*   |
| v1       | in        | float*   |
| v2       | in        | float*   |
| v3       | out       | float*   |
+----------+-----------+----------+

* SW-to-HW Mapping
+----------+-------------------+---------+----------+
| Argument | HW Interface      | HW Type | HW Usage |
+----------+-------------------+---------+----------+
| v0       | v0_0_0_address0   | port    | offset   |
| v0       | v0_0_0_ce0        | port    |          |
| v0       | v0_0_0_d0         | port    |          |
| v0       | v0_0_0_q0         | port    |          |
| v0       | v0_0_0_we0        | port    |          |
| v0       | v0_0_0_address1   | port    | offset   |
| v0       | v0_0_0_ce1        | port    |          |
| v0       | v0_0_0_d1         | port    |          |
| v0       | v0_0_0_q1         | port    |          |
| v0       | v0_0_0_we1        | port    |          |
| v0       | v0_0_1_address0   | port    | offset   |
| v0       | v0_0_1_ce0        | port    |          |
| v0       | v0_0_1_d0         | port    |          |
| v0       | v0_0_1_q0         | port    |          |
| v0       | v0_0_1_we0        | port    |          |
| v0       | v0_0_1_address1   | port    | offset   |
| v0       | v0_0_1_ce1        | port    |          |
| v0       | v0_0_1_d1         | port    |          |
| v0       | v0_0_1_q1         | port    |          |
| v0       | v0_0_1_we1        | port    |          |
| v0       | v0_1_0_address0   | port    | offset   |
| v0       | v0_1_0_ce0        | port    |          |
| v0       | v0_1_0_d0         | port    |          |
| v0       | v0_1_0_q0         | port    |          |
| v0       | v0_1_0_we0        | port    |          |
| v0       | v0_1_0_address1   | port    | offset   |
| v0       | v0_1_0_ce1        | port    |          |
| v0       | v0_1_0_d1         | port    |          |
| v0       | v0_1_0_q1         | port    |          |
| v0       | v0_1_0_we1        | port    |          |
| v0       | v0_1_1_address0   | port    | offset   |
| v0       | v0_1_1_ce0        | port    |          |
| v0       | v0_1_1_d0         | port    |          |
| v0       | v0_1_1_q0         | port    |          |
| v0       | v0_1_1_we0        | port    |          |
| v0       | v0_1_1_address1   | port    | offset   |
| v0       | v0_1_1_ce1        | port    |          |
| v0       | v0_1_1_d1         | port    |          |
| v0       | v0_1_1_q1         | port    |          |
| v0       | v0_1_1_we1        | port    |          |
| v1       | v1_address0       | port    | offset   |
| v1       | v1_ce0            | port    |          |
| v1       | v1_d0             | port    |          |
| v1       | v1_q0             | port    |          |
| v1       | v1_we0            | port    |          |
| v1       | v1_address1       | port    | offset   |
| v1       | v1_ce1            | port    |          |
| v1       | v1_d1             | port    |          |
| v1       | v1_q1             | port    |          |
| v1       | v1_we1            | port    |          |
| v2       | v2_address0       | port    | offset   |
| v2       | v2_ce0            | port    |          |
| v2       | v2_d0             | port    |          |
| v2       | v2_q0             | port    |          |
| v2       | v2_we0            | port    |          |
| v2       | v2_address1       | port    | offset   |
| v2       | v2_ce1            | port    |          |
| v2       | v2_d1             | port    |          |
| v2       | v2_q1             | port    |          |
| v2       | v2_we1            | port    |          |
| v3       | v3_0_0_0_address0 | port    | offset   |
| v3       | v3_0_0_0_ce0      | port    |          |
| v3       | v3_0_0_0_d0       | port    |          |
| v3       | v3_0_0_0_q0       | port    |          |
| v3       | v3_0_0_0_we0      | port    |          |
| v3       | v3_0_0_0_address1 | port    | offset   |
| v3       | v3_0_0_0_ce1      | port    |          |
| v3       | v3_0_0_0_d1       | port    |          |
| v3       | v3_0_0_0_q1       | port    |          |
| v3       | v3_0_0_0_we1      | port    |          |
| v3       | v3_0_0_1_address0 | port    | offset   |
| v3       | v3_0_0_1_ce0      | port    |          |
| v3       | v3_0_0_1_d0       | port    |          |
| v3       | v3_0_0_1_q0       | port    |          |
| v3       | v3_0_0_1_we0      | port    |          |
| v3       | v3_0_0_1_address1 | port    | offset   |
| v3       | v3_0_0_1_ce1      | port    |          |
| v3       | v3_0_0_1_d1       | port    |          |
| v3       | v3_0_0_1_q1       | port    |          |
| v3       | v3_0_0_1_we1      | port    |          |
| v3       | v3_0_0_2_address0 | port    | offset   |
| v3       | v3_0_0_2_ce0      | port    |          |
| v3       | v3_0_0_2_d0       | port    |          |
| v3       | v3_0_0_2_q0       | port    |          |
| v3       | v3_0_0_2_we0      | port    |          |
| v3       | v3_0_0_2_address1 | port    | offset   |
| v3       | v3_0_0_2_ce1      | port    |          |
| v3       | v3_0_0_2_d1       | port    |          |
| v3       | v3_0_0_2_q1       | port    |          |
| v3       | v3_0_0_2_we1      | port    |          |
| v3       | v3_0_0_3_address0 | port    | offset   |
| v3       | v3_0_0_3_ce0      | port    |          |
| v3       | v3_0_0_3_d0       | port    |          |
| v3       | v3_0_0_3_q0       | port    |          |
| v3       | v3_0_0_3_we0      | port    |          |
| v3       | v3_0_0_3_address1 | port    | offset   |
| v3       | v3_0_0_3_ce1      | port    |          |
| v3       | v3_0_0_3_d1       | port    |          |
| v3       | v3_0_0_3_q1       | port    |          |
| v3       | v3_0_0_3_we1      | port    |          |
| v3       | v3_0_0_4_address0 | port    | offset   |
| v3       | v3_0_0_4_ce0      | port    |          |
| v3       | v3_0_0_4_d0       | port    |          |
| v3       | v3_0_0_4_q0       | port    |          |
| v3       | v3_0_0_4_we0      | port    |          |
| v3       | v3_0_0_4_address1 | port    | offset   |
| v3       | v3_0_0_4_ce1      | port    |          |
| v3       | v3_0_0_4_d1       | port    |          |
| v3       | v3_0_0_4_q1       | port    |          |
| v3       | v3_0_0_4_we1      | port    |          |
| v3       | v3_0_0_5_address0 | port    | offset   |
| v3       | v3_0_0_5_ce0      | port    |          |
| v3       | v3_0_0_5_d0       | port    |          |
| v3       | v3_0_0_5_q0       | port    |          |
| v3       | v3_0_0_5_we0      | port    |          |
| v3       | v3_0_0_5_address1 | port    | offset   |
| v3       | v3_0_0_5_ce1      | port    |          |
| v3       | v3_0_0_5_d1       | port    |          |
| v3       | v3_0_0_5_q1       | port    |          |
| v3       | v3_0_0_5_we1      | port    |          |
| v3       | v3_0_0_6_address0 | port    | offset   |
| v3       | v3_0_0_6_ce0      | port    |          |
| v3       | v3_0_0_6_d0       | port    |          |
| v3       | v3_0_0_6_q0       | port    |          |
| v3       | v3_0_0_6_we0      | port    |          |
| v3       | v3_0_0_6_address1 | port    | offset   |
| v3       | v3_0_0_6_ce1      | port    |          |
| v3       | v3_0_0_6_d1       | port    |          |
| v3       | v3_0_0_6_q1       | port    |          |
| v3       | v3_0_0_6_we1      | port    |          |
| v3       | v3_0_1_0_address0 | port    | offset   |
| v3       | v3_0_1_0_ce0      | port    |          |
| v3       | v3_0_1_0_d0       | port    |          |
| v3       | v3_0_1_0_q0       | port    |          |
| v3       | v3_0_1_0_we0      | port    |          |
| v3       | v3_0_1_0_address1 | port    | offset   |
| v3       | v3_0_1_0_ce1      | port    |          |
| v3       | v3_0_1_0_d1       | port    |          |
| v3       | v3_0_1_0_q1       | port    |          |
| v3       | v3_0_1_0_we1      | port    |          |
| v3       | v3_0_1_1_address0 | port    | offset   |
| v3       | v3_0_1_1_ce0      | port    |          |
| v3       | v3_0_1_1_d0       | port    |          |
| v3       | v3_0_1_1_q0       | port    |          |
| v3       | v3_0_1_1_we0      | port    |          |
| v3       | v3_0_1_1_address1 | port    | offset   |
| v3       | v3_0_1_1_ce1      | port    |          |
| v3       | v3_0_1_1_d1       | port    |          |
| v3       | v3_0_1_1_q1       | port    |          |
| v3       | v3_0_1_1_we1      | port    |          |
| v3       | v3_0_1_2_address0 | port    | offset   |
| v3       | v3_0_1_2_ce0      | port    |          |
| v3       | v3_0_1_2_d0       | port    |          |
| v3       | v3_0_1_2_q0       | port    |          |
| v3       | v3_0_1_2_we0      | port    |          |
| v3       | v3_0_1_2_address1 | port    | offset   |
| v3       | v3_0_1_2_ce1      | port    |          |
| v3       | v3_0_1_2_d1       | port    |          |
| v3       | v3_0_1_2_q1       | port    |          |
| v3       | v3_0_1_2_we1      | port    |          |
| v3       | v3_0_1_3_address0 | port    | offset   |
| v3       | v3_0_1_3_ce0      | port    |          |
| v3       | v3_0_1_3_d0       | port    |          |
| v3       | v3_0_1_3_q0       | port    |          |
| v3       | v3_0_1_3_we0      | port    |          |
| v3       | v3_0_1_3_address1 | port    | offset   |
| v3       | v3_0_1_3_ce1      | port    |          |
| v3       | v3_0_1_3_d1       | port    |          |
| v3       | v3_0_1_3_q1       | port    |          |
| v3       | v3_0_1_3_we1      | port    |          |
| v3       | v3_0_1_4_address0 | port    | offset   |
| v3       | v3_0_1_4_ce0      | port    |          |
| v3       | v3_0_1_4_d0       | port    |          |
| v3       | v3_0_1_4_q0       | port    |          |
| v3       | v3_0_1_4_we0      | port    |          |
| v3       | v3_0_1_4_address1 | port    | offset   |
| v3       | v3_0_1_4_ce1      | port    |          |
| v3       | v3_0_1_4_d1       | port    |          |
| v3       | v3_0_1_4_q1       | port    |          |
| v3       | v3_0_1_4_we1      | port    |          |
| v3       | v3_0_1_5_address0 | port    | offset   |
| v3       | v3_0_1_5_ce0      | port    |          |
| v3       | v3_0_1_5_d0       | port    |          |
| v3       | v3_0_1_5_q0       | port    |          |
| v3       | v3_0_1_5_we0      | port    |          |
| v3       | v3_0_1_5_address1 | port    | offset   |
| v3       | v3_0_1_5_ce1      | port    |          |
| v3       | v3_0_1_5_d1       | port    |          |
| v3       | v3_0_1_5_q1       | port    |          |
| v3       | v3_0_1_5_we1      | port    |          |
| v3       | v3_0_1_6_address0 | port    | offset   |
| v3       | v3_0_1_6_ce0      | port    |          |
| v3       | v3_0_1_6_d0       | port    |          |
| v3       | v3_0_1_6_q0       | port    |          |
| v3       | v3_0_1_6_we0      | port    |          |
| v3       | v3_0_1_6_address1 | port    | offset   |
| v3       | v3_0_1_6_ce1      | port    |          |
| v3       | v3_0_1_6_d1       | port    |          |
| v3       | v3_0_1_6_q1       | port    |          |
| v3       | v3_0_1_6_we1      | port    |          |
| v3       | v3_1_0_0_address0 | port    | offset   |
| v3       | v3_1_0_0_ce0      | port    |          |
| v3       | v3_1_0_0_d0       | port    |          |
| v3       | v3_1_0_0_q0       | port    |          |
| v3       | v3_1_0_0_we0      | port    |          |
| v3       | v3_1_0_0_address1 | port    | offset   |
| v3       | v3_1_0_0_ce1      | port    |          |
| v3       | v3_1_0_0_d1       | port    |          |
| v3       | v3_1_0_0_q1       | port    |          |
| v3       | v3_1_0_0_we1      | port    |          |
| v3       | v3_1_0_1_address0 | port    | offset   |
| v3       | v3_1_0_1_ce0      | port    |          |
| v3       | v3_1_0_1_d0       | port    |          |
| v3       | v3_1_0_1_q0       | port    |          |
| v3       | v3_1_0_1_we0      | port    |          |
| v3       | v3_1_0_1_address1 | port    | offset   |
| v3       | v3_1_0_1_ce1      | port    |          |
| v3       | v3_1_0_1_d1       | port    |          |
| v3       | v3_1_0_1_q1       | port    |          |
| v3       | v3_1_0_1_we1      | port    |          |
| v3       | v3_1_0_2_address0 | port    | offset   |
| v3       | v3_1_0_2_ce0      | port    |          |
| v3       | v3_1_0_2_d0       | port    |          |
| v3       | v3_1_0_2_q0       | port    |          |
| v3       | v3_1_0_2_we0      | port    |          |
| v3       | v3_1_0_2_address1 | port    | offset   |
| v3       | v3_1_0_2_ce1      | port    |          |
| v3       | v3_1_0_2_d1       | port    |          |
| v3       | v3_1_0_2_q1       | port    |          |
| v3       | v3_1_0_2_we1      | port    |          |
| v3       | v3_1_0_3_address0 | port    | offset   |
| v3       | v3_1_0_3_ce0      | port    |          |
| v3       | v3_1_0_3_d0       | port    |          |
| v3       | v3_1_0_3_q0       | port    |          |
| v3       | v3_1_0_3_we0      | port    |          |
| v3       | v3_1_0_3_address1 | port    | offset   |
| v3       | v3_1_0_3_ce1      | port    |          |
| v3       | v3_1_0_3_d1       | port    |          |
| v3       | v3_1_0_3_q1       | port    |          |
| v3       | v3_1_0_3_we1      | port    |          |
| v3       | v3_1_0_4_address0 | port    | offset   |
| v3       | v3_1_0_4_ce0      | port    |          |
| v3       | v3_1_0_4_d0       | port    |          |
| v3       | v3_1_0_4_q0       | port    |          |
| v3       | v3_1_0_4_we0      | port    |          |
| v3       | v3_1_0_4_address1 | port    | offset   |
| v3       | v3_1_0_4_ce1      | port    |          |
| v3       | v3_1_0_4_d1       | port    |          |
| v3       | v3_1_0_4_q1       | port    |          |
| v3       | v3_1_0_4_we1      | port    |          |
| v3       | v3_1_0_5_address0 | port    | offset   |
| v3       | v3_1_0_5_ce0      | port    |          |
| v3       | v3_1_0_5_d0       | port    |          |
| v3       | v3_1_0_5_q0       | port    |          |
| v3       | v3_1_0_5_we0      | port    |          |
| v3       | v3_1_0_5_address1 | port    | offset   |
| v3       | v3_1_0_5_ce1      | port    |          |
| v3       | v3_1_0_5_d1       | port    |          |
| v3       | v3_1_0_5_q1       | port    |          |
| v3       | v3_1_0_5_we1      | port    |          |
| v3       | v3_1_0_6_address0 | port    | offset   |
| v3       | v3_1_0_6_ce0      | port    |          |
| v3       | v3_1_0_6_d0       | port    |          |
| v3       | v3_1_0_6_q0       | port    |          |
| v3       | v3_1_0_6_we0      | port    |          |
| v3       | v3_1_0_6_address1 | port    | offset   |
| v3       | v3_1_0_6_ce1      | port    |          |
| v3       | v3_1_0_6_d1       | port    |          |
| v3       | v3_1_0_6_q1       | port    |          |
| v3       | v3_1_0_6_we1      | port    |          |
| v3       | v3_1_1_0_address0 | port    | offset   |
| v3       | v3_1_1_0_ce0      | port    |          |
| v3       | v3_1_1_0_d0       | port    |          |
| v3       | v3_1_1_0_q0       | port    |          |
| v3       | v3_1_1_0_we0      | port    |          |
| v3       | v3_1_1_0_address1 | port    | offset   |
| v3       | v3_1_1_0_ce1      | port    |          |
| v3       | v3_1_1_0_d1       | port    |          |
| v3       | v3_1_1_0_q1       | port    |          |
| v3       | v3_1_1_0_we1      | port    |          |
| v3       | v3_1_1_1_address0 | port    | offset   |
| v3       | v3_1_1_1_ce0      | port    |          |
| v3       | v3_1_1_1_d0       | port    |          |
| v3       | v3_1_1_1_q0       | port    |          |
| v3       | v3_1_1_1_we0      | port    |          |
| v3       | v3_1_1_1_address1 | port    | offset   |
| v3       | v3_1_1_1_ce1      | port    |          |
| v3       | v3_1_1_1_d1       | port    |          |
| v3       | v3_1_1_1_q1       | port    |          |
| v3       | v3_1_1_1_we1      | port    |          |
| v3       | v3_1_1_2_address0 | port    | offset   |
| v3       | v3_1_1_2_ce0      | port    |          |
| v3       | v3_1_1_2_d0       | port    |          |
| v3       | v3_1_1_2_q0       | port    |          |
| v3       | v3_1_1_2_we0      | port    |          |
| v3       | v3_1_1_2_address1 | port    | offset   |
| v3       | v3_1_1_2_ce1      | port    |          |
| v3       | v3_1_1_2_d1       | port    |          |
| v3       | v3_1_1_2_q1       | port    |          |
| v3       | v3_1_1_2_we1      | port    |          |
| v3       | v3_1_1_3_address0 | port    | offset   |
| v3       | v3_1_1_3_ce0      | port    |          |
| v3       | v3_1_1_3_d0       | port    |          |
| v3       | v3_1_1_3_q0       | port    |          |
| v3       | v3_1_1_3_we0      | port    |          |
| v3       | v3_1_1_3_address1 | port    | offset   |
| v3       | v3_1_1_3_ce1      | port    |          |
| v3       | v3_1_1_3_d1       | port    |          |
| v3       | v3_1_1_3_q1       | port    |          |
| v3       | v3_1_1_3_we1      | port    |          |
| v3       | v3_1_1_4_address0 | port    | offset   |
| v3       | v3_1_1_4_ce0      | port    |          |
| v3       | v3_1_1_4_d0       | port    |          |
| v3       | v3_1_1_4_q0       | port    |          |
| v3       | v3_1_1_4_we0      | port    |          |
| v3       | v3_1_1_4_address1 | port    | offset   |
| v3       | v3_1_1_4_ce1      | port    |          |
| v3       | v3_1_1_4_d1       | port    |          |
| v3       | v3_1_1_4_q1       | port    |          |
| v3       | v3_1_1_4_we1      | port    |          |
| v3       | v3_1_1_5_address0 | port    | offset   |
| v3       | v3_1_1_5_ce0      | port    |          |
| v3       | v3_1_1_5_d0       | port    |          |
| v3       | v3_1_1_5_q0       | port    |          |
| v3       | v3_1_1_5_we0      | port    |          |
| v3       | v3_1_1_5_address1 | port    | offset   |
| v3       | v3_1_1_5_ce1      | port    |          |
| v3       | v3_1_1_5_d1       | port    |          |
| v3       | v3_1_1_5_q1       | port    |          |
| v3       | v3_1_1_5_we1      | port    |          |
| v3       | v3_1_1_6_address0 | port    | offset   |
| v3       | v3_1_1_6_ce0      | port    |          |
| v3       | v3_1_1_6_d0       | port    |          |
| v3       | v3_1_1_6_q0       | port    |          |
| v3       | v3_1_1_6_we0      | port    |          |
| v3       | v3_1_1_6_address1 | port    | offset   |
| v3       | v3_1_1_6_ce1      | port    |          |
| v3       | v3_1_1_6_d1       | port    |          |
| v3       | v3_1_1_6_q1       | port    |          |
| v3       | v3_1_1_6_we1      | port    |          |
+----------+-------------------+---------+----------+


================================================================
== Bind Op Report
================================================================
+-----------------------------------------------------+-----+--------+--------------+------+-----------+---------+
| Name                                                | DSP | Pragma | Variable     | Op   | Impl      | Latency |
+-----------------------------------------------------+-----+--------+--------------+------+-----------+---------+
| + forward                                           | 84  |        |              |      |           |         |
|  + Loop_loop0_proc                                  | 6   |        |              |      |           |         |
|   + Loop_loop0_proc_Pipeline_loop0_loop1_loop2      | 2   |        |              |      |           |         |
|     add_ln32_1_fu_164_p2                            |     |        | add_ln32_1   | add  | fabric    | 0       |
|     add_ln32_fu_182_p2                              |     |        | add_ln32     | add  | fabric    | 0       |
|     add_ln33_fu_228_p2                              |     |        | add_ln33     | add  | fabric    | 0       |
|     mul_4ns_6ns_9_1_1_U1                            |     |        | mul_ln40     | mul  | auto      | 0       |
|     mul_4ns_6ns_9_1_1_U2                            |     |        | mul_ln40_1   | mul  | auto      | 0       |
|     ama_addmuladd_9ns_5ns_6ns_6ns_15_4_1_U3         | 1   |        | add_ln40     | add  | dsp_slice | 3       |
|     ama_addmuladd_9ns_5ns_6ns_6ns_15_4_1_U3         | 1   |        | mul_ln40_2   | mul  | dsp_slice | 3       |
|     ama_addmuladd_9ns_5ns_6ns_6ns_15_4_1_U4         | 1   |        | add_ln40_1   | add  | dsp_slice | 3       |
|     ama_addmuladd_9ns_5ns_6ns_6ns_15_4_1_U4         | 1   |        | mul_ln40_3   | mul  | dsp_slice | 3       |
|     ama_addmuladd_9ns_5ns_6ns_6ns_15_4_1_U3         | 1   |        | add_ln40_2   | add  | dsp_slice | 3       |
|     ama_addmuladd_9ns_5ns_6ns_6ns_15_4_1_U4         | 1   |        | add_ln40_3   | add  | dsp_slice | 3       |
|     add_ln34_fu_288_p2                              |     |        | add_ln34     | add  | fabric    | 0       |
|     add_ln33_1_fu_294_p2                            |     |        | add_ln33_1   | add  | fabric    | 0       |
|   + Loop_loop0_proc_Pipeline_loop6_loop7_loop8      | 4   |        |              |      |           |         |
|     add_ln47_1_fu_244_p2                            |     |        | add_ln47_1   | add  | fabric    | 0       |
|     add_ln47_fu_262_p2                              |     |        | add_ln47     | add  | fabric    | 0       |
|     add_ln49_fu_282_p2                              |     |        | add_ln49     | add  | fabric    | 0       |
|     add_ln49_1_fu_322_p2                            |     |        | add_ln49_1   | add  | fabric    | 0       |
|     add_ln49_2_fu_342_p2                            |     |        | add_ln49_2   | add  | fabric    | 0       |
|     sub_ln55_fu_463_p2                              |     |        | sub_ln55     | sub  | fabric    | 0       |
|     mul_4ns_6ns_9_1_1_U9                            |     |        | mul_ln56     | mul  | auto      | 0       |
|     mul_4ns_6ns_9_1_1_U10                           |     |        | mul_ln56_1   | mul  | auto      | 0       |
|     ama_addmuladd_9ns_5ns_6ns_6ns_15_4_1_U11        | 1   |        | add_ln56_1   | add  | dsp_slice | 3       |
|     ama_addmuladd_9ns_5ns_6ns_6ns_15_4_1_U11        | 1   |        | mul_ln56_2   | mul  | dsp_slice | 3       |
|     ama_addmuladd_9ns_5ns_6ns_6ns_15_4_1_U12        | 1   |        | add_ln56_2   | add  | dsp_slice | 3       |
|     ama_addmuladd_9ns_5ns_6ns_6ns_15_4_1_U12        | 1   |        | mul_ln56_3   | mul  | dsp_slice | 3       |
|     add_ln55_fu_479_p2                              |     |        | add_ln55     | add  | fabric    | 0       |
|     ama_addmuladd_9ns_5ns_6ns_6ns_15_4_1_U13        | 1   |        | add_ln56_3   | add  | dsp_slice | 3       |
|     ama_addmuladd_9ns_5ns_6ns_6ns_15_4_1_U13        | 1   |        | mul_ln56_4   | mul  | dsp_slice | 3       |
|     ama_addmuladd_9ns_5ns_6ns_6ns_15_4_1_U14        | 1   |        | add_ln56_4   | add  | dsp_slice | 3       |
|     ama_addmuladd_9ns_5ns_6ns_6ns_15_4_1_U14        | 1   |        | mul_ln56_5   | mul  | dsp_slice | 3       |
|     add_ln56_fu_396_p2                              |     |        | add_ln56     | add  | fabric    | 0       |
|     ama_addmuladd_9ns_5ns_6ns_6ns_15_4_1_U11        | 1   |        | add_ln56_5   | add  | dsp_slice | 3       |
|     ama_addmuladd_9ns_5ns_6ns_6ns_15_4_1_U12        | 1   |        | add_ln56_6   | add  | dsp_slice | 3       |
|     ama_addmuladd_9ns_5ns_6ns_6ns_15_4_1_U13        | 1   |        | add_ln56_7   | add  | dsp_slice | 3       |
|     ama_addmuladd_9ns_5ns_6ns_6ns_15_4_1_U14        | 1   |        | add_ln56_8   | add  | dsp_slice | 3       |
|     add_ln48_fu_402_p2                              |     |        | add_ln48     | add  | fabric    | 0       |
|  + Loop_loop12_proc1                                | 12  |        |              |      |           |         |
|    add_ln66_1_fu_497_p2                             |     |        | add_ln66_1   | add  | fabric    | 0       |
|    add_ln66_fu_515_p2                               |     |        | add_ln66     | add  | fabric    | 0       |
|    add_ln67_fu_968_p2                               |     |        | add_ln67     | add  | fabric    | 0       |
|    add_ln68_fu_1338_p2                              |     |        | add_ln68     | add  | fabric    | 0       |
|    add_ln69_fu_657_p2                               |     |        | add_ln69     | add  | fabric    | 0       |
|    add_ln70_fu_715_p2                               |     |        | add_ln70     | add  | fabric    | 0       |
|    empty_221_fu_1443_p2                             |     |        | empty_221    | sub  | fabric    | 0       |
|    empty_223_fu_1475_p2                             |     |        | empty_223    | sub  | fabric    | 0       |
|    empty_224_fu_1488_p2                             |     |        | empty_224    | add  | fabric    | 0       |
|    empty_227_fu_1524_p2                             |     |        | empty_227    | add  | fabric    | 0       |
|    sub_ln81_fu_1039_p2                              |     |        | sub_ln81     | sub  | fabric    | 0       |
|    sub_ln81_1_fu_801_p2                             |     |        | sub_ln81_1   | sub  | fabric    | 0       |
|    mul_4ns_6ns_9_1_1_U31                            |     |        | mul_ln80     | mul  | auto      | 0       |
|    sub_ln81_2_fu_1082_p2                            |     |        | sub_ln81_2   | sub  | fabric    | 0       |
|    sub_ln81_3_fu_843_p2                             |     |        | sub_ln81_3   | sub  | fabric    | 0       |
|    mul_4ns_6ns_9_1_1_U32                            |     |        | mul_ln80_1   | mul  | auto      | 0       |
|    add_ln81_fu_1109_p2                              |     |        | add_ln81     | add  | fabric    | 0       |
|    add_ln81_1_fu_1127_p2                            |     |        | add_ln81_1   | add  | fabric    | 0       |
|    add_ln81_2_fu_1145_p2                            |     |        | add_ln81_2   | add  | fabric    | 0       |
|    add_ln81_3_fu_1163_p2                            |     |        | add_ln81_3   | add  | fabric    | 0       |
|    empty_237_fu_1354_p2                             |     |        | empty_237    | add  | fabric    | 0       |
|    ama_addmuladd_9ns_5ns_6ns_6ns_15_4_1_U35         | 1   |        | add_ln80     | add  | dsp_slice | 3       |
|    ama_addmuladd_9ns_5ns_6ns_6ns_15_4_1_U35         | 1   |        | mul_ln80_2   | mul  | dsp_slice | 3       |
|    ama_addmuladd_9ns_5ns_6ns_6ns_15_4_1_U36         | 1   |        | add_ln80_1   | add  | dsp_slice | 3       |
|    ama_addmuladd_9ns_5ns_6ns_6ns_15_4_1_U36         | 1   |        | mul_ln80_3   | mul  | dsp_slice | 3       |
|    empty_238_fu_1193_p2                             |     |        | empty_238    | add  | fabric    | 0       |
|    ama_addmuladd_9ns_6ns_6ns_6ns_15_4_1_U34         | 1   |        | add_ln80_2   | add  | dsp_slice | 3       |
|    ama_addmuladd_9ns_6ns_6ns_6ns_15_4_1_U34         | 1   |        | mul_ln80_4   | mul  | dsp_slice | 3       |
|    ama_addmuladd_9ns_6ns_6ns_6ns_15_4_1_U33         | 1   |        | add_ln80_3   | add  | dsp_slice | 3       |
|    ama_addmuladd_9ns_6ns_6ns_6ns_15_4_1_U33         | 1   |        | mul_ln80_5   | mul  | dsp_slice | 3       |
|    empty_239_fu_1378_p2                             |     |        | empty_239    | add  | fabric    | 0       |
|    ama_addmuladd_9ns_6ns_6ns_6ns_15_4_1_U34         | 1   |        | add_ln80_4   | add  | dsp_slice | 3       |
|    ama_addmuladd_9ns_6ns_6ns_6ns_15_4_1_U33         | 1   |        | add_ln80_5   | add  | dsp_slice | 3       |
|    ama_addmuladd_9ns_5ns_6ns_6ns_15_4_1_U35         | 1   |        | add_ln80_6   | add  | dsp_slice | 3       |
|    ama_addmuladd_9ns_5ns_6ns_6ns_15_4_1_U36         | 1   |        | add_ln80_7   | add  | dsp_slice | 3       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U29                | 3   |        | v35          | fmul | maxdsp    | 3       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U29                | 3   |        | v35_1        | fmul | maxdsp    | 3       |
|    fadd_32ns_32ns_32_7_full_dsp_1_U27               | 2   |        | tmp3         | fadd | fulldsp   | 6       |
|    fadd_32ns_32ns_32_5_no_dsp_1_U28                 |     |        | v36_6        | fadd | fabric    | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U29                | 3   |        | v35_2        | fmul | maxdsp    | 3       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U29                | 3   |        | v35_3        | fmul | maxdsp    | 3       |
|    fadd_32ns_32ns_32_7_full_dsp_1_U27               | 2   |        | tmp2         | fadd | fulldsp   | 6       |
|    fadd_32ns_32ns_32_5_no_dsp_1_U28                 |     |        | v36_5        | fadd | fabric    | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U30                | 3   |        | v35_4        | fmul | maxdsp    | 3       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U30                | 3   |        | v35_5        | fmul | maxdsp    | 3       |
|    fadd_32ns_32ns_32_7_full_dsp_1_U27               | 2   |        | tmp1         | fadd | fulldsp   | 6       |
|    fadd_32ns_32ns_32_5_no_dsp_1_U28                 |     |        | v36_4        | fadd | fabric    | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U30                | 3   |        | v35_6        | fmul | maxdsp    | 3       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U30                | 3   |        | v35_7        | fmul | maxdsp    | 3       |
|    fadd_32ns_32ns_32_7_full_dsp_1_U27               | 2   |        | tmp          | fadd | fulldsp   | 6       |
|    fadd_32ns_32ns_32_5_no_dsp_1_U28                 |     |        | v36          | fadd | fabric    | 4       |
|    add_ln71_fu_861_p2                               |     |        | add_ln71     | add  | fabric    | 0       |
|    add_ln70_1_fu_867_p2                             |     |        | add_ln70_1   | add  | fabric    | 0       |
|    add_ln69_1_fu_881_p2                             |     |        | add_ln69_1   | add  | fabric    | 0       |
|    add_ln68_1_fu_895_p2                             |     |        | add_ln68_1   | add  | fabric    | 0       |
|    add_ln67_1_fu_909_p2                             |     |        | add_ln67_1   | add  | fabric    | 0       |
|  + Loop_loop24_proc2                                | 12  |        |              |      |           |         |
|    add_ln107_fu_162_p2                              |     |        | add_ln107    | add  | fabric    | 0       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U50                | 3   |        | v49          | fmul | maxdsp    | 3       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U51                | 3   |        | v49_1        | fmul | maxdsp    | 3       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U52                | 3   |        | v49_2        | fmul | maxdsp    | 3       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U53                | 3   |        | v49_3        | fmul | maxdsp    | 3       |
|  + Loop_loop30_proc3                                | 2   |        |              |      |           |         |
|   + Loop_loop30_proc3_Pipeline_loop30_loop31_loop32 | 2   |        |              |      |           |         |
|     add_ln131_1_fu_353_p2                           |     |        | add_ln131_1  | add  | fabric    | 0       |
|     add_ln131_fu_362_p2                             |     |        | add_ln131    | add  | fabric    | 0       |
|     add_ln132_fu_461_p2                             |     |        | add_ln132    | add  | fabric    | 0       |
|     mac_muladd_4ns_5ns_5ns_9_4_1_U67                | 1   |        | mul_ln139    | mul  | dsp_slice | 3       |
|     mac_muladd_4ns_5ns_5ns_9_4_1_U68                | 1   |        | mul_ln139_1  | mul  | dsp_slice | 3       |
|     mac_muladd_4ns_5ns_5ns_9_4_1_U67                | 1   |        | add_ln139    | add  | dsp_slice | 3       |
|     mac_muladd_4ns_5ns_5ns_9_4_1_U68                | 1   |        | add_ln139_1  | add  | dsp_slice | 3       |
|     add_ln133_fu_506_p2                             |     |        | add_ln133    | add  | fabric    | 0       |
|     add_ln132_1_fu_402_p2                           |     |        | add_ln132_1  | add  | fabric    | 0       |
|   + Loop_loop30_proc3_Pipeline_loop36_loop37_loop38 | 0   |        |              |      |           |         |
|     add_ln146_1_fu_377_p2                           |     |        | add_ln146_1  | add  | fabric    | 0       |
|     add_ln146_fu_386_p2                             |     |        | add_ln146    | add  | fabric    | 0       |
|     add_ln148_fu_448_p2                             |     |        | add_ln148    | add  | fabric    | 0       |
|     add_ln148_2_fu_478_p2                           |     |        | add_ln148_2  | add  | fabric    | 0       |
|     add_ln148_3_fu_497_p2                           |     |        | add_ln148_3  | add  | fabric    | 0       |
|     mul_4ns_6ns_9_1_1_U78                           |     |        | mul_ln155    | mul  | auto      | 0       |
|     mul_4ns_6ns_9_1_1_U79                           |     |        | mul_ln155_1  | mul  | auto      | 0       |
|     add_ln155_fu_554_p2                             |     |        | add_ln155    | add  | fabric    | 0       |
|     add_ln155_1_fu_560_p2                           |     |        | add_ln155_1  | add  | fabric    | 0       |
|     add_ln155_2_fu_570_p2                           |     |        | add_ln155_2  | add  | fabric    | 0       |
|     add_ln155_3_fu_576_p2                           |     |        | add_ln155_3  | add  | fabric    | 0       |
|     add_ln148_1_fu_586_p2                           |     |        | add_ln148_1  | add  | fabric    | 0       |
|     add_ln147_fu_406_p2                             |     |        | add_ln147    | add  | fabric    | 0       |
|  + Loop_loop42_proc4                                | 32  |        |              |      |           |         |
|    add_ln165_1_fu_3365_p2                           |     |        | add_ln165_1  | add  | fabric    | 0       |
|    add_ln165_fu_3389_p2                             |     |        | add_ln165    | add  | fabric    | 0       |
|    add_ln166_fu_3465_p2                             |     |        | add_ln166    | add  | fabric    | 0       |
|    add_ln167_fu_3529_p2                             |     |        | add_ln167    | add  | fabric    | 0       |
|    add_ln168_fu_3575_p2                             |     |        | add_ln168    | add  | fabric    | 0       |
|    add_ln169_fu_3633_p2                             |     |        | add_ln169    | add  | fabric    | 0       |
|    empty_200_fu_5186_p2                             |     |        | empty_200    | add  | fabric    | 0       |
|    empty_201_fu_5200_p2                             |     |        | empty_201    | add  | fabric    | 0       |
|    empty_203_fu_3715_p2                             |     |        | empty_203    | sub  | fabric    | 0       |
|    empty_204_fu_3957_p2                             |     |        | empty_204    | add  | fabric    | 0       |
|    sub_ln180_fu_3992_p2                             |     |        | sub_ln180    | sub  | fabric    | 0       |
|    sub_ln180_1_fu_4030_p2                           |     |        | sub_ln180_1  | sub  | fabric    | 0       |
|    mul_4ns_6ns_9_1_1_U136                           |     |        | mul_ln179    | mul  | auto      | 0       |
|    sub_ln180_2_fu_4075_p2                           |     |        | sub_ln180_2  | sub  | fabric    | 0       |
|    sub_ln180_3_fu_4113_p2                           |     |        | sub_ln180_3  | sub  | fabric    | 0       |
|    mul_4ns_6ns_9_1_1_U137                           |     |        | mul_ln179_1  | mul  | auto      | 0       |
|    add_ln180_fu_4140_p2                             |     |        | add_ln180    | add  | fabric    | 0       |
|    add_ln180_1_fu_4158_p2                           |     |        | add_ln180_1  | add  | fabric    | 0       |
|    add_ln180_2_fu_4176_p2                           |     |        | add_ln180_2  | add  | fabric    | 0       |
|    add_ln180_3_fu_4194_p2                           |     |        | add_ln180_3  | add  | fabric    | 0       |
|    empty_209_fu_3761_p2                             |     |        | empty_209    | add  | fabric    | 0       |
|    add_ln179_fu_4215_p2                             |     |        | add_ln179    | add  | fabric    | 0       |
|    sub_ln179_fu_4780_p2                             |     |        | sub_ln179    | sub  | fabric    | 0       |
|    add_ln179_1_fu_4221_p2                           |     |        | add_ln179_1  | add  | fabric    | 0       |
|    sub_ln179_1_fu_4238_p2                           |     |        | sub_ln179_1  | sub  | fabric    | 0       |
|    empty_210_fu_3767_p2                             |     |        | empty_210    | add  | fabric    | 0       |
|    add_ln179_2_fu_4259_p2                           |     |        | add_ln179_2  | add  | fabric    | 0       |
|    sub_ln179_2_fu_4796_p2                           |     |        | sub_ln179_2  | sub  | fabric    | 0       |
|    add_ln179_3_fu_4265_p2                           |     |        | add_ln179_3  | add  | fabric    | 0       |
|    sub_ln179_3_fu_4282_p2                           |     |        | sub_ln179_3  | sub  | fabric    | 0       |
|    empty_211_fu_3795_p2                             |     |        | empty_211    | add  | fabric    | 0       |
|    add_ln179_4_fu_4810_p2                           |     |        | add_ln179_4  | add  | fabric    | 0       |
|    add_ln179_5_fu_4331_p2                           |     |        | add_ln179_5  | add  | fabric    | 0       |
|    add_ln179_6_fu_4827_p2                           |     |        | add_ln179_6  | add  | fabric    | 0       |
|    add_ln179_7_fu_4349_p2                           |     |        | add_ln179_7  | add  | fabric    | 0       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U112               | 3   |        | v84          | fmul | maxdsp    | 3       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U112               | 3   |        | v84_1        | fmul | maxdsp    | 3       |
|    fadd_32ns_32ns_32_7_full_dsp_1_U104              | 2   |        | tmp33        | fadd | fulldsp   | 6       |
|    fadd_32ns_32ns_32_5_no_dsp_1_U108                |     |        | v85_54       | fadd | fabric    | 4       |
|    tmp32_fu_3815_p2                                 |     |        | tmp32        | add  | fabric    | 0       |
|    empty_217_fu_4411_p2                             |     |        | empty_217    | add  | fabric    | 0       |
|    add_ln179_8_fu_4844_p2                           |     |        | add_ln179_8  | add  | fabric    | 0       |
|    add_ln179_9_fu_4430_p2                           |     |        | add_ln179_9  | add  | fabric    | 0       |
|    add_ln179_10_fu_4861_p2                          |     |        | add_ln179_10 | add  | fabric    | 0       |
|    add_ln179_11_fu_4448_p2                          |     |        | add_ln179_11 | add  | fabric    | 0       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U113               | 3   |        | v84_2        | fmul | maxdsp    | 3       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U113               | 3   |        | v84_3        | fmul | maxdsp    | 3       |
|    fadd_32ns_32ns_32_7_full_dsp_1_U105              | 2   |        | tmp31        | fadd | fulldsp   | 6       |
|    fadd_32ns_32ns_32_5_no_dsp_1_U109                |     |        | v85_53       | fadd | fabric    | 4       |
|    tmp30_fu_3821_p2                                 |     |        | tmp30        | add  | fabric    | 0       |
|    empty_216_fu_4469_p2                             |     |        | empty_216    | add  | fabric    | 0       |
|    add_ln179_12_fu_4878_p2                          |     |        | add_ln179_12 | add  | fabric    | 0       |
|    add_ln179_13_fu_4488_p2                          |     |        | add_ln179_13 | add  | fabric    | 0       |
|    add_ln179_14_fu_4895_p2                          |     |        | add_ln179_14 | add  | fabric    | 0       |
|    add_ln179_15_fu_4506_p2                          |     |        | add_ln179_15 | add  | fabric    | 0       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U114               | 3   |        | v84_4        | fmul | maxdsp    | 3       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U114               | 3   |        | v84_5        | fmul | maxdsp    | 3       |
|    fadd_32ns_32ns_32_7_full_dsp_1_U106              | 2   |        | tmp29        | fadd | fulldsp   | 6       |
|    fadd_32ns_32ns_32_5_no_dsp_1_U110                |     |        | v85_52       | fadd | fabric    | 4       |
|    tmp28_fu_3827_p2                                 |     |        | tmp28        | add  | fabric    | 0       |
|    empty_215_fu_4527_p2                             |     |        | empty_215    | add  | fabric    | 0       |
|    add_ln179_16_fu_4912_p2                          |     |        | add_ln179_16 | add  | fabric    | 0       |
|    add_ln179_17_fu_4546_p2                          |     |        | add_ln179_17 | add  | fabric    | 0       |
|    add_ln179_18_fu_4929_p2                          |     |        | add_ln179_18 | add  | fabric    | 0       |
|    add_ln179_19_fu_4564_p2                          |     |        | add_ln179_19 | add  | fabric    | 0       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U115               | 3   |        | v84_6        | fmul | maxdsp    | 3       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U115               | 3   |        | v84_7        | fmul | maxdsp    | 3       |
|    fadd_32ns_32ns_32_7_full_dsp_1_U107              | 2   |        | tmp27        | fadd | fulldsp   | 6       |
|    fadd_32ns_32ns_32_5_no_dsp_1_U111                |     |        | v85_51       | fadd | fabric    | 4       |
|    empty_214_fu_4593_p2                             |     |        | empty_214    | add  | fabric    | 0       |
|    add_ln179_20_fu_4953_p2                          |     |        | add_ln179_20 | add  | fabric    | 0       |
|    add_ln179_21_fu_4612_p2                          |     |        | add_ln179_21 | add  | fabric    | 0       |
|    add_ln179_22_fu_4970_p2                          |     |        | add_ln179_22 | add  | fabric    | 0       |
|    add_ln179_23_fu_4630_p2                          |     |        | add_ln179_23 | add  | fabric    | 0       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U116               | 3   |        | v84_8        | fmul | maxdsp    | 3       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U116               | 3   |        | v84_9        | fmul | maxdsp    | 3       |
|    fadd_32ns_32ns_32_7_full_dsp_1_U104              | 2   |        | tmp25        | fadd | fulldsp   | 6       |
|    fadd_32ns_32ns_32_5_no_dsp_1_U108                |     |        | v85_50       | fadd | fabric    | 4       |
|    tmp24_fu_3833_p2                                 |     |        | tmp24        | add  | fabric    | 0       |
|    empty_213_fu_4651_p2                             |     |        | empty_213    | add  | fabric    | 0       |
|    add_ln179_24_fu_4987_p2                          |     |        | add_ln179_24 | add  | fabric    | 0       |
|    add_ln179_25_fu_4670_p2                          |     |        | add_ln179_25 | add  | fabric    | 0       |
|    add_ln179_26_fu_5004_p2                          |     |        | add_ln179_26 | add  | fabric    | 0       |
|    add_ln179_27_fu_4688_p2                          |     |        | add_ln179_27 | add  | fabric    | 0       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U117               | 3   |        | v84_10       | fmul | maxdsp    | 3       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U117               | 3   |        | v84_11       | fmul | maxdsp    | 3       |
|    fadd_32ns_32ns_32_7_full_dsp_1_U105              | 2   |        | tmp23        | fadd | fulldsp   | 6       |
|    fadd_32ns_32ns_32_5_no_dsp_1_U109                |     |        | v85_49       | fadd | fabric    | 4       |
|    empty_212_fu_4706_p2                             |     |        | empty_212    | add  | fabric    | 0       |
|    add_ln179_28_fu_5021_p2                          |     |        | add_ln179_28 | add  | fabric    | 0       |
|    add_ln179_29_fu_4726_p2                          |     |        | add_ln179_29 | add  | fabric    | 0       |
|    add_ln179_30_fu_5038_p2                          |     |        | add_ln179_30 | add  | fabric    | 0       |
|    add_ln179_31_fu_4744_p2                          |     |        | add_ln179_31 | add  | fabric    | 0       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U118               | 3   |        | v84_12       | fmul | maxdsp    | 3       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U118               | 3   |        | v84_13       | fmul | maxdsp    | 3       |
|    fadd_32ns_32ns_32_7_full_dsp_1_U106              | 2   |        | tmp22        | fadd | fulldsp   | 6       |
|    fadd_32ns_32ns_32_5_no_dsp_1_U110                |     |        | v85_48       | fadd | fabric    | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U119               | 3   |        | v84_14       | fmul | maxdsp    | 3       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U119               | 3   |        | v84_15       | fmul | maxdsp    | 3       |
|    fadd_32ns_32ns_32_7_full_dsp_1_U107              | 2   |        | tmp21        | fadd | fulldsp   | 6       |
|    fadd_32ns_32ns_32_5_no_dsp_1_U111                |     |        | v85_47       | fadd | fabric    | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U112               | 3   |        | v84_16       | fmul | maxdsp    | 3       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U113               | 3   |        | v84_17       | fmul | maxdsp    | 3       |
|    fadd_32ns_32ns_32_7_full_dsp_1_U104              | 2   |        | tmp20        | fadd | fulldsp   | 6       |
|    fadd_32ns_32ns_32_5_no_dsp_1_U108                |     |        | v85_46       | fadd | fabric    | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U114               | 3   |        | v84_18       | fmul | maxdsp    | 3       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U115               | 3   |        | v84_19       | fmul | maxdsp    | 3       |
|    fadd_32ns_32ns_32_7_full_dsp_1_U105              | 2   |        | tmp19        | fadd | fulldsp   | 6       |
|    fadd_32ns_32ns_32_5_no_dsp_1_U109                |     |        | v85_45       | fadd | fabric    | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U116               | 3   |        | v84_20       | fmul | maxdsp    | 3       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U117               | 3   |        | v84_21       | fmul | maxdsp    | 3       |
|    fadd_32ns_32ns_32_7_full_dsp_1_U106              | 2   |        | tmp18        | fadd | fulldsp   | 6       |
|    fadd_32ns_32ns_32_5_no_dsp_1_U110                |     |        | v85_44       | fadd | fabric    | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U118               | 3   |        | v84_22       | fmul | maxdsp    | 3       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U119               | 3   |        | v84_23       | fmul | maxdsp    | 3       |
|    fadd_32ns_32ns_32_7_full_dsp_1_U107              | 2   |        | tmp17        | fadd | fulldsp   | 6       |
|    fadd_32ns_32ns_32_5_no_dsp_1_U111                |     |        | v85_43       | fadd | fabric    | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U112               | 3   |        | v84_24       | fmul | maxdsp    | 3       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U113               | 3   |        | v84_25       | fmul | maxdsp    | 3       |
|    fadd_32ns_32ns_32_7_full_dsp_1_U104              | 2   |        | tmp16        | fadd | fulldsp   | 6       |
|    fadd_32ns_32ns_32_5_no_dsp_1_U108                |     |        | v85_42       | fadd | fabric    | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U114               | 3   |        | v84_26       | fmul | maxdsp    | 3       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U115               | 3   |        | v84_27       | fmul | maxdsp    | 3       |
|    fadd_32ns_32ns_32_7_full_dsp_1_U105              | 2   |        | tmp15        | fadd | fulldsp   | 6       |
|    fadd_32ns_32ns_32_5_no_dsp_1_U109                |     |        | v85_41       | fadd | fabric    | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U116               | 3   |        | v84_28       | fmul | maxdsp    | 3       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U117               | 3   |        | v84_29       | fmul | maxdsp    | 3       |
|    fadd_32ns_32ns_32_7_full_dsp_1_U106              | 2   |        | tmp14        | fadd | fulldsp   | 6       |
|    fadd_32ns_32ns_32_5_no_dsp_1_U110                |     |        | v85_40       | fadd | fabric    | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U118               | 3   |        | v84_30       | fmul | maxdsp    | 3       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U119               | 3   |        | v84_31       | fmul | maxdsp    | 3       |
|    fadd_32ns_32ns_32_7_full_dsp_1_U107              | 2   |        | tmp13        | fadd | fulldsp   | 6       |
|    fadd_32ns_32ns_32_5_no_dsp_1_U111                |     |        | v85_39       | fadd | fabric    | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U112               | 3   |        | v84_32       | fmul | maxdsp    | 3       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U113               | 3   |        | v84_33       | fmul | maxdsp    | 3       |
|    fadd_32ns_32ns_32_7_full_dsp_1_U104              | 2   |        | tmp12        | fadd | fulldsp   | 6       |
|    fadd_32ns_32ns_32_5_no_dsp_1_U108                |     |        | v85_38       | fadd | fabric    | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U114               | 3   |        | v84_34       | fmul | maxdsp    | 3       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U115               | 3   |        | v84_35       | fmul | maxdsp    | 3       |
|    fadd_32ns_32ns_32_7_full_dsp_1_U105              | 2   |        | tmp11        | fadd | fulldsp   | 6       |
|    fadd_32ns_32ns_32_5_no_dsp_1_U109                |     |        | v85_37       | fadd | fabric    | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U116               | 3   |        | v84_36       | fmul | maxdsp    | 3       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U117               | 3   |        | v84_37       | fmul | maxdsp    | 3       |
|    fadd_32ns_32ns_32_7_full_dsp_1_U106              | 2   |        | tmp10        | fadd | fulldsp   | 6       |
|    fadd_32ns_32ns_32_5_no_dsp_1_U110                |     |        | v85_36       | fadd | fabric    | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U118               | 3   |        | v84_38       | fmul | maxdsp    | 3       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U119               | 3   |        | v84_39       | fmul | maxdsp    | 3       |
|    fadd_32ns_32ns_32_7_full_dsp_1_U107              | 2   |        | tmp9         | fadd | fulldsp   | 6       |
|    fadd_32ns_32ns_32_5_no_dsp_1_U111                |     |        | v85_35       | fadd | fabric    | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U112               | 3   |        | v84_40       | fmul | maxdsp    | 3       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U113               | 3   |        | v84_41       | fmul | maxdsp    | 3       |
|    fadd_32ns_32ns_32_7_full_dsp_1_U104              | 2   |        | tmp8         | fadd | fulldsp   | 6       |
|    fadd_32ns_32ns_32_5_no_dsp_1_U108                |     |        | v85_34       | fadd | fabric    | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U114               | 3   |        | v84_42       | fmul | maxdsp    | 3       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U115               | 3   |        | v84_43       | fmul | maxdsp    | 3       |
|    fadd_32ns_32ns_32_7_full_dsp_1_U105              | 2   |        | tmp7         | fadd | fulldsp   | 6       |
|    fadd_32ns_32ns_32_5_no_dsp_1_U109                |     |        | v85_33       | fadd | fabric    | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U116               | 3   |        | v84_44       | fmul | maxdsp    | 3       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U117               | 3   |        | v84_45       | fmul | maxdsp    | 3       |
|    fadd_32ns_32ns_32_7_full_dsp_1_U106              | 2   |        | tmp6         | fadd | fulldsp   | 6       |
|    fadd_32ns_32ns_32_5_no_dsp_1_U110                |     |        | v85_32       | fadd | fabric    | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U118               | 3   |        | v84_46       | fmul | maxdsp    | 3       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U119               | 3   |        | v84_47       | fmul | maxdsp    | 3       |
|    fadd_32ns_32ns_32_7_full_dsp_1_U107              | 2   |        | tmp5         | fadd | fulldsp   | 6       |
|    fadd_32ns_32ns_32_5_no_dsp_1_U111                |     |        | v85_31       | fadd | fabric    | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U112               | 3   |        | v84_48       | fmul | maxdsp    | 3       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U113               | 3   |        | v84_49       | fmul | maxdsp    | 3       |
|    fadd_32ns_32ns_32_7_full_dsp_1_U104              | 2   |        | tmp4         | fadd | fulldsp   | 6       |
|    fadd_32ns_32ns_32_5_no_dsp_1_U108                |     |        | v85_30       | fadd | fabric    | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U114               | 3   |        | v84_50       | fmul | maxdsp    | 3       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U115               | 3   |        | v84_51       | fmul | maxdsp    | 3       |
|    fadd_32ns_32ns_32_7_full_dsp_1_U105              | 2   |        | tmp3         | fadd | fulldsp   | 6       |
|    fadd_32ns_32ns_32_5_no_dsp_1_U109                |     |        | v85_29       | fadd | fabric    | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U116               | 3   |        | v84_52       | fmul | maxdsp    | 3       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U117               | 3   |        | v84_53       | fmul | maxdsp    | 3       |
|    fadd_32ns_32ns_32_7_full_dsp_1_U106              | 2   |        | tmp2         | fadd | fulldsp   | 6       |
|    fadd_32ns_32ns_32_5_no_dsp_1_U110                |     |        | v85_28       | fadd | fabric    | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U118               | 3   |        | v84_54       | fmul | maxdsp    | 3       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U119               | 3   |        | v84_55       | fmul | maxdsp    | 3       |
|    fadd_32ns_32ns_32_7_full_dsp_1_U107              | 2   |        | tmp1         | fadd | fulldsp   | 6       |
|    fadd_32ns_32ns_32_5_no_dsp_1_U111                |     |        | v85          | fadd | fabric    | 4       |
|    add_ln170_fu_3839_p2                             |     |        | add_ln170    | add  | fabric    | 0       |
|    add_ln169_1_fu_3845_p2                           |     |        | add_ln169_1  | add  | fabric    | 0       |
|    add_ln168_1_fu_3859_p2                           |     |        | add_ln168_1  | add  | fabric    | 0       |
|    add_ln167_1_fu_3873_p2                           |     |        | add_ln167_1  | add  | fabric    | 0       |
|    add_ln166_1_fu_3887_p2                           |     |        | add_ln166_1  | add  | fabric    | 0       |
|  + Loop_loop54_proc5                                | 20  |        |              |      |           |         |
|    add_ln206_1_fu_998_p2                            |     |        | add_ln206_1  | add  | fabric    | 0       |
|    add_ln206_fu_1016_p2                             |     |        | add_ln206    | add  | fabric    | 0       |
|    add_ln207_fu_1062_p2                             |     |        | add_ln207    | add  | fabric    | 0       |
|    sub_ln215_fu_1143_p2                             |     |        | sub_ln215    | sub  | fabric    | 0       |
|    add_ln215_6_fu_1156_p2                           |     |        | add_ln215_6  | add  | fabric    | 0       |
|    sub_ln215_1_fu_1182_p2                           |     |        | sub_ln215_1  | sub  | fabric    | 0       |
|    empty_192_fu_1208_p2                             |     |        | empty_192    | sub  | fabric    | 0       |
|    add_ln215_7_fu_1228_p2                           |     |        | add_ln215_7  | add  | fabric    | 0       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U184               | 3   |        | v99          | fmul | maxdsp    | 3       |
|    fadd_32ns_32ns_32_7_full_dsp_1_U180              | 2   |        | v101         | fadd | fulldsp   | 6       |
|    add_ln215_fu_1248_p2                             |     |        | add_ln215    | add  | fabric    | 0       |
|    add_ln215_8_fu_1264_p2                           |     |        | add_ln215_8  | add  | fabric    | 0       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U185               | 3   |        | v99_1        | fmul | maxdsp    | 3       |
|    fadd_32ns_32ns_32_7_full_dsp_1_U181              | 2   |        | v101_1       | fadd | fulldsp   | 6       |
|    add_ln215_1_fu_1276_p2                           |     |        | add_ln215_1  | add  | fabric    | 0       |
|    add_ln215_9_fu_1300_p2                           |     |        | add_ln215_9  | add  | fabric    | 0       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U186               | 3   |        | v99_2        | fmul | maxdsp    | 3       |
|    fadd_32ns_32ns_32_7_full_dsp_1_U182              | 2   |        | v101_2       | fadd | fulldsp   | 6       |
|    add_ln215_2_fu_1313_p2                           |     |        | add_ln215_2  | add  | fabric    | 0       |
|    add_ln215_10_fu_1337_p2                          |     |        | add_ln215_10 | add  | fabric    | 0       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U187               | 3   |        | v99_3        | fmul | maxdsp    | 3       |
|    fadd_32ns_32ns_32_7_full_dsp_1_U180              | 2   |        | v101_3       | fadd | fulldsp   | 6       |
|    add_ln215_3_fu_1350_p2                           |     |        | add_ln215_3  | add  | fabric    | 0       |
|    add_ln215_11_fu_1387_p2                          |     |        | add_ln215_11 | add  | fabric    | 0       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U184               | 3   |        | v99_4        | fmul | maxdsp    | 3       |
|    fadd_32ns_32ns_32_7_full_dsp_1_U180              | 2   |        | v101_4       | fadd | fulldsp   | 6       |
|    add_ln215_4_fu_1400_p2                           |     |        | add_ln215_4  | add  | fabric    | 0       |
|    add_ln215_12_fu_1429_p2                          |     |        | add_ln215_12 | add  | fabric    | 0       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U185               | 3   |        | v99_5        | fmul | maxdsp    | 3       |
|    fadd_32ns_32ns_32_7_full_dsp_1_U180              | 2   |        | v101_5       | fadd | fulldsp   | 6       |
|    add_ln215_5_fu_1442_p2                           |     |        | add_ln215_5  | add  | fabric    | 0       |
|    add_ln215_13_fu_1451_p2                          |     |        | add_ln215_13 | add  | fabric    | 0       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U186               | 3   |        | v99_6        | fmul | maxdsp    | 3       |
|    fadd_32ns_32ns_32_7_full_dsp_1_U180              | 2   |        | v101_6       | fadd | fulldsp   | 6       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U187               | 3   |        | v99_7        | fmul | maxdsp    | 3       |
|    fadd_32ns_32ns_32_7_full_dsp_1_U181              | 2   |        | v101_7       | fadd | fulldsp   | 6       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U184               | 3   |        | v99_8        | fmul | maxdsp    | 3       |
|    fadd_32ns_32ns_32_7_full_dsp_1_U181              | 2   |        | v101_8       | fadd | fulldsp   | 6       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U185               | 3   |        | v99_9        | fmul | maxdsp    | 3       |
|    fadd_32ns_32ns_32_7_full_dsp_1_U182              | 2   |        | v101_9       | fadd | fulldsp   | 6       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U186               | 3   |        | v99_10       | fmul | maxdsp    | 3       |
|    fadd_32ns_32ns_32_7_full_dsp_1_U183              | 2   |        | v101_10      | fadd | fulldsp   | 6       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U187               | 3   |        | v99_11       | fmul | maxdsp    | 3       |
|    fadd_32ns_32ns_32_7_full_dsp_1_U181              | 2   |        | v101_11      | fadd | fulldsp   | 6       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U184               | 3   |        | v99_12       | fmul | maxdsp    | 3       |
|    fadd_32ns_32ns_32_7_full_dsp_1_U182              | 2   |        | v101_12      | fadd | fulldsp   | 6       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U185               | 3   |        | v99_13       | fmul | maxdsp    | 3       |
|    fadd_32ns_32ns_32_7_full_dsp_1_U181              | 2   |        | v101_13      | fadd | fulldsp   | 6       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U186               | 3   |        | v99_14       | fmul | maxdsp    | 3       |
|    fadd_32ns_32ns_32_7_full_dsp_1_U183              | 2   |        | v101_14      | fadd | fulldsp   | 6       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U187               | 3   |        | v99_15       | fmul | maxdsp    | 3       |
|    fadd_32ns_32ns_32_7_full_dsp_1_U182              | 2   |        | v101_15      | fadd | fulldsp   | 6       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U184               | 3   |        | v99_16       | fmul | maxdsp    | 3       |
|    fadd_32ns_32ns_32_7_full_dsp_1_U183              | 2   |        | v101_16      | fadd | fulldsp   | 6       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U185               | 3   |        | v99_17       | fmul | maxdsp    | 3       |
|    fadd_32ns_32ns_32_7_full_dsp_1_U180              | 2   |        | v101_17      | fadd | fulldsp   | 6       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U186               | 3   |        | v99_18       | fmul | maxdsp    | 3       |
|    fadd_32ns_32ns_32_7_full_dsp_1_U181              | 2   |        | v101_18      | fadd | fulldsp   | 6       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U187               | 3   |        | v99_19       | fmul | maxdsp    | 3       |
|    fadd_32ns_32ns_32_7_full_dsp_1_U182              | 2   |        | v101_19      | fadd | fulldsp   | 6       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U184               | 3   |        | v99_20       | fmul | maxdsp    | 3       |
|    fadd_32ns_32ns_32_7_full_dsp_1_U183              | 2   |        | v101_20      | fadd | fulldsp   | 6       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U185               | 3   |        | v99_21       | fmul | maxdsp    | 3       |
|    fadd_32ns_32ns_32_7_full_dsp_1_U180              | 2   |        | v101_21      | fadd | fulldsp   | 6       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U186               | 3   |        | v99_22       | fmul | maxdsp    | 3       |
|    fadd_32ns_32ns_32_7_full_dsp_1_U181              | 2   |        | v101_22      | fadd | fulldsp   | 6       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U187               | 3   |        | v99_23       | fmul | maxdsp    | 3       |
|    fadd_32ns_32ns_32_7_full_dsp_1_U182              | 2   |        | v101_23      | fadd | fulldsp   | 6       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U184               | 3   |        | v99_24       | fmul | maxdsp    | 3       |
|    fadd_32ns_32ns_32_7_full_dsp_1_U183              | 2   |        | v101_24      | fadd | fulldsp   | 6       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U185               | 3   |        | v99_25       | fmul | maxdsp    | 3       |
|    fadd_32ns_32ns_32_7_full_dsp_1_U183              | 2   |        | v101_25      | fadd | fulldsp   | 6       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U186               | 3   |        | v99_26       | fmul | maxdsp    | 3       |
|    fadd_32ns_32ns_32_7_full_dsp_1_U182              | 2   |        | v101_26      | fadd | fulldsp   | 6       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U187               | 3   |        | v99_27       | fmul | maxdsp    | 3       |
|    fadd_32ns_32ns_32_7_full_dsp_1_U183              | 2   |        | v101_27      | fadd | fulldsp   | 6       |
|    add_ln208_fu_1214_p2                             |     |        | add_ln208    | add  | fabric    | 0       |
|    add_ln207_1_fu_1076_p2                           |     |        | add_ln207_1  | add  | fabric    | 0       |
|  + Loop_loop60_proc6                                | 0   |        |              |      |           |         |
|    add_ln231_1_fu_788_p2                            |     |        | add_ln231_1  | add  | fabric    | 0       |
|    add_ln231_fu_836_p2                              |     |        | add_ln231    | add  | fabric    | 0       |
|    add_ln232_fu_877_p2                              |     |        | add_ln232    | add  | fabric    | 0       |
|    add_ln240_1_fu_971_p2                            |     |        | add_ln240_1  | add  | fabric    | 0       |
|    add_ln233_fu_940_p2                              |     |        | add_ln233    | add  | fabric    | 0       |
|    add_ln232_1_fu_803_p2                            |     |        | add_ln232_1  | add  | fabric    | 0       |
+-----------------------------------------------------+-----+--------+--------------+------+-----------+---------+


================================================================
== Storage Report
================================================================
+----------------------+-----------------+--------+------+------+--------+----------+--------+---------+------------------+
| Name                 | Usage           | Type   | BRAM | URAM | Pragma | Variable | Impl   | Latency | Bitwidth, Depth, |
|                      |                 |        |      |      |        |          |        |         | Banks            |
+----------------------+-----------------+--------+------+------+--------+----------+--------+---------+------------------+
| + forward            |                 |        | 630  | 14   |        |          |        |         |                  |
|   v4_1_U             | ram_t2p channel | pipo   | 105  |      |        | v4_1     | auto   | 1       | 32, 26912, 2     |
|   v4_U               | ram_t2p channel | pipo   | 105  |      |        | v4       | auto   | 1       | 32, 26912, 2     |
|   v19_U              | fifo channel    | stream | 1    |      |        | v19      | memory | 0       | 32, 12544, 1     |
|   v19_1_U            | fifo channel    | stream | 1    |      |        | v19_1    | memory | 0       | 32, 12544, 1     |
|   v19_2_U            | fifo channel    | stream | 1    |      |        | v19_2    | memory | 0       | 32, 12544, 1     |
|   v19_3_U            | fifo channel    | stream | 1    |      |        | v19_3    | memory | 0       | 32, 12544, 1     |
|   v38_U              | fifo channel    | stream | 1    |      |        | v38      | memory | 0       | 32, 12544, 1     |
|   v38_1_U            | fifo channel    | stream | 1    |      |        | v38_1    | memory | 0       | 32, 12544, 1     |
|   v38_2_U            | fifo channel    | stream | 1    |      |        | v38_2    | memory | 0       | 32, 12544, 1     |
|   v38_3_U            | fifo channel    | stream | 1    |      |        | v38_3    | memory | 0       | 32, 12544, 1     |
|   v53_7_U            | ram_t2p channel | pipo   | 27   |      |        | v53_7    | auto   | 1       | 32, 6960, 2      |
|   v53_6_U            | ram_t2p channel | pipo   | 27   |      |        | v53_6    | auto   | 1       | 32, 6960, 2      |
|   v53_5_U            | ram_t2p channel | pipo   | 27   |      |        | v53_5    | auto   | 1       | 32, 6960, 2      |
|   v53_4_U            | ram_t2p channel | pipo   | 27   |      |        | v53_4    | auto   | 1       | 32, 6960, 2      |
|   v53_3_U            | ram_t2p channel | pipo   | 27   |      |        | v53_3    | auto   | 1       | 32, 6960, 2      |
|   v53_2_U            | ram_t2p channel | pipo   | 27   |      |        | v53_2    | auto   | 1       | 32, 6960, 2      |
|   v53_1_U            | ram_t2p channel | pipo   | 27   |      |        | v53_1    | auto   | 1       | 32, 6960, 2      |
|   v53_U              | ram_t2p channel | pipo   | 27   |      |        | v53      | auto   | 1       | 32, 6960, 2      |
|   v68_U              | fifo channel    | stream | 1    |      |        | v68      | memory | 0       | 32, 1792, 1      |
|   v68_1_U            | fifo channel    | stream | 1    |      |        | v68_1    | memory | 0       | 32, 1792, 1      |
|   v68_2_U            | fifo channel    | stream | 1    |      |        | v68_2    | memory | 0       | 32, 1792, 1      |
|   v68_3_U            | fifo channel    | stream | 1    |      |        | v68_3    | memory | 0       | 32, 1792, 1      |
|   v68_4_U            | fifo channel    | stream | 1    |      |        | v68_4    | memory | 0       | 32, 1792, 1      |
|   v68_5_U            | fifo channel    | stream | 1    |      |        | v68_5    | memory | 0       | 32, 1792, 1      |
|   v68_6_U            | fifo channel    | stream | 1    |      |        | v68_6    | memory | 0       | 32, 1792, 1      |
|   v68_7_U            | fifo channel    | stream | 1    |      |        | v68_7    | memory | 0       | 32, 1792, 1      |
|   v68_8_U            | fifo channel    | stream | 1    |      |        | v68_8    | memory | 0       | 32, 1792, 1      |
|   v68_9_U            | fifo channel    | stream | 1    |      |        | v68_9    | memory | 0       | 32, 1792, 1      |
|   v68_10_U           | fifo channel    | stream | 1    |      |        | v68_10   | memory | 0       | 32, 1792, 1      |
|   v68_11_U           | fifo channel    | stream | 1    |      |        | v68_11   | memory | 0       | 32, 1792, 1      |
|   v68_12_U           | fifo channel    | stream | 1    |      |        | v68_12   | memory | 0       | 32, 1792, 1      |
|   v68_13_U           | fifo channel    | stream | 1    |      |        | v68_13   | memory | 0       | 32, 1792, 1      |
|   v68_14_U           | fifo channel    | stream | 1    |      |        | v68_14   | memory | 0       | 32, 1792, 1      |
|   v68_15_U           | fifo channel    | stream | 1    |      |        | v68_15   | memory | 0       | 32, 1792, 1      |
|   v68_16_U           | fifo channel    | stream | 1    |      |        | v68_16   | memory | 0       | 32, 1792, 1      |
|   v68_17_U           | fifo channel    | stream | 1    |      |        | v68_17   | memory | 0       | 32, 1792, 1      |
|   v68_18_U           | fifo channel    | stream | 1    |      |        | v68_18   | memory | 0       | 32, 1792, 1      |
|   v68_19_U           | fifo channel    | stream | 1    |      |        | v68_19   | memory | 0       | 32, 1792, 1      |
|   v68_20_U           | fifo channel    | stream | 1    |      |        | v68_20   | memory | 0       | 32, 1792, 1      |
|   v68_21_U           | fifo channel    | stream | 1    |      |        | v68_21   | memory | 0       | 32, 1792, 1      |
|   v68_22_U           | fifo channel    | stream | 1    |      |        | v68_22   | memory | 0       | 32, 1792, 1      |
|   v68_23_U           | fifo channel    | stream | 1    |      |        | v68_23   | memory | 0       | 32, 1792, 1      |
|   v68_24_U           | fifo channel    | stream | 1    |      |        | v68_24   | memory | 0       | 32, 1792, 1      |
|   v68_25_U           | fifo channel    | stream | 1    |      |        | v68_25   | memory | 0       | 32, 1792, 1      |
|   v68_26_U           | fifo channel    | stream | 1    |      |        | v68_26   | memory | 0       | 32, 1792, 1      |
|   v68_27_U           | fifo channel    | stream | 1    |      |        | v68_27   | memory | 0       | 32, 1792, 1      |
|   v87_U              | fifo channel    | stream | 1    |      |        | v87      | memory | 0       | 32, 1792, 1      |
|   v87_1_U            | fifo channel    | stream | 1    |      |        | v87_1    | memory | 0       | 32, 1792, 1      |
|   v87_2_U            | fifo channel    | stream | 1    |      |        | v87_2    | memory | 0       | 32, 1792, 1      |
|   v87_3_U            | fifo channel    | stream | 1    |      |        | v87_3    | memory | 0       | 32, 1792, 1      |
|   v87_4_U            | fifo channel    | stream | 1    |      |        | v87_4    | memory | 0       | 32, 1792, 1      |
|   v87_5_U            | fifo channel    | stream | 1    |      |        | v87_5    | memory | 0       | 32, 1792, 1      |
|   v87_6_U            | fifo channel    | stream | 1    |      |        | v87_6    | memory | 0       | 32, 1792, 1      |
|   v87_7_U            | fifo channel    | stream | 1    |      |        | v87_7    | memory | 0       | 32, 1792, 1      |
|   v87_8_U            | fifo channel    | stream | 1    |      |        | v87_8    | memory | 0       | 32, 1792, 1      |
|   v87_9_U            | fifo channel    | stream | 1    |      |        | v87_9    | memory | 0       | 32, 1792, 1      |
|   v87_10_U           | fifo channel    | stream | 1    |      |        | v87_10   | memory | 0       | 32, 1792, 1      |
|   v87_11_U           | fifo channel    | stream | 1    |      |        | v87_11   | memory | 0       | 32, 1792, 1      |
|   v87_12_U           | fifo channel    | stream | 1    |      |        | v87_12   | memory | 0       | 32, 1792, 1      |
|   v87_13_U           | fifo channel    | stream | 1    |      |        | v87_13   | memory | 0       | 32, 1792, 1      |
|   v87_14_U           | fifo channel    | stream | 1    |      |        | v87_14   | memory | 0       | 32, 1792, 1      |
|   v87_15_U           | fifo channel    | stream | 1    |      |        | v87_15   | memory | 0       | 32, 1792, 1      |
|   v87_16_U           | fifo channel    | stream | 1    |      |        | v87_16   | memory | 0       | 32, 1792, 1      |
|   v87_17_U           | fifo channel    | stream | 1    |      |        | v87_17   | memory | 0       | 32, 1792, 1      |
|   v87_18_U           | fifo channel    | stream | 1    |      |        | v87_18   | memory | 0       | 32, 1792, 1      |
|   v87_19_U           | fifo channel    | stream | 1    |      |        | v87_19   | memory | 0       | 32, 1792, 1      |
|   v87_20_U           | fifo channel    | stream | 1    |      |        | v87_20   | memory | 0       | 32, 1792, 1      |
|   v87_21_U           | fifo channel    | stream | 1    |      |        | v87_21   | memory | 0       | 32, 1792, 1      |
|   v87_22_U           | fifo channel    | stream | 1    |      |        | v87_22   | memory | 0       | 32, 1792, 1      |
|   v87_23_U           | fifo channel    | stream | 1    |      |        | v87_23   | memory | 0       | 32, 1792, 1      |
|   v87_24_U           | fifo channel    | stream | 1    |      |        | v87_24   | memory | 0       | 32, 1792, 1      |
|   v87_25_U           | fifo channel    | stream | 1    |      |        | v87_25   | memory | 0       | 32, 1792, 1      |
|   v87_26_U           | fifo channel    | stream | 1    |      |        | v87_26   | memory | 0       | 32, 1792, 1      |
|   v87_27_U           | fifo channel    | stream | 1    |      |        | v87_27   | memory | 0       | 32, 1792, 1      |
|  + Loop_loop12_proc1 |                 |        | 98   | 0    |        |          |        |         |                  |
|    v18_U             | ram_t2p array   |        | 49   |      |        | v18      | auto   | 1       | 32, 25088, 1     |
|    v18_1_U           | ram_t2p array   |        | 49   |      |        | v18_1    | auto   | 1       | 32, 25088, 1     |
|  + Loop_loop42_proc4 |                 |        | 0    | 14   |        |          |        |         |                  |
|    v67_U             | ram_1p array    |        |      | 1    |        | v67      | auto   | 1       | 32, 3584, 1      |
|    v67_1_U           | ram_1p array    |        |      | 1    |        | v67_1    | auto   | 1       | 32, 3584, 1      |
|    v67_2_U           | ram_1p array    |        |      | 1    |        | v67_2    | auto   | 1       | 32, 3584, 1      |
|    v67_3_U           | ram_1p array    |        |      | 1    |        | v67_3    | auto   | 1       | 32, 3584, 1      |
|    v67_4_U           | ram_1p array    |        |      | 1    |        | v67_4    | auto   | 1       | 32, 3584, 1      |
|    v67_5_U           | ram_1p array    |        |      | 1    |        | v67_5    | auto   | 1       | 32, 3584, 1      |
|    v67_6_U           | ram_1p array    |        |      | 1    |        | v67_6    | auto   | 1       | 32, 3584, 1      |
|    v67_7_U           | ram_1p array    |        |      | 1    |        | v67_7    | auto   | 1       | 32, 3584, 1      |
|    v67_8_U           | ram_1p array    |        |      | 1    |        | v67_8    | auto   | 1       | 32, 3584, 1      |
|    v67_9_U           | ram_1p array    |        |      | 1    |        | v67_9    | auto   | 1       | 32, 3584, 1      |
|    v67_10_U          | ram_1p array    |        |      | 1    |        | v67_10   | auto   | 1       | 32, 3584, 1      |
|    v67_11_U          | ram_1p array    |        |      | 1    |        | v67_11   | auto   | 1       | 32, 3584, 1      |
|    v67_12_U          | ram_1p array    |        |      | 1    |        | v67_12   | auto   | 1       | 32, 3584, 1      |
|    v6715_U           | ram_1p array    |        |      | 1    |        | v6715    | auto   | 1       | 32, 3584, 1      |
+----------------------+-----------------+--------+------+------+--------+----------+--------+---------+------------------+


================================================================
== Pragma Report
================================================================
* Pragmas with Warnings
+----------+---------+-------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Type     | Options | Location                            | Messages                                                                                                                                                                           |
+----------+---------+-------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| dataflow |         | src/ResidualBlock.cpp:23 in forward | Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region |
|          |         |                                     | There are a total of 9 such instances of non-canonical statements in the dataflow region                                                                                           |
+----------+---------+-------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

* Valid Pragma Syntax
+-----------------+-----------------------------------+-------------------------------------------+
| Type            | Options                           | Location                                  |
+-----------------+-----------------------------------+-------------------------------------------+
| array_partition | variable=v0 cyclic dim=2 factor=2 | src/ResidualBlock.cpp:24 in forward, v0   |
| array_partition | variable=v0 cyclic dim=3 factor=2 | src/ResidualBlock.cpp:25 in forward, v0   |
| array_partition | variable=v3 cyclic dim=2 factor=2 | src/ResidualBlock.cpp:27 in forward, v3   |
| array_partition | variable=v3 cyclic dim=3 factor=2 | src/ResidualBlock.cpp:28 in forward, v3   |
| array_partition | variable=v3 cyclic dim=4 factor=7 | src/ResidualBlock.cpp:29 in forward, v3   |
| pipeline        | II=1                              | src/ResidualBlock.cpp:35 in forward       |
| loop_flatten    |                                   | src/ResidualBlock.cpp:36 in forward       |
| pipeline        | II=1                              | src/ResidualBlock.cpp:50 in forward       |
| loop_flatten    |                                   | src/ResidualBlock.cpp:51 in forward       |
| stream          | variable=v19 depth=12544          | src/ResidualBlock.cpp:65 in forward, v19  |
| pipeline        | II=1                              | src/ResidualBlock.cpp:72 in forward       |
| loop_flatten    |                                   | src/ResidualBlock.cpp:73 in forward       |
| stream          | variable=v38 depth=12544          | src/ResidualBlock.cpp:106 in forward, v38 |
| pipeline        | II=1                              | src/ResidualBlock.cpp:110 in forward      |
| loop_flatten    |                                   | src/ResidualBlock.cpp:111 in forward      |
| pipeline        | II=1                              | src/ResidualBlock.cpp:134 in forward      |
| loop_flatten    |                                   | src/ResidualBlock.cpp:135 in forward      |
| pipeline        | II=1                              | src/ResidualBlock.cpp:149 in forward      |
| loop_flatten    |                                   | src/ResidualBlock.cpp:150 in forward      |
| stream          | variable=v68 depth=1792           | src/ResidualBlock.cpp:164 in forward, v68 |
| pipeline        | II=1                              | src/ResidualBlock.cpp:171 in forward      |
| loop_flatten    |                                   | src/ResidualBlock.cpp:172 in forward      |
| stream          | variable=v87 depth=1792           | src/ResidualBlock.cpp:205 in forward, v87 |
| pipeline        | II=1                              | src/ResidualBlock.cpp:209 in forward      |
| loop_flatten    |                                   | src/ResidualBlock.cpp:210 in forward      |
| pipeline        | II=1                              | src/ResidualBlock.cpp:234 in forward      |
| loop_flatten    |                                   | src/ResidualBlock.cpp:235 in forward      |
+-----------------+-----------------------------------+-------------------------------------------+

* Inferred Pragmas
+------------------------------------+-----------------+-----------------------------------------+-------------------------+
| Source Pragma                      | Inferred Pragma | Options                                 | Location                |
+------------------------------------+-----------------+-----------------------------------------+-------------------------+
| pipeline src/ResidualBlock.cpp:35  | array_partition | dim=2 type=cyclic factor=2 variable=v4  | variable v4 in forward  |
| pipeline src/ResidualBlock.cpp:72  | array_partition | dim=2 type=cyclic factor=2 variable=v18 | variable v18 in forward |
| pipeline src/ResidualBlock.cpp:134 | array_partition | dim=3 type=cyclic factor=4 variable=v53 | variable v53 in forward |
| pipeline src/ResidualBlock.cpp:171 | array_partition | dim=3 type=cyclic factor=7 variable=v67 | variable v67 in forward |
+------------------------------------+-----------------+-----------------------------------------+-------------------------+


