// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2019.2
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="kernel5,hls_ip_2019_2,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=1,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xc7k160t-fbg484-1,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=7.717000,HLS_SYN_LAT=-1,HLS_SYN_TPT=none,HLS_SYN_MEM=0,HLS_SYN_DSP=2,HLS_SYN_FF=462,HLS_SYN_LUT=478,HLS_VERSION=2019_2}" *)

module kernel5 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        bound,
        a_address0,
        a_ce0,
        a_q0,
        b_address0,
        b_ce0,
        b_q0,
        ap_return
);

parameter    ap_ST_fsm_state1 = 8'd1;
parameter    ap_ST_fsm_state2 = 8'd2;
parameter    ap_ST_fsm_state3 = 8'd4;
parameter    ap_ST_fsm_state4 = 8'd8;
parameter    ap_ST_fsm_state5 = 8'd16;
parameter    ap_ST_fsm_state6 = 8'd32;
parameter    ap_ST_fsm_state7 = 8'd64;
parameter    ap_ST_fsm_state8 = 8'd128;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [31:0] bound;
output  [9:0] a_address0;
output   a_ce0;
input  [31:0] a_q0;
output  [9:0] b_address0;
output   b_ce0;
input  [31:0] b_q0;
output  [31:0] ap_return;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg a_ce0;
reg b_ce0;

(* fsm_encoding = "none" *) reg   [7:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
wire   [0:0] or_ln7_1_fu_136_p2;
reg   [0:0] or_ln7_1_reg_228;
wire   [31:0] i_fu_211_p2;
reg   [31:0] i_reg_236;
wire    ap_CS_fsm_state3;
wire   [0:0] and_ln7_fu_205_p2;
reg   [31:0] a_load_reg_251;
wire    ap_CS_fsm_state4;
reg   [31:0] b_load_reg_256;
wire   [31:0] grp_fu_97_p2;
wire    ap_CS_fsm_state8;
reg   [31:0] sum_01_reg_74;
reg  signed [31:0] i_0_reg_86;
wire  signed [63:0] sext_ln9_fu_217_p1;
wire    ap_CS_fsm_state5;
wire    ap_CS_fsm_state2;
wire   [31:0] bitcast_ln7_1_fu_106_p1;
wire   [7:0] tmp_1_fu_110_p4;
wire   [22:0] trunc_ln7_fu_120_p1;
wire   [0:0] icmp_ln7_3_fu_130_p2;
wire   [0:0] icmp_ln7_fu_124_p2;
wire   [31:0] bitcast_ln7_fu_142_p1;
wire   [7:0] tmp_fu_146_p4;
wire   [22:0] trunc_ln7_1_fu_156_p1;
wire   [0:0] icmp_ln7_2_fu_166_p2;
wire   [0:0] icmp_ln7_1_fu_160_p2;
wire   [0:0] or_ln7_fu_172_p2;
wire   [0:0] and_ln7_1_fu_178_p2;
wire   [0:0] grp_fu_101_p2;
wire   [21:0] tmp_3_fu_189_p4;
wire   [0:0] and_ln7_2_fu_183_p2;
wire   [0:0] icmp_ln7_4_fu_199_p2;
reg   [7:0] ap_NS_fsm;

// power-on initialization
initial begin
#0 ap_CS_fsm = 8'd1;
end

kernel5_fadd_32nsbkb #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
kernel5_fadd_32nsbkb_U1(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(a_load_reg_251),
    .din1(b_load_reg_256),
    .ce(1'b1),
    .dout(grp_fu_97_p2)
);

kernel5_fcmp_32nscud #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 1 ))
kernel5_fcmp_32nscud_U2(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(sum_01_reg_74),
    .din1(bound),
    .ce(1'b1),
    .opcode(5'd4),
    .dout(grp_fu_101_p2)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        i_0_reg_86 <= i_reg_236;
    end else if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        i_0_reg_86 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        a_load_reg_251 <= a_q0;
        b_load_reg_256 <= b_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        i_reg_236 <= i_fu_211_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        or_ln7_1_reg_228 <= or_ln7_1_fu_136_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        sum_01_reg_74 <= grp_fu_97_p2;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        a_ce0 = 1'b1;
    end else begin
        a_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'd0 == and_ln7_fu_205_p2) & (1'b1 == ap_CS_fsm_state3))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((1'd0 == and_ln7_fu_205_p2) & (1'b1 == ap_CS_fsm_state3))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        b_ce0 = 1'b1;
    end else begin
        b_ce0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            ap_NS_fsm = ap_ST_fsm_state3;
        end
        ap_ST_fsm_state3 : begin
            if (((1'd0 == and_ln7_fu_205_p2) & (1'b1 == ap_CS_fsm_state3))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state5;
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state6;
        end
        ap_ST_fsm_state6 : begin
            ap_NS_fsm = ap_ST_fsm_state7;
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_state8;
        end
        ap_ST_fsm_state8 : begin
            ap_NS_fsm = ap_ST_fsm_state2;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign a_address0 = sext_ln9_fu_217_p1;

assign and_ln7_1_fu_178_p2 = (or_ln7_fu_172_p2 & or_ln7_1_reg_228);

assign and_ln7_2_fu_183_p2 = (grp_fu_101_p2 & and_ln7_1_fu_178_p2);

assign and_ln7_fu_205_p2 = (icmp_ln7_4_fu_199_p2 & and_ln7_2_fu_183_p2);

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd7];

assign ap_return = sum_01_reg_74;

assign b_address0 = sext_ln9_fu_217_p1;

assign bitcast_ln7_1_fu_106_p1 = bound;

assign bitcast_ln7_fu_142_p1 = sum_01_reg_74;

assign i_fu_211_p2 = ($signed(32'd1) + $signed(i_0_reg_86));

assign icmp_ln7_1_fu_160_p2 = ((tmp_fu_146_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln7_2_fu_166_p2 = ((trunc_ln7_1_fu_156_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln7_3_fu_130_p2 = ((trunc_ln7_fu_120_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln7_4_fu_199_p2 = (($signed(tmp_3_fu_189_p4) < $signed(22'd1)) ? 1'b1 : 1'b0);

assign icmp_ln7_fu_124_p2 = ((tmp_1_fu_110_p4 != 8'd255) ? 1'b1 : 1'b0);

assign or_ln7_1_fu_136_p2 = (icmp_ln7_fu_124_p2 | icmp_ln7_3_fu_130_p2);

assign or_ln7_fu_172_p2 = (icmp_ln7_2_fu_166_p2 | icmp_ln7_1_fu_160_p2);

assign sext_ln9_fu_217_p1 = i_0_reg_86;

assign tmp_1_fu_110_p4 = {{bitcast_ln7_1_fu_106_p1[30:23]}};

assign tmp_3_fu_189_p4 = {{i_0_reg_86[31:10]}};

assign tmp_fu_146_p4 = {{bitcast_ln7_fu_142_p1[30:23]}};

assign trunc_ln7_1_fu_156_p1 = bitcast_ln7_fu_142_p1[22:0];

assign trunc_ln7_fu_120_p1 = bitcast_ln7_1_fu_106_p1[22:0];

endmodule //kernel5
