#-----------------------------------------------------------
# Vivado v2023.2 (64-bit)
# SW Build 4029153 on Fri Oct 13 20:13:54 MDT 2023
# IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
# SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
# Start of session at: Fri Dec 12 15:56:05 2025
# Process ID: 13066
# Current directory: /home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/vivado/trash
# Command line: vivado
# Log file: /home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/vivado/trash/vivado.log
# Journal file: /home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/vivado/trash/vivado.jou
# Running On: ubuntu, OS: Linux, CPU Frequency: 1141.127 MHz, CPU Physical cores: 6, Host memory: 7941 MB
#-----------------------------------------------------------
start_gui
WARNING: [Board 49-26] cannot add Board Part xilinx.com:ac701:part0:1.4 available at /tools/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/ac701/1.4/board.xml as part xc7a200tfbg676-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.6 available at /tools/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kc705/1.6/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at /tools/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at /tools/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.4 available at /tools/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.4/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.5 available at /tools/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.5/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at /tools/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu1500/1.2/board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:sp701:part0:1.0 available at /tools/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/sp701/1.0/board.xml as part xc7s100fgga676-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:sp701:part0:1.1 available at /tools/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/sp701/1.1/board.xml as part xc7s100fgga676-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc707:part0:1.4 available at /tools/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc707/1.4/board.xml as part xc7vx485tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc709:part0:1.8 available at /tools/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc709/1.8/board.xml as part xc7vx690tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at /tools/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.0 available at /tools/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.1 available at /tools/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.2 available at /tools/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.0 available at /tools/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.1 available at /tools/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at /tools/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at /tools/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at /tools/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at /tools/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.0/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at /tools/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.3/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at /tools/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.4/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128:part0:1.0 available at /tools/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu128/production/1.0/board.xml as part xcvu37p-fsvh2892-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at /tools/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at /tools/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu1525/1.3/board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280:part0:1.0 available at /tools/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/production/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at /tools/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.1 available at /tools/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.1/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.0 available at /tools/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.1 available at /tools/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_mpsoc:part0:1.0 available at /tools/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_mpsoc/1.0/board.xml as part xczu19eg-ffvd1760-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_rfsoc:part0:1.0 available at /tools/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_rfsoc/1.0/board.xml as part xczu21dr-ffvd1156-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.0 available at /tools/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/production/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.1 available at /tools/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/production/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at /tools/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.1 available at /tools/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at /tools/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.0 available at /tools/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.1 available at /tools/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.2 available at /tools/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.0 available at /tools/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.1 available at /tools/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.0 available at /tools/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.1 available at /tools/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.1/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.2 available at /tools/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.0 available at /tools/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.1 available at /tools/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.1/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:1.4 available at /tools/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc706/1.4/board.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.3 available at /tools/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.3/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.4 available at /tools/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.4/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.2 available at /tools/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.2/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.3 available at /tools/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.3/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.4 available at /tools/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.4/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1275:part0:1.0 available at /tools/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1275/1.0/board.xml as part xczu29dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1285:part0:1.0 available at /tools/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1285/1.0/board.xml as part xczu39dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208:part0:2.0 available at /tools/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/production/2.0/board.xml as part xczu48dr-fsvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at /tools/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216:part0:2.0 available at /tools/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/production/2.0/board.xml as part xczu49dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at /tools/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at /tools/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at /tools/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
open_project /home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/vivado/Chaos_Based_Symmetric_Image_Encryption/Chaos_Based_Symmetric_Image_Encryption.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2023.2/data/ip'.
update_compile_order -fileset sources_1
set_property top feistel_encrypt_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/CTR_mode_feistel_encrypt/CTR_mode_feistel_decrypt.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/key_schedule_5r/key_schedule_5r.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/CTR_mode_feistel_encrypt/CTR_mode_feistel_encrypt.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/feistel_encrypt/feistel_encrypt.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/CTR_mode_feistel_encrypt/CTR_mode_feistel_decrypt.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/key_schedule_5r/key_schedule_5r.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/CTR_mode_feistel_encrypt/CTR_mode_feistel_encrypt.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/feistel_encrypt/feistel_encrypt.v:]
update_compile_order -fileset sim_1
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/CTR_mode_feistel_encrypt/CTR_mode_feistel_decrypt.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/key_schedule_5r/key_schedule_5r.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/CTR_mode_feistel_encrypt/CTR_mode_feistel_encrypt.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/feistel_encrypt/feistel_encrypt.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/CTR_mode_feistel_encrypt/CTR_mode_feistel_decrypt.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/key_schedule_5r/key_schedule_5r.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/CTR_mode_feistel_encrypt/CTR_mode_feistel_encrypt.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/feistel_encrypt/feistel_encrypt.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/CTR_mode_feistel_encrypt/CTR_mode_feistel_decrypt.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/key_schedule_5r/key_schedule_5r.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/CTR_mode_feistel_encrypt/CTR_mode_feistel_encrypt.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/feistel_encrypt/feistel_encrypt.v:]
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'feistel_encrypt_tb'
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/vivado/Chaos_Based_Symmetric_Image_Encryption/Chaos_Based_Symmetric_Image_Encryption.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/tools/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/tools/Xilinx/Vivado/2023.2/data/xsim/xsim.ini' copied to run dir:'/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/vivado/Chaos_Based_Symmetric_Image_Encryption/Chaos_Based_Symmetric_Image_Encryption.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'feistel_encrypt_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/vivado/Chaos_Based_Symmetric_Image_Encryption/Chaos_Based_Symmetric_Image_Encryption.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj feistel_encrypt_tb_vlog.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/vivado/Chaos_Based_Symmetric_Image_Encryption/Chaos_Based_Symmetric_Image_Encryption.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot feistel_encrypt_tb_behav xil_defaultlib.feistel_encrypt_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2023.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot feistel_encrypt_tb_behav xil_defaultlib.feistel_encrypt_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.subbytes
Compiling module xil_defaultlib.shiftrows
Compiling module xil_defaultlib.mixcolumns
Compiling module xil_defaultlib.addroundkey
Compiling module xil_defaultlib.F
Compiling module xil_defaultlib.feistel_encrypt_default
Compiling module xil_defaultlib.feistel_encrypt_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot feistel_encrypt_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/vivado/Chaos_Based_Symmetric_Image_Encryption/Chaos_Based_Symmetric_Image_Encryption.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "feistel_encrypt_tb_behav -key {Behavioral:sim_1:Functional:feistel_encrypt_tb} -tclbatch {feistel_encrypt_tb.tcl} -view {/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/vivado/Chaos_Based_Symmetric_Image_Encryption/sigma_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config /home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/vivado/Chaos_Based_Symmetric_Image_Encryption/sigma_tb_behav.wcfg
WARNING: Simulation object /top_tb/clk was not found in the design.
WARNING: Simulation object /top_tb/reset_n was not found in the design.
WARNING: Simulation object /top_tb/tvalid was not found in the design.
WARNING: Simulation object /top_tb/dut/PRNG_u/tvalid was not found in the design.
WARNING: Simulation object /top_tb/dut/PRNG_u/valid was not found in the design.
WARNING: Simulation object /top_tb/dut/PRNG_u/pseudoRandomNumber1 was not found in the design.
WARNING: Simulation object /top_tb/dut/PRNG_u/pseudoRandomNumber2 was not found in the design.
WARNING: Simulation object /top_tb/dut/PRNG_u/pseudoRandomNumber3 was not found in the design.
WARNING: Simulation object /top_tb/dut/sbox_gen_valid was not found in the design.
WARNING: Simulation object /top_tb/dut/V was not found in the design.
WARNING: Simulation object /top_tb/dut/sbox_valid was not found in the design.
WARNING: Simulation object /top_tb/dut/V_out was not found in the design.
WARNING: Simulation object /top_tb/dut/done_sbox was not found in the design.
WARNING: Simulation object /top_tb/dut/key_valid was not found in the design.
WARNING: Simulation object /top_tb/dut/key was not found in the design.
WARNING: Simulation object /top_tb/dut/done_key was not found in the design.
WARNING: Simulation object /top_tb/dut/plaintext was not found in the design.
WARNING: Simulation object /top_tb/dut/en_valid was not found in the design.
WARNING: Simulation object /top_tb/dut/ciphertext_out was not found in the design.
WARNING: Simulation object /top_tb/dut/de_valid was not found in the design.
WARNING: Simulation object /top_tb/dut/plaintext_out was not found in the design.
source feistel_encrypt_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000000ns
=== Apply block 1 ===
Ciphertext = xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
$finish called at time : 643 ns : File "/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/feistel_encrypt/feistel_encrypt_tb.v" Line 127
INFO: [USF-XSim-96] XSim completed. Design snapshot 'feistel_encrypt_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000000ns
launch_simulation: Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 8105.109 ; gain = 70.273 ; free physical = 293 ; free virtual = 4698
save_wave_config {/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/vivado/Chaos_Based_Symmetric_Image_Encryption/sigma_tb_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'feistel_encrypt_tb'
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/vivado/Chaos_Based_Symmetric_Image_Encryption/Chaos_Based_Symmetric_Image_Encryption.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/tools/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/tools/Xilinx/Vivado/2023.2/data/xsim/xsim.ini' copied to run dir:'/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/vivado/Chaos_Based_Symmetric_Image_Encryption/Chaos_Based_Symmetric_Image_Encryption.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'feistel_encrypt_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/vivado/Chaos_Based_Symmetric_Image_Encryption/Chaos_Based_Symmetric_Image_Encryption.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj feistel_encrypt_tb_vlog.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/vivado/Chaos_Based_Symmetric_Image_Encryption/Chaos_Based_Symmetric_Image_Encryption.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot feistel_encrypt_tb_behav xil_defaultlib.feistel_encrypt_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2023.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot feistel_encrypt_tb_behav xil_defaultlib.feistel_encrypt_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/vivado/Chaos_Based_Symmetric_Image_Encryption/Chaos_Based_Symmetric_Image_Encryption.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "feistel_encrypt_tb_behav -key {Behavioral:sim_1:Functional:feistel_encrypt_tb} -tclbatch {feistel_encrypt_tb.tcl} -view {/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/vivado/Chaos_Based_Symmetric_Image_Encryption/sigma_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config /home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/vivado/Chaos_Based_Symmetric_Image_Encryption/sigma_tb_behav.wcfg
source feistel_encrypt_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000000ns
=== Apply block 1 ===
Ciphertext = xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
$finish called at time : 643 ns : File "/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/feistel_encrypt/feistel_encrypt_tb.v" Line 127
INFO: [USF-XSim-96] XSim completed. Design snapshot 'feistel_encrypt_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 8115.211 ; gain = 0.000 ; free physical = 292 ; free virtual = 4633
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/CTR_mode_feistel_encrypt/CTR_mode_feistel_decrypt.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/key_schedule_5r/key_schedule_5r.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/feistel_encrypt/feistel_encrypt_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/CTR_mode_feistel_encrypt/CTR_mode_feistel_encrypt.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/feistel_encrypt/feistel_encrypt.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/CTR_mode_feistel_encrypt/CTR_mode_feistel_decrypt.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/key_schedule_5r/key_schedule_5r.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/feistel_encrypt/feistel_encrypt_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/CTR_mode_feistel_encrypt/CTR_mode_feistel_encrypt.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/feistel_encrypt/feistel_encrypt.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/CTR_mode_feistel_encrypt/CTR_mode_feistel_decrypt.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/key_schedule_5r/key_schedule_5r.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/feistel_encrypt/feistel_encrypt_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/CTR_mode_feistel_encrypt/CTR_mode_feistel_encrypt.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/feistel_encrypt/feistel_encrypt.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/CTR_mode_feistel_encrypt/CTR_mode_feistel_decrypt.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/key_schedule_5r/key_schedule_5r.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/feistel_encrypt/feistel_encrypt_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/CTR_mode_feistel_encrypt/CTR_mode_feistel_encrypt.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/feistel_encrypt/feistel_encrypt.v:]
set_property top top_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/CTR_mode_feistel_encrypt/CTR_mode_feistel_decrypt.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/key_schedule_5r/key_schedule_5r.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/feistel_encrypt/feistel_encrypt_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/CTR_mode_feistel_encrypt/CTR_mode_feistel_encrypt.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/feistel_encrypt/feistel_encrypt.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/CTR_mode_feistel_encrypt/CTR_mode_feistel_decrypt.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/key_schedule_5r/key_schedule_5r.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/feistel_encrypt/feistel_encrypt_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/CTR_mode_feistel_encrypt/CTR_mode_feistel_encrypt.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/feistel_encrypt/feistel_encrypt.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/CTR_mode_feistel_encrypt/CTR_mode_feistel_decrypt.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/key_schedule_5r/key_schedule_5r.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/feistel_encrypt/feistel_encrypt_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/CTR_mode_feistel_encrypt/CTR_mode_feistel_encrypt.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/feistel_encrypt/feistel_encrypt.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/CTR_mode_feistel_encrypt/CTR_mode_feistel_decrypt.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/key_schedule_5r/key_schedule_5r.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/feistel_encrypt/feistel_encrypt_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/CTR_mode_feistel_encrypt/CTR_mode_feistel_encrypt.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/feistel_encrypt/feistel_encrypt.v:]
update_compile_order -fileset sim_1
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/CTR_mode_feistel_encrypt/CTR_mode_feistel_decrypt.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/key_schedule_5r/key_schedule_5r.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/feistel_encrypt/feistel_encrypt_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/CTR_mode_feistel_encrypt/CTR_mode_feistel_encrypt.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/feistel_encrypt/feistel_encrypt.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/CTR_mode_feistel_encrypt/CTR_mode_feistel_decrypt.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/key_schedule_5r/key_schedule_5r.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/feistel_encrypt/feistel_encrypt_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/CTR_mode_feistel_encrypt/CTR_mode_feistel_encrypt.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/feistel_encrypt/feistel_encrypt.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/CTR_mode_feistel_encrypt/CTR_mode_feistel_decrypt.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/key_schedule_5r/key_schedule_5r.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/feistel_encrypt/feistel_encrypt_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/CTR_mode_feistel_encrypt/CTR_mode_feistel_encrypt.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/feistel_encrypt/feistel_encrypt.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/CTR_mode_feistel_encrypt/CTR_mode_feistel_decrypt.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/key_schedule_5r/key_schedule_5r.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/feistel_encrypt/feistel_encrypt_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/CTR_mode_feistel_encrypt/CTR_mode_feistel_encrypt.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/feistel_encrypt/feistel_encrypt.v:]
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'top_tb'
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/vivado/Chaos_Based_Symmetric_Image_Encryption/Chaos_Based_Symmetric_Image_Encryption.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/tools/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/tools/Xilinx/Vivado/2023.2/data/xsim/xsim.ini' copied to run dir:'/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/vivado/Chaos_Based_Symmetric_Image_Encryption/Chaos_Based_Symmetric_Image_Encryption.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/vivado/Chaos_Based_Symmetric_Image_Encryption/Chaos_Based_Symmetric_Image_Encryption.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj top_tb_vlog.prj
xvhdl --incr --relax -prj top_tb_vhdl.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/vivado/Chaos_Based_Symmetric_Image_Encryption/Chaos_Based_Symmetric_Image_Encryption.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L xbip_utils_v3_0_11 -L axi_utils_v2_0_7 -L xbip_pipe_v3_0_7 -L xbip_dsp48_wrapper_v3_0_5 -L xbip_dsp48_addsub_v3_0_7 -L xbip_dsp48_multadd_v3_0_7 -L xbip_bram18k_v3_0_7 -L mult_gen_v12_0_19 -L floating_point_v7_1_16 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2023.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L xbip_utils_v3_0_11 -L axi_utils_v2_0_7 -L xbip_pipe_v3_0_7 -L xbip_dsp48_wrapper_v3_0_5 -L xbip_dsp48_addsub_v3_0_7 -L xbip_dsp48_multadd_v3_0_7 -L xbip_bram18k_v3_0_7 -L mult_gen_v12_0_19 -L floating_point_v7_1_16 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-2861] module 'top' does not have a parameter named BIT_WIDTH [/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/top/top_tb.v:17]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/vivado/Chaos_Based_Symmetric_Image_Encryption/Chaos_Based_Symmetric_Image_Encryption.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_tb_behav -key {Behavioral:sim_1:Functional:top_tb} -tclbatch {top_tb.tcl} -view {/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/vivado/Chaos_Based_Symmetric_Image_Encryption/sigma_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config /home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/vivado/Chaos_Based_Symmetric_Image_Encryption/sigma_tb_behav.wcfg
WARNING: Simulation object /feistel_encrypt_tb/clk was not found in the design.
WARNING: Simulation object /feistel_encrypt_tb/reset_n was not found in the design.
WARNING: Simulation object /feistel_encrypt_tb/tvalid was not found in the design.
WARNING: Simulation object /feistel_encrypt_tb/plaintext was not found in the design.
WARNING: Simulation object /feistel_encrypt_tb/valid was not found in the design.
WARNING: Simulation object /feistel_encrypt_tb/ciphertext was not found in the design.
source top_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000000ns
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run: Time (s): cpu = 00:00:45 ; elapsed = 00:04:52 . Memory (MB): peak = 8204.938 ; gain = 34.000 ; free physical = 407 ; free virtual = 3941
INFO: [Common 17-344] 'run' was cancelled
INFO: [Common 17-344] 'source' was cancelled
xsim: Time (s): cpu = 00:00:47 ; elapsed = 00:04:54 . Memory (MB): peak = 8204.938 ; gain = 51.816 ; free physical = 407 ; free virtual = 3941
INFO: [Common 17-344] 'xsim' was cancelled
INFO: [Vivado 12-5357] 'simulate' step aborted
launch_simulation: Time (s): cpu = 00:00:55 ; elapsed = 00:05:02 . Memory (MB): peak = 8204.938 ; gain = 51.816 ; free physical = 407 ; free virtual = 3941
INFO: [Common 17-344] 'launch_simulation' was cancelled
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/feistel_encrypt/feistel_encrypt_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/feistel_encrypt/feistel_encrypt.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/top/top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/feistel_encrypt/feistel_encrypt_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/feistel_encrypt/feistel_encrypt.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/top/top.v:]
set_property top feistel_encrypt_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/feistel_encrypt/feistel_encrypt_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/feistel_encrypt/feistel_encrypt.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/top/top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/feistel_encrypt/feistel_encrypt_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/feistel_encrypt/feistel_encrypt.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/top/top.v:]
update_compile_order -fileset sim_1
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/feistel_encrypt/feistel_encrypt_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/feistel_encrypt/feistel_encrypt.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/top/top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/feistel_encrypt/feistel_encrypt_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/feistel_encrypt/feistel_encrypt.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/top/top.v:]
current_sim simulation_2
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'feistel_encrypt_tb'
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/vivado/Chaos_Based_Symmetric_Image_Encryption/Chaos_Based_Symmetric_Image_Encryption.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/tools/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/tools/Xilinx/Vivado/2023.2/data/xsim/xsim.ini' copied to run dir:'/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/vivado/Chaos_Based_Symmetric_Image_Encryption/Chaos_Based_Symmetric_Image_Encryption.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'feistel_encrypt_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/vivado/Chaos_Based_Symmetric_Image_Encryption/Chaos_Based_Symmetric_Image_Encryption.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj feistel_encrypt_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/F/F.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module F
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/AES/addroundkey.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module addroundkey
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/feistel_encrypt/feistel_encrypt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module feistel_encrypt
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/AES/mixcolumns.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mixcolumns
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/AES/shiftrows.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shiftrows
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/AES/subbytes.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subbytes
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/feistel_encrypt/feistel_encrypt_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module feistel_encrypt_tb
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/vivado/Chaos_Based_Symmetric_Image_Encryption/Chaos_Based_Symmetric_Image_Encryption.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot feistel_encrypt_tb_behav xil_defaultlib.feistel_encrypt_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2023.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot feistel_encrypt_tb_behav xil_defaultlib.feistel_encrypt_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/feistel_encrypt/feistel_encrypt.v" Line 1. Module feistel_encrypt_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/F/F.v" Line 1. Module F doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/AES/subbytes.v" Line 1. Module subbytes doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/AES/shiftrows.v" Line 1. Module shiftrows doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/AES/mixcolumns.v" Line 1. Module mixcolumns doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/AES/addroundkey.v" Line 1. Module addroundkey doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/F/F.v" Line 1. Module F doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/AES/subbytes.v" Line 1. Module subbytes doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/AES/shiftrows.v" Line 1. Module shiftrows doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/AES/mixcolumns.v" Line 1. Module mixcolumns doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/AES/addroundkey.v" Line 1. Module addroundkey doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/F/F.v" Line 1. Module F doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/AES/subbytes.v" Line 1. Module subbytes doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/AES/shiftrows.v" Line 1. Module shiftrows doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/AES/mixcolumns.v" Line 1. Module mixcolumns doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/AES/addroundkey.v" Line 1. Module addroundkey doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/F/F.v" Line 1. Module F doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/AES/subbytes.v" Line 1. Module subbytes doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/AES/shiftrows.v" Line 1. Module shiftrows doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/AES/mixcolumns.v" Line 1. Module mixcolumns doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/AES/addroundkey.v" Line 1. Module addroundkey doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/F/F.v" Line 1. Module F doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/AES/subbytes.v" Line 1. Module subbytes doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/AES/shiftrows.v" Line 1. Module shiftrows doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/AES/mixcolumns.v" Line 1. Module mixcolumns doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/AES/addroundkey.v" Line 1. Module addroundkey doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/feistel_encrypt/feistel_encrypt.v" Line 1. Module feistel_encrypt_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/F/F.v" Line 1. Module F doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/AES/subbytes.v" Line 1. Module subbytes doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/AES/shiftrows.v" Line 1. Module shiftrows doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/AES/mixcolumns.v" Line 1. Module mixcolumns doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/AES/addroundkey.v" Line 1. Module addroundkey doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/F/F.v" Line 1. Module F doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/AES/subbytes.v" Line 1. Module subbytes doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/AES/shiftrows.v" Line 1. Module shiftrows doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/AES/mixcolumns.v" Line 1. Module mixcolumns doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/AES/addroundkey.v" Line 1. Module addroundkey doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/F/F.v" Line 1. Module F doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/AES/subbytes.v" Line 1. Module subbytes doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/AES/shiftrows.v" Line 1. Module shiftrows doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/AES/mixcolumns.v" Line 1. Module mixcolumns doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/AES/addroundkey.v" Line 1. Module addroundkey doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/F/F.v" Line 1. Module F doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/AES/subbytes.v" Line 1. Module subbytes doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/AES/shiftrows.v" Line 1. Module shiftrows doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/AES/mixcolumns.v" Line 1. Module mixcolumns doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/AES/addroundkey.v" Line 1. Module addroundkey doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/F/F.v" Line 1. Module F doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/AES/subbytes.v" Line 1. Module subbytes doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/AES/shiftrows.v" Line 1. Module shiftrows doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/AES/mixcolumns.v" Line 1. Module mixcolumns doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/AES/addroundkey.v" Line 1. Module addroundkey doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.subbytes
Compiling module xil_defaultlib.shiftrows
Compiling module xil_defaultlib.mixcolumns
Compiling module xil_defaultlib.addroundkey
Compiling module xil_defaultlib.F
Compiling module xil_defaultlib.feistel_encrypt_default
Compiling module xil_defaultlib.feistel_encrypt_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot feistel_encrypt_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/vivado/Chaos_Based_Symmetric_Image_Encryption/Chaos_Based_Symmetric_Image_Encryption.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "feistel_encrypt_tb_behav -key {Behavioral:sim_1:Functional:feistel_encrypt_tb} -tclbatch {feistel_encrypt_tb.tcl} -view {/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/vivado/Chaos_Based_Symmetric_Image_Encryption/sigma_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config /home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/vivado/Chaos_Based_Symmetric_Image_Encryption/sigma_tb_behav.wcfg
source feistel_encrypt_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000000ns
=== Apply block 1 ===
Ciphertext = xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
$finish called at time : 645 ns : File "/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/feistel_encrypt/feistel_encrypt_tb.v" Line 133
INFO: [USF-XSim-96] XSim completed. Design snapshot 'feistel_encrypt_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 8227.008 ; gain = 0.000 ; free physical = 434 ; free virtual = 4233
save_wave_config {/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/vivado/Chaos_Based_Symmetric_Image_Encryption/sigma_tb_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'feistel_encrypt_tb'
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/vivado/Chaos_Based_Symmetric_Image_Encryption/Chaos_Based_Symmetric_Image_Encryption.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/tools/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/tools/Xilinx/Vivado/2023.2/data/xsim/xsim.ini' copied to run dir:'/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/vivado/Chaos_Based_Symmetric_Image_Encryption/Chaos_Based_Symmetric_Image_Encryption.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'feistel_encrypt_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/vivado/Chaos_Based_Symmetric_Image_Encryption/Chaos_Based_Symmetric_Image_Encryption.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj feistel_encrypt_tb_vlog.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/vivado/Chaos_Based_Symmetric_Image_Encryption/Chaos_Based_Symmetric_Image_Encryption.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot feistel_encrypt_tb_behav xil_defaultlib.feistel_encrypt_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2023.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot feistel_encrypt_tb_behav xil_defaultlib.feistel_encrypt_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/vivado/Chaos_Based_Symmetric_Image_Encryption/Chaos_Based_Symmetric_Image_Encryption.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "feistel_encrypt_tb_behav -key {Behavioral:sim_1:Functional:feistel_encrypt_tb} -tclbatch {feistel_encrypt_tb.tcl} -view {/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/vivado/Chaos_Based_Symmetric_Image_Encryption/sigma_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config /home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/vivado/Chaos_Based_Symmetric_Image_Encryption/sigma_tb_behav.wcfg
source feistel_encrypt_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000000ns
=== Apply block 1 ===
Ciphertext = xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
$finish called at time : 645 ns : File "/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/feistel_encrypt/feistel_encrypt_tb.v" Line 133
INFO: [USF-XSim-96] XSim completed. Design snapshot 'feistel_encrypt_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 8227.008 ; gain = 0.000 ; free physical = 331 ; free virtual = 4102
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/feistel_encrypt/feistel_encrypt_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/feistel_encrypt/feistel_encrypt.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/top/top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/feistel_encrypt/feistel_encrypt_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/feistel_encrypt/feistel_encrypt.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/top/top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/feistel_encrypt/feistel_encrypt_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/feistel_encrypt/feistel_encrypt.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/top/top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/feistel_encrypt/feistel_encrypt_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/feistel_encrypt/feistel_encrypt.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/top/top.v:]
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'feistel_encrypt_tb'
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/vivado/Chaos_Based_Symmetric_Image_Encryption/Chaos_Based_Symmetric_Image_Encryption.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/tools/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/tools/Xilinx/Vivado/2023.2/data/xsim/xsim.ini' copied to run dir:'/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/vivado/Chaos_Based_Symmetric_Image_Encryption/Chaos_Based_Symmetric_Image_Encryption.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'feistel_encrypt_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/vivado/Chaos_Based_Symmetric_Image_Encryption/Chaos_Based_Symmetric_Image_Encryption.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj feistel_encrypt_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/F/F.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module F
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/AES/addroundkey.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module addroundkey
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/feistel_encrypt/feistel_encrypt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module feistel_encrypt
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/AES/mixcolumns.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mixcolumns
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/AES/shiftrows.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shiftrows
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/AES/subbytes.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subbytes
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/feistel_encrypt/feistel_encrypt_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module feistel_encrypt_tb
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/vivado/Chaos_Based_Symmetric_Image_Encryption/Chaos_Based_Symmetric_Image_Encryption.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot feistel_encrypt_tb_behav xil_defaultlib.feistel_encrypt_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2023.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot feistel_encrypt_tb_behav xil_defaultlib.feistel_encrypt_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/feistel_encrypt/feistel_encrypt.v" Line 1. Module feistel_encrypt_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/F/F.v" Line 1. Module F doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/AES/subbytes.v" Line 1. Module subbytes doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/AES/shiftrows.v" Line 1. Module shiftrows doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/AES/mixcolumns.v" Line 1. Module mixcolumns doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/AES/addroundkey.v" Line 1. Module addroundkey doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/F/F.v" Line 1. Module F doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/AES/subbytes.v" Line 1. Module subbytes doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/AES/shiftrows.v" Line 1. Module shiftrows doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/AES/mixcolumns.v" Line 1. Module mixcolumns doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/AES/addroundkey.v" Line 1. Module addroundkey doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/F/F.v" Line 1. Module F doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/AES/subbytes.v" Line 1. Module subbytes doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/AES/shiftrows.v" Line 1. Module shiftrows doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/AES/mixcolumns.v" Line 1. Module mixcolumns doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/AES/addroundkey.v" Line 1. Module addroundkey doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/F/F.v" Line 1. Module F doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/AES/subbytes.v" Line 1. Module subbytes doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/AES/shiftrows.v" Line 1. Module shiftrows doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/AES/mixcolumns.v" Line 1. Module mixcolumns doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/AES/addroundkey.v" Line 1. Module addroundkey doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/F/F.v" Line 1. Module F doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/AES/subbytes.v" Line 1. Module subbytes doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/AES/shiftrows.v" Line 1. Module shiftrows doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/AES/mixcolumns.v" Line 1. Module mixcolumns doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/AES/addroundkey.v" Line 1. Module addroundkey doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/feistel_encrypt/feistel_encrypt.v" Line 1. Module feistel_encrypt_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/F/F.v" Line 1. Module F doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/AES/subbytes.v" Line 1. Module subbytes doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/AES/shiftrows.v" Line 1. Module shiftrows doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/AES/mixcolumns.v" Line 1. Module mixcolumns doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/AES/addroundkey.v" Line 1. Module addroundkey doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/F/F.v" Line 1. Module F doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/AES/subbytes.v" Line 1. Module subbytes doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/AES/shiftrows.v" Line 1. Module shiftrows doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/AES/mixcolumns.v" Line 1. Module mixcolumns doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/AES/addroundkey.v" Line 1. Module addroundkey doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/F/F.v" Line 1. Module F doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/AES/subbytes.v" Line 1. Module subbytes doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/AES/shiftrows.v" Line 1. Module shiftrows doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/AES/mixcolumns.v" Line 1. Module mixcolumns doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/AES/addroundkey.v" Line 1. Module addroundkey doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/F/F.v" Line 1. Module F doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/AES/subbytes.v" Line 1. Module subbytes doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/AES/shiftrows.v" Line 1. Module shiftrows doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/AES/mixcolumns.v" Line 1. Module mixcolumns doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/AES/addroundkey.v" Line 1. Module addroundkey doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/F/F.v" Line 1. Module F doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/AES/subbytes.v" Line 1. Module subbytes doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/AES/shiftrows.v" Line 1. Module shiftrows doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/AES/mixcolumns.v" Line 1. Module mixcolumns doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/AES/addroundkey.v" Line 1. Module addroundkey doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.subbytes
Compiling module xil_defaultlib.shiftrows
Compiling module xil_defaultlib.mixcolumns
Compiling module xil_defaultlib.addroundkey
Compiling module xil_defaultlib.F
Compiling module xil_defaultlib.feistel_encrypt_default
Compiling module xil_defaultlib.feistel_encrypt_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot feistel_encrypt_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/vivado/Chaos_Based_Symmetric_Image_Encryption/Chaos_Based_Symmetric_Image_Encryption.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "feistel_encrypt_tb_behav -key {Behavioral:sim_1:Functional:feistel_encrypt_tb} -tclbatch {feistel_encrypt_tb.tcl} -view {/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/vivado/Chaos_Based_Symmetric_Image_Encryption/sigma_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config /home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/vivado/Chaos_Based_Symmetric_Image_Encryption/sigma_tb_behav.wcfg
source feistel_encrypt_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000000ns
=== Apply block 1 ===
Ciphertext = f970c16625f5c7235f0c54e5d654166ca1b9d4a126a253d7542db37a8dc27be9
$finish called at time : 647 ns : File "/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/feistel_encrypt/feistel_encrypt_tb.v" Line 135
INFO: [USF-XSim-96] XSim completed. Design snapshot 'feistel_encrypt_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 8227.961 ; gain = 0.000 ; free physical = 415 ; free virtual = 4145
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/feistel_encrypt/feistel_encrypt_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/feistel_encrypt/feistel_encrypt.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/top/top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/feistel_encrypt/feistel_encrypt_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/feistel_encrypt/feistel_encrypt.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/top/top.v:]
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'feistel_encrypt_tb'
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/vivado/Chaos_Based_Symmetric_Image_Encryption/Chaos_Based_Symmetric_Image_Encryption.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/tools/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/tools/Xilinx/Vivado/2023.2/data/xsim/xsim.ini' copied to run dir:'/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/vivado/Chaos_Based_Symmetric_Image_Encryption/Chaos_Based_Symmetric_Image_Encryption.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'feistel_encrypt_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/vivado/Chaos_Based_Symmetric_Image_Encryption/Chaos_Based_Symmetric_Image_Encryption.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj feistel_encrypt_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/F/F.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module F
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/AES/addroundkey.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module addroundkey
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/feistel_encrypt/feistel_encrypt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module feistel_encrypt
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/AES/mixcolumns.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mixcolumns
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/AES/shiftrows.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shiftrows
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/AES/subbytes.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subbytes
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/feistel_encrypt/feistel_encrypt_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module feistel_encrypt_tb
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/vivado/Chaos_Based_Symmetric_Image_Encryption/Chaos_Based_Symmetric_Image_Encryption.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot feistel_encrypt_tb_behav xil_defaultlib.feistel_encrypt_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2023.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot feistel_encrypt_tb_behav xil_defaultlib.feistel_encrypt_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/feistel_encrypt/feistel_encrypt.v" Line 1. Module feistel_encrypt_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/F/F.v" Line 1. Module F doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/AES/subbytes.v" Line 1. Module subbytes doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/AES/shiftrows.v" Line 1. Module shiftrows doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/AES/mixcolumns.v" Line 1. Module mixcolumns doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/AES/addroundkey.v" Line 1. Module addroundkey doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/F/F.v" Line 1. Module F doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/AES/subbytes.v" Line 1. Module subbytes doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/AES/shiftrows.v" Line 1. Module shiftrows doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/AES/mixcolumns.v" Line 1. Module mixcolumns doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/AES/addroundkey.v" Line 1. Module addroundkey doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/F/F.v" Line 1. Module F doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/AES/subbytes.v" Line 1. Module subbytes doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/AES/shiftrows.v" Line 1. Module shiftrows doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/AES/mixcolumns.v" Line 1. Module mixcolumns doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/AES/addroundkey.v" Line 1. Module addroundkey doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/F/F.v" Line 1. Module F doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/AES/subbytes.v" Line 1. Module subbytes doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/AES/shiftrows.v" Line 1. Module shiftrows doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/AES/mixcolumns.v" Line 1. Module mixcolumns doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/AES/addroundkey.v" Line 1. Module addroundkey doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/F/F.v" Line 1. Module F doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/AES/subbytes.v" Line 1. Module subbytes doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/AES/shiftrows.v" Line 1. Module shiftrows doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/AES/mixcolumns.v" Line 1. Module mixcolumns doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/AES/addroundkey.v" Line 1. Module addroundkey doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/feistel_encrypt/feistel_encrypt.v" Line 1. Module feistel_encrypt_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/F/F.v" Line 1. Module F doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/AES/subbytes.v" Line 1. Module subbytes doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/AES/shiftrows.v" Line 1. Module shiftrows doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/AES/mixcolumns.v" Line 1. Module mixcolumns doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/AES/addroundkey.v" Line 1. Module addroundkey doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/F/F.v" Line 1. Module F doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/AES/subbytes.v" Line 1. Module subbytes doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/AES/shiftrows.v" Line 1. Module shiftrows doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/AES/mixcolumns.v" Line 1. Module mixcolumns doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/AES/addroundkey.v" Line 1. Module addroundkey doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/F/F.v" Line 1. Module F doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/AES/subbytes.v" Line 1. Module subbytes doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/AES/shiftrows.v" Line 1. Module shiftrows doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/AES/mixcolumns.v" Line 1. Module mixcolumns doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/AES/addroundkey.v" Line 1. Module addroundkey doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/F/F.v" Line 1. Module F doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/AES/subbytes.v" Line 1. Module subbytes doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/AES/shiftrows.v" Line 1. Module shiftrows doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/AES/mixcolumns.v" Line 1. Module mixcolumns doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/AES/addroundkey.v" Line 1. Module addroundkey doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/F/F.v" Line 1. Module F doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/AES/subbytes.v" Line 1. Module subbytes doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/AES/shiftrows.v" Line 1. Module shiftrows doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/AES/mixcolumns.v" Line 1. Module mixcolumns doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/AES/addroundkey.v" Line 1. Module addroundkey doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.subbytes
Compiling module xil_defaultlib.shiftrows
Compiling module xil_defaultlib.mixcolumns
Compiling module xil_defaultlib.addroundkey
Compiling module xil_defaultlib.F
Compiling module xil_defaultlib.feistel_encrypt_default
Compiling module xil_defaultlib.feistel_encrypt_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot feistel_encrypt_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/vivado/Chaos_Based_Symmetric_Image_Encryption/Chaos_Based_Symmetric_Image_Encryption.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "feistel_encrypt_tb_behav -key {Behavioral:sim_1:Functional:feistel_encrypt_tb} -tclbatch {feistel_encrypt_tb.tcl} -view {/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/vivado/Chaos_Based_Symmetric_Image_Encryption/sigma_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config /home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/vivado/Chaos_Based_Symmetric_Image_Encryption/sigma_tb_behav.wcfg
source feistel_encrypt_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000000ns
=== Apply block 1 ===
Ciphertext = f970c16625f5c7235f0c54e5d654166ca1b9d4a126a253d7542db37a8dc27be9
$finish called at time : 647 ns : File "/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/feistel_encrypt/feistel_encrypt_tb.v" Line 136
INFO: [USF-XSim-96] XSim completed. Design snapshot 'feistel_encrypt_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000000ns
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 8227.961 ; gain = 0.000 ; free physical = 164 ; free virtual = 3483
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/feistel_encrypt/feistel_encrypt_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/feistel_encrypt/feistel_encrypt.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/top/top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/feistel_encrypt/feistel_encrypt_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/feistel_encrypt/feistel_encrypt.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/top/top.v:]
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'feistel_encrypt_tb'
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/vivado/Chaos_Based_Symmetric_Image_Encryption/Chaos_Based_Symmetric_Image_Encryption.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/tools/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/tools/Xilinx/Vivado/2023.2/data/xsim/xsim.ini' copied to run dir:'/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/vivado/Chaos_Based_Symmetric_Image_Encryption/Chaos_Based_Symmetric_Image_Encryption.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'feistel_encrypt_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/vivado/Chaos_Based_Symmetric_Image_Encryption/Chaos_Based_Symmetric_Image_Encryption.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj feistel_encrypt_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/F/F.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module F
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/AES/addroundkey.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module addroundkey
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/feistel_encrypt/feistel_encrypt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module feistel_encrypt
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/AES/mixcolumns.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mixcolumns
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/AES/shiftrows.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shiftrows
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/AES/subbytes.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subbytes
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/feistel_encrypt/feistel_encrypt_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module feistel_encrypt_tb
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/vivado/Chaos_Based_Symmetric_Image_Encryption/Chaos_Based_Symmetric_Image_Encryption.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot feistel_encrypt_tb_behav xil_defaultlib.feistel_encrypt_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2023.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot feistel_encrypt_tb_behav xil_defaultlib.feistel_encrypt_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-3486] invalid context for genvar 'i' [/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/feistel_encrypt/feistel_encrypt.v:122]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/vivado/Chaos_Based_Symmetric_Image_Encryption/Chaos_Based_Symmetric_Image_Encryption.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or '/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/vivado/Chaos_Based_Symmetric_Image_Encryption/Chaos_Based_Symmetric_Image_Encryption.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/feistel_encrypt/feistel_encrypt_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/feistel_encrypt/feistel_encrypt.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/top/top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/feistel_encrypt/feistel_encrypt_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/feistel_encrypt/feistel_encrypt.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/top/top.v:]
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'feistel_encrypt_tb'
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/vivado/Chaos_Based_Symmetric_Image_Encryption/Chaos_Based_Symmetric_Image_Encryption.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/tools/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/tools/Xilinx/Vivado/2023.2/data/xsim/xsim.ini' copied to run dir:'/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/vivado/Chaos_Based_Symmetric_Image_Encryption/Chaos_Based_Symmetric_Image_Encryption.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'feistel_encrypt_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/vivado/Chaos_Based_Symmetric_Image_Encryption/Chaos_Based_Symmetric_Image_Encryption.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj feistel_encrypt_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/F/F.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module F
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/AES/addroundkey.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module addroundkey
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/feistel_encrypt/feistel_encrypt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module feistel_encrypt
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/AES/mixcolumns.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mixcolumns
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/AES/shiftrows.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shiftrows
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/AES/subbytes.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subbytes
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/feistel_encrypt/feistel_encrypt_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module feistel_encrypt_tb
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/vivado/Chaos_Based_Symmetric_Image_Encryption/Chaos_Based_Symmetric_Image_Encryption.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot feistel_encrypt_tb_behav xil_defaultlib.feistel_encrypt_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2023.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot feistel_encrypt_tb_behav xil_defaultlib.feistel_encrypt_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/feistel_encrypt/feistel_encrypt.v" Line 1. Module feistel_encrypt_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/F/F.v" Line 1. Module F doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/AES/subbytes.v" Line 1. Module subbytes doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/AES/shiftrows.v" Line 1. Module shiftrows doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/AES/mixcolumns.v" Line 1. Module mixcolumns doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/AES/addroundkey.v" Line 1. Module addroundkey doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/F/F.v" Line 1. Module F doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/AES/subbytes.v" Line 1. Module subbytes doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/AES/shiftrows.v" Line 1. Module shiftrows doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/AES/mixcolumns.v" Line 1. Module mixcolumns doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/AES/addroundkey.v" Line 1. Module addroundkey doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/F/F.v" Line 1. Module F doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/AES/subbytes.v" Line 1. Module subbytes doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/AES/shiftrows.v" Line 1. Module shiftrows doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/AES/mixcolumns.v" Line 1. Module mixcolumns doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/AES/addroundkey.v" Line 1. Module addroundkey doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/F/F.v" Line 1. Module F doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/AES/subbytes.v" Line 1. Module subbytes doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/AES/shiftrows.v" Line 1. Module shiftrows doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/AES/mixcolumns.v" Line 1. Module mixcolumns doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/AES/addroundkey.v" Line 1. Module addroundkey doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/F/F.v" Line 1. Module F doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/AES/subbytes.v" Line 1. Module subbytes doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/AES/shiftrows.v" Line 1. Module shiftrows doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/AES/mixcolumns.v" Line 1. Module mixcolumns doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/AES/addroundkey.v" Line 1. Module addroundkey doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/feistel_encrypt/feistel_encrypt.v" Line 1. Module feistel_encrypt_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/F/F.v" Line 1. Module F doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/AES/subbytes.v" Line 1. Module subbytes doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/AES/shiftrows.v" Line 1. Module shiftrows doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/AES/mixcolumns.v" Line 1. Module mixcolumns doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/AES/addroundkey.v" Line 1. Module addroundkey doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/F/F.v" Line 1. Module F doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/AES/subbytes.v" Line 1. Module subbytes doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/AES/shiftrows.v" Line 1. Module shiftrows doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/AES/mixcolumns.v" Line 1. Module mixcolumns doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/AES/addroundkey.v" Line 1. Module addroundkey doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/F/F.v" Line 1. Module F doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/AES/subbytes.v" Line 1. Module subbytes doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/AES/shiftrows.v" Line 1. Module shiftrows doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/AES/mixcolumns.v" Line 1. Module mixcolumns doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/AES/addroundkey.v" Line 1. Module addroundkey doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/F/F.v" Line 1. Module F doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/AES/subbytes.v" Line 1. Module subbytes doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/AES/shiftrows.v" Line 1. Module shiftrows doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/AES/mixcolumns.v" Line 1. Module mixcolumns doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/AES/addroundkey.v" Line 1. Module addroundkey doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/F/F.v" Line 1. Module F doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/AES/subbytes.v" Line 1. Module subbytes doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/AES/shiftrows.v" Line 1. Module shiftrows doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/AES/mixcolumns.v" Line 1. Module mixcolumns doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/AES/addroundkey.v" Line 1. Module addroundkey doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.subbytes
Compiling module xil_defaultlib.shiftrows
Compiling module xil_defaultlib.mixcolumns
Compiling module xil_defaultlib.addroundkey
Compiling module xil_defaultlib.F
Compiling module xil_defaultlib.feistel_encrypt_default
Compiling module xil_defaultlib.feistel_encrypt_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot feistel_encrypt_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/vivado/Chaos_Based_Symmetric_Image_Encryption/Chaos_Based_Symmetric_Image_Encryption.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "feistel_encrypt_tb_behav -key {Behavioral:sim_1:Functional:feistel_encrypt_tb} -tclbatch {feistel_encrypt_tb.tcl} -view {/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/vivado/Chaos_Based_Symmetric_Image_Encryption/sigma_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config /home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/vivado/Chaos_Based_Symmetric_Image_Encryption/sigma_tb_behav.wcfg
source feistel_encrypt_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000000ns
=== Apply block 1 ===
Ciphertext = f970c16625f5c7235f0c54e5d654166ca1b9d4a126a253d7542db37a8dc27be9
$finish called at time : 645 ns : File "/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/feistel_encrypt/feistel_encrypt_tb.v" Line 136
INFO: [USF-XSim-96] XSim completed. Design snapshot 'feistel_encrypt_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 8251.953 ; gain = 12.996 ; free physical = 426 ; free virtual = 3602
set_property top CTR_feistel_decrypt_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/feistel_encrypt/feistel_encrypt_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/feistel_encrypt/feistel_encrypt.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/top/top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/feistel_encrypt/feistel_encrypt_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/feistel_encrypt/feistel_encrypt.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/top/top.v:]
update_compile_order -fileset sim_1
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/feistel_encrypt/feistel_encrypt_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/feistel_encrypt/feistel_encrypt.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/top/top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/feistel_encrypt/feistel_encrypt_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/feistel_encrypt/feistel_encrypt.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/top/top.v:]
set_property top feistel_enc_dec_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/CTR_mode_feistel_encrypt/CTR_mode_feistel_decrypt.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/feistel_encrypt/feistel_encrypt_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/feistel_encrypt/feistel_encrypt.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/top/top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/CTR_mode_feistel_encrypt/CTR_mode_feistel_decrypt.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/feistel_encrypt/feistel_encrypt_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/feistel_encrypt/feistel_encrypt.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/top/top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/CTR_mode_feistel_encrypt/CTR_mode_feistel_decrypt.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/feistel_encrypt/feistel_encrypt_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/feistel_encrypt/feistel_encrypt.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/top/top.v:]
update_compile_order -fileset sim_1
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/CTR_mode_feistel_encrypt/CTR_mode_feistel_decrypt.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/feistel_encrypt/feistel_encrypt_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/feistel_decrypt/feistel_decrypt_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/feistel_encrypt/feistel_encrypt.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/top/top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/feistel_encrypt/feistel_encrypt_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/feistel_decrypt/feistel_decrypt_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/feistel_encrypt/feistel_encrypt.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/top/top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/feistel_encrypt/feistel_encrypt_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/feistel_decrypt/feistel_decrypt_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/feistel_encrypt/feistel_encrypt.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/top/top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/feistel_encrypt/feistel_encrypt_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/feistel_decrypt/feistel_decrypt_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/feistel_encrypt/feistel_encrypt.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/top/top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/feistel_encrypt/feistel_encrypt_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/feistel_decrypt/feistel_decrypt_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/feistel_encrypt/feistel_encrypt.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/top/top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/feistel_encrypt/feistel_encrypt_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/feistel_decrypt/feistel_decrypt.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/feistel_decrypt/feistel_decrypt_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/feistel_encrypt/feistel_encrypt.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/top/top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/feistel_encrypt/feistel_encrypt_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/feistel_decrypt/feistel_decrypt.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/feistel_decrypt/feistel_decrypt_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/feistel_encrypt/feistel_encrypt.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/top/top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/feistel_encrypt/feistel_encrypt_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/feistel_decrypt/feistel_decrypt.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/feistel_decrypt/feistel_decrypt_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/feistel_encrypt/feistel_encrypt.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/top/top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/feistel_encrypt/feistel_encrypt_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/feistel_decrypt/feistel_decrypt.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/feistel_decrypt/feistel_decrypt_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/feistel_encrypt/feistel_encrypt.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/top/top.v:]
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'feistel_enc_dec_tb'
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/vivado/Chaos_Based_Symmetric_Image_Encryption/Chaos_Based_Symmetric_Image_Encryption.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/tools/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/tools/Xilinx/Vivado/2023.2/data/xsim/xsim.ini' copied to run dir:'/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/vivado/Chaos_Based_Symmetric_Image_Encryption/Chaos_Based_Symmetric_Image_Encryption.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'feistel_enc_dec_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/vivado/Chaos_Based_Symmetric_Image_Encryption/Chaos_Based_Symmetric_Image_Encryption.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj feistel_enc_dec_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/F/F.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module F
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/AES/addroundkey.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module addroundkey
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/feistel_decrypt/feistel_decrypt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module feistel_decrypt
ERROR: [VRFC 10-1280] procedural assignment to a non-register ciphertext is not permitted, left-hand side should be reg/integer/time/genvar [/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/feistel_decrypt/feistel_decrypt.v:121]
ERROR: [VRFC 10-8530] module 'feistel_decrypt' is ignored due to previous errors [/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/feistel_decrypt/feistel_decrypt.v:1]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/vivado/Chaos_Based_Symmetric_Image_Encryption/Chaos_Based_Symmetric_Image_Encryption.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or '/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/vivado/Chaos_Based_Symmetric_Image_Encryption/Chaos_Based_Symmetric_Image_Encryption.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'feistel_enc_dec_tb'
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/vivado/Chaos_Based_Symmetric_Image_Encryption/Chaos_Based_Symmetric_Image_Encryption.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/tools/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/tools/Xilinx/Vivado/2023.2/data/xsim/xsim.ini' copied to run dir:'/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/vivado/Chaos_Based_Symmetric_Image_Encryption/Chaos_Based_Symmetric_Image_Encryption.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'feistel_enc_dec_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/vivado/Chaos_Based_Symmetric_Image_Encryption/Chaos_Based_Symmetric_Image_Encryption.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj feistel_enc_dec_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/F/F.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module F
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/AES/addroundkey.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module addroundkey
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/feistel_decrypt/feistel_decrypt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module feistel_decrypt
ERROR: [VRFC 10-1280] procedural assignment to a non-register ciphertext is not permitted, left-hand side should be reg/integer/time/genvar [/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/feistel_decrypt/feistel_decrypt.v:121]
ERROR: [VRFC 10-8530] module 'feistel_decrypt' is ignored due to previous errors [/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/feistel_decrypt/feistel_decrypt.v:1]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/vivado/Chaos_Based_Symmetric_Image_Encryption/Chaos_Based_Symmetric_Image_Encryption.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or '/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/vivado/Chaos_Based_Symmetric_Image_Encryption/Chaos_Based_Symmetric_Image_Encryption.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/feistel_encrypt/feistel_encrypt_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/feistel_decrypt/feistel_decrypt.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/feistel_decrypt/feistel_decrypt_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/feistel_encrypt/feistel_encrypt.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/top/top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/feistel_encrypt/feistel_encrypt_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/feistel_decrypt/feistel_decrypt.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/feistel_decrypt/feistel_decrypt_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/feistel_encrypt/feistel_encrypt.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/top/top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/feistel_encrypt/feistel_encrypt_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/feistel_decrypt/feistel_decrypt.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/feistel_decrypt/feistel_decrypt_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/feistel_encrypt/feistel_encrypt.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/top/top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/feistel_encrypt/feistel_encrypt_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/feistel_decrypt/feistel_decrypt.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/feistel_decrypt/feistel_decrypt_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/feistel_encrypt/feistel_encrypt.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/top/top.v:]
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'feistel_enc_dec_tb'
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/vivado/Chaos_Based_Symmetric_Image_Encryption/Chaos_Based_Symmetric_Image_Encryption.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/tools/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/tools/Xilinx/Vivado/2023.2/data/xsim/xsim.ini' copied to run dir:'/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/vivado/Chaos_Based_Symmetric_Image_Encryption/Chaos_Based_Symmetric_Image_Encryption.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'feistel_enc_dec_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/vivado/Chaos_Based_Symmetric_Image_Encryption/Chaos_Based_Symmetric_Image_Encryption.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj feistel_enc_dec_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/F/F.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module F
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/AES/addroundkey.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module addroundkey
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/feistel_decrypt/feistel_decrypt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module feistel_decrypt
ERROR: [VRFC 10-1280] procedural assignment to a non-register ciphertext is not permitted, left-hand side should be reg/integer/time/genvar [/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/feistel_decrypt/feistel_decrypt.v:119]
ERROR: [VRFC 10-1280] procedural assignment to a non-register ciphertext is not permitted, left-hand side should be reg/integer/time/genvar [/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/feistel_decrypt/feistel_decrypt.v:122]
ERROR: [VRFC 10-8530] module 'feistel_decrypt' is ignored due to previous errors [/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/feistel_decrypt/feistel_decrypt.v:1]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/vivado/Chaos_Based_Symmetric_Image_Encryption/Chaos_Based_Symmetric_Image_Encryption.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or '/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/vivado/Chaos_Based_Symmetric_Image_Encryption/Chaos_Based_Symmetric_Image_Encryption.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/feistel_encrypt/feistel_encrypt_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/feistel_decrypt/feistel_decrypt.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/feistel_decrypt/feistel_decrypt_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/feistel_encrypt/feistel_encrypt.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/top/top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/feistel_encrypt/feistel_encrypt_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/feistel_decrypt/feistel_decrypt.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/feistel_decrypt/feistel_decrypt_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/feistel_encrypt/feistel_encrypt.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/top/top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/feistel_encrypt/feistel_encrypt_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/feistel_decrypt/feistel_decrypt.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/feistel_decrypt/feistel_decrypt_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/feistel_encrypt/feistel_encrypt.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/top/top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/feistel_encrypt/feistel_encrypt_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/feistel_decrypt/feistel_decrypt.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/feistel_decrypt/feistel_decrypt_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/feistel_encrypt/feistel_encrypt.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/top/top.v:]
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'feistel_enc_dec_tb'
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/vivado/Chaos_Based_Symmetric_Image_Encryption/Chaos_Based_Symmetric_Image_Encryption.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/tools/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/tools/Xilinx/Vivado/2023.2/data/xsim/xsim.ini' copied to run dir:'/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/vivado/Chaos_Based_Symmetric_Image_Encryption/Chaos_Based_Symmetric_Image_Encryption.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'feistel_enc_dec_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/vivado/Chaos_Based_Symmetric_Image_Encryption/Chaos_Based_Symmetric_Image_Encryption.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj feistel_enc_dec_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/F/F.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module F
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/AES/addroundkey.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module addroundkey
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/feistel_decrypt/feistel_decrypt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module feistel_decrypt
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/feistel_encrypt/feistel_encrypt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module feistel_encrypt
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/AES/mixcolumns.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mixcolumns
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/AES/shiftrows.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shiftrows
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/AES/subbytes.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subbytes
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/feistel_decrypt/feistel_decrypt_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module feistel_enc_dec_tb
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/vivado/Chaos_Based_Symmetric_Image_Encryption/Chaos_Based_Symmetric_Image_Encryption.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot feistel_enc_dec_tb_behav xil_defaultlib.feistel_enc_dec_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2023.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot feistel_enc_dec_tb_behav xil_defaultlib.feistel_enc_dec_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/vivado/Chaos_Based_Symmetric_Image_Encryption/Chaos_Based_Symmetric_Image_Encryption.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/vivado/Chaos_Based_Symmetric_Image_Encryption/Chaos_Based_Symmetric_Image_Encryption.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.subbytes
Compiling module xil_defaultlib.shiftrows
Compiling module xil_defaultlib.mixcolumns
Compiling module xil_defaultlib.addroundkey
Compiling module xil_defaultlib.F
Compiling module xil_defaultlib.feistel_encrypt_default
Compiling module xil_defaultlib.feistel_decrypt_default
Compiling module xil_defaultlib.feistel_enc_dec_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot feistel_enc_dec_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/vivado/Chaos_Based_Symmetric_Image_Encryption/Chaos_Based_Symmetric_Image_Encryption.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "feistel_enc_dec_tb_behav -key {Behavioral:sim_1:Functional:feistel_enc_dec_tb} -tclbatch {feistel_enc_dec_tb.tcl} -view {/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/vivado/Chaos_Based_Symmetric_Image_Encryption/sigma_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config /home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/vivado/Chaos_Based_Symmetric_Image_Encryption/sigma_tb_behav.wcfg
WARNING: Simulation object /feistel_encrypt_tb/clk was not found in the design.
WARNING: Simulation object /feistel_encrypt_tb/reset_n was not found in the design.
WARNING: Simulation object /feistel_encrypt_tb/tvalid was not found in the design.
WARNING: Simulation object /feistel_encrypt_tb/plaintext was not found in the design.
WARNING: Simulation object /feistel_encrypt_tb/dut/key_valid was not found in the design.
WARNING: Simulation object /feistel_encrypt_tb/valid was not found in the design.
WARNING: Simulation object /feistel_encrypt_tb/ciphertext was not found in the design.
source feistel_enc_dec_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000000ns
Block 0: PASS
Block 1: PASS
Block 2: PASS
$finish called at time : 1035 ns : File "/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/feistel_decrypt/feistel_decrypt_tb.v" Line 148
INFO: [USF-XSim-96] XSim completed. Design snapshot 'feistel_enc_dec_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 8468.781 ; gain = 23.805 ; free physical = 227 ; free virtual = 3179
save_wave_config {/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/vivado/Chaos_Based_Symmetric_Image_Encryption/sigma_tb_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'feistel_enc_dec_tb'
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/vivado/Chaos_Based_Symmetric_Image_Encryption/Chaos_Based_Symmetric_Image_Encryption.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/tools/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/tools/Xilinx/Vivado/2023.2/data/xsim/xsim.ini' copied to run dir:'/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/vivado/Chaos_Based_Symmetric_Image_Encryption/Chaos_Based_Symmetric_Image_Encryption.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'feistel_enc_dec_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/vivado/Chaos_Based_Symmetric_Image_Encryption/Chaos_Based_Symmetric_Image_Encryption.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj feistel_enc_dec_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/F/F.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module F
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/AES/addroundkey.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module addroundkey
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/feistel_decrypt/feistel_decrypt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module feistel_decrypt
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/feistel_encrypt/feistel_encrypt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module feistel_encrypt
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/AES/mixcolumns.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mixcolumns
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/AES/shiftrows.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shiftrows
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/AES/subbytes.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subbytes
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/feistel_decrypt/feistel_decrypt_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module feistel_enc_dec_tb
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/vivado/Chaos_Based_Symmetric_Image_Encryption/Chaos_Based_Symmetric_Image_Encryption.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot feistel_enc_dec_tb_behav xil_defaultlib.feistel_enc_dec_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2023.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot feistel_enc_dec_tb_behav xil_defaultlib.feistel_enc_dec_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/vivado/Chaos_Based_Symmetric_Image_Encryption/Chaos_Based_Symmetric_Image_Encryption.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/vivado/Chaos_Based_Symmetric_Image_Encryption/Chaos_Based_Symmetric_Image_Encryption.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.subbytes
Compiling module xil_defaultlib.shiftrows
Compiling module xil_defaultlib.mixcolumns
Compiling module xil_defaultlib.addroundkey
Compiling module xil_defaultlib.F
Compiling module xil_defaultlib.feistel_encrypt_default
Compiling module xil_defaultlib.feistel_decrypt_default
Compiling module xil_defaultlib.feistel_enc_dec_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot feistel_enc_dec_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/vivado/Chaos_Based_Symmetric_Image_Encryption/Chaos_Based_Symmetric_Image_Encryption.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "feistel_enc_dec_tb_behav -key {Behavioral:sim_1:Functional:feistel_enc_dec_tb} -tclbatch {feistel_enc_dec_tb.tcl} -view {/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/vivado/Chaos_Based_Symmetric_Image_Encryption/sigma_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config /home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/vivado/Chaos_Based_Symmetric_Image_Encryption/sigma_tb_behav.wcfg
source feistel_enc_dec_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000000ns
Block 0: PASS
Block 1: PASS
Block 2: PASS
$finish called at time : 1035 ns : File "/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/feistel_decrypt/feistel_decrypt_tb.v" Line 148
INFO: [USF-XSim-96] XSim completed. Design snapshot 'feistel_enc_dec_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 8468.781 ; gain = 0.000 ; free physical = 426 ; free virtual = 3339
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/feistel_encrypt/feistel_encrypt_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/feistel_decrypt/feistel_decrypt.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/feistel_decrypt/feistel_decrypt_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/feistel_encrypt/feistel_encrypt.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/top/top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/feistel_encrypt/feistel_encrypt_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/feistel_decrypt/feistel_decrypt.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/feistel_decrypt/feistel_decrypt_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/feistel_encrypt/feistel_encrypt.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/top/top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/feistel_encrypt/feistel_encrypt_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/feistel_decrypt/feistel_decrypt.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/feistel_decrypt/feistel_decrypt_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/feistel_encrypt/feistel_encrypt.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/top/top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/feistel_encrypt/feistel_encrypt_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/feistel_decrypt/feistel_decrypt.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/feistel_decrypt/feistel_decrypt_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/feistel_encrypt/feistel_encrypt.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/top/top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/feistel_encrypt/feistel_encrypt_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/feistel_decrypt/feistel_decrypt.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/feistel_decrypt/feistel_decrypt_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/feistel_encrypt/feistel_encrypt.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/top/top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/feistel_encrypt/feistel_encrypt_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/feistel_decrypt/feistel_decrypt.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/feistel_decrypt/feistel_decrypt_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/feistel_encrypt/feistel_encrypt.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/top/top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/feistel_encrypt/feistel_encrypt_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/feistel_decrypt/feistel_decrypt.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/feistel_decrypt/feistel_decrypt_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/feistel_encrypt/feistel_encrypt.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/top/top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/feistel_encrypt/feistel_encrypt_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/feistel_decrypt/feistel_decrypt.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/feistel_decrypt/feistel_decrypt_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/feistel_encrypt/feistel_encrypt.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/top/top.v:]
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'feistel_enc_dec_tb'
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/vivado/Chaos_Based_Symmetric_Image_Encryption/Chaos_Based_Symmetric_Image_Encryption.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/tools/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/tools/Xilinx/Vivado/2023.2/data/xsim/xsim.ini' copied to run dir:'/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/vivado/Chaos_Based_Symmetric_Image_Encryption/Chaos_Based_Symmetric_Image_Encryption.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'feistel_enc_dec_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/vivado/Chaos_Based_Symmetric_Image_Encryption/Chaos_Based_Symmetric_Image_Encryption.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj feistel_enc_dec_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/F/F.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module F
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/AES/addroundkey.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module addroundkey
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/feistel_decrypt/feistel_decrypt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module feistel_decrypt
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/feistel_encrypt/feistel_encrypt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module feistel_encrypt
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/AES/mixcolumns.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mixcolumns
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/AES/shiftrows.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shiftrows
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/AES/subbytes.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subbytes
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/feistel_decrypt/feistel_decrypt_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module feistel_enc_dec_tb
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/vivado/Chaos_Based_Symmetric_Image_Encryption/Chaos_Based_Symmetric_Image_Encryption.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot feistel_enc_dec_tb_behav xil_defaultlib.feistel_enc_dec_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2023.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot feistel_enc_dec_tb_behav xil_defaultlib.feistel_enc_dec_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/vivado/Chaos_Based_Symmetric_Image_Encryption/Chaos_Based_Symmetric_Image_Encryption.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/vivado/Chaos_Based_Symmetric_Image_Encryption/Chaos_Based_Symmetric_Image_Encryption.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.subbytes
Compiling module xil_defaultlib.shiftrows
Compiling module xil_defaultlib.mixcolumns
Compiling module xil_defaultlib.addroundkey
Compiling module xil_defaultlib.F
Compiling module xil_defaultlib.feistel_encrypt_default
Compiling module xil_defaultlib.feistel_decrypt_default
Compiling module xil_defaultlib.feistel_enc_dec_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot feistel_enc_dec_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/vivado/Chaos_Based_Symmetric_Image_Encryption/Chaos_Based_Symmetric_Image_Encryption.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "feistel_enc_dec_tb_behav -key {Behavioral:sim_1:Functional:feistel_enc_dec_tb} -tclbatch {feistel_enc_dec_tb.tcl} -view {/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/vivado/Chaos_Based_Symmetric_Image_Encryption/sigma_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config /home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/vivado/Chaos_Based_Symmetric_Image_Encryption/sigma_tb_behav.wcfg
source feistel_enc_dec_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000000ns
Block 0: PASS
Block 1: PASS
Block 2: PASS
$finish called at time : 1035 ns : File "/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/feistel_decrypt/feistel_decrypt_tb.v" Line 148
INFO: [USF-XSim-96] XSim completed. Design snapshot 'feistel_enc_dec_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 8530.801 ; gain = 0.000 ; free physical = 336 ; free virtual = 3299
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/feistel_encrypt/feistel_encrypt_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/feistel_decrypt/feistel_decrypt.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/feistel_decrypt/feistel_decrypt_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/feistel_encrypt/feistel_encrypt.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/top/top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/feistel_encrypt/feistel_encrypt_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/feistel_decrypt/feistel_decrypt.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/feistel_decrypt/feistel_decrypt_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/feistel_encrypt/feistel_encrypt.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/top/top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/feistel_encrypt/feistel_encrypt_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/feistel_decrypt/feistel_decrypt.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/feistel_decrypt/feistel_decrypt_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/feistel_encrypt/feistel_encrypt.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/top/top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/feistel_encrypt/feistel_encrypt_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/feistel_decrypt/feistel_decrypt.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/feistel_decrypt/feistel_decrypt_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/feistel_encrypt/feistel_encrypt.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/top/top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/feistel_decrypt/feistel_decrypt.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/feistel_decrypt/feistel_decrypt_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/CTR_mode_feistel_encrypt/CTR_mode_feistel_encrypt.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/feistel_encrypt/feistel_encrypt.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/top/top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/feistel_decrypt/feistel_decrypt.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/feistel_decrypt/feistel_decrypt_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/CTR_mode_feistel_encrypt/CTR_mode_feistel_encrypt.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/feistel_encrypt/feistel_encrypt.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/top/top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/feistel_decrypt/feistel_decrypt.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/feistel_decrypt/feistel_decrypt_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/CTR_mode_feistel_encrypt/CTR_mode_feistel_encrypt.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/feistel_encrypt/feistel_encrypt.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/top/top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/feistel_decrypt/feistel_decrypt.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/feistel_decrypt/feistel_decrypt_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/CTR_mode_feistel_encrypt/CTR_mode_feistel_encrypt.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/feistel_encrypt/feistel_encrypt.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/top/top.v:]
set_property top top_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/feistel_decrypt/feistel_decrypt.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/feistel_decrypt/feistel_decrypt_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/CTR_mode_feistel_encrypt/CTR_mode_feistel_encrypt.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/feistel_encrypt/feistel_encrypt.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/top/top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/feistel_decrypt/feistel_decrypt.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/feistel_decrypt/feistel_decrypt_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/CTR_mode_feistel_encrypt/CTR_mode_feistel_encrypt.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/feistel_encrypt/feistel_encrypt.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/top/top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/feistel_decrypt/feistel_decrypt.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/feistel_decrypt/feistel_decrypt_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/CTR_mode_feistel_encrypt/CTR_mode_feistel_encrypt.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/feistel_encrypt/feistel_encrypt.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/top/top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/feistel_decrypt/feistel_decrypt.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/feistel_decrypt/feistel_decrypt_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/CTR_mode_feistel_encrypt/CTR_mode_feistel_encrypt.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/feistel_encrypt/feistel_encrypt.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/top/top.v:]
update_compile_order -fileset sim_1
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/feistel_decrypt/feistel_decrypt.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/feistel_decrypt/feistel_decrypt_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/CTR_mode_feistel_encrypt/CTR_mode_feistel_encrypt.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/feistel_encrypt/feistel_encrypt.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/top/top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/feistel_decrypt/feistel_decrypt.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/feistel_decrypt/feistel_decrypt_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/CTR_mode_feistel_encrypt/CTR_mode_feistel_encrypt.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/feistel_encrypt/feistel_encrypt.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/top/top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/feistel_decrypt/feistel_decrypt.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/feistel_decrypt/feistel_decrypt_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/CTR_mode_feistel_encrypt/CTR_mode_feistel_encrypt.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/feistel_encrypt/feistel_encrypt.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/top/top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/feistel_decrypt/feistel_decrypt.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/feistel_decrypt/feistel_decrypt_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/CTR_mode_feistel_encrypt/CTR_mode_feistel_encrypt.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/feistel_encrypt/feistel_encrypt.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/top/top.v:]
current_sim simulation_3
close_sim
INFO: xsimkernel Simulation Memory Usage: 158804 KB (Peak: 209168 KB), Simulation CPU Usage: 291910 ms
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'top_tb'
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/vivado/Chaos_Based_Symmetric_Image_Encryption/Chaos_Based_Symmetric_Image_Encryption.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/tools/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/tools/Xilinx/Vivado/2023.2/data/xsim/xsim.ini' copied to run dir:'/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/vivado/Chaos_Based_Symmetric_Image_Encryption/Chaos_Based_Symmetric_Image_Encryption.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/vivado/Chaos_Based_Symmetric_Image_Encryption/Chaos_Based_Symmetric_Image_Encryption.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj top_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/vivado/Chaos_Based_Symmetric_Image_Encryption/Chaos_Based_Symmetric_Image_Encryption.gen/sources_1/ip/floating_point_add/sim/floating_point_add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module floating_point_add
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/vivado/Chaos_Based_Symmetric_Image_Encryption/Chaos_Based_Symmetric_Image_Encryption.gen/sources_1/ip/floating_point_mul/sim/floating_point_mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module floating_point_mul
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/vivado/Chaos_Based_Symmetric_Image_Encryption/Chaos_Based_Symmetric_Image_Encryption.gen/sources_1/ip/floating_point_div/sim/floating_point_div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module floating_point_div
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/vivado/Chaos_Based_Symmetric_Image_Encryption/Chaos_Based_Symmetric_Image_Encryption.gen/sources_1/ip/floating_point_sqrt/sim/floating_point_sqrt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module floating_point_sqrt
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/CTR_mode_feistel_encrypt/CTR_mode_feistel_decrypt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CTR_feistel_decrypt
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/CTR_mode_feistel_encrypt/CTR_mode_feistel_encrypt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CTR_feistel_encrypt
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/F/F.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module F
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/PRNG/PRNG.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PRNG
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/AES/addroundkey.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module addroundkey
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/affine_transform/affine_transform.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module affine_transform
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/extractor/extractor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module extractor
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/feistel_encrypt/feistel_encrypt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module feistel_encrypt
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/key_gen/key_generator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module key_generator
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/key_schedule_5r/key_schedule_5r.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module key_schedule_5r
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/AES/mixcolumns.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mixcolumns
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/mixer/mixer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mixer
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/sawtooth/sawtooth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sawtooth
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/sbox/sbox.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sbox
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/sbox_generator/sbox_generator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sbox_generator
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/AES/shiftrows.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shiftrows
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/sigma/sigma.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sigma
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/AES/subbytes.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subbytes
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/top/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/top/top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_tb
xvhdl --incr --relax -prj top_tb_vhdl.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/vivado/Chaos_Based_Symmetric_Image_Encryption/Chaos_Based_Symmetric_Image_Encryption.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L xbip_utils_v3_0_11 -L axi_utils_v2_0_7 -L xbip_pipe_v3_0_7 -L xbip_dsp48_wrapper_v3_0_5 -L xbip_dsp48_addsub_v3_0_7 -L xbip_dsp48_multadd_v3_0_7 -L xbip_bram18k_v3_0_7 -L mult_gen_v12_0_19 -L floating_point_v7_1_16 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2023.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L xbip_utils_v3_0_11 -L axi_utils_v2_0_7 -L xbip_pipe_v3_0_7 -L xbip_dsp48_wrapper_v3_0_5 -L xbip_dsp48_addsub_v3_0_7 -L xbip_dsp48_multadd_v3_0_7 -L xbip_bram18k_v3_0_7 -L mult_gen_v12_0_19 -L floating_point_v7_1_16 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-2861] module 'top' does not have a parameter named BIT_WIDTH [/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/top/top_tb.v:17]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package floating_point_v7_1_16.floating_point_v7_1_16_viv_comp
Compiling package ieee.numeric_std
Compiling package xbip_utils_v3_0_11.xbip_utils_v3_0_11_pkg
Compiling package axi_utils_v2_0_7.axi_utils_v2_0_7_pkg
Compiling package floating_point_v7_1_16.floating_point_v7_1_16_consts
Compiling package ieee.math_real
Compiling package floating_point_v7_1_16.floating_point_v7_1_16_exp_table...
Compiling package mult_gen_v12_0_19.mult_gen_v12_0_19_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package floating_point_v7_1_16.floating_point_v7_1_16_pkg
Compiling package floating_point_v7_1_16.flt_utils
Compiling package xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv_comp
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(width=7,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_16.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_16.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fde_v of entity unisim.FDE [fde_default]
Compiling architecture struct of entity floating_point_v7_1_16.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(width=24,length=2,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(width=16)\]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_16.delay [delay_default]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(length=2)\]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(mask="11111111000000000...]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(width=4,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(width=48,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(width=24,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(width=16,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_16.dsp48e1_wrapper [\dsp48e1_wrapper(c_part="xck26-s...]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(length=3)\]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(width=13,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(width=27,length=0)\]
Compiling architecture synth of entity floating_point_v7_1_16.align_add_dsp48e1_sgl [\align_add_dsp48e1_sgl(c_xdevice...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000001111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(width=27)\]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(width=5)\]
Compiling architecture rtl of entity floating_point_v7_1_16.lead_zero_encode_shift [\lead_zero_encode_shift(ab_fw=24...]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(width=4)\]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(width=3)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111110010101001011...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00010001010111110000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11101110101000001111...]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(width=2,length=2)\]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=2,adreg=0,areg...]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(width=25,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_16.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=24,c_wi...]
Compiling architecture rtl of entity floating_point_v7_1_16.norm_and_round_dsp48e1_sgl [\norm_and_round_dsp48e1_sgl(c_mu...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10011001100110011001...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111000000001111...]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(width=9,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_16.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(width=9)\]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(width=9,length=5)\]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(width=10)\]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(width=4,fast_input=true)\]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(width=8,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_16.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_16.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(fast_input=true)\]
Compiling architecture rtl of entity floating_point_v7_1_16.special_detect [\special_detect(c_xdevicefamily=...]
Compiling architecture struct of entity floating_point_v7_1_16.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_16.compare_gt [\compare_gt(c_xdevicefamily="zyn...]
Compiling architecture synth of entity floating_point_v7_1_16.compare [\compare(c_xdevicefamily="zynqup...]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(width=8)\]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(width=2,length=8,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(length=9,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(length=8,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(length=3,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(width=2,length=0,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(width=12)\]
Compiling architecture rtl of entity floating_point_v7_1_16.flt_add_exp_sp [\flt_add_exp_sp(c_xdevicefamily=...]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(width=23)\]
Compiling architecture synth of entity floating_point_v7_1_16.flt_dec_op [\flt_dec_op(c_xdevicefamily="zyn...]
Compiling architecture rtl of entity floating_point_v7_1_16.flt_add_dsp [\flt_add_dsp(c_xdevicefamily="zy...]
Compiling architecture rtl of entity floating_point_v7_1_16.flt_add [\flt_add(c_xdevicefamily="zynqup...]
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(width=32,length=0)\]
Compiling architecture xilinx of entity floating_point_v7_1_16.floating_point_v7_1_16_viv [\floating_point_v7_1_16_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_16.floating_point_v7_1_16 [\floating_point_v7_1_16(c_xdevic...]
Compiling module xil_defaultlib.floating_point_add
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(adreg=0,alumodereg=0,ca...]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(width=17,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_16.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=24,b_wi...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(adreg=0,alumodereg=0,a_...]
Compiling architecture rtl of entity floating_point_v7_1_16.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=24,b_wi...]
Compiling architecture struct of entity floating_point_v7_1_16.fix_mult_dsp48e1_sgl [\fix_mult_dsp48e1_sgl(registers=...]
Compiling architecture rtl of entity floating_point_v7_1_16.fix_mult [\fix_mult(c_xdevicefamily="zynqu...]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(width=7)\]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(width=8,fast_input=true)\]
Compiling architecture struct of entity floating_point_v7_1_16.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(width=2,length=3,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(length=4,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(width=4,length=3,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(width=8,length=2)\]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(width=3,length=0,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(length=0,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(width=14)\]
Compiling architecture rtl of entity floating_point_v7_1_16.flt_mult_exp [\flt_mult_exp(c_xdevicefamily="z...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(width=30,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(width=18,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_16.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=30,b_wi...]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(width=25)\]
Compiling architecture struct of entity floating_point_v7_1_16.flt_round_dsp_opt_full [\flt_round_dsp_opt_full(c_xdevic...]
Compiling architecture rtl of entity floating_point_v7_1_16.flt_mult_round [\flt_mult_round(c_xdevicefamily=...]
Compiling architecture synth of entity floating_point_v7_1_16.flt_dec_op_lat [\flt_dec_op_lat(c_xdevicefamily=...]
Compiling architecture rtl of entity floating_point_v7_1_16.flt_mult [\flt_mult(c_xdevicefamily="zynqu...]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_latency=...]
Compiling architecture xilinx of entity floating_point_v7_1_16.floating_point_v7_1_16_viv [\floating_point_v7_1_16_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_16.floating_point_v7_1_16 [\floating_point_v7_1_16(c_xdevic...]
Compiling module xil_defaultlib.floating_point_mul
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(width=26)\]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(width=5,fast_input=true)\]
Compiling architecture struct of entity floating_point_v7_1_16.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_16.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(width=2)\]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(width=24)\]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(width=5,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(width=6,fast_input=true)\]
Compiling architecture struct of entity floating_point_v7_1_16.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_16.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(width=22)\]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(width=6,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(width=7,fast_input=true)\]
Compiling architecture struct of entity floating_point_v7_1_16.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_16.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(width=20)\]
Compiling architecture struct of entity floating_point_v7_1_16.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_16.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(width=18)\]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(width=9,fast_input=true)\]
Compiling architecture struct of entity floating_point_v7_1_16.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_16.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(width=6)\]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(width=10,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_16.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_16.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(width=10,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(width=11,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_16.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_16.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(width=11,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(width=12,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_16.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_16.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(width=12,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(width=13,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_16.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_16.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(width=14,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_16.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_16.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(width=11)\]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(width=14,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(width=15,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_16.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_16.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(width=15,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(width=16,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_16.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_16.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(width=13)\]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(width=17,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_16.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_16.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(width=18,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_16.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_16.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(width=15)\]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(width=19,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_16.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_16.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(width=19,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(width=20,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_16.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_16.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(width=17)\]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(width=20,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(width=21,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_16.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_16.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(width=21,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(width=22,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_16.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_16.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(width=19)\]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(width=22,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(width=23,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_16.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_16.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(width=23,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(width=24,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_16.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_16.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(width=21)\]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(width=25,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_16.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_16.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(width=26,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_16.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_16.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(width=26,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(width=27,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_16.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_16.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(width=28,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_16.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_16.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(width=28,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(width=29,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_16.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_16.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity floating_point_v7_1_16.flt_sqrt_mant [\flt_sqrt_mant(c_xdevicefamily="...]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(width=8,length=27,fast_in...]
Compiling architecture rtl of entity floating_point_v7_1_16.special_detect [\special_detect(c_xdevicefamily=...]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(width=2,length=25,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(length=26,fast_input=true...]
Compiling architecture rtl of entity floating_point_v7_1_16.flt_sqrt_exp [\flt_sqrt_exp(c_xdevicefamily="n...]
Compiling architecture struct of entity floating_point_v7_1_16.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture struct of entity floating_point_v7_1_16.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(width=25,length=0,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(width=3,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(width=2,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_16.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture rtl of entity floating_point_v7_1_16.flt_round_bit [\flt_round_bit(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_16.renorm_and_round_logic [\renorm_and_round_logic(c_xdevic...]
Compiling architecture virtex of entity floating_point_v7_1_16.flt_sqrt [\flt_sqrt(c_xdevicefamily="zynqu...]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_latency=...]
Compiling architecture xilinx of entity floating_point_v7_1_16.floating_point_v7_1_16_viv [\floating_point_v7_1_16_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_16.floating_point_v7_1_16 [\floating_point_v7_1_16(c_xdevic...]
Compiling module xil_defaultlib.floating_point_sqrt
Compiling module xil_defaultlib.sigma_default
Compiling architecture synth of entity floating_point_v7_1_16.flt_div_mant_addsub [\flt_div_mant_addsub(c_xdevicefa...]
Compiling architecture virtex of entity floating_point_v7_1_16.flt_div_mant [\flt_div_mant(c_xdevicefamily="z...]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(width=10,length=2,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(length=25,fast_input=true...]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(width=2,length=2,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(length=2,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(width=8,length=24)\]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(length=24,fast_input=true...]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(width=3,length=23,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(width=4,length=24,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(length=23,fast_input=true...]
Compiling architecture rtl of entity floating_point_v7_1_16.flt_div_exp [\flt_div_exp(c_xdevicefamily="no...]
Compiling architecture struct of entity floating_point_v7_1_16.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture struct of entity floating_point_v7_1_16.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture struct of entity floating_point_v7_1_16.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture rtl of entity floating_point_v7_1_16.flt_round_bit [\flt_round_bit(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_16.renorm_and_round_logic [\renorm_and_round_logic(c_xdevic...]
Compiling architecture synth of entity floating_point_v7_1_16.flt_dec_op_lat [\flt_dec_op_lat(c_xdevicefamily=...]
Compiling architecture virtex of entity floating_point_v7_1_16.flt_div [\flt_div(c_xdevicefamily="zynqup...]
Compiling architecture xilinx of entity floating_point_v7_1_16.floating_point_v7_1_16_viv [\floating_point_v7_1_16_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_16.floating_point_v7_1_16 [\floating_point_v7_1_16(c_xdevic...]
Compiling module xil_defaultlib.floating_point_div
Compiling module xil_defaultlib.sawtooth
Compiling module xil_defaultlib.affine_transform_default
Compiling module xil_defaultlib.PRNG_default
Compiling module xil_defaultlib.extractor
Compiling module xil_defaultlib.mixer
Compiling module xil_defaultlib.sbox_generator
Compiling module xil_defaultlib.sbox
Compiling module xil_defaultlib.subbytes
Compiling module xil_defaultlib.key_generator
Compiling module xil_defaultlib.key_schedule_5r
Compiling module xil_defaultlib.shiftrows
Compiling module xil_defaultlib.mixcolumns
Compiling module xil_defaultlib.addroundkey
Compiling module xil_defaultlib.F
Compiling module xil_defaultlib.feistel_encrypt_default
Compiling module xil_defaultlib.CTR_feistel_encrypt_default
Compiling module xil_defaultlib.CTR_feistel_decrypt_default
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_tb_behav
execute_script: Time (s): cpu = 00:00:59 ; elapsed = 00:00:21 . Memory (MB): peak = 8576.809 ; gain = 0.000 ; free physical = 977 ; free virtual = 3213
INFO: [USF-XSim-69] 'elaborate' step finished in '22' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/vivado/Chaos_Based_Symmetric_Image_Encryption/Chaos_Based_Symmetric_Image_Encryption.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_tb_behav -key {Behavioral:sim_1:Functional:top_tb} -tclbatch {top_tb.tcl} -view {/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/vivado/Chaos_Based_Symmetric_Image_Encryption/sigma_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config /home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/vivado/Chaos_Based_Symmetric_Image_Encryption/sigma_tb_behav.wcfg
WARNING: Simulation object /feistel_enc_dec_tb/clk was not found in the design.
WARNING: Simulation object /feistel_enc_dec_tb/reset_n was not found in the design.
WARNING: Simulation object /feistel_enc_dec_tb/tvalid_enc was not found in the design.
WARNING: Simulation object /feistel_enc_dec_tb/plaintext_in was not found in the design.
WARNING: Simulation object /feistel_enc_dec_tb/valid_enc was not found in the design.
WARNING: Simulation object /feistel_enc_dec_tb/ciphertext_out was not found in the design.
WARNING: Simulation object /feistel_enc_dec_tb/valid_dec was not found in the design.
WARNING: Simulation object /feistel_enc_dec_tb/plaintext_out was not found in the design.
source top_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000000ns
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run: Time (s): cpu = 00:00:27 ; elapsed = 00:03:59 . Memory (MB): peak = 8576.809 ; gain = 0.000 ; free physical = 494 ; free virtual = 3044
INFO: [Common 17-344] 'run' was cancelled
INFO: [Common 17-344] 'source' was cancelled
xsim: Time (s): cpu = 00:00:28 ; elapsed = 00:04:01 . Memory (MB): peak = 8576.809 ; gain = 0.000 ; free physical = 494 ; free virtual = 3044
INFO: [Common 17-344] 'xsim' was cancelled
INFO: [Vivado 12-5357] 'simulate' step aborted
launch_simulation: Time (s): cpu = 00:01:31 ; elapsed = 00:04:27 . Memory (MB): peak = 8576.809 ; gain = 0.000 ; free physical = 494 ; free virtual = 3044
INFO: [Common 17-344] 'launch_simulation' was cancelled
save_wave_config {/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/vivado/Chaos_Based_Symmetric_Image_Encryption/sigma_tb_behav.wcfg}
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/feistel_decrypt/feistel_decrypt.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/feistel_decrypt/feistel_decrypt_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/CTR_mode_feistel_encrypt/CTR_mode_feistel_encrypt.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/feistel_encrypt/feistel_encrypt.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/top/top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/feistel_decrypt/feistel_decrypt.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/feistel_decrypt/feistel_decrypt_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/CTR_mode_feistel_encrypt/CTR_mode_feistel_encrypt.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/feistel_encrypt/feistel_encrypt.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/top/top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/feistel_decrypt/feistel_decrypt.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/feistel_decrypt/feistel_decrypt_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/CTR_mode_feistel_encrypt/CTR_mode_feistel_encrypt.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/feistel_encrypt/feistel_encrypt.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/top/top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/feistel_decrypt/feistel_decrypt.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/feistel_decrypt/feistel_decrypt_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/CTR_mode_feistel_encrypt/CTR_mode_feistel_encrypt.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/feistel_encrypt/feistel_encrypt.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/top/top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/feistel_decrypt/feistel_decrypt.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/feistel_decrypt/feistel_decrypt_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/CTR_mode_feistel_encrypt/CTR_mode_feistel_encrypt.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/feistel_encrypt/feistel_encrypt.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/top/top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/feistel_decrypt/feistel_decrypt.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/feistel_decrypt/feistel_decrypt_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/CTR_mode_feistel_encrypt/CTR_mode_feistel_encrypt.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/feistel_encrypt/feistel_encrypt.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/top/top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/feistel_decrypt/feistel_decrypt.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/feistel_decrypt/feistel_decrypt_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/CTR_mode_feistel_encrypt/CTR_mode_feistel_encrypt.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/feistel_encrypt/feistel_encrypt.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/top/top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/feistel_decrypt/feistel_decrypt.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/feistel_decrypt/feistel_decrypt_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/CTR_mode_feistel_encrypt/CTR_mode_feistel_encrypt.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/feistel_encrypt/feistel_encrypt.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/top/top.v:]
close_sim
INFO: xsimkernel Simulation Memory Usage: 158944 KB (Peak: 209164 KB), Simulation CPU Usage: 239410 ms
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'top_tb'
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/vivado/Chaos_Based_Symmetric_Image_Encryption/Chaos_Based_Symmetric_Image_Encryption.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/tools/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/tools/Xilinx/Vivado/2023.2/data/xsim/xsim.ini' copied to run dir:'/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/vivado/Chaos_Based_Symmetric_Image_Encryption/Chaos_Based_Symmetric_Image_Encryption.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/vivado/Chaos_Based_Symmetric_Image_Encryption/Chaos_Based_Symmetric_Image_Encryption.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj top_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/vivado/Chaos_Based_Symmetric_Image_Encryption/Chaos_Based_Symmetric_Image_Encryption.gen/sources_1/ip/floating_point_add/sim/floating_point_add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module floating_point_add
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/vivado/Chaos_Based_Symmetric_Image_Encryption/Chaos_Based_Symmetric_Image_Encryption.gen/sources_1/ip/floating_point_mul/sim/floating_point_mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module floating_point_mul
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/vivado/Chaos_Based_Symmetric_Image_Encryption/Chaos_Based_Symmetric_Image_Encryption.gen/sources_1/ip/floating_point_div/sim/floating_point_div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module floating_point_div
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/vivado/Chaos_Based_Symmetric_Image_Encryption/Chaos_Based_Symmetric_Image_Encryption.gen/sources_1/ip/floating_point_sqrt/sim/floating_point_sqrt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module floating_point_sqrt
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/CTR_mode_feistel_encrypt/CTR_mode_feistel_decrypt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CTR_feistel_decrypt
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/CTR_mode_feistel_encrypt/CTR_mode_feistel_encrypt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CTR_feistel_encrypt
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/F/F.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module F
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/PRNG/PRNG.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PRNG
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/AES/addroundkey.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module addroundkey
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/affine_transform/affine_transform.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module affine_transform
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/extractor/extractor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module extractor
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/feistel_encrypt/feistel_encrypt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module feistel_encrypt
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/key_gen/key_generator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module key_generator
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/key_schedule_5r/key_schedule_5r.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module key_schedule_5r
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/AES/mixcolumns.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mixcolumns
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/mixer/mixer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mixer
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/sawtooth/sawtooth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sawtooth
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/sbox/sbox.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sbox
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/sbox_generator/sbox_generator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sbox_generator
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/AES/shiftrows.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shiftrows
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/sigma/sigma.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sigma
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/AES/subbytes.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subbytes
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/top/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/top/top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_tb
xvhdl --incr --relax -prj top_tb_vhdl.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/vivado/Chaos_Based_Symmetric_Image_Encryption/Chaos_Based_Symmetric_Image_Encryption.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L xbip_utils_v3_0_11 -L axi_utils_v2_0_7 -L xbip_pipe_v3_0_7 -L xbip_dsp48_wrapper_v3_0_5 -L xbip_dsp48_addsub_v3_0_7 -L xbip_dsp48_multadd_v3_0_7 -L xbip_bram18k_v3_0_7 -L mult_gen_v12_0_19 -L floating_point_v7_1_16 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2023.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L xbip_utils_v3_0_11 -L axi_utils_v2_0_7 -L xbip_pipe_v3_0_7 -L xbip_dsp48_wrapper_v3_0_5 -L xbip_dsp48_addsub_v3_0_7 -L xbip_dsp48_multadd_v3_0_7 -L xbip_bram18k_v3_0_7 -L mult_gen_v12_0_19 -L floating_point_v7_1_16 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-2861] module 'top' does not have a parameter named BIT_WIDTH [/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/top/top_tb.v:17]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package floating_point_v7_1_16.floating_point_v7_1_16_viv_comp
Compiling package ieee.numeric_std
Compiling package xbip_utils_v3_0_11.xbip_utils_v3_0_11_pkg
Compiling package axi_utils_v2_0_7.axi_utils_v2_0_7_pkg
Compiling package floating_point_v7_1_16.floating_point_v7_1_16_consts
Compiling package ieee.math_real
Compiling package floating_point_v7_1_16.floating_point_v7_1_16_exp_table...
Compiling package mult_gen_v12_0_19.mult_gen_v12_0_19_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package floating_point_v7_1_16.floating_point_v7_1_16_pkg
Compiling package floating_point_v7_1_16.flt_utils
Compiling package xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv_comp
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(width=7,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_16.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_16.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fde_v of entity unisim.FDE [fde_default]
Compiling architecture struct of entity floating_point_v7_1_16.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(width=24,length=2,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(width=16)\]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_16.delay [delay_default]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(length=2)\]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(mask="11111111000000000...]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(width=4,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(width=48,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(width=24,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(width=16,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_16.dsp48e1_wrapper [\dsp48e1_wrapper(c_part="xck26-s...]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(length=3)\]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(width=13,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(width=27,length=0)\]
Compiling architecture synth of entity floating_point_v7_1_16.align_add_dsp48e1_sgl [\align_add_dsp48e1_sgl(c_xdevice...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000001111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(width=27)\]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(width=5)\]
Compiling architecture rtl of entity floating_point_v7_1_16.lead_zero_encode_shift [\lead_zero_encode_shift(ab_fw=24...]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(width=4)\]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(width=3)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111110010101001011...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00010001010111110000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11101110101000001111...]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(width=2,length=2)\]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=2,adreg=0,areg...]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(width=25,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_16.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=24,c_wi...]
Compiling architecture rtl of entity floating_point_v7_1_16.norm_and_round_dsp48e1_sgl [\norm_and_round_dsp48e1_sgl(c_mu...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10011001100110011001...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111000000001111...]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(width=9,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_16.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(width=9)\]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(width=9,length=5)\]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(width=10)\]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(width=4,fast_input=true)\]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(width=8,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_16.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_16.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(fast_input=true)\]
Compiling architecture rtl of entity floating_point_v7_1_16.special_detect [\special_detect(c_xdevicefamily=...]
Compiling architecture struct of entity floating_point_v7_1_16.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_16.compare_gt [\compare_gt(c_xdevicefamily="zyn...]
Compiling architecture synth of entity floating_point_v7_1_16.compare [\compare(c_xdevicefamily="zynqup...]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(width=8)\]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(width=2,length=8,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(length=9,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(length=8,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(length=3,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(width=2,length=0,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(width=12)\]
Compiling architecture rtl of entity floating_point_v7_1_16.flt_add_exp_sp [\flt_add_exp_sp(c_xdevicefamily=...]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(width=23)\]
Compiling architecture synth of entity floating_point_v7_1_16.flt_dec_op [\flt_dec_op(c_xdevicefamily="zyn...]
Compiling architecture rtl of entity floating_point_v7_1_16.flt_add_dsp [\flt_add_dsp(c_xdevicefamily="zy...]
Compiling architecture rtl of entity floating_point_v7_1_16.flt_add [\flt_add(c_xdevicefamily="zynqup...]
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(width=32,length=0)\]
Compiling architecture xilinx of entity floating_point_v7_1_16.floating_point_v7_1_16_viv [\floating_point_v7_1_16_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_16.floating_point_v7_1_16 [\floating_point_v7_1_16(c_xdevic...]
Compiling module xil_defaultlib.floating_point_add
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(adreg=0,alumodereg=0,ca...]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(width=17,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_16.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=24,b_wi...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(adreg=0,alumodereg=0,a_...]
Compiling architecture rtl of entity floating_point_v7_1_16.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=24,b_wi...]
Compiling architecture struct of entity floating_point_v7_1_16.fix_mult_dsp48e1_sgl [\fix_mult_dsp48e1_sgl(registers=...]
Compiling architecture rtl of entity floating_point_v7_1_16.fix_mult [\fix_mult(c_xdevicefamily="zynqu...]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(width=7)\]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(width=8,fast_input=true)\]
Compiling architecture struct of entity floating_point_v7_1_16.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(width=2,length=3,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(length=4,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(width=4,length=3,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(width=8,length=2)\]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(width=3,length=0,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(length=0,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(width=14)\]
Compiling architecture rtl of entity floating_point_v7_1_16.flt_mult_exp [\flt_mult_exp(c_xdevicefamily="z...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(width=30,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(width=18,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_16.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=30,b_wi...]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(width=25)\]
Compiling architecture struct of entity floating_point_v7_1_16.flt_round_dsp_opt_full [\flt_round_dsp_opt_full(c_xdevic...]
Compiling architecture rtl of entity floating_point_v7_1_16.flt_mult_round [\flt_mult_round(c_xdevicefamily=...]
Compiling architecture synth of entity floating_point_v7_1_16.flt_dec_op_lat [\flt_dec_op_lat(c_xdevicefamily=...]
Compiling architecture rtl of entity floating_point_v7_1_16.flt_mult [\flt_mult(c_xdevicefamily="zynqu...]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_latency=...]
Compiling architecture xilinx of entity floating_point_v7_1_16.floating_point_v7_1_16_viv [\floating_point_v7_1_16_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_16.floating_point_v7_1_16 [\floating_point_v7_1_16(c_xdevic...]
Compiling module xil_defaultlib.floating_point_mul
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(width=26)\]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(width=5,fast_input=true)\]
Compiling architecture struct of entity floating_point_v7_1_16.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_16.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(width=2)\]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(width=24)\]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(width=5,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(width=6,fast_input=true)\]
Compiling architecture struct of entity floating_point_v7_1_16.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_16.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(width=22)\]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(width=6,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(width=7,fast_input=true)\]
Compiling architecture struct of entity floating_point_v7_1_16.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_16.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(width=20)\]
Compiling architecture struct of entity floating_point_v7_1_16.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_16.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(width=18)\]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(width=9,fast_input=true)\]
Compiling architecture struct of entity floating_point_v7_1_16.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_16.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(width=6)\]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(width=10,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_16.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_16.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(width=10,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(width=11,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_16.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_16.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(width=11,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(width=12,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_16.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_16.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(width=12,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(width=13,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_16.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_16.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(width=14,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_16.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_16.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(width=11)\]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(width=14,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(width=15,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_16.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_16.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(width=15,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(width=16,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_16.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_16.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(width=13)\]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(width=17,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_16.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_16.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(width=18,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_16.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_16.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(width=15)\]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(width=19,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_16.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_16.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(width=19,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(width=20,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_16.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_16.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(width=17)\]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(width=20,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(width=21,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_16.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_16.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(width=21,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(width=22,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_16.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_16.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(width=19)\]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(width=22,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(width=23,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_16.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_16.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(width=23,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(width=24,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_16.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_16.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(width=21)\]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(width=25,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_16.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_16.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(width=26,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_16.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_16.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(width=26,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(width=27,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_16.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_16.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(width=28,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_16.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_16.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(width=28,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(width=29,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_16.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_16.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity floating_point_v7_1_16.flt_sqrt_mant [\flt_sqrt_mant(c_xdevicefamily="...]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(width=8,length=27,fast_in...]
Compiling architecture rtl of entity floating_point_v7_1_16.special_detect [\special_detect(c_xdevicefamily=...]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(width=2,length=25,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(length=26,fast_input=true...]
Compiling architecture rtl of entity floating_point_v7_1_16.flt_sqrt_exp [\flt_sqrt_exp(c_xdevicefamily="n...]
Compiling architecture struct of entity floating_point_v7_1_16.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture struct of entity floating_point_v7_1_16.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(width=25,length=0,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(width=3,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(width=2,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_16.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture rtl of entity floating_point_v7_1_16.flt_round_bit [\flt_round_bit(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_16.renorm_and_round_logic [\renorm_and_round_logic(c_xdevic...]
Compiling architecture virtex of entity floating_point_v7_1_16.flt_sqrt [\flt_sqrt(c_xdevicefamily="zynqu...]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_latency=...]
Compiling architecture xilinx of entity floating_point_v7_1_16.floating_point_v7_1_16_viv [\floating_point_v7_1_16_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_16.floating_point_v7_1_16 [\floating_point_v7_1_16(c_xdevic...]
Compiling module xil_defaultlib.floating_point_sqrt
Compiling module xil_defaultlib.sigma_default
Compiling architecture synth of entity floating_point_v7_1_16.flt_div_mant_addsub [\flt_div_mant_addsub(c_xdevicefa...]
Compiling architecture virtex of entity floating_point_v7_1_16.flt_div_mant [\flt_div_mant(c_xdevicefamily="z...]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(width=10,length=2,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(length=25,fast_input=true...]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(width=2,length=2,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(length=2,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(width=8,length=24)\]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(length=24,fast_input=true...]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(width=3,length=23,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(width=4,length=24,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(length=23,fast_input=true...]
Compiling architecture rtl of entity floating_point_v7_1_16.flt_div_exp [\flt_div_exp(c_xdevicefamily="no...]
Compiling architecture struct of entity floating_point_v7_1_16.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture struct of entity floating_point_v7_1_16.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture struct of entity floating_point_v7_1_16.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture rtl of entity floating_point_v7_1_16.flt_round_bit [\flt_round_bit(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_16.renorm_and_round_logic [\renorm_and_round_logic(c_xdevic...]
Compiling architecture synth of entity floating_point_v7_1_16.flt_dec_op_lat [\flt_dec_op_lat(c_xdevicefamily=...]
Compiling architecture virtex of entity floating_point_v7_1_16.flt_div [\flt_div(c_xdevicefamily="zynqup...]
Compiling architecture xilinx of entity floating_point_v7_1_16.floating_point_v7_1_16_viv [\floating_point_v7_1_16_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_16.floating_point_v7_1_16 [\floating_point_v7_1_16(c_xdevic...]
Compiling module xil_defaultlib.floating_point_div
Compiling module xil_defaultlib.sawtooth
Compiling module xil_defaultlib.affine_transform_default
Compiling module xil_defaultlib.PRNG_default
Compiling module xil_defaultlib.extractor
Compiling module xil_defaultlib.mixer
Compiling module xil_defaultlib.sbox_generator
Compiling module xil_defaultlib.sbox
Compiling module xil_defaultlib.subbytes
Compiling module xil_defaultlib.key_generator
Compiling module xil_defaultlib.key_schedule_5r
Compiling module xil_defaultlib.shiftrows
Compiling module xil_defaultlib.mixcolumns
Compiling module xil_defaultlib.addroundkey
Compiling module xil_defaultlib.F
Compiling module xil_defaultlib.feistel_encrypt_default
Compiling module xil_defaultlib.CTR_feistel_encrypt_default
Compiling module xil_defaultlib.CTR_feistel_decrypt_default
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_tb_behav
execute_script: Time (s): cpu = 00:00:56 ; elapsed = 00:00:20 . Memory (MB): peak = 8607.828 ; gain = 0.000 ; free physical = 1026 ; free virtual = 3146
INFO: [USF-XSim-69] 'elaborate' step finished in '19' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/vivado/Chaos_Based_Symmetric_Image_Encryption/Chaos_Based_Symmetric_Image_Encryption.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_tb_behav -key {Behavioral:sim_1:Functional:top_tb} -tclbatch {top_tb.tcl} -view {/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/vivado/Chaos_Based_Symmetric_Image_Encryption/sigma_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config /home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/vivado/Chaos_Based_Symmetric_Image_Encryption/sigma_tb_behav.wcfg
source top_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000000ns
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run: Time (s): cpu = 00:00:51 ; elapsed = 00:03:33 . Memory (MB): peak = 8607.828 ; gain = 0.000 ; free physical = 528 ; free virtual = 2917
INFO: [Common 17-344] 'run' was cancelled
INFO: [Common 17-344] 'source' was cancelled
xsim: Time (s): cpu = 00:00:52 ; elapsed = 00:03:35 . Memory (MB): peak = 8607.828 ; gain = 0.000 ; free physical = 528 ; free virtual = 2917
INFO: [Common 17-344] 'xsim' was cancelled
INFO: [Vivado 12-5357] 'simulate' step aborted
launch_simulation: Time (s): cpu = 00:01:52 ; elapsed = 00:03:58 . Memory (MB): peak = 8607.828 ; gain = 0.000 ; free physical = 528 ; free virtual = 2917
INFO: [Common 17-344] 'launch_simulation' was cancelled
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/CTR_mode_feistel_encrypt/CTR_mode_feistel_decrypt.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/feistel_decrypt/feistel_decrypt.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/feistel_decrypt/feistel_decrypt_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/CTR_mode_feistel_encrypt/CTR_mode_feistel_encrypt.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/feistel_encrypt/feistel_encrypt.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/top/top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/CTR_mode_feistel_encrypt/CTR_mode_feistel_decrypt.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/feistel_decrypt/feistel_decrypt.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/feistel_decrypt/feistel_decrypt_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/CTR_mode_feistel_encrypt/CTR_mode_feistel_encrypt.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/feistel_encrypt/feistel_encrypt.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/top/top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/CTR_mode_feistel_encrypt/CTR_mode_feistel_decrypt.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/feistel_decrypt/feistel_decrypt.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/feistel_decrypt/feistel_decrypt_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/CTR_mode_feistel_encrypt/CTR_mode_feistel_encrypt.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/feistel_encrypt/feistel_encrypt.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/top/top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/CTR_mode_feistel_encrypt/CTR_mode_feistel_decrypt.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/feistel_decrypt/feistel_decrypt.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/feistel_decrypt/feistel_decrypt_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/CTR_mode_feistel_encrypt/CTR_mode_feistel_encrypt.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/feistel_encrypt/feistel_encrypt.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/top/top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/CTR_mode_feistel_encrypt/CTR_mode_feistel_decrypt.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/feistel_decrypt/feistel_decrypt.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/feistel_decrypt/feistel_decrypt_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/CTR_mode_feistel_encrypt/CTR_mode_feistel_encrypt.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/feistel_encrypt/feistel_encrypt.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/top/top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/CTR_mode_feistel_encrypt/CTR_mode_feistel_decrypt.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/feistel_decrypt/feistel_decrypt.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/feistel_decrypt/feistel_decrypt_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/CTR_mode_feistel_encrypt/CTR_mode_feistel_encrypt.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/feistel_encrypt/feistel_encrypt.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/top/top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/CTR_mode_feistel_encrypt/CTR_mode_feistel_decrypt.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/feistel_decrypt/feistel_decrypt.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/feistel_decrypt/feistel_decrypt_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/CTR_mode_feistel_encrypt/CTR_mode_feistel_encrypt.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/feistel_encrypt/feistel_encrypt.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/top/top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/CTR_mode_feistel_encrypt/CTR_mode_feistel_decrypt.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/feistel_decrypt/feistel_decrypt.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/feistel_decrypt/feistel_decrypt_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/CTR_mode_feistel_encrypt/CTR_mode_feistel_encrypt.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/feistel_encrypt/feistel_encrypt.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/top/top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/CTR_mode_feistel_encrypt/CTR_mode_feistel_decrypt.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/feistel_decrypt/feistel_decrypt.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/feistel_decrypt/feistel_decrypt_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/CTR_mode_feistel_encrypt/CTR_mode_feistel_encrypt.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/feistel_encrypt/feistel_encrypt.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/top/top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/CTR_mode_feistel_encrypt/CTR_mode_feistel_decrypt.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/feistel_decrypt/feistel_decrypt.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/feistel_decrypt/feistel_decrypt_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/CTR_mode_feistel_encrypt/CTR_mode_feistel_encrypt.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/feistel_encrypt/feistel_encrypt.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/top/top.v:]
close_sim
INFO: xsimkernel Simulation Memory Usage: 158964 KB (Peak: 209164 KB), Simulation CPU Usage: 213260 ms
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'top_tb'
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/vivado/Chaos_Based_Symmetric_Image_Encryption/Chaos_Based_Symmetric_Image_Encryption.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/tools/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/tools/Xilinx/Vivado/2023.2/data/xsim/xsim.ini' copied to run dir:'/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/vivado/Chaos_Based_Symmetric_Image_Encryption/Chaos_Based_Symmetric_Image_Encryption.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/vivado/Chaos_Based_Symmetric_Image_Encryption/Chaos_Based_Symmetric_Image_Encryption.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj top_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/vivado/Chaos_Based_Symmetric_Image_Encryption/Chaos_Based_Symmetric_Image_Encryption.gen/sources_1/ip/floating_point_add/sim/floating_point_add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module floating_point_add
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/vivado/Chaos_Based_Symmetric_Image_Encryption/Chaos_Based_Symmetric_Image_Encryption.gen/sources_1/ip/floating_point_mul/sim/floating_point_mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module floating_point_mul
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/vivado/Chaos_Based_Symmetric_Image_Encryption/Chaos_Based_Symmetric_Image_Encryption.gen/sources_1/ip/floating_point_div/sim/floating_point_div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module floating_point_div
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/vivado/Chaos_Based_Symmetric_Image_Encryption/Chaos_Based_Symmetric_Image_Encryption.gen/sources_1/ip/floating_point_sqrt/sim/floating_point_sqrt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module floating_point_sqrt
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/CTR_mode_feistel_encrypt/CTR_mode_feistel_decrypt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CTR_feistel_decrypt
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/CTR_mode_feistel_encrypt/CTR_mode_feistel_encrypt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CTR_feistel_encrypt
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/F/F.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module F
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/PRNG/PRNG.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PRNG
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/AES/addroundkey.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module addroundkey
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/affine_transform/affine_transform.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module affine_transform
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/extractor/extractor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module extractor
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/feistel_encrypt/feistel_encrypt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module feistel_encrypt
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/key_gen/key_generator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module key_generator
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/key_schedule_5r/key_schedule_5r.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module key_schedule_5r
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/AES/mixcolumns.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mixcolumns
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/mixer/mixer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mixer
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/sawtooth/sawtooth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sawtooth
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/sbox/sbox.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sbox
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/sbox_generator/sbox_generator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sbox_generator
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/AES/shiftrows.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shiftrows
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/sigma/sigma.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sigma
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/AES/subbytes.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subbytes
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/top/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/top/top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_tb
xvhdl --incr --relax -prj top_tb_vhdl.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/vivado/Chaos_Based_Symmetric_Image_Encryption/Chaos_Based_Symmetric_Image_Encryption.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L xbip_utils_v3_0_11 -L axi_utils_v2_0_7 -L xbip_pipe_v3_0_7 -L xbip_dsp48_wrapper_v3_0_5 -L xbip_dsp48_addsub_v3_0_7 -L xbip_dsp48_multadd_v3_0_7 -L xbip_bram18k_v3_0_7 -L mult_gen_v12_0_19 -L floating_point_v7_1_16 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2023.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L xbip_utils_v3_0_11 -L axi_utils_v2_0_7 -L xbip_pipe_v3_0_7 -L xbip_dsp48_wrapper_v3_0_5 -L xbip_dsp48_addsub_v3_0_7 -L xbip_dsp48_multadd_v3_0_7 -L xbip_bram18k_v3_0_7 -L mult_gen_v12_0_19 -L floating_point_v7_1_16 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-2861] module 'top' does not have a parameter named BIT_WIDTH [/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/top/top_tb.v:17]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package floating_point_v7_1_16.floating_point_v7_1_16_viv_comp
Compiling package ieee.numeric_std
Compiling package xbip_utils_v3_0_11.xbip_utils_v3_0_11_pkg
Compiling package axi_utils_v2_0_7.axi_utils_v2_0_7_pkg
Compiling package floating_point_v7_1_16.floating_point_v7_1_16_consts
Compiling package ieee.math_real
Compiling package floating_point_v7_1_16.floating_point_v7_1_16_exp_table...
Compiling package mult_gen_v12_0_19.mult_gen_v12_0_19_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package floating_point_v7_1_16.floating_point_v7_1_16_pkg
Compiling package floating_point_v7_1_16.flt_utils
Compiling package xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv_comp
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(width=7,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_16.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_16.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fde_v of entity unisim.FDE [fde_default]
Compiling architecture struct of entity floating_point_v7_1_16.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(width=24,length=2,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(width=16)\]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_16.delay [delay_default]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(length=2)\]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(mask="11111111000000000...]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(width=4,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(width=48,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(width=24,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(width=16,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_16.dsp48e1_wrapper [\dsp48e1_wrapper(c_part="xck26-s...]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(length=3)\]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(width=13,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(width=27,length=0)\]
Compiling architecture synth of entity floating_point_v7_1_16.align_add_dsp48e1_sgl [\align_add_dsp48e1_sgl(c_xdevice...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000001111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(width=27)\]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(width=5)\]
Compiling architecture rtl of entity floating_point_v7_1_16.lead_zero_encode_shift [\lead_zero_encode_shift(ab_fw=24...]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(width=4)\]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(width=3)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111110010101001011...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00010001010111110000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11101110101000001111...]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(width=2,length=2)\]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=2,adreg=0,areg...]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(width=25,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_16.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=24,c_wi...]
Compiling architecture rtl of entity floating_point_v7_1_16.norm_and_round_dsp48e1_sgl [\norm_and_round_dsp48e1_sgl(c_mu...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10011001100110011001...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111000000001111...]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(width=9,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_16.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(width=9)\]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(width=9,length=5)\]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(width=10)\]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(width=4,fast_input=true)\]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(width=8,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_16.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_16.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(fast_input=true)\]
Compiling architecture rtl of entity floating_point_v7_1_16.special_detect [\special_detect(c_xdevicefamily=...]
Compiling architecture struct of entity floating_point_v7_1_16.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_16.compare_gt [\compare_gt(c_xdevicefamily="zyn...]
Compiling architecture synth of entity floating_point_v7_1_16.compare [\compare(c_xdevicefamily="zynqup...]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(width=8)\]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(width=2,length=8,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(length=9,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(length=8,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(length=3,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(width=2,length=0,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(width=12)\]
Compiling architecture rtl of entity floating_point_v7_1_16.flt_add_exp_sp [\flt_add_exp_sp(c_xdevicefamily=...]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(width=23)\]
Compiling architecture synth of entity floating_point_v7_1_16.flt_dec_op [\flt_dec_op(c_xdevicefamily="zyn...]
Compiling architecture rtl of entity floating_point_v7_1_16.flt_add_dsp [\flt_add_dsp(c_xdevicefamily="zy...]
Compiling architecture rtl of entity floating_point_v7_1_16.flt_add [\flt_add(c_xdevicefamily="zynqup...]
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(width=32,length=0)\]
Compiling architecture xilinx of entity floating_point_v7_1_16.floating_point_v7_1_16_viv [\floating_point_v7_1_16_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_16.floating_point_v7_1_16 [\floating_point_v7_1_16(c_xdevic...]
Compiling module xil_defaultlib.floating_point_add
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(adreg=0,alumodereg=0,ca...]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(width=17,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_16.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=24,b_wi...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(adreg=0,alumodereg=0,a_...]
Compiling architecture rtl of entity floating_point_v7_1_16.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=24,b_wi...]
Compiling architecture struct of entity floating_point_v7_1_16.fix_mult_dsp48e1_sgl [\fix_mult_dsp48e1_sgl(registers=...]
Compiling architecture rtl of entity floating_point_v7_1_16.fix_mult [\fix_mult(c_xdevicefamily="zynqu...]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(width=7)\]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(width=8,fast_input=true)\]
Compiling architecture struct of entity floating_point_v7_1_16.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(width=2,length=3,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(length=4,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(width=4,length=3,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(width=8,length=2)\]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(width=3,length=0,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(length=0,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(width=14)\]
Compiling architecture rtl of entity floating_point_v7_1_16.flt_mult_exp [\flt_mult_exp(c_xdevicefamily="z...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(width=30,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(width=18,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_16.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=30,b_wi...]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(width=25)\]
Compiling architecture struct of entity floating_point_v7_1_16.flt_round_dsp_opt_full [\flt_round_dsp_opt_full(c_xdevic...]
Compiling architecture rtl of entity floating_point_v7_1_16.flt_mult_round [\flt_mult_round(c_xdevicefamily=...]
Compiling architecture synth of entity floating_point_v7_1_16.flt_dec_op_lat [\flt_dec_op_lat(c_xdevicefamily=...]
Compiling architecture rtl of entity floating_point_v7_1_16.flt_mult [\flt_mult(c_xdevicefamily="zynqu...]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_latency=...]
Compiling architecture xilinx of entity floating_point_v7_1_16.floating_point_v7_1_16_viv [\floating_point_v7_1_16_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_16.floating_point_v7_1_16 [\floating_point_v7_1_16(c_xdevic...]
Compiling module xil_defaultlib.floating_point_mul
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(width=26)\]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(width=5,fast_input=true)\]
Compiling architecture struct of entity floating_point_v7_1_16.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_16.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(width=2)\]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(width=24)\]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(width=5,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(width=6,fast_input=true)\]
Compiling architecture struct of entity floating_point_v7_1_16.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_16.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(width=22)\]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(width=6,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(width=7,fast_input=true)\]
Compiling architecture struct of entity floating_point_v7_1_16.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_16.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(width=20)\]
Compiling architecture struct of entity floating_point_v7_1_16.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_16.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(width=18)\]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(width=9,fast_input=true)\]
Compiling architecture struct of entity floating_point_v7_1_16.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_16.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(width=6)\]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(width=10,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_16.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_16.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(width=10,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(width=11,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_16.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_16.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(width=11,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(width=12,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_16.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_16.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(width=12,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(width=13,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_16.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_16.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(width=14,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_16.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_16.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(width=11)\]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(width=14,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(width=15,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_16.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_16.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(width=15,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(width=16,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_16.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_16.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(width=13)\]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(width=17,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_16.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_16.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(width=18,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_16.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_16.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(width=15)\]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(width=19,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_16.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_16.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(width=19,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(width=20,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_16.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_16.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(width=17)\]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(width=20,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(width=21,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_16.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_16.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(width=21,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(width=22,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_16.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_16.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(width=19)\]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(width=22,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(width=23,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_16.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_16.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(width=23,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(width=24,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_16.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_16.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(width=21)\]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(width=25,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_16.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_16.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(width=26,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_16.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_16.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(width=26,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(width=27,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_16.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_16.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(width=28,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_16.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_16.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(width=28,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(width=29,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_16.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_16.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity floating_point_v7_1_16.flt_sqrt_mant [\flt_sqrt_mant(c_xdevicefamily="...]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(width=8,length=27,fast_in...]
Compiling architecture rtl of entity floating_point_v7_1_16.special_detect [\special_detect(c_xdevicefamily=...]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(width=2,length=25,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(length=26,fast_input=true...]
Compiling architecture rtl of entity floating_point_v7_1_16.flt_sqrt_exp [\flt_sqrt_exp(c_xdevicefamily="n...]
Compiling architecture struct of entity floating_point_v7_1_16.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture struct of entity floating_point_v7_1_16.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(width=25,length=0,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(width=3,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(width=2,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_16.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture rtl of entity floating_point_v7_1_16.flt_round_bit [\flt_round_bit(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_16.renorm_and_round_logic [\renorm_and_round_logic(c_xdevic...]
Compiling architecture virtex of entity floating_point_v7_1_16.flt_sqrt [\flt_sqrt(c_xdevicefamily="zynqu...]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_latency=...]
Compiling architecture xilinx of entity floating_point_v7_1_16.floating_point_v7_1_16_viv [\floating_point_v7_1_16_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_16.floating_point_v7_1_16 [\floating_point_v7_1_16(c_xdevic...]
Compiling module xil_defaultlib.floating_point_sqrt
Compiling module xil_defaultlib.sigma_default
Compiling architecture synth of entity floating_point_v7_1_16.flt_div_mant_addsub [\flt_div_mant_addsub(c_xdevicefa...]
Compiling architecture virtex of entity floating_point_v7_1_16.flt_div_mant [\flt_div_mant(c_xdevicefamily="z...]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(width=10,length=2,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(length=25,fast_input=true...]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(width=2,length=2,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(length=2,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(width=8,length=24)\]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(length=24,fast_input=true...]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(width=3,length=23,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(width=4,length=24,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(length=23,fast_input=true...]
Compiling architecture rtl of entity floating_point_v7_1_16.flt_div_exp [\flt_div_exp(c_xdevicefamily="no...]
Compiling architecture struct of entity floating_point_v7_1_16.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture struct of entity floating_point_v7_1_16.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture struct of entity floating_point_v7_1_16.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture rtl of entity floating_point_v7_1_16.flt_round_bit [\flt_round_bit(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_16.renorm_and_round_logic [\renorm_and_round_logic(c_xdevic...]
Compiling architecture synth of entity floating_point_v7_1_16.flt_dec_op_lat [\flt_dec_op_lat(c_xdevicefamily=...]
Compiling architecture virtex of entity floating_point_v7_1_16.flt_div [\flt_div(c_xdevicefamily="zynqup...]
Compiling architecture xilinx of entity floating_point_v7_1_16.floating_point_v7_1_16_viv [\floating_point_v7_1_16_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_16.floating_point_v7_1_16 [\floating_point_v7_1_16(c_xdevic...]
Compiling module xil_defaultlib.floating_point_div
Compiling module xil_defaultlib.sawtooth
Compiling module xil_defaultlib.affine_transform_default
Compiling module xil_defaultlib.PRNG_default
Compiling module xil_defaultlib.extractor
Compiling module xil_defaultlib.mixer
Compiling module xil_defaultlib.sbox_generator
Compiling module xil_defaultlib.sbox
Compiling module xil_defaultlib.subbytes
Compiling module xil_defaultlib.key_generator
Compiling module xil_defaultlib.key_schedule_5r
Compiling module xil_defaultlib.shiftrows
Compiling module xil_defaultlib.mixcolumns
Compiling module xil_defaultlib.addroundkey
Compiling module xil_defaultlib.F
Compiling module xil_defaultlib.feistel_encrypt_default
Compiling module xil_defaultlib.CTR_feistel_encrypt_default
Compiling module xil_defaultlib.CTR_feistel_decrypt_default
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_tb_behav
execute_script: Time (s): cpu = 00:01:06 ; elapsed = 00:00:22 . Memory (MB): peak = 8681.844 ; gain = 0.000 ; free physical = 1015 ; free virtual = 3100
INFO: [USF-XSim-69] 'elaborate' step finished in '22' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/vivado/Chaos_Based_Symmetric_Image_Encryption/Chaos_Based_Symmetric_Image_Encryption.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_tb_behav -key {Behavioral:sim_1:Functional:top_tb} -tclbatch {top_tb.tcl} -view {/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/vivado/Chaos_Based_Symmetric_Image_Encryption/sigma_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config /home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/vivado/Chaos_Based_Symmetric_Image_Encryption/sigma_tb_behav.wcfg
source top_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000000ns
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run: Time (s): cpu = 00:00:14 ; elapsed = 00:03:01 . Memory (MB): peak = 8681.844 ; gain = 0.000 ; free physical = 294 ; free virtual = 2688
INFO: [Common 17-344] 'run' was cancelled
INFO: [Common 17-344] 'source' was cancelled
xsim: Time (s): cpu = 00:00:15 ; elapsed = 00:03:03 . Memory (MB): peak = 8681.844 ; gain = 0.000 ; free physical = 294 ; free virtual = 2688
INFO: [Common 17-344] 'xsim' was cancelled
INFO: [Vivado 12-5357] 'simulate' step aborted
launch_simulation: Time (s): cpu = 00:01:26 ; elapsed = 00:03:30 . Memory (MB): peak = 8681.844 ; gain = 0.000 ; free physical = 294 ; free virtual = 2688
INFO: [Common 17-344] 'launch_simulation' was cancelled
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/CTR_mode_feistel_encrypt/CTR_mode_feistel_decrypt.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/CTR_mode_feistel_encrypt/CTR_mode_feistel_encrypt.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/feistel_encrypt/feistel_encrypt.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/top/top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/CTR_mode_feistel_encrypt/CTR_mode_feistel_decrypt.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/CTR_mode_feistel_encrypt/CTR_mode_feistel_encrypt.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/feistel_encrypt/feistel_encrypt.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/top/top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/CTR_mode_feistel_encrypt/CTR_mode_feistel_decrypt.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/CTR_mode_feistel_encrypt/CTR_mode_feistel_encrypt.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/feistel_encrypt/feistel_encrypt.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/top/top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/CTR_mode_feistel_encrypt/CTR_mode_feistel_decrypt.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/CTR_mode_feistel_encrypt/CTR_mode_feistel_encrypt.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/feistel_encrypt/feistel_encrypt.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/top/top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/CTR_mode_feistel_encrypt/CTR_mode_feistel_decrypt.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/CTR_mode_feistel_encrypt/CTR_mode_feistel_encrypt.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/feistel_encrypt/feistel_encrypt.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/top/top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/CTR_mode_feistel_encrypt/CTR_mode_feistel_decrypt.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/CTR_mode_feistel_encrypt/CTR_mode_feistel_encrypt.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/feistel_encrypt/feistel_encrypt.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/top/top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/CTR_mode_feistel_encrypt/CTR_mode_feistel_decrypt.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/CTR_mode_feistel_encrypt/CTR_mode_feistel_encrypt.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/feistel_encrypt/feistel_encrypt.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/top/top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/CTR_mode_feistel_encrypt/CTR_mode_feistel_decrypt.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/CTR_mode_feistel_encrypt/CTR_mode_feistel_encrypt.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/feistel_encrypt/feistel_encrypt.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/top/top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/CTR_mode_feistel_encrypt/CTR_mode_feistel_decrypt.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/CTR_mode_feistel_encrypt/CTR_mode_feistel_encrypt.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/feistel_encrypt/feistel_encrypt.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/top/top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/CTR_mode_feistel_encrypt/CTR_mode_feistel_decrypt.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/CTR_mode_feistel_encrypt/CTR_mode_feistel_encrypt.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/feistel_encrypt/feistel_encrypt.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/top/top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/CTR_mode_feistel_encrypt/CTR_mode_feistel_decrypt.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/CTR_mode_feistel_encrypt/CTR_mode_feistel_encrypt.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/feistel_encrypt/feistel_encrypt.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/top/top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/CTR_mode_feistel_encrypt/CTR_mode_feistel_decrypt.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/CTR_mode_feistel_encrypt/CTR_mode_feistel_encrypt.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/feistel_encrypt/feistel_encrypt.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/top/top.v:]
launch_runs synth_1 -jobs 6
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/vivado/Chaos_Based_Symmetric_Image_Encryption/Chaos_Based_Symmetric_Image_Encryption.srcs/sources_1/ip/floating_point_sqrt/floating_point_sqrt.xci' is already up-to-date
[Fri Dec 12 18:18:22 2025] Launched synth_1...
Run output will be captured here: /home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/vivado/Chaos_Based_Symmetric_Image_Encryption/Chaos_Based_Symmetric_Image_Encryption.runs/synth_1/runme.log
