Release 14.1 - xst P.15xf (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.85 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.85 secs
 
--> Reading design: SigGenSPIControl.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "SigGenSPIControl.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "SigGenSPIControl"
Output Format                      : NGC
Target Device                      : xc3s100e-4-cp132

---- Source Options
Top Module Name                    : SigGenSPIControl
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "C:/Users/s240324/Oscilloscope_Project/fpga/SPI_Test/ProtokolBlok.vhd" in Library work.
Entity <protokolblok> compiled.
Entity <protokolblok> (Architecture <behavioral>) compiled.
Compiling vhdl file "C:/Users/s240324/Oscilloscope_Project/fpga/SPI_Test/Skifte_reg_til_Parallel.vhd" in Library work.
Architecture behavioral of Entity skifte_reg_til_parallel is up to date.
Compiling vhdl file "C:/Users/s240324/Oscilloscope_Project/fpga/SPI_Test/TiminComponent.vhd" in Library work.
Architecture behavioral of Entity timingcomponent is up to date.
Compiling vhdl file "C:/Users/s240324/Oscilloscope_Project/fpga/SPI_Test/SigGenSPIControl.vhd" in Library work.
Architecture behavioral of Entity siggenspicontrol is up to date.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <SigGenSPIControl> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <ProtokolBlok> in library <work> (architecture <Behavioral>).

Analyzing hierarchy for entity <Skifte_reg_til_Parallel> in library <work> (architecture <Behavioral>).

Analyzing hierarchy for entity <TimingComponent> in library <work> (architecture <Behavioral>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <SigGenSPIControl> in library <work> (Architecture <behavioral>).
Entity <SigGenSPIControl> analyzed. Unit <SigGenSPIControl> generated.

Analyzing Entity <ProtokolBlok> in library <work> (Architecture <Behavioral>).
Entity <ProtokolBlok> analyzed. Unit <ProtokolBlok> generated.

Analyzing Entity <Skifte_reg_til_Parallel> in library <work> (Architecture <Behavioral>).
Entity <Skifte_reg_til_Parallel> analyzed. Unit <Skifte_reg_til_Parallel> generated.

Analyzing Entity <TimingComponent> in library <work> (Architecture <Behavioral>).
Entity <TimingComponent> analyzed. Unit <TimingComponent> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <ProtokolBlok>.
    Related source file is "C:/Users/s240324/Oscilloscope_Project/fpga/SPI_Test/ProtokolBlok.vhd".
    Found finite state machine <FSM_0> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 7                                              |
    | Transitions        | 15                                             |
    | Inputs             | 6                                              |
    | Outputs            | 7                                              |
    | Clock              | CLK                       (rising_edge)        |
    | Reset              | Reset                     (positive)           |
    | Reset type         | asynchronous                                   |
    | Reset State        | idle                                           |
    | Power Up State     | idle                                           |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
WARNING:Xst:737 - Found 8-bit latch for signal <DataReg>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 8-bit latch for signal <ADDRReg>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 8-bit latch for signal <AmpReg>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 8-bit latch for signal <ShapeReg>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 8-bit latch for signal <FreqReg>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <SigEN>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
    Found 1-bit xor2 for signal <CheckSumReg$xor0000> created at line 81.
    Found 1-bit xor2 for signal <CheckSumReg$xor0002> created at line 81.
    Found 1-bit xor2 for signal <CheckSumReg$xor0004> created at line 81.
    Found 1-bit xor2 for signal <CheckSumReg$xor0006> created at line 81.
    Found 1-bit xor2 for signal <CheckSumReg$xor0008> created at line 81.
    Found 1-bit xor2 for signal <CheckSumReg$xor0009> created at line 81.
    Found 1-bit xor2 for signal <CheckSumReg$xor0010> created at line 81.
    Found 1-bit xor2 for signal <CheckSumReg$xor0011> created at line 81.
    Found 8-bit comparator equal for signal <state$cmp_eq0001> created at line 83.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   1 Comparator(s).
Unit <ProtokolBlok> synthesized.


Synthesizing Unit <Skifte_reg_til_Parallel>.
    Related source file is "C:/Users/s240324/Oscilloscope_Project/fpga/SPI_Test/Skifte_reg_til_Parallel.vhd".
    Found 8-bit tristate buffer for signal <SPIdat>.
    Found 8-bit register for signal <skift_reg>.
    Summary:
	inferred   8 D-type flip-flop(s).
	inferred   8 Tristate(s).
Unit <Skifte_reg_til_Parallel> synthesized.


Synthesizing Unit <TimingComponent>.
    Related source file is "C:/Users/s240324/Oscilloscope_Project/fpga/SPI_Test/TiminComponent.vhd".
    Found 1-bit register for signal <SSnotOld>.
    Found 1-bit register for signal <SSnotSync>.
    Summary:
	inferred   2 D-type flip-flop(s).
Unit <TimingComponent> synthesized.


Synthesizing Unit <SigGenSPIControl>.
    Related source file is "C:/Users/s240324/Oscilloscope_Project/fpga/SPI_Test/SigGenSPIControl.vhd".
Unit <SigGenSPIControl> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Registers                                            : 3
 1-bit register                                        : 2
 8-bit register                                        : 1
# Latches                                              : 6
 1-bit latch                                           : 1
 8-bit latch                                           : 5
# Comparators                                          : 1
 8-bit comparator equal                                : 1
# Tristates                                            : 1
 8-bit tristate buffer                                 : 1
# Xors                                                 : 8
 1-bit xor2                                            : 8

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <U1/state/FSM> on signal <state[1:3]> with gray encoding.
-----------------------
 State     | Encoding
-----------------------
 idle      | 000
 addrs     | 001
 datas     | 011
 checksums | 010
 amps      | 110
 shapes    | 101
 freqs     | 111
-----------------------

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# FSMs                                                 : 1
# Registers                                            : 10
 Flip-Flops                                            : 10
# Latches                                              : 6
 1-bit latch                                           : 1
 8-bit latch                                           : 5
# Comparators                                          : 1
 8-bit comparator equal                                : 1
# Xors                                                 : 8
 1-bit xor2                                            : 8

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:2042 - Unit Skifte_reg_til_Parallel: 8 internal tristates are replaced by logic (pull-up yes): SPIdat<0>, SPIdat<1>, SPIdat<2>, SPIdat<3>, SPIdat<4>, SPIdat<5>, SPIdat<6>, SPIdat<7>.

Optimizing unit <SigGenSPIControl> ...

Optimizing unit <Skifte_reg_til_Parallel> ...

Optimizing unit <ProtokolBlok> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block SigGenSPIControl, actual ratio is 3.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 13
 Flip-Flops                                            : 13

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : SigGenSPIControl.ngr
Top Level Output File Name         : SigGenSPIControl
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 30

Cell Usage :
# BELS                             : 49
#      LUT2                        : 13
#      LUT2_L                      : 1
#      LUT3                        : 7
#      LUT3_D                      : 1
#      LUT4                        : 22
#      LUT4_L                      : 3
#      MUXF5                       : 2
# FlipFlops/Latches                : 54
#      FDC                         : 13
#      LD                          : 25
#      LDE                         : 16
# Clock Buffers                    : 2
#      BUFGP                       : 2
# IO Buffers                       : 28
#      IBUF                        : 3
#      OBUF                        : 25
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s100ecp132-4 

 Number of Slices:                       26  out of    960     2%  
 Number of Slice Flip Flops:             29  out of   1920     1%  
 Number of 4 input LUTs:                 47  out of   1920     2%  
 Number of IOs:                          30
 Number of bonded IOBs:                  30  out of     83    36%  
    IOB Flip Flops:                      25
 Number of GCLKs:                         2  out of     24     8%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------------+------------------------+-------+
Clock Signal                             | Clock buffer(FF name)  | Load  |
-----------------------------------------+------------------------+-------+
CLK                                      | BUFGP                  | 5     |
SClk                                     | BUFGP                  | 8     |
U1/state_cmp_eq0005(U1/state_FSM_Out01:O)| NONE(*)(U1/DataReg_7)  | 8     |
U1/state_cmp_eq0006(U1/state_FSM_Out11:O)| NONE(*)(U1/ADDRReg_7)  | 8     |
U1/state_cmp_eq0007(U1/state_FSM_Out21:O)| NONE(*)(U1/AmpReg_7)   | 8     |
U1/state_cmp_eq0008(U1/state_FSM_Out31:O)| NONE(*)(U1/ShapeReg_7) | 8     |
U1/state_cmp_eq0009(U1/state_FSM_Out41:O)| NONE(*)(U1/FreqReg_7)  | 8     |
U1/SigEN_not0001(U1/SigEN_not00011:O)    | NONE(*)(U1/SigEN)      | 1     |
-----------------------------------------+------------------------+-------+
(*) These 6 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
-----------------------------------+------------------------+-------+
Control Signal                     | Buffer(FF name)        | Load  |
-----------------------------------+------------------------+-------+
Reset                              | IBUF                   | 13    |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 7.571ns (Maximum Frequency: 132.083MHz)
   Minimum input arrival time before clock: 8.130ns
   Maximum output required time after clock: 4.368ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'CLK'
  Clock period: 7.571ns (frequency: 132.083MHz)
  Total number of paths / destination ports: 108 / 4
-------------------------------------------------------------------------
Delay:               7.571ns (Levels of Logic = 5)
  Source:            U1/state_FSM_FFd2 (FF)
  Destination:       U1/state_FSM_FFd3 (FF)
  Source Clock:      CLK rising
  Destination Clock: CLK rising

  Data Path: U1/state_FSM_FFd2 to U1/state_FSM_FFd3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             14   0.591   1.175  U1/state_FSM_FFd2 (U1/state_FSM_FFd2)
     LUT3_D:I0->O          7   0.704   0.712  U1/state_FSM_Out61 (U1/state_cmp_eq0011)
     LUT4:I3->O            1   0.704   0.455  U1/state_cmp_eq0001871 (U1/state_cmp_eq0001871)
     LUT4:I2->O            3   0.704   0.706  U1/state_cmp_eq00018108 (U1/state_cmp_eq00018108)
     LUT2_L:I0->LO         1   0.704   0.104  U1/state_cmp_eq00018238 (U1/state_cmp_eq0001)
     LUT4:I3->O            1   0.704   0.000  U1/state_FSM_FFd3-In44 (U1/state_FSM_FFd3-In)
     FDC:D                     0.308          U1/state_FSM_FFd3
    ----------------------------------------
    Total                      7.571ns (4.419ns logic, 3.152ns route)
                                       (58.4% logic, 41.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'SClk'
  Clock period: 1.430ns (frequency: 699.301MHz)
  Total number of paths / destination ports: 7 / 7
-------------------------------------------------------------------------
Delay:               1.430ns (Levels of Logic = 0)
  Source:            U2/skift_reg_1 (FF)
  Destination:       U2/skift_reg_0 (FF)
  Source Clock:      SClk rising
  Destination Clock: SClk rising

  Data Path: U2/skift_reg_1 to U2/skift_reg_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              3   0.591   0.531  U2/skift_reg_1 (U2/skift_reg_1)
     FDC:D                     0.308          U2/skift_reg_0
    ----------------------------------------
    Total                      1.430ns (0.899ns logic, 0.531ns route)
                                       (62.9% logic, 37.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'CLK'
  Total number of paths / destination ports: 32 / 4
-------------------------------------------------------------------------
Offset:              8.130ns (Levels of Logic = 6)
  Source:            SSnot (PAD)
  Destination:       U1/state_FSM_FFd3 (FF)
  Destination Clock: CLK rising

  Data Path: SSnot to U1/state_FSM_FFd3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            10   1.218   1.057  SSnot_IBUF (SSnot_IBUF)
     LUT2:I0->O            4   0.704   0.762  U2/SPIdat<2>LogicTrst1 (SPIdat<2>)
     LUT4:I0->O            1   0.704   0.455  U1/state_cmp_eq0001871 (U1/state_cmp_eq0001871)
     LUT4:I2->O            3   0.704   0.706  U1/state_cmp_eq00018108 (U1/state_cmp_eq00018108)
     LUT2_L:I0->LO         1   0.704   0.104  U1/state_cmp_eq00018238 (U1/state_cmp_eq0001)
     LUT4:I3->O            1   0.704   0.000  U1/state_FSM_FFd3-In44 (U1/state_FSM_FFd3-In)
     FDC:D                     0.308          U1/state_FSM_FFd3
    ----------------------------------------
    Total                      8.130ns (5.046ns logic, 3.084ns route)
                                       (62.1% logic, 37.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'SClk'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.946ns (Levels of Logic = 1)
  Source:            MOSI (PAD)
  Destination:       U2/skift_reg_7 (FF)
  Destination Clock: SClk rising

  Data Path: MOSI to U2/skift_reg_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.218   0.420  MOSI_IBUF (MOSI_IBUF)
     FDC:D                     0.308          U2/skift_reg_7
    ----------------------------------------
    Total                      1.946ns (1.526ns logic, 0.420ns route)
                                       (78.4% logic, 21.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'U1/state_cmp_eq0005'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              3.287ns (Levels of Logic = 2)
  Source:            SSnot (PAD)
  Destination:       U1/DataReg_7 (LATCH)
  Destination Clock: U1/state_cmp_eq0005 falling

  Data Path: SSnot to U1/DataReg_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            10   1.218   1.057  SSnot_IBUF (SSnot_IBUF)
     LUT2:I0->O            4   0.704   0.000  U2/SPIdat<7>LogicTrst1 (SPIdat<7>)
     LDE:D                     0.308          U1/DataReg_7
    ----------------------------------------
    Total                      3.287ns (2.230ns logic, 1.057ns route)
                                       (67.8% logic, 32.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'U1/state_cmp_eq0006'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              3.287ns (Levels of Logic = 2)
  Source:            SSnot (PAD)
  Destination:       U1/ADDRReg_7 (LATCH)
  Destination Clock: U1/state_cmp_eq0006 falling

  Data Path: SSnot to U1/ADDRReg_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            10   1.218   1.057  SSnot_IBUF (SSnot_IBUF)
     LUT2:I0->O            4   0.704   0.000  U2/SPIdat<7>LogicTrst1 (SPIdat<7>)
     LDE:D                     0.308          U1/ADDRReg_7
    ----------------------------------------
    Total                      3.287ns (2.230ns logic, 1.057ns route)
                                       (67.8% logic, 32.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'U1/SigEN_not0001'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.368ns (Levels of Logic = 1)
  Source:            U1/SigEN (LATCH)
  Destination:       SigEN (PAD)
  Source Clock:      U1/SigEN_not0001 falling

  Data Path: U1/SigEN to SigEN
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               1   0.676   0.420  U1/SigEN (U1/SigEN)
     OBUF:I->O                 3.272          SigEN_OBUF (SigEN)
    ----------------------------------------
    Total                      4.368ns (3.948ns logic, 0.420ns route)
                                       (90.4% logic, 9.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'U1/state_cmp_eq0009'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              4.368ns (Levels of Logic = 1)
  Source:            U1/FreqReg_7 (LATCH)
  Destination:       Freq<7> (PAD)
  Source Clock:      U1/state_cmp_eq0009 falling

  Data Path: U1/FreqReg_7 to Freq<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               1   0.676   0.420  U1/FreqReg_7 (U1/FreqReg_7)
     OBUF:I->O                 3.272          Freq_7_OBUF (Freq<7>)
    ----------------------------------------
    Total                      4.368ns (3.948ns logic, 0.420ns route)
                                       (90.4% logic, 9.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'U1/state_cmp_eq0008'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              4.368ns (Levels of Logic = 1)
  Source:            U1/ShapeReg_7 (LATCH)
  Destination:       Shape<7> (PAD)
  Source Clock:      U1/state_cmp_eq0008 falling

  Data Path: U1/ShapeReg_7 to Shape<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               1   0.676   0.420  U1/ShapeReg_7 (U1/ShapeReg_7)
     OBUF:I->O                 3.272          Shape_7_OBUF (Shape<7>)
    ----------------------------------------
    Total                      4.368ns (3.948ns logic, 0.420ns route)
                                       (90.4% logic, 9.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'U1/state_cmp_eq0007'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              4.368ns (Levels of Logic = 1)
  Source:            U1/AmpReg_7 (LATCH)
  Destination:       Amp<7> (PAD)
  Source Clock:      U1/state_cmp_eq0007 falling

  Data Path: U1/AmpReg_7 to Amp<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               1   0.676   0.420  U1/AmpReg_7 (U1/AmpReg_7)
     OBUF:I->O                 3.272          Amp_7_OBUF (Amp<7>)
    ----------------------------------------
    Total                      4.368ns (3.948ns logic, 0.420ns route)
                                       (90.4% logic, 9.6% route)

=========================================================================


Total REAL time to Xst completion: 6.00 secs
Total CPU time to Xst completion: 5.81 secs
 
--> 

Total memory usage is 4510792 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    7 (   0 filtered)
Number of infos    :    2 (   0 filtered)

