#! /usr/local/Cellar/icarus-verilog/11.0/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/system.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/va_math.vpi";
S_0x7fb91d03eb30 .scope module, "testbench" "testbench" 2 5;
 .timescale 0 0;
P_0x7fb91d03b520 .param/l "num_cycles" 0 2 21, +C4<00000000000000000000000011001000>;
v0x7fb91c65d960_0 .var "Clk", 0 0;
v0x7fb91c65da00_0 .var "Reset", 0 0;
v0x7fb91c65daa0_0 .var "Start", 0 0;
v0x7fb91c65db70_0 .var/i "counter", 31 0;
v0x7fb91c65dc00_0 .net "cpu_mem_addr", 31 0, L_0x7fb91c65e4a0;  1 drivers
v0x7fb91c65dd10_0 .net "cpu_mem_data", 255 0, L_0x7fb91c65e6c0;  1 drivers
v0x7fb91c65dda0_0 .net "cpu_mem_enable", 0 0, L_0x7fb91c65e560;  1 drivers
v0x7fb91c65de70_0 .net "cpu_mem_write", 0 0, L_0x7fb91c65e610;  1 drivers
v0x7fb91c65df40_0 .var "flag", 0 0;
v0x7fb91c65e050_0 .var/i "i", 31 0;
v0x7fb91c65e0e0_0 .var/i "j", 31 0;
v0x7fb91c65e170_0 .net "mem_cpu_ack", 0 0, L_0x7fb91c665c50;  1 drivers
v0x7fb91c65e200_0 .net "mem_cpu_data", 255 0, v0x7fb91c65d2e0_0;  1 drivers
v0x7fb91c65e2d0_0 .var/i "outfile", 31 0;
v0x7fb91c65e360_0 .var/i "outfile2", 31 0;
v0x7fb91c65e3f0_0 .var "tag", 23 0;
S_0x7fb91c631db0 .scope module, "CPU" "CPU" 2 25, 3 28 0, S_0x7fb91d03eb30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 1 "rst_i";
    .port_info 2 /INPUT 1 "start_i";
    .port_info 3 /INPUT 256 "mem_data_i";
    .port_info 4 /INPUT 1 "mem_ack_i";
    .port_info 5 /OUTPUT 256 "mem_data_o";
    .port_info 6 /OUTPUT 32 "mem_addr_o";
    .port_info 7 /OUTPUT 1 "mem_enable_o";
    .port_info 8 /OUTPUT 1 "mem_write_o";
L_0x7fb91c65e4a0 .functor BUFZ 32, L_0x7fb91c663080, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x7fb91c65e560 .functor BUFZ 1, v0x7fb91c658520_0, C4<0>, C4<0>, C4<0>;
L_0x7fb91c65e610 .functor BUFZ 1, v0x7fb91c658660_0, C4<0>, C4<0>, C4<0>;
L_0x7fb91c65e6c0 .functor BUFZ 256, L_0x7fb91c663180, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x7fb91c65e770 .functor BUFZ 256, v0x7fb91c65d2e0_0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x7fb91c65e850 .functor BUFZ 1, L_0x7fb91c665c50, C4<0>, C4<0>, C4<0>;
L_0x7fb91c65ea80 .functor AND 1, L_0x7fb91c65e9e0, v0x7fb91c647b00_0, C4<1>, C4<1>;
v0x7fb91c659140_0 .net "ALUCtrlSig", 2 0, v0x7fb91c646890_0;  1 drivers
v0x7fb91c659230_0 .net "ALUOp", 1 0, v0x7fb91c6479a0_0;  1 drivers
v0x7fb91c6592c0_0 .net "ALUSrc", 0 0, v0x7fb91c647a60_0;  1 drivers
v0x7fb91c659390_0 .net/s "ALUoperand1", 31 0, v0x7fb91c64e6e0_0;  1 drivers
v0x7fb91c659460_0 .net/s "ALUoperand2", 31 0, L_0x7fb91c661f00;  1 drivers
v0x7fb91c659570_0 .net "BranchTarget", 31 0, v0x7fb91c647540_0;  1 drivers
v0x7fb91c659640_0 .net "ForwardA", 1 0, v0x7fb91c6493f0_0;  1 drivers
v0x7fb91c659710_0 .net "ForwardB", 1 0, v0x7fb91c6494b0_0;  1 drivers
v0x7fb91c6597e0_0 .net "IFpcvalue", 31 0, v0x7fb91c64caa0_0;  1 drivers
v0x7fb91c6598f0_0 .net "MemRead", 0 0, v0x7fb91c647b90_0;  1 drivers
v0x7fb91c6599c0_0 .net "MemWrite", 0 0, v0x7fb91c647c30_0;  1 drivers
v0x7fb91c659a90_0 .net "MemtoReg", 0 0, v0x7fb91c647d10_0;  1 drivers
v0x7fb91c659b60_0 .net "NoOp", 0 0, L_0x7fb91c661090;  1 drivers
v0x7fb91c659c30_0 .net "PCMUXvalue", 31 0, L_0x7fb91c65ebb0;  1 drivers
v0x7fb91c659cc0_0 .net "PCWrite", 0 0, L_0x7fb91c660e40;  1 drivers
v0x7fb91c659d90_0 .net "RegWrite", 0 0, v0x7fb91c647f00_0;  1 drivers
v0x7fb91c659e60_0 .net "Sext_immed", 31 0, L_0x7fb91c661820;  1 drivers
v0x7fb91c65a030_0 .net "Stall", 0 0, L_0x7fb91c6613e0;  1 drivers
v0x7fb91c65a0c0_0 .net *"_ivl_14", 0 0, L_0x7fb91c65e9e0;  1 drivers
v0x7fb91c65a150_0 .net *"_ivl_29", 6 0, L_0x7fb91c6619f0;  1 drivers
v0x7fb91c65a1e0_0 .net *"_ivl_31", 2 0, L_0x7fb91c661a90;  1 drivers
v0x7fb91c65a270_0 .net "addr", 31 0, v0x7fb91c650350_0;  1 drivers
v0x7fb91c65a300_0 .net "clk_i", 0 0, v0x7fb91c65d960_0;  1 drivers
L_0x7fb91c763008 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x7fb91c65a490_0 .net "const4", 31 0, L_0x7fb91c763008;  1 drivers
v0x7fb91c64ad80_0 .net/s "data1", 31 0, L_0x7fb91c65f8f0;  1 drivers
v0x7fb91c65a520_0 .net/s "data2", 31 0, L_0x7fb91c660200;  1 drivers
v0x7fb91c65a5f0_0 .net "dcache_to_mem_addr", 31 0, L_0x7fb91c663080;  1 drivers
v0x7fb91c65a680_0 .net "dcache_to_mem_data", 255 0, L_0x7fb91c663180;  1 drivers
v0x7fb91c65a710_0 .net "dcache_to_mem_enable", 0 0, v0x7fb91c658520_0;  1 drivers
v0x7fb91c65a7a0_0 .net "dcache_to_mem_write", 0 0, v0x7fb91c658660_0;  1 drivers
v0x7fb91c65a830_0 .net "exALUOp", 1 0, v0x7fb91c64b230_0;  1 drivers
v0x7fb91c65a900_0 .net/s "exALUResult", 31 0, v0x7fb91c646050_0;  1 drivers
v0x7fb91c65a9d0_0 .net "exALUSrc", 0 0, v0x7fb91c64b2c0_0;  1 drivers
v0x7fb91c659f30_0 .net/s "exImm", 31 0, v0x7fb91c64b350_0;  1 drivers
v0x7fb91c65aca0_0 .net "exMemRead", 0 0, v0x7fb91c64b3e0_0;  1 drivers
v0x7fb91c65ad30_0 .net "exMemWrite", 0 0, v0x7fb91c64b4f0_0;  1 drivers
v0x7fb91c65ae00_0 .net "exMemtoreg", 0 0, v0x7fb91c64b580_0;  1 drivers
v0x7fb91c65aed0_0 .net "exRd", 4 0, v0x7fb91c64b610_0;  1 drivers
v0x7fb91c65af60_0 .net "exRegWrite", 0 0, v0x7fb91c64b6e0_0;  1 drivers
v0x7fb91c65b030_0 .net/s "exdata1", 31 0, v0x7fb91c64b7f0_0;  1 drivers
v0x7fb91c65b0c0_0 .net/s "exdata2", 31 0, v0x7fb91c64b880_0;  1 drivers
v0x7fb91c65b190_0 .net "exfunc10", 9 0, v0x7fb91c64b910_0;  1 drivers
v0x7fb91c65b260_0 .net/s "expreALUd2", 31 0, v0x7fb91c64ed70_0;  1 drivers
v0x7fb91c65b2f0_0 .net "exrs1", 4 0, v0x7fb91c64b9a0_0;  1 drivers
v0x7fb91c65b3c0_0 .net "exrs2", 4 0, v0x7fb91c64ba30_0;  1 drivers
v0x7fb91c65b490_0 .net "ext_immed", 31 0, L_0x7fb91c6609e0;  1 drivers
v0x7fb91c65b520_0 .net "instr", 31 0, L_0x7fb91c65efb0;  1 drivers
v0x7fb91c65b5b0_0 .net "instr_2", 31 0, v0x7fb91c64cd90_0;  1 drivers
v0x7fb91c65b680_0 .net "isBranch", 0 0, v0x7fb91c647b00_0;  1 drivers
v0x7fb91c65b710_0 .net/s "memALUResult", 31 0, v0x7fb91c6489f0_0;  1 drivers
v0x7fb91c65b7a0_0 .net/s "memDCdata", 31 0, L_0x7fb91c6624e0;  1 drivers
v0x7fb91c65b870_0 .net "memMemRead", 0 0, v0x7fb91c648b00_0;  1 drivers
v0x7fb91c65b940_0 .net "memMemWrite", 0 0, v0x7fb91c648ba0_0;  1 drivers
v0x7fb91c65ba10_0 .net "memMemtoReg", 0 0, v0x7fb91c648c40_0;  1 drivers
v0x7fb91c65bae0_0 .net "memRd", 4 0, v0x7fb91c648ce0_0;  1 drivers
v0x7fb91c65bb70_0 .net "memRegWrite", 0 0, v0x7fb91c648d90_0;  1 drivers
v0x7fb91c65bc00_0 .net "memStall", 0 0, L_0x7fb91c6623f0;  1 drivers
v0x7fb91c65bc90_0 .net "mem_ack_i", 0 0, L_0x7fb91c665c50;  alias, 1 drivers
v0x7fb91c65bd20_0 .net "mem_addr_o", 31 0, L_0x7fb91c65e4a0;  alias, 1 drivers
v0x7fb91c65bdb0_0 .net "mem_data_i", 255 0, v0x7fb91c65d2e0_0;  alias, 1 drivers
v0x7fb91c65be40_0 .net "mem_data_o", 255 0, L_0x7fb91c65e6c0;  alias, 1 drivers
v0x7fb91c65bed0_0 .net "mem_enable_o", 0 0, L_0x7fb91c65e560;  alias, 1 drivers
v0x7fb91c65bf60_0 .net "mem_to_dcache_ack", 0 0, L_0x7fb91c65e850;  1 drivers
v0x7fb91c65bff0_0 .net "mem_to_dcache_data", 255 0, L_0x7fb91c65e770;  1 drivers
v0x7fb91c65c080_0 .net "mem_write_o", 0 0, L_0x7fb91c65e610;  alias, 1 drivers
v0x7fb91c65aa60_0 .net/s "mempreALUd2", 31 0, v0x7fb91c648ed0_0;  1 drivers
v0x7fb91c65ab30_0 .net "rst_i", 0 0, v0x7fb91c65da00_0;  1 drivers
v0x7fb91c65abc0_0 .net "start_i", 0 0, v0x7fb91c65daa0_0;  1 drivers
v0x7fb91c65c110_0 .net "toFlush", 0 0, L_0x7fb91c65ea80;  1 drivers
v0x7fb91c65c1e0_0 .net "update_addr", 31 0, v0x7fb91c646fb0_0;  1 drivers
v0x7fb91c65c2b0_0 .net/s "wbALUResult", 31 0, v0x7fb91c64dfc0_0;  1 drivers
v0x7fb91c65c380_0 .net/s "wbDMdata", 31 0, v0x7fb91c64e050_0;  1 drivers
v0x7fb91c65c450_0 .net "wbMemtoReg", 0 0, v0x7fb91c64e160_0;  1 drivers
v0x7fb91c65c520_0 .net "wbRd", 4 0, v0x7fb91c64e1f0_0;  1 drivers
v0x7fb91c65c5b0_0 .net "wbRegWrite", 0 0, v0x7fb91c64e2a0_0;  1 drivers
v0x7fb91c65c640_0 .net/s "wbWriteData", 31 0, L_0x7fb91c6659f0;  1 drivers
L_0x7fb91c65e9e0 .cmp/eq 32, L_0x7fb91c65f8f0, L_0x7fb91c660200;
L_0x7fb91c65f060 .part v0x7fb91c64cd90_0, 0, 7;
L_0x7fb91c660320 .part v0x7fb91c64cd90_0, 15, 5;
L_0x7fb91c6604c0 .part v0x7fb91c64cd90_0, 20, 5;
L_0x7fb91c661540 .part v0x7fb91c64cd90_0, 15, 5;
L_0x7fb91c6616e0 .part v0x7fb91c64cd90_0, 20, 5;
L_0x7fb91c6619f0 .part v0x7fb91c64cd90_0, 25, 7;
L_0x7fb91c661a90 .part v0x7fb91c64cd90_0, 12, 3;
L_0x7fb91c661b30 .concat [ 3 7 0 0], L_0x7fb91c661a90, L_0x7fb91c6619f0;
L_0x7fb91c661cc0 .part v0x7fb91c64cd90_0, 15, 5;
L_0x7fb91c661d60 .part v0x7fb91c64cd90_0, 20, 5;
L_0x7fb91c661e60 .part v0x7fb91c64cd90_0, 7, 5;
S_0x7fb91c61c3a0 .scope module, "ALU" "ALU" 3 274, 4 13 0, S_0x7fb91c631db0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data1_i";
    .port_info 1 /INPUT 32 "data2_i";
    .port_info 2 /INPUT 3 "ALUCtrl_i";
    .port_info 3 /OUTPUT 32 "data_o";
v0x7fb91c60e4b0_0 .net "ALUCtrl_i", 2 0, v0x7fb91c646890_0;  alias, 1 drivers
v0x7fb91c645f20_0 .net/s "data1_i", 31 0, v0x7fb91c64e6e0_0;  alias, 1 drivers
v0x7fb91c645fc0_0 .net/s "data2_i", 31 0, L_0x7fb91c661f00;  alias, 1 drivers
v0x7fb91c646050_0 .var/s "data_o", 31 0;
E_0x7fb91c617d00 .event edge, v0x7fb91c60e4b0_0, v0x7fb91c645f20_0, v0x7fb91c645fc0_0;
S_0x7fb91c646120 .scope module, "ALU_Control" "ALU_Control" 3 265, 5 2 0, S_0x7fb91c631db0;
 .timescale 0 0;
    .port_info 0 /INPUT 10 "funct_i";
    .port_info 1 /INPUT 2 "ALUOp_i";
    .port_info 2 /OUTPUT 3 "ALUCtrl_o";
P_0x7fb91c6462f0 .param/l "ADD" 0 5 12, C4<011>;
P_0x7fb91c646330 .param/l "AND" 0 5 9, C4<000>;
P_0x7fb91c646370 .param/l "LS" 0 5 18, C4<011>;
P_0x7fb91c6463b0 .param/l "MUL" 0 5 14, C4<101>;
P_0x7fb91c6463f0 .param/l "NoOp" 0 5 19, C4<110>;
P_0x7fb91c646430 .param/l "SLL" 0 5 11, C4<010>;
P_0x7fb91c646470 .param/l "SRAI" 0 5 15, C4<111>;
P_0x7fb91c6464b0 .param/l "SUB" 0 5 13, C4<100>;
P_0x7fb91c6464f0 .param/l "XOR" 0 5 10, C4<001>;
v0x7fb91c646890_0 .var "ALUCtrl_o", 2 0;
v0x7fb91c646960_0 .net "ALUOp_i", 1 0, v0x7fb91c64b230_0;  alias, 1 drivers
v0x7fb91c646a00_0 .net "funct_i", 9 0, v0x7fb91c64b910_0;  alias, 1 drivers
E_0x7fb91c646850 .event edge, v0x7fb91c646960_0, v0x7fb91c646a00_0;
S_0x7fb91c646b10 .scope module, "Add_PC" "Adder" 3 129, 6 3 0, S_0x7fb91c631db0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data1_i";
    .port_info 1 /INPUT 32 "data2_i";
    .port_info 2 /OUTPUT 32 "data_o";
v0x7fb91c646d80_0 .net "data1_i", 31 0, v0x7fb91c650350_0;  alias, 1 drivers
v0x7fb91c646e40_0 .net "data2_i", 31 0, L_0x7fb91c763008;  alias, 1 drivers
v0x7fb91c646ef0_0 .net "data_o", 31 0, v0x7fb91c646fb0_0;  alias, 1 drivers
v0x7fb91c646fb0_0 .var "data_o_reg", 31 0;
E_0x7fb91c646d40 .event edge, v0x7fb91c646d80_0, v0x7fb91c646e40_0;
S_0x7fb91c6470b0 .scope module, "Bh_Adder" "Adder" 3 200, 6 3 0, S_0x7fb91c631db0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data1_i";
    .port_info 1 /INPUT 32 "data2_i";
    .port_info 2 /OUTPUT 32 "data_o";
v0x7fb91c647310_0 .net "data1_i", 31 0, v0x7fb91c64caa0_0;  alias, 1 drivers
v0x7fb91c6473d0_0 .net "data2_i", 31 0, L_0x7fb91c661820;  alias, 1 drivers
v0x7fb91c647480_0 .net "data_o", 31 0, v0x7fb91c647540_0;  alias, 1 drivers
v0x7fb91c647540_0 .var "data_o_reg", 31 0;
E_0x7fb91c6472c0 .event edge, v0x7fb91c647310_0, v0x7fb91c6473d0_0;
S_0x7fb91c647640 .scope module, "Control" "Control" 3 159, 7 2 0, S_0x7fb91c631db0;
 .timescale 0 0;
    .port_info 0 /INPUT 7 "Op_i";
    .port_info 1 /INPUT 1 "NoOp_i";
    .port_info 2 /OUTPUT 1 "RegWrite_o";
    .port_info 3 /OUTPUT 1 "MemtoReg_o";
    .port_info 4 /OUTPUT 1 "MemRead_o";
    .port_info 5 /OUTPUT 1 "MemWrite_o";
    .port_info 6 /OUTPUT 2 "ALUOp_o";
    .port_info 7 /OUTPUT 1 "ALUSrc_o";
    .port_info 8 /OUTPUT 1 "Branch_o";
v0x7fb91c6479a0_0 .var "ALUOp_o", 1 0;
v0x7fb91c647a60_0 .var "ALUSrc_o", 0 0;
v0x7fb91c647b00_0 .var "Branch_o", 0 0;
v0x7fb91c647b90_0 .var "MemRead_o", 0 0;
v0x7fb91c647c30_0 .var "MemWrite_o", 0 0;
v0x7fb91c647d10_0 .var "MemtoReg_o", 0 0;
v0x7fb91c647db0_0 .net "NoOp_i", 0 0, L_0x7fb91c661090;  alias, 1 drivers
v0x7fb91c647e50_0 .net "Op_i", 6 0, L_0x7fb91c65f060;  1 drivers
v0x7fb91c647f00_0 .var "RegWrite_o", 0 0;
E_0x7fb91c647970 .event edge, v0x7fb91c647e50_0, v0x7fb91c647db0_0;
S_0x7fb91c6480e0 .scope module, "EXMEM" "EXMEM" 3 282, 8 1 0, S_0x7fb91c631db0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 1 "memStall_i";
    .port_info 2 /INPUT 1 "exRegWrite";
    .port_info 3 /INPUT 1 "exMemtoReg";
    .port_info 4 /INPUT 1 "exMemRead";
    .port_info 5 /INPUT 1 "exMemWrite";
    .port_info 6 /INPUT 32 "exALUresult";
    .port_info 7 /INPUT 32 "expreALUd2";
    .port_info 8 /INPUT 5 "exRd";
    .port_info 9 /OUTPUT 1 "memRegWrite";
    .port_info 10 /OUTPUT 1 "memMemtoReg";
    .port_info 11 /OUTPUT 1 "memMemRead";
    .port_info 12 /OUTPUT 1 "memMemWrite";
    .port_info 13 /OUTPUT 32 "memALUresult";
    .port_info 14 /OUTPUT 32 "mempreALUd2";
    .port_info 15 /OUTPUT 5 "memRd";
v0x7fb91c648460_0 .net "clk_i", 0 0, v0x7fb91c65d960_0;  alias, 1 drivers
v0x7fb91c648510_0 .net "exALUresult", 31 0, v0x7fb91c646050_0;  alias, 1 drivers
v0x7fb91c6485d0_0 .net "exMemRead", 0 0, v0x7fb91c64b3e0_0;  alias, 1 drivers
v0x7fb91c648680_0 .net "exMemWrite", 0 0, v0x7fb91c64b4f0_0;  alias, 1 drivers
v0x7fb91c648710_0 .net "exMemtoReg", 0 0, v0x7fb91c64b580_0;  alias, 1 drivers
v0x7fb91c6487f0_0 .net "exRd", 4 0, v0x7fb91c64b610_0;  alias, 1 drivers
v0x7fb91c6488a0_0 .net "exRegWrite", 0 0, v0x7fb91c64b6e0_0;  alias, 1 drivers
v0x7fb91c648940_0 .net "expreALUd2", 31 0, v0x7fb91c64ed70_0;  alias, 1 drivers
v0x7fb91c6489f0_0 .var "memALUresult", 31 0;
v0x7fb91c648b00_0 .var "memMemRead", 0 0;
v0x7fb91c648ba0_0 .var "memMemWrite", 0 0;
v0x7fb91c648c40_0 .var "memMemtoReg", 0 0;
v0x7fb91c648ce0_0 .var "memRd", 4 0;
v0x7fb91c648d90_0 .var "memRegWrite", 0 0;
v0x7fb91c648e30_0 .net "memStall_i", 0 0, L_0x7fb91c6623f0;  alias, 1 drivers
v0x7fb91c648ed0_0 .var "mempreALUd2", 31 0;
E_0x7fb91c647cc0 .event posedge, v0x7fb91c648460_0;
S_0x7fb91c649100 .scope module, "FW" "FWUnit" 3 351, 9 1 0, S_0x7fb91c631db0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "memRegWrite_i";
    .port_info 1 /INPUT 5 "memRd_i";
    .port_info 2 /INPUT 1 "wbRegWrite_i";
    .port_info 3 /INPUT 5 "wbRd_i";
    .port_info 4 /INPUT 5 "exRs1_i";
    .port_info 5 /INPUT 5 "exRs2_i";
    .port_info 6 /OUTPUT 2 "ForwardA_o";
    .port_info 7 /OUTPUT 2 "ForwardB_o";
v0x7fb91c6493f0_0 .var "ForwardA_o", 1 0;
v0x7fb91c6494b0_0 .var "ForwardB_o", 1 0;
v0x7fb91c649550_0 .net "exRs1_i", 4 0, v0x7fb91c64b9a0_0;  alias, 1 drivers
v0x7fb91c6495e0_0 .net "exRs2_i", 4 0, v0x7fb91c64ba30_0;  alias, 1 drivers
v0x7fb91c649670_0 .net "memRd_i", 4 0, v0x7fb91c648ce0_0;  alias, 1 drivers
v0x7fb91c649740_0 .net "memRegWrite_i", 0 0, v0x7fb91c648d90_0;  alias, 1 drivers
v0x7fb91c6497f0_0 .net "wbRd_i", 4 0, v0x7fb91c64e1f0_0;  alias, 1 drivers
v0x7fb91c649880_0 .net "wbRegWrite_i", 0 0, v0x7fb91c64e2a0_0;  alias, 1 drivers
E_0x7fb91c649380/0 .event edge, v0x7fb91c648d90_0, v0x7fb91c648ce0_0, v0x7fb91c649550_0, v0x7fb91c649880_0;
E_0x7fb91c649380/1 .event edge, v0x7fb91c6497f0_0, v0x7fb91c6495e0_0;
E_0x7fb91c649380 .event/or E_0x7fb91c649380/0, E_0x7fb91c649380/1;
S_0x7fb91c6499d0 .scope module, "HzDetectionUnit" "HzDetectionUnit" 3 185, 10 2 0, S_0x7fb91c631db0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "EXMemRead_i";
    .port_info 1 /INPUT 5 "EXRd_i";
    .port_info 2 /INPUT 5 "IDRs1_i";
    .port_info 3 /INPUT 5 "IDRs2_i";
    .port_info 4 /OUTPUT 1 "NoOp_o";
    .port_info 5 /OUTPUT 1 "Stall_o";
    .port_info 6 /OUTPUT 1 "PCWrite_o";
L_0x7fb91c763290 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x7fb91c660d70 .functor XNOR 1, v0x7fb91c64aac0_0, L_0x7fb91c763290, C4<0>, C4<0>;
L_0x7fb91c763368 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x7fb91c660fa0 .functor XNOR 1, v0x7fb91c64aac0_0, L_0x7fb91c763368, C4<0>, C4<0>;
L_0x7fb91c763440 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x7fb91c6611f0 .functor XNOR 1, v0x7fb91c64aac0_0, L_0x7fb91c763440, C4<0>, C4<0>;
v0x7fb91c649ca0_0 .net "EXMemRead_i", 0 0, v0x7fb91c64b3e0_0;  alias, 1 drivers
v0x7fb91c649d60_0 .net "EXRd_i", 4 0, v0x7fb91c64b610_0;  alias, 1 drivers
v0x7fb91c649e10_0 .net "IDRs1_i", 4 0, L_0x7fb91c661540;  1 drivers
v0x7fb91c649ec0_0 .net "IDRs2_i", 4 0, L_0x7fb91c6616e0;  1 drivers
v0x7fb91c649f70_0 .net "NoOp_o", 0 0, L_0x7fb91c661090;  alias, 1 drivers
v0x7fb91c64a040_0 .net "PCWrite_o", 0 0, L_0x7fb91c660e40;  alias, 1 drivers
v0x7fb91c64a0d0_0 .net "Stall_o", 0 0, L_0x7fb91c6613e0;  alias, 1 drivers
v0x7fb91c64a170_0 .net/2u *"_ivl_0", 0 0, L_0x7fb91c763290;  1 drivers
v0x7fb91c64a220_0 .net/2u *"_ivl_10", 0 0, L_0x7fb91c763368;  1 drivers
v0x7fb91c64a350_0 .net *"_ivl_12", 0 0, L_0x7fb91c660fa0;  1 drivers
L_0x7fb91c7633b0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x7fb91c64a3f0_0 .net/2u *"_ivl_14", 0 0, L_0x7fb91c7633b0;  1 drivers
L_0x7fb91c7633f8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fb91c64a4a0_0 .net/2u *"_ivl_16", 0 0, L_0x7fb91c7633f8;  1 drivers
v0x7fb91c64a550_0 .net *"_ivl_2", 0 0, L_0x7fb91c660d70;  1 drivers
v0x7fb91c64a5f0_0 .net/2u *"_ivl_20", 0 0, L_0x7fb91c763440;  1 drivers
v0x7fb91c64a6a0_0 .net *"_ivl_22", 0 0, L_0x7fb91c6611f0;  1 drivers
L_0x7fb91c763488 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x7fb91c64a740_0 .net/2u *"_ivl_24", 0 0, L_0x7fb91c763488;  1 drivers
L_0x7fb91c7634d0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fb91c64a7f0_0 .net/2u *"_ivl_26", 0 0, L_0x7fb91c7634d0;  1 drivers
L_0x7fb91c7632d8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fb91c64a980_0 .net/2u *"_ivl_4", 0 0, L_0x7fb91c7632d8;  1 drivers
L_0x7fb91c763320 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x7fb91c64aa10_0 .net/2u *"_ivl_6", 0 0, L_0x7fb91c763320;  1 drivers
v0x7fb91c64aac0_0 .var "flag", 0 0;
E_0x7fb91c649c40 .event edge, v0x7fb91c6485d0_0, v0x7fb91c649e10_0, v0x7fb91c6487f0_0, v0x7fb91c649ec0_0;
L_0x7fb91c660e40 .functor MUXZ 1, L_0x7fb91c763320, L_0x7fb91c7632d8, L_0x7fb91c660d70, C4<>;
L_0x7fb91c661090 .functor MUXZ 1, L_0x7fb91c7633f8, L_0x7fb91c7633b0, L_0x7fb91c660fa0, C4<>;
L_0x7fb91c6613e0 .functor MUXZ 1, L_0x7fb91c7634d0, L_0x7fb91c763488, L_0x7fb91c6611f0, C4<>;
S_0x7fb91c64ac10 .scope module, "IDEX" "IDEX" 3 206, 11 2 0, S_0x7fb91c631db0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 1 "idRegWrite_i";
    .port_info 2 /INPUT 1 "idMemtoReg_i";
    .port_info 3 /INPUT 1 "idMemRead_i";
    .port_info 4 /INPUT 1 "idMemWrite_i";
    .port_info 5 /INPUT 2 "idALUOp_i";
    .port_info 6 /INPUT 1 "idALUSrc_i";
    .port_info 7 /INPUT 32 "iddata1_i";
    .port_info 8 /INPUT 32 "iddata2_i";
    .port_info 9 /INPUT 32 "idImm_i";
    .port_info 10 /INPUT 10 "idfunc10_i";
    .port_info 11 /INPUT 5 "idrs1_i";
    .port_info 12 /INPUT 5 "idrs2_i";
    .port_info 13 /INPUT 5 "idRd_i";
    .port_info 14 /INPUT 1 "memStall_i";
    .port_info 15 /OUTPUT 1 "exRegWrite_o";
    .port_info 16 /OUTPUT 1 "exMemtoReg_o";
    .port_info 17 /OUTPUT 1 "exMemRead_o";
    .port_info 18 /OUTPUT 1 "exMemWrite_o";
    .port_info 19 /OUTPUT 2 "exALUOp_o";
    .port_info 20 /OUTPUT 1 "exALUSrc_o";
    .port_info 21 /OUTPUT 32 "exdata1_o";
    .port_info 22 /OUTPUT 32 "exdata2_o";
    .port_info 23 /OUTPUT 32 "exImm_o";
    .port_info 24 /OUTPUT 10 "exfunc10_o";
    .port_info 25 /OUTPUT 5 "exrs1_o";
    .port_info 26 /OUTPUT 5 "exrs2_o";
    .port_info 27 /OUTPUT 5 "exRd_o";
    .port_info 28 /NODIR 0 "";
v0x7fb91c64b1a0_0 .net "clk_i", 0 0, v0x7fb91c65d960_0;  alias, 1 drivers
v0x7fb91c64b230_0 .var "exALUOp_o", 1 0;
v0x7fb91c64b2c0_0 .var "exALUSrc_o", 0 0;
v0x7fb91c64b350_0 .var "exImm_o", 31 0;
v0x7fb91c64b3e0_0 .var "exMemRead_o", 0 0;
v0x7fb91c64b4f0_0 .var "exMemWrite_o", 0 0;
v0x7fb91c64b580_0 .var "exMemtoReg_o", 0 0;
v0x7fb91c64b610_0 .var "exRd_o", 4 0;
v0x7fb91c64b6e0_0 .var "exRegWrite_o", 0 0;
v0x7fb91c64b7f0_0 .var "exdata1_o", 31 0;
v0x7fb91c64b880_0 .var "exdata2_o", 31 0;
v0x7fb91c64b910_0 .var "exfunc10_o", 9 0;
v0x7fb91c64b9a0_0 .var "exrs1_o", 4 0;
v0x7fb91c64ba30_0 .var "exrs2_o", 4 0;
v0x7fb91c64bae0_0 .net "idALUOp_i", 1 0, v0x7fb91c6479a0_0;  alias, 1 drivers
v0x7fb91c64bb90_0 .net "idALUSrc_i", 0 0, v0x7fb91c647a60_0;  alias, 1 drivers
v0x7fb91c64bc40_0 .net "idImm_i", 31 0, L_0x7fb91c6609e0;  alias, 1 drivers
v0x7fb91c64bdd0_0 .net "idMemRead_i", 0 0, v0x7fb91c647b90_0;  alias, 1 drivers
v0x7fb91c64be80_0 .net "idMemWrite_i", 0 0, v0x7fb91c647c30_0;  alias, 1 drivers
v0x7fb91c64bf10_0 .net "idMemtoReg_i", 0 0, v0x7fb91c647d10_0;  alias, 1 drivers
v0x7fb91c64bfa0_0 .net "idRd_i", 4 0, L_0x7fb91c661e60;  1 drivers
v0x7fb91c64c030_0 .net "idRegWrite_i", 0 0, v0x7fb91c647f00_0;  alias, 1 drivers
v0x7fb91c64c0c0_0 .net "iddata1_i", 31 0, L_0x7fb91c65f8f0;  alias, 1 drivers
v0x7fb91c64c150_0 .net "iddata2_i", 31 0, L_0x7fb91c660200;  alias, 1 drivers
v0x7fb91c64c1e0_0 .net "idfunc10_i", 9 0, L_0x7fb91c661b30;  1 drivers
v0x7fb91c64c290_0 .net "idrs1_i", 4 0, L_0x7fb91c661cc0;  1 drivers
v0x7fb91c64c340_0 .net "idrs2_i", 4 0, L_0x7fb91c661d60;  1 drivers
v0x7fb91c64c3f0_0 .net "memStall_i", 0 0, L_0x7fb91c6623f0;  alias, 1 drivers
S_0x7fb91c64c730 .scope module, "IFID" "IFID" 3 147, 12 1 0, S_0x7fb91c631db0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 1 "Flush_i";
    .port_info 2 /INPUT 1 "Stall_i";
    .port_info 3 /INPUT 1 "memStall_i";
    .port_info 4 /INPUT 32 "instr_i";
    .port_info 5 /INPUT 32 "nowPC_i";
    .port_info 6 /OUTPUT 32 "instr_o";
    .port_info 7 /OUTPUT 32 "PCval_o";
v0x7fb91c64c9f0_0 .net "Flush_i", 0 0, L_0x7fb91c65ea80;  alias, 1 drivers
v0x7fb91c64caa0_0 .var "PCval_o", 31 0;
v0x7fb91c64ae20_0 .net "Stall_i", 0 0, L_0x7fb91c6613e0;  alias, 1 drivers
v0x7fb91c64cb60_0 .net "clk_i", 0 0, v0x7fb91c65d960_0;  alias, 1 drivers
L_0x7fb91c763098 .functor BUFT 1, C4<00000000000000000001000000110011>, C4<0>, C4<0>, C4<0>;
v0x7fb91c64cc30_0 .net "harmless_op", 31 0, L_0x7fb91c763098;  1 drivers
v0x7fb91c64cd00_0 .net "instr_i", 31 0, L_0x7fb91c65efb0;  alias, 1 drivers
v0x7fb91c64cd90_0 .var "instr_o", 31 0;
v0x7fb91c64ce20_0 .net "memStall_i", 0 0, L_0x7fb91c6623f0;  alias, 1 drivers
v0x7fb91c64cef0_0 .net "nowPC_i", 31 0, v0x7fb91c650350_0;  alias, 1 drivers
S_0x7fb91c64d060 .scope module, "Instruction_Memory" "Instruction_Memory" 3 142, 13 1 0, S_0x7fb91c631db0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr_i";
    .port_info 1 /OUTPUT 32 "instr_o";
L_0x7fb91c65efb0 .functor BUFZ 32, L_0x7fb91c65ed50, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x7fb91c64d260_0 .net *"_ivl_0", 31 0, L_0x7fb91c65ed50;  1 drivers
v0x7fb91c64d320_0 .net *"_ivl_2", 31 0, L_0x7fb91c65ee90;  1 drivers
v0x7fb91c64d3c0_0 .net *"_ivl_4", 29 0, L_0x7fb91c65edf0;  1 drivers
L_0x7fb91c763050 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fb91c64d450_0 .net *"_ivl_6", 1 0, L_0x7fb91c763050;  1 drivers
v0x7fb91c64d500_0 .net "addr_i", 31 0, v0x7fb91c650350_0;  alias, 1 drivers
v0x7fb91c64d620_0 .net "instr_o", 31 0, L_0x7fb91c65efb0;  alias, 1 drivers
v0x7fb91c64d6b0 .array "memory", 255 0, 31 0;
L_0x7fb91c65ed50 .array/port v0x7fb91c64d6b0, L_0x7fb91c65ee90;
L_0x7fb91c65edf0 .part v0x7fb91c650350_0, 2, 30;
L_0x7fb91c65ee90 .concat [ 30 2 0 0], L_0x7fb91c65edf0, L_0x7fb91c763050;
S_0x7fb91c64d760 .scope module, "MEMWB" "MEMWB" 3 326, 14 1 0, S_0x7fb91c631db0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 1 "memStall_i";
    .port_info 2 /INPUT 1 "memRegWrite";
    .port_info 3 /INPUT 1 "memMemtoReg";
    .port_info 4 /INPUT 32 "memALUResult";
    .port_info 5 /INPUT 32 "memDMdata";
    .port_info 6 /INPUT 5 "memRd";
    .port_info 7 /OUTPUT 1 "wbRegWrite";
    .port_info 8 /OUTPUT 1 "wbMemtoReg";
    .port_info 9 /OUTPUT 32 "wbALUResult";
    .port_info 10 /OUTPUT 5 "wbRd";
    .port_info 11 /OUTPUT 32 "wbDMdata";
v0x7fb91c64daa0_0 .net "clk_i", 0 0, v0x7fb91c65d960_0;  alias, 1 drivers
v0x7fb91c64db30_0 .net "memALUResult", 31 0, v0x7fb91c6489f0_0;  alias, 1 drivers
v0x7fb91c64dbf0_0 .net "memDMdata", 31 0, L_0x7fb91c6624e0;  alias, 1 drivers
v0x7fb91c64dca0_0 .net "memMemtoReg", 0 0, v0x7fb91c648c40_0;  alias, 1 drivers
v0x7fb91c64dd50_0 .net "memRd", 4 0, v0x7fb91c648ce0_0;  alias, 1 drivers
v0x7fb91c64de60_0 .net "memRegWrite", 0 0, v0x7fb91c648d90_0;  alias, 1 drivers
v0x7fb91c64df30_0 .net "memStall_i", 0 0, L_0x7fb91c6623f0;  alias, 1 drivers
v0x7fb91c64dfc0_0 .var "wbALUResult", 31 0;
v0x7fb91c64e050_0 .var "wbDMdata", 31 0;
v0x7fb91c64e160_0 .var "wbMemtoReg", 0 0;
v0x7fb91c64e1f0_0 .var "wbRd", 4 0;
v0x7fb91c64e2a0_0 .var "wbRegWrite", 0 0;
S_0x7fb91c64e410 .scope module, "MUX_ALU1" "MUX4" 3 243, 15 1 0, S_0x7fb91c631db0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "exdata_i";
    .port_info 1 /INPUT 32 "wbWriteData_i";
    .port_info 2 /INPUT 32 "memALUResult_i";
    .port_info 3 /INPUT 2 "select_i";
    .port_info 4 /OUTPUT 32 "data_o";
v0x7fb91c64e6e0_0 .var "data_o", 31 0;
v0x7fb91c64e7b0_0 .net "exdata_i", 31 0, v0x7fb91c64b7f0_0;  alias, 1 drivers
v0x7fb91c64e840_0 .net "memALUResult_i", 31 0, v0x7fb91c6489f0_0;  alias, 1 drivers
v0x7fb91c64e910_0 .net "select_i", 1 0, v0x7fb91c6493f0_0;  alias, 1 drivers
v0x7fb91c64e9a0_0 .net "wbWriteData_i", 31 0, L_0x7fb91c6659f0;  alias, 1 drivers
E_0x7fb91c64e680 .event edge, v0x7fb91c6493f0_0, v0x7fb91c64b7f0_0, v0x7fb91c64e9a0_0, v0x7fb91c6489f0_0;
S_0x7fb91c64eae0 .scope module, "MUX_ALU2" "MUX4" 3 250, 15 1 0, S_0x7fb91c631db0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "exdata_i";
    .port_info 1 /INPUT 32 "wbWriteData_i";
    .port_info 2 /INPUT 32 "memALUResult_i";
    .port_info 3 /INPUT 2 "select_i";
    .port_info 4 /OUTPUT 32 "data_o";
v0x7fb91c64ed70_0 .var "data_o", 31 0;
v0x7fb91c64ee30_0 .net "exdata_i", 31 0, v0x7fb91c64b880_0;  alias, 1 drivers
v0x7fb91c64eee0_0 .net "memALUResult_i", 31 0, v0x7fb91c6489f0_0;  alias, 1 drivers
v0x7fb91c64ef90_0 .net "select_i", 1 0, v0x7fb91c6494b0_0;  alias, 1 drivers
v0x7fb91c64f040_0 .net "wbWriteData_i", 31 0, L_0x7fb91c6659f0;  alias, 1 drivers
E_0x7fb91c64ed20 .event edge, v0x7fb91c6494b0_0, v0x7fb91c64b880_0, v0x7fb91c64e9a0_0, v0x7fb91c6489f0_0;
S_0x7fb91c64f180 .scope module, "MUX_ALUSrc" "MUX32" 3 258, 16 1 0, S_0x7fb91c631db0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data1_i";
    .port_info 1 /INPUT 32 "data2_i";
    .port_info 2 /INPUT 1 "select_i";
    .port_info 3 /OUTPUT 32 "data_o";
v0x7fb91c64f3c0_0 .net "data1_i", 31 0, v0x7fb91c64ed70_0;  alias, 1 drivers
v0x7fb91c64f4b0_0 .net "data2_i", 31 0, v0x7fb91c64b350_0;  alias, 1 drivers
v0x7fb91c64f540_0 .net "data_o", 31 0, L_0x7fb91c661f00;  alias, 1 drivers
v0x7fb91c64f5f0_0 .net "select_i", 0 0, v0x7fb91c64b2c0_0;  alias, 1 drivers
L_0x7fb91c661f00 .functor MUXZ 32, v0x7fb91c64ed70_0, v0x7fb91c64b350_0, v0x7fb91c64b2c0_0, C4<>;
S_0x7fb91c64f6d0 .scope module, "MUX_MemtoReg" "MUX32" 3 343, 16 1 0, S_0x7fb91c631db0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data1_i";
    .port_info 1 /INPUT 32 "data2_i";
    .port_info 2 /INPUT 1 "select_i";
    .port_info 3 /OUTPUT 32 "data_o";
v0x7fb91c64f8f0_0 .net "data1_i", 31 0, v0x7fb91c64dfc0_0;  alias, 1 drivers
v0x7fb91c64f9c0_0 .net "data2_i", 31 0, v0x7fb91c64e050_0;  alias, 1 drivers
v0x7fb91c64fa70_0 .net "data_o", 31 0, L_0x7fb91c6659f0;  alias, 1 drivers
v0x7fb91c64fb60_0 .net "select_i", 0 0, v0x7fb91c64e160_0;  alias, 1 drivers
L_0x7fb91c6659f0 .functor MUXZ 32, v0x7fb91c64dfc0_0, v0x7fb91c64e050_0, v0x7fb91c64e160_0, C4<>;
S_0x7fb91c64fc30 .scope module, "PC" "PC" 3 117, 17 1 0, S_0x7fb91c631db0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 1 "rst_i";
    .port_info 2 /INPUT 1 "start_i";
    .port_info 3 /INPUT 1 "stall_i";
    .port_info 4 /INPUT 1 "memStall_i";
    .port_info 5 /INPUT 1 "PCWrite_i";
    .port_info 6 /INPUT 32 "pc_i";
    .port_info 7 /OUTPUT 32 "pc_o";
    .port_info 8 /NODIR 0 "";
v0x7fb91c650040_0 .net "PCWrite_i", 0 0, L_0x7fb91c660e40;  alias, 1 drivers
v0x7fb91c650100_0 .net "clk_i", 0 0, v0x7fb91c65d960_0;  alias, 1 drivers
v0x7fb91c650190_0 .net "memStall_i", 0 0, L_0x7fb91c6623f0;  alias, 1 drivers
v0x7fb91c6502c0_0 .net "pc_i", 31 0, L_0x7fb91c65ebb0;  alias, 1 drivers
v0x7fb91c650350_0 .var "pc_o", 31 0;
v0x7fb91c6503e0_0 .net "rst_i", 0 0, v0x7fb91c65da00_0;  alias, 1 drivers
v0x7fb91c650470_0 .net "stall_i", 0 0, L_0x7fb91c6613e0;  alias, 1 drivers
v0x7fb91c650540_0 .net "start_i", 0 0, v0x7fb91c65daa0_0;  alias, 1 drivers
E_0x7fb91c650010 .event posedge, v0x7fb91c6503e0_0, v0x7fb91c648460_0;
S_0x7fb91c650660 .scope module, "PCMUX" "MUX32" 3 136, 16 1 0, S_0x7fb91c631db0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data1_i";
    .port_info 1 /INPUT 32 "data2_i";
    .port_info 2 /INPUT 1 "select_i";
    .port_info 3 /OUTPUT 32 "data_o";
v0x7fb91c650880_0 .net "data1_i", 31 0, v0x7fb91c646fb0_0;  alias, 1 drivers
v0x7fb91c650950_0 .net "data2_i", 31 0, v0x7fb91c647540_0;  alias, 1 drivers
v0x7fb91c6509e0_0 .net "data_o", 31 0, L_0x7fb91c65ebb0;  alias, 1 drivers
v0x7fb91c650a90_0 .net "select_i", 0 0, L_0x7fb91c65ea80;  alias, 1 drivers
L_0x7fb91c65ebb0 .functor MUXZ 32, v0x7fb91c646fb0_0, v0x7fb91c647540_0, L_0x7fb91c65ea80, C4<>;
S_0x7fb91c650b70 .scope module, "Registers" "Registers" 3 170, 18 1 0, S_0x7fb91c631db0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 5 "RS1addr_i";
    .port_info 2 /INPUT 5 "RS2addr_i";
    .port_info 3 /INPUT 5 "RDaddr_i";
    .port_info 4 /INPUT 32 "RDdata_i";
    .port_info 5 /INPUT 1 "RegWrite_i";
    .port_info 6 /OUTPUT 32 "RS1data_o";
    .port_info 7 /OUTPUT 32 "RS2data_o";
L_0x7fb91c65f260 .functor AND 1, L_0x7fb91c65f100, v0x7fb91c64e2a0_0, C4<1>, C4<1>;
L_0x7fb91c65f5f0 .functor AND 1, L_0x7fb91c65f260, L_0x7fb91c65f4d0, C4<1>, C4<1>;
L_0x7fb91c65fb30 .functor AND 1, L_0x7fb91c65fa50, v0x7fb91c64e2a0_0, C4<1>, C4<1>;
L_0x7fb91c65fe90 .functor AND 1, L_0x7fb91c65fb30, L_0x7fb91c65fd20, C4<1>, C4<1>;
v0x7fb91c650e30_0 .net "RDaddr_i", 4 0, v0x7fb91c64e1f0_0;  alias, 1 drivers
v0x7fb91c650f20_0 .net "RDdata_i", 31 0, L_0x7fb91c6659f0;  alias, 1 drivers
v0x7fb91c650fb0_0 .net "RS1addr_i", 4 0, L_0x7fb91c660320;  1 drivers
v0x7fb91c651040_0 .net "RS1data_o", 31 0, L_0x7fb91c65f8f0;  alias, 1 drivers
v0x7fb91c651100_0 .net "RS2addr_i", 4 0, L_0x7fb91c6604c0;  1 drivers
v0x7fb91c6511e0_0 .net "RS2data_o", 31 0, L_0x7fb91c660200;  alias, 1 drivers
v0x7fb91c651280_0 .net "RegWrite_i", 0 0, v0x7fb91c64e2a0_0;  alias, 1 drivers
v0x7fb91c651350_0 .net *"_ivl_0", 0 0, L_0x7fb91c65f100;  1 drivers
v0x7fb91c6513e0_0 .net *"_ivl_10", 0 0, L_0x7fb91c65f4d0;  1 drivers
v0x7fb91c6514f0_0 .net *"_ivl_13", 0 0, L_0x7fb91c65f5f0;  1 drivers
v0x7fb91c651580_0 .net *"_ivl_14", 31 0, L_0x7fb91c65f700;  1 drivers
v0x7fb91c651630_0 .net *"_ivl_16", 6 0, L_0x7fb91c65f7a0;  1 drivers
L_0x7fb91c763170 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fb91c6516e0_0 .net *"_ivl_19", 1 0, L_0x7fb91c763170;  1 drivers
v0x7fb91c651790_0 .net *"_ivl_22", 0 0, L_0x7fb91c65fa50;  1 drivers
v0x7fb91c651830_0 .net *"_ivl_25", 0 0, L_0x7fb91c65fb30;  1 drivers
v0x7fb91c6518d0_0 .net *"_ivl_26", 31 0, L_0x7fb91c65fbe0;  1 drivers
L_0x7fb91c7631b8 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fb91c651980_0 .net *"_ivl_29", 26 0, L_0x7fb91c7631b8;  1 drivers
v0x7fb91c651b10_0 .net *"_ivl_3", 0 0, L_0x7fb91c65f260;  1 drivers
L_0x7fb91c763200 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fb91c651ba0_0 .net/2u *"_ivl_30", 31 0, L_0x7fb91c763200;  1 drivers
v0x7fb91c651c40_0 .net *"_ivl_32", 0 0, L_0x7fb91c65fd20;  1 drivers
v0x7fb91c651ce0_0 .net *"_ivl_35", 0 0, L_0x7fb91c65fe90;  1 drivers
v0x7fb91c651d80_0 .net *"_ivl_36", 31 0, L_0x7fb91c65ff40;  1 drivers
v0x7fb91c651e30_0 .net *"_ivl_38", 6 0, L_0x7fb91c65ffe0;  1 drivers
v0x7fb91c651ee0_0 .net *"_ivl_4", 31 0, L_0x7fb91c65f390;  1 drivers
L_0x7fb91c763248 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fb91c651f90_0 .net *"_ivl_41", 1 0, L_0x7fb91c763248;  1 drivers
L_0x7fb91c7630e0 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fb91c652040_0 .net *"_ivl_7", 26 0, L_0x7fb91c7630e0;  1 drivers
L_0x7fb91c763128 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fb91c6520f0_0 .net/2u *"_ivl_8", 31 0, L_0x7fb91c763128;  1 drivers
v0x7fb91c6521a0_0 .net "clk_i", 0 0, v0x7fb91c65d960_0;  alias, 1 drivers
v0x7fb91c652230 .array/s "register", 31 0, 31 0;
L_0x7fb91c65f100 .cmp/eq 5, L_0x7fb91c660320, v0x7fb91c64e1f0_0;
L_0x7fb91c65f390 .concat [ 5 27 0 0], L_0x7fb91c660320, L_0x7fb91c7630e0;
L_0x7fb91c65f4d0 .cmp/ne 32, L_0x7fb91c65f390, L_0x7fb91c763128;
L_0x7fb91c65f700 .array/port v0x7fb91c652230, L_0x7fb91c65f7a0;
L_0x7fb91c65f7a0 .concat [ 5 2 0 0], L_0x7fb91c660320, L_0x7fb91c763170;
L_0x7fb91c65f8f0 .functor MUXZ 32, L_0x7fb91c65f700, L_0x7fb91c6659f0, L_0x7fb91c65f5f0, C4<>;
L_0x7fb91c65fa50 .cmp/eq 5, L_0x7fb91c6604c0, v0x7fb91c64e1f0_0;
L_0x7fb91c65fbe0 .concat [ 5 27 0 0], L_0x7fb91c6604c0, L_0x7fb91c7631b8;
L_0x7fb91c65fd20 .cmp/ne 32, L_0x7fb91c65fbe0, L_0x7fb91c763200;
L_0x7fb91c65ff40 .array/port v0x7fb91c652230, L_0x7fb91c65ffe0;
L_0x7fb91c65ffe0 .concat [ 5 2 0 0], L_0x7fb91c6604c0, L_0x7fb91c763248;
L_0x7fb91c660200 .functor MUXZ 32, L_0x7fb91c65ff40, L_0x7fb91c6659f0, L_0x7fb91c65fe90, C4<>;
S_0x7fb91c652390 .scope module, "Shifter" "Shifter" 3 195, 19 14 0, S_0x7fb91c631db0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data_i";
    .port_info 1 /OUTPUT 32 "data_o";
v0x7fb91c652530_0 .net *"_ivl_2", 30 0, L_0x7fb91c661780;  1 drivers
L_0x7fb91c763518 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fb91c6525d0_0 .net *"_ivl_4", 0 0, L_0x7fb91c763518;  1 drivers
v0x7fb91c652670_0 .net "data_i", 31 0, L_0x7fb91c6609e0;  alias, 1 drivers
v0x7fb91c652720_0 .net "data_o", 31 0, L_0x7fb91c661820;  alias, 1 drivers
L_0x7fb91c661780 .part L_0x7fb91c6609e0, 0, 31;
L_0x7fb91c661820 .concat [ 1 31 0 0], L_0x7fb91c763518, L_0x7fb91c661780;
S_0x7fb91c6527e0 .scope module, "Sign_Extend" "Sign_Extend" 3 181, 20 1 0, S_0x7fb91c631db0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data_i";
    .port_info 1 /OUTPUT 32 "data_o";
v0x7fb91c652a20_0 .net *"_ivl_1", 6 0, L_0x7fb91c6605e0;  1 drivers
v0x7fb91c652ae0_0 .net *"_ivl_3", 2 0, L_0x7fb91c660680;  1 drivers
v0x7fb91c652b90_0 .net *"_ivl_7", 0 0, L_0x7fb91c6607c0;  1 drivers
v0x7fb91c652c50_0 .net *"_ivl_8", 19 0, L_0x7fb91c660860;  1 drivers
v0x7fb91c652d00_0 .net "data_i", 31 0, v0x7fb91c64cd90_0;  alias, 1 drivers
v0x7fb91c652de0_0 .net "data_o", 31 0, L_0x7fb91c6609e0;  alias, 1 drivers
v0x7fb91c652eb0_0 .var/s "imm", 11 0;
v0x7fb91c652f60_0 .net "opfunc3", 9 0, L_0x7fb91c660720;  1 drivers
E_0x7fb91c6529d0 .event edge, v0x7fb91c652f60_0, v0x7fb91c64cd90_0;
L_0x7fb91c6605e0 .part v0x7fb91c64cd90_0, 0, 7;
L_0x7fb91c660680 .part v0x7fb91c64cd90_0, 12, 3;
L_0x7fb91c660720 .concat [ 3 7 0 0], L_0x7fb91c660680, L_0x7fb91c6605e0;
L_0x7fb91c6607c0 .part v0x7fb91c652eb0_0, 11, 1;
LS_0x7fb91c660860_0_0 .concat [ 1 1 1 1], L_0x7fb91c6607c0, L_0x7fb91c6607c0, L_0x7fb91c6607c0, L_0x7fb91c6607c0;
LS_0x7fb91c660860_0_4 .concat [ 1 1 1 1], L_0x7fb91c6607c0, L_0x7fb91c6607c0, L_0x7fb91c6607c0, L_0x7fb91c6607c0;
LS_0x7fb91c660860_0_8 .concat [ 1 1 1 1], L_0x7fb91c6607c0, L_0x7fb91c6607c0, L_0x7fb91c6607c0, L_0x7fb91c6607c0;
LS_0x7fb91c660860_0_12 .concat [ 1 1 1 1], L_0x7fb91c6607c0, L_0x7fb91c6607c0, L_0x7fb91c6607c0, L_0x7fb91c6607c0;
LS_0x7fb91c660860_0_16 .concat [ 1 1 1 1], L_0x7fb91c6607c0, L_0x7fb91c6607c0, L_0x7fb91c6607c0, L_0x7fb91c6607c0;
LS_0x7fb91c660860_1_0 .concat [ 4 4 4 4], LS_0x7fb91c660860_0_0, LS_0x7fb91c660860_0_4, LS_0x7fb91c660860_0_8, LS_0x7fb91c660860_0_12;
LS_0x7fb91c660860_1_4 .concat [ 4 0 0 0], LS_0x7fb91c660860_0_16;
L_0x7fb91c660860 .concat [ 16 4 0 0], LS_0x7fb91c660860_1_0, LS_0x7fb91c660860_1_4;
L_0x7fb91c6609e0 .concat [ 12 20 0 0], v0x7fb91c652eb0_0, L_0x7fb91c660860;
S_0x7fb91c653040 .scope module, "dcache" "dcache_controller" 3 303, 21 3 0, S_0x7fb91c631db0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 1 "rst_i";
    .port_info 2 /INPUT 256 "mem_data_i";
    .port_info 3 /INPUT 1 "mem_ack_i";
    .port_info 4 /OUTPUT 256 "mem_data_o";
    .port_info 5 /OUTPUT 32 "mem_addr_o";
    .port_info 6 /OUTPUT 1 "mem_enable_o";
    .port_info 7 /OUTPUT 1 "mem_write_o";
    .port_info 8 /INPUT 32 "cpu_data_i";
    .port_info 9 /INPUT 32 "cpu_addr_i";
    .port_info 10 /INPUT 1 "cpu_MemRead_i";
    .port_info 11 /INPUT 1 "cpu_MemWrite_i";
    .port_info 12 /OUTPUT 32 "cpu_data_o";
    .port_info 13 /OUTPUT 1 "cpu_stall_o";
P_0x7fb91c653200 .param/l "STATE_IDLE" 0 21 68, C4<000>;
P_0x7fb91c653240 .param/l "STATE_MISS" 0 21 72, C4<100>;
P_0x7fb91c653280 .param/l "STATE_READMISS" 0 21 69, C4<001>;
P_0x7fb91c6532c0 .param/l "STATE_READMISSOK" 0 21 70, C4<010>;
P_0x7fb91c653300 .param/l "STATE_WRITEBACK" 0 21 71, C4<011>;
L_0x7fb91c662020 .functor OR 1, v0x7fb91c648b00_0, v0x7fb91c648ba0_0, C4<0>, C4<0>;
L_0x7fb91c657670 .functor NOT 1, v0x7fb91c656410_0, C4<0>, C4<0>, C4<0>;
L_0x7fb91c6623f0 .functor AND 1, L_0x7fb91c657670, L_0x7fb91c662020, C4<1>, C4<1>;
L_0x7fb91c6624e0 .functor BUFZ 32, v0x7fb91c657cf0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x7fb91c662840 .functor BUFZ 4, L_0x7fb91c662130, C4<0000>, C4<0000>, C4<0000>;
L_0x7fb91c662920 .functor BUFZ 1, L_0x7fb91c662020, C4<0>, C4<0>, C4<0>;
L_0x7fb91c6629d0 .functor OR 1, v0x7fb91c6578e0_0, L_0x7fb91c6632b0, C4<0>, C4<0>;
L_0x7fb91c663180 .functor BUFZ 256, v0x7fb91c656220_0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x7fb91c6632b0 .functor AND 1, v0x7fb91c656410_0, v0x7fb91c648ba0_0, C4<1>, C4<1>;
L_0x7fb91c663480 .functor BUFZ 1, L_0x7fb91c6632b0, C4<0>, C4<0>, C4<0>;
L_0x7fb91c763560 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x7fb91c657070_0 .net/2u *"_ivl_26", 0 0, L_0x7fb91c763560;  1 drivers
L_0x7fb91c7635a8 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x7fb91c657130_0 .net/2u *"_ivl_34", 4 0, L_0x7fb91c7635a8;  1 drivers
v0x7fb91c6571d0_0 .net *"_ivl_36", 31 0, L_0x7fb91c662db0;  1 drivers
L_0x7fb91c7635f0 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x7fb91c657260_0 .net/2u *"_ivl_38", 4 0, L_0x7fb91c7635f0;  1 drivers
v0x7fb91c657300_0 .net *"_ivl_40", 31 0, L_0x7fb91c662f20;  1 drivers
v0x7fb91c6573f0_0 .net *"_ivl_8", 0 0, L_0x7fb91c657670;  1 drivers
v0x7fb91c6574a0_0 .net "cache_dirty", 0 0, L_0x7fb91c663480;  1 drivers
v0x7fb91c657540_0 .net "cache_sram_data", 255 0, L_0x7fb91c662c60;  1 drivers
v0x7fb91c6575e0_0 .net "cache_sram_enable", 0 0, L_0x7fb91c662920;  1 drivers
v0x7fb91c657710_0 .net "cache_sram_index", 3 0, L_0x7fb91c662840;  1 drivers
v0x7fb91c6577a0_0 .net "cache_sram_tag", 24 0, L_0x7fb91c662ac0;  1 drivers
v0x7fb91c657830_0 .net "cache_sram_write", 0 0, L_0x7fb91c6629d0;  1 drivers
v0x7fb91c6578e0_0 .var "cache_write", 0 0;
v0x7fb91c657970_0 .net "clk_i", 0 0, v0x7fb91c65d960_0;  alias, 1 drivers
v0x7fb91c657a00_0 .net "cpu_MemRead_i", 0 0, v0x7fb91c648b00_0;  alias, 1 drivers
v0x7fb91c657ab0_0 .net "cpu_MemWrite_i", 0 0, v0x7fb91c648ba0_0;  alias, 1 drivers
v0x7fb91c657b60_0 .net "cpu_addr_i", 31 0, v0x7fb91c6489f0_0;  alias, 1 drivers
v0x7fb91c657cf0_0 .var "cpu_data", 31 0;
v0x7fb91c657d80_0 .net "cpu_data_i", 31 0, v0x7fb91c648ed0_0;  alias, 1 drivers
v0x7fb91c657e30_0 .net "cpu_data_o", 31 0, L_0x7fb91c6624e0;  alias, 1 drivers
v0x7fb91c657ec0_0 .net "cpu_index", 3 0, L_0x7fb91c662130;  1 drivers
v0x7fb91c657f50_0 .net "cpu_offset", 4 0, L_0x7fb91c6621d0;  1 drivers
v0x7fb91c657ff0_0 .net "cpu_req", 0 0, L_0x7fb91c662020;  1 drivers
v0x7fb91c658090_0 .net "cpu_stall_o", 0 0, L_0x7fb91c6623f0;  alias, 1 drivers
v0x7fb91c658120_0 .net "cpu_tag", 22 0, L_0x7fb91c662090;  1 drivers
v0x7fb91c6581d0_0 .net "hit", 0 0, v0x7fb91c656410_0;  1 drivers
v0x7fb91c658280_0 .net "mem_ack_i", 0 0, L_0x7fb91c65e850;  alias, 1 drivers
v0x7fb91c658310_0 .net "mem_addr_o", 31 0, L_0x7fb91c663080;  alias, 1 drivers
v0x7fb91c6583c0_0 .net "mem_data_i", 255 0, L_0x7fb91c65e770;  alias, 1 drivers
v0x7fb91c658470_0 .net "mem_data_o", 255 0, L_0x7fb91c663180;  alias, 1 drivers
v0x7fb91c658520_0 .var "mem_enable", 0 0;
v0x7fb91c6585c0_0 .net "mem_enable_o", 0 0, v0x7fb91c658520_0;  alias, 1 drivers
v0x7fb91c658660_0 .var "mem_write", 0 0;
v0x7fb91c657c00_0 .net "mem_write_o", 0 0, v0x7fb91c658660_0;  alias, 1 drivers
v0x7fb91c6588f0_0 .net "r_hit_data", 255 0, L_0x7fb91c6634f0;  1 drivers
v0x7fb91c658980_0 .net "rst_i", 0 0, v0x7fb91c65da00_0;  alias, 1 drivers
v0x7fb91c658a50_0 .net "sram_cache_data", 255 0, v0x7fb91c656220_0;  1 drivers
v0x7fb91c658ae0_0 .net "sram_cache_tag", 24 0, v0x7fb91c656c50_0;  1 drivers
v0x7fb91c658b70_0 .net "sram_dirty", 0 0, L_0x7fb91c662650;  1 drivers
v0x7fb91c658c00_0 .net "sram_tag", 22 0, L_0x7fb91c662720;  1 drivers
v0x7fb91c658cb0_0 .net "sram_valid", 0 0, L_0x7fb91c662550;  1 drivers
v0x7fb91c658d50_0 .var "state", 2 0;
v0x7fb91c658e00_0 .var "w_hit_data", 255 0;
v0x7fb91c658eb0_0 .var "write_back", 0 0;
v0x7fb91c658f50_0 .net "write_hit", 0 0, L_0x7fb91c6632b0;  1 drivers
E_0x7fb91c653670 .event edge, v0x7fb91c648ed0_0, v0x7fb91c6588f0_0, v0x7fb91c657f50_0;
E_0x7fb91c6536c0 .event edge, v0x7fb91c6588f0_0, v0x7fb91c657f50_0;
L_0x7fb91c662090 .part v0x7fb91c6489f0_0, 9, 23;
L_0x7fb91c662130 .part v0x7fb91c6489f0_0, 5, 4;
L_0x7fb91c6621d0 .part v0x7fb91c6489f0_0, 0, 5;
L_0x7fb91c662550 .part v0x7fb91c656c50_0, 24, 1;
L_0x7fb91c662650 .part v0x7fb91c656c50_0, 23, 1;
L_0x7fb91c662720 .part v0x7fb91c656c50_0, 0, 23;
L_0x7fb91c662ac0 .concat [ 23 1 1 0], L_0x7fb91c662090, L_0x7fb91c663480, L_0x7fb91c763560;
L_0x7fb91c662c60 .functor MUXZ 256, L_0x7fb91c65e770, v0x7fb91c658e00_0, v0x7fb91c656410_0, C4<>;
L_0x7fb91c662db0 .concat [ 5 4 23 0], L_0x7fb91c7635a8, L_0x7fb91c662130, L_0x7fb91c662720;
L_0x7fb91c662f20 .concat [ 5 4 23 0], L_0x7fb91c7635f0, L_0x7fb91c662130, L_0x7fb91c662090;
L_0x7fb91c663080 .functor MUXZ 32, L_0x7fb91c662f20, L_0x7fb91c662db0, v0x7fb91c658eb0_0, C4<>;
L_0x7fb91c6634f0 .functor MUXZ 256, L_0x7fb91c65e770, v0x7fb91c656220_0, v0x7fb91c656410_0, C4<>;
S_0x7fb91c653700 .scope module, "dcache_sram" "dcache_sram" 21 237, 22 1 0, S_0x7fb91c653040;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 1 "rst_i";
    .port_info 2 /INPUT 4 "addr_i";
    .port_info 3 /INPUT 25 "tag_i";
    .port_info 4 /INPUT 256 "data_i";
    .port_info 5 /INPUT 1 "enable_i";
    .port_info 6 /INPUT 1 "write_i";
    .port_info 7 /OUTPUT 25 "tag_o";
    .port_info 8 /OUTPUT 256 "data_o";
    .port_info 9 /OUTPUT 1 "hit_o";
    .port_info 10 /NODIR 0 "";
L_0x7fb91c664310 .functor AND 1, L_0x7fb91c663a10, L_0x7fb91c664270, C4<1>, C4<1>;
L_0x7fb91c664400 .functor NOT 1, L_0x7fb91c664310, C4<0>, C4<0>, C4<0>;
L_0x7fb91c664cb0 .functor AND 1, L_0x7fb91c663a10, L_0x7fb91c664b30, C4<1>, C4<1>;
L_0x7fb91c665860 .functor AND 1, L_0x7fb91c664270, L_0x7fb91c6657c0, C4<1>, C4<1>;
L_0x7fb91c6658d0 .functor OR 1, L_0x7fb91c664cb0, L_0x7fb91c665860, C4<0>, C4<0>;
v0x7fb91c653ca0_0 .net *"_ivl_0", 24 0, L_0x7fb91c663610;  1 drivers
L_0x7fb91c7636c8 .functor BUFT 1, C4<000000010>, C4<0>, C4<0>, C4<0>;
v0x7fb91c653d60_0 .net/2u *"_ivl_10", 8 0, L_0x7fb91c7636c8;  1 drivers
v0x7fb91c653e10_0 .net *"_ivl_100", 0 0, L_0x7fb91c6657c0;  1 drivers
v0x7fb91c653ec0_0 .net *"_ivl_13", 8 0, L_0x7fb91c6638b0;  1 drivers
v0x7fb91c653f70_0 .net *"_ivl_16", 24 0, L_0x7fb91c663b20;  1 drivers
v0x7fb91c654060_0 .net *"_ivl_18", 7 0, L_0x7fb91c663bc0;  1 drivers
v0x7fb91c654110_0 .net *"_ivl_2", 7 0, L_0x7fb91c6636b0;  1 drivers
L_0x7fb91c763710 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x7fb91c6541c0_0 .net *"_ivl_21", 3 0, L_0x7fb91c763710;  1 drivers
v0x7fb91c654270_0 .net *"_ivl_22", 8 0, L_0x7fb91c663d40;  1 drivers
L_0x7fb91c763758 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fb91c654380_0 .net *"_ivl_25", 0 0, L_0x7fb91c763758;  1 drivers
L_0x7fb91c7637a0 .functor BUFT 1, C4<000000010>, C4<0>, C4<0>, C4<0>;
v0x7fb91c654430_0 .net/2u *"_ivl_26", 8 0, L_0x7fb91c7637a0;  1 drivers
v0x7fb91c6544e0_0 .net *"_ivl_29", 8 0, L_0x7fb91c663e60;  1 drivers
L_0x7fb91c7637e8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fb91c654590_0 .net *"_ivl_34", 0 0, L_0x7fb91c7637e8;  1 drivers
v0x7fb91c654640_0 .net *"_ivl_35", 9 0, L_0x7fb91c663ff0;  1 drivers
L_0x7fb91c763b00 .functor BUFT 1, C4<0000000001>, C4<0>, C4<0>, C4<0>;
v0x7fb91c6546f0_0 .net/2u *"_ivl_39", 9 0, L_0x7fb91c763b00;  1 drivers
v0x7fb91c6547a0_0 .net *"_ivl_40", 9 0, L_0x7fb91c6640d0;  1 drivers
v0x7fb91c654850_0 .net *"_ivl_44", 0 0, L_0x7fb91c664310;  1 drivers
v0x7fb91c6549e0_0 .net *"_ivl_49", 22 0, L_0x7fb91c6644b0;  1 drivers
L_0x7fb91c763638 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x7fb91c654a70_0 .net *"_ivl_5", 3 0, L_0x7fb91c763638;  1 drivers
v0x7fb91c654b20_0 .net *"_ivl_50", 24 0, L_0x7fb91c6645c0;  1 drivers
v0x7fb91c654bd0_0 .net *"_ivl_52", 7 0, L_0x7fb91c664660;  1 drivers
L_0x7fb91c763830 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x7fb91c654c80_0 .net *"_ivl_55", 3 0, L_0x7fb91c763830;  1 drivers
v0x7fb91c654d30_0 .net *"_ivl_56", 8 0, L_0x7fb91c6647c0;  1 drivers
L_0x7fb91c763878 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fb91c654de0_0 .net *"_ivl_59", 0 0, L_0x7fb91c763878;  1 drivers
v0x7fb91c654e90_0 .net *"_ivl_6", 8 0, L_0x7fb91c663750;  1 drivers
L_0x7fb91c7638c0 .functor BUFT 1, C4<000000010>, C4<0>, C4<0>, C4<0>;
v0x7fb91c654f40_0 .net/2u *"_ivl_60", 8 0, L_0x7fb91c7638c0;  1 drivers
v0x7fb91c654ff0_0 .net *"_ivl_63", 8 0, L_0x7fb91c6648a0;  1 drivers
v0x7fb91c6550a0_0 .net *"_ivl_65", 22 0, L_0x7fb91c664a90;  1 drivers
v0x7fb91c655150_0 .net *"_ivl_66", 0 0, L_0x7fb91c664b30;  1 drivers
v0x7fb91c6551f0_0 .net *"_ivl_71", 22 0, L_0x7fb91c664d20;  1 drivers
v0x7fb91c6552a0_0 .net *"_ivl_72", 24 0, L_0x7fb91c664e40;  1 drivers
v0x7fb91c655350_0 .net *"_ivl_74", 7 0, L_0x7fb91c664c10;  1 drivers
L_0x7fb91c763908 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x7fb91c655400_0 .net *"_ivl_77", 3 0, L_0x7fb91c763908;  1 drivers
v0x7fb91c654900_0 .net *"_ivl_78", 8 0, L_0x7fb91c6612c0;  1 drivers
L_0x7fb91c763950 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fb91c655690_0 .net *"_ivl_81", 0 0, L_0x7fb91c763950;  1 drivers
L_0x7fb91c763998 .functor BUFT 1, C4<000000010>, C4<0>, C4<0>, C4<0>;
v0x7fb91c655720_0 .net/2u *"_ivl_82", 8 0, L_0x7fb91c763998;  1 drivers
v0x7fb91c6557c0_0 .net *"_ivl_85", 8 0, L_0x7fb91c664ee0;  1 drivers
L_0x7fb91c763680 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fb91c655870_0 .net *"_ivl_9", 0 0, L_0x7fb91c763680;  1 drivers
L_0x7fb91c7639e0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fb91c655920_0 .net *"_ivl_90", 0 0, L_0x7fb91c7639e0;  1 drivers
v0x7fb91c6559d0_0 .net *"_ivl_91", 9 0, L_0x7fb91c665370;  1 drivers
L_0x7fb91c763b48 .functor BUFT 1, C4<0000000001>, C4<0>, C4<0>, C4<0>;
v0x7fb91c655a80_0 .net/2u *"_ivl_95", 9 0, L_0x7fb91c763b48;  1 drivers
v0x7fb91c655b30_0 .net *"_ivl_96", 9 0, L_0x7fb91c6651d0;  1 drivers
v0x7fb91c655be0_0 .net *"_ivl_99", 22 0, L_0x7fb91c665600;  1 drivers
v0x7fb91c655c90_0 .net "addr_i", 3 0, L_0x7fb91c662840;  alias, 1 drivers
v0x7fb91c655d40_0 .net "clk_i", 0 0, v0x7fb91c65d960_0;  alias, 1 drivers
v0x7fb91c655dd0 .array "data", 31 0, 255 0;
v0x7fb91c656170_0 .net "data_i", 255 0, L_0x7fb91c662c60;  alias, 1 drivers
v0x7fb91c656220_0 .var "data_o", 255 0;
v0x7fb91c6562d0_0 .net "enable_i", 0 0, L_0x7fb91c662920;  alias, 1 drivers
v0x7fb91c656370_0 .net "hit", 0 0, L_0x7fb91c6658d0;  1 drivers
v0x7fb91c656410_0 .var "hit_o", 0 0;
v0x7fb91c6564b0_0 .net "hit_w0", 0 0, L_0x7fb91c664cb0;  1 drivers
v0x7fb91c656550_0 .net "hit_w1", 0 0, L_0x7fb91c665860;  1 drivers
v0x7fb91c6565f0_0 .var/i "i", 31 0;
v0x7fb91c6566a0_0 .var/i "j", 31 0;
v0x7fb91c656750 .array "ref", 0 15, 0 0;
v0x7fb91c6567e0_0 .net "rst_i", 0 0, v0x7fb91c65da00_0;  alias, 1 drivers
v0x7fb91c656890 .array "tag", 31 0, 24 0;
v0x7fb91c656ba0_0 .net "tag_i", 24 0, L_0x7fb91c662ac0;  alias, 1 drivers
v0x7fb91c656c50_0 .var "tag_o", 24 0;
v0x7fb91c656d00_0 .net "validw", 0 0, L_0x7fb91c664400;  1 drivers
v0x7fb91c656da0_0 .net "vw0", 0 0, L_0x7fb91c663a10;  1 drivers
v0x7fb91c656e40_0 .net "vw1", 0 0, L_0x7fb91c664270;  1 drivers
v0x7fb91c656ee0_0 .net "write_i", 0 0, L_0x7fb91c6629d0;  alias, 1 drivers
E_0x7fb91c653a30/0 .event edge, v0x7fb91c656370_0, v0x7fb91c6562d0_0, v0x7fb91c6564b0_0, v0x7fb91c655c90_0;
v0x7fb91c656890_0 .array/port v0x7fb91c656890, 0;
v0x7fb91c656890_1 .array/port v0x7fb91c656890, 1;
v0x7fb91c656890_2 .array/port v0x7fb91c656890, 2;
v0x7fb91c656890_3 .array/port v0x7fb91c656890, 3;
E_0x7fb91c653a30/1 .event edge, v0x7fb91c656890_0, v0x7fb91c656890_1, v0x7fb91c656890_2, v0x7fb91c656890_3;
v0x7fb91c656890_4 .array/port v0x7fb91c656890, 4;
v0x7fb91c656890_5 .array/port v0x7fb91c656890, 5;
v0x7fb91c656890_6 .array/port v0x7fb91c656890, 6;
v0x7fb91c656890_7 .array/port v0x7fb91c656890, 7;
E_0x7fb91c653a30/2 .event edge, v0x7fb91c656890_4, v0x7fb91c656890_5, v0x7fb91c656890_6, v0x7fb91c656890_7;
v0x7fb91c656890_8 .array/port v0x7fb91c656890, 8;
v0x7fb91c656890_9 .array/port v0x7fb91c656890, 9;
v0x7fb91c656890_10 .array/port v0x7fb91c656890, 10;
v0x7fb91c656890_11 .array/port v0x7fb91c656890, 11;
E_0x7fb91c653a30/3 .event edge, v0x7fb91c656890_8, v0x7fb91c656890_9, v0x7fb91c656890_10, v0x7fb91c656890_11;
v0x7fb91c656890_12 .array/port v0x7fb91c656890, 12;
v0x7fb91c656890_13 .array/port v0x7fb91c656890, 13;
v0x7fb91c656890_14 .array/port v0x7fb91c656890, 14;
v0x7fb91c656890_15 .array/port v0x7fb91c656890, 15;
E_0x7fb91c653a30/4 .event edge, v0x7fb91c656890_12, v0x7fb91c656890_13, v0x7fb91c656890_14, v0x7fb91c656890_15;
v0x7fb91c656890_16 .array/port v0x7fb91c656890, 16;
v0x7fb91c656890_17 .array/port v0x7fb91c656890, 17;
v0x7fb91c656890_18 .array/port v0x7fb91c656890, 18;
v0x7fb91c656890_19 .array/port v0x7fb91c656890, 19;
E_0x7fb91c653a30/5 .event edge, v0x7fb91c656890_16, v0x7fb91c656890_17, v0x7fb91c656890_18, v0x7fb91c656890_19;
v0x7fb91c656890_20 .array/port v0x7fb91c656890, 20;
v0x7fb91c656890_21 .array/port v0x7fb91c656890, 21;
v0x7fb91c656890_22 .array/port v0x7fb91c656890, 22;
v0x7fb91c656890_23 .array/port v0x7fb91c656890, 23;
E_0x7fb91c653a30/6 .event edge, v0x7fb91c656890_20, v0x7fb91c656890_21, v0x7fb91c656890_22, v0x7fb91c656890_23;
v0x7fb91c656890_24 .array/port v0x7fb91c656890, 24;
v0x7fb91c656890_25 .array/port v0x7fb91c656890, 25;
v0x7fb91c656890_26 .array/port v0x7fb91c656890, 26;
v0x7fb91c656890_27 .array/port v0x7fb91c656890, 27;
E_0x7fb91c653a30/7 .event edge, v0x7fb91c656890_24, v0x7fb91c656890_25, v0x7fb91c656890_26, v0x7fb91c656890_27;
v0x7fb91c656890_28 .array/port v0x7fb91c656890, 28;
v0x7fb91c656890_29 .array/port v0x7fb91c656890, 29;
v0x7fb91c656890_30 .array/port v0x7fb91c656890, 30;
v0x7fb91c656890_31 .array/port v0x7fb91c656890, 31;
E_0x7fb91c653a30/8 .event edge, v0x7fb91c656890_28, v0x7fb91c656890_29, v0x7fb91c656890_30, v0x7fb91c656890_31;
v0x7fb91c655dd0_0 .array/port v0x7fb91c655dd0, 0;
v0x7fb91c655dd0_1 .array/port v0x7fb91c655dd0, 1;
v0x7fb91c655dd0_2 .array/port v0x7fb91c655dd0, 2;
v0x7fb91c655dd0_3 .array/port v0x7fb91c655dd0, 3;
E_0x7fb91c653a30/9 .event edge, v0x7fb91c655dd0_0, v0x7fb91c655dd0_1, v0x7fb91c655dd0_2, v0x7fb91c655dd0_3;
v0x7fb91c655dd0_4 .array/port v0x7fb91c655dd0, 4;
v0x7fb91c655dd0_5 .array/port v0x7fb91c655dd0, 5;
v0x7fb91c655dd0_6 .array/port v0x7fb91c655dd0, 6;
v0x7fb91c655dd0_7 .array/port v0x7fb91c655dd0, 7;
E_0x7fb91c653a30/10 .event edge, v0x7fb91c655dd0_4, v0x7fb91c655dd0_5, v0x7fb91c655dd0_6, v0x7fb91c655dd0_7;
v0x7fb91c655dd0_8 .array/port v0x7fb91c655dd0, 8;
v0x7fb91c655dd0_9 .array/port v0x7fb91c655dd0, 9;
v0x7fb91c655dd0_10 .array/port v0x7fb91c655dd0, 10;
v0x7fb91c655dd0_11 .array/port v0x7fb91c655dd0, 11;
E_0x7fb91c653a30/11 .event edge, v0x7fb91c655dd0_8, v0x7fb91c655dd0_9, v0x7fb91c655dd0_10, v0x7fb91c655dd0_11;
v0x7fb91c655dd0_12 .array/port v0x7fb91c655dd0, 12;
v0x7fb91c655dd0_13 .array/port v0x7fb91c655dd0, 13;
v0x7fb91c655dd0_14 .array/port v0x7fb91c655dd0, 14;
v0x7fb91c655dd0_15 .array/port v0x7fb91c655dd0, 15;
E_0x7fb91c653a30/12 .event edge, v0x7fb91c655dd0_12, v0x7fb91c655dd0_13, v0x7fb91c655dd0_14, v0x7fb91c655dd0_15;
v0x7fb91c655dd0_16 .array/port v0x7fb91c655dd0, 16;
v0x7fb91c655dd0_17 .array/port v0x7fb91c655dd0, 17;
v0x7fb91c655dd0_18 .array/port v0x7fb91c655dd0, 18;
v0x7fb91c655dd0_19 .array/port v0x7fb91c655dd0, 19;
E_0x7fb91c653a30/13 .event edge, v0x7fb91c655dd0_16, v0x7fb91c655dd0_17, v0x7fb91c655dd0_18, v0x7fb91c655dd0_19;
v0x7fb91c655dd0_20 .array/port v0x7fb91c655dd0, 20;
v0x7fb91c655dd0_21 .array/port v0x7fb91c655dd0, 21;
v0x7fb91c655dd0_22 .array/port v0x7fb91c655dd0, 22;
v0x7fb91c655dd0_23 .array/port v0x7fb91c655dd0, 23;
E_0x7fb91c653a30/14 .event edge, v0x7fb91c655dd0_20, v0x7fb91c655dd0_21, v0x7fb91c655dd0_22, v0x7fb91c655dd0_23;
v0x7fb91c655dd0_24 .array/port v0x7fb91c655dd0, 24;
v0x7fb91c655dd0_25 .array/port v0x7fb91c655dd0, 25;
v0x7fb91c655dd0_26 .array/port v0x7fb91c655dd0, 26;
v0x7fb91c655dd0_27 .array/port v0x7fb91c655dd0, 27;
E_0x7fb91c653a30/15 .event edge, v0x7fb91c655dd0_24, v0x7fb91c655dd0_25, v0x7fb91c655dd0_26, v0x7fb91c655dd0_27;
v0x7fb91c655dd0_28 .array/port v0x7fb91c655dd0, 28;
v0x7fb91c655dd0_29 .array/port v0x7fb91c655dd0, 29;
v0x7fb91c655dd0_30 .array/port v0x7fb91c655dd0, 30;
v0x7fb91c655dd0_31 .array/port v0x7fb91c655dd0, 31;
E_0x7fb91c653a30/16 .event edge, v0x7fb91c655dd0_28, v0x7fb91c655dd0_29, v0x7fb91c655dd0_30, v0x7fb91c655dd0_31;
E_0x7fb91c653a30/17 .event edge, v0x7fb91c656170_0, v0x7fb91c656ba0_0;
E_0x7fb91c653a30 .event/or E_0x7fb91c653a30/0, E_0x7fb91c653a30/1, E_0x7fb91c653a30/2, E_0x7fb91c653a30/3, E_0x7fb91c653a30/4, E_0x7fb91c653a30/5, E_0x7fb91c653a30/6, E_0x7fb91c653a30/7, E_0x7fb91c653a30/8, E_0x7fb91c653a30/9, E_0x7fb91c653a30/10, E_0x7fb91c653a30/11, E_0x7fb91c653a30/12, E_0x7fb91c653a30/13, E_0x7fb91c653a30/14, E_0x7fb91c653a30/15, E_0x7fb91c653a30/16, E_0x7fb91c653a30/17;
L_0x7fb91c663610 .array/port v0x7fb91c656890, L_0x7fb91c6638b0;
L_0x7fb91c6636b0 .concat [ 4 4 0 0], L_0x7fb91c662840, L_0x7fb91c763638;
L_0x7fb91c663750 .concat [ 8 1 0 0], L_0x7fb91c6636b0, L_0x7fb91c763680;
L_0x7fb91c6638b0 .arith/mult 9, L_0x7fb91c663750, L_0x7fb91c7636c8;
L_0x7fb91c663a10 .part L_0x7fb91c663610, 24, 1;
L_0x7fb91c663b20 .array/port v0x7fb91c656890, L_0x7fb91c6640d0;
L_0x7fb91c663bc0 .concat [ 4 4 0 0], L_0x7fb91c662840, L_0x7fb91c763710;
L_0x7fb91c663d40 .concat [ 8 1 0 0], L_0x7fb91c663bc0, L_0x7fb91c763758;
L_0x7fb91c663e60 .arith/mult 9, L_0x7fb91c663d40, L_0x7fb91c7637a0;
L_0x7fb91c663ff0 .concat [ 9 1 0 0], L_0x7fb91c663e60, L_0x7fb91c7637e8;
L_0x7fb91c6640d0 .arith/sum 10, L_0x7fb91c663ff0, L_0x7fb91c763b00;
L_0x7fb91c664270 .part L_0x7fb91c663b20, 24, 1;
L_0x7fb91c6644b0 .part L_0x7fb91c662ac0, 0, 23;
L_0x7fb91c6645c0 .array/port v0x7fb91c656890, L_0x7fb91c6648a0;
L_0x7fb91c664660 .concat [ 4 4 0 0], L_0x7fb91c662840, L_0x7fb91c763830;
L_0x7fb91c6647c0 .concat [ 8 1 0 0], L_0x7fb91c664660, L_0x7fb91c763878;
L_0x7fb91c6648a0 .arith/mult 9, L_0x7fb91c6647c0, L_0x7fb91c7638c0;
L_0x7fb91c664a90 .part L_0x7fb91c6645c0, 0, 23;
L_0x7fb91c664b30 .cmp/eq 23, L_0x7fb91c6644b0, L_0x7fb91c664a90;
L_0x7fb91c664d20 .part L_0x7fb91c662ac0, 0, 23;
L_0x7fb91c664e40 .array/port v0x7fb91c656890, L_0x7fb91c6651d0;
L_0x7fb91c664c10 .concat [ 4 4 0 0], L_0x7fb91c662840, L_0x7fb91c763908;
L_0x7fb91c6612c0 .concat [ 8 1 0 0], L_0x7fb91c664c10, L_0x7fb91c763950;
L_0x7fb91c664ee0 .arith/mult 9, L_0x7fb91c6612c0, L_0x7fb91c763998;
L_0x7fb91c665370 .concat [ 9 1 0 0], L_0x7fb91c664ee0, L_0x7fb91c7639e0;
L_0x7fb91c6651d0 .arith/sum 10, L_0x7fb91c665370, L_0x7fb91c763b48;
L_0x7fb91c665600 .part L_0x7fb91c664e40, 0, 23;
L_0x7fb91c6657c0 .cmp/eq 23, L_0x7fb91c664d20, L_0x7fb91c665600;
S_0x7fb91c65c7a0 .scope module, "Data_Memory" "Data_Memory" 2 38, 23 1 0, S_0x7fb91d03eb30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 1 "rst_i";
    .port_info 2 /INPUT 32 "addr_i";
    .port_info 3 /INPUT 256 "data_i";
    .port_info 4 /INPUT 1 "enable_i";
    .port_info 5 /INPUT 1 "write_i";
    .port_info 6 /OUTPUT 1 "ack_o";
    .port_info 7 /OUTPUT 256 "data_o";
P_0x7fb91c65c910 .param/l "STATE_IDLE" 0 23 31, C4<0>;
P_0x7fb91c65c950 .param/l "STATE_WAIT" 0 23 32, C4<1>;
L_0x7fb91c665c50 .functor AND 1, L_0x7fb91c665a90, L_0x7fb91c665b70, C4<1>, C4<1>;
L_0x7fb91c763a28 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x7fb91c65cad0_0 .net/2u *"_ivl_0", 1 0, L_0x7fb91c763a28;  1 drivers
v0x7fb91c65cb60_0 .net *"_ivl_10", 31 0, L_0x7fb91c665ea0;  1 drivers
v0x7fb91c65cbf0_0 .net *"_ivl_12", 26 0, L_0x7fb91c665d80;  1 drivers
L_0x7fb91c763ab8 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x7fb91c65cc80_0 .net *"_ivl_14", 4 0, L_0x7fb91c763ab8;  1 drivers
v0x7fb91c65cd20_0 .net *"_ivl_2", 0 0, L_0x7fb91c665a90;  1 drivers
L_0x7fb91c763a70 .functor BUFT 1, C4<1001>, C4<0>, C4<0>, C4<0>;
v0x7fb91c65ce00_0 .net/2u *"_ivl_4", 3 0, L_0x7fb91c763a70;  1 drivers
v0x7fb91c65ceb0_0 .net *"_ivl_6", 0 0, L_0x7fb91c665b70;  1 drivers
v0x7fb91c65cf50_0 .net "ack_o", 0 0, L_0x7fb91c665c50;  alias, 1 drivers
v0x7fb91c65cfe0_0 .net "addr", 26 0, L_0x7fb91c665fc0;  1 drivers
v0x7fb91c65d100_0 .net "addr_i", 31 0, L_0x7fb91c65e4a0;  alias, 1 drivers
v0x7fb91c65d1c0_0 .net "clk_i", 0 0, v0x7fb91c65d960_0;  alias, 1 drivers
v0x7fb91c65d250_0 .var "count", 3 0;
v0x7fb91c65d2e0_0 .var "data", 255 0;
v0x7fb91c65d370_0 .net "data_i", 255 0, L_0x7fb91c65e6c0;  alias, 1 drivers
v0x7fb91c65d420_0 .net "data_o", 255 0, v0x7fb91c65d2e0_0;  alias, 1 drivers
v0x7fb91c65d4d0_0 .net "enable_i", 0 0, L_0x7fb91c65e560;  alias, 1 drivers
v0x7fb91c65d580 .array "memory", 511 0, 255 0;
v0x7fb91c65d710_0 .net "rst_i", 0 0, v0x7fb91c65da00_0;  alias, 1 drivers
v0x7fb91c65d7a0_0 .var "state", 1 0;
v0x7fb91c65d840_0 .net "write_i", 0 0, L_0x7fb91c65e610;  alias, 1 drivers
L_0x7fb91c665a90 .cmp/eq 2, v0x7fb91c65d7a0_0, L_0x7fb91c763a28;
L_0x7fb91c665b70 .cmp/eq 4, v0x7fb91c65d250_0, L_0x7fb91c763a70;
L_0x7fb91c665d80 .part L_0x7fb91c65e4a0, 5, 27;
L_0x7fb91c665ea0 .concat [ 27 5 0 0], L_0x7fb91c665d80, L_0x7fb91c763ab8;
L_0x7fb91c665fc0 .part L_0x7fb91c665ea0, 0, 27;
    .scope S_0x7fb91c64fc30;
T_0 ;
    %wait E_0x7fb91c650010;
    %load/vec4 v0x7fb91c6503e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fb91c650350_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x7fb91c650470_0;
    %inv;
    %load/vec4 v0x7fb91c650190_0;
    %inv;
    %and;
    %load/vec4 v0x7fb91c650040_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v0x7fb91c650540_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.4, 8;
    %load/vec4 v0x7fb91c6502c0_0;
    %assign/vec4 v0x7fb91c650350_0, 0;
    %jmp T_0.5;
T_0.4 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fb91c650350_0, 0;
T_0.5 ;
T_0.2 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x7fb91c646b10;
T_1 ;
    %wait E_0x7fb91c646d40;
    %load/vec4 v0x7fb91c646d80_0;
    %load/vec4 v0x7fb91c646e40_0;
    %add;
    %store/vec4 v0x7fb91c646fb0_0, 0, 32;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x7fb91c64c730;
T_2 ;
    %wait E_0x7fb91c647cc0;
    %load/vec4 v0x7fb91c64c9f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %load/vec4 v0x7fb91c64cc30_0;
    %assign/vec4 v0x7fb91c64cd90_0, 0;
    %load/vec4 v0x7fb91c64cef0_0;
    %assign/vec4 v0x7fb91c64caa0_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x7fb91c64ae20_0;
    %inv;
    %load/vec4 v0x7fb91c64ce20_0;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %load/vec4 v0x7fb91c64cd00_0;
    %assign/vec4 v0x7fb91c64cd90_0, 0;
    %load/vec4 v0x7fb91c64cef0_0;
    %assign/vec4 v0x7fb91c64caa0_0, 0;
T_2.2 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x7fb91c647640;
T_3 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fb91c6479a0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb91c647a60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb91c647f00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb91c647d10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb91c647b90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb91c647c30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb91c647b00_0, 0, 1;
    %end;
    .thread T_3;
    .scope S_0x7fb91c647640;
T_4 ;
    %wait E_0x7fb91c647970;
    %load/vec4 v0x7fb91c647e50_0;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb91c647a60_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x7fb91c6479a0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb91c647f00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb91c647d10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb91c647b90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb91c647c30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb91c647b00_0, 0, 1;
    %jmp T_4.6;
T_4.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb91c647a60_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x7fb91c6479a0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fb91c647f00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb91c647d10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb91c647b90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb91c647c30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb91c647b00_0, 0, 1;
    %jmp T_4.6;
T_4.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fb91c647a60_0, 0, 1;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x7fb91c6479a0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fb91c647f00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb91c647d10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb91c647b90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb91c647c30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb91c647b00_0, 0, 1;
    %jmp T_4.6;
T_4.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fb91c647a60_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fb91c6479a0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fb91c647f00_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fb91c647d10_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fb91c647b90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb91c647c30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb91c647b00_0, 0, 1;
    %jmp T_4.6;
T_4.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fb91c647a60_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fb91c6479a0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb91c647f00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb91c647d10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb91c647b90_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fb91c647c30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb91c647b00_0, 0, 1;
    %jmp T_4.6;
T_4.4 ;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x7fb91c647a60_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x7fb91c6479a0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb91c647f00_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x7fb91c647d10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb91c647b90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb91c647c30_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fb91c647b00_0, 0, 1;
    %jmp T_4.6;
T_4.6 ;
    %pop/vec4 1;
    %load/vec4 v0x7fb91c647db0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_4.7, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb91c647a60_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fb91c6479a0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb91c647f00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb91c647d10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb91c647b90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb91c647c30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb91c647b00_0, 0, 1;
T_4.7 ;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x7fb91c650b70;
T_5 ;
    %wait E_0x7fb91c647cc0;
    %load/vec4 v0x7fb91c651280_0;
    %load/vec4 v0x7fb91c650e30_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %load/vec4 v0x7fb91c650f20_0;
    %load/vec4 v0x7fb91c650e30_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fb91c652230, 0, 4;
T_5.0 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x7fb91c6527e0;
T_6 ;
    %wait E_0x7fb91c6529d0;
    %load/vec4 v0x7fb91c652f60_0;
    %dup/vec4;
    %pushi/vec4 152, 0, 10;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 157, 0, 10;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 26, 0, 10;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 282, 0, 10;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 792, 0, 10;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %load/vec4 v0x7fb91c652d00_0;
    %parti/s 12, 20, 6;
    %store/vec4 v0x7fb91c652eb0_0, 0, 12;
    %jmp T_6.6;
T_6.0 ;
    %load/vec4 v0x7fb91c652d00_0;
    %parti/s 12, 20, 6;
    %store/vec4 v0x7fb91c652eb0_0, 0, 12;
    %jmp T_6.6;
T_6.1 ;
    %load/vec4 v0x7fb91c652d00_0;
    %parti/s 5, 20, 6;
    %pad/u 12;
    %store/vec4 v0x7fb91c652eb0_0, 0, 12;
    %jmp T_6.6;
T_6.2 ;
    %load/vec4 v0x7fb91c652d00_0;
    %parti/s 12, 20, 6;
    %store/vec4 v0x7fb91c652eb0_0, 0, 12;
    %jmp T_6.6;
T_6.3 ;
    %load/vec4 v0x7fb91c652d00_0;
    %parti/s 7, 25, 6;
    %load/vec4 v0x7fb91c652d00_0;
    %parti/s 5, 7, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7fb91c652eb0_0, 0, 12;
    %jmp T_6.6;
T_6.4 ;
    %load/vec4 v0x7fb91c652d00_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0x7fb91c652d00_0;
    %parti/s 1, 7, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7fb91c652d00_0;
    %parti/s 6, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7fb91c652d00_0;
    %parti/s 4, 8, 5;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7fb91c652eb0_0, 0, 12;
    %jmp T_6.6;
T_6.6 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x7fb91c6499d0;
T_7 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb91c64aac0_0, 0, 1;
    %end;
    .thread T_7;
    .scope S_0x7fb91c6499d0;
T_8 ;
    %wait E_0x7fb91c649c40;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb91c64aac0_0, 0, 1;
    %load/vec4 v0x7fb91c649ca0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_8.0, 4;
    %load/vec4 v0x7fb91c649e10_0;
    %load/vec4 v0x7fb91c649d60_0;
    %cmp/e;
    %jmp/0xz  T_8.2, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fb91c64aac0_0, 0, 1;
T_8.2 ;
    %load/vec4 v0x7fb91c649ec0_0;
    %load/vec4 v0x7fb91c649d60_0;
    %cmp/e;
    %jmp/0xz  T_8.4, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fb91c64aac0_0, 0, 1;
T_8.4 ;
T_8.0 ;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x7fb91c6470b0;
T_9 ;
    %wait E_0x7fb91c6472c0;
    %load/vec4 v0x7fb91c647310_0;
    %load/vec4 v0x7fb91c6473d0_0;
    %add;
    %store/vec4 v0x7fb91c647540_0, 0, 32;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x7fb91c64ac10;
T_10 ;
    %wait E_0x7fb91c647cc0;
    %load/vec4 v0x7fb91c64c3f0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x7fb91c64c030_0;
    %assign/vec4 v0x7fb91c64b6e0_0, 0;
    %load/vec4 v0x7fb91c64bf10_0;
    %assign/vec4 v0x7fb91c64b580_0, 0;
    %load/vec4 v0x7fb91c64bdd0_0;
    %assign/vec4 v0x7fb91c64b3e0_0, 0;
    %load/vec4 v0x7fb91c64be80_0;
    %assign/vec4 v0x7fb91c64b4f0_0, 0;
    %load/vec4 v0x7fb91c64bae0_0;
    %assign/vec4 v0x7fb91c64b230_0, 0;
    %load/vec4 v0x7fb91c64bb90_0;
    %assign/vec4 v0x7fb91c64b2c0_0, 0;
    %load/vec4 v0x7fb91c64c0c0_0;
    %assign/vec4 v0x7fb91c64b7f0_0, 0;
    %load/vec4 v0x7fb91c64c150_0;
    %assign/vec4 v0x7fb91c64b880_0, 0;
    %load/vec4 v0x7fb91c64bc40_0;
    %assign/vec4 v0x7fb91c64b350_0, 0;
    %load/vec4 v0x7fb91c64c1e0_0;
    %assign/vec4 v0x7fb91c64b910_0, 0;
    %load/vec4 v0x7fb91c64c290_0;
    %assign/vec4 v0x7fb91c64b9a0_0, 0;
    %load/vec4 v0x7fb91c64c340_0;
    %assign/vec4 v0x7fb91c64ba30_0, 0;
    %load/vec4 v0x7fb91c64bfa0_0;
    %assign/vec4 v0x7fb91c64b610_0, 0;
T_10.0 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x7fb91c64e410;
T_11 ;
    %wait E_0x7fb91c64e680;
    %load/vec4 v0x7fb91c64e910_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_11.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_11.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_11.2, 6;
    %load/vec4 v0x7fb91c64e7b0_0;
    %store/vec4 v0x7fb91c64e6e0_0, 0, 32;
    %jmp T_11.4;
T_11.0 ;
    %load/vec4 v0x7fb91c64e7b0_0;
    %store/vec4 v0x7fb91c64e6e0_0, 0, 32;
    %jmp T_11.4;
T_11.1 ;
    %load/vec4 v0x7fb91c64e9a0_0;
    %store/vec4 v0x7fb91c64e6e0_0, 0, 32;
    %jmp T_11.4;
T_11.2 ;
    %load/vec4 v0x7fb91c64e840_0;
    %store/vec4 v0x7fb91c64e6e0_0, 0, 32;
    %jmp T_11.4;
T_11.4 ;
    %pop/vec4 1;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0x7fb91c64eae0;
T_12 ;
    %wait E_0x7fb91c64ed20;
    %load/vec4 v0x7fb91c64ef90_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_12.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_12.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_12.2, 6;
    %load/vec4 v0x7fb91c64ee30_0;
    %store/vec4 v0x7fb91c64ed70_0, 0, 32;
    %jmp T_12.4;
T_12.0 ;
    %load/vec4 v0x7fb91c64ee30_0;
    %store/vec4 v0x7fb91c64ed70_0, 0, 32;
    %jmp T_12.4;
T_12.1 ;
    %load/vec4 v0x7fb91c64f040_0;
    %store/vec4 v0x7fb91c64ed70_0, 0, 32;
    %jmp T_12.4;
T_12.2 ;
    %load/vec4 v0x7fb91c64eee0_0;
    %store/vec4 v0x7fb91c64ed70_0, 0, 32;
    %jmp T_12.4;
T_12.4 ;
    %pop/vec4 1;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_0x7fb91c646120;
T_13 ;
    %wait E_0x7fb91c646850;
    %load/vec4 v0x7fb91c646960_0;
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_13.0, 4;
    %load/vec4 v0x7fb91c646a00_0;
    %dup/vec4;
    %pushi/vec4 7, 0, 10;
    %cmp/u;
    %jmp/1 T_13.2, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 10;
    %cmp/u;
    %jmp/1 T_13.3, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 10;
    %cmp/u;
    %jmp/1 T_13.4, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 10;
    %cmp/u;
    %jmp/1 T_13.5, 6;
    %dup/vec4;
    %pushi/vec4 256, 0, 10;
    %cmp/u;
    %jmp/1 T_13.6, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 10;
    %cmp/u;
    %jmp/1 T_13.7, 6;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x7fb91c646890_0, 0, 3;
    %jmp T_13.9;
T_13.2 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x7fb91c646890_0, 0, 3;
    %jmp T_13.9;
T_13.3 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x7fb91c646890_0, 0, 3;
    %jmp T_13.9;
T_13.4 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x7fb91c646890_0, 0, 3;
    %jmp T_13.9;
T_13.5 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x7fb91c646890_0, 0, 3;
    %jmp T_13.9;
T_13.6 ;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x7fb91c646890_0, 0, 3;
    %jmp T_13.9;
T_13.7 ;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0x7fb91c646890_0, 0, 3;
    %jmp T_13.9;
T_13.9 ;
    %pop/vec4 1;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v0x7fb91c646960_0;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_13.10, 4;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x7fb91c646890_0, 0, 3;
    %jmp T_13.11;
T_13.10 ;
    %load/vec4 v0x7fb91c646960_0;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_13.12, 4;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0x7fb91c646890_0, 0, 3;
    %jmp T_13.13;
T_13.12 ;
    %load/vec4 v0x7fb91c646960_0;
    %cmpi/e 3, 0, 2;
    %jmp/0xz  T_13.14, 4;
    %load/vec4 v0x7fb91c646a00_0;
    %dup/vec4;
    %pushi/vec4 261, 0, 10;
    %cmp/u;
    %jmp/1 T_13.16, 6;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x7fb91c646890_0, 0, 3;
    %jmp T_13.18;
T_13.16 ;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v0x7fb91c646890_0, 0, 3;
    %jmp T_13.18;
T_13.18 ;
    %pop/vec4 1;
    %jmp T_13.15;
T_13.14 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x7fb91c646890_0, 0, 3;
T_13.15 ;
T_13.13 ;
T_13.11 ;
T_13.1 ;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_0x7fb91c61c3a0;
T_14 ;
    %wait E_0x7fb91c617d00;
    %load/vec4 v0x7fb91c60e4b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_14.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_14.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_14.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_14.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_14.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_14.5, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_14.6, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_14.7, 6;
    %load/vec4 v0x7fb91c645f20_0;
    %load/vec4 v0x7fb91c645fc0_0;
    %add;
    %store/vec4 v0x7fb91c646050_0, 0, 32;
    %jmp T_14.9;
T_14.0 ;
    %load/vec4 v0x7fb91c645f20_0;
    %load/vec4 v0x7fb91c645fc0_0;
    %and;
    %store/vec4 v0x7fb91c646050_0, 0, 32;
    %jmp T_14.9;
T_14.1 ;
    %load/vec4 v0x7fb91c645f20_0;
    %load/vec4 v0x7fb91c645fc0_0;
    %xor;
    %store/vec4 v0x7fb91c646050_0, 0, 32;
    %jmp T_14.9;
T_14.2 ;
    %load/vec4 v0x7fb91c645f20_0;
    %load/vec4 v0x7fb91c645fc0_0;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v0x7fb91c646050_0, 0, 32;
    %jmp T_14.9;
T_14.3 ;
    %load/vec4 v0x7fb91c645f20_0;
    %load/vec4 v0x7fb91c645fc0_0;
    %add;
    %store/vec4 v0x7fb91c646050_0, 0, 32;
    %jmp T_14.9;
T_14.4 ;
    %load/vec4 v0x7fb91c645f20_0;
    %load/vec4 v0x7fb91c645fc0_0;
    %sub;
    %store/vec4 v0x7fb91c646050_0, 0, 32;
    %jmp T_14.9;
T_14.5 ;
    %load/vec4 v0x7fb91c645f20_0;
    %load/vec4 v0x7fb91c645fc0_0;
    %mul;
    %store/vec4 v0x7fb91c646050_0, 0, 32;
    %jmp T_14.9;
T_14.6 ;
    %load/vec4 v0x7fb91c645f20_0;
    %load/vec4 v0x7fb91c645fc0_0;
    %ix/vec4 4;
    %shiftr/s 4;
    %store/vec4 v0x7fb91c646050_0, 0, 32;
    %jmp T_14.9;
T_14.7 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fb91c646050_0, 0, 32;
    %jmp T_14.9;
T_14.9 ;
    %pop/vec4 1;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_0x7fb91c6480e0;
T_15 ;
    %wait E_0x7fb91c647cc0;
    %load/vec4 v0x7fb91c648e30_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %load/vec4 v0x7fb91c6488a0_0;
    %assign/vec4 v0x7fb91c648d90_0, 0;
    %load/vec4 v0x7fb91c648710_0;
    %assign/vec4 v0x7fb91c648c40_0, 0;
    %load/vec4 v0x7fb91c6485d0_0;
    %assign/vec4 v0x7fb91c648b00_0, 0;
    %load/vec4 v0x7fb91c648680_0;
    %assign/vec4 v0x7fb91c648ba0_0, 0;
    %load/vec4 v0x7fb91c648510_0;
    %assign/vec4 v0x7fb91c6489f0_0, 0;
    %load/vec4 v0x7fb91c648940_0;
    %assign/vec4 v0x7fb91c648ed0_0, 0;
    %load/vec4 v0x7fb91c6487f0_0;
    %assign/vec4 v0x7fb91c648ce0_0, 0;
T_15.0 ;
    %jmp T_15;
    .thread T_15;
    .scope S_0x7fb91c653700;
T_16 ;
    %wait E_0x7fb91c650010;
    %load/vec4 v0x7fb91c656370_0;
    %store/vec4 v0x7fb91c656410_0, 0, 1;
    %load/vec4 v0x7fb91c6567e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fb91c6565f0_0, 0, 32;
T_16.2 ;
    %load/vec4 v0x7fb91c6565f0_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_16.3, 5;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 3, v0x7fb91c6565f0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fb91c656750, 0, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fb91c6566a0_0, 0, 32;
T_16.4 ;
    %load/vec4 v0x7fb91c6566a0_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_16.5, 5;
    %pushi/vec4 0, 0, 25;
    %load/vec4 v0x7fb91c6565f0_0;
    %pad/s 34;
    %pad/s 35;
    %muli 2, 0, 35;
    %pad/s 36;
    %load/vec4 v0x7fb91c6566a0_0;
    %pad/s 36;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fb91c656890, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x7fb91c6565f0_0;
    %pad/s 34;
    %pad/s 35;
    %muli 2, 0, 35;
    %pad/s 36;
    %load/vec4 v0x7fb91c6566a0_0;
    %pad/s 36;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fb91c655dd0, 0, 4;
    %load/vec4 v0x7fb91c6566a0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fb91c6566a0_0, 0, 32;
    %jmp T_16.4;
T_16.5 ;
    %load/vec4 v0x7fb91c6565f0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fb91c6565f0_0, 0, 32;
    %jmp T_16.2;
T_16.3 ;
T_16.0 ;
    %load/vec4 v0x7fb91c6562d0_0;
    %load/vec4 v0x7fb91c656ee0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.6, 8;
    %load/vec4 v0x7fb91c656370_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_16.8, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_16.9, 6;
    %jmp T_16.10;
T_16.8 ;
    %load/vec4 v0x7fb91c656d00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.11, 8;
    %load/vec4 v0x7fb91c656da0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.13, 8;
    %load/vec4 v0x7fb91c656170_0;
    %load/vec4 v0x7fb91c655c90_0;
    %pad/u 8;
    %pad/u 9;
    %muli 2, 0, 9;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fb91c655dd0, 0, 4;
    %load/vec4 v0x7fb91c656ba0_0;
    %load/vec4 v0x7fb91c655c90_0;
    %pad/u 8;
    %pad/u 9;
    %muli 2, 0, 9;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fb91c656890, 0, 4;
    %load/vec4 v0x7fb91c655c90_0;
    %pad/u 8;
    %pad/u 9;
    %muli 2, 0, 9;
    %ix/vec4 4;
    %load/vec4a v0x7fb91c655dd0, 4;
    %assign/vec4 v0x7fb91c656220_0, 0;
    %load/vec4 v0x7fb91c655c90_0;
    %pad/u 8;
    %pad/u 9;
    %muli 2, 0, 9;
    %ix/vec4 4;
    %load/vec4a v0x7fb91c656890, 4;
    %assign/vec4 v0x7fb91c656c50_0, 0;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x7fb91c655c90_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fb91c656750, 0, 4;
    %jmp T_16.14;
T_16.13 ;
    %load/vec4 v0x7fb91c656170_0;
    %load/vec4 v0x7fb91c655c90_0;
    %pad/u 8;
    %pad/u 9;
    %muli 2, 0, 9;
    %pad/u 10;
    %pushi/vec4 1, 0, 2;
    %pad/s 10;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fb91c655dd0, 0, 4;
    %load/vec4 v0x7fb91c656ba0_0;
    %load/vec4 v0x7fb91c655c90_0;
    %pad/u 8;
    %pad/u 9;
    %muli 2, 0, 9;
    %pad/u 10;
    %pushi/vec4 1, 0, 2;
    %pad/s 10;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fb91c656890, 0, 4;
    %load/vec4 v0x7fb91c655c90_0;
    %pad/u 8;
    %pad/u 9;
    %muli 2, 0, 9;
    %pad/u 10;
    %pushi/vec4 1, 0, 2;
    %pad/s 10;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x7fb91c655dd0, 4;
    %assign/vec4 v0x7fb91c656220_0, 0;
    %load/vec4 v0x7fb91c655c90_0;
    %pad/u 8;
    %pad/u 9;
    %muli 2, 0, 9;
    %pad/u 10;
    %pushi/vec4 1, 0, 2;
    %pad/s 10;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x7fb91c656890, 4;
    %assign/vec4 v0x7fb91c656c50_0, 0;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x7fb91c655c90_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fb91c656750, 0, 4;
T_16.14 ;
    %jmp T_16.12;
T_16.11 ;
    %load/vec4 v0x7fb91c655c90_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0x7fb91c656750, 4;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_16.15, 4;
    %load/vec4 v0x7fb91c655c90_0;
    %pad/u 8;
    %pad/u 9;
    %muli 2, 0, 9;
    %ix/vec4 4;
    %load/vec4a v0x7fb91c655dd0, 4;
    %assign/vec4 v0x7fb91c656220_0, 0;
    %load/vec4 v0x7fb91c655c90_0;
    %pad/u 8;
    %pad/u 9;
    %muli 2, 0, 9;
    %ix/vec4 4;
    %load/vec4a v0x7fb91c656890, 4;
    %assign/vec4 v0x7fb91c656c50_0, 0;
    %load/vec4 v0x7fb91c656ba0_0;
    %load/vec4 v0x7fb91c655c90_0;
    %pad/u 8;
    %pad/u 9;
    %muli 2, 0, 9;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fb91c656890, 0, 4;
    %load/vec4 v0x7fb91c656170_0;
    %load/vec4 v0x7fb91c655c90_0;
    %pad/u 8;
    %pad/u 9;
    %muli 2, 0, 9;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fb91c655dd0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x7fb91c655c90_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fb91c656750, 0, 4;
    %jmp T_16.16;
T_16.15 ;
    %load/vec4 v0x7fb91c655c90_0;
    %pad/u 8;
    %pad/u 9;
    %muli 2, 0, 9;
    %pad/u 10;
    %pushi/vec4 1, 0, 2;
    %pad/s 10;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x7fb91c655dd0, 4;
    %assign/vec4 v0x7fb91c656220_0, 0;
    %load/vec4 v0x7fb91c655c90_0;
    %pad/u 8;
    %pad/u 9;
    %muli 2, 0, 9;
    %pad/u 10;
    %pushi/vec4 1, 0, 2;
    %pad/s 10;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x7fb91c656890, 4;
    %assign/vec4 v0x7fb91c656c50_0, 0;
    %load/vec4 v0x7fb91c656ba0_0;
    %load/vec4 v0x7fb91c655c90_0;
    %pad/u 8;
    %pad/u 9;
    %muli 2, 0, 9;
    %pad/u 10;
    %pushi/vec4 1, 0, 2;
    %pad/s 10;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fb91c656890, 0, 4;
    %load/vec4 v0x7fb91c656170_0;
    %load/vec4 v0x7fb91c655c90_0;
    %pad/u 8;
    %pad/u 9;
    %muli 2, 0, 9;
    %pad/u 10;
    %pushi/vec4 1, 0, 2;
    %pad/s 10;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fb91c655dd0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x7fb91c655c90_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fb91c656750, 0, 4;
T_16.16 ;
T_16.12 ;
    %jmp T_16.10;
T_16.9 ;
    %load/vec4 v0x7fb91c6564b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.17, 8;
    %load/vec4 v0x7fb91c656170_0;
    %load/vec4 v0x7fb91c655c90_0;
    %pad/u 8;
    %pad/u 9;
    %muli 2, 0, 9;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fb91c655dd0, 0, 4;
    %load/vec4 v0x7fb91c656ba0_0;
    %load/vec4 v0x7fb91c655c90_0;
    %pad/u 8;
    %pad/u 9;
    %muli 2, 0, 9;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fb91c656890, 0, 4;
    %load/vec4 v0x7fb91c655c90_0;
    %pad/u 8;
    %pad/u 9;
    %muli 2, 0, 9;
    %ix/vec4 4;
    %load/vec4a v0x7fb91c655dd0, 4;
    %assign/vec4 v0x7fb91c656220_0, 0;
    %load/vec4 v0x7fb91c655c90_0;
    %pad/u 8;
    %pad/u 9;
    %muli 2, 0, 9;
    %ix/vec4 4;
    %load/vec4a v0x7fb91c656890, 4;
    %assign/vec4 v0x7fb91c656c50_0, 0;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x7fb91c655c90_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fb91c656750, 0, 4;
    %jmp T_16.18;
T_16.17 ;
    %load/vec4 v0x7fb91c656170_0;
    %load/vec4 v0x7fb91c655c90_0;
    %pad/u 8;
    %pad/u 9;
    %muli 2, 0, 9;
    %pad/u 10;
    %pushi/vec4 1, 0, 2;
    %pad/s 10;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fb91c655dd0, 0, 4;
    %load/vec4 v0x7fb91c656ba0_0;
    %load/vec4 v0x7fb91c655c90_0;
    %pad/u 8;
    %pad/u 9;
    %muli 2, 0, 9;
    %pad/u 10;
    %pushi/vec4 1, 0, 2;
    %pad/s 10;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fb91c656890, 0, 4;
    %load/vec4 v0x7fb91c655c90_0;
    %pad/u 8;
    %pad/u 9;
    %muli 2, 0, 9;
    %pad/u 10;
    %pushi/vec4 1, 0, 2;
    %pad/s 10;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x7fb91c655dd0, 4;
    %assign/vec4 v0x7fb91c656220_0, 0;
    %load/vec4 v0x7fb91c655c90_0;
    %pad/u 8;
    %pad/u 9;
    %muli 2, 0, 9;
    %pad/u 10;
    %pushi/vec4 1, 0, 2;
    %pad/s 10;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x7fb91c656890, 4;
    %assign/vec4 v0x7fb91c656c50_0, 0;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x7fb91c655c90_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fb91c656750, 0, 4;
T_16.18 ;
    %jmp T_16.10;
T_16.10 ;
    %pop/vec4 1;
T_16.6 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0x7fb91c653700;
T_17 ;
    %wait E_0x7fb91c653a30;
    %load/vec4 v0x7fb91c656370_0;
    %store/vec4 v0x7fb91c656410_0, 0, 1;
    %load/vec4 v0x7fb91c6562d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %load/vec4 v0x7fb91c656370_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_17.2, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_17.3, 6;
    %jmp T_17.4;
T_17.2 ;
    %load/vec4 v0x7fb91c6564b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.5, 8;
    %load/vec4 v0x7fb91c655c90_0;
    %pad/u 8;
    %pad/u 9;
    %muli 2, 0, 9;
    %ix/vec4 4;
    %load/vec4a v0x7fb91c656890, 4;
    %store/vec4 v0x7fb91c656c50_0, 0, 25;
    %load/vec4 v0x7fb91c655c90_0;
    %pad/u 8;
    %pad/u 9;
    %muli 2, 0, 9;
    %ix/vec4 4;
    %load/vec4a v0x7fb91c655dd0, 4;
    %store/vec4 v0x7fb91c656220_0, 0, 256;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x7fb91c655c90_0;
    %pad/u 6;
    %ix/vec4 4;
    %store/vec4a v0x7fb91c656750, 4, 0;
    %jmp T_17.6;
T_17.5 ;
    %load/vec4 v0x7fb91c655c90_0;
    %pad/u 8;
    %pad/u 9;
    %muli 2, 0, 9;
    %pad/u 10;
    %pushi/vec4 1, 0, 2;
    %pad/s 10;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x7fb91c656890, 4;
    %store/vec4 v0x7fb91c656c50_0, 0, 25;
    %load/vec4 v0x7fb91c655c90_0;
    %pad/u 8;
    %pad/u 9;
    %muli 2, 0, 9;
    %pad/u 10;
    %pushi/vec4 1, 0, 2;
    %pad/s 10;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x7fb91c655dd0, 4;
    %store/vec4 v0x7fb91c656220_0, 0, 256;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x7fb91c655c90_0;
    %pad/u 6;
    %ix/vec4 4;
    %store/vec4a v0x7fb91c656750, 4, 0;
T_17.6 ;
    %jmp T_17.4;
T_17.3 ;
    %load/vec4 v0x7fb91c656170_0;
    %store/vec4 v0x7fb91c656220_0, 0, 256;
    %load/vec4 v0x7fb91c656ba0_0;
    %store/vec4 v0x7fb91c656c50_0, 0, 25;
    %jmp T_17.4;
T_17.4 ;
    %pop/vec4 1;
T_17.0 ;
    %jmp T_17;
    .thread T_17, $push;
    .scope S_0x7fb91c653040;
T_18 ;
    %wait E_0x7fb91c6536c0;
    %load/vec4 v0x7fb91c6588f0_0;
    %load/vec4 v0x7fb91c657f50_0;
    %pad/u 32;
    %muli 8, 0, 32;
    %part/u 32;
    %store/vec4 v0x7fb91c657cf0_0, 0, 32;
    %jmp T_18;
    .thread T_18, $push;
    .scope S_0x7fb91c653040;
T_19 ;
    %wait E_0x7fb91c653670;
    %load/vec4 v0x7fb91c6588f0_0;
    %store/vec4 v0x7fb91c658e00_0, 0, 256;
    %load/vec4 v0x7fb91c657d80_0;
    %load/vec4 v0x7fb91c657f50_0;
    %pad/u 32;
    %muli 8, 0, 32;
    %ix/vec4 4;
    %store/vec4 v0x7fb91c658e00_0, 4, 32;
    %jmp T_19;
    .thread T_19, $push;
    .scope S_0x7fb91c653040;
T_20 ;
    %wait E_0x7fb91c650010;
    %load/vec4 v0x7fb91c658980_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x7fb91c658d50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fb91c658520_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fb91c658660_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fb91c6578e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fb91c658eb0_0, 0;
    %jmp T_20.1;
T_20.0 ;
    %load/vec4 v0x7fb91c658d50_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_20.2, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_20.3, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_20.4, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_20.5, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_20.6, 6;
    %jmp T_20.7;
T_20.2 ;
    %load/vec4 v0x7fb91c657ff0_0;
    %load/vec4 v0x7fb91c6581d0_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.8, 8;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x7fb91c658d50_0, 0;
    %jmp T_20.9;
T_20.8 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x7fb91c658d50_0, 0;
T_20.9 ;
    %jmp T_20.7;
T_20.3 ;
    %load/vec4 v0x7fb91c658b70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.10, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fb91c658520_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fb91c658660_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fb91c6578e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fb91c658eb0_0, 0;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x7fb91c658d50_0, 0;
    %jmp T_20.11;
T_20.10 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fb91c658520_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fb91c658660_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fb91c6578e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fb91c658eb0_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x7fb91c658d50_0, 0;
T_20.11 ;
    %jmp T_20.7;
T_20.4 ;
    %load/vec4 v0x7fb91c658280_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.12, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fb91c658520_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fb91c658660_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fb91c6578e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fb91c658eb0_0, 0;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x7fb91c658d50_0, 0;
    %jmp T_20.13;
T_20.12 ;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x7fb91c658d50_0, 0;
T_20.13 ;
    %jmp T_20.7;
T_20.5 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fb91c658520_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fb91c658660_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fb91c6578e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fb91c658eb0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x7fb91c658d50_0, 0;
    %jmp T_20.7;
T_20.6 ;
    %load/vec4 v0x7fb91c658280_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.14, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fb91c658520_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fb91c658660_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fb91c6578e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fb91c658eb0_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x7fb91c658d50_0, 0;
    %jmp T_20.15;
T_20.14 ;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x7fb91c658d50_0, 0;
T_20.15 ;
    %jmp T_20.7;
T_20.7 ;
    %pop/vec4 1;
T_20.1 ;
    %jmp T_20;
    .thread T_20;
    .scope S_0x7fb91c64d760;
T_21 ;
    %wait E_0x7fb91c647cc0;
    %load/vec4 v0x7fb91c64df30_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %load/vec4 v0x7fb91c64de60_0;
    %assign/vec4 v0x7fb91c64e2a0_0, 0;
    %load/vec4 v0x7fb91c64dca0_0;
    %assign/vec4 v0x7fb91c64e160_0, 0;
    %load/vec4 v0x7fb91c64db30_0;
    %assign/vec4 v0x7fb91c64dfc0_0, 0;
    %load/vec4 v0x7fb91c64dbf0_0;
    %assign/vec4 v0x7fb91c64e050_0, 0;
    %load/vec4 v0x7fb91c64dd50_0;
    %assign/vec4 v0x7fb91c64e1f0_0, 0;
T_21.0 ;
    %jmp T_21;
    .thread T_21;
    .scope S_0x7fb91c649100;
T_22 ;
    %wait E_0x7fb91c649380;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fb91c6493f0_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fb91c6494b0_0, 0, 2;
    %load/vec4 v0x7fb91c649740_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7fb91c649670_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x7fb91c649670_0;
    %load/vec4 v0x7fb91c649550_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.0, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x7fb91c6493f0_0, 0, 2;
    %jmp T_22.1;
T_22.0 ;
    %load/vec4 v0x7fb91c649880_0;
    %load/vec4 v0x7fb91c6497f0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x7fb91c649740_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7fb91c649670_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x7fb91c649670_0;
    %load/vec4 v0x7fb91c649550_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %nor/r;
    %and;
    %load/vec4 v0x7fb91c6497f0_0;
    %load/vec4 v0x7fb91c649550_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.2, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x7fb91c6493f0_0, 0, 2;
T_22.2 ;
T_22.1 ;
    %load/vec4 v0x7fb91c649740_0;
    %load/vec4 v0x7fb91c649670_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x7fb91c649670_0;
    %load/vec4 v0x7fb91c6495e0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.4, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x7fb91c6494b0_0, 0, 2;
    %jmp T_22.5;
T_22.4 ;
    %load/vec4 v0x7fb91c649880_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7fb91c6497f0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x7fb91c649740_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7fb91c649670_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x7fb91c649670_0;
    %load/vec4 v0x7fb91c6495e0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %nor/r;
    %and;
    %load/vec4 v0x7fb91c6497f0_0;
    %load/vec4 v0x7fb91c6495e0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.6, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x7fb91c6494b0_0, 0, 2;
T_22.6 ;
T_22.5 ;
    %jmp T_22;
    .thread T_22, $push;
    .scope S_0x7fb91c65c7a0;
T_23 ;
    %wait E_0x7fb91c650010;
    %load/vec4 v0x7fb91c65d710_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7fb91c65d7a0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x7fb91c65d250_0, 0;
    %jmp T_23.1;
T_23.0 ;
    %load/vec4 v0x7fb91c65d7a0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_23.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_23.3, 6;
    %jmp T_23.4;
T_23.2 ;
    %load/vec4 v0x7fb91c65d4d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.5, 8;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x7fb91c65d7a0_0, 0;
    %load/vec4 v0x7fb91c65d250_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x7fb91c65d250_0, 0;
T_23.5 ;
    %jmp T_23.4;
T_23.3 ;
    %load/vec4 v0x7fb91c65d250_0;
    %cmpi/e 9, 0, 4;
    %jmp/0xz  T_23.7, 4;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7fb91c65d7a0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x7fb91c65d250_0, 0;
    %jmp T_23.8;
T_23.7 ;
    %load/vec4 v0x7fb91c65d250_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x7fb91c65d250_0, 0;
T_23.8 ;
    %jmp T_23.4;
T_23.4 ;
    %pop/vec4 1;
T_23.1 ;
    %jmp T_23;
    .thread T_23;
    .scope S_0x7fb91c65c7a0;
T_24 ;
    %wait E_0x7fb91c647cc0;
    %load/vec4 v0x7fb91c65cf50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.0, 8;
    %load/vec4 v0x7fb91c65d840_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.2, 8;
    %load/vec4 v0x7fb91c65d370_0;
    %ix/getv 3, v0x7fb91c65cfe0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fb91c65d580, 0, 4;
    %load/vec4 v0x7fb91c65d370_0;
    %assign/vec4 v0x7fb91c65d2e0_0, 0;
    %jmp T_24.3;
T_24.2 ;
    %ix/getv 4, v0x7fb91c65cfe0_0;
    %load/vec4a v0x7fb91c65d580, 4;
    %store/vec4 v0x7fb91c65d2e0_0, 0, 256;
T_24.3 ;
T_24.0 ;
    %jmp T_24;
    .thread T_24;
    .scope S_0x7fb91d03eb30;
T_25 ;
    %delay 25, 0;
    %load/vec4 v0x7fb91c65d960_0;
    %inv;
    %store/vec4 v0x7fb91c65d960_0, 0, 1;
    %jmp T_25;
    .thread T_25;
    .scope S_0x7fb91d03eb30;
T_26 ;
    %vpi_call 2 51 "$dumpfile", "CPU.vcd" {0 0 0};
    %vpi_call 2 52 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fb91c65db70_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb91c65d960_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fb91c65da00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb91c65daa0_0, 0, 1;
    %delay 12, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb91c65da00_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fb91c65daa0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fb91c65e050_0, 0, 32;
T_26.0 ;
    %load/vec4 v0x7fb91c65e050_0;
    %cmpi/s 255, 0, 32;
    %jmp/0xz T_26.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x7fb91c65e050_0;
    %store/vec4a v0x7fb91c64d6b0, 4, 0;
    %load/vec4 v0x7fb91c65e050_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fb91c65e050_0, 0, 32;
    %jmp T_26.0;
T_26.1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fb91c65e0e0_0, 0, 32;
T_26.2 ;
    %load/vec4 v0x7fb91c65e0e0_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_26.3, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fb91c65e050_0, 0, 32;
T_26.4 ;
    %load/vec4 v0x7fb91c65e050_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_26.5, 5;
    %pushi/vec4 0, 0, 25;
    %load/vec4 v0x7fb91c65e050_0;
    %pad/s 34;
    %pad/s 35;
    %muli 2, 0, 35;
    %pad/s 36;
    %load/vec4 v0x7fb91c65e0e0_0;
    %pad/s 36;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x7fb91c656890, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x7fb91c65e050_0;
    %pad/s 34;
    %pad/s 35;
    %muli 2, 0, 35;
    %pad/s 36;
    %load/vec4 v0x7fb91c65e0e0_0;
    %pad/s 36;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x7fb91c655dd0, 4, 0;
    %load/vec4 v0x7fb91c65e050_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fb91c65e050_0, 0, 32;
    %jmp T_26.4;
T_26.5 ;
    %load/vec4 v0x7fb91c65e0e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fb91c65e0e0_0, 0, 32;
    %jmp T_26.2;
T_26.3 ;
    %pushi/vec4 0, 0, 256;
    %store/vec4 v0x7fb91c658e00_0, 0, 256;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fb91c657cf0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb91c658520_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb91c658660_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb91c6578e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb91c658eb0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fb91c65e050_0, 0, 32;
T_26.6 ;
    %load/vec4 v0x7fb91c65e050_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_26.7, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x7fb91c65e050_0;
    %store/vec4a v0x7fb91c652230, 4, 0;
    %load/vec4 v0x7fb91c65e050_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fb91c65e050_0, 0, 32;
    %jmp T_26.6;
T_26.7 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fb91c64caa0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fb91c64cd90_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb91c64b6e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb91c64b580_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb91c64b3e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb91c64b4f0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fb91c64b230_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb91c64b2c0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fb91c64b7f0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fb91c64b880_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fb91c64b350_0, 0, 32;
    %pushi/vec4 0, 0, 10;
    %store/vec4 v0x7fb91c64b910_0, 0, 10;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x7fb91c64b9a0_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x7fb91c64ba30_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x7fb91c64b610_0, 0, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb91c648d90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb91c648c40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb91c648b00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb91c648ba0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fb91c6489f0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fb91c648ed0_0, 0, 32;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x7fb91c648ce0_0, 0, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb91c64e2a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb91c64e160_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fb91c64dfc0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fb91c64e050_0, 0, 32;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x7fb91c64e1f0_0, 0, 5;
    %vpi_call 2 124 "$readmemb", "./testdata/instruction_4.txt", v0x7fb91c64d6b0 {0 0 0};
    %vpi_func 2 128 "$fopen" 32, "./testdata/output4.txt" {0 0 0};
    %pushi/vec4 1, 0, 32;
    %or;
    %store/vec4 v0x7fb91c65e2d0_0, 0, 32;
    %vpi_func 2 130 "$fopen" 32, "./testdata/cache4.txt" {0 0 0};
    %pushi/vec4 1, 0, 32;
    %or;
    %store/vec4 v0x7fb91c65e360_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fb91c65e050_0, 0, 32;
T_26.8 ;
    %load/vec4 v0x7fb91c65e050_0;
    %cmpi/s 512, 0, 32;
    %jmp/0xz T_26.9, 5;
    %pushi/vec4 0, 0, 256;
    %ix/getv/s 4, v0x7fb91c65e050_0;
    %store/vec4a v0x7fb91c65d580, 4, 0;
    %load/vec4 v0x7fb91c65e050_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fb91c65e050_0, 0, 32;
    %jmp T_26.8;
T_26.9 ;
    %pushi/vec4 2290684177, 0, 51;
    %concati/vec4 2577015330, 0, 32;
    %concati/vec4 2863346483, 0, 32;
    %concati/vec4 3149677636, 0, 32;
    %concati/vec4 3436008789, 0, 32;
    %concati/vec4 3722339942, 0, 32;
    %concati/vec4 4008671095, 0, 32;
    %concati/vec4 8191, 0, 13;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fb91c65d580, 4, 0;
    %pushi/vec4 2290653593, 0, 32;
    %concati/vec4 2863315899, 0, 32;
    %concati/vec4 3435978205, 0, 32;
    %concati/vec4 4008640511, 0, 32;
    %concati/vec4 4008627404, 0, 33;
    %concati/vec4 2863302792, 0, 32;
    %concati/vec4 3435956360, 0, 33;
    %concati/vec4 286326784, 0, 30;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fb91c65d580, 4, 0;
    %pushi/vec4 3975867642, 0, 32;
    %concati/vec4 3975867642, 0, 32;
    %concati/vec4 3975867642, 0, 32;
    %concati/vec4 3975867642, 0, 32;
    %concati/vec4 3975867642, 0, 32;
    %concati/vec4 3975867642, 0, 32;
    %concati/vec4 3975867642, 0, 32;
    %concati/vec4 3975867642, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fb91c65d580, 4, 0;
    %pushi/vec4 2443359172, 0, 39;
    %concati/vec4 3588683775, 0, 32;
    %concati/vec4 3703216246, 0, 33;
    %concati/vec4 2825134082, 0, 33;
    %concati/vec4 2367004198, 0, 33;
    %concati/vec4 2939666427, 0, 32;
    %concati/vec4 3855926194, 0, 33;
    %concati/vec4 1323536, 0, 21;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fb91c65d580, 4, 0;
    %pushi/vec4 2281771009, 0, 55;
    %concati/vec4 2550276098, 0, 32;
    %concati/vec4 2818781187, 0, 32;
    %concati/vec4 3087286276, 0, 32;
    %concati/vec4 3355791365, 0, 32;
    %concati/vec4 3624296454, 0, 32;
    %concati/vec4 3892801543, 0, 32;
    %concati/vec4 496, 0, 9;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fb91c65d580, 4, 0;
    %pushi/vec4 2443359172, 0, 39;
    %concati/vec4 3588683775, 0, 32;
    %concati/vec4 3703216246, 0, 33;
    %concati/vec4 2825134082, 0, 33;
    %concati/vec4 2367004198, 0, 33;
    %concati/vec4 2939666427, 0, 32;
    %concati/vec4 3855926194, 0, 33;
    %concati/vec4 1323536, 0, 21;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fb91c65d580, 4, 0;
    %pushi/vec4 2281771009, 0, 55;
    %concati/vec4 2550276098, 0, 32;
    %concati/vec4 2818781187, 0, 32;
    %concati/vec4 3087286276, 0, 32;
    %concati/vec4 3355791365, 0, 32;
    %concati/vec4 3624296454, 0, 32;
    %concati/vec4 3892801543, 0, 32;
    %concati/vec4 496, 0, 9;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fb91c65d580, 4, 0;
    %pushi/vec4 2148073489, 0, 51;
    %concati/vec4 2149187618, 0, 32;
    %concati/vec4 2150301747, 0, 32;
    %concati/vec4 2151415876, 0, 32;
    %concati/vec4 2152530005, 0, 32;
    %concati/vec4 2153644134, 0, 32;
    %concati/vec4 2154758263, 0, 32;
    %concati/vec4 4111, 0, 13;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fb91c65d580, 4, 0;
    %end;
    .thread T_26;
    .scope S_0x7fb91d03eb30;
T_27 ;
    %wait E_0x7fb91c647cc0;
    %load/vec4 v0x7fb91c65db70_0;
    %cmpi/e 200, 0, 32;
    %jmp/0xz  T_27.0, 4;
    %vpi_call 2 153 "$fdisplay", v0x7fb91c65e2d0_0, "Flush Cache! \012" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fb91c65e0e0_0, 0, 32;
T_27.2 ;
    %load/vec4 v0x7fb91c65e0e0_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_27.3, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fb91c65e050_0, 0, 32;
T_27.4 ;
    %load/vec4 v0x7fb91c65e050_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_27.5, 5;
    %load/vec4 v0x7fb91c65e050_0;
    %pad/s 34;
    %pad/s 35;
    %muli 2, 0, 35;
    %pad/s 36;
    %load/vec4 v0x7fb91c65e0e0_0;
    %pad/s 36;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x7fb91c656890, 4;
    %pad/u 24;
    %store/vec4 v0x7fb91c65e3f0_0, 0, 24;
    %load/vec4 v0x7fb91c65e050_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fb91c65e050_0, 0, 32;
    %jmp T_27.4;
T_27.5 ;
    %load/vec4 v0x7fb91c65e0e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fb91c65e0e0_0, 0, 32;
    %jmp T_27.2;
T_27.3 ;
T_27.0 ;
    %load/vec4 v0x7fb91c65db70_0;
    %cmpi/s 200, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_27.6, 5;
    %vpi_call 2 168 "$finish" {0 0 0};
T_27.6 ;
    %vpi_call 2 172 "$fdisplay", v0x7fb91c65e2d0_0, "cycle = %0d, Start = %b\012PC = %d", v0x7fb91c65db70_0, v0x7fb91c65daa0_0, v0x7fb91c650350_0 {0 0 0};
    %vpi_call 2 176 "$fdisplay", v0x7fb91c65e2d0_0, "Registers" {0 0 0};
    %vpi_call 2 177 "$fdisplay", v0x7fb91c65e2d0_0, "x0 = %h, x8  = %h, x16 = %h, x24 = %h", &A<v0x7fb91c652230, 0>, &A<v0x7fb91c652230, 8>, &A<v0x7fb91c652230, 16>, &A<v0x7fb91c652230, 24> {0 0 0};
    %vpi_call 2 178 "$fdisplay", v0x7fb91c65e2d0_0, "x1 = %h, x9  = %h, x17 = %h, x25 = %h", &A<v0x7fb91c652230, 1>, &A<v0x7fb91c652230, 9>, &A<v0x7fb91c652230, 17>, &A<v0x7fb91c652230, 25> {0 0 0};
    %vpi_call 2 179 "$fdisplay", v0x7fb91c65e2d0_0, "x2 = %h, x10 = %h, x18 = %h, x26 = %h", &A<v0x7fb91c652230, 2>, &A<v0x7fb91c652230, 10>, &A<v0x7fb91c652230, 18>, &A<v0x7fb91c652230, 26> {0 0 0};
    %vpi_call 2 180 "$fdisplay", v0x7fb91c65e2d0_0, "x3 = %h, x11 = %h, x19 = %h, x27 = %h", &A<v0x7fb91c652230, 3>, &A<v0x7fb91c652230, 11>, &A<v0x7fb91c652230, 19>, &A<v0x7fb91c652230, 27> {0 0 0};
    %vpi_call 2 181 "$fdisplay", v0x7fb91c65e2d0_0, "x4 = %h, x12 = %h, x20 = %h, x28 = %h", &A<v0x7fb91c652230, 4>, &A<v0x7fb91c652230, 12>, &A<v0x7fb91c652230, 20>, &A<v0x7fb91c652230, 28> {0 0 0};
    %vpi_call 2 182 "$fdisplay", v0x7fb91c65e2d0_0, "x5 = %h, x13 = %h, x21 = %h, x29 = %h", &A<v0x7fb91c652230, 5>, &A<v0x7fb91c652230, 13>, &A<v0x7fb91c652230, 21>, &A<v0x7fb91c652230, 29> {0 0 0};
    %vpi_call 2 183 "$fdisplay", v0x7fb91c65e2d0_0, "x6 = %h, x14 = %h, x22 = %h, x30 = %h", &A<v0x7fb91c652230, 6>, &A<v0x7fb91c652230, 14>, &A<v0x7fb91c652230, 22>, &A<v0x7fb91c652230, 30> {0 0 0};
    %vpi_call 2 184 "$fdisplay", v0x7fb91c65e2d0_0, "x7 = %h, x15 = %h, x23 = %h, x31 = %h", &A<v0x7fb91c652230, 7>, &A<v0x7fb91c652230, 15>, &A<v0x7fb91c652230, 23>, &A<v0x7fb91c652230, 31> {0 0 0};
    %vpi_call 2 188 "$fdisplay", v0x7fb91c65e2d0_0, "Data Memory: 0x0000 = %h", &A<v0x7fb91c65d580, 0> {0 0 0};
    %vpi_call 2 189 "$fdisplay", v0x7fb91c65e2d0_0, "Data Memory: 0x0020 = %h", &A<v0x7fb91c65d580, 1> {0 0 0};
    %vpi_call 2 190 "$fdisplay", v0x7fb91c65e2d0_0, "Data Memory: 0x0040 = %h", &A<v0x7fb91c65d580, 2> {0 0 0};
    %vpi_call 2 191 "$fdisplay", v0x7fb91c65e2d0_0, "Data Memory: 0x0200 = %h", &A<v0x7fb91c65d580, 16> {0 0 0};
    %vpi_call 2 192 "$fdisplay", v0x7fb91c65e2d0_0, "Data Memory: 0x0220 = %h", &A<v0x7fb91c65d580, 17> {0 0 0};
    %vpi_call 2 193 "$fdisplay", v0x7fb91c65e2d0_0, "Data Memory: 0x0240 = %h", &A<v0x7fb91c65d580, 18> {0 0 0};
    %vpi_call 2 194 "$fdisplay", v0x7fb91c65e2d0_0, "Data Memory: 0x0400 = %h", &A<v0x7fb91c65d580, 32> {0 0 0};
    %vpi_call 2 195 "$fdisplay", v0x7fb91c65e2d0_0, "Data Memory: 0x0420 = %h", &A<v0x7fb91c65d580, 33> {0 0 0};
    %vpi_call 2 196 "$fdisplay", v0x7fb91c65e2d0_0, "Data Memory: 0x0440 = %h", &A<v0x7fb91c65d580, 34> {0 0 0};
    %vpi_call 2 198 "$fdisplay", v0x7fb91c65e2d0_0, "\012" {0 0 0};
    %load/vec4 v0x7fb91c658090_0;
    %load/vec4 v0x7fb91c658d50_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.8, 8;
    %load/vec4 v0x7fb91c658b70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.10, 8;
    %load/vec4 v0x7fb91c657ab0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.12, 8;
    %vpi_call 2 205 "$fdisplay", v0x7fb91c65e360_0, "Cycle: %d, Write Miss, Address: %h, Write Data: %h (Write Back!)", v0x7fb91c65db70_0, v0x7fb91c657b60_0, v0x7fb91c657d80_0 {0 0 0};
    %jmp T_27.13;
T_27.12 ;
    %load/vec4 v0x7fb91c657a00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.14, 8;
    %vpi_call 2 207 "$fdisplay", v0x7fb91c65e360_0, "Cycle: %d, Read Miss , Address: %h, Read Data : %h (Write Back!)", v0x7fb91c65db70_0, v0x7fb91c657b60_0, v0x7fb91c657e30_0 {0 0 0};
T_27.14 ;
T_27.13 ;
    %jmp T_27.11;
T_27.10 ;
    %load/vec4 v0x7fb91c657ab0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.16, 8;
    %vpi_call 2 212 "$fdisplay", v0x7fb91c65e360_0, "Cycle: %d, Write Miss, Address: %h, Write Data: %h", v0x7fb91c65db70_0, v0x7fb91c657b60_0, v0x7fb91c657d80_0 {0 0 0};
    %jmp T_27.17;
T_27.16 ;
    %load/vec4 v0x7fb91c657a00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.18, 8;
    %vpi_call 2 215 "$fdisplay", v0x7fb91c65e360_0, "Cycle: %d, Read Miss , Address: %h, Read Data : %h", v0x7fb91c65db70_0, v0x7fb91c657b60_0, v0x7fb91c657e30_0 {0 0 0};
T_27.18 ;
T_27.17 ;
T_27.11 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fb91c65df40_0, 0, 1;
    %jmp T_27.9;
T_27.8 ;
    %load/vec4 v0x7fb91c658090_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.20, 8;
    %load/vec4 v0x7fb91c65df40_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.22, 8;
    %load/vec4 v0x7fb91c657ab0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.24, 8;
    %vpi_call 2 223 "$fdisplay", v0x7fb91c65e360_0, "Cycle: %d, Write Hit , Address: %h, Write Data: %h", v0x7fb91c65db70_0, v0x7fb91c657b60_0, v0x7fb91c657d80_0 {0 0 0};
    %jmp T_27.25;
T_27.24 ;
    %load/vec4 v0x7fb91c657a00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.26, 8;
    %vpi_call 2 226 "$fdisplay", v0x7fb91c65e360_0, "Cycle: %d, Read Hit  , Address: %h, Read Data : %h", v0x7fb91c65db70_0, v0x7fb91c657b60_0, v0x7fb91c657e30_0 {0 0 0};
T_27.26 ;
T_27.25 ;
T_27.22 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb91c65df40_0, 0, 1;
T_27.20 ;
T_27.9 ;
    %load/vec4 v0x7fb91c65db70_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fb91c65db70_0, 0, 32;
    %jmp T_27;
    .thread T_27;
# The file index is used to find the file name in the following table.
:file_names 24;
    "N/A";
    "<interactive>";
    "./CPU/testbench.v";
    "././CPU/CPU.v";
    "././CPU/ALU.v";
    "././CPU/ALU_Control.v";
    "././CPU/Adder.v";
    "././CPU/Control.v";
    "././CPU/EXMEM.v";
    "././CPU/ForwardingUnit.v";
    "././CPU/HzDetectionUnit.v";
    "././CPU/IDEX.v";
    "././CPU/IFID.v";
    "././TA_modules/Instruction_Memory.v";
    "././CPU/MEMWB.v";
    "././CPU/MUX4.v";
    "././CPU/MUX32.v";
    "././TA_modules/PC.v";
    "././TA_modules/Registers.v";
    "././CPU/Utils.v";
    "././CPU/Sign_Extend.v";
    "././dcache_controller.v";
    "././dcache_sram.v";
    "././TA_modules/Data_memory.v";
