[2025-09-17 09:50:29] START suite=qualcomm_srv trace=srv695_ap
CMD: ./bin/champsim -w 20000000 -i 100000000 /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv695_ap.champsimtrace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
Heartbeat CPU 0 instructions: 10000000 cycles: 2652154 heartbeat IPC: 3.771 cumulative IPC: 3.771 (Simulation time: 00 hr 00 min 38 sec)
Heartbeat CPU 0 instructions: 20000002 cycles: 5088867 heartbeat IPC: 4.104 cumulative IPC: 3.93 (Simulation time: 00 hr 01 min 15 sec)
Warmup finished CPU 0 instructions: 20000002 cycles: 5088867 cumulative IPC: 3.93 (Simulation time: 00 hr 01 min 15 sec)
Warmup complete CPU 0 instructions: 20000002 cycles: 5088867 cumulative IPC: 3.93 (Simulation time: 00 hr 01 min 15 sec)
Heartbeat CPU 0 instructions: 30000004 cycles: 13647508 heartbeat IPC: 1.168 cumulative IPC: 1.168 (Simulation time: 00 hr 02 min 25 sec)
Heartbeat CPU 0 instructions: 40000005 cycles: 22339045 heartbeat IPC: 1.151 cumulative IPC: 1.159 (Simulation time: 00 hr 03 min 32 sec)
Heartbeat CPU 0 instructions: 50000006 cycles: 30923070 heartbeat IPC: 1.165 cumulative IPC: 1.161 (Simulation time: 00 hr 04 min 41 sec)
Heartbeat CPU 0 instructions: 60000006 cycles: 39472094 heartbeat IPC: 1.17 cumulative IPC: 1.163 (Simulation time: 00 hr 05 min 47 sec)
Heartbeat CPU 0 instructions: 70000010 cycles: 48108436 heartbeat IPC: 1.158 cumulative IPC: 1.162 (Simulation time: 00 hr 06 min 54 sec)
Heartbeat CPU 0 instructions: 80000011 cycles: 56371336 heartbeat IPC: 1.21 cumulative IPC: 1.17 (Simulation time: 00 hr 08 min 02 sec)
Heartbeat CPU 0 instructions: 90000011 cycles: 64995448 heartbeat IPC: 1.16 cumulative IPC: 1.168 (Simulation time: 00 hr 09 min 10 sec)
Heartbeat CPU 0 instructions: 100000011 cycles: 73635560 heartbeat IPC: 1.157 cumulative IPC: 1.167 (Simulation time: 00 hr 10 min 20 sec)
*** Reached end of trace: (0, "/home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv695_ap.champsimtrace.xz")
Heartbeat CPU 0 instructions: 110000015 cycles: 82345308 heartbeat IPC: 1.148 cumulative IPC: 1.165 (Simulation time: 00 hr 11 min 27 sec)
Simulation finished CPU 0 instructions: 100000001 cycles: 85942051 cumulative IPC: 1.164 (Simulation time: 00 hr 12 min 28 sec)
Simulation complete CPU 0 instructions: 100000001 cycles: 85942051 cumulative IPC: 1.164 (Simulation time: 00 hr 12 min 28 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv695_ap.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.164 instructions: 100000001 cycles: 85942051
CPU 0 Branch Prediction Accuracy: 91.32% MPKI: 15.33 Average ROB Occupancy at Mispredict: 26.51
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.2807
BRANCH_INDIRECT: 0.4187
BRANCH_CONDITIONAL: 12.93
BRANCH_DIRECT_CALL: 0.6952
BRANCH_INDIRECT_CALL: 0.5076
BRANCH_RETURN: 0.4983


====Backend Stall Breakdown====
ROB_STALL: 206635
LQ_STALL: 0
SQ_STALL: 545008


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 160.28473
REPLAY_LOAD: 91.82081
NON_REPLAY_LOAD: 17.31939

== Total ==
ADDR_TRANS: 23081
REPLAY_LOAD: 15885
NON_REPLAY_LOAD: 167669

== Counts ==
ADDR_TRANS: 144
REPLAY_LOAD: 173
NON_REPLAY_LOAD: 9681

cpu0->cpu0_STLB TOTAL        ACCESS:    1779407 HIT:    1773973 MISS:       5434 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:    1779407 HIT:    1773973 MISS:       5434 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 184.9 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    7766219 HIT:    6807955 MISS:     958264 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:    6280965 HIT:    5487375 MISS:     793590 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:     546215 HIT:     400577 MISS:     145638 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:     929121 HIT:     918641 MISS:      10480 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:       9918 HIT:       1362 MISS:       8556 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 38.36 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   14497535 HIT:    8084173 MISS:    6413362 MSHR_MERGE:    1541116
cpu0->cpu0_L1I LOAD         ACCESS:   14497535 HIT:    8084173 MISS:    6413362 MSHR_MERGE:    1541116
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 14.54 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   29989300 HIT:   26633509 MISS:    3355791 MSHR_MERGE:    1390896
cpu0->cpu0_L1D LOAD         ACCESS:   16954269 HIT:   15207687 MISS:    1746582 MSHR_MERGE:     337846
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:   13023745 HIT:   11424468 MISS:    1599277 MSHR_MERGE:    1053036
cpu0->cpu0_L1D TRANSLATION  ACCESS:      11286 HIT:       1354 MISS:       9932 MSHR_MERGE:         14
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 22.79 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:   12128522 HIT:   10392275 MISS:    1736247 MSHR_MERGE:     869906
cpu0->cpu0_ITLB LOAD         ACCESS:   12128522 HIT:   10392275 MISS:    1736247 MSHR_MERGE:     869906
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 5.104 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   28378945 HIT:   27161882 MISS:    1217063 MSHR_MERGE:     303997
cpu0->cpu0_DTLB LOAD         ACCESS:   28378945 HIT:   27161882 MISS:    1217063 MSHR_MERGE:     303997
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 6.01 cycles
cpu0->LLC TOTAL        ACCESS:    1158186 HIT:    1089193 MISS:      68993 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:     793590 HIT:     767069 MISS:      26521 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:     145636 HIT:     107610 MISS:      38026 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:     210404 HIT:     210147 MISS:        257 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:       8556 HIT:       4367 MISS:       4189 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 123.1 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:       3483
  ROW_BUFFER_MISS:      65252
  AVG DBUS CONGESTED CYCLE: 3.571
Channel 0 WQ ROW_BUFFER_HIT:       1644
  ROW_BUFFER_MISS:      35240
  FULL:          0
Channel 0 REFRESHES ISSUED:       7161

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0       536504       416118        76445         4952
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            1          349          398          224
  STLB miss resolved @ L2C                0          315          440          654          184
  STLB miss resolved @ LLC                0          245          470         2175          929
  STLB miss resolved @ MEM                0            1          316         1993         2318

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level             154495        50321      1166385       106460          545
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            0          287          129           36
  STLB miss resolved @ L2C                0          165          215           67            0
  STLB miss resolved @ LLC                0          140          379          593           80
  STLB miss resolved @ MEM                0            0           85          243           90
[2025-09-17 10:02:57] END   suite=qualcomm_srv trace=srv695_ap (rc=0)
