\clearpage
\phantomsection
\addcontentsline{toc}{subsection}{LDSB}
\label{insn:ldsb}
\subsection*{LDSB: load an 8 bit value}

\subsubsection*{Format}

\textrm{LDSB \%rd, \%r1}

\begin{center}
\begin{bytefield}[endianness=big,bitformatting=\scriptsize]{32}
\bitheader{0,7,8,15,16,23,24,31} \\
\bitbox{8}{0x1C}
\bitbox{8}{r1}
\bitbox{8}{r2}
\bitbox{8}{rd}
\end{bytefield}
\end{center}

\subsubsection*{Description}

The \instruction{ldsb} instruction loads the value pointed to by \registerop{r1}
into \registerop{rd}, the results register. This instruction is a
\textbf{signed} instruction and will perform sign extension on the resulting
register when applicable.

\subsubsection*{Pseudocode}

\begin{verbatim}
%rd = %r1
\end{verbatim}

\subsubsection*{Failure modes}

This instruction has no run-time failure modes beyond its constraints.
