{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 11.0 Build 157 04/27/2011 SJ Web Edition " "Info: Version 11.0 Build 157 04/27/2011 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 22 14:10:23 2011 " "Info: Processing started: Tue Nov 22 14:10:23 2011" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off project -c project " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off project -c project" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Warning: Parallel compilation is not licensed and has been disabled" {  } {  } 0 0 "Parallel compilation is not licensed and has been disabled" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "convert_hex_to_seven_segment.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file convert_hex_to_seven_segment.v" { { "Info" "ISGN_ENTITY_NAME" "1 convert_hex_to_seven_segment " "Info: Found entity 1: convert_hex_to_seven_segment" {  } { { "convert_hex_to_seven_segment.v" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/convert_hex_to_seven_segment.v" 12 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_sram_interface.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file uart_sram_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 UART_SRAM_interface " "Info: Found entity 1: UART_SRAM_interface" {  } { { "UART_SRAM_interface.v" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/UART_SRAM_interface.v" 14 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_sram_interface.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file vga_sram_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_SRAM_interface " "Info: Found entity 1: VGA_SRAM_interface" {  } { { "VGA_SRAM_interface.v" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/VGA_SRAM_interface.v" 14 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_100_pll.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file clock_100_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 Clock_100_PLL " "Info: Found entity 1: Clock_100_PLL" {  } { { "Clock_100_PLL.v" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/Clock_100_PLL.v" 36 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WSGN_FILE_IS_MISSING" "experiment4a.v " "Warning: Can't analyze file -- file experiment4a.v is missing" {  } {  } 0 0 "Can't analyze file -- file %1!s! is missing" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sram_controller.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file sram_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 SRAM_Controller " "Info: Found entity 1: SRAM_Controller" {  } { { "SRAM_Controller.v" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/SRAM_Controller.v" 14 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_controller.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file vga_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_Controller " "Info: Found entity 1: VGA_Controller" {  } { { "VGA_Controller.v" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/VGA_Controller.v" 13 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pb_controller.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file pb_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 PB_Controller " "Info: Found entity 1: PB_Controller" {  } { { "PB_Controller.v" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/PB_Controller.v" 12 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_receive_controller.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file uart_receive_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 UART_Receive_Controller " "Info: Found entity 1: UART_Receive_Controller" {  } { { "UART_Receive_Controller.v" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/UART_Receive_Controller.v" 21 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "project.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file project.v" { { "Info" "ISGN_ENTITY_NAME" "1 project " "Info: Found entity 1: project" {  } { { "project.v" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/project.v" 17 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Resetn resetn mil1_FSM.v(26) " "Info (10281): Verilog HDL Declaration information at mil1_FSM.v(26): object \"Resetn\" differs only in case from object \"resetn\" in the same scope" {  } { { "mil1_FSM.v" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/mil1_FSM.v" 26 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mil1_fsm.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file mil1_fsm.v" { { "Info" "ISGN_ENTITY_NAME" "1 mil1_FSM " "Info: Found entity 1: mil1_FSM" {  } { { "mil1_FSM.v" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/mil1_FSM.v" 17 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mil2_fsm.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file mil2_fsm.v" { { "Info" "ISGN_ENTITY_NAME" "1 mil2_FSM " "Info: Found entity 1: mil2_FSM" {  } { { "mil2_FSM.v" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/mil2_FSM.v" 15 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dual_port_ram1.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file dual_port_ram1.v" { { "Info" "ISGN_ENTITY_NAME" "1 dual_port_RAM1 " "Info: Found entity 1: dual_port_RAM1" {  } { { "dual_port_ram1.v" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/dual_port_ram1.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "project " "Info: Elaborating entity \"project\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "project.v(306) " "Warning (10175): Verilog HDL warning at project.v(306): ignoring unsupported system task" {  } { { "project.v" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/project.v" 306 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "project.v(314) " "Warning (10175): Verilog HDL warning at project.v(314): ignoring unsupported system task" {  } { { "project.v" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/project.v" 314 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 9 project.v(517) " "Warning (10230): Verilog HDL assignment warning at project.v(517): truncated value with size 10 to match size of target (9)" {  } { { "project.v" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/project.v" 517 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PB_Controller PB_Controller:PB_unit " "Info: Elaborating entity \"PB_Controller\" for hierarchy \"PB_Controller:PB_unit\"" {  } { { "project.v" "PB_unit" { Text "C:/Documents and Settings/Pavel/Desktop/project/project.v" 138 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_SRAM_interface VGA_SRAM_interface:VGA_unit " "Info: Elaborating entity \"VGA_SRAM_interface\" for hierarchy \"VGA_SRAM_interface:VGA_unit\"" {  } { { "project.v" "VGA_unit" { Text "C:/Documents and Settings/Pavel/Desktop/project/project.v" 160 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_Controller VGA_SRAM_interface:VGA_unit\|VGA_Controller:VGA_unit " "Info: Elaborating entity \"VGA_Controller\" for hierarchy \"VGA_SRAM_interface:VGA_unit\|VGA_Controller:VGA_unit\"" {  } { { "VGA_SRAM_interface.v" "VGA_unit" { Text "C:/Documents and Settings/Pavel/Desktop/project/VGA_SRAM_interface.v" 68 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART_SRAM_interface UART_SRAM_interface:UART_unit " "Info: Elaborating entity \"UART_SRAM_interface\" for hierarchy \"UART_SRAM_interface:UART_unit\"" {  } { { "project.v" "UART_unit" { Text "C:/Documents and Settings/Pavel/Desktop/project/project.v" 176 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART_Receive_Controller UART_SRAM_interface:UART_unit\|UART_Receive_Controller:UART_RX " "Info: Elaborating entity \"UART_Receive_Controller\" for hierarchy \"UART_SRAM_interface:UART_unit\|UART_Receive_Controller:UART_RX\"" {  } { { "UART_SRAM_interface.v" "UART_RX" { Text "C:/Documents and Settings/Pavel/Desktop/project/UART_SRAM_interface.v" 50 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SRAM_Controller SRAM_Controller:SRAM_unit " "Info: Elaborating entity \"SRAM_Controller\" for hierarchy \"SRAM_Controller:SRAM_unit\"" {  } { { "project.v" "SRAM_unit" { Text "C:/Documents and Settings/Pavel/Desktop/project/project.v" 196 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Clock_100_PLL SRAM_Controller:SRAM_unit\|Clock_100_PLL:Clock_100_PLL_inst " "Info: Elaborating entity \"Clock_100_PLL\" for hierarchy \"SRAM_Controller:SRAM_unit\|Clock_100_PLL:Clock_100_PLL_inst\"" {  } { { "SRAM_Controller.v" "Clock_100_PLL_inst" { Text "C:/Documents and Settings/Pavel/Desktop/project/SRAM_Controller.v" 61 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll SRAM_Controller:SRAM_unit\|Clock_100_PLL:Clock_100_PLL_inst\|altpll:altpll_component " "Info: Elaborating entity \"altpll\" for hierarchy \"SRAM_Controller:SRAM_unit\|Clock_100_PLL:Clock_100_PLL_inst\|altpll:altpll_component\"" {  } { { "Clock_100_PLL.v" "altpll_component" { Text "C:/Documents and Settings/Pavel/Desktop/project/Clock_100_PLL.v" 81 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "SRAM_Controller:SRAM_unit\|Clock_100_PLL:Clock_100_PLL_inst\|altpll:altpll_component " "Info: Elaborated megafunction instantiation \"SRAM_Controller:SRAM_unit\|Clock_100_PLL:Clock_100_PLL_inst\|altpll:altpll_component\"" {  } { { "Clock_100_PLL.v" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/Clock_100_PLL.v" 81 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SRAM_Controller:SRAM_unit\|Clock_100_PLL:Clock_100_PLL_inst\|altpll:altpll_component " "Info: Instantiated megafunction \"SRAM_Controller:SRAM_unit\|Clock_100_PLL:Clock_100_PLL_inst\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Info: Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Info: Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 2 " "Info: Parameter \"clk0_multiply_by\" = \"2\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Info: Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Info: Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "gate_lock_signal NO " "Info: Parameter \"gate_lock_signal\" = \"NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Info: Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Info: Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "invalid_lock_multiplier 5 " "Info: Parameter \"invalid_lock_multiplier\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Info: Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Info: Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type FAST " "Info: Parameter \"pll_type\" = \"FAST\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Info: Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Info: Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Info: Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Info: Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Info: Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Info: Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Info: Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Info: Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Info: Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Info: Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Info: Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Info: Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Info: Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Info: Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Info: Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Info: Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Info: Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Info: Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Info: Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Info: Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Info: Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Info: Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Info: Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Info: Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Info: Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Info: Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Info: Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Info: Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Info: Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Info: Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Info: Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_enable0 PORT_UNUSED " "Info: Parameter \"port_enable0\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_enable1 PORT_UNUSED " "Info: Parameter \"port_enable1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Info: Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Info: Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Info: Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Info: Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclkena0 PORT_UNUSED " "Info: Parameter \"port_extclkena0\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclkena1 PORT_UNUSED " "Info: Parameter \"port_extclkena1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclkena2 PORT_UNUSED " "Info: Parameter \"port_extclkena2\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclkena3 PORT_UNUSED " "Info: Parameter \"port_extclkena3\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_sclkout0 PORT_UNUSED " "Info: Parameter \"port_sclkout0\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_sclkout1 PORT_UNUSED " "Info: Parameter \"port_sclkout1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "valid_lock_multiplier 1 " "Info: Parameter \"valid_lock_multiplier\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "Clock_100_PLL.v" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/Clock_100_PLL.v" 81 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mil1_FSM mil1_FSM:mil1_unit " "Info: Elaborating entity \"mil1_FSM\" for hierarchy \"mil1_FSM:mil1_unit\"" {  } { { "project.v" "mil1_unit" { Text "C:/Documents and Settings/Pavel/Desktop/project/project.v" 231 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 mil1_FSM.v(468) " "Warning (10230): Verilog HDL assignment warning at mil1_FSM.v(468): truncated value with size 32 to match size of target (16)" {  } { { "mil1_FSM.v" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/mil1_FSM.v" 468 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 mil1_FSM.v(469) " "Warning (10230): Verilog HDL assignment warning at mil1_FSM.v(469): truncated value with size 32 to match size of target (16)" {  } { { "mil1_FSM.v" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/mil1_FSM.v" 469 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 mil1_FSM.v(850) " "Warning (10230): Verilog HDL assignment warning at mil1_FSM.v(850): truncated value with size 32 to match size of target (16)" {  } { { "mil1_FSM.v" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/mil1_FSM.v" 850 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 mil1_FSM.v(851) " "Warning (10230): Verilog HDL assignment warning at mil1_FSM.v(851): truncated value with size 32 to match size of target (16)" {  } { { "mil1_FSM.v" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/mil1_FSM.v" 851 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 mil1_FSM.v(1277) " "Warning (10230): Verilog HDL assignment warning at mil1_FSM.v(1277): truncated value with size 64 to match size of target (32)" {  } { { "mil1_FSM.v" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/mil1_FSM.v" 1277 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 mil1_FSM.v(1279) " "Warning (10230): Verilog HDL assignment warning at mil1_FSM.v(1279): truncated value with size 64 to match size of target (32)" {  } { { "mil1_FSM.v" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/mil1_FSM.v" 1279 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 mil1_FSM.v(1280) " "Warning (10230): Verilog HDL assignment warning at mil1_FSM.v(1280): truncated value with size 64 to match size of target (32)" {  } { { "mil1_FSM.v" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/mil1_FSM.v" 1280 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 mil1_FSM.v(1298) " "Warning (10230): Verilog HDL assignment warning at mil1_FSM.v(1298): truncated value with size 64 to match size of target (32)" {  } { { "mil1_FSM.v" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/mil1_FSM.v" 1298 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 mil1_FSM.v(1299) " "Warning (10230): Verilog HDL assignment warning at mil1_FSM.v(1299): truncated value with size 64 to match size of target (32)" {  } { { "mil1_FSM.v" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/mil1_FSM.v" 1299 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 mil1_FSM.v(1300) " "Warning (10230): Verilog HDL assignment warning at mil1_FSM.v(1300): truncated value with size 64 to match size of target (32)" {  } { { "mil1_FSM.v" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/mil1_FSM.v" 1300 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mil2_FSM mil2_FSM:mil2_unit " "Info: Elaborating entity \"mil2_FSM\" for hierarchy \"mil2_FSM:mil2_unit\"" {  } { { "project.v" "mil2_unit" { Text "C:/Documents and Settings/Pavel/Desktop/project/project.v" 266 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "BUF_T mil2_FSM.v(2231) " "Warning (10036): Verilog HDL or VHDL warning at mil2_FSM.v(2231): object \"BUF_T\" assigned a value but never read" {  } { { "mil2_FSM.v" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/mil2_FSM.v" 2231 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 mil2_FSM.v(483) " "Warning (10230): Verilog HDL assignment warning at mil2_FSM.v(483): truncated value with size 32 to match size of target (7)" {  } { { "mil2_FSM.v" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/mil2_FSM.v" 483 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 mil2_FSM.v(484) " "Warning (10230): Verilog HDL assignment warning at mil2_FSM.v(484): truncated value with size 32 to match size of target (7)" {  } { { "mil2_FSM.v" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/mil2_FSM.v" 484 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 mil2_FSM.v(488) " "Warning (10230): Verilog HDL assignment warning at mil2_FSM.v(488): truncated value with size 32 to match size of target (7)" {  } { { "mil2_FSM.v" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/mil2_FSM.v" 488 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 mil2_FSM.v(502) " "Warning (10230): Verilog HDL assignment warning at mil2_FSM.v(502): truncated value with size 32 to match size of target (7)" {  } { { "mil2_FSM.v" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/mil2_FSM.v" 502 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 mil2_FSM.v(506) " "Warning (10230): Verilog HDL assignment warning at mil2_FSM.v(506): truncated value with size 32 to match size of target (7)" {  } { { "mil2_FSM.v" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/mil2_FSM.v" 506 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "mil2_FSM.v(521) " "Warning (10175): Verilog HDL warning at mil2_FSM.v(521): ignoring unsupported system task" {  } { { "mil2_FSM.v" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/mil2_FSM.v" 521 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "mil2_FSM.v(522) " "Warning (10175): Verilog HDL warning at mil2_FSM.v(522): ignoring unsupported system task" {  } { { "mil2_FSM.v" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/mil2_FSM.v" 522 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "mil2_FSM.v(523) " "Warning (10175): Verilog HDL warning at mil2_FSM.v(523): ignoring unsupported system task" {  } { { "mil2_FSM.v" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/mil2_FSM.v" 523 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "mil2_FSM.v(524) " "Warning (10175): Verilog HDL warning at mil2_FSM.v(524): ignoring unsupported system task" {  } { { "mil2_FSM.v" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/mil2_FSM.v" 524 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "mil2_FSM.v(525) " "Warning (10175): Verilog HDL warning at mil2_FSM.v(525): ignoring unsupported system task" {  } { { "mil2_FSM.v" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/mil2_FSM.v" 525 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "mil2_FSM.v(526) " "Warning (10175): Verilog HDL warning at mil2_FSM.v(526): ignoring unsupported system task" {  } { { "mil2_FSM.v" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/mil2_FSM.v" 526 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "mil2_FSM.v(527) " "Warning (10175): Verilog HDL warning at mil2_FSM.v(527): ignoring unsupported system task" {  } { { "mil2_FSM.v" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/mil2_FSM.v" 527 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "mil2_FSM.v(528) " "Warning (10175): Verilog HDL warning at mil2_FSM.v(528): ignoring unsupported system task" {  } { { "mil2_FSM.v" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/mil2_FSM.v" 528 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "mil2_FSM.v(529) " "Warning (10175): Verilog HDL warning at mil2_FSM.v(529): ignoring unsupported system task" {  } { { "mil2_FSM.v" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/mil2_FSM.v" 529 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 mil2_FSM.v(531) " "Warning (10230): Verilog HDL assignment warning at mil2_FSM.v(531): truncated value with size 32 to match size of target (7)" {  } { { "mil2_FSM.v" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/mil2_FSM.v" 531 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 mil2_FSM.v(532) " "Warning (10230): Verilog HDL assignment warning at mil2_FSM.v(532): truncated value with size 32 to match size of target (7)" {  } { { "mil2_FSM.v" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/mil2_FSM.v" 532 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 mil2_FSM.v(536) " "Warning (10230): Verilog HDL assignment warning at mil2_FSM.v(536): truncated value with size 32 to match size of target (7)" {  } { { "mil2_FSM.v" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/mil2_FSM.v" 536 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 mil2_FSM.v(548) " "Warning (10230): Verilog HDL assignment warning at mil2_FSM.v(548): truncated value with size 64 to match size of target (32)" {  } { { "mil2_FSM.v" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/mil2_FSM.v" 548 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 mil2_FSM.v(549) " "Warning (10230): Verilog HDL assignment warning at mil2_FSM.v(549): truncated value with size 64 to match size of target (32)" {  } { { "mil2_FSM.v" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/mil2_FSM.v" 549 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 mil2_FSM.v(550) " "Warning (10230): Verilog HDL assignment warning at mil2_FSM.v(550): truncated value with size 64 to match size of target (32)" {  } { { "mil2_FSM.v" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/mil2_FSM.v" 550 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 mil2_FSM.v(551) " "Warning (10230): Verilog HDL assignment warning at mil2_FSM.v(551): truncated value with size 64 to match size of target (32)" {  } { { "mil2_FSM.v" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/mil2_FSM.v" 551 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "mil2_FSM.v(566) " "Warning (10175): Verilog HDL warning at mil2_FSM.v(566): ignoring unsupported system task" {  } { { "mil2_FSM.v" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/mil2_FSM.v" 566 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "mil2_FSM.v(567) " "Warning (10175): Verilog HDL warning at mil2_FSM.v(567): ignoring unsupported system task" {  } { { "mil2_FSM.v" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/mil2_FSM.v" 567 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "mil2_FSM.v(568) " "Warning (10175): Verilog HDL warning at mil2_FSM.v(568): ignoring unsupported system task" {  } { { "mil2_FSM.v" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/mil2_FSM.v" 568 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "mil2_FSM.v(569) " "Warning (10175): Verilog HDL warning at mil2_FSM.v(569): ignoring unsupported system task" {  } { { "mil2_FSM.v" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/mil2_FSM.v" 569 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 mil2_FSM.v(579) " "Warning (10230): Verilog HDL assignment warning at mil2_FSM.v(579): truncated value with size 32 to match size of target (7)" {  } { { "mil2_FSM.v" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/mil2_FSM.v" 579 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 mil2_FSM.v(582) " "Warning (10230): Verilog HDL assignment warning at mil2_FSM.v(582): truncated value with size 32 to match size of target (7)" {  } { { "mil2_FSM.v" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/mil2_FSM.v" 582 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 mil2_FSM.v(587) " "Warning (10230): Verilog HDL assignment warning at mil2_FSM.v(587): truncated value with size 64 to match size of target (32)" {  } { { "mil2_FSM.v" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/mil2_FSM.v" 587 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 mil2_FSM.v(588) " "Warning (10230): Verilog HDL assignment warning at mil2_FSM.v(588): truncated value with size 64 to match size of target (32)" {  } { { "mil2_FSM.v" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/mil2_FSM.v" 588 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 mil2_FSM.v(589) " "Warning (10230): Verilog HDL assignment warning at mil2_FSM.v(589): truncated value with size 64 to match size of target (32)" {  } { { "mil2_FSM.v" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/mil2_FSM.v" 589 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 mil2_FSM.v(590) " "Warning (10230): Verilog HDL assignment warning at mil2_FSM.v(590): truncated value with size 64 to match size of target (32)" {  } { { "mil2_FSM.v" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/mil2_FSM.v" 590 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 mil2_FSM.v(606) " "Warning (10230): Verilog HDL assignment warning at mil2_FSM.v(606): truncated value with size 32 to match size of target (7)" {  } { { "mil2_FSM.v" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/mil2_FSM.v" 606 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 mil2_FSM.v(607) " "Warning (10230): Verilog HDL assignment warning at mil2_FSM.v(607): truncated value with size 32 to match size of target (7)" {  } { { "mil2_FSM.v" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/mil2_FSM.v" 607 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 mil2_FSM.v(610) " "Warning (10230): Verilog HDL assignment warning at mil2_FSM.v(610): truncated value with size 32 to match size of target (7)" {  } { { "mil2_FSM.v" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/mil2_FSM.v" 610 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 mil2_FSM.v(618) " "Warning (10230): Verilog HDL assignment warning at mil2_FSM.v(618): truncated value with size 64 to match size of target (32)" {  } { { "mil2_FSM.v" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/mil2_FSM.v" 618 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 mil2_FSM.v(619) " "Warning (10230): Verilog HDL assignment warning at mil2_FSM.v(619): truncated value with size 64 to match size of target (32)" {  } { { "mil2_FSM.v" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/mil2_FSM.v" 619 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 mil2_FSM.v(620) " "Warning (10230): Verilog HDL assignment warning at mil2_FSM.v(620): truncated value with size 64 to match size of target (32)" {  } { { "mil2_FSM.v" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/mil2_FSM.v" 620 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 mil2_FSM.v(621) " "Warning (10230): Verilog HDL assignment warning at mil2_FSM.v(621): truncated value with size 64 to match size of target (32)" {  } { { "mil2_FSM.v" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/mil2_FSM.v" 621 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 mil2_FSM.v(628) " "Warning (10230): Verilog HDL assignment warning at mil2_FSM.v(628): truncated value with size 32 to match size of target (7)" {  } { { "mil2_FSM.v" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/mil2_FSM.v" 628 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 mil2_FSM.v(631) " "Warning (10230): Verilog HDL assignment warning at mil2_FSM.v(631): truncated value with size 32 to match size of target (7)" {  } { { "mil2_FSM.v" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/mil2_FSM.v" 631 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 mil2_FSM.v(636) " "Warning (10230): Verilog HDL assignment warning at mil2_FSM.v(636): truncated value with size 64 to match size of target (32)" {  } { { "mil2_FSM.v" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/mil2_FSM.v" 636 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 mil2_FSM.v(637) " "Warning (10230): Verilog HDL assignment warning at mil2_FSM.v(637): truncated value with size 64 to match size of target (32)" {  } { { "mil2_FSM.v" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/mil2_FSM.v" 637 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 mil2_FSM.v(638) " "Warning (10230): Verilog HDL assignment warning at mil2_FSM.v(638): truncated value with size 64 to match size of target (32)" {  } { { "mil2_FSM.v" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/mil2_FSM.v" 638 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 mil2_FSM.v(639) " "Warning (10230): Verilog HDL assignment warning at mil2_FSM.v(639): truncated value with size 64 to match size of target (32)" {  } { { "mil2_FSM.v" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/mil2_FSM.v" 639 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 mil2_FSM.v(644) " "Warning (10230): Verilog HDL assignment warning at mil2_FSM.v(644): truncated value with size 32 to match size of target (7)" {  } { { "mil2_FSM.v" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/mil2_FSM.v" 644 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 mil2_FSM.v(645) " "Warning (10230): Verilog HDL assignment warning at mil2_FSM.v(645): truncated value with size 32 to match size of target (7)" {  } { { "mil2_FSM.v" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/mil2_FSM.v" 645 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 mil2_FSM.v(648) " "Warning (10230): Verilog HDL assignment warning at mil2_FSM.v(648): truncated value with size 32 to match size of target (7)" {  } { { "mil2_FSM.v" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/mil2_FSM.v" 648 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 mil2_FSM.v(656) " "Warning (10230): Verilog HDL assignment warning at mil2_FSM.v(656): truncated value with size 64 to match size of target (32)" {  } { { "mil2_FSM.v" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/mil2_FSM.v" 656 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 mil2_FSM.v(657) " "Warning (10230): Verilog HDL assignment warning at mil2_FSM.v(657): truncated value with size 64 to match size of target (32)" {  } { { "mil2_FSM.v" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/mil2_FSM.v" 657 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 mil2_FSM.v(658) " "Warning (10230): Verilog HDL assignment warning at mil2_FSM.v(658): truncated value with size 64 to match size of target (32)" {  } { { "mil2_FSM.v" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/mil2_FSM.v" 658 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 mil2_FSM.v(659) " "Warning (10230): Verilog HDL assignment warning at mil2_FSM.v(659): truncated value with size 64 to match size of target (32)" {  } { { "mil2_FSM.v" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/mil2_FSM.v" 659 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 mil2_FSM.v(673) " "Warning (10230): Verilog HDL assignment warning at mil2_FSM.v(673): truncated value with size 32 to match size of target (7)" {  } { { "mil2_FSM.v" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/mil2_FSM.v" 673 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 mil2_FSM.v(678) " "Warning (10230): Verilog HDL assignment warning at mil2_FSM.v(678): truncated value with size 64 to match size of target (32)" {  } { { "mil2_FSM.v" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/mil2_FSM.v" 678 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 mil2_FSM.v(679) " "Warning (10230): Verilog HDL assignment warning at mil2_FSM.v(679): truncated value with size 64 to match size of target (32)" {  } { { "mil2_FSM.v" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/mil2_FSM.v" 679 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 mil2_FSM.v(680) " "Warning (10230): Verilog HDL assignment warning at mil2_FSM.v(680): truncated value with size 64 to match size of target (32)" {  } { { "mil2_FSM.v" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/mil2_FSM.v" 680 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 mil2_FSM.v(681) " "Warning (10230): Verilog HDL assignment warning at mil2_FSM.v(681): truncated value with size 64 to match size of target (32)" {  } { { "mil2_FSM.v" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/mil2_FSM.v" 681 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 mil2_FSM.v(686) " "Warning (10230): Verilog HDL assignment warning at mil2_FSM.v(686): truncated value with size 32 to match size of target (7)" {  } { { "mil2_FSM.v" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/mil2_FSM.v" 686 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 mil2_FSM.v(687) " "Warning (10230): Verilog HDL assignment warning at mil2_FSM.v(687): truncated value with size 32 to match size of target (7)" {  } { { "mil2_FSM.v" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/mil2_FSM.v" 687 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 mil2_FSM.v(690) " "Warning (10230): Verilog HDL assignment warning at mil2_FSM.v(690): truncated value with size 32 to match size of target (7)" {  } { { "mil2_FSM.v" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/mil2_FSM.v" 690 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 mil2_FSM.v(698) " "Warning (10230): Verilog HDL assignment warning at mil2_FSM.v(698): truncated value with size 64 to match size of target (32)" {  } { { "mil2_FSM.v" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/mil2_FSM.v" 698 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 mil2_FSM.v(699) " "Warning (10230): Verilog HDL assignment warning at mil2_FSM.v(699): truncated value with size 64 to match size of target (32)" {  } { { "mil2_FSM.v" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/mil2_FSM.v" 699 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 mil2_FSM.v(700) " "Warning (10230): Verilog HDL assignment warning at mil2_FSM.v(700): truncated value with size 64 to match size of target (32)" {  } { { "mil2_FSM.v" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/mil2_FSM.v" 700 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 mil2_FSM.v(701) " "Warning (10230): Verilog HDL assignment warning at mil2_FSM.v(701): truncated value with size 64 to match size of target (32)" {  } { { "mil2_FSM.v" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/mil2_FSM.v" 701 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 mil2_FSM.v(709) " "Warning (10230): Verilog HDL assignment warning at mil2_FSM.v(709): truncated value with size 32 to match size of target (7)" {  } { { "mil2_FSM.v" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/mil2_FSM.v" 709 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 mil2_FSM.v(712) " "Warning (10230): Verilog HDL assignment warning at mil2_FSM.v(712): truncated value with size 32 to match size of target (7)" {  } { { "mil2_FSM.v" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/mil2_FSM.v" 712 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 mil2_FSM.v(717) " "Warning (10230): Verilog HDL assignment warning at mil2_FSM.v(717): truncated value with size 64 to match size of target (32)" {  } { { "mil2_FSM.v" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/mil2_FSM.v" 717 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 mil2_FSM.v(718) " "Warning (10230): Verilog HDL assignment warning at mil2_FSM.v(718): truncated value with size 64 to match size of target (32)" {  } { { "mil2_FSM.v" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/mil2_FSM.v" 718 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 mil2_FSM.v(719) " "Warning (10230): Verilog HDL assignment warning at mil2_FSM.v(719): truncated value with size 64 to match size of target (32)" {  } { { "mil2_FSM.v" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/mil2_FSM.v" 719 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 mil2_FSM.v(720) " "Warning (10230): Verilog HDL assignment warning at mil2_FSM.v(720): truncated value with size 64 to match size of target (32)" {  } { { "mil2_FSM.v" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/mil2_FSM.v" 720 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 mil2_FSM.v(726) " "Warning (10230): Verilog HDL assignment warning at mil2_FSM.v(726): truncated value with size 32 to match size of target (7)" {  } { { "mil2_FSM.v" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/mil2_FSM.v" 726 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 mil2_FSM.v(727) " "Warning (10230): Verilog HDL assignment warning at mil2_FSM.v(727): truncated value with size 32 to match size of target (7)" {  } { { "mil2_FSM.v" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/mil2_FSM.v" 727 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 mil2_FSM.v(731) " "Warning (10230): Verilog HDL assignment warning at mil2_FSM.v(731): truncated value with size 32 to match size of target (7)" {  } { { "mil2_FSM.v" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/mil2_FSM.v" 731 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 mil2_FSM.v(745) " "Warning (10230): Verilog HDL assignment warning at mil2_FSM.v(745): truncated value with size 64 to match size of target (32)" {  } { { "mil2_FSM.v" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/mil2_FSM.v" 745 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 mil2_FSM.v(746) " "Warning (10230): Verilog HDL assignment warning at mil2_FSM.v(746): truncated value with size 64 to match size of target (32)" {  } { { "mil2_FSM.v" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/mil2_FSM.v" 746 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 mil2_FSM.v(747) " "Warning (10230): Verilog HDL assignment warning at mil2_FSM.v(747): truncated value with size 64 to match size of target (32)" {  } { { "mil2_FSM.v" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/mil2_FSM.v" 747 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 mil2_FSM.v(748) " "Warning (10230): Verilog HDL assignment warning at mil2_FSM.v(748): truncated value with size 64 to match size of target (32)" {  } { { "mil2_FSM.v" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/mil2_FSM.v" 748 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 mil2_FSM.v(771) " "Warning (10230): Verilog HDL assignment warning at mil2_FSM.v(771): truncated value with size 32 to match size of target (7)" {  } { { "mil2_FSM.v" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/mil2_FSM.v" 771 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 mil2_FSM.v(774) " "Warning (10230): Verilog HDL assignment warning at mil2_FSM.v(774): truncated value with size 32 to match size of target (7)" {  } { { "mil2_FSM.v" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/mil2_FSM.v" 774 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 mil2_FSM.v(782) " "Warning (10230): Verilog HDL assignment warning at mil2_FSM.v(782): truncated value with size 64 to match size of target (32)" {  } { { "mil2_FSM.v" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/mil2_FSM.v" 782 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 mil2_FSM.v(783) " "Warning (10230): Verilog HDL assignment warning at mil2_FSM.v(783): truncated value with size 64 to match size of target (32)" {  } { { "mil2_FSM.v" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/mil2_FSM.v" 783 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 mil2_FSM.v(784) " "Warning (10230): Verilog HDL assignment warning at mil2_FSM.v(784): truncated value with size 64 to match size of target (32)" {  } { { "mil2_FSM.v" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/mil2_FSM.v" 784 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 mil2_FSM.v(785) " "Warning (10230): Verilog HDL assignment warning at mil2_FSM.v(785): truncated value with size 64 to match size of target (32)" {  } { { "mil2_FSM.v" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/mil2_FSM.v" 785 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 mil2_FSM.v(802) " "Warning (10230): Verilog HDL assignment warning at mil2_FSM.v(802): truncated value with size 32 to match size of target (7)" {  } { { "mil2_FSM.v" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/mil2_FSM.v" 802 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 mil2_FSM.v(803) " "Warning (10230): Verilog HDL assignment warning at mil2_FSM.v(803): truncated value with size 32 to match size of target (7)" {  } { { "mil2_FSM.v" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/mil2_FSM.v" 803 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 mil2_FSM.v(807) " "Warning (10230): Verilog HDL assignment warning at mil2_FSM.v(807): truncated value with size 32 to match size of target (7)" {  } { { "mil2_FSM.v" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/mil2_FSM.v" 807 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 mil2_FSM.v(816) " "Warning (10230): Verilog HDL assignment warning at mil2_FSM.v(816): truncated value with size 64 to match size of target (32)" {  } { { "mil2_FSM.v" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/mil2_FSM.v" 816 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 mil2_FSM.v(817) " "Warning (10230): Verilog HDL assignment warning at mil2_FSM.v(817): truncated value with size 64 to match size of target (32)" {  } { { "mil2_FSM.v" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/mil2_FSM.v" 817 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 mil2_FSM.v(818) " "Warning (10230): Verilog HDL assignment warning at mil2_FSM.v(818): truncated value with size 64 to match size of target (32)" {  } { { "mil2_FSM.v" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/mil2_FSM.v" 818 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 mil2_FSM.v(819) " "Warning (10230): Verilog HDL assignment warning at mil2_FSM.v(819): truncated value with size 64 to match size of target (32)" {  } { { "mil2_FSM.v" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/mil2_FSM.v" 819 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 mil2_FSM.v(828) " "Warning (10230): Verilog HDL assignment warning at mil2_FSM.v(828): truncated value with size 32 to match size of target (7)" {  } { { "mil2_FSM.v" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/mil2_FSM.v" 828 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 mil2_FSM.v(831) " "Warning (10230): Verilog HDL assignment warning at mil2_FSM.v(831): truncated value with size 32 to match size of target (7)" {  } { { "mil2_FSM.v" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/mil2_FSM.v" 831 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 mil2_FSM.v(836) " "Warning (10230): Verilog HDL assignment warning at mil2_FSM.v(836): truncated value with size 64 to match size of target (32)" {  } { { "mil2_FSM.v" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/mil2_FSM.v" 836 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 mil2_FSM.v(837) " "Warning (10230): Verilog HDL assignment warning at mil2_FSM.v(837): truncated value with size 64 to match size of target (32)" {  } { { "mil2_FSM.v" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/mil2_FSM.v" 837 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 mil2_FSM.v(838) " "Warning (10230): Verilog HDL assignment warning at mil2_FSM.v(838): truncated value with size 64 to match size of target (32)" {  } { { "mil2_FSM.v" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/mil2_FSM.v" 838 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 mil2_FSM.v(839) " "Warning (10230): Verilog HDL assignment warning at mil2_FSM.v(839): truncated value with size 64 to match size of target (32)" {  } { { "mil2_FSM.v" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/mil2_FSM.v" 839 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 mil2_FSM.v(845) " "Warning (10230): Verilog HDL assignment warning at mil2_FSM.v(845): truncated value with size 32 to match size of target (7)" {  } { { "mil2_FSM.v" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/mil2_FSM.v" 845 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 mil2_FSM.v(846) " "Warning (10230): Verilog HDL assignment warning at mil2_FSM.v(846): truncated value with size 32 to match size of target (7)" {  } { { "mil2_FSM.v" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/mil2_FSM.v" 846 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 mil2_FSM.v(850) " "Warning (10230): Verilog HDL assignment warning at mil2_FSM.v(850): truncated value with size 32 to match size of target (7)" {  } { { "mil2_FSM.v" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/mil2_FSM.v" 850 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 mil2_FSM.v(859) " "Warning (10230): Verilog HDL assignment warning at mil2_FSM.v(859): truncated value with size 64 to match size of target (32)" {  } { { "mil2_FSM.v" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/mil2_FSM.v" 859 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 mil2_FSM.v(860) " "Warning (10230): Verilog HDL assignment warning at mil2_FSM.v(860): truncated value with size 64 to match size of target (32)" {  } { { "mil2_FSM.v" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/mil2_FSM.v" 860 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 mil2_FSM.v(861) " "Warning (10230): Verilog HDL assignment warning at mil2_FSM.v(861): truncated value with size 64 to match size of target (32)" {  } { { "mil2_FSM.v" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/mil2_FSM.v" 861 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 mil2_FSM.v(862) " "Warning (10230): Verilog HDL assignment warning at mil2_FSM.v(862): truncated value with size 64 to match size of target (32)" {  } { { "mil2_FSM.v" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/mil2_FSM.v" 862 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 mil2_FSM.v(880) " "Warning (10230): Verilog HDL assignment warning at mil2_FSM.v(880): truncated value with size 32 to match size of target (7)" {  } { { "mil2_FSM.v" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/mil2_FSM.v" 880 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 mil2_FSM.v(885) " "Warning (10230): Verilog HDL assignment warning at mil2_FSM.v(885): truncated value with size 64 to match size of target (32)" {  } { { "mil2_FSM.v" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/mil2_FSM.v" 885 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 mil2_FSM.v(886) " "Warning (10230): Verilog HDL assignment warning at mil2_FSM.v(886): truncated value with size 64 to match size of target (32)" {  } { { "mil2_FSM.v" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/mil2_FSM.v" 886 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 mil2_FSM.v(887) " "Warning (10230): Verilog HDL assignment warning at mil2_FSM.v(887): truncated value with size 64 to match size of target (32)" {  } { { "mil2_FSM.v" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/mil2_FSM.v" 887 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 mil2_FSM.v(888) " "Warning (10230): Verilog HDL assignment warning at mil2_FSM.v(888): truncated value with size 64 to match size of target (32)" {  } { { "mil2_FSM.v" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/mil2_FSM.v" 888 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 mil2_FSM.v(894) " "Warning (10230): Verilog HDL assignment warning at mil2_FSM.v(894): truncated value with size 32 to match size of target (7)" {  } { { "mil2_FSM.v" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/mil2_FSM.v" 894 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 mil2_FSM.v(895) " "Warning (10230): Verilog HDL assignment warning at mil2_FSM.v(895): truncated value with size 32 to match size of target (7)" {  } { { "mil2_FSM.v" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/mil2_FSM.v" 895 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 mil2_FSM.v(899) " "Warning (10230): Verilog HDL assignment warning at mil2_FSM.v(899): truncated value with size 32 to match size of target (7)" {  } { { "mil2_FSM.v" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/mil2_FSM.v" 899 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 mil2_FSM.v(908) " "Warning (10230): Verilog HDL assignment warning at mil2_FSM.v(908): truncated value with size 64 to match size of target (32)" {  } { { "mil2_FSM.v" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/mil2_FSM.v" 908 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 mil2_FSM.v(909) " "Warning (10230): Verilog HDL assignment warning at mil2_FSM.v(909): truncated value with size 64 to match size of target (32)" {  } { { "mil2_FSM.v" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/mil2_FSM.v" 909 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 mil2_FSM.v(910) " "Warning (10230): Verilog HDL assignment warning at mil2_FSM.v(910): truncated value with size 64 to match size of target (32)" {  } { { "mil2_FSM.v" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/mil2_FSM.v" 910 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 mil2_FSM.v(911) " "Warning (10230): Verilog HDL assignment warning at mil2_FSM.v(911): truncated value with size 64 to match size of target (32)" {  } { { "mil2_FSM.v" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/mil2_FSM.v" 911 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 mil2_FSM.v(920) " "Warning (10230): Verilog HDL assignment warning at mil2_FSM.v(920): truncated value with size 32 to match size of target (7)" {  } { { "mil2_FSM.v" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/mil2_FSM.v" 920 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 mil2_FSM.v(923) " "Warning (10230): Verilog HDL assignment warning at mil2_FSM.v(923): truncated value with size 32 to match size of target (7)" {  } { { "mil2_FSM.v" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/mil2_FSM.v" 923 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 mil2_FSM.v(928) " "Warning (10230): Verilog HDL assignment warning at mil2_FSM.v(928): truncated value with size 64 to match size of target (32)" {  } { { "mil2_FSM.v" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/mil2_FSM.v" 928 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 mil2_FSM.v(929) " "Warning (10230): Verilog HDL assignment warning at mil2_FSM.v(929): truncated value with size 64 to match size of target (32)" {  } { { "mil2_FSM.v" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/mil2_FSM.v" 929 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 mil2_FSM.v(930) " "Warning (10230): Verilog HDL assignment warning at mil2_FSM.v(930): truncated value with size 64 to match size of target (32)" {  } { { "mil2_FSM.v" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/mil2_FSM.v" 930 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 mil2_FSM.v(931) " "Warning (10230): Verilog HDL assignment warning at mil2_FSM.v(931): truncated value with size 64 to match size of target (32)" {  } { { "mil2_FSM.v" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/mil2_FSM.v" 931 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "mil2_FSM.v(935) " "Warning (10175): Verilog HDL warning at mil2_FSM.v(935): ignoring unsupported system task" {  } { { "mil2_FSM.v" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/mil2_FSM.v" 935 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "mil2_FSM.v(936) " "Warning (10175): Verilog HDL warning at mil2_FSM.v(936): ignoring unsupported system task" {  } { { "mil2_FSM.v" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/mil2_FSM.v" 936 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "mil2_FSM.v(986) " "Warning (10175): Verilog HDL warning at mil2_FSM.v(986): ignoring unsupported system task" {  } { { "mil2_FSM.v" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/mil2_FSM.v" 986 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 7 mil2_FSM.v(1003) " "Warning (10230): Verilog HDL assignment warning at mil2_FSM.v(1003): truncated value with size 16 to match size of target (7)" {  } { { "mil2_FSM.v" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/mil2_FSM.v" 1003 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 mil2_FSM.v(1004) " "Warning (10230): Verilog HDL assignment warning at mil2_FSM.v(1004): truncated value with size 32 to match size of target (16)" {  } { { "mil2_FSM.v" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/mil2_FSM.v" 1004 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "mil2_FSM.v(1006) " "Warning (10175): Verilog HDL warning at mil2_FSM.v(1006): ignoring unsupported system task" {  } { { "mil2_FSM.v" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/mil2_FSM.v" 1006 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "mil2_FSM.v(1009) " "Warning (10175): Verilog HDL warning at mil2_FSM.v(1009): ignoring unsupported system task" {  } { { "mil2_FSM.v" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/mil2_FSM.v" 1009 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 mil2_FSM.v(1042) " "Warning (10230): Verilog HDL assignment warning at mil2_FSM.v(1042): truncated value with size 32 to match size of target (7)" {  } { { "mil2_FSM.v" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/mil2_FSM.v" 1042 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 mil2_FSM.v(1044) " "Warning (10230): Verilog HDL assignment warning at mil2_FSM.v(1044): truncated value with size 32 to match size of target (7)" {  } { { "mil2_FSM.v" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/mil2_FSM.v" 1044 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 mil2_FSM.v(1046) " "Warning (10230): Verilog HDL assignment warning at mil2_FSM.v(1046): truncated value with size 32 to match size of target (7)" {  } { { "mil2_FSM.v" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/mil2_FSM.v" 1046 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 mil2_FSM.v(1050) " "Warning (10230): Verilog HDL assignment warning at mil2_FSM.v(1050): truncated value with size 32 to match size of target (7)" {  } { { "mil2_FSM.v" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/mil2_FSM.v" 1050 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 mil2_FSM.v(1100) " "Warning (10230): Verilog HDL assignment warning at mil2_FSM.v(1100): truncated value with size 32 to match size of target (7)" {  } { { "mil2_FSM.v" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/mil2_FSM.v" 1100 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 mil2_FSM.v(1102) " "Warning (10230): Verilog HDL assignment warning at mil2_FSM.v(1102): truncated value with size 32 to match size of target (7)" {  } { { "mil2_FSM.v" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/mil2_FSM.v" 1102 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 mil2_FSM.v(1111) " "Warning (10230): Verilog HDL assignment warning at mil2_FSM.v(1111): truncated value with size 32 to match size of target (7)" {  } { { "mil2_FSM.v" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/mil2_FSM.v" 1111 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 mil2_FSM.v(1145) " "Warning (10230): Verilog HDL assignment warning at mil2_FSM.v(1145): truncated value with size 32 to match size of target (7)" {  } { { "mil2_FSM.v" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/mil2_FSM.v" 1145 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 mil2_FSM.v(1147) " "Warning (10230): Verilog HDL assignment warning at mil2_FSM.v(1147): truncated value with size 32 to match size of target (7)" {  } { { "mil2_FSM.v" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/mil2_FSM.v" 1147 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 mil2_FSM.v(1150) " "Warning (10230): Verilog HDL assignment warning at mil2_FSM.v(1150): truncated value with size 32 to match size of target (7)" {  } { { "mil2_FSM.v" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/mil2_FSM.v" 1150 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 mil2_FSM.v(1154) " "Warning (10230): Verilog HDL assignment warning at mil2_FSM.v(1154): truncated value with size 32 to match size of target (7)" {  } { { "mil2_FSM.v" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/mil2_FSM.v" 1154 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 mil2_FSM.v(1171) " "Warning (10230): Verilog HDL assignment warning at mil2_FSM.v(1171): truncated value with size 64 to match size of target (32)" {  } { { "mil2_FSM.v" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/mil2_FSM.v" 1171 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 mil2_FSM.v(1172) " "Warning (10230): Verilog HDL assignment warning at mil2_FSM.v(1172): truncated value with size 64 to match size of target (32)" {  } { { "mil2_FSM.v" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/mil2_FSM.v" 1172 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 mil2_FSM.v(1173) " "Warning (10230): Verilog HDL assignment warning at mil2_FSM.v(1173): truncated value with size 64 to match size of target (32)" {  } { { "mil2_FSM.v" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/mil2_FSM.v" 1173 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 mil2_FSM.v(1174) " "Warning (10230): Verilog HDL assignment warning at mil2_FSM.v(1174): truncated value with size 64 to match size of target (32)" {  } { { "mil2_FSM.v" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/mil2_FSM.v" 1174 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 mil2_FSM.v(1204) " "Warning (10230): Verilog HDL assignment warning at mil2_FSM.v(1204): truncated value with size 32 to match size of target (8)" {  } { { "mil2_FSM.v" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/mil2_FSM.v" 1204 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 mil2_FSM.v(1205) " "Warning (10230): Verilog HDL assignment warning at mil2_FSM.v(1205): truncated value with size 32 to match size of target (8)" {  } { { "mil2_FSM.v" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/mil2_FSM.v" 1205 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 mil2_FSM.v(1206) " "Warning (10230): Verilog HDL assignment warning at mil2_FSM.v(1206): truncated value with size 32 to match size of target (8)" {  } { { "mil2_FSM.v" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/mil2_FSM.v" 1206 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 mil2_FSM.v(1207) " "Warning (10230): Verilog HDL assignment warning at mil2_FSM.v(1207): truncated value with size 32 to match size of target (8)" {  } { { "mil2_FSM.v" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/mil2_FSM.v" 1207 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 mil2_FSM.v(1245) " "Warning (10230): Verilog HDL assignment warning at mil2_FSM.v(1245): truncated value with size 32 to match size of target (7)" {  } { { "mil2_FSM.v" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/mil2_FSM.v" 1245 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 mil2_FSM.v(1247) " "Warning (10230): Verilog HDL assignment warning at mil2_FSM.v(1247): truncated value with size 32 to match size of target (7)" {  } { { "mil2_FSM.v" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/mil2_FSM.v" 1247 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 mil2_FSM.v(1256) " "Warning (10230): Verilog HDL assignment warning at mil2_FSM.v(1256): truncated value with size 32 to match size of target (7)" {  } { { "mil2_FSM.v" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/mil2_FSM.v" 1256 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 mil2_FSM.v(1261) " "Warning (10230): Verilog HDL assignment warning at mil2_FSM.v(1261): truncated value with size 64 to match size of target (32)" {  } { { "mil2_FSM.v" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/mil2_FSM.v" 1261 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 mil2_FSM.v(1262) " "Warning (10230): Verilog HDL assignment warning at mil2_FSM.v(1262): truncated value with size 64 to match size of target (32)" {  } { { "mil2_FSM.v" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/mil2_FSM.v" 1262 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 mil2_FSM.v(1263) " "Warning (10230): Verilog HDL assignment warning at mil2_FSM.v(1263): truncated value with size 64 to match size of target (32)" {  } { { "mil2_FSM.v" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/mil2_FSM.v" 1263 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 mil2_FSM.v(1264) " "Warning (10230): Verilog HDL assignment warning at mil2_FSM.v(1264): truncated value with size 64 to match size of target (32)" {  } { { "mil2_FSM.v" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/mil2_FSM.v" 1264 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 mil2_FSM.v(1301) " "Warning (10230): Verilog HDL assignment warning at mil2_FSM.v(1301): truncated value with size 32 to match size of target (7)" {  } { { "mil2_FSM.v" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/mil2_FSM.v" 1301 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 mil2_FSM.v(1303) " "Warning (10230): Verilog HDL assignment warning at mil2_FSM.v(1303): truncated value with size 32 to match size of target (7)" {  } { { "mil2_FSM.v" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/mil2_FSM.v" 1303 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 mil2_FSM.v(1306) " "Warning (10230): Verilog HDL assignment warning at mil2_FSM.v(1306): truncated value with size 32 to match size of target (7)" {  } { { "mil2_FSM.v" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/mil2_FSM.v" 1306 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 mil2_FSM.v(1309) " "Warning (10230): Verilog HDL assignment warning at mil2_FSM.v(1309): truncated value with size 32 to match size of target (7)" {  } { { "mil2_FSM.v" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/mil2_FSM.v" 1309 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 mil2_FSM.v(1323) " "Warning (10230): Verilog HDL assignment warning at mil2_FSM.v(1323): truncated value with size 64 to match size of target (32)" {  } { { "mil2_FSM.v" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/mil2_FSM.v" 1323 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 mil2_FSM.v(1324) " "Warning (10230): Verilog HDL assignment warning at mil2_FSM.v(1324): truncated value with size 64 to match size of target (32)" {  } { { "mil2_FSM.v" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/mil2_FSM.v" 1324 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 mil2_FSM.v(1325) " "Warning (10230): Verilog HDL assignment warning at mil2_FSM.v(1325): truncated value with size 64 to match size of target (32)" {  } { { "mil2_FSM.v" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/mil2_FSM.v" 1325 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 mil2_FSM.v(1326) " "Warning (10230): Verilog HDL assignment warning at mil2_FSM.v(1326): truncated value with size 64 to match size of target (32)" {  } { { "mil2_FSM.v" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/mil2_FSM.v" 1326 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 mil2_FSM.v(1360) " "Warning (10230): Verilog HDL assignment warning at mil2_FSM.v(1360): truncated value with size 32 to match size of target (7)" {  } { { "mil2_FSM.v" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/mil2_FSM.v" 1360 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 mil2_FSM.v(1369) " "Warning (10230): Verilog HDL assignment warning at mil2_FSM.v(1369): truncated value with size 32 to match size of target (7)" {  } { { "mil2_FSM.v" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/mil2_FSM.v" 1369 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 mil2_FSM.v(1372) " "Warning (10230): Verilog HDL assignment warning at mil2_FSM.v(1372): truncated value with size 32 to match size of target (7)" {  } { { "mil2_FSM.v" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/mil2_FSM.v" 1372 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 mil2_FSM.v(1377) " "Warning (10230): Verilog HDL assignment warning at mil2_FSM.v(1377): truncated value with size 64 to match size of target (32)" {  } { { "mil2_FSM.v" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/mil2_FSM.v" 1377 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 mil2_FSM.v(1378) " "Warning (10230): Verilog HDL assignment warning at mil2_FSM.v(1378): truncated value with size 64 to match size of target (32)" {  } { { "mil2_FSM.v" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/mil2_FSM.v" 1378 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 mil2_FSM.v(1379) " "Warning (10230): Verilog HDL assignment warning at mil2_FSM.v(1379): truncated value with size 64 to match size of target (32)" {  } { { "mil2_FSM.v" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/mil2_FSM.v" 1379 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 mil2_FSM.v(1380) " "Warning (10230): Verilog HDL assignment warning at mil2_FSM.v(1380): truncated value with size 64 to match size of target (32)" {  } { { "mil2_FSM.v" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/mil2_FSM.v" 1380 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 mil2_FSM.v(1404) " "Warning (10230): Verilog HDL assignment warning at mil2_FSM.v(1404): truncated value with size 32 to match size of target (7)" {  } { { "mil2_FSM.v" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/mil2_FSM.v" 1404 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 mil2_FSM.v(1406) " "Warning (10230): Verilog HDL assignment warning at mil2_FSM.v(1406): truncated value with size 32 to match size of target (7)" {  } { { "mil2_FSM.v" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/mil2_FSM.v" 1406 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 mil2_FSM.v(1408) " "Warning (10230): Verilog HDL assignment warning at mil2_FSM.v(1408): truncated value with size 32 to match size of target (7)" {  } { { "mil2_FSM.v" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/mil2_FSM.v" 1408 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 mil2_FSM.v(1411) " "Warning (10230): Verilog HDL assignment warning at mil2_FSM.v(1411): truncated value with size 32 to match size of target (7)" {  } { { "mil2_FSM.v" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/mil2_FSM.v" 1411 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 mil2_FSM.v(1425) " "Warning (10230): Verilog HDL assignment warning at mil2_FSM.v(1425): truncated value with size 64 to match size of target (32)" {  } { { "mil2_FSM.v" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/mil2_FSM.v" 1425 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 mil2_FSM.v(1426) " "Warning (10230): Verilog HDL assignment warning at mil2_FSM.v(1426): truncated value with size 64 to match size of target (32)" {  } { { "mil2_FSM.v" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/mil2_FSM.v" 1426 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 mil2_FSM.v(1427) " "Warning (10230): Verilog HDL assignment warning at mil2_FSM.v(1427): truncated value with size 64 to match size of target (32)" {  } { { "mil2_FSM.v" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/mil2_FSM.v" 1427 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 mil2_FSM.v(1428) " "Warning (10230): Verilog HDL assignment warning at mil2_FSM.v(1428): truncated value with size 64 to match size of target (32)" {  } { { "mil2_FSM.v" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/mil2_FSM.v" 1428 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 mil2_FSM.v(1478) " "Warning (10230): Verilog HDL assignment warning at mil2_FSM.v(1478): truncated value with size 32 to match size of target (7)" {  } { { "mil2_FSM.v" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/mil2_FSM.v" 1478 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 mil2_FSM.v(1483) " "Warning (10230): Verilog HDL assignment warning at mil2_FSM.v(1483): truncated value with size 64 to match size of target (32)" {  } { { "mil2_FSM.v" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/mil2_FSM.v" 1483 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 mil2_FSM.v(1484) " "Warning (10230): Verilog HDL assignment warning at mil2_FSM.v(1484): truncated value with size 64 to match size of target (32)" {  } { { "mil2_FSM.v" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/mil2_FSM.v" 1484 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 mil2_FSM.v(1485) " "Warning (10230): Verilog HDL assignment warning at mil2_FSM.v(1485): truncated value with size 64 to match size of target (32)" {  } { { "mil2_FSM.v" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/mil2_FSM.v" 1485 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 mil2_FSM.v(1486) " "Warning (10230): Verilog HDL assignment warning at mil2_FSM.v(1486): truncated value with size 64 to match size of target (32)" {  } { { "mil2_FSM.v" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/mil2_FSM.v" 1486 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 mil2_FSM.v(1510) " "Warning (10230): Verilog HDL assignment warning at mil2_FSM.v(1510): truncated value with size 32 to match size of target (7)" {  } { { "mil2_FSM.v" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/mil2_FSM.v" 1510 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 mil2_FSM.v(1512) " "Warning (10230): Verilog HDL assignment warning at mil2_FSM.v(1512): truncated value with size 32 to match size of target (7)" {  } { { "mil2_FSM.v" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/mil2_FSM.v" 1512 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 mil2_FSM.v(1514) " "Warning (10230): Verilog HDL assignment warning at mil2_FSM.v(1514): truncated value with size 32 to match size of target (7)" {  } { { "mil2_FSM.v" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/mil2_FSM.v" 1514 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 mil2_FSM.v(1517) " "Warning (10230): Verilog HDL assignment warning at mil2_FSM.v(1517): truncated value with size 32 to match size of target (7)" {  } { { "mil2_FSM.v" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/mil2_FSM.v" 1517 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 mil2_FSM.v(1531) " "Warning (10230): Verilog HDL assignment warning at mil2_FSM.v(1531): truncated value with size 64 to match size of target (32)" {  } { { "mil2_FSM.v" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/mil2_FSM.v" 1531 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 mil2_FSM.v(1532) " "Warning (10230): Verilog HDL assignment warning at mil2_FSM.v(1532): truncated value with size 64 to match size of target (32)" {  } { { "mil2_FSM.v" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/mil2_FSM.v" 1532 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 mil2_FSM.v(1533) " "Warning (10230): Verilog HDL assignment warning at mil2_FSM.v(1533): truncated value with size 64 to match size of target (32)" {  } { { "mil2_FSM.v" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/mil2_FSM.v" 1533 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 mil2_FSM.v(1534) " "Warning (10230): Verilog HDL assignment warning at mil2_FSM.v(1534): truncated value with size 64 to match size of target (32)" {  } { { "mil2_FSM.v" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/mil2_FSM.v" 1534 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 mil2_FSM.v(1569) " "Warning (10230): Verilog HDL assignment warning at mil2_FSM.v(1569): truncated value with size 32 to match size of target (7)" {  } { { "mil2_FSM.v" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/mil2_FSM.v" 1569 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 mil2_FSM.v(1578) " "Warning (10230): Verilog HDL assignment warning at mil2_FSM.v(1578): truncated value with size 32 to match size of target (7)" {  } { { "mil2_FSM.v" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/mil2_FSM.v" 1578 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 mil2_FSM.v(1581) " "Warning (10230): Verilog HDL assignment warning at mil2_FSM.v(1581): truncated value with size 32 to match size of target (7)" {  } { { "mil2_FSM.v" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/mil2_FSM.v" 1581 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 mil2_FSM.v(1586) " "Warning (10230): Verilog HDL assignment warning at mil2_FSM.v(1586): truncated value with size 64 to match size of target (32)" {  } { { "mil2_FSM.v" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/mil2_FSM.v" 1586 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 mil2_FSM.v(1587) " "Warning (10230): Verilog HDL assignment warning at mil2_FSM.v(1587): truncated value with size 64 to match size of target (32)" {  } { { "mil2_FSM.v" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/mil2_FSM.v" 1587 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 mil2_FSM.v(1588) " "Warning (10230): Verilog HDL assignment warning at mil2_FSM.v(1588): truncated value with size 64 to match size of target (32)" {  } { { "mil2_FSM.v" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/mil2_FSM.v" 1588 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 mil2_FSM.v(1589) " "Warning (10230): Verilog HDL assignment warning at mil2_FSM.v(1589): truncated value with size 64 to match size of target (32)" {  } { { "mil2_FSM.v" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/mil2_FSM.v" 1589 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 mil2_FSM.v(1615) " "Warning (10230): Verilog HDL assignment warning at mil2_FSM.v(1615): truncated value with size 32 to match size of target (7)" {  } { { "mil2_FSM.v" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/mil2_FSM.v" 1615 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 mil2_FSM.v(1617) " "Warning (10230): Verilog HDL assignment warning at mil2_FSM.v(1617): truncated value with size 32 to match size of target (7)" {  } { { "mil2_FSM.v" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/mil2_FSM.v" 1617 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 mil2_FSM.v(1619) " "Warning (10230): Verilog HDL assignment warning at mil2_FSM.v(1619): truncated value with size 32 to match size of target (7)" {  } { { "mil2_FSM.v" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/mil2_FSM.v" 1619 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 mil2_FSM.v(1623) " "Warning (10230): Verilog HDL assignment warning at mil2_FSM.v(1623): truncated value with size 32 to match size of target (7)" {  } { { "mil2_FSM.v" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/mil2_FSM.v" 1623 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 mil2_FSM.v(1642) " "Warning (10230): Verilog HDL assignment warning at mil2_FSM.v(1642): truncated value with size 64 to match size of target (32)" {  } { { "mil2_FSM.v" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/mil2_FSM.v" 1642 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 mil2_FSM.v(1643) " "Warning (10230): Verilog HDL assignment warning at mil2_FSM.v(1643): truncated value with size 64 to match size of target (32)" {  } { { "mil2_FSM.v" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/mil2_FSM.v" 1643 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 mil2_FSM.v(1644) " "Warning (10230): Verilog HDL assignment warning at mil2_FSM.v(1644): truncated value with size 64 to match size of target (32)" {  } { { "mil2_FSM.v" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/mil2_FSM.v" 1644 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 mil2_FSM.v(1645) " "Warning (10230): Verilog HDL assignment warning at mil2_FSM.v(1645): truncated value with size 64 to match size of target (32)" {  } { { "mil2_FSM.v" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/mil2_FSM.v" 1645 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "mil2_FSM.v(1660) " "Warning (10175): Verilog HDL warning at mil2_FSM.v(1660): ignoring unsupported system task" {  } { { "mil2_FSM.v" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/mil2_FSM.v" 1660 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "mil2_FSM.v(1661) " "Warning (10175): Verilog HDL warning at mil2_FSM.v(1661): ignoring unsupported system task" {  } { { "mil2_FSM.v" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/mil2_FSM.v" 1661 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "mil2_FSM.v(1662) " "Warning (10175): Verilog HDL warning at mil2_FSM.v(1662): ignoring unsupported system task" {  } { { "mil2_FSM.v" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/mil2_FSM.v" 1662 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "mil2_FSM.v(1663) " "Warning (10175): Verilog HDL warning at mil2_FSM.v(1663): ignoring unsupported system task" {  } { { "mil2_FSM.v" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/mil2_FSM.v" 1663 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 mil2_FSM.v(1669) " "Warning (10230): Verilog HDL assignment warning at mil2_FSM.v(1669): truncated value with size 32 to match size of target (8)" {  } { { "mil2_FSM.v" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/mil2_FSM.v" 1669 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 mil2_FSM.v(1670) " "Warning (10230): Verilog HDL assignment warning at mil2_FSM.v(1670): truncated value with size 32 to match size of target (8)" {  } { { "mil2_FSM.v" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/mil2_FSM.v" 1670 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 mil2_FSM.v(1671) " "Warning (10230): Verilog HDL assignment warning at mil2_FSM.v(1671): truncated value with size 32 to match size of target (8)" {  } { { "mil2_FSM.v" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/mil2_FSM.v" 1671 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 mil2_FSM.v(1672) " "Warning (10230): Verilog HDL assignment warning at mil2_FSM.v(1672): truncated value with size 32 to match size of target (8)" {  } { { "mil2_FSM.v" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/mil2_FSM.v" 1672 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 mil2_FSM.v(1708) " "Warning (10230): Verilog HDL assignment warning at mil2_FSM.v(1708): truncated value with size 32 to match size of target (7)" {  } { { "mil2_FSM.v" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/mil2_FSM.v" 1708 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 mil2_FSM.v(1717) " "Warning (10230): Verilog HDL assignment warning at mil2_FSM.v(1717): truncated value with size 32 to match size of target (7)" {  } { { "mil2_FSM.v" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/mil2_FSM.v" 1717 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 mil2_FSM.v(1720) " "Warning (10230): Verilog HDL assignment warning at mil2_FSM.v(1720): truncated value with size 32 to match size of target (7)" {  } { { "mil2_FSM.v" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/mil2_FSM.v" 1720 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 mil2_FSM.v(1728) " "Warning (10230): Verilog HDL assignment warning at mil2_FSM.v(1728): truncated value with size 64 to match size of target (32)" {  } { { "mil2_FSM.v" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/mil2_FSM.v" 1728 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 mil2_FSM.v(1729) " "Warning (10230): Verilog HDL assignment warning at mil2_FSM.v(1729): truncated value with size 64 to match size of target (32)" {  } { { "mil2_FSM.v" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/mil2_FSM.v" 1729 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 mil2_FSM.v(1730) " "Warning (10230): Verilog HDL assignment warning at mil2_FSM.v(1730): truncated value with size 64 to match size of target (32)" {  } { { "mil2_FSM.v" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/mil2_FSM.v" 1730 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 mil2_FSM.v(1731) " "Warning (10230): Verilog HDL assignment warning at mil2_FSM.v(1731): truncated value with size 64 to match size of target (32)" {  } { { "mil2_FSM.v" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/mil2_FSM.v" 1731 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 mil2_FSM.v(1767) " "Warning (10230): Verilog HDL assignment warning at mil2_FSM.v(1767): truncated value with size 32 to match size of target (7)" {  } { { "mil2_FSM.v" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/mil2_FSM.v" 1767 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 mil2_FSM.v(1769) " "Warning (10230): Verilog HDL assignment warning at mil2_FSM.v(1769): truncated value with size 32 to match size of target (7)" {  } { { "mil2_FSM.v" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/mil2_FSM.v" 1769 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 mil2_FSM.v(1773) " "Warning (10230): Verilog HDL assignment warning at mil2_FSM.v(1773): truncated value with size 32 to match size of target (7)" {  } { { "mil2_FSM.v" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/mil2_FSM.v" 1773 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 mil2_FSM.v(1777) " "Warning (10230): Verilog HDL assignment warning at mil2_FSM.v(1777): truncated value with size 32 to match size of target (7)" {  } { { "mil2_FSM.v" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/mil2_FSM.v" 1777 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 mil2_FSM.v(1791) " "Warning (10230): Verilog HDL assignment warning at mil2_FSM.v(1791): truncated value with size 64 to match size of target (32)" {  } { { "mil2_FSM.v" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/mil2_FSM.v" 1791 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 mil2_FSM.v(1792) " "Warning (10230): Verilog HDL assignment warning at mil2_FSM.v(1792): truncated value with size 64 to match size of target (32)" {  } { { "mil2_FSM.v" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/mil2_FSM.v" 1792 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 mil2_FSM.v(1793) " "Warning (10230): Verilog HDL assignment warning at mil2_FSM.v(1793): truncated value with size 64 to match size of target (32)" {  } { { "mil2_FSM.v" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/mil2_FSM.v" 1793 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 mil2_FSM.v(1794) " "Warning (10230): Verilog HDL assignment warning at mil2_FSM.v(1794): truncated value with size 64 to match size of target (32)" {  } { { "mil2_FSM.v" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/mil2_FSM.v" 1794 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 mil2_FSM.v(1830) " "Warning (10230): Verilog HDL assignment warning at mil2_FSM.v(1830): truncated value with size 32 to match size of target (7)" {  } { { "mil2_FSM.v" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/mil2_FSM.v" 1830 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 mil2_FSM.v(1839) " "Warning (10230): Verilog HDL assignment warning at mil2_FSM.v(1839): truncated value with size 32 to match size of target (7)" {  } { { "mil2_FSM.v" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/mil2_FSM.v" 1839 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 mil2_FSM.v(1842) " "Warning (10230): Verilog HDL assignment warning at mil2_FSM.v(1842): truncated value with size 32 to match size of target (7)" {  } { { "mil2_FSM.v" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/mil2_FSM.v" 1842 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 mil2_FSM.v(1847) " "Warning (10230): Verilog HDL assignment warning at mil2_FSM.v(1847): truncated value with size 64 to match size of target (32)" {  } { { "mil2_FSM.v" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/mil2_FSM.v" 1847 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 mil2_FSM.v(1848) " "Warning (10230): Verilog HDL assignment warning at mil2_FSM.v(1848): truncated value with size 64 to match size of target (32)" {  } { { "mil2_FSM.v" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/mil2_FSM.v" 1848 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 mil2_FSM.v(1849) " "Warning (10230): Verilog HDL assignment warning at mil2_FSM.v(1849): truncated value with size 64 to match size of target (32)" {  } { { "mil2_FSM.v" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/mil2_FSM.v" 1849 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 mil2_FSM.v(1850) " "Warning (10230): Verilog HDL assignment warning at mil2_FSM.v(1850): truncated value with size 64 to match size of target (32)" {  } { { "mil2_FSM.v" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/mil2_FSM.v" 1850 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 mil2_FSM.v(1874) " "Warning (10230): Verilog HDL assignment warning at mil2_FSM.v(1874): truncated value with size 32 to match size of target (7)" {  } { { "mil2_FSM.v" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/mil2_FSM.v" 1874 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 mil2_FSM.v(1876) " "Warning (10230): Verilog HDL assignment warning at mil2_FSM.v(1876): truncated value with size 32 to match size of target (7)" {  } { { "mil2_FSM.v" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/mil2_FSM.v" 1876 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 mil2_FSM.v(1879) " "Warning (10230): Verilog HDL assignment warning at mil2_FSM.v(1879): truncated value with size 32 to match size of target (7)" {  } { { "mil2_FSM.v" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/mil2_FSM.v" 1879 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 mil2_FSM.v(1883) " "Warning (10230): Verilog HDL assignment warning at mil2_FSM.v(1883): truncated value with size 32 to match size of target (7)" {  } { { "mil2_FSM.v" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/mil2_FSM.v" 1883 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 mil2_FSM.v(1897) " "Warning (10230): Verilog HDL assignment warning at mil2_FSM.v(1897): truncated value with size 64 to match size of target (32)" {  } { { "mil2_FSM.v" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/mil2_FSM.v" 1897 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 mil2_FSM.v(1898) " "Warning (10230): Verilog HDL assignment warning at mil2_FSM.v(1898): truncated value with size 64 to match size of target (32)" {  } { { "mil2_FSM.v" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/mil2_FSM.v" 1898 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 mil2_FSM.v(1899) " "Warning (10230): Verilog HDL assignment warning at mil2_FSM.v(1899): truncated value with size 64 to match size of target (32)" {  } { { "mil2_FSM.v" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/mil2_FSM.v" 1899 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 mil2_FSM.v(1900) " "Warning (10230): Verilog HDL assignment warning at mil2_FSM.v(1900): truncated value with size 64 to match size of target (32)" {  } { { "mil2_FSM.v" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/mil2_FSM.v" 1900 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 mil2_FSM.v(1948) " "Warning (10230): Verilog HDL assignment warning at mil2_FSM.v(1948): truncated value with size 32 to match size of target (7)" {  } { { "mil2_FSM.v" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/mil2_FSM.v" 1948 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 mil2_FSM.v(1960) " "Warning (10230): Verilog HDL assignment warning at mil2_FSM.v(1960): truncated value with size 64 to match size of target (32)" {  } { { "mil2_FSM.v" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/mil2_FSM.v" 1960 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 mil2_FSM.v(1961) " "Warning (10230): Verilog HDL assignment warning at mil2_FSM.v(1961): truncated value with size 64 to match size of target (32)" {  } { { "mil2_FSM.v" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/mil2_FSM.v" 1961 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 mil2_FSM.v(1962) " "Warning (10230): Verilog HDL assignment warning at mil2_FSM.v(1962): truncated value with size 64 to match size of target (32)" {  } { { "mil2_FSM.v" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/mil2_FSM.v" 1962 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 mil2_FSM.v(1963) " "Warning (10230): Verilog HDL assignment warning at mil2_FSM.v(1963): truncated value with size 64 to match size of target (32)" {  } { { "mil2_FSM.v" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/mil2_FSM.v" 1963 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 mil2_FSM.v(1988) " "Warning (10230): Verilog HDL assignment warning at mil2_FSM.v(1988): truncated value with size 32 to match size of target (7)" {  } { { "mil2_FSM.v" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/mil2_FSM.v" 1988 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 mil2_FSM.v(1990) " "Warning (10230): Verilog HDL assignment warning at mil2_FSM.v(1990): truncated value with size 32 to match size of target (7)" {  } { { "mil2_FSM.v" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/mil2_FSM.v" 1990 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 mil2_FSM.v(1993) " "Warning (10230): Verilog HDL assignment warning at mil2_FSM.v(1993): truncated value with size 32 to match size of target (7)" {  } { { "mil2_FSM.v" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/mil2_FSM.v" 1993 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 mil2_FSM.v(1997) " "Warning (10230): Verilog HDL assignment warning at mil2_FSM.v(1997): truncated value with size 32 to match size of target (7)" {  } { { "mil2_FSM.v" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/mil2_FSM.v" 1997 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 mil2_FSM.v(2011) " "Warning (10230): Verilog HDL assignment warning at mil2_FSM.v(2011): truncated value with size 64 to match size of target (32)" {  } { { "mil2_FSM.v" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/mil2_FSM.v" 2011 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 mil2_FSM.v(2012) " "Warning (10230): Verilog HDL assignment warning at mil2_FSM.v(2012): truncated value with size 64 to match size of target (32)" {  } { { "mil2_FSM.v" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/mil2_FSM.v" 2012 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 mil2_FSM.v(2013) " "Warning (10230): Verilog HDL assignment warning at mil2_FSM.v(2013): truncated value with size 64 to match size of target (32)" {  } { { "mil2_FSM.v" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/mil2_FSM.v" 2013 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 mil2_FSM.v(2014) " "Warning (10230): Verilog HDL assignment warning at mil2_FSM.v(2014): truncated value with size 64 to match size of target (32)" {  } { { "mil2_FSM.v" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/mil2_FSM.v" 2014 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_SV_INDEX_OUT_OF_BOUNDS" "11 10 0 write_addr_count mil2_FSM.v(2052) " "Warning (10830): SystemVerilog warning at mil2_FSM.v(2052): index 11 falls outside the bounds \[10:0\] of array \"write_addr_count\"" {  } { { "mil2_FSM.v" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/mil2_FSM.v" 2052 0 0 } }  } 0 10830 "SystemVerilog warning at %5!s!: index %1!d! falls outside the bounds \[%2!d!:%3!d!\] of array \"%4!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 mil2_FSM.v(2070) " "Warning (10230): Verilog HDL assignment warning at mil2_FSM.v(2070): truncated value with size 32 to match size of target (7)" {  } { { "mil2_FSM.v" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/mil2_FSM.v" 2070 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 mil2_FSM.v(2079) " "Warning (10230): Verilog HDL assignment warning at mil2_FSM.v(2079): truncated value with size 32 to match size of target (7)" {  } { { "mil2_FSM.v" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/mil2_FSM.v" 2079 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 mil2_FSM.v(2082) " "Warning (10230): Verilog HDL assignment warning at mil2_FSM.v(2082): truncated value with size 32 to match size of target (7)" {  } { { "mil2_FSM.v" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/mil2_FSM.v" 2082 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 mil2_FSM.v(2087) " "Warning (10230): Verilog HDL assignment warning at mil2_FSM.v(2087): truncated value with size 64 to match size of target (32)" {  } { { "mil2_FSM.v" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/mil2_FSM.v" 2087 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 mil2_FSM.v(2088) " "Warning (10230): Verilog HDL assignment warning at mil2_FSM.v(2088): truncated value with size 64 to match size of target (32)" {  } { { "mil2_FSM.v" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/mil2_FSM.v" 2088 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 mil2_FSM.v(2089) " "Warning (10230): Verilog HDL assignment warning at mil2_FSM.v(2089): truncated value with size 64 to match size of target (32)" {  } { { "mil2_FSM.v" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/mil2_FSM.v" 2089 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 mil2_FSM.v(2090) " "Warning (10230): Verilog HDL assignment warning at mil2_FSM.v(2090): truncated value with size 64 to match size of target (32)" {  } { { "mil2_FSM.v" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/mil2_FSM.v" 2090 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "mil2_FSM.v(2094) " "Warning (10175): Verilog HDL warning at mil2_FSM.v(2094): ignoring unsupported system task" {  } { { "mil2_FSM.v" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/mil2_FSM.v" 2094 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 mil2_FSM.v(2160) " "Warning (10230): Verilog HDL assignment warning at mil2_FSM.v(2160): truncated value with size 32 to match size of target (7)" {  } { { "mil2_FSM.v" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/mil2_FSM.v" 2160 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 mil2_FSM.v(2161) " "Warning (10230): Verilog HDL assignment warning at mil2_FSM.v(2161): truncated value with size 32 to match size of target (7)" {  } { { "mil2_FSM.v" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/mil2_FSM.v" 2161 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 mil2_FSM.v(2165) " "Warning (10230): Verilog HDL assignment warning at mil2_FSM.v(2165): truncated value with size 32 to match size of target (7)" {  } { { "mil2_FSM.v" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/mil2_FSM.v" 2165 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 mil2_FSM.v(2174) " "Warning (10230): Verilog HDL assignment warning at mil2_FSM.v(2174): truncated value with size 64 to match size of target (32)" {  } { { "mil2_FSM.v" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/mil2_FSM.v" 2174 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 mil2_FSM.v(2175) " "Warning (10230): Verilog HDL assignment warning at mil2_FSM.v(2175): truncated value with size 64 to match size of target (32)" {  } { { "mil2_FSM.v" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/mil2_FSM.v" 2175 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 mil2_FSM.v(2176) " "Warning (10230): Verilog HDL assignment warning at mil2_FSM.v(2176): truncated value with size 64 to match size of target (32)" {  } { { "mil2_FSM.v" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/mil2_FSM.v" 2176 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 mil2_FSM.v(2177) " "Warning (10230): Verilog HDL assignment warning at mil2_FSM.v(2177): truncated value with size 64 to match size of target (32)" {  } { { "mil2_FSM.v" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/mil2_FSM.v" 2177 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "mil2_FSM.v(2138) " "Warning (10272): Verilog HDL Case Statement warning at mil2_FSM.v(2138): case item expression covers a value already covered by a previous case item" {  } { { "mil2_FSM.v" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/mil2_FSM.v" 2138 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "write_y_ext_count 0 mil2_FSM.v(167) " "Warning (10030): Net \"write_y_ext_count\" at mil2_FSM.v(167) has no driver or initial value, using a default initial value '0'" {  } { { "mil2_FSM.v" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/mil2_FSM.v" 167 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "dual_port_ram0.v 1 1 " "Warning: Using design file dual_port_ram0.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 dual_port_RAM0 " "Info: Found entity 1: dual_port_RAM0" {  } { { "dual_port_ram0.v" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/dual_port_ram0.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dual_port_RAM0 mil2_FSM:mil2_unit\|dual_port_RAM0:dual_port_RAM_inst0 " "Info: Elaborating entity \"dual_port_RAM0\" for hierarchy \"mil2_FSM:mil2_unit\|dual_port_RAM0:dual_port_RAM_inst0\"" {  } { { "mil2_FSM.v" "dual_port_RAM_inst0" { Text "C:/Documents and Settings/Pavel/Desktop/project/mil2_FSM.v" 79 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram mil2_FSM:mil2_unit\|dual_port_RAM0:dual_port_RAM_inst0\|altsyncram:altsyncram_component " "Info: Elaborating entity \"altsyncram\" for hierarchy \"mil2_FSM:mil2_unit\|dual_port_RAM0:dual_port_RAM_inst0\|altsyncram:altsyncram_component\"" {  } { { "dual_port_ram0.v" "altsyncram_component" { Text "C:/Documents and Settings/Pavel/Desktop/project/dual_port_ram0.v" 97 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "mil2_FSM:mil2_unit\|dual_port_RAM0:dual_port_RAM_inst0\|altsyncram:altsyncram_component " "Info: Elaborated megafunction instantiation \"mil2_FSM:mil2_unit\|dual_port_RAM0:dual_port_RAM_inst0\|altsyncram:altsyncram_component\"" {  } { { "dual_port_ram0.v" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/dual_port_ram0.v" 97 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mil2_FSM:mil2_unit\|dual_port_RAM0:dual_port_RAM_inst0\|altsyncram:altsyncram_component " "Info: Instantiated megafunction \"mil2_FSM:mil2_unit\|dual_port_RAM0:dual_port_RAM_inst0\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Info: Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Info: Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Info: Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Info: Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Info: Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK0 " "Info: Parameter \"indata_reg_b\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file dual_port_RAM0.hex " "Info: Parameter \"init_file\" = \"dual_port_RAM0.hex\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Info: Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Info: Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 128 " "Info: Parameter \"numwords_a\" = \"128\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 128 " "Info: Parameter \"numwords_b\" = \"128\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Info: Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Info: Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Info: Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Info: Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Info: Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Info: Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Info: Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 7 " "Info: Parameter \"widthad_a\" = \"7\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 7 " "Info: Parameter \"widthad_b\" = \"7\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Info: Parameter \"width_a\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Info: Parameter \"width_b\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Info: Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Info: Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK0 " "Info: Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "dual_port_ram0.v" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/dual_port_ram0.v" 97 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_tq92.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_tq92.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_tq92 " "Info: Found entity 1: altsyncram_tq92" {  } { { "db/altsyncram_tq92.tdf" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/db/altsyncram_tq92.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_tq92 mil2_FSM:mil2_unit\|dual_port_RAM0:dual_port_RAM_inst0\|altsyncram:altsyncram_component\|altsyncram_tq92:auto_generated " "Info: Elaborating entity \"altsyncram_tq92\" for hierarchy \"mil2_FSM:mil2_unit\|dual_port_RAM0:dual_port_RAM_inst0\|altsyncram:altsyncram_component\|altsyncram_tq92:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/11.0/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dual_port_RAM1 mil2_FSM:mil2_unit\|dual_port_RAM1:dual_port_RAM_inst1 " "Info: Elaborating entity \"dual_port_RAM1\" for hierarchy \"mil2_FSM:mil2_unit\|dual_port_RAM1:dual_port_RAM_inst1\"" {  } { { "mil2_FSM.v" "dual_port_RAM_inst1" { Text "C:/Documents and Settings/Pavel/Desktop/project/mil2_FSM.v" 103 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram mil2_FSM:mil2_unit\|dual_port_RAM1:dual_port_RAM_inst1\|altsyncram:altsyncram_component " "Info: Elaborating entity \"altsyncram\" for hierarchy \"mil2_FSM:mil2_unit\|dual_port_RAM1:dual_port_RAM_inst1\|altsyncram:altsyncram_component\"" {  } { { "dual_port_ram1.v" "altsyncram_component" { Text "C:/Documents and Settings/Pavel/Desktop/project/dual_port_ram1.v" 97 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "mil2_FSM:mil2_unit\|dual_port_RAM1:dual_port_RAM_inst1\|altsyncram:altsyncram_component " "Info: Elaborated megafunction instantiation \"mil2_FSM:mil2_unit\|dual_port_RAM1:dual_port_RAM_inst1\|altsyncram:altsyncram_component\"" {  } { { "dual_port_ram1.v" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/dual_port_ram1.v" 97 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mil2_FSM:mil2_unit\|dual_port_RAM1:dual_port_RAM_inst1\|altsyncram:altsyncram_component " "Info: Instantiated megafunction \"mil2_FSM:mil2_unit\|dual_port_RAM1:dual_port_RAM_inst1\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Info: Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Info: Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Info: Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Info: Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Info: Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK0 " "Info: Parameter \"indata_reg_b\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file dual_port_RAM1.hex " "Info: Parameter \"init_file\" = \"dual_port_RAM1.hex\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Info: Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Info: Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 128 " "Info: Parameter \"numwords_a\" = \"128\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 128 " "Info: Parameter \"numwords_b\" = \"128\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Info: Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Info: Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Info: Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Info: Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Info: Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Info: Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Info: Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 7 " "Info: Parameter \"widthad_a\" = \"7\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 7 " "Info: Parameter \"widthad_b\" = \"7\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Info: Parameter \"width_a\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Info: Parameter \"width_b\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Info: Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Info: Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK0 " "Info: Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "dual_port_ram1.v" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/dual_port_ram1.v" 97 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_uq92.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_uq92.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_uq92 " "Info: Found entity 1: altsyncram_uq92" {  } { { "db/altsyncram_uq92.tdf" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/db/altsyncram_uq92.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_uq92 mil2_FSM:mil2_unit\|dual_port_RAM1:dual_port_RAM_inst1\|altsyncram:altsyncram_component\|altsyncram_uq92:auto_generated " "Info: Elaborating entity \"altsyncram_uq92\" for hierarchy \"mil2_FSM:mil2_unit\|dual_port_RAM1:dual_port_RAM_inst1\|altsyncram:altsyncram_component\|altsyncram_uq92:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/11.0/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "dual_port_ram2.v 1 1 " "Warning: Using design file dual_port_ram2.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 dual_port_RAM2 " "Info: Found entity 1: dual_port_RAM2" {  } { { "dual_port_ram2.v" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/dual_port_ram2.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dual_port_RAM2 mil2_FSM:mil2_unit\|dual_port_RAM2:dual_port_RAM_inst2 " "Info: Elaborating entity \"dual_port_RAM2\" for hierarchy \"mil2_FSM:mil2_unit\|dual_port_RAM2:dual_port_RAM_inst2\"" {  } { { "mil2_FSM.v" "dual_port_RAM_inst2" { Text "C:/Documents and Settings/Pavel/Desktop/project/mil2_FSM.v" 125 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram mil2_FSM:mil2_unit\|dual_port_RAM2:dual_port_RAM_inst2\|altsyncram:altsyncram_component " "Info: Elaborating entity \"altsyncram\" for hierarchy \"mil2_FSM:mil2_unit\|dual_port_RAM2:dual_port_RAM_inst2\|altsyncram:altsyncram_component\"" {  } { { "dual_port_ram2.v" "altsyncram_component" { Text "C:/Documents and Settings/Pavel/Desktop/project/dual_port_ram2.v" 97 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "mil2_FSM:mil2_unit\|dual_port_RAM2:dual_port_RAM_inst2\|altsyncram:altsyncram_component " "Info: Elaborated megafunction instantiation \"mil2_FSM:mil2_unit\|dual_port_RAM2:dual_port_RAM_inst2\|altsyncram:altsyncram_component\"" {  } { { "dual_port_ram2.v" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/dual_port_ram2.v" 97 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mil2_FSM:mil2_unit\|dual_port_RAM2:dual_port_RAM_inst2\|altsyncram:altsyncram_component " "Info: Instantiated megafunction \"mil2_FSM:mil2_unit\|dual_port_RAM2:dual_port_RAM_inst2\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Info: Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Info: Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Info: Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Info: Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Info: Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK0 " "Info: Parameter \"indata_reg_b\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file dual_port_RAM2.hex " "Info: Parameter \"init_file\" = \"dual_port_RAM2.hex\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Info: Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Info: Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 128 " "Info: Parameter \"numwords_a\" = \"128\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 128 " "Info: Parameter \"numwords_b\" = \"128\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Info: Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Info: Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Info: Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Info: Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Info: Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Info: Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Info: Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 7 " "Info: Parameter \"widthad_a\" = \"7\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 7 " "Info: Parameter \"widthad_b\" = \"7\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Info: Parameter \"width_a\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Info: Parameter \"width_b\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Info: Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Info: Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK0 " "Info: Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "dual_port_ram2.v" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/dual_port_ram2.v" 97 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_vq92.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_vq92.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_vq92 " "Info: Found entity 1: altsyncram_vq92" {  } { { "db/altsyncram_vq92.tdf" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/db/altsyncram_vq92.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_vq92 mil2_FSM:mil2_unit\|dual_port_RAM2:dual_port_RAM_inst2\|altsyncram:altsyncram_component\|altsyncram_vq92:auto_generated " "Info: Elaborating entity \"altsyncram_vq92\" for hierarchy \"mil2_FSM:mil2_unit\|dual_port_RAM2:dual_port_RAM_inst2\|altsyncram:altsyncram_component\|altsyncram_vq92:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/11.0/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "convert_hex_to_seven_segment convert_hex_to_seven_segment:unit7 " "Info: Elaborating entity \"convert_hex_to_seven_segment\" for hierarchy \"convert_hex_to_seven_segment:unit7\"" {  } { { "project.v" "unit7" { Text "C:/Documents and Settings/Pavel/Desktop/project/project.v" 470 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "8 " "Info: Inferred 8 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "Mult2 lpm_mult " "Info: Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Mult2\"" {  } { { "project.v" "Mult2" { Text "C:/Documents and Settings/Pavel/Desktop/project/project.v" 376 -1 0 } }  } 0 0 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "mil1_FSM:mil1_unit\|Add23 lpm_add_sub " "Info: Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"mil1_FSM:mil1_unit\|Add23\"" {  } { { "mil1_FSM.v" "Add23" { Text "C:/Documents and Settings/Pavel/Desktop/project/mil1_FSM.v" 1279 -1 0 } }  } 0 0 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MULT_INFERRED" "Mult3 lpm_mult " "Info: Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Mult3\"" {  } { { "project.v" "Mult3" { Text "C:/Documents and Settings/Pavel/Desktop/project/project.v" 377 -1 0 } }  } 0 0 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "mil1_FSM:mil1_unit\|Add30 lpm_add_sub " "Info: Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"mil1_FSM:mil1_unit\|Add30\"" {  } { { "mil1_FSM.v" "Add30" { Text "C:/Documents and Settings/Pavel/Desktop/project/mil1_FSM.v" 1299 -1 0 } }  } 0 0 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MULT_INFERRED" "Mult1 lpm_mult " "Info: Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Mult1\"" {  } { { "project.v" "Mult1" { Text "C:/Documents and Settings/Pavel/Desktop/project/project.v" 375 -1 0 } }  } 0 0 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "mil1_FSM:mil1_unit\|Add35 lpm_add_sub " "Info: Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"mil1_FSM:mil1_unit\|Add35\"" {  } { { "mil1_FSM.v" "Add35" { Text "C:/Documents and Settings/Pavel/Desktop/project/mil1_FSM.v" 1312 -1 0 } }  } 0 0 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MULT_INFERRED" "Mult0 lpm_mult " "Info: Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Mult0\"" {  } { { "project.v" "Mult0" { Text "C:/Documents and Settings/Pavel/Desktop/project/project.v" 374 -1 0 } }  } 0 0 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "mil1_FSM:mil1_unit\|Add33 lpm_add_sub " "Info: Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"mil1_FSM:mil1_unit\|Add33\"" {  } { { "mil1_FSM.v" "Add33" { Text "C:/Documents and Settings/Pavel/Desktop/project/mil1_FSM.v" 1306 -1 0 } }  } 0 0 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Inferred %1!llu! megafunctions from design logic" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_mult:Mult2 " "Info: Elaborated megafunction instantiation \"lpm_mult:Mult2\"" {  } { { "project.v" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/project.v" 376 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_mult:Mult2 " "Info: Instantiated megafunction \"lpm_mult:Mult2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 32 " "Info: Parameter \"LPM_WIDTHA\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 17 " "Info: Parameter \"LPM_WIDTHB\" = \"17\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 49 " "Info: Parameter \"LPM_WIDTHP\" = \"49\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 49 " "Info: Parameter \"LPM_WIDTHR\" = \"49\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Info: Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Info: Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Info: Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Info: Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Info: Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "project.v" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/project.v" 376 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_o1t.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/mult_o1t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_o1t " "Info: Found entity 1: mult_o1t" {  } { { "db/mult_o1t.tdf" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/db/mult_o1t.tdf" 30 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "mil1_FSM:mil1_unit\|lpm_add_sub:Add23 " "Info: Elaborated megafunction instantiation \"mil1_FSM:mil1_unit\|lpm_add_sub:Add23\"" {  } { { "mil1_FSM.v" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/mil1_FSM.v" 1279 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mil1_FSM:mil1_unit\|lpm_add_sub:Add23 " "Info: Instantiated megafunction \"mil1_FSM:mil1_unit\|lpm_add_sub:Add23\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 32 " "Info: Parameter \"LPM_WIDTH\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION DEFAULT " "Info: Parameter \"LPM_DIRECTION\" = \"DEFAULT\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Info: Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ONE_INPUT_IS_CONSTANT NO " "Info: Parameter \"ONE_INPUT_IS_CONSTANT\" = \"NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "mil1_FSM.v" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/mil1_FSM.v" 1279 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7ri.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_7ri.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7ri " "Info: Found entity 1: add_sub_7ri" {  } { { "db/add_sub_7ri.tdf" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/db/add_sub_7ri.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_mult:Mult1 " "Info: Elaborated megafunction instantiation \"lpm_mult:Mult1\"" {  } { { "project.v" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/project.v" 375 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_mult:Mult1 " "Info: Instantiated megafunction \"lpm_mult:Mult1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 32 " "Info: Parameter \"LPM_WIDTHA\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 17 " "Info: Parameter \"LPM_WIDTHB\" = \"17\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 49 " "Info: Parameter \"LPM_WIDTHP\" = \"49\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 49 " "Info: Parameter \"LPM_WIDTHR\" = \"49\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Info: Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Info: Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Info: Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Info: Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Info: Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "project.v" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/project.v" 375 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "168 " "Info: Ignored 168 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "168 " "Info: Ignored 168 SOFT buffer(s)" {  } {  } 0 0 "Ignored %1!d! SOFT buffer(s)" 0 0 "" 0 -1}  } {  } 0 0 "Ignored %1!d! buffer(s)" 0 0 "" 0 -1}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Info: Registers with preset signals will power-up high" {  } { { "UART_SRAM_interface.v" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/UART_SRAM_interface.v" 24 -1 0 } } { "project.v" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/project.v" 72 -1 0 } } { "SRAM_Controller.v" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/SRAM_Controller.v" 30 -1 0 } } { "SRAM_Controller.v" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/SRAM_Controller.v" 31 -1 0 } } { "UART_Receive_Controller.v" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/UART_Receive_Controller.v" 29 -1 0 } } { "PB_Controller.v" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/PB_Controller.v" 22 -1 0 } }  } 0 0 "Registers with preset signals will power-up high" 0 0 "" 0 -1}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "Info: DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 0 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "SEVEN_SEGMENT_N_O\[3\]\[1\] GND " "Warning (13410): Pin \"SEVEN_SEGMENT_N_O\[3\]\[1\]\" is stuck at GND" {  } { { "project.v" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/project.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_SYNC_O GND " "Warning (13410): Pin \"VGA_SYNC_O\" is stuck at GND" {  } { { "project.v" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/project.v" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "UART_TX_O VCC " "Warning (13410): Pin \"UART_TX_O\" is stuck at VCC" {  } { { "project.v" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/project.v" 56 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "27 27 " "Info: 27 registers lost all their fanouts during netlist optimizations. The first 27 are displayed below." { { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mil1_FSM:mil1_unit\|m1_state~38 " "Info: Register \"mil1_FSM:mil1_unit\|m1_state~38\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mil2_FSM:mil2_unit\|dumb_count\[15\] " "Info: Register \"mil2_FSM:mil2_unit\|dumb_count\[15\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mil2_FSM:mil2_unit\|dumb_count\[14\] " "Info: Register \"mil2_FSM:mil2_unit\|dumb_count\[14\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mil2_FSM:mil2_unit\|dumb_count\[13\] " "Info: Register \"mil2_FSM:mil2_unit\|dumb_count\[13\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mil2_FSM:mil2_unit\|dumb_count\[12\] " "Info: Register \"mil2_FSM:mil2_unit\|dumb_count\[12\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mil2_FSM:mil2_unit\|dumb_count\[11\] " "Info: Register \"mil2_FSM:mil2_unit\|dumb_count\[11\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mil2_FSM:mil2_unit\|dumb_count\[10\] " "Info: Register \"mil2_FSM:mil2_unit\|dumb_count\[10\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mil2_FSM:mil2_unit\|dumb_count\[9\] " "Info: Register \"mil2_FSM:mil2_unit\|dumb_count\[9\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mil2_FSM:mil2_unit\|dumb_count\[8\] " "Info: Register \"mil2_FSM:mil2_unit\|dumb_count\[8\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mil2_FSM:mil2_unit\|dumb_count\[7\] " "Info: Register \"mil2_FSM:mil2_unit\|dumb_count\[7\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mil1_FSM:mil1_unit\|ACC_V\[24\] " "Info: Register \"mil1_FSM:mil1_unit\|ACC_V\[24\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mil1_FSM:mil1_unit\|ACC_V\[25\] " "Info: Register \"mil1_FSM:mil1_unit\|ACC_V\[25\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mil1_FSM:mil1_unit\|ACC_V\[26\] " "Info: Register \"mil1_FSM:mil1_unit\|ACC_V\[26\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mil1_FSM:mil1_unit\|ACC_V\[27\] " "Info: Register \"mil1_FSM:mil1_unit\|ACC_V\[27\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mil1_FSM:mil1_unit\|ACC_V\[28\] " "Info: Register \"mil1_FSM:mil1_unit\|ACC_V\[28\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mil1_FSM:mil1_unit\|ACC_V\[29\] " "Info: Register \"mil1_FSM:mil1_unit\|ACC_V\[29\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mil1_FSM:mil1_unit\|ACC_V\[30\] " "Info: Register \"mil1_FSM:mil1_unit\|ACC_V\[30\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mil1_FSM:mil1_unit\|ACC_V\[31\] " "Info: Register \"mil1_FSM:mil1_unit\|ACC_V\[31\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mil1_FSM:mil1_unit\|ACC_U\[24\] " "Info: Register \"mil1_FSM:mil1_unit\|ACC_U\[24\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mil1_FSM:mil1_unit\|ACC_U\[25\] " "Info: Register \"mil1_FSM:mil1_unit\|ACC_U\[25\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mil1_FSM:mil1_unit\|ACC_U\[26\] " "Info: Register \"mil1_FSM:mil1_unit\|ACC_U\[26\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mil1_FSM:mil1_unit\|ACC_U\[27\] " "Info: Register \"mil1_FSM:mil1_unit\|ACC_U\[27\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mil1_FSM:mil1_unit\|ACC_U\[28\] " "Info: Register \"mil1_FSM:mil1_unit\|ACC_U\[28\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mil1_FSM:mil1_unit\|ACC_U\[29\] " "Info: Register \"mil1_FSM:mil1_unit\|ACC_U\[29\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mil1_FSM:mil1_unit\|ACC_U\[30\] " "Info: Register \"mil1_FSM:mil1_unit\|ACC_U\[30\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mil1_FSM:mil1_unit\|ACC_U\[31\] " "Info: Register \"mil1_FSM:mil1_unit\|ACC_U\[31\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mil2_FSM:mil2_unit\|f_fetch_box " "Info: Register \"mil2_FSM:mil2_unit\|f_fetch_box\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1}  } {  } 0 0 "%1!d! registers lost all their fanouts during netlist optimizations. The first %2!d! are displayed below." 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Documents and Settings/Pavel/Desktop/project/project.map.smsg " "Info: Generated suppressed messages file C:/Documents and Settings/Pavel/Desktop/project/project.map.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Info: Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "SRAM_Controller:SRAM_unit\|Clock_100_PLL:Clock_100_PLL_inst\|altpll:altpll_component\|pll " "Info: Adding node \"SRAM_Controller:SRAM_unit\|Clock_100_PLL:Clock_100_PLL_inst\|altpll:altpll_component\|pll\"" {  } {  } 0 0 "Adding node \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Generating hard_block partition \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "20 " "Warning: Design contains 20 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PUSH_BUTTON_I\[1\] " "Warning (15610): No output dependent on input pin \"PUSH_BUTTON_I\[1\]\"" {  } { { "project.v" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/project.v" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PUSH_BUTTON_I\[2\] " "Warning (15610): No output dependent on input pin \"PUSH_BUTTON_I\[2\]\"" {  } { { "project.v" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/project.v" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PUSH_BUTTON_I\[3\] " "Warning (15610): No output dependent on input pin \"PUSH_BUTTON_I\[3\]\"" {  } { { "project.v" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/project.v" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SWITCH_I\[0\] " "Warning (15610): No output dependent on input pin \"SWITCH_I\[0\]\"" {  } { { "project.v" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/project.v" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SWITCH_I\[1\] " "Warning (15610): No output dependent on input pin \"SWITCH_I\[1\]\"" {  } { { "project.v" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/project.v" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SWITCH_I\[2\] " "Warning (15610): No output dependent on input pin \"SWITCH_I\[2\]\"" {  } { { "project.v" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/project.v" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SWITCH_I\[3\] " "Warning (15610): No output dependent on input pin \"SWITCH_I\[3\]\"" {  } { { "project.v" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/project.v" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SWITCH_I\[4\] " "Warning (15610): No output dependent on input pin \"SWITCH_I\[4\]\"" {  } { { "project.v" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/project.v" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SWITCH_I\[5\] " "Warning (15610): No output dependent on input pin \"SWITCH_I\[5\]\"" {  } { { "project.v" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/project.v" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SWITCH_I\[6\] " "Warning (15610): No output dependent on input pin \"SWITCH_I\[6\]\"" {  } { { "project.v" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/project.v" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SWITCH_I\[7\] " "Warning (15610): No output dependent on input pin \"SWITCH_I\[7\]\"" {  } { { "project.v" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/project.v" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SWITCH_I\[8\] " "Warning (15610): No output dependent on input pin \"SWITCH_I\[8\]\"" {  } { { "project.v" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/project.v" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SWITCH_I\[9\] " "Warning (15610): No output dependent on input pin \"SWITCH_I\[9\]\"" {  } { { "project.v" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/project.v" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SWITCH_I\[10\] " "Warning (15610): No output dependent on input pin \"SWITCH_I\[10\]\"" {  } { { "project.v" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/project.v" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SWITCH_I\[11\] " "Warning (15610): No output dependent on input pin \"SWITCH_I\[11\]\"" {  } { { "project.v" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/project.v" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SWITCH_I\[12\] " "Warning (15610): No output dependent on input pin \"SWITCH_I\[12\]\"" {  } { { "project.v" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/project.v" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SWITCH_I\[13\] " "Warning (15610): No output dependent on input pin \"SWITCH_I\[13\]\"" {  } { { "project.v" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/project.v" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SWITCH_I\[14\] " "Warning (15610): No output dependent on input pin \"SWITCH_I\[14\]\"" {  } { { "project.v" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/project.v" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SWITCH_I\[15\] " "Warning (15610): No output dependent on input pin \"SWITCH_I\[15\]\"" {  } { { "project.v" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/project.v" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SWITCH_I\[16\] " "Warning (15610): No output dependent on input pin \"SWITCH_I\[16\]\"" {  } { { "project.v" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/project.v" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3436 " "Info: Implemented 3436 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "24 " "Info: Implemented 24 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "124 " "Info: Implemented 124 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_BIDIRS" "16 " "Info: Implemented 16 bidirectional pins" {  } {  } 0 0 "Implemented %1!d! bidirectional pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "3159 " "Info: Implemented 3159 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_RAMS" "96 " "Info: Implemented 96 RAM segments" {  } {  } 0 0 "Implemented %1!d! RAM segments" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Info: Implemented 1 PLLs" {  } {  } 0 0 "Implemented %1!d! PLLs" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_DSP_ELEM" "16 " "Info: Implemented 16 DSP elements" {  } {  } 0 0 "Implemented %1!d! DSP elements" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 316 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 316 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "262 " "Info: Peak virtual memory: 262 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 22 14:10:49 2011 " "Info: Processing ended: Tue Nov 22 14:10:49 2011" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:26 " "Info: Elapsed time: 00:00:26" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:22 " "Info: Total CPU time (on all processors): 00:00:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 11.0 Build 157 04/27/2011 SJ Web Edition " "Info: Version 11.0 Build 157 04/27/2011 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 22 14:10:51 2011 " "Info: Processing started: Tue Nov 22 14:10:51 2011" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off project -c project " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off project -c project" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Warning: Parallel compilation is not licensed and has been disabled" {  } {  } 0 0 "Parallel compilation is not licensed and has been disabled" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "project EP2C35F672C6 " "Info: Selected device EP2C35F672C6 for design \"project\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "SRAM_Controller:SRAM_unit\|Clock_100_PLL:Clock_100_PLL_inst\|altpll:altpll_component\|pll Cyclone II PLL " "Info: Implemented PLL \"SRAM_Controller:SRAM_unit\|Clock_100_PLL:Clock_100_PLL_inst\|altpll:altpll_component\|pll\" as Cyclone II PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "SRAM_Controller:SRAM_unit\|Clock_100_PLL:Clock_100_PLL_inst\|altpll:altpll_component\|_clk0 2 1 0 0 " "Info: Implementing clock multiplication of 2, clock division of 1, and phase shift of 0 degrees (0 ps) for SRAM_Controller:SRAM_unit\|Clock_100_PLL:Clock_100_PLL_inst\|altpll:altpll_component\|_clk0 port" {  } { { "altpll.tdf" "" { Text "c:/altera/11.0/quartus/libraries/megafunctions/altpll.tdf" 920 3 0 } }  } 0 0 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0 -1}  } { { "altpll.tdf" "" { Text "c:/altera/11.0/quartus/libraries/megafunctions/altpll.tdf" 539 3 0 } }  } 0 0 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Warning: Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 0 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F672C6 " "Info: Device EP2C50F672C6 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C70F672C6 " "Info: Device EP2C70F672C6 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Info: Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ E3 " "Info: Pin ~ASDO~ is reserved at location E3" {  } { { "c:/altera/11.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0/quartus/bin/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Documents and Settings/Pavel/Desktop/project/" { { 0 { 0 ""} 0 9265 5573 6591 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ D3 " "Info: Pin ~nCSO~ is reserved at location D3" {  } { { "c:/altera/11.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0/quartus/bin/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Documents and Settings/Pavel/Desktop/project/" { { 0 { 0 ""} 0 9266 5573 6591 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS150p/nCEO~ AE24 " "Info: Pin ~LVDS150p/nCEO~ is reserved at location AE24" {  } { { "c:/altera/11.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0/quartus/bin/pin_planner.ppl" { ~LVDS150p/nCEO~ } } } { "c:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~LVDS150p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Documents and Settings/Pavel/Desktop/project/" { { 0 { 0 ""} 0 9267 5573 6591 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "TimeQuest " "Info: Timing-driven compilation is using the TimeQuest Timing Analyzer" {  } {  } 0 0 "Timing-driven compilation is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "project.sdc " "Critical Warning: Synopsys Design Constraints File file not found: 'project.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 0 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 -1}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "generated clocks " "Info: No user constrained generated clocks found in the design" {  } {  } 0 0 "No user constrained %1!s! found in the design" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "Info: No user constrained base clocks found in the design" {  } {  } 0 0 "No user constrained %1!s! found in the design" 0 0 "" 0 -1}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "Info: The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 0 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "" 0 -1}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLOCK_50_I (placed in PIN N2 (CLK0, LVDSCLK0p, Input)) " "Info: Automatically promoted node CLOCK_50_I (placed in PIN N2 (CLK0, LVDSCLK0p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SRAM_Controller:SRAM_unit\|SRAM_LB_N_O~0 " "Info: Destination node SRAM_Controller:SRAM_unit\|SRAM_LB_N_O~0" {  } { { "SRAM_Controller.v" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/SRAM_Controller.v" 29 -1 0 } } { "c:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_Controller:SRAM_unit|SRAM_LB_N_O~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Documents and Settings/Pavel/Desktop/project/" { { 0 { 0 ""} 0 7320 5573 6591 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "VGA_CLOCK_O " "Info: Destination node VGA_CLOCK_O" {  } { { "c:/altera/11.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0/quartus/bin/pin_planner.ppl" { VGA_CLOCK_O } } } { "c:/altera/11.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_CLOCK_O" } } } } { "project.v" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/project.v" 30 0 0 } } { "c:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { VGA_CLOCK_O } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Documents and Settings/Pavel/Desktop/project/" { { 0 { 0 ""} 0 207 5573 6591 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "c:/altera/11.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0/quartus/bin/pin_planner.ppl" { CLOCK_50_I } } } { "c:/altera/11.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLOCK_50_I" } } } } { "project.v" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/project.v" 19 0 0 } } { "c:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50_I } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Documents and Settings/Pavel/Desktop/project/" { { 0 { 0 ""} 0 206 5573 6591 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "SRAM_Controller:SRAM_unit\|Clock_100_PLL:Clock_100_PLL_inst\|altpll:altpll_component\|_clk0 (placed in counter C0 of PLL_1) " "Info: Automatically promoted node SRAM_Controller:SRAM_unit\|Clock_100_PLL:Clock_100_PLL_inst\|altpll:altpll_component\|_clk0 (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "altpll.tdf" "" { Text "c:/altera/11.0/quartus/libraries/megafunctions/altpll.tdf" 539 3 0 } } { "c:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_Controller:SRAM_unit|Clock_100_PLL:Clock_100_PLL_inst|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Documents and Settings/Pavel/Desktop/project/" { { 0 { 0 ""} 0 2378 5573 6591 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "resetn  " "Info: Automatically promoted node resetn " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "mil1_FSM:mil1_unit\|SRAM_address\[8\] " "Info: Destination node mil1_FSM:mil1_unit\|SRAM_address\[8\]" {  } { { "mil1_FSM.v" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/mil1_FSM.v" 151 -1 0 } } { "c:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { mil1_FSM:mil1_unit|SRAM_address[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Documents and Settings/Pavel/Desktop/project/" { { 0 { 0 ""} 0 1442 5573 6591 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "mil1_FSM:mil1_unit\|SRAM_we_n " "Info: Destination node mil1_FSM:mil1_unit\|SRAM_we_n" {  } { { "mil1_FSM.v" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/mil1_FSM.v" 32 -1 0 } } { "c:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { mil1_FSM:mil1_unit|SRAM_we_n } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Documents and Settings/Pavel/Desktop/project/" { { 0 { 0 ""} 0 1941 5573 6591 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "mil1_FSM:mil1_unit\|data_count\[0\] " "Info: Destination node mil1_FSM:mil1_unit\|data_count\[0\]" {  } { { "mil1_FSM.v" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/mil1_FSM.v" 151 -1 0 } } { "c:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { mil1_FSM:mil1_unit|data_count[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Documents and Settings/Pavel/Desktop/project/" { { 0 { 0 ""} 0 1396 5573 6591 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "mil1_FSM:mil1_unit\|SRAM_address\[0\] " "Info: Destination node mil1_FSM:mil1_unit\|SRAM_address\[0\]" {  } { { "mil1_FSM.v" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/mil1_FSM.v" 151 -1 0 } } { "c:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { mil1_FSM:mil1_unit|SRAM_address[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Documents and Settings/Pavel/Desktop/project/" { { 0 { 0 ""} 0 1450 5573 6591 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "mil1_FSM:mil1_unit\|data_count\[15\]~2 " "Info: Destination node mil1_FSM:mil1_unit\|data_count\[15\]~2" {  } { { "mil1_FSM.v" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/mil1_FSM.v" 151 -1 0 } } { "c:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { mil1_FSM:mil1_unit|data_count[15]~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Documents and Settings/Pavel/Desktop/project/" { { 0 { 0 ""} 0 4534 5573 6591 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "M1_start~0 " "Info: Destination node M1_start~0" {  } { { "project.v" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/project.v" 63 -1 0 } } { "c:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { M1_start~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Documents and Settings/Pavel/Desktop/project/" { { 0 { 0 ""} 0 4941 5573 6591 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "mil1_FSM:mil1_unit\|End_row_count\[17\]~54 " "Info: Destination node mil1_FSM:mil1_unit\|End_row_count\[17\]~54" {  } { { "mil1_FSM.v" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/mil1_FSM.v" 151 -1 0 } } { "c:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { mil1_FSM:mil1_unit|End_row_count[17]~54 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Documents and Settings/Pavel/Desktop/project/" { { 0 { 0 ""} 0 5059 5573 6591 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "mil1_FSM:mil1_unit\|csc_const_select\[1\] " "Info: Destination node mil1_FSM:mil1_unit\|csc_const_select\[1\]" {  } { { "mil1_FSM.v" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/mil1_FSM.v" 151 -1 0 } } { "c:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { mil1_FSM:mil1_unit|csc_const_select[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Documents and Settings/Pavel/Desktop/project/" { { 0 { 0 ""} 0 1678 5573 6591 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "mil1_FSM:mil1_unit\|G_even\[31\] " "Info: Destination node mil1_FSM:mil1_unit\|G_even\[31\]" {  } { { "mil1_FSM.v" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/mil1_FSM.v" 151 -1 0 } } { "c:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { mil1_FSM:mil1_unit|G_even[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Documents and Settings/Pavel/Desktop/project/" { { 0 { 0 ""} 0 1715 5573 6591 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "mil1_FSM:mil1_unit\|G_even\[30\] " "Info: Destination node mil1_FSM:mil1_unit\|G_even\[30\]" {  } { { "mil1_FSM.v" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/mil1_FSM.v" 151 -1 0 } } { "c:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { mil1_FSM:mil1_unit|G_even[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Documents and Settings/Pavel/Desktop/project/" { { 0 { 0 ""} 0 1716 5573 6591 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Info: Non-global destination nodes limited to 10 nodes" {  } {  } 0 0 "Non-global destination nodes limited to %1!d! nodes" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "project.v" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/project.v" 58 -1 0 } } { "c:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { resetn } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Documents and Settings/Pavel/Desktop/project/" { { 0 { 0 ""} 0 2899 5573 6591 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Info: Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Info: Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "4 " "Info: Router estimated average interconnect usage is 4% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "32 X33_Y12 X43_Y23 " "Info: Router estimated peak interconnect usage is 32% of the available device resources in the region that extends from location X33_Y12 to location X43_Y23" {  } {  } 0 0 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:02 " "Info: Fitter routing operations ending: elapsed time is 00:00:02" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 4 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "349 " "Info: Peak virtual memory: 349 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 22 14:11:07 2011 " "Info: Processing ended: Tue Nov 22 14:11:07 2011" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:16 " "Info: Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:13 " "Info: Total CPU time (on all processors): 00:00:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II " "Info: Running Quartus II TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 11.0 Build 157 04/27/2011 SJ Web Edition " "Info: Version 11.0 Build 157 04/27/2011 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 22 14:11:09 2011 " "Info: Processing started: Tue Nov 22 14:11:09 2011" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta project -c project " "Info: Command: quartus_sta project -c project" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "" 0 -1}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Warning: Parallel compilation is not licensed and has been disabled" {  } {  } 0 0 "Parallel compilation is not licensed and has been disabled" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "project.sdc " "Critical Warning: Synopsys Design Constraints File file not found: 'project.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 0 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 -1}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "generated clocks \"derive_pll_clocks -create_base_clocks\" " "Info: No user constrained generated clocks found in the design. Calling \"derive_pll_clocks -create_base_clocks\"" {  } {  } 0 0 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL Clocks " "Info: Deriving PLL Clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 20.000 -waveform \{0.000 10.000\} -name CLOCK_50_I CLOCK_50_I " "Info: create_clock -period 20.000 -waveform \{0.000 10.000\} -name CLOCK_50_I CLOCK_50_I" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{SRAM_unit\|Clock_100_PLL_inst\|altpll_component\|pll\|inclk\[0\]\} -multiply_by 2 -duty_cycle 50.00 -name \{SRAM_unit\|Clock_100_PLL_inst\|altpll_component\|pll\|clk\[0\]\} \{SRAM_unit\|Clock_100_PLL_inst\|altpll_component\|pll\|clk\[0\]\} " "Info: create_generated_clock -source \{SRAM_unit\|Clock_100_PLL_inst\|altpll_component\|pll\|inclk\[0\]\} -multiply_by 2 -duty_cycle 50.00 -name \{SRAM_unit\|Clock_100_PLL_inst\|altpll_component\|pll\|clk\[0\]\} \{SRAM_unit\|Clock_100_PLL_inst\|altpll_component\|pll\|clk\[0\]\}" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "Info: No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 0 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "Info: The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 0 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "" 0 -1}
{ "Info" "0" "" "Info: Analyzing Slow Model" {  } {  } 0 0 "Analyzing Slow Model" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 2.120 " "Info: Worst-case setup slack is 2.120" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.120         0.000 CLOCK_50_I  " "Info:     2.120         0.000 CLOCK_50_I " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.604         0.000 SRAM_unit\|Clock_100_PLL_inst\|altpll_component\|pll\|clk\[0\]  " "Info:     2.604         0.000 SRAM_unit\|Clock_100_PLL_inst\|altpll_component\|pll\|clk\[0\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.391 " "Info: Worst-case hold slack is 0.391" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.391         0.000 CLOCK_50_I  " "Info:     0.391         0.000 CLOCK_50_I " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.166         0.000 SRAM_unit\|Clock_100_PLL_inst\|altpll_component\|pll\|clk\[0\]  " "Info:     7.166         0.000 SRAM_unit\|Clock_100_PLL_inst\|altpll_component\|pll\|clk\[0\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "Info: No Recovery paths to report" {  } {  } 0 0 "No %1!s! paths to report" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "Info: No Removal paths to report" {  } {  } 0 0 "No %1!s! paths to report" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 4.000 " "Info: Worst-case minimum pulse width slack is 4.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.000         0.000 SRAM_unit\|Clock_100_PLL_inst\|altpll_component\|pll\|clk\[0\]  " "Info:     4.000         0.000 SRAM_unit\|Clock_100_PLL_inst\|altpll_component\|pll\|clk\[0\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.500         0.000 CLOCK_50_I  " "Info:     7.500         0.000 CLOCK_50_I " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "Info: The selected device family is not supported by the report_metastability command." {  } {  } 0 0 "The selected device family is not supported by the report_metastability command." 0 0 "" 0 -1}
{ "Info" "0" "" "Info: Analyzing Fast Model" {  } {  } 0 0 "Analyzing Fast Model" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 3.636 " "Info: Worst-case setup slack is 3.636" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.636         0.000 SRAM_unit\|Clock_100_PLL_inst\|altpll_component\|pll\|clk\[0\]  " "Info:     3.636         0.000 SRAM_unit\|Clock_100_PLL_inst\|altpll_component\|pll\|clk\[0\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.086         0.000 CLOCK_50_I  " "Info:    12.086         0.000 CLOCK_50_I " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.215 " "Info: Worst-case hold slack is 0.215" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.215         0.000 CLOCK_50_I  " "Info:     0.215         0.000 CLOCK_50_I " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.244         0.000 SRAM_unit\|Clock_100_PLL_inst\|altpll_component\|pll\|clk\[0\]  " "Info:     6.244         0.000 SRAM_unit\|Clock_100_PLL_inst\|altpll_component\|pll\|clk\[0\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "Info: No Recovery paths to report" {  } {  } 0 0 "No %1!s! paths to report" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "Info: No Removal paths to report" {  } {  } 0 0 "No %1!s! paths to report" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 4.000 " "Info: Worst-case minimum pulse width slack is 4.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.000         0.000 SRAM_unit\|Clock_100_PLL_inst\|altpll_component\|pll\|clk\[0\]  " "Info:     4.000         0.000 SRAM_unit\|Clock_100_PLL_inst\|altpll_component\|pll\|clk\[0\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.500         0.000 CLOCK_50_I  " "Info:     7.500         0.000 CLOCK_50_I " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "Info: The selected device family is not supported by the report_metastability command." {  } {  } 0 0 "The selected device family is not supported by the report_metastability command." 0 0 "" 0 -1}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Info: Design is not fully constrained for setup requirements" {  } {  } 0 0 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Info: Design is not fully constrained for hold requirements" {  } {  } 0 0 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II TimeQuest Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "252 " "Info: Peak virtual memory: 252 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 22 14:11:17 2011 " "Info: Processing ended: Tue Nov 22 14:11:17 2011" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Info: Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Info: Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II " "Info: Running Quartus II Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 11.0 Build 157 04/27/2011 SJ Web Edition " "Info: Version 11.0 Build 157 04/27/2011 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 22 14:11:17 2011 " "Info: Processing started: Tue Nov 22 14:11:17 2011" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off project -c project " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off project -c project" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Info: Writing out detailed assembly data for power analysis" {  } {  } 0 0 "Writing out detailed assembly data for power analysis" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II " "Info: Quartus II Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "274 " "Info: Peak virtual memory: 274 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 22 14:11:20 2011 " "Info: Processing ended: Tue Nov 22 14:11:20 2011" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Info: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Warning" "WFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Warning: Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 0 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "" 0 -1}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 323 s " "Info: Quartus II Full Compilation was successful. 0 errors, 323 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
