[Inputs]
clock
=instr[31:0]=
=writeData[15:0]=
[Outputs]
isJump
isConditional
isEq
aluSrc
regDist
reg1
reg2
extendedInstr
=aluOp[3:0]=
=memWrite[0:0]=
=memToReg[0:0]=
=memRead[0:0]=
[BiDir]
[ATTRIBUTES]
VeriModel stage_id

