[
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~APA24|ALU",
    "duplicate":"~APA24|APA24/Core:Core/ExecuteStage:ExecuteStage/ALU:ALU",
    "index":0.2857142857142857
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~APA24|ALU_1",
    "duplicate":"~APA24|APA24/Core:Core/ExecuteStage:ExecuteStage/VALU:VALU/ALU:ALU",
    "index":0.42857142857142855
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~APA24|ALU_2",
    "duplicate":"~APA24|APA24/Core:Core/ExecuteStage:ExecuteStage/VALU:VALU/ALU_1:ALU",
    "index":0.5
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~APA24|ALU_3",
    "duplicate":"~APA24|APA24/Core:Core/ExecuteStage:ExecuteStage/VALU:VALU/ALU_2:ALU",
    "index":0.5714285714285714
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~APA24|ALU_4",
    "duplicate":"~APA24|APA24/Core:Core/ExecuteStage:ExecuteStage/VALU:VALU/ALU_3:ALU",
    "index":0.6428571428571429
  },
  {
    "class":"firrtl.EmitCircuitAnnotation",
    "emitter":"firrtl.VerilogEmitter"
  },
  {
    "class":"firrtl.transforms.NoDedupAnnotation",
    "target":"~APA24|InstuctionMemory"
  },
  {
    "class":"firrtl.annotations.MemorySynthInit$"
  },
  {
    "class":"firrtl.transforms.BlackBoxTargetDirAnno",
    "targetDir":"."
  },
  {
    "class":"firrtl.annotations.MemoryFileInlineAnnotation",
    "target":"~APA24|InstuctionMemory>mem",
    "filename":"Programs/MachineCode/Bitcrusher",
    "hexOrBinary":"h"
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~APA24|APA24>SPI_SPIMemPort_WriteData_6",
    "sources":[
      "~APA24|APA24>SPI_SPIMemPort_ReadData_6"
    ]
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~APA24|APA24>SPI_SPIMemPort_WriteData_8",
    "sources":[
      "~APA24|APA24>SPI_SPIMemPort_ReadData_8"
    ]
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~APA24|APA24>SPI_SPIMemPort_WriteData_1",
    "sources":[
      "~APA24|APA24>SPI_SPIMemPort_ReadData_1"
    ]
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~APA24|APA24>SPI_SPIMemPort_WriteData_5",
    "sources":[
      "~APA24|APA24>SPI_SPIMemPort_ReadData_5"
    ]
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~APA24|APA24>SPI_SPIMemPort_WriteData_12",
    "sources":[
      "~APA24|APA24>SPI_SPIMemPort_ReadData_12"
    ]
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~APA24|APA24>SPI_SPIMemPort_WriteData_3",
    "sources":[
      "~APA24|APA24>SPI_SPIMemPort_ReadData_3"
    ]
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~APA24|APA24>SPI_SPIMemPort_WriteData_15",
    "sources":[
      "~APA24|APA24>SPI_SPIMemPort_ReadData_15"
    ]
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~APA24|APA24>SPI_SPIMemPort_WriteData_14",
    "sources":[
      "~APA24|APA24>SPI_SPIMemPort_ReadData_14"
    ]
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~APA24|APA24>SPI_SPIMemPort_WriteData_13",
    "sources":[
      "~APA24|APA24>SPI_SPIMemPort_ReadData_13"
    ]
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~APA24|APA24>SPI_SPIMemPort_WriteData_9",
    "sources":[
      "~APA24|APA24>SPI_SPIMemPort_ReadData_9"
    ]
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~APA24|APA24>SPI_SPIMemPort_WriteData_11",
    "sources":[
      "~APA24|APA24>SPI_SPIMemPort_ReadData_11"
    ]
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~APA24|APA24>SPI_SPIMemPort_WriteData_10",
    "sources":[
      "~APA24|APA24>SPI_SPIMemPort_ReadData_10"
    ]
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~APA24|APA24>SPI_SPIMemPort_WriteData_7",
    "sources":[
      "~APA24|APA24>SPI_SPIMemPort_ReadData_7"
    ]
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~APA24|APA24>SPI_SPIMemPort_WriteData_2",
    "sources":[
      "~APA24|APA24>SPI_SPIMemPort_ReadData_2"
    ]
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~APA24|APA24>SPI_SPIMemPort_WriteData_0",
    "sources":[
      "~APA24|APA24>SPI_SPIMemPort_ReadData_0"
    ]
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~APA24|APA24>SPI_SPIMemPort_WriteData_4",
    "sources":[
      "~APA24|APA24>SPI_SPIMemPort_ReadData_4"
    ]
  }
]