################################################################################
#
#  NetFPGA-10G http://www.netfpga.org
#
#  File:
#        nf10.ucf
#
#  Project:
#        nic
#
#  Author:
#        Mario Flajslik
#
#  Description:
#        UCF
#
#  Copyright notice:
#        Copyright (C) 2010, 2011 The Board of Trustees of The Leland Stanford
#                                 Junior University
#
#  Licence:
#        This file is part of the NetFPGA 10G development base package.
#
#        This file is free code: you can redistribute it and/or modify it under
#        the terms of the GNU Lesser General Public License version 2.1 as
#        published by the Free Software Foundation.
#
#        This package is distributed in the hope that it will be useful, but
#        WITHOUT ANY WARRANTY; without even the implied warranty of
#        MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the GNU
#        Lesser General Public License for more details.
#
#        You should have received a copy of the GNU Lesser General Public
#        License along with the NetFPGA source package.  If not, see
#        http://www.gnu.org/licenses/.
#
#

NET Peripheral_aresetn TIG;

NET RESET             LOC = AL24  |  IOSTANDARD=LVCMOS33  | PULLUP | TIG;
NET RS232_Uart_1_sin  LOC = BB23  |  IOSTANDARD=LVCMOS33;
NET RS232_Uart_1_sout LOC = BB21  |  IOSTANDARD=LVCMOS33;
NET CLK               LOC = AN25  |  IOSTANDARD=LVCMOS33;

NET MDC               LOC = AK23   | IOSTANDARD = LVCMOS33;
NET MDIO              LOC = AL20   | IOSTANDARD = LVCMOS33;
NET PHY_RST_N         LOC = AR20   | IOSTANDARD = LVCMOS33  | PULLUP;       # external pullup

#
# additional constraints
#

NET CLK TNM_NET = sys_clk_pin;
TIMESPEC TS_sys_clk_pin = PERIOD sys_clk_pin 100 MHz;

# Timing Ignore constraint on all signals that cross clk domains
NET "core_clk" TNM_NET = "CORE_CLK";
NET "control_clk" TNM_NET = "CTRL_CLK";
NET "dma_0/dma_0/trn_clk_c" TNM_NET = "PCIE_CLK";
TIMESPEC "TS_CLK_TIG_0" = FROM "CORE_CLK" TO "PCIE_CLK" TIG;
TIMESPEC "TS_CLK_TIG_1" = FROM "PCIE_CLK" TO "CORE_CLK" TIG;
TIMESPEC "TS_CLK_TIG_2" = FROM "CTRL_CLK" TO "PCIE_CLK" TIG;
TIMESPEC "TS_CLK_TIG_3" = FROM "PCIE_CLK" TO "CTRL_CLK" TIG;
TIMESPEC "TS_CLK_TIG_4" = FROM "CTRL_CLK" TO "CORE_CLK" TIG;
TIMESPEC "TS_CLK_TIG_5" = FROM "CORE_CLK" TO "CTRL_CLK" TIG;

# GTX PLACEMENT #########################################################
# XAUI 0
INST nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile0_rocketio_wrapper_i/USE_REVERSE_LANES.gtx_dual_i LOC=GTX_DUAL_X1Y6;
INST nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_rocketio_wrapper_i/USE_REVERSE_LANES.gtx_dual_i LOC=GTX_DUAL_X1Y7;
# XAUI 1
INST nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile0_rocketio_wrapper_i/USE_REVERSE_LANES.gtx_dual_i LOC=GTX_DUAL_X1Y8;
INST nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_rocketio_wrapper_i/USE_REVERSE_LANES.gtx_dual_i LOC=GTX_DUAL_X1Y9;
# XAUI 2
INST nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile0_rocketio_wrapper_i/USE_REVERSE_LANES.gtx_dual_i LOC=GTX_DUAL_X1Y10;
INST nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_rocketio_wrapper_i/USE_REVERSE_LANES.gtx_dual_i LOC=GTX_DUAL_X1Y11;
# XAUI 3
INST nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile0_rocketio_wrapper_i/NO_REVERSE_LANES.gtx_dual_i LOC=GTX_DUAL_X0Y11;
INST nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_rocketio_wrapper_i/NO_REVERSE_LANES.gtx_dual_i LOC=GTX_DUAL_X0Y10;

# refclk for Port A
NET "refclk_A_p"  LOC = "M4" ;
NET "refclk_A_n"  LOC = "M3" ;

# refclk for Port B
NET "refclk_B_p"  LOC = "C4" ;
NET "refclk_B_n"  LOC = "C3" ;

# refclk for Port C
NET "refclk_C_p"  LOC = "D16" ;
NET "refclk_C_n"  LOC = "C16" ;

# refclk for XAUI D
NET "refclk_D_p"  LOC = "D27" ;
NET "refclk_D_n"  LOC = "C27" ;


# TIMING ###################################################################
NET "nf10_10g_interface_0/nf10_10g_interface_0/clk156" TNM_NET="clk156_top";
NET "nf10_10g_interface_1/nf10_10g_interface_1/clk156" TNM_NET="clk156_top";
NET "nf10_10g_interface_2/nf10_10g_interface_2/clk156" TNM_NET="clk156_top";
NET "nf10_10g_interface_3/nf10_10g_interface_3/clk156" TNM_NET="clk156_top";
TIMESPEC "TS_clk156_top" = PERIOD "clk156_top" 156.25 MHz HIGH 50 %;

NET nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_rxrecclk0_i TNM_NET=clk156_rec;
NET nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_rxrecclk0_i TNM_NET=clk156_rec;
NET nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_rxrecclk0_i TNM_NET=clk156_rec;
NET nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_rxrecclk0_i TNM_NET=clk156_rec;
TIMESPEC TS_clk156_rec = PERIOD clk156_rec 156.25MHz;

################################################################################
# 10GE MAC INTERFACES
################################################################################
#######################################################
# Ten Gigabit Ethernet MAC core constraints           #
#######################################################

# False paths on an internal counter load
# MAC 0
INST "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/tx/data_avail_in_reg_*" TNM = "mac0_xgmac_ifg_false_paths_src_1";
INST "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/tx/pause_amber_reg" TNM = "mac0_xgmac_ifg_false_paths_src_1";
INST "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/tx/mux_control_state_*" TNM = "mac0_xgmac_ifg_false_paths_src_1";
INST "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/state_*" TNM = "mac0_xgmac_ifg_false_paths_src_1";
INST "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/eof_during_pad" TNM = "mac0_xgmac_ifg_false_paths_src_1";
INST "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_counter/count_*" TNM = "mac0_xgmac_ifg_false_paths_dst_1";
NET  "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_count_init<*>" TPTHRU = "mac0_xgmac_ifg_false_paths_thru_1";
INST "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_counter/Mcount_count_cy<?>" TPTHRU = "mac0_xgmac_ifg_false_paths_thru_2";
TIMESPEC "TS_mac0_xgmac_ifg_false_paths_thru_1" = FROM "mac0_xgmac_ifg_false_paths_src_1" THRU "mac0_xgmac_ifg_false_paths_thru_1" THRU "mac0_xgmac_ifg_false_paths_thru_2" TO "mac0_xgmac_ifg_false_paths_dst_1" TIG;

# MAC 1
INST "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/tx/data_avail_in_reg_*" TNM = "mac1_xgmac_ifg_false_paths_src_1";
INST "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/tx/pause_amber_reg" TNM = "mac1_xgmac_ifg_false_paths_src_1";
INST "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/tx/mux_control_state_*" TNM = "mac1_xgmac_ifg_false_paths_src_1";
INST "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/state_*" TNM = "mac1_xgmac_ifg_false_paths_src_1";
INST "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/eof_during_pad" TNM = "mac1_xgmac_ifg_false_paths_src_1";
INST "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_counter/count_*" TNM = "mac1_xgmac_ifg_false_paths_dst_1";
NET  "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_count_init<*>" TPTHRU = "mac1_xgmac_ifg_false_paths_thru_1";
INST "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_counter/Mcount_count_cy<?>" TPTHRU = "mac1_xgmac_ifg_false_paths_thru_2";
TIMESPEC "TS_mac1_xgmac_ifg_false_paths_thru_1" = FROM "mac1_xgmac_ifg_false_paths_src_1" THRU "mac1_xgmac_ifg_false_paths_thru_1" THRU "mac1_xgmac_ifg_false_paths_thru_2" TO "mac1_xgmac_ifg_false_paths_dst_1" TIG;

# MAC 2
INST "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/tx/data_avail_in_reg_*" TNM = "mac2_xgmac_ifg_false_paths_src_1";
INST "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/tx/pause_amber_reg" TNM = "mac2_xgmac_ifg_false_paths_src_1";
INST "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/tx/mux_control_state_*" TNM = "mac2_xgmac_ifg_false_paths_src_1";
INST "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/state_*" TNM = "mac2_xgmac_ifg_false_paths_src_1";
INST "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/eof_during_pad" TNM = "mac2_xgmac_ifg_false_paths_src_1";
INST "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_counter/count_*" TNM = "mac2_xgmac_ifg_false_paths_dst_1";
NET  "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_count_init<*>" TPTHRU = "mac2_xgmac_ifg_false_paths_thru_1";
INST "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_counter/Mcount_count_cy<?>" TPTHRU = "mac2_xgmac_ifg_false_paths_thru_2";
TIMESPEC "TS_mac2_xgmac_ifg_false_paths_thru_1" = FROM "mac2_xgmac_ifg_false_paths_src_1" THRU "mac2_xgmac_ifg_false_paths_thru_1" THRU "mac2_xgmac_ifg_false_paths_thru_2" TO "mac2_xgmac_ifg_false_paths_dst_1" TIG;

# MAC 3
INST "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/tx/data_avail_in_reg_*" TNM = "mac3_xgmac_ifg_false_paths_src_1";
INST "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/tx/pause_amber_reg" TNM = "mac3_xgmac_ifg_false_paths_src_1";
INST "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/tx/mux_control_state_*" TNM = "mac3_xgmac_ifg_false_paths_src_1";
INST "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/state_*" TNM = "mac3_xgmac_ifg_false_paths_src_1";
INST "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/eof_during_pad" TNM = "mac3_xgmac_ifg_false_paths_src_1";
INST "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_counter/count_*" TNM = "mac3_xgmac_ifg_false_paths_dst_1";
NET  "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_count_init<*>" TPTHRU = "mac3_xgmac_ifg_false_paths_thru_1";
INST "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_counter/Mcount_count_cy<?>" TPTHRU = "mac3_xgmac_ifg_false_paths_thru_2";
TIMESPEC "TS_mac3_xgmac_ifg_false_paths_thru_1" = FROM "mac3_xgmac_ifg_false_paths_src_1" THRU "mac3_xgmac_ifg_false_paths_thru_1" THRU "mac3_xgmac_ifg_false_paths_thru_2" TO "mac3_xgmac_ifg_false_paths_dst_1" TIG;

#######################################################
# Flow control clock crossing timing constraint
# MAC 0
INST "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.pause/rx_pause_control_i/good_frame_to_tx" TNM = "mac0_flow_grp";
INST "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.pause/rx_pause_control_i/pause_value_to_tx_*" TNM = "mac0_flow_grp";
INST "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.pause/rx_pause_control_i/pause_req_to_tx" TNM = "mac0_flow_grp";
TIMESPEC "TS_mac0_flow" = FROM "mac0_flow_grp" TO "clk156_top" 6400 ps DATAPATHONLY;

# MAC 1
INST "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.pause/rx_pause_control_i/good_frame_to_tx" TNM = "mac1_flow_grp";
INST "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.pause/rx_pause_control_i/pause_value_to_tx_*" TNM = "mac1_flow_grp";
INST "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.pause/rx_pause_control_i/pause_req_to_tx" TNM = "mac1_flow_grp";
TIMESPEC "TS_mac1_flow" = FROM "mac1_flow_grp" TO "clk156_top" 6400 ps DATAPATHONLY;

# MAC 2
INST "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.pause/rx_pause_control_i/good_frame_to_tx" TNM = "mac2_flow_grp";
INST "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.pause/rx_pause_control_i/pause_value_to_tx_*" TNM = "mac2_flow_grp";
INST "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.pause/rx_pause_control_i/pause_req_to_tx" TNM = "mac2_flow_grp";
TIMESPEC "TS_mac2_flow" = FROM "mac2_flow_grp" TO "clk156_top" 6400 ps DATAPATHONLY;

# MAC 3
INST "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.pause/rx_pause_control_i/good_frame_to_tx" TNM = "mac3_flow_grp";
INST "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.pause/rx_pause_control_i/pause_value_to_tx_*" TNM = "mac3_flow_grp";
INST "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.pause/rx_pause_control_i/pause_req_to_tx" TNM = "mac3_flow_grp";
TIMESPEC "TS_mac3_flow" = FROM "mac3_flow_grp" TO "clk156_top" 6400 ps DATAPATHONLY;

############################################################
# Reset path constraints                                   #
#  These constraints add a measure of protection against   #
#  metastability and skew in the reset nets.               #
############################################################

#NET "*xgmac/BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out*" MAXDELAY = 5000 ps;
#NET "*xgmac/BU2/U0/G_TX_RESET.sync_tx_reset_i/reset_out*" MAXDELAY = 5000 ps;
#NET "*xgmac/BU2/U0/G_TX_RESET.sync_flow_ctrl_tx_reset_i/reset_out*" MAXDELAY = 5000 ps;
#NET "*xgmac/BU2/U0/G_RX_RESET.sync_flow_ctrl_rx_reset_i/reset_out*" MAXDELAY = 5000 ps;

NET "*xgmac/BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out*" TIG;
NET "*xgmac/BU2/U0/G_TX_RESET.sync_tx_reset_i/reset_out*" TIG;
NET "*xgmac/BU2/U0/G_TX_RESET.sync_flow_ctrl_tx_reset_i/reset_out*" TIG;
NET "*xgmac/BU2/U0/G_RX_RESET.sync_flow_ctrl_rx_reset_i/reset_out*" TIG;

###############################################################################
# Timing Constraints
###############################################################################

NET "dma_0/dma_0/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/gt_refclk_out[0]" TNM_NET = "MGTCLK" ;
TIMESPEC "TS_MGTCLK"  = PERIOD "MGTCLK" 100.00 MHz HIGH 50 % ;

###############################################################################
# Pinout and Related I/O Constraints
###############################################################################

# PCIE #####################################################################
NET  "pcie_clk_p"      LOC = AT4;
NET  "pcie_clk_n"      LOC = AT3;
INST "dma_0/dma_0/pcie_clk_ibuf"  DIFF_TERM = "TRUE";
INST "dma_0/dma_0/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/GTD[0].GT_i" LOC = GTX_DUAL_X1Y5;
INST "dma_0/dma_0/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/GTD[2].GT_i" LOC = GTX_DUAL_X1Y4;
INST "dma_0/dma_0/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/GTD[4].GT_i" LOC = GTX_DUAL_X1Y3;
INST "dma_0/dma_0/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/GTD[6].GT_i" LOC = GTX_DUAL_X1Y2;

# BlockRAM placement...
INST "dma_0/dma_0/ep/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_retry/generate_sdp.ram_sdp_inst"      LOC = RAMB36_X5Y20 ;
INST "dma_0/dma_0/ep/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[1].ram_tdp2_inst" LOC = RAMB36_X5Y19 ;
INST "dma_0/dma_0/ep/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[1].ram_tdp2_inst" LOC = RAMB36_X5Y18 ;
INST "dma_0/dma_0/ep/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[0].ram_tdp2_inst" LOC = RAMB36_X5Y17 ;
INST "dma_0/dma_0/ep/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[0].ram_tdp2_inst" LOC = RAMB36_X5Y16 ;
INST "dma_0/dma_0/ep/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/oq_fifo/Mram_regBank"        LOC = RAMB36_X5Y15 ;


# BRAM placement
INST "dma_0/dma_0/u_dma/u_iface/u_mem_tx_dne/genblk10.genblk1.genblk2.genblk3.u_ram_lo/genblk1.u_bram/mem_mem_0_0" LOC = RAMB36_X3Y22;
INST "dma_0/dma_0/u_dma/u_iface/u_mem_rx_dne/genblk10.genblk1.genblk2.genblk3.u_ram_lo/genblk1.u_bram/mem_mem_0_0" LOC = RAMB36_X5Y22;
INST "dma_0/dma_0/u_dma/u_iface/u_cfg/u_x_cfg_fifo_0/afifo/fifo_mem/genblk1.u_fifo_bram/mem_mem_0_0/RAMB36SDP_EXP" LOC = RAMB36_X3Y20;

INST "dma_0/dma_0/u_dma/u_iface/u_mem_tx_pkt/genblk10.low_mems[3].genblk1.u_ram_lo/genblk1.u_bram/mem_mem_0_0/RAMB36_EXP" LOC = RAMB36_X2Y21;
INST "dma_0/dma_0/u_dma/u_iface/u_mem_tx_pkt/genblk10.low_mems[2].genblk1.u_ram_lo/genblk1.u_bram/mem_mem_0_0/RAMB36_EXP" LOC = RAMB36_X2Y22;
INST "dma_0/dma_0/u_dma/u_iface/u_mem_tx_pkt/genblk10.low_mems[1].genblk1.u_ram_lo/genblk1.u_bram/mem_mem_0_0/RAMB36_EXP" LOC = RAMB36_X2Y23;
INST "dma_0/dma_0/u_dma/u_iface/u_mem_tx_pkt/genblk10.low_mems[0].genblk1.u_ram_lo/genblk1.u_bram/mem_mem_0_0/RAMB36_EXP" LOC = RAMB36_X2Y24;
INST "dma_0/dma_0/u_dma/u_iface/u_mem_tx_pkt/genblk10.high_mems[3].genblk4.u_ram_hi/genblk1.u_bram/mem_mem_0_0/RAMB36_EXP" LOC = RAMB36_X1Y21;
INST "dma_0/dma_0/u_dma/u_iface/u_mem_tx_pkt/genblk10.high_mems[2].genblk4.u_ram_hi/genblk1.u_bram/mem_mem_0_0/RAMB36_EXP" LOC = RAMB36_X1Y22;
INST "dma_0/dma_0/u_dma/u_iface/u_mem_tx_pkt/genblk10.high_mems[1].genblk4.u_ram_hi/genblk1.u_bram/mem_mem_0_0/RAMB36_EXP" LOC = RAMB36_X1Y23;
INST "dma_0/dma_0/u_dma/u_iface/u_mem_tx_pkt/genblk10.high_mems[0].genblk4.u_ram_hi/genblk1.u_bram/mem_mem_0_0/RAMB36_EXP" LOC = RAMB36_X1Y24;

INST "dma_0/dma_0/u_dma/u_iface/u_mem_rx_pkt/genblk10.genblk4.u_ram_hi/genblk1.u_bram/mem_mem_0_0/RAMB36_EXP" LOC = RAMB36_X4Y23;
INST "dma_0/dma_0/u_dma/u_iface/u_mem_rx_pkt/genblk10.genblk1.u_ram_lo/genblk1.u_bram/mem_mem_0_0/RAMB36_EXP" LOC = RAMB36_X5Y25;
INST "dma_0/dma_0/u_dma/u_iface/u_mem_rx_pkt/genblk10.genblk4.u_ram_hi/genblk1.u_bram/mem_mem_0_1/RAMB36_EXP" LOC = RAMB36_X4Y24;
INST "dma_0/dma_0/u_dma/u_iface/u_mem_rx_pkt/genblk10.genblk1.u_ram_lo/genblk1.u_bram/mem_mem_0_1/RAMB36_EXP" LOC = RAMB36_X5Y26;
INST "dma_0/dma_0/u_dma/u_iface/u_mem_rx_pkt/genblk10.genblk4.u_ram_hi/genblk1.u_bram/mem_mem_0_2/RAMB36_EXP" LOC = RAMB36_X4Y25;
INST "dma_0/dma_0/u_dma/u_iface/u_mem_rx_pkt/genblk10.genblk1.u_ram_lo/genblk1.u_bram/mem_mem_0_2/RAMB36_EXP" LOC = RAMB36_X5Y27;
INST "dma_0/dma_0/u_dma/u_iface/u_mem_rx_pkt/genblk10.genblk4.u_ram_hi/genblk1.u_bram/mem_mem_0_3/RAMB36_EXP" LOC = RAMB36_X4Y26;
INST "dma_0/dma_0/u_dma/u_iface/u_mem_rx_pkt/genblk10.genblk1.u_ram_lo/genblk1.u_bram/mem_mem_0_3/RAMB36_EXP" LOC = RAMB36_X5Y28;

############################################################################
# RLDRAM SECTION
############################################################################

# PINOUT ###################################################################
NET 	 "RLD2_B_A<0>" 	   LOC = "AM5" ;
NET 	 "RLD2_B_A<1>" 	   LOC = "AM7" ;
NET 	 "RLD2_B_A<2>" 	   LOC = "AM6" ;
NET 	 "RLD2_B_A<3>" 	   LOC = "AD6" ;
NET 	 "RLD2_B_A<4>" 	   LOC = "AD7" ;
NET 	 "RLD2_B_A<5>"     LOC = "AG11" ;
NET 	 "RLD2_B_A<6>" 	   LOC = "AF11" ;
NET 	 "RLD2_B_A<7>" 	   LOC = "AF7" ;
NET 	 "RLD2_B_A<8>"     LOC = "AE8" ;
NET 	 "RLD2_B_A<9>" 	   LOC = "AH11" ;
NET 	 "RLD2_B_A<10>"    LOC = "AF6" ;
NET 	 "RLD2_B_A<11>"    LOC = "AF5" ;
NET 	 "RLD2_B_A<12>"    LOC = "AL9" ;
NET 	 "RLD2_B_A<13>"    LOC = "AK9" ;
NET 	 "RLD2_B_A<14>"    LOC = "AH5" ;
NET 	 "RLD2_B_A<15>"    LOC = "AG6" ;
NET 	 "RLD2_B_A<16>"    LOC = "AG9" ;
NET 	 "RLD2_B_A<17>"    LOC = "AF10" ;
NET 	 "RLD2_B_A<18>"    LOC = "AH6" ;
NET 	 "RLD2_B_A<19>"    LOC = "AG7" ;
NET 	 "RLD2_B_BA<0>"    LOC = "AE10" ;
NET 	 "RLD2_B_BA<1>"    LOC = "AD10" ;
NET 	 "RLD2_B_BA<2>"    LOC = "AN5" ;
NET      "RLD2_B_WE_N"     LOC = "AF12" ;
NET      "RLD2_B_REF_N"    LOC = "AG12" ;
NET      "RLD2_B_CS_N[0]"  LOC = "AK7" ;
NET      "RLD2_B_CK_N[0]"  LOC = "AH8" ;
NET      "RLD2_B_CK_P[0]"  LOC = "AG8" ;
NET      "RLD2_B_CK_N[1]"  LOC = "AL7" ;
NET      "RLD2_B_CK_P[1]"  LOC = "AK8" ;
NET      "RLD2_B_DK_P[0]"  LOC = "AF9" ;
NET      "RLD2_B_DK_N[0]"  LOC = "AE9" ;
NET      "RLD2_B_DK_P[1]"  LOC = "AP5" ;
NET      "RLD2_B_DK_N[1]"  LOC = "AP6" ;
NET      "RLD2_B_DK_P[2]"  LOC = "AH9" ;
NET      "RLD2_B_DK_N[2]"  LOC = "AJ8" ;
NET      "RLD2_B_DK_P[3]"  LOC = "AJ6" ;
NET      "RLD2_B_DK_N[3]"  LOC = "AJ7" ;
NET      "RLD2_B_QVLD[0]"  LOC = "AT14" ;
NET      "RLD2_B_QVLD[1]"  LOC = "AT10" ;
NET 	 "RLD2_B_DQ<0>"    LOC = "AR18" ;
NET 	 "RLD2_B_DQ<1>"    LOC = "AR19" ;
NET 	 "RLD2_B_QK_N<0>"  LOC = "AN15" ;
NET 	 "RLD2_B_QK_P<0>"  LOC = "AN14" ;
NET 	 "RLD2_B_QK_N<1>"  LOC = "AP17" ;
NET 	 "RLD2_B_QK_P<1>"  LOC = "AN16" ;
NET      "RLD2_B_CS_N[1]"  LOC = "AU13" ;
NET 	 "RLD2_B_DQ<2>"    LOC = "AU16" ;
NET 	 "RLD2_B_DQ<3>"    LOC = "AT16" ;
NET 	 "RLD2_B_DQ<4>"    LOC = "AP15" ;
NET 	 "RLD2_B_DQ<5>"    LOC = "AP16" ;
NET 	 "RLD2_B_DQ<6>"    LOC = "AR15" ;
NET 	 "RLD2_B_DQ<7>"    LOC = "AL14" ;
NET 	 "RLD2_B_DQ<8>"    LOC = "AM14" ;
NET 	 "RLD2_B_DQ<9>"    LOC = "AT15" ;
NET 	 "RLD2_B_DQ<10>"   LOC = "AU14" ;
NET 	 "RLD2_B_DQ<11>"   LOC = "AV13" ;
NET 	 "RLD2_B_DQ<12>"   LOC = "AU12" ;
NET 	 "RLD2_B_DQ<13>"   LOC = "AL15" ;
NET 	 "RLD2_B_DQ<14>"   LOC = "AK15" ;
NET 	 "RLD2_B_DQ<15>"   LOC = "AH15" ;
NET 	 "RLD2_B_DQ<16>"   LOC = "AJ15" ;
NET 	 "RLD2_B_DQ<17>"   LOC = "AP18" ;
NET 	 "RLD2_B_DQ<18>"   LOC = "AN18" ;
NET 	 "RLD2_B_DQ<19>"   LOC = "AG13" ;
NET 	 "RLD2_B_DQ<20>"   LOC = "AH14" ;
NET 	 "RLD2_B_DQ<21>"   LOC = "AL16" ;
NET 	 "RLD2_B_DQ<22>"   LOC = "AJ13" ;
NET 	 "RLD2_B_DQ<23>"   LOC = "AH13" ;
NET 	 "RLD2_B_DQ<24>"   LOC = "AU17" ;
NET 	 "RLD2_B_DQ<25>"   LOC = "AU18" ;
NET 	 "RLD2_B_DQ<26>"   LOC = "AK14" ;
NET 	 "RLD2_B_DQ<27>"   LOC = "AK13" ;
NET 	 "RLD2_B_DQ<28>"   LOC = "AR17" ;
NET 	 "RLD2_B_DQ<29>"   LOC = "AT17" ;
NET 	 "RLD2_B_DQ<30>"   LOC = "AR13" ;
NET 	 "RLD2_B_DQ<31>"   LOC = "AT12" ;
NET 	 "RLD2_B_DQ<32>"   LOC = "AR9" ;
NET 	 "RLD2_B_DQ<33>"   LOC = "AR8" ;
NET 	 "RLD2_B_QK_N<2>"  LOC = "AL12" ;
NET 	 "RLD2_B_QK_P<2>"  LOC = "AM12" ;
NET 	 "RLD2_B_QK_N<3>"  LOC = "AV7" ;
NET 	 "RLD2_B_QK_P<3>"  LOC = "AU8" ;
NET 	 "RLD2_B_DQ<34>"   LOC = "AT6" ;
NET 	 "RLD2_B_DQ<35>"   LOC = "AU6" ;
NET 	 "RLD2_B_DQ<36>"   LOC = "AU11" ;
NET 	 "RLD2_B_DQ<37>"   LOC = "AN8" ;
NET 	 "RLD2_B_DQ<38>"   LOC = "AP8" ;
NET 	 "RLD2_B_DQ<39>"   LOC = "AR12" ;
NET 	 "RLD2_B_DQ<40>"   LOC = "AP13" ;
NET 	 "RLD2_B_DQ<41>"   LOC = "AM8" ;
NET 	 "RLD2_B_DQ<42>"   LOC = "AM9" ;
NET 	 "RLD2_B_DQ<43>"   LOC = "AN13" ;
NET 	 "RLD2_B_DQ<44>"   LOC = "AM13" ;
NET 	 "RLD2_B_DQ<45>"   LOC = "AP7" ;
NET 	 "RLD2_B_DQ<46>"   LOC = "AR6" ;
NET 	 "RLD2_B_DQ<47>"   LOC = "AT9" ;
NET 	 "RLD2_B_DQ<48>"   LOC = "AR10" ;
NET 	 "RLD2_B_DQ<49>"   LOC = "AK10" ;
NET 	 "RLD2_B_DQ<50>"   LOC = "AL10" ;
NET 	 "RLD2_B_DQ<51>"   LOC = "AN11" ;
NET 	 "RLD2_B_DQ<52>"   LOC = "AP10" ;
NET 	 "RLD2_B_DQ<53>"   LOC = "AJ10" ;
NET 	 "RLD2_B_DQ<54>"   LOC = "AP12" ;
NET 	 "RLD2_B_DQ<55>"   LOC = "AP11" ;
NET 	 "RLD2_B_DQ<56>"   LOC = "AN10" ;
NET 	 "RLD2_B_DQ<57>"   LOC = "AN9" ;
NET 	 "RLD2_B_DQ<58>"   LOC = "AL11" ;
NET 	 "RLD2_B_DQ<59>"   LOC = "AM11" ;
NET 	 "RLD2_B_DQ<60>"   LOC = "AT7" ;
NET 	 "RLD2_B_DQ<61>"   LOC = "AR7" ;
NET 	 "RLD2_B_DQ<62>"   LOC = "AK12" ;
NET 	 "RLD2_B_DQ<63>"   LOC = "AJ12" ;
NET 	 "RLD2_A_A<0>"     LOC = "AJ36" ;
NET 	 "RLD2_A_A<1>"     LOC = "AG37" ;
NET 	 "RLD2_A_A<2>"     LOC = "AG36" ;
NET 	 "RLD2_A_A<3>"     LOC = "AG31" ;
NET 	 "RLD2_A_A<4>"     LOC = "AG32" ;
NET 	 "RLD2_A_A<5>"     LOC = "AC33" ;
NET 	 "RLD2_A_A<6>"     LOC = "AB33" ;
NET 	 "RLD2_A_A<7>"     LOC = "AG33" ;
NET 	 "RLD2_A_A<8>"     LOC = "AG34" ;
NET 	 "RLD2_A_A<9>"     LOC = "AD37" ;
NET 	 "RLD2_A_A<10>"    LOC = "AF31" ;
NET 	 "RLD2_A_A<11>"    LOC = "AF32" ;
NET 	 "RLD2_A_A<12>"    LOC = "AE35" ;
NET 	 "RLD2_A_A<13>"    LOC = "AD35" ;
NET 	 "RLD2_A_A<14>"    LOC = "AL36" ;
NET 	 "RLD2_A_A<15>"    LOC = "AL37" ;
NET 	 "RLD2_A_A<16>"    LOC = "AC30" ;
NET 	 "RLD2_A_A<17>"    LOC = "AC31" ;
NET 	 "RLD2_A_A<18>"    LOC = "AN38" ;
NET 	 "RLD2_A_A<19>"    LOC = "AM38" ;
NET 	 "RLD2_A_BA<0>"    LOC = "AF35" ;
NET 	 "RLD2_A_BA<1>"    LOC = "AF36" ;
NET 	 "RLD2_A_BA<2>"    LOC = "AH36" ;
NET      "RLD2_A_WE_N"     LOC = "AC34" ;
NET      "RLD2_A_REF_N"    LOC = "AC35" ;
NET      "RLD2_A_CS_N[0]"  LOC = "AK37" ;
NET      "RLD2_A_CK_N[0]"  LOC = "AE34" ;
NET      "RLD2_A_CK_P[0]"  LOC = "AF34" ;
NET      "RLD2_A_CK_N[1]"  LOC = "AE37" ;
NET      "RLD2_A_CK_P[1]"  LOC = "AF37" ;
NET      "RLD2_A_DK_P[0]"  LOC = "AD31" ;
NET      "RLD2_A_DK_N[0]"  LOC = "AD30" ;
NET      "RLD2_A_DK_P[1]"  LOC = "AD32" ;
NET      "RLD2_A_DK_N[1]"  LOC = "AD33" ;
NET      "RLD2_A_DK_P[2]"  LOC = "AH38" ;
NET      "RLD2_A_DK_N[2]"  LOC = "AG38" ;
NET      "RLD2_A_DK_P[3]"  LOC = "AE33" ;
NET      "RLD2_A_DK_N[3]"  LOC = "AE32" ;
NET      "RLD2_A_QVLD[0]"  LOC = "AP30" ;
NET      "RLD2_A_QVLD[1]"  LOC = "AJ35" ;
NET 	 "RLD2_A_DQ<0>"    LOC = "AH29" ;
NET 	 "RLD2_A_DQ<1>"    LOC = "AH30" ;
NET 	 "RLD2_A_QK_N<0>"  LOC = "AR29" ;
NET 	 "RLD2_A_QK_P<0>"  LOC = "AR28" ;
NET 	 "RLD2_A_QK_N<1>"  LOC = "AU33" ;
NET 	 "RLD2_A_QK_P<1>"  LOC = "AU32" ;
NET      "RLD2_A_CS_N[1]"  LOC = "AR30" ;
NET 	 "RLD2_A_DQ<2>"    LOC = "AT32" ;
NET 	 "RLD2_A_DQ<3>"    LOC = "AR32" ;
NET 	 "RLD2_A_DQ<4>"    LOC = "AT29" ;
NET 	 "RLD2_A_DQ<5>"    LOC = "AN30" ;
NET 	 "RLD2_A_DQ<6>"    LOC = "AM29" ;
NET 	 "RLD2_A_DQ<7>"    LOC = "AV30" ;
NET 	 "RLD2_A_DQ<8>"    LOC = "AU29" ;
NET 	 "RLD2_A_DQ<9>"    LOC = "AL30" ;
NET 	 "RLD2_A_DQ<10>"   LOC = "AL29" ;
NET 	 "RLD2_A_DQ<11>"   LOC = "AU31" ;
NET 	 "RLD2_A_DQ<12>"   LOC = "AV31" ;
NET 	 "RLD2_A_DQ<13>"   LOC = "AT31" ;
NET 	 "RLD2_A_DQ<14>"   LOC = "AT30" ;
NET 	 "RLD2_A_DQ<15>"   LOC = "AP28" ;
NET 	 "RLD2_A_DQ<16>"   LOC = "AN28" ;
NET 	 "RLD2_A_DQ<17>"   LOC = "AJ30" ;
NET 	 "RLD2_A_DQ<18>"   LOC = "AH31" ;
NET 	 "RLD2_A_DQ<19>"   LOC = "AT25" ;
NET 	 "RLD2_A_DQ<20>"   LOC = "AT26" ;
NET 	 "RLD2_A_DQ<21>"   LOC = "AK29" ;
NET 	 "RLD2_A_DQ<22>"   LOC = "AV25" ;
NET 	 "RLD2_A_DQ<23>"   LOC = "AV26" ;
NET 	 "RLD2_A_DQ<24>"   LOC = "AT34" ;
NET 	 "RLD2_A_DQ<25>"   LOC = "AU34" ;
NET 	 "RLD2_A_DQ<26>"   LOC = "AT27" ;
NET 	 "RLD2_A_DQ<27>"   LOC = "AU27" ;
NET 	 "RLD2_A_DQ<28>"   LOC = "AR33" ;
NET 	 "RLD2_A_DQ<29>"   LOC = "AR34" ;
NET 	 "RLD2_A_DQ<30>"   LOC = "AN29" ;
NET 	 "RLD2_A_DQ<31>"   LOC = "AM28" ;
NET 	 "RLD2_A_DQ<32>"   LOC = "AK34" ;
NET 	 "RLD2_A_DQ<33>"   LOC = "AJ33" ;
NET 	 "RLD2_A_QK_N<2>"  LOC = "AH33" ;
NET 	 "RLD2_A_QK_P<2>"  LOC = "AH34" ;
NET 	 "RLD2_A_QK_N<3>"  LOC = "AP33" ;
NET 	 "RLD2_A_QK_P<3>"  LOC = "AP32" ;
NET 	 "RLD2_A_DQ<34>"   LOC = "AK33" ;
NET 	 "RLD2_A_DQ<35>"   LOC = "AK32" ;
NET 	 "RLD2_A_DQ<36>"   LOC = "AP37" ;
NET 	 "RLD2_A_DQ<37>"   LOC = "AP31" ;
NET 	 "RLD2_A_DQ<38>"   LOC = "AN31" ;
NET 	 "RLD2_A_DQ<39>"   LOC = "AN35" ;
NET 	 "RLD2_A_DQ<40>"   LOC = "AN36" ;
NET 	 "RLD2_A_DQ<41>"   LOC = "AM32" ;
NET 	 "RLD2_A_DQ<42>"   LOC = "AM31" ;
NET 	 "RLD2_A_DQ<43>"   LOC = "AM36" ;
NET 	 "RLD2_A_DQ<44>"   LOC = "AL35" ;
NET 	 "RLD2_A_DQ<45>"   LOC = "AL32" ;
NET 	 "RLD2_A_DQ<46>"   LOC = "AL31" ;
NET 	 "RLD2_A_DQ<47>"   LOC = "AU37" ;
NET 	 "RLD2_A_DQ<48>"   LOC = "AT36" ;
NET 	 "RLD2_A_DQ<49>"   LOC = "AU36" ;
NET 	 "RLD2_A_DQ<50>"   LOC = "AV36" ;
NET 	 "RLD2_A_DQ<51>"   LOC = "AJ32" ;
NET 	 "RLD2_A_DQ<52>"   LOC = "AJ31" ;
NET 	 "RLD2_A_DQ<53>"   LOC = "AR35" ;
NET 	 "RLD2_A_DQ<54>"   LOC = "AR37" ;
NET 	 "RLD2_A_DQ<55>"   LOC = "AT37" ;
NET 	 "RLD2_A_DQ<56>"   LOC = "AN34" ;
NET 	 "RLD2_A_DQ<57>"   LOC = "AM34" ;
NET 	 "RLD2_A_DQ<58>"   LOC = "AP35" ;
NET 	 "RLD2_A_DQ<59>"   LOC = "AP36" ;
NET 	 "RLD2_A_DQ<60>"   LOC = "AM33" ;
NET 	 "RLD2_A_DQ<61>"   LOC = "AN33" ;
NET 	 "RLD2_A_DQ<62>"   LOC = "AK35" ;
NET 	 "RLD2_A_DQ<63>"   LOC = "AL34" ;

# TIMING ###################################################################
NET "clk200"  TNM_NET = "Xsys_clk_in";
TIMESPEC "TS_sys_clk_in" = PERIOD "Xsys_clk_in" 5.00 ns HIGH 50 %; #200MHz
INST "amcversion/ml561_top0/main0/top0/data_path0/data_write0/wr_data*"
  TNM = "TNM_A_WRDATA";
INST "amcversion/ml561_top0/main0/top0/data_path0/data_write0/data_mask*"
  TNM = "TNM_A_WR_DM";
INST "amcversion/ml561_top0/main0/top0/iobs0/data_path_iobs0/*dq_bit_insts*.dq/dq_oddr*"
  TNM = "TNM_A_ODDRDQ";
INST "amcversion/ml561_top0/main0/top0/iobs0/data_path_iobs0/dm_virtex5_insts.dm_bit_insts[*].dm/dm_oddr*"
  TNM = "TNM_A_ODDRDM";
TIMESPEC "TS_A_WRFIFO_ODDRDQ" = FROM "TNM_A_WRDATA" TO "TNM_A_ODDRDQ" "TS_sys_clk_in";
TIMESPEC "TS_A_WRFIFO_ODDRDM" = FROM "TNM_A_WR_DM"  TO "TNM_A_ODDRDM" "TS_sys_clk_in";

INST "amcversion/ml561_top0/main0/top0/iobs0/data_path_iobs0/*dq_bit_insts*.dq/dq_iserdes*" TNM = "TNM_A_RDDATA";
INST "amcversion/ml561_top0/main0/top0/data_path0/*rd_data_rise_r1*" TNM = "TNM_A_RDDATA_LATCH";
#INST "i1_rldram_if/i1_rld_mem_interface_top/main0/top0/user_interface0*/ila_data*" TNM = "TNM_A_ILA";  
#INST "i1_rldram_if/i1_rld_mem_interface_top/main0/top0/user_interface0*/ila_data_i*" TNM = "TNM_A_ILA_I"; 

TIMESPEC "TS_A_WRFIFO_ODDRDQ" = FROM "TNM_A_WRDATA" TO "TNM_A_ODDRDQ" 2.5 ns;
TIMESPEC "TS_A_WRFIFO_ODDRDM" = FROM "TNM_A_WR_DM"  TO "TNM_A_ODDRDM" 2.5 ns;
TIMESPEC TS_READ1 = FROM "TNM_A_RDDATA" TO "TNM_A_RDDATA_LATCH" 2.5 ns;
#TIMESPEC TS_ILA = FROM "TNM_A_RDDATA" TO "TNM_A_ILA" 2.5 ns;
#TIMESPEC TS_ILA2 = FROM "TNM_A_ILA_I" TO "TNM_A_ILA" 1.25 ns;

INST "amcversion/ml561_top1/main0/top0/data_path0/data_write0/wr_data*"
  TNM = "TNM_B_WRDATA";
INST "amcversion/ml561_top1/main0/top0/data_path0/data_write0/data_mask*"
  TNM = "TNM_B_WR_DM";
INST "amcversion/ml561_top1/main0/top0/iobs0/data_path_iobs0/*dq_bit_insts*.dq/dq_oddr*"
  TNM = "TNM_B_ODDRDQ";
INST "amcversion/ml561_top1/main0/top0/iobs0/data_path_iobs0/dm_virtex5_insts.dm_bit_insts[*].dm/dm_oddr*"
  TNM = "TNM_B_ODDRDM";
TIMESPEC "TS_B_WRFIFO_ODDRDQ" = FROM "TNM_B_WRDATA" TO "TNM_B_ODDRDQ" "TS_sys_clk_in";
TIMESPEC "TS_B_WRFIFO_ODDRDM" = FROM "TNM_B_WR_DM"  TO "TNM_B_ODDRDM" "TS_sys_clk_in";


# IO STANDARDS ##############################################################
NET  "RLD2_A_DQ[*]"                                    IOSTANDARD = HSTL_II_DCI_18;
NET  "RLD2_A_QK_P[*]"                                  IOSTANDARD = DIFF_HSTL_II_DCI_18;
NET  "RLD2_A_QK_N[*]"                                  IOSTANDARD = DIFF_HSTL_II_DCI_18;
NET  "RLD2_A_A[*]"                                     IOSTANDARD = HSTL_II_18;
NET  "RLD2_A_BA[*]"                                    IOSTANDARD = HSTL_II_18;
NET  "RLD2_A_WE_N"                                     IOSTANDARD = HSTL_II_18;
NET  "RLD2_A_REF_N"                                    IOSTANDARD = HSTL_II_18;
NET  "RLD2_A_CS_N[*]"                                  IOSTANDARD = HSTL_II_18;
NET  "RLD2_A_QVLD[*]"                                  IOSTANDARD = HSTL_II_DCI_18;
NET  "RLD2_A_DK_P[*]"                                  IOSTANDARD = DIFF_HSTL_II_18;
NET  "RLD2_A_DK_N[*]"                                  IOSTANDARD = DIFF_HSTL_II_18;
NET  "RLD2_A_CK_P[*]"                                  IOSTANDARD = DIFF_HSTL_II_18;
NET  "RLD2_A_CK_N[*]"                                  IOSTANDARD = DIFF_HSTL_II_18;
NET  "RLD2_B_DQ[*]"                                    IOSTANDARD = HSTL_II_DCI_18;
NET  "RLD2_B_QK_P[*]"                                  IOSTANDARD = DIFF_HSTL_II_DCI_18;
NET  "RLD2_B_QK_N[*]"                                  IOSTANDARD = DIFF_HSTL_II_DCI_18;
NET  "RLD2_B_A[*]"                                     IOSTANDARD = HSTL_II_18;
NET  "RLD2_B_BA[*]"                                    IOSTANDARD = HSTL_II_18;
NET  "RLD2_B_WE_N"                                     IOSTANDARD = HSTL_II_18;
NET  "RLD2_B_REF_N"                                    IOSTANDARD = HSTL_II_18;
NET  "RLD2_B_CS_N[*]"                                  IOSTANDARD = HSTL_II_18;
NET  "RLD2_B_QVLD[*]"                                  IOSTANDARD = HSTL_II_DCI_18;
NET  "RLD2_B_DK_P[*]"                                  IOSTANDARD = DIFF_HSTL_II_18;
NET  "RLD2_B_DK_N[*]"                                  IOSTANDARD = DIFF_HSTL_II_18;
NET  "RLD2_B_CK_P[*]"                                  IOSTANDARD = DIFF_HSTL_II_18;
NET  "RLD2_B_CK_N[*]"                                  IOSTANDARD = DIFF_HSTL_II_18;


# IDELAYCTRLS ##############################################################
INST "amcversion/ml561_top1/main0/top0/data_path0/taplogic0/idelayctrl0" LOC = IDELAYCTRL_X2Y1;
INST "amcversion/ml561_top1/main0/top0/data_path0/taplogic0/idelayctrl1" LOC = IDELAYCTRL_X2Y2;
INST "amcversion/ml561_top0/main0/top0/data_path0/taplogic0/idelayctrl0" LOC = IDELAYCTRL_X0Y1;
INST "amcversion/ml561_top0/main0/top0/data_path0/taplogic0/idelayctrl1" LOC = IDELAYCTRL_X0Y2;