# Real-Time-Sobel-Edge-Detector-in-FPGA
Academic project within the discipline of Digital Systems using a Terasic Altera DE2 Development Board
