

================================================================
== Synthesis Summary Report of 'kernel_block_spmv'
================================================================
+ General Information: 
    * Date:           Tue Jan 30 19:02:32 2024
    * Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
    * Project:        spmv_hls
    * Solution:       solution (Vitis Kernel Flow Target)
    * Product family: virtexuplus
    * Target device:  xcu250-figd2104-2L-e
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +-----------------------------------------------+------+------+---------+-----------+----------+---------+--------+----------+----------+---------+-------------+------------+-----+
    |                    Modules                    | Issue|      | Latency |  Latency  | Iteration|         |  Trip  |          |          |         |             |            |     |
    |                    & Loops                    | Type | Slack| (cycles)|    (ns)   |  Latency | Interval|  Count | Pipelined|   BRAM   |   DSP   |      FF     |     LUT    | URAM|
    +-----------------------------------------------+------+------+---------+-----------+----------+---------+--------+----------+----------+---------+-------------+------------+-----+
    |+ kernel_block_spmv                            |     -|  0.00|   524367|  5.244e+06|         -|   524368|       -|        no|  18 (~0%)|  3 (~0%)|  17453 (~0%)|  25679 (1%)|    -|
    | + kernel_block_spmv_Pipeline_l_read_elements  |     -|  0.00|   262147|  2.621e+06|         -|   262147|       -|        no|         -|        -|   1058 (~0%)|   125 (~0%)|    -|
    |  o l_read_elements                            |     -|  7.30|   262145|  2.621e+06|         3|        1|  262144|       yes|         -|        -|            -|           -|    -|
    | + kernel_block_spmv_Pipeline_l_read_in        |     -|  0.00|      515|  5.150e+03|         -|      515|       -|        no|         -|        -|   1031 (~0%)|   113 (~0%)|    -|
    |  o l_read_in                                  |     -|  7.30|      513|  5.130e+03|         3|        1|     512|       yes|         -|        -|            -|           -|    -|
    | + kernel_block_spmv_Pipeline_l_read_out       |     -|  0.00|      515|  5.150e+03|         -|      515|       -|        no|         -|        -|   1031 (~0%)|   113 (~0%)|    -|
    |  o l_read_out                                 |     -|  7.30|      513|  5.130e+03|         3|        1|     512|       yes|         -|        -|            -|           -|    -|
    | + kernel_block_spmv_Pipeline_l_block_spmv     |     -|  0.81|   262146|  2.621e+06|         -|   262146|       -|        no|         -|  3 (~0%)|    129 (~0%)|   216 (~0%)|    -|
    |  o l_block_spmv                               |     -|  7.30|   262144|  2.621e+06|         2|        1|  262144|       yes|         -|        -|            -|           -|    -|
    +-----------------------------------------------+------+------+---------+-----------+----------+---------+--------+----------+----------+---------+-------------+------------+-----+


================================================================
== HW Interfaces
================================================================
* M_AXI
+-------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+
| Interface   | Data Width | Address Width | Latency | Offset | Register | Max Widen | Max Read     | Max Write    | Num Read    | Num Write   |
|             | (SW->HW)   |               |         |        |          | Bitwidth  | Burst Length | Burst Length | Outstanding | Outstanding |
+-------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+
| m_axi_gmem1 | 32 -> 512  | 64            | 64      | slave  | 0        | 512       | 16           | 16           | 16          | 16          |
| m_axi_gmem2 | 32 -> 512  | 64            | 64      | slave  | 0        | 512       | 16           | 16           | 16          | 16          |
| m_axi_gmem3 | 32 -> 512  | 64            | 64      | slave  | 0        | 512       | 16           | 16           | 16          | 16          |
+-------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+

* S_AXILITE Interfaces
+---------------+------------+---------------+--------+----------+
| Interface     | Data Width | Address Width | Offset | Register |
+---------------+------------+---------------+--------+----------+
| s_axi_control | 32         | 6             | 16     | 0        |
+---------------+------------+---------------+--------+----------+

* S_AXILITE Registers
+---------------+------------+--------+-------+--------+----------------------------------+------------------------------------------------------------------------------------+
| Interface     | Register   | Offset | Width | Access | Description                      | Bit Fields                                                                         |
+---------------+------------+--------+-------+--------+----------------------------------+------------------------------------------------------------------------------------+
| s_axi_control | CTRL       | 0x00   | 32    | RW     | Control signals                  | 0=AP_START 1=AP_DONE 2=AP_IDLE 3=AP_READY 4=AP_CONTINUE 7=AUTO_RESTART 9=INTERRUPT |
| s_axi_control | GIER       | 0x04   | 32    | RW     | Global Interrupt Enable Register | 0=Enable                                                                           |
| s_axi_control | IP_IER     | 0x08   | 32    | RW     | IP Interrupt Enable Register     | 0=CHAN0_INT_EN 1=CHAN1_INT_EN                                                      |
| s_axi_control | IP_ISR     | 0x0c   | 32    | RW     | IP Interrupt Status Register     | 0=CHAN0_INT_ST 1=CHAN1_INT_ST                                                      |
| s_axi_control | Elements_1 | 0x10   | 32    | W      | Data signal of Elements          |                                                                                    |
| s_axi_control | Elements_2 | 0x14   | 32    | W      | Data signal of Elements          |                                                                                    |
| s_axi_control | In_r_1     | 0x1c   | 32    | W      | Data signal of In_r              |                                                                                    |
| s_axi_control | In_r_2     | 0x20   | 32    | W      | Data signal of In_r              |                                                                                    |
| s_axi_control | Out_r_1    | 0x28   | 32    | W      | Data signal of Out_r             |                                                                                    |
| s_axi_control | Out_r_2    | 0x2c   | 32    | W      | Data signal of Out_r             |                                                                                    |
+---------------+------------+--------+-------+--------+----------------------------------+------------------------------------------------------------------------------------+

* TOP LEVEL CONTROL
+-----------+---------------+-----------+
| Interface | Type          | Ports     |
+-----------+---------------+-----------+
| ap_clk    | clock         | ap_clk    |
| ap_rst_n  | reset         | ap_rst_n  |
| interrupt | interrupt     | interrupt |
| ap_ctrl   | ap_ctrl_chain |           |
+-----------+---------------+-----------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------+-----------+----------+
| Argument | Direction | Datatype |
+----------+-----------+----------+
| Elements | in        | int*     |
| In       | in        | int*     |
| Out      | in        | int*     |
+----------+-----------+----------+

* SW-to-HW Mapping
+----------+---------------+-----------+----------+--------------------------------------+
| Argument | HW Interface  | HW Type   | HW Usage | HW Info                              |
+----------+---------------+-----------+----------+--------------------------------------+
| Elements | m_axi_gmem1   | interface |          |                                      |
| Elements | s_axi_control | register  | offset   | name=Elements_1 offset=0x10 range=32 |
| Elements | s_axi_control | register  | offset   | name=Elements_2 offset=0x14 range=32 |
| In       | m_axi_gmem2   | interface |          |                                      |
| In       | s_axi_control | interface | offset   |                                      |
| Out      | m_axi_gmem3   | interface |          |                                      |
| Out      | s_axi_control | interface | offset   |                                      |
+----------+---------------+-----------+----------+--------------------------------------+


================================================================
== M_AXI Burst Information
================================================================
 Note: All burst requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings.

* Inferred Burst Summary
+--------------+-----------+--------+-------+-------------------------+
| HW Interface | Direction | Length | Width | Location                |
+--------------+-----------+--------+-------+-------------------------+
| m_axi_gmem1  | read      | 16384  | 512   | ../code/kernel.cpp:85:5 |
| m_axi_gmem2  | read      | 32     | 512   | ../code/kernel.cpp:90:5 |
| m_axi_gmem3  | read      | 32     | 512   | ../code/kernel.cpp:95:5 |
+--------------+-----------+--------+-------+-------------------------+


================================================================
== Bind Op Report
================================================================
+-----------------------------------------------+-----+--------+-----------+-----+--------+---------+
| Name                                          | DSP | Pragma | Variable  | Op  | Impl   | Latency |
+-----------------------------------------------+-----+--------+-----------+-----+--------+---------+
| + kernel_block_spmv                           | 3   |        |           |     |        |         |
|  + kernel_block_spmv_Pipeline_l_read_elements | 0   |        |           |     |        |         |
|    add_ln85_fu_126_p2                         | -   |        | add_ln85  | add | fabric | 0       |
|  + kernel_block_spmv_Pipeline_l_read_in       | 0   |        |           |     |        |         |
|    add_ln90_fu_126_p2                         | -   |        | add_ln90  | add | fabric | 0       |
|  + kernel_block_spmv_Pipeline_l_read_out      | 0   |        |           |     |        |         |
|    add_ln95_fu_126_p2                         | -   |        | add_ln95  | add | fabric | 0       |
|  + kernel_block_spmv_Pipeline_l_block_spmv    | 3   |        |           |     |        |         |
|    add_ln99_fu_119_p2                         | -   |        | add_ln99  | add | fabric | 0       |
|    mul_32s_32s_32_1_1_U10                     | 3   |        | mul_ln103 | mul | auto   | 0       |
|    add_ln103_fu_189_p2                        | -   |        | add_ln103 | add | fabric | 0       |
+-----------------------------------------------+-----+--------+-----------+-----+--------+---------+


================================================================
== Bind Storage Report
================================================================
+---------------------+------+------+--------+----------------+---------+------+---------+
| Name                | BRAM | URAM | Pragma | Variable       | Storage | Impl | Latency |
+---------------------+------+------+--------+----------------+---------+------+---------+
| + kernel_block_spmv | 18   | 0    |        |                |         |      |         |
|   ElementsBuffer_U  | 16   | -    |        | ElementsBuffer | ram_1p  | auto | 1       |
|   InBuffer_U        | 1    | -    |        | InBuffer       | ram_1p  | auto | 1       |
|   OutBuffer_U       | 1    | -    |        | OutBuffer      | ram_s2p | auto | 1       |
+---------------------+------+------+--------+----------------+---------+------+---------+


================================================================
== Pragma Report
================================================================
* Valid Pragma Syntax
+-----------+-----------------------------------------------------+--------------------------------------------+
| Type      | Options                                             | Location                                   |
+-----------+-----------------------------------------------------+--------------------------------------------+
| interface | m_axi port = Elements bundle = gmem1 offset = slave | ../code/kernel.cpp:74 in kernel_block_spmv |
| interface | m_axi port = In bundle = gmem2 offset = slave       | ../code/kernel.cpp:75 in kernel_block_spmv |
| interface | m_axi port = Out bundle = gmem3 offset = slave      | ../code/kernel.cpp:76 in kernel_block_spmv |
| interface | s_axilite port = Elements                           | ../code/kernel.cpp:78 in kernel_block_spmv |
| interface | s_axilite port = In                                 | ../code/kernel.cpp:79 in kernel_block_spmv |
| interface | s_axilite port = Out                                | ../code/kernel.cpp:80 in kernel_block_spmv |
| interface | s_axilite port = return                             | ../code/kernel.cpp:81 in kernel_block_spmv |
+-----------+-----------------------------------------------------+--------------------------------------------+


