Running: D:\Software\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o D:/ISE/Exp07-MUX/MUX8T1_32_MUX8T1_32_sch_tb_isim_beh.exe -prj D:/ISE/Exp07-MUX/MUX8T1_32_MUX8T1_32_sch_tb_beh.prj work.MUX8T1_32_MUX8T1_32_sch_tb work.glbl 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Analyzing Verilog file "D:/ISE/Exp07-MUX/MUX441.vf" into library work
Analyzing Verilog file "D:/ISE/Exp07-MUX/MUX8T1.vf" into library work
Analyzing Verilog file "D:/ISE/Exp07-MUX/MUX8T1_32.vf" into library work
Analyzing Verilog file "D:/ISE/Exp07-MUX/Code/MUN8T1_32_test.v" into library work
Analyzing Verilog file "D:/Software/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
WARNING:HDLCompiler:189 - "D:/ISE/Exp07-MUX/Code/MUN8T1_32_test.v" Line 34: Size mismatch in connection of port <o>. Formal port size is 32-bit while actual signal size is 1-bit.
Completed static elaboration
Compiling module INV
Compiling module AND2
Compiling module OR4
Compiling module MUX441_MUSER_MUX8T1_32
Compiling module OR2
Compiling module MUX8T1_MUSER_MUX8T1_32
Compiling module MUX8T1_32
Compiling module MUX8T1_32_MUX8T1_32_sch_tb
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 2 sub-compilation(s) to finish...
Compiled 9 Verilog Units
Built simulation executable D:/ISE/Exp07-MUX/MUX8T1_32_MUX8T1_32_sch_tb_isim_beh.exe
Fuse Memory Usage: 27980 KB
Fuse CPU Usage: 530 ms
