set ::env(DESIGN_NAME) alu_top
set ::env(VERILOG_FILES) "\
    $::env(DESIGN_DIR)/alu.v \
    $::env(DESIGN_DIR)/alu_top.v"
