

================================================================
== Vitis HLS Report for 'STDCpt_2048_3_double_Pipeline_VITIS_LOOP_72_1'
================================================================
* Date:           Thu Jul  6 01:41:43 2023

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:47:39 MDT 2021)
* Project:        top_graph_top_rfi_C
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.244 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     2050|     2050|  20.500 us|  20.500 us|  2050|  2050|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_72_1  |     2048|     2048|         1|          1|          1|  2048|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 1
  Pipeline-0 : II = 1, D = 1, States = { 1 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.24>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 4 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%mul1_i_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %mul1_i"   --->   Operation 5 'read' 'mul1_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%mul_i_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %mul_i"   --->   Operation 6 'read' 'mul_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (1.58ns)   --->   "%store_ln0 = store i12 0, i12 %i"   --->   Operation 7 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 8 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%i_5 = load i12 %i" [../include/stdCpt.hpp:72]   --->   Operation 9 'load' 'i_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 10 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (1.99ns)   --->   "%icmp_ln72 = icmp_eq  i12 %i_5, i12 2048" [../include/stdCpt.hpp:72]   --->   Operation 11 'icmp' 'icmp_ln72' <Predicate = true> <Delay = 1.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 2048, i64 2048, i64 2048"   --->   Operation 12 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (1.54ns)   --->   "%add_ln72 = add i12 %i_5, i12 1" [../include/stdCpt.hpp:72]   --->   Operation 13 'add' 'add_ln72' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%br_ln72 = br i1 %icmp_ln72, void %.split2.i, void %.preheader.i.preheader.exitStub" [../include/stdCpt.hpp:72]   --->   Operation 14 'br' 'br_ln72' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%i_9_cast_i = zext i12 %i_5" [../include/stdCpt.hpp:72]   --->   Operation 15 'zext' 'i_9_cast_i' <Predicate = (!icmp_ln72)> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specloopname_ln72 = specloopname void @_ssdm_op_SpecLoopName, void @empty_17" [../include/stdCpt.hpp:72]   --->   Operation 16 'specloopname' 'specloopname_ln72' <Predicate = (!icmp_ln72)> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%RRo_addr = getelementptr i64 %RRo, i64 0, i64 %i_9_cast_i" [../include/stdCpt.hpp:73]   --->   Operation 17 'getelementptr' 'RRo_addr' <Predicate = (!icmp_ln72)> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (3.25ns)   --->   "%store_ln73 = store i64 %mul_i_read, i11 %RRo_addr" [../include/stdCpt.hpp:73]   --->   Operation 18 'store' 'store_ln73' <Predicate = (!icmp_ln72)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 2048> <RAM>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%RIo_addr = getelementptr i64 %RIo, i64 0, i64 %i_9_cast_i" [../include/stdCpt.hpp:74]   --->   Operation 19 'getelementptr' 'RIo_addr' <Predicate = (!icmp_ln72)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (3.25ns)   --->   "%store_ln74 = store i64 %mul1_i_read, i11 %RIo_addr" [../include/stdCpt.hpp:74]   --->   Operation 20 'store' 'store_ln74' <Predicate = (!icmp_ln72)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 2048> <RAM>
ST_1 : Operation 21 [1/1] (1.58ns)   --->   "%store_ln72 = store i12 %add_ln72, i12 %i" [../include/stdCpt.hpp:72]   --->   Operation 21 'store' 'store_ln72' <Predicate = (!icmp_ln72)> <Delay = 1.58>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 22 'br' 'br_ln0' <Predicate = (!icmp_ln72)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 23 'ret' 'ret_ln0' <Predicate = (icmp_ln72)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ RRo]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ mul_i]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ RIo]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ mul1_i]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i                 (alloca           ) [ 01]
mul1_i_read       (read             ) [ 00]
mul_i_read        (read             ) [ 00]
store_ln0         (store            ) [ 00]
br_ln0            (br               ) [ 00]
i_5               (load             ) [ 00]
specpipeline_ln0  (specpipeline     ) [ 00]
icmp_ln72         (icmp             ) [ 01]
empty             (speclooptripcount) [ 00]
add_ln72          (add              ) [ 00]
br_ln72           (br               ) [ 00]
i_9_cast_i        (zext             ) [ 00]
specloopname_ln72 (specloopname     ) [ 00]
RRo_addr          (getelementptr    ) [ 00]
store_ln73        (store            ) [ 00]
RIo_addr          (getelementptr    ) [ 00]
store_ln74        (store            ) [ 00]
store_ln72        (store            ) [ 00]
br_ln0            (br               ) [ 00]
ret_ln0           (ret              ) [ 00]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="RRo">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="RRo"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="mul_i">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mul_i"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="RIo">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="RIo"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="mul1_i">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mul1_i"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.double"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_17"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1004" name="i_fu_36">
<pin_list>
<pin id="37" dir="0" index="0" bw="1" slack="0"/>
<pin id="38" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="40" class="1004" name="mul1_i_read_read_fu_40">
<pin_list>
<pin id="41" dir="0" index="0" bw="64" slack="0"/>
<pin id="42" dir="0" index="1" bw="64" slack="0"/>
<pin id="43" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="mul1_i_read/1 "/>
</bind>
</comp>

<comp id="46" class="1004" name="mul_i_read_read_fu_46">
<pin_list>
<pin id="47" dir="0" index="0" bw="64" slack="0"/>
<pin id="48" dir="0" index="1" bw="64" slack="0"/>
<pin id="49" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="mul_i_read/1 "/>
</bind>
</comp>

<comp id="52" class="1004" name="RRo_addr_gep_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="64" slack="0"/>
<pin id="54" dir="0" index="1" bw="1" slack="0"/>
<pin id="55" dir="0" index="2" bw="12" slack="0"/>
<pin id="56" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="RRo_addr/1 "/>
</bind>
</comp>

<comp id="59" class="1004" name="store_ln73_access_fu_59">
<pin_list>
<pin id="60" dir="0" index="0" bw="11" slack="0"/>
<pin id="61" dir="0" index="1" bw="64" slack="0"/>
<pin id="62" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="63" dir="1" index="3" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln73/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="RIo_addr_gep_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="64" slack="0"/>
<pin id="68" dir="0" index="1" bw="1" slack="0"/>
<pin id="69" dir="0" index="2" bw="12" slack="0"/>
<pin id="70" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="RIo_addr/1 "/>
</bind>
</comp>

<comp id="73" class="1004" name="store_ln74_access_fu_73">
<pin_list>
<pin id="74" dir="0" index="0" bw="11" slack="0"/>
<pin id="75" dir="0" index="1" bw="64" slack="0"/>
<pin id="76" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="77" dir="1" index="3" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln74/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="store_ln0_store_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="1" slack="0"/>
<pin id="82" dir="0" index="1" bw="12" slack="0"/>
<pin id="83" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="85" class="1004" name="i_5_load_fu_85">
<pin_list>
<pin id="86" dir="0" index="0" bw="12" slack="0"/>
<pin id="87" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_5/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="icmp_ln72_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="12" slack="0"/>
<pin id="90" dir="0" index="1" bw="12" slack="0"/>
<pin id="91" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln72/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="add_ln72_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="12" slack="0"/>
<pin id="96" dir="0" index="1" bw="1" slack="0"/>
<pin id="97" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln72/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="i_9_cast_i_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="12" slack="0"/>
<pin id="102" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i_9_cast_i/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="store_ln72_store_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="12" slack="0"/>
<pin id="108" dir="0" index="1" bw="12" slack="0"/>
<pin id="109" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln72/1 "/>
</bind>
</comp>

<comp id="111" class="1005" name="i_reg_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="12" slack="0"/>
<pin id="113" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="39"><net_src comp="8" pin="0"/><net_sink comp="36" pin=0"/></net>

<net id="44"><net_src comp="10" pin="0"/><net_sink comp="40" pin=0"/></net>

<net id="45"><net_src comp="6" pin="0"/><net_sink comp="40" pin=1"/></net>

<net id="50"><net_src comp="10" pin="0"/><net_sink comp="46" pin=0"/></net>

<net id="51"><net_src comp="2" pin="0"/><net_sink comp="46" pin=1"/></net>

<net id="57"><net_src comp="0" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="58"><net_src comp="34" pin="0"/><net_sink comp="52" pin=1"/></net>

<net id="64"><net_src comp="46" pin="2"/><net_sink comp="59" pin=1"/></net>

<net id="65"><net_src comp="52" pin="3"/><net_sink comp="59" pin=0"/></net>

<net id="71"><net_src comp="4" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="72"><net_src comp="34" pin="0"/><net_sink comp="66" pin=1"/></net>

<net id="78"><net_src comp="40" pin="2"/><net_sink comp="73" pin=1"/></net>

<net id="79"><net_src comp="66" pin="3"/><net_sink comp="73" pin=0"/></net>

<net id="84"><net_src comp="12" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="92"><net_src comp="85" pin="1"/><net_sink comp="88" pin=0"/></net>

<net id="93"><net_src comp="22" pin="0"/><net_sink comp="88" pin=1"/></net>

<net id="98"><net_src comp="85" pin="1"/><net_sink comp="94" pin=0"/></net>

<net id="99"><net_src comp="28" pin="0"/><net_sink comp="94" pin=1"/></net>

<net id="103"><net_src comp="85" pin="1"/><net_sink comp="100" pin=0"/></net>

<net id="104"><net_src comp="100" pin="1"/><net_sink comp="52" pin=2"/></net>

<net id="105"><net_src comp="100" pin="1"/><net_sink comp="66" pin=2"/></net>

<net id="110"><net_src comp="94" pin="2"/><net_sink comp="106" pin=0"/></net>

<net id="114"><net_src comp="36" pin="1"/><net_sink comp="111" pin=0"/></net>

<net id="115"><net_src comp="111" pin="1"/><net_sink comp="80" pin=1"/></net>

<net id="116"><net_src comp="111" pin="1"/><net_sink comp="85" pin=0"/></net>

<net id="117"><net_src comp="111" pin="1"/><net_sink comp="106" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: RRo | {1 }
	Port: RIo | {1 }
 - Input state : 
	Port: STDCpt<2048, 3, double>_Pipeline_VITIS_LOOP_72_1 : mul_i | {1 }
	Port: STDCpt<2048, 3, double>_Pipeline_VITIS_LOOP_72_1 : mul1_i | {1 }
  - Chain level:
	State 1
		store_ln0 : 1
		i_5 : 1
		icmp_ln72 : 2
		add_ln72 : 2
		br_ln72 : 3
		i_9_cast_i : 2
		RRo_addr : 3
		store_ln73 : 4
		RIo_addr : 3
		store_ln74 : 4
		store_ln72 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------|---------|---------|
| Operation|     Functional Unit    |    FF   |   LUT   |
|----------|------------------------|---------|---------|
|   icmp   |     icmp_ln72_fu_88    |    0    |    12   |
|----------|------------------------|---------|---------|
|    add   |     add_ln72_fu_94     |    0    |    12   |
|----------|------------------------|---------|---------|
|   read   | mul1_i_read_read_fu_40 |    0    |    0    |
|          |  mul_i_read_read_fu_46 |    0    |    0    |
|----------|------------------------|---------|---------|
|   zext   |    i_9_cast_i_fu_100   |    0    |    0    |
|----------|------------------------|---------|---------|
|   Total  |                        |    0    |    24   |
|----------|------------------------|---------|---------|

Memories:
N/A

* Register list:
+---------+--------+
|         |   FF   |
+---------+--------+
|i_reg_111|   12   |
+---------+--------+
|  Total  |   12   |
+---------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   24   |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   12   |    -   |
+-----------+--------+--------+
|   Total   |   12   |   24   |
+-----------+--------+--------+
