// Seed: 726396869
module module_0 (
    output tri1 id_0,
    input uwire id_1,
    input tri1 id_2,
    input tri0 id_3,
    output supply0 id_4,
    input tri id_5
);
  integer id_7;
  wire id_8;
  wire id_9;
endmodule
module module_1 (
    output supply1 id_0,
    input wire id_1,
    output tri1 id_2,
    input tri id_3,
    output supply1 id_4,
    output wor id_5,
    input tri1 id_6,
    output wor id_7,
    output uwire id_8,
    output wire id_9,
    output wire id_10
);
  wire id_12;
  wire id_13;
  wire id_14;
  module_0(
      id_8, id_1, id_6, id_3, id_5, id_6
  );
  assign id_2 = id_6;
  wand id_15 = 1;
endmodule
