#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Mon Jun 24 15:09:14 2019
# Process ID: 1360
# Current directory: C:/Users/jxlee/Desktop/工程文件/lab4/lab0402
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent2828 C:\Users\jxlee\Desktop\工程文件\lab4\lab0402\lab0402.xpr
# Log file: C:/Users/jxlee/Desktop/工程文件/lab4/lab0402/vivado.log
# Journal file: C:/Users/jxlee/Desktop/工程文件/lab4/lab0402\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/jxlee/Desktop/工程文件/lab4/lab0402/lab0402.xpr
INFO: [Project 1-313] Project file moved from 'E:/lab0402' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/vivado/Vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:14 ; elapsed = 00:00:06 . Memory (MB): peak = 662.004 ; gain = 68.773
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/jxlee/Desktop/工程文件/lab4/lab0402/lab0402.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'dataMemory_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/jxlee/Desktop/工程文件/lab4/lab0402/lab0402.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj dataMemory_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jxlee/Desktop/工程文件/lab4/lab0402/lab0402.srcs/sources_1/new/dataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jxlee/Desktop/工程文件/lab4/lab0402/lab0402.srcs/sim_1/new/dataMemory_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataMemory_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jxlee/Desktop/工程文件/lab4/lab0402/lab0402.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/jxlee/Desktop/工程文件/lab4/lab0402/lab0402.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 1aea03af153047f8835b3a270c9beb1d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot dataMemory_tb_behav xil_defaultlib.dataMemory_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.dataMemory
Compiling module xil_defaultlib.dataMemory_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot dataMemory_tb_behav

****** Webtalk v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source C:/Users/jxlee/Desktop/工程文件/lab4/lab0402/lab0402.sim/sim_1/behav/xsim/xsim.dir/dataMemory_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/jxlee/Desktop/工程文件/lab4/lab0402/lab0402.sim/sim_1/behav/xsim/xsim.dir/dataMemory_tb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Mon Jun 24 15:32:01 2019. For additional details about this file, please refer to the WebTalk help file at D:/vivado/Vivado/2018.3/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Mon Jun 24 15:32:01 2019...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 693.055 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '9' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/jxlee/Desktop/工程文件/lab4/lab0402/lab0402.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "dataMemory_tb_behav -key {Behavioral:sim_1:Functional:dataMemory_tb} -tclbatch {dataMemory_tb.tcl} -view {C:/Users/jxlee/Desktop/工程文件/lab4/lab0402/dataMemory_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config C:/Users/jxlee/Desktop/工程文件/lab4/lab0402/dataMemory_tb_behav.wcfg
source dataMemory_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'dataMemory_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:10 ; elapsed = 00:00:15 . Memory (MB): peak = 723.113 ; gain = 30.059
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 729.586 ; gain = 6.473
exit
INFO: [Common 17-206] Exiting Vivado at Mon Jun 24 15:34:29 2019...
