#include "defines.h"
#include "globals.h"
#include "Log.h"
#include "FPGA/FPGATypes.h"
#include "Hardware/CPU.h"
#include "Hardware/FSMC.h"
#include "Hardware/Timer.h"
#include "Hardware/Hardware.h"



static volatile bool transferComplete = true;



void CPU::RAM::WriteRead_Sinch2(void *src_, void *dest_, int numBytes)
{
    uint16 *src = (uint16 *)src_;
    uint16 *end = src + numBytes / 2;
    uint16 *dest = (uint16 *)dest_;

    FSMC::SetMode(ModeFSMC_RAM);

    while (src < end)
    {
        *dest++ = *src++;
    }

    FSMC::RestoreMode();
}



void CPU::RAM::WriteRead_Sinch4(void *src_, void *dest_, int numBytes)
{
    uint16 *src = (uint16 *)src_;
    uint16 *end = src + numBytes / 2;
    uint16 *dest = (uint16 *)dest_;

    FSMC::SetMode(ModeFSMC_RAM);

    while (src < end)
    {
        *dest++ = *src++;
        *dest++ = *src++;
    }

    FSMC::RestoreMode();
}



void CPU::RAM::WriteRead_Sinch8(void *src_, void *dest_, int numBytes)
{
    uint16 *src = (uint16 *)src_;
    uint16 *end = src + numBytes / 2;
    uint16 *dest = (uint16 *)dest_;

    FSMC::SetMode(ModeFSMC_RAM);

    while (src < end)
    {
        *dest++ = *src++;
        *dest++ = *src++;
        *dest++ = *src++;
        *dest++ = *src++;
    }

    FSMC::RestoreMode();
}



void CPU::RAM::MemCpy16(void *src_, void *dest_, int numBytes)
{
    FSMC_SET_MODE(ModeFSMC_RAM);

    uint16 *src = (uint16 *)src_;
    uint16 *dest = (uint16 *)dest_;
    uint16 *end = src + numBytes / 2;

    while (src < end)
    {
        *dest++ = *src++;
        *dest++ = *src++;
        *dest++ = *src++;
        *dest++ = *src++;
        *dest++ = *src++;
        *dest++ = *src++;
        *dest++ = *src++;
        *dest++ = *src++;
    }

    FSMC_RESTORE_MODE();
}



void CPU::RAM::ReadBuffer1(void *src, void *dest, int numBytes)
{
    uint16 *addrRAM = (uint16 *)src;
    uint16 *addrDest = (uint16 *)dest;

    if ((uint)addrRAM & 0x1)
    {
        uint8 data = ReadByte(src);
        *((uint8 *)dest) = data;
        numBytes--;
        addrRAM = (uint16 *)(((uint8 *)src) + 1);
        addrDest = (uint16 *)(((uint8 *)dest) + 1);
    }

    int numHalfWords = numBytes / 2;

    for (int i = 0; i < numHalfWords; i++)
    {
        *addrDest++ = *addrRAM++;
    }

    if (numBytes & 0x1)
    {
        uint8 data = ReadByte(src);
        *((uint8 *)dest) = data;
    }
}



void CPU::RAM::WriteRead_Asinch(uint16 *src, uint16 *dest, int numHalfWords)
{
    WaitWriteReadComplete();

    transferComplete = false;

    HAL_DMA_Start_IT(&handleDMA_RAM, (uint)src, (uint)dest, (uint)numHalfWords * 2);

    WaitWriteReadComplete();
}



void CPU::RAM::MemSet_Sinch(uint8 *dest, uint8 value_, int numBytes)
{
    uint16 value = (uint16)((value_ << 8) | value_);
    
    uint16 *address = (uint16 *)dest;
    for (int i = 0; i < numBytes / 2; i++)
    {
        *address++ = value;
    }
}



bool CPU::RAM::WriteReadComplete()
{
    return transferComplete;
}



void CPU::RAM::WaitWriteReadComplete()
{
    while (!transferComplete) {};
}



static void TransferComplete(DMA_HandleTypeDef *)
{
    transferComplete = true;
}


static void TransferError(DMA_HandleTypeDef *)
{
    ERROR_HANDLER();
}


void CPU::RAM::Init()
{
    __HAL_RCC_DMA2_CLK_ENABLE();

    handleDMA_RAM.XferCpltCallback = TransferComplete;
    handleDMA_RAM.XferErrorCallback = TransferError;

    HAL_DMA_DeInit(&handleDMA_RAM);

    if (HAL_DMA_Init(&handleDMA_RAM) != HAL_OK)
    {
        ERROR_HANDLER();
    }

    HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, PRIORITY_RAM_DMA2_STREAM0);
    HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);

}



void CPU::RAM::WriteByte(void *dest, uint8 value)
{
    if ((int)dest & 0x1)
    {
        uint16 *addr = (uint16 *)((uint)dest & 0xfffffffe);
        *addr = (uint16)((value << 8) + (uint8)(*addr));
    }
    else
    {
        uint16 *addr = (uint16 *)dest;      
        *addr = (uint16)(((*addr) & 0xff00) + value);
    }
}



void CPU::RAM::WriteWord(void *dest, uint value)
{
    uint16 *addr = (uint16 *)((int)dest);
    *addr = (uint16)value;
    *(addr + 1) = (uint16)(value >> 16);
}



void CPU::RAM::MemShiftLeft(uint8 *address, int numBytes, int shift)
{
    uint16 *addr = (uint16 *)address;
    int counter = numBytes / 2;
    int s = shift / 2;

    for (int i = 0; i < counter; i++)
    {
        *(addr - s) = *(addr);
        addr++;
    }
}



uint8 CPU::RAM::ReadByte(void *src)
{
    uint16 *addr = 0;
    bool odd = (int)src & 0x1;

    if(odd)
    {
        addr = (uint16 *)((uint)src & 0xfffffffe);
    }
    else
    {
        addr = (uint16 *)src;
    }

    uint16 value = *addr;

    if(odd)
    {
        value = (uint16)(value >> 8);
    }

    return (uint8)value;
}



uint CPU::RAM::ReadWord(void *src)
{
    uint16 *addr0 = (uint16 *)((int)src);
    uint16 *addr1 = addr0 + 1;

    return (uint)((*addr0) + ((*addr1) << 16));
}



void CPU::RAM::MemClear(void *address_, int numHalfWords)
{
    FSMC_SET_MODE(ModeFSMC_RAM);
    
    uint16 *address = (uint16 *)address_;

    for (int i = 0; i < numHalfWords; i++)
    {
        address[i] = 0;
    }
    
    FSMC_RESTORE_MODE();
}



uint8 *RAM8(Address address)
{                                                                                           // битность,  пам€ть, всего
                                                                                            //    шт        кЅ
#define RAM_FPGA_DATA_A             (ADDR_RAM)                                              //    8 
#define RAM_FPGA_DATA_B             ((RAM_FPGA_DATA_A)          + (FPGA_MAX_POINTS))        //    8 
#define RAM_DS_DATA_IMPORT_REL_A    ((RAM_FPGA_DATA_B)          + (FPGA_MAX_POINTS))        //    8 
#define RAM_DS_DATA_IMPORT_REL_B    ((RAM_DS_DATA_IMPORT_REL_A) + (FPGA_MAX_POINTS))        //    8 
#define RAM_DS_AVE_DATA_A           ((RAM_DS_DATA_IMPORT_REL_B) + (FPGA_MAX_POINTS))        //    32
#define RAM_DS_AVE_DATA_B           ((RAM_DS_AVE_DATA_A)        + (FPGA_MAX_POINTS) * 4)    //    32
#define RAM_DS_SUM_A                ((RAM_DS_AVE_DATA_B)        + (FPGA_MAX_POINTS) * 4)    //    32
#define RAM_DS_SUM_B                ((RAM_DS_SUM_A)             + (FPGA_MAX_POINTS) * 4)    //    32
#define RAM_DS_LIMIT_UP_A           ((RAM_DS_SUM_B)             + (FPGA_MAX_POINTS) * 4)    //    8 
#define RAM_DS_LIMIT_UP_B           ((RAM_DS_LIMIT_UP_A)        + (FPGA_MAX_POINTS))        //    8 
#define RAM_DS_LIMIT_DOWN_A         ((RAM_DS_LIMIT_UP_B)        + (FPGA_MAX_POINTS))        //    8 
#define RAM_DS_LIMIT_DOWN_B         ((RAM_DS_LIMIT_DOWN_A)      + (FPGA_MAX_POINTS))        //    8 
#define RAM_DS_P2P_FRAME            ((RAM_DS_LIMIT_DOWN_B)      + (FPGA_MAX_POINTS) * 2)    //
#define RAM_DRAW_MATH_DATA_REL_A    ((RAM_DS_P2P_FRAME  )       + (FPGA_MAX_POINTS))        //    32
#define RAM_DRAW_MATH_DATA_REL_B    ((RAM_DRAW_MATH_DATA_REL_A) + (FPGA_MAX_POINTS) * 4)    //    32
#define RAM_DS_POOL_BEGIN           ((RAM_DRAW_MATH_DATA_REL_B) + (FPGA_MAX_POINTS) * 4)    //
#define RAM_DS_POOL_END             ((ADDR_RAM)                 + (1024 * 1024))

    static const uint8 *addresses[] =
    {
        RAM_FPGA_DATA_A,
        RAM_FPGA_DATA_B,

        RAM_DS_DATA_IMPORT_REL_A,
        RAM_DS_DATA_IMPORT_REL_B,
        RAM_DS_AVE_DATA_A,
        RAM_DS_AVE_DATA_B,
        RAM_DS_SUM_A,
        RAM_DS_SUM_B,
        RAM_DS_LIMIT_UP_A,
        RAM_DS_LIMIT_UP_B,
        RAM_DS_LIMIT_DOWN_A,
        RAM_DS_LIMIT_DOWN_B,

        RAM_DS_P2P_FRAME,

        RAM_DRAW_MATH_DATA_REL_A,
        RAM_DRAW_MATH_DATA_REL_B,

        RAM_DS_POOL_BEGIN,
        RAM_DS_POOL_END
    };
 
    return (uint8 *)addresses[address];
}


uint16 *RAM16(Address address)
{
    return (uint16 *)RAM8(address);
}
