Release 9.2i par J.36
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.

fmc-laptop::  Thu Feb 25 19:53:25 2010

par -w -intstyle ise -ol high -xe n -t 1 -n 3 ProcesseurAndCo_map.ncd
/home/k4user/poly-imag/archi2/projet/ise/mppr_result.dir ProcesseurAndCo.pcf 


Constraints file: ProcesseurAndCo.pcf.
   "ProcesseurAndCo" is an NCD, version 3.1, device xc3s1000, package ft256, speed -4

Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000 Celsius)
Initializing voltage to 1.140 Volts. (default - Range: 1.140 to 1.260 Volts)

INFO:Par:282 - No user timing constraints were detected or you have set the option to ignore timing constraints ("par
   -x"). Place and Route will run in "Performance Evaluation Mode" to automatically improve the performance of all
   internal clocks in this design. The PAR timing summary will list the performance achieved for each clock. Note: For
   the fastest runtime, set the effort level to "std".  For best performance, set the effort level to "high". For a
   balance between the fastest runtime and best performance, set the effort level to "med".

Device speed data version:  "PRODUCTION 1.39 2007-04-13".


WARNING:Par:251 - Map -timing was run with a lower effort level setting than you are using for PAR.  Xilinx recommends
   that you rerun Map -timing with the effort level that you have set in PAR to achieve better design performance.

INFO:Par:252 - The Map -timing placement will be discarded and your design will be placed using the command line options
   specified in PAR.

Device Utilization Summary:

   Number of BUFGMUXs                        1 out of 8      12%
   Number of External IOBs                  44 out of 173    25%
      Number of LOCed IOBs                  44 out of 44    100%

   Number of RAMB16s                        16 out of 24     66%
   Number of Slices                       1231 out of 7680   16%
      Number of SLICEMs                     98 out of 3840    2%



Overall effort level (-ol):   High 
Placer effort level (-pl):    High 
Placer cost table entry (-t): 2
Router effort level (-rl):    High 
Extra effort level (-xe):     Normal 


Starting Placer

Phase 1.1
Phase 1.1 (Checksum:98c3c5) REAL time: 4 secs 

Phase 2.7
Phase 2.7 (Checksum:1312cfe) REAL time: 4 secs 

Phase 3.31
Phase 3.31 (Checksum:1c9c37d) REAL time: 4 secs 

Phase 4.2
.
Phase 4.2 (Checksum:26259fc) REAL time: 5 secs 

Phase 5.8
.................
......
.................................................................................................
............................................................................................................................
..............................................................................................................
............
Phase 5.8 (Checksum:d90c24) REAL time: 25 secs 

Phase 6.5
Phase 6.5 (Checksum:39386fa) REAL time: 25 secs 

Phase 7.18
Phase 7.18 (Checksum:42c1d79) REAL time: 35 secs 

Phase 8.5
Phase 8.5 (Checksum:4c4b3f8) REAL time: 35 secs 

REAL time consumed by placer: 36 secs 
CPU  time consumed by placer: 34 secs 
Writing design to file /home/k4user/poly-imag/archi2/projet/ise/mppr_result.dir/H_H_2.ncd


Total REAL time to Placer completion: 36 secs 
Total CPU time to Placer completion: 35 secs 

Starting Router

Phase 1: 8608 unrouted;       REAL time: 36 secs 

Phase 2: 7920 unrouted;       REAL time: 38 secs 

Phase 3: 2562 unrouted;       REAL time: 40 secs 

Phase 4: 2562 unrouted; (5086734)      REAL time: 40 secs 

Phase 5: 2726 unrouted; (246)      REAL time: 52 secs 

Phase 6: 0 unrouted; (951)      REAL time: 1 mins 4 secs 

Phase 7: 0 unrouted; (951)      REAL time: 1 mins 5 secs 

Updating file: /home/k4user/poly-imag/archi2/projet/ise/mppr_result.dir/H_H_2.ncd with current fully routed design.

Phase 8: 0 unrouted; (1768)      REAL time: 1 mins 36 secs 

Phase 9: 0 unrouted; (1768)      REAL time: 4 mins 31 secs 

Phase 10: 0 unrouted; (1768)      REAL time: 5 mins 7 secs 

Phase 11: 0 unrouted; (1768)      REAL time: 5 mins 8 secs 

Phase 12: 0 unrouted; (1649)      REAL time: 5 mins 22 secs 

Phase 13: 0 unrouted; (1649)      REAL time: 5 mins 22 secs 

Phase 14: 0 unrouted; (0)      REAL time: 5 mins 28 secs 

WARNING:Route:455 - CLK Net:cTimer/sCLK<2> may have excessive skew because 
      8 CLK pins and 0 NON_CLK pins failed to route using a CLK template.
WARNING:Route:455 - CLK Net:cTimer/TMR_CLK_0_cmp_eq0000 may have excessive skew because 
      1 CLK pins and 1 NON_CLK pins failed to route using a CLK template.
WARNING:Route:455 - CLK Net:cTimer/TMR_CLK<2> may have excessive skew because 
      0 CLK pins and 4 NON_CLK pins failed to route using a CLK template.
WARNING:Route:455 - CLK Net:cTimer/TMR_CLK<4> may have excessive skew because 
      0 CLK pins and 4 NON_CLK pins failed to route using a CLK template.
WARNING:Route:455 - CLK Net:cTimer/TMR_CLK<3> may have excessive skew because 
      0 CLK pins and 4 NON_CLK pins failed to route using a CLK template.
WARNING:Route:455 - CLK Net:cTimer/TMR_CLK<5> may have excessive skew because 
      0 CLK pins and 4 NON_CLK pins failed to route using a CLK template.
WARNING:Route:455 - CLK Net:cTimer/TMR_CLK<6> may have excessive skew because 
      0 CLK pins and 4 NON_CLK pins failed to route using a CLK template.
WARNING:Route:455 - CLK Net:cTimer/TMR_CLK<1> may have excessive skew because 
      0 CLK pins and 4 NON_CLK pins failed to route using a CLK template.
WARNING:Route:455 - CLK Net:cTimer/TMR_CLK<0> may have excessive skew because 
      0 CLK pins and 4 NON_CLK pins failed to route using a CLK template.

Total REAL time to Router completion: 5 mins 28 secs 
Total CPU time to Router completion: 4 mins 55 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|           CLK_BUFGP |      BUFGMUX0| No   |  561 |  0.419     |  1.119      |
+---------------------+--------------+------+------+------------+-------------+
|   cTimer/TMR_CLK<6> |         Local|      |    9 |  0.200     |  3.299      |
+---------------------+--------------+------+------+------------+-------------+
|   cTimer/TMR_CLK<4> |         Local|      |    8 |  0.059     |  2.978      |
+---------------------+--------------+------+------+------------+-------------+
|   cTimer/TMR_CLK<5> |         Local|      |    9 |  0.005     |  2.088      |
+---------------------+--------------+------+------+------------+-------------+
|      cTimer/sCLK<0> |         Local|      |   17 |  0.209     |  3.284      |
+---------------------+--------------+------+------+------------+-------------+
|   cTimer/TMR_CLK<2> |         Local|      |    9 |  0.022     |  2.314      |
+---------------------+--------------+------+------+------------+-------------+
|   cTimer/TMR_CLK<3> |         Local|      |    8 |  0.017     |  2.096      |
+---------------------+--------------+------+------+------------+-------------+
|   cTimer/TMR_CLK<0> |         Local|      |    8 |  0.067     |  2.187      |
+---------------------+--------------+------+------+------------+-------------+
|   cTimer/TMR_CLK<1> |         Local|      |    9 |  0.035     |  2.259      |
+---------------------+--------------+------+------+------------+-------------+
|      cTimer/sCLK<1> |         Local|      |   17 |  0.276     |  3.273      |
+---------------------+--------------+------+------+------------+-------------+
|      cTimer/sCLK<2> |         Local|      |   17 |  1.687     |  3.534      |
+---------------------+--------------+------+------+------------+-------------+
|cTimer/TMR_CLK_0_cmp |              |      |      |            |             |
|             _eq0000 |         Local|      |    2 |  0.000     |  1.372      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.


   The Delay Summary Report


The NUMBER OF SIGNALS NOT COMPLETELY ROUTED for this design is: 0

   The AVERAGE CONNECTION DELAY for this design is:        1.696
   The MAXIMUM PIN DELAY IS:                              14.152
   The AVERAGE CONNECTION DELAY on the 10 WORST NETS is:   9.319

   Listing Pin Delays by value: (nsec)

    d < 3.00   < d < 6.00  < d < 9.00  < d < 12.00  < d < 15.00  d >= 15.00
   ---------   ---------   ---------   ---------   ---------   ---------
        7409        1345          93           5           3           0

Timing Score: 0

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

------------------------------------------------------------------------------------------------------
  Constraint                                |  Check  | Worst Case |  Best Case | Timing |   Timing   
                                            |         |    Slack   | Achievable | Errors |    Score   
------------------------------------------------------------------------------------------------------
  Autotimespec constraint for clock net CLK | SETUP   |         N/A|    17.618ns|     N/A|           0
  _BUFGP                                    | HOLD    |     0.672ns|            |       0|           0
------------------------------------------------------------------------------------------------------
  Autotimespec constraint for clock net cTi | SETUP   |         N/A|     6.015ns|     N/A|           0
  mer/TMR_CLK<6>                            | HOLD    |     0.385ns|            |       0|           0
------------------------------------------------------------------------------------------------------
  Autotimespec constraint for clock net cTi | SETUP   |         N/A|     5.634ns|     N/A|           0
  mer/TMR_CLK<4>                            | HOLD    |     0.636ns|            |       0|           0
------------------------------------------------------------------------------------------------------
  Autotimespec constraint for clock net cTi | SETUP   |         N/A|     5.285ns|     N/A|           0
  mer/TMR_CLK<5>                            | HOLD    |     0.924ns|            |       0|           0
------------------------------------------------------------------------------------------------------
  Autotimespec constraint for clock net cTi | SETUP   |         N/A|     5.655ns|     N/A|           0
  mer/TMR_CLK<2>                            | HOLD    |     0.509ns|            |       0|           0
------------------------------------------------------------------------------------------------------
  Autotimespec constraint for clock net cTi | SETUP   |         N/A|     6.048ns|     N/A|           0
  mer/TMR_CLK<3>                            | HOLD    |     0.661ns|            |       0|           0
------------------------------------------------------------------------------------------------------
  Autotimespec constraint for clock net cTi | SETUP   |         N/A|     5.834ns|     N/A|           0
  mer/TMR_CLK<0>                            | HOLD    |     0.528ns|            |       0|           0
------------------------------------------------------------------------------------------------------
  Autotimespec constraint for clock net cTi | SETUP   |         N/A|     8.280ns|     N/A|           0
  mer/TMR_CLK<1>                            | HOLD    |     0.569ns|            |       0|           0
------------------------------------------------------------------------------------------------------
  Autotimespec constraint for clock net cTi | SETUP   |         N/A|     7.463ns|     N/A|           0
  mer/sCLK<1>                               | HOLD    |     1.770ns|            |       0|           0
------------------------------------------------------------------------------------------------------
  Autotimespec constraint for clock net cTi | SETUP   |         N/A|     8.358ns|     N/A|           0
  mer/sCLK<2>                               | HOLD    |     1.257ns|            |       0|           0
------------------------------------------------------------------------------------------------------
  Autotimespec constraint for clock net cTi | SETUP   |         N/A|     1.584ns|     N/A|           0
  mer/TMR_CLK_0_cmp_eq0000                  | HOLD    |     0.821ns|            |       0|           0
------------------------------------------------------------------------------------------------------


All constraints were met.
INFO:Timing:2761 - N/A entries in the Constraints list may indicate that the 
   constraint does not cover any paths or that it has no requested value.


Generating Pad Report.

All signals are completely routed.

Total REAL time to PAR completion: 5 mins 35 secs 
Total CPU time to PAR completion: 5 mins 1 secs 

Peak Memory Usage:  181 MB

Placement: Completed - No errors found.
Routing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 10
Number of info messages: 2

Writing design to file /home/k4user/poly-imag/archi2/projet/ise/mppr_result.dir/H_H_2.ncd



PAR done!
