{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1467067220466 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Full Version " "Version 15.0.0 Build 145 04/22/2015 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1467067220466 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jun 27 18:40:20 2016 " "Processing started: Mon Jun 27 18:40:20 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1467067220466 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1467067220466 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab4part3 -c lab4part3 " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab4part3 -c lab4part3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1467067220466 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1467067220794 ""}
{ "Warning" "WVRFX_L2_VERI_ID_IS_SV_KEYWORD" "final lab4part3.v(15) " "Verilog HDL Declaration warning at lab4part3.v(15): \"final\" is SystemVerilog-2005 keyword" {  } { { "lab4part3.v" "" { Text "//SRVC/Homes\$/zhubiha1/Desktop/lab4/part3/lab4part3.v" 15 0 0 } }  } 0 10463 "Verilog HDL Declaration warning at %2!s!: \"%1!s!\" is SystemVerilog-2005 keyword" 0 0 "Quartus II" 0 -1 1467067227958 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "lab4part3.v(253) " "Verilog HDL information at lab4part3.v(253): always construct contains both blocking and non-blocking assignments" {  } { { "lab4part3.v" "" { Text "//SRVC/Homes\$/zhubiha1/Desktop/lab4/part3/lab4part3.v" 253 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1467067227958 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab4part3.v 7 7 " "Found 7 design units, including 7 entities, in source file lab4part3.v" { { "Info" "ISGN_ENTITY_NAME" "1 oneleddisplayer " "Found entity 1: oneleddisplayer" {  } { { "lab4part3.v" "" { Text "//SRVC/Homes\$/zhubiha1/Desktop/lab4/part3/lab4part3.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1467067227958 ""} { "Info" "ISGN_ENTITY_NAME" "2 shift_12bit " "Found entity 2: shift_12bit" {  } { { "lab4part3.v" "" { Text "//SRVC/Homes\$/zhubiha1/Desktop/lab4/part3/lab4part3.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1467067227958 ""} { "Info" "ISGN_ENTITY_NAME" "3 Register " "Found entity 3: Register" {  } { { "lab4part3.v" "" { Text "//SRVC/Homes\$/zhubiha1/Desktop/lab4/part3/lab4part3.v" 159 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1467067227958 ""} { "Info" "ISGN_ENTITY_NAME" "4 shifter_bit " "Found entity 4: shifter_bit" {  } { { "lab4part3.v" "" { Text "//SRVC/Homes\$/zhubiha1/Desktop/lab4/part3/lab4part3.v" 172 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1467067227958 ""} { "Info" "ISGN_ENTITY_NAME" "5 mux2to1 " "Found entity 5: mux2to1" {  } { { "lab4part3.v" "" { Text "//SRVC/Homes\$/zhubiha1/Desktop/lab4/part3/lab4part3.v" 197 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1467067227958 ""} { "Info" "ISGN_ENTITY_NAME" "6 morsetobi " "Found entity 6: morsetobi" {  } { { "lab4part3.v" "" { Text "//SRVC/Homes\$/zhubiha1/Desktop/lab4/part3/lab4part3.v" 213 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1467067227958 ""} { "Info" "ISGN_ENTITY_NAME" "7 RateDivider " "Found entity 7: RateDivider" {  } { { "lab4part3.v" "" { Text "//SRVC/Homes\$/zhubiha1/Desktop/lab4/part3/lab4part3.v" 249 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1467067227958 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1467067227958 ""}
{ "Error" "ESGN_TOP_ENTITY_IS_MISSING" "lab4part3 " "Top-level design entity \"lab4part3\" is undefined" {  } {  } 0 12007 "Top-level design entity \"%1!s!\" is undefined" 0 0 "Quartus II" 0 -1 1467067227989 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "//SRVC/Homes\$/zhubiha1/Desktop/lab4/part3/output_files/lab4part3.map.smsg " "Generated suppressed messages file //SRVC/Homes\$/zhubiha1/Desktop/lab4/part3/output_files/lab4part3.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1467067228036 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  1  Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 1 error, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "682 " "Peak virtual memory: 682 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1467067228160 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Jun 27 18:40:28 2016 " "Processing ended: Mon Jun 27 18:40:28 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1467067228160 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1467067228160 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1467067228160 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1467067228160 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 1  " "Quartus II Full Compilation was unsuccessful. 3 errors, 1 warning" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1467067228878 ""}
