$date
	Tue Apr 16 13:56:21 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module fifo_tb $end
$var wire 1 ! full $end
$var wire 5 " fifo_counter [4:0] $end
$var wire 1 # empty $end
$var wire 8 $ d_out [7:0] $end
$var reg 1 % clk $end
$var reg 8 & d_in [7:0] $end
$var reg 1 ' rd_en $end
$var reg 1 ( reset $end
$var reg 1 ) wr_en $end
$scope module dut $end
$var wire 1 % clk $end
$var wire 8 * d_in [7:0] $end
$var wire 1 ' rd_en $end
$var wire 1 ( reset $end
$var wire 1 ) wr_en $end
$var reg 8 + d_out [7:0] $end
$var reg 1 # empty $end
$var reg 5 , fifo_counter [4:0] $end
$var reg 1 ! full $end
$var reg 4 - rd_ptr [3:0] $end
$var reg 4 . wr_ptr [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 .
b0 -
b0 ,
b0 +
b10110001 *
1)
1(
0'
b10110001 &
0%
b0 $
1#
b0 "
0!
$end
#5
1%
#10
0%
#15
1%
#20
0%
0(
#25
0#
b1 .
b10110001 $
b10110001 +
b1 "
b1 ,
1%
#30
0%
#35
b10 "
b10 ,
b10 .
1%
#40
0)
1'
0%
#45
b1 -
b1 "
b1 ,
1%
#50
0%
#55
1#
b0 "
b0 ,
b10 -
1%
#60
1)
0'
0%
b11111101 &
b11111101 *
#65
0#
b11 .
bx $
bx +
b1 "
b1 ,
1%
#70
0%
#75
b10 "
b10 ,
b11111101 $
b11111101 +
b100 .
1%
#80
0)
1'
0%
b10110001 &
b10110001 *
#85
b11 -
b1 "
b1 ,
1%
#90
0%
#95
1#
b0 "
b0 ,
b100 -
1%
#100
0%
#105
bx $
bx +
1%
#110
0%
#115
1%
#120
0%
#125
1%
#130
0%
#135
1%
#140
0%
#145
1%
#150
0%
#155
1%
#160
0%
#165
1%
#170
0%
#175
1%
#180
0%
#185
1%
#190
0%
#195
1%
#200
0%
#205
1%
#210
0%
#215
1%
#220
0%
#225
1%
#230
0%
#235
1%
#240
0%
#245
1%
#250
0%
#255
1%
#260
0%
#265
1%
#270
0%
#275
1%
#280
0%
#285
1%
#290
0%
#295
1%
#300
0%
#305
1%
#310
0%
#315
1%
#320
0%
#325
1%
#330
0%
#335
1%
#340
0%
#345
1%
#350
0%
#355
1%
#360
0%
#365
1%
#370
0%
#375
1%
#380
0%
#385
1%
#390
0%
#395
1%
#400
0%
#405
1%
#410
0%
#415
1%
#420
0%
#425
1%
#430
0%
#435
1%
#440
0%
#445
1%
#450
0%
#455
1%
#460
0%
#465
1%
#470
0%
#475
1%
#480
0%
#485
1%
#490
0%
#495
1%
#500
0%
#505
1%
#510
0%
#515
1%
#520
0%
#525
1%
#530
0%
#535
1%
#540
0%
#545
1%
#550
0%
#555
1%
#560
0%
#565
1%
#570
0%
#575
1%
#580
0%
