// Seed: 1671475201
module module_0 (
    output uwire id_0,
    output wand  id_1
    , id_3
);
  assign id_0 = 1;
  always_latch @(negedge 1'b0 - 1) begin
    id_3 <= 1'b0;
  end
  reg id_4, id_5, id_6, id_7;
  assign id_7 = id_4;
  assign id_5#(1, "") = id_5 ? id_3 : id_6 ? id_4 : 1;
  wire id_8;
endmodule
module module_1 (
    output tri0 id_0,
    input tri id_1,
    output wand id_2,
    output wor id_3,
    output wor id_4,
    input tri1 id_5,
    input tri0 id_6,
    input supply1 id_7,
    output wire id_8,
    input wand id_9,
    input uwire id_10,
    output tri0 id_11,
    input supply1 id_12,
    input wand id_13,
    output wand id_14,
    output supply0 id_15,
    output tri1 id_16,
    input wire id_17,
    output wand id_18
);
  wire id_20;
  module_0(
      id_15, id_11
  );
  wire id_21, id_22;
  tri1 id_23 = id_12, id_24;
endmodule
