$date
	Sun Oct 23 01:04:35 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#339553
b100 !
1"
#339554
b100 &
b100 %
1$
#339555
0"
#339558
b10 &
b10 %
#339562
b1 &
b1 %
1#
#339566
b0 &
0#
b0 %
0$
#1363011
b10100 !
1"
#1363014
b10100 &
b10100 %
1$
#1363015
0"
#1363018
b1010 &
b1010 %
#1363022
b101 &
b101 %
#1363026
b10000 &
b10000 %
#1363030
b1000 &
b1000 %
#1363034
b100 &
b100 %
#1363038
b10 &
b10 %
#1363042
b1 &
b1 %
1#
#1363046
b0 &
0#
b0 %
0$
#2359061
b110 !
1"
#2359062
b110 &
b110 %
1$
#2359063
0"
#2359066
b11 &
b11 %
#2359070
b1010 &
b1010 %
#2359074
b101 &
b101 %
#2359078
b10000 &
b10000 %
#2359082
b1000 &
b1000 %
#2359086
b100 &
b100 %
#2359090
b10 &
b10 %
#2359094
b1 &
1#
b1 %
#2359098
b0 &
b0 %
0#
0$
#4500012
