{"Source Block": ["oh/elink/hdl/etx_arbiter.v@83:93@HdlStmAssign", "   \n   // FIFO read enables (one hot)\n   // Hold until transaction has been accepted by IO\n   assign     txrr_fifo_read = rr_ready & (~etx_access | etx_ack);\n   assign     txrd_fifo_read = rd_ready & (~etx_access | etx_ack);\n   assign     txwr_fifo_read = wr_ready & (~etx_access | etx_ack);\n   \n   //Selecting control mode on slave transcations\n   assign txrd_ctrlmode[3:0] =  ecfg_tx_ctrlmode_bp ? ecfg_tx_ctrlmode[3:0] : \n\t\t\t\t                      txrd_fifo_packet[7:4];\n\n"], "Clone Blocks": [["oh/elink/hdl/etx_arbiter.v@82:92", "   assign     rr_ready = ~txrr_fifo_empty & ~etx_wr_wait & ~wr_ready & ~rd_ready;//lowest\n   \n   // FIFO read enables (one hot)\n   // Hold until transaction has been accepted by IO\n   assign     txrr_fifo_read = rr_ready & (~etx_access | etx_ack);\n   assign     txrd_fifo_read = rd_ready & (~etx_access | etx_ack);\n   assign     txwr_fifo_read = wr_ready & (~etx_access | etx_ack);\n   \n   //Selecting control mode on slave transcations\n   assign txrd_ctrlmode[3:0] =  ecfg_tx_ctrlmode_bp ? ecfg_tx_ctrlmode[3:0] : \n\t\t\t\t                      txrd_fifo_packet[7:4];\n"], ["oh/elink/hdl/etx_arbiter.v@86:97", "   assign     txrr_fifo_read = rr_ready & (~etx_access | etx_ack);\n   assign     txrd_fifo_read = rd_ready & (~etx_access | etx_ack);\n   assign     txwr_fifo_read = wr_ready & (~etx_access | etx_ack);\n   \n   //Selecting control mode on slave transcations\n   assign txrd_ctrlmode[3:0] =  ecfg_tx_ctrlmode_bp ? ecfg_tx_ctrlmode[3:0] : \n\t\t\t\t                      txrd_fifo_packet[7:4];\n\n   assign txwr_ctrlmode[3:0] =  ecfg_tx_ctrlmode_bp ? ecfg_tx_ctrlmode[3:0] : \n\t\t\t\t                      txwr_fifo_packet[7:4];\n\n   \n"]], "Diff Content": {"Delete": [[88, "   assign     txwr_fifo_read = wr_ready & (~etx_access | etx_ack);\n"]], "Add": [[88, "   assign     txrr_fifo_read = rr_ready & (~etx_access | etx_wait);\n"], [88, "   assign     txrd_fifo_read = rd_ready & (~etx_access | etx_wait);\n"], [88, "   assign     txwr_fifo_read = wr_ready & (~etx_access | etx_wait);\n"]]}}