

================================================================
== Vitis HLS Report for 'vadd'
================================================================
* Date:           Thu Jan 27 20:51:08 2022

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        arr_add
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       68|       68|  0.680 us|  0.680 us|   69|   69|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1           |       11|       11|         3|          1|          1|    10|       yes|
        |- Loop 2           |       11|       11|         3|          1|          1|    10|       yes|
        |- VITIS_LOOP_28_1  |       10|       10|         2|          1|          1|    10|       yes|
        |- Loop 4           |       11|       11|         3|          1|          1|    10|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    155|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        2|    -|     758|   1004|    -|
|Memory           |        0|    -|     192|     15|    -|
|Multiplexer      |        -|    -|       -|    344|    -|
|Register         |        -|    -|     368|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        2|    0|    1318|   1518|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |       ~0|    0|       1|      2|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-----------------+---------------+---------+----+-----+-----+-----+
    |     Instance    |     Module    | BRAM_18K| DSP|  FF | LUT | URAM|
    +-----------------+---------------+---------+----+-----+-----+-----+
    |control_s_axi_U  |control_s_axi  |        0|   0|  246|  424|    0|
    |gmem_m_axi_U     |gmem_m_axi     |        2|   0|  512|  580|    0|
    +-----------------+---------------+---------+----+-----+-----+-----+
    |Total            |               |        2|   0|  758| 1004|    0|
    +-----------------+---------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    +---------+-------+---------+----+----+-----+------+-----+------+-------------+
    |  Memory | Module| BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +---------+-------+---------+----+----+-----+------+-----+------+-------------+
    |buffa_U  |buffa  |        0|  64|   5|    0|    10|   32|     1|          320|
    |buffb_U  |buffa  |        0|  64|   5|    0|    10|   32|     1|          320|
    |buffc_U  |buffa  |        0|  64|   5|    0|    10|   32|     1|          320|
    +---------+-------+---------+----+----+-----+------+-----+------+-------------+
    |Total    |       |        0| 192|  15|    0|    30|   96|     3|          960|
    +---------+-------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name           | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------+----------+----+---+----+------------+------------+
    |add_ln28_fu_339_p2                 |         +|   0|  0|  13|           4|           1|
    |buffc_d0                           |         +|   0|  0|  39|          32|          32|
    |empty_17_fu_285_p2                 |         +|   0|  0|  13|           4|           1|
    |empty_20_fu_322_p2                 |         +|   0|  0|  13|           4|           1|
    |empty_24_fu_384_p2                 |         +|   0|  0|  13|           4|           1|
    |ap_block_pp0_stage0_11001          |       and|   0|  0|   2|           1|           1|
    |ap_block_pp1_stage0_11001          |       and|   0|  0|   2|           1|           1|
    |ap_block_pp3_stage0_11001          |       and|   0|  0|   2|           1|           1|
    |ap_block_state10_pp0_stage0_iter1  |       and|   0|  0|   2|           1|           1|
    |ap_block_state20_pp1_stage0_iter1  |       and|   0|  0|   2|           1|           1|
    |ap_block_state28_io                |       and|   0|  0|   2|           1|           1|
    |exitcond106_fu_291_p2              |      icmp|   0|  0|   9|           4|           4|
    |exitcond3_fu_390_p2                |      icmp|   0|  0|   9|           4|           4|
    |exitcond95_fu_328_p2               |      icmp|   0|  0|   9|           4|           4|
    |icmp_ln28_fu_345_p2                |      icmp|   0|  0|   9|           4|           4|
    |ap_enable_pp0                      |       xor|   0|  0|   2|           1|           2|
    |ap_enable_pp1                      |       xor|   0|  0|   2|           1|           2|
    |ap_enable_pp2                      |       xor|   0|  0|   2|           1|           2|
    |ap_enable_pp3                      |       xor|   0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1            |       xor|   0|  0|   2|           2|           1|
    |ap_enable_reg_pp1_iter1            |       xor|   0|  0|   2|           2|           1|
    |ap_enable_reg_pp2_iter1            |       xor|   0|  0|   2|           2|           1|
    |ap_enable_reg_pp3_iter1            |       xor|   0|  0|   2|           2|           1|
    +-----------------------------------+----------+----+---+----+------------+------------+
    |Total                              |          |   0|  0| 155|          82|          70|
    +-----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------------+-----+-----------+-----+-----------+
    |                 Name                 | LUT | Input Size| Bits| Total Bits|
    +--------------------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                             |  121|         27|    1|         27|
    |ap_enable_reg_pp0_iter1               |    9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2               |    9|          2|    1|          2|
    |ap_enable_reg_pp1_iter1               |    9|          2|    1|          2|
    |ap_enable_reg_pp1_iter2               |    9|          2|    1|          2|
    |ap_enable_reg_pp2_iter1               |   14|          3|    1|          3|
    |ap_enable_reg_pp3_iter1               |    9|          2|    1|          2|
    |ap_enable_reg_pp3_iter2               |    9|          2|    1|          2|
    |ap_phi_mux_loop_index4_phi_fu_235_p4  |    9|          2|    4|          8|
    |ap_phi_mux_loop_index7_phi_fu_223_p4  |    9|          2|    4|          8|
    |buffa_address0                        |   14|          3|    4|         12|
    |buffb_address0                        |   14|          3|    4|         12|
    |buffc_address0                        |   14|          3|    4|         12|
    |gmem_ARADDR                           |   14|          3|   64|        192|
    |gmem_blk_n_AR                         |    9|          2|    1|          2|
    |gmem_blk_n_AW                         |    9|          2|    1|          2|
    |gmem_blk_n_B                          |    9|          2|    1|          2|
    |gmem_blk_n_R                          |    9|          2|    1|          2|
    |gmem_blk_n_W                          |    9|          2|    1|          2|
    |i_reg_243                             |    9|          2|    4|          8|
    |loop_index4_reg_231                   |    9|          2|    4|          8|
    |loop_index7_reg_219                   |    9|          2|    4|          8|
    |loop_index_reg_254                    |    9|          2|    4|          8|
    +--------------------------------------+-----+-----------+-----+-----------+
    |Total                                 |  344|         76|  113|        328|
    +--------------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------+----+----+-----+-----------+
    |                Name               | FF | LUT| Bits| Const Bits|
    +-----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                          |  26|   0|   26|          0|
    |ap_enable_reg_pp0_iter0            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2            |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter0            |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter1            |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter2            |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter0            |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter1            |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter0            |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter1            |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter2            |   1|   0|    1|          0|
    |b_read_reg_406                     |  64|   0|   64|          0|
    |buffc_load_reg_495                 |  32|   0|   32|          0|
    |c_read_reg_401                     |  64|   0|   64|          0|
    |empty_17_reg_417                   |   4|   0|    4|          0|
    |empty_20_reg_437                   |   4|   0|    4|          0|
    |exitcond106_reg_422                |   1|   0|    1|          0|
    |exitcond106_reg_422_pp0_iter1_reg  |   1|   0|    1|          0|
    |exitcond3_reg_486                  |   1|   0|    1|          0|
    |exitcond3_reg_486_pp3_iter1_reg    |   1|   0|    1|          0|
    |exitcond95_reg_442                 |   1|   0|    1|          0|
    |exitcond95_reg_442_pp1_iter1_reg   |   1|   0|    1|          0|
    |gmem_addr_1_read_reg_446           |  32|   0|   32|          0|
    |gmem_addr_read_reg_426             |  32|   0|   32|          0|
    |gmem_addr_reg_411                  |  64|   0|   64|          0|
    |i_cast_reg_460                     |   4|   0|   64|         60|
    |i_reg_243                          |   4|   0|    4|          0|
    |icmp_ln28_reg_456                  |   1|   0|    1|          0|
    |loop_index4_reg_231                |   4|   0|    4|          0|
    |loop_index4_reg_231_pp1_iter1_reg  |   4|   0|    4|          0|
    |loop_index7_reg_219                |   4|   0|    4|          0|
    |loop_index7_reg_219_pp0_iter1_reg  |   4|   0|    4|          0|
    |loop_index_reg_254                 |   4|   0|    4|          0|
    +-----------------------------------+----+----+-----+-----------+
    |Total                              | 368|   0|  428|         60|
    +-----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+--------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------------------+-----+-----+------------+--------------+--------------+
|s_axi_control_AWVALID  |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_AWREADY  |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_AWADDR   |   in|    6|       s_axi|       control|        scalar|
|s_axi_control_WVALID   |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_WREADY   |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_WDATA    |   in|   32|       s_axi|       control|        scalar|
|s_axi_control_WSTRB    |   in|    4|       s_axi|       control|        scalar|
|s_axi_control_ARVALID  |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_ARREADY  |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_ARADDR   |   in|    6|       s_axi|       control|        scalar|
|s_axi_control_RVALID   |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_RREADY   |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_RDATA    |  out|   32|       s_axi|       control|        scalar|
|s_axi_control_RRESP    |  out|    2|       s_axi|       control|        scalar|
|s_axi_control_BVALID   |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_BREADY   |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_BRESP    |  out|    2|       s_axi|       control|        scalar|
|ap_clk                 |   in|    1|  ap_ctrl_hs|          vadd|  return value|
|ap_rst_n               |   in|    1|  ap_ctrl_hs|          vadd|  return value|
|interrupt              |  out|    1|  ap_ctrl_hs|          vadd|  return value|
|m_axi_gmem_AWVALID     |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWREADY     |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWADDR      |  out|   64|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWID        |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWLEN       |  out|    8|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWSIZE      |  out|    3|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWBURST     |  out|    2|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWLOCK      |  out|    2|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWCACHE     |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWPROT      |  out|    3|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWQOS       |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWREGION    |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWUSER      |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_WVALID      |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_WREADY      |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_WDATA       |  out|   32|       m_axi|          gmem|       pointer|
|m_axi_gmem_WSTRB       |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_WLAST       |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_WID         |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_WUSER       |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARVALID     |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARREADY     |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARADDR      |  out|   64|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARID        |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARLEN       |  out|    8|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARSIZE      |  out|    3|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARBURST     |  out|    2|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARLOCK      |  out|    2|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARCACHE     |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARPROT      |  out|    3|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARQOS       |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARREGION    |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARUSER      |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_RVALID      |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_RREADY      |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_RDATA       |   in|   32|       m_axi|          gmem|       pointer|
|m_axi_gmem_RLAST       |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_RID         |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_RUSER       |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_RRESP       |   in|    2|       m_axi|          gmem|       pointer|
|m_axi_gmem_BVALID      |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_BREADY      |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_BRESP       |   in|    2|       m_axi|          gmem|       pointer|
|m_axi_gmem_BID         |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_BUSER       |   in|    1|       m_axi|          gmem|       pointer|
+-----------------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3
  * Pipeline-1: initiation interval (II) = 1, depth = 3
  * Pipeline-2: initiation interval (II) = 1, depth = 2
  * Pipeline-3: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 33
* Pipeline : 4
  Pipeline-0 : II = 1, D = 3, States = { 9 10 11 }
  Pipeline-1 : II = 1, D = 3, States = { 19 20 21 }
  Pipeline-2 : II = 1, D = 2, States = { 23 24 }
  Pipeline-3 : II = 1, D = 3, States = { 26 27 28 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 12 10 
10 --> 11 
11 --> 9 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 22 20 
20 --> 21 
21 --> 19 
22 --> 23 
23 --> 25 24 
24 --> 23 
25 --> 26 
26 --> 29 27 
27 --> 28 
28 --> 26 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.32>
ST_1 : Operation 34 [1/1] (1.00ns)   --->   "%c_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %c"   --->   Operation 34 'read' 'c_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 35 [1/1] (1.00ns)   --->   "%b_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %b"   --->   Operation 35 'read' 'b_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 36 [1/1] (1.00ns)   --->   "%a_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %a"   --->   Operation 36 'read' 'a_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 37 [1/1] (2.32ns)   --->   "%buffa = alloca i64 1" [vadd.cpp:18]   --->   Operation 37 'alloca' 'buffa' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_1 : Operation 38 [1/1] (2.32ns)   --->   "%buffb = alloca i64 1" [vadd.cpp:19]   --->   Operation 38 'alloca' 'buffb' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_1 : Operation 39 [1/1] (2.32ns)   --->   "%buffc = alloca i64 1" [vadd.cpp:20]   --->   Operation 39 'alloca' 'buffc' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %a_read, i32 2, i32 63" [vadd.cpp:25]   --->   Operation 40 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%sext_ln25 = sext i62 %trunc_ln" [vadd.cpp:25]   --->   Operation 41 'sext' 'sext_ln25' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%gmem_addr = getelementptr i32 %gmem, i64 %sext_ln25" [vadd.cpp:25]   --->   Operation 42 'getelementptr' 'gmem_addr' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 7.30>
ST_2 : Operation 43 [7/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %gmem_addr, i32 10" [vadd.cpp:25]   --->   Operation 43 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 3 <SV = 2> <Delay = 7.30>
ST_3 : Operation 44 [6/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %gmem_addr, i32 10" [vadd.cpp:25]   --->   Operation 44 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 7.30>
ST_4 : Operation 45 [5/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %gmem_addr, i32 10" [vadd.cpp:25]   --->   Operation 45 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 46 [4/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %gmem_addr, i32 10" [vadd.cpp:25]   --->   Operation 46 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 47 [3/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %gmem_addr, i32 10" [vadd.cpp:25]   --->   Operation 47 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 48 [2/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %gmem_addr, i32 10" [vadd.cpp:25]   --->   Operation 48 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 49 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_6"   --->   Operation 49 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 50 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem, void @empty_10, i32 0, i32 0, void @empty_8, i32 0, i32 200, void @empty, void @empty_0, void @empty_8, i32 16, i32 16, i32 16, i32 16, void @empty_8, void @empty_8"   --->   Operation 50 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 51 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gmem"   --->   Operation 51 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 52 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %a, void @empty_1, i32 0, i32 0, void @empty_8, i32 0, i32 0, void @empty_9, void @empty_2, void @empty_8, i32 0, i32 0, i32 0, i32 0, void @empty_8, void @empty_11"   --->   Operation 52 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 53 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %a, void @empty_3, i32 0, i32 0, void @empty_8, i32 0, i32 0, void @empty_8, void @empty_8, void @empty_8, i32 0, i32 0, i32 0, i32 0, void @empty_8, void @empty_11"   --->   Operation 53 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 54 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %b, void @empty_1, i32 0, i32 0, void @empty_8, i32 0, i32 0, void @empty_9, void @empty_4, void @empty_8, i32 0, i32 0, i32 0, i32 0, void @empty_8, void @empty_11"   --->   Operation 54 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 55 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %b, void @empty_3, i32 0, i32 0, void @empty_8, i32 0, i32 0, void @empty_8, void @empty_8, void @empty_8, i32 0, i32 0, i32 0, i32 0, void @empty_8, void @empty_11"   --->   Operation 55 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 56 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %c, void @empty_1, i32 0, i32 0, void @empty_8, i32 0, i32 0, void @empty_9, void @empty_5, void @empty_8, i32 0, i32 0, i32 0, i32 0, void @empty_8, void @empty_11"   --->   Operation 56 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 57 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %c, void @empty_3, i32 0, i32 0, void @empty_8, i32 0, i32 0, void @empty_8, void @empty_8, void @empty_8, i32 0, i32 0, i32 0, i32 0, void @empty_8, void @empty_11"   --->   Operation 57 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 58 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_1, i32 0, i32 0, void @empty_8, i32 0, i32 0, void @empty_9, void @empty_8, void @empty_8, i32 0, i32 0, i32 0, i32 0, void @empty_8, void @empty_8"   --->   Operation 58 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 59 [1/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %gmem_addr, i32 10" [vadd.cpp:25]   --->   Operation 59 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 60 [1/1] (1.58ns)   --->   "%br_ln25 = br void %load-store-loop6" [vadd.cpp:25]   --->   Operation 60 'br' 'br_ln25' <Predicate = true> <Delay = 1.58>

State 9 <SV = 8> <Delay = 1.73>
ST_9 : Operation 61 [1/1] (0.00ns)   --->   "%loop_index7 = phi i4 0, void, i4 %empty_17, void %load-store-loop6.split"   --->   Operation 61 'phi' 'loop_index7' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 62 [1/1] (1.73ns)   --->   "%empty_17 = add i4 %loop_index7, i4 1"   --->   Operation 62 'add' 'empty_17' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 63 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 63 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 64 [1/1] (1.30ns)   --->   "%exitcond106 = icmp_eq  i4 %loop_index7, i4 10"   --->   Operation 64 'icmp' 'exitcond106' <Predicate = true> <Delay = 1.30> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 65 [1/1] (0.00ns)   --->   "%empty_18 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 10, i64 10, i64 10"   --->   Operation 65 'speclooptripcount' 'empty_18' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 66 [1/1] (0.00ns)   --->   "%br_ln0 = br i1 %exitcond106, void %load-store-loop6.split, void %memcpy-split5"   --->   Operation 66 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 10 <SV = 9> <Delay = 7.30>
ST_10 : Operation 67 [1/1] (7.30ns)   --->   "%gmem_addr_read = read i32 @_ssdm_op_Read.m_axi.p1i32, i64 %gmem_addr" [vadd.cpp:25]   --->   Operation 67 'read' 'gmem_addr_read' <Predicate = (!exitcond106)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 2.32>
ST_11 : Operation 68 [1/1] (0.00ns)   --->   "%loop_index7_cast = zext i4 %loop_index7"   --->   Operation 68 'zext' 'loop_index7_cast' <Predicate = (!exitcond106)> <Delay = 0.00>
ST_11 : Operation 69 [1/1] (0.00ns)   --->   "%buffa_addr = getelementptr i32 %buffa, i64 0, i64 %loop_index7_cast"   --->   Operation 69 'getelementptr' 'buffa_addr' <Predicate = (!exitcond106)> <Delay = 0.00>
ST_11 : Operation 70 [1/1] (2.32ns)   --->   "%store_ln25 = store i32 %gmem_addr_read, i4 %buffa_addr" [vadd.cpp:25]   --->   Operation 70 'store' 'store_ln25' <Predicate = (!exitcond106)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_11 : Operation 71 [1/1] (0.00ns)   --->   "%br_ln0 = br void %load-store-loop6"   --->   Operation 71 'br' 'br_ln0' <Predicate = (!exitcond106)> <Delay = 0.00>

State 12 <SV = 9> <Delay = 7.30>
ST_12 : Operation 72 [1/1] (0.00ns)   --->   "%trunc_ln1 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %b_read, i32 2, i32 63" [vadd.cpp:26]   --->   Operation 72 'partselect' 'trunc_ln1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 73 [1/1] (0.00ns)   --->   "%sext_ln26 = sext i62 %trunc_ln1" [vadd.cpp:26]   --->   Operation 73 'sext' 'sext_ln26' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 74 [1/1] (0.00ns)   --->   "%gmem_addr_1 = getelementptr i32 %gmem, i64 %sext_ln26" [vadd.cpp:26]   --->   Operation 74 'getelementptr' 'gmem_addr_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 75 [7/7] (7.30ns)   --->   "%empty_19 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %gmem_addr_1, i32 10" [vadd.cpp:26]   --->   Operation 75 'readreq' 'empty_19' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 13 <SV = 10> <Delay = 7.30>
ST_13 : Operation 76 [6/7] (7.30ns)   --->   "%empty_19 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %gmem_addr_1, i32 10" [vadd.cpp:26]   --->   Operation 76 'readreq' 'empty_19' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 14 <SV = 11> <Delay = 7.30>
ST_14 : Operation 77 [5/7] (7.30ns)   --->   "%empty_19 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %gmem_addr_1, i32 10" [vadd.cpp:26]   --->   Operation 77 'readreq' 'empty_19' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 15 <SV = 12> <Delay = 7.30>
ST_15 : Operation 78 [4/7] (7.30ns)   --->   "%empty_19 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %gmem_addr_1, i32 10" [vadd.cpp:26]   --->   Operation 78 'readreq' 'empty_19' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 16 <SV = 13> <Delay = 7.30>
ST_16 : Operation 79 [3/7] (7.30ns)   --->   "%empty_19 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %gmem_addr_1, i32 10" [vadd.cpp:26]   --->   Operation 79 'readreq' 'empty_19' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 17 <SV = 14> <Delay = 7.30>
ST_17 : Operation 80 [2/7] (7.30ns)   --->   "%empty_19 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %gmem_addr_1, i32 10" [vadd.cpp:26]   --->   Operation 80 'readreq' 'empty_19' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 18 <SV = 15> <Delay = 7.30>
ST_18 : Operation 81 [1/7] (7.30ns)   --->   "%empty_19 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %gmem_addr_1, i32 10" [vadd.cpp:26]   --->   Operation 81 'readreq' 'empty_19' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_18 : Operation 82 [1/1] (1.58ns)   --->   "%br_ln26 = br void %load-store-loop3" [vadd.cpp:26]   --->   Operation 82 'br' 'br_ln26' <Predicate = true> <Delay = 1.58>

State 19 <SV = 16> <Delay = 1.73>
ST_19 : Operation 83 [1/1] (0.00ns)   --->   "%loop_index4 = phi i4 0, void %memcpy-split5, i4 %empty_20, void %load-store-loop3.split"   --->   Operation 83 'phi' 'loop_index4' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 84 [1/1] (1.73ns)   --->   "%empty_20 = add i4 %loop_index4, i4 1"   --->   Operation 84 'add' 'empty_20' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 85 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 85 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 86 [1/1] (1.30ns)   --->   "%exitcond95 = icmp_eq  i4 %loop_index4, i4 10"   --->   Operation 86 'icmp' 'exitcond95' <Predicate = true> <Delay = 1.30> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 87 [1/1] (0.00ns)   --->   "%empty_21 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 10, i64 10, i64 10"   --->   Operation 87 'speclooptripcount' 'empty_21' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 88 [1/1] (0.00ns)   --->   "%br_ln0 = br i1 %exitcond95, void %load-store-loop3.split, void %memcpy-split2.preheader"   --->   Operation 88 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 20 <SV = 17> <Delay = 7.30>
ST_20 : Operation 89 [1/1] (7.30ns)   --->   "%gmem_addr_1_read = read i32 @_ssdm_op_Read.m_axi.p1i32, i64 %gmem_addr_1" [vadd.cpp:26]   --->   Operation 89 'read' 'gmem_addr_1_read' <Predicate = (!exitcond95)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 21 <SV = 18> <Delay = 2.32>
ST_21 : Operation 90 [1/1] (0.00ns)   --->   "%loop_index4_cast = zext i4 %loop_index4"   --->   Operation 90 'zext' 'loop_index4_cast' <Predicate = (!exitcond95)> <Delay = 0.00>
ST_21 : Operation 91 [1/1] (0.00ns)   --->   "%buffb_addr = getelementptr i32 %buffb, i64 0, i64 %loop_index4_cast"   --->   Operation 91 'getelementptr' 'buffb_addr' <Predicate = (!exitcond95)> <Delay = 0.00>
ST_21 : Operation 92 [1/1] (2.32ns)   --->   "%store_ln26 = store i32 %gmem_addr_1_read, i4 %buffb_addr" [vadd.cpp:26]   --->   Operation 92 'store' 'store_ln26' <Predicate = (!exitcond95)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_21 : Operation 93 [1/1] (0.00ns)   --->   "%br_ln0 = br void %load-store-loop3"   --->   Operation 93 'br' 'br_ln0' <Predicate = (!exitcond95)> <Delay = 0.00>

State 22 <SV = 17> <Delay = 1.58>
ST_22 : Operation 94 [1/1] (1.58ns)   --->   "%br_ln0 = br void %memcpy-split2"   --->   Operation 94 'br' 'br_ln0' <Predicate = true> <Delay = 1.58>

State 23 <SV = 18> <Delay = 2.32>
ST_23 : Operation 95 [1/1] (0.00ns)   --->   "%i = phi i4 %add_ln28, void %.split, i4 0, void %memcpy-split2.preheader" [vadd.cpp:28]   --->   Operation 95 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 96 [1/1] (1.73ns)   --->   "%add_ln28 = add i4 %i, i4 1" [vadd.cpp:28]   --->   Operation 96 'add' 'add_ln28' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 97 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 97 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 98 [1/1] (1.30ns)   --->   "%icmp_ln28 = icmp_eq  i4 %i, i4 10" [vadd.cpp:28]   --->   Operation 98 'icmp' 'icmp_ln28' <Predicate = true> <Delay = 1.30> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 99 [1/1] (0.00ns)   --->   "%empty_22 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 10, i64 10, i64 10"   --->   Operation 99 'speclooptripcount' 'empty_22' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 100 [1/1] (0.00ns)   --->   "%br_ln28 = br i1 %icmp_ln28, void %.split, void" [vadd.cpp:28]   --->   Operation 100 'br' 'br_ln28' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 101 [1/1] (0.00ns)   --->   "%i_cast = zext i4 %i" [vadd.cpp:28]   --->   Operation 101 'zext' 'i_cast' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_23 : Operation 102 [1/1] (0.00ns)   --->   "%buffa_addr_1 = getelementptr i32 %buffa, i64 0, i64 %i_cast" [vadd.cpp:29]   --->   Operation 102 'getelementptr' 'buffa_addr_1' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_23 : Operation 103 [2/2] (2.32ns)   --->   "%buffa_load = load i4 %buffa_addr_1" [vadd.cpp:29]   --->   Operation 103 'load' 'buffa_load' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_23 : Operation 104 [1/1] (0.00ns)   --->   "%buffb_addr_1 = getelementptr i32 %buffb, i64 0, i64 %i_cast" [vadd.cpp:29]   --->   Operation 104 'getelementptr' 'buffb_addr_1' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_23 : Operation 105 [2/2] (2.32ns)   --->   "%buffb_load = load i4 %buffb_addr_1" [vadd.cpp:29]   --->   Operation 105 'load' 'buffb_load' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>

State 24 <SV = 19> <Delay = 7.19>
ST_24 : Operation 106 [1/1] (0.00ns)   --->   "%specloopname_ln28 = specloopname void @_ssdm_op_SpecLoopName, void @empty_7" [vadd.cpp:28]   --->   Operation 106 'specloopname' 'specloopname_ln28' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_24 : Operation 107 [1/2] (2.32ns)   --->   "%buffa_load = load i4 %buffa_addr_1" [vadd.cpp:29]   --->   Operation 107 'load' 'buffa_load' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_24 : Operation 108 [1/2] (2.32ns)   --->   "%buffb_load = load i4 %buffb_addr_1" [vadd.cpp:29]   --->   Operation 108 'load' 'buffb_load' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_24 : Operation 109 [1/1] (2.55ns)   --->   "%add_ln29 = add i32 %buffb_load, i32 %buffa_load" [vadd.cpp:29]   --->   Operation 109 'add' 'add_ln29' <Predicate = (!icmp_ln28)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 110 [1/1] (0.00ns)   --->   "%buffc_addr = getelementptr i32 %buffc, i64 0, i64 %i_cast" [vadd.cpp:29]   --->   Operation 110 'getelementptr' 'buffc_addr' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_24 : Operation 111 [1/1] (2.32ns)   --->   "%store_ln29 = store i32 %add_ln29, i4 %buffc_addr" [vadd.cpp:29]   --->   Operation 111 'store' 'store_ln29' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_24 : Operation 112 [1/1] (0.00ns)   --->   "%br_ln0 = br void %memcpy-split2"   --->   Operation 112 'br' 'br_ln0' <Predicate = (!icmp_ln28)> <Delay = 0.00>

State 25 <SV = 19> <Delay = 7.30>
ST_25 : Operation 113 [1/1] (0.00ns)   --->   "%trunc_ln2 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %c_read, i32 2, i32 63" [vadd.cpp:32]   --->   Operation 113 'partselect' 'trunc_ln2' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 114 [1/1] (0.00ns)   --->   "%sext_ln32 = sext i62 %trunc_ln2" [vadd.cpp:32]   --->   Operation 114 'sext' 'sext_ln32' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 115 [1/1] (0.00ns)   --->   "%gmem_addr_2 = getelementptr i32 %gmem, i64 %sext_ln32" [vadd.cpp:32]   --->   Operation 115 'getelementptr' 'gmem_addr_2' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 116 [1/1] (7.30ns)   --->   "%empty_23 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i32, i64 %gmem_addr_2, i32 10" [vadd.cpp:32]   --->   Operation 116 'writereq' 'empty_23' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_25 : Operation 117 [1/1] (1.58ns)   --->   "%br_ln32 = br void %load-store-loop" [vadd.cpp:32]   --->   Operation 117 'br' 'br_ln32' <Predicate = true> <Delay = 1.58>

State 26 <SV = 20> <Delay = 2.32>
ST_26 : Operation 118 [1/1] (0.00ns)   --->   "%loop_index = phi i4 0, void, i4 %empty_24, void %load-store-loop.split"   --->   Operation 118 'phi' 'loop_index' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 119 [1/1] (1.73ns)   --->   "%empty_24 = add i4 %loop_index, i4 1"   --->   Operation 119 'add' 'empty_24' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 120 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 120 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 121 [1/1] (1.30ns)   --->   "%exitcond3 = icmp_eq  i4 %loop_index, i4 10"   --->   Operation 121 'icmp' 'exitcond3' <Predicate = true> <Delay = 1.30> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 122 [1/1] (0.00ns)   --->   "%empty_25 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 10, i64 10, i64 10"   --->   Operation 122 'speclooptripcount' 'empty_25' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 123 [1/1] (0.00ns)   --->   "%br_ln0 = br i1 %exitcond3, void %load-store-loop.split, void %memcpy-split"   --->   Operation 123 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 124 [1/1] (0.00ns)   --->   "%loop_index_cast = zext i4 %loop_index"   --->   Operation 124 'zext' 'loop_index_cast' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_26 : Operation 125 [1/1] (0.00ns)   --->   "%buffc_addr_1 = getelementptr i32 %buffc, i64 0, i64 %loop_index_cast"   --->   Operation 125 'getelementptr' 'buffc_addr_1' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_26 : Operation 126 [2/2] (2.32ns)   --->   "%buffc_load = load i4 %buffc_addr_1"   --->   Operation 126 'load' 'buffc_load' <Predicate = (!exitcond3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>

State 27 <SV = 21> <Delay = 2.32>
ST_27 : Operation 127 [1/2] (2.32ns)   --->   "%buffc_load = load i4 %buffc_addr_1"   --->   Operation 127 'load' 'buffc_load' <Predicate = (!exitcond3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>

State 28 <SV = 22> <Delay = 7.30>
ST_28 : Operation 128 [1/1] (7.30ns)   --->   "%write_ln32 = write void @_ssdm_op_Write.m_axi.p1i32, i64 %gmem_addr_2, i32 %buffc_load, i4 15" [vadd.cpp:32]   --->   Operation 128 'write' 'write_ln32' <Predicate = (!exitcond3)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_28 : Operation 129 [1/1] (0.00ns)   --->   "%br_ln0 = br void %load-store-loop"   --->   Operation 129 'br' 'br_ln0' <Predicate = (!exitcond3)> <Delay = 0.00>

State 29 <SV = 21> <Delay = 7.30>
ST_29 : Operation 130 [5/5] (7.30ns)   --->   "%empty_26 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i64 %gmem_addr_2" [vadd.cpp:34]   --->   Operation 130 'writeresp' 'empty_26' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 30 <SV = 22> <Delay = 7.30>
ST_30 : Operation 131 [4/5] (7.30ns)   --->   "%empty_26 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i64 %gmem_addr_2" [vadd.cpp:34]   --->   Operation 131 'writeresp' 'empty_26' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 31 <SV = 23> <Delay = 7.30>
ST_31 : Operation 132 [3/5] (7.30ns)   --->   "%empty_26 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i64 %gmem_addr_2" [vadd.cpp:34]   --->   Operation 132 'writeresp' 'empty_26' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 32 <SV = 24> <Delay = 7.30>
ST_32 : Operation 133 [2/5] (7.30ns)   --->   "%empty_26 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i64 %gmem_addr_2" [vadd.cpp:34]   --->   Operation 133 'writeresp' 'empty_26' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 33 <SV = 25> <Delay = 7.30>
ST_33 : Operation 134 [1/5] (7.30ns)   --->   "%empty_26 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i64 %gmem_addr_2" [vadd.cpp:34]   --->   Operation 134 'writeresp' 'empty_26' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_33 : Operation 135 [1/1] (0.00ns)   --->   "%ret_ln34 = ret" [vadd.cpp:34]   --->   Operation 135 'ret' 'ret_ln34' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ gmem]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ a]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ b]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ c]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
c_read            (read             ) [ 0011111111111111111111111100000000]
b_read            (read             ) [ 0011111111111000000000000000000000]
a_read            (read             ) [ 0000000000000000000000000000000000]
buffa             (alloca           ) [ 0011111111111111111111111000000000]
buffb             (alloca           ) [ 0011111111111111111111111000000000]
buffc             (alloca           ) [ 0011111111111111111111111111100000]
trunc_ln          (partselect       ) [ 0000000000000000000000000000000000]
sext_ln25         (sext             ) [ 0000000000000000000000000000000000]
gmem_addr         (getelementptr    ) [ 0011111111110000000000000000000000]
spectopmodule_ln0 (spectopmodule    ) [ 0000000000000000000000000000000000]
specinterface_ln0 (specinterface    ) [ 0000000000000000000000000000000000]
specbitsmap_ln0   (specbitsmap      ) [ 0000000000000000000000000000000000]
specinterface_ln0 (specinterface    ) [ 0000000000000000000000000000000000]
specinterface_ln0 (specinterface    ) [ 0000000000000000000000000000000000]
specinterface_ln0 (specinterface    ) [ 0000000000000000000000000000000000]
specinterface_ln0 (specinterface    ) [ 0000000000000000000000000000000000]
specinterface_ln0 (specinterface    ) [ 0000000000000000000000000000000000]
specinterface_ln0 (specinterface    ) [ 0000000000000000000000000000000000]
specinterface_ln0 (specinterface    ) [ 0000000000000000000000000000000000]
empty             (readreq          ) [ 0000000000000000000000000000000000]
br_ln25           (br               ) [ 0000000011110000000000000000000000]
loop_index7       (phi              ) [ 0000000001110000000000000000000000]
empty_17          (add              ) [ 0000000011110000000000000000000000]
specpipeline_ln0  (specpipeline     ) [ 0000000000000000000000000000000000]
exitcond106       (icmp             ) [ 0000000001110000000000000000000000]
empty_18          (speclooptripcount) [ 0000000000000000000000000000000000]
br_ln0            (br               ) [ 0000000000000000000000000000000000]
gmem_addr_read    (read             ) [ 0000000001010000000000000000000000]
loop_index7_cast  (zext             ) [ 0000000000000000000000000000000000]
buffa_addr        (getelementptr    ) [ 0000000000000000000000000000000000]
store_ln25        (store            ) [ 0000000000000000000000000000000000]
br_ln0            (br               ) [ 0000000011110000000000000000000000]
trunc_ln1         (partselect       ) [ 0000000000000000000000000000000000]
sext_ln26         (sext             ) [ 0000000000000000000000000000000000]
gmem_addr_1       (getelementptr    ) [ 0000000000000111111111000000000000]
empty_19          (readreq          ) [ 0000000000000000000000000000000000]
br_ln26           (br               ) [ 0000000000000000001111000000000000]
loop_index4       (phi              ) [ 0000000000000000000111000000000000]
empty_20          (add              ) [ 0000000000000000001111000000000000]
specpipeline_ln0  (specpipeline     ) [ 0000000000000000000000000000000000]
exitcond95        (icmp             ) [ 0000000000000000000111000000000000]
empty_21          (speclooptripcount) [ 0000000000000000000000000000000000]
br_ln0            (br               ) [ 0000000000000000000000000000000000]
gmem_addr_1_read  (read             ) [ 0000000000000000000101000000000000]
loop_index4_cast  (zext             ) [ 0000000000000000000000000000000000]
buffb_addr        (getelementptr    ) [ 0000000000000000000000000000000000]
store_ln26        (store            ) [ 0000000000000000000000000000000000]
br_ln0            (br               ) [ 0000000000000000001111000000000000]
br_ln0            (br               ) [ 0000000000000000000000111000000000]
i                 (phi              ) [ 0000000000000000000000010000000000]
add_ln28          (add              ) [ 0000000000000000000000111000000000]
specpipeline_ln0  (specpipeline     ) [ 0000000000000000000000000000000000]
icmp_ln28         (icmp             ) [ 0000000000000000000000011000000000]
empty_22          (speclooptripcount) [ 0000000000000000000000000000000000]
br_ln28           (br               ) [ 0000000000000000000000000000000000]
i_cast            (zext             ) [ 0000000000000000000000011000000000]
buffa_addr_1      (getelementptr    ) [ 0000000000000000000000011000000000]
buffb_addr_1      (getelementptr    ) [ 0000000000000000000000011000000000]
specloopname_ln28 (specloopname     ) [ 0000000000000000000000000000000000]
buffa_load        (load             ) [ 0000000000000000000000000000000000]
buffb_load        (load             ) [ 0000000000000000000000000000000000]
add_ln29          (add              ) [ 0000000000000000000000000000000000]
buffc_addr        (getelementptr    ) [ 0000000000000000000000000000000000]
store_ln29        (store            ) [ 0000000000000000000000000000000000]
br_ln0            (br               ) [ 0000000000000000000000111000000000]
trunc_ln2         (partselect       ) [ 0000000000000000000000000000000000]
sext_ln32         (sext             ) [ 0000000000000000000000000000000000]
gmem_addr_2       (getelementptr    ) [ 0000000000000000000000000011111111]
empty_23          (writereq         ) [ 0000000000000000000000000000000000]
br_ln32           (br               ) [ 0000000000000000000000000111100000]
loop_index        (phi              ) [ 0000000000000000000000000010000000]
empty_24          (add              ) [ 0000000000000000000000000111100000]
specpipeline_ln0  (specpipeline     ) [ 0000000000000000000000000000000000]
exitcond3         (icmp             ) [ 0000000000000000000000000011100000]
empty_25          (speclooptripcount) [ 0000000000000000000000000000000000]
br_ln0            (br               ) [ 0000000000000000000000000000000000]
loop_index_cast   (zext             ) [ 0000000000000000000000000000000000]
buffc_addr_1      (getelementptr    ) [ 0000000000000000000000000011000000]
buffc_load        (load             ) [ 0000000000000000000000000010100000]
write_ln32        (write            ) [ 0000000000000000000000000000000000]
br_ln0            (br               ) [ 0000000000000000000000000111100000]
empty_26          (writeresp        ) [ 0000000000000000000000000000000000]
ret_ln34          (ret              ) [ 0000000000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="gmem">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="a">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="b">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="c">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="c"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i64"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i62.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_10"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_9"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_11"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteReq.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteResp.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="92" class="1004" name="buffa_alloca_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="1" slack="0"/>
<pin id="94" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="buffa/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="buffb_alloca_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="1" slack="0"/>
<pin id="98" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="buffb/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="buffc_alloca_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="1" slack="0"/>
<pin id="102" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="buffc/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="c_read_read_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="64" slack="0"/>
<pin id="106" dir="0" index="1" bw="64" slack="0"/>
<pin id="107" dir="1" index="2" bw="64" slack="19"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="c_read/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="b_read_read_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="64" slack="0"/>
<pin id="112" dir="0" index="1" bw="64" slack="0"/>
<pin id="113" dir="1" index="2" bw="64" slack="9"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="b_read/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="a_read_read_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="64" slack="0"/>
<pin id="118" dir="0" index="1" bw="64" slack="0"/>
<pin id="119" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="a_read/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="grp_readreq_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="1" slack="0"/>
<pin id="124" dir="0" index="1" bw="32" slack="1"/>
<pin id="125" dir="0" index="2" bw="5" slack="0"/>
<pin id="126" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="empty/2 "/>
</bind>
</comp>

<comp id="129" class="1004" name="gmem_addr_read_read_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="32" slack="0"/>
<pin id="131" dir="0" index="1" bw="32" slack="9"/>
<pin id="132" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gmem_addr_read/10 "/>
</bind>
</comp>

<comp id="134" class="1004" name="grp_readreq_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="1" slack="0"/>
<pin id="136" dir="0" index="1" bw="32" slack="0"/>
<pin id="137" dir="0" index="2" bw="5" slack="0"/>
<pin id="138" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="empty_19/12 "/>
</bind>
</comp>

<comp id="141" class="1004" name="gmem_addr_1_read_read_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="32" slack="0"/>
<pin id="143" dir="0" index="1" bw="32" slack="8"/>
<pin id="144" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gmem_addr_1_read/20 "/>
</bind>
</comp>

<comp id="146" class="1004" name="grp_writeresp_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="1" slack="0"/>
<pin id="148" dir="0" index="1" bw="32" slack="0"/>
<pin id="149" dir="0" index="2" bw="5" slack="0"/>
<pin id="150" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="writereq(1155) writeresp(1158) " fcode="writeresp"/>
<opset="empty_23/25 empty_26/29 "/>
</bind>
</comp>

<comp id="153" class="1004" name="write_ln32_write_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="0" slack="0"/>
<pin id="155" dir="0" index="1" bw="32" slack="3"/>
<pin id="156" dir="0" index="2" bw="32" slack="1"/>
<pin id="157" dir="0" index="3" bw="1" slack="0"/>
<pin id="158" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln32/28 "/>
</bind>
</comp>

<comp id="162" class="1004" name="buffa_addr_gep_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="164" dir="0" index="1" bw="1" slack="0"/>
<pin id="165" dir="0" index="2" bw="4" slack="0"/>
<pin id="166" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buffa_addr/11 "/>
</bind>
</comp>

<comp id="168" class="1004" name="grp_access_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="4" slack="0"/>
<pin id="170" dir="0" index="1" bw="32" slack="1"/>
<pin id="171" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="172" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln25/11 buffa_load/23 "/>
</bind>
</comp>

<comp id="174" class="1004" name="buffb_addr_gep_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="176" dir="0" index="1" bw="1" slack="0"/>
<pin id="177" dir="0" index="2" bw="4" slack="0"/>
<pin id="178" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buffb_addr/21 "/>
</bind>
</comp>

<comp id="180" class="1004" name="grp_access_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="4" slack="0"/>
<pin id="182" dir="0" index="1" bw="32" slack="1"/>
<pin id="183" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="184" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln26/21 buffb_load/23 "/>
</bind>
</comp>

<comp id="186" class="1004" name="buffa_addr_1_gep_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="188" dir="0" index="1" bw="1" slack="0"/>
<pin id="189" dir="0" index="2" bw="4" slack="0"/>
<pin id="190" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buffa_addr_1/23 "/>
</bind>
</comp>

<comp id="193" class="1004" name="buffb_addr_1_gep_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="195" dir="0" index="1" bw="1" slack="0"/>
<pin id="196" dir="0" index="2" bw="4" slack="0"/>
<pin id="197" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buffb_addr_1/23 "/>
</bind>
</comp>

<comp id="200" class="1004" name="buffc_addr_gep_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="202" dir="0" index="1" bw="1" slack="0"/>
<pin id="203" dir="0" index="2" bw="4" slack="1"/>
<pin id="204" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buffc_addr/24 "/>
</bind>
</comp>

<comp id="206" class="1004" name="grp_access_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="4" slack="0"/>
<pin id="208" dir="0" index="1" bw="32" slack="0"/>
<pin id="209" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="210" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln29/24 buffc_load/26 "/>
</bind>
</comp>

<comp id="212" class="1004" name="buffc_addr_1_gep_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="214" dir="0" index="1" bw="1" slack="0"/>
<pin id="215" dir="0" index="2" bw="4" slack="0"/>
<pin id="216" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buffc_addr_1/26 "/>
</bind>
</comp>

<comp id="219" class="1005" name="loop_index7_reg_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="4" slack="1"/>
<pin id="221" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="loop_index7 (phireg) "/>
</bind>
</comp>

<comp id="223" class="1004" name="loop_index7_phi_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="1" slack="1"/>
<pin id="225" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="226" dir="0" index="2" bw="4" slack="0"/>
<pin id="227" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="228" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="loop_index7/9 "/>
</bind>
</comp>

<comp id="231" class="1005" name="loop_index4_reg_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="4" slack="1"/>
<pin id="233" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="loop_index4 (phireg) "/>
</bind>
</comp>

<comp id="235" class="1004" name="loop_index4_phi_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="1" slack="1"/>
<pin id="237" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="238" dir="0" index="2" bw="4" slack="0"/>
<pin id="239" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="240" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="loop_index4/19 "/>
</bind>
</comp>

<comp id="243" class="1005" name="i_reg_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="4" slack="1"/>
<pin id="245" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="247" class="1004" name="i_phi_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="4" slack="0"/>
<pin id="249" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="250" dir="0" index="2" bw="1" slack="1"/>
<pin id="251" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="252" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/23 "/>
</bind>
</comp>

<comp id="254" class="1005" name="loop_index_reg_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="4" slack="1"/>
<pin id="256" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="loop_index (phireg) "/>
</bind>
</comp>

<comp id="258" class="1004" name="loop_index_phi_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="1" slack="1"/>
<pin id="260" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="261" dir="0" index="2" bw="4" slack="0"/>
<pin id="262" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="263" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="loop_index/26 "/>
</bind>
</comp>

<comp id="265" class="1004" name="trunc_ln_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="62" slack="0"/>
<pin id="267" dir="0" index="1" bw="64" slack="0"/>
<pin id="268" dir="0" index="2" bw="3" slack="0"/>
<pin id="269" dir="0" index="3" bw="7" slack="0"/>
<pin id="270" dir="1" index="4" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/1 "/>
</bind>
</comp>

<comp id="275" class="1004" name="sext_ln25_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="62" slack="0"/>
<pin id="277" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln25/1 "/>
</bind>
</comp>

<comp id="279" class="1004" name="gmem_addr_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="64" slack="0"/>
<pin id="281" dir="0" index="1" bw="64" slack="0"/>
<pin id="282" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr/1 "/>
</bind>
</comp>

<comp id="285" class="1004" name="empty_17_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="4" slack="0"/>
<pin id="287" dir="0" index="1" bw="1" slack="0"/>
<pin id="288" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty_17/9 "/>
</bind>
</comp>

<comp id="291" class="1004" name="exitcond106_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="4" slack="0"/>
<pin id="293" dir="0" index="1" bw="4" slack="0"/>
<pin id="294" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond106/9 "/>
</bind>
</comp>

<comp id="297" class="1004" name="loop_index7_cast_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="4" slack="2"/>
<pin id="299" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="loop_index7_cast/11 "/>
</bind>
</comp>

<comp id="302" class="1004" name="trunc_ln1_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="62" slack="0"/>
<pin id="304" dir="0" index="1" bw="64" slack="9"/>
<pin id="305" dir="0" index="2" bw="3" slack="0"/>
<pin id="306" dir="0" index="3" bw="7" slack="0"/>
<pin id="307" dir="1" index="4" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln1/12 "/>
</bind>
</comp>

<comp id="311" class="1004" name="sext_ln26_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="62" slack="0"/>
<pin id="313" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln26/12 "/>
</bind>
</comp>

<comp id="315" class="1004" name="gmem_addr_1_fu_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="64" slack="0"/>
<pin id="317" dir="0" index="1" bw="64" slack="0"/>
<pin id="318" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr_1/12 "/>
</bind>
</comp>

<comp id="322" class="1004" name="empty_20_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="4" slack="0"/>
<pin id="324" dir="0" index="1" bw="1" slack="0"/>
<pin id="325" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty_20/19 "/>
</bind>
</comp>

<comp id="328" class="1004" name="exitcond95_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="4" slack="0"/>
<pin id="330" dir="0" index="1" bw="4" slack="0"/>
<pin id="331" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond95/19 "/>
</bind>
</comp>

<comp id="334" class="1004" name="loop_index4_cast_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="4" slack="2"/>
<pin id="336" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="loop_index4_cast/21 "/>
</bind>
</comp>

<comp id="339" class="1004" name="add_ln28_fu_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="4" slack="0"/>
<pin id="341" dir="0" index="1" bw="1" slack="0"/>
<pin id="342" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln28/23 "/>
</bind>
</comp>

<comp id="345" class="1004" name="icmp_ln28_fu_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="4" slack="0"/>
<pin id="347" dir="0" index="1" bw="4" slack="0"/>
<pin id="348" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln28/23 "/>
</bind>
</comp>

<comp id="351" class="1004" name="i_cast_fu_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="4" slack="0"/>
<pin id="353" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i_cast/23 "/>
</bind>
</comp>

<comp id="357" class="1004" name="add_ln29_fu_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="32" slack="0"/>
<pin id="359" dir="0" index="1" bw="32" slack="0"/>
<pin id="360" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln29/24 "/>
</bind>
</comp>

<comp id="364" class="1004" name="trunc_ln2_fu_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="62" slack="0"/>
<pin id="366" dir="0" index="1" bw="64" slack="19"/>
<pin id="367" dir="0" index="2" bw="3" slack="0"/>
<pin id="368" dir="0" index="3" bw="7" slack="0"/>
<pin id="369" dir="1" index="4" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln2/25 "/>
</bind>
</comp>

<comp id="373" class="1004" name="sext_ln32_fu_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="62" slack="0"/>
<pin id="375" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln32/25 "/>
</bind>
</comp>

<comp id="377" class="1004" name="gmem_addr_2_fu_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="64" slack="0"/>
<pin id="379" dir="0" index="1" bw="64" slack="0"/>
<pin id="380" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr_2/25 "/>
</bind>
</comp>

<comp id="384" class="1004" name="empty_24_fu_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="4" slack="0"/>
<pin id="386" dir="0" index="1" bw="1" slack="0"/>
<pin id="387" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty_24/26 "/>
</bind>
</comp>

<comp id="390" class="1004" name="exitcond3_fu_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="4" slack="0"/>
<pin id="392" dir="0" index="1" bw="4" slack="0"/>
<pin id="393" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond3/26 "/>
</bind>
</comp>

<comp id="396" class="1004" name="loop_index_cast_fu_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="4" slack="0"/>
<pin id="398" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="loop_index_cast/26 "/>
</bind>
</comp>

<comp id="401" class="1005" name="c_read_reg_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="64" slack="19"/>
<pin id="403" dir="1" index="1" bw="64" slack="19"/>
</pin_list>
<bind>
<opset="c_read "/>
</bind>
</comp>

<comp id="406" class="1005" name="b_read_reg_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="64" slack="9"/>
<pin id="408" dir="1" index="1" bw="64" slack="9"/>
</pin_list>
<bind>
<opset="b_read "/>
</bind>
</comp>

<comp id="411" class="1005" name="gmem_addr_reg_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="32" slack="1"/>
<pin id="413" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr "/>
</bind>
</comp>

<comp id="417" class="1005" name="empty_17_reg_417">
<pin_list>
<pin id="418" dir="0" index="0" bw="4" slack="0"/>
<pin id="419" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="empty_17 "/>
</bind>
</comp>

<comp id="422" class="1005" name="exitcond106_reg_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="1" slack="1"/>
<pin id="424" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond106 "/>
</bind>
</comp>

<comp id="426" class="1005" name="gmem_addr_read_reg_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="32" slack="1"/>
<pin id="428" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr_read "/>
</bind>
</comp>

<comp id="431" class="1005" name="gmem_addr_1_reg_431">
<pin_list>
<pin id="432" dir="0" index="0" bw="32" slack="1"/>
<pin id="433" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr_1 "/>
</bind>
</comp>

<comp id="437" class="1005" name="empty_20_reg_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="4" slack="0"/>
<pin id="439" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="empty_20 "/>
</bind>
</comp>

<comp id="442" class="1005" name="exitcond95_reg_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="1" slack="1"/>
<pin id="444" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond95 "/>
</bind>
</comp>

<comp id="446" class="1005" name="gmem_addr_1_read_reg_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="32" slack="1"/>
<pin id="448" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr_1_read "/>
</bind>
</comp>

<comp id="451" class="1005" name="add_ln28_reg_451">
<pin_list>
<pin id="452" dir="0" index="0" bw="4" slack="0"/>
<pin id="453" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="add_ln28 "/>
</bind>
</comp>

<comp id="456" class="1005" name="icmp_ln28_reg_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="1" slack="1"/>
<pin id="458" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln28 "/>
</bind>
</comp>

<comp id="460" class="1005" name="i_cast_reg_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="64" slack="1"/>
<pin id="462" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="i_cast "/>
</bind>
</comp>

<comp id="465" class="1005" name="buffa_addr_1_reg_465">
<pin_list>
<pin id="466" dir="0" index="0" bw="4" slack="1"/>
<pin id="467" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="buffa_addr_1 "/>
</bind>
</comp>

<comp id="470" class="1005" name="buffb_addr_1_reg_470">
<pin_list>
<pin id="471" dir="0" index="0" bw="4" slack="1"/>
<pin id="472" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="buffb_addr_1 "/>
</bind>
</comp>

<comp id="475" class="1005" name="gmem_addr_2_reg_475">
<pin_list>
<pin id="476" dir="0" index="0" bw="32" slack="2"/>
<pin id="477" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="gmem_addr_2 "/>
</bind>
</comp>

<comp id="481" class="1005" name="empty_24_reg_481">
<pin_list>
<pin id="482" dir="0" index="0" bw="4" slack="0"/>
<pin id="483" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="empty_24 "/>
</bind>
</comp>

<comp id="486" class="1005" name="exitcond3_reg_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="1" slack="1"/>
<pin id="488" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond3 "/>
</bind>
</comp>

<comp id="490" class="1005" name="buffc_addr_1_reg_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="4" slack="1"/>
<pin id="492" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="buffc_addr_1 "/>
</bind>
</comp>

<comp id="495" class="1005" name="buffc_load_reg_495">
<pin_list>
<pin id="496" dir="0" index="0" bw="32" slack="1"/>
<pin id="497" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="buffc_load "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="95"><net_src comp="10" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="99"><net_src comp="10" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="103"><net_src comp="10" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="108"><net_src comp="8" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="109"><net_src comp="6" pin="0"/><net_sink comp="104" pin=1"/></net>

<net id="114"><net_src comp="8" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="115"><net_src comp="4" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="120"><net_src comp="8" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="121"><net_src comp="2" pin="0"/><net_sink comp="116" pin=1"/></net>

<net id="127"><net_src comp="18" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="128"><net_src comp="20" pin="0"/><net_sink comp="122" pin=2"/></net>

<net id="133"><net_src comp="76" pin="0"/><net_sink comp="129" pin=0"/></net>

<net id="139"><net_src comp="18" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="140"><net_src comp="20" pin="0"/><net_sink comp="134" pin=2"/></net>

<net id="145"><net_src comp="76" pin="0"/><net_sink comp="141" pin=0"/></net>

<net id="151"><net_src comp="84" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="152"><net_src comp="20" pin="0"/><net_sink comp="146" pin=2"/></net>

<net id="159"><net_src comp="86" pin="0"/><net_sink comp="153" pin=0"/></net>

<net id="160"><net_src comp="88" pin="0"/><net_sink comp="153" pin=3"/></net>

<net id="161"><net_src comp="90" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="167"><net_src comp="78" pin="0"/><net_sink comp="162" pin=1"/></net>

<net id="173"><net_src comp="162" pin="3"/><net_sink comp="168" pin=0"/></net>

<net id="179"><net_src comp="78" pin="0"/><net_sink comp="174" pin=1"/></net>

<net id="185"><net_src comp="174" pin="3"/><net_sink comp="180" pin=0"/></net>

<net id="191"><net_src comp="78" pin="0"/><net_sink comp="186" pin=1"/></net>

<net id="192"><net_src comp="186" pin="3"/><net_sink comp="168" pin=0"/></net>

<net id="198"><net_src comp="78" pin="0"/><net_sink comp="193" pin=1"/></net>

<net id="199"><net_src comp="193" pin="3"/><net_sink comp="180" pin=0"/></net>

<net id="205"><net_src comp="78" pin="0"/><net_sink comp="200" pin=1"/></net>

<net id="211"><net_src comp="200" pin="3"/><net_sink comp="206" pin=0"/></net>

<net id="217"><net_src comp="78" pin="0"/><net_sink comp="212" pin=1"/></net>

<net id="218"><net_src comp="212" pin="3"/><net_sink comp="206" pin=0"/></net>

<net id="222"><net_src comp="58" pin="0"/><net_sink comp="219" pin=0"/></net>

<net id="229"><net_src comp="219" pin="1"/><net_sink comp="223" pin=0"/></net>

<net id="230"><net_src comp="223" pin="4"/><net_sink comp="219" pin=0"/></net>

<net id="234"><net_src comp="58" pin="0"/><net_sink comp="231" pin=0"/></net>

<net id="241"><net_src comp="231" pin="1"/><net_sink comp="235" pin=0"/></net>

<net id="242"><net_src comp="235" pin="4"/><net_sink comp="231" pin=0"/></net>

<net id="246"><net_src comp="58" pin="0"/><net_sink comp="243" pin=0"/></net>

<net id="253"><net_src comp="243" pin="1"/><net_sink comp="247" pin=2"/></net>

<net id="257"><net_src comp="58" pin="0"/><net_sink comp="254" pin=0"/></net>

<net id="264"><net_src comp="254" pin="1"/><net_sink comp="258" pin=0"/></net>

<net id="271"><net_src comp="12" pin="0"/><net_sink comp="265" pin=0"/></net>

<net id="272"><net_src comp="116" pin="2"/><net_sink comp="265" pin=1"/></net>

<net id="273"><net_src comp="14" pin="0"/><net_sink comp="265" pin=2"/></net>

<net id="274"><net_src comp="16" pin="0"/><net_sink comp="265" pin=3"/></net>

<net id="278"><net_src comp="265" pin="4"/><net_sink comp="275" pin=0"/></net>

<net id="283"><net_src comp="0" pin="0"/><net_sink comp="279" pin=0"/></net>

<net id="284"><net_src comp="275" pin="1"/><net_sink comp="279" pin=1"/></net>

<net id="289"><net_src comp="223" pin="4"/><net_sink comp="285" pin=0"/></net>

<net id="290"><net_src comp="60" pin="0"/><net_sink comp="285" pin=1"/></net>

<net id="295"><net_src comp="223" pin="4"/><net_sink comp="291" pin=0"/></net>

<net id="296"><net_src comp="70" pin="0"/><net_sink comp="291" pin=1"/></net>

<net id="300"><net_src comp="219" pin="1"/><net_sink comp="297" pin=0"/></net>

<net id="301"><net_src comp="297" pin="1"/><net_sink comp="162" pin=2"/></net>

<net id="308"><net_src comp="12" pin="0"/><net_sink comp="302" pin=0"/></net>

<net id="309"><net_src comp="14" pin="0"/><net_sink comp="302" pin=2"/></net>

<net id="310"><net_src comp="16" pin="0"/><net_sink comp="302" pin=3"/></net>

<net id="314"><net_src comp="302" pin="4"/><net_sink comp="311" pin=0"/></net>

<net id="319"><net_src comp="0" pin="0"/><net_sink comp="315" pin=0"/></net>

<net id="320"><net_src comp="311" pin="1"/><net_sink comp="315" pin=1"/></net>

<net id="321"><net_src comp="315" pin="2"/><net_sink comp="134" pin=1"/></net>

<net id="326"><net_src comp="235" pin="4"/><net_sink comp="322" pin=0"/></net>

<net id="327"><net_src comp="60" pin="0"/><net_sink comp="322" pin=1"/></net>

<net id="332"><net_src comp="235" pin="4"/><net_sink comp="328" pin=0"/></net>

<net id="333"><net_src comp="70" pin="0"/><net_sink comp="328" pin=1"/></net>

<net id="337"><net_src comp="231" pin="1"/><net_sink comp="334" pin=0"/></net>

<net id="338"><net_src comp="334" pin="1"/><net_sink comp="174" pin=2"/></net>

<net id="343"><net_src comp="247" pin="4"/><net_sink comp="339" pin=0"/></net>

<net id="344"><net_src comp="60" pin="0"/><net_sink comp="339" pin=1"/></net>

<net id="349"><net_src comp="247" pin="4"/><net_sink comp="345" pin=0"/></net>

<net id="350"><net_src comp="70" pin="0"/><net_sink comp="345" pin=1"/></net>

<net id="354"><net_src comp="247" pin="4"/><net_sink comp="351" pin=0"/></net>

<net id="355"><net_src comp="351" pin="1"/><net_sink comp="186" pin=2"/></net>

<net id="356"><net_src comp="351" pin="1"/><net_sink comp="193" pin=2"/></net>

<net id="361"><net_src comp="180" pin="3"/><net_sink comp="357" pin=0"/></net>

<net id="362"><net_src comp="168" pin="3"/><net_sink comp="357" pin=1"/></net>

<net id="363"><net_src comp="357" pin="2"/><net_sink comp="206" pin=1"/></net>

<net id="370"><net_src comp="12" pin="0"/><net_sink comp="364" pin=0"/></net>

<net id="371"><net_src comp="14" pin="0"/><net_sink comp="364" pin=2"/></net>

<net id="372"><net_src comp="16" pin="0"/><net_sink comp="364" pin=3"/></net>

<net id="376"><net_src comp="364" pin="4"/><net_sink comp="373" pin=0"/></net>

<net id="381"><net_src comp="0" pin="0"/><net_sink comp="377" pin=0"/></net>

<net id="382"><net_src comp="373" pin="1"/><net_sink comp="377" pin=1"/></net>

<net id="383"><net_src comp="377" pin="2"/><net_sink comp="146" pin=1"/></net>

<net id="388"><net_src comp="258" pin="4"/><net_sink comp="384" pin=0"/></net>

<net id="389"><net_src comp="60" pin="0"/><net_sink comp="384" pin=1"/></net>

<net id="394"><net_src comp="258" pin="4"/><net_sink comp="390" pin=0"/></net>

<net id="395"><net_src comp="70" pin="0"/><net_sink comp="390" pin=1"/></net>

<net id="399"><net_src comp="258" pin="4"/><net_sink comp="396" pin=0"/></net>

<net id="400"><net_src comp="396" pin="1"/><net_sink comp="212" pin=2"/></net>

<net id="404"><net_src comp="104" pin="2"/><net_sink comp="401" pin=0"/></net>

<net id="405"><net_src comp="401" pin="1"/><net_sink comp="364" pin=1"/></net>

<net id="409"><net_src comp="110" pin="2"/><net_sink comp="406" pin=0"/></net>

<net id="410"><net_src comp="406" pin="1"/><net_sink comp="302" pin=1"/></net>

<net id="414"><net_src comp="279" pin="2"/><net_sink comp="411" pin=0"/></net>

<net id="415"><net_src comp="411" pin="1"/><net_sink comp="122" pin=1"/></net>

<net id="416"><net_src comp="411" pin="1"/><net_sink comp="129" pin=1"/></net>

<net id="420"><net_src comp="285" pin="2"/><net_sink comp="417" pin=0"/></net>

<net id="421"><net_src comp="417" pin="1"/><net_sink comp="223" pin=2"/></net>

<net id="425"><net_src comp="291" pin="2"/><net_sink comp="422" pin=0"/></net>

<net id="429"><net_src comp="129" pin="2"/><net_sink comp="426" pin=0"/></net>

<net id="430"><net_src comp="426" pin="1"/><net_sink comp="168" pin=1"/></net>

<net id="434"><net_src comp="315" pin="2"/><net_sink comp="431" pin=0"/></net>

<net id="435"><net_src comp="431" pin="1"/><net_sink comp="134" pin=1"/></net>

<net id="436"><net_src comp="431" pin="1"/><net_sink comp="141" pin=1"/></net>

<net id="440"><net_src comp="322" pin="2"/><net_sink comp="437" pin=0"/></net>

<net id="441"><net_src comp="437" pin="1"/><net_sink comp="235" pin=2"/></net>

<net id="445"><net_src comp="328" pin="2"/><net_sink comp="442" pin=0"/></net>

<net id="449"><net_src comp="141" pin="2"/><net_sink comp="446" pin=0"/></net>

<net id="450"><net_src comp="446" pin="1"/><net_sink comp="180" pin=1"/></net>

<net id="454"><net_src comp="339" pin="2"/><net_sink comp="451" pin=0"/></net>

<net id="455"><net_src comp="451" pin="1"/><net_sink comp="247" pin=0"/></net>

<net id="459"><net_src comp="345" pin="2"/><net_sink comp="456" pin=0"/></net>

<net id="463"><net_src comp="351" pin="1"/><net_sink comp="460" pin=0"/></net>

<net id="464"><net_src comp="460" pin="1"/><net_sink comp="200" pin=2"/></net>

<net id="468"><net_src comp="186" pin="3"/><net_sink comp="465" pin=0"/></net>

<net id="469"><net_src comp="465" pin="1"/><net_sink comp="168" pin=0"/></net>

<net id="473"><net_src comp="193" pin="3"/><net_sink comp="470" pin=0"/></net>

<net id="474"><net_src comp="470" pin="1"/><net_sink comp="180" pin=0"/></net>

<net id="478"><net_src comp="377" pin="2"/><net_sink comp="475" pin=0"/></net>

<net id="479"><net_src comp="475" pin="1"/><net_sink comp="153" pin=1"/></net>

<net id="480"><net_src comp="475" pin="1"/><net_sink comp="146" pin=1"/></net>

<net id="484"><net_src comp="384" pin="2"/><net_sink comp="481" pin=0"/></net>

<net id="485"><net_src comp="481" pin="1"/><net_sink comp="258" pin=2"/></net>

<net id="489"><net_src comp="390" pin="2"/><net_sink comp="486" pin=0"/></net>

<net id="493"><net_src comp="212" pin="3"/><net_sink comp="490" pin=0"/></net>

<net id="494"><net_src comp="490" pin="1"/><net_sink comp="206" pin=0"/></net>

<net id="498"><net_src comp="206" pin="3"/><net_sink comp="495" pin=0"/></net>

<net id="499"><net_src comp="495" pin="1"/><net_sink comp="153" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: gmem | {25 28 29 30 31 32 33 }
 - Input state : 
	Port: vadd : gmem | {2 3 4 5 6 7 8 10 12 13 14 15 16 17 18 20 }
	Port: vadd : a | {1 }
	Port: vadd : b | {1 }
	Port: vadd : c | {1 }
  - Chain level:
	State 1
		sext_ln25 : 1
		gmem_addr : 2
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
		empty_17 : 1
		exitcond106 : 1
		br_ln0 : 2
	State 10
	State 11
		buffa_addr : 1
		store_ln25 : 2
	State 12
		sext_ln26 : 1
		gmem_addr_1 : 2
		empty_19 : 3
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
		empty_20 : 1
		exitcond95 : 1
		br_ln0 : 2
	State 20
	State 21
		buffb_addr : 1
		store_ln26 : 2
	State 22
	State 23
		add_ln28 : 1
		icmp_ln28 : 1
		br_ln28 : 2
		i_cast : 1
		buffa_addr_1 : 2
		buffa_load : 3
		buffb_addr_1 : 2
		buffb_load : 3
	State 24
		add_ln29 : 1
		store_ln29 : 2
	State 25
		sext_ln32 : 1
		gmem_addr_2 : 2
		empty_23 : 3
	State 26
		empty_24 : 1
		exitcond3 : 1
		br_ln0 : 2
		loop_index_cast : 1
		buffc_addr_1 : 2
		buffc_load : 3
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------|---------|---------|
| Operation|        Functional Unit       |    FF   |   LUT   |
|----------|------------------------------|---------|---------|
|          |        empty_17_fu_285       |    0    |    13   |
|          |        empty_20_fu_322       |    0    |    13   |
|    add   |        add_ln28_fu_339       |    0    |    13   |
|          |        add_ln29_fu_357       |    0    |    39   |
|          |        empty_24_fu_384       |    0    |    13   |
|----------|------------------------------|---------|---------|
|          |      exitcond106_fu_291      |    0    |    9    |
|   icmp   |       exitcond95_fu_328      |    0    |    9    |
|          |       icmp_ln28_fu_345       |    0    |    9    |
|          |       exitcond3_fu_390       |    0    |    9    |
|----------|------------------------------|---------|---------|
|          |      c_read_read_fu_104      |    0    |    0    |
|          |      b_read_read_fu_110      |    0    |    0    |
|   read   |      a_read_read_fu_116      |    0    |    0    |
|          |  gmem_addr_read_read_fu_129  |    0    |    0    |
|          | gmem_addr_1_read_read_fu_141 |    0    |    0    |
|----------|------------------------------|---------|---------|
|  readreq |      grp_readreq_fu_122      |    0    |    0    |
|          |      grp_readreq_fu_134      |    0    |    0    |
|----------|------------------------------|---------|---------|
| writeresp|     grp_writeresp_fu_146     |    0    |    0    |
|----------|------------------------------|---------|---------|
|   write  |    write_ln32_write_fu_153   |    0    |    0    |
|----------|------------------------------|---------|---------|
|          |        trunc_ln_fu_265       |    0    |    0    |
|partselect|       trunc_ln1_fu_302       |    0    |    0    |
|          |       trunc_ln2_fu_364       |    0    |    0    |
|----------|------------------------------|---------|---------|
|          |       sext_ln25_fu_275       |    0    |    0    |
|   sext   |       sext_ln26_fu_311       |    0    |    0    |
|          |       sext_ln32_fu_373       |    0    |    0    |
|----------|------------------------------|---------|---------|
|          |    loop_index7_cast_fu_297   |    0    |    0    |
|   zext   |    loop_index4_cast_fu_334   |    0    |    0    |
|          |         i_cast_fu_351        |    0    |    0    |
|          |    loop_index_cast_fu_396    |    0    |    0    |
|----------|------------------------------|---------|---------|
|   Total  |                              |    0    |   127   |
|----------|------------------------------|---------|---------|

Memories:
+-----+--------+--------+--------+
|     |  BRAM  |   FF   |   LUT  |
+-----+--------+--------+--------+
|buffa|    0   |   64   |    5   |
|buffb|    0   |   64   |    5   |
|buffc|    0   |   64   |    5   |
+-----+--------+--------+--------+
|Total|    0   |   192  |   15   |
+-----+--------+--------+--------+

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
|    add_ln28_reg_451    |    4   |
|     b_read_reg_406     |   64   |
|  buffa_addr_1_reg_465  |    4   |
|  buffb_addr_1_reg_470  |    4   |
|  buffc_addr_1_reg_490  |    4   |
|   buffc_load_reg_495   |   32   |
|     c_read_reg_401     |   64   |
|    empty_17_reg_417    |    4   |
|    empty_20_reg_437    |    4   |
|    empty_24_reg_481    |    4   |
|   exitcond106_reg_422  |    1   |
|    exitcond3_reg_486   |    1   |
|   exitcond95_reg_442   |    1   |
|gmem_addr_1_read_reg_446|   32   |
|   gmem_addr_1_reg_431  |   32   |
|   gmem_addr_2_reg_475  |   32   |
| gmem_addr_read_reg_426 |   32   |
|    gmem_addr_reg_411   |   32   |
|     i_cast_reg_460     |   64   |
|        i_reg_243       |    4   |
|    icmp_ln28_reg_456   |    1   |
|   loop_index4_reg_231  |    4   |
|   loop_index7_reg_219  |    4   |
|   loop_index_reg_254   |    4   |
+------------------------+--------+
|          Total         |   432  |
+------------------------+--------+

* Multiplexer (MUX) list: 
|----------------------|------|------|------|--------||---------||---------|
|         Comp         |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|----------------------|------|------|------|--------||---------||---------|
|  grp_readreq_fu_134  |  p1  |   2  |  32  |   64   ||    9    |
| grp_writeresp_fu_146 |  p0  |   2  |   1  |    2   |
| grp_writeresp_fu_146 |  p1  |   2  |  32  |   64   ||    9    |
|   grp_access_fu_168  |  p0  |   3  |   4  |   12   ||    14   |
|   grp_access_fu_180  |  p0  |   3  |   4  |   12   ||    14   |
|   grp_access_fu_206  |  p0  |   3  |   4  |   12   ||    14   |
|  loop_index7_reg_219 |  p0  |   2  |   4  |    8   ||    9    |
|  loop_index4_reg_231 |  p0  |   2  |   4  |    8   ||    9    |
|----------------------|------|------|------|--------||---------||---------|
|         Total        |      |      |      |   182  || 13.0619 ||    78   |
|----------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |  BRAM  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    -   |    -   |    0   |   127  |
|   Memory  |    0   |    -   |   192  |   15   |
|Multiplexer|    -   |   13   |    -   |   78   |
|  Register |    -   |    -   |   432  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    0   |   13   |   624  |   220  |
+-----------+--------+--------+--------+--------+
