$date
	Mon Feb  6 12:36:24 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb $end
$var wire 4 ! q [3:0] $end
$var reg 1 " clk $end
$var reg 1 # m $end
$scope module uut $end
$var wire 1 " clk $end
$var wire 1 # m $end
$var wire 4 $ q [3:0] $end
$var wire 3 % clk1 [2:0] $end
$var reg 1 & m_reg $end
$var reg 1 ' rst $end
$scope module f0 $end
$var wire 1 " clk $end
$var wire 1 ( j $end
$var wire 1 ) k $end
$var wire 1 ' rst $end
$var reg 2 * jk [1:0] $end
$var reg 1 + q $end
$upscope $end
$scope module f1 $end
$var wire 1 , clk $end
$var wire 1 - j $end
$var wire 1 . k $end
$var wire 1 ' rst $end
$var reg 2 / jk [1:0] $end
$var reg 1 0 q $end
$upscope $end
$scope module f2 $end
$var wire 1 1 clk $end
$var wire 1 2 j $end
$var wire 1 3 k $end
$var wire 1 ' rst $end
$var reg 2 4 jk [1:0] $end
$var reg 1 5 q $end
$upscope $end
$scope module f3 $end
$var wire 1 6 clk $end
$var wire 1 7 j $end
$var wire 1 8 k $end
$var wire 1 ' rst $end
$var reg 2 9 jk [1:0] $end
$var reg 1 : q $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
1:
b11 9
18
17
06
15
b11 4
13
12
01
10
b11 /
1.
1-
0,
1+
b11 *
1)
1(
0'
1&
b0 %
b1111 $
1#
0"
b1111 !
$end
#1
1"
#2
1,
b1 %
b1110 !
b1110 $
0+
0"
#3
1"
#4
0,
b0 %
00
05
b0 !
b0 $
0:
0&
1'
0"
0#
#5
1"
#6
1,
b1 %
b1 !
b1 $
1+
0'
0"
#7
1"
#8
11
10
0,
b10 %
b10 !
b10 $
0+
0"
#9
1"
#10
1,
b11 %
b11 !
b11 $
1+
0"
#11
1"
#12
16
15
01
00
0,
b100 %
b100 !
b100 $
0+
0"
#13
1"
#14
1,
b101 %
b101 !
b101 $
1+
0"
#15
1"
#16
11
10
0,
b110 %
b110 !
b110 $
0+
0"
#17
1"
#18
1,
b111 %
b111 !
b111 $
1+
0"
#19
1"
#20
1:
06
05
01
00
0,
b0 %
b1000 !
b1000 $
0+
0"
#21
1"
#22
1,
b1 %
b1001 !
b1001 $
1+
0"
#23
1"
#24
1,
16
11
b111 %
0:
b0 !
b0 $
0+
1&
1'
0"
1#
#25
1"
#26
1:
06
15
01
10
0,
b0 %
b1111 !
b1111 $
1+
0'
0"
#27
1"
#28
1,
b1 %
b1110 !
b1110 $
0+
0"
#29
1"
#30
11
00
0,
b10 %
b1101 !
b1101 $
1+
0"
#31
1"
#32
01
b0 %
05
0:
b0 !
b0 $
0+
0&
1'
0"
0#
#33
1"
#34
1,
b1 %
b1 !
b1 $
1+
0'
0"
#35
1"
#36
11
10
0,
b10 %
b10 !
b10 $
0+
0"
#37
1"
#38
1,
b11 %
b11 !
b11 $
1+
0"
#39
1"
#40
16
15
01
00
0,
b100 %
b100 !
b100 $
0+
0"
#41
1"
#42
1,
b101 %
b101 !
b101 $
1+
0"
#43
1"
#44
11
10
0,
b110 %
b110 !
b110 $
0+
0"
