{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1571311214203 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1571311214204 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 17 08:20:13 2019 " "Processing started: Thu Oct 17 08:20:13 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1571311214204 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571311214204 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off relogio-despertador-digital -c relogio-despertador-digital " "Command: quartus_map --read_settings_files=on --write_settings_files=off relogio-despertador-digital -c relogio-despertador-digital" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571311214205 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1571311214615 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1571311214615 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "relogio-despertador-digital.vhd 2 1 " "Found 2 design units, including 1 entities, in source file relogio-despertador-digital.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 relogiodespertador2-configuracao " "Found design unit 1: relogiodespertador2-configuracao" {  } { { "relogio-despertador-digital.vhd" "" { Text "/home/henriquedavid/Documentos/VHDL/relogio-despertador-digital/relogio-despertador-digital.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571311231100 ""} { "Info" "ISGN_ENTITY_NAME" "1 relogiodespertador2 " "Found entity 1: relogiodespertador2" {  } { { "relogio-despertador-digital.vhd" "" { Text "/home/henriquedavid/Documentos/VHDL/relogio-despertador-digital/relogio-despertador-digital.vhd" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571311231100 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571311231100 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decodificador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file decodificador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decodificador-decod " "Found design unit 1: decodificador-decod" {  } { { "decodificador.vhd" "" { Text "/home/henriquedavid/Documentos/VHDL/relogio-despertador-digital/decodificador.vhd" 6 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571311231101 ""} { "Info" "ISGN_ENTITY_NAME" "1 decodificador " "Found entity 1: decodificador" {  } { { "decodificador.vhd" "" { Text "/home/henriquedavid/Documentos/VHDL/relogio-despertador-digital/decodificador.vhd" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571311231101 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571311231101 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "codificadordeteclado.vhd 2 1 " "Found 2 design units, including 1 entities, in source file codificadordeteclado.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 codificadordeteclado-codificador " "Found design unit 1: codificadordeteclado-codificador" {  } { { "codificadordeteclado.vhd" "" { Text "/home/henriquedavid/Documentos/VHDL/relogio-despertador-digital/codificadordeteclado.vhd" 6 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571311231102 ""} { "Info" "ISGN_ENTITY_NAME" "1 codificadordeteclado " "Found entity 1: codificadordeteclado" {  } { { "codificadordeteclado.vhd" "" { Text "/home/henriquedavid/Documentos/VHDL/relogio-despertador-digital/codificadordeteclado.vhd" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571311231102 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571311231102 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_4x1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux_4x1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_4x1-structural " "Found design unit 1: mux_4x1-structural" {  } { { "mux_4x1.vhd" "" { Text "/home/henriquedavid/Documentos/VHDL/relogio-despertador-digital/mux_4x1.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571311231103 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_4x1 " "Found entity 1: mux_4x1" {  } { { "mux_4x1.vhd" "" { Text "/home/henriquedavid/Documentos/VHDL/relogio-despertador-digital/mux_4x1.vhd" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571311231103 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571311231103 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "relogiodespertador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file relogiodespertador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 relogiodespertador-configuracao " "Found design unit 1: relogiodespertador-configuracao" {  } { { "relogiodespertador.vhd" "" { Text "/home/henriquedavid/Documentos/VHDL/relogio-despertador-digital/relogiodespertador.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571311231104 ""} { "Info" "ISGN_ENTITY_NAME" "1 relogiodespertador " "Found entity 1: relogiodespertador" {  } { { "relogiodespertador.vhd" "" { Text "/home/henriquedavid/Documentos/VHDL/relogio-despertador-digital/relogiodespertador.vhd" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571311231104 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571311231104 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "codificadorteclado_esq.bdf 1 1 " "Found 1 design units, including 1 entities, in source file codificadorteclado_esq.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 codificadorteclado_esq " "Found entity 1: codificadorteclado_esq" {  } { { "codificadorteclado_esq.bdf" "" { Schematic "/home/henriquedavid/Documentos/VHDL/relogio-despertador-digital/codificadorteclado_esq.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571311231105 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571311231105 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_4x1_esq.bdf 1 1 " "Found 1 design units, including 1 entities, in source file mux_4x1_esq.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_4x1_esq " "Found entity 1: mux_4x1_esq" {  } { { "mux_4x1_esq.bdf" "" { Schematic "/home/henriquedavid/Documentos/VHDL/relogio-despertador-digital/mux_4x1_esq.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571311231105 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571311231105 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux4x1_4bits.bdf 1 1 " "Found 1 design units, including 1 entities, in source file mux4x1_4bits.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux4x1_4bits " "Found entity 1: mux4x1_4bits" {  } { { "mux4x1_4bits.bdf" "" { Schematic "/home/henriquedavid/Documentos/VHDL/relogio-despertador-digital/mux4x1_4bits.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571311231106 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571311231106 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decodificador_esq.bdf 1 1 " "Found 1 design units, including 1 entities, in source file decodificador_esq.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 decodificador_esq " "Found entity 1: decodificador_esq" {  } { { "decodificador_esq.bdf" "" { Schematic "/home/henriquedavid/Documentos/VHDL/relogio-despertador-digital/decodificador_esq.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571311231106 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571311231106 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "completo.bdf 1 1 " "Found 1 design units, including 1 entities, in source file completo.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 completo " "Found entity 1: completo" {  } { { "completo.bdf" "" { Schematic "/home/henriquedavid/Documentos/VHDL/relogio-despertador-digital/completo.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571311231106 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571311231106 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registrador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registrador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registrador-arq_reg " "Found design unit 1: registrador-arq_reg" {  } { { "registrador.vhd" "" { Text "/home/henriquedavid/Documentos/VHDL/relogio-despertador-digital/registrador.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571311231107 ""} { "Info" "ISGN_ENTITY_NAME" "1 registrador " "Found entity 1: registrador" {  } { { "registrador.vhd" "" { Text "/home/henriquedavid/Documentos/VHDL/relogio-despertador-digital/registrador.vhd" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571311231107 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571311231107 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fftipod.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fftipod.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fftipod-arq_ff_d " "Found design unit 1: fftipod-arq_ff_d" {  } { { "fftipod.vhd" "" { Text "/home/henriquedavid/Documentos/VHDL/relogio-despertador-digital/fftipod.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571311231108 ""} { "Info" "ISGN_ENTITY_NAME" "1 fftipod " "Found entity 1: fftipod" {  } { { "fftipod.vhd" "" { Text "/home/henriquedavid/Documentos/VHDL/relogio-despertador-digital/fftipod.vhd" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571311231108 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571311231108 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"WHEN\";  expecting \";\" counterwbits.vhd(24) " "VHDL syntax error at counterwbits.vhd(24) near text \"WHEN\";  expecting \";\"" {  } { { "counterwbits.vhd" "" { Text "/home/henriquedavid/Documentos/VHDL/relogio-despertador-digital/counterwbits.vhd" 24 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571311231108 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counterwbits.vhd 0 0 " "Found 0 design units, including 0 entities, in source file counterwbits.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571311231109 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "1019 " "Peak virtual memory: 1019 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1571311231226 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Oct 17 08:20:31 2019 " "Processing ended: Thu Oct 17 08:20:31 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1571311231226 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:18 " "Elapsed time: 00:00:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1571311231226 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:42 " "Total CPU time (on all processors): 00:00:42" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1571311231226 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1571311231226 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 1  " "Quartus Prime Full Compilation was unsuccessful. 3 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1571311231410 ""}
