

================================================================
== Vitis HLS Report for 'float_vadd'
================================================================
* Date:           Fri Feb  4 01:11:14 2022

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        float_vadd
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max   | min | max |   Type  |
    +---------+---------+-----------+----------+-----+-----+---------+
    |        4|        ?|  40.000 ns|         ?|    5|    ?|     none|
    +---------+---------+-----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+---------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  |   Trip  |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  |  Count  | Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+---------+----------+
        |- Loop 1           |        2|        ?|         3|          1|          1|    1 ~ ?|       yes|
        |- Loop 2           |        2|      128|         3|          1|          1|  1 ~ 127|       yes|
        |- VITIS_LOOP_27_1  |        0|      133|         8|          1|          1|  0 ~ 127|       yes|
        |- Loop 4           |        2|      128|         3|          1|          1|  1 ~ 127|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+---------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    178|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        2|    2|    1001|   1458|    -|
|Memory           |        3|    -|       0|      0|    -|
|Multiplexer      |        -|    -|       -|    348|    -|
|Register         |        -|    -|     658|     64|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        5|    2|    1659|   2048|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        1|   ~0|       1|      3|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |              Instance             |             Module             | BRAM_18K| DSP|  FF | LUT | URAM|
    +-----------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |control_s_axi_U                    |control_s_axi                   |        0|   0|  284|  488|    0|
    |fadd_32ns_32ns_32_5_full_dsp_1_U1  |fadd_32ns_32ns_32_5_full_dsp_1  |        0|   2|  205|  390|    0|
    |gmem_m_axi_U                       |gmem_m_axi                      |        2|   0|  512|  580|    0|
    +-----------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |Total                              |                                |        2|   2| 1001| 1458|    0|
    +-----------------------------------+--------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    +-------+-------+---------+---+----+-----+------+-----+------+-------------+
    | Memory| Module| BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-------+-------+---------+---+----+-----+------+-----+------+-------------+
    |a_t_U  |a_t    |        1|  0|   0|    0|   100|   32|     1|         3200|
    |b_t_U  |a_t    |        1|  0|   0|    0|   100|   32|     1|         3200|
    |c_t_U  |a_t    |        1|  0|   0|    0|   100|   32|     1|         3200|
    +-------+-------+---------+---+----+-----+------+-----+------+-------------+
    |Total  |       |        3|  0|   0|    0|   300|   96|     3|         9600|
    +-------+-------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name           | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------+----------+----+---+----+------------+------------+
    |add_ln27_fu_370_p2                 |         +|   0|  0|  14|           7|           1|
    |empty_18_fu_302_p2                 |         +|   0|  0|  14|           7|           1|
    |empty_21_fu_346_p2                 |         +|   0|  0|  14|           7|           1|
    |empty_26_fu_411_p2                 |         +|   0|  0|  14|           7|           1|
    |ap_block_pp0_stage0_11001          |       and|   0|  0|   2|           1|           1|
    |ap_block_pp1_stage0_11001          |       and|   0|  0|   2|           1|           1|
    |ap_block_pp3_stage0_11001          |       and|   0|  0|   2|           1|           1|
    |ap_block_state10_pp0_stage0_iter1  |       and|   0|  0|   2|           1|           1|
    |ap_block_state20_pp1_stage0_iter1  |       and|   0|  0|   2|           1|           1|
    |ap_block_state31_io                |       and|   0|  0|   2|           1|           1|
    |ap_block_state34_io                |       and|   0|  0|   2|           1|           1|
    |ap_block_state39                   |       and|   0|  0|   2|           1|           1|
    |exitcond165_fu_356_p2              |      icmp|   0|  0|  18|          32|          32|
    |exitcond176_fu_312_p2              |      icmp|   0|  0|  18|          32|          32|
    |exitcond3_fu_421_p2                |      icmp|   0|  0|  18|          32|          32|
    |icmp_ln23_fu_276_p2                |      icmp|   0|  0|  18|          32|           1|
    |icmp_ln27_fu_380_p2                |      icmp|   0|  0|  18|          32|          32|
    |ap_enable_pp0                      |       xor|   0|  0|   2|           1|           2|
    |ap_enable_pp1                      |       xor|   0|  0|   2|           1|           2|
    |ap_enable_pp2                      |       xor|   0|  0|   2|           1|           2|
    |ap_enable_pp3                      |       xor|   0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1            |       xor|   0|  0|   2|           2|           1|
    |ap_enable_reg_pp1_iter1            |       xor|   0|  0|   2|           2|           1|
    |ap_enable_reg_pp2_iter1            |       xor|   0|  0|   2|           2|           1|
    |ap_enable_reg_pp3_iter1            |       xor|   0|  0|   2|           2|           1|
    +-----------------------------------+----------+----+---+----+------------+------------+
    |Total                              |          |   0|  0| 178|         208|         153|
    +-----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------------+-----+-----------+-----+-----------+
    |                  Name                 | LUT | Input Size| Bits| Total Bits|
    +---------------------------------------+-----+-----------+-----+-----------+
    |a_t_address0                           |   14|          3|    7|         21|
    |ap_NS_fsm                              |  121|         27|    1|         27|
    |ap_enable_reg_pp0_iter1                |    9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2                |    9|          2|    1|          2|
    |ap_enable_reg_pp1_iter1                |    9|          2|    1|          2|
    |ap_enable_reg_pp1_iter2                |    9|          2|    1|          2|
    |ap_enable_reg_pp2_iter1                |    9|          2|    1|          2|
    |ap_enable_reg_pp2_iter7                |    9|          2|    1|          2|
    |ap_enable_reg_pp3_iter1                |    9|          2|    1|          2|
    |ap_enable_reg_pp3_iter2                |    9|          2|    1|          2|
    |ap_phi_mux_loop_index11_phi_fu_230_p4  |    9|          2|    7|         14|
    |ap_phi_mux_loop_index5_phi_fu_242_p4   |    9|          2|    7|         14|
    |b_t_address0                           |   14|          3|    7|         21|
    |c_t_address0                           |   14|          3|    7|         21|
    |gmem_ARADDR                            |   14|          3|   64|        192|
    |gmem_blk_n_AR                          |    9|          2|    1|          2|
    |gmem_blk_n_AW                          |    9|          2|    1|          2|
    |gmem_blk_n_B                           |    9|          2|    1|          2|
    |gmem_blk_n_R                           |    9|          2|    1|          2|
    |gmem_blk_n_W                           |    9|          2|    1|          2|
    |i_reg_250                              |    9|          2|    7|         14|
    |loop_index11_reg_226                   |    9|          2|    7|         14|
    |loop_index5_reg_238                    |    9|          2|    7|         14|
    |loop_index_reg_261                     |    9|          2|    7|         14|
    +---------------------------------------+-----+-----------+-----+-----------+
    |Total                                  |  348|         77|  141|        392|
    +---------------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +------------------------------------+----+----+-----+-----------+
    |                Name                | FF | LUT| Bits| Const Bits|
    +------------------------------------+----+----+-----+-----------+
    |a_t_load_reg_524                    |  32|   0|   32|          0|
    |add_reg_534                         |  32|   0|   32|          0|
    |ap_CS_fsm                           |  26|   0|   26|          0|
    |ap_enable_reg_pp0_iter0             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2             |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter0             |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter1             |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter2             |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter0             |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter1             |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter2             |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter3             |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter4             |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter5             |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter6             |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter7             |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter0             |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter1             |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter2             |   1|   0|    1|          0|
    |b_read_reg_451                      |  64|   0|   64|          0|
    |b_t_load_reg_529                    |  32|   0|   32|          0|
    |c_read_reg_446                      |  64|   0|   64|          0|
    |c_t_load_reg_559                    |  32|   0|   32|          0|
    |dimension_read_reg_435              |  32|   0|   32|          0|
    |empty_18_reg_466                    |   7|   0|    7|          0|
    |empty_21_reg_486                    |   7|   0|    7|          0|
    |exitcond165_reg_491                 |   1|   0|    1|          0|
    |exitcond165_reg_491_pp1_iter1_reg   |   1|   0|    1|          0|
    |exitcond176_reg_471                 |   1|   0|    1|          0|
    |exitcond176_reg_471_pp0_iter1_reg   |   1|   0|    1|          0|
    |exitcond3_reg_550                   |   1|   0|    1|          0|
    |exitcond3_reg_550_pp3_iter1_reg     |   1|   0|    1|          0|
    |gmem_addr_1_read_reg_495            |  32|   0|   32|          0|
    |gmem_addr_read_reg_475              |  32|   0|   32|          0|
    |gmem_addr_reg_460                   |  64|   0|   64|          0|
    |i_cast4_reg_509                     |   7|   0|   64|         57|
    |i_reg_250                           |   7|   0|    7|          0|
    |icmp_ln23_reg_456                   |   1|   0|    1|          0|
    |icmp_ln27_reg_505                   |   1|   0|    1|          0|
    |loop_index11_reg_226                |   7|   0|    7|          0|
    |loop_index11_reg_226_pp0_iter1_reg  |   7|   0|    7|          0|
    |loop_index5_reg_238                 |   7|   0|    7|          0|
    |loop_index5_reg_238_pp1_iter1_reg   |   7|   0|    7|          0|
    |loop_index_reg_261                  |   7|   0|    7|          0|
    |i_cast4_reg_509                     |  64|  32|   64|         57|
    |icmp_ln27_reg_505                   |  64|  32|    1|          0|
    +------------------------------------+----+----+-----+-----------+
    |Total                               | 658|  64|  652|        114|
    +------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+--------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------------------+-----+-----+------------+--------------+--------------+
|s_axi_control_AWVALID  |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_AWREADY  |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_AWADDR   |   in|    6|       s_axi|       control|        scalar|
|s_axi_control_WVALID   |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_WREADY   |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_WDATA    |   in|   32|       s_axi|       control|        scalar|
|s_axi_control_WSTRB    |   in|    4|       s_axi|       control|        scalar|
|s_axi_control_ARVALID  |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_ARREADY  |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_ARADDR   |   in|    6|       s_axi|       control|        scalar|
|s_axi_control_RVALID   |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_RREADY   |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_RDATA    |  out|   32|       s_axi|       control|        scalar|
|s_axi_control_RRESP    |  out|    2|       s_axi|       control|        scalar|
|s_axi_control_BVALID   |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_BREADY   |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_BRESP    |  out|    2|       s_axi|       control|        scalar|
|ap_clk                 |   in|    1|  ap_ctrl_hs|    float_vadd|  return value|
|ap_rst_n               |   in|    1|  ap_ctrl_hs|    float_vadd|  return value|
|interrupt              |  out|    1|  ap_ctrl_hs|    float_vadd|  return value|
|m_axi_gmem_AWVALID     |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWREADY     |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWADDR      |  out|   64|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWID        |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWLEN       |  out|    8|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWSIZE      |  out|    3|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWBURST     |  out|    2|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWLOCK      |  out|    2|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWCACHE     |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWPROT      |  out|    3|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWQOS       |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWREGION    |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWUSER      |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_WVALID      |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_WREADY      |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_WDATA       |  out|   32|       m_axi|          gmem|       pointer|
|m_axi_gmem_WSTRB       |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_WLAST       |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_WID         |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_WUSER       |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARVALID     |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARREADY     |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARADDR      |  out|   64|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARID        |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARLEN       |  out|    8|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARSIZE      |  out|    3|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARBURST     |  out|    2|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARLOCK      |  out|    2|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARCACHE     |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARPROT      |  out|    3|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARQOS       |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARREGION    |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARUSER      |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_RVALID      |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_RREADY      |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_RDATA       |   in|   32|       m_axi|          gmem|       pointer|
|m_axi_gmem_RLAST       |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_RID         |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_RUSER       |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_RRESP       |   in|    2|       m_axi|          gmem|       pointer|
|m_axi_gmem_BVALID      |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_BREADY      |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_BRESP       |   in|    2|       m_axi|          gmem|       pointer|
|m_axi_gmem_BID         |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_BUSER       |   in|    1|       m_axi|          gmem|       pointer|
+-----------------------+-----+-----+------------+--------------+--------------+

