----------------------------------------
Report  : report_design_physical
          -all
          -floorplan
          -netlist
          -route
          -utilization
          -design_setup
Date    : Mon Sep 10 13:00:51 2012
Version : F-2011.09-ICC-SP4
--------------------------------------------------------------------------------
                            DESIGN SETUP INFORMATION
--------------------------------------------------------------------------------
Host Name             : bcom16.EECS.Berkeley.EDU
Working Directory     : /work/cs250-af/lab1-verilog/build/icc-par/build-icc-2012-09-10_12-58
Library Name          : gcdGCDUnit_rtl_LIB
Cell Name             : chip_finish_icc.CEL;1
Library settings      :
  Search Path      : .
                     ./rm_icc_scripts
                     ./rm_icc_zrt_scripts
                     ./rm_icc_dp_scripts
                     /home/ff/cs250/stdcells/synopsys-90nm/default/db
                     /home/ff/cs250/stdcells/synopsys-90nm/default/mw
                     ../../dc-syn/current-dc/results
                     /home/ff/cs250/tools/synopsys/icc/current/libraries/syn
                     /home/ff/cs250/tools/synopsys/icc/current/minpower/syn
                     /home/ff/cs250/tools/synopsys/icc/current/dw/syn_ver
                     /home/ff/cs250/tools/synopsys/icc/current/dw/sim_ver
  Target Libraries : cells.db
                     cells_cg.db
  Link Libraries   : *
                     cells.db
                     cells_cg.db
  MW Ref Libraries : /home/ff/cs250/fa10/stdcells/synopsys-90nm/vendor/SAED_EDK90nm/Digital_Standard_Cell_Library/process/astro/fram/saed90nm_fr

Units                 :
                   Library   Milkyway  TechFile
    Time              ns        ns        ns
    Capacitance       fF        -         pF
    Resitance         MOhm      -         kOhm
    Power             -         -         pW
    Current           uA        uA        uA
    Voltage           V         V         V
--------------------------------------------------------------------------------
                              NETLIST INFORMATION
--------------------------------------------------------------------------------
CELL INSTANCE SECTION
---------------------
 Cell Instance Type       Count           Area     Sites
TOTAL LEAF CELLS            446        4169.32 unit:4524 
  Standard  Cells           446        4169.32 unit:4524 
  Antenna Cells               0           0.00 --
  STD Filler Cells            0           0.00 --
  Macro Cells                 0           0.00 --
    Block                     0           0.00 --
    HardMacros                0           0.00 --
    SoftMacros                0           0.00 --
    physBlackBox              0           0.00 --
    SoftFixed IO              0           0.00 --
  IOPad  Cells                0           0.00 --
    Pad Filler Cells          0           0.00 --
    FC Pad                    0           0.00 --
  Cover Cells                 0           0.00 --
  FC Driver Cells             0           0.00 --
  Chip Cells                  0           0.00 --
  Tap Cells                   0           0.00 --
  CornerPad Cells             0           0.00 --
  SpecialVia Cells            0           0.00 --
  StackVia Cells              0           0.00 --
  Other  Cells                0           0.00 --

  Spare Cells                 0           0.00 --
  Special cells               0           0.00 --
    Level Shifters            0           0.00 --
    Isolation                 0           0.00 --
    Switch                    0           0.00 --
    AlwaysOn                  0           0.00 --
    TieOff Cells              0           0.00 --

  NORMAL CELLS              446        4169.32 unit:4524 
  PHYSONLY CELLS              0           0.00 --
    STD Filler Cells          0           0.00 --
    PGPin Only Cells          0           0.00 --

  Combinational             410        3044.97 unit:3304 
  Sequential                 36        1124.35 unit:1220 
  Others                      0           0.00 --

  Buffers                    46         480.15 unit:521 
  Inverters                  74         446.05 unit:484 
  Inverters/Buffers         120         926.21 unit:1005 
  Latches                     0           0.00 --
  Flipflops                  34        1081.96 unit:1174 

  DoubleHeight                0           0.00 --
  TripleHeight                0           0.00 --
  MoreThanTriple              0           0.00 --

LogicalBlackBox cells         0           0.00 --

NET INFORMATION
---------------
NetType        Count FloatingNets      Vias  Nets/Cells
Signal           509            0      2688      1.141
Power              1            0       100      0.002
Ground             1            0        44      0.002
TieLow             0            0         0      0.000
TieHigh            0            0         0      0.000
Others             6            0       167      0.013
Total            517            0      2999      1.159
Feedthru           0            0         0      0.000

NET FANOUT AND PINCOUNT STATISTICS
----------------------------------
FanOut         NetCount    NetPins        NetCount
Less than 2         376    Less than 2           0
2                    62    2                   376
3                    47    3                    62
4                    17    4                    47
5                     2    5                    17
6-10                  4    6-10                  5
11-20                 5    11-20                 6
21-30                 0    21-30                 0
31-50                 2    31-50                 2
51-100                0    51-100                0
101-500               0    101-500               0
501-1000              0    501-1000              0
>1000                 0    >1000                 0

PORT and PIN INFORMATION
------------------------
Type     Total    Input   Output    INOUT  3-st    Power   Ground  Uncon Pin/net Pin/STDcell
Leaf      2248      876      480      892     0      446      446     1    4.35      5.04
Macro        0        0        0        0     0        0        0     0    0.00      0.00
Ports       56       36       18        2     0        1        1     1       -         -

MASTER INSTANTIATION INFORMATION
--------------------------------
No. of Masters Used: 33
Name                Type  InstCnt    LKgPwr  Height   Width     PinDens SiteName
NAND2X0             std        83 38742.230    2.88    1.92      0.9042 unit
INVX0               std        58 25413.820    2.88    1.92      0.7234 unit
NOR2X0              std        56 35283.340    2.88    1.92      0.9042 unit
NAND2X1             std        32 78585.344    2.88    1.92      0.9042 unit
DFFARX1             std        32 164806.203
                                               2.88   11.20      0.2170 unit
NAND3X0             std        25 91514.078    2.88    2.56      0.8138 unit
DELLN1X2            std        22 121282.797
                                               2.88    5.12      0.2713 unit
NBUFFX2             std        19 106129.102
                                               2.88    1.92      0.7234 unit
MUX21X1             std        17 84197.750    2.88    3.84      0.5425 unit
XOR2X1              std        14 89835.461    2.88    4.80      0.3617 unit
NAND2X2             std        14 157171.906
                                               2.88    3.20      0.5425 unit
NOR2X2              std        10 98845.211    2.88    3.20      0.5425 unit
INVX2               std         8 104679.000
                                               2.88    2.24      0.6200 unit
OR2X1               std         8 58360.961    2.88    2.56      0.6782 unit
NAND3X1             std         6 102554.602
                                               2.88    4.16      0.5008 unit
NOR2X1              std         5 49424.121    2.88    2.24      0.7750 unit
NBUFFX4             std         5 209272.094
                                               2.88    3.52      0.3946 unit
INVX1               std         4 52340.102    2.88    2.24      0.6200 unit
NAND4X0             std         3 106084.297
                                               2.88    2.88      0.8439 unit
NOR4X0              std         3 48421.559    2.88    3.20      0.7595 unit
NOR2X4              std         3 197687.406
                                               2.88    5.12      0.3391 unit
NOR4X1              std         2 119171.297
                                               2.88    5.44      0.4468 unit
CGLPPRX2            std         2 183250.000
                                               2.88    7.36      0.2831 unit
DFFX1               std         2 140823.500
                                               2.88    8.64      0.2411 unit
NOR3X0              std         2 48439.090    2.88    2.88      0.7234 unit
NAND2X4             std         2 314345.406
                                               2.88    5.12      0.3391 unit
INVX4               std         2 209355.703
                                               2.88    3.20      0.4340 unit
INVX8               std         2 418709.594
                                               2.88    5.12      0.2713 unit
OA21X1              std         1 58174.359    2.88    3.20      0.6510 unit
AND2X1              std         1 56926.711    2.88    2.56      0.6782 unit
AND4X1              std         1 63452.379    2.88    3.52      0.6905 unit
AO21X1              std         1 59356.309    2.88    3.52      0.5919 unit
OR2X4               std         1 216336.906
                                               2.88    4.16      0.4173 unit
--------------------------------------------------------------------------------
                             FLOORPLAN INFORMATION
--------------------------------------------------------------------------------
SITE ROW INFORMATION
--------------------
Site Type     Hrows     Vrows      Tiles        Width      Height   Row area
unit             24         0       5208         0.32        2.88      4799.69

CHIP AND CORE INFORMATION
-------------------------
               Width         Height               Area
Core          69.440         69.120           4799.693
Chip         129.440        129.120          16713.293

ROUTE GUIDES SECTION
--------------------
No routeGuide exists

VOLTAGE AREA
------------
VA Name        Area       Util  bbox_llx  bbox_lly  bbox_urx  bbox_ury     GB-X      GB-Y

PLAN GROUPS
-----------
No plan group exists

EXCL MOVEBOUNDS
---------------
No exclusive movebound exists

BOUNDS SECTION
--------------
No Hard MoveBound exists
No Soft MoveBound exists
No GroupBound exists

RP GROUPS SECTION
-----------------
No RP Group exists

POWER DOMAINS SECTION
---------------------
No Power Domain exists

LAYERS SECTION
--------------
Name    Dir     Ign           Pitch   Spacing     Width
M1      Hor     NO            0.320     0.140     0.140
M2      Ver     NO            0.320     0.160     0.160
M3      Hor     NO            0.640     0.160     0.160
M4      Ver     NO            0.640     0.160     0.160
M5      Hor     NO            1.280     0.160     0.160
M6      Ver     NO            1.280     0.160     0.160
M7      Hor     NO            2.560     0.160     0.160
M8      Ver     NO            3.840     0.160     0.160
M9      Hor     NO            5.120     0.450     0.450
--------------------------------------------------------------------------------
                            UTILIZATION INFORMATION
--------------------------------------------------------------------------------
BLOCKAGES SECTION
-----------------
BLK Type           Count Islands  Area(um^2)    AreaOutsideCore(um^2)
                                                         Area(Sites)             NormArea(Sites)
Hard PB                0       0        0.00        0.00 ---                     ---
Soft PB                0       0        0.00        0.00 ---                     ---
Partial PB             0       0        0.00        0.00 ---                     ---
Pin PB                 0       0        0.00        0.00 ---                     ---
Hard Macro PB          0       0        0.00        0.00 ---                     ---
Macro Cell             0       0        0.00        0.00 ---                     ---
Pad Cell               0       0        0.00        0.00 ---                     ---
Fixed STD Cell         5       3       63.59        0.00 unit:69                 69
Hard KM Derived
                       0       0        0.00        0.00 ---                     ---
Soft KM Derived
                       0       0        0.00        0.00 ---                     ---
Complete PNet          0       0        0.00        0.00 ---                     ---
Partial PNet           0       0        0.00        0.00 ---                     ---
VA G-Band              0       0        0.00        0.00 ---                     ---
ExclMB G-band          0       0        0.00        0.00 ---                     ---
Gap BLK                0       0        0.00        0.00 ---                     ---
HardKeepout Distance BLK
                       0       0        0.00        0.00 ---                     ---

CELL INSTANCE SECTION
---------------------
 Cell Instance Type       Count           Area     Sites
  Placed Cells              446        4169.32 unit:4524 
    Fixed Cells               0           0.00 --
    Soft Fixed Cells          0           0.00 --
  Unplaced Cells              0           0.00 --

UTILIZATION RATIOS
------------------
Chip area           : 16713.29
Core area           : 4799.69
  SiteRow area      : 4799.69
Cell/Core Ratio     : 86.8664%
Cell/Chip Ratio     : 24.9461%
(A) Logical cell sites (non-fixed) :         4455
(B) Logical cell sites (fixed) :           69
(C) All blocked sites :           69
(D) Total core sites :         5208
Cell Utilization(non-fixed) = 86.69% (A) / (D - C)
                                              (4455) / (5208 - 69)
Cell Utilization(non-fixed + fixed) = 86.87% (A + B) / (D - (C - B))
                                              (4455 + 69) / (5208 - (69 - 69))
Blockage Percentage = 1.32% (C) / (D)
                                              (69) / (5208)

PNET OPTIONS INFORMATION
------------------------
Layer     Blockage MinWidth  MinHeight Via_additive    Density   DER minWidth
                                                                            DER minHeight
M1        none        ---       ---    Via additive     ---         ---        ---
M2        none        ---       ---    Via additive     ---         ---        ---
M3        none        ---       ---    Via additive     ---         ---        ---
M4        none        ---       ---    Via additive     ---         ---        ---
M5        none        ---       ---    Via additive     ---         ---        ---
M6        none        ---       ---    Via additive     ---         ---        ---
M7        none        ---       ---    Via additive     ---         ---        ---
M8        none        ---       ---    Via additive     ---         ---        ---
M9        none        ---       ---    Via additive     ---         ---        ---
--------------------------------------------------------------------------------
                               ROUTE INFORMATION
--------------------------------------------------------------------------------

Timing/Optimization Information:

Global Routing Information:
    layer M1, dir Hor, min width = 0.14, min space = 0.14 pitch = 0.32
    layer M2, dir Ver, min width = 0.16, min space = 0.16 pitch = 0.32
    layer M3, dir Hor, min width = 0.16, min space = 0.16 pitch = 0.64
    layer M4, dir Ver, min width = 0.16, min space = 0.16 pitch = 0.64
    layer M5, dir Hor, min width = 0.16, min space = 0.16 pitch = 1.28
    layer M6, dir Ver, min width = 0.16, min space = 0.16 pitch = 1.28
    layer M7, dir Hor, min width = 0.16, min space = 0.16 pitch = 2.56
    layer M8, dir Ver, min width = 0.16, min space = 0.16 pitch = 3.84
    layer M9, dir Hor, min width = 0.45, min space = 0.45 pitch = 5.12
     
    Average gCell capacity  6.45	 on layer (1)	 M1
    Average gCell capacity  9.14	 on layer (2)	 M2
    Average gCell capacity  4.55	 on layer (3)	 M3
    Average gCell capacity  4.57	 on layer (4)	 M4
    Average gCell capacity  2.25	 on layer (5)	 M5
    Average gCell capacity  2.27	 on layer (6)	 M6
    Average gCell capacity  1.14	 on layer (7)	 M7
    Average gCell capacity  0.05	 on layer (8)	 M8
    Average gCell capacity  0.14	 on layer (9)	 M9
     
    Initial. Both Dirs: Overflow =     9 Max = 1 GRCs =     9 (0.22%)
    Initial. H routing: Overflow =     9 Max = 1 (GRCs =  9) GRCs =     9 (0.44%)
    Initial. V routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
     
    phase1. Both Dirs: Overflow =     9 Max = 1 GRCs =     9 (0.22%)
    phase1. H routing: Overflow =     9 Max = 1 (GRCs =  9) GRCs =     9 (0.44%)
    phase1. V routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
     
    phase2. Both Dirs: Overflow =     9 Max = 1 GRCs =     9 (0.22%)
    phase2. H routing: Overflow =     9 Max = 1 (GRCs =  9) GRCs =     9 (0.44%)
    phase2. V routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
     
    Total Wire Length = 1.74
    Layer M1 wire length = 0.00
    Layer M2 wire length = 0.00
    Layer M3 wire length = 1.74
    Layer M4 wire length = 0.00
    Layer M5 wire length = 0.00
    Layer M6 wire length = 0.00
    Layer M7 wire length = 0.00
    Layer M8 wire length = 0.00
    Layer M9 wire length = 0.00
    Total Number of Contacts = 2
    Via VIA12C count = 1
    Via VIA23C count = 1
    Via VIA34C count = 0
    Via VIA45C count = 0
    Via VIA56C count = 0
    Via VIA67C count = 0
    Via VIA78C count = 0
    Via VIA89C count = 0
     
    Elapsed real time: 0:00:00
    Elapsed cpu time: sys = 0:00:00 usr = 0:00:00 total = 0:00:00
    Total Proc Memory(MB):  610

Track Assignment Information:
    Number of wires with overlap after iteration 0 = 7 of 15

    Number of wires with overlap after iteration 1 = 4 of 11

    Total M1 wire length: 0.6
    Total M2 wire length: 5.9
    Total M3 wire length: 3.8
    Total M4 wire length: 0.0
    Total M5 wire length: 0.0
    Total M6 wire length: 0.0
    Total M7 wire length: 0.0
    Total M8 wire length: 0.0
    Total M9 wire length: 0.0
    Total wire length: 10.4

    Elapsed real time: 0:00:00
    Elapsed cpu time: sys = 0:00:00 usr = 0:00:00 total = 0:00:00
    Total Proc Memory(MB):  610

Detailed Routing Information:
    

    ---------- Detail route ----------

     
    Iteration 0: DRC-SUMMARY:
    	@@@@@@@ TOTAL VIOLATIONS =	15
     
    Iteration 1: DRC-SUMMARY:
    	@@@@@@@ TOTAL VIOLATIONS =	0
     
    Elapsed real time: 0:00:01
    Elapsed cpu time: sys = 0:00:00 usr = 0:00:00 total = 0:00:00
    Total Proc Memory(MB):  610
     
    Cumulative run time upto current stage: Elapsed = 0:00:01 CPU = 0:00:00
     
    DR finished with 0 open nets, of which 0 are frozen
    DR finished with 0 violations
     
    DRC-SUMMARY:
    	@@@@@@@ TOTAL VIOLATIONS =	0
    Total number of nets = 517
    0 open nets, of which 0 are frozen
    Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                     0 ports without pins of 0 cells connected to 0 nets
                                     0 ports of 0 cover cells connected to 0 non-pg nets
    Total number of DRCs = 0
    Total number of antenna violations = antenna checking not active
    Total number of voltage-area violations = no voltage-areas defined
    

    

     
    Elapsed real time: 0:00:00
    Elapsed cpu time: sys = 0:00:00 usr = 0:00:00 total = 0:00:00
    Total Proc Memory(MB):  610
     
    Cumulative run time upto current stage: Elapsed = 0:00:01 CPU = 0:00:00
    

    ---------- Eco detail route ----------

     
    Iteration 0: DRC-SUMMARY:
    	@@@@@@@ TOTAL VIOLATIONS =	5
     
    Iteration 1: DRC-SUMMARY:
    	@@@@@@@ TOTAL VIOLATIONS =	0
    DR finished with 0 violations
     
    DRC-SUMMARY:
    	@@@@@@@ TOTAL VIOLATIONS =	0
     
    Begin timing optimization in DR ...

     
    Finished timing optimization in DR ...

     
    Elapsed real time: 0:00:00
    Elapsed cpu time: sys = 0:00:00 usr = 0:00:00 total = 0:00:00
    Total Proc Memory(MB):  610
     
    Cumulative run time upto current stage: Elapsed = 0:00:01 CPU = 0:00:00
     
    ECO Route finished with 0 open nets, of which 0 are frozen
    ECO Route finished with 0 violations
     
    DRC-SUMMARY:
    	@@@@@@@ TOTAL VIOLATIONS =	0
    Total number of nets = 517
    0 open nets, of which 0 are frozen
    Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                     0 ports without pins of 0 cells connected to 0 nets
                                     0 ports of 0 cover cells connected to 0 non-pg nets
    Total number of DRCs = 0
    Total number of antenna violations = antenna checking not active
    Total number of voltage-area violations = no voltage-areas defined
    

    

     
    Elapsed real time: 0:00:00
    Elapsed cpu time: sys = 0:00:00 usr = 0:00:00 total = 0:00:00
    Total Proc Memory(MB):  610
     
    Cumulative run time upto current stage: Elapsed = 0:00:01 CPU = 0:00:00
    

    ---------- Eco detail route ----------

     
    Iteration 0: DRC-SUMMARY:
    	@@@@@@@ TOTAL VIOLATIONS =	1
     
    Iteration 1: DRC-SUMMARY:
    	@@@@@@@ TOTAL VIOLATIONS =	0
     
    Elapsed real time: 0:00:00
    Elapsed cpu time: sys = 0:00:00 usr = 0:00:00 total = 0:00:00
    Total Proc Memory(MB):  610
     
    Cumulative run time upto current stage: Elapsed = 0:00:01 CPU = 0:00:00
     
    ECO Route finished with 0 open nets, of which 0 are frozen
    ECO Route finished with 0 violations
     
    DRC-SUMMARY:
    	@@@@@@@ TOTAL VIOLATIONS =	0
    Total number of nets = 517
    0 open nets, of which 0 are frozen
    Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                     0 ports without pins of 0 cells connected to 0 nets
                                     0 ports of 0 cover cells connected to 0 non-pg nets
    Total number of DRCs = 0
    Total number of antenna violations = antenna checking not active
    Total number of voltage-area violations = no voltage-areas defined
    

    

     
    Elapsed real time: 0:00:00
    Elapsed cpu time: sys = 0:00:00 usr = 0:00:00 total = 0:00:00
    Total Proc Memory(MB):  610
     
    Cumulative run time upto current stage: Elapsed = 0:00:01 CPU = 0:00:00
    

    ---------- Eco detail route ----------

     
    Elapsed real time: 0:00:00
    Elapsed cpu time: sys = 0:00:00 usr = 0:00:00 total = 0:00:00
    Total Proc Memory(MB):  610
     
    Cumulative run time upto current stage: Elapsed = 0:00:01 CPU = 0:00:00
     
    ECO Route finished with 0 open nets, of which 0 are frozen
    ECO Route finished with 0 violations
     
    DRC-SUMMARY:
    	@@@@@@@ TOTAL VIOLATIONS =	0
    Total number of nets = 517
    0 open nets, of which 0 are frozen
    Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                     0 ports without pins of 0 cells connected to 0 nets
                                     0 ports of 0 cover cells connected to 0 non-pg nets
    Total number of DRCs = 0
    Total number of antenna violations = antenna checking not active
    Total number of voltage-area violations = no voltage-areas defined
    

    

     
    Elapsed real time: 0:00:00
    Elapsed cpu time: sys = 0:00:00 usr = 0:00:00 total = 0:00:00
    Total Proc Memory(MB):  610
     
    Cumulative run time upto current stage: Elapsed = 0:00:01 CPU = 0:00:00
     
    Total Wire Length =                    10506 micron
    Total Number of Contacts =             2859
    Total Number of Wires =                2939
    Total Number of PtConns =              272
    Total Number of Routable Wires =       2939
    Total Routable Wire Length =           10444 micron
    	Layer          M1 :        452 micron
    	Layer          M2 :       4484 micron
    	Layer          M3 :       4122 micron
    	Layer          M4 :        816 micron
    	Layer          M5 :        554 micron
    	Layer          M6 :         77 micron
    	Layer          M7 :          0 micron
    	Layer          M8 :          0 micron
    	Layer          M9 :          0 micron
    	Via   VIA56C(rot) :          4
    	Via        VIA45C :         76
    	Via        VIA34C :          8
    	Via   VIA34C(rot) :        131
    	Via        VIA23C :       1261
    	Via   VIA23C(rot) :          3
    	Via        VIA12B :         11
    	Via   VIA12B(rot) :        508
    	Via        VIA12C :         11
    	Via   VIA12C(rot) :        846
     
    Redundant via conversion report:
    --------------------------------

      Total optimized via conversion rate =  0.00% (0 / 2859 vias)
     
        Layer VIA1       =  0.00% (0      / 1376    vias)
            Un-optimized = 100.00% (1376    vias)
        Layer VIA2       =  0.00% (0      / 1264    vias)
            Un-optimized = 100.00% (1264    vias)
        Layer VIA3       =  0.00% (0      / 139     vias)
            Un-optimized = 100.00% (139     vias)
        Layer VIA4       =  0.00% (0      / 76      vias)
            Un-optimized = 100.00% (76      vias)
        Layer VIA5       =  0.00% (0      / 4       vias)
            Un-optimized = 100.00% (4       vias)
     
      Total double via conversion rate    =  0.00% (0 / 2859 vias)
     
        Layer VIA1       =  0.00% (0      / 1376    vias)
        Layer VIA2       =  0.00% (0      / 1264    vias)
        Layer VIA3       =  0.00% (0      / 139     vias)
        Layer VIA4       =  0.00% (0      / 76      vias)
        Layer VIA5       =  0.00% (0      / 4       vias)
     

DRC information: 
      Total error number: 0

Ring Wiring Statistics:
    metal8 Wire Length(count):                504.04(4)
    metal9 Wire Length(count):                506.48(4)
  ==============================================
    Total Wire Length(count):                1010.52(8)
    Number of via8 Contacts:              8
  ==============================================
    Total Number of Contacts:        8

Stripe Wiring Statistics:
    metal8 Wire Length(count):               7575.00(60)
    metal9 Wire Length(count):               4577.04(36)
  ==============================================
    Total Wire Length(count):               12152.04(96)
    Number of via8 Contacts:            132
  ==============================================
    Total Number of Contacts:      132

User Wiring Statistics:

PG follow-pin Wiring Statistics:

Signal Wiring Statistics:
    metal1 Wire Length(count):                471.98(400)
    metal2 Wire Length(count):               4484.10(1825)
    metal3 Wire Length(count):               4121.49(871)
    metal4 Wire Length(count):                816.39(122)
    metal5 Wire Length(count):                554.04(48)
    metal6 Wire Length(count):                 77.44(2)
  ==============================================
    Total Wire Length(count):               10525.45(3268)

      Mask Name      Contact Code    Number Of Contacts    Percentage
        via1          VIA12B(11)               519	       37.7
        via1          VIA12C(15)               857	       62.3
        via2          VIA23C(16)              1264	        100
        via3          VIA34C(17)               139	        100
        via4          VIA45C(18)                76	        100
        via5          VIA56C(19)                 4	        100
  ==============================================
    Total Number of Contacts:     2859

  Horizontal/Vertical Wire Distribution:
    Layer      Hor. Wire (% of Hor.)     Ver. Wire (% of Ver.)
    metal1           431.11 ( 8.23%)            40.87 ( 0.77%)
    metal2           171.47 ( 3.27%)          4312.62 (81.54%)
    metal3          4079.26 (77.90%)            42.24 ( 0.80%)
    metal4             4.64 ( 0.09%)           811.75 (15.35%)
    metal5           550.21 (10.51%)             3.84 ( 0.07%)
    metal6             0.00 ( 0.00%)            77.44 ( 1.46%)
  ==============================================================
    Total           5236.69                   5288.77
--------------------------------------------------------------------------------
