"('use',)",[['use']]
"('altfp_convert ports',)",[['altfp_convert ports']]
"('sysclk', 'busy sysclk', 'load busy', 'altfp_matrix_inv datain')","[['sysclk', 'busy sysclk', 'altfp_matrix_inv datain', 'load busy']]"
"('matrices',)",[['matrices']]
"('14',)",[['14']]
"('given',)",[['given']]
"('unordered',)",[['unordered']]
"('languages', 'verilog hdl', 'hdl', 'verilog')","[['languages', 'verilog', 'hdl', 'verilog hdl']]"
"('control', 'control signal,', 'control signals:')","[['control signal,', 'control', 'control signals:']]"
"('operations', '141')","[['operations', '141']]"
"('output ports:',)",[['output ports:']]
"('greater',)",[['greater']]
"('altfp_matrix_inv ports',)",[['altfp_matrix_inv ports']]
"('exception handling', 'comparison', 'optional exception')","[['exception handling', 'optional exception', 'comparison']]"
"('alb',)",[['alb']]
"('sizes',)",[['sizes']]
"('inputs', 'modules', 'act')","[['modules', 'inputs', 'act']]"
"('unsigned',)",[['unsigned']]
"('inst',)",[['inst']]
"('status', 'seven')","[['status', 'seven']]"
"('calcmatrix',)",[['calcmatrix']]
