/* (c) HighTec EDV-Systeme GmbH */

/* block "SSCG2" of TriCore TC1793 (19 SFRs) */

#ifndef _HAVE_TRICORE_SSCG2_ADDRESSES_H_
#define _HAVE_TRICORE_SSCG2_ADDRESSES_H_

#define SSCG2_CLC_ADDR        0xF0310C00     /* "Clock Control Register" */
#define SSCG2_PISEL_ADDR      0xF0310C04     /* "Port Input Select Register" */
#define SSCG2_ID_ADDR         0xF0310C08     /* "Module Identification Register" */
#define SSCG2_FDR_ADDR        0xF0310C0C     /* "Fractional Divider Register" */
#define SSCG2_CON_ADDR        0xF0310C10     /* "Control Register" */
#define SSCG2_BR_ADDR         0xF0310C14     /* "Baud Rate Timer Reload Register" */
#define SSCG2_SSOC_ADDR       0xF0310C18     /* "Slave Select Output Control Register" */
#define SSCG2_SSOTC_ADDR      0xF0310C1C     /* "Slave Select Output Timing Control Register" */
#define SSCG2_TB_ADDR         0xF0310C20     /* "Transmit Buffer Register" */
#define SSCG2_RB_ADDR         0xF0310C24     /* "Receive Buffer Register" */
#define SSCG2_STAT_ADDR       0xF0310C28     /* "Status Register" */
#define SSCG2_EFM_ADDR        0xF0310C2C     /* "Error Flag Modification Register" */
#define SSCG2_TB1_ADDR        0xF0310D00     /* "Transmit Buffer Compare Register" */
#define SSCG2_TB1SNAP_ADDR    0xF0310D04     /* "Transmit Buffer Snapshot Register" */
#define SSCG2_RBSNAP_ADDR     0xF0310D08     /* "Receive Buffer Snapshot Register" */
#define SSCG2_GSTAT_ADDR      0xF0310D0C     /* "Guardian Status Register" */
#define SSCG2_GEFM_ADDR       0xF0310D10     /* "Guardian Error Flag Modification Register" */
#define SSCG2_GEN_ADDR        0xF0310D14     /* "Guardian Enable Register" */
#define SSCG2_GSRC_ADDR       0xF0310DFC     /* "Guardian Interrupt Service Request Control Register" */


#endif /* _HAVE_TRICORE_SSCG2_ADDRESSES_H_ (block "SSCG2") */


