FILE_TYPE = EXPANDEDNETLIST;
{ Using PSTWRITER 16.6.0 d001Apr-23-2018 at 15:21:24 }
NET_NAME
'N16850909'
 '@SDHCALDIF.TOP(SCH_1):N16850909':
 C_SIGNAL='@sdhcaldif.top(sch_1):n16850909';
NODE_NAME	U4 K6
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16840895@MY_SCH_LIBRARY.XC7A100TFGG484G.NORMAL(CHIPS)':
 'IO_L17P_T2_35':;
NET_NAME
'N16849276'
 '@SDHCALDIF.TOP(SCH_1):N16849276':
 C_SIGNAL='@sdhcaldif.top(sch_1):n16849276';
NODE_NAME	U4 L16
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16840428@MY_SCH_LIBRARY.XC7A100TFGG484D.NORMAL(CHIPS)':
 'IO_L23P_T3_FOE_B_15':;
NET_NAME
'DTCC_CONTROL1IN_P'
 '@SDHCALDIF.TOP(SCH_1):DTCC_CONTROL1IN_P':
 C_SIGNAL='@sdhcaldif.top(sch_1):dtcc_control1in_p';
NODE_NAME	U8 23
 '@SDHCALDIF.TOP(SCH_1):INTERFACE TO DAQ@SDHCALDIF.INTERFACETODAQ(SCH_1):INS212222@SDHCALDIF.USBTYPECPLUG_0.NORMAL(CHIPS)':
 'RX1_P':;
NODE_NAME	R59 1
 '@SDHCALDIF.TOP(SCH_1):INTERFACE TO DAQ@SDHCALDIF.INTERFACETODAQ(SCH_1):INS10944275@BGO_FEE_DAQ.RESISTOR.NORMAL(CHIPS)':
 '1':;
NODE_NAME	U10 3
 '@SDHCALDIF.TOP(SCH_1):INTERFACE TO DAQ@SDHCALDIF.INTERFACETODAQ(SCH_1):INS215796@MY_SCH_LIBRARY.DS90LV049.NORMAL(CHIPS)':
 'RIN2+':;
NET_NAME
'N16850939'
 '@SDHCALDIF.TOP(SCH_1):N16850939':
 C_SIGNAL='@sdhcaldif.top(sch_1):n16850939';
NODE_NAME	U4 N5
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16840895@MY_SCH_LIBRARY.XC7A100TFGG484G.NORMAL(CHIPS)':
 'IO_L24N_T3_35':;
NET_NAME
'N16849252'
 '@SDHCALDIF.TOP(SCH_1):N16849252':
 C_SIGNAL='@sdhcaldif.top(sch_1):n16849252';
NODE_NAME	U4 N18
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16840428@MY_SCH_LIBRARY.XC7A100TFGG484D.NORMAL(CHIPS)':
 'IO_L17P_T2_A26_15':;
NET_NAME
'VCC2.5VD'
 '@SDHCALDIF.TOP(SCH_1):VCC2.5VD':
 C_SIGNAL='@sdhcaldif.top(sch_1):\vcc2.5vd\';
NODE_NAME	OSC1 6
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16810263@MY_SCH_LIBRARY.SIT9102.NORMAL(CHIPS)':
 'VDD':;
NODE_NAME	OSC1 1
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16810263@MY_SCH_LIBRARY.SIT9102.NORMAL(CHIPS)':
 '\\S\T/OE':;
NODE_NAME	C65 2
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16810283@MY_SCH_LIBRARY.CAPACITOR NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C64 2
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16810275@MY_SCH_LIBRARY.CAPACITOR NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C63 1
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16810303@MY_SCH_LIBRARY.CAPACITOR POL.NORMAL(CHIPS)':
 '1':;
NODE_NAME	U4 G19
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16840428@MY_SCH_LIBRARY.XC7A100TFGG484D.NORMAL(CHIPS)':
 'VCCO_15_1':;
NODE_NAME	C32 1
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16797779@MY_SCH_LIBRARY.CAPACITOR POL.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C31 1
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16797741@MY_SCH_LIBRARY.CAPACITOR NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C27 1
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16797717@MY_SCH_LIBRARY.CAPACITOR NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C26 1
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16797733@MY_SCH_LIBRARY.CAPACITOR NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C28 1
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16797725@MY_SCH_LIBRARY.CAPACITOR NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C29 1
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16797749@MY_SCH_LIBRARY.CAPACITOR NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C30 1
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16797763@MY_SCH_LIBRARY.CAPACITOR NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C25 1
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16797813@MY_SCH_LIBRARY.CAPACITOR NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C24 1
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16797825@MY_SCH_LIBRARY.CAPACITOR NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	U4 H16
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16840428@MY_SCH_LIBRARY.XC7A100TFGG484D.NORMAL(CHIPS)':
 'VCCO_15_2':;
NODE_NAME	U4 J13
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16840428@MY_SCH_LIBRARY.XC7A100TFGG484D.NORMAL(CHIPS)':
 'VCCO_15_3':;
NODE_NAME	U4 K20
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16840428@MY_SCH_LIBRARY.XC7A100TFGG484D.NORMAL(CHIPS)':
 'VCCO_15_4':;
NODE_NAME	U4 L17
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16840428@MY_SCH_LIBRARY.XC7A100TFGG484D.NORMAL(CHIPS)':
 'VCCO_15_5':;
NODE_NAME	U4 N21
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16840428@MY_SCH_LIBRARY.XC7A100TFGG484D.NORMAL(CHIPS)':
 'VCCO_15_6':;
NODE_NAME	C159 1
 '@SDHCALDIF.TOP(SCH_1):POWER@SDHCALDIF.POWER(SCH_1):INS16804327@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	L7 1
 '@SDHCALDIF.TOP(SCH_1):POWER@SDHCALDIF.POWER(SCH_1):INS16803672@ADAM.INDUCTOR_1.NORMAL(CHIPS)':
 '1':;
NODE_NAME	TP8 1
 '@SDHCALDIF.TOP(SCH_1):POWER@SDHCALDIF.POWER(SCH_1):INS16823024@BGO_FEE_DAQ.T POINT A.NORMAL(CHIPS)':
 'TP':;
NODE_NAME	R154 1
 '@SDHCALDIF.TOP(SCH_1):INTERFACE TO DAQ@SDHCALDIF.INTERFACETODAQ(SCH_1):INS10955950@BGO_FEE_DAQ.RESISTOR.NORMAL(CHIPS)':
 '1':;
NODE_NAME	R157 1
 '@SDHCALDIF.TOP(SCH_1):INTERFACE TO DAQ@SDHCALDIF.INTERFACETODAQ(SCH_1):INS10956325@BGO_FEE_DAQ.RESISTOR.NORMAL(CHIPS)':
 '1':;
NET_NAME
'N16849268'
 '@SDHCALDIF.TOP(SCH_1):N16849268':
 C_SIGNAL='@sdhcaldif.top(sch_1):n16849268';
NODE_NAME	U4 K17
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16840428@MY_SCH_LIBRARY.XC7A100TFGG484D.NORMAL(CHIPS)':
 'IO_L21P_T3_DQS_15':;
NET_NAME
'DTCC_CLK1OUT_P'
 '@SDHCALDIF.TOP(SCH_1):DTCC_CLK1OUT_P':
 C_SIGNAL='@sdhcaldif.top(sch_1):dtcc_clk1out_p';
NODE_NAME	U8 2
 '@SDHCALDIF.TOP(SCH_1):INTERFACE TO DAQ@SDHCALDIF.INTERFACETODAQ(SCH_1):INS212222@SDHCALDIF.USBTYPECPLUG_0.NORMAL(CHIPS)':
 'TX1_P':;
NODE_NAME	U10 7
 '@SDHCALDIF.TOP(SCH_1):INTERFACE TO DAQ@SDHCALDIF.INTERFACETODAQ(SCH_1):INS215796@MY_SCH_LIBRARY.DS90LV049.NORMAL(CHIPS)':
 'DOUT1+':;
NET_NAME
'N16849262'
 '@SDHCALDIF.TOP(SCH_1):N16849262':
 C_SIGNAL='@sdhcaldif.top(sch_1):n16849262';
NODE_NAME	U4 K14
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16840428@MY_SCH_LIBRARY.XC7A100TFGG484D.NORMAL(CHIPS)':
 'IO_L19N_T3_A21_VREF_15':;
NET_NAME
'N16849260'
 '@SDHCALDIF.TOP(SCH_1):N16849260':
 C_SIGNAL='@sdhcaldif.top(sch_1):n16849260';
NODE_NAME	U4 K13
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16840428@MY_SCH_LIBRARY.XC7A100TFGG484D.NORMAL(CHIPS)':
 'IO_L19P_T3_A22_15':;
NET_NAME
'VCC1.0VD'
 '@SDHCALDIF.TOP(SCH_1):VCC1.0VD':
 C_SIGNAL='@sdhcaldif.top(sch_1):\vcc1.0vd\';
NODE_NAME	C80 1
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16780706@MY_SCH_LIBRARY.CAPACITOR POL.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C81 1
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16780818@MY_SCH_LIBRARY.CAPACITOR NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C82 1
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16780810@MY_SCH_LIBRARY.CAPACITOR NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C83 1
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16780802@MY_SCH_LIBRARY.CAPACITOR NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C84 1
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16780714@MY_SCH_LIBRARY.CAPACITOR NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C85 1
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16780786@MY_SCH_LIBRARY.CAPACITOR NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C86 1
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16780794@MY_SCH_LIBRARY.CAPACITOR NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C87 1
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16780722@MY_SCH_LIBRARY.CAPACITOR NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C88 1
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16780730@MY_SCH_LIBRARY.CAPACITOR NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C89 1
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16780738@MY_SCH_LIBRARY.CAPACITOR NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C90 1
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16780746@MY_SCH_LIBRARY.CAPACITOR NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C91 1
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16780754@MY_SCH_LIBRARY.CAPACITOR NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C92 1
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16780762@MY_SCH_LIBRARY.CAPACITOR NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C93 1
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16780770@MY_SCH_LIBRARY.CAPACITOR NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C94 1
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16780778@MY_SCH_LIBRARY.CAPACITOR NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C95 1
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16780921@MY_SCH_LIBRARY.CAPACITOR POL.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C107 1
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16780945@MY_SCH_LIBRARY.CAPACITOR NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C106 1
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16780937@MY_SCH_LIBRARY.CAPACITOR NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C105 1
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16780929@MY_SCH_LIBRARY.CAPACITOR NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	U4 H8
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16841382@MY_SCH_LIBRARY.XC7A100TFGG484I.NORMAL(CHIPS)':
 'VCCINT#H8':;
NODE_NAME	U4 H10
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16841382@MY_SCH_LIBRARY.XC7A100TFGG484I.NORMAL(CHIPS)':
 'VCCINT#H10':;
NODE_NAME	U4 J7
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16841382@MY_SCH_LIBRARY.XC7A100TFGG484I.NORMAL(CHIPS)':
 'VCCINT#J7':;
NODE_NAME	U4 J9
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16841382@MY_SCH_LIBRARY.XC7A100TFGG484I.NORMAL(CHIPS)':
 'VCCINT#J9':;
NODE_NAME	U4 K8
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16841382@MY_SCH_LIBRARY.XC7A100TFGG484I.NORMAL(CHIPS)':
 'VCCINT#K8':;
NODE_NAME	U4 L7
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16841382@MY_SCH_LIBRARY.XC7A100TFGG484I.NORMAL(CHIPS)':
 'VCCINT#L7':;
NODE_NAME	U4 M8
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16841382@MY_SCH_LIBRARY.XC7A100TFGG484I.NORMAL(CHIPS)':
 'VCCINT#M8':;
NODE_NAME	U4 N7
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16841382@MY_SCH_LIBRARY.XC7A100TFGG484I.NORMAL(CHIPS)':
 'VCCINT#N7':;
NODE_NAME	U4 P8
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16841382@MY_SCH_LIBRARY.XC7A100TFGG484I.NORMAL(CHIPS)':
 'VCCINT#P8':;
NODE_NAME	U4 P10
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16841382@MY_SCH_LIBRARY.XC7A100TFGG484I.NORMAL(CHIPS)':
 'VCCINT#P10':;
NODE_NAME	U4 R7
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16841382@MY_SCH_LIBRARY.XC7A100TFGG484I.NORMAL(CHIPS)':
 'VCCINT#R7':;
NODE_NAME	U4 R9
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16841382@MY_SCH_LIBRARY.XC7A100TFGG484I.NORMAL(CHIPS)':
 'VCCINT#R9':;
NODE_NAME	U4 T8
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16841382@MY_SCH_LIBRARY.XC7A100TFGG484I.NORMAL(CHIPS)':
 'VCCINT#T8':;
NODE_NAME	U4 T10
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16841382@MY_SCH_LIBRARY.XC7A100TFGG484I.NORMAL(CHIPS)':
 'VCCINT#T10':;
NODE_NAME	U4 J11
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16841382@MY_SCH_LIBRARY.XC7A100TFGG484I.NORMAL(CHIPS)':
 'VCCBRAM#J11':;
NODE_NAME	U4 L11
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16841382@MY_SCH_LIBRARY.XC7A100TFGG484I.NORMAL(CHIPS)':
 'VCCBRAM#L11':;
NODE_NAME	U4 N11
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16841382@MY_SCH_LIBRARY.XC7A100TFGG484I.NORMAL(CHIPS)':
 'VCCBRAM#N11':;
NODE_NAME	R86 1
 '@SDHCALDIF.TOP(SCH_1):POWER@SDHCALDIF.POWER(SCH_1):INS16787782@MY_SCH_LIBRARY.RESISTOR.NORMAL(CHIPS)':
 '1':;
NODE_NAME	L4 1
 '@SDHCALDIF.TOP(SCH_1):POWER@SDHCALDIF.POWER(SCH_1):INS16800119@ADAM.INDUCTOR_1.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C150 1
 '@SDHCALDIF.TOP(SCH_1):POWER@SDHCALDIF.POWER(SCH_1):INS16803911@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	TP5 1
 '@SDHCALDIF.TOP(SCH_1):POWER@SDHCALDIF.POWER(SCH_1):INS16823003@BGO_FEE_DAQ.T POINT A.NORMAL(CHIPS)':
 'TP':;
NET_NAME
'N10941193'
 '@SDHCALDIF.TOP(SCH_1):N10941193':
 C_SIGNAL='@sdhcaldif.top(sch_1):n10941193';
NODE_NAME	D11 2
 '@SDHCALDIF.TOP(SCH_1):INTERFACE TO DAQ@SDHCALDIF.INTERFACETODAQ(SCH_1):INS10941259@DISCRETE.LED.NORMAL(CHIPS)':
 'ANODE':;
NODE_NAME	R65 2
 '@SDHCALDIF.TOP(SCH_1):INTERFACE TO DAQ@SDHCALDIF.INTERFACETODAQ(SCH_1):INS10941227@MY_SCH_LIBRARY.RESISTOR.NORMAL(CHIPS)':
 '2':;
NET_NAME
'PLUG2_VCOM2'
 '@SDHCALDIF.TOP(SCH_1):PLUG2_VCOM2':
 C_SIGNAL='@sdhcaldif.top(sch_1):plug2_vcom2';
NODE_NAME	U8 20
 '@SDHCALDIF.TOP(SCH_1):INTERFACE TO DAQ@SDHCALDIF.INTERFACETODAQ(SCH_1):INS212222@SDHCALDIF.USBTYPECPLUG_0.NORMAL(CHIPS)':
 'SBU2':;
NODE_NAME	R48 2
 '@SDHCALDIF.TOP(SCH_1):INTERFACE TO DAQ@SDHCALDIF.INTERFACETODAQ(SCH_1):INS212870@BGO_FEE_DAQ.RESISTOR.NORMAL(CHIPS)':
 '2':;
NODE_NAME	R56 1
 '@SDHCALDIF.TOP(SCH_1):INTERFACE TO DAQ@SDHCALDIF.INTERFACETODAQ(SCH_1):INS212606@BGO_FEE_DAQ.RESISTOR.NORMAL(CHIPS)':
 '1':;
NET_NAME
'N16849266'
 '@SDHCALDIF.TOP(SCH_1):N16849266':
 C_SIGNAL='@sdhcaldif.top(sch_1):n16849266';
NODE_NAME	U4 L13
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16840428@MY_SCH_LIBRARY.XC7A100TFGG484D.NORMAL(CHIPS)':
 'IO_L20N_T3_A19_15':;
NET_NAME
'N10941197'
 '@SDHCALDIF.TOP(SCH_1):N10941197':
 C_SIGNAL='@sdhcaldif.top(sch_1):n10941197';
NODE_NAME	D12 2
 '@SDHCALDIF.TOP(SCH_1):INTERFACE TO DAQ@SDHCALDIF.INTERFACETODAQ(SCH_1):INS10941211@DISCRETE.LED.NORMAL(CHIPS)':
 'ANODE':;
NODE_NAME	R67 2
 '@SDHCALDIF.TOP(SCH_1):INTERFACE TO DAQ@SDHCALDIF.INTERFACETODAQ(SCH_1):INS10941291@MY_SCH_LIBRARY.RESISTOR.NORMAL(CHIPS)':
 '2':;
NET_NAME
'DTCC_CONTROL2IN_N'
 '@SDHCALDIF.TOP(SCH_1):DTCC_CONTROL2IN_N':
 C_SIGNAL='@sdhcaldif.top(sch_1):dtcc_control2in_n';
NODE_NAME	U8 10
 '@SDHCALDIF.TOP(SCH_1):INTERFACE TO DAQ@SDHCALDIF.INTERFACETODAQ(SCH_1):INS212222@SDHCALDIF.USBTYPECPLUG_0.NORMAL(CHIPS)':
 'RX2_N':;
NODE_NAME	R60 2
 '@SDHCALDIF.TOP(SCH_1):INTERFACE TO DAQ@SDHCALDIF.INTERFACETODAQ(SCH_1):INS10944301@BGO_FEE_DAQ.RESISTOR.NORMAL(CHIPS)':
 '2':;
NODE_NAME	U10 1
 '@SDHCALDIF.TOP(SCH_1):INTERFACE TO DAQ@SDHCALDIF.INTERFACETODAQ(SCH_1):INS215796@MY_SCH_LIBRARY.DS90LV049.NORMAL(CHIPS)':
 'RIN1-':;
NET_NAME
'N16850897'
 '@SDHCALDIF.TOP(SCH_1):N16850897':
 C_SIGNAL='@sdhcaldif.top(sch_1):n16850897';
NODE_NAME	U4 L3
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16840895@MY_SCH_LIBRARY.XC7A100TFGG484G.NORMAL(CHIPS)':
 'IO_L14P_T2_SRCC_35':;
NET_NAME
'N16849250'
 '@SDHCALDIF.TOP(SCH_1):N16849250':
 C_SIGNAL='@sdhcaldif.top(sch_1):n16849250';
NODE_NAME	U4 L18
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16840428@MY_SCH_LIBRARY.XC7A100TFGG484D.NORMAL(CHIPS)':
 'IO_L16N_T2_A27_15':;
NET_NAME
'VMGTAVTT'
 '@SDHCALDIF.TOP(SCH_1):VMGTAVTT':
 C_SIGNAL='@sdhcaldif.top(sch_1):vmgtavtt';
NODE_NAME	R40 1
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16793343@MY_SCH_LIBRARY.RESISTOR.NORMAL(CHIPS)':
 '1':;
NODE_NAME	U4 B7
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16841050@MY_SCH_LIBRARY.XC7A100TFGG484H.NORMAL(CHIPS)':
 'MGTAVTT_2':;
NODE_NAME	U4 B5
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16841050@MY_SCH_LIBRARY.XC7A100TFGG484H.NORMAL(CHIPS)':
 'MGTAVTT_1':;
NODE_NAME	U4 B9
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16841050@MY_SCH_LIBRARY.XC7A100TFGG484H.NORMAL(CHIPS)':
 'MGTAVTT_3':;
NODE_NAME	C79 1
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16793407@MY_SCH_LIBRARY.CAPACITOR NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C78 1
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16793415@MY_SCH_LIBRARY.CAPACITOR NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C77 1
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16793423@MY_SCH_LIBRARY.CAPACITOR NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	U4 B11
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16841050@MY_SCH_LIBRARY.XC7A100TFGG484H.NORMAL(CHIPS)':
 'MGTAVTT_4':;
NODE_NAME	U4 C4
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16841050@MY_SCH_LIBRARY.XC7A100TFGG484H.NORMAL(CHIPS)':
 'MGTAVTT_5':;
NODE_NAME	U4 C8
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16841050@MY_SCH_LIBRARY.XC7A100TFGG484H.NORMAL(CHIPS)':
 'MGTAVTT_6':;
NODE_NAME	U17 19
 '@SDHCALDIF.TOP(SCH_1):POWER@SDHCALDIF.POWER(SCH_1):INS16796968@MY_SCH_LIBRARY.TPS74401.NORMAL(CHIPS)':
 'OUT2':;
NODE_NAME	U17 18
 '@SDHCALDIF.TOP(SCH_1):POWER@SDHCALDIF.POWER(SCH_1):INS16796968@MY_SCH_LIBRARY.TPS74401.NORMAL(CHIPS)':
 'OUT1':;
NODE_NAME	R92 1
 '@SDHCALDIF.TOP(SCH_1):POWER@SDHCALDIF.POWER(SCH_1):INS16797001@MY_SCH_LIBRARY.RESISTOR.NORMAL(CHIPS)':
 '1':;
NODE_NAME	U17 1
 '@SDHCALDIF.TOP(SCH_1):POWER@SDHCALDIF.POWER(SCH_1):INS16796968@MY_SCH_LIBRARY.TPS74401.NORMAL(CHIPS)':
 'OUT4':;
NODE_NAME	U17 20
 '@SDHCALDIF.TOP(SCH_1):POWER@SDHCALDIF.POWER(SCH_1):INS16796968@MY_SCH_LIBRARY.TPS74401.NORMAL(CHIPS)':
 'OUT3':;
NODE_NAME	C146 1
 '@SDHCALDIF.TOP(SCH_1):POWER@SDHCALDIF.POWER(SCH_1):INS16797209@MY_SCH_LIBRARY.CAPACITOR POL.NORMAL(CHIPS)':
 '1':;
NODE_NAME	TP20 1
 '@SDHCALDIF.TOP(SCH_1):POWER@SDHCALDIF.POWER(SCH_1):INS16823194@BGO_FEE_DAQ.T POINT A.NORMAL(CHIPS)':
 'TP':;
NET_NAME
'DTCC_CLK1OUT_N'
 '@SDHCALDIF.TOP(SCH_1):DTCC_CLK1OUT_N':
 C_SIGNAL='@sdhcaldif.top(sch_1):dtcc_clk1out_n';
NODE_NAME	U8 3
 '@SDHCALDIF.TOP(SCH_1):INTERFACE TO DAQ@SDHCALDIF.INTERFACETODAQ(SCH_1):INS212222@SDHCALDIF.USBTYPECPLUG_0.NORMAL(CHIPS)':
 'TX1_N':;
NODE_NAME	U10 8
 '@SDHCALDIF.TOP(SCH_1):INTERFACE TO DAQ@SDHCALDIF.INTERFACETODAQ(SCH_1):INS215796@MY_SCH_LIBRARY.DS90LV049.NORMAL(CHIPS)':
 'DOUT1-':;
NET_NAME
'N16849272'
 '@SDHCALDIF.TOP(SCH_1):N16849272':
 C_SIGNAL='@sdhcaldif.top(sch_1):n16849272';
NODE_NAME	U4 L14
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16840428@MY_SCH_LIBRARY.XC7A100TFGG484D.NORMAL(CHIPS)':
 'IO_L22P_T3_A17_15':;
NET_NAME
'VCCADC'
 '@SDHCALDIF.TOP(SCH_1):VCCADC':
 C_SIGNAL='@sdhcaldif.top(sch_1):vccadc';
NODE_NAME	C70 1
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16773892@MY_SCH_LIBRARY.CAPACITOR NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	L1 2
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16773962@MY_SCH_LIBRARY.INDUCTOR.NORMAL(CHIPS)':
 '2':;
NODE_NAME	U4 K10
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16839673@MY_SCH_LIBRARY.XC7A100TFGG484A.NORMAL(CHIPS)':
 'VCCADC_0':;
NODE_NAME	C72 1
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16773920@MY_SCH_LIBRARY.CAPACITOR NP.NORMAL(CHIPS)':
 '1':;
NET_NAME
'N16849280'
 '@SDHCALDIF.TOP(SCH_1):N16849280':
 C_SIGNAL='@sdhcaldif.top(sch_1):n16849280';
NODE_NAME	U4 M15
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16840428@MY_SCH_LIBRARY.XC7A100TFGG484D.NORMAL(CHIPS)':
 'IO_L24P_T3_RS1_15':;
NET_NAME
'N16849264'
 '@SDHCALDIF.TOP(SCH_1):N16849264':
 C_SIGNAL='@sdhcaldif.top(sch_1):n16849264';
NODE_NAME	U4 M13
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16840428@MY_SCH_LIBRARY.XC7A100TFGG484D.NORMAL(CHIPS)':
 'IO_L20P_T3_A20_15':;
NET_NAME
'SFP_CLK_N'
 '@SDHCALDIF.TOP(SCH_1):SFP_CLK_N':
 C_SIGNAL='@sdhcaldif.top(sch_1):sfp_clk_n';
NODE_NAME	U4 E6
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16841050@MY_SCH_LIBRARY.XC7A100TFGG484H.NORMAL(CHIPS)':
 'MGTREFCLK0N_216':;
NODE_NAME	C66 1
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16810421@MY_SCH_LIBRARY.CAPACITOR NP.NORMAL(CHIPS)':
 '1':;
NET_NAME
'VCC5.0V_CON_IN'
 '@SDHCALDIF.TOP(SCH_1):VCC5.0V_CON_IN':
 C_SIGNAL='@sdhcaldif.top(sch_1):\vcc5.0v_con_in\';
NODE_NAME	C129 1
 '@SDHCALDIF.TOP(SCH_1):INTERFACE TO FEB@SDHCALDIF.INTERFACETOFEB(SCH_1):INS230429@MY_SCH_LIBRARY.CAPACITOR POL.NORMAL(CHIPS)':
 '1':;
NODE_NAME	L2 2
 '@SDHCALDIF.TOP(SCH_1):INTERFACE TO FEB@SDHCALDIF.INTERFACETOFEB(SCH_1):INS230389@MY_SCH_LIBRARY.INDUCTOR.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C130 1
 '@SDHCALDIF.TOP(SCH_1):INTERFACE TO FEB@SDHCALDIF.INTERFACETOFEB(SCH_1):INS230405@MY_SCH_LIBRARY.CAPACITOR NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	J12 B28
 '@SDHCALDIF.TOP(SCH_1):INTERFACE TO FEB@SDHCALDIF.INTERFACETOFEB(SCH_1):INS16767808@FECV2_0.CONN_1.NORMAL(CHIPS)':
 'B28':;
NODE_NAME	J12 B30
 '@SDHCALDIF.TOP(SCH_1):INTERFACE TO FEB@SDHCALDIF.INTERFACETOFEB(SCH_1):INS16767808@FECV2_0.CONN_1.NORMAL(CHIPS)':
 'B30':;
NODE_NAME	J10 B28
 '@SDHCALDIF.TOP(SCH_1):INTERFACE TO FEB@SDHCALDIF.INTERFACETOFEB(SCH_1):INS16768030@FECV2_0.CONN_1.NORMAL(CHIPS)':
 'B28':;
NODE_NAME	J10 B30
 '@SDHCALDIF.TOP(SCH_1):INTERFACE TO FEB@SDHCALDIF.INTERFACETOFEB(SCH_1):INS16768030@FECV2_0.CONN_1.NORMAL(CHIPS)':
 'B30':;
NODE_NAME	J11 A39
 '@SDHCALDIF.TOP(SCH_1):INTERFACE TO FEB@SDHCALDIF.INTERFACETOFEB(SCH_1):INS16768334@FECV2_0.CONN_1.NORMAL(CHIPS)':
 'A39':;
NODE_NAME	J11 B38
 '@SDHCALDIF.TOP(SCH_1):INTERFACE TO FEB@SDHCALDIF.INTERFACETOFEB(SCH_1):INS16768334@FECV2_0.CONN_1.NORMAL(CHIPS)':
 'B38':;
NODE_NAME	J11 B40
 '@SDHCALDIF.TOP(SCH_1):INTERFACE TO FEB@SDHCALDIF.INTERFACETOFEB(SCH_1):INS16768334@FECV2_0.CONN_1.NORMAL(CHIPS)':
 'B40':;
NODE_NAME	J11 A37
 '@SDHCALDIF.TOP(SCH_1):INTERFACE TO FEB@SDHCALDIF.INTERFACETOFEB(SCH_1):INS16768334@FECV2_0.CONN_1.NORMAL(CHIPS)':
 'A37':;
NET_NAME
'N16849278'
 '@SDHCALDIF.TOP(SCH_1):N16849278':
 C_SIGNAL='@sdhcaldif.top(sch_1):n16849278';
NODE_NAME	U4 K16
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16840428@MY_SCH_LIBRARY.XC7A100TFGG484D.NORMAL(CHIPS)':
 'IO_L23N_T3_FWE_B_15':;
NET_NAME
'VMGTAVCC'
 '@SDHCALDIF.TOP(SCH_1):VMGTAVCC':
 C_SIGNAL='@sdhcaldif.top(sch_1):vmgtavcc';
NODE_NAME	U4 D6
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16841050@MY_SCH_LIBRARY.XC7A100TFGG484H.NORMAL(CHIPS)':
 'MGTAVCC_1':;
NODE_NAME	U4 D10
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16841050@MY_SCH_LIBRARY.XC7A100TFGG484H.NORMAL(CHIPS)':
 'MGTAVCC_2':;
NODE_NAME	C75 1
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16793369@MY_SCH_LIBRARY.CAPACITOR NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C76 1
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16793377@MY_SCH_LIBRARY.CAPACITOR NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C74 1
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16793389@MY_SCH_LIBRARY.CAPACITOR NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	U4 F7
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16841050@MY_SCH_LIBRARY.XC7A100TFGG484H.NORMAL(CHIPS)':
 'MGTAVCC_3':;
NODE_NAME	U4 F9
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16841050@MY_SCH_LIBRARY.XC7A100TFGG484H.NORMAL(CHIPS)':
 'MGTAVCC_4':;
NODE_NAME	U4 E8
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16841050@MY_SCH_LIBRARY.XC7A100TFGG484H.NORMAL(CHIPS)':
 'MGTAVCC_5':;
NODE_NAME	R83 1
 '@SDHCALDIF.TOP(SCH_1):POWER@SDHCALDIF.POWER(SCH_1):INS16788116@MY_SCH_LIBRARY.RESISTOR.NORMAL(CHIPS)':
 '1':;
NODE_NAME	U15 19
 '@SDHCALDIF.TOP(SCH_1):POWER@SDHCALDIF.POWER(SCH_1):INS16796898@MY_SCH_LIBRARY.TPS74401.NORMAL(CHIPS)':
 'OUT2':;
NODE_NAME	U15 18
 '@SDHCALDIF.TOP(SCH_1):POWER@SDHCALDIF.POWER(SCH_1):INS16796898@MY_SCH_LIBRARY.TPS74401.NORMAL(CHIPS)':
 'OUT1':;
NODE_NAME	U15 20
 '@SDHCALDIF.TOP(SCH_1):POWER@SDHCALDIF.POWER(SCH_1):INS16796898@MY_SCH_LIBRARY.TPS74401.NORMAL(CHIPS)':
 'OUT3':;
NODE_NAME	U15 1
 '@SDHCALDIF.TOP(SCH_1):POWER@SDHCALDIF.POWER(SCH_1):INS16796898@MY_SCH_LIBRARY.TPS74401.NORMAL(CHIPS)':
 'OUT4':;
NODE_NAME	R79 1
 '@SDHCALDIF.TOP(SCH_1):POWER@SDHCALDIF.POWER(SCH_1):INS16796933@MY_SCH_LIBRARY.RESISTOR.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C138 1
 '@SDHCALDIF.TOP(SCH_1):POWER@SDHCALDIF.POWER(SCH_1):INS16797191@MY_SCH_LIBRARY.CAPACITOR POL.NORMAL(CHIPS)':
 '1':;
NODE_NAME	TP19 1
 '@SDHCALDIF.TOP(SCH_1):POWER@SDHCALDIF.POWER(SCH_1):INS16823187@BGO_FEE_DAQ.T POINT A.NORMAL(CHIPS)':
 'TP':;
NET_NAME
'N16849270'
 '@SDHCALDIF.TOP(SCH_1):N16849270':
 C_SIGNAL='@sdhcaldif.top(sch_1):n16849270';
NODE_NAME	U4 J17
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16840428@MY_SCH_LIBRARY.XC7A100TFGG484D.NORMAL(CHIPS)':
 'IO_L21N_T3_DQS_A18_15':;
NET_NAME
'SFP_CLK_P'
 '@SDHCALDIF.TOP(SCH_1):SFP_CLK_P':
 C_SIGNAL='@sdhcaldif.top(sch_1):sfp_clk_p';
NODE_NAME	U4 F6
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16841050@MY_SCH_LIBRARY.XC7A100TFGG484H.NORMAL(CHIPS)':
 'MGTREFCLK0P_216':;
NODE_NAME	C67 1
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16810413@MY_SCH_LIBRARY.CAPACITOR NP.NORMAL(CHIPS)':
 '1':;
NET_NAME
'DTCC_DATA1OUT_N'
 '@SDHCALDIF.TOP(SCH_1):DTCC_DATA1OUT_N':
 C_SIGNAL='@sdhcaldif.top(sch_1):dtcc_data1out_n';
NODE_NAME	U7 3
 '@SDHCALDIF.TOP(SCH_1):INTERFACE TO DAQ@SDHCALDIF.INTERFACETODAQ(SCH_1):INS212646@SDHCALDIF.USBTYPECPLUG_0.NORMAL(CHIPS)':
 'TX1_N':;
NODE_NAME	U9 8
 '@SDHCALDIF.TOP(SCH_1):INTERFACE TO DAQ@SDHCALDIF.INTERFACETODAQ(SCH_1):INS215699@MY_SCH_LIBRARY.DS90LV049.NORMAL(CHIPS)':
 'DOUT1-':;
NET_NAME
'N16849320'
 '@SDHCALDIF.TOP(SCH_1):N16849320':
 C_SIGNAL='@sdhcaldif.top(sch_1):n16849320';
NODE_NAME	U4 M16
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16840428@MY_SCH_LIBRARY.XC7A100TFGG484D.NORMAL(CHIPS)':
 'IO_L24N_T3_RS0_15':;
NET_NAME
'CLK_40M'
 '@SDHCALDIF.TOP(SCH_1):CLK_40M':
 C_SIGNAL='@sdhcaldif.top(sch_1):clk_40m';
NODE_NAME	R27 1
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16774659@BGO_FEE_DAQ.R.NORMAL(CHIPS)':
 '1':;
NODE_NAME	U4 K4
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16840895@MY_SCH_LIBRARY.XC7A100TFGG484G.NORMAL(CHIPS)':
 'IO_L13P_T2_MRCC_35':;
NET_NAME
'SHELLGND_HDMI'
 '@SDHCALDIF.TOP(SCH_1):SHELLGND_HDMI':
 C_SIGNAL='@sdhcaldif.top(sch_1):shellgnd_hdmi';
NODE_NAME	J9 M1
 '@SDHCALDIF.TOP(SCH_1):INTERFACE TO DAQ@SDHCALDIF.INTERFACETODAQ(SCH_1):INS10940196@SDHCALDIF.HDMI_A_0.NORMAL(CHIPS)':
 'M1':;
NODE_NAME	J9 M2
 '@SDHCALDIF.TOP(SCH_1):INTERFACE TO DAQ@SDHCALDIF.INTERFACETODAQ(SCH_1):INS10940196@SDHCALDIF.HDMI_A_0.NORMAL(CHIPS)':
 'M2':;
NODE_NAME	J9 M3
 '@SDHCALDIF.TOP(SCH_1):INTERFACE TO DAQ@SDHCALDIF.INTERFACETODAQ(SCH_1):INS10940196@SDHCALDIF.HDMI_A_0.NORMAL(CHIPS)':
 'M3':;
NODE_NAME	J9 M4
 '@SDHCALDIF.TOP(SCH_1):INTERFACE TO DAQ@SDHCALDIF.INTERFACETODAQ(SCH_1):INS10940196@SDHCALDIF.HDMI_A_0.NORMAL(CHIPS)':
 'M4':;
NODE_NAME	R149 2
 '@SDHCALDIF.TOP(SCH_1):INTERFACE TO DAQ@SDHCALDIF.INTERFACETODAQ(SCH_1):INS10953006@BGO_FEE_DAQ.RESISTOR.NORMAL(CHIPS)':
 '2':;
NET_NAME
'N16849322'
 '@SDHCALDIF.TOP(SCH_1):N16849322':
 C_SIGNAL='@sdhcaldif.top(sch_1):n16849322';
NODE_NAME	U4 M17
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16840428@MY_SCH_LIBRARY.XC7A100TFGG484D.NORMAL(CHIPS)':
 'IO_25_15':;
NET_NAME
'N167746413'
 '@SDHCALDIF.TOP(SCH_1):N167746413':
 C_SIGNAL='@sdhcaldif.top(sch_1):n167746413';
NODE_NAME	R27 2
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16774659@BGO_FEE_DAQ.R.NORMAL(CHIPS)':
 '2':;
NODE_NAME	U5 3
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16774627@BGO_FEE_DAQ.OSCILLATOR_1.NORMAL(CHIPS)':
 'OUT':;
NET_NAME
'ELINKDATAOUT_P'
 '@SDHCALDIF.TOP(SCH_1):ELINKDATAOUT_P':
 C_SIGNAL='@sdhcaldif.top(sch_1):elinkdataout_p';
NODE_NAME	J9 4
 '@SDHCALDIF.TOP(SCH_1):INTERFACE TO DAQ@SDHCALDIF.INTERFACETODAQ(SCH_1):INS10940196@SDHCALDIF.HDMI_A_0.NORMAL(CHIPS)':
 'TMDS1+':;
NODE_NAME	R159 2
 '@SDHCALDIF.TOP(SCH_1):INTERFACE TO DAQ@SDHCALDIF.INTERFACETODAQ(SCH_1):INS10956357@BGO_FEE_DAQ.RESISTOR.NORMAL(CHIPS)':
 '2':;
NODE_NAME	R158 2
 '@SDHCALDIF.TOP(SCH_1):INTERFACE TO DAQ@SDHCALDIF.INTERFACETODAQ(SCH_1):INS10956341@BGO_FEE_DAQ.RESISTOR.NORMAL(CHIPS)':
 '2':;
NET_NAME
'PLUG1_VBUS'
 '@SDHCALDIF.TOP(SCH_1):PLUG1_VBUS':
 C_SIGNAL='@sdhcaldif.top(sch_1):plug1_vbus';
NODE_NAME	R65 1
 '@SDHCALDIF.TOP(SCH_1):INTERFACE TO DAQ@SDHCALDIF.INTERFACETODAQ(SCH_1):INS10941227@MY_SCH_LIBRARY.RESISTOR.NORMAL(CHIPS)':
 '1':;
NODE_NAME	R64 2
 '@SDHCALDIF.TOP(SCH_1):INTERFACE TO DAQ@SDHCALDIF.INTERFACETODAQ(SCH_1):INS10941275@MY_SCH_LIBRARY.RESISTOR.NORMAL(CHIPS)':
 '2':;
NODE_NAME	U7 9
 '@SDHCALDIF.TOP(SCH_1):INTERFACE TO DAQ@SDHCALDIF.INTERFACETODAQ(SCH_1):INS212646@SDHCALDIF.USBTYPECPLUG_0.NORMAL(CHIPS)':
 'A9 VBUS':;
NET_NAME
'ELINKDATAOUT_N'
 '@SDHCALDIF.TOP(SCH_1):ELINKDATAOUT_N':
 C_SIGNAL='@sdhcaldif.top(sch_1):elinkdataout_n';
NODE_NAME	J9 6
 '@SDHCALDIF.TOP(SCH_1):INTERFACE TO DAQ@SDHCALDIF.INTERFACETODAQ(SCH_1):INS10940196@SDHCALDIF.HDMI_A_0.NORMAL(CHIPS)':
 'TMDS1-':;
NODE_NAME	R155 2
 '@SDHCALDIF.TOP(SCH_1):INTERFACE TO DAQ@SDHCALDIF.INTERFACETODAQ(SCH_1):INS10955976@BGO_FEE_DAQ.RESISTOR.NORMAL(CHIPS)':
 '2':;
NODE_NAME	R156 2
 '@SDHCALDIF.TOP(SCH_1):INTERFACE TO DAQ@SDHCALDIF.INTERFACETODAQ(SCH_1):INS10956002@BGO_FEE_DAQ.RESISTOR.NORMAL(CHIPS)':
 '2':;
NET_NAME
'DTCC_CLK1IN_P'
 '@SDHCALDIF.TOP(SCH_1):DTCC_CLK1IN_P':
 C_SIGNAL='@sdhcaldif.top(sch_1):dtcc_clk1in_p';
NODE_NAME	U7 23
 '@SDHCALDIF.TOP(SCH_1):INTERFACE TO DAQ@SDHCALDIF.INTERFACETODAQ(SCH_1):INS212646@SDHCALDIF.USBTYPECPLUG_0.NORMAL(CHIPS)':
 'RX1_P':;
NODE_NAME	R57 1
 '@SDHCALDIF.TOP(SCH_1):INTERFACE TO DAQ@SDHCALDIF.INTERFACETODAQ(SCH_1):INS10944149@BGO_FEE_DAQ.RESISTOR.NORMAL(CHIPS)':
 '1':;
NODE_NAME	U9 3
 '@SDHCALDIF.TOP(SCH_1):INTERFACE TO DAQ@SDHCALDIF.INTERFACETODAQ(SCH_1):INS215699@MY_SCH_LIBRARY.DS90LV049.NORMAL(CHIPS)':
 'RIN2+':;
NET_NAME
'ELINKCLKIN_N'
 '@SDHCALDIF.TOP(SCH_1):ELINKCLKIN_N':
 C_SIGNAL='@sdhcaldif.top(sch_1):elinkclkin_n';
NODE_NAME	J9 12
 '@SDHCALDIF.TOP(SCH_1):INTERFACE TO DAQ@SDHCALDIF.INTERFACETODAQ(SCH_1):INS10940196@SDHCALDIF.HDMI_A_0.NORMAL(CHIPS)':
 'TMDS_CLK-':;
NODE_NAME	C227 2
 '@SDHCALDIF.TOP(SCH_1):INTERFACE TO DAQ@SDHCALDIF.INTERFACETODAQ(SCH_1):INS10955762@MY_SCH_LIBRARY.CAPACITOR NP.NORMAL(CHIPS)':
 '2':;
NET_NAME
'ELINKCLKIN_P'
 '@SDHCALDIF.TOP(SCH_1):ELINKCLKIN_P':
 C_SIGNAL='@sdhcaldif.top(sch_1):elinkclkin_p';
NODE_NAME	J9 10
 '@SDHCALDIF.TOP(SCH_1):INTERFACE TO DAQ@SDHCALDIF.INTERFACETODAQ(SCH_1):INS10940196@SDHCALDIF.HDMI_A_0.NORMAL(CHIPS)':
 'TMDS-CLK+':;
NODE_NAME	C226 1
 '@SDHCALDIF.TOP(SCH_1):INTERFACE TO DAQ@SDHCALDIF.INTERFACETODAQ(SCH_1):INS10955500@MY_SCH_LIBRARY.CAPACITOR NP.NORMAL(CHIPS)':
 '1':;
NET_NAME
'DTCC_CLK2OUT_P'
 '@SDHCALDIF.TOP(SCH_1):DTCC_CLK2OUT_P':
 C_SIGNAL='@sdhcaldif.top(sch_1):dtcc_clk2out_p';
NODE_NAME	U8 14
 '@SDHCALDIF.TOP(SCH_1):INTERFACE TO DAQ@SDHCALDIF.INTERFACETODAQ(SCH_1):INS212222@SDHCALDIF.USBTYPECPLUG_0.NORMAL(CHIPS)':
 'TX2_P':;
NODE_NAME	U10 6
 '@SDHCALDIF.TOP(SCH_1):INTERFACE TO DAQ@SDHCALDIF.INTERFACETODAQ(SCH_1):INS215796@MY_SCH_LIBRARY.DS90LV049.NORMAL(CHIPS)':
 'DOUT2+':;
NET_NAME
'DTCC_CONTROL2IN_P'
 '@SDHCALDIF.TOP(SCH_1):DTCC_CONTROL2IN_P':
 C_SIGNAL='@sdhcaldif.top(sch_1):dtcc_control2in_p';
NODE_NAME	U8 11
 '@SDHCALDIF.TOP(SCH_1):INTERFACE TO DAQ@SDHCALDIF.INTERFACETODAQ(SCH_1):INS212222@SDHCALDIF.USBTYPECPLUG_0.NORMAL(CHIPS)':
 'RX2_P':;
NODE_NAME	R60 1
 '@SDHCALDIF.TOP(SCH_1):INTERFACE TO DAQ@SDHCALDIF.INTERFACETODAQ(SCH_1):INS10944301@BGO_FEE_DAQ.RESISTOR.NORMAL(CHIPS)':
 '1':;
NODE_NAME	U10 2
 '@SDHCALDIF.TOP(SCH_1):INTERFACE TO DAQ@SDHCALDIF.INTERFACETODAQ(SCH_1):INS215796@MY_SCH_LIBRARY.DS90LV049.NORMAL(CHIPS)':
 'RIN1+':;
NET_NAME
'PLUG2_VCOM1'
 '@SDHCALDIF.TOP(SCH_1):PLUG2_VCOM1':
 C_SIGNAL='@sdhcaldif.top(sch_1):plug2_vcom1';
NODE_NAME	U8 8
 '@SDHCALDIF.TOP(SCH_1):INTERFACE TO DAQ@SDHCALDIF.INTERFACETODAQ(SCH_1):INS212222@SDHCALDIF.USBTYPECPLUG_0.NORMAL(CHIPS)':
 'SBU1':;
NODE_NAME	R47 2
 '@SDHCALDIF.TOP(SCH_1):INTERFACE TO DAQ@SDHCALDIF.INTERFACETODAQ(SCH_1):INS212006@BGO_FEE_DAQ.RESISTOR.NORMAL(CHIPS)':
 '2':;
NODE_NAME	R55 1
 '@SDHCALDIF.TOP(SCH_1):INTERFACE TO DAQ@SDHCALDIF.INTERFACETODAQ(SCH_1):INS211966@BGO_FEE_DAQ.RESISTOR.NORMAL(CHIPS)':
 '1':;
NET_NAME
'N16768966'
 '@SDHCALDIF.TOP(SCH_1):N16768966':
 C_SIGNAL='@sdhcaldif.top(sch_1):n16768966';
NODE_NAME	J11 A31
 '@SDHCALDIF.TOP(SCH_1):INTERFACE TO FEB@SDHCALDIF.INTERFACETOFEB(SCH_1):INS16768334@FECV2_0.CONN_1.NORMAL(CHIPS)':
 'A31':;
NODE_NAME	R73 2
 '@SDHCALDIF.TOP(SCH_1):INTERFACE TO FEB@SDHCALDIF.INTERFACETOFEB(SCH_1):INS16768534@DISCRETE.R.NORMAL(CHIPS)':
 '2':;
NET_NAME
'DTCC_CONTROL1IN_N'
 '@SDHCALDIF.TOP(SCH_1):DTCC_CONTROL1IN_N':
 C_SIGNAL='@sdhcaldif.top(sch_1):dtcc_control1in_n';
NODE_NAME	U8 22
 '@SDHCALDIF.TOP(SCH_1):INTERFACE TO DAQ@SDHCALDIF.INTERFACETODAQ(SCH_1):INS212222@SDHCALDIF.USBTYPECPLUG_0.NORMAL(CHIPS)':
 'RX1_N':;
NODE_NAME	R59 2
 '@SDHCALDIF.TOP(SCH_1):INTERFACE TO DAQ@SDHCALDIF.INTERFACETODAQ(SCH_1):INS10944275@BGO_FEE_DAQ.RESISTOR.NORMAL(CHIPS)':
 '2':;
NODE_NAME	U10 4
 '@SDHCALDIF.TOP(SCH_1):INTERFACE TO DAQ@SDHCALDIF.INTERFACETODAQ(SCH_1):INS215796@MY_SCH_LIBRARY.DS90LV049.NORMAL(CHIPS)':
 'RIN2-':;
NET_NAME
'N16787164'
 '@SDHCALDIF.TOP(SCH_1):N16787164':
 C_SIGNAL='@sdhcaldif.top(sch_1):n16787164';
NODE_NAME	U16 3
 '@SDHCALDIF.TOP(SCH_1):POWER@SDHCALDIF.POWER(SCH_1):INS16779157@MY_SCH_LIBRARY.TPS386000.NORMAL(CHIPS)':
 'CT3':;
NODE_NAME	C144 1
 '@SDHCALDIF.TOP(SCH_1):POWER@SDHCALDIF.POWER(SCH_1):INS16787135@MY_SCH_LIBRARY.CAPACITOR NP.NORMAL(CHIPS)':
 '1':;
NET_NAME
'N16787952'
 '@SDHCALDIF.TOP(SCH_1):N16787952':
 C_SIGNAL='@sdhcaldif.top(sch_1):n16787952';
NODE_NAME	R83 2
 '@SDHCALDIF.TOP(SCH_1):POWER@SDHCALDIF.POWER(SCH_1):INS16788116@MY_SCH_LIBRARY.RESISTOR.NORMAL(CHIPS)':
 '2':;
NODE_NAME	U16 9
 '@SDHCALDIF.TOP(SCH_1):POWER@SDHCALDIF.POWER(SCH_1):INS16779157@MY_SCH_LIBRARY.TPS386000.NORMAL(CHIPS)':
 'SENSE2':;
NODE_NAME	R95 1
 '@SDHCALDIF.TOP(SCH_1):POWER@SDHCALDIF.POWER(SCH_1):INS16787943@MY_SCH_LIBRARY.RESISTOR.NORMAL(CHIPS)':
 '1':;
NET_NAME
'DTCC_CLK2IN_N'
 '@SDHCALDIF.TOP(SCH_1):DTCC_CLK2IN_N':
 C_SIGNAL='@sdhcaldif.top(sch_1):dtcc_clk2in_n';
NODE_NAME	U7 10
 '@SDHCALDIF.TOP(SCH_1):INTERFACE TO DAQ@SDHCALDIF.INTERFACETODAQ(SCH_1):INS212646@SDHCALDIF.USBTYPECPLUG_0.NORMAL(CHIPS)':
 'RX2_N':;
NODE_NAME	R58 2
 '@SDHCALDIF.TOP(SCH_1):INTERFACE TO DAQ@SDHCALDIF.INTERFACETODAQ(SCH_1):INS10944249@BGO_FEE_DAQ.RESISTOR.NORMAL(CHIPS)':
 '2':;
NODE_NAME	U9 1
 '@SDHCALDIF.TOP(SCH_1):INTERFACE TO DAQ@SDHCALDIF.INTERFACETODAQ(SCH_1):INS215699@MY_SCH_LIBRARY.DS90LV049.NORMAL(CHIPS)':
 'RIN1-':;
NET_NAME
'VCCIOEN'
 '@SDHCALDIF.TOP(SCH_1):VCCIOEN':
 C_SIGNAL='@sdhcaldif.top(sch_1):vccioen';
NODE_NAME	R99 1
 '@SDHCALDIF.TOP(SCH_1):POWER@SDHCALDIF.POWER(SCH_1):INS16807281@BGO_FEE_DAQ.R.NORMAL(CHIPS)':
 '1':;
NODE_NAME	U18 J6
 '@SDHCALDIF.TOP(SCH_1):POWER@SDHCALDIF.POWER(SCH_1):INS16795471@ADAM.LTM4644-1_1.NORMAL(CHIPS)':
 'RUN3':;
NODE_NAME	R110 2
 '@SDHCALDIF.TOP(SCH_1):POWER@SDHCALDIF.POWER(SCH_1):INS16796028@CAPTURE.R_0603.NORMAL(CHIPS)':
 '2':;
NODE_NAME	U18 K7
 '@SDHCALDIF.TOP(SCH_1):POWER@SDHCALDIF.POWER(SCH_1):INS16795471@ADAM.LTM4644-1_1.NORMAL(CHIPS)':
 'RUN4':;
NET_NAME
'WAKEUP'
 '@SDHCALDIF.TOP(SCH_1):WAKEUP':
 C_SIGNAL='@sdhcaldif.top(sch_1):wakeup';
NODE_NAME	R141 2
 '@SDHCALDIF.TOP(SCH_1):USB 2.0@SDHCALDIF.USB2.0(SCH_1):INS16777326@BGO_FEE_DAQ.RESISTOR.NORMAL(CHIPS)':
 '2':;
NODE_NAME	R142 2
 '@SDHCALDIF.TOP(SCH_1):USB 2.0@SDHCALDIF.USB2.0(SCH_1):INS16777515@BGO_FEE_DAQ.RESISTOR.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C189 2
 '@SDHCALDIF.TOP(SCH_1):USB 2.0@SDHCALDIF.USB2.0(SCH_1):INS16777318@BGO_FEE_DAQ.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	U21 51
 '@SDHCALDIF.TOP(SCH_1):USB 2.0@SDHCALDIF.USB2.0(SCH_1):INS16777421@SDHCAL_DAQ_2V0.CY7C68013A_0.NORMAL(CHIPS)':
 '*WAKEUP':;
NODE_NAME	D27 1
 '@SDHCALDIF.TOP(SCH_1):USB 2.0@SDHCALDIF.USB2.0(SCH_1):INS16784948@BGO_FEE_DAQ.LED.NORMAL(CHIPS)':
 'ANODE':;
NET_NAME
'VCC1.8V_DONE'
 '@SDHCALDIF.TOP(SCH_1):VCC1.8V_DONE':
 C_SIGNAL='@sdhcaldif.top(sch_1):\vcc1.8v_done\';
NODE_NAME	U16 17
 '@SDHCALDIF.TOP(SCH_1):POWER@SDHCALDIF.POWER(SCH_1):INS16779157@MY_SCH_LIBRARY.TPS386000.NORMAL(CHIPS)':
 '\\R\E\S\E\T\3':;
NODE_NAME	R81 2
 '@SDHCALDIF.TOP(SCH_1):POWER@SDHCALDIF.POWER(SCH_1):INS16788831@MY_SCH_LIBRARY.RESISTOR.NORMAL(CHIPS)':
 '2':;
NODE_NAME	R99 2
 '@SDHCALDIF.TOP(SCH_1):POWER@SDHCALDIF.POWER(SCH_1):INS16807281@BGO_FEE_DAQ.R.NORMAL(CHIPS)':
 '2':;
NET_NAME
'DTCC_CLK2OUT_N'
 '@SDHCALDIF.TOP(SCH_1):DTCC_CLK2OUT_N':
 C_SIGNAL='@sdhcaldif.top(sch_1):dtcc_clk2out_n';
NODE_NAME	U8 15
 '@SDHCALDIF.TOP(SCH_1):INTERFACE TO DAQ@SDHCALDIF.INTERFACETODAQ(SCH_1):INS212222@SDHCALDIF.USBTYPECPLUG_0.NORMAL(CHIPS)':
 'TX2_N':;
NODE_NAME	U10 5
 '@SDHCALDIF.TOP(SCH_1):INTERFACE TO DAQ@SDHCALDIF.INTERFACETODAQ(SCH_1):INS215796@MY_SCH_LIBRARY.DS90LV049.NORMAL(CHIPS)':
 'DOUT2-':;
NET_NAME
'N16787727'
 '@SDHCALDIF.TOP(SCH_1):N16787727':
 C_SIGNAL='@sdhcaldif.top(sch_1):n16787727';
NODE_NAME	U16 6
 '@SDHCALDIF.TOP(SCH_1):POWER@SDHCALDIF.POWER(SCH_1):INS16779157@MY_SCH_LIBRARY.TPS386000.NORMAL(CHIPS)':
 'SENSE4H':;
NODE_NAME	R90 2
 '@SDHCALDIF.TOP(SCH_1):POWER@SDHCALDIF.POWER(SCH_1):INS16787666@MY_SCH_LIBRARY.RESISTOR.NORMAL(CHIPS)':
 '2':;
NODE_NAME	R93 1
 '@SDHCALDIF.TOP(SCH_1):POWER@SDHCALDIF.POWER(SCH_1):INS16787679@MY_SCH_LIBRARY.RESISTOR.NORMAL(CHIPS)':
 '1':;
NET_NAME
'DTCC_DATA2OUT_P'
 '@SDHCALDIF.TOP(SCH_1):DTCC_DATA2OUT_P':
 C_SIGNAL='@sdhcaldif.top(sch_1):dtcc_data2out_p';
NODE_NAME	U7 14
 '@SDHCALDIF.TOP(SCH_1):INTERFACE TO DAQ@SDHCALDIF.INTERFACETODAQ(SCH_1):INS212646@SDHCALDIF.USBTYPECPLUG_0.NORMAL(CHIPS)':
 'TX2_P':;
NODE_NAME	U9 6
 '@SDHCALDIF.TOP(SCH_1):INTERFACE TO DAQ@SDHCALDIF.INTERFACETODAQ(SCH_1):INS215699@MY_SCH_LIBRARY.DS90LV049.NORMAL(CHIPS)':
 'DOUT2+':;
NET_NAME
'VMGTAVTTEN'
 '@SDHCALDIF.TOP(SCH_1):VMGTAVTTEN':
 C_SIGNAL='@sdhcaldif.top(sch_1):vmgtavtten';
NODE_NAME	R100 1
 '@SDHCALDIF.TOP(SCH_1):POWER@SDHCALDIF.POWER(SCH_1):INS16789565@BGO_FEE_DAQ.R.NORMAL(CHIPS)':
 '1':;
NODE_NAME	R91 2
 '@SDHCALDIF.TOP(SCH_1):POWER@SDHCALDIF.POWER(SCH_1):INS16810010@MY_SCH_LIBRARY.RESISTOR.NORMAL(CHIPS)':
 '2':;
NODE_NAME	U17 11
 '@SDHCALDIF.TOP(SCH_1):POWER@SDHCALDIF.POWER(SCH_1):INS16796968@MY_SCH_LIBRARY.TPS74401.NORMAL(CHIPS)':
 'EN':;
NET_NAME
'N16797028'
 '@SDHCALDIF.TOP(SCH_1):N16797028':
 C_SIGNAL='@sdhcaldif.top(sch_1):n16797028';
NODE_NAME	R92 2
 '@SDHCALDIF.TOP(SCH_1):POWER@SDHCALDIF.POWER(SCH_1):INS16797001@MY_SCH_LIBRARY.RESISTOR.NORMAL(CHIPS)':
 '2':;
NODE_NAME	R98 1
 '@SDHCALDIF.TOP(SCH_1):POWER@SDHCALDIF.POWER(SCH_1):INS16797011@MY_SCH_LIBRARY.RESISTOR.NORMAL(CHIPS)':
 '1':;
NODE_NAME	U17 16
 '@SDHCALDIF.TOP(SCH_1):POWER@SDHCALDIF.POWER(SCH_1):INS16796968@MY_SCH_LIBRARY.TPS74401.NORMAL(CHIPS)':
 'FB/SNS':;
NET_NAME
'XTALIN'
 '@SDHCALDIF.TOP(SCH_1):XTALIN':
 C_SIGNAL='@sdhcaldif.top(sch_1):xtalin';
NODE_NAME	U21 12
 '@SDHCALDIF.TOP(SCH_1):USB 2.0@SDHCALDIF.USB2.0(SCH_1):INS16777421@SDHCAL_DAQ_2V0.CY7C68013A_0.NORMAL(CHIPS)':
 'XTALIN':;
NODE_NAME	C204 2
 '@SDHCALDIF.TOP(SCH_1):USB 2.0@SDHCALDIF.USB2.0(SCH_1):INS16777279@MY_SCH_LIBRARY.CAPACITOR NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	Y1 1
 '@SDHCALDIF.TOP(SCH_1):USB 2.0@SDHCALDIF.USB2.0(SCH_1):INS16777532@MY_SCH_LIBRARY.CRYSTAL.NORMAL(CHIPS)':
 '1':;
NET_NAME
'N16788004'
 '@SDHCALDIF.TOP(SCH_1):N16788004':
 C_SIGNAL='@sdhcaldif.top(sch_1):n16788004';
NODE_NAME	R80 2
 '@SDHCALDIF.TOP(SCH_1):POWER@SDHCALDIF.POWER(SCH_1):INS16788164@MY_SCH_LIBRARY.RESISTOR.NORMAL(CHIPS)':
 '2':;
NODE_NAME	U16 10
 '@SDHCALDIF.TOP(SCH_1):POWER@SDHCALDIF.POWER(SCH_1):INS16779157@MY_SCH_LIBRARY.TPS386000.NORMAL(CHIPS)':
 'SENSE1':;
NODE_NAME	R96 1
 '@SDHCALDIF.TOP(SCH_1):POWER@SDHCALDIF.POWER(SCH_1):INS16787995@MY_SCH_LIBRARY.RESISTOR.NORMAL(CHIPS)':
 '1':;
NET_NAME
'ELINKCK_N'
 '@SDHCALDIF.TOP(SCH_1):ELINKCK_N':
 C_SIGNAL='@sdhcaldif.top(sch_1):elinkck_n';
NODE_NAME	U12 1
 '@SDHCALDIF.TOP(SCH_1):INTERFACE TO DAQ@SDHCALDIF.INTERFACETODAQ(SCH_1):INS215893@MY_SCH_LIBRARY.DS90LV049.NORMAL(CHIPS)':
 'RIN1-':;
NODE_NAME	C227 1
 '@SDHCALDIF.TOP(SCH_1):INTERFACE TO DAQ@SDHCALDIF.INTERFACETODAQ(SCH_1):INS10955762@MY_SCH_LIBRARY.CAPACITOR NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	R160 2
 '@SDHCALDIF.TOP(SCH_1):INTERFACE TO DAQ@SDHCALDIF.INTERFACETODAQ(SCH_1):INS10957725@BGO_FEE_DAQ.RESISTOR.NORMAL(CHIPS)':
 '2':;
NET_NAME
'ELINKDATAIN_N'
 '@SDHCALDIF.TOP(SCH_1):ELINKDATAIN_N':
 C_SIGNAL='@sdhcaldif.top(sch_1):elinkdatain_n';
NODE_NAME	J9 9
 '@SDHCALDIF.TOP(SCH_1):INTERFACE TO DAQ@SDHCALDIF.INTERFACETODAQ(SCH_1):INS10940196@SDHCALDIF.HDMI_A_0.NORMAL(CHIPS)':
 'TMDS0-':;
NODE_NAME	C229 2
 '@SDHCALDIF.TOP(SCH_1):INTERFACE TO DAQ@SDHCALDIF.INTERFACETODAQ(SCH_1):INS10955838@MY_SCH_LIBRARY.CAPACITOR NP.NORMAL(CHIPS)':
 '2':;
NET_NAME
'N16796958'
 '@SDHCALDIF.TOP(SCH_1):N16796958':
 C_SIGNAL='@sdhcaldif.top(sch_1):n16796958';
NODE_NAME	R79 2
 '@SDHCALDIF.TOP(SCH_1):POWER@SDHCALDIF.POWER(SCH_1):INS16796933@MY_SCH_LIBRARY.RESISTOR.NORMAL(CHIPS)':
 '2':;
NODE_NAME	R88 1
 '@SDHCALDIF.TOP(SCH_1):POWER@SDHCALDIF.POWER(SCH_1):INS16796941@MY_SCH_LIBRARY.RESISTOR.NORMAL(CHIPS)':
 '1':;
NODE_NAME	U15 16
 '@SDHCALDIF.TOP(SCH_1):POWER@SDHCALDIF.POWER(SCH_1):INS16796898@MY_SCH_LIBRARY.TPS74401.NORMAL(CHIPS)':
 'FB/SNS':;
NET_NAME
'ELINKCK_P'
 '@SDHCALDIF.TOP(SCH_1):ELINKCK_P':
 C_SIGNAL='@sdhcaldif.top(sch_1):elinkck_p';
NODE_NAME	U12 2
 '@SDHCALDIF.TOP(SCH_1):INTERFACE TO DAQ@SDHCALDIF.INTERFACETODAQ(SCH_1):INS215893@MY_SCH_LIBRARY.DS90LV049.NORMAL(CHIPS)':
 'RIN1+':;
NODE_NAME	R160 1
 '@SDHCALDIF.TOP(SCH_1):INTERFACE TO DAQ@SDHCALDIF.INTERFACETODAQ(SCH_1):INS10957725@BGO_FEE_DAQ.RESISTOR.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C226 2
 '@SDHCALDIF.TOP(SCH_1):INTERFACE TO DAQ@SDHCALDIF.INTERFACETODAQ(SCH_1):INS10955500@MY_SCH_LIBRARY.CAPACITOR NP.NORMAL(CHIPS)':
 '2':;
NET_NAME
'ELINKDATAIN_P'
 '@SDHCALDIF.TOP(SCH_1):ELINKDATAIN_P':
 C_SIGNAL='@sdhcaldif.top(sch_1):elinkdatain_p';
NODE_NAME	J9 7
 '@SDHCALDIF.TOP(SCH_1):INTERFACE TO DAQ@SDHCALDIF.INTERFACETODAQ(SCH_1):INS10940196@SDHCALDIF.HDMI_A_0.NORMAL(CHIPS)':
 'TMDS0+':;
NODE_NAME	C228 1
 '@SDHCALDIF.TOP(SCH_1):INTERFACE TO DAQ@SDHCALDIF.INTERFACETODAQ(SCH_1):INS10955796@MY_SCH_LIBRARY.CAPACITOR NP.NORMAL(CHIPS)':
 '1':;
NET_NAME
'DTCC_CLK1IN_N'
 '@SDHCALDIF.TOP(SCH_1):DTCC_CLK1IN_N':
 C_SIGNAL='@sdhcaldif.top(sch_1):dtcc_clk1in_n';
NODE_NAME	U7 22
 '@SDHCALDIF.TOP(SCH_1):INTERFACE TO DAQ@SDHCALDIF.INTERFACETODAQ(SCH_1):INS212646@SDHCALDIF.USBTYPECPLUG_0.NORMAL(CHIPS)':
 'RX1_N':;
NODE_NAME	R57 2
 '@SDHCALDIF.TOP(SCH_1):INTERFACE TO DAQ@SDHCALDIF.INTERFACETODAQ(SCH_1):INS10944149@BGO_FEE_DAQ.RESISTOR.NORMAL(CHIPS)':
 '2':;
NODE_NAME	U9 4
 '@SDHCALDIF.TOP(SCH_1):INTERFACE TO DAQ@SDHCALDIF.INTERFACETODAQ(SCH_1):INS215699@MY_SCH_LIBRARY.DS90LV049.NORMAL(CHIPS)':
 'RIN2-':;
NET_NAME
'N16787161'
 '@SDHCALDIF.TOP(SCH_1):N16787161':
 C_SIGNAL='@sdhcaldif.top(sch_1):n16787161';
NODE_NAME	U16 4
 '@SDHCALDIF.TOP(SCH_1):POWER@SDHCALDIF.POWER(SCH_1):INS16779157@MY_SCH_LIBRARY.TPS386000.NORMAL(CHIPS)':
 'CT2':;
NODE_NAME	C143 1
 '@SDHCALDIF.TOP(SCH_1):POWER@SDHCALDIF.POWER(SCH_1):INS16787122@MY_SCH_LIBRARY.CAPACITOR NP.NORMAL(CHIPS)':
 '1':;
NET_NAME
'PLUG1_VCOM1'
 '@SDHCALDIF.TOP(SCH_1):PLUG1_VCOM1':
 C_SIGNAL='@sdhcaldif.top(sch_1):plug1_vcom1';
NODE_NAME	U7 8
 '@SDHCALDIF.TOP(SCH_1):INTERFACE TO DAQ@SDHCALDIF.INTERFACETODAQ(SCH_1):INS212646@SDHCALDIF.USBTYPECPLUG_0.NORMAL(CHIPS)':
 'SBU1':;
NODE_NAME	R45 2
 '@SDHCALDIF.TOP(SCH_1):INTERFACE TO DAQ@SDHCALDIF.INTERFACETODAQ(SCH_1):INS212466@BGO_FEE_DAQ.RESISTOR.NORMAL(CHIPS)':
 '2':;
NODE_NAME	R53 1
 '@SDHCALDIF.TOP(SCH_1):INTERFACE TO DAQ@SDHCALDIF.INTERFACETODAQ(SCH_1):INS212086@BGO_FEE_DAQ.RESISTOR.NORMAL(CHIPS)':
 '1':;
NET_NAME
'N1679699214'
 '@SDHCALDIF.TOP(SCH_1):N1679699214':
 C_SIGNAL='@sdhcaldif.top(sch_1):n1679699214';
NODE_NAME	U17 15
 '@SDHCALDIF.TOP(SCH_1):POWER@SDHCALDIF.POWER(SCH_1):INS16796968@MY_SCH_LIBRARY.TPS74401.NORMAL(CHIPS)':
 'SS':;
NODE_NAME	C147 1
 '@SDHCALDIF.TOP(SCH_1):POWER@SDHCALDIF.POWER(SCH_1):INS16797047@MY_SCH_LIBRARY.CAPACITOR NP.NORMAL(CHIPS)':
 '1':;
NET_NAME
'TMS'
 '@SDHCALDIF.TOP(SCH_1):TMS':
 C_SIGNAL='@sdhcaldif.top(sch_1):tms';
NODE_NAME	U4 T13
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16839673@MY_SCH_LIBRARY.XC7A100TFGG484A.NORMAL(CHIPS)':
 'TMS_0':;
NODE_NAME	R31 2
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16774172@MY_SCH_LIBRARY.RESISTOR.NORMAL(CHIPS)':
 '2':;
NET_NAME
'ELINKDIN_P'
 '@SDHCALDIF.TOP(SCH_1):ELINKDIN_P':
 C_SIGNAL='@sdhcaldif.top(sch_1):elinkdin_p';
NODE_NAME	U12 3
 '@SDHCALDIF.TOP(SCH_1):INTERFACE TO DAQ@SDHCALDIF.INTERFACETODAQ(SCH_1):INS215893@MY_SCH_LIBRARY.DS90LV049.NORMAL(CHIPS)':
 'RIN2+':;
NODE_NAME	R161 1
 '@SDHCALDIF.TOP(SCH_1):INTERFACE TO DAQ@SDHCALDIF.INTERFACETODAQ(SCH_1):INS10957751@BGO_FEE_DAQ.RESISTOR.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C228 2
 '@SDHCALDIF.TOP(SCH_1):INTERFACE TO DAQ@SDHCALDIF.INTERFACETODAQ(SCH_1):INS10955796@MY_SCH_LIBRARY.CAPACITOR NP.NORMAL(CHIPS)':
 '2':;
NET_NAME
'DTCC_DATA1OUT_P'
 '@SDHCALDIF.TOP(SCH_1):DTCC_DATA1OUT_P':
 C_SIGNAL='@sdhcaldif.top(sch_1):dtcc_data1out_p';
NODE_NAME	U7 2
 '@SDHCALDIF.TOP(SCH_1):INTERFACE TO DAQ@SDHCALDIF.INTERFACETODAQ(SCH_1):INS212646@SDHCALDIF.USBTYPECPLUG_0.NORMAL(CHIPS)':
 'TX1_P':;
NODE_NAME	U9 7
 '@SDHCALDIF.TOP(SCH_1):INTERFACE TO DAQ@SDHCALDIF.INTERFACETODAQ(SCH_1):INS215699@MY_SCH_LIBRARY.DS90LV049.NORMAL(CHIPS)':
 'DOUT1+':;
NET_NAME
'TCK'
 '@SDHCALDIF.TOP(SCH_1):TCK':
 C_SIGNAL='@sdhcaldif.top(sch_1):tck';
NODE_NAME	U4 V12
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16839673@MY_SCH_LIBRARY.XC7A100TFGG484A.NORMAL(CHIPS)':
 'TCK_0':;
NODE_NAME	R32 2
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16774202@MY_SCH_LIBRARY.RESISTOR.NORMAL(CHIPS)':
 '2':;
NET_NAME
'N16849498'
 '@SDHCALDIF.TOP(SCH_1):N16849498':
 C_SIGNAL='@sdhcaldif.top(sch_1):n16849498';
NODE_NAME	U4 D16
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16840578@MY_SCH_LIBRARY.XC7A100TFGG484E.NORMAL(CHIPS)':
 'IO_L5N_T0_16':;
NET_NAME
'ELINKDIN_N'
 '@SDHCALDIF.TOP(SCH_1):ELINKDIN_N':
 C_SIGNAL='@sdhcaldif.top(sch_1):elinkdin_n';
NODE_NAME	U12 4
 '@SDHCALDIF.TOP(SCH_1):INTERFACE TO DAQ@SDHCALDIF.INTERFACETODAQ(SCH_1):INS215893@MY_SCH_LIBRARY.DS90LV049.NORMAL(CHIPS)':
 'RIN2-':;
NODE_NAME	C229 1
 '@SDHCALDIF.TOP(SCH_1):INTERFACE TO DAQ@SDHCALDIF.INTERFACETODAQ(SCH_1):INS10955838@MY_SCH_LIBRARY.CAPACITOR NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	R161 2
 '@SDHCALDIF.TOP(SCH_1):INTERFACE TO DAQ@SDHCALDIF.INTERFACETODAQ(SCH_1):INS10957751@BGO_FEE_DAQ.RESISTOR.NORMAL(CHIPS)':
 '2':;
NET_NAME
'PLUG1_VCOM2'
 '@SDHCALDIF.TOP(SCH_1):PLUG1_VCOM2':
 C_SIGNAL='@sdhcaldif.top(sch_1):plug1_vcom2';
NODE_NAME	U7 20
 '@SDHCALDIF.TOP(SCH_1):INTERFACE TO DAQ@SDHCALDIF.INTERFACETODAQ(SCH_1):INS212646@SDHCALDIF.USBTYPECPLUG_0.NORMAL(CHIPS)':
 'SBU2':;
NODE_NAME	R46 2
 '@SDHCALDIF.TOP(SCH_1):INTERFACE TO DAQ@SDHCALDIF.INTERFACETODAQ(SCH_1):INS212526@BGO_FEE_DAQ.RESISTOR.NORMAL(CHIPS)':
 '2':;
NODE_NAME	R54 1
 '@SDHCALDIF.TOP(SCH_1):INTERFACE TO DAQ@SDHCALDIF.INTERFACETODAQ(SCH_1):INS212046@BGO_FEE_DAQ.RESISTOR.NORMAL(CHIPS)':
 '1':;
NET_NAME
'VCC1.8VDEN'
 '@SDHCALDIF.TOP(SCH_1):VCC1.8VDEN':
 C_SIGNAL='@sdhcaldif.top(sch_1):\vcc1.8vden\';
NODE_NAME	R97 1
 '@SDHCALDIF.TOP(SCH_1):POWER@SDHCALDIF.POWER(SCH_1):INS16807249@BGO_FEE_DAQ.R.NORMAL(CHIPS)':
 '1':;
NODE_NAME	R107 2
 '@SDHCALDIF.TOP(SCH_1):POWER@SDHCALDIF.POWER(SCH_1):INS16795887@CAPTURE.R_0603.NORMAL(CHIPS)':
 '2':;
NODE_NAME	U18 F6
 '@SDHCALDIF.TOP(SCH_1):POWER@SDHCALDIF.POWER(SCH_1):INS16795471@ADAM.LTM4644-1_1.NORMAL(CHIPS)':
 'RUN2':;
NET_NAME
'TDO'
 '@SDHCALDIF.TOP(SCH_1):TDO':
 C_SIGNAL='@sdhcaldif.top(sch_1):tdo';
NODE_NAME	U4 U13
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16839673@MY_SCH_LIBRARY.XC7A100TFGG484A.NORMAL(CHIPS)':
 'TDO_0':;
NODE_NAME	R33 2
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16774218@MY_SCH_LIBRARY.RESISTOR.NORMAL(CHIPS)':
 '2':;
NET_NAME
'N16779961'
 '@SDHCALDIF.TOP(SCH_1):N16779961':
 C_SIGNAL='@sdhcaldif.top(sch_1):n16779961';
NODE_NAME	R78 1
 '@SDHCALDIF.TOP(SCH_1):POWER@SDHCALDIF.POWER(SCH_1):INS16779893@BGO_FEE_DAQ.R.NORMAL(CHIPS)':
 '1':;
NODE_NAME	BT2 1
 '@SDHCALDIF.TOP(SCH_1):POWER@SDHCALDIF.POWER(SCH_1):INS16779953@MY_SCH_LIBRARY.BUTTON.NORMAL(CHIPS)':
 '1':;
NODE_NAME	U16 1
 '@SDHCALDIF.TOP(SCH_1):POWER@SDHCALDIF.POWER(SCH_1):INS16779157@MY_SCH_LIBRARY.TPS386000.NORMAL(CHIPS)':
 '\\M\R':;
NET_NAME
'TDI'
 '@SDHCALDIF.TOP(SCH_1):TDI':
 C_SIGNAL='@sdhcaldif.top(sch_1):tdi';
NODE_NAME	U4 R13
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16839673@MY_SCH_LIBRARY.XC7A100TFGG484A.NORMAL(CHIPS)':
 'TDI_0':;
NODE_NAME	R34 2
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16774242@MY_SCH_LIBRARY.RESISTOR.NORMAL(CHIPS)':
 '2':;
NET_NAME
'N16777680'
 '@SDHCALDIF.TOP(SCH_1):N16777680':
 C_SIGNAL='@sdhcaldif.top(sch_1):n16777680';
NODE_NAME	U21 21
 '@SDHCALDIF.TOP(SCH_1):USB 2.0@SDHCALDIF.USB2.0(SCH_1):INS16777421@SDHCAL_DAQ_2V0.CY7C68013A_0.NORMAL(CHIPS)':
 'RESERVED':;
NODE_NAME	R143 2
 '@SDHCALDIF.TOP(SCH_1):USB 2.0@SDHCALDIF.USB2.0(SCH_1):INS16777491@BGO_FEE_DAQ.RESISTOR.NORMAL(CHIPS)':
 '2':;
NET_NAME
'N16787114'
 '@SDHCALDIF.TOP(SCH_1):N16787114':
 C_SIGNAL='@sdhcaldif.top(sch_1):n16787114';
NODE_NAME	U16 5
 '@SDHCALDIF.TOP(SCH_1):POWER@SDHCALDIF.POWER(SCH_1):INS16779157@MY_SCH_LIBRARY.TPS386000.NORMAL(CHIPS)':
 'CT1':;
NODE_NAME	C142 1
 '@SDHCALDIF.TOP(SCH_1):POWER@SDHCALDIF.POWER(SCH_1):INS16787106@MY_SCH_LIBRARY.CAPACITOR NP.NORMAL(CHIPS)':
 '1':;
NET_NAME
'SCL'
 '@SDHCALDIF.TOP(SCH_1):SCL':
 C_SIGNAL='@sdhcaldif.top(sch_1):scl';
NODE_NAME	R146 1
 '@SDHCALDIF.TOP(SCH_1):USB 2.0@SDHCALDIF.USB2.0(SCH_1):INS16777507@MY_SCH_LIBRARY.RESISTOR.NORMAL(CHIPS)':
 '1':;
NODE_NAME	U24 6
 '@SDHCALDIF.TOP(SCH_1):USB 2.0@SDHCALDIF.USB2.0(SCH_1):INS16777928@MY_SCH_LIBRARY.24LC64.NORMAL(CHIPS)':
 'SCL':;
NODE_NAME	U21 22
 '@SDHCALDIF.TOP(SCH_1):USB 2.0@SDHCALDIF.USB2.0(SCH_1):INS16777421@SDHCAL_DAQ_2V0.CY7C68013A_0.NORMAL(CHIPS)':
 'SCL':;
NET_NAME
'N16849488'
 '@SDHCALDIF.TOP(SCH_1):N16849488':
 C_SIGNAL='@sdhcaldif.top(sch_1):n16849488';
NODE_NAME	U4 C14
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16840578@MY_SCH_LIBRARY.XC7A100TFGG484E.NORMAL(CHIPS)':
 'IO_L3P_T0_DQS_16':;
NET_NAME
'N1679692214'
 '@SDHCALDIF.TOP(SCH_1):N1679692214':
 C_SIGNAL='@sdhcaldif.top(sch_1):n1679692214';
NODE_NAME	C140 1
 '@SDHCALDIF.TOP(SCH_1):POWER@SDHCALDIF.POWER(SCH_1):INS16797034@MY_SCH_LIBRARY.CAPACITOR NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	U15 15
 '@SDHCALDIF.TOP(SCH_1):POWER@SDHCALDIF.POWER(SCH_1):INS16796898@MY_SCH_LIBRARY.TPS74401.NORMAL(CHIPS)':
 'SS':;
NET_NAME
'XTALOUT'
 '@SDHCALDIF.TOP(SCH_1):XTALOUT':
 C_SIGNAL='@sdhcaldif.top(sch_1):xtalout';
NODE_NAME	U21 11
 '@SDHCALDIF.TOP(SCH_1):USB 2.0@SDHCALDIF.USB2.0(SCH_1):INS16777421@SDHCAL_DAQ_2V0.CY7C68013A_0.NORMAL(CHIPS)':
 'XTALOUT':;
NODE_NAME	Y1 2
 '@SDHCALDIF.TOP(SCH_1):USB 2.0@SDHCALDIF.USB2.0(SCH_1):INS16777532@MY_SCH_LIBRARY.CRYSTAL.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C203 2
 '@SDHCALDIF.TOP(SCH_1):USB 2.0@SDHCALDIF.USB2.0(SCH_1):INS16777342@MY_SCH_LIBRARY.CAPACITOR NP.NORMAL(CHIPS)':
 '2':;
NET_NAME
'N16787901'
 '@SDHCALDIF.TOP(SCH_1):N16787901':
 C_SIGNAL='@sdhcaldif.top(sch_1):n16787901';
NODE_NAME	R87 2
 '@SDHCALDIF.TOP(SCH_1):POWER@SDHCALDIF.POWER(SCH_1):INS16788079@MY_SCH_LIBRARY.RESISTOR.NORMAL(CHIPS)':
 '2':;
NODE_NAME	R94 1
 '@SDHCALDIF.TOP(SCH_1):POWER@SDHCALDIF.POWER(SCH_1):INS16787892@MY_SCH_LIBRARY.RESISTOR.NORMAL(CHIPS)':
 '1':;
NODE_NAME	U16 8
 '@SDHCALDIF.TOP(SCH_1):POWER@SDHCALDIF.POWER(SCH_1):INS16779157@MY_SCH_LIBRARY.TPS386000.NORMAL(CHIPS)':
 'SENSE3':;
NET_NAME
'N16787167'
 '@SDHCALDIF.TOP(SCH_1):N16787167':
 C_SIGNAL='@sdhcaldif.top(sch_1):n16787167';
NODE_NAME	U16 2
 '@SDHCALDIF.TOP(SCH_1):POWER@SDHCALDIF.POWER(SCH_1):INS16779157@MY_SCH_LIBRARY.TPS386000.NORMAL(CHIPS)':
 'CT4':;
NODE_NAME	C145 1
 '@SDHCALDIF.TOP(SCH_1):POWER@SDHCALDIF.POWER(SCH_1):INS16787148@MY_SCH_LIBRARY.CAPACITOR NP.NORMAL(CHIPS)':
 '1':;
NET_NAME
'PUDC_B'
 '@SDHCALDIF.TOP(SCH_1):PUDC_B':
 C_SIGNAL='@sdhcaldif.top(sch_1):pudc_b';
NODE_NAME	U4 U22
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16840193@MY_SCH_LIBRARY.XC7A100TFGG484C.NORMAL(CHIPS)':
 'IO_L3P_T0_DQS_PUDC_B_14':;
NODE_NAME	R150 2
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16859395@BGO_FEE_DAQ.RESISTOR.NORMAL(CHIPS)':
 '2':;
NET_NAME
'N16787756'
 '@SDHCALDIF.TOP(SCH_1):N16787756':
 C_SIGNAL='@sdhcaldif.top(sch_1):n16787756';
NODE_NAME	U16 7
 '@SDHCALDIF.TOP(SCH_1):POWER@SDHCALDIF.POWER(SCH_1):INS16779157@MY_SCH_LIBRARY.TPS386000.NORMAL(CHIPS)':
 'SENSE4L':;
NODE_NAME	R90 1
 '@SDHCALDIF.TOP(SCH_1):POWER@SDHCALDIF.POWER(SCH_1):INS16787666@MY_SCH_LIBRARY.RESISTOR.NORMAL(CHIPS)':
 '1':;
NODE_NAME	R86 2
 '@SDHCALDIF.TOP(SCH_1):POWER@SDHCALDIF.POWER(SCH_1):INS16787782@MY_SCH_LIBRARY.RESISTOR.NORMAL(CHIPS)':
 '2':;
NET_NAME
'GND_EARTH'
 '@SDHCALDIF.TOP(SCH_1):GND_EARTH':
 C_SIGNAL='@sdhcaldif.top(sch_1):gnd_earth';
NODE_NAME	U22 S3
 '@SDHCALDIF.TOP(SCH_1):USB 2.0@SDHCALDIF.USB2.0(SCH_1):INS16782307@MY_SCH_LIBRARY.MICROUSBMOLEX47590-0001.NORMAL(CHIPS)':
 'S3':;
NODE_NAME	U22 S2
 '@SDHCALDIF.TOP(SCH_1):USB 2.0@SDHCALDIF.USB2.0(SCH_1):INS16782307@MY_SCH_LIBRARY.MICROUSBMOLEX47590-0001.NORMAL(CHIPS)':
 'S2':;
NODE_NAME	R144 1
 '@SDHCALDIF.TOP(SCH_1):USB 2.0@SDHCALDIF.USB2.0(SCH_1):INS16777483@BGO_FEE_DAQ.RESISTOR.NORMAL(CHIPS)':
 '1':;
NODE_NAME	U22 S1
 '@SDHCALDIF.TOP(SCH_1):USB 2.0@SDHCALDIF.USB2.0(SCH_1):INS16782307@MY_SCH_LIBRARY.MICROUSBMOLEX47590-0001.NORMAL(CHIPS)':
 'S1':;
NODE_NAME	U22 S4
 '@SDHCALDIF.TOP(SCH_1):USB 2.0@SDHCALDIF.USB2.0(SCH_1):INS16782307@MY_SCH_LIBRARY.MICROUSBMOLEX47590-0001.NORMAL(CHIPS)':
 'S4':;
NODE_NAME	U22 S5
 '@SDHCALDIF.TOP(SCH_1):USB 2.0@SDHCALDIF.USB2.0(SCH_1):INS16782307@MY_SCH_LIBRARY.MICROUSBMOLEX47590-0001.NORMAL(CHIPS)':
 'S5':;
NET_NAME
'VCC1.0V_DONE'
 '@SDHCALDIF.TOP(SCH_1):VCC1.0V_DONE':
 C_SIGNAL='@sdhcaldif.top(sch_1):\vcc1.0v_done\';
NODE_NAME	U16 18
 '@SDHCALDIF.TOP(SCH_1):POWER@SDHCALDIF.POWER(SCH_1):INS16779157@MY_SCH_LIBRARY.TPS386000.NORMAL(CHIPS)':
 '\\R\E\S\E\T\4':;
NODE_NAME	R84 2
 '@SDHCALDIF.TOP(SCH_1):POWER@SDHCALDIF.POWER(SCH_1):INS16788823@MY_SCH_LIBRARY.RESISTOR.NORMAL(CHIPS)':
 '2':;
NODE_NAME	R97 2
 '@SDHCALDIF.TOP(SCH_1):POWER@SDHCALDIF.POWER(SCH_1):INS16807249@BGO_FEE_DAQ.R.NORMAL(CHIPS)':
 '2':;
NET_NAME
'PLUG1_CC1'
 '@SDHCALDIF.TOP(SCH_1):PLUG1_CC1':
 C_SIGNAL='@sdhcaldif.top(sch_1):plug1_cc1';
NODE_NAME	U4 W1
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16840729@MY_SCH_LIBRARY.XC7A100TFGG484F.NORMAL(CHIPS)':
 'IO_L5P_T0_34':;
NODE_NAME	U7 5
 '@SDHCALDIF.TOP(SCH_1):INTERFACE TO DAQ@SDHCALDIF.INTERFACETODAQ(SCH_1):INS212646@SDHCALDIF.USBTYPECPLUG_0.NORMAL(CHIPS)':
 'CC1':;
NODE_NAME	R41 2
 '@SDHCALDIF.TOP(SCH_1):INTERFACE TO DAQ@SDHCALDIF.INTERFACETODAQ(SCH_1):INS211946@BGO_FEE_DAQ.RESISTOR.NORMAL(CHIPS)':
 '2':;
NODE_NAME	R49 1
 '@SDHCALDIF.TOP(SCH_1):INTERFACE TO DAQ@SDHCALDIF.INTERFACETODAQ(SCH_1):INS212350@BGO_FEE_DAQ.RESISTOR.NORMAL(CHIPS)':
 '1':;
NET_NAME
'ELINKDOUT_N'
 '@SDHCALDIF.TOP(SCH_1):ELINKDOUT_N':
 C_SIGNAL='@sdhcaldif.top(sch_1):elinkdout_n';
NODE_NAME	U12 5
 '@SDHCALDIF.TOP(SCH_1):INTERFACE TO DAQ@SDHCALDIF.INTERFACETODAQ(SCH_1):INS215893@MY_SCH_LIBRARY.DS90LV049.NORMAL(CHIPS)':
 'DOUT2-':;
NODE_NAME	C230 1
 '@SDHCALDIF.TOP(SCH_1):INTERFACE TO DAQ@SDHCALDIF.INTERFACETODAQ(SCH_1):INS10957875@MY_SCH_LIBRARY.CAPACITOR NP.NORMAL(CHIPS)':
 '1':;
NET_NAME
'N16779725'
 '@SDHCALDIF.TOP(SCH_1):N16779725':
 C_SIGNAL='@sdhcaldif.top(sch_1):n16779725';
NODE_NAME	D14 1
 '@SDHCALDIF.TOP(SCH_1):POWER@SDHCALDIF.POWER(SCH_1):INS16779662@BGO_FEE_DAQ.LED.NORMAL(CHIPS)':
 'ANODE':;
NODE_NAME	R77 1
 '@SDHCALDIF.TOP(SCH_1):POWER@SDHCALDIF.POWER(SCH_1):INS16779638@MY_SCH_LIBRARY.RESISTOR.NORMAL(CHIPS)':
 '1':;
NET_NAME
'ENDREADOUT1_E'
 '@SDHCALDIF.TOP(SCH_1):ENDREADOUT1_E':
 C_SIGNAL='@sdhcaldif.top(sch_1):endreadout1_e';
NODE_NAME	U4 D17
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16840578@MY_SCH_LIBRARY.XC7A100TFGG484E.NORMAL(CHIPS)':
 'IO_L12P_T1_MRCC_16':;
NODE_NAME	J10 A15
 '@SDHCALDIF.TOP(SCH_1):INTERFACE TO FEB@SDHCALDIF.INTERFACETOFEB(SCH_1):INS16768030@FECV2_0.CONN_1.NORMAL(CHIPS)':
 'A15':;
NET_NAME
'PLUG1_CC2'
 '@SDHCALDIF.TOP(SCH_1):PLUG1_CC2':
 C_SIGNAL='@sdhcaldif.top(sch_1):plug1_cc2';
NODE_NAME	U4 W2
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16840729@MY_SCH_LIBRARY.XC7A100TFGG484F.NORMAL(CHIPS)':
 'IO_L4P_T0_34':;
NODE_NAME	U7 17
 '@SDHCALDIF.TOP(SCH_1):INTERFACE TO DAQ@SDHCALDIF.INTERFACETODAQ(SCH_1):INS212646@SDHCALDIF.USBTYPECPLUG_0.NORMAL(CHIPS)':
 'CC2':;
NODE_NAME	R42 2
 '@SDHCALDIF.TOP(SCH_1):INTERFACE TO DAQ@SDHCALDIF.INTERFACETODAQ(SCH_1):INS211906@BGO_FEE_DAQ.RESISTOR.NORMAL(CHIPS)':
 '2':;
NODE_NAME	R50 1
 '@SDHCALDIF.TOP(SCH_1):INTERFACE TO DAQ@SDHCALDIF.INTERFACETODAQ(SCH_1):INS212330@BGO_FEE_DAQ.RESISTOR.NORMAL(CHIPS)':
 '1':;
NET_NAME
'ELINKDOUT_P'
 '@SDHCALDIF.TOP(SCH_1):ELINKDOUT_P':
 C_SIGNAL='@sdhcaldif.top(sch_1):elinkdout_p';
NODE_NAME	U12 6
 '@SDHCALDIF.TOP(SCH_1):INTERFACE TO DAQ@SDHCALDIF.INTERFACETODAQ(SCH_1):INS215893@MY_SCH_LIBRARY.DS90LV049.NORMAL(CHIPS)':
 'DOUT2+':;
NODE_NAME	C231 1
 '@SDHCALDIF.TOP(SCH_1):INTERFACE TO DAQ@SDHCALDIF.INTERFACETODAQ(SCH_1):INS10957891@MY_SCH_LIBRARY.CAPACITOR NP.NORMAL(CHIPS)':
 '1':;
NET_NAME
'N16795833'
 '@SDHCALDIF.TOP(SCH_1):N16795833':
 C_SIGNAL='@sdhcaldif.top(sch_1):n16795833';
NODE_NAME	C160 1
 '@SDHCALDIF.TOP(SCH_1):POWER@SDHCALDIF.POWER(SCH_1):INS16795879@WN_FEE_1V020151102.CAP NP_0.NORMAL(CHIPS)':
 '1':;
NODE_NAME	U18 K6
 '@SDHCALDIF.TOP(SCH_1):POWER@SDHCALDIF.POWER(SCH_1):INS16795471@ADAM.LTM4644-1_1.NORMAL(CHIPS)':
 'TRACK/SS4':;
NET_NAME
'ENDREADOUT2_E'
 '@SDHCALDIF.TOP(SCH_1):ENDREADOUT2_E':
 C_SIGNAL='@sdhcaldif.top(sch_1):endreadout2_e';
NODE_NAME	U4 B16
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16840578@MY_SCH_LIBRARY.XC7A100TFGG484E.NORMAL(CHIPS)':
 'IO_L7N_T1_16':;
NODE_NAME	J10 B14
 '@SDHCALDIF.TOP(SCH_1):INTERFACE TO FEB@SDHCALDIF.INTERFACETOFEB(SCH_1):INS16768030@FECV2_0.CONN_1.NORMAL(CHIPS)':
 'B14':;
NET_NAME
'PLUG2_CC1'
 '@SDHCALDIF.TOP(SCH_1):PLUG2_CC1':
 C_SIGNAL='@sdhcaldif.top(sch_1):plug2_cc1';
NODE_NAME	U4 U2
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16840729@MY_SCH_LIBRARY.XC7A100TFGG484F.NORMAL(CHIPS)':
 'IO_L2P_T0_34':;
NODE_NAME	U8 5
 '@SDHCALDIF.TOP(SCH_1):INTERFACE TO DAQ@SDHCALDIF.INTERFACETODAQ(SCH_1):INS212222@SDHCALDIF.USBTYPECPLUG_0.NORMAL(CHIPS)':
 'CC1':;
NODE_NAME	R43 2
 '@SDHCALDIF.TOP(SCH_1):INTERFACE TO DAQ@SDHCALDIF.INTERFACETODAQ(SCH_1):INS212486@BGO_FEE_DAQ.RESISTOR.NORMAL(CHIPS)':
 '2':;
NODE_NAME	R51 1
 '@SDHCALDIF.TOP(SCH_1):INTERFACE TO DAQ@SDHCALDIF.INTERFACETODAQ(SCH_1):INS211886@BGO_FEE_DAQ.RESISTOR.NORMAL(CHIPS)':
 '1':;
NET_NAME
'A0'
 '@SDHCALDIF.TOP(SCH_1):A0':
 C_SIGNAL='@sdhcaldif.top(sch_1):a0';
NODE_NAME	U24 1
 '@SDHCALDIF.TOP(SCH_1):USB 2.0@SDHCALDIF.USB2.0(SCH_1):INS16777928@MY_SCH_LIBRARY.24LC64.NORMAL(CHIPS)':
 'A0':;
NODE_NAME	R145 1
 '@SDHCALDIF.TOP(SCH_1):USB 2.0@SDHCALDIF.USB2.0(SCH_1):INS16777543@MY_SCH_LIBRARY.RESISTOR.NORMAL(CHIPS)':
 '1':;
NODE_NAME	JP7 2
 '@SDHCALDIF.TOP(SCH_1):USB 2.0@SDHCALDIF.USB2.0(SCH_1):INS16777922@MY_SCH_LIBRARY.JUMP WIRE.NORMAL(CHIPS)':
 '2':;
NET_NAME
'PG1.8V'
 '@SDHCALDIF.TOP(SCH_1):PG1.8V':
 C_SIGNAL='@sdhcaldif.top(sch_1):\pg1.8v\';
NODE_NAME	D19 1
 '@SDHCALDIF.TOP(SCH_1):POWER@SDHCALDIF.POWER(SCH_1):INS16821702@BGO_FEE_DAQ.LED.NORMAL(CHIPS)':
 'ANODE':;
NODE_NAME	R117 2
 '@SDHCALDIF.TOP(SCH_1):POWER@SDHCALDIF.POWER(SCH_1):INS16781378@MY_SCH_LIBRARY.RESISTOR.NORMAL(CHIPS)':
 '2':;
NODE_NAME	U18 C2
 '@SDHCALDIF.TOP(SCH_1):POWER@SDHCALDIF.POWER(SCH_1):INS16795471@ADAM.LTM4644-1_1.NORMAL(CHIPS)':
 'PGOOD2':;
NET_NAME
'PLUG2_CC2'
 '@SDHCALDIF.TOP(SCH_1):PLUG2_CC2':
 C_SIGNAL='@sdhcaldif.top(sch_1):plug2_cc2';
NODE_NAME	U4 V2
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16840729@MY_SCH_LIBRARY.XC7A100TFGG484F.NORMAL(CHIPS)':
 'IO_L2N_T0_34':;
NODE_NAME	U8 17
 '@SDHCALDIF.TOP(SCH_1):INTERFACE TO DAQ@SDHCALDIF.INTERFACETODAQ(SCH_1):INS212222@SDHCALDIF.USBTYPECPLUG_0.NORMAL(CHIPS)':
 'CC2':;
NODE_NAME	R44 2
 '@SDHCALDIF.TOP(SCH_1):INTERFACE TO DAQ@SDHCALDIF.INTERFACETODAQ(SCH_1):INS212066@BGO_FEE_DAQ.RESISTOR.NORMAL(CHIPS)':
 '2':;
NODE_NAME	R52 1
 '@SDHCALDIF.TOP(SCH_1):INTERFACE TO DAQ@SDHCALDIF.INTERFACETODAQ(SCH_1):INS212546@BGO_FEE_DAQ.RESISTOR.NORMAL(CHIPS)':
 '1':;
NET_NAME
'N16795957'
 '@SDHCALDIF.TOP(SCH_1):N16795957':
 C_SIGNAL='@sdhcaldif.top(sch_1):n16795957';
NODE_NAME	U18 G7
 '@SDHCALDIF.TOP(SCH_1):POWER@SDHCALDIF.POWER(SCH_1):INS16795471@ADAM.LTM4644-1_1.NORMAL(CHIPS)':
 'FB3':;
NODE_NAME	R109 1
 '@SDHCALDIF.TOP(SCH_1):POWER@SDHCALDIF.POWER(SCH_1):INS16795969@CAPTURE.R_0603.NORMAL(CHIPS)':
 '1':;
NODE_NAME	R108 1
 '@SDHCALDIF.TOP(SCH_1):POWER@SDHCALDIF.POWER(SCH_1):INS16795961@CAPTURE.R_0603.NORMAL(CHIPS)':
 '1':;
NET_NAME
'N16849486'
 '@SDHCALDIF.TOP(SCH_1):N16849486':
 C_SIGNAL='@sdhcaldif.top(sch_1):n16849486';
NODE_NAME	U4 E17
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16840578@MY_SCH_LIBRARY.XC7A100TFGG484E.NORMAL(CHIPS)':
 'IO_L2N_T0_16':;
NET_NAME
'N16795823'
 '@SDHCALDIF.TOP(SCH_1):N16795823':
 C_SIGNAL='@sdhcaldif.top(sch_1):n16795823';
NODE_NAME	C154 1
 '@SDHCALDIF.TOP(SCH_1):POWER@SDHCALDIF.POWER(SCH_1):INS16795854@WN_FEE_1V020151102.CAP NP_0.NORMAL(CHIPS)':
 '1':;
NODE_NAME	U18 D6
 '@SDHCALDIF.TOP(SCH_1):POWER@SDHCALDIF.POWER(SCH_1):INS16795471@ADAM.LTM4644-1_1.NORMAL(CHIPS)':
 'TRACK/SS2':;
NET_NAME
'DTCC_CLK1OUT'
 '@SDHCALDIF.TOP(SCH_1):DTCC_CLK1OUT':
 C_SIGNAL='@sdhcaldif.top(sch_1):dtcc_clk1out';
NODE_NAME	U4 U1
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16840729@MY_SCH_LIBRARY.XC7A100TFGG484F.NORMAL(CHIPS)':
 'IO_L1N_T0_34':;
NODE_NAME	U9 10
 '@SDHCALDIF.TOP(SCH_1):INTERFACE TO DAQ@SDHCALDIF.INTERFACETODAQ(SCH_1):INS215699@MY_SCH_LIBRARY.DS90LV049.NORMAL(CHIPS)':
 'DIN1':;
NET_NAME
'SDA'
 '@SDHCALDIF.TOP(SCH_1):SDA':
 C_SIGNAL='@sdhcaldif.top(sch_1):sda';
NODE_NAME	R147 1
 '@SDHCALDIF.TOP(SCH_1):USB 2.0@SDHCALDIF.USB2.0(SCH_1):INS16777405@MY_SCH_LIBRARY.RESISTOR.NORMAL(CHIPS)':
 '1':;
NODE_NAME	U24 5
 '@SDHCALDIF.TOP(SCH_1):USB 2.0@SDHCALDIF.USB2.0(SCH_1):INS16777928@MY_SCH_LIBRARY.24LC64.NORMAL(CHIPS)':
 'SDA':;
NODE_NAME	U21 23
 '@SDHCALDIF.TOP(SCH_1):USB 2.0@SDHCALDIF.USB2.0(SCH_1):INS16777421@SDHCAL_DAQ_2V0.CY7C68013A_0.NORMAL(CHIPS)':
 'SDA':;
NET_NAME
'N16795743'
 '@SDHCALDIF.TOP(SCH_1):N16795743':
 C_SIGNAL='@sdhcaldif.top(sch_1):n16795743';
NODE_NAME	U18 E6
 '@SDHCALDIF.TOP(SCH_1):POWER@SDHCALDIF.POWER(SCH_1):INS16795471@ADAM.LTM4644-1_1.NORMAL(CHIPS)':
 'MODE2':;
NODE_NAME	U18 F4
 '@SDHCALDIF.TOP(SCH_1):POWER@SDHCALDIF.POWER(SCH_1):INS16795471@ADAM.LTM4644-1_1.NORMAL(CHIPS)':
 'INTVCC2':;
NET_NAME
'DTCC_CLK2OUT'
 '@SDHCALDIF.TOP(SCH_1):DTCC_CLK2OUT':
 C_SIGNAL='@sdhcaldif.top(sch_1):dtcc_clk2out';
NODE_NAME	U4 T1
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16840729@MY_SCH_LIBRARY.XC7A100TFGG484F.NORMAL(CHIPS)':
 'IO_L1P_T0_34':;
NODE_NAME	U9 11
 '@SDHCALDIF.TOP(SCH_1):INTERFACE TO DAQ@SDHCALDIF.INTERFACETODAQ(SCH_1):INS215699@MY_SCH_LIBRARY.DS90LV049.NORMAL(CHIPS)':
 'DIN2':;
NET_NAME
'VOUT1.0V'
 '@SDHCALDIF.TOP(SCH_1):VOUT1.0V':
 C_SIGNAL='@sdhcaldif.top(sch_1):\vout1.0v\';
NODE_NAME	U18 A2
 '@SDHCALDIF.TOP(SCH_1):POWER@SDHCALDIF.POWER(SCH_1):INS16795471@ADAM.LTM4644-1_1.NORMAL(CHIPS)':
 'VOUT1#A2':;
NODE_NAME	U18 A3
 '@SDHCALDIF.TOP(SCH_1):POWER@SDHCALDIF.POWER(SCH_1):INS16795471@ADAM.LTM4644-1_1.NORMAL(CHIPS)':
 'VOUT1#A3':;
NODE_NAME	C149 1
 '@SDHCALDIF.TOP(SCH_1):POWER@SDHCALDIF.POWER(SCH_1):INS16795600@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	L4 2
 '@SDHCALDIF.TOP(SCH_1):POWER@SDHCALDIF.POWER(SCH_1):INS16800119@ADAM.INDUCTOR_1.NORMAL(CHIPS)':
 '2':;
NODE_NAME	U18 A1
 '@SDHCALDIF.TOP(SCH_1):POWER@SDHCALDIF.POWER(SCH_1):INS16795471@ADAM.LTM4644-1_1.NORMAL(CHIPS)':
 'VOUT1#A1':;
NODE_NAME	R102 2
 '@SDHCALDIF.TOP(SCH_1):POWER@SDHCALDIF.POWER(SCH_1):INS16795904@CAPTURE.R_0603.NORMAL(CHIPS)':
 '2':;
NET_NAME
'DTCC_DATA1OUT'
 '@SDHCALDIF.TOP(SCH_1):DTCC_DATA1OUT':
 C_SIGNAL='@sdhcaldif.top(sch_1):dtcc_data1out';
NODE_NAME	U4 N2
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16840895@MY_SCH_LIBRARY.XC7A100TFGG484G.NORMAL(CHIPS)':
 'IO_L22N_T3_35':;
NODE_NAME	U10 10
 '@SDHCALDIF.TOP(SCH_1):INTERFACE TO DAQ@SDHCALDIF.INTERFACETODAQ(SCH_1):INS215796@MY_SCH_LIBRARY.DS90LV049.NORMAL(CHIPS)':
 'DIN1':;
NET_NAME
'N16795463'
 '@SDHCALDIF.TOP(SCH_1):N16795463':
 C_SIGNAL='@sdhcaldif.top(sch_1):n16795463';
NODE_NAME	R104 2
 '@SDHCALDIF.TOP(SCH_1):POWER@SDHCALDIF.POWER(SCH_1):INS16796046@CAPTURE.R_0603.NORMAL(CHIPS)':
 '2':;
NODE_NAME	U18 C6
 '@SDHCALDIF.TOP(SCH_1):POWER@SDHCALDIF.POWER(SCH_1):INS16795471@ADAM.LTM4644-1_1.NORMAL(CHIPS)':
 'RUN1':;
NET_NAME
'DTCC_DATA2OUT'
 '@SDHCALDIF.TOP(SCH_1):DTCC_DATA2OUT':
 C_SIGNAL='@sdhcaldif.top(sch_1):dtcc_data2out';
NODE_NAME	U4 M1
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16840895@MY_SCH_LIBRARY.XC7A100TFGG484G.NORMAL(CHIPS)':
 'IO_L15P_T2_DQS_35':;
NODE_NAME	U10 11
 '@SDHCALDIF.TOP(SCH_1):INTERFACE TO DAQ@SDHCALDIF.INTERFACETODAQ(SCH_1):INS215796@MY_SCH_LIBRARY.DS90LV049.NORMAL(CHIPS)':
 'DIN2':;
NET_NAME
'N10956375'
 '@SDHCALDIF.TOP(SCH_1):N10956375':
 C_SIGNAL='@sdhcaldif.top(sch_1):n10956375';
NODE_NAME	R157 2
 '@SDHCALDIF.TOP(SCH_1):INTERFACE TO DAQ@SDHCALDIF.INTERFACETODAQ(SCH_1):INS10956325@BGO_FEE_DAQ.RESISTOR.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C231 2
 '@SDHCALDIF.TOP(SCH_1):INTERFACE TO DAQ@SDHCALDIF.INTERFACETODAQ(SCH_1):INS10957891@MY_SCH_LIBRARY.CAPACITOR NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	R158 1
 '@SDHCALDIF.TOP(SCH_1):INTERFACE TO DAQ@SDHCALDIF.INTERFACETODAQ(SCH_1):INS10956341@BGO_FEE_DAQ.RESISTOR.NORMAL(CHIPS)':
 '1':;
NET_NAME
'PG1.0V'
 '@SDHCALDIF.TOP(SCH_1):PG1.0V':
 C_SIGNAL='@sdhcaldif.top(sch_1):\pg1.0v\';
NODE_NAME	D20 1
 '@SDHCALDIF.TOP(SCH_1):POWER@SDHCALDIF.POWER(SCH_1):INS16821812@BGO_FEE_DAQ.LED.NORMAL(CHIPS)':
 'ANODE':;
NODE_NAME	R118 2
 '@SDHCALDIF.TOP(SCH_1):POWER@SDHCALDIF.POWER(SCH_1):INS16781458@MY_SCH_LIBRARY.RESISTOR.NORMAL(CHIPS)':
 '2':;
NODE_NAME	U18 C3
 '@SDHCALDIF.TOP(SCH_1):POWER@SDHCALDIF.POWER(SCH_1):INS16795471@ADAM.LTM4644-1_1.NORMAL(CHIPS)':
 'PGOOD1':;
NET_NAME
'N16849866'
 '@SDHCALDIF.TOP(SCH_1):N16849866':
 C_SIGNAL='@sdhcaldif.top(sch_1):n16849866';
NODE_NAME	U4 V10
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16839893@MY_SCH_LIBRARY.XC7A100TFGG484B.NORMAL(CHIPS)':
 'IO_L10P_T1_13':;
NET_NAME
'N16795990'
 '@SDHCALDIF.TOP(SCH_1):N16795990':
 C_SIGNAL='@sdhcaldif.top(sch_1):n16795990';
NODE_NAME	U18 J7
 '@SDHCALDIF.TOP(SCH_1):POWER@SDHCALDIF.POWER(SCH_1):INS16795471@ADAM.LTM4644-1_1.NORMAL(CHIPS)':
 'FB4':;
NODE_NAME	R112 1
 '@SDHCALDIF.TOP(SCH_1):POWER@SDHCALDIF.POWER(SCH_1):INS16795998@CAPTURE.R_0603.NORMAL(CHIPS)':
 '1':;
NODE_NAME	R111 1
 '@SDHCALDIF.TOP(SCH_1):POWER@SDHCALDIF.POWER(SCH_1):INS16795981@CAPTURE.R_0603.NORMAL(CHIPS)':
 '1':;
NET_NAME
'DTCC_CLK1IN'
 '@SDHCALDIF.TOP(SCH_1):DTCC_CLK1IN':
 C_SIGNAL='@sdhcaldif.top(sch_1):dtcc_clk1in';
NODE_NAME	U4 T4
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16840729@MY_SCH_LIBRARY.XC7A100TFGG484F.NORMAL(CHIPS)':
 'IO_L13N_T2_MRCC_34':;
NODE_NAME	U9 14
 '@SDHCALDIF.TOP(SCH_1):INTERFACE TO DAQ@SDHCALDIF.INTERFACETODAQ(SCH_1):INS215699@MY_SCH_LIBRARY.DS90LV049.NORMAL(CHIPS)':
 'ROUT2':;
NET_NAME
'N16795828'
 '@SDHCALDIF.TOP(SCH_1):N16795828':
 C_SIGNAL='@sdhcaldif.top(sch_1):n16795828';
NODE_NAME	C157 1
 '@SDHCALDIF.TOP(SCH_1):POWER@SDHCALDIF.POWER(SCH_1):INS16795871@WN_FEE_1V020151102.CAP NP_0.NORMAL(CHIPS)':
 '1':;
NODE_NAME	U18 G6
 '@SDHCALDIF.TOP(SCH_1):POWER@SDHCALDIF.POWER(SCH_1):INS16795471@ADAM.LTM4644-1_1.NORMAL(CHIPS)':
 'TRACK/SS3':;
NET_NAME
'N16849878'
 '@SDHCALDIF.TOP(SCH_1):N16849878':
 C_SIGNAL='@sdhcaldif.top(sch_1):n16849878';
NODE_NAME	U4 V13
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16839893@MY_SCH_LIBRARY.XC7A100TFGG484B.NORMAL(CHIPS)':
 'IO_L13P_T2_MRCC_13':;
NET_NAME
'DTCC_CLK2IN'
 '@SDHCALDIF.TOP(SCH_1):DTCC_CLK2IN':
 C_SIGNAL='@sdhcaldif.top(sch_1):dtcc_clk2in';
NODE_NAME	U4 R4
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16840729@MY_SCH_LIBRARY.XC7A100TFGG484F.NORMAL(CHIPS)':
 'IO_L13P_T2_MRCC_34':;
NODE_NAME	U9 15
 '@SDHCALDIF.TOP(SCH_1):INTERFACE TO DAQ@SDHCALDIF.INTERFACETODAQ(SCH_1):INS215699@MY_SCH_LIBRARY.DS90LV049.NORMAL(CHIPS)':
 'ROUT1':;
NET_NAME
'N16777738'
 '@SDHCALDIF.TOP(SCH_1):N16777738':
 C_SIGNAL='@sdhcaldif.top(sch_1):n16777738';
NODE_NAME	BT3 1
 '@SDHCALDIF.TOP(SCH_1):USB 2.0@SDHCALDIF.USB2.0(SCH_1):INS16777312@MY_SCH_LIBRARY.BUTTON.NORMAL(CHIPS)':
 '1':;
NODE_NAME	U23 3
 '@SDHCALDIF.TOP(SCH_1):USB 2.0@SDHCALDIF.USB2.0(SCH_1):INS16777350@MY_SCH_LIBRARY.TPS3820-33.NORMAL(CHIPS)':
 '\\M\R':;
NET_NAME
'N16795747'
 '@SDHCALDIF.TOP(SCH_1):N16795747':
 C_SIGNAL='@sdhcaldif.top(sch_1):n16795747';
NODE_NAME	U18 L6
 '@SDHCALDIF.TOP(SCH_1):POWER@SDHCALDIF.POWER(SCH_1):INS16795471@ADAM.LTM4644-1_1.NORMAL(CHIPS)':
 'MODE4':;
NODE_NAME	U18 K5
 '@SDHCALDIF.TOP(SCH_1):POWER@SDHCALDIF.POWER(SCH_1):INS16795471@ADAM.LTM4644-1_1.NORMAL(CHIPS)':
 'INTVCC4':;
NET_NAME
'DTCC_CONTROL1IN'
 '@SDHCALDIF.TOP(SCH_1):DTCC_CONTROL1IN':
 C_SIGNAL='@sdhcaldif.top(sch_1):dtcc_control1in';
NODE_NAME	U4 M2
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16840895@MY_SCH_LIBRARY.XC7A100TFGG484G.NORMAL(CHIPS)':
 'IO_L16N_T2_35':;
NODE_NAME	U10 14
 '@SDHCALDIF.TOP(SCH_1):INTERFACE TO DAQ@SDHCALDIF.INTERFACETODAQ(SCH_1):INS215796@MY_SCH_LIBRARY.DS90LV049.NORMAL(CHIPS)':
 'ROUT2':;
NET_NAME
'RESET#_USB 2.0'
 '@SDHCALDIF.TOP(SCH_1):RESET#_USB 2.0':
 C_SIGNAL='@sdhcaldif.top(sch_1):\reset#_usb 2.0\';
NODE_NAME	U23 1
 '@SDHCALDIF.TOP(SCH_1):USB 2.0@SDHCALDIF.USB2.0(SCH_1):INS16777350@MY_SCH_LIBRARY.TPS3820-33.NORMAL(CHIPS)':
 '\\R\E\S\E\T':;
NODE_NAME	U21 49
 '@SDHCALDIF.TOP(SCH_1):USB 2.0@SDHCALDIF.USB2.0(SCH_1):INS16777421@SDHCAL_DAQ_2V0.CY7C68013A_0.NORMAL(CHIPS)':
 'RESET#':;
NET_NAME
'PG3.3V'
 '@SDHCALDIF.TOP(SCH_1):PG3.3V':
 C_SIGNAL='@sdhcaldif.top(sch_1):\pg3.3v\';
NODE_NAME	D17 1
 '@SDHCALDIF.TOP(SCH_1):POWER@SDHCALDIF.POWER(SCH_1):INS16821476@BGO_FEE_DAQ.LED.NORMAL(CHIPS)':
 'ANODE':;
NODE_NAME	R115 2
 '@SDHCALDIF.TOP(SCH_1):POWER@SDHCALDIF.POWER(SCH_1):INS16780852@MY_SCH_LIBRARY.RESISTOR.NORMAL(CHIPS)':
 '2':;
NODE_NAME	U18 F2
 '@SDHCALDIF.TOP(SCH_1):POWER@SDHCALDIF.POWER(SCH_1):INS16795471@ADAM.LTM4644-1_1.NORMAL(CHIPS)':
 'PGOOD3':;
NET_NAME
'DTCC_CONTROL2IN'
 '@SDHCALDIF.TOP(SCH_1):DTCC_CONTROL2IN':
 C_SIGNAL='@sdhcaldif.top(sch_1):dtcc_control2in';
NODE_NAME	U4 L1
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16840895@MY_SCH_LIBRARY.XC7A100TFGG484G.NORMAL(CHIPS)':
 'IO_L15N_T2_DQS_35':;
NODE_NAME	U10 15
 '@SDHCALDIF.TOP(SCH_1):INTERFACE TO DAQ@SDHCALDIF.INTERFACETODAQ(SCH_1):INS215796@MY_SCH_LIBRARY.DS90LV049.NORMAL(CHIPS)':
 'ROUT1':;
NET_NAME
'VOUT1.8V'
 '@SDHCALDIF.TOP(SCH_1):VOUT1.8V':
 C_SIGNAL='@sdhcaldif.top(sch_1):\vout1.8v\';
NODE_NAME	U18 D1
 '@SDHCALDIF.TOP(SCH_1):POWER@SDHCALDIF.POWER(SCH_1):INS16795471@ADAM.LTM4644-1_1.NORMAL(CHIPS)':
 'VOUT2#D1':;
NODE_NAME	U18 D2
 '@SDHCALDIF.TOP(SCH_1):POWER@SDHCALDIF.POWER(SCH_1):INS16795471@ADAM.LTM4644-1_1.NORMAL(CHIPS)':
 'VOUT2#D2':;
NODE_NAME	C152 1
 '@SDHCALDIF.TOP(SCH_1):POWER@SDHCALDIF.POWER(SCH_1):INS16795608@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	L5 2
 '@SDHCALDIF.TOP(SCH_1):POWER@SDHCALDIF.POWER(SCH_1):INS16802860@ADAM.INDUCTOR_1.NORMAL(CHIPS)':
 '2':;
NODE_NAME	U18 C1
 '@SDHCALDIF.TOP(SCH_1):POWER@SDHCALDIF.POWER(SCH_1):INS16795471@ADAM.LTM4644-1_1.NORMAL(CHIPS)':
 'VOUT2#C1':;
NODE_NAME	R105 2
 '@SDHCALDIF.TOP(SCH_1):POWER@SDHCALDIF.POWER(SCH_1):INS16795927@CAPTURE.R_0603.NORMAL(CHIPS)':
 '2':;
NET_NAME
'STARTREADOUT1B_B'
 '@SDHCALDIF.TOP(SCH_1):STARTREADOUT1B_B':
 C_SIGNAL='@sdhcaldif.top(sch_1):startreadout1b_b';
NODE_NAME	U4 W19
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16840193@MY_SCH_LIBRARY.XC7A100TFGG484C.NORMAL(CHIPS)':
 'IO_L12P_T1_MRCC_14':;
NODE_NAME	J11 A35
 '@SDHCALDIF.TOP(SCH_1):INTERFACE TO FEB@SDHCALDIF.INTERFACETOFEB(SCH_1):INS16768334@FECV2_0.CONN_1.NORMAL(CHIPS)':
 'A35':;
NET_NAME
'N16795936'
 '@SDHCALDIF.TOP(SCH_1):N16795936':
 C_SIGNAL='@sdhcaldif.top(sch_1):n16795936';
NODE_NAME	U18 D7
 '@SDHCALDIF.TOP(SCH_1):POWER@SDHCALDIF.POWER(SCH_1):INS16795471@ADAM.LTM4644-1_1.NORMAL(CHIPS)':
 'FB2':;
NODE_NAME	R106 1
 '@SDHCALDIF.TOP(SCH_1):POWER@SDHCALDIF.POWER(SCH_1):INS16795944@CAPTURE.R_0603.NORMAL(CHIPS)':
 '1':;
NODE_NAME	R105 1
 '@SDHCALDIF.TOP(SCH_1):POWER@SDHCALDIF.POWER(SCH_1):INS16795927@CAPTURE.R_0603.NORMAL(CHIPS)':
 '1':;
NET_NAME
'STARTREADOUT2B_B'
 '@SDHCALDIF.TOP(SCH_1):STARTREADOUT2B_B':
 C_SIGNAL='@sdhcaldif.top(sch_1):startreadout2b_b';
NODE_NAME	U4 AB22
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16840193@MY_SCH_LIBRARY.XC7A100TFGG484C.NORMAL(CHIPS)':
 'IO_L10N_T1_D15_14':;
NODE_NAME	J11 B36
 '@SDHCALDIF.TOP(SCH_1):INTERFACE TO FEB@SDHCALDIF.INTERFACETOFEB(SCH_1):INS16768334@FECV2_0.CONN_1.NORMAL(CHIPS)':
 'B36':;
NET_NAME
'VOUT3.3V'
 '@SDHCALDIF.TOP(SCH_1):VOUT3.3V':
 C_SIGNAL='@sdhcaldif.top(sch_1):\vout3.3v\';
NODE_NAME	R108 2
 '@SDHCALDIF.TOP(SCH_1):POWER@SDHCALDIF.POWER(SCH_1):INS16795961@CAPTURE.R_0603.NORMAL(CHIPS)':
 '2':;
NODE_NAME	U18 G1
 '@SDHCALDIF.TOP(SCH_1):POWER@SDHCALDIF.POWER(SCH_1):INS16795471@ADAM.LTM4644-1_1.NORMAL(CHIPS)':
 'VOUT3#G1':;
NODE_NAME	U18 G2
 '@SDHCALDIF.TOP(SCH_1):POWER@SDHCALDIF.POWER(SCH_1):INS16795471@ADAM.LTM4644-1_1.NORMAL(CHIPS)':
 'VOUT3#G2':;
NODE_NAME	C155 1
 '@SDHCALDIF.TOP(SCH_1):POWER@SDHCALDIF.POWER(SCH_1):INS16795618@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	L6 2
 '@SDHCALDIF.TOP(SCH_1):POWER@SDHCALDIF.POWER(SCH_1):INS16803301@ADAM.INDUCTOR_1.NORMAL(CHIPS)':
 '2':;
NODE_NAME	U18 F1
 '@SDHCALDIF.TOP(SCH_1):POWER@SDHCALDIF.POWER(SCH_1):INS16795471@ADAM.LTM4644-1_1.NORMAL(CHIPS)':
 'VOUT3#F1':;
NET_NAME
'N10956020'
 '@SDHCALDIF.TOP(SCH_1):N10956020':
 C_SIGNAL='@sdhcaldif.top(sch_1):n10956020';
NODE_NAME	C230 2
 '@SDHCALDIF.TOP(SCH_1):INTERFACE TO DAQ@SDHCALDIF.INTERFACETODAQ(SCH_1):INS10957875@MY_SCH_LIBRARY.CAPACITOR NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	R154 2
 '@SDHCALDIF.TOP(SCH_1):INTERFACE TO DAQ@SDHCALDIF.INTERFACETODAQ(SCH_1):INS10955950@BGO_FEE_DAQ.RESISTOR.NORMAL(CHIPS)':
 '2':;
NODE_NAME	R155 1
 '@SDHCALDIF.TOP(SCH_1):INTERFACE TO DAQ@SDHCALDIF.INTERFACETODAQ(SCH_1):INS10955976@BGO_FEE_DAQ.RESISTOR.NORMAL(CHIPS)':
 '1':;
NET_NAME
'SGND2'
 '@SDHCALDIF.TOP(SCH_1):SGND2':
 C_SIGNAL='@sdhcaldif.top(sch_1):sgnd2';
NODE_NAME	R114 1
 '@SDHCALDIF.TOP(SCH_1):POWER@SDHCALDIF.POWER(SCH_1):INS16795862@CAPTURE.R_0603.NORMAL(CHIPS)':
 '1':;
NODE_NAME	U18 F7
 '@SDHCALDIF.TOP(SCH_1):POWER@SDHCALDIF.POWER(SCH_1):INS16795471@ADAM.LTM4644-1_1.NORMAL(CHIPS)':
 'SGND':;
NODE_NAME	R103 2
 '@SDHCALDIF.TOP(SCH_1):POWER@SDHCALDIF.POWER(SCH_1):INS16795919@CAPTURE.R_0603.NORMAL(CHIPS)':
 '2':;
NODE_NAME	R106 2
 '@SDHCALDIF.TOP(SCH_1):POWER@SDHCALDIF.POWER(SCH_1):INS16795944@CAPTURE.R_0603.NORMAL(CHIPS)':
 '2':;
NODE_NAME	R109 2
 '@SDHCALDIF.TOP(SCH_1):POWER@SDHCALDIF.POWER(SCH_1):INS16795969@CAPTURE.R_0603.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C154 2
 '@SDHCALDIF.TOP(SCH_1):POWER@SDHCALDIF.POWER(SCH_1):INS16795854@WN_FEE_1V020151102.CAP NP_0.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C157 2
 '@SDHCALDIF.TOP(SCH_1):POWER@SDHCALDIF.POWER(SCH_1):INS16795871@WN_FEE_1V020151102.CAP NP_0.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C160 2
 '@SDHCALDIF.TOP(SCH_1):POWER@SDHCALDIF.POWER(SCH_1):INS16795879@WN_FEE_1V020151102.CAP NP_0.NORMAL(CHIPS)':
 '2':;
NODE_NAME	R112 2
 '@SDHCALDIF.TOP(SCH_1):POWER@SDHCALDIF.POWER(SCH_1):INS16795998@CAPTURE.R_0603.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C151 2
 '@SDHCALDIF.TOP(SCH_1):POWER@SDHCALDIF.POWER(SCH_1):INS16796475@WN_FEE_1V020151102.CAP NP_0.NORMAL(CHIPS)':
 '2':;
NET_NAME
'N16795918'
 '@SDHCALDIF.TOP(SCH_1):N16795918':
 C_SIGNAL='@sdhcaldif.top(sch_1):n16795918';
NODE_NAME	U18 A7
 '@SDHCALDIF.TOP(SCH_1):POWER@SDHCALDIF.POWER(SCH_1):INS16795471@ADAM.LTM4644-1_1.NORMAL(CHIPS)':
 'FB1':;
NODE_NAME	R102 1
 '@SDHCALDIF.TOP(SCH_1):POWER@SDHCALDIF.POWER(SCH_1):INS16795904@CAPTURE.R_0603.NORMAL(CHIPS)':
 '1':;
NODE_NAME	R103 1
 '@SDHCALDIF.TOP(SCH_1):POWER@SDHCALDIF.POWER(SCH_1):INS16795919@CAPTURE.R_0603.NORMAL(CHIPS)':
 '1':;
NET_NAME
'CDRCLKOUTP'
 '@SDHCALDIF.TOP(SCH_1):CDRCLKOUTP':
 C_SIGNAL='@sdhcaldif.top(sch_1):cdrclkoutp';
NODE_NAME	U25 26
 '@SDHCALDIF.TOP(SCH_1):SFP@SDHCALDIF.SFP(SCH_1):INS57801@DEVICE.ADN2815.NORMAL(CHIPS)':
 'CLKOUTP':;
NODE_NAME	C221 2
 '@SDHCALDIF.TOP(SCH_1):SFP@SDHCALDIF.SFP(SCH_1):INS65269@COMPONENT.C NP.NORMAL(CHIPS)':
 '2':;
NET_NAME
'PG2.5V'
 '@SDHCALDIF.TOP(SCH_1):PG2.5V':
 C_SIGNAL='@sdhcaldif.top(sch_1):\pg2.5v\';
NODE_NAME	D18 1
 '@SDHCALDIF.TOP(SCH_1):POWER@SDHCALDIF.POWER(SCH_1):INS16821591@BGO_FEE_DAQ.LED.NORMAL(CHIPS)':
 'ANODE':;
NODE_NAME	R116 2
 '@SDHCALDIF.TOP(SCH_1):POWER@SDHCALDIF.POWER(SCH_1):INS16781338@MY_SCH_LIBRARY.RESISTOR.NORMAL(CHIPS)':
 '2':;
NODE_NAME	U18 J2
 '@SDHCALDIF.TOP(SCH_1):POWER@SDHCALDIF.POWER(SCH_1):INS16795471@ADAM.LTM4644-1_1.NORMAL(CHIPS)':
 'PGOOD4':;
NET_NAME
'CDRCLKOUTN'
 '@SDHCALDIF.TOP(SCH_1):CDRCLKOUTN':
 C_SIGNAL='@sdhcaldif.top(sch_1):cdrclkoutn';
NODE_NAME	C222 2
 '@SDHCALDIF.TOP(SCH_1):SFP@SDHCALDIF.SFP(SCH_1):INS65289@COMPONENT.C NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	U25 25
 '@SDHCALDIF.TOP(SCH_1):SFP@SDHCALDIF.SFP(SCH_1):INS57801@DEVICE.ADN2815.NORMAL(CHIPS)':
 'CLKOUTN':;
NET_NAME
'N16779080'
 '@SDHCALDIF.TOP(SCH_1):N16779080':
 C_SIGNAL='@sdhcaldif.top(sch_1):n16779080';
NODE_NAME	R23 1
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16777264@MY_SCH_LIBRARY.RESISTOR.NORMAL(CHIPS)':
 '1':;
NODE_NAME	R22 2
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16777295@MY_SCH_LIBRARY.RESISTOR.NORMAL(CHIPS)':
 '2':;
NODE_NAME	U3 1
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16777487@MY_SCH_LIBRARY.SN74LVC1T45.NORMAL(CHIPS)':
 'VCCA':;
NODE_NAME	R24 2
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16777435@MY_SCH_LIBRARY.RESISTOR.NORMAL(CHIPS)':
 '2':;
NODE_NAME	U3 5
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16777487@MY_SCH_LIBRARY.SN74LVC1T45.NORMAL(CHIPS)':
 'DIR':;
NODE_NAME	C5 2
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16827171@MY_SCH_LIBRARY.CAPACITOR NP.NORMAL(CHIPS)':
 '2':;
NET_NAME
'N16795745'
 '@SDHCALDIF.TOP(SCH_1):N16795745':
 C_SIGNAL='@sdhcaldif.top(sch_1):n16795745';
NODE_NAME	U18 H6
 '@SDHCALDIF.TOP(SCH_1):POWER@SDHCALDIF.POWER(SCH_1):INS16795471@ADAM.LTM4644-1_1.NORMAL(CHIPS)':
 'MODE3':;
NODE_NAME	U18 J4
 '@SDHCALDIF.TOP(SCH_1):POWER@SDHCALDIF.POWER(SCH_1):INS16795471@ADAM.LTM4644-1_1.NORMAL(CHIPS)':
 'INTVCC3':;
NET_NAME
'CDRDATAOUTP'
 '@SDHCALDIF.TOP(SCH_1):CDRDATAOUTP':
 C_SIGNAL='@sdhcaldif.top(sch_1):cdrdataoutp';
NODE_NAME	U25 29
 '@SDHCALDIF.TOP(SCH_1):SFP@SDHCALDIF.SFP(SCH_1):INS57801@DEVICE.ADN2815.NORMAL(CHIPS)':
 'DATAOUTP':;
NODE_NAME	C223 2
 '@SDHCALDIF.TOP(SCH_1):SFP@SDHCALDIF.SFP(SCH_1):INS65333@COMPONENT.C NP.NORMAL(CHIPS)':
 '2':;
NET_NAME
'N16849886'
 '@SDHCALDIF.TOP(SCH_1):N16849886':
 C_SIGNAL='@sdhcaldif.top(sch_1):n16849886';
NODE_NAME	U4 T14
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16839893@MY_SCH_LIBRARY.XC7A100TFGG484B.NORMAL(CHIPS)':
 'IO_L15P_T2_DQS_13':;
NET_NAME
'N16795803'
 '@SDHCALDIF.TOP(SCH_1):N16795803':
 C_SIGNAL='@sdhcaldif.top(sch_1):n16795803';
NODE_NAME	C151 1
 '@SDHCALDIF.TOP(SCH_1):POWER@SDHCALDIF.POWER(SCH_1):INS16796475@WN_FEE_1V020151102.CAP NP_0.NORMAL(CHIPS)':
 '1':;
NODE_NAME	U18 A6
 '@SDHCALDIF.TOP(SCH_1):POWER@SDHCALDIF.POWER(SCH_1):INS16795471@ADAM.LTM4644-1_1.NORMAL(CHIPS)':
 'TRACK/SS1':;
NET_NAME
'CDRDATAOUTN'
 '@SDHCALDIF.TOP(SCH_1):CDRDATAOUTN':
 C_SIGNAL='@sdhcaldif.top(sch_1):cdrdataoutn';
NODE_NAME	C224 2
 '@SDHCALDIF.TOP(SCH_1):SFP@SDHCALDIF.SFP(SCH_1):INS65353@COMPONENT.C NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	U25 28
 '@SDHCALDIF.TOP(SCH_1):SFP@SDHCALDIF.SFP(SCH_1):INS57801@DEVICE.ADN2815.NORMAL(CHIPS)':
 'DATAOUTN':;
NET_NAME
'N16795741'
 '@SDHCALDIF.TOP(SCH_1):N16795741':
 C_SIGNAL='@sdhcaldif.top(sch_1):n16795741';
NODE_NAME	U18 B6
 '@SDHCALDIF.TOP(SCH_1):POWER@SDHCALDIF.POWER(SCH_1):INS16795471@ADAM.LTM4644-1_1.NORMAL(CHIPS)':
 'MODE1':;
NODE_NAME	U18 C4
 '@SDHCALDIF.TOP(SCH_1):POWER@SDHCALDIF.POWER(SCH_1):INS16795471@ADAM.LTM4644-1_1.NORMAL(CHIPS)':
 'INTVCC1':;
NET_NAME
'VOUT2.5V'
 '@SDHCALDIF.TOP(SCH_1):VOUT2.5V':
 C_SIGNAL='@sdhcaldif.top(sch_1):\vout2.5v\';
NODE_NAME	R111 2
 '@SDHCALDIF.TOP(SCH_1):POWER@SDHCALDIF.POWER(SCH_1):INS16795981@CAPTURE.R_0603.NORMAL(CHIPS)':
 '2':;
NODE_NAME	U18 K1
 '@SDHCALDIF.TOP(SCH_1):POWER@SDHCALDIF.POWER(SCH_1):INS16795471@ADAM.LTM4644-1_1.NORMAL(CHIPS)':
 'VOUT4#K1':;
NODE_NAME	U18 K2
 '@SDHCALDIF.TOP(SCH_1):POWER@SDHCALDIF.POWER(SCH_1):INS16795471@ADAM.LTM4644-1_1.NORMAL(CHIPS)':
 'VOUT4#K2':;
NODE_NAME	C158 1
 '@SDHCALDIF.TOP(SCH_1):POWER@SDHCALDIF.POWER(SCH_1):INS16795626@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	L7 2
 '@SDHCALDIF.TOP(SCH_1):POWER@SDHCALDIF.POWER(SCH_1):INS16803672@ADAM.INDUCTOR_1.NORMAL(CHIPS)':
 '2':;
NODE_NAME	U18 J1
 '@SDHCALDIF.TOP(SCH_1):POWER@SDHCALDIF.POWER(SCH_1):INS16795471@ADAM.LTM4644-1_1.NORMAL(CHIPS)':
 'VOUT4#J1':;
NET_NAME
'CDRINN'
 '@SDHCALDIF.TOP(SCH_1):CDRINN':
 C_SIGNAL='@sdhcaldif.top(sch_1):cdrinn';
NODE_NAME	C218 1
 '@SDHCALDIF.TOP(SCH_1):SFP@SDHCALDIF.SFP(SCH_1):INS62465@COMPONENT.C NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	U25 4
 '@SDHCALDIF.TOP(SCH_1):SFP@SDHCALDIF.SFP(SCH_1):INS57801@DEVICE.ADN2815.NORMAL(CHIPS)':
 'NIN':;
NET_NAME
'CDRINP'
 '@SDHCALDIF.TOP(SCH_1):CDRINP':
 C_SIGNAL='@sdhcaldif.top(sch_1):cdrinp';
NODE_NAME	U25 5
 '@SDHCALDIF.TOP(SCH_1):SFP@SDHCALDIF.SFP(SCH_1):INS57801@DEVICE.ADN2815.NORMAL(CHIPS)':
 'PIN':;
NODE_NAME	C219 1
 '@SDHCALDIF.TOP(SCH_1):SFP@SDHCALDIF.SFP(SCH_1):INS62497@COMPONENT.C NP.NORMAL(CHIPS)':
 '1':;
NET_NAME
'N16867055'
 '@SDHCALDIF.TOP(SCH_1):N16867055':
 C_SIGNAL='@sdhcaldif.top(sch_1):n16867055';
NODE_NAME	U4 G16
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16840428@MY_SCH_LIBRARY.XC7A100TFGG484D.NORMAL(CHIPS)':
 'IO_L2N_T0_AD8N_15':;
NET_NAME
'N16867052'
 '@SDHCALDIF.TOP(SCH_1):N16867052':
 C_SIGNAL='@sdhcaldif.top(sch_1):n16867052';
NODE_NAME	U4 G15
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16840428@MY_SCH_LIBRARY.XC7A100TFGG484D.NORMAL(CHIPS)':
 'IO_L2P_T0_AD8P_15':;
NET_NAME
'N16867310'
 '@SDHCALDIF.TOP(SCH_1):N16867310':
 C_SIGNAL='@sdhcaldif.top(sch_1):n16867310';
NODE_NAME	U4 D7
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16841050@MY_SCH_LIBRARY.XC7A100TFGG484H.NORMAL(CHIPS)':
 'MGTPTXP3_216':;
NET_NAME
'N16867317'
 '@SDHCALDIF.TOP(SCH_1):N16867317':
 C_SIGNAL='@sdhcaldif.top(sch_1):n16867317';
NODE_NAME	U4 C7
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16841050@MY_SCH_LIBRARY.XC7A100TFGG484H.NORMAL(CHIPS)':
 'MGTPTXN3_216':;
NET_NAME
'VMGTAVCC_DONE'
 '@SDHCALDIF.TOP(SCH_1):VMGTAVCC_DONE':
 C_SIGNAL='@sdhcaldif.top(sch_1):vmgtavcc_done';
NODE_NAME	U16 16
 '@SDHCALDIF.TOP(SCH_1):POWER@SDHCALDIF.POWER(SCH_1):INS16779157@MY_SCH_LIBRARY.TPS386000.NORMAL(CHIPS)':
 '\\R\E\S\E\T\2':;
NODE_NAME	R85 2
 '@SDHCALDIF.TOP(SCH_1):POWER@SDHCALDIF.POWER(SCH_1):INS16788839@MY_SCH_LIBRARY.RESISTOR.NORMAL(CHIPS)':
 '2':;
NODE_NAME	R100 2
 '@SDHCALDIF.TOP(SCH_1):POWER@SDHCALDIF.POWER(SCH_1):INS16789565@BGO_FEE_DAQ.R.NORMAL(CHIPS)':
 '2':;
NET_NAME
'N16867324'
 '@SDHCALDIF.TOP(SCH_1):N16867324':
 C_SIGNAL='@sdhcaldif.top(sch_1):n16867324';
NODE_NAME	U4 B6
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16841050@MY_SCH_LIBRARY.XC7A100TFGG484H.NORMAL(CHIPS)':
 'MGTPTXP2_216':;
NET_NAME
'N16867331'
 '@SDHCALDIF.TOP(SCH_1):N16867331':
 C_SIGNAL='@sdhcaldif.top(sch_1):n16867331';
NODE_NAME	U4 A6
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16841050@MY_SCH_LIBRARY.XC7A100TFGG484H.NORMAL(CHIPS)':
 'MGTPTXN2_216':;
NET_NAME
'N16867338'
 '@SDHCALDIF.TOP(SCH_1):N16867338':
 C_SIGNAL='@sdhcaldif.top(sch_1):n16867338';
NODE_NAME	U4 D5
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16841050@MY_SCH_LIBRARY.XC7A100TFGG484H.NORMAL(CHIPS)':
 'MGTPTXP1_216':;
NET_NAME
'N16867345'
 '@SDHCALDIF.TOP(SCH_1):N16867345':
 C_SIGNAL='@sdhcaldif.top(sch_1):n16867345';
NODE_NAME	U4 C5
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16841050@MY_SCH_LIBRARY.XC7A100TFGG484H.NORMAL(CHIPS)':
 'MGTPTXN1_216':;
NET_NAME
'OTR'
 '@SDHCALDIF.TOP(SCH_1):OTR':
 C_SIGNAL='@sdhcaldif.top(sch_1):otr';
NODE_NAME	U4 AB3
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16840729@MY_SCH_LIBRARY.XC7A100TFGG484F.NORMAL(CHIPS)':
 'IO_L8P_T1_34':;
NODE_NAME	U13 14
 '@SDHCALDIF.TOP(SCH_1):INTERFACE TO FEB@SDHCALDIF.INTERFACETOFEB(SCH_1):INS16773632@MY_SCH_LIBRARY.AD9220.NORMAL(CHIPS)':
 'OTR':;
NODE_NAME	TP1 1
 '@SDHCALDIF.TOP(SCH_1):INTERFACE TO FEB@SDHCALDIF.INTERFACETOFEB(SCH_1):INS16773920@BGO_FEE_DAQ.T POINT A.NORMAL(CHIPS)':
 'TP':;
NET_NAME
'ADC_CLK'
 '@SDHCALDIF.TOP(SCH_1):ADC_CLK':
 C_SIGNAL='@sdhcaldif.top(sch_1):adc_clk';
NODE_NAME	U4 AB11
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16839893@MY_SCH_LIBRARY.XC7A100TFGG484B.NORMAL(CHIPS)':
 'IO_L7P_T1_13':;
NODE_NAME	U13 1
 '@SDHCALDIF.TOP(SCH_1):INTERFACE TO FEB@SDHCALDIF.INTERFACETOFEB(SCH_1):INS16773632@MY_SCH_LIBRARY.AD9220.NORMAL(CHIPS)':
 'CLK':;
NET_NAME
'ADC_DATA10'
 '@SDHCALDIF.TOP(SCH_1):ADC_DATA10':
 C_SIGNAL='@sdhcaldif.top(sch_1):adc_data10';
NODE_NAME	U4 AA5
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16840729@MY_SCH_LIBRARY.XC7A100TFGG484F.NORMAL(CHIPS)':
 'IO_L10P_T1_34':;
NODE_NAME	U13 12
 '@SDHCALDIF.TOP(SCH_1):INTERFACE TO FEB@SDHCALDIF.INTERFACETOFEB(SCH_1):INS16773632@MY_SCH_LIBRARY.AD9220.NORMAL(CHIPS)':
 'BIT2':;
NET_NAME
'ADC_DATA7'
 '@SDHCALDIF.TOP(SCH_1):ADC_DATA7':
 C_SIGNAL='@sdhcaldif.top(sch_1):adc_data7';
NODE_NAME	U4 AB6
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16840729@MY_SCH_LIBRARY.XC7A100TFGG484F.NORMAL(CHIPS)':
 'IO_L20N_T3_34':;
NODE_NAME	U13 9
 '@SDHCALDIF.TOP(SCH_1):INTERFACE TO FEB@SDHCALDIF.INTERFACETOFEB(SCH_1):INS16773632@MY_SCH_LIBRARY.AD9220.NORMAL(CHIPS)':
 'BIT5':;
NET_NAME
'PLUG1_DATAOUT1_P'
 '@SDHCALDIF.TOP(SCH_1):PLUG1_DATAOUT1_P':
 C_SIGNAL='@sdhcaldif.top(sch_1):plug1_dataout1_p';
NODE_NAME	U7 6
 '@SDHCALDIF.TOP(SCH_1):INTERFACE TO DAQ@SDHCALDIF.INTERFACETODAQ(SCH_1):INS212646@SDHCALDIF.USBTYPECPLUG_0.NORMAL(CHIPS)':
 'D_P A':;
NODE_NAME	U11 7
 '@SDHCALDIF.TOP(SCH_1):INTERFACE TO DAQ@SDHCALDIF.INTERFACETODAQ(SCH_1):INS212126@MY_SCH_LIBRARY.DS90LV049.NORMAL(CHIPS)':
 'DOUT1+':;
NET_NAME
'ADC_DATA0'
 '@SDHCALDIF.TOP(SCH_1):ADC_DATA0':
 C_SIGNAL='@sdhcaldif.top(sch_1):adc_data0';
NODE_NAME	U4 AA11
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16839893@MY_SCH_LIBRARY.XC7A100TFGG484B.NORMAL(CHIPS)':
 'IO_L9N_T1_DQS_13':;
NODE_NAME	U13 2
 '@SDHCALDIF.TOP(SCH_1):INTERFACE TO FEB@SDHCALDIF.INTERFACETOFEB(SCH_1):INS16773632@MY_SCH_LIBRARY.AD9220.NORMAL(CHIPS)':
 'BIT12(LSB)':;
NET_NAME
'PLUG1_DATAOUT1_N'
 '@SDHCALDIF.TOP(SCH_1):PLUG1_DATAOUT1_N':
 C_SIGNAL='@sdhcaldif.top(sch_1):plug1_dataout1_n';
NODE_NAME	U7 7
 '@SDHCALDIF.TOP(SCH_1):INTERFACE TO DAQ@SDHCALDIF.INTERFACETODAQ(SCH_1):INS212646@SDHCALDIF.USBTYPECPLUG_0.NORMAL(CHIPS)':
 'D_N A':;
NODE_NAME	U11 8
 '@SDHCALDIF.TOP(SCH_1):INTERFACE TO DAQ@SDHCALDIF.INTERFACETODAQ(SCH_1):INS212126@MY_SCH_LIBRARY.DS90LV049.NORMAL(CHIPS)':
 'DOUT1-':;
NET_NAME
'PG_AVCC'
 '@SDHCALDIF.TOP(SCH_1):PG_AVCC':
 C_SIGNAL='@sdhcaldif.top(sch_1):pg_avcc';
NODE_NAME	U15 9
 '@SDHCALDIF.TOP(SCH_1):POWER@SDHCALDIF.POWER(SCH_1):INS16796898@MY_SCH_LIBRARY.TPS74401.NORMAL(CHIPS)':
 'PG':;
NODE_NAME	R89 1
 '@SDHCALDIF.TOP(SCH_1):POWER@SDHCALDIF.POWER(SCH_1):INS16797121@MY_SCH_LIBRARY.RESISTOR.NORMAL(CHIPS)':
 '1':;
NODE_NAME	D15 1
 '@SDHCALDIF.TOP(SCH_1):POWER@SDHCALDIF.POWER(SCH_1):INS16822173@BGO_FEE_DAQ.LED.NORMAL(CHIPS)':
 'ANODE':;
NET_NAME
'ADC_DATA3'
 '@SDHCALDIF.TOP(SCH_1):ADC_DATA3':
 C_SIGNAL='@sdhcaldif.top(sch_1):adc_data3';
NODE_NAME	U4 AA9
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16839893@MY_SCH_LIBRARY.XC7A100TFGG484B.NORMAL(CHIPS)':
 'IO_L8P_T1_13':;
NODE_NAME	U13 5
 '@SDHCALDIF.TOP(SCH_1):INTERFACE TO FEB@SDHCALDIF.INTERFACETOFEB(SCH_1):INS16773632@MY_SCH_LIBRARY.AD9220.NORMAL(CHIPS)':
 'BIT9':;
NET_NAME
'PLUG1_DATAOUT2_N'
 '@SDHCALDIF.TOP(SCH_1):PLUG1_DATAOUT2_N':
 C_SIGNAL='@sdhcaldif.top(sch_1):plug1_dataout2_n';
NODE_NAME	U7 19
 '@SDHCALDIF.TOP(SCH_1):INTERFACE TO DAQ@SDHCALDIF.INTERFACETODAQ(SCH_1):INS212646@SDHCALDIF.USBTYPECPLUG_0.NORMAL(CHIPS)':
 'D_N B':;
NODE_NAME	U11 5
 '@SDHCALDIF.TOP(SCH_1):INTERFACE TO DAQ@SDHCALDIF.INTERFACETODAQ(SCH_1):INS212126@MY_SCH_LIBRARY.DS90LV049.NORMAL(CHIPS)':
 'DOUT2-':;
NET_NAME
'PG_AVTT'
 '@SDHCALDIF.TOP(SCH_1):PG_AVTT':
 C_SIGNAL='@sdhcaldif.top(sch_1):pg_avtt';
NODE_NAME	U17 9
 '@SDHCALDIF.TOP(SCH_1):POWER@SDHCALDIF.POWER(SCH_1):INS16796968@MY_SCH_LIBRARY.TPS74401.NORMAL(CHIPS)':
 'PG':;
NODE_NAME	R101 1
 '@SDHCALDIF.TOP(SCH_1):POWER@SDHCALDIF.POWER(SCH_1):INS16797171@MY_SCH_LIBRARY.RESISTOR.NORMAL(CHIPS)':
 '1':;
NODE_NAME	D16 1
 '@SDHCALDIF.TOP(SCH_1):POWER@SDHCALDIF.POWER(SCH_1):INS16822181@BGO_FEE_DAQ.LED.NORMAL(CHIPS)':
 'ANODE':;
NET_NAME
'ADC_DATA8'
 '@SDHCALDIF.TOP(SCH_1):ADC_DATA8':
 C_SIGNAL='@sdhcaldif.top(sch_1):adc_data8';
NODE_NAME	U4 AA6
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16840729@MY_SCH_LIBRARY.XC7A100TFGG484F.NORMAL(CHIPS)':
 'IO_L18N_T2_34':;
NODE_NAME	U13 10
 '@SDHCALDIF.TOP(SCH_1):INTERFACE TO FEB@SDHCALDIF.INTERFACETOFEB(SCH_1):INS16773632@MY_SCH_LIBRARY.AD9220.NORMAL(CHIPS)':
 'BIT4':;
NET_NAME
'PLUG1_DATAOUT2_P'
 '@SDHCALDIF.TOP(SCH_1):PLUG1_DATAOUT2_P':
 C_SIGNAL='@sdhcaldif.top(sch_1):plug1_dataout2_p';
NODE_NAME	U7 18
 '@SDHCALDIF.TOP(SCH_1):INTERFACE TO DAQ@SDHCALDIF.INTERFACETODAQ(SCH_1):INS212646@SDHCALDIF.USBTYPECPLUG_0.NORMAL(CHIPS)':
 'D_P B':;
NODE_NAME	U11 6
 '@SDHCALDIF.TOP(SCH_1):INTERFACE TO DAQ@SDHCALDIF.INTERFACETODAQ(SCH_1):INS212126@MY_SCH_LIBRARY.DS90LV049.NORMAL(CHIPS)':
 'DOUT2+':;
NET_NAME
'ADC_DATA5'
 '@SDHCALDIF.TOP(SCH_1):ADC_DATA5':
 C_SIGNAL='@sdhcaldif.top(sch_1):adc_data5';
NODE_NAME	U4 AA8
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16840729@MY_SCH_LIBRARY.XC7A100TFGG484F.NORMAL(CHIPS)':
 'IO_L22P_T3_34':;
NODE_NAME	U13 7
 '@SDHCALDIF.TOP(SCH_1):INTERFACE TO FEB@SDHCALDIF.INTERFACETOFEB(SCH_1):INS16773632@MY_SCH_LIBRARY.AD9220.NORMAL(CHIPS)':
 'BIT7':;
NET_NAME
'PLUG2_DATAIN1_P'
 '@SDHCALDIF.TOP(SCH_1):PLUG2_DATAIN1_P':
 C_SIGNAL='@sdhcaldif.top(sch_1):plug2_datain1_p';
NODE_NAME	U8 6
 '@SDHCALDIF.TOP(SCH_1):INTERFACE TO DAQ@SDHCALDIF.INTERFACETODAQ(SCH_1):INS212222@SDHCALDIF.USBTYPECPLUG_0.NORMAL(CHIPS)':
 'D_P A':;
NODE_NAME	R61 1
 '@SDHCALDIF.TOP(SCH_1):INTERFACE TO DAQ@SDHCALDIF.INTERFACETODAQ(SCH_1):INS10944327@BGO_FEE_DAQ.RESISTOR.NORMAL(CHIPS)':
 '1':;
NODE_NAME	U11 3
 '@SDHCALDIF.TOP(SCH_1):INTERFACE TO DAQ@SDHCALDIF.INTERFACETODAQ(SCH_1):INS212126@MY_SCH_LIBRARY.DS90LV049.NORMAL(CHIPS)':
 'RIN2+':;
NET_NAME
'N16849876'
 '@SDHCALDIF.TOP(SCH_1):N16849876':
 C_SIGNAL='@sdhcaldif.top(sch_1):n16849876';
NODE_NAME	U4 W12
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16839893@MY_SCH_LIBRARY.XC7A100TFGG484B.NORMAL(CHIPS)':
 'IO_L12N_T1_MRCC_13':;
NET_NAME
'ADC_DATA1'
 '@SDHCALDIF.TOP(SCH_1):ADC_DATA1':
 C_SIGNAL='@sdhcaldif.top(sch_1):adc_data1';
NODE_NAME	U4 AB10
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16839893@MY_SCH_LIBRARY.XC7A100TFGG484B.NORMAL(CHIPS)':
 'IO_L8N_T1_13':;
NODE_NAME	U13 3
 '@SDHCALDIF.TOP(SCH_1):INTERFACE TO FEB@SDHCALDIF.INTERFACETOFEB(SCH_1):INS16773632@MY_SCH_LIBRARY.AD9220.NORMAL(CHIPS)':
 'BIT11':;
NET_NAME
'PLUG2_DATAIN1_N'
 '@SDHCALDIF.TOP(SCH_1):PLUG2_DATAIN1_N':
 C_SIGNAL='@sdhcaldif.top(sch_1):plug2_datain1_n';
NODE_NAME	U8 7
 '@SDHCALDIF.TOP(SCH_1):INTERFACE TO DAQ@SDHCALDIF.INTERFACETODAQ(SCH_1):INS212222@SDHCALDIF.USBTYPECPLUG_0.NORMAL(CHIPS)':
 'D_N A':;
NODE_NAME	R61 2
 '@SDHCALDIF.TOP(SCH_1):INTERFACE TO DAQ@SDHCALDIF.INTERFACETODAQ(SCH_1):INS10944327@BGO_FEE_DAQ.RESISTOR.NORMAL(CHIPS)':
 '2':;
NODE_NAME	U11 4
 '@SDHCALDIF.TOP(SCH_1):INTERFACE TO DAQ@SDHCALDIF.INTERFACETODAQ(SCH_1):INS212126@MY_SCH_LIBRARY.DS90LV049.NORMAL(CHIPS)':
 'RIN2-':;
NET_NAME
'N16849892'
 '@SDHCALDIF.TOP(SCH_1):N16849892':
 C_SIGNAL='@sdhcaldif.top(sch_1):n16849892';
NODE_NAME	U4 W16
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16839893@MY_SCH_LIBRARY.XC7A100TFGG484B.NORMAL(CHIPS)':
 'IO_L16N_T2_13':;
NET_NAME
'ADC_DATA4'
 '@SDHCALDIF.TOP(SCH_1):ADC_DATA4':
 C_SIGNAL='@sdhcaldif.top(sch_1):adc_data4';
NODE_NAME	U4 AB8
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16840729@MY_SCH_LIBRARY.XC7A100TFGG484F.NORMAL(CHIPS)':
 'IO_L22N_T3_34':;
NODE_NAME	U13 6
 '@SDHCALDIF.TOP(SCH_1):INTERFACE TO FEB@SDHCALDIF.INTERFACETOFEB(SCH_1):INS16773632@MY_SCH_LIBRARY.AD9220.NORMAL(CHIPS)':
 'BIT8':;
NET_NAME
'PLUG2_DATAIN2_N'
 '@SDHCALDIF.TOP(SCH_1):PLUG2_DATAIN2_N':
 C_SIGNAL='@sdhcaldif.top(sch_1):plug2_datain2_n';
NODE_NAME	U8 19
 '@SDHCALDIF.TOP(SCH_1):INTERFACE TO DAQ@SDHCALDIF.INTERFACETODAQ(SCH_1):INS212222@SDHCALDIF.USBTYPECPLUG_0.NORMAL(CHIPS)':
 'D_N B':;
NODE_NAME	U11 1
 '@SDHCALDIF.TOP(SCH_1):INTERFACE TO DAQ@SDHCALDIF.INTERFACETODAQ(SCH_1):INS212126@MY_SCH_LIBRARY.DS90LV049.NORMAL(CHIPS)':
 'RIN1-':;
NODE_NAME	R62 2
 '@SDHCALDIF.TOP(SCH_1):INTERFACE TO DAQ@SDHCALDIF.INTERFACETODAQ(SCH_1):INS10944353@BGO_FEE_DAQ.RESISTOR.NORMAL(CHIPS)':
 '2':;
NET_NAME
'N65567'
 '@SDHCALDIF.TOP(SCH_1):N65567':
 C_SIGNAL='@sdhcaldif.top(sch_1):n65567';
NODE_NAME	R151 1
 '@SDHCALDIF.TOP(SCH_1):SFP@SDHCALDIF.SFP(SCH_1):INS65532@BGO_FEE_DAQ.RESISTOR.NORMAL(CHIPS)':
 '1':;
NODE_NAME	D28 2
 '@SDHCALDIF.TOP(SCH_1):SFP@SDHCALDIF.SFP(SCH_1):INS66214@BGO_FEE_DAQ.LED.NORMAL(CHIPS)':
 'CATHODE':;
NET_NAME
'ADC_DATA2'
 '@SDHCALDIF.TOP(SCH_1):ADC_DATA2':
 C_SIGNAL='@sdhcaldif.top(sch_1):adc_data2';
NODE_NAME	U4 AA10
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16839893@MY_SCH_LIBRARY.XC7A100TFGG484B.NORMAL(CHIPS)':
 'IO_L9P_T1_DQS_13':;
NODE_NAME	U13 4
 '@SDHCALDIF.TOP(SCH_1):INTERFACE TO FEB@SDHCALDIF.INTERFACETOFEB(SCH_1):INS16773632@MY_SCH_LIBRARY.AD9220.NORMAL(CHIPS)':
 'BIT10':;
NET_NAME
'PLUG2_DATAIN2_P'
 '@SDHCALDIF.TOP(SCH_1):PLUG2_DATAIN2_P':
 C_SIGNAL='@sdhcaldif.top(sch_1):plug2_datain2_p';
NODE_NAME	U8 18
 '@SDHCALDIF.TOP(SCH_1):INTERFACE TO DAQ@SDHCALDIF.INTERFACETODAQ(SCH_1):INS212222@SDHCALDIF.USBTYPECPLUG_0.NORMAL(CHIPS)':
 'D_P B':;
NODE_NAME	U11 2
 '@SDHCALDIF.TOP(SCH_1):INTERFACE TO DAQ@SDHCALDIF.INTERFACETODAQ(SCH_1):INS212126@MY_SCH_LIBRARY.DS90LV049.NORMAL(CHIPS)':
 'RIN1+':;
NODE_NAME	R62 1
 '@SDHCALDIF.TOP(SCH_1):INTERFACE TO DAQ@SDHCALDIF.INTERFACETODAQ(SCH_1):INS10944353@BGO_FEE_DAQ.RESISTOR.NORMAL(CHIPS)':
 '1':;
NET_NAME
'N16815348'
 '@SDHCALDIF.TOP(SCH_1):N16815348':
 C_SIGNAL='@sdhcaldif.top(sch_1):n16815348';
NODE_NAME	D7 2
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16818971@BGO_FEE_DAQ.LED.NORMAL(CHIPS)':
 'CATHODE':;
NODE_NAME	R7 2
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16819698@MY_SCH_LIBRARY.RESISTOR.NORMAL(CHIPS)':
 '2':;
NET_NAME
'ADC_DATA11'
 '@SDHCALDIF.TOP(SCH_1):ADC_DATA11':
 C_SIGNAL='@sdhcaldif.top(sch_1):adc_data11';
NODE_NAME	U4 AA4
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16840729@MY_SCH_LIBRARY.XC7A100TFGG484F.NORMAL(CHIPS)':
 'IO_L11N_T1_SRCC_34':;
NODE_NAME	U13 13
 '@SDHCALDIF.TOP(SCH_1):INTERFACE TO FEB@SDHCALDIF.INTERFACETOFEB(SCH_1):INS16773632@MY_SCH_LIBRARY.AD9220.NORMAL(CHIPS)':
 'BIT1(MSB)':;
NET_NAME
'ADC_DATA9'
 '@SDHCALDIF.TOP(SCH_1):ADC_DATA9':
 C_SIGNAL='@sdhcaldif.top(sch_1):adc_data9';
NODE_NAME	U4 AB5
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16840729@MY_SCH_LIBRARY.XC7A100TFGG484F.NORMAL(CHIPS)':
 'IO_L10N_T1_34':;
NODE_NAME	U13 11
 '@SDHCALDIF.TOP(SCH_1):INTERFACE TO FEB@SDHCALDIF.INTERFACETOFEB(SCH_1):INS16773632@MY_SCH_LIBRARY.AD9220.NORMAL(CHIPS)':
 'BIT3':;
NET_NAME
'FD8'
 '@SDHCALDIF.TOP(SCH_1):FD8':
 C_SIGNAL='@sdhcaldif.top(sch_1):fd8';
NODE_NAME	U4 D2
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16840895@MY_SCH_LIBRARY.XC7A100TFGG484G.NORMAL(CHIPS)':
 'IO_L4N_T0_35':;
NODE_NAME	U21 52
 '@SDHCALDIF.TOP(SCH_1):USB 2.0@SDHCALDIF.USB2.0(SCH_1):INS16777421@SDHCAL_DAQ_2V0.CY7C68013A_0.NORMAL(CHIPS)':
 'PD0/FD8':;
NET_NAME
'ADC_DATA6'
 '@SDHCALDIF.TOP(SCH_1):ADC_DATA6':
 C_SIGNAL='@sdhcaldif.top(sch_1):adc_data6';
NODE_NAME	U4 AB7
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16840729@MY_SCH_LIBRARY.XC7A100TFGG484F.NORMAL(CHIPS)':
 'IO_L20P_T3_34':;
NODE_NAME	U13 8
 '@SDHCALDIF.TOP(SCH_1):INTERFACE TO FEB@SDHCALDIF.INTERFACETOFEB(SCH_1):INS16773632@MY_SCH_LIBRARY.AD9220.NORMAL(CHIPS)':
 'BIT6':;
NET_NAME
'FD2'
 '@SDHCALDIF.TOP(SCH_1):FD2':
 C_SIGNAL='@sdhcaldif.top(sch_1):fd2';
NODE_NAME	U4 N4
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16840895@MY_SCH_LIBRARY.XC7A100TFGG484G.NORMAL(CHIPS)':
 'IO_L19P_T3_35':;
NODE_NAME	U21 27
 '@SDHCALDIF.TOP(SCH_1):USB 2.0@SDHCALDIF.USB2.0(SCH_1):INS16777421@SDHCAL_DAQ_2V0.CY7C68013A_0.NORMAL(CHIPS)':
 'PB2/FD2':;
NET_NAME
'N1676820830'
 '@SDHCALDIF.TOP(SCH_1):N1676820830':
 C_SIGNAL='@sdhcaldif.top(sch_1):n1676820830';
NODE_NAME	J10 A31
 '@SDHCALDIF.TOP(SCH_1):INTERFACE TO FEB@SDHCALDIF.INTERFACETOFEB(SCH_1):INS16768030@FECV2_0.CONN_1.NORMAL(CHIPS)':
 'A31':;
NODE_NAME	R72 2
 '@SDHCALDIF.TOP(SCH_1):INTERFACE TO FEB@SDHCALDIF.INTERFACETOFEB(SCH_1):INS16768270@DISCRETE.R.NORMAL(CHIPS)':
 '2':;
NET_NAME
'N16815566'
 '@SDHCALDIF.TOP(SCH_1):N16815566':
 C_SIGNAL='@sdhcaldif.top(sch_1):n16815566';
NODE_NAME	D8 2
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16818988@BGO_FEE_DAQ.LED.NORMAL(CHIPS)':
 'CATHODE':;
NODE_NAME	R8 2
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16819799@MY_SCH_LIBRARY.RESISTOR.NORMAL(CHIPS)':
 '2':;
NET_NAME
'SLCS'
 '@SDHCALDIF.TOP(SCH_1):SLCS':
 C_SIGNAL='@sdhcaldif.top(sch_1):slcs';
NODE_NAME	U4 J4
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16840895@MY_SCH_LIBRARY.XC7A100TFGG484G.NORMAL(CHIPS)':
 'IO_L13N_T2_MRCC_35':;
NODE_NAME	U21 47
 '@SDHCALDIF.TOP(SCH_1):USB 2.0@SDHCALDIF.USB2.0(SCH_1):INS16777421@SDHCAL_DAQ_2V0.CY7C68013A_0.NORMAL(CHIPS)':
 'PA7/*FLAGD/SLCS#':;
NET_NAME
'SR_IN_A'
 '@SDHCALDIF.TOP(SCH_1):SR_IN_A':
 C_SIGNAL='@sdhcaldif.top(sch_1):sr_in_a';
NODE_NAME	U4 V15
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16839893@MY_SCH_LIBRARY.XC7A100TFGG484B.NORMAL(CHIPS)':
 'IO_L14N_T2_SRCC_13':;
NODE_NAME	J12 A19
 '@SDHCALDIF.TOP(SCH_1):INTERFACE TO FEB@SDHCALDIF.INTERFACETOFEB(SCH_1):INS16767808@FECV2_0.CONN_1.NORMAL(CHIPS)':
 'A19':;
NET_NAME
'FD5'
 '@SDHCALDIF.TOP(SCH_1):FD5':
 C_SIGNAL='@sdhcaldif.top(sch_1):fd5';
NODE_NAME	U4 K2
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16840895@MY_SCH_LIBRARY.XC7A100TFGG484G.NORMAL(CHIPS)':
 'IO_L9P_T1_DQS_AD7P_35':;
NODE_NAME	U21 30
 '@SDHCALDIF.TOP(SCH_1):USB 2.0@SDHCALDIF.USB2.0(SCH_1):INS16777421@SDHCAL_DAQ_2V0.CY7C68013A_0.NORMAL(CHIPS)':
 'PB5/FD5':;
NET_NAME
'SR_CK_A'
 '@SDHCALDIF.TOP(SCH_1):SR_CK_A':
 C_SIGNAL='@sdhcaldif.top(sch_1):sr_ck_a';
NODE_NAME	U4 AA16
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16839893@MY_SCH_LIBRARY.XC7A100TFGG484B.NORMAL(CHIPS)':
 'IO_L1N_T0_13':;
NODE_NAME	J12 B18
 '@SDHCALDIF.TOP(SCH_1):INTERFACE TO FEB@SDHCALDIF.INTERFACETOFEB(SCH_1):INS16767808@FECV2_0.CONN_1.NORMAL(CHIPS)':
 'B18':;
NET_NAME
'FD10'
 '@SDHCALDIF.TOP(SCH_1):FD10':
 C_SIGNAL='@sdhcaldif.top(sch_1):fd10';
NODE_NAME	U4 B1
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16840895@MY_SCH_LIBRARY.XC7A100TFGG484G.NORMAL(CHIPS)':
 'IO_L1P_T0_AD4P_35':;
NODE_NAME	U21 54
 '@SDHCALDIF.TOP(SCH_1):USB 2.0@SDHCALDIF.USB2.0(SCH_1):INS16777421@SDHCAL_DAQ_2V0.CY7C68013A_0.NORMAL(CHIPS)':
 'PD2/FD10':;
NET_NAME
'SR_RSTB_A'
 '@SDHCALDIF.TOP(SCH_1):SR_RSTB_A':
 C_SIGNAL='@sdhcaldif.top(sch_1):sr_rstb_a';
NODE_NAME	U4 T15
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16839893@MY_SCH_LIBRARY.XC7A100TFGG484B.NORMAL(CHIPS)':
 'IO_L15N_T2_DQS_13':;
NODE_NAME	J12 A17
 '@SDHCALDIF.TOP(SCH_1):INTERFACE TO FEB@SDHCALDIF.INTERFACETOFEB(SCH_1):INS16767808@FECV2_0.CONN_1.NORMAL(CHIPS)':
 'A17':;
NET_NAME
'FLAGA'
 '@SDHCALDIF.TOP(SCH_1):FLAGA':
 C_SIGNAL='@sdhcaldif.top(sch_1):flaga';
NODE_NAME	U4 H2
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16840895@MY_SCH_LIBRARY.XC7A100TFGG484G.NORMAL(CHIPS)':
 'IO_L8P_T1_AD14P_35':;
NODE_NAME	U21 36
 '@SDHCALDIF.TOP(SCH_1):USB 2.0@SDHCALDIF.USB2.0(SCH_1):INS16777421@SDHCAL_DAQ_2V0.CY7C68013A_0.NORMAL(CHIPS)':
 'CTL0/*FLAGA':;
NET_NAME
'STARTACQ_A'
 '@SDHCALDIF.TOP(SCH_1):STARTACQ_A':
 C_SIGNAL='@sdhcaldif.top(sch_1):startacq_a';
NODE_NAME	U4 Y19
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16840193@MY_SCH_LIBRARY.XC7A100TFGG484C.NORMAL(CHIPS)':
 'IO_L13N_T2_MRCC_14':;
NODE_NAME	J12 A9
 '@SDHCALDIF.TOP(SCH_1):INTERFACE TO FEB@SDHCALDIF.INTERFACETOFEB(SCH_1):INS16767808@FECV2_0.CONN_1.NORMAL(CHIPS)':
 'A9':;
NET_NAME
'FIFOADR1'
 '@SDHCALDIF.TOP(SCH_1):FIFOADR1':
 C_SIGNAL='@sdhcaldif.top(sch_1):fifoadr1';
NODE_NAME	U4 E2
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16840895@MY_SCH_LIBRARY.XC7A100TFGG484G.NORMAL(CHIPS)':
 'IO_L4P_T0_35':;
NODE_NAME	U21 45
 '@SDHCALDIF.TOP(SCH_1):USB 2.0@SDHCALDIF.USB2.0(SCH_1):INS16777421@SDHCAL_DAQ_2V0.CY7C68013A_0.NORMAL(CHIPS)':
 'PA5/FIFOADR1':;
NET_NAME
'STARTREADOUT1_A'
 '@SDHCALDIF.TOP(SCH_1):STARTREADOUT1_A':
 C_SIGNAL='@sdhcaldif.top(sch_1):startreadout1_a';
NODE_NAME	U4 U16
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16839893@MY_SCH_LIBRARY.XC7A100TFGG484B.NORMAL(CHIPS)':
 'IO_L17N_T2_13':;
NODE_NAME	J12 A15
 '@SDHCALDIF.TOP(SCH_1):INTERFACE TO FEB@SDHCALDIF.INTERFACETOFEB(SCH_1):INS16767808@FECV2_0.CONN_1.NORMAL(CHIPS)':
 'A15':;
NET_NAME
'LED6'
 '@SDHCALDIF.TOP(SCH_1):LED6':
 C_SIGNAL='@sdhcaldif.top(sch_1):led6';
NODE_NAME	U4 AB2
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16840729@MY_SCH_LIBRARY.XC7A100TFGG484F.NORMAL(CHIPS)':
 'IO_L8N_T1_34':;
NODE_NAME	D7 1
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16818971@BGO_FEE_DAQ.LED.NORMAL(CHIPS)':
 'ANODE':;
NET_NAME
'FD14'
 '@SDHCALDIF.TOP(SCH_1):FD14':
 C_SIGNAL='@sdhcaldif.top(sch_1):fd14';
NODE_NAME	U4 G3
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16840895@MY_SCH_LIBRARY.XC7A100TFGG484G.NORMAL(CHIPS)':
 'IO_L11N_T1_SRCC_35':;
NODE_NAME	U21 2
 '@SDHCALDIF.TOP(SCH_1):USB 2.0@SDHCALDIF.USB2.0(SCH_1):INS16777421@SDHCAL_DAQ_2V0.CY7C68013A_0.NORMAL(CHIPS)':
 'PD6/FD14':;
NET_NAME
'STARTREADOUT2_A'
 '@SDHCALDIF.TOP(SCH_1):STARTREADOUT2_A':
 C_SIGNAL='@sdhcaldif.top(sch_1):startreadout2_a';
NODE_NAME	U4 AB17
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16839893@MY_SCH_LIBRARY.XC7A100TFGG484B.NORMAL(CHIPS)':
 'IO_L2N_T0_13':;
NODE_NAME	J12 B16
 '@SDHCALDIF.TOP(SCH_1):INTERFACE TO FEB@SDHCALDIF.INTERFACETOFEB(SCH_1):INS16767808@FECV2_0.CONN_1.NORMAL(CHIPS)':
 'B16':;
NET_NAME
'LED7'
 '@SDHCALDIF.TOP(SCH_1):LED7':
 C_SIGNAL='@sdhcaldif.top(sch_1):led7';
NODE_NAME	U4 AB1
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16840729@MY_SCH_LIBRARY.XC7A100TFGG484F.NORMAL(CHIPS)':
 'IO_L7N_T1_34':;
NODE_NAME	D8 1
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16818988@BGO_FEE_DAQ.LED.NORMAL(CHIPS)':
 'ANODE':;
NET_NAME
'FD1'
 '@SDHCALDIF.TOP(SCH_1):FD1':
 C_SIGNAL='@sdhcaldif.top(sch_1):fd1';
NODE_NAME	U4 M5
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16840895@MY_SCH_LIBRARY.XC7A100TFGG484G.NORMAL(CHIPS)':
 'IO_L23N_T3_35':;
NODE_NAME	U21 26
 '@SDHCALDIF.TOP(SCH_1):USB 2.0@SDHCALDIF.USB2.0(SCH_1):INS16777421@SDHCAL_DAQ_2V0.CY7C68013A_0.NORMAL(CHIPS)':
 'PB1/FD1':;
NET_NAME
'TRIGEXT_A'
 '@SDHCALDIF.TOP(SCH_1):TRIGEXT_A':
 C_SIGNAL='@sdhcaldif.top(sch_1):trigext_a';
NODE_NAME	U4 AA19
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16840193@MY_SCH_LIBRARY.XC7A100TFGG484C.NORMAL(CHIPS)':
 'IO_L15P_T2_DQS_RDWR_B_14':;
NODE_NAME	J12 B8
 '@SDHCALDIF.TOP(SCH_1):INTERFACE TO FEB@SDHCALDIF.INTERFACETOFEB(SCH_1):INS16767808@FECV2_0.CONN_1.NORMAL(CHIPS)':
 'B8':;
NET_NAME
'SFP_RX-'
 '@SDHCALDIF.TOP(SCH_1):SFP_RX-':
 C_SIGNAL='@sdhcaldif.top(sch_1):\sfp_rx-\';
NODE_NAME	U4 A8
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16841050@MY_SCH_LIBRARY.XC7A100TFGG484H.NORMAL(CHIPS)':
 'MGTPRXN0_216':;
NODE_NAME	U19 12
 '@SDHCALDIF.TOP(SCH_1):SFP@SDHCALDIF.SFP(SCH_1):INS30777@MY_SCH_LIBRARY.74441-0010.NORMAL(CHIPS)':
 'RXD_N':;
NET_NAME
'DOUT1B_A'
 '@SDHCALDIF.TOP(SCH_1):DOUT1B_A':
 C_SIGNAL='@sdhcaldif.top(sch_1):dout1b_a';
NODE_NAME	U4 AA18
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16840193@MY_SCH_LIBRARY.XC7A100TFGG484C.NORMAL(CHIPS)':
 'IO_L17P_T2_A14_D30_14':;
NODE_NAME	J12 B10
 '@SDHCALDIF.TOP(SCH_1):INTERFACE TO FEB@SDHCALDIF.INTERFACETOFEB(SCH_1):INS16767808@FECV2_0.CONN_1.NORMAL(CHIPS)':
 'B10':;
NET_NAME
'IFCLK'
 '@SDHCALDIF.TOP(SCH_1):IFCLK':
 C_SIGNAL='@sdhcaldif.top(sch_1):ifclk';
NODE_NAME	U4 K3
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16840895@MY_SCH_LIBRARY.XC7A100TFGG484G.NORMAL(CHIPS)':
 'IO_L14N_T2_SRCC_35':;
NODE_NAME	U21 20
 '@SDHCALDIF.TOP(SCH_1):USB 2.0@SDHCALDIF.USB2.0(SCH_1):INS16777421@SDHCAL_DAQ_2V0.CY7C68013A_0.NORMAL(CHIPS)':
 '*IFCLK':;
NET_NAME
'DOUT2B_A'
 '@SDHCALDIF.TOP(SCH_1):DOUT2B_A':
 C_SIGNAL='@sdhcaldif.top(sch_1):dout2b_a';
NODE_NAME	U4 T16
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16839893@MY_SCH_LIBRARY.XC7A100TFGG484B.NORMAL(CHIPS)':
 'IO_L17P_T2_13':;
NODE_NAME	J12 A11
 '@SDHCALDIF.TOP(SCH_1):INTERFACE TO FEB@SDHCALDIF.INTERFACETOFEB(SCH_1):INS16767808@FECV2_0.CONN_1.NORMAL(CHIPS)':
 'A11':;
NET_NAME
'N16798524'
 '@SDHCALDIF.TOP(SCH_1):N16798524':
 C_SIGNAL='@sdhcaldif.top(sch_1):n16798524';
NODE_NAME	D13 1
 '@SDHCALDIF.TOP(SCH_1):INTERFACE TO FEB@SDHCALDIF.INTERFACETOFEB(SCH_1):INS16798515@BGO_FEE_DAQ.LED.NORMAL(CHIPS)':
 'ANODE':;
NODE_NAME	R74 1
 '@SDHCALDIF.TOP(SCH_1):INTERFACE TO FEB@SDHCALDIF.INTERFACETOFEB(SCH_1):INS16798507@MY_SCH_LIBRARY.RESISTOR.NORMAL(CHIPS)':
 '1':;
NET_NAME
'N167774164'
 '@SDHCALDIF.TOP(SCH_1):N167774164':
 C_SIGNAL='@sdhcaldif.top(sch_1):n167774164';
NODE_NAME	R11 2
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16816595@MY_SCH_LIBRARY.RESISTOR.NORMAL(CHIPS)':
 '2':;
NODE_NAME	U1 5
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16777407@MY_SCH_LIBRARY.SN74LVC1T45.NORMAL(CHIPS)':
 'DIR':;
NET_NAME
'TRANSMITON1B_A'
 '@SDHCALDIF.TOP(SCH_1):TRANSMITON1B_A':
 C_SIGNAL='@sdhcaldif.top(sch_1):transmiton1b_a';
NODE_NAME	U4 AB18
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16840193@MY_SCH_LIBRARY.XC7A100TFGG484C.NORMAL(CHIPS)':
 'IO_L17N_T2_A13_D29_14':;
NODE_NAME	J12 B12
 '@SDHCALDIF.TOP(SCH_1):INTERFACE TO FEB@SDHCALDIF.INTERFACETOFEB(SCH_1):INS16767808@FECV2_0.CONN_1.NORMAL(CHIPS)':
 'B12':;
NET_NAME
'CLKOUT'
 '@SDHCALDIF.TOP(SCH_1):CLKOUT':
 C_SIGNAL='@sdhcaldif.top(sch_1):clkout';
NODE_NAME	U4 H4
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16840895@MY_SCH_LIBRARY.XC7A100TFGG484G.NORMAL(CHIPS)':
 'IO_L12P_T1_MRCC_35':;
NODE_NAME	U21 5
 '@SDHCALDIF.TOP(SCH_1):USB 2.0@SDHCALDIF.USB2.0(SCH_1):INS16777421@SDHCAL_DAQ_2V0.CY7C68013A_0.NORMAL(CHIPS)':
 'CLKOUT':;
NET_NAME
'TRANSMITON2B_A'
 '@SDHCALDIF.TOP(SCH_1):TRANSMITON2B_A':
 C_SIGNAL='@sdhcaldif.top(sch_1):transmiton2b_a';
NODE_NAME	U4 Y16
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16839893@MY_SCH_LIBRARY.XC7A100TFGG484B.NORMAL(CHIPS)':
 'IO_L1P_T0_13':;
NODE_NAME	J12 A13
 '@SDHCALDIF.TOP(SCH_1):INTERFACE TO FEB@SDHCALDIF.INTERFACETOFEB(SCH_1):INS16767808@FECV2_0.CONN_1.NORMAL(CHIPS)':
 'A13':;
NET_NAME
'CHIPSATB_A'
 '@SDHCALDIF.TOP(SCH_1):CHIPSATB_A':
 C_SIGNAL='@sdhcaldif.top(sch_1):chipsatb_a';
NODE_NAME	U4 Y17
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16839893@MY_SCH_LIBRARY.XC7A100TFGG484B.NORMAL(CHIPS)':
 'IO_0_13':;
NODE_NAME	J12 B14
 '@SDHCALDIF.TOP(SCH_1):INTERFACE TO FEB@SDHCALDIF.INTERFACETOFEB(SCH_1):INS16767808@FECV2_0.CONN_1.NORMAL(CHIPS)':
 'B14':;
NET_NAME
'SLOE'
 '@SDHCALDIF.TOP(SCH_1):SLOE':
 C_SIGNAL='@sdhcaldif.top(sch_1):sloe';
NODE_NAME	U4 F1
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16840895@MY_SCH_LIBRARY.XC7A100TFGG484G.NORMAL(CHIPS)':
 'IO_L5N_T0_AD13N_35':;
NODE_NAME	U21 42
 '@SDHCALDIF.TOP(SCH_1):USB 2.0@SDHCALDIF.USB2.0(SCH_1):INS16777421@SDHCAL_DAQ_2V0.CY7C68013A_0.NORMAL(CHIPS)':
 'PA2/*SLOE':;
NET_NAME
'ENDREADOUT1_A'
 '@SDHCALDIF.TOP(SCH_1):ENDREADOUT1_A':
 C_SIGNAL='@sdhcaldif.top(sch_1):endreadout1_a';
NODE_NAME	U4 AA15
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16839893@MY_SCH_LIBRARY.XC7A100TFGG484B.NORMAL(CHIPS)':
 'IO_L4P_T0_13':;
NODE_NAME	J12 B22
 '@SDHCALDIF.TOP(SCH_1):INTERFACE TO FEB@SDHCALDIF.INTERFACETOFEB(SCH_1):INS16767808@FECV2_0.CONN_1.NORMAL(CHIPS)':
 'B22':;
NET_NAME
'RESET#'
 '@SDHCALDIF.TOP(SCH_1):RESET#':
 C_SIGNAL='@sdhcaldif.top(sch_1):\reset#\';
NODE_NAME	U4 C19
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16840578@MY_SCH_LIBRARY.XC7A100TFGG484E.NORMAL(CHIPS)':
 'IO_L13N_T2_MRCC_16':;
NODE_NAME	U16 15
 '@SDHCALDIF.TOP(SCH_1):POWER@SDHCALDIF.POWER(SCH_1):INS16779157@MY_SCH_LIBRARY.TPS386000.NORMAL(CHIPS)':
 '\\R\E\S\E\T\1':;
NODE_NAME	R82 2
 '@SDHCALDIF.TOP(SCH_1):POWER@SDHCALDIF.POWER(SCH_1):INS16788847@MY_SCH_LIBRARY.RESISTOR.NORMAL(CHIPS)':
 '2':;
NET_NAME
'ENDREADOUT2_A'
 '@SDHCALDIF.TOP(SCH_1):ENDREADOUT2_A':
 C_SIGNAL='@sdhcaldif.top(sch_1):endreadout2_a';
NODE_NAME	U4 V14
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16839893@MY_SCH_LIBRARY.XC7A100TFGG484B.NORMAL(CHIPS)':
 'IO_L13N_T2_MRCC_13':;
NODE_NAME	J12 A21
 '@SDHCALDIF.TOP(SCH_1):INTERFACE TO FEB@SDHCALDIF.INTERFACETOFEB(SCH_1):INS16767808@FECV2_0.CONN_1.NORMAL(CHIPS)':
 'A21':;
NET_NAME
'SR_OUT_A'
 '@SDHCALDIF.TOP(SCH_1):SR_OUT_A':
 C_SIGNAL='@sdhcaldif.top(sch_1):sr_out_a';
NODE_NAME	U4 AB16
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16839893@MY_SCH_LIBRARY.XC7A100TFGG484B.NORMAL(CHIPS)':
 'IO_L2P_T0_13':;
NODE_NAME	J12 B20
 '@SDHCALDIF.TOP(SCH_1):INTERFACE TO FEB@SDHCALDIF.INTERFACETOFEB(SCH_1):INS16767808@FECV2_0.CONN_1.NORMAL(CHIPS)':
 'B20':;
NET_NAME
'SFP_SCL'
 '@SDHCALDIF.TOP(SCH_1):SFP_SCL':
 C_SIGNAL='@sdhcaldif.top(sch_1):sfp_scl';
NODE_NAME	U4 F3
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16840895@MY_SCH_LIBRARY.XC7A100TFGG484G.NORMAL(CHIPS)':
 'IO_L6P_T0_35':;
NODE_NAME	U19 5
 '@SDHCALDIF.TOP(SCH_1):SFP@SDHCALDIF.SFP(SCH_1):INS30777@MY_SCH_LIBRARY.74441-0010.NORMAL(CHIPS)':
 'SCL':;
NODE_NAME	R126 1
 '@SDHCALDIF.TOP(SCH_1):SFP@SDHCALDIF.SFP(SCH_1):INS31773@MY_SCH_LIBRARY.RESISTOR.NORMAL(CHIPS)':
 '1':;
NET_NAME
'SR_IN_B'
 '@SDHCALDIF.TOP(SCH_1):SR_IN_B':
 C_SIGNAL='@sdhcaldif.top(sch_1):sr_in_b';
NODE_NAME	U4 AA20
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16840193@MY_SCH_LIBRARY.XC7A100TFGG484C.NORMAL(CHIPS)':
 'IO_L8P_T1_D11_14':;
NODE_NAME	J12 B4
 '@SDHCALDIF.TOP(SCH_1):INTERFACE TO FEB@SDHCALDIF.INTERFACETOFEB(SCH_1):INS16767808@FECV2_0.CONN_1.NORMAL(CHIPS)':
 'B4':;
NET_NAME
'PLUG2_DATAIN2'
 '@SDHCALDIF.TOP(SCH_1):PLUG2_DATAIN2':
 C_SIGNAL='@sdhcaldif.top(sch_1):plug2_datain2';
NODE_NAME	U4 P2
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16840895@MY_SCH_LIBRARY.XC7A100TFGG484G.NORMAL(CHIPS)':
 'IO_L22P_T3_35':;
NODE_NAME	U11 15
 '@SDHCALDIF.TOP(SCH_1):INTERFACE TO DAQ@SDHCALDIF.INTERFACETODAQ(SCH_1):INS212126@MY_SCH_LIBRARY.DS90LV049.NORMAL(CHIPS)':
 'ROUT1':;
NET_NAME
'SLRD'
 '@SDHCALDIF.TOP(SCH_1):SLRD':
 C_SIGNAL='@sdhcaldif.top(sch_1):slrd';
NODE_NAME	U4 H3
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16840895@MY_SCH_LIBRARY.XC7A100TFGG484G.NORMAL(CHIPS)':
 'IO_L11P_T1_SRCC_35':;
NODE_NAME	U21 8
 '@SDHCALDIF.TOP(SCH_1):USB 2.0@SDHCALDIF.USB2.0(SCH_1):INS16777421@SDHCAL_DAQ_2V0.CY7C68013A_0.NORMAL(CHIPS)':
 'RDY0/*SLRD':;
NET_NAME
'SR_CK_B'
 '@SDHCALDIF.TOP(SCH_1):SR_CK_B':
 C_SIGNAL='@sdhcaldif.top(sch_1):sr_ck_b';
NODE_NAME	U4 W20
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16840193@MY_SCH_LIBRARY.XC7A100TFGG484C.NORMAL(CHIPS)':
 'IO_L12N_T1_MRCC_14':;
NODE_NAME	J12 A3
 '@SDHCALDIF.TOP(SCH_1):INTERFACE TO FEB@SDHCALDIF.INTERFACETOFEB(SCH_1):INS16767808@FECV2_0.CONN_1.NORMAL(CHIPS)':
 'A3':;
NET_NAME
'PLUG2_DATAIN1'
 '@SDHCALDIF.TOP(SCH_1):PLUG2_DATAIN1':
 C_SIGNAL='@sdhcaldif.top(sch_1):plug2_datain1';
NODE_NAME	U4 P1
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16840895@MY_SCH_LIBRARY.XC7A100TFGG484G.NORMAL(CHIPS)':
 'IO_L20N_T3_35':;
NODE_NAME	U11 14
 '@SDHCALDIF.TOP(SCH_1):INTERFACE TO DAQ@SDHCALDIF.INTERFACETODAQ(SCH_1):INS212126@MY_SCH_LIBRARY.DS90LV049.NORMAL(CHIPS)':
 'ROUT2':;
NET_NAME
'SFP_TX_DISABLE'
 '@SDHCALDIF.TOP(SCH_1):SFP_TX_DISABLE':
 C_SIGNAL='@sdhcaldif.top(sch_1):sfp_tx_disable';
NODE_NAME	U4 F4
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16840895@MY_SCH_LIBRARY.XC7A100TFGG484G.NORMAL(CHIPS)':
 'IO_0_35':;
NODE_NAME	U19 3
 '@SDHCALDIF.TOP(SCH_1):SFP@SDHCALDIF.SFP(SCH_1):INS30777@MY_SCH_LIBRARY.74441-0010.NORMAL(CHIPS)':
 'TX_DISABLE':;
NODE_NAME	JP1 1
 '@SDHCALDIF.TOP(SCH_1):SFP@SDHCALDIF.SFP(SCH_1):INS42904@MY_SCH_LIBRARY.JUMP WIRE.NORMAL(CHIPS)':
 '1':;
NODE_NAME	R127 1
 '@SDHCALDIF.TOP(SCH_1):SFP@SDHCALDIF.SFP(SCH_1):INS31481@MY_SCH_LIBRARY.RESISTOR.NORMAL(CHIPS)':
 '1':;
NET_NAME
'SR_RSTB_B'
 '@SDHCALDIF.TOP(SCH_1):SR_RSTB_B':
 C_SIGNAL='@sdhcaldif.top(sch_1):sr_rstb_b';
NODE_NAME	U4 U17
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16840193@MY_SCH_LIBRARY.XC7A100TFGG484C.NORMAL(CHIPS)':
 'IO_L18P_T2_A12_D28_14':;
NODE_NAME	J12 A1
 '@SDHCALDIF.TOP(SCH_1):INTERFACE TO FEB@SDHCALDIF.INTERFACETOFEB(SCH_1):INS16767808@FECV2_0.CONN_1.NORMAL(CHIPS)':
 'A1':;
NET_NAME
'PLUG1DATAOUT1'
 '@SDHCALDIF.TOP(SCH_1):PLUG1DATAOUT1':
 C_SIGNAL='@sdhcaldif.top(sch_1):plug1dataout1';
NODE_NAME	U4 R1
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16840895@MY_SCH_LIBRARY.XC7A100TFGG484G.NORMAL(CHIPS)':
 'IO_L20P_T3_35':;
NODE_NAME	U11 10
 '@SDHCALDIF.TOP(SCH_1):INTERFACE TO DAQ@SDHCALDIF.INTERFACETODAQ(SCH_1):INS212126@MY_SCH_LIBRARY.DS90LV049.NORMAL(CHIPS)':
 'DIN1':;
NET_NAME
'SFP_RX+'
 '@SDHCALDIF.TOP(SCH_1):SFP_RX+':
 C_SIGNAL='@sdhcaldif.top(sch_1):\sfp_rx+\';
NODE_NAME	U4 B8
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16841050@MY_SCH_LIBRARY.XC7A100TFGG484H.NORMAL(CHIPS)':
 'MGTPRXP0_216':;
NODE_NAME	U19 13
 '@SDHCALDIF.TOP(SCH_1):SFP@SDHCALDIF.SFP(SCH_1):INS30777@MY_SCH_LIBRARY.74441-0010.NORMAL(CHIPS)':
 'RXD_P':;
NET_NAME
'STARTACQ_B'
 '@SDHCALDIF.TOP(SCH_1):STARTACQ_B':
 C_SIGNAL='@sdhcaldif.top(sch_1):startacq_b';
NODE_NAME	U4 V18
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16840193@MY_SCH_LIBRARY.XC7A100TFGG484C.NORMAL(CHIPS)':
 'IO_L14P_T2_SRCC_14':;
NODE_NAME	J11 A27
 '@SDHCALDIF.TOP(SCH_1):INTERFACE TO FEB@SDHCALDIF.INTERFACETOFEB(SCH_1):INS16768334@FECV2_0.CONN_1.NORMAL(CHIPS)':
 'A27':;
NET_NAME
'PLUG1DATAOUT2'
 '@SDHCALDIF.TOP(SCH_1):PLUG1DATAOUT2':
 C_SIGNAL='@sdhcaldif.top(sch_1):plug1dataout2';
NODE_NAME	U4 R2
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16840729@MY_SCH_LIBRARY.XC7A100TFGG484F.NORMAL(CHIPS)':
 'IO_L3N_T0_DQS_34':;
NODE_NAME	U11 11
 '@SDHCALDIF.TOP(SCH_1):INTERFACE TO DAQ@SDHCALDIF.INTERFACETODAQ(SCH_1):INS212126@MY_SCH_LIBRARY.DS90LV049.NORMAL(CHIPS)':
 'DIN2':;
NET_NAME
'FD9'
 '@SDHCALDIF.TOP(SCH_1):FD9':
 C_SIGNAL='@sdhcaldif.top(sch_1):fd9';
NODE_NAME	U4 C2
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16840895@MY_SCH_LIBRARY.XC7A100TFGG484G.NORMAL(CHIPS)':
 'IO_L2P_T0_AD12P_35':;
NODE_NAME	U21 53
 '@SDHCALDIF.TOP(SCH_1):USB 2.0@SDHCALDIF.USB2.0(SCH_1):INS16777421@SDHCAL_DAQ_2V0.CY7C68013A_0.NORMAL(CHIPS)':
 'PD1/FD9':;
NET_NAME
'REGULARIO_SFP_TX+'
 '@SDHCALDIF.TOP(SCH_1):REGULARIO_SFP_TX+':
 C_SIGNAL='@sdhcaldif.top(sch_1):\regulario_sfp_tx+\';
NODE_NAME	U4 H13
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16840428@MY_SCH_LIBRARY.XC7A100TFGG484D.NORMAL(CHIPS)':
 'IO_L1P_T0_AD0P_15':;
NODE_NAME	U20 18
 '@SDHCALDIF.TOP(SCH_1):SFP@SDHCALDIF.SFP(SCH_1):INS35792@MY_SCH_LIBRARY.74441-0010.NORMAL(CHIPS)':
 'TXD_P':;
NET_NAME
'REGULARIO_SFP_SCL'
 '@SDHCALDIF.TOP(SCH_1):REGULARIO_SFP_SCL':
 C_SIGNAL='@sdhcaldif.top(sch_1):regulario_sfp_scl';
NODE_NAME	U4 C13
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16840578@MY_SCH_LIBRARY.XC7A100TFGG484E.NORMAL(CHIPS)':
 'IO_L8P_T1_16':;
NODE_NAME	U20 5
 '@SDHCALDIF.TOP(SCH_1):SFP@SDHCALDIF.SFP(SCH_1):INS35792@MY_SCH_LIBRARY.74441-0010.NORMAL(CHIPS)':
 'SCL':;
NODE_NAME	R137 1
 '@SDHCALDIF.TOP(SCH_1):SFP@SDHCALDIF.SFP(SCH_1):INS40903@MY_SCH_LIBRARY.RESISTOR.NORMAL(CHIPS)':
 '1':;
NET_NAME
'REGULARIO_SFP_TX-'
 '@SDHCALDIF.TOP(SCH_1):REGULARIO_SFP_TX-':
 C_SIGNAL='@sdhcaldif.top(sch_1):\regulario_sfp_tx-\';
NODE_NAME	U4 G13
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16840428@MY_SCH_LIBRARY.XC7A100TFGG484D.NORMAL(CHIPS)':
 'IO_L1N_T0_AD0N_15':;
NODE_NAME	U20 19
 '@SDHCALDIF.TOP(SCH_1):SFP@SDHCALDIF.SFP(SCH_1):INS35792@MY_SCH_LIBRARY.74441-0010.NORMAL(CHIPS)':
 'TXD_N':;
NET_NAME
'FIFOADR0'
 '@SDHCALDIF.TOP(SCH_1):FIFOADR0':
 C_SIGNAL='@sdhcaldif.top(sch_1):fifoadr0';
NODE_NAME	U4 E1
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16840895@MY_SCH_LIBRARY.XC7A100TFGG484G.NORMAL(CHIPS)':
 'IO_L3P_T0_DQS_AD5P_35':;
NODE_NAME	U21 44
 '@SDHCALDIF.TOP(SCH_1):USB 2.0@SDHCALDIF.USB2.0(SCH_1):INS16777421@SDHCAL_DAQ_2V0.CY7C68013A_0.NORMAL(CHIPS)':
 'PA4/FIFOADR0':;
NET_NAME
'TRIGEXT_B'
 '@SDHCALDIF.TOP(SCH_1):TRIGEXT_B':
 C_SIGNAL='@sdhcaldif.top(sch_1):trigext_b';
NODE_NAME	U4 V20
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16840193@MY_SCH_LIBRARY.XC7A100TFGG484C.NORMAL(CHIPS)':
 'IO_L11N_T1_SRCC_14':;
NODE_NAME	J11 A26
 '@SDHCALDIF.TOP(SCH_1):INTERFACE TO FEB@SDHCALDIF.INTERFACETOFEB(SCH_1):INS16768334@FECV2_0.CONN_1.NORMAL(CHIPS)':
 'A26':;
NET_NAME
'FD11'
 '@SDHCALDIF.TOP(SCH_1):FD11':
 C_SIGNAL='@sdhcaldif.top(sch_1):fd11';
NODE_NAME	U4 B2
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16840895@MY_SCH_LIBRARY.XC7A100TFGG484G.NORMAL(CHIPS)':
 'IO_L2N_T0_AD12N_35':;
NODE_NAME	U21 55
 '@SDHCALDIF.TOP(SCH_1):USB 2.0@SDHCALDIF.USB2.0(SCH_1):INS16777421@SDHCAL_DAQ_2V0.CY7C68013A_0.NORMAL(CHIPS)':
 'PD3/FD11':;
NET_NAME
'DOUT1B_B'
 '@SDHCALDIF.TOP(SCH_1):DOUT1B_B':
 C_SIGNAL='@sdhcaldif.top(sch_1):dout1b_b';
NODE_NAME	U4 V19
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16840193@MY_SCH_LIBRARY.XC7A100TFGG484C.NORMAL(CHIPS)':
 'IO_L14N_T2_SRCC_14':;
NODE_NAME	J11 A29
 '@SDHCALDIF.TOP(SCH_1):INTERFACE TO FEB@SDHCALDIF.INTERFACETOFEB(SCH_1):INS16768334@FECV2_0.CONN_1.NORMAL(CHIPS)':
 'A29':;
NET_NAME
'SFP_SDA'
 '@SDHCALDIF.TOP(SCH_1):SFP_SDA':
 C_SIGNAL='@sdhcaldif.top(sch_1):sfp_sda';
NODE_NAME	U4 E3
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16840895@MY_SCH_LIBRARY.XC7A100TFGG484G.NORMAL(CHIPS)':
 'IO_L6N_T0_VREF_35':;
NODE_NAME	U19 4
 '@SDHCALDIF.TOP(SCH_1):SFP@SDHCALDIF.SFP(SCH_1):INS30777@MY_SCH_LIBRARY.74441-0010.NORMAL(CHIPS)':
 'SDA':;
NODE_NAME	R125 1
 '@SDHCALDIF.TOP(SCH_1):SFP@SDHCALDIF.SFP(SCH_1):INS31757@MY_SCH_LIBRARY.RESISTOR.NORMAL(CHIPS)':
 '1':;
NET_NAME
'DOUT2B_B'
 '@SDHCALDIF.TOP(SCH_1):DOUT2B_B':
 C_SIGNAL='@sdhcaldif.top(sch_1):dout2b_b';
NODE_NAME	U4 Y22
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16840193@MY_SCH_LIBRARY.XC7A100TFGG484C.NORMAL(CHIPS)':
 'IO_L9N_T1_DQS_D13_14':;
NODE_NAME	J11 B30
 '@SDHCALDIF.TOP(SCH_1):INTERFACE TO FEB@SDHCALDIF.INTERFACETOFEB(SCH_1):INS16768334@FECV2_0.CONN_1.NORMAL(CHIPS)':
 'B30':;
NET_NAME
'REGULARIO_SFP_TX_DISABLE'
 '@SDHCALDIF.TOP(SCH_1):REGULARIO_SFP_TX_DISABLE':
 C_SIGNAL='@sdhcaldif.top(sch_1):regulario_sfp_tx_disable';
NODE_NAME	U4 F15
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16840578@MY_SCH_LIBRARY.XC7A100TFGG484E.NORMAL(CHIPS)':
 'IO_0_16':;
NODE_NAME	U20 3
 '@SDHCALDIF.TOP(SCH_1):SFP@SDHCALDIF.SFP(SCH_1):INS35792@MY_SCH_LIBRARY.74441-0010.NORMAL(CHIPS)':
 'TX_DISABLE':;
NODE_NAME	JP4 1
 '@SDHCALDIF.TOP(SCH_1):SFP@SDHCALDIF.SFP(SCH_1):INS43903@MY_SCH_LIBRARY.JUMP WIRE.NORMAL(CHIPS)':
 '1':;
NODE_NAME	R138 1
 '@SDHCALDIF.TOP(SCH_1):SFP@SDHCALDIF.SFP(SCH_1):INS40285@MY_SCH_LIBRARY.RESISTOR.NORMAL(CHIPS)':
 '1':;
NET_NAME
'SFP_TX+'
 '@SDHCALDIF.TOP(SCH_1):SFP_TX+':
 C_SIGNAL='@sdhcaldif.top(sch_1):\sfp_tx+\';
NODE_NAME	U4 B4
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16841050@MY_SCH_LIBRARY.XC7A100TFGG484H.NORMAL(CHIPS)':
 'MGTPTXP0_216':;
NODE_NAME	U19 18
 '@SDHCALDIF.TOP(SCH_1):SFP@SDHCALDIF.SFP(SCH_1):INS30777@MY_SCH_LIBRARY.74441-0010.NORMAL(CHIPS)':
 'TXD_P':;
NET_NAME
'TRANSMITON2B_B'
 '@SDHCALDIF.TOP(SCH_1):TRANSMITON2B_B':
 C_SIGNAL='@sdhcaldif.top(sch_1):transmiton2b_b';
NODE_NAME	U4 W17
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16840193@MY_SCH_LIBRARY.XC7A100TFGG484C.NORMAL(CHIPS)':
 'IO_L16N_T2_A15_D31_14':;
NODE_NAME	J11 A33
 '@SDHCALDIF.TOP(SCH_1):INTERFACE TO FEB@SDHCALDIF.INTERFACETOFEB(SCH_1):INS16768334@FECV2_0.CONN_1.NORMAL(CHIPS)':
 'A33':;
NET_NAME
'FD15'
 '@SDHCALDIF.TOP(SCH_1):FD15':
 C_SIGNAL='@sdhcaldif.top(sch_1):fd15';
NODE_NAME	U4 H5
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16840895@MY_SCH_LIBRARY.XC7A100TFGG484G.NORMAL(CHIPS)':
 'IO_L10N_T1_AD15N_35':;
NODE_NAME	U21 3
 '@SDHCALDIF.TOP(SCH_1):USB 2.0@SDHCALDIF.USB2.0(SCH_1):INS16777421@SDHCAL_DAQ_2V0.CY7C68013A_0.NORMAL(CHIPS)':
 'PD7/FD15':;
NET_NAME
'SLWR'
 '@SDHCALDIF.TOP(SCH_1):SLWR':
 C_SIGNAL='@sdhcaldif.top(sch_1):slwr';
NODE_NAME	U4 J5
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16840895@MY_SCH_LIBRARY.XC7A100TFGG484G.NORMAL(CHIPS)':
 'IO_L10P_T1_AD15P_35':;
NODE_NAME	U21 9
 '@SDHCALDIF.TOP(SCH_1):USB 2.0@SDHCALDIF.USB2.0(SCH_1):INS16777421@SDHCAL_DAQ_2V0.CY7C68013A_0.NORMAL(CHIPS)':
 'RDY1/*SLWR':;
NET_NAME
'TRANSMITON1B_B'
 '@SDHCALDIF.TOP(SCH_1):TRANSMITON1B_B':
 C_SIGNAL='@sdhcaldif.top(sch_1):transmiton1b_b';
NODE_NAME	U4 AA21
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16840193@MY_SCH_LIBRARY.XC7A100TFGG484C.NORMAL(CHIPS)':
 'IO_L8N_T1_D12_14':;
NODE_NAME	J11 B32
 '@SDHCALDIF.TOP(SCH_1):INTERFACE TO FEB@SDHCALDIF.INTERFACETOFEB(SCH_1):INS16768334@FECV2_0.CONN_1.NORMAL(CHIPS)':
 'B32':;
NET_NAME
'CHIPSATB_B'
 '@SDHCALDIF.TOP(SCH_1):CHIPSATB_B':
 C_SIGNAL='@sdhcaldif.top(sch_1):chipsatb_b';
NODE_NAME	U4 AB21
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16840193@MY_SCH_LIBRARY.XC7A100TFGG484C.NORMAL(CHIPS)':
 'IO_L10P_T1_D14_14':;
NODE_NAME	J11 B34
 '@SDHCALDIF.TOP(SCH_1):INTERFACE TO FEB@SDHCALDIF.INTERFACETOFEB(SCH_1):INS16768334@FECV2_0.CONN_1.NORMAL(CHIPS)':
 'B34':;
NET_NAME
'FD6'
 '@SDHCALDIF.TOP(SCH_1):FD6':
 C_SIGNAL='@sdhcaldif.top(sch_1):fd6';
NODE_NAME	U4 J1
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16840895@MY_SCH_LIBRARY.XC7A100TFGG484G.NORMAL(CHIPS)':
 'IO_L7N_T1_AD6N_35':;
NODE_NAME	U21 31
 '@SDHCALDIF.TOP(SCH_1):USB 2.0@SDHCALDIF.USB2.0(SCH_1):INS16777421@SDHCAL_DAQ_2V0.CY7C68013A_0.NORMAL(CHIPS)':
 'PB6/FD6':;
NET_NAME
'ENDREADOUT1_B'
 '@SDHCALDIF.TOP(SCH_1):ENDREADOUT1_B':
 C_SIGNAL='@sdhcaldif.top(sch_1):endreadout1_b';
NODE_NAME	U4 V17
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16840193@MY_SCH_LIBRARY.XC7A100TFGG484C.NORMAL(CHIPS)':
 'IO_L16P_T2_CSI_B_14':;
NODE_NAME	J12 A7
 '@SDHCALDIF.TOP(SCH_1):INTERFACE TO FEB@SDHCALDIF.INTERFACETOFEB(SCH_1):INS16767808@FECV2_0.CONN_1.NORMAL(CHIPS)':
 'A7':;
NET_NAME
'ENDREADOUT2_B'
 '@SDHCALDIF.TOP(SCH_1):ENDREADOUT2_B':
 C_SIGNAL='@sdhcaldif.top(sch_1):endreadout2_b';
NODE_NAME	U4 AB20
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16840193@MY_SCH_LIBRARY.XC7A100TFGG484C.NORMAL(CHIPS)':
 'IO_L15N_T2_DQS_DOUT_CSO_B_14':;
NODE_NAME	J12 B6
 '@SDHCALDIF.TOP(SCH_1):INTERFACE TO FEB@SDHCALDIF.INTERFACETOFEB(SCH_1):INS16767808@FECV2_0.CONN_1.NORMAL(CHIPS)':
 'B6':;
NET_NAME
'FD3'
 '@SDHCALDIF.TOP(SCH_1):FD3':
 C_SIGNAL='@sdhcaldif.top(sch_1):fd3';
NODE_NAME	U4 M3
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16840895@MY_SCH_LIBRARY.XC7A100TFGG484G.NORMAL(CHIPS)':
 'IO_L16P_T2_35':;
NODE_NAME	U21 28
 '@SDHCALDIF.TOP(SCH_1):USB 2.0@SDHCALDIF.USB2.0(SCH_1):INS16777421@SDHCAL_DAQ_2V0.CY7C68013A_0.NORMAL(CHIPS)':
 'PB3/FD3':;
NET_NAME
'SR_OUT_B'
 '@SDHCALDIF.TOP(SCH_1):SR_OUT_B':
 C_SIGNAL='@sdhcaldif.top(sch_1):sr_out_b';
NODE_NAME	U4 Y18
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16840193@MY_SCH_LIBRARY.XC7A100TFGG484C.NORMAL(CHIPS)':
 'IO_L13P_T2_MRCC_14':;
NODE_NAME	J12 A5
 '@SDHCALDIF.TOP(SCH_1):INTERFACE TO FEB@SDHCALDIF.INTERFACETOFEB(SCH_1):INS16767808@FECV2_0.CONN_1.NORMAL(CHIPS)':
 'A5':;
NET_NAME
'FD13'
 '@SDHCALDIF.TOP(SCH_1):FD13':
 C_SIGNAL='@sdhcaldif.top(sch_1):fd13';
NODE_NAME	U4 G4
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16840895@MY_SCH_LIBRARY.XC7A100TFGG484G.NORMAL(CHIPS)':
 'IO_L12N_T1_MRCC_35':;
NODE_NAME	U21 1
 '@SDHCALDIF.TOP(SCH_1):USB 2.0@SDHCALDIF.USB2.0(SCH_1):INS16777421@SDHCAL_DAQ_2V0.CY7C68013A_0.NORMAL(CHIPS)':
 'PD5/FD13':;
NET_NAME
'SR_IN_C'
 '@SDHCALDIF.TOP(SCH_1):SR_IN_C':
 C_SIGNAL='@sdhcaldif.top(sch_1):sr_in_c';
NODE_NAME	U4 R18
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16840193@MY_SCH_LIBRARY.XC7A100TFGG484C.NORMAL(CHIPS)':
 'IO_L20P_T3_A08_D24_14':;
NODE_NAME	J11 A19
 '@SDHCALDIF.TOP(SCH_1):INTERFACE TO FEB@SDHCALDIF.INTERFACETOFEB(SCH_1):INS16768334@FECV2_0.CONN_1.NORMAL(CHIPS)':
 'A19':;
NET_NAME
'FD7'
 '@SDHCALDIF.TOP(SCH_1):FD7':
 C_SIGNAL='@sdhcaldif.top(sch_1):fd7';
NODE_NAME	U4 J2
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16840895@MY_SCH_LIBRARY.XC7A100TFGG484G.NORMAL(CHIPS)':
 'IO_L9N_T1_DQS_AD7N_35':;
NODE_NAME	U21 32
 '@SDHCALDIF.TOP(SCH_1):USB 2.0@SDHCALDIF.USB2.0(SCH_1):INS16777421@SDHCAL_DAQ_2V0.CY7C68013A_0.NORMAL(CHIPS)':
 'PB7/FD7':;
NET_NAME
'FLAGB'
 '@SDHCALDIF.TOP(SCH_1):FLAGB':
 C_SIGNAL='@sdhcaldif.top(sch_1):flagb';
NODE_NAME	U4 G1
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16840895@MY_SCH_LIBRARY.XC7A100TFGG484G.NORMAL(CHIPS)':
 'IO_L5P_T0_AD13P_35':;
NODE_NAME	U21 37
 '@SDHCALDIF.TOP(SCH_1):USB 2.0@SDHCALDIF.USB2.0(SCH_1):INS16777421@SDHCAL_DAQ_2V0.CY7C68013A_0.NORMAL(CHIPS)':
 'CTL1/*FLAGB':;
NET_NAME
'SR_CK_C'
 '@SDHCALDIF.TOP(SCH_1):SR_CK_C':
 C_SIGNAL='@sdhcaldif.top(sch_1):sr_ck_c';
NODE_NAME	U4 T21
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16840193@MY_SCH_LIBRARY.XC7A100TFGG484C.NORMAL(CHIPS)':
 'IO_L4P_T0_D04_14':;
NODE_NAME	J11 B18
 '@SDHCALDIF.TOP(SCH_1):INTERFACE TO FEB@SDHCALDIF.INTERFACETOFEB(SCH_1):INS16768334@FECV2_0.CONN_1.NORMAL(CHIPS)':
 'B18':;
NET_NAME
'N16850231'
 '@SDHCALDIF.TOP(SCH_1):N16850231':
 C_SIGNAL='@sdhcaldif.top(sch_1):n16850231';
NODE_NAME	U4 P14
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16840193@MY_SCH_LIBRARY.XC7A100TFGG484C.NORMAL(CHIPS)':
 'IO_L19P_T3_A10_D26_14':;
NET_NAME
'SFP_TX-'
 '@SDHCALDIF.TOP(SCH_1):SFP_TX-':
 C_SIGNAL='@sdhcaldif.top(sch_1):\sfp_tx-\';
NODE_NAME	U4 A4
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16841050@MY_SCH_LIBRARY.XC7A100TFGG484H.NORMAL(CHIPS)':
 'MGTPTXN0_216':;
NODE_NAME	U19 19
 '@SDHCALDIF.TOP(SCH_1):SFP@SDHCALDIF.SFP(SCH_1):INS30777@MY_SCH_LIBRARY.74441-0010.NORMAL(CHIPS)':
 'TXD_N':;
NET_NAME
'SR_RSTB_C'
 '@SDHCALDIF.TOP(SCH_1):SR_RSTB_C':
 C_SIGNAL='@sdhcaldif.top(sch_1):sr_rstb_c';
NODE_NAME	U4 R19
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16840193@MY_SCH_LIBRARY.XC7A100TFGG484C.NORMAL(CHIPS)':
 'IO_L5N_T0_D07_14':;
NODE_NAME	J11 A17
 '@SDHCALDIF.TOP(SCH_1):INTERFACE TO FEB@SDHCALDIF.INTERFACETOFEB(SCH_1):INS16768334@FECV2_0.CONN_1.NORMAL(CHIPS)':
 'A17':;
NET_NAME
'FLAGC'
 '@SDHCALDIF.TOP(SCH_1):FLAGC':
 C_SIGNAL='@sdhcaldif.top(sch_1):flagc';
NODE_NAME	U4 G2
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16840895@MY_SCH_LIBRARY.XC7A100TFGG484G.NORMAL(CHIPS)':
 'IO_L8N_T1_AD14N_35':;
NODE_NAME	U21 38
 '@SDHCALDIF.TOP(SCH_1):USB 2.0@SDHCALDIF.USB2.0(SCH_1):INS16777421@SDHCAL_DAQ_2V0.CY7C68013A_0.NORMAL(CHIPS)':
 'CTL2/*FLAGC':;
NET_NAME
'STARTACQ_C'
 '@SDHCALDIF.TOP(SCH_1):STARTACQ_C':
 C_SIGNAL='@sdhcaldif.top(sch_1):startacq_c';
NODE_NAME	U4 E21
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16840578@MY_SCH_LIBRARY.XC7A100TFGG484E.NORMAL(CHIPS)':
 'IO_L23P_T3_16':;
NODE_NAME	J10 A39
 '@SDHCALDIF.TOP(SCH_1):INTERFACE TO FEB@SDHCALDIF.INTERFACETOFEB(SCH_1):INS16768030@FECV2_0.CONN_1.NORMAL(CHIPS)':
 'A39':;
NET_NAME
'REGULARIO_SFP_SDA'
 '@SDHCALDIF.TOP(SCH_1):REGULARIO_SFP_SDA':
 C_SIGNAL='@sdhcaldif.top(sch_1):regulario_sfp_sda';
NODE_NAME	U4 F14
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16840578@MY_SCH_LIBRARY.XC7A100TFGG484E.NORMAL(CHIPS)':
 'IO_L1N_T0_16':;
NODE_NAME	U20 4
 '@SDHCALDIF.TOP(SCH_1):SFP@SDHCALDIF.SFP(SCH_1):INS35792@MY_SCH_LIBRARY.74441-0010.NORMAL(CHIPS)':
 'SDA':;
NODE_NAME	R136 1
 '@SDHCALDIF.TOP(SCH_1):SFP@SDHCALDIF.SFP(SCH_1):INS40879@MY_SCH_LIBRARY.RESISTOR.NORMAL(CHIPS)':
 '1':;
NET_NAME
'STARTREADOUT1_C'
 '@SDHCALDIF.TOP(SCH_1):STARTREADOUT1_C':
 C_SIGNAL='@sdhcaldif.top(sch_1):startreadout1_c';
NODE_NAME	U4 P19
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16840193@MY_SCH_LIBRARY.XC7A100TFGG484C.NORMAL(CHIPS)':
 'IO_L5P_T0_D06_14':;
NODE_NAME	J11 A15
 '@SDHCALDIF.TOP(SCH_1):INTERFACE TO FEB@SDHCALDIF.INTERFACETOFEB(SCH_1):INS16768334@FECV2_0.CONN_1.NORMAL(CHIPS)':
 'A15':;
NET_NAME
'PKTEND'
 '@SDHCALDIF.TOP(SCH_1):PKTEND':
 C_SIGNAL='@sdhcaldif.top(sch_1):pktend';
NODE_NAME	U4 D1
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16840895@MY_SCH_LIBRARY.XC7A100TFGG484G.NORMAL(CHIPS)':
 'IO_L3N_T0_DQS_AD5N_35':;
NODE_NAME	U21 46
 '@SDHCALDIF.TOP(SCH_1):USB 2.0@SDHCALDIF.USB2.0(SCH_1):INS16777421@SDHCAL_DAQ_2V0.CY7C68013A_0.NORMAL(CHIPS)':
 'PA6/*PKTEND':;
NET_NAME
'STARTREADOUT2_C'
 '@SDHCALDIF.TOP(SCH_1):STARTREADOUT2_C':
 C_SIGNAL='@sdhcaldif.top(sch_1):startreadout2_c';
NODE_NAME	U4 G21
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16840578@MY_SCH_LIBRARY.XC7A100TFGG484E.NORMAL(CHIPS)':
 'IO_L24P_T3_16':;
NODE_NAME	J11 B16
 '@SDHCALDIF.TOP(SCH_1):INTERFACE TO FEB@SDHCALDIF.INTERFACETOFEB(SCH_1):INS16768334@FECV2_0.CONN_1.NORMAL(CHIPS)':
 'B16':;
NET_NAME
'N16850307'
 '@SDHCALDIF.TOP(SCH_1):N16850307':
 C_SIGNAL='@sdhcaldif.top(sch_1):n16850307';
NODE_NAME	U4 N13
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16840193@MY_SCH_LIBRARY.XC7A100TFGG484C.NORMAL(CHIPS)':
 'IO_L23P_T3_A03_D19_14':;
NET_NAME
'FD0'
 '@SDHCALDIF.TOP(SCH_1):FD0':
 C_SIGNAL='@sdhcaldif.top(sch_1):fd0';
NODE_NAME	U4 L5
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16840895@MY_SCH_LIBRARY.XC7A100TFGG484G.NORMAL(CHIPS)':
 'IO_L18P_T2_35':;
NODE_NAME	U21 25
 '@SDHCALDIF.TOP(SCH_1):USB 2.0@SDHCALDIF.USB2.0(SCH_1):INS16777421@SDHCAL_DAQ_2V0.CY7C68013A_0.NORMAL(CHIPS)':
 'PB0/FD0':;
NET_NAME
'TRIGEXT_C'
 '@SDHCALDIF.TOP(SCH_1):TRIGEXT_C':
 C_SIGNAL='@sdhcaldif.top(sch_1):trigext_c';
NODE_NAME	U4 D22
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16840578@MY_SCH_LIBRARY.XC7A100TFGG484E.NORMAL(CHIPS)':
 'IO_L22N_T3_16':;
NODE_NAME	J10 B38
 '@SDHCALDIF.TOP(SCH_1):INTERFACE TO FEB@SDHCALDIF.INTERFACETOFEB(SCH_1):INS16768030@FECV2_0.CONN_1.NORMAL(CHIPS)':
 'B38':;
NET_NAME
'N1677369420'
 '@SDHCALDIF.TOP(SCH_1):N1677369420':
 C_SIGNAL='@sdhcaldif.top(sch_1):n1677369420';
NODE_NAME	U13 22
 '@SDHCALDIF.TOP(SCH_1):INTERFACE TO FEB@SDHCALDIF.INTERFACETOFEB(SCH_1):INS16773632@MY_SCH_LIBRARY.AD9220.NORMAL(CHIPS)':
 'CML':;
NODE_NAME	C126 1
 '@SDHCALDIF.TOP(SCH_1):INTERFACE TO FEB@SDHCALDIF.INTERFACETOFEB(SCH_1):INS16773888@MY_SCH_LIBRARY.CAPACITOR NP.NORMAL(CHIPS)':
 '1':;
NET_NAME
'N16850313'
 '@SDHCALDIF.TOP(SCH_1):N16850313':
 C_SIGNAL='@sdhcaldif.top(sch_1):n16850313';
NODE_NAME	U4 R17
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16840193@MY_SCH_LIBRARY.XC7A100TFGG484C.NORMAL(CHIPS)':
 'IO_L24N_T3_A00_D16_14':;
NET_NAME
'FD4'
 '@SDHCALDIF.TOP(SCH_1):FD4':
 C_SIGNAL='@sdhcaldif.top(sch_1):fd4';
NODE_NAME	U4 K1
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16840895@MY_SCH_LIBRARY.XC7A100TFGG484G.NORMAL(CHIPS)':
 'IO_L7P_T1_AD6P_35':;
NODE_NAME	U21 29
 '@SDHCALDIF.TOP(SCH_1):USB 2.0@SDHCALDIF.USB2.0(SCH_1):INS16777421@SDHCAL_DAQ_2V0.CY7C68013A_0.NORMAL(CHIPS)':
 'PB4/FD4':;
NET_NAME
'DOUT1B_C'
 '@SDHCALDIF.TOP(SCH_1):DOUT1B_C':
 C_SIGNAL='@sdhcaldif.top(sch_1):dout1b_c';
NODE_NAME	U4 E22
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16840578@MY_SCH_LIBRARY.XC7A100TFGG484E.NORMAL(CHIPS)':
 'IO_L22P_T3_16':;
NODE_NAME	J10 B40
 '@SDHCALDIF.TOP(SCH_1):INTERFACE TO FEB@SDHCALDIF.INTERFACETOFEB(SCH_1):INS16768030@FECV2_0.CONN_1.NORMAL(CHIPS)':
 'B40':;
NET_NAME
'N16850305'
 '@SDHCALDIF.TOP(SCH_1):N16850305':
 C_SIGNAL='@sdhcaldif.top(sch_1):n16850305';
NODE_NAME	U4 R16
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16840193@MY_SCH_LIBRARY.XC7A100TFGG484C.NORMAL(CHIPS)':
 'IO_L22N_T3_A04_D20_14':;
NET_NAME
'FD12'
 '@SDHCALDIF.TOP(SCH_1):FD12':
 C_SIGNAL='@sdhcaldif.top(sch_1):fd12';
NODE_NAME	U4 A1
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16840895@MY_SCH_LIBRARY.XC7A100TFGG484G.NORMAL(CHIPS)':
 'IO_L1N_T0_AD4N_35':;
NODE_NAME	U21 56
 '@SDHCALDIF.TOP(SCH_1):USB 2.0@SDHCALDIF.USB2.0(SCH_1):INS16777421@SDHCAL_DAQ_2V0.CY7C68013A_0.NORMAL(CHIPS)':
 'PD4/FD12':;
NET_NAME
'DOUT2B_C'
 '@SDHCALDIF.TOP(SCH_1):DOUT2B_C':
 C_SIGNAL='@sdhcaldif.top(sch_1):dout2b_c';
NODE_NAME	U4 N17
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16840193@MY_SCH_LIBRARY.XC7A100TFGG484C.NORMAL(CHIPS)':
 'IO_L21P_T3_DQS_14':;
NODE_NAME	J11 A11
 '@SDHCALDIF.TOP(SCH_1):INTERFACE TO FEB@SDHCALDIF.INTERFACETOFEB(SCH_1):INS16768334@FECV2_0.CONN_1.NORMAL(CHIPS)':
 'A11':;
NET_NAME
'N16850309'
 '@SDHCALDIF.TOP(SCH_1):N16850309':
 C_SIGNAL='@sdhcaldif.top(sch_1):n16850309';
NODE_NAME	U4 N14
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16840193@MY_SCH_LIBRARY.XC7A100TFGG484C.NORMAL(CHIPS)':
 'IO_L23N_T3_A02_D18_14':;
NET_NAME
'TRANSMITON1B_C'
 '@SDHCALDIF.TOP(SCH_1):TRANSMITON1B_C':
 C_SIGNAL='@sdhcaldif.top(sch_1):transmiton1b_c';
NODE_NAME	U4 F21
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16840578@MY_SCH_LIBRARY.XC7A100TFGG484E.NORMAL(CHIPS)':
 'IO_25_16':;
NODE_NAME	J11 B12
 '@SDHCALDIF.TOP(SCH_1):INTERFACE TO FEB@SDHCALDIF.INTERFACETOFEB(SCH_1):INS16768334@FECV2_0.CONN_1.NORMAL(CHIPS)':
 'B12':;
NET_NAME
'N16773382'
 '@SDHCALDIF.TOP(SCH_1):N16773382':
 C_SIGNAL='@sdhcaldif.top(sch_1):n16773382';
NODE_NAME	C125 1
 '@SDHCALDIF.TOP(SCH_1):INTERFACE TO FEB@SDHCALDIF.INTERFACETOFEB(SCH_1):INS16773348@MY_SCH_LIBRARY.CAPACITOR NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C123 1
 '@SDHCALDIF.TOP(SCH_1):INTERFACE TO FEB@SDHCALDIF.INTERFACETOFEB(SCH_1):INS16773364@MY_SCH_LIBRARY.CAPACITOR POL.NORMAL(CHIPS)':
 '1':;
NODE_NAME	R70 1
 '@SDHCALDIF.TOP(SCH_1):INTERFACE TO FEB@SDHCALDIF.INTERFACETOFEB(SCH_1):INS16773404@BGO_FEE_DAQ.RESISTOR.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C124 1
 '@SDHCALDIF.TOP(SCH_1):INTERFACE TO FEB@SDHCALDIF.INTERFACETOFEB(SCH_1):INS16773440@MY_SCH_LIBRARY.CAPACITOR NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	U13 18
 '@SDHCALDIF.TOP(SCH_1):INTERFACE TO FEB@SDHCALDIF.INTERFACETOFEB(SCH_1):INS16773632@MY_SCH_LIBRARY.AD9220.NORMAL(CHIPS)':
 'VREF':;
NET_NAME
'N16850303'
 '@SDHCALDIF.TOP(SCH_1):N16850303':
 C_SIGNAL='@sdhcaldif.top(sch_1):n16850303';
NODE_NAME	U4 P15
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16840193@MY_SCH_LIBRARY.XC7A100TFGG484C.NORMAL(CHIPS)':
 'IO_L22P_T3_A05_D21_14':;
NET_NAME
'TRANSMITON2B_C'
 '@SDHCALDIF.TOP(SCH_1):TRANSMITON2B_C':
 C_SIGNAL='@sdhcaldif.top(sch_1):transmiton2b_c';
NODE_NAME	U4 P20
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16840193@MY_SCH_LIBRARY.XC7A100TFGG484C.NORMAL(CHIPS)':
 'IO_0_14':;
NODE_NAME	J11 A13
 '@SDHCALDIF.TOP(SCH_1):INTERFACE TO FEB@SDHCALDIF.INTERFACETOFEB(SCH_1):INS16768334@FECV2_0.CONN_1.NORMAL(CHIPS)':
 'A13':;
NET_NAME
'N16850297'
 '@SDHCALDIF.TOP(SCH_1):N16850297':
 C_SIGNAL='@sdhcaldif.top(sch_1):n16850297';
NODE_NAME	U4 T18
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16840193@MY_SCH_LIBRARY.XC7A100TFGG484C.NORMAL(CHIPS)':
 'IO_L20N_T3_A07_D23_14':;
NET_NAME
'CHIPSATB_C'
 '@SDHCALDIF.TOP(SCH_1):CHIPSATB_C':
 C_SIGNAL='@sdhcaldif.top(sch_1):chipsatb_c';
NODE_NAME	U4 G22
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16840578@MY_SCH_LIBRARY.XC7A100TFGG484E.NORMAL(CHIPS)':
 'IO_L24N_T3_16':;
NODE_NAME	J11 B14
 '@SDHCALDIF.TOP(SCH_1):INTERFACE TO FEB@SDHCALDIF.INTERFACETOFEB(SCH_1):INS16768334@FECV2_0.CONN_1.NORMAL(CHIPS)':
 'B14':;
NET_NAME
'OUT_T&H'
 '@SDHCALDIF.TOP(SCH_1):OUT_T&H':
 C_SIGNAL='@sdhcaldif.top(sch_1):\out_t&h\';
NODE_NAME	U13 23
 '@SDHCALDIF.TOP(SCH_1):INTERFACE TO FEB@SDHCALDIF.INTERFACETOFEB(SCH_1):INS16773632@MY_SCH_LIBRARY.AD9220.NORMAL(CHIPS)':
 'VINA':;
NODE_NAME	J12 A23
 '@SDHCALDIF.TOP(SCH_1):INTERFACE TO FEB@SDHCALDIF.INTERFACETOFEB(SCH_1):INS16767808@FECV2_0.CONN_1.NORMAL(CHIPS)':
 'A23':;
NET_NAME
'ELINKDATAOUT'
 '@SDHCALDIF.TOP(SCH_1):ELINKDATAOUT':
 C_SIGNAL='@sdhcaldif.top(sch_1):elinkdataout';
NODE_NAME	U4 Y2
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16840729@MY_SCH_LIBRARY.XC7A100TFGG484F.NORMAL(CHIPS)':
 'IO_L4N_T0_34':;
NODE_NAME	U12 11
 '@SDHCALDIF.TOP(SCH_1):INTERFACE TO DAQ@SDHCALDIF.INTERFACETODAQ(SCH_1):INS215893@MY_SCH_LIBRARY.DS90LV049.NORMAL(CHIPS)':
 'DIN2':;
NET_NAME
'ENDREADOUT1_C'
 '@SDHCALDIF.TOP(SCH_1):ENDREADOUT1_C':
 C_SIGNAL='@sdhcaldif.top(sch_1):endreadout1_c';
NODE_NAME	U4 W21
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16840193@MY_SCH_LIBRARY.XC7A100TFGG484C.NORMAL(CHIPS)':
 'IO_L7P_T1_D09_14':;
NODE_NAME	J11 B22
 '@SDHCALDIF.TOP(SCH_1):INTERFACE TO FEB@SDHCALDIF.INTERFACETOFEB(SCH_1):INS16768334@FECV2_0.CONN_1.NORMAL(CHIPS)':
 'B22':;
NET_NAME
'N16850311'
 '@SDHCALDIF.TOP(SCH_1):N16850311':
 C_SIGNAL='@sdhcaldif.top(sch_1):n16850311';
NODE_NAME	U4 P16
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16840193@MY_SCH_LIBRARY.XC7A100TFGG484C.NORMAL(CHIPS)':
 'IO_L24P_T3_A01_D17_14':;
NET_NAME
'ELINKCLKIN'
 '@SDHCALDIF.TOP(SCH_1):ELINKCLKIN':
 C_SIGNAL='@sdhcaldif.top(sch_1):elinkclkin';
NODE_NAME	U4 V4
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16840729@MY_SCH_LIBRARY.XC7A100TFGG484F.NORMAL(CHIPS)':
 'IO_L12P_T1_MRCC_34':;
NODE_NAME	U12 15
 '@SDHCALDIF.TOP(SCH_1):INTERFACE TO DAQ@SDHCALDIF.INTERFACETODAQ(SCH_1):INS215893@MY_SCH_LIBRARY.DS90LV049.NORMAL(CHIPS)':
 'ROUT1':;
NET_NAME
'ENDREADOUT2_C'
 '@SDHCALDIF.TOP(SCH_1):ENDREADOUT2_C':
 C_SIGNAL='@sdhcaldif.top(sch_1):endreadout2_c';
NODE_NAME	U4 T20
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16840193@MY_SCH_LIBRARY.XC7A100TFGG484C.NORMAL(CHIPS)':
 'IO_L6N_T0_D08_VREF_14':;
NODE_NAME	J11 A21
 '@SDHCALDIF.TOP(SCH_1):INTERFACE TO FEB@SDHCALDIF.INTERFACETOFEB(SCH_1):INS16768334@FECV2_0.CONN_1.NORMAL(CHIPS)':
 'A21':;
NET_NAME
'N16773802'
 '@SDHCALDIF.TOP(SCH_1):N16773802':
 C_SIGNAL='@sdhcaldif.top(sch_1):n16773802';
NODE_NAME	C121 1
 '@SDHCALDIF.TOP(SCH_1):INTERFACE TO FEB@SDHCALDIF.INTERFACETOFEB(SCH_1):INS16773784@MY_SCH_LIBRARY.CAPACITOR NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C120 1
 '@SDHCALDIF.TOP(SCH_1):INTERFACE TO FEB@SDHCALDIF.INTERFACETOFEB(SCH_1):INS16773808@MY_SCH_LIBRARY.CAPACITOR POL.NORMAL(CHIPS)':
 '1':;
NODE_NAME	U13 21
 '@SDHCALDIF.TOP(SCH_1):INTERFACE TO FEB@SDHCALDIF.INTERFACETOFEB(SCH_1):INS16773632@MY_SCH_LIBRARY.AD9220.NORMAL(CHIPS)':
 'CAPT':;
NODE_NAME	C119 2
 '@SDHCALDIF.TOP(SCH_1):INTERFACE TO FEB@SDHCALDIF.INTERFACETOFEB(SCH_1):INS16773836@MY_SCH_LIBRARY.CAPACITOR NP.NORMAL(CHIPS)':
 '2':;
NET_NAME
'ELINKDATAIN'
 '@SDHCALDIF.TOP(SCH_1):ELINKDATAIN':
 C_SIGNAL='@sdhcaldif.top(sch_1):elinkdatain';
NODE_NAME	U4 Y1
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16840729@MY_SCH_LIBRARY.XC7A100TFGG484F.NORMAL(CHIPS)':
 'IO_L5N_T0_34':;
NODE_NAME	U12 14
 '@SDHCALDIF.TOP(SCH_1):INTERFACE TO DAQ@SDHCALDIF.INTERFACETODAQ(SCH_1):INS215893@MY_SCH_LIBRARY.DS90LV049.NORMAL(CHIPS)':
 'ROUT2':;
NET_NAME
'SR_OUT_C'
 '@SDHCALDIF.TOP(SCH_1):SR_OUT_C':
 C_SIGNAL='@sdhcaldif.top(sch_1):sr_out_c';
NODE_NAME	U4 U21
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16840193@MY_SCH_LIBRARY.XC7A100TFGG484C.NORMAL(CHIPS)':
 'IO_L4N_T0_D05_14':;
NODE_NAME	J11 B20
 '@SDHCALDIF.TOP(SCH_1):INTERFACE TO FEB@SDHCALDIF.INTERFACETOFEB(SCH_1):INS16768334@FECV2_0.CONN_1.NORMAL(CHIPS)':
 'B20':;
NET_NAME
'RESET_B'
 '@SDHCALDIF.TOP(SCH_1):RESET_B':
 C_SIGNAL='@sdhcaldif.top(sch_1):reset_b';
NODE_NAME	U4 U18
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16840193@MY_SCH_LIBRARY.XC7A100TFGG484C.NORMAL(CHIPS)':
 'IO_L18N_T2_A11_D27_14':;
NODE_NAME	J11 A23
 '@SDHCALDIF.TOP(SCH_1):INTERFACE TO FEB@SDHCALDIF.INTERFACETOFEB(SCH_1):INS16768334@FECV2_0.CONN_1.NORMAL(CHIPS)':
 'A23':;
NET_NAME
'N57077'
 '@SDHCALDIF.TOP(SCH_1):N57077':
 C_SIGNAL='@sdhcaldif.top(sch_1):n57077';
NODE_NAME	C220 2
 '@SDHCALDIF.TOP(SCH_1):SFP@SDHCALDIF.SFP(SCH_1):INS62709@COMPONENT.C NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	U25 3
 '@SDHCALDIF.TOP(SCH_1):SFP@SDHCALDIF.SFP(SCH_1):INS57801@DEVICE.ADN2815.NORMAL(CHIPS)':
 'VREF':;
NET_NAME
'N16850315'
 '@SDHCALDIF.TOP(SCH_1):N16850315':
 C_SIGNAL='@sdhcaldif.top(sch_1):n16850315';
NODE_NAME	U4 N15
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16840193@MY_SCH_LIBRARY.XC7A100TFGG484C.NORMAL(CHIPS)':
 'IO_25_14':;
NET_NAME
'RST_COUNTERB'
 '@SDHCALDIF.TOP(SCH_1):RST_COUNTERB':
 C_SIGNAL='@sdhcaldif.top(sch_1):rst_counterb';
NODE_NAME	U4 U20
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16840193@MY_SCH_LIBRARY.XC7A100TFGG484C.NORMAL(CHIPS)':
 'IO_L11P_T1_SRCC_14':;
NODE_NAME	J11 A24
 '@SDHCALDIF.TOP(SCH_1):INTERFACE TO FEB@SDHCALDIF.INTERFACETOFEB(SCH_1):INS16768334@FECV2_0.CONN_1.NORMAL(CHIPS)':
 'A24':;
NET_NAME
'N16773478'
 '@SDHCALDIF.TOP(SCH_1):N16773478':
 C_SIGNAL='@sdhcaldif.top(sch_1):n16773478';
NODE_NAME	U13 17
 '@SDHCALDIF.TOP(SCH_1):INTERFACE TO FEB@SDHCALDIF.INTERFACETOFEB(SCH_1):INS16773632@MY_SCH_LIBRARY.AD9220.NORMAL(CHIPS)':
 'SENSE':;
NODE_NAME	C124 2
 '@SDHCALDIF.TOP(SCH_1):INTERFACE TO FEB@SDHCALDIF.INTERFACETOFEB(SCH_1):INS16773440@MY_SCH_LIBRARY.CAPACITOR NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	R71 1
 '@SDHCALDIF.TOP(SCH_1):INTERFACE TO FEB@SDHCALDIF.INTERFACETOFEB(SCH_1):INS16773420@BGO_FEE_DAQ.RESISTOR.NORMAL(CHIPS)':
 '1':;
NODE_NAME	R70 2
 '@SDHCALDIF.TOP(SCH_1):INTERFACE TO FEB@SDHCALDIF.INTERFACETOFEB(SCH_1):INS16773404@BGO_FEE_DAQ.RESISTOR.NORMAL(CHIPS)':
 '2':;
NET_NAME
'N16850301'
 '@SDHCALDIF.TOP(SCH_1):N16850301':
 C_SIGNAL='@sdhcaldif.top(sch_1):n16850301';
NODE_NAME	U4 P17
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16840193@MY_SCH_LIBRARY.XC7A100TFGG484C.NORMAL(CHIPS)':
 'IO_L21N_T3_DQS_A06_D22_14':;
NET_NAME
'SELECT'
 '@SDHCALDIF.TOP(SCH_1):SELECT':
 C_SIGNAL='@sdhcaldif.top(sch_1):\select\';
NODE_NAME	U4 W22
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16840193@MY_SCH_LIBRARY.XC7A100TFGG484C.NORMAL(CHIPS)':
 'IO_L7N_T1_D10_14':;
NODE_NAME	J11 B25
 '@SDHCALDIF.TOP(SCH_1):INTERFACE TO FEB@SDHCALDIF.INTERFACETOFEB(SCH_1):INS16768334@FECV2_0.CONN_1.NORMAL(CHIPS)':
 'B25':;
NODE_NAME	R74 2
 '@SDHCALDIF.TOP(SCH_1):INTERFACE TO FEB@SDHCALDIF.INTERFACETOFEB(SCH_1):INS16798507@MY_SCH_LIBRARY.RESISTOR.NORMAL(CHIPS)':
 '2':;
NET_NAME
'HOLD'
 '@SDHCALDIF.TOP(SCH_1):HOLD':
 C_SIGNAL='@sdhcaldif.top(sch_1):hold';
NODE_NAME	U4 Y21
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16840193@MY_SCH_LIBRARY.XC7A100TFGG484C.NORMAL(CHIPS)':
 'IO_L9P_T1_DQS_14':;
NODE_NAME	J11 B26
 '@SDHCALDIF.TOP(SCH_1):INTERFACE TO FEB@SDHCALDIF.INTERFACETOFEB(SCH_1):INS16768334@FECV2_0.CONN_1.NORMAL(CHIPS)':
 'B26':;
NET_NAME
'N57181'
 '@SDHCALDIF.TOP(SCH_1):N57181':
 C_SIGNAL='@sdhcaldif.top(sch_1):n57181';
NODE_NAME	C213 2
 '@SDHCALDIF.TOP(SCH_1):SFP@SDHCALDIF.SFP(SCH_1):INS60991@COMPONENT.C NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	U25 15
 '@SDHCALDIF.TOP(SCH_1):SFP@SDHCALDIF.SFP(SCH_1):INS57801@DEVICE.ADN2815.NORMAL(CHIPS)':
 'CF1':;
NET_NAME
'PWR_ON_DAC'
 '@SDHCALDIF.TOP(SCH_1):PWR_ON_DAC':
 C_SIGNAL='@sdhcaldif.top(sch_1):pwr_on_dac';
NODE_NAME	U4 B21
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16840578@MY_SCH_LIBRARY.XC7A100TFGG484E.NORMAL(CHIPS)':
 'IO_L21P_T3_DQS_16':;
NODE_NAME	J10 B34
 '@SDHCALDIF.TOP(SCH_1):INTERFACE TO FEB@SDHCALDIF.INTERFACETOFEB(SCH_1):INS16768030@FECV2_0.CONN_1.NORMAL(CHIPS)':
 'B34':;
NET_NAME
'N16773542'
 '@SDHCALDIF.TOP(SCH_1):N16773542':
 C_SIGNAL='@sdhcaldif.top(sch_1):n16773542';
NODE_NAME	R69 1
 '@SDHCALDIF.TOP(SCH_1):INTERFACE TO FEB@SDHCALDIF.INTERFACETOFEB(SCH_1):INS16773508@BGO_FEE_DAQ.RESISTOR.NORMAL(CHIPS)':
 '1':;
NODE_NAME	R68 2
 '@SDHCALDIF.TOP(SCH_1):INTERFACE TO FEB@SDHCALDIF.INTERFACETOFEB(SCH_1):INS16773492@BGO_FEE_DAQ.RESISTOR.NORMAL(CHIPS)':
 '2':;
NODE_NAME	U13 24
 '@SDHCALDIF.TOP(SCH_1):INTERFACE TO FEB@SDHCALDIF.INTERFACETOFEB(SCH_1):INS16773632@MY_SCH_LIBRARY.AD9220.NORMAL(CHIPS)':
 'VINB':;
NODE_NAME	C118 1
 '@SDHCALDIF.TOP(SCH_1):INTERFACE TO FEB@SDHCALDIF.INTERFACETOFEB(SCH_1):INS16773524@MY_SCH_LIBRARY.CAPACITOR NP.NORMAL(CHIPS)':
 '1':;
NET_NAME
'N16850591'
 '@SDHCALDIF.TOP(SCH_1):N16850591':
 C_SIGNAL='@sdhcaldif.top(sch_1):n16850591';
NODE_NAME	U4 U7
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16840729@MY_SCH_LIBRARY.XC7A100TFGG484F.NORMAL(CHIPS)':
 'IO_25_34':;
NET_NAME
'PWR_ON_ADC'
 '@SDHCALDIF.TOP(SCH_1):PWR_ON_ADC':
 C_SIGNAL='@sdhcaldif.top(sch_1):pwr_on_adc';
NODE_NAME	U4 B22
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16840578@MY_SCH_LIBRARY.XC7A100TFGG484E.NORMAL(CHIPS)':
 'IO_L20N_T3_16':;
NODE_NAME	J10 A35
 '@SDHCALDIF.TOP(SCH_1):INTERFACE TO FEB@SDHCALDIF.INTERFACETOFEB(SCH_1):INS16768030@FECV2_0.CONN_1.NORMAL(CHIPS)':
 'A35':;
NET_NAME
'N16773806'
 '@SDHCALDIF.TOP(SCH_1):N16773806':
 C_SIGNAL='@sdhcaldif.top(sch_1):n16773806';
NODE_NAME	C121 2
 '@SDHCALDIF.TOP(SCH_1):INTERFACE TO FEB@SDHCALDIF.INTERFACETOFEB(SCH_1):INS16773784@MY_SCH_LIBRARY.CAPACITOR NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C120 2
 '@SDHCALDIF.TOP(SCH_1):INTERFACE TO FEB@SDHCALDIF.INTERFACETOFEB(SCH_1):INS16773808@MY_SCH_LIBRARY.CAPACITOR POL.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C122 2
 '@SDHCALDIF.TOP(SCH_1):INTERFACE TO FEB@SDHCALDIF.INTERFACETOFEB(SCH_1):INS16773856@MY_SCH_LIBRARY.CAPACITOR NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	U13 20
 '@SDHCALDIF.TOP(SCH_1):INTERFACE TO FEB@SDHCALDIF.INTERFACETOFEB(SCH_1):INS16773632@MY_SCH_LIBRARY.AD9220.NORMAL(CHIPS)':
 'CAPB':;
NET_NAME
'N16850519'
 '@SDHCALDIF.TOP(SCH_1):N16850519':
 C_SIGNAL='@sdhcaldif.top(sch_1):n16850519';
NODE_NAME	U4 AA1
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16840729@MY_SCH_LIBRARY.XC7A100TFGG484F.NORMAL(CHIPS)':
 'IO_L7P_T1_34':;
NET_NAME
'PWR_ON_A'
 '@SDHCALDIF.TOP(SCH_1):PWR_ON_A':
 C_SIGNAL='@sdhcaldif.top(sch_1):pwr_on_a';
NODE_NAME	U4 C22
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16840578@MY_SCH_LIBRARY.XC7A100TFGG484E.NORMAL(CHIPS)':
 'IO_L20P_T3_16':;
NODE_NAME	J10 B36
 '@SDHCALDIF.TOP(SCH_1):INTERFACE TO FEB@SDHCALDIF.INTERFACETOFEB(SCH_1):INS16768030@FECV2_0.CONN_1.NORMAL(CHIPS)':
 'B36':;
NET_NAME
'N57193'
 '@SDHCALDIF.TOP(SCH_1):N57193':
 C_SIGNAL='@sdhcaldif.top(sch_1):n57193';
NODE_NAME	C213 1
 '@SDHCALDIF.TOP(SCH_1):SFP@SDHCALDIF.SFP(SCH_1):INS60991@COMPONENT.C NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	U25 14
 '@SDHCALDIF.TOP(SCH_1):SFP@SDHCALDIF.SFP(SCH_1):INS57801@DEVICE.ADN2815.NORMAL(CHIPS)':
 'CF2':;
NET_NAME
'PWR_ON_D'
 '@SDHCALDIF.TOP(SCH_1):PWR_ON_D':
 C_SIGNAL='@sdhcaldif.top(sch_1):pwr_on_d';
NODE_NAME	U4 D21
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16840578@MY_SCH_LIBRARY.XC7A100TFGG484E.NORMAL(CHIPS)':
 'IO_L23N_T3_16':;
NODE_NAME	J10 A37
 '@SDHCALDIF.TOP(SCH_1):INTERFACE TO FEB@SDHCALDIF.INTERFACETOFEB(SCH_1):INS16768030@FECV2_0.CONN_1.NORMAL(CHIPS)':
 'A37':;
NET_NAME
'SPARE_LVDS_N'
 '@SDHCALDIF.TOP(SCH_1):SPARE_LVDS_N':
 C_SIGNAL='@sdhcaldif.top(sch_1):spare_lvds_n';
NODE_NAME	U4 M22
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16840428@MY_SCH_LIBRARY.XC7A100TFGG484D.NORMAL(CHIPS)':
 'IO_L15N_T2_DQS_ADV_B_15':;
NODE_NAME	J11 B10
 '@SDHCALDIF.TOP(SCH_1):INTERFACE TO FEB@SDHCALDIF.INTERFACETOFEB(SCH_1):INS16768334@FECV2_0.CONN_1.NORMAL(CHIPS)':
 'B10':;
NET_NAME
'SPARE_LVDS_P'
 '@SDHCALDIF.TOP(SCH_1):SPARE_LVDS_P':
 C_SIGNAL='@sdhcaldif.top(sch_1):spare_lvds_p';
NODE_NAME	U4 N22
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16840428@MY_SCH_LIBRARY.XC7A100TFGG484D.NORMAL(CHIPS)':
 'IO_L15P_T2_DQS_15':;
NODE_NAME	J11 B9
 '@SDHCALDIF.TOP(SCH_1):INTERFACE TO FEB@SDHCALDIF.INTERFACETOFEB(SCH_1):INS16768334@FECV2_0.CONN_1.NORMAL(CHIPS)':
 'B9':;
NET_NAME
'VAL_EVTN'
 '@SDHCALDIF.TOP(SCH_1):VAL_EVTN':
 C_SIGNAL='@sdhcaldif.top(sch_1):val_evtn';
NODE_NAME	U4 G20
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16840428@MY_SCH_LIBRARY.XC7A100TFGG484D.NORMAL(CHIPS)':
 'IO_L8N_T1_AD10N_15':;
NODE_NAME	J11 B2
 '@SDHCALDIF.TOP(SCH_1):INTERFACE TO FEB@SDHCALDIF.INTERFACETOFEB(SCH_1):INS16768334@FECV2_0.CONN_1.NORMAL(CHIPS)':
 'B2':;
NET_NAME
'VAL_EVTP'
 '@SDHCALDIF.TOP(SCH_1):VAL_EVTP':
 C_SIGNAL='@sdhcaldif.top(sch_1):val_evtp';
NODE_NAME	U4 H20
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16840428@MY_SCH_LIBRARY.XC7A100TFGG484D.NORMAL(CHIPS)':
 'IO_L8P_T1_AD10P_15':;
NODE_NAME	J11 B1
 '@SDHCALDIF.TOP(SCH_1):INTERFACE TO FEB@SDHCALDIF.INTERFACETOFEB(SCH_1):INS16768334@FECV2_0.CONN_1.NORMAL(CHIPS)':
 'B1':;
NET_NAME
'N16850503'
 '@SDHCALDIF.TOP(SCH_1):N16850503':
 C_SIGNAL='@sdhcaldif.top(sch_1):n16850503';
NODE_NAME	U4 R3
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16840729@MY_SCH_LIBRARY.XC7A100TFGG484F.NORMAL(CHIPS)':
 'IO_L3P_T0_DQS_34':;
NET_NAME
'RAZ_CHNN'
 '@SDHCALDIF.TOP(SCH_1):RAZ_CHNN':
 C_SIGNAL='@sdhcaldif.top(sch_1):raz_chnn';
NODE_NAME	U4 H22
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16840428@MY_SCH_LIBRARY.XC7A100TFGG484D.NORMAL(CHIPS)':
 'IO_L7N_T1_AD2N_15':;
NODE_NAME	J11 A4
 '@SDHCALDIF.TOP(SCH_1):INTERFACE TO FEB@SDHCALDIF.INTERFACETOFEB(SCH_1):INS16768334@FECV2_0.CONN_1.NORMAL(CHIPS)':
 'A4':;
NET_NAME
'2.5V_REF'
 '@SDHCALDIF.TOP(SCH_1):2.5V_REF':
 C_SIGNAL='@sdhcaldif.top(sch_1):\2.5v_ref\';
NODE_NAME	R68 1
 '@SDHCALDIF.TOP(SCH_1):INTERFACE TO FEB@SDHCALDIF.INTERFACETOFEB(SCH_1):INS16773492@BGO_FEE_DAQ.RESISTOR.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C127 1
 '@SDHCALDIF.TOP(SCH_1):INTERFACE TO FEB@SDHCALDIF.INTERFACETOFEB(SCH_1):INS16793281@MY_SCH_LIBRARY.CAPACITOR NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	U14 2
 '@SDHCALDIF.TOP(SCH_1):INTERFACE TO FEB@SDHCALDIF.INTERFACETOFEB(SCH_1):INS16793258@MY_SCH_LIBRARY.REF3025.NORMAL(CHIPS)':
 'OUT':;
NET_NAME
'RAZ_CHNP'
 '@SDHCALDIF.TOP(SCH_1):RAZ_CHNP':
 C_SIGNAL='@sdhcaldif.top(sch_1):raz_chnp';
NODE_NAME	U4 J22
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16840428@MY_SCH_LIBRARY.XC7A100TFGG484D.NORMAL(CHIPS)':
 'IO_L7P_T1_AD2P_15':;
NODE_NAME	J11 A3
 '@SDHCALDIF.TOP(SCH_1):INTERFACE TO FEB@SDHCALDIF.INTERFACETOFEB(SCH_1):INS16768334@FECV2_0.CONN_1.NORMAL(CHIPS)':
 'A3':;
NET_NAME
'N16850577'
 '@SDHCALDIF.TOP(SCH_1):N16850577':
 C_SIGNAL='@sdhcaldif.top(sch_1):n16850577';
NODE_NAME	U4 V8
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16840729@MY_SCH_LIBRARY.XC7A100TFGG484F.NORMAL(CHIPS)':
 'IO_L21N_T3_DQS_34':;
NET_NAME
'CK_40N'
 '@SDHCALDIF.TOP(SCH_1):CK_40N':
 C_SIGNAL='@sdhcaldif.top(sch_1):ck_40n';
NODE_NAME	U4 M20
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16840428@MY_SCH_LIBRARY.XC7A100TFGG484D.NORMAL(CHIPS)':
 'IO_L18N_T2_A23_15':;
NODE_NAME	J11 A8
 '@SDHCALDIF.TOP(SCH_1):INTERFACE TO FEB@SDHCALDIF.INTERFACETOFEB(SCH_1):INS16768334@FECV2_0.CONN_1.NORMAL(CHIPS)':
 'A8':;
NET_NAME
'CK_40P'
 '@SDHCALDIF.TOP(SCH_1):CK_40P':
 C_SIGNAL='@sdhcaldif.top(sch_1):ck_40p';
NODE_NAME	U4 N20
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16840428@MY_SCH_LIBRARY.XC7A100TFGG484D.NORMAL(CHIPS)':
 'IO_L18P_T2_A24_15':;
NODE_NAME	J11 A7
 '@SDHCALDIF.TOP(SCH_1):INTERFACE TO FEB@SDHCALDIF.INTERFACETOFEB(SCH_1):INS16768334@FECV2_0.CONN_1.NORMAL(CHIPS)':
 'A7':;
NET_NAME
'VCC5.0V'
 '@SDHCALDIF.TOP(SCH_1):VCC5.0V':
 C_SIGNAL='@sdhcaldif.top(sch_1):\vcc5.0v\';
NODE_NAME	R22 1
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16777295@MY_SCH_LIBRARY.RESISTOR.NORMAL(CHIPS)':
 '1':;
NODE_NAME	R9 2
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16875420@MY_SCH_LIBRARY.RESISTOR.NORMAL(CHIPS)':
 '2':;
NODE_NAME	R13 1
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16777285@MY_SCH_LIBRARY.RESISTOR.NORMAL(CHIPS)':
 '1':;
NODE_NAME	U13 15
 '@SDHCALDIF.TOP(SCH_1):INTERFACE TO FEB@SDHCALDIF.INTERFACETOFEB(SCH_1):INS16773632@MY_SCH_LIBRARY.AD9220.NORMAL(CHIPS)':
 'AVDD1':;
NODE_NAME	U13 26
 '@SDHCALDIF.TOP(SCH_1):INTERFACE TO FEB@SDHCALDIF.INTERFACETOFEB(SCH_1):INS16773632@MY_SCH_LIBRARY.AD9220.NORMAL(CHIPS)':
 'AVDD':;
NODE_NAME	C116 1
 '@SDHCALDIF.TOP(SCH_1):INTERFACE TO FEB@SDHCALDIF.INTERFACETOFEB(SCH_1):INS16773256@MY_SCH_LIBRARY.CAPACITOR NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C115 1
 '@SDHCALDIF.TOP(SCH_1):INTERFACE TO FEB@SDHCALDIF.INTERFACETOFEB(SCH_1):INS16773280@MY_SCH_LIBRARY.CAPACITOR NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C114 1
 '@SDHCALDIF.TOP(SCH_1):INTERFACE TO FEB@SDHCALDIF.INTERFACETOFEB(SCH_1):INS16773296@MY_SCH_LIBRARY.CAPACITOR POL.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C132 1
 '@SDHCALDIF.TOP(SCH_1):POWER@SDHCALDIF.POWER(SCH_1):INS16779309@MY_SCH_LIBRARY.CAPACITOR POL.NORMAL(CHIPS)':
 '1':;
NODE_NAME	L3 2
 '@SDHCALDIF.TOP(SCH_1):POWER@SDHCALDIF.POWER(SCH_1):INS16779291@MY_SCH_LIBRARY.INDUCTOR.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C134 1
 '@SDHCALDIF.TOP(SCH_1):POWER@SDHCALDIF.POWER(SCH_1):INS16779299@MY_SCH_LIBRARY.CAPACITOR NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C136 1
 '@SDHCALDIF.TOP(SCH_1):POWER@SDHCALDIF.POWER(SCH_1):INS16779803@MY_SCH_LIBRARY.CAPACITOR POL.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C137 1
 '@SDHCALDIF.TOP(SCH_1):POWER@SDHCALDIF.POWER(SCH_1):INS16779795@MY_SCH_LIBRARY.CAPACITOR NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	U16 14
 '@SDHCALDIF.TOP(SCH_1):POWER@SDHCALDIF.POWER(SCH_1):INS16779157@MY_SCH_LIBRARY.TPS386000.NORMAL(CHIPS)':
 'VDD':;
NODE_NAME	R78 2
 '@SDHCALDIF.TOP(SCH_1):POWER@SDHCALDIF.POWER(SCH_1):INS16779893@BGO_FEE_DAQ.R.NORMAL(CHIPS)':
 '2':;
NODE_NAME	R84 1
 '@SDHCALDIF.TOP(SCH_1):POWER@SDHCALDIF.POWER(SCH_1):INS16788823@MY_SCH_LIBRARY.RESISTOR.NORMAL(CHIPS)':
 '1':;
NODE_NAME	R81 1
 '@SDHCALDIF.TOP(SCH_1):POWER@SDHCALDIF.POWER(SCH_1):INS16788831@MY_SCH_LIBRARY.RESISTOR.NORMAL(CHIPS)':
 '1':;
NODE_NAME	R115 1
 '@SDHCALDIF.TOP(SCH_1):POWER@SDHCALDIF.POWER(SCH_1):INS16780852@MY_SCH_LIBRARY.RESISTOR.NORMAL(CHIPS)':
 '1':;
NODE_NAME	R116 1
 '@SDHCALDIF.TOP(SCH_1):POWER@SDHCALDIF.POWER(SCH_1):INS16781338@MY_SCH_LIBRARY.RESISTOR.NORMAL(CHIPS)':
 '1':;
NODE_NAME	R117 1
 '@SDHCALDIF.TOP(SCH_1):POWER@SDHCALDIF.POWER(SCH_1):INS16781378@MY_SCH_LIBRARY.RESISTOR.NORMAL(CHIPS)':
 '1':;
NODE_NAME	R118 1
 '@SDHCALDIF.TOP(SCH_1):POWER@SDHCALDIF.POWER(SCH_1):INS16781458@MY_SCH_LIBRARY.RESISTOR.NORMAL(CHIPS)':
 '1':;
NODE_NAME	U18 B5
 '@SDHCALDIF.TOP(SCH_1):POWER@SDHCALDIF.POWER(SCH_1):INS16795471@ADAM.LTM4644-1_1.NORMAL(CHIPS)':
 'SVIN1':;
NODE_NAME	U18 B3
 '@SDHCALDIF.TOP(SCH_1):POWER@SDHCALDIF.POWER(SCH_1):INS16795471@ADAM.LTM4644-1_1.NORMAL(CHIPS)':
 'VIN1#B3':;
NODE_NAME	U18 E3
 '@SDHCALDIF.TOP(SCH_1):POWER@SDHCALDIF.POWER(SCH_1):INS16795471@ADAM.LTM4644-1_1.NORMAL(CHIPS)':
 'VIN2#E3':;
NODE_NAME	U18 E4
 '@SDHCALDIF.TOP(SCH_1):POWER@SDHCALDIF.POWER(SCH_1):INS16795471@ADAM.LTM4644-1_1.NORMAL(CHIPS)':
 'VIN2#E4':;
NODE_NAME	U18 H4
 '@SDHCALDIF.TOP(SCH_1):POWER@SDHCALDIF.POWER(SCH_1):INS16795471@ADAM.LTM4644-1_1.NORMAL(CHIPS)':
 'VIN3#H4':;
NODE_NAME	U18 H5
 '@SDHCALDIF.TOP(SCH_1):POWER@SDHCALDIF.POWER(SCH_1):INS16795471@ADAM.LTM4644-1_1.NORMAL(CHIPS)':
 'SVIN3':;
NODE_NAME	U18 L5
 '@SDHCALDIF.TOP(SCH_1):POWER@SDHCALDIF.POWER(SCH_1):INS16795471@ADAM.LTM4644-1_1.NORMAL(CHIPS)':
 'SVIN4':;
NODE_NAME	C164 1
 '@SDHCALDIF.TOP(SCH_1):POWER@SDHCALDIF.POWER(SCH_1):INS16795785@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C161 1
 '@SDHCALDIF.TOP(SCH_1):POWER@SDHCALDIF.POWER(SCH_1):INS16795751@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C163 1
 '@SDHCALDIF.TOP(SCH_1):POWER@SDHCALDIF.POWER(SCH_1):INS16795767@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C162 1
 '@SDHCALDIF.TOP(SCH_1):POWER@SDHCALDIF.POWER(SCH_1):INS16795759@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	U18 E5
 '@SDHCALDIF.TOP(SCH_1):POWER@SDHCALDIF.POWER(SCH_1):INS16795471@ADAM.LTM4644-1_1.NORMAL(CHIPS)':
 'SVIN2':;
NODE_NAME	U18 H3
 '@SDHCALDIF.TOP(SCH_1):POWER@SDHCALDIF.POWER(SCH_1):INS16795471@ADAM.LTM4644-1_1.NORMAL(CHIPS)':
 'VIN3#H3':;
NODE_NAME	R107 1
 '@SDHCALDIF.TOP(SCH_1):POWER@SDHCALDIF.POWER(SCH_1):INS16795887@CAPTURE.R_0603.NORMAL(CHIPS)':
 '1':;
NODE_NAME	U18 L3
 '@SDHCALDIF.TOP(SCH_1):POWER@SDHCALDIF.POWER(SCH_1):INS16795471@ADAM.LTM4644-1_1.NORMAL(CHIPS)':
 'VIN4#L3':;
NODE_NAME	U18 L4
 '@SDHCALDIF.TOP(SCH_1):POWER@SDHCALDIF.POWER(SCH_1):INS16795471@ADAM.LTM4644-1_1.NORMAL(CHIPS)':
 'VIN4#L4':;
NODE_NAME	R110 1
 '@SDHCALDIF.TOP(SCH_1):POWER@SDHCALDIF.POWER(SCH_1):INS16796028@CAPTURE.R_0603.NORMAL(CHIPS)':
 '1':;
NODE_NAME	U18 B4
 '@SDHCALDIF.TOP(SCH_1):POWER@SDHCALDIF.POWER(SCH_1):INS16795471@ADAM.LTM4644-1_1.NORMAL(CHIPS)':
 'VIN1#B4':;
NODE_NAME	R104 1
 '@SDHCALDIF.TOP(SCH_1):POWER@SDHCALDIF.POWER(SCH_1):INS16796046@CAPTURE.R_0603.NORMAL(CHIPS)':
 '1':;
NODE_NAME	R64 1
 '@SDHCALDIF.TOP(SCH_1):INTERFACE TO DAQ@SDHCALDIF.INTERFACETODAQ(SCH_1):INS10941275@MY_SCH_LIBRARY.RESISTOR.NORMAL(CHIPS)':
 '1':;
NODE_NAME	R66 1
 '@SDHCALDIF.TOP(SCH_1):INTERFACE TO DAQ@SDHCALDIF.INTERFACETODAQ(SCH_1):INS10941243@MY_SCH_LIBRARY.RESISTOR.NORMAL(CHIPS)':
 '1':;
NET_NAME
'CK_5N'
 '@SDHCALDIF.TOP(SCH_1):CK_5N':
 C_SIGNAL='@sdhcaldif.top(sch_1):ck_5n';
NODE_NAME	U4 K22
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16840428@MY_SCH_LIBRARY.XC7A100TFGG484D.NORMAL(CHIPS)':
 'IO_L9N_T1_DQS_AD3N_15':;
NODE_NAME	J11 B6
 '@SDHCALDIF.TOP(SCH_1):INTERFACE TO FEB@SDHCALDIF.INTERFACETOFEB(SCH_1):INS16768334@FECV2_0.CONN_1.NORMAL(CHIPS)':
 'B6':;
NET_NAME
'N16810324'
 '@SDHCALDIF.TOP(SCH_1):N16810324':
 C_SIGNAL='@sdhcaldif.top(sch_1):n16810324';
NODE_NAME	C67 2
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16810413@MY_SCH_LIBRARY.CAPACITOR NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	OSC1 4
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16810263@MY_SCH_LIBRARY.SIT9102.NORMAL(CHIPS)':
 'OUT+':;
NET_NAME
'CK_5P'
 '@SDHCALDIF.TOP(SCH_1):CK_5P':
 C_SIGNAL='@sdhcaldif.top(sch_1):ck_5p';
NODE_NAME	U4 K21
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16840428@MY_SCH_LIBRARY.XC7A100TFGG484D.NORMAL(CHIPS)':
 'IO_L9P_T1_DQS_AD3P_15':;
NODE_NAME	J11 B5
 '@SDHCALDIF.TOP(SCH_1):INTERFACE TO FEB@SDHCALDIF.INTERFACETOFEB(SCH_1):INS16768334@FECV2_0.CONN_1.NORMAL(CHIPS)':
 'B5':;
NET_NAME
'N16850493'
 '@SDHCALDIF.TOP(SCH_1):N16850493':
 C_SIGNAL='@sdhcaldif.top(sch_1):n16850493';
NODE_NAME	U4 T3
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16840729@MY_SCH_LIBRARY.XC7A100TFGG484F.NORMAL(CHIPS)':
 'IO_0_34':;
NET_NAME
'N16810326'
 '@SDHCALDIF.TOP(SCH_1):N16810326':
 C_SIGNAL='@sdhcaldif.top(sch_1):n16810326';
NODE_NAME	C66 2
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16810421@MY_SCH_LIBRARY.CAPACITOR NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	OSC1 5
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16810263@MY_SCH_LIBRARY.SIT9102.NORMAL(CHIPS)':
 'OUT-':;
NET_NAME
'SR_IN_D'
 '@SDHCALDIF.TOP(SCH_1):SR_IN_D':
 C_SIGNAL='@sdhcaldif.top(sch_1):sr_in_d';
NODE_NAME	U4 E19
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16840578@MY_SCH_LIBRARY.XC7A100TFGG484E.NORMAL(CHIPS)':
 'IO_L14P_T2_SRCC_16':;
NODE_NAME	J10 A27
 '@SDHCALDIF.TOP(SCH_1):INTERFACE TO FEB@SDHCALDIF.INTERFACETOFEB(SCH_1):INS16768030@FECV2_0.CONN_1.NORMAL(CHIPS)':
 'A27':;
NET_NAME
'VCC3.3VD'
 '@SDHCALDIF.TOP(SCH_1):VCC3.3VD':
 C_SIGNAL='@sdhcaldif.top(sch_1):\vcc3.3vd\';
NODE_NAME	J8 2
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16773388@MY_SCH_LIBRARY.JTAG-14PIN.NORMAL(CHIPS)':
 'VREF':;
NODE_NAME	R37 2
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16773688@MY_SCH_LIBRARY.RESISTOR.NORMAL(CHIPS)':
 '2':;
NODE_NAME	R36 1
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16774094@MY_SCH_LIBRARY.RESISTOR.NORMAL(CHIPS)':
 '1':;
NODE_NAME	R38 2
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16773564@MY_SCH_LIBRARY.RESISTOR.NORMAL(CHIPS)':
 '2':;
NODE_NAME	R29 2
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16773762@MY_SCH_LIBRARY.RESISTOR.NORMAL(CHIPS)':
 '2':;
NODE_NAME	R28 2
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16773778@MY_SCH_LIBRARY.RESISTOR.NORMAL(CHIPS)':
 '2':;
NODE_NAME	R30 2
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16773740@MY_SCH_LIBRARY.RESISTOR.NORMAL(CHIPS)':
 '2':;
NODE_NAME	U4 F12
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16839673@MY_SCH_LIBRARY.XC7A100TFGG484A.NORMAL(CHIPS)':
 'VCCO_0_1':;
NODE_NAME	C69 1
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16774030@MY_SCH_LIBRARY.CAPACITOR NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	U4 T12
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16839673@MY_SCH_LIBRARY.XC7A100TFGG484A.NORMAL(CHIPS)':
 'VCCO_0_2':;
NODE_NAME	C73 1
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16773864@MY_SCH_LIBRARY.CAPACITOR POL.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C71 1
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16773844@MY_SCH_LIBRARY.CAPACITOR NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	U6 2
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16773332@MY_SCH_LIBRARY.N25Q128.NORMAL(CHIPS)':
 'VCC':;
NODE_NAME	U4 U11
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16839673@MY_SCH_LIBRARY.XC7A100TFGG484A.NORMAL(CHIPS)':
 'M0_0':;
NODE_NAME	C68 1
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16774014@MY_SCH_LIBRARY.CAPACITOR NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	R35 1
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16774078@MY_SCH_LIBRARY.RESISTOR.NORMAL(CHIPS)':
 '1':;
NODE_NAME	U4 U8
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16839673@MY_SCH_LIBRARY.XC7A100TFGG484A.NORMAL(CHIPS)':
 'CFGBVS_0':;
NODE_NAME	U5 4
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16774627@BGO_FEE_DAQ.OSCILLATOR_1.NORMAL(CHIPS)':
 'VCC':;
NODE_NAME	C62 1
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16774727@MY_SCH_LIBRARY.CAPACITOR POL.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C61 1
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16774691@MY_SCH_LIBRARY.CAPACITOR NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C60 1
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16774675@MY_SCH_LIBRARY.CAPACITOR NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	U4 AA7
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16840729@MY_SCH_LIBRARY.XC7A100TFGG484F.NORMAL(CHIPS)':
 'VCCO_34_1':;
NODE_NAME	U4 C1
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16840895@MY_SCH_LIBRARY.XC7A100TFGG484G.NORMAL(CHIPS)':
 'VCCO_35_1':;
NODE_NAME	C50 1
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16806005@MY_SCH_LIBRARY.CAPACITOR POL.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C49 1
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16805989@MY_SCH_LIBRARY.CAPACITOR NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C43 1
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16806751@MY_SCH_LIBRARY.CAPACITOR NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C42 1
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16806059@MY_SCH_LIBRARY.CAPACITOR NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C48 1
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16806013@MY_SCH_LIBRARY.CAPACITOR NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C59 1
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16806134@MY_SCH_LIBRARY.CAPACITOR POL.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C58 1
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16806118@MY_SCH_LIBRARY.CAPACITOR NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C52 1
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16807364@MY_SCH_LIBRARY.CAPACITOR NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C51 1
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16807356@MY_SCH_LIBRARY.CAPACITOR NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C57 1
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16806152@MY_SCH_LIBRARY.CAPACITOR NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C44 1
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16806826@MY_SCH_LIBRARY.CAPACITOR NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C45 1
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16806902@MY_SCH_LIBRARY.CAPACITOR NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C46 1
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16806980@MY_SCH_LIBRARY.CAPACITOR NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C47 1
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16807058@MY_SCH_LIBRARY.CAPACITOR NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C53 1
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16807372@MY_SCH_LIBRARY.CAPACITOR NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C54 1
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16807380@MY_SCH_LIBRARY.CAPACITOR NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C55 1
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16807388@MY_SCH_LIBRARY.CAPACITOR NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C56 1
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16807396@MY_SCH_LIBRARY.CAPACITOR NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	U4 AB4
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16840729@MY_SCH_LIBRARY.XC7A100TFGG484F.NORMAL(CHIPS)':
 'VCCO_34_2':;
NODE_NAME	U4 R5
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16840729@MY_SCH_LIBRARY.XC7A100TFGG484F.NORMAL(CHIPS)':
 'VCCO_34_3':;
NODE_NAME	U4 T2
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16840729@MY_SCH_LIBRARY.XC7A100TFGG484F.NORMAL(CHIPS)':
 'VCCO_34_4':;
NODE_NAME	U4 V6
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16840729@MY_SCH_LIBRARY.XC7A100TFGG484F.NORMAL(CHIPS)':
 'VCCO_34_5':;
NODE_NAME	U4 W3
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16840729@MY_SCH_LIBRARY.XC7A100TFGG484F.NORMAL(CHIPS)':
 'VCCO_34_6':;
NODE_NAME	U4 F2
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16840895@MY_SCH_LIBRARY.XC7A100TFGG484G.NORMAL(CHIPS)':
 'VCCO_35_2':;
NODE_NAME	U4 H6
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16840895@MY_SCH_LIBRARY.XC7A100TFGG484G.NORMAL(CHIPS)':
 'VCCO_35_3':;
NODE_NAME	U4 J3
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16840895@MY_SCH_LIBRARY.XC7A100TFGG484G.NORMAL(CHIPS)':
 'VCCO_35_4':;
NODE_NAME	U4 M4
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16840895@MY_SCH_LIBRARY.XC7A100TFGG484G.NORMAL(CHIPS)':
 'VCCO_35_5':;
NODE_NAME	U4 N1
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16840895@MY_SCH_LIBRARY.XC7A100TFGG484G.NORMAL(CHIPS)':
 'VCCO_35_6':;
NODE_NAME	C34 1
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16798750@MY_SCH_LIBRARY.CAPACITOR NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C33 1
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16798758@MY_SCH_LIBRARY.CAPACITOR NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C41 1
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16798357@MY_SCH_LIBRARY.CAPACITOR POL.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C40 1
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16798341@MY_SCH_LIBRARY.CAPACITOR NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C39 1
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16798349@MY_SCH_LIBRARY.CAPACITOR NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C35 1
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16798726@MY_SCH_LIBRARY.CAPACITOR NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C36 1
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16798718@MY_SCH_LIBRARY.CAPACITOR NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C37 1
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16798734@MY_SCH_LIBRARY.CAPACITOR NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C38 1
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16798742@MY_SCH_LIBRARY.CAPACITOR NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	U4 A17
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16840578@MY_SCH_LIBRARY.XC7A100TFGG484E.NORMAL(CHIPS)':
 'VCCO_16_1':;
NODE_NAME	U4 B14
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16840578@MY_SCH_LIBRARY.XC7A100TFGG484E.NORMAL(CHIPS)':
 'VCCO_16_2':;
NODE_NAME	U4 C21
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16840578@MY_SCH_LIBRARY.XC7A100TFGG484E.NORMAL(CHIPS)':
 'VCCO_16_3':;
NODE_NAME	U4 D18
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16840578@MY_SCH_LIBRARY.XC7A100TFGG484E.NORMAL(CHIPS)':
 'VCCO_16_4':;
NODE_NAME	U4 E15
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16840578@MY_SCH_LIBRARY.XC7A100TFGG484E.NORMAL(CHIPS)':
 'VCCO_16_5':;
NODE_NAME	U4 F22
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16840578@MY_SCH_LIBRARY.XC7A100TFGG484E.NORMAL(CHIPS)':
 'VCCO_16_6':;
NODE_NAME	C16 1
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16800770@MY_SCH_LIBRARY.CAPACITOR NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C15 1
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16800778@MY_SCH_LIBRARY.CAPACITOR NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C14 1
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16799465@MY_SCH_LIBRARY.CAPACITOR POL.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C23 1
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16799576@MY_SCH_LIBRARY.CAPACITOR POL.NORMAL(CHIPS)':
 '1':;
NODE_NAME	U4 AA17
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16839893@MY_SCH_LIBRARY.XC7A100TFGG484B.NORMAL(CHIPS)':
 'VCCO_13_1':;
NODE_NAME	U4 M14
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16840193@MY_SCH_LIBRARY.XC7A100TFGG484C.NORMAL(CHIPS)':
 'VCCO_14_1':;
NODE_NAME	C8 1
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16800138@MY_SCH_LIBRARY.CAPACITOR NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C7 1
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16800162@MY_SCH_LIBRARY.CAPACITOR NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C9 1
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16800130@MY_SCH_LIBRARY.CAPACITOR NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C10 1
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16800146@MY_SCH_LIBRARY.CAPACITOR NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C11 1
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16800154@MY_SCH_LIBRARY.CAPACITOR NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C12 1
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16800122@MY_SCH_LIBRARY.CAPACITOR NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C13 1
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16800114@MY_SCH_LIBRARY.CAPACITOR NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C17 1
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16800746@MY_SCH_LIBRARY.CAPACITOR NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C18 1
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16800738@MY_SCH_LIBRARY.CAPACITOR NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C19 1
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16800754@MY_SCH_LIBRARY.CAPACITOR NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C20 1
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16800762@MY_SCH_LIBRARY.CAPACITOR NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C21 1
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16800730@MY_SCH_LIBRARY.CAPACITOR NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C22 1
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16800722@MY_SCH_LIBRARY.CAPACITOR NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	U4 AB14
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16839893@MY_SCH_LIBRARY.XC7A100TFGG484B.NORMAL(CHIPS)':
 'VCCO_13_2':;
NODE_NAME	U4 V16
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16839893@MY_SCH_LIBRARY.XC7A100TFGG484B.NORMAL(CHIPS)':
 'VCCO_13_3':;
NODE_NAME	U4 W13
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16839893@MY_SCH_LIBRARY.XC7A100TFGG484B.NORMAL(CHIPS)':
 'VCCO_13_4':;
NODE_NAME	U4 Y10
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16839893@MY_SCH_LIBRARY.XC7A100TFGG484B.NORMAL(CHIPS)':
 'VCCO_13_5':;
NODE_NAME	U4 P18
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16840193@MY_SCH_LIBRARY.XC7A100TFGG484C.NORMAL(CHIPS)':
 'VCCO_14_2':;
NODE_NAME	U4 R15
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16840193@MY_SCH_LIBRARY.XC7A100TFGG484C.NORMAL(CHIPS)':
 'VCCO_14_3':;
NODE_NAME	U4 T22
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16840193@MY_SCH_LIBRARY.XC7A100TFGG484C.NORMAL(CHIPS)':
 'VCCO_14_4':;
NODE_NAME	U4 U19
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16840193@MY_SCH_LIBRARY.XC7A100TFGG484C.NORMAL(CHIPS)':
 'VCCO_14_5':;
NODE_NAME	U4 Y20
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16840193@MY_SCH_LIBRARY.XC7A100TFGG484C.NORMAL(CHIPS)':
 'VCCO_14_6':;
NODE_NAME	R14 2
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16775933@MY_SCH_LIBRARY.RESISTOR.NORMAL(CHIPS)':
 '2':;
NODE_NAME	R23 2
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16777264@MY_SCH_LIBRARY.RESISTOR.NORMAL(CHIPS)':
 '2':;
NODE_NAME	R10 1
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16875412@MY_SCH_LIBRARY.RESISTOR.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C4 2
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16777375@MY_SCH_LIBRARY.CAPACITOR NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	U2 6
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16777305@MY_SCH_LIBRARY.SN74LVC1T45.NORMAL(CHIPS)':
 'VCCB':;
NODE_NAME	U3 6
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16777487@MY_SCH_LIBRARY.SN74LVC1T45.NORMAL(CHIPS)':
 'VCCB':;
NODE_NAME	C6 2
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16775861@MY_SCH_LIBRARY.CAPACITOR NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C1 2
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16826576@MY_SCH_LIBRARY.CAPACITOR NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	U1 1
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16777407@MY_SCH_LIBRARY.SN74LVC1T45.NORMAL(CHIPS)':
 'VCCA':;
NODE_NAME	R11 1
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16816595@MY_SCH_LIBRARY.RESISTOR.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C117 1
 '@SDHCALDIF.TOP(SCH_1):INTERFACE TO FEB@SDHCALDIF.INTERFACETOFEB(SCH_1):INS16773220@MY_SCH_LIBRARY.CAPACITOR NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	U13 28
 '@SDHCALDIF.TOP(SCH_1):INTERFACE TO FEB@SDHCALDIF.INTERFACETOFEB(SCH_1):INS16773632@MY_SCH_LIBRARY.AD9220.NORMAL(CHIPS)':
 'DVDD':;
NODE_NAME	C128 1
 '@SDHCALDIF.TOP(SCH_1):INTERFACE TO FEB@SDHCALDIF.INTERFACETOFEB(SCH_1):INS16793269@MY_SCH_LIBRARY.CAPACITOR NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	U14 1
 '@SDHCALDIF.TOP(SCH_1):INTERFACE TO FEB@SDHCALDIF.INTERFACETOFEB(SCH_1):INS16793258@MY_SCH_LIBRARY.REF3025.NORMAL(CHIPS)':
 'IN':;
NODE_NAME	C165 1
 '@SDHCALDIF.TOP(SCH_1):SFP@SDHCALDIF.SFP(SCH_1):INS31065@MY_SCH_LIBRARY.CAPACITOR NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	L8 1
 '@SDHCALDIF.TOP(SCH_1):SFP@SDHCALDIF.SFP(SCH_1):INS31129@MY_SCH_LIBRARY.INDUCTOR.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C169 1
 '@SDHCALDIF.TOP(SCH_1):SFP@SDHCALDIF.SFP(SCH_1):INS31049@MY_SCH_LIBRARY.CAPACITOR NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C170 1
 '@SDHCALDIF.TOP(SCH_1):SFP@SDHCALDIF.SFP(SCH_1):INS31033@MY_SCH_LIBRARY.CAPACITOR POL.NORMAL(CHIPS)':
 '1':;
NODE_NAME	L9 1
 '@SDHCALDIF.TOP(SCH_1):SFP@SDHCALDIF.SFP(SCH_1):INS31305@MY_SCH_LIBRARY.INDUCTOR.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C172 1
 '@SDHCALDIF.TOP(SCH_1):SFP@SDHCALDIF.SFP(SCH_1):INS31221@MY_SCH_LIBRARY.CAPACITOR NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C173 1
 '@SDHCALDIF.TOP(SCH_1):SFP@SDHCALDIF.SFP(SCH_1):INS31237@MY_SCH_LIBRARY.CAPACITOR NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C171 1
 '@SDHCALDIF.TOP(SCH_1):SFP@SDHCALDIF.SFP(SCH_1):INS31205@MY_SCH_LIBRARY.CAPACITOR POL.NORMAL(CHIPS)':
 '1':;
NODE_NAME	R128 2
 '@SDHCALDIF.TOP(SCH_1):SFP@SDHCALDIF.SFP(SCH_1):INS31425@MY_SCH_LIBRARY.RESISTOR.NORMAL(CHIPS)':
 '2':;
NODE_NAME	R129 2
 '@SDHCALDIF.TOP(SCH_1):SFP@SDHCALDIF.SFP(SCH_1):INS31441@MY_SCH_LIBRARY.RESISTOR.NORMAL(CHIPS)':
 '2':;
NODE_NAME	R127 2
 '@SDHCALDIF.TOP(SCH_1):SFP@SDHCALDIF.SFP(SCH_1):INS31481@MY_SCH_LIBRARY.RESISTOR.NORMAL(CHIPS)':
 '2':;
NODE_NAME	R121 2
 '@SDHCALDIF.TOP(SCH_1):SFP@SDHCALDIF.SFP(SCH_1):INS31687@MY_SCH_LIBRARY.RESISTOR.NORMAL(CHIPS)':
 '2':;
NODE_NAME	R120 2
 '@SDHCALDIF.TOP(SCH_1):SFP@SDHCALDIF.SFP(SCH_1):INS31591@MY_SCH_LIBRARY.RESISTOR.NORMAL(CHIPS)':
 '2':;
NODE_NAME	R122 2
 '@SDHCALDIF.TOP(SCH_1):SFP@SDHCALDIF.SFP(SCH_1):INS31607@MY_SCH_LIBRARY.RESISTOR.NORMAL(CHIPS)':
 '2':;
NODE_NAME	R119 2
 '@SDHCALDIF.TOP(SCH_1):SFP@SDHCALDIF.SFP(SCH_1):INS31655@MY_SCH_LIBRARY.RESISTOR.NORMAL(CHIPS)':
 '2':;
NODE_NAME	R123 2
 '@SDHCALDIF.TOP(SCH_1):SFP@SDHCALDIF.SFP(SCH_1):INS31711@MY_SCH_LIBRARY.RESISTOR.NORMAL(CHIPS)':
 '2':;
NODE_NAME	R124 2
 '@SDHCALDIF.TOP(SCH_1):SFP@SDHCALDIF.SFP(SCH_1):INS31623@MY_SCH_LIBRARY.RESISTOR.NORMAL(CHIPS)':
 '2':;
NODE_NAME	R125 2
 '@SDHCALDIF.TOP(SCH_1):SFP@SDHCALDIF.SFP(SCH_1):INS31757@MY_SCH_LIBRARY.RESISTOR.NORMAL(CHIPS)':
 '2':;
NODE_NAME	R126 2
 '@SDHCALDIF.TOP(SCH_1):SFP@SDHCALDIF.SFP(SCH_1):INS31773@MY_SCH_LIBRARY.RESISTOR.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C179 1
 '@SDHCALDIF.TOP(SCH_1):SFP@SDHCALDIF.SFP(SCH_1):INS36324@MY_SCH_LIBRARY.CAPACITOR NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	L11 1
 '@SDHCALDIF.TOP(SCH_1):SFP@SDHCALDIF.SFP(SCH_1):INS36396@MY_SCH_LIBRARY.INDUCTOR.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C178 1
 '@SDHCALDIF.TOP(SCH_1):SFP@SDHCALDIF.SFP(SCH_1):INS36308@MY_SCH_LIBRARY.CAPACITOR NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C177 1
 '@SDHCALDIF.TOP(SCH_1):SFP@SDHCALDIF.SFP(SCH_1):INS36292@MY_SCH_LIBRARY.CAPACITOR POL.NORMAL(CHIPS)':
 '1':;
NODE_NAME	L10 1
 '@SDHCALDIF.TOP(SCH_1):SFP@SDHCALDIF.SFP(SCH_1):INS36572@MY_SCH_LIBRARY.INDUCTOR.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C183 1
 '@SDHCALDIF.TOP(SCH_1):SFP@SDHCALDIF.SFP(SCH_1):INS36480@MY_SCH_LIBRARY.CAPACITOR NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C184 1
 '@SDHCALDIF.TOP(SCH_1):SFP@SDHCALDIF.SFP(SCH_1):INS36496@MY_SCH_LIBRARY.CAPACITOR NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C187 1
 '@SDHCALDIF.TOP(SCH_1):SFP@SDHCALDIF.SFP(SCH_1):INS36464@MY_SCH_LIBRARY.CAPACITOR POL.NORMAL(CHIPS)':
 '1':;
NODE_NAME	R131 2
 '@SDHCALDIF.TOP(SCH_1):SFP@SDHCALDIF.SFP(SCH_1):INS39590@MY_SCH_LIBRARY.RESISTOR.NORMAL(CHIPS)':
 '2':;
NODE_NAME	R134 2
 '@SDHCALDIF.TOP(SCH_1):SFP@SDHCALDIF.SFP(SCH_1):INS39486@MY_SCH_LIBRARY.RESISTOR.NORMAL(CHIPS)':
 '2':;
NODE_NAME	R135 2
 '@SDHCALDIF.TOP(SCH_1):SFP@SDHCALDIF.SFP(SCH_1):INS39502@MY_SCH_LIBRARY.RESISTOR.NORMAL(CHIPS)':
 '2':;
NODE_NAME	R130 2
 '@SDHCALDIF.TOP(SCH_1):SFP@SDHCALDIF.SFP(SCH_1):INS39558@MY_SCH_LIBRARY.RESISTOR.NORMAL(CHIPS)':
 '2':;
NODE_NAME	R132 2
 '@SDHCALDIF.TOP(SCH_1):SFP@SDHCALDIF.SFP(SCH_1):INS39606@MY_SCH_LIBRARY.RESISTOR.NORMAL(CHIPS)':
 '2':;
NODE_NAME	R133 2
 '@SDHCALDIF.TOP(SCH_1):SFP@SDHCALDIF.SFP(SCH_1):INS39526@MY_SCH_LIBRARY.RESISTOR.NORMAL(CHIPS)':
 '2':;
NODE_NAME	R139 2
 '@SDHCALDIF.TOP(SCH_1):SFP@SDHCALDIF.SFP(SCH_1):INS40221@MY_SCH_LIBRARY.RESISTOR.NORMAL(CHIPS)':
 '2':;
NODE_NAME	R140 2
 '@SDHCALDIF.TOP(SCH_1):SFP@SDHCALDIF.SFP(SCH_1):INS40237@MY_SCH_LIBRARY.RESISTOR.NORMAL(CHIPS)':
 '2':;
NODE_NAME	R138 2
 '@SDHCALDIF.TOP(SCH_1):SFP@SDHCALDIF.SFP(SCH_1):INS40285@MY_SCH_LIBRARY.RESISTOR.NORMAL(CHIPS)':
 '2':;
NODE_NAME	R136 2
 '@SDHCALDIF.TOP(SCH_1):SFP@SDHCALDIF.SFP(SCH_1):INS40879@MY_SCH_LIBRARY.RESISTOR.NORMAL(CHIPS)':
 '2':;
NODE_NAME	R137 2
 '@SDHCALDIF.TOP(SCH_1):SFP@SDHCALDIF.SFP(SCH_1):INS40903@MY_SCH_LIBRARY.RESISTOR.NORMAL(CHIPS)':
 '2':;
NODE_NAME	R153 1
 '@SDHCALDIF.TOP(SCH_1):SFP@SDHCALDIF.SFP(SCH_1):INS66860@BGO_FEE_DAQ.RESISTOR.NORMAL(CHIPS)':
 '1':;
NODE_NAME	R152 1
 '@SDHCALDIF.TOP(SCH_1):SFP@SDHCALDIF.SFP(SCH_1):INS66730@BGO_FEE_DAQ.RESISTOR.NORMAL(CHIPS)':
 '1':;
NODE_NAME	D28 1
 '@SDHCALDIF.TOP(SCH_1):SFP@SDHCALDIF.SFP(SCH_1):INS66214@BGO_FEE_DAQ.LED.NORMAL(CHIPS)':
 'ANODE':;
NODE_NAME	U25 12
 '@SDHCALDIF.TOP(SCH_1):SFP@SDHCALDIF.SFP(SCH_1):INS57801@DEVICE.ADN2815.NORMAL(CHIPS)':
 'VCC#12':;
NODE_NAME	U25 2
 '@SDHCALDIF.TOP(SCH_1):SFP@SDHCALDIF.SFP(SCH_1):INS57801@DEVICE.ADN2815.NORMAL(CHIPS)':
 'VCC#2':;
NODE_NAME	U25 1
 '@SDHCALDIF.TOP(SCH_1):SFP@SDHCALDIF.SFP(SCH_1):INS57801@DEVICE.ADN2815.NORMAL(CHIPS)':
 'VCC#1':;
NODE_NAME	U25 24
 '@SDHCALDIF.TOP(SCH_1):SFP@SDHCALDIF.SFP(SCH_1):INS57801@DEVICE.ADN2815.NORMAL(CHIPS)':
 'VCC#24':;
NODE_NAME	U25 31
 '@SDHCALDIF.TOP(SCH_1):SFP@SDHCALDIF.SFP(SCH_1):INS57801@DEVICE.ADN2815.NORMAL(CHIPS)':
 'VCC#31':;
NODE_NAME	U25 32
 '@SDHCALDIF.TOP(SCH_1):SFP@SDHCALDIF.SFP(SCH_1):INS57801@DEVICE.ADN2815.NORMAL(CHIPS)':
 'VCC#32':;
NODE_NAME	U25 18
 '@SDHCALDIF.TOP(SCH_1):SFP@SDHCALDIF.SFP(SCH_1):INS57801@DEVICE.ADN2815.NORMAL(CHIPS)':
 'VCC#18':;
NODE_NAME	U25 10
 '@SDHCALDIF.TOP(SCH_1):SFP@SDHCALDIF.SFP(SCH_1):INS57801@DEVICE.ADN2815.NORMAL(CHIPS)':
 'REFCLKP':;
NODE_NAME	C210 2
 '@SDHCALDIF.TOP(SCH_1):SFP@SDHCALDIF.SFP(SCH_1):INS60368@COMPONENT.C NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C209 2
 '@SDHCALDIF.TOP(SCH_1):SFP@SDHCALDIF.SFP(SCH_1):INS59805@COMPONENT.C NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C211 2
 '@SDHCALDIF.TOP(SCH_1):SFP@SDHCALDIF.SFP(SCH_1):INS60543@COMPONENT.C NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C212 2
 '@SDHCALDIF.TOP(SCH_1):SFP@SDHCALDIF.SFP(SCH_1):INS60713@COMPONENT.C NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C214 2
 '@SDHCALDIF.TOP(SCH_1):SFP@SDHCALDIF.SFP(SCH_1):INS61808@COMPONENT.C NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C215 2
 '@SDHCALDIF.TOP(SCH_1):SFP@SDHCALDIF.SFP(SCH_1):INS61969@COMPONENT.C NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C208 2
 '@SDHCALDIF.TOP(SCH_1):SFP@SDHCALDIF.SFP(SCH_1):INS59581@COMPONENT.C NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C207 2
 '@SDHCALDIF.TOP(SCH_1):SFP@SDHCALDIF.SFP(SCH_1):INS58370@COMPONENT.C NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C216 2
 '@SDHCALDIF.TOP(SCH_1):SFP@SDHCALDIF.SFP(SCH_1):INS62114@COMPONENT.C NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C217 2
 '@SDHCALDIF.TOP(SCH_1):SFP@SDHCALDIF.SFP(SCH_1):INS62261@COMPONENT.C NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	R82 1
 '@SDHCALDIF.TOP(SCH_1):POWER@SDHCALDIF.POWER(SCH_1):INS16788847@MY_SCH_LIBRARY.RESISTOR.NORMAL(CHIPS)':
 '1':;
NODE_NAME	R80 1
 '@SDHCALDIF.TOP(SCH_1):POWER@SDHCALDIF.POWER(SCH_1):INS16788164@MY_SCH_LIBRARY.RESISTOR.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C148 1
 '@SDHCALDIF.TOP(SCH_1):POWER@SDHCALDIF.POWER(SCH_1):INS16797149@MY_SCH_LIBRARY.CAPACITOR NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C139 1
 '@SDHCALDIF.TOP(SCH_1):POWER@SDHCALDIF.POWER(SCH_1):INS16797102@MY_SCH_LIBRARY.CAPACITOR NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	U15 10
 '@SDHCALDIF.TOP(SCH_1):POWER@SDHCALDIF.POWER(SCH_1):INS16796898@MY_SCH_LIBRARY.TPS74401.NORMAL(CHIPS)':
 'BIAS':;
NODE_NAME	U17 10
 '@SDHCALDIF.TOP(SCH_1):POWER@SDHCALDIF.POWER(SCH_1):INS16796968@MY_SCH_LIBRARY.TPS74401.NORMAL(CHIPS)':
 'BIAS':;
NODE_NAME	R89 2
 '@SDHCALDIF.TOP(SCH_1):POWER@SDHCALDIF.POWER(SCH_1):INS16797121@MY_SCH_LIBRARY.RESISTOR.NORMAL(CHIPS)':
 '2':;
NODE_NAME	R101 2
 '@SDHCALDIF.TOP(SCH_1):POWER@SDHCALDIF.POWER(SCH_1):INS16797171@MY_SCH_LIBRARY.RESISTOR.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C156 1
 '@SDHCALDIF.TOP(SCH_1):POWER@SDHCALDIF.POWER(SCH_1):INS16804438@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	L6 1
 '@SDHCALDIF.TOP(SCH_1):POWER@SDHCALDIF.POWER(SCH_1):INS16803301@ADAM.INDUCTOR_1.NORMAL(CHIPS)':
 '1':;
NODE_NAME	TP7 1
 '@SDHCALDIF.TOP(SCH_1):POWER@SDHCALDIF.POWER(SCH_1):INS16823017@BGO_FEE_DAQ.T POINT A.NORMAL(CHIPS)':
 'TP':;
NODE_NAME	C193 1
 '@SDHCALDIF.TOP(SCH_1):USB 2.0@SDHCALDIF.USB2.0(SCH_1):INS16777413@MY_SCH_LIBRARY.CAPACITOR NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C194 1
 '@SDHCALDIF.TOP(SCH_1):USB 2.0@SDHCALDIF.USB2.0(SCH_1):INS16777271@MY_SCH_LIBRARY.CAPACITOR NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C195 1
 '@SDHCALDIF.TOP(SCH_1):USB 2.0@SDHCALDIF.USB2.0(SCH_1):INS16777385@MY_SCH_LIBRARY.CAPACITOR NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C196 1
 '@SDHCALDIF.TOP(SCH_1):USB 2.0@SDHCALDIF.USB2.0(SCH_1):INS16777523@MY_SCH_LIBRARY.CAPACITOR NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C197 1
 '@SDHCALDIF.TOP(SCH_1):USB 2.0@SDHCALDIF.USB2.0(SCH_1):INS16777369@MY_SCH_LIBRARY.CAPACITOR NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C198 1
 '@SDHCALDIF.TOP(SCH_1):USB 2.0@SDHCALDIF.USB2.0(SCH_1):INS16777334@MY_SCH_LIBRARY.CAPACITOR NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C199 1
 '@SDHCALDIF.TOP(SCH_1):USB 2.0@SDHCALDIF.USB2.0(SCH_1):INS16777304@MY_SCH_LIBRARY.CAPACITOR NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C200 1
 '@SDHCALDIF.TOP(SCH_1):USB 2.0@SDHCALDIF.USB2.0(SCH_1):INS16777295@MY_SCH_LIBRARY.CAPACITOR NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C201 1
 '@SDHCALDIF.TOP(SCH_1):USB 2.0@SDHCALDIF.USB2.0(SCH_1):INS16777287@BGO_FEE_DAQ.CAP POL.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C202 1
 '@SDHCALDIF.TOP(SCH_1):USB 2.0@SDHCALDIF.USB2.0(SCH_1):INS16777377@BGO_FEE_DAQ.CAP POL.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C191 1
 '@SDHCALDIF.TOP(SCH_1):USB 2.0@SDHCALDIF.USB2.0(SCH_1):INS16777499@MY_SCH_LIBRARY.CAPACITOR POL.NORMAL(CHIPS)':
 '1':;
NODE_NAME	U23 5
 '@SDHCALDIF.TOP(SCH_1):USB 2.0@SDHCALDIF.USB2.0(SCH_1):INS16777350@MY_SCH_LIBRARY.TPS3820-33.NORMAL(CHIPS)':
 'VDD':;
NODE_NAME	C190 1
 '@SDHCALDIF.TOP(SCH_1):USB 2.0@SDHCALDIF.USB2.0(SCH_1):INS16777361@MY_SCH_LIBRARY.CAPACITOR NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C192 2
 '@SDHCALDIF.TOP(SCH_1):USB 2.0@SDHCALDIF.USB2.0(SCH_1):INS16777263@MY_SCH_LIBRARY.CAPACITOR NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	U24 8
 '@SDHCALDIF.TOP(SCH_1):USB 2.0@SDHCALDIF.USB2.0(SCH_1):INS16777928@MY_SCH_LIBRARY.24LC64.NORMAL(CHIPS)':
 'VCC':;
NODE_NAME	R146 2
 '@SDHCALDIF.TOP(SCH_1):USB 2.0@SDHCALDIF.USB2.0(SCH_1):INS16777507@MY_SCH_LIBRARY.RESISTOR.NORMAL(CHIPS)':
 '2':;
NODE_NAME	R147 2
 '@SDHCALDIF.TOP(SCH_1):USB 2.0@SDHCALDIF.USB2.0(SCH_1):INS16777405@MY_SCH_LIBRARY.RESISTOR.NORMAL(CHIPS)':
 '2':;
NODE_NAME	R145 2
 '@SDHCALDIF.TOP(SCH_1):USB 2.0@SDHCALDIF.USB2.0(SCH_1):INS16777543@MY_SCH_LIBRARY.RESISTOR.NORMAL(CHIPS)':
 '2':;
NODE_NAME	U21 14
 '@SDHCALDIF.TOP(SCH_1):USB 2.0@SDHCALDIF.USB2.0(SCH_1):INS16777421@SDHCAL_DAQ_2V0.CY7C68013A_0.NORMAL(CHIPS)':
 'AVCC2':;
NODE_NAME	U21 10
 '@SDHCALDIF.TOP(SCH_1):USB 2.0@SDHCALDIF.USB2.0(SCH_1):INS16777421@SDHCAL_DAQ_2V0.CY7C68013A_0.NORMAL(CHIPS)':
 'AVCC1':;
NODE_NAME	U21 6
 '@SDHCALDIF.TOP(SCH_1):USB 2.0@SDHCALDIF.USB2.0(SCH_1):INS16777421@SDHCAL_DAQ_2V0.CY7C68013A_0.NORMAL(CHIPS)':
 'VCC1':;
NODE_NAME	U21 18
 '@SDHCALDIF.TOP(SCH_1):USB 2.0@SDHCALDIF.USB2.0(SCH_1):INS16777421@SDHCAL_DAQ_2V0.CY7C68013A_0.NORMAL(CHIPS)':
 'VCC2':;
NODE_NAME	U21 24
 '@SDHCALDIF.TOP(SCH_1):USB 2.0@SDHCALDIF.USB2.0(SCH_1):INS16777421@SDHCAL_DAQ_2V0.CY7C68013A_0.NORMAL(CHIPS)':
 'VCC3':;
NODE_NAME	U21 34
 '@SDHCALDIF.TOP(SCH_1):USB 2.0@SDHCALDIF.USB2.0(SCH_1):INS16777421@SDHCAL_DAQ_2V0.CY7C68013A_0.NORMAL(CHIPS)':
 'VCC4':;
NODE_NAME	U21 39
 '@SDHCALDIF.TOP(SCH_1):USB 2.0@SDHCALDIF.USB2.0(SCH_1):INS16777421@SDHCAL_DAQ_2V0.CY7C68013A_0.NORMAL(CHIPS)':
 'VCC5':;
NODE_NAME	U21 50
 '@SDHCALDIF.TOP(SCH_1):USB 2.0@SDHCALDIF.USB2.0(SCH_1):INS16777421@SDHCAL_DAQ_2V0.CY7C68013A_0.NORMAL(CHIPS)':
 'VCC6':;
NODE_NAME	R41 1
 '@SDHCALDIF.TOP(SCH_1):INTERFACE TO DAQ@SDHCALDIF.INTERFACETODAQ(SCH_1):INS211946@BGO_FEE_DAQ.RESISTOR.NORMAL(CHIPS)':
 '1':;
NODE_NAME	U11 12
 '@SDHCALDIF.TOP(SCH_1):INTERFACE TO DAQ@SDHCALDIF.INTERFACETODAQ(SCH_1):INS212126@MY_SCH_LIBRARY.DS90LV049.NORMAL(CHIPS)':
 'VDD':;
NODE_NAME	U11 16
 '@SDHCALDIF.TOP(SCH_1):INTERFACE TO DAQ@SDHCALDIF.INTERFACETODAQ(SCH_1):INS212126@MY_SCH_LIBRARY.DS90LV049.NORMAL(CHIPS)':
 'EN':;
NODE_NAME	U9 12
 '@SDHCALDIF.TOP(SCH_1):INTERFACE TO DAQ@SDHCALDIF.INTERFACETODAQ(SCH_1):INS215699@MY_SCH_LIBRARY.DS90LV049.NORMAL(CHIPS)':
 'VDD':;
NODE_NAME	U9 16
 '@SDHCALDIF.TOP(SCH_1):INTERFACE TO DAQ@SDHCALDIF.INTERFACETODAQ(SCH_1):INS215699@MY_SCH_LIBRARY.DS90LV049.NORMAL(CHIPS)':
 'EN':;
NODE_NAME	U10 16
 '@SDHCALDIF.TOP(SCH_1):INTERFACE TO DAQ@SDHCALDIF.INTERFACETODAQ(SCH_1):INS215796@MY_SCH_LIBRARY.DS90LV049.NORMAL(CHIPS)':
 'EN':;
NODE_NAME	U10 12
 '@SDHCALDIF.TOP(SCH_1):INTERFACE TO DAQ@SDHCALDIF.INTERFACETODAQ(SCH_1):INS215796@MY_SCH_LIBRARY.DS90LV049.NORMAL(CHIPS)':
 'VDD':;
NODE_NAME	C108 1
 '@SDHCALDIF.TOP(SCH_1):INTERFACE TO DAQ@SDHCALDIF.INTERFACETODAQ(SCH_1):INS10940842@MY_SCH_LIBRARY.CAPACITOR POL.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C109 1
 '@SDHCALDIF.TOP(SCH_1):INTERFACE TO DAQ@SDHCALDIF.INTERFACETODAQ(SCH_1):INS10940794@MY_SCH_LIBRARY.CAPACITOR POL.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C110 1
 '@SDHCALDIF.TOP(SCH_1):INTERFACE TO DAQ@SDHCALDIF.INTERFACETODAQ(SCH_1):INS10940778@MY_SCH_LIBRARY.CAPACITOR POL.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C206 1
 '@SDHCALDIF.TOP(SCH_1):INTERFACE TO DAQ@SDHCALDIF.INTERFACETODAQ(SCH_1):INS10948239@MY_SCH_LIBRARY.CAPACITOR POL.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C112 1
 '@SDHCALDIF.TOP(SCH_1):INTERFACE TO DAQ@SDHCALDIF.INTERFACETODAQ(SCH_1):INS10940826@MY_SCH_LIBRARY.CAPACITOR NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C111 1
 '@SDHCALDIF.TOP(SCH_1):INTERFACE TO DAQ@SDHCALDIF.INTERFACETODAQ(SCH_1):INS10940858@MY_SCH_LIBRARY.CAPACITOR NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C113 1
 '@SDHCALDIF.TOP(SCH_1):INTERFACE TO DAQ@SDHCALDIF.INTERFACETODAQ(SCH_1):INS10940810@MY_SCH_LIBRARY.CAPACITOR NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	U12 12
 '@SDHCALDIF.TOP(SCH_1):INTERFACE TO DAQ@SDHCALDIF.INTERFACETODAQ(SCH_1):INS215893@MY_SCH_LIBRARY.DS90LV049.NORMAL(CHIPS)':
 'VDD':;
NODE_NAME	U12 16
 '@SDHCALDIF.TOP(SCH_1):INTERFACE TO DAQ@SDHCALDIF.INTERFACETODAQ(SCH_1):INS215893@MY_SCH_LIBRARY.DS90LV049.NORMAL(CHIPS)':
 'EN':;
NODE_NAME	C205 2
 '@SDHCALDIF.TOP(SCH_1):INTERFACE TO DAQ@SDHCALDIF.INTERFACETODAQ(SCH_1):INS10948223@MY_SCH_LIBRARY.CAPACITOR NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	R42 1
 '@SDHCALDIF.TOP(SCH_1):INTERFACE TO DAQ@SDHCALDIF.INTERFACETODAQ(SCH_1):INS211906@BGO_FEE_DAQ.RESISTOR.NORMAL(CHIPS)':
 '1':;
NODE_NAME	R43 1
 '@SDHCALDIF.TOP(SCH_1):INTERFACE TO DAQ@SDHCALDIF.INTERFACETODAQ(SCH_1):INS212486@BGO_FEE_DAQ.RESISTOR.NORMAL(CHIPS)':
 '1':;
NODE_NAME	R44 1
 '@SDHCALDIF.TOP(SCH_1):INTERFACE TO DAQ@SDHCALDIF.INTERFACETODAQ(SCH_1):INS212066@BGO_FEE_DAQ.RESISTOR.NORMAL(CHIPS)':
 '1':;
NODE_NAME	R45 1
 '@SDHCALDIF.TOP(SCH_1):INTERFACE TO DAQ@SDHCALDIF.INTERFACETODAQ(SCH_1):INS212466@BGO_FEE_DAQ.RESISTOR.NORMAL(CHIPS)':
 '1':;
NODE_NAME	R46 1
 '@SDHCALDIF.TOP(SCH_1):INTERFACE TO DAQ@SDHCALDIF.INTERFACETODAQ(SCH_1):INS212526@BGO_FEE_DAQ.RESISTOR.NORMAL(CHIPS)':
 '1':;
NODE_NAME	R47 1
 '@SDHCALDIF.TOP(SCH_1):INTERFACE TO DAQ@SDHCALDIF.INTERFACETODAQ(SCH_1):INS212006@BGO_FEE_DAQ.RESISTOR.NORMAL(CHIPS)':
 '1':;
NODE_NAME	R48 1
 '@SDHCALDIF.TOP(SCH_1):INTERFACE TO DAQ@SDHCALDIF.INTERFACETODAQ(SCH_1):INS212870@BGO_FEE_DAQ.RESISTOR.NORMAL(CHIPS)':
 '1':;
NET_NAME
'SR_CK_D'
 '@SDHCALDIF.TOP(SCH_1):SR_CK_D':
 C_SIGNAL='@sdhcaldif.top(sch_1):sr_ck_d';
NODE_NAME	U4 B20
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16840578@MY_SCH_LIBRARY.XC7A100TFGG484E.NORMAL(CHIPS)':
 'IO_L16P_T2_16':;
NODE_NAME	J10 B26
 '@SDHCALDIF.TOP(SCH_1):INTERFACE TO FEB@SDHCALDIF.INTERFACETOFEB(SCH_1):INS16768030@FECV2_0.CONN_1.NORMAL(CHIPS)':
 'B26':;
NET_NAME
'N16850559'
 '@SDHCALDIF.TOP(SCH_1):N16850559':
 C_SIGNAL='@sdhcaldif.top(sch_1):n16850559';
NODE_NAME	U4 R6
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16840729@MY_SCH_LIBRARY.XC7A100TFGG484F.NORMAL(CHIPS)':
 'IO_L17P_T2_34':;
NET_NAME
'SR_RSTB_D'
 '@SDHCALDIF.TOP(SCH_1):SR_RSTB_D':
 C_SIGNAL='@sdhcaldif.top(sch_1):sr_rstb_d';
NODE_NAME	U4 D20
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16840578@MY_SCH_LIBRARY.XC7A100TFGG484E.NORMAL(CHIPS)':
 'IO_L19P_T3_16':;
NODE_NAME	J10 A25
 '@SDHCALDIF.TOP(SCH_1):INTERFACE TO FEB@SDHCALDIF.INTERFACETOFEB(SCH_1):INS16768030@FECV2_0.CONN_1.NORMAL(CHIPS)':
 'A25':;
NET_NAME
'N16850561'
 '@SDHCALDIF.TOP(SCH_1):N16850561':
 C_SIGNAL='@sdhcaldif.top(sch_1):n16850561';
NODE_NAME	U4 T6
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16840729@MY_SCH_LIBRARY.XC7A100TFGG484F.NORMAL(CHIPS)':
 'IO_L17N_T2_34':;
NET_NAME
'N16850527'
 '@SDHCALDIF.TOP(SCH_1):N16850527':
 C_SIGNAL='@sdhcaldif.top(sch_1):n16850527';
NODE_NAME	U4 Y3
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16840729@MY_SCH_LIBRARY.XC7A100TFGG484F.NORMAL(CHIPS)':
 'IO_L9P_T1_DQS_34':;
NET_NAME
'STARTACQ_D'
 '@SDHCALDIF.TOP(SCH_1):STARTACQ_D':
 C_SIGNAL='@sdhcaldif.top(sch_1):startacq_d';
NODE_NAME	U4 C18
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16840578@MY_SCH_LIBRARY.XC7A100TFGG484E.NORMAL(CHIPS)':
 'IO_L13P_T2_MRCC_16':;
NODE_NAME	J10 A17
 '@SDHCALDIF.TOP(SCH_1):INTERFACE TO FEB@SDHCALDIF.INTERFACETOFEB(SCH_1):INS16768030@FECV2_0.CONN_1.NORMAL(CHIPS)':
 'A17':;
NET_NAME
'STARTREADOUT2_D'
 '@SDHCALDIF.TOP(SCH_1):STARTREADOUT2_D':
 C_SIGNAL='@sdhcaldif.top(sch_1):startreadout2_d';
NODE_NAME	U4 A20
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16840578@MY_SCH_LIBRARY.XC7A100TFGG484E.NORMAL(CHIPS)':
 'IO_L16N_T2_16':;
NODE_NAME	J10 B24
 '@SDHCALDIF.TOP(SCH_1):INTERFACE TO FEB@SDHCALDIF.INTERFACETOFEB(SCH_1):INS16768030@FECV2_0.CONN_1.NORMAL(CHIPS)':
 'B24':;
NET_NAME
'STARTREADOUT1_D'
 '@SDHCALDIF.TOP(SCH_1):STARTREADOUT1_D':
 C_SIGNAL='@sdhcaldif.top(sch_1):startreadout1_d';
NODE_NAME	U4 D19
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16840578@MY_SCH_LIBRARY.XC7A100TFGG484E.NORMAL(CHIPS)':
 'IO_L14N_T2_SRCC_16':;
NODE_NAME	J10 A23
 '@SDHCALDIF.TOP(SCH_1):INTERFACE TO FEB@SDHCALDIF.INTERFACETOFEB(SCH_1):INS16768030@FECV2_0.CONN_1.NORMAL(CHIPS)':
 'A23':;
NET_NAME
'TRIGEXT_D'
 '@SDHCALDIF.TOP(SCH_1):TRIGEXT_D':
 C_SIGNAL='@sdhcaldif.top(sch_1):trigext_d';
NODE_NAME	U4 B17
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16840578@MY_SCH_LIBRARY.XC7A100TFGG484E.NORMAL(CHIPS)':
 'IO_L11P_T1_SRCC_16':;
NODE_NAME	J10 B16
 '@SDHCALDIF.TOP(SCH_1):INTERFACE TO FEB@SDHCALDIF.INTERFACETOFEB(SCH_1):INS16768030@FECV2_0.CONN_1.NORMAL(CHIPS)':
 'B16':;
NET_NAME
'DOUT1B_D'
 '@SDHCALDIF.TOP(SCH_1):DOUT1B_D':
 C_SIGNAL='@sdhcaldif.top(sch_1):dout1b_d';
NODE_NAME	U4 A18
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16840578@MY_SCH_LIBRARY.XC7A100TFGG484E.NORMAL(CHIPS)':
 'IO_L17P_T2_16':;
NODE_NAME	J10 B18
 '@SDHCALDIF.TOP(SCH_1):INTERFACE TO FEB@SDHCALDIF.INTERFACETOFEB(SCH_1):INS16768030@FECV2_0.CONN_1.NORMAL(CHIPS)':
 'B18':;
NET_NAME
'DOUT2B_D'
 '@SDHCALDIF.TOP(SCH_1):DOUT2B_D':
 C_SIGNAL='@sdhcaldif.top(sch_1):dout2b_d';
NODE_NAME	U4 F18
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16840578@MY_SCH_LIBRARY.XC7A100TFGG484E.NORMAL(CHIPS)':
 'IO_L15P_T2_DQS_16':;
NODE_NAME	J10 A19
 '@SDHCALDIF.TOP(SCH_1):INTERFACE TO FEB@SDHCALDIF.INTERFACETOFEB(SCH_1):INS16768030@FECV2_0.CONN_1.NORMAL(CHIPS)':
 'A19':;
NET_NAME
'N16850555'
 '@SDHCALDIF.TOP(SCH_1):N16850555':
 C_SIGNAL='@sdhcaldif.top(sch_1):n16850555';
NODE_NAME	U4 U6
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16840729@MY_SCH_LIBRARY.XC7A100TFGG484F.NORMAL(CHIPS)':
 'IO_L16P_T2_34':;
NET_NAME
'TRANSMITON1B_D'
 '@SDHCALDIF.TOP(SCH_1):TRANSMITON1B_D':
 C_SIGNAL='@sdhcaldif.top(sch_1):transmiton1b_d';
NODE_NAME	U4 B18
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16840578@MY_SCH_LIBRARY.XC7A100TFGG484E.NORMAL(CHIPS)':
 'IO_L11N_T1_SRCC_16':;
NODE_NAME	J10 B20
 '@SDHCALDIF.TOP(SCH_1):INTERFACE TO FEB@SDHCALDIF.INTERFACETOFEB(SCH_1):INS16768030@FECV2_0.CONN_1.NORMAL(CHIPS)':
 'B20':;
NET_NAME
'N167735740'
 '@SDHCALDIF.TOP(SCH_1):N167735740':
 C_SIGNAL='@sdhcaldif.top(sch_1):n167735740';
NODE_NAME	R38 1
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16773564@MY_SCH_LIBRARY.RESISTOR.NORMAL(CHIPS)':
 '1':;
NODE_NAME	D10 1
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16773666@BGO_FEE_DAQ.LED.NORMAL(CHIPS)':
 'ANODE':;
NET_NAME
'TRANSMITON2B_D'
 '@SDHCALDIF.TOP(SCH_1):TRANSMITON2B_D':
 C_SIGNAL='@sdhcaldif.top(sch_1):transmiton2b_d';
NODE_NAME	U4 C20
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16840578@MY_SCH_LIBRARY.XC7A100TFGG484E.NORMAL(CHIPS)':
 'IO_L19N_T3_VREF_16':;
NODE_NAME	J10 A21
 '@SDHCALDIF.TOP(SCH_1):INTERFACE TO FEB@SDHCALDIF.INTERFACETOFEB(SCH_1):INS16768030@FECV2_0.CONN_1.NORMAL(CHIPS)':
 'A21':;
NET_NAME
'SHELLGND_TYPEC'
 '@SDHCALDIF.TOP(SCH_1):SHELLGND_TYPEC':
 C_SIGNAL='@sdhcaldif.top(sch_1):shellgnd_typec';
NODE_NAME	U7 M1
 '@SDHCALDIF.TOP(SCH_1):INTERFACE TO DAQ@SDHCALDIF.INTERFACETODAQ(SCH_1):INS212646@SDHCALDIF.USBTYPECPLUG_0.NORMAL(CHIPS)':
 'SHELL#M1':;
NODE_NAME	U7 M2
 '@SDHCALDIF.TOP(SCH_1):INTERFACE TO DAQ@SDHCALDIF.INTERFACETODAQ(SCH_1):INS212646@SDHCALDIF.USBTYPECPLUG_0.NORMAL(CHIPS)':
 'SHELL#M2':;
NODE_NAME	U7 M3
 '@SDHCALDIF.TOP(SCH_1):INTERFACE TO DAQ@SDHCALDIF.INTERFACETODAQ(SCH_1):INS212646@SDHCALDIF.USBTYPECPLUG_0.NORMAL(CHIPS)':
 'SHELL#M3':;
NODE_NAME	U7 M4
 '@SDHCALDIF.TOP(SCH_1):INTERFACE TO DAQ@SDHCALDIF.INTERFACETODAQ(SCH_1):INS212646@SDHCALDIF.USBTYPECPLUG_0.NORMAL(CHIPS)':
 'SHELL#M4':;
NODE_NAME	U8 M1
 '@SDHCALDIF.TOP(SCH_1):INTERFACE TO DAQ@SDHCALDIF.INTERFACETODAQ(SCH_1):INS212222@SDHCALDIF.USBTYPECPLUG_0.NORMAL(CHIPS)':
 'SHELL#M1':;
NODE_NAME	U8 M2
 '@SDHCALDIF.TOP(SCH_1):INTERFACE TO DAQ@SDHCALDIF.INTERFACETODAQ(SCH_1):INS212222@SDHCALDIF.USBTYPECPLUG_0.NORMAL(CHIPS)':
 'SHELL#M2':;
NODE_NAME	U8 M3
 '@SDHCALDIF.TOP(SCH_1):INTERFACE TO DAQ@SDHCALDIF.INTERFACETODAQ(SCH_1):INS212222@SDHCALDIF.USBTYPECPLUG_0.NORMAL(CHIPS)':
 'SHELL#M3':;
NODE_NAME	U8 M4
 '@SDHCALDIF.TOP(SCH_1):INTERFACE TO DAQ@SDHCALDIF.INTERFACETODAQ(SCH_1):INS212222@SDHCALDIF.USBTYPECPLUG_0.NORMAL(CHIPS)':
 'SHELL#M4':;
NODE_NAME	R148 2
 '@SDHCALDIF.TOP(SCH_1):INTERFACE TO DAQ@SDHCALDIF.INTERFACETODAQ(SCH_1):INS10949634@BGO_FEE_DAQ.RESISTOR.NORMAL(CHIPS)':
 '2':;
NET_NAME
'DTCC_DATA2OUT_N'
 '@SDHCALDIF.TOP(SCH_1):DTCC_DATA2OUT_N':
 C_SIGNAL='@sdhcaldif.top(sch_1):dtcc_data2out_n';
NODE_NAME	U7 15
 '@SDHCALDIF.TOP(SCH_1):INTERFACE TO DAQ@SDHCALDIF.INTERFACETODAQ(SCH_1):INS212646@SDHCALDIF.USBTYPECPLUG_0.NORMAL(CHIPS)':
 'TX2_N':;
NODE_NAME	U9 5
 '@SDHCALDIF.TOP(SCH_1):INTERFACE TO DAQ@SDHCALDIF.INTERFACETODAQ(SCH_1):INS215699@MY_SCH_LIBRARY.DS90LV049.NORMAL(CHIPS)':
 'DOUT2-':;
NET_NAME
'PROGRAM_B'
 '@SDHCALDIF.TOP(SCH_1):PROGRAM_B':
 C_SIGNAL='@sdhcaldif.top(sch_1):program_b';
NODE_NAME	U4 N12
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16839673@MY_SCH_LIBRARY.XC7A100TFGG484A.NORMAL(CHIPS)':
 'PROGRAM_B_0':;
NODE_NAME	R35 2
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16774078@MY_SCH_LIBRARY.RESISTOR.NORMAL(CHIPS)':
 '2':;
NODE_NAME	BT1 2
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16773618@MY_SCH_LIBRARY.BUTTON.NORMAL(CHIPS)':
 '2':;
NET_NAME
'CHIPSATB_D'
 '@SDHCALDIF.TOP(SCH_1):CHIPSATB_D':
 C_SIGNAL='@sdhcaldif.top(sch_1):chipsatb_d';
NODE_NAME	U4 A19
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16840578@MY_SCH_LIBRARY.XC7A100TFGG484E.NORMAL(CHIPS)':
 'IO_L17N_T2_16':;
NODE_NAME	J10 B22
 '@SDHCALDIF.TOP(SCH_1):INTERFACE TO FEB@SDHCALDIF.INTERFACETOFEB(SCH_1):INS16768030@FECV2_0.CONN_1.NORMAL(CHIPS)':
 'B22':;
NET_NAME
'ENDREADOUT1_D'
 '@SDHCALDIF.TOP(SCH_1):ENDREADOUT1_D':
 C_SIGNAL='@sdhcaldif.top(sch_1):endreadout1_d';
NODE_NAME	U4 F20
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16840578@MY_SCH_LIBRARY.XC7A100TFGG484E.NORMAL(CHIPS)':
 'IO_L18N_T2_16':;
NODE_NAME	J10 A33
 '@SDHCALDIF.TOP(SCH_1):INTERFACE TO FEB@SDHCALDIF.INTERFACETOFEB(SCH_1):INS16768030@FECV2_0.CONN_1.NORMAL(CHIPS)':
 'A33':;
NET_NAME
'DONE'
 '@SDHCALDIF.TOP(SCH_1):DONE':
 C_SIGNAL='@sdhcaldif.top(sch_1):done';
NODE_NAME	U4 G11
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16839673@MY_SCH_LIBRARY.XC7A100TFGG484A.NORMAL(CHIPS)':
 'DONE_0':;
NODE_NAME	R36 2
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16774094@MY_SCH_LIBRARY.RESISTOR.NORMAL(CHIPS)':
 '2':;
NODE_NAME	D9 1
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16773634@BGO_FEE_DAQ.LED.NORMAL(CHIPS)':
 'ANODE':;
NET_NAME
'ENDREADOUT2_D'
 '@SDHCALDIF.TOP(SCH_1):ENDREADOUT2_D':
 C_SIGNAL='@sdhcaldif.top(sch_1):endreadout2_d';
NODE_NAME	U4 A21
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16840578@MY_SCH_LIBRARY.XC7A100TFGG484E.NORMAL(CHIPS)':
 'IO_L21N_T3_DQS_16':;
NODE_NAME	J10 B32
 '@SDHCALDIF.TOP(SCH_1):INTERFACE TO FEB@SDHCALDIF.INTERFACETOFEB(SCH_1):INS16768030@FECV2_0.CONN_1.NORMAL(CHIPS)':
 'B32':;
NET_NAME
'N16850557'
 '@SDHCALDIF.TOP(SCH_1):N16850557':
 C_SIGNAL='@sdhcaldif.top(sch_1):n16850557';
NODE_NAME	U4 V5
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16840729@MY_SCH_LIBRARY.XC7A100TFGG484F.NORMAL(CHIPS)':
 'IO_L16N_T2_34':;
NET_NAME
'SR_OUT_D'
 '@SDHCALDIF.TOP(SCH_1):SR_OUT_D':
 C_SIGNAL='@sdhcaldif.top(sch_1):sr_out_d';
NODE_NAME	U4 F19
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16840578@MY_SCH_LIBRARY.XC7A100TFGG484E.NORMAL(CHIPS)':
 'IO_L18P_T2_16':;
NODE_NAME	J10 A29
 '@SDHCALDIF.TOP(SCH_1):INTERFACE TO FEB@SDHCALDIF.INTERFACETOFEB(SCH_1):INS16768030@FECV2_0.CONN_1.NORMAL(CHIPS)':
 'A29':;
NET_NAME
'FCS_B'
 '@SDHCALDIF.TOP(SCH_1):FCS_B':
 C_SIGNAL='@sdhcaldif.top(sch_1):fcs_b';
NODE_NAME	U6 7
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16773332@MY_SCH_LIBRARY.N25Q128.NORMAL(CHIPS)':
 '\\S':;
NODE_NAME	R30 1
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16773740@MY_SCH_LIBRARY.RESISTOR.NORMAL(CHIPS)':
 '1':;
NODE_NAME	U4 T19
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16840193@MY_SCH_LIBRARY.XC7A100TFGG484C.NORMAL(CHIPS)':
 'IO_L6P_T0_FCS_B_14':;
NET_NAME
'SR_IN_E'
 '@SDHCALDIF.TOP(SCH_1):SR_IN_E':
 C_SIGNAL='@sdhcaldif.top(sch_1):sr_in_e';
NODE_NAME	U4 A16
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16840578@MY_SCH_LIBRARY.XC7A100TFGG484E.NORMAL(CHIPS)':
 'IO_L9N_T1_DQS_16':;
NODE_NAME	J10 B12
 '@SDHCALDIF.TOP(SCH_1):INTERFACE TO FEB@SDHCALDIF.INTERFACETOFEB(SCH_1):INS16768030@FECV2_0.CONN_1.NORMAL(CHIPS)':
 'B12':;
NET_NAME
'D01'
 '@SDHCALDIF.TOP(SCH_1):D01':
 C_SIGNAL='@sdhcaldif.top(sch_1):d01';
NODE_NAME	U6 8
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16773332@MY_SCH_LIBRARY.N25Q128.NORMAL(CHIPS)':
 'DQ1':;
NODE_NAME	U4 R22
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16840193@MY_SCH_LIBRARY.XC7A100TFGG484C.NORMAL(CHIPS)':
 'IO_L1N_T0_D01_DIN_14':;
NET_NAME
'SR_CK_E'
 '@SDHCALDIF.TOP(SCH_1):SR_CK_E':
 C_SIGNAL='@sdhcaldif.top(sch_1):sr_ck_e';
NODE_NAME	U4 D15
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16840578@MY_SCH_LIBRARY.XC7A100TFGG484E.NORMAL(CHIPS)':
 'IO_L6N_T0_VREF_16':;
NODE_NAME	J10 A11
 '@SDHCALDIF.TOP(SCH_1):INTERFACE TO FEB@SDHCALDIF.INTERFACETOFEB(SCH_1):INS16768030@FECV2_0.CONN_1.NORMAL(CHIPS)':
 'A11':;
NET_NAME
'SR_RSTB_E'
 '@SDHCALDIF.TOP(SCH_1):SR_RSTB_E':
 C_SIGNAL='@sdhcaldif.top(sch_1):sr_rstb_e';
NODE_NAME	U4 B15
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16840578@MY_SCH_LIBRARY.XC7A100TFGG484E.NORMAL(CHIPS)':
 'IO_L7P_T1_16':;
NODE_NAME	J10 B10
 '@SDHCALDIF.TOP(SCH_1):INTERFACE TO FEB@SDHCALDIF.INTERFACETOFEB(SCH_1):INS16768030@FECV2_0.CONN_1.NORMAL(CHIPS)':
 'B10':;
NET_NAME
'N16850567'
 '@SDHCALDIF.TOP(SCH_1):N16850567':
 C_SIGNAL='@sdhcaldif.top(sch_1):n16850567';
NODE_NAME	U4 V7
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16840729@MY_SCH_LIBRARY.XC7A100TFGG484F.NORMAL(CHIPS)':
 'IO_L19P_T3_34':;
NET_NAME
'D03'
 '@SDHCALDIF.TOP(SCH_1):D03':
 C_SIGNAL='@sdhcaldif.top(sch_1):d03';
NODE_NAME	R28 1
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16773778@MY_SCH_LIBRARY.RESISTOR.NORMAL(CHIPS)':
 '1':;
NODE_NAME	U6 1
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16773332@MY_SCH_LIBRARY.N25Q128.NORMAL(CHIPS)':
 '\\H\O\L\D/DQ3':;
NODE_NAME	U4 R21
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16840193@MY_SCH_LIBRARY.XC7A100TFGG484C.NORMAL(CHIPS)':
 'IO_L2N_T0_D03_14':;
NET_NAME
'STARTACQ_E'
 '@SDHCALDIF.TOP(SCH_1):STARTACQ_E':
 C_SIGNAL='@sdhcaldif.top(sch_1):startacq_e';
NODE_NAME	U4 A13
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16840578@MY_SCH_LIBRARY.XC7A100TFGG484E.NORMAL(CHIPS)':
 'IO_L10P_T1_16':;
NODE_NAME	J10 B2
 '@SDHCALDIF.TOP(SCH_1):INTERFACE TO FEB@SDHCALDIF.INTERFACETOFEB(SCH_1):INS16768030@FECV2_0.CONN_1.NORMAL(CHIPS)':
 'B2':;
NET_NAME
'D-'
 '@SDHCALDIF.TOP(SCH_1):D-':
 C_SIGNAL='@sdhcaldif.top(sch_1):\d-\';
NODE_NAME	U21 16
 '@SDHCALDIF.TOP(SCH_1):USB 2.0@SDHCALDIF.USB2.0(SCH_1):INS16777421@SDHCAL_DAQ_2V0.CY7C68013A_0.NORMAL(CHIPS)':
 'DMINUS':;
NODE_NAME	U22 2
 '@SDHCALDIF.TOP(SCH_1):USB 2.0@SDHCALDIF.USB2.0(SCH_1):INS16782307@MY_SCH_LIBRARY.MICROUSBMOLEX47590-0001.NORMAL(CHIPS)':
 'D-':;
NET_NAME
'N167735900'
 '@SDHCALDIF.TOP(SCH_1):N167735900':
 C_SIGNAL='@sdhcaldif.top(sch_1):n167735900';
NODE_NAME	R39 1
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16773580@MY_SCH_LIBRARY.RESISTOR.NORMAL(CHIPS)':
 '1':;
NODE_NAME	D9 2
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16773634@BGO_FEE_DAQ.LED.NORMAL(CHIPS)':
 'CATHODE':;
NET_NAME
'STARTREADOUT1_E'
 '@SDHCALDIF.TOP(SCH_1):STARTREADOUT1_E':
 C_SIGNAL='@sdhcaldif.top(sch_1):startreadout1_e';
NODE_NAME	U4 A15
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16840578@MY_SCH_LIBRARY.XC7A100TFGG484E.NORMAL(CHIPS)':
 'IO_L9P_T1_DQS_16':;
NODE_NAME	J10 B8
 '@SDHCALDIF.TOP(SCH_1):INTERFACE TO FEB@SDHCALDIF.INTERFACETOFEB(SCH_1):INS16768030@FECV2_0.CONN_1.NORMAL(CHIPS)':
 'B8':;
NET_NAME
'D+'
 '@SDHCALDIF.TOP(SCH_1):D+':
 C_SIGNAL='@sdhcaldif.top(sch_1):\d+\';
NODE_NAME	U21 15
 '@SDHCALDIF.TOP(SCH_1):USB 2.0@SDHCALDIF.USB2.0(SCH_1):INS16777421@SDHCAL_DAQ_2V0.CY7C68013A_0.NORMAL(CHIPS)':
 'DPLUS':;
NODE_NAME	U22 3
 '@SDHCALDIF.TOP(SCH_1):USB 2.0@SDHCALDIF.USB2.0(SCH_1):INS16782307@MY_SCH_LIBRARY.MICROUSBMOLEX47590-0001.NORMAL(CHIPS)':
 'D+':;
NET_NAME
'VCC1.8VD'
 '@SDHCALDIF.TOP(SCH_1):VCC1.8VD':
 C_SIGNAL='@sdhcaldif.top(sch_1):\vcc1.8vd\';
NODE_NAME	L1 1
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16773962@MY_SCH_LIBRARY.INDUCTOR.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C96 1
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16780982@MY_SCH_LIBRARY.CAPACITOR NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C97 1
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16780998@MY_SCH_LIBRARY.CAPACITOR NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C98 1
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16781006@MY_SCH_LIBRARY.CAPACITOR NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C99 1
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16781014@MY_SCH_LIBRARY.CAPACITOR NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C100 1
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16780990@MY_SCH_LIBRARY.CAPACITOR NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C101 1
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16781022@MY_SCH_LIBRARY.CAPACITOR NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C102 1
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16781030@MY_SCH_LIBRARY.CAPACITOR NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C103 1
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16781038@MY_SCH_LIBRARY.CAPACITOR NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C104 1
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16781054@MY_SCH_LIBRARY.CAPACITOR NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	U4 H12
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16841382@MY_SCH_LIBRARY.XC7A100TFGG484I.NORMAL(CHIPS)':
 'VCCAUX#H12':;
NODE_NAME	U4 K12
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16841382@MY_SCH_LIBRARY.XC7A100TFGG484I.NORMAL(CHIPS)':
 'VCCAUX#K12':;
NODE_NAME	U4 M12
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16841382@MY_SCH_LIBRARY.XC7A100TFGG484I.NORMAL(CHIPS)':
 'VCCAUX#M12':;
NODE_NAME	U4 P12
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16841382@MY_SCH_LIBRARY.XC7A100TFGG484I.NORMAL(CHIPS)':
 'VCCAUX#P12':;
NODE_NAME	U4 R11
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16841382@MY_SCH_LIBRARY.XC7A100TFGG484I.NORMAL(CHIPS)':
 'VCCAUX#R11':;
NODE_NAME	R87 1
 '@SDHCALDIF.TOP(SCH_1):POWER@SDHCALDIF.POWER(SCH_1):INS16788079@MY_SCH_LIBRARY.RESISTOR.NORMAL(CHIPS)':
 '1':;
NODE_NAME	U15 6
 '@SDHCALDIF.TOP(SCH_1):POWER@SDHCALDIF.POWER(SCH_1):INS16796898@MY_SCH_LIBRARY.TPS74401.NORMAL(CHIPS)':
 'IN2':;
NODE_NAME	U15 5
 '@SDHCALDIF.TOP(SCH_1):POWER@SDHCALDIF.POWER(SCH_1):INS16796898@MY_SCH_LIBRARY.TPS74401.NORMAL(CHIPS)':
 'IN1':;
NODE_NAME	U15 7
 '@SDHCALDIF.TOP(SCH_1):POWER@SDHCALDIF.POWER(SCH_1):INS16796898@MY_SCH_LIBRARY.TPS74401.NORMAL(CHIPS)':
 'IN3':;
NODE_NAME	U15 8
 '@SDHCALDIF.TOP(SCH_1):POWER@SDHCALDIF.POWER(SCH_1):INS16796898@MY_SCH_LIBRARY.TPS74401.NORMAL(CHIPS)':
 'IN4':;
NODE_NAME	U15 11
 '@SDHCALDIF.TOP(SCH_1):POWER@SDHCALDIF.POWER(SCH_1):INS16796898@MY_SCH_LIBRARY.TPS74401.NORMAL(CHIPS)':
 'EN':;
NODE_NAME	U17 6
 '@SDHCALDIF.TOP(SCH_1):POWER@SDHCALDIF.POWER(SCH_1):INS16796968@MY_SCH_LIBRARY.TPS74401.NORMAL(CHIPS)':
 'IN2':;
NODE_NAME	U17 5
 '@SDHCALDIF.TOP(SCH_1):POWER@SDHCALDIF.POWER(SCH_1):INS16796968@MY_SCH_LIBRARY.TPS74401.NORMAL(CHIPS)':
 'IN1':;
NODE_NAME	U17 7
 '@SDHCALDIF.TOP(SCH_1):POWER@SDHCALDIF.POWER(SCH_1):INS16796968@MY_SCH_LIBRARY.TPS74401.NORMAL(CHIPS)':
 'IN3':;
NODE_NAME	U17 8
 '@SDHCALDIF.TOP(SCH_1):POWER@SDHCALDIF.POWER(SCH_1):INS16796968@MY_SCH_LIBRARY.TPS74401.NORMAL(CHIPS)':
 'IN4':;
NODE_NAME	C135 1
 '@SDHCALDIF.TOP(SCH_1):POWER@SDHCALDIF.POWER(SCH_1):INS16797092@MY_SCH_LIBRARY.CAPACITOR NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C141 1
 '@SDHCALDIF.TOP(SCH_1):POWER@SDHCALDIF.POWER(SCH_1):INS16797082@MY_SCH_LIBRARY.CAPACITOR NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	R85 1
 '@SDHCALDIF.TOP(SCH_1):POWER@SDHCALDIF.POWER(SCH_1):INS16788839@MY_SCH_LIBRARY.RESISTOR.NORMAL(CHIPS)':
 '1':;
NODE_NAME	R91 1
 '@SDHCALDIF.TOP(SCH_1):POWER@SDHCALDIF.POWER(SCH_1):INS16810010@MY_SCH_LIBRARY.RESISTOR.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C153 1
 '@SDHCALDIF.TOP(SCH_1):POWER@SDHCALDIF.POWER(SCH_1):INS16804549@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	L5 1
 '@SDHCALDIF.TOP(SCH_1):POWER@SDHCALDIF.POWER(SCH_1):INS16802860@ADAM.INDUCTOR_1.NORMAL(CHIPS)':
 '1':;
NODE_NAME	TP6 1
 '@SDHCALDIF.TOP(SCH_1):POWER@SDHCALDIF.POWER(SCH_1):INS16823010@BGO_FEE_DAQ.T POINT A.NORMAL(CHIPS)':
 'TP':;
NET_NAME
'STARTREADOUT2_E'
 '@SDHCALDIF.TOP(SCH_1):STARTREADOUT2_E':
 C_SIGNAL='@sdhcaldif.top(sch_1):startreadout2_e';
NODE_NAME	U4 C15
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16840578@MY_SCH_LIBRARY.XC7A100TFGG484E.NORMAL(CHIPS)':
 'IO_L3N_T0_DQS_16':;
NODE_NAME	J10 A9
 '@SDHCALDIF.TOP(SCH_1):INTERFACE TO FEB@SDHCALDIF.INTERFACETOFEB(SCH_1):INS16768030@FECV2_0.CONN_1.NORMAL(CHIPS)':
 'A9':;
NET_NAME
'N16774240'
 '@SDHCALDIF.TOP(SCH_1):N16774240':
 C_SIGNAL='@sdhcaldif.top(sch_1):n16774240';
NODE_NAME	R32 1
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16774202@MY_SCH_LIBRARY.RESISTOR.NORMAL(CHIPS)':
 '1':;
NODE_NAME	J8 6
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16773388@MY_SCH_LIBRARY.JTAG-14PIN.NORMAL(CHIPS)':
 'TCK':;
NET_NAME
'TRIGEXT_E'
 '@SDHCALDIF.TOP(SCH_1):TRIGEXT_E':
 C_SIGNAL='@sdhcaldif.top(sch_1):trigext_e';
NODE_NAME	U4 F13
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16840578@MY_SCH_LIBRARY.XC7A100TFGG484E.NORMAL(CHIPS)':
 'IO_L1P_T0_16':;
NODE_NAME	J10 A1
 '@SDHCALDIF.TOP(SCH_1):INTERFACE TO FEB@SDHCALDIF.INTERFACETOFEB(SCH_1):INS16768030@FECV2_0.CONN_1.NORMAL(CHIPS)':
 'A1':;
NET_NAME
'D00'
 '@SDHCALDIF.TOP(SCH_1):D00':
 C_SIGNAL='@sdhcaldif.top(sch_1):d00';
NODE_NAME	U6 15
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16773332@MY_SCH_LIBRARY.N25Q128.NORMAL(CHIPS)':
 'DQ0':;
NODE_NAME	U4 P22
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16840193@MY_SCH_LIBRARY.XC7A100TFGG484C.NORMAL(CHIPS)':
 'IO_L1P_T0_D00_MOSI_14':;
NET_NAME
'DOUT1B_E'
 '@SDHCALDIF.TOP(SCH_1):DOUT1B_E':
 C_SIGNAL='@sdhcaldif.top(sch_1):dout1b_e';
NODE_NAME	U4 E13
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16840578@MY_SCH_LIBRARY.XC7A100TFGG484E.NORMAL(CHIPS)':
 'IO_L4P_T0_16':;
NODE_NAME	J10 A3
 '@SDHCALDIF.TOP(SCH_1):INTERFACE TO FEB@SDHCALDIF.INTERFACETOFEB(SCH_1):INS16768030@FECV2_0.CONN_1.NORMAL(CHIPS)':
 'A3':;
NET_NAME
'N16850547'
 '@SDHCALDIF.TOP(SCH_1):N16850547':
 C_SIGNAL='@sdhcaldif.top(sch_1):n16850547';
NODE_NAME	U4 T5
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16840729@MY_SCH_LIBRARY.XC7A100TFGG484F.NORMAL(CHIPS)':
 'IO_L14P_T2_SRCC_34':;
NET_NAME
'GND'
 '@SDHCALDIF.TOP(SCH_1):GND':
 C_SIGNAL='@sdhcaldif.top(sch_1):gnd';
NODE_NAME	C76 2
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16793377@MY_SCH_LIBRARY.CAPACITOR NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C74 2
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16793389@MY_SCH_LIBRARY.CAPACITOR NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C75 2
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16793369@MY_SCH_LIBRARY.CAPACITOR NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C78 2
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16793415@MY_SCH_LIBRARY.CAPACITOR NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C77 2
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16793423@MY_SCH_LIBRARY.CAPACITOR NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C79 2
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16793407@MY_SCH_LIBRARY.CAPACITOR NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	U4 D9
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16841050@MY_SCH_LIBRARY.XC7A100TFGG484H.NORMAL(CHIPS)':
 'MGTPRXP3_216':;
NODE_NAME	U4 C9
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16841050@MY_SCH_LIBRARY.XC7A100TFGG484H.NORMAL(CHIPS)':
 'MGTPRXN3_216':;
NODE_NAME	U4 B10
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16841050@MY_SCH_LIBRARY.XC7A100TFGG484H.NORMAL(CHIPS)':
 'MGTPRXP2_216':;
NODE_NAME	U4 A10
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16841050@MY_SCH_LIBRARY.XC7A100TFGG484H.NORMAL(CHIPS)':
 'MGTPRXN2_216':;
NODE_NAME	U4 C11
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16841050@MY_SCH_LIBRARY.XC7A100TFGG484H.NORMAL(CHIPS)':
 'MGTPRXN1_216':;
NODE_NAME	U4 D11
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16841050@MY_SCH_LIBRARY.XC7A100TFGG484H.NORMAL(CHIPS)':
 'MGTPRXP1_216':;
NODE_NAME	J8 1
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16773388@MY_SCH_LIBRARY.JTAG-14PIN.NORMAL(CHIPS)':
 'G1':;
NODE_NAME	J8 3
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16773388@MY_SCH_LIBRARY.JTAG-14PIN.NORMAL(CHIPS)':
 'G2':;
NODE_NAME	J8 5
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16773388@MY_SCH_LIBRARY.JTAG-14PIN.NORMAL(CHIPS)':
 'G3':;
NODE_NAME	J8 7
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16773388@MY_SCH_LIBRARY.JTAG-14PIN.NORMAL(CHIPS)':
 'G4':;
NODE_NAME	J8 9
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16773388@MY_SCH_LIBRARY.JTAG-14PIN.NORMAL(CHIPS)':
 'G5':;
NODE_NAME	J8 11
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16773388@MY_SCH_LIBRARY.JTAG-14PIN.NORMAL(CHIPS)':
 'G6':;
NODE_NAME	J8 13
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16773388@MY_SCH_LIBRARY.JTAG-14PIN.NORMAL(CHIPS)':
 'G7':;
NODE_NAME	U4 K9
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16839673@MY_SCH_LIBRARY.XC7A100TFGG484A.NORMAL(CHIPS)':
 'GNDADC_0':;
NODE_NAME	U4 M10
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16839673@MY_SCH_LIBRARY.XC7A100TFGG484A.NORMAL(CHIPS)':
 'VREFP_0':;
NODE_NAME	BT1 1
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16773618@MY_SCH_LIBRARY.BUTTON.NORMAL(CHIPS)':
 '1':;
NODE_NAME	R39 2
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16773580@MY_SCH_LIBRARY.RESISTOR.NORMAL(CHIPS)':
 '2':;
NODE_NAME	U6 10
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16773332@MY_SCH_LIBRARY.N25Q128.NORMAL(CHIPS)':
 'VSS':;
NODE_NAME	C71 2
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16773844@MY_SCH_LIBRARY.CAPACITOR NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C73 2
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16773864@MY_SCH_LIBRARY.CAPACITOR POL.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C70 2
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16773892@MY_SCH_LIBRARY.CAPACITOR NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C72 2
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16773920@MY_SCH_LIBRARY.CAPACITOR NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	U4 U10
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16839673@MY_SCH_LIBRARY.XC7A100TFGG484A.NORMAL(CHIPS)':
 'M1_0':;
NODE_NAME	U4 U9
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16839673@MY_SCH_LIBRARY.XC7A100TFGG484A.NORMAL(CHIPS)':
 'M2_0':;
NODE_NAME	C68 2
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16774014@MY_SCH_LIBRARY.CAPACITOR NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C69 2
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16774030@MY_SCH_LIBRARY.CAPACITOR NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	U4 L9
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16839673@MY_SCH_LIBRARY.XC7A100TFGG484A.NORMAL(CHIPS)':
 'VREFN_0':;
NODE_NAME	U4 N10
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16839673@MY_SCH_LIBRARY.XC7A100TFGG484A.NORMAL(CHIPS)':
 'DXP_0':;
NODE_NAME	U4 N9
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16839673@MY_SCH_LIBRARY.XC7A100TFGG484A.NORMAL(CHIPS)':
 'DXN_0':;
NODE_NAME	U4 L10
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16839673@MY_SCH_LIBRARY.XC7A100TFGG484A.NORMAL(CHIPS)':
 'VP_0':;
NODE_NAME	U4 M9
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16839673@MY_SCH_LIBRARY.XC7A100TFGG484A.NORMAL(CHIPS)':
 'VN_0':;
NODE_NAME	U4 E12
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16839673@MY_SCH_LIBRARY.XC7A100TFGG484A.NORMAL(CHIPS)':
 'VCCBATT_0':;
NODE_NAME	U5 2
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16774627@BGO_FEE_DAQ.OSCILLATOR_1.NORMAL(CHIPS)':
 'GND':;
NODE_NAME	C62 2
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16774727@MY_SCH_LIBRARY.CAPACITOR POL.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C61 2
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16774691@MY_SCH_LIBRARY.CAPACITOR NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C60 2
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16774675@MY_SCH_LIBRARY.CAPACITOR NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C63 2
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16810303@MY_SCH_LIBRARY.CAPACITOR POL.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C65 1
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16810283@MY_SCH_LIBRARY.CAPACITOR NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C64 1
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16810275@MY_SCH_LIBRARY.CAPACITOR NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	OSC1 3
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16810263@MY_SCH_LIBRARY.SIT9102.NORMAL(CHIPS)':
 'GND':;
NODE_NAME	C46 2
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16806980@MY_SCH_LIBRARY.CAPACITOR NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C47 2
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16807058@MY_SCH_LIBRARY.CAPACITOR NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C49 2
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16805989@MY_SCH_LIBRARY.CAPACITOR NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C50 2
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16806005@MY_SCH_LIBRARY.CAPACITOR POL.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C48 2
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16806013@MY_SCH_LIBRARY.CAPACITOR NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C44 2
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16806826@MY_SCH_LIBRARY.CAPACITOR NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C45 2
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16806902@MY_SCH_LIBRARY.CAPACITOR NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C42 2
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16806059@MY_SCH_LIBRARY.CAPACITOR NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C43 2
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16806751@MY_SCH_LIBRARY.CAPACITOR NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C55 2
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16807388@MY_SCH_LIBRARY.CAPACITOR NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C56 2
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16807396@MY_SCH_LIBRARY.CAPACITOR NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C58 2
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16806118@MY_SCH_LIBRARY.CAPACITOR NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C59 2
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16806134@MY_SCH_LIBRARY.CAPACITOR POL.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C57 2
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16806152@MY_SCH_LIBRARY.CAPACITOR NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C53 2
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16807372@MY_SCH_LIBRARY.CAPACITOR NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C54 2
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16807380@MY_SCH_LIBRARY.CAPACITOR NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C51 2
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16807356@MY_SCH_LIBRARY.CAPACITOR NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C52 2
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16807364@MY_SCH_LIBRARY.CAPACITOR NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C28 2
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16797725@MY_SCH_LIBRARY.CAPACITOR NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C29 2
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16797749@MY_SCH_LIBRARY.CAPACITOR NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C26 2
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16797733@MY_SCH_LIBRARY.CAPACITOR NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C27 2
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16797717@MY_SCH_LIBRARY.CAPACITOR NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C31 2
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16797741@MY_SCH_LIBRARY.CAPACITOR NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C32 2
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16797779@MY_SCH_LIBRARY.CAPACITOR POL.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C30 2
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16797763@MY_SCH_LIBRARY.CAPACITOR NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C24 2
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16797825@MY_SCH_LIBRARY.CAPACITOR NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C25 2
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16797813@MY_SCH_LIBRARY.CAPACITOR NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C38 2
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16798742@MY_SCH_LIBRARY.CAPACITOR NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C37 2
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16798734@MY_SCH_LIBRARY.CAPACITOR NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C39 2
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16798349@MY_SCH_LIBRARY.CAPACITOR NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C41 2
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16798357@MY_SCH_LIBRARY.CAPACITOR POL.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C40 2
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16798341@MY_SCH_LIBRARY.CAPACITOR NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C36 2
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16798718@MY_SCH_LIBRARY.CAPACITOR NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C35 2
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16798726@MY_SCH_LIBRARY.CAPACITOR NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C34 2
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16798750@MY_SCH_LIBRARY.CAPACITOR NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C33 2
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16798758@MY_SCH_LIBRARY.CAPACITOR NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C7 2
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16800162@MY_SCH_LIBRARY.CAPACITOR NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C8 2
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16800138@MY_SCH_LIBRARY.CAPACITOR NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C9 2
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16800130@MY_SCH_LIBRARY.CAPACITOR NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C10 2
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16800146@MY_SCH_LIBRARY.CAPACITOR NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C11 2
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16800154@MY_SCH_LIBRARY.CAPACITOR NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C12 2
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16800122@MY_SCH_LIBRARY.CAPACITOR NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C13 2
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16800114@MY_SCH_LIBRARY.CAPACITOR NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C14 2
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16799465@MY_SCH_LIBRARY.CAPACITOR POL.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C16 2
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16800770@MY_SCH_LIBRARY.CAPACITOR NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C17 2
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16800746@MY_SCH_LIBRARY.CAPACITOR NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C18 2
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16800738@MY_SCH_LIBRARY.CAPACITOR NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C19 2
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16800754@MY_SCH_LIBRARY.CAPACITOR NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C20 2
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16800762@MY_SCH_LIBRARY.CAPACITOR NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C21 2
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16800730@MY_SCH_LIBRARY.CAPACITOR NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C22 2
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16800722@MY_SCH_LIBRARY.CAPACITOR NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C23 2
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16799576@MY_SCH_LIBRARY.CAPACITOR POL.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C15 2
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16800778@MY_SCH_LIBRARY.CAPACITOR NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	R150 1
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16859395@BGO_FEE_DAQ.RESISTOR.NORMAL(CHIPS)':
 '1':;
NODE_NAME	R17 2
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16777543@MY_SCH_LIBRARY.RESISTOR.NORMAL(CHIPS)':
 '2':;
NODE_NAME	R26 2
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16777148@MY_SCH_LIBRARY.RESISTOR.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C4 1
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16777375@MY_SCH_LIBRARY.CAPACITOR NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	U1 2
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16777407@MY_SCH_LIBRARY.SN74LVC1T45.NORMAL(CHIPS)':
 'GND':;
NODE_NAME	C6 1
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16775861@MY_SCH_LIBRARY.CAPACITOR NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	J2 2
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16777188@BGO_FEE_DAQ.LEMO.NORMAL(CHIPS)':
 '2':;
NODE_NAME	J2 5
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16777188@BGO_FEE_DAQ.LEMO.NORMAL(CHIPS)':
 '5':;
NODE_NAME	J2 4
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16777188@BGO_FEE_DAQ.LEMO.NORMAL(CHIPS)':
 '4':;
NODE_NAME	J2 3
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16777188@BGO_FEE_DAQ.LEMO.NORMAL(CHIPS)':
 '3':;
NODE_NAME	U2 2
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16777305@MY_SCH_LIBRARY.SN74LVC1T45.NORMAL(CHIPS)':
 'GND':;
NODE_NAME	J7 2
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16777248@BGO_FEE_DAQ.LEMO.NORMAL(CHIPS)':
 '2':;
NODE_NAME	J7 5
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16777248@BGO_FEE_DAQ.LEMO.NORMAL(CHIPS)':
 '5':;
NODE_NAME	J7 3
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16777248@BGO_FEE_DAQ.LEMO.NORMAL(CHIPS)':
 '3':;
NODE_NAME	J7 4
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16777248@BGO_FEE_DAQ.LEMO.NORMAL(CHIPS)':
 '4':;
NODE_NAME	U3 2
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16777487@MY_SCH_LIBRARY.SN74LVC1T45.NORMAL(CHIPS)':
 'GND':;
NODE_NAME	J5 4
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16775797@BGO_FEE_DAQ.LEMO.NORMAL(CHIPS)':
 '4':;
NODE_NAME	J5 2
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16775797@BGO_FEE_DAQ.LEMO.NORMAL(CHIPS)':
 '2':;
NODE_NAME	J5 5
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16775797@BGO_FEE_DAQ.LEMO.NORMAL(CHIPS)':
 '5':;
NODE_NAME	J5 3
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16775797@BGO_FEE_DAQ.LEMO.NORMAL(CHIPS)':
 '3':;
NODE_NAME	J3 2
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16777471@BGO_FEE_DAQ.LEMO.NORMAL(CHIPS)':
 '2':;
NODE_NAME	J3 5
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16777471@BGO_FEE_DAQ.LEMO.NORMAL(CHIPS)':
 '5':;
NODE_NAME	J3 4
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16777471@BGO_FEE_DAQ.LEMO.NORMAL(CHIPS)':
 '4':;
NODE_NAME	J3 3
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16777471@BGO_FEE_DAQ.LEMO.NORMAL(CHIPS)':
 '3':;
NODE_NAME	J1 4
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16777527@BGO_FEE_DAQ.LEMO.NORMAL(CHIPS)':
 '4':;
NODE_NAME	J1 2
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16777527@BGO_FEE_DAQ.LEMO.NORMAL(CHIPS)':
 '2':;
NODE_NAME	J1 5
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16777527@BGO_FEE_DAQ.LEMO.NORMAL(CHIPS)':
 '5':;
NODE_NAME	J1 3
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16777527@BGO_FEE_DAQ.LEMO.NORMAL(CHIPS)':
 '3':;
NODE_NAME	C2 2
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16777168@MY_SCH_LIBRARY.CAPACITOR NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	J6 4
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16775901@BGO_FEE_DAQ.LEMO.NORMAL(CHIPS)':
 '4':;
NODE_NAME	J6 2
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16775901@BGO_FEE_DAQ.LEMO.NORMAL(CHIPS)':
 '2':;
NODE_NAME	J6 5
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16775901@BGO_FEE_DAQ.LEMO.NORMAL(CHIPS)':
 '5':;
NODE_NAME	J6 3
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16775901@BGO_FEE_DAQ.LEMO.NORMAL(CHIPS)':
 '3':;
NODE_NAME	J4 2
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16775829@BGO_FEE_DAQ.LEMO.NORMAL(CHIPS)':
 '2':;
NODE_NAME	J4 5
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16775829@BGO_FEE_DAQ.LEMO.NORMAL(CHIPS)':
 '5':;
NODE_NAME	J4 4
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16775829@BGO_FEE_DAQ.LEMO.NORMAL(CHIPS)':
 '4':;
NODE_NAME	J4 3
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16775829@BGO_FEE_DAQ.LEMO.NORMAL(CHIPS)':
 '3':;
NODE_NAME	R1 1
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16777128@MY_SCH_LIBRARY.RESISTOR.NORMAL(CHIPS)':
 '1':;
NODE_NAME	R2 1
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16819195@MY_SCH_LIBRARY.RESISTOR.NORMAL(CHIPS)':
 '1':;
NODE_NAME	R3 1
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16819297@MY_SCH_LIBRARY.RESISTOR.NORMAL(CHIPS)':
 '1':;
NODE_NAME	R4 1
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16819397@MY_SCH_LIBRARY.RESISTOR.NORMAL(CHIPS)':
 '1':;
NODE_NAME	R5 1
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16819497@MY_SCH_LIBRARY.RESISTOR.NORMAL(CHIPS)':
 '1':;
NODE_NAME	R6 1
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16819597@MY_SCH_LIBRARY.RESISTOR.NORMAL(CHIPS)':
 '1':;
NODE_NAME	R7 1
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16819698@MY_SCH_LIBRARY.RESISTOR.NORMAL(CHIPS)':
 '1':;
NODE_NAME	R8 1
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16819799@MY_SCH_LIBRARY.RESISTOR.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C1 1
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16826576@MY_SCH_LIBRARY.CAPACITOR NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C5 1
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16827171@MY_SCH_LIBRARY.CAPACITOR NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C3 1
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16827348@MY_SCH_LIBRARY.CAPACITOR NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C80 2
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16780706@MY_SCH_LIBRARY.CAPACITOR POL.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C81 2
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16780818@MY_SCH_LIBRARY.CAPACITOR NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C82 2
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16780810@MY_SCH_LIBRARY.CAPACITOR NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C83 2
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16780802@MY_SCH_LIBRARY.CAPACITOR NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C84 2
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16780714@MY_SCH_LIBRARY.CAPACITOR NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C85 2
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16780786@MY_SCH_LIBRARY.CAPACITOR NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C86 2
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16780794@MY_SCH_LIBRARY.CAPACITOR NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C87 2
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16780722@MY_SCH_LIBRARY.CAPACITOR NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C88 2
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16780730@MY_SCH_LIBRARY.CAPACITOR NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C89 2
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16780738@MY_SCH_LIBRARY.CAPACITOR NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C90 2
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16780746@MY_SCH_LIBRARY.CAPACITOR NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C91 2
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16780754@MY_SCH_LIBRARY.CAPACITOR NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C92 2
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16780762@MY_SCH_LIBRARY.CAPACITOR NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C93 2
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16780770@MY_SCH_LIBRARY.CAPACITOR NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C94 2
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16780778@MY_SCH_LIBRARY.CAPACITOR NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C95 2
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16780921@MY_SCH_LIBRARY.CAPACITOR POL.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C105 2
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16780929@MY_SCH_LIBRARY.CAPACITOR NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C106 2
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16780937@MY_SCH_LIBRARY.CAPACITOR NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C107 2
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16780945@MY_SCH_LIBRARY.CAPACITOR NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C96 2
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16780982@MY_SCH_LIBRARY.CAPACITOR NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C97 2
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16780998@MY_SCH_LIBRARY.CAPACITOR NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C98 2
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16781006@MY_SCH_LIBRARY.CAPACITOR NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C99 2
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16781014@MY_SCH_LIBRARY.CAPACITOR NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C100 2
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16780990@MY_SCH_LIBRARY.CAPACITOR NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C101 2
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16781022@MY_SCH_LIBRARY.CAPACITOR NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C102 2
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16781030@MY_SCH_LIBRARY.CAPACITOR NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C103 2
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16781038@MY_SCH_LIBRARY.CAPACITOR NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C104 2
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16781054@MY_SCH_LIBRARY.CAPACITOR NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	U4 Y15
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16841382@MY_SCH_LIBRARY.XC7A100TFGG484I.NORMAL(CHIPS)':
 'GND#Y15':;
NODE_NAME	U4 Y5
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16841382@MY_SCH_LIBRARY.XC7A100TFGG484I.NORMAL(CHIPS)':
 'GND#Y5':;
NODE_NAME	U4 D8
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16841382@MY_SCH_LIBRARY.XC7A100TFGG484I.NORMAL(CHIPS)':
 'GND#D8':;
NODE_NAME	U4 A2
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16841382@MY_SCH_LIBRARY.XC7A100TFGG484I.NORMAL(CHIPS)':
 'GND#A2':;
NODE_NAME	U4 W18
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16841382@MY_SCH_LIBRARY.XC7A100TFGG484I.NORMAL(CHIPS)':
 'GND#W18':;
NODE_NAME	U4 W8
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16841382@MY_SCH_LIBRARY.XC7A100TFGG484I.NORMAL(CHIPS)':
 'GND#W8':;
NODE_NAME	U4 V21
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16841382@MY_SCH_LIBRARY.XC7A100TFGG484I.NORMAL(CHIPS)':
 'GND#V21':;
NODE_NAME	U4 V11
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16841382@MY_SCH_LIBRARY.XC7A100TFGG484I.NORMAL(CHIPS)':
 'GND#V11':;
NODE_NAME	U4 V1
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16841382@MY_SCH_LIBRARY.XC7A100TFGG484I.NORMAL(CHIPS)':
 'GND#V1':;
NODE_NAME	U4 U14
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16841382@MY_SCH_LIBRARY.XC7A100TFGG484I.NORMAL(CHIPS)':
 'GND#U14':;
NODE_NAME	U4 U4
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16841382@MY_SCH_LIBRARY.XC7A100TFGG484I.NORMAL(CHIPS)':
 'GND#U4':;
NODE_NAME	U4 T17
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16841382@MY_SCH_LIBRARY.XC7A100TFGG484I.NORMAL(CHIPS)':
 'GND#T17':;
NODE_NAME	U4 T11
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16841382@MY_SCH_LIBRARY.XC7A100TFGG484I.NORMAL(CHIPS)':
 'GND#T11':;
NODE_NAME	U4 T9
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16841382@MY_SCH_LIBRARY.XC7A100TFGG484I.NORMAL(CHIPS)':
 'GND#T9':;
NODE_NAME	U4 T7
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16841382@MY_SCH_LIBRARY.XC7A100TFGG484I.NORMAL(CHIPS)':
 'GND#T7':;
NODE_NAME	U4 R20
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16841382@MY_SCH_LIBRARY.XC7A100TFGG484I.NORMAL(CHIPS)':
 'GND#R20':;
NODE_NAME	U4 R12
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16841382@MY_SCH_LIBRARY.XC7A100TFGG484I.NORMAL(CHIPS)':
 'GND#R12':;
NODE_NAME	U4 R10
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16841382@MY_SCH_LIBRARY.XC7A100TFGG484I.NORMAL(CHIPS)':
 'GND#R10':;
NODE_NAME	U4 R8
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16841382@MY_SCH_LIBRARY.XC7A100TFGG484I.NORMAL(CHIPS)':
 'GND#R8':;
NODE_NAME	U4 P13
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16841382@MY_SCH_LIBRARY.XC7A100TFGG484I.NORMAL(CHIPS)':
 'GND#P13':;
NODE_NAME	U4 P11
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16841382@MY_SCH_LIBRARY.XC7A100TFGG484I.NORMAL(CHIPS)':
 'GND#P11':;
NODE_NAME	U4 P9
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16841382@MY_SCH_LIBRARY.XC7A100TFGG484I.NORMAL(CHIPS)':
 'GND#P9':;
NODE_NAME	U4 P7
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16841382@MY_SCH_LIBRARY.XC7A100TFGG484I.NORMAL(CHIPS)':
 'GND#P7':;
NODE_NAME	U4 P3
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16841382@MY_SCH_LIBRARY.XC7A100TFGG484I.NORMAL(CHIPS)':
 'GND#P3':;
NODE_NAME	U4 N16
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16841382@MY_SCH_LIBRARY.XC7A100TFGG484I.NORMAL(CHIPS)':
 'GND#N16':;
NODE_NAME	U4 N8
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16841382@MY_SCH_LIBRARY.XC7A100TFGG484I.NORMAL(CHIPS)':
 'GND#N8':;
NODE_NAME	U4 N6
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16841382@MY_SCH_LIBRARY.XC7A100TFGG484I.NORMAL(CHIPS)':
 'GND#N6':;
NODE_NAME	U4 M19
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16841382@MY_SCH_LIBRARY.XC7A100TFGG484I.NORMAL(CHIPS)':
 'GND#M19':;
NODE_NAME	U4 M11
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16841382@MY_SCH_LIBRARY.XC7A100TFGG484I.NORMAL(CHIPS)':
 'GND#M11':;
NODE_NAME	U4 M7
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16841382@MY_SCH_LIBRARY.XC7A100TFGG484I.NORMAL(CHIPS)':
 'GND#M7':;
NODE_NAME	U4 L22
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16841382@MY_SCH_LIBRARY.XC7A100TFGG484I.NORMAL(CHIPS)':
 'GND#L22':;
NODE_NAME	U4 L8
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16841382@MY_SCH_LIBRARY.XC7A100TFGG484I.NORMAL(CHIPS)':
 'GND#L8':;
NODE_NAME	U4 L2
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16841382@MY_SCH_LIBRARY.XC7A100TFGG484I.NORMAL(CHIPS)':
 'GND#L2':;
NODE_NAME	U4 K15
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16841382@MY_SCH_LIBRARY.XC7A100TFGG484I.NORMAL(CHIPS)':
 'GND#K15':;
NODE_NAME	U4 A3
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16841382@MY_SCH_LIBRARY.XC7A100TFGG484I.NORMAL(CHIPS)':
 'GND#A3':;
NODE_NAME	U4 A5
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16841382@MY_SCH_LIBRARY.XC7A100TFGG484I.NORMAL(CHIPS)':
 'GND#A5':;
NODE_NAME	U4 A7
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16841382@MY_SCH_LIBRARY.XC7A100TFGG484I.NORMAL(CHIPS)':
 'GND#A7':;
NODE_NAME	U4 A9
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16841382@MY_SCH_LIBRARY.XC7A100TFGG484I.NORMAL(CHIPS)':
 'GND#A9':;
NODE_NAME	U4 A11
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16841382@MY_SCH_LIBRARY.XC7A100TFGG484I.NORMAL(CHIPS)':
 'GND#A11':;
NODE_NAME	U4 A12
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16841382@MY_SCH_LIBRARY.XC7A100TFGG484I.NORMAL(CHIPS)':
 'GND#A12':;
NODE_NAME	U4 A22
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16841382@MY_SCH_LIBRARY.XC7A100TFGG484I.NORMAL(CHIPS)':
 'GND#A22':;
NODE_NAME	U4 AA2
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16841382@MY_SCH_LIBRARY.XC7A100TFGG484I.NORMAL(CHIPS)':
 'GND#AA2':;
NODE_NAME	U4 AA12
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16841382@MY_SCH_LIBRARY.XC7A100TFGG484I.NORMAL(CHIPS)':
 'GND#AA12':;
NODE_NAME	U4 AA22
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16841382@MY_SCH_LIBRARY.XC7A100TFGG484I.NORMAL(CHIPS)':
 'GND#AA22':;
NODE_NAME	U4 AB9
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16841382@MY_SCH_LIBRARY.XC7A100TFGG484I.NORMAL(CHIPS)':
 'GND#AB9':;
NODE_NAME	U4 AB19
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16841382@MY_SCH_LIBRARY.XC7A100TFGG484I.NORMAL(CHIPS)':
 'GND#AB19':;
NODE_NAME	U4 B3
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16841382@MY_SCH_LIBRARY.XC7A100TFGG484I.NORMAL(CHIPS)':
 'GND#B3':;
NODE_NAME	U4 B12
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16841382@MY_SCH_LIBRARY.XC7A100TFGG484I.NORMAL(CHIPS)':
 'GND#B12':;
NODE_NAME	U4 B19
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16841382@MY_SCH_LIBRARY.XC7A100TFGG484I.NORMAL(CHIPS)':
 'GND#B19':;
NODE_NAME	U4 C3
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16841382@MY_SCH_LIBRARY.XC7A100TFGG484I.NORMAL(CHIPS)':
 'GND#C3':;
NODE_NAME	U4 C6
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16841382@MY_SCH_LIBRARY.XC7A100TFGG484I.NORMAL(CHIPS)':
 'GND#C6':;
NODE_NAME	U4 C10
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16841382@MY_SCH_LIBRARY.XC7A100TFGG484I.NORMAL(CHIPS)':
 'GND#C10':;
NODE_NAME	U4 C12
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16841382@MY_SCH_LIBRARY.XC7A100TFGG484I.NORMAL(CHIPS)':
 'GND#C12':;
NODE_NAME	U4 C16
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16841382@MY_SCH_LIBRARY.XC7A100TFGG484I.NORMAL(CHIPS)':
 'GND#C16':;
NODE_NAME	U4 D3
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16841382@MY_SCH_LIBRARY.XC7A100TFGG484I.NORMAL(CHIPS)':
 'GND#D3':;
NODE_NAME	U4 D4
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16841382@MY_SCH_LIBRARY.XC7A100TFGG484I.NORMAL(CHIPS)':
 'GND#D4':;
NODE_NAME	U4 D12
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16841382@MY_SCH_LIBRARY.XC7A100TFGG484I.NORMAL(CHIPS)':
 'GND#D12':;
NODE_NAME	U4 D13
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16841382@MY_SCH_LIBRARY.XC7A100TFGG484I.NORMAL(CHIPS)':
 'GND#D13':;
NODE_NAME	U4 E4
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16841382@MY_SCH_LIBRARY.XC7A100TFGG484I.NORMAL(CHIPS)':
 'GND#E4':;
NODE_NAME	U4 E5
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16841382@MY_SCH_LIBRARY.XC7A100TFGG484I.NORMAL(CHIPS)':
 'GND#E5':;
NODE_NAME	U4 E7
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16841382@MY_SCH_LIBRARY.XC7A100TFGG484I.NORMAL(CHIPS)':
 'GND#E7':;
NODE_NAME	U4 E9
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16841382@MY_SCH_LIBRARY.XC7A100TFGG484I.NORMAL(CHIPS)':
 'GND#E9':;
NODE_NAME	U4 E11
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16841382@MY_SCH_LIBRARY.XC7A100TFGG484I.NORMAL(CHIPS)':
 'GND#E11':;
NODE_NAME	U4 E20
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16841382@MY_SCH_LIBRARY.XC7A100TFGG484I.NORMAL(CHIPS)':
 'GND#E20':;
NODE_NAME	U4 F5
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16841382@MY_SCH_LIBRARY.XC7A100TFGG484I.NORMAL(CHIPS)':
 'GND#F5':;
NODE_NAME	U4 F11
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16841382@MY_SCH_LIBRARY.XC7A100TFGG484I.NORMAL(CHIPS)':
 'GND#F11':;
NODE_NAME	U4 F17
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16841382@MY_SCH_LIBRARY.XC7A100TFGG484I.NORMAL(CHIPS)':
 'GND#F17':;
NODE_NAME	U4 G5
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16841382@MY_SCH_LIBRARY.XC7A100TFGG484I.NORMAL(CHIPS)':
 'GND#G5':;
NODE_NAME	U4 G6
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16841382@MY_SCH_LIBRARY.XC7A100TFGG484I.NORMAL(CHIPS)':
 'GND#G6':;
NODE_NAME	U4 G7
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16841382@MY_SCH_LIBRARY.XC7A100TFGG484I.NORMAL(CHIPS)':
 'GND#G7':;
NODE_NAME	U4 G8
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16841382@MY_SCH_LIBRARY.XC7A100TFGG484I.NORMAL(CHIPS)':
 'GND#G8':;
NODE_NAME	U4 G9
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16841382@MY_SCH_LIBRARY.XC7A100TFGG484I.NORMAL(CHIPS)':
 'GND#G9':;
NODE_NAME	U4 G10
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16841382@MY_SCH_LIBRARY.XC7A100TFGG484I.NORMAL(CHIPS)':
 'GND#G10':;
NODE_NAME	U4 G12
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16841382@MY_SCH_LIBRARY.XC7A100TFGG484I.NORMAL(CHIPS)':
 'GND#G12':;
NODE_NAME	U4 G14
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16841382@MY_SCH_LIBRARY.XC7A100TFGG484I.NORMAL(CHIPS)':
 'GND#G14':;
NODE_NAME	U4 H1
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16841382@MY_SCH_LIBRARY.XC7A100TFGG484I.NORMAL(CHIPS)':
 'GND#H1':;
NODE_NAME	U4 H7
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16841382@MY_SCH_LIBRARY.XC7A100TFGG484I.NORMAL(CHIPS)':
 'GND#H7':;
NODE_NAME	U4 H9
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16841382@MY_SCH_LIBRARY.XC7A100TFGG484I.NORMAL(CHIPS)':
 'GND#H9':;
NODE_NAME	U4 H11
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16841382@MY_SCH_LIBRARY.XC7A100TFGG484I.NORMAL(CHIPS)':
 'GND#H11':;
NODE_NAME	U4 H21
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16841382@MY_SCH_LIBRARY.XC7A100TFGG484I.NORMAL(CHIPS)':
 'GND#H21':;
NODE_NAME	U4 J8
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16841382@MY_SCH_LIBRARY.XC7A100TFGG484I.NORMAL(CHIPS)':
 'GND#J8':;
NODE_NAME	U4 J10
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16841382@MY_SCH_LIBRARY.XC7A100TFGG484I.NORMAL(CHIPS)':
 'GND#J10':;
NODE_NAME	U4 J12
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16841382@MY_SCH_LIBRARY.XC7A100TFGG484I.NORMAL(CHIPS)':
 'GND#J12':;
NODE_NAME	U4 J18
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16841382@MY_SCH_LIBRARY.XC7A100TFGG484I.NORMAL(CHIPS)':
 'GND#J18':;
NODE_NAME	U4 K5
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16841382@MY_SCH_LIBRARY.XC7A100TFGG484I.NORMAL(CHIPS)':
 'GND#K5':;
NODE_NAME	U4 K7
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16841382@MY_SCH_LIBRARY.XC7A100TFGG484I.NORMAL(CHIPS)':
 'GND#K7':;
NODE_NAME	U4 K11
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16841382@MY_SCH_LIBRARY.XC7A100TFGG484I.NORMAL(CHIPS)':
 'GND#K11':;
NODE_NAME	U13 19
 '@SDHCALDIF.TOP(SCH_1):INTERFACE TO FEB@SDHCALDIF.INTERFACETOFEB(SCH_1):INS16773632@MY_SCH_LIBRARY.AD9220.NORMAL(CHIPS)':
 'REFCOM':;
NODE_NAME	C126 2
 '@SDHCALDIF.TOP(SCH_1):INTERFACE TO FEB@SDHCALDIF.INTERFACETOFEB(SCH_1):INS16773888@MY_SCH_LIBRARY.CAPACITOR NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C117 2
 '@SDHCALDIF.TOP(SCH_1):INTERFACE TO FEB@SDHCALDIF.INTERFACETOFEB(SCH_1):INS16773220@MY_SCH_LIBRARY.CAPACITOR NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	U13 27
 '@SDHCALDIF.TOP(SCH_1):INTERFACE TO FEB@SDHCALDIF.INTERFACETOFEB(SCH_1):INS16773632@MY_SCH_LIBRARY.AD9220.NORMAL(CHIPS)':
 'DVSS':;
NODE_NAME	C115 2
 '@SDHCALDIF.TOP(SCH_1):INTERFACE TO FEB@SDHCALDIF.INTERFACETOFEB(SCH_1):INS16773280@MY_SCH_LIBRARY.CAPACITOR NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C114 2
 '@SDHCALDIF.TOP(SCH_1):INTERFACE TO FEB@SDHCALDIF.INTERFACETOFEB(SCH_1):INS16773296@MY_SCH_LIBRARY.CAPACITOR POL.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C116 2
 '@SDHCALDIF.TOP(SCH_1):INTERFACE TO FEB@SDHCALDIF.INTERFACETOFEB(SCH_1):INS16773256@MY_SCH_LIBRARY.CAPACITOR NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C123 2
 '@SDHCALDIF.TOP(SCH_1):INTERFACE TO FEB@SDHCALDIF.INTERFACETOFEB(SCH_1):INS16773364@MY_SCH_LIBRARY.CAPACITOR POL.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C125 2
 '@SDHCALDIF.TOP(SCH_1):INTERFACE TO FEB@SDHCALDIF.INTERFACETOFEB(SCH_1):INS16773348@MY_SCH_LIBRARY.CAPACITOR NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	R71 2
 '@SDHCALDIF.TOP(SCH_1):INTERFACE TO FEB@SDHCALDIF.INTERFACETOFEB(SCH_1):INS16773420@BGO_FEE_DAQ.RESISTOR.NORMAL(CHIPS)':
 '2':;
NODE_NAME	R69 2
 '@SDHCALDIF.TOP(SCH_1):INTERFACE TO FEB@SDHCALDIF.INTERFACETOFEB(SCH_1):INS16773508@BGO_FEE_DAQ.RESISTOR.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C118 2
 '@SDHCALDIF.TOP(SCH_1):INTERFACE TO FEB@SDHCALDIF.INTERFACETOFEB(SCH_1):INS16773524@MY_SCH_LIBRARY.CAPACITOR NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C122 1
 '@SDHCALDIF.TOP(SCH_1):INTERFACE TO FEB@SDHCALDIF.INTERFACETOFEB(SCH_1):INS16773856@MY_SCH_LIBRARY.CAPACITOR NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C119 1
 '@SDHCALDIF.TOP(SCH_1):INTERFACE TO FEB@SDHCALDIF.INTERFACETOFEB(SCH_1):INS16773836@MY_SCH_LIBRARY.CAPACITOR NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	U13 16
 '@SDHCALDIF.TOP(SCH_1):INTERFACE TO FEB@SDHCALDIF.INTERFACETOFEB(SCH_1):INS16773632@MY_SCH_LIBRARY.AD9220.NORMAL(CHIPS)':
 'AVSS1':;
NODE_NAME	U13 25
 '@SDHCALDIF.TOP(SCH_1):INTERFACE TO FEB@SDHCALDIF.INTERFACETOFEB(SCH_1):INS16773632@MY_SCH_LIBRARY.AD9220.NORMAL(CHIPS)':
 'AVSS':;
NODE_NAME	U14 3
 '@SDHCALDIF.TOP(SCH_1):INTERFACE TO FEB@SDHCALDIF.INTERFACETOFEB(SCH_1):INS16793258@MY_SCH_LIBRARY.REF3025.NORMAL(CHIPS)':
 'GND':;
NODE_NAME	C127 2
 '@SDHCALDIF.TOP(SCH_1):INTERFACE TO FEB@SDHCALDIF.INTERFACETOFEB(SCH_1):INS16793281@MY_SCH_LIBRARY.CAPACITOR NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C128 2
 '@SDHCALDIF.TOP(SCH_1):INTERFACE TO FEB@SDHCALDIF.INTERFACETOFEB(SCH_1):INS16793269@MY_SCH_LIBRARY.CAPACITOR NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C129 2
 '@SDHCALDIF.TOP(SCH_1):INTERFACE TO FEB@SDHCALDIF.INTERFACETOFEB(SCH_1):INS230429@MY_SCH_LIBRARY.CAPACITOR POL.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C130 2
 '@SDHCALDIF.TOP(SCH_1):INTERFACE TO FEB@SDHCALDIF.INTERFACETOFEB(SCH_1):INS230405@MY_SCH_LIBRARY.CAPACITOR NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	J11 A1
 '@SDHCALDIF.TOP(SCH_1):INTERFACE TO FEB@SDHCALDIF.INTERFACETOFEB(SCH_1):INS16768334@FECV2_0.CONN_1.NORMAL(CHIPS)':
 'A1':;
NODE_NAME	J11 A6
 '@SDHCALDIF.TOP(SCH_1):INTERFACE TO FEB@SDHCALDIF.INTERFACETOFEB(SCH_1):INS16768334@FECV2_0.CONN_1.NORMAL(CHIPS)':
 'A6':;
NODE_NAME	J11 A5
 '@SDHCALDIF.TOP(SCH_1):INTERFACE TO FEB@SDHCALDIF.INTERFACETOFEB(SCH_1):INS16768334@FECV2_0.CONN_1.NORMAL(CHIPS)':
 'A5':;
NODE_NAME	J11 A10
 '@SDHCALDIF.TOP(SCH_1):INTERFACE TO FEB@SDHCALDIF.INTERFACETOFEB(SCH_1):INS16768334@FECV2_0.CONN_1.NORMAL(CHIPS)':
 'A10':;
NODE_NAME	J11 A9
 '@SDHCALDIF.TOP(SCH_1):INTERFACE TO FEB@SDHCALDIF.INTERFACETOFEB(SCH_1):INS16768334@FECV2_0.CONN_1.NORMAL(CHIPS)':
 'A9':;
NODE_NAME	J11 A14
 '@SDHCALDIF.TOP(SCH_1):INTERFACE TO FEB@SDHCALDIF.INTERFACETOFEB(SCH_1):INS16768334@FECV2_0.CONN_1.NORMAL(CHIPS)':
 'A14':;
NODE_NAME	J11 A16
 '@SDHCALDIF.TOP(SCH_1):INTERFACE TO FEB@SDHCALDIF.INTERFACETOFEB(SCH_1):INS16768334@FECV2_0.CONN_1.NORMAL(CHIPS)':
 'A16':;
NODE_NAME	J11 A18
 '@SDHCALDIF.TOP(SCH_1):INTERFACE TO FEB@SDHCALDIF.INTERFACETOFEB(SCH_1):INS16768334@FECV2_0.CONN_1.NORMAL(CHIPS)':
 'A18':;
NODE_NAME	J11 A20
 '@SDHCALDIF.TOP(SCH_1):INTERFACE TO FEB@SDHCALDIF.INTERFACETOFEB(SCH_1):INS16768334@FECV2_0.CONN_1.NORMAL(CHIPS)':
 'A20':;
NODE_NAME	J11 A22
 '@SDHCALDIF.TOP(SCH_1):INTERFACE TO FEB@SDHCALDIF.INTERFACETOFEB(SCH_1):INS16768334@FECV2_0.CONN_1.NORMAL(CHIPS)':
 'A22':;
NODE_NAME	J11 A25
 '@SDHCALDIF.TOP(SCH_1):INTERFACE TO FEB@SDHCALDIF.INTERFACETOFEB(SCH_1):INS16768334@FECV2_0.CONN_1.NORMAL(CHIPS)':
 'A25':;
NODE_NAME	J11 A28
 '@SDHCALDIF.TOP(SCH_1):INTERFACE TO FEB@SDHCALDIF.INTERFACETOFEB(SCH_1):INS16768334@FECV2_0.CONN_1.NORMAL(CHIPS)':
 'A28':;
NODE_NAME	J11 A30
 '@SDHCALDIF.TOP(SCH_1):INTERFACE TO FEB@SDHCALDIF.INTERFACETOFEB(SCH_1):INS16768334@FECV2_0.CONN_1.NORMAL(CHIPS)':
 'A30':;
NODE_NAME	J11 A32
 '@SDHCALDIF.TOP(SCH_1):INTERFACE TO FEB@SDHCALDIF.INTERFACETOFEB(SCH_1):INS16768334@FECV2_0.CONN_1.NORMAL(CHIPS)':
 'A32':;
NODE_NAME	J11 A34
 '@SDHCALDIF.TOP(SCH_1):INTERFACE TO FEB@SDHCALDIF.INTERFACETOFEB(SCH_1):INS16768334@FECV2_0.CONN_1.NORMAL(CHIPS)':
 'A34':;
NODE_NAME	J11 A36
 '@SDHCALDIF.TOP(SCH_1):INTERFACE TO FEB@SDHCALDIF.INTERFACETOFEB(SCH_1):INS16768334@FECV2_0.CONN_1.NORMAL(CHIPS)':
 'A36':;
NODE_NAME	J11 A38
 '@SDHCALDIF.TOP(SCH_1):INTERFACE TO FEB@SDHCALDIF.INTERFACETOFEB(SCH_1):INS16768334@FECV2_0.CONN_1.NORMAL(CHIPS)':
 'A38':;
NODE_NAME	J11 A40
 '@SDHCALDIF.TOP(SCH_1):INTERFACE TO FEB@SDHCALDIF.INTERFACETOFEB(SCH_1):INS16768334@FECV2_0.CONN_1.NORMAL(CHIPS)':
 'A40':;
NODE_NAME	J12 A6
 '@SDHCALDIF.TOP(SCH_1):INTERFACE TO FEB@SDHCALDIF.INTERFACETOFEB(SCH_1):INS16767808@FECV2_0.CONN_1.NORMAL(CHIPS)':
 'A6':;
NODE_NAME	J12 A4
 '@SDHCALDIF.TOP(SCH_1):INTERFACE TO FEB@SDHCALDIF.INTERFACETOFEB(SCH_1):INS16767808@FECV2_0.CONN_1.NORMAL(CHIPS)':
 'A4':;
NODE_NAME	J12 A2
 '@SDHCALDIF.TOP(SCH_1):INTERFACE TO FEB@SDHCALDIF.INTERFACETOFEB(SCH_1):INS16767808@FECV2_0.CONN_1.NORMAL(CHIPS)':
 'A2':;
NODE_NAME	J12 A10
 '@SDHCALDIF.TOP(SCH_1):INTERFACE TO FEB@SDHCALDIF.INTERFACETOFEB(SCH_1):INS16767808@FECV2_0.CONN_1.NORMAL(CHIPS)':
 'A10':;
NODE_NAME	J12 A8
 '@SDHCALDIF.TOP(SCH_1):INTERFACE TO FEB@SDHCALDIF.INTERFACETOFEB(SCH_1):INS16767808@FECV2_0.CONN_1.NORMAL(CHIPS)':
 'A8':;
NODE_NAME	J12 6
 '@SDHCALDIF.TOP(SCH_1):INTERFACE TO FEB@SDHCALDIF.INTERFACETOFEB(SCH_1):INS16767808@FECV2_0.CONN_1.NORMAL(CHIPS)':
 'GND#6':;
NODE_NAME	J12 3
 '@SDHCALDIF.TOP(SCH_1):INTERFACE TO FEB@SDHCALDIF.INTERFACETOFEB(SCH_1):INS16767808@FECV2_0.CONN_1.NORMAL(CHIPS)':
 'GND#3':;
NODE_NAME	J12 4
 '@SDHCALDIF.TOP(SCH_1):INTERFACE TO FEB@SDHCALDIF.INTERFACETOFEB(SCH_1):INS16767808@FECV2_0.CONN_1.NORMAL(CHIPS)':
 'GND#4':;
NODE_NAME	J12 5
 '@SDHCALDIF.TOP(SCH_1):INTERFACE TO FEB@SDHCALDIF.INTERFACETOFEB(SCH_1):INS16767808@FECV2_0.CONN_1.NORMAL(CHIPS)':
 'GND#5':;
NODE_NAME	J12 1
 '@SDHCALDIF.TOP(SCH_1):INTERFACE TO FEB@SDHCALDIF.INTERFACETOFEB(SCH_1):INS16767808@FECV2_0.CONN_1.NORMAL(CHIPS)':
 'GND#1':;
NODE_NAME	J12 2
 '@SDHCALDIF.TOP(SCH_1):INTERFACE TO FEB@SDHCALDIF.INTERFACETOFEB(SCH_1):INS16767808@FECV2_0.CONN_1.NORMAL(CHIPS)':
 'GND#2':;
NODE_NAME	J12 A16
 '@SDHCALDIF.TOP(SCH_1):INTERFACE TO FEB@SDHCALDIF.INTERFACETOFEB(SCH_1):INS16767808@FECV2_0.CONN_1.NORMAL(CHIPS)':
 'A16':;
NODE_NAME	J12 A14
 '@SDHCALDIF.TOP(SCH_1):INTERFACE TO FEB@SDHCALDIF.INTERFACETOFEB(SCH_1):INS16767808@FECV2_0.CONN_1.NORMAL(CHIPS)':
 'A14':;
NODE_NAME	J12 A12
 '@SDHCALDIF.TOP(SCH_1):INTERFACE TO FEB@SDHCALDIF.INTERFACETOFEB(SCH_1):INS16767808@FECV2_0.CONN_1.NORMAL(CHIPS)':
 'A12':;
NODE_NAME	J12 A20
 '@SDHCALDIF.TOP(SCH_1):INTERFACE TO FEB@SDHCALDIF.INTERFACETOFEB(SCH_1):INS16767808@FECV2_0.CONN_1.NORMAL(CHIPS)':
 'A20':;
NODE_NAME	J12 A18
 '@SDHCALDIF.TOP(SCH_1):INTERFACE TO FEB@SDHCALDIF.INTERFACETOFEB(SCH_1):INS16767808@FECV2_0.CONN_1.NORMAL(CHIPS)':
 'A18':;
NODE_NAME	J12 A26
 '@SDHCALDIF.TOP(SCH_1):INTERFACE TO FEB@SDHCALDIF.INTERFACETOFEB(SCH_1):INS16767808@FECV2_0.CONN_1.NORMAL(CHIPS)':
 'A26':;
NODE_NAME	J12 A24
 '@SDHCALDIF.TOP(SCH_1):INTERFACE TO FEB@SDHCALDIF.INTERFACETOFEB(SCH_1):INS16767808@FECV2_0.CONN_1.NORMAL(CHIPS)':
 'A24':;
NODE_NAME	J12 A22
 '@SDHCALDIF.TOP(SCH_1):INTERFACE TO FEB@SDHCALDIF.INTERFACETOFEB(SCH_1):INS16767808@FECV2_0.CONN_1.NORMAL(CHIPS)':
 'A22':;
NODE_NAME	J12 A30
 '@SDHCALDIF.TOP(SCH_1):INTERFACE TO FEB@SDHCALDIF.INTERFACETOFEB(SCH_1):INS16767808@FECV2_0.CONN_1.NORMAL(CHIPS)':
 'A30':;
NODE_NAME	J12 A28
 '@SDHCALDIF.TOP(SCH_1):INTERFACE TO FEB@SDHCALDIF.INTERFACETOFEB(SCH_1):INS16767808@FECV2_0.CONN_1.NORMAL(CHIPS)':
 'A28':;
NODE_NAME	J12 A36
 '@SDHCALDIF.TOP(SCH_1):INTERFACE TO FEB@SDHCALDIF.INTERFACETOFEB(SCH_1):INS16767808@FECV2_0.CONN_1.NORMAL(CHIPS)':
 'A36':;
NODE_NAME	J12 A34
 '@SDHCALDIF.TOP(SCH_1):INTERFACE TO FEB@SDHCALDIF.INTERFACETOFEB(SCH_1):INS16767808@FECV2_0.CONN_1.NORMAL(CHIPS)':
 'A34':;
NODE_NAME	J12 A32
 '@SDHCALDIF.TOP(SCH_1):INTERFACE TO FEB@SDHCALDIF.INTERFACETOFEB(SCH_1):INS16767808@FECV2_0.CONN_1.NORMAL(CHIPS)':
 'A32':;
NODE_NAME	J12 A40
 '@SDHCALDIF.TOP(SCH_1):INTERFACE TO FEB@SDHCALDIF.INTERFACETOFEB(SCH_1):INS16767808@FECV2_0.CONN_1.NORMAL(CHIPS)':
 'A40':;
NODE_NAME	J12 A38
 '@SDHCALDIF.TOP(SCH_1):INTERFACE TO FEB@SDHCALDIF.INTERFACETOFEB(SCH_1):INS16767808@FECV2_0.CONN_1.NORMAL(CHIPS)':
 'A38':;
NODE_NAME	J12 B1
 '@SDHCALDIF.TOP(SCH_1):INTERFACE TO FEB@SDHCALDIF.INTERFACETOFEB(SCH_1):INS16767808@FECV2_0.CONN_1.NORMAL(CHIPS)':
 'B1':;
NODE_NAME	J12 B3
 '@SDHCALDIF.TOP(SCH_1):INTERFACE TO FEB@SDHCALDIF.INTERFACETOFEB(SCH_1):INS16767808@FECV2_0.CONN_1.NORMAL(CHIPS)':
 'B3':;
NODE_NAME	J12 B5
 '@SDHCALDIF.TOP(SCH_1):INTERFACE TO FEB@SDHCALDIF.INTERFACETOFEB(SCH_1):INS16767808@FECV2_0.CONN_1.NORMAL(CHIPS)':
 'B5':;
NODE_NAME	J12 B7
 '@SDHCALDIF.TOP(SCH_1):INTERFACE TO FEB@SDHCALDIF.INTERFACETOFEB(SCH_1):INS16767808@FECV2_0.CONN_1.NORMAL(CHIPS)':
 'B7':;
NODE_NAME	J12 B9
 '@SDHCALDIF.TOP(SCH_1):INTERFACE TO FEB@SDHCALDIF.INTERFACETOFEB(SCH_1):INS16767808@FECV2_0.CONN_1.NORMAL(CHIPS)':
 'B9':;
NODE_NAME	J12 B11
 '@SDHCALDIF.TOP(SCH_1):INTERFACE TO FEB@SDHCALDIF.INTERFACETOFEB(SCH_1):INS16767808@FECV2_0.CONN_1.NORMAL(CHIPS)':
 'B11':;
NODE_NAME	J12 B13
 '@SDHCALDIF.TOP(SCH_1):INTERFACE TO FEB@SDHCALDIF.INTERFACETOFEB(SCH_1):INS16767808@FECV2_0.CONN_1.NORMAL(CHIPS)':
 'B13':;
NODE_NAME	J12 B15
 '@SDHCALDIF.TOP(SCH_1):INTERFACE TO FEB@SDHCALDIF.INTERFACETOFEB(SCH_1):INS16767808@FECV2_0.CONN_1.NORMAL(CHIPS)':
 'B15':;
NODE_NAME	J12 B17
 '@SDHCALDIF.TOP(SCH_1):INTERFACE TO FEB@SDHCALDIF.INTERFACETOFEB(SCH_1):INS16767808@FECV2_0.CONN_1.NORMAL(CHIPS)':
 'B17':;
NODE_NAME	J12 B19
 '@SDHCALDIF.TOP(SCH_1):INTERFACE TO FEB@SDHCALDIF.INTERFACETOFEB(SCH_1):INS16767808@FECV2_0.CONN_1.NORMAL(CHIPS)':
 'B19':;
NODE_NAME	J12 B21
 '@SDHCALDIF.TOP(SCH_1):INTERFACE TO FEB@SDHCALDIF.INTERFACETOFEB(SCH_1):INS16767808@FECV2_0.CONN_1.NORMAL(CHIPS)':
 'B21':;
NODE_NAME	J12 B23
 '@SDHCALDIF.TOP(SCH_1):INTERFACE TO FEB@SDHCALDIF.INTERFACETOFEB(SCH_1):INS16767808@FECV2_0.CONN_1.NORMAL(CHIPS)':
 'B23':;
NODE_NAME	J12 B25
 '@SDHCALDIF.TOP(SCH_1):INTERFACE TO FEB@SDHCALDIF.INTERFACETOFEB(SCH_1):INS16767808@FECV2_0.CONN_1.NORMAL(CHIPS)':
 'B25':;
NODE_NAME	J12 B27
 '@SDHCALDIF.TOP(SCH_1):INTERFACE TO FEB@SDHCALDIF.INTERFACETOFEB(SCH_1):INS16767808@FECV2_0.CONN_1.NORMAL(CHIPS)':
 'B27':;
NODE_NAME	J12 B29
 '@SDHCALDIF.TOP(SCH_1):INTERFACE TO FEB@SDHCALDIF.INTERFACETOFEB(SCH_1):INS16767808@FECV2_0.CONN_1.NORMAL(CHIPS)':
 'B29':;
NODE_NAME	J12 B31
 '@SDHCALDIF.TOP(SCH_1):INTERFACE TO FEB@SDHCALDIF.INTERFACETOFEB(SCH_1):INS16767808@FECV2_0.CONN_1.NORMAL(CHIPS)':
 'B31':;
NODE_NAME	J12 B33
 '@SDHCALDIF.TOP(SCH_1):INTERFACE TO FEB@SDHCALDIF.INTERFACETOFEB(SCH_1):INS16767808@FECV2_0.CONN_1.NORMAL(CHIPS)':
 'B33':;
NODE_NAME	J12 B35
 '@SDHCALDIF.TOP(SCH_1):INTERFACE TO FEB@SDHCALDIF.INTERFACETOFEB(SCH_1):INS16767808@FECV2_0.CONN_1.NORMAL(CHIPS)':
 'B35':;
NODE_NAME	J12 B37
 '@SDHCALDIF.TOP(SCH_1):INTERFACE TO FEB@SDHCALDIF.INTERFACETOFEB(SCH_1):INS16767808@FECV2_0.CONN_1.NORMAL(CHIPS)':
 'B37':;
NODE_NAME	J12 B39
 '@SDHCALDIF.TOP(SCH_1):INTERFACE TO FEB@SDHCALDIF.INTERFACETOFEB(SCH_1):INS16767808@FECV2_0.CONN_1.NORMAL(CHIPS)':
 'B39':;
NODE_NAME	J10 A6
 '@SDHCALDIF.TOP(SCH_1):INTERFACE TO FEB@SDHCALDIF.INTERFACETOFEB(SCH_1):INS16768030@FECV2_0.CONN_1.NORMAL(CHIPS)':
 'A6':;
NODE_NAME	J10 A4
 '@SDHCALDIF.TOP(SCH_1):INTERFACE TO FEB@SDHCALDIF.INTERFACETOFEB(SCH_1):INS16768030@FECV2_0.CONN_1.NORMAL(CHIPS)':
 'A4':;
NODE_NAME	J10 A2
 '@SDHCALDIF.TOP(SCH_1):INTERFACE TO FEB@SDHCALDIF.INTERFACETOFEB(SCH_1):INS16768030@FECV2_0.CONN_1.NORMAL(CHIPS)':
 'A2':;
NODE_NAME	J10 A10
 '@SDHCALDIF.TOP(SCH_1):INTERFACE TO FEB@SDHCALDIF.INTERFACETOFEB(SCH_1):INS16768030@FECV2_0.CONN_1.NORMAL(CHIPS)':
 'A10':;
NODE_NAME	J10 A8
 '@SDHCALDIF.TOP(SCH_1):INTERFACE TO FEB@SDHCALDIF.INTERFACETOFEB(SCH_1):INS16768030@FECV2_0.CONN_1.NORMAL(CHIPS)':
 'A8':;
NODE_NAME	J10 6
 '@SDHCALDIF.TOP(SCH_1):INTERFACE TO FEB@SDHCALDIF.INTERFACETOFEB(SCH_1):INS16768030@FECV2_0.CONN_1.NORMAL(CHIPS)':
 'GND#6':;
NODE_NAME	J10 3
 '@SDHCALDIF.TOP(SCH_1):INTERFACE TO FEB@SDHCALDIF.INTERFACETOFEB(SCH_1):INS16768030@FECV2_0.CONN_1.NORMAL(CHIPS)':
 'GND#3':;
NODE_NAME	J10 4
 '@SDHCALDIF.TOP(SCH_1):INTERFACE TO FEB@SDHCALDIF.INTERFACETOFEB(SCH_1):INS16768030@FECV2_0.CONN_1.NORMAL(CHIPS)':
 'GND#4':;
NODE_NAME	J10 5
 '@SDHCALDIF.TOP(SCH_1):INTERFACE TO FEB@SDHCALDIF.INTERFACETOFEB(SCH_1):INS16768030@FECV2_0.CONN_1.NORMAL(CHIPS)':
 'GND#5':;
NODE_NAME	J10 1
 '@SDHCALDIF.TOP(SCH_1):INTERFACE TO FEB@SDHCALDIF.INTERFACETOFEB(SCH_1):INS16768030@FECV2_0.CONN_1.NORMAL(CHIPS)':
 'GND#1':;
NODE_NAME	J10 2
 '@SDHCALDIF.TOP(SCH_1):INTERFACE TO FEB@SDHCALDIF.INTERFACETOFEB(SCH_1):INS16768030@FECV2_0.CONN_1.NORMAL(CHIPS)':
 'GND#2':;
NODE_NAME	J10 A16
 '@SDHCALDIF.TOP(SCH_1):INTERFACE TO FEB@SDHCALDIF.INTERFACETOFEB(SCH_1):INS16768030@FECV2_0.CONN_1.NORMAL(CHIPS)':
 'A16':;
NODE_NAME	J10 A14
 '@SDHCALDIF.TOP(SCH_1):INTERFACE TO FEB@SDHCALDIF.INTERFACETOFEB(SCH_1):INS16768030@FECV2_0.CONN_1.NORMAL(CHIPS)':
 'A14':;
NODE_NAME	J10 A12
 '@SDHCALDIF.TOP(SCH_1):INTERFACE TO FEB@SDHCALDIF.INTERFACETOFEB(SCH_1):INS16768030@FECV2_0.CONN_1.NORMAL(CHIPS)':
 'A12':;
NODE_NAME	J10 A20
 '@SDHCALDIF.TOP(SCH_1):INTERFACE TO FEB@SDHCALDIF.INTERFACETOFEB(SCH_1):INS16768030@FECV2_0.CONN_1.NORMAL(CHIPS)':
 'A20':;
NODE_NAME	J10 A18
 '@SDHCALDIF.TOP(SCH_1):INTERFACE TO FEB@SDHCALDIF.INTERFACETOFEB(SCH_1):INS16768030@FECV2_0.CONN_1.NORMAL(CHIPS)':
 'A18':;
NODE_NAME	J10 A26
 '@SDHCALDIF.TOP(SCH_1):INTERFACE TO FEB@SDHCALDIF.INTERFACETOFEB(SCH_1):INS16768030@FECV2_0.CONN_1.NORMAL(CHIPS)':
 'A26':;
NODE_NAME	J10 A24
 '@SDHCALDIF.TOP(SCH_1):INTERFACE TO FEB@SDHCALDIF.INTERFACETOFEB(SCH_1):INS16768030@FECV2_0.CONN_1.NORMAL(CHIPS)':
 'A24':;
NODE_NAME	J10 A22
 '@SDHCALDIF.TOP(SCH_1):INTERFACE TO FEB@SDHCALDIF.INTERFACETOFEB(SCH_1):INS16768030@FECV2_0.CONN_1.NORMAL(CHIPS)':
 'A22':;
NODE_NAME	J10 A30
 '@SDHCALDIF.TOP(SCH_1):INTERFACE TO FEB@SDHCALDIF.INTERFACETOFEB(SCH_1):INS16768030@FECV2_0.CONN_1.NORMAL(CHIPS)':
 'A30':;
NODE_NAME	J10 A28
 '@SDHCALDIF.TOP(SCH_1):INTERFACE TO FEB@SDHCALDIF.INTERFACETOFEB(SCH_1):INS16768030@FECV2_0.CONN_1.NORMAL(CHIPS)':
 'A28':;
NODE_NAME	J10 A36
 '@SDHCALDIF.TOP(SCH_1):INTERFACE TO FEB@SDHCALDIF.INTERFACETOFEB(SCH_1):INS16768030@FECV2_0.CONN_1.NORMAL(CHIPS)':
 'A36':;
NODE_NAME	J10 A34
 '@SDHCALDIF.TOP(SCH_1):INTERFACE TO FEB@SDHCALDIF.INTERFACETOFEB(SCH_1):INS16768030@FECV2_0.CONN_1.NORMAL(CHIPS)':
 'A34':;
NODE_NAME	J10 A32
 '@SDHCALDIF.TOP(SCH_1):INTERFACE TO FEB@SDHCALDIF.INTERFACETOFEB(SCH_1):INS16768030@FECV2_0.CONN_1.NORMAL(CHIPS)':
 'A32':;
NODE_NAME	J10 A40
 '@SDHCALDIF.TOP(SCH_1):INTERFACE TO FEB@SDHCALDIF.INTERFACETOFEB(SCH_1):INS16768030@FECV2_0.CONN_1.NORMAL(CHIPS)':
 'A40':;
NODE_NAME	J10 A38
 '@SDHCALDIF.TOP(SCH_1):INTERFACE TO FEB@SDHCALDIF.INTERFACETOFEB(SCH_1):INS16768030@FECV2_0.CONN_1.NORMAL(CHIPS)':
 'A38':;
NODE_NAME	J10 B1
 '@SDHCALDIF.TOP(SCH_1):INTERFACE TO FEB@SDHCALDIF.INTERFACETOFEB(SCH_1):INS16768030@FECV2_0.CONN_1.NORMAL(CHIPS)':
 'B1':;
NODE_NAME	J10 B3
 '@SDHCALDIF.TOP(SCH_1):INTERFACE TO FEB@SDHCALDIF.INTERFACETOFEB(SCH_1):INS16768030@FECV2_0.CONN_1.NORMAL(CHIPS)':
 'B3':;
NODE_NAME	J10 B5
 '@SDHCALDIF.TOP(SCH_1):INTERFACE TO FEB@SDHCALDIF.INTERFACETOFEB(SCH_1):INS16768030@FECV2_0.CONN_1.NORMAL(CHIPS)':
 'B5':;
NODE_NAME	J10 B7
 '@SDHCALDIF.TOP(SCH_1):INTERFACE TO FEB@SDHCALDIF.INTERFACETOFEB(SCH_1):INS16768030@FECV2_0.CONN_1.NORMAL(CHIPS)':
 'B7':;
NODE_NAME	J10 B9
 '@SDHCALDIF.TOP(SCH_1):INTERFACE TO FEB@SDHCALDIF.INTERFACETOFEB(SCH_1):INS16768030@FECV2_0.CONN_1.NORMAL(CHIPS)':
 'B9':;
NODE_NAME	J10 B11
 '@SDHCALDIF.TOP(SCH_1):INTERFACE TO FEB@SDHCALDIF.INTERFACETOFEB(SCH_1):INS16768030@FECV2_0.CONN_1.NORMAL(CHIPS)':
 'B11':;
NODE_NAME	J10 B13
 '@SDHCALDIF.TOP(SCH_1):INTERFACE TO FEB@SDHCALDIF.INTERFACETOFEB(SCH_1):INS16768030@FECV2_0.CONN_1.NORMAL(CHIPS)':
 'B13':;
NODE_NAME	J10 B15
 '@SDHCALDIF.TOP(SCH_1):INTERFACE TO FEB@SDHCALDIF.INTERFACETOFEB(SCH_1):INS16768030@FECV2_0.CONN_1.NORMAL(CHIPS)':
 'B15':;
NODE_NAME	J10 B17
 '@SDHCALDIF.TOP(SCH_1):INTERFACE TO FEB@SDHCALDIF.INTERFACETOFEB(SCH_1):INS16768030@FECV2_0.CONN_1.NORMAL(CHIPS)':
 'B17':;
NODE_NAME	J10 B19
 '@SDHCALDIF.TOP(SCH_1):INTERFACE TO FEB@SDHCALDIF.INTERFACETOFEB(SCH_1):INS16768030@FECV2_0.CONN_1.NORMAL(CHIPS)':
 'B19':;
NODE_NAME	J10 B21
 '@SDHCALDIF.TOP(SCH_1):INTERFACE TO FEB@SDHCALDIF.INTERFACETOFEB(SCH_1):INS16768030@FECV2_0.CONN_1.NORMAL(CHIPS)':
 'B21':;
NODE_NAME	J10 B23
 '@SDHCALDIF.TOP(SCH_1):INTERFACE TO FEB@SDHCALDIF.INTERFACETOFEB(SCH_1):INS16768030@FECV2_0.CONN_1.NORMAL(CHIPS)':
 'B23':;
NODE_NAME	J10 B25
 '@SDHCALDIF.TOP(SCH_1):INTERFACE TO FEB@SDHCALDIF.INTERFACETOFEB(SCH_1):INS16768030@FECV2_0.CONN_1.NORMAL(CHIPS)':
 'B25':;
NODE_NAME	J10 B27
 '@SDHCALDIF.TOP(SCH_1):INTERFACE TO FEB@SDHCALDIF.INTERFACETOFEB(SCH_1):INS16768030@FECV2_0.CONN_1.NORMAL(CHIPS)':
 'B27':;
NODE_NAME	J10 B29
 '@SDHCALDIF.TOP(SCH_1):INTERFACE TO FEB@SDHCALDIF.INTERFACETOFEB(SCH_1):INS16768030@FECV2_0.CONN_1.NORMAL(CHIPS)':
 'B29':;
NODE_NAME	J10 B31
 '@SDHCALDIF.TOP(SCH_1):INTERFACE TO FEB@SDHCALDIF.INTERFACETOFEB(SCH_1):INS16768030@FECV2_0.CONN_1.NORMAL(CHIPS)':
 'B31':;
NODE_NAME	J10 B33
 '@SDHCALDIF.TOP(SCH_1):INTERFACE TO FEB@SDHCALDIF.INTERFACETOFEB(SCH_1):INS16768030@FECV2_0.CONN_1.NORMAL(CHIPS)':
 'B33':;
NODE_NAME	J10 B35
 '@SDHCALDIF.TOP(SCH_1):INTERFACE TO FEB@SDHCALDIF.INTERFACETOFEB(SCH_1):INS16768030@FECV2_0.CONN_1.NORMAL(CHIPS)':
 'B35':;
NODE_NAME	J10 B37
 '@SDHCALDIF.TOP(SCH_1):INTERFACE TO FEB@SDHCALDIF.INTERFACETOFEB(SCH_1):INS16768030@FECV2_0.CONN_1.NORMAL(CHIPS)':
 'B37':;
NODE_NAME	J10 B39
 '@SDHCALDIF.TOP(SCH_1):INTERFACE TO FEB@SDHCALDIF.INTERFACETOFEB(SCH_1):INS16768030@FECV2_0.CONN_1.NORMAL(CHIPS)':
 'B39':;
NODE_NAME	J11 B4
 '@SDHCALDIF.TOP(SCH_1):INTERFACE TO FEB@SDHCALDIF.INTERFACETOFEB(SCH_1):INS16768334@FECV2_0.CONN_1.NORMAL(CHIPS)':
 'B4':;
NODE_NAME	J11 B8
 '@SDHCALDIF.TOP(SCH_1):INTERFACE TO FEB@SDHCALDIF.INTERFACETOFEB(SCH_1):INS16768334@FECV2_0.CONN_1.NORMAL(CHIPS)':
 'B8':;
NODE_NAME	J11 B7
 '@SDHCALDIF.TOP(SCH_1):INTERFACE TO FEB@SDHCALDIF.INTERFACETOFEB(SCH_1):INS16768334@FECV2_0.CONN_1.NORMAL(CHIPS)':
 'B7':;
NODE_NAME	J11 B11
 '@SDHCALDIF.TOP(SCH_1):INTERFACE TO FEB@SDHCALDIF.INTERFACETOFEB(SCH_1):INS16768334@FECV2_0.CONN_1.NORMAL(CHIPS)':
 'B11':;
NODE_NAME	J11 B13
 '@SDHCALDIF.TOP(SCH_1):INTERFACE TO FEB@SDHCALDIF.INTERFACETOFEB(SCH_1):INS16768334@FECV2_0.CONN_1.NORMAL(CHIPS)':
 'B13':;
NODE_NAME	J11 B15
 '@SDHCALDIF.TOP(SCH_1):INTERFACE TO FEB@SDHCALDIF.INTERFACETOFEB(SCH_1):INS16768334@FECV2_0.CONN_1.NORMAL(CHIPS)':
 'B15':;
NODE_NAME	J11 B17
 '@SDHCALDIF.TOP(SCH_1):INTERFACE TO FEB@SDHCALDIF.INTERFACETOFEB(SCH_1):INS16768334@FECV2_0.CONN_1.NORMAL(CHIPS)':
 'B17':;
NODE_NAME	J11 B19
 '@SDHCALDIF.TOP(SCH_1):INTERFACE TO FEB@SDHCALDIF.INTERFACETOFEB(SCH_1):INS16768334@FECV2_0.CONN_1.NORMAL(CHIPS)':
 'B19':;
NODE_NAME	J11 B21
 '@SDHCALDIF.TOP(SCH_1):INTERFACE TO FEB@SDHCALDIF.INTERFACETOFEB(SCH_1):INS16768334@FECV2_0.CONN_1.NORMAL(CHIPS)':
 'B21':;
NODE_NAME	J11 B23
 '@SDHCALDIF.TOP(SCH_1):INTERFACE TO FEB@SDHCALDIF.INTERFACETOFEB(SCH_1):INS16768334@FECV2_0.CONN_1.NORMAL(CHIPS)':
 'B23':;
NODE_NAME	J11 B24
 '@SDHCALDIF.TOP(SCH_1):INTERFACE TO FEB@SDHCALDIF.INTERFACETOFEB(SCH_1):INS16768334@FECV2_0.CONN_1.NORMAL(CHIPS)':
 'B24':;
NODE_NAME	J11 B27
 '@SDHCALDIF.TOP(SCH_1):INTERFACE TO FEB@SDHCALDIF.INTERFACETOFEB(SCH_1):INS16768334@FECV2_0.CONN_1.NORMAL(CHIPS)':
 'B27':;
NODE_NAME	J11 B28
 '@SDHCALDIF.TOP(SCH_1):INTERFACE TO FEB@SDHCALDIF.INTERFACETOFEB(SCH_1):INS16768334@FECV2_0.CONN_1.NORMAL(CHIPS)':
 'B28':;
NODE_NAME	J11 B29
 '@SDHCALDIF.TOP(SCH_1):INTERFACE TO FEB@SDHCALDIF.INTERFACETOFEB(SCH_1):INS16768334@FECV2_0.CONN_1.NORMAL(CHIPS)':
 'B29':;
NODE_NAME	J11 B31
 '@SDHCALDIF.TOP(SCH_1):INTERFACE TO FEB@SDHCALDIF.INTERFACETOFEB(SCH_1):INS16768334@FECV2_0.CONN_1.NORMAL(CHIPS)':
 'B31':;
NODE_NAME	J11 B33
 '@SDHCALDIF.TOP(SCH_1):INTERFACE TO FEB@SDHCALDIF.INTERFACETOFEB(SCH_1):INS16768334@FECV2_0.CONN_1.NORMAL(CHIPS)':
 'B33':;
NODE_NAME	J11 B35
 '@SDHCALDIF.TOP(SCH_1):INTERFACE TO FEB@SDHCALDIF.INTERFACETOFEB(SCH_1):INS16768334@FECV2_0.CONN_1.NORMAL(CHIPS)':
 'B35':;
NODE_NAME	J11 B37
 '@SDHCALDIF.TOP(SCH_1):INTERFACE TO FEB@SDHCALDIF.INTERFACETOFEB(SCH_1):INS16768334@FECV2_0.CONN_1.NORMAL(CHIPS)':
 'B37':;
NODE_NAME	J11 B39
 '@SDHCALDIF.TOP(SCH_1):INTERFACE TO FEB@SDHCALDIF.INTERFACETOFEB(SCH_1):INS16768334@FECV2_0.CONN_1.NORMAL(CHIPS)':
 'B39':;
NODE_NAME	J11 A2
 '@SDHCALDIF.TOP(SCH_1):INTERFACE TO FEB@SDHCALDIF.INTERFACETOFEB(SCH_1):INS16768334@FECV2_0.CONN_1.NORMAL(CHIPS)':
 'A2':;
NODE_NAME	J11 A12
 '@SDHCALDIF.TOP(SCH_1):INTERFACE TO FEB@SDHCALDIF.INTERFACETOFEB(SCH_1):INS16768334@FECV2_0.CONN_1.NORMAL(CHIPS)':
 'A12':;
NODE_NAME	J11 5
 '@SDHCALDIF.TOP(SCH_1):INTERFACE TO FEB@SDHCALDIF.INTERFACETOFEB(SCH_1):INS16768334@FECV2_0.CONN_1.NORMAL(CHIPS)':
 'GND#5':;
NODE_NAME	J11 6
 '@SDHCALDIF.TOP(SCH_1):INTERFACE TO FEB@SDHCALDIF.INTERFACETOFEB(SCH_1):INS16768334@FECV2_0.CONN_1.NORMAL(CHIPS)':
 'GND#6':;
NODE_NAME	J11 B3
 '@SDHCALDIF.TOP(SCH_1):INTERFACE TO FEB@SDHCALDIF.INTERFACETOFEB(SCH_1):INS16768334@FECV2_0.CONN_1.NORMAL(CHIPS)':
 'B3':;
NODE_NAME	J11 1
 '@SDHCALDIF.TOP(SCH_1):INTERFACE TO FEB@SDHCALDIF.INTERFACETOFEB(SCH_1):INS16768334@FECV2_0.CONN_1.NORMAL(CHIPS)':
 'GND#1':;
NODE_NAME	J11 2
 '@SDHCALDIF.TOP(SCH_1):INTERFACE TO FEB@SDHCALDIF.INTERFACETOFEB(SCH_1):INS16768334@FECV2_0.CONN_1.NORMAL(CHIPS)':
 'GND#2':;
NODE_NAME	J11 3
 '@SDHCALDIF.TOP(SCH_1):INTERFACE TO FEB@SDHCALDIF.INTERFACETOFEB(SCH_1):INS16768334@FECV2_0.CONN_1.NORMAL(CHIPS)':
 'GND#3':;
NODE_NAME	J11 4
 '@SDHCALDIF.TOP(SCH_1):INTERFACE TO FEB@SDHCALDIF.INTERFACETOFEB(SCH_1):INS16768334@FECV2_0.CONN_1.NORMAL(CHIPS)':
 'GND#4':;
NODE_NAME	D13 2
 '@SDHCALDIF.TOP(SCH_1):INTERFACE TO FEB@SDHCALDIF.INTERFACETOFEB(SCH_1):INS16798515@BGO_FEE_DAQ.LED.NORMAL(CHIPS)':
 'CATHODE':;
NODE_NAME	C175 2
 '@SDHCALDIF.TOP(SCH_1):SFP@SDHCALDIF.SFP(SCH_1):INS31269@MY_SCH_LIBRARY.CAPACITOR NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C166 2
 '@SDHCALDIF.TOP(SCH_1):SFP@SDHCALDIF.SFP(SCH_1):INS31097@MY_SCH_LIBRARY.CAPACITOR NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	U19 11
 '@SDHCALDIF.TOP(SCH_1):SFP@SDHCALDIF.SFP(SCH_1):INS30777@MY_SCH_LIBRARY.74441-0010.NORMAL(CHIPS)':
 'VEER_2':;
NODE_NAME	U19 10
 '@SDHCALDIF.TOP(SCH_1):SFP@SDHCALDIF.SFP(SCH_1):INS30777@MY_SCH_LIBRARY.74441-0010.NORMAL(CHIPS)':
 'VEER_1':;
NODE_NAME	U19 14
 '@SDHCALDIF.TOP(SCH_1):SFP@SDHCALDIF.SFP(SCH_1):INS30777@MY_SCH_LIBRARY.74441-0010.NORMAL(CHIPS)':
 'VEER_3':;
NODE_NAME	U19 1
 '@SDHCALDIF.TOP(SCH_1):SFP@SDHCALDIF.SFP(SCH_1):INS30777@MY_SCH_LIBRARY.74441-0010.NORMAL(CHIPS)':
 'VEET_1':;
NODE_NAME	U19 17
 '@SDHCALDIF.TOP(SCH_1):SFP@SDHCALDIF.SFP(SCH_1):INS30777@MY_SCH_LIBRARY.74441-0010.NORMAL(CHIPS)':
 'VEET_2':;
NODE_NAME	U19 20
 '@SDHCALDIF.TOP(SCH_1):SFP@SDHCALDIF.SFP(SCH_1):INS30777@MY_SCH_LIBRARY.74441-0010.NORMAL(CHIPS)':
 'VEET_3':;
NODE_NAME	C169 2
 '@SDHCALDIF.TOP(SCH_1):SFP@SDHCALDIF.SFP(SCH_1):INS31049@MY_SCH_LIBRARY.CAPACITOR NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C170 2
 '@SDHCALDIF.TOP(SCH_1):SFP@SDHCALDIF.SFP(SCH_1):INS31033@MY_SCH_LIBRARY.CAPACITOR POL.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C165 2
 '@SDHCALDIF.TOP(SCH_1):SFP@SDHCALDIF.SFP(SCH_1):INS31065@MY_SCH_LIBRARY.CAPACITOR NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C168 2
 '@SDHCALDIF.TOP(SCH_1):SFP@SDHCALDIF.SFP(SCH_1):INS31081@MY_SCH_LIBRARY.CAPACITOR POL.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C167 2
 '@SDHCALDIF.TOP(SCH_1):SFP@SDHCALDIF.SFP(SCH_1):INS31113@MY_SCH_LIBRARY.CAPACITOR NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C176 2
 '@SDHCALDIF.TOP(SCH_1):SFP@SDHCALDIF.SFP(SCH_1):INS31285@MY_SCH_LIBRARY.CAPACITOR NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C174 2
 '@SDHCALDIF.TOP(SCH_1):SFP@SDHCALDIF.SFP(SCH_1):INS31253@MY_SCH_LIBRARY.CAPACITOR POL.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C173 2
 '@SDHCALDIF.TOP(SCH_1):SFP@SDHCALDIF.SFP(SCH_1):INS31237@MY_SCH_LIBRARY.CAPACITOR NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C172 2
 '@SDHCALDIF.TOP(SCH_1):SFP@SDHCALDIF.SFP(SCH_1):INS31221@MY_SCH_LIBRARY.CAPACITOR NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C171 2
 '@SDHCALDIF.TOP(SCH_1):SFP@SDHCALDIF.SFP(SCH_1):INS31205@MY_SCH_LIBRARY.CAPACITOR POL.NORMAL(CHIPS)':
 '2':;
NODE_NAME	JP1 2
 '@SDHCALDIF.TOP(SCH_1):SFP@SDHCALDIF.SFP(SCH_1):INS42904@MY_SCH_LIBRARY.JUMP WIRE.NORMAL(CHIPS)':
 '2':;
NODE_NAME	JP2 2
 '@SDHCALDIF.TOP(SCH_1):SFP@SDHCALDIF.SFP(SCH_1):INS43028@MY_SCH_LIBRARY.JUMP WIRE.NORMAL(CHIPS)':
 '2':;
NODE_NAME	JP3 2
 '@SDHCALDIF.TOP(SCH_1):SFP@SDHCALDIF.SFP(SCH_1):INS43051@MY_SCH_LIBRARY.JUMP WIRE.NORMAL(CHIPS)':
 '2':;
NODE_NAME	U19 23
 '@SDHCALDIF.TOP(SCH_1):SFP@SDHCALDIF.SFP(SCH_1):INS30777@MY_SCH_LIBRARY.74441-0010.NORMAL(CHIPS)':
 'GND1':;
NODE_NAME	U19 24
 '@SDHCALDIF.TOP(SCH_1):SFP@SDHCALDIF.SFP(SCH_1):INS30777@MY_SCH_LIBRARY.74441-0010.NORMAL(CHIPS)':
 'GND2':;
NODE_NAME	U19 26
 '@SDHCALDIF.TOP(SCH_1):SFP@SDHCALDIF.SFP(SCH_1):INS30777@MY_SCH_LIBRARY.74441-0010.NORMAL(CHIPS)':
 'GND4':;
NODE_NAME	U19 29
 '@SDHCALDIF.TOP(SCH_1):SFP@SDHCALDIF.SFP(SCH_1):INS30777@MY_SCH_LIBRARY.74441-0010.NORMAL(CHIPS)':
 'GND7':;
NODE_NAME	U19 34
 '@SDHCALDIF.TOP(SCH_1):SFP@SDHCALDIF.SFP(SCH_1):INS30777@MY_SCH_LIBRARY.74441-0010.NORMAL(CHIPS)':
 'GND12':;
NODE_NAME	U19 37
 '@SDHCALDIF.TOP(SCH_1):SFP@SDHCALDIF.SFP(SCH_1):INS30777@MY_SCH_LIBRARY.74441-0010.NORMAL(CHIPS)':
 'GND15':;
NODE_NAME	U19 38
 '@SDHCALDIF.TOP(SCH_1):SFP@SDHCALDIF.SFP(SCH_1):INS30777@MY_SCH_LIBRARY.74441-0010.NORMAL(CHIPS)':
 'GND16':;
NODE_NAME	U19 39
 '@SDHCALDIF.TOP(SCH_1):SFP@SDHCALDIF.SFP(SCH_1):INS30777@MY_SCH_LIBRARY.74441-0010.NORMAL(CHIPS)':
 'GND17':;
NODE_NAME	U19 40
 '@SDHCALDIF.TOP(SCH_1):SFP@SDHCALDIF.SFP(SCH_1):INS30777@MY_SCH_LIBRARY.74441-0010.NORMAL(CHIPS)':
 'GND18':;
NODE_NAME	U19 41
 '@SDHCALDIF.TOP(SCH_1):SFP@SDHCALDIF.SFP(SCH_1):INS30777@MY_SCH_LIBRARY.74441-0010.NORMAL(CHIPS)':
 'GND19':;
NODE_NAME	U19 42
 '@SDHCALDIF.TOP(SCH_1):SFP@SDHCALDIF.SFP(SCH_1):INS30777@MY_SCH_LIBRARY.74441-0010.NORMAL(CHIPS)':
 'GND20':;
NODE_NAME	C185 2
 '@SDHCALDIF.TOP(SCH_1):SFP@SDHCALDIF.SFP(SCH_1):INS36528@MY_SCH_LIBRARY.CAPACITOR NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C181 2
 '@SDHCALDIF.TOP(SCH_1):SFP@SDHCALDIF.SFP(SCH_1):INS36356@MY_SCH_LIBRARY.CAPACITOR NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	U20 11
 '@SDHCALDIF.TOP(SCH_1):SFP@SDHCALDIF.SFP(SCH_1):INS35792@MY_SCH_LIBRARY.74441-0010.NORMAL(CHIPS)':
 'VEER_2':;
NODE_NAME	U20 10
 '@SDHCALDIF.TOP(SCH_1):SFP@SDHCALDIF.SFP(SCH_1):INS35792@MY_SCH_LIBRARY.74441-0010.NORMAL(CHIPS)':
 'VEER_1':;
NODE_NAME	U20 14
 '@SDHCALDIF.TOP(SCH_1):SFP@SDHCALDIF.SFP(SCH_1):INS35792@MY_SCH_LIBRARY.74441-0010.NORMAL(CHIPS)':
 'VEER_3':;
NODE_NAME	U20 1
 '@SDHCALDIF.TOP(SCH_1):SFP@SDHCALDIF.SFP(SCH_1):INS35792@MY_SCH_LIBRARY.74441-0010.NORMAL(CHIPS)':
 'VEET_1':;
NODE_NAME	U20 17
 '@SDHCALDIF.TOP(SCH_1):SFP@SDHCALDIF.SFP(SCH_1):INS35792@MY_SCH_LIBRARY.74441-0010.NORMAL(CHIPS)':
 'VEET_2':;
NODE_NAME	U20 20
 '@SDHCALDIF.TOP(SCH_1):SFP@SDHCALDIF.SFP(SCH_1):INS35792@MY_SCH_LIBRARY.74441-0010.NORMAL(CHIPS)':
 'VEET_3':;
NODE_NAME	C178 2
 '@SDHCALDIF.TOP(SCH_1):SFP@SDHCALDIF.SFP(SCH_1):INS36308@MY_SCH_LIBRARY.CAPACITOR NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C177 2
 '@SDHCALDIF.TOP(SCH_1):SFP@SDHCALDIF.SFP(SCH_1):INS36292@MY_SCH_LIBRARY.CAPACITOR POL.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C179 2
 '@SDHCALDIF.TOP(SCH_1):SFP@SDHCALDIF.SFP(SCH_1):INS36324@MY_SCH_LIBRARY.CAPACITOR NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C180 2
 '@SDHCALDIF.TOP(SCH_1):SFP@SDHCALDIF.SFP(SCH_1):INS36340@MY_SCH_LIBRARY.CAPACITOR POL.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C182 2
 '@SDHCALDIF.TOP(SCH_1):SFP@SDHCALDIF.SFP(SCH_1):INS36372@MY_SCH_LIBRARY.CAPACITOR NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C186 2
 '@SDHCALDIF.TOP(SCH_1):SFP@SDHCALDIF.SFP(SCH_1):INS36544@MY_SCH_LIBRARY.CAPACITOR NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C188 2
 '@SDHCALDIF.TOP(SCH_1):SFP@SDHCALDIF.SFP(SCH_1):INS36512@MY_SCH_LIBRARY.CAPACITOR POL.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C184 2
 '@SDHCALDIF.TOP(SCH_1):SFP@SDHCALDIF.SFP(SCH_1):INS36496@MY_SCH_LIBRARY.CAPACITOR NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C183 2
 '@SDHCALDIF.TOP(SCH_1):SFP@SDHCALDIF.SFP(SCH_1):INS36480@MY_SCH_LIBRARY.CAPACITOR NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C187 2
 '@SDHCALDIF.TOP(SCH_1):SFP@SDHCALDIF.SFP(SCH_1):INS36464@MY_SCH_LIBRARY.CAPACITOR POL.NORMAL(CHIPS)':
 '2':;
NODE_NAME	JP4 2
 '@SDHCALDIF.TOP(SCH_1):SFP@SDHCALDIF.SFP(SCH_1):INS43903@MY_SCH_LIBRARY.JUMP WIRE.NORMAL(CHIPS)':
 '2':;
NODE_NAME	JP5 2
 '@SDHCALDIF.TOP(SCH_1):SFP@SDHCALDIF.SFP(SCH_1):INS43915@MY_SCH_LIBRARY.JUMP WIRE.NORMAL(CHIPS)':
 '2':;
NODE_NAME	JP6 2
 '@SDHCALDIF.TOP(SCH_1):SFP@SDHCALDIF.SFP(SCH_1):INS43935@MY_SCH_LIBRARY.JUMP WIRE.NORMAL(CHIPS)':
 '2':;
NODE_NAME	U20 23
 '@SDHCALDIF.TOP(SCH_1):SFP@SDHCALDIF.SFP(SCH_1):INS35792@MY_SCH_LIBRARY.74441-0010.NORMAL(CHIPS)':
 'GND1':;
NODE_NAME	U20 24
 '@SDHCALDIF.TOP(SCH_1):SFP@SDHCALDIF.SFP(SCH_1):INS35792@MY_SCH_LIBRARY.74441-0010.NORMAL(CHIPS)':
 'GND2':;
NODE_NAME	U20 26
 '@SDHCALDIF.TOP(SCH_1):SFP@SDHCALDIF.SFP(SCH_1):INS35792@MY_SCH_LIBRARY.74441-0010.NORMAL(CHIPS)':
 'GND4':;
NODE_NAME	U20 29
 '@SDHCALDIF.TOP(SCH_1):SFP@SDHCALDIF.SFP(SCH_1):INS35792@MY_SCH_LIBRARY.74441-0010.NORMAL(CHIPS)':
 'GND7':;
NODE_NAME	U20 34
 '@SDHCALDIF.TOP(SCH_1):SFP@SDHCALDIF.SFP(SCH_1):INS35792@MY_SCH_LIBRARY.74441-0010.NORMAL(CHIPS)':
 'GND12':;
NODE_NAME	U20 37
 '@SDHCALDIF.TOP(SCH_1):SFP@SDHCALDIF.SFP(SCH_1):INS35792@MY_SCH_LIBRARY.74441-0010.NORMAL(CHIPS)':
 'GND15':;
NODE_NAME	U20 38
 '@SDHCALDIF.TOP(SCH_1):SFP@SDHCALDIF.SFP(SCH_1):INS35792@MY_SCH_LIBRARY.74441-0010.NORMAL(CHIPS)':
 'GND16':;
NODE_NAME	U20 39
 '@SDHCALDIF.TOP(SCH_1):SFP@SDHCALDIF.SFP(SCH_1):INS35792@MY_SCH_LIBRARY.74441-0010.NORMAL(CHIPS)':
 'GND17':;
NODE_NAME	U20 40
 '@SDHCALDIF.TOP(SCH_1):SFP@SDHCALDIF.SFP(SCH_1):INS35792@MY_SCH_LIBRARY.74441-0010.NORMAL(CHIPS)':
 'GND18':;
NODE_NAME	U20 41
 '@SDHCALDIF.TOP(SCH_1):SFP@SDHCALDIF.SFP(SCH_1):INS35792@MY_SCH_LIBRARY.74441-0010.NORMAL(CHIPS)':
 'GND19':;
NODE_NAME	U20 42
 '@SDHCALDIF.TOP(SCH_1):SFP@SDHCALDIF.SFP(SCH_1):INS35792@MY_SCH_LIBRARY.74441-0010.NORMAL(CHIPS)':
 'GND20':;
NODE_NAME	U25 27
 '@SDHCALDIF.TOP(SCH_1):SFP@SDHCALDIF.SFP(SCH_1):INS57801@DEVICE.ADN2815.NORMAL(CHIPS)':
 'SQUELCH':;
NODE_NAME	U25 19
 '@SDHCALDIF.TOP(SCH_1):SFP@SDHCALDIF.SFP(SCH_1):INS57801@DEVICE.ADN2815.NORMAL(CHIPS)':
 'SADDR5':;
NODE_NAME	U25 30
 '@SDHCALDIF.TOP(SCH_1):SFP@SDHCALDIF.SFP(SCH_1):INS57801@DEVICE.ADN2815.NORMAL(CHIPS)':
 'VEE#30':;
NODE_NAME	C207 1
 '@SDHCALDIF.TOP(SCH_1):SFP@SDHCALDIF.SFP(SCH_1):INS58370@COMPONENT.C NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C208 1
 '@SDHCALDIF.TOP(SCH_1):SFP@SDHCALDIF.SFP(SCH_1):INS59581@COMPONENT.C NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C209 1
 '@SDHCALDIF.TOP(SCH_1):SFP@SDHCALDIF.SFP(SCH_1):INS59805@COMPONENT.C NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C210 1
 '@SDHCALDIF.TOP(SCH_1):SFP@SDHCALDIF.SFP(SCH_1):INS60368@COMPONENT.C NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C220 1
 '@SDHCALDIF.TOP(SCH_1):SFP@SDHCALDIF.SFP(SCH_1):INS62709@COMPONENT.C NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C214 1
 '@SDHCALDIF.TOP(SCH_1):SFP@SDHCALDIF.SFP(SCH_1):INS61808@COMPONENT.C NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	U25 17
 '@SDHCALDIF.TOP(SCH_1):SFP@SDHCALDIF.SFP(SCH_1):INS57801@DEVICE.ADN2815.NORMAL(CHIPS)':
 'VEE#17':;
NODE_NAME	U25 13
 '@SDHCALDIF.TOP(SCH_1):SFP@SDHCALDIF.SFP(SCH_1):INS57801@DEVICE.ADN2815.NORMAL(CHIPS)':
 'VEE#13':;
NODE_NAME	U25 23
 '@SDHCALDIF.TOP(SCH_1):SFP@SDHCALDIF.SFP(SCH_1):INS57801@DEVICE.ADN2815.NORMAL(CHIPS)':
 'VEE#23':;
NODE_NAME	U25 8
 '@SDHCALDIF.TOP(SCH_1):SFP@SDHCALDIF.SFP(SCH_1):INS57801@DEVICE.ADN2815.NORMAL(CHIPS)':
 'VEE#8':;
NODE_NAME	U25 33
 '@SDHCALDIF.TOP(SCH_1):SFP@SDHCALDIF.SFP(SCH_1):INS57801@DEVICE.ADN2815.NORMAL(CHIPS)':
 'EP':;
NODE_NAME	C211 1
 '@SDHCALDIF.TOP(SCH_1):SFP@SDHCALDIF.SFP(SCH_1):INS60543@COMPONENT.C NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C212 1
 '@SDHCALDIF.TOP(SCH_1):SFP@SDHCALDIF.SFP(SCH_1):INS60713@COMPONENT.C NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C215 1
 '@SDHCALDIF.TOP(SCH_1):SFP@SDHCALDIF.SFP(SCH_1):INS61969@COMPONENT.C NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C216 1
 '@SDHCALDIF.TOP(SCH_1):SFP@SDHCALDIF.SFP(SCH_1):INS62114@COMPONENT.C NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C217 1
 '@SDHCALDIF.TOP(SCH_1):SFP@SDHCALDIF.SFP(SCH_1):INS62261@COMPONENT.C NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C133 2
 '@SDHCALDIF.TOP(SCH_1):POWER@SDHCALDIF.POWER(SCH_1):INS16796557@MY_SCH_LIBRARY.CAPACITOR POL.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C140 2
 '@SDHCALDIF.TOP(SCH_1):POWER@SDHCALDIF.POWER(SCH_1):INS16797034@MY_SCH_LIBRARY.CAPACITOR NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C132 2
 '@SDHCALDIF.TOP(SCH_1):POWER@SDHCALDIF.POWER(SCH_1):INS16779309@MY_SCH_LIBRARY.CAPACITOR POL.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C135 2
 '@SDHCALDIF.TOP(SCH_1):POWER@SDHCALDIF.POWER(SCH_1):INS16797092@MY_SCH_LIBRARY.CAPACITOR NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C131 2
 '@SDHCALDIF.TOP(SCH_1):POWER@SDHCALDIF.POWER(SCH_1):INS16796549@MY_SCH_LIBRARY.CAPACITOR NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C134 2
 '@SDHCALDIF.TOP(SCH_1):POWER@SDHCALDIF.POWER(SCH_1):INS16779299@MY_SCH_LIBRARY.CAPACITOR NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C147 2
 '@SDHCALDIF.TOP(SCH_1):POWER@SDHCALDIF.POWER(SCH_1):INS16797047@MY_SCH_LIBRARY.CAPACITOR NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C141 2
 '@SDHCALDIF.TOP(SCH_1):POWER@SDHCALDIF.POWER(SCH_1):INS16797082@MY_SCH_LIBRARY.CAPACITOR NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	J13 4
 '@SDHCALDIF.TOP(SCH_1):POWER@SDHCALDIF.POWER(SCH_1):INS16779397@LIB_GENERAL.4 HEADER.NORMAL(CHIPS)':
 '4':;
NODE_NAME	J13 1
 '@SDHCALDIF.TOP(SCH_1):POWER@SDHCALDIF.POWER(SCH_1):INS16779397@LIB_GENERAL.4 HEADER.NORMAL(CHIPS)':
 '1':;
NODE_NAME	D14 2
 '@SDHCALDIF.TOP(SCH_1):POWER@SDHCALDIF.POWER(SCH_1):INS16779662@BGO_FEE_DAQ.LED.NORMAL(CHIPS)':
 'CATHODE':;
NODE_NAME	C137 2
 '@SDHCALDIF.TOP(SCH_1):POWER@SDHCALDIF.POWER(SCH_1):INS16779795@MY_SCH_LIBRARY.CAPACITOR NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C136 2
 '@SDHCALDIF.TOP(SCH_1):POWER@SDHCALDIF.POWER(SCH_1):INS16779803@MY_SCH_LIBRARY.CAPACITOR POL.NORMAL(CHIPS)':
 '2':;
NODE_NAME	BT2 2
 '@SDHCALDIF.TOP(SCH_1):POWER@SDHCALDIF.POWER(SCH_1):INS16779953@MY_SCH_LIBRARY.BUTTON.NORMAL(CHIPS)':
 '2':;
NODE_NAME	U16 21
 '@SDHCALDIF.TOP(SCH_1):POWER@SDHCALDIF.POWER(SCH_1):INS16779157@MY_SCH_LIBRARY.TPS386000.NORMAL(CHIPS)':
 'PAD':;
NODE_NAME	U16 12
 '@SDHCALDIF.TOP(SCH_1):POWER@SDHCALDIF.POWER(SCH_1):INS16779157@MY_SCH_LIBRARY.TPS386000.NORMAL(CHIPS)':
 'GND':;
NODE_NAME	C142 2
 '@SDHCALDIF.TOP(SCH_1):POWER@SDHCALDIF.POWER(SCH_1):INS16787106@MY_SCH_LIBRARY.CAPACITOR NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C143 2
 '@SDHCALDIF.TOP(SCH_1):POWER@SDHCALDIF.POWER(SCH_1):INS16787122@MY_SCH_LIBRARY.CAPACITOR NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C144 2
 '@SDHCALDIF.TOP(SCH_1):POWER@SDHCALDIF.POWER(SCH_1):INS16787135@MY_SCH_LIBRARY.CAPACITOR NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C145 2
 '@SDHCALDIF.TOP(SCH_1):POWER@SDHCALDIF.POWER(SCH_1):INS16787148@MY_SCH_LIBRARY.CAPACITOR NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	R93 2
 '@SDHCALDIF.TOP(SCH_1):POWER@SDHCALDIF.POWER(SCH_1):INS16787679@MY_SCH_LIBRARY.RESISTOR.NORMAL(CHIPS)':
 '2':;
NODE_NAME	R94 2
 '@SDHCALDIF.TOP(SCH_1):POWER@SDHCALDIF.POWER(SCH_1):INS16787892@MY_SCH_LIBRARY.RESISTOR.NORMAL(CHIPS)':
 '2':;
NODE_NAME	R95 2
 '@SDHCALDIF.TOP(SCH_1):POWER@SDHCALDIF.POWER(SCH_1):INS16787943@MY_SCH_LIBRARY.RESISTOR.NORMAL(CHIPS)':
 '2':;
NODE_NAME	R96 2
 '@SDHCALDIF.TOP(SCH_1):POWER@SDHCALDIF.POWER(SCH_1):INS16787995@MY_SCH_LIBRARY.RESISTOR.NORMAL(CHIPS)':
 '2':;
NODE_NAME	U15 12
 '@SDHCALDIF.TOP(SCH_1):POWER@SDHCALDIF.POWER(SCH_1):INS16796898@MY_SCH_LIBRARY.TPS74401.NORMAL(CHIPS)':
 'GND':;
NODE_NAME	U15 21
 '@SDHCALDIF.TOP(SCH_1):POWER@SDHCALDIF.POWER(SCH_1):INS16796898@MY_SCH_LIBRARY.TPS74401.NORMAL(CHIPS)':
 'PAD':;
NODE_NAME	R88 2
 '@SDHCALDIF.TOP(SCH_1):POWER@SDHCALDIF.POWER(SCH_1):INS16796941@MY_SCH_LIBRARY.RESISTOR.NORMAL(CHIPS)':
 '2':;
NODE_NAME	U17 12
 '@SDHCALDIF.TOP(SCH_1):POWER@SDHCALDIF.POWER(SCH_1):INS16796968@MY_SCH_LIBRARY.TPS74401.NORMAL(CHIPS)':
 'GND':;
NODE_NAME	U17 21
 '@SDHCALDIF.TOP(SCH_1):POWER@SDHCALDIF.POWER(SCH_1):INS16796968@MY_SCH_LIBRARY.TPS74401.NORMAL(CHIPS)':
 'PAD':;
NODE_NAME	R98 2
 '@SDHCALDIF.TOP(SCH_1):POWER@SDHCALDIF.POWER(SCH_1):INS16797011@MY_SCH_LIBRARY.RESISTOR.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C139 2
 '@SDHCALDIF.TOP(SCH_1):POWER@SDHCALDIF.POWER(SCH_1):INS16797102@MY_SCH_LIBRARY.CAPACITOR NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C148 2
 '@SDHCALDIF.TOP(SCH_1):POWER@SDHCALDIF.POWER(SCH_1):INS16797149@MY_SCH_LIBRARY.CAPACITOR NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C138 2
 '@SDHCALDIF.TOP(SCH_1):POWER@SDHCALDIF.POWER(SCH_1):INS16797191@MY_SCH_LIBRARY.CAPACITOR POL.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C146 2
 '@SDHCALDIF.TOP(SCH_1):POWER@SDHCALDIF.POWER(SCH_1):INS16797209@MY_SCH_LIBRARY.CAPACITOR POL.NORMAL(CHIPS)':
 '2':;
NODE_NAME	D16 2
 '@SDHCALDIF.TOP(SCH_1):POWER@SDHCALDIF.POWER(SCH_1):INS16822181@BGO_FEE_DAQ.LED.NORMAL(CHIPS)':
 'CATHODE':;
NODE_NAME	D15 2
 '@SDHCALDIF.TOP(SCH_1):POWER@SDHCALDIF.POWER(SCH_1):INS16822173@BGO_FEE_DAQ.LED.NORMAL(CHIPS)':
 'CATHODE':;
NODE_NAME	D20 2
 '@SDHCALDIF.TOP(SCH_1):POWER@SDHCALDIF.POWER(SCH_1):INS16821812@BGO_FEE_DAQ.LED.NORMAL(CHIPS)':
 'CATHODE':;
NODE_NAME	D19 2
 '@SDHCALDIF.TOP(SCH_1):POWER@SDHCALDIF.POWER(SCH_1):INS16821702@BGO_FEE_DAQ.LED.NORMAL(CHIPS)':
 'CATHODE':;
NODE_NAME	D18 2
 '@SDHCALDIF.TOP(SCH_1):POWER@SDHCALDIF.POWER(SCH_1):INS16821591@BGO_FEE_DAQ.LED.NORMAL(CHIPS)':
 'CATHODE':;
NODE_NAME	D17 2
 '@SDHCALDIF.TOP(SCH_1):POWER@SDHCALDIF.POWER(SCH_1):INS16821476@BGO_FEE_DAQ.LED.NORMAL(CHIPS)':
 'CATHODE':;
NODE_NAME	U18 A5
 '@SDHCALDIF.TOP(SCH_1):POWER@SDHCALDIF.POWER(SCH_1):INS16795471@ADAM.LTM4644-1_1.NORMAL(CHIPS)':
 'GND#A5':;
NODE_NAME	C161 2
 '@SDHCALDIF.TOP(SCH_1):POWER@SDHCALDIF.POWER(SCH_1):INS16795751@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C162 2
 '@SDHCALDIF.TOP(SCH_1):POWER@SDHCALDIF.POWER(SCH_1):INS16795759@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C163 2
 '@SDHCALDIF.TOP(SCH_1):POWER@SDHCALDIF.POWER(SCH_1):INS16795767@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C164 2
 '@SDHCALDIF.TOP(SCH_1):POWER@SDHCALDIF.POWER(SCH_1):INS16795785@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C158 2
 '@SDHCALDIF.TOP(SCH_1):POWER@SDHCALDIF.POWER(SCH_1):INS16795626@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C159 2
 '@SDHCALDIF.TOP(SCH_1):POWER@SDHCALDIF.POWER(SCH_1):INS16804327@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C149 2
 '@SDHCALDIF.TOP(SCH_1):POWER@SDHCALDIF.POWER(SCH_1):INS16795600@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C150 2
 '@SDHCALDIF.TOP(SCH_1):POWER@SDHCALDIF.POWER(SCH_1):INS16803911@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	U18 A4
 '@SDHCALDIF.TOP(SCH_1):POWER@SDHCALDIF.POWER(SCH_1):INS16795471@ADAM.LTM4644-1_1.NORMAL(CHIPS)':
 'GND#A4':;
NODE_NAME	R114 2
 '@SDHCALDIF.TOP(SCH_1):POWER@SDHCALDIF.POWER(SCH_1):INS16795862@CAPTURE.R_0603.NORMAL(CHIPS)':
 '2':;
NODE_NAME	U18 B1
 '@SDHCALDIF.TOP(SCH_1):POWER@SDHCALDIF.POWER(SCH_1):INS16795471@ADAM.LTM4644-1_1.NORMAL(CHIPS)':
 'GND#B1':;
NODE_NAME	U18 B2
 '@SDHCALDIF.TOP(SCH_1):POWER@SDHCALDIF.POWER(SCH_1):INS16795471@ADAM.LTM4644-1_1.NORMAL(CHIPS)':
 'GND#B2':;
NODE_NAME	U18 C5
 '@SDHCALDIF.TOP(SCH_1):POWER@SDHCALDIF.POWER(SCH_1):INS16795471@ADAM.LTM4644-1_1.NORMAL(CHIPS)':
 'GND#C5':;
NODE_NAME	U18 D3
 '@SDHCALDIF.TOP(SCH_1):POWER@SDHCALDIF.POWER(SCH_1):INS16795471@ADAM.LTM4644-1_1.NORMAL(CHIPS)':
 'GND#D3':;
NODE_NAME	U18 D4
 '@SDHCALDIF.TOP(SCH_1):POWER@SDHCALDIF.POWER(SCH_1):INS16795471@ADAM.LTM4644-1_1.NORMAL(CHIPS)':
 'GND#D4':;
NODE_NAME	U18 D5
 '@SDHCALDIF.TOP(SCH_1):POWER@SDHCALDIF.POWER(SCH_1):INS16795471@ADAM.LTM4644-1_1.NORMAL(CHIPS)':
 'GND#D5':;
NODE_NAME	U18 E1
 '@SDHCALDIF.TOP(SCH_1):POWER@SDHCALDIF.POWER(SCH_1):INS16795471@ADAM.LTM4644-1_1.NORMAL(CHIPS)':
 'GND#E1':;
NODE_NAME	U18 E2
 '@SDHCALDIF.TOP(SCH_1):POWER@SDHCALDIF.POWER(SCH_1):INS16795471@ADAM.LTM4644-1_1.NORMAL(CHIPS)':
 'GND#E2':;
NODE_NAME	U18 F5
 '@SDHCALDIF.TOP(SCH_1):POWER@SDHCALDIF.POWER(SCH_1):INS16795471@ADAM.LTM4644-1_1.NORMAL(CHIPS)':
 'GND#F5':;
NODE_NAME	U18 G3
 '@SDHCALDIF.TOP(SCH_1):POWER@SDHCALDIF.POWER(SCH_1):INS16795471@ADAM.LTM4644-1_1.NORMAL(CHIPS)':
 'GND#G3':;
NODE_NAME	U18 G4
 '@SDHCALDIF.TOP(SCH_1):POWER@SDHCALDIF.POWER(SCH_1):INS16795471@ADAM.LTM4644-1_1.NORMAL(CHIPS)':
 'GND#G4':;
NODE_NAME	U18 G5
 '@SDHCALDIF.TOP(SCH_1):POWER@SDHCALDIF.POWER(SCH_1):INS16795471@ADAM.LTM4644-1_1.NORMAL(CHIPS)':
 'GND#G5':;
NODE_NAME	U18 H1
 '@SDHCALDIF.TOP(SCH_1):POWER@SDHCALDIF.POWER(SCH_1):INS16795471@ADAM.LTM4644-1_1.NORMAL(CHIPS)':
 'GND#H1':;
NODE_NAME	U18 H2
 '@SDHCALDIF.TOP(SCH_1):POWER@SDHCALDIF.POWER(SCH_1):INS16795471@ADAM.LTM4644-1_1.NORMAL(CHIPS)':
 'GND#H2':;
NODE_NAME	U18 J5
 '@SDHCALDIF.TOP(SCH_1):POWER@SDHCALDIF.POWER(SCH_1):INS16795471@ADAM.LTM4644-1_1.NORMAL(CHIPS)':
 'GND#J5':;
NODE_NAME	U18 K3
 '@SDHCALDIF.TOP(SCH_1):POWER@SDHCALDIF.POWER(SCH_1):INS16795471@ADAM.LTM4644-1_1.NORMAL(CHIPS)':
 'GND#K3':;
NODE_NAME	U18 L1
 '@SDHCALDIF.TOP(SCH_1):POWER@SDHCALDIF.POWER(SCH_1):INS16795471@ADAM.LTM4644-1_1.NORMAL(CHIPS)':
 'GND#L1':;
NODE_NAME	U18 L2
 '@SDHCALDIF.TOP(SCH_1):POWER@SDHCALDIF.POWER(SCH_1):INS16795471@ADAM.LTM4644-1_1.NORMAL(CHIPS)':
 'GND#L2':;
NODE_NAME	U18 K4
 '@SDHCALDIF.TOP(SCH_1):POWER@SDHCALDIF.POWER(SCH_1):INS16795471@ADAM.LTM4644-1_1.NORMAL(CHIPS)':
 'GND#K4':;
NODE_NAME	C153 2
 '@SDHCALDIF.TOP(SCH_1):POWER@SDHCALDIF.POWER(SCH_1):INS16804549@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C152 2
 '@SDHCALDIF.TOP(SCH_1):POWER@SDHCALDIF.POWER(SCH_1):INS16795608@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C156 2
 '@SDHCALDIF.TOP(SCH_1):POWER@SDHCALDIF.POWER(SCH_1):INS16804438@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C155 2
 '@SDHCALDIF.TOP(SCH_1):POWER@SDHCALDIF.POWER(SCH_1):INS16795618@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	TP9 1
 '@SDHCALDIF.TOP(SCH_1):POWER@SDHCALDIF.POWER(SCH_1):INS16823031@BGO_FEE_DAQ.T POINT A.NORMAL(CHIPS)':
 'TP':;
NODE_NAME	TP10 1
 '@SDHCALDIF.TOP(SCH_1):POWER@SDHCALDIF.POWER(SCH_1):INS16823058@BGO_FEE_DAQ.T POINT A.NORMAL(CHIPS)':
 'TP':;
NODE_NAME	TP11 1
 '@SDHCALDIF.TOP(SCH_1):POWER@SDHCALDIF.POWER(SCH_1):INS16823069@BGO_FEE_DAQ.T POINT A.NORMAL(CHIPS)':
 'TP':;
NODE_NAME	TP12 1
 '@SDHCALDIF.TOP(SCH_1):POWER@SDHCALDIF.POWER(SCH_1):INS16823092@BGO_FEE_DAQ.T POINT A.NORMAL(CHIPS)':
 'TP':;
NODE_NAME	TP13 1
 '@SDHCALDIF.TOP(SCH_1):POWER@SDHCALDIF.POWER(SCH_1):INS16823099@BGO_FEE_DAQ.T POINT A.NORMAL(CHIPS)':
 'TP':;
NODE_NAME	TP14 1
 '@SDHCALDIF.TOP(SCH_1):POWER@SDHCALDIF.POWER(SCH_1):INS16823106@BGO_FEE_DAQ.T POINT A.NORMAL(CHIPS)':
 'TP':;
NODE_NAME	TP15 1
 '@SDHCALDIF.TOP(SCH_1):POWER@SDHCALDIF.POWER(SCH_1):INS16823125@BGO_FEE_DAQ.T POINT A.NORMAL(CHIPS)':
 'TP':;
NODE_NAME	TP16 1
 '@SDHCALDIF.TOP(SCH_1):POWER@SDHCALDIF.POWER(SCH_1):INS16823132@BGO_FEE_DAQ.T POINT A.NORMAL(CHIPS)':
 'TP':;
NODE_NAME	TP17 1
 '@SDHCALDIF.TOP(SCH_1):POWER@SDHCALDIF.POWER(SCH_1):INS16823139@BGO_FEE_DAQ.T POINT A.NORMAL(CHIPS)':
 'TP':;
NODE_NAME	TP18 1
 '@SDHCALDIF.TOP(SCH_1):POWER@SDHCALDIF.POWER(SCH_1):INS16823158@BGO_FEE_DAQ.T POINT A.NORMAL(CHIPS)':
 'TP':;
NODE_NAME	C191 2
 '@SDHCALDIF.TOP(SCH_1):USB 2.0@SDHCALDIF.USB2.0(SCH_1):INS16777499@MY_SCH_LIBRARY.CAPACITOR POL.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C200 2
 '@SDHCALDIF.TOP(SCH_1):USB 2.0@SDHCALDIF.USB2.0(SCH_1):INS16777295@MY_SCH_LIBRARY.CAPACITOR NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C192 1
 '@SDHCALDIF.TOP(SCH_1):USB 2.0@SDHCALDIF.USB2.0(SCH_1):INS16777263@MY_SCH_LIBRARY.CAPACITOR NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C195 2
 '@SDHCALDIF.TOP(SCH_1):USB 2.0@SDHCALDIF.USB2.0(SCH_1):INS16777385@MY_SCH_LIBRARY.CAPACITOR NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C198 2
 '@SDHCALDIF.TOP(SCH_1):USB 2.0@SDHCALDIF.USB2.0(SCH_1):INS16777334@MY_SCH_LIBRARY.CAPACITOR NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C197 2
 '@SDHCALDIF.TOP(SCH_1):USB 2.0@SDHCALDIF.USB2.0(SCH_1):INS16777369@MY_SCH_LIBRARY.CAPACITOR NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C196 2
 '@SDHCALDIF.TOP(SCH_1):USB 2.0@SDHCALDIF.USB2.0(SCH_1):INS16777523@MY_SCH_LIBRARY.CAPACITOR NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C199 2
 '@SDHCALDIF.TOP(SCH_1):USB 2.0@SDHCALDIF.USB2.0(SCH_1):INS16777304@MY_SCH_LIBRARY.CAPACITOR NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C201 2
 '@SDHCALDIF.TOP(SCH_1):USB 2.0@SDHCALDIF.USB2.0(SCH_1):INS16777287@BGO_FEE_DAQ.CAP POL.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C194 2
 '@SDHCALDIF.TOP(SCH_1):USB 2.0@SDHCALDIF.USB2.0(SCH_1):INS16777271@MY_SCH_LIBRARY.CAPACITOR NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C202 2
 '@SDHCALDIF.TOP(SCH_1):USB 2.0@SDHCALDIF.USB2.0(SCH_1):INS16777377@BGO_FEE_DAQ.CAP POL.NORMAL(CHIPS)':
 '2':;
NODE_NAME	JP7 1
 '@SDHCALDIF.TOP(SCH_1):USB 2.0@SDHCALDIF.USB2.0(SCH_1):INS16777922@MY_SCH_LIBRARY.JUMP WIRE.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C190 2
 '@SDHCALDIF.TOP(SCH_1):USB 2.0@SDHCALDIF.USB2.0(SCH_1):INS16777361@MY_SCH_LIBRARY.CAPACITOR NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C193 2
 '@SDHCALDIF.TOP(SCH_1):USB 2.0@SDHCALDIF.USB2.0(SCH_1):INS16777413@MY_SCH_LIBRARY.CAPACITOR NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	R143 1
 '@SDHCALDIF.TOP(SCH_1):USB 2.0@SDHCALDIF.USB2.0(SCH_1):INS16777491@BGO_FEE_DAQ.RESISTOR.NORMAL(CHIPS)':
 '1':;
NODE_NAME	R144 2
 '@SDHCALDIF.TOP(SCH_1):USB 2.0@SDHCALDIF.USB2.0(SCH_1):INS16777483@BGO_FEE_DAQ.RESISTOR.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C189 1
 '@SDHCALDIF.TOP(SCH_1):USB 2.0@SDHCALDIF.USB2.0(SCH_1):INS16777318@BGO_FEE_DAQ.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	R141 1
 '@SDHCALDIF.TOP(SCH_1):USB 2.0@SDHCALDIF.USB2.0(SCH_1):INS16777326@BGO_FEE_DAQ.RESISTOR.NORMAL(CHIPS)':
 '1':;
NODE_NAME	U22 5
 '@SDHCALDIF.TOP(SCH_1):USB 2.0@SDHCALDIF.USB2.0(SCH_1):INS16782307@MY_SCH_LIBRARY.MICROUSBMOLEX47590-0001.NORMAL(CHIPS)':
 'GND':;
NODE_NAME	U23 2
 '@SDHCALDIF.TOP(SCH_1):USB 2.0@SDHCALDIF.USB2.0(SCH_1):INS16777350@MY_SCH_LIBRARY.TPS3820-33.NORMAL(CHIPS)':
 'GND':;
NODE_NAME	BT3 2
 '@SDHCALDIF.TOP(SCH_1):USB 2.0@SDHCALDIF.USB2.0(SCH_1):INS16777312@MY_SCH_LIBRARY.BUTTON.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C204 1
 '@SDHCALDIF.TOP(SCH_1):USB 2.0@SDHCALDIF.USB2.0(SCH_1):INS16777279@MY_SCH_LIBRARY.CAPACITOR NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C203 1
 '@SDHCALDIF.TOP(SCH_1):USB 2.0@SDHCALDIF.USB2.0(SCH_1):INS16777342@MY_SCH_LIBRARY.CAPACITOR NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	U24 3
 '@SDHCALDIF.TOP(SCH_1):USB 2.0@SDHCALDIF.USB2.0(SCH_1):INS16777928@MY_SCH_LIBRARY.24LC64.NORMAL(CHIPS)':
 'A2':;
NODE_NAME	U24 2
 '@SDHCALDIF.TOP(SCH_1):USB 2.0@SDHCALDIF.USB2.0(SCH_1):INS16777928@MY_SCH_LIBRARY.24LC64.NORMAL(CHIPS)':
 'A1':;
NODE_NAME	U24 4
 '@SDHCALDIF.TOP(SCH_1):USB 2.0@SDHCALDIF.USB2.0(SCH_1):INS16777928@MY_SCH_LIBRARY.24LC64.NORMAL(CHIPS)':
 'VSS':;
NODE_NAME	U21 7
 '@SDHCALDIF.TOP(SCH_1):USB 2.0@SDHCALDIF.USB2.0(SCH_1):INS16777421@SDHCAL_DAQ_2V0.CY7C68013A_0.NORMAL(CHIPS)':
 'GND2':;
NODE_NAME	U21 4
 '@SDHCALDIF.TOP(SCH_1):USB 2.0@SDHCALDIF.USB2.0(SCH_1):INS16777421@SDHCAL_DAQ_2V0.CY7C68013A_0.NORMAL(CHIPS)':
 'GND1':;
NODE_NAME	U21 19
 '@SDHCALDIF.TOP(SCH_1):USB 2.0@SDHCALDIF.USB2.0(SCH_1):INS16777421@SDHCAL_DAQ_2V0.CY7C68013A_0.NORMAL(CHIPS)':
 'GND3':;
NODE_NAME	U21 33
 '@SDHCALDIF.TOP(SCH_1):USB 2.0@SDHCALDIF.USB2.0(SCH_1):INS16777421@SDHCAL_DAQ_2V0.CY7C68013A_0.NORMAL(CHIPS)':
 'GND4':;
NODE_NAME	U21 35
 '@SDHCALDIF.TOP(SCH_1):USB 2.0@SDHCALDIF.USB2.0(SCH_1):INS16777421@SDHCAL_DAQ_2V0.CY7C68013A_0.NORMAL(CHIPS)':
 'GND5':;
NODE_NAME	U21 48
 '@SDHCALDIF.TOP(SCH_1):USB 2.0@SDHCALDIF.USB2.0(SCH_1):INS16777421@SDHCAL_DAQ_2V0.CY7C68013A_0.NORMAL(CHIPS)':
 'GND6':;
NODE_NAME	U21 13
 '@SDHCALDIF.TOP(SCH_1):USB 2.0@SDHCALDIF.USB2.0(SCH_1):INS16777421@SDHCAL_DAQ_2V0.CY7C68013A_0.NORMAL(CHIPS)':
 'AGND1':;
NODE_NAME	U21 17
 '@SDHCALDIF.TOP(SCH_1):USB 2.0@SDHCALDIF.USB2.0(SCH_1):INS16777421@SDHCAL_DAQ_2V0.CY7C68013A_0.NORMAL(CHIPS)':
 'AGND2':;
NODE_NAME	D27 2
 '@SDHCALDIF.TOP(SCH_1):USB 2.0@SDHCALDIF.USB2.0(SCH_1):INS16784948@BGO_FEE_DAQ.LED.NORMAL(CHIPS)':
 'CATHODE':;
NODE_NAME	U7 24
 '@SDHCALDIF.TOP(SCH_1):INTERFACE TO DAQ@SDHCALDIF.INTERFACETODAQ(SCH_1):INS212646@SDHCALDIF.USBTYPECPLUG_0.NORMAL(CHIPS)':
 'B12 GND':;
NODE_NAME	U7 13
 '@SDHCALDIF.TOP(SCH_1):INTERFACE TO DAQ@SDHCALDIF.INTERFACETODAQ(SCH_1):INS212646@SDHCALDIF.USBTYPECPLUG_0.NORMAL(CHIPS)':
 'B1 GND':;
NODE_NAME	U7 1
 '@SDHCALDIF.TOP(SCH_1):INTERFACE TO DAQ@SDHCALDIF.INTERFACETODAQ(SCH_1):INS212646@SDHCALDIF.USBTYPECPLUG_0.NORMAL(CHIPS)':
 'A1 GND':;
NODE_NAME	U7 12
 '@SDHCALDIF.TOP(SCH_1):INTERFACE TO DAQ@SDHCALDIF.INTERFACETODAQ(SCH_1):INS212646@SDHCALDIF.USBTYPECPLUG_0.NORMAL(CHIPS)':
 'A12 GND':;
NODE_NAME	U8 24
 '@SDHCALDIF.TOP(SCH_1):INTERFACE TO DAQ@SDHCALDIF.INTERFACETODAQ(SCH_1):INS212222@SDHCALDIF.USBTYPECPLUG_0.NORMAL(CHIPS)':
 'B12 GND':;
NODE_NAME	U8 13
 '@SDHCALDIF.TOP(SCH_1):INTERFACE TO DAQ@SDHCALDIF.INTERFACETODAQ(SCH_1):INS212222@SDHCALDIF.USBTYPECPLUG_0.NORMAL(CHIPS)':
 'B1 GND':;
NODE_NAME	U8 1
 '@SDHCALDIF.TOP(SCH_1):INTERFACE TO DAQ@SDHCALDIF.INTERFACETODAQ(SCH_1):INS212222@SDHCALDIF.USBTYPECPLUG_0.NORMAL(CHIPS)':
 'A1 GND':;
NODE_NAME	U8 12
 '@SDHCALDIF.TOP(SCH_1):INTERFACE TO DAQ@SDHCALDIF.INTERFACETODAQ(SCH_1):INS212222@SDHCALDIF.USBTYPECPLUG_0.NORMAL(CHIPS)':
 'A12 GND':;
NODE_NAME	R49 2
 '@SDHCALDIF.TOP(SCH_1):INTERFACE TO DAQ@SDHCALDIF.INTERFACETODAQ(SCH_1):INS212350@BGO_FEE_DAQ.RESISTOR.NORMAL(CHIPS)':
 '2':;
NODE_NAME	R50 2
 '@SDHCALDIF.TOP(SCH_1):INTERFACE TO DAQ@SDHCALDIF.INTERFACETODAQ(SCH_1):INS212330@BGO_FEE_DAQ.RESISTOR.NORMAL(CHIPS)':
 '2':;
NODE_NAME	R51 2
 '@SDHCALDIF.TOP(SCH_1):INTERFACE TO DAQ@SDHCALDIF.INTERFACETODAQ(SCH_1):INS211886@BGO_FEE_DAQ.RESISTOR.NORMAL(CHIPS)':
 '2':;
NODE_NAME	R52 2
 '@SDHCALDIF.TOP(SCH_1):INTERFACE TO DAQ@SDHCALDIF.INTERFACETODAQ(SCH_1):INS212546@BGO_FEE_DAQ.RESISTOR.NORMAL(CHIPS)':
 '2':;
NODE_NAME	U11 13
 '@SDHCALDIF.TOP(SCH_1):INTERFACE TO DAQ@SDHCALDIF.INTERFACETODAQ(SCH_1):INS212126@MY_SCH_LIBRARY.DS90LV049.NORMAL(CHIPS)':
 'GND':;
NODE_NAME	U11 9
 '@SDHCALDIF.TOP(SCH_1):INTERFACE TO DAQ@SDHCALDIF.INTERFACETODAQ(SCH_1):INS212126@MY_SCH_LIBRARY.DS90LV049.NORMAL(CHIPS)':
 '\\E\N':;
NODE_NAME	R53 2
 '@SDHCALDIF.TOP(SCH_1):INTERFACE TO DAQ@SDHCALDIF.INTERFACETODAQ(SCH_1):INS212086@BGO_FEE_DAQ.RESISTOR.NORMAL(CHIPS)':
 '2':;
NODE_NAME	R54 2
 '@SDHCALDIF.TOP(SCH_1):INTERFACE TO DAQ@SDHCALDIF.INTERFACETODAQ(SCH_1):INS212046@BGO_FEE_DAQ.RESISTOR.NORMAL(CHIPS)':
 '2':;
NODE_NAME	R55 2
 '@SDHCALDIF.TOP(SCH_1):INTERFACE TO DAQ@SDHCALDIF.INTERFACETODAQ(SCH_1):INS211966@BGO_FEE_DAQ.RESISTOR.NORMAL(CHIPS)':
 '2':;
NODE_NAME	R56 2
 '@SDHCALDIF.TOP(SCH_1):INTERFACE TO DAQ@SDHCALDIF.INTERFACETODAQ(SCH_1):INS212606@BGO_FEE_DAQ.RESISTOR.NORMAL(CHIPS)':
 '2':;
NODE_NAME	U9 13
 '@SDHCALDIF.TOP(SCH_1):INTERFACE TO DAQ@SDHCALDIF.INTERFACETODAQ(SCH_1):INS215699@MY_SCH_LIBRARY.DS90LV049.NORMAL(CHIPS)':
 'GND':;
NODE_NAME	U9 9
 '@SDHCALDIF.TOP(SCH_1):INTERFACE TO DAQ@SDHCALDIF.INTERFACETODAQ(SCH_1):INS215699@MY_SCH_LIBRARY.DS90LV049.NORMAL(CHIPS)':
 '\\E\N':;
NODE_NAME	U10 9
 '@SDHCALDIF.TOP(SCH_1):INTERFACE TO DAQ@SDHCALDIF.INTERFACETODAQ(SCH_1):INS215796@MY_SCH_LIBRARY.DS90LV049.NORMAL(CHIPS)':
 '\\E\N':;
NODE_NAME	U10 13
 '@SDHCALDIF.TOP(SCH_1):INTERFACE TO DAQ@SDHCALDIF.INTERFACETODAQ(SCH_1):INS215796@MY_SCH_LIBRARY.DS90LV049.NORMAL(CHIPS)':
 'GND':;
NODE_NAME	J9 2
 '@SDHCALDIF.TOP(SCH_1):INTERFACE TO DAQ@SDHCALDIF.INTERFACETODAQ(SCH_1):INS10940196@SDHCALDIF.HDMI_A_0.NORMAL(CHIPS)':
 'GND2':;
NODE_NAME	J9 5
 '@SDHCALDIF.TOP(SCH_1):INTERFACE TO DAQ@SDHCALDIF.INTERFACETODAQ(SCH_1):INS10940196@SDHCALDIF.HDMI_A_0.NORMAL(CHIPS)':
 'GND1':;
NODE_NAME	J9 8
 '@SDHCALDIF.TOP(SCH_1):INTERFACE TO DAQ@SDHCALDIF.INTERFACETODAQ(SCH_1):INS10940196@SDHCALDIF.HDMI_A_0.NORMAL(CHIPS)':
 'GND0':;
NODE_NAME	J9 11
 '@SDHCALDIF.TOP(SCH_1):INTERFACE TO DAQ@SDHCALDIF.INTERFACETODAQ(SCH_1):INS10940196@SDHCALDIF.HDMI_A_0.NORMAL(CHIPS)':
 'GND_CLK':;
NODE_NAME	J9 17
 '@SDHCALDIF.TOP(SCH_1):INTERFACE TO DAQ@SDHCALDIF.INTERFACETODAQ(SCH_1):INS10940196@SDHCALDIF.HDMI_A_0.NORMAL(CHIPS)':
 'GND':;
NODE_NAME	C108 2
 '@SDHCALDIF.TOP(SCH_1):INTERFACE TO DAQ@SDHCALDIF.INTERFACETODAQ(SCH_1):INS10940842@MY_SCH_LIBRARY.CAPACITOR POL.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C109 2
 '@SDHCALDIF.TOP(SCH_1):INTERFACE TO DAQ@SDHCALDIF.INTERFACETODAQ(SCH_1):INS10940794@MY_SCH_LIBRARY.CAPACITOR POL.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C110 2
 '@SDHCALDIF.TOP(SCH_1):INTERFACE TO DAQ@SDHCALDIF.INTERFACETODAQ(SCH_1):INS10940778@MY_SCH_LIBRARY.CAPACITOR POL.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C206 2
 '@SDHCALDIF.TOP(SCH_1):INTERFACE TO DAQ@SDHCALDIF.INTERFACETODAQ(SCH_1):INS10948239@MY_SCH_LIBRARY.CAPACITOR POL.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C113 2
 '@SDHCALDIF.TOP(SCH_1):INTERFACE TO DAQ@SDHCALDIF.INTERFACETODAQ(SCH_1):INS10940810@MY_SCH_LIBRARY.CAPACITOR NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C112 2
 '@SDHCALDIF.TOP(SCH_1):INTERFACE TO DAQ@SDHCALDIF.INTERFACETODAQ(SCH_1):INS10940826@MY_SCH_LIBRARY.CAPACITOR NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C111 2
 '@SDHCALDIF.TOP(SCH_1):INTERFACE TO DAQ@SDHCALDIF.INTERFACETODAQ(SCH_1):INS10940858@MY_SCH_LIBRARY.CAPACITOR NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	D11 1
 '@SDHCALDIF.TOP(SCH_1):INTERFACE TO DAQ@SDHCALDIF.INTERFACETODAQ(SCH_1):INS10941259@DISCRETE.LED.NORMAL(CHIPS)':
 'CATHODE':;
NODE_NAME	D12 1
 '@SDHCALDIF.TOP(SCH_1):INTERFACE TO DAQ@SDHCALDIF.INTERFACETODAQ(SCH_1):INS10941211@DISCRETE.LED.NORMAL(CHIPS)':
 'CATHODE':;
NODE_NAME	U12 13
 '@SDHCALDIF.TOP(SCH_1):INTERFACE TO DAQ@SDHCALDIF.INTERFACETODAQ(SCH_1):INS215893@MY_SCH_LIBRARY.DS90LV049.NORMAL(CHIPS)':
 'GND':;
NODE_NAME	U12 9
 '@SDHCALDIF.TOP(SCH_1):INTERFACE TO DAQ@SDHCALDIF.INTERFACETODAQ(SCH_1):INS215893@MY_SCH_LIBRARY.DS90LV049.NORMAL(CHIPS)':
 '\\E\N':;
NODE_NAME	C205 1
 '@SDHCALDIF.TOP(SCH_1):INTERFACE TO DAQ@SDHCALDIF.INTERFACETODAQ(SCH_1):INS10948223@MY_SCH_LIBRARY.CAPACITOR NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	R148 1
 '@SDHCALDIF.TOP(SCH_1):INTERFACE TO DAQ@SDHCALDIF.INTERFACETODAQ(SCH_1):INS10949634@BGO_FEE_DAQ.RESISTOR.NORMAL(CHIPS)':
 '1':;
NODE_NAME	R149 1
 '@SDHCALDIF.TOP(SCH_1):INTERFACE TO DAQ@SDHCALDIF.INTERFACETODAQ(SCH_1):INS10953006@BGO_FEE_DAQ.RESISTOR.NORMAL(CHIPS)':
 '1':;
NODE_NAME	R159 1
 '@SDHCALDIF.TOP(SCH_1):INTERFACE TO DAQ@SDHCALDIF.INTERFACETODAQ(SCH_1):INS10956357@BGO_FEE_DAQ.RESISTOR.NORMAL(CHIPS)':
 '1':;
NODE_NAME	R156 1
 '@SDHCALDIF.TOP(SCH_1):INTERFACE TO DAQ@SDHCALDIF.INTERFACETODAQ(SCH_1):INS10956002@BGO_FEE_DAQ.RESISTOR.NORMAL(CHIPS)':
 '1':;
NET_NAME
'DOUT2B_E'
 '@SDHCALDIF.TOP(SCH_1):DOUT2B_E':
 C_SIGNAL='@sdhcaldif.top(sch_1):dout2b_e';
NODE_NAME	U4 B13
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16840578@MY_SCH_LIBRARY.XC7A100TFGG484E.NORMAL(CHIPS)':
 'IO_L8N_T1_16':;
NODE_NAME	J10 B4
 '@SDHCALDIF.TOP(SCH_1):INTERFACE TO FEB@SDHCALDIF.INTERFACETOFEB(SCH_1):INS16768030@FECV2_0.CONN_1.NORMAL(CHIPS)':
 'B4':;
NET_NAME
'N16774264'
 '@SDHCALDIF.TOP(SCH_1):N16774264':
 C_SIGNAL='@sdhcaldif.top(sch_1):n16774264';
NODE_NAME	R34 1
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16774242@MY_SCH_LIBRARY.RESISTOR.NORMAL(CHIPS)':
 '1':;
NODE_NAME	J8 10
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16773388@MY_SCH_LIBRARY.JTAG-14PIN.NORMAL(CHIPS)':
 'TDI':;
NET_NAME
'TRANSMITON1B_E'
 '@SDHCALDIF.TOP(SCH_1):TRANSMITON1B_E':
 C_SIGNAL='@sdhcaldif.top(sch_1):transmiton1b_e';
NODE_NAME	U4 D14
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16840578@MY_SCH_LIBRARY.XC7A100TFGG484E.NORMAL(CHIPS)':
 'IO_L6P_T0_16':;
NODE_NAME	J10 A5
 '@SDHCALDIF.TOP(SCH_1):INTERFACE TO FEB@SDHCALDIF.INTERFACETOFEB(SCH_1):INS16768030@FECV2_0.CONN_1.NORMAL(CHIPS)':
 'A5':;
NET_NAME
'REGULARIO_SFP_LOS'
 '@SDHCALDIF.TOP(SCH_1):REGULARIO_SFP_LOS':
 C_SIGNAL='@sdhcaldif.top(sch_1):regulario_sfp_los';
NODE_NAME	U20 8
 '@SDHCALDIF.TOP(SCH_1):SFP@SDHCALDIF.SFP(SCH_1):INS35792@MY_SCH_LIBRARY.74441-0010.NORMAL(CHIPS)':
 'LOS':;
NODE_NAME	D24 2
 '@SDHCALDIF.TOP(SCH_1):SFP@SDHCALDIF.SFP(SCH_1):INS39438@BGO_FEE_DAQ.LED.NORMAL(CHIPS)':
 'CATHODE':;
NODE_NAME	R130 1
 '@SDHCALDIF.TOP(SCH_1):SFP@SDHCALDIF.SFP(SCH_1):INS39558@MY_SCH_LIBRARY.RESISTOR.NORMAL(CHIPS)':
 '1':;
NET_NAME
'CCLK'
 '@SDHCALDIF.TOP(SCH_1):CCLK':
 C_SIGNAL='@sdhcaldif.top(sch_1):cclk';
NODE_NAME	U6 16
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16773332@MY_SCH_LIBRARY.N25Q128.NORMAL(CHIPS)':
 'C':;
NODE_NAME	U4 L12
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16839673@MY_SCH_LIBRARY.XC7A100TFGG484A.NORMAL(CHIPS)':
 'CCLK_0':;
NET_NAME
'TRANSMITON2B_E'
 '@SDHCALDIF.TOP(SCH_1):TRANSMITON2B_E':
 C_SIGNAL='@sdhcaldif.top(sch_1):transmiton2b_e';
NODE_NAME	U4 A14
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16840578@MY_SCH_LIBRARY.XC7A100TFGG484E.NORMAL(CHIPS)':
 'IO_L10N_T1_16':;
NODE_NAME	J10 B6
 '@SDHCALDIF.TOP(SCH_1):INTERFACE TO FEB@SDHCALDIF.INTERFACETOFEB(SCH_1):INS16768030@FECV2_0.CONN_1.NORMAL(CHIPS)':
 'B6':;
NET_NAME
'N16850575'
 '@SDHCALDIF.TOP(SCH_1):N16850575':
 C_SIGNAL='@sdhcaldif.top(sch_1):n16850575';
NODE_NAME	U4 V9
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16840729@MY_SCH_LIBRARY.XC7A100TFGG484F.NORMAL(CHIPS)':
 'IO_L21P_T3_DQS_34':;
NET_NAME
'INIT_B'
 '@SDHCALDIF.TOP(SCH_1):INIT_B':
 C_SIGNAL='@sdhcaldif.top(sch_1):init_b';
NODE_NAME	U4 U12
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16839673@MY_SCH_LIBRARY.XC7A100TFGG484A.NORMAL(CHIPS)':
 'INIT_B_0':;
NODE_NAME	R37 1
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16773688@MY_SCH_LIBRARY.RESISTOR.NORMAL(CHIPS)':
 '1':;
NODE_NAME	D10 2
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16773666@BGO_FEE_DAQ.LED.NORMAL(CHIPS)':
 'CATHODE':;
NET_NAME
'CHIPSATB_E'
 '@SDHCALDIF.TOP(SCH_1):CHIPSATB_E':
 C_SIGNAL='@sdhcaldif.top(sch_1):chipsatb_e';
NODE_NAME	U4 E14
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16840578@MY_SCH_LIBRARY.XC7A100TFGG484E.NORMAL(CHIPS)':
 'IO_L4N_T0_16':;
NODE_NAME	J10 A7
 '@SDHCALDIF.TOP(SCH_1):INTERFACE TO FEB@SDHCALDIF.INTERFACETOFEB(SCH_1):INS16768030@FECV2_0.CONN_1.NORMAL(CHIPS)':
 'A7':;
NET_NAME
'N394480'
 '@SDHCALDIF.TOP(SCH_1):N394480':
 C_SIGNAL='@sdhcaldif.top(sch_1):n394480';
NODE_NAME	R134 1
 '@SDHCALDIF.TOP(SCH_1):SFP@SDHCALDIF.SFP(SCH_1):INS39486@MY_SCH_LIBRARY.RESISTOR.NORMAL(CHIPS)':
 '1':;
NODE_NAME	D24 1
 '@SDHCALDIF.TOP(SCH_1):SFP@SDHCALDIF.SFP(SCH_1):INS39438@BGO_FEE_DAQ.LED.NORMAL(CHIPS)':
 'ANODE':;
NET_NAME
'N16774236'
 '@SDHCALDIF.TOP(SCH_1):N16774236':
 C_SIGNAL='@sdhcaldif.top(sch_1):n16774236';
NODE_NAME	R31 1
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16774172@MY_SCH_LIBRARY.RESISTOR.NORMAL(CHIPS)':
 '1':;
NODE_NAME	J8 4
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16773388@MY_SCH_LIBRARY.JTAG-14PIN.NORMAL(CHIPS)':
 'TMS':;
NET_NAME
'SR_OUT_E'
 '@SDHCALDIF.TOP(SCH_1):SR_OUT_E':
 C_SIGNAL='@sdhcaldif.top(sch_1):sr_out_e';
NODE_NAME	U4 C17
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16840578@MY_SCH_LIBRARY.XC7A100TFGG484E.NORMAL(CHIPS)':
 'IO_L12N_T1_MRCC_16':;
NODE_NAME	J10 A13
 '@SDHCALDIF.TOP(SCH_1):INTERFACE TO FEB@SDHCALDIF.INTERFACETOFEB(SCH_1):INS16768030@FECV2_0.CONN_1.NORMAL(CHIPS)':
 'A13':;
NET_NAME
'REGULARIO_SFP_RS0'
 '@SDHCALDIF.TOP(SCH_1):REGULARIO_SFP_RS0':
 C_SIGNAL='@sdhcaldif.top(sch_1):regulario_sfp_rs0';
NODE_NAME	U20 7
 '@SDHCALDIF.TOP(SCH_1):SFP@SDHCALDIF.SFP(SCH_1):INS35792@MY_SCH_LIBRARY.74441-0010.NORMAL(CHIPS)':
 'RS0':;
NODE_NAME	R139 1
 '@SDHCALDIF.TOP(SCH_1):SFP@SDHCALDIF.SFP(SCH_1):INS40221@MY_SCH_LIBRARY.RESISTOR.NORMAL(CHIPS)':
 '1':;
NODE_NAME	JP5 1
 '@SDHCALDIF.TOP(SCH_1):SFP@SDHCALDIF.SFP(SCH_1):INS43915@MY_SCH_LIBRARY.JUMP WIRE.NORMAL(CHIPS)':
 '1':;
NET_NAME
'N16850549'
 '@SDHCALDIF.TOP(SCH_1):N16850549':
 C_SIGNAL='@sdhcaldif.top(sch_1):n16850549';
NODE_NAME	U4 U5
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16840729@MY_SCH_LIBRARY.XC7A100TFGG484F.NORMAL(CHIPS)':
 'IO_L14N_T2_SRCC_34':;
NET_NAME
'OUT_TRIG0B'
 '@SDHCALDIF.TOP(SCH_1):OUT_TRIG0B':
 C_SIGNAL='@sdhcaldif.top(sch_1):out_trig0b';
NODE_NAME	U4 R14
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16840193@MY_SCH_LIBRARY.XC7A100TFGG484C.NORMAL(CHIPS)':
 'IO_L19N_T3_A09_D25_VREF_14':;
NODE_NAME	J12 A31
 '@SDHCALDIF.TOP(SCH_1):INTERFACE TO FEB@SDHCALDIF.INTERFACETOFEB(SCH_1):INS16767808@FECV2_0.CONN_1.NORMAL(CHIPS)':
 'A31':;
NODE_NAME	TP4 1
 '@SDHCALDIF.TOP(SCH_1):INTERFACE TO FEB@SDHCALDIF.INTERFACETOFEB(SCH_1):INS16799097@BGO_FEE_DAQ.T POINT A.NORMAL(CHIPS)':
 'TP':;
NET_NAME
'N36562'
 '@SDHCALDIF.TOP(SCH_1):N36562':
 C_SIGNAL='@sdhcaldif.top(sch_1):n36562';
NODE_NAME	C185 1
 '@SDHCALDIF.TOP(SCH_1):SFP@SDHCALDIF.SFP(SCH_1):INS36528@MY_SCH_LIBRARY.CAPACITOR NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C188 1
 '@SDHCALDIF.TOP(SCH_1):SFP@SDHCALDIF.SFP(SCH_1):INS36512@MY_SCH_LIBRARY.CAPACITOR POL.NORMAL(CHIPS)':
 '1':;
NODE_NAME	L10 2
 '@SDHCALDIF.TOP(SCH_1):SFP@SDHCALDIF.SFP(SCH_1):INS36572@MY_SCH_LIBRARY.INDUCTOR.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C186 1
 '@SDHCALDIF.TOP(SCH_1):SFP@SDHCALDIF.SFP(SCH_1):INS36544@MY_SCH_LIBRARY.CAPACITOR NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	U20 16
 '@SDHCALDIF.TOP(SCH_1):SFP@SDHCALDIF.SFP(SCH_1):INS35792@MY_SCH_LIBRARY.74441-0010.NORMAL(CHIPS)':
 'VCCT':;
NET_NAME
'OUT_TRIG1B'
 '@SDHCALDIF.TOP(SCH_1):OUT_TRIG1B':
 C_SIGNAL='@sdhcaldif.top(sch_1):out_trig1b';
NODE_NAME	U4 AA13
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16839893@MY_SCH_LIBRARY.XC7A100TFGG484B.NORMAL(CHIPS)':
 'IO_L3P_T0_DQS_13':;
NODE_NAME	J12 B32
 '@SDHCALDIF.TOP(SCH_1):INTERFACE TO FEB@SDHCALDIF.INTERFACETOFEB(SCH_1):INS16767808@FECV2_0.CONN_1.NORMAL(CHIPS)':
 'B32':;
NODE_NAME	TP3 1
 '@SDHCALDIF.TOP(SCH_1):INTERFACE TO FEB@SDHCALDIF.INTERFACETOFEB(SCH_1):INS16799028@BGO_FEE_DAQ.T POINT A.NORMAL(CHIPS)':
 'TP':;
NET_NAME
'N16784622'
 '@SDHCALDIF.TOP(SCH_1):N16784622':
 C_SIGNAL='@sdhcaldif.top(sch_1):n16784622';
NODE_NAME	U22 1
 '@SDHCALDIF.TOP(SCH_1):USB 2.0@SDHCALDIF.USB2.0(SCH_1):INS16782307@MY_SCH_LIBRARY.MICROUSBMOLEX47590-0001.NORMAL(CHIPS)':
 'VBUS':;
NODE_NAME	R142 1
 '@SDHCALDIF.TOP(SCH_1):USB 2.0@SDHCALDIF.USB2.0(SCH_1):INS16777515@BGO_FEE_DAQ.RESISTOR.NORMAL(CHIPS)':
 '1':;
NET_NAME
'N16774260'
 '@SDHCALDIF.TOP(SCH_1):N16774260':
 C_SIGNAL='@sdhcaldif.top(sch_1):n16774260';
NODE_NAME	R33 1
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16774218@MY_SCH_LIBRARY.RESISTOR.NORMAL(CHIPS)':
 '1':;
NODE_NAME	J8 8
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16773388@MY_SCH_LIBRARY.JTAG-14PIN.NORMAL(CHIPS)':
 'TDO':;
NET_NAME
'OUT_TRIG2B'
 '@SDHCALDIF.TOP(SCH_1):OUT_TRIG2B':
 C_SIGNAL='@sdhcaldif.top(sch_1):out_trig2b';
NODE_NAME	U4 Y14
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16839893@MY_SCH_LIBRARY.XC7A100TFGG484B.NORMAL(CHIPS)':
 'IO_L6N_T0_VREF_13':;
NODE_NAME	J12 A33
 '@SDHCALDIF.TOP(SCH_1):INTERFACE TO FEB@SDHCALDIF.INTERFACETOFEB(SCH_1):INS16767808@FECV2_0.CONN_1.NORMAL(CHIPS)':
 'A33':;
NODE_NAME	TP2 1
 '@SDHCALDIF.TOP(SCH_1):INTERFACE TO FEB@SDHCALDIF.INTERFACETOFEB(SCH_1):INS16798489@BGO_FEE_DAQ.T POINT A.NORMAL(CHIPS)':
 'TP':;
NET_NAME
'REGULARIO_SFP_RX-'
 '@SDHCALDIF.TOP(SCH_1):REGULARIO_SFP_RX-':
 C_SIGNAL='@sdhcaldif.top(sch_1):\regulario_sfp_rx-\';
NODE_NAME	U20 12
 '@SDHCALDIF.TOP(SCH_1):SFP@SDHCALDIF.SFP(SCH_1):INS35792@MY_SCH_LIBRARY.74441-0010.NORMAL(CHIPS)':
 'RXD_N':;
NODE_NAME	C218 2
 '@SDHCALDIF.TOP(SCH_1):SFP@SDHCALDIF.SFP(SCH_1):INS62465@COMPONENT.C NP.NORMAL(CHIPS)':
 '2':;
NET_NAME
'D02'
 '@SDHCALDIF.TOP(SCH_1):D02':
 C_SIGNAL='@sdhcaldif.top(sch_1):d02';
NODE_NAME	R29 1
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16773762@MY_SCH_LIBRARY.RESISTOR.NORMAL(CHIPS)':
 '1':;
NODE_NAME	U6 9
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16773332@MY_SCH_LIBRARY.N25Q128.NORMAL(CHIPS)':
 '\\W/VPP/DQ2':;
NODE_NAME	U4 P21
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16840193@MY_SCH_LIBRARY.XC7A100TFGG484C.NORMAL(CHIPS)':
 'IO_L2P_T0_D02_14':;
NET_NAME
'COLUMNSELECT0'
 '@SDHCALDIF.TOP(SCH_1):COLUMNSELECT0':
 C_SIGNAL='@sdhcaldif.top(sch_1):columnselect0';
NODE_NAME	U4 W11
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16839893@MY_SCH_LIBRARY.XC7A100TFGG484B.NORMAL(CHIPS)':
 'IO_L12P_T1_MRCC_13':;
NODE_NAME	J12 A37
 '@SDHCALDIF.TOP(SCH_1):INTERFACE TO FEB@SDHCALDIF.INTERFACETOFEB(SCH_1):INS16767808@FECV2_0.CONN_1.NORMAL(CHIPS)':
 'A37':;
NET_NAME
'N394640'
 '@SDHCALDIF.TOP(SCH_1):N394640':
 C_SIGNAL='@sdhcaldif.top(sch_1):n394640';
NODE_NAME	R135 1
 '@SDHCALDIF.TOP(SCH_1):SFP@SDHCALDIF.SFP(SCH_1):INS39502@MY_SCH_LIBRARY.RESISTOR.NORMAL(CHIPS)':
 '1':;
NODE_NAME	D25 1
 '@SDHCALDIF.TOP(SCH_1):SFP@SDHCALDIF.SFP(SCH_1):INS39454@BGO_FEE_DAQ.LED.NORMAL(CHIPS)':
 'ANODE':;
NET_NAME
'N16795999'
 '@SDHCALDIF.TOP(SCH_1):N16795999':
 C_SIGNAL='@sdhcaldif.top(sch_1):n16795999';
NODE_NAME	D5 2
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16818937@BGO_FEE_DAQ.LED.NORMAL(CHIPS)':
 'CATHODE':;
NODE_NAME	R5 2
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16819497@MY_SCH_LIBRARY.RESISTOR.NORMAL(CHIPS)':
 '2':;
NET_NAME
'COLUMNSELECT1'
 '@SDHCALDIF.TOP(SCH_1):COLUMNSELECT1':
 C_SIGNAL='@sdhcaldif.top(sch_1):columnselect1';
NODE_NAME	U4 AB12
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16839893@MY_SCH_LIBRARY.XC7A100TFGG484B.NORMAL(CHIPS)':
 'IO_L7N_T1_13':;
NODE_NAME	J12 B38
 '@SDHCALDIF.TOP(SCH_1):INTERFACE TO FEB@SDHCALDIF.INTERFACETOFEB(SCH_1):INS16767808@FECV2_0.CONN_1.NORMAL(CHIPS)':
 'B38':;
NET_NAME
'N16784068'
 '@SDHCALDIF.TOP(SCH_1):N16784068':
 C_SIGNAL='@sdhcaldif.top(sch_1):n16784068';
NODE_NAME	J4 1
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16775829@BGO_FEE_DAQ.LEMO.NORMAL(CHIPS)':
 '1':;
NODE_NAME	R18 2
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16777425@MY_SCH_LIBRARY.RESISTOR.NORMAL(CHIPS)':
 '2':;
NET_NAME
'COLUMNSELECT2'
 '@SDHCALDIF.TOP(SCH_1):COLUMNSELECT2':
 C_SIGNAL='@sdhcaldif.top(sch_1):columnselect2';
NODE_NAME	U4 Y11
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16839893@MY_SCH_LIBRARY.XC7A100TFGG484B.NORMAL(CHIPS)':
 'IO_L11P_T1_SRCC_13':;
NODE_NAME	J12 A39
 '@SDHCALDIF.TOP(SCH_1):INTERFACE TO FEB@SDHCALDIF.INTERFACETOFEB(SCH_1):INS16767808@FECV2_0.CONN_1.NORMAL(CHIPS)':
 'A39':;
NET_NAME
'N36390'
 '@SDHCALDIF.TOP(SCH_1):N36390':
 C_SIGNAL='@sdhcaldif.top(sch_1):n36390';
NODE_NAME	C182 1
 '@SDHCALDIF.TOP(SCH_1):SFP@SDHCALDIF.SFP(SCH_1):INS36372@MY_SCH_LIBRARY.CAPACITOR NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C180 1
 '@SDHCALDIF.TOP(SCH_1):SFP@SDHCALDIF.SFP(SCH_1):INS36340@MY_SCH_LIBRARY.CAPACITOR POL.NORMAL(CHIPS)':
 '1':;
NODE_NAME	L11 2
 '@SDHCALDIF.TOP(SCH_1):SFP@SDHCALDIF.SFP(SCH_1):INS36396@MY_SCH_LIBRARY.INDUCTOR.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C181 1
 '@SDHCALDIF.TOP(SCH_1):SFP@SDHCALDIF.SFP(SCH_1):INS36356@MY_SCH_LIBRARY.CAPACITOR NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	U20 15
 '@SDHCALDIF.TOP(SCH_1):SFP@SDHCALDIF.SFP(SCH_1):INS35792@MY_SCH_LIBRARY.74441-0010.NORMAL(CHIPS)':
 'VCCR':;
NET_NAME
'LED1'
 '@SDHCALDIF.TOP(SCH_1):LED1':
 C_SIGNAL='@sdhcaldif.top(sch_1):led1';
NODE_NAME	U4 Y6
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16840729@MY_SCH_LIBRARY.XC7A100TFGG484F.NORMAL(CHIPS)':
 'IO_L18P_T2_34':;
NODE_NAME	D2 1
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16818886@BGO_FEE_DAQ.LED.NORMAL(CHIPS)':
 'ANODE':;
NET_NAME
'ROWSELECT0'
 '@SDHCALDIF.TOP(SCH_1):ROWSELECT0':
 C_SIGNAL='@sdhcaldif.top(sch_1):rowselect0';
NODE_NAME	U4 AB13
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16839893@MY_SCH_LIBRARY.XC7A100TFGG484B.NORMAL(CHIPS)':
 'IO_L3N_T0_DQS_13':;
NODE_NAME	J12 B34
 '@SDHCALDIF.TOP(SCH_1):INTERFACE TO FEB@SDHCALDIF.INTERFACETOFEB(SCH_1):INS16767808@FECV2_0.CONN_1.NORMAL(CHIPS)':
 'B34':;
NET_NAME
'EXT_TRIG_IN'
 '@SDHCALDIF.TOP(SCH_1):EXT_TRIG_IN':
 C_SIGNAL='@sdhcaldif.top(sch_1):ext_trig_in';
NODE_NAME	U4 V3
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16840729@MY_SCH_LIBRARY.XC7A100TFGG484F.NORMAL(CHIPS)':
 'IO_L6N_T0_VREF_34':;
NODE_NAME	U2 4
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16777305@MY_SCH_LIBRARY.SN74LVC1T45.NORMAL(CHIPS)':
 'B':;
NET_NAME
'ROWSELECT1'
 '@SDHCALDIF.TOP(SCH_1):ROWSELECT1':
 C_SIGNAL='@sdhcaldif.top(sch_1):rowselect1';
NODE_NAME	U4 Y13
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16839893@MY_SCH_LIBRARY.XC7A100TFGG484B.NORMAL(CHIPS)':
 'IO_L5P_T0_13':;
NODE_NAME	J12 A35
 '@SDHCALDIF.TOP(SCH_1):INTERFACE TO FEB@SDHCALDIF.INTERFACETOFEB(SCH_1):INS16767808@FECV2_0.CONN_1.NORMAL(CHIPS)':
 'A35':;
NET_NAME
'N16850911'
 '@SDHCALDIF.TOP(SCH_1):N16850911':
 C_SIGNAL='@sdhcaldif.top(sch_1):n16850911';
NODE_NAME	U4 J6
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16840895@MY_SCH_LIBRARY.XC7A100TFGG484G.NORMAL(CHIPS)':
 'IO_L17N_T2_35':;
NET_NAME
'N16777448'
 '@SDHCALDIF.TOP(SCH_1):N16777448':
 C_SIGNAL='@sdhcaldif.top(sch_1):n16777448';
NODE_NAME	R16 1
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16777218@MY_SCH_LIBRARY.RESISTOR.NORMAL(CHIPS)':
 '1':;
NODE_NAME	J2 1
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16777188@BGO_FEE_DAQ.LEMO.NORMAL(CHIPS)':
 '1':;
NET_NAME
'ROWSELECT2'
 '@SDHCALDIF.TOP(SCH_1):ROWSELECT2':
 C_SIGNAL='@sdhcaldif.top(sch_1):rowselect2';
NODE_NAME	U4 Y12
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16839893@MY_SCH_LIBRARY.XC7A100TFGG484B.NORMAL(CHIPS)':
 'IO_L11N_T1_SRCC_13':;
NODE_NAME	J12 B36
 '@SDHCALDIF.TOP(SCH_1):INTERFACE TO FEB@SDHCALDIF.INTERFACETOFEB(SCH_1):INS16767808@FECV2_0.CONN_1.NORMAL(CHIPS)':
 'B36':;
NET_NAME
'N16848981'
 '@SDHCALDIF.TOP(SCH_1):N16848981':
 C_SIGNAL='@sdhcaldif.top(sch_1):n16848981';
NODE_NAME	U4 J16
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16840428@MY_SCH_LIBRARY.XC7A100TFGG484D.NORMAL(CHIPS)':
 'IO_0_15':;
NET_NAME
'N16795995'
 '@SDHCALDIF.TOP(SCH_1):N16795995':
 C_SIGNAL='@sdhcaldif.top(sch_1):n16795995';
NODE_NAME	D4 2
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16818920@BGO_FEE_DAQ.LED.NORMAL(CHIPS)':
 'CATHODE':;
NODE_NAME	R4 2
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16819397@MY_SCH_LIBRARY.RESISTOR.NORMAL(CHIPS)':
 '2':;
NET_NAME
'CALI_SW_A'
 '@SDHCALDIF.TOP(SCH_1):CALI_SW_A':
 C_SIGNAL='@sdhcaldif.top(sch_1):cali_sw_a';
NODE_NAME	U4 AB15
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16839893@MY_SCH_LIBRARY.XC7A100TFGG484B.NORMAL(CHIPS)':
 'IO_L4N_T0_13':;
NODE_NAME	J12 B24
 '@SDHCALDIF.TOP(SCH_1):INTERFACE TO FEB@SDHCALDIF.INTERFACETOFEB(SCH_1):INS16767808@FECV2_0.CONN_1.NORMAL(CHIPS)':
 'B24':;
NET_NAME
'REGULARIO_SFP_TX_FAULT'
 '@SDHCALDIF.TOP(SCH_1):REGULARIO_SFP_TX_FAULT':
 C_SIGNAL='@sdhcaldif.top(sch_1):regulario_sfp_tx_fault';
NODE_NAME	U20 2
 '@SDHCALDIF.TOP(SCH_1):SFP@SDHCALDIF.SFP(SCH_1):INS35792@MY_SCH_LIBRARY.74441-0010.NORMAL(CHIPS)':
 'TX_FAULT':;
NODE_NAME	R132 1
 '@SDHCALDIF.TOP(SCH_1):SFP@SDHCALDIF.SFP(SCH_1):INS39606@MY_SCH_LIBRARY.RESISTOR.NORMAL(CHIPS)':
 '1':;
NODE_NAME	D26 2
 '@SDHCALDIF.TOP(SCH_1):SFP@SDHCALDIF.SFP(SCH_1):INS39470@BGO_FEE_DAQ.LED.NORMAL(CHIPS)':
 'CATHODE':;
NET_NAME
'N167774163'
 '@SDHCALDIF.TOP(SCH_1):N167774163':
 C_SIGNAL='@sdhcaldif.top(sch_1):n167774163';
NODE_NAME	R12 1
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16777458@MY_SCH_LIBRARY.RESISTOR.NORMAL(CHIPS)':
 '1':;
NODE_NAME	U1 4
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16777407@MY_SCH_LIBRARY.SN74LVC1T45.NORMAL(CHIPS)':
 'B':;
NET_NAME
'CALI_SW_B'
 '@SDHCALDIF.TOP(SCH_1):CALI_SW_B':
 C_SIGNAL='@sdhcaldif.top(sch_1):cali_sw_b';
NODE_NAME	U4 W14
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16839893@MY_SCH_LIBRARY.XC7A100TFGG484B.NORMAL(CHIPS)':
 'IO_L6P_T0_13':;
NODE_NAME	J12 A29
 '@SDHCALDIF.TOP(SCH_1):INTERFACE TO FEB@SDHCALDIF.INTERFACETOFEB(SCH_1):INS16767808@FECV2_0.CONN_1.NORMAL(CHIPS)':
 'A29':;
NET_NAME
'N394800'
 '@SDHCALDIF.TOP(SCH_1):N394800':
 C_SIGNAL='@sdhcaldif.top(sch_1):n394800';
NODE_NAME	D26 1
 '@SDHCALDIF.TOP(SCH_1):SFP@SDHCALDIF.SFP(SCH_1):INS39470@BGO_FEE_DAQ.LED.NORMAL(CHIPS)':
 'ANODE':;
NODE_NAME	R133 1
 '@SDHCALDIF.TOP(SCH_1):SFP@SDHCALDIF.SFP(SCH_1):INS39526@MY_SCH_LIBRARY.RESISTOR.NORMAL(CHIPS)':
 '1':;
NET_NAME
'N16778971'
 '@SDHCALDIF.TOP(SCH_1):N16778971':
 C_SIGNAL='@sdhcaldif.top(sch_1):n16778971';
NODE_NAME	R25 1
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16777365@MY_SCH_LIBRARY.RESISTOR.NORMAL(CHIPS)':
 '1':;
NODE_NAME	J7 1
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16777248@BGO_FEE_DAQ.LEMO.NORMAL(CHIPS)':
 '1':;
NET_NAME
'CALI_CS#'
 '@SDHCALDIF.TOP(SCH_1):CALI_CS#':
 C_SIGNAL='@sdhcaldif.top(sch_1):\cali_cs#\';
NODE_NAME	U4 AA14
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16839893@MY_SCH_LIBRARY.XC7A100TFGG484B.NORMAL(CHIPS)':
 'IO_L5N_T0_13':;
NODE_NAME	J12 B26
 '@SDHCALDIF.TOP(SCH_1):INTERFACE TO FEB@SDHCALDIF.INTERFACETOFEB(SCH_1):INS16767808@FECV2_0.CONN_1.NORMAL(CHIPS)':
 'B26':;
NET_NAME
'REGULARIO_SFP_RX+'
 '@SDHCALDIF.TOP(SCH_1):REGULARIO_SFP_RX+':
 C_SIGNAL='@sdhcaldif.top(sch_1):\regulario_sfp_rx+\';
NODE_NAME	U20 13
 '@SDHCALDIF.TOP(SCH_1):SFP@SDHCALDIF.SFP(SCH_1):INS35792@MY_SCH_LIBRARY.74441-0010.NORMAL(CHIPS)':
 'RXD_P':;
NODE_NAME	C219 2
 '@SDHCALDIF.TOP(SCH_1):SFP@SDHCALDIF.SFP(SCH_1):INS62497@COMPONENT.C NP.NORMAL(CHIPS)':
 '2':;
NET_NAME
'N16850937'
 '@SDHCALDIF.TOP(SCH_1):N16850937':
 C_SIGNAL='@sdhcaldif.top(sch_1):n16850937';
NODE_NAME	U4 P6
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16840895@MY_SCH_LIBRARY.XC7A100TFGG484G.NORMAL(CHIPS)':
 'IO_L24P_T3_35':;
NET_NAME
'LED5'
 '@SDHCALDIF.TOP(SCH_1):LED5':
 C_SIGNAL='@sdhcaldif.top(sch_1):led5';
NODE_NAME	U4 AA3
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16840729@MY_SCH_LIBRARY.XC7A100TFGG484F.NORMAL(CHIPS)':
 'IO_L9N_T1_DQS_34':;
NODE_NAME	D6 1
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16818954@BGO_FEE_DAQ.LED.NORMAL(CHIPS)':
 'ANODE':;
NET_NAME
'CALI_DIN'
 '@SDHCALDIF.TOP(SCH_1):CALI_DIN':
 C_SIGNAL='@sdhcaldif.top(sch_1):cali_din';
NODE_NAME	U4 U15
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16839893@MY_SCH_LIBRARY.XC7A100TFGG484B.NORMAL(CHIPS)':
 'IO_L14P_T2_SRCC_13':;
NODE_NAME	J12 A25
 '@SDHCALDIF.TOP(SCH_1):INTERFACE TO FEB@SDHCALDIF.INTERFACETOFEB(SCH_1):INS16767808@FECV2_0.CONN_1.NORMAL(CHIPS)':
 'A25':;
NET_NAME
'REGULARIO_SFP_RS1'
 '@SDHCALDIF.TOP(SCH_1):REGULARIO_SFP_RS1':
 C_SIGNAL='@sdhcaldif.top(sch_1):regulario_sfp_rs1';
NODE_NAME	U20 9
 '@SDHCALDIF.TOP(SCH_1):SFP@SDHCALDIF.SFP(SCH_1):INS35792@MY_SCH_LIBRARY.74441-0010.NORMAL(CHIPS)':
 'RS1':;
NODE_NAME	R140 1
 '@SDHCALDIF.TOP(SCH_1):SFP@SDHCALDIF.SFP(SCH_1):INS40237@MY_SCH_LIBRARY.RESISTOR.NORMAL(CHIPS)':
 '1':;
NODE_NAME	JP6 1
 '@SDHCALDIF.TOP(SCH_1):SFP@SDHCALDIF.SFP(SCH_1):INS43935@MY_SCH_LIBRARY.JUMP WIRE.NORMAL(CHIPS)':
 '1':;
NET_NAME
'N16875429'
 '@SDHCALDIF.TOP(SCH_1):N16875429':
 C_SIGNAL='@sdhcaldif.top(sch_1):n16875429';
NODE_NAME	R10 2
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16875412@MY_SCH_LIBRARY.RESISTOR.NORMAL(CHIPS)':
 '2':;
NODE_NAME	R9 1
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16875420@MY_SCH_LIBRARY.RESISTOR.NORMAL(CHIPS)':
 '1':;
NODE_NAME	U1 6
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16777407@MY_SCH_LIBRARY.SN74LVC1T45.NORMAL(CHIPS)':
 'VCCB':;
NODE_NAME	C2 1
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16777168@MY_SCH_LIBRARY.CAPACITOR NP.NORMAL(CHIPS)':
 '1':;
NET_NAME
'N16849022'
 '@SDHCALDIF.TOP(SCH_1):N16849022':
 C_SIGNAL='@sdhcaldif.top(sch_1):n16849022';
NODE_NAME	U4 H14
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16840428@MY_SCH_LIBRARY.XC7A100TFGG484D.NORMAL(CHIPS)':
 'IO_L3N_T0_DQS_AD1N_15':;
NET_NAME
'EXT_CLK_IN'
 '@SDHCALDIF.TOP(SCH_1):EXT_CLK_IN':
 C_SIGNAL='@sdhcaldif.top(sch_1):ext_clk_in';
NODE_NAME	U4 W4
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16840729@MY_SCH_LIBRARY.XC7A100TFGG484F.NORMAL(CHIPS)':
 'IO_L12N_T1_MRCC_34':;
NODE_NAME	U3 4
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16777487@MY_SCH_LIBRARY.SN74LVC1T45.NORMAL(CHIPS)':
 'B':;
NET_NAME
'CALI_SCK'
 '@SDHCALDIF.TOP(SCH_1):CALI_SCK':
 C_SIGNAL='@sdhcaldif.top(sch_1):cali_sck';
NODE_NAME	U4 W15
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16839893@MY_SCH_LIBRARY.XC7A100TFGG484B.NORMAL(CHIPS)':
 'IO_L16P_T2_13':;
NODE_NAME	J12 A27
 '@SDHCALDIF.TOP(SCH_1):INTERFACE TO FEB@SDHCALDIF.INTERFACETOFEB(SCH_1):INS16767808@FECV2_0.CONN_1.NORMAL(CHIPS)':
 'A27':;
NET_NAME
'N16795998'
 '@SDHCALDIF.TOP(SCH_1):N16795998':
 C_SIGNAL='@sdhcaldif.top(sch_1):n16795998';
NODE_NAME	D1 2
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16796095@BGO_FEE_DAQ.LED.NORMAL(CHIPS)':
 'CATHODE':;
NODE_NAME	R1 2
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16777128@MY_SCH_LIBRARY.RESISTOR.NORMAL(CHIPS)':
 '2':;
NET_NAME
'REGULARIO_SFP_TX_DETECT'
 '@SDHCALDIF.TOP(SCH_1):REGULARIO_SFP_TX_DETECT':
 C_SIGNAL='@sdhcaldif.top(sch_1):regulario_sfp_tx_detect';
NODE_NAME	U20 6
 '@SDHCALDIF.TOP(SCH_1):SFP@SDHCALDIF.SFP(SCH_1):INS35792@MY_SCH_LIBRARY.74441-0010.NORMAL(CHIPS)':
 'MOD_ABS':;
NODE_NAME	R131 1
 '@SDHCALDIF.TOP(SCH_1):SFP@SDHCALDIF.SFP(SCH_1):INS39590@MY_SCH_LIBRARY.RESISTOR.NORMAL(CHIPS)':
 '1':;
NODE_NAME	D25 2
 '@SDHCALDIF.TOP(SCH_1):SFP@SDHCALDIF.SFP(SCH_1):INS39454@BGO_FEE_DAQ.LED.NORMAL(CHIPS)':
 'CATHODE':;
NET_NAME
'N16849020'
 '@SDHCALDIF.TOP(SCH_1):N16849020':
 C_SIGNAL='@sdhcaldif.top(sch_1):n16849020';
NODE_NAME	U4 J14
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16840428@MY_SCH_LIBRARY.XC7A100TFGG484D.NORMAL(CHIPS)':
 'IO_L3P_T0_DQS_AD1P_15':;
NET_NAME
'TP3'
 '@SDHCALDIF.TOP(SCH_1):TP3':
 C_SIGNAL='@sdhcaldif.top(sch_1):tp3';
NODE_NAME	U4 Y8
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16840729@MY_SCH_LIBRARY.XC7A100TFGG484F.NORMAL(CHIPS)':
 'IO_L23P_T3_34':;
NODE_NAME	R20 1
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16777563@MY_SCH_LIBRARY.RESISTOR.NORMAL(CHIPS)':
 '1':;
NET_NAME
'N315690'
 '@SDHCALDIF.TOP(SCH_1):N315690':
 C_SIGNAL='@sdhcaldif.top(sch_1):n315690';
NODE_NAME	D23 1
 '@SDHCALDIF.TOP(SCH_1):SFP@SDHCALDIF.SFP(SCH_1):INS31559@BGO_FEE_DAQ.LED.NORMAL(CHIPS)':
 'ANODE':;
NODE_NAME	R122 1
 '@SDHCALDIF.TOP(SCH_1):SFP@SDHCALDIF.SFP(SCH_1):INS31607@MY_SCH_LIBRARY.RESISTOR.NORMAL(CHIPS)':
 '1':;
NET_NAME
'TP0'
 '@SDHCALDIF.TOP(SCH_1):TP0':
 C_SIGNAL='@sdhcaldif.top(sch_1):tp0';
NODE_NAME	U4 W10
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16839893@MY_SCH_LIBRARY.XC7A100TFGG484B.NORMAL(CHIPS)':
 'IO_L10N_T1_13':;
NODE_NAME	R19 1
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16777447@MY_SCH_LIBRARY.RESISTOR.NORMAL(CHIPS)':
 '1':;
NET_NAME
'LED2'
 '@SDHCALDIF.TOP(SCH_1):LED2':
 C_SIGNAL='@sdhcaldif.top(sch_1):led2';
NODE_NAME	U4 W6
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16840729@MY_SCH_LIBRARY.XC7A100TFGG484F.NORMAL(CHIPS)':
 'IO_L15P_T2_DQS_34':;
NODE_NAME	D3 1
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16818903@BGO_FEE_DAQ.LED.NORMAL(CHIPS)':
 'ANODE':;
NET_NAME
'RX_CDR_RXP'
 '@SDHCALDIF.TOP(SCH_1):RX_CDR_RXP':
 C_SIGNAL='@sdhcaldif.top(sch_1):rx_cdr_rxp';
NODE_NAME	U4 G17
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16840428@MY_SCH_LIBRARY.XC7A100TFGG484D.NORMAL(CHIPS)':
 'IO_L4P_T0_15':;
NODE_NAME	C223 1
 '@SDHCALDIF.TOP(SCH_1):SFP@SDHCALDIF.SFP(SCH_1):INS65333@COMPONENT.C NP.NORMAL(CHIPS)':
 '1':;
NET_NAME
'N16849060'
 '@SDHCALDIF.TOP(SCH_1):N16849060':
 C_SIGNAL='@sdhcaldif.top(sch_1):n16849060';
NODE_NAME	U4 J15
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16840428@MY_SCH_LIBRARY.XC7A100TFGG484D.NORMAL(CHIPS)':
 'IO_L5P_T0_AD9P_15':;
NET_NAME
'RX_CDR_RXN'
 '@SDHCALDIF.TOP(SCH_1):RX_CDR_RXN':
 C_SIGNAL='@sdhcaldif.top(sch_1):rx_cdr_rxn';
NODE_NAME	U4 G18
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16840428@MY_SCH_LIBRARY.XC7A100TFGG484D.NORMAL(CHIPS)':
 'IO_L4N_T0_15':;
NODE_NAME	C224 1
 '@SDHCALDIF.TOP(SCH_1):SFP@SDHCALDIF.SFP(SCH_1):INS65353@COMPONENT.C NP.NORMAL(CHIPS)':
 '1':;
NET_NAME
'N16849062'
 '@SDHCALDIF.TOP(SCH_1):N16849062':
 C_SIGNAL='@sdhcaldif.top(sch_1):n16849062';
NODE_NAME	U4 H15
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16840428@MY_SCH_LIBRARY.XC7A100TFGG484D.NORMAL(CHIPS)':
 'IO_L5N_T0_AD9N_15':;
NET_NAME
'N16780548'
 '@SDHCALDIF.TOP(SCH_1):N16780548':
 C_SIGNAL='@sdhcaldif.top(sch_1):n16780548';
NODE_NAME	J5 1
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16775797@BGO_FEE_DAQ.LEMO.NORMAL(CHIPS)':
 '1':;
NODE_NAME	R21 2
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16777506@MY_SCH_LIBRARY.RESISTOR.NORMAL(CHIPS)':
 '2':;
NET_NAME
'RX_CDR_CLKP'
 '@SDHCALDIF.TOP(SCH_1):RX_CDR_CLKP':
 C_SIGNAL='@sdhcaldif.top(sch_1):rx_cdr_clkp';
NODE_NAME	U4 J19
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16840428@MY_SCH_LIBRARY.XC7A100TFGG484D.NORMAL(CHIPS)':
 'IO_L12P_T1_MRCC_15':;
NODE_NAME	C221 1
 '@SDHCALDIF.TOP(SCH_1):SFP@SDHCALDIF.SFP(SCH_1):INS65269@COMPONENT.C NP.NORMAL(CHIPS)':
 '1':;
NET_NAME
'SFP_TX_DETECT'
 '@SDHCALDIF.TOP(SCH_1):SFP_TX_DETECT':
 C_SIGNAL='@sdhcaldif.top(sch_1):sfp_tx_detect';
NODE_NAME	U19 6
 '@SDHCALDIF.TOP(SCH_1):SFP@SDHCALDIF.SFP(SCH_1):INS30777@MY_SCH_LIBRARY.74441-0010.NORMAL(CHIPS)':
 'MOD_ABS':;
NODE_NAME	R121 1
 '@SDHCALDIF.TOP(SCH_1):SFP@SDHCALDIF.SFP(SCH_1):INS31687@MY_SCH_LIBRARY.RESISTOR.NORMAL(CHIPS)':
 '1':;
NODE_NAME	D23 2
 '@SDHCALDIF.TOP(SCH_1):SFP@SDHCALDIF.SFP(SCH_1):INS31559@BGO_FEE_DAQ.LED.NORMAL(CHIPS)':
 'CATHODE':;
NET_NAME
'N16849066'
 '@SDHCALDIF.TOP(SCH_1):N16849066':
 C_SIGNAL='@sdhcaldif.top(sch_1):n16849066';
NODE_NAME	U4 H18
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16840428@MY_SCH_LIBRARY.XC7A100TFGG484D.NORMAL(CHIPS)':
 'IO_L6N_T0_VREF_15':;
NET_NAME
'N16777682'
 '@SDHCALDIF.TOP(SCH_1):N16777682':
 C_SIGNAL='@sdhcaldif.top(sch_1):n16777682';
NODE_NAME	R15 2
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16777328@MY_SCH_LIBRARY.RESISTOR.NORMAL(CHIPS)':
 '2':;
NODE_NAME	U2 5
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16777305@MY_SCH_LIBRARY.SN74LVC1T45.NORMAL(CHIPS)':
 'DIR':;
NODE_NAME	U2 1
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16777305@MY_SCH_LIBRARY.SN74LVC1T45.NORMAL(CHIPS)':
 'VCCA':;
NODE_NAME	R14 1
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16775933@MY_SCH_LIBRARY.RESISTOR.NORMAL(CHIPS)':
 '1':;
NODE_NAME	R13 2
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16777285@MY_SCH_LIBRARY.RESISTOR.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C3 2
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16827348@MY_SCH_LIBRARY.CAPACITOR NP.NORMAL(CHIPS)':
 '2':;
NET_NAME
'RX_CDR_CLKN'
 '@SDHCALDIF.TOP(SCH_1):RX_CDR_CLKN':
 C_SIGNAL='@sdhcaldif.top(sch_1):rx_cdr_clkn';
NODE_NAME	U4 H19
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16840428@MY_SCH_LIBRARY.XC7A100TFGG484D.NORMAL(CHIPS)':
 'IO_L12N_T1_MRCC_15':;
NODE_NAME	C222 1
 '@SDHCALDIF.TOP(SCH_1):SFP@SDHCALDIF.SFP(SCH_1):INS65289@COMPONENT.C NP.NORMAL(CHIPS)':
 '1':;
NET_NAME
'N16849064'
 '@SDHCALDIF.TOP(SCH_1):N16849064':
 C_SIGNAL='@sdhcaldif.top(sch_1):n16849064';
NODE_NAME	U4 H17
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16840428@MY_SCH_LIBRARY.XC7A100TFGG484D.NORMAL(CHIPS)':
 'IO_L6P_T0_15':;
NET_NAME
'EXT_TRIG_OUT'
 '@SDHCALDIF.TOP(SCH_1):EXT_TRIG_OUT':
 C_SIGNAL='@sdhcaldif.top(sch_1):ext_trig_out';
NODE_NAME	U4 Y7
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16840729@MY_SCH_LIBRARY.XC7A100TFGG484F.NORMAL(CHIPS)':
 'IO_L23N_T3_34':;
NODE_NAME	U1 3
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16777407@MY_SCH_LIBRARY.SN74LVC1T45.NORMAL(CHIPS)':
 'A':;
NET_NAME
'CDR_LOL'
 '@SDHCALDIF.TOP(SCH_1):CDR_LOL':
 C_SIGNAL='@sdhcaldif.top(sch_1):cdr_lol';
NODE_NAME	U4 E18
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16840578@MY_SCH_LIBRARY.XC7A100TFGG484E.NORMAL(CHIPS)':
 'IO_L15N_T2_DQS_16':;
NODE_NAME	R151 2
 '@SDHCALDIF.TOP(SCH_1):SFP@SDHCALDIF.SFP(SCH_1):INS65532@BGO_FEE_DAQ.RESISTOR.NORMAL(CHIPS)':
 '2':;
NODE_NAME	U25 16
 '@SDHCALDIF.TOP(SCH_1):SFP@SDHCALDIF.SFP(SCH_1):INS57801@DEVICE.ADN2815.NORMAL(CHIPS)':
 'LOL':;
NET_NAME
'N315530'
 '@SDHCALDIF.TOP(SCH_1):N315530':
 C_SIGNAL='@sdhcaldif.top(sch_1):n315530';
NODE_NAME	D21 1
 '@SDHCALDIF.TOP(SCH_1):SFP@SDHCALDIF.SFP(SCH_1):INS31543@BGO_FEE_DAQ.LED.NORMAL(CHIPS)':
 'ANODE':;
NODE_NAME	R120 1
 '@SDHCALDIF.TOP(SCH_1):SFP@SDHCALDIF.SFP(SCH_1):INS31591@MY_SCH_LIBRARY.RESISTOR.NORMAL(CHIPS)':
 '1':;
NET_NAME
'N16850515'
 '@SDHCALDIF.TOP(SCH_1):N16850515':
 C_SIGNAL='@sdhcaldif.top(sch_1):n16850515';
NODE_NAME	U4 U3
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16840729@MY_SCH_LIBRARY.XC7A100TFGG484F.NORMAL(CHIPS)':
 'IO_L6P_T0_34':;
NET_NAME
'CDR_SCK'
 '@SDHCALDIF.TOP(SCH_1):CDR_SCK':
 C_SIGNAL='@sdhcaldif.top(sch_1):cdr_sck';
NODE_NAME	U4 E16
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16840578@MY_SCH_LIBRARY.XC7A100TFGG484E.NORMAL(CHIPS)':
 'IO_L5P_T0_16':;
NODE_NAME	U25 20
 '@SDHCALDIF.TOP(SCH_1):SFP@SDHCALDIF.SFP(SCH_1):INS57801@DEVICE.ADN2815.NORMAL(CHIPS)':
 'SCK':;
NODE_NAME	R152 2
 '@SDHCALDIF.TOP(SCH_1):SFP@SDHCALDIF.SFP(SCH_1):INS66730@BGO_FEE_DAQ.RESISTOR.NORMAL(CHIPS)':
 '2':;
NET_NAME
'N16795997'
 '@SDHCALDIF.TOP(SCH_1):N16795997':
 C_SIGNAL='@sdhcaldif.top(sch_1):n16795997';
NODE_NAME	D3 2
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16818903@BGO_FEE_DAQ.LED.NORMAL(CHIPS)':
 'CATHODE':;
NODE_NAME	R3 2
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16819297@MY_SCH_LIBRARY.RESISTOR.NORMAL(CHIPS)':
 '2':;
NET_NAME
'CDR_SDA'
 '@SDHCALDIF.TOP(SCH_1):CDR_SDA':
 C_SIGNAL='@sdhcaldif.top(sch_1):cdr_sda';
NODE_NAME	U4 F16
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16840578@MY_SCH_LIBRARY.XC7A100TFGG484E.NORMAL(CHIPS)':
 'IO_L2P_T0_16':;
NODE_NAME	U25 21
 '@SDHCALDIF.TOP(SCH_1):SFP@SDHCALDIF.SFP(SCH_1):INS57801@DEVICE.ADN2815.NORMAL(CHIPS)':
 'SDA':;
NODE_NAME	R153 2
 '@SDHCALDIF.TOP(SCH_1):SFP@SDHCALDIF.SFP(SCH_1):INS66860@BGO_FEE_DAQ.RESISTOR.NORMAL(CHIPS)':
 '2':;
NET_NAME
'SFP_LOS'
 '@SDHCALDIF.TOP(SCH_1):SFP_LOS':
 C_SIGNAL='@sdhcaldif.top(sch_1):sfp_los';
NODE_NAME	U19 8
 '@SDHCALDIF.TOP(SCH_1):SFP@SDHCALDIF.SFP(SCH_1):INS30777@MY_SCH_LIBRARY.74441-0010.NORMAL(CHIPS)':
 'LOS':;
NODE_NAME	D21 2
 '@SDHCALDIF.TOP(SCH_1):SFP@SDHCALDIF.SFP(SCH_1):INS31543@BGO_FEE_DAQ.LED.NORMAL(CHIPS)':
 'CATHODE':;
NODE_NAME	R119 1
 '@SDHCALDIF.TOP(SCH_1):SFP@SDHCALDIF.SFP(SCH_1):INS31655@MY_SCH_LIBRARY.RESISTOR.NORMAL(CHIPS)':
 '1':;
NET_NAME
'N16783974'
 '@SDHCALDIF.TOP(SCH_1):N16783974':
 C_SIGNAL='@sdhcaldif.top(sch_1):n16783974';
NODE_NAME	J6 1
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16775901@BGO_FEE_DAQ.LEMO.NORMAL(CHIPS)':
 '1':;
NODE_NAME	R20 2
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16777563@MY_SCH_LIBRARY.RESISTOR.NORMAL(CHIPS)':
 '2':;
NET_NAME
'N16849148'
 '@SDHCALDIF.TOP(SCH_1):N16849148':
 C_SIGNAL='@sdhcaldif.top(sch_1):n16849148';
NODE_NAME	U4 J20
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16840428@MY_SCH_LIBRARY.XC7A100TFGG484D.NORMAL(CHIPS)':
 'IO_L11P_T1_SRCC_15':;
NET_NAME
'LED3'
 '@SDHCALDIF.TOP(SCH_1):LED3':
 C_SIGNAL='@sdhcaldif.top(sch_1):led3';
NODE_NAME	U4 W5
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16840729@MY_SCH_LIBRARY.XC7A100TFGG484F.NORMAL(CHIPS)':
 'IO_L15N_T2_DQS_34':;
NODE_NAME	D4 1
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16818920@BGO_FEE_DAQ.LED.NORMAL(CHIPS)':
 'ANODE':;
NET_NAME
'N31303'
 '@SDHCALDIF.TOP(SCH_1):N31303':
 C_SIGNAL='@sdhcaldif.top(sch_1):n31303';
NODE_NAME	U19 16
 '@SDHCALDIF.TOP(SCH_1):SFP@SDHCALDIF.SFP(SCH_1):INS30777@MY_SCH_LIBRARY.74441-0010.NORMAL(CHIPS)':
 'VCCT':;
NODE_NAME	C175 1
 '@SDHCALDIF.TOP(SCH_1):SFP@SDHCALDIF.SFP(SCH_1):INS31269@MY_SCH_LIBRARY.CAPACITOR NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C174 1
 '@SDHCALDIF.TOP(SCH_1):SFP@SDHCALDIF.SFP(SCH_1):INS31253@MY_SCH_LIBRARY.CAPACITOR POL.NORMAL(CHIPS)':
 '1':;
NODE_NAME	L9 2
 '@SDHCALDIF.TOP(SCH_1):SFP@SDHCALDIF.SFP(SCH_1):INS31305@MY_SCH_LIBRARY.INDUCTOR.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C176 1
 '@SDHCALDIF.TOP(SCH_1):SFP@SDHCALDIF.SFP(SCH_1):INS31285@MY_SCH_LIBRARY.CAPACITOR NP.NORMAL(CHIPS)':
 '1':;
NET_NAME
'N16782252'
 '@SDHCALDIF.TOP(SCH_1):N16782252':
 C_SIGNAL='@sdhcaldif.top(sch_1):n16782252';
NODE_NAME	J3 1
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16777471@BGO_FEE_DAQ.LEMO.NORMAL(CHIPS)':
 '1':;
NODE_NAME	R19 2
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16777447@MY_SCH_LIBRARY.RESISTOR.NORMAL(CHIPS)':
 '2':;
NET_NAME
'N315850'
 '@SDHCALDIF.TOP(SCH_1):N315850':
 C_SIGNAL='@sdhcaldif.top(sch_1):n315850';
NODE_NAME	R124 1
 '@SDHCALDIF.TOP(SCH_1):SFP@SDHCALDIF.SFP(SCH_1):INS31623@MY_SCH_LIBRARY.RESISTOR.NORMAL(CHIPS)':
 '1':;
NODE_NAME	D22 1
 '@SDHCALDIF.TOP(SCH_1):SFP@SDHCALDIF.SFP(SCH_1):INS31575@BGO_FEE_DAQ.LED.NORMAL(CHIPS)':
 'ANODE':;
NET_NAME
'LED0'
 '@SDHCALDIF.TOP(SCH_1):LED0':
 C_SIGNAL='@sdhcaldif.top(sch_1):led0';
NODE_NAME	U4 W7
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16840729@MY_SCH_LIBRARY.XC7A100TFGG484F.NORMAL(CHIPS)':
 'IO_L19N_T3_VREF_34':;
NODE_NAME	D1 1
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16796095@BGO_FEE_DAQ.LED.NORMAL(CHIPS)':
 'ANODE':;
NET_NAME
'N167933481'
 '@SDHCALDIF.TOP(SCH_1):N167933481':
 C_SIGNAL='@sdhcaldif.top(sch_1):n167933481';
NODE_NAME	R40 2
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16793343@MY_SCH_LIBRARY.RESISTOR.NORMAL(CHIPS)':
 '2':;
NODE_NAME	U4 F8
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16841050@MY_SCH_LIBRARY.XC7A100TFGG484H.NORMAL(CHIPS)':
 'MGTRREF_216':;
NET_NAME
'N16777576'
 '@SDHCALDIF.TOP(SCH_1):N16777576':
 C_SIGNAL='@sdhcaldif.top(sch_1):n16777576';
NODE_NAME	U2 3
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16777305@MY_SCH_LIBRARY.SN74LVC1T45.NORMAL(CHIPS)':
 'A':;
NODE_NAME	R16 2
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16777218@MY_SCH_LIBRARY.RESISTOR.NORMAL(CHIPS)':
 '2':;
NODE_NAME	R17 1
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16777543@MY_SCH_LIBRARY.RESISTOR.NORMAL(CHIPS)':
 '1':;
NODE_NAME	R15 1
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16777328@MY_SCH_LIBRARY.RESISTOR.NORMAL(CHIPS)':
 '1':;
NET_NAME
'RS0'
 '@SDHCALDIF.TOP(SCH_1):RS0':
 C_SIGNAL='@sdhcaldif.top(sch_1):rs0';
NODE_NAME	U19 7
 '@SDHCALDIF.TOP(SCH_1):SFP@SDHCALDIF.SFP(SCH_1):INS30777@MY_SCH_LIBRARY.74441-0010.NORMAL(CHIPS)':
 'RS0':;
NODE_NAME	R128 1
 '@SDHCALDIF.TOP(SCH_1):SFP@SDHCALDIF.SFP(SCH_1):INS31425@MY_SCH_LIBRARY.RESISTOR.NORMAL(CHIPS)':
 '1':;
NODE_NAME	JP2 1
 '@SDHCALDIF.TOP(SCH_1):SFP@SDHCALDIF.SFP(SCH_1):INS43028@MY_SCH_LIBRARY.JUMP WIRE.NORMAL(CHIPS)':
 '1':;
NET_NAME
'N16796000'
 '@SDHCALDIF.TOP(SCH_1):N16796000':
 C_SIGNAL='@sdhcaldif.top(sch_1):n16796000';
NODE_NAME	D2 2
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16818886@BGO_FEE_DAQ.LED.NORMAL(CHIPS)':
 'CATHODE':;
NODE_NAME	R2 2
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16819195@MY_SCH_LIBRARY.RESISTOR.NORMAL(CHIPS)':
 '2':;
NET_NAME
'N16782864'
 '@SDHCALDIF.TOP(SCH_1):N16782864':
 C_SIGNAL='@sdhcaldif.top(sch_1):n16782864';
NODE_NAME	J1 1
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16777527@BGO_FEE_DAQ.LEMO.NORMAL(CHIPS)':
 '1':;
NODE_NAME	R12 2
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16777458@MY_SCH_LIBRARY.RESISTOR.NORMAL(CHIPS)':
 '2':;
NET_NAME
'SFP_TX_FAULT'
 '@SDHCALDIF.TOP(SCH_1):SFP_TX_FAULT':
 C_SIGNAL='@sdhcaldif.top(sch_1):sfp_tx_fault';
NODE_NAME	U19 2
 '@SDHCALDIF.TOP(SCH_1):SFP@SDHCALDIF.SFP(SCH_1):INS30777@MY_SCH_LIBRARY.74441-0010.NORMAL(CHIPS)':
 'TX_FAULT':;
NODE_NAME	R123 1
 '@SDHCALDIF.TOP(SCH_1):SFP@SDHCALDIF.SFP(SCH_1):INS31711@MY_SCH_LIBRARY.RESISTOR.NORMAL(CHIPS)':
 '1':;
NODE_NAME	D22 2
 '@SDHCALDIF.TOP(SCH_1):SFP@SDHCALDIF.SFP(SCH_1):INS31575@BGO_FEE_DAQ.LED.NORMAL(CHIPS)':
 'CATHODE':;
NET_NAME
'N16850941'
 '@SDHCALDIF.TOP(SCH_1):N16850941':
 C_SIGNAL='@sdhcaldif.top(sch_1):n16850941';
NODE_NAME	U4 L6
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16840895@MY_SCH_LIBRARY.XC7A100TFGG484G.NORMAL(CHIPS)':
 'IO_25_35':;
NET_NAME
'N16849168'
 '@SDHCALDIF.TOP(SCH_1):N16849168':
 C_SIGNAL='@sdhcaldif.top(sch_1):n16849168';
NODE_NAME	U4 M18
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16840428@MY_SCH_LIBRARY.XC7A100TFGG484D.NORMAL(CHIPS)':
 'IO_L16P_T2_A28_15':;
NET_NAME
'N16795996'
 '@SDHCALDIF.TOP(SCH_1):N16795996':
 C_SIGNAL='@sdhcaldif.top(sch_1):n16795996';
NODE_NAME	D6 2
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16818954@BGO_FEE_DAQ.LED.NORMAL(CHIPS)':
 'CATHODE':;
NODE_NAME	R6 2
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16819597@MY_SCH_LIBRARY.RESISTOR.NORMAL(CHIPS)':
 '2':;
NET_NAME
'N31147'
 '@SDHCALDIF.TOP(SCH_1):N31147':
 C_SIGNAL='@sdhcaldif.top(sch_1):n31147';
NODE_NAME	C167 1
 '@SDHCALDIF.TOP(SCH_1):SFP@SDHCALDIF.SFP(SCH_1):INS31113@MY_SCH_LIBRARY.CAPACITOR NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	U19 15
 '@SDHCALDIF.TOP(SCH_1):SFP@SDHCALDIF.SFP(SCH_1):INS30777@MY_SCH_LIBRARY.74441-0010.NORMAL(CHIPS)':
 'VCCR':;
NODE_NAME	L8 2
 '@SDHCALDIF.TOP(SCH_1):SFP@SDHCALDIF.SFP(SCH_1):INS31129@MY_SCH_LIBRARY.INDUCTOR.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C168 1
 '@SDHCALDIF.TOP(SCH_1):SFP@SDHCALDIF.SFP(SCH_1):INS31081@MY_SCH_LIBRARY.CAPACITOR POL.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C166 1
 '@SDHCALDIF.TOP(SCH_1):SFP@SDHCALDIF.SFP(SCH_1):INS31097@MY_SCH_LIBRARY.CAPACITOR NP.NORMAL(CHIPS)':
 '1':;
NET_NAME
'TP1'
 '@SDHCALDIF.TOP(SCH_1):TP1':
 C_SIGNAL='@sdhcaldif.top(sch_1):tp1';
NODE_NAME	U4 Y9
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16840729@MY_SCH_LIBRARY.XC7A100TFGG484F.NORMAL(CHIPS)':
 'IO_L24N_T3_34':;
NODE_NAME	R21 1
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16777506@MY_SCH_LIBRARY.RESISTOR.NORMAL(CHIPS)':
 '1':;
NET_NAME
'RS1'
 '@SDHCALDIF.TOP(SCH_1):RS1':
 C_SIGNAL='@sdhcaldif.top(sch_1):rs1';
NODE_NAME	U19 9
 '@SDHCALDIF.TOP(SCH_1):SFP@SDHCALDIF.SFP(SCH_1):INS30777@MY_SCH_LIBRARY.74441-0010.NORMAL(CHIPS)':
 'RS1':;
NODE_NAME	R129 1
 '@SDHCALDIF.TOP(SCH_1):SFP@SDHCALDIF.SFP(SCH_1):INS31441@MY_SCH_LIBRARY.RESISTOR.NORMAL(CHIPS)':
 '1':;
NODE_NAME	JP3 1
 '@SDHCALDIF.TOP(SCH_1):SFP@SDHCALDIF.SFP(SCH_1):INS43051@MY_SCH_LIBRARY.JUMP WIRE.NORMAL(CHIPS)':
 '1':;
NET_NAME
'N16850933'
 '@SDHCALDIF.TOP(SCH_1):N16850933':
 C_SIGNAL='@sdhcaldif.top(sch_1):n16850933';
NODE_NAME	U4 M6
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16840895@MY_SCH_LIBRARY.XC7A100TFGG484G.NORMAL(CHIPS)':
 'IO_L23P_T3_35':;
NET_NAME
'N16849162'
 '@SDHCALDIF.TOP(SCH_1):N16849162':
 C_SIGNAL='@sdhcaldif.top(sch_1):n16849162';
NODE_NAME	U4 L20
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16840428@MY_SCH_LIBRARY.XC7A100TFGG484D.NORMAL(CHIPS)':
 'IO_L14N_T2_SRCC_15':;
NET_NAME
'LED4'
 '@SDHCALDIF.TOP(SCH_1):LED4':
 C_SIGNAL='@sdhcaldif.top(sch_1):led4';
NODE_NAME	U4 Y4
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16840729@MY_SCH_LIBRARY.XC7A100TFGG484F.NORMAL(CHIPS)':
 'IO_L11P_T1_SRCC_34':;
NODE_NAME	D5 1
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16818937@BGO_FEE_DAQ.LED.NORMAL(CHIPS)':
 'ANODE':;
NET_NAME
'+5VIN'
 '@SDHCALDIF.TOP(SCH_1):+5VIN':
 C_SIGNAL='@sdhcaldif.top(sch_1):\+5vin\';
NODE_NAME	L2 1
 '@SDHCALDIF.TOP(SCH_1):INTERFACE TO FEB@SDHCALDIF.INTERFACETOFEB(SCH_1):INS230389@MY_SCH_LIBRARY.INDUCTOR.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C133 1
 '@SDHCALDIF.TOP(SCH_1):POWER@SDHCALDIF.POWER(SCH_1):INS16796557@MY_SCH_LIBRARY.CAPACITOR POL.NORMAL(CHIPS)':
 '1':;
NODE_NAME	J13 2
 '@SDHCALDIF.TOP(SCH_1):POWER@SDHCALDIF.POWER(SCH_1):INS16779397@LIB_GENERAL.4 HEADER.NORMAL(CHIPS)':
 '2':;
NODE_NAME	J13 3
 '@SDHCALDIF.TOP(SCH_1):POWER@SDHCALDIF.POWER(SCH_1):INS16779397@LIB_GENERAL.4 HEADER.NORMAL(CHIPS)':
 '3':;
NODE_NAME	C131 1
 '@SDHCALDIF.TOP(SCH_1):POWER@SDHCALDIF.POWER(SCH_1):INS16796549@MY_SCH_LIBRARY.CAPACITOR NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	L3 1
 '@SDHCALDIF.TOP(SCH_1):POWER@SDHCALDIF.POWER(SCH_1):INS16779291@MY_SCH_LIBRARY.INDUCTOR.NORMAL(CHIPS)':
 '1':;
NODE_NAME	R77 2
 '@SDHCALDIF.TOP(SCH_1):POWER@SDHCALDIF.POWER(SCH_1):INS16779638@MY_SCH_LIBRARY.RESISTOR.NORMAL(CHIPS)':
 '2':;
NET_NAME
'N16779005'
 '@SDHCALDIF.TOP(SCH_1):N16779005':
 C_SIGNAL='@sdhcaldif.top(sch_1):n16779005';
NODE_NAME	U3 3
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16777487@MY_SCH_LIBRARY.SN74LVC1T45.NORMAL(CHIPS)':
 'A':;
NODE_NAME	R25 2
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16777365@MY_SCH_LIBRARY.RESISTOR.NORMAL(CHIPS)':
 '2':;
NODE_NAME	R26 1
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16777148@MY_SCH_LIBRARY.RESISTOR.NORMAL(CHIPS)':
 '1':;
NODE_NAME	R24 1
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16777435@MY_SCH_LIBRARY.RESISTOR.NORMAL(CHIPS)':
 '1':;
NET_NAME
'TP2'
 '@SDHCALDIF.TOP(SCH_1):TP2':
 C_SIGNAL='@sdhcaldif.top(sch_1):tp2';
NODE_NAME	U4 W9
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16840729@MY_SCH_LIBRARY.XC7A100TFGG484F.NORMAL(CHIPS)':
 'IO_L24P_T3_34':;
NODE_NAME	R18 1
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16777425@MY_SCH_LIBRARY.RESISTOR.NORMAL(CHIPS)':
 '1':;
NET_NAME
'N16850915'
 '@SDHCALDIF.TOP(SCH_1):N16850915':
 C_SIGNAL='@sdhcaldif.top(sch_1):n16850915';
NODE_NAME	U4 L4
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16840895@MY_SCH_LIBRARY.XC7A100TFGG484G.NORMAL(CHIPS)':
 'IO_L18N_T2_35':;
NET_NAME
'N16849160'
 '@SDHCALDIF.TOP(SCH_1):N16849160':
 C_SIGNAL='@sdhcaldif.top(sch_1):n16849160';
NODE_NAME	U4 L19
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16840428@MY_SCH_LIBRARY.XC7A100TFGG484D.NORMAL(CHIPS)':
 'IO_L14P_T2_SRCC_15':;
NET_NAME
'N16850925'
 '@SDHCALDIF.TOP(SCH_1):N16850925':
 C_SIGNAL='@sdhcaldif.top(sch_1):n16850925';
NODE_NAME	U4 P5
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16840895@MY_SCH_LIBRARY.XC7A100TFGG484G.NORMAL(CHIPS)':
 'IO_L21P_T3_DQS_35':;
NET_NAME
'N16849156'
 '@SDHCALDIF.TOP(SCH_1):N16849156':
 C_SIGNAL='@sdhcaldif.top(sch_1):n16849156';
NODE_NAME	U4 K18
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16840428@MY_SCH_LIBRARY.XC7A100TFGG484D.NORMAL(CHIPS)':
 'IO_L13P_T2_MRCC_15':;
NET_NAME
'N16849150'
 '@SDHCALDIF.TOP(SCH_1):N16849150':
 C_SIGNAL='@sdhcaldif.top(sch_1):n16849150';
NODE_NAME	U4 J21
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16840428@MY_SCH_LIBRARY.XC7A100TFGG484D.NORMAL(CHIPS)':
 'IO_L11N_T1_SRCC_15':;
NET_NAME
'N16850927'
 '@SDHCALDIF.TOP(SCH_1):N16850927':
 C_SIGNAL='@sdhcaldif.top(sch_1):n16850927';
NODE_NAME	U4 P4
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16840895@MY_SCH_LIBRARY.XC7A100TFGG484G.NORMAL(CHIPS)':
 'IO_L21N_T3_DQS_35':;
NET_NAME
'N16849158'
 '@SDHCALDIF.TOP(SCH_1):N16849158':
 C_SIGNAL='@sdhcaldif.top(sch_1):n16849158';
NODE_NAME	U4 K19
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16840428@MY_SCH_LIBRARY.XC7A100TFGG484D.NORMAL(CHIPS)':
 'IO_L13N_T2_MRCC_15':;
NET_NAME
'DTCC_CLK2IN_P'
 '@SDHCALDIF.TOP(SCH_1):DTCC_CLK2IN_P':
 C_SIGNAL='@sdhcaldif.top(sch_1):dtcc_clk2in_p';
NODE_NAME	U7 11
 '@SDHCALDIF.TOP(SCH_1):INTERFACE TO DAQ@SDHCALDIF.INTERFACETODAQ(SCH_1):INS212646@SDHCALDIF.USBTYPECPLUG_0.NORMAL(CHIPS)':
 'RX2_P':;
NODE_NAME	R58 1
 '@SDHCALDIF.TOP(SCH_1):INTERFACE TO DAQ@SDHCALDIF.INTERFACETODAQ(SCH_1):INS10944249@BGO_FEE_DAQ.RESISTOR.NORMAL(CHIPS)':
 '1':;
NODE_NAME	U9 2
 '@SDHCALDIF.TOP(SCH_1):INTERFACE TO DAQ@SDHCALDIF.INTERFACETODAQ(SCH_1):INS215699@MY_SCH_LIBRARY.DS90LV049.NORMAL(CHIPS)':
 'RIN1+':;
NET_NAME
'N16849254'
 '@SDHCALDIF.TOP(SCH_1):N16849254':
 C_SIGNAL='@sdhcaldif.top(sch_1):n16849254';
NODE_NAME	U4 N19
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16840428@MY_SCH_LIBRARY.XC7A100TFGG484D.NORMAL(CHIPS)':
 'IO_L17N_T2_A25_15':;
NET_NAME
'PLUG2_VBUS'
 '@SDHCALDIF.TOP(SCH_1):PLUG2_VBUS':
 C_SIGNAL='@sdhcaldif.top(sch_1):plug2_vbus';
NODE_NAME	R67 1
 '@SDHCALDIF.TOP(SCH_1):INTERFACE TO DAQ@SDHCALDIF.INTERFACETODAQ(SCH_1):INS10941291@MY_SCH_LIBRARY.RESISTOR.NORMAL(CHIPS)':
 '1':;
NODE_NAME	R66 2
 '@SDHCALDIF.TOP(SCH_1):INTERFACE TO DAQ@SDHCALDIF.INTERFACETODAQ(SCH_1):INS10941243@MY_SCH_LIBRARY.RESISTOR.NORMAL(CHIPS)':
 '2':;
NODE_NAME	U8 21
 '@SDHCALDIF.TOP(SCH_1):INTERFACE TO DAQ@SDHCALDIF.INTERFACETODAQ(SCH_1):INS212222@SDHCALDIF.USBTYPECPLUG_0.NORMAL(CHIPS)':
 'B9 VBUS':;
NET_NAME
'N16849274'
 '@SDHCALDIF.TOP(SCH_1):N16849274':
 C_SIGNAL='@sdhcaldif.top(sch_1):n16849274';
NODE_NAME	U4 L15
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16840428@MY_SCH_LIBRARY.XC7A100TFGG484D.NORMAL(CHIPS)':
 'IO_L22N_T3_A16_15':;
NET_NAME
'NC'
 'NC':
 C_SIGNAL='NC';
NODE_NAME	U6 3
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16773332@MY_SCH_LIBRARY.N25Q128.NORMAL(CHIPS)':
 'DU1':;
NODE_NAME	U6 4
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16773332@MY_SCH_LIBRARY.N25Q128.NORMAL(CHIPS)':
 'DU2':;
NODE_NAME	U6 5
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16773332@MY_SCH_LIBRARY.N25Q128.NORMAL(CHIPS)':
 'DU3':;
NODE_NAME	U6 6
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16773332@MY_SCH_LIBRARY.N25Q128.NORMAL(CHIPS)':
 'DU4':;
NODE_NAME	U6 11
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16773332@MY_SCH_LIBRARY.N25Q128.NORMAL(CHIPS)':
 'DU5':;
NODE_NAME	U6 12
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16773332@MY_SCH_LIBRARY.N25Q128.NORMAL(CHIPS)':
 'DU6':;
NODE_NAME	U6 13
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16773332@MY_SCH_LIBRARY.N25Q128.NORMAL(CHIPS)':
 'DU7':;
NODE_NAME	U6 14
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16773332@MY_SCH_LIBRARY.N25Q128.NORMAL(CHIPS)':
 'DU8':;
NODE_NAME	J8 12
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16773388@MY_SCH_LIBRARY.JTAG-14PIN.NORMAL(CHIPS)':
 'NC1':;
NODE_NAME	J8 14
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16773388@MY_SCH_LIBRARY.JTAG-14PIN.NORMAL(CHIPS)':
 'NC2':;
NODE_NAME	OSC1 2
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16810263@MY_SCH_LIBRARY.SIT9102.NORMAL(CHIPS)':
 'NC':;
NODE_NAME	U5 1
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16774627@BGO_FEE_DAQ.OSCILLATOR_1.NORMAL(CHIPS)':
 'NC':;
NODE_NAME	J12 B2
 '@SDHCALDIF.TOP(SCH_1):INTERFACE TO FEB@SDHCALDIF.INTERFACETOFEB(SCH_1):INS16767808@FECV2_0.CONN_1.NORMAL(CHIPS)':
 'B2':;
NODE_NAME	J12 B40
 '@SDHCALDIF.TOP(SCH_1):INTERFACE TO FEB@SDHCALDIF.INTERFACETOFEB(SCH_1):INS16767808@FECV2_0.CONN_1.NORMAL(CHIPS)':
 'B40':;
NODE_NAME	R72 1
 '@SDHCALDIF.TOP(SCH_1):INTERFACE TO FEB@SDHCALDIF.INTERFACETOFEB(SCH_1):INS16768270@DISCRETE.R.NORMAL(CHIPS)':
 '1':;
NODE_NAME	R73 1
 '@SDHCALDIF.TOP(SCH_1):INTERFACE TO FEB@SDHCALDIF.INTERFACETOFEB(SCH_1):INS16768534@DISCRETE.R.NORMAL(CHIPS)':
 '1':;
NODE_NAME	U20 21
 '@SDHCALDIF.TOP(SCH_1):SFP@SDHCALDIF.SFP(SCH_1):INS35792@MY_SCH_LIBRARY.74441-0010.NORMAL(CHIPS)':
 'PGND_1':;
NODE_NAME	U20 22
 '@SDHCALDIF.TOP(SCH_1):SFP@SDHCALDIF.SFP(SCH_1):INS35792@MY_SCH_LIBRARY.74441-0010.NORMAL(CHIPS)':
 'PGND_2':;
NODE_NAME	U20 25
 '@SDHCALDIF.TOP(SCH_1):SFP@SDHCALDIF.SFP(SCH_1):INS35792@MY_SCH_LIBRARY.74441-0010.NORMAL(CHIPS)':
 'GND3':;
NODE_NAME	U20 27
 '@SDHCALDIF.TOP(SCH_1):SFP@SDHCALDIF.SFP(SCH_1):INS35792@MY_SCH_LIBRARY.74441-0010.NORMAL(CHIPS)':
 'GND5':;
NODE_NAME	U20 28
 '@SDHCALDIF.TOP(SCH_1):SFP@SDHCALDIF.SFP(SCH_1):INS35792@MY_SCH_LIBRARY.74441-0010.NORMAL(CHIPS)':
 'GND6':;
NODE_NAME	U20 30
 '@SDHCALDIF.TOP(SCH_1):SFP@SDHCALDIF.SFP(SCH_1):INS35792@MY_SCH_LIBRARY.74441-0010.NORMAL(CHIPS)':
 'GND8':;
NODE_NAME	U20 31
 '@SDHCALDIF.TOP(SCH_1):SFP@SDHCALDIF.SFP(SCH_1):INS35792@MY_SCH_LIBRARY.74441-0010.NORMAL(CHIPS)':
 'GND9':;
NODE_NAME	U20 32
 '@SDHCALDIF.TOP(SCH_1):SFP@SDHCALDIF.SFP(SCH_1):INS35792@MY_SCH_LIBRARY.74441-0010.NORMAL(CHIPS)':
 'GND10':;
NODE_NAME	U20 33
 '@SDHCALDIF.TOP(SCH_1):SFP@SDHCALDIF.SFP(SCH_1):INS35792@MY_SCH_LIBRARY.74441-0010.NORMAL(CHIPS)':
 'GND11':;
NODE_NAME	U20 35
 '@SDHCALDIF.TOP(SCH_1):SFP@SDHCALDIF.SFP(SCH_1):INS35792@MY_SCH_LIBRARY.74441-0010.NORMAL(CHIPS)':
 'GND13':;
NODE_NAME	U20 36
 '@SDHCALDIF.TOP(SCH_1):SFP@SDHCALDIF.SFP(SCH_1):INS35792@MY_SCH_LIBRARY.74441-0010.NORMAL(CHIPS)':
 'GND14':;
NODE_NAME	U19 21
 '@SDHCALDIF.TOP(SCH_1):SFP@SDHCALDIF.SFP(SCH_1):INS30777@MY_SCH_LIBRARY.74441-0010.NORMAL(CHIPS)':
 'PGND_1':;
NODE_NAME	U19 22
 '@SDHCALDIF.TOP(SCH_1):SFP@SDHCALDIF.SFP(SCH_1):INS30777@MY_SCH_LIBRARY.74441-0010.NORMAL(CHIPS)':
 'PGND_2':;
NODE_NAME	U19 25
 '@SDHCALDIF.TOP(SCH_1):SFP@SDHCALDIF.SFP(SCH_1):INS30777@MY_SCH_LIBRARY.74441-0010.NORMAL(CHIPS)':
 'GND3':;
NODE_NAME	U19 27
 '@SDHCALDIF.TOP(SCH_1):SFP@SDHCALDIF.SFP(SCH_1):INS30777@MY_SCH_LIBRARY.74441-0010.NORMAL(CHIPS)':
 'GND5':;
NODE_NAME	U19 28
 '@SDHCALDIF.TOP(SCH_1):SFP@SDHCALDIF.SFP(SCH_1):INS30777@MY_SCH_LIBRARY.74441-0010.NORMAL(CHIPS)':
 'GND6':;
NODE_NAME	U19 30
 '@SDHCALDIF.TOP(SCH_1):SFP@SDHCALDIF.SFP(SCH_1):INS30777@MY_SCH_LIBRARY.74441-0010.NORMAL(CHIPS)':
 'GND8':;
NODE_NAME	U19 31
 '@SDHCALDIF.TOP(SCH_1):SFP@SDHCALDIF.SFP(SCH_1):INS30777@MY_SCH_LIBRARY.74441-0010.NORMAL(CHIPS)':
 'GND9':;
NODE_NAME	U19 32
 '@SDHCALDIF.TOP(SCH_1):SFP@SDHCALDIF.SFP(SCH_1):INS30777@MY_SCH_LIBRARY.74441-0010.NORMAL(CHIPS)':
 'GND10':;
NODE_NAME	U19 33
 '@SDHCALDIF.TOP(SCH_1):SFP@SDHCALDIF.SFP(SCH_1):INS30777@MY_SCH_LIBRARY.74441-0010.NORMAL(CHIPS)':
 'GND11':;
NODE_NAME	U19 35
 '@SDHCALDIF.TOP(SCH_1):SFP@SDHCALDIF.SFP(SCH_1):INS30777@MY_SCH_LIBRARY.74441-0010.NORMAL(CHIPS)':
 'GND13':;
NODE_NAME	U19 36
 '@SDHCALDIF.TOP(SCH_1):SFP@SDHCALDIF.SFP(SCH_1):INS30777@MY_SCH_LIBRARY.74441-0010.NORMAL(CHIPS)':
 'GND14':;
NODE_NAME	U18 B7
 '@SDHCALDIF.TOP(SCH_1):POWER@SDHCALDIF.POWER(SCH_1):INS16795471@ADAM.LTM4644-1_1.NORMAL(CHIPS)':
 'COMP1':;
NODE_NAME	U18 C7
 '@SDHCALDIF.TOP(SCH_1):POWER@SDHCALDIF.POWER(SCH_1):INS16795471@ADAM.LTM4644-1_1.NORMAL(CHIPS)':
 'CLKIN':;
NODE_NAME	U18 E7
 '@SDHCALDIF.TOP(SCH_1):POWER@SDHCALDIF.POWER(SCH_1):INS16795471@ADAM.LTM4644-1_1.NORMAL(CHIPS)':
 'COMP2':;
NODE_NAME	U18 F3
 '@SDHCALDIF.TOP(SCH_1):POWER@SDHCALDIF.POWER(SCH_1):INS16795471@ADAM.LTM4644-1_1.NORMAL(CHIPS)':
 'TEMP':;
NODE_NAME	U18 H7
 '@SDHCALDIF.TOP(SCH_1):POWER@SDHCALDIF.POWER(SCH_1):INS16795471@ADAM.LTM4644-1_1.NORMAL(CHIPS)':
 'COMP3':;
NODE_NAME	U18 J3
 '@SDHCALDIF.TOP(SCH_1):POWER@SDHCALDIF.POWER(SCH_1):INS16795471@ADAM.LTM4644-1_1.NORMAL(CHIPS)':
 'CLKOUT':;
NODE_NAME	U18 L7
 '@SDHCALDIF.TOP(SCH_1):POWER@SDHCALDIF.POWER(SCH_1):INS16795471@ADAM.LTM4644-1_1.NORMAL(CHIPS)':
 'COMP4':;
NODE_NAME	U15 2
 '@SDHCALDIF.TOP(SCH_1):POWER@SDHCALDIF.POWER(SCH_1):INS16796898@MY_SCH_LIBRARY.TPS74401.NORMAL(CHIPS)':
 'NC5':;
NODE_NAME	U15 3
 '@SDHCALDIF.TOP(SCH_1):POWER@SDHCALDIF.POWER(SCH_1):INS16796898@MY_SCH_LIBRARY.TPS74401.NORMAL(CHIPS)':
 'NC4':;
NODE_NAME	U15 4
 '@SDHCALDIF.TOP(SCH_1):POWER@SDHCALDIF.POWER(SCH_1):INS16796898@MY_SCH_LIBRARY.TPS74401.NORMAL(CHIPS)':
 'NC3':;
NODE_NAME	U15 13
 '@SDHCALDIF.TOP(SCH_1):POWER@SDHCALDIF.POWER(SCH_1):INS16796898@MY_SCH_LIBRARY.TPS74401.NORMAL(CHIPS)':
 'NC2':;
NODE_NAME	U15 14
 '@SDHCALDIF.TOP(SCH_1):POWER@SDHCALDIF.POWER(SCH_1):INS16796898@MY_SCH_LIBRARY.TPS74401.NORMAL(CHIPS)':
 'NC1':;
NODE_NAME	U15 17
 '@SDHCALDIF.TOP(SCH_1):POWER@SDHCALDIF.POWER(SCH_1):INS16796898@MY_SCH_LIBRARY.TPS74401.NORMAL(CHIPS)':
 'NC6':;
NODE_NAME	U17 2
 '@SDHCALDIF.TOP(SCH_1):POWER@SDHCALDIF.POWER(SCH_1):INS16796968@MY_SCH_LIBRARY.TPS74401.NORMAL(CHIPS)':
 'NC5':;
NODE_NAME	U17 3
 '@SDHCALDIF.TOP(SCH_1):POWER@SDHCALDIF.POWER(SCH_1):INS16796968@MY_SCH_LIBRARY.TPS74401.NORMAL(CHIPS)':
 'NC4':;
NODE_NAME	U17 4
 '@SDHCALDIF.TOP(SCH_1):POWER@SDHCALDIF.POWER(SCH_1):INS16796968@MY_SCH_LIBRARY.TPS74401.NORMAL(CHIPS)':
 'NC3':;
NODE_NAME	U17 13
 '@SDHCALDIF.TOP(SCH_1):POWER@SDHCALDIF.POWER(SCH_1):INS16796968@MY_SCH_LIBRARY.TPS74401.NORMAL(CHIPS)':
 'NC2':;
NODE_NAME	U17 14
 '@SDHCALDIF.TOP(SCH_1):POWER@SDHCALDIF.POWER(SCH_1):INS16796968@MY_SCH_LIBRARY.TPS74401.NORMAL(CHIPS)':
 'NC1':;
NODE_NAME	U17 17
 '@SDHCALDIF.TOP(SCH_1):POWER@SDHCALDIF.POWER(SCH_1):INS16796968@MY_SCH_LIBRARY.TPS74401.NORMAL(CHIPS)':
 'NC6':;
NODE_NAME	U16 11
 '@SDHCALDIF.TOP(SCH_1):POWER@SDHCALDIF.POWER(SCH_1):INS16779157@MY_SCH_LIBRARY.TPS386000.NORMAL(CHIPS)':
 'NC':;
NODE_NAME	U16 13
 '@SDHCALDIF.TOP(SCH_1):POWER@SDHCALDIF.POWER(SCH_1):INS16779157@MY_SCH_LIBRARY.TPS386000.NORMAL(CHIPS)':
 'VREF':;
NODE_NAME	U16 19
 '@SDHCALDIF.TOP(SCH_1):POWER@SDHCALDIF.POWER(SCH_1):INS16779157@MY_SCH_LIBRARY.TPS386000.NORMAL(CHIPS)':
 '\\W\D\O':;
NODE_NAME	U16 20
 '@SDHCALDIF.TOP(SCH_1):POWER@SDHCALDIF.POWER(SCH_1):INS16779157@MY_SCH_LIBRARY.TPS386000.NORMAL(CHIPS)':
 'WDI':;
NODE_NAME	U24 7
 '@SDHCALDIF.TOP(SCH_1):USB 2.0@SDHCALDIF.USB2.0(SCH_1):INS16777928@MY_SCH_LIBRARY.24LC64.NORMAL(CHIPS)':
 'WP':;
NODE_NAME	U23 4
 '@SDHCALDIF.TOP(SCH_1):USB 2.0@SDHCALDIF.USB2.0(SCH_1):INS16777350@MY_SCH_LIBRARY.TPS3820-33.NORMAL(CHIPS)':
 'WDI':;
NODE_NAME	U21 43
 '@SDHCALDIF.TOP(SCH_1):USB 2.0@SDHCALDIF.USB2.0(SCH_1):INS16777421@SDHCAL_DAQ_2V0.CY7C68013A_0.NORMAL(CHIPS)':
 'PA3/*WU2':;
NODE_NAME	U21 41
 '@SDHCALDIF.TOP(SCH_1):USB 2.0@SDHCALDIF.USB2.0(SCH_1):INS16777421@SDHCAL_DAQ_2V0.CY7C68013A_0.NORMAL(CHIPS)':
 'PA1/INT1#':;
NODE_NAME	U21 40
 '@SDHCALDIF.TOP(SCH_1):USB 2.0@SDHCALDIF.USB2.0(SCH_1):INS16777421@SDHCAL_DAQ_2V0.CY7C68013A_0.NORMAL(CHIPS)':
 'PA0/INT0#':;
NODE_NAME	U7 4
 '@SDHCALDIF.TOP(SCH_1):INTERFACE TO DAQ@SDHCALDIF.INTERFACETODAQ(SCH_1):INS212646@SDHCALDIF.USBTYPECPLUG_0.NORMAL(CHIPS)':
 'A4 VBUS':;
NODE_NAME	U7 16
 '@SDHCALDIF.TOP(SCH_1):INTERFACE TO DAQ@SDHCALDIF.INTERFACETODAQ(SCH_1):INS212646@SDHCALDIF.USBTYPECPLUG_0.NORMAL(CHIPS)':
 'B4 VBUS':;
NODE_NAME	U7 21
 '@SDHCALDIF.TOP(SCH_1):INTERFACE TO DAQ@SDHCALDIF.INTERFACETODAQ(SCH_1):INS212646@SDHCALDIF.USBTYPECPLUG_0.NORMAL(CHIPS)':
 'B9 VBUS':;
NODE_NAME	U8 4
 '@SDHCALDIF.TOP(SCH_1):INTERFACE TO DAQ@SDHCALDIF.INTERFACETODAQ(SCH_1):INS212222@SDHCALDIF.USBTYPECPLUG_0.NORMAL(CHIPS)':
 'A4 VBUS':;
NODE_NAME	U8 9
 '@SDHCALDIF.TOP(SCH_1):INTERFACE TO DAQ@SDHCALDIF.INTERFACETODAQ(SCH_1):INS212222@SDHCALDIF.USBTYPECPLUG_0.NORMAL(CHIPS)':
 'A9 VBUS':;
NODE_NAME	U8 16
 '@SDHCALDIF.TOP(SCH_1):INTERFACE TO DAQ@SDHCALDIF.INTERFACETODAQ(SCH_1):INS212222@SDHCALDIF.USBTYPECPLUG_0.NORMAL(CHIPS)':
 'B4 VBUS':;
NODE_NAME	U12 7
 '@SDHCALDIF.TOP(SCH_1):INTERFACE TO DAQ@SDHCALDIF.INTERFACETODAQ(SCH_1):INS215893@MY_SCH_LIBRARY.DS90LV049.NORMAL(CHIPS)':
 'DOUT1+':;
NODE_NAME	U12 8
 '@SDHCALDIF.TOP(SCH_1):INTERFACE TO DAQ@SDHCALDIF.INTERFACETODAQ(SCH_1):INS215893@MY_SCH_LIBRARY.DS90LV049.NORMAL(CHIPS)':
 'DOUT1-':;
NODE_NAME	U12 10
 '@SDHCALDIF.TOP(SCH_1):INTERFACE TO DAQ@SDHCALDIF.INTERFACETODAQ(SCH_1):INS215893@MY_SCH_LIBRARY.DS90LV049.NORMAL(CHIPS)':
 'DIN1':;
NODE_NAME	J9 3
 '@SDHCALDIF.TOP(SCH_1):INTERFACE TO DAQ@SDHCALDIF.INTERFACETODAQ(SCH_1):INS10940196@SDHCALDIF.HDMI_A_0.NORMAL(CHIPS)':
 'TMDS2-':;
NODE_NAME	J9 1
 '@SDHCALDIF.TOP(SCH_1):INTERFACE TO DAQ@SDHCALDIF.INTERFACETODAQ(SCH_1):INS10940196@SDHCALDIF.HDMI_A_0.NORMAL(CHIPS)':
 'TMDS2+':;
NODE_NAME	J9 19
 '@SDHCALDIF.TOP(SCH_1):INTERFACE TO DAQ@SDHCALDIF.INTERFACETODAQ(SCH_1):INS10940196@SDHCALDIF.HDMI_A_0.NORMAL(CHIPS)':
 'H_P_D':;
NODE_NAME	J9 14
 '@SDHCALDIF.TOP(SCH_1):INTERFACE TO DAQ@SDHCALDIF.INTERFACETODAQ(SCH_1):INS10940196@SDHCALDIF.HDMI_A_0.NORMAL(CHIPS)':
 'RESERVED':;
NODE_NAME	J9 13
 '@SDHCALDIF.TOP(SCH_1):INTERFACE TO DAQ@SDHCALDIF.INTERFACETODAQ(SCH_1):INS10940196@SDHCALDIF.HDMI_A_0.NORMAL(CHIPS)':
 'CEC':;
NODE_NAME	J9 15
 '@SDHCALDIF.TOP(SCH_1):INTERFACE TO DAQ@SDHCALDIF.INTERFACETODAQ(SCH_1):INS10940196@SDHCALDIF.HDMI_A_0.NORMAL(CHIPS)':
 'SCL':;
NODE_NAME	J9 16
 '@SDHCALDIF.TOP(SCH_1):INTERFACE TO DAQ@SDHCALDIF.INTERFACETODAQ(SCH_1):INS10940196@SDHCALDIF.HDMI_A_0.NORMAL(CHIPS)':
 'SDA':;
NODE_NAME	J9 18
 '@SDHCALDIF.TOP(SCH_1):INTERFACE TO DAQ@SDHCALDIF.INTERFACETODAQ(SCH_1):INS10940196@SDHCALDIF.HDMI_A_0.NORMAL(CHIPS)':
 'POWER':;
NODE_NAME	U22 4
 '@SDHCALDIF.TOP(SCH_1):USB 2.0@SDHCALDIF.USB2.0(SCH_1):INS16782307@MY_SCH_LIBRARY.MICROUSBMOLEX47590-0001.NORMAL(CHIPS)':
 'ID':;
NODE_NAME	U4 V22
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16840193@MY_SCH_LIBRARY.XC7A100TFGG484C.NORMAL(CHIPS)':
 'IO_L3N_T0_DQS_EMCCLK_14':;
NODE_NAME	U4 M21
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16840428@MY_SCH_LIBRARY.XC7A100TFGG484D.NORMAL(CHIPS)':
 'IO_L10P_T1_AD11P_15':;
NODE_NAME	U4 L21
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16840428@MY_SCH_LIBRARY.XC7A100TFGG484D.NORMAL(CHIPS)':
 'IO_L10N_T1_AD11N_15':;
NODE_NAME	U4 N3
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16840895@MY_SCH_LIBRARY.XC7A100TFGG484G.NORMAL(CHIPS)':
 'IO_L19N_T3_VREF_35':;
NODE_NAME	U4 F10
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16841050@MY_SCH_LIBRARY.XC7A100TFGG484H.NORMAL(CHIPS)':
 'MGTREFCLK1P_216':;
NODE_NAME	U4 E10
 '@SDHCALDIF.TOP(SCH_1):A7 FPGA@SDHCALDIF.FPGA(SCH_1):INS16841050@MY_SCH_LIBRARY.XC7A100TFGG484H.NORMAL(CHIPS)':
 'MGTREFCLK1N_216':;
NODE_NAME	U25 6
 '@SDHCALDIF.TOP(SCH_1):SFP@SDHCALDIF.SFP(SCH_1):INS57801@DEVICE.ADN2815.NORMAL(CHIPS)':
 'NC1':;
NODE_NAME	U25 7
 '@SDHCALDIF.TOP(SCH_1):SFP@SDHCALDIF.SFP(SCH_1):INS57801@DEVICE.ADN2815.NORMAL(CHIPS)':
 'NC2':;
NODE_NAME	U25 9
 '@SDHCALDIF.TOP(SCH_1):SFP@SDHCALDIF.SFP(SCH_1):INS57801@DEVICE.ADN2815.NORMAL(CHIPS)':
 'NC3':;
NODE_NAME	U25 11
 '@SDHCALDIF.TOP(SCH_1):SFP@SDHCALDIF.SFP(SCH_1):INS57801@DEVICE.ADN2815.NORMAL(CHIPS)':
 'REFCLKN':;
NODE_NAME	U25 22
 '@SDHCALDIF.TOP(SCH_1):SFP@SDHCALDIF.SFP(SCH_1):INS57801@DEVICE.ADN2815.NORMAL(CHIPS)':
 'NC4':;
NODE_NAME	C225 1
 '@SDHCALDIF.TOP(SCH_1):INTERFACE TO DAQ@SDHCALDIF.INTERFACETODAQ(SCH_1):INS10955474@MY_SCH_LIBRARY.CAPACITOR NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C225 2
 '@SDHCALDIF.TOP(SCH_1):INTERFACE TO DAQ@SDHCALDIF.INTERFACETODAQ(SCH_1):INS10955474@MY_SCH_LIBRARY.CAPACITOR NP.NORMAL(CHIPS)':
 '2':;
END.
