# RISC-V-Simulater
The project consists of three phases:

Phase1: Nonpipelining Implementation

Phase2: Implemented Pipeling using Stalling and Data Forwarding  

Phase3: Implemented Data Cache and Instruction Cache
