
---------- Begin Simulation Statistics ----------
final_tick                                58854762500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 230020                       # Simulator instruction rate (inst/s)
host_mem_usage                                 691184                       # Number of bytes of host memory used
host_op_rate                                   232557                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   434.74                       # Real time elapsed on the host
host_tick_rate                              135377815                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000000                       # Number of instructions simulated
sim_ops                                     101102729                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.058855                       # Number of seconds simulated
sim_ticks                                 58854762500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             84.198499                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                 4085051                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              4851691                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                 17                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect            352137                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           5097603                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             102859                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          676284                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           573425                       # Number of indirect misses.
system.cpu.branchPred.lookups                 6504397                       # Number of BP lookups
system.cpu.branchPred.usedRAS                  312167                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        37629                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   100000000                       # Number of instructions committed
system.cpu.committedOps                     101102729                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.177095                       # CPI: cycles per instruction
system.cpu.discardedOps                        975612                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions           48948299                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions          40609847                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions          6267281                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         2146498                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.849549                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.numCycles                        117709525                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                55115655     54.51%     54.51% # Class of committed instruction
system.cpu.op_class_0::IntMult                 167845      0.17%     54.68% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                    380      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                    470      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                    382      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                    53      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd            267609      0.26%     54.95% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     54.95% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp            259630      0.26%     55.20% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt            161456      0.16%     55.36% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv             54308      0.05%     55.42% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc           483618      0.48%     55.90% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult            33524      0.03%     55.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc         11115      0.01%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::MemRead               38167638     37.75%     93.69% # Class of committed instruction
system.cpu.op_class_0::MemWrite               6379046      6.31%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                101102729                       # Class of committed instruction
system.cpu.tickCycles                       115563027                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    32                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          1615                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests          301                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests         6390                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests        13522                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  58854762500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                680                       # Transaction distribution
system.membus.trans_dist::ReadExReq               935                       # Transaction distribution
system.membus.trans_dist::ReadExResp              935                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           680                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port         3230                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   3230                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       413440                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  413440                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              1615                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    1615    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                1615                       # Request fanout histogram
system.membus.respLayer1.occupancy           28096500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.reqLayer0.occupancy             2031500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  58854762500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp              2167                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty         5530                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          378                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict             469                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             4978                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            4978                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           634                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq         1533                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         1646                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side        19021                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                 20667                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       259072                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side      3082496                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                3341568                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                               0                       # Total snoops (count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples             7145                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.043947                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.204991                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                   6831     95.61%     95.61% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    314      4.39%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total               7145                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy           30393000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          29302993                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           2853499                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED  58854762500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu.inst                  127                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                 5395                       # number of demand (read+write) hits
system.l2.demand_hits::total                     5522                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                 127                       # number of overall hits
system.l2.overall_hits::.cpu.data                5395                       # number of overall hits
system.l2.overall_hits::total                    5522                       # number of overall hits
system.l2.demand_misses::.cpu.inst                507                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data               1116                       # number of demand (read+write) misses
system.l2.demand_misses::total                   1623                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               507                       # number of overall misses
system.l2.overall_misses::.cpu.data              1116                       # number of overall misses
system.l2.overall_misses::total                  1623                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     47635500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data    110863500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        158499000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     47635500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data    110863500                       # number of overall miss cycles
system.l2.overall_miss_latency::total       158499000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              634                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data             6511                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                 7145                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             634                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data            6511                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                7145                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.799685                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.171402                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.227152                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.799685                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.171402                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.227152                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 93955.621302                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 99340.053763                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 97658.040665                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 93955.621302                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 99340.053763                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 97658.040665                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.demand_mshr_hits::.cpu.inst               1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu.data               7                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   8                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.inst              1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu.data              7                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  8                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           506                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data          1109                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              1615                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          506                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data         1109                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             1615                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     42561500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data     99194000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    141755500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     42561500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data     99194000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    141755500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.798107                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.170327                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.226032                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.798107                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.170327                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.226032                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 84113.636364                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 89444.544635                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 87774.303406                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 84113.636364                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 89444.544635                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 87774.303406                       # average overall mshr miss latency
system.l2.replacements                              0                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks         5530                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total             5530                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks         5530                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total         5530                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          338                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              338                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          338                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          338                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data              4043                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  4043                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data             935                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 935                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data     92155500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      92155500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data          4978                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              4978                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.187826                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.187826                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 98562.032086                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 98562.032086                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data          935                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            935                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data     82805500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     82805500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.187826                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.187826                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 88562.032086                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 88562.032086                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst            127                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                127                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          507                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              507                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     47635500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     47635500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          634                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            634                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.799685                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.799685                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 93955.621302                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 93955.621302                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu.inst            1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          506                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          506                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     42561500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     42561500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.798107                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.798107                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 84113.636364                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 84113.636364                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data          1352                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total              1352                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data          181                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             181                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data     18708000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     18708000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data         1533                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total          1533                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.118069                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.118069                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 103359.116022                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 103359.116022                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            7                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            7                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data          174                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          174                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data     16388500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     16388500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.113503                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.113503                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 94186.781609                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 94186.781609                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  58854762500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  1566.258939                       # Cycle average of tags in use
system.l2.tags.total_refs                       13213                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      1615                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      8.181424                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     92000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.cpu.inst       504.733351                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      1061.525588                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.cpu.inst        0.030806                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.064790                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.095597                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          1615                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         1615                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.098572                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    213151                       # Number of tag accesses
system.l2.tags.data_accesses                   213151                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  58854762500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst         129536                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         283904                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             413440                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst       129536                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        129536                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::.cpu.inst             506                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            1109                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                1615                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst           2200943                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           4823807                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total               7024750                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst      2200943                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          2200943                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst          2200943                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          4823807                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total              7024750                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.cpu.inst::samples      2024.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      4436.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000592250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               23162                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        1615                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                      6460                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               344                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               356                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               240                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               460                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               484                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               404                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               424                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               456                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               408                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               448                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              488                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              348                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              328                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              404                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              504                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              364                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       4.01                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                    131559000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                   32300000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat               252684000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     20365.17                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                39115.17                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                     5584                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 86.44                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  6460                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    1535                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    1537                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    1541                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    1546                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      78                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                      76                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                      72                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                      68                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          876                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    471.963470                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   390.204144                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   314.854631                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          560     63.93%     63.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           74      8.45%     72.37% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           61      6.96%     79.34% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          181     20.66%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          876                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM                 413440                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  413440                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                         7.02                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                      7.02                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.05                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.05                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    7881443500                       # Total gap between requests
system.mem_ctrls.avgGap                    4880150.77                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst       129536                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       283904                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.cpu.inst 2200943.381599747576                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 4823806.739514070563                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst         2024                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         4436                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     71870000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    180814000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     35508.89                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     40760.60                       # Per-master read average memory access latency
system.mem_ctrls.pageHitRate                    86.44                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy              3148740                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy              1673595                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy            23504880                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     4645449120.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       1238989050                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      21556869600                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        27469634985                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        466.735975                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  56030713750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   1965080000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT    858968750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy              3105900                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy              1650825                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy            22619520                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     4645449120.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       1244278650                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      21552415200                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        27469519215                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        466.734008                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  56019445500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   1965080000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT    870237000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON     58854762500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  58854762500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst     14294435                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         14294435                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     14294435                       # number of overall hits
system.cpu.icache.overall_hits::total        14294435                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          634                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            634                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          634                       # number of overall misses
system.cpu.icache.overall_misses::total           634                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     50936000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     50936000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     50936000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     50936000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     14295069                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     14295069                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     14295069                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     14295069                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000044                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000044                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000044                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000044                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 80340.694006                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 80340.694006                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 80340.694006                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 80340.694006                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          378                       # number of writebacks
system.cpu.icache.writebacks::total               378                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          634                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          634                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          634                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          634                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     50302000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     50302000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     50302000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     50302000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000044                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000044                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000044                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000044                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 79340.694006                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 79340.694006                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 79340.694006                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 79340.694006                       # average overall mshr miss latency
system.cpu.icache.replacements                    378                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     14294435                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        14294435                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          634                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           634                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     50936000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     50936000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     14295069                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     14295069                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000044                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000044                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 80340.694006                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 80340.694006                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          634                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          634                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     50302000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     50302000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000044                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000044                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 79340.694006                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 79340.694006                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  58854762500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           255.882102                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            14295069                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               634                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          22547.427445                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            102500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   255.882102                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.999539                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999539                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          256                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         114361186                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        114361186                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  58854762500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  58854762500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  58854762500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     43897558                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         43897558                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     43906219                       # number of overall hits
system.cpu.dcache.overall_hits::total        43906219                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data         7700                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           7700                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         7751                       # number of overall misses
system.cpu.dcache.overall_misses::total          7751                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data    256395500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    256395500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    256395500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    256395500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     43905258                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     43905258                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     43913970                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     43913970                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.000175                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.000175                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.000177                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.000177                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 33298.116883                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 33298.116883                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 33079.022062                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 33079.022062                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks         5530                       # number of writebacks
system.cpu.dcache.writebacks::total              5530                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data         1216                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         1216                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data         1216                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         1216                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data         6484                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         6484                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         6511                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         6511                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    174961500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    174961500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    177824000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    177824000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.000148                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000148                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.000148                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.000148                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 26983.574954                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 26983.574954                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 27311.319306                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 27311.319306                       # average overall mshr miss latency
system.cpu.dcache.replacements                   5999                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     37582934                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        37582934                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data         1532                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          1532                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     35860000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     35860000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     37584466                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     37584466                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000041                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000041                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 23407.310705                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 23407.310705                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           26                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           26                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         1506                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         1506                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     32866000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     32866000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000040                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000040                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 21823.373174                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 21823.373174                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data      6314624                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        6314624                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         6168                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         6168                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    220535500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    220535500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data      6320792                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      6320792                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.000976                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000976                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 35754.782750                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 35754.782750                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         1190                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         1190                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         4978                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         4978                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    142095500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    142095500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.000788                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000788                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 28544.696665                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 28544.696665                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data         8661                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total          8661                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data           51                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total           51                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         8712                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         8712                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.005854                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.005854                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data           27                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total           27                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data      2862500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total      2862500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.003099                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.003099                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 106018.518519                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 106018.518519                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data          166                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total          166                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data          166                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total          166                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data          166                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total          166                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data          166                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total          166                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  58854762500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           506.258642                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            43913062                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              6511                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs           6744.442021                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            213500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   506.258642                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.988786                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.988786                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          179                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          217                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          116                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         351320927                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        351320927                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  58854762500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  58854762500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
