<!DOCTYPE html>
<html lang="zh-CN">
<head>
  <meta charset="UTF-8">
<meta name="viewport" content="width=device-width">
<meta name="theme-color" content="#222">
<meta name="generator" content="Hexo 6.0.0">


  <link rel="apple-touch-icon" sizes="180x180" href="/images/apple-touch-icon-next.png">
  <link rel="icon" type="image/png" sizes="32x32" href="/images/favicon-32x32-next.png">
  <link rel="icon" type="image/png" sizes="16x16" href="/images/favicon-16x16-next.png">
  <link rel="mask-icon" href="/images/logo.svg" color="#222">

<link rel="stylesheet" href="/css/main.css">



<link rel="stylesheet" href="https://cdn.jsdelivr.net/npm/@fortawesome/fontawesome-free@5.15.4/css/all.min.css" integrity="sha256-mUZM63G8m73Mcidfrv5E+Y61y7a12O5mW4ezU3bxqW4=" crossorigin="anonymous">
  <link rel="stylesheet" href="https://cdn.jsdelivr.net/npm/animate.css@3.1.1/animate.min.css" integrity="sha256-PR7ttpcvz8qrF57fur/yAx1qXMFJeJFiA6pSzWi0OIE=" crossorigin="anonymous">

<script class="next-config" data-name="main" type="application/json">{"hostname":"example.com","root":"/","images":"/images","scheme":"Gemini","darkmode":false,"version":"8.9.0","exturl":false,"sidebar":{"position":"left","display":"post","padding":18,"offset":12},"copycode":false,"bookmark":{"enable":false,"color":"#222","save":"auto"},"mediumzoom":false,"lazyload":false,"pangu":false,"comments":{"style":"tabs","active":null,"storage":true,"lazyload":false,"nav":null},"stickytabs":false,"motion":{"enable":true,"async":false,"transition":{"post_block":"fadeIn","post_header":"fadeInDown","post_body":"fadeInDown","coll_header":"fadeInLeft","sidebar":"fadeInUp"}},"prism":false,"i18n":{"placeholder":"搜索...","empty":"没有找到任何搜索结果：${query}","hits_time":"找到 ${hits} 个搜索结果（用时 ${time} 毫秒）","hits":"找到 ${hits} 个搜索结果"}}</script><script src="/js/config.js"></script>
<meta name="description" content="verilog模块的实例化 模块的信号连接 模块的信号的连接有两种方式：一种是通过位置（顺序）来进行连接，另一种是通过名称来进行连接。顺序连接的方式和C语言的函数的用法类似，直接按顺序写，例如：">
<meta property="og:type" content="article">
<meta property="og:title" content="【Verilog学习】-03-模块">
<meta property="og:url" content="http://example.com/2022/01/14/%E3%80%90Verilog%E5%AD%A6%E4%B9%A0%E3%80%91-03-%E6%A8%A1%E5%9D%97/index.html">
<meta property="og:site_name" content="PengXuanyao">
<meta property="og:description" content="verilog模块的实例化 模块的信号连接 模块的信号的连接有两种方式：一种是通过位置（顺序）来进行连接，另一种是通过名称来进行连接。顺序连接的方式和C语言的函数的用法类似，直接按顺序写，例如：">
<meta property="og:locale" content="zh_CN">
<meta property="article:published_time" content="2022-01-14T07:40:04.000Z">
<meta property="article:modified_time" content="2022-01-14T14:58:01.684Z">
<meta property="article:author" content="PengXuanyao">
<meta property="article:tag" content="verilog">
<meta name="twitter:card" content="summary">


<link rel="canonical" href="http://example.com/2022/01/14/%E3%80%90Verilog%E5%AD%A6%E4%B9%A0%E3%80%91-03-%E6%A8%A1%E5%9D%97/">



<script class="next-config" data-name="page" type="application/json">{"sidebar":"","isHome":false,"isPost":true,"lang":"zh-CN","comments":true,"permalink":"http://example.com/2022/01/14/%E3%80%90Verilog%E5%AD%A6%E4%B9%A0%E3%80%91-03-%E6%A8%A1%E5%9D%97/","path":"2022/01/14/【Verilog学习】-03-模块/","title":"【Verilog学习】-03-模块"}</script>

<script class="next-config" data-name="calendar" type="application/json">""</script>
<title>【Verilog学习】-03-模块 | PengXuanyao</title>
  




  <noscript>
    <link rel="stylesheet" href="/css/noscript.css">
  </noscript>
</head>

<body itemscope itemtype="http://schema.org/WebPage" class="use-motion">
  <div class="headband"></div>

  <main class="main">
    <header class="header" itemscope itemtype="http://schema.org/WPHeader">
      <div class="header-inner"><div class="site-brand-container">
  <div class="site-nav-toggle">
    <div class="toggle" aria-label="切换导航栏" role="button">
        <span class="toggle-line"></span>
        <span class="toggle-line"></span>
        <span class="toggle-line"></span>
    </div>
  </div>

  <div class="site-meta">

    <a href="/" class="brand" rel="start">
      <i class="logo-line"></i>
      <p class="site-title">PengXuanyao</p>
      <i class="logo-line"></i>
    </a>
      <p class="site-subtitle" itemprop="description">天地交，万物通</p>
  </div>

  <div class="site-nav-right">
    <div class="toggle popup-trigger">
    </div>
  </div>
</div>



<nav class="site-nav">
  <ul class="main-menu menu">
        <li class="menu-item menu-item-home"><a href="/" rel="section"><i class="fa fa-home fa-fw"></i>首页</a></li>
        <li class="menu-item menu-item-tags"><a href="/tags/" rel="section"><i class="fa fa-tags fa-fw"></i>标签</a></li>
        <li class="menu-item menu-item-categories"><a href="/categories/" rel="section"><i class="fa fa-th fa-fw"></i>分类</a></li>
        <li class="menu-item menu-item-archives"><a href="/archives/" rel="section"><i class="fa fa-archive fa-fw"></i>归档</a></li>
  </ul>
</nav>




</div>
        
  
  <div class="toggle sidebar-toggle" role="button">
    <span class="toggle-line"></span>
    <span class="toggle-line"></span>
    <span class="toggle-line"></span>
  </div>

  <aside class="sidebar">

    <div class="sidebar-inner sidebar-nav-active sidebar-toc-active">
      <ul class="sidebar-nav">
        <li class="sidebar-nav-toc">
          文章目录
        </li>
        <li class="sidebar-nav-overview">
          站点概览
        </li>
      </ul>

      <div class="sidebar-panel-container">
        <!--noindex-->
        <div class="post-toc-wrap sidebar-panel">
            <div class="post-toc animated"><ol class="nav"><li class="nav-item nav-level-2"><a class="nav-link" href="#verilog%E6%A8%A1%E5%9D%97%E7%9A%84%E5%AE%9E%E4%BE%8B%E5%8C%96"><span class="nav-number">1.</span> <span class="nav-text">verilog模块的实例化</span></a><ol class="nav-child"><li class="nav-item nav-level-3"><a class="nav-link" href="#%E6%A8%A1%E5%9D%97%E7%9A%84%E4%BF%A1%E5%8F%B7%E8%BF%9E%E6%8E%A5"><span class="nav-number">1.1.</span> <span class="nav-text">模块的信号连接</span></a><ol class="nav-child"><li class="nav-item nav-level-4"><a class="nav-link" href="#%E6%8C%89%E9%A1%BA%E5%BA%8F%E4%BD%8D%E7%BD%AE"><span class="nav-number">1.1.1.</span> <span class="nav-text">按顺序位置</span></a></li><li class="nav-item nav-level-4"><a class="nav-link" href="#%E6%8C%89%E5%90%8D%E7%A7%B0"><span class="nav-number">1.1.2.</span> <span class="nav-text">按名称</span></a></li></ol></li></ol></li></ol></div>
        </div>
        <!--/noindex-->

        <div class="site-overview-wrap sidebar-panel">
          <div class="site-author site-overview-item animated" itemprop="author" itemscope itemtype="http://schema.org/Person">
    <img class="site-author-image" itemprop="image" alt="PengXuanyao"
      src="/images/avatar.png">
  <p class="site-author-name" itemprop="name">PengXuanyao</p>
  <div class="site-description" itemprop="description">This is my personal blog</div>
</div>
<div class="site-state-wrap site-overview-item animated">
  <nav class="site-state">
      <div class="site-state-item site-state-posts">
        <a href="/archives/">
          <span class="site-state-item-count">29</span>
          <span class="site-state-item-name">日志</span>
        </a>
      </div>
      <div class="site-state-item site-state-categories">
          <a href="/categories/">
        <span class="site-state-item-count">6</span>
        <span class="site-state-item-name">分类</span></a>
      </div>
      <div class="site-state-item site-state-tags">
          <a href="/tags/">
        <span class="site-state-item-count">16</span>
        <span class="site-state-item-name">标签</span></a>
      </div>
  </nav>
</div>



        </div>
      </div>
    </div>
  </aside>
  <div class="sidebar-dimmer"></div>


    </header>

    
  <div class="back-to-top" role="button" aria-label="返回顶部">
    <i class="fa fa-arrow-up"></i>
    <span>0%</span>
  </div>

<noscript>
  <div class="noscript-warning">Theme NexT works best with JavaScript enabled</div>
</noscript>


    <div class="main-inner post posts-expand">


  


<div class="post-block">
  
  

  <article itemscope itemtype="http://schema.org/Article" class="post-content" lang="zh-CN">
    <link itemprop="mainEntityOfPage" href="http://example.com/2022/01/14/%E3%80%90Verilog%E5%AD%A6%E4%B9%A0%E3%80%91-03-%E6%A8%A1%E5%9D%97/">

    <span hidden itemprop="author" itemscope itemtype="http://schema.org/Person">
      <meta itemprop="image" content="/images/avatar.png">
      <meta itemprop="name" content="PengXuanyao">
      <meta itemprop="description" content="This is my personal blog">
    </span>

    <span hidden itemprop="publisher" itemscope itemtype="http://schema.org/Organization">
      <meta itemprop="name" content="PengXuanyao">
    </span>
      <header class="post-header">
        <h1 class="post-title" itemprop="name headline">
          【Verilog学习】-03-模块
        </h1>

        <div class="post-meta-container">
          <div class="post-meta">
    <span class="post-meta-item">
      <span class="post-meta-item-icon">
        <i class="far fa-calendar"></i>
      </span>
      <span class="post-meta-item-text">发表于</span>
      

      <time title="创建时间：2022-01-14 15:40:04 / 修改时间：22:58:01" itemprop="dateCreated datePublished" datetime="2022-01-14T15:40:04+08:00">2022-01-14</time>
    </span>
    <span class="post-meta-item">
      <span class="post-meta-item-icon">
        <i class="far fa-folder"></i>
      </span>
      <span class="post-meta-item-text">分类于</span>
        <span itemprop="about" itemscope itemtype="http://schema.org/Thing">
          <a href="/categories/%E5%AD%A6%E4%B9%A0/" itemprop="url" rel="index"><span itemprop="name">学习</span></a>
        </span>
    </span>

  
</div>

        </div>
      </header>

    
    
    
    <div class="post-body" itemprop="articleBody">
        <h2 id="verilog模块的实例化">verilog模块的实例化</h2>
<h3 id="模块的信号连接">模块的信号连接</h3>
<p>模块的信号的连接有两种方式：一种是通过位置（顺序）来进行连接，另一种是通过名称来进行连接。顺序连接的方式和C语言的函数的用法类似，直接按顺序写，例如：</p>
<span id="more"></span>
<h4 id="按顺序位置">按顺序位置</h4>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> mod_a ( <span class="keyword">input</span> in1, <span class="keyword">input</span> in2, <span class="keyword">output</span> out );</span><br><span class="line">    <span class="comment">// Module body</span></span><br><span class="line"><span class="keyword">endmodule</span></span><br><span class="line"></span><br><span class="line">mod_a instance1 ( wa, wb, wc );</span><br></pre></td></tr></table></figure>
<p>即是通过顺序输入来进行（wa-&gt;in1，wb-&gt;in2，wc-&gt;out）。</p>
<h4 id="按名称">按名称</h4>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br></pre></td><td class="code"><pre><span class="line">mod_a instance2 ( <span class="variable">.out</span>(wc), <span class="variable">.in1</span>(wa), <span class="variable">.in2</span>(wb) );</span><br></pre></td></tr></table></figure>
<p>按名称的例化不需要按顺序对其进行赋值，直接通过名称的依次对应来完成。</p>
<blockquote>
<figure class="highlight cmd"><table><tr><td class="gutter"><pre><span class="line">1</span><br></pre></td><td class="code"><pre><span class="line">&gt;Error (<span class="number">10267</span>): Verilog HDL Module Instantiation error <span class="built_in">at</span> top_module.v(<span class="number">9</span>): cannot connect instance ports both by order and by name File: /home/h/work/hdlbits.<span class="number">3288734</span>/top_module.v Line: <span class="number">9</span></span><br></pre></td></tr></table></figure>
<p>出现这个报错的原因：</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br></pre></td><td class="code"><pre><span class="line">&gt;mod_a instance2(<span class="variable">.out1</span>(out1), <span class="variable">.out2</span>(out2), <span class="variable">.in1</span>(a), <span class="variable">.in2</span>(b), <span class="variable">.in3</span>(c), in4(d));</span><br></pre></td></tr></table></figure>
<p>上面的最后一个in忘记了前面的一个点</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br></pre></td><td class="code"><pre><span class="line">&gt;mod_a instance2(<span class="variable">.out1</span>(out1), <span class="variable">.out2</span>(out2), <span class="variable">.in1</span>(a), <span class="variable">.in2</span>(b), <span class="variable">.in3</span>(c), <span class="variable">.in4</span>(d));</span><br></pre></td></tr></table></figure>
</blockquote>
<blockquote>
<p>tips：在verilog中，向量的赋值不需要严格的匹配，但是会导致有0填充没有匹配的位或者编译器去欺骗向量的现象，不太建议</p>
</blockquote>
<blockquote>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">wire</span> [<span class="number">7</span>:<span class="number">0</span>] q1,q2,q3;</span><br></pre></td></tr></table></figure>
<p>这样是定义了三个8位的线网类型的变量。</p>
</blockquote>
<blockquote>
<p>assign不能定义在always模块中</p>
<p>作选择可以用assign sum[31:16] = carry?sum1:sum0;或者就写在always块中用case</p>
</blockquote>
<blockquote>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> top_module(</span><br><span class="line">    <span class="keyword">input</span> [<span class="number">31</span>:<span class="number">0</span>] a,</span><br><span class="line">    <span class="keyword">input</span> [<span class="number">31</span>:<span class="number">0</span>] b,</span><br><span class="line">    <span class="keyword">input</span> sub,</span><br><span class="line">    <span class="keyword">output</span> [<span class="number">31</span>:<span class="number">0</span>] sum</span><br><span class="line">);</span><br><span class="line">    <span class="keyword">wire</span> carry;</span><br><span class="line">    <span class="keyword">wire</span> [<span class="number">31</span>:<span class="number">0</span>] b_n;</span><br><span class="line">    <span class="keyword">assign</span> b_n = b^&#123;<span class="number">32</span>&#123;sub&#125;&#125;;	<span class="comment">//取反操作</span></span><br><span class="line">    add16 ins_add_0(a[<span class="number">15</span>:<span class="number">0</span>],b_n[<span class="number">15</span>:<span class="number">0</span>],sub,sum[<span class="number">15</span>:<span class="number">0</span>],carry);		<span class="comment">//sub是减法标志：</span></span><br><span class="line">    												<span class="comment">//如果sub是0：做加法a+b+0</span></span><br><span class="line">    												<span class="comment">//如果sub是1：做减法a+(~b)+1</span></span><br><span class="line">    add16 ins_add_1(a[<span class="number">31</span>:<span class="number">16</span>],b_n[<span class="number">31</span>:<span class="number">16</span>],carry,sum[<span class="number">31</span>:<span class="number">16</span>]);</span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>
<p>这是减法器（补码减法，等于变补加法），注意最低位有进位sub。</p>
</blockquote>

    </div>

    
    
    

    <footer class="post-footer">
          <div class="post-tags">
              <a href="/tags/verilog/" rel="tag"># verilog</a>
          </div>

        

          <div class="post-nav">
            <div class="post-nav-item">
                <a href="/2022/01/14/%E3%80%90Hexo%E3%80%91-05-%E5%9C%A8github%E4%B8%8A%E6%90%AD%E5%BB%BA%E5%AE%8C%E6%95%B4%E7%9A%84%E5%8D%9A%E5%AE%A2/" rel="prev" title="【Hexo】-05-在github上搭建完整的博客">
                  <i class="fa fa-chevron-left"></i> 【Hexo】-05-在github上搭建完整的博客
                </a>
            </div>
            <div class="post-nav-item">
                <a href="/2022/01/16/%E3%80%90Verilog%E5%AD%A6%E4%B9%A0%E3%80%91-04-%E7%A8%8B%E5%BA%8F/" rel="next" title="【Verilog学习】-04-程序">
                  【Verilog学习】-04-程序 <i class="fa fa-chevron-right"></i>
                </a>
            </div>
          </div>
    </footer>
  </article>
</div>






</div>
  </main>

  <footer class="footer">
    <div class="footer-inner">


<div class="copyright">
  &copy; 
  <span itemprop="copyrightYear">2022</span>
  <span class="with-love">
    <i class="fa fa-heart"></i>
  </span>
  <span class="author" itemprop="copyrightHolder">PengXuanyao</span>
</div>
  <div class="powered-by">由 <a href="https://hexo.io/" rel="noopener" target="_blank">Hexo</a> & <a href="https://theme-next.js.org/" rel="noopener" target="_blank">NexT.Gemini</a> 强力驱动
  </div>

    </div>
  </footer>

  
  <script src="https://cdn.jsdelivr.net/npm/animejs@3.2.1/lib/anime.min.js" integrity="sha256-XL2inqUJaslATFnHdJOi9GfQ60on8Wx1C2H8DYiN1xY=" crossorigin="anonymous"></script>
<script src="/js/comments.js"></script><script src="/js/utils.js"></script><script src="/js/motion.js"></script><script src="/js/next-boot.js"></script>

  





  




  

  <script class="next-config" data-name="enableMath" type="application/json">false</script><script class="next-config" data-name="mathjax" type="application/json">{"enable":true,"tags":"none","js":{"url":"https://cdn.jsdelivr.net/npm/mathjax@3.2.0/es5/tex-mml-chtml.js","integrity":"sha256-r+3itOMtGGjap0x+10hu6jW/gZCzxHsoKrOd7gyRSGY="}}</script>
<script src="/js/third-party/math/mathjax.js"></script>



</body>
</html>
