/*
 * Copyright (c) 2012, NVIDIA CORPORATION.  All rights reserved.
 *
 * NVIDIA CORPORATION and its licensors retain all intellectual property
 * and proprietary rights in and to this software, related documentation
 * and any modifications thereto.  Any use, reproduction, disclosure or
 * distribution of this software and related documentation without an express
 * license agreement from NVIDIA CORPORATION is strictly prohibited
 */

#ifndef ARDEV_T_XUSB_CSB_H_
#define ARDEV_T_XUSB_CSB_H_

#define XUSB_CSB_FPCICFG_START_0                           _MK_ADDR_CONST(0x00001000)
#define XUSB_CSB_FPCICFG_START_0_SECURE                    0
#define XUSB_CSB_FPCICFG_START_0_WORD_COUNT                1
#define XUSB_CSB_FPCICFG_START_0_RESET_VAL                 _MK_MASK_CONST(0x0)
#define XUSB_CSB_FPCICFG_START_0_RESET_MASK                _MK_MASK_CONST(0x0)
#define XUSB_CSB_FPCICFG_START_0_SW_DEFAULT_VAL            _MK_MASK_CONST(0x0)
#define XUSB_CSB_FPCICFG_START_0_SW_DEFAULT_MASK           _MK_MASK_CONST(0x0)
#define XUSB_CSB_FPCICFG_START_0_READ_MASK                 _MK_MASK_CONST(0xffffffff)
#define XUSB_CSB_FPCICFG_START_0_WRITE_MASK                _MK_MASK_CONST(0xffffffff)
#define XUSB_CSB_FPCICFG_START_0_FIELD_SHIFT                _MK_SHIFT_CONST(0)
#define XUSB_CSB_FPCICFG_START_0_FIELD_FIELD               (_MK_SHIFT_CONST(0xffffffff) << XUSB_CSB_FPCICFG_START_0_FIELD_SHIFT)
#define XUSB_CSB_FPCICFG_START_0_FIELD_RANGE               31:0
#define XUSB_CSB_FPCICFG_START_0_FIELD_WOFFSET             0
#define XUSB_CSB_BAR0_START_0                              _MK_ADDR_CONST(0x00002000)
#define XUSB_CSB_BAR0_START_0_SECURE                       0
#define XUSB_CSB_BAR0_START_0_WORD_COUNT                   1
#define XUSB_CSB_BAR0_START_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define XUSB_CSB_BAR0_START_0_RESET_MASK                   _MK_MASK_CONST(0x0)
#define XUSB_CSB_BAR0_START_0_SW_DEFAULT_VAL               _MK_MASK_CONST(0x0)
#define XUSB_CSB_BAR0_START_0_SW_DEFAULT_MASK              _MK_MASK_CONST(0x0)
#define XUSB_CSB_BAR0_START_0_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define XUSB_CSB_BAR0_START_0_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define XUSB_CSB_BAR0_START_0_FIELD_SHIFT                   _MK_SHIFT_CONST(0)
#define XUSB_CSB_BAR0_START_0_FIELD_FIELD                  (_MK_SHIFT_CONST(0xffffffff) << XUSB_CSB_BAR0_START_0_FIELD_SHIFT)
#define XUSB_CSB_BAR0_START_0_FIELD_RANGE                  31:0
#define XUSB_CSB_BAR0_START_0_FIELD_WOFFSET                0
#define XUSB_CSB_METHODS_ARU2UC_CTL_0                      _MK_ADDR_CONST(0x00100000)
#define XUSB_CSB_METHODS_ARU2UC_CTL_0_SECURE               0
#define XUSB_CSB_METHODS_ARU2UC_CTL_0_WORD_COUNT           1
#define XUSB_CSB_METHODS_ARU2UC_CTL_0_RESET_VAL            _MK_MASK_CONST(0x70000000)
#define XUSB_CSB_METHODS_ARU2UC_CTL_0_RESET_MASK           _MK_MASK_CONST(0xf0000007)
#define XUSB_CSB_METHODS_ARU2UC_CTL_0_SW_DEFAULT_VAL       _MK_MASK_CONST(0x70000000)
#define XUSB_CSB_METHODS_ARU2UC_CTL_0_SW_DEFAULT_MASK      _MK_MASK_CONST(0xf0000007)
#define XUSB_CSB_METHODS_ARU2UC_CTL_0_READ_MASK            _MK_MASK_CONST(0xffffffff)
#define XUSB_CSB_METHODS_ARU2UC_CTL_0_WRITE_MASK           _MK_MASK_CONST(0xf0000000)
#define XUSB_CSB_METHODS_ARU2UC_CTL_0_VALID_SHIFT           _MK_SHIFT_CONST(0)
#define XUSB_CSB_METHODS_ARU2UC_CTL_0_VALID_FIELD          (_MK_SHIFT_CONST(0x1) << XUSB_CSB_METHODS_ARU2UC_CTL_0_VALID_SHIFT)
#define XUSB_CSB_METHODS_ARU2UC_CTL_0_VALID_RANGE          0:0
#define XUSB_CSB_METHODS_ARU2UC_CTL_0_VALID_WOFFSET        0
#define XUSB_CSB_METHODS_ARU2UC_CTL_0_VALID_DEFAULT        (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_METHODS_ARU2UC_CTL_0_VALID_DEFAULT_MASK   (_MK_MASK_CONST(0x1)
#define XUSB_CSB_METHODS_ARU2UC_CTL_0_VALID_SW_DEFAULT     (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_METHODS_ARU2UC_CTL_0_VALID_SW_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_CSB_METHODS_ARU2UC_CTL_0_VALID_FALSE          _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_METHODS_ARU2UC_CTL_0_VALID_TRUE           _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_METHODS_ARU2UC_CTL_0_PMUREQ_SHIFT          _MK_SHIFT_CONST(1)
#define XUSB_CSB_METHODS_ARU2UC_CTL_0_PMUREQ_FIELD         (_MK_SHIFT_CONST(0x1) << XUSB_CSB_METHODS_ARU2UC_CTL_0_PMUREQ_SHIFT)
#define XUSB_CSB_METHODS_ARU2UC_CTL_0_PMUREQ_RANGE         1:1
#define XUSB_CSB_METHODS_ARU2UC_CTL_0_PMUREQ_WOFFSET       0
#define XUSB_CSB_METHODS_ARU2UC_CTL_0_PMUREQ_DEFAULT       (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_METHODS_ARU2UC_CTL_0_PMUREQ_DEFAULT_MASK  (_MK_MASK_CONST(0x1)
#define XUSB_CSB_METHODS_ARU2UC_CTL_0_PMUREQ_SW_DEFAULT    (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_METHODS_ARU2UC_CTL_0_PMUREQ_SW_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_CSB_METHODS_ARU2UC_CTL_0_PMUREQ_FALSE         _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_METHODS_ARU2UC_CTL_0_PMUREQ_TRUE          _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_METHODS_ARU2UC_CTL_0_PMUACK_SHIFT          _MK_SHIFT_CONST(2)
#define XUSB_CSB_METHODS_ARU2UC_CTL_0_PMUACK_FIELD         (_MK_SHIFT_CONST(0x1) << XUSB_CSB_METHODS_ARU2UC_CTL_0_PMUACK_SHIFT)
#define XUSB_CSB_METHODS_ARU2UC_CTL_0_PMUACK_RANGE         2:2
#define XUSB_CSB_METHODS_ARU2UC_CTL_0_PMUACK_WOFFSET       0
#define XUSB_CSB_METHODS_ARU2UC_CTL_0_PMUACK_DEFAULT       (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_METHODS_ARU2UC_CTL_0_PMUACK_DEFAULT_MASK  (_MK_MASK_CONST(0x1)
#define XUSB_CSB_METHODS_ARU2UC_CTL_0_PMUACK_SW_DEFAULT    (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_METHODS_ARU2UC_CTL_0_PMUACK_SW_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_CSB_METHODS_ARU2UC_CTL_0_PMUACK_FALSE         _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_METHODS_ARU2UC_CTL_0_PMUACK_TRUE          _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_METHODS_ARU2UC_CTL_0_RSVD0_SHIFT           _MK_SHIFT_CONST(3)
#define XUSB_CSB_METHODS_ARU2UC_CTL_0_RSVD0_FIELD          (_MK_SHIFT_CONST(0x1ffffff) << XUSB_CSB_METHODS_ARU2UC_CTL_0_RSVD0_SHIFT)
#define XUSB_CSB_METHODS_ARU2UC_CTL_0_RSVD0_RANGE          27:3
#define XUSB_CSB_METHODS_ARU2UC_CTL_0_RSVD0_WOFFSET        0
#define XUSB_CSB_METHODS_ARU2UC_CTL_0_RSVD0_00             _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_METHODS_ARU2UC_CTL_0_PMUREQ_IE_SHIFT       _MK_SHIFT_CONST(28)
#define XUSB_CSB_METHODS_ARU2UC_CTL_0_PMUREQ_IE_FIELD      (_MK_SHIFT_CONST(0x1) << XUSB_CSB_METHODS_ARU2UC_CTL_0_PMUREQ_IE_SHIFT)
#define XUSB_CSB_METHODS_ARU2UC_CTL_0_PMUREQ_IE_RANGE      28:28
#define XUSB_CSB_METHODS_ARU2UC_CTL_0_PMUREQ_IE_WOFFSET    0
#define XUSB_CSB_METHODS_ARU2UC_CTL_0_PMUREQ_IE_DEFAULT    (_MK_MASK_CONST(0x00000001)
#define XUSB_CSB_METHODS_ARU2UC_CTL_0_PMUREQ_IE_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_CSB_METHODS_ARU2UC_CTL_0_PMUREQ_IE_SW_DEFAULT (_MK_MASK_CONST(0x00000001)
#define XUSB_CSB_METHODS_ARU2UC_CTL_0_PMUREQ_IE_SW_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_CSB_METHODS_ARU2UC_CTL_0_PMUREQ_IE_EN         _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_METHODS_ARU2UC_CTL_0_PMUREQ_IE_DIS        _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_METHODS_ARU2UC_CTL_0_PMUACK_IE_SHIFT       _MK_SHIFT_CONST(29)
#define XUSB_CSB_METHODS_ARU2UC_CTL_0_PMUACK_IE_FIELD      (_MK_SHIFT_CONST(0x1) << XUSB_CSB_METHODS_ARU2UC_CTL_0_PMUACK_IE_SHIFT)
#define XUSB_CSB_METHODS_ARU2UC_CTL_0_PMUACK_IE_RANGE      29:29
#define XUSB_CSB_METHODS_ARU2UC_CTL_0_PMUACK_IE_WOFFSET    0
#define XUSB_CSB_METHODS_ARU2UC_CTL_0_PMUACK_IE_DEFAULT    (_MK_MASK_CONST(0x00000001)
#define XUSB_CSB_METHODS_ARU2UC_CTL_0_PMUACK_IE_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_CSB_METHODS_ARU2UC_CTL_0_PMUACK_IE_SW_DEFAULT (_MK_MASK_CONST(0x00000001)
#define XUSB_CSB_METHODS_ARU2UC_CTL_0_PMUACK_IE_SW_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_CSB_METHODS_ARU2UC_CTL_0_PMUACK_IE_EN         _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_METHODS_ARU2UC_CTL_0_PMUACK_IE_DIS        _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_METHODS_ARU2UC_CTL_0_IE_SHIFT              _MK_SHIFT_CONST(30)
#define XUSB_CSB_METHODS_ARU2UC_CTL_0_IE_FIELD             (_MK_SHIFT_CONST(0x1) << XUSB_CSB_METHODS_ARU2UC_CTL_0_IE_SHIFT)
#define XUSB_CSB_METHODS_ARU2UC_CTL_0_IE_RANGE             30:30
#define XUSB_CSB_METHODS_ARU2UC_CTL_0_IE_WOFFSET           0
#define XUSB_CSB_METHODS_ARU2UC_CTL_0_IE_DEFAULT           (_MK_MASK_CONST(0x00000001)
#define XUSB_CSB_METHODS_ARU2UC_CTL_0_IE_DEFAULT_MASK      (_MK_MASK_CONST(0x1)
#define XUSB_CSB_METHODS_ARU2UC_CTL_0_IE_SW_DEFAULT        (_MK_MASK_CONST(0x00000001)
#define XUSB_CSB_METHODS_ARU2UC_CTL_0_IE_SW_DEFAULT_MASK   (_MK_MASK_CONST(0x1)
#define XUSB_CSB_METHODS_ARU2UC_CTL_0_IE_EN                _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_METHODS_ARU2UC_CTL_0_IE_DIS               _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_METHODS_ARU2UC_CTL_0_POP_SHIFT             _MK_SHIFT_CONST(31)
#define XUSB_CSB_METHODS_ARU2UC_CTL_0_POP_FIELD            (_MK_SHIFT_CONST(0x1) << XUSB_CSB_METHODS_ARU2UC_CTL_0_POP_SHIFT)
#define XUSB_CSB_METHODS_ARU2UC_CTL_0_POP_RANGE            31:31
#define XUSB_CSB_METHODS_ARU2UC_CTL_0_POP_WOFFSET          0
#define XUSB_CSB_METHODS_ARU2UC_CTL_0_POP_DEFAULT          (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_METHODS_ARU2UC_CTL_0_POP_DEFAULT_MASK     (_MK_MASK_CONST(0x1)
#define XUSB_CSB_METHODS_ARU2UC_CTL_0_POP_SW_DEFAULT       (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_METHODS_ARU2UC_CTL_0_POP_SW_DEFAULT_MASK  (_MK_MASK_CONST(0x1)
#define XUSB_CSB_METHODS_ARU2UC_CTL_0_POP_NOT_PENDING      _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_METHODS_ARU2UC_CTL_0_POP_PENDING          _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_METHODS_ARU2UC_CTL_0_POP_SET              _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_METHODS_ARU2UC0_0                         _MK_ADDR_CONST(0x00100004)
#define XUSB_CSB_METHODS_ARU2UC0_0_SECURE                  0
#define XUSB_CSB_METHODS_ARU2UC0_0_WORD_COUNT              1
#define XUSB_CSB_METHODS_ARU2UC0_0_RESET_VAL               _MK_MASK_CONST(0x0)
#define XUSB_CSB_METHODS_ARU2UC0_0_RESET_MASK              _MK_MASK_CONST(0x0)
#define XUSB_CSB_METHODS_ARU2UC0_0_SW_DEFAULT_VAL          _MK_MASK_CONST(0x0)
#define XUSB_CSB_METHODS_ARU2UC0_0_SW_DEFAULT_MASK         _MK_MASK_CONST(0x0)
#define XUSB_CSB_METHODS_ARU2UC0_0_READ_MASK               _MK_MASK_CONST(0xffffffff)
#define XUSB_CSB_METHODS_ARU2UC0_0_WRITE_MASK              _MK_MASK_CONST(0x0)
#define XUSB_CSB_METHODS_ARU2UC0_0_ID_SHIFT                 _MK_SHIFT_CONST(0)
#define XUSB_CSB_METHODS_ARU2UC0_0_ID_FIELD                (_MK_SHIFT_CONST(0xff) << XUSB_CSB_METHODS_ARU2UC0_0_ID_SHIFT)
#define XUSB_CSB_METHODS_ARU2UC0_0_ID_RANGE                7:0
#define XUSB_CSB_METHODS_ARU2UC0_0_ID_WOFFSET              0
#define XUSB_CSB_METHODS_ARU2UC0_0_ID_NOOP                 _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_METHODS_ARU2UC0_0_ID_EVT_MFINDEX          _MK_ENUM_CONST(0x00000002)
#define XUSB_CSB_METHODS_ARU2UC0_0_ID_EVT_HSE              _MK_ENUM_CONST(0x00000004)
#define XUSB_CSB_METHODS_ARU2UC0_0_ID_EVT_PCICMD_WR        _MK_ENUM_CONST(0x00000007)
#define XUSB_CSB_METHODS_ARU2UC0_0_ID_EVT_BAR_WR           _MK_ENUM_CONST(0x00000008)
#define XUSB_CSB_METHODS_ARU2UC0_0_ID_PCICFG_READ          _MK_ENUM_CONST(0x00000080)
#define XUSB_CSB_METHODS_ARU2UC0_0_ID_BAR0_READ            _MK_ENUM_CONST(0x00000081)
#define XUSB_CSB_METHODS_ARU2UC0_0_ID_PCICFG_WRITE         _MK_ENUM_CONST(0x00000090)
#define XUSB_CSB_METHODS_ARU2UC0_0_ID_BAR0_WRITE           _MK_ENUM_CONST(0x00000091)
#define XUSB_CSB_METHODS_ARU2UC0_0_BE__SHIFT                _MK_SHIFT_CONST(8)
#define XUSB_CSB_METHODS_ARU2UC0_0_BE__FIELD               (_MK_SHIFT_CONST(0xf) << XUSB_CSB_METHODS_ARU2UC0_0_BE__SHIFT)
#define XUSB_CSB_METHODS_ARU2UC0_0_BE__RANGE               11:8
#define XUSB_CSB_METHODS_ARU2UC0_0_BE__WOFFSET             0
#define XUSB_CSB_METHODS_ARU2UC0_0_BE__INIT                _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_METHODS_ARU2UC0_0_PARAMS_SHIFT             _MK_SHIFT_CONST(12)
#define XUSB_CSB_METHODS_ARU2UC0_0_PARAMS_FIELD            (_MK_SHIFT_CONST(0xfffff) << XUSB_CSB_METHODS_ARU2UC0_0_PARAMS_SHIFT)
#define XUSB_CSB_METHODS_ARU2UC0_0_PARAMS_RANGE            31:12
#define XUSB_CSB_METHODS_ARU2UC0_0_PARAMS_WOFFSET          0
#define XUSB_CSB_METHODS_ARU2UC0_0_PARAMS_INIT             _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_METHODS_ARU2UC1_0                         _MK_ADDR_CONST(0x00100008)
#define XUSB_CSB_METHODS_ARU2UC1_0_SECURE                  0
#define XUSB_CSB_METHODS_ARU2UC1_0_WORD_COUNT              1
#define XUSB_CSB_METHODS_ARU2UC1_0_RESET_VAL               _MK_MASK_CONST(0x0)
#define XUSB_CSB_METHODS_ARU2UC1_0_RESET_MASK              _MK_MASK_CONST(0x0)
#define XUSB_CSB_METHODS_ARU2UC1_0_SW_DEFAULT_VAL          _MK_MASK_CONST(0x0)
#define XUSB_CSB_METHODS_ARU2UC1_0_SW_DEFAULT_MASK         _MK_MASK_CONST(0x0)
#define XUSB_CSB_METHODS_ARU2UC1_0_READ_MASK               _MK_MASK_CONST(0xffffffff)
#define XUSB_CSB_METHODS_ARU2UC1_0_WRITE_MASK              _MK_MASK_CONST(0x0)
#define XUSB_CSB_METHODS_ARU2UC1_0_ADDR_SHIFT               _MK_SHIFT_CONST(0)
#define XUSB_CSB_METHODS_ARU2UC1_0_ADDR_FIELD              (_MK_SHIFT_CONST(0xffffffff) << XUSB_CSB_METHODS_ARU2UC1_0_ADDR_SHIFT)
#define XUSB_CSB_METHODS_ARU2UC1_0_ADDR_RANGE              31:0
#define XUSB_CSB_METHODS_ARU2UC1_0_ADDR_WOFFSET            0
#define XUSB_CSB_METHODS_ARU2UC1_0_ADDR_INIT               _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_METHODS_ARU2UC2_0                         _MK_ADDR_CONST(0x0010000C)
#define XUSB_CSB_METHODS_ARU2UC2_0_SECURE                  0
#define XUSB_CSB_METHODS_ARU2UC2_0_WORD_COUNT              1
#define XUSB_CSB_METHODS_ARU2UC2_0_RESET_VAL               _MK_MASK_CONST(0x0)
#define XUSB_CSB_METHODS_ARU2UC2_0_RESET_MASK              _MK_MASK_CONST(0x0)
#define XUSB_CSB_METHODS_ARU2UC2_0_SW_DEFAULT_VAL          _MK_MASK_CONST(0x0)
#define XUSB_CSB_METHODS_ARU2UC2_0_SW_DEFAULT_MASK         _MK_MASK_CONST(0x0)
#define XUSB_CSB_METHODS_ARU2UC2_0_READ_MASK               _MK_MASK_CONST(0xffffffff)
#define XUSB_CSB_METHODS_ARU2UC2_0_WRITE_MASK              _MK_MASK_CONST(0x0)
#define XUSB_CSB_METHODS_ARU2UC2_0_DATA_SHIFT               _MK_SHIFT_CONST(0)
#define XUSB_CSB_METHODS_ARU2UC2_0_DATA_FIELD              (_MK_SHIFT_CONST(0xffffffff) << XUSB_CSB_METHODS_ARU2UC2_0_DATA_SHIFT)
#define XUSB_CSB_METHODS_ARU2UC2_0_DATA_RANGE              31:0
#define XUSB_CSB_METHODS_ARU2UC2_0_DATA_WOFFSET            0
#define XUSB_CSB_METHODS_ARU2UC2_0_DATA_INIT               _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_METHODS_UC2ARU0_0                         _MK_ADDR_CONST(0x00100020)
#define XUSB_CSB_METHODS_UC2ARU0_0_SECURE                  0
#define XUSB_CSB_METHODS_UC2ARU0_0_WORD_COUNT              1
#define XUSB_CSB_METHODS_UC2ARU0_0_RESET_VAL               _MK_MASK_CONST(0x0)
#define XUSB_CSB_METHODS_UC2ARU0_0_RESET_MASK              _MK_MASK_CONST(0xffffffff)
#define XUSB_CSB_METHODS_UC2ARU0_0_SW_DEFAULT_VAL          _MK_MASK_CONST(0x0)
#define XUSB_CSB_METHODS_UC2ARU0_0_SW_DEFAULT_MASK         _MK_MASK_CONST(0xffffffff)
#define XUSB_CSB_METHODS_UC2ARU0_0_READ_MASK               _MK_MASK_CONST(0xffffffff)
#define XUSB_CSB_METHODS_UC2ARU0_0_WRITE_MASK              _MK_MASK_CONST(0xffffffff)
#define XUSB_CSB_METHODS_UC2ARU0_0_ID_SHIFT                 _MK_SHIFT_CONST(0)
#define XUSB_CSB_METHODS_UC2ARU0_0_ID_FIELD                (_MK_SHIFT_CONST(0xff) << XUSB_CSB_METHODS_UC2ARU0_0_ID_SHIFT)
#define XUSB_CSB_METHODS_UC2ARU0_0_ID_RANGE                7:0
#define XUSB_CSB_METHODS_UC2ARU0_0_ID_WOFFSET              0
#define XUSB_CSB_METHODS_UC2ARU0_0_ID_DEFAULT              (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_METHODS_UC2ARU0_0_ID_DEFAULT_MASK         (_MK_MASK_CONST(0xff)
#define XUSB_CSB_METHODS_UC2ARU0_0_ID_SW_DEFAULT           (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_METHODS_UC2ARU0_0_ID_SW_DEFAULT_MASK      (_MK_MASK_CONST(0xff)
#define XUSB_CSB_METHODS_UC2ARU0_0_ID_NOOP                 _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_METHODS_UC2ARU0_0_ID_MFINDEX_ALARM        _MK_ENUM_CONST(0x00000002)
#define XUSB_CSB_METHODS_UC2ARU0_0_ID_RD_COMP              _MK_ENUM_CONST(0x00000080)
#define XUSB_CSB_METHODS_UC2ARU0_0_ID_WR_COMP              _MK_ENUM_CONST(0x00000081)
#define XUSB_CSB_METHODS_UC2ARU0_0_PARAMS_SHIFT             _MK_SHIFT_CONST(8)
#define XUSB_CSB_METHODS_UC2ARU0_0_PARAMS_FIELD            (_MK_SHIFT_CONST(0xffffff) << XUSB_CSB_METHODS_UC2ARU0_0_PARAMS_SHIFT)
#define XUSB_CSB_METHODS_UC2ARU0_0_PARAMS_RANGE            31:8
#define XUSB_CSB_METHODS_UC2ARU0_0_PARAMS_WOFFSET          0
#define XUSB_CSB_METHODS_UC2ARU0_0_PARAMS_DEFAULT          (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_METHODS_UC2ARU0_0_PARAMS_DEFAULT_MASK     (_MK_MASK_CONST(0xffffff)
#define XUSB_CSB_METHODS_UC2ARU0_0_PARAMS_SW_DEFAULT       (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_METHODS_UC2ARU0_0_PARAMS_SW_DEFAULT_MASK  (_MK_MASK_CONST(0xffffff)
#define XUSB_CSB_METHODS_UC2ARU0_0_PARAMS_INIT             _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_METHODS_UC2ARU1_0                         _MK_ADDR_CONST(0x00100024)
#define XUSB_CSB_METHODS_UC2ARU1_0_SECURE                  0
#define XUSB_CSB_METHODS_UC2ARU1_0_WORD_COUNT              1
#define XUSB_CSB_METHODS_UC2ARU1_0_RESET_VAL               _MK_MASK_CONST(0x0)
#define XUSB_CSB_METHODS_UC2ARU1_0_RESET_MASK              _MK_MASK_CONST(0xffffffff)
#define XUSB_CSB_METHODS_UC2ARU1_0_SW_DEFAULT_VAL          _MK_MASK_CONST(0x0)
#define XUSB_CSB_METHODS_UC2ARU1_0_SW_DEFAULT_MASK         _MK_MASK_CONST(0xffffffff)
#define XUSB_CSB_METHODS_UC2ARU1_0_READ_MASK               _MK_MASK_CONST(0xffffffff)
#define XUSB_CSB_METHODS_UC2ARU1_0_WRITE_MASK              _MK_MASK_CONST(0xffffffff)
#define XUSB_CSB_METHODS_UC2ARU1_0_DATA_SHIFT               _MK_SHIFT_CONST(0)
#define XUSB_CSB_METHODS_UC2ARU1_0_DATA_FIELD              (_MK_SHIFT_CONST(0xffffffff) << XUSB_CSB_METHODS_UC2ARU1_0_DATA_SHIFT)
#define XUSB_CSB_METHODS_UC2ARU1_0_DATA_RANGE              31:0
#define XUSB_CSB_METHODS_UC2ARU1_0_DATA_WOFFSET            0
#define XUSB_CSB_METHODS_UC2ARU1_0_DATA_DEFAULT            (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_METHODS_UC2ARU1_0_DATA_DEFAULT_MASK       (_MK_MASK_CONST(0xffffffff)
#define XUSB_CSB_METHODS_UC2ARU1_0_DATA_SW_DEFAULT         (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_METHODS_UC2ARU1_0_DATA_SW_DEFAULT_MASK    (_MK_MASK_CONST(0xffffffff)
#define XUSB_CSB_METHODS_UC2ARU1_0_DATA_INIT               _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_ARU_CTRL_0                                _MK_ADDR_CONST(0x00100030)
#define XUSB_CSB_ARU_CTRL_0_SECURE                         0
#define XUSB_CSB_ARU_CTRL_0_WORD_COUNT                     1
#define XUSB_CSB_ARU_CTRL_0_RESET_VAL                      _MK_MASK_CONST(0x0)
#define XUSB_CSB_ARU_CTRL_0_RESET_MASK                     _MK_MASK_CONST(0x33f)
#define XUSB_CSB_ARU_CTRL_0_SW_DEFAULT_VAL                 _MK_MASK_CONST(0x0)
#define XUSB_CSB_ARU_CTRL_0_SW_DEFAULT_MASK                _MK_MASK_CONST(0x33f)
#define XUSB_CSB_ARU_CTRL_0_READ_MASK                      _MK_MASK_CONST(0x33f)
#define XUSB_CSB_ARU_CTRL_0_WRITE_MASK                     _MK_MASK_CONST(0x33f)
#define XUSB_CSB_ARU_CTRL_0_LOCK_CSB_SHIFT                  _MK_SHIFT_CONST(0)
#define XUSB_CSB_ARU_CTRL_0_LOCK_CSB_FIELD                 (_MK_SHIFT_CONST(0x1) << XUSB_CSB_ARU_CTRL_0_LOCK_CSB_SHIFT)
#define XUSB_CSB_ARU_CTRL_0_LOCK_CSB_RANGE                 0:0
#define XUSB_CSB_ARU_CTRL_0_LOCK_CSB_WOFFSET               0
#define XUSB_CSB_ARU_CTRL_0_LOCK_CSB_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_ARU_CTRL_0_LOCK_CSB_DEFAULT_MASK          (_MK_MASK_CONST(0x1)
#define XUSB_CSB_ARU_CTRL_0_LOCK_CSB_SW_DEFAULT            (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_ARU_CTRL_0_LOCK_CSB_SW_DEFAULT_MASK       (_MK_MASK_CONST(0x1)
#define XUSB_CSB_ARU_CTRL_0_LOCK_CSB_FALSE                 _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_ARU_CTRL_0_LOCK_CSB_TRUE                  _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_ARU_CTRL_0_METHODS_RDY_SHIFT               _MK_SHIFT_CONST(1)
#define XUSB_CSB_ARU_CTRL_0_METHODS_RDY_FIELD              (_MK_SHIFT_CONST(0x1) << XUSB_CSB_ARU_CTRL_0_METHODS_RDY_SHIFT)
#define XUSB_CSB_ARU_CTRL_0_METHODS_RDY_RANGE              1:1
#define XUSB_CSB_ARU_CTRL_0_METHODS_RDY_WOFFSET            0
#define XUSB_CSB_ARU_CTRL_0_METHODS_RDY_DEFAULT            (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_ARU_CTRL_0_METHODS_RDY_DEFAULT_MASK       (_MK_MASK_CONST(0x1)
#define XUSB_CSB_ARU_CTRL_0_METHODS_RDY_SW_DEFAULT         (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_ARU_CTRL_0_METHODS_RDY_SW_DEFAULT_MASK    (_MK_MASK_CONST(0x1)
#define XUSB_CSB_ARU_CTRL_0_METHODS_RDY_FALSE              _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_ARU_CTRL_0_METHODS_RDY_TRUE               _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_ARU_CTRL_0_MFCOUNT_SHIFT                   _MK_SHIFT_CONST(2)
#define XUSB_CSB_ARU_CTRL_0_MFCOUNT_FIELD                  (_MK_SHIFT_CONST(0x1) << XUSB_CSB_ARU_CTRL_0_MFCOUNT_SHIFT)
#define XUSB_CSB_ARU_CTRL_0_MFCOUNT_RANGE                  2:2
#define XUSB_CSB_ARU_CTRL_0_MFCOUNT_WOFFSET                0
#define XUSB_CSB_ARU_CTRL_0_MFCOUNT_DEFAULT                (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_ARU_CTRL_0_MFCOUNT_DEFAULT_MASK           (_MK_MASK_CONST(0x1)
#define XUSB_CSB_ARU_CTRL_0_MFCOUNT_SW_DEFAULT             (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_ARU_CTRL_0_MFCOUNT_SW_DEFAULT_MASK        (_MK_MASK_CONST(0x1)
#define XUSB_CSB_ARU_CTRL_0_MFCOUNT_STOP                   _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_ARU_CTRL_0_MFCOUNT_RUN                    _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_ARU_CTRL_0_MFEVENT_REPEAT_SHIFT            _MK_SHIFT_CONST(3)
#define XUSB_CSB_ARU_CTRL_0_MFEVENT_REPEAT_FIELD           (_MK_SHIFT_CONST(0x1) << XUSB_CSB_ARU_CTRL_0_MFEVENT_REPEAT_SHIFT)
#define XUSB_CSB_ARU_CTRL_0_MFEVENT_REPEAT_RANGE           3:3
#define XUSB_CSB_ARU_CTRL_0_MFEVENT_REPEAT_WOFFSET         0
#define XUSB_CSB_ARU_CTRL_0_MFEVENT_REPEAT_DEFAULT         (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_ARU_CTRL_0_MFEVENT_REPEAT_DEFAULT_MASK    (_MK_MASK_CONST(0x1)
#define XUSB_CSB_ARU_CTRL_0_MFEVENT_REPEAT_SW_DEFAULT      (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_ARU_CTRL_0_MFEVENT_REPEAT_SW_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_CSB_ARU_CTRL_0_MFEVENT_REPEAT_FALSE           _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_ARU_CTRL_0_MFEVENT_REPEAT_TRUE            _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_ARU_CTRL_0_MFEVENT_ENABLE_SHIFT            _MK_SHIFT_CONST(4)
#define XUSB_CSB_ARU_CTRL_0_MFEVENT_ENABLE_FIELD           (_MK_SHIFT_CONST(0x1) << XUSB_CSB_ARU_CTRL_0_MFEVENT_ENABLE_SHIFT)
#define XUSB_CSB_ARU_CTRL_0_MFEVENT_ENABLE_RANGE           4:4
#define XUSB_CSB_ARU_CTRL_0_MFEVENT_ENABLE_WOFFSET         0
#define XUSB_CSB_ARU_CTRL_0_MFEVENT_ENABLE_DEFAULT         (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_ARU_CTRL_0_MFEVENT_ENABLE_DEFAULT_MASK    (_MK_MASK_CONST(0x1)
#define XUSB_CSB_ARU_CTRL_0_MFEVENT_ENABLE_SW_DEFAULT      (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_ARU_CTRL_0_MFEVENT_ENABLE_SW_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_CSB_ARU_CTRL_0_MFEVENT_ENABLE_FALSE           _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_ARU_CTRL_0_MFEVENT_ENABLE_TRUE            _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_ARU_CTRL_0_MFWRAP_ENABLE_SHIFT             _MK_SHIFT_CONST(5)
#define XUSB_CSB_ARU_CTRL_0_MFWRAP_ENABLE_FIELD            (_MK_SHIFT_CONST(0x1) << XUSB_CSB_ARU_CTRL_0_MFWRAP_ENABLE_SHIFT)
#define XUSB_CSB_ARU_CTRL_0_MFWRAP_ENABLE_RANGE            5:5
#define XUSB_CSB_ARU_CTRL_0_MFWRAP_ENABLE_WOFFSET          0
#define XUSB_CSB_ARU_CTRL_0_MFWRAP_ENABLE_DEFAULT          (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_ARU_CTRL_0_MFWRAP_ENABLE_DEFAULT_MASK     (_MK_MASK_CONST(0x1)
#define XUSB_CSB_ARU_CTRL_0_MFWRAP_ENABLE_SW_DEFAULT       (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_ARU_CTRL_0_MFWRAP_ENABLE_SW_DEFAULT_MASK  (_MK_MASK_CONST(0x1)
#define XUSB_CSB_ARU_CTRL_0_MFWRAP_ENABLE_FALSE            _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_ARU_CTRL_0_MFWRAP_ENABLE_TRUE             _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_ARU_CTRL_0_FW_HANG_SHIFT                   _MK_SHIFT_CONST(8)
#define XUSB_CSB_ARU_CTRL_0_FW_HANG_FIELD                  (_MK_SHIFT_CONST(0x1) << XUSB_CSB_ARU_CTRL_0_FW_HANG_SHIFT)
#define XUSB_CSB_ARU_CTRL_0_FW_HANG_RANGE                  8:8
#define XUSB_CSB_ARU_CTRL_0_FW_HANG_WOFFSET                0
#define XUSB_CSB_ARU_CTRL_0_FW_HANG_DEFAULT                (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_ARU_CTRL_0_FW_HANG_DEFAULT_MASK           (_MK_MASK_CONST(0x1)
#define XUSB_CSB_ARU_CTRL_0_FW_HANG_SW_DEFAULT             (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_ARU_CTRL_0_FW_HANG_SW_DEFAULT_MASK        (_MK_MASK_CONST(0x1)
#define XUSB_CSB_ARU_CTRL_0_FW_HANG_FALSE                  _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_ARU_CTRL_0_FW_HANG_TRUE                   _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_ARU_CTRL_0_FW_HANG_CLEAR                  _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_ARU_CTRL_0_FAULT_CLEARS_METHODRDY_SHIFT    _MK_SHIFT_CONST(9)
#define XUSB_CSB_ARU_CTRL_0_FAULT_CLEARS_METHODRDY_FIELD   (_MK_SHIFT_CONST(0x1) << XUSB_CSB_ARU_CTRL_0_FAULT_CLEARS_METHODRDY_SHIFT)
#define XUSB_CSB_ARU_CTRL_0_FAULT_CLEARS_METHODRDY_RANGE   9:9
#define XUSB_CSB_ARU_CTRL_0_FAULT_CLEARS_METHODRDY_WOFFSET 0
#define XUSB_CSB_ARU_CTRL_0_FAULT_CLEARS_METHODRDY_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_ARU_CTRL_0_FAULT_CLEARS_METHODRDY_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_CSB_ARU_CTRL_0_FAULT_CLEARS_METHODRDY_SW_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_ARU_CTRL_0_FAULT_CLEARS_METHODRDY_SW_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_CSB_ARU_CTRL_0_FAULT_CLEARS_METHODRDY_FALSE   _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_ARU_CTRL_0_FAULT_CLEARS_METHODRDY_TRUE    _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_ARU_MFINT_0                               _MK_ADDR_CONST(0x00100034)
#define XUSB_CSB_ARU_MFINT_0_SECURE                        0
#define XUSB_CSB_ARU_MFINT_0_WORD_COUNT                    1
#define XUSB_CSB_ARU_MFINT_0_RESET_VAL                     _MK_MASK_CONST(0xea60000)
#define XUSB_CSB_ARU_MFINT_0_RESET_MASK                    _MK_MASK_CONST(0xffffffff)
#define XUSB_CSB_ARU_MFINT_0_SW_DEFAULT_VAL                _MK_MASK_CONST(0xea60000)
#define XUSB_CSB_ARU_MFINT_0_SW_DEFAULT_MASK               _MK_MASK_CONST(0xffffffff)
#define XUSB_CSB_ARU_MFINT_0_READ_MASK                     _MK_MASK_CONST(0xffffffff)
#define XUSB_CSB_ARU_MFINT_0_WRITE_MASK                    _MK_MASK_CONST(0xffffffff)
#define XUSB_CSB_ARU_MFINT_0_INTERVAL_SHIFT                 _MK_SHIFT_CONST(0)
#define XUSB_CSB_ARU_MFINT_0_INTERVAL_FIELD                (_MK_SHIFT_CONST(0xffffffff) << XUSB_CSB_ARU_MFINT_0_INTERVAL_SHIFT)
#define XUSB_CSB_ARU_MFINT_0_INTERVAL_RANGE                31:0
#define XUSB_CSB_ARU_MFINT_0_INTERVAL_WOFFSET              0
#define XUSB_CSB_ARU_MFINT_0_INTERVAL_DEFAULT              (_MK_MASK_CONST(0x0EA60000)
#define XUSB_CSB_ARU_MFINT_0_INTERVAL_DEFAULT_MASK         (_MK_MASK_CONST(0xffffffff)
#define XUSB_CSB_ARU_MFINT_0_INTERVAL_SW_DEFAULT           (_MK_MASK_CONST(0x0EA60000)
#define XUSB_CSB_ARU_MFINT_0_INTERVAL_SW_DEFAULT_MASK      (_MK_MASK_CONST(0xffffffff)
#define XUSB_CSB_ARU_MFINT_0_INTERVAL_INIT                 _MK_ENUM_CONST(0x0EA60000)
#define XUSB_CSB_ARU_ITP_BIA_0                             _MK_ADDR_CONST(0x00100038)
#define XUSB_CSB_ARU_ITP_BIA_0_SECURE                      0
#define XUSB_CSB_ARU_ITP_BIA_0_WORD_COUNT                  1
#define XUSB_CSB_ARU_ITP_BIA_0_RESET_VAL                   _MK_MASK_CONST(0x7f0000)
#define XUSB_CSB_ARU_ITP_BIA_0_RESET_MASK                  _MK_MASK_CONST(0x7f0f7f)
#define XUSB_CSB_ARU_ITP_BIA_0_SW_DEFAULT_VAL              _MK_MASK_CONST(0x7f0000)
#define XUSB_CSB_ARU_ITP_BIA_0_SW_DEFAULT_MASK             _MK_MASK_CONST(0x7f0f7f)
#define XUSB_CSB_ARU_ITP_BIA_0_READ_MASK                   _MK_MASK_CONST(0x7f0f7f)
#define XUSB_CSB_ARU_ITP_BIA_0_WRITE_MASK                  _MK_MASK_CONST(0x7f0f7f)
#define XUSB_CSB_ARU_ITP_BIA_0_ADDR_SHIFT                   _MK_SHIFT_CONST(0)
#define XUSB_CSB_ARU_ITP_BIA_0_ADDR_FIELD                  (_MK_SHIFT_CONST(0x7f) << XUSB_CSB_ARU_ITP_BIA_0_ADDR_SHIFT)
#define XUSB_CSB_ARU_ITP_BIA_0_ADDR_RANGE                  6:0
#define XUSB_CSB_ARU_ITP_BIA_0_ADDR_WOFFSET                0
#define XUSB_CSB_ARU_ITP_BIA_0_ADDR_DEFAULT                (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_ARU_ITP_BIA_0_ADDR_DEFAULT_MASK           (_MK_MASK_CONST(0x7f)
#define XUSB_CSB_ARU_ITP_BIA_0_ADDR_SW_DEFAULT             (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_ARU_ITP_BIA_0_ADDR_SW_DEFAULT_MASK        (_MK_MASK_CONST(0x7f)
#define XUSB_CSB_ARU_ITP_BIA_0_ADDR_INIT                   _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_ARU_ITP_BIA_0_PI_SHIFT                     _MK_SHIFT_CONST(8)
#define XUSB_CSB_ARU_ITP_BIA_0_PI_FIELD                    (_MK_SHIFT_CONST(0xf) << XUSB_CSB_ARU_ITP_BIA_0_PI_SHIFT)
#define XUSB_CSB_ARU_ITP_BIA_0_PI_RANGE                    11:8
#define XUSB_CSB_ARU_ITP_BIA_0_PI_WOFFSET                  0
#define XUSB_CSB_ARU_ITP_BIA_0_PI_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_ARU_ITP_BIA_0_PI_DEFAULT_MASK             (_MK_MASK_CONST(0xf)
#define XUSB_CSB_ARU_ITP_BIA_0_PI_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_ARU_ITP_BIA_0_PI_SW_DEFAULT_MASK          (_MK_MASK_CONST(0xf)
#define XUSB_CSB_ARU_ITP_BIA_0_PI_INIT                     _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_ARU_ITP_BIA_0_ADDR_NO_SHIFT                _MK_SHIFT_CONST(16)
#define XUSB_CSB_ARU_ITP_BIA_0_ADDR_NO_FIELD               (_MK_SHIFT_CONST(0x7f) << XUSB_CSB_ARU_ITP_BIA_0_ADDR_NO_SHIFT)
#define XUSB_CSB_ARU_ITP_BIA_0_ADDR_NO_RANGE               22:16
#define XUSB_CSB_ARU_ITP_BIA_0_ADDR_NO_WOFFSET             0
#define XUSB_CSB_ARU_ITP_BIA_0_ADDR_NO_DEFAULT             (_MK_MASK_CONST(0x0000007F)
#define XUSB_CSB_ARU_ITP_BIA_0_ADDR_NO_DEFAULT_MASK        (_MK_MASK_CONST(0x7f)
#define XUSB_CSB_ARU_ITP_BIA_0_ADDR_NO_SW_DEFAULT          (_MK_MASK_CONST(0x0000007F)
#define XUSB_CSB_ARU_ITP_BIA_0_ADDR_NO_SW_DEFAULT_MASK     (_MK_MASK_CONST(0x7f)
#define XUSB_CSB_ARU_ITP_BIA_0_ADDR_NO_INIT                _MK_ENUM_CONST(0x0000007F)
#define XUSB_CSB_ARU_CORE_CLK_MFINT_0                      _MK_ADDR_CONST(0x0010003C)
#define XUSB_CSB_ARU_CORE_CLK_MFINT_0_SECURE               0
#define XUSB_CSB_ARU_CORE_CLK_MFINT_0_WORD_COUNT           1
#define XUSB_CSB_ARU_CORE_CLK_MFINT_0_RESET_VAL            _MK_MASK_CONST(0x1d4c)
#define XUSB_CSB_ARU_CORE_CLK_MFINT_0_RESET_MASK           _MK_MASK_CONST(0xffffffff)
#define XUSB_CSB_ARU_CORE_CLK_MFINT_0_SW_DEFAULT_VAL       _MK_MASK_CONST(0x1d4c)
#define XUSB_CSB_ARU_CORE_CLK_MFINT_0_SW_DEFAULT_MASK      _MK_MASK_CONST(0xffffffff)
#define XUSB_CSB_ARU_CORE_CLK_MFINT_0_READ_MASK            _MK_MASK_CONST(0xffffffff)
#define XUSB_CSB_ARU_CORE_CLK_MFINT_0_WRITE_MASK           _MK_MASK_CONST(0xffffffff)
#define XUSB_CSB_ARU_CORE_CLK_MFINT_0_INTERVAL_SHIFT        _MK_SHIFT_CONST(0)
#define XUSB_CSB_ARU_CORE_CLK_MFINT_0_INTERVAL_FIELD       (_MK_SHIFT_CONST(0xffffffff) << XUSB_CSB_ARU_CORE_CLK_MFINT_0_INTERVAL_SHIFT)
#define XUSB_CSB_ARU_CORE_CLK_MFINT_0_INTERVAL_RANGE       31:0
#define XUSB_CSB_ARU_CORE_CLK_MFINT_0_INTERVAL_WOFFSET     0
#define XUSB_CSB_ARU_CORE_CLK_MFINT_0_INTERVAL_DEFAULT     (_MK_MASK_CONST(0x00001D4C)
#define XUSB_CSB_ARU_CORE_CLK_MFINT_0_INTERVAL_DEFAULT_MASK (_MK_MASK_CONST(0xffffffff)
#define XUSB_CSB_ARU_CORE_CLK_MFINT_0_INTERVAL_SW_DEFAULT  (_MK_MASK_CONST(0x00001D4C)
#define XUSB_CSB_ARU_CORE_CLK_MFINT_0_INTERVAL_SW_DEFAULT_MASK (_MK_MASK_CONST(0xffffffff)
#define XUSB_CSB_ARU_CORE_CLK_MFINT_0_INTERVAL_INIT        _MK_ENUM_CONST(0x00001D4C)
#define XUSB_CSB_ARU_INTR_CTRL_0                           _MK_ADDR_CONST(0x00100040)
#define XUSB_CSB_ARU_INTR_CTRL_0_SECURE                    0
#define XUSB_CSB_ARU_INTR_CTRL_0_WORD_COUNT                1
#define XUSB_CSB_ARU_INTR_CTRL_0_RESET_VAL                 _MK_MASK_CONST(0x0)
#define XUSB_CSB_ARU_INTR_CTRL_0_RESET_MASK                _MK_MASK_CONST(0x1)
#define XUSB_CSB_ARU_INTR_CTRL_0_SW_DEFAULT_VAL            _MK_MASK_CONST(0x0)
#define XUSB_CSB_ARU_INTR_CTRL_0_SW_DEFAULT_MASK           _MK_MASK_CONST(0x1)
#define XUSB_CSB_ARU_INTR_CTRL_0_READ_MASK                 _MK_MASK_CONST(0x1)
#define XUSB_CSB_ARU_INTR_CTRL_0_WRITE_MASK                _MK_MASK_CONST(0x1)
#define XUSB_CSB_ARU_INTR_CTRL_0_SMIEN_SHIFT                _MK_SHIFT_CONST(0)
#define XUSB_CSB_ARU_INTR_CTRL_0_SMIEN_FIELD               (_MK_SHIFT_CONST(0x1) << XUSB_CSB_ARU_INTR_CTRL_0_SMIEN_SHIFT)
#define XUSB_CSB_ARU_INTR_CTRL_0_SMIEN_RANGE               0:0
#define XUSB_CSB_ARU_INTR_CTRL_0_SMIEN_WOFFSET             0
#define XUSB_CSB_ARU_INTR_CTRL_0_SMIEN_DEFAULT             (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_ARU_INTR_CTRL_0_SMIEN_DEFAULT_MASK        (_MK_MASK_CONST(0x1)
#define XUSB_CSB_ARU_INTR_CTRL_0_SMIEN_SW_DEFAULT          (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_ARU_INTR_CTRL_0_SMIEN_SW_DEFAULT_MASK     (_MK_MASK_CONST(0x1)
#define XUSB_CSB_ARU_INTR_CTRL_0_SMIEN_FALSE               _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_ARU_INTR_CTRL_0_SMIEN_TRUE                _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_ARU_HOST_INTR_0                           _MK_ADDR_CONST(0x00100044)
#define XUSB_CSB_ARU_HOST_INTR_0_SECURE                    0
#define XUSB_CSB_ARU_HOST_INTR_0_WORD_COUNT                1
#define XUSB_CSB_ARU_HOST_INTR_0_RESET_VAL                 _MK_MASK_CONST(0x0)
#define XUSB_CSB_ARU_HOST_INTR_0_RESET_MASK                _MK_MASK_CONST(0x101)
#define XUSB_CSB_ARU_HOST_INTR_0_SW_DEFAULT_VAL            _MK_MASK_CONST(0x0)
#define XUSB_CSB_ARU_HOST_INTR_0_SW_DEFAULT_MASK           _MK_MASK_CONST(0x101)
#define XUSB_CSB_ARU_HOST_INTR_0_READ_MASK                 _MK_MASK_CONST(0x101)
#define XUSB_CSB_ARU_HOST_INTR_0_WRITE_MASK                _MK_MASK_CONST(0x101)
#define XUSB_CSB_ARU_HOST_INTR_0_0_SHIFT                    _MK_SHIFT_CONST(0)
#define XUSB_CSB_ARU_HOST_INTR_0_0_FIELD                   (_MK_SHIFT_CONST(0x1) << XUSB_CSB_ARU_HOST_INTR_0_0_SHIFT)
#define XUSB_CSB_ARU_HOST_INTR_0_0_RANGE                   0:0
#define XUSB_CSB_ARU_HOST_INTR_0_0_WOFFSET                 0
#define XUSB_CSB_ARU_HOST_INTR_0_0_DEFAULT                 (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_ARU_HOST_INTR_0_0_DEFAULT_MASK            (_MK_MASK_CONST(0x1)
#define XUSB_CSB_ARU_HOST_INTR_0_0_SW_DEFAULT              (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_ARU_HOST_INTR_0_0_SW_DEFAULT_MASK         (_MK_MASK_CONST(0x1)
#define XUSB_CSB_ARU_HOST_INTR_0_0_NOT_PENDING             _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_ARU_HOST_INTR_0_0_PENDING                 _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_ARU_HOST_INTR_0_0_SET                     _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_ARU_HOST_INTR_0_KILL_0_SHIFT               _MK_SHIFT_CONST(8)
#define XUSB_CSB_ARU_HOST_INTR_0_KILL_0_FIELD              (_MK_SHIFT_CONST(0x1) << XUSB_CSB_ARU_HOST_INTR_0_KILL_0_SHIFT)
#define XUSB_CSB_ARU_HOST_INTR_0_KILL_0_RANGE              8:8
#define XUSB_CSB_ARU_HOST_INTR_0_KILL_0_WOFFSET            0
#define XUSB_CSB_ARU_HOST_INTR_0_KILL_0_DEFAULT            (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_ARU_HOST_INTR_0_KILL_0_DEFAULT_MASK       (_MK_MASK_CONST(0x1)
#define XUSB_CSB_ARU_HOST_INTR_0_KILL_0_SW_DEFAULT         (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_ARU_HOST_INTR_0_KILL_0_SW_DEFAULT_MASK    (_MK_MASK_CONST(0x1)
#define XUSB_CSB_ARU_HOST_INTR_0_KILL_0_NOT_PENDING        _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_ARU_HOST_INTR_0_KILL_0_PENDING            _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_ARU_HOST_INTR_0_KILL_0_SET                _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_ARU_PMU_0                                 _MK_ADDR_CONST(0x00100048)
#define XUSB_CSB_ARU_PMU_0_SECURE                          0
#define XUSB_CSB_ARU_PMU_0_WORD_COUNT                      1
#define XUSB_CSB_ARU_PMU_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define XUSB_CSB_ARU_PMU_0_RESET_MASK                      _MK_MASK_CONST(0x10101)
#define XUSB_CSB_ARU_PMU_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define XUSB_CSB_ARU_PMU_0_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x10101)
#define XUSB_CSB_ARU_PMU_0_READ_MASK                       _MK_MASK_CONST(0x10101)
#define XUSB_CSB_ARU_PMU_0_WRITE_MASK                      _MK_MASK_CONST(0x10101)
#define XUSB_CSB_ARU_PMU_0_PERIODIC_SHIFT                   _MK_SHIFT_CONST(0)
#define XUSB_CSB_ARU_PMU_0_PERIODIC_FIELD                  (_MK_SHIFT_CONST(0x1) << XUSB_CSB_ARU_PMU_0_PERIODIC_SHIFT)
#define XUSB_CSB_ARU_PMU_0_PERIODIC_RANGE                  0:0
#define XUSB_CSB_ARU_PMU_0_PERIODIC_WOFFSET                0
#define XUSB_CSB_ARU_PMU_0_PERIODIC_DEFAULT                (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_ARU_PMU_0_PERIODIC_DEFAULT_MASK           (_MK_MASK_CONST(0x1)
#define XUSB_CSB_ARU_PMU_0_PERIODIC_SW_DEFAULT             (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_ARU_PMU_0_PERIODIC_SW_DEFAULT_MASK        (_MK_MASK_CONST(0x1)
#define XUSB_CSB_ARU_PMU_0_PERIODIC_INIT                   _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_ARU_PMU_0_ASYNC_SHIFT                      _MK_SHIFT_CONST(8)
#define XUSB_CSB_ARU_PMU_0_ASYNC_FIELD                     (_MK_SHIFT_CONST(0x1) << XUSB_CSB_ARU_PMU_0_ASYNC_SHIFT)
#define XUSB_CSB_ARU_PMU_0_ASYNC_RANGE                     8:8
#define XUSB_CSB_ARU_PMU_0_ASYNC_WOFFSET                   0
#define XUSB_CSB_ARU_PMU_0_ASYNC_DEFAULT                   (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_ARU_PMU_0_ASYNC_DEFAULT_MASK              (_MK_MASK_CONST(0x1)
#define XUSB_CSB_ARU_PMU_0_ASYNC_SW_DEFAULT                (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_ARU_PMU_0_ASYNC_SW_DEFAULT_MASK           (_MK_MASK_CONST(0x1)
#define XUSB_CSB_ARU_PMU_0_ASYNC_INIT                      _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_ARU_PMU_0_FRAME_OVERRUN_SHIFT              _MK_SHIFT_CONST(16)
#define XUSB_CSB_ARU_PMU_0_FRAME_OVERRUN_FIELD             (_MK_SHIFT_CONST(0x1) << XUSB_CSB_ARU_PMU_0_FRAME_OVERRUN_SHIFT)
#define XUSB_CSB_ARU_PMU_0_FRAME_OVERRUN_RANGE             16:16
#define XUSB_CSB_ARU_PMU_0_FRAME_OVERRUN_WOFFSET           0
#define XUSB_CSB_ARU_PMU_0_FRAME_OVERRUN_DEFAULT           (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_ARU_PMU_0_FRAME_OVERRUN_DEFAULT_MASK      (_MK_MASK_CONST(0x1)
#define XUSB_CSB_ARU_PMU_0_FRAME_OVERRUN_SW_DEFAULT        (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_ARU_PMU_0_FRAME_OVERRUN_SW_DEFAULT_MASK   (_MK_MASK_CONST(0x1)
#define XUSB_CSB_ARU_PMU_0_FRAME_OVERRUN_INIT              _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_ARU_SUBTRACT_0                            _MK_ADDR_CONST(0x0010004C)
#define XUSB_CSB_ARU_SUBTRACT_0_SECURE                     0
#define XUSB_CSB_ARU_SUBTRACT_0_WORD_COUNT                 1
#define XUSB_CSB_ARU_SUBTRACT_0_RESET_VAL                  _MK_MASK_CONST(0x17550)
#define XUSB_CSB_ARU_SUBTRACT_0_RESET_MASK                 _MK_MASK_CONST(0x80ffffff)
#define XUSB_CSB_ARU_SUBTRACT_0_SW_DEFAULT_VAL             _MK_MASK_CONST(0x17550)
#define XUSB_CSB_ARU_SUBTRACT_0_SW_DEFAULT_MASK            _MK_MASK_CONST(0x80ffffff)
#define XUSB_CSB_ARU_SUBTRACT_0_READ_MASK                  _MK_MASK_CONST(0x80ffffff)
#define XUSB_CSB_ARU_SUBTRACT_0_WRITE_MASK                 _MK_MASK_CONST(0x80ffffff)
#define XUSB_CSB_ARU_SUBTRACT_0_TIMER_SHIFT                 _MK_SHIFT_CONST(0)
#define XUSB_CSB_ARU_SUBTRACT_0_TIMER_FIELD                (_MK_SHIFT_CONST(0xffffff) << XUSB_CSB_ARU_SUBTRACT_0_TIMER_SHIFT)
#define XUSB_CSB_ARU_SUBTRACT_0_TIMER_RANGE                23:0
#define XUSB_CSB_ARU_SUBTRACT_0_TIMER_WOFFSET              0
#define XUSB_CSB_ARU_SUBTRACT_0_TIMER_DEFAULT              (_MK_MASK_CONST(0x00017550)
#define XUSB_CSB_ARU_SUBTRACT_0_TIMER_DEFAULT_MASK         (_MK_MASK_CONST(0xffffff)
#define XUSB_CSB_ARU_SUBTRACT_0_TIMER_SW_DEFAULT           (_MK_MASK_CONST(0x00017550)
#define XUSB_CSB_ARU_SUBTRACT_0_TIMER_SW_DEFAULT_MASK      (_MK_MASK_CONST(0xffffff)
#define XUSB_CSB_ARU_SUBTRACT_0_TIMER_INIT                 _MK_ENUM_CONST(0x00017550)
#define XUSB_CSB_ARU_SUBTRACT_0_HIT_SHIFT                   _MK_SHIFT_CONST(31)
#define XUSB_CSB_ARU_SUBTRACT_0_HIT_FIELD                  (_MK_SHIFT_CONST(0x1) << XUSB_CSB_ARU_SUBTRACT_0_HIT_SHIFT)
#define XUSB_CSB_ARU_SUBTRACT_0_HIT_RANGE                  31:31
#define XUSB_CSB_ARU_SUBTRACT_0_HIT_WOFFSET                0
#define XUSB_CSB_ARU_SUBTRACT_0_HIT_DEFAULT                (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_ARU_SUBTRACT_0_HIT_DEFAULT_MASK           (_MK_MASK_CONST(0x1)
#define XUSB_CSB_ARU_SUBTRACT_0_HIT_SW_DEFAULT             (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_ARU_SUBTRACT_0_HIT_SW_DEFAULT_MASK        (_MK_MASK_CONST(0x1)
#define XUSB_CSB_ARU_SUBTRACT_0_HIT_FALSE                  _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_ARU_SUBTRACT_0_HIT_TRUE                   _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_ARU_SUBTRACT_0_HIT_CLEAR                  _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_ARU_SUBTRACT_ADDR_0                       _MK_ADDR_CONST(0x00100050)
#define XUSB_CSB_ARU_SUBTRACT_ADDR_0_SECURE                0
#define XUSB_CSB_ARU_SUBTRACT_ADDR_0_WORD_COUNT            1
#define XUSB_CSB_ARU_SUBTRACT_ADDR_0_RESET_VAL             _MK_MASK_CONST(0x0)
#define XUSB_CSB_ARU_SUBTRACT_ADDR_0_RESET_MASK            _MK_MASK_CONST(0xffffffff)
#define XUSB_CSB_ARU_SUBTRACT_ADDR_0_SW_DEFAULT_VAL        _MK_MASK_CONST(0x0)
#define XUSB_CSB_ARU_SUBTRACT_ADDR_0_SW_DEFAULT_MASK       _MK_MASK_CONST(0xffffffff)
#define XUSB_CSB_ARU_SUBTRACT_ADDR_0_READ_MASK             _MK_MASK_CONST(0xffffffff)
#define XUSB_CSB_ARU_SUBTRACT_ADDR_0_WRITE_MASK            _MK_MASK_CONST(0x0)
#define XUSB_CSB_ARU_SUBTRACT_ADDR_0_FIELD_SHIFT            _MK_SHIFT_CONST(0)
#define XUSB_CSB_ARU_SUBTRACT_ADDR_0_FIELD_FIELD           (_MK_SHIFT_CONST(0xffffffff) << XUSB_CSB_ARU_SUBTRACT_ADDR_0_FIELD_SHIFT)
#define XUSB_CSB_ARU_SUBTRACT_ADDR_0_FIELD_RANGE           31:0
#define XUSB_CSB_ARU_SUBTRACT_ADDR_0_FIELD_WOFFSET         0
#define XUSB_CSB_ARU_SUBTRACT_ADDR_0_FIELD_DEFAULT         (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_ARU_SUBTRACT_ADDR_0_FIELD_DEFAULT_MASK    (_MK_MASK_CONST(0xffffffff)
#define XUSB_CSB_ARU_SUBTRACT_ADDR_0_FIELD_SW_DEFAULT      (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_ARU_SUBTRACT_ADDR_0_FIELD_SW_DEFAULT_MASK (_MK_MASK_CONST(0xffffffff)
#define XUSB_CSB_ARU_SUBTRACT_ADDR_0_FIELD_INIT            _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_ARU_XHCI2PMU_MBOX_RQAK_0                  _MK_ADDR_CONST(0x00100054)
#define XUSB_CSB_ARU_XHCI2PMU_MBOX_RQAK_0_SECURE           0
#define XUSB_CSB_ARU_XHCI2PMU_MBOX_RQAK_0_WORD_COUNT       1
#define XUSB_CSB_ARU_XHCI2PMU_MBOX_RQAK_0_RESET_VAL        _MK_MASK_CONST(0x0)
#define XUSB_CSB_ARU_XHCI2PMU_MBOX_RQAK_0_RESET_MASK       _MK_MASK_CONST(0x3)
#define XUSB_CSB_ARU_XHCI2PMU_MBOX_RQAK_0_SW_DEFAULT_VAL   _MK_MASK_CONST(0x0)
#define XUSB_CSB_ARU_XHCI2PMU_MBOX_RQAK_0_SW_DEFAULT_MASK  _MK_MASK_CONST(0x3)
#define XUSB_CSB_ARU_XHCI2PMU_MBOX_RQAK_0_READ_MASK        _MK_MASK_CONST(0x3)
#define XUSB_CSB_ARU_XHCI2PMU_MBOX_RQAK_0_WRITE_MASK       _MK_MASK_CONST(0x3)
#define XUSB_CSB_ARU_XHCI2PMU_MBOX_RQAK_0_REQ_SHIFT         _MK_SHIFT_CONST(0)
#define XUSB_CSB_ARU_XHCI2PMU_MBOX_RQAK_0_REQ_FIELD        (_MK_SHIFT_CONST(0x1) << XUSB_CSB_ARU_XHCI2PMU_MBOX_RQAK_0_REQ_SHIFT)
#define XUSB_CSB_ARU_XHCI2PMU_MBOX_RQAK_0_REQ_RANGE        0:0
#define XUSB_CSB_ARU_XHCI2PMU_MBOX_RQAK_0_REQ_WOFFSET      0
#define XUSB_CSB_ARU_XHCI2PMU_MBOX_RQAK_0_REQ_DEFAULT      (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_ARU_XHCI2PMU_MBOX_RQAK_0_REQ_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_CSB_ARU_XHCI2PMU_MBOX_RQAK_0_REQ_SW_DEFAULT   (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_ARU_XHCI2PMU_MBOX_RQAK_0_REQ_SW_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_CSB_ARU_XHCI2PMU_MBOX_RQAK_0_REQ_DEASSERT     _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_ARU_XHCI2PMU_MBOX_RQAK_0_REQ_ASSERT       _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_ARU_XHCI2PMU_MBOX_RQAK_0_ACK_SHIFT         _MK_SHIFT_CONST(1)
#define XUSB_CSB_ARU_XHCI2PMU_MBOX_RQAK_0_ACK_FIELD        (_MK_SHIFT_CONST(0x1) << XUSB_CSB_ARU_XHCI2PMU_MBOX_RQAK_0_ACK_SHIFT)
#define XUSB_CSB_ARU_XHCI2PMU_MBOX_RQAK_0_ACK_RANGE        1:1
#define XUSB_CSB_ARU_XHCI2PMU_MBOX_RQAK_0_ACK_WOFFSET      0
#define XUSB_CSB_ARU_XHCI2PMU_MBOX_RQAK_0_ACK_DEFAULT      (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_ARU_XHCI2PMU_MBOX_RQAK_0_ACK_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_CSB_ARU_XHCI2PMU_MBOX_RQAK_0_ACK_SW_DEFAULT   (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_ARU_XHCI2PMU_MBOX_RQAK_0_ACK_SW_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_CSB_ARU_XHCI2PMU_MBOX_RQAK_0_ACK_DEASSERT     _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_ARU_XHCI2PMU_MBOX_RQAK_0_ACK_ASSERT       _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_ARU_XHCI2PMU_MBOX_DATA_0                  _MK_ADDR_CONST(0x00100058)
#define XUSB_CSB_ARU_XHCI2PMU_MBOX_DATA_0_SECURE           0
#define XUSB_CSB_ARU_XHCI2PMU_MBOX_DATA_0_WORD_COUNT       1
#define XUSB_CSB_ARU_XHCI2PMU_MBOX_DATA_0_RESET_VAL        _MK_MASK_CONST(0x0)
#define XUSB_CSB_ARU_XHCI2PMU_MBOX_DATA_0_RESET_MASK       _MK_MASK_CONST(0xffffffff)
#define XUSB_CSB_ARU_XHCI2PMU_MBOX_DATA_0_SW_DEFAULT_VAL   _MK_MASK_CONST(0x0)
#define XUSB_CSB_ARU_XHCI2PMU_MBOX_DATA_0_SW_DEFAULT_MASK  _MK_MASK_CONST(0xffffffff)
#define XUSB_CSB_ARU_XHCI2PMU_MBOX_DATA_0_READ_MASK        _MK_MASK_CONST(0xffffffff)
#define XUSB_CSB_ARU_XHCI2PMU_MBOX_DATA_0_WRITE_MASK       _MK_MASK_CONST(0xffffffff)
#define XUSB_CSB_ARU_XHCI2PMU_MBOX_DATA_0_DATA_SHIFT        _MK_SHIFT_CONST(0)
#define XUSB_CSB_ARU_XHCI2PMU_MBOX_DATA_0_DATA_FIELD       (_MK_SHIFT_CONST(0xffffffff) << XUSB_CSB_ARU_XHCI2PMU_MBOX_DATA_0_DATA_SHIFT)
#define XUSB_CSB_ARU_XHCI2PMU_MBOX_DATA_0_DATA_RANGE       31:0
#define XUSB_CSB_ARU_XHCI2PMU_MBOX_DATA_0_DATA_WOFFSET     0
#define XUSB_CSB_ARU_XHCI2PMU_MBOX_DATA_0_DATA_DEFAULT     (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_ARU_XHCI2PMU_MBOX_DATA_0_DATA_DEFAULT_MASK (_MK_MASK_CONST(0xffffffff)
#define XUSB_CSB_ARU_XHCI2PMU_MBOX_DATA_0_DATA_SW_DEFAULT  (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_ARU_XHCI2PMU_MBOX_DATA_0_DATA_SW_DEFAULT_MASK (_MK_MASK_CONST(0xffffffff)
#define XUSB_CSB_ARU_PMU2XHCI_MBOX_RQAK_0                  _MK_ADDR_CONST(0x0010005C)
#define XUSB_CSB_ARU_PMU2XHCI_MBOX_RQAK_0_SECURE           0
#define XUSB_CSB_ARU_PMU2XHCI_MBOX_RQAK_0_WORD_COUNT       1
#define XUSB_CSB_ARU_PMU2XHCI_MBOX_RQAK_0_RESET_VAL        _MK_MASK_CONST(0x0)
#define XUSB_CSB_ARU_PMU2XHCI_MBOX_RQAK_0_RESET_MASK       _MK_MASK_CONST(0x3)
#define XUSB_CSB_ARU_PMU2XHCI_MBOX_RQAK_0_SW_DEFAULT_VAL   _MK_MASK_CONST(0x0)
#define XUSB_CSB_ARU_PMU2XHCI_MBOX_RQAK_0_SW_DEFAULT_MASK  _MK_MASK_CONST(0x3)
#define XUSB_CSB_ARU_PMU2XHCI_MBOX_RQAK_0_READ_MASK        _MK_MASK_CONST(0x3)
#define XUSB_CSB_ARU_PMU2XHCI_MBOX_RQAK_0_WRITE_MASK       _MK_MASK_CONST(0x3)
#define XUSB_CSB_ARU_PMU2XHCI_MBOX_RQAK_0_REQ_SHIFT         _MK_SHIFT_CONST(0)
#define XUSB_CSB_ARU_PMU2XHCI_MBOX_RQAK_0_REQ_FIELD        (_MK_SHIFT_CONST(0x1) << XUSB_CSB_ARU_PMU2XHCI_MBOX_RQAK_0_REQ_SHIFT)
#define XUSB_CSB_ARU_PMU2XHCI_MBOX_RQAK_0_REQ_RANGE        0:0
#define XUSB_CSB_ARU_PMU2XHCI_MBOX_RQAK_0_REQ_WOFFSET      0
#define XUSB_CSB_ARU_PMU2XHCI_MBOX_RQAK_0_REQ_DEFAULT      (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_ARU_PMU2XHCI_MBOX_RQAK_0_REQ_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_CSB_ARU_PMU2XHCI_MBOX_RQAK_0_REQ_SW_DEFAULT   (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_ARU_PMU2XHCI_MBOX_RQAK_0_REQ_SW_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_CSB_ARU_PMU2XHCI_MBOX_RQAK_0_REQ_DEASSERT     _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_ARU_PMU2XHCI_MBOX_RQAK_0_REQ_ASSERT       _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_ARU_PMU2XHCI_MBOX_RQAK_0_ACK_SHIFT         _MK_SHIFT_CONST(1)
#define XUSB_CSB_ARU_PMU2XHCI_MBOX_RQAK_0_ACK_FIELD        (_MK_SHIFT_CONST(0x1) << XUSB_CSB_ARU_PMU2XHCI_MBOX_RQAK_0_ACK_SHIFT)
#define XUSB_CSB_ARU_PMU2XHCI_MBOX_RQAK_0_ACK_RANGE        1:1
#define XUSB_CSB_ARU_PMU2XHCI_MBOX_RQAK_0_ACK_WOFFSET      0
#define XUSB_CSB_ARU_PMU2XHCI_MBOX_RQAK_0_ACK_DEFAULT      (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_ARU_PMU2XHCI_MBOX_RQAK_0_ACK_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_CSB_ARU_PMU2XHCI_MBOX_RQAK_0_ACK_SW_DEFAULT   (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_ARU_PMU2XHCI_MBOX_RQAK_0_ACK_SW_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_CSB_ARU_PMU2XHCI_MBOX_RQAK_0_ACK_DEASSERT     _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_ARU_PMU2XHCI_MBOX_RQAK_0_ACK_ASSERT       _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_ARU_PMU2XHCI_MBOX_DATA_0                  _MK_ADDR_CONST(0x00100060)
#define XUSB_CSB_ARU_PMU2XHCI_MBOX_DATA_0_SECURE           0
#define XUSB_CSB_ARU_PMU2XHCI_MBOX_DATA_0_WORD_COUNT       1
#define XUSB_CSB_ARU_PMU2XHCI_MBOX_DATA_0_RESET_VAL        _MK_MASK_CONST(0x0)
#define XUSB_CSB_ARU_PMU2XHCI_MBOX_DATA_0_RESET_MASK       _MK_MASK_CONST(0xffffffff)
#define XUSB_CSB_ARU_PMU2XHCI_MBOX_DATA_0_SW_DEFAULT_VAL   _MK_MASK_CONST(0x0)
#define XUSB_CSB_ARU_PMU2XHCI_MBOX_DATA_0_SW_DEFAULT_MASK  _MK_MASK_CONST(0xffffffff)
#define XUSB_CSB_ARU_PMU2XHCI_MBOX_DATA_0_READ_MASK        _MK_MASK_CONST(0xffffffff)
#define XUSB_CSB_ARU_PMU2XHCI_MBOX_DATA_0_WRITE_MASK       _MK_MASK_CONST(0xffffffff)
#define XUSB_CSB_ARU_PMU2XHCI_MBOX_DATA_0_DATA_SHIFT        _MK_SHIFT_CONST(0)
#define XUSB_CSB_ARU_PMU2XHCI_MBOX_DATA_0_DATA_FIELD       (_MK_SHIFT_CONST(0xffffffff) << XUSB_CSB_ARU_PMU2XHCI_MBOX_DATA_0_DATA_SHIFT)
#define XUSB_CSB_ARU_PMU2XHCI_MBOX_DATA_0_DATA_RANGE       31:0
#define XUSB_CSB_ARU_PMU2XHCI_MBOX_DATA_0_DATA_WOFFSET     0
#define XUSB_CSB_ARU_PMU2XHCI_MBOX_DATA_0_DATA_DEFAULT     (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_ARU_PMU2XHCI_MBOX_DATA_0_DATA_DEFAULT_MASK (_MK_MASK_CONST(0xffffffff)
#define XUSB_CSB_ARU_PMU2XHCI_MBOX_DATA_0_DATA_SW_DEFAULT  (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_ARU_PMU2XHCI_MBOX_DATA_0_DATA_SW_DEFAULT_MASK (_MK_MASK_CONST(0xffffffff)
#define XUSB_CSB_ARU_MFINDEX_0                             _MK_ADDR_CONST(0x00100064)
#define XUSB_CSB_ARU_MFINDEX_0_SECURE                      0
#define XUSB_CSB_ARU_MFINDEX_0_WORD_COUNT                  1
#define XUSB_CSB_ARU_MFINDEX_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define XUSB_CSB_ARU_MFINDEX_0_RESET_MASK                  _MK_MASK_CONST(0x0)
#define XUSB_CSB_ARU_MFINDEX_0_SW_DEFAULT_VAL              _MK_MASK_CONST(0x0)
#define XUSB_CSB_ARU_MFINDEX_0_SW_DEFAULT_MASK             _MK_MASK_CONST(0x0)
#define XUSB_CSB_ARU_MFINDEX_0_READ_MASK                   _MK_MASK_CONST(0x3ffff)
#define XUSB_CSB_ARU_MFINDEX_0_WRITE_MASK                  _MK_MASK_CONST(0x0)
#define XUSB_CSB_ARU_MFINDEX_0_MFINDEX_SHIFT                _MK_SHIFT_CONST(0)
#define XUSB_CSB_ARU_MFINDEX_0_MFINDEX_FIELD               (_MK_SHIFT_CONST(0x3ffff) << XUSB_CSB_ARU_MFINDEX_0_MFINDEX_SHIFT)
#define XUSB_CSB_ARU_MFINDEX_0_MFINDEX_RANGE               17:0
#define XUSB_CSB_ARU_MFINDEX_0_MFINDEX_WOFFSET             0
#define XUSB_CSB_ARU_SCRATCH0_0                            _MK_ADDR_CONST(0x00100100)
#define XUSB_CSB_ARU_SCRATCH0_0_SECURE                     0
#define XUSB_CSB_ARU_SCRATCH0_0_WORD_COUNT                 1
#define XUSB_CSB_ARU_SCRATCH0_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define XUSB_CSB_ARU_SCRATCH0_0_RESET_MASK                 _MK_MASK_CONST(0xffffffff)
#define XUSB_CSB_ARU_SCRATCH0_0_SW_DEFAULT_VAL             _MK_MASK_CONST(0x0)
#define XUSB_CSB_ARU_SCRATCH0_0_SW_DEFAULT_MASK            _MK_MASK_CONST(0xffffffff)
#define XUSB_CSB_ARU_SCRATCH0_0_READ_MASK                  _MK_MASK_CONST(0xffffffff)
#define XUSB_CSB_ARU_SCRATCH0_0_WRITE_MASK                 _MK_MASK_CONST(0xffffffff)
#define XUSB_CSB_ARU_SCRATCH0_0_VAL_SHIFT                   _MK_SHIFT_CONST(0)
#define XUSB_CSB_ARU_SCRATCH0_0_VAL_FIELD                  (_MK_SHIFT_CONST(0xffffffff) << XUSB_CSB_ARU_SCRATCH0_0_VAL_SHIFT)
#define XUSB_CSB_ARU_SCRATCH0_0_VAL_RANGE                  31:0
#define XUSB_CSB_ARU_SCRATCH0_0_VAL_WOFFSET                0
#define XUSB_CSB_ARU_SCRATCH0_0_VAL_DEFAULT                (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_ARU_SCRATCH0_0_VAL_DEFAULT_MASK           (_MK_MASK_CONST(0xffffffff)
#define XUSB_CSB_ARU_SCRATCH0_0_VAL_SW_DEFAULT             (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_ARU_SCRATCH0_0_VAL_SW_DEFAULT_MASK        (_MK_MASK_CONST(0xffffffff)
#define XUSB_CSB_ARU_SCRATCH0_0_VAL_INIT                   _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_ARU_SCRATCH1_0                            _MK_ADDR_CONST(0x00100104)
#define XUSB_CSB_ARU_SCRATCH1_0_SECURE                     0
#define XUSB_CSB_ARU_SCRATCH1_0_WORD_COUNT                 1
#define XUSB_CSB_ARU_SCRATCH1_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define XUSB_CSB_ARU_SCRATCH1_0_RESET_MASK                 _MK_MASK_CONST(0xffffffff)
#define XUSB_CSB_ARU_SCRATCH1_0_SW_DEFAULT_VAL             _MK_MASK_CONST(0x0)
#define XUSB_CSB_ARU_SCRATCH1_0_SW_DEFAULT_MASK            _MK_MASK_CONST(0xffffffff)
#define XUSB_CSB_ARU_SCRATCH1_0_READ_MASK                  _MK_MASK_CONST(0xffffffff)
#define XUSB_CSB_ARU_SCRATCH1_0_WRITE_MASK                 _MK_MASK_CONST(0xffffffff)
#define XUSB_CSB_ARU_SCRATCH1_0_VAL_SHIFT                   _MK_SHIFT_CONST(0)
#define XUSB_CSB_ARU_SCRATCH1_0_VAL_FIELD                  (_MK_SHIFT_CONST(0xffffffff) << XUSB_CSB_ARU_SCRATCH1_0_VAL_SHIFT)
#define XUSB_CSB_ARU_SCRATCH1_0_VAL_RANGE                  31:0
#define XUSB_CSB_ARU_SCRATCH1_0_VAL_WOFFSET                0
#define XUSB_CSB_ARU_SCRATCH1_0_VAL_DEFAULT                (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_ARU_SCRATCH1_0_VAL_DEFAULT_MASK           (_MK_MASK_CONST(0xffffffff)
#define XUSB_CSB_ARU_SCRATCH1_0_VAL_SW_DEFAULT             (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_ARU_SCRATCH1_0_VAL_SW_DEFAULT_MASK        (_MK_MASK_CONST(0xffffffff)
#define XUSB_CSB_ARU_SCRATCH1_0_VAL_INIT                   _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_ARU_SCRATCH2_0                            _MK_ADDR_CONST(0x00100108)
#define XUSB_CSB_ARU_SCRATCH2_0_SECURE                     0
#define XUSB_CSB_ARU_SCRATCH2_0_WORD_COUNT                 1
#define XUSB_CSB_ARU_SCRATCH2_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define XUSB_CSB_ARU_SCRATCH2_0_RESET_MASK                 _MK_MASK_CONST(0xffffffff)
#define XUSB_CSB_ARU_SCRATCH2_0_SW_DEFAULT_VAL             _MK_MASK_CONST(0x0)
#define XUSB_CSB_ARU_SCRATCH2_0_SW_DEFAULT_MASK            _MK_MASK_CONST(0xffffffff)
#define XUSB_CSB_ARU_SCRATCH2_0_READ_MASK                  _MK_MASK_CONST(0xffffffff)
#define XUSB_CSB_ARU_SCRATCH2_0_WRITE_MASK                 _MK_MASK_CONST(0xffffffff)
#define XUSB_CSB_ARU_SCRATCH2_0_VAL_SHIFT                   _MK_SHIFT_CONST(0)
#define XUSB_CSB_ARU_SCRATCH2_0_VAL_FIELD                  (_MK_SHIFT_CONST(0xffffffff) << XUSB_CSB_ARU_SCRATCH2_0_VAL_SHIFT)
#define XUSB_CSB_ARU_SCRATCH2_0_VAL_RANGE                  31:0
#define XUSB_CSB_ARU_SCRATCH2_0_VAL_WOFFSET                0
#define XUSB_CSB_ARU_SCRATCH2_0_VAL_DEFAULT                (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_ARU_SCRATCH2_0_VAL_DEFAULT_MASK           (_MK_MASK_CONST(0xffffffff)
#define XUSB_CSB_ARU_SCRATCH2_0_VAL_SW_DEFAULT             (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_ARU_SCRATCH2_0_VAL_SW_DEFAULT_MASK        (_MK_MASK_CONST(0xffffffff)
#define XUSB_CSB_ARU_SCRATCH2_0_VAL_INIT                   _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_ARU_SCRATCH3_0                            _MK_ADDR_CONST(0x0010010C)
#define XUSB_CSB_ARU_SCRATCH3_0_SECURE                     0
#define XUSB_CSB_ARU_SCRATCH3_0_WORD_COUNT                 1
#define XUSB_CSB_ARU_SCRATCH3_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define XUSB_CSB_ARU_SCRATCH3_0_RESET_MASK                 _MK_MASK_CONST(0xffffffff)
#define XUSB_CSB_ARU_SCRATCH3_0_SW_DEFAULT_VAL             _MK_MASK_CONST(0x0)
#define XUSB_CSB_ARU_SCRATCH3_0_SW_DEFAULT_MASK            _MK_MASK_CONST(0xffffffff)
#define XUSB_CSB_ARU_SCRATCH3_0_READ_MASK                  _MK_MASK_CONST(0xffffffff)
#define XUSB_CSB_ARU_SCRATCH3_0_WRITE_MASK                 _MK_MASK_CONST(0xffffffff)
#define XUSB_CSB_ARU_SCRATCH3_0_VAL_SHIFT                   _MK_SHIFT_CONST(0)
#define XUSB_CSB_ARU_SCRATCH3_0_VAL_FIELD                  (_MK_SHIFT_CONST(0xffffffff) << XUSB_CSB_ARU_SCRATCH3_0_VAL_SHIFT)
#define XUSB_CSB_ARU_SCRATCH3_0_VAL_RANGE                  31:0
#define XUSB_CSB_ARU_SCRATCH3_0_VAL_WOFFSET                0
#define XUSB_CSB_ARU_SCRATCH3_0_VAL_DEFAULT                (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_ARU_SCRATCH3_0_VAL_DEFAULT_MASK           (_MK_MASK_CONST(0xffffffff)
#define XUSB_CSB_ARU_SCRATCH3_0_VAL_SW_DEFAULT             (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_ARU_SCRATCH3_0_VAL_SW_DEFAULT_MASK        (_MK_MASK_CONST(0xffffffff)
#define XUSB_CSB_ARU_SCRATCH3_0_VAL_INIT                   _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_ARU_SCRATCH4_0                            _MK_ADDR_CONST(0x00100110)
#define XUSB_CSB_ARU_SCRATCH4_0_SECURE                     0
#define XUSB_CSB_ARU_SCRATCH4_0_WORD_COUNT                 1
#define XUSB_CSB_ARU_SCRATCH4_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define XUSB_CSB_ARU_SCRATCH4_0_RESET_MASK                 _MK_MASK_CONST(0xffffffff)
#define XUSB_CSB_ARU_SCRATCH4_0_SW_DEFAULT_VAL             _MK_MASK_CONST(0x0)
#define XUSB_CSB_ARU_SCRATCH4_0_SW_DEFAULT_MASK            _MK_MASK_CONST(0xffffffff)
#define XUSB_CSB_ARU_SCRATCH4_0_READ_MASK                  _MK_MASK_CONST(0xffffffff)
#define XUSB_CSB_ARU_SCRATCH4_0_WRITE_MASK                 _MK_MASK_CONST(0xffffffff)
#define XUSB_CSB_ARU_SCRATCH4_0_VAL_SHIFT                   _MK_SHIFT_CONST(0)
#define XUSB_CSB_ARU_SCRATCH4_0_VAL_FIELD                  (_MK_SHIFT_CONST(0xffffffff) << XUSB_CSB_ARU_SCRATCH4_0_VAL_SHIFT)
#define XUSB_CSB_ARU_SCRATCH4_0_VAL_RANGE                  31:0
#define XUSB_CSB_ARU_SCRATCH4_0_VAL_WOFFSET                0
#define XUSB_CSB_ARU_SCRATCH4_0_VAL_DEFAULT                (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_ARU_SCRATCH4_0_VAL_DEFAULT_MASK           (_MK_MASK_CONST(0xffffffff)
#define XUSB_CSB_ARU_SCRATCH4_0_VAL_SW_DEFAULT             (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_ARU_SCRATCH4_0_VAL_SW_DEFAULT_MASK        (_MK_MASK_CONST(0xffffffff)
#define XUSB_CSB_ARU_SCRATCH4_0_VAL_INIT                   _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_ARU_SCRATCH5_0                            _MK_ADDR_CONST(0x00100114)
#define XUSB_CSB_ARU_SCRATCH5_0_SECURE                     0
#define XUSB_CSB_ARU_SCRATCH5_0_WORD_COUNT                 1
#define XUSB_CSB_ARU_SCRATCH5_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define XUSB_CSB_ARU_SCRATCH5_0_RESET_MASK                 _MK_MASK_CONST(0xffffffff)
#define XUSB_CSB_ARU_SCRATCH5_0_SW_DEFAULT_VAL             _MK_MASK_CONST(0x0)
#define XUSB_CSB_ARU_SCRATCH5_0_SW_DEFAULT_MASK            _MK_MASK_CONST(0xffffffff)
#define XUSB_CSB_ARU_SCRATCH5_0_READ_MASK                  _MK_MASK_CONST(0xffffffff)
#define XUSB_CSB_ARU_SCRATCH5_0_WRITE_MASK                 _MK_MASK_CONST(0xffffffff)
#define XUSB_CSB_ARU_SCRATCH5_0_VAL_SHIFT                   _MK_SHIFT_CONST(0)
#define XUSB_CSB_ARU_SCRATCH5_0_VAL_FIELD                  (_MK_SHIFT_CONST(0xffffffff) << XUSB_CSB_ARU_SCRATCH5_0_VAL_SHIFT)
#define XUSB_CSB_ARU_SCRATCH5_0_VAL_RANGE                  31:0
#define XUSB_CSB_ARU_SCRATCH5_0_VAL_WOFFSET                0
#define XUSB_CSB_ARU_SCRATCH5_0_VAL_DEFAULT                (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_ARU_SCRATCH5_0_VAL_DEFAULT_MASK           (_MK_MASK_CONST(0xffffffff)
#define XUSB_CSB_ARU_SCRATCH5_0_VAL_SW_DEFAULT             (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_ARU_SCRATCH5_0_VAL_SW_DEFAULT_MASK        (_MK_MASK_CONST(0xffffffff)
#define XUSB_CSB_ARU_SCRATCH5_0_VAL_INIT                   _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_BLCG_FE_0                                 _MK_ADDR_CONST(0x00100200)
#define XUSB_CSB_BLCG_FE_0_SECURE                          0
#define XUSB_CSB_BLCG_FE_0_WORD_COUNT                      1
#define XUSB_CSB_BLCG_FE_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define XUSB_CSB_BLCG_FE_0_RESET_MASK                      _MK_MASK_CONST(0x10303)
#define XUSB_CSB_BLCG_FE_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define XUSB_CSB_BLCG_FE_0_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x10303)
#define XUSB_CSB_BLCG_FE_0_READ_MASK                       _MK_MASK_CONST(0x10303)
#define XUSB_CSB_BLCG_FE_0_WRITE_MASK                      _MK_MASK_CONST(0x10303)
#define XUSB_CSB_BLCG_FE_0_FALCON_SHIFT                     _MK_SHIFT_CONST(0)
#define XUSB_CSB_BLCG_FE_0_FALCON_FIELD                    (_MK_SHIFT_CONST(0x1) << XUSB_CSB_BLCG_FE_0_FALCON_SHIFT)
#define XUSB_CSB_BLCG_FE_0_FALCON_RANGE                    0:0
#define XUSB_CSB_BLCG_FE_0_FALCON_WOFFSET                  0
#define XUSB_CSB_BLCG_FE_0_FALCON_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_BLCG_FE_0_FALCON_DEFAULT_MASK             (_MK_MASK_CONST(0x1)
#define XUSB_CSB_BLCG_FE_0_FALCON_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_BLCG_FE_0_FALCON_SW_DEFAULT_MASK          (_MK_MASK_CONST(0x1)
#define XUSB_CSB_BLCG_FE_0_FALCON_ENABLED                  _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_BLCG_FE_0_FALCON_DISABLED                 _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_BLCG_FE_0_ARU_SHIFT                        _MK_SHIFT_CONST(1)
#define XUSB_CSB_BLCG_FE_0_ARU_FIELD                       (_MK_SHIFT_CONST(0x1) << XUSB_CSB_BLCG_FE_0_ARU_SHIFT)
#define XUSB_CSB_BLCG_FE_0_ARU_RANGE                       1:1
#define XUSB_CSB_BLCG_FE_0_ARU_WOFFSET                     0
#define XUSB_CSB_BLCG_FE_0_ARU_DEFAULT                     (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_BLCG_FE_0_ARU_DEFAULT_MASK                (_MK_MASK_CONST(0x1)
#define XUSB_CSB_BLCG_FE_0_ARU_SW_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_BLCG_FE_0_ARU_SW_DEFAULT_MASK             (_MK_MASK_CONST(0x1)
#define XUSB_CSB_BLCG_FE_0_ARU_ENABLED                     _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_BLCG_FE_0_ARU_DISABLED                    _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_BLCG_FE_0_MEMPOOL_A_SHIFT                  _MK_SHIFT_CONST(8)
#define XUSB_CSB_BLCG_FE_0_MEMPOOL_A_FIELD                 (_MK_SHIFT_CONST(0x1) << XUSB_CSB_BLCG_FE_0_MEMPOOL_A_SHIFT)
#define XUSB_CSB_BLCG_FE_0_MEMPOOL_A_RANGE                 8:8
#define XUSB_CSB_BLCG_FE_0_MEMPOOL_A_WOFFSET               0
#define XUSB_CSB_BLCG_FE_0_MEMPOOL_A_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_BLCG_FE_0_MEMPOOL_A_DEFAULT_MASK          (_MK_MASK_CONST(0x1)
#define XUSB_CSB_BLCG_FE_0_MEMPOOL_A_SW_DEFAULT            (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_BLCG_FE_0_MEMPOOL_A_SW_DEFAULT_MASK       (_MK_MASK_CONST(0x1)
#define XUSB_CSB_BLCG_FE_0_MEMPOOL_A_ENABLED               _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_BLCG_FE_0_MEMPOOL_A_DISABLED              _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_BLCG_FE_0_MEMPOOL_B_SHIFT                  _MK_SHIFT_CONST(9)
#define XUSB_CSB_BLCG_FE_0_MEMPOOL_B_FIELD                 (_MK_SHIFT_CONST(0x1) << XUSB_CSB_BLCG_FE_0_MEMPOOL_B_SHIFT)
#define XUSB_CSB_BLCG_FE_0_MEMPOOL_B_RANGE                 9:9
#define XUSB_CSB_BLCG_FE_0_MEMPOOL_B_WOFFSET               0
#define XUSB_CSB_BLCG_FE_0_MEMPOOL_B_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_BLCG_FE_0_MEMPOOL_B_DEFAULT_MASK          (_MK_MASK_CONST(0x1)
#define XUSB_CSB_BLCG_FE_0_MEMPOOL_B_SW_DEFAULT            (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_BLCG_FE_0_MEMPOOL_B_SW_DEFAULT_MASK       (_MK_MASK_CONST(0x1)
#define XUSB_CSB_BLCG_FE_0_MEMPOOL_B_ENABLED               _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_BLCG_FE_0_MEMPOOL_B_DISABLED              _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_BLCG_FE_0_FPCI_SHIFT                       _MK_SHIFT_CONST(16)
#define XUSB_CSB_BLCG_FE_0_FPCI_FIELD                      (_MK_SHIFT_CONST(0x1) << XUSB_CSB_BLCG_FE_0_FPCI_SHIFT)
#define XUSB_CSB_BLCG_FE_0_FPCI_RANGE                      16:16
#define XUSB_CSB_BLCG_FE_0_FPCI_WOFFSET                    0
#define XUSB_CSB_BLCG_FE_0_FPCI_DEFAULT                    (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_BLCG_FE_0_FPCI_DEFAULT_MASK               (_MK_MASK_CONST(0x1)
#define XUSB_CSB_BLCG_FE_0_FPCI_SW_DEFAULT                 (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_BLCG_FE_0_FPCI_SW_DEFAULT_MASK            (_MK_MASK_CONST(0x1)
#define XUSB_CSB_BLCG_FE_0_FPCI_ENABLED                    _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_BLCG_FE_0_FPCI_DISABLED                   _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_BLCG_SSPI_0                               _MK_ADDR_CONST(0x00100204)
#define XUSB_CSB_BLCG_SSPI_0_SECURE                        0
#define XUSB_CSB_BLCG_SSPI_0_WORD_COUNT                    1
#define XUSB_CSB_BLCG_SSPI_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define XUSB_CSB_BLCG_SSPI_0_RESET_MASK                    _MK_MASK_CONST(0x10f)
#define XUSB_CSB_BLCG_SSPI_0_SW_DEFAULT_VAL                _MK_MASK_CONST(0x0)
#define XUSB_CSB_BLCG_SSPI_0_SW_DEFAULT_MASK               _MK_MASK_CONST(0x10f)
#define XUSB_CSB_BLCG_SSPI_0_READ_MASK                     _MK_MASK_CONST(0x10f)
#define XUSB_CSB_BLCG_SSPI_0_WRITE_MASK                    _MK_MASK_CONST(0x10f)
#define XUSB_CSB_BLCG_SSPI_0_0_SHIFT                        _MK_SHIFT_CONST(0)
#define XUSB_CSB_BLCG_SSPI_0_0_FIELD                       (_MK_SHIFT_CONST(0x1) << XUSB_CSB_BLCG_SSPI_0_0_SHIFT)
#define XUSB_CSB_BLCG_SSPI_0_0_RANGE                       0:0
#define XUSB_CSB_BLCG_SSPI_0_0_WOFFSET                     0
#define XUSB_CSB_BLCG_SSPI_0_0_DEFAULT                     (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_BLCG_SSPI_0_0_DEFAULT_MASK                (_MK_MASK_CONST(0x1)
#define XUSB_CSB_BLCG_SSPI_0_0_SW_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_BLCG_SSPI_0_0_SW_DEFAULT_MASK             (_MK_MASK_CONST(0x1)
#define XUSB_CSB_BLCG_SSPI_0_0_ENABLED                     _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_BLCG_SSPI_0_0_DISABLED                    _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_BLCG_SSPI_0_1_SHIFT                        _MK_SHIFT_CONST(1)
#define XUSB_CSB_BLCG_SSPI_0_1_FIELD                       (_MK_SHIFT_CONST(0x1) << XUSB_CSB_BLCG_SSPI_0_1_SHIFT)
#define XUSB_CSB_BLCG_SSPI_0_1_RANGE                       1:1
#define XUSB_CSB_BLCG_SSPI_0_1_WOFFSET                     0
#define XUSB_CSB_BLCG_SSPI_0_1_DEFAULT                     (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_BLCG_SSPI_0_1_DEFAULT_MASK                (_MK_MASK_CONST(0x1)
#define XUSB_CSB_BLCG_SSPI_0_1_SW_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_BLCG_SSPI_0_1_SW_DEFAULT_MASK             (_MK_MASK_CONST(0x1)
#define XUSB_CSB_BLCG_SSPI_0_1_ENABLED                     _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_BLCG_SSPI_0_1_DISABLED                    _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_BLCG_SSPI_0_2_SHIFT                        _MK_SHIFT_CONST(2)
#define XUSB_CSB_BLCG_SSPI_0_2_FIELD                       (_MK_SHIFT_CONST(0x1) << XUSB_CSB_BLCG_SSPI_0_2_SHIFT)
#define XUSB_CSB_BLCG_SSPI_0_2_RANGE                       2:2
#define XUSB_CSB_BLCG_SSPI_0_2_WOFFSET                     0
#define XUSB_CSB_BLCG_SSPI_0_2_DEFAULT                     (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_BLCG_SSPI_0_2_DEFAULT_MASK                (_MK_MASK_CONST(0x1)
#define XUSB_CSB_BLCG_SSPI_0_2_SW_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_BLCG_SSPI_0_2_SW_DEFAULT_MASK             (_MK_MASK_CONST(0x1)
#define XUSB_CSB_BLCG_SSPI_0_2_ENABLED                     _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_BLCG_SSPI_0_2_DISABLED                    _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_BLCG_SSPI_0_3_SHIFT                        _MK_SHIFT_CONST(3)
#define XUSB_CSB_BLCG_SSPI_0_3_FIELD                       (_MK_SHIFT_CONST(0x1) << XUSB_CSB_BLCG_SSPI_0_3_SHIFT)
#define XUSB_CSB_BLCG_SSPI_0_3_RANGE                       3:3
#define XUSB_CSB_BLCG_SSPI_0_3_WOFFSET                     0
#define XUSB_CSB_BLCG_SSPI_0_3_DEFAULT                     (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_BLCG_SSPI_0_3_DEFAULT_MASK                (_MK_MASK_CONST(0x1)
#define XUSB_CSB_BLCG_SSPI_0_3_SW_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_BLCG_SSPI_0_3_SW_DEFAULT_MASK             (_MK_MASK_CONST(0x1)
#define XUSB_CSB_BLCG_SSPI_0_3_ENABLED                     _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_BLCG_SSPI_0_3_DISABLED                    _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_BLCG_SSPI_0_DBC_SHIFT                      _MK_SHIFT_CONST(8)
#define XUSB_CSB_BLCG_SSPI_0_DBC_FIELD                     (_MK_SHIFT_CONST(0x1) << XUSB_CSB_BLCG_SSPI_0_DBC_SHIFT)
#define XUSB_CSB_BLCG_SSPI_0_DBC_RANGE                     8:8
#define XUSB_CSB_BLCG_SSPI_0_DBC_WOFFSET                   0
#define XUSB_CSB_BLCG_SSPI_0_DBC_DEFAULT                   (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_BLCG_SSPI_0_DBC_DEFAULT_MASK              (_MK_MASK_CONST(0x1)
#define XUSB_CSB_BLCG_SSPI_0_DBC_SW_DEFAULT                (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_BLCG_SSPI_0_DBC_SW_DEFAULT_MASK           (_MK_MASK_CONST(0x1)
#define XUSB_CSB_BLCG_SSPI_0_DBC_ENABLED                   _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_BLCG_SSPI_0_DBC_DISABLED                  _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_BLCG_SSBI_0                               _MK_ADDR_CONST(0x00100208)
#define XUSB_CSB_BLCG_SSBI_0_SECURE                        0
#define XUSB_CSB_BLCG_SSBI_0_WORD_COUNT                    1
#define XUSB_CSB_BLCG_SSBI_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define XUSB_CSB_BLCG_SSBI_0_RESET_MASK                    _MK_MASK_CONST(0x101)
#define XUSB_CSB_BLCG_SSBI_0_SW_DEFAULT_VAL                _MK_MASK_CONST(0x0)
#define XUSB_CSB_BLCG_SSBI_0_SW_DEFAULT_MASK               _MK_MASK_CONST(0x101)
#define XUSB_CSB_BLCG_SSBI_0_READ_MASK                     _MK_MASK_CONST(0x101)
#define XUSB_CSB_BLCG_SSBI_0_WRITE_MASK                    _MK_MASK_CONST(0x101)
#define XUSB_CSB_BLCG_SSBI_0_0_SHIFT                        _MK_SHIFT_CONST(0)
#define XUSB_CSB_BLCG_SSBI_0_0_FIELD                       (_MK_SHIFT_CONST(0x1) << XUSB_CSB_BLCG_SSBI_0_0_SHIFT)
#define XUSB_CSB_BLCG_SSBI_0_0_RANGE                       0:0
#define XUSB_CSB_BLCG_SSBI_0_0_WOFFSET                     0
#define XUSB_CSB_BLCG_SSBI_0_0_DEFAULT                     (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_BLCG_SSBI_0_0_DEFAULT_MASK                (_MK_MASK_CONST(0x1)
#define XUSB_CSB_BLCG_SSBI_0_0_SW_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_BLCG_SSBI_0_0_SW_DEFAULT_MASK             (_MK_MASK_CONST(0x1)
#define XUSB_CSB_BLCG_SSBI_0_0_ENABLED                     _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_BLCG_SSBI_0_0_DISABLED                    _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_BLCG_SSBI_0_DBC_SHIFT                      _MK_SHIFT_CONST(8)
#define XUSB_CSB_BLCG_SSBI_0_DBC_FIELD                     (_MK_SHIFT_CONST(0x1) << XUSB_CSB_BLCG_SSBI_0_DBC_SHIFT)
#define XUSB_CSB_BLCG_SSBI_0_DBC_RANGE                     8:8
#define XUSB_CSB_BLCG_SSBI_0_DBC_WOFFSET                   0
#define XUSB_CSB_BLCG_SSBI_0_DBC_DEFAULT                   (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_BLCG_SSBI_0_DBC_DEFAULT_MASK              (_MK_MASK_CONST(0x1)
#define XUSB_CSB_BLCG_SSBI_0_DBC_SW_DEFAULT                (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_BLCG_SSBI_0_DBC_SW_DEFAULT_MASK           (_MK_MASK_CONST(0x1)
#define XUSB_CSB_BLCG_SSBI_0_DBC_ENABLED                   _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_BLCG_SSBI_0_DBC_DISABLED                  _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_BLCG_HSBI_0                               _MK_ADDR_CONST(0x00100210)
#define XUSB_CSB_BLCG_HSBI_0_SECURE                        0
#define XUSB_CSB_BLCG_HSBI_0_WORD_COUNT                    1
#define XUSB_CSB_BLCG_HSBI_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define XUSB_CSB_BLCG_HSBI_0_RESET_MASK                    _MK_MASK_CONST(0x1)
#define XUSB_CSB_BLCG_HSBI_0_SW_DEFAULT_VAL                _MK_MASK_CONST(0x0)
#define XUSB_CSB_BLCG_HSBI_0_SW_DEFAULT_MASK               _MK_MASK_CONST(0x1)
#define XUSB_CSB_BLCG_HSBI_0_READ_MASK                     _MK_MASK_CONST(0x1)
#define XUSB_CSB_BLCG_HSBI_0_WRITE_MASK                    _MK_MASK_CONST(0x1)
#define XUSB_CSB_BLCG_HSBI_0_0_SHIFT                        _MK_SHIFT_CONST(0)
#define XUSB_CSB_BLCG_HSBI_0_0_FIELD                       (_MK_SHIFT_CONST(0x1) << XUSB_CSB_BLCG_HSBI_0_0_SHIFT)
#define XUSB_CSB_BLCG_HSBI_0_0_RANGE                       0:0
#define XUSB_CSB_BLCG_HSBI_0_0_WOFFSET                     0
#define XUSB_CSB_BLCG_HSBI_0_0_DEFAULT                     (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_BLCG_HSBI_0_0_DEFAULT_MASK                (_MK_MASK_CONST(0x1)
#define XUSB_CSB_BLCG_HSBI_0_0_SW_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_BLCG_HSBI_0_0_SW_DEFAULT_MASK             (_MK_MASK_CONST(0x1)
#define XUSB_CSB_BLCG_HSBI_0_0_ENABLED                     _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_BLCG_HSBI_0_0_DISABLED                    _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_BLCG_HSPI_0                               _MK_ADDR_CONST(0x00100214)
#define XUSB_CSB_BLCG_HSPI_0_SECURE                        0
#define XUSB_CSB_BLCG_HSPI_0_WORD_COUNT                    1
#define XUSB_CSB_BLCG_HSPI_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define XUSB_CSB_BLCG_HSPI_0_RESET_MASK                    _MK_MASK_CONST(0x18131)
#define XUSB_CSB_BLCG_HSPI_0_SW_DEFAULT_VAL                _MK_MASK_CONST(0x0)
#define XUSB_CSB_BLCG_HSPI_0_SW_DEFAULT_MASK               _MK_MASK_CONST(0x18131)
#define XUSB_CSB_BLCG_HSPI_0_READ_MASK                     _MK_MASK_CONST(0x18131)
#define XUSB_CSB_BLCG_HSPI_0_WRITE_MASK                    _MK_MASK_CONST(0x18131)
#define XUSB_CSB_BLCG_HSPI_0_0_SHIFT                        _MK_SHIFT_CONST(0)
#define XUSB_CSB_BLCG_HSPI_0_0_FIELD                       (_MK_SHIFT_CONST(0x1) << XUSB_CSB_BLCG_HSPI_0_0_SHIFT)
#define XUSB_CSB_BLCG_HSPI_0_0_RANGE                       0:0
#define XUSB_CSB_BLCG_HSPI_0_0_WOFFSET                     0
#define XUSB_CSB_BLCG_HSPI_0_0_DEFAULT                     (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_BLCG_HSPI_0_0_DEFAULT_MASK                (_MK_MASK_CONST(0x1)
#define XUSB_CSB_BLCG_HSPI_0_0_SW_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_BLCG_HSPI_0_0_SW_DEFAULT_MASK             (_MK_MASK_CONST(0x1)
#define XUSB_CSB_BLCG_HSPI_0_0_ENABLED                     _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_BLCG_HSPI_0_0_DISABLED                    _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_BLCG_HSPI_0_NVWRAP0_SHIFT                  _MK_SHIFT_CONST(4)
#define XUSB_CSB_BLCG_HSPI_0_NVWRAP0_FIELD                 (_MK_SHIFT_CONST(0x1) << XUSB_CSB_BLCG_HSPI_0_NVWRAP0_SHIFT)
#define XUSB_CSB_BLCG_HSPI_0_NVWRAP0_RANGE                 4:4
#define XUSB_CSB_BLCG_HSPI_0_NVWRAP0_WOFFSET               0
#define XUSB_CSB_BLCG_HSPI_0_NVWRAP0_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_BLCG_HSPI_0_NVWRAP0_DEFAULT_MASK          (_MK_MASK_CONST(0x1)
#define XUSB_CSB_BLCG_HSPI_0_NVWRAP0_SW_DEFAULT            (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_BLCG_HSPI_0_NVWRAP0_SW_DEFAULT_MASK       (_MK_MASK_CONST(0x1)
#define XUSB_CSB_BLCG_HSPI_0_NVWRAP0_ENABLED               _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_BLCG_HSPI_0_NVWRAP0_DISABLED              _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_BLCG_HSPI_0_NVWRAP0_480M_SHIFT             _MK_SHIFT_CONST(5)
#define XUSB_CSB_BLCG_HSPI_0_NVWRAP0_480M_FIELD            (_MK_SHIFT_CONST(0x1) << XUSB_CSB_BLCG_HSPI_0_NVWRAP0_480M_SHIFT)
#define XUSB_CSB_BLCG_HSPI_0_NVWRAP0_480M_RANGE            5:5
#define XUSB_CSB_BLCG_HSPI_0_NVWRAP0_480M_WOFFSET          0
#define XUSB_CSB_BLCG_HSPI_0_NVWRAP0_480M_DEFAULT          (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_BLCG_HSPI_0_NVWRAP0_480M_DEFAULT_MASK     (_MK_MASK_CONST(0x1)
#define XUSB_CSB_BLCG_HSPI_0_NVWRAP0_480M_SW_DEFAULT       (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_BLCG_HSPI_0_NVWRAP0_480M_SW_DEFAULT_MASK  (_MK_MASK_CONST(0x1)
#define XUSB_CSB_BLCG_HSPI_0_NVWRAP0_480M_ENABLED          _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_BLCG_HSPI_0_NVWRAP0_480M_DISABLED         _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_BLCG_HSPI_0_ULPIWRAP0_SHIFT                _MK_SHIFT_CONST(8)
#define XUSB_CSB_BLCG_HSPI_0_ULPIWRAP0_FIELD               (_MK_SHIFT_CONST(0x1) << XUSB_CSB_BLCG_HSPI_0_ULPIWRAP0_SHIFT)
#define XUSB_CSB_BLCG_HSPI_0_ULPIWRAP0_RANGE               8:8
#define XUSB_CSB_BLCG_HSPI_0_ULPIWRAP0_WOFFSET             0
#define XUSB_CSB_BLCG_HSPI_0_ULPIWRAP0_DEFAULT             (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_BLCG_HSPI_0_ULPIWRAP0_DEFAULT_MASK        (_MK_MASK_CONST(0x1)
#define XUSB_CSB_BLCG_HSPI_0_ULPIWRAP0_SW_DEFAULT          (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_BLCG_HSPI_0_ULPIWRAP0_SW_DEFAULT_MASK     (_MK_MASK_CONST(0x1)
#define XUSB_CSB_BLCG_HSPI_0_ULPIWRAP0_ENABLED             _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_BLCG_HSPI_0_ULPIWRAP0_DISABLED            _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_BLCG_HSPI_0_HSICWRAP0_SHIFT                _MK_SHIFT_CONST(15)
#define XUSB_CSB_BLCG_HSPI_0_HSICWRAP0_FIELD               (_MK_SHIFT_CONST(0x1) << XUSB_CSB_BLCG_HSPI_0_HSICWRAP0_SHIFT)
#define XUSB_CSB_BLCG_HSPI_0_HSICWRAP0_RANGE               15:15
#define XUSB_CSB_BLCG_HSPI_0_HSICWRAP0_WOFFSET             0
#define XUSB_CSB_BLCG_HSPI_0_HSICWRAP0_DEFAULT             (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_BLCG_HSPI_0_HSICWRAP0_DEFAULT_MASK        (_MK_MASK_CONST(0x1)
#define XUSB_CSB_BLCG_HSPI_0_HSICWRAP0_SW_DEFAULT          (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_BLCG_HSPI_0_HSICWRAP0_SW_DEFAULT_MASK     (_MK_MASK_CONST(0x1)
#define XUSB_CSB_BLCG_HSPI_0_HSICWRAP0_ENABLED             _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_BLCG_HSPI_0_HSICWRAP0_DISABLED            _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_BLCG_HSPI_0_HSICWRAP1_SHIFT                _MK_SHIFT_CONST(16)
#define XUSB_CSB_BLCG_HSPI_0_HSICWRAP1_FIELD               (_MK_SHIFT_CONST(0x1) << XUSB_CSB_BLCG_HSPI_0_HSICWRAP1_SHIFT)
#define XUSB_CSB_BLCG_HSPI_0_HSICWRAP1_RANGE               16:16
#define XUSB_CSB_BLCG_HSPI_0_HSICWRAP1_WOFFSET             0
#define XUSB_CSB_BLCG_HSPI_0_HSICWRAP1_DEFAULT             (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_BLCG_HSPI_0_HSICWRAP1_DEFAULT_MASK        (_MK_MASK_CONST(0x1)
#define XUSB_CSB_BLCG_HSPI_0_HSICWRAP1_SW_DEFAULT          (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_BLCG_HSPI_0_HSICWRAP1_SW_DEFAULT_MASK     (_MK_MASK_CONST(0x1)
#define XUSB_CSB_BLCG_HSPI_0_HSICWRAP1_ENABLED             _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_BLCG_HSPI_0_HSICWRAP1_DISABLED            _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_BLCG_FSBI_0                               _MK_ADDR_CONST(0x00100218)
#define XUSB_CSB_BLCG_FSBI_0_SECURE                        0
#define XUSB_CSB_BLCG_FSBI_0_WORD_COUNT                    1
#define XUSB_CSB_BLCG_FSBI_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define XUSB_CSB_BLCG_FSBI_0_RESET_MASK                    _MK_MASK_CONST(0x1)
#define XUSB_CSB_BLCG_FSBI_0_SW_DEFAULT_VAL                _MK_MASK_CONST(0x0)
#define XUSB_CSB_BLCG_FSBI_0_SW_DEFAULT_MASK               _MK_MASK_CONST(0x1)
#define XUSB_CSB_BLCG_FSBI_0_READ_MASK                     _MK_MASK_CONST(0x1)
#define XUSB_CSB_BLCG_FSBI_0_WRITE_MASK                    _MK_MASK_CONST(0x1)
#define XUSB_CSB_BLCG_FSBI_0_0_SHIFT                        _MK_SHIFT_CONST(0)
#define XUSB_CSB_BLCG_FSBI_0_0_FIELD                       (_MK_SHIFT_CONST(0x1) << XUSB_CSB_BLCG_FSBI_0_0_SHIFT)
#define XUSB_CSB_BLCG_FSBI_0_0_RANGE                       0:0
#define XUSB_CSB_BLCG_FSBI_0_0_WOFFSET                     0
#define XUSB_CSB_BLCG_FSBI_0_0_DEFAULT                     (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_BLCG_FSBI_0_0_DEFAULT_MASK                (_MK_MASK_CONST(0x1)
#define XUSB_CSB_BLCG_FSBI_0_0_SW_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_BLCG_FSBI_0_0_SW_DEFAULT_MASK             (_MK_MASK_CONST(0x1)
#define XUSB_CSB_BLCG_FSBI_0_0_ENABLED                     _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_BLCG_FSBI_0_0_DISABLED                    _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_BLCG_FSPI_0                               _MK_ADDR_CONST(0x0010021C)
#define XUSB_CSB_BLCG_FSPI_0_SECURE                        0
#define XUSB_CSB_BLCG_FSPI_0_WORD_COUNT                    1
#define XUSB_CSB_BLCG_FSPI_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define XUSB_CSB_BLCG_FSPI_0_RESET_MASK                    _MK_MASK_CONST(0x111)
#define XUSB_CSB_BLCG_FSPI_0_SW_DEFAULT_VAL                _MK_MASK_CONST(0x0)
#define XUSB_CSB_BLCG_FSPI_0_SW_DEFAULT_MASK               _MK_MASK_CONST(0x111)
#define XUSB_CSB_BLCG_FSPI_0_READ_MASK                     _MK_MASK_CONST(0x111)
#define XUSB_CSB_BLCG_FSPI_0_WRITE_MASK                    _MK_MASK_CONST(0x111)
#define XUSB_CSB_BLCG_FSPI_0_0_SHIFT                        _MK_SHIFT_CONST(0)
#define XUSB_CSB_BLCG_FSPI_0_0_FIELD                       (_MK_SHIFT_CONST(0x1) << XUSB_CSB_BLCG_FSPI_0_0_SHIFT)
#define XUSB_CSB_BLCG_FSPI_0_0_RANGE                       0:0
#define XUSB_CSB_BLCG_FSPI_0_0_WOFFSET                     0
#define XUSB_CSB_BLCG_FSPI_0_0_DEFAULT                     (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_BLCG_FSPI_0_0_DEFAULT_MASK                (_MK_MASK_CONST(0x1)
#define XUSB_CSB_BLCG_FSPI_0_0_SW_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_BLCG_FSPI_0_0_SW_DEFAULT_MASK             (_MK_MASK_CONST(0x1)
#define XUSB_CSB_BLCG_FSPI_0_0_ENABLED                     _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_BLCG_FSPI_0_0_DISABLED                    _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_BLCG_FSPI_0_NVWRAP0_SHIFT                  _MK_SHIFT_CONST(4)
#define XUSB_CSB_BLCG_FSPI_0_NVWRAP0_FIELD                 (_MK_SHIFT_CONST(0x1) << XUSB_CSB_BLCG_FSPI_0_NVWRAP0_SHIFT)
#define XUSB_CSB_BLCG_FSPI_0_NVWRAP0_RANGE                 4:4
#define XUSB_CSB_BLCG_FSPI_0_NVWRAP0_WOFFSET               0
#define XUSB_CSB_BLCG_FSPI_0_NVWRAP0_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_BLCG_FSPI_0_NVWRAP0_DEFAULT_MASK          (_MK_MASK_CONST(0x1)
#define XUSB_CSB_BLCG_FSPI_0_NVWRAP0_SW_DEFAULT            (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_BLCG_FSPI_0_NVWRAP0_SW_DEFAULT_MASK       (_MK_MASK_CONST(0x1)
#define XUSB_CSB_BLCG_FSPI_0_NVWRAP0_ENABLED               _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_BLCG_FSPI_0_NVWRAP0_DISABLED              _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_BLCG_FSPI_0_ULPIWRAP0_SHIFT                _MK_SHIFT_CONST(8)
#define XUSB_CSB_BLCG_FSPI_0_ULPIWRAP0_FIELD               (_MK_SHIFT_CONST(0x1) << XUSB_CSB_BLCG_FSPI_0_ULPIWRAP0_SHIFT)
#define XUSB_CSB_BLCG_FSPI_0_ULPIWRAP0_RANGE               8:8
#define XUSB_CSB_BLCG_FSPI_0_ULPIWRAP0_WOFFSET             0
#define XUSB_CSB_BLCG_FSPI_0_ULPIWRAP0_DEFAULT             (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_BLCG_FSPI_0_ULPIWRAP0_DEFAULT_MASK        (_MK_MASK_CONST(0x1)
#define XUSB_CSB_BLCG_FSPI_0_ULPIWRAP0_SW_DEFAULT          (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_BLCG_FSPI_0_ULPIWRAP0_SW_DEFAULT_MASK     (_MK_MASK_CONST(0x1)
#define XUSB_CSB_BLCG_FSPI_0_ULPIWRAP0_ENABLED             _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_BLCG_FSPI_0_ULPIWRAP0_DISABLED            _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_BLCG_FESTS_0                              _MK_ADDR_CONST(0x00100220)
#define XUSB_CSB_BLCG_FESTS_0_SECURE                       0
#define XUSB_CSB_BLCG_FESTS_0_WORD_COUNT                   1
#define XUSB_CSB_BLCG_FESTS_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define XUSB_CSB_BLCG_FESTS_0_RESET_MASK                   _MK_MASK_CONST(0x0)
#define XUSB_CSB_BLCG_FESTS_0_SW_DEFAULT_VAL               _MK_MASK_CONST(0x0)
#define XUSB_CSB_BLCG_FESTS_0_SW_DEFAULT_MASK              _MK_MASK_CONST(0x0)
#define XUSB_CSB_BLCG_FESTS_0_READ_MASK                    _MK_MASK_CONST(0x200)
#define XUSB_CSB_BLCG_FESTS_0_WRITE_MASK                   _MK_MASK_CONST(0x0)
#define XUSB_CSB_BLCG_FESTS_0_MEMPOOL_B_SHIFT               _MK_SHIFT_CONST(9)
#define XUSB_CSB_BLCG_FESTS_0_MEMPOOL_B_FIELD              (_MK_SHIFT_CONST(0x1) << XUSB_CSB_BLCG_FESTS_0_MEMPOOL_B_SHIFT)
#define XUSB_CSB_BLCG_FESTS_0_MEMPOOL_B_RANGE              9:9
#define XUSB_CSB_BLCG_FESTS_0_MEMPOOL_B_WOFFSET            0
#define XUSB_CSB_BLCG_FESTS_0_MEMPOOL_B_GATED              _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_BLCG_FESTS_0_MEMPOOL_B_NOT_GATED          _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_BLCG_SSPISTS_0                            _MK_ADDR_CONST(0x00100224)
#define XUSB_CSB_BLCG_SSPISTS_0_SECURE                     0
#define XUSB_CSB_BLCG_SSPISTS_0_WORD_COUNT                 1
#define XUSB_CSB_BLCG_SSPISTS_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define XUSB_CSB_BLCG_SSPISTS_0_RESET_MASK                 _MK_MASK_CONST(0x0)
#define XUSB_CSB_BLCG_SSPISTS_0_SW_DEFAULT_VAL             _MK_MASK_CONST(0x0)
#define XUSB_CSB_BLCG_SSPISTS_0_SW_DEFAULT_MASK            _MK_MASK_CONST(0x0)
#define XUSB_CSB_BLCG_SSPISTS_0_READ_MASK                  _MK_MASK_CONST(0x10f)
#define XUSB_CSB_BLCG_SSPISTS_0_WRITE_MASK                 _MK_MASK_CONST(0x0)
#define XUSB_CSB_BLCG_SSPISTS_0_0_SHIFT                     _MK_SHIFT_CONST(0)
#define XUSB_CSB_BLCG_SSPISTS_0_0_FIELD                    (_MK_SHIFT_CONST(0x1) << XUSB_CSB_BLCG_SSPISTS_0_0_SHIFT)
#define XUSB_CSB_BLCG_SSPISTS_0_0_RANGE                    0:0
#define XUSB_CSB_BLCG_SSPISTS_0_0_WOFFSET                  0
#define XUSB_CSB_BLCG_SSPISTS_0_0_GATED                    _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_BLCG_SSPISTS_0_0_NOT_GATED                _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_BLCG_SSPISTS_0_1_SHIFT                     _MK_SHIFT_CONST(1)
#define XUSB_CSB_BLCG_SSPISTS_0_1_FIELD                    (_MK_SHIFT_CONST(0x1) << XUSB_CSB_BLCG_SSPISTS_0_1_SHIFT)
#define XUSB_CSB_BLCG_SSPISTS_0_1_RANGE                    1:1
#define XUSB_CSB_BLCG_SSPISTS_0_1_WOFFSET                  0
#define XUSB_CSB_BLCG_SSPISTS_0_1_GATED                    _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_BLCG_SSPISTS_0_1_NOT_GATED                _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_BLCG_SSPISTS_0_2_SHIFT                     _MK_SHIFT_CONST(2)
#define XUSB_CSB_BLCG_SSPISTS_0_2_FIELD                    (_MK_SHIFT_CONST(0x1) << XUSB_CSB_BLCG_SSPISTS_0_2_SHIFT)
#define XUSB_CSB_BLCG_SSPISTS_0_2_RANGE                    2:2
#define XUSB_CSB_BLCG_SSPISTS_0_2_WOFFSET                  0
#define XUSB_CSB_BLCG_SSPISTS_0_2_GATED                    _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_BLCG_SSPISTS_0_2_NOT_GATED                _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_BLCG_SSPISTS_0_3_SHIFT                     _MK_SHIFT_CONST(3)
#define XUSB_CSB_BLCG_SSPISTS_0_3_FIELD                    (_MK_SHIFT_CONST(0x1) << XUSB_CSB_BLCG_SSPISTS_0_3_SHIFT)
#define XUSB_CSB_BLCG_SSPISTS_0_3_RANGE                    3:3
#define XUSB_CSB_BLCG_SSPISTS_0_3_WOFFSET                  0
#define XUSB_CSB_BLCG_SSPISTS_0_3_GATED                    _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_BLCG_SSPISTS_0_3_NOT_GATED                _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_BLCG_SSPISTS_0_DBC_SHIFT                   _MK_SHIFT_CONST(8)
#define XUSB_CSB_BLCG_SSPISTS_0_DBC_FIELD                  (_MK_SHIFT_CONST(0x1) << XUSB_CSB_BLCG_SSPISTS_0_DBC_SHIFT)
#define XUSB_CSB_BLCG_SSPISTS_0_DBC_RANGE                  8:8
#define XUSB_CSB_BLCG_SSPISTS_0_DBC_WOFFSET                0
#define XUSB_CSB_BLCG_SSPISTS_0_DBC_GATED                  _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_BLCG_SSPISTS_0_DBC_NOT_GATED              _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_BLCG_SSBISTS_0                            _MK_ADDR_CONST(0x00100228)
#define XUSB_CSB_BLCG_SSBISTS_0_SECURE                     0
#define XUSB_CSB_BLCG_SSBISTS_0_WORD_COUNT                 1
#define XUSB_CSB_BLCG_SSBISTS_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define XUSB_CSB_BLCG_SSBISTS_0_RESET_MASK                 _MK_MASK_CONST(0x0)
#define XUSB_CSB_BLCG_SSBISTS_0_SW_DEFAULT_VAL             _MK_MASK_CONST(0x0)
#define XUSB_CSB_BLCG_SSBISTS_0_SW_DEFAULT_MASK            _MK_MASK_CONST(0x0)
#define XUSB_CSB_BLCG_SSBISTS_0_READ_MASK                  _MK_MASK_CONST(0x10f)
#define XUSB_CSB_BLCG_SSBISTS_0_WRITE_MASK                 _MK_MASK_CONST(0x0)
#define XUSB_CSB_BLCG_SSBISTS_0_0_SHIFT                     _MK_SHIFT_CONST(0)
#define XUSB_CSB_BLCG_SSBISTS_0_0_FIELD                    (_MK_SHIFT_CONST(0x1) << XUSB_CSB_BLCG_SSBISTS_0_0_SHIFT)
#define XUSB_CSB_BLCG_SSBISTS_0_0_RANGE                    0:0
#define XUSB_CSB_BLCG_SSBISTS_0_0_WOFFSET                  0
#define XUSB_CSB_BLCG_SSBISTS_0_0_GATED                    _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_BLCG_SSBISTS_0_0_NOT_GATED                _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_BLCG_SSBISTS_0_1_SHIFT                     _MK_SHIFT_CONST(1)
#define XUSB_CSB_BLCG_SSBISTS_0_1_FIELD                    (_MK_SHIFT_CONST(0x1) << XUSB_CSB_BLCG_SSBISTS_0_1_SHIFT)
#define XUSB_CSB_BLCG_SSBISTS_0_1_RANGE                    1:1
#define XUSB_CSB_BLCG_SSBISTS_0_1_WOFFSET                  0
#define XUSB_CSB_BLCG_SSBISTS_0_1_GATED                    _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_BLCG_SSBISTS_0_1_NOT_GATED                _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_BLCG_SSBISTS_0_2_SHIFT                     _MK_SHIFT_CONST(2)
#define XUSB_CSB_BLCG_SSBISTS_0_2_FIELD                    (_MK_SHIFT_CONST(0x1) << XUSB_CSB_BLCG_SSBISTS_0_2_SHIFT)
#define XUSB_CSB_BLCG_SSBISTS_0_2_RANGE                    2:2
#define XUSB_CSB_BLCG_SSBISTS_0_2_WOFFSET                  0
#define XUSB_CSB_BLCG_SSBISTS_0_2_GATED                    _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_BLCG_SSBISTS_0_2_NOT_GATED                _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_BLCG_SSBISTS_0_3_SHIFT                     _MK_SHIFT_CONST(3)
#define XUSB_CSB_BLCG_SSBISTS_0_3_FIELD                    (_MK_SHIFT_CONST(0x1) << XUSB_CSB_BLCG_SSBISTS_0_3_SHIFT)
#define XUSB_CSB_BLCG_SSBISTS_0_3_RANGE                    3:3
#define XUSB_CSB_BLCG_SSBISTS_0_3_WOFFSET                  0
#define XUSB_CSB_BLCG_SSBISTS_0_3_GATED                    _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_BLCG_SSBISTS_0_3_NOT_GATED                _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_BLCG_SSBISTS_0_DBC_SHIFT                   _MK_SHIFT_CONST(8)
#define XUSB_CSB_BLCG_SSBISTS_0_DBC_FIELD                  (_MK_SHIFT_CONST(0x1) << XUSB_CSB_BLCG_SSBISTS_0_DBC_SHIFT)
#define XUSB_CSB_BLCG_SSBISTS_0_DBC_RANGE                  8:8
#define XUSB_CSB_BLCG_SSBISTS_0_DBC_WOFFSET                0
#define XUSB_CSB_BLCG_SSBISTS_0_DBC_GATED                  _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_BLCG_SSBISTS_0_DBC_NOT_GATED              _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_BLCG_HSBISTS_0                            _MK_ADDR_CONST(0x00100230)
#define XUSB_CSB_BLCG_HSBISTS_0_SECURE                     0
#define XUSB_CSB_BLCG_HSBISTS_0_WORD_COUNT                 1
#define XUSB_CSB_BLCG_HSBISTS_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define XUSB_CSB_BLCG_HSBISTS_0_RESET_MASK                 _MK_MASK_CONST(0x0)
#define XUSB_CSB_BLCG_HSBISTS_0_SW_DEFAULT_VAL             _MK_MASK_CONST(0x0)
#define XUSB_CSB_BLCG_HSBISTS_0_SW_DEFAULT_MASK            _MK_MASK_CONST(0x0)
#define XUSB_CSB_BLCG_HSBISTS_0_READ_MASK                  _MK_MASK_CONST(0x1)
#define XUSB_CSB_BLCG_HSBISTS_0_WRITE_MASK                 _MK_MASK_CONST(0x0)
#define XUSB_CSB_BLCG_HSBISTS_0_0_SHIFT                     _MK_SHIFT_CONST(0)
#define XUSB_CSB_BLCG_HSBISTS_0_0_FIELD                    (_MK_SHIFT_CONST(0x1) << XUSB_CSB_BLCG_HSBISTS_0_0_SHIFT)
#define XUSB_CSB_BLCG_HSBISTS_0_0_RANGE                    0:0
#define XUSB_CSB_BLCG_HSBISTS_0_0_WOFFSET                  0
#define XUSB_CSB_BLCG_HSBISTS_0_0_GATED                    _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_BLCG_HSBISTS_0_0_NOT_GATED                _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_BLCG_HSPISTS_0                            _MK_ADDR_CONST(0x00100234)
#define XUSB_CSB_BLCG_HSPISTS_0_SECURE                     0
#define XUSB_CSB_BLCG_HSPISTS_0_WORD_COUNT                 1
#define XUSB_CSB_BLCG_HSPISTS_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define XUSB_CSB_BLCG_HSPISTS_0_RESET_MASK                 _MK_MASK_CONST(0x0)
#define XUSB_CSB_BLCG_HSPISTS_0_SW_DEFAULT_VAL             _MK_MASK_CONST(0x0)
#define XUSB_CSB_BLCG_HSPISTS_0_SW_DEFAULT_MASK            _MK_MASK_CONST(0x0)
#define XUSB_CSB_BLCG_HSPISTS_0_READ_MASK                  _MK_MASK_CONST(0x18131)
#define XUSB_CSB_BLCG_HSPISTS_0_WRITE_MASK                 _MK_MASK_CONST(0x0)
#define XUSB_CSB_BLCG_HSPISTS_0_0_SHIFT                     _MK_SHIFT_CONST(0)
#define XUSB_CSB_BLCG_HSPISTS_0_0_FIELD                    (_MK_SHIFT_CONST(0x1) << XUSB_CSB_BLCG_HSPISTS_0_0_SHIFT)
#define XUSB_CSB_BLCG_HSPISTS_0_0_RANGE                    0:0
#define XUSB_CSB_BLCG_HSPISTS_0_0_WOFFSET                  0
#define XUSB_CSB_BLCG_HSPISTS_0_0_GATED                    _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_BLCG_HSPISTS_0_0_NOT_GATED                _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_BLCG_HSPISTS_0_NVWRAP0_SHIFT               _MK_SHIFT_CONST(4)
#define XUSB_CSB_BLCG_HSPISTS_0_NVWRAP0_FIELD              (_MK_SHIFT_CONST(0x1) << XUSB_CSB_BLCG_HSPISTS_0_NVWRAP0_SHIFT)
#define XUSB_CSB_BLCG_HSPISTS_0_NVWRAP0_RANGE              4:4
#define XUSB_CSB_BLCG_HSPISTS_0_NVWRAP0_WOFFSET            0
#define XUSB_CSB_BLCG_HSPISTS_0_NVWRAP0_GATED              _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_BLCG_HSPISTS_0_NVWRAP0_NOT_GATED          _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_BLCG_HSPISTS_0_NVWRAP0_480M_SHIFT          _MK_SHIFT_CONST(5)
#define XUSB_CSB_BLCG_HSPISTS_0_NVWRAP0_480M_FIELD         (_MK_SHIFT_CONST(0x1) << XUSB_CSB_BLCG_HSPISTS_0_NVWRAP0_480M_SHIFT)
#define XUSB_CSB_BLCG_HSPISTS_0_NVWRAP0_480M_RANGE         5:5
#define XUSB_CSB_BLCG_HSPISTS_0_NVWRAP0_480M_WOFFSET       0
#define XUSB_CSB_BLCG_HSPISTS_0_NVWRAP0_480M_GATED         _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_BLCG_HSPISTS_0_NVWRAP0_480M_NOT_GATED     _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_BLCG_HSPISTS_0_ULPIWRAP0_SHIFT             _MK_SHIFT_CONST(8)
#define XUSB_CSB_BLCG_HSPISTS_0_ULPIWRAP0_FIELD            (_MK_SHIFT_CONST(0x1) << XUSB_CSB_BLCG_HSPISTS_0_ULPIWRAP0_SHIFT)
#define XUSB_CSB_BLCG_HSPISTS_0_ULPIWRAP0_RANGE            8:8
#define XUSB_CSB_BLCG_HSPISTS_0_ULPIWRAP0_WOFFSET          0
#define XUSB_CSB_BLCG_HSPISTS_0_ULPIWRAP0_GATED            _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_BLCG_HSPISTS_0_ULPIWRAP0_NOT_GATED        _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_BLCG_HSPISTS_0_HSICWRAP0_SHIFT             _MK_SHIFT_CONST(15)
#define XUSB_CSB_BLCG_HSPISTS_0_HSICWRAP0_FIELD            (_MK_SHIFT_CONST(0x1) << XUSB_CSB_BLCG_HSPISTS_0_HSICWRAP0_SHIFT)
#define XUSB_CSB_BLCG_HSPISTS_0_HSICWRAP0_RANGE            15:15
#define XUSB_CSB_BLCG_HSPISTS_0_HSICWRAP0_WOFFSET          0
#define XUSB_CSB_BLCG_HSPISTS_0_HSICWRAP0_GATED            _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_BLCG_HSPISTS_0_HSICWRAP0_NOT_GATED        _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_BLCG_HSPISTS_0_HSICWRAP1_SHIFT             _MK_SHIFT_CONST(16)
#define XUSB_CSB_BLCG_HSPISTS_0_HSICWRAP1_FIELD            (_MK_SHIFT_CONST(0x1) << XUSB_CSB_BLCG_HSPISTS_0_HSICWRAP1_SHIFT)
#define XUSB_CSB_BLCG_HSPISTS_0_HSICWRAP1_RANGE            16:16
#define XUSB_CSB_BLCG_HSPISTS_0_HSICWRAP1_WOFFSET          0
#define XUSB_CSB_BLCG_HSPISTS_0_HSICWRAP1_GATED            _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_BLCG_HSPISTS_0_HSICWRAP1_NOT_GATED        _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_BLCG_FSBISTS_0                            _MK_ADDR_CONST(0x00100238)
#define XUSB_CSB_BLCG_FSBISTS_0_SECURE                     0
#define XUSB_CSB_BLCG_FSBISTS_0_WORD_COUNT                 1
#define XUSB_CSB_BLCG_FSBISTS_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define XUSB_CSB_BLCG_FSBISTS_0_RESET_MASK                 _MK_MASK_CONST(0x0)
#define XUSB_CSB_BLCG_FSBISTS_0_SW_DEFAULT_VAL             _MK_MASK_CONST(0x0)
#define XUSB_CSB_BLCG_FSBISTS_0_SW_DEFAULT_MASK            _MK_MASK_CONST(0x0)
#define XUSB_CSB_BLCG_FSBISTS_0_READ_MASK                  _MK_MASK_CONST(0x1)
#define XUSB_CSB_BLCG_FSBISTS_0_WRITE_MASK                 _MK_MASK_CONST(0x0)
#define XUSB_CSB_BLCG_FSBISTS_0_0_SHIFT                     _MK_SHIFT_CONST(0)
#define XUSB_CSB_BLCG_FSBISTS_0_0_FIELD                    (_MK_SHIFT_CONST(0x1) << XUSB_CSB_BLCG_FSBISTS_0_0_SHIFT)
#define XUSB_CSB_BLCG_FSBISTS_0_0_RANGE                    0:0
#define XUSB_CSB_BLCG_FSBISTS_0_0_WOFFSET                  0
#define XUSB_CSB_BLCG_FSBISTS_0_0_GATED                    _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_BLCG_FSBISTS_0_0_NOT_GATED                _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_BLCG_FSPISTS_0                            _MK_ADDR_CONST(0x0010023C)
#define XUSB_CSB_BLCG_FSPISTS_0_SECURE                     0
#define XUSB_CSB_BLCG_FSPISTS_0_WORD_COUNT                 1
#define XUSB_CSB_BLCG_FSPISTS_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define XUSB_CSB_BLCG_FSPISTS_0_RESET_MASK                 _MK_MASK_CONST(0x0)
#define XUSB_CSB_BLCG_FSPISTS_0_SW_DEFAULT_VAL             _MK_MASK_CONST(0x0)
#define XUSB_CSB_BLCG_FSPISTS_0_SW_DEFAULT_MASK            _MK_MASK_CONST(0x0)
#define XUSB_CSB_BLCG_FSPISTS_0_READ_MASK                  _MK_MASK_CONST(0x111)
#define XUSB_CSB_BLCG_FSPISTS_0_WRITE_MASK                 _MK_MASK_CONST(0x0)
#define XUSB_CSB_BLCG_FSPISTS_0_0_SHIFT                     _MK_SHIFT_CONST(0)
#define XUSB_CSB_BLCG_FSPISTS_0_0_FIELD                    (_MK_SHIFT_CONST(0x1) << XUSB_CSB_BLCG_FSPISTS_0_0_SHIFT)
#define XUSB_CSB_BLCG_FSPISTS_0_0_RANGE                    0:0
#define XUSB_CSB_BLCG_FSPISTS_0_0_WOFFSET                  0
#define XUSB_CSB_BLCG_FSPISTS_0_0_GATED                    _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_BLCG_FSPISTS_0_0_NOT_GATED                _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_BLCG_FSPISTS_0_NVWRAP0_SHIFT               _MK_SHIFT_CONST(4)
#define XUSB_CSB_BLCG_FSPISTS_0_NVWRAP0_FIELD              (_MK_SHIFT_CONST(0x1) << XUSB_CSB_BLCG_FSPISTS_0_NVWRAP0_SHIFT)
#define XUSB_CSB_BLCG_FSPISTS_0_NVWRAP0_RANGE              4:4
#define XUSB_CSB_BLCG_FSPISTS_0_NVWRAP0_WOFFSET            0
#define XUSB_CSB_BLCG_FSPISTS_0_NVWRAP0_GATED              _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_BLCG_FSPISTS_0_NVWRAP0_NOT_GATED          _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_BLCG_FSPISTS_0_ULPIWRAP0_SHIFT             _MK_SHIFT_CONST(8)
#define XUSB_CSB_BLCG_FSPISTS_0_ULPIWRAP0_FIELD            (_MK_SHIFT_CONST(0x1) << XUSB_CSB_BLCG_FSPISTS_0_ULPIWRAP0_SHIFT)
#define XUSB_CSB_BLCG_FSPISTS_0_ULPIWRAP0_RANGE            8:8
#define XUSB_CSB_BLCG_FSPISTS_0_ULPIWRAP0_WOFFSET          0
#define XUSB_CSB_BLCG_FSPISTS_0_ULPIWRAP0_GATED            _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_BLCG_FSPISTS_0_ULPIWRAP0_NOT_GATED        _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_BLCG_PLL_0                                _MK_ADDR_CONST(0x00100240)
#define XUSB_CSB_BLCG_PLL_0_SECURE                         0
#define XUSB_CSB_BLCG_PLL_0_WORD_COUNT                     1
#define XUSB_CSB_BLCG_PLL_0_RESET_VAL                      _MK_MASK_CONST(0x0)
#define XUSB_CSB_BLCG_PLL_0_RESET_MASK                     _MK_MASK_CONST(0x3)
#define XUSB_CSB_BLCG_PLL_0_SW_DEFAULT_VAL                 _MK_MASK_CONST(0x0)
#define XUSB_CSB_BLCG_PLL_0_SW_DEFAULT_MASK                _MK_MASK_CONST(0x3)
#define XUSB_CSB_BLCG_PLL_0_READ_MASK                      _MK_MASK_CONST(0x303)
#define XUSB_CSB_BLCG_PLL_0_WRITE_MASK                     _MK_MASK_CONST(0x3)
#define XUSB_CSB_BLCG_PLL_0_XUSBCOREPLL_PWRDN_SHIFT         _MK_SHIFT_CONST(0)
#define XUSB_CSB_BLCG_PLL_0_XUSBCOREPLL_PWRDN_FIELD        (_MK_SHIFT_CONST(0x1) << XUSB_CSB_BLCG_PLL_0_XUSBCOREPLL_PWRDN_SHIFT)
#define XUSB_CSB_BLCG_PLL_0_XUSBCOREPLL_PWRDN_RANGE        0:0
#define XUSB_CSB_BLCG_PLL_0_XUSBCOREPLL_PWRDN_WOFFSET      0
#define XUSB_CSB_BLCG_PLL_0_XUSBCOREPLL_PWRDN_DEFAULT      (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_BLCG_PLL_0_XUSBCOREPLL_PWRDN_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_CSB_BLCG_PLL_0_XUSBCOREPLL_PWRDN_SW_DEFAULT   (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_BLCG_PLL_0_XUSBCOREPLL_PWRDN_SW_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_CSB_BLCG_PLL_0_XUSBCOREPLL_PWRDN_FALSE        _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_BLCG_PLL_0_XUSBCOREPLL_PWRDN_TRUE         _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_BLCG_PLL_0_XUSBIOPLL_PWRDN_SHIFT           _MK_SHIFT_CONST(1)
#define XUSB_CSB_BLCG_PLL_0_XUSBIOPLL_PWRDN_FIELD          (_MK_SHIFT_CONST(0x1) << XUSB_CSB_BLCG_PLL_0_XUSBIOPLL_PWRDN_SHIFT)
#define XUSB_CSB_BLCG_PLL_0_XUSBIOPLL_PWRDN_RANGE          1:1
#define XUSB_CSB_BLCG_PLL_0_XUSBIOPLL_PWRDN_WOFFSET        0
#define XUSB_CSB_BLCG_PLL_0_XUSBIOPLL_PWRDN_DEFAULT        (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_BLCG_PLL_0_XUSBIOPLL_PWRDN_DEFAULT_MASK   (_MK_MASK_CONST(0x1)
#define XUSB_CSB_BLCG_PLL_0_XUSBIOPLL_PWRDN_SW_DEFAULT     (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_BLCG_PLL_0_XUSBIOPLL_PWRDN_SW_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_CSB_BLCG_PLL_0_XUSBIOPLL_PWRDN_FALSE          _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_BLCG_PLL_0_XUSBIOPLL_PWRDN_TRUE           _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_BLCG_PLL_0_XUSBCOREPLL_STS_SHIFT           _MK_SHIFT_CONST(8)
#define XUSB_CSB_BLCG_PLL_0_XUSBCOREPLL_STS_FIELD          (_MK_SHIFT_CONST(0x1) << XUSB_CSB_BLCG_PLL_0_XUSBCOREPLL_STS_SHIFT)
#define XUSB_CSB_BLCG_PLL_0_XUSBCOREPLL_STS_RANGE          8:8
#define XUSB_CSB_BLCG_PLL_0_XUSBCOREPLL_STS_WOFFSET        0
#define XUSB_CSB_BLCG_PLL_0_XUSBCOREPLL_STS_ON             _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_BLCG_PLL_0_XUSBCOREPLL_STS_OFF            _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_BLCG_PLL_0_XUSBIOPLL_STS_SHIFT             _MK_SHIFT_CONST(9)
#define XUSB_CSB_BLCG_PLL_0_XUSBIOPLL_STS_FIELD            (_MK_SHIFT_CONST(0x1) << XUSB_CSB_BLCG_PLL_0_XUSBIOPLL_STS_SHIFT)
#define XUSB_CSB_BLCG_PLL_0_XUSBIOPLL_STS_RANGE            9:9
#define XUSB_CSB_BLCG_PLL_0_XUSBIOPLL_STS_WOFFSET          0
#define XUSB_CSB_BLCG_PLL_0_XUSBIOPLL_STS_ON               _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_BLCG_PLL_0_XUSBIOPLL_STS_OFF              _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_CLKSEL_0                                  _MK_ADDR_CONST(0x00100244)
#define XUSB_CSB_CLKSEL_0_SECURE                           0
#define XUSB_CSB_CLKSEL_0_WORD_COUNT                       1
#define XUSB_CSB_CLKSEL_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define XUSB_CSB_CLKSEL_0_RESET_MASK                       _MK_MASK_CONST(0x70707)
#define XUSB_CSB_CLKSEL_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define XUSB_CSB_CLKSEL_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x70707)
#define XUSB_CSB_CLKSEL_0_READ_MASK                        _MK_MASK_CONST(0x70707)
#define XUSB_CSB_CLKSEL_0_WRITE_MASK                       _MK_MASK_CONST(0x70707)
#define XUSB_CSB_CLKSEL_0_FALCON_CLK_SHIFT                  _MK_SHIFT_CONST(0)
#define XUSB_CSB_CLKSEL_0_FALCON_CLK_FIELD                 (_MK_SHIFT_CONST(0x7) << XUSB_CSB_CLKSEL_0_FALCON_CLK_SHIFT)
#define XUSB_CSB_CLKSEL_0_FALCON_CLK_RANGE                 2:0
#define XUSB_CSB_CLKSEL_0_FALCON_CLK_WOFFSET               0
#define XUSB_CSB_CLKSEL_0_FALCON_CLK_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_CLKSEL_0_FALCON_CLK_DEFAULT_MASK          (_MK_MASK_CONST(0x7)
#define XUSB_CSB_CLKSEL_0_FALCON_CLK_SW_DEFAULT            (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_CLKSEL_0_FALCON_CLK_SW_DEFAULT_MASK       (_MK_MASK_CONST(0x7)
#define XUSB_CSB_CLKSEL_0_FALCON_CLK_COREPLL_450MHZ        _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_CLKSEL_0_FALCON_CLK_COREPLL_225MHZ        _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_CLKSEL_0_FALCON_CLK_XREFPLL0_600MHZ       _MK_ENUM_CONST(0x00000002)
#define XUSB_CSB_CLKSEL_0_FALCON_CLK_25MHZ                 _MK_ENUM_CONST(0x00000003)
#define XUSB_CSB_CLKSEL_0_SS_CLK_SHIFT                      _MK_SHIFT_CONST(8)
#define XUSB_CSB_CLKSEL_0_SS_CLK_FIELD                     (_MK_SHIFT_CONST(0x7) << XUSB_CSB_CLKSEL_0_SS_CLK_SHIFT)
#define XUSB_CSB_CLKSEL_0_SS_CLK_RANGE                     10:8
#define XUSB_CSB_CLKSEL_0_SS_CLK_WOFFSET                   0
#define XUSB_CSB_CLKSEL_0_SS_CLK_DEFAULT                   (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_CLKSEL_0_SS_CLK_DEFAULT_MASK              (_MK_MASK_CONST(0x7)
#define XUSB_CSB_CLKSEL_0_SS_CLK_SW_DEFAULT                (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_CLKSEL_0_SS_CLK_SW_DEFAULT_MASK           (_MK_MASK_CONST(0x7)
#define XUSB_CSB_CLKSEL_0_SS_CLK_U2PLL_120MHZ              _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_CLKSEL_0_SS_CLK_XREFPLL0_120MHZ           _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_CLKSEL_0_SS_CLK_25MHZ                     _MK_ENUM_CONST(0x00000002)
#define XUSB_CSB_CLKSEL_0_CORE_CLK_SHIFT                    _MK_SHIFT_CONST(16)
#define XUSB_CSB_CLKSEL_0_CORE_CLK_FIELD                   (_MK_SHIFT_CONST(0x7) << XUSB_CSB_CLKSEL_0_CORE_CLK_SHIFT)
#define XUSB_CSB_CLKSEL_0_CORE_CLK_RANGE                   18:16
#define XUSB_CSB_CLKSEL_0_CORE_CLK_WOFFSET                 0
#define XUSB_CSB_CLKSEL_0_CORE_CLK_DEFAULT                 (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_CLKSEL_0_CORE_CLK_DEFAULT_MASK            (_MK_MASK_CONST(0x7)
#define XUSB_CSB_CLKSEL_0_CORE_CLK_SW_DEFAULT              (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_CLKSEL_0_CORE_CLK_SW_DEFAULT_MASK         (_MK_MASK_CONST(0x7)
#define XUSB_CSB_CLKSEL_0_CORE_CLK_COREPLL_150MHZ          _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_CLKSEL_0_CORE_CLK_COREPLL_75MHZ           _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_CLKSEL_0_CORE_CLK_25MHZ                   _MK_ENUM_CONST(0x00000002)
#define XUSB_CSB_CSB_RST_BAR0_0                            _MK_ADDR_CONST(0x00100400)
#define XUSB_CSB_CSB_RST_BAR0_0_SECURE                     0
#define XUSB_CSB_CSB_RST_BAR0_0_WORD_COUNT                 1
#define XUSB_CSB_CSB_RST_BAR0_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define XUSB_CSB_CSB_RST_BAR0_0_RESET_MASK                 _MK_MASK_CONST(0x3)
#define XUSB_CSB_CSB_RST_BAR0_0_SW_DEFAULT_VAL             _MK_MASK_CONST(0x0)
#define XUSB_CSB_CSB_RST_BAR0_0_SW_DEFAULT_MASK            _MK_MASK_CONST(0x3)
#define XUSB_CSB_CSB_RST_BAR0_0_READ_MASK                  _MK_MASK_CONST(0x3)
#define XUSB_CSB_CSB_RST_BAR0_0_WRITE_MASK                 _MK_MASK_CONST(0x3)
#define XUSB_CSB_CSB_RST_BAR0_0_HCRST_SHIFT                 _MK_SHIFT_CONST(0)
#define XUSB_CSB_CSB_RST_BAR0_0_HCRST_FIELD                (_MK_SHIFT_CONST(0x1) << XUSB_CSB_CSB_RST_BAR0_0_HCRST_SHIFT)
#define XUSB_CSB_CSB_RST_BAR0_0_HCRST_RANGE                0:0
#define XUSB_CSB_CSB_RST_BAR0_0_HCRST_WOFFSET              0
#define XUSB_CSB_CSB_RST_BAR0_0_HCRST_DEFAULT              (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_CSB_RST_BAR0_0_HCRST_DEFAULT_MASK         (_MK_MASK_CONST(0x1)
#define XUSB_CSB_CSB_RST_BAR0_0_HCRST_SW_DEFAULT           (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_CSB_RST_BAR0_0_HCRST_SW_DEFAULT_MASK      (_MK_MASK_CONST(0x1)
#define XUSB_CSB_CSB_RST_BAR0_0_HCRST_NOT_PENDING          _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_CSB_RST_BAR0_0_HCRST_PENDING              _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_CSB_RST_BAR0_0_HCRST_SET                  _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_CSB_RST_BAR0_0_LHCRST_SHIFT                _MK_SHIFT_CONST(1)
#define XUSB_CSB_CSB_RST_BAR0_0_LHCRST_FIELD               (_MK_SHIFT_CONST(0x1) << XUSB_CSB_CSB_RST_BAR0_0_LHCRST_SHIFT)
#define XUSB_CSB_CSB_RST_BAR0_0_LHCRST_RANGE               1:1
#define XUSB_CSB_CSB_RST_BAR0_0_LHCRST_WOFFSET             0
#define XUSB_CSB_CSB_RST_BAR0_0_LHCRST_DEFAULT             (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_CSB_RST_BAR0_0_LHCRST_DEFAULT_MASK        (_MK_MASK_CONST(0x1)
#define XUSB_CSB_CSB_RST_BAR0_0_LHCRST_SW_DEFAULT          (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_CSB_RST_BAR0_0_LHCRST_SW_DEFAULT_MASK     (_MK_MASK_CONST(0x1)
#define XUSB_CSB_CSB_RST_BAR0_0_LHCRST_NOT_PENDING         _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_CSB_RST_BAR0_0_LHCRST_PENDING             _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_CSB_RST_BAR0_0_LHCRST_SET                 _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_CSB_RST_SSBI_0                            _MK_ADDR_CONST(0x00100404)
#define XUSB_CSB_CSB_RST_SSBI_0_SECURE                     0
#define XUSB_CSB_CSB_RST_SSBI_0_WORD_COUNT                 1
#define XUSB_CSB_CSB_RST_SSBI_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define XUSB_CSB_CSB_RST_SSBI_0_RESET_MASK                 _MK_MASK_CONST(0xf)
#define XUSB_CSB_CSB_RST_SSBI_0_SW_DEFAULT_VAL             _MK_MASK_CONST(0x0)
#define XUSB_CSB_CSB_RST_SSBI_0_SW_DEFAULT_MASK            _MK_MASK_CONST(0xf)
#define XUSB_CSB_CSB_RST_SSBI_0_READ_MASK                  _MK_MASK_CONST(0xf)
#define XUSB_CSB_CSB_RST_SSBI_0_WRITE_MASK                 _MK_MASK_CONST(0xf)
#define XUSB_CSB_CSB_RST_SSBI_0_0_SHIFT                     _MK_SHIFT_CONST(0)
#define XUSB_CSB_CSB_RST_SSBI_0_0_FIELD                    (_MK_SHIFT_CONST(0x1) << XUSB_CSB_CSB_RST_SSBI_0_0_SHIFT)
#define XUSB_CSB_CSB_RST_SSBI_0_0_RANGE                    0:0
#define XUSB_CSB_CSB_RST_SSBI_0_0_WOFFSET                  0
#define XUSB_CSB_CSB_RST_SSBI_0_0_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_CSB_RST_SSBI_0_0_DEFAULT_MASK             (_MK_MASK_CONST(0x1)
#define XUSB_CSB_CSB_RST_SSBI_0_0_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_CSB_RST_SSBI_0_0_SW_DEFAULT_MASK          (_MK_MASK_CONST(0x1)
#define XUSB_CSB_CSB_RST_SSBI_0_0_NOT_PENDING              _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_CSB_RST_SSBI_0_0_PENDING                  _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_CSB_RST_SSBI_0_0_SET                      _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_CSB_RST_SSBI_0_1_SHIFT                     _MK_SHIFT_CONST(1)
#define XUSB_CSB_CSB_RST_SSBI_0_1_FIELD                    (_MK_SHIFT_CONST(0x1) << XUSB_CSB_CSB_RST_SSBI_0_1_SHIFT)
#define XUSB_CSB_CSB_RST_SSBI_0_1_RANGE                    1:1
#define XUSB_CSB_CSB_RST_SSBI_0_1_WOFFSET                  0
#define XUSB_CSB_CSB_RST_SSBI_0_1_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_CSB_RST_SSBI_0_1_DEFAULT_MASK             (_MK_MASK_CONST(0x1)
#define XUSB_CSB_CSB_RST_SSBI_0_1_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_CSB_RST_SSBI_0_1_SW_DEFAULT_MASK          (_MK_MASK_CONST(0x1)
#define XUSB_CSB_CSB_RST_SSBI_0_1_NOT_PENDING              _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_CSB_RST_SSBI_0_1_PENDING                  _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_CSB_RST_SSBI_0_1_SET                      _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_CSB_RST_SSBI_0_2_SHIFT                     _MK_SHIFT_CONST(2)
#define XUSB_CSB_CSB_RST_SSBI_0_2_FIELD                    (_MK_SHIFT_CONST(0x1) << XUSB_CSB_CSB_RST_SSBI_0_2_SHIFT)
#define XUSB_CSB_CSB_RST_SSBI_0_2_RANGE                    2:2
#define XUSB_CSB_CSB_RST_SSBI_0_2_WOFFSET                  0
#define XUSB_CSB_CSB_RST_SSBI_0_2_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_CSB_RST_SSBI_0_2_DEFAULT_MASK             (_MK_MASK_CONST(0x1)
#define XUSB_CSB_CSB_RST_SSBI_0_2_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_CSB_RST_SSBI_0_2_SW_DEFAULT_MASK          (_MK_MASK_CONST(0x1)
#define XUSB_CSB_CSB_RST_SSBI_0_2_NOT_PENDING              _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_CSB_RST_SSBI_0_2_PENDING                  _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_CSB_RST_SSBI_0_2_SET                      _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_CSB_RST_SSBI_0_3_SHIFT                     _MK_SHIFT_CONST(3)
#define XUSB_CSB_CSB_RST_SSBI_0_3_FIELD                    (_MK_SHIFT_CONST(0x1) << XUSB_CSB_CSB_RST_SSBI_0_3_SHIFT)
#define XUSB_CSB_CSB_RST_SSBI_0_3_RANGE                    3:3
#define XUSB_CSB_CSB_RST_SSBI_0_3_WOFFSET                  0
#define XUSB_CSB_CSB_RST_SSBI_0_3_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_CSB_RST_SSBI_0_3_DEFAULT_MASK             (_MK_MASK_CONST(0x1)
#define XUSB_CSB_CSB_RST_SSBI_0_3_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_CSB_RST_SSBI_0_3_SW_DEFAULT_MASK          (_MK_MASK_CONST(0x1)
#define XUSB_CSB_CSB_RST_SSBI_0_3_NOT_PENDING              _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_CSB_RST_SSBI_0_3_PENDING                  _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_CSB_RST_SSBI_0_3_SET                      _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_CSB_RST_SSPI_0                            _MK_ADDR_CONST(0x00100408)
#define XUSB_CSB_CSB_RST_SSPI_0_SECURE                     0
#define XUSB_CSB_CSB_RST_SSPI_0_WORD_COUNT                 1
#define XUSB_CSB_CSB_RST_SSPI_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define XUSB_CSB_CSB_RST_SSPI_0_RESET_MASK                 _MK_MASK_CONST(0xf000f)
#define XUSB_CSB_CSB_RST_SSPI_0_SW_DEFAULT_VAL             _MK_MASK_CONST(0x0)
#define XUSB_CSB_CSB_RST_SSPI_0_SW_DEFAULT_MASK            _MK_MASK_CONST(0xf000f)
#define XUSB_CSB_CSB_RST_SSPI_0_READ_MASK                  _MK_MASK_CONST(0xf000f)
#define XUSB_CSB_CSB_RST_SSPI_0_WRITE_MASK                 _MK_MASK_CONST(0xf000f)
#define XUSB_CSB_CSB_RST_SSPI_0_0_SHIFT                     _MK_SHIFT_CONST(0)
#define XUSB_CSB_CSB_RST_SSPI_0_0_FIELD                    (_MK_SHIFT_CONST(0x1) << XUSB_CSB_CSB_RST_SSPI_0_0_SHIFT)
#define XUSB_CSB_CSB_RST_SSPI_0_0_RANGE                    0:0
#define XUSB_CSB_CSB_RST_SSPI_0_0_WOFFSET                  0
#define XUSB_CSB_CSB_RST_SSPI_0_0_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_CSB_RST_SSPI_0_0_DEFAULT_MASK             (_MK_MASK_CONST(0x1)
#define XUSB_CSB_CSB_RST_SSPI_0_0_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_CSB_RST_SSPI_0_0_SW_DEFAULT_MASK          (_MK_MASK_CONST(0x1)
#define XUSB_CSB_CSB_RST_SSPI_0_0_NOT_PENDING              _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_CSB_RST_SSPI_0_0_PENDING                  _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_CSB_RST_SSPI_0_0_SET                      _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_CSB_RST_SSPI_0_1_SHIFT                     _MK_SHIFT_CONST(1)
#define XUSB_CSB_CSB_RST_SSPI_0_1_FIELD                    (_MK_SHIFT_CONST(0x1) << XUSB_CSB_CSB_RST_SSPI_0_1_SHIFT)
#define XUSB_CSB_CSB_RST_SSPI_0_1_RANGE                    1:1
#define XUSB_CSB_CSB_RST_SSPI_0_1_WOFFSET                  0
#define XUSB_CSB_CSB_RST_SSPI_0_1_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_CSB_RST_SSPI_0_1_DEFAULT_MASK             (_MK_MASK_CONST(0x1)
#define XUSB_CSB_CSB_RST_SSPI_0_1_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_CSB_RST_SSPI_0_1_SW_DEFAULT_MASK          (_MK_MASK_CONST(0x1)
#define XUSB_CSB_CSB_RST_SSPI_0_1_NOT_PENDING              _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_CSB_RST_SSPI_0_1_PENDING                  _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_CSB_RST_SSPI_0_1_SET                      _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_CSB_RST_SSPI_0_2_SHIFT                     _MK_SHIFT_CONST(2)
#define XUSB_CSB_CSB_RST_SSPI_0_2_FIELD                    (_MK_SHIFT_CONST(0x1) << XUSB_CSB_CSB_RST_SSPI_0_2_SHIFT)
#define XUSB_CSB_CSB_RST_SSPI_0_2_RANGE                    2:2
#define XUSB_CSB_CSB_RST_SSPI_0_2_WOFFSET                  0
#define XUSB_CSB_CSB_RST_SSPI_0_2_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_CSB_RST_SSPI_0_2_DEFAULT_MASK             (_MK_MASK_CONST(0x1)
#define XUSB_CSB_CSB_RST_SSPI_0_2_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_CSB_RST_SSPI_0_2_SW_DEFAULT_MASK          (_MK_MASK_CONST(0x1)
#define XUSB_CSB_CSB_RST_SSPI_0_2_NOT_PENDING              _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_CSB_RST_SSPI_0_2_PENDING                  _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_CSB_RST_SSPI_0_2_SET                      _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_CSB_RST_SSPI_0_3_SHIFT                     _MK_SHIFT_CONST(3)
#define XUSB_CSB_CSB_RST_SSPI_0_3_FIELD                    (_MK_SHIFT_CONST(0x1) << XUSB_CSB_CSB_RST_SSPI_0_3_SHIFT)
#define XUSB_CSB_CSB_RST_SSPI_0_3_RANGE                    3:3
#define XUSB_CSB_CSB_RST_SSPI_0_3_WOFFSET                  0
#define XUSB_CSB_CSB_RST_SSPI_0_3_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_CSB_RST_SSPI_0_3_DEFAULT_MASK             (_MK_MASK_CONST(0x1)
#define XUSB_CSB_CSB_RST_SSPI_0_3_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_CSB_RST_SSPI_0_3_SW_DEFAULT_MASK          (_MK_MASK_CONST(0x1)
#define XUSB_CSB_CSB_RST_SSPI_0_3_NOT_PENDING              _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_CSB_RST_SSPI_0_3_PENDING                  _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_CSB_RST_SSPI_0_3_SET                      _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_CSB_RST_SSPI_0_AUX_0_SHIFT                 _MK_SHIFT_CONST(16)
#define XUSB_CSB_CSB_RST_SSPI_0_AUX_0_FIELD                (_MK_SHIFT_CONST(0x1) << XUSB_CSB_CSB_RST_SSPI_0_AUX_0_SHIFT)
#define XUSB_CSB_CSB_RST_SSPI_0_AUX_0_RANGE                16:16
#define XUSB_CSB_CSB_RST_SSPI_0_AUX_0_WOFFSET              0
#define XUSB_CSB_CSB_RST_SSPI_0_AUX_0_DEFAULT              (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_CSB_RST_SSPI_0_AUX_0_DEFAULT_MASK         (_MK_MASK_CONST(0x1)
#define XUSB_CSB_CSB_RST_SSPI_0_AUX_0_SW_DEFAULT           (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_CSB_RST_SSPI_0_AUX_0_SW_DEFAULT_MASK      (_MK_MASK_CONST(0x1)
#define XUSB_CSB_CSB_RST_SSPI_0_AUX_0_NOT_PENDING          _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_CSB_RST_SSPI_0_AUX_0_PENDING              _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_CSB_RST_SSPI_0_AUX_0_SET                  _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_CSB_RST_SSPI_0_AUX_1_SHIFT                 _MK_SHIFT_CONST(17)
#define XUSB_CSB_CSB_RST_SSPI_0_AUX_1_FIELD                (_MK_SHIFT_CONST(0x1) << XUSB_CSB_CSB_RST_SSPI_0_AUX_1_SHIFT)
#define XUSB_CSB_CSB_RST_SSPI_0_AUX_1_RANGE                17:17
#define XUSB_CSB_CSB_RST_SSPI_0_AUX_1_WOFFSET              0
#define XUSB_CSB_CSB_RST_SSPI_0_AUX_1_DEFAULT              (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_CSB_RST_SSPI_0_AUX_1_DEFAULT_MASK         (_MK_MASK_CONST(0x1)
#define XUSB_CSB_CSB_RST_SSPI_0_AUX_1_SW_DEFAULT           (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_CSB_RST_SSPI_0_AUX_1_SW_DEFAULT_MASK      (_MK_MASK_CONST(0x1)
#define XUSB_CSB_CSB_RST_SSPI_0_AUX_1_NOT_PENDING          _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_CSB_RST_SSPI_0_AUX_1_PENDING              _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_CSB_RST_SSPI_0_AUX_1_SET                  _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_CSB_RST_SSPI_0_AUX_2_SHIFT                 _MK_SHIFT_CONST(18)
#define XUSB_CSB_CSB_RST_SSPI_0_AUX_2_FIELD                (_MK_SHIFT_CONST(0x1) << XUSB_CSB_CSB_RST_SSPI_0_AUX_2_SHIFT)
#define XUSB_CSB_CSB_RST_SSPI_0_AUX_2_RANGE                18:18
#define XUSB_CSB_CSB_RST_SSPI_0_AUX_2_WOFFSET              0
#define XUSB_CSB_CSB_RST_SSPI_0_AUX_2_DEFAULT              (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_CSB_RST_SSPI_0_AUX_2_DEFAULT_MASK         (_MK_MASK_CONST(0x1)
#define XUSB_CSB_CSB_RST_SSPI_0_AUX_2_SW_DEFAULT           (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_CSB_RST_SSPI_0_AUX_2_SW_DEFAULT_MASK      (_MK_MASK_CONST(0x1)
#define XUSB_CSB_CSB_RST_SSPI_0_AUX_2_NOT_PENDING          _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_CSB_RST_SSPI_0_AUX_2_PENDING              _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_CSB_RST_SSPI_0_AUX_2_SET                  _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_CSB_RST_SSPI_0_AUX_3_SHIFT                 _MK_SHIFT_CONST(19)
#define XUSB_CSB_CSB_RST_SSPI_0_AUX_3_FIELD                (_MK_SHIFT_CONST(0x1) << XUSB_CSB_CSB_RST_SSPI_0_AUX_3_SHIFT)
#define XUSB_CSB_CSB_RST_SSPI_0_AUX_3_RANGE                19:19
#define XUSB_CSB_CSB_RST_SSPI_0_AUX_3_WOFFSET              0
#define XUSB_CSB_CSB_RST_SSPI_0_AUX_3_DEFAULT              (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_CSB_RST_SSPI_0_AUX_3_DEFAULT_MASK         (_MK_MASK_CONST(0x1)
#define XUSB_CSB_CSB_RST_SSPI_0_AUX_3_SW_DEFAULT           (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_CSB_RST_SSPI_0_AUX_3_SW_DEFAULT_MASK      (_MK_MASK_CONST(0x1)
#define XUSB_CSB_CSB_RST_SSPI_0_AUX_3_NOT_PENDING          _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_CSB_RST_SSPI_0_AUX_3_PENDING              _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_CSB_RST_SSPI_0_AUX_3_SET                  _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_CSB_RST_HSBI_0                            _MK_ADDR_CONST(0x0010040C)
#define XUSB_CSB_CSB_RST_HSBI_0_SECURE                     0
#define XUSB_CSB_CSB_RST_HSBI_0_WORD_COUNT                 1
#define XUSB_CSB_CSB_RST_HSBI_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define XUSB_CSB_CSB_RST_HSBI_0_RESET_MASK                 _MK_MASK_CONST(0x3)
#define XUSB_CSB_CSB_RST_HSBI_0_SW_DEFAULT_VAL             _MK_MASK_CONST(0x0)
#define XUSB_CSB_CSB_RST_HSBI_0_SW_DEFAULT_MASK            _MK_MASK_CONST(0x3)
#define XUSB_CSB_CSB_RST_HSBI_0_READ_MASK                  _MK_MASK_CONST(0x3)
#define XUSB_CSB_CSB_RST_HSBI_0_WRITE_MASK                 _MK_MASK_CONST(0x3)
#define XUSB_CSB_CSB_RST_HSBI_0_0_SHIFT                     _MK_SHIFT_CONST(0)
#define XUSB_CSB_CSB_RST_HSBI_0_0_FIELD                    (_MK_SHIFT_CONST(0x1) << XUSB_CSB_CSB_RST_HSBI_0_0_SHIFT)
#define XUSB_CSB_CSB_RST_HSBI_0_0_RANGE                    0:0
#define XUSB_CSB_CSB_RST_HSBI_0_0_WOFFSET                  0
#define XUSB_CSB_CSB_RST_HSBI_0_0_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_CSB_RST_HSBI_0_0_DEFAULT_MASK             (_MK_MASK_CONST(0x1)
#define XUSB_CSB_CSB_RST_HSBI_0_0_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_CSB_RST_HSBI_0_0_SW_DEFAULT_MASK          (_MK_MASK_CONST(0x1)
#define XUSB_CSB_CSB_RST_HSBI_0_0_NOT_PENDING              _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_CSB_RST_HSBI_0_0_PENDING                  _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_CSB_RST_HSBI_0_0_SET                      _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_CSB_RST_HSBI_0_1_SHIFT                     _MK_SHIFT_CONST(1)
#define XUSB_CSB_CSB_RST_HSBI_0_1_FIELD                    (_MK_SHIFT_CONST(0x1) << XUSB_CSB_CSB_RST_HSBI_0_1_SHIFT)
#define XUSB_CSB_CSB_RST_HSBI_0_1_RANGE                    1:1
#define XUSB_CSB_CSB_RST_HSBI_0_1_WOFFSET                  0
#define XUSB_CSB_CSB_RST_HSBI_0_1_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_CSB_RST_HSBI_0_1_DEFAULT_MASK             (_MK_MASK_CONST(0x1)
#define XUSB_CSB_CSB_RST_HSBI_0_1_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_CSB_RST_HSBI_0_1_SW_DEFAULT_MASK          (_MK_MASK_CONST(0x1)
#define XUSB_CSB_CSB_RST_HSBI_0_1_NOT_PENDING              _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_CSB_RST_HSBI_0_1_PENDING                  _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_CSB_RST_HSBI_0_1_SET                      _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_CSB_RST_HSPI_0                            _MK_ADDR_CONST(0x00100410)
#define XUSB_CSB_CSB_RST_HSPI_0_SECURE                     0
#define XUSB_CSB_CSB_RST_HSPI_0_WORD_COUNT                 1
#define XUSB_CSB_CSB_RST_HSPI_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define XUSB_CSB_CSB_RST_HSPI_0_RESET_MASK                 _MK_MASK_CONST(0xfff)
#define XUSB_CSB_CSB_RST_HSPI_0_SW_DEFAULT_VAL             _MK_MASK_CONST(0x0)
#define XUSB_CSB_CSB_RST_HSPI_0_SW_DEFAULT_MASK            _MK_MASK_CONST(0xfff)
#define XUSB_CSB_CSB_RST_HSPI_0_READ_MASK                  _MK_MASK_CONST(0xfff)
#define XUSB_CSB_CSB_RST_HSPI_0_WRITE_MASK                 _MK_MASK_CONST(0xfff)
#define XUSB_CSB_CSB_RST_HSPI_0_0_SHIFT                     _MK_SHIFT_CONST(0)
#define XUSB_CSB_CSB_RST_HSPI_0_0_FIELD                    (_MK_SHIFT_CONST(0x1) << XUSB_CSB_CSB_RST_HSPI_0_0_SHIFT)
#define XUSB_CSB_CSB_RST_HSPI_0_0_RANGE                    0:0
#define XUSB_CSB_CSB_RST_HSPI_0_0_WOFFSET                  0
#define XUSB_CSB_CSB_RST_HSPI_0_0_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_CSB_RST_HSPI_0_0_DEFAULT_MASK             (_MK_MASK_CONST(0x1)
#define XUSB_CSB_CSB_RST_HSPI_0_0_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_CSB_RST_HSPI_0_0_SW_DEFAULT_MASK          (_MK_MASK_CONST(0x1)
#define XUSB_CSB_CSB_RST_HSPI_0_0_NOT_PENDING              _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_CSB_RST_HSPI_0_0_PENDING                  _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_CSB_RST_HSPI_0_0_SET                      _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_CSB_RST_HSPI_0_1_SHIFT                     _MK_SHIFT_CONST(1)
#define XUSB_CSB_CSB_RST_HSPI_0_1_FIELD                    (_MK_SHIFT_CONST(0x1) << XUSB_CSB_CSB_RST_HSPI_0_1_SHIFT)
#define XUSB_CSB_CSB_RST_HSPI_0_1_RANGE                    1:1
#define XUSB_CSB_CSB_RST_HSPI_0_1_WOFFSET                  0
#define XUSB_CSB_CSB_RST_HSPI_0_1_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_CSB_RST_HSPI_0_1_DEFAULT_MASK             (_MK_MASK_CONST(0x1)
#define XUSB_CSB_CSB_RST_HSPI_0_1_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_CSB_RST_HSPI_0_1_SW_DEFAULT_MASK          (_MK_MASK_CONST(0x1)
#define XUSB_CSB_CSB_RST_HSPI_0_1_NOT_PENDING              _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_CSB_RST_HSPI_0_1_PENDING                  _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_CSB_RST_HSPI_0_1_SET                      _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_CSB_RST_HSPI_0_2_SHIFT                     _MK_SHIFT_CONST(2)
#define XUSB_CSB_CSB_RST_HSPI_0_2_FIELD                    (_MK_SHIFT_CONST(0x1) << XUSB_CSB_CSB_RST_HSPI_0_2_SHIFT)
#define XUSB_CSB_CSB_RST_HSPI_0_2_RANGE                    2:2
#define XUSB_CSB_CSB_RST_HSPI_0_2_WOFFSET                  0
#define XUSB_CSB_CSB_RST_HSPI_0_2_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_CSB_RST_HSPI_0_2_DEFAULT_MASK             (_MK_MASK_CONST(0x1)
#define XUSB_CSB_CSB_RST_HSPI_0_2_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_CSB_RST_HSPI_0_2_SW_DEFAULT_MASK          (_MK_MASK_CONST(0x1)
#define XUSB_CSB_CSB_RST_HSPI_0_2_NOT_PENDING              _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_CSB_RST_HSPI_0_2_PENDING                  _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_CSB_RST_HSPI_0_2_SET                      _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_CSB_RST_HSPI_0_3_SHIFT                     _MK_SHIFT_CONST(3)
#define XUSB_CSB_CSB_RST_HSPI_0_3_FIELD                    (_MK_SHIFT_CONST(0x1) << XUSB_CSB_CSB_RST_HSPI_0_3_SHIFT)
#define XUSB_CSB_CSB_RST_HSPI_0_3_RANGE                    3:3
#define XUSB_CSB_CSB_RST_HSPI_0_3_WOFFSET                  0
#define XUSB_CSB_CSB_RST_HSPI_0_3_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_CSB_RST_HSPI_0_3_DEFAULT_MASK             (_MK_MASK_CONST(0x1)
#define XUSB_CSB_CSB_RST_HSPI_0_3_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_CSB_RST_HSPI_0_3_SW_DEFAULT_MASK          (_MK_MASK_CONST(0x1)
#define XUSB_CSB_CSB_RST_HSPI_0_3_NOT_PENDING              _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_CSB_RST_HSPI_0_3_PENDING                  _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_CSB_RST_HSPI_0_3_SET                      _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_CSB_RST_HSPI_0_4_SHIFT                     _MK_SHIFT_CONST(4)
#define XUSB_CSB_CSB_RST_HSPI_0_4_FIELD                    (_MK_SHIFT_CONST(0x1) << XUSB_CSB_CSB_RST_HSPI_0_4_SHIFT)
#define XUSB_CSB_CSB_RST_HSPI_0_4_RANGE                    4:4
#define XUSB_CSB_CSB_RST_HSPI_0_4_WOFFSET                  0
#define XUSB_CSB_CSB_RST_HSPI_0_4_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_CSB_RST_HSPI_0_4_DEFAULT_MASK             (_MK_MASK_CONST(0x1)
#define XUSB_CSB_CSB_RST_HSPI_0_4_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_CSB_RST_HSPI_0_4_SW_DEFAULT_MASK          (_MK_MASK_CONST(0x1)
#define XUSB_CSB_CSB_RST_HSPI_0_4_NOT_PENDING              _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_CSB_RST_HSPI_0_4_PENDING                  _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_CSB_RST_HSPI_0_4_SET                      _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_CSB_RST_HSPI_0_5_SHIFT                     _MK_SHIFT_CONST(5)
#define XUSB_CSB_CSB_RST_HSPI_0_5_FIELD                    (_MK_SHIFT_CONST(0x1) << XUSB_CSB_CSB_RST_HSPI_0_5_SHIFT)
#define XUSB_CSB_CSB_RST_HSPI_0_5_RANGE                    5:5
#define XUSB_CSB_CSB_RST_HSPI_0_5_WOFFSET                  0
#define XUSB_CSB_CSB_RST_HSPI_0_5_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_CSB_RST_HSPI_0_5_DEFAULT_MASK             (_MK_MASK_CONST(0x1)
#define XUSB_CSB_CSB_RST_HSPI_0_5_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_CSB_RST_HSPI_0_5_SW_DEFAULT_MASK          (_MK_MASK_CONST(0x1)
#define XUSB_CSB_CSB_RST_HSPI_0_5_NOT_PENDING              _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_CSB_RST_HSPI_0_5_PENDING                  _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_CSB_RST_HSPI_0_5_SET                      _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_CSB_RST_HSPI_0_6_SHIFT                     _MK_SHIFT_CONST(6)
#define XUSB_CSB_CSB_RST_HSPI_0_6_FIELD                    (_MK_SHIFT_CONST(0x1) << XUSB_CSB_CSB_RST_HSPI_0_6_SHIFT)
#define XUSB_CSB_CSB_RST_HSPI_0_6_RANGE                    6:6
#define XUSB_CSB_CSB_RST_HSPI_0_6_WOFFSET                  0
#define XUSB_CSB_CSB_RST_HSPI_0_6_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_CSB_RST_HSPI_0_6_DEFAULT_MASK             (_MK_MASK_CONST(0x1)
#define XUSB_CSB_CSB_RST_HSPI_0_6_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_CSB_RST_HSPI_0_6_SW_DEFAULT_MASK          (_MK_MASK_CONST(0x1)
#define XUSB_CSB_CSB_RST_HSPI_0_6_NOT_PENDING              _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_CSB_RST_HSPI_0_6_PENDING                  _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_CSB_RST_HSPI_0_6_SET                      _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_CSB_RST_HSPI_0_7_SHIFT                     _MK_SHIFT_CONST(7)
#define XUSB_CSB_CSB_RST_HSPI_0_7_FIELD                    (_MK_SHIFT_CONST(0x1) << XUSB_CSB_CSB_RST_HSPI_0_7_SHIFT)
#define XUSB_CSB_CSB_RST_HSPI_0_7_RANGE                    7:7
#define XUSB_CSB_CSB_RST_HSPI_0_7_WOFFSET                  0
#define XUSB_CSB_CSB_RST_HSPI_0_7_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_CSB_RST_HSPI_0_7_DEFAULT_MASK             (_MK_MASK_CONST(0x1)
#define XUSB_CSB_CSB_RST_HSPI_0_7_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_CSB_RST_HSPI_0_7_SW_DEFAULT_MASK          (_MK_MASK_CONST(0x1)
#define XUSB_CSB_CSB_RST_HSPI_0_7_NOT_PENDING              _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_CSB_RST_HSPI_0_7_PENDING                  _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_CSB_RST_HSPI_0_7_SET                      _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_CSB_RST_HSPI_0_8_SHIFT                     _MK_SHIFT_CONST(8)
#define XUSB_CSB_CSB_RST_HSPI_0_8_FIELD                    (_MK_SHIFT_CONST(0x1) << XUSB_CSB_CSB_RST_HSPI_0_8_SHIFT)
#define XUSB_CSB_CSB_RST_HSPI_0_8_RANGE                    8:8
#define XUSB_CSB_CSB_RST_HSPI_0_8_WOFFSET                  0
#define XUSB_CSB_CSB_RST_HSPI_0_8_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_CSB_RST_HSPI_0_8_DEFAULT_MASK             (_MK_MASK_CONST(0x1)
#define XUSB_CSB_CSB_RST_HSPI_0_8_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_CSB_RST_HSPI_0_8_SW_DEFAULT_MASK          (_MK_MASK_CONST(0x1)
#define XUSB_CSB_CSB_RST_HSPI_0_8_NOT_PENDING              _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_CSB_RST_HSPI_0_8_PENDING                  _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_CSB_RST_HSPI_0_8_SET                      _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_CSB_RST_HSPI_0_9_SHIFT                     _MK_SHIFT_CONST(9)
#define XUSB_CSB_CSB_RST_HSPI_0_9_FIELD                    (_MK_SHIFT_CONST(0x1) << XUSB_CSB_CSB_RST_HSPI_0_9_SHIFT)
#define XUSB_CSB_CSB_RST_HSPI_0_9_RANGE                    9:9
#define XUSB_CSB_CSB_RST_HSPI_0_9_WOFFSET                  0
#define XUSB_CSB_CSB_RST_HSPI_0_9_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_CSB_RST_HSPI_0_9_DEFAULT_MASK             (_MK_MASK_CONST(0x1)
#define XUSB_CSB_CSB_RST_HSPI_0_9_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_CSB_RST_HSPI_0_9_SW_DEFAULT_MASK          (_MK_MASK_CONST(0x1)
#define XUSB_CSB_CSB_RST_HSPI_0_9_NOT_PENDING              _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_CSB_RST_HSPI_0_9_PENDING                  _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_CSB_RST_HSPI_0_9_SET                      _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_CSB_RST_HSPI_0_10_SHIFT                    _MK_SHIFT_CONST(10)
#define XUSB_CSB_CSB_RST_HSPI_0_10_FIELD                   (_MK_SHIFT_CONST(0x1) << XUSB_CSB_CSB_RST_HSPI_0_10_SHIFT)
#define XUSB_CSB_CSB_RST_HSPI_0_10_RANGE                   10:10
#define XUSB_CSB_CSB_RST_HSPI_0_10_WOFFSET                 0
#define XUSB_CSB_CSB_RST_HSPI_0_10_DEFAULT                 (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_CSB_RST_HSPI_0_10_DEFAULT_MASK            (_MK_MASK_CONST(0x1)
#define XUSB_CSB_CSB_RST_HSPI_0_10_SW_DEFAULT              (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_CSB_RST_HSPI_0_10_SW_DEFAULT_MASK         (_MK_MASK_CONST(0x1)
#define XUSB_CSB_CSB_RST_HSPI_0_10_NOT_PENDING             _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_CSB_RST_HSPI_0_10_PENDING                 _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_CSB_RST_HSPI_0_10_SET                     _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_CSB_RST_HSPI_0_11_SHIFT                    _MK_SHIFT_CONST(11)
#define XUSB_CSB_CSB_RST_HSPI_0_11_FIELD                   (_MK_SHIFT_CONST(0x1) << XUSB_CSB_CSB_RST_HSPI_0_11_SHIFT)
#define XUSB_CSB_CSB_RST_HSPI_0_11_RANGE                   11:11
#define XUSB_CSB_CSB_RST_HSPI_0_11_WOFFSET                 0
#define XUSB_CSB_CSB_RST_HSPI_0_11_DEFAULT                 (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_CSB_RST_HSPI_0_11_DEFAULT_MASK            (_MK_MASK_CONST(0x1)
#define XUSB_CSB_CSB_RST_HSPI_0_11_SW_DEFAULT              (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_CSB_RST_HSPI_0_11_SW_DEFAULT_MASK         (_MK_MASK_CONST(0x1)
#define XUSB_CSB_CSB_RST_HSPI_0_11_NOT_PENDING             _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_CSB_RST_HSPI_0_11_PENDING                 _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_CSB_RST_HSPI_0_11_SET                     _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_CSB_RST_FSBI_0                            _MK_ADDR_CONST(0x00100414)
#define XUSB_CSB_CSB_RST_FSBI_0_SECURE                     0
#define XUSB_CSB_CSB_RST_FSBI_0_WORD_COUNT                 1
#define XUSB_CSB_CSB_RST_FSBI_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define XUSB_CSB_CSB_RST_FSBI_0_RESET_MASK                 _MK_MASK_CONST(0x3)
#define XUSB_CSB_CSB_RST_FSBI_0_SW_DEFAULT_VAL             _MK_MASK_CONST(0x0)
#define XUSB_CSB_CSB_RST_FSBI_0_SW_DEFAULT_MASK            _MK_MASK_CONST(0x3)
#define XUSB_CSB_CSB_RST_FSBI_0_READ_MASK                  _MK_MASK_CONST(0x3)
#define XUSB_CSB_CSB_RST_FSBI_0_WRITE_MASK                 _MK_MASK_CONST(0x3)
#define XUSB_CSB_CSB_RST_FSBI_0_0_SHIFT                     _MK_SHIFT_CONST(0)
#define XUSB_CSB_CSB_RST_FSBI_0_0_FIELD                    (_MK_SHIFT_CONST(0x1) << XUSB_CSB_CSB_RST_FSBI_0_0_SHIFT)
#define XUSB_CSB_CSB_RST_FSBI_0_0_RANGE                    0:0
#define XUSB_CSB_CSB_RST_FSBI_0_0_WOFFSET                  0
#define XUSB_CSB_CSB_RST_FSBI_0_0_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_CSB_RST_FSBI_0_0_DEFAULT_MASK             (_MK_MASK_CONST(0x1)
#define XUSB_CSB_CSB_RST_FSBI_0_0_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_CSB_RST_FSBI_0_0_SW_DEFAULT_MASK          (_MK_MASK_CONST(0x1)
#define XUSB_CSB_CSB_RST_FSBI_0_0_NOT_PENDING              _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_CSB_RST_FSBI_0_0_PENDING                  _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_CSB_RST_FSBI_0_0_SET                      _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_CSB_RST_FSBI_0_1_SHIFT                     _MK_SHIFT_CONST(1)
#define XUSB_CSB_CSB_RST_FSBI_0_1_FIELD                    (_MK_SHIFT_CONST(0x1) << XUSB_CSB_CSB_RST_FSBI_0_1_SHIFT)
#define XUSB_CSB_CSB_RST_FSBI_0_1_RANGE                    1:1
#define XUSB_CSB_CSB_RST_FSBI_0_1_WOFFSET                  0
#define XUSB_CSB_CSB_RST_FSBI_0_1_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_CSB_RST_FSBI_0_1_DEFAULT_MASK             (_MK_MASK_CONST(0x1)
#define XUSB_CSB_CSB_RST_FSBI_0_1_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_CSB_RST_FSBI_0_1_SW_DEFAULT_MASK          (_MK_MASK_CONST(0x1)
#define XUSB_CSB_CSB_RST_FSBI_0_1_NOT_PENDING              _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_CSB_RST_FSBI_0_1_PENDING                  _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_CSB_RST_FSBI_0_1_SET                      _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_CSB_RST_FSPI_0                            _MK_ADDR_CONST(0x00100418)
#define XUSB_CSB_CSB_RST_FSPI_0_SECURE                     0
#define XUSB_CSB_CSB_RST_FSPI_0_WORD_COUNT                 1
#define XUSB_CSB_CSB_RST_FSPI_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define XUSB_CSB_CSB_RST_FSPI_0_RESET_MASK                 _MK_MASK_CONST(0xfff)
#define XUSB_CSB_CSB_RST_FSPI_0_SW_DEFAULT_VAL             _MK_MASK_CONST(0x0)
#define XUSB_CSB_CSB_RST_FSPI_0_SW_DEFAULT_MASK            _MK_MASK_CONST(0xfff)
#define XUSB_CSB_CSB_RST_FSPI_0_READ_MASK                  _MK_MASK_CONST(0xfff)
#define XUSB_CSB_CSB_RST_FSPI_0_WRITE_MASK                 _MK_MASK_CONST(0xfff)
#define XUSB_CSB_CSB_RST_FSPI_0_0_SHIFT                     _MK_SHIFT_CONST(0)
#define XUSB_CSB_CSB_RST_FSPI_0_0_FIELD                    (_MK_SHIFT_CONST(0x1) << XUSB_CSB_CSB_RST_FSPI_0_0_SHIFT)
#define XUSB_CSB_CSB_RST_FSPI_0_0_RANGE                    0:0
#define XUSB_CSB_CSB_RST_FSPI_0_0_WOFFSET                  0
#define XUSB_CSB_CSB_RST_FSPI_0_0_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_CSB_RST_FSPI_0_0_DEFAULT_MASK             (_MK_MASK_CONST(0x1)
#define XUSB_CSB_CSB_RST_FSPI_0_0_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_CSB_RST_FSPI_0_0_SW_DEFAULT_MASK          (_MK_MASK_CONST(0x1)
#define XUSB_CSB_CSB_RST_FSPI_0_0_NOT_PENDING              _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_CSB_RST_FSPI_0_0_PENDING                  _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_CSB_RST_FSPI_0_0_SET                      _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_CSB_RST_FSPI_0_1_SHIFT                     _MK_SHIFT_CONST(1)
#define XUSB_CSB_CSB_RST_FSPI_0_1_FIELD                    (_MK_SHIFT_CONST(0x1) << XUSB_CSB_CSB_RST_FSPI_0_1_SHIFT)
#define XUSB_CSB_CSB_RST_FSPI_0_1_RANGE                    1:1
#define XUSB_CSB_CSB_RST_FSPI_0_1_WOFFSET                  0
#define XUSB_CSB_CSB_RST_FSPI_0_1_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_CSB_RST_FSPI_0_1_DEFAULT_MASK             (_MK_MASK_CONST(0x1)
#define XUSB_CSB_CSB_RST_FSPI_0_1_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_CSB_RST_FSPI_0_1_SW_DEFAULT_MASK          (_MK_MASK_CONST(0x1)
#define XUSB_CSB_CSB_RST_FSPI_0_1_NOT_PENDING              _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_CSB_RST_FSPI_0_1_PENDING                  _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_CSB_RST_FSPI_0_1_SET                      _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_CSB_RST_FSPI_0_2_SHIFT                     _MK_SHIFT_CONST(2)
#define XUSB_CSB_CSB_RST_FSPI_0_2_FIELD                    (_MK_SHIFT_CONST(0x1) << XUSB_CSB_CSB_RST_FSPI_0_2_SHIFT)
#define XUSB_CSB_CSB_RST_FSPI_0_2_RANGE                    2:2
#define XUSB_CSB_CSB_RST_FSPI_0_2_WOFFSET                  0
#define XUSB_CSB_CSB_RST_FSPI_0_2_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_CSB_RST_FSPI_0_2_DEFAULT_MASK             (_MK_MASK_CONST(0x1)
#define XUSB_CSB_CSB_RST_FSPI_0_2_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_CSB_RST_FSPI_0_2_SW_DEFAULT_MASK          (_MK_MASK_CONST(0x1)
#define XUSB_CSB_CSB_RST_FSPI_0_2_NOT_PENDING              _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_CSB_RST_FSPI_0_2_PENDING                  _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_CSB_RST_FSPI_0_2_SET                      _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_CSB_RST_FSPI_0_3_SHIFT                     _MK_SHIFT_CONST(3)
#define XUSB_CSB_CSB_RST_FSPI_0_3_FIELD                    (_MK_SHIFT_CONST(0x1) << XUSB_CSB_CSB_RST_FSPI_0_3_SHIFT)
#define XUSB_CSB_CSB_RST_FSPI_0_3_RANGE                    3:3
#define XUSB_CSB_CSB_RST_FSPI_0_3_WOFFSET                  0
#define XUSB_CSB_CSB_RST_FSPI_0_3_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_CSB_RST_FSPI_0_3_DEFAULT_MASK             (_MK_MASK_CONST(0x1)
#define XUSB_CSB_CSB_RST_FSPI_0_3_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_CSB_RST_FSPI_0_3_SW_DEFAULT_MASK          (_MK_MASK_CONST(0x1)
#define XUSB_CSB_CSB_RST_FSPI_0_3_NOT_PENDING              _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_CSB_RST_FSPI_0_3_PENDING                  _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_CSB_RST_FSPI_0_3_SET                      _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_CSB_RST_FSPI_0_4_SHIFT                     _MK_SHIFT_CONST(4)
#define XUSB_CSB_CSB_RST_FSPI_0_4_FIELD                    (_MK_SHIFT_CONST(0x1) << XUSB_CSB_CSB_RST_FSPI_0_4_SHIFT)
#define XUSB_CSB_CSB_RST_FSPI_0_4_RANGE                    4:4
#define XUSB_CSB_CSB_RST_FSPI_0_4_WOFFSET                  0
#define XUSB_CSB_CSB_RST_FSPI_0_4_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_CSB_RST_FSPI_0_4_DEFAULT_MASK             (_MK_MASK_CONST(0x1)
#define XUSB_CSB_CSB_RST_FSPI_0_4_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_CSB_RST_FSPI_0_4_SW_DEFAULT_MASK          (_MK_MASK_CONST(0x1)
#define XUSB_CSB_CSB_RST_FSPI_0_4_NOT_PENDING              _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_CSB_RST_FSPI_0_4_PENDING                  _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_CSB_RST_FSPI_0_4_SET                      _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_CSB_RST_FSPI_0_5_SHIFT                     _MK_SHIFT_CONST(5)
#define XUSB_CSB_CSB_RST_FSPI_0_5_FIELD                    (_MK_SHIFT_CONST(0x1) << XUSB_CSB_CSB_RST_FSPI_0_5_SHIFT)
#define XUSB_CSB_CSB_RST_FSPI_0_5_RANGE                    5:5
#define XUSB_CSB_CSB_RST_FSPI_0_5_WOFFSET                  0
#define XUSB_CSB_CSB_RST_FSPI_0_5_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_CSB_RST_FSPI_0_5_DEFAULT_MASK             (_MK_MASK_CONST(0x1)
#define XUSB_CSB_CSB_RST_FSPI_0_5_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_CSB_RST_FSPI_0_5_SW_DEFAULT_MASK          (_MK_MASK_CONST(0x1)
#define XUSB_CSB_CSB_RST_FSPI_0_5_NOT_PENDING              _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_CSB_RST_FSPI_0_5_PENDING                  _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_CSB_RST_FSPI_0_5_SET                      _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_CSB_RST_FSPI_0_6_SHIFT                     _MK_SHIFT_CONST(6)
#define XUSB_CSB_CSB_RST_FSPI_0_6_FIELD                    (_MK_SHIFT_CONST(0x1) << XUSB_CSB_CSB_RST_FSPI_0_6_SHIFT)
#define XUSB_CSB_CSB_RST_FSPI_0_6_RANGE                    6:6
#define XUSB_CSB_CSB_RST_FSPI_0_6_WOFFSET                  0
#define XUSB_CSB_CSB_RST_FSPI_0_6_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_CSB_RST_FSPI_0_6_DEFAULT_MASK             (_MK_MASK_CONST(0x1)
#define XUSB_CSB_CSB_RST_FSPI_0_6_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_CSB_RST_FSPI_0_6_SW_DEFAULT_MASK          (_MK_MASK_CONST(0x1)
#define XUSB_CSB_CSB_RST_FSPI_0_6_NOT_PENDING              _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_CSB_RST_FSPI_0_6_PENDING                  _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_CSB_RST_FSPI_0_6_SET                      _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_CSB_RST_FSPI_0_7_SHIFT                     _MK_SHIFT_CONST(7)
#define XUSB_CSB_CSB_RST_FSPI_0_7_FIELD                    (_MK_SHIFT_CONST(0x1) << XUSB_CSB_CSB_RST_FSPI_0_7_SHIFT)
#define XUSB_CSB_CSB_RST_FSPI_0_7_RANGE                    7:7
#define XUSB_CSB_CSB_RST_FSPI_0_7_WOFFSET                  0
#define XUSB_CSB_CSB_RST_FSPI_0_7_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_CSB_RST_FSPI_0_7_DEFAULT_MASK             (_MK_MASK_CONST(0x1)
#define XUSB_CSB_CSB_RST_FSPI_0_7_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_CSB_RST_FSPI_0_7_SW_DEFAULT_MASK          (_MK_MASK_CONST(0x1)
#define XUSB_CSB_CSB_RST_FSPI_0_7_NOT_PENDING              _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_CSB_RST_FSPI_0_7_PENDING                  _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_CSB_RST_FSPI_0_7_SET                      _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_CSB_RST_FSPI_0_8_SHIFT                     _MK_SHIFT_CONST(8)
#define XUSB_CSB_CSB_RST_FSPI_0_8_FIELD                    (_MK_SHIFT_CONST(0x1) << XUSB_CSB_CSB_RST_FSPI_0_8_SHIFT)
#define XUSB_CSB_CSB_RST_FSPI_0_8_RANGE                    8:8
#define XUSB_CSB_CSB_RST_FSPI_0_8_WOFFSET                  0
#define XUSB_CSB_CSB_RST_FSPI_0_8_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_CSB_RST_FSPI_0_8_DEFAULT_MASK             (_MK_MASK_CONST(0x1)
#define XUSB_CSB_CSB_RST_FSPI_0_8_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_CSB_RST_FSPI_0_8_SW_DEFAULT_MASK          (_MK_MASK_CONST(0x1)
#define XUSB_CSB_CSB_RST_FSPI_0_8_NOT_PENDING              _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_CSB_RST_FSPI_0_8_PENDING                  _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_CSB_RST_FSPI_0_8_SET                      _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_CSB_RST_FSPI_0_9_SHIFT                     _MK_SHIFT_CONST(9)
#define XUSB_CSB_CSB_RST_FSPI_0_9_FIELD                    (_MK_SHIFT_CONST(0x1) << XUSB_CSB_CSB_RST_FSPI_0_9_SHIFT)
#define XUSB_CSB_CSB_RST_FSPI_0_9_RANGE                    9:9
#define XUSB_CSB_CSB_RST_FSPI_0_9_WOFFSET                  0
#define XUSB_CSB_CSB_RST_FSPI_0_9_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_CSB_RST_FSPI_0_9_DEFAULT_MASK             (_MK_MASK_CONST(0x1)
#define XUSB_CSB_CSB_RST_FSPI_0_9_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_CSB_RST_FSPI_0_9_SW_DEFAULT_MASK          (_MK_MASK_CONST(0x1)
#define XUSB_CSB_CSB_RST_FSPI_0_9_NOT_PENDING              _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_CSB_RST_FSPI_0_9_PENDING                  _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_CSB_RST_FSPI_0_9_SET                      _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_CSB_RST_FSPI_0_10_SHIFT                    _MK_SHIFT_CONST(10)
#define XUSB_CSB_CSB_RST_FSPI_0_10_FIELD                   (_MK_SHIFT_CONST(0x1) << XUSB_CSB_CSB_RST_FSPI_0_10_SHIFT)
#define XUSB_CSB_CSB_RST_FSPI_0_10_RANGE                   10:10
#define XUSB_CSB_CSB_RST_FSPI_0_10_WOFFSET                 0
#define XUSB_CSB_CSB_RST_FSPI_0_10_DEFAULT                 (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_CSB_RST_FSPI_0_10_DEFAULT_MASK            (_MK_MASK_CONST(0x1)
#define XUSB_CSB_CSB_RST_FSPI_0_10_SW_DEFAULT              (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_CSB_RST_FSPI_0_10_SW_DEFAULT_MASK         (_MK_MASK_CONST(0x1)
#define XUSB_CSB_CSB_RST_FSPI_0_10_NOT_PENDING             _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_CSB_RST_FSPI_0_10_PENDING                 _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_CSB_RST_FSPI_0_10_SET                     _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_CSB_RST_FSPI_0_11_SHIFT                    _MK_SHIFT_CONST(11)
#define XUSB_CSB_CSB_RST_FSPI_0_11_FIELD                   (_MK_SHIFT_CONST(0x1) << XUSB_CSB_CSB_RST_FSPI_0_11_SHIFT)
#define XUSB_CSB_CSB_RST_FSPI_0_11_RANGE                   11:11
#define XUSB_CSB_CSB_RST_FSPI_0_11_WOFFSET                 0
#define XUSB_CSB_CSB_RST_FSPI_0_11_DEFAULT                 (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_CSB_RST_FSPI_0_11_DEFAULT_MASK            (_MK_MASK_CONST(0x1)
#define XUSB_CSB_CSB_RST_FSPI_0_11_SW_DEFAULT              (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_CSB_RST_FSPI_0_11_SW_DEFAULT_MASK         (_MK_MASK_CONST(0x1)
#define XUSB_CSB_CSB_RST_FSPI_0_11_NOT_PENDING             _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_CSB_RST_FSPI_0_11_PENDING                 _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_CSB_RST_FSPI_0_11_SET                     _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_CSB_RST_DBC_0                             _MK_ADDR_CONST(0x0010041C)
#define XUSB_CSB_CSB_RST_DBC_0_SECURE                      0
#define XUSB_CSB_CSB_RST_DBC_0_WORD_COUNT                  1
#define XUSB_CSB_CSB_RST_DBC_0_RESET_VAL                   _MK_MASK_CONST(0x8000)
#define XUSB_CSB_CSB_RST_DBC_0_RESET_MASK                  _MK_MASK_CONST(0xff01)
#define XUSB_CSB_CSB_RST_DBC_0_SW_DEFAULT_VAL              _MK_MASK_CONST(0x8000)
#define XUSB_CSB_CSB_RST_DBC_0_SW_DEFAULT_MASK             _MK_MASK_CONST(0xff01)
#define XUSB_CSB_CSB_RST_DBC_0_READ_MASK                   _MK_MASK_CONST(0xff01)
#define XUSB_CSB_CSB_RST_DBC_0_WRITE_MASK                  _MK_MASK_CONST(0xff01)
#define XUSB_CSB_CSB_RST_DBC_0_RST_SHIFT                    _MK_SHIFT_CONST(0)
#define XUSB_CSB_CSB_RST_DBC_0_RST_FIELD                   (_MK_SHIFT_CONST(0x1) << XUSB_CSB_CSB_RST_DBC_0_RST_SHIFT)
#define XUSB_CSB_CSB_RST_DBC_0_RST_RANGE                   0:0
#define XUSB_CSB_CSB_RST_DBC_0_RST_WOFFSET                 0
#define XUSB_CSB_CSB_RST_DBC_0_RST_DEFAULT                 (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_CSB_RST_DBC_0_RST_DEFAULT_MASK            (_MK_MASK_CONST(0x1)
#define XUSB_CSB_CSB_RST_DBC_0_RST_SW_DEFAULT              (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_CSB_RST_DBC_0_RST_SW_DEFAULT_MASK         (_MK_MASK_CONST(0x1)
#define XUSB_CSB_CSB_RST_DBC_0_RST_NOT_PENDING             _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_CSB_RST_DBC_0_RST_PENDING                 _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_CSB_RST_DBC_0_RST_SET                     _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_CSB_RST_DBC_0_RSTCNT_SHIFT                 _MK_SHIFT_CONST(8)
#define XUSB_CSB_CSB_RST_DBC_0_RSTCNT_FIELD                (_MK_SHIFT_CONST(0xff) << XUSB_CSB_CSB_RST_DBC_0_RSTCNT_SHIFT)
#define XUSB_CSB_CSB_RST_DBC_0_RSTCNT_RANGE                15:8
#define XUSB_CSB_CSB_RST_DBC_0_RSTCNT_WOFFSET              0
#define XUSB_CSB_CSB_RST_DBC_0_RSTCNT_DEFAULT              (_MK_MASK_CONST(0x00000080)
#define XUSB_CSB_CSB_RST_DBC_0_RSTCNT_DEFAULT_MASK         (_MK_MASK_CONST(0xff)
#define XUSB_CSB_CSB_RST_DBC_0_RSTCNT_SW_DEFAULT           (_MK_MASK_CONST(0x00000080)
#define XUSB_CSB_CSB_RST_DBC_0_RSTCNT_SW_DEFAULT_MASK      (_MK_MASK_CONST(0xff)
#define XUSB_CSB_CSB_RST_DBC_0_RSTCNT_INIT                 _MK_ENUM_CONST(0x00000080)
#define XUSB_CSB_CSB_RSTCNT_BAR0_0                         _MK_ADDR_CONST(0x00100420)
#define XUSB_CSB_CSB_RSTCNT_BAR0_0_SECURE                  0
#define XUSB_CSB_CSB_RSTCNT_BAR0_0_WORD_COUNT              1
#define XUSB_CSB_CSB_RSTCNT_BAR0_0_RESET_VAL               _MK_MASK_CONST(0x80)
#define XUSB_CSB_CSB_RSTCNT_BAR0_0_RESET_MASK              _MK_MASK_CONST(0xff)
#define XUSB_CSB_CSB_RSTCNT_BAR0_0_SW_DEFAULT_VAL          _MK_MASK_CONST(0x80)
#define XUSB_CSB_CSB_RSTCNT_BAR0_0_SW_DEFAULT_MASK         _MK_MASK_CONST(0xff)
#define XUSB_CSB_CSB_RSTCNT_BAR0_0_READ_MASK               _MK_MASK_CONST(0xff)
#define XUSB_CSB_CSB_RSTCNT_BAR0_0_WRITE_MASK              _MK_MASK_CONST(0xff)
#define XUSB_CSB_CSB_RSTCNT_BAR0_0_CNT_SHIFT                _MK_SHIFT_CONST(0)
#define XUSB_CSB_CSB_RSTCNT_BAR0_0_CNT_FIELD               (_MK_SHIFT_CONST(0xff) << XUSB_CSB_CSB_RSTCNT_BAR0_0_CNT_SHIFT)
#define XUSB_CSB_CSB_RSTCNT_BAR0_0_CNT_RANGE               7:0
#define XUSB_CSB_CSB_RSTCNT_BAR0_0_CNT_WOFFSET             0
#define XUSB_CSB_CSB_RSTCNT_BAR0_0_CNT_DEFAULT             (_MK_MASK_CONST(0x00000080)
#define XUSB_CSB_CSB_RSTCNT_BAR0_0_CNT_DEFAULT_MASK        (_MK_MASK_CONST(0xff)
#define XUSB_CSB_CSB_RSTCNT_BAR0_0_CNT_SW_DEFAULT          (_MK_MASK_CONST(0x00000080)
#define XUSB_CSB_CSB_RSTCNT_BAR0_0_CNT_SW_DEFAULT_MASK     (_MK_MASK_CONST(0xff)
#define XUSB_CSB_CSB_RSTCNT_BAR0_0_CNT_INIT                _MK_ENUM_CONST(0x00000080)
#define XUSB_CSB_CSB_RSTCNT_SSBI_0                         _MK_ADDR_CONST(0x00100424)
#define XUSB_CSB_CSB_RSTCNT_SSBI_0_SECURE                  0
#define XUSB_CSB_CSB_RSTCNT_SSBI_0_WORD_COUNT              1
#define XUSB_CSB_CSB_RSTCNT_SSBI_0_RESET_VAL               _MK_MASK_CONST(0x10)
#define XUSB_CSB_CSB_RSTCNT_SSBI_0_RESET_MASK              _MK_MASK_CONST(0xff)
#define XUSB_CSB_CSB_RSTCNT_SSBI_0_SW_DEFAULT_VAL          _MK_MASK_CONST(0x10)
#define XUSB_CSB_CSB_RSTCNT_SSBI_0_SW_DEFAULT_MASK         _MK_MASK_CONST(0xff)
#define XUSB_CSB_CSB_RSTCNT_SSBI_0_READ_MASK               _MK_MASK_CONST(0xff)
#define XUSB_CSB_CSB_RSTCNT_SSBI_0_WRITE_MASK              _MK_MASK_CONST(0xff)
#define XUSB_CSB_CSB_RSTCNT_SSBI_0_CNT_SHIFT                _MK_SHIFT_CONST(0)
#define XUSB_CSB_CSB_RSTCNT_SSBI_0_CNT_FIELD               (_MK_SHIFT_CONST(0xff) << XUSB_CSB_CSB_RSTCNT_SSBI_0_CNT_SHIFT)
#define XUSB_CSB_CSB_RSTCNT_SSBI_0_CNT_RANGE               7:0
#define XUSB_CSB_CSB_RSTCNT_SSBI_0_CNT_WOFFSET             0
#define XUSB_CSB_CSB_RSTCNT_SSBI_0_CNT_DEFAULT             (_MK_MASK_CONST(0x00000010)
#define XUSB_CSB_CSB_RSTCNT_SSBI_0_CNT_DEFAULT_MASK        (_MK_MASK_CONST(0xff)
#define XUSB_CSB_CSB_RSTCNT_SSBI_0_CNT_SW_DEFAULT          (_MK_MASK_CONST(0x00000010)
#define XUSB_CSB_CSB_RSTCNT_SSBI_0_CNT_SW_DEFAULT_MASK     (_MK_MASK_CONST(0xff)
#define XUSB_CSB_CSB_RSTCNT_SSBI_0_CNT_INIT                _MK_ENUM_CONST(0x00000010)
#define XUSB_CSB_CSB_RSTCNT_SSPI_0                         _MK_ADDR_CONST(0x00100428)
#define XUSB_CSB_CSB_RSTCNT_SSPI_0_SECURE                  0
#define XUSB_CSB_CSB_RSTCNT_SSPI_0_WORD_COUNT              1
#define XUSB_CSB_CSB_RSTCNT_SSPI_0_RESET_VAL               _MK_MASK_CONST(0x10)
#define XUSB_CSB_CSB_RSTCNT_SSPI_0_RESET_MASK              _MK_MASK_CONST(0xff)
#define XUSB_CSB_CSB_RSTCNT_SSPI_0_SW_DEFAULT_VAL          _MK_MASK_CONST(0x10)
#define XUSB_CSB_CSB_RSTCNT_SSPI_0_SW_DEFAULT_MASK         _MK_MASK_CONST(0xff)
#define XUSB_CSB_CSB_RSTCNT_SSPI_0_READ_MASK               _MK_MASK_CONST(0xff)
#define XUSB_CSB_CSB_RSTCNT_SSPI_0_WRITE_MASK              _MK_MASK_CONST(0xff)
#define XUSB_CSB_CSB_RSTCNT_SSPI_0_CNT_SHIFT                _MK_SHIFT_CONST(0)
#define XUSB_CSB_CSB_RSTCNT_SSPI_0_CNT_FIELD               (_MK_SHIFT_CONST(0xff) << XUSB_CSB_CSB_RSTCNT_SSPI_0_CNT_SHIFT)
#define XUSB_CSB_CSB_RSTCNT_SSPI_0_CNT_RANGE               7:0
#define XUSB_CSB_CSB_RSTCNT_SSPI_0_CNT_WOFFSET             0
#define XUSB_CSB_CSB_RSTCNT_SSPI_0_CNT_DEFAULT             (_MK_MASK_CONST(0x00000010)
#define XUSB_CSB_CSB_RSTCNT_SSPI_0_CNT_DEFAULT_MASK        (_MK_MASK_CONST(0xff)
#define XUSB_CSB_CSB_RSTCNT_SSPI_0_CNT_SW_DEFAULT          (_MK_MASK_CONST(0x00000010)
#define XUSB_CSB_CSB_RSTCNT_SSPI_0_CNT_SW_DEFAULT_MASK     (_MK_MASK_CONST(0xff)
#define XUSB_CSB_CSB_RSTCNT_SSPI_0_CNT_INIT                _MK_ENUM_CONST(0x00000010)
#define XUSB_CSB_CSB_RSTCNT_HSBI_0                         _MK_ADDR_CONST(0x0010042C)
#define XUSB_CSB_CSB_RSTCNT_HSBI_0_SECURE                  0
#define XUSB_CSB_CSB_RSTCNT_HSBI_0_WORD_COUNT              1
#define XUSB_CSB_CSB_RSTCNT_HSBI_0_RESET_VAL               _MK_MASK_CONST(0x10)
#define XUSB_CSB_CSB_RSTCNT_HSBI_0_RESET_MASK              _MK_MASK_CONST(0xff)
#define XUSB_CSB_CSB_RSTCNT_HSBI_0_SW_DEFAULT_VAL          _MK_MASK_CONST(0x10)
#define XUSB_CSB_CSB_RSTCNT_HSBI_0_SW_DEFAULT_MASK         _MK_MASK_CONST(0xff)
#define XUSB_CSB_CSB_RSTCNT_HSBI_0_READ_MASK               _MK_MASK_CONST(0xff)
#define XUSB_CSB_CSB_RSTCNT_HSBI_0_WRITE_MASK              _MK_MASK_CONST(0xff)
#define XUSB_CSB_CSB_RSTCNT_HSBI_0_CNT_SHIFT                _MK_SHIFT_CONST(0)
#define XUSB_CSB_CSB_RSTCNT_HSBI_0_CNT_FIELD               (_MK_SHIFT_CONST(0xff) << XUSB_CSB_CSB_RSTCNT_HSBI_0_CNT_SHIFT)
#define XUSB_CSB_CSB_RSTCNT_HSBI_0_CNT_RANGE               7:0
#define XUSB_CSB_CSB_RSTCNT_HSBI_0_CNT_WOFFSET             0
#define XUSB_CSB_CSB_RSTCNT_HSBI_0_CNT_DEFAULT             (_MK_MASK_CONST(0x00000010)
#define XUSB_CSB_CSB_RSTCNT_HSBI_0_CNT_DEFAULT_MASK        (_MK_MASK_CONST(0xff)
#define XUSB_CSB_CSB_RSTCNT_HSBI_0_CNT_SW_DEFAULT          (_MK_MASK_CONST(0x00000010)
#define XUSB_CSB_CSB_RSTCNT_HSBI_0_CNT_SW_DEFAULT_MASK     (_MK_MASK_CONST(0xff)
#define XUSB_CSB_CSB_RSTCNT_HSBI_0_CNT_INIT                _MK_ENUM_CONST(0x00000010)
#define XUSB_CSB_CSB_RSTCNT_HSPI_0                         _MK_ADDR_CONST(0x00100430)
#define XUSB_CSB_CSB_RSTCNT_HSPI_0_SECURE                  0
#define XUSB_CSB_CSB_RSTCNT_HSPI_0_WORD_COUNT              1
#define XUSB_CSB_CSB_RSTCNT_HSPI_0_RESET_VAL               _MK_MASK_CONST(0x10)
#define XUSB_CSB_CSB_RSTCNT_HSPI_0_RESET_MASK              _MK_MASK_CONST(0xff)
#define XUSB_CSB_CSB_RSTCNT_HSPI_0_SW_DEFAULT_VAL          _MK_MASK_CONST(0x10)
#define XUSB_CSB_CSB_RSTCNT_HSPI_0_SW_DEFAULT_MASK         _MK_MASK_CONST(0xff)
#define XUSB_CSB_CSB_RSTCNT_HSPI_0_READ_MASK               _MK_MASK_CONST(0xff)
#define XUSB_CSB_CSB_RSTCNT_HSPI_0_WRITE_MASK              _MK_MASK_CONST(0xff)
#define XUSB_CSB_CSB_RSTCNT_HSPI_0_CNT_SHIFT                _MK_SHIFT_CONST(0)
#define XUSB_CSB_CSB_RSTCNT_HSPI_0_CNT_FIELD               (_MK_SHIFT_CONST(0xff) << XUSB_CSB_CSB_RSTCNT_HSPI_0_CNT_SHIFT)
#define XUSB_CSB_CSB_RSTCNT_HSPI_0_CNT_RANGE               7:0
#define XUSB_CSB_CSB_RSTCNT_HSPI_0_CNT_WOFFSET             0
#define XUSB_CSB_CSB_RSTCNT_HSPI_0_CNT_DEFAULT             (_MK_MASK_CONST(0x00000010)
#define XUSB_CSB_CSB_RSTCNT_HSPI_0_CNT_DEFAULT_MASK        (_MK_MASK_CONST(0xff)
#define XUSB_CSB_CSB_RSTCNT_HSPI_0_CNT_SW_DEFAULT          (_MK_MASK_CONST(0x00000010)
#define XUSB_CSB_CSB_RSTCNT_HSPI_0_CNT_SW_DEFAULT_MASK     (_MK_MASK_CONST(0xff)
#define XUSB_CSB_CSB_RSTCNT_HSPI_0_CNT_INIT                _MK_ENUM_CONST(0x00000010)
#define XUSB_CSB_CSB_RSTCNT_FSBI_0                         _MK_ADDR_CONST(0x00100434)
#define XUSB_CSB_CSB_RSTCNT_FSBI_0_SECURE                  0
#define XUSB_CSB_CSB_RSTCNT_FSBI_0_WORD_COUNT              1
#define XUSB_CSB_CSB_RSTCNT_FSBI_0_RESET_VAL               _MK_MASK_CONST(0x10)
#define XUSB_CSB_CSB_RSTCNT_FSBI_0_RESET_MASK              _MK_MASK_CONST(0xff)
#define XUSB_CSB_CSB_RSTCNT_FSBI_0_SW_DEFAULT_VAL          _MK_MASK_CONST(0x10)
#define XUSB_CSB_CSB_RSTCNT_FSBI_0_SW_DEFAULT_MASK         _MK_MASK_CONST(0xff)
#define XUSB_CSB_CSB_RSTCNT_FSBI_0_READ_MASK               _MK_MASK_CONST(0xff)
#define XUSB_CSB_CSB_RSTCNT_FSBI_0_WRITE_MASK              _MK_MASK_CONST(0xff)
#define XUSB_CSB_CSB_RSTCNT_FSBI_0_CNT_SHIFT                _MK_SHIFT_CONST(0)
#define XUSB_CSB_CSB_RSTCNT_FSBI_0_CNT_FIELD               (_MK_SHIFT_CONST(0xff) << XUSB_CSB_CSB_RSTCNT_FSBI_0_CNT_SHIFT)
#define XUSB_CSB_CSB_RSTCNT_FSBI_0_CNT_RANGE               7:0
#define XUSB_CSB_CSB_RSTCNT_FSBI_0_CNT_WOFFSET             0
#define XUSB_CSB_CSB_RSTCNT_FSBI_0_CNT_DEFAULT             (_MK_MASK_CONST(0x00000010)
#define XUSB_CSB_CSB_RSTCNT_FSBI_0_CNT_DEFAULT_MASK        (_MK_MASK_CONST(0xff)
#define XUSB_CSB_CSB_RSTCNT_FSBI_0_CNT_SW_DEFAULT          (_MK_MASK_CONST(0x00000010)
#define XUSB_CSB_CSB_RSTCNT_FSBI_0_CNT_SW_DEFAULT_MASK     (_MK_MASK_CONST(0xff)
#define XUSB_CSB_CSB_RSTCNT_FSBI_0_CNT_INIT                _MK_ENUM_CONST(0x00000010)
#define XUSB_CSB_CSB_RSTCNT_FSPI_0                         _MK_ADDR_CONST(0x00100438)
#define XUSB_CSB_CSB_RSTCNT_FSPI_0_SECURE                  0
#define XUSB_CSB_CSB_RSTCNT_FSPI_0_WORD_COUNT              1
#define XUSB_CSB_CSB_RSTCNT_FSPI_0_RESET_VAL               _MK_MASK_CONST(0x10)
#define XUSB_CSB_CSB_RSTCNT_FSPI_0_RESET_MASK              _MK_MASK_CONST(0xff)
#define XUSB_CSB_CSB_RSTCNT_FSPI_0_SW_DEFAULT_VAL          _MK_MASK_CONST(0x10)
#define XUSB_CSB_CSB_RSTCNT_FSPI_0_SW_DEFAULT_MASK         _MK_MASK_CONST(0xff)
#define XUSB_CSB_CSB_RSTCNT_FSPI_0_READ_MASK               _MK_MASK_CONST(0xff)
#define XUSB_CSB_CSB_RSTCNT_FSPI_0_WRITE_MASK              _MK_MASK_CONST(0xff)
#define XUSB_CSB_CSB_RSTCNT_FSPI_0_CNT_SHIFT                _MK_SHIFT_CONST(0)
#define XUSB_CSB_CSB_RSTCNT_FSPI_0_CNT_FIELD               (_MK_SHIFT_CONST(0xff) << XUSB_CSB_CSB_RSTCNT_FSPI_0_CNT_SHIFT)
#define XUSB_CSB_CSB_RSTCNT_FSPI_0_CNT_RANGE               7:0
#define XUSB_CSB_CSB_RSTCNT_FSPI_0_CNT_WOFFSET             0
#define XUSB_CSB_CSB_RSTCNT_FSPI_0_CNT_DEFAULT             (_MK_MASK_CONST(0x00000010)
#define XUSB_CSB_CSB_RSTCNT_FSPI_0_CNT_DEFAULT_MASK        (_MK_MASK_CONST(0xff)
#define XUSB_CSB_CSB_RSTCNT_FSPI_0_CNT_SW_DEFAULT          (_MK_MASK_CONST(0x00000010)
#define XUSB_CSB_CSB_RSTCNT_FSPI_0_CNT_SW_DEFAULT_MASK     (_MK_MASK_CONST(0xff)
#define XUSB_CSB_CSB_RSTCNT_FSPI_0_CNT_INIT                _MK_ENUM_CONST(0x00000010)
#define XUSB_CSB_CSB_RSTCNT_SSPI_AUX_0                     _MK_ADDR_CONST(0x0010043C)
#define XUSB_CSB_CSB_RSTCNT_SSPI_AUX_0_SECURE              0
#define XUSB_CSB_CSB_RSTCNT_SSPI_AUX_0_WORD_COUNT          1
#define XUSB_CSB_CSB_RSTCNT_SSPI_AUX_0_RESET_VAL           _MK_MASK_CONST(0x5)
#define XUSB_CSB_CSB_RSTCNT_SSPI_AUX_0_RESET_MASK          _MK_MASK_CONST(0xff)
#define XUSB_CSB_CSB_RSTCNT_SSPI_AUX_0_SW_DEFAULT_VAL      _MK_MASK_CONST(0x5)
#define XUSB_CSB_CSB_RSTCNT_SSPI_AUX_0_SW_DEFAULT_MASK     _MK_MASK_CONST(0xff)
#define XUSB_CSB_CSB_RSTCNT_SSPI_AUX_0_READ_MASK           _MK_MASK_CONST(0xff)
#define XUSB_CSB_CSB_RSTCNT_SSPI_AUX_0_WRITE_MASK          _MK_MASK_CONST(0xff)
#define XUSB_CSB_CSB_RSTCNT_SSPI_AUX_0_CNT_SHIFT            _MK_SHIFT_CONST(0)
#define XUSB_CSB_CSB_RSTCNT_SSPI_AUX_0_CNT_FIELD           (_MK_SHIFT_CONST(0xff) << XUSB_CSB_CSB_RSTCNT_SSPI_AUX_0_CNT_SHIFT)
#define XUSB_CSB_CSB_RSTCNT_SSPI_AUX_0_CNT_RANGE           7:0
#define XUSB_CSB_CSB_RSTCNT_SSPI_AUX_0_CNT_WOFFSET         0
#define XUSB_CSB_CSB_RSTCNT_SSPI_AUX_0_CNT_DEFAULT         (_MK_MASK_CONST(0x00000005)
#define XUSB_CSB_CSB_RSTCNT_SSPI_AUX_0_CNT_DEFAULT_MASK    (_MK_MASK_CONST(0xff)
#define XUSB_CSB_CSB_RSTCNT_SSPI_AUX_0_CNT_SW_DEFAULT      (_MK_MASK_CONST(0x00000005)
#define XUSB_CSB_CSB_RSTCNT_SSPI_AUX_0_CNT_SW_DEFAULT_MASK (_MK_MASK_CONST(0xff)
#define XUSB_CSB_CSB_RSTCNT_SSPI_AUX_0_CNT_INIT            _MK_ENUM_CONST(0x00000005)
#define XUSB_CSB_PIC_ISR_0                                 _MK_ADDR_CONST(0x0101000)
#define XUSB_CSB_PIC_ISR_0_SECURE                          0
#define XUSB_CSB_PIC_ISR_0_WORD_COUNT                      1
#define XUSB_CSB_PIC_ISR_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define XUSB_CSB_PIC_ISR_0_RESET_MASK                      _MK_MASK_CONST(0xffffffc0)
#define XUSB_CSB_PIC_ISR_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define XUSB_CSB_PIC_ISR_0_SW_DEFAULT_MASK                 _MK_MASK_CONST(0xffffffc0)
#define XUSB_CSB_PIC_ISR_0_READ_MASK                       _MK_MASK_CONST(0xffffffc0)
#define XUSB_CSB_PIC_ISR_0_WRITE_MASK                      _MK_MASK_CONST(0xffffffc0)
#define XUSB_CSB_PIC_ISR_0_BASE_SHIFT                       _MK_SHIFT_CONST(6)
#define XUSB_CSB_PIC_ISR_0_BASE_FIELD                      (_MK_SHIFT_CONST(0x3ffffff) << XUSB_CSB_PIC_ISR_0_BASE_SHIFT)
#define XUSB_CSB_PIC_ISR_0_BASE_RANGE                      31:6
#define XUSB_CSB_PIC_ISR_0_BASE_WOFFSET                    0
#define XUSB_CSB_PIC_ISR_0_BASE_DEFAULT                    (_MK_MASK_CONST(0x0000000)
#define XUSB_CSB_PIC_ISR_0_BASE_DEFAULT_MASK               (_MK_MASK_CONST(0x3ffffff)
#define XUSB_CSB_PIC_ISR_0_BASE_SW_DEFAULT                 (_MK_MASK_CONST(0x0000000)
#define XUSB_CSB_PIC_ISR_0_BASE_SW_DEFAULT_MASK            (_MK_MASK_CONST(0x3ffffff)
#define XUSB_CSB_PIC_PRIORITY1_0                           _MK_ADDR_CONST(0x0101004)
#define XUSB_CSB_PIC_PRIORITY1_0_SECURE                    0
#define XUSB_CSB_PIC_PRIORITY1_0_WORD_COUNT                1
#define XUSB_CSB_PIC_PRIORITY1_0_RESET_VAL                 _MK_MASK_CONST(0x0)
#define XUSB_CSB_PIC_PRIORITY1_0_RESET_MASK                _MK_MASK_CONST(0xffffffff)
#define XUSB_CSB_PIC_PRIORITY1_0_SW_DEFAULT_VAL            _MK_MASK_CONST(0x0)
#define XUSB_CSB_PIC_PRIORITY1_0_SW_DEFAULT_MASK           _MK_MASK_CONST(0xffffffff)
#define XUSB_CSB_PIC_PRIORITY1_0_READ_MASK                 _MK_MASK_CONST(0xffffffff)
#define XUSB_CSB_PIC_PRIORITY1_0_WRITE_MASK                _MK_MASK_CONST(0xffffffff)
#define XUSB_CSB_PIC_PRIORITY1_0_SRC7_PRIORITY_SHIFT        _MK_SHIFT_CONST(28)
#define XUSB_CSB_PIC_PRIORITY1_0_SRC7_PRIORITY_FIELD       (_MK_SHIFT_CONST(0x7) << XUSB_CSB_PIC_PRIORITY1_0_SRC7_PRIORITY_SHIFT)
#define XUSB_CSB_PIC_PRIORITY1_0_SRC7_PRIORITY_RANGE       30:28
#define XUSB_CSB_PIC_PRIORITY1_0_SRC7_PRIORITY_WOFFSET     0
#define XUSB_CSB_PIC_PRIORITY1_0_SRC7_PRIORITY_DEFAULT     (_MK_MASK_CONST(0x0000000)
#define XUSB_CSB_PIC_PRIORITY1_0_SRC7_PRIORITY_DEFAULT_MASK (_MK_MASK_CONST(0x7)
#define XUSB_CSB_PIC_PRIORITY1_0_SRC7_PRIORITY_SW_DEFAULT  (_MK_MASK_CONST(0x0000000)
#define XUSB_CSB_PIC_PRIORITY1_0_SRC7_PRIORITY_SW_DEFAULT_MASK (_MK_MASK_CONST(0x7)
#define XUSB_CSB_PIC_PRIORITY1_0_SRC7_ENABLE_SHIFT          _MK_SHIFT_CONST(31)
#define XUSB_CSB_PIC_PRIORITY1_0_SRC7_ENABLE_FIELD         (_MK_SHIFT_CONST(0x1) << XUSB_CSB_PIC_PRIORITY1_0_SRC7_ENABLE_SHIFT)
#define XUSB_CSB_PIC_PRIORITY1_0_SRC7_ENABLE_RANGE         31:31
#define XUSB_CSB_PIC_PRIORITY1_0_SRC7_ENABLE_WOFFSET       0
#define XUSB_CSB_PIC_PRIORITY1_0_SRC7_ENABLE_DEFAULT       (_MK_MASK_CONST(0x0000000)
#define XUSB_CSB_PIC_PRIORITY1_0_SRC7_ENABLE_DEFAULT_MASK  (_MK_MASK_CONST(0x1)
#define XUSB_CSB_PIC_PRIORITY1_0_SRC7_ENABLE_SW_DEFAULT    (_MK_MASK_CONST(0x0000000)
#define XUSB_CSB_PIC_PRIORITY1_0_SRC7_ENABLE_SW_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_CSB_PIC_PRIORITY1_0_SRC6_PRIORITY_SHIFT        _MK_SHIFT_CONST(24)
#define XUSB_CSB_PIC_PRIORITY1_0_SRC6_PRIORITY_FIELD       (_MK_SHIFT_CONST(0x7) << XUSB_CSB_PIC_PRIORITY1_0_SRC6_PRIORITY_SHIFT)
#define XUSB_CSB_PIC_PRIORITY1_0_SRC6_PRIORITY_RANGE       26:24
#define XUSB_CSB_PIC_PRIORITY1_0_SRC6_PRIORITY_WOFFSET     0
#define XUSB_CSB_PIC_PRIORITY1_0_SRC6_PRIORITY_DEFAULT     (_MK_MASK_CONST(0x0000000)
#define XUSB_CSB_PIC_PRIORITY1_0_SRC6_PRIORITY_DEFAULT_MASK (_MK_MASK_CONST(0x7)
#define XUSB_CSB_PIC_PRIORITY1_0_SRC6_PRIORITY_SW_DEFAULT  (_MK_MASK_CONST(0x0000000)
#define XUSB_CSB_PIC_PRIORITY1_0_SRC6_PRIORITY_SW_DEFAULT_MASK (_MK_MASK_CONST(0x7)
#define XUSB_CSB_PIC_PRIORITY1_0_SRC6_ENABLE_SHIFT          _MK_SHIFT_CONST(27)
#define XUSB_CSB_PIC_PRIORITY1_0_SRC6_ENABLE_FIELD         (_MK_SHIFT_CONST(0x1) << XUSB_CSB_PIC_PRIORITY1_0_SRC6_ENABLE_SHIFT)
#define XUSB_CSB_PIC_PRIORITY1_0_SRC6_ENABLE_RANGE         27:27
#define XUSB_CSB_PIC_PRIORITY1_0_SRC6_ENABLE_WOFFSET       0
#define XUSB_CSB_PIC_PRIORITY1_0_SRC6_ENABLE_DEFAULT       (_MK_MASK_CONST(0x0000000)
#define XUSB_CSB_PIC_PRIORITY1_0_SRC6_ENABLE_DEFAULT_MASK  (_MK_MASK_CONST(0x1)
#define XUSB_CSB_PIC_PRIORITY1_0_SRC6_ENABLE_SW_DEFAULT    (_MK_MASK_CONST(0x0000000)
#define XUSB_CSB_PIC_PRIORITY1_0_SRC6_ENABLE_SW_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_CSB_PIC_PRIORITY1_0_SRC5_PRIORITY_SHIFT        _MK_SHIFT_CONST(20)
#define XUSB_CSB_PIC_PRIORITY1_0_SRC5_PRIORITY_FIELD       (_MK_SHIFT_CONST(0x7) << XUSB_CSB_PIC_PRIORITY1_0_SRC5_PRIORITY_SHIFT)
#define XUSB_CSB_PIC_PRIORITY1_0_SRC5_PRIORITY_RANGE       22:20
#define XUSB_CSB_PIC_PRIORITY1_0_SRC5_PRIORITY_WOFFSET     0
#define XUSB_CSB_PIC_PRIORITY1_0_SRC5_PRIORITY_DEFAULT     (_MK_MASK_CONST(0x0000000)
#define XUSB_CSB_PIC_PRIORITY1_0_SRC5_PRIORITY_DEFAULT_MASK (_MK_MASK_CONST(0x7)
#define XUSB_CSB_PIC_PRIORITY1_0_SRC5_PRIORITY_SW_DEFAULT  (_MK_MASK_CONST(0x0000000)
#define XUSB_CSB_PIC_PRIORITY1_0_SRC5_PRIORITY_SW_DEFAULT_MASK (_MK_MASK_CONST(0x7)
#define XUSB_CSB_PIC_PRIORITY1_0_SRC5_ENABLE_SHIFT          _MK_SHIFT_CONST(23)
#define XUSB_CSB_PIC_PRIORITY1_0_SRC5_ENABLE_FIELD         (_MK_SHIFT_CONST(0x1) << XUSB_CSB_PIC_PRIORITY1_0_SRC5_ENABLE_SHIFT)
#define XUSB_CSB_PIC_PRIORITY1_0_SRC5_ENABLE_RANGE         23:23
#define XUSB_CSB_PIC_PRIORITY1_0_SRC5_ENABLE_WOFFSET       0
#define XUSB_CSB_PIC_PRIORITY1_0_SRC5_ENABLE_DEFAULT       (_MK_MASK_CONST(0x0000000)
#define XUSB_CSB_PIC_PRIORITY1_0_SRC5_ENABLE_DEFAULT_MASK  (_MK_MASK_CONST(0x1)
#define XUSB_CSB_PIC_PRIORITY1_0_SRC5_ENABLE_SW_DEFAULT    (_MK_MASK_CONST(0x0000000)
#define XUSB_CSB_PIC_PRIORITY1_0_SRC5_ENABLE_SW_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_CSB_PIC_PRIORITY1_0_SRC4_PRIORITY_SHIFT        _MK_SHIFT_CONST(16)
#define XUSB_CSB_PIC_PRIORITY1_0_SRC4_PRIORITY_FIELD       (_MK_SHIFT_CONST(0x7) << XUSB_CSB_PIC_PRIORITY1_0_SRC4_PRIORITY_SHIFT)
#define XUSB_CSB_PIC_PRIORITY1_0_SRC4_PRIORITY_RANGE       18:16
#define XUSB_CSB_PIC_PRIORITY1_0_SRC4_PRIORITY_WOFFSET     0
#define XUSB_CSB_PIC_PRIORITY1_0_SRC4_PRIORITY_DEFAULT     (_MK_MASK_CONST(0x0000000)
#define XUSB_CSB_PIC_PRIORITY1_0_SRC4_PRIORITY_DEFAULT_MASK (_MK_MASK_CONST(0x7)
#define XUSB_CSB_PIC_PRIORITY1_0_SRC4_PRIORITY_SW_DEFAULT  (_MK_MASK_CONST(0x0000000)
#define XUSB_CSB_PIC_PRIORITY1_0_SRC4_PRIORITY_SW_DEFAULT_MASK (_MK_MASK_CONST(0x7)
#define XUSB_CSB_PIC_PRIORITY1_0_SRC4_ENABLE_SHIFT          _MK_SHIFT_CONST(19)
#define XUSB_CSB_PIC_PRIORITY1_0_SRC4_ENABLE_FIELD         (_MK_SHIFT_CONST(0x1) << XUSB_CSB_PIC_PRIORITY1_0_SRC4_ENABLE_SHIFT)
#define XUSB_CSB_PIC_PRIORITY1_0_SRC4_ENABLE_RANGE         19:19
#define XUSB_CSB_PIC_PRIORITY1_0_SRC4_ENABLE_WOFFSET       0
#define XUSB_CSB_PIC_PRIORITY1_0_SRC4_ENABLE_DEFAULT       (_MK_MASK_CONST(0x0000000)
#define XUSB_CSB_PIC_PRIORITY1_0_SRC4_ENABLE_DEFAULT_MASK  (_MK_MASK_CONST(0x1)
#define XUSB_CSB_PIC_PRIORITY1_0_SRC4_ENABLE_SW_DEFAULT    (_MK_MASK_CONST(0x0000000)
#define XUSB_CSB_PIC_PRIORITY1_0_SRC4_ENABLE_SW_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_CSB_PIC_PRIORITY1_0_SRC3_PRIORITY_SHIFT        _MK_SHIFT_CONST(12)
#define XUSB_CSB_PIC_PRIORITY1_0_SRC3_PRIORITY_FIELD       (_MK_SHIFT_CONST(0x7) << XUSB_CSB_PIC_PRIORITY1_0_SRC3_PRIORITY_SHIFT)
#define XUSB_CSB_PIC_PRIORITY1_0_SRC3_PRIORITY_RANGE       14:12
#define XUSB_CSB_PIC_PRIORITY1_0_SRC3_PRIORITY_WOFFSET     0
#define XUSB_CSB_PIC_PRIORITY1_0_SRC3_PRIORITY_DEFAULT     (_MK_MASK_CONST(0x0000000)
#define XUSB_CSB_PIC_PRIORITY1_0_SRC3_PRIORITY_DEFAULT_MASK (_MK_MASK_CONST(0x7)
#define XUSB_CSB_PIC_PRIORITY1_0_SRC3_PRIORITY_SW_DEFAULT  (_MK_MASK_CONST(0x0000000)
#define XUSB_CSB_PIC_PRIORITY1_0_SRC3_PRIORITY_SW_DEFAULT_MASK (_MK_MASK_CONST(0x7)
#define XUSB_CSB_PIC_PRIORITY1_0_SRC3_ENABLE_SHIFT          _MK_SHIFT_CONST(15)
#define XUSB_CSB_PIC_PRIORITY1_0_SRC3_ENABLE_FIELD         (_MK_SHIFT_CONST(0x1) << XUSB_CSB_PIC_PRIORITY1_0_SRC3_ENABLE_SHIFT)
#define XUSB_CSB_PIC_PRIORITY1_0_SRC3_ENABLE_RANGE         15:15
#define XUSB_CSB_PIC_PRIORITY1_0_SRC3_ENABLE_WOFFSET       0
#define XUSB_CSB_PIC_PRIORITY1_0_SRC3_ENABLE_DEFAULT       (_MK_MASK_CONST(0x0000000)
#define XUSB_CSB_PIC_PRIORITY1_0_SRC3_ENABLE_DEFAULT_MASK  (_MK_MASK_CONST(0x1)
#define XUSB_CSB_PIC_PRIORITY1_0_SRC3_ENABLE_SW_DEFAULT    (_MK_MASK_CONST(0x0000000)
#define XUSB_CSB_PIC_PRIORITY1_0_SRC3_ENABLE_SW_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_CSB_PIC_PRIORITY1_0_SRC2_PRIORITY_SHIFT        _MK_SHIFT_CONST(8)
#define XUSB_CSB_PIC_PRIORITY1_0_SRC2_PRIORITY_FIELD       (_MK_SHIFT_CONST(0x7) << XUSB_CSB_PIC_PRIORITY1_0_SRC2_PRIORITY_SHIFT)
#define XUSB_CSB_PIC_PRIORITY1_0_SRC2_PRIORITY_RANGE       10:8
#define XUSB_CSB_PIC_PRIORITY1_0_SRC2_PRIORITY_WOFFSET     0
#define XUSB_CSB_PIC_PRIORITY1_0_SRC2_PRIORITY_DEFAULT     (_MK_MASK_CONST(0x0000000)
#define XUSB_CSB_PIC_PRIORITY1_0_SRC2_PRIORITY_DEFAULT_MASK (_MK_MASK_CONST(0x7)
#define XUSB_CSB_PIC_PRIORITY1_0_SRC2_PRIORITY_SW_DEFAULT  (_MK_MASK_CONST(0x0000000)
#define XUSB_CSB_PIC_PRIORITY1_0_SRC2_PRIORITY_SW_DEFAULT_MASK (_MK_MASK_CONST(0x7)
#define XUSB_CSB_PIC_PRIORITY1_0_SRC2_ENABLE_SHIFT          _MK_SHIFT_CONST(11)
#define XUSB_CSB_PIC_PRIORITY1_0_SRC2_ENABLE_FIELD         (_MK_SHIFT_CONST(0x1) << XUSB_CSB_PIC_PRIORITY1_0_SRC2_ENABLE_SHIFT)
#define XUSB_CSB_PIC_PRIORITY1_0_SRC2_ENABLE_RANGE         11:11
#define XUSB_CSB_PIC_PRIORITY1_0_SRC2_ENABLE_WOFFSET       0
#define XUSB_CSB_PIC_PRIORITY1_0_SRC2_ENABLE_DEFAULT       (_MK_MASK_CONST(0x0000000)
#define XUSB_CSB_PIC_PRIORITY1_0_SRC2_ENABLE_DEFAULT_MASK  (_MK_MASK_CONST(0x1)
#define XUSB_CSB_PIC_PRIORITY1_0_SRC2_ENABLE_SW_DEFAULT    (_MK_MASK_CONST(0x0000000)
#define XUSB_CSB_PIC_PRIORITY1_0_SRC2_ENABLE_SW_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_CSB_PIC_PRIORITY1_0_SRC1_PRIORITY_SHIFT        _MK_SHIFT_CONST(4)
#define XUSB_CSB_PIC_PRIORITY1_0_SRC1_PRIORITY_FIELD       (_MK_SHIFT_CONST(0x7) << XUSB_CSB_PIC_PRIORITY1_0_SRC1_PRIORITY_SHIFT)
#define XUSB_CSB_PIC_PRIORITY1_0_SRC1_PRIORITY_RANGE       6:4
#define XUSB_CSB_PIC_PRIORITY1_0_SRC1_PRIORITY_WOFFSET     0
#define XUSB_CSB_PIC_PRIORITY1_0_SRC1_PRIORITY_DEFAULT     (_MK_MASK_CONST(0x0000000)
#define XUSB_CSB_PIC_PRIORITY1_0_SRC1_PRIORITY_DEFAULT_MASK (_MK_MASK_CONST(0x7)
#define XUSB_CSB_PIC_PRIORITY1_0_SRC1_PRIORITY_SW_DEFAULT  (_MK_MASK_CONST(0x0000000)
#define XUSB_CSB_PIC_PRIORITY1_0_SRC1_PRIORITY_SW_DEFAULT_MASK (_MK_MASK_CONST(0x7)
#define XUSB_CSB_PIC_PRIORITY1_0_SRC1_ENABLE_SHIFT          _MK_SHIFT_CONST(7)
#define XUSB_CSB_PIC_PRIORITY1_0_SRC1_ENABLE_FIELD         (_MK_SHIFT_CONST(0x1) << XUSB_CSB_PIC_PRIORITY1_0_SRC1_ENABLE_SHIFT)
#define XUSB_CSB_PIC_PRIORITY1_0_SRC1_ENABLE_RANGE         7:7
#define XUSB_CSB_PIC_PRIORITY1_0_SRC1_ENABLE_WOFFSET       0
#define XUSB_CSB_PIC_PRIORITY1_0_SRC1_ENABLE_DEFAULT       (_MK_MASK_CONST(0x0000000)
#define XUSB_CSB_PIC_PRIORITY1_0_SRC1_ENABLE_DEFAULT_MASK  (_MK_MASK_CONST(0x1)
#define XUSB_CSB_PIC_PRIORITY1_0_SRC1_ENABLE_SW_DEFAULT    (_MK_MASK_CONST(0x0000000)
#define XUSB_CSB_PIC_PRIORITY1_0_SRC1_ENABLE_SW_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_CSB_PIC_PRIORITY1_0_SRC0_PRIORITY_SHIFT        _MK_SHIFT_CONST(0)
#define XUSB_CSB_PIC_PRIORITY1_0_SRC0_PRIORITY_FIELD       (_MK_SHIFT_CONST(0x7) << XUSB_CSB_PIC_PRIORITY1_0_SRC0_PRIORITY_SHIFT)
#define XUSB_CSB_PIC_PRIORITY1_0_SRC0_PRIORITY_RANGE       2:0
#define XUSB_CSB_PIC_PRIORITY1_0_SRC0_PRIORITY_WOFFSET     0
#define XUSB_CSB_PIC_PRIORITY1_0_SRC0_PRIORITY_DEFAULT     (_MK_MASK_CONST(0x0000000)
#define XUSB_CSB_PIC_PRIORITY1_0_SRC0_PRIORITY_DEFAULT_MASK (_MK_MASK_CONST(0x7)
#define XUSB_CSB_PIC_PRIORITY1_0_SRC0_PRIORITY_SW_DEFAULT  (_MK_MASK_CONST(0x0000000)
#define XUSB_CSB_PIC_PRIORITY1_0_SRC0_PRIORITY_SW_DEFAULT_MASK (_MK_MASK_CONST(0x7)
#define XUSB_CSB_PIC_PRIORITY1_0_SRC0_ENABLE_SHIFT          _MK_SHIFT_CONST(3)
#define XUSB_CSB_PIC_PRIORITY1_0_SRC0_ENABLE_FIELD         (_MK_SHIFT_CONST(0x1) << XUSB_CSB_PIC_PRIORITY1_0_SRC0_ENABLE_SHIFT)
#define XUSB_CSB_PIC_PRIORITY1_0_SRC0_ENABLE_RANGE         3:3
#define XUSB_CSB_PIC_PRIORITY1_0_SRC0_ENABLE_WOFFSET       0
#define XUSB_CSB_PIC_PRIORITY1_0_SRC0_ENABLE_DEFAULT       (_MK_MASK_CONST(0x0000000)
#define XUSB_CSB_PIC_PRIORITY1_0_SRC0_ENABLE_DEFAULT_MASK  (_MK_MASK_CONST(0x1)
#define XUSB_CSB_PIC_PRIORITY1_0_SRC0_ENABLE_SW_DEFAULT    (_MK_MASK_CONST(0x0000000)
#define XUSB_CSB_PIC_PRIORITY1_0_SRC0_ENABLE_SW_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_CSB_PIC_PRIORITY2_0                           _MK_ADDR_CONST(0x0101008)
#define XUSB_CSB_PIC_PRIORITY2_0_SECURE                    0
#define XUSB_CSB_PIC_PRIORITY2_0_WORD_COUNT                1
#define XUSB_CSB_PIC_PRIORITY2_0_RESET_VAL                 _MK_MASK_CONST(0x0)
#define XUSB_CSB_PIC_PRIORITY2_0_RESET_MASK                _MK_MASK_CONST(0xffffffff)
#define XUSB_CSB_PIC_PRIORITY2_0_SW_DEFAULT_VAL            _MK_MASK_CONST(0x0)
#define XUSB_CSB_PIC_PRIORITY2_0_SW_DEFAULT_MASK           _MK_MASK_CONST(0xffffffff)
#define XUSB_CSB_PIC_PRIORITY2_0_READ_MASK                 _MK_MASK_CONST(0xffffffff)
#define XUSB_CSB_PIC_PRIORITY2_0_WRITE_MASK                _MK_MASK_CONST(0xffffffff)
#define XUSB_CSB_PIC_PRIORITY2_0_SRC15_PRIORITY_SHIFT       _MK_SHIFT_CONST(28)
#define XUSB_CSB_PIC_PRIORITY2_0_SRC15_PRIORITY_FIELD      (_MK_SHIFT_CONST(0x7) << XUSB_CSB_PIC_PRIORITY2_0_SRC15_PRIORITY_SHIFT)
#define XUSB_CSB_PIC_PRIORITY2_0_SRC15_PRIORITY_RANGE      30:28
#define XUSB_CSB_PIC_PRIORITY2_0_SRC15_PRIORITY_WOFFSET    0
#define XUSB_CSB_PIC_PRIORITY2_0_SRC15_PRIORITY_DEFAULT    (_MK_MASK_CONST(0x0000000)
#define XUSB_CSB_PIC_PRIORITY2_0_SRC15_PRIORITY_DEFAULT_MASK (_MK_MASK_CONST(0x7)
#define XUSB_CSB_PIC_PRIORITY2_0_SRC15_PRIORITY_SW_DEFAULT (_MK_MASK_CONST(0x0000000)
#define XUSB_CSB_PIC_PRIORITY2_0_SRC15_PRIORITY_SW_DEFAULT_MASK (_MK_MASK_CONST(0x7)
#define XUSB_CSB_PIC_PRIORITY2_0_SRC15_ENABLE_SHIFT         _MK_SHIFT_CONST(31)
#define XUSB_CSB_PIC_PRIORITY2_0_SRC15_ENABLE_FIELD        (_MK_SHIFT_CONST(0x1) << XUSB_CSB_PIC_PRIORITY2_0_SRC15_ENABLE_SHIFT)
#define XUSB_CSB_PIC_PRIORITY2_0_SRC15_ENABLE_RANGE        31:31
#define XUSB_CSB_PIC_PRIORITY2_0_SRC15_ENABLE_WOFFSET      0
#define XUSB_CSB_PIC_PRIORITY2_0_SRC15_ENABLE_DEFAULT      (_MK_MASK_CONST(0x0000000)
#define XUSB_CSB_PIC_PRIORITY2_0_SRC15_ENABLE_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_CSB_PIC_PRIORITY2_0_SRC15_ENABLE_SW_DEFAULT   (_MK_MASK_CONST(0x0000000)
#define XUSB_CSB_PIC_PRIORITY2_0_SRC15_ENABLE_SW_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_CSB_PIC_PRIORITY2_0_SRC14_PRIORITY_SHIFT       _MK_SHIFT_CONST(24)
#define XUSB_CSB_PIC_PRIORITY2_0_SRC14_PRIORITY_FIELD      (_MK_SHIFT_CONST(0x7) << XUSB_CSB_PIC_PRIORITY2_0_SRC14_PRIORITY_SHIFT)
#define XUSB_CSB_PIC_PRIORITY2_0_SRC14_PRIORITY_RANGE      26:24
#define XUSB_CSB_PIC_PRIORITY2_0_SRC14_PRIORITY_WOFFSET    0
#define XUSB_CSB_PIC_PRIORITY2_0_SRC14_PRIORITY_DEFAULT    (_MK_MASK_CONST(0x0000000)
#define XUSB_CSB_PIC_PRIORITY2_0_SRC14_PRIORITY_DEFAULT_MASK (_MK_MASK_CONST(0x7)
#define XUSB_CSB_PIC_PRIORITY2_0_SRC14_PRIORITY_SW_DEFAULT (_MK_MASK_CONST(0x0000000)
#define XUSB_CSB_PIC_PRIORITY2_0_SRC14_PRIORITY_SW_DEFAULT_MASK (_MK_MASK_CONST(0x7)
#define XUSB_CSB_PIC_PRIORITY2_0_SRC14_ENABLE_SHIFT         _MK_SHIFT_CONST(27)
#define XUSB_CSB_PIC_PRIORITY2_0_SRC14_ENABLE_FIELD        (_MK_SHIFT_CONST(0x1) << XUSB_CSB_PIC_PRIORITY2_0_SRC14_ENABLE_SHIFT)
#define XUSB_CSB_PIC_PRIORITY2_0_SRC14_ENABLE_RANGE        27:27
#define XUSB_CSB_PIC_PRIORITY2_0_SRC14_ENABLE_WOFFSET      0
#define XUSB_CSB_PIC_PRIORITY2_0_SRC14_ENABLE_DEFAULT      (_MK_MASK_CONST(0x0000000)
#define XUSB_CSB_PIC_PRIORITY2_0_SRC14_ENABLE_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_CSB_PIC_PRIORITY2_0_SRC14_ENABLE_SW_DEFAULT   (_MK_MASK_CONST(0x0000000)
#define XUSB_CSB_PIC_PRIORITY2_0_SRC14_ENABLE_SW_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_CSB_PIC_PRIORITY2_0_SRC13_PRIORITY_SHIFT       _MK_SHIFT_CONST(20)
#define XUSB_CSB_PIC_PRIORITY2_0_SRC13_PRIORITY_FIELD      (_MK_SHIFT_CONST(0x7) << XUSB_CSB_PIC_PRIORITY2_0_SRC13_PRIORITY_SHIFT)
#define XUSB_CSB_PIC_PRIORITY2_0_SRC13_PRIORITY_RANGE      22:20
#define XUSB_CSB_PIC_PRIORITY2_0_SRC13_PRIORITY_WOFFSET    0
#define XUSB_CSB_PIC_PRIORITY2_0_SRC13_PRIORITY_DEFAULT    (_MK_MASK_CONST(0x0000000)
#define XUSB_CSB_PIC_PRIORITY2_0_SRC13_PRIORITY_DEFAULT_MASK (_MK_MASK_CONST(0x7)
#define XUSB_CSB_PIC_PRIORITY2_0_SRC13_PRIORITY_SW_DEFAULT (_MK_MASK_CONST(0x0000000)
#define XUSB_CSB_PIC_PRIORITY2_0_SRC13_PRIORITY_SW_DEFAULT_MASK (_MK_MASK_CONST(0x7)
#define XUSB_CSB_PIC_PRIORITY2_0_SRC13_ENABLE_SHIFT         _MK_SHIFT_CONST(23)
#define XUSB_CSB_PIC_PRIORITY2_0_SRC13_ENABLE_FIELD        (_MK_SHIFT_CONST(0x1) << XUSB_CSB_PIC_PRIORITY2_0_SRC13_ENABLE_SHIFT)
#define XUSB_CSB_PIC_PRIORITY2_0_SRC13_ENABLE_RANGE        23:23
#define XUSB_CSB_PIC_PRIORITY2_0_SRC13_ENABLE_WOFFSET      0
#define XUSB_CSB_PIC_PRIORITY2_0_SRC13_ENABLE_DEFAULT      (_MK_MASK_CONST(0x0000000)
#define XUSB_CSB_PIC_PRIORITY2_0_SRC13_ENABLE_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_CSB_PIC_PRIORITY2_0_SRC13_ENABLE_SW_DEFAULT   (_MK_MASK_CONST(0x0000000)
#define XUSB_CSB_PIC_PRIORITY2_0_SRC13_ENABLE_SW_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_CSB_PIC_PRIORITY2_0_SRC12_PRIORITY_SHIFT       _MK_SHIFT_CONST(16)
#define XUSB_CSB_PIC_PRIORITY2_0_SRC12_PRIORITY_FIELD      (_MK_SHIFT_CONST(0x7) << XUSB_CSB_PIC_PRIORITY2_0_SRC12_PRIORITY_SHIFT)
#define XUSB_CSB_PIC_PRIORITY2_0_SRC12_PRIORITY_RANGE      18:16
#define XUSB_CSB_PIC_PRIORITY2_0_SRC12_PRIORITY_WOFFSET    0
#define XUSB_CSB_PIC_PRIORITY2_0_SRC12_PRIORITY_DEFAULT    (_MK_MASK_CONST(0x0000000)
#define XUSB_CSB_PIC_PRIORITY2_0_SRC12_PRIORITY_DEFAULT_MASK (_MK_MASK_CONST(0x7)
#define XUSB_CSB_PIC_PRIORITY2_0_SRC12_PRIORITY_SW_DEFAULT (_MK_MASK_CONST(0x0000000)
#define XUSB_CSB_PIC_PRIORITY2_0_SRC12_PRIORITY_SW_DEFAULT_MASK (_MK_MASK_CONST(0x7)
#define XUSB_CSB_PIC_PRIORITY2_0_SRC12_ENABLE_SHIFT         _MK_SHIFT_CONST(19)
#define XUSB_CSB_PIC_PRIORITY2_0_SRC12_ENABLE_FIELD        (_MK_SHIFT_CONST(0x1) << XUSB_CSB_PIC_PRIORITY2_0_SRC12_ENABLE_SHIFT)
#define XUSB_CSB_PIC_PRIORITY2_0_SRC12_ENABLE_RANGE        19:19
#define XUSB_CSB_PIC_PRIORITY2_0_SRC12_ENABLE_WOFFSET      0
#define XUSB_CSB_PIC_PRIORITY2_0_SRC12_ENABLE_DEFAULT      (_MK_MASK_CONST(0x0000000)
#define XUSB_CSB_PIC_PRIORITY2_0_SRC12_ENABLE_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_CSB_PIC_PRIORITY2_0_SRC12_ENABLE_SW_DEFAULT   (_MK_MASK_CONST(0x0000000)
#define XUSB_CSB_PIC_PRIORITY2_0_SRC12_ENABLE_SW_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_CSB_PIC_PRIORITY2_0_SRC11_PRIORITY_SHIFT       _MK_SHIFT_CONST(12)
#define XUSB_CSB_PIC_PRIORITY2_0_SRC11_PRIORITY_FIELD      (_MK_SHIFT_CONST(0x7) << XUSB_CSB_PIC_PRIORITY2_0_SRC11_PRIORITY_SHIFT)
#define XUSB_CSB_PIC_PRIORITY2_0_SRC11_PRIORITY_RANGE      14:12
#define XUSB_CSB_PIC_PRIORITY2_0_SRC11_PRIORITY_WOFFSET    0
#define XUSB_CSB_PIC_PRIORITY2_0_SRC11_PRIORITY_DEFAULT    (_MK_MASK_CONST(0x0000000)
#define XUSB_CSB_PIC_PRIORITY2_0_SRC11_PRIORITY_DEFAULT_MASK (_MK_MASK_CONST(0x7)
#define XUSB_CSB_PIC_PRIORITY2_0_SRC11_PRIORITY_SW_DEFAULT (_MK_MASK_CONST(0x0000000)
#define XUSB_CSB_PIC_PRIORITY2_0_SRC11_PRIORITY_SW_DEFAULT_MASK (_MK_MASK_CONST(0x7)
#define XUSB_CSB_PIC_PRIORITY2_0_SRC11_ENABLE_SHIFT         _MK_SHIFT_CONST(15)
#define XUSB_CSB_PIC_PRIORITY2_0_SRC11_ENABLE_FIELD        (_MK_SHIFT_CONST(0x1) << XUSB_CSB_PIC_PRIORITY2_0_SRC11_ENABLE_SHIFT)
#define XUSB_CSB_PIC_PRIORITY2_0_SRC11_ENABLE_RANGE        15:15
#define XUSB_CSB_PIC_PRIORITY2_0_SRC11_ENABLE_WOFFSET      0
#define XUSB_CSB_PIC_PRIORITY2_0_SRC11_ENABLE_DEFAULT      (_MK_MASK_CONST(0x0000000)
#define XUSB_CSB_PIC_PRIORITY2_0_SRC11_ENABLE_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_CSB_PIC_PRIORITY2_0_SRC11_ENABLE_SW_DEFAULT   (_MK_MASK_CONST(0x0000000)
#define XUSB_CSB_PIC_PRIORITY2_0_SRC11_ENABLE_SW_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_CSB_PIC_PRIORITY2_0_SRC10_PRIORITY_SHIFT       _MK_SHIFT_CONST(8)
#define XUSB_CSB_PIC_PRIORITY2_0_SRC10_PRIORITY_FIELD      (_MK_SHIFT_CONST(0x7) << XUSB_CSB_PIC_PRIORITY2_0_SRC10_PRIORITY_SHIFT)
#define XUSB_CSB_PIC_PRIORITY2_0_SRC10_PRIORITY_RANGE      10:8
#define XUSB_CSB_PIC_PRIORITY2_0_SRC10_PRIORITY_WOFFSET    0
#define XUSB_CSB_PIC_PRIORITY2_0_SRC10_PRIORITY_DEFAULT    (_MK_MASK_CONST(0x0000000)
#define XUSB_CSB_PIC_PRIORITY2_0_SRC10_PRIORITY_DEFAULT_MASK (_MK_MASK_CONST(0x7)
#define XUSB_CSB_PIC_PRIORITY2_0_SRC10_PRIORITY_SW_DEFAULT (_MK_MASK_CONST(0x0000000)
#define XUSB_CSB_PIC_PRIORITY2_0_SRC10_PRIORITY_SW_DEFAULT_MASK (_MK_MASK_CONST(0x7)
#define XUSB_CSB_PIC_PRIORITY2_0_SRC10_ENABLE_SHIFT         _MK_SHIFT_CONST(11)
#define XUSB_CSB_PIC_PRIORITY2_0_SRC10_ENABLE_FIELD        (_MK_SHIFT_CONST(0x1) << XUSB_CSB_PIC_PRIORITY2_0_SRC10_ENABLE_SHIFT)
#define XUSB_CSB_PIC_PRIORITY2_0_SRC10_ENABLE_RANGE        11:11
#define XUSB_CSB_PIC_PRIORITY2_0_SRC10_ENABLE_WOFFSET      0
#define XUSB_CSB_PIC_PRIORITY2_0_SRC10_ENABLE_DEFAULT      (_MK_MASK_CONST(0x0000000)
#define XUSB_CSB_PIC_PRIORITY2_0_SRC10_ENABLE_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_CSB_PIC_PRIORITY2_0_SRC10_ENABLE_SW_DEFAULT   (_MK_MASK_CONST(0x0000000)
#define XUSB_CSB_PIC_PRIORITY2_0_SRC10_ENABLE_SW_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_CSB_PIC_PRIORITY2_0_SRC9_PRIORITY_SHIFT        _MK_SHIFT_CONST(4)
#define XUSB_CSB_PIC_PRIORITY2_0_SRC9_PRIORITY_FIELD       (_MK_SHIFT_CONST(0x7) << XUSB_CSB_PIC_PRIORITY2_0_SRC9_PRIORITY_SHIFT)
#define XUSB_CSB_PIC_PRIORITY2_0_SRC9_PRIORITY_RANGE       6:4
#define XUSB_CSB_PIC_PRIORITY2_0_SRC9_PRIORITY_WOFFSET     0
#define XUSB_CSB_PIC_PRIORITY2_0_SRC9_PRIORITY_DEFAULT     (_MK_MASK_CONST(0x0000000)
#define XUSB_CSB_PIC_PRIORITY2_0_SRC9_PRIORITY_DEFAULT_MASK (_MK_MASK_CONST(0x7)
#define XUSB_CSB_PIC_PRIORITY2_0_SRC9_PRIORITY_SW_DEFAULT  (_MK_MASK_CONST(0x0000000)
#define XUSB_CSB_PIC_PRIORITY2_0_SRC9_PRIORITY_SW_DEFAULT_MASK (_MK_MASK_CONST(0x7)
#define XUSB_CSB_PIC_PRIORITY2_0_SRC9_ENABLE_SHIFT          _MK_SHIFT_CONST(7)
#define XUSB_CSB_PIC_PRIORITY2_0_SRC9_ENABLE_FIELD         (_MK_SHIFT_CONST(0x1) << XUSB_CSB_PIC_PRIORITY2_0_SRC9_ENABLE_SHIFT)
#define XUSB_CSB_PIC_PRIORITY2_0_SRC9_ENABLE_RANGE         7:7
#define XUSB_CSB_PIC_PRIORITY2_0_SRC9_ENABLE_WOFFSET       0
#define XUSB_CSB_PIC_PRIORITY2_0_SRC9_ENABLE_DEFAULT       (_MK_MASK_CONST(0x0000000)
#define XUSB_CSB_PIC_PRIORITY2_0_SRC9_ENABLE_DEFAULT_MASK  (_MK_MASK_CONST(0x1)
#define XUSB_CSB_PIC_PRIORITY2_0_SRC9_ENABLE_SW_DEFAULT    (_MK_MASK_CONST(0x0000000)
#define XUSB_CSB_PIC_PRIORITY2_0_SRC9_ENABLE_SW_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_CSB_PIC_PRIORITY2_0_SRC8_PRIORITY_SHIFT        _MK_SHIFT_CONST(0)
#define XUSB_CSB_PIC_PRIORITY2_0_SRC8_PRIORITY_FIELD       (_MK_SHIFT_CONST(0x7) << XUSB_CSB_PIC_PRIORITY2_0_SRC8_PRIORITY_SHIFT)
#define XUSB_CSB_PIC_PRIORITY2_0_SRC8_PRIORITY_RANGE       2:0
#define XUSB_CSB_PIC_PRIORITY2_0_SRC8_PRIORITY_WOFFSET     0
#define XUSB_CSB_PIC_PRIORITY2_0_SRC8_PRIORITY_DEFAULT     (_MK_MASK_CONST(0x0000000)
#define XUSB_CSB_PIC_PRIORITY2_0_SRC8_PRIORITY_DEFAULT_MASK (_MK_MASK_CONST(0x7)
#define XUSB_CSB_PIC_PRIORITY2_0_SRC8_PRIORITY_SW_DEFAULT  (_MK_MASK_CONST(0x0000000)
#define XUSB_CSB_PIC_PRIORITY2_0_SRC8_PRIORITY_SW_DEFAULT_MASK (_MK_MASK_CONST(0x7)
#define XUSB_CSB_PIC_PRIORITY2_0_SRC8_ENABLE_SHIFT          _MK_SHIFT_CONST(3)
#define XUSB_CSB_PIC_PRIORITY2_0_SRC8_ENABLE_FIELD         (_MK_SHIFT_CONST(0x1) << XUSB_CSB_PIC_PRIORITY2_0_SRC8_ENABLE_SHIFT)
#define XUSB_CSB_PIC_PRIORITY2_0_SRC8_ENABLE_RANGE         3:3
#define XUSB_CSB_PIC_PRIORITY2_0_SRC8_ENABLE_WOFFSET       0
#define XUSB_CSB_PIC_PRIORITY2_0_SRC8_ENABLE_DEFAULT       (_MK_MASK_CONST(0x0000000)
#define XUSB_CSB_PIC_PRIORITY2_0_SRC8_ENABLE_DEFAULT_MASK  (_MK_MASK_CONST(0x1)
#define XUSB_CSB_PIC_PRIORITY2_0_SRC8_ENABLE_SW_DEFAULT    (_MK_MASK_CONST(0x0000000)
#define XUSB_CSB_PIC_PRIORITY2_0_SRC8_ENABLE_SW_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_CSB_PIC_POLL_0                                _MK_ADDR_CONST(0x010100C)
#define XUSB_CSB_PIC_POLL_0_SECURE                         0
#define XUSB_CSB_PIC_POLL_0_WORD_COUNT                     1
#define XUSB_CSB_PIC_POLL_0_RESET_VAL                      _MK_MASK_CONST(0x0)
#define XUSB_CSB_PIC_POLL_0_RESET_MASK                     _MK_MASK_CONST(0x8f07ffff)
#define XUSB_CSB_PIC_POLL_0_SW_DEFAULT_VAL                 _MK_MASK_CONST(0x0)
#define XUSB_CSB_PIC_POLL_0_SW_DEFAULT_MASK                _MK_MASK_CONST(0x8f07ffff)
#define XUSB_CSB_PIC_POLL_0_READ_MASK                      _MK_MASK_CONST(0x8f07ffff)
#define XUSB_CSB_PIC_POLL_0_WRITE_MASK                     _MK_MASK_CONST(0x80000000)
#define XUSB_CSB_PIC_POLL_0_STATUS_SHIFT                    _MK_SHIFT_CONST(0)
#define XUSB_CSB_PIC_POLL_0_STATUS_FIELD                   (_MK_SHIFT_CONST(0xffff) << XUSB_CSB_PIC_POLL_0_STATUS_SHIFT)
#define XUSB_CSB_PIC_POLL_0_STATUS_RANGE                   15:0
#define XUSB_CSB_PIC_POLL_0_STATUS_WOFFSET                 0
#define XUSB_CSB_PIC_POLL_0_STATUS_DEFAULT                 (_MK_MASK_CONST(0x0000000)
#define XUSB_CSB_PIC_POLL_0_STATUS_DEFAULT_MASK            (_MK_MASK_CONST(0xffff)
#define XUSB_CSB_PIC_POLL_0_STATUS_SW_DEFAULT              (_MK_MASK_CONST(0x0000000)
#define XUSB_CSB_PIC_POLL_0_STATUS_SW_DEFAULT_MASK         (_MK_MASK_CONST(0xffff)
#define XUSB_CSB_PIC_POLL_0_STATUS_ARU                     _MK_ENUM_CONST(0x0000001)
#define XUSB_CSB_PIC_POLL_0_STATUS_EVENTTRB                _MK_ENUM_CONST(0x0000002)
#define XUSB_CSB_PIC_POLL_0_STATUS_SSBI_ASYNCRX            _MK_ENUM_CONST(0x0000004)
#define XUSB_CSB_PIC_POLL_0_STATUS_BI_COMPLQ               _MK_ENUM_CONST(0x0000008)
#define XUSB_CSB_PIC_POLL_0_STATUS_BI_WORKQ                _MK_ENUM_CONST(0x0000010)
#define XUSB_CSB_PIC_POLL_0_STATUS_MEMPOOL_COMPL           _MK_ENUM_CONST(0x0000020)
#define XUSB_CSB_PIC_POLL_0_STATUS_MEMPOOL_FAULT           _MK_ENUM_CONST(0x0000040)
#define XUSB_CSB_PIC_POLL_0_STATUS_SS_PORTSC               _MK_ENUM_CONST(0x0000080)
#define XUSB_CSB_PIC_POLL_0_STATUS_HSFS_PORTSC             _MK_ENUM_CONST(0x0000100)
#define XUSB_CSB_PIC_POLL_0_STATUS_SSBI_ASYNCTX            _MK_ENUM_CONST(0x0000200)
#define XUSB_CSB_PIC_POLL_0_CLVL_SHIFT                      _MK_SHIFT_CONST(16)
#define XUSB_CSB_PIC_POLL_0_CLVL_FIELD                     (_MK_SHIFT_CONST(0x7) << XUSB_CSB_PIC_POLL_0_CLVL_SHIFT)
#define XUSB_CSB_PIC_POLL_0_CLVL_RANGE                     18:16
#define XUSB_CSB_PIC_POLL_0_CLVL_WOFFSET                   0
#define XUSB_CSB_PIC_POLL_0_CLVL_DEFAULT                   (_MK_MASK_CONST(0x0000000)
#define XUSB_CSB_PIC_POLL_0_CLVL_DEFAULT_MASK              (_MK_MASK_CONST(0x7)
#define XUSB_CSB_PIC_POLL_0_CLVL_SW_DEFAULT                (_MK_MASK_CONST(0x0000000)
#define XUSB_CSB_PIC_POLL_0_CLVL_SW_DEFAULT_MASK           (_MK_MASK_CONST(0x7)
#define XUSB_CSB_PIC_POLL_0_SRC_SHIFT                       _MK_SHIFT_CONST(24)
#define XUSB_CSB_PIC_POLL_0_SRC_FIELD                      (_MK_SHIFT_CONST(0xf) << XUSB_CSB_PIC_POLL_0_SRC_SHIFT)
#define XUSB_CSB_PIC_POLL_0_SRC_RANGE                      27:24
#define XUSB_CSB_PIC_POLL_0_SRC_WOFFSET                    0
#define XUSB_CSB_PIC_POLL_0_SRC_DEFAULT                    (_MK_MASK_CONST(0x0000000)
#define XUSB_CSB_PIC_POLL_0_SRC_DEFAULT_MASK               (_MK_MASK_CONST(0xf)
#define XUSB_CSB_PIC_POLL_0_SRC_SW_DEFAULT                 (_MK_MASK_CONST(0x0000000)
#define XUSB_CSB_PIC_POLL_0_SRC_SW_DEFAULT_MASK            (_MK_MASK_CONST(0xf)
#define XUSB_CSB_PIC_POLL_0_SRC_ARU                        _MK_ENUM_CONST(0x0000000)
#define XUSB_CSB_PIC_POLL_0_SRC_EVENTTRB                   _MK_ENUM_CONST(0x0000001)
#define XUSB_CSB_PIC_POLL_0_SRC_SSBI_ASYNCRX               _MK_ENUM_CONST(0x0000002)
#define XUSB_CSB_PIC_POLL_0_SRC_BI_COMPLQ                  _MK_ENUM_CONST(0x0000003)
#define XUSB_CSB_PIC_POLL_0_SRC_BI_WORKQ                   _MK_ENUM_CONST(0x0000004)
#define XUSB_CSB_PIC_POLL_0_SRC_MEMPOOL_COMPL              _MK_ENUM_CONST(0x0000005)
#define XUSB_CSB_PIC_POLL_0_SRC_MEMPOOL_FAULT              _MK_ENUM_CONST(0x0000006)
#define XUSB_CSB_PIC_POLL_0_SRC_SS_PORTSC                  _MK_ENUM_CONST(0x0000007)
#define XUSB_CSB_PIC_POLL_0_SRC_HSFS_PORTSC                _MK_ENUM_CONST(0x0000008)
#define XUSB_CSB_PIC_POLL_0_SRC_SSBI_ASYNCTX               _MK_ENUM_CONST(0x0000009)
#define XUSB_CSB_PIC_POLL_0_ENABLE_SHIFT                    _MK_SHIFT_CONST(31)
#define XUSB_CSB_PIC_POLL_0_ENABLE_FIELD                   (_MK_SHIFT_CONST(0x1) << XUSB_CSB_PIC_POLL_0_ENABLE_SHIFT)
#define XUSB_CSB_PIC_POLL_0_ENABLE_RANGE                   31:31
#define XUSB_CSB_PIC_POLL_0_ENABLE_WOFFSET                 0
#define XUSB_CSB_PIC_POLL_0_ENABLE_DEFAULT                 (_MK_MASK_CONST(0x0000000)
#define XUSB_CSB_PIC_POLL_0_ENABLE_DEFAULT_MASK            (_MK_MASK_CONST(0x1)
#define XUSB_CSB_PIC_POLL_0_ENABLE_SW_DEFAULT              (_MK_MASK_CONST(0x0000000)
#define XUSB_CSB_PIC_POLL_0_ENABLE_SW_DEFAULT_MASK         (_MK_MASK_CONST(0x1)
#define XUSB_CSB_PIC_INTR_CLEAR_0                          _MK_ADDR_CONST(0x0101010)
#define XUSB_CSB_PIC_INTR_CLEAR_0_SECURE                   0
#define XUSB_CSB_PIC_INTR_CLEAR_0_WORD_COUNT               1
#define XUSB_CSB_PIC_INTR_CLEAR_0_RESET_VAL                _MK_MASK_CONST(0x0)
#define XUSB_CSB_PIC_INTR_CLEAR_0_RESET_MASK               _MK_MASK_CONST(0x0)
#define XUSB_CSB_PIC_INTR_CLEAR_0_SW_DEFAULT_VAL           _MK_MASK_CONST(0x0)
#define XUSB_CSB_PIC_INTR_CLEAR_0_SW_DEFAULT_MASK          _MK_MASK_CONST(0x0)
#define XUSB_CSB_PIC_INTR_CLEAR_0_READ_MASK                _MK_MASK_CONST(0xffff)
#define XUSB_CSB_PIC_INTR_CLEAR_0_WRITE_MASK               _MK_MASK_CONST(0xffff)
#define XUSB_CSB_PIC_INTR_CLEAR_0_SRC0_SHIFT                _MK_SHIFT_CONST(0)
#define XUSB_CSB_PIC_INTR_CLEAR_0_SRC0_FIELD               (_MK_SHIFT_CONST(0x1) << XUSB_CSB_PIC_INTR_CLEAR_0_SRC0_SHIFT)
#define XUSB_CSB_PIC_INTR_CLEAR_0_SRC0_RANGE               0:0
#define XUSB_CSB_PIC_INTR_CLEAR_0_SRC0_WOFFSET             0
#define XUSB_CSB_PIC_INTR_CLEAR_0_SRC1_SHIFT                _MK_SHIFT_CONST(1)
#define XUSB_CSB_PIC_INTR_CLEAR_0_SRC1_FIELD               (_MK_SHIFT_CONST(0x1) << XUSB_CSB_PIC_INTR_CLEAR_0_SRC1_SHIFT)
#define XUSB_CSB_PIC_INTR_CLEAR_0_SRC1_RANGE               1:1
#define XUSB_CSB_PIC_INTR_CLEAR_0_SRC1_WOFFSET             0
#define XUSB_CSB_PIC_INTR_CLEAR_0_SRC2_SHIFT                _MK_SHIFT_CONST(2)
#define XUSB_CSB_PIC_INTR_CLEAR_0_SRC2_FIELD               (_MK_SHIFT_CONST(0x1) << XUSB_CSB_PIC_INTR_CLEAR_0_SRC2_SHIFT)
#define XUSB_CSB_PIC_INTR_CLEAR_0_SRC2_RANGE               2:2
#define XUSB_CSB_PIC_INTR_CLEAR_0_SRC2_WOFFSET             0
#define XUSB_CSB_PIC_INTR_CLEAR_0_SRC3_SHIFT                _MK_SHIFT_CONST(3)
#define XUSB_CSB_PIC_INTR_CLEAR_0_SRC3_FIELD               (_MK_SHIFT_CONST(0x1) << XUSB_CSB_PIC_INTR_CLEAR_0_SRC3_SHIFT)
#define XUSB_CSB_PIC_INTR_CLEAR_0_SRC3_RANGE               3:3
#define XUSB_CSB_PIC_INTR_CLEAR_0_SRC3_WOFFSET             0
#define XUSB_CSB_PIC_INTR_CLEAR_0_SRC4_SHIFT                _MK_SHIFT_CONST(4)
#define XUSB_CSB_PIC_INTR_CLEAR_0_SRC4_FIELD               (_MK_SHIFT_CONST(0x1) << XUSB_CSB_PIC_INTR_CLEAR_0_SRC4_SHIFT)
#define XUSB_CSB_PIC_INTR_CLEAR_0_SRC4_RANGE               4:4
#define XUSB_CSB_PIC_INTR_CLEAR_0_SRC4_WOFFSET             0
#define XUSB_CSB_PIC_INTR_CLEAR_0_SRC5_SHIFT                _MK_SHIFT_CONST(5)
#define XUSB_CSB_PIC_INTR_CLEAR_0_SRC5_FIELD               (_MK_SHIFT_CONST(0x1) << XUSB_CSB_PIC_INTR_CLEAR_0_SRC5_SHIFT)
#define XUSB_CSB_PIC_INTR_CLEAR_0_SRC5_RANGE               5:5
#define XUSB_CSB_PIC_INTR_CLEAR_0_SRC5_WOFFSET             0
#define XUSB_CSB_PIC_INTR_CLEAR_0_SRC6_SHIFT                _MK_SHIFT_CONST(6)
#define XUSB_CSB_PIC_INTR_CLEAR_0_SRC6_FIELD               (_MK_SHIFT_CONST(0x1) << XUSB_CSB_PIC_INTR_CLEAR_0_SRC6_SHIFT)
#define XUSB_CSB_PIC_INTR_CLEAR_0_SRC6_RANGE               6:6
#define XUSB_CSB_PIC_INTR_CLEAR_0_SRC6_WOFFSET             0
#define XUSB_CSB_PIC_INTR_CLEAR_0_SRC7_SHIFT                _MK_SHIFT_CONST(7)
#define XUSB_CSB_PIC_INTR_CLEAR_0_SRC7_FIELD               (_MK_SHIFT_CONST(0x1) << XUSB_CSB_PIC_INTR_CLEAR_0_SRC7_SHIFT)
#define XUSB_CSB_PIC_INTR_CLEAR_0_SRC7_RANGE               7:7
#define XUSB_CSB_PIC_INTR_CLEAR_0_SRC7_WOFFSET             0
#define XUSB_CSB_PIC_INTR_CLEAR_0_SRC8_SHIFT                _MK_SHIFT_CONST(8)
#define XUSB_CSB_PIC_INTR_CLEAR_0_SRC8_FIELD               (_MK_SHIFT_CONST(0x1) << XUSB_CSB_PIC_INTR_CLEAR_0_SRC8_SHIFT)
#define XUSB_CSB_PIC_INTR_CLEAR_0_SRC8_RANGE               8:8
#define XUSB_CSB_PIC_INTR_CLEAR_0_SRC8_WOFFSET             0
#define XUSB_CSB_PIC_INTR_CLEAR_0_SRC9_SHIFT                _MK_SHIFT_CONST(9)
#define XUSB_CSB_PIC_INTR_CLEAR_0_SRC9_FIELD               (_MK_SHIFT_CONST(0x1) << XUSB_CSB_PIC_INTR_CLEAR_0_SRC9_SHIFT)
#define XUSB_CSB_PIC_INTR_CLEAR_0_SRC9_RANGE               9:9
#define XUSB_CSB_PIC_INTR_CLEAR_0_SRC9_WOFFSET             0
#define XUSB_CSB_PIC_INTR_CLEAR_0_SRC10_SHIFT               _MK_SHIFT_CONST(10)
#define XUSB_CSB_PIC_INTR_CLEAR_0_SRC10_FIELD              (_MK_SHIFT_CONST(0x1) << XUSB_CSB_PIC_INTR_CLEAR_0_SRC10_SHIFT)
#define XUSB_CSB_PIC_INTR_CLEAR_0_SRC10_RANGE              10:10
#define XUSB_CSB_PIC_INTR_CLEAR_0_SRC10_WOFFSET            0
#define XUSB_CSB_PIC_INTR_CLEAR_0_SRC11_SHIFT               _MK_SHIFT_CONST(11)
#define XUSB_CSB_PIC_INTR_CLEAR_0_SRC11_FIELD              (_MK_SHIFT_CONST(0x1) << XUSB_CSB_PIC_INTR_CLEAR_0_SRC11_SHIFT)
#define XUSB_CSB_PIC_INTR_CLEAR_0_SRC11_RANGE              11:11
#define XUSB_CSB_PIC_INTR_CLEAR_0_SRC11_WOFFSET            0
#define XUSB_CSB_PIC_INTR_CLEAR_0_SRC12_SHIFT               _MK_SHIFT_CONST(12)
#define XUSB_CSB_PIC_INTR_CLEAR_0_SRC12_FIELD              (_MK_SHIFT_CONST(0x1) << XUSB_CSB_PIC_INTR_CLEAR_0_SRC12_SHIFT)
#define XUSB_CSB_PIC_INTR_CLEAR_0_SRC12_RANGE              12:12
#define XUSB_CSB_PIC_INTR_CLEAR_0_SRC12_WOFFSET            0
#define XUSB_CSB_PIC_INTR_CLEAR_0_SRC13_SHIFT               _MK_SHIFT_CONST(13)
#define XUSB_CSB_PIC_INTR_CLEAR_0_SRC13_FIELD              (_MK_SHIFT_CONST(0x1) << XUSB_CSB_PIC_INTR_CLEAR_0_SRC13_SHIFT)
#define XUSB_CSB_PIC_INTR_CLEAR_0_SRC13_RANGE              13:13
#define XUSB_CSB_PIC_INTR_CLEAR_0_SRC13_WOFFSET            0
#define XUSB_CSB_PIC_INTR_CLEAR_0_SRC14_SHIFT               _MK_SHIFT_CONST(14)
#define XUSB_CSB_PIC_INTR_CLEAR_0_SRC14_FIELD              (_MK_SHIFT_CONST(0x1) << XUSB_CSB_PIC_INTR_CLEAR_0_SRC14_SHIFT)
#define XUSB_CSB_PIC_INTR_CLEAR_0_SRC14_RANGE              14:14
#define XUSB_CSB_PIC_INTR_CLEAR_0_SRC14_WOFFSET            0
#define XUSB_CSB_PIC_INTR_CLEAR_0_SRC15_SHIFT               _MK_SHIFT_CONST(15)
#define XUSB_CSB_PIC_INTR_CLEAR_0_SRC15_FIELD              (_MK_SHIFT_CONST(0x1) << XUSB_CSB_PIC_INTR_CLEAR_0_SRC15_SHIFT)
#define XUSB_CSB_PIC_INTR_CLEAR_0_SRC15_RANGE              15:15
#define XUSB_CSB_PIC_INTR_CLEAR_0_SRC15_WOFFSET            0
#define XUSB_CSB_PIC_ASYNCTX_0                             _MK_ADDR_CONST(0x0101014)
#define XUSB_CSB_PIC_ASYNCTX_0_SECURE                      0
#define XUSB_CSB_PIC_ASYNCTX_0_WORD_COUNT                  1
#define XUSB_CSB_PIC_ASYNCTX_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define XUSB_CSB_PIC_ASYNCTX_0_RESET_MASK                  _MK_MASK_CONST(0xff00000f)
#define XUSB_CSB_PIC_ASYNCTX_0_SW_DEFAULT_VAL              _MK_MASK_CONST(0x0)
#define XUSB_CSB_PIC_ASYNCTX_0_SW_DEFAULT_MASK             _MK_MASK_CONST(0xff00000f)
#define XUSB_CSB_PIC_ASYNCTX_0_READ_MASK                   _MK_MASK_CONST(0xff00000f)
#define XUSB_CSB_PIC_ASYNCTX_0_WRITE_MASK                  _MK_MASK_CONST(0x0)
#define XUSB_CSB_PIC_ASYNCTX_0_SSBI0_SHIFT                  _MK_SHIFT_CONST(0)
#define XUSB_CSB_PIC_ASYNCTX_0_SSBI0_FIELD                 (_MK_SHIFT_CONST(0x1) << XUSB_CSB_PIC_ASYNCTX_0_SSBI0_SHIFT)
#define XUSB_CSB_PIC_ASYNCTX_0_SSBI0_RANGE                 0:0
#define XUSB_CSB_PIC_ASYNCTX_0_SSBI0_WOFFSET               0
#define XUSB_CSB_PIC_ASYNCTX_0_SSBI0_DEFAULT               (_MK_MASK_CONST(0x0000000)
#define XUSB_CSB_PIC_ASYNCTX_0_SSBI0_DEFAULT_MASK          (_MK_MASK_CONST(0x1)
#define XUSB_CSB_PIC_ASYNCTX_0_SSBI0_SW_DEFAULT            (_MK_MASK_CONST(0x0000000)
#define XUSB_CSB_PIC_ASYNCTX_0_SSBI0_SW_DEFAULT_MASK       (_MK_MASK_CONST(0x1)
#define XUSB_CSB_PIC_ASYNCTX_0_SSBI1_SHIFT                  _MK_SHIFT_CONST(1)
#define XUSB_CSB_PIC_ASYNCTX_0_SSBI1_FIELD                 (_MK_SHIFT_CONST(0x1) << XUSB_CSB_PIC_ASYNCTX_0_SSBI1_SHIFT)
#define XUSB_CSB_PIC_ASYNCTX_0_SSBI1_RANGE                 1:1
#define XUSB_CSB_PIC_ASYNCTX_0_SSBI1_WOFFSET               0
#define XUSB_CSB_PIC_ASYNCTX_0_SSBI1_DEFAULT               (_MK_MASK_CONST(0x0000000)
#define XUSB_CSB_PIC_ASYNCTX_0_SSBI1_DEFAULT_MASK          (_MK_MASK_CONST(0x1)
#define XUSB_CSB_PIC_ASYNCTX_0_SSBI1_SW_DEFAULT            (_MK_MASK_CONST(0x0000000)
#define XUSB_CSB_PIC_ASYNCTX_0_SSBI1_SW_DEFAULT_MASK       (_MK_MASK_CONST(0x1)
#define XUSB_CSB_PIC_ASYNCTX_0_SSBI2_SHIFT                  _MK_SHIFT_CONST(2)
#define XUSB_CSB_PIC_ASYNCTX_0_SSBI2_FIELD                 (_MK_SHIFT_CONST(0x1) << XUSB_CSB_PIC_ASYNCTX_0_SSBI2_SHIFT)
#define XUSB_CSB_PIC_ASYNCTX_0_SSBI2_RANGE                 2:2
#define XUSB_CSB_PIC_ASYNCTX_0_SSBI2_WOFFSET               0
#define XUSB_CSB_PIC_ASYNCTX_0_SSBI2_DEFAULT               (_MK_MASK_CONST(0x0000000)
#define XUSB_CSB_PIC_ASYNCTX_0_SSBI2_DEFAULT_MASK          (_MK_MASK_CONST(0x1)
#define XUSB_CSB_PIC_ASYNCTX_0_SSBI2_SW_DEFAULT            (_MK_MASK_CONST(0x0000000)
#define XUSB_CSB_PIC_ASYNCTX_0_SSBI2_SW_DEFAULT_MASK       (_MK_MASK_CONST(0x1)
#define XUSB_CSB_PIC_ASYNCTX_0_SSBI3_SHIFT                  _MK_SHIFT_CONST(3)
#define XUSB_CSB_PIC_ASYNCTX_0_SSBI3_FIELD                 (_MK_SHIFT_CONST(0x1) << XUSB_CSB_PIC_ASYNCTX_0_SSBI3_SHIFT)
#define XUSB_CSB_PIC_ASYNCTX_0_SSBI3_RANGE                 3:3
#define XUSB_CSB_PIC_ASYNCTX_0_SSBI3_WOFFSET               0
#define XUSB_CSB_PIC_ASYNCTX_0_SSBI3_DEFAULT               (_MK_MASK_CONST(0x0000000)
#define XUSB_CSB_PIC_ASYNCTX_0_SSBI3_DEFAULT_MASK          (_MK_MASK_CONST(0x1)
#define XUSB_CSB_PIC_ASYNCTX_0_SSBI3_SW_DEFAULT            (_MK_MASK_CONST(0x0000000)
#define XUSB_CSB_PIC_ASYNCTX_0_SSBI3_SW_DEFAULT_MASK       (_MK_MASK_CONST(0x1)
#define XUSB_CSB_PIC_ASYNCTX_0_BI_NUM_SHIFT                 _MK_SHIFT_CONST(24)
#define XUSB_CSB_PIC_ASYNCTX_0_BI_NUM_FIELD                (_MK_SHIFT_CONST(0xff) << XUSB_CSB_PIC_ASYNCTX_0_BI_NUM_SHIFT)
#define XUSB_CSB_PIC_ASYNCTX_0_BI_NUM_RANGE                31:24
#define XUSB_CSB_PIC_ASYNCTX_0_BI_NUM_WOFFSET              0
#define XUSB_CSB_PIC_ASYNCTX_0_BI_NUM_DEFAULT              (_MK_MASK_CONST(0x0000000)
#define XUSB_CSB_PIC_ASYNCTX_0_BI_NUM_DEFAULT_MASK         (_MK_MASK_CONST(0xff)
#define XUSB_CSB_PIC_ASYNCTX_0_BI_NUM_SW_DEFAULT           (_MK_MASK_CONST(0x0000000)
#define XUSB_CSB_PIC_ASYNCTX_0_BI_NUM_SW_DEFAULT_MASK      (_MK_MASK_CONST(0xff)
#define XUSB_CSB_PIC_ASYNCRX_0                             _MK_ADDR_CONST(0x0101018)
#define XUSB_CSB_PIC_ASYNCRX_0_SECURE                      0
#define XUSB_CSB_PIC_ASYNCRX_0_WORD_COUNT                  1
#define XUSB_CSB_PIC_ASYNCRX_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define XUSB_CSB_PIC_ASYNCRX_0_RESET_MASK                  _MK_MASK_CONST(0xff00000f)
#define XUSB_CSB_PIC_ASYNCRX_0_SW_DEFAULT_VAL              _MK_MASK_CONST(0x0)
#define XUSB_CSB_PIC_ASYNCRX_0_SW_DEFAULT_MASK             _MK_MASK_CONST(0xff00000f)
#define XUSB_CSB_PIC_ASYNCRX_0_READ_MASK                   _MK_MASK_CONST(0xff00000f)
#define XUSB_CSB_PIC_ASYNCRX_0_WRITE_MASK                  _MK_MASK_CONST(0x0)
#define XUSB_CSB_PIC_ASYNCRX_0_SSBI0_SHIFT                  _MK_SHIFT_CONST(0)
#define XUSB_CSB_PIC_ASYNCRX_0_SSBI0_FIELD                 (_MK_SHIFT_CONST(0x1) << XUSB_CSB_PIC_ASYNCRX_0_SSBI0_SHIFT)
#define XUSB_CSB_PIC_ASYNCRX_0_SSBI0_RANGE                 0:0
#define XUSB_CSB_PIC_ASYNCRX_0_SSBI0_WOFFSET               0
#define XUSB_CSB_PIC_ASYNCRX_0_SSBI0_DEFAULT               (_MK_MASK_CONST(0x0000000)
#define XUSB_CSB_PIC_ASYNCRX_0_SSBI0_DEFAULT_MASK          (_MK_MASK_CONST(0x1)
#define XUSB_CSB_PIC_ASYNCRX_0_SSBI0_SW_DEFAULT            (_MK_MASK_CONST(0x0000000)
#define XUSB_CSB_PIC_ASYNCRX_0_SSBI0_SW_DEFAULT_MASK       (_MK_MASK_CONST(0x1)
#define XUSB_CSB_PIC_ASYNCRX_0_SSBI1_SHIFT                  _MK_SHIFT_CONST(1)
#define XUSB_CSB_PIC_ASYNCRX_0_SSBI1_FIELD                 (_MK_SHIFT_CONST(0x1) << XUSB_CSB_PIC_ASYNCRX_0_SSBI1_SHIFT)
#define XUSB_CSB_PIC_ASYNCRX_0_SSBI1_RANGE                 1:1
#define XUSB_CSB_PIC_ASYNCRX_0_SSBI1_WOFFSET               0
#define XUSB_CSB_PIC_ASYNCRX_0_SSBI1_DEFAULT               (_MK_MASK_CONST(0x0000000)
#define XUSB_CSB_PIC_ASYNCRX_0_SSBI1_DEFAULT_MASK          (_MK_MASK_CONST(0x1)
#define XUSB_CSB_PIC_ASYNCRX_0_SSBI1_SW_DEFAULT            (_MK_MASK_CONST(0x0000000)
#define XUSB_CSB_PIC_ASYNCRX_0_SSBI1_SW_DEFAULT_MASK       (_MK_MASK_CONST(0x1)
#define XUSB_CSB_PIC_ASYNCRX_0_SSBI2_SHIFT                  _MK_SHIFT_CONST(2)
#define XUSB_CSB_PIC_ASYNCRX_0_SSBI2_FIELD                 (_MK_SHIFT_CONST(0x1) << XUSB_CSB_PIC_ASYNCRX_0_SSBI2_SHIFT)
#define XUSB_CSB_PIC_ASYNCRX_0_SSBI2_RANGE                 2:2
#define XUSB_CSB_PIC_ASYNCRX_0_SSBI2_WOFFSET               0
#define XUSB_CSB_PIC_ASYNCRX_0_SSBI2_DEFAULT               (_MK_MASK_CONST(0x0000000)
#define XUSB_CSB_PIC_ASYNCRX_0_SSBI2_DEFAULT_MASK          (_MK_MASK_CONST(0x1)
#define XUSB_CSB_PIC_ASYNCRX_0_SSBI2_SW_DEFAULT            (_MK_MASK_CONST(0x0000000)
#define XUSB_CSB_PIC_ASYNCRX_0_SSBI2_SW_DEFAULT_MASK       (_MK_MASK_CONST(0x1)
#define XUSB_CSB_PIC_ASYNCRX_0_SSBI3_SHIFT                  _MK_SHIFT_CONST(3)
#define XUSB_CSB_PIC_ASYNCRX_0_SSBI3_FIELD                 (_MK_SHIFT_CONST(0x1) << XUSB_CSB_PIC_ASYNCRX_0_SSBI3_SHIFT)
#define XUSB_CSB_PIC_ASYNCRX_0_SSBI3_RANGE                 3:3
#define XUSB_CSB_PIC_ASYNCRX_0_SSBI3_WOFFSET               0
#define XUSB_CSB_PIC_ASYNCRX_0_SSBI3_DEFAULT               (_MK_MASK_CONST(0x0000000)
#define XUSB_CSB_PIC_ASYNCRX_0_SSBI3_DEFAULT_MASK          (_MK_MASK_CONST(0x1)
#define XUSB_CSB_PIC_ASYNCRX_0_SSBI3_SW_DEFAULT            (_MK_MASK_CONST(0x0000000)
#define XUSB_CSB_PIC_ASYNCRX_0_SSBI3_SW_DEFAULT_MASK       (_MK_MASK_CONST(0x1)
#define XUSB_CSB_PIC_ASYNCRX_0_BI_NUM_SHIFT                 _MK_SHIFT_CONST(24)
#define XUSB_CSB_PIC_ASYNCRX_0_BI_NUM_FIELD                (_MK_SHIFT_CONST(0xff) << XUSB_CSB_PIC_ASYNCRX_0_BI_NUM_SHIFT)
#define XUSB_CSB_PIC_ASYNCRX_0_BI_NUM_RANGE                31:24
#define XUSB_CSB_PIC_ASYNCRX_0_BI_NUM_WOFFSET              0
#define XUSB_CSB_PIC_ASYNCRX_0_BI_NUM_DEFAULT              (_MK_MASK_CONST(0x0000000)
#define XUSB_CSB_PIC_ASYNCRX_0_BI_NUM_DEFAULT_MASK         (_MK_MASK_CONST(0xff)
#define XUSB_CSB_PIC_ASYNCRX_0_BI_NUM_SW_DEFAULT           (_MK_MASK_CONST(0x0000000)
#define XUSB_CSB_PIC_ASYNCRX_0_BI_NUM_SW_DEFAULT_MASK      (_MK_MASK_CONST(0xff)
#define XUSB_CSB_PIC_WORKQ_0                               _MK_ADDR_CONST(0x010101C)
#define XUSB_CSB_PIC_WORKQ_0_SECURE                        0
#define XUSB_CSB_PIC_WORKQ_0_WORD_COUNT                    1
#define XUSB_CSB_PIC_WORKQ_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define XUSB_CSB_PIC_WORKQ_0_RESET_MASK                    _MK_MASK_CONST(0xff03030f)
#define XUSB_CSB_PIC_WORKQ_0_SW_DEFAULT_VAL                _MK_MASK_CONST(0x0)
#define XUSB_CSB_PIC_WORKQ_0_SW_DEFAULT_MASK               _MK_MASK_CONST(0xff03030f)
#define XUSB_CSB_PIC_WORKQ_0_READ_MASK                     _MK_MASK_CONST(0xff03030f)
#define XUSB_CSB_PIC_WORKQ_0_WRITE_MASK                    _MK_MASK_CONST(0x0)
#define XUSB_CSB_PIC_WORKQ_0_SSBI0_SHIFT                    _MK_SHIFT_CONST(0)
#define XUSB_CSB_PIC_WORKQ_0_SSBI0_FIELD                   (_MK_SHIFT_CONST(0x1) << XUSB_CSB_PIC_WORKQ_0_SSBI0_SHIFT)
#define XUSB_CSB_PIC_WORKQ_0_SSBI0_RANGE                   0:0
#define XUSB_CSB_PIC_WORKQ_0_SSBI0_WOFFSET                 0
#define XUSB_CSB_PIC_WORKQ_0_SSBI0_DEFAULT                 (_MK_MASK_CONST(0x0000000)
#define XUSB_CSB_PIC_WORKQ_0_SSBI0_DEFAULT_MASK            (_MK_MASK_CONST(0x1)
#define XUSB_CSB_PIC_WORKQ_0_SSBI0_SW_DEFAULT              (_MK_MASK_CONST(0x0000000)
#define XUSB_CSB_PIC_WORKQ_0_SSBI0_SW_DEFAULT_MASK         (_MK_MASK_CONST(0x1)
#define XUSB_CSB_PIC_WORKQ_0_SSBI1_SHIFT                    _MK_SHIFT_CONST(1)
#define XUSB_CSB_PIC_WORKQ_0_SSBI1_FIELD                   (_MK_SHIFT_CONST(0x1) << XUSB_CSB_PIC_WORKQ_0_SSBI1_SHIFT)
#define XUSB_CSB_PIC_WORKQ_0_SSBI1_RANGE                   1:1
#define XUSB_CSB_PIC_WORKQ_0_SSBI1_WOFFSET                 0
#define XUSB_CSB_PIC_WORKQ_0_SSBI1_DEFAULT                 (_MK_MASK_CONST(0x0000000)
#define XUSB_CSB_PIC_WORKQ_0_SSBI1_DEFAULT_MASK            (_MK_MASK_CONST(0x1)
#define XUSB_CSB_PIC_WORKQ_0_SSBI1_SW_DEFAULT              (_MK_MASK_CONST(0x0000000)
#define XUSB_CSB_PIC_WORKQ_0_SSBI1_SW_DEFAULT_MASK         (_MK_MASK_CONST(0x1)
#define XUSB_CSB_PIC_WORKQ_0_SSBI2_SHIFT                    _MK_SHIFT_CONST(2)
#define XUSB_CSB_PIC_WORKQ_0_SSBI2_FIELD                   (_MK_SHIFT_CONST(0x1) << XUSB_CSB_PIC_WORKQ_0_SSBI2_SHIFT)
#define XUSB_CSB_PIC_WORKQ_0_SSBI2_RANGE                   2:2
#define XUSB_CSB_PIC_WORKQ_0_SSBI2_WOFFSET                 0
#define XUSB_CSB_PIC_WORKQ_0_SSBI2_DEFAULT                 (_MK_MASK_CONST(0x0000000)
#define XUSB_CSB_PIC_WORKQ_0_SSBI2_DEFAULT_MASK            (_MK_MASK_CONST(0x1)
#define XUSB_CSB_PIC_WORKQ_0_SSBI2_SW_DEFAULT              (_MK_MASK_CONST(0x0000000)
#define XUSB_CSB_PIC_WORKQ_0_SSBI2_SW_DEFAULT_MASK         (_MK_MASK_CONST(0x1)
#define XUSB_CSB_PIC_WORKQ_0_SSBI3_SHIFT                    _MK_SHIFT_CONST(3)
#define XUSB_CSB_PIC_WORKQ_0_SSBI3_FIELD                   (_MK_SHIFT_CONST(0x1) << XUSB_CSB_PIC_WORKQ_0_SSBI3_SHIFT)
#define XUSB_CSB_PIC_WORKQ_0_SSBI3_RANGE                   3:3
#define XUSB_CSB_PIC_WORKQ_0_SSBI3_WOFFSET                 0
#define XUSB_CSB_PIC_WORKQ_0_SSBI3_DEFAULT                 (_MK_MASK_CONST(0x0000000)
#define XUSB_CSB_PIC_WORKQ_0_SSBI3_DEFAULT_MASK            (_MK_MASK_CONST(0x1)
#define XUSB_CSB_PIC_WORKQ_0_SSBI3_SW_DEFAULT              (_MK_MASK_CONST(0x0000000)
#define XUSB_CSB_PIC_WORKQ_0_SSBI3_SW_DEFAULT_MASK         (_MK_MASK_CONST(0x1)
#define XUSB_CSB_PIC_WORKQ_0_HSBI16_SHIFT                   _MK_SHIFT_CONST(8)
#define XUSB_CSB_PIC_WORKQ_0_HSBI16_FIELD                  (_MK_SHIFT_CONST(0x1) << XUSB_CSB_PIC_WORKQ_0_HSBI16_SHIFT)
#define XUSB_CSB_PIC_WORKQ_0_HSBI16_RANGE                  8:8
#define XUSB_CSB_PIC_WORKQ_0_HSBI16_WOFFSET                0
#define XUSB_CSB_PIC_WORKQ_0_HSBI16_DEFAULT                (_MK_MASK_CONST(0x0000000)
#define XUSB_CSB_PIC_WORKQ_0_HSBI16_DEFAULT_MASK           (_MK_MASK_CONST(0x1)
#define XUSB_CSB_PIC_WORKQ_0_HSBI16_SW_DEFAULT             (_MK_MASK_CONST(0x0000000)
#define XUSB_CSB_PIC_WORKQ_0_HSBI16_SW_DEFAULT_MASK        (_MK_MASK_CONST(0x1)
#define XUSB_CSB_PIC_WORKQ_0_HSBI17_SHIFT                   _MK_SHIFT_CONST(9)
#define XUSB_CSB_PIC_WORKQ_0_HSBI17_FIELD                  (_MK_SHIFT_CONST(0x1) << XUSB_CSB_PIC_WORKQ_0_HSBI17_SHIFT)
#define XUSB_CSB_PIC_WORKQ_0_HSBI17_RANGE                  9:9
#define XUSB_CSB_PIC_WORKQ_0_HSBI17_WOFFSET                0
#define XUSB_CSB_PIC_WORKQ_0_HSBI17_DEFAULT                (_MK_MASK_CONST(0x0000000)
#define XUSB_CSB_PIC_WORKQ_0_HSBI17_DEFAULT_MASK           (_MK_MASK_CONST(0x1)
#define XUSB_CSB_PIC_WORKQ_0_HSBI17_SW_DEFAULT             (_MK_MASK_CONST(0x0000000)
#define XUSB_CSB_PIC_WORKQ_0_HSBI17_SW_DEFAULT_MASK        (_MK_MASK_CONST(0x1)
#define XUSB_CSB_PIC_WORKQ_0_FSBI32_SHIFT                   _MK_SHIFT_CONST(16)
#define XUSB_CSB_PIC_WORKQ_0_FSBI32_FIELD                  (_MK_SHIFT_CONST(0x1) << XUSB_CSB_PIC_WORKQ_0_FSBI32_SHIFT)
#define XUSB_CSB_PIC_WORKQ_0_FSBI32_RANGE                  16:16
#define XUSB_CSB_PIC_WORKQ_0_FSBI32_WOFFSET                0
#define XUSB_CSB_PIC_WORKQ_0_FSBI32_DEFAULT                (_MK_MASK_CONST(0x0000000)
#define XUSB_CSB_PIC_WORKQ_0_FSBI32_DEFAULT_MASK           (_MK_MASK_CONST(0x1)
#define XUSB_CSB_PIC_WORKQ_0_FSBI32_SW_DEFAULT             (_MK_MASK_CONST(0x0000000)
#define XUSB_CSB_PIC_WORKQ_0_FSBI32_SW_DEFAULT_MASK        (_MK_MASK_CONST(0x1)
#define XUSB_CSB_PIC_WORKQ_0_FSBI33_SHIFT                   _MK_SHIFT_CONST(17)
#define XUSB_CSB_PIC_WORKQ_0_FSBI33_FIELD                  (_MK_SHIFT_CONST(0x1) << XUSB_CSB_PIC_WORKQ_0_FSBI33_SHIFT)
#define XUSB_CSB_PIC_WORKQ_0_FSBI33_RANGE                  17:17
#define XUSB_CSB_PIC_WORKQ_0_FSBI33_WOFFSET                0
#define XUSB_CSB_PIC_WORKQ_0_FSBI33_DEFAULT                (_MK_MASK_CONST(0x0000000)
#define XUSB_CSB_PIC_WORKQ_0_FSBI33_DEFAULT_MASK           (_MK_MASK_CONST(0x1)
#define XUSB_CSB_PIC_WORKQ_0_FSBI33_SW_DEFAULT             (_MK_MASK_CONST(0x0000000)
#define XUSB_CSB_PIC_WORKQ_0_FSBI33_SW_DEFAULT_MASK        (_MK_MASK_CONST(0x1)
#define XUSB_CSB_PIC_WORKQ_0_BI_NUM_SHIFT                   _MK_SHIFT_CONST(24)
#define XUSB_CSB_PIC_WORKQ_0_BI_NUM_FIELD                  (_MK_SHIFT_CONST(0xff) << XUSB_CSB_PIC_WORKQ_0_BI_NUM_SHIFT)
#define XUSB_CSB_PIC_WORKQ_0_BI_NUM_RANGE                  31:24
#define XUSB_CSB_PIC_WORKQ_0_BI_NUM_WOFFSET                0
#define XUSB_CSB_PIC_WORKQ_0_BI_NUM_DEFAULT                (_MK_MASK_CONST(0x0000000)
#define XUSB_CSB_PIC_WORKQ_0_BI_NUM_DEFAULT_MASK           (_MK_MASK_CONST(0xff)
#define XUSB_CSB_PIC_WORKQ_0_BI_NUM_SW_DEFAULT             (_MK_MASK_CONST(0x0000000)
#define XUSB_CSB_PIC_WORKQ_0_BI_NUM_SW_DEFAULT_MASK        (_MK_MASK_CONST(0xff)
#define XUSB_CSB_PIC_COMPLQ_0                              _MK_ADDR_CONST(0x0101020)
#define XUSB_CSB_PIC_COMPLQ_0_SECURE                       0
#define XUSB_CSB_PIC_COMPLQ_0_WORD_COUNT                   1
#define XUSB_CSB_PIC_COMPLQ_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define XUSB_CSB_PIC_COMPLQ_0_RESET_MASK                   _MK_MASK_CONST(0xff03030f)
#define XUSB_CSB_PIC_COMPLQ_0_SW_DEFAULT_VAL               _MK_MASK_CONST(0x0)
#define XUSB_CSB_PIC_COMPLQ_0_SW_DEFAULT_MASK              _MK_MASK_CONST(0xff03030f)
#define XUSB_CSB_PIC_COMPLQ_0_READ_MASK                    _MK_MASK_CONST(0xff03030f)
#define XUSB_CSB_PIC_COMPLQ_0_WRITE_MASK                   _MK_MASK_CONST(0x0)
#define XUSB_CSB_PIC_COMPLQ_0_SSBI0_SHIFT                   _MK_SHIFT_CONST(0)
#define XUSB_CSB_PIC_COMPLQ_0_SSBI0_FIELD                  (_MK_SHIFT_CONST(0x1) << XUSB_CSB_PIC_COMPLQ_0_SSBI0_SHIFT)
#define XUSB_CSB_PIC_COMPLQ_0_SSBI0_RANGE                  0:0
#define XUSB_CSB_PIC_COMPLQ_0_SSBI0_WOFFSET                0
#define XUSB_CSB_PIC_COMPLQ_0_SSBI0_DEFAULT                (_MK_MASK_CONST(0x0000000)
#define XUSB_CSB_PIC_COMPLQ_0_SSBI0_DEFAULT_MASK           (_MK_MASK_CONST(0x1)
#define XUSB_CSB_PIC_COMPLQ_0_SSBI0_SW_DEFAULT             (_MK_MASK_CONST(0x0000000)
#define XUSB_CSB_PIC_COMPLQ_0_SSBI0_SW_DEFAULT_MASK        (_MK_MASK_CONST(0x1)
#define XUSB_CSB_PIC_COMPLQ_0_SSBI1_SHIFT                   _MK_SHIFT_CONST(1)
#define XUSB_CSB_PIC_COMPLQ_0_SSBI1_FIELD                  (_MK_SHIFT_CONST(0x1) << XUSB_CSB_PIC_COMPLQ_0_SSBI1_SHIFT)
#define XUSB_CSB_PIC_COMPLQ_0_SSBI1_RANGE                  1:1
#define XUSB_CSB_PIC_COMPLQ_0_SSBI1_WOFFSET                0
#define XUSB_CSB_PIC_COMPLQ_0_SSBI1_DEFAULT                (_MK_MASK_CONST(0x0000000)
#define XUSB_CSB_PIC_COMPLQ_0_SSBI1_DEFAULT_MASK           (_MK_MASK_CONST(0x1)
#define XUSB_CSB_PIC_COMPLQ_0_SSBI1_SW_DEFAULT             (_MK_MASK_CONST(0x0000000)
#define XUSB_CSB_PIC_COMPLQ_0_SSBI1_SW_DEFAULT_MASK        (_MK_MASK_CONST(0x1)
#define XUSB_CSB_PIC_COMPLQ_0_SSBI2_SHIFT                   _MK_SHIFT_CONST(2)
#define XUSB_CSB_PIC_COMPLQ_0_SSBI2_FIELD                  (_MK_SHIFT_CONST(0x1) << XUSB_CSB_PIC_COMPLQ_0_SSBI2_SHIFT)
#define XUSB_CSB_PIC_COMPLQ_0_SSBI2_RANGE                  2:2
#define XUSB_CSB_PIC_COMPLQ_0_SSBI2_WOFFSET                0
#define XUSB_CSB_PIC_COMPLQ_0_SSBI2_DEFAULT                (_MK_MASK_CONST(0x0000000)
#define XUSB_CSB_PIC_COMPLQ_0_SSBI2_DEFAULT_MASK           (_MK_MASK_CONST(0x1)
#define XUSB_CSB_PIC_COMPLQ_0_SSBI2_SW_DEFAULT             (_MK_MASK_CONST(0x0000000)
#define XUSB_CSB_PIC_COMPLQ_0_SSBI2_SW_DEFAULT_MASK        (_MK_MASK_CONST(0x1)
#define XUSB_CSB_PIC_COMPLQ_0_SSBI3_SHIFT                   _MK_SHIFT_CONST(3)
#define XUSB_CSB_PIC_COMPLQ_0_SSBI3_FIELD                  (_MK_SHIFT_CONST(0x1) << XUSB_CSB_PIC_COMPLQ_0_SSBI3_SHIFT)
#define XUSB_CSB_PIC_COMPLQ_0_SSBI3_RANGE                  3:3
#define XUSB_CSB_PIC_COMPLQ_0_SSBI3_WOFFSET                0
#define XUSB_CSB_PIC_COMPLQ_0_SSBI3_DEFAULT                (_MK_MASK_CONST(0x0000000)
#define XUSB_CSB_PIC_COMPLQ_0_SSBI3_DEFAULT_MASK           (_MK_MASK_CONST(0x1)
#define XUSB_CSB_PIC_COMPLQ_0_SSBI3_SW_DEFAULT             (_MK_MASK_CONST(0x0000000)
#define XUSB_CSB_PIC_COMPLQ_0_SSBI3_SW_DEFAULT_MASK        (_MK_MASK_CONST(0x1)
#define XUSB_CSB_PIC_COMPLQ_0_HSBI16_SHIFT                  _MK_SHIFT_CONST(8)
#define XUSB_CSB_PIC_COMPLQ_0_HSBI16_FIELD                 (_MK_SHIFT_CONST(0x1) << XUSB_CSB_PIC_COMPLQ_0_HSBI16_SHIFT)
#define XUSB_CSB_PIC_COMPLQ_0_HSBI16_RANGE                 8:8
#define XUSB_CSB_PIC_COMPLQ_0_HSBI16_WOFFSET               0
#define XUSB_CSB_PIC_COMPLQ_0_HSBI16_DEFAULT               (_MK_MASK_CONST(0x0000000)
#define XUSB_CSB_PIC_COMPLQ_0_HSBI16_DEFAULT_MASK          (_MK_MASK_CONST(0x1)
#define XUSB_CSB_PIC_COMPLQ_0_HSBI16_SW_DEFAULT            (_MK_MASK_CONST(0x0000000)
#define XUSB_CSB_PIC_COMPLQ_0_HSBI16_SW_DEFAULT_MASK       (_MK_MASK_CONST(0x1)
#define XUSB_CSB_PIC_COMPLQ_0_HSBI17_SHIFT                  _MK_SHIFT_CONST(9)
#define XUSB_CSB_PIC_COMPLQ_0_HSBI17_FIELD                 (_MK_SHIFT_CONST(0x1) << XUSB_CSB_PIC_COMPLQ_0_HSBI17_SHIFT)
#define XUSB_CSB_PIC_COMPLQ_0_HSBI17_RANGE                 9:9
#define XUSB_CSB_PIC_COMPLQ_0_HSBI17_WOFFSET               0
#define XUSB_CSB_PIC_COMPLQ_0_HSBI17_DEFAULT               (_MK_MASK_CONST(0x0000000)
#define XUSB_CSB_PIC_COMPLQ_0_HSBI17_DEFAULT_MASK          (_MK_MASK_CONST(0x1)
#define XUSB_CSB_PIC_COMPLQ_0_HSBI17_SW_DEFAULT            (_MK_MASK_CONST(0x0000000)
#define XUSB_CSB_PIC_COMPLQ_0_HSBI17_SW_DEFAULT_MASK       (_MK_MASK_CONST(0x1)
#define XUSB_CSB_PIC_COMPLQ_0_FSBI32_SHIFT                  _MK_SHIFT_CONST(16)
#define XUSB_CSB_PIC_COMPLQ_0_FSBI32_FIELD                 (_MK_SHIFT_CONST(0x1) << XUSB_CSB_PIC_COMPLQ_0_FSBI32_SHIFT)
#define XUSB_CSB_PIC_COMPLQ_0_FSBI32_RANGE                 16:16
#define XUSB_CSB_PIC_COMPLQ_0_FSBI32_WOFFSET               0
#define XUSB_CSB_PIC_COMPLQ_0_FSBI32_DEFAULT               (_MK_MASK_CONST(0x0000000)
#define XUSB_CSB_PIC_COMPLQ_0_FSBI32_DEFAULT_MASK          (_MK_MASK_CONST(0x1)
#define XUSB_CSB_PIC_COMPLQ_0_FSBI32_SW_DEFAULT            (_MK_MASK_CONST(0x0000000)
#define XUSB_CSB_PIC_COMPLQ_0_FSBI32_SW_DEFAULT_MASK       (_MK_MASK_CONST(0x1)
#define XUSB_CSB_PIC_COMPLQ_0_FSBI33_SHIFT                  _MK_SHIFT_CONST(17)
#define XUSB_CSB_PIC_COMPLQ_0_FSBI33_FIELD                 (_MK_SHIFT_CONST(0x1) << XUSB_CSB_PIC_COMPLQ_0_FSBI33_SHIFT)
#define XUSB_CSB_PIC_COMPLQ_0_FSBI33_RANGE                 17:17
#define XUSB_CSB_PIC_COMPLQ_0_FSBI33_WOFFSET               0
#define XUSB_CSB_PIC_COMPLQ_0_FSBI33_DEFAULT               (_MK_MASK_CONST(0x0000000)
#define XUSB_CSB_PIC_COMPLQ_0_FSBI33_DEFAULT_MASK          (_MK_MASK_CONST(0x1)
#define XUSB_CSB_PIC_COMPLQ_0_FSBI33_SW_DEFAULT            (_MK_MASK_CONST(0x0000000)
#define XUSB_CSB_PIC_COMPLQ_0_FSBI33_SW_DEFAULT_MASK       (_MK_MASK_CONST(0x1)
#define XUSB_CSB_PIC_COMPLQ_0_BI_NUM_SHIFT                  _MK_SHIFT_CONST(24)
#define XUSB_CSB_PIC_COMPLQ_0_BI_NUM_FIELD                 (_MK_SHIFT_CONST(0xff) << XUSB_CSB_PIC_COMPLQ_0_BI_NUM_SHIFT)
#define XUSB_CSB_PIC_COMPLQ_0_BI_NUM_RANGE                 31:24
#define XUSB_CSB_PIC_COMPLQ_0_BI_NUM_WOFFSET               0
#define XUSB_CSB_PIC_COMPLQ_0_BI_NUM_DEFAULT               (_MK_MASK_CONST(0x0000000)
#define XUSB_CSB_PIC_COMPLQ_0_BI_NUM_DEFAULT_MASK          (_MK_MASK_CONST(0xff)
#define XUSB_CSB_PIC_COMPLQ_0_BI_NUM_SW_DEFAULT            (_MK_MASK_CONST(0x0000000)
#define XUSB_CSB_PIC_COMPLQ_0_BI_NUM_SW_DEFAULT_MASK       (_MK_MASK_CONST(0xff)
#define XUSB_CSB_PIC_PORTS1_0                              _MK_ADDR_CONST(0x0101024)
#define XUSB_CSB_PIC_PORTS1_0_SECURE                       0
#define XUSB_CSB_PIC_PORTS1_0_WORD_COUNT                   1
#define XUSB_CSB_PIC_PORTS1_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define XUSB_CSB_PIC_PORTS1_0_RESET_MASK                   _MK_MASK_CONST(0xff00000f)
#define XUSB_CSB_PIC_PORTS1_0_SW_DEFAULT_VAL               _MK_MASK_CONST(0x0)
#define XUSB_CSB_PIC_PORTS1_0_SW_DEFAULT_MASK              _MK_MASK_CONST(0xff00000f)
#define XUSB_CSB_PIC_PORTS1_0_READ_MASK                    _MK_MASK_CONST(0xff00000f)
#define XUSB_CSB_PIC_PORTS1_0_WRITE_MASK                   _MK_MASK_CONST(0x0)
#define XUSB_CSB_PIC_PORTS1_0_SSPI0_SHIFT                   _MK_SHIFT_CONST(0)
#define XUSB_CSB_PIC_PORTS1_0_SSPI0_FIELD                  (_MK_SHIFT_CONST(0x1) << XUSB_CSB_PIC_PORTS1_0_SSPI0_SHIFT)
#define XUSB_CSB_PIC_PORTS1_0_SSPI0_RANGE                  0:0
#define XUSB_CSB_PIC_PORTS1_0_SSPI0_WOFFSET                0
#define XUSB_CSB_PIC_PORTS1_0_SSPI0_DEFAULT                (_MK_MASK_CONST(0)
#define XUSB_CSB_PIC_PORTS1_0_SSPI0_DEFAULT_MASK           (_MK_MASK_CONST(0x1)
#define XUSB_CSB_PIC_PORTS1_0_SSPI0_SW_DEFAULT             (_MK_MASK_CONST(0)
#define XUSB_CSB_PIC_PORTS1_0_SSPI0_SW_DEFAULT_MASK        (_MK_MASK_CONST(0x1)
#define XUSB_CSB_PIC_PORTS1_0_SSPI1_SHIFT                   _MK_SHIFT_CONST(1)
#define XUSB_CSB_PIC_PORTS1_0_SSPI1_FIELD                  (_MK_SHIFT_CONST(0x1) << XUSB_CSB_PIC_PORTS1_0_SSPI1_SHIFT)
#define XUSB_CSB_PIC_PORTS1_0_SSPI1_RANGE                  1:1
#define XUSB_CSB_PIC_PORTS1_0_SSPI1_WOFFSET                0
#define XUSB_CSB_PIC_PORTS1_0_SSPI1_DEFAULT                (_MK_MASK_CONST(0)
#define XUSB_CSB_PIC_PORTS1_0_SSPI1_DEFAULT_MASK           (_MK_MASK_CONST(0x1)
#define XUSB_CSB_PIC_PORTS1_0_SSPI1_SW_DEFAULT             (_MK_MASK_CONST(0)
#define XUSB_CSB_PIC_PORTS1_0_SSPI1_SW_DEFAULT_MASK        (_MK_MASK_CONST(0x1)
#define XUSB_CSB_PIC_PORTS1_0_SSPI2_SHIFT                   _MK_SHIFT_CONST(2)
#define XUSB_CSB_PIC_PORTS1_0_SSPI2_FIELD                  (_MK_SHIFT_CONST(0x1) << XUSB_CSB_PIC_PORTS1_0_SSPI2_SHIFT)
#define XUSB_CSB_PIC_PORTS1_0_SSPI2_RANGE                  2:2
#define XUSB_CSB_PIC_PORTS1_0_SSPI2_WOFFSET                0
#define XUSB_CSB_PIC_PORTS1_0_SSPI2_DEFAULT                (_MK_MASK_CONST(0)
#define XUSB_CSB_PIC_PORTS1_0_SSPI2_DEFAULT_MASK           (_MK_MASK_CONST(0x1)
#define XUSB_CSB_PIC_PORTS1_0_SSPI2_SW_DEFAULT             (_MK_MASK_CONST(0)
#define XUSB_CSB_PIC_PORTS1_0_SSPI2_SW_DEFAULT_MASK        (_MK_MASK_CONST(0x1)
#define XUSB_CSB_PIC_PORTS1_0_SSPI3_SHIFT                   _MK_SHIFT_CONST(3)
#define XUSB_CSB_PIC_PORTS1_0_SSPI3_FIELD                  (_MK_SHIFT_CONST(0x1) << XUSB_CSB_PIC_PORTS1_0_SSPI3_SHIFT)
#define XUSB_CSB_PIC_PORTS1_0_SSPI3_RANGE                  3:3
#define XUSB_CSB_PIC_PORTS1_0_SSPI3_WOFFSET                0
#define XUSB_CSB_PIC_PORTS1_0_SSPI3_DEFAULT                (_MK_MASK_CONST(0)
#define XUSB_CSB_PIC_PORTS1_0_SSPI3_DEFAULT_MASK           (_MK_MASK_CONST(0x1)
#define XUSB_CSB_PIC_PORTS1_0_SSPI3_SW_DEFAULT             (_MK_MASK_CONST(0)
#define XUSB_CSB_PIC_PORTS1_0_SSPI3_SW_DEFAULT_MASK        (_MK_MASK_CONST(0x1)
#define XUSB_CSB_PIC_PORTS1_0_SSPI_NUM_SHIFT                _MK_SHIFT_CONST(24)
#define XUSB_CSB_PIC_PORTS1_0_SSPI_NUM_FIELD               (_MK_SHIFT_CONST(0xff) << XUSB_CSB_PIC_PORTS1_0_SSPI_NUM_SHIFT)
#define XUSB_CSB_PIC_PORTS1_0_SSPI_NUM_RANGE               31:24
#define XUSB_CSB_PIC_PORTS1_0_SSPI_NUM_WOFFSET             0
#define XUSB_CSB_PIC_PORTS1_0_SSPI_NUM_DEFAULT             (_MK_MASK_CONST(0)
#define XUSB_CSB_PIC_PORTS1_0_SSPI_NUM_DEFAULT_MASK        (_MK_MASK_CONST(0xff)
#define XUSB_CSB_PIC_PORTS1_0_SSPI_NUM_SW_DEFAULT          (_MK_MASK_CONST(0)
#define XUSB_CSB_PIC_PORTS1_0_SSPI_NUM_SW_DEFAULT_MASK     (_MK_MASK_CONST(0xff)
#define XUSB_CSB_PIC_PORTS2_0                              _MK_ADDR_CONST(0x0101028)
#define XUSB_CSB_PIC_PORTS2_0_SECURE                       0
#define XUSB_CSB_PIC_PORTS2_0_WORD_COUNT                   1
#define XUSB_CSB_PIC_PORTS2_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define XUSB_CSB_PIC_PORTS2_0_RESET_MASK                   _MK_MASK_CONST(0xff00ffff)
#define XUSB_CSB_PIC_PORTS2_0_SW_DEFAULT_VAL               _MK_MASK_CONST(0x0)
#define XUSB_CSB_PIC_PORTS2_0_SW_DEFAULT_MASK              _MK_MASK_CONST(0xff00ffff)
#define XUSB_CSB_PIC_PORTS2_0_READ_MASK                    _MK_MASK_CONST(0xff00ffff)
#define XUSB_CSB_PIC_PORTS2_0_WRITE_MASK                   _MK_MASK_CONST(0x0)
#define XUSB_CSB_PIC_PORTS2_0_HSPI16_SHIFT                  _MK_SHIFT_CONST(0)
#define XUSB_CSB_PIC_PORTS2_0_HSPI16_FIELD                 (_MK_SHIFT_CONST(0x1) << XUSB_CSB_PIC_PORTS2_0_HSPI16_SHIFT)
#define XUSB_CSB_PIC_PORTS2_0_HSPI16_RANGE                 0:0
#define XUSB_CSB_PIC_PORTS2_0_HSPI16_WOFFSET               0
#define XUSB_CSB_PIC_PORTS2_0_HSPI16_DEFAULT               (_MK_MASK_CONST(0)
#define XUSB_CSB_PIC_PORTS2_0_HSPI16_DEFAULT_MASK          (_MK_MASK_CONST(0x1)
#define XUSB_CSB_PIC_PORTS2_0_HSPI16_SW_DEFAULT            (_MK_MASK_CONST(0)
#define XUSB_CSB_PIC_PORTS2_0_HSPI16_SW_DEFAULT_MASK       (_MK_MASK_CONST(0x1)
#define XUSB_CSB_PIC_PORTS2_0_HSPI17_SHIFT                  _MK_SHIFT_CONST(1)
#define XUSB_CSB_PIC_PORTS2_0_HSPI17_FIELD                 (_MK_SHIFT_CONST(0x1) << XUSB_CSB_PIC_PORTS2_0_HSPI17_SHIFT)
#define XUSB_CSB_PIC_PORTS2_0_HSPI17_RANGE                 1:1
#define XUSB_CSB_PIC_PORTS2_0_HSPI17_WOFFSET               0
#define XUSB_CSB_PIC_PORTS2_0_HSPI17_DEFAULT               (_MK_MASK_CONST(0)
#define XUSB_CSB_PIC_PORTS2_0_HSPI17_DEFAULT_MASK          (_MK_MASK_CONST(0x1)
#define XUSB_CSB_PIC_PORTS2_0_HSPI17_SW_DEFAULT            (_MK_MASK_CONST(0)
#define XUSB_CSB_PIC_PORTS2_0_HSPI17_SW_DEFAULT_MASK       (_MK_MASK_CONST(0x1)
#define XUSB_CSB_PIC_PORTS2_0_HSPI18_SHIFT                  _MK_SHIFT_CONST(2)
#define XUSB_CSB_PIC_PORTS2_0_HSPI18_FIELD                 (_MK_SHIFT_CONST(0x1) << XUSB_CSB_PIC_PORTS2_0_HSPI18_SHIFT)
#define XUSB_CSB_PIC_PORTS2_0_HSPI18_RANGE                 2:2
#define XUSB_CSB_PIC_PORTS2_0_HSPI18_WOFFSET               0
#define XUSB_CSB_PIC_PORTS2_0_HSPI18_DEFAULT               (_MK_MASK_CONST(0)
#define XUSB_CSB_PIC_PORTS2_0_HSPI18_DEFAULT_MASK          (_MK_MASK_CONST(0x1)
#define XUSB_CSB_PIC_PORTS2_0_HSPI18_SW_DEFAULT            (_MK_MASK_CONST(0)
#define XUSB_CSB_PIC_PORTS2_0_HSPI18_SW_DEFAULT_MASK       (_MK_MASK_CONST(0x1)
#define XUSB_CSB_PIC_PORTS2_0_HSPI19_SHIFT                  _MK_SHIFT_CONST(3)
#define XUSB_CSB_PIC_PORTS2_0_HSPI19_FIELD                 (_MK_SHIFT_CONST(0x1) << XUSB_CSB_PIC_PORTS2_0_HSPI19_SHIFT)
#define XUSB_CSB_PIC_PORTS2_0_HSPI19_RANGE                 3:3
#define XUSB_CSB_PIC_PORTS2_0_HSPI19_WOFFSET               0
#define XUSB_CSB_PIC_PORTS2_0_HSPI19_DEFAULT               (_MK_MASK_CONST(0)
#define XUSB_CSB_PIC_PORTS2_0_HSPI19_DEFAULT_MASK          (_MK_MASK_CONST(0x1)
#define XUSB_CSB_PIC_PORTS2_0_HSPI19_SW_DEFAULT            (_MK_MASK_CONST(0)
#define XUSB_CSB_PIC_PORTS2_0_HSPI19_SW_DEFAULT_MASK       (_MK_MASK_CONST(0x1)
#define XUSB_CSB_PIC_PORTS2_0_HSPI20_SHIFT                  _MK_SHIFT_CONST(4)
#define XUSB_CSB_PIC_PORTS2_0_HSPI20_FIELD                 (_MK_SHIFT_CONST(0x1) << XUSB_CSB_PIC_PORTS2_0_HSPI20_SHIFT)
#define XUSB_CSB_PIC_PORTS2_0_HSPI20_RANGE                 4:4
#define XUSB_CSB_PIC_PORTS2_0_HSPI20_WOFFSET               0
#define XUSB_CSB_PIC_PORTS2_0_HSPI20_DEFAULT               (_MK_MASK_CONST(0)
#define XUSB_CSB_PIC_PORTS2_0_HSPI20_DEFAULT_MASK          (_MK_MASK_CONST(0x1)
#define XUSB_CSB_PIC_PORTS2_0_HSPI20_SW_DEFAULT            (_MK_MASK_CONST(0)
#define XUSB_CSB_PIC_PORTS2_0_HSPI20_SW_DEFAULT_MASK       (_MK_MASK_CONST(0x1)
#define XUSB_CSB_PIC_PORTS2_0_HSPI21_SHIFT                  _MK_SHIFT_CONST(5)
#define XUSB_CSB_PIC_PORTS2_0_HSPI21_FIELD                 (_MK_SHIFT_CONST(0x1) << XUSB_CSB_PIC_PORTS2_0_HSPI21_SHIFT)
#define XUSB_CSB_PIC_PORTS2_0_HSPI21_RANGE                 5:5
#define XUSB_CSB_PIC_PORTS2_0_HSPI21_WOFFSET               0
#define XUSB_CSB_PIC_PORTS2_0_HSPI21_DEFAULT               (_MK_MASK_CONST(0)
#define XUSB_CSB_PIC_PORTS2_0_HSPI21_DEFAULT_MASK          (_MK_MASK_CONST(0x1)
#define XUSB_CSB_PIC_PORTS2_0_HSPI21_SW_DEFAULT            (_MK_MASK_CONST(0)
#define XUSB_CSB_PIC_PORTS2_0_HSPI21_SW_DEFAULT_MASK       (_MK_MASK_CONST(0x1)
#define XUSB_CSB_PIC_PORTS2_0_HSPI22_SHIFT                  _MK_SHIFT_CONST(6)
#define XUSB_CSB_PIC_PORTS2_0_HSPI22_FIELD                 (_MK_SHIFT_CONST(0x1) << XUSB_CSB_PIC_PORTS2_0_HSPI22_SHIFT)
#define XUSB_CSB_PIC_PORTS2_0_HSPI22_RANGE                 6:6
#define XUSB_CSB_PIC_PORTS2_0_HSPI22_WOFFSET               0
#define XUSB_CSB_PIC_PORTS2_0_HSPI22_DEFAULT               (_MK_MASK_CONST(0)
#define XUSB_CSB_PIC_PORTS2_0_HSPI22_DEFAULT_MASK          (_MK_MASK_CONST(0x1)
#define XUSB_CSB_PIC_PORTS2_0_HSPI22_SW_DEFAULT            (_MK_MASK_CONST(0)
#define XUSB_CSB_PIC_PORTS2_0_HSPI22_SW_DEFAULT_MASK       (_MK_MASK_CONST(0x1)
#define XUSB_CSB_PIC_PORTS2_0_HSPI23_SHIFT                  _MK_SHIFT_CONST(7)
#define XUSB_CSB_PIC_PORTS2_0_HSPI23_FIELD                 (_MK_SHIFT_CONST(0x1) << XUSB_CSB_PIC_PORTS2_0_HSPI23_SHIFT)
#define XUSB_CSB_PIC_PORTS2_0_HSPI23_RANGE                 7:7
#define XUSB_CSB_PIC_PORTS2_0_HSPI23_WOFFSET               0
#define XUSB_CSB_PIC_PORTS2_0_HSPI23_DEFAULT               (_MK_MASK_CONST(0)
#define XUSB_CSB_PIC_PORTS2_0_HSPI23_DEFAULT_MASK          (_MK_MASK_CONST(0x1)
#define XUSB_CSB_PIC_PORTS2_0_HSPI23_SW_DEFAULT            (_MK_MASK_CONST(0)
#define XUSB_CSB_PIC_PORTS2_0_HSPI23_SW_DEFAULT_MASK       (_MK_MASK_CONST(0x1)
#define XUSB_CSB_PIC_PORTS2_0_HSPI24_SHIFT                  _MK_SHIFT_CONST(8)
#define XUSB_CSB_PIC_PORTS2_0_HSPI24_FIELD                 (_MK_SHIFT_CONST(0x1) << XUSB_CSB_PIC_PORTS2_0_HSPI24_SHIFT)
#define XUSB_CSB_PIC_PORTS2_0_HSPI24_RANGE                 8:8
#define XUSB_CSB_PIC_PORTS2_0_HSPI24_WOFFSET               0
#define XUSB_CSB_PIC_PORTS2_0_HSPI24_DEFAULT               (_MK_MASK_CONST(0)
#define XUSB_CSB_PIC_PORTS2_0_HSPI24_DEFAULT_MASK          (_MK_MASK_CONST(0x1)
#define XUSB_CSB_PIC_PORTS2_0_HSPI24_SW_DEFAULT            (_MK_MASK_CONST(0)
#define XUSB_CSB_PIC_PORTS2_0_HSPI24_SW_DEFAULT_MASK       (_MK_MASK_CONST(0x1)
#define XUSB_CSB_PIC_PORTS2_0_HSPI25_SHIFT                  _MK_SHIFT_CONST(9)
#define XUSB_CSB_PIC_PORTS2_0_HSPI25_FIELD                 (_MK_SHIFT_CONST(0x1) << XUSB_CSB_PIC_PORTS2_0_HSPI25_SHIFT)
#define XUSB_CSB_PIC_PORTS2_0_HSPI25_RANGE                 9:9
#define XUSB_CSB_PIC_PORTS2_0_HSPI25_WOFFSET               0
#define XUSB_CSB_PIC_PORTS2_0_HSPI25_DEFAULT               (_MK_MASK_CONST(0)
#define XUSB_CSB_PIC_PORTS2_0_HSPI25_DEFAULT_MASK          (_MK_MASK_CONST(0x1)
#define XUSB_CSB_PIC_PORTS2_0_HSPI25_SW_DEFAULT            (_MK_MASK_CONST(0)
#define XUSB_CSB_PIC_PORTS2_0_HSPI25_SW_DEFAULT_MASK       (_MK_MASK_CONST(0x1)
#define XUSB_CSB_PIC_PORTS2_0_HSPI26_SHIFT                  _MK_SHIFT_CONST(10)
#define XUSB_CSB_PIC_PORTS2_0_HSPI26_FIELD                 (_MK_SHIFT_CONST(0x1) << XUSB_CSB_PIC_PORTS2_0_HSPI26_SHIFT)
#define XUSB_CSB_PIC_PORTS2_0_HSPI26_RANGE                 10:10
#define XUSB_CSB_PIC_PORTS2_0_HSPI26_WOFFSET               0
#define XUSB_CSB_PIC_PORTS2_0_HSPI26_DEFAULT               (_MK_MASK_CONST(0)
#define XUSB_CSB_PIC_PORTS2_0_HSPI26_DEFAULT_MASK          (_MK_MASK_CONST(0x1)
#define XUSB_CSB_PIC_PORTS2_0_HSPI26_SW_DEFAULT            (_MK_MASK_CONST(0)
#define XUSB_CSB_PIC_PORTS2_0_HSPI26_SW_DEFAULT_MASK       (_MK_MASK_CONST(0x1)
#define XUSB_CSB_PIC_PORTS2_0_HSPI27_SHIFT                  _MK_SHIFT_CONST(11)
#define XUSB_CSB_PIC_PORTS2_0_HSPI27_FIELD                 (_MK_SHIFT_CONST(0x1) << XUSB_CSB_PIC_PORTS2_0_HSPI27_SHIFT)
#define XUSB_CSB_PIC_PORTS2_0_HSPI27_RANGE                 11:11
#define XUSB_CSB_PIC_PORTS2_0_HSPI27_WOFFSET               0
#define XUSB_CSB_PIC_PORTS2_0_HSPI27_DEFAULT               (_MK_MASK_CONST(0)
#define XUSB_CSB_PIC_PORTS2_0_HSPI27_DEFAULT_MASK          (_MK_MASK_CONST(0x1)
#define XUSB_CSB_PIC_PORTS2_0_HSPI27_SW_DEFAULT            (_MK_MASK_CONST(0)
#define XUSB_CSB_PIC_PORTS2_0_HSPI27_SW_DEFAULT_MASK       (_MK_MASK_CONST(0x1)
#define XUSB_CSB_PIC_PORTS2_0_HSPI28_SHIFT                  _MK_SHIFT_CONST(12)
#define XUSB_CSB_PIC_PORTS2_0_HSPI28_FIELD                 (_MK_SHIFT_CONST(0x1) << XUSB_CSB_PIC_PORTS2_0_HSPI28_SHIFT)
#define XUSB_CSB_PIC_PORTS2_0_HSPI28_RANGE                 12:12
#define XUSB_CSB_PIC_PORTS2_0_HSPI28_WOFFSET               0
#define XUSB_CSB_PIC_PORTS2_0_HSPI28_DEFAULT               (_MK_MASK_CONST(0)
#define XUSB_CSB_PIC_PORTS2_0_HSPI28_DEFAULT_MASK          (_MK_MASK_CONST(0x1)
#define XUSB_CSB_PIC_PORTS2_0_HSPI28_SW_DEFAULT            (_MK_MASK_CONST(0)
#define XUSB_CSB_PIC_PORTS2_0_HSPI28_SW_DEFAULT_MASK       (_MK_MASK_CONST(0x1)
#define XUSB_CSB_PIC_PORTS2_0_HSPI29_SHIFT                  _MK_SHIFT_CONST(13)
#define XUSB_CSB_PIC_PORTS2_0_HSPI29_FIELD                 (_MK_SHIFT_CONST(0x1) << XUSB_CSB_PIC_PORTS2_0_HSPI29_SHIFT)
#define XUSB_CSB_PIC_PORTS2_0_HSPI29_RANGE                 13:13
#define XUSB_CSB_PIC_PORTS2_0_HSPI29_WOFFSET               0
#define XUSB_CSB_PIC_PORTS2_0_HSPI29_DEFAULT               (_MK_MASK_CONST(0)
#define XUSB_CSB_PIC_PORTS2_0_HSPI29_DEFAULT_MASK          (_MK_MASK_CONST(0x1)
#define XUSB_CSB_PIC_PORTS2_0_HSPI29_SW_DEFAULT            (_MK_MASK_CONST(0)
#define XUSB_CSB_PIC_PORTS2_0_HSPI29_SW_DEFAULT_MASK       (_MK_MASK_CONST(0x1)
#define XUSB_CSB_PIC_PORTS2_0_HSPI30_SHIFT                  _MK_SHIFT_CONST(14)
#define XUSB_CSB_PIC_PORTS2_0_HSPI30_FIELD                 (_MK_SHIFT_CONST(0x1) << XUSB_CSB_PIC_PORTS2_0_HSPI30_SHIFT)
#define XUSB_CSB_PIC_PORTS2_0_HSPI30_RANGE                 14:14
#define XUSB_CSB_PIC_PORTS2_0_HSPI30_WOFFSET               0
#define XUSB_CSB_PIC_PORTS2_0_HSPI30_DEFAULT               (_MK_MASK_CONST(0)
#define XUSB_CSB_PIC_PORTS2_0_HSPI30_DEFAULT_MASK          (_MK_MASK_CONST(0x1)
#define XUSB_CSB_PIC_PORTS2_0_HSPI30_SW_DEFAULT            (_MK_MASK_CONST(0)
#define XUSB_CSB_PIC_PORTS2_0_HSPI30_SW_DEFAULT_MASK       (_MK_MASK_CONST(0x1)
#define XUSB_CSB_PIC_PORTS2_0_HSPI31_SHIFT                  _MK_SHIFT_CONST(15)
#define XUSB_CSB_PIC_PORTS2_0_HSPI31_FIELD                 (_MK_SHIFT_CONST(0x1) << XUSB_CSB_PIC_PORTS2_0_HSPI31_SHIFT)
#define XUSB_CSB_PIC_PORTS2_0_HSPI31_RANGE                 15:15
#define XUSB_CSB_PIC_PORTS2_0_HSPI31_WOFFSET               0
#define XUSB_CSB_PIC_PORTS2_0_HSPI31_DEFAULT               (_MK_MASK_CONST(0)
#define XUSB_CSB_PIC_PORTS2_0_HSPI31_DEFAULT_MASK          (_MK_MASK_CONST(0x1)
#define XUSB_CSB_PIC_PORTS2_0_HSPI31_SW_DEFAULT            (_MK_MASK_CONST(0)
#define XUSB_CSB_PIC_PORTS2_0_HSPI31_SW_DEFAULT_MASK       (_MK_MASK_CONST(0x1)
#define XUSB_CSB_PIC_PORTS2_0_HSPI_NUM_SHIFT                _MK_SHIFT_CONST(24)
#define XUSB_CSB_PIC_PORTS2_0_HSPI_NUM_FIELD               (_MK_SHIFT_CONST(0xff) << XUSB_CSB_PIC_PORTS2_0_HSPI_NUM_SHIFT)
#define XUSB_CSB_PIC_PORTS2_0_HSPI_NUM_RANGE               31:24
#define XUSB_CSB_PIC_PORTS2_0_HSPI_NUM_WOFFSET             0
#define XUSB_CSB_PIC_PORTS2_0_HSPI_NUM_DEFAULT             (_MK_MASK_CONST(0)
#define XUSB_CSB_PIC_PORTS2_0_HSPI_NUM_DEFAULT_MASK        (_MK_MASK_CONST(0xff)
#define XUSB_CSB_PIC_PORTS2_0_HSPI_NUM_SW_DEFAULT          (_MK_MASK_CONST(0)
#define XUSB_CSB_PIC_PORTS2_0_HSPI_NUM_SW_DEFAULT_MASK     (_MK_MASK_CONST(0xff)
#define XUSB_CSB_PIC_PORTS3_0                              _MK_ADDR_CONST(0x010102C)
#define XUSB_CSB_PIC_PORTS3_0_SECURE                       0
#define XUSB_CSB_PIC_PORTS3_0_WORD_COUNT                   1
#define XUSB_CSB_PIC_PORTS3_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define XUSB_CSB_PIC_PORTS3_0_RESET_MASK                   _MK_MASK_CONST(0xff00ffff)
#define XUSB_CSB_PIC_PORTS3_0_SW_DEFAULT_VAL               _MK_MASK_CONST(0x0)
#define XUSB_CSB_PIC_PORTS3_0_SW_DEFAULT_MASK              _MK_MASK_CONST(0xff00ffff)
#define XUSB_CSB_PIC_PORTS3_0_READ_MASK                    _MK_MASK_CONST(0xff00ffff)
#define XUSB_CSB_PIC_PORTS3_0_WRITE_MASK                   _MK_MASK_CONST(0x0)
#define XUSB_CSB_PIC_PORTS3_0_FSPI32_SHIFT                  _MK_SHIFT_CONST(0)
#define XUSB_CSB_PIC_PORTS3_0_FSPI32_FIELD                 (_MK_SHIFT_CONST(0x1) << XUSB_CSB_PIC_PORTS3_0_FSPI32_SHIFT)
#define XUSB_CSB_PIC_PORTS3_0_FSPI32_RANGE                 0:0
#define XUSB_CSB_PIC_PORTS3_0_FSPI32_WOFFSET               0
#define XUSB_CSB_PIC_PORTS3_0_FSPI32_DEFAULT               (_MK_MASK_CONST(0)
#define XUSB_CSB_PIC_PORTS3_0_FSPI32_DEFAULT_MASK          (_MK_MASK_CONST(0x1)
#define XUSB_CSB_PIC_PORTS3_0_FSPI32_SW_DEFAULT            (_MK_MASK_CONST(0)
#define XUSB_CSB_PIC_PORTS3_0_FSPI32_SW_DEFAULT_MASK       (_MK_MASK_CONST(0x1)
#define XUSB_CSB_PIC_PORTS3_0_FSPI33_SHIFT                  _MK_SHIFT_CONST(1)
#define XUSB_CSB_PIC_PORTS3_0_FSPI33_FIELD                 (_MK_SHIFT_CONST(0x1) << XUSB_CSB_PIC_PORTS3_0_FSPI33_SHIFT)
#define XUSB_CSB_PIC_PORTS3_0_FSPI33_RANGE                 1:1
#define XUSB_CSB_PIC_PORTS3_0_FSPI33_WOFFSET               0
#define XUSB_CSB_PIC_PORTS3_0_FSPI33_DEFAULT               (_MK_MASK_CONST(0)
#define XUSB_CSB_PIC_PORTS3_0_FSPI33_DEFAULT_MASK          (_MK_MASK_CONST(0x1)
#define XUSB_CSB_PIC_PORTS3_0_FSPI33_SW_DEFAULT            (_MK_MASK_CONST(0)
#define XUSB_CSB_PIC_PORTS3_0_FSPI33_SW_DEFAULT_MASK       (_MK_MASK_CONST(0x1)
#define XUSB_CSB_PIC_PORTS3_0_FSPI34_SHIFT                  _MK_SHIFT_CONST(2)
#define XUSB_CSB_PIC_PORTS3_0_FSPI34_FIELD                 (_MK_SHIFT_CONST(0x1) << XUSB_CSB_PIC_PORTS3_0_FSPI34_SHIFT)
#define XUSB_CSB_PIC_PORTS3_0_FSPI34_RANGE                 2:2
#define XUSB_CSB_PIC_PORTS3_0_FSPI34_WOFFSET               0
#define XUSB_CSB_PIC_PORTS3_0_FSPI34_DEFAULT               (_MK_MASK_CONST(0)
#define XUSB_CSB_PIC_PORTS3_0_FSPI34_DEFAULT_MASK          (_MK_MASK_CONST(0x1)
#define XUSB_CSB_PIC_PORTS3_0_FSPI34_SW_DEFAULT            (_MK_MASK_CONST(0)
#define XUSB_CSB_PIC_PORTS3_0_FSPI34_SW_DEFAULT_MASK       (_MK_MASK_CONST(0x1)
#define XUSB_CSB_PIC_PORTS3_0_FSPI35_SHIFT                  _MK_SHIFT_CONST(3)
#define XUSB_CSB_PIC_PORTS3_0_FSPI35_FIELD                 (_MK_SHIFT_CONST(0x1) << XUSB_CSB_PIC_PORTS3_0_FSPI35_SHIFT)
#define XUSB_CSB_PIC_PORTS3_0_FSPI35_RANGE                 3:3
#define XUSB_CSB_PIC_PORTS3_0_FSPI35_WOFFSET               0
#define XUSB_CSB_PIC_PORTS3_0_FSPI35_DEFAULT               (_MK_MASK_CONST(0)
#define XUSB_CSB_PIC_PORTS3_0_FSPI35_DEFAULT_MASK          (_MK_MASK_CONST(0x1)
#define XUSB_CSB_PIC_PORTS3_0_FSPI35_SW_DEFAULT            (_MK_MASK_CONST(0)
#define XUSB_CSB_PIC_PORTS3_0_FSPI35_SW_DEFAULT_MASK       (_MK_MASK_CONST(0x1)
#define XUSB_CSB_PIC_PORTS3_0_FSPI36_SHIFT                  _MK_SHIFT_CONST(4)
#define XUSB_CSB_PIC_PORTS3_0_FSPI36_FIELD                 (_MK_SHIFT_CONST(0x1) << XUSB_CSB_PIC_PORTS3_0_FSPI36_SHIFT)
#define XUSB_CSB_PIC_PORTS3_0_FSPI36_RANGE                 4:4
#define XUSB_CSB_PIC_PORTS3_0_FSPI36_WOFFSET               0
#define XUSB_CSB_PIC_PORTS3_0_FSPI36_DEFAULT               (_MK_MASK_CONST(0)
#define XUSB_CSB_PIC_PORTS3_0_FSPI36_DEFAULT_MASK          (_MK_MASK_CONST(0x1)
#define XUSB_CSB_PIC_PORTS3_0_FSPI36_SW_DEFAULT            (_MK_MASK_CONST(0)
#define XUSB_CSB_PIC_PORTS3_0_FSPI36_SW_DEFAULT_MASK       (_MK_MASK_CONST(0x1)
#define XUSB_CSB_PIC_PORTS3_0_FSPI37_SHIFT                  _MK_SHIFT_CONST(5)
#define XUSB_CSB_PIC_PORTS3_0_FSPI37_FIELD                 (_MK_SHIFT_CONST(0x1) << XUSB_CSB_PIC_PORTS3_0_FSPI37_SHIFT)
#define XUSB_CSB_PIC_PORTS3_0_FSPI37_RANGE                 5:5
#define XUSB_CSB_PIC_PORTS3_0_FSPI37_WOFFSET               0
#define XUSB_CSB_PIC_PORTS3_0_FSPI37_DEFAULT               (_MK_MASK_CONST(0)
#define XUSB_CSB_PIC_PORTS3_0_FSPI37_DEFAULT_MASK          (_MK_MASK_CONST(0x1)
#define XUSB_CSB_PIC_PORTS3_0_FSPI37_SW_DEFAULT            (_MK_MASK_CONST(0)
#define XUSB_CSB_PIC_PORTS3_0_FSPI37_SW_DEFAULT_MASK       (_MK_MASK_CONST(0x1)
#define XUSB_CSB_PIC_PORTS3_0_FSPI38_SHIFT                  _MK_SHIFT_CONST(6)
#define XUSB_CSB_PIC_PORTS3_0_FSPI38_FIELD                 (_MK_SHIFT_CONST(0x1) << XUSB_CSB_PIC_PORTS3_0_FSPI38_SHIFT)
#define XUSB_CSB_PIC_PORTS3_0_FSPI38_RANGE                 6:6
#define XUSB_CSB_PIC_PORTS3_0_FSPI38_WOFFSET               0
#define XUSB_CSB_PIC_PORTS3_0_FSPI38_DEFAULT               (_MK_MASK_CONST(0)
#define XUSB_CSB_PIC_PORTS3_0_FSPI38_DEFAULT_MASK          (_MK_MASK_CONST(0x1)
#define XUSB_CSB_PIC_PORTS3_0_FSPI38_SW_DEFAULT            (_MK_MASK_CONST(0)
#define XUSB_CSB_PIC_PORTS3_0_FSPI38_SW_DEFAULT_MASK       (_MK_MASK_CONST(0x1)
#define XUSB_CSB_PIC_PORTS3_0_FSPI39_SHIFT                  _MK_SHIFT_CONST(7)
#define XUSB_CSB_PIC_PORTS3_0_FSPI39_FIELD                 (_MK_SHIFT_CONST(0x1) << XUSB_CSB_PIC_PORTS3_0_FSPI39_SHIFT)
#define XUSB_CSB_PIC_PORTS3_0_FSPI39_RANGE                 7:7
#define XUSB_CSB_PIC_PORTS3_0_FSPI39_WOFFSET               0
#define XUSB_CSB_PIC_PORTS3_0_FSPI39_DEFAULT               (_MK_MASK_CONST(0)
#define XUSB_CSB_PIC_PORTS3_0_FSPI39_DEFAULT_MASK          (_MK_MASK_CONST(0x1)
#define XUSB_CSB_PIC_PORTS3_0_FSPI39_SW_DEFAULT            (_MK_MASK_CONST(0)
#define XUSB_CSB_PIC_PORTS3_0_FSPI39_SW_DEFAULT_MASK       (_MK_MASK_CONST(0x1)
#define XUSB_CSB_PIC_PORTS3_0_FSPI40_SHIFT                  _MK_SHIFT_CONST(8)
#define XUSB_CSB_PIC_PORTS3_0_FSPI40_FIELD                 (_MK_SHIFT_CONST(0x1) << XUSB_CSB_PIC_PORTS3_0_FSPI40_SHIFT)
#define XUSB_CSB_PIC_PORTS3_0_FSPI40_RANGE                 8:8
#define XUSB_CSB_PIC_PORTS3_0_FSPI40_WOFFSET               0
#define XUSB_CSB_PIC_PORTS3_0_FSPI40_DEFAULT               (_MK_MASK_CONST(0)
#define XUSB_CSB_PIC_PORTS3_0_FSPI40_DEFAULT_MASK          (_MK_MASK_CONST(0x1)
#define XUSB_CSB_PIC_PORTS3_0_FSPI40_SW_DEFAULT            (_MK_MASK_CONST(0)
#define XUSB_CSB_PIC_PORTS3_0_FSPI40_SW_DEFAULT_MASK       (_MK_MASK_CONST(0x1)
#define XUSB_CSB_PIC_PORTS3_0_FSPI41_SHIFT                  _MK_SHIFT_CONST(9)
#define XUSB_CSB_PIC_PORTS3_0_FSPI41_FIELD                 (_MK_SHIFT_CONST(0x1) << XUSB_CSB_PIC_PORTS3_0_FSPI41_SHIFT)
#define XUSB_CSB_PIC_PORTS3_0_FSPI41_RANGE                 9:9
#define XUSB_CSB_PIC_PORTS3_0_FSPI41_WOFFSET               0
#define XUSB_CSB_PIC_PORTS3_0_FSPI41_DEFAULT               (_MK_MASK_CONST(0)
#define XUSB_CSB_PIC_PORTS3_0_FSPI41_DEFAULT_MASK          (_MK_MASK_CONST(0x1)
#define XUSB_CSB_PIC_PORTS3_0_FSPI41_SW_DEFAULT            (_MK_MASK_CONST(0)
#define XUSB_CSB_PIC_PORTS3_0_FSPI41_SW_DEFAULT_MASK       (_MK_MASK_CONST(0x1)
#define XUSB_CSB_PIC_PORTS3_0_FSPI42_SHIFT                  _MK_SHIFT_CONST(10)
#define XUSB_CSB_PIC_PORTS3_0_FSPI42_FIELD                 (_MK_SHIFT_CONST(0x1) << XUSB_CSB_PIC_PORTS3_0_FSPI42_SHIFT)
#define XUSB_CSB_PIC_PORTS3_0_FSPI42_RANGE                 10:10
#define XUSB_CSB_PIC_PORTS3_0_FSPI42_WOFFSET               0
#define XUSB_CSB_PIC_PORTS3_0_FSPI42_DEFAULT               (_MK_MASK_CONST(0)
#define XUSB_CSB_PIC_PORTS3_0_FSPI42_DEFAULT_MASK          (_MK_MASK_CONST(0x1)
#define XUSB_CSB_PIC_PORTS3_0_FSPI42_SW_DEFAULT            (_MK_MASK_CONST(0)
#define XUSB_CSB_PIC_PORTS3_0_FSPI42_SW_DEFAULT_MASK       (_MK_MASK_CONST(0x1)
#define XUSB_CSB_PIC_PORTS3_0_FSPI43_SHIFT                  _MK_SHIFT_CONST(11)
#define XUSB_CSB_PIC_PORTS3_0_FSPI43_FIELD                 (_MK_SHIFT_CONST(0x1) << XUSB_CSB_PIC_PORTS3_0_FSPI43_SHIFT)
#define XUSB_CSB_PIC_PORTS3_0_FSPI43_RANGE                 11:11
#define XUSB_CSB_PIC_PORTS3_0_FSPI43_WOFFSET               0
#define XUSB_CSB_PIC_PORTS3_0_FSPI43_DEFAULT               (_MK_MASK_CONST(0)
#define XUSB_CSB_PIC_PORTS3_0_FSPI43_DEFAULT_MASK          (_MK_MASK_CONST(0x1)
#define XUSB_CSB_PIC_PORTS3_0_FSPI43_SW_DEFAULT            (_MK_MASK_CONST(0)
#define XUSB_CSB_PIC_PORTS3_0_FSPI43_SW_DEFAULT_MASK       (_MK_MASK_CONST(0x1)
#define XUSB_CSB_PIC_PORTS3_0_FSPI44_SHIFT                  _MK_SHIFT_CONST(12)
#define XUSB_CSB_PIC_PORTS3_0_FSPI44_FIELD                 (_MK_SHIFT_CONST(0x1) << XUSB_CSB_PIC_PORTS3_0_FSPI44_SHIFT)
#define XUSB_CSB_PIC_PORTS3_0_FSPI44_RANGE                 12:12
#define XUSB_CSB_PIC_PORTS3_0_FSPI44_WOFFSET               0
#define XUSB_CSB_PIC_PORTS3_0_FSPI44_DEFAULT               (_MK_MASK_CONST(0)
#define XUSB_CSB_PIC_PORTS3_0_FSPI44_DEFAULT_MASK          (_MK_MASK_CONST(0x1)
#define XUSB_CSB_PIC_PORTS3_0_FSPI44_SW_DEFAULT            (_MK_MASK_CONST(0)
#define XUSB_CSB_PIC_PORTS3_0_FSPI44_SW_DEFAULT_MASK       (_MK_MASK_CONST(0x1)
#define XUSB_CSB_PIC_PORTS3_0_FSPI45_SHIFT                  _MK_SHIFT_CONST(13)
#define XUSB_CSB_PIC_PORTS3_0_FSPI45_FIELD                 (_MK_SHIFT_CONST(0x1) << XUSB_CSB_PIC_PORTS3_0_FSPI45_SHIFT)
#define XUSB_CSB_PIC_PORTS3_0_FSPI45_RANGE                 13:13
#define XUSB_CSB_PIC_PORTS3_0_FSPI45_WOFFSET               0
#define XUSB_CSB_PIC_PORTS3_0_FSPI45_DEFAULT               (_MK_MASK_CONST(0)
#define XUSB_CSB_PIC_PORTS3_0_FSPI45_DEFAULT_MASK          (_MK_MASK_CONST(0x1)
#define XUSB_CSB_PIC_PORTS3_0_FSPI45_SW_DEFAULT            (_MK_MASK_CONST(0)
#define XUSB_CSB_PIC_PORTS3_0_FSPI45_SW_DEFAULT_MASK       (_MK_MASK_CONST(0x1)
#define XUSB_CSB_PIC_PORTS3_0_FSPI46_SHIFT                  _MK_SHIFT_CONST(14)
#define XUSB_CSB_PIC_PORTS3_0_FSPI46_FIELD                 (_MK_SHIFT_CONST(0x1) << XUSB_CSB_PIC_PORTS3_0_FSPI46_SHIFT)
#define XUSB_CSB_PIC_PORTS3_0_FSPI46_RANGE                 14:14
#define XUSB_CSB_PIC_PORTS3_0_FSPI46_WOFFSET               0
#define XUSB_CSB_PIC_PORTS3_0_FSPI46_DEFAULT               (_MK_MASK_CONST(0)
#define XUSB_CSB_PIC_PORTS3_0_FSPI46_DEFAULT_MASK          (_MK_MASK_CONST(0x1)
#define XUSB_CSB_PIC_PORTS3_0_FSPI46_SW_DEFAULT            (_MK_MASK_CONST(0)
#define XUSB_CSB_PIC_PORTS3_0_FSPI46_SW_DEFAULT_MASK       (_MK_MASK_CONST(0x1)
#define XUSB_CSB_PIC_PORTS3_0_FSPI47_SHIFT                  _MK_SHIFT_CONST(15)
#define XUSB_CSB_PIC_PORTS3_0_FSPI47_FIELD                 (_MK_SHIFT_CONST(0x1) << XUSB_CSB_PIC_PORTS3_0_FSPI47_SHIFT)
#define XUSB_CSB_PIC_PORTS3_0_FSPI47_RANGE                 15:15
#define XUSB_CSB_PIC_PORTS3_0_FSPI47_WOFFSET               0
#define XUSB_CSB_PIC_PORTS3_0_FSPI47_DEFAULT               (_MK_MASK_CONST(0)
#define XUSB_CSB_PIC_PORTS3_0_FSPI47_DEFAULT_MASK          (_MK_MASK_CONST(0x1)
#define XUSB_CSB_PIC_PORTS3_0_FSPI47_SW_DEFAULT            (_MK_MASK_CONST(0)
#define XUSB_CSB_PIC_PORTS3_0_FSPI47_SW_DEFAULT_MASK       (_MK_MASK_CONST(0x1)
#define XUSB_CSB_PIC_PORTS3_0_FSPI_NUM_SHIFT                _MK_SHIFT_CONST(24)
#define XUSB_CSB_PIC_PORTS3_0_FSPI_NUM_FIELD               (_MK_SHIFT_CONST(0xff) << XUSB_CSB_PIC_PORTS3_0_FSPI_NUM_SHIFT)
#define XUSB_CSB_PIC_PORTS3_0_FSPI_NUM_RANGE               31:24
#define XUSB_CSB_PIC_PORTS3_0_FSPI_NUM_WOFFSET             0
#define XUSB_CSB_PIC_PORTS3_0_FSPI_NUM_DEFAULT             (_MK_MASK_CONST(0)
#define XUSB_CSB_PIC_PORTS3_0_FSPI_NUM_DEFAULT_MASK        (_MK_MASK_CONST(0xff)
#define XUSB_CSB_PIC_PORTS3_0_FSPI_NUM_SW_DEFAULT          (_MK_MASK_CONST(0)
#define XUSB_CSB_PIC_PORTS3_0_FSPI_NUM_SW_DEFAULT_MASK     (_MK_MASK_CONST(0xff)
#define XUSB_CSB_PIC_EVENTTRB_0                            _MK_ADDR_CONST(0x0101030)
#define XUSB_CSB_PIC_EVENTTRB_0_SECURE                     0
#define XUSB_CSB_PIC_EVENTTRB_0_WORD_COUNT                 1
#define XUSB_CSB_PIC_EVENTTRB_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define XUSB_CSB_PIC_EVENTTRB_0_RESET_MASK                 _MK_MASK_CONST(0x1)
#define XUSB_CSB_PIC_EVENTTRB_0_SW_DEFAULT_VAL             _MK_MASK_CONST(0x0)
#define XUSB_CSB_PIC_EVENTTRB_0_SW_DEFAULT_MASK            _MK_MASK_CONST(0x1)
#define XUSB_CSB_PIC_EVENTTRB_0_READ_MASK                  _MK_MASK_CONST(0x1)
#define XUSB_CSB_PIC_EVENTTRB_0_WRITE_MASK                 _MK_MASK_CONST(0x0)
#define XUSB_CSB_PIC_EVENTTRB_0_INTR_SHIFT                  _MK_SHIFT_CONST(0)
#define XUSB_CSB_PIC_EVENTTRB_0_INTR_FIELD                 (_MK_SHIFT_CONST(0x1) << XUSB_CSB_PIC_EVENTTRB_0_INTR_SHIFT)
#define XUSB_CSB_PIC_EVENTTRB_0_INTR_RANGE                 0:0
#define XUSB_CSB_PIC_EVENTTRB_0_INTR_WOFFSET               0
#define XUSB_CSB_PIC_EVENTTRB_0_INTR_DEFAULT               (_MK_MASK_CONST(0)
#define XUSB_CSB_PIC_EVENTTRB_0_INTR_DEFAULT_MASK          (_MK_MASK_CONST(0x1)
#define XUSB_CSB_PIC_EVENTTRB_0_INTR_SW_DEFAULT            (_MK_MASK_CONST(0)
#define XUSB_CSB_PIC_EVENTTRB_0_INTR_SW_DEFAULT_MASK       (_MK_MASK_CONST(0x1)
#define XUSB_CSB_PIC_ARU_0                                 _MK_ADDR_CONST(0x0101034)
#define XUSB_CSB_PIC_ARU_0_SECURE                          0
#define XUSB_CSB_PIC_ARU_0_WORD_COUNT                      1
#define XUSB_CSB_PIC_ARU_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define XUSB_CSB_PIC_ARU_0_RESET_MASK                      _MK_MASK_CONST(0x3)
#define XUSB_CSB_PIC_ARU_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define XUSB_CSB_PIC_ARU_0_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x3)
#define XUSB_CSB_PIC_ARU_0_READ_MASK                       _MK_MASK_CONST(0x3)
#define XUSB_CSB_PIC_ARU_0_WRITE_MASK                      _MK_MASK_CONST(0x0)
#define XUSB_CSB_PIC_ARU_0_INTR_SHIFT                       _MK_SHIFT_CONST(0)
#define XUSB_CSB_PIC_ARU_0_INTR_FIELD                      (_MK_SHIFT_CONST(0x1) << XUSB_CSB_PIC_ARU_0_INTR_SHIFT)
#define XUSB_CSB_PIC_ARU_0_INTR_RANGE                      0:0
#define XUSB_CSB_PIC_ARU_0_INTR_WOFFSET                    0
#define XUSB_CSB_PIC_ARU_0_INTR_DEFAULT                    (_MK_MASK_CONST(0)
#define XUSB_CSB_PIC_ARU_0_INTR_DEFAULT_MASK               (_MK_MASK_CONST(0x1)
#define XUSB_CSB_PIC_ARU_0_INTR_SW_DEFAULT                 (_MK_MASK_CONST(0)
#define XUSB_CSB_PIC_ARU_0_INTR_SW_DEFAULT_MASK            (_MK_MASK_CONST(0x1)
#define XUSB_CSB_PIC_ARU_0_MAILBOX_SHIFT                    _MK_SHIFT_CONST(1)
#define XUSB_CSB_PIC_ARU_0_MAILBOX_FIELD                   (_MK_SHIFT_CONST(0x1) << XUSB_CSB_PIC_ARU_0_MAILBOX_SHIFT)
#define XUSB_CSB_PIC_ARU_0_MAILBOX_RANGE                   1:1
#define XUSB_CSB_PIC_ARU_0_MAILBOX_WOFFSET                 0
#define XUSB_CSB_PIC_ARU_0_MAILBOX_DEFAULT                 (_MK_MASK_CONST(0)
#define XUSB_CSB_PIC_ARU_0_MAILBOX_DEFAULT_MASK            (_MK_MASK_CONST(0x1)
#define XUSB_CSB_PIC_ARU_0_MAILBOX_SW_DEFAULT              (_MK_MASK_CONST(0)
#define XUSB_CSB_PIC_ARU_0_MAILBOX_SW_DEFAULT_MASK         (_MK_MASK_CONST(0x1)
#define XUSB_CSB_PIC_MEMPOOL_RESULT_0                      _MK_ADDR_CONST(0x0101038)
#define XUSB_CSB_PIC_MEMPOOL_RESULT_0_SECURE               0
#define XUSB_CSB_PIC_MEMPOOL_RESULT_0_WORD_COUNT           1
#define XUSB_CSB_PIC_MEMPOOL_RESULT_0_RESET_VAL            _MK_MASK_CONST(0x0)
#define XUSB_CSB_PIC_MEMPOOL_RESULT_0_RESET_MASK           _MK_MASK_CONST(0x3)
#define XUSB_CSB_PIC_MEMPOOL_RESULT_0_SW_DEFAULT_VAL       _MK_MASK_CONST(0x0)
#define XUSB_CSB_PIC_MEMPOOL_RESULT_0_SW_DEFAULT_MASK      _MK_MASK_CONST(0x3)
#define XUSB_CSB_PIC_MEMPOOL_RESULT_0_READ_MASK            _MK_MASK_CONST(0x3)
#define XUSB_CSB_PIC_MEMPOOL_RESULT_0_WRITE_MASK           _MK_MASK_CONST(0x0)
#define XUSB_CSB_PIC_MEMPOOL_RESULT_0_L2IMEMOP_SHIFT        _MK_SHIFT_CONST(0)
#define XUSB_CSB_PIC_MEMPOOL_RESULT_0_L2IMEMOP_FIELD       (_MK_SHIFT_CONST(0x1) << XUSB_CSB_PIC_MEMPOOL_RESULT_0_L2IMEMOP_SHIFT)
#define XUSB_CSB_PIC_MEMPOOL_RESULT_0_L2IMEMOP_RANGE       0:0
#define XUSB_CSB_PIC_MEMPOOL_RESULT_0_L2IMEMOP_WOFFSET     0
#define XUSB_CSB_PIC_MEMPOOL_RESULT_0_L2IMEMOP_DEFAULT     (_MK_MASK_CONST(0)
#define XUSB_CSB_PIC_MEMPOOL_RESULT_0_L2IMEMOP_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_CSB_PIC_MEMPOOL_RESULT_0_L2IMEMOP_SW_DEFAULT  (_MK_MASK_CONST(0)
#define XUSB_CSB_PIC_MEMPOOL_RESULT_0_L2IMEMOP_SW_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_CSB_PIC_MEMPOOL_RESULT_0_DIRECTOP_SHIFT        _MK_SHIFT_CONST(1)
#define XUSB_CSB_PIC_MEMPOOL_RESULT_0_DIRECTOP_FIELD       (_MK_SHIFT_CONST(0x1) << XUSB_CSB_PIC_MEMPOOL_RESULT_0_DIRECTOP_SHIFT)
#define XUSB_CSB_PIC_MEMPOOL_RESULT_0_DIRECTOP_RANGE       1:1
#define XUSB_CSB_PIC_MEMPOOL_RESULT_0_DIRECTOP_WOFFSET     0
#define XUSB_CSB_PIC_MEMPOOL_RESULT_0_DIRECTOP_DEFAULT     (_MK_MASK_CONST(0)
#define XUSB_CSB_PIC_MEMPOOL_RESULT_0_DIRECTOP_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_CSB_PIC_MEMPOOL_RESULT_0_DIRECTOP_SW_DEFAULT  (_MK_MASK_CONST(0)
#define XUSB_CSB_PIC_MEMPOOL_RESULT_0_DIRECTOP_SW_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_CSB_PIC_MEMPOOL_FAULT_0                       _MK_ADDR_CONST(0x010103C)
#define XUSB_CSB_PIC_MEMPOOL_FAULT_0_SECURE                0
#define XUSB_CSB_PIC_MEMPOOL_FAULT_0_WORD_COUNT            1
#define XUSB_CSB_PIC_MEMPOOL_FAULT_0_RESET_VAL             _MK_MASK_CONST(0x0)
#define XUSB_CSB_PIC_MEMPOOL_FAULT_0_RESET_MASK            _MK_MASK_CONST(0xf)
#define XUSB_CSB_PIC_MEMPOOL_FAULT_0_SW_DEFAULT_VAL        _MK_MASK_CONST(0x0)
#define XUSB_CSB_PIC_MEMPOOL_FAULT_0_SW_DEFAULT_MASK       _MK_MASK_CONST(0xf)
#define XUSB_CSB_PIC_MEMPOOL_FAULT_0_READ_MASK             _MK_MASK_CONST(0xf)
#define XUSB_CSB_PIC_MEMPOOL_FAULT_0_WRITE_MASK            _MK_MASK_CONST(0x0)
#define XUSB_CSB_PIC_MEMPOOL_FAULT_0_FDREQ_SHIFT            _MK_SHIFT_CONST(0)
#define XUSB_CSB_PIC_MEMPOOL_FAULT_0_FDREQ_FIELD           (_MK_SHIFT_CONST(0x1) << XUSB_CSB_PIC_MEMPOOL_FAULT_0_FDREQ_SHIFT)
#define XUSB_CSB_PIC_MEMPOOL_FAULT_0_FDREQ_RANGE           0:0
#define XUSB_CSB_PIC_MEMPOOL_FAULT_0_FDREQ_WOFFSET         0
#define XUSB_CSB_PIC_MEMPOOL_FAULT_0_FDREQ_DEFAULT         (_MK_MASK_CONST(0)
#define XUSB_CSB_PIC_MEMPOOL_FAULT_0_FDREQ_DEFAULT_MASK    (_MK_MASK_CONST(0x1)
#define XUSB_CSB_PIC_MEMPOOL_FAULT_0_FDREQ_SW_DEFAULT      (_MK_MASK_CONST(0)
#define XUSB_CSB_PIC_MEMPOOL_FAULT_0_FDREQ_SW_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_CSB_PIC_MEMPOOL_FAULT_0_XREQ_SHIFT             _MK_SHIFT_CONST(1)
#define XUSB_CSB_PIC_MEMPOOL_FAULT_0_XREQ_FIELD            (_MK_SHIFT_CONST(0x1) << XUSB_CSB_PIC_MEMPOOL_FAULT_0_XREQ_SHIFT)
#define XUSB_CSB_PIC_MEMPOOL_FAULT_0_XREQ_RANGE            1:1
#define XUSB_CSB_PIC_MEMPOOL_FAULT_0_XREQ_WOFFSET          0
#define XUSB_CSB_PIC_MEMPOOL_FAULT_0_XREQ_DEFAULT          (_MK_MASK_CONST(0)
#define XUSB_CSB_PIC_MEMPOOL_FAULT_0_XREQ_DEFAULT_MASK     (_MK_MASK_CONST(0x1)
#define XUSB_CSB_PIC_MEMPOOL_FAULT_0_XREQ_SW_DEFAULT       (_MK_MASK_CONST(0)
#define XUSB_CSB_PIC_MEMPOOL_FAULT_0_XREQ_SW_DEFAULT_MASK  (_MK_MASK_CONST(0x1)
#define XUSB_CSB_PIC_MEMPOOL_FAULT_0_DDMA_SHIFT             _MK_SHIFT_CONST(2)
#define XUSB_CSB_PIC_MEMPOOL_FAULT_0_DDMA_FIELD            (_MK_SHIFT_CONST(0x1) << XUSB_CSB_PIC_MEMPOOL_FAULT_0_DDMA_SHIFT)
#define XUSB_CSB_PIC_MEMPOOL_FAULT_0_DDMA_RANGE            2:2
#define XUSB_CSB_PIC_MEMPOOL_FAULT_0_DDMA_WOFFSET          0
#define XUSB_CSB_PIC_MEMPOOL_FAULT_0_DDMA_DEFAULT          (_MK_MASK_CONST(0)
#define XUSB_CSB_PIC_MEMPOOL_FAULT_0_DDMA_DEFAULT_MASK     (_MK_MASK_CONST(0x1)
#define XUSB_CSB_PIC_MEMPOOL_FAULT_0_DDMA_SW_DEFAULT       (_MK_MASK_CONST(0)
#define XUSB_CSB_PIC_MEMPOOL_FAULT_0_DDMA_SW_DEFAULT_MASK  (_MK_MASK_CONST(0x1)
#define XUSB_CSB_PIC_MEMPOOL_FAULT_0_L2IMEM_SHIFT           _MK_SHIFT_CONST(3)
#define XUSB_CSB_PIC_MEMPOOL_FAULT_0_L2IMEM_FIELD          (_MK_SHIFT_CONST(0x1) << XUSB_CSB_PIC_MEMPOOL_FAULT_0_L2IMEM_SHIFT)
#define XUSB_CSB_PIC_MEMPOOL_FAULT_0_L2IMEM_RANGE          3:3
#define XUSB_CSB_PIC_MEMPOOL_FAULT_0_L2IMEM_WOFFSET        0
#define XUSB_CSB_PIC_MEMPOOL_FAULT_0_L2IMEM_DEFAULT        (_MK_MASK_CONST(0)
#define XUSB_CSB_PIC_MEMPOOL_FAULT_0_L2IMEM_DEFAULT_MASK   (_MK_MASK_CONST(0x1)
#define XUSB_CSB_PIC_MEMPOOL_FAULT_0_L2IMEM_SW_DEFAULT     (_MK_MASK_CONST(0)
#define XUSB_CSB_PIC_MEMPOOL_FAULT_0_L2IMEM_SW_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_CSB_EVENTQ_CNTRL1_0                           _MK_ADDR_CONST(0x0101400)
#define XUSB_CSB_EVENTQ_CNTRL1_0_SECURE                    0
#define XUSB_CSB_EVENTQ_CNTRL1_0_WORD_COUNT                1
#define XUSB_CSB_EVENTQ_CNTRL1_0_RESET_VAL                 _MK_MASK_CONST(0x0)
#define XUSB_CSB_EVENTQ_CNTRL1_0_RESET_MASK                _MK_MASK_CONST(0xffff8101)
#define XUSB_CSB_EVENTQ_CNTRL1_0_SW_DEFAULT_VAL            _MK_MASK_CONST(0x0)
#define XUSB_CSB_EVENTQ_CNTRL1_0_SW_DEFAULT_MASK           _MK_MASK_CONST(0xffff8101)
#define XUSB_CSB_EVENTQ_CNTRL1_0_READ_MASK                 _MK_MASK_CONST(0xffff8101)
#define XUSB_CSB_EVENTQ_CNTRL1_0_WRITE_MASK                _MK_MASK_CONST(0xffff8100)
#define XUSB_CSB_EVENTQ_CNTRL1_0_TIMEOUT_INTERVAL_SHIFT     _MK_SHIFT_CONST(24)
#define XUSB_CSB_EVENTQ_CNTRL1_0_TIMEOUT_INTERVAL_FIELD    (_MK_SHIFT_CONST(0xff) << XUSB_CSB_EVENTQ_CNTRL1_0_TIMEOUT_INTERVAL_SHIFT)
#define XUSB_CSB_EVENTQ_CNTRL1_0_TIMEOUT_INTERVAL_RANGE    31:24
#define XUSB_CSB_EVENTQ_CNTRL1_0_TIMEOUT_INTERVAL_WOFFSET  0
#define XUSB_CSB_EVENTQ_CNTRL1_0_TIMEOUT_INTERVAL_DEFAULT  (_MK_MASK_CONST(0x0000000)
#define XUSB_CSB_EVENTQ_CNTRL1_0_TIMEOUT_INTERVAL_DEFAULT_MASK (_MK_MASK_CONST(0xff)
#define XUSB_CSB_EVENTQ_CNTRL1_0_TIMEOUT_INTERVAL_SW_DEFAULT (_MK_MASK_CONST(0x0000000)
#define XUSB_CSB_EVENTQ_CNTRL1_0_TIMEOUT_INTERVAL_SW_DEFAULT_MASK (_MK_MASK_CONST(0xff)
#define XUSB_CSB_EVENTQ_CNTRL1_0_THRESHOLD_SHIFT            _MK_SHIFT_CONST(16)
#define XUSB_CSB_EVENTQ_CNTRL1_0_THRESHOLD_FIELD           (_MK_SHIFT_CONST(0xff) << XUSB_CSB_EVENTQ_CNTRL1_0_THRESHOLD_SHIFT)
#define XUSB_CSB_EVENTQ_CNTRL1_0_THRESHOLD_RANGE           23:16
#define XUSB_CSB_EVENTQ_CNTRL1_0_THRESHOLD_WOFFSET         0
#define XUSB_CSB_EVENTQ_CNTRL1_0_THRESHOLD_DEFAULT         (_MK_MASK_CONST(0x0000000)
#define XUSB_CSB_EVENTQ_CNTRL1_0_THRESHOLD_DEFAULT_MASK    (_MK_MASK_CONST(0xff)
#define XUSB_CSB_EVENTQ_CNTRL1_0_THRESHOLD_SW_DEFAULT      (_MK_MASK_CONST(0x0000000)
#define XUSB_CSB_EVENTQ_CNTRL1_0_THRESHOLD_SW_DEFAULT_MASK (_MK_MASK_CONST(0xff)
#define XUSB_CSB_EVENTQ_CNTRL1_0_INT_SHIFT                  _MK_SHIFT_CONST(15)
#define XUSB_CSB_EVENTQ_CNTRL1_0_INT_FIELD                 (_MK_SHIFT_CONST(0x1) << XUSB_CSB_EVENTQ_CNTRL1_0_INT_SHIFT)
#define XUSB_CSB_EVENTQ_CNTRL1_0_INT_RANGE                 15:15
#define XUSB_CSB_EVENTQ_CNTRL1_0_INT_WOFFSET               0
#define XUSB_CSB_EVENTQ_CNTRL1_0_INT_DEFAULT               (_MK_MASK_CONST(0x0000000)
#define XUSB_CSB_EVENTQ_CNTRL1_0_INT_DEFAULT_MASK          (_MK_MASK_CONST(0x1)
#define XUSB_CSB_EVENTQ_CNTRL1_0_INT_SW_DEFAULT            (_MK_MASK_CONST(0x0000000)
#define XUSB_CSB_EVENTQ_CNTRL1_0_INT_SW_DEFAULT_MASK       (_MK_MASK_CONST(0x1)
#define XUSB_CSB_EVENTQ_CNTRL1_0_POP_SHIFT                  _MK_SHIFT_CONST(8)
#define XUSB_CSB_EVENTQ_CNTRL1_0_POP_FIELD                 (_MK_SHIFT_CONST(0x1) << XUSB_CSB_EVENTQ_CNTRL1_0_POP_SHIFT)
#define XUSB_CSB_EVENTQ_CNTRL1_0_POP_RANGE                 8:8
#define XUSB_CSB_EVENTQ_CNTRL1_0_POP_WOFFSET               0
#define XUSB_CSB_EVENTQ_CNTRL1_0_POP_DEFAULT               (_MK_MASK_CONST(0x0000000)
#define XUSB_CSB_EVENTQ_CNTRL1_0_POP_DEFAULT_MASK          (_MK_MASK_CONST(0x1)
#define XUSB_CSB_EVENTQ_CNTRL1_0_POP_SW_DEFAULT            (_MK_MASK_CONST(0x0000000)
#define XUSB_CSB_EVENTQ_CNTRL1_0_POP_SW_DEFAULT_MASK       (_MK_MASK_CONST(0x1)
#define XUSB_CSB_EVENTQ_CNTRL1_0_POP_NOT_PENDING           _MK_ENUM_CONST(0x0000000)
#define XUSB_CSB_EVENTQ_CNTRL1_0_POP_PENDING               _MK_ENUM_CONST(0x0000001)
#define XUSB_CSB_EVENTQ_CNTRL1_0_POP_SET                   _MK_ENUM_CONST(0x0000001)
#define XUSB_CSB_EVENTQ_CNTRL1_0_VALID_SHIFT                _MK_SHIFT_CONST(0)
#define XUSB_CSB_EVENTQ_CNTRL1_0_VALID_FIELD               (_MK_SHIFT_CONST(0x1) << XUSB_CSB_EVENTQ_CNTRL1_0_VALID_SHIFT)
#define XUSB_CSB_EVENTQ_CNTRL1_0_VALID_RANGE               0:0
#define XUSB_CSB_EVENTQ_CNTRL1_0_VALID_WOFFSET             0
#define XUSB_CSB_EVENTQ_CNTRL1_0_VALID_DEFAULT             (_MK_MASK_CONST(0x0000000)
#define XUSB_CSB_EVENTQ_CNTRL1_0_VALID_DEFAULT_MASK        (_MK_MASK_CONST(0x1)
#define XUSB_CSB_EVENTQ_CNTRL1_0_VALID_SW_DEFAULT          (_MK_MASK_CONST(0x0000000)
#define XUSB_CSB_EVENTQ_CNTRL1_0_VALID_SW_DEFAULT_MASK     (_MK_MASK_CONST(0x1)
#define XUSB_CSB_EVENTQ_CNTRL1_0_VALID_PENDING             _MK_ENUM_CONST(0x0000001)
#define XUSB_CSB_EVENTQ_CNTRL1_0_VALID_NOT_PENDING         _MK_ENUM_CONST(0x0000001)
#define XUSB_CSB_EVENTQ_CNTRL2_0                           _MK_ADDR_CONST(0x0101404)
#define XUSB_CSB_EVENTQ_CNTRL2_0_SECURE                    0
#define XUSB_CSB_EVENTQ_CNTRL2_0_WORD_COUNT                1
#define XUSB_CSB_EVENTQ_CNTRL2_0_RESET_VAL                 _MK_MASK_CONST(0xf)
#define XUSB_CSB_EVENTQ_CNTRL2_0_RESET_MASK                _MK_MASK_CONST(0x7ff)
#define XUSB_CSB_EVENTQ_CNTRL2_0_SW_DEFAULT_VAL            _MK_MASK_CONST(0xf)
#define XUSB_CSB_EVENTQ_CNTRL2_0_SW_DEFAULT_MASK           _MK_MASK_CONST(0x7ff)
#define XUSB_CSB_EVENTQ_CNTRL2_0_READ_MASK                 _MK_MASK_CONST(0x7ff)
#define XUSB_CSB_EVENTQ_CNTRL2_0_WRITE_MASK                _MK_MASK_CONST(0x7ff)
#define XUSB_CSB_EVENTQ_CNTRL2_0_LIMIT_SHIFT                _MK_SHIFT_CONST(0)
#define XUSB_CSB_EVENTQ_CNTRL2_0_LIMIT_FIELD               (_MK_SHIFT_CONST(0xff) << XUSB_CSB_EVENTQ_CNTRL2_0_LIMIT_SHIFT)
#define XUSB_CSB_EVENTQ_CNTRL2_0_LIMIT_RANGE               7:0
#define XUSB_CSB_EVENTQ_CNTRL2_0_LIMIT_WOFFSET             0
#define XUSB_CSB_EVENTQ_CNTRL2_0_LIMIT_DEFAULT             (_MK_MASK_CONST(0x000000F)
#define XUSB_CSB_EVENTQ_CNTRL2_0_LIMIT_DEFAULT_MASK        (_MK_MASK_CONST(0xff)
#define XUSB_CSB_EVENTQ_CNTRL2_0_LIMIT_SW_DEFAULT          (_MK_MASK_CONST(0x000000F)
#define XUSB_CSB_EVENTQ_CNTRL2_0_LIMIT_SW_DEFAULT_MASK     (_MK_MASK_CONST(0xff)
#define XUSB_CSB_EVENTQ_CNTRL2_0_LIMIT_MAX                 _MK_ENUM_CONST(0x000000F)
#define XUSB_CSB_EVENTQ_CNTRL2_0_DMA_TC_SHIFT               _MK_SHIFT_CONST(8)
#define XUSB_CSB_EVENTQ_CNTRL2_0_DMA_TC_FIELD              (_MK_SHIFT_CONST(0x1) << XUSB_CSB_EVENTQ_CNTRL2_0_DMA_TC_SHIFT)
#define XUSB_CSB_EVENTQ_CNTRL2_0_DMA_TC_RANGE              8:8
#define XUSB_CSB_EVENTQ_CNTRL2_0_DMA_TC_WOFFSET            0
#define XUSB_CSB_EVENTQ_CNTRL2_0_DMA_TC_DEFAULT            (_MK_MASK_CONST(0x0000000)
#define XUSB_CSB_EVENTQ_CNTRL2_0_DMA_TC_DEFAULT_MASK       (_MK_MASK_CONST(0x1)
#define XUSB_CSB_EVENTQ_CNTRL2_0_DMA_TC_SW_DEFAULT         (_MK_MASK_CONST(0x0000000)
#define XUSB_CSB_EVENTQ_CNTRL2_0_DMA_TC_SW_DEFAULT_MASK    (_MK_MASK_CONST(0x1)
#define XUSB_CSB_EVENTQ_CNTRL2_0_DMA_TC_NISO               _MK_ENUM_CONST(0x0000000)
#define XUSB_CSB_EVENTQ_CNTRL2_0_DMA_TC_ISO                _MK_ENUM_CONST(0x0000001)
#define XUSB_CSB_EVENTQ_CNTRL2_0_DMA_NS_SHIFT               _MK_SHIFT_CONST(9)
#define XUSB_CSB_EVENTQ_CNTRL2_0_DMA_NS_FIELD              (_MK_SHIFT_CONST(0x1) << XUSB_CSB_EVENTQ_CNTRL2_0_DMA_NS_SHIFT)
#define XUSB_CSB_EVENTQ_CNTRL2_0_DMA_NS_RANGE              9:9
#define XUSB_CSB_EVENTQ_CNTRL2_0_DMA_NS_WOFFSET            0
#define XUSB_CSB_EVENTQ_CNTRL2_0_DMA_NS_DEFAULT            (_MK_MASK_CONST(0x0000000)
#define XUSB_CSB_EVENTQ_CNTRL2_0_DMA_NS_DEFAULT_MASK       (_MK_MASK_CONST(0x1)
#define XUSB_CSB_EVENTQ_CNTRL2_0_DMA_NS_SW_DEFAULT         (_MK_MASK_CONST(0x0000000)
#define XUSB_CSB_EVENTQ_CNTRL2_0_DMA_NS_SW_DEFAULT_MASK    (_MK_MASK_CONST(0x1)
#define XUSB_CSB_EVENTQ_CNTRL2_0_DMA_NS_NO                 _MK_ENUM_CONST(0x0000000)
#define XUSB_CSB_EVENTQ_CNTRL2_0_DMA_NS_YES                _MK_ENUM_CONST(0x0000001)
#define XUSB_CSB_EVENTQ_CNTRL2_0_DMA_RO_SHIFT               _MK_SHIFT_CONST(10)
#define XUSB_CSB_EVENTQ_CNTRL2_0_DMA_RO_FIELD              (_MK_SHIFT_CONST(0x1) << XUSB_CSB_EVENTQ_CNTRL2_0_DMA_RO_SHIFT)
#define XUSB_CSB_EVENTQ_CNTRL2_0_DMA_RO_RANGE              10:10
#define XUSB_CSB_EVENTQ_CNTRL2_0_DMA_RO_WOFFSET            0
#define XUSB_CSB_EVENTQ_CNTRL2_0_DMA_RO_DEFAULT            (_MK_MASK_CONST(0x0000000)
#define XUSB_CSB_EVENTQ_CNTRL2_0_DMA_RO_DEFAULT_MASK       (_MK_MASK_CONST(0x1)
#define XUSB_CSB_EVENTQ_CNTRL2_0_DMA_RO_SW_DEFAULT         (_MK_MASK_CONST(0x0000000)
#define XUSB_CSB_EVENTQ_CNTRL2_0_DMA_RO_SW_DEFAULT_MASK    (_MK_MASK_CONST(0x1)
#define XUSB_CSB_EVENTQ_CNTRL2_0_DMA_RO_NO                 _MK_ENUM_CONST(0x0000000)
#define XUSB_CSB_EVENTQ_CNTRL2_0_DMA_RO_YES                _MK_ENUM_CONST(0x0000001)
#define XUSB_CSB_EVENTQ_TRBDWRD0_0                         _MK_ADDR_CONST(0x0101408)
#define XUSB_CSB_EVENTQ_TRBDWRD0_0_SECURE                  0
#define XUSB_CSB_EVENTQ_TRBDWRD0_0_WORD_COUNT              1
#define XUSB_CSB_EVENTQ_TRBDWRD0_0_RESET_VAL               _MK_MASK_CONST(0x0)
#define XUSB_CSB_EVENTQ_TRBDWRD0_0_RESET_MASK              _MK_MASK_CONST(0x0)
#define XUSB_CSB_EVENTQ_TRBDWRD0_0_SW_DEFAULT_VAL          _MK_MASK_CONST(0x0)
#define XUSB_CSB_EVENTQ_TRBDWRD0_0_SW_DEFAULT_MASK         _MK_MASK_CONST(0x0)
#define XUSB_CSB_EVENTQ_TRBDWRD0_0_READ_MASK               _MK_MASK_CONST(0xffffffff)
#define XUSB_CSB_EVENTQ_TRBDWRD0_0_WRITE_MASK              _MK_MASK_CONST(0x0)
#define XUSB_CSB_EVENTQ_TRBDWRD0_0_FIELD_SHIFT              _MK_SHIFT_CONST(0)
#define XUSB_CSB_EVENTQ_TRBDWRD0_0_FIELD_FIELD             (_MK_SHIFT_CONST(0xffffffff) << XUSB_CSB_EVENTQ_TRBDWRD0_0_FIELD_SHIFT)
#define XUSB_CSB_EVENTQ_TRBDWRD0_0_FIELD_RANGE             31:0
#define XUSB_CSB_EVENTQ_TRBDWRD0_0_FIELD_WOFFSET           0
#define XUSB_CSB_EVENTQ_TRBDWRD1_0                         _MK_ADDR_CONST(0x010140C)
#define XUSB_CSB_EVENTQ_TRBDWRD1_0_SECURE                  0
#define XUSB_CSB_EVENTQ_TRBDWRD1_0_WORD_COUNT              1
#define XUSB_CSB_EVENTQ_TRBDWRD1_0_RESET_VAL               _MK_MASK_CONST(0x0)
#define XUSB_CSB_EVENTQ_TRBDWRD1_0_RESET_MASK              _MK_MASK_CONST(0x0)
#define XUSB_CSB_EVENTQ_TRBDWRD1_0_SW_DEFAULT_VAL          _MK_MASK_CONST(0x0)
#define XUSB_CSB_EVENTQ_TRBDWRD1_0_SW_DEFAULT_MASK         _MK_MASK_CONST(0x0)
#define XUSB_CSB_EVENTQ_TRBDWRD1_0_READ_MASK               _MK_MASK_CONST(0xffffffff)
#define XUSB_CSB_EVENTQ_TRBDWRD1_0_WRITE_MASK              _MK_MASK_CONST(0x0)
#define XUSB_CSB_EVENTQ_TRBDWRD1_0_FIELD_SHIFT              _MK_SHIFT_CONST(0)
#define XUSB_CSB_EVENTQ_TRBDWRD1_0_FIELD_FIELD             (_MK_SHIFT_CONST(0xffffffff) << XUSB_CSB_EVENTQ_TRBDWRD1_0_FIELD_SHIFT)
#define XUSB_CSB_EVENTQ_TRBDWRD1_0_FIELD_RANGE             31:0
#define XUSB_CSB_EVENTQ_TRBDWRD1_0_FIELD_WOFFSET           0
#define XUSB_CSB_EVENTQ_TRBDWRD2_0                         _MK_ADDR_CONST(0x0101410)
#define XUSB_CSB_EVENTQ_TRBDWRD2_0_SECURE                  0
#define XUSB_CSB_EVENTQ_TRBDWRD2_0_WORD_COUNT              1
#define XUSB_CSB_EVENTQ_TRBDWRD2_0_RESET_VAL               _MK_MASK_CONST(0x0)
#define XUSB_CSB_EVENTQ_TRBDWRD2_0_RESET_MASK              _MK_MASK_CONST(0x0)
#define XUSB_CSB_EVENTQ_TRBDWRD2_0_SW_DEFAULT_VAL          _MK_MASK_CONST(0x0)
#define XUSB_CSB_EVENTQ_TRBDWRD2_0_SW_DEFAULT_MASK         _MK_MASK_CONST(0x0)
#define XUSB_CSB_EVENTQ_TRBDWRD2_0_READ_MASK               _MK_MASK_CONST(0xffffffff)
#define XUSB_CSB_EVENTQ_TRBDWRD2_0_WRITE_MASK              _MK_MASK_CONST(0x0)
#define XUSB_CSB_EVENTQ_TRBDWRD2_0_FIELD_SHIFT              _MK_SHIFT_CONST(0)
#define XUSB_CSB_EVENTQ_TRBDWRD2_0_FIELD_FIELD             (_MK_SHIFT_CONST(0xffffffff) << XUSB_CSB_EVENTQ_TRBDWRD2_0_FIELD_SHIFT)
#define XUSB_CSB_EVENTQ_TRBDWRD2_0_FIELD_RANGE             31:0
#define XUSB_CSB_EVENTQ_TRBDWRD2_0_FIELD_WOFFSET           0
#define XUSB_CSB_EVENTQ_TRBDWRD3_0                         _MK_ADDR_CONST(0x0101414)
#define XUSB_CSB_EVENTQ_TRBDWRD3_0_SECURE                  0
#define XUSB_CSB_EVENTQ_TRBDWRD3_0_WORD_COUNT              1
#define XUSB_CSB_EVENTQ_TRBDWRD3_0_RESET_VAL               _MK_MASK_CONST(0x0)
#define XUSB_CSB_EVENTQ_TRBDWRD3_0_RESET_MASK              _MK_MASK_CONST(0x0)
#define XUSB_CSB_EVENTQ_TRBDWRD3_0_SW_DEFAULT_VAL          _MK_MASK_CONST(0x0)
#define XUSB_CSB_EVENTQ_TRBDWRD3_0_SW_DEFAULT_MASK         _MK_MASK_CONST(0x0)
#define XUSB_CSB_EVENTQ_TRBDWRD3_0_READ_MASK               _MK_MASK_CONST(0xffffffff)
#define XUSB_CSB_EVENTQ_TRBDWRD3_0_WRITE_MASK              _MK_MASK_CONST(0x0)
#define XUSB_CSB_EVENTQ_TRBDWRD3_0_FIELD_SHIFT              _MK_SHIFT_CONST(0)
#define XUSB_CSB_EVENTQ_TRBDWRD3_0_FIELD_FIELD             (_MK_SHIFT_CONST(0xffffffff) << XUSB_CSB_EVENTQ_TRBDWRD3_0_FIELD_SHIFT)
#define XUSB_CSB_EVENTQ_TRBDWRD3_0_FIELD_RANGE             31:0
#define XUSB_CSB_EVENTQ_TRBDWRD3_0_FIELD_WOFFSET           0
#define XUSB_CSB_EVENTQ_EXTRA_0                            _MK_ADDR_CONST(0x0101418)
#define XUSB_CSB_EVENTQ_EXTRA_0_SECURE                     0
#define XUSB_CSB_EVENTQ_EXTRA_0_WORD_COUNT                 1
#define XUSB_CSB_EVENTQ_EXTRA_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define XUSB_CSB_EVENTQ_EXTRA_0_RESET_MASK                 _MK_MASK_CONST(0x0)
#define XUSB_CSB_EVENTQ_EXTRA_0_SW_DEFAULT_VAL             _MK_MASK_CONST(0x0)
#define XUSB_CSB_EVENTQ_EXTRA_0_SW_DEFAULT_MASK            _MK_MASK_CONST(0x0)
#define XUSB_CSB_EVENTQ_EXTRA_0_READ_MASK                  _MK_MASK_CONST(0x7ff)
#define XUSB_CSB_EVENTQ_EXTRA_0_WRITE_MASK                 _MK_MASK_CONST(0x0)
#define XUSB_CSB_EVENTQ_EXTRA_0_INTERRUPTER_TARGET_SHIFT    _MK_SHIFT_CONST(0)
#define XUSB_CSB_EVENTQ_EXTRA_0_INTERRUPTER_TARGET_FIELD   (_MK_SHIFT_CONST(0x3ff) << XUSB_CSB_EVENTQ_EXTRA_0_INTERRUPTER_TARGET_SHIFT)
#define XUSB_CSB_EVENTQ_EXTRA_0_INTERRUPTER_TARGET_RANGE   9:0
#define XUSB_CSB_EVENTQ_EXTRA_0_INTERRUPTER_TARGET_WOFFSET 0
#define XUSB_CSB_EVENTQ_EXTRA_0_BEI_SHIFT                   _MK_SHIFT_CONST(10)
#define XUSB_CSB_EVENTQ_EXTRA_0_BEI_FIELD                  (_MK_SHIFT_CONST(0x1) << XUSB_CSB_EVENTQ_EXTRA_0_BEI_SHIFT)
#define XUSB_CSB_EVENTQ_EXTRA_0_BEI_RANGE                  10:10
#define XUSB_CSB_EVENTQ_EXTRA_0_BEI_WOFFSET                0
#define XUSB_CSB_EVENTQ_EXTRA_0_BEI_DIS                    _MK_ENUM_CONST(0x0000000)
#define XUSB_CSB_EVENTQ_EXTRA_0_BEI_EN                     _MK_ENUM_CONST(0x0000001)
#define XUSB_CSB_EVENTQ_UPDATE1_0                          _MK_ADDR_CONST(0x010141C)
#define XUSB_CSB_EVENTQ_UPDATE1_0_SECURE                   0
#define XUSB_CSB_EVENTQ_UPDATE1_0_WORD_COUNT               1
#define XUSB_CSB_EVENTQ_UPDATE1_0_RESET_VAL                _MK_MASK_CONST(0x0)
#define XUSB_CSB_EVENTQ_UPDATE1_0_RESET_MASK               _MK_MASK_CONST(0xffffffff)
#define XUSB_CSB_EVENTQ_UPDATE1_0_SW_DEFAULT_VAL           _MK_MASK_CONST(0x0)
#define XUSB_CSB_EVENTQ_UPDATE1_0_SW_DEFAULT_MASK          _MK_MASK_CONST(0xffffffff)
#define XUSB_CSB_EVENTQ_UPDATE1_0_READ_MASK                _MK_MASK_CONST(0x2)
#define XUSB_CSB_EVENTQ_UPDATE1_0_WRITE_MASK               _MK_MASK_CONST(0xffffffff)
#define XUSB_CSB_EVENTQ_UPDATE1_0_PCS_SHIFT                 _MK_SHIFT_CONST(0)
#define XUSB_CSB_EVENTQ_UPDATE1_0_PCS_FIELD                (_MK_SHIFT_CONST(0x1) << XUSB_CSB_EVENTQ_UPDATE1_0_PCS_SHIFT)
#define XUSB_CSB_EVENTQ_UPDATE1_0_PCS_RANGE                0:0
#define XUSB_CSB_EVENTQ_UPDATE1_0_PCS_WOFFSET              0
#define XUSB_CSB_EVENTQ_UPDATE1_0_PCS_DEFAULT              (_MK_MASK_CONST(0x0000000)
#define XUSB_CSB_EVENTQ_UPDATE1_0_PCS_DEFAULT_MASK         (_MK_MASK_CONST(0x1)
#define XUSB_CSB_EVENTQ_UPDATE1_0_PCS_SW_DEFAULT           (_MK_MASK_CONST(0x0000000)
#define XUSB_CSB_EVENTQ_UPDATE1_0_PCS_SW_DEFAULT_MASK      (_MK_MASK_CONST(0x1)
#define XUSB_CSB_EVENTQ_UPDATE1_0_PCS_INIT                 _MK_ENUM_CONST(0x0000000)
#define XUSB_CSB_EVENTQ_UPDATE1_0_TRIGGER_SHIFT             _MK_SHIFT_CONST(1)
#define XUSB_CSB_EVENTQ_UPDATE1_0_TRIGGER_FIELD            (_MK_SHIFT_CONST(0x1) << XUSB_CSB_EVENTQ_UPDATE1_0_TRIGGER_SHIFT)
#define XUSB_CSB_EVENTQ_UPDATE1_0_TRIGGER_RANGE            1:1
#define XUSB_CSB_EVENTQ_UPDATE1_0_TRIGGER_WOFFSET          0
#define XUSB_CSB_EVENTQ_UPDATE1_0_TRIGGER_DEFAULT          (_MK_MASK_CONST(0x0000000)
#define XUSB_CSB_EVENTQ_UPDATE1_0_TRIGGER_DEFAULT_MASK     (_MK_MASK_CONST(0x1)
#define XUSB_CSB_EVENTQ_UPDATE1_0_TRIGGER_SW_DEFAULT       (_MK_MASK_CONST(0x0000000)
#define XUSB_CSB_EVENTQ_UPDATE1_0_TRIGGER_SW_DEFAULT_MASK  (_MK_MASK_CONST(0x1)
#define XUSB_CSB_EVENTQ_UPDATE1_0_TRIGGER_NOT_PENDING      _MK_ENUM_CONST(0x0000000)
#define XUSB_CSB_EVENTQ_UPDATE1_0_TRIGGER_PENDING          _MK_ENUM_CONST(0x0000001)
#define XUSB_CSB_EVENTQ_UPDATE1_0_TRIGGER_SET              _MK_ENUM_CONST(0x0000001)
#define XUSB_CSB_EVENTQ_UPDATE1_0_ADDRLO_SHIFT              _MK_SHIFT_CONST(2)
#define XUSB_CSB_EVENTQ_UPDATE1_0_ADDRLO_FIELD             (_MK_SHIFT_CONST(0x3fffffff) << XUSB_CSB_EVENTQ_UPDATE1_0_ADDRLO_SHIFT)
#define XUSB_CSB_EVENTQ_UPDATE1_0_ADDRLO_RANGE             31:2
#define XUSB_CSB_EVENTQ_UPDATE1_0_ADDRLO_WOFFSET           0
#define XUSB_CSB_EVENTQ_UPDATE1_0_ADDRLO_DEFAULT           (_MK_MASK_CONST(0x0000000)
#define XUSB_CSB_EVENTQ_UPDATE1_0_ADDRLO_DEFAULT_MASK      (_MK_MASK_CONST(0x3fffffff)
#define XUSB_CSB_EVENTQ_UPDATE1_0_ADDRLO_SW_DEFAULT        (_MK_MASK_CONST(0x0000000)
#define XUSB_CSB_EVENTQ_UPDATE1_0_ADDRLO_SW_DEFAULT_MASK   (_MK_MASK_CONST(0x3fffffff)
#define XUSB_CSB_EVENTQ_UPDATE1_0_ADDRLO_INIT              _MK_ENUM_CONST(0x0000000)
#define XUSB_CSB_EVENTQ_UPDATE2_0                          _MK_ADDR_CONST(0x0101420)
#define XUSB_CSB_EVENTQ_UPDATE2_0_SECURE                   0
#define XUSB_CSB_EVENTQ_UPDATE2_0_WORD_COUNT               1
#define XUSB_CSB_EVENTQ_UPDATE2_0_RESET_VAL                _MK_MASK_CONST(0x0)
#define XUSB_CSB_EVENTQ_UPDATE2_0_RESET_MASK               _MK_MASK_CONST(0xff)
#define XUSB_CSB_EVENTQ_UPDATE2_0_SW_DEFAULT_VAL           _MK_MASK_CONST(0x0)
#define XUSB_CSB_EVENTQ_UPDATE2_0_SW_DEFAULT_MASK          _MK_MASK_CONST(0xff)
#define XUSB_CSB_EVENTQ_UPDATE2_0_READ_MASK                _MK_MASK_CONST(0x0)
#define XUSB_CSB_EVENTQ_UPDATE2_0_WRITE_MASK               _MK_MASK_CONST(0xff)
#define XUSB_CSB_EVENTQ_UPDATE2_0_ADDRHI_SHIFT              _MK_SHIFT_CONST(0)
#define XUSB_CSB_EVENTQ_UPDATE2_0_ADDRHI_FIELD             (_MK_SHIFT_CONST(0xff) << XUSB_CSB_EVENTQ_UPDATE2_0_ADDRHI_SHIFT)
#define XUSB_CSB_EVENTQ_UPDATE2_0_ADDRHI_RANGE             7:0
#define XUSB_CSB_EVENTQ_UPDATE2_0_ADDRHI_WOFFSET           0
#define XUSB_CSB_EVENTQ_UPDATE2_0_ADDRHI_DEFAULT           (_MK_MASK_CONST(0x0000000)
#define XUSB_CSB_EVENTQ_UPDATE2_0_ADDRHI_DEFAULT_MASK      (_MK_MASK_CONST(0xff)
#define XUSB_CSB_EVENTQ_UPDATE2_0_ADDRHI_SW_DEFAULT        (_MK_MASK_CONST(0x0000000)
#define XUSB_CSB_EVENTQ_UPDATE2_0_ADDRHI_SW_DEFAULT_MASK   (_MK_MASK_CONST(0xff)
#define XUSB_CSB_EVENTQ_UPDATE2_0_ADDRHI_INIT              _MK_ENUM_CONST(0x0000000)
#define XUSB_CSB_EVENTQ_FW_TRBDWRD0_0                      _MK_ADDR_CONST(0x0101424)
#define XUSB_CSB_EVENTQ_FW_TRBDWRD0_0_SECURE               0
#define XUSB_CSB_EVENTQ_FW_TRBDWRD0_0_WORD_COUNT           1
#define XUSB_CSB_EVENTQ_FW_TRBDWRD0_0_RESET_VAL            _MK_MASK_CONST(0x0)
#define XUSB_CSB_EVENTQ_FW_TRBDWRD0_0_RESET_MASK           _MK_MASK_CONST(0x0)
#define XUSB_CSB_EVENTQ_FW_TRBDWRD0_0_SW_DEFAULT_VAL       _MK_MASK_CONST(0x0)
#define XUSB_CSB_EVENTQ_FW_TRBDWRD0_0_SW_DEFAULT_MASK      _MK_MASK_CONST(0x0)
#define XUSB_CSB_EVENTQ_FW_TRBDWRD0_0_READ_MASK            _MK_MASK_CONST(0xffffffff)
#define XUSB_CSB_EVENTQ_FW_TRBDWRD0_0_WRITE_MASK           _MK_MASK_CONST(0xffffffff)
#define XUSB_CSB_EVENTQ_FW_TRBDWRD0_0_FIELD_SHIFT           _MK_SHIFT_CONST(0)
#define XUSB_CSB_EVENTQ_FW_TRBDWRD0_0_FIELD_FIELD          (_MK_SHIFT_CONST(0xffffffff) << XUSB_CSB_EVENTQ_FW_TRBDWRD0_0_FIELD_SHIFT)
#define XUSB_CSB_EVENTQ_FW_TRBDWRD0_0_FIELD_RANGE          31:0
#define XUSB_CSB_EVENTQ_FW_TRBDWRD0_0_FIELD_WOFFSET        0
#define XUSB_CSB_EVENTQ_FW_TRBDWRD1_0                      _MK_ADDR_CONST(0x0101428)
#define XUSB_CSB_EVENTQ_FW_TRBDWRD1_0_SECURE               0
#define XUSB_CSB_EVENTQ_FW_TRBDWRD1_0_WORD_COUNT           1
#define XUSB_CSB_EVENTQ_FW_TRBDWRD1_0_RESET_VAL            _MK_MASK_CONST(0x0)
#define XUSB_CSB_EVENTQ_FW_TRBDWRD1_0_RESET_MASK           _MK_MASK_CONST(0x0)
#define XUSB_CSB_EVENTQ_FW_TRBDWRD1_0_SW_DEFAULT_VAL       _MK_MASK_CONST(0x0)
#define XUSB_CSB_EVENTQ_FW_TRBDWRD1_0_SW_DEFAULT_MASK      _MK_MASK_CONST(0x0)
#define XUSB_CSB_EVENTQ_FW_TRBDWRD1_0_READ_MASK            _MK_MASK_CONST(0xffffffff)
#define XUSB_CSB_EVENTQ_FW_TRBDWRD1_0_WRITE_MASK           _MK_MASK_CONST(0xffffffff)
#define XUSB_CSB_EVENTQ_FW_TRBDWRD1_0_FIELD_SHIFT           _MK_SHIFT_CONST(0)
#define XUSB_CSB_EVENTQ_FW_TRBDWRD1_0_FIELD_FIELD          (_MK_SHIFT_CONST(0xffffffff) << XUSB_CSB_EVENTQ_FW_TRBDWRD1_0_FIELD_SHIFT)
#define XUSB_CSB_EVENTQ_FW_TRBDWRD1_0_FIELD_RANGE          31:0
#define XUSB_CSB_EVENTQ_FW_TRBDWRD1_0_FIELD_WOFFSET        0
#define XUSB_CSB_EVENTQ_FW_TRBDWRD2_0                      _MK_ADDR_CONST(0x010142C)
#define XUSB_CSB_EVENTQ_FW_TRBDWRD2_0_SECURE               0
#define XUSB_CSB_EVENTQ_FW_TRBDWRD2_0_WORD_COUNT           1
#define XUSB_CSB_EVENTQ_FW_TRBDWRD2_0_RESET_VAL            _MK_MASK_CONST(0x0)
#define XUSB_CSB_EVENTQ_FW_TRBDWRD2_0_RESET_MASK           _MK_MASK_CONST(0x0)
#define XUSB_CSB_EVENTQ_FW_TRBDWRD2_0_SW_DEFAULT_VAL       _MK_MASK_CONST(0x0)
#define XUSB_CSB_EVENTQ_FW_TRBDWRD2_0_SW_DEFAULT_MASK      _MK_MASK_CONST(0x0)
#define XUSB_CSB_EVENTQ_FW_TRBDWRD2_0_READ_MASK            _MK_MASK_CONST(0xffffffff)
#define XUSB_CSB_EVENTQ_FW_TRBDWRD2_0_WRITE_MASK           _MK_MASK_CONST(0xffffffff)
#define XUSB_CSB_EVENTQ_FW_TRBDWRD2_0_FIELD_SHIFT           _MK_SHIFT_CONST(0)
#define XUSB_CSB_EVENTQ_FW_TRBDWRD2_0_FIELD_FIELD          (_MK_SHIFT_CONST(0xffffffff) << XUSB_CSB_EVENTQ_FW_TRBDWRD2_0_FIELD_SHIFT)
#define XUSB_CSB_EVENTQ_FW_TRBDWRD2_0_FIELD_RANGE          31:0
#define XUSB_CSB_EVENTQ_FW_TRBDWRD2_0_FIELD_WOFFSET        0
#define XUSB_CSB_EVENTQ_FW_TRBDWRD3_0                      _MK_ADDR_CONST(0x0101430)
#define XUSB_CSB_EVENTQ_FW_TRBDWRD3_0_SECURE               0
#define XUSB_CSB_EVENTQ_FW_TRBDWRD3_0_WORD_COUNT           1
#define XUSB_CSB_EVENTQ_FW_TRBDWRD3_0_RESET_VAL            _MK_MASK_CONST(0x0)
#define XUSB_CSB_EVENTQ_FW_TRBDWRD3_0_RESET_MASK           _MK_MASK_CONST(0x0)
#define XUSB_CSB_EVENTQ_FW_TRBDWRD3_0_SW_DEFAULT_VAL       _MK_MASK_CONST(0x0)
#define XUSB_CSB_EVENTQ_FW_TRBDWRD3_0_SW_DEFAULT_MASK      _MK_MASK_CONST(0x0)
#define XUSB_CSB_EVENTQ_FW_TRBDWRD3_0_READ_MASK            _MK_MASK_CONST(0xffffffff)
#define XUSB_CSB_EVENTQ_FW_TRBDWRD3_0_WRITE_MASK           _MK_MASK_CONST(0xffffffff)
#define XUSB_CSB_EVENTQ_FW_TRBDWRD3_0_FIELD_SHIFT           _MK_SHIFT_CONST(0)
#define XUSB_CSB_EVENTQ_FW_TRBDWRD3_0_FIELD_FIELD          (_MK_SHIFT_CONST(0xffffffff) << XUSB_CSB_EVENTQ_FW_TRBDWRD3_0_FIELD_SHIFT)
#define XUSB_CSB_EVENTQ_FW_TRBDWRD3_0_FIELD_RANGE          31:0
#define XUSB_CSB_EVENTQ_FW_TRBDWRD3_0_FIELD_WOFFSET        0
#define XUSB_CSB_EVENTQ_FW_UPDATE1_0                       _MK_ADDR_CONST(0x0101434)
#define XUSB_CSB_EVENTQ_FW_UPDATE1_0_SECURE                0
#define XUSB_CSB_EVENTQ_FW_UPDATE1_0_WORD_COUNT            1
#define XUSB_CSB_EVENTQ_FW_UPDATE1_0_RESET_VAL             _MK_MASK_CONST(0x0)
#define XUSB_CSB_EVENTQ_FW_UPDATE1_0_RESET_MASK            _MK_MASK_CONST(0x1)
#define XUSB_CSB_EVENTQ_FW_UPDATE1_0_SW_DEFAULT_VAL        _MK_MASK_CONST(0x0)
#define XUSB_CSB_EVENTQ_FW_UPDATE1_0_SW_DEFAULT_MASK       _MK_MASK_CONST(0x1)
#define XUSB_CSB_EVENTQ_FW_UPDATE1_0_READ_MASK             _MK_MASK_CONST(0xfffffffd)
#define XUSB_CSB_EVENTQ_FW_UPDATE1_0_WRITE_MASK            _MK_MASK_CONST(0xfffffffd)
#define XUSB_CSB_EVENTQ_FW_UPDATE1_0_TRIGGER_SHIFT          _MK_SHIFT_CONST(0)
#define XUSB_CSB_EVENTQ_FW_UPDATE1_0_TRIGGER_FIELD         (_MK_SHIFT_CONST(0x1) << XUSB_CSB_EVENTQ_FW_UPDATE1_0_TRIGGER_SHIFT)
#define XUSB_CSB_EVENTQ_FW_UPDATE1_0_TRIGGER_RANGE         0:0
#define XUSB_CSB_EVENTQ_FW_UPDATE1_0_TRIGGER_WOFFSET       0
#define XUSB_CSB_EVENTQ_FW_UPDATE1_0_TRIGGER_DEFAULT       (_MK_MASK_CONST(0x0000000)
#define XUSB_CSB_EVENTQ_FW_UPDATE1_0_TRIGGER_DEFAULT_MASK  (_MK_MASK_CONST(0x1)
#define XUSB_CSB_EVENTQ_FW_UPDATE1_0_TRIGGER_SW_DEFAULT    (_MK_MASK_CONST(0x0000000)
#define XUSB_CSB_EVENTQ_FW_UPDATE1_0_TRIGGER_SW_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_CSB_EVENTQ_FW_UPDATE1_0_TRIGGER_NOT_PENDING   _MK_ENUM_CONST(0x0000000)
#define XUSB_CSB_EVENTQ_FW_UPDATE1_0_TRIGGER_PENDING       _MK_ENUM_CONST(0x0000001)
#define XUSB_CSB_EVENTQ_FW_UPDATE1_0_TRIGGER_SET           _MK_ENUM_CONST(0x0000001)
#define XUSB_CSB_EVENTQ_FW_UPDATE1_0_ADDRLO_SHIFT           _MK_SHIFT_CONST(2)
#define XUSB_CSB_EVENTQ_FW_UPDATE1_0_ADDRLO_FIELD          (_MK_SHIFT_CONST(0x3fffffff) << XUSB_CSB_EVENTQ_FW_UPDATE1_0_ADDRLO_SHIFT)
#define XUSB_CSB_EVENTQ_FW_UPDATE1_0_ADDRLO_RANGE          31:2
#define XUSB_CSB_EVENTQ_FW_UPDATE1_0_ADDRLO_WOFFSET        0
#define XUSB_CSB_EVENTQ_FW_UPDATE1_0_ADDRLO_INIT           _MK_ENUM_CONST(0x0000000)
#define XUSB_CSB_EVENTQ_FW_UPDATE2_0                       _MK_ADDR_CONST(0x0101438)
#define XUSB_CSB_EVENTQ_FW_UPDATE2_0_SECURE                0
#define XUSB_CSB_EVENTQ_FW_UPDATE2_0_WORD_COUNT            1
#define XUSB_CSB_EVENTQ_FW_UPDATE2_0_RESET_VAL             _MK_MASK_CONST(0x0)
#define XUSB_CSB_EVENTQ_FW_UPDATE2_0_RESET_MASK            _MK_MASK_CONST(0x0)
#define XUSB_CSB_EVENTQ_FW_UPDATE2_0_SW_DEFAULT_VAL        _MK_MASK_CONST(0x0)
#define XUSB_CSB_EVENTQ_FW_UPDATE2_0_SW_DEFAULT_MASK       _MK_MASK_CONST(0x0)
#define XUSB_CSB_EVENTQ_FW_UPDATE2_0_READ_MASK             _MK_MASK_CONST(0xff)
#define XUSB_CSB_EVENTQ_FW_UPDATE2_0_WRITE_MASK            _MK_MASK_CONST(0xff)
#define XUSB_CSB_EVENTQ_FW_UPDATE2_0_ADDRHI_SHIFT           _MK_SHIFT_CONST(0)
#define XUSB_CSB_EVENTQ_FW_UPDATE2_0_ADDRHI_FIELD          (_MK_SHIFT_CONST(0xff) << XUSB_CSB_EVENTQ_FW_UPDATE2_0_ADDRHI_SHIFT)
#define XUSB_CSB_EVENTQ_FW_UPDATE2_0_ADDRHI_RANGE          7:0
#define XUSB_CSB_EVENTQ_FW_UPDATE2_0_ADDRHI_WOFFSET        0
#define XUSB_CSB_EVENTQ_FW_UPDATE2_0_ADDRHI_INIT           _MK_ENUM_CONST(0x0000000)
#define XUSB_CSB_EVENTQ_FW_EXTRA_0                         _MK_ADDR_CONST(0x010143C)
#define XUSB_CSB_EVENTQ_FW_EXTRA_0_SECURE                  0
#define XUSB_CSB_EVENTQ_FW_EXTRA_0_WORD_COUNT              1
#define XUSB_CSB_EVENTQ_FW_EXTRA_0_RESET_VAL               _MK_MASK_CONST(0x0)
#define XUSB_CSB_EVENTQ_FW_EXTRA_0_RESET_MASK              _MK_MASK_CONST(0x0)
#define XUSB_CSB_EVENTQ_FW_EXTRA_0_SW_DEFAULT_VAL          _MK_MASK_CONST(0x0)
#define XUSB_CSB_EVENTQ_FW_EXTRA_0_SW_DEFAULT_MASK         _MK_MASK_CONST(0x0)
#define XUSB_CSB_EVENTQ_FW_EXTRA_0_READ_MASK               _MK_MASK_CONST(0x7ff)
#define XUSB_CSB_EVENTQ_FW_EXTRA_0_WRITE_MASK              _MK_MASK_CONST(0x7ff)
#define XUSB_CSB_EVENTQ_FW_EXTRA_0_INTERRUPTER_TARGET_SHIFT  _MK_SHIFT_CONST(0)
#define XUSB_CSB_EVENTQ_FW_EXTRA_0_INTERRUPTER_TARGET_FIELD (_MK_SHIFT_CONST(0x3ff) << XUSB_CSB_EVENTQ_FW_EXTRA_0_INTERRUPTER_TARGET_SHIFT)
#define XUSB_CSB_EVENTQ_FW_EXTRA_0_INTERRUPTER_TARGET_RANGE 9:0
#define XUSB_CSB_EVENTQ_FW_EXTRA_0_INTERRUPTER_TARGET_WOFFSET 0
#define XUSB_CSB_EVENTQ_FW_EXTRA_0_BEI_SHIFT                _MK_SHIFT_CONST(10)
#define XUSB_CSB_EVENTQ_FW_EXTRA_0_BEI_FIELD               (_MK_SHIFT_CONST(0x1) << XUSB_CSB_EVENTQ_FW_EXTRA_0_BEI_SHIFT)
#define XUSB_CSB_EVENTQ_FW_EXTRA_0_BEI_RANGE               10:10
#define XUSB_CSB_EVENTQ_FW_EXTRA_0_BEI_WOFFSET             0
#define XUSB_CSB_MEMPOOL_RAM_0                             _MK_ADDR_CONST(0x0101800)
#define XUSB_CSB_MEMPOOL_RAM_0_SECURE                      0
#define XUSB_CSB_MEMPOOL_RAM_0_WORD_COUNT                  1
#define XUSB_CSB_MEMPOOL_RAM_0_RESET_VAL                   _MK_MASK_CONST(0x2)
#define XUSB_CSB_MEMPOOL_RAM_0_RESET_MASK                  _MK_MASK_CONST(0xf)
#define XUSB_CSB_MEMPOOL_RAM_0_SW_DEFAULT_VAL              _MK_MASK_CONST(0x2)
#define XUSB_CSB_MEMPOOL_RAM_0_SW_DEFAULT_MASK             _MK_MASK_CONST(0xf)
#define XUSB_CSB_MEMPOOL_RAM_0_READ_MASK                   _MK_MASK_CONST(0xf)
#define XUSB_CSB_MEMPOOL_RAM_0_WRITE_MASK                  _MK_MASK_CONST(0x0)
#define XUSB_CSB_MEMPOOL_RAM_0_SIZE_SHIFT                   _MK_SHIFT_CONST(0)
#define XUSB_CSB_MEMPOOL_RAM_0_SIZE_FIELD                  (_MK_SHIFT_CONST(0xf) << XUSB_CSB_MEMPOOL_RAM_0_SIZE_SHIFT)
#define XUSB_CSB_MEMPOOL_RAM_0_SIZE_RANGE                  3:0
#define XUSB_CSB_MEMPOOL_RAM_0_SIZE_WOFFSET                0
#define XUSB_CSB_MEMPOOL_RAM_0_SIZE_DEFAULT                (_MK_MASK_CONST(0x0000002)
#define XUSB_CSB_MEMPOOL_RAM_0_SIZE_DEFAULT_MASK           (_MK_MASK_CONST(0xf)
#define XUSB_CSB_MEMPOOL_RAM_0_SIZE_SW_DEFAULT             (_MK_MASK_CONST(0x0000002)
#define XUSB_CSB_MEMPOOL_RAM_0_SIZE_SW_DEFAULT_MASK        (_MK_MASK_CONST(0xf)
#define XUSB_CSB_MEMPOOL_DDIRECT_0                         _MK_ADDR_CONST(0x0101804)
#define XUSB_CSB_MEMPOOL_DDIRECT_0_SECURE                  0
#define XUSB_CSB_MEMPOOL_DDIRECT_0_WORD_COUNT              1
#define XUSB_CSB_MEMPOOL_DDIRECT_0_RESET_VAL               _MK_MASK_CONST(0x0)
#define XUSB_CSB_MEMPOOL_DDIRECT_0_RESET_MASK              _MK_MASK_CONST(0x3fff3fff)
#define XUSB_CSB_MEMPOOL_DDIRECT_0_SW_DEFAULT_VAL          _MK_MASK_CONST(0x0)
#define XUSB_CSB_MEMPOOL_DDIRECT_0_SW_DEFAULT_MASK         _MK_MASK_CONST(0x3fff3fff)
#define XUSB_CSB_MEMPOOL_DDIRECT_0_READ_MASK               _MK_MASK_CONST(0x3fff3fff)
#define XUSB_CSB_MEMPOOL_DDIRECT_0_WRITE_MASK              _MK_MASK_CONST(0x3fff3fff)
#define XUSB_CSB_MEMPOOL_DDIRECT_0_BASE_SHIFT               _MK_SHIFT_CONST(0)
#define XUSB_CSB_MEMPOOL_DDIRECT_0_BASE_FIELD              (_MK_SHIFT_CONST(0x3fff) << XUSB_CSB_MEMPOOL_DDIRECT_0_BASE_SHIFT)
#define XUSB_CSB_MEMPOOL_DDIRECT_0_BASE_RANGE              13:0
#define XUSB_CSB_MEMPOOL_DDIRECT_0_BASE_WOFFSET            0
#define XUSB_CSB_MEMPOOL_DDIRECT_0_BASE_DEFAULT            (_MK_MASK_CONST(0x0000000)
#define XUSB_CSB_MEMPOOL_DDIRECT_0_BASE_DEFAULT_MASK       (_MK_MASK_CONST(0x3fff)
#define XUSB_CSB_MEMPOOL_DDIRECT_0_BASE_SW_DEFAULT         (_MK_MASK_CONST(0x0000000)
#define XUSB_CSB_MEMPOOL_DDIRECT_0_BASE_SW_DEFAULT_MASK    (_MK_MASK_CONST(0x3fff)
#define XUSB_CSB_MEMPOOL_DDIRECT_0_SIZE_SHIFT               _MK_SHIFT_CONST(16)
#define XUSB_CSB_MEMPOOL_DDIRECT_0_SIZE_FIELD              (_MK_SHIFT_CONST(0x3fff) << XUSB_CSB_MEMPOOL_DDIRECT_0_SIZE_SHIFT)
#define XUSB_CSB_MEMPOOL_DDIRECT_0_SIZE_RANGE              29:16
#define XUSB_CSB_MEMPOOL_DDIRECT_0_SIZE_WOFFSET            0
#define XUSB_CSB_MEMPOOL_DDIRECT_0_SIZE_DEFAULT            (_MK_MASK_CONST(0x0000000)
#define XUSB_CSB_MEMPOOL_DDIRECT_0_SIZE_DEFAULT_MASK       (_MK_MASK_CONST(0x3fff)
#define XUSB_CSB_MEMPOOL_DDIRECT_0_SIZE_SW_DEFAULT         (_MK_MASK_CONST(0x0000000)
#define XUSB_CSB_MEMPOOL_DDIRECT_0_SIZE_SW_DEFAULT_MASK    (_MK_MASK_CONST(0x3fff)
#define XUSB_CSB_MEMPOOL_IDIRECT_0                         _MK_ADDR_CONST(0x0101808)
#define XUSB_CSB_MEMPOOL_IDIRECT_0_SECURE                  0
#define XUSB_CSB_MEMPOOL_IDIRECT_0_WORD_COUNT              1
#define XUSB_CSB_MEMPOOL_IDIRECT_0_RESET_VAL               _MK_MASK_CONST(0x0)
#define XUSB_CSB_MEMPOOL_IDIRECT_0_RESET_MASK              _MK_MASK_CONST(0x3fff3fff)
#define XUSB_CSB_MEMPOOL_IDIRECT_0_SW_DEFAULT_VAL          _MK_MASK_CONST(0x0)
#define XUSB_CSB_MEMPOOL_IDIRECT_0_SW_DEFAULT_MASK         _MK_MASK_CONST(0x3fff3fff)
#define XUSB_CSB_MEMPOOL_IDIRECT_0_READ_MASK               _MK_MASK_CONST(0x3fff3fff)
#define XUSB_CSB_MEMPOOL_IDIRECT_0_WRITE_MASK              _MK_MASK_CONST(0x3fff3fff)
#define XUSB_CSB_MEMPOOL_IDIRECT_0_BASE_SHIFT               _MK_SHIFT_CONST(0)
#define XUSB_CSB_MEMPOOL_IDIRECT_0_BASE_FIELD              (_MK_SHIFT_CONST(0x3fff) << XUSB_CSB_MEMPOOL_IDIRECT_0_BASE_SHIFT)
#define XUSB_CSB_MEMPOOL_IDIRECT_0_BASE_RANGE              13:0
#define XUSB_CSB_MEMPOOL_IDIRECT_0_BASE_WOFFSET            0
#define XUSB_CSB_MEMPOOL_IDIRECT_0_BASE_DEFAULT            (_MK_MASK_CONST(0x0000000)
#define XUSB_CSB_MEMPOOL_IDIRECT_0_BASE_DEFAULT_MASK       (_MK_MASK_CONST(0x3fff)
#define XUSB_CSB_MEMPOOL_IDIRECT_0_BASE_SW_DEFAULT         (_MK_MASK_CONST(0x0000000)
#define XUSB_CSB_MEMPOOL_IDIRECT_0_BASE_SW_DEFAULT_MASK    (_MK_MASK_CONST(0x3fff)
#define XUSB_CSB_MEMPOOL_IDIRECT_0_SIZE_SHIFT               _MK_SHIFT_CONST(16)
#define XUSB_CSB_MEMPOOL_IDIRECT_0_SIZE_FIELD              (_MK_SHIFT_CONST(0x3fff) << XUSB_CSB_MEMPOOL_IDIRECT_0_SIZE_SHIFT)
#define XUSB_CSB_MEMPOOL_IDIRECT_0_SIZE_RANGE              29:16
#define XUSB_CSB_MEMPOOL_IDIRECT_0_SIZE_WOFFSET            0
#define XUSB_CSB_MEMPOOL_IDIRECT_0_SIZE_DEFAULT            (_MK_MASK_CONST(0x0000000)
#define XUSB_CSB_MEMPOOL_IDIRECT_0_SIZE_DEFAULT_MASK       (_MK_MASK_CONST(0x3fff)
#define XUSB_CSB_MEMPOOL_IDIRECT_0_SIZE_SW_DEFAULT         (_MK_MASK_CONST(0x0000000)
#define XUSB_CSB_MEMPOOL_IDIRECT_0_SIZE_SW_DEFAULT_MASK    (_MK_MASK_CONST(0x3fff)
#define XUSB_CSB_MEMPOOL_L2IMEM_0                          _MK_ADDR_CONST(0x010180C)
#define XUSB_CSB_MEMPOOL_L2IMEM_0_SECURE                   0
#define XUSB_CSB_MEMPOOL_L2IMEM_0_WORD_COUNT               1
#define XUSB_CSB_MEMPOOL_L2IMEM_0_RESET_VAL                _MK_MASK_CONST(0x1000000)
#define XUSB_CSB_MEMPOOL_L2IMEM_0_RESET_MASK               _MK_MASK_CONST(0x3fff3fff)
#define XUSB_CSB_MEMPOOL_L2IMEM_0_SW_DEFAULT_VAL           _MK_MASK_CONST(0x1000000)
#define XUSB_CSB_MEMPOOL_L2IMEM_0_SW_DEFAULT_MASK          _MK_MASK_CONST(0x3fff3fff)
#define XUSB_CSB_MEMPOOL_L2IMEM_0_READ_MASK                _MK_MASK_CONST(0x3fff3fff)
#define XUSB_CSB_MEMPOOL_L2IMEM_0_WRITE_MASK               _MK_MASK_CONST(0x3fff3fff)
#define XUSB_CSB_MEMPOOL_L2IMEM_0_BASE_SHIFT                _MK_SHIFT_CONST(0)
#define XUSB_CSB_MEMPOOL_L2IMEM_0_BASE_FIELD               (_MK_SHIFT_CONST(0x3fff) << XUSB_CSB_MEMPOOL_L2IMEM_0_BASE_SHIFT)
#define XUSB_CSB_MEMPOOL_L2IMEM_0_BASE_RANGE               13:0
#define XUSB_CSB_MEMPOOL_L2IMEM_0_BASE_WOFFSET             0
#define XUSB_CSB_MEMPOOL_L2IMEM_0_BASE_DEFAULT             (_MK_MASK_CONST(0x0000000)
#define XUSB_CSB_MEMPOOL_L2IMEM_0_BASE_DEFAULT_MASK        (_MK_MASK_CONST(0x3fff)
#define XUSB_CSB_MEMPOOL_L2IMEM_0_BASE_SW_DEFAULT          (_MK_MASK_CONST(0x0000000)
#define XUSB_CSB_MEMPOOL_L2IMEM_0_BASE_SW_DEFAULT_MASK     (_MK_MASK_CONST(0x3fff)
#define XUSB_CSB_MEMPOOL_L2IMEM_0_SIZE_SHIFT                _MK_SHIFT_CONST(16)
#define XUSB_CSB_MEMPOOL_L2IMEM_0_SIZE_FIELD               (_MK_SHIFT_CONST(0x3fff) << XUSB_CSB_MEMPOOL_L2IMEM_0_SIZE_SHIFT)
#define XUSB_CSB_MEMPOOL_L2IMEM_0_SIZE_RANGE               29:16
#define XUSB_CSB_MEMPOOL_L2IMEM_0_SIZE_WOFFSET             0
#define XUSB_CSB_MEMPOOL_L2IMEM_0_SIZE_DEFAULT             (_MK_MASK_CONST(0x0000100)
#define XUSB_CSB_MEMPOOL_L2IMEM_0_SIZE_DEFAULT_MASK        (_MK_MASK_CONST(0x3fff)
#define XUSB_CSB_MEMPOOL_L2IMEM_0_SIZE_SW_DEFAULT          (_MK_MASK_CONST(0x0000100)
#define XUSB_CSB_MEMPOOL_L2IMEM_0_SIZE_SW_DEFAULT_MASK     (_MK_MASK_CONST(0x3fff)
#define XUSB_CSB_MEMPOOL_ITAG_0                            _MK_ADDR_CONST(0x0101810)
#define XUSB_CSB_MEMPOOL_ITAG_0_SECURE                     0
#define XUSB_CSB_MEMPOOL_ITAG_0_WORD_COUNT                 1
#define XUSB_CSB_MEMPOOL_ITAG_0_RESET_VAL                  _MK_MASK_CONST(0x100)
#define XUSB_CSB_MEMPOOL_ITAG_0_RESET_MASK                 _MK_MASK_CONST(0x3fff)
#define XUSB_CSB_MEMPOOL_ITAG_0_SW_DEFAULT_VAL             _MK_MASK_CONST(0x100)
#define XUSB_CSB_MEMPOOL_ITAG_0_SW_DEFAULT_MASK            _MK_MASK_CONST(0x3fff)
#define XUSB_CSB_MEMPOOL_ITAG_0_READ_MASK                  _MK_MASK_CONST(0x3fff)
#define XUSB_CSB_MEMPOOL_ITAG_0_WRITE_MASK                 _MK_MASK_CONST(0x3fff)
#define XUSB_CSB_MEMPOOL_ITAG_0_BASE_SHIFT                  _MK_SHIFT_CONST(0)
#define XUSB_CSB_MEMPOOL_ITAG_0_BASE_FIELD                 (_MK_SHIFT_CONST(0x3fff) << XUSB_CSB_MEMPOOL_ITAG_0_BASE_SHIFT)
#define XUSB_CSB_MEMPOOL_ITAG_0_BASE_RANGE                 13:0
#define XUSB_CSB_MEMPOOL_ITAG_0_BASE_WOFFSET               0
#define XUSB_CSB_MEMPOOL_ITAG_0_BASE_DEFAULT               (_MK_MASK_CONST(0x0000100)
#define XUSB_CSB_MEMPOOL_ITAG_0_BASE_DEFAULT_MASK          (_MK_MASK_CONST(0x3fff)
#define XUSB_CSB_MEMPOOL_ITAG_0_BASE_SW_DEFAULT            (_MK_MASK_CONST(0x0000100)
#define XUSB_CSB_MEMPOOL_ITAG_0_BASE_SW_DEFAULT_MASK       (_MK_MASK_CONST(0x3fff)
#define XUSB_CSB_MEMPOOL_APMAP_0                           _MK_ADDR_CONST(0x010181C)
#define XUSB_CSB_MEMPOOL_APMAP_0_SECURE                    0
#define XUSB_CSB_MEMPOOL_APMAP_0_WORD_COUNT                1
#define XUSB_CSB_MEMPOOL_APMAP_0_RESET_VAL                 _MK_MASK_CONST(0x80000000)
#define XUSB_CSB_MEMPOOL_APMAP_0_RESET_MASK                _MK_MASK_CONST(0x81000307)
#define XUSB_CSB_MEMPOOL_APMAP_0_SW_DEFAULT_VAL            _MK_MASK_CONST(0x80000000)
#define XUSB_CSB_MEMPOOL_APMAP_0_SW_DEFAULT_MASK           _MK_MASK_CONST(0x81000307)
#define XUSB_CSB_MEMPOOL_APMAP_0_READ_MASK                 _MK_MASK_CONST(0x81000307)
#define XUSB_CSB_MEMPOOL_APMAP_0_WRITE_MASK                _MK_MASK_CONST(0x81000307)
#define XUSB_CSB_MEMPOOL_APMAP_0_FDDMA_SHIFT                _MK_SHIFT_CONST(0)
#define XUSB_CSB_MEMPOOL_APMAP_0_FDDMA_FIELD               (_MK_SHIFT_CONST(0x7) << XUSB_CSB_MEMPOOL_APMAP_0_FDDMA_SHIFT)
#define XUSB_CSB_MEMPOOL_APMAP_0_FDDMA_RANGE               2:0
#define XUSB_CSB_MEMPOOL_APMAP_0_FDDMA_WOFFSET             0
#define XUSB_CSB_MEMPOOL_APMAP_0_FDDMA_DEFAULT             (_MK_MASK_CONST(0x0000000)
#define XUSB_CSB_MEMPOOL_APMAP_0_FDDMA_DEFAULT_MASK        (_MK_MASK_CONST(0x7)
#define XUSB_CSB_MEMPOOL_APMAP_0_FDDMA_SW_DEFAULT          (_MK_MASK_CONST(0x0000000)
#define XUSB_CSB_MEMPOOL_APMAP_0_FDDMA_SW_DEFAULT_MASK     (_MK_MASK_CONST(0x7)
#define XUSB_CSB_MEMPOOL_APMAP_0_FDDMA_A                   _MK_ENUM_CONST(0x0000000)
#define XUSB_CSB_MEMPOOL_APMAP_0_FDDMA_B                   _MK_ENUM_CONST(0x0000001)
#define XUSB_CSB_MEMPOOL_APMAP_0_FDDMA_C                   _MK_ENUM_CONST(0x0000002)
#define XUSB_CSB_MEMPOOL_APMAP_0_FDDMA_D                   _MK_ENUM_CONST(0x0000003)
#define XUSB_CSB_MEMPOOL_APMAP_0_FDDMA_E                   _MK_ENUM_CONST(0x0000004)
#define XUSB_CSB_MEMPOOL_APMAP_0_XMAP_SHIFT                 _MK_SHIFT_CONST(8)
#define XUSB_CSB_MEMPOOL_APMAP_0_XMAP_FIELD                (_MK_SHIFT_CONST(0x3) << XUSB_CSB_MEMPOOL_APMAP_0_XMAP_SHIFT)
#define XUSB_CSB_MEMPOOL_APMAP_0_XMAP_RANGE                9:8
#define XUSB_CSB_MEMPOOL_APMAP_0_XMAP_WOFFSET              0
#define XUSB_CSB_MEMPOOL_APMAP_0_XMAP_DEFAULT              (_MK_MASK_CONST(0x0000000)
#define XUSB_CSB_MEMPOOL_APMAP_0_XMAP_DEFAULT_MASK         (_MK_MASK_CONST(0x3)
#define XUSB_CSB_MEMPOOL_APMAP_0_XMAP_SW_DEFAULT           (_MK_MASK_CONST(0x0000000)
#define XUSB_CSB_MEMPOOL_APMAP_0_XMAP_SW_DEFAULT_MASK      (_MK_MASK_CONST(0x3)
#define XUSB_CSB_MEMPOOL_APMAP_0_XMAP_A                    _MK_ENUM_CONST(0x0000000)
#define XUSB_CSB_MEMPOOL_APMAP_0_XMAP_B                    _MK_ENUM_CONST(0x0000001)
#define XUSB_CSB_MEMPOOL_APMAP_0_XMAP_C                    _MK_ENUM_CONST(0x0000002)
#define XUSB_CSB_MEMPOOL_APMAP_0_XREQ_READ_SHIFT            _MK_SHIFT_CONST(24)
#define XUSB_CSB_MEMPOOL_APMAP_0_XREQ_READ_FIELD           (_MK_SHIFT_CONST(0x1) << XUSB_CSB_MEMPOOL_APMAP_0_XREQ_READ_SHIFT)
#define XUSB_CSB_MEMPOOL_APMAP_0_XREQ_READ_RANGE           24:24
#define XUSB_CSB_MEMPOOL_APMAP_0_XREQ_READ_WOFFSET         0
#define XUSB_CSB_MEMPOOL_APMAP_0_XREQ_READ_DEFAULT         (_MK_MASK_CONST(0x0000000)
#define XUSB_CSB_MEMPOOL_APMAP_0_XREQ_READ_DEFAULT_MASK    (_MK_MASK_CONST(0x1)
#define XUSB_CSB_MEMPOOL_APMAP_0_XREQ_READ_SW_DEFAULT      (_MK_MASK_CONST(0x0000000)
#define XUSB_CSB_MEMPOOL_APMAP_0_XREQ_READ_SW_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_CSB_MEMPOOL_APMAP_0_BOOTPATH_SHIFT             _MK_SHIFT_CONST(31)
#define XUSB_CSB_MEMPOOL_APMAP_0_BOOTPATH_FIELD            (_MK_SHIFT_CONST(0x1) << XUSB_CSB_MEMPOOL_APMAP_0_BOOTPATH_SHIFT)
#define XUSB_CSB_MEMPOOL_APMAP_0_BOOTPATH_RANGE            31:31
#define XUSB_CSB_MEMPOOL_APMAP_0_BOOTPATH_WOFFSET          0
#define XUSB_CSB_MEMPOOL_APMAP_0_BOOTPATH_DEFAULT          (_MK_MASK_CONST(0x0000001)
#define XUSB_CSB_MEMPOOL_APMAP_0_BOOTPATH_DEFAULT_MASK     (_MK_MASK_CONST(0x1)
#define XUSB_CSB_MEMPOOL_APMAP_0_BOOTPATH_SW_DEFAULT       (_MK_MASK_CONST(0x0000001)
#define XUSB_CSB_MEMPOOL_APMAP_0_BOOTPATH_SW_DEFAULT_MASK  (_MK_MASK_CONST(0x1)
#define XUSB_CSB_MEMPOOL_DAPER_ATTR1_0                     _MK_ADDR_CONST(0x101820)
#define XUSB_CSB_MEMPOOL_DAPER_ATTR1_0_SECURE              0
#define XUSB_CSB_MEMPOOL_DAPER_ATTR1_0_WORD_COUNT          1
#define XUSB_CSB_MEMPOOL_DAPER_ATTR1_0_RESET_VAL           _MK_MASK_CONST(0x0)
#define XUSB_CSB_MEMPOOL_DAPER_ATTR1_0_RESET_MASK          _MK_MASK_CONST(0xe0000033)
#define XUSB_CSB_MEMPOOL_DAPER_ATTR1_0_SW_DEFAULT_VAL      _MK_MASK_CONST(0x0)
#define XUSB_CSB_MEMPOOL_DAPER_ATTR1_0_SW_DEFAULT_MASK     _MK_MASK_CONST(0xe0000033)
#define XUSB_CSB_MEMPOOL_DAPER_ATTR1_0_READ_MASK           _MK_MASK_CONST(0xe0000033)
#define XUSB_CSB_MEMPOOL_DAPER_ATTR1_0_WRITE_MASK          _MK_MASK_CONST(0xe0000033)
#define XUSB_CSB_MEMPOOL_DAPER_ATTR1_0_RA_SHIFT             _MK_SHIFT_CONST(0)
#define XUSB_CSB_MEMPOOL_DAPER_ATTR1_0_RA_FIELD            (_MK_SHIFT_CONST(0x1) << XUSB_CSB_MEMPOOL_DAPER_ATTR1_0_RA_SHIFT)
#define XUSB_CSB_MEMPOOL_DAPER_ATTR1_0_RA_RANGE            0:0
#define XUSB_CSB_MEMPOOL_DAPER_ATTR1_0_RA_WOFFSET          0
#define XUSB_CSB_MEMPOOL_DAPER_ATTR1_0_RA_DEFAULT          (_MK_MASK_CONST(0x0000000)
#define XUSB_CSB_MEMPOOL_DAPER_ATTR1_0_RA_DEFAULT_MASK     (_MK_MASK_CONST(0x1)
#define XUSB_CSB_MEMPOOL_DAPER_ATTR1_0_RA_SW_DEFAULT       (_MK_MASK_CONST(0x0000000)
#define XUSB_CSB_MEMPOOL_DAPER_ATTR1_0_RA_SW_DEFAULT_MASK  (_MK_MASK_CONST(0x1)
#define XUSB_CSB_MEMPOOL_DAPER_ATTR1_0_WA_SHIFT             _MK_SHIFT_CONST(1)
#define XUSB_CSB_MEMPOOL_DAPER_ATTR1_0_WA_FIELD            (_MK_SHIFT_CONST(0x1) << XUSB_CSB_MEMPOOL_DAPER_ATTR1_0_WA_SHIFT)
#define XUSB_CSB_MEMPOOL_DAPER_ATTR1_0_WA_RANGE            1:1
#define XUSB_CSB_MEMPOOL_DAPER_ATTR1_0_WA_WOFFSET          0
#define XUSB_CSB_MEMPOOL_DAPER_ATTR1_0_WA_DEFAULT          (_MK_MASK_CONST(0x0000000)
#define XUSB_CSB_MEMPOOL_DAPER_ATTR1_0_WA_DEFAULT_MASK     (_MK_MASK_CONST(0x1)
#define XUSB_CSB_MEMPOOL_DAPER_ATTR1_0_WA_SW_DEFAULT       (_MK_MASK_CONST(0x0000000)
#define XUSB_CSB_MEMPOOL_DAPER_ATTR1_0_WA_SW_DEFAULT_MASK  (_MK_MASK_CONST(0x1)
#define XUSB_CSB_MEMPOOL_DAPER_ATTR1_0_APTYPE_SHIFT         _MK_SHIFT_CONST(4)
#define XUSB_CSB_MEMPOOL_DAPER_ATTR1_0_APTYPE_FIELD        (_MK_SHIFT_CONST(0x3) << XUSB_CSB_MEMPOOL_DAPER_ATTR1_0_APTYPE_SHIFT)
#define XUSB_CSB_MEMPOOL_DAPER_ATTR1_0_APTYPE_RANGE        5:4
#define XUSB_CSB_MEMPOOL_DAPER_ATTR1_0_APTYPE_WOFFSET      0
#define XUSB_CSB_MEMPOOL_DAPER_ATTR1_0_APTYPE_DEFAULT      (_MK_MASK_CONST(0x0000000)
#define XUSB_CSB_MEMPOOL_DAPER_ATTR1_0_APTYPE_DEFAULT_MASK (_MK_MASK_CONST(0x3)
#define XUSB_CSB_MEMPOOL_DAPER_ATTR1_0_APTYPE_SW_DEFAULT   (_MK_MASK_CONST(0x0000000)
#define XUSB_CSB_MEMPOOL_DAPER_ATTR1_0_APTYPE_SW_DEFAULT_MASK (_MK_MASK_CONST(0x3)
#define XUSB_CSB_MEMPOOL_DAPER_ATTR1_0_APTYPE_LOCAL        _MK_ENUM_CONST(0x0000000)
#define XUSB_CSB_MEMPOOL_DAPER_ATTR1_0_APTYPE_PHYSICAL     _MK_ENUM_CONST(0x0000001)
#define XUSB_CSB_MEMPOOL_DAPER_ATTR1_0_APTYPE_VIRTUAL      _MK_ENUM_CONST(0x0000002)
#define XUSB_CSB_MEMPOOL_DAPER_ATTR1_0_NS_SHIFT             _MK_SHIFT_CONST(29)
#define XUSB_CSB_MEMPOOL_DAPER_ATTR1_0_NS_FIELD            (_MK_SHIFT_CONST(0x1) << XUSB_CSB_MEMPOOL_DAPER_ATTR1_0_NS_SHIFT)
#define XUSB_CSB_MEMPOOL_DAPER_ATTR1_0_NS_RANGE            29:29
#define XUSB_CSB_MEMPOOL_DAPER_ATTR1_0_NS_WOFFSET          0
#define XUSB_CSB_MEMPOOL_DAPER_ATTR1_0_NS_DEFAULT          (_MK_MASK_CONST(0x0000000)
#define XUSB_CSB_MEMPOOL_DAPER_ATTR1_0_NS_DEFAULT_MASK     (_MK_MASK_CONST(0x1)
#define XUSB_CSB_MEMPOOL_DAPER_ATTR1_0_NS_SW_DEFAULT       (_MK_MASK_CONST(0x0000000)
#define XUSB_CSB_MEMPOOL_DAPER_ATTR1_0_NS_SW_DEFAULT_MASK  (_MK_MASK_CONST(0x1)
#define XUSB_CSB_MEMPOOL_DAPER_ATTR1_0_RO_SHIFT             _MK_SHIFT_CONST(30)
#define XUSB_CSB_MEMPOOL_DAPER_ATTR1_0_RO_FIELD            (_MK_SHIFT_CONST(0x1) << XUSB_CSB_MEMPOOL_DAPER_ATTR1_0_RO_SHIFT)
#define XUSB_CSB_MEMPOOL_DAPER_ATTR1_0_RO_RANGE            30:30
#define XUSB_CSB_MEMPOOL_DAPER_ATTR1_0_RO_WOFFSET          0
#define XUSB_CSB_MEMPOOL_DAPER_ATTR1_0_RO_DEFAULT          (_MK_MASK_CONST(0x0000000)
#define XUSB_CSB_MEMPOOL_DAPER_ATTR1_0_RO_DEFAULT_MASK     (_MK_MASK_CONST(0x1)
#define XUSB_CSB_MEMPOOL_DAPER_ATTR1_0_RO_SW_DEFAULT       (_MK_MASK_CONST(0x0000000)
#define XUSB_CSB_MEMPOOL_DAPER_ATTR1_0_RO_SW_DEFAULT_MASK  (_MK_MASK_CONST(0x1)
#define XUSB_CSB_MEMPOOL_DAPER_ATTR1_0_TC_SHIFT             _MK_SHIFT_CONST(31)
#define XUSB_CSB_MEMPOOL_DAPER_ATTR1_0_TC_FIELD            (_MK_SHIFT_CONST(0x1) << XUSB_CSB_MEMPOOL_DAPER_ATTR1_0_TC_SHIFT)
#define XUSB_CSB_MEMPOOL_DAPER_ATTR1_0_TC_RANGE            31:31
#define XUSB_CSB_MEMPOOL_DAPER_ATTR1_0_TC_WOFFSET          0
#define XUSB_CSB_MEMPOOL_DAPER_ATTR1_0_TC_DEFAULT          (_MK_MASK_CONST(0x0000000)
#define XUSB_CSB_MEMPOOL_DAPER_ATTR1_0_TC_DEFAULT_MASK     (_MK_MASK_CONST(0x1)
#define XUSB_CSB_MEMPOOL_DAPER_ATTR1_0_TC_SW_DEFAULT       (_MK_MASK_CONST(0x0000000)
#define XUSB_CSB_MEMPOOL_DAPER_ATTR1_0_TC_SW_DEFAULT_MASK  (_MK_MASK_CONST(0x1)
#define XUSB_CSB_MEMPOOL_DAPER_ATTR1_0_TC_NISO             _MK_ENUM_CONST(0x0000000)
#define XUSB_CSB_MEMPOOL_DAPER_ATTR1_1                     _MK_ADDR_CONST(0x101830)
#define XUSB_CSB_MEMPOOL_DAPER_ATTR1_1_SECURE              0
#define XUSB_CSB_MEMPOOL_DAPER_ATTR1_1_WORD_COUNT          1
#define XUSB_CSB_MEMPOOL_DAPER_ATTR1_1_RESET_VAL           _MK_MASK_CONST(0x0)
#define XUSB_CSB_MEMPOOL_DAPER_ATTR1_1_RESET_MASK          _MK_MASK_CONST(0xe0000033)
#define XUSB_CSB_MEMPOOL_DAPER_ATTR1_1_SW_DEFAULT_VAL      _MK_MASK_CONST(0x0)
#define XUSB_CSB_MEMPOOL_DAPER_ATTR1_1_SW_DEFAULT_MASK     _MK_MASK_CONST(0xe0000033)
#define XUSB_CSB_MEMPOOL_DAPER_ATTR1_1_READ_MASK           _MK_MASK_CONST(0xe0000033)
#define XUSB_CSB_MEMPOOL_DAPER_ATTR1_1_WRITE_MASK          _MK_MASK_CONST(0xe0000033)
#define XUSB_CSB_MEMPOOL_DAPER_ATTR1_1_RA_SHIFT             _MK_SHIFT_CONST(0)
#define XUSB_CSB_MEMPOOL_DAPER_ATTR1_1_RA_FIELD            (_MK_SHIFT_CONST(0x1) << XUSB_CSB_MEMPOOL_DAPER_ATTR1_1_RA_SHIFT)
#define XUSB_CSB_MEMPOOL_DAPER_ATTR1_1_RA_RANGE            0:0
#define XUSB_CSB_MEMPOOL_DAPER_ATTR1_1_RA_WOFFSET          0
#define XUSB_CSB_MEMPOOL_DAPER_ATTR1_1_RA_DEFAULT          (_MK_MASK_CONST(0x0000000)
#define XUSB_CSB_MEMPOOL_DAPER_ATTR1_1_RA_DEFAULT_MASK     (_MK_MASK_CONST(0x1)
#define XUSB_CSB_MEMPOOL_DAPER_ATTR1_1_RA_SW_DEFAULT       (_MK_MASK_CONST(0x0000000)
#define XUSB_CSB_MEMPOOL_DAPER_ATTR1_1_RA_SW_DEFAULT_MASK  (_MK_MASK_CONST(0x1)
#define XUSB_CSB_MEMPOOL_DAPER_ATTR1_1_WA_SHIFT             _MK_SHIFT_CONST(1)
#define XUSB_CSB_MEMPOOL_DAPER_ATTR1_1_WA_FIELD            (_MK_SHIFT_CONST(0x1) << XUSB_CSB_MEMPOOL_DAPER_ATTR1_1_WA_SHIFT)
#define XUSB_CSB_MEMPOOL_DAPER_ATTR1_1_WA_RANGE            1:1
#define XUSB_CSB_MEMPOOL_DAPER_ATTR1_1_WA_WOFFSET          0
#define XUSB_CSB_MEMPOOL_DAPER_ATTR1_1_WA_DEFAULT          (_MK_MASK_CONST(0x0000000)
#define XUSB_CSB_MEMPOOL_DAPER_ATTR1_1_WA_DEFAULT_MASK     (_MK_MASK_CONST(0x1)
#define XUSB_CSB_MEMPOOL_DAPER_ATTR1_1_WA_SW_DEFAULT       (_MK_MASK_CONST(0x0000000)
#define XUSB_CSB_MEMPOOL_DAPER_ATTR1_1_WA_SW_DEFAULT_MASK  (_MK_MASK_CONST(0x1)
#define XUSB_CSB_MEMPOOL_DAPER_ATTR1_1_APTYPE_SHIFT         _MK_SHIFT_CONST(4)
#define XUSB_CSB_MEMPOOL_DAPER_ATTR1_1_APTYPE_FIELD        (_MK_SHIFT_CONST(0x3) << XUSB_CSB_MEMPOOL_DAPER_ATTR1_1_APTYPE_SHIFT)
#define XUSB_CSB_MEMPOOL_DAPER_ATTR1_1_APTYPE_RANGE        5:4
#define XUSB_CSB_MEMPOOL_DAPER_ATTR1_1_APTYPE_WOFFSET      0
#define XUSB_CSB_MEMPOOL_DAPER_ATTR1_1_APTYPE_DEFAULT      (_MK_MASK_CONST(0x0000000)
#define XUSB_CSB_MEMPOOL_DAPER_ATTR1_1_APTYPE_DEFAULT_MASK (_MK_MASK_CONST(0x3)
#define XUSB_CSB_MEMPOOL_DAPER_ATTR1_1_APTYPE_SW_DEFAULT   (_MK_MASK_CONST(0x0000000)
#define XUSB_CSB_MEMPOOL_DAPER_ATTR1_1_APTYPE_SW_DEFAULT_MASK (_MK_MASK_CONST(0x3)
#define XUSB_CSB_MEMPOOL_DAPER_ATTR1_1_APTYPE_LOCAL        _MK_ENUM_CONST(0x0000000)
#define XUSB_CSB_MEMPOOL_DAPER_ATTR1_1_APTYPE_PHYSICAL     _MK_ENUM_CONST(0x0000001)
#define XUSB_CSB_MEMPOOL_DAPER_ATTR1_1_APTYPE_VIRTUAL      _MK_ENUM_CONST(0x0000002)
#define XUSB_CSB_MEMPOOL_DAPER_ATTR1_1_NS_SHIFT             _MK_SHIFT_CONST(29)
#define XUSB_CSB_MEMPOOL_DAPER_ATTR1_1_NS_FIELD            (_MK_SHIFT_CONST(0x1) << XUSB_CSB_MEMPOOL_DAPER_ATTR1_1_NS_SHIFT)
#define XUSB_CSB_MEMPOOL_DAPER_ATTR1_1_NS_RANGE            29:29
#define XUSB_CSB_MEMPOOL_DAPER_ATTR1_1_NS_WOFFSET          0
#define XUSB_CSB_MEMPOOL_DAPER_ATTR1_1_NS_DEFAULT          (_MK_MASK_CONST(0x0000000)
#define XUSB_CSB_MEMPOOL_DAPER_ATTR1_1_NS_DEFAULT_MASK     (_MK_MASK_CONST(0x1)
#define XUSB_CSB_MEMPOOL_DAPER_ATTR1_1_NS_SW_DEFAULT       (_MK_MASK_CONST(0x0000000)
#define XUSB_CSB_MEMPOOL_DAPER_ATTR1_1_NS_SW_DEFAULT_MASK  (_MK_MASK_CONST(0x1)
#define XUSB_CSB_MEMPOOL_DAPER_ATTR1_1_RO_SHIFT             _MK_SHIFT_CONST(30)
#define XUSB_CSB_MEMPOOL_DAPER_ATTR1_1_RO_FIELD            (_MK_SHIFT_CONST(0x1) << XUSB_CSB_MEMPOOL_DAPER_ATTR1_1_RO_SHIFT)
#define XUSB_CSB_MEMPOOL_DAPER_ATTR1_1_RO_RANGE            30:30
#define XUSB_CSB_MEMPOOL_DAPER_ATTR1_1_RO_WOFFSET          0
#define XUSB_CSB_MEMPOOL_DAPER_ATTR1_1_RO_DEFAULT          (_MK_MASK_CONST(0x0000000)
#define XUSB_CSB_MEMPOOL_DAPER_ATTR1_1_RO_DEFAULT_MASK     (_MK_MASK_CONST(0x1)
#define XUSB_CSB_MEMPOOL_DAPER_ATTR1_1_RO_SW_DEFAULT       (_MK_MASK_CONST(0x0000000)
#define XUSB_CSB_MEMPOOL_DAPER_ATTR1_1_RO_SW_DEFAULT_MASK  (_MK_MASK_CONST(0x1)
#define XUSB_CSB_MEMPOOL_DAPER_ATTR1_1_TC_SHIFT             _MK_SHIFT_CONST(31)
#define XUSB_CSB_MEMPOOL_DAPER_ATTR1_1_TC_FIELD            (_MK_SHIFT_CONST(0x1) << XUSB_CSB_MEMPOOL_DAPER_ATTR1_1_TC_SHIFT)
#define XUSB_CSB_MEMPOOL_DAPER_ATTR1_1_TC_RANGE            31:31
#define XUSB_CSB_MEMPOOL_DAPER_ATTR1_1_TC_WOFFSET          0
#define XUSB_CSB_MEMPOOL_DAPER_ATTR1_1_TC_DEFAULT          (_MK_MASK_CONST(0x0000000)
#define XUSB_CSB_MEMPOOL_DAPER_ATTR1_1_TC_DEFAULT_MASK     (_MK_MASK_CONST(0x1)
#define XUSB_CSB_MEMPOOL_DAPER_ATTR1_1_TC_SW_DEFAULT       (_MK_MASK_CONST(0x0000000)
#define XUSB_CSB_MEMPOOL_DAPER_ATTR1_1_TC_SW_DEFAULT_MASK  (_MK_MASK_CONST(0x1)
#define XUSB_CSB_MEMPOOL_DAPER_ATTR1_1_TC_NISO             _MK_ENUM_CONST(0x0000000)
#define XUSB_CSB_MEMPOOL_DAPER_ATTR1_2                     _MK_ADDR_CONST(0x101840)
#define XUSB_CSB_MEMPOOL_DAPER_ATTR1_2_SECURE              0
#define XUSB_CSB_MEMPOOL_DAPER_ATTR1_2_WORD_COUNT          1
#define XUSB_CSB_MEMPOOL_DAPER_ATTR1_2_RESET_VAL           _MK_MASK_CONST(0x0)
#define XUSB_CSB_MEMPOOL_DAPER_ATTR1_2_RESET_MASK          _MK_MASK_CONST(0xe0000033)
#define XUSB_CSB_MEMPOOL_DAPER_ATTR1_2_SW_DEFAULT_VAL      _MK_MASK_CONST(0x0)
#define XUSB_CSB_MEMPOOL_DAPER_ATTR1_2_SW_DEFAULT_MASK     _MK_MASK_CONST(0xe0000033)
#define XUSB_CSB_MEMPOOL_DAPER_ATTR1_2_READ_MASK           _MK_MASK_CONST(0xe0000033)
#define XUSB_CSB_MEMPOOL_DAPER_ATTR1_2_WRITE_MASK          _MK_MASK_CONST(0xe0000033)
#define XUSB_CSB_MEMPOOL_DAPER_ATTR1_2_RA_SHIFT             _MK_SHIFT_CONST(0)
#define XUSB_CSB_MEMPOOL_DAPER_ATTR1_2_RA_FIELD            (_MK_SHIFT_CONST(0x1) << XUSB_CSB_MEMPOOL_DAPER_ATTR1_2_RA_SHIFT)
#define XUSB_CSB_MEMPOOL_DAPER_ATTR1_2_RA_RANGE            0:0
#define XUSB_CSB_MEMPOOL_DAPER_ATTR1_2_RA_WOFFSET          0
#define XUSB_CSB_MEMPOOL_DAPER_ATTR1_2_RA_DEFAULT          (_MK_MASK_CONST(0x0000000)
#define XUSB_CSB_MEMPOOL_DAPER_ATTR1_2_RA_DEFAULT_MASK     (_MK_MASK_CONST(0x1)
#define XUSB_CSB_MEMPOOL_DAPER_ATTR1_2_RA_SW_DEFAULT       (_MK_MASK_CONST(0x0000000)
#define XUSB_CSB_MEMPOOL_DAPER_ATTR1_2_RA_SW_DEFAULT_MASK  (_MK_MASK_CONST(0x1)
#define XUSB_CSB_MEMPOOL_DAPER_ATTR1_2_WA_SHIFT             _MK_SHIFT_CONST(1)
#define XUSB_CSB_MEMPOOL_DAPER_ATTR1_2_WA_FIELD            (_MK_SHIFT_CONST(0x1) << XUSB_CSB_MEMPOOL_DAPER_ATTR1_2_WA_SHIFT)
#define XUSB_CSB_MEMPOOL_DAPER_ATTR1_2_WA_RANGE            1:1
#define XUSB_CSB_MEMPOOL_DAPER_ATTR1_2_WA_WOFFSET          0
#define XUSB_CSB_MEMPOOL_DAPER_ATTR1_2_WA_DEFAULT          (_MK_MASK_CONST(0x0000000)
#define XUSB_CSB_MEMPOOL_DAPER_ATTR1_2_WA_DEFAULT_MASK     (_MK_MASK_CONST(0x1)
#define XUSB_CSB_MEMPOOL_DAPER_ATTR1_2_WA_SW_DEFAULT       (_MK_MASK_CONST(0x0000000)
#define XUSB_CSB_MEMPOOL_DAPER_ATTR1_2_WA_SW_DEFAULT_MASK  (_MK_MASK_CONST(0x1)
#define XUSB_CSB_MEMPOOL_DAPER_ATTR1_2_APTYPE_SHIFT         _MK_SHIFT_CONST(4)
#define XUSB_CSB_MEMPOOL_DAPER_ATTR1_2_APTYPE_FIELD        (_MK_SHIFT_CONST(0x3) << XUSB_CSB_MEMPOOL_DAPER_ATTR1_2_APTYPE_SHIFT)
#define XUSB_CSB_MEMPOOL_DAPER_ATTR1_2_APTYPE_RANGE        5:4
#define XUSB_CSB_MEMPOOL_DAPER_ATTR1_2_APTYPE_WOFFSET      0
#define XUSB_CSB_MEMPOOL_DAPER_ATTR1_2_APTYPE_DEFAULT      (_MK_MASK_CONST(0x0000000)
#define XUSB_CSB_MEMPOOL_DAPER_ATTR1_2_APTYPE_DEFAULT_MASK (_MK_MASK_CONST(0x3)
#define XUSB_CSB_MEMPOOL_DAPER_ATTR1_2_APTYPE_SW_DEFAULT   (_MK_MASK_CONST(0x0000000)
#define XUSB_CSB_MEMPOOL_DAPER_ATTR1_2_APTYPE_SW_DEFAULT_MASK (_MK_MASK_CONST(0x3)
#define XUSB_CSB_MEMPOOL_DAPER_ATTR1_2_APTYPE_LOCAL        _MK_ENUM_CONST(0x0000000)
#define XUSB_CSB_MEMPOOL_DAPER_ATTR1_2_APTYPE_PHYSICAL     _MK_ENUM_CONST(0x0000001)
#define XUSB_CSB_MEMPOOL_DAPER_ATTR1_2_APTYPE_VIRTUAL      _MK_ENUM_CONST(0x0000002)
#define XUSB_CSB_MEMPOOL_DAPER_ATTR1_2_NS_SHIFT             _MK_SHIFT_CONST(29)
#define XUSB_CSB_MEMPOOL_DAPER_ATTR1_2_NS_FIELD            (_MK_SHIFT_CONST(0x1) << XUSB_CSB_MEMPOOL_DAPER_ATTR1_2_NS_SHIFT)
#define XUSB_CSB_MEMPOOL_DAPER_ATTR1_2_NS_RANGE            29:29
#define XUSB_CSB_MEMPOOL_DAPER_ATTR1_2_NS_WOFFSET          0
#define XUSB_CSB_MEMPOOL_DAPER_ATTR1_2_NS_DEFAULT          (_MK_MASK_CONST(0x0000000)
#define XUSB_CSB_MEMPOOL_DAPER_ATTR1_2_NS_DEFAULT_MASK     (_MK_MASK_CONST(0x1)
#define XUSB_CSB_MEMPOOL_DAPER_ATTR1_2_NS_SW_DEFAULT       (_MK_MASK_CONST(0x0000000)
#define XUSB_CSB_MEMPOOL_DAPER_ATTR1_2_NS_SW_DEFAULT_MASK  (_MK_MASK_CONST(0x1)
#define XUSB_CSB_MEMPOOL_DAPER_ATTR1_2_RO_SHIFT             _MK_SHIFT_CONST(30)
#define XUSB_CSB_MEMPOOL_DAPER_ATTR1_2_RO_FIELD            (_MK_SHIFT_CONST(0x1) << XUSB_CSB_MEMPOOL_DAPER_ATTR1_2_RO_SHIFT)
#define XUSB_CSB_MEMPOOL_DAPER_ATTR1_2_RO_RANGE            30:30
#define XUSB_CSB_MEMPOOL_DAPER_ATTR1_2_RO_WOFFSET          0
#define XUSB_CSB_MEMPOOL_DAPER_ATTR1_2_RO_DEFAULT          (_MK_MASK_CONST(0x0000000)
#define XUSB_CSB_MEMPOOL_DAPER_ATTR1_2_RO_DEFAULT_MASK     (_MK_MASK_CONST(0x1)
#define XUSB_CSB_MEMPOOL_DAPER_ATTR1_2_RO_SW_DEFAULT       (_MK_MASK_CONST(0x0000000)
#define XUSB_CSB_MEMPOOL_DAPER_ATTR1_2_RO_SW_DEFAULT_MASK  (_MK_MASK_CONST(0x1)
#define XUSB_CSB_MEMPOOL_DAPER_ATTR1_2_TC_SHIFT             _MK_SHIFT_CONST(31)
#define XUSB_CSB_MEMPOOL_DAPER_ATTR1_2_TC_FIELD            (_MK_SHIFT_CONST(0x1) << XUSB_CSB_MEMPOOL_DAPER_ATTR1_2_TC_SHIFT)
#define XUSB_CSB_MEMPOOL_DAPER_ATTR1_2_TC_RANGE            31:31
#define XUSB_CSB_MEMPOOL_DAPER_ATTR1_2_TC_WOFFSET          0
#define XUSB_CSB_MEMPOOL_DAPER_ATTR1_2_TC_DEFAULT          (_MK_MASK_CONST(0x0000000)
#define XUSB_CSB_MEMPOOL_DAPER_ATTR1_2_TC_DEFAULT_MASK     (_MK_MASK_CONST(0x1)
#define XUSB_CSB_MEMPOOL_DAPER_ATTR1_2_TC_SW_DEFAULT       (_MK_MASK_CONST(0x0000000)
#define XUSB_CSB_MEMPOOL_DAPER_ATTR1_2_TC_SW_DEFAULT_MASK  (_MK_MASK_CONST(0x1)
#define XUSB_CSB_MEMPOOL_DAPER_ATTR1_2_TC_NISO             _MK_ENUM_CONST(0x0000000)
#define XUSB_CSB_MEMPOOL_DAPER_ATTR1_3                     _MK_ADDR_CONST(0x101850)
#define XUSB_CSB_MEMPOOL_DAPER_ATTR1_3_SECURE              0
#define XUSB_CSB_MEMPOOL_DAPER_ATTR1_3_WORD_COUNT          1
#define XUSB_CSB_MEMPOOL_DAPER_ATTR1_3_RESET_VAL           _MK_MASK_CONST(0x0)
#define XUSB_CSB_MEMPOOL_DAPER_ATTR1_3_RESET_MASK          _MK_MASK_CONST(0xe0000033)
#define XUSB_CSB_MEMPOOL_DAPER_ATTR1_3_SW_DEFAULT_VAL      _MK_MASK_CONST(0x0)
#define XUSB_CSB_MEMPOOL_DAPER_ATTR1_3_SW_DEFAULT_MASK     _MK_MASK_CONST(0xe0000033)
#define XUSB_CSB_MEMPOOL_DAPER_ATTR1_3_READ_MASK           _MK_MASK_CONST(0xe0000033)
#define XUSB_CSB_MEMPOOL_DAPER_ATTR1_3_WRITE_MASK          _MK_MASK_CONST(0xe0000033)
#define XUSB_CSB_MEMPOOL_DAPER_ATTR1_3_RA_SHIFT             _MK_SHIFT_CONST(0)
#define XUSB_CSB_MEMPOOL_DAPER_ATTR1_3_RA_FIELD            (_MK_SHIFT_CONST(0x1) << XUSB_CSB_MEMPOOL_DAPER_ATTR1_3_RA_SHIFT)
#define XUSB_CSB_MEMPOOL_DAPER_ATTR1_3_RA_RANGE            0:0
#define XUSB_CSB_MEMPOOL_DAPER_ATTR1_3_RA_WOFFSET          0
#define XUSB_CSB_MEMPOOL_DAPER_ATTR1_3_RA_DEFAULT          (_MK_MASK_CONST(0x0000000)
#define XUSB_CSB_MEMPOOL_DAPER_ATTR1_3_RA_DEFAULT_MASK     (_MK_MASK_CONST(0x1)
#define XUSB_CSB_MEMPOOL_DAPER_ATTR1_3_RA_SW_DEFAULT       (_MK_MASK_CONST(0x0000000)
#define XUSB_CSB_MEMPOOL_DAPER_ATTR1_3_RA_SW_DEFAULT_MASK  (_MK_MASK_CONST(0x1)
#define XUSB_CSB_MEMPOOL_DAPER_ATTR1_3_WA_SHIFT             _MK_SHIFT_CONST(1)
#define XUSB_CSB_MEMPOOL_DAPER_ATTR1_3_WA_FIELD            (_MK_SHIFT_CONST(0x1) << XUSB_CSB_MEMPOOL_DAPER_ATTR1_3_WA_SHIFT)
#define XUSB_CSB_MEMPOOL_DAPER_ATTR1_3_WA_RANGE            1:1
#define XUSB_CSB_MEMPOOL_DAPER_ATTR1_3_WA_WOFFSET          0
#define XUSB_CSB_MEMPOOL_DAPER_ATTR1_3_WA_DEFAULT          (_MK_MASK_CONST(0x0000000)
#define XUSB_CSB_MEMPOOL_DAPER_ATTR1_3_WA_DEFAULT_MASK     (_MK_MASK_CONST(0x1)
#define XUSB_CSB_MEMPOOL_DAPER_ATTR1_3_WA_SW_DEFAULT       (_MK_MASK_CONST(0x0000000)
#define XUSB_CSB_MEMPOOL_DAPER_ATTR1_3_WA_SW_DEFAULT_MASK  (_MK_MASK_CONST(0x1)
#define XUSB_CSB_MEMPOOL_DAPER_ATTR1_3_APTYPE_SHIFT         _MK_SHIFT_CONST(4)
#define XUSB_CSB_MEMPOOL_DAPER_ATTR1_3_APTYPE_FIELD        (_MK_SHIFT_CONST(0x3) << XUSB_CSB_MEMPOOL_DAPER_ATTR1_3_APTYPE_SHIFT)
#define XUSB_CSB_MEMPOOL_DAPER_ATTR1_3_APTYPE_RANGE        5:4
#define XUSB_CSB_MEMPOOL_DAPER_ATTR1_3_APTYPE_WOFFSET      0
#define XUSB_CSB_MEMPOOL_DAPER_ATTR1_3_APTYPE_DEFAULT      (_MK_MASK_CONST(0x0000000)
#define XUSB_CSB_MEMPOOL_DAPER_ATTR1_3_APTYPE_DEFAULT_MASK (_MK_MASK_CONST(0x3)
#define XUSB_CSB_MEMPOOL_DAPER_ATTR1_3_APTYPE_SW_DEFAULT   (_MK_MASK_CONST(0x0000000)
#define XUSB_CSB_MEMPOOL_DAPER_ATTR1_3_APTYPE_SW_DEFAULT_MASK (_MK_MASK_CONST(0x3)
#define XUSB_CSB_MEMPOOL_DAPER_ATTR1_3_APTYPE_LOCAL        _MK_ENUM_CONST(0x0000000)
#define XUSB_CSB_MEMPOOL_DAPER_ATTR1_3_APTYPE_PHYSICAL     _MK_ENUM_CONST(0x0000001)
#define XUSB_CSB_MEMPOOL_DAPER_ATTR1_3_APTYPE_VIRTUAL      _MK_ENUM_CONST(0x0000002)
#define XUSB_CSB_MEMPOOL_DAPER_ATTR1_3_NS_SHIFT             _MK_SHIFT_CONST(29)
#define XUSB_CSB_MEMPOOL_DAPER_ATTR1_3_NS_FIELD            (_MK_SHIFT_CONST(0x1) << XUSB_CSB_MEMPOOL_DAPER_ATTR1_3_NS_SHIFT)
#define XUSB_CSB_MEMPOOL_DAPER_ATTR1_3_NS_RANGE            29:29
#define XUSB_CSB_MEMPOOL_DAPER_ATTR1_3_NS_WOFFSET          0
#define XUSB_CSB_MEMPOOL_DAPER_ATTR1_3_NS_DEFAULT          (_MK_MASK_CONST(0x0000000)
#define XUSB_CSB_MEMPOOL_DAPER_ATTR1_3_NS_DEFAULT_MASK     (_MK_MASK_CONST(0x1)
#define XUSB_CSB_MEMPOOL_DAPER_ATTR1_3_NS_SW_DEFAULT       (_MK_MASK_CONST(0x0000000)
#define XUSB_CSB_MEMPOOL_DAPER_ATTR1_3_NS_SW_DEFAULT_MASK  (_MK_MASK_CONST(0x1)
#define XUSB_CSB_MEMPOOL_DAPER_ATTR1_3_RO_SHIFT             _MK_SHIFT_CONST(30)
#define XUSB_CSB_MEMPOOL_DAPER_ATTR1_3_RO_FIELD            (_MK_SHIFT_CONST(0x1) << XUSB_CSB_MEMPOOL_DAPER_ATTR1_3_RO_SHIFT)
#define XUSB_CSB_MEMPOOL_DAPER_ATTR1_3_RO_RANGE            30:30
#define XUSB_CSB_MEMPOOL_DAPER_ATTR1_3_RO_WOFFSET          0
#define XUSB_CSB_MEMPOOL_DAPER_ATTR1_3_RO_DEFAULT          (_MK_MASK_CONST(0x0000000)
#define XUSB_CSB_MEMPOOL_DAPER_ATTR1_3_RO_DEFAULT_MASK     (_MK_MASK_CONST(0x1)
#define XUSB_CSB_MEMPOOL_DAPER_ATTR1_3_RO_SW_DEFAULT       (_MK_MASK_CONST(0x0000000)
#define XUSB_CSB_MEMPOOL_DAPER_ATTR1_3_RO_SW_DEFAULT_MASK  (_MK_MASK_CONST(0x1)
#define XUSB_CSB_MEMPOOL_DAPER_ATTR1_3_TC_SHIFT             _MK_SHIFT_CONST(31)
#define XUSB_CSB_MEMPOOL_DAPER_ATTR1_3_TC_FIELD            (_MK_SHIFT_CONST(0x1) << XUSB_CSB_MEMPOOL_DAPER_ATTR1_3_TC_SHIFT)
#define XUSB_CSB_MEMPOOL_DAPER_ATTR1_3_TC_RANGE            31:31
#define XUSB_CSB_MEMPOOL_DAPER_ATTR1_3_TC_WOFFSET          0
#define XUSB_CSB_MEMPOOL_DAPER_ATTR1_3_TC_DEFAULT          (_MK_MASK_CONST(0x0000000)
#define XUSB_CSB_MEMPOOL_DAPER_ATTR1_3_TC_DEFAULT_MASK     (_MK_MASK_CONST(0x1)
#define XUSB_CSB_MEMPOOL_DAPER_ATTR1_3_TC_SW_DEFAULT       (_MK_MASK_CONST(0x0000000)
#define XUSB_CSB_MEMPOOL_DAPER_ATTR1_3_TC_SW_DEFAULT_MASK  (_MK_MASK_CONST(0x1)
#define XUSB_CSB_MEMPOOL_DAPER_ATTR1_3_TC_NISO             _MK_ENUM_CONST(0x0000000)
#define XUSB_CSB_MEMPOOL_DAPER_ATTR1_4                     _MK_ADDR_CONST(0x101860)
#define XUSB_CSB_MEMPOOL_DAPER_ATTR1_4_SECURE              0
#define XUSB_CSB_MEMPOOL_DAPER_ATTR1_4_WORD_COUNT          1
#define XUSB_CSB_MEMPOOL_DAPER_ATTR1_4_RESET_VAL           _MK_MASK_CONST(0x0)
#define XUSB_CSB_MEMPOOL_DAPER_ATTR1_4_RESET_MASK          _MK_MASK_CONST(0xe0000033)
#define XUSB_CSB_MEMPOOL_DAPER_ATTR1_4_SW_DEFAULT_VAL      _MK_MASK_CONST(0x0)
#define XUSB_CSB_MEMPOOL_DAPER_ATTR1_4_SW_DEFAULT_MASK     _MK_MASK_CONST(0xe0000033)
#define XUSB_CSB_MEMPOOL_DAPER_ATTR1_4_READ_MASK           _MK_MASK_CONST(0xe0000033)
#define XUSB_CSB_MEMPOOL_DAPER_ATTR1_4_WRITE_MASK          _MK_MASK_CONST(0xe0000033)
#define XUSB_CSB_MEMPOOL_DAPER_ATTR1_4_RA_SHIFT             _MK_SHIFT_CONST(0)
#define XUSB_CSB_MEMPOOL_DAPER_ATTR1_4_RA_FIELD            (_MK_SHIFT_CONST(0x1) << XUSB_CSB_MEMPOOL_DAPER_ATTR1_4_RA_SHIFT)
#define XUSB_CSB_MEMPOOL_DAPER_ATTR1_4_RA_RANGE            0:0
#define XUSB_CSB_MEMPOOL_DAPER_ATTR1_4_RA_WOFFSET          0
#define XUSB_CSB_MEMPOOL_DAPER_ATTR1_4_RA_DEFAULT          (_MK_MASK_CONST(0x0000000)
#define XUSB_CSB_MEMPOOL_DAPER_ATTR1_4_RA_DEFAULT_MASK     (_MK_MASK_CONST(0x1)
#define XUSB_CSB_MEMPOOL_DAPER_ATTR1_4_RA_SW_DEFAULT       (_MK_MASK_CONST(0x0000000)
#define XUSB_CSB_MEMPOOL_DAPER_ATTR1_4_RA_SW_DEFAULT_MASK  (_MK_MASK_CONST(0x1)
#define XUSB_CSB_MEMPOOL_DAPER_ATTR1_4_WA_SHIFT             _MK_SHIFT_CONST(1)
#define XUSB_CSB_MEMPOOL_DAPER_ATTR1_4_WA_FIELD            (_MK_SHIFT_CONST(0x1) << XUSB_CSB_MEMPOOL_DAPER_ATTR1_4_WA_SHIFT)
#define XUSB_CSB_MEMPOOL_DAPER_ATTR1_4_WA_RANGE            1:1
#define XUSB_CSB_MEMPOOL_DAPER_ATTR1_4_WA_WOFFSET          0
#define XUSB_CSB_MEMPOOL_DAPER_ATTR1_4_WA_DEFAULT          (_MK_MASK_CONST(0x0000000)
#define XUSB_CSB_MEMPOOL_DAPER_ATTR1_4_WA_DEFAULT_MASK     (_MK_MASK_CONST(0x1)
#define XUSB_CSB_MEMPOOL_DAPER_ATTR1_4_WA_SW_DEFAULT       (_MK_MASK_CONST(0x0000000)
#define XUSB_CSB_MEMPOOL_DAPER_ATTR1_4_WA_SW_DEFAULT_MASK  (_MK_MASK_CONST(0x1)
#define XUSB_CSB_MEMPOOL_DAPER_ATTR1_4_APTYPE_SHIFT         _MK_SHIFT_CONST(4)
#define XUSB_CSB_MEMPOOL_DAPER_ATTR1_4_APTYPE_FIELD        (_MK_SHIFT_CONST(0x3) << XUSB_CSB_MEMPOOL_DAPER_ATTR1_4_APTYPE_SHIFT)
#define XUSB_CSB_MEMPOOL_DAPER_ATTR1_4_APTYPE_RANGE        5:4
#define XUSB_CSB_MEMPOOL_DAPER_ATTR1_4_APTYPE_WOFFSET      0
#define XUSB_CSB_MEMPOOL_DAPER_ATTR1_4_APTYPE_DEFAULT      (_MK_MASK_CONST(0x0000000)
#define XUSB_CSB_MEMPOOL_DAPER_ATTR1_4_APTYPE_DEFAULT_MASK (_MK_MASK_CONST(0x3)
#define XUSB_CSB_MEMPOOL_DAPER_ATTR1_4_APTYPE_SW_DEFAULT   (_MK_MASK_CONST(0x0000000)
#define XUSB_CSB_MEMPOOL_DAPER_ATTR1_4_APTYPE_SW_DEFAULT_MASK (_MK_MASK_CONST(0x3)
#define XUSB_CSB_MEMPOOL_DAPER_ATTR1_4_APTYPE_LOCAL        _MK_ENUM_CONST(0x0000000)
#define XUSB_CSB_MEMPOOL_DAPER_ATTR1_4_APTYPE_PHYSICAL     _MK_ENUM_CONST(0x0000001)
#define XUSB_CSB_MEMPOOL_DAPER_ATTR1_4_APTYPE_VIRTUAL      _MK_ENUM_CONST(0x0000002)
#define XUSB_CSB_MEMPOOL_DAPER_ATTR1_4_NS_SHIFT             _MK_SHIFT_CONST(29)
#define XUSB_CSB_MEMPOOL_DAPER_ATTR1_4_NS_FIELD            (_MK_SHIFT_CONST(0x1) << XUSB_CSB_MEMPOOL_DAPER_ATTR1_4_NS_SHIFT)
#define XUSB_CSB_MEMPOOL_DAPER_ATTR1_4_NS_RANGE            29:29
#define XUSB_CSB_MEMPOOL_DAPER_ATTR1_4_NS_WOFFSET          0
#define XUSB_CSB_MEMPOOL_DAPER_ATTR1_4_NS_DEFAULT          (_MK_MASK_CONST(0x0000000)
#define XUSB_CSB_MEMPOOL_DAPER_ATTR1_4_NS_DEFAULT_MASK     (_MK_MASK_CONST(0x1)
#define XUSB_CSB_MEMPOOL_DAPER_ATTR1_4_NS_SW_DEFAULT       (_MK_MASK_CONST(0x0000000)
#define XUSB_CSB_MEMPOOL_DAPER_ATTR1_4_NS_SW_DEFAULT_MASK  (_MK_MASK_CONST(0x1)
#define XUSB_CSB_MEMPOOL_DAPER_ATTR1_4_RO_SHIFT             _MK_SHIFT_CONST(30)
#define XUSB_CSB_MEMPOOL_DAPER_ATTR1_4_RO_FIELD            (_MK_SHIFT_CONST(0x1) << XUSB_CSB_MEMPOOL_DAPER_ATTR1_4_RO_SHIFT)
#define XUSB_CSB_MEMPOOL_DAPER_ATTR1_4_RO_RANGE            30:30
#define XUSB_CSB_MEMPOOL_DAPER_ATTR1_4_RO_WOFFSET          0
#define XUSB_CSB_MEMPOOL_DAPER_ATTR1_4_RO_DEFAULT          (_MK_MASK_CONST(0x0000000)
#define XUSB_CSB_MEMPOOL_DAPER_ATTR1_4_RO_DEFAULT_MASK     (_MK_MASK_CONST(0x1)
#define XUSB_CSB_MEMPOOL_DAPER_ATTR1_4_RO_SW_DEFAULT       (_MK_MASK_CONST(0x0000000)
#define XUSB_CSB_MEMPOOL_DAPER_ATTR1_4_RO_SW_DEFAULT_MASK  (_MK_MASK_CONST(0x1)
#define XUSB_CSB_MEMPOOL_DAPER_ATTR1_4_TC_SHIFT             _MK_SHIFT_CONST(31)
#define XUSB_CSB_MEMPOOL_DAPER_ATTR1_4_TC_FIELD            (_MK_SHIFT_CONST(0x1) << XUSB_CSB_MEMPOOL_DAPER_ATTR1_4_TC_SHIFT)
#define XUSB_CSB_MEMPOOL_DAPER_ATTR1_4_TC_RANGE            31:31
#define XUSB_CSB_MEMPOOL_DAPER_ATTR1_4_TC_WOFFSET          0
#define XUSB_CSB_MEMPOOL_DAPER_ATTR1_4_TC_DEFAULT          (_MK_MASK_CONST(0x0000000)
#define XUSB_CSB_MEMPOOL_DAPER_ATTR1_4_TC_DEFAULT_MASK     (_MK_MASK_CONST(0x1)
#define XUSB_CSB_MEMPOOL_DAPER_ATTR1_4_TC_SW_DEFAULT       (_MK_MASK_CONST(0x0000000)
#define XUSB_CSB_MEMPOOL_DAPER_ATTR1_4_TC_SW_DEFAULT_MASK  (_MK_MASK_CONST(0x1)
#define XUSB_CSB_MEMPOOL_DAPER_ATTR1_4_TC_NISO             _MK_ENUM_CONST(0x0000000)
#define XUSB_CSB_MEMPOOL_DAPER_ATTR1_5                     _MK_ADDR_CONST(0x101870)
#define XUSB_CSB_MEMPOOL_DAPER_ATTR1_5_SECURE              0
#define XUSB_CSB_MEMPOOL_DAPER_ATTR1_5_WORD_COUNT          1
#define XUSB_CSB_MEMPOOL_DAPER_ATTR1_5_RESET_VAL           _MK_MASK_CONST(0x0)
#define XUSB_CSB_MEMPOOL_DAPER_ATTR1_5_RESET_MASK          _MK_MASK_CONST(0xe0000033)
#define XUSB_CSB_MEMPOOL_DAPER_ATTR1_5_SW_DEFAULT_VAL      _MK_MASK_CONST(0x0)
#define XUSB_CSB_MEMPOOL_DAPER_ATTR1_5_SW_DEFAULT_MASK     _MK_MASK_CONST(0xe0000033)
#define XUSB_CSB_MEMPOOL_DAPER_ATTR1_5_READ_MASK           _MK_MASK_CONST(0xe0000033)
#define XUSB_CSB_MEMPOOL_DAPER_ATTR1_5_WRITE_MASK          _MK_MASK_CONST(0xe0000033)
#define XUSB_CSB_MEMPOOL_DAPER_ATTR1_5_RA_SHIFT             _MK_SHIFT_CONST(0)
#define XUSB_CSB_MEMPOOL_DAPER_ATTR1_5_RA_FIELD            (_MK_SHIFT_CONST(0x1) << XUSB_CSB_MEMPOOL_DAPER_ATTR1_5_RA_SHIFT)
#define XUSB_CSB_MEMPOOL_DAPER_ATTR1_5_RA_RANGE            0:0
#define XUSB_CSB_MEMPOOL_DAPER_ATTR1_5_RA_WOFFSET          0
#define XUSB_CSB_MEMPOOL_DAPER_ATTR1_5_RA_DEFAULT          (_MK_MASK_CONST(0x0000000)
#define XUSB_CSB_MEMPOOL_DAPER_ATTR1_5_RA_DEFAULT_MASK     (_MK_MASK_CONST(0x1)
#define XUSB_CSB_MEMPOOL_DAPER_ATTR1_5_RA_SW_DEFAULT       (_MK_MASK_CONST(0x0000000)
#define XUSB_CSB_MEMPOOL_DAPER_ATTR1_5_RA_SW_DEFAULT_MASK  (_MK_MASK_CONST(0x1)
#define XUSB_CSB_MEMPOOL_DAPER_ATTR1_5_WA_SHIFT             _MK_SHIFT_CONST(1)
#define XUSB_CSB_MEMPOOL_DAPER_ATTR1_5_WA_FIELD            (_MK_SHIFT_CONST(0x1) << XUSB_CSB_MEMPOOL_DAPER_ATTR1_5_WA_SHIFT)
#define XUSB_CSB_MEMPOOL_DAPER_ATTR1_5_WA_RANGE            1:1
#define XUSB_CSB_MEMPOOL_DAPER_ATTR1_5_WA_WOFFSET          0
#define XUSB_CSB_MEMPOOL_DAPER_ATTR1_5_WA_DEFAULT          (_MK_MASK_CONST(0x0000000)
#define XUSB_CSB_MEMPOOL_DAPER_ATTR1_5_WA_DEFAULT_MASK     (_MK_MASK_CONST(0x1)
#define XUSB_CSB_MEMPOOL_DAPER_ATTR1_5_WA_SW_DEFAULT       (_MK_MASK_CONST(0x0000000)
#define XUSB_CSB_MEMPOOL_DAPER_ATTR1_5_WA_SW_DEFAULT_MASK  (_MK_MASK_CONST(0x1)
#define XUSB_CSB_MEMPOOL_DAPER_ATTR1_5_APTYPE_SHIFT         _MK_SHIFT_CONST(4)
#define XUSB_CSB_MEMPOOL_DAPER_ATTR1_5_APTYPE_FIELD        (_MK_SHIFT_CONST(0x3) << XUSB_CSB_MEMPOOL_DAPER_ATTR1_5_APTYPE_SHIFT)
#define XUSB_CSB_MEMPOOL_DAPER_ATTR1_5_APTYPE_RANGE        5:4
#define XUSB_CSB_MEMPOOL_DAPER_ATTR1_5_APTYPE_WOFFSET      0
#define XUSB_CSB_MEMPOOL_DAPER_ATTR1_5_APTYPE_DEFAULT      (_MK_MASK_CONST(0x0000000)
#define XUSB_CSB_MEMPOOL_DAPER_ATTR1_5_APTYPE_DEFAULT_MASK (_MK_MASK_CONST(0x3)
#define XUSB_CSB_MEMPOOL_DAPER_ATTR1_5_APTYPE_SW_DEFAULT   (_MK_MASK_CONST(0x0000000)
#define XUSB_CSB_MEMPOOL_DAPER_ATTR1_5_APTYPE_SW_DEFAULT_MASK (_MK_MASK_CONST(0x3)
#define XUSB_CSB_MEMPOOL_DAPER_ATTR1_5_APTYPE_LOCAL        _MK_ENUM_CONST(0x0000000)
#define XUSB_CSB_MEMPOOL_DAPER_ATTR1_5_APTYPE_PHYSICAL     _MK_ENUM_CONST(0x0000001)
#define XUSB_CSB_MEMPOOL_DAPER_ATTR1_5_APTYPE_VIRTUAL      _MK_ENUM_CONST(0x0000002)
#define XUSB_CSB_MEMPOOL_DAPER_ATTR1_5_NS_SHIFT             _MK_SHIFT_CONST(29)
#define XUSB_CSB_MEMPOOL_DAPER_ATTR1_5_NS_FIELD            (_MK_SHIFT_CONST(0x1) << XUSB_CSB_MEMPOOL_DAPER_ATTR1_5_NS_SHIFT)
#define XUSB_CSB_MEMPOOL_DAPER_ATTR1_5_NS_RANGE            29:29
#define XUSB_CSB_MEMPOOL_DAPER_ATTR1_5_NS_WOFFSET          0
#define XUSB_CSB_MEMPOOL_DAPER_ATTR1_5_NS_DEFAULT          (_MK_MASK_CONST(0x0000000)
#define XUSB_CSB_MEMPOOL_DAPER_ATTR1_5_NS_DEFAULT_MASK     (_MK_MASK_CONST(0x1)
#define XUSB_CSB_MEMPOOL_DAPER_ATTR1_5_NS_SW_DEFAULT       (_MK_MASK_CONST(0x0000000)
#define XUSB_CSB_MEMPOOL_DAPER_ATTR1_5_NS_SW_DEFAULT_MASK  (_MK_MASK_CONST(0x1)
#define XUSB_CSB_MEMPOOL_DAPER_ATTR1_5_RO_SHIFT             _MK_SHIFT_CONST(30)
#define XUSB_CSB_MEMPOOL_DAPER_ATTR1_5_RO_FIELD            (_MK_SHIFT_CONST(0x1) << XUSB_CSB_MEMPOOL_DAPER_ATTR1_5_RO_SHIFT)
#define XUSB_CSB_MEMPOOL_DAPER_ATTR1_5_RO_RANGE            30:30
#define XUSB_CSB_MEMPOOL_DAPER_ATTR1_5_RO_WOFFSET          0
#define XUSB_CSB_MEMPOOL_DAPER_ATTR1_5_RO_DEFAULT          (_MK_MASK_CONST(0x0000000)
#define XUSB_CSB_MEMPOOL_DAPER_ATTR1_5_RO_DEFAULT_MASK     (_MK_MASK_CONST(0x1)
#define XUSB_CSB_MEMPOOL_DAPER_ATTR1_5_RO_SW_DEFAULT       (_MK_MASK_CONST(0x0000000)
#define XUSB_CSB_MEMPOOL_DAPER_ATTR1_5_RO_SW_DEFAULT_MASK  (_MK_MASK_CONST(0x1)
#define XUSB_CSB_MEMPOOL_DAPER_ATTR1_5_TC_SHIFT             _MK_SHIFT_CONST(31)
#define XUSB_CSB_MEMPOOL_DAPER_ATTR1_5_TC_FIELD            (_MK_SHIFT_CONST(0x1) << XUSB_CSB_MEMPOOL_DAPER_ATTR1_5_TC_SHIFT)
#define XUSB_CSB_MEMPOOL_DAPER_ATTR1_5_TC_RANGE            31:31
#define XUSB_CSB_MEMPOOL_DAPER_ATTR1_5_TC_WOFFSET          0
#define XUSB_CSB_MEMPOOL_DAPER_ATTR1_5_TC_DEFAULT          (_MK_MASK_CONST(0x0000000)
#define XUSB_CSB_MEMPOOL_DAPER_ATTR1_5_TC_DEFAULT_MASK     (_MK_MASK_CONST(0x1)
#define XUSB_CSB_MEMPOOL_DAPER_ATTR1_5_TC_SW_DEFAULT       (_MK_MASK_CONST(0x0000000)
#define XUSB_CSB_MEMPOOL_DAPER_ATTR1_5_TC_SW_DEFAULT_MASK  (_MK_MASK_CONST(0x1)
#define XUSB_CSB_MEMPOOL_DAPER_ATTR1_5_TC_NISO             _MK_ENUM_CONST(0x0000000)
#define XUSB_CSB_MEMPOOL_DAPER_ATTR1_6                     _MK_ADDR_CONST(0x101880)
#define XUSB_CSB_MEMPOOL_DAPER_ATTR1_6_SECURE              0
#define XUSB_CSB_MEMPOOL_DAPER_ATTR1_6_WORD_COUNT          1
#define XUSB_CSB_MEMPOOL_DAPER_ATTR1_6_RESET_VAL           _MK_MASK_CONST(0x0)
#define XUSB_CSB_MEMPOOL_DAPER_ATTR1_6_RESET_MASK          _MK_MASK_CONST(0xe0000033)
#define XUSB_CSB_MEMPOOL_DAPER_ATTR1_6_SW_DEFAULT_VAL      _MK_MASK_CONST(0x0)
#define XUSB_CSB_MEMPOOL_DAPER_ATTR1_6_SW_DEFAULT_MASK     _MK_MASK_CONST(0xe0000033)
#define XUSB_CSB_MEMPOOL_DAPER_ATTR1_6_READ_MASK           _MK_MASK_CONST(0xe0000033)
#define XUSB_CSB_MEMPOOL_DAPER_ATTR1_6_WRITE_MASK          _MK_MASK_CONST(0xe0000033)
#define XUSB_CSB_MEMPOOL_DAPER_ATTR1_6_RA_SHIFT             _MK_SHIFT_CONST(0)
#define XUSB_CSB_MEMPOOL_DAPER_ATTR1_6_RA_FIELD            (_MK_SHIFT_CONST(0x1) << XUSB_CSB_MEMPOOL_DAPER_ATTR1_6_RA_SHIFT)
#define XUSB_CSB_MEMPOOL_DAPER_ATTR1_6_RA_RANGE            0:0
#define XUSB_CSB_MEMPOOL_DAPER_ATTR1_6_RA_WOFFSET          0
#define XUSB_CSB_MEMPOOL_DAPER_ATTR1_6_RA_DEFAULT          (_MK_MASK_CONST(0x0000000)
#define XUSB_CSB_MEMPOOL_DAPER_ATTR1_6_RA_DEFAULT_MASK     (_MK_MASK_CONST(0x1)
#define XUSB_CSB_MEMPOOL_DAPER_ATTR1_6_RA_SW_DEFAULT       (_MK_MASK_CONST(0x0000000)
#define XUSB_CSB_MEMPOOL_DAPER_ATTR1_6_RA_SW_DEFAULT_MASK  (_MK_MASK_CONST(0x1)
#define XUSB_CSB_MEMPOOL_DAPER_ATTR1_6_WA_SHIFT             _MK_SHIFT_CONST(1)
#define XUSB_CSB_MEMPOOL_DAPER_ATTR1_6_WA_FIELD            (_MK_SHIFT_CONST(0x1) << XUSB_CSB_MEMPOOL_DAPER_ATTR1_6_WA_SHIFT)
#define XUSB_CSB_MEMPOOL_DAPER_ATTR1_6_WA_RANGE            1:1
#define XUSB_CSB_MEMPOOL_DAPER_ATTR1_6_WA_WOFFSET          0
#define XUSB_CSB_MEMPOOL_DAPER_ATTR1_6_WA_DEFAULT          (_MK_MASK_CONST(0x0000000)
#define XUSB_CSB_MEMPOOL_DAPER_ATTR1_6_WA_DEFAULT_MASK     (_MK_MASK_CONST(0x1)
#define XUSB_CSB_MEMPOOL_DAPER_ATTR1_6_WA_SW_DEFAULT       (_MK_MASK_CONST(0x0000000)
#define XUSB_CSB_MEMPOOL_DAPER_ATTR1_6_WA_SW_DEFAULT_MASK  (_MK_MASK_CONST(0x1)
#define XUSB_CSB_MEMPOOL_DAPER_ATTR1_6_APTYPE_SHIFT         _MK_SHIFT_CONST(4)
#define XUSB_CSB_MEMPOOL_DAPER_ATTR1_6_APTYPE_FIELD        (_MK_SHIFT_CONST(0x3) << XUSB_CSB_MEMPOOL_DAPER_ATTR1_6_APTYPE_SHIFT)
#define XUSB_CSB_MEMPOOL_DAPER_ATTR1_6_APTYPE_RANGE        5:4
#define XUSB_CSB_MEMPOOL_DAPER_ATTR1_6_APTYPE_WOFFSET      0
#define XUSB_CSB_MEMPOOL_DAPER_ATTR1_6_APTYPE_DEFAULT      (_MK_MASK_CONST(0x0000000)
#define XUSB_CSB_MEMPOOL_DAPER_ATTR1_6_APTYPE_DEFAULT_MASK (_MK_MASK_CONST(0x3)
#define XUSB_CSB_MEMPOOL_DAPER_ATTR1_6_APTYPE_SW_DEFAULT   (_MK_MASK_CONST(0x0000000)
#define XUSB_CSB_MEMPOOL_DAPER_ATTR1_6_APTYPE_SW_DEFAULT_MASK (_MK_MASK_CONST(0x3)
#define XUSB_CSB_MEMPOOL_DAPER_ATTR1_6_APTYPE_LOCAL        _MK_ENUM_CONST(0x0000000)
#define XUSB_CSB_MEMPOOL_DAPER_ATTR1_6_APTYPE_PHYSICAL     _MK_ENUM_CONST(0x0000001)
#define XUSB_CSB_MEMPOOL_DAPER_ATTR1_6_APTYPE_VIRTUAL      _MK_ENUM_CONST(0x0000002)
#define XUSB_CSB_MEMPOOL_DAPER_ATTR1_6_NS_SHIFT             _MK_SHIFT_CONST(29)
#define XUSB_CSB_MEMPOOL_DAPER_ATTR1_6_NS_FIELD            (_MK_SHIFT_CONST(0x1) << XUSB_CSB_MEMPOOL_DAPER_ATTR1_6_NS_SHIFT)
#define XUSB_CSB_MEMPOOL_DAPER_ATTR1_6_NS_RANGE            29:29
#define XUSB_CSB_MEMPOOL_DAPER_ATTR1_6_NS_WOFFSET          0
#define XUSB_CSB_MEMPOOL_DAPER_ATTR1_6_NS_DEFAULT          (_MK_MASK_CONST(0x0000000)
#define XUSB_CSB_MEMPOOL_DAPER_ATTR1_6_NS_DEFAULT_MASK     (_MK_MASK_CONST(0x1)
#define XUSB_CSB_MEMPOOL_DAPER_ATTR1_6_NS_SW_DEFAULT       (_MK_MASK_CONST(0x0000000)
#define XUSB_CSB_MEMPOOL_DAPER_ATTR1_6_NS_SW_DEFAULT_MASK  (_MK_MASK_CONST(0x1)
#define XUSB_CSB_MEMPOOL_DAPER_ATTR1_6_RO_SHIFT             _MK_SHIFT_CONST(30)
#define XUSB_CSB_MEMPOOL_DAPER_ATTR1_6_RO_FIELD            (_MK_SHIFT_CONST(0x1) << XUSB_CSB_MEMPOOL_DAPER_ATTR1_6_RO_SHIFT)
#define XUSB_CSB_MEMPOOL_DAPER_ATTR1_6_RO_RANGE            30:30
#define XUSB_CSB_MEMPOOL_DAPER_ATTR1_6_RO_WOFFSET          0
#define XUSB_CSB_MEMPOOL_DAPER_ATTR1_6_RO_DEFAULT          (_MK_MASK_CONST(0x0000000)
#define XUSB_CSB_MEMPOOL_DAPER_ATTR1_6_RO_DEFAULT_MASK     (_MK_MASK_CONST(0x1)
#define XUSB_CSB_MEMPOOL_DAPER_ATTR1_6_RO_SW_DEFAULT       (_MK_MASK_CONST(0x0000000)
#define XUSB_CSB_MEMPOOL_DAPER_ATTR1_6_RO_SW_DEFAULT_MASK  (_MK_MASK_CONST(0x1)
#define XUSB_CSB_MEMPOOL_DAPER_ATTR1_6_TC_SHIFT             _MK_SHIFT_CONST(31)
#define XUSB_CSB_MEMPOOL_DAPER_ATTR1_6_TC_FIELD            (_MK_SHIFT_CONST(0x1) << XUSB_CSB_MEMPOOL_DAPER_ATTR1_6_TC_SHIFT)
#define XUSB_CSB_MEMPOOL_DAPER_ATTR1_6_TC_RANGE            31:31
#define XUSB_CSB_MEMPOOL_DAPER_ATTR1_6_TC_WOFFSET          0
#define XUSB_CSB_MEMPOOL_DAPER_ATTR1_6_TC_DEFAULT          (_MK_MASK_CONST(0x0000000)
#define XUSB_CSB_MEMPOOL_DAPER_ATTR1_6_TC_DEFAULT_MASK     (_MK_MASK_CONST(0x1)
#define XUSB_CSB_MEMPOOL_DAPER_ATTR1_6_TC_SW_DEFAULT       (_MK_MASK_CONST(0x0000000)
#define XUSB_CSB_MEMPOOL_DAPER_ATTR1_6_TC_SW_DEFAULT_MASK  (_MK_MASK_CONST(0x1)
#define XUSB_CSB_MEMPOOL_DAPER_ATTR1_6_TC_NISO             _MK_ENUM_CONST(0x0000000)
#define XUSB_CSB_MEMPOOL_DAPER_ATTR1_7                     _MK_ADDR_CONST(0x101890)
#define XUSB_CSB_MEMPOOL_DAPER_ATTR1_7_SECURE              0
#define XUSB_CSB_MEMPOOL_DAPER_ATTR1_7_WORD_COUNT          1
#define XUSB_CSB_MEMPOOL_DAPER_ATTR1_7_RESET_VAL           _MK_MASK_CONST(0x0)
#define XUSB_CSB_MEMPOOL_DAPER_ATTR1_7_RESET_MASK          _MK_MASK_CONST(0xe0000033)
#define XUSB_CSB_MEMPOOL_DAPER_ATTR1_7_SW_DEFAULT_VAL      _MK_MASK_CONST(0x0)
#define XUSB_CSB_MEMPOOL_DAPER_ATTR1_7_SW_DEFAULT_MASK     _MK_MASK_CONST(0xe0000033)
#define XUSB_CSB_MEMPOOL_DAPER_ATTR1_7_READ_MASK           _MK_MASK_CONST(0xe0000033)
#define XUSB_CSB_MEMPOOL_DAPER_ATTR1_7_WRITE_MASK          _MK_MASK_CONST(0xe0000033)
#define XUSB_CSB_MEMPOOL_DAPER_ATTR1_7_RA_SHIFT             _MK_SHIFT_CONST(0)
#define XUSB_CSB_MEMPOOL_DAPER_ATTR1_7_RA_FIELD            (_MK_SHIFT_CONST(0x1) << XUSB_CSB_MEMPOOL_DAPER_ATTR1_7_RA_SHIFT)
#define XUSB_CSB_MEMPOOL_DAPER_ATTR1_7_RA_RANGE            0:0
#define XUSB_CSB_MEMPOOL_DAPER_ATTR1_7_RA_WOFFSET          0
#define XUSB_CSB_MEMPOOL_DAPER_ATTR1_7_RA_DEFAULT          (_MK_MASK_CONST(0x0000000)
#define XUSB_CSB_MEMPOOL_DAPER_ATTR1_7_RA_DEFAULT_MASK     (_MK_MASK_CONST(0x1)
#define XUSB_CSB_MEMPOOL_DAPER_ATTR1_7_RA_SW_DEFAULT       (_MK_MASK_CONST(0x0000000)
#define XUSB_CSB_MEMPOOL_DAPER_ATTR1_7_RA_SW_DEFAULT_MASK  (_MK_MASK_CONST(0x1)
#define XUSB_CSB_MEMPOOL_DAPER_ATTR1_7_WA_SHIFT             _MK_SHIFT_CONST(1)
#define XUSB_CSB_MEMPOOL_DAPER_ATTR1_7_WA_FIELD            (_MK_SHIFT_CONST(0x1) << XUSB_CSB_MEMPOOL_DAPER_ATTR1_7_WA_SHIFT)
#define XUSB_CSB_MEMPOOL_DAPER_ATTR1_7_WA_RANGE            1:1
#define XUSB_CSB_MEMPOOL_DAPER_ATTR1_7_WA_WOFFSET          0
#define XUSB_CSB_MEMPOOL_DAPER_ATTR1_7_WA_DEFAULT          (_MK_MASK_CONST(0x0000000)
#define XUSB_CSB_MEMPOOL_DAPER_ATTR1_7_WA_DEFAULT_MASK     (_MK_MASK_CONST(0x1)
#define XUSB_CSB_MEMPOOL_DAPER_ATTR1_7_WA_SW_DEFAULT       (_MK_MASK_CONST(0x0000000)
#define XUSB_CSB_MEMPOOL_DAPER_ATTR1_7_WA_SW_DEFAULT_MASK  (_MK_MASK_CONST(0x1)
#define XUSB_CSB_MEMPOOL_DAPER_ATTR1_7_APTYPE_SHIFT         _MK_SHIFT_CONST(4)
#define XUSB_CSB_MEMPOOL_DAPER_ATTR1_7_APTYPE_FIELD        (_MK_SHIFT_CONST(0x3) << XUSB_CSB_MEMPOOL_DAPER_ATTR1_7_APTYPE_SHIFT)
#define XUSB_CSB_MEMPOOL_DAPER_ATTR1_7_APTYPE_RANGE        5:4
#define XUSB_CSB_MEMPOOL_DAPER_ATTR1_7_APTYPE_WOFFSET      0
#define XUSB_CSB_MEMPOOL_DAPER_ATTR1_7_APTYPE_DEFAULT      (_MK_MASK_CONST(0x0000000)
#define XUSB_CSB_MEMPOOL_DAPER_ATTR1_7_APTYPE_DEFAULT_MASK (_MK_MASK_CONST(0x3)
#define XUSB_CSB_MEMPOOL_DAPER_ATTR1_7_APTYPE_SW_DEFAULT   (_MK_MASK_CONST(0x0000000)
#define XUSB_CSB_MEMPOOL_DAPER_ATTR1_7_APTYPE_SW_DEFAULT_MASK (_MK_MASK_CONST(0x3)
#define XUSB_CSB_MEMPOOL_DAPER_ATTR1_7_APTYPE_LOCAL        _MK_ENUM_CONST(0x0000000)
#define XUSB_CSB_MEMPOOL_DAPER_ATTR1_7_APTYPE_PHYSICAL     _MK_ENUM_CONST(0x0000001)
#define XUSB_CSB_MEMPOOL_DAPER_ATTR1_7_APTYPE_VIRTUAL      _MK_ENUM_CONST(0x0000002)
#define XUSB_CSB_MEMPOOL_DAPER_ATTR1_7_NS_SHIFT             _MK_SHIFT_CONST(29)
#define XUSB_CSB_MEMPOOL_DAPER_ATTR1_7_NS_FIELD            (_MK_SHIFT_CONST(0x1) << XUSB_CSB_MEMPOOL_DAPER_ATTR1_7_NS_SHIFT)
#define XUSB_CSB_MEMPOOL_DAPER_ATTR1_7_NS_RANGE            29:29
#define XUSB_CSB_MEMPOOL_DAPER_ATTR1_7_NS_WOFFSET          0
#define XUSB_CSB_MEMPOOL_DAPER_ATTR1_7_NS_DEFAULT          (_MK_MASK_CONST(0x0000000)
#define XUSB_CSB_MEMPOOL_DAPER_ATTR1_7_NS_DEFAULT_MASK     (_MK_MASK_CONST(0x1)
#define XUSB_CSB_MEMPOOL_DAPER_ATTR1_7_NS_SW_DEFAULT       (_MK_MASK_CONST(0x0000000)
#define XUSB_CSB_MEMPOOL_DAPER_ATTR1_7_NS_SW_DEFAULT_MASK  (_MK_MASK_CONST(0x1)
#define XUSB_CSB_MEMPOOL_DAPER_ATTR1_7_RO_SHIFT             _MK_SHIFT_CONST(30)
#define XUSB_CSB_MEMPOOL_DAPER_ATTR1_7_RO_FIELD            (_MK_SHIFT_CONST(0x1) << XUSB_CSB_MEMPOOL_DAPER_ATTR1_7_RO_SHIFT)
#define XUSB_CSB_MEMPOOL_DAPER_ATTR1_7_RO_RANGE            30:30
#define XUSB_CSB_MEMPOOL_DAPER_ATTR1_7_RO_WOFFSET          0
#define XUSB_CSB_MEMPOOL_DAPER_ATTR1_7_RO_DEFAULT          (_MK_MASK_CONST(0x0000000)
#define XUSB_CSB_MEMPOOL_DAPER_ATTR1_7_RO_DEFAULT_MASK     (_MK_MASK_CONST(0x1)
#define XUSB_CSB_MEMPOOL_DAPER_ATTR1_7_RO_SW_DEFAULT       (_MK_MASK_CONST(0x0000000)
#define XUSB_CSB_MEMPOOL_DAPER_ATTR1_7_RO_SW_DEFAULT_MASK  (_MK_MASK_CONST(0x1)
#define XUSB_CSB_MEMPOOL_DAPER_ATTR1_7_TC_SHIFT             _MK_SHIFT_CONST(31)
#define XUSB_CSB_MEMPOOL_DAPER_ATTR1_7_TC_FIELD            (_MK_SHIFT_CONST(0x1) << XUSB_CSB_MEMPOOL_DAPER_ATTR1_7_TC_SHIFT)
#define XUSB_CSB_MEMPOOL_DAPER_ATTR1_7_TC_RANGE            31:31
#define XUSB_CSB_MEMPOOL_DAPER_ATTR1_7_TC_WOFFSET          0
#define XUSB_CSB_MEMPOOL_DAPER_ATTR1_7_TC_DEFAULT          (_MK_MASK_CONST(0x0000000)
#define XUSB_CSB_MEMPOOL_DAPER_ATTR1_7_TC_DEFAULT_MASK     (_MK_MASK_CONST(0x1)
#define XUSB_CSB_MEMPOOL_DAPER_ATTR1_7_TC_SW_DEFAULT       (_MK_MASK_CONST(0x0000000)
#define XUSB_CSB_MEMPOOL_DAPER_ATTR1_7_TC_SW_DEFAULT_MASK  (_MK_MASK_CONST(0x1)
#define XUSB_CSB_MEMPOOL_DAPER_ATTR1_7_TC_NISO             _MK_ENUM_CONST(0x0000000)
#define XUSB_CSB_MEMPOOL_DAPER_ATTR1_8                     _MK_ADDR_CONST(0x1018a0)
#define XUSB_CSB_MEMPOOL_DAPER_ATTR1_8_SECURE              0
#define XUSB_CSB_MEMPOOL_DAPER_ATTR1_8_WORD_COUNT          1
#define XUSB_CSB_MEMPOOL_DAPER_ATTR1_8_RESET_VAL           _MK_MASK_CONST(0x0)
#define XUSB_CSB_MEMPOOL_DAPER_ATTR1_8_RESET_MASK          _MK_MASK_CONST(0xe0000033)
#define XUSB_CSB_MEMPOOL_DAPER_ATTR1_8_SW_DEFAULT_VAL      _MK_MASK_CONST(0x0)
#define XUSB_CSB_MEMPOOL_DAPER_ATTR1_8_SW_DEFAULT_MASK     _MK_MASK_CONST(0xe0000033)
#define XUSB_CSB_MEMPOOL_DAPER_ATTR1_8_READ_MASK           _MK_MASK_CONST(0xe0000033)
#define XUSB_CSB_MEMPOOL_DAPER_ATTR1_8_WRITE_MASK          _MK_MASK_CONST(0xe0000033)
#define XUSB_CSB_MEMPOOL_DAPER_ATTR1_8_RA_SHIFT             _MK_SHIFT_CONST(0)
#define XUSB_CSB_MEMPOOL_DAPER_ATTR1_8_RA_FIELD            (_MK_SHIFT_CONST(0x1) << XUSB_CSB_MEMPOOL_DAPER_ATTR1_8_RA_SHIFT)
#define XUSB_CSB_MEMPOOL_DAPER_ATTR1_8_RA_RANGE            0:0
#define XUSB_CSB_MEMPOOL_DAPER_ATTR1_8_RA_WOFFSET          0
#define XUSB_CSB_MEMPOOL_DAPER_ATTR1_8_RA_DEFAULT          (_MK_MASK_CONST(0x0000000)
#define XUSB_CSB_MEMPOOL_DAPER_ATTR1_8_RA_DEFAULT_MASK     (_MK_MASK_CONST(0x1)
#define XUSB_CSB_MEMPOOL_DAPER_ATTR1_8_RA_SW_DEFAULT       (_MK_MASK_CONST(0x0000000)
#define XUSB_CSB_MEMPOOL_DAPER_ATTR1_8_RA_SW_DEFAULT_MASK  (_MK_MASK_CONST(0x1)
#define XUSB_CSB_MEMPOOL_DAPER_ATTR1_8_WA_SHIFT             _MK_SHIFT_CONST(1)
#define XUSB_CSB_MEMPOOL_DAPER_ATTR1_8_WA_FIELD            (_MK_SHIFT_CONST(0x1) << XUSB_CSB_MEMPOOL_DAPER_ATTR1_8_WA_SHIFT)
#define XUSB_CSB_MEMPOOL_DAPER_ATTR1_8_WA_RANGE            1:1
#define XUSB_CSB_MEMPOOL_DAPER_ATTR1_8_WA_WOFFSET          0
#define XUSB_CSB_MEMPOOL_DAPER_ATTR1_8_WA_DEFAULT          (_MK_MASK_CONST(0x0000000)
#define XUSB_CSB_MEMPOOL_DAPER_ATTR1_8_WA_DEFAULT_MASK     (_MK_MASK_CONST(0x1)
#define XUSB_CSB_MEMPOOL_DAPER_ATTR1_8_WA_SW_DEFAULT       (_MK_MASK_CONST(0x0000000)
#define XUSB_CSB_MEMPOOL_DAPER_ATTR1_8_WA_SW_DEFAULT_MASK  (_MK_MASK_CONST(0x1)
#define XUSB_CSB_MEMPOOL_DAPER_ATTR1_8_APTYPE_SHIFT         _MK_SHIFT_CONST(4)
#define XUSB_CSB_MEMPOOL_DAPER_ATTR1_8_APTYPE_FIELD        (_MK_SHIFT_CONST(0x3) << XUSB_CSB_MEMPOOL_DAPER_ATTR1_8_APTYPE_SHIFT)
#define XUSB_CSB_MEMPOOL_DAPER_ATTR1_8_APTYPE_RANGE        5:4
#define XUSB_CSB_MEMPOOL_DAPER_ATTR1_8_APTYPE_WOFFSET      0
#define XUSB_CSB_MEMPOOL_DAPER_ATTR1_8_APTYPE_DEFAULT      (_MK_MASK_CONST(0x0000000)
#define XUSB_CSB_MEMPOOL_DAPER_ATTR1_8_APTYPE_DEFAULT_MASK (_MK_MASK_CONST(0x3)
#define XUSB_CSB_MEMPOOL_DAPER_ATTR1_8_APTYPE_SW_DEFAULT   (_MK_MASK_CONST(0x0000000)
#define XUSB_CSB_MEMPOOL_DAPER_ATTR1_8_APTYPE_SW_DEFAULT_MASK (_MK_MASK_CONST(0x3)
#define XUSB_CSB_MEMPOOL_DAPER_ATTR1_8_APTYPE_LOCAL        _MK_ENUM_CONST(0x0000000)
#define XUSB_CSB_MEMPOOL_DAPER_ATTR1_8_APTYPE_PHYSICAL     _MK_ENUM_CONST(0x0000001)
#define XUSB_CSB_MEMPOOL_DAPER_ATTR1_8_APTYPE_VIRTUAL      _MK_ENUM_CONST(0x0000002)
#define XUSB_CSB_MEMPOOL_DAPER_ATTR1_8_NS_SHIFT             _MK_SHIFT_CONST(29)
#define XUSB_CSB_MEMPOOL_DAPER_ATTR1_8_NS_FIELD            (_MK_SHIFT_CONST(0x1) << XUSB_CSB_MEMPOOL_DAPER_ATTR1_8_NS_SHIFT)
#define XUSB_CSB_MEMPOOL_DAPER_ATTR1_8_NS_RANGE            29:29
#define XUSB_CSB_MEMPOOL_DAPER_ATTR1_8_NS_WOFFSET          0
#define XUSB_CSB_MEMPOOL_DAPER_ATTR1_8_NS_DEFAULT          (_MK_MASK_CONST(0x0000000)
#define XUSB_CSB_MEMPOOL_DAPER_ATTR1_8_NS_DEFAULT_MASK     (_MK_MASK_CONST(0x1)
#define XUSB_CSB_MEMPOOL_DAPER_ATTR1_8_NS_SW_DEFAULT       (_MK_MASK_CONST(0x0000000)
#define XUSB_CSB_MEMPOOL_DAPER_ATTR1_8_NS_SW_DEFAULT_MASK  (_MK_MASK_CONST(0x1)
#define XUSB_CSB_MEMPOOL_DAPER_ATTR1_8_RO_SHIFT             _MK_SHIFT_CONST(30)
#define XUSB_CSB_MEMPOOL_DAPER_ATTR1_8_RO_FIELD            (_MK_SHIFT_CONST(0x1) << XUSB_CSB_MEMPOOL_DAPER_ATTR1_8_RO_SHIFT)
#define XUSB_CSB_MEMPOOL_DAPER_ATTR1_8_RO_RANGE            30:30
#define XUSB_CSB_MEMPOOL_DAPER_ATTR1_8_RO_WOFFSET          0
#define XUSB_CSB_MEMPOOL_DAPER_ATTR1_8_RO_DEFAULT          (_MK_MASK_CONST(0x0000000)
#define XUSB_CSB_MEMPOOL_DAPER_ATTR1_8_RO_DEFAULT_MASK     (_MK_MASK_CONST(0x1)
#define XUSB_CSB_MEMPOOL_DAPER_ATTR1_8_RO_SW_DEFAULT       (_MK_MASK_CONST(0x0000000)
#define XUSB_CSB_MEMPOOL_DAPER_ATTR1_8_RO_SW_DEFAULT_MASK  (_MK_MASK_CONST(0x1)
#define XUSB_CSB_MEMPOOL_DAPER_ATTR1_8_TC_SHIFT             _MK_SHIFT_CONST(31)
#define XUSB_CSB_MEMPOOL_DAPER_ATTR1_8_TC_FIELD            (_MK_SHIFT_CONST(0x1) << XUSB_CSB_MEMPOOL_DAPER_ATTR1_8_TC_SHIFT)
#define XUSB_CSB_MEMPOOL_DAPER_ATTR1_8_TC_RANGE            31:31
#define XUSB_CSB_MEMPOOL_DAPER_ATTR1_8_TC_WOFFSET          0
#define XUSB_CSB_MEMPOOL_DAPER_ATTR1_8_TC_DEFAULT          (_MK_MASK_CONST(0x0000000)
#define XUSB_CSB_MEMPOOL_DAPER_ATTR1_8_TC_DEFAULT_MASK     (_MK_MASK_CONST(0x1)
#define XUSB_CSB_MEMPOOL_DAPER_ATTR1_8_TC_SW_DEFAULT       (_MK_MASK_CONST(0x0000000)
#define XUSB_CSB_MEMPOOL_DAPER_ATTR1_8_TC_SW_DEFAULT_MASK  (_MK_MASK_CONST(0x1)
#define XUSB_CSB_MEMPOOL_DAPER_ATTR1_8_TC_NISO             _MK_ENUM_CONST(0x0000000)
#define XUSB_CSB_MEMPOOL_DAPER_ATTR1_9                     _MK_ADDR_CONST(0x1018b0)
#define XUSB_CSB_MEMPOOL_DAPER_ATTR1_9_SECURE              0
#define XUSB_CSB_MEMPOOL_DAPER_ATTR1_9_WORD_COUNT          1
#define XUSB_CSB_MEMPOOL_DAPER_ATTR1_9_RESET_VAL           _MK_MASK_CONST(0x0)
#define XUSB_CSB_MEMPOOL_DAPER_ATTR1_9_RESET_MASK          _MK_MASK_CONST(0xe0000033)
#define XUSB_CSB_MEMPOOL_DAPER_ATTR1_9_SW_DEFAULT_VAL      _MK_MASK_CONST(0x0)
#define XUSB_CSB_MEMPOOL_DAPER_ATTR1_9_SW_DEFAULT_MASK     _MK_MASK_CONST(0xe0000033)
#define XUSB_CSB_MEMPOOL_DAPER_ATTR1_9_READ_MASK           _MK_MASK_CONST(0xe0000033)
#define XUSB_CSB_MEMPOOL_DAPER_ATTR1_9_WRITE_MASK          _MK_MASK_CONST(0xe0000033)
#define XUSB_CSB_MEMPOOL_DAPER_ATTR1_9_RA_SHIFT             _MK_SHIFT_CONST(0)
#define XUSB_CSB_MEMPOOL_DAPER_ATTR1_9_RA_FIELD            (_MK_SHIFT_CONST(0x1) << XUSB_CSB_MEMPOOL_DAPER_ATTR1_9_RA_SHIFT)
#define XUSB_CSB_MEMPOOL_DAPER_ATTR1_9_RA_RANGE            0:0
#define XUSB_CSB_MEMPOOL_DAPER_ATTR1_9_RA_WOFFSET          0
#define XUSB_CSB_MEMPOOL_DAPER_ATTR1_9_RA_DEFAULT          (_MK_MASK_CONST(0x0000000)
#define XUSB_CSB_MEMPOOL_DAPER_ATTR1_9_RA_DEFAULT_MASK     (_MK_MASK_CONST(0x1)
#define XUSB_CSB_MEMPOOL_DAPER_ATTR1_9_RA_SW_DEFAULT       (_MK_MASK_CONST(0x0000000)
#define XUSB_CSB_MEMPOOL_DAPER_ATTR1_9_RA_SW_DEFAULT_MASK  (_MK_MASK_CONST(0x1)
#define XUSB_CSB_MEMPOOL_DAPER_ATTR1_9_WA_SHIFT             _MK_SHIFT_CONST(1)
#define XUSB_CSB_MEMPOOL_DAPER_ATTR1_9_WA_FIELD            (_MK_SHIFT_CONST(0x1) << XUSB_CSB_MEMPOOL_DAPER_ATTR1_9_WA_SHIFT)
#define XUSB_CSB_MEMPOOL_DAPER_ATTR1_9_WA_RANGE            1:1
#define XUSB_CSB_MEMPOOL_DAPER_ATTR1_9_WA_WOFFSET          0
#define XUSB_CSB_MEMPOOL_DAPER_ATTR1_9_WA_DEFAULT          (_MK_MASK_CONST(0x0000000)
#define XUSB_CSB_MEMPOOL_DAPER_ATTR1_9_WA_DEFAULT_MASK     (_MK_MASK_CONST(0x1)
#define XUSB_CSB_MEMPOOL_DAPER_ATTR1_9_WA_SW_DEFAULT       (_MK_MASK_CONST(0x0000000)
#define XUSB_CSB_MEMPOOL_DAPER_ATTR1_9_WA_SW_DEFAULT_MASK  (_MK_MASK_CONST(0x1)
#define XUSB_CSB_MEMPOOL_DAPER_ATTR1_9_APTYPE_SHIFT         _MK_SHIFT_CONST(4)
#define XUSB_CSB_MEMPOOL_DAPER_ATTR1_9_APTYPE_FIELD        (_MK_SHIFT_CONST(0x3) << XUSB_CSB_MEMPOOL_DAPER_ATTR1_9_APTYPE_SHIFT)
#define XUSB_CSB_MEMPOOL_DAPER_ATTR1_9_APTYPE_RANGE        5:4
#define XUSB_CSB_MEMPOOL_DAPER_ATTR1_9_APTYPE_WOFFSET      0
#define XUSB_CSB_MEMPOOL_DAPER_ATTR1_9_APTYPE_DEFAULT      (_MK_MASK_CONST(0x0000000)
#define XUSB_CSB_MEMPOOL_DAPER_ATTR1_9_APTYPE_DEFAULT_MASK (_MK_MASK_CONST(0x3)
#define XUSB_CSB_MEMPOOL_DAPER_ATTR1_9_APTYPE_SW_DEFAULT   (_MK_MASK_CONST(0x0000000)
#define XUSB_CSB_MEMPOOL_DAPER_ATTR1_9_APTYPE_SW_DEFAULT_MASK (_MK_MASK_CONST(0x3)
#define XUSB_CSB_MEMPOOL_DAPER_ATTR1_9_APTYPE_LOCAL        _MK_ENUM_CONST(0x0000000)
#define XUSB_CSB_MEMPOOL_DAPER_ATTR1_9_APTYPE_PHYSICAL     _MK_ENUM_CONST(0x0000001)
#define XUSB_CSB_MEMPOOL_DAPER_ATTR1_9_APTYPE_VIRTUAL      _MK_ENUM_CONST(0x0000002)
#define XUSB_CSB_MEMPOOL_DAPER_ATTR1_9_NS_SHIFT             _MK_SHIFT_CONST(29)
#define XUSB_CSB_MEMPOOL_DAPER_ATTR1_9_NS_FIELD            (_MK_SHIFT_CONST(0x1) << XUSB_CSB_MEMPOOL_DAPER_ATTR1_9_NS_SHIFT)
#define XUSB_CSB_MEMPOOL_DAPER_ATTR1_9_NS_RANGE            29:29
#define XUSB_CSB_MEMPOOL_DAPER_ATTR1_9_NS_WOFFSET          0
#define XUSB_CSB_MEMPOOL_DAPER_ATTR1_9_NS_DEFAULT          (_MK_MASK_CONST(0x0000000)
#define XUSB_CSB_MEMPOOL_DAPER_ATTR1_9_NS_DEFAULT_MASK     (_MK_MASK_CONST(0x1)
#define XUSB_CSB_MEMPOOL_DAPER_ATTR1_9_NS_SW_DEFAULT       (_MK_MASK_CONST(0x0000000)
#define XUSB_CSB_MEMPOOL_DAPER_ATTR1_9_NS_SW_DEFAULT_MASK  (_MK_MASK_CONST(0x1)
#define XUSB_CSB_MEMPOOL_DAPER_ATTR1_9_RO_SHIFT             _MK_SHIFT_CONST(30)
#define XUSB_CSB_MEMPOOL_DAPER_ATTR1_9_RO_FIELD            (_MK_SHIFT_CONST(0x1) << XUSB_CSB_MEMPOOL_DAPER_ATTR1_9_RO_SHIFT)
#define XUSB_CSB_MEMPOOL_DAPER_ATTR1_9_RO_RANGE            30:30
#define XUSB_CSB_MEMPOOL_DAPER_ATTR1_9_RO_WOFFSET          0
#define XUSB_CSB_MEMPOOL_DAPER_ATTR1_9_RO_DEFAULT          (_MK_MASK_CONST(0x0000000)
#define XUSB_CSB_MEMPOOL_DAPER_ATTR1_9_RO_DEFAULT_MASK     (_MK_MASK_CONST(0x1)
#define XUSB_CSB_MEMPOOL_DAPER_ATTR1_9_RO_SW_DEFAULT       (_MK_MASK_CONST(0x0000000)
#define XUSB_CSB_MEMPOOL_DAPER_ATTR1_9_RO_SW_DEFAULT_MASK  (_MK_MASK_CONST(0x1)
#define XUSB_CSB_MEMPOOL_DAPER_ATTR1_9_TC_SHIFT             _MK_SHIFT_CONST(31)
#define XUSB_CSB_MEMPOOL_DAPER_ATTR1_9_TC_FIELD            (_MK_SHIFT_CONST(0x1) << XUSB_CSB_MEMPOOL_DAPER_ATTR1_9_TC_SHIFT)
#define XUSB_CSB_MEMPOOL_DAPER_ATTR1_9_TC_RANGE            31:31
#define XUSB_CSB_MEMPOOL_DAPER_ATTR1_9_TC_WOFFSET          0
#define XUSB_CSB_MEMPOOL_DAPER_ATTR1_9_TC_DEFAULT          (_MK_MASK_CONST(0x0000000)
#define XUSB_CSB_MEMPOOL_DAPER_ATTR1_9_TC_DEFAULT_MASK     (_MK_MASK_CONST(0x1)
#define XUSB_CSB_MEMPOOL_DAPER_ATTR1_9_TC_SW_DEFAULT       (_MK_MASK_CONST(0x0000000)
#define XUSB_CSB_MEMPOOL_DAPER_ATTR1_9_TC_SW_DEFAULT_MASK  (_MK_MASK_CONST(0x1)
#define XUSB_CSB_MEMPOOL_DAPER_ATTR1_9_TC_NISO             _MK_ENUM_CONST(0x0000000)
#define XUSB_CSB_MEMPOOL_DAPER_ATTR2_0                     _MK_ADDR_CONST(0x101824)
#define XUSB_CSB_MEMPOOL_DAPER_ATTR2_0_SECURE              0
#define XUSB_CSB_MEMPOOL_DAPER_ATTR2_0_WORD_COUNT          1
#define XUSB_CSB_MEMPOOL_DAPER_ATTR2_0_RESET_VAL           _MK_MASK_CONST(0x0)
#define XUSB_CSB_MEMPOOL_DAPER_ATTR2_0_RESET_MASK          _MK_MASK_CONST(0xffffffc0)
#define XUSB_CSB_MEMPOOL_DAPER_ATTR2_0_SW_DEFAULT_VAL      _MK_MASK_CONST(0x0)
#define XUSB_CSB_MEMPOOL_DAPER_ATTR2_0_SW_DEFAULT_MASK     _MK_MASK_CONST(0xffffffc0)
#define XUSB_CSB_MEMPOOL_DAPER_ATTR2_0_READ_MASK           _MK_MASK_CONST(0xffffffc0)
#define XUSB_CSB_MEMPOOL_DAPER_ATTR2_0_WRITE_MASK          _MK_MASK_CONST(0xffffffc0)
#define XUSB_CSB_MEMPOOL_DAPER_ATTR2_0_SIZE_SHIFT           _MK_SHIFT_CONST(6)
#define XUSB_CSB_MEMPOOL_DAPER_ATTR2_0_SIZE_FIELD          (_MK_SHIFT_CONST(0x3ffffff) << XUSB_CSB_MEMPOOL_DAPER_ATTR2_0_SIZE_SHIFT)
#define XUSB_CSB_MEMPOOL_DAPER_ATTR2_0_SIZE_RANGE          31:6
#define XUSB_CSB_MEMPOOL_DAPER_ATTR2_0_SIZE_WOFFSET        0
#define XUSB_CSB_MEMPOOL_DAPER_ATTR2_0_SIZE_DEFAULT        (_MK_MASK_CONST(0x0000000)
#define XUSB_CSB_MEMPOOL_DAPER_ATTR2_0_SIZE_DEFAULT_MASK   (_MK_MASK_CONST(0x3ffffff)
#define XUSB_CSB_MEMPOOL_DAPER_ATTR2_0_SIZE_SW_DEFAULT     (_MK_MASK_CONST(0x0000000)
#define XUSB_CSB_MEMPOOL_DAPER_ATTR2_0_SIZE_SW_DEFAULT_MASK (_MK_MASK_CONST(0x3ffffff)
#define XUSB_CSB_MEMPOOL_DAPER_ATTR2_1                     _MK_ADDR_CONST(0x101834)
#define XUSB_CSB_MEMPOOL_DAPER_ATTR2_1_SECURE              0
#define XUSB_CSB_MEMPOOL_DAPER_ATTR2_1_WORD_COUNT          1
#define XUSB_CSB_MEMPOOL_DAPER_ATTR2_1_RESET_VAL           _MK_MASK_CONST(0x0)
#define XUSB_CSB_MEMPOOL_DAPER_ATTR2_1_RESET_MASK          _MK_MASK_CONST(0xffffffc0)
#define XUSB_CSB_MEMPOOL_DAPER_ATTR2_1_SW_DEFAULT_VAL      _MK_MASK_CONST(0x0)
#define XUSB_CSB_MEMPOOL_DAPER_ATTR2_1_SW_DEFAULT_MASK     _MK_MASK_CONST(0xffffffc0)
#define XUSB_CSB_MEMPOOL_DAPER_ATTR2_1_READ_MASK           _MK_MASK_CONST(0xffffffc0)
#define XUSB_CSB_MEMPOOL_DAPER_ATTR2_1_WRITE_MASK          _MK_MASK_CONST(0xffffffc0)
#define XUSB_CSB_MEMPOOL_DAPER_ATTR2_1_SIZE_SHIFT           _MK_SHIFT_CONST(6)
#define XUSB_CSB_MEMPOOL_DAPER_ATTR2_1_SIZE_FIELD          (_MK_SHIFT_CONST(0x3ffffff) << XUSB_CSB_MEMPOOL_DAPER_ATTR2_1_SIZE_SHIFT)
#define XUSB_CSB_MEMPOOL_DAPER_ATTR2_1_SIZE_RANGE          31:6
#define XUSB_CSB_MEMPOOL_DAPER_ATTR2_1_SIZE_WOFFSET        0
#define XUSB_CSB_MEMPOOL_DAPER_ATTR2_1_SIZE_DEFAULT        (_MK_MASK_CONST(0x0000000)
#define XUSB_CSB_MEMPOOL_DAPER_ATTR2_1_SIZE_DEFAULT_MASK   (_MK_MASK_CONST(0x3ffffff)
#define XUSB_CSB_MEMPOOL_DAPER_ATTR2_1_SIZE_SW_DEFAULT     (_MK_MASK_CONST(0x0000000)
#define XUSB_CSB_MEMPOOL_DAPER_ATTR2_1_SIZE_SW_DEFAULT_MASK (_MK_MASK_CONST(0x3ffffff)
#define XUSB_CSB_MEMPOOL_DAPER_ATTR2_2                     _MK_ADDR_CONST(0x101844)
#define XUSB_CSB_MEMPOOL_DAPER_ATTR2_2_SECURE              0
#define XUSB_CSB_MEMPOOL_DAPER_ATTR2_2_WORD_COUNT          1
#define XUSB_CSB_MEMPOOL_DAPER_ATTR2_2_RESET_VAL           _MK_MASK_CONST(0x0)
#define XUSB_CSB_MEMPOOL_DAPER_ATTR2_2_RESET_MASK          _MK_MASK_CONST(0xffffffc0)
#define XUSB_CSB_MEMPOOL_DAPER_ATTR2_2_SW_DEFAULT_VAL      _MK_MASK_CONST(0x0)
#define XUSB_CSB_MEMPOOL_DAPER_ATTR2_2_SW_DEFAULT_MASK     _MK_MASK_CONST(0xffffffc0)
#define XUSB_CSB_MEMPOOL_DAPER_ATTR2_2_READ_MASK           _MK_MASK_CONST(0xffffffc0)
#define XUSB_CSB_MEMPOOL_DAPER_ATTR2_2_WRITE_MASK          _MK_MASK_CONST(0xffffffc0)
#define XUSB_CSB_MEMPOOL_DAPER_ATTR2_2_SIZE_SHIFT           _MK_SHIFT_CONST(6)
#define XUSB_CSB_MEMPOOL_DAPER_ATTR2_2_SIZE_FIELD          (_MK_SHIFT_CONST(0x3ffffff) << XUSB_CSB_MEMPOOL_DAPER_ATTR2_2_SIZE_SHIFT)
#define XUSB_CSB_MEMPOOL_DAPER_ATTR2_2_SIZE_RANGE          31:6
#define XUSB_CSB_MEMPOOL_DAPER_ATTR2_2_SIZE_WOFFSET        0
#define XUSB_CSB_MEMPOOL_DAPER_ATTR2_2_SIZE_DEFAULT        (_MK_MASK_CONST(0x0000000)
#define XUSB_CSB_MEMPOOL_DAPER_ATTR2_2_SIZE_DEFAULT_MASK   (_MK_MASK_CONST(0x3ffffff)
#define XUSB_CSB_MEMPOOL_DAPER_ATTR2_2_SIZE_SW_DEFAULT     (_MK_MASK_CONST(0x0000000)
#define XUSB_CSB_MEMPOOL_DAPER_ATTR2_2_SIZE_SW_DEFAULT_MASK (_MK_MASK_CONST(0x3ffffff)
#define XUSB_CSB_MEMPOOL_DAPER_ATTR2_3                     _MK_ADDR_CONST(0x101854)
#define XUSB_CSB_MEMPOOL_DAPER_ATTR2_3_SECURE              0
#define XUSB_CSB_MEMPOOL_DAPER_ATTR2_3_WORD_COUNT          1
#define XUSB_CSB_MEMPOOL_DAPER_ATTR2_3_RESET_VAL           _MK_MASK_CONST(0x0)
#define XUSB_CSB_MEMPOOL_DAPER_ATTR2_3_RESET_MASK          _MK_MASK_CONST(0xffffffc0)
#define XUSB_CSB_MEMPOOL_DAPER_ATTR2_3_SW_DEFAULT_VAL      _MK_MASK_CONST(0x0)
#define XUSB_CSB_MEMPOOL_DAPER_ATTR2_3_SW_DEFAULT_MASK     _MK_MASK_CONST(0xffffffc0)
#define XUSB_CSB_MEMPOOL_DAPER_ATTR2_3_READ_MASK           _MK_MASK_CONST(0xffffffc0)
#define XUSB_CSB_MEMPOOL_DAPER_ATTR2_3_WRITE_MASK          _MK_MASK_CONST(0xffffffc0)
#define XUSB_CSB_MEMPOOL_DAPER_ATTR2_3_SIZE_SHIFT           _MK_SHIFT_CONST(6)
#define XUSB_CSB_MEMPOOL_DAPER_ATTR2_3_SIZE_FIELD          (_MK_SHIFT_CONST(0x3ffffff) << XUSB_CSB_MEMPOOL_DAPER_ATTR2_3_SIZE_SHIFT)
#define XUSB_CSB_MEMPOOL_DAPER_ATTR2_3_SIZE_RANGE          31:6
#define XUSB_CSB_MEMPOOL_DAPER_ATTR2_3_SIZE_WOFFSET        0
#define XUSB_CSB_MEMPOOL_DAPER_ATTR2_3_SIZE_DEFAULT        (_MK_MASK_CONST(0x0000000)
#define XUSB_CSB_MEMPOOL_DAPER_ATTR2_3_SIZE_DEFAULT_MASK   (_MK_MASK_CONST(0x3ffffff)
#define XUSB_CSB_MEMPOOL_DAPER_ATTR2_3_SIZE_SW_DEFAULT     (_MK_MASK_CONST(0x0000000)
#define XUSB_CSB_MEMPOOL_DAPER_ATTR2_3_SIZE_SW_DEFAULT_MASK (_MK_MASK_CONST(0x3ffffff)
#define XUSB_CSB_MEMPOOL_DAPER_ATTR2_4                     _MK_ADDR_CONST(0x101864)
#define XUSB_CSB_MEMPOOL_DAPER_ATTR2_4_SECURE              0
#define XUSB_CSB_MEMPOOL_DAPER_ATTR2_4_WORD_COUNT          1
#define XUSB_CSB_MEMPOOL_DAPER_ATTR2_4_RESET_VAL           _MK_MASK_CONST(0x0)
#define XUSB_CSB_MEMPOOL_DAPER_ATTR2_4_RESET_MASK          _MK_MASK_CONST(0xffffffc0)
#define XUSB_CSB_MEMPOOL_DAPER_ATTR2_4_SW_DEFAULT_VAL      _MK_MASK_CONST(0x0)
#define XUSB_CSB_MEMPOOL_DAPER_ATTR2_4_SW_DEFAULT_MASK     _MK_MASK_CONST(0xffffffc0)
#define XUSB_CSB_MEMPOOL_DAPER_ATTR2_4_READ_MASK           _MK_MASK_CONST(0xffffffc0)
#define XUSB_CSB_MEMPOOL_DAPER_ATTR2_4_WRITE_MASK          _MK_MASK_CONST(0xffffffc0)
#define XUSB_CSB_MEMPOOL_DAPER_ATTR2_4_SIZE_SHIFT           _MK_SHIFT_CONST(6)
#define XUSB_CSB_MEMPOOL_DAPER_ATTR2_4_SIZE_FIELD          (_MK_SHIFT_CONST(0x3ffffff) << XUSB_CSB_MEMPOOL_DAPER_ATTR2_4_SIZE_SHIFT)
#define XUSB_CSB_MEMPOOL_DAPER_ATTR2_4_SIZE_RANGE          31:6
#define XUSB_CSB_MEMPOOL_DAPER_ATTR2_4_SIZE_WOFFSET        0
#define XUSB_CSB_MEMPOOL_DAPER_ATTR2_4_SIZE_DEFAULT        (_MK_MASK_CONST(0x0000000)
#define XUSB_CSB_MEMPOOL_DAPER_ATTR2_4_SIZE_DEFAULT_MASK   (_MK_MASK_CONST(0x3ffffff)
#define XUSB_CSB_MEMPOOL_DAPER_ATTR2_4_SIZE_SW_DEFAULT     (_MK_MASK_CONST(0x0000000)
#define XUSB_CSB_MEMPOOL_DAPER_ATTR2_4_SIZE_SW_DEFAULT_MASK (_MK_MASK_CONST(0x3ffffff)
#define XUSB_CSB_MEMPOOL_DAPER_ATTR2_5                     _MK_ADDR_CONST(0x101874)
#define XUSB_CSB_MEMPOOL_DAPER_ATTR2_5_SECURE              0
#define XUSB_CSB_MEMPOOL_DAPER_ATTR2_5_WORD_COUNT          1
#define XUSB_CSB_MEMPOOL_DAPER_ATTR2_5_RESET_VAL           _MK_MASK_CONST(0x0)
#define XUSB_CSB_MEMPOOL_DAPER_ATTR2_5_RESET_MASK          _MK_MASK_CONST(0xffffffc0)
#define XUSB_CSB_MEMPOOL_DAPER_ATTR2_5_SW_DEFAULT_VAL      _MK_MASK_CONST(0x0)
#define XUSB_CSB_MEMPOOL_DAPER_ATTR2_5_SW_DEFAULT_MASK     _MK_MASK_CONST(0xffffffc0)
#define XUSB_CSB_MEMPOOL_DAPER_ATTR2_5_READ_MASK           _MK_MASK_CONST(0xffffffc0)
#define XUSB_CSB_MEMPOOL_DAPER_ATTR2_5_WRITE_MASK          _MK_MASK_CONST(0xffffffc0)
#define XUSB_CSB_MEMPOOL_DAPER_ATTR2_5_SIZE_SHIFT           _MK_SHIFT_CONST(6)
#define XUSB_CSB_MEMPOOL_DAPER_ATTR2_5_SIZE_FIELD          (_MK_SHIFT_CONST(0x3ffffff) << XUSB_CSB_MEMPOOL_DAPER_ATTR2_5_SIZE_SHIFT)
#define XUSB_CSB_MEMPOOL_DAPER_ATTR2_5_SIZE_RANGE          31:6
#define XUSB_CSB_MEMPOOL_DAPER_ATTR2_5_SIZE_WOFFSET        0
#define XUSB_CSB_MEMPOOL_DAPER_ATTR2_5_SIZE_DEFAULT        (_MK_MASK_CONST(0x0000000)
#define XUSB_CSB_MEMPOOL_DAPER_ATTR2_5_SIZE_DEFAULT_MASK   (_MK_MASK_CONST(0x3ffffff)
#define XUSB_CSB_MEMPOOL_DAPER_ATTR2_5_SIZE_SW_DEFAULT     (_MK_MASK_CONST(0x0000000)
#define XUSB_CSB_MEMPOOL_DAPER_ATTR2_5_SIZE_SW_DEFAULT_MASK (_MK_MASK_CONST(0x3ffffff)
#define XUSB_CSB_MEMPOOL_DAPER_ATTR2_6                     _MK_ADDR_CONST(0x101884)
#define XUSB_CSB_MEMPOOL_DAPER_ATTR2_6_SECURE              0
#define XUSB_CSB_MEMPOOL_DAPER_ATTR2_6_WORD_COUNT          1
#define XUSB_CSB_MEMPOOL_DAPER_ATTR2_6_RESET_VAL           _MK_MASK_CONST(0x0)
#define XUSB_CSB_MEMPOOL_DAPER_ATTR2_6_RESET_MASK          _MK_MASK_CONST(0xffffffc0)
#define XUSB_CSB_MEMPOOL_DAPER_ATTR2_6_SW_DEFAULT_VAL      _MK_MASK_CONST(0x0)
#define XUSB_CSB_MEMPOOL_DAPER_ATTR2_6_SW_DEFAULT_MASK     _MK_MASK_CONST(0xffffffc0)
#define XUSB_CSB_MEMPOOL_DAPER_ATTR2_6_READ_MASK           _MK_MASK_CONST(0xffffffc0)
#define XUSB_CSB_MEMPOOL_DAPER_ATTR2_6_WRITE_MASK          _MK_MASK_CONST(0xffffffc0)
#define XUSB_CSB_MEMPOOL_DAPER_ATTR2_6_SIZE_SHIFT           _MK_SHIFT_CONST(6)
#define XUSB_CSB_MEMPOOL_DAPER_ATTR2_6_SIZE_FIELD          (_MK_SHIFT_CONST(0x3ffffff) << XUSB_CSB_MEMPOOL_DAPER_ATTR2_6_SIZE_SHIFT)
#define XUSB_CSB_MEMPOOL_DAPER_ATTR2_6_SIZE_RANGE          31:6
#define XUSB_CSB_MEMPOOL_DAPER_ATTR2_6_SIZE_WOFFSET        0
#define XUSB_CSB_MEMPOOL_DAPER_ATTR2_6_SIZE_DEFAULT        (_MK_MASK_CONST(0x0000000)
#define XUSB_CSB_MEMPOOL_DAPER_ATTR2_6_SIZE_DEFAULT_MASK   (_MK_MASK_CONST(0x3ffffff)
#define XUSB_CSB_MEMPOOL_DAPER_ATTR2_6_SIZE_SW_DEFAULT     (_MK_MASK_CONST(0x0000000)
#define XUSB_CSB_MEMPOOL_DAPER_ATTR2_6_SIZE_SW_DEFAULT_MASK (_MK_MASK_CONST(0x3ffffff)
#define XUSB_CSB_MEMPOOL_DAPER_ATTR2_7                     _MK_ADDR_CONST(0x101894)
#define XUSB_CSB_MEMPOOL_DAPER_ATTR2_7_SECURE              0
#define XUSB_CSB_MEMPOOL_DAPER_ATTR2_7_WORD_COUNT          1
#define XUSB_CSB_MEMPOOL_DAPER_ATTR2_7_RESET_VAL           _MK_MASK_CONST(0x0)
#define XUSB_CSB_MEMPOOL_DAPER_ATTR2_7_RESET_MASK          _MK_MASK_CONST(0xffffffc0)
#define XUSB_CSB_MEMPOOL_DAPER_ATTR2_7_SW_DEFAULT_VAL      _MK_MASK_CONST(0x0)
#define XUSB_CSB_MEMPOOL_DAPER_ATTR2_7_SW_DEFAULT_MASK     _MK_MASK_CONST(0xffffffc0)
#define XUSB_CSB_MEMPOOL_DAPER_ATTR2_7_READ_MASK           _MK_MASK_CONST(0xffffffc0)
#define XUSB_CSB_MEMPOOL_DAPER_ATTR2_7_WRITE_MASK          _MK_MASK_CONST(0xffffffc0)
#define XUSB_CSB_MEMPOOL_DAPER_ATTR2_7_SIZE_SHIFT           _MK_SHIFT_CONST(6)
#define XUSB_CSB_MEMPOOL_DAPER_ATTR2_7_SIZE_FIELD          (_MK_SHIFT_CONST(0x3ffffff) << XUSB_CSB_MEMPOOL_DAPER_ATTR2_7_SIZE_SHIFT)
#define XUSB_CSB_MEMPOOL_DAPER_ATTR2_7_SIZE_RANGE          31:6
#define XUSB_CSB_MEMPOOL_DAPER_ATTR2_7_SIZE_WOFFSET        0
#define XUSB_CSB_MEMPOOL_DAPER_ATTR2_7_SIZE_DEFAULT        (_MK_MASK_CONST(0x0000000)
#define XUSB_CSB_MEMPOOL_DAPER_ATTR2_7_SIZE_DEFAULT_MASK   (_MK_MASK_CONST(0x3ffffff)
#define XUSB_CSB_MEMPOOL_DAPER_ATTR2_7_SIZE_SW_DEFAULT     (_MK_MASK_CONST(0x0000000)
#define XUSB_CSB_MEMPOOL_DAPER_ATTR2_7_SIZE_SW_DEFAULT_MASK (_MK_MASK_CONST(0x3ffffff)
#define XUSB_CSB_MEMPOOL_DAPER_ATTR2_8                     _MK_ADDR_CONST(0x1018a4)
#define XUSB_CSB_MEMPOOL_DAPER_ATTR2_8_SECURE              0
#define XUSB_CSB_MEMPOOL_DAPER_ATTR2_8_WORD_COUNT          1
#define XUSB_CSB_MEMPOOL_DAPER_ATTR2_8_RESET_VAL           _MK_MASK_CONST(0x0)
#define XUSB_CSB_MEMPOOL_DAPER_ATTR2_8_RESET_MASK          _MK_MASK_CONST(0xffffffc0)
#define XUSB_CSB_MEMPOOL_DAPER_ATTR2_8_SW_DEFAULT_VAL      _MK_MASK_CONST(0x0)
#define XUSB_CSB_MEMPOOL_DAPER_ATTR2_8_SW_DEFAULT_MASK     _MK_MASK_CONST(0xffffffc0)
#define XUSB_CSB_MEMPOOL_DAPER_ATTR2_8_READ_MASK           _MK_MASK_CONST(0xffffffc0)
#define XUSB_CSB_MEMPOOL_DAPER_ATTR2_8_WRITE_MASK          _MK_MASK_CONST(0xffffffc0)
#define XUSB_CSB_MEMPOOL_DAPER_ATTR2_8_SIZE_SHIFT           _MK_SHIFT_CONST(6)
#define XUSB_CSB_MEMPOOL_DAPER_ATTR2_8_SIZE_FIELD          (_MK_SHIFT_CONST(0x3ffffff) << XUSB_CSB_MEMPOOL_DAPER_ATTR2_8_SIZE_SHIFT)
#define XUSB_CSB_MEMPOOL_DAPER_ATTR2_8_SIZE_RANGE          31:6
#define XUSB_CSB_MEMPOOL_DAPER_ATTR2_8_SIZE_WOFFSET        0
#define XUSB_CSB_MEMPOOL_DAPER_ATTR2_8_SIZE_DEFAULT        (_MK_MASK_CONST(0x0000000)
#define XUSB_CSB_MEMPOOL_DAPER_ATTR2_8_SIZE_DEFAULT_MASK   (_MK_MASK_CONST(0x3ffffff)
#define XUSB_CSB_MEMPOOL_DAPER_ATTR2_8_SIZE_SW_DEFAULT     (_MK_MASK_CONST(0x0000000)
#define XUSB_CSB_MEMPOOL_DAPER_ATTR2_8_SIZE_SW_DEFAULT_MASK (_MK_MASK_CONST(0x3ffffff)
#define XUSB_CSB_MEMPOOL_DAPER_ATTR2_9                     _MK_ADDR_CONST(0x1018b4)
#define XUSB_CSB_MEMPOOL_DAPER_ATTR2_9_SECURE              0
#define XUSB_CSB_MEMPOOL_DAPER_ATTR2_9_WORD_COUNT          1
#define XUSB_CSB_MEMPOOL_DAPER_ATTR2_9_RESET_VAL           _MK_MASK_CONST(0x0)
#define XUSB_CSB_MEMPOOL_DAPER_ATTR2_9_RESET_MASK          _MK_MASK_CONST(0xffffffc0)
#define XUSB_CSB_MEMPOOL_DAPER_ATTR2_9_SW_DEFAULT_VAL      _MK_MASK_CONST(0x0)
#define XUSB_CSB_MEMPOOL_DAPER_ATTR2_9_SW_DEFAULT_MASK     _MK_MASK_CONST(0xffffffc0)
#define XUSB_CSB_MEMPOOL_DAPER_ATTR2_9_READ_MASK           _MK_MASK_CONST(0xffffffc0)
#define XUSB_CSB_MEMPOOL_DAPER_ATTR2_9_WRITE_MASK          _MK_MASK_CONST(0xffffffc0)
#define XUSB_CSB_MEMPOOL_DAPER_ATTR2_9_SIZE_SHIFT           _MK_SHIFT_CONST(6)
#define XUSB_CSB_MEMPOOL_DAPER_ATTR2_9_SIZE_FIELD          (_MK_SHIFT_CONST(0x3ffffff) << XUSB_CSB_MEMPOOL_DAPER_ATTR2_9_SIZE_SHIFT)
#define XUSB_CSB_MEMPOOL_DAPER_ATTR2_9_SIZE_RANGE          31:6
#define XUSB_CSB_MEMPOOL_DAPER_ATTR2_9_SIZE_WOFFSET        0
#define XUSB_CSB_MEMPOOL_DAPER_ATTR2_9_SIZE_DEFAULT        (_MK_MASK_CONST(0x0000000)
#define XUSB_CSB_MEMPOOL_DAPER_ATTR2_9_SIZE_DEFAULT_MASK   (_MK_MASK_CONST(0x3ffffff)
#define XUSB_CSB_MEMPOOL_DAPER_ATTR2_9_SIZE_SW_DEFAULT     (_MK_MASK_CONST(0x0000000)
#define XUSB_CSB_MEMPOOL_DAPER_ATTR2_9_SIZE_SW_DEFAULT_MASK (_MK_MASK_CONST(0x3ffffff)
#define XUSB_CSB_MEMPOOL_DAPER_BASE_LO_0                   _MK_ADDR_CONST(0x101828)
#define XUSB_CSB_MEMPOOL_DAPER_BASE_LO_0_SECURE            0
#define XUSB_CSB_MEMPOOL_DAPER_BASE_LO_0_WORD_COUNT        1
#define XUSB_CSB_MEMPOOL_DAPER_BASE_LO_0_RESET_VAL         _MK_MASK_CONST(0x0)
#define XUSB_CSB_MEMPOOL_DAPER_BASE_LO_0_RESET_MASK        _MK_MASK_CONST(0xffffffc0)
#define XUSB_CSB_MEMPOOL_DAPER_BASE_LO_0_SW_DEFAULT_VAL    _MK_MASK_CONST(0x0)
#define XUSB_CSB_MEMPOOL_DAPER_BASE_LO_0_SW_DEFAULT_MASK   _MK_MASK_CONST(0xffffffc0)
#define XUSB_CSB_MEMPOOL_DAPER_BASE_LO_0_READ_MASK         _MK_MASK_CONST(0xffffffc0)
#define XUSB_CSB_MEMPOOL_DAPER_BASE_LO_0_WRITE_MASK        _MK_MASK_CONST(0xffffffc0)
#define XUSB_CSB_MEMPOOL_DAPER_BASE_LO_0_ADDR_SHIFT         _MK_SHIFT_CONST(6)
#define XUSB_CSB_MEMPOOL_DAPER_BASE_LO_0_ADDR_FIELD        (_MK_SHIFT_CONST(0x3ffffff) << XUSB_CSB_MEMPOOL_DAPER_BASE_LO_0_ADDR_SHIFT)
#define XUSB_CSB_MEMPOOL_DAPER_BASE_LO_0_ADDR_RANGE        31:6
#define XUSB_CSB_MEMPOOL_DAPER_BASE_LO_0_ADDR_WOFFSET      0
#define XUSB_CSB_MEMPOOL_DAPER_BASE_LO_0_ADDR_DEFAULT      (_MK_MASK_CONST(0x0000000)
#define XUSB_CSB_MEMPOOL_DAPER_BASE_LO_0_ADDR_DEFAULT_MASK (_MK_MASK_CONST(0x3ffffff)
#define XUSB_CSB_MEMPOOL_DAPER_BASE_LO_0_ADDR_SW_DEFAULT   (_MK_MASK_CONST(0x0000000)
#define XUSB_CSB_MEMPOOL_DAPER_BASE_LO_0_ADDR_SW_DEFAULT_MASK (_MK_MASK_CONST(0x3ffffff)
#define XUSB_CSB_MEMPOOL_DAPER_BASE_LO_1                   _MK_ADDR_CONST(0x101838)
#define XUSB_CSB_MEMPOOL_DAPER_BASE_LO_1_SECURE            0
#define XUSB_CSB_MEMPOOL_DAPER_BASE_LO_1_WORD_COUNT        1
#define XUSB_CSB_MEMPOOL_DAPER_BASE_LO_1_RESET_VAL         _MK_MASK_CONST(0x0)
#define XUSB_CSB_MEMPOOL_DAPER_BASE_LO_1_RESET_MASK        _MK_MASK_CONST(0xffffffc0)
#define XUSB_CSB_MEMPOOL_DAPER_BASE_LO_1_SW_DEFAULT_VAL    _MK_MASK_CONST(0x0)
#define XUSB_CSB_MEMPOOL_DAPER_BASE_LO_1_SW_DEFAULT_MASK   _MK_MASK_CONST(0xffffffc0)
#define XUSB_CSB_MEMPOOL_DAPER_BASE_LO_1_READ_MASK         _MK_MASK_CONST(0xffffffc0)
#define XUSB_CSB_MEMPOOL_DAPER_BASE_LO_1_WRITE_MASK        _MK_MASK_CONST(0xffffffc0)
#define XUSB_CSB_MEMPOOL_DAPER_BASE_LO_1_ADDR_SHIFT         _MK_SHIFT_CONST(6)
#define XUSB_CSB_MEMPOOL_DAPER_BASE_LO_1_ADDR_FIELD        (_MK_SHIFT_CONST(0x3ffffff) << XUSB_CSB_MEMPOOL_DAPER_BASE_LO_1_ADDR_SHIFT)
#define XUSB_CSB_MEMPOOL_DAPER_BASE_LO_1_ADDR_RANGE        31:6
#define XUSB_CSB_MEMPOOL_DAPER_BASE_LO_1_ADDR_WOFFSET      0
#define XUSB_CSB_MEMPOOL_DAPER_BASE_LO_1_ADDR_DEFAULT      (_MK_MASK_CONST(0x0000000)
#define XUSB_CSB_MEMPOOL_DAPER_BASE_LO_1_ADDR_DEFAULT_MASK (_MK_MASK_CONST(0x3ffffff)
#define XUSB_CSB_MEMPOOL_DAPER_BASE_LO_1_ADDR_SW_DEFAULT   (_MK_MASK_CONST(0x0000000)
#define XUSB_CSB_MEMPOOL_DAPER_BASE_LO_1_ADDR_SW_DEFAULT_MASK (_MK_MASK_CONST(0x3ffffff)
#define XUSB_CSB_MEMPOOL_DAPER_BASE_LO_2                   _MK_ADDR_CONST(0x101848)
#define XUSB_CSB_MEMPOOL_DAPER_BASE_LO_2_SECURE            0
#define XUSB_CSB_MEMPOOL_DAPER_BASE_LO_2_WORD_COUNT        1
#define XUSB_CSB_MEMPOOL_DAPER_BASE_LO_2_RESET_VAL         _MK_MASK_CONST(0x0)
#define XUSB_CSB_MEMPOOL_DAPER_BASE_LO_2_RESET_MASK        _MK_MASK_CONST(0xffffffc0)
#define XUSB_CSB_MEMPOOL_DAPER_BASE_LO_2_SW_DEFAULT_VAL    _MK_MASK_CONST(0x0)
#define XUSB_CSB_MEMPOOL_DAPER_BASE_LO_2_SW_DEFAULT_MASK   _MK_MASK_CONST(0xffffffc0)
#define XUSB_CSB_MEMPOOL_DAPER_BASE_LO_2_READ_MASK         _MK_MASK_CONST(0xffffffc0)
#define XUSB_CSB_MEMPOOL_DAPER_BASE_LO_2_WRITE_MASK        _MK_MASK_CONST(0xffffffc0)
#define XUSB_CSB_MEMPOOL_DAPER_BASE_LO_2_ADDR_SHIFT         _MK_SHIFT_CONST(6)
#define XUSB_CSB_MEMPOOL_DAPER_BASE_LO_2_ADDR_FIELD        (_MK_SHIFT_CONST(0x3ffffff) << XUSB_CSB_MEMPOOL_DAPER_BASE_LO_2_ADDR_SHIFT)
#define XUSB_CSB_MEMPOOL_DAPER_BASE_LO_2_ADDR_RANGE        31:6
#define XUSB_CSB_MEMPOOL_DAPER_BASE_LO_2_ADDR_WOFFSET      0
#define XUSB_CSB_MEMPOOL_DAPER_BASE_LO_2_ADDR_DEFAULT      (_MK_MASK_CONST(0x0000000)
#define XUSB_CSB_MEMPOOL_DAPER_BASE_LO_2_ADDR_DEFAULT_MASK (_MK_MASK_CONST(0x3ffffff)
#define XUSB_CSB_MEMPOOL_DAPER_BASE_LO_2_ADDR_SW_DEFAULT   (_MK_MASK_CONST(0x0000000)
#define XUSB_CSB_MEMPOOL_DAPER_BASE_LO_2_ADDR_SW_DEFAULT_MASK (_MK_MASK_CONST(0x3ffffff)
#define XUSB_CSB_MEMPOOL_DAPER_BASE_LO_3                   _MK_ADDR_CONST(0x101858)
#define XUSB_CSB_MEMPOOL_DAPER_BASE_LO_3_SECURE            0
#define XUSB_CSB_MEMPOOL_DAPER_BASE_LO_3_WORD_COUNT        1
#define XUSB_CSB_MEMPOOL_DAPER_BASE_LO_3_RESET_VAL         _MK_MASK_CONST(0x0)
#define XUSB_CSB_MEMPOOL_DAPER_BASE_LO_3_RESET_MASK        _MK_MASK_CONST(0xffffffc0)
#define XUSB_CSB_MEMPOOL_DAPER_BASE_LO_3_SW_DEFAULT_VAL    _MK_MASK_CONST(0x0)
#define XUSB_CSB_MEMPOOL_DAPER_BASE_LO_3_SW_DEFAULT_MASK   _MK_MASK_CONST(0xffffffc0)
#define XUSB_CSB_MEMPOOL_DAPER_BASE_LO_3_READ_MASK         _MK_MASK_CONST(0xffffffc0)
#define XUSB_CSB_MEMPOOL_DAPER_BASE_LO_3_WRITE_MASK        _MK_MASK_CONST(0xffffffc0)
#define XUSB_CSB_MEMPOOL_DAPER_BASE_LO_3_ADDR_SHIFT         _MK_SHIFT_CONST(6)
#define XUSB_CSB_MEMPOOL_DAPER_BASE_LO_3_ADDR_FIELD        (_MK_SHIFT_CONST(0x3ffffff) << XUSB_CSB_MEMPOOL_DAPER_BASE_LO_3_ADDR_SHIFT)
#define XUSB_CSB_MEMPOOL_DAPER_BASE_LO_3_ADDR_RANGE        31:6
#define XUSB_CSB_MEMPOOL_DAPER_BASE_LO_3_ADDR_WOFFSET      0
#define XUSB_CSB_MEMPOOL_DAPER_BASE_LO_3_ADDR_DEFAULT      (_MK_MASK_CONST(0x0000000)
#define XUSB_CSB_MEMPOOL_DAPER_BASE_LO_3_ADDR_DEFAULT_MASK (_MK_MASK_CONST(0x3ffffff)
#define XUSB_CSB_MEMPOOL_DAPER_BASE_LO_3_ADDR_SW_DEFAULT   (_MK_MASK_CONST(0x0000000)
#define XUSB_CSB_MEMPOOL_DAPER_BASE_LO_3_ADDR_SW_DEFAULT_MASK (_MK_MASK_CONST(0x3ffffff)
#define XUSB_CSB_MEMPOOL_DAPER_BASE_LO_4                   _MK_ADDR_CONST(0x101868)
#define XUSB_CSB_MEMPOOL_DAPER_BASE_LO_4_SECURE            0
#define XUSB_CSB_MEMPOOL_DAPER_BASE_LO_4_WORD_COUNT        1
#define XUSB_CSB_MEMPOOL_DAPER_BASE_LO_4_RESET_VAL         _MK_MASK_CONST(0x0)
#define XUSB_CSB_MEMPOOL_DAPER_BASE_LO_4_RESET_MASK        _MK_MASK_CONST(0xffffffc0)
#define XUSB_CSB_MEMPOOL_DAPER_BASE_LO_4_SW_DEFAULT_VAL    _MK_MASK_CONST(0x0)
#define XUSB_CSB_MEMPOOL_DAPER_BASE_LO_4_SW_DEFAULT_MASK   _MK_MASK_CONST(0xffffffc0)
#define XUSB_CSB_MEMPOOL_DAPER_BASE_LO_4_READ_MASK         _MK_MASK_CONST(0xffffffc0)
#define XUSB_CSB_MEMPOOL_DAPER_BASE_LO_4_WRITE_MASK        _MK_MASK_CONST(0xffffffc0)
#define XUSB_CSB_MEMPOOL_DAPER_BASE_LO_4_ADDR_SHIFT         _MK_SHIFT_CONST(6)
#define XUSB_CSB_MEMPOOL_DAPER_BASE_LO_4_ADDR_FIELD        (_MK_SHIFT_CONST(0x3ffffff) << XUSB_CSB_MEMPOOL_DAPER_BASE_LO_4_ADDR_SHIFT)
#define XUSB_CSB_MEMPOOL_DAPER_BASE_LO_4_ADDR_RANGE        31:6
#define XUSB_CSB_MEMPOOL_DAPER_BASE_LO_4_ADDR_WOFFSET      0
#define XUSB_CSB_MEMPOOL_DAPER_BASE_LO_4_ADDR_DEFAULT      (_MK_MASK_CONST(0x0000000)
#define XUSB_CSB_MEMPOOL_DAPER_BASE_LO_4_ADDR_DEFAULT_MASK (_MK_MASK_CONST(0x3ffffff)
#define XUSB_CSB_MEMPOOL_DAPER_BASE_LO_4_ADDR_SW_DEFAULT   (_MK_MASK_CONST(0x0000000)
#define XUSB_CSB_MEMPOOL_DAPER_BASE_LO_4_ADDR_SW_DEFAULT_MASK (_MK_MASK_CONST(0x3ffffff)
#define XUSB_CSB_MEMPOOL_DAPER_BASE_LO_5                   _MK_ADDR_CONST(0x101878)
#define XUSB_CSB_MEMPOOL_DAPER_BASE_LO_5_SECURE            0
#define XUSB_CSB_MEMPOOL_DAPER_BASE_LO_5_WORD_COUNT        1
#define XUSB_CSB_MEMPOOL_DAPER_BASE_LO_5_RESET_VAL         _MK_MASK_CONST(0x0)
#define XUSB_CSB_MEMPOOL_DAPER_BASE_LO_5_RESET_MASK        _MK_MASK_CONST(0xffffffc0)
#define XUSB_CSB_MEMPOOL_DAPER_BASE_LO_5_SW_DEFAULT_VAL    _MK_MASK_CONST(0x0)
#define XUSB_CSB_MEMPOOL_DAPER_BASE_LO_5_SW_DEFAULT_MASK   _MK_MASK_CONST(0xffffffc0)
#define XUSB_CSB_MEMPOOL_DAPER_BASE_LO_5_READ_MASK         _MK_MASK_CONST(0xffffffc0)
#define XUSB_CSB_MEMPOOL_DAPER_BASE_LO_5_WRITE_MASK        _MK_MASK_CONST(0xffffffc0)
#define XUSB_CSB_MEMPOOL_DAPER_BASE_LO_5_ADDR_SHIFT         _MK_SHIFT_CONST(6)
#define XUSB_CSB_MEMPOOL_DAPER_BASE_LO_5_ADDR_FIELD        (_MK_SHIFT_CONST(0x3ffffff) << XUSB_CSB_MEMPOOL_DAPER_BASE_LO_5_ADDR_SHIFT)
#define XUSB_CSB_MEMPOOL_DAPER_BASE_LO_5_ADDR_RANGE        31:6
#define XUSB_CSB_MEMPOOL_DAPER_BASE_LO_5_ADDR_WOFFSET      0
#define XUSB_CSB_MEMPOOL_DAPER_BASE_LO_5_ADDR_DEFAULT      (_MK_MASK_CONST(0x0000000)
#define XUSB_CSB_MEMPOOL_DAPER_BASE_LO_5_ADDR_DEFAULT_MASK (_MK_MASK_CONST(0x3ffffff)
#define XUSB_CSB_MEMPOOL_DAPER_BASE_LO_5_ADDR_SW_DEFAULT   (_MK_MASK_CONST(0x0000000)
#define XUSB_CSB_MEMPOOL_DAPER_BASE_LO_5_ADDR_SW_DEFAULT_MASK (_MK_MASK_CONST(0x3ffffff)
#define XUSB_CSB_MEMPOOL_DAPER_BASE_LO_6                   _MK_ADDR_CONST(0x101888)
#define XUSB_CSB_MEMPOOL_DAPER_BASE_LO_6_SECURE            0
#define XUSB_CSB_MEMPOOL_DAPER_BASE_LO_6_WORD_COUNT        1
#define XUSB_CSB_MEMPOOL_DAPER_BASE_LO_6_RESET_VAL         _MK_MASK_CONST(0x0)
#define XUSB_CSB_MEMPOOL_DAPER_BASE_LO_6_RESET_MASK        _MK_MASK_CONST(0xffffffc0)
#define XUSB_CSB_MEMPOOL_DAPER_BASE_LO_6_SW_DEFAULT_VAL    _MK_MASK_CONST(0x0)
#define XUSB_CSB_MEMPOOL_DAPER_BASE_LO_6_SW_DEFAULT_MASK   _MK_MASK_CONST(0xffffffc0)
#define XUSB_CSB_MEMPOOL_DAPER_BASE_LO_6_READ_MASK         _MK_MASK_CONST(0xffffffc0)
#define XUSB_CSB_MEMPOOL_DAPER_BASE_LO_6_WRITE_MASK        _MK_MASK_CONST(0xffffffc0)
#define XUSB_CSB_MEMPOOL_DAPER_BASE_LO_6_ADDR_SHIFT         _MK_SHIFT_CONST(6)
#define XUSB_CSB_MEMPOOL_DAPER_BASE_LO_6_ADDR_FIELD        (_MK_SHIFT_CONST(0x3ffffff) << XUSB_CSB_MEMPOOL_DAPER_BASE_LO_6_ADDR_SHIFT)
#define XUSB_CSB_MEMPOOL_DAPER_BASE_LO_6_ADDR_RANGE        31:6
#define XUSB_CSB_MEMPOOL_DAPER_BASE_LO_6_ADDR_WOFFSET      0
#define XUSB_CSB_MEMPOOL_DAPER_BASE_LO_6_ADDR_DEFAULT      (_MK_MASK_CONST(0x0000000)
#define XUSB_CSB_MEMPOOL_DAPER_BASE_LO_6_ADDR_DEFAULT_MASK (_MK_MASK_CONST(0x3ffffff)
#define XUSB_CSB_MEMPOOL_DAPER_BASE_LO_6_ADDR_SW_DEFAULT   (_MK_MASK_CONST(0x0000000)
#define XUSB_CSB_MEMPOOL_DAPER_BASE_LO_6_ADDR_SW_DEFAULT_MASK (_MK_MASK_CONST(0x3ffffff)
#define XUSB_CSB_MEMPOOL_DAPER_BASE_LO_7                   _MK_ADDR_CONST(0x101898)
#define XUSB_CSB_MEMPOOL_DAPER_BASE_LO_7_SECURE            0
#define XUSB_CSB_MEMPOOL_DAPER_BASE_LO_7_WORD_COUNT        1
#define XUSB_CSB_MEMPOOL_DAPER_BASE_LO_7_RESET_VAL         _MK_MASK_CONST(0x0)
#define XUSB_CSB_MEMPOOL_DAPER_BASE_LO_7_RESET_MASK        _MK_MASK_CONST(0xffffffc0)
#define XUSB_CSB_MEMPOOL_DAPER_BASE_LO_7_SW_DEFAULT_VAL    _MK_MASK_CONST(0x0)
#define XUSB_CSB_MEMPOOL_DAPER_BASE_LO_7_SW_DEFAULT_MASK   _MK_MASK_CONST(0xffffffc0)
#define XUSB_CSB_MEMPOOL_DAPER_BASE_LO_7_READ_MASK         _MK_MASK_CONST(0xffffffc0)
#define XUSB_CSB_MEMPOOL_DAPER_BASE_LO_7_WRITE_MASK        _MK_MASK_CONST(0xffffffc0)
#define XUSB_CSB_MEMPOOL_DAPER_BASE_LO_7_ADDR_SHIFT         _MK_SHIFT_CONST(6)
#define XUSB_CSB_MEMPOOL_DAPER_BASE_LO_7_ADDR_FIELD        (_MK_SHIFT_CONST(0x3ffffff) << XUSB_CSB_MEMPOOL_DAPER_BASE_LO_7_ADDR_SHIFT)
#define XUSB_CSB_MEMPOOL_DAPER_BASE_LO_7_ADDR_RANGE        31:6
#define XUSB_CSB_MEMPOOL_DAPER_BASE_LO_7_ADDR_WOFFSET      0
#define XUSB_CSB_MEMPOOL_DAPER_BASE_LO_7_ADDR_DEFAULT      (_MK_MASK_CONST(0x0000000)
#define XUSB_CSB_MEMPOOL_DAPER_BASE_LO_7_ADDR_DEFAULT_MASK (_MK_MASK_CONST(0x3ffffff)
#define XUSB_CSB_MEMPOOL_DAPER_BASE_LO_7_ADDR_SW_DEFAULT   (_MK_MASK_CONST(0x0000000)
#define XUSB_CSB_MEMPOOL_DAPER_BASE_LO_7_ADDR_SW_DEFAULT_MASK (_MK_MASK_CONST(0x3ffffff)
#define XUSB_CSB_MEMPOOL_DAPER_BASE_LO_8                   _MK_ADDR_CONST(0x1018a8)
#define XUSB_CSB_MEMPOOL_DAPER_BASE_LO_8_SECURE            0
#define XUSB_CSB_MEMPOOL_DAPER_BASE_LO_8_WORD_COUNT        1
#define XUSB_CSB_MEMPOOL_DAPER_BASE_LO_8_RESET_VAL         _MK_MASK_CONST(0x0)
#define XUSB_CSB_MEMPOOL_DAPER_BASE_LO_8_RESET_MASK        _MK_MASK_CONST(0xffffffc0)
#define XUSB_CSB_MEMPOOL_DAPER_BASE_LO_8_SW_DEFAULT_VAL    _MK_MASK_CONST(0x0)
#define XUSB_CSB_MEMPOOL_DAPER_BASE_LO_8_SW_DEFAULT_MASK   _MK_MASK_CONST(0xffffffc0)
#define XUSB_CSB_MEMPOOL_DAPER_BASE_LO_8_READ_MASK         _MK_MASK_CONST(0xffffffc0)
#define XUSB_CSB_MEMPOOL_DAPER_BASE_LO_8_WRITE_MASK        _MK_MASK_CONST(0xffffffc0)
#define XUSB_CSB_MEMPOOL_DAPER_BASE_LO_8_ADDR_SHIFT         _MK_SHIFT_CONST(6)
#define XUSB_CSB_MEMPOOL_DAPER_BASE_LO_8_ADDR_FIELD        (_MK_SHIFT_CONST(0x3ffffff) << XUSB_CSB_MEMPOOL_DAPER_BASE_LO_8_ADDR_SHIFT)
#define XUSB_CSB_MEMPOOL_DAPER_BASE_LO_8_ADDR_RANGE        31:6
#define XUSB_CSB_MEMPOOL_DAPER_BASE_LO_8_ADDR_WOFFSET      0
#define XUSB_CSB_MEMPOOL_DAPER_BASE_LO_8_ADDR_DEFAULT      (_MK_MASK_CONST(0x0000000)
#define XUSB_CSB_MEMPOOL_DAPER_BASE_LO_8_ADDR_DEFAULT_MASK (_MK_MASK_CONST(0x3ffffff)
#define XUSB_CSB_MEMPOOL_DAPER_BASE_LO_8_ADDR_SW_DEFAULT   (_MK_MASK_CONST(0x0000000)
#define XUSB_CSB_MEMPOOL_DAPER_BASE_LO_8_ADDR_SW_DEFAULT_MASK (_MK_MASK_CONST(0x3ffffff)
#define XUSB_CSB_MEMPOOL_DAPER_BASE_LO_9                   _MK_ADDR_CONST(0x1018b8)
#define XUSB_CSB_MEMPOOL_DAPER_BASE_LO_9_SECURE            0
#define XUSB_CSB_MEMPOOL_DAPER_BASE_LO_9_WORD_COUNT        1
#define XUSB_CSB_MEMPOOL_DAPER_BASE_LO_9_RESET_VAL         _MK_MASK_CONST(0x0)
#define XUSB_CSB_MEMPOOL_DAPER_BASE_LO_9_RESET_MASK        _MK_MASK_CONST(0xffffffc0)
#define XUSB_CSB_MEMPOOL_DAPER_BASE_LO_9_SW_DEFAULT_VAL    _MK_MASK_CONST(0x0)
#define XUSB_CSB_MEMPOOL_DAPER_BASE_LO_9_SW_DEFAULT_MASK   _MK_MASK_CONST(0xffffffc0)
#define XUSB_CSB_MEMPOOL_DAPER_BASE_LO_9_READ_MASK         _MK_MASK_CONST(0xffffffc0)
#define XUSB_CSB_MEMPOOL_DAPER_BASE_LO_9_WRITE_MASK        _MK_MASK_CONST(0xffffffc0)
#define XUSB_CSB_MEMPOOL_DAPER_BASE_LO_9_ADDR_SHIFT         _MK_SHIFT_CONST(6)
#define XUSB_CSB_MEMPOOL_DAPER_BASE_LO_9_ADDR_FIELD        (_MK_SHIFT_CONST(0x3ffffff) << XUSB_CSB_MEMPOOL_DAPER_BASE_LO_9_ADDR_SHIFT)
#define XUSB_CSB_MEMPOOL_DAPER_BASE_LO_9_ADDR_RANGE        31:6
#define XUSB_CSB_MEMPOOL_DAPER_BASE_LO_9_ADDR_WOFFSET      0
#define XUSB_CSB_MEMPOOL_DAPER_BASE_LO_9_ADDR_DEFAULT      (_MK_MASK_CONST(0x0000000)
#define XUSB_CSB_MEMPOOL_DAPER_BASE_LO_9_ADDR_DEFAULT_MASK (_MK_MASK_CONST(0x3ffffff)
#define XUSB_CSB_MEMPOOL_DAPER_BASE_LO_9_ADDR_SW_DEFAULT   (_MK_MASK_CONST(0x0000000)
#define XUSB_CSB_MEMPOOL_DAPER_BASE_LO_9_ADDR_SW_DEFAULT_MASK (_MK_MASK_CONST(0x3ffffff)
#define XUSB_CSB_MEMPOOL_DAPER_BASE_HI_0                   _MK_ADDR_CONST(0x10182c)
#define XUSB_CSB_MEMPOOL_DAPER_BASE_HI_0_SECURE            0
#define XUSB_CSB_MEMPOOL_DAPER_BASE_HI_0_WORD_COUNT        1
#define XUSB_CSB_MEMPOOL_DAPER_BASE_HI_0_RESET_VAL         _MK_MASK_CONST(0x0)
#define XUSB_CSB_MEMPOOL_DAPER_BASE_HI_0_RESET_MASK        _MK_MASK_CONST(0xff)
#define XUSB_CSB_MEMPOOL_DAPER_BASE_HI_0_SW_DEFAULT_VAL    _MK_MASK_CONST(0x0)
#define XUSB_CSB_MEMPOOL_DAPER_BASE_HI_0_SW_DEFAULT_MASK   _MK_MASK_CONST(0xff)
#define XUSB_CSB_MEMPOOL_DAPER_BASE_HI_0_READ_MASK         _MK_MASK_CONST(0xff)
#define XUSB_CSB_MEMPOOL_DAPER_BASE_HI_0_WRITE_MASK        _MK_MASK_CONST(0xff)
#define XUSB_CSB_MEMPOOL_DAPER_BASE_HI_0_ADDR_SHIFT         _MK_SHIFT_CONST(0)
#define XUSB_CSB_MEMPOOL_DAPER_BASE_HI_0_ADDR_FIELD        (_MK_SHIFT_CONST(0xff) << XUSB_CSB_MEMPOOL_DAPER_BASE_HI_0_ADDR_SHIFT)
#define XUSB_CSB_MEMPOOL_DAPER_BASE_HI_0_ADDR_RANGE        7:0
#define XUSB_CSB_MEMPOOL_DAPER_BASE_HI_0_ADDR_WOFFSET      0
#define XUSB_CSB_MEMPOOL_DAPER_BASE_HI_0_ADDR_DEFAULT      (_MK_MASK_CONST(0x0000000)
#define XUSB_CSB_MEMPOOL_DAPER_BASE_HI_0_ADDR_DEFAULT_MASK (_MK_MASK_CONST(0xff)
#define XUSB_CSB_MEMPOOL_DAPER_BASE_HI_0_ADDR_SW_DEFAULT   (_MK_MASK_CONST(0x0000000)
#define XUSB_CSB_MEMPOOL_DAPER_BASE_HI_0_ADDR_SW_DEFAULT_MASK (_MK_MASK_CONST(0xff)
#define XUSB_CSB_MEMPOOL_DAPER_BASE_HI_1                   _MK_ADDR_CONST(0x10183c)
#define XUSB_CSB_MEMPOOL_DAPER_BASE_HI_1_SECURE            0
#define XUSB_CSB_MEMPOOL_DAPER_BASE_HI_1_WORD_COUNT        1
#define XUSB_CSB_MEMPOOL_DAPER_BASE_HI_1_RESET_VAL         _MK_MASK_CONST(0x0)
#define XUSB_CSB_MEMPOOL_DAPER_BASE_HI_1_RESET_MASK        _MK_MASK_CONST(0xff)
#define XUSB_CSB_MEMPOOL_DAPER_BASE_HI_1_SW_DEFAULT_VAL    _MK_MASK_CONST(0x0)
#define XUSB_CSB_MEMPOOL_DAPER_BASE_HI_1_SW_DEFAULT_MASK   _MK_MASK_CONST(0xff)
#define XUSB_CSB_MEMPOOL_DAPER_BASE_HI_1_READ_MASK         _MK_MASK_CONST(0xff)
#define XUSB_CSB_MEMPOOL_DAPER_BASE_HI_1_WRITE_MASK        _MK_MASK_CONST(0xff)
#define XUSB_CSB_MEMPOOL_DAPER_BASE_HI_1_ADDR_SHIFT         _MK_SHIFT_CONST(0)
#define XUSB_CSB_MEMPOOL_DAPER_BASE_HI_1_ADDR_FIELD        (_MK_SHIFT_CONST(0xff) << XUSB_CSB_MEMPOOL_DAPER_BASE_HI_1_ADDR_SHIFT)
#define XUSB_CSB_MEMPOOL_DAPER_BASE_HI_1_ADDR_RANGE        7:0
#define XUSB_CSB_MEMPOOL_DAPER_BASE_HI_1_ADDR_WOFFSET      0
#define XUSB_CSB_MEMPOOL_DAPER_BASE_HI_1_ADDR_DEFAULT      (_MK_MASK_CONST(0x0000000)
#define XUSB_CSB_MEMPOOL_DAPER_BASE_HI_1_ADDR_DEFAULT_MASK (_MK_MASK_CONST(0xff)
#define XUSB_CSB_MEMPOOL_DAPER_BASE_HI_1_ADDR_SW_DEFAULT   (_MK_MASK_CONST(0x0000000)
#define XUSB_CSB_MEMPOOL_DAPER_BASE_HI_1_ADDR_SW_DEFAULT_MASK (_MK_MASK_CONST(0xff)
#define XUSB_CSB_MEMPOOL_DAPER_BASE_HI_2                   _MK_ADDR_CONST(0x10184c)
#define XUSB_CSB_MEMPOOL_DAPER_BASE_HI_2_SECURE            0
#define XUSB_CSB_MEMPOOL_DAPER_BASE_HI_2_WORD_COUNT        1
#define XUSB_CSB_MEMPOOL_DAPER_BASE_HI_2_RESET_VAL         _MK_MASK_CONST(0x0)
#define XUSB_CSB_MEMPOOL_DAPER_BASE_HI_2_RESET_MASK        _MK_MASK_CONST(0xff)
#define XUSB_CSB_MEMPOOL_DAPER_BASE_HI_2_SW_DEFAULT_VAL    _MK_MASK_CONST(0x0)
#define XUSB_CSB_MEMPOOL_DAPER_BASE_HI_2_SW_DEFAULT_MASK   _MK_MASK_CONST(0xff)
#define XUSB_CSB_MEMPOOL_DAPER_BASE_HI_2_READ_MASK         _MK_MASK_CONST(0xff)
#define XUSB_CSB_MEMPOOL_DAPER_BASE_HI_2_WRITE_MASK        _MK_MASK_CONST(0xff)
#define XUSB_CSB_MEMPOOL_DAPER_BASE_HI_2_ADDR_SHIFT         _MK_SHIFT_CONST(0)
#define XUSB_CSB_MEMPOOL_DAPER_BASE_HI_2_ADDR_FIELD        (_MK_SHIFT_CONST(0xff) << XUSB_CSB_MEMPOOL_DAPER_BASE_HI_2_ADDR_SHIFT)
#define XUSB_CSB_MEMPOOL_DAPER_BASE_HI_2_ADDR_RANGE        7:0
#define XUSB_CSB_MEMPOOL_DAPER_BASE_HI_2_ADDR_WOFFSET      0
#define XUSB_CSB_MEMPOOL_DAPER_BASE_HI_2_ADDR_DEFAULT      (_MK_MASK_CONST(0x0000000)
#define XUSB_CSB_MEMPOOL_DAPER_BASE_HI_2_ADDR_DEFAULT_MASK (_MK_MASK_CONST(0xff)
#define XUSB_CSB_MEMPOOL_DAPER_BASE_HI_2_ADDR_SW_DEFAULT   (_MK_MASK_CONST(0x0000000)
#define XUSB_CSB_MEMPOOL_DAPER_BASE_HI_2_ADDR_SW_DEFAULT_MASK (_MK_MASK_CONST(0xff)
#define XUSB_CSB_MEMPOOL_DAPER_BASE_HI_3                   _MK_ADDR_CONST(0x10185c)
#define XUSB_CSB_MEMPOOL_DAPER_BASE_HI_3_SECURE            0
#define XUSB_CSB_MEMPOOL_DAPER_BASE_HI_3_WORD_COUNT        1
#define XUSB_CSB_MEMPOOL_DAPER_BASE_HI_3_RESET_VAL         _MK_MASK_CONST(0x0)
#define XUSB_CSB_MEMPOOL_DAPER_BASE_HI_3_RESET_MASK        _MK_MASK_CONST(0xff)
#define XUSB_CSB_MEMPOOL_DAPER_BASE_HI_3_SW_DEFAULT_VAL    _MK_MASK_CONST(0x0)
#define XUSB_CSB_MEMPOOL_DAPER_BASE_HI_3_SW_DEFAULT_MASK   _MK_MASK_CONST(0xff)
#define XUSB_CSB_MEMPOOL_DAPER_BASE_HI_3_READ_MASK         _MK_MASK_CONST(0xff)
#define XUSB_CSB_MEMPOOL_DAPER_BASE_HI_3_WRITE_MASK        _MK_MASK_CONST(0xff)
#define XUSB_CSB_MEMPOOL_DAPER_BASE_HI_3_ADDR_SHIFT         _MK_SHIFT_CONST(0)
#define XUSB_CSB_MEMPOOL_DAPER_BASE_HI_3_ADDR_FIELD        (_MK_SHIFT_CONST(0xff) << XUSB_CSB_MEMPOOL_DAPER_BASE_HI_3_ADDR_SHIFT)
#define XUSB_CSB_MEMPOOL_DAPER_BASE_HI_3_ADDR_RANGE        7:0
#define XUSB_CSB_MEMPOOL_DAPER_BASE_HI_3_ADDR_WOFFSET      0
#define XUSB_CSB_MEMPOOL_DAPER_BASE_HI_3_ADDR_DEFAULT      (_MK_MASK_CONST(0x0000000)
#define XUSB_CSB_MEMPOOL_DAPER_BASE_HI_3_ADDR_DEFAULT_MASK (_MK_MASK_CONST(0xff)
#define XUSB_CSB_MEMPOOL_DAPER_BASE_HI_3_ADDR_SW_DEFAULT   (_MK_MASK_CONST(0x0000000)
#define XUSB_CSB_MEMPOOL_DAPER_BASE_HI_3_ADDR_SW_DEFAULT_MASK (_MK_MASK_CONST(0xff)
#define XUSB_CSB_MEMPOOL_DAPER_BASE_HI_4                   _MK_ADDR_CONST(0x10186c)
#define XUSB_CSB_MEMPOOL_DAPER_BASE_HI_4_SECURE            0
#define XUSB_CSB_MEMPOOL_DAPER_BASE_HI_4_WORD_COUNT        1
#define XUSB_CSB_MEMPOOL_DAPER_BASE_HI_4_RESET_VAL         _MK_MASK_CONST(0x0)
#define XUSB_CSB_MEMPOOL_DAPER_BASE_HI_4_RESET_MASK        _MK_MASK_CONST(0xff)
#define XUSB_CSB_MEMPOOL_DAPER_BASE_HI_4_SW_DEFAULT_VAL    _MK_MASK_CONST(0x0)
#define XUSB_CSB_MEMPOOL_DAPER_BASE_HI_4_SW_DEFAULT_MASK   _MK_MASK_CONST(0xff)
#define XUSB_CSB_MEMPOOL_DAPER_BASE_HI_4_READ_MASK         _MK_MASK_CONST(0xff)
#define XUSB_CSB_MEMPOOL_DAPER_BASE_HI_4_WRITE_MASK        _MK_MASK_CONST(0xff)
#define XUSB_CSB_MEMPOOL_DAPER_BASE_HI_4_ADDR_SHIFT         _MK_SHIFT_CONST(0)
#define XUSB_CSB_MEMPOOL_DAPER_BASE_HI_4_ADDR_FIELD        (_MK_SHIFT_CONST(0xff) << XUSB_CSB_MEMPOOL_DAPER_BASE_HI_4_ADDR_SHIFT)
#define XUSB_CSB_MEMPOOL_DAPER_BASE_HI_4_ADDR_RANGE        7:0
#define XUSB_CSB_MEMPOOL_DAPER_BASE_HI_4_ADDR_WOFFSET      0
#define XUSB_CSB_MEMPOOL_DAPER_BASE_HI_4_ADDR_DEFAULT      (_MK_MASK_CONST(0x0000000)
#define XUSB_CSB_MEMPOOL_DAPER_BASE_HI_4_ADDR_DEFAULT_MASK (_MK_MASK_CONST(0xff)
#define XUSB_CSB_MEMPOOL_DAPER_BASE_HI_4_ADDR_SW_DEFAULT   (_MK_MASK_CONST(0x0000000)
#define XUSB_CSB_MEMPOOL_DAPER_BASE_HI_4_ADDR_SW_DEFAULT_MASK (_MK_MASK_CONST(0xff)
#define XUSB_CSB_MEMPOOL_DAPER_BASE_HI_5                   _MK_ADDR_CONST(0x10187c)
#define XUSB_CSB_MEMPOOL_DAPER_BASE_HI_5_SECURE            0
#define XUSB_CSB_MEMPOOL_DAPER_BASE_HI_5_WORD_COUNT        1
#define XUSB_CSB_MEMPOOL_DAPER_BASE_HI_5_RESET_VAL         _MK_MASK_CONST(0x0)
#define XUSB_CSB_MEMPOOL_DAPER_BASE_HI_5_RESET_MASK        _MK_MASK_CONST(0xff)
#define XUSB_CSB_MEMPOOL_DAPER_BASE_HI_5_SW_DEFAULT_VAL    _MK_MASK_CONST(0x0)
#define XUSB_CSB_MEMPOOL_DAPER_BASE_HI_5_SW_DEFAULT_MASK   _MK_MASK_CONST(0xff)
#define XUSB_CSB_MEMPOOL_DAPER_BASE_HI_5_READ_MASK         _MK_MASK_CONST(0xff)
#define XUSB_CSB_MEMPOOL_DAPER_BASE_HI_5_WRITE_MASK        _MK_MASK_CONST(0xff)
#define XUSB_CSB_MEMPOOL_DAPER_BASE_HI_5_ADDR_SHIFT         _MK_SHIFT_CONST(0)
#define XUSB_CSB_MEMPOOL_DAPER_BASE_HI_5_ADDR_FIELD        (_MK_SHIFT_CONST(0xff) << XUSB_CSB_MEMPOOL_DAPER_BASE_HI_5_ADDR_SHIFT)
#define XUSB_CSB_MEMPOOL_DAPER_BASE_HI_5_ADDR_RANGE        7:0
#define XUSB_CSB_MEMPOOL_DAPER_BASE_HI_5_ADDR_WOFFSET      0
#define XUSB_CSB_MEMPOOL_DAPER_BASE_HI_5_ADDR_DEFAULT      (_MK_MASK_CONST(0x0000000)
#define XUSB_CSB_MEMPOOL_DAPER_BASE_HI_5_ADDR_DEFAULT_MASK (_MK_MASK_CONST(0xff)
#define XUSB_CSB_MEMPOOL_DAPER_BASE_HI_5_ADDR_SW_DEFAULT   (_MK_MASK_CONST(0x0000000)
#define XUSB_CSB_MEMPOOL_DAPER_BASE_HI_5_ADDR_SW_DEFAULT_MASK (_MK_MASK_CONST(0xff)
#define XUSB_CSB_MEMPOOL_DAPER_BASE_HI_6                   _MK_ADDR_CONST(0x10188c)
#define XUSB_CSB_MEMPOOL_DAPER_BASE_HI_6_SECURE            0
#define XUSB_CSB_MEMPOOL_DAPER_BASE_HI_6_WORD_COUNT        1
#define XUSB_CSB_MEMPOOL_DAPER_BASE_HI_6_RESET_VAL         _MK_MASK_CONST(0x0)
#define XUSB_CSB_MEMPOOL_DAPER_BASE_HI_6_RESET_MASK        _MK_MASK_CONST(0xff)
#define XUSB_CSB_MEMPOOL_DAPER_BASE_HI_6_SW_DEFAULT_VAL    _MK_MASK_CONST(0x0)
#define XUSB_CSB_MEMPOOL_DAPER_BASE_HI_6_SW_DEFAULT_MASK   _MK_MASK_CONST(0xff)
#define XUSB_CSB_MEMPOOL_DAPER_BASE_HI_6_READ_MASK         _MK_MASK_CONST(0xff)
#define XUSB_CSB_MEMPOOL_DAPER_BASE_HI_6_WRITE_MASK        _MK_MASK_CONST(0xff)
#define XUSB_CSB_MEMPOOL_DAPER_BASE_HI_6_ADDR_SHIFT         _MK_SHIFT_CONST(0)
#define XUSB_CSB_MEMPOOL_DAPER_BASE_HI_6_ADDR_FIELD        (_MK_SHIFT_CONST(0xff) << XUSB_CSB_MEMPOOL_DAPER_BASE_HI_6_ADDR_SHIFT)
#define XUSB_CSB_MEMPOOL_DAPER_BASE_HI_6_ADDR_RANGE        7:0
#define XUSB_CSB_MEMPOOL_DAPER_BASE_HI_6_ADDR_WOFFSET      0
#define XUSB_CSB_MEMPOOL_DAPER_BASE_HI_6_ADDR_DEFAULT      (_MK_MASK_CONST(0x0000000)
#define XUSB_CSB_MEMPOOL_DAPER_BASE_HI_6_ADDR_DEFAULT_MASK (_MK_MASK_CONST(0xff)
#define XUSB_CSB_MEMPOOL_DAPER_BASE_HI_6_ADDR_SW_DEFAULT   (_MK_MASK_CONST(0x0000000)
#define XUSB_CSB_MEMPOOL_DAPER_BASE_HI_6_ADDR_SW_DEFAULT_MASK (_MK_MASK_CONST(0xff)
#define XUSB_CSB_MEMPOOL_DAPER_BASE_HI_7                   _MK_ADDR_CONST(0x10189c)
#define XUSB_CSB_MEMPOOL_DAPER_BASE_HI_7_SECURE            0
#define XUSB_CSB_MEMPOOL_DAPER_BASE_HI_7_WORD_COUNT        1
#define XUSB_CSB_MEMPOOL_DAPER_BASE_HI_7_RESET_VAL         _MK_MASK_CONST(0x0)
#define XUSB_CSB_MEMPOOL_DAPER_BASE_HI_7_RESET_MASK        _MK_MASK_CONST(0xff)
#define XUSB_CSB_MEMPOOL_DAPER_BASE_HI_7_SW_DEFAULT_VAL    _MK_MASK_CONST(0x0)
#define XUSB_CSB_MEMPOOL_DAPER_BASE_HI_7_SW_DEFAULT_MASK   _MK_MASK_CONST(0xff)
#define XUSB_CSB_MEMPOOL_DAPER_BASE_HI_7_READ_MASK         _MK_MASK_CONST(0xff)
#define XUSB_CSB_MEMPOOL_DAPER_BASE_HI_7_WRITE_MASK        _MK_MASK_CONST(0xff)
#define XUSB_CSB_MEMPOOL_DAPER_BASE_HI_7_ADDR_SHIFT         _MK_SHIFT_CONST(0)
#define XUSB_CSB_MEMPOOL_DAPER_BASE_HI_7_ADDR_FIELD        (_MK_SHIFT_CONST(0xff) << XUSB_CSB_MEMPOOL_DAPER_BASE_HI_7_ADDR_SHIFT)
#define XUSB_CSB_MEMPOOL_DAPER_BASE_HI_7_ADDR_RANGE        7:0
#define XUSB_CSB_MEMPOOL_DAPER_BASE_HI_7_ADDR_WOFFSET      0
#define XUSB_CSB_MEMPOOL_DAPER_BASE_HI_7_ADDR_DEFAULT      (_MK_MASK_CONST(0x0000000)
#define XUSB_CSB_MEMPOOL_DAPER_BASE_HI_7_ADDR_DEFAULT_MASK (_MK_MASK_CONST(0xff)
#define XUSB_CSB_MEMPOOL_DAPER_BASE_HI_7_ADDR_SW_DEFAULT   (_MK_MASK_CONST(0x0000000)
#define XUSB_CSB_MEMPOOL_DAPER_BASE_HI_7_ADDR_SW_DEFAULT_MASK (_MK_MASK_CONST(0xff)
#define XUSB_CSB_MEMPOOL_DAPER_BASE_HI_8                   _MK_ADDR_CONST(0x1018ac)
#define XUSB_CSB_MEMPOOL_DAPER_BASE_HI_8_SECURE            0
#define XUSB_CSB_MEMPOOL_DAPER_BASE_HI_8_WORD_COUNT        1
#define XUSB_CSB_MEMPOOL_DAPER_BASE_HI_8_RESET_VAL         _MK_MASK_CONST(0x0)
#define XUSB_CSB_MEMPOOL_DAPER_BASE_HI_8_RESET_MASK        _MK_MASK_CONST(0xff)
#define XUSB_CSB_MEMPOOL_DAPER_BASE_HI_8_SW_DEFAULT_VAL    _MK_MASK_CONST(0x0)
#define XUSB_CSB_MEMPOOL_DAPER_BASE_HI_8_SW_DEFAULT_MASK   _MK_MASK_CONST(0xff)
#define XUSB_CSB_MEMPOOL_DAPER_BASE_HI_8_READ_MASK         _MK_MASK_CONST(0xff)
#define XUSB_CSB_MEMPOOL_DAPER_BASE_HI_8_WRITE_MASK        _MK_MASK_CONST(0xff)
#define XUSB_CSB_MEMPOOL_DAPER_BASE_HI_8_ADDR_SHIFT         _MK_SHIFT_CONST(0)
#define XUSB_CSB_MEMPOOL_DAPER_BASE_HI_8_ADDR_FIELD        (_MK_SHIFT_CONST(0xff) << XUSB_CSB_MEMPOOL_DAPER_BASE_HI_8_ADDR_SHIFT)
#define XUSB_CSB_MEMPOOL_DAPER_BASE_HI_8_ADDR_RANGE        7:0
#define XUSB_CSB_MEMPOOL_DAPER_BASE_HI_8_ADDR_WOFFSET      0
#define XUSB_CSB_MEMPOOL_DAPER_BASE_HI_8_ADDR_DEFAULT      (_MK_MASK_CONST(0x0000000)
#define XUSB_CSB_MEMPOOL_DAPER_BASE_HI_8_ADDR_DEFAULT_MASK (_MK_MASK_CONST(0xff)
#define XUSB_CSB_MEMPOOL_DAPER_BASE_HI_8_ADDR_SW_DEFAULT   (_MK_MASK_CONST(0x0000000)
#define XUSB_CSB_MEMPOOL_DAPER_BASE_HI_8_ADDR_SW_DEFAULT_MASK (_MK_MASK_CONST(0xff)
#define XUSB_CSB_MEMPOOL_DAPER_BASE_HI_9                   _MK_ADDR_CONST(0x1018bc)
#define XUSB_CSB_MEMPOOL_DAPER_BASE_HI_9_SECURE            0
#define XUSB_CSB_MEMPOOL_DAPER_BASE_HI_9_WORD_COUNT        1
#define XUSB_CSB_MEMPOOL_DAPER_BASE_HI_9_RESET_VAL         _MK_MASK_CONST(0x0)
#define XUSB_CSB_MEMPOOL_DAPER_BASE_HI_9_RESET_MASK        _MK_MASK_CONST(0xff)
#define XUSB_CSB_MEMPOOL_DAPER_BASE_HI_9_SW_DEFAULT_VAL    _MK_MASK_CONST(0x0)
#define XUSB_CSB_MEMPOOL_DAPER_BASE_HI_9_SW_DEFAULT_MASK   _MK_MASK_CONST(0xff)
#define XUSB_CSB_MEMPOOL_DAPER_BASE_HI_9_READ_MASK         _MK_MASK_CONST(0xff)
#define XUSB_CSB_MEMPOOL_DAPER_BASE_HI_9_WRITE_MASK        _MK_MASK_CONST(0xff)
#define XUSB_CSB_MEMPOOL_DAPER_BASE_HI_9_ADDR_SHIFT         _MK_SHIFT_CONST(0)
#define XUSB_CSB_MEMPOOL_DAPER_BASE_HI_9_ADDR_FIELD        (_MK_SHIFT_CONST(0xff) << XUSB_CSB_MEMPOOL_DAPER_BASE_HI_9_ADDR_SHIFT)
#define XUSB_CSB_MEMPOOL_DAPER_BASE_HI_9_ADDR_RANGE        7:0
#define XUSB_CSB_MEMPOOL_DAPER_BASE_HI_9_ADDR_WOFFSET      0
#define XUSB_CSB_MEMPOOL_DAPER_BASE_HI_9_ADDR_DEFAULT      (_MK_MASK_CONST(0x0000000)
#define XUSB_CSB_MEMPOOL_DAPER_BASE_HI_9_ADDR_DEFAULT_MASK (_MK_MASK_CONST(0xff)
#define XUSB_CSB_MEMPOOL_DAPER_BASE_HI_9_ADDR_SW_DEFAULT   (_MK_MASK_CONST(0x0000000)
#define XUSB_CSB_MEMPOOL_DAPER_BASE_HI_9_ADDR_SW_DEFAULT_MASK (_MK_MASK_CONST(0xff)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_LO_0                   _MK_ADDR_CONST(0x1018d0)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_LO_0_SECURE            0
#define XUSB_CSB_MEMPOOL_VAPER_BASE_LO_0_WORD_COUNT        1
#define XUSB_CSB_MEMPOOL_VAPER_BASE_LO_0_RESET_VAL         _MK_MASK_CONST(0x0)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_LO_0_RESET_MASK        _MK_MASK_CONST(0xfffff000)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_LO_0_SW_DEFAULT_VAL    _MK_MASK_CONST(0x0)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_LO_0_SW_DEFAULT_MASK   _MK_MASK_CONST(0xfffff000)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_LO_0_READ_MASK         _MK_MASK_CONST(0xfffff000)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_LO_0_WRITE_MASK        _MK_MASK_CONST(0xfffff000)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_LO_0_ADDR_SHIFT         _MK_SHIFT_CONST(12)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_LO_0_ADDR_FIELD        (_MK_SHIFT_CONST(0xfffff) << XUSB_CSB_MEMPOOL_VAPER_BASE_LO_0_ADDR_SHIFT)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_LO_0_ADDR_RANGE        31:12
#define XUSB_CSB_MEMPOOL_VAPER_BASE_LO_0_ADDR_WOFFSET      0
#define XUSB_CSB_MEMPOOL_VAPER_BASE_LO_0_ADDR_DEFAULT      (_MK_MASK_CONST(0x0000000)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_LO_0_ADDR_DEFAULT_MASK (_MK_MASK_CONST(0xfffff)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_LO_0_ADDR_SW_DEFAULT   (_MK_MASK_CONST(0x0000000)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_LO_0_ADDR_SW_DEFAULT_MASK (_MK_MASK_CONST(0xfffff)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_LO_1                   _MK_ADDR_CONST(0x1018d8)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_LO_1_SECURE            0
#define XUSB_CSB_MEMPOOL_VAPER_BASE_LO_1_WORD_COUNT        1
#define XUSB_CSB_MEMPOOL_VAPER_BASE_LO_1_RESET_VAL         _MK_MASK_CONST(0x0)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_LO_1_RESET_MASK        _MK_MASK_CONST(0xfffff000)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_LO_1_SW_DEFAULT_VAL    _MK_MASK_CONST(0x0)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_LO_1_SW_DEFAULT_MASK   _MK_MASK_CONST(0xfffff000)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_LO_1_READ_MASK         _MK_MASK_CONST(0xfffff000)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_LO_1_WRITE_MASK        _MK_MASK_CONST(0xfffff000)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_LO_1_ADDR_SHIFT         _MK_SHIFT_CONST(12)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_LO_1_ADDR_FIELD        (_MK_SHIFT_CONST(0xfffff) << XUSB_CSB_MEMPOOL_VAPER_BASE_LO_1_ADDR_SHIFT)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_LO_1_ADDR_RANGE        31:12
#define XUSB_CSB_MEMPOOL_VAPER_BASE_LO_1_ADDR_WOFFSET      0
#define XUSB_CSB_MEMPOOL_VAPER_BASE_LO_1_ADDR_DEFAULT      (_MK_MASK_CONST(0x0000000)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_LO_1_ADDR_DEFAULT_MASK (_MK_MASK_CONST(0xfffff)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_LO_1_ADDR_SW_DEFAULT   (_MK_MASK_CONST(0x0000000)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_LO_1_ADDR_SW_DEFAULT_MASK (_MK_MASK_CONST(0xfffff)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_LO_2                   _MK_ADDR_CONST(0x1018e0)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_LO_2_SECURE            0
#define XUSB_CSB_MEMPOOL_VAPER_BASE_LO_2_WORD_COUNT        1
#define XUSB_CSB_MEMPOOL_VAPER_BASE_LO_2_RESET_VAL         _MK_MASK_CONST(0x0)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_LO_2_RESET_MASK        _MK_MASK_CONST(0xfffff000)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_LO_2_SW_DEFAULT_VAL    _MK_MASK_CONST(0x0)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_LO_2_SW_DEFAULT_MASK   _MK_MASK_CONST(0xfffff000)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_LO_2_READ_MASK         _MK_MASK_CONST(0xfffff000)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_LO_2_WRITE_MASK        _MK_MASK_CONST(0xfffff000)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_LO_2_ADDR_SHIFT         _MK_SHIFT_CONST(12)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_LO_2_ADDR_FIELD        (_MK_SHIFT_CONST(0xfffff) << XUSB_CSB_MEMPOOL_VAPER_BASE_LO_2_ADDR_SHIFT)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_LO_2_ADDR_RANGE        31:12
#define XUSB_CSB_MEMPOOL_VAPER_BASE_LO_2_ADDR_WOFFSET      0
#define XUSB_CSB_MEMPOOL_VAPER_BASE_LO_2_ADDR_DEFAULT      (_MK_MASK_CONST(0x0000000)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_LO_2_ADDR_DEFAULT_MASK (_MK_MASK_CONST(0xfffff)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_LO_2_ADDR_SW_DEFAULT   (_MK_MASK_CONST(0x0000000)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_LO_2_ADDR_SW_DEFAULT_MASK (_MK_MASK_CONST(0xfffff)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_LO_3                   _MK_ADDR_CONST(0x1018e8)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_LO_3_SECURE            0
#define XUSB_CSB_MEMPOOL_VAPER_BASE_LO_3_WORD_COUNT        1
#define XUSB_CSB_MEMPOOL_VAPER_BASE_LO_3_RESET_VAL         _MK_MASK_CONST(0x0)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_LO_3_RESET_MASK        _MK_MASK_CONST(0xfffff000)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_LO_3_SW_DEFAULT_VAL    _MK_MASK_CONST(0x0)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_LO_3_SW_DEFAULT_MASK   _MK_MASK_CONST(0xfffff000)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_LO_3_READ_MASK         _MK_MASK_CONST(0xfffff000)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_LO_3_WRITE_MASK        _MK_MASK_CONST(0xfffff000)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_LO_3_ADDR_SHIFT         _MK_SHIFT_CONST(12)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_LO_3_ADDR_FIELD        (_MK_SHIFT_CONST(0xfffff) << XUSB_CSB_MEMPOOL_VAPER_BASE_LO_3_ADDR_SHIFT)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_LO_3_ADDR_RANGE        31:12
#define XUSB_CSB_MEMPOOL_VAPER_BASE_LO_3_ADDR_WOFFSET      0
#define XUSB_CSB_MEMPOOL_VAPER_BASE_LO_3_ADDR_DEFAULT      (_MK_MASK_CONST(0x0000000)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_LO_3_ADDR_DEFAULT_MASK (_MK_MASK_CONST(0xfffff)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_LO_3_ADDR_SW_DEFAULT   (_MK_MASK_CONST(0x0000000)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_LO_3_ADDR_SW_DEFAULT_MASK (_MK_MASK_CONST(0xfffff)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_LO_4                   _MK_ADDR_CONST(0x1018f0)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_LO_4_SECURE            0
#define XUSB_CSB_MEMPOOL_VAPER_BASE_LO_4_WORD_COUNT        1
#define XUSB_CSB_MEMPOOL_VAPER_BASE_LO_4_RESET_VAL         _MK_MASK_CONST(0x0)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_LO_4_RESET_MASK        _MK_MASK_CONST(0xfffff000)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_LO_4_SW_DEFAULT_VAL    _MK_MASK_CONST(0x0)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_LO_4_SW_DEFAULT_MASK   _MK_MASK_CONST(0xfffff000)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_LO_4_READ_MASK         _MK_MASK_CONST(0xfffff000)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_LO_4_WRITE_MASK        _MK_MASK_CONST(0xfffff000)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_LO_4_ADDR_SHIFT         _MK_SHIFT_CONST(12)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_LO_4_ADDR_FIELD        (_MK_SHIFT_CONST(0xfffff) << XUSB_CSB_MEMPOOL_VAPER_BASE_LO_4_ADDR_SHIFT)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_LO_4_ADDR_RANGE        31:12
#define XUSB_CSB_MEMPOOL_VAPER_BASE_LO_4_ADDR_WOFFSET      0
#define XUSB_CSB_MEMPOOL_VAPER_BASE_LO_4_ADDR_DEFAULT      (_MK_MASK_CONST(0x0000000)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_LO_4_ADDR_DEFAULT_MASK (_MK_MASK_CONST(0xfffff)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_LO_4_ADDR_SW_DEFAULT   (_MK_MASK_CONST(0x0000000)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_LO_4_ADDR_SW_DEFAULT_MASK (_MK_MASK_CONST(0xfffff)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_LO_5                   _MK_ADDR_CONST(0x1018f8)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_LO_5_SECURE            0
#define XUSB_CSB_MEMPOOL_VAPER_BASE_LO_5_WORD_COUNT        1
#define XUSB_CSB_MEMPOOL_VAPER_BASE_LO_5_RESET_VAL         _MK_MASK_CONST(0x0)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_LO_5_RESET_MASK        _MK_MASK_CONST(0xfffff000)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_LO_5_SW_DEFAULT_VAL    _MK_MASK_CONST(0x0)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_LO_5_SW_DEFAULT_MASK   _MK_MASK_CONST(0xfffff000)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_LO_5_READ_MASK         _MK_MASK_CONST(0xfffff000)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_LO_5_WRITE_MASK        _MK_MASK_CONST(0xfffff000)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_LO_5_ADDR_SHIFT         _MK_SHIFT_CONST(12)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_LO_5_ADDR_FIELD        (_MK_SHIFT_CONST(0xfffff) << XUSB_CSB_MEMPOOL_VAPER_BASE_LO_5_ADDR_SHIFT)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_LO_5_ADDR_RANGE        31:12
#define XUSB_CSB_MEMPOOL_VAPER_BASE_LO_5_ADDR_WOFFSET      0
#define XUSB_CSB_MEMPOOL_VAPER_BASE_LO_5_ADDR_DEFAULT      (_MK_MASK_CONST(0x0000000)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_LO_5_ADDR_DEFAULT_MASK (_MK_MASK_CONST(0xfffff)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_LO_5_ADDR_SW_DEFAULT   (_MK_MASK_CONST(0x0000000)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_LO_5_ADDR_SW_DEFAULT_MASK (_MK_MASK_CONST(0xfffff)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_LO_6                   _MK_ADDR_CONST(0x101900)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_LO_6_SECURE            0
#define XUSB_CSB_MEMPOOL_VAPER_BASE_LO_6_WORD_COUNT        1
#define XUSB_CSB_MEMPOOL_VAPER_BASE_LO_6_RESET_VAL         _MK_MASK_CONST(0x0)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_LO_6_RESET_MASK        _MK_MASK_CONST(0xfffff000)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_LO_6_SW_DEFAULT_VAL    _MK_MASK_CONST(0x0)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_LO_6_SW_DEFAULT_MASK   _MK_MASK_CONST(0xfffff000)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_LO_6_READ_MASK         _MK_MASK_CONST(0xfffff000)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_LO_6_WRITE_MASK        _MK_MASK_CONST(0xfffff000)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_LO_6_ADDR_SHIFT         _MK_SHIFT_CONST(12)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_LO_6_ADDR_FIELD        (_MK_SHIFT_CONST(0xfffff) << XUSB_CSB_MEMPOOL_VAPER_BASE_LO_6_ADDR_SHIFT)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_LO_6_ADDR_RANGE        31:12
#define XUSB_CSB_MEMPOOL_VAPER_BASE_LO_6_ADDR_WOFFSET      0
#define XUSB_CSB_MEMPOOL_VAPER_BASE_LO_6_ADDR_DEFAULT      (_MK_MASK_CONST(0x0000000)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_LO_6_ADDR_DEFAULT_MASK (_MK_MASK_CONST(0xfffff)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_LO_6_ADDR_SW_DEFAULT   (_MK_MASK_CONST(0x0000000)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_LO_6_ADDR_SW_DEFAULT_MASK (_MK_MASK_CONST(0xfffff)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_LO_7                   _MK_ADDR_CONST(0x101908)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_LO_7_SECURE            0
#define XUSB_CSB_MEMPOOL_VAPER_BASE_LO_7_WORD_COUNT        1
#define XUSB_CSB_MEMPOOL_VAPER_BASE_LO_7_RESET_VAL         _MK_MASK_CONST(0x0)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_LO_7_RESET_MASK        _MK_MASK_CONST(0xfffff000)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_LO_7_SW_DEFAULT_VAL    _MK_MASK_CONST(0x0)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_LO_7_SW_DEFAULT_MASK   _MK_MASK_CONST(0xfffff000)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_LO_7_READ_MASK         _MK_MASK_CONST(0xfffff000)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_LO_7_WRITE_MASK        _MK_MASK_CONST(0xfffff000)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_LO_7_ADDR_SHIFT         _MK_SHIFT_CONST(12)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_LO_7_ADDR_FIELD        (_MK_SHIFT_CONST(0xfffff) << XUSB_CSB_MEMPOOL_VAPER_BASE_LO_7_ADDR_SHIFT)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_LO_7_ADDR_RANGE        31:12
#define XUSB_CSB_MEMPOOL_VAPER_BASE_LO_7_ADDR_WOFFSET      0
#define XUSB_CSB_MEMPOOL_VAPER_BASE_LO_7_ADDR_DEFAULT      (_MK_MASK_CONST(0x0000000)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_LO_7_ADDR_DEFAULT_MASK (_MK_MASK_CONST(0xfffff)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_LO_7_ADDR_SW_DEFAULT   (_MK_MASK_CONST(0x0000000)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_LO_7_ADDR_SW_DEFAULT_MASK (_MK_MASK_CONST(0xfffff)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_LO_8                   _MK_ADDR_CONST(0x101910)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_LO_8_SECURE            0
#define XUSB_CSB_MEMPOOL_VAPER_BASE_LO_8_WORD_COUNT        1
#define XUSB_CSB_MEMPOOL_VAPER_BASE_LO_8_RESET_VAL         _MK_MASK_CONST(0x0)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_LO_8_RESET_MASK        _MK_MASK_CONST(0xfffff000)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_LO_8_SW_DEFAULT_VAL    _MK_MASK_CONST(0x0)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_LO_8_SW_DEFAULT_MASK   _MK_MASK_CONST(0xfffff000)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_LO_8_READ_MASK         _MK_MASK_CONST(0xfffff000)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_LO_8_WRITE_MASK        _MK_MASK_CONST(0xfffff000)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_LO_8_ADDR_SHIFT         _MK_SHIFT_CONST(12)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_LO_8_ADDR_FIELD        (_MK_SHIFT_CONST(0xfffff) << XUSB_CSB_MEMPOOL_VAPER_BASE_LO_8_ADDR_SHIFT)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_LO_8_ADDR_RANGE        31:12
#define XUSB_CSB_MEMPOOL_VAPER_BASE_LO_8_ADDR_WOFFSET      0
#define XUSB_CSB_MEMPOOL_VAPER_BASE_LO_8_ADDR_DEFAULT      (_MK_MASK_CONST(0x0000000)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_LO_8_ADDR_DEFAULT_MASK (_MK_MASK_CONST(0xfffff)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_LO_8_ADDR_SW_DEFAULT   (_MK_MASK_CONST(0x0000000)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_LO_8_ADDR_SW_DEFAULT_MASK (_MK_MASK_CONST(0xfffff)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_LO_9                   _MK_ADDR_CONST(0x101918)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_LO_9_SECURE            0
#define XUSB_CSB_MEMPOOL_VAPER_BASE_LO_9_WORD_COUNT        1
#define XUSB_CSB_MEMPOOL_VAPER_BASE_LO_9_RESET_VAL         _MK_MASK_CONST(0x0)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_LO_9_RESET_MASK        _MK_MASK_CONST(0xfffff000)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_LO_9_SW_DEFAULT_VAL    _MK_MASK_CONST(0x0)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_LO_9_SW_DEFAULT_MASK   _MK_MASK_CONST(0xfffff000)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_LO_9_READ_MASK         _MK_MASK_CONST(0xfffff000)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_LO_9_WRITE_MASK        _MK_MASK_CONST(0xfffff000)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_LO_9_ADDR_SHIFT         _MK_SHIFT_CONST(12)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_LO_9_ADDR_FIELD        (_MK_SHIFT_CONST(0xfffff) << XUSB_CSB_MEMPOOL_VAPER_BASE_LO_9_ADDR_SHIFT)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_LO_9_ADDR_RANGE        31:12
#define XUSB_CSB_MEMPOOL_VAPER_BASE_LO_9_ADDR_WOFFSET      0
#define XUSB_CSB_MEMPOOL_VAPER_BASE_LO_9_ADDR_DEFAULT      (_MK_MASK_CONST(0x0000000)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_LO_9_ADDR_DEFAULT_MASK (_MK_MASK_CONST(0xfffff)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_LO_9_ADDR_SW_DEFAULT   (_MK_MASK_CONST(0x0000000)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_LO_9_ADDR_SW_DEFAULT_MASK (_MK_MASK_CONST(0xfffff)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_LO_10                  _MK_ADDR_CONST(0x101920)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_LO_10_SECURE           0
#define XUSB_CSB_MEMPOOL_VAPER_BASE_LO_10_WORD_COUNT       1
#define XUSB_CSB_MEMPOOL_VAPER_BASE_LO_10_RESET_VAL        _MK_MASK_CONST(0x0)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_LO_10_RESET_MASK       _MK_MASK_CONST(0xfffff000)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_LO_10_SW_DEFAULT_VAL   _MK_MASK_CONST(0x0)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_LO_10_SW_DEFAULT_MASK  _MK_MASK_CONST(0xfffff000)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_LO_10_READ_MASK        _MK_MASK_CONST(0xfffff000)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_LO_10_WRITE_MASK       _MK_MASK_CONST(0xfffff000)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_LO_10_ADDR_SHIFT        _MK_SHIFT_CONST(12)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_LO_10_ADDR_FIELD       (_MK_SHIFT_CONST(0xfffff) << XUSB_CSB_MEMPOOL_VAPER_BASE_LO_10_ADDR_SHIFT)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_LO_10_ADDR_RANGE       31:12
#define XUSB_CSB_MEMPOOL_VAPER_BASE_LO_10_ADDR_WOFFSET     0
#define XUSB_CSB_MEMPOOL_VAPER_BASE_LO_10_ADDR_DEFAULT     (_MK_MASK_CONST(0x0000000)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_LO_10_ADDR_DEFAULT_MASK (_MK_MASK_CONST(0xfffff)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_LO_10_ADDR_SW_DEFAULT  (_MK_MASK_CONST(0x0000000)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_LO_10_ADDR_SW_DEFAULT_MASK (_MK_MASK_CONST(0xfffff)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_LO_11                  _MK_ADDR_CONST(0x101928)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_LO_11_SECURE           0
#define XUSB_CSB_MEMPOOL_VAPER_BASE_LO_11_WORD_COUNT       1
#define XUSB_CSB_MEMPOOL_VAPER_BASE_LO_11_RESET_VAL        _MK_MASK_CONST(0x0)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_LO_11_RESET_MASK       _MK_MASK_CONST(0xfffff000)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_LO_11_SW_DEFAULT_VAL   _MK_MASK_CONST(0x0)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_LO_11_SW_DEFAULT_MASK  _MK_MASK_CONST(0xfffff000)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_LO_11_READ_MASK        _MK_MASK_CONST(0xfffff000)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_LO_11_WRITE_MASK       _MK_MASK_CONST(0xfffff000)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_LO_11_ADDR_SHIFT        _MK_SHIFT_CONST(12)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_LO_11_ADDR_FIELD       (_MK_SHIFT_CONST(0xfffff) << XUSB_CSB_MEMPOOL_VAPER_BASE_LO_11_ADDR_SHIFT)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_LO_11_ADDR_RANGE       31:12
#define XUSB_CSB_MEMPOOL_VAPER_BASE_LO_11_ADDR_WOFFSET     0
#define XUSB_CSB_MEMPOOL_VAPER_BASE_LO_11_ADDR_DEFAULT     (_MK_MASK_CONST(0x0000000)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_LO_11_ADDR_DEFAULT_MASK (_MK_MASK_CONST(0xfffff)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_LO_11_ADDR_SW_DEFAULT  (_MK_MASK_CONST(0x0000000)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_LO_11_ADDR_SW_DEFAULT_MASK (_MK_MASK_CONST(0xfffff)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_LO_12                  _MK_ADDR_CONST(0x101930)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_LO_12_SECURE           0
#define XUSB_CSB_MEMPOOL_VAPER_BASE_LO_12_WORD_COUNT       1
#define XUSB_CSB_MEMPOOL_VAPER_BASE_LO_12_RESET_VAL        _MK_MASK_CONST(0x0)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_LO_12_RESET_MASK       _MK_MASK_CONST(0xfffff000)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_LO_12_SW_DEFAULT_VAL   _MK_MASK_CONST(0x0)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_LO_12_SW_DEFAULT_MASK  _MK_MASK_CONST(0xfffff000)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_LO_12_READ_MASK        _MK_MASK_CONST(0xfffff000)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_LO_12_WRITE_MASK       _MK_MASK_CONST(0xfffff000)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_LO_12_ADDR_SHIFT        _MK_SHIFT_CONST(12)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_LO_12_ADDR_FIELD       (_MK_SHIFT_CONST(0xfffff) << XUSB_CSB_MEMPOOL_VAPER_BASE_LO_12_ADDR_SHIFT)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_LO_12_ADDR_RANGE       31:12
#define XUSB_CSB_MEMPOOL_VAPER_BASE_LO_12_ADDR_WOFFSET     0
#define XUSB_CSB_MEMPOOL_VAPER_BASE_LO_12_ADDR_DEFAULT     (_MK_MASK_CONST(0x0000000)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_LO_12_ADDR_DEFAULT_MASK (_MK_MASK_CONST(0xfffff)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_LO_12_ADDR_SW_DEFAULT  (_MK_MASK_CONST(0x0000000)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_LO_12_ADDR_SW_DEFAULT_MASK (_MK_MASK_CONST(0xfffff)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_LO_13                  _MK_ADDR_CONST(0x101938)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_LO_13_SECURE           0
#define XUSB_CSB_MEMPOOL_VAPER_BASE_LO_13_WORD_COUNT       1
#define XUSB_CSB_MEMPOOL_VAPER_BASE_LO_13_RESET_VAL        _MK_MASK_CONST(0x0)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_LO_13_RESET_MASK       _MK_MASK_CONST(0xfffff000)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_LO_13_SW_DEFAULT_VAL   _MK_MASK_CONST(0x0)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_LO_13_SW_DEFAULT_MASK  _MK_MASK_CONST(0xfffff000)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_LO_13_READ_MASK        _MK_MASK_CONST(0xfffff000)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_LO_13_WRITE_MASK       _MK_MASK_CONST(0xfffff000)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_LO_13_ADDR_SHIFT        _MK_SHIFT_CONST(12)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_LO_13_ADDR_FIELD       (_MK_SHIFT_CONST(0xfffff) << XUSB_CSB_MEMPOOL_VAPER_BASE_LO_13_ADDR_SHIFT)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_LO_13_ADDR_RANGE       31:12
#define XUSB_CSB_MEMPOOL_VAPER_BASE_LO_13_ADDR_WOFFSET     0
#define XUSB_CSB_MEMPOOL_VAPER_BASE_LO_13_ADDR_DEFAULT     (_MK_MASK_CONST(0x0000000)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_LO_13_ADDR_DEFAULT_MASK (_MK_MASK_CONST(0xfffff)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_LO_13_ADDR_SW_DEFAULT  (_MK_MASK_CONST(0x0000000)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_LO_13_ADDR_SW_DEFAULT_MASK (_MK_MASK_CONST(0xfffff)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_LO_14                  _MK_ADDR_CONST(0x101940)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_LO_14_SECURE           0
#define XUSB_CSB_MEMPOOL_VAPER_BASE_LO_14_WORD_COUNT       1
#define XUSB_CSB_MEMPOOL_VAPER_BASE_LO_14_RESET_VAL        _MK_MASK_CONST(0x0)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_LO_14_RESET_MASK       _MK_MASK_CONST(0xfffff000)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_LO_14_SW_DEFAULT_VAL   _MK_MASK_CONST(0x0)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_LO_14_SW_DEFAULT_MASK  _MK_MASK_CONST(0xfffff000)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_LO_14_READ_MASK        _MK_MASK_CONST(0xfffff000)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_LO_14_WRITE_MASK       _MK_MASK_CONST(0xfffff000)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_LO_14_ADDR_SHIFT        _MK_SHIFT_CONST(12)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_LO_14_ADDR_FIELD       (_MK_SHIFT_CONST(0xfffff) << XUSB_CSB_MEMPOOL_VAPER_BASE_LO_14_ADDR_SHIFT)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_LO_14_ADDR_RANGE       31:12
#define XUSB_CSB_MEMPOOL_VAPER_BASE_LO_14_ADDR_WOFFSET     0
#define XUSB_CSB_MEMPOOL_VAPER_BASE_LO_14_ADDR_DEFAULT     (_MK_MASK_CONST(0x0000000)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_LO_14_ADDR_DEFAULT_MASK (_MK_MASK_CONST(0xfffff)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_LO_14_ADDR_SW_DEFAULT  (_MK_MASK_CONST(0x0000000)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_LO_14_ADDR_SW_DEFAULT_MASK (_MK_MASK_CONST(0xfffff)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_LO_15                  _MK_ADDR_CONST(0x101948)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_LO_15_SECURE           0
#define XUSB_CSB_MEMPOOL_VAPER_BASE_LO_15_WORD_COUNT       1
#define XUSB_CSB_MEMPOOL_VAPER_BASE_LO_15_RESET_VAL        _MK_MASK_CONST(0x0)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_LO_15_RESET_MASK       _MK_MASK_CONST(0xfffff000)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_LO_15_SW_DEFAULT_VAL   _MK_MASK_CONST(0x0)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_LO_15_SW_DEFAULT_MASK  _MK_MASK_CONST(0xfffff000)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_LO_15_READ_MASK        _MK_MASK_CONST(0xfffff000)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_LO_15_WRITE_MASK       _MK_MASK_CONST(0xfffff000)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_LO_15_ADDR_SHIFT        _MK_SHIFT_CONST(12)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_LO_15_ADDR_FIELD       (_MK_SHIFT_CONST(0xfffff) << XUSB_CSB_MEMPOOL_VAPER_BASE_LO_15_ADDR_SHIFT)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_LO_15_ADDR_RANGE       31:12
#define XUSB_CSB_MEMPOOL_VAPER_BASE_LO_15_ADDR_WOFFSET     0
#define XUSB_CSB_MEMPOOL_VAPER_BASE_LO_15_ADDR_DEFAULT     (_MK_MASK_CONST(0x0000000)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_LO_15_ADDR_DEFAULT_MASK (_MK_MASK_CONST(0xfffff)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_LO_15_ADDR_SW_DEFAULT  (_MK_MASK_CONST(0x0000000)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_LO_15_ADDR_SW_DEFAULT_MASK (_MK_MASK_CONST(0xfffff)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_LO_16                  _MK_ADDR_CONST(0x101950)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_LO_16_SECURE           0
#define XUSB_CSB_MEMPOOL_VAPER_BASE_LO_16_WORD_COUNT       1
#define XUSB_CSB_MEMPOOL_VAPER_BASE_LO_16_RESET_VAL        _MK_MASK_CONST(0x0)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_LO_16_RESET_MASK       _MK_MASK_CONST(0xfffff000)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_LO_16_SW_DEFAULT_VAL   _MK_MASK_CONST(0x0)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_LO_16_SW_DEFAULT_MASK  _MK_MASK_CONST(0xfffff000)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_LO_16_READ_MASK        _MK_MASK_CONST(0xfffff000)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_LO_16_WRITE_MASK       _MK_MASK_CONST(0xfffff000)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_LO_16_ADDR_SHIFT        _MK_SHIFT_CONST(12)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_LO_16_ADDR_FIELD       (_MK_SHIFT_CONST(0xfffff) << XUSB_CSB_MEMPOOL_VAPER_BASE_LO_16_ADDR_SHIFT)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_LO_16_ADDR_RANGE       31:12
#define XUSB_CSB_MEMPOOL_VAPER_BASE_LO_16_ADDR_WOFFSET     0
#define XUSB_CSB_MEMPOOL_VAPER_BASE_LO_16_ADDR_DEFAULT     (_MK_MASK_CONST(0x0000000)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_LO_16_ADDR_DEFAULT_MASK (_MK_MASK_CONST(0xfffff)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_LO_16_ADDR_SW_DEFAULT  (_MK_MASK_CONST(0x0000000)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_LO_16_ADDR_SW_DEFAULT_MASK (_MK_MASK_CONST(0xfffff)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_LO_17                  _MK_ADDR_CONST(0x101958)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_LO_17_SECURE           0
#define XUSB_CSB_MEMPOOL_VAPER_BASE_LO_17_WORD_COUNT       1
#define XUSB_CSB_MEMPOOL_VAPER_BASE_LO_17_RESET_VAL        _MK_MASK_CONST(0x0)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_LO_17_RESET_MASK       _MK_MASK_CONST(0xfffff000)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_LO_17_SW_DEFAULT_VAL   _MK_MASK_CONST(0x0)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_LO_17_SW_DEFAULT_MASK  _MK_MASK_CONST(0xfffff000)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_LO_17_READ_MASK        _MK_MASK_CONST(0xfffff000)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_LO_17_WRITE_MASK       _MK_MASK_CONST(0xfffff000)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_LO_17_ADDR_SHIFT        _MK_SHIFT_CONST(12)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_LO_17_ADDR_FIELD       (_MK_SHIFT_CONST(0xfffff) << XUSB_CSB_MEMPOOL_VAPER_BASE_LO_17_ADDR_SHIFT)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_LO_17_ADDR_RANGE       31:12
#define XUSB_CSB_MEMPOOL_VAPER_BASE_LO_17_ADDR_WOFFSET     0
#define XUSB_CSB_MEMPOOL_VAPER_BASE_LO_17_ADDR_DEFAULT     (_MK_MASK_CONST(0x0000000)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_LO_17_ADDR_DEFAULT_MASK (_MK_MASK_CONST(0xfffff)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_LO_17_ADDR_SW_DEFAULT  (_MK_MASK_CONST(0x0000000)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_LO_17_ADDR_SW_DEFAULT_MASK (_MK_MASK_CONST(0xfffff)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_LO_18                  _MK_ADDR_CONST(0x101960)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_LO_18_SECURE           0
#define XUSB_CSB_MEMPOOL_VAPER_BASE_LO_18_WORD_COUNT       1
#define XUSB_CSB_MEMPOOL_VAPER_BASE_LO_18_RESET_VAL        _MK_MASK_CONST(0x0)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_LO_18_RESET_MASK       _MK_MASK_CONST(0xfffff000)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_LO_18_SW_DEFAULT_VAL   _MK_MASK_CONST(0x0)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_LO_18_SW_DEFAULT_MASK  _MK_MASK_CONST(0xfffff000)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_LO_18_READ_MASK        _MK_MASK_CONST(0xfffff000)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_LO_18_WRITE_MASK       _MK_MASK_CONST(0xfffff000)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_LO_18_ADDR_SHIFT        _MK_SHIFT_CONST(12)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_LO_18_ADDR_FIELD       (_MK_SHIFT_CONST(0xfffff) << XUSB_CSB_MEMPOOL_VAPER_BASE_LO_18_ADDR_SHIFT)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_LO_18_ADDR_RANGE       31:12
#define XUSB_CSB_MEMPOOL_VAPER_BASE_LO_18_ADDR_WOFFSET     0
#define XUSB_CSB_MEMPOOL_VAPER_BASE_LO_18_ADDR_DEFAULT     (_MK_MASK_CONST(0x0000000)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_LO_18_ADDR_DEFAULT_MASK (_MK_MASK_CONST(0xfffff)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_LO_18_ADDR_SW_DEFAULT  (_MK_MASK_CONST(0x0000000)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_LO_18_ADDR_SW_DEFAULT_MASK (_MK_MASK_CONST(0xfffff)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_LO_19                  _MK_ADDR_CONST(0x101968)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_LO_19_SECURE           0
#define XUSB_CSB_MEMPOOL_VAPER_BASE_LO_19_WORD_COUNT       1
#define XUSB_CSB_MEMPOOL_VAPER_BASE_LO_19_RESET_VAL        _MK_MASK_CONST(0x0)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_LO_19_RESET_MASK       _MK_MASK_CONST(0xfffff000)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_LO_19_SW_DEFAULT_VAL   _MK_MASK_CONST(0x0)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_LO_19_SW_DEFAULT_MASK  _MK_MASK_CONST(0xfffff000)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_LO_19_READ_MASK        _MK_MASK_CONST(0xfffff000)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_LO_19_WRITE_MASK       _MK_MASK_CONST(0xfffff000)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_LO_19_ADDR_SHIFT        _MK_SHIFT_CONST(12)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_LO_19_ADDR_FIELD       (_MK_SHIFT_CONST(0xfffff) << XUSB_CSB_MEMPOOL_VAPER_BASE_LO_19_ADDR_SHIFT)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_LO_19_ADDR_RANGE       31:12
#define XUSB_CSB_MEMPOOL_VAPER_BASE_LO_19_ADDR_WOFFSET     0
#define XUSB_CSB_MEMPOOL_VAPER_BASE_LO_19_ADDR_DEFAULT     (_MK_MASK_CONST(0x0000000)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_LO_19_ADDR_DEFAULT_MASK (_MK_MASK_CONST(0xfffff)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_LO_19_ADDR_SW_DEFAULT  (_MK_MASK_CONST(0x0000000)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_LO_19_ADDR_SW_DEFAULT_MASK (_MK_MASK_CONST(0xfffff)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_LO_20                  _MK_ADDR_CONST(0x101970)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_LO_20_SECURE           0
#define XUSB_CSB_MEMPOOL_VAPER_BASE_LO_20_WORD_COUNT       1
#define XUSB_CSB_MEMPOOL_VAPER_BASE_LO_20_RESET_VAL        _MK_MASK_CONST(0x0)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_LO_20_RESET_MASK       _MK_MASK_CONST(0xfffff000)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_LO_20_SW_DEFAULT_VAL   _MK_MASK_CONST(0x0)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_LO_20_SW_DEFAULT_MASK  _MK_MASK_CONST(0xfffff000)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_LO_20_READ_MASK        _MK_MASK_CONST(0xfffff000)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_LO_20_WRITE_MASK       _MK_MASK_CONST(0xfffff000)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_LO_20_ADDR_SHIFT        _MK_SHIFT_CONST(12)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_LO_20_ADDR_FIELD       (_MK_SHIFT_CONST(0xfffff) << XUSB_CSB_MEMPOOL_VAPER_BASE_LO_20_ADDR_SHIFT)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_LO_20_ADDR_RANGE       31:12
#define XUSB_CSB_MEMPOOL_VAPER_BASE_LO_20_ADDR_WOFFSET     0
#define XUSB_CSB_MEMPOOL_VAPER_BASE_LO_20_ADDR_DEFAULT     (_MK_MASK_CONST(0x0000000)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_LO_20_ADDR_DEFAULT_MASK (_MK_MASK_CONST(0xfffff)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_LO_20_ADDR_SW_DEFAULT  (_MK_MASK_CONST(0x0000000)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_LO_20_ADDR_SW_DEFAULT_MASK (_MK_MASK_CONST(0xfffff)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_LO_21                  _MK_ADDR_CONST(0x101978)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_LO_21_SECURE           0
#define XUSB_CSB_MEMPOOL_VAPER_BASE_LO_21_WORD_COUNT       1
#define XUSB_CSB_MEMPOOL_VAPER_BASE_LO_21_RESET_VAL        _MK_MASK_CONST(0x0)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_LO_21_RESET_MASK       _MK_MASK_CONST(0xfffff000)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_LO_21_SW_DEFAULT_VAL   _MK_MASK_CONST(0x0)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_LO_21_SW_DEFAULT_MASK  _MK_MASK_CONST(0xfffff000)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_LO_21_READ_MASK        _MK_MASK_CONST(0xfffff000)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_LO_21_WRITE_MASK       _MK_MASK_CONST(0xfffff000)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_LO_21_ADDR_SHIFT        _MK_SHIFT_CONST(12)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_LO_21_ADDR_FIELD       (_MK_SHIFT_CONST(0xfffff) << XUSB_CSB_MEMPOOL_VAPER_BASE_LO_21_ADDR_SHIFT)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_LO_21_ADDR_RANGE       31:12
#define XUSB_CSB_MEMPOOL_VAPER_BASE_LO_21_ADDR_WOFFSET     0
#define XUSB_CSB_MEMPOOL_VAPER_BASE_LO_21_ADDR_DEFAULT     (_MK_MASK_CONST(0x0000000)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_LO_21_ADDR_DEFAULT_MASK (_MK_MASK_CONST(0xfffff)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_LO_21_ADDR_SW_DEFAULT  (_MK_MASK_CONST(0x0000000)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_LO_21_ADDR_SW_DEFAULT_MASK (_MK_MASK_CONST(0xfffff)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_LO_22                  _MK_ADDR_CONST(0x101980)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_LO_22_SECURE           0
#define XUSB_CSB_MEMPOOL_VAPER_BASE_LO_22_WORD_COUNT       1
#define XUSB_CSB_MEMPOOL_VAPER_BASE_LO_22_RESET_VAL        _MK_MASK_CONST(0x0)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_LO_22_RESET_MASK       _MK_MASK_CONST(0xfffff000)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_LO_22_SW_DEFAULT_VAL   _MK_MASK_CONST(0x0)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_LO_22_SW_DEFAULT_MASK  _MK_MASK_CONST(0xfffff000)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_LO_22_READ_MASK        _MK_MASK_CONST(0xfffff000)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_LO_22_WRITE_MASK       _MK_MASK_CONST(0xfffff000)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_LO_22_ADDR_SHIFT        _MK_SHIFT_CONST(12)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_LO_22_ADDR_FIELD       (_MK_SHIFT_CONST(0xfffff) << XUSB_CSB_MEMPOOL_VAPER_BASE_LO_22_ADDR_SHIFT)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_LO_22_ADDR_RANGE       31:12
#define XUSB_CSB_MEMPOOL_VAPER_BASE_LO_22_ADDR_WOFFSET     0
#define XUSB_CSB_MEMPOOL_VAPER_BASE_LO_22_ADDR_DEFAULT     (_MK_MASK_CONST(0x0000000)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_LO_22_ADDR_DEFAULT_MASK (_MK_MASK_CONST(0xfffff)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_LO_22_ADDR_SW_DEFAULT  (_MK_MASK_CONST(0x0000000)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_LO_22_ADDR_SW_DEFAULT_MASK (_MK_MASK_CONST(0xfffff)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_LO_23                  _MK_ADDR_CONST(0x101988)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_LO_23_SECURE           0
#define XUSB_CSB_MEMPOOL_VAPER_BASE_LO_23_WORD_COUNT       1
#define XUSB_CSB_MEMPOOL_VAPER_BASE_LO_23_RESET_VAL        _MK_MASK_CONST(0x0)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_LO_23_RESET_MASK       _MK_MASK_CONST(0xfffff000)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_LO_23_SW_DEFAULT_VAL   _MK_MASK_CONST(0x0)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_LO_23_SW_DEFAULT_MASK  _MK_MASK_CONST(0xfffff000)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_LO_23_READ_MASK        _MK_MASK_CONST(0xfffff000)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_LO_23_WRITE_MASK       _MK_MASK_CONST(0xfffff000)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_LO_23_ADDR_SHIFT        _MK_SHIFT_CONST(12)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_LO_23_ADDR_FIELD       (_MK_SHIFT_CONST(0xfffff) << XUSB_CSB_MEMPOOL_VAPER_BASE_LO_23_ADDR_SHIFT)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_LO_23_ADDR_RANGE       31:12
#define XUSB_CSB_MEMPOOL_VAPER_BASE_LO_23_ADDR_WOFFSET     0
#define XUSB_CSB_MEMPOOL_VAPER_BASE_LO_23_ADDR_DEFAULT     (_MK_MASK_CONST(0x0000000)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_LO_23_ADDR_DEFAULT_MASK (_MK_MASK_CONST(0xfffff)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_LO_23_ADDR_SW_DEFAULT  (_MK_MASK_CONST(0x0000000)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_LO_23_ADDR_SW_DEFAULT_MASK (_MK_MASK_CONST(0xfffff)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_LO_24                  _MK_ADDR_CONST(0x101990)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_LO_24_SECURE           0
#define XUSB_CSB_MEMPOOL_VAPER_BASE_LO_24_WORD_COUNT       1
#define XUSB_CSB_MEMPOOL_VAPER_BASE_LO_24_RESET_VAL        _MK_MASK_CONST(0x0)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_LO_24_RESET_MASK       _MK_MASK_CONST(0xfffff000)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_LO_24_SW_DEFAULT_VAL   _MK_MASK_CONST(0x0)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_LO_24_SW_DEFAULT_MASK  _MK_MASK_CONST(0xfffff000)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_LO_24_READ_MASK        _MK_MASK_CONST(0xfffff000)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_LO_24_WRITE_MASK       _MK_MASK_CONST(0xfffff000)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_LO_24_ADDR_SHIFT        _MK_SHIFT_CONST(12)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_LO_24_ADDR_FIELD       (_MK_SHIFT_CONST(0xfffff) << XUSB_CSB_MEMPOOL_VAPER_BASE_LO_24_ADDR_SHIFT)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_LO_24_ADDR_RANGE       31:12
#define XUSB_CSB_MEMPOOL_VAPER_BASE_LO_24_ADDR_WOFFSET     0
#define XUSB_CSB_MEMPOOL_VAPER_BASE_LO_24_ADDR_DEFAULT     (_MK_MASK_CONST(0x0000000)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_LO_24_ADDR_DEFAULT_MASK (_MK_MASK_CONST(0xfffff)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_LO_24_ADDR_SW_DEFAULT  (_MK_MASK_CONST(0x0000000)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_LO_24_ADDR_SW_DEFAULT_MASK (_MK_MASK_CONST(0xfffff)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_LO_25                  _MK_ADDR_CONST(0x101998)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_LO_25_SECURE           0
#define XUSB_CSB_MEMPOOL_VAPER_BASE_LO_25_WORD_COUNT       1
#define XUSB_CSB_MEMPOOL_VAPER_BASE_LO_25_RESET_VAL        _MK_MASK_CONST(0x0)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_LO_25_RESET_MASK       _MK_MASK_CONST(0xfffff000)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_LO_25_SW_DEFAULT_VAL   _MK_MASK_CONST(0x0)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_LO_25_SW_DEFAULT_MASK  _MK_MASK_CONST(0xfffff000)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_LO_25_READ_MASK        _MK_MASK_CONST(0xfffff000)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_LO_25_WRITE_MASK       _MK_MASK_CONST(0xfffff000)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_LO_25_ADDR_SHIFT        _MK_SHIFT_CONST(12)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_LO_25_ADDR_FIELD       (_MK_SHIFT_CONST(0xfffff) << XUSB_CSB_MEMPOOL_VAPER_BASE_LO_25_ADDR_SHIFT)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_LO_25_ADDR_RANGE       31:12
#define XUSB_CSB_MEMPOOL_VAPER_BASE_LO_25_ADDR_WOFFSET     0
#define XUSB_CSB_MEMPOOL_VAPER_BASE_LO_25_ADDR_DEFAULT     (_MK_MASK_CONST(0x0000000)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_LO_25_ADDR_DEFAULT_MASK (_MK_MASK_CONST(0xfffff)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_LO_25_ADDR_SW_DEFAULT  (_MK_MASK_CONST(0x0000000)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_LO_25_ADDR_SW_DEFAULT_MASK (_MK_MASK_CONST(0xfffff)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_LO_26                  _MK_ADDR_CONST(0x1019a0)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_LO_26_SECURE           0
#define XUSB_CSB_MEMPOOL_VAPER_BASE_LO_26_WORD_COUNT       1
#define XUSB_CSB_MEMPOOL_VAPER_BASE_LO_26_RESET_VAL        _MK_MASK_CONST(0x0)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_LO_26_RESET_MASK       _MK_MASK_CONST(0xfffff000)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_LO_26_SW_DEFAULT_VAL   _MK_MASK_CONST(0x0)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_LO_26_SW_DEFAULT_MASK  _MK_MASK_CONST(0xfffff000)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_LO_26_READ_MASK        _MK_MASK_CONST(0xfffff000)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_LO_26_WRITE_MASK       _MK_MASK_CONST(0xfffff000)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_LO_26_ADDR_SHIFT        _MK_SHIFT_CONST(12)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_LO_26_ADDR_FIELD       (_MK_SHIFT_CONST(0xfffff) << XUSB_CSB_MEMPOOL_VAPER_BASE_LO_26_ADDR_SHIFT)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_LO_26_ADDR_RANGE       31:12
#define XUSB_CSB_MEMPOOL_VAPER_BASE_LO_26_ADDR_WOFFSET     0
#define XUSB_CSB_MEMPOOL_VAPER_BASE_LO_26_ADDR_DEFAULT     (_MK_MASK_CONST(0x0000000)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_LO_26_ADDR_DEFAULT_MASK (_MK_MASK_CONST(0xfffff)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_LO_26_ADDR_SW_DEFAULT  (_MK_MASK_CONST(0x0000000)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_LO_26_ADDR_SW_DEFAULT_MASK (_MK_MASK_CONST(0xfffff)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_LO_27                  _MK_ADDR_CONST(0x1019a8)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_LO_27_SECURE           0
#define XUSB_CSB_MEMPOOL_VAPER_BASE_LO_27_WORD_COUNT       1
#define XUSB_CSB_MEMPOOL_VAPER_BASE_LO_27_RESET_VAL        _MK_MASK_CONST(0x0)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_LO_27_RESET_MASK       _MK_MASK_CONST(0xfffff000)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_LO_27_SW_DEFAULT_VAL   _MK_MASK_CONST(0x0)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_LO_27_SW_DEFAULT_MASK  _MK_MASK_CONST(0xfffff000)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_LO_27_READ_MASK        _MK_MASK_CONST(0xfffff000)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_LO_27_WRITE_MASK       _MK_MASK_CONST(0xfffff000)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_LO_27_ADDR_SHIFT        _MK_SHIFT_CONST(12)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_LO_27_ADDR_FIELD       (_MK_SHIFT_CONST(0xfffff) << XUSB_CSB_MEMPOOL_VAPER_BASE_LO_27_ADDR_SHIFT)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_LO_27_ADDR_RANGE       31:12
#define XUSB_CSB_MEMPOOL_VAPER_BASE_LO_27_ADDR_WOFFSET     0
#define XUSB_CSB_MEMPOOL_VAPER_BASE_LO_27_ADDR_DEFAULT     (_MK_MASK_CONST(0x0000000)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_LO_27_ADDR_DEFAULT_MASK (_MK_MASK_CONST(0xfffff)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_LO_27_ADDR_SW_DEFAULT  (_MK_MASK_CONST(0x0000000)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_LO_27_ADDR_SW_DEFAULT_MASK (_MK_MASK_CONST(0xfffff)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_LO_28                  _MK_ADDR_CONST(0x1019b0)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_LO_28_SECURE           0
#define XUSB_CSB_MEMPOOL_VAPER_BASE_LO_28_WORD_COUNT       1
#define XUSB_CSB_MEMPOOL_VAPER_BASE_LO_28_RESET_VAL        _MK_MASK_CONST(0x0)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_LO_28_RESET_MASK       _MK_MASK_CONST(0xfffff000)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_LO_28_SW_DEFAULT_VAL   _MK_MASK_CONST(0x0)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_LO_28_SW_DEFAULT_MASK  _MK_MASK_CONST(0xfffff000)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_LO_28_READ_MASK        _MK_MASK_CONST(0xfffff000)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_LO_28_WRITE_MASK       _MK_MASK_CONST(0xfffff000)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_LO_28_ADDR_SHIFT        _MK_SHIFT_CONST(12)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_LO_28_ADDR_FIELD       (_MK_SHIFT_CONST(0xfffff) << XUSB_CSB_MEMPOOL_VAPER_BASE_LO_28_ADDR_SHIFT)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_LO_28_ADDR_RANGE       31:12
#define XUSB_CSB_MEMPOOL_VAPER_BASE_LO_28_ADDR_WOFFSET     0
#define XUSB_CSB_MEMPOOL_VAPER_BASE_LO_28_ADDR_DEFAULT     (_MK_MASK_CONST(0x0000000)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_LO_28_ADDR_DEFAULT_MASK (_MK_MASK_CONST(0xfffff)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_LO_28_ADDR_SW_DEFAULT  (_MK_MASK_CONST(0x0000000)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_LO_28_ADDR_SW_DEFAULT_MASK (_MK_MASK_CONST(0xfffff)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_LO_29                  _MK_ADDR_CONST(0x1019b8)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_LO_29_SECURE           0
#define XUSB_CSB_MEMPOOL_VAPER_BASE_LO_29_WORD_COUNT       1
#define XUSB_CSB_MEMPOOL_VAPER_BASE_LO_29_RESET_VAL        _MK_MASK_CONST(0x0)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_LO_29_RESET_MASK       _MK_MASK_CONST(0xfffff000)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_LO_29_SW_DEFAULT_VAL   _MK_MASK_CONST(0x0)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_LO_29_SW_DEFAULT_MASK  _MK_MASK_CONST(0xfffff000)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_LO_29_READ_MASK        _MK_MASK_CONST(0xfffff000)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_LO_29_WRITE_MASK       _MK_MASK_CONST(0xfffff000)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_LO_29_ADDR_SHIFT        _MK_SHIFT_CONST(12)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_LO_29_ADDR_FIELD       (_MK_SHIFT_CONST(0xfffff) << XUSB_CSB_MEMPOOL_VAPER_BASE_LO_29_ADDR_SHIFT)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_LO_29_ADDR_RANGE       31:12
#define XUSB_CSB_MEMPOOL_VAPER_BASE_LO_29_ADDR_WOFFSET     0
#define XUSB_CSB_MEMPOOL_VAPER_BASE_LO_29_ADDR_DEFAULT     (_MK_MASK_CONST(0x0000000)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_LO_29_ADDR_DEFAULT_MASK (_MK_MASK_CONST(0xfffff)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_LO_29_ADDR_SW_DEFAULT  (_MK_MASK_CONST(0x0000000)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_LO_29_ADDR_SW_DEFAULT_MASK (_MK_MASK_CONST(0xfffff)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_LO_30                  _MK_ADDR_CONST(0x1019c0)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_LO_30_SECURE           0
#define XUSB_CSB_MEMPOOL_VAPER_BASE_LO_30_WORD_COUNT       1
#define XUSB_CSB_MEMPOOL_VAPER_BASE_LO_30_RESET_VAL        _MK_MASK_CONST(0x0)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_LO_30_RESET_MASK       _MK_MASK_CONST(0xfffff000)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_LO_30_SW_DEFAULT_VAL   _MK_MASK_CONST(0x0)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_LO_30_SW_DEFAULT_MASK  _MK_MASK_CONST(0xfffff000)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_LO_30_READ_MASK        _MK_MASK_CONST(0xfffff000)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_LO_30_WRITE_MASK       _MK_MASK_CONST(0xfffff000)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_LO_30_ADDR_SHIFT        _MK_SHIFT_CONST(12)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_LO_30_ADDR_FIELD       (_MK_SHIFT_CONST(0xfffff) << XUSB_CSB_MEMPOOL_VAPER_BASE_LO_30_ADDR_SHIFT)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_LO_30_ADDR_RANGE       31:12
#define XUSB_CSB_MEMPOOL_VAPER_BASE_LO_30_ADDR_WOFFSET     0
#define XUSB_CSB_MEMPOOL_VAPER_BASE_LO_30_ADDR_DEFAULT     (_MK_MASK_CONST(0x0000000)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_LO_30_ADDR_DEFAULT_MASK (_MK_MASK_CONST(0xfffff)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_LO_30_ADDR_SW_DEFAULT  (_MK_MASK_CONST(0x0000000)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_LO_30_ADDR_SW_DEFAULT_MASK (_MK_MASK_CONST(0xfffff)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_HI_0                   _MK_ADDR_CONST(0x1018d4)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_HI_0_SECURE            0
#define XUSB_CSB_MEMPOOL_VAPER_BASE_HI_0_WORD_COUNT        1
#define XUSB_CSB_MEMPOOL_VAPER_BASE_HI_0_RESET_VAL         _MK_MASK_CONST(0x0)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_HI_0_RESET_MASK        _MK_MASK_CONST(0xff)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_HI_0_SW_DEFAULT_VAL    _MK_MASK_CONST(0x0)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_HI_0_SW_DEFAULT_MASK   _MK_MASK_CONST(0xff)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_HI_0_READ_MASK         _MK_MASK_CONST(0xff)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_HI_0_WRITE_MASK        _MK_MASK_CONST(0xff)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_HI_0_ADDR_SHIFT         _MK_SHIFT_CONST(0)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_HI_0_ADDR_FIELD        (_MK_SHIFT_CONST(0xff) << XUSB_CSB_MEMPOOL_VAPER_BASE_HI_0_ADDR_SHIFT)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_HI_0_ADDR_RANGE        7:0
#define XUSB_CSB_MEMPOOL_VAPER_BASE_HI_0_ADDR_WOFFSET      0
#define XUSB_CSB_MEMPOOL_VAPER_BASE_HI_0_ADDR_DEFAULT      (_MK_MASK_CONST(0x0000000)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_HI_0_ADDR_DEFAULT_MASK (_MK_MASK_CONST(0xff)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_HI_0_ADDR_SW_DEFAULT   (_MK_MASK_CONST(0x0000000)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_HI_0_ADDR_SW_DEFAULT_MASK (_MK_MASK_CONST(0xff)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_HI_1                   _MK_ADDR_CONST(0x1018dc)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_HI_1_SECURE            0
#define XUSB_CSB_MEMPOOL_VAPER_BASE_HI_1_WORD_COUNT        1
#define XUSB_CSB_MEMPOOL_VAPER_BASE_HI_1_RESET_VAL         _MK_MASK_CONST(0x0)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_HI_1_RESET_MASK        _MK_MASK_CONST(0xff)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_HI_1_SW_DEFAULT_VAL    _MK_MASK_CONST(0x0)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_HI_1_SW_DEFAULT_MASK   _MK_MASK_CONST(0xff)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_HI_1_READ_MASK         _MK_MASK_CONST(0xff)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_HI_1_WRITE_MASK        _MK_MASK_CONST(0xff)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_HI_1_ADDR_SHIFT         _MK_SHIFT_CONST(0)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_HI_1_ADDR_FIELD        (_MK_SHIFT_CONST(0xff) << XUSB_CSB_MEMPOOL_VAPER_BASE_HI_1_ADDR_SHIFT)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_HI_1_ADDR_RANGE        7:0
#define XUSB_CSB_MEMPOOL_VAPER_BASE_HI_1_ADDR_WOFFSET      0
#define XUSB_CSB_MEMPOOL_VAPER_BASE_HI_1_ADDR_DEFAULT      (_MK_MASK_CONST(0x0000000)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_HI_1_ADDR_DEFAULT_MASK (_MK_MASK_CONST(0xff)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_HI_1_ADDR_SW_DEFAULT   (_MK_MASK_CONST(0x0000000)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_HI_1_ADDR_SW_DEFAULT_MASK (_MK_MASK_CONST(0xff)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_HI_2                   _MK_ADDR_CONST(0x1018e4)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_HI_2_SECURE            0
#define XUSB_CSB_MEMPOOL_VAPER_BASE_HI_2_WORD_COUNT        1
#define XUSB_CSB_MEMPOOL_VAPER_BASE_HI_2_RESET_VAL         _MK_MASK_CONST(0x0)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_HI_2_RESET_MASK        _MK_MASK_CONST(0xff)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_HI_2_SW_DEFAULT_VAL    _MK_MASK_CONST(0x0)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_HI_2_SW_DEFAULT_MASK   _MK_MASK_CONST(0xff)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_HI_2_READ_MASK         _MK_MASK_CONST(0xff)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_HI_2_WRITE_MASK        _MK_MASK_CONST(0xff)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_HI_2_ADDR_SHIFT         _MK_SHIFT_CONST(0)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_HI_2_ADDR_FIELD        (_MK_SHIFT_CONST(0xff) << XUSB_CSB_MEMPOOL_VAPER_BASE_HI_2_ADDR_SHIFT)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_HI_2_ADDR_RANGE        7:0
#define XUSB_CSB_MEMPOOL_VAPER_BASE_HI_2_ADDR_WOFFSET      0
#define XUSB_CSB_MEMPOOL_VAPER_BASE_HI_2_ADDR_DEFAULT      (_MK_MASK_CONST(0x0000000)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_HI_2_ADDR_DEFAULT_MASK (_MK_MASK_CONST(0xff)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_HI_2_ADDR_SW_DEFAULT   (_MK_MASK_CONST(0x0000000)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_HI_2_ADDR_SW_DEFAULT_MASK (_MK_MASK_CONST(0xff)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_HI_3                   _MK_ADDR_CONST(0x1018ec)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_HI_3_SECURE            0
#define XUSB_CSB_MEMPOOL_VAPER_BASE_HI_3_WORD_COUNT        1
#define XUSB_CSB_MEMPOOL_VAPER_BASE_HI_3_RESET_VAL         _MK_MASK_CONST(0x0)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_HI_3_RESET_MASK        _MK_MASK_CONST(0xff)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_HI_3_SW_DEFAULT_VAL    _MK_MASK_CONST(0x0)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_HI_3_SW_DEFAULT_MASK   _MK_MASK_CONST(0xff)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_HI_3_READ_MASK         _MK_MASK_CONST(0xff)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_HI_3_WRITE_MASK        _MK_MASK_CONST(0xff)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_HI_3_ADDR_SHIFT         _MK_SHIFT_CONST(0)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_HI_3_ADDR_FIELD        (_MK_SHIFT_CONST(0xff) << XUSB_CSB_MEMPOOL_VAPER_BASE_HI_3_ADDR_SHIFT)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_HI_3_ADDR_RANGE        7:0
#define XUSB_CSB_MEMPOOL_VAPER_BASE_HI_3_ADDR_WOFFSET      0
#define XUSB_CSB_MEMPOOL_VAPER_BASE_HI_3_ADDR_DEFAULT      (_MK_MASK_CONST(0x0000000)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_HI_3_ADDR_DEFAULT_MASK (_MK_MASK_CONST(0xff)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_HI_3_ADDR_SW_DEFAULT   (_MK_MASK_CONST(0x0000000)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_HI_3_ADDR_SW_DEFAULT_MASK (_MK_MASK_CONST(0xff)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_HI_4                   _MK_ADDR_CONST(0x1018f4)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_HI_4_SECURE            0
#define XUSB_CSB_MEMPOOL_VAPER_BASE_HI_4_WORD_COUNT        1
#define XUSB_CSB_MEMPOOL_VAPER_BASE_HI_4_RESET_VAL         _MK_MASK_CONST(0x0)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_HI_4_RESET_MASK        _MK_MASK_CONST(0xff)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_HI_4_SW_DEFAULT_VAL    _MK_MASK_CONST(0x0)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_HI_4_SW_DEFAULT_MASK   _MK_MASK_CONST(0xff)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_HI_4_READ_MASK         _MK_MASK_CONST(0xff)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_HI_4_WRITE_MASK        _MK_MASK_CONST(0xff)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_HI_4_ADDR_SHIFT         _MK_SHIFT_CONST(0)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_HI_4_ADDR_FIELD        (_MK_SHIFT_CONST(0xff) << XUSB_CSB_MEMPOOL_VAPER_BASE_HI_4_ADDR_SHIFT)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_HI_4_ADDR_RANGE        7:0
#define XUSB_CSB_MEMPOOL_VAPER_BASE_HI_4_ADDR_WOFFSET      0
#define XUSB_CSB_MEMPOOL_VAPER_BASE_HI_4_ADDR_DEFAULT      (_MK_MASK_CONST(0x0000000)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_HI_4_ADDR_DEFAULT_MASK (_MK_MASK_CONST(0xff)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_HI_4_ADDR_SW_DEFAULT   (_MK_MASK_CONST(0x0000000)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_HI_4_ADDR_SW_DEFAULT_MASK (_MK_MASK_CONST(0xff)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_HI_5                   _MK_ADDR_CONST(0x1018fc)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_HI_5_SECURE            0
#define XUSB_CSB_MEMPOOL_VAPER_BASE_HI_5_WORD_COUNT        1
#define XUSB_CSB_MEMPOOL_VAPER_BASE_HI_5_RESET_VAL         _MK_MASK_CONST(0x0)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_HI_5_RESET_MASK        _MK_MASK_CONST(0xff)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_HI_5_SW_DEFAULT_VAL    _MK_MASK_CONST(0x0)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_HI_5_SW_DEFAULT_MASK   _MK_MASK_CONST(0xff)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_HI_5_READ_MASK         _MK_MASK_CONST(0xff)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_HI_5_WRITE_MASK        _MK_MASK_CONST(0xff)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_HI_5_ADDR_SHIFT         _MK_SHIFT_CONST(0)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_HI_5_ADDR_FIELD        (_MK_SHIFT_CONST(0xff) << XUSB_CSB_MEMPOOL_VAPER_BASE_HI_5_ADDR_SHIFT)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_HI_5_ADDR_RANGE        7:0
#define XUSB_CSB_MEMPOOL_VAPER_BASE_HI_5_ADDR_WOFFSET      0
#define XUSB_CSB_MEMPOOL_VAPER_BASE_HI_5_ADDR_DEFAULT      (_MK_MASK_CONST(0x0000000)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_HI_5_ADDR_DEFAULT_MASK (_MK_MASK_CONST(0xff)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_HI_5_ADDR_SW_DEFAULT   (_MK_MASK_CONST(0x0000000)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_HI_5_ADDR_SW_DEFAULT_MASK (_MK_MASK_CONST(0xff)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_HI_6                   _MK_ADDR_CONST(0x101904)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_HI_6_SECURE            0
#define XUSB_CSB_MEMPOOL_VAPER_BASE_HI_6_WORD_COUNT        1
#define XUSB_CSB_MEMPOOL_VAPER_BASE_HI_6_RESET_VAL         _MK_MASK_CONST(0x0)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_HI_6_RESET_MASK        _MK_MASK_CONST(0xff)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_HI_6_SW_DEFAULT_VAL    _MK_MASK_CONST(0x0)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_HI_6_SW_DEFAULT_MASK   _MK_MASK_CONST(0xff)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_HI_6_READ_MASK         _MK_MASK_CONST(0xff)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_HI_6_WRITE_MASK        _MK_MASK_CONST(0xff)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_HI_6_ADDR_SHIFT         _MK_SHIFT_CONST(0)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_HI_6_ADDR_FIELD        (_MK_SHIFT_CONST(0xff) << XUSB_CSB_MEMPOOL_VAPER_BASE_HI_6_ADDR_SHIFT)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_HI_6_ADDR_RANGE        7:0
#define XUSB_CSB_MEMPOOL_VAPER_BASE_HI_6_ADDR_WOFFSET      0
#define XUSB_CSB_MEMPOOL_VAPER_BASE_HI_6_ADDR_DEFAULT      (_MK_MASK_CONST(0x0000000)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_HI_6_ADDR_DEFAULT_MASK (_MK_MASK_CONST(0xff)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_HI_6_ADDR_SW_DEFAULT   (_MK_MASK_CONST(0x0000000)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_HI_6_ADDR_SW_DEFAULT_MASK (_MK_MASK_CONST(0xff)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_HI_7                   _MK_ADDR_CONST(0x10190c)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_HI_7_SECURE            0
#define XUSB_CSB_MEMPOOL_VAPER_BASE_HI_7_WORD_COUNT        1
#define XUSB_CSB_MEMPOOL_VAPER_BASE_HI_7_RESET_VAL         _MK_MASK_CONST(0x0)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_HI_7_RESET_MASK        _MK_MASK_CONST(0xff)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_HI_7_SW_DEFAULT_VAL    _MK_MASK_CONST(0x0)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_HI_7_SW_DEFAULT_MASK   _MK_MASK_CONST(0xff)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_HI_7_READ_MASK         _MK_MASK_CONST(0xff)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_HI_7_WRITE_MASK        _MK_MASK_CONST(0xff)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_HI_7_ADDR_SHIFT         _MK_SHIFT_CONST(0)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_HI_7_ADDR_FIELD        (_MK_SHIFT_CONST(0xff) << XUSB_CSB_MEMPOOL_VAPER_BASE_HI_7_ADDR_SHIFT)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_HI_7_ADDR_RANGE        7:0
#define XUSB_CSB_MEMPOOL_VAPER_BASE_HI_7_ADDR_WOFFSET      0
#define XUSB_CSB_MEMPOOL_VAPER_BASE_HI_7_ADDR_DEFAULT      (_MK_MASK_CONST(0x0000000)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_HI_7_ADDR_DEFAULT_MASK (_MK_MASK_CONST(0xff)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_HI_7_ADDR_SW_DEFAULT   (_MK_MASK_CONST(0x0000000)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_HI_7_ADDR_SW_DEFAULT_MASK (_MK_MASK_CONST(0xff)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_HI_8                   _MK_ADDR_CONST(0x101914)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_HI_8_SECURE            0
#define XUSB_CSB_MEMPOOL_VAPER_BASE_HI_8_WORD_COUNT        1
#define XUSB_CSB_MEMPOOL_VAPER_BASE_HI_8_RESET_VAL         _MK_MASK_CONST(0x0)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_HI_8_RESET_MASK        _MK_MASK_CONST(0xff)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_HI_8_SW_DEFAULT_VAL    _MK_MASK_CONST(0x0)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_HI_8_SW_DEFAULT_MASK   _MK_MASK_CONST(0xff)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_HI_8_READ_MASK         _MK_MASK_CONST(0xff)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_HI_8_WRITE_MASK        _MK_MASK_CONST(0xff)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_HI_8_ADDR_SHIFT         _MK_SHIFT_CONST(0)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_HI_8_ADDR_FIELD        (_MK_SHIFT_CONST(0xff) << XUSB_CSB_MEMPOOL_VAPER_BASE_HI_8_ADDR_SHIFT)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_HI_8_ADDR_RANGE        7:0
#define XUSB_CSB_MEMPOOL_VAPER_BASE_HI_8_ADDR_WOFFSET      0
#define XUSB_CSB_MEMPOOL_VAPER_BASE_HI_8_ADDR_DEFAULT      (_MK_MASK_CONST(0x0000000)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_HI_8_ADDR_DEFAULT_MASK (_MK_MASK_CONST(0xff)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_HI_8_ADDR_SW_DEFAULT   (_MK_MASK_CONST(0x0000000)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_HI_8_ADDR_SW_DEFAULT_MASK (_MK_MASK_CONST(0xff)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_HI_9                   _MK_ADDR_CONST(0x10191c)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_HI_9_SECURE            0
#define XUSB_CSB_MEMPOOL_VAPER_BASE_HI_9_WORD_COUNT        1
#define XUSB_CSB_MEMPOOL_VAPER_BASE_HI_9_RESET_VAL         _MK_MASK_CONST(0x0)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_HI_9_RESET_MASK        _MK_MASK_CONST(0xff)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_HI_9_SW_DEFAULT_VAL    _MK_MASK_CONST(0x0)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_HI_9_SW_DEFAULT_MASK   _MK_MASK_CONST(0xff)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_HI_9_READ_MASK         _MK_MASK_CONST(0xff)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_HI_9_WRITE_MASK        _MK_MASK_CONST(0xff)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_HI_9_ADDR_SHIFT         _MK_SHIFT_CONST(0)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_HI_9_ADDR_FIELD        (_MK_SHIFT_CONST(0xff) << XUSB_CSB_MEMPOOL_VAPER_BASE_HI_9_ADDR_SHIFT)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_HI_9_ADDR_RANGE        7:0
#define XUSB_CSB_MEMPOOL_VAPER_BASE_HI_9_ADDR_WOFFSET      0
#define XUSB_CSB_MEMPOOL_VAPER_BASE_HI_9_ADDR_DEFAULT      (_MK_MASK_CONST(0x0000000)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_HI_9_ADDR_DEFAULT_MASK (_MK_MASK_CONST(0xff)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_HI_9_ADDR_SW_DEFAULT   (_MK_MASK_CONST(0x0000000)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_HI_9_ADDR_SW_DEFAULT_MASK (_MK_MASK_CONST(0xff)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_HI_10                  _MK_ADDR_CONST(0x101924)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_HI_10_SECURE           0
#define XUSB_CSB_MEMPOOL_VAPER_BASE_HI_10_WORD_COUNT       1
#define XUSB_CSB_MEMPOOL_VAPER_BASE_HI_10_RESET_VAL        _MK_MASK_CONST(0x0)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_HI_10_RESET_MASK       _MK_MASK_CONST(0xff)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_HI_10_SW_DEFAULT_VAL   _MK_MASK_CONST(0x0)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_HI_10_SW_DEFAULT_MASK  _MK_MASK_CONST(0xff)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_HI_10_READ_MASK        _MK_MASK_CONST(0xff)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_HI_10_WRITE_MASK       _MK_MASK_CONST(0xff)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_HI_10_ADDR_SHIFT        _MK_SHIFT_CONST(0)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_HI_10_ADDR_FIELD       (_MK_SHIFT_CONST(0xff) << XUSB_CSB_MEMPOOL_VAPER_BASE_HI_10_ADDR_SHIFT)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_HI_10_ADDR_RANGE       7:0
#define XUSB_CSB_MEMPOOL_VAPER_BASE_HI_10_ADDR_WOFFSET     0
#define XUSB_CSB_MEMPOOL_VAPER_BASE_HI_10_ADDR_DEFAULT     (_MK_MASK_CONST(0x0000000)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_HI_10_ADDR_DEFAULT_MASK (_MK_MASK_CONST(0xff)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_HI_10_ADDR_SW_DEFAULT  (_MK_MASK_CONST(0x0000000)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_HI_10_ADDR_SW_DEFAULT_MASK (_MK_MASK_CONST(0xff)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_HI_11                  _MK_ADDR_CONST(0x10192c)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_HI_11_SECURE           0
#define XUSB_CSB_MEMPOOL_VAPER_BASE_HI_11_WORD_COUNT       1
#define XUSB_CSB_MEMPOOL_VAPER_BASE_HI_11_RESET_VAL        _MK_MASK_CONST(0x0)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_HI_11_RESET_MASK       _MK_MASK_CONST(0xff)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_HI_11_SW_DEFAULT_VAL   _MK_MASK_CONST(0x0)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_HI_11_SW_DEFAULT_MASK  _MK_MASK_CONST(0xff)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_HI_11_READ_MASK        _MK_MASK_CONST(0xff)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_HI_11_WRITE_MASK       _MK_MASK_CONST(0xff)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_HI_11_ADDR_SHIFT        _MK_SHIFT_CONST(0)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_HI_11_ADDR_FIELD       (_MK_SHIFT_CONST(0xff) << XUSB_CSB_MEMPOOL_VAPER_BASE_HI_11_ADDR_SHIFT)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_HI_11_ADDR_RANGE       7:0
#define XUSB_CSB_MEMPOOL_VAPER_BASE_HI_11_ADDR_WOFFSET     0
#define XUSB_CSB_MEMPOOL_VAPER_BASE_HI_11_ADDR_DEFAULT     (_MK_MASK_CONST(0x0000000)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_HI_11_ADDR_DEFAULT_MASK (_MK_MASK_CONST(0xff)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_HI_11_ADDR_SW_DEFAULT  (_MK_MASK_CONST(0x0000000)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_HI_11_ADDR_SW_DEFAULT_MASK (_MK_MASK_CONST(0xff)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_HI_12                  _MK_ADDR_CONST(0x101934)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_HI_12_SECURE           0
#define XUSB_CSB_MEMPOOL_VAPER_BASE_HI_12_WORD_COUNT       1
#define XUSB_CSB_MEMPOOL_VAPER_BASE_HI_12_RESET_VAL        _MK_MASK_CONST(0x0)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_HI_12_RESET_MASK       _MK_MASK_CONST(0xff)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_HI_12_SW_DEFAULT_VAL   _MK_MASK_CONST(0x0)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_HI_12_SW_DEFAULT_MASK  _MK_MASK_CONST(0xff)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_HI_12_READ_MASK        _MK_MASK_CONST(0xff)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_HI_12_WRITE_MASK       _MK_MASK_CONST(0xff)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_HI_12_ADDR_SHIFT        _MK_SHIFT_CONST(0)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_HI_12_ADDR_FIELD       (_MK_SHIFT_CONST(0xff) << XUSB_CSB_MEMPOOL_VAPER_BASE_HI_12_ADDR_SHIFT)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_HI_12_ADDR_RANGE       7:0
#define XUSB_CSB_MEMPOOL_VAPER_BASE_HI_12_ADDR_WOFFSET     0
#define XUSB_CSB_MEMPOOL_VAPER_BASE_HI_12_ADDR_DEFAULT     (_MK_MASK_CONST(0x0000000)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_HI_12_ADDR_DEFAULT_MASK (_MK_MASK_CONST(0xff)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_HI_12_ADDR_SW_DEFAULT  (_MK_MASK_CONST(0x0000000)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_HI_12_ADDR_SW_DEFAULT_MASK (_MK_MASK_CONST(0xff)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_HI_13                  _MK_ADDR_CONST(0x10193c)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_HI_13_SECURE           0
#define XUSB_CSB_MEMPOOL_VAPER_BASE_HI_13_WORD_COUNT       1
#define XUSB_CSB_MEMPOOL_VAPER_BASE_HI_13_RESET_VAL        _MK_MASK_CONST(0x0)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_HI_13_RESET_MASK       _MK_MASK_CONST(0xff)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_HI_13_SW_DEFAULT_VAL   _MK_MASK_CONST(0x0)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_HI_13_SW_DEFAULT_MASK  _MK_MASK_CONST(0xff)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_HI_13_READ_MASK        _MK_MASK_CONST(0xff)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_HI_13_WRITE_MASK       _MK_MASK_CONST(0xff)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_HI_13_ADDR_SHIFT        _MK_SHIFT_CONST(0)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_HI_13_ADDR_FIELD       (_MK_SHIFT_CONST(0xff) << XUSB_CSB_MEMPOOL_VAPER_BASE_HI_13_ADDR_SHIFT)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_HI_13_ADDR_RANGE       7:0
#define XUSB_CSB_MEMPOOL_VAPER_BASE_HI_13_ADDR_WOFFSET     0
#define XUSB_CSB_MEMPOOL_VAPER_BASE_HI_13_ADDR_DEFAULT     (_MK_MASK_CONST(0x0000000)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_HI_13_ADDR_DEFAULT_MASK (_MK_MASK_CONST(0xff)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_HI_13_ADDR_SW_DEFAULT  (_MK_MASK_CONST(0x0000000)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_HI_13_ADDR_SW_DEFAULT_MASK (_MK_MASK_CONST(0xff)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_HI_14                  _MK_ADDR_CONST(0x101944)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_HI_14_SECURE           0
#define XUSB_CSB_MEMPOOL_VAPER_BASE_HI_14_WORD_COUNT       1
#define XUSB_CSB_MEMPOOL_VAPER_BASE_HI_14_RESET_VAL        _MK_MASK_CONST(0x0)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_HI_14_RESET_MASK       _MK_MASK_CONST(0xff)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_HI_14_SW_DEFAULT_VAL   _MK_MASK_CONST(0x0)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_HI_14_SW_DEFAULT_MASK  _MK_MASK_CONST(0xff)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_HI_14_READ_MASK        _MK_MASK_CONST(0xff)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_HI_14_WRITE_MASK       _MK_MASK_CONST(0xff)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_HI_14_ADDR_SHIFT        _MK_SHIFT_CONST(0)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_HI_14_ADDR_FIELD       (_MK_SHIFT_CONST(0xff) << XUSB_CSB_MEMPOOL_VAPER_BASE_HI_14_ADDR_SHIFT)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_HI_14_ADDR_RANGE       7:0
#define XUSB_CSB_MEMPOOL_VAPER_BASE_HI_14_ADDR_WOFFSET     0
#define XUSB_CSB_MEMPOOL_VAPER_BASE_HI_14_ADDR_DEFAULT     (_MK_MASK_CONST(0x0000000)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_HI_14_ADDR_DEFAULT_MASK (_MK_MASK_CONST(0xff)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_HI_14_ADDR_SW_DEFAULT  (_MK_MASK_CONST(0x0000000)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_HI_14_ADDR_SW_DEFAULT_MASK (_MK_MASK_CONST(0xff)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_HI_15                  _MK_ADDR_CONST(0x10194c)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_HI_15_SECURE           0
#define XUSB_CSB_MEMPOOL_VAPER_BASE_HI_15_WORD_COUNT       1
#define XUSB_CSB_MEMPOOL_VAPER_BASE_HI_15_RESET_VAL        _MK_MASK_CONST(0x0)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_HI_15_RESET_MASK       _MK_MASK_CONST(0xff)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_HI_15_SW_DEFAULT_VAL   _MK_MASK_CONST(0x0)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_HI_15_SW_DEFAULT_MASK  _MK_MASK_CONST(0xff)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_HI_15_READ_MASK        _MK_MASK_CONST(0xff)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_HI_15_WRITE_MASK       _MK_MASK_CONST(0xff)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_HI_15_ADDR_SHIFT        _MK_SHIFT_CONST(0)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_HI_15_ADDR_FIELD       (_MK_SHIFT_CONST(0xff) << XUSB_CSB_MEMPOOL_VAPER_BASE_HI_15_ADDR_SHIFT)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_HI_15_ADDR_RANGE       7:0
#define XUSB_CSB_MEMPOOL_VAPER_BASE_HI_15_ADDR_WOFFSET     0
#define XUSB_CSB_MEMPOOL_VAPER_BASE_HI_15_ADDR_DEFAULT     (_MK_MASK_CONST(0x0000000)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_HI_15_ADDR_DEFAULT_MASK (_MK_MASK_CONST(0xff)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_HI_15_ADDR_SW_DEFAULT  (_MK_MASK_CONST(0x0000000)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_HI_15_ADDR_SW_DEFAULT_MASK (_MK_MASK_CONST(0xff)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_HI_16                  _MK_ADDR_CONST(0x101954)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_HI_16_SECURE           0
#define XUSB_CSB_MEMPOOL_VAPER_BASE_HI_16_WORD_COUNT       1
#define XUSB_CSB_MEMPOOL_VAPER_BASE_HI_16_RESET_VAL        _MK_MASK_CONST(0x0)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_HI_16_RESET_MASK       _MK_MASK_CONST(0xff)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_HI_16_SW_DEFAULT_VAL   _MK_MASK_CONST(0x0)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_HI_16_SW_DEFAULT_MASK  _MK_MASK_CONST(0xff)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_HI_16_READ_MASK        _MK_MASK_CONST(0xff)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_HI_16_WRITE_MASK       _MK_MASK_CONST(0xff)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_HI_16_ADDR_SHIFT        _MK_SHIFT_CONST(0)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_HI_16_ADDR_FIELD       (_MK_SHIFT_CONST(0xff) << XUSB_CSB_MEMPOOL_VAPER_BASE_HI_16_ADDR_SHIFT)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_HI_16_ADDR_RANGE       7:0
#define XUSB_CSB_MEMPOOL_VAPER_BASE_HI_16_ADDR_WOFFSET     0
#define XUSB_CSB_MEMPOOL_VAPER_BASE_HI_16_ADDR_DEFAULT     (_MK_MASK_CONST(0x0000000)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_HI_16_ADDR_DEFAULT_MASK (_MK_MASK_CONST(0xff)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_HI_16_ADDR_SW_DEFAULT  (_MK_MASK_CONST(0x0000000)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_HI_16_ADDR_SW_DEFAULT_MASK (_MK_MASK_CONST(0xff)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_HI_17                  _MK_ADDR_CONST(0x10195c)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_HI_17_SECURE           0
#define XUSB_CSB_MEMPOOL_VAPER_BASE_HI_17_WORD_COUNT       1
#define XUSB_CSB_MEMPOOL_VAPER_BASE_HI_17_RESET_VAL        _MK_MASK_CONST(0x0)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_HI_17_RESET_MASK       _MK_MASK_CONST(0xff)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_HI_17_SW_DEFAULT_VAL   _MK_MASK_CONST(0x0)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_HI_17_SW_DEFAULT_MASK  _MK_MASK_CONST(0xff)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_HI_17_READ_MASK        _MK_MASK_CONST(0xff)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_HI_17_WRITE_MASK       _MK_MASK_CONST(0xff)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_HI_17_ADDR_SHIFT        _MK_SHIFT_CONST(0)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_HI_17_ADDR_FIELD       (_MK_SHIFT_CONST(0xff) << XUSB_CSB_MEMPOOL_VAPER_BASE_HI_17_ADDR_SHIFT)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_HI_17_ADDR_RANGE       7:0
#define XUSB_CSB_MEMPOOL_VAPER_BASE_HI_17_ADDR_WOFFSET     0
#define XUSB_CSB_MEMPOOL_VAPER_BASE_HI_17_ADDR_DEFAULT     (_MK_MASK_CONST(0x0000000)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_HI_17_ADDR_DEFAULT_MASK (_MK_MASK_CONST(0xff)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_HI_17_ADDR_SW_DEFAULT  (_MK_MASK_CONST(0x0000000)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_HI_17_ADDR_SW_DEFAULT_MASK (_MK_MASK_CONST(0xff)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_HI_18                  _MK_ADDR_CONST(0x101964)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_HI_18_SECURE           0
#define XUSB_CSB_MEMPOOL_VAPER_BASE_HI_18_WORD_COUNT       1
#define XUSB_CSB_MEMPOOL_VAPER_BASE_HI_18_RESET_VAL        _MK_MASK_CONST(0x0)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_HI_18_RESET_MASK       _MK_MASK_CONST(0xff)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_HI_18_SW_DEFAULT_VAL   _MK_MASK_CONST(0x0)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_HI_18_SW_DEFAULT_MASK  _MK_MASK_CONST(0xff)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_HI_18_READ_MASK        _MK_MASK_CONST(0xff)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_HI_18_WRITE_MASK       _MK_MASK_CONST(0xff)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_HI_18_ADDR_SHIFT        _MK_SHIFT_CONST(0)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_HI_18_ADDR_FIELD       (_MK_SHIFT_CONST(0xff) << XUSB_CSB_MEMPOOL_VAPER_BASE_HI_18_ADDR_SHIFT)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_HI_18_ADDR_RANGE       7:0
#define XUSB_CSB_MEMPOOL_VAPER_BASE_HI_18_ADDR_WOFFSET     0
#define XUSB_CSB_MEMPOOL_VAPER_BASE_HI_18_ADDR_DEFAULT     (_MK_MASK_CONST(0x0000000)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_HI_18_ADDR_DEFAULT_MASK (_MK_MASK_CONST(0xff)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_HI_18_ADDR_SW_DEFAULT  (_MK_MASK_CONST(0x0000000)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_HI_18_ADDR_SW_DEFAULT_MASK (_MK_MASK_CONST(0xff)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_HI_19                  _MK_ADDR_CONST(0x10196c)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_HI_19_SECURE           0
#define XUSB_CSB_MEMPOOL_VAPER_BASE_HI_19_WORD_COUNT       1
#define XUSB_CSB_MEMPOOL_VAPER_BASE_HI_19_RESET_VAL        _MK_MASK_CONST(0x0)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_HI_19_RESET_MASK       _MK_MASK_CONST(0xff)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_HI_19_SW_DEFAULT_VAL   _MK_MASK_CONST(0x0)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_HI_19_SW_DEFAULT_MASK  _MK_MASK_CONST(0xff)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_HI_19_READ_MASK        _MK_MASK_CONST(0xff)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_HI_19_WRITE_MASK       _MK_MASK_CONST(0xff)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_HI_19_ADDR_SHIFT        _MK_SHIFT_CONST(0)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_HI_19_ADDR_FIELD       (_MK_SHIFT_CONST(0xff) << XUSB_CSB_MEMPOOL_VAPER_BASE_HI_19_ADDR_SHIFT)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_HI_19_ADDR_RANGE       7:0
#define XUSB_CSB_MEMPOOL_VAPER_BASE_HI_19_ADDR_WOFFSET     0
#define XUSB_CSB_MEMPOOL_VAPER_BASE_HI_19_ADDR_DEFAULT     (_MK_MASK_CONST(0x0000000)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_HI_19_ADDR_DEFAULT_MASK (_MK_MASK_CONST(0xff)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_HI_19_ADDR_SW_DEFAULT  (_MK_MASK_CONST(0x0000000)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_HI_19_ADDR_SW_DEFAULT_MASK (_MK_MASK_CONST(0xff)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_HI_20                  _MK_ADDR_CONST(0x101974)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_HI_20_SECURE           0
#define XUSB_CSB_MEMPOOL_VAPER_BASE_HI_20_WORD_COUNT       1
#define XUSB_CSB_MEMPOOL_VAPER_BASE_HI_20_RESET_VAL        _MK_MASK_CONST(0x0)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_HI_20_RESET_MASK       _MK_MASK_CONST(0xff)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_HI_20_SW_DEFAULT_VAL   _MK_MASK_CONST(0x0)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_HI_20_SW_DEFAULT_MASK  _MK_MASK_CONST(0xff)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_HI_20_READ_MASK        _MK_MASK_CONST(0xff)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_HI_20_WRITE_MASK       _MK_MASK_CONST(0xff)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_HI_20_ADDR_SHIFT        _MK_SHIFT_CONST(0)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_HI_20_ADDR_FIELD       (_MK_SHIFT_CONST(0xff) << XUSB_CSB_MEMPOOL_VAPER_BASE_HI_20_ADDR_SHIFT)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_HI_20_ADDR_RANGE       7:0
#define XUSB_CSB_MEMPOOL_VAPER_BASE_HI_20_ADDR_WOFFSET     0
#define XUSB_CSB_MEMPOOL_VAPER_BASE_HI_20_ADDR_DEFAULT     (_MK_MASK_CONST(0x0000000)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_HI_20_ADDR_DEFAULT_MASK (_MK_MASK_CONST(0xff)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_HI_20_ADDR_SW_DEFAULT  (_MK_MASK_CONST(0x0000000)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_HI_20_ADDR_SW_DEFAULT_MASK (_MK_MASK_CONST(0xff)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_HI_21                  _MK_ADDR_CONST(0x10197c)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_HI_21_SECURE           0
#define XUSB_CSB_MEMPOOL_VAPER_BASE_HI_21_WORD_COUNT       1
#define XUSB_CSB_MEMPOOL_VAPER_BASE_HI_21_RESET_VAL        _MK_MASK_CONST(0x0)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_HI_21_RESET_MASK       _MK_MASK_CONST(0xff)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_HI_21_SW_DEFAULT_VAL   _MK_MASK_CONST(0x0)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_HI_21_SW_DEFAULT_MASK  _MK_MASK_CONST(0xff)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_HI_21_READ_MASK        _MK_MASK_CONST(0xff)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_HI_21_WRITE_MASK       _MK_MASK_CONST(0xff)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_HI_21_ADDR_SHIFT        _MK_SHIFT_CONST(0)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_HI_21_ADDR_FIELD       (_MK_SHIFT_CONST(0xff) << XUSB_CSB_MEMPOOL_VAPER_BASE_HI_21_ADDR_SHIFT)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_HI_21_ADDR_RANGE       7:0
#define XUSB_CSB_MEMPOOL_VAPER_BASE_HI_21_ADDR_WOFFSET     0
#define XUSB_CSB_MEMPOOL_VAPER_BASE_HI_21_ADDR_DEFAULT     (_MK_MASK_CONST(0x0000000)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_HI_21_ADDR_DEFAULT_MASK (_MK_MASK_CONST(0xff)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_HI_21_ADDR_SW_DEFAULT  (_MK_MASK_CONST(0x0000000)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_HI_21_ADDR_SW_DEFAULT_MASK (_MK_MASK_CONST(0xff)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_HI_22                  _MK_ADDR_CONST(0x101984)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_HI_22_SECURE           0
#define XUSB_CSB_MEMPOOL_VAPER_BASE_HI_22_WORD_COUNT       1
#define XUSB_CSB_MEMPOOL_VAPER_BASE_HI_22_RESET_VAL        _MK_MASK_CONST(0x0)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_HI_22_RESET_MASK       _MK_MASK_CONST(0xff)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_HI_22_SW_DEFAULT_VAL   _MK_MASK_CONST(0x0)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_HI_22_SW_DEFAULT_MASK  _MK_MASK_CONST(0xff)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_HI_22_READ_MASK        _MK_MASK_CONST(0xff)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_HI_22_WRITE_MASK       _MK_MASK_CONST(0xff)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_HI_22_ADDR_SHIFT        _MK_SHIFT_CONST(0)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_HI_22_ADDR_FIELD       (_MK_SHIFT_CONST(0xff) << XUSB_CSB_MEMPOOL_VAPER_BASE_HI_22_ADDR_SHIFT)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_HI_22_ADDR_RANGE       7:0
#define XUSB_CSB_MEMPOOL_VAPER_BASE_HI_22_ADDR_WOFFSET     0
#define XUSB_CSB_MEMPOOL_VAPER_BASE_HI_22_ADDR_DEFAULT     (_MK_MASK_CONST(0x0000000)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_HI_22_ADDR_DEFAULT_MASK (_MK_MASK_CONST(0xff)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_HI_22_ADDR_SW_DEFAULT  (_MK_MASK_CONST(0x0000000)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_HI_22_ADDR_SW_DEFAULT_MASK (_MK_MASK_CONST(0xff)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_HI_23                  _MK_ADDR_CONST(0x10198c)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_HI_23_SECURE           0
#define XUSB_CSB_MEMPOOL_VAPER_BASE_HI_23_WORD_COUNT       1
#define XUSB_CSB_MEMPOOL_VAPER_BASE_HI_23_RESET_VAL        _MK_MASK_CONST(0x0)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_HI_23_RESET_MASK       _MK_MASK_CONST(0xff)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_HI_23_SW_DEFAULT_VAL   _MK_MASK_CONST(0x0)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_HI_23_SW_DEFAULT_MASK  _MK_MASK_CONST(0xff)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_HI_23_READ_MASK        _MK_MASK_CONST(0xff)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_HI_23_WRITE_MASK       _MK_MASK_CONST(0xff)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_HI_23_ADDR_SHIFT        _MK_SHIFT_CONST(0)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_HI_23_ADDR_FIELD       (_MK_SHIFT_CONST(0xff) << XUSB_CSB_MEMPOOL_VAPER_BASE_HI_23_ADDR_SHIFT)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_HI_23_ADDR_RANGE       7:0
#define XUSB_CSB_MEMPOOL_VAPER_BASE_HI_23_ADDR_WOFFSET     0
#define XUSB_CSB_MEMPOOL_VAPER_BASE_HI_23_ADDR_DEFAULT     (_MK_MASK_CONST(0x0000000)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_HI_23_ADDR_DEFAULT_MASK (_MK_MASK_CONST(0xff)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_HI_23_ADDR_SW_DEFAULT  (_MK_MASK_CONST(0x0000000)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_HI_23_ADDR_SW_DEFAULT_MASK (_MK_MASK_CONST(0xff)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_HI_24                  _MK_ADDR_CONST(0x101994)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_HI_24_SECURE           0
#define XUSB_CSB_MEMPOOL_VAPER_BASE_HI_24_WORD_COUNT       1
#define XUSB_CSB_MEMPOOL_VAPER_BASE_HI_24_RESET_VAL        _MK_MASK_CONST(0x0)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_HI_24_RESET_MASK       _MK_MASK_CONST(0xff)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_HI_24_SW_DEFAULT_VAL   _MK_MASK_CONST(0x0)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_HI_24_SW_DEFAULT_MASK  _MK_MASK_CONST(0xff)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_HI_24_READ_MASK        _MK_MASK_CONST(0xff)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_HI_24_WRITE_MASK       _MK_MASK_CONST(0xff)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_HI_24_ADDR_SHIFT        _MK_SHIFT_CONST(0)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_HI_24_ADDR_FIELD       (_MK_SHIFT_CONST(0xff) << XUSB_CSB_MEMPOOL_VAPER_BASE_HI_24_ADDR_SHIFT)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_HI_24_ADDR_RANGE       7:0
#define XUSB_CSB_MEMPOOL_VAPER_BASE_HI_24_ADDR_WOFFSET     0
#define XUSB_CSB_MEMPOOL_VAPER_BASE_HI_24_ADDR_DEFAULT     (_MK_MASK_CONST(0x0000000)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_HI_24_ADDR_DEFAULT_MASK (_MK_MASK_CONST(0xff)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_HI_24_ADDR_SW_DEFAULT  (_MK_MASK_CONST(0x0000000)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_HI_24_ADDR_SW_DEFAULT_MASK (_MK_MASK_CONST(0xff)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_HI_25                  _MK_ADDR_CONST(0x10199c)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_HI_25_SECURE           0
#define XUSB_CSB_MEMPOOL_VAPER_BASE_HI_25_WORD_COUNT       1
#define XUSB_CSB_MEMPOOL_VAPER_BASE_HI_25_RESET_VAL        _MK_MASK_CONST(0x0)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_HI_25_RESET_MASK       _MK_MASK_CONST(0xff)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_HI_25_SW_DEFAULT_VAL   _MK_MASK_CONST(0x0)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_HI_25_SW_DEFAULT_MASK  _MK_MASK_CONST(0xff)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_HI_25_READ_MASK        _MK_MASK_CONST(0xff)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_HI_25_WRITE_MASK       _MK_MASK_CONST(0xff)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_HI_25_ADDR_SHIFT        _MK_SHIFT_CONST(0)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_HI_25_ADDR_FIELD       (_MK_SHIFT_CONST(0xff) << XUSB_CSB_MEMPOOL_VAPER_BASE_HI_25_ADDR_SHIFT)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_HI_25_ADDR_RANGE       7:0
#define XUSB_CSB_MEMPOOL_VAPER_BASE_HI_25_ADDR_WOFFSET     0
#define XUSB_CSB_MEMPOOL_VAPER_BASE_HI_25_ADDR_DEFAULT     (_MK_MASK_CONST(0x0000000)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_HI_25_ADDR_DEFAULT_MASK (_MK_MASK_CONST(0xff)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_HI_25_ADDR_SW_DEFAULT  (_MK_MASK_CONST(0x0000000)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_HI_25_ADDR_SW_DEFAULT_MASK (_MK_MASK_CONST(0xff)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_HI_26                  _MK_ADDR_CONST(0x1019a4)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_HI_26_SECURE           0
#define XUSB_CSB_MEMPOOL_VAPER_BASE_HI_26_WORD_COUNT       1
#define XUSB_CSB_MEMPOOL_VAPER_BASE_HI_26_RESET_VAL        _MK_MASK_CONST(0x0)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_HI_26_RESET_MASK       _MK_MASK_CONST(0xff)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_HI_26_SW_DEFAULT_VAL   _MK_MASK_CONST(0x0)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_HI_26_SW_DEFAULT_MASK  _MK_MASK_CONST(0xff)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_HI_26_READ_MASK        _MK_MASK_CONST(0xff)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_HI_26_WRITE_MASK       _MK_MASK_CONST(0xff)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_HI_26_ADDR_SHIFT        _MK_SHIFT_CONST(0)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_HI_26_ADDR_FIELD       (_MK_SHIFT_CONST(0xff) << XUSB_CSB_MEMPOOL_VAPER_BASE_HI_26_ADDR_SHIFT)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_HI_26_ADDR_RANGE       7:0
#define XUSB_CSB_MEMPOOL_VAPER_BASE_HI_26_ADDR_WOFFSET     0
#define XUSB_CSB_MEMPOOL_VAPER_BASE_HI_26_ADDR_DEFAULT     (_MK_MASK_CONST(0x0000000)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_HI_26_ADDR_DEFAULT_MASK (_MK_MASK_CONST(0xff)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_HI_26_ADDR_SW_DEFAULT  (_MK_MASK_CONST(0x0000000)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_HI_26_ADDR_SW_DEFAULT_MASK (_MK_MASK_CONST(0xff)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_HI_27                  _MK_ADDR_CONST(0x1019ac)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_HI_27_SECURE           0
#define XUSB_CSB_MEMPOOL_VAPER_BASE_HI_27_WORD_COUNT       1
#define XUSB_CSB_MEMPOOL_VAPER_BASE_HI_27_RESET_VAL        _MK_MASK_CONST(0x0)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_HI_27_RESET_MASK       _MK_MASK_CONST(0xff)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_HI_27_SW_DEFAULT_VAL   _MK_MASK_CONST(0x0)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_HI_27_SW_DEFAULT_MASK  _MK_MASK_CONST(0xff)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_HI_27_READ_MASK        _MK_MASK_CONST(0xff)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_HI_27_WRITE_MASK       _MK_MASK_CONST(0xff)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_HI_27_ADDR_SHIFT        _MK_SHIFT_CONST(0)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_HI_27_ADDR_FIELD       (_MK_SHIFT_CONST(0xff) << XUSB_CSB_MEMPOOL_VAPER_BASE_HI_27_ADDR_SHIFT)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_HI_27_ADDR_RANGE       7:0
#define XUSB_CSB_MEMPOOL_VAPER_BASE_HI_27_ADDR_WOFFSET     0
#define XUSB_CSB_MEMPOOL_VAPER_BASE_HI_27_ADDR_DEFAULT     (_MK_MASK_CONST(0x0000000)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_HI_27_ADDR_DEFAULT_MASK (_MK_MASK_CONST(0xff)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_HI_27_ADDR_SW_DEFAULT  (_MK_MASK_CONST(0x0000000)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_HI_27_ADDR_SW_DEFAULT_MASK (_MK_MASK_CONST(0xff)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_HI_28                  _MK_ADDR_CONST(0x1019b4)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_HI_28_SECURE           0
#define XUSB_CSB_MEMPOOL_VAPER_BASE_HI_28_WORD_COUNT       1
#define XUSB_CSB_MEMPOOL_VAPER_BASE_HI_28_RESET_VAL        _MK_MASK_CONST(0x0)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_HI_28_RESET_MASK       _MK_MASK_CONST(0xff)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_HI_28_SW_DEFAULT_VAL   _MK_MASK_CONST(0x0)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_HI_28_SW_DEFAULT_MASK  _MK_MASK_CONST(0xff)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_HI_28_READ_MASK        _MK_MASK_CONST(0xff)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_HI_28_WRITE_MASK       _MK_MASK_CONST(0xff)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_HI_28_ADDR_SHIFT        _MK_SHIFT_CONST(0)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_HI_28_ADDR_FIELD       (_MK_SHIFT_CONST(0xff) << XUSB_CSB_MEMPOOL_VAPER_BASE_HI_28_ADDR_SHIFT)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_HI_28_ADDR_RANGE       7:0
#define XUSB_CSB_MEMPOOL_VAPER_BASE_HI_28_ADDR_WOFFSET     0
#define XUSB_CSB_MEMPOOL_VAPER_BASE_HI_28_ADDR_DEFAULT     (_MK_MASK_CONST(0x0000000)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_HI_28_ADDR_DEFAULT_MASK (_MK_MASK_CONST(0xff)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_HI_28_ADDR_SW_DEFAULT  (_MK_MASK_CONST(0x0000000)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_HI_28_ADDR_SW_DEFAULT_MASK (_MK_MASK_CONST(0xff)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_HI_29                  _MK_ADDR_CONST(0x1019bc)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_HI_29_SECURE           0
#define XUSB_CSB_MEMPOOL_VAPER_BASE_HI_29_WORD_COUNT       1
#define XUSB_CSB_MEMPOOL_VAPER_BASE_HI_29_RESET_VAL        _MK_MASK_CONST(0x0)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_HI_29_RESET_MASK       _MK_MASK_CONST(0xff)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_HI_29_SW_DEFAULT_VAL   _MK_MASK_CONST(0x0)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_HI_29_SW_DEFAULT_MASK  _MK_MASK_CONST(0xff)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_HI_29_READ_MASK        _MK_MASK_CONST(0xff)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_HI_29_WRITE_MASK       _MK_MASK_CONST(0xff)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_HI_29_ADDR_SHIFT        _MK_SHIFT_CONST(0)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_HI_29_ADDR_FIELD       (_MK_SHIFT_CONST(0xff) << XUSB_CSB_MEMPOOL_VAPER_BASE_HI_29_ADDR_SHIFT)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_HI_29_ADDR_RANGE       7:0
#define XUSB_CSB_MEMPOOL_VAPER_BASE_HI_29_ADDR_WOFFSET     0
#define XUSB_CSB_MEMPOOL_VAPER_BASE_HI_29_ADDR_DEFAULT     (_MK_MASK_CONST(0x0000000)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_HI_29_ADDR_DEFAULT_MASK (_MK_MASK_CONST(0xff)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_HI_29_ADDR_SW_DEFAULT  (_MK_MASK_CONST(0x0000000)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_HI_29_ADDR_SW_DEFAULT_MASK (_MK_MASK_CONST(0xff)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_HI_30                  _MK_ADDR_CONST(0x1019c4)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_HI_30_SECURE           0
#define XUSB_CSB_MEMPOOL_VAPER_BASE_HI_30_WORD_COUNT       1
#define XUSB_CSB_MEMPOOL_VAPER_BASE_HI_30_RESET_VAL        _MK_MASK_CONST(0x0)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_HI_30_RESET_MASK       _MK_MASK_CONST(0xff)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_HI_30_SW_DEFAULT_VAL   _MK_MASK_CONST(0x0)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_HI_30_SW_DEFAULT_MASK  _MK_MASK_CONST(0xff)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_HI_30_READ_MASK        _MK_MASK_CONST(0xff)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_HI_30_WRITE_MASK       _MK_MASK_CONST(0xff)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_HI_30_ADDR_SHIFT        _MK_SHIFT_CONST(0)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_HI_30_ADDR_FIELD       (_MK_SHIFT_CONST(0xff) << XUSB_CSB_MEMPOOL_VAPER_BASE_HI_30_ADDR_SHIFT)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_HI_30_ADDR_RANGE       7:0
#define XUSB_CSB_MEMPOOL_VAPER_BASE_HI_30_ADDR_WOFFSET     0
#define XUSB_CSB_MEMPOOL_VAPER_BASE_HI_30_ADDR_DEFAULT     (_MK_MASK_CONST(0x0000000)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_HI_30_ADDR_DEFAULT_MASK (_MK_MASK_CONST(0xff)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_HI_30_ADDR_SW_DEFAULT  (_MK_MASK_CONST(0x0000000)
#define XUSB_CSB_MEMPOOL_VAPER_BASE_HI_30_ADDR_SW_DEFAULT_MASK (_MK_MASK_CONST(0xff)
#define XUSB_CSB_MEMPOOL_CTX_FAULT_CONTROL_0               _MK_ADDR_CONST(0x01019D0)
#define XUSB_CSB_MEMPOOL_CTX_FAULT_CONTROL_0_SECURE        0
#define XUSB_CSB_MEMPOOL_CTX_FAULT_CONTROL_0_WORD_COUNT    1
#define XUSB_CSB_MEMPOOL_CTX_FAULT_CONTROL_0_RESET_VAL     _MK_MASK_CONST(0x0)
#define XUSB_CSB_MEMPOOL_CTX_FAULT_CONTROL_0_RESET_MASK    _MK_MASK_CONST(0x1010011)
#define XUSB_CSB_MEMPOOL_CTX_FAULT_CONTROL_0_SW_DEFAULT_VAL _MK_MASK_CONST(0x0)
#define XUSB_CSB_MEMPOOL_CTX_FAULT_CONTROL_0_SW_DEFAULT_MASK _MK_MASK_CONST(0x1010011)
#define XUSB_CSB_MEMPOOL_CTX_FAULT_CONTROL_0_READ_MASK     _MK_MASK_CONST(0x1010011)
#define XUSB_CSB_MEMPOOL_CTX_FAULT_CONTROL_0_WRITE_MASK    _MK_MASK_CONST(0x1010011)
#define XUSB_CSB_MEMPOOL_CTX_FAULT_CONTROL_0_FDREQ_INTR_SHIFT  _MK_SHIFT_CONST(0)
#define XUSB_CSB_MEMPOOL_CTX_FAULT_CONTROL_0_FDREQ_INTR_FIELD (_MK_SHIFT_CONST(0x1) << XUSB_CSB_MEMPOOL_CTX_FAULT_CONTROL_0_FDREQ_INTR_SHIFT)
#define XUSB_CSB_MEMPOOL_CTX_FAULT_CONTROL_0_FDREQ_INTR_RANGE 0:0
#define XUSB_CSB_MEMPOOL_CTX_FAULT_CONTROL_0_FDREQ_INTR_WOFFSET 0
#define XUSB_CSB_MEMPOOL_CTX_FAULT_CONTROL_0_FDREQ_INTR_DEFAULT (_MK_MASK_CONST(0x0000000)
#define XUSB_CSB_MEMPOOL_CTX_FAULT_CONTROL_0_FDREQ_INTR_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_CSB_MEMPOOL_CTX_FAULT_CONTROL_0_FDREQ_INTR_SW_DEFAULT (_MK_MASK_CONST(0x0000000)
#define XUSB_CSB_MEMPOOL_CTX_FAULT_CONTROL_0_FDREQ_INTR_SW_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_CSB_MEMPOOL_CTX_FAULT_CONTROL_0_XREQ_INTR_SHIFT  _MK_SHIFT_CONST(4)
#define XUSB_CSB_MEMPOOL_CTX_FAULT_CONTROL_0_XREQ_INTR_FIELD (_MK_SHIFT_CONST(0x1) << XUSB_CSB_MEMPOOL_CTX_FAULT_CONTROL_0_XREQ_INTR_SHIFT)
#define XUSB_CSB_MEMPOOL_CTX_FAULT_CONTROL_0_XREQ_INTR_RANGE 4:4
#define XUSB_CSB_MEMPOOL_CTX_FAULT_CONTROL_0_XREQ_INTR_WOFFSET 0
#define XUSB_CSB_MEMPOOL_CTX_FAULT_CONTROL_0_XREQ_INTR_DEFAULT (_MK_MASK_CONST(0x0000000)
#define XUSB_CSB_MEMPOOL_CTX_FAULT_CONTROL_0_XREQ_INTR_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_CSB_MEMPOOL_CTX_FAULT_CONTROL_0_XREQ_INTR_SW_DEFAULT (_MK_MASK_CONST(0x0000000)
#define XUSB_CSB_MEMPOOL_CTX_FAULT_CONTROL_0_XREQ_INTR_SW_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_CSB_MEMPOOL_CTX_FAULT_CONTROL_0_FDREQ_MODE_SHIFT  _MK_SHIFT_CONST(16)
#define XUSB_CSB_MEMPOOL_CTX_FAULT_CONTROL_0_FDREQ_MODE_FIELD (_MK_SHIFT_CONST(0x1) << XUSB_CSB_MEMPOOL_CTX_FAULT_CONTROL_0_FDREQ_MODE_SHIFT)
#define XUSB_CSB_MEMPOOL_CTX_FAULT_CONTROL_0_FDREQ_MODE_RANGE 16:16
#define XUSB_CSB_MEMPOOL_CTX_FAULT_CONTROL_0_FDREQ_MODE_WOFFSET 0
#define XUSB_CSB_MEMPOOL_CTX_FAULT_CONTROL_0_FDREQ_MODE_DEFAULT (_MK_MASK_CONST(0x0000000)
#define XUSB_CSB_MEMPOOL_CTX_FAULT_CONTROL_0_FDREQ_MODE_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_CSB_MEMPOOL_CTX_FAULT_CONTROL_0_FDREQ_MODE_SW_DEFAULT (_MK_MASK_CONST(0x0000000)
#define XUSB_CSB_MEMPOOL_CTX_FAULT_CONTROL_0_FDREQ_MODE_SW_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_CSB_MEMPOOL_CTX_FAULT_CONTROL_0_FDREQ_MODE_OPER _MK_ENUM_CONST(0x0000000)
#define XUSB_CSB_MEMPOOL_CTX_FAULT_CONTROL_0_FDREQ_MODE_HALT _MK_ENUM_CONST(0x0000001)
#define XUSB_CSB_MEMPOOL_CTX_FAULT_CONTROL_0_XREQ_MODE_SHIFT  _MK_SHIFT_CONST(24)
#define XUSB_CSB_MEMPOOL_CTX_FAULT_CONTROL_0_XREQ_MODE_FIELD (_MK_SHIFT_CONST(0x1) << XUSB_CSB_MEMPOOL_CTX_FAULT_CONTROL_0_XREQ_MODE_SHIFT)
#define XUSB_CSB_MEMPOOL_CTX_FAULT_CONTROL_0_XREQ_MODE_RANGE 24:24
#define XUSB_CSB_MEMPOOL_CTX_FAULT_CONTROL_0_XREQ_MODE_WOFFSET 0
#define XUSB_CSB_MEMPOOL_CTX_FAULT_CONTROL_0_XREQ_MODE_DEFAULT (_MK_MASK_CONST(0x0000000)
#define XUSB_CSB_MEMPOOL_CTX_FAULT_CONTROL_0_XREQ_MODE_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_CSB_MEMPOOL_CTX_FAULT_CONTROL_0_XREQ_MODE_SW_DEFAULT (_MK_MASK_CONST(0x0000000)
#define XUSB_CSB_MEMPOOL_CTX_FAULT_CONTROL_0_XREQ_MODE_SW_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_CSB_MEMPOOL_CTX_FAULT_CONTROL_0_XREQ_MODE_OPER _MK_ENUM_CONST(0x0000000)
#define XUSB_CSB_MEMPOOL_CTX_FAULT_CONTROL_0_XREQ_MODE_HALT _MK_ENUM_CONST(0x0000001)
#define XUSB_CSB_MEMPOOL_CTX_FAULT_STATUS_0                _MK_ADDR_CONST(0x01019D4)
#define XUSB_CSB_MEMPOOL_CTX_FAULT_STATUS_0_SECURE         0
#define XUSB_CSB_MEMPOOL_CTX_FAULT_STATUS_0_WORD_COUNT     1
#define XUSB_CSB_MEMPOOL_CTX_FAULT_STATUS_0_RESET_VAL      _MK_MASK_CONST(0x0)
#define XUSB_CSB_MEMPOOL_CTX_FAULT_STATUS_0_RESET_MASK     _MK_MASK_CONST(0x11)
#define XUSB_CSB_MEMPOOL_CTX_FAULT_STATUS_0_SW_DEFAULT_VAL _MK_MASK_CONST(0x0)
#define XUSB_CSB_MEMPOOL_CTX_FAULT_STATUS_0_SW_DEFAULT_MASK _MK_MASK_CONST(0x11)
#define XUSB_CSB_MEMPOOL_CTX_FAULT_STATUS_0_READ_MASK      _MK_MASK_CONST(0x11)
#define XUSB_CSB_MEMPOOL_CTX_FAULT_STATUS_0_WRITE_MASK     _MK_MASK_CONST(0x11)
#define XUSB_CSB_MEMPOOL_CTX_FAULT_STATUS_0_FDREQ_FAULT_SHIFT  _MK_SHIFT_CONST(0)
#define XUSB_CSB_MEMPOOL_CTX_FAULT_STATUS_0_FDREQ_FAULT_FIELD (_MK_SHIFT_CONST(0x1) << XUSB_CSB_MEMPOOL_CTX_FAULT_STATUS_0_FDREQ_FAULT_SHIFT)
#define XUSB_CSB_MEMPOOL_CTX_FAULT_STATUS_0_FDREQ_FAULT_RANGE 0:0
#define XUSB_CSB_MEMPOOL_CTX_FAULT_STATUS_0_FDREQ_FAULT_WOFFSET 0
#define XUSB_CSB_MEMPOOL_CTX_FAULT_STATUS_0_FDREQ_FAULT_DEFAULT (_MK_MASK_CONST(0x0000000)
#define XUSB_CSB_MEMPOOL_CTX_FAULT_STATUS_0_FDREQ_FAULT_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_CSB_MEMPOOL_CTX_FAULT_STATUS_0_FDREQ_FAULT_SW_DEFAULT (_MK_MASK_CONST(0x0000000)
#define XUSB_CSB_MEMPOOL_CTX_FAULT_STATUS_0_FDREQ_FAULT_SW_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_CSB_MEMPOOL_CTX_FAULT_STATUS_0_XREQ_FAULT_SHIFT  _MK_SHIFT_CONST(4)
#define XUSB_CSB_MEMPOOL_CTX_FAULT_STATUS_0_XREQ_FAULT_FIELD (_MK_SHIFT_CONST(0x1) << XUSB_CSB_MEMPOOL_CTX_FAULT_STATUS_0_XREQ_FAULT_SHIFT)
#define XUSB_CSB_MEMPOOL_CTX_FAULT_STATUS_0_XREQ_FAULT_RANGE 4:4
#define XUSB_CSB_MEMPOOL_CTX_FAULT_STATUS_0_XREQ_FAULT_WOFFSET 0
#define XUSB_CSB_MEMPOOL_CTX_FAULT_STATUS_0_XREQ_FAULT_DEFAULT (_MK_MASK_CONST(0x0000000)
#define XUSB_CSB_MEMPOOL_CTX_FAULT_STATUS_0_XREQ_FAULT_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_CSB_MEMPOOL_CTX_FAULT_STATUS_0_XREQ_FAULT_SW_DEFAULT (_MK_MASK_CONST(0x0000000)
#define XUSB_CSB_MEMPOOL_CTX_FAULT_STATUS_0_XREQ_FAULT_SW_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_CSB_MEMPOOL_CTX_FAULT_XREQ_ATTR1_0            _MK_ADDR_CONST(0x01019D8)
#define XUSB_CSB_MEMPOOL_CTX_FAULT_XREQ_ATTR1_0_SECURE     0
#define XUSB_CSB_MEMPOOL_CTX_FAULT_XREQ_ATTR1_0_WORD_COUNT 1
#define XUSB_CSB_MEMPOOL_CTX_FAULT_XREQ_ATTR1_0_RESET_VAL  _MK_MASK_CONST(0x0)
#define XUSB_CSB_MEMPOOL_CTX_FAULT_XREQ_ATTR1_0_RESET_MASK _MK_MASK_CONST(0x0)
#define XUSB_CSB_MEMPOOL_CTX_FAULT_XREQ_ATTR1_0_SW_DEFAULT_VAL _MK_MASK_CONST(0x0)
#define XUSB_CSB_MEMPOOL_CTX_FAULT_XREQ_ATTR1_0_SW_DEFAULT_MASK _MK_MASK_CONST(0x0)
#define XUSB_CSB_MEMPOOL_CTX_FAULT_XREQ_ATTR1_0_READ_MASK  _MK_MASK_CONST(0xff30103)
#define XUSB_CSB_MEMPOOL_CTX_FAULT_XREQ_ATTR1_0_WRITE_MASK _MK_MASK_CONST(0x0)
#define XUSB_CSB_MEMPOOL_CTX_FAULT_XREQ_ATTR1_0_SZ_SHIFT    _MK_SHIFT_CONST(0)
#define XUSB_CSB_MEMPOOL_CTX_FAULT_XREQ_ATTR1_0_SZ_FIELD   (_MK_SHIFT_CONST(0x3) << XUSB_CSB_MEMPOOL_CTX_FAULT_XREQ_ATTR1_0_SZ_SHIFT)
#define XUSB_CSB_MEMPOOL_CTX_FAULT_XREQ_ATTR1_0_SZ_RANGE   1:0
#define XUSB_CSB_MEMPOOL_CTX_FAULT_XREQ_ATTR1_0_SZ_WOFFSET 0
#define XUSB_CSB_MEMPOOL_CTX_FAULT_XREQ_ATTR1_0_READ_SHIFT  _MK_SHIFT_CONST(8)
#define XUSB_CSB_MEMPOOL_CTX_FAULT_XREQ_ATTR1_0_READ_FIELD (_MK_SHIFT_CONST(0x1) << XUSB_CSB_MEMPOOL_CTX_FAULT_XREQ_ATTR1_0_READ_SHIFT)
#define XUSB_CSB_MEMPOOL_CTX_FAULT_XREQ_ATTR1_0_READ_RANGE 8:8
#define XUSB_CSB_MEMPOOL_CTX_FAULT_XREQ_ATTR1_0_READ_WOFFSET 0
#define XUSB_CSB_MEMPOOL_CTX_FAULT_XREQ_ATTR1_0_LABEL_SHIFT  _MK_SHIFT_CONST(16)
#define XUSB_CSB_MEMPOOL_CTX_FAULT_XREQ_ATTR1_0_LABEL_FIELD (_MK_SHIFT_CONST(0x3) << XUSB_CSB_MEMPOOL_CTX_FAULT_XREQ_ATTR1_0_LABEL_SHIFT)
#define XUSB_CSB_MEMPOOL_CTX_FAULT_XREQ_ATTR1_0_LABEL_RANGE 17:16
#define XUSB_CSB_MEMPOOL_CTX_FAULT_XREQ_ATTR1_0_LABEL_WOFFSET 0
#define XUSB_CSB_MEMPOOL_CTX_FAULT_XREQ_ATTR1_0_APER_SHIFT  _MK_SHIFT_CONST(20)
#define XUSB_CSB_MEMPOOL_CTX_FAULT_XREQ_ATTR1_0_APER_FIELD (_MK_SHIFT_CONST(0xf) << XUSB_CSB_MEMPOOL_CTX_FAULT_XREQ_ATTR1_0_APER_SHIFT)
#define XUSB_CSB_MEMPOOL_CTX_FAULT_XREQ_ATTR1_0_APER_RANGE 23:20
#define XUSB_CSB_MEMPOOL_CTX_FAULT_XREQ_ATTR1_0_APER_WOFFSET 0
#define XUSB_CSB_MEMPOOL_CTX_FAULT_XREQ_ATTR1_0_REASON_SHIFT  _MK_SHIFT_CONST(24)
#define XUSB_CSB_MEMPOOL_CTX_FAULT_XREQ_ATTR1_0_REASON_FIELD (_MK_SHIFT_CONST(0xf) << XUSB_CSB_MEMPOOL_CTX_FAULT_XREQ_ATTR1_0_REASON_SHIFT)
#define XUSB_CSB_MEMPOOL_CTX_FAULT_XREQ_ATTR1_0_REASON_RANGE 27:24
#define XUSB_CSB_MEMPOOL_CTX_FAULT_XREQ_ATTR1_0_REASON_WOFFSET 0
#define XUSB_CSB_MEMPOOL_CTX_FAULT_XREQ_ATTR2_0            _MK_ADDR_CONST(0x01019DC)
#define XUSB_CSB_MEMPOOL_CTX_FAULT_XREQ_ATTR2_0_SECURE     0
#define XUSB_CSB_MEMPOOL_CTX_FAULT_XREQ_ATTR2_0_WORD_COUNT 1
#define XUSB_CSB_MEMPOOL_CTX_FAULT_XREQ_ATTR2_0_RESET_VAL  _MK_MASK_CONST(0x0)
#define XUSB_CSB_MEMPOOL_CTX_FAULT_XREQ_ATTR2_0_RESET_MASK _MK_MASK_CONST(0x0)
#define XUSB_CSB_MEMPOOL_CTX_FAULT_XREQ_ATTR2_0_SW_DEFAULT_VAL _MK_MASK_CONST(0x0)
#define XUSB_CSB_MEMPOOL_CTX_FAULT_XREQ_ATTR2_0_SW_DEFAULT_MASK _MK_MASK_CONST(0x0)
#define XUSB_CSB_MEMPOOL_CTX_FAULT_XREQ_ATTR2_0_READ_MASK  _MK_MASK_CONST(0xffffffff)
#define XUSB_CSB_MEMPOOL_CTX_FAULT_XREQ_ATTR2_0_WRITE_MASK _MK_MASK_CONST(0x0)
#define XUSB_CSB_MEMPOOL_CTX_FAULT_XREQ_ATTR2_0_ADDR_SHIFT  _MK_SHIFT_CONST(0)
#define XUSB_CSB_MEMPOOL_CTX_FAULT_XREQ_ATTR2_0_ADDR_FIELD (_MK_SHIFT_CONST(0xffffffff) << XUSB_CSB_MEMPOOL_CTX_FAULT_XREQ_ATTR2_0_ADDR_SHIFT)
#define XUSB_CSB_MEMPOOL_CTX_FAULT_XREQ_ATTR2_0_ADDR_RANGE 31:0
#define XUSB_CSB_MEMPOOL_CTX_FAULT_XREQ_ATTR2_0_ADDR_WOFFSET 0
#define XUSB_CSB_MEMPOOL_CTX_FAULT_FDREQ_ATTR_0            _MK_ADDR_CONST(0x01019E0)
#define XUSB_CSB_MEMPOOL_CTX_FAULT_FDREQ_ATTR_0_SECURE     0
#define XUSB_CSB_MEMPOOL_CTX_FAULT_FDREQ_ATTR_0_WORD_COUNT 1
#define XUSB_CSB_MEMPOOL_CTX_FAULT_FDREQ_ATTR_0_RESET_VAL  _MK_MASK_CONST(0x0)
#define XUSB_CSB_MEMPOOL_CTX_FAULT_FDREQ_ATTR_0_RESET_MASK _MK_MASK_CONST(0x0)
#define XUSB_CSB_MEMPOOL_CTX_FAULT_FDREQ_ATTR_0_SW_DEFAULT_VAL _MK_MASK_CONST(0x0)
#define XUSB_CSB_MEMPOOL_CTX_FAULT_FDREQ_ATTR_0_SW_DEFAULT_MASK _MK_MASK_CONST(0x0)
#define XUSB_CSB_MEMPOOL_CTX_FAULT_FDREQ_ATTR_0_READ_MASK  _MK_MASK_CONST(0xff70107)
#define XUSB_CSB_MEMPOOL_CTX_FAULT_FDREQ_ATTR_0_WRITE_MASK _MK_MASK_CONST(0x0)
#define XUSB_CSB_MEMPOOL_CTX_FAULT_FDREQ_ATTR_0_SZ_SHIFT    _MK_SHIFT_CONST(0)
#define XUSB_CSB_MEMPOOL_CTX_FAULT_FDREQ_ATTR_0_SZ_FIELD   (_MK_SHIFT_CONST(0x7) << XUSB_CSB_MEMPOOL_CTX_FAULT_FDREQ_ATTR_0_SZ_SHIFT)
#define XUSB_CSB_MEMPOOL_CTX_FAULT_FDREQ_ATTR_0_SZ_RANGE   2:0
#define XUSB_CSB_MEMPOOL_CTX_FAULT_FDREQ_ATTR_0_SZ_WOFFSET 0
#define XUSB_CSB_MEMPOOL_CTX_FAULT_FDREQ_ATTR_0_READ_SHIFT  _MK_SHIFT_CONST(8)
#define XUSB_CSB_MEMPOOL_CTX_FAULT_FDREQ_ATTR_0_READ_FIELD (_MK_SHIFT_CONST(0x1) << XUSB_CSB_MEMPOOL_CTX_FAULT_FDREQ_ATTR_0_READ_SHIFT)
#define XUSB_CSB_MEMPOOL_CTX_FAULT_FDREQ_ATTR_0_READ_RANGE 8:8
#define XUSB_CSB_MEMPOOL_CTX_FAULT_FDREQ_ATTR_0_READ_WOFFSET 0
#define XUSB_CSB_MEMPOOL_CTX_FAULT_FDREQ_ATTR_0_CTXDMA_SHIFT  _MK_SHIFT_CONST(16)
#define XUSB_CSB_MEMPOOL_CTX_FAULT_FDREQ_ATTR_0_CTXDMA_FIELD (_MK_SHIFT_CONST(0x7) << XUSB_CSB_MEMPOOL_CTX_FAULT_FDREQ_ATTR_0_CTXDMA_SHIFT)
#define XUSB_CSB_MEMPOOL_CTX_FAULT_FDREQ_ATTR_0_CTXDMA_RANGE 18:16
#define XUSB_CSB_MEMPOOL_CTX_FAULT_FDREQ_ATTR_0_CTXDMA_WOFFSET 0
#define XUSB_CSB_MEMPOOL_CTX_FAULT_FDREQ_ATTR_0_APER_SHIFT  _MK_SHIFT_CONST(20)
#define XUSB_CSB_MEMPOOL_CTX_FAULT_FDREQ_ATTR_0_APER_FIELD (_MK_SHIFT_CONST(0xf) << XUSB_CSB_MEMPOOL_CTX_FAULT_FDREQ_ATTR_0_APER_SHIFT)
#define XUSB_CSB_MEMPOOL_CTX_FAULT_FDREQ_ATTR_0_APER_RANGE 23:20
#define XUSB_CSB_MEMPOOL_CTX_FAULT_FDREQ_ATTR_0_APER_WOFFSET 0
#define XUSB_CSB_MEMPOOL_CTX_FAULT_FDREQ_ATTR_0_REASON_SHIFT  _MK_SHIFT_CONST(24)
#define XUSB_CSB_MEMPOOL_CTX_FAULT_FDREQ_ATTR_0_REASON_FIELD (_MK_SHIFT_CONST(0xf) << XUSB_CSB_MEMPOOL_CTX_FAULT_FDREQ_ATTR_0_REASON_SHIFT)
#define XUSB_CSB_MEMPOOL_CTX_FAULT_FDREQ_ATTR_0_REASON_RANGE 27:24
#define XUSB_CSB_MEMPOOL_CTX_FAULT_FDREQ_ATTR_0_REASON_WOFFSET 0
#define XUSB_CSB_MEMPOOL_CTX_FAULT_FDREQ_ADDRLO_0          _MK_ADDR_CONST(0x01019E4)
#define XUSB_CSB_MEMPOOL_CTX_FAULT_FDREQ_ADDRLO_0_SECURE   0
#define XUSB_CSB_MEMPOOL_CTX_FAULT_FDREQ_ADDRLO_0_WORD_COUNT 1
#define XUSB_CSB_MEMPOOL_CTX_FAULT_FDREQ_ADDRLO_0_RESET_VAL _MK_MASK_CONST(0x0)
#define XUSB_CSB_MEMPOOL_CTX_FAULT_FDREQ_ADDRLO_0_RESET_MASK _MK_MASK_CONST(0x0)
#define XUSB_CSB_MEMPOOL_CTX_FAULT_FDREQ_ADDRLO_0_SW_DEFAULT_VAL _MK_MASK_CONST(0x0)
#define XUSB_CSB_MEMPOOL_CTX_FAULT_FDREQ_ADDRLO_0_SW_DEFAULT_MASK _MK_MASK_CONST(0x0)
#define XUSB_CSB_MEMPOOL_CTX_FAULT_FDREQ_ADDRLO_0_READ_MASK _MK_MASK_CONST(0xffffffff)
#define XUSB_CSB_MEMPOOL_CTX_FAULT_FDREQ_ADDRLO_0_WRITE_MASK _MK_MASK_CONST(0x0)
#define XUSB_CSB_MEMPOOL_CTX_FAULT_FDREQ_ADDRLO_0_ADDR_SHIFT  _MK_SHIFT_CONST(0)
#define XUSB_CSB_MEMPOOL_CTX_FAULT_FDREQ_ADDRLO_0_ADDR_FIELD (_MK_SHIFT_CONST(0xffffffff) << XUSB_CSB_MEMPOOL_CTX_FAULT_FDREQ_ADDRLO_0_ADDR_SHIFT)
#define XUSB_CSB_MEMPOOL_CTX_FAULT_FDREQ_ADDRLO_0_ADDR_RANGE 31:0
#define XUSB_CSB_MEMPOOL_CTX_FAULT_FDREQ_ADDRLO_0_ADDR_WOFFSET 0
#define XUSB_CSB_MEMPOOL_CTX_FAULT_FDREQ_ADDRHI_0          _MK_ADDR_CONST(0x01019E8)
#define XUSB_CSB_MEMPOOL_CTX_FAULT_FDREQ_ADDRHI_0_SECURE   0
#define XUSB_CSB_MEMPOOL_CTX_FAULT_FDREQ_ADDRHI_0_WORD_COUNT 1
#define XUSB_CSB_MEMPOOL_CTX_FAULT_FDREQ_ADDRHI_0_RESET_VAL _MK_MASK_CONST(0x0)
#define XUSB_CSB_MEMPOOL_CTX_FAULT_FDREQ_ADDRHI_0_RESET_MASK _MK_MASK_CONST(0x0)
#define XUSB_CSB_MEMPOOL_CTX_FAULT_FDREQ_ADDRHI_0_SW_DEFAULT_VAL _MK_MASK_CONST(0x0)
#define XUSB_CSB_MEMPOOL_CTX_FAULT_FDREQ_ADDRHI_0_SW_DEFAULT_MASK _MK_MASK_CONST(0x0)
#define XUSB_CSB_MEMPOOL_CTX_FAULT_FDREQ_ADDRHI_0_READ_MASK _MK_MASK_CONST(0xff)
#define XUSB_CSB_MEMPOOL_CTX_FAULT_FDREQ_ADDRHI_0_WRITE_MASK _MK_MASK_CONST(0x0)
#define XUSB_CSB_MEMPOOL_CTX_FAULT_FDREQ_ADDRHI_0_ADDR_SHIFT  _MK_SHIFT_CONST(0)
#define XUSB_CSB_MEMPOOL_CTX_FAULT_FDREQ_ADDRHI_0_ADDR_FIELD (_MK_SHIFT_CONST(0xff) << XUSB_CSB_MEMPOOL_CTX_FAULT_FDREQ_ADDRHI_0_ADDR_SHIFT)
#define XUSB_CSB_MEMPOOL_CTX_FAULT_FDREQ_ADDRHI_0_ADDR_RANGE 7:0
#define XUSB_CSB_MEMPOOL_CTX_FAULT_FDREQ_ADDRHI_0_ADDR_WOFFSET 0
#define XUSB_CSB_MEMPOOL_CTX_FAULT_DROP_DATA_0             _MK_ADDR_CONST(0x01019EC)
#define XUSB_CSB_MEMPOOL_CTX_FAULT_DROP_DATA_0_SECURE      0
#define XUSB_CSB_MEMPOOL_CTX_FAULT_DROP_DATA_0_WORD_COUNT  1
#define XUSB_CSB_MEMPOOL_CTX_FAULT_DROP_DATA_0_RESET_VAL   _MK_MASK_CONST(0xbadbadba)
#define XUSB_CSB_MEMPOOL_CTX_FAULT_DROP_DATA_0_RESET_MASK  _MK_MASK_CONST(0xffffffff)
#define XUSB_CSB_MEMPOOL_CTX_FAULT_DROP_DATA_0_SW_DEFAULT_VAL _MK_MASK_CONST(0xbadbadba)
#define XUSB_CSB_MEMPOOL_CTX_FAULT_DROP_DATA_0_SW_DEFAULT_MASK _MK_MASK_CONST(0xffffffff)
#define XUSB_CSB_MEMPOOL_CTX_FAULT_DROP_DATA_0_READ_MASK   _MK_MASK_CONST(0xffffffff)
#define XUSB_CSB_MEMPOOL_CTX_FAULT_DROP_DATA_0_WRITE_MASK  _MK_MASK_CONST(0xffffffff)
#define XUSB_CSB_MEMPOOL_CTX_FAULT_DROP_DATA_0_PATTERN_SHIFT  _MK_SHIFT_CONST(0)
#define XUSB_CSB_MEMPOOL_CTX_FAULT_DROP_DATA_0_PATTERN_FIELD (_MK_SHIFT_CONST(0xffffffff) << XUSB_CSB_MEMPOOL_CTX_FAULT_DROP_DATA_0_PATTERN_SHIFT)
#define XUSB_CSB_MEMPOOL_CTX_FAULT_DROP_DATA_0_PATTERN_RANGE 31:0
#define XUSB_CSB_MEMPOOL_CTX_FAULT_DROP_DATA_0_PATTERN_WOFFSET 0
#define XUSB_CSB_MEMPOOL_CTX_FAULT_DROP_DATA_0_PATTERN_DEFAULT (_MK_MASK_CONST(0xBADBADBA)
#define XUSB_CSB_MEMPOOL_CTX_FAULT_DROP_DATA_0_PATTERN_DEFAULT_MASK (_MK_MASK_CONST(0xffffffff)
#define XUSB_CSB_MEMPOOL_CTX_FAULT_DROP_DATA_0_PATTERN_SW_DEFAULT (_MK_MASK_CONST(0xBADBADBA)
#define XUSB_CSB_MEMPOOL_CTX_FAULT_DROP_DATA_0_PATTERN_SW_DEFAULT_MASK (_MK_MASK_CONST(0xffffffff)
#define XUSB_CSB_MEMPOOL_IDLE_0                            _MK_ADDR_CONST(0x01019F0)
#define XUSB_CSB_MEMPOOL_IDLE_0_SECURE                     0
#define XUSB_CSB_MEMPOOL_IDLE_0_WORD_COUNT                 1
#define XUSB_CSB_MEMPOOL_IDLE_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define XUSB_CSB_MEMPOOL_IDLE_0_RESET_MASK                 _MK_MASK_CONST(0x0)
#define XUSB_CSB_MEMPOOL_IDLE_0_SW_DEFAULT_VAL             _MK_MASK_CONST(0x0)
#define XUSB_CSB_MEMPOOL_IDLE_0_SW_DEFAULT_MASK            _MK_MASK_CONST(0x0)
#define XUSB_CSB_MEMPOOL_IDLE_0_READ_MASK                  _MK_MASK_CONST(0x30f)
#define XUSB_CSB_MEMPOOL_IDLE_0_WRITE_MASK                 _MK_MASK_CONST(0x0)
#define XUSB_CSB_MEMPOOL_IDLE_0_XREQ_SHIFT                  _MK_SHIFT_CONST(0)
#define XUSB_CSB_MEMPOOL_IDLE_0_XREQ_FIELD                 (_MK_SHIFT_CONST(0x1) << XUSB_CSB_MEMPOOL_IDLE_0_XREQ_SHIFT)
#define XUSB_CSB_MEMPOOL_IDLE_0_XREQ_RANGE                 0:0
#define XUSB_CSB_MEMPOOL_IDLE_0_XREQ_WOFFSET               0
#define XUSB_CSB_MEMPOOL_IDLE_0_FDREQ_SHIFT                 _MK_SHIFT_CONST(1)
#define XUSB_CSB_MEMPOOL_IDLE_0_FDREQ_FIELD                (_MK_SHIFT_CONST(0x1) << XUSB_CSB_MEMPOOL_IDLE_0_FDREQ_SHIFT)
#define XUSB_CSB_MEMPOOL_IDLE_0_FDREQ_RANGE                1:1
#define XUSB_CSB_MEMPOOL_IDLE_0_FDREQ_WOFFSET              0
#define XUSB_CSB_MEMPOOL_IDLE_0_DIRECTOP_SHIFT              _MK_SHIFT_CONST(2)
#define XUSB_CSB_MEMPOOL_IDLE_0_DIRECTOP_FIELD             (_MK_SHIFT_CONST(0x1) << XUSB_CSB_MEMPOOL_IDLE_0_DIRECTOP_SHIFT)
#define XUSB_CSB_MEMPOOL_IDLE_0_DIRECTOP_RANGE             2:2
#define XUSB_CSB_MEMPOOL_IDLE_0_DIRECTOP_WOFFSET           0
#define XUSB_CSB_MEMPOOL_IDLE_0_L2IMEMOP_SHIFT              _MK_SHIFT_CONST(3)
#define XUSB_CSB_MEMPOOL_IDLE_0_L2IMEMOP_FIELD             (_MK_SHIFT_CONST(0x1) << XUSB_CSB_MEMPOOL_IDLE_0_L2IMEMOP_SHIFT)
#define XUSB_CSB_MEMPOOL_IDLE_0_L2IMEMOP_RANGE             3:3
#define XUSB_CSB_MEMPOOL_IDLE_0_L2IMEMOP_WOFFSET           0
#define XUSB_CSB_MEMPOOL_IDLE_0_L2IMEMLOOKUP_SHIFT          _MK_SHIFT_CONST(8)
#define XUSB_CSB_MEMPOOL_IDLE_0_L2IMEMLOOKUP_FIELD         (_MK_SHIFT_CONST(0x1) << XUSB_CSB_MEMPOOL_IDLE_0_L2IMEMLOOKUP_SHIFT)
#define XUSB_CSB_MEMPOOL_IDLE_0_L2IMEMLOOKUP_RANGE         8:8
#define XUSB_CSB_MEMPOOL_IDLE_0_L2IMEMLOOKUP_WOFFSET       0
#define XUSB_CSB_MEMPOOL_IDLE_0_DEVICEDMA_SHIFT             _MK_SHIFT_CONST(9)
#define XUSB_CSB_MEMPOOL_IDLE_0_DEVICEDMA_FIELD            (_MK_SHIFT_CONST(0x1) << XUSB_CSB_MEMPOOL_IDLE_0_DEVICEDMA_SHIFT)
#define XUSB_CSB_MEMPOOL_IDLE_0_DEVICEDMA_RANGE            9:9
#define XUSB_CSB_MEMPOOL_IDLE_0_DEVICEDMA_WOFFSET          0
#define XUSB_CSB_MEMPOOL_ILOAD_ATTR_0                      _MK_ADDR_CONST(0x0101A00)
#define XUSB_CSB_MEMPOOL_ILOAD_ATTR_0_SECURE               0
#define XUSB_CSB_MEMPOOL_ILOAD_ATTR_0_WORD_COUNT           1
#define XUSB_CSB_MEMPOOL_ILOAD_ATTR_0_RESET_VAL            _MK_MASK_CONST(0x0)
#define XUSB_CSB_MEMPOOL_ILOAD_ATTR_0_RESET_MASK           _MK_MASK_CONST(0xe00fffff)
#define XUSB_CSB_MEMPOOL_ILOAD_ATTR_0_SW_DEFAULT_VAL       _MK_MASK_CONST(0x0)
#define XUSB_CSB_MEMPOOL_ILOAD_ATTR_0_SW_DEFAULT_MASK      _MK_MASK_CONST(0xe00fffff)
#define XUSB_CSB_MEMPOOL_ILOAD_ATTR_0_READ_MASK            _MK_MASK_CONST(0xe00fffff)
#define XUSB_CSB_MEMPOOL_ILOAD_ATTR_0_WRITE_MASK           _MK_MASK_CONST(0xe00fff00)
#define XUSB_CSB_MEMPOOL_ILOAD_ATTR_0_RSVD_SHIFT            _MK_SHIFT_CONST(0)
#define XUSB_CSB_MEMPOOL_ILOAD_ATTR_0_RSVD_FIELD           (_MK_SHIFT_CONST(0xff) << XUSB_CSB_MEMPOOL_ILOAD_ATTR_0_RSVD_SHIFT)
#define XUSB_CSB_MEMPOOL_ILOAD_ATTR_0_RSVD_RANGE           7:0
#define XUSB_CSB_MEMPOOL_ILOAD_ATTR_0_RSVD_WOFFSET         0
#define XUSB_CSB_MEMPOOL_ILOAD_ATTR_0_RSVD_DEFAULT         (_MK_MASK_CONST(0x0000000)
#define XUSB_CSB_MEMPOOL_ILOAD_ATTR_0_RSVD_DEFAULT_MASK    (_MK_MASK_CONST(0xff)
#define XUSB_CSB_MEMPOOL_ILOAD_ATTR_0_RSVD_SW_DEFAULT      (_MK_MASK_CONST(0x0000000)
#define XUSB_CSB_MEMPOOL_ILOAD_ATTR_0_RSVD_SW_DEFAULT_MASK (_MK_MASK_CONST(0xff)
#define XUSB_CSB_MEMPOOL_ILOAD_ATTR_0_SIZE_SHIFT            _MK_SHIFT_CONST(8)
#define XUSB_CSB_MEMPOOL_ILOAD_ATTR_0_SIZE_FIELD           (_MK_SHIFT_CONST(0xfff) << XUSB_CSB_MEMPOOL_ILOAD_ATTR_0_SIZE_SHIFT)
#define XUSB_CSB_MEMPOOL_ILOAD_ATTR_0_SIZE_RANGE           19:8
#define XUSB_CSB_MEMPOOL_ILOAD_ATTR_0_SIZE_WOFFSET         0
#define XUSB_CSB_MEMPOOL_ILOAD_ATTR_0_SIZE_DEFAULT         (_MK_MASK_CONST(0x0000000)
#define XUSB_CSB_MEMPOOL_ILOAD_ATTR_0_SIZE_DEFAULT_MASK    (_MK_MASK_CONST(0xfff)
#define XUSB_CSB_MEMPOOL_ILOAD_ATTR_0_SIZE_SW_DEFAULT      (_MK_MASK_CONST(0x0000000)
#define XUSB_CSB_MEMPOOL_ILOAD_ATTR_0_SIZE_SW_DEFAULT_MASK (_MK_MASK_CONST(0xfff)
#define XUSB_CSB_MEMPOOL_ILOAD_ATTR_0_RO_SHIFT              _MK_SHIFT_CONST(29)
#define XUSB_CSB_MEMPOOL_ILOAD_ATTR_0_RO_FIELD             (_MK_SHIFT_CONST(0x1) << XUSB_CSB_MEMPOOL_ILOAD_ATTR_0_RO_SHIFT)
#define XUSB_CSB_MEMPOOL_ILOAD_ATTR_0_RO_RANGE             29:29
#define XUSB_CSB_MEMPOOL_ILOAD_ATTR_0_RO_WOFFSET           0
#define XUSB_CSB_MEMPOOL_ILOAD_ATTR_0_RO_DEFAULT           (_MK_MASK_CONST(0x0000000)
#define XUSB_CSB_MEMPOOL_ILOAD_ATTR_0_RO_DEFAULT_MASK      (_MK_MASK_CONST(0x1)
#define XUSB_CSB_MEMPOOL_ILOAD_ATTR_0_RO_SW_DEFAULT        (_MK_MASK_CONST(0x0000000)
#define XUSB_CSB_MEMPOOL_ILOAD_ATTR_0_RO_SW_DEFAULT_MASK   (_MK_MASK_CONST(0x1)
#define XUSB_CSB_MEMPOOL_ILOAD_ATTR_0_NS_SHIFT              _MK_SHIFT_CONST(30)
#define XUSB_CSB_MEMPOOL_ILOAD_ATTR_0_NS_FIELD             (_MK_SHIFT_CONST(0x1) << XUSB_CSB_MEMPOOL_ILOAD_ATTR_0_NS_SHIFT)
#define XUSB_CSB_MEMPOOL_ILOAD_ATTR_0_NS_RANGE             30:30
#define XUSB_CSB_MEMPOOL_ILOAD_ATTR_0_NS_WOFFSET           0
#define XUSB_CSB_MEMPOOL_ILOAD_ATTR_0_NS_DEFAULT           (_MK_MASK_CONST(0x0000000)
#define XUSB_CSB_MEMPOOL_ILOAD_ATTR_0_NS_DEFAULT_MASK      (_MK_MASK_CONST(0x1)
#define XUSB_CSB_MEMPOOL_ILOAD_ATTR_0_NS_SW_DEFAULT        (_MK_MASK_CONST(0x0000000)
#define XUSB_CSB_MEMPOOL_ILOAD_ATTR_0_NS_SW_DEFAULT_MASK   (_MK_MASK_CONST(0x1)
#define XUSB_CSB_MEMPOOL_ILOAD_ATTR_0_TC_SHIFT              _MK_SHIFT_CONST(31)
#define XUSB_CSB_MEMPOOL_ILOAD_ATTR_0_TC_FIELD             (_MK_SHIFT_CONST(0x1) << XUSB_CSB_MEMPOOL_ILOAD_ATTR_0_TC_SHIFT)
#define XUSB_CSB_MEMPOOL_ILOAD_ATTR_0_TC_RANGE             31:31
#define XUSB_CSB_MEMPOOL_ILOAD_ATTR_0_TC_WOFFSET           0
#define XUSB_CSB_MEMPOOL_ILOAD_ATTR_0_TC_DEFAULT           (_MK_MASK_CONST(0x0000000)
#define XUSB_CSB_MEMPOOL_ILOAD_ATTR_0_TC_DEFAULT_MASK      (_MK_MASK_CONST(0x1)
#define XUSB_CSB_MEMPOOL_ILOAD_ATTR_0_TC_SW_DEFAULT        (_MK_MASK_CONST(0x0000000)
#define XUSB_CSB_MEMPOOL_ILOAD_ATTR_0_TC_SW_DEFAULT_MASK   (_MK_MASK_CONST(0x1)
#define XUSB_CSB_MEMPOOL_ILOAD_BASE_LO_0                   _MK_ADDR_CONST(0x0101A04)
#define XUSB_CSB_MEMPOOL_ILOAD_BASE_LO_0_SECURE            0
#define XUSB_CSB_MEMPOOL_ILOAD_BASE_LO_0_WORD_COUNT        1
#define XUSB_CSB_MEMPOOL_ILOAD_BASE_LO_0_RESET_VAL         _MK_MASK_CONST(0x0)
#define XUSB_CSB_MEMPOOL_ILOAD_BASE_LO_0_RESET_MASK        _MK_MASK_CONST(0xffffffff)
#define XUSB_CSB_MEMPOOL_ILOAD_BASE_LO_0_SW_DEFAULT_VAL    _MK_MASK_CONST(0x0)
#define XUSB_CSB_MEMPOOL_ILOAD_BASE_LO_0_SW_DEFAULT_MASK   _MK_MASK_CONST(0xffffffff)
#define XUSB_CSB_MEMPOOL_ILOAD_BASE_LO_0_READ_MASK         _MK_MASK_CONST(0xffffffff)
#define XUSB_CSB_MEMPOOL_ILOAD_BASE_LO_0_WRITE_MASK        _MK_MASK_CONST(0xffffff00)
#define XUSB_CSB_MEMPOOL_ILOAD_BASE_LO_0_RSVD_SHIFT         _MK_SHIFT_CONST(0)
#define XUSB_CSB_MEMPOOL_ILOAD_BASE_LO_0_RSVD_FIELD        (_MK_SHIFT_CONST(0xff) << XUSB_CSB_MEMPOOL_ILOAD_BASE_LO_0_RSVD_SHIFT)
#define XUSB_CSB_MEMPOOL_ILOAD_BASE_LO_0_RSVD_RANGE        7:0
#define XUSB_CSB_MEMPOOL_ILOAD_BASE_LO_0_RSVD_WOFFSET      0
#define XUSB_CSB_MEMPOOL_ILOAD_BASE_LO_0_RSVD_DEFAULT      (_MK_MASK_CONST(0x0000000)
#define XUSB_CSB_MEMPOOL_ILOAD_BASE_LO_0_RSVD_DEFAULT_MASK (_MK_MASK_CONST(0xff)
#define XUSB_CSB_MEMPOOL_ILOAD_BASE_LO_0_RSVD_SW_DEFAULT   (_MK_MASK_CONST(0x0000000)
#define XUSB_CSB_MEMPOOL_ILOAD_BASE_LO_0_RSVD_SW_DEFAULT_MASK (_MK_MASK_CONST(0xff)
#define XUSB_CSB_MEMPOOL_ILOAD_BASE_LO_0_SRC_ADDR_SHIFT     _MK_SHIFT_CONST(8)
#define XUSB_CSB_MEMPOOL_ILOAD_BASE_LO_0_SRC_ADDR_FIELD    (_MK_SHIFT_CONST(0xffffff) << XUSB_CSB_MEMPOOL_ILOAD_BASE_LO_0_SRC_ADDR_SHIFT)
#define XUSB_CSB_MEMPOOL_ILOAD_BASE_LO_0_SRC_ADDR_RANGE    31:8
#define XUSB_CSB_MEMPOOL_ILOAD_BASE_LO_0_SRC_ADDR_WOFFSET  0
#define XUSB_CSB_MEMPOOL_ILOAD_BASE_LO_0_SRC_ADDR_DEFAULT  (_MK_MASK_CONST(0x0000000)
#define XUSB_CSB_MEMPOOL_ILOAD_BASE_LO_0_SRC_ADDR_DEFAULT_MASK (_MK_MASK_CONST(0xffffff)
#define XUSB_CSB_MEMPOOL_ILOAD_BASE_LO_0_SRC_ADDR_SW_DEFAULT (_MK_MASK_CONST(0x0000000)
#define XUSB_CSB_MEMPOOL_ILOAD_BASE_LO_0_SRC_ADDR_SW_DEFAULT_MASK (_MK_MASK_CONST(0xffffff)
#define XUSB_CSB_MEMPOOL_ILOAD_BASE_HI_0                   _MK_ADDR_CONST(0x0101A08)
#define XUSB_CSB_MEMPOOL_ILOAD_BASE_HI_0_SECURE            0
#define XUSB_CSB_MEMPOOL_ILOAD_BASE_HI_0_WORD_COUNT        1
#define XUSB_CSB_MEMPOOL_ILOAD_BASE_HI_0_RESET_VAL         _MK_MASK_CONST(0x0)
#define XUSB_CSB_MEMPOOL_ILOAD_BASE_HI_0_RESET_MASK        _MK_MASK_CONST(0xff)
#define XUSB_CSB_MEMPOOL_ILOAD_BASE_HI_0_SW_DEFAULT_VAL    _MK_MASK_CONST(0x0)
#define XUSB_CSB_MEMPOOL_ILOAD_BASE_HI_0_SW_DEFAULT_MASK   _MK_MASK_CONST(0xff)
#define XUSB_CSB_MEMPOOL_ILOAD_BASE_HI_0_READ_MASK         _MK_MASK_CONST(0xff)
#define XUSB_CSB_MEMPOOL_ILOAD_BASE_HI_0_WRITE_MASK        _MK_MASK_CONST(0xff)
#define XUSB_CSB_MEMPOOL_ILOAD_BASE_HI_0_SRC_ADDR_SHIFT     _MK_SHIFT_CONST(0)
#define XUSB_CSB_MEMPOOL_ILOAD_BASE_HI_0_SRC_ADDR_FIELD    (_MK_SHIFT_CONST(0xff) << XUSB_CSB_MEMPOOL_ILOAD_BASE_HI_0_SRC_ADDR_SHIFT)
#define XUSB_CSB_MEMPOOL_ILOAD_BASE_HI_0_SRC_ADDR_RANGE    7:0
#define XUSB_CSB_MEMPOOL_ILOAD_BASE_HI_0_SRC_ADDR_WOFFSET  0
#define XUSB_CSB_MEMPOOL_ILOAD_BASE_HI_0_SRC_ADDR_DEFAULT  (_MK_MASK_CONST(0x0000000)
#define XUSB_CSB_MEMPOOL_ILOAD_BASE_HI_0_SRC_ADDR_DEFAULT_MASK (_MK_MASK_CONST(0xff)
#define XUSB_CSB_MEMPOOL_ILOAD_BASE_HI_0_SRC_ADDR_SW_DEFAULT (_MK_MASK_CONST(0x0000000)
#define XUSB_CSB_MEMPOOL_ILOAD_BASE_HI_0_SRC_ADDR_SW_DEFAULT_MASK (_MK_MASK_CONST(0xff)
#define XUSB_CSB_MEMPOOL_ILOAD_CYA_0                       _MK_ADDR_CONST(0x0101A0C)
#define XUSB_CSB_MEMPOOL_ILOAD_CYA_0_SECURE                0
#define XUSB_CSB_MEMPOOL_ILOAD_CYA_0_WORD_COUNT            1
#define XUSB_CSB_MEMPOOL_ILOAD_CYA_0_RESET_VAL             _MK_MASK_CONST(0x3000000)
#define XUSB_CSB_MEMPOOL_ILOAD_CYA_0_RESET_MASK            _MK_MASK_CONST(0x830fff00)
#define XUSB_CSB_MEMPOOL_ILOAD_CYA_0_SW_DEFAULT_VAL        _MK_MASK_CONST(0x3000000)
#define XUSB_CSB_MEMPOOL_ILOAD_CYA_0_SW_DEFAULT_MASK       _MK_MASK_CONST(0x830fff00)
#define XUSB_CSB_MEMPOOL_ILOAD_CYA_0_READ_MASK             _MK_MASK_CONST(0x830fff00)
#define XUSB_CSB_MEMPOOL_ILOAD_CYA_0_WRITE_MASK            _MK_MASK_CONST(0x830fff00)
#define XUSB_CSB_MEMPOOL_ILOAD_CYA_0_L2IMEM_LIMIT_SHIFT     _MK_SHIFT_CONST(8)
#define XUSB_CSB_MEMPOOL_ILOAD_CYA_0_L2IMEM_LIMIT_FIELD    (_MK_SHIFT_CONST(0xfff) << XUSB_CSB_MEMPOOL_ILOAD_CYA_0_L2IMEM_LIMIT_SHIFT)
#define XUSB_CSB_MEMPOOL_ILOAD_CYA_0_L2IMEM_LIMIT_RANGE    19:8
#define XUSB_CSB_MEMPOOL_ILOAD_CYA_0_L2IMEM_LIMIT_WOFFSET  0
#define XUSB_CSB_MEMPOOL_ILOAD_CYA_0_L2IMEM_LIMIT_DEFAULT  (_MK_MASK_CONST(0x0000000)
#define XUSB_CSB_MEMPOOL_ILOAD_CYA_0_L2IMEM_LIMIT_DEFAULT_MASK (_MK_MASK_CONST(0xfff)
#define XUSB_CSB_MEMPOOL_ILOAD_CYA_0_L2IMEM_LIMIT_SW_DEFAULT (_MK_MASK_CONST(0x0000000)
#define XUSB_CSB_MEMPOOL_ILOAD_CYA_0_L2IMEM_LIMIT_SW_DEFAULT_MASK (_MK_MASK_CONST(0xfff)
#define XUSB_CSB_MEMPOOL_ILOAD_CYA_0_TAGCACHE_LOOKAHEAD_SHIFT  _MK_SHIFT_CONST(24)
#define XUSB_CSB_MEMPOOL_ILOAD_CYA_0_TAGCACHE_LOOKAHEAD_FIELD (_MK_SHIFT_CONST(0x3) << XUSB_CSB_MEMPOOL_ILOAD_CYA_0_TAGCACHE_LOOKAHEAD_SHIFT)
#define XUSB_CSB_MEMPOOL_ILOAD_CYA_0_TAGCACHE_LOOKAHEAD_RANGE 25:24
#define XUSB_CSB_MEMPOOL_ILOAD_CYA_0_TAGCACHE_LOOKAHEAD_WOFFSET 0
#define XUSB_CSB_MEMPOOL_ILOAD_CYA_0_TAGCACHE_LOOKAHEAD_DEFAULT (_MK_MASK_CONST(0x0000003)
#define XUSB_CSB_MEMPOOL_ILOAD_CYA_0_TAGCACHE_LOOKAHEAD_DEFAULT_MASK (_MK_MASK_CONST(0x3)
#define XUSB_CSB_MEMPOOL_ILOAD_CYA_0_TAGCACHE_LOOKAHEAD_SW_DEFAULT (_MK_MASK_CONST(0x0000003)
#define XUSB_CSB_MEMPOOL_ILOAD_CYA_0_TAGCACHE_LOOKAHEAD_SW_DEFAULT_MASK (_MK_MASK_CONST(0x3)
#define XUSB_CSB_MEMPOOL_ILOAD_CYA_0_L2IMEM_EN_EXTRA_SHIFT  _MK_SHIFT_CONST(31)
#define XUSB_CSB_MEMPOOL_ILOAD_CYA_0_L2IMEM_EN_EXTRA_FIELD (_MK_SHIFT_CONST(0x1) << XUSB_CSB_MEMPOOL_ILOAD_CYA_0_L2IMEM_EN_EXTRA_SHIFT)
#define XUSB_CSB_MEMPOOL_ILOAD_CYA_0_L2IMEM_EN_EXTRA_RANGE 31:31
#define XUSB_CSB_MEMPOOL_ILOAD_CYA_0_L2IMEM_EN_EXTRA_WOFFSET 0
#define XUSB_CSB_MEMPOOL_ILOAD_CYA_0_L2IMEM_EN_EXTRA_DEFAULT (_MK_MASK_CONST(0x0000000)
#define XUSB_CSB_MEMPOOL_ILOAD_CYA_0_L2IMEM_EN_EXTRA_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_CSB_MEMPOOL_ILOAD_CYA_0_L2IMEM_EN_EXTRA_SW_DEFAULT (_MK_MASK_CONST(0x0000000)
#define XUSB_CSB_MEMPOOL_ILOAD_CYA_0_L2IMEM_EN_EXTRA_SW_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_CSB_MEMPOOL_L2IMEMOP_SIZE_0                   _MK_ADDR_CONST(0x0101A10)
#define XUSB_CSB_MEMPOOL_L2IMEMOP_SIZE_0_SECURE            0
#define XUSB_CSB_MEMPOOL_L2IMEMOP_SIZE_0_WORD_COUNT        1
#define XUSB_CSB_MEMPOOL_L2IMEMOP_SIZE_0_RESET_VAL         _MK_MASK_CONST(0x0)
#define XUSB_CSB_MEMPOOL_L2IMEMOP_SIZE_0_RESET_MASK        _MK_MASK_CONST(0xff0fffff)
#define XUSB_CSB_MEMPOOL_L2IMEMOP_SIZE_0_SW_DEFAULT_VAL    _MK_MASK_CONST(0x0)
#define XUSB_CSB_MEMPOOL_L2IMEMOP_SIZE_0_SW_DEFAULT_MASK   _MK_MASK_CONST(0xff0fffff)
#define XUSB_CSB_MEMPOOL_L2IMEMOP_SIZE_0_READ_MASK         _MK_MASK_CONST(0xff0fffff)
#define XUSB_CSB_MEMPOOL_L2IMEMOP_SIZE_0_WRITE_MASK        _MK_MASK_CONST(0xff0fff00)
#define XUSB_CSB_MEMPOOL_L2IMEMOP_SIZE_0_RSVD_SHIFT         _MK_SHIFT_CONST(0)
#define XUSB_CSB_MEMPOOL_L2IMEMOP_SIZE_0_RSVD_FIELD        (_MK_SHIFT_CONST(0xff) << XUSB_CSB_MEMPOOL_L2IMEMOP_SIZE_0_RSVD_SHIFT)
#define XUSB_CSB_MEMPOOL_L2IMEMOP_SIZE_0_RSVD_RANGE        7:0
#define XUSB_CSB_MEMPOOL_L2IMEMOP_SIZE_0_RSVD_WOFFSET      0
#define XUSB_CSB_MEMPOOL_L2IMEMOP_SIZE_0_RSVD_DEFAULT      (_MK_MASK_CONST(0x0000000)
#define XUSB_CSB_MEMPOOL_L2IMEMOP_SIZE_0_RSVD_DEFAULT_MASK (_MK_MASK_CONST(0xff)
#define XUSB_CSB_MEMPOOL_L2IMEMOP_SIZE_0_RSVD_SW_DEFAULT   (_MK_MASK_CONST(0x0000000)
#define XUSB_CSB_MEMPOOL_L2IMEMOP_SIZE_0_RSVD_SW_DEFAULT_MASK (_MK_MASK_CONST(0xff)
#define XUSB_CSB_MEMPOOL_L2IMEMOP_SIZE_0_SRC_OFFSET_SHIFT   _MK_SHIFT_CONST(8)
#define XUSB_CSB_MEMPOOL_L2IMEMOP_SIZE_0_SRC_OFFSET_FIELD  (_MK_SHIFT_CONST(0xfff) << XUSB_CSB_MEMPOOL_L2IMEMOP_SIZE_0_SRC_OFFSET_SHIFT)
#define XUSB_CSB_MEMPOOL_L2IMEMOP_SIZE_0_SRC_OFFSET_RANGE  19:8
#define XUSB_CSB_MEMPOOL_L2IMEMOP_SIZE_0_SRC_OFFSET_WOFFSET 0
#define XUSB_CSB_MEMPOOL_L2IMEMOP_SIZE_0_SRC_OFFSET_DEFAULT (_MK_MASK_CONST(0x0000000)
#define XUSB_CSB_MEMPOOL_L2IMEMOP_SIZE_0_SRC_OFFSET_DEFAULT_MASK (_MK_MASK_CONST(0xfff)
#define XUSB_CSB_MEMPOOL_L2IMEMOP_SIZE_0_SRC_OFFSET_SW_DEFAULT (_MK_MASK_CONST(0x0000000)
#define XUSB_CSB_MEMPOOL_L2IMEMOP_SIZE_0_SRC_OFFSET_SW_DEFAULT_MASK (_MK_MASK_CONST(0xfff)
#define XUSB_CSB_MEMPOOL_L2IMEMOP_SIZE_0_SRC_COUNT_SHIFT    _MK_SHIFT_CONST(24)
#define XUSB_CSB_MEMPOOL_L2IMEMOP_SIZE_0_SRC_COUNT_FIELD   (_MK_SHIFT_CONST(0xff) << XUSB_CSB_MEMPOOL_L2IMEMOP_SIZE_0_SRC_COUNT_SHIFT)
#define XUSB_CSB_MEMPOOL_L2IMEMOP_SIZE_0_SRC_COUNT_RANGE   31:24
#define XUSB_CSB_MEMPOOL_L2IMEMOP_SIZE_0_SRC_COUNT_WOFFSET 0
#define XUSB_CSB_MEMPOOL_L2IMEMOP_SIZE_0_SRC_COUNT_DEFAULT (_MK_MASK_CONST(0x0000000)
#define XUSB_CSB_MEMPOOL_L2IMEMOP_SIZE_0_SRC_COUNT_DEFAULT_MASK (_MK_MASK_CONST(0xff)
#define XUSB_CSB_MEMPOOL_L2IMEMOP_SIZE_0_SRC_COUNT_SW_DEFAULT (_MK_MASK_CONST(0x0000000)
#define XUSB_CSB_MEMPOOL_L2IMEMOP_SIZE_0_SRC_COUNT_SW_DEFAULT_MASK (_MK_MASK_CONST(0xff)
#define XUSB_CSB_MEMPOOL_L2IMEMOP_TRIG_0                   _MK_ADDR_CONST(0x0101A14)
#define XUSB_CSB_MEMPOOL_L2IMEMOP_TRIG_0_SECURE            0
#define XUSB_CSB_MEMPOOL_L2IMEMOP_TRIG_0_WORD_COUNT        1
#define XUSB_CSB_MEMPOOL_L2IMEMOP_TRIG_0_RESET_VAL         _MK_MASK_CONST(0x0)
#define XUSB_CSB_MEMPOOL_L2IMEMOP_TRIG_0_RESET_MASK        _MK_MASK_CONST(0x3ffff)
#define XUSB_CSB_MEMPOOL_L2IMEMOP_TRIG_0_SW_DEFAULT_VAL    _MK_MASK_CONST(0x0)
#define XUSB_CSB_MEMPOOL_L2IMEMOP_TRIG_0_SW_DEFAULT_MASK   _MK_MASK_CONST(0x3ffff)
#define XUSB_CSB_MEMPOOL_L2IMEMOP_TRIG_0_READ_MASK         _MK_MASK_CONST(0xff03ffff)
#define XUSB_CSB_MEMPOOL_L2IMEMOP_TRIG_0_WRITE_MASK        _MK_MASK_CONST(0xff03ff00)
#define XUSB_CSB_MEMPOOL_L2IMEMOP_TRIG_0_RSVD_SHIFT         _MK_SHIFT_CONST(0)
#define XUSB_CSB_MEMPOOL_L2IMEMOP_TRIG_0_RSVD_FIELD        (_MK_SHIFT_CONST(0xff) << XUSB_CSB_MEMPOOL_L2IMEMOP_TRIG_0_RSVD_SHIFT)
#define XUSB_CSB_MEMPOOL_L2IMEMOP_TRIG_0_RSVD_RANGE        7:0
#define XUSB_CSB_MEMPOOL_L2IMEMOP_TRIG_0_RSVD_WOFFSET      0
#define XUSB_CSB_MEMPOOL_L2IMEMOP_TRIG_0_RSVD_DEFAULT      (_MK_MASK_CONST(0x0000000)
#define XUSB_CSB_MEMPOOL_L2IMEMOP_TRIG_0_RSVD_DEFAULT_MASK (_MK_MASK_CONST(0xff)
#define XUSB_CSB_MEMPOOL_L2IMEMOP_TRIG_0_RSVD_SW_DEFAULT   (_MK_MASK_CONST(0x0000000)
#define XUSB_CSB_MEMPOOL_L2IMEMOP_TRIG_0_RSVD_SW_DEFAULT_MASK (_MK_MASK_CONST(0xff)
#define XUSB_CSB_MEMPOOL_L2IMEMOP_TRIG_0_DEST_INDEX_SHIFT   _MK_SHIFT_CONST(8)
#define XUSB_CSB_MEMPOOL_L2IMEMOP_TRIG_0_DEST_INDEX_FIELD  (_MK_SHIFT_CONST(0x3ff) << XUSB_CSB_MEMPOOL_L2IMEMOP_TRIG_0_DEST_INDEX_SHIFT)
#define XUSB_CSB_MEMPOOL_L2IMEMOP_TRIG_0_DEST_INDEX_RANGE  17:8
#define XUSB_CSB_MEMPOOL_L2IMEMOP_TRIG_0_DEST_INDEX_WOFFSET 0
#define XUSB_CSB_MEMPOOL_L2IMEMOP_TRIG_0_DEST_INDEX_DEFAULT (_MK_MASK_CONST(0x0000000)
#define XUSB_CSB_MEMPOOL_L2IMEMOP_TRIG_0_DEST_INDEX_DEFAULT_MASK (_MK_MASK_CONST(0x3ff)
#define XUSB_CSB_MEMPOOL_L2IMEMOP_TRIG_0_DEST_INDEX_SW_DEFAULT (_MK_MASK_CONST(0x0000000)
#define XUSB_CSB_MEMPOOL_L2IMEMOP_TRIG_0_DEST_INDEX_SW_DEFAULT_MASK (_MK_MASK_CONST(0x3ff)
#define XUSB_CSB_MEMPOOL_L2IMEMOP_TRIG_0_ACTION_SHIFT       _MK_SHIFT_CONST(24)
#define XUSB_CSB_MEMPOOL_L2IMEMOP_TRIG_0_ACTION_FIELD      (_MK_SHIFT_CONST(0xff) << XUSB_CSB_MEMPOOL_L2IMEMOP_TRIG_0_ACTION_SHIFT)
#define XUSB_CSB_MEMPOOL_L2IMEMOP_TRIG_0_ACTION_RANGE      31:24
#define XUSB_CSB_MEMPOOL_L2IMEMOP_TRIG_0_ACTION_WOFFSET    0
#define XUSB_CSB_MEMPOOL_L2IMEMOP_TRIG_0_ACTION_L2IMEM_LOAD_LOCKED _MK_ENUM_CONST(0x0000010)
#define XUSB_CSB_MEMPOOL_L2IMEMOP_TRIG_0_ACTION_L2IMEM_LOAD_LOCKED_RESULT _MK_ENUM_CONST(0x0000011)
#define XUSB_CSB_MEMPOOL_L2IMEMOP_TRIG_0_ACTION_L2IMEM_UNLOCK _MK_ENUM_CONST(0x0000020)
#define XUSB_CSB_MEMPOOL_L2IMEMOP_TRIG_0_ACTION_L2IMEM_UNLOCK_RESULT _MK_ENUM_CONST(0x0000021)
#define XUSB_CSB_MEMPOOL_L2IMEMOP_TRIG_0_ACTION_L2IMEM_UNLOCK_OPTIMIZED _MK_ENUM_CONST(0x0000022)
#define XUSB_CSB_MEMPOOL_L2IMEMOP_TRIG_0_ACTION_L2IMEM_UNLOCK_OPTIMIZED_RESULT _MK_ENUM_CONST(0x0000023)
#define XUSB_CSB_MEMPOOL_L2IMEMOP_TRIG_0_ACTION_L2IMEM_INVALIDATE_ALL _MK_ENUM_CONST(0x0000040)
#define XUSB_CSB_MEMPOOL_L2IMEMOP_TRIG_0_ACTION_L2IMEM_INVALIDATE_ALL_RESULT _MK_ENUM_CONST(0x0000041)
#define XUSB_CSB_MEMPOOL_L2IMEMOP_TRIG_0_ACTION_L2IMEM_QUERY_INDEX_RESULT _MK_ENUM_CONST(0x0000050)
#define XUSB_CSB_MEMPOOL_L2IMEMOP_TRIG_0_ACTION_L2IMEM_QUERY_SPACE_RESULT _MK_ENUM_CONST(0x0000060)
#define XUSB_CSB_MEMPOOL_L2IMEMOP_TRIG_0_ACTION_WAITFENCE_RESULT _MK_ENUM_CONST(0x00000FF)
#define XUSB_CSB_MEMPOOL_L2IMEMOP_RESULT_0                 _MK_ADDR_CONST(0x0101A18)
#define XUSB_CSB_MEMPOOL_L2IMEMOP_RESULT_0_SECURE          0
#define XUSB_CSB_MEMPOOL_L2IMEMOP_RESULT_0_WORD_COUNT      1
#define XUSB_CSB_MEMPOOL_L2IMEMOP_RESULT_0_RESET_VAL       _MK_MASK_CONST(0x0)
#define XUSB_CSB_MEMPOOL_L2IMEMOP_RESULT_0_RESET_MASK      _MK_MASK_CONST(0xc103ff00)
#define XUSB_CSB_MEMPOOL_L2IMEMOP_RESULT_0_SW_DEFAULT_VAL  _MK_MASK_CONST(0x0)
#define XUSB_CSB_MEMPOOL_L2IMEMOP_RESULT_0_SW_DEFAULT_MASK _MK_MASK_CONST(0xc103ff00)
#define XUSB_CSB_MEMPOOL_L2IMEMOP_RESULT_0_READ_MASK       _MK_MASK_CONST(0xc103ff00)
#define XUSB_CSB_MEMPOOL_L2IMEMOP_RESULT_0_WRITE_MASK      _MK_MASK_CONST(0x40000000)
#define XUSB_CSB_MEMPOOL_L2IMEMOP_RESULT_0_RETURN_INDEX_SHIFT  _MK_SHIFT_CONST(8)
#define XUSB_CSB_MEMPOOL_L2IMEMOP_RESULT_0_RETURN_INDEX_FIELD (_MK_SHIFT_CONST(0x3ff) << XUSB_CSB_MEMPOOL_L2IMEMOP_RESULT_0_RETURN_INDEX_SHIFT)
#define XUSB_CSB_MEMPOOL_L2IMEMOP_RESULT_0_RETURN_INDEX_RANGE 17:8
#define XUSB_CSB_MEMPOOL_L2IMEMOP_RESULT_0_RETURN_INDEX_WOFFSET 0
#define XUSB_CSB_MEMPOOL_L2IMEMOP_RESULT_0_RETURN_INDEX_DEFAULT (_MK_MASK_CONST(0x0000000)
#define XUSB_CSB_MEMPOOL_L2IMEMOP_RESULT_0_RETURN_INDEX_DEFAULT_MASK (_MK_MASK_CONST(0x3ff)
#define XUSB_CSB_MEMPOOL_L2IMEMOP_RESULT_0_RETURN_INDEX_SW_DEFAULT (_MK_MASK_CONST(0x0000000)
#define XUSB_CSB_MEMPOOL_L2IMEMOP_RESULT_0_RETURN_INDEX_SW_DEFAULT_MASK (_MK_MASK_CONST(0x3ff)
#define XUSB_CSB_MEMPOOL_L2IMEMOP_RESULT_0_ERR_SHIFT        _MK_SHIFT_CONST(24)
#define XUSB_CSB_MEMPOOL_L2IMEMOP_RESULT_0_ERR_FIELD       (_MK_SHIFT_CONST(0x1) << XUSB_CSB_MEMPOOL_L2IMEMOP_RESULT_0_ERR_SHIFT)
#define XUSB_CSB_MEMPOOL_L2IMEMOP_RESULT_0_ERR_RANGE       24:24
#define XUSB_CSB_MEMPOOL_L2IMEMOP_RESULT_0_ERR_WOFFSET     0
#define XUSB_CSB_MEMPOOL_L2IMEMOP_RESULT_0_ERR_DEFAULT     (_MK_MASK_CONST(0x0000000)
#define XUSB_CSB_MEMPOOL_L2IMEMOP_RESULT_0_ERR_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_CSB_MEMPOOL_L2IMEMOP_RESULT_0_ERR_SW_DEFAULT  (_MK_MASK_CONST(0x0000000)
#define XUSB_CSB_MEMPOOL_L2IMEMOP_RESULT_0_ERR_SW_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_CSB_MEMPOOL_L2IMEMOP_RESULT_0_POP_SHIFT        _MK_SHIFT_CONST(30)
#define XUSB_CSB_MEMPOOL_L2IMEMOP_RESULT_0_POP_FIELD       (_MK_SHIFT_CONST(0x1) << XUSB_CSB_MEMPOOL_L2IMEMOP_RESULT_0_POP_SHIFT)
#define XUSB_CSB_MEMPOOL_L2IMEMOP_RESULT_0_POP_RANGE       30:30
#define XUSB_CSB_MEMPOOL_L2IMEMOP_RESULT_0_POP_WOFFSET     0
#define XUSB_CSB_MEMPOOL_L2IMEMOP_RESULT_0_POP_DEFAULT     (_MK_MASK_CONST(0x0000000)
#define XUSB_CSB_MEMPOOL_L2IMEMOP_RESULT_0_POP_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_CSB_MEMPOOL_L2IMEMOP_RESULT_0_POP_SW_DEFAULT  (_MK_MASK_CONST(0x0000000)
#define XUSB_CSB_MEMPOOL_L2IMEMOP_RESULT_0_POP_SW_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_CSB_MEMPOOL_L2IMEMOP_RESULT_0_VLD_SHIFT        _MK_SHIFT_CONST(31)
#define XUSB_CSB_MEMPOOL_L2IMEMOP_RESULT_0_VLD_FIELD       (_MK_SHIFT_CONST(0x1) << XUSB_CSB_MEMPOOL_L2IMEMOP_RESULT_0_VLD_SHIFT)
#define XUSB_CSB_MEMPOOL_L2IMEMOP_RESULT_0_VLD_RANGE       31:31
#define XUSB_CSB_MEMPOOL_L2IMEMOP_RESULT_0_VLD_WOFFSET     0
#define XUSB_CSB_MEMPOOL_L2IMEMOP_RESULT_0_VLD_DEFAULT     (_MK_MASK_CONST(0x0000000)
#define XUSB_CSB_MEMPOOL_L2IMEMOP_RESULT_0_VLD_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_CSB_MEMPOOL_L2IMEMOP_RESULT_0_VLD_SW_DEFAULT  (_MK_MASK_CONST(0x0000000)
#define XUSB_CSB_MEMPOOL_L2IMEMOP_RESULT_0_VLD_SW_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_CSB_MEMPOOL_L2IMEMOP_STATUS_0                 _MK_ADDR_CONST(0x0101A1C)
#define XUSB_CSB_MEMPOOL_L2IMEMOP_STATUS_0_SECURE          0
#define XUSB_CSB_MEMPOOL_L2IMEMOP_STATUS_0_WORD_COUNT      1
#define XUSB_CSB_MEMPOOL_L2IMEMOP_STATUS_0_RESET_VAL       _MK_MASK_CONST(0x0)
#define XUSB_CSB_MEMPOOL_L2IMEMOP_STATUS_0_RESET_MASK      _MK_MASK_CONST(0x10007)
#define XUSB_CSB_MEMPOOL_L2IMEMOP_STATUS_0_SW_DEFAULT_VAL  _MK_MASK_CONST(0x0)
#define XUSB_CSB_MEMPOOL_L2IMEMOP_STATUS_0_SW_DEFAULT_MASK _MK_MASK_CONST(0x10007)
#define XUSB_CSB_MEMPOOL_L2IMEMOP_STATUS_0_READ_MASK       _MK_MASK_CONST(0x10007)
#define XUSB_CSB_MEMPOOL_L2IMEMOP_STATUS_0_WRITE_MASK      _MK_MASK_CONST(0x0)
#define XUSB_CSB_MEMPOOL_L2IMEMOP_STATUS_0_FREE_COUNT_SHIFT  _MK_SHIFT_CONST(0)
#define XUSB_CSB_MEMPOOL_L2IMEMOP_STATUS_0_FREE_COUNT_FIELD (_MK_SHIFT_CONST(0x7) << XUSB_CSB_MEMPOOL_L2IMEMOP_STATUS_0_FREE_COUNT_SHIFT)
#define XUSB_CSB_MEMPOOL_L2IMEMOP_STATUS_0_FREE_COUNT_RANGE 2:0
#define XUSB_CSB_MEMPOOL_L2IMEMOP_STATUS_0_FREE_COUNT_WOFFSET 0
#define XUSB_CSB_MEMPOOL_L2IMEMOP_STATUS_0_FREE_COUNT_DEFAULT (_MK_MASK_CONST(0x0000000)
#define XUSB_CSB_MEMPOOL_L2IMEMOP_STATUS_0_FREE_COUNT_DEFAULT_MASK (_MK_MASK_CONST(0x7)
#define XUSB_CSB_MEMPOOL_L2IMEMOP_STATUS_0_FREE_COUNT_SW_DEFAULT (_MK_MASK_CONST(0x0000000)
#define XUSB_CSB_MEMPOOL_L2IMEMOP_STATUS_0_FREE_COUNT_SW_DEFAULT_MASK (_MK_MASK_CONST(0x7)
#define XUSB_CSB_MEMPOOL_L2IMEMOP_STATUS_0_PENDING_SHIFT    _MK_SHIFT_CONST(16)
#define XUSB_CSB_MEMPOOL_L2IMEMOP_STATUS_0_PENDING_FIELD   (_MK_SHIFT_CONST(0x1) << XUSB_CSB_MEMPOOL_L2IMEMOP_STATUS_0_PENDING_SHIFT)
#define XUSB_CSB_MEMPOOL_L2IMEMOP_STATUS_0_PENDING_RANGE   16:16
#define XUSB_CSB_MEMPOOL_L2IMEMOP_STATUS_0_PENDING_WOFFSET 0
#define XUSB_CSB_MEMPOOL_L2IMEMOP_STATUS_0_PENDING_DEFAULT (_MK_MASK_CONST(0x0000000)
#define XUSB_CSB_MEMPOOL_L2IMEMOP_STATUS_0_PENDING_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_CSB_MEMPOOL_L2IMEMOP_STATUS_0_PENDING_SW_DEFAULT (_MK_MASK_CONST(0x0000000)
#define XUSB_CSB_MEMPOOL_L2IMEMOP_STATUS_0_PENDING_SW_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_CSB_MEMPOOL_L2IMEMOP_ERR_SCR_0                _MK_ADDR_CONST(0x0101A20)
#define XUSB_CSB_MEMPOOL_L2IMEMOP_ERR_SCR_0_SECURE         0
#define XUSB_CSB_MEMPOOL_L2IMEMOP_ERR_SCR_0_WORD_COUNT     1
#define XUSB_CSB_MEMPOOL_L2IMEMOP_ERR_SCR_0_RESET_VAL      _MK_MASK_CONST(0x0)
#define XUSB_CSB_MEMPOOL_L2IMEMOP_ERR_SCR_0_RESET_MASK     _MK_MASK_CONST(0xc00fff00)
#define XUSB_CSB_MEMPOOL_L2IMEMOP_ERR_SCR_0_SW_DEFAULT_VAL _MK_MASK_CONST(0x0)
#define XUSB_CSB_MEMPOOL_L2IMEMOP_ERR_SCR_0_SW_DEFAULT_MASK _MK_MASK_CONST(0xc00fff00)
#define XUSB_CSB_MEMPOOL_L2IMEMOP_ERR_SCR_0_READ_MASK      _MK_MASK_CONST(0xc00fff00)
#define XUSB_CSB_MEMPOOL_L2IMEMOP_ERR_SCR_0_WRITE_MASK     _MK_MASK_CONST(0xc0000000)
#define XUSB_CSB_MEMPOOL_L2IMEMOP_ERR_SCR_0_IOFFSET_SHIFT   _MK_SHIFT_CONST(8)
#define XUSB_CSB_MEMPOOL_L2IMEMOP_ERR_SCR_0_IOFFSET_FIELD  (_MK_SHIFT_CONST(0xfff) << XUSB_CSB_MEMPOOL_L2IMEMOP_ERR_SCR_0_IOFFSET_SHIFT)
#define XUSB_CSB_MEMPOOL_L2IMEMOP_ERR_SCR_0_IOFFSET_RANGE  19:8
#define XUSB_CSB_MEMPOOL_L2IMEMOP_ERR_SCR_0_IOFFSET_WOFFSET 0
#define XUSB_CSB_MEMPOOL_L2IMEMOP_ERR_SCR_0_IOFFSET_DEFAULT (_MK_MASK_CONST(0x0000000)
#define XUSB_CSB_MEMPOOL_L2IMEMOP_ERR_SCR_0_IOFFSET_DEFAULT_MASK (_MK_MASK_CONST(0xfff)
#define XUSB_CSB_MEMPOOL_L2IMEMOP_ERR_SCR_0_IOFFSET_SW_DEFAULT (_MK_MASK_CONST(0x0000000)
#define XUSB_CSB_MEMPOOL_L2IMEMOP_ERR_SCR_0_IOFFSET_SW_DEFAULT_MASK (_MK_MASK_CONST(0xfff)
#define XUSB_CSB_MEMPOOL_L2IMEMOP_ERR_SCR_0_INTR_SHIFT      _MK_SHIFT_CONST(30)
#define XUSB_CSB_MEMPOOL_L2IMEMOP_ERR_SCR_0_INTR_FIELD     (_MK_SHIFT_CONST(0x1) << XUSB_CSB_MEMPOOL_L2IMEMOP_ERR_SCR_0_INTR_SHIFT)
#define XUSB_CSB_MEMPOOL_L2IMEMOP_ERR_SCR_0_INTR_RANGE     30:30
#define XUSB_CSB_MEMPOOL_L2IMEMOP_ERR_SCR_0_INTR_WOFFSET   0
#define XUSB_CSB_MEMPOOL_L2IMEMOP_ERR_SCR_0_INTR_DEFAULT   (_MK_MASK_CONST(0x0000000)
#define XUSB_CSB_MEMPOOL_L2IMEMOP_ERR_SCR_0_INTR_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_CSB_MEMPOOL_L2IMEMOP_ERR_SCR_0_INTR_SW_DEFAULT (_MK_MASK_CONST(0x0000000)
#define XUSB_CSB_MEMPOOL_L2IMEMOP_ERR_SCR_0_INTR_SW_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_CSB_MEMPOOL_L2IMEMOP_ERR_SCR_0_FAULT_SHIFT     _MK_SHIFT_CONST(31)
#define XUSB_CSB_MEMPOOL_L2IMEMOP_ERR_SCR_0_FAULT_FIELD    (_MK_SHIFT_CONST(0x1) << XUSB_CSB_MEMPOOL_L2IMEMOP_ERR_SCR_0_FAULT_SHIFT)
#define XUSB_CSB_MEMPOOL_L2IMEMOP_ERR_SCR_0_FAULT_RANGE    31:31
#define XUSB_CSB_MEMPOOL_L2IMEMOP_ERR_SCR_0_FAULT_WOFFSET  0
#define XUSB_CSB_MEMPOOL_L2IMEMOP_ERR_SCR_0_FAULT_DEFAULT  (_MK_MASK_CONST(0x0000000)
#define XUSB_CSB_MEMPOOL_L2IMEMOP_ERR_SCR_0_FAULT_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_CSB_MEMPOOL_L2IMEMOP_ERR_SCR_0_FAULT_SW_DEFAULT (_MK_MASK_CONST(0x0000000)
#define XUSB_CSB_MEMPOOL_L2IMEMOP_ERR_SCR_0_FAULT_SW_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_CSB_MEMPOOL_L2IMEMOP_ERR_PAT0_0               _MK_ADDR_CONST(0x0101A24)
#define XUSB_CSB_MEMPOOL_L2IMEMOP_ERR_PAT0_0_SECURE        0
#define XUSB_CSB_MEMPOOL_L2IMEMOP_ERR_PAT0_0_WORD_COUNT    1
#define XUSB_CSB_MEMPOOL_L2IMEMOP_ERR_PAT0_0_RESET_VAL     _MK_MASK_CONST(0x0)
#define XUSB_CSB_MEMPOOL_L2IMEMOP_ERR_PAT0_0_RESET_MASK    _MK_MASK_CONST(0xffffffff)
#define XUSB_CSB_MEMPOOL_L2IMEMOP_ERR_PAT0_0_SW_DEFAULT_VAL _MK_MASK_CONST(0x0)
#define XUSB_CSB_MEMPOOL_L2IMEMOP_ERR_PAT0_0_SW_DEFAULT_MASK _MK_MASK_CONST(0xffffffff)
#define XUSB_CSB_MEMPOOL_L2IMEMOP_ERR_PAT0_0_READ_MASK     _MK_MASK_CONST(0xffffffff)
#define XUSB_CSB_MEMPOOL_L2IMEMOP_ERR_PAT0_0_WRITE_MASK    _MK_MASK_CONST(0xffffffff)
#define XUSB_CSB_MEMPOOL_L2IMEMOP_ERR_PAT0_0_FILL_SHIFT     _MK_SHIFT_CONST(0)
#define XUSB_CSB_MEMPOOL_L2IMEMOP_ERR_PAT0_0_FILL_FIELD    (_MK_SHIFT_CONST(0xffffffff) << XUSB_CSB_MEMPOOL_L2IMEMOP_ERR_PAT0_0_FILL_SHIFT)
#define XUSB_CSB_MEMPOOL_L2IMEMOP_ERR_PAT0_0_FILL_RANGE    31:0
#define XUSB_CSB_MEMPOOL_L2IMEMOP_ERR_PAT0_0_FILL_WOFFSET  0
#define XUSB_CSB_MEMPOOL_L2IMEMOP_ERR_PAT0_0_FILL_DEFAULT  (_MK_MASK_CONST(0x0000000)
#define XUSB_CSB_MEMPOOL_L2IMEMOP_ERR_PAT0_0_FILL_DEFAULT_MASK (_MK_MASK_CONST(0xffffffff)
#define XUSB_CSB_MEMPOOL_L2IMEMOP_ERR_PAT0_0_FILL_SW_DEFAULT (_MK_MASK_CONST(0x0000000)
#define XUSB_CSB_MEMPOOL_L2IMEMOP_ERR_PAT0_0_FILL_SW_DEFAULT_MASK (_MK_MASK_CONST(0xffffffff)
#define XUSB_CSB_MEMPOOL_L2IMEMOP_ERR_PAT1_0               _MK_ADDR_CONST(0x0101A28)
#define XUSB_CSB_MEMPOOL_L2IMEMOP_ERR_PAT1_0_SECURE        0
#define XUSB_CSB_MEMPOOL_L2IMEMOP_ERR_PAT1_0_WORD_COUNT    1
#define XUSB_CSB_MEMPOOL_L2IMEMOP_ERR_PAT1_0_RESET_VAL     _MK_MASK_CONST(0x0)
#define XUSB_CSB_MEMPOOL_L2IMEMOP_ERR_PAT1_0_RESET_MASK    _MK_MASK_CONST(0xffffffff)
#define XUSB_CSB_MEMPOOL_L2IMEMOP_ERR_PAT1_0_SW_DEFAULT_VAL _MK_MASK_CONST(0x0)
#define XUSB_CSB_MEMPOOL_L2IMEMOP_ERR_PAT1_0_SW_DEFAULT_MASK _MK_MASK_CONST(0xffffffff)
#define XUSB_CSB_MEMPOOL_L2IMEMOP_ERR_PAT1_0_READ_MASK     _MK_MASK_CONST(0xffffffff)
#define XUSB_CSB_MEMPOOL_L2IMEMOP_ERR_PAT1_0_WRITE_MASK    _MK_MASK_CONST(0xffffffff)
#define XUSB_CSB_MEMPOOL_L2IMEMOP_ERR_PAT1_0_LAST_SHIFT     _MK_SHIFT_CONST(0)
#define XUSB_CSB_MEMPOOL_L2IMEMOP_ERR_PAT1_0_LAST_FIELD    (_MK_SHIFT_CONST(0xffffffff) << XUSB_CSB_MEMPOOL_L2IMEMOP_ERR_PAT1_0_LAST_SHIFT)
#define XUSB_CSB_MEMPOOL_L2IMEMOP_ERR_PAT1_0_LAST_RANGE    31:0
#define XUSB_CSB_MEMPOOL_L2IMEMOP_ERR_PAT1_0_LAST_WOFFSET  0
#define XUSB_CSB_MEMPOOL_L2IMEMOP_ERR_PAT1_0_LAST_DEFAULT  (_MK_MASK_CONST(0x0000000)
#define XUSB_CSB_MEMPOOL_L2IMEMOP_ERR_PAT1_0_LAST_DEFAULT_MASK (_MK_MASK_CONST(0xffffffff)
#define XUSB_CSB_MEMPOOL_L2IMEMOP_ERR_PAT1_0_LAST_SW_DEFAULT (_MK_MASK_CONST(0x0000000)
#define XUSB_CSB_MEMPOOL_L2IMEMOP_ERR_PAT1_0_LAST_SW_DEFAULT_MASK (_MK_MASK_CONST(0xffffffff)
#define XUSB_CSB_MEMPOOL_L2IMEMOP_RESULT1_0                _MK_ADDR_CONST(0x0101A2C)
#define XUSB_CSB_MEMPOOL_L2IMEMOP_RESULT1_0_SECURE         0
#define XUSB_CSB_MEMPOOL_L2IMEMOP_RESULT1_0_WORD_COUNT     1
#define XUSB_CSB_MEMPOOL_L2IMEMOP_RESULT1_0_RESET_VAL      _MK_MASK_CONST(0x0)
#define XUSB_CSB_MEMPOOL_L2IMEMOP_RESULT1_0_RESET_MASK     _MK_MASK_CONST(0x0)
#define XUSB_CSB_MEMPOOL_L2IMEMOP_RESULT1_0_SW_DEFAULT_VAL _MK_MASK_CONST(0x0)
#define XUSB_CSB_MEMPOOL_L2IMEMOP_RESULT1_0_SW_DEFAULT_MASK _MK_MASK_CONST(0x0)
#define XUSB_CSB_MEMPOOL_L2IMEMOP_RESULT1_0_READ_MASK      _MK_MASK_CONST(0xfff00)
#define XUSB_CSB_MEMPOOL_L2IMEMOP_RESULT1_0_WRITE_MASK     _MK_MASK_CONST(0x0)
#define XUSB_CSB_MEMPOOL_L2IMEMOP_RESULT1_0_SRC_OFFSET_SHIFT  _MK_SHIFT_CONST(8)
#define XUSB_CSB_MEMPOOL_L2IMEMOP_RESULT1_0_SRC_OFFSET_FIELD (_MK_SHIFT_CONST(0xfff) << XUSB_CSB_MEMPOOL_L2IMEMOP_RESULT1_0_SRC_OFFSET_SHIFT)
#define XUSB_CSB_MEMPOOL_L2IMEMOP_RESULT1_0_SRC_OFFSET_RANGE 19:8
#define XUSB_CSB_MEMPOOL_L2IMEMOP_RESULT1_0_SRC_OFFSET_WOFFSET 0
#define XUSB_CSB_MEMPOOL_DIRECTOP_ATTR_0                   _MK_ADDR_CONST(0x0101A30)
#define XUSB_CSB_MEMPOOL_DIRECTOP_ATTR_0_SECURE            0
#define XUSB_CSB_MEMPOOL_DIRECTOP_ATTR_0_WORD_COUNT        1
#define XUSB_CSB_MEMPOOL_DIRECTOP_ATTR_0_RESET_VAL         _MK_MASK_CONST(0x0)
#define XUSB_CSB_MEMPOOL_DIRECTOP_ATTR_0_RESET_MASK        _MK_MASK_CONST(0xe003fff0)
#define XUSB_CSB_MEMPOOL_DIRECTOP_ATTR_0_SW_DEFAULT_VAL    _MK_MASK_CONST(0x0)
#define XUSB_CSB_MEMPOOL_DIRECTOP_ATTR_0_SW_DEFAULT_MASK   _MK_MASK_CONST(0xe003fff0)
#define XUSB_CSB_MEMPOOL_DIRECTOP_ATTR_0_READ_MASK         _MK_MASK_CONST(0xe003fff0)
#define XUSB_CSB_MEMPOOL_DIRECTOP_ATTR_0_WRITE_MASK        _MK_MASK_CONST(0xe003fff0)
#define XUSB_CSB_MEMPOOL_DIRECTOP_ATTR_0_SIZE_SHIFT         _MK_SHIFT_CONST(4)
#define XUSB_CSB_MEMPOOL_DIRECTOP_ATTR_0_SIZE_FIELD        (_MK_SHIFT_CONST(0x3fff) << XUSB_CSB_MEMPOOL_DIRECTOP_ATTR_0_SIZE_SHIFT)
#define XUSB_CSB_MEMPOOL_DIRECTOP_ATTR_0_SIZE_RANGE        17:4
#define XUSB_CSB_MEMPOOL_DIRECTOP_ATTR_0_SIZE_WOFFSET      0
#define XUSB_CSB_MEMPOOL_DIRECTOP_ATTR_0_SIZE_DEFAULT      (_MK_MASK_CONST(0x0000000)
#define XUSB_CSB_MEMPOOL_DIRECTOP_ATTR_0_SIZE_DEFAULT_MASK (_MK_MASK_CONST(0x3fff)
#define XUSB_CSB_MEMPOOL_DIRECTOP_ATTR_0_SIZE_SW_DEFAULT   (_MK_MASK_CONST(0x0000000)
#define XUSB_CSB_MEMPOOL_DIRECTOP_ATTR_0_SIZE_SW_DEFAULT_MASK (_MK_MASK_CONST(0x3fff)
#define XUSB_CSB_MEMPOOL_DIRECTOP_ATTR_0_NS_SHIFT           _MK_SHIFT_CONST(29)
#define XUSB_CSB_MEMPOOL_DIRECTOP_ATTR_0_NS_FIELD          (_MK_SHIFT_CONST(0x1) << XUSB_CSB_MEMPOOL_DIRECTOP_ATTR_0_NS_SHIFT)
#define XUSB_CSB_MEMPOOL_DIRECTOP_ATTR_0_NS_RANGE          29:29
#define XUSB_CSB_MEMPOOL_DIRECTOP_ATTR_0_NS_WOFFSET        0
#define XUSB_CSB_MEMPOOL_DIRECTOP_ATTR_0_NS_DEFAULT        (_MK_MASK_CONST(0x0000000)
#define XUSB_CSB_MEMPOOL_DIRECTOP_ATTR_0_NS_DEFAULT_MASK   (_MK_MASK_CONST(0x1)
#define XUSB_CSB_MEMPOOL_DIRECTOP_ATTR_0_NS_SW_DEFAULT     (_MK_MASK_CONST(0x0000000)
#define XUSB_CSB_MEMPOOL_DIRECTOP_ATTR_0_NS_SW_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_CSB_MEMPOOL_DIRECTOP_ATTR_0_RO_SHIFT           _MK_SHIFT_CONST(30)
#define XUSB_CSB_MEMPOOL_DIRECTOP_ATTR_0_RO_FIELD          (_MK_SHIFT_CONST(0x1) << XUSB_CSB_MEMPOOL_DIRECTOP_ATTR_0_RO_SHIFT)
#define XUSB_CSB_MEMPOOL_DIRECTOP_ATTR_0_RO_RANGE          30:30
#define XUSB_CSB_MEMPOOL_DIRECTOP_ATTR_0_RO_WOFFSET        0
#define XUSB_CSB_MEMPOOL_DIRECTOP_ATTR_0_RO_DEFAULT        (_MK_MASK_CONST(0x0000000)
#define XUSB_CSB_MEMPOOL_DIRECTOP_ATTR_0_RO_DEFAULT_MASK   (_MK_MASK_CONST(0x1)
#define XUSB_CSB_MEMPOOL_DIRECTOP_ATTR_0_RO_SW_DEFAULT     (_MK_MASK_CONST(0x0000000)
#define XUSB_CSB_MEMPOOL_DIRECTOP_ATTR_0_RO_SW_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_CSB_MEMPOOL_DIRECTOP_ATTR_0_TC_SHIFT           _MK_SHIFT_CONST(31)
#define XUSB_CSB_MEMPOOL_DIRECTOP_ATTR_0_TC_FIELD          (_MK_SHIFT_CONST(0x1) << XUSB_CSB_MEMPOOL_DIRECTOP_ATTR_0_TC_SHIFT)
#define XUSB_CSB_MEMPOOL_DIRECTOP_ATTR_0_TC_RANGE          31:31
#define XUSB_CSB_MEMPOOL_DIRECTOP_ATTR_0_TC_WOFFSET        0
#define XUSB_CSB_MEMPOOL_DIRECTOP_ATTR_0_TC_DEFAULT        (_MK_MASK_CONST(0x0000000)
#define XUSB_CSB_MEMPOOL_DIRECTOP_ATTR_0_TC_DEFAULT_MASK   (_MK_MASK_CONST(0x1)
#define XUSB_CSB_MEMPOOL_DIRECTOP_ATTR_0_TC_SW_DEFAULT     (_MK_MASK_CONST(0x0000000)
#define XUSB_CSB_MEMPOOL_DIRECTOP_ATTR_0_TC_SW_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_CSB_MEMPOOL_DIRECTOP_BASE_LO_0                _MK_ADDR_CONST(0x0101A34)
#define XUSB_CSB_MEMPOOL_DIRECTOP_BASE_LO_0_SECURE         0
#define XUSB_CSB_MEMPOOL_DIRECTOP_BASE_LO_0_WORD_COUNT     1
#define XUSB_CSB_MEMPOOL_DIRECTOP_BASE_LO_0_RESET_VAL      _MK_MASK_CONST(0x0)
#define XUSB_CSB_MEMPOOL_DIRECTOP_BASE_LO_0_RESET_MASK     _MK_MASK_CONST(0xfffffff0)
#define XUSB_CSB_MEMPOOL_DIRECTOP_BASE_LO_0_SW_DEFAULT_VAL _MK_MASK_CONST(0x0)
#define XUSB_CSB_MEMPOOL_DIRECTOP_BASE_LO_0_SW_DEFAULT_MASK _MK_MASK_CONST(0xfffffff0)
#define XUSB_CSB_MEMPOOL_DIRECTOP_BASE_LO_0_READ_MASK      _MK_MASK_CONST(0xfffffff0)
#define XUSB_CSB_MEMPOOL_DIRECTOP_BASE_LO_0_WRITE_MASK     _MK_MASK_CONST(0xfffffff0)
#define XUSB_CSB_MEMPOOL_DIRECTOP_BASE_LO_0_ADDR_SHIFT      _MK_SHIFT_CONST(4)
#define XUSB_CSB_MEMPOOL_DIRECTOP_BASE_LO_0_ADDR_FIELD     (_MK_SHIFT_CONST(0xfffffff) << XUSB_CSB_MEMPOOL_DIRECTOP_BASE_LO_0_ADDR_SHIFT)
#define XUSB_CSB_MEMPOOL_DIRECTOP_BASE_LO_0_ADDR_RANGE     31:4
#define XUSB_CSB_MEMPOOL_DIRECTOP_BASE_LO_0_ADDR_WOFFSET   0
#define XUSB_CSB_MEMPOOL_DIRECTOP_BASE_LO_0_ADDR_DEFAULT   (_MK_MASK_CONST(0x0000000)
#define XUSB_CSB_MEMPOOL_DIRECTOP_BASE_LO_0_ADDR_DEFAULT_MASK (_MK_MASK_CONST(0xfffffff)
#define XUSB_CSB_MEMPOOL_DIRECTOP_BASE_LO_0_ADDR_SW_DEFAULT (_MK_MASK_CONST(0x0000000)
#define XUSB_CSB_MEMPOOL_DIRECTOP_BASE_LO_0_ADDR_SW_DEFAULT_MASK (_MK_MASK_CONST(0xfffffff)
#define XUSB_CSB_MEMPOOL_DIRECTOP_BASE_HI_0                _MK_ADDR_CONST(0x0101A38)
#define XUSB_CSB_MEMPOOL_DIRECTOP_BASE_HI_0_SECURE         0
#define XUSB_CSB_MEMPOOL_DIRECTOP_BASE_HI_0_WORD_COUNT     1
#define XUSB_CSB_MEMPOOL_DIRECTOP_BASE_HI_0_RESET_VAL      _MK_MASK_CONST(0x0)
#define XUSB_CSB_MEMPOOL_DIRECTOP_BASE_HI_0_RESET_MASK     _MK_MASK_CONST(0xff)
#define XUSB_CSB_MEMPOOL_DIRECTOP_BASE_HI_0_SW_DEFAULT_VAL _MK_MASK_CONST(0x0)
#define XUSB_CSB_MEMPOOL_DIRECTOP_BASE_HI_0_SW_DEFAULT_MASK _MK_MASK_CONST(0xff)
#define XUSB_CSB_MEMPOOL_DIRECTOP_BASE_HI_0_READ_MASK      _MK_MASK_CONST(0xff)
#define XUSB_CSB_MEMPOOL_DIRECTOP_BASE_HI_0_WRITE_MASK     _MK_MASK_CONST(0xff)
#define XUSB_CSB_MEMPOOL_DIRECTOP_BASE_HI_0_ADDR_SHIFT      _MK_SHIFT_CONST(0)
#define XUSB_CSB_MEMPOOL_DIRECTOP_BASE_HI_0_ADDR_FIELD     (_MK_SHIFT_CONST(0xff) << XUSB_CSB_MEMPOOL_DIRECTOP_BASE_HI_0_ADDR_SHIFT)
#define XUSB_CSB_MEMPOOL_DIRECTOP_BASE_HI_0_ADDR_RANGE     7:0
#define XUSB_CSB_MEMPOOL_DIRECTOP_BASE_HI_0_ADDR_WOFFSET   0
#define XUSB_CSB_MEMPOOL_DIRECTOP_BASE_HI_0_ADDR_DEFAULT   (_MK_MASK_CONST(0x0000000)
#define XUSB_CSB_MEMPOOL_DIRECTOP_BASE_HI_0_ADDR_DEFAULT_MASK (_MK_MASK_CONST(0xff)
#define XUSB_CSB_MEMPOOL_DIRECTOP_BASE_HI_0_ADDR_SW_DEFAULT (_MK_MASK_CONST(0x0000000)
#define XUSB_CSB_MEMPOOL_DIRECTOP_BASE_HI_0_ADDR_SW_DEFAULT_MASK (_MK_MASK_CONST(0xff)
#define XUSB_CSB_MEMPOOL_DIRECTOP_TRIG_0                   _MK_ADDR_CONST(0x0101A3C)
#define XUSB_CSB_MEMPOOL_DIRECTOP_TRIG_0_SECURE            0
#define XUSB_CSB_MEMPOOL_DIRECTOP_TRIG_0_WORD_COUNT        1
#define XUSB_CSB_MEMPOOL_DIRECTOP_TRIG_0_RESET_VAL         _MK_MASK_CONST(0x0)
#define XUSB_CSB_MEMPOOL_DIRECTOP_TRIG_0_RESET_MASK        _MK_MASK_CONST(0xff03fff0)
#define XUSB_CSB_MEMPOOL_DIRECTOP_TRIG_0_SW_DEFAULT_VAL    _MK_MASK_CONST(0x0)
#define XUSB_CSB_MEMPOOL_DIRECTOP_TRIG_0_SW_DEFAULT_MASK   _MK_MASK_CONST(0xff03fff0)
#define XUSB_CSB_MEMPOOL_DIRECTOP_TRIG_0_READ_MASK         _MK_MASK_CONST(0xff03fff0)
#define XUSB_CSB_MEMPOOL_DIRECTOP_TRIG_0_WRITE_MASK        _MK_MASK_CONST(0xff03fff0)
#define XUSB_CSB_MEMPOOL_DIRECTOP_TRIG_0_LOCAL_OFFSET_SHIFT  _MK_SHIFT_CONST(4)
#define XUSB_CSB_MEMPOOL_DIRECTOP_TRIG_0_LOCAL_OFFSET_FIELD (_MK_SHIFT_CONST(0x3fff) << XUSB_CSB_MEMPOOL_DIRECTOP_TRIG_0_LOCAL_OFFSET_SHIFT)
#define XUSB_CSB_MEMPOOL_DIRECTOP_TRIG_0_LOCAL_OFFSET_RANGE 17:4
#define XUSB_CSB_MEMPOOL_DIRECTOP_TRIG_0_LOCAL_OFFSET_WOFFSET 0
#define XUSB_CSB_MEMPOOL_DIRECTOP_TRIG_0_LOCAL_OFFSET_DEFAULT (_MK_MASK_CONST(0x0000000)
#define XUSB_CSB_MEMPOOL_DIRECTOP_TRIG_0_LOCAL_OFFSET_DEFAULT_MASK (_MK_MASK_CONST(0x3fff)
#define XUSB_CSB_MEMPOOL_DIRECTOP_TRIG_0_LOCAL_OFFSET_SW_DEFAULT (_MK_MASK_CONST(0x0000000)
#define XUSB_CSB_MEMPOOL_DIRECTOP_TRIG_0_LOCAL_OFFSET_SW_DEFAULT_MASK (_MK_MASK_CONST(0x3fff)
#define XUSB_CSB_MEMPOOL_DIRECTOP_TRIG_0_ACTION_SHIFT       _MK_SHIFT_CONST(24)
#define XUSB_CSB_MEMPOOL_DIRECTOP_TRIG_0_ACTION_FIELD      (_MK_SHIFT_CONST(0xff) << XUSB_CSB_MEMPOOL_DIRECTOP_TRIG_0_ACTION_SHIFT)
#define XUSB_CSB_MEMPOOL_DIRECTOP_TRIG_0_ACTION_RANGE      31:24
#define XUSB_CSB_MEMPOOL_DIRECTOP_TRIG_0_ACTION_WOFFSET    0
#define XUSB_CSB_MEMPOOL_DIRECTOP_TRIG_0_ACTION_DEFAULT    (_MK_MASK_CONST(0x0000000)
#define XUSB_CSB_MEMPOOL_DIRECTOP_TRIG_0_ACTION_DEFAULT_MASK (_MK_MASK_CONST(0xff)
#define XUSB_CSB_MEMPOOL_DIRECTOP_TRIG_0_ACTION_SW_DEFAULT (_MK_MASK_CONST(0x0000000)
#define XUSB_CSB_MEMPOOL_DIRECTOP_TRIG_0_ACTION_SW_DEFAULT_MASK (_MK_MASK_CONST(0xff)
#define XUSB_CSB_MEMPOOL_DIRECTOP_TRIG_0_ACTION_WAITFENCE_RESULT _MK_ENUM_CONST(0x0000014)
#define XUSB_CSB_MEMPOOL_DIRECTOP_TRIG_0_ACTION_DDIRECT_WRITE _MK_ENUM_CONST(0x0000000)
#define XUSB_CSB_MEMPOOL_DIRECTOP_TRIG_0_ACTION_DDIRECT_READ _MK_ENUM_CONST(0x0000002)
#define XUSB_CSB_MEMPOOL_DIRECTOP_TRIG_0_ACTION_IDIRECT_READ _MK_ENUM_CONST(0x0000003)
#define XUSB_CSB_MEMPOOL_DIRECTOP_TRIG_0_ACTION_DDIRECT_WRITE_RESULT _MK_ENUM_CONST(0x0000004)
#define XUSB_CSB_MEMPOOL_DIRECTOP_TRIG_0_ACTION_DDIRECT_READ_RESULT _MK_ENUM_CONST(0x0000006)
#define XUSB_CSB_MEMPOOL_DIRECTOP_TRIG_0_ACTION_IDIRECT_READ_RESULT _MK_ENUM_CONST(0x0000007)
#define XUSB_CSB_MEMPOOL_DIRECTOP_TRIG_0_ACTION_DDIRECT_APERTURE_WRITE _MK_ENUM_CONST(0x0000008)
#define XUSB_CSB_MEMPOOL_DIRECTOP_TRIG_0_ACTION_DDIRECT_APERTURE_READ _MK_ENUM_CONST(0x000000A)
#define XUSB_CSB_MEMPOOL_DIRECTOP_TRIG_0_ACTION_DDIRECT_APERTURE_WRITE_RESULT _MK_ENUM_CONST(0x000000C)
#define XUSB_CSB_MEMPOOL_DIRECTOP_TRIG_0_ACTION_DDIRECT_APERTURE_READ_RESULT _MK_ENUM_CONST(0x000000E)
#define XUSB_CSB_MEMPOOL_DIRECTOP_RESULT_0                 _MK_ADDR_CONST(0x0101A40)
#define XUSB_CSB_MEMPOOL_DIRECTOP_RESULT_0_SECURE          0
#define XUSB_CSB_MEMPOOL_DIRECTOP_RESULT_0_WORD_COUNT      1
#define XUSB_CSB_MEMPOOL_DIRECTOP_RESULT_0_RESET_VAL       _MK_MASK_CONST(0x0)
#define XUSB_CSB_MEMPOOL_DIRECTOP_RESULT_0_RESET_MASK      _MK_MASK_CONST(0xc103fff7)
#define XUSB_CSB_MEMPOOL_DIRECTOP_RESULT_0_SW_DEFAULT_VAL  _MK_MASK_CONST(0x0)
#define XUSB_CSB_MEMPOOL_DIRECTOP_RESULT_0_SW_DEFAULT_MASK _MK_MASK_CONST(0xc103fff7)
#define XUSB_CSB_MEMPOOL_DIRECTOP_RESULT_0_READ_MASK       _MK_MASK_CONST(0xc103fff7)
#define XUSB_CSB_MEMPOOL_DIRECTOP_RESULT_0_WRITE_MASK      _MK_MASK_CONST(0x40000000)
#define XUSB_CSB_MEMPOOL_DIRECTOP_RESULT_0_INST_DATA_SHIFT  _MK_SHIFT_CONST(0)
#define XUSB_CSB_MEMPOOL_DIRECTOP_RESULT_0_INST_DATA_FIELD (_MK_SHIFT_CONST(0x1) << XUSB_CSB_MEMPOOL_DIRECTOP_RESULT_0_INST_DATA_SHIFT)
#define XUSB_CSB_MEMPOOL_DIRECTOP_RESULT_0_INST_DATA_RANGE 0:0
#define XUSB_CSB_MEMPOOL_DIRECTOP_RESULT_0_INST_DATA_WOFFSET 0
#define XUSB_CSB_MEMPOOL_DIRECTOP_RESULT_0_INST_DATA_DEFAULT (_MK_MASK_CONST(0x0000000)
#define XUSB_CSB_MEMPOOL_DIRECTOP_RESULT_0_INST_DATA_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_CSB_MEMPOOL_DIRECTOP_RESULT_0_INST_DATA_SW_DEFAULT (_MK_MASK_CONST(0x0000000)
#define XUSB_CSB_MEMPOOL_DIRECTOP_RESULT_0_INST_DATA_SW_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_CSB_MEMPOOL_DIRECTOP_RESULT_0_INST_DATA_IDIRECT _MK_ENUM_CONST(0x0000001)
#define XUSB_CSB_MEMPOOL_DIRECTOP_RESULT_0_INST_DATA_DDIRECT _MK_ENUM_CONST(0x0000000)
#define XUSB_CSB_MEMPOOL_DIRECTOP_RESULT_0_FENCE_SHIFT      _MK_SHIFT_CONST(1)
#define XUSB_CSB_MEMPOOL_DIRECTOP_RESULT_0_FENCE_FIELD     (_MK_SHIFT_CONST(0x1) << XUSB_CSB_MEMPOOL_DIRECTOP_RESULT_0_FENCE_SHIFT)
#define XUSB_CSB_MEMPOOL_DIRECTOP_RESULT_0_FENCE_RANGE     1:1
#define XUSB_CSB_MEMPOOL_DIRECTOP_RESULT_0_FENCE_WOFFSET   0
#define XUSB_CSB_MEMPOOL_DIRECTOP_RESULT_0_FENCE_DEFAULT   (_MK_MASK_CONST(0x0000000)
#define XUSB_CSB_MEMPOOL_DIRECTOP_RESULT_0_FENCE_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_CSB_MEMPOOL_DIRECTOP_RESULT_0_FENCE_SW_DEFAULT (_MK_MASK_CONST(0x0000000)
#define XUSB_CSB_MEMPOOL_DIRECTOP_RESULT_0_FENCE_SW_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_CSB_MEMPOOL_DIRECTOP_RESULT_0_WRITE_SHIFT      _MK_SHIFT_CONST(2)
#define XUSB_CSB_MEMPOOL_DIRECTOP_RESULT_0_WRITE_FIELD     (_MK_SHIFT_CONST(0x1) << XUSB_CSB_MEMPOOL_DIRECTOP_RESULT_0_WRITE_SHIFT)
#define XUSB_CSB_MEMPOOL_DIRECTOP_RESULT_0_WRITE_RANGE     2:2
#define XUSB_CSB_MEMPOOL_DIRECTOP_RESULT_0_WRITE_WOFFSET   0
#define XUSB_CSB_MEMPOOL_DIRECTOP_RESULT_0_WRITE_DEFAULT   (_MK_MASK_CONST(0x0000000)
#define XUSB_CSB_MEMPOOL_DIRECTOP_RESULT_0_WRITE_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_CSB_MEMPOOL_DIRECTOP_RESULT_0_WRITE_SW_DEFAULT (_MK_MASK_CONST(0x0000000)
#define XUSB_CSB_MEMPOOL_DIRECTOP_RESULT_0_WRITE_SW_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_CSB_MEMPOOL_DIRECTOP_RESULT_0_RETURN_OFFSET_SHIFT  _MK_SHIFT_CONST(4)
#define XUSB_CSB_MEMPOOL_DIRECTOP_RESULT_0_RETURN_OFFSET_FIELD (_MK_SHIFT_CONST(0x3fff) << XUSB_CSB_MEMPOOL_DIRECTOP_RESULT_0_RETURN_OFFSET_SHIFT)
#define XUSB_CSB_MEMPOOL_DIRECTOP_RESULT_0_RETURN_OFFSET_RANGE 17:4
#define XUSB_CSB_MEMPOOL_DIRECTOP_RESULT_0_RETURN_OFFSET_WOFFSET 0
#define XUSB_CSB_MEMPOOL_DIRECTOP_RESULT_0_RETURN_OFFSET_DEFAULT (_MK_MASK_CONST(0x0000000)
#define XUSB_CSB_MEMPOOL_DIRECTOP_RESULT_0_RETURN_OFFSET_DEFAULT_MASK (_MK_MASK_CONST(0x3fff)
#define XUSB_CSB_MEMPOOL_DIRECTOP_RESULT_0_RETURN_OFFSET_SW_DEFAULT (_MK_MASK_CONST(0x0000000)
#define XUSB_CSB_MEMPOOL_DIRECTOP_RESULT_0_RETURN_OFFSET_SW_DEFAULT_MASK (_MK_MASK_CONST(0x3fff)
#define XUSB_CSB_MEMPOOL_DIRECTOP_RESULT_0_ERR_SHIFT        _MK_SHIFT_CONST(24)
#define XUSB_CSB_MEMPOOL_DIRECTOP_RESULT_0_ERR_FIELD       (_MK_SHIFT_CONST(0x1) << XUSB_CSB_MEMPOOL_DIRECTOP_RESULT_0_ERR_SHIFT)
#define XUSB_CSB_MEMPOOL_DIRECTOP_RESULT_0_ERR_RANGE       24:24
#define XUSB_CSB_MEMPOOL_DIRECTOP_RESULT_0_ERR_WOFFSET     0
#define XUSB_CSB_MEMPOOL_DIRECTOP_RESULT_0_ERR_DEFAULT     (_MK_MASK_CONST(0x0000000)
#define XUSB_CSB_MEMPOOL_DIRECTOP_RESULT_0_ERR_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_CSB_MEMPOOL_DIRECTOP_RESULT_0_ERR_SW_DEFAULT  (_MK_MASK_CONST(0x0000000)
#define XUSB_CSB_MEMPOOL_DIRECTOP_RESULT_0_ERR_SW_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_CSB_MEMPOOL_DIRECTOP_RESULT_0_POP_SHIFT        _MK_SHIFT_CONST(30)
#define XUSB_CSB_MEMPOOL_DIRECTOP_RESULT_0_POP_FIELD       (_MK_SHIFT_CONST(0x1) << XUSB_CSB_MEMPOOL_DIRECTOP_RESULT_0_POP_SHIFT)
#define XUSB_CSB_MEMPOOL_DIRECTOP_RESULT_0_POP_RANGE       30:30
#define XUSB_CSB_MEMPOOL_DIRECTOP_RESULT_0_POP_WOFFSET     0
#define XUSB_CSB_MEMPOOL_DIRECTOP_RESULT_0_POP_DEFAULT     (_MK_MASK_CONST(0x0000000)
#define XUSB_CSB_MEMPOOL_DIRECTOP_RESULT_0_POP_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_CSB_MEMPOOL_DIRECTOP_RESULT_0_POP_SW_DEFAULT  (_MK_MASK_CONST(0x0000000)
#define XUSB_CSB_MEMPOOL_DIRECTOP_RESULT_0_POP_SW_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_CSB_MEMPOOL_DIRECTOP_RESULT_0_VLD_SHIFT        _MK_SHIFT_CONST(31)
#define XUSB_CSB_MEMPOOL_DIRECTOP_RESULT_0_VLD_FIELD       (_MK_SHIFT_CONST(0x1) << XUSB_CSB_MEMPOOL_DIRECTOP_RESULT_0_VLD_SHIFT)
#define XUSB_CSB_MEMPOOL_DIRECTOP_RESULT_0_VLD_RANGE       31:31
#define XUSB_CSB_MEMPOOL_DIRECTOP_RESULT_0_VLD_WOFFSET     0
#define XUSB_CSB_MEMPOOL_DIRECTOP_RESULT_0_VLD_DEFAULT     (_MK_MASK_CONST(0x0000000)
#define XUSB_CSB_MEMPOOL_DIRECTOP_RESULT_0_VLD_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_CSB_MEMPOOL_DIRECTOP_RESULT_0_VLD_SW_DEFAULT  (_MK_MASK_CONST(0x0000000)
#define XUSB_CSB_MEMPOOL_DIRECTOP_RESULT_0_VLD_SW_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_CSB_MEMPOOL_DIRECTOP_STATUS_0                 _MK_ADDR_CONST(0x0101A44)
#define XUSB_CSB_MEMPOOL_DIRECTOP_STATUS_0_SECURE          0
#define XUSB_CSB_MEMPOOL_DIRECTOP_STATUS_0_WORD_COUNT      1
#define XUSB_CSB_MEMPOOL_DIRECTOP_STATUS_0_RESET_VAL       _MK_MASK_CONST(0x0)
#define XUSB_CSB_MEMPOOL_DIRECTOP_STATUS_0_RESET_MASK      _MK_MASK_CONST(0x10007)
#define XUSB_CSB_MEMPOOL_DIRECTOP_STATUS_0_SW_DEFAULT_VAL  _MK_MASK_CONST(0x0)
#define XUSB_CSB_MEMPOOL_DIRECTOP_STATUS_0_SW_DEFAULT_MASK _MK_MASK_CONST(0x10007)
#define XUSB_CSB_MEMPOOL_DIRECTOP_STATUS_0_READ_MASK       _MK_MASK_CONST(0x10007)
#define XUSB_CSB_MEMPOOL_DIRECTOP_STATUS_0_WRITE_MASK      _MK_MASK_CONST(0x0)
#define XUSB_CSB_MEMPOOL_DIRECTOP_STATUS_0_FREE_COUNT_SHIFT  _MK_SHIFT_CONST(0)
#define XUSB_CSB_MEMPOOL_DIRECTOP_STATUS_0_FREE_COUNT_FIELD (_MK_SHIFT_CONST(0x7) << XUSB_CSB_MEMPOOL_DIRECTOP_STATUS_0_FREE_COUNT_SHIFT)
#define XUSB_CSB_MEMPOOL_DIRECTOP_STATUS_0_FREE_COUNT_RANGE 2:0
#define XUSB_CSB_MEMPOOL_DIRECTOP_STATUS_0_FREE_COUNT_WOFFSET 0
#define XUSB_CSB_MEMPOOL_DIRECTOP_STATUS_0_FREE_COUNT_DEFAULT (_MK_MASK_CONST(0x0000000)
#define XUSB_CSB_MEMPOOL_DIRECTOP_STATUS_0_FREE_COUNT_DEFAULT_MASK (_MK_MASK_CONST(0x7)
#define XUSB_CSB_MEMPOOL_DIRECTOP_STATUS_0_FREE_COUNT_SW_DEFAULT (_MK_MASK_CONST(0x0000000)
#define XUSB_CSB_MEMPOOL_DIRECTOP_STATUS_0_FREE_COUNT_SW_DEFAULT_MASK (_MK_MASK_CONST(0x7)
#define XUSB_CSB_MEMPOOL_DIRECTOP_STATUS_0_PENDING_SHIFT    _MK_SHIFT_CONST(16)
#define XUSB_CSB_MEMPOOL_DIRECTOP_STATUS_0_PENDING_FIELD   (_MK_SHIFT_CONST(0x1) << XUSB_CSB_MEMPOOL_DIRECTOP_STATUS_0_PENDING_SHIFT)
#define XUSB_CSB_MEMPOOL_DIRECTOP_STATUS_0_PENDING_RANGE   16:16
#define XUSB_CSB_MEMPOOL_DIRECTOP_STATUS_0_PENDING_WOFFSET 0
#define XUSB_CSB_MEMPOOL_DIRECTOP_STATUS_0_PENDING_DEFAULT (_MK_MASK_CONST(0x0000000)
#define XUSB_CSB_MEMPOOL_DIRECTOP_STATUS_0_PENDING_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_CSB_MEMPOOL_DIRECTOP_STATUS_0_PENDING_SW_DEFAULT (_MK_MASK_CONST(0x0000000)
#define XUSB_CSB_MEMPOOL_DIRECTOP_STATUS_0_PENDING_SW_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_CSB_MEMPOOL_DDMA_FAULT1_0                     _MK_ADDR_CONST(0x0101A48)
#define XUSB_CSB_MEMPOOL_DDMA_FAULT1_0_SECURE              0
#define XUSB_CSB_MEMPOOL_DDMA_FAULT1_0_WORD_COUNT          1
#define XUSB_CSB_MEMPOOL_DDMA_FAULT1_0_RESET_VAL           _MK_MASK_CONST(0x0)
#define XUSB_CSB_MEMPOOL_DDMA_FAULT1_0_RESET_MASK          _MK_MASK_CONST(0x8fff0f03)
#define XUSB_CSB_MEMPOOL_DDMA_FAULT1_0_SW_DEFAULT_VAL      _MK_MASK_CONST(0x0)
#define XUSB_CSB_MEMPOOL_DDMA_FAULT1_0_SW_DEFAULT_MASK     _MK_MASK_CONST(0x8fff0f03)
#define XUSB_CSB_MEMPOOL_DDMA_FAULT1_0_READ_MASK           _MK_MASK_CONST(0x8fff0f03)
#define XUSB_CSB_MEMPOOL_DDMA_FAULT1_0_WRITE_MASK          _MK_MASK_CONST(0x1)
#define XUSB_CSB_MEMPOOL_DDMA_FAULT1_0_CLEAR_SHIFT          _MK_SHIFT_CONST(0)
#define XUSB_CSB_MEMPOOL_DDMA_FAULT1_0_CLEAR_FIELD         (_MK_SHIFT_CONST(0x1) << XUSB_CSB_MEMPOOL_DDMA_FAULT1_0_CLEAR_SHIFT)
#define XUSB_CSB_MEMPOOL_DDMA_FAULT1_0_CLEAR_RANGE         0:0
#define XUSB_CSB_MEMPOOL_DDMA_FAULT1_0_CLEAR_WOFFSET       0
#define XUSB_CSB_MEMPOOL_DDMA_FAULT1_0_CLEAR_DEFAULT       (_MK_MASK_CONST(0x0000000)
#define XUSB_CSB_MEMPOOL_DDMA_FAULT1_0_CLEAR_DEFAULT_MASK  (_MK_MASK_CONST(0x1)
#define XUSB_CSB_MEMPOOL_DDMA_FAULT1_0_CLEAR_SW_DEFAULT    (_MK_MASK_CONST(0x0000000)
#define XUSB_CSB_MEMPOOL_DDMA_FAULT1_0_CLEAR_SW_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_CSB_MEMPOOL_DDMA_FAULT1_0_CLEAR_SET           _MK_ENUM_CONST(0x0000001)
#define XUSB_CSB_MEMPOOL_DDMA_FAULT1_0_VALID_SHIFT          _MK_SHIFT_CONST(1)
#define XUSB_CSB_MEMPOOL_DDMA_FAULT1_0_VALID_FIELD         (_MK_SHIFT_CONST(0x1) << XUSB_CSB_MEMPOOL_DDMA_FAULT1_0_VALID_SHIFT)
#define XUSB_CSB_MEMPOOL_DDMA_FAULT1_0_VALID_RANGE         1:1
#define XUSB_CSB_MEMPOOL_DDMA_FAULT1_0_VALID_WOFFSET       0
#define XUSB_CSB_MEMPOOL_DDMA_FAULT1_0_VALID_DEFAULT       (_MK_MASK_CONST(0x0000000)
#define XUSB_CSB_MEMPOOL_DDMA_FAULT1_0_VALID_DEFAULT_MASK  (_MK_MASK_CONST(0x1)
#define XUSB_CSB_MEMPOOL_DDMA_FAULT1_0_VALID_SW_DEFAULT    (_MK_MASK_CONST(0x0000000)
#define XUSB_CSB_MEMPOOL_DDMA_FAULT1_0_VALID_SW_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_CSB_MEMPOOL_DDMA_FAULT1_0_SIZE_SHIFT           _MK_SHIFT_CONST(8)
#define XUSB_CSB_MEMPOOL_DDMA_FAULT1_0_SIZE_FIELD          (_MK_SHIFT_CONST(0xf) << XUSB_CSB_MEMPOOL_DDMA_FAULT1_0_SIZE_SHIFT)
#define XUSB_CSB_MEMPOOL_DDMA_FAULT1_0_SIZE_RANGE          11:8
#define XUSB_CSB_MEMPOOL_DDMA_FAULT1_0_SIZE_WOFFSET        0
#define XUSB_CSB_MEMPOOL_DDMA_FAULT1_0_SIZE_DEFAULT        (_MK_MASK_CONST(0x0000000)
#define XUSB_CSB_MEMPOOL_DDMA_FAULT1_0_SIZE_DEFAULT_MASK   (_MK_MASK_CONST(0xf)
#define XUSB_CSB_MEMPOOL_DDMA_FAULT1_0_SIZE_SW_DEFAULT     (_MK_MASK_CONST(0x0000000)
#define XUSB_CSB_MEMPOOL_DDMA_FAULT1_0_SIZE_SW_DEFAULT_MASK (_MK_MASK_CONST(0xf)
#define XUSB_CSB_MEMPOOL_DDMA_FAULT1_0_SUBID_SHIFT          _MK_SHIFT_CONST(16)
#define XUSB_CSB_MEMPOOL_DDMA_FAULT1_0_SUBID_FIELD         (_MK_SHIFT_CONST(0xfff) << XUSB_CSB_MEMPOOL_DDMA_FAULT1_0_SUBID_SHIFT)
#define XUSB_CSB_MEMPOOL_DDMA_FAULT1_0_SUBID_RANGE         27:16
#define XUSB_CSB_MEMPOOL_DDMA_FAULT1_0_SUBID_WOFFSET       0
#define XUSB_CSB_MEMPOOL_DDMA_FAULT1_0_SUBID_DEFAULT       (_MK_MASK_CONST(0x0000000)
#define XUSB_CSB_MEMPOOL_DDMA_FAULT1_0_SUBID_DEFAULT_MASK  (_MK_MASK_CONST(0xfff)
#define XUSB_CSB_MEMPOOL_DDMA_FAULT1_0_SUBID_SW_DEFAULT    (_MK_MASK_CONST(0x0000000)
#define XUSB_CSB_MEMPOOL_DDMA_FAULT1_0_SUBID_SW_DEFAULT_MASK (_MK_MASK_CONST(0xfff)
#define XUSB_CSB_MEMPOOL_DDMA_FAULT1_0_READ_SHIFT           _MK_SHIFT_CONST(31)
#define XUSB_CSB_MEMPOOL_DDMA_FAULT1_0_READ_FIELD          (_MK_SHIFT_CONST(0x1) << XUSB_CSB_MEMPOOL_DDMA_FAULT1_0_READ_SHIFT)
#define XUSB_CSB_MEMPOOL_DDMA_FAULT1_0_READ_RANGE          31:31
#define XUSB_CSB_MEMPOOL_DDMA_FAULT1_0_READ_WOFFSET        0
#define XUSB_CSB_MEMPOOL_DDMA_FAULT1_0_READ_DEFAULT        (_MK_MASK_CONST(0x0000000)
#define XUSB_CSB_MEMPOOL_DDMA_FAULT1_0_READ_DEFAULT_MASK   (_MK_MASK_CONST(0x1)
#define XUSB_CSB_MEMPOOL_DDMA_FAULT1_0_READ_SW_DEFAULT     (_MK_MASK_CONST(0x0000000)
#define XUSB_CSB_MEMPOOL_DDMA_FAULT1_0_READ_SW_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_CSB_MEMPOOL_DDMA_FAULT2_0                     _MK_ADDR_CONST(0x0101A4C)
#define XUSB_CSB_MEMPOOL_DDMA_FAULT2_0_SECURE              0
#define XUSB_CSB_MEMPOOL_DDMA_FAULT2_0_WORD_COUNT          1
#define XUSB_CSB_MEMPOOL_DDMA_FAULT2_0_RESET_VAL           _MK_MASK_CONST(0x0)
#define XUSB_CSB_MEMPOOL_DDMA_FAULT2_0_RESET_MASK          _MK_MASK_CONST(0xffffffff)
#define XUSB_CSB_MEMPOOL_DDMA_FAULT2_0_SW_DEFAULT_VAL      _MK_MASK_CONST(0x0)
#define XUSB_CSB_MEMPOOL_DDMA_FAULT2_0_SW_DEFAULT_MASK     _MK_MASK_CONST(0xffffffff)
#define XUSB_CSB_MEMPOOL_DDMA_FAULT2_0_READ_MASK           _MK_MASK_CONST(0xffffffff)
#define XUSB_CSB_MEMPOOL_DDMA_FAULT2_0_WRITE_MASK          _MK_MASK_CONST(0x0)
#define XUSB_CSB_MEMPOOL_DDMA_FAULT2_0_ADDR_SHIFT           _MK_SHIFT_CONST(0)
#define XUSB_CSB_MEMPOOL_DDMA_FAULT2_0_ADDR_FIELD          (_MK_SHIFT_CONST(0xffffffff) << XUSB_CSB_MEMPOOL_DDMA_FAULT2_0_ADDR_SHIFT)
#define XUSB_CSB_MEMPOOL_DDMA_FAULT2_0_ADDR_RANGE          31:0
#define XUSB_CSB_MEMPOOL_DDMA_FAULT2_0_ADDR_WOFFSET        0
#define XUSB_CSB_MEMPOOL_DDMA_FAULT2_0_ADDR_DEFAULT        (_MK_MASK_CONST(0x0000000)
#define XUSB_CSB_MEMPOOL_DDMA_FAULT2_0_ADDR_DEFAULT_MASK   (_MK_MASK_CONST(0xffffffff)
#define XUSB_CSB_MEMPOOL_DDMA_FAULT2_0_ADDR_SW_DEFAULT     (_MK_MASK_CONST(0x0000000)
#define XUSB_CSB_MEMPOOL_DDMA_FAULT2_0_ADDR_SW_DEFAULT_MASK (_MK_MASK_CONST(0xffffffff)
#define XUSB_CSB_MEMPOOL_REGACCESS_MEMC_0                  _MK_ADDR_CONST(0x0101A50)
#define XUSB_CSB_MEMPOOL_REGACCESS_MEMC_0_SECURE           0
#define XUSB_CSB_MEMPOOL_REGACCESS_MEMC_0_WORD_COUNT       1
#define XUSB_CSB_MEMPOOL_REGACCESS_MEMC_0_RESET_VAL        _MK_MASK_CONST(0x0)
#define XUSB_CSB_MEMPOOL_REGACCESS_MEMC_0_RESET_MASK       _MK_MASK_CONST(0xc003fffc)
#define XUSB_CSB_MEMPOOL_REGACCESS_MEMC_0_SW_DEFAULT_VAL   _MK_MASK_CONST(0x0)
#define XUSB_CSB_MEMPOOL_REGACCESS_MEMC_0_SW_DEFAULT_MASK  _MK_MASK_CONST(0xc003fffc)
#define XUSB_CSB_MEMPOOL_REGACCESS_MEMC_0_READ_MASK        _MK_MASK_CONST(0xc003fffc)
#define XUSB_CSB_MEMPOOL_REGACCESS_MEMC_0_WRITE_MASK       _MK_MASK_CONST(0xc003fffc)
#define XUSB_CSB_MEMPOOL_REGACCESS_MEMC_0_ADDR_SHIFT        _MK_SHIFT_CONST(2)
#define XUSB_CSB_MEMPOOL_REGACCESS_MEMC_0_ADDR_FIELD       (_MK_SHIFT_CONST(0xffff) << XUSB_CSB_MEMPOOL_REGACCESS_MEMC_0_ADDR_SHIFT)
#define XUSB_CSB_MEMPOOL_REGACCESS_MEMC_0_ADDR_RANGE       17:2
#define XUSB_CSB_MEMPOOL_REGACCESS_MEMC_0_ADDR_WOFFSET     0
#define XUSB_CSB_MEMPOOL_REGACCESS_MEMC_0_ADDR_DEFAULT     (_MK_MASK_CONST(0)
#define XUSB_CSB_MEMPOOL_REGACCESS_MEMC_0_ADDR_DEFAULT_MASK (_MK_MASK_CONST(0xffff)
#define XUSB_CSB_MEMPOOL_REGACCESS_MEMC_0_ADDR_SW_DEFAULT  (_MK_MASK_CONST(0)
#define XUSB_CSB_MEMPOOL_REGACCESS_MEMC_0_ADDR_SW_DEFAULT_MASK (_MK_MASK_CONST(0xffff)
#define XUSB_CSB_MEMPOOL_REGACCESS_MEMC_0_ADDR_INIT        _MK_ENUM_CONST(0)
#define XUSB_CSB_MEMPOOL_REGACCESS_MEMC_0_AINCW_SHIFT       _MK_SHIFT_CONST(30)
#define XUSB_CSB_MEMPOOL_REGACCESS_MEMC_0_AINCW_FIELD      (_MK_SHIFT_CONST(0x1) << XUSB_CSB_MEMPOOL_REGACCESS_MEMC_0_AINCW_SHIFT)
#define XUSB_CSB_MEMPOOL_REGACCESS_MEMC_0_AINCW_RANGE      30:30
#define XUSB_CSB_MEMPOOL_REGACCESS_MEMC_0_AINCW_WOFFSET    0
#define XUSB_CSB_MEMPOOL_REGACCESS_MEMC_0_AINCW_DEFAULT    (_MK_MASK_CONST(0)
#define XUSB_CSB_MEMPOOL_REGACCESS_MEMC_0_AINCW_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_CSB_MEMPOOL_REGACCESS_MEMC_0_AINCW_SW_DEFAULT (_MK_MASK_CONST(0)
#define XUSB_CSB_MEMPOOL_REGACCESS_MEMC_0_AINCW_SW_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_CSB_MEMPOOL_REGACCESS_MEMC_0_AINCW_INIT       _MK_ENUM_CONST(0)
#define XUSB_CSB_MEMPOOL_REGACCESS_MEMC_0_AINCR_SHIFT       _MK_SHIFT_CONST(31)
#define XUSB_CSB_MEMPOOL_REGACCESS_MEMC_0_AINCR_FIELD      (_MK_SHIFT_CONST(0x1) << XUSB_CSB_MEMPOOL_REGACCESS_MEMC_0_AINCR_SHIFT)
#define XUSB_CSB_MEMPOOL_REGACCESS_MEMC_0_AINCR_RANGE      31:31
#define XUSB_CSB_MEMPOOL_REGACCESS_MEMC_0_AINCR_WOFFSET    0
#define XUSB_CSB_MEMPOOL_REGACCESS_MEMC_0_AINCR_DEFAULT    (_MK_MASK_CONST(0)
#define XUSB_CSB_MEMPOOL_REGACCESS_MEMC_0_AINCR_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_CSB_MEMPOOL_REGACCESS_MEMC_0_AINCR_SW_DEFAULT (_MK_MASK_CONST(0)
#define XUSB_CSB_MEMPOOL_REGACCESS_MEMC_0_AINCR_SW_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_CSB_MEMPOOL_REGACCESS_MEMC_0_AINCR_INIT       _MK_ENUM_CONST(0)
#define XUSB_CSB_MEMPOOL_REGACCESS_MEMD_0                  _MK_ADDR_CONST(0x0101A54)
#define XUSB_CSB_MEMPOOL_REGACCESS_MEMD_0_SECURE           0
#define XUSB_CSB_MEMPOOL_REGACCESS_MEMD_0_WORD_COUNT       1
#define XUSB_CSB_MEMPOOL_REGACCESS_MEMD_0_RESET_VAL        _MK_MASK_CONST(0x0)
#define XUSB_CSB_MEMPOOL_REGACCESS_MEMD_0_RESET_MASK       _MK_MASK_CONST(0xffffffff)
#define XUSB_CSB_MEMPOOL_REGACCESS_MEMD_0_SW_DEFAULT_VAL   _MK_MASK_CONST(0x0)
#define XUSB_CSB_MEMPOOL_REGACCESS_MEMD_0_SW_DEFAULT_MASK  _MK_MASK_CONST(0xffffffff)
#define XUSB_CSB_MEMPOOL_REGACCESS_MEMD_0_READ_MASK        _MK_MASK_CONST(0xffffffff)
#define XUSB_CSB_MEMPOOL_REGACCESS_MEMD_0_WRITE_MASK       _MK_MASK_CONST(0xffffffff)
#define XUSB_CSB_MEMPOOL_REGACCESS_MEMD_0_DATA_SHIFT        _MK_SHIFT_CONST(0)
#define XUSB_CSB_MEMPOOL_REGACCESS_MEMD_0_DATA_FIELD       (_MK_SHIFT_CONST(0xffffffff) << XUSB_CSB_MEMPOOL_REGACCESS_MEMD_0_DATA_SHIFT)
#define XUSB_CSB_MEMPOOL_REGACCESS_MEMD_0_DATA_RANGE       31:0
#define XUSB_CSB_MEMPOOL_REGACCESS_MEMD_0_DATA_WOFFSET     0
#define XUSB_CSB_MEMPOOL_REGACCESS_MEMD_0_DATA_DEFAULT     (_MK_MASK_CONST(0)
#define XUSB_CSB_MEMPOOL_REGACCESS_MEMD_0_DATA_DEFAULT_MASK (_MK_MASK_CONST(0xffffffff)
#define XUSB_CSB_MEMPOOL_REGACCESS_MEMD_0_DATA_SW_DEFAULT  (_MK_MASK_CONST(0)
#define XUSB_CSB_MEMPOOL_REGACCESS_MEMD_0_DATA_SW_DEFAULT_MASK (_MK_MASK_CONST(0xffffffff)
#define XUSB_CSB_MEMPOOL_REGACCESS_MEMD_0_DATA_INIT        _MK_ENUM_CONST(0)
#define XUSB_CSB_MEMPOOL_REGACCESS_DEST_0                  _MK_ADDR_CONST(0x0101A58)
#define XUSB_CSB_MEMPOOL_REGACCESS_DEST_0_SECURE           0
#define XUSB_CSB_MEMPOOL_REGACCESS_DEST_0_WORD_COUNT       1
#define XUSB_CSB_MEMPOOL_REGACCESS_DEST_0_RESET_VAL        _MK_MASK_CONST(0x0)
#define XUSB_CSB_MEMPOOL_REGACCESS_DEST_0_RESET_MASK       _MK_MASK_CONST(0x7)
#define XUSB_CSB_MEMPOOL_REGACCESS_DEST_0_SW_DEFAULT_VAL   _MK_MASK_CONST(0x0)
#define XUSB_CSB_MEMPOOL_REGACCESS_DEST_0_SW_DEFAULT_MASK  _MK_MASK_CONST(0x7)
#define XUSB_CSB_MEMPOOL_REGACCESS_DEST_0_READ_MASK        _MK_MASK_CONST(0x7)
#define XUSB_CSB_MEMPOOL_REGACCESS_DEST_0_WRITE_MASK       _MK_MASK_CONST(0x7)
#define XUSB_CSB_MEMPOOL_REGACCESS_DEST_0_TGT_SHIFT         _MK_SHIFT_CONST(0)
#define XUSB_CSB_MEMPOOL_REGACCESS_DEST_0_TGT_FIELD        (_MK_SHIFT_CONST(0x7) << XUSB_CSB_MEMPOOL_REGACCESS_DEST_0_TGT_SHIFT)
#define XUSB_CSB_MEMPOOL_REGACCESS_DEST_0_TGT_RANGE        2:0
#define XUSB_CSB_MEMPOOL_REGACCESS_DEST_0_TGT_WOFFSET      0
#define XUSB_CSB_MEMPOOL_REGACCESS_DEST_0_TGT_DEFAULT      (_MK_MASK_CONST(0x0000000)
#define XUSB_CSB_MEMPOOL_REGACCESS_DEST_0_TGT_DEFAULT_MASK (_MK_MASK_CONST(0x7)
#define XUSB_CSB_MEMPOOL_REGACCESS_DEST_0_TGT_SW_DEFAULT   (_MK_MASK_CONST(0x0000000)
#define XUSB_CSB_MEMPOOL_REGACCESS_DEST_0_TGT_SW_DEFAULT_MASK (_MK_MASK_CONST(0x7)
#define XUSB_CSB_MEMPOOL_REGACCESS_DEST_0_TGT_DDIRECT      _MK_ENUM_CONST(0x0000000)
#define XUSB_CSB_MEMPOOL_REGACCESS_DEST_0_TGT_IDIRECT      _MK_ENUM_CONST(0x0000001)
#define XUSB_CSB_MEMPOOL_REGACCESS_DEST_0_TGT_L2IMEM       _MK_ENUM_CONST(0x0000002)
#define XUSB_CSB_MEMPOOL_REGACCESS_DEST_0_TGT_ITAGS        _MK_ENUM_CONST(0x0000003)
#define XUSB_CSB_MEMPOOL_REGACCESS_DEST_0_TGT_ABSOLUTE     _MK_ENUM_CONST(0x0000004)
#define XUSB_CSB_MEMPOOL_PERFMON_CTL_0                     _MK_ADDR_CONST(0x0101A5C)
#define XUSB_CSB_MEMPOOL_PERFMON_CTL_0_SECURE              0
#define XUSB_CSB_MEMPOOL_PERFMON_CTL_0_WORD_COUNT          1
#define XUSB_CSB_MEMPOOL_PERFMON_CTL_0_RESET_VAL           _MK_MASK_CONST(0x0)
#define XUSB_CSB_MEMPOOL_PERFMON_CTL_0_RESET_MASK          _MK_MASK_CONST(0x1)
#define XUSB_CSB_MEMPOOL_PERFMON_CTL_0_SW_DEFAULT_VAL      _MK_MASK_CONST(0x0)
#define XUSB_CSB_MEMPOOL_PERFMON_CTL_0_SW_DEFAULT_MASK     _MK_MASK_CONST(0x1)
#define XUSB_CSB_MEMPOOL_PERFMON_CTL_0_READ_MASK           _MK_MASK_CONST(0x1)
#define XUSB_CSB_MEMPOOL_PERFMON_CTL_0_WRITE_MASK          _MK_MASK_CONST(0x1)
#define XUSB_CSB_MEMPOOL_PERFMON_CTL_0_EN_SHIFT             _MK_SHIFT_CONST(0)
#define XUSB_CSB_MEMPOOL_PERFMON_CTL_0_EN_FIELD            (_MK_SHIFT_CONST(0x1) << XUSB_CSB_MEMPOOL_PERFMON_CTL_0_EN_SHIFT)
#define XUSB_CSB_MEMPOOL_PERFMON_CTL_0_EN_RANGE            0:0
#define XUSB_CSB_MEMPOOL_PERFMON_CTL_0_EN_WOFFSET          0
#define XUSB_CSB_MEMPOOL_PERFMON_CTL_0_EN_DEFAULT          (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_MEMPOOL_PERFMON_CTL_0_EN_DEFAULT_MASK     (_MK_MASK_CONST(0x1)
#define XUSB_CSB_MEMPOOL_PERFMON_CTL_0_EN_SW_DEFAULT       (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_MEMPOOL_PERFMON_CTL_0_EN_SW_DEFAULT_MASK  (_MK_MASK_CONST(0x1)
#define XUSB_CSB_MEMPOOL_PERFMON_CTL_0_EN_FALSE            _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_MEMPOOL_PERFMON_CTL_0_EN_TRUE             _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_MEMPOOL_PERFMON_IMEM_0                    _MK_ADDR_CONST(0x0101A60)
#define XUSB_CSB_MEMPOOL_PERFMON_IMEM_0_SECURE             0
#define XUSB_CSB_MEMPOOL_PERFMON_IMEM_0_WORD_COUNT         1
#define XUSB_CSB_MEMPOOL_PERFMON_IMEM_0_RESET_VAL          _MK_MASK_CONST(0x0)
#define XUSB_CSB_MEMPOOL_PERFMON_IMEM_0_RESET_MASK         _MK_MASK_CONST(0xffffffff)
#define XUSB_CSB_MEMPOOL_PERFMON_IMEM_0_SW_DEFAULT_VAL     _MK_MASK_CONST(0x0)
#define XUSB_CSB_MEMPOOL_PERFMON_IMEM_0_SW_DEFAULT_MASK    _MK_MASK_CONST(0xffffffff)
#define XUSB_CSB_MEMPOOL_PERFMON_IMEM_0_READ_MASK          _MK_MASK_CONST(0xffffffff)
#define XUSB_CSB_MEMPOOL_PERFMON_IMEM_0_WRITE_MASK         _MK_MASK_CONST(0xffffffff)
#define XUSB_CSB_MEMPOOL_PERFMON_IMEM_0_IDIRECT_SHIFT       _MK_SHIFT_CONST(0)
#define XUSB_CSB_MEMPOOL_PERFMON_IMEM_0_IDIRECT_FIELD      (_MK_SHIFT_CONST(0xffff) << XUSB_CSB_MEMPOOL_PERFMON_IMEM_0_IDIRECT_SHIFT)
#define XUSB_CSB_MEMPOOL_PERFMON_IMEM_0_IDIRECT_RANGE      15:0
#define XUSB_CSB_MEMPOOL_PERFMON_IMEM_0_IDIRECT_WOFFSET    0
#define XUSB_CSB_MEMPOOL_PERFMON_IMEM_0_IDIRECT_DEFAULT    (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_MEMPOOL_PERFMON_IMEM_0_IDIRECT_DEFAULT_MASK (_MK_MASK_CONST(0xffff)
#define XUSB_CSB_MEMPOOL_PERFMON_IMEM_0_IDIRECT_SW_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_MEMPOOL_PERFMON_IMEM_0_IDIRECT_SW_DEFAULT_MASK (_MK_MASK_CONST(0xffff)
#define XUSB_CSB_MEMPOOL_PERFMON_IMEM_0_IDIRECT_INIT       _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_MEMPOOL_PERFMON_IMEM_0_L2IMEM_SHIFT        _MK_SHIFT_CONST(16)
#define XUSB_CSB_MEMPOOL_PERFMON_IMEM_0_L2IMEM_FIELD       (_MK_SHIFT_CONST(0xffff) << XUSB_CSB_MEMPOOL_PERFMON_IMEM_0_L2IMEM_SHIFT)
#define XUSB_CSB_MEMPOOL_PERFMON_IMEM_0_L2IMEM_RANGE       31:16
#define XUSB_CSB_MEMPOOL_PERFMON_IMEM_0_L2IMEM_WOFFSET     0
#define XUSB_CSB_MEMPOOL_PERFMON_IMEM_0_L2IMEM_DEFAULT     (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_MEMPOOL_PERFMON_IMEM_0_L2IMEM_DEFAULT_MASK (_MK_MASK_CONST(0xffff)
#define XUSB_CSB_MEMPOOL_PERFMON_IMEM_0_L2IMEM_SW_DEFAULT  (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_MEMPOOL_PERFMON_IMEM_0_L2IMEM_SW_DEFAULT_MASK (_MK_MASK_CONST(0xffff)
#define XUSB_CSB_MEMPOOL_PERFMON_IMEM_0_L2IMEM_INIT        _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_MEMPOOL_PERFMON_L2IMEMOP_0                _MK_ADDR_CONST(0x0101A64)
#define XUSB_CSB_MEMPOOL_PERFMON_L2IMEMOP_0_SECURE         0
#define XUSB_CSB_MEMPOOL_PERFMON_L2IMEMOP_0_WORD_COUNT     1
#define XUSB_CSB_MEMPOOL_PERFMON_L2IMEMOP_0_RESET_VAL      _MK_MASK_CONST(0x0)
#define XUSB_CSB_MEMPOOL_PERFMON_L2IMEMOP_0_RESET_MASK     _MK_MASK_CONST(0xffffffff)
#define XUSB_CSB_MEMPOOL_PERFMON_L2IMEMOP_0_SW_DEFAULT_VAL _MK_MASK_CONST(0x0)
#define XUSB_CSB_MEMPOOL_PERFMON_L2IMEMOP_0_SW_DEFAULT_MASK _MK_MASK_CONST(0xffffffff)
#define XUSB_CSB_MEMPOOL_PERFMON_L2IMEMOP_0_READ_MASK      _MK_MASK_CONST(0xffffffff)
#define XUSB_CSB_MEMPOOL_PERFMON_L2IMEMOP_0_WRITE_MASK     _MK_MASK_CONST(0xffffffff)
#define XUSB_CSB_MEMPOOL_PERFMON_L2IMEMOP_0_LOAD_SHIFT      _MK_SHIFT_CONST(0)
#define XUSB_CSB_MEMPOOL_PERFMON_L2IMEMOP_0_LOAD_FIELD     (_MK_SHIFT_CONST(0xffff) << XUSB_CSB_MEMPOOL_PERFMON_L2IMEMOP_0_LOAD_SHIFT)
#define XUSB_CSB_MEMPOOL_PERFMON_L2IMEMOP_0_LOAD_RANGE     15:0
#define XUSB_CSB_MEMPOOL_PERFMON_L2IMEMOP_0_LOAD_WOFFSET   0
#define XUSB_CSB_MEMPOOL_PERFMON_L2IMEMOP_0_LOAD_DEFAULT   (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_MEMPOOL_PERFMON_L2IMEMOP_0_LOAD_DEFAULT_MASK (_MK_MASK_CONST(0xffff)
#define XUSB_CSB_MEMPOOL_PERFMON_L2IMEMOP_0_LOAD_SW_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_MEMPOOL_PERFMON_L2IMEMOP_0_LOAD_SW_DEFAULT_MASK (_MK_MASK_CONST(0xffff)
#define XUSB_CSB_MEMPOOL_PERFMON_L2IMEMOP_0_LOAD_INIT      _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_MEMPOOL_PERFMON_L2IMEMOP_0_UNLOCK_SHIFT    _MK_SHIFT_CONST(16)
#define XUSB_CSB_MEMPOOL_PERFMON_L2IMEMOP_0_UNLOCK_FIELD   (_MK_SHIFT_CONST(0xffff) << XUSB_CSB_MEMPOOL_PERFMON_L2IMEMOP_0_UNLOCK_SHIFT)
#define XUSB_CSB_MEMPOOL_PERFMON_L2IMEMOP_0_UNLOCK_RANGE   31:16
#define XUSB_CSB_MEMPOOL_PERFMON_L2IMEMOP_0_UNLOCK_WOFFSET 0
#define XUSB_CSB_MEMPOOL_PERFMON_L2IMEMOP_0_UNLOCK_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_MEMPOOL_PERFMON_L2IMEMOP_0_UNLOCK_DEFAULT_MASK (_MK_MASK_CONST(0xffff)
#define XUSB_CSB_MEMPOOL_PERFMON_L2IMEMOP_0_UNLOCK_SW_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_MEMPOOL_PERFMON_L2IMEMOP_0_UNLOCK_SW_DEFAULT_MASK (_MK_MASK_CONST(0xffff)
#define XUSB_CSB_MEMPOOL_PERFMON_L2IMEMOP_0_UNLOCK_INIT    _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_SS_BI_WORKQ_CNTRL_0                       _MK_ADDR_CONST(0x00110000)
#define XUSB_CSB_SS_BI_WORKQ_CNTRL_0_SECURE                0
#define XUSB_CSB_SS_BI_WORKQ_CNTRL_0_WORD_COUNT            1
#define XUSB_CSB_SS_BI_WORKQ_CNTRL_0_RESET_VAL             _MK_MASK_CONST(0x10000)
#define XUSB_CSB_SS_BI_WORKQ_CNTRL_0_RESET_MASK            _MK_MASK_CONST(0x8fff0000)
#define XUSB_CSB_SS_BI_WORKQ_CNTRL_0_SW_DEFAULT_VAL        _MK_MASK_CONST(0x10000)
#define XUSB_CSB_SS_BI_WORKQ_CNTRL_0_SW_DEFAULT_MASK       _MK_MASK_CONST(0x8fff0000)
#define XUSB_CSB_SS_BI_WORKQ_CNTRL_0_READ_MASK             _MK_MASK_CONST(0x8fff0fff)
#define XUSB_CSB_SS_BI_WORKQ_CNTRL_0_WRITE_MASK            _MK_MASK_CONST(0x8fff0000)
#define XUSB_CSB_SS_BI_WORKQ_CNTRL_0_INT_SHIFT              _MK_SHIFT_CONST(31)
#define XUSB_CSB_SS_BI_WORKQ_CNTRL_0_INT_FIELD             (_MK_SHIFT_CONST(0x1) << XUSB_CSB_SS_BI_WORKQ_CNTRL_0_INT_SHIFT)
#define XUSB_CSB_SS_BI_WORKQ_CNTRL_0_INT_RANGE             31:31
#define XUSB_CSB_SS_BI_WORKQ_CNTRL_0_INT_WOFFSET           0
#define XUSB_CSB_SS_BI_WORKQ_CNTRL_0_INT_DEFAULT           (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_SS_BI_WORKQ_CNTRL_0_INT_DEFAULT_MASK      (_MK_MASK_CONST(0x1)
#define XUSB_CSB_SS_BI_WORKQ_CNTRL_0_INT_SW_DEFAULT        (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_SS_BI_WORKQ_CNTRL_0_INT_SW_DEFAULT_MASK   (_MK_MASK_CONST(0x1)
#define XUSB_CSB_SS_BI_WORKQ_CNTRL_0_INT_DISABLE           _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_SS_BI_WORKQ_CNTRL_0_INT_ENABLE            _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_SS_BI_WORKQ_CNTRL_0_AVAIL_FREE_COUNT_SHIFT  _MK_SHIFT_CONST(0)
#define XUSB_CSB_SS_BI_WORKQ_CNTRL_0_AVAIL_FREE_COUNT_FIELD (_MK_SHIFT_CONST(0xfff) << XUSB_CSB_SS_BI_WORKQ_CNTRL_0_AVAIL_FREE_COUNT_SHIFT)
#define XUSB_CSB_SS_BI_WORKQ_CNTRL_0_AVAIL_FREE_COUNT_RANGE 11:0
#define XUSB_CSB_SS_BI_WORKQ_CNTRL_0_AVAIL_FREE_COUNT_WOFFSET 0
#define XUSB_CSB_SS_BI_WORKQ_CNTRL_0_AVAIL_FREE_COUNT_MAX  _MK_ENUM_CONST(0x00000005)
#define XUSB_CSB_SS_BI_WORKQ_CNTRL_0_MIN_FREE_SPACE_SHIFT   _MK_SHIFT_CONST(16)
#define XUSB_CSB_SS_BI_WORKQ_CNTRL_0_MIN_FREE_SPACE_FIELD  (_MK_SHIFT_CONST(0xfff) << XUSB_CSB_SS_BI_WORKQ_CNTRL_0_MIN_FREE_SPACE_SHIFT)
#define XUSB_CSB_SS_BI_WORKQ_CNTRL_0_MIN_FREE_SPACE_RANGE  27:16
#define XUSB_CSB_SS_BI_WORKQ_CNTRL_0_MIN_FREE_SPACE_WOFFSET 0
#define XUSB_CSB_SS_BI_WORKQ_CNTRL_0_MIN_FREE_SPACE_DEFAULT (_MK_MASK_CONST(0x00000001)
#define XUSB_CSB_SS_BI_WORKQ_CNTRL_0_MIN_FREE_SPACE_DEFAULT_MASK (_MK_MASK_CONST(0xfff)
#define XUSB_CSB_SS_BI_WORKQ_CNTRL_0_MIN_FREE_SPACE_SW_DEFAULT (_MK_MASK_CONST(0x00000001)
#define XUSB_CSB_SS_BI_WORKQ_CNTRL_0_MIN_FREE_SPACE_SW_DEFAULT_MASK (_MK_MASK_CONST(0xfff)
#define XUSB_CSB_SS_BI_WORKQ_DWRD0_0                       _MK_ADDR_CONST(0x00110004)
#define XUSB_CSB_SS_BI_WORKQ_DWRD0_0_SECURE                0
#define XUSB_CSB_SS_BI_WORKQ_DWRD0_0_WORD_COUNT            1
#define XUSB_CSB_SS_BI_WORKQ_DWRD0_0_RESET_VAL             _MK_MASK_CONST(0x0)
#define XUSB_CSB_SS_BI_WORKQ_DWRD0_0_RESET_MASK            _MK_MASK_CONST(0x0)
#define XUSB_CSB_SS_BI_WORKQ_DWRD0_0_SW_DEFAULT_VAL        _MK_MASK_CONST(0x0)
#define XUSB_CSB_SS_BI_WORKQ_DWRD0_0_SW_DEFAULT_MASK       _MK_MASK_CONST(0x0)
#define XUSB_CSB_SS_BI_WORKQ_DWRD0_0_READ_MASK             _MK_MASK_CONST(0xbfff00ff)
#define XUSB_CSB_SS_BI_WORKQ_DWRD0_0_WRITE_MASK            _MK_MASK_CONST(0xbfff00ff)
#define XUSB_CSB_SS_BI_WORKQ_DWRD0_0_KIND_SHIFT             _MK_SHIFT_CONST(0)
#define XUSB_CSB_SS_BI_WORKQ_DWRD0_0_KIND_FIELD            (_MK_SHIFT_CONST(0xff) << XUSB_CSB_SS_BI_WORKQ_DWRD0_0_KIND_SHIFT)
#define XUSB_CSB_SS_BI_WORKQ_DWRD0_0_KIND_RANGE            7:0
#define XUSB_CSB_SS_BI_WORKQ_DWRD0_0_KIND_WOFFSET          0
#define XUSB_CSB_SS_BI_WORKQ_DWRD0_0_KIND_NOOP             _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_SS_BI_WORKQ_DWRD0_0_KIND_EPTLIST_ISO_IN   _MK_ENUM_CONST(0x00000004)
#define XUSB_CSB_SS_BI_WORKQ_DWRD0_0_KIND_EPTLIST_ISO_OUT  _MK_ENUM_CONST(0x00000005)
#define XUSB_CSB_SS_BI_WORKQ_DWRD0_0_KIND_EPTLIST_BULK_IN  _MK_ENUM_CONST(0x00000006)
#define XUSB_CSB_SS_BI_WORKQ_DWRD0_0_KIND_EPTLIST_BULK_OUT _MK_ENUM_CONST(0x00000007)
#define XUSB_CSB_SS_BI_WORKQ_DWRD0_0_KIND_PINGLIST         _MK_ENUM_CONST(0x00000008)
#define XUSB_CSB_SS_BI_WORKQ_DWRD0_0_KIND_EPTLIST_SPLIT_INOUT _MK_ENUM_CONST(0x00000009)
#define XUSB_CSB_SS_BI_WORKQ_DWRD0_0_KIND_EPTLIST_SPLIT_CMPL _MK_ENUM_CONST(0x0000000A)
#define XUSB_CSB_SS_BI_WORKQ_DWRD0_0_KIND_EPTLIST_ISO_INOUT _MK_ENUM_CONST(0x0000000B)
#define XUSB_CSB_SS_BI_WORKQ_DWRD0_0_KIND_EPTLIST_BULK_INOUT _MK_ENUM_CONST(0x0000000C)
#define XUSB_CSB_SS_BI_WORKQ_DWRD0_0_MICROFRAME_ID_SHIFT    _MK_SHIFT_CONST(16)
#define XUSB_CSB_SS_BI_WORKQ_DWRD0_0_MICROFRAME_ID_FIELD   (_MK_SHIFT_CONST(0x3fff) << XUSB_CSB_SS_BI_WORKQ_DWRD0_0_MICROFRAME_ID_SHIFT)
#define XUSB_CSB_SS_BI_WORKQ_DWRD0_0_MICROFRAME_ID_RANGE   29:16
#define XUSB_CSB_SS_BI_WORKQ_DWRD0_0_MICROFRAME_ID_WOFFSET 0
#define XUSB_CSB_SS_BI_WORKQ_DWRD0_0_FRAME_VLD_SHIFT        _MK_SHIFT_CONST(31)
#define XUSB_CSB_SS_BI_WORKQ_DWRD0_0_FRAME_VLD_FIELD       (_MK_SHIFT_CONST(0x1) << XUSB_CSB_SS_BI_WORKQ_DWRD0_0_FRAME_VLD_SHIFT)
#define XUSB_CSB_SS_BI_WORKQ_DWRD0_0_FRAME_VLD_RANGE       31:31
#define XUSB_CSB_SS_BI_WORKQ_DWRD0_0_FRAME_VLD_WOFFSET     0
#define XUSB_CSB_SS_BI_WORKQ_DWRD1_0                       _MK_ADDR_CONST(0x00110008)
#define XUSB_CSB_SS_BI_WORKQ_DWRD1_0_SECURE                0
#define XUSB_CSB_SS_BI_WORKQ_DWRD1_0_WORD_COUNT            1
#define XUSB_CSB_SS_BI_WORKQ_DWRD1_0_RESET_VAL             _MK_MASK_CONST(0x0)
#define XUSB_CSB_SS_BI_WORKQ_DWRD1_0_RESET_MASK            _MK_MASK_CONST(0x0)
#define XUSB_CSB_SS_BI_WORKQ_DWRD1_0_SW_DEFAULT_VAL        _MK_MASK_CONST(0x0)
#define XUSB_CSB_SS_BI_WORKQ_DWRD1_0_SW_DEFAULT_MASK       _MK_MASK_CONST(0x0)
#define XUSB_CSB_SS_BI_WORKQ_DWRD1_0_READ_MASK             _MK_MASK_CONST(0xfffffff4)
#define XUSB_CSB_SS_BI_WORKQ_DWRD1_0_WRITE_MASK            _MK_MASK_CONST(0xfffffff4)
#define XUSB_CSB_SS_BI_WORKQ_DWRD1_0_ELM_SHIFT              _MK_SHIFT_CONST(2)
#define XUSB_CSB_SS_BI_WORKQ_DWRD1_0_ELM_FIELD             (_MK_SHIFT_CONST(0x1) << XUSB_CSB_SS_BI_WORKQ_DWRD1_0_ELM_SHIFT)
#define XUSB_CSB_SS_BI_WORKQ_DWRD1_0_ELM_RANGE             2:2
#define XUSB_CSB_SS_BI_WORKQ_DWRD1_0_ELM_WOFFSET           0
#define XUSB_CSB_SS_BI_WORKQ_DWRD1_0_ELM_SYSMEM            _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_SS_BI_WORKQ_DWRD1_0_ELM_DDIRECT           _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_SS_BI_WORKQ_DWRD1_0_PTRLO_SHIFT            _MK_SHIFT_CONST(4)
#define XUSB_CSB_SS_BI_WORKQ_DWRD1_0_PTRLO_FIELD           (_MK_SHIFT_CONST(0xfffffff) << XUSB_CSB_SS_BI_WORKQ_DWRD1_0_PTRLO_SHIFT)
#define XUSB_CSB_SS_BI_WORKQ_DWRD1_0_PTRLO_RANGE           31:4
#define XUSB_CSB_SS_BI_WORKQ_DWRD1_0_PTRLO_WOFFSET         0
#define XUSB_CSB_SS_BI_WORKQ_DWRD2_0                       _MK_ADDR_CONST(0x0011000C)
#define XUSB_CSB_SS_BI_WORKQ_DWRD2_0_SECURE                0
#define XUSB_CSB_SS_BI_WORKQ_DWRD2_0_WORD_COUNT            1
#define XUSB_CSB_SS_BI_WORKQ_DWRD2_0_RESET_VAL             _MK_MASK_CONST(0x0)
#define XUSB_CSB_SS_BI_WORKQ_DWRD2_0_RESET_MASK            _MK_MASK_CONST(0x0)
#define XUSB_CSB_SS_BI_WORKQ_DWRD2_0_SW_DEFAULT_VAL        _MK_MASK_CONST(0x0)
#define XUSB_CSB_SS_BI_WORKQ_DWRD2_0_SW_DEFAULT_MASK       _MK_MASK_CONST(0x0)
#define XUSB_CSB_SS_BI_WORKQ_DWRD2_0_READ_MASK             _MK_MASK_CONST(0xffffffff)
#define XUSB_CSB_SS_BI_WORKQ_DWRD2_0_WRITE_MASK            _MK_MASK_CONST(0xffffffff)
#define XUSB_CSB_SS_BI_WORKQ_DWRD2_0_PTRHI_SHIFT            _MK_SHIFT_CONST(0)
#define XUSB_CSB_SS_BI_WORKQ_DWRD2_0_PTRHI_FIELD           (_MK_SHIFT_CONST(0xffffffff) << XUSB_CSB_SS_BI_WORKQ_DWRD2_0_PTRHI_SHIFT)
#define XUSB_CSB_SS_BI_WORKQ_DWRD2_0_PTRHI_RANGE           31:0
#define XUSB_CSB_SS_BI_WORKQ_DWRD2_0_PTRHI_WOFFSET         0
#define XUSB_CSB_SS_BI_WORKQ_DWRD3_0                       _MK_ADDR_CONST(0x00110010)
#define XUSB_CSB_SS_BI_WORKQ_DWRD3_0_SECURE                0
#define XUSB_CSB_SS_BI_WORKQ_DWRD3_0_WORD_COUNT            1
#define XUSB_CSB_SS_BI_WORKQ_DWRD3_0_RESET_VAL             _MK_MASK_CONST(0x0)
#define XUSB_CSB_SS_BI_WORKQ_DWRD3_0_RESET_MASK            _MK_MASK_CONST(0x0)
#define XUSB_CSB_SS_BI_WORKQ_DWRD3_0_SW_DEFAULT_VAL        _MK_MASK_CONST(0x0)
#define XUSB_CSB_SS_BI_WORKQ_DWRD3_0_SW_DEFAULT_MASK       _MK_MASK_CONST(0x0)
#define XUSB_CSB_SS_BI_WORKQ_DWRD3_0_READ_MASK             _MK_MASK_CONST(0xffffffff)
#define XUSB_CSB_SS_BI_WORKQ_DWRD3_0_WRITE_MASK            _MK_MASK_CONST(0xffffffff)
#define XUSB_CSB_SS_BI_WORKQ_DWRD3_0_FIELD_SHIFT            _MK_SHIFT_CONST(0)
#define XUSB_CSB_SS_BI_WORKQ_DWRD3_0_FIELD_FIELD           (_MK_SHIFT_CONST(0xffffffff) << XUSB_CSB_SS_BI_WORKQ_DWRD3_0_FIELD_SHIFT)
#define XUSB_CSB_SS_BI_WORKQ_DWRD3_0_FIELD_RANGE           31:0
#define XUSB_CSB_SS_BI_WORKQ_DWRD3_0_FIELD_WOFFSET         0
#define XUSB_CSB_SS_BI_WORKQ_DWRD4_0                       _MK_ADDR_CONST(0x00110014)
#define XUSB_CSB_SS_BI_WORKQ_DWRD4_0_SECURE                0
#define XUSB_CSB_SS_BI_WORKQ_DWRD4_0_WORD_COUNT            1
#define XUSB_CSB_SS_BI_WORKQ_DWRD4_0_RESET_VAL             _MK_MASK_CONST(0x0)
#define XUSB_CSB_SS_BI_WORKQ_DWRD4_0_RESET_MASK            _MK_MASK_CONST(0x0)
#define XUSB_CSB_SS_BI_WORKQ_DWRD4_0_SW_DEFAULT_VAL        _MK_MASK_CONST(0x0)
#define XUSB_CSB_SS_BI_WORKQ_DWRD4_0_SW_DEFAULT_MASK       _MK_MASK_CONST(0x0)
#define XUSB_CSB_SS_BI_WORKQ_DWRD4_0_READ_MASK             _MK_MASK_CONST(0xffffffff)
#define XUSB_CSB_SS_BI_WORKQ_DWRD4_0_WRITE_MASK            _MK_MASK_CONST(0xffffffff)
#define XUSB_CSB_SS_BI_WORKQ_DWRD4_0_FIELD_SHIFT            _MK_SHIFT_CONST(0)
#define XUSB_CSB_SS_BI_WORKQ_DWRD4_0_FIELD_FIELD           (_MK_SHIFT_CONST(0xffffffff) << XUSB_CSB_SS_BI_WORKQ_DWRD4_0_FIELD_SHIFT)
#define XUSB_CSB_SS_BI_WORKQ_DWRD4_0_FIELD_RANGE           31:0
#define XUSB_CSB_SS_BI_WORKQ_DWRD4_0_FIELD_WOFFSET         0
#define XUSB_CSB_SS_BI_EPLIST_DOORBELL_0                   _MK_ADDR_CONST(0x00110020)
#define XUSB_CSB_SS_BI_EPLIST_DOORBELL_0_SECURE            0
#define XUSB_CSB_SS_BI_EPLIST_DOORBELL_0_WORD_COUNT        1
#define XUSB_CSB_SS_BI_EPLIST_DOORBELL_0_RESET_VAL         _MK_MASK_CONST(0x0)
#define XUSB_CSB_SS_BI_EPLIST_DOORBELL_0_RESET_MASK        _MK_MASK_CONST(0x3)
#define XUSB_CSB_SS_BI_EPLIST_DOORBELL_0_SW_DEFAULT_VAL    _MK_MASK_CONST(0x0)
#define XUSB_CSB_SS_BI_EPLIST_DOORBELL_0_SW_DEFAULT_MASK   _MK_MASK_CONST(0x3)
#define XUSB_CSB_SS_BI_EPLIST_DOORBELL_0_READ_MASK         _MK_MASK_CONST(0x3)
#define XUSB_CSB_SS_BI_EPLIST_DOORBELL_0_WRITE_MASK        _MK_MASK_CONST(0x3)
#define XUSB_CSB_SS_BI_EPLIST_DOORBELL_0_BULK_OUT_SHIFT     _MK_SHIFT_CONST(0)
#define XUSB_CSB_SS_BI_EPLIST_DOORBELL_0_BULK_OUT_FIELD    (_MK_SHIFT_CONST(0x1) << XUSB_CSB_SS_BI_EPLIST_DOORBELL_0_BULK_OUT_SHIFT)
#define XUSB_CSB_SS_BI_EPLIST_DOORBELL_0_BULK_OUT_RANGE    0:0
#define XUSB_CSB_SS_BI_EPLIST_DOORBELL_0_BULK_OUT_WOFFSET  0
#define XUSB_CSB_SS_BI_EPLIST_DOORBELL_0_BULK_OUT_DEFAULT  (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_SS_BI_EPLIST_DOORBELL_0_BULK_OUT_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_CSB_SS_BI_EPLIST_DOORBELL_0_BULK_OUT_SW_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_SS_BI_EPLIST_DOORBELL_0_BULK_OUT_SW_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_CSB_SS_BI_EPLIST_DOORBELL_0_BULK_OUT_NOT_PENDING _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_SS_BI_EPLIST_DOORBELL_0_BULK_OUT_PENDING  _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_SS_BI_EPLIST_DOORBELL_0_BULK_OUT_SET      _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_SS_BI_EPLIST_DOORBELL_0_BULK_IN_SHIFT      _MK_SHIFT_CONST(1)
#define XUSB_CSB_SS_BI_EPLIST_DOORBELL_0_BULK_IN_FIELD     (_MK_SHIFT_CONST(0x1) << XUSB_CSB_SS_BI_EPLIST_DOORBELL_0_BULK_IN_SHIFT)
#define XUSB_CSB_SS_BI_EPLIST_DOORBELL_0_BULK_IN_RANGE     1:1
#define XUSB_CSB_SS_BI_EPLIST_DOORBELL_0_BULK_IN_WOFFSET   0
#define XUSB_CSB_SS_BI_EPLIST_DOORBELL_0_BULK_IN_DEFAULT   (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_SS_BI_EPLIST_DOORBELL_0_BULK_IN_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_CSB_SS_BI_EPLIST_DOORBELL_0_BULK_IN_SW_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_SS_BI_EPLIST_DOORBELL_0_BULK_IN_SW_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_CSB_SS_BI_EPLIST_DOORBELL_0_BULK_IN_NOT_PENDING _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_SS_BI_EPLIST_DOORBELL_0_BULK_IN_PENDING   _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_SS_BI_EPLIST_DOORBELL_0_BULK_IN_SET       _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_SS_BI_COMPLQ_CNTRL_0                      _MK_ADDR_CONST(0x00110080)
#define XUSB_CSB_SS_BI_COMPLQ_CNTRL_0_SECURE               0
#define XUSB_CSB_SS_BI_COMPLQ_CNTRL_0_WORD_COUNT           1
#define XUSB_CSB_SS_BI_COMPLQ_CNTRL_0_RESET_VAL            _MK_MASK_CONST(0x0)
#define XUSB_CSB_SS_BI_COMPLQ_CNTRL_0_RESET_MASK           _MK_MASK_CONST(0x8101)
#define XUSB_CSB_SS_BI_COMPLQ_CNTRL_0_SW_DEFAULT_VAL       _MK_MASK_CONST(0x0)
#define XUSB_CSB_SS_BI_COMPLQ_CNTRL_0_SW_DEFAULT_MASK      _MK_MASK_CONST(0x8101)
#define XUSB_CSB_SS_BI_COMPLQ_CNTRL_0_READ_MASK            _MK_MASK_CONST(0x8101)
#define XUSB_CSB_SS_BI_COMPLQ_CNTRL_0_WRITE_MASK           _MK_MASK_CONST(0x8100)
#define XUSB_CSB_SS_BI_COMPLQ_CNTRL_0_INT_SHIFT             _MK_SHIFT_CONST(15)
#define XUSB_CSB_SS_BI_COMPLQ_CNTRL_0_INT_FIELD            (_MK_SHIFT_CONST(0x1) << XUSB_CSB_SS_BI_COMPLQ_CNTRL_0_INT_SHIFT)
#define XUSB_CSB_SS_BI_COMPLQ_CNTRL_0_INT_RANGE            15:15
#define XUSB_CSB_SS_BI_COMPLQ_CNTRL_0_INT_WOFFSET          0
#define XUSB_CSB_SS_BI_COMPLQ_CNTRL_0_INT_DEFAULT          (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_SS_BI_COMPLQ_CNTRL_0_INT_DEFAULT_MASK     (_MK_MASK_CONST(0x1)
#define XUSB_CSB_SS_BI_COMPLQ_CNTRL_0_INT_SW_DEFAULT       (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_SS_BI_COMPLQ_CNTRL_0_INT_SW_DEFAULT_MASK  (_MK_MASK_CONST(0x1)
#define XUSB_CSB_SS_BI_COMPLQ_CNTRL_0_INT_ENABLE           _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_SS_BI_COMPLQ_CNTRL_0_INT_DISABLE          _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_SS_BI_COMPLQ_CNTRL_0_POP_SHIFT             _MK_SHIFT_CONST(8)
#define XUSB_CSB_SS_BI_COMPLQ_CNTRL_0_POP_FIELD            (_MK_SHIFT_CONST(0x1) << XUSB_CSB_SS_BI_COMPLQ_CNTRL_0_POP_SHIFT)
#define XUSB_CSB_SS_BI_COMPLQ_CNTRL_0_POP_RANGE            8:8
#define XUSB_CSB_SS_BI_COMPLQ_CNTRL_0_POP_WOFFSET          0
#define XUSB_CSB_SS_BI_COMPLQ_CNTRL_0_POP_DEFAULT          (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_SS_BI_COMPLQ_CNTRL_0_POP_DEFAULT_MASK     (_MK_MASK_CONST(0x1)
#define XUSB_CSB_SS_BI_COMPLQ_CNTRL_0_POP_SW_DEFAULT       (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_SS_BI_COMPLQ_CNTRL_0_POP_SW_DEFAULT_MASK  (_MK_MASK_CONST(0x1)
#define XUSB_CSB_SS_BI_COMPLQ_CNTRL_0_POP_NOT_PENDING      _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_SS_BI_COMPLQ_CNTRL_0_POP_PENDING          _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_SS_BI_COMPLQ_CNTRL_0_POP_SET              _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_SS_BI_COMPLQ_CNTRL_0_VALID_SHIFT           _MK_SHIFT_CONST(0)
#define XUSB_CSB_SS_BI_COMPLQ_CNTRL_0_VALID_FIELD          (_MK_SHIFT_CONST(0x1) << XUSB_CSB_SS_BI_COMPLQ_CNTRL_0_VALID_SHIFT)
#define XUSB_CSB_SS_BI_COMPLQ_CNTRL_0_VALID_RANGE          0:0
#define XUSB_CSB_SS_BI_COMPLQ_CNTRL_0_VALID_WOFFSET        0
#define XUSB_CSB_SS_BI_COMPLQ_CNTRL_0_VALID_DEFAULT        (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_SS_BI_COMPLQ_CNTRL_0_VALID_DEFAULT_MASK   (_MK_MASK_CONST(0x1)
#define XUSB_CSB_SS_BI_COMPLQ_CNTRL_0_VALID_SW_DEFAULT     (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_SS_BI_COMPLQ_CNTRL_0_VALID_SW_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_CSB_SS_BI_COMPLQ_CNTRL_0_VALID_NOT_PENDING    _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_SS_BI_COMPLQ_CNTRL_0_VALID_PENDING        _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_SS_BI_COMPLQ_DWRD0_0                      _MK_ADDR_CONST(0x00110084)
#define XUSB_CSB_SS_BI_COMPLQ_DWRD0_0_SECURE               0
#define XUSB_CSB_SS_BI_COMPLQ_DWRD0_0_WORD_COUNT           1
#define XUSB_CSB_SS_BI_COMPLQ_DWRD0_0_RESET_VAL            _MK_MASK_CONST(0x0)
#define XUSB_CSB_SS_BI_COMPLQ_DWRD0_0_RESET_MASK           _MK_MASK_CONST(0x0)
#define XUSB_CSB_SS_BI_COMPLQ_DWRD0_0_SW_DEFAULT_VAL       _MK_MASK_CONST(0x0)
#define XUSB_CSB_SS_BI_COMPLQ_DWRD0_0_SW_DEFAULT_MASK      _MK_MASK_CONST(0x0)
#define XUSB_CSB_SS_BI_COMPLQ_DWRD0_0_READ_MASK            _MK_MASK_CONST(0xffffffff)
#define XUSB_CSB_SS_BI_COMPLQ_DWRD0_0_WRITE_MASK           _MK_MASK_CONST(0x0)
#define XUSB_CSB_SS_BI_COMPLQ_DWRD0_0_KIND_SHIFT            _MK_SHIFT_CONST(0)
#define XUSB_CSB_SS_BI_COMPLQ_DWRD0_0_KIND_FIELD           (_MK_SHIFT_CONST(0xff) << XUSB_CSB_SS_BI_COMPLQ_DWRD0_0_KIND_SHIFT)
#define XUSB_CSB_SS_BI_COMPLQ_DWRD0_0_KIND_RANGE           7:0
#define XUSB_CSB_SS_BI_COMPLQ_DWRD0_0_KIND_WOFFSET         0
#define XUSB_CSB_SS_BI_COMPLQ_DWRD0_0_SUBKIND_SHIFT         _MK_SHIFT_CONST(8)
#define XUSB_CSB_SS_BI_COMPLQ_DWRD0_0_SUBKIND_FIELD        (_MK_SHIFT_CONST(0xff) << XUSB_CSB_SS_BI_COMPLQ_DWRD0_0_SUBKIND_SHIFT)
#define XUSB_CSB_SS_BI_COMPLQ_DWRD0_0_SUBKIND_RANGE        15:8
#define XUSB_CSB_SS_BI_COMPLQ_DWRD0_0_SUBKIND_WOFFSET      0
#define XUSB_CSB_SS_BI_COMPLQ_DWRD0_0_SUBKIND_OP_DONE      _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_SS_BI_COMPLQ_DWRD0_0_SUBKIND_OP_ERROR     _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_SS_BI_COMPLQ_DWRD0_0_SUBKIND_NO_ACTIVITY  _MK_ENUM_CONST(0x00000002)
#define XUSB_CSB_SS_BI_COMPLQ_DWRD0_0_SUBKIND_EPT_NRDY     _MK_ENUM_CONST(0x00000003)
#define XUSB_CSB_SS_BI_COMPLQ_DWRD0_0_SUBKIND_EPT_ISO_DELAY _MK_ENUM_CONST(0x00000004)
#define XUSB_CSB_SS_BI_COMPLQ_DWRD0_0_SUBKIND_EPT_ERROR    _MK_ENUM_CONST(0x00000005)
#define XUSB_CSB_SS_BI_COMPLQ_DWRD0_0_SUBKIND_EPT_DONE     _MK_ENUM_CONST(0x00000006)
#define XUSB_CSB_SS_BI_COMPLQ_DWRD0_0_SUBKIND_STOPREQ      _MK_ENUM_CONST(0x00000007)
#define XUSB_CSB_SS_BI_COMPLQ_DWRD0_0_SUBKIND_LIST_ISO_DELAY _MK_ENUM_CONST(0x00000008)
#define XUSB_CSB_SS_BI_COMPLQ_DWRD0_0_SUBKIND_PING_DONE    _MK_ENUM_CONST(0x00000009)
#define XUSB_CSB_SS_BI_COMPLQ_DWRD0_0_SUBKIND_LPU_SET      _MK_ENUM_CONST(0x0000000A)
#define XUSB_CSB_SS_BI_COMPLQ_DWRD0_0_SUBKIND_LPU_CLEARED  _MK_ENUM_CONST(0x0000000B)
#define XUSB_CSB_SS_BI_COMPLQ_DWRD0_0_SWTAG_SHIFT           _MK_SHIFT_CONST(16)
#define XUSB_CSB_SS_BI_COMPLQ_DWRD0_0_SWTAG_FIELD          (_MK_SHIFT_CONST(0xffff) << XUSB_CSB_SS_BI_COMPLQ_DWRD0_0_SWTAG_SHIFT)
#define XUSB_CSB_SS_BI_COMPLQ_DWRD0_0_SWTAG_RANGE          31:16
#define XUSB_CSB_SS_BI_COMPLQ_DWRD0_0_SWTAG_WOFFSET        0
#define XUSB_CSB_SS_BI_COMPLQ_DWRD1_0                      _MK_ADDR_CONST(0x00110088)
#define XUSB_CSB_SS_BI_COMPLQ_DWRD1_0_SECURE               0
#define XUSB_CSB_SS_BI_COMPLQ_DWRD1_0_WORD_COUNT           1
#define XUSB_CSB_SS_BI_COMPLQ_DWRD1_0_RESET_VAL            _MK_MASK_CONST(0x0)
#define XUSB_CSB_SS_BI_COMPLQ_DWRD1_0_RESET_MASK           _MK_MASK_CONST(0x0)
#define XUSB_CSB_SS_BI_COMPLQ_DWRD1_0_SW_DEFAULT_VAL       _MK_MASK_CONST(0x0)
#define XUSB_CSB_SS_BI_COMPLQ_DWRD1_0_SW_DEFAULT_MASK      _MK_MASK_CONST(0x0)
#define XUSB_CSB_SS_BI_COMPLQ_DWRD1_0_READ_MASK            _MK_MASK_CONST(0xfffffff4)
#define XUSB_CSB_SS_BI_COMPLQ_DWRD1_0_WRITE_MASK           _MK_MASK_CONST(0x0)
#define XUSB_CSB_SS_BI_COMPLQ_DWRD1_0_LM_SHIFT              _MK_SHIFT_CONST(2)
#define XUSB_CSB_SS_BI_COMPLQ_DWRD1_0_LM_FIELD             (_MK_SHIFT_CONST(0x1) << XUSB_CSB_SS_BI_COMPLQ_DWRD1_0_LM_SHIFT)
#define XUSB_CSB_SS_BI_COMPLQ_DWRD1_0_LM_RANGE             2:2
#define XUSB_CSB_SS_BI_COMPLQ_DWRD1_0_LM_WOFFSET           0
#define XUSB_CSB_SS_BI_COMPLQ_DWRD1_0_EPT_PTRLO_SHIFT       _MK_SHIFT_CONST(4)
#define XUSB_CSB_SS_BI_COMPLQ_DWRD1_0_EPT_PTRLO_FIELD      (_MK_SHIFT_CONST(0xfffffff) << XUSB_CSB_SS_BI_COMPLQ_DWRD1_0_EPT_PTRLO_SHIFT)
#define XUSB_CSB_SS_BI_COMPLQ_DWRD1_0_EPT_PTRLO_RANGE      31:4
#define XUSB_CSB_SS_BI_COMPLQ_DWRD1_0_EPT_PTRLO_WOFFSET    0
#define XUSB_CSB_SS_BI_COMPLQ_DWRD2_0                      _MK_ADDR_CONST(0x0011008C)
#define XUSB_CSB_SS_BI_COMPLQ_DWRD2_0_SECURE               0
#define XUSB_CSB_SS_BI_COMPLQ_DWRD2_0_WORD_COUNT           1
#define XUSB_CSB_SS_BI_COMPLQ_DWRD2_0_RESET_VAL            _MK_MASK_CONST(0x0)
#define XUSB_CSB_SS_BI_COMPLQ_DWRD2_0_RESET_MASK           _MK_MASK_CONST(0x0)
#define XUSB_CSB_SS_BI_COMPLQ_DWRD2_0_SW_DEFAULT_VAL       _MK_MASK_CONST(0x0)
#define XUSB_CSB_SS_BI_COMPLQ_DWRD2_0_SW_DEFAULT_MASK      _MK_MASK_CONST(0x0)
#define XUSB_CSB_SS_BI_COMPLQ_DWRD2_0_READ_MASK            _MK_MASK_CONST(0xffffffff)
#define XUSB_CSB_SS_BI_COMPLQ_DWRD2_0_WRITE_MASK           _MK_MASK_CONST(0x0)
#define XUSB_CSB_SS_BI_COMPLQ_DWRD2_0_EPT_PTRHI_SHIFT       _MK_SHIFT_CONST(0)
#define XUSB_CSB_SS_BI_COMPLQ_DWRD2_0_EPT_PTRHI_FIELD      (_MK_SHIFT_CONST(0xffffffff) << XUSB_CSB_SS_BI_COMPLQ_DWRD2_0_EPT_PTRHI_SHIFT)
#define XUSB_CSB_SS_BI_COMPLQ_DWRD2_0_EPT_PTRHI_RANGE      31:0
#define XUSB_CSB_SS_BI_COMPLQ_DWRD2_0_EPT_PTRHI_WOFFSET    0
#define XUSB_CSB_SS_BI_COMPLQ_DWRD3_0                      _MK_ADDR_CONST(0x00110090)
#define XUSB_CSB_SS_BI_COMPLQ_DWRD3_0_SECURE               0
#define XUSB_CSB_SS_BI_COMPLQ_DWRD3_0_WORD_COUNT           1
#define XUSB_CSB_SS_BI_COMPLQ_DWRD3_0_RESET_VAL            _MK_MASK_CONST(0x0)
#define XUSB_CSB_SS_BI_COMPLQ_DWRD3_0_RESET_MASK           _MK_MASK_CONST(0x0)
#define XUSB_CSB_SS_BI_COMPLQ_DWRD3_0_SW_DEFAULT_VAL       _MK_MASK_CONST(0x0)
#define XUSB_CSB_SS_BI_COMPLQ_DWRD3_0_SW_DEFAULT_MASK      _MK_MASK_CONST(0x0)
#define XUSB_CSB_SS_BI_COMPLQ_DWRD3_0_READ_MASK            _MK_MASK_CONST(0x3fff00ff)
#define XUSB_CSB_SS_BI_COMPLQ_DWRD3_0_WRITE_MASK           _MK_MASK_CONST(0x0)
#define XUSB_CSB_SS_BI_COMPLQ_DWRD3_0_STATUS_SHIFT          _MK_SHIFT_CONST(0)
#define XUSB_CSB_SS_BI_COMPLQ_DWRD3_0_STATUS_FIELD         (_MK_SHIFT_CONST(0xff) << XUSB_CSB_SS_BI_COMPLQ_DWRD3_0_STATUS_SHIFT)
#define XUSB_CSB_SS_BI_COMPLQ_DWRD3_0_STATUS_RANGE         7:0
#define XUSB_CSB_SS_BI_COMPLQ_DWRD3_0_STATUS_WOFFSET       0
#define XUSB_CSB_SS_BI_COMPLQ_DWRD3_0_STATUS_NONE          _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_SS_BI_COMPLQ_DWRD3_0_STATUS_COMPL_RETIRE  _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_SS_BI_COMPLQ_DWRD3_0_STATUS_COMPL_STOPREQ _MK_ENUM_CONST(0x00000002)
#define XUSB_CSB_SS_BI_COMPLQ_DWRD3_0_STATUS_FW_SKIP_EP    _MK_ENUM_CONST(0x00000003)
#define XUSB_CSB_SS_BI_COMPLQ_DWRD3_0_STATUS_COMPL_RETIRE_FLOW _MK_ENUM_CONST(0x00000004)
#define XUSB_CSB_SS_BI_COMPLQ_DWRD3_0_STATUS_FLOW_NRDY     _MK_ENUM_CONST(0x00000008)
#define XUSB_CSB_SS_BI_COMPLQ_DWRD3_0_STATUS_FLOW_EOB      _MK_ENUM_CONST(0x00000009)
#define XUSB_CSB_SS_BI_COMPLQ_DWRD3_0_STATUS_FLOW_DEFER    _MK_ENUM_CONST(0x0000000A)
#define XUSB_CSB_SS_BI_COMPLQ_DWRD3_0_STATUS_FLOW_NOSTREAM _MK_ENUM_CONST(0x0000000B)
#define XUSB_CSB_SS_BI_COMPLQ_DWRD3_0_STATUS_ERR_ISOCH_MISSED _MK_ENUM_CONST(0x00000010)
#define XUSB_CSB_SS_BI_COMPLQ_DWRD3_0_STATUS_ERR_STALL     _MK_ENUM_CONST(0x00000011)
#define XUSB_CSB_SS_BI_COMPLQ_DWRD3_0_STATUS_ERR_ISOCH_EMPTY _MK_ENUM_CONST(0x00000012)
#define XUSB_CSB_SS_BI_COMPLQ_DWRD3_0_STATUS_ERR_RETIRE    _MK_ENUM_CONST(0x00000013)
#define XUSB_CSB_SS_BI_COMPLQ_DWRD3_0_STATUS_ERR_TRBERROR  _MK_ENUM_CONST(0x00000014)
#define XUSB_CSB_SS_BI_COMPLQ_DWRD3_0_STATUS_ERR_PKT_BABBLE _MK_ENUM_CONST(0x00000015)
#define XUSB_CSB_SS_BI_COMPLQ_DWRD3_0_STATUS_ERR_FRM_BABBLE _MK_ENUM_CONST(0x00000016)
#define XUSB_CSB_SS_BI_COMPLQ_DWRD3_0_STATUS_ERR_STREAM_CTX _MK_ENUM_CONST(0x00000017)
#define XUSB_CSB_SS_BI_COMPLQ_DWRD3_0_STATUS_RESCH_CSW     _MK_ENUM_CONST(0x00000080)
#define XUSB_CSB_SS_BI_COMPLQ_DWRD3_0_STATUS_RESCH_RETRY   _MK_ENUM_CONST(0x00000081)
#define XUSB_CSB_SS_BI_COMPLQ_DWRD3_0_STATUS_RESCH_PARTIALTD _MK_ENUM_CONST(0x00000082)
#define XUSB_CSB_SS_BI_COMPLQ_DWRD3_0_STATUS_RESCH_NAK     _MK_ENUM_CONST(0x00000083)
#define XUSB_CSB_SS_BI_COMPLQ_DWRD3_0_STATUS_RESCH_NYET    _MK_ENUM_CONST(0x00000084)
#define XUSB_CSB_SS_BI_COMPLQ_DWRD3_0_MICROFRAME_SHIFT      _MK_SHIFT_CONST(16)
#define XUSB_CSB_SS_BI_COMPLQ_DWRD3_0_MICROFRAME_FIELD     (_MK_SHIFT_CONST(0x3fff) << XUSB_CSB_SS_BI_COMPLQ_DWRD3_0_MICROFRAME_SHIFT)
#define XUSB_CSB_SS_BI_COMPLQ_DWRD3_0_MICROFRAME_RANGE     29:16
#define XUSB_CSB_SS_BI_COMPLQ_DWRD3_0_MICROFRAME_WOFFSET   0
#define XUSB_CSB_SS_BI_COMPLQ_DWRD4_0                      _MK_ADDR_CONST(0x00110094)
#define XUSB_CSB_SS_BI_COMPLQ_DWRD4_0_SECURE               0
#define XUSB_CSB_SS_BI_COMPLQ_DWRD4_0_WORD_COUNT           1
#define XUSB_CSB_SS_BI_COMPLQ_DWRD4_0_RESET_VAL            _MK_MASK_CONST(0x0)
#define XUSB_CSB_SS_BI_COMPLQ_DWRD4_0_RESET_MASK           _MK_MASK_CONST(0x0)
#define XUSB_CSB_SS_BI_COMPLQ_DWRD4_0_SW_DEFAULT_VAL       _MK_MASK_CONST(0x0)
#define XUSB_CSB_SS_BI_COMPLQ_DWRD4_0_SW_DEFAULT_MASK      _MK_MASK_CONST(0x0)
#define XUSB_CSB_SS_BI_COMPLQ_DWRD4_0_READ_MASK            _MK_MASK_CONST(0xffffffff)
#define XUSB_CSB_SS_BI_COMPLQ_DWRD4_0_WRITE_MASK           _MK_MASK_CONST(0x0)
#define XUSB_CSB_SS_BI_COMPLQ_DWRD4_0_RSVD_SHIFT            _MK_SHIFT_CONST(0)
#define XUSB_CSB_SS_BI_COMPLQ_DWRD4_0_RSVD_FIELD           (_MK_SHIFT_CONST(0xffffffff) << XUSB_CSB_SS_BI_COMPLQ_DWRD4_0_RSVD_SHIFT)
#define XUSB_CSB_SS_BI_COMPLQ_DWRD4_0_RSVD_RANGE           31:0
#define XUSB_CSB_SS_BI_COMPLQ_DWRD4_0_RSVD_WOFFSET         0
#define XUSB_CSB_SS_BI_ASYNC_TX_HEADER_CNTRL_0             _MK_ADDR_CONST(0x001100E0)
#define XUSB_CSB_SS_BI_ASYNC_TX_HEADER_CNTRL_0_SECURE      0
#define XUSB_CSB_SS_BI_ASYNC_TX_HEADER_CNTRL_0_WORD_COUNT  1
#define XUSB_CSB_SS_BI_ASYNC_TX_HEADER_CNTRL_0_RESET_VAL   _MK_MASK_CONST(0x10002)
#define XUSB_CSB_SS_BI_ASYNC_TX_HEADER_CNTRL_0_RESET_MASK  _MK_MASK_CONST(0x8fff0fff)
#define XUSB_CSB_SS_BI_ASYNC_TX_HEADER_CNTRL_0_SW_DEFAULT_VAL _MK_MASK_CONST(0x10002)
#define XUSB_CSB_SS_BI_ASYNC_TX_HEADER_CNTRL_0_SW_DEFAULT_MASK _MK_MASK_CONST(0x8fff0fff)
#define XUSB_CSB_SS_BI_ASYNC_TX_HEADER_CNTRL_0_READ_MASK   _MK_MASK_CONST(0x8fff0fff)
#define XUSB_CSB_SS_BI_ASYNC_TX_HEADER_CNTRL_0_WRITE_MASK  _MK_MASK_CONST(0x8fff0000)
#define XUSB_CSB_SS_BI_ASYNC_TX_HEADER_CNTRL_0_INT_SHIFT    _MK_SHIFT_CONST(31)
#define XUSB_CSB_SS_BI_ASYNC_TX_HEADER_CNTRL_0_INT_FIELD   (_MK_SHIFT_CONST(0x1) << XUSB_CSB_SS_BI_ASYNC_TX_HEADER_CNTRL_0_INT_SHIFT)
#define XUSB_CSB_SS_BI_ASYNC_TX_HEADER_CNTRL_0_INT_RANGE   31:31
#define XUSB_CSB_SS_BI_ASYNC_TX_HEADER_CNTRL_0_INT_WOFFSET 0
#define XUSB_CSB_SS_BI_ASYNC_TX_HEADER_CNTRL_0_INT_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_SS_BI_ASYNC_TX_HEADER_CNTRL_0_INT_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_CSB_SS_BI_ASYNC_TX_HEADER_CNTRL_0_INT_SW_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_SS_BI_ASYNC_TX_HEADER_CNTRL_0_INT_SW_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_CSB_SS_BI_ASYNC_TX_HEADER_CNTRL_0_INT_DISABLE _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_SS_BI_ASYNC_TX_HEADER_CNTRL_0_INT_ENABLE  _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_SS_BI_ASYNC_TX_HEADER_CNTRL_0_AVAIL_FREE_COUNT_SHIFT  _MK_SHIFT_CONST(0)
#define XUSB_CSB_SS_BI_ASYNC_TX_HEADER_CNTRL_0_AVAIL_FREE_COUNT_FIELD (_MK_SHIFT_CONST(0xfff) << XUSB_CSB_SS_BI_ASYNC_TX_HEADER_CNTRL_0_AVAIL_FREE_COUNT_SHIFT)
#define XUSB_CSB_SS_BI_ASYNC_TX_HEADER_CNTRL_0_AVAIL_FREE_COUNT_RANGE 11:0
#define XUSB_CSB_SS_BI_ASYNC_TX_HEADER_CNTRL_0_AVAIL_FREE_COUNT_WOFFSET 0
#define XUSB_CSB_SS_BI_ASYNC_TX_HEADER_CNTRL_0_AVAIL_FREE_COUNT_DEFAULT (_MK_MASK_CONST(0x00000002)
#define XUSB_CSB_SS_BI_ASYNC_TX_HEADER_CNTRL_0_AVAIL_FREE_COUNT_DEFAULT_MASK (_MK_MASK_CONST(0xfff)
#define XUSB_CSB_SS_BI_ASYNC_TX_HEADER_CNTRL_0_AVAIL_FREE_COUNT_SW_DEFAULT (_MK_MASK_CONST(0x00000002)
#define XUSB_CSB_SS_BI_ASYNC_TX_HEADER_CNTRL_0_AVAIL_FREE_COUNT_SW_DEFAULT_MASK (_MK_MASK_CONST(0xfff)
#define XUSB_CSB_SS_BI_ASYNC_TX_HEADER_CNTRL_0_AVAIL_FREE_COUNT_MAX _MK_ENUM_CONST(0x00000002)
#define XUSB_CSB_SS_BI_ASYNC_TX_HEADER_CNTRL_0_MIN_FREE_SPACE_SHIFT  _MK_SHIFT_CONST(16)
#define XUSB_CSB_SS_BI_ASYNC_TX_HEADER_CNTRL_0_MIN_FREE_SPACE_FIELD (_MK_SHIFT_CONST(0xfff) << XUSB_CSB_SS_BI_ASYNC_TX_HEADER_CNTRL_0_MIN_FREE_SPACE_SHIFT)
#define XUSB_CSB_SS_BI_ASYNC_TX_HEADER_CNTRL_0_MIN_FREE_SPACE_RANGE 27:16
#define XUSB_CSB_SS_BI_ASYNC_TX_HEADER_CNTRL_0_MIN_FREE_SPACE_WOFFSET 0
#define XUSB_CSB_SS_BI_ASYNC_TX_HEADER_CNTRL_0_MIN_FREE_SPACE_DEFAULT (_MK_MASK_CONST(0x00000001)
#define XUSB_CSB_SS_BI_ASYNC_TX_HEADER_CNTRL_0_MIN_FREE_SPACE_DEFAULT_MASK (_MK_MASK_CONST(0xfff)
#define XUSB_CSB_SS_BI_ASYNC_TX_HEADER_CNTRL_0_MIN_FREE_SPACE_SW_DEFAULT (_MK_MASK_CONST(0x00000001)
#define XUSB_CSB_SS_BI_ASYNC_TX_HEADER_CNTRL_0_MIN_FREE_SPACE_SW_DEFAULT_MASK (_MK_MASK_CONST(0xfff)
#define XUSB_CSB_SS_BI_ASYNC_TX_HEADER_LO_0                _MK_ADDR_CONST(0x001100E4)
#define XUSB_CSB_SS_BI_ASYNC_TX_HEADER_LO_0_SECURE         0
#define XUSB_CSB_SS_BI_ASYNC_TX_HEADER_LO_0_WORD_COUNT     1
#define XUSB_CSB_SS_BI_ASYNC_TX_HEADER_LO_0_RESET_VAL      _MK_MASK_CONST(0x0)
#define XUSB_CSB_SS_BI_ASYNC_TX_HEADER_LO_0_RESET_MASK     _MK_MASK_CONST(0x0)
#define XUSB_CSB_SS_BI_ASYNC_TX_HEADER_LO_0_SW_DEFAULT_VAL _MK_MASK_CONST(0x0)
#define XUSB_CSB_SS_BI_ASYNC_TX_HEADER_LO_0_SW_DEFAULT_MASK _MK_MASK_CONST(0x0)
#define XUSB_CSB_SS_BI_ASYNC_TX_HEADER_LO_0_READ_MASK      _MK_MASK_CONST(0xffffffff)
#define XUSB_CSB_SS_BI_ASYNC_TX_HEADER_LO_0_WRITE_MASK     _MK_MASK_CONST(0xffffffff)
#define XUSB_CSB_SS_BI_ASYNC_TX_HEADER_LO_0_FIELD_SHIFT     _MK_SHIFT_CONST(0)
#define XUSB_CSB_SS_BI_ASYNC_TX_HEADER_LO_0_FIELD_FIELD    (_MK_SHIFT_CONST(0xffffffff) << XUSB_CSB_SS_BI_ASYNC_TX_HEADER_LO_0_FIELD_SHIFT)
#define XUSB_CSB_SS_BI_ASYNC_TX_HEADER_LO_0_FIELD_RANGE    31:0
#define XUSB_CSB_SS_BI_ASYNC_TX_HEADER_LO_0_FIELD_WOFFSET  0
#define XUSB_CSB_SS_BI_ASYNC_TX_HEADER_MID_0               _MK_ADDR_CONST(0x001100E8)
#define XUSB_CSB_SS_BI_ASYNC_TX_HEADER_MID_0_SECURE        0
#define XUSB_CSB_SS_BI_ASYNC_TX_HEADER_MID_0_WORD_COUNT    1
#define XUSB_CSB_SS_BI_ASYNC_TX_HEADER_MID_0_RESET_VAL     _MK_MASK_CONST(0x0)
#define XUSB_CSB_SS_BI_ASYNC_TX_HEADER_MID_0_RESET_MASK    _MK_MASK_CONST(0x0)
#define XUSB_CSB_SS_BI_ASYNC_TX_HEADER_MID_0_SW_DEFAULT_VAL _MK_MASK_CONST(0x0)
#define XUSB_CSB_SS_BI_ASYNC_TX_HEADER_MID_0_SW_DEFAULT_MASK _MK_MASK_CONST(0x0)
#define XUSB_CSB_SS_BI_ASYNC_TX_HEADER_MID_0_READ_MASK     _MK_MASK_CONST(0xffffffff)
#define XUSB_CSB_SS_BI_ASYNC_TX_HEADER_MID_0_WRITE_MASK    _MK_MASK_CONST(0xffffffff)
#define XUSB_CSB_SS_BI_ASYNC_TX_HEADER_MID_0_FIELD_SHIFT    _MK_SHIFT_CONST(0)
#define XUSB_CSB_SS_BI_ASYNC_TX_HEADER_MID_0_FIELD_FIELD   (_MK_SHIFT_CONST(0xffffffff) << XUSB_CSB_SS_BI_ASYNC_TX_HEADER_MID_0_FIELD_SHIFT)
#define XUSB_CSB_SS_BI_ASYNC_TX_HEADER_MID_0_FIELD_RANGE   31:0
#define XUSB_CSB_SS_BI_ASYNC_TX_HEADER_MID_0_FIELD_WOFFSET 0
#define XUSB_CSB_SS_BI_ASYNC_TX_HEADER_HI_0                _MK_ADDR_CONST(0x001100EC)
#define XUSB_CSB_SS_BI_ASYNC_TX_HEADER_HI_0_SECURE         0
#define XUSB_CSB_SS_BI_ASYNC_TX_HEADER_HI_0_WORD_COUNT     1
#define XUSB_CSB_SS_BI_ASYNC_TX_HEADER_HI_0_RESET_VAL      _MK_MASK_CONST(0x0)
#define XUSB_CSB_SS_BI_ASYNC_TX_HEADER_HI_0_RESET_MASK     _MK_MASK_CONST(0x0)
#define XUSB_CSB_SS_BI_ASYNC_TX_HEADER_HI_0_SW_DEFAULT_VAL _MK_MASK_CONST(0x0)
#define XUSB_CSB_SS_BI_ASYNC_TX_HEADER_HI_0_SW_DEFAULT_MASK _MK_MASK_CONST(0x0)
#define XUSB_CSB_SS_BI_ASYNC_TX_HEADER_HI_0_READ_MASK      _MK_MASK_CONST(0xffffffff)
#define XUSB_CSB_SS_BI_ASYNC_TX_HEADER_HI_0_WRITE_MASK     _MK_MASK_CONST(0xffffffff)
#define XUSB_CSB_SS_BI_ASYNC_TX_HEADER_HI_0_FIELD_SHIFT     _MK_SHIFT_CONST(0)
#define XUSB_CSB_SS_BI_ASYNC_TX_HEADER_HI_0_FIELD_FIELD    (_MK_SHIFT_CONST(0xffffffff) << XUSB_CSB_SS_BI_ASYNC_TX_HEADER_HI_0_FIELD_SHIFT)
#define XUSB_CSB_SS_BI_ASYNC_TX_HEADER_HI_0_FIELD_RANGE    31:0
#define XUSB_CSB_SS_BI_ASYNC_TX_HEADER_HI_0_FIELD_WOFFSET  0
#define XUSB_CSB_SS_BI_ASYNC_TX_HEADER_PORTNUM_0           _MK_ADDR_CONST(0x001100F0)
#define XUSB_CSB_SS_BI_ASYNC_TX_HEADER_PORTNUM_0_SECURE    0
#define XUSB_CSB_SS_BI_ASYNC_TX_HEADER_PORTNUM_0_WORD_COUNT 1
#define XUSB_CSB_SS_BI_ASYNC_TX_HEADER_PORTNUM_0_RESET_VAL _MK_MASK_CONST(0x0)
#define XUSB_CSB_SS_BI_ASYNC_TX_HEADER_PORTNUM_0_RESET_MASK _MK_MASK_CONST(0x0)
#define XUSB_CSB_SS_BI_ASYNC_TX_HEADER_PORTNUM_0_SW_DEFAULT_VAL _MK_MASK_CONST(0x0)
#define XUSB_CSB_SS_BI_ASYNC_TX_HEADER_PORTNUM_0_SW_DEFAULT_MASK _MK_MASK_CONST(0x0)
#define XUSB_CSB_SS_BI_ASYNC_TX_HEADER_PORTNUM_0_READ_MASK _MK_MASK_CONST(0xff)
#define XUSB_CSB_SS_BI_ASYNC_TX_HEADER_PORTNUM_0_WRITE_MASK _MK_MASK_CONST(0xff)
#define XUSB_CSB_SS_BI_ASYNC_TX_HEADER_PORTNUM_0_FIELD_SHIFT  _MK_SHIFT_CONST(0)
#define XUSB_CSB_SS_BI_ASYNC_TX_HEADER_PORTNUM_0_FIELD_FIELD (_MK_SHIFT_CONST(0xff) << XUSB_CSB_SS_BI_ASYNC_TX_HEADER_PORTNUM_0_FIELD_SHIFT)
#define XUSB_CSB_SS_BI_ASYNC_TX_HEADER_PORTNUM_0_FIELD_RANGE 7:0
#define XUSB_CSB_SS_BI_ASYNC_TX_HEADER_PORTNUM_0_FIELD_WOFFSET 0
#define XUSB_CSB_SS_BI_ASYNC_TX_HEADER_FENCE_0             _MK_ADDR_CONST(0x001100F4)
#define XUSB_CSB_SS_BI_ASYNC_TX_HEADER_FENCE_0_SECURE      0
#define XUSB_CSB_SS_BI_ASYNC_TX_HEADER_FENCE_0_WORD_COUNT  1
#define XUSB_CSB_SS_BI_ASYNC_TX_HEADER_FENCE_0_RESET_VAL   _MK_MASK_CONST(0x0)
#define XUSB_CSB_SS_BI_ASYNC_TX_HEADER_FENCE_0_RESET_MASK  _MK_MASK_CONST(0x0)
#define XUSB_CSB_SS_BI_ASYNC_TX_HEADER_FENCE_0_SW_DEFAULT_VAL _MK_MASK_CONST(0x0)
#define XUSB_CSB_SS_BI_ASYNC_TX_HEADER_FENCE_0_SW_DEFAULT_MASK _MK_MASK_CONST(0x0)
#define XUSB_CSB_SS_BI_ASYNC_TX_HEADER_FENCE_0_READ_MASK   _MK_MASK_CONST(0x8003ffff)
#define XUSB_CSB_SS_BI_ASYNC_TX_HEADER_FENCE_0_WRITE_MASK  _MK_MASK_CONST(0x8003ffff)
#define XUSB_CSB_SS_BI_ASYNC_TX_HEADER_FENCE_0_SUBMF_SHIFT  _MK_SHIFT_CONST(0)
#define XUSB_CSB_SS_BI_ASYNC_TX_HEADER_FENCE_0_SUBMF_FIELD (_MK_SHIFT_CONST(0x3ffff) << XUSB_CSB_SS_BI_ASYNC_TX_HEADER_FENCE_0_SUBMF_SHIFT)
#define XUSB_CSB_SS_BI_ASYNC_TX_HEADER_FENCE_0_SUBMF_RANGE 17:0
#define XUSB_CSB_SS_BI_ASYNC_TX_HEADER_FENCE_0_SUBMF_WOFFSET 0
#define XUSB_CSB_SS_BI_ASYNC_TX_HEADER_FENCE_0_ENABLE_SHIFT  _MK_SHIFT_CONST(31)
#define XUSB_CSB_SS_BI_ASYNC_TX_HEADER_FENCE_0_ENABLE_FIELD (_MK_SHIFT_CONST(0x1) << XUSB_CSB_SS_BI_ASYNC_TX_HEADER_FENCE_0_ENABLE_SHIFT)
#define XUSB_CSB_SS_BI_ASYNC_TX_HEADER_FENCE_0_ENABLE_RANGE 31:31
#define XUSB_CSB_SS_BI_ASYNC_TX_HEADER_FENCE_0_ENABLE_WOFFSET 0
#define XUSB_CSB_SS_BI_ASYNC_RX_HEADER_CNTRL_0             _MK_ADDR_CONST(0x00110100)
#define XUSB_CSB_SS_BI_ASYNC_RX_HEADER_CNTRL_0_SECURE      0
#define XUSB_CSB_SS_BI_ASYNC_RX_HEADER_CNTRL_0_WORD_COUNT  1
#define XUSB_CSB_SS_BI_ASYNC_RX_HEADER_CNTRL_0_RESET_VAL   _MK_MASK_CONST(0x0)
#define XUSB_CSB_SS_BI_ASYNC_RX_HEADER_CNTRL_0_RESET_MASK  _MK_MASK_CONST(0x80000101)
#define XUSB_CSB_SS_BI_ASYNC_RX_HEADER_CNTRL_0_SW_DEFAULT_VAL _MK_MASK_CONST(0x0)
#define XUSB_CSB_SS_BI_ASYNC_RX_HEADER_CNTRL_0_SW_DEFAULT_MASK _MK_MASK_CONST(0x80000101)
#define XUSB_CSB_SS_BI_ASYNC_RX_HEADER_CNTRL_0_READ_MASK   _MK_MASK_CONST(0x80000101)
#define XUSB_CSB_SS_BI_ASYNC_RX_HEADER_CNTRL_0_WRITE_MASK  _MK_MASK_CONST(0x80000100)
#define XUSB_CSB_SS_BI_ASYNC_RX_HEADER_CNTRL_0_POP_SHIFT    _MK_SHIFT_CONST(31)
#define XUSB_CSB_SS_BI_ASYNC_RX_HEADER_CNTRL_0_POP_FIELD   (_MK_SHIFT_CONST(0x1) << XUSB_CSB_SS_BI_ASYNC_RX_HEADER_CNTRL_0_POP_SHIFT)
#define XUSB_CSB_SS_BI_ASYNC_RX_HEADER_CNTRL_0_POP_RANGE   31:31
#define XUSB_CSB_SS_BI_ASYNC_RX_HEADER_CNTRL_0_POP_WOFFSET 0
#define XUSB_CSB_SS_BI_ASYNC_RX_HEADER_CNTRL_0_POP_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_SS_BI_ASYNC_RX_HEADER_CNTRL_0_POP_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_CSB_SS_BI_ASYNC_RX_HEADER_CNTRL_0_POP_SW_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_SS_BI_ASYNC_RX_HEADER_CNTRL_0_POP_SW_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_CSB_SS_BI_ASYNC_RX_HEADER_CNTRL_0_POP_NOT_PENDING _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_SS_BI_ASYNC_RX_HEADER_CNTRL_0_POP_PENDING _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_SS_BI_ASYNC_RX_HEADER_CNTRL_0_POP_SET     _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_SS_BI_ASYNC_RX_HEADER_CNTRL_0_INT_SHIFT    _MK_SHIFT_CONST(8)
#define XUSB_CSB_SS_BI_ASYNC_RX_HEADER_CNTRL_0_INT_FIELD   (_MK_SHIFT_CONST(0x1) << XUSB_CSB_SS_BI_ASYNC_RX_HEADER_CNTRL_0_INT_SHIFT)
#define XUSB_CSB_SS_BI_ASYNC_RX_HEADER_CNTRL_0_INT_RANGE   8:8
#define XUSB_CSB_SS_BI_ASYNC_RX_HEADER_CNTRL_0_INT_WOFFSET 0
#define XUSB_CSB_SS_BI_ASYNC_RX_HEADER_CNTRL_0_INT_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_SS_BI_ASYNC_RX_HEADER_CNTRL_0_INT_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_CSB_SS_BI_ASYNC_RX_HEADER_CNTRL_0_INT_SW_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_SS_BI_ASYNC_RX_HEADER_CNTRL_0_INT_SW_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_CSB_SS_BI_ASYNC_RX_HEADER_CNTRL_0_VALID_SHIFT  _MK_SHIFT_CONST(0)
#define XUSB_CSB_SS_BI_ASYNC_RX_HEADER_CNTRL_0_VALID_FIELD (_MK_SHIFT_CONST(0x1) << XUSB_CSB_SS_BI_ASYNC_RX_HEADER_CNTRL_0_VALID_SHIFT)
#define XUSB_CSB_SS_BI_ASYNC_RX_HEADER_CNTRL_0_VALID_RANGE 0:0
#define XUSB_CSB_SS_BI_ASYNC_RX_HEADER_CNTRL_0_VALID_WOFFSET 0
#define XUSB_CSB_SS_BI_ASYNC_RX_HEADER_CNTRL_0_VALID_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_SS_BI_ASYNC_RX_HEADER_CNTRL_0_VALID_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_CSB_SS_BI_ASYNC_RX_HEADER_CNTRL_0_VALID_SW_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_SS_BI_ASYNC_RX_HEADER_CNTRL_0_VALID_SW_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_CSB_SS_BI_ASYNC_RX_HEADER_LO_0                _MK_ADDR_CONST(0x00110104)
#define XUSB_CSB_SS_BI_ASYNC_RX_HEADER_LO_0_SECURE         0
#define XUSB_CSB_SS_BI_ASYNC_RX_HEADER_LO_0_WORD_COUNT     1
#define XUSB_CSB_SS_BI_ASYNC_RX_HEADER_LO_0_RESET_VAL      _MK_MASK_CONST(0x0)
#define XUSB_CSB_SS_BI_ASYNC_RX_HEADER_LO_0_RESET_MASK     _MK_MASK_CONST(0x0)
#define XUSB_CSB_SS_BI_ASYNC_RX_HEADER_LO_0_SW_DEFAULT_VAL _MK_MASK_CONST(0x0)
#define XUSB_CSB_SS_BI_ASYNC_RX_HEADER_LO_0_SW_DEFAULT_MASK _MK_MASK_CONST(0x0)
#define XUSB_CSB_SS_BI_ASYNC_RX_HEADER_LO_0_READ_MASK      _MK_MASK_CONST(0xffffffff)
#define XUSB_CSB_SS_BI_ASYNC_RX_HEADER_LO_0_WRITE_MASK     _MK_MASK_CONST(0x0)
#define XUSB_CSB_SS_BI_ASYNC_RX_HEADER_LO_0_FIELD_SHIFT     _MK_SHIFT_CONST(0)
#define XUSB_CSB_SS_BI_ASYNC_RX_HEADER_LO_0_FIELD_FIELD    (_MK_SHIFT_CONST(0xffffffff) << XUSB_CSB_SS_BI_ASYNC_RX_HEADER_LO_0_FIELD_SHIFT)
#define XUSB_CSB_SS_BI_ASYNC_RX_HEADER_LO_0_FIELD_RANGE    31:0
#define XUSB_CSB_SS_BI_ASYNC_RX_HEADER_LO_0_FIELD_WOFFSET  0
#define XUSB_CSB_SS_BI_ASYNC_RX_HEADER_MID_0               _MK_ADDR_CONST(0x00110108)
#define XUSB_CSB_SS_BI_ASYNC_RX_HEADER_MID_0_SECURE        0
#define XUSB_CSB_SS_BI_ASYNC_RX_HEADER_MID_0_WORD_COUNT    1
#define XUSB_CSB_SS_BI_ASYNC_RX_HEADER_MID_0_RESET_VAL     _MK_MASK_CONST(0x0)
#define XUSB_CSB_SS_BI_ASYNC_RX_HEADER_MID_0_RESET_MASK    _MK_MASK_CONST(0x0)
#define XUSB_CSB_SS_BI_ASYNC_RX_HEADER_MID_0_SW_DEFAULT_VAL _MK_MASK_CONST(0x0)
#define XUSB_CSB_SS_BI_ASYNC_RX_HEADER_MID_0_SW_DEFAULT_MASK _MK_MASK_CONST(0x0)
#define XUSB_CSB_SS_BI_ASYNC_RX_HEADER_MID_0_READ_MASK     _MK_MASK_CONST(0xffffffff)
#define XUSB_CSB_SS_BI_ASYNC_RX_HEADER_MID_0_WRITE_MASK    _MK_MASK_CONST(0x0)
#define XUSB_CSB_SS_BI_ASYNC_RX_HEADER_MID_0_FIELD_SHIFT    _MK_SHIFT_CONST(0)
#define XUSB_CSB_SS_BI_ASYNC_RX_HEADER_MID_0_FIELD_FIELD   (_MK_SHIFT_CONST(0xffffffff) << XUSB_CSB_SS_BI_ASYNC_RX_HEADER_MID_0_FIELD_SHIFT)
#define XUSB_CSB_SS_BI_ASYNC_RX_HEADER_MID_0_FIELD_RANGE   31:0
#define XUSB_CSB_SS_BI_ASYNC_RX_HEADER_MID_0_FIELD_WOFFSET 0
#define XUSB_CSB_SS_BI_ASYNC_RX_HEADER_HI_0                _MK_ADDR_CONST(0x0011010C)
#define XUSB_CSB_SS_BI_ASYNC_RX_HEADER_HI_0_SECURE         0
#define XUSB_CSB_SS_BI_ASYNC_RX_HEADER_HI_0_WORD_COUNT     1
#define XUSB_CSB_SS_BI_ASYNC_RX_HEADER_HI_0_RESET_VAL      _MK_MASK_CONST(0x0)
#define XUSB_CSB_SS_BI_ASYNC_RX_HEADER_HI_0_RESET_MASK     _MK_MASK_CONST(0x0)
#define XUSB_CSB_SS_BI_ASYNC_RX_HEADER_HI_0_SW_DEFAULT_VAL _MK_MASK_CONST(0x0)
#define XUSB_CSB_SS_BI_ASYNC_RX_HEADER_HI_0_SW_DEFAULT_MASK _MK_MASK_CONST(0x0)
#define XUSB_CSB_SS_BI_ASYNC_RX_HEADER_HI_0_READ_MASK      _MK_MASK_CONST(0xffffffff)
#define XUSB_CSB_SS_BI_ASYNC_RX_HEADER_HI_0_WRITE_MASK     _MK_MASK_CONST(0x0)
#define XUSB_CSB_SS_BI_ASYNC_RX_HEADER_HI_0_FIELD_SHIFT     _MK_SHIFT_CONST(0)
#define XUSB_CSB_SS_BI_ASYNC_RX_HEADER_HI_0_FIELD_FIELD    (_MK_SHIFT_CONST(0xffffffff) << XUSB_CSB_SS_BI_ASYNC_RX_HEADER_HI_0_FIELD_SHIFT)
#define XUSB_CSB_SS_BI_ASYNC_RX_HEADER_HI_0_FIELD_RANGE    31:0
#define XUSB_CSB_SS_BI_ASYNC_RX_HEADER_HI_0_FIELD_WOFFSET  0
#define XUSB_CSB_HS_BI_WORKQ_CNTRL_0                       _MK_ADDR_CONST(0x00112000)
#define XUSB_CSB_HS_BI_WORKQ_CNTRL_0_SECURE                0
#define XUSB_CSB_HS_BI_WORKQ_CNTRL_0_WORD_COUNT            1
#define XUSB_CSB_HS_BI_WORKQ_CNTRL_0_RESET_VAL             _MK_MASK_CONST(0x10000)
#define XUSB_CSB_HS_BI_WORKQ_CNTRL_0_RESET_MASK            _MK_MASK_CONST(0x8fff0000)
#define XUSB_CSB_HS_BI_WORKQ_CNTRL_0_SW_DEFAULT_VAL        _MK_MASK_CONST(0x10000)
#define XUSB_CSB_HS_BI_WORKQ_CNTRL_0_SW_DEFAULT_MASK       _MK_MASK_CONST(0x8fff0000)
#define XUSB_CSB_HS_BI_WORKQ_CNTRL_0_READ_MASK             _MK_MASK_CONST(0x8fff0fff)
#define XUSB_CSB_HS_BI_WORKQ_CNTRL_0_WRITE_MASK            _MK_MASK_CONST(0x8fff0000)
#define XUSB_CSB_HS_BI_WORKQ_CNTRL_0_INT_SHIFT              _MK_SHIFT_CONST(31)
#define XUSB_CSB_HS_BI_WORKQ_CNTRL_0_INT_FIELD             (_MK_SHIFT_CONST(0x1) << XUSB_CSB_HS_BI_WORKQ_CNTRL_0_INT_SHIFT)
#define XUSB_CSB_HS_BI_WORKQ_CNTRL_0_INT_RANGE             31:31
#define XUSB_CSB_HS_BI_WORKQ_CNTRL_0_INT_WOFFSET           0
#define XUSB_CSB_HS_BI_WORKQ_CNTRL_0_INT_DEFAULT           (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_HS_BI_WORKQ_CNTRL_0_INT_DEFAULT_MASK      (_MK_MASK_CONST(0x1)
#define XUSB_CSB_HS_BI_WORKQ_CNTRL_0_INT_SW_DEFAULT        (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_HS_BI_WORKQ_CNTRL_0_INT_SW_DEFAULT_MASK   (_MK_MASK_CONST(0x1)
#define XUSB_CSB_HS_BI_WORKQ_CNTRL_0_INT_DISABLE           _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_HS_BI_WORKQ_CNTRL_0_INT_ENABLE            _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_HS_BI_WORKQ_CNTRL_0_AVAIL_FREE_COUNT_SHIFT  _MK_SHIFT_CONST(0)
#define XUSB_CSB_HS_BI_WORKQ_CNTRL_0_AVAIL_FREE_COUNT_FIELD (_MK_SHIFT_CONST(0xfff) << XUSB_CSB_HS_BI_WORKQ_CNTRL_0_AVAIL_FREE_COUNT_SHIFT)
#define XUSB_CSB_HS_BI_WORKQ_CNTRL_0_AVAIL_FREE_COUNT_RANGE 11:0
#define XUSB_CSB_HS_BI_WORKQ_CNTRL_0_AVAIL_FREE_COUNT_WOFFSET 0
#define XUSB_CSB_HS_BI_WORKQ_CNTRL_0_AVAIL_FREE_COUNT_MAX  _MK_ENUM_CONST(0x00000003)
#define XUSB_CSB_HS_BI_WORKQ_CNTRL_0_MIN_FREE_SPACE_SHIFT   _MK_SHIFT_CONST(16)
#define XUSB_CSB_HS_BI_WORKQ_CNTRL_0_MIN_FREE_SPACE_FIELD  (_MK_SHIFT_CONST(0xfff) << XUSB_CSB_HS_BI_WORKQ_CNTRL_0_MIN_FREE_SPACE_SHIFT)
#define XUSB_CSB_HS_BI_WORKQ_CNTRL_0_MIN_FREE_SPACE_RANGE  27:16
#define XUSB_CSB_HS_BI_WORKQ_CNTRL_0_MIN_FREE_SPACE_WOFFSET 0
#define XUSB_CSB_HS_BI_WORKQ_CNTRL_0_MIN_FREE_SPACE_DEFAULT (_MK_MASK_CONST(0x00000001)
#define XUSB_CSB_HS_BI_WORKQ_CNTRL_0_MIN_FREE_SPACE_DEFAULT_MASK (_MK_MASK_CONST(0xfff)
#define XUSB_CSB_HS_BI_WORKQ_CNTRL_0_MIN_FREE_SPACE_SW_DEFAULT (_MK_MASK_CONST(0x00000001)
#define XUSB_CSB_HS_BI_WORKQ_CNTRL_0_MIN_FREE_SPACE_SW_DEFAULT_MASK (_MK_MASK_CONST(0xfff)
#define XUSB_CSB_HS_BI_WORKQ_DWRD0_0                       _MK_ADDR_CONST(0x00112004)
#define XUSB_CSB_HS_BI_WORKQ_DWRD0_0_SECURE                0
#define XUSB_CSB_HS_BI_WORKQ_DWRD0_0_WORD_COUNT            1
#define XUSB_CSB_HS_BI_WORKQ_DWRD0_0_RESET_VAL             _MK_MASK_CONST(0x0)
#define XUSB_CSB_HS_BI_WORKQ_DWRD0_0_RESET_MASK            _MK_MASK_CONST(0x0)
#define XUSB_CSB_HS_BI_WORKQ_DWRD0_0_SW_DEFAULT_VAL        _MK_MASK_CONST(0x0)
#define XUSB_CSB_HS_BI_WORKQ_DWRD0_0_SW_DEFAULT_MASK       _MK_MASK_CONST(0x0)
#define XUSB_CSB_HS_BI_WORKQ_DWRD0_0_READ_MASK             _MK_MASK_CONST(0xbfff00ff)
#define XUSB_CSB_HS_BI_WORKQ_DWRD0_0_WRITE_MASK            _MK_MASK_CONST(0xbfff00ff)
#define XUSB_CSB_HS_BI_WORKQ_DWRD0_0_KIND_SHIFT             _MK_SHIFT_CONST(0)
#define XUSB_CSB_HS_BI_WORKQ_DWRD0_0_KIND_FIELD            (_MK_SHIFT_CONST(0xff) << XUSB_CSB_HS_BI_WORKQ_DWRD0_0_KIND_SHIFT)
#define XUSB_CSB_HS_BI_WORKQ_DWRD0_0_KIND_RANGE            7:0
#define XUSB_CSB_HS_BI_WORKQ_DWRD0_0_KIND_WOFFSET          0
#define XUSB_CSB_HS_BI_WORKQ_DWRD0_0_KIND_NOOP             _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_HS_BI_WORKQ_DWRD0_0_KIND_EPTLIST_SPLIT_INOUT _MK_ENUM_CONST(0x00000009)
#define XUSB_CSB_HS_BI_WORKQ_DWRD0_0_KIND_EPTLIST_SPLIT_CMPL _MK_ENUM_CONST(0x0000000A)
#define XUSB_CSB_HS_BI_WORKQ_DWRD0_0_KIND_EPTLIST_ISO_INOUT _MK_ENUM_CONST(0x00000005)
#define XUSB_CSB_HS_BI_WORKQ_DWRD0_0_KIND_EPTLIST_BULK_INOUT _MK_ENUM_CONST(0x00000007)
#define XUSB_CSB_HS_BI_WORKQ_DWRD0_0_MICROFRAME_ID_SHIFT    _MK_SHIFT_CONST(16)
#define XUSB_CSB_HS_BI_WORKQ_DWRD0_0_MICROFRAME_ID_FIELD   (_MK_SHIFT_CONST(0x3fff) << XUSB_CSB_HS_BI_WORKQ_DWRD0_0_MICROFRAME_ID_SHIFT)
#define XUSB_CSB_HS_BI_WORKQ_DWRD0_0_MICROFRAME_ID_RANGE   29:16
#define XUSB_CSB_HS_BI_WORKQ_DWRD0_0_MICROFRAME_ID_WOFFSET 0
#define XUSB_CSB_HS_BI_WORKQ_DWRD0_0_FRAME_VLD_SHIFT        _MK_SHIFT_CONST(31)
#define XUSB_CSB_HS_BI_WORKQ_DWRD0_0_FRAME_VLD_FIELD       (_MK_SHIFT_CONST(0x1) << XUSB_CSB_HS_BI_WORKQ_DWRD0_0_FRAME_VLD_SHIFT)
#define XUSB_CSB_HS_BI_WORKQ_DWRD0_0_FRAME_VLD_RANGE       31:31
#define XUSB_CSB_HS_BI_WORKQ_DWRD0_0_FRAME_VLD_WOFFSET     0
#define XUSB_CSB_HS_BI_WORKQ_DWRD1_0                       _MK_ADDR_CONST(0x00112008)
#define XUSB_CSB_HS_BI_WORKQ_DWRD1_0_SECURE                0
#define XUSB_CSB_HS_BI_WORKQ_DWRD1_0_WORD_COUNT            1
#define XUSB_CSB_HS_BI_WORKQ_DWRD1_0_RESET_VAL             _MK_MASK_CONST(0x0)
#define XUSB_CSB_HS_BI_WORKQ_DWRD1_0_RESET_MASK            _MK_MASK_CONST(0x0)
#define XUSB_CSB_HS_BI_WORKQ_DWRD1_0_SW_DEFAULT_VAL        _MK_MASK_CONST(0x0)
#define XUSB_CSB_HS_BI_WORKQ_DWRD1_0_SW_DEFAULT_MASK       _MK_MASK_CONST(0x0)
#define XUSB_CSB_HS_BI_WORKQ_DWRD1_0_READ_MASK             _MK_MASK_CONST(0xfffffff4)
#define XUSB_CSB_HS_BI_WORKQ_DWRD1_0_WRITE_MASK            _MK_MASK_CONST(0xfffffff4)
#define XUSB_CSB_HS_BI_WORKQ_DWRD1_0_ELM_SHIFT              _MK_SHIFT_CONST(2)
#define XUSB_CSB_HS_BI_WORKQ_DWRD1_0_ELM_FIELD             (_MK_SHIFT_CONST(0x1) << XUSB_CSB_HS_BI_WORKQ_DWRD1_0_ELM_SHIFT)
#define XUSB_CSB_HS_BI_WORKQ_DWRD1_0_ELM_RANGE             2:2
#define XUSB_CSB_HS_BI_WORKQ_DWRD1_0_ELM_WOFFSET           0
#define XUSB_CSB_HS_BI_WORKQ_DWRD1_0_ELM_SYSMEM            _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_HS_BI_WORKQ_DWRD1_0_ELM_DDIRECT           _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_HS_BI_WORKQ_DWRD1_0_PTRLO_SHIFT            _MK_SHIFT_CONST(4)
#define XUSB_CSB_HS_BI_WORKQ_DWRD1_0_PTRLO_FIELD           (_MK_SHIFT_CONST(0xfffffff) << XUSB_CSB_HS_BI_WORKQ_DWRD1_0_PTRLO_SHIFT)
#define XUSB_CSB_HS_BI_WORKQ_DWRD1_0_PTRLO_RANGE           31:4
#define XUSB_CSB_HS_BI_WORKQ_DWRD1_0_PTRLO_WOFFSET         0
#define XUSB_CSB_HS_BI_WORKQ_DWRD2_0                       _MK_ADDR_CONST(0x0011200C)
#define XUSB_CSB_HS_BI_WORKQ_DWRD2_0_SECURE                0
#define XUSB_CSB_HS_BI_WORKQ_DWRD2_0_WORD_COUNT            1
#define XUSB_CSB_HS_BI_WORKQ_DWRD2_0_RESET_VAL             _MK_MASK_CONST(0x0)
#define XUSB_CSB_HS_BI_WORKQ_DWRD2_0_RESET_MASK            _MK_MASK_CONST(0x0)
#define XUSB_CSB_HS_BI_WORKQ_DWRD2_0_SW_DEFAULT_VAL        _MK_MASK_CONST(0x0)
#define XUSB_CSB_HS_BI_WORKQ_DWRD2_0_SW_DEFAULT_MASK       _MK_MASK_CONST(0x0)
#define XUSB_CSB_HS_BI_WORKQ_DWRD2_0_READ_MASK             _MK_MASK_CONST(0xffffffff)
#define XUSB_CSB_HS_BI_WORKQ_DWRD2_0_WRITE_MASK            _MK_MASK_CONST(0xffffffff)
#define XUSB_CSB_HS_BI_WORKQ_DWRD2_0_PTRHI_SHIFT            _MK_SHIFT_CONST(0)
#define XUSB_CSB_HS_BI_WORKQ_DWRD2_0_PTRHI_FIELD           (_MK_SHIFT_CONST(0xffffffff) << XUSB_CSB_HS_BI_WORKQ_DWRD2_0_PTRHI_SHIFT)
#define XUSB_CSB_HS_BI_WORKQ_DWRD2_0_PTRHI_RANGE           31:0
#define XUSB_CSB_HS_BI_WORKQ_DWRD2_0_PTRHI_WOFFSET         0
#define XUSB_CSB_HS_BI_WORKQ_DWRD3_0                       _MK_ADDR_CONST(0x00112010)
#define XUSB_CSB_HS_BI_WORKQ_DWRD3_0_SECURE                0
#define XUSB_CSB_HS_BI_WORKQ_DWRD3_0_WORD_COUNT            1
#define XUSB_CSB_HS_BI_WORKQ_DWRD3_0_RESET_VAL             _MK_MASK_CONST(0x0)
#define XUSB_CSB_HS_BI_WORKQ_DWRD3_0_RESET_MASK            _MK_MASK_CONST(0x0)
#define XUSB_CSB_HS_BI_WORKQ_DWRD3_0_SW_DEFAULT_VAL        _MK_MASK_CONST(0x0)
#define XUSB_CSB_HS_BI_WORKQ_DWRD3_0_SW_DEFAULT_MASK       _MK_MASK_CONST(0x0)
#define XUSB_CSB_HS_BI_WORKQ_DWRD3_0_READ_MASK             _MK_MASK_CONST(0xffffffff)
#define XUSB_CSB_HS_BI_WORKQ_DWRD3_0_WRITE_MASK            _MK_MASK_CONST(0xffffffff)
#define XUSB_CSB_HS_BI_WORKQ_DWRD3_0_FIELD_SHIFT            _MK_SHIFT_CONST(0)
#define XUSB_CSB_HS_BI_WORKQ_DWRD3_0_FIELD_FIELD           (_MK_SHIFT_CONST(0xffffffff) << XUSB_CSB_HS_BI_WORKQ_DWRD3_0_FIELD_SHIFT)
#define XUSB_CSB_HS_BI_WORKQ_DWRD3_0_FIELD_RANGE           31:0
#define XUSB_CSB_HS_BI_WORKQ_DWRD3_0_FIELD_WOFFSET         0
#define XUSB_CSB_HS_BI_WORKQ_DWRD4_0                       _MK_ADDR_CONST(0x00112014)
#define XUSB_CSB_HS_BI_WORKQ_DWRD4_0_SECURE                0
#define XUSB_CSB_HS_BI_WORKQ_DWRD4_0_WORD_COUNT            1
#define XUSB_CSB_HS_BI_WORKQ_DWRD4_0_RESET_VAL             _MK_MASK_CONST(0x0)
#define XUSB_CSB_HS_BI_WORKQ_DWRD4_0_RESET_MASK            _MK_MASK_CONST(0x0)
#define XUSB_CSB_HS_BI_WORKQ_DWRD4_0_SW_DEFAULT_VAL        _MK_MASK_CONST(0x0)
#define XUSB_CSB_HS_BI_WORKQ_DWRD4_0_SW_DEFAULT_MASK       _MK_MASK_CONST(0x0)
#define XUSB_CSB_HS_BI_WORKQ_DWRD4_0_READ_MASK             _MK_MASK_CONST(0xffffffff)
#define XUSB_CSB_HS_BI_WORKQ_DWRD4_0_WRITE_MASK            _MK_MASK_CONST(0xffffffff)
#define XUSB_CSB_HS_BI_WORKQ_DWRD4_0_FIELD_SHIFT            _MK_SHIFT_CONST(0)
#define XUSB_CSB_HS_BI_WORKQ_DWRD4_0_FIELD_FIELD           (_MK_SHIFT_CONST(0xffffffff) << XUSB_CSB_HS_BI_WORKQ_DWRD4_0_FIELD_SHIFT)
#define XUSB_CSB_HS_BI_WORKQ_DWRD4_0_FIELD_RANGE           31:0
#define XUSB_CSB_HS_BI_WORKQ_DWRD4_0_FIELD_WOFFSET         0
#define XUSB_CSB_HS_BI_EPLIST_DOORBELL_0                   _MK_ADDR_CONST(0x00112020)
#define XUSB_CSB_HS_BI_EPLIST_DOORBELL_0_SECURE            0
#define XUSB_CSB_HS_BI_EPLIST_DOORBELL_0_WORD_COUNT        1
#define XUSB_CSB_HS_BI_EPLIST_DOORBELL_0_RESET_VAL         _MK_MASK_CONST(0x0)
#define XUSB_CSB_HS_BI_EPLIST_DOORBELL_0_RESET_MASK        _MK_MASK_CONST(0x3)
#define XUSB_CSB_HS_BI_EPLIST_DOORBELL_0_SW_DEFAULT_VAL    _MK_MASK_CONST(0x0)
#define XUSB_CSB_HS_BI_EPLIST_DOORBELL_0_SW_DEFAULT_MASK   _MK_MASK_CONST(0x3)
#define XUSB_CSB_HS_BI_EPLIST_DOORBELL_0_READ_MASK         _MK_MASK_CONST(0x3)
#define XUSB_CSB_HS_BI_EPLIST_DOORBELL_0_WRITE_MASK        _MK_MASK_CONST(0x3)
#define XUSB_CSB_HS_BI_EPLIST_DOORBELL_0_BULK_OUT_SHIFT     _MK_SHIFT_CONST(0)
#define XUSB_CSB_HS_BI_EPLIST_DOORBELL_0_BULK_OUT_FIELD    (_MK_SHIFT_CONST(0x1) << XUSB_CSB_HS_BI_EPLIST_DOORBELL_0_BULK_OUT_SHIFT)
#define XUSB_CSB_HS_BI_EPLIST_DOORBELL_0_BULK_OUT_RANGE    0:0
#define XUSB_CSB_HS_BI_EPLIST_DOORBELL_0_BULK_OUT_WOFFSET  0
#define XUSB_CSB_HS_BI_EPLIST_DOORBELL_0_BULK_OUT_DEFAULT  (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_HS_BI_EPLIST_DOORBELL_0_BULK_OUT_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_CSB_HS_BI_EPLIST_DOORBELL_0_BULK_OUT_SW_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_HS_BI_EPLIST_DOORBELL_0_BULK_OUT_SW_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_CSB_HS_BI_EPLIST_DOORBELL_0_BULK_OUT_NOT_PENDING _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_HS_BI_EPLIST_DOORBELL_0_BULK_OUT_PENDING  _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_HS_BI_EPLIST_DOORBELL_0_BULK_OUT_SET      _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_HS_BI_EPLIST_DOORBELL_0_BULK_IN_SHIFT      _MK_SHIFT_CONST(1)
#define XUSB_CSB_HS_BI_EPLIST_DOORBELL_0_BULK_IN_FIELD     (_MK_SHIFT_CONST(0x1) << XUSB_CSB_HS_BI_EPLIST_DOORBELL_0_BULK_IN_SHIFT)
#define XUSB_CSB_HS_BI_EPLIST_DOORBELL_0_BULK_IN_RANGE     1:1
#define XUSB_CSB_HS_BI_EPLIST_DOORBELL_0_BULK_IN_WOFFSET   0
#define XUSB_CSB_HS_BI_EPLIST_DOORBELL_0_BULK_IN_DEFAULT   (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_HS_BI_EPLIST_DOORBELL_0_BULK_IN_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_CSB_HS_BI_EPLIST_DOORBELL_0_BULK_IN_SW_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_HS_BI_EPLIST_DOORBELL_0_BULK_IN_SW_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_CSB_HS_BI_EPLIST_DOORBELL_0_BULK_IN_NOT_PENDING _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_HS_BI_EPLIST_DOORBELL_0_BULK_IN_PENDING   _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_HS_BI_EPLIST_DOORBELL_0_BULK_IN_SET       _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_HS_BI_COMPLQ_CNTRL_0                      _MK_ADDR_CONST(0x00112080)
#define XUSB_CSB_HS_BI_COMPLQ_CNTRL_0_SECURE               0
#define XUSB_CSB_HS_BI_COMPLQ_CNTRL_0_WORD_COUNT           1
#define XUSB_CSB_HS_BI_COMPLQ_CNTRL_0_RESET_VAL            _MK_MASK_CONST(0x0)
#define XUSB_CSB_HS_BI_COMPLQ_CNTRL_0_RESET_MASK           _MK_MASK_CONST(0x8101)
#define XUSB_CSB_HS_BI_COMPLQ_CNTRL_0_SW_DEFAULT_VAL       _MK_MASK_CONST(0x0)
#define XUSB_CSB_HS_BI_COMPLQ_CNTRL_0_SW_DEFAULT_MASK      _MK_MASK_CONST(0x8101)
#define XUSB_CSB_HS_BI_COMPLQ_CNTRL_0_READ_MASK            _MK_MASK_CONST(0x8101)
#define XUSB_CSB_HS_BI_COMPLQ_CNTRL_0_WRITE_MASK           _MK_MASK_CONST(0x8100)
#define XUSB_CSB_HS_BI_COMPLQ_CNTRL_0_INT_SHIFT             _MK_SHIFT_CONST(15)
#define XUSB_CSB_HS_BI_COMPLQ_CNTRL_0_INT_FIELD            (_MK_SHIFT_CONST(0x1) << XUSB_CSB_HS_BI_COMPLQ_CNTRL_0_INT_SHIFT)
#define XUSB_CSB_HS_BI_COMPLQ_CNTRL_0_INT_RANGE            15:15
#define XUSB_CSB_HS_BI_COMPLQ_CNTRL_0_INT_WOFFSET          0
#define XUSB_CSB_HS_BI_COMPLQ_CNTRL_0_INT_DEFAULT          (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_HS_BI_COMPLQ_CNTRL_0_INT_DEFAULT_MASK     (_MK_MASK_CONST(0x1)
#define XUSB_CSB_HS_BI_COMPLQ_CNTRL_0_INT_SW_DEFAULT       (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_HS_BI_COMPLQ_CNTRL_0_INT_SW_DEFAULT_MASK  (_MK_MASK_CONST(0x1)
#define XUSB_CSB_HS_BI_COMPLQ_CNTRL_0_INT_ENABLE           _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_HS_BI_COMPLQ_CNTRL_0_INT_DISABLE          _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_HS_BI_COMPLQ_CNTRL_0_POP_SHIFT             _MK_SHIFT_CONST(8)
#define XUSB_CSB_HS_BI_COMPLQ_CNTRL_0_POP_FIELD            (_MK_SHIFT_CONST(0x1) << XUSB_CSB_HS_BI_COMPLQ_CNTRL_0_POP_SHIFT)
#define XUSB_CSB_HS_BI_COMPLQ_CNTRL_0_POP_RANGE            8:8
#define XUSB_CSB_HS_BI_COMPLQ_CNTRL_0_POP_WOFFSET          0
#define XUSB_CSB_HS_BI_COMPLQ_CNTRL_0_POP_DEFAULT          (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_HS_BI_COMPLQ_CNTRL_0_POP_DEFAULT_MASK     (_MK_MASK_CONST(0x1)
#define XUSB_CSB_HS_BI_COMPLQ_CNTRL_0_POP_SW_DEFAULT       (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_HS_BI_COMPLQ_CNTRL_0_POP_SW_DEFAULT_MASK  (_MK_MASK_CONST(0x1)
#define XUSB_CSB_HS_BI_COMPLQ_CNTRL_0_POP_NOT_PENDING      _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_HS_BI_COMPLQ_CNTRL_0_POP_PENDING          _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_HS_BI_COMPLQ_CNTRL_0_POP_SET              _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_HS_BI_COMPLQ_CNTRL_0_VALID_SHIFT           _MK_SHIFT_CONST(0)
#define XUSB_CSB_HS_BI_COMPLQ_CNTRL_0_VALID_FIELD          (_MK_SHIFT_CONST(0x1) << XUSB_CSB_HS_BI_COMPLQ_CNTRL_0_VALID_SHIFT)
#define XUSB_CSB_HS_BI_COMPLQ_CNTRL_0_VALID_RANGE          0:0
#define XUSB_CSB_HS_BI_COMPLQ_CNTRL_0_VALID_WOFFSET        0
#define XUSB_CSB_HS_BI_COMPLQ_CNTRL_0_VALID_DEFAULT        (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_HS_BI_COMPLQ_CNTRL_0_VALID_DEFAULT_MASK   (_MK_MASK_CONST(0x1)
#define XUSB_CSB_HS_BI_COMPLQ_CNTRL_0_VALID_SW_DEFAULT     (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_HS_BI_COMPLQ_CNTRL_0_VALID_SW_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_CSB_HS_BI_COMPLQ_CNTRL_0_VALID_NOT_PENDING    _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_HS_BI_COMPLQ_CNTRL_0_VALID_PENDING        _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_HS_BI_COMPLQ_DWRD0_0                      _MK_ADDR_CONST(0x00112084)
#define XUSB_CSB_HS_BI_COMPLQ_DWRD0_0_SECURE               0
#define XUSB_CSB_HS_BI_COMPLQ_DWRD0_0_WORD_COUNT           1
#define XUSB_CSB_HS_BI_COMPLQ_DWRD0_0_RESET_VAL            _MK_MASK_CONST(0x0)
#define XUSB_CSB_HS_BI_COMPLQ_DWRD0_0_RESET_MASK           _MK_MASK_CONST(0x0)
#define XUSB_CSB_HS_BI_COMPLQ_DWRD0_0_SW_DEFAULT_VAL       _MK_MASK_CONST(0x0)
#define XUSB_CSB_HS_BI_COMPLQ_DWRD0_0_SW_DEFAULT_MASK      _MK_MASK_CONST(0x0)
#define XUSB_CSB_HS_BI_COMPLQ_DWRD0_0_READ_MASK            _MK_MASK_CONST(0xffffffff)
#define XUSB_CSB_HS_BI_COMPLQ_DWRD0_0_WRITE_MASK           _MK_MASK_CONST(0x0)
#define XUSB_CSB_HS_BI_COMPLQ_DWRD0_0_KIND_SHIFT            _MK_SHIFT_CONST(0)
#define XUSB_CSB_HS_BI_COMPLQ_DWRD0_0_KIND_FIELD           (_MK_SHIFT_CONST(0xff) << XUSB_CSB_HS_BI_COMPLQ_DWRD0_0_KIND_SHIFT)
#define XUSB_CSB_HS_BI_COMPLQ_DWRD0_0_KIND_RANGE           7:0
#define XUSB_CSB_HS_BI_COMPLQ_DWRD0_0_KIND_WOFFSET         0
#define XUSB_CSB_HS_BI_COMPLQ_DWRD0_0_SUBKIND_SHIFT         _MK_SHIFT_CONST(8)
#define XUSB_CSB_HS_BI_COMPLQ_DWRD0_0_SUBKIND_FIELD        (_MK_SHIFT_CONST(0xff) << XUSB_CSB_HS_BI_COMPLQ_DWRD0_0_SUBKIND_SHIFT)
#define XUSB_CSB_HS_BI_COMPLQ_DWRD0_0_SUBKIND_RANGE        15:8
#define XUSB_CSB_HS_BI_COMPLQ_DWRD0_0_SUBKIND_WOFFSET      0
#define XUSB_CSB_HS_BI_COMPLQ_DWRD0_0_SUBKIND_OP_DONE      _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_HS_BI_COMPLQ_DWRD0_0_SUBKIND_OP_ERROR     _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_HS_BI_COMPLQ_DWRD0_0_SUBKIND_NO_ACTIVITY  _MK_ENUM_CONST(0x00000002)
#define XUSB_CSB_HS_BI_COMPLQ_DWRD0_0_SUBKIND_EPT_NRDY     _MK_ENUM_CONST(0x00000003)
#define XUSB_CSB_HS_BI_COMPLQ_DWRD0_0_SUBKIND_EPT_ISO_DELAY _MK_ENUM_CONST(0x00000004)
#define XUSB_CSB_HS_BI_COMPLQ_DWRD0_0_SUBKIND_EPT_ERROR    _MK_ENUM_CONST(0x00000005)
#define XUSB_CSB_HS_BI_COMPLQ_DWRD0_0_SUBKIND_EPT_DONE     _MK_ENUM_CONST(0x00000006)
#define XUSB_CSB_HS_BI_COMPLQ_DWRD0_0_SUBKIND_STOPREQ      _MK_ENUM_CONST(0x00000007)
#define XUSB_CSB_HS_BI_COMPLQ_DWRD0_0_SUBKIND_LIST_ISO_DELAY _MK_ENUM_CONST(0x00000008)
#define XUSB_CSB_HS_BI_COMPLQ_DWRD0_0_SUBKIND_PING_DONE    _MK_ENUM_CONST(0x00000009)
#define XUSB_CSB_HS_BI_COMPLQ_DWRD0_0_SWTAG_SHIFT           _MK_SHIFT_CONST(16)
#define XUSB_CSB_HS_BI_COMPLQ_DWRD0_0_SWTAG_FIELD          (_MK_SHIFT_CONST(0xffff) << XUSB_CSB_HS_BI_COMPLQ_DWRD0_0_SWTAG_SHIFT)
#define XUSB_CSB_HS_BI_COMPLQ_DWRD0_0_SWTAG_RANGE          31:16
#define XUSB_CSB_HS_BI_COMPLQ_DWRD0_0_SWTAG_WOFFSET        0
#define XUSB_CSB_HS_BI_COMPLQ_DWRD1_0                      _MK_ADDR_CONST(0x00112088)
#define XUSB_CSB_HS_BI_COMPLQ_DWRD1_0_SECURE               0
#define XUSB_CSB_HS_BI_COMPLQ_DWRD1_0_WORD_COUNT           1
#define XUSB_CSB_HS_BI_COMPLQ_DWRD1_0_RESET_VAL            _MK_MASK_CONST(0x0)
#define XUSB_CSB_HS_BI_COMPLQ_DWRD1_0_RESET_MASK           _MK_MASK_CONST(0x0)
#define XUSB_CSB_HS_BI_COMPLQ_DWRD1_0_SW_DEFAULT_VAL       _MK_MASK_CONST(0x0)
#define XUSB_CSB_HS_BI_COMPLQ_DWRD1_0_SW_DEFAULT_MASK      _MK_MASK_CONST(0x0)
#define XUSB_CSB_HS_BI_COMPLQ_DWRD1_0_READ_MASK            _MK_MASK_CONST(0xfffffff4)
#define XUSB_CSB_HS_BI_COMPLQ_DWRD1_0_WRITE_MASK           _MK_MASK_CONST(0x0)
#define XUSB_CSB_HS_BI_COMPLQ_DWRD1_0_LM_SHIFT              _MK_SHIFT_CONST(2)
#define XUSB_CSB_HS_BI_COMPLQ_DWRD1_0_LM_FIELD             (_MK_SHIFT_CONST(0x1) << XUSB_CSB_HS_BI_COMPLQ_DWRD1_0_LM_SHIFT)
#define XUSB_CSB_HS_BI_COMPLQ_DWRD1_0_LM_RANGE             2:2
#define XUSB_CSB_HS_BI_COMPLQ_DWRD1_0_LM_WOFFSET           0
#define XUSB_CSB_HS_BI_COMPLQ_DWRD1_0_EPT_PTRLO_SHIFT       _MK_SHIFT_CONST(4)
#define XUSB_CSB_HS_BI_COMPLQ_DWRD1_0_EPT_PTRLO_FIELD      (_MK_SHIFT_CONST(0xfffffff) << XUSB_CSB_HS_BI_COMPLQ_DWRD1_0_EPT_PTRLO_SHIFT)
#define XUSB_CSB_HS_BI_COMPLQ_DWRD1_0_EPT_PTRLO_RANGE      31:4
#define XUSB_CSB_HS_BI_COMPLQ_DWRD1_0_EPT_PTRLO_WOFFSET    0
#define XUSB_CSB_HS_BI_COMPLQ_DWRD2_0                      _MK_ADDR_CONST(0x0011208C)
#define XUSB_CSB_HS_BI_COMPLQ_DWRD2_0_SECURE               0
#define XUSB_CSB_HS_BI_COMPLQ_DWRD2_0_WORD_COUNT           1
#define XUSB_CSB_HS_BI_COMPLQ_DWRD2_0_RESET_VAL            _MK_MASK_CONST(0x0)
#define XUSB_CSB_HS_BI_COMPLQ_DWRD2_0_RESET_MASK           _MK_MASK_CONST(0x0)
#define XUSB_CSB_HS_BI_COMPLQ_DWRD2_0_SW_DEFAULT_VAL       _MK_MASK_CONST(0x0)
#define XUSB_CSB_HS_BI_COMPLQ_DWRD2_0_SW_DEFAULT_MASK      _MK_MASK_CONST(0x0)
#define XUSB_CSB_HS_BI_COMPLQ_DWRD2_0_READ_MASK            _MK_MASK_CONST(0xffffffff)
#define XUSB_CSB_HS_BI_COMPLQ_DWRD2_0_WRITE_MASK           _MK_MASK_CONST(0x0)
#define XUSB_CSB_HS_BI_COMPLQ_DWRD2_0_EPT_PTRHI_SHIFT       _MK_SHIFT_CONST(0)
#define XUSB_CSB_HS_BI_COMPLQ_DWRD2_0_EPT_PTRHI_FIELD      (_MK_SHIFT_CONST(0xffffffff) << XUSB_CSB_HS_BI_COMPLQ_DWRD2_0_EPT_PTRHI_SHIFT)
#define XUSB_CSB_HS_BI_COMPLQ_DWRD2_0_EPT_PTRHI_RANGE      31:0
#define XUSB_CSB_HS_BI_COMPLQ_DWRD2_0_EPT_PTRHI_WOFFSET    0
#define XUSB_CSB_HS_BI_COMPLQ_DWRD3_0                      _MK_ADDR_CONST(0x00112090)
#define XUSB_CSB_HS_BI_COMPLQ_DWRD3_0_SECURE               0
#define XUSB_CSB_HS_BI_COMPLQ_DWRD3_0_WORD_COUNT           1
#define XUSB_CSB_HS_BI_COMPLQ_DWRD3_0_RESET_VAL            _MK_MASK_CONST(0x0)
#define XUSB_CSB_HS_BI_COMPLQ_DWRD3_0_RESET_MASK           _MK_MASK_CONST(0x0)
#define XUSB_CSB_HS_BI_COMPLQ_DWRD3_0_SW_DEFAULT_VAL       _MK_MASK_CONST(0x0)
#define XUSB_CSB_HS_BI_COMPLQ_DWRD3_0_SW_DEFAULT_MASK      _MK_MASK_CONST(0x0)
#define XUSB_CSB_HS_BI_COMPLQ_DWRD3_0_READ_MASK            _MK_MASK_CONST(0x3fff00ff)
#define XUSB_CSB_HS_BI_COMPLQ_DWRD3_0_WRITE_MASK           _MK_MASK_CONST(0x0)
#define XUSB_CSB_HS_BI_COMPLQ_DWRD3_0_STATUS_SHIFT          _MK_SHIFT_CONST(0)
#define XUSB_CSB_HS_BI_COMPLQ_DWRD3_0_STATUS_FIELD         (_MK_SHIFT_CONST(0xff) << XUSB_CSB_HS_BI_COMPLQ_DWRD3_0_STATUS_SHIFT)
#define XUSB_CSB_HS_BI_COMPLQ_DWRD3_0_STATUS_RANGE         7:0
#define XUSB_CSB_HS_BI_COMPLQ_DWRD3_0_STATUS_WOFFSET       0
#define XUSB_CSB_HS_BI_COMPLQ_DWRD3_0_MICROFRAME_SHIFT      _MK_SHIFT_CONST(16)
#define XUSB_CSB_HS_BI_COMPLQ_DWRD3_0_MICROFRAME_FIELD     (_MK_SHIFT_CONST(0x3fff) << XUSB_CSB_HS_BI_COMPLQ_DWRD3_0_MICROFRAME_SHIFT)
#define XUSB_CSB_HS_BI_COMPLQ_DWRD3_0_MICROFRAME_RANGE     29:16
#define XUSB_CSB_HS_BI_COMPLQ_DWRD3_0_MICROFRAME_WOFFSET   0
#define XUSB_CSB_HS_BI_COMPLQ_DWRD4_0                      _MK_ADDR_CONST(0x00112094)
#define XUSB_CSB_HS_BI_COMPLQ_DWRD4_0_SECURE               0
#define XUSB_CSB_HS_BI_COMPLQ_DWRD4_0_WORD_COUNT           1
#define XUSB_CSB_HS_BI_COMPLQ_DWRD4_0_RESET_VAL            _MK_MASK_CONST(0x0)
#define XUSB_CSB_HS_BI_COMPLQ_DWRD4_0_RESET_MASK           _MK_MASK_CONST(0x0)
#define XUSB_CSB_HS_BI_COMPLQ_DWRD4_0_SW_DEFAULT_VAL       _MK_MASK_CONST(0x0)
#define XUSB_CSB_HS_BI_COMPLQ_DWRD4_0_SW_DEFAULT_MASK      _MK_MASK_CONST(0x0)
#define XUSB_CSB_HS_BI_COMPLQ_DWRD4_0_READ_MASK            _MK_MASK_CONST(0xffffffff)
#define XUSB_CSB_HS_BI_COMPLQ_DWRD4_0_WRITE_MASK           _MK_MASK_CONST(0x0)
#define XUSB_CSB_HS_BI_COMPLQ_DWRD4_0_RSVD_SHIFT            _MK_SHIFT_CONST(0)
#define XUSB_CSB_HS_BI_COMPLQ_DWRD4_0_RSVD_FIELD           (_MK_SHIFT_CONST(0xffffffff) << XUSB_CSB_HS_BI_COMPLQ_DWRD4_0_RSVD_SHIFT)
#define XUSB_CSB_HS_BI_COMPLQ_DWRD4_0_RSVD_RANGE           31:0
#define XUSB_CSB_HS_BI_COMPLQ_DWRD4_0_RSVD_WOFFSET         0
#define XUSB_CSB_FS_BI_WORKQ_CNTRL_0                       _MK_ADDR_CONST(0x00114000)
#define XUSB_CSB_FS_BI_WORKQ_CNTRL_0_SECURE                0
#define XUSB_CSB_FS_BI_WORKQ_CNTRL_0_WORD_COUNT            1
#define XUSB_CSB_FS_BI_WORKQ_CNTRL_0_RESET_VAL             _MK_MASK_CONST(0x10000)
#define XUSB_CSB_FS_BI_WORKQ_CNTRL_0_RESET_MASK            _MK_MASK_CONST(0x8fff0000)
#define XUSB_CSB_FS_BI_WORKQ_CNTRL_0_SW_DEFAULT_VAL        _MK_MASK_CONST(0x10000)
#define XUSB_CSB_FS_BI_WORKQ_CNTRL_0_SW_DEFAULT_MASK       _MK_MASK_CONST(0x8fff0000)
#define XUSB_CSB_FS_BI_WORKQ_CNTRL_0_READ_MASK             _MK_MASK_CONST(0x8fff0fff)
#define XUSB_CSB_FS_BI_WORKQ_CNTRL_0_WRITE_MASK            _MK_MASK_CONST(0x8fff0000)
#define XUSB_CSB_FS_BI_WORKQ_CNTRL_0_INT_SHIFT              _MK_SHIFT_CONST(31)
#define XUSB_CSB_FS_BI_WORKQ_CNTRL_0_INT_FIELD             (_MK_SHIFT_CONST(0x1) << XUSB_CSB_FS_BI_WORKQ_CNTRL_0_INT_SHIFT)
#define XUSB_CSB_FS_BI_WORKQ_CNTRL_0_INT_RANGE             31:31
#define XUSB_CSB_FS_BI_WORKQ_CNTRL_0_INT_WOFFSET           0
#define XUSB_CSB_FS_BI_WORKQ_CNTRL_0_INT_DEFAULT           (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_FS_BI_WORKQ_CNTRL_0_INT_DEFAULT_MASK      (_MK_MASK_CONST(0x1)
#define XUSB_CSB_FS_BI_WORKQ_CNTRL_0_INT_SW_DEFAULT        (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_FS_BI_WORKQ_CNTRL_0_INT_SW_DEFAULT_MASK   (_MK_MASK_CONST(0x1)
#define XUSB_CSB_FS_BI_WORKQ_CNTRL_0_INT_DISABLE           _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_FS_BI_WORKQ_CNTRL_0_INT_ENABLE            _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_FS_BI_WORKQ_CNTRL_0_AVAIL_FREE_COUNT_SHIFT  _MK_SHIFT_CONST(0)
#define XUSB_CSB_FS_BI_WORKQ_CNTRL_0_AVAIL_FREE_COUNT_FIELD (_MK_SHIFT_CONST(0xfff) << XUSB_CSB_FS_BI_WORKQ_CNTRL_0_AVAIL_FREE_COUNT_SHIFT)
#define XUSB_CSB_FS_BI_WORKQ_CNTRL_0_AVAIL_FREE_COUNT_RANGE 11:0
#define XUSB_CSB_FS_BI_WORKQ_CNTRL_0_AVAIL_FREE_COUNT_WOFFSET 0
#define XUSB_CSB_FS_BI_WORKQ_CNTRL_0_AVAIL_FREE_COUNT_MAX  _MK_ENUM_CONST(0x00000002)
#define XUSB_CSB_FS_BI_WORKQ_CNTRL_0_MIN_FREE_SPACE_SHIFT   _MK_SHIFT_CONST(16)
#define XUSB_CSB_FS_BI_WORKQ_CNTRL_0_MIN_FREE_SPACE_FIELD  (_MK_SHIFT_CONST(0xfff) << XUSB_CSB_FS_BI_WORKQ_CNTRL_0_MIN_FREE_SPACE_SHIFT)
#define XUSB_CSB_FS_BI_WORKQ_CNTRL_0_MIN_FREE_SPACE_RANGE  27:16
#define XUSB_CSB_FS_BI_WORKQ_CNTRL_0_MIN_FREE_SPACE_WOFFSET 0
#define XUSB_CSB_FS_BI_WORKQ_CNTRL_0_MIN_FREE_SPACE_DEFAULT (_MK_MASK_CONST(0x00000001)
#define XUSB_CSB_FS_BI_WORKQ_CNTRL_0_MIN_FREE_SPACE_DEFAULT_MASK (_MK_MASK_CONST(0xfff)
#define XUSB_CSB_FS_BI_WORKQ_CNTRL_0_MIN_FREE_SPACE_SW_DEFAULT (_MK_MASK_CONST(0x00000001)
#define XUSB_CSB_FS_BI_WORKQ_CNTRL_0_MIN_FREE_SPACE_SW_DEFAULT_MASK (_MK_MASK_CONST(0xfff)
#define XUSB_CSB_FS_BI_WORKQ_DWRD0_0                       _MK_ADDR_CONST(0x00114004)
#define XUSB_CSB_FS_BI_WORKQ_DWRD0_0_SECURE                0
#define XUSB_CSB_FS_BI_WORKQ_DWRD0_0_WORD_COUNT            1
#define XUSB_CSB_FS_BI_WORKQ_DWRD0_0_RESET_VAL             _MK_MASK_CONST(0x0)
#define XUSB_CSB_FS_BI_WORKQ_DWRD0_0_RESET_MASK            _MK_MASK_CONST(0x0)
#define XUSB_CSB_FS_BI_WORKQ_DWRD0_0_SW_DEFAULT_VAL        _MK_MASK_CONST(0x0)
#define XUSB_CSB_FS_BI_WORKQ_DWRD0_0_SW_DEFAULT_MASK       _MK_MASK_CONST(0x0)
#define XUSB_CSB_FS_BI_WORKQ_DWRD0_0_READ_MASK             _MK_MASK_CONST(0xbfff00ff)
#define XUSB_CSB_FS_BI_WORKQ_DWRD0_0_WRITE_MASK            _MK_MASK_CONST(0xbfff00ff)
#define XUSB_CSB_FS_BI_WORKQ_DWRD0_0_KIND_SHIFT             _MK_SHIFT_CONST(0)
#define XUSB_CSB_FS_BI_WORKQ_DWRD0_0_KIND_FIELD            (_MK_SHIFT_CONST(0xff) << XUSB_CSB_FS_BI_WORKQ_DWRD0_0_KIND_SHIFT)
#define XUSB_CSB_FS_BI_WORKQ_DWRD0_0_KIND_RANGE            7:0
#define XUSB_CSB_FS_BI_WORKQ_DWRD0_0_KIND_WOFFSET          0
#define XUSB_CSB_FS_BI_WORKQ_DWRD0_0_KIND_NOOP             _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_FS_BI_WORKQ_DWRD0_0_KIND_EPTLIST_ISO_INOUT _MK_ENUM_CONST(0x00000005)
#define XUSB_CSB_FS_BI_WORKQ_DWRD0_0_KIND_EPTLIST_BULK_INOUT _MK_ENUM_CONST(0x00000007)
#define XUSB_CSB_FS_BI_WORKQ_DWRD0_0_MICROFRAME_ID_SHIFT    _MK_SHIFT_CONST(16)
#define XUSB_CSB_FS_BI_WORKQ_DWRD0_0_MICROFRAME_ID_FIELD   (_MK_SHIFT_CONST(0x3fff) << XUSB_CSB_FS_BI_WORKQ_DWRD0_0_MICROFRAME_ID_SHIFT)
#define XUSB_CSB_FS_BI_WORKQ_DWRD0_0_MICROFRAME_ID_RANGE   29:16
#define XUSB_CSB_FS_BI_WORKQ_DWRD0_0_MICROFRAME_ID_WOFFSET 0
#define XUSB_CSB_FS_BI_WORKQ_DWRD0_0_FRAME_VLD_SHIFT        _MK_SHIFT_CONST(31)
#define XUSB_CSB_FS_BI_WORKQ_DWRD0_0_FRAME_VLD_FIELD       (_MK_SHIFT_CONST(0x1) << XUSB_CSB_FS_BI_WORKQ_DWRD0_0_FRAME_VLD_SHIFT)
#define XUSB_CSB_FS_BI_WORKQ_DWRD0_0_FRAME_VLD_RANGE       31:31
#define XUSB_CSB_FS_BI_WORKQ_DWRD0_0_FRAME_VLD_WOFFSET     0
#define XUSB_CSB_FS_BI_WORKQ_DWRD1_0                       _MK_ADDR_CONST(0x00114008)
#define XUSB_CSB_FS_BI_WORKQ_DWRD1_0_SECURE                0
#define XUSB_CSB_FS_BI_WORKQ_DWRD1_0_WORD_COUNT            1
#define XUSB_CSB_FS_BI_WORKQ_DWRD1_0_RESET_VAL             _MK_MASK_CONST(0x0)
#define XUSB_CSB_FS_BI_WORKQ_DWRD1_0_RESET_MASK            _MK_MASK_CONST(0x0)
#define XUSB_CSB_FS_BI_WORKQ_DWRD1_0_SW_DEFAULT_VAL        _MK_MASK_CONST(0x0)
#define XUSB_CSB_FS_BI_WORKQ_DWRD1_0_SW_DEFAULT_MASK       _MK_MASK_CONST(0x0)
#define XUSB_CSB_FS_BI_WORKQ_DWRD1_0_READ_MASK             _MK_MASK_CONST(0xfffffff4)
#define XUSB_CSB_FS_BI_WORKQ_DWRD1_0_WRITE_MASK            _MK_MASK_CONST(0xfffffff4)
#define XUSB_CSB_FS_BI_WORKQ_DWRD1_0_ELM_SHIFT              _MK_SHIFT_CONST(2)
#define XUSB_CSB_FS_BI_WORKQ_DWRD1_0_ELM_FIELD             (_MK_SHIFT_CONST(0x1) << XUSB_CSB_FS_BI_WORKQ_DWRD1_0_ELM_SHIFT)
#define XUSB_CSB_FS_BI_WORKQ_DWRD1_0_ELM_RANGE             2:2
#define XUSB_CSB_FS_BI_WORKQ_DWRD1_0_ELM_WOFFSET           0
#define XUSB_CSB_FS_BI_WORKQ_DWRD1_0_ELM_SYSMEM            _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_FS_BI_WORKQ_DWRD1_0_ELM_DDIRECT           _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_FS_BI_WORKQ_DWRD1_0_PTRLO_SHIFT            _MK_SHIFT_CONST(4)
#define XUSB_CSB_FS_BI_WORKQ_DWRD1_0_PTRLO_FIELD           (_MK_SHIFT_CONST(0xfffffff) << XUSB_CSB_FS_BI_WORKQ_DWRD1_0_PTRLO_SHIFT)
#define XUSB_CSB_FS_BI_WORKQ_DWRD1_0_PTRLO_RANGE           31:4
#define XUSB_CSB_FS_BI_WORKQ_DWRD1_0_PTRLO_WOFFSET         0
#define XUSB_CSB_FS_BI_WORKQ_DWRD2_0                       _MK_ADDR_CONST(0x0011400C)
#define XUSB_CSB_FS_BI_WORKQ_DWRD2_0_SECURE                0
#define XUSB_CSB_FS_BI_WORKQ_DWRD2_0_WORD_COUNT            1
#define XUSB_CSB_FS_BI_WORKQ_DWRD2_0_RESET_VAL             _MK_MASK_CONST(0x0)
#define XUSB_CSB_FS_BI_WORKQ_DWRD2_0_RESET_MASK            _MK_MASK_CONST(0x0)
#define XUSB_CSB_FS_BI_WORKQ_DWRD2_0_SW_DEFAULT_VAL        _MK_MASK_CONST(0x0)
#define XUSB_CSB_FS_BI_WORKQ_DWRD2_0_SW_DEFAULT_MASK       _MK_MASK_CONST(0x0)
#define XUSB_CSB_FS_BI_WORKQ_DWRD2_0_READ_MASK             _MK_MASK_CONST(0xffffffff)
#define XUSB_CSB_FS_BI_WORKQ_DWRD2_0_WRITE_MASK            _MK_MASK_CONST(0xffffffff)
#define XUSB_CSB_FS_BI_WORKQ_DWRD2_0_PTRHI_SHIFT            _MK_SHIFT_CONST(0)
#define XUSB_CSB_FS_BI_WORKQ_DWRD2_0_PTRHI_FIELD           (_MK_SHIFT_CONST(0xffffffff) << XUSB_CSB_FS_BI_WORKQ_DWRD2_0_PTRHI_SHIFT)
#define XUSB_CSB_FS_BI_WORKQ_DWRD2_0_PTRHI_RANGE           31:0
#define XUSB_CSB_FS_BI_WORKQ_DWRD2_0_PTRHI_WOFFSET         0
#define XUSB_CSB_FS_BI_WORKQ_DWRD3_0                       _MK_ADDR_CONST(0x00114010)
#define XUSB_CSB_FS_BI_WORKQ_DWRD3_0_SECURE                0
#define XUSB_CSB_FS_BI_WORKQ_DWRD3_0_WORD_COUNT            1
#define XUSB_CSB_FS_BI_WORKQ_DWRD3_0_RESET_VAL             _MK_MASK_CONST(0x0)
#define XUSB_CSB_FS_BI_WORKQ_DWRD3_0_RESET_MASK            _MK_MASK_CONST(0x0)
#define XUSB_CSB_FS_BI_WORKQ_DWRD3_0_SW_DEFAULT_VAL        _MK_MASK_CONST(0x0)
#define XUSB_CSB_FS_BI_WORKQ_DWRD3_0_SW_DEFAULT_MASK       _MK_MASK_CONST(0x0)
#define XUSB_CSB_FS_BI_WORKQ_DWRD3_0_READ_MASK             _MK_MASK_CONST(0xffffffff)
#define XUSB_CSB_FS_BI_WORKQ_DWRD3_0_WRITE_MASK            _MK_MASK_CONST(0xffffffff)
#define XUSB_CSB_FS_BI_WORKQ_DWRD3_0_FIELD_SHIFT            _MK_SHIFT_CONST(0)
#define XUSB_CSB_FS_BI_WORKQ_DWRD3_0_FIELD_FIELD           (_MK_SHIFT_CONST(0xffffffff) << XUSB_CSB_FS_BI_WORKQ_DWRD3_0_FIELD_SHIFT)
#define XUSB_CSB_FS_BI_WORKQ_DWRD3_0_FIELD_RANGE           31:0
#define XUSB_CSB_FS_BI_WORKQ_DWRD3_0_FIELD_WOFFSET         0
#define XUSB_CSB_FS_BI_WORKQ_DWRD4_0                       _MK_ADDR_CONST(0x00114014)
#define XUSB_CSB_FS_BI_WORKQ_DWRD4_0_SECURE                0
#define XUSB_CSB_FS_BI_WORKQ_DWRD4_0_WORD_COUNT            1
#define XUSB_CSB_FS_BI_WORKQ_DWRD4_0_RESET_VAL             _MK_MASK_CONST(0x0)
#define XUSB_CSB_FS_BI_WORKQ_DWRD4_0_RESET_MASK            _MK_MASK_CONST(0x0)
#define XUSB_CSB_FS_BI_WORKQ_DWRD4_0_SW_DEFAULT_VAL        _MK_MASK_CONST(0x0)
#define XUSB_CSB_FS_BI_WORKQ_DWRD4_0_SW_DEFAULT_MASK       _MK_MASK_CONST(0x0)
#define XUSB_CSB_FS_BI_WORKQ_DWRD4_0_READ_MASK             _MK_MASK_CONST(0xffffffff)
#define XUSB_CSB_FS_BI_WORKQ_DWRD4_0_WRITE_MASK            _MK_MASK_CONST(0xffffffff)
#define XUSB_CSB_FS_BI_WORKQ_DWRD4_0_FIELD_SHIFT            _MK_SHIFT_CONST(0)
#define XUSB_CSB_FS_BI_WORKQ_DWRD4_0_FIELD_FIELD           (_MK_SHIFT_CONST(0xffffffff) << XUSB_CSB_FS_BI_WORKQ_DWRD4_0_FIELD_SHIFT)
#define XUSB_CSB_FS_BI_WORKQ_DWRD4_0_FIELD_RANGE           31:0
#define XUSB_CSB_FS_BI_WORKQ_DWRD4_0_FIELD_WOFFSET         0
#define XUSB_CSB_FS_BI_EPLIST_DOORBELL_0                   _MK_ADDR_CONST(0x00114020)
#define XUSB_CSB_FS_BI_EPLIST_DOORBELL_0_SECURE            0
#define XUSB_CSB_FS_BI_EPLIST_DOORBELL_0_WORD_COUNT        1
#define XUSB_CSB_FS_BI_EPLIST_DOORBELL_0_RESET_VAL         _MK_MASK_CONST(0x0)
#define XUSB_CSB_FS_BI_EPLIST_DOORBELL_0_RESET_MASK        _MK_MASK_CONST(0x3)
#define XUSB_CSB_FS_BI_EPLIST_DOORBELL_0_SW_DEFAULT_VAL    _MK_MASK_CONST(0x0)
#define XUSB_CSB_FS_BI_EPLIST_DOORBELL_0_SW_DEFAULT_MASK   _MK_MASK_CONST(0x3)
#define XUSB_CSB_FS_BI_EPLIST_DOORBELL_0_READ_MASK         _MK_MASK_CONST(0x3)
#define XUSB_CSB_FS_BI_EPLIST_DOORBELL_0_WRITE_MASK        _MK_MASK_CONST(0x3)
#define XUSB_CSB_FS_BI_EPLIST_DOORBELL_0_BULK_OUT_SHIFT     _MK_SHIFT_CONST(0)
#define XUSB_CSB_FS_BI_EPLIST_DOORBELL_0_BULK_OUT_FIELD    (_MK_SHIFT_CONST(0x1) << XUSB_CSB_FS_BI_EPLIST_DOORBELL_0_BULK_OUT_SHIFT)
#define XUSB_CSB_FS_BI_EPLIST_DOORBELL_0_BULK_OUT_RANGE    0:0
#define XUSB_CSB_FS_BI_EPLIST_DOORBELL_0_BULK_OUT_WOFFSET  0
#define XUSB_CSB_FS_BI_EPLIST_DOORBELL_0_BULK_OUT_DEFAULT  (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_FS_BI_EPLIST_DOORBELL_0_BULK_OUT_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_CSB_FS_BI_EPLIST_DOORBELL_0_BULK_OUT_SW_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_FS_BI_EPLIST_DOORBELL_0_BULK_OUT_SW_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_CSB_FS_BI_EPLIST_DOORBELL_0_BULK_OUT_NOT_PENDING _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_FS_BI_EPLIST_DOORBELL_0_BULK_OUT_PENDING  _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_FS_BI_EPLIST_DOORBELL_0_BULK_OUT_SET      _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_FS_BI_EPLIST_DOORBELL_0_BULK_IN_SHIFT      _MK_SHIFT_CONST(1)
#define XUSB_CSB_FS_BI_EPLIST_DOORBELL_0_BULK_IN_FIELD     (_MK_SHIFT_CONST(0x1) << XUSB_CSB_FS_BI_EPLIST_DOORBELL_0_BULK_IN_SHIFT)
#define XUSB_CSB_FS_BI_EPLIST_DOORBELL_0_BULK_IN_RANGE     1:1
#define XUSB_CSB_FS_BI_EPLIST_DOORBELL_0_BULK_IN_WOFFSET   0
#define XUSB_CSB_FS_BI_EPLIST_DOORBELL_0_BULK_IN_DEFAULT   (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_FS_BI_EPLIST_DOORBELL_0_BULK_IN_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_CSB_FS_BI_EPLIST_DOORBELL_0_BULK_IN_SW_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_FS_BI_EPLIST_DOORBELL_0_BULK_IN_SW_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_CSB_FS_BI_EPLIST_DOORBELL_0_BULK_IN_NOT_PENDING _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_FS_BI_EPLIST_DOORBELL_0_BULK_IN_PENDING   _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_FS_BI_EPLIST_DOORBELL_0_BULK_IN_SET       _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_FS_BI_COMPLQ_CNTRL_0                      _MK_ADDR_CONST(0x00114080)
#define XUSB_CSB_FS_BI_COMPLQ_CNTRL_0_SECURE               0
#define XUSB_CSB_FS_BI_COMPLQ_CNTRL_0_WORD_COUNT           1
#define XUSB_CSB_FS_BI_COMPLQ_CNTRL_0_RESET_VAL            _MK_MASK_CONST(0x0)
#define XUSB_CSB_FS_BI_COMPLQ_CNTRL_0_RESET_MASK           _MK_MASK_CONST(0x8101)
#define XUSB_CSB_FS_BI_COMPLQ_CNTRL_0_SW_DEFAULT_VAL       _MK_MASK_CONST(0x0)
#define XUSB_CSB_FS_BI_COMPLQ_CNTRL_0_SW_DEFAULT_MASK      _MK_MASK_CONST(0x8101)
#define XUSB_CSB_FS_BI_COMPLQ_CNTRL_0_READ_MASK            _MK_MASK_CONST(0x8101)
#define XUSB_CSB_FS_BI_COMPLQ_CNTRL_0_WRITE_MASK           _MK_MASK_CONST(0x8100)
#define XUSB_CSB_FS_BI_COMPLQ_CNTRL_0_INT_SHIFT             _MK_SHIFT_CONST(15)
#define XUSB_CSB_FS_BI_COMPLQ_CNTRL_0_INT_FIELD            (_MK_SHIFT_CONST(0x1) << XUSB_CSB_FS_BI_COMPLQ_CNTRL_0_INT_SHIFT)
#define XUSB_CSB_FS_BI_COMPLQ_CNTRL_0_INT_RANGE            15:15
#define XUSB_CSB_FS_BI_COMPLQ_CNTRL_0_INT_WOFFSET          0
#define XUSB_CSB_FS_BI_COMPLQ_CNTRL_0_INT_DEFAULT          (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_FS_BI_COMPLQ_CNTRL_0_INT_DEFAULT_MASK     (_MK_MASK_CONST(0x1)
#define XUSB_CSB_FS_BI_COMPLQ_CNTRL_0_INT_SW_DEFAULT       (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_FS_BI_COMPLQ_CNTRL_0_INT_SW_DEFAULT_MASK  (_MK_MASK_CONST(0x1)
#define XUSB_CSB_FS_BI_COMPLQ_CNTRL_0_INT_ENABLE           _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_FS_BI_COMPLQ_CNTRL_0_INT_DISABLE          _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_FS_BI_COMPLQ_CNTRL_0_POP_SHIFT             _MK_SHIFT_CONST(8)
#define XUSB_CSB_FS_BI_COMPLQ_CNTRL_0_POP_FIELD            (_MK_SHIFT_CONST(0x1) << XUSB_CSB_FS_BI_COMPLQ_CNTRL_0_POP_SHIFT)
#define XUSB_CSB_FS_BI_COMPLQ_CNTRL_0_POP_RANGE            8:8
#define XUSB_CSB_FS_BI_COMPLQ_CNTRL_0_POP_WOFFSET          0
#define XUSB_CSB_FS_BI_COMPLQ_CNTRL_0_POP_DEFAULT          (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_FS_BI_COMPLQ_CNTRL_0_POP_DEFAULT_MASK     (_MK_MASK_CONST(0x1)
#define XUSB_CSB_FS_BI_COMPLQ_CNTRL_0_POP_SW_DEFAULT       (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_FS_BI_COMPLQ_CNTRL_0_POP_SW_DEFAULT_MASK  (_MK_MASK_CONST(0x1)
#define XUSB_CSB_FS_BI_COMPLQ_CNTRL_0_POP_NOT_PENDING      _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_FS_BI_COMPLQ_CNTRL_0_POP_PENDING          _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_FS_BI_COMPLQ_CNTRL_0_POP_SET              _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_FS_BI_COMPLQ_CNTRL_0_VALID_SHIFT           _MK_SHIFT_CONST(0)
#define XUSB_CSB_FS_BI_COMPLQ_CNTRL_0_VALID_FIELD          (_MK_SHIFT_CONST(0x1) << XUSB_CSB_FS_BI_COMPLQ_CNTRL_0_VALID_SHIFT)
#define XUSB_CSB_FS_BI_COMPLQ_CNTRL_0_VALID_RANGE          0:0
#define XUSB_CSB_FS_BI_COMPLQ_CNTRL_0_VALID_WOFFSET        0
#define XUSB_CSB_FS_BI_COMPLQ_CNTRL_0_VALID_DEFAULT        (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_FS_BI_COMPLQ_CNTRL_0_VALID_DEFAULT_MASK   (_MK_MASK_CONST(0x1)
#define XUSB_CSB_FS_BI_COMPLQ_CNTRL_0_VALID_SW_DEFAULT     (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_FS_BI_COMPLQ_CNTRL_0_VALID_SW_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_CSB_FS_BI_COMPLQ_CNTRL_0_VALID_NOT_PENDING    _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_FS_BI_COMPLQ_CNTRL_0_VALID_PENDING        _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_FS_BI_COMPLQ_DWRD0_0                      _MK_ADDR_CONST(0x00114084)
#define XUSB_CSB_FS_BI_COMPLQ_DWRD0_0_SECURE               0
#define XUSB_CSB_FS_BI_COMPLQ_DWRD0_0_WORD_COUNT           1
#define XUSB_CSB_FS_BI_COMPLQ_DWRD0_0_RESET_VAL            _MK_MASK_CONST(0x0)
#define XUSB_CSB_FS_BI_COMPLQ_DWRD0_0_RESET_MASK           _MK_MASK_CONST(0x0)
#define XUSB_CSB_FS_BI_COMPLQ_DWRD0_0_SW_DEFAULT_VAL       _MK_MASK_CONST(0x0)
#define XUSB_CSB_FS_BI_COMPLQ_DWRD0_0_SW_DEFAULT_MASK      _MK_MASK_CONST(0x0)
#define XUSB_CSB_FS_BI_COMPLQ_DWRD0_0_READ_MASK            _MK_MASK_CONST(0xffffffff)
#define XUSB_CSB_FS_BI_COMPLQ_DWRD0_0_WRITE_MASK           _MK_MASK_CONST(0x0)
#define XUSB_CSB_FS_BI_COMPLQ_DWRD0_0_KIND_SHIFT            _MK_SHIFT_CONST(0)
#define XUSB_CSB_FS_BI_COMPLQ_DWRD0_0_KIND_FIELD           (_MK_SHIFT_CONST(0xff) << XUSB_CSB_FS_BI_COMPLQ_DWRD0_0_KIND_SHIFT)
#define XUSB_CSB_FS_BI_COMPLQ_DWRD0_0_KIND_RANGE           7:0
#define XUSB_CSB_FS_BI_COMPLQ_DWRD0_0_KIND_WOFFSET         0
#define XUSB_CSB_FS_BI_COMPLQ_DWRD0_0_SUBKIND_SHIFT         _MK_SHIFT_CONST(8)
#define XUSB_CSB_FS_BI_COMPLQ_DWRD0_0_SUBKIND_FIELD        (_MK_SHIFT_CONST(0xff) << XUSB_CSB_FS_BI_COMPLQ_DWRD0_0_SUBKIND_SHIFT)
#define XUSB_CSB_FS_BI_COMPLQ_DWRD0_0_SUBKIND_RANGE        15:8
#define XUSB_CSB_FS_BI_COMPLQ_DWRD0_0_SUBKIND_WOFFSET      0
#define XUSB_CSB_FS_BI_COMPLQ_DWRD0_0_SUBKIND_OP_DONE      _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_FS_BI_COMPLQ_DWRD0_0_SUBKIND_OP_ERROR     _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_FS_BI_COMPLQ_DWRD0_0_SUBKIND_NO_ACTIVITY  _MK_ENUM_CONST(0x00000002)
#define XUSB_CSB_FS_BI_COMPLQ_DWRD0_0_SUBKIND_EPT_NRDY     _MK_ENUM_CONST(0x00000003)
#define XUSB_CSB_FS_BI_COMPLQ_DWRD0_0_SUBKIND_EPT_ISO_DELAY _MK_ENUM_CONST(0x00000004)
#define XUSB_CSB_FS_BI_COMPLQ_DWRD0_0_SUBKIND_EPT_ERROR    _MK_ENUM_CONST(0x00000005)
#define XUSB_CSB_FS_BI_COMPLQ_DWRD0_0_SUBKIND_EPT_DONE     _MK_ENUM_CONST(0x00000006)
#define XUSB_CSB_FS_BI_COMPLQ_DWRD0_0_SUBKIND_STOPREQ      _MK_ENUM_CONST(0x00000007)
#define XUSB_CSB_FS_BI_COMPLQ_DWRD0_0_SUBKIND_LIST_ISO_DELAY _MK_ENUM_CONST(0x00000008)
#define XUSB_CSB_FS_BI_COMPLQ_DWRD0_0_SUBKIND_PING_DONE    _MK_ENUM_CONST(0x00000009)
#define XUSB_CSB_FS_BI_COMPLQ_DWRD0_0_SWTAG_SHIFT           _MK_SHIFT_CONST(16)
#define XUSB_CSB_FS_BI_COMPLQ_DWRD0_0_SWTAG_FIELD          (_MK_SHIFT_CONST(0xffff) << XUSB_CSB_FS_BI_COMPLQ_DWRD0_0_SWTAG_SHIFT)
#define XUSB_CSB_FS_BI_COMPLQ_DWRD0_0_SWTAG_RANGE          31:16
#define XUSB_CSB_FS_BI_COMPLQ_DWRD0_0_SWTAG_WOFFSET        0
#define XUSB_CSB_FS_BI_COMPLQ_DWRD1_0                      _MK_ADDR_CONST(0x00114088)
#define XUSB_CSB_FS_BI_COMPLQ_DWRD1_0_SECURE               0
#define XUSB_CSB_FS_BI_COMPLQ_DWRD1_0_WORD_COUNT           1
#define XUSB_CSB_FS_BI_COMPLQ_DWRD1_0_RESET_VAL            _MK_MASK_CONST(0x0)
#define XUSB_CSB_FS_BI_COMPLQ_DWRD1_0_RESET_MASK           _MK_MASK_CONST(0x0)
#define XUSB_CSB_FS_BI_COMPLQ_DWRD1_0_SW_DEFAULT_VAL       _MK_MASK_CONST(0x0)
#define XUSB_CSB_FS_BI_COMPLQ_DWRD1_0_SW_DEFAULT_MASK      _MK_MASK_CONST(0x0)
#define XUSB_CSB_FS_BI_COMPLQ_DWRD1_0_READ_MASK            _MK_MASK_CONST(0xfffffff4)
#define XUSB_CSB_FS_BI_COMPLQ_DWRD1_0_WRITE_MASK           _MK_MASK_CONST(0x0)
#define XUSB_CSB_FS_BI_COMPLQ_DWRD1_0_LM_SHIFT              _MK_SHIFT_CONST(2)
#define XUSB_CSB_FS_BI_COMPLQ_DWRD1_0_LM_FIELD             (_MK_SHIFT_CONST(0x1) << XUSB_CSB_FS_BI_COMPLQ_DWRD1_0_LM_SHIFT)
#define XUSB_CSB_FS_BI_COMPLQ_DWRD1_0_LM_RANGE             2:2
#define XUSB_CSB_FS_BI_COMPLQ_DWRD1_0_LM_WOFFSET           0
#define XUSB_CSB_FS_BI_COMPLQ_DWRD1_0_EPT_PTRLO_SHIFT       _MK_SHIFT_CONST(4)
#define XUSB_CSB_FS_BI_COMPLQ_DWRD1_0_EPT_PTRLO_FIELD      (_MK_SHIFT_CONST(0xfffffff) << XUSB_CSB_FS_BI_COMPLQ_DWRD1_0_EPT_PTRLO_SHIFT)
#define XUSB_CSB_FS_BI_COMPLQ_DWRD1_0_EPT_PTRLO_RANGE      31:4
#define XUSB_CSB_FS_BI_COMPLQ_DWRD1_0_EPT_PTRLO_WOFFSET    0
#define XUSB_CSB_FS_BI_COMPLQ_DWRD2_0                      _MK_ADDR_CONST(0x0011408C)
#define XUSB_CSB_FS_BI_COMPLQ_DWRD2_0_SECURE               0
#define XUSB_CSB_FS_BI_COMPLQ_DWRD2_0_WORD_COUNT           1
#define XUSB_CSB_FS_BI_COMPLQ_DWRD2_0_RESET_VAL            _MK_MASK_CONST(0x0)
#define XUSB_CSB_FS_BI_COMPLQ_DWRD2_0_RESET_MASK           _MK_MASK_CONST(0x0)
#define XUSB_CSB_FS_BI_COMPLQ_DWRD2_0_SW_DEFAULT_VAL       _MK_MASK_CONST(0x0)
#define XUSB_CSB_FS_BI_COMPLQ_DWRD2_0_SW_DEFAULT_MASK      _MK_MASK_CONST(0x0)
#define XUSB_CSB_FS_BI_COMPLQ_DWRD2_0_READ_MASK            _MK_MASK_CONST(0xffffffff)
#define XUSB_CSB_FS_BI_COMPLQ_DWRD2_0_WRITE_MASK           _MK_MASK_CONST(0x0)
#define XUSB_CSB_FS_BI_COMPLQ_DWRD2_0_EPT_PTRHI_SHIFT       _MK_SHIFT_CONST(0)
#define XUSB_CSB_FS_BI_COMPLQ_DWRD2_0_EPT_PTRHI_FIELD      (_MK_SHIFT_CONST(0xffffffff) << XUSB_CSB_FS_BI_COMPLQ_DWRD2_0_EPT_PTRHI_SHIFT)
#define XUSB_CSB_FS_BI_COMPLQ_DWRD2_0_EPT_PTRHI_RANGE      31:0
#define XUSB_CSB_FS_BI_COMPLQ_DWRD2_0_EPT_PTRHI_WOFFSET    0
#define XUSB_CSB_FS_BI_COMPLQ_DWRD3_0                      _MK_ADDR_CONST(0x00114090)
#define XUSB_CSB_FS_BI_COMPLQ_DWRD3_0_SECURE               0
#define XUSB_CSB_FS_BI_COMPLQ_DWRD3_0_WORD_COUNT           1
#define XUSB_CSB_FS_BI_COMPLQ_DWRD3_0_RESET_VAL            _MK_MASK_CONST(0x0)
#define XUSB_CSB_FS_BI_COMPLQ_DWRD3_0_RESET_MASK           _MK_MASK_CONST(0x0)
#define XUSB_CSB_FS_BI_COMPLQ_DWRD3_0_SW_DEFAULT_VAL       _MK_MASK_CONST(0x0)
#define XUSB_CSB_FS_BI_COMPLQ_DWRD3_0_SW_DEFAULT_MASK      _MK_MASK_CONST(0x0)
#define XUSB_CSB_FS_BI_COMPLQ_DWRD3_0_READ_MASK            _MK_MASK_CONST(0x3fff00ff)
#define XUSB_CSB_FS_BI_COMPLQ_DWRD3_0_WRITE_MASK           _MK_MASK_CONST(0x0)
#define XUSB_CSB_FS_BI_COMPLQ_DWRD3_0_STATUS_SHIFT          _MK_SHIFT_CONST(0)
#define XUSB_CSB_FS_BI_COMPLQ_DWRD3_0_STATUS_FIELD         (_MK_SHIFT_CONST(0xff) << XUSB_CSB_FS_BI_COMPLQ_DWRD3_0_STATUS_SHIFT)
#define XUSB_CSB_FS_BI_COMPLQ_DWRD3_0_STATUS_RANGE         7:0
#define XUSB_CSB_FS_BI_COMPLQ_DWRD3_0_STATUS_WOFFSET       0
#define XUSB_CSB_FS_BI_COMPLQ_DWRD3_0_MICROFRAME_SHIFT      _MK_SHIFT_CONST(16)
#define XUSB_CSB_FS_BI_COMPLQ_DWRD3_0_MICROFRAME_FIELD     (_MK_SHIFT_CONST(0x3fff) << XUSB_CSB_FS_BI_COMPLQ_DWRD3_0_MICROFRAME_SHIFT)
#define XUSB_CSB_FS_BI_COMPLQ_DWRD3_0_MICROFRAME_RANGE     29:16
#define XUSB_CSB_FS_BI_COMPLQ_DWRD3_0_MICROFRAME_WOFFSET   0
#define XUSB_CSB_FS_BI_COMPLQ_DWRD4_0                      _MK_ADDR_CONST(0x00114094)
#define XUSB_CSB_FS_BI_COMPLQ_DWRD4_0_SECURE               0
#define XUSB_CSB_FS_BI_COMPLQ_DWRD4_0_WORD_COUNT           1
#define XUSB_CSB_FS_BI_COMPLQ_DWRD4_0_RESET_VAL            _MK_MASK_CONST(0x0)
#define XUSB_CSB_FS_BI_COMPLQ_DWRD4_0_RESET_MASK           _MK_MASK_CONST(0x0)
#define XUSB_CSB_FS_BI_COMPLQ_DWRD4_0_SW_DEFAULT_VAL       _MK_MASK_CONST(0x0)
#define XUSB_CSB_FS_BI_COMPLQ_DWRD4_0_SW_DEFAULT_MASK      _MK_MASK_CONST(0x0)
#define XUSB_CSB_FS_BI_COMPLQ_DWRD4_0_READ_MASK            _MK_MASK_CONST(0xffffffff)
#define XUSB_CSB_FS_BI_COMPLQ_DWRD4_0_WRITE_MASK           _MK_MASK_CONST(0x0)
#define XUSB_CSB_FS_BI_COMPLQ_DWRD4_0_RSVD_SHIFT            _MK_SHIFT_CONST(0)
#define XUSB_CSB_FS_BI_COMPLQ_DWRD4_0_RSVD_FIELD           (_MK_SHIFT_CONST(0xffffffff) << XUSB_CSB_FS_BI_COMPLQ_DWRD4_0_RSVD_SHIFT)
#define XUSB_CSB_FS_BI_COMPLQ_DWRD4_0_RSVD_RANGE           31:0
#define XUSB_CSB_FS_BI_COMPLQ_DWRD4_0_RSVD_WOFFSET         0
#define XUSB_CSB_SSPI_PVTPORTSC1_0                         _MK_ADDR_CONST(0x00116000)
#define XUSB_CSB_SSPI_PVTPORTSC1_0_SECURE                  0
#define XUSB_CSB_SSPI_PVTPORTSC1_0_WORD_COUNT              1
#define XUSB_CSB_SSPI_PVTPORTSC1_0_RESET_VAL               _MK_MASK_CONST(0x20200)
#define XUSB_CSB_SSPI_PVTPORTSC1_0_RESET_MASK              _MK_MASK_CONST(0x3f03f0)
#define XUSB_CSB_SSPI_PVTPORTSC1_0_SW_DEFAULT_VAL          _MK_MASK_CONST(0x20200)
#define XUSB_CSB_SSPI_PVTPORTSC1_0_SW_DEFAULT_MASK         _MK_MASK_CONST(0x3f03f0)
#define XUSB_CSB_SSPI_PVTPORTSC1_0_READ_MASK               _MK_MASK_CONST(0xfffff210)
#define XUSB_CSB_SSPI_PVTPORTSC1_0_WRITE_MASK              _MK_MASK_CONST(0x3703f0)
#define XUSB_CSB_SSPI_PVTPORTSC1_0_PLS_VALID_SHIFT          _MK_SHIFT_CONST(4)
#define XUSB_CSB_SSPI_PVTPORTSC1_0_PLS_VALID_FIELD         (_MK_SHIFT_CONST(0x1) << XUSB_CSB_SSPI_PVTPORTSC1_0_PLS_VALID_SHIFT)
#define XUSB_CSB_SSPI_PVTPORTSC1_0_PLS_VALID_RANGE         4:4
#define XUSB_CSB_SSPI_PVTPORTSC1_0_PLS_VALID_WOFFSET       0
#define XUSB_CSB_SSPI_PVTPORTSC1_0_PLS_VALID_DEFAULT       (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_SSPI_PVTPORTSC1_0_PLS_VALID_DEFAULT_MASK  (_MK_MASK_CONST(0x1)
#define XUSB_CSB_SSPI_PVTPORTSC1_0_PLS_VALID_SW_DEFAULT    (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_SSPI_PVTPORTSC1_0_PLS_VALID_SW_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_CSB_SSPI_PVTPORTSC1_0_PLS_VALID_NOT_PENDING   _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_SSPI_PVTPORTSC1_0_PLS_VALID_PENDING       _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_SSPI_PVTPORTSC1_0_PLS_VALID_SET           _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_SSPI_PVTPORTSC1_0_PLS_CNTRL_SHIFT          _MK_SHIFT_CONST(5)
#define XUSB_CSB_SSPI_PVTPORTSC1_0_PLS_CNTRL_FIELD         (_MK_SHIFT_CONST(0xf) << XUSB_CSB_SSPI_PVTPORTSC1_0_PLS_CNTRL_SHIFT)
#define XUSB_CSB_SSPI_PVTPORTSC1_0_PLS_CNTRL_RANGE         8:5
#define XUSB_CSB_SSPI_PVTPORTSC1_0_PLS_CNTRL_WOFFSET       0
#define XUSB_CSB_SSPI_PVTPORTSC1_0_PLS_CNTRL_DEFAULT       (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_SSPI_PVTPORTSC1_0_PLS_CNTRL_DEFAULT_MASK  (_MK_MASK_CONST(0xf)
#define XUSB_CSB_SSPI_PVTPORTSC1_0_PLS_CNTRL_SW_DEFAULT    (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_SSPI_PVTPORTSC1_0_PLS_CNTRL_SW_DEFAULT_MASK (_MK_MASK_CONST(0xf)
#define XUSB_CSB_SSPI_PVTPORTSC1_0_PLS_CNTRL_U0            _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_SSPI_PVTPORTSC1_0_PLS_CNTRL_U1            _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_SSPI_PVTPORTSC1_0_PLS_CNTRL_U2            _MK_ENUM_CONST(0x00000002)
#define XUSB_CSB_SSPI_PVTPORTSC1_0_PLS_CNTRL_U3            _MK_ENUM_CONST(0x00000003)
#define XUSB_CSB_SSPI_PVTPORTSC1_0_PLS_CNTRL_DISABLED      _MK_ENUM_CONST(0x00000004)
#define XUSB_CSB_SSPI_PVTPORTSC1_0_PLS_CNTRL_RXDETECT      _MK_ENUM_CONST(0x00000005)
#define XUSB_CSB_SSPI_PVTPORTSC1_0_PLS_CNTRL_INACTIVE      _MK_ENUM_CONST(0x00000006)
#define XUSB_CSB_SSPI_PVTPORTSC1_0_PLS_CNTRL_POLLING       _MK_ENUM_CONST(0x00000007)
#define XUSB_CSB_SSPI_PVTPORTSC1_0_PLS_CNTRL_RECOVERY      _MK_ENUM_CONST(0x00000008)
#define XUSB_CSB_SSPI_PVTPORTSC1_0_PLS_CNTRL_HOTRESET      _MK_ENUM_CONST(0x00000009)
#define XUSB_CSB_SSPI_PVTPORTSC1_0_PLS_CNTRL_COMPLIANCE    _MK_ENUM_CONST(0x0000000A)
#define XUSB_CSB_SSPI_PVTPORTSC1_0_PLS_CNTRL_LOOPBACK      _MK_ENUM_CONST(0x0000000B)
#define XUSB_CSB_SSPI_PVTPORTSC1_0_PLS_CNTRL_RESUME        _MK_ENUM_CONST(0x0000000F)
#define XUSB_CSB_SSPI_PVTPORTSC1_0_PP_SHIFT                 _MK_SHIFT_CONST(9)
#define XUSB_CSB_SSPI_PVTPORTSC1_0_PP_FIELD                (_MK_SHIFT_CONST(0x1) << XUSB_CSB_SSPI_PVTPORTSC1_0_PP_SHIFT)
#define XUSB_CSB_SSPI_PVTPORTSC1_0_PP_RANGE                9:9
#define XUSB_CSB_SSPI_PVTPORTSC1_0_PP_WOFFSET              0
#define XUSB_CSB_SSPI_PVTPORTSC1_0_PP_DEFAULT              (_MK_MASK_CONST(0x00000001)
#define XUSB_CSB_SSPI_PVTPORTSC1_0_PP_DEFAULT_MASK         (_MK_MASK_CONST(0x1)
#define XUSB_CSB_SSPI_PVTPORTSC1_0_PP_SW_DEFAULT           (_MK_MASK_CONST(0x00000001)
#define XUSB_CSB_SSPI_PVTPORTSC1_0_PP_SW_DEFAULT_MASK      (_MK_MASK_CONST(0x1)
#define XUSB_CSB_SSPI_PVTPORTSC1_0_PP_DISABLED             _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_SSPI_PVTPORTSC1_0_PP_ENABLED              _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_SSPI_PVTPORTSC1_0_RSVD1_SHIFT              _MK_SHIFT_CONST(12)
#define XUSB_CSB_SSPI_PVTPORTSC1_0_RSVD1_FIELD             (_MK_SHIFT_CONST(0xf) << XUSB_CSB_SSPI_PVTPORTSC1_0_RSVD1_SHIFT)
#define XUSB_CSB_SSPI_PVTPORTSC1_0_RSVD1_RANGE             15:12
#define XUSB_CSB_SSPI_PVTPORTSC1_0_RSVD1_WOFFSET           0
#define XUSB_CSB_SSPI_PVTPORTSC1_0_RSVD1_00                _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_SSPI_PVTPORTSC1_0_NO_WRST_INACT_SHIFT      _MK_SHIFT_CONST(16)
#define XUSB_CSB_SSPI_PVTPORTSC1_0_NO_WRST_INACT_FIELD     (_MK_SHIFT_CONST(0x1) << XUSB_CSB_SSPI_PVTPORTSC1_0_NO_WRST_INACT_SHIFT)
#define XUSB_CSB_SSPI_PVTPORTSC1_0_NO_WRST_INACT_RANGE     16:16
#define XUSB_CSB_SSPI_PVTPORTSC1_0_NO_WRST_INACT_WOFFSET   0
#define XUSB_CSB_SSPI_PVTPORTSC1_0_NO_WRST_INACT_DEFAULT   (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_SSPI_PVTPORTSC1_0_NO_WRST_INACT_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_CSB_SSPI_PVTPORTSC1_0_NO_WRST_INACT_SW_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_SSPI_PVTPORTSC1_0_NO_WRST_INACT_SW_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_CSB_SSPI_PVTPORTSC1_0_NO_WRST_INACT_INIT      _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_SSPI_PVTPORTSC1_0_HALT_LTSSM_SHIFT         _MK_SHIFT_CONST(17)
#define XUSB_CSB_SSPI_PVTPORTSC1_0_HALT_LTSSM_FIELD        (_MK_SHIFT_CONST(0x1) << XUSB_CSB_SSPI_PVTPORTSC1_0_HALT_LTSSM_SHIFT)
#define XUSB_CSB_SSPI_PVTPORTSC1_0_HALT_LTSSM_RANGE        17:17
#define XUSB_CSB_SSPI_PVTPORTSC1_0_HALT_LTSSM_WOFFSET      0
#define XUSB_CSB_SSPI_PVTPORTSC1_0_HALT_LTSSM_DEFAULT      (_MK_MASK_CONST(0x00000001)
#define XUSB_CSB_SSPI_PVTPORTSC1_0_HALT_LTSSM_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_CSB_SSPI_PVTPORTSC1_0_HALT_LTSSM_SW_DEFAULT   (_MK_MASK_CONST(0x00000001)
#define XUSB_CSB_SSPI_PVTPORTSC1_0_HALT_LTSSM_SW_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_CSB_SSPI_PVTPORTSC1_0_HALT_LTSSM_DISABLED     _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_SSPI_PVTPORTSC1_0_HALT_LTSSM_ENABLED      _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_SSPI_PVTPORTSC1_0_HALT_REJECT_SHIFT        _MK_SHIFT_CONST(18)
#define XUSB_CSB_SSPI_PVTPORTSC1_0_HALT_REJECT_FIELD       (_MK_SHIFT_CONST(0x1) << XUSB_CSB_SSPI_PVTPORTSC1_0_HALT_REJECT_SHIFT)
#define XUSB_CSB_SSPI_PVTPORTSC1_0_HALT_REJECT_RANGE       18:18
#define XUSB_CSB_SSPI_PVTPORTSC1_0_HALT_REJECT_WOFFSET     0
#define XUSB_CSB_SSPI_PVTPORTSC1_0_HALT_REJECT_DEFAULT     (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_SSPI_PVTPORTSC1_0_HALT_REJECT_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_CSB_SSPI_PVTPORTSC1_0_HALT_REJECT_SW_DEFAULT  (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_SSPI_PVTPORTSC1_0_HALT_REJECT_SW_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_CSB_SSPI_PVTPORTSC1_0_HALT_REJECT_FALSE       _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_SSPI_PVTPORTSC1_0_HALT_REJECT_TRUE        _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_SSPI_PVTPORTSC1_0_HALT_REJECT_CLEAR       _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_SSPI_PVTPORTSC1_0_LANE_POLARITY_VALUE_SHIFT  _MK_SHIFT_CONST(19)
#define XUSB_CSB_SSPI_PVTPORTSC1_0_LANE_POLARITY_VALUE_FIELD (_MK_SHIFT_CONST(0x1) << XUSB_CSB_SSPI_PVTPORTSC1_0_LANE_POLARITY_VALUE_SHIFT)
#define XUSB_CSB_SSPI_PVTPORTSC1_0_LANE_POLARITY_VALUE_RANGE 19:19
#define XUSB_CSB_SSPI_PVTPORTSC1_0_LANE_POLARITY_VALUE_WOFFSET 0
#define XUSB_CSB_SSPI_PVTPORTSC1_0_LANE_POLARITY_VALUE_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_SSPI_PVTPORTSC1_0_LANE_POLARITY_VALUE_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_CSB_SSPI_PVTPORTSC1_0_LANE_POLARITY_VALUE_SW_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_SSPI_PVTPORTSC1_0_LANE_POLARITY_VALUE_SW_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_CSB_SSPI_PVTPORTSC1_0_LANE_POLARITY_VALUE_INIT _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_SSPI_PVTPORTSC1_0_LANE_POLARITY_OVRD_SHIFT  _MK_SHIFT_CONST(20)
#define XUSB_CSB_SSPI_PVTPORTSC1_0_LANE_POLARITY_OVRD_FIELD (_MK_SHIFT_CONST(0x1) << XUSB_CSB_SSPI_PVTPORTSC1_0_LANE_POLARITY_OVRD_SHIFT)
#define XUSB_CSB_SSPI_PVTPORTSC1_0_LANE_POLARITY_OVRD_RANGE 20:20
#define XUSB_CSB_SSPI_PVTPORTSC1_0_LANE_POLARITY_OVRD_WOFFSET 0
#define XUSB_CSB_SSPI_PVTPORTSC1_0_LANE_POLARITY_OVRD_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_SSPI_PVTPORTSC1_0_LANE_POLARITY_OVRD_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_CSB_SSPI_PVTPORTSC1_0_LANE_POLARITY_OVRD_SW_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_SSPI_PVTPORTSC1_0_LANE_POLARITY_OVRD_SW_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_CSB_SSPI_PVTPORTSC1_0_LANE_POLARITY_OVRD_INIT _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_SSPI_PVTPORTSC1_0_LANE_POLARITY_OVRD_VALUE_SHIFT  _MK_SHIFT_CONST(21)
#define XUSB_CSB_SSPI_PVTPORTSC1_0_LANE_POLARITY_OVRD_VALUE_FIELD (_MK_SHIFT_CONST(0x1) << XUSB_CSB_SSPI_PVTPORTSC1_0_LANE_POLARITY_OVRD_VALUE_SHIFT)
#define XUSB_CSB_SSPI_PVTPORTSC1_0_LANE_POLARITY_OVRD_VALUE_RANGE 21:21
#define XUSB_CSB_SSPI_PVTPORTSC1_0_LANE_POLARITY_OVRD_VALUE_WOFFSET 0
#define XUSB_CSB_SSPI_PVTPORTSC1_0_LANE_POLARITY_OVRD_VALUE_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_SSPI_PVTPORTSC1_0_LANE_POLARITY_OVRD_VALUE_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_CSB_SSPI_PVTPORTSC1_0_LANE_POLARITY_OVRD_VALUE_SW_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_SSPI_PVTPORTSC1_0_LANE_POLARITY_OVRD_VALUE_SW_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_CSB_SSPI_PVTPORTSC1_0_LANE_POLARITY_OVRD_VALUE_INIT _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_SSPI_PVTPORTSC1_0_RSVD2_SHIFT              _MK_SHIFT_CONST(22)
#define XUSB_CSB_SSPI_PVTPORTSC1_0_RSVD2_FIELD             (_MK_SHIFT_CONST(0x3ff) << XUSB_CSB_SSPI_PVTPORTSC1_0_RSVD2_SHIFT)
#define XUSB_CSB_SSPI_PVTPORTSC1_0_RSVD2_RANGE             31:22
#define XUSB_CSB_SSPI_PVTPORTSC1_0_RSVD2_WOFFSET           0
#define XUSB_CSB_SSPI_PVTPORTSC1_0_RSVD2_00                _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_SSPI_PVTPORTSC2_0                         _MK_ADDR_CONST(0x00116004)
#define XUSB_CSB_SSPI_PVTPORTSC2_0_SECURE                  0
#define XUSB_CSB_SSPI_PVTPORTSC2_0_WORD_COUNT              1
#define XUSB_CSB_SSPI_PVTPORTSC2_0_RESET_VAL               _MK_MASK_CONST(0x8008ce7)
#define XUSB_CSB_SSPI_PVTPORTSC2_0_RESET_MASK              _MK_MASK_CONST(0xcefb8fff)
#define XUSB_CSB_SSPI_PVTPORTSC2_0_SW_DEFAULT_VAL          _MK_MASK_CONST(0x8008ce7)
#define XUSB_CSB_SSPI_PVTPORTSC2_0_SW_DEFAULT_MASK         _MK_MASK_CONST(0xcefb8fff)
#define XUSB_CSB_SSPI_PVTPORTSC2_0_READ_MASK               _MK_MASK_CONST(0xcefb8fff)
#define XUSB_CSB_SSPI_PVTPORTSC2_0_WRITE_MASK              _MK_MASK_CONST(0x4efb8fff)
#define XUSB_CSB_SSPI_PVTPORTSC2_0_PLS_INT_U0_SHIFT         _MK_SHIFT_CONST(0)
#define XUSB_CSB_SSPI_PVTPORTSC2_0_PLS_INT_U0_FIELD        (_MK_SHIFT_CONST(0x1) << XUSB_CSB_SSPI_PVTPORTSC2_0_PLS_INT_U0_SHIFT)
#define XUSB_CSB_SSPI_PVTPORTSC2_0_PLS_INT_U0_RANGE        0:0
#define XUSB_CSB_SSPI_PVTPORTSC2_0_PLS_INT_U0_WOFFSET      0
#define XUSB_CSB_SSPI_PVTPORTSC2_0_PLS_INT_U0_DEFAULT      (_MK_MASK_CONST(0x00000001)
#define XUSB_CSB_SSPI_PVTPORTSC2_0_PLS_INT_U0_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_CSB_SSPI_PVTPORTSC2_0_PLS_INT_U0_SW_DEFAULT   (_MK_MASK_CONST(0x00000001)
#define XUSB_CSB_SSPI_PVTPORTSC2_0_PLS_INT_U0_SW_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_CSB_SSPI_PVTPORTSC2_0_PLS_INT_U0_DISABLED     _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_SSPI_PVTPORTSC2_0_PLS_INT_U0_ENABLED      _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_SSPI_PVTPORTSC2_0_PLS_INT_U1_SHIFT         _MK_SHIFT_CONST(1)
#define XUSB_CSB_SSPI_PVTPORTSC2_0_PLS_INT_U1_FIELD        (_MK_SHIFT_CONST(0x1) << XUSB_CSB_SSPI_PVTPORTSC2_0_PLS_INT_U1_SHIFT)
#define XUSB_CSB_SSPI_PVTPORTSC2_0_PLS_INT_U1_RANGE        1:1
#define XUSB_CSB_SSPI_PVTPORTSC2_0_PLS_INT_U1_WOFFSET      0
#define XUSB_CSB_SSPI_PVTPORTSC2_0_PLS_INT_U1_DEFAULT      (_MK_MASK_CONST(0x00000001)
#define XUSB_CSB_SSPI_PVTPORTSC2_0_PLS_INT_U1_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_CSB_SSPI_PVTPORTSC2_0_PLS_INT_U1_SW_DEFAULT   (_MK_MASK_CONST(0x00000001)
#define XUSB_CSB_SSPI_PVTPORTSC2_0_PLS_INT_U1_SW_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_CSB_SSPI_PVTPORTSC2_0_PLS_INT_U1_DISABLED     _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_SSPI_PVTPORTSC2_0_PLS_INT_U1_ENABLED      _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_SSPI_PVTPORTSC2_0_PLS_INT_U2_SHIFT         _MK_SHIFT_CONST(2)
#define XUSB_CSB_SSPI_PVTPORTSC2_0_PLS_INT_U2_FIELD        (_MK_SHIFT_CONST(0x1) << XUSB_CSB_SSPI_PVTPORTSC2_0_PLS_INT_U2_SHIFT)
#define XUSB_CSB_SSPI_PVTPORTSC2_0_PLS_INT_U2_RANGE        2:2
#define XUSB_CSB_SSPI_PVTPORTSC2_0_PLS_INT_U2_WOFFSET      0
#define XUSB_CSB_SSPI_PVTPORTSC2_0_PLS_INT_U2_DEFAULT      (_MK_MASK_CONST(0x00000001)
#define XUSB_CSB_SSPI_PVTPORTSC2_0_PLS_INT_U2_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_CSB_SSPI_PVTPORTSC2_0_PLS_INT_U2_SW_DEFAULT   (_MK_MASK_CONST(0x00000001)
#define XUSB_CSB_SSPI_PVTPORTSC2_0_PLS_INT_U2_SW_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_CSB_SSPI_PVTPORTSC2_0_PLS_INT_U2_DISABLED     _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_SSPI_PVTPORTSC2_0_PLS_INT_U2_ENABLED      _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_SSPI_PVTPORTSC2_0_PLS_INT_U3_SHIFT         _MK_SHIFT_CONST(3)
#define XUSB_CSB_SSPI_PVTPORTSC2_0_PLS_INT_U3_FIELD        (_MK_SHIFT_CONST(0x1) << XUSB_CSB_SSPI_PVTPORTSC2_0_PLS_INT_U3_SHIFT)
#define XUSB_CSB_SSPI_PVTPORTSC2_0_PLS_INT_U3_RANGE        3:3
#define XUSB_CSB_SSPI_PVTPORTSC2_0_PLS_INT_U3_WOFFSET      0
#define XUSB_CSB_SSPI_PVTPORTSC2_0_PLS_INT_U3_DEFAULT      (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_SSPI_PVTPORTSC2_0_PLS_INT_U3_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_CSB_SSPI_PVTPORTSC2_0_PLS_INT_U3_SW_DEFAULT   (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_SSPI_PVTPORTSC2_0_PLS_INT_U3_SW_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_CSB_SSPI_PVTPORTSC2_0_PLS_INT_U3_DISABLED     _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_SSPI_PVTPORTSC2_0_PLS_INT_U3_ENABLED      _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_SSPI_PVTPORTSC2_0_PLS_INT_DISABLED_SHIFT   _MK_SHIFT_CONST(4)
#define XUSB_CSB_SSPI_PVTPORTSC2_0_PLS_INT_DISABLED_FIELD  (_MK_SHIFT_CONST(0x1) << XUSB_CSB_SSPI_PVTPORTSC2_0_PLS_INT_DISABLED_SHIFT)
#define XUSB_CSB_SSPI_PVTPORTSC2_0_PLS_INT_DISABLED_RANGE  4:4
#define XUSB_CSB_SSPI_PVTPORTSC2_0_PLS_INT_DISABLED_WOFFSET 0
#define XUSB_CSB_SSPI_PVTPORTSC2_0_PLS_INT_DISABLED_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_SSPI_PVTPORTSC2_0_PLS_INT_DISABLED_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_CSB_SSPI_PVTPORTSC2_0_PLS_INT_DISABLED_SW_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_SSPI_PVTPORTSC2_0_PLS_INT_DISABLED_SW_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_CSB_SSPI_PVTPORTSC2_0_PLS_INT_DISABLED_DISABLED _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_SSPI_PVTPORTSC2_0_PLS_INT_DISABLED_ENABLED _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_SSPI_PVTPORTSC2_0_PLS_INT_RXDETECT_SHIFT   _MK_SHIFT_CONST(5)
#define XUSB_CSB_SSPI_PVTPORTSC2_0_PLS_INT_RXDETECT_FIELD  (_MK_SHIFT_CONST(0x1) << XUSB_CSB_SSPI_PVTPORTSC2_0_PLS_INT_RXDETECT_SHIFT)
#define XUSB_CSB_SSPI_PVTPORTSC2_0_PLS_INT_RXDETECT_RANGE  5:5
#define XUSB_CSB_SSPI_PVTPORTSC2_0_PLS_INT_RXDETECT_WOFFSET 0
#define XUSB_CSB_SSPI_PVTPORTSC2_0_PLS_INT_RXDETECT_DEFAULT (_MK_MASK_CONST(0x00000001)
#define XUSB_CSB_SSPI_PVTPORTSC2_0_PLS_INT_RXDETECT_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_CSB_SSPI_PVTPORTSC2_0_PLS_INT_RXDETECT_SW_DEFAULT (_MK_MASK_CONST(0x00000001)
#define XUSB_CSB_SSPI_PVTPORTSC2_0_PLS_INT_RXDETECT_SW_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_CSB_SSPI_PVTPORTSC2_0_PLS_INT_RXDETECT_DISABLED _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_SSPI_PVTPORTSC2_0_PLS_INT_RXDETECT_ENABLED _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_SSPI_PVTPORTSC2_0_PLS_INT_INACTIVE_SHIFT   _MK_SHIFT_CONST(6)
#define XUSB_CSB_SSPI_PVTPORTSC2_0_PLS_INT_INACTIVE_FIELD  (_MK_SHIFT_CONST(0x1) << XUSB_CSB_SSPI_PVTPORTSC2_0_PLS_INT_INACTIVE_SHIFT)
#define XUSB_CSB_SSPI_PVTPORTSC2_0_PLS_INT_INACTIVE_RANGE  6:6
#define XUSB_CSB_SSPI_PVTPORTSC2_0_PLS_INT_INACTIVE_WOFFSET 0
#define XUSB_CSB_SSPI_PVTPORTSC2_0_PLS_INT_INACTIVE_DEFAULT (_MK_MASK_CONST(0x00000001)
#define XUSB_CSB_SSPI_PVTPORTSC2_0_PLS_INT_INACTIVE_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_CSB_SSPI_PVTPORTSC2_0_PLS_INT_INACTIVE_SW_DEFAULT (_MK_MASK_CONST(0x00000001)
#define XUSB_CSB_SSPI_PVTPORTSC2_0_PLS_INT_INACTIVE_SW_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_CSB_SSPI_PVTPORTSC2_0_PLS_INT_INACTIVE_DISABLED _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_SSPI_PVTPORTSC2_0_PLS_INT_INACTIVE_ENABLED _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_SSPI_PVTPORTSC2_0_PLS_INT_POLLING_SHIFT    _MK_SHIFT_CONST(7)
#define XUSB_CSB_SSPI_PVTPORTSC2_0_PLS_INT_POLLING_FIELD   (_MK_SHIFT_CONST(0x1) << XUSB_CSB_SSPI_PVTPORTSC2_0_PLS_INT_POLLING_SHIFT)
#define XUSB_CSB_SSPI_PVTPORTSC2_0_PLS_INT_POLLING_RANGE   7:7
#define XUSB_CSB_SSPI_PVTPORTSC2_0_PLS_INT_POLLING_WOFFSET 0
#define XUSB_CSB_SSPI_PVTPORTSC2_0_PLS_INT_POLLING_DEFAULT (_MK_MASK_CONST(0x00000001)
#define XUSB_CSB_SSPI_PVTPORTSC2_0_PLS_INT_POLLING_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_CSB_SSPI_PVTPORTSC2_0_PLS_INT_POLLING_SW_DEFAULT (_MK_MASK_CONST(0x00000001)
#define XUSB_CSB_SSPI_PVTPORTSC2_0_PLS_INT_POLLING_SW_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_CSB_SSPI_PVTPORTSC2_0_PLS_INT_POLLING_DISABLED _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_SSPI_PVTPORTSC2_0_PLS_INT_POLLING_ENABLED _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_SSPI_PVTPORTSC2_0_PLS_INT_RECOVERY_SHIFT   _MK_SHIFT_CONST(8)
#define XUSB_CSB_SSPI_PVTPORTSC2_0_PLS_INT_RECOVERY_FIELD  (_MK_SHIFT_CONST(0x1) << XUSB_CSB_SSPI_PVTPORTSC2_0_PLS_INT_RECOVERY_SHIFT)
#define XUSB_CSB_SSPI_PVTPORTSC2_0_PLS_INT_RECOVERY_RANGE  8:8
#define XUSB_CSB_SSPI_PVTPORTSC2_0_PLS_INT_RECOVERY_WOFFSET 0
#define XUSB_CSB_SSPI_PVTPORTSC2_0_PLS_INT_RECOVERY_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_SSPI_PVTPORTSC2_0_PLS_INT_RECOVERY_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_CSB_SSPI_PVTPORTSC2_0_PLS_INT_RECOVERY_SW_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_SSPI_PVTPORTSC2_0_PLS_INT_RECOVERY_SW_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_CSB_SSPI_PVTPORTSC2_0_PLS_INT_RECOVERY_DISABLED _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_SSPI_PVTPORTSC2_0_PLS_INT_RECOVERY_ENABLED _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_SSPI_PVTPORTSC2_0_PLS_INT_HOTRESET_SHIFT   _MK_SHIFT_CONST(9)
#define XUSB_CSB_SSPI_PVTPORTSC2_0_PLS_INT_HOTRESET_FIELD  (_MK_SHIFT_CONST(0x1) << XUSB_CSB_SSPI_PVTPORTSC2_0_PLS_INT_HOTRESET_SHIFT)
#define XUSB_CSB_SSPI_PVTPORTSC2_0_PLS_INT_HOTRESET_RANGE  9:9
#define XUSB_CSB_SSPI_PVTPORTSC2_0_PLS_INT_HOTRESET_WOFFSET 0
#define XUSB_CSB_SSPI_PVTPORTSC2_0_PLS_INT_HOTRESET_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_SSPI_PVTPORTSC2_0_PLS_INT_HOTRESET_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_CSB_SSPI_PVTPORTSC2_0_PLS_INT_HOTRESET_SW_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_SSPI_PVTPORTSC2_0_PLS_INT_HOTRESET_SW_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_CSB_SSPI_PVTPORTSC2_0_PLS_INT_HOTRESET_DISABLED _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_SSPI_PVTPORTSC2_0_PLS_INT_HOTRESET_ENABLED _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_SSPI_PVTPORTSC2_0_PLS_INT_COMPLIANCE_SHIFT  _MK_SHIFT_CONST(10)
#define XUSB_CSB_SSPI_PVTPORTSC2_0_PLS_INT_COMPLIANCE_FIELD (_MK_SHIFT_CONST(0x1) << XUSB_CSB_SSPI_PVTPORTSC2_0_PLS_INT_COMPLIANCE_SHIFT)
#define XUSB_CSB_SSPI_PVTPORTSC2_0_PLS_INT_COMPLIANCE_RANGE 10:10
#define XUSB_CSB_SSPI_PVTPORTSC2_0_PLS_INT_COMPLIANCE_WOFFSET 0
#define XUSB_CSB_SSPI_PVTPORTSC2_0_PLS_INT_COMPLIANCE_DEFAULT (_MK_MASK_CONST(0x00000001)
#define XUSB_CSB_SSPI_PVTPORTSC2_0_PLS_INT_COMPLIANCE_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_CSB_SSPI_PVTPORTSC2_0_PLS_INT_COMPLIANCE_SW_DEFAULT (_MK_MASK_CONST(0x00000001)
#define XUSB_CSB_SSPI_PVTPORTSC2_0_PLS_INT_COMPLIANCE_SW_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_CSB_SSPI_PVTPORTSC2_0_PLS_INT_COMPLIANCE_DISABLED _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_SSPI_PVTPORTSC2_0_PLS_INT_COMPLIANCE_ENABLED _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_SSPI_PVTPORTSC2_0_PLS_INT_LOOPBACK_SHIFT   _MK_SHIFT_CONST(11)
#define XUSB_CSB_SSPI_PVTPORTSC2_0_PLS_INT_LOOPBACK_FIELD  (_MK_SHIFT_CONST(0x1) << XUSB_CSB_SSPI_PVTPORTSC2_0_PLS_INT_LOOPBACK_SHIFT)
#define XUSB_CSB_SSPI_PVTPORTSC2_0_PLS_INT_LOOPBACK_RANGE  11:11
#define XUSB_CSB_SSPI_PVTPORTSC2_0_PLS_INT_LOOPBACK_WOFFSET 0
#define XUSB_CSB_SSPI_PVTPORTSC2_0_PLS_INT_LOOPBACK_DEFAULT (_MK_MASK_CONST(0x00000001)
#define XUSB_CSB_SSPI_PVTPORTSC2_0_PLS_INT_LOOPBACK_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_CSB_SSPI_PVTPORTSC2_0_PLS_INT_LOOPBACK_SW_DEFAULT (_MK_MASK_CONST(0x00000001)
#define XUSB_CSB_SSPI_PVTPORTSC2_0_PLS_INT_LOOPBACK_SW_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_CSB_SSPI_PVTPORTSC2_0_PLS_INT_LOOPBACK_DISABLED _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_SSPI_PVTPORTSC2_0_PLS_INT_LOOPBACK_ENABLED _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_SSPI_PVTPORTSC2_0_PLS_INT_RESUME_SHIFT     _MK_SHIFT_CONST(15)
#define XUSB_CSB_SSPI_PVTPORTSC2_0_PLS_INT_RESUME_FIELD    (_MK_SHIFT_CONST(0x1) << XUSB_CSB_SSPI_PVTPORTSC2_0_PLS_INT_RESUME_SHIFT)
#define XUSB_CSB_SSPI_PVTPORTSC2_0_PLS_INT_RESUME_RANGE    15:15
#define XUSB_CSB_SSPI_PVTPORTSC2_0_PLS_INT_RESUME_WOFFSET  0
#define XUSB_CSB_SSPI_PVTPORTSC2_0_PLS_INT_RESUME_DEFAULT  (_MK_MASK_CONST(0x00000001)
#define XUSB_CSB_SSPI_PVTPORTSC2_0_PLS_INT_RESUME_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_CSB_SSPI_PVTPORTSC2_0_PLS_INT_RESUME_SW_DEFAULT (_MK_MASK_CONST(0x00000001)
#define XUSB_CSB_SSPI_PVTPORTSC2_0_PLS_INT_RESUME_SW_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_CSB_SSPI_PVTPORTSC2_0_PLS_INT_RESUME_DISABLED _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_SSPI_PVTPORTSC2_0_PLS_INT_RESUME_ENABLED  _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_SSPI_PVTPORTSC2_0_PLSC_SHIFT               _MK_SHIFT_CONST(16)
#define XUSB_CSB_SSPI_PVTPORTSC2_0_PLSC_FIELD              (_MK_SHIFT_CONST(0x1) << XUSB_CSB_SSPI_PVTPORTSC2_0_PLSC_SHIFT)
#define XUSB_CSB_SSPI_PVTPORTSC2_0_PLSC_RANGE              16:16
#define XUSB_CSB_SSPI_PVTPORTSC2_0_PLSC_WOFFSET            0
#define XUSB_CSB_SSPI_PVTPORTSC2_0_PLSC_DEFAULT            (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_SSPI_PVTPORTSC2_0_PLSC_DEFAULT_MASK       (_MK_MASK_CONST(0x1)
#define XUSB_CSB_SSPI_PVTPORTSC2_0_PLSC_SW_DEFAULT         (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_SSPI_PVTPORTSC2_0_PLSC_SW_DEFAULT_MASK    (_MK_MASK_CONST(0x1)
#define XUSB_CSB_SSPI_PVTPORTSC2_0_PLSC_DISABLED           _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_SSPI_PVTPORTSC2_0_PLSC_ENABLED            _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_SSPI_PVTPORTSC2_0_PLSC_CLEAR              _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_SSPI_PVTPORTSC2_0_CSC_SHIFT                _MK_SHIFT_CONST(17)
#define XUSB_CSB_SSPI_PVTPORTSC2_0_CSC_FIELD               (_MK_SHIFT_CONST(0x1) << XUSB_CSB_SSPI_PVTPORTSC2_0_CSC_SHIFT)
#define XUSB_CSB_SSPI_PVTPORTSC2_0_CSC_RANGE               17:17
#define XUSB_CSB_SSPI_PVTPORTSC2_0_CSC_WOFFSET             0
#define XUSB_CSB_SSPI_PVTPORTSC2_0_CSC_DEFAULT             (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_SSPI_PVTPORTSC2_0_CSC_DEFAULT_MASK        (_MK_MASK_CONST(0x1)
#define XUSB_CSB_SSPI_PVTPORTSC2_0_CSC_SW_DEFAULT          (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_SSPI_PVTPORTSC2_0_CSC_SW_DEFAULT_MASK     (_MK_MASK_CONST(0x1)
#define XUSB_CSB_SSPI_PVTPORTSC2_0_CSC_DISABLED            _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_SSPI_PVTPORTSC2_0_CSC_ENABLED             _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_SSPI_PVTPORTSC2_0_CSC_CLEAR               _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_SSPI_PVTPORTSC2_0_WRC_SHIFT                _MK_SHIFT_CONST(19)
#define XUSB_CSB_SSPI_PVTPORTSC2_0_WRC_FIELD               (_MK_SHIFT_CONST(0x1) << XUSB_CSB_SSPI_PVTPORTSC2_0_WRC_SHIFT)
#define XUSB_CSB_SSPI_PVTPORTSC2_0_WRC_RANGE               19:19
#define XUSB_CSB_SSPI_PVTPORTSC2_0_WRC_WOFFSET             0
#define XUSB_CSB_SSPI_PVTPORTSC2_0_WRC_DEFAULT             (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_SSPI_PVTPORTSC2_0_WRC_DEFAULT_MASK        (_MK_MASK_CONST(0x1)
#define XUSB_CSB_SSPI_PVTPORTSC2_0_WRC_SW_DEFAULT          (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_SSPI_PVTPORTSC2_0_WRC_SW_DEFAULT_MASK     (_MK_MASK_CONST(0x1)
#define XUSB_CSB_SSPI_PVTPORTSC2_0_WRC_DISABLED            _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_SSPI_PVTPORTSC2_0_WRC_ENABLED             _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_SSPI_PVTPORTSC2_0_WRC_CLEAR               _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_SSPI_PVTPORTSC2_0_OCC_SHIFT                _MK_SHIFT_CONST(20)
#define XUSB_CSB_SSPI_PVTPORTSC2_0_OCC_FIELD               (_MK_SHIFT_CONST(0x1) << XUSB_CSB_SSPI_PVTPORTSC2_0_OCC_SHIFT)
#define XUSB_CSB_SSPI_PVTPORTSC2_0_OCC_RANGE               20:20
#define XUSB_CSB_SSPI_PVTPORTSC2_0_OCC_WOFFSET             0
#define XUSB_CSB_SSPI_PVTPORTSC2_0_OCC_DEFAULT             (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_SSPI_PVTPORTSC2_0_OCC_DEFAULT_MASK        (_MK_MASK_CONST(0x1)
#define XUSB_CSB_SSPI_PVTPORTSC2_0_OCC_SW_DEFAULT          (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_SSPI_PVTPORTSC2_0_OCC_SW_DEFAULT_MASK     (_MK_MASK_CONST(0x1)
#define XUSB_CSB_SSPI_PVTPORTSC2_0_OCC_DISABLED            _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_SSPI_PVTPORTSC2_0_OCC_ENABLED             _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_SSPI_PVTPORTSC2_0_OCC_CLEAR               _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_SSPI_PVTPORTSC2_0_PRC_SHIFT                _MK_SHIFT_CONST(21)
#define XUSB_CSB_SSPI_PVTPORTSC2_0_PRC_FIELD               (_MK_SHIFT_CONST(0x1) << XUSB_CSB_SSPI_PVTPORTSC2_0_PRC_SHIFT)
#define XUSB_CSB_SSPI_PVTPORTSC2_0_PRC_RANGE               21:21
#define XUSB_CSB_SSPI_PVTPORTSC2_0_PRC_WOFFSET             0
#define XUSB_CSB_SSPI_PVTPORTSC2_0_PRC_DEFAULT             (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_SSPI_PVTPORTSC2_0_PRC_DEFAULT_MASK        (_MK_MASK_CONST(0x1)
#define XUSB_CSB_SSPI_PVTPORTSC2_0_PRC_SW_DEFAULT          (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_SSPI_PVTPORTSC2_0_PRC_SW_DEFAULT_MASK     (_MK_MASK_CONST(0x1)
#define XUSB_CSB_SSPI_PVTPORTSC2_0_PRC_DISABLED            _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_SSPI_PVTPORTSC2_0_PRC_ENABLED             _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_SSPI_PVTPORTSC2_0_PRC_CLEAR               _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_SSPI_PVTPORTSC2_0_PLC_SHIFT                _MK_SHIFT_CONST(22)
#define XUSB_CSB_SSPI_PVTPORTSC2_0_PLC_FIELD               (_MK_SHIFT_CONST(0x1) << XUSB_CSB_SSPI_PVTPORTSC2_0_PLC_SHIFT)
#define XUSB_CSB_SSPI_PVTPORTSC2_0_PLC_RANGE               22:22
#define XUSB_CSB_SSPI_PVTPORTSC2_0_PLC_WOFFSET             0
#define XUSB_CSB_SSPI_PVTPORTSC2_0_PLC_DEFAULT             (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_SSPI_PVTPORTSC2_0_PLC_DEFAULT_MASK        (_MK_MASK_CONST(0x1)
#define XUSB_CSB_SSPI_PVTPORTSC2_0_PLC_SW_DEFAULT          (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_SSPI_PVTPORTSC2_0_PLC_SW_DEFAULT_MASK     (_MK_MASK_CONST(0x1)
#define XUSB_CSB_SSPI_PVTPORTSC2_0_PLC_DISABLED            _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_SSPI_PVTPORTSC2_0_PLC_ENABLED             _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_SSPI_PVTPORTSC2_0_PLC_CLEAR               _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_SSPI_PVTPORTSC2_0_CEC_SHIFT                _MK_SHIFT_CONST(23)
#define XUSB_CSB_SSPI_PVTPORTSC2_0_CEC_FIELD               (_MK_SHIFT_CONST(0x1) << XUSB_CSB_SSPI_PVTPORTSC2_0_CEC_SHIFT)
#define XUSB_CSB_SSPI_PVTPORTSC2_0_CEC_RANGE               23:23
#define XUSB_CSB_SSPI_PVTPORTSC2_0_CEC_WOFFSET             0
#define XUSB_CSB_SSPI_PVTPORTSC2_0_CEC_DEFAULT             (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_SSPI_PVTPORTSC2_0_CEC_DEFAULT_MASK        (_MK_MASK_CONST(0x1)
#define XUSB_CSB_SSPI_PVTPORTSC2_0_CEC_SW_DEFAULT          (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_SSPI_PVTPORTSC2_0_CEC_SW_DEFAULT_MASK     (_MK_MASK_CONST(0x1)
#define XUSB_CSB_SSPI_PVTPORTSC2_0_CEC_DISABLED            _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_SSPI_PVTPORTSC2_0_CEC_ENABLED             _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_SSPI_PVTPORTSC2_0_CEC_CLEAR               _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_SSPI_PVTPORTSC2_0_WCE_SHIFT                _MK_SHIFT_CONST(25)
#define XUSB_CSB_SSPI_PVTPORTSC2_0_WCE_FIELD               (_MK_SHIFT_CONST(0x1) << XUSB_CSB_SSPI_PVTPORTSC2_0_WCE_SHIFT)
#define XUSB_CSB_SSPI_PVTPORTSC2_0_WCE_RANGE               25:25
#define XUSB_CSB_SSPI_PVTPORTSC2_0_WCE_WOFFSET             0
#define XUSB_CSB_SSPI_PVTPORTSC2_0_WCE_DEFAULT             (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_SSPI_PVTPORTSC2_0_WCE_DEFAULT_MASK        (_MK_MASK_CONST(0x1)
#define XUSB_CSB_SSPI_PVTPORTSC2_0_WCE_SW_DEFAULT          (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_SSPI_PVTPORTSC2_0_WCE_SW_DEFAULT_MASK     (_MK_MASK_CONST(0x1)
#define XUSB_CSB_SSPI_PVTPORTSC2_0_WCE_DISABLED            _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_SSPI_PVTPORTSC2_0_WCE_ENABLED             _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_SSPI_PVTPORTSC2_0_WDE_SHIFT                _MK_SHIFT_CONST(26)
#define XUSB_CSB_SSPI_PVTPORTSC2_0_WDE_FIELD               (_MK_SHIFT_CONST(0x1) << XUSB_CSB_SSPI_PVTPORTSC2_0_WDE_SHIFT)
#define XUSB_CSB_SSPI_PVTPORTSC2_0_WDE_RANGE               26:26
#define XUSB_CSB_SSPI_PVTPORTSC2_0_WDE_WOFFSET             0
#define XUSB_CSB_SSPI_PVTPORTSC2_0_WDE_DEFAULT             (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_SSPI_PVTPORTSC2_0_WDE_DEFAULT_MASK        (_MK_MASK_CONST(0x1)
#define XUSB_CSB_SSPI_PVTPORTSC2_0_WDE_SW_DEFAULT          (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_SSPI_PVTPORTSC2_0_WDE_SW_DEFAULT_MASK     (_MK_MASK_CONST(0x1)
#define XUSB_CSB_SSPI_PVTPORTSC2_0_WDE_DISABLED            _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_SSPI_PVTPORTSC2_0_WDE_ENABLED             _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_SSPI_PVTPORTSC2_0_STCHG_INTR_EN_SHIFT      _MK_SHIFT_CONST(27)
#define XUSB_CSB_SSPI_PVTPORTSC2_0_STCHG_INTR_EN_FIELD     (_MK_SHIFT_CONST(0x1) << XUSB_CSB_SSPI_PVTPORTSC2_0_STCHG_INTR_EN_SHIFT)
#define XUSB_CSB_SSPI_PVTPORTSC2_0_STCHG_INTR_EN_RANGE     27:27
#define XUSB_CSB_SSPI_PVTPORTSC2_0_STCHG_INTR_EN_WOFFSET   0
#define XUSB_CSB_SSPI_PVTPORTSC2_0_STCHG_INTR_EN_DEFAULT   (_MK_MASK_CONST(0x00000001)
#define XUSB_CSB_SSPI_PVTPORTSC2_0_STCHG_INTR_EN_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_CSB_SSPI_PVTPORTSC2_0_STCHG_INTR_EN_SW_DEFAULT (_MK_MASK_CONST(0x00000001)
#define XUSB_CSB_SSPI_PVTPORTSC2_0_STCHG_INTR_EN_SW_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_CSB_SSPI_PVTPORTSC2_0_STCHG_INTR_EN_DISABLED  _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_SSPI_PVTPORTSC2_0_STCHG_INTR_EN_ENABLED   _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_SSPI_PVTPORTSC2_0_DBC_MODE_SHIFT           _MK_SHIFT_CONST(30)
#define XUSB_CSB_SSPI_PVTPORTSC2_0_DBC_MODE_FIELD          (_MK_SHIFT_CONST(0x1) << XUSB_CSB_SSPI_PVTPORTSC2_0_DBC_MODE_SHIFT)
#define XUSB_CSB_SSPI_PVTPORTSC2_0_DBC_MODE_RANGE          30:30
#define XUSB_CSB_SSPI_PVTPORTSC2_0_DBC_MODE_WOFFSET        0
#define XUSB_CSB_SSPI_PVTPORTSC2_0_DBC_MODE_DEFAULT        (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_SSPI_PVTPORTSC2_0_DBC_MODE_DEFAULT_MASK   (_MK_MASK_CONST(0x1)
#define XUSB_CSB_SSPI_PVTPORTSC2_0_DBC_MODE_SW_DEFAULT     (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_SSPI_PVTPORTSC2_0_DBC_MODE_SW_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_CSB_SSPI_PVTPORTSC2_0_DBC_MODE_DISABLED       _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_SSPI_PVTPORTSC2_0_DBC_MODE_ENABLED        _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_SSPI_PVTPORTSC2_0_DEV_MODE_STATUS_SHIFT    _MK_SHIFT_CONST(31)
#define XUSB_CSB_SSPI_PVTPORTSC2_0_DEV_MODE_STATUS_FIELD   (_MK_SHIFT_CONST(0x1) << XUSB_CSB_SSPI_PVTPORTSC2_0_DEV_MODE_STATUS_SHIFT)
#define XUSB_CSB_SSPI_PVTPORTSC2_0_DEV_MODE_STATUS_RANGE   31:31
#define XUSB_CSB_SSPI_PVTPORTSC2_0_DEV_MODE_STATUS_WOFFSET 0
#define XUSB_CSB_SSPI_PVTPORTSC2_0_DEV_MODE_STATUS_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_SSPI_PVTPORTSC2_0_DEV_MODE_STATUS_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_CSB_SSPI_PVTPORTSC2_0_DEV_MODE_STATUS_SW_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_SSPI_PVTPORTSC2_0_DEV_MODE_STATUS_SW_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_CSB_SSPI_PVTPORTSC2_0_DEV_MODE_STATUS_DS      _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_SSPI_PVTPORTSC2_0_DEV_MODE_STATUS_US      _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_SSPI_PVTPORTSC3_0                         _MK_ADDR_CONST(0x00116008)
#define XUSB_CSB_SSPI_PVTPORTSC3_0_SECURE                  0
#define XUSB_CSB_SSPI_PVTPORTSC3_0_WORD_COUNT              1
#define XUSB_CSB_SSPI_PVTPORTSC3_0_RESET_VAL               _MK_MASK_CONST(0x40000)
#define XUSB_CSB_SSPI_PVTPORTSC3_0_RESET_MASK              _MK_MASK_CONST(0xf7f1f0f)
#define XUSB_CSB_SSPI_PVTPORTSC3_0_SW_DEFAULT_VAL          _MK_MASK_CONST(0x40000)
#define XUSB_CSB_SSPI_PVTPORTSC3_0_SW_DEFAULT_MASK         _MK_MASK_CONST(0xf7f1f0f)
#define XUSB_CSB_SSPI_PVTPORTSC3_0_READ_MASK               _MK_MASK_CONST(0xf7f1f0f)
#define XUSB_CSB_SSPI_PVTPORTSC3_0_WRITE_MASK              _MK_MASK_CONST(0x600000)
#define XUSB_CSB_SSPI_PVTPORTSC3_0_PLS_STATUS_SHIFT         _MK_SHIFT_CONST(0)
#define XUSB_CSB_SSPI_PVTPORTSC3_0_PLS_STATUS_FIELD        (_MK_SHIFT_CONST(0xf) << XUSB_CSB_SSPI_PVTPORTSC3_0_PLS_STATUS_SHIFT)
#define XUSB_CSB_SSPI_PVTPORTSC3_0_PLS_STATUS_RANGE        3:0
#define XUSB_CSB_SSPI_PVTPORTSC3_0_PLS_STATUS_WOFFSET      0
#define XUSB_CSB_SSPI_PVTPORTSC3_0_PLS_STATUS_DEFAULT      (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_SSPI_PVTPORTSC3_0_PLS_STATUS_DEFAULT_MASK (_MK_MASK_CONST(0xf)
#define XUSB_CSB_SSPI_PVTPORTSC3_0_PLS_STATUS_SW_DEFAULT   (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_SSPI_PVTPORTSC3_0_PLS_STATUS_SW_DEFAULT_MASK (_MK_MASK_CONST(0xf)
#define XUSB_CSB_SSPI_PVTPORTSC3_0_PLS_STATUS_U0           _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_SSPI_PVTPORTSC3_0_PLS_STATUS_U1           _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_SSPI_PVTPORTSC3_0_PLS_STATUS_U2           _MK_ENUM_CONST(0x00000002)
#define XUSB_CSB_SSPI_PVTPORTSC3_0_PLS_STATUS_U3           _MK_ENUM_CONST(0x00000003)
#define XUSB_CSB_SSPI_PVTPORTSC3_0_PLS_STATUS_DISABLED     _MK_ENUM_CONST(0x00000004)
#define XUSB_CSB_SSPI_PVTPORTSC3_0_PLS_STATUS_RXDETECT     _MK_ENUM_CONST(0x00000005)
#define XUSB_CSB_SSPI_PVTPORTSC3_0_PLS_STATUS_INACTIVE     _MK_ENUM_CONST(0x00000006)
#define XUSB_CSB_SSPI_PVTPORTSC3_0_PLS_STATUS_POLLING      _MK_ENUM_CONST(0x00000007)
#define XUSB_CSB_SSPI_PVTPORTSC3_0_PLS_STATUS_RECOVERY     _MK_ENUM_CONST(0x00000008)
#define XUSB_CSB_SSPI_PVTPORTSC3_0_PLS_STATUS_HOTRESET     _MK_ENUM_CONST(0x00000009)
#define XUSB_CSB_SSPI_PVTPORTSC3_0_PLS_STATUS_COMPLIANCE   _MK_ENUM_CONST(0x0000000A)
#define XUSB_CSB_SSPI_PVTPORTSC3_0_PLS_STATUS_LOOPBACK     _MK_ENUM_CONST(0x0000000B)
#define XUSB_CSB_SSPI_PVTPORTSC3_0_PLS_STATUS_RESUME       _MK_ENUM_CONST(0x0000000F)
#define XUSB_CSB_SSPI_PVTPORTSC3_0_PLS_MINOR_SHIFT          _MK_SHIFT_CONST(8)
#define XUSB_CSB_SSPI_PVTPORTSC3_0_PLS_MINOR_FIELD         (_MK_SHIFT_CONST(0xf) << XUSB_CSB_SSPI_PVTPORTSC3_0_PLS_MINOR_SHIFT)
#define XUSB_CSB_SSPI_PVTPORTSC3_0_PLS_MINOR_RANGE         11:8
#define XUSB_CSB_SSPI_PVTPORTSC3_0_PLS_MINOR_WOFFSET       0
#define XUSB_CSB_SSPI_PVTPORTSC3_0_PLS_MINOR_DEFAULT       (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_SSPI_PVTPORTSC3_0_PLS_MINOR_DEFAULT_MASK  (_MK_MASK_CONST(0xf)
#define XUSB_CSB_SSPI_PVTPORTSC3_0_PLS_MINOR_SW_DEFAULT    (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_SSPI_PVTPORTSC3_0_PLS_MINOR_SW_DEFAULT_MASK (_MK_MASK_CONST(0xf)
#define XUSB_CSB_SSPI_PVTPORTSC3_0_PLS_MINOR_INIT          _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_SSPI_PVTPORTSC3_0_CCS_SHIFT                _MK_SHIFT_CONST(12)
#define XUSB_CSB_SSPI_PVTPORTSC3_0_CCS_FIELD               (_MK_SHIFT_CONST(0x1) << XUSB_CSB_SSPI_PVTPORTSC3_0_CCS_SHIFT)
#define XUSB_CSB_SSPI_PVTPORTSC3_0_CCS_RANGE               12:12
#define XUSB_CSB_SSPI_PVTPORTSC3_0_CCS_WOFFSET             0
#define XUSB_CSB_SSPI_PVTPORTSC3_0_CCS_DEFAULT             (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_SSPI_PVTPORTSC3_0_CCS_DEFAULT_MASK        (_MK_MASK_CONST(0x1)
#define XUSB_CSB_SSPI_PVTPORTSC3_0_CCS_SW_DEFAULT          (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_SSPI_PVTPORTSC3_0_CCS_SW_DEFAULT_MASK     (_MK_MASK_CONST(0x1)
#define XUSB_CSB_SSPI_PVTPORTSC3_0_CCS_NODEV               _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_SSPI_PVTPORTSC3_0_CCS_DEV                 _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_SSPI_PVTPORTSC3_0_PORT_SPEED_SHIFT         _MK_SHIFT_CONST(16)
#define XUSB_CSB_SSPI_PVTPORTSC3_0_PORT_SPEED_FIELD        (_MK_SHIFT_CONST(0xf) << XUSB_CSB_SSPI_PVTPORTSC3_0_PORT_SPEED_SHIFT)
#define XUSB_CSB_SSPI_PVTPORTSC3_0_PORT_SPEED_RANGE        19:16
#define XUSB_CSB_SSPI_PVTPORTSC3_0_PORT_SPEED_WOFFSET      0
#define XUSB_CSB_SSPI_PVTPORTSC3_0_PORT_SPEED_DEFAULT      (_MK_MASK_CONST(0x00000004)
#define XUSB_CSB_SSPI_PVTPORTSC3_0_PORT_SPEED_DEFAULT_MASK (_MK_MASK_CONST(0xf)
#define XUSB_CSB_SSPI_PVTPORTSC3_0_PORT_SPEED_SW_DEFAULT   (_MK_MASK_CONST(0x00000004)
#define XUSB_CSB_SSPI_PVTPORTSC3_0_PORT_SPEED_SW_DEFAULT_MASK (_MK_MASK_CONST(0xf)
#define XUSB_CSB_SSPI_PVTPORTSC3_0_PORT_SPEED_SS           _MK_ENUM_CONST(0x00000004)
#define XUSB_CSB_SSPI_PVTPORTSC3_0_PORT_SPEED_ERROR        _MK_ENUM_CONST(0x0000000F)
#define XUSB_CSB_SSPI_PVTPORTSC3_0_OCA_SHIFT                _MK_SHIFT_CONST(20)
#define XUSB_CSB_SSPI_PVTPORTSC3_0_OCA_FIELD               (_MK_SHIFT_CONST(0x1) << XUSB_CSB_SSPI_PVTPORTSC3_0_OCA_SHIFT)
#define XUSB_CSB_SSPI_PVTPORTSC3_0_OCA_RANGE               20:20
#define XUSB_CSB_SSPI_PVTPORTSC3_0_OCA_WOFFSET             0
#define XUSB_CSB_SSPI_PVTPORTSC3_0_OCA_DEFAULT             (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_SSPI_PVTPORTSC3_0_OCA_DEFAULT_MASK        (_MK_MASK_CONST(0x1)
#define XUSB_CSB_SSPI_PVTPORTSC3_0_OCA_SW_DEFAULT          (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_SSPI_PVTPORTSC3_0_OCA_SW_DEFAULT_MASK     (_MK_MASK_CONST(0x1)
#define XUSB_CSB_SSPI_PVTPORTSC3_0_OCA_DISABLED            _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_SSPI_PVTPORTSC3_0_OCA_ENABLED             _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_SSPI_PVTPORTSC3_0_DIRECTED_FAIL_SHIFT      _MK_SHIFT_CONST(21)
#define XUSB_CSB_SSPI_PVTPORTSC3_0_DIRECTED_FAIL_FIELD     (_MK_SHIFT_CONST(0x1) << XUSB_CSB_SSPI_PVTPORTSC3_0_DIRECTED_FAIL_SHIFT)
#define XUSB_CSB_SSPI_PVTPORTSC3_0_DIRECTED_FAIL_RANGE     21:21
#define XUSB_CSB_SSPI_PVTPORTSC3_0_DIRECTED_FAIL_WOFFSET   0
#define XUSB_CSB_SSPI_PVTPORTSC3_0_DIRECTED_FAIL_DEFAULT   (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_SSPI_PVTPORTSC3_0_DIRECTED_FAIL_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_CSB_SSPI_PVTPORTSC3_0_DIRECTED_FAIL_SW_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_SSPI_PVTPORTSC3_0_DIRECTED_FAIL_SW_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_CSB_SSPI_PVTPORTSC3_0_DIRECTED_FAIL_NO_FAIL   _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_SSPI_PVTPORTSC3_0_DIRECTED_FAIL_FAILED    _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_SSPI_PVTPORTSC3_0_DIRECTED_FAIL_CLEAR     _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_SSPI_PVTPORTSC3_0_STCHG_REQ_SHIFT          _MK_SHIFT_CONST(22)
#define XUSB_CSB_SSPI_PVTPORTSC3_0_STCHG_REQ_FIELD         (_MK_SHIFT_CONST(0x1) << XUSB_CSB_SSPI_PVTPORTSC3_0_STCHG_REQ_SHIFT)
#define XUSB_CSB_SSPI_PVTPORTSC3_0_STCHG_REQ_RANGE         22:22
#define XUSB_CSB_SSPI_PVTPORTSC3_0_STCHG_REQ_WOFFSET       0
#define XUSB_CSB_SSPI_PVTPORTSC3_0_STCHG_REQ_DEFAULT       (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_SSPI_PVTPORTSC3_0_STCHG_REQ_DEFAULT_MASK  (_MK_MASK_CONST(0x1)
#define XUSB_CSB_SSPI_PVTPORTSC3_0_STCHG_REQ_SW_DEFAULT    (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_SSPI_PVTPORTSC3_0_STCHG_REQ_SW_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_CSB_SSPI_PVTPORTSC3_0_STCHG_REQ_NONE          _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_SSPI_PVTPORTSC3_0_STCHG_REQ_VALID         _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_SSPI_PVTPORTSC3_0_STCHG_REQ_CLEAR         _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_SSPI_PVTPORTSC3_0_STCHG_STATE_SHIFT        _MK_SHIFT_CONST(24)
#define XUSB_CSB_SSPI_PVTPORTSC3_0_STCHG_STATE_FIELD       (_MK_SHIFT_CONST(0xf) << XUSB_CSB_SSPI_PVTPORTSC3_0_STCHG_STATE_SHIFT)
#define XUSB_CSB_SSPI_PVTPORTSC3_0_STCHG_STATE_RANGE       27:24
#define XUSB_CSB_SSPI_PVTPORTSC3_0_STCHG_STATE_WOFFSET     0
#define XUSB_CSB_SSPI_PVTPORTSC3_0_STCHG_STATE_DEFAULT     (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_SSPI_PVTPORTSC3_0_STCHG_STATE_DEFAULT_MASK (_MK_MASK_CONST(0xf)
#define XUSB_CSB_SSPI_PVTPORTSC3_0_STCHG_STATE_SW_DEFAULT  (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_SSPI_PVTPORTSC3_0_STCHG_STATE_SW_DEFAULT_MASK (_MK_MASK_CONST(0xf)
#define XUSB_CSB_SSPI_PVTPORTSC3_0_STCHG_STATE_U0          _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_SSPI_PVTPORTPMSC1_0                       _MK_ADDR_CONST(0x0011600C)
#define XUSB_CSB_SSPI_PVTPORTPMSC1_0_SECURE                0
#define XUSB_CSB_SSPI_PVTPORTPMSC1_0_WORD_COUNT            1
#define XUSB_CSB_SSPI_PVTPORTPMSC1_0_RESET_VAL             _MK_MASK_CONST(0x0)
#define XUSB_CSB_SSPI_PVTPORTPMSC1_0_RESET_MASK            _MK_MASK_CONST(0xff)
#define XUSB_CSB_SSPI_PVTPORTPMSC1_0_SW_DEFAULT_VAL        _MK_MASK_CONST(0x0)
#define XUSB_CSB_SSPI_PVTPORTPMSC1_0_SW_DEFAULT_MASK       _MK_MASK_CONST(0xff)
#define XUSB_CSB_SSPI_PVTPORTPMSC1_0_READ_MASK             _MK_MASK_CONST(0xff)
#define XUSB_CSB_SSPI_PVTPORTPMSC1_0_WRITE_MASK            _MK_MASK_CONST(0xff)
#define XUSB_CSB_SSPI_PVTPORTPMSC1_0_U1TIMEOUT_SHIFT        _MK_SHIFT_CONST(0)
#define XUSB_CSB_SSPI_PVTPORTPMSC1_0_U1TIMEOUT_FIELD       (_MK_SHIFT_CONST(0xff) << XUSB_CSB_SSPI_PVTPORTPMSC1_0_U1TIMEOUT_SHIFT)
#define XUSB_CSB_SSPI_PVTPORTPMSC1_0_U1TIMEOUT_RANGE       7:0
#define XUSB_CSB_SSPI_PVTPORTPMSC1_0_U1TIMEOUT_WOFFSET     0
#define XUSB_CSB_SSPI_PVTPORTPMSC1_0_U1TIMEOUT_DEFAULT     (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_SSPI_PVTPORTPMSC1_0_U1TIMEOUT_DEFAULT_MASK (_MK_MASK_CONST(0xff)
#define XUSB_CSB_SSPI_PVTPORTPMSC1_0_U1TIMEOUT_SW_DEFAULT  (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_SSPI_PVTPORTPMSC1_0_U1TIMEOUT_SW_DEFAULT_MASK (_MK_MASK_CONST(0xff)
#define XUSB_CSB_SSPI_PVTPORTPMSC1_0_U1TIMEOUT_INIT        _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_SSPI_PVTPORTPMSC2_0                       _MK_ADDR_CONST(0x00116010)
#define XUSB_CSB_SSPI_PVTPORTPMSC2_0_SECURE                0
#define XUSB_CSB_SSPI_PVTPORTPMSC2_0_WORD_COUNT            1
#define XUSB_CSB_SSPI_PVTPORTPMSC2_0_RESET_VAL             _MK_MASK_CONST(0x0)
#define XUSB_CSB_SSPI_PVTPORTPMSC2_0_RESET_MASK            _MK_MASK_CONST(0xff00)
#define XUSB_CSB_SSPI_PVTPORTPMSC2_0_SW_DEFAULT_VAL        _MK_MASK_CONST(0x0)
#define XUSB_CSB_SSPI_PVTPORTPMSC2_0_SW_DEFAULT_MASK       _MK_MASK_CONST(0xff00)
#define XUSB_CSB_SSPI_PVTPORTPMSC2_0_READ_MASK             _MK_MASK_CONST(0xff00)
#define XUSB_CSB_SSPI_PVTPORTPMSC2_0_WRITE_MASK            _MK_MASK_CONST(0xff00)
#define XUSB_CSB_SSPI_PVTPORTPMSC2_0_U2TIMEOUT_SHIFT        _MK_SHIFT_CONST(8)
#define XUSB_CSB_SSPI_PVTPORTPMSC2_0_U2TIMEOUT_FIELD       (_MK_SHIFT_CONST(0xff) << XUSB_CSB_SSPI_PVTPORTPMSC2_0_U2TIMEOUT_SHIFT)
#define XUSB_CSB_SSPI_PVTPORTPMSC2_0_U2TIMEOUT_RANGE       15:8
#define XUSB_CSB_SSPI_PVTPORTPMSC2_0_U2TIMEOUT_WOFFSET     0
#define XUSB_CSB_SSPI_PVTPORTPMSC2_0_U2TIMEOUT_DEFAULT     (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_SSPI_PVTPORTPMSC2_0_U2TIMEOUT_DEFAULT_MASK (_MK_MASK_CONST(0xff)
#define XUSB_CSB_SSPI_PVTPORTPMSC2_0_U2TIMEOUT_SW_DEFAULT  (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_SSPI_PVTPORTPMSC2_0_U2TIMEOUT_SW_DEFAULT_MASK (_MK_MASK_CONST(0xff)
#define XUSB_CSB_SSPI_PVTPORTPMSC2_0_U2TIMEOUT_INIT        _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_SSPI_PVTPORT_LI_0                         _MK_ADDR_CONST(0x00116014)
#define XUSB_CSB_SSPI_PVTPORT_LI_0_SECURE                  0
#define XUSB_CSB_SSPI_PVTPORT_LI_0_WORD_COUNT              1
#define XUSB_CSB_SSPI_PVTPORT_LI_0_RESET_VAL               _MK_MASK_CONST(0x0)
#define XUSB_CSB_SSPI_PVTPORT_LI_0_RESET_MASK              _MK_MASK_CONST(0xffff)
#define XUSB_CSB_SSPI_PVTPORT_LI_0_SW_DEFAULT_VAL          _MK_MASK_CONST(0x0)
#define XUSB_CSB_SSPI_PVTPORT_LI_0_SW_DEFAULT_MASK         _MK_MASK_CONST(0xffff)
#define XUSB_CSB_SSPI_PVTPORT_LI_0_READ_MASK               _MK_MASK_CONST(0xffff)
#define XUSB_CSB_SSPI_PVTPORT_LI_0_WRITE_MASK              _MK_MASK_CONST(0x0)
#define XUSB_CSB_SSPI_PVTPORT_LI_0_ERR_COUNT_SHIFT          _MK_SHIFT_CONST(0)
#define XUSB_CSB_SSPI_PVTPORT_LI_0_ERR_COUNT_FIELD         (_MK_SHIFT_CONST(0xffff) << XUSB_CSB_SSPI_PVTPORT_LI_0_ERR_COUNT_SHIFT)
#define XUSB_CSB_SSPI_PVTPORT_LI_0_ERR_COUNT_RANGE         15:0
#define XUSB_CSB_SSPI_PVTPORT_LI_0_ERR_COUNT_WOFFSET       0
#define XUSB_CSB_SSPI_PVTPORT_LI_0_ERR_COUNT_DEFAULT       (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_SSPI_PVTPORT_LI_0_ERR_COUNT_DEFAULT_MASK  (_MK_MASK_CONST(0xffff)
#define XUSB_CSB_SSPI_PVTPORT_LI_0_ERR_COUNT_SW_DEFAULT    (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_SSPI_PVTPORT_LI_0_ERR_COUNT_SW_DEFAULT_MASK (_MK_MASK_CONST(0xffff)
#define XUSB_CSB_SSPI_PVTPORT_LI_0_ERR_COUNT_INIT          _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_SSPI_PVTPORT_DBC_0                        _MK_ADDR_CONST(0x00116018)
#define XUSB_CSB_SSPI_PVTPORT_DBC_0_SECURE                 0
#define XUSB_CSB_SSPI_PVTPORT_DBC_0_WORD_COUNT             1
#define XUSB_CSB_SSPI_PVTPORT_DBC_0_RESET_VAL              _MK_MASK_CONST(0x0)
#define XUSB_CSB_SSPI_PVTPORT_DBC_0_RESET_MASK             _MK_MASK_CONST(0x71ffff00)
#define XUSB_CSB_SSPI_PVTPORT_DBC_0_SW_DEFAULT_VAL         _MK_MASK_CONST(0x0)
#define XUSB_CSB_SSPI_PVTPORT_DBC_0_SW_DEFAULT_MASK        _MK_MASK_CONST(0x71ffff00)
#define XUSB_CSB_SSPI_PVTPORT_DBC_0_READ_MASK              _MK_MASK_CONST(0x71ffff00)
#define XUSB_CSB_SSPI_PVTPORT_DBC_0_WRITE_MASK             _MK_MASK_CONST(0x71ffff00)
#define XUSB_CSB_SSPI_PVTPORT_DBC_0_U2_TIMEOUT_SHIFT        _MK_SHIFT_CONST(8)
#define XUSB_CSB_SSPI_PVTPORT_DBC_0_U2_TIMEOUT_FIELD       (_MK_SHIFT_CONST(0xff) << XUSB_CSB_SSPI_PVTPORT_DBC_0_U2_TIMEOUT_SHIFT)
#define XUSB_CSB_SSPI_PVTPORT_DBC_0_U2_TIMEOUT_RANGE       15:8
#define XUSB_CSB_SSPI_PVTPORT_DBC_0_U2_TIMEOUT_WOFFSET     0
#define XUSB_CSB_SSPI_PVTPORT_DBC_0_U2_TIMEOUT_DEFAULT     (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_SSPI_PVTPORT_DBC_0_U2_TIMEOUT_DEFAULT_MASK (_MK_MASK_CONST(0xff)
#define XUSB_CSB_SSPI_PVTPORT_DBC_0_U2_TIMEOUT_SW_DEFAULT  (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_SSPI_PVTPORT_DBC_0_U2_TIMEOUT_SW_DEFAULT_MASK (_MK_MASK_CONST(0xff)
#define XUSB_CSB_SSPI_PVTPORT_DBC_0_U2_TIMEOUT_INIT        _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_SSPI_PVTPORT_DBC_0_U1_TIMEOUT_SHIFT        _MK_SHIFT_CONST(16)
#define XUSB_CSB_SSPI_PVTPORT_DBC_0_U1_TIMEOUT_FIELD       (_MK_SHIFT_CONST(0xff) << XUSB_CSB_SSPI_PVTPORT_DBC_0_U1_TIMEOUT_SHIFT)
#define XUSB_CSB_SSPI_PVTPORT_DBC_0_U1_TIMEOUT_RANGE       23:16
#define XUSB_CSB_SSPI_PVTPORT_DBC_0_U1_TIMEOUT_WOFFSET     0
#define XUSB_CSB_SSPI_PVTPORT_DBC_0_U1_TIMEOUT_DEFAULT     (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_SSPI_PVTPORT_DBC_0_U1_TIMEOUT_DEFAULT_MASK (_MK_MASK_CONST(0xff)
#define XUSB_CSB_SSPI_PVTPORT_DBC_0_U1_TIMEOUT_SW_DEFAULT  (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_SSPI_PVTPORT_DBC_0_U1_TIMEOUT_SW_DEFAULT_MASK (_MK_MASK_CONST(0xff)
#define XUSB_CSB_SSPI_PVTPORT_DBC_0_U1_TIMEOUT_INIT        _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_SSPI_PVTPORT_DBC_0_FLA_SHIFT               _MK_SHIFT_CONST(24)
#define XUSB_CSB_SSPI_PVTPORT_DBC_0_FLA_FIELD              (_MK_SHIFT_CONST(0x1) << XUSB_CSB_SSPI_PVTPORT_DBC_0_FLA_SHIFT)
#define XUSB_CSB_SSPI_PVTPORT_DBC_0_FLA_RANGE              24:24
#define XUSB_CSB_SSPI_PVTPORT_DBC_0_FLA_WOFFSET            0
#define XUSB_CSB_SSPI_PVTPORT_DBC_0_FLA_DEFAULT            (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_SSPI_PVTPORT_DBC_0_FLA_DEFAULT_MASK       (_MK_MASK_CONST(0x1)
#define XUSB_CSB_SSPI_PVTPORT_DBC_0_FLA_SW_DEFAULT         (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_SSPI_PVTPORT_DBC_0_FLA_SW_DEFAULT_MASK    (_MK_MASK_CONST(0x1)
#define XUSB_CSB_SSPI_PVTPORT_DBC_0_FLA_INIT               _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_SSPI_PVTPORT_DBC_0_U1E_SHIFT               _MK_SHIFT_CONST(28)
#define XUSB_CSB_SSPI_PVTPORT_DBC_0_U1E_FIELD              (_MK_SHIFT_CONST(0x1) << XUSB_CSB_SSPI_PVTPORT_DBC_0_U1E_SHIFT)
#define XUSB_CSB_SSPI_PVTPORT_DBC_0_U1E_RANGE              28:28
#define XUSB_CSB_SSPI_PVTPORT_DBC_0_U1E_WOFFSET            0
#define XUSB_CSB_SSPI_PVTPORT_DBC_0_U1E_DEFAULT            (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_SSPI_PVTPORT_DBC_0_U1E_DEFAULT_MASK       (_MK_MASK_CONST(0x1)
#define XUSB_CSB_SSPI_PVTPORT_DBC_0_U1E_SW_DEFAULT         (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_SSPI_PVTPORT_DBC_0_U1E_SW_DEFAULT_MASK    (_MK_MASK_CONST(0x1)
#define XUSB_CSB_SSPI_PVTPORT_DBC_0_U1E_INIT               _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_SSPI_PVTPORT_DBC_0_U2E_SHIFT               _MK_SHIFT_CONST(29)
#define XUSB_CSB_SSPI_PVTPORT_DBC_0_U2E_FIELD              (_MK_SHIFT_CONST(0x1) << XUSB_CSB_SSPI_PVTPORT_DBC_0_U2E_SHIFT)
#define XUSB_CSB_SSPI_PVTPORT_DBC_0_U2E_RANGE              29:29
#define XUSB_CSB_SSPI_PVTPORT_DBC_0_U2E_WOFFSET            0
#define XUSB_CSB_SSPI_PVTPORT_DBC_0_U2E_DEFAULT            (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_SSPI_PVTPORT_DBC_0_U2E_DEFAULT_MASK       (_MK_MASK_CONST(0x1)
#define XUSB_CSB_SSPI_PVTPORT_DBC_0_U2E_SW_DEFAULT         (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_SSPI_PVTPORT_DBC_0_U2E_SW_DEFAULT_MASK    (_MK_MASK_CONST(0x1)
#define XUSB_CSB_SSPI_PVTPORT_DBC_0_U2E_INIT               _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_SSPI_PVTPORT_DBC_0_FRWE_SHIFT              _MK_SHIFT_CONST(30)
#define XUSB_CSB_SSPI_PVTPORT_DBC_0_FRWE_FIELD             (_MK_SHIFT_CONST(0x1) << XUSB_CSB_SSPI_PVTPORT_DBC_0_FRWE_SHIFT)
#define XUSB_CSB_SSPI_PVTPORT_DBC_0_FRWE_RANGE             30:30
#define XUSB_CSB_SSPI_PVTPORT_DBC_0_FRWE_WOFFSET           0
#define XUSB_CSB_SSPI_PVTPORT_DBC_0_FRWE_DEFAULT           (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_SSPI_PVTPORT_DBC_0_FRWE_DEFAULT_MASK      (_MK_MASK_CONST(0x1)
#define XUSB_CSB_SSPI_PVTPORT_DBC_0_FRWE_SW_DEFAULT        (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_SSPI_PVTPORT_DBC_0_FRWE_SW_DEFAULT_MASK   (_MK_MASK_CONST(0x1)
#define XUSB_CSB_SSPI_PVTPORT_DBC_0_FRWE_INIT              _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_SSPI_PVTPORT_SAVE_VX_0                    _MK_ADDR_CONST(0x00116060)
#define XUSB_CSB_SSPI_PVTPORT_SAVE_VX_0_SECURE             0
#define XUSB_CSB_SSPI_PVTPORT_SAVE_VX_0_WORD_COUNT         1
#define XUSB_CSB_SSPI_PVTPORT_SAVE_VX_0_RESET_VAL          _MK_MASK_CONST(0x200)
#define XUSB_CSB_SSPI_PVTPORT_SAVE_VX_0_RESET_MASK         _MK_MASK_CONST(0xffff1e07)
#define XUSB_CSB_SSPI_PVTPORT_SAVE_VX_0_SW_DEFAULT_VAL     _MK_MASK_CONST(0x200)
#define XUSB_CSB_SSPI_PVTPORT_SAVE_VX_0_SW_DEFAULT_MASK    _MK_MASK_CONST(0xffff1e07)
#define XUSB_CSB_SSPI_PVTPORT_SAVE_VX_0_READ_MASK          _MK_MASK_CONST(0xffff1e07)
#define XUSB_CSB_SSPI_PVTPORT_SAVE_VX_0_WRITE_MASK         _MK_MASK_CONST(0xffff1e07)
#define XUSB_CSB_SSPI_PVTPORT_SAVE_VX_0_CCS_SHIFT           _MK_SHIFT_CONST(0)
#define XUSB_CSB_SSPI_PVTPORT_SAVE_VX_0_CCS_FIELD          (_MK_SHIFT_CONST(0x1) << XUSB_CSB_SSPI_PVTPORT_SAVE_VX_0_CCS_SHIFT)
#define XUSB_CSB_SSPI_PVTPORT_SAVE_VX_0_CCS_RANGE          0:0
#define XUSB_CSB_SSPI_PVTPORT_SAVE_VX_0_CCS_WOFFSET        0
#define XUSB_CSB_SSPI_PVTPORT_SAVE_VX_0_CCS_DEFAULT        (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_SSPI_PVTPORT_SAVE_VX_0_CCS_DEFAULT_MASK   (_MK_MASK_CONST(0x1)
#define XUSB_CSB_SSPI_PVTPORT_SAVE_VX_0_CCS_SW_DEFAULT     (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_SSPI_PVTPORT_SAVE_VX_0_CCS_SW_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_CSB_SSPI_PVTPORT_SAVE_VX_0_CCS_INIT           _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_SSPI_PVTPORT_SAVE_VX_0_WOC_SHIFT           _MK_SHIFT_CONST(1)
#define XUSB_CSB_SSPI_PVTPORT_SAVE_VX_0_WOC_FIELD          (_MK_SHIFT_CONST(0x1) << XUSB_CSB_SSPI_PVTPORT_SAVE_VX_0_WOC_SHIFT)
#define XUSB_CSB_SSPI_PVTPORT_SAVE_VX_0_WOC_RANGE          1:1
#define XUSB_CSB_SSPI_PVTPORT_SAVE_VX_0_WOC_WOFFSET        0
#define XUSB_CSB_SSPI_PVTPORT_SAVE_VX_0_WOC_DEFAULT        (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_SSPI_PVTPORT_SAVE_VX_0_WOC_DEFAULT_MASK   (_MK_MASK_CONST(0x1)
#define XUSB_CSB_SSPI_PVTPORT_SAVE_VX_0_WOC_SW_DEFAULT     (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_SSPI_PVTPORT_SAVE_VX_0_WOC_SW_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_CSB_SSPI_PVTPORT_SAVE_VX_0_WOC_DISABLED       _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_SSPI_PVTPORT_SAVE_VX_0_WOC_ENABLED        _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_SSPI_PVTPORT_SAVE_VX_0_WOC_CLEAR          _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_SSPI_PVTPORT_SAVE_VX_0_WOD_SHIFT           _MK_SHIFT_CONST(2)
#define XUSB_CSB_SSPI_PVTPORT_SAVE_VX_0_WOD_FIELD          (_MK_SHIFT_CONST(0x1) << XUSB_CSB_SSPI_PVTPORT_SAVE_VX_0_WOD_SHIFT)
#define XUSB_CSB_SSPI_PVTPORT_SAVE_VX_0_WOD_RANGE          2:2
#define XUSB_CSB_SSPI_PVTPORT_SAVE_VX_0_WOD_WOFFSET        0
#define XUSB_CSB_SSPI_PVTPORT_SAVE_VX_0_WOD_DEFAULT        (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_SSPI_PVTPORT_SAVE_VX_0_WOD_DEFAULT_MASK   (_MK_MASK_CONST(0x1)
#define XUSB_CSB_SSPI_PVTPORT_SAVE_VX_0_WOD_SW_DEFAULT     (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_SSPI_PVTPORT_SAVE_VX_0_WOD_SW_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_CSB_SSPI_PVTPORT_SAVE_VX_0_WOD_DISABLED       _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_SSPI_PVTPORT_SAVE_VX_0_WOD_ENABLED        _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_SSPI_PVTPORT_SAVE_VX_0_WOD_CLEAR          _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_SSPI_PVTPORT_SAVE_VX_0_PP_SHIFT            _MK_SHIFT_CONST(9)
#define XUSB_CSB_SSPI_PVTPORT_SAVE_VX_0_PP_FIELD           (_MK_SHIFT_CONST(0x1) << XUSB_CSB_SSPI_PVTPORT_SAVE_VX_0_PP_SHIFT)
#define XUSB_CSB_SSPI_PVTPORT_SAVE_VX_0_PP_RANGE           9:9
#define XUSB_CSB_SSPI_PVTPORT_SAVE_VX_0_PP_WOFFSET         0
#define XUSB_CSB_SSPI_PVTPORT_SAVE_VX_0_PP_DEFAULT         (_MK_MASK_CONST(0x00000001)
#define XUSB_CSB_SSPI_PVTPORT_SAVE_VX_0_PP_DEFAULT_MASK    (_MK_MASK_CONST(0x1)
#define XUSB_CSB_SSPI_PVTPORT_SAVE_VX_0_PP_SW_DEFAULT      (_MK_MASK_CONST(0x00000001)
#define XUSB_CSB_SSPI_PVTPORT_SAVE_VX_0_PP_SW_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_CSB_SSPI_PVTPORT_SAVE_VX_0_PP_INIT            _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_SSPI_PVTPORT_SAVE_VX_0_WCE_SHIFT           _MK_SHIFT_CONST(10)
#define XUSB_CSB_SSPI_PVTPORT_SAVE_VX_0_WCE_FIELD          (_MK_SHIFT_CONST(0x1) << XUSB_CSB_SSPI_PVTPORT_SAVE_VX_0_WCE_SHIFT)
#define XUSB_CSB_SSPI_PVTPORT_SAVE_VX_0_WCE_RANGE          10:10
#define XUSB_CSB_SSPI_PVTPORT_SAVE_VX_0_WCE_WOFFSET        0
#define XUSB_CSB_SSPI_PVTPORT_SAVE_VX_0_WCE_DEFAULT        (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_SSPI_PVTPORT_SAVE_VX_0_WCE_DEFAULT_MASK   (_MK_MASK_CONST(0x1)
#define XUSB_CSB_SSPI_PVTPORT_SAVE_VX_0_WCE_SW_DEFAULT     (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_SSPI_PVTPORT_SAVE_VX_0_WCE_SW_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_CSB_SSPI_PVTPORT_SAVE_VX_0_WCE_INIT           _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_SSPI_PVTPORT_SAVE_VX_0_WDE_SHIFT           _MK_SHIFT_CONST(11)
#define XUSB_CSB_SSPI_PVTPORT_SAVE_VX_0_WDE_FIELD          (_MK_SHIFT_CONST(0x1) << XUSB_CSB_SSPI_PVTPORT_SAVE_VX_0_WDE_SHIFT)
#define XUSB_CSB_SSPI_PVTPORT_SAVE_VX_0_WDE_RANGE          11:11
#define XUSB_CSB_SSPI_PVTPORT_SAVE_VX_0_WDE_WOFFSET        0
#define XUSB_CSB_SSPI_PVTPORT_SAVE_VX_0_WDE_DEFAULT        (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_SSPI_PVTPORT_SAVE_VX_0_WDE_DEFAULT_MASK   (_MK_MASK_CONST(0x1)
#define XUSB_CSB_SSPI_PVTPORT_SAVE_VX_0_WDE_SW_DEFAULT     (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_SSPI_PVTPORT_SAVE_VX_0_WDE_SW_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_CSB_SSPI_PVTPORT_SAVE_VX_0_WDE_INIT           _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_SSPI_PVTPORT_SAVE_VX_0_WOA_SHIFT           _MK_SHIFT_CONST(12)
#define XUSB_CSB_SSPI_PVTPORT_SAVE_VX_0_WOA_FIELD          (_MK_SHIFT_CONST(0x1) << XUSB_CSB_SSPI_PVTPORT_SAVE_VX_0_WOA_SHIFT)
#define XUSB_CSB_SSPI_PVTPORT_SAVE_VX_0_WOA_RANGE          12:12
#define XUSB_CSB_SSPI_PVTPORT_SAVE_VX_0_WOA_WOFFSET        0
#define XUSB_CSB_SSPI_PVTPORT_SAVE_VX_0_WOA_DEFAULT        (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_SSPI_PVTPORT_SAVE_VX_0_WOA_DEFAULT_MASK   (_MK_MASK_CONST(0x1)
#define XUSB_CSB_SSPI_PVTPORT_SAVE_VX_0_WOA_SW_DEFAULT     (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_SSPI_PVTPORT_SAVE_VX_0_WOA_SW_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_CSB_SSPI_PVTPORT_SAVE_VX_0_WOA_INIT           _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_SSPI_PVTPORT_SAVE_VX_0_U1TIMEOUT_SHIFT     _MK_SHIFT_CONST(16)
#define XUSB_CSB_SSPI_PVTPORT_SAVE_VX_0_U1TIMEOUT_FIELD    (_MK_SHIFT_CONST(0xff) << XUSB_CSB_SSPI_PVTPORT_SAVE_VX_0_U1TIMEOUT_SHIFT)
#define XUSB_CSB_SSPI_PVTPORT_SAVE_VX_0_U1TIMEOUT_RANGE    23:16
#define XUSB_CSB_SSPI_PVTPORT_SAVE_VX_0_U1TIMEOUT_WOFFSET  0
#define XUSB_CSB_SSPI_PVTPORT_SAVE_VX_0_U1TIMEOUT_DEFAULT  (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_SSPI_PVTPORT_SAVE_VX_0_U1TIMEOUT_DEFAULT_MASK (_MK_MASK_CONST(0xff)
#define XUSB_CSB_SSPI_PVTPORT_SAVE_VX_0_U1TIMEOUT_SW_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_SSPI_PVTPORT_SAVE_VX_0_U1TIMEOUT_SW_DEFAULT_MASK (_MK_MASK_CONST(0xff)
#define XUSB_CSB_SSPI_PVTPORT_SAVE_VX_0_U1TIMEOUT_INIT     _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_SSPI_PVTPORT_SAVE_VX_0_U2TIMEOUT_SHIFT     _MK_SHIFT_CONST(24)
#define XUSB_CSB_SSPI_PVTPORT_SAVE_VX_0_U2TIMEOUT_FIELD    (_MK_SHIFT_CONST(0xff) << XUSB_CSB_SSPI_PVTPORT_SAVE_VX_0_U2TIMEOUT_SHIFT)
#define XUSB_CSB_SSPI_PVTPORT_SAVE_VX_0_U2TIMEOUT_RANGE    31:24
#define XUSB_CSB_SSPI_PVTPORT_SAVE_VX_0_U2TIMEOUT_WOFFSET  0
#define XUSB_CSB_SSPI_PVTPORT_SAVE_VX_0_U2TIMEOUT_DEFAULT  (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_SSPI_PVTPORT_SAVE_VX_0_U2TIMEOUT_DEFAULT_MASK (_MK_MASK_CONST(0xff)
#define XUSB_CSB_SSPI_PVTPORT_SAVE_VX_0_U2TIMEOUT_SW_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_SSPI_PVTPORT_SAVE_VX_0_U2TIMEOUT_SW_DEFAULT_MASK (_MK_MASK_CONST(0xff)
#define XUSB_CSB_SSPI_PVTPORT_SAVE_VX_0_U2TIMEOUT_INIT     _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTSC1_0                         _MK_ADDR_CONST(0x116800)
#define XUSB_CSB_HSPI_PVTPORTSC1_0_SECURE                  0
#define XUSB_CSB_HSPI_PVTPORTSC1_0_WORD_COUNT              1
#define XUSB_CSB_HSPI_PVTPORTSC1_0_RESET_VAL               _MK_MASK_CONST(0x200)
#define XUSB_CSB_HSPI_PVTPORTSC1_0_RESET_MASK              _MK_MASK_CONST(0x3f0)
#define XUSB_CSB_HSPI_PVTPORTSC1_0_SW_DEFAULT_VAL          _MK_MASK_CONST(0x200)
#define XUSB_CSB_HSPI_PVTPORTSC1_0_SW_DEFAULT_MASK         _MK_MASK_CONST(0x3f0)
#define XUSB_CSB_HSPI_PVTPORTSC1_0_READ_MASK               _MK_MASK_CONST(0xfffffe10)
#define XUSB_CSB_HSPI_PVTPORTSC1_0_WRITE_MASK              _MK_MASK_CONST(0x3f0)
#define XUSB_CSB_HSPI_PVTPORTSC1_0_PLS_VALID_SHIFT          _MK_SHIFT_CONST(4)
#define XUSB_CSB_HSPI_PVTPORTSC1_0_PLS_VALID_FIELD         (_MK_SHIFT_CONST(0x1) << XUSB_CSB_HSPI_PVTPORTSC1_0_PLS_VALID_SHIFT)
#define XUSB_CSB_HSPI_PVTPORTSC1_0_PLS_VALID_RANGE         4:4
#define XUSB_CSB_HSPI_PVTPORTSC1_0_PLS_VALID_WOFFSET       0
#define XUSB_CSB_HSPI_PVTPORTSC1_0_PLS_VALID_DEFAULT       (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTSC1_0_PLS_VALID_DEFAULT_MASK  (_MK_MASK_CONST(0x1)
#define XUSB_CSB_HSPI_PVTPORTSC1_0_PLS_VALID_SW_DEFAULT    (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTSC1_0_PLS_VALID_SW_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_CSB_HSPI_PVTPORTSC1_0_PLS_VALID_NOT_PENDING   _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTSC1_0_PLS_VALID_PENDING       _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_HSPI_PVTPORTSC1_0_PLS_VALID_SET           _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_HSPI_PVTPORTSC1_0_PLS_CNTRL_SHIFT          _MK_SHIFT_CONST(5)
#define XUSB_CSB_HSPI_PVTPORTSC1_0_PLS_CNTRL_FIELD         (_MK_SHIFT_CONST(0xf) << XUSB_CSB_HSPI_PVTPORTSC1_0_PLS_CNTRL_SHIFT)
#define XUSB_CSB_HSPI_PVTPORTSC1_0_PLS_CNTRL_RANGE         8:5
#define XUSB_CSB_HSPI_PVTPORTSC1_0_PLS_CNTRL_WOFFSET       0
#define XUSB_CSB_HSPI_PVTPORTSC1_0_PLS_CNTRL_DEFAULT       (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTSC1_0_PLS_CNTRL_DEFAULT_MASK  (_MK_MASK_CONST(0xf)
#define XUSB_CSB_HSPI_PVTPORTSC1_0_PLS_CNTRL_SW_DEFAULT    (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTSC1_0_PLS_CNTRL_SW_DEFAULT_MASK (_MK_MASK_CONST(0xf)
#define XUSB_CSB_HSPI_PVTPORTSC1_0_PLS_CNTRL_ENABLED       _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTSC1_0_PLS_CNTRL_L1_SUSPEND    _MK_ENUM_CONST(0x00000002)
#define XUSB_CSB_HSPI_PVTPORTSC1_0_PLS_CNTRL_SUSPEND       _MK_ENUM_CONST(0x00000003)
#define XUSB_CSB_HSPI_PVTPORTSC1_0_PLS_CNTRL_POWER_OFF     _MK_ENUM_CONST(0x00000004)
#define XUSB_CSB_HSPI_PVTPORTSC1_0_PLS_CNTRL_DISCONNECTED  _MK_ENUM_CONST(0x00000005)
#define XUSB_CSB_HSPI_PVTPORTSC1_0_PLS_CNTRL_FS_MODE       _MK_ENUM_CONST(0x00000006)
#define XUSB_CSB_HSPI_PVTPORTSC1_0_PLS_CNTRL_DISABLED      _MK_ENUM_CONST(0x00000007)
#define XUSB_CSB_HSPI_PVTPORTSC1_0_PLS_CNTRL_RESET         _MK_ENUM_CONST(0x00000009)
#define XUSB_CSB_HSPI_PVTPORTSC1_0_PLS_CNTRL_TESTMODE      _MK_ENUM_CONST(0x0000000B)
#define XUSB_CSB_HSPI_PVTPORTSC1_0_PLS_CNTRL_RESUME        _MK_ENUM_CONST(0x0000000F)
#define XUSB_CSB_HSPI_PVTPORTSC1_0_PP_SHIFT                 _MK_SHIFT_CONST(9)
#define XUSB_CSB_HSPI_PVTPORTSC1_0_PP_FIELD                (_MK_SHIFT_CONST(0x1) << XUSB_CSB_HSPI_PVTPORTSC1_0_PP_SHIFT)
#define XUSB_CSB_HSPI_PVTPORTSC1_0_PP_RANGE                9:9
#define XUSB_CSB_HSPI_PVTPORTSC1_0_PP_WOFFSET              0
#define XUSB_CSB_HSPI_PVTPORTSC1_0_PP_DEFAULT              (_MK_MASK_CONST(0x00000001)
#define XUSB_CSB_HSPI_PVTPORTSC1_0_PP_DEFAULT_MASK         (_MK_MASK_CONST(0x1)
#define XUSB_CSB_HSPI_PVTPORTSC1_0_PP_SW_DEFAULT           (_MK_MASK_CONST(0x00000001)
#define XUSB_CSB_HSPI_PVTPORTSC1_0_PP_SW_DEFAULT_MASK      (_MK_MASK_CONST(0x1)
#define XUSB_CSB_HSPI_PVTPORTSC1_0_PP_DISABLED             _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTSC1_0_PP_ENABLED              _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_HSPI_PVTPORTSC1_0_RSVD1_SHIFT              _MK_SHIFT_CONST(10)
#define XUSB_CSB_HSPI_PVTPORTSC1_0_RSVD1_FIELD             (_MK_SHIFT_CONST(0x3fffff) << XUSB_CSB_HSPI_PVTPORTSC1_0_RSVD1_SHIFT)
#define XUSB_CSB_HSPI_PVTPORTSC1_0_RSVD1_RANGE             31:10
#define XUSB_CSB_HSPI_PVTPORTSC1_0_RSVD1_WOFFSET           0
#define XUSB_CSB_HSPI_PVTPORTSC1_0_RSVD1_00                _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTSC1_1                         _MK_ADDR_CONST(0x116810)
#define XUSB_CSB_HSPI_PVTPORTSC1_1_SECURE                  0
#define XUSB_CSB_HSPI_PVTPORTSC1_1_WORD_COUNT              1
#define XUSB_CSB_HSPI_PVTPORTSC1_1_RESET_VAL               _MK_MASK_CONST(0x200)
#define XUSB_CSB_HSPI_PVTPORTSC1_1_RESET_MASK              _MK_MASK_CONST(0x3f0)
#define XUSB_CSB_HSPI_PVTPORTSC1_1_SW_DEFAULT_VAL          _MK_MASK_CONST(0x200)
#define XUSB_CSB_HSPI_PVTPORTSC1_1_SW_DEFAULT_MASK         _MK_MASK_CONST(0x3f0)
#define XUSB_CSB_HSPI_PVTPORTSC1_1_READ_MASK               _MK_MASK_CONST(0xfffffe10)
#define XUSB_CSB_HSPI_PVTPORTSC1_1_WRITE_MASK              _MK_MASK_CONST(0x3f0)
#define XUSB_CSB_HSPI_PVTPORTSC1_1_PLS_VALID_SHIFT          _MK_SHIFT_CONST(4)
#define XUSB_CSB_HSPI_PVTPORTSC1_1_PLS_VALID_FIELD         (_MK_SHIFT_CONST(0x1) << XUSB_CSB_HSPI_PVTPORTSC1_1_PLS_VALID_SHIFT)
#define XUSB_CSB_HSPI_PVTPORTSC1_1_PLS_VALID_RANGE         4:4
#define XUSB_CSB_HSPI_PVTPORTSC1_1_PLS_VALID_WOFFSET       0
#define XUSB_CSB_HSPI_PVTPORTSC1_1_PLS_VALID_DEFAULT       (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTSC1_1_PLS_VALID_DEFAULT_MASK  (_MK_MASK_CONST(0x1)
#define XUSB_CSB_HSPI_PVTPORTSC1_1_PLS_VALID_SW_DEFAULT    (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTSC1_1_PLS_VALID_SW_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_CSB_HSPI_PVTPORTSC1_1_PLS_VALID_NOT_PENDING   _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTSC1_1_PLS_VALID_PENDING       _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_HSPI_PVTPORTSC1_1_PLS_VALID_SET           _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_HSPI_PVTPORTSC1_1_PLS_CNTRL_SHIFT          _MK_SHIFT_CONST(5)
#define XUSB_CSB_HSPI_PVTPORTSC1_1_PLS_CNTRL_FIELD         (_MK_SHIFT_CONST(0xf) << XUSB_CSB_HSPI_PVTPORTSC1_1_PLS_CNTRL_SHIFT)
#define XUSB_CSB_HSPI_PVTPORTSC1_1_PLS_CNTRL_RANGE         8:5
#define XUSB_CSB_HSPI_PVTPORTSC1_1_PLS_CNTRL_WOFFSET       0
#define XUSB_CSB_HSPI_PVTPORTSC1_1_PLS_CNTRL_DEFAULT       (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTSC1_1_PLS_CNTRL_DEFAULT_MASK  (_MK_MASK_CONST(0xf)
#define XUSB_CSB_HSPI_PVTPORTSC1_1_PLS_CNTRL_SW_DEFAULT    (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTSC1_1_PLS_CNTRL_SW_DEFAULT_MASK (_MK_MASK_CONST(0xf)
#define XUSB_CSB_HSPI_PVTPORTSC1_1_PLS_CNTRL_ENABLED       _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTSC1_1_PLS_CNTRL_L1_SUSPEND    _MK_ENUM_CONST(0x00000002)
#define XUSB_CSB_HSPI_PVTPORTSC1_1_PLS_CNTRL_SUSPEND       _MK_ENUM_CONST(0x00000003)
#define XUSB_CSB_HSPI_PVTPORTSC1_1_PLS_CNTRL_POWER_OFF     _MK_ENUM_CONST(0x00000004)
#define XUSB_CSB_HSPI_PVTPORTSC1_1_PLS_CNTRL_DISCONNECTED  _MK_ENUM_CONST(0x00000005)
#define XUSB_CSB_HSPI_PVTPORTSC1_1_PLS_CNTRL_FS_MODE       _MK_ENUM_CONST(0x00000006)
#define XUSB_CSB_HSPI_PVTPORTSC1_1_PLS_CNTRL_DISABLED      _MK_ENUM_CONST(0x00000007)
#define XUSB_CSB_HSPI_PVTPORTSC1_1_PLS_CNTRL_RESET         _MK_ENUM_CONST(0x00000009)
#define XUSB_CSB_HSPI_PVTPORTSC1_1_PLS_CNTRL_TESTMODE      _MK_ENUM_CONST(0x0000000B)
#define XUSB_CSB_HSPI_PVTPORTSC1_1_PLS_CNTRL_RESUME        _MK_ENUM_CONST(0x0000000F)
#define XUSB_CSB_HSPI_PVTPORTSC1_1_PP_SHIFT                 _MK_SHIFT_CONST(9)
#define XUSB_CSB_HSPI_PVTPORTSC1_1_PP_FIELD                (_MK_SHIFT_CONST(0x1) << XUSB_CSB_HSPI_PVTPORTSC1_1_PP_SHIFT)
#define XUSB_CSB_HSPI_PVTPORTSC1_1_PP_RANGE                9:9
#define XUSB_CSB_HSPI_PVTPORTSC1_1_PP_WOFFSET              0
#define XUSB_CSB_HSPI_PVTPORTSC1_1_PP_DEFAULT              (_MK_MASK_CONST(0x00000001)
#define XUSB_CSB_HSPI_PVTPORTSC1_1_PP_DEFAULT_MASK         (_MK_MASK_CONST(0x1)
#define XUSB_CSB_HSPI_PVTPORTSC1_1_PP_SW_DEFAULT           (_MK_MASK_CONST(0x00000001)
#define XUSB_CSB_HSPI_PVTPORTSC1_1_PP_SW_DEFAULT_MASK      (_MK_MASK_CONST(0x1)
#define XUSB_CSB_HSPI_PVTPORTSC1_1_PP_DISABLED             _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTSC1_1_PP_ENABLED              _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_HSPI_PVTPORTSC1_1_RSVD1_SHIFT              _MK_SHIFT_CONST(10)
#define XUSB_CSB_HSPI_PVTPORTSC1_1_RSVD1_FIELD             (_MK_SHIFT_CONST(0x3fffff) << XUSB_CSB_HSPI_PVTPORTSC1_1_RSVD1_SHIFT)
#define XUSB_CSB_HSPI_PVTPORTSC1_1_RSVD1_RANGE             31:10
#define XUSB_CSB_HSPI_PVTPORTSC1_1_RSVD1_WOFFSET           0
#define XUSB_CSB_HSPI_PVTPORTSC1_1_RSVD1_00                _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTSC1_2                         _MK_ADDR_CONST(0x116820)
#define XUSB_CSB_HSPI_PVTPORTSC1_2_SECURE                  0
#define XUSB_CSB_HSPI_PVTPORTSC1_2_WORD_COUNT              1
#define XUSB_CSB_HSPI_PVTPORTSC1_2_RESET_VAL               _MK_MASK_CONST(0x200)
#define XUSB_CSB_HSPI_PVTPORTSC1_2_RESET_MASK              _MK_MASK_CONST(0x3f0)
#define XUSB_CSB_HSPI_PVTPORTSC1_2_SW_DEFAULT_VAL          _MK_MASK_CONST(0x200)
#define XUSB_CSB_HSPI_PVTPORTSC1_2_SW_DEFAULT_MASK         _MK_MASK_CONST(0x3f0)
#define XUSB_CSB_HSPI_PVTPORTSC1_2_READ_MASK               _MK_MASK_CONST(0xfffffe10)
#define XUSB_CSB_HSPI_PVTPORTSC1_2_WRITE_MASK              _MK_MASK_CONST(0x3f0)
#define XUSB_CSB_HSPI_PVTPORTSC1_2_PLS_VALID_SHIFT          _MK_SHIFT_CONST(4)
#define XUSB_CSB_HSPI_PVTPORTSC1_2_PLS_VALID_FIELD         (_MK_SHIFT_CONST(0x1) << XUSB_CSB_HSPI_PVTPORTSC1_2_PLS_VALID_SHIFT)
#define XUSB_CSB_HSPI_PVTPORTSC1_2_PLS_VALID_RANGE         4:4
#define XUSB_CSB_HSPI_PVTPORTSC1_2_PLS_VALID_WOFFSET       0
#define XUSB_CSB_HSPI_PVTPORTSC1_2_PLS_VALID_DEFAULT       (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTSC1_2_PLS_VALID_DEFAULT_MASK  (_MK_MASK_CONST(0x1)
#define XUSB_CSB_HSPI_PVTPORTSC1_2_PLS_VALID_SW_DEFAULT    (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTSC1_2_PLS_VALID_SW_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_CSB_HSPI_PVTPORTSC1_2_PLS_VALID_NOT_PENDING   _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTSC1_2_PLS_VALID_PENDING       _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_HSPI_PVTPORTSC1_2_PLS_VALID_SET           _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_HSPI_PVTPORTSC1_2_PLS_CNTRL_SHIFT          _MK_SHIFT_CONST(5)
#define XUSB_CSB_HSPI_PVTPORTSC1_2_PLS_CNTRL_FIELD         (_MK_SHIFT_CONST(0xf) << XUSB_CSB_HSPI_PVTPORTSC1_2_PLS_CNTRL_SHIFT)
#define XUSB_CSB_HSPI_PVTPORTSC1_2_PLS_CNTRL_RANGE         8:5
#define XUSB_CSB_HSPI_PVTPORTSC1_2_PLS_CNTRL_WOFFSET       0
#define XUSB_CSB_HSPI_PVTPORTSC1_2_PLS_CNTRL_DEFAULT       (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTSC1_2_PLS_CNTRL_DEFAULT_MASK  (_MK_MASK_CONST(0xf)
#define XUSB_CSB_HSPI_PVTPORTSC1_2_PLS_CNTRL_SW_DEFAULT    (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTSC1_2_PLS_CNTRL_SW_DEFAULT_MASK (_MK_MASK_CONST(0xf)
#define XUSB_CSB_HSPI_PVTPORTSC1_2_PLS_CNTRL_ENABLED       _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTSC1_2_PLS_CNTRL_L1_SUSPEND    _MK_ENUM_CONST(0x00000002)
#define XUSB_CSB_HSPI_PVTPORTSC1_2_PLS_CNTRL_SUSPEND       _MK_ENUM_CONST(0x00000003)
#define XUSB_CSB_HSPI_PVTPORTSC1_2_PLS_CNTRL_POWER_OFF     _MK_ENUM_CONST(0x00000004)
#define XUSB_CSB_HSPI_PVTPORTSC1_2_PLS_CNTRL_DISCONNECTED  _MK_ENUM_CONST(0x00000005)
#define XUSB_CSB_HSPI_PVTPORTSC1_2_PLS_CNTRL_FS_MODE       _MK_ENUM_CONST(0x00000006)
#define XUSB_CSB_HSPI_PVTPORTSC1_2_PLS_CNTRL_DISABLED      _MK_ENUM_CONST(0x00000007)
#define XUSB_CSB_HSPI_PVTPORTSC1_2_PLS_CNTRL_RESET         _MK_ENUM_CONST(0x00000009)
#define XUSB_CSB_HSPI_PVTPORTSC1_2_PLS_CNTRL_TESTMODE      _MK_ENUM_CONST(0x0000000B)
#define XUSB_CSB_HSPI_PVTPORTSC1_2_PLS_CNTRL_RESUME        _MK_ENUM_CONST(0x0000000F)
#define XUSB_CSB_HSPI_PVTPORTSC1_2_PP_SHIFT                 _MK_SHIFT_CONST(9)
#define XUSB_CSB_HSPI_PVTPORTSC1_2_PP_FIELD                (_MK_SHIFT_CONST(0x1) << XUSB_CSB_HSPI_PVTPORTSC1_2_PP_SHIFT)
#define XUSB_CSB_HSPI_PVTPORTSC1_2_PP_RANGE                9:9
#define XUSB_CSB_HSPI_PVTPORTSC1_2_PP_WOFFSET              0
#define XUSB_CSB_HSPI_PVTPORTSC1_2_PP_DEFAULT              (_MK_MASK_CONST(0x00000001)
#define XUSB_CSB_HSPI_PVTPORTSC1_2_PP_DEFAULT_MASK         (_MK_MASK_CONST(0x1)
#define XUSB_CSB_HSPI_PVTPORTSC1_2_PP_SW_DEFAULT           (_MK_MASK_CONST(0x00000001)
#define XUSB_CSB_HSPI_PVTPORTSC1_2_PP_SW_DEFAULT_MASK      (_MK_MASK_CONST(0x1)
#define XUSB_CSB_HSPI_PVTPORTSC1_2_PP_DISABLED             _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTSC1_2_PP_ENABLED              _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_HSPI_PVTPORTSC1_2_RSVD1_SHIFT              _MK_SHIFT_CONST(10)
#define XUSB_CSB_HSPI_PVTPORTSC1_2_RSVD1_FIELD             (_MK_SHIFT_CONST(0x3fffff) << XUSB_CSB_HSPI_PVTPORTSC1_2_RSVD1_SHIFT)
#define XUSB_CSB_HSPI_PVTPORTSC1_2_RSVD1_RANGE             31:10
#define XUSB_CSB_HSPI_PVTPORTSC1_2_RSVD1_WOFFSET           0
#define XUSB_CSB_HSPI_PVTPORTSC1_2_RSVD1_00                _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTSC1_3                         _MK_ADDR_CONST(0x116830)
#define XUSB_CSB_HSPI_PVTPORTSC1_3_SECURE                  0
#define XUSB_CSB_HSPI_PVTPORTSC1_3_WORD_COUNT              1
#define XUSB_CSB_HSPI_PVTPORTSC1_3_RESET_VAL               _MK_MASK_CONST(0x200)
#define XUSB_CSB_HSPI_PVTPORTSC1_3_RESET_MASK              _MK_MASK_CONST(0x3f0)
#define XUSB_CSB_HSPI_PVTPORTSC1_3_SW_DEFAULT_VAL          _MK_MASK_CONST(0x200)
#define XUSB_CSB_HSPI_PVTPORTSC1_3_SW_DEFAULT_MASK         _MK_MASK_CONST(0x3f0)
#define XUSB_CSB_HSPI_PVTPORTSC1_3_READ_MASK               _MK_MASK_CONST(0xfffffe10)
#define XUSB_CSB_HSPI_PVTPORTSC1_3_WRITE_MASK              _MK_MASK_CONST(0x3f0)
#define XUSB_CSB_HSPI_PVTPORTSC1_3_PLS_VALID_SHIFT          _MK_SHIFT_CONST(4)
#define XUSB_CSB_HSPI_PVTPORTSC1_3_PLS_VALID_FIELD         (_MK_SHIFT_CONST(0x1) << XUSB_CSB_HSPI_PVTPORTSC1_3_PLS_VALID_SHIFT)
#define XUSB_CSB_HSPI_PVTPORTSC1_3_PLS_VALID_RANGE         4:4
#define XUSB_CSB_HSPI_PVTPORTSC1_3_PLS_VALID_WOFFSET       0
#define XUSB_CSB_HSPI_PVTPORTSC1_3_PLS_VALID_DEFAULT       (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTSC1_3_PLS_VALID_DEFAULT_MASK  (_MK_MASK_CONST(0x1)
#define XUSB_CSB_HSPI_PVTPORTSC1_3_PLS_VALID_SW_DEFAULT    (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTSC1_3_PLS_VALID_SW_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_CSB_HSPI_PVTPORTSC1_3_PLS_VALID_NOT_PENDING   _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTSC1_3_PLS_VALID_PENDING       _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_HSPI_PVTPORTSC1_3_PLS_VALID_SET           _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_HSPI_PVTPORTSC1_3_PLS_CNTRL_SHIFT          _MK_SHIFT_CONST(5)
#define XUSB_CSB_HSPI_PVTPORTSC1_3_PLS_CNTRL_FIELD         (_MK_SHIFT_CONST(0xf) << XUSB_CSB_HSPI_PVTPORTSC1_3_PLS_CNTRL_SHIFT)
#define XUSB_CSB_HSPI_PVTPORTSC1_3_PLS_CNTRL_RANGE         8:5
#define XUSB_CSB_HSPI_PVTPORTSC1_3_PLS_CNTRL_WOFFSET       0
#define XUSB_CSB_HSPI_PVTPORTSC1_3_PLS_CNTRL_DEFAULT       (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTSC1_3_PLS_CNTRL_DEFAULT_MASK  (_MK_MASK_CONST(0xf)
#define XUSB_CSB_HSPI_PVTPORTSC1_3_PLS_CNTRL_SW_DEFAULT    (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTSC1_3_PLS_CNTRL_SW_DEFAULT_MASK (_MK_MASK_CONST(0xf)
#define XUSB_CSB_HSPI_PVTPORTSC1_3_PLS_CNTRL_ENABLED       _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTSC1_3_PLS_CNTRL_L1_SUSPEND    _MK_ENUM_CONST(0x00000002)
#define XUSB_CSB_HSPI_PVTPORTSC1_3_PLS_CNTRL_SUSPEND       _MK_ENUM_CONST(0x00000003)
#define XUSB_CSB_HSPI_PVTPORTSC1_3_PLS_CNTRL_POWER_OFF     _MK_ENUM_CONST(0x00000004)
#define XUSB_CSB_HSPI_PVTPORTSC1_3_PLS_CNTRL_DISCONNECTED  _MK_ENUM_CONST(0x00000005)
#define XUSB_CSB_HSPI_PVTPORTSC1_3_PLS_CNTRL_FS_MODE       _MK_ENUM_CONST(0x00000006)
#define XUSB_CSB_HSPI_PVTPORTSC1_3_PLS_CNTRL_DISABLED      _MK_ENUM_CONST(0x00000007)
#define XUSB_CSB_HSPI_PVTPORTSC1_3_PLS_CNTRL_RESET         _MK_ENUM_CONST(0x00000009)
#define XUSB_CSB_HSPI_PVTPORTSC1_3_PLS_CNTRL_TESTMODE      _MK_ENUM_CONST(0x0000000B)
#define XUSB_CSB_HSPI_PVTPORTSC1_3_PLS_CNTRL_RESUME        _MK_ENUM_CONST(0x0000000F)
#define XUSB_CSB_HSPI_PVTPORTSC1_3_PP_SHIFT                 _MK_SHIFT_CONST(9)
#define XUSB_CSB_HSPI_PVTPORTSC1_3_PP_FIELD                (_MK_SHIFT_CONST(0x1) << XUSB_CSB_HSPI_PVTPORTSC1_3_PP_SHIFT)
#define XUSB_CSB_HSPI_PVTPORTSC1_3_PP_RANGE                9:9
#define XUSB_CSB_HSPI_PVTPORTSC1_3_PP_WOFFSET              0
#define XUSB_CSB_HSPI_PVTPORTSC1_3_PP_DEFAULT              (_MK_MASK_CONST(0x00000001)
#define XUSB_CSB_HSPI_PVTPORTSC1_3_PP_DEFAULT_MASK         (_MK_MASK_CONST(0x1)
#define XUSB_CSB_HSPI_PVTPORTSC1_3_PP_SW_DEFAULT           (_MK_MASK_CONST(0x00000001)
#define XUSB_CSB_HSPI_PVTPORTSC1_3_PP_SW_DEFAULT_MASK      (_MK_MASK_CONST(0x1)
#define XUSB_CSB_HSPI_PVTPORTSC1_3_PP_DISABLED             _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTSC1_3_PP_ENABLED              _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_HSPI_PVTPORTSC1_3_RSVD1_SHIFT              _MK_SHIFT_CONST(10)
#define XUSB_CSB_HSPI_PVTPORTSC1_3_RSVD1_FIELD             (_MK_SHIFT_CONST(0x3fffff) << XUSB_CSB_HSPI_PVTPORTSC1_3_RSVD1_SHIFT)
#define XUSB_CSB_HSPI_PVTPORTSC1_3_RSVD1_RANGE             31:10
#define XUSB_CSB_HSPI_PVTPORTSC1_3_RSVD1_WOFFSET           0
#define XUSB_CSB_HSPI_PVTPORTSC1_3_RSVD1_00                _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTSC1_4                         _MK_ADDR_CONST(0x116840)
#define XUSB_CSB_HSPI_PVTPORTSC1_4_SECURE                  0
#define XUSB_CSB_HSPI_PVTPORTSC1_4_WORD_COUNT              1
#define XUSB_CSB_HSPI_PVTPORTSC1_4_RESET_VAL               _MK_MASK_CONST(0x200)
#define XUSB_CSB_HSPI_PVTPORTSC1_4_RESET_MASK              _MK_MASK_CONST(0x3f0)
#define XUSB_CSB_HSPI_PVTPORTSC1_4_SW_DEFAULT_VAL          _MK_MASK_CONST(0x200)
#define XUSB_CSB_HSPI_PVTPORTSC1_4_SW_DEFAULT_MASK         _MK_MASK_CONST(0x3f0)
#define XUSB_CSB_HSPI_PVTPORTSC1_4_READ_MASK               _MK_MASK_CONST(0xfffffe10)
#define XUSB_CSB_HSPI_PVTPORTSC1_4_WRITE_MASK              _MK_MASK_CONST(0x3f0)
#define XUSB_CSB_HSPI_PVTPORTSC1_4_PLS_VALID_SHIFT          _MK_SHIFT_CONST(4)
#define XUSB_CSB_HSPI_PVTPORTSC1_4_PLS_VALID_FIELD         (_MK_SHIFT_CONST(0x1) << XUSB_CSB_HSPI_PVTPORTSC1_4_PLS_VALID_SHIFT)
#define XUSB_CSB_HSPI_PVTPORTSC1_4_PLS_VALID_RANGE         4:4
#define XUSB_CSB_HSPI_PVTPORTSC1_4_PLS_VALID_WOFFSET       0
#define XUSB_CSB_HSPI_PVTPORTSC1_4_PLS_VALID_DEFAULT       (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTSC1_4_PLS_VALID_DEFAULT_MASK  (_MK_MASK_CONST(0x1)
#define XUSB_CSB_HSPI_PVTPORTSC1_4_PLS_VALID_SW_DEFAULT    (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTSC1_4_PLS_VALID_SW_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_CSB_HSPI_PVTPORTSC1_4_PLS_VALID_NOT_PENDING   _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTSC1_4_PLS_VALID_PENDING       _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_HSPI_PVTPORTSC1_4_PLS_VALID_SET           _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_HSPI_PVTPORTSC1_4_PLS_CNTRL_SHIFT          _MK_SHIFT_CONST(5)
#define XUSB_CSB_HSPI_PVTPORTSC1_4_PLS_CNTRL_FIELD         (_MK_SHIFT_CONST(0xf) << XUSB_CSB_HSPI_PVTPORTSC1_4_PLS_CNTRL_SHIFT)
#define XUSB_CSB_HSPI_PVTPORTSC1_4_PLS_CNTRL_RANGE         8:5
#define XUSB_CSB_HSPI_PVTPORTSC1_4_PLS_CNTRL_WOFFSET       0
#define XUSB_CSB_HSPI_PVTPORTSC1_4_PLS_CNTRL_DEFAULT       (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTSC1_4_PLS_CNTRL_DEFAULT_MASK  (_MK_MASK_CONST(0xf)
#define XUSB_CSB_HSPI_PVTPORTSC1_4_PLS_CNTRL_SW_DEFAULT    (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTSC1_4_PLS_CNTRL_SW_DEFAULT_MASK (_MK_MASK_CONST(0xf)
#define XUSB_CSB_HSPI_PVTPORTSC1_4_PLS_CNTRL_ENABLED       _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTSC1_4_PLS_CNTRL_L1_SUSPEND    _MK_ENUM_CONST(0x00000002)
#define XUSB_CSB_HSPI_PVTPORTSC1_4_PLS_CNTRL_SUSPEND       _MK_ENUM_CONST(0x00000003)
#define XUSB_CSB_HSPI_PVTPORTSC1_4_PLS_CNTRL_POWER_OFF     _MK_ENUM_CONST(0x00000004)
#define XUSB_CSB_HSPI_PVTPORTSC1_4_PLS_CNTRL_DISCONNECTED  _MK_ENUM_CONST(0x00000005)
#define XUSB_CSB_HSPI_PVTPORTSC1_4_PLS_CNTRL_FS_MODE       _MK_ENUM_CONST(0x00000006)
#define XUSB_CSB_HSPI_PVTPORTSC1_4_PLS_CNTRL_DISABLED      _MK_ENUM_CONST(0x00000007)
#define XUSB_CSB_HSPI_PVTPORTSC1_4_PLS_CNTRL_RESET         _MK_ENUM_CONST(0x00000009)
#define XUSB_CSB_HSPI_PVTPORTSC1_4_PLS_CNTRL_TESTMODE      _MK_ENUM_CONST(0x0000000B)
#define XUSB_CSB_HSPI_PVTPORTSC1_4_PLS_CNTRL_RESUME        _MK_ENUM_CONST(0x0000000F)
#define XUSB_CSB_HSPI_PVTPORTSC1_4_PP_SHIFT                 _MK_SHIFT_CONST(9)
#define XUSB_CSB_HSPI_PVTPORTSC1_4_PP_FIELD                (_MK_SHIFT_CONST(0x1) << XUSB_CSB_HSPI_PVTPORTSC1_4_PP_SHIFT)
#define XUSB_CSB_HSPI_PVTPORTSC1_4_PP_RANGE                9:9
#define XUSB_CSB_HSPI_PVTPORTSC1_4_PP_WOFFSET              0
#define XUSB_CSB_HSPI_PVTPORTSC1_4_PP_DEFAULT              (_MK_MASK_CONST(0x00000001)
#define XUSB_CSB_HSPI_PVTPORTSC1_4_PP_DEFAULT_MASK         (_MK_MASK_CONST(0x1)
#define XUSB_CSB_HSPI_PVTPORTSC1_4_PP_SW_DEFAULT           (_MK_MASK_CONST(0x00000001)
#define XUSB_CSB_HSPI_PVTPORTSC1_4_PP_SW_DEFAULT_MASK      (_MK_MASK_CONST(0x1)
#define XUSB_CSB_HSPI_PVTPORTSC1_4_PP_DISABLED             _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTSC1_4_PP_ENABLED              _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_HSPI_PVTPORTSC1_4_RSVD1_SHIFT              _MK_SHIFT_CONST(10)
#define XUSB_CSB_HSPI_PVTPORTSC1_4_RSVD1_FIELD             (_MK_SHIFT_CONST(0x3fffff) << XUSB_CSB_HSPI_PVTPORTSC1_4_RSVD1_SHIFT)
#define XUSB_CSB_HSPI_PVTPORTSC1_4_RSVD1_RANGE             31:10
#define XUSB_CSB_HSPI_PVTPORTSC1_4_RSVD1_WOFFSET           0
#define XUSB_CSB_HSPI_PVTPORTSC1_4_RSVD1_00                _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTSC1_5                         _MK_ADDR_CONST(0x116850)
#define XUSB_CSB_HSPI_PVTPORTSC1_5_SECURE                  0
#define XUSB_CSB_HSPI_PVTPORTSC1_5_WORD_COUNT              1
#define XUSB_CSB_HSPI_PVTPORTSC1_5_RESET_VAL               _MK_MASK_CONST(0x200)
#define XUSB_CSB_HSPI_PVTPORTSC1_5_RESET_MASK              _MK_MASK_CONST(0x3f0)
#define XUSB_CSB_HSPI_PVTPORTSC1_5_SW_DEFAULT_VAL          _MK_MASK_CONST(0x200)
#define XUSB_CSB_HSPI_PVTPORTSC1_5_SW_DEFAULT_MASK         _MK_MASK_CONST(0x3f0)
#define XUSB_CSB_HSPI_PVTPORTSC1_5_READ_MASK               _MK_MASK_CONST(0xfffffe10)
#define XUSB_CSB_HSPI_PVTPORTSC1_5_WRITE_MASK              _MK_MASK_CONST(0x3f0)
#define XUSB_CSB_HSPI_PVTPORTSC1_5_PLS_VALID_SHIFT          _MK_SHIFT_CONST(4)
#define XUSB_CSB_HSPI_PVTPORTSC1_5_PLS_VALID_FIELD         (_MK_SHIFT_CONST(0x1) << XUSB_CSB_HSPI_PVTPORTSC1_5_PLS_VALID_SHIFT)
#define XUSB_CSB_HSPI_PVTPORTSC1_5_PLS_VALID_RANGE         4:4
#define XUSB_CSB_HSPI_PVTPORTSC1_5_PLS_VALID_WOFFSET       0
#define XUSB_CSB_HSPI_PVTPORTSC1_5_PLS_VALID_DEFAULT       (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTSC1_5_PLS_VALID_DEFAULT_MASK  (_MK_MASK_CONST(0x1)
#define XUSB_CSB_HSPI_PVTPORTSC1_5_PLS_VALID_SW_DEFAULT    (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTSC1_5_PLS_VALID_SW_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_CSB_HSPI_PVTPORTSC1_5_PLS_VALID_NOT_PENDING   _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTSC1_5_PLS_VALID_PENDING       _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_HSPI_PVTPORTSC1_5_PLS_VALID_SET           _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_HSPI_PVTPORTSC1_5_PLS_CNTRL_SHIFT          _MK_SHIFT_CONST(5)
#define XUSB_CSB_HSPI_PVTPORTSC1_5_PLS_CNTRL_FIELD         (_MK_SHIFT_CONST(0xf) << XUSB_CSB_HSPI_PVTPORTSC1_5_PLS_CNTRL_SHIFT)
#define XUSB_CSB_HSPI_PVTPORTSC1_5_PLS_CNTRL_RANGE         8:5
#define XUSB_CSB_HSPI_PVTPORTSC1_5_PLS_CNTRL_WOFFSET       0
#define XUSB_CSB_HSPI_PVTPORTSC1_5_PLS_CNTRL_DEFAULT       (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTSC1_5_PLS_CNTRL_DEFAULT_MASK  (_MK_MASK_CONST(0xf)
#define XUSB_CSB_HSPI_PVTPORTSC1_5_PLS_CNTRL_SW_DEFAULT    (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTSC1_5_PLS_CNTRL_SW_DEFAULT_MASK (_MK_MASK_CONST(0xf)
#define XUSB_CSB_HSPI_PVTPORTSC1_5_PLS_CNTRL_ENABLED       _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTSC1_5_PLS_CNTRL_L1_SUSPEND    _MK_ENUM_CONST(0x00000002)
#define XUSB_CSB_HSPI_PVTPORTSC1_5_PLS_CNTRL_SUSPEND       _MK_ENUM_CONST(0x00000003)
#define XUSB_CSB_HSPI_PVTPORTSC1_5_PLS_CNTRL_POWER_OFF     _MK_ENUM_CONST(0x00000004)
#define XUSB_CSB_HSPI_PVTPORTSC1_5_PLS_CNTRL_DISCONNECTED  _MK_ENUM_CONST(0x00000005)
#define XUSB_CSB_HSPI_PVTPORTSC1_5_PLS_CNTRL_FS_MODE       _MK_ENUM_CONST(0x00000006)
#define XUSB_CSB_HSPI_PVTPORTSC1_5_PLS_CNTRL_DISABLED      _MK_ENUM_CONST(0x00000007)
#define XUSB_CSB_HSPI_PVTPORTSC1_5_PLS_CNTRL_RESET         _MK_ENUM_CONST(0x00000009)
#define XUSB_CSB_HSPI_PVTPORTSC1_5_PLS_CNTRL_TESTMODE      _MK_ENUM_CONST(0x0000000B)
#define XUSB_CSB_HSPI_PVTPORTSC1_5_PLS_CNTRL_RESUME        _MK_ENUM_CONST(0x0000000F)
#define XUSB_CSB_HSPI_PVTPORTSC1_5_PP_SHIFT                 _MK_SHIFT_CONST(9)
#define XUSB_CSB_HSPI_PVTPORTSC1_5_PP_FIELD                (_MK_SHIFT_CONST(0x1) << XUSB_CSB_HSPI_PVTPORTSC1_5_PP_SHIFT)
#define XUSB_CSB_HSPI_PVTPORTSC1_5_PP_RANGE                9:9
#define XUSB_CSB_HSPI_PVTPORTSC1_5_PP_WOFFSET              0
#define XUSB_CSB_HSPI_PVTPORTSC1_5_PP_DEFAULT              (_MK_MASK_CONST(0x00000001)
#define XUSB_CSB_HSPI_PVTPORTSC1_5_PP_DEFAULT_MASK         (_MK_MASK_CONST(0x1)
#define XUSB_CSB_HSPI_PVTPORTSC1_5_PP_SW_DEFAULT           (_MK_MASK_CONST(0x00000001)
#define XUSB_CSB_HSPI_PVTPORTSC1_5_PP_SW_DEFAULT_MASK      (_MK_MASK_CONST(0x1)
#define XUSB_CSB_HSPI_PVTPORTSC1_5_PP_DISABLED             _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTSC1_5_PP_ENABLED              _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_HSPI_PVTPORTSC1_5_RSVD1_SHIFT              _MK_SHIFT_CONST(10)
#define XUSB_CSB_HSPI_PVTPORTSC1_5_RSVD1_FIELD             (_MK_SHIFT_CONST(0x3fffff) << XUSB_CSB_HSPI_PVTPORTSC1_5_RSVD1_SHIFT)
#define XUSB_CSB_HSPI_PVTPORTSC1_5_RSVD1_RANGE             31:10
#define XUSB_CSB_HSPI_PVTPORTSC1_5_RSVD1_WOFFSET           0
#define XUSB_CSB_HSPI_PVTPORTSC1_5_RSVD1_00                _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTSC1_6                         _MK_ADDR_CONST(0x116860)
#define XUSB_CSB_HSPI_PVTPORTSC1_6_SECURE                  0
#define XUSB_CSB_HSPI_PVTPORTSC1_6_WORD_COUNT              1
#define XUSB_CSB_HSPI_PVTPORTSC1_6_RESET_VAL               _MK_MASK_CONST(0x200)
#define XUSB_CSB_HSPI_PVTPORTSC1_6_RESET_MASK              _MK_MASK_CONST(0x3f0)
#define XUSB_CSB_HSPI_PVTPORTSC1_6_SW_DEFAULT_VAL          _MK_MASK_CONST(0x200)
#define XUSB_CSB_HSPI_PVTPORTSC1_6_SW_DEFAULT_MASK         _MK_MASK_CONST(0x3f0)
#define XUSB_CSB_HSPI_PVTPORTSC1_6_READ_MASK               _MK_MASK_CONST(0xfffffe10)
#define XUSB_CSB_HSPI_PVTPORTSC1_6_WRITE_MASK              _MK_MASK_CONST(0x3f0)
#define XUSB_CSB_HSPI_PVTPORTSC1_6_PLS_VALID_SHIFT          _MK_SHIFT_CONST(4)
#define XUSB_CSB_HSPI_PVTPORTSC1_6_PLS_VALID_FIELD         (_MK_SHIFT_CONST(0x1) << XUSB_CSB_HSPI_PVTPORTSC1_6_PLS_VALID_SHIFT)
#define XUSB_CSB_HSPI_PVTPORTSC1_6_PLS_VALID_RANGE         4:4
#define XUSB_CSB_HSPI_PVTPORTSC1_6_PLS_VALID_WOFFSET       0
#define XUSB_CSB_HSPI_PVTPORTSC1_6_PLS_VALID_DEFAULT       (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTSC1_6_PLS_VALID_DEFAULT_MASK  (_MK_MASK_CONST(0x1)
#define XUSB_CSB_HSPI_PVTPORTSC1_6_PLS_VALID_SW_DEFAULT    (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTSC1_6_PLS_VALID_SW_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_CSB_HSPI_PVTPORTSC1_6_PLS_VALID_NOT_PENDING   _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTSC1_6_PLS_VALID_PENDING       _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_HSPI_PVTPORTSC1_6_PLS_VALID_SET           _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_HSPI_PVTPORTSC1_6_PLS_CNTRL_SHIFT          _MK_SHIFT_CONST(5)
#define XUSB_CSB_HSPI_PVTPORTSC1_6_PLS_CNTRL_FIELD         (_MK_SHIFT_CONST(0xf) << XUSB_CSB_HSPI_PVTPORTSC1_6_PLS_CNTRL_SHIFT)
#define XUSB_CSB_HSPI_PVTPORTSC1_6_PLS_CNTRL_RANGE         8:5
#define XUSB_CSB_HSPI_PVTPORTSC1_6_PLS_CNTRL_WOFFSET       0
#define XUSB_CSB_HSPI_PVTPORTSC1_6_PLS_CNTRL_DEFAULT       (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTSC1_6_PLS_CNTRL_DEFAULT_MASK  (_MK_MASK_CONST(0xf)
#define XUSB_CSB_HSPI_PVTPORTSC1_6_PLS_CNTRL_SW_DEFAULT    (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTSC1_6_PLS_CNTRL_SW_DEFAULT_MASK (_MK_MASK_CONST(0xf)
#define XUSB_CSB_HSPI_PVTPORTSC1_6_PLS_CNTRL_ENABLED       _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTSC1_6_PLS_CNTRL_L1_SUSPEND    _MK_ENUM_CONST(0x00000002)
#define XUSB_CSB_HSPI_PVTPORTSC1_6_PLS_CNTRL_SUSPEND       _MK_ENUM_CONST(0x00000003)
#define XUSB_CSB_HSPI_PVTPORTSC1_6_PLS_CNTRL_POWER_OFF     _MK_ENUM_CONST(0x00000004)
#define XUSB_CSB_HSPI_PVTPORTSC1_6_PLS_CNTRL_DISCONNECTED  _MK_ENUM_CONST(0x00000005)
#define XUSB_CSB_HSPI_PVTPORTSC1_6_PLS_CNTRL_FS_MODE       _MK_ENUM_CONST(0x00000006)
#define XUSB_CSB_HSPI_PVTPORTSC1_6_PLS_CNTRL_DISABLED      _MK_ENUM_CONST(0x00000007)
#define XUSB_CSB_HSPI_PVTPORTSC1_6_PLS_CNTRL_RESET         _MK_ENUM_CONST(0x00000009)
#define XUSB_CSB_HSPI_PVTPORTSC1_6_PLS_CNTRL_TESTMODE      _MK_ENUM_CONST(0x0000000B)
#define XUSB_CSB_HSPI_PVTPORTSC1_6_PLS_CNTRL_RESUME        _MK_ENUM_CONST(0x0000000F)
#define XUSB_CSB_HSPI_PVTPORTSC1_6_PP_SHIFT                 _MK_SHIFT_CONST(9)
#define XUSB_CSB_HSPI_PVTPORTSC1_6_PP_FIELD                (_MK_SHIFT_CONST(0x1) << XUSB_CSB_HSPI_PVTPORTSC1_6_PP_SHIFT)
#define XUSB_CSB_HSPI_PVTPORTSC1_6_PP_RANGE                9:9
#define XUSB_CSB_HSPI_PVTPORTSC1_6_PP_WOFFSET              0
#define XUSB_CSB_HSPI_PVTPORTSC1_6_PP_DEFAULT              (_MK_MASK_CONST(0x00000001)
#define XUSB_CSB_HSPI_PVTPORTSC1_6_PP_DEFAULT_MASK         (_MK_MASK_CONST(0x1)
#define XUSB_CSB_HSPI_PVTPORTSC1_6_PP_SW_DEFAULT           (_MK_MASK_CONST(0x00000001)
#define XUSB_CSB_HSPI_PVTPORTSC1_6_PP_SW_DEFAULT_MASK      (_MK_MASK_CONST(0x1)
#define XUSB_CSB_HSPI_PVTPORTSC1_6_PP_DISABLED             _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTSC1_6_PP_ENABLED              _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_HSPI_PVTPORTSC1_6_RSVD1_SHIFT              _MK_SHIFT_CONST(10)
#define XUSB_CSB_HSPI_PVTPORTSC1_6_RSVD1_FIELD             (_MK_SHIFT_CONST(0x3fffff) << XUSB_CSB_HSPI_PVTPORTSC1_6_RSVD1_SHIFT)
#define XUSB_CSB_HSPI_PVTPORTSC1_6_RSVD1_RANGE             31:10
#define XUSB_CSB_HSPI_PVTPORTSC1_6_RSVD1_WOFFSET           0
#define XUSB_CSB_HSPI_PVTPORTSC1_6_RSVD1_00                _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTSC1_7                         _MK_ADDR_CONST(0x116870)
#define XUSB_CSB_HSPI_PVTPORTSC1_7_SECURE                  0
#define XUSB_CSB_HSPI_PVTPORTSC1_7_WORD_COUNT              1
#define XUSB_CSB_HSPI_PVTPORTSC1_7_RESET_VAL               _MK_MASK_CONST(0x200)
#define XUSB_CSB_HSPI_PVTPORTSC1_7_RESET_MASK              _MK_MASK_CONST(0x3f0)
#define XUSB_CSB_HSPI_PVTPORTSC1_7_SW_DEFAULT_VAL          _MK_MASK_CONST(0x200)
#define XUSB_CSB_HSPI_PVTPORTSC1_7_SW_DEFAULT_MASK         _MK_MASK_CONST(0x3f0)
#define XUSB_CSB_HSPI_PVTPORTSC1_7_READ_MASK               _MK_MASK_CONST(0xfffffe10)
#define XUSB_CSB_HSPI_PVTPORTSC1_7_WRITE_MASK              _MK_MASK_CONST(0x3f0)
#define XUSB_CSB_HSPI_PVTPORTSC1_7_PLS_VALID_SHIFT          _MK_SHIFT_CONST(4)
#define XUSB_CSB_HSPI_PVTPORTSC1_7_PLS_VALID_FIELD         (_MK_SHIFT_CONST(0x1) << XUSB_CSB_HSPI_PVTPORTSC1_7_PLS_VALID_SHIFT)
#define XUSB_CSB_HSPI_PVTPORTSC1_7_PLS_VALID_RANGE         4:4
#define XUSB_CSB_HSPI_PVTPORTSC1_7_PLS_VALID_WOFFSET       0
#define XUSB_CSB_HSPI_PVTPORTSC1_7_PLS_VALID_DEFAULT       (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTSC1_7_PLS_VALID_DEFAULT_MASK  (_MK_MASK_CONST(0x1)
#define XUSB_CSB_HSPI_PVTPORTSC1_7_PLS_VALID_SW_DEFAULT    (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTSC1_7_PLS_VALID_SW_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_CSB_HSPI_PVTPORTSC1_7_PLS_VALID_NOT_PENDING   _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTSC1_7_PLS_VALID_PENDING       _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_HSPI_PVTPORTSC1_7_PLS_VALID_SET           _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_HSPI_PVTPORTSC1_7_PLS_CNTRL_SHIFT          _MK_SHIFT_CONST(5)
#define XUSB_CSB_HSPI_PVTPORTSC1_7_PLS_CNTRL_FIELD         (_MK_SHIFT_CONST(0xf) << XUSB_CSB_HSPI_PVTPORTSC1_7_PLS_CNTRL_SHIFT)
#define XUSB_CSB_HSPI_PVTPORTSC1_7_PLS_CNTRL_RANGE         8:5
#define XUSB_CSB_HSPI_PVTPORTSC1_7_PLS_CNTRL_WOFFSET       0
#define XUSB_CSB_HSPI_PVTPORTSC1_7_PLS_CNTRL_DEFAULT       (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTSC1_7_PLS_CNTRL_DEFAULT_MASK  (_MK_MASK_CONST(0xf)
#define XUSB_CSB_HSPI_PVTPORTSC1_7_PLS_CNTRL_SW_DEFAULT    (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTSC1_7_PLS_CNTRL_SW_DEFAULT_MASK (_MK_MASK_CONST(0xf)
#define XUSB_CSB_HSPI_PVTPORTSC1_7_PLS_CNTRL_ENABLED       _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTSC1_7_PLS_CNTRL_L1_SUSPEND    _MK_ENUM_CONST(0x00000002)
#define XUSB_CSB_HSPI_PVTPORTSC1_7_PLS_CNTRL_SUSPEND       _MK_ENUM_CONST(0x00000003)
#define XUSB_CSB_HSPI_PVTPORTSC1_7_PLS_CNTRL_POWER_OFF     _MK_ENUM_CONST(0x00000004)
#define XUSB_CSB_HSPI_PVTPORTSC1_7_PLS_CNTRL_DISCONNECTED  _MK_ENUM_CONST(0x00000005)
#define XUSB_CSB_HSPI_PVTPORTSC1_7_PLS_CNTRL_FS_MODE       _MK_ENUM_CONST(0x00000006)
#define XUSB_CSB_HSPI_PVTPORTSC1_7_PLS_CNTRL_DISABLED      _MK_ENUM_CONST(0x00000007)
#define XUSB_CSB_HSPI_PVTPORTSC1_7_PLS_CNTRL_RESET         _MK_ENUM_CONST(0x00000009)
#define XUSB_CSB_HSPI_PVTPORTSC1_7_PLS_CNTRL_TESTMODE      _MK_ENUM_CONST(0x0000000B)
#define XUSB_CSB_HSPI_PVTPORTSC1_7_PLS_CNTRL_RESUME        _MK_ENUM_CONST(0x0000000F)
#define XUSB_CSB_HSPI_PVTPORTSC1_7_PP_SHIFT                 _MK_SHIFT_CONST(9)
#define XUSB_CSB_HSPI_PVTPORTSC1_7_PP_FIELD                (_MK_SHIFT_CONST(0x1) << XUSB_CSB_HSPI_PVTPORTSC1_7_PP_SHIFT)
#define XUSB_CSB_HSPI_PVTPORTSC1_7_PP_RANGE                9:9
#define XUSB_CSB_HSPI_PVTPORTSC1_7_PP_WOFFSET              0
#define XUSB_CSB_HSPI_PVTPORTSC1_7_PP_DEFAULT              (_MK_MASK_CONST(0x00000001)
#define XUSB_CSB_HSPI_PVTPORTSC1_7_PP_DEFAULT_MASK         (_MK_MASK_CONST(0x1)
#define XUSB_CSB_HSPI_PVTPORTSC1_7_PP_SW_DEFAULT           (_MK_MASK_CONST(0x00000001)
#define XUSB_CSB_HSPI_PVTPORTSC1_7_PP_SW_DEFAULT_MASK      (_MK_MASK_CONST(0x1)
#define XUSB_CSB_HSPI_PVTPORTSC1_7_PP_DISABLED             _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTSC1_7_PP_ENABLED              _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_HSPI_PVTPORTSC1_7_RSVD1_SHIFT              _MK_SHIFT_CONST(10)
#define XUSB_CSB_HSPI_PVTPORTSC1_7_RSVD1_FIELD             (_MK_SHIFT_CONST(0x3fffff) << XUSB_CSB_HSPI_PVTPORTSC1_7_RSVD1_SHIFT)
#define XUSB_CSB_HSPI_PVTPORTSC1_7_RSVD1_RANGE             31:10
#define XUSB_CSB_HSPI_PVTPORTSC1_7_RSVD1_WOFFSET           0
#define XUSB_CSB_HSPI_PVTPORTSC1_7_RSVD1_00                _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTSC2_0                         _MK_ADDR_CONST(0x116804)
#define XUSB_CSB_HSPI_PVTPORTSC2_0_SECURE                  0
#define XUSB_CSB_HSPI_PVTPORTSC2_0_WORD_COUNT              1
#define XUSB_CSB_HSPI_PVTPORTSC2_0_RESET_VAL               _MK_MASK_CONST(0x0)
#define XUSB_CSB_HSPI_PVTPORTSC2_0_RESET_MASK              _MK_MASK_CONST(0x6778abd)
#define XUSB_CSB_HSPI_PVTPORTSC2_0_SW_DEFAULT_VAL          _MK_MASK_CONST(0x0)
#define XUSB_CSB_HSPI_PVTPORTSC2_0_SW_DEFAULT_MASK         _MK_MASK_CONST(0x6778abd)
#define XUSB_CSB_HSPI_PVTPORTSC2_0_READ_MASK               _MK_MASK_CONST(0x6778abd)
#define XUSB_CSB_HSPI_PVTPORTSC2_0_WRITE_MASK              _MK_MASK_CONST(0x6778abd)
#define XUSB_CSB_HSPI_PVTPORTSC2_0_PLS_INT_ENABLED_SHIFT    _MK_SHIFT_CONST(0)
#define XUSB_CSB_HSPI_PVTPORTSC2_0_PLS_INT_ENABLED_FIELD   (_MK_SHIFT_CONST(0x1) << XUSB_CSB_HSPI_PVTPORTSC2_0_PLS_INT_ENABLED_SHIFT)
#define XUSB_CSB_HSPI_PVTPORTSC2_0_PLS_INT_ENABLED_RANGE   0:0
#define XUSB_CSB_HSPI_PVTPORTSC2_0_PLS_INT_ENABLED_WOFFSET 0
#define XUSB_CSB_HSPI_PVTPORTSC2_0_PLS_INT_ENABLED_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTSC2_0_PLS_INT_ENABLED_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_CSB_HSPI_PVTPORTSC2_0_PLS_INT_ENABLED_SW_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTSC2_0_PLS_INT_ENABLED_SW_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_CSB_HSPI_PVTPORTSC2_0_PLS_INT_ENABLED_DISABLED _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTSC2_0_PLS_INT_ENABLED_ENABLED _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_HSPI_PVTPORTSC2_0_PLS_INT_L1_SUSPEND_SHIFT  _MK_SHIFT_CONST(2)
#define XUSB_CSB_HSPI_PVTPORTSC2_0_PLS_INT_L1_SUSPEND_FIELD (_MK_SHIFT_CONST(0x1) << XUSB_CSB_HSPI_PVTPORTSC2_0_PLS_INT_L1_SUSPEND_SHIFT)
#define XUSB_CSB_HSPI_PVTPORTSC2_0_PLS_INT_L1_SUSPEND_RANGE 2:2
#define XUSB_CSB_HSPI_PVTPORTSC2_0_PLS_INT_L1_SUSPEND_WOFFSET 0
#define XUSB_CSB_HSPI_PVTPORTSC2_0_PLS_INT_L1_SUSPEND_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTSC2_0_PLS_INT_L1_SUSPEND_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_CSB_HSPI_PVTPORTSC2_0_PLS_INT_L1_SUSPEND_SW_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTSC2_0_PLS_INT_L1_SUSPEND_SW_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_CSB_HSPI_PVTPORTSC2_0_PLS_INT_L1_SUSPEND_DISABLED _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTSC2_0_PLS_INT_L1_SUSPEND_ENABLED _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_HSPI_PVTPORTSC2_0_PLS_INT_SUSPEND_SHIFT    _MK_SHIFT_CONST(3)
#define XUSB_CSB_HSPI_PVTPORTSC2_0_PLS_INT_SUSPEND_FIELD   (_MK_SHIFT_CONST(0x1) << XUSB_CSB_HSPI_PVTPORTSC2_0_PLS_INT_SUSPEND_SHIFT)
#define XUSB_CSB_HSPI_PVTPORTSC2_0_PLS_INT_SUSPEND_RANGE   3:3
#define XUSB_CSB_HSPI_PVTPORTSC2_0_PLS_INT_SUSPEND_WOFFSET 0
#define XUSB_CSB_HSPI_PVTPORTSC2_0_PLS_INT_SUSPEND_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTSC2_0_PLS_INT_SUSPEND_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_CSB_HSPI_PVTPORTSC2_0_PLS_INT_SUSPEND_SW_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTSC2_0_PLS_INT_SUSPEND_SW_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_CSB_HSPI_PVTPORTSC2_0_PLS_INT_SUSPEND_DISABLED _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTSC2_0_PLS_INT_SUSPEND_ENABLED _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_HSPI_PVTPORTSC2_0_PLS_INT_POWER_OFF_SHIFT  _MK_SHIFT_CONST(4)
#define XUSB_CSB_HSPI_PVTPORTSC2_0_PLS_INT_POWER_OFF_FIELD (_MK_SHIFT_CONST(0x1) << XUSB_CSB_HSPI_PVTPORTSC2_0_PLS_INT_POWER_OFF_SHIFT)
#define XUSB_CSB_HSPI_PVTPORTSC2_0_PLS_INT_POWER_OFF_RANGE 4:4
#define XUSB_CSB_HSPI_PVTPORTSC2_0_PLS_INT_POWER_OFF_WOFFSET 0
#define XUSB_CSB_HSPI_PVTPORTSC2_0_PLS_INT_POWER_OFF_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTSC2_0_PLS_INT_POWER_OFF_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_CSB_HSPI_PVTPORTSC2_0_PLS_INT_POWER_OFF_SW_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTSC2_0_PLS_INT_POWER_OFF_SW_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_CSB_HSPI_PVTPORTSC2_0_PLS_INT_POWER_OFF_DISABLED _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTSC2_0_PLS_INT_POWER_OFF_ENABLED _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_HSPI_PVTPORTSC2_0_PLS_INT_DISCONNECTED_SHIFT  _MK_SHIFT_CONST(5)
#define XUSB_CSB_HSPI_PVTPORTSC2_0_PLS_INT_DISCONNECTED_FIELD (_MK_SHIFT_CONST(0x1) << XUSB_CSB_HSPI_PVTPORTSC2_0_PLS_INT_DISCONNECTED_SHIFT)
#define XUSB_CSB_HSPI_PVTPORTSC2_0_PLS_INT_DISCONNECTED_RANGE 5:5
#define XUSB_CSB_HSPI_PVTPORTSC2_0_PLS_INT_DISCONNECTED_WOFFSET 0
#define XUSB_CSB_HSPI_PVTPORTSC2_0_PLS_INT_DISCONNECTED_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTSC2_0_PLS_INT_DISCONNECTED_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_CSB_HSPI_PVTPORTSC2_0_PLS_INT_DISCONNECTED_SW_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTSC2_0_PLS_INT_DISCONNECTED_SW_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_CSB_HSPI_PVTPORTSC2_0_PLS_INT_DISCONNECTED_DISABLED _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTSC2_0_PLS_INT_DISCONNECTED_ENABLED _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_HSPI_PVTPORTSC2_0_PLS_INT_DISABLED_SHIFT   _MK_SHIFT_CONST(7)
#define XUSB_CSB_HSPI_PVTPORTSC2_0_PLS_INT_DISABLED_FIELD  (_MK_SHIFT_CONST(0x1) << XUSB_CSB_HSPI_PVTPORTSC2_0_PLS_INT_DISABLED_SHIFT)
#define XUSB_CSB_HSPI_PVTPORTSC2_0_PLS_INT_DISABLED_RANGE  7:7
#define XUSB_CSB_HSPI_PVTPORTSC2_0_PLS_INT_DISABLED_WOFFSET 0
#define XUSB_CSB_HSPI_PVTPORTSC2_0_PLS_INT_DISABLED_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTSC2_0_PLS_INT_DISABLED_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_CSB_HSPI_PVTPORTSC2_0_PLS_INT_DISABLED_SW_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTSC2_0_PLS_INT_DISABLED_SW_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_CSB_HSPI_PVTPORTSC2_0_PLS_INT_DISABLED_DISABLED _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTSC2_0_PLS_INT_DISABLED_ENABLED _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_HSPI_PVTPORTSC2_0_PLS_INT_RESET_SHIFT      _MK_SHIFT_CONST(9)
#define XUSB_CSB_HSPI_PVTPORTSC2_0_PLS_INT_RESET_FIELD     (_MK_SHIFT_CONST(0x1) << XUSB_CSB_HSPI_PVTPORTSC2_0_PLS_INT_RESET_SHIFT)
#define XUSB_CSB_HSPI_PVTPORTSC2_0_PLS_INT_RESET_RANGE     9:9
#define XUSB_CSB_HSPI_PVTPORTSC2_0_PLS_INT_RESET_WOFFSET   0
#define XUSB_CSB_HSPI_PVTPORTSC2_0_PLS_INT_RESET_DEFAULT   (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTSC2_0_PLS_INT_RESET_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_CSB_HSPI_PVTPORTSC2_0_PLS_INT_RESET_SW_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTSC2_0_PLS_INT_RESET_SW_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_CSB_HSPI_PVTPORTSC2_0_PLS_INT_RESET_DISABLED  _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTSC2_0_PLS_INT_RESET_ENABLED   _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_HSPI_PVTPORTSC2_0_PLS_INT_TESTMODE_SHIFT   _MK_SHIFT_CONST(11)
#define XUSB_CSB_HSPI_PVTPORTSC2_0_PLS_INT_TESTMODE_FIELD  (_MK_SHIFT_CONST(0x1) << XUSB_CSB_HSPI_PVTPORTSC2_0_PLS_INT_TESTMODE_SHIFT)
#define XUSB_CSB_HSPI_PVTPORTSC2_0_PLS_INT_TESTMODE_RANGE  11:11
#define XUSB_CSB_HSPI_PVTPORTSC2_0_PLS_INT_TESTMODE_WOFFSET 0
#define XUSB_CSB_HSPI_PVTPORTSC2_0_PLS_INT_TESTMODE_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTSC2_0_PLS_INT_TESTMODE_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_CSB_HSPI_PVTPORTSC2_0_PLS_INT_TESTMODE_SW_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTSC2_0_PLS_INT_TESTMODE_SW_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_CSB_HSPI_PVTPORTSC2_0_PLS_INT_TESTMODE_DISABLED _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTSC2_0_PLS_INT_TESTMODE_ENABLED _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_HSPI_PVTPORTSC2_0_PLS_INT_RESUME_SHIFT     _MK_SHIFT_CONST(15)
#define XUSB_CSB_HSPI_PVTPORTSC2_0_PLS_INT_RESUME_FIELD    (_MK_SHIFT_CONST(0x1) << XUSB_CSB_HSPI_PVTPORTSC2_0_PLS_INT_RESUME_SHIFT)
#define XUSB_CSB_HSPI_PVTPORTSC2_0_PLS_INT_RESUME_RANGE    15:15
#define XUSB_CSB_HSPI_PVTPORTSC2_0_PLS_INT_RESUME_WOFFSET  0
#define XUSB_CSB_HSPI_PVTPORTSC2_0_PLS_INT_RESUME_DEFAULT  (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTSC2_0_PLS_INT_RESUME_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_CSB_HSPI_PVTPORTSC2_0_PLS_INT_RESUME_SW_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTSC2_0_PLS_INT_RESUME_SW_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_CSB_HSPI_PVTPORTSC2_0_PLS_INT_RESUME_DISABLED _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTSC2_0_PLS_INT_RESUME_ENABLED  _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_HSPI_PVTPORTSC2_0_PLSC_SHIFT               _MK_SHIFT_CONST(16)
#define XUSB_CSB_HSPI_PVTPORTSC2_0_PLSC_FIELD              (_MK_SHIFT_CONST(0x1) << XUSB_CSB_HSPI_PVTPORTSC2_0_PLSC_SHIFT)
#define XUSB_CSB_HSPI_PVTPORTSC2_0_PLSC_RANGE              16:16
#define XUSB_CSB_HSPI_PVTPORTSC2_0_PLSC_WOFFSET            0
#define XUSB_CSB_HSPI_PVTPORTSC2_0_PLSC_DEFAULT            (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTSC2_0_PLSC_DEFAULT_MASK       (_MK_MASK_CONST(0x1)
#define XUSB_CSB_HSPI_PVTPORTSC2_0_PLSC_SW_DEFAULT         (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTSC2_0_PLSC_SW_DEFAULT_MASK    (_MK_MASK_CONST(0x1)
#define XUSB_CSB_HSPI_PVTPORTSC2_0_PLSC_DISABLED           _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTSC2_0_PLSC_ENABLED            _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_HSPI_PVTPORTSC2_0_PLSC_CLEAR              _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_HSPI_PVTPORTSC2_0_CSC_SHIFT                _MK_SHIFT_CONST(17)
#define XUSB_CSB_HSPI_PVTPORTSC2_0_CSC_FIELD               (_MK_SHIFT_CONST(0x1) << XUSB_CSB_HSPI_PVTPORTSC2_0_CSC_SHIFT)
#define XUSB_CSB_HSPI_PVTPORTSC2_0_CSC_RANGE               17:17
#define XUSB_CSB_HSPI_PVTPORTSC2_0_CSC_WOFFSET             0
#define XUSB_CSB_HSPI_PVTPORTSC2_0_CSC_DEFAULT             (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTSC2_0_CSC_DEFAULT_MASK        (_MK_MASK_CONST(0x1)
#define XUSB_CSB_HSPI_PVTPORTSC2_0_CSC_SW_DEFAULT          (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTSC2_0_CSC_SW_DEFAULT_MASK     (_MK_MASK_CONST(0x1)
#define XUSB_CSB_HSPI_PVTPORTSC2_0_CSC_DISABLED            _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTSC2_0_CSC_ENABLED             _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_HSPI_PVTPORTSC2_0_CSC_CLEAR               _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_HSPI_PVTPORTSC2_0_PEC_SHIFT                _MK_SHIFT_CONST(18)
#define XUSB_CSB_HSPI_PVTPORTSC2_0_PEC_FIELD               (_MK_SHIFT_CONST(0x1) << XUSB_CSB_HSPI_PVTPORTSC2_0_PEC_SHIFT)
#define XUSB_CSB_HSPI_PVTPORTSC2_0_PEC_RANGE               18:18
#define XUSB_CSB_HSPI_PVTPORTSC2_0_PEC_WOFFSET             0
#define XUSB_CSB_HSPI_PVTPORTSC2_0_PEC_DEFAULT             (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTSC2_0_PEC_DEFAULT_MASK        (_MK_MASK_CONST(0x1)
#define XUSB_CSB_HSPI_PVTPORTSC2_0_PEC_SW_DEFAULT          (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTSC2_0_PEC_SW_DEFAULT_MASK     (_MK_MASK_CONST(0x1)
#define XUSB_CSB_HSPI_PVTPORTSC2_0_PEC_DISABLED            _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTSC2_0_PEC_ENABLED             _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_HSPI_PVTPORTSC2_0_PEC_CLEAR               _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_HSPI_PVTPORTSC2_0_OCC_SHIFT                _MK_SHIFT_CONST(20)
#define XUSB_CSB_HSPI_PVTPORTSC2_0_OCC_FIELD               (_MK_SHIFT_CONST(0x1) << XUSB_CSB_HSPI_PVTPORTSC2_0_OCC_SHIFT)
#define XUSB_CSB_HSPI_PVTPORTSC2_0_OCC_RANGE               20:20
#define XUSB_CSB_HSPI_PVTPORTSC2_0_OCC_WOFFSET             0
#define XUSB_CSB_HSPI_PVTPORTSC2_0_OCC_DEFAULT             (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTSC2_0_OCC_DEFAULT_MASK        (_MK_MASK_CONST(0x1)
#define XUSB_CSB_HSPI_PVTPORTSC2_0_OCC_SW_DEFAULT          (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTSC2_0_OCC_SW_DEFAULT_MASK     (_MK_MASK_CONST(0x1)
#define XUSB_CSB_HSPI_PVTPORTSC2_0_OCC_DISABLED            _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTSC2_0_OCC_ENABLED             _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_HSPI_PVTPORTSC2_0_OCC_CLEAR               _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_HSPI_PVTPORTSC2_0_PRC_SHIFT                _MK_SHIFT_CONST(21)
#define XUSB_CSB_HSPI_PVTPORTSC2_0_PRC_FIELD               (_MK_SHIFT_CONST(0x1) << XUSB_CSB_HSPI_PVTPORTSC2_0_PRC_SHIFT)
#define XUSB_CSB_HSPI_PVTPORTSC2_0_PRC_RANGE               21:21
#define XUSB_CSB_HSPI_PVTPORTSC2_0_PRC_WOFFSET             0
#define XUSB_CSB_HSPI_PVTPORTSC2_0_PRC_DEFAULT             (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTSC2_0_PRC_DEFAULT_MASK        (_MK_MASK_CONST(0x1)
#define XUSB_CSB_HSPI_PVTPORTSC2_0_PRC_SW_DEFAULT          (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTSC2_0_PRC_SW_DEFAULT_MASK     (_MK_MASK_CONST(0x1)
#define XUSB_CSB_HSPI_PVTPORTSC2_0_PRC_DISABLED            _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTSC2_0_PRC_ENABLED             _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_HSPI_PVTPORTSC2_0_PRC_CLEAR               _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_HSPI_PVTPORTSC2_0_PLC_SHIFT                _MK_SHIFT_CONST(22)
#define XUSB_CSB_HSPI_PVTPORTSC2_0_PLC_FIELD               (_MK_SHIFT_CONST(0x1) << XUSB_CSB_HSPI_PVTPORTSC2_0_PLC_SHIFT)
#define XUSB_CSB_HSPI_PVTPORTSC2_0_PLC_RANGE               22:22
#define XUSB_CSB_HSPI_PVTPORTSC2_0_PLC_WOFFSET             0
#define XUSB_CSB_HSPI_PVTPORTSC2_0_PLC_DEFAULT             (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTSC2_0_PLC_DEFAULT_MASK        (_MK_MASK_CONST(0x1)
#define XUSB_CSB_HSPI_PVTPORTSC2_0_PLC_SW_DEFAULT          (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTSC2_0_PLC_SW_DEFAULT_MASK     (_MK_MASK_CONST(0x1)
#define XUSB_CSB_HSPI_PVTPORTSC2_0_PLC_DISABLED            _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTSC2_0_PLC_ENABLED             _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_HSPI_PVTPORTSC2_0_PLC_CLEAR               _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_HSPI_PVTPORTSC2_0_WCE_SHIFT                _MK_SHIFT_CONST(25)
#define XUSB_CSB_HSPI_PVTPORTSC2_0_WCE_FIELD               (_MK_SHIFT_CONST(0x1) << XUSB_CSB_HSPI_PVTPORTSC2_0_WCE_SHIFT)
#define XUSB_CSB_HSPI_PVTPORTSC2_0_WCE_RANGE               25:25
#define XUSB_CSB_HSPI_PVTPORTSC2_0_WCE_WOFFSET             0
#define XUSB_CSB_HSPI_PVTPORTSC2_0_WCE_DEFAULT             (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTSC2_0_WCE_DEFAULT_MASK        (_MK_MASK_CONST(0x1)
#define XUSB_CSB_HSPI_PVTPORTSC2_0_WCE_SW_DEFAULT          (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTSC2_0_WCE_SW_DEFAULT_MASK     (_MK_MASK_CONST(0x1)
#define XUSB_CSB_HSPI_PVTPORTSC2_0_WCE_DISABLED            _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTSC2_0_WCE_ENABLED             _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_HSPI_PVTPORTSC2_0_WDE_SHIFT                _MK_SHIFT_CONST(26)
#define XUSB_CSB_HSPI_PVTPORTSC2_0_WDE_FIELD               (_MK_SHIFT_CONST(0x1) << XUSB_CSB_HSPI_PVTPORTSC2_0_WDE_SHIFT)
#define XUSB_CSB_HSPI_PVTPORTSC2_0_WDE_RANGE               26:26
#define XUSB_CSB_HSPI_PVTPORTSC2_0_WDE_WOFFSET             0
#define XUSB_CSB_HSPI_PVTPORTSC2_0_WDE_DEFAULT             (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTSC2_0_WDE_DEFAULT_MASK        (_MK_MASK_CONST(0x1)
#define XUSB_CSB_HSPI_PVTPORTSC2_0_WDE_SW_DEFAULT          (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTSC2_0_WDE_SW_DEFAULT_MASK     (_MK_MASK_CONST(0x1)
#define XUSB_CSB_HSPI_PVTPORTSC2_0_WDE_DISABLED            _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTSC2_0_WDE_ENABLED             _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_HSPI_PVTPORTSC2_1                         _MK_ADDR_CONST(0x116814)
#define XUSB_CSB_HSPI_PVTPORTSC2_1_SECURE                  0
#define XUSB_CSB_HSPI_PVTPORTSC2_1_WORD_COUNT              1
#define XUSB_CSB_HSPI_PVTPORTSC2_1_RESET_VAL               _MK_MASK_CONST(0x0)
#define XUSB_CSB_HSPI_PVTPORTSC2_1_RESET_MASK              _MK_MASK_CONST(0x6778abd)
#define XUSB_CSB_HSPI_PVTPORTSC2_1_SW_DEFAULT_VAL          _MK_MASK_CONST(0x0)
#define XUSB_CSB_HSPI_PVTPORTSC2_1_SW_DEFAULT_MASK         _MK_MASK_CONST(0x6778abd)
#define XUSB_CSB_HSPI_PVTPORTSC2_1_READ_MASK               _MK_MASK_CONST(0x6778abd)
#define XUSB_CSB_HSPI_PVTPORTSC2_1_WRITE_MASK              _MK_MASK_CONST(0x6778abd)
#define XUSB_CSB_HSPI_PVTPORTSC2_1_PLS_INT_ENABLED_SHIFT    _MK_SHIFT_CONST(0)
#define XUSB_CSB_HSPI_PVTPORTSC2_1_PLS_INT_ENABLED_FIELD   (_MK_SHIFT_CONST(0x1) << XUSB_CSB_HSPI_PVTPORTSC2_1_PLS_INT_ENABLED_SHIFT)
#define XUSB_CSB_HSPI_PVTPORTSC2_1_PLS_INT_ENABLED_RANGE   0:0
#define XUSB_CSB_HSPI_PVTPORTSC2_1_PLS_INT_ENABLED_WOFFSET 0
#define XUSB_CSB_HSPI_PVTPORTSC2_1_PLS_INT_ENABLED_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTSC2_1_PLS_INT_ENABLED_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_CSB_HSPI_PVTPORTSC2_1_PLS_INT_ENABLED_SW_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTSC2_1_PLS_INT_ENABLED_SW_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_CSB_HSPI_PVTPORTSC2_1_PLS_INT_ENABLED_DISABLED _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTSC2_1_PLS_INT_ENABLED_ENABLED _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_HSPI_PVTPORTSC2_1_PLS_INT_L1_SUSPEND_SHIFT  _MK_SHIFT_CONST(2)
#define XUSB_CSB_HSPI_PVTPORTSC2_1_PLS_INT_L1_SUSPEND_FIELD (_MK_SHIFT_CONST(0x1) << XUSB_CSB_HSPI_PVTPORTSC2_1_PLS_INT_L1_SUSPEND_SHIFT)
#define XUSB_CSB_HSPI_PVTPORTSC2_1_PLS_INT_L1_SUSPEND_RANGE 2:2
#define XUSB_CSB_HSPI_PVTPORTSC2_1_PLS_INT_L1_SUSPEND_WOFFSET 0
#define XUSB_CSB_HSPI_PVTPORTSC2_1_PLS_INT_L1_SUSPEND_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTSC2_1_PLS_INT_L1_SUSPEND_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_CSB_HSPI_PVTPORTSC2_1_PLS_INT_L1_SUSPEND_SW_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTSC2_1_PLS_INT_L1_SUSPEND_SW_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_CSB_HSPI_PVTPORTSC2_1_PLS_INT_L1_SUSPEND_DISABLED _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTSC2_1_PLS_INT_L1_SUSPEND_ENABLED _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_HSPI_PVTPORTSC2_1_PLS_INT_SUSPEND_SHIFT    _MK_SHIFT_CONST(3)
#define XUSB_CSB_HSPI_PVTPORTSC2_1_PLS_INT_SUSPEND_FIELD   (_MK_SHIFT_CONST(0x1) << XUSB_CSB_HSPI_PVTPORTSC2_1_PLS_INT_SUSPEND_SHIFT)
#define XUSB_CSB_HSPI_PVTPORTSC2_1_PLS_INT_SUSPEND_RANGE   3:3
#define XUSB_CSB_HSPI_PVTPORTSC2_1_PLS_INT_SUSPEND_WOFFSET 0
#define XUSB_CSB_HSPI_PVTPORTSC2_1_PLS_INT_SUSPEND_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTSC2_1_PLS_INT_SUSPEND_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_CSB_HSPI_PVTPORTSC2_1_PLS_INT_SUSPEND_SW_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTSC2_1_PLS_INT_SUSPEND_SW_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_CSB_HSPI_PVTPORTSC2_1_PLS_INT_SUSPEND_DISABLED _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTSC2_1_PLS_INT_SUSPEND_ENABLED _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_HSPI_PVTPORTSC2_1_PLS_INT_POWER_OFF_SHIFT  _MK_SHIFT_CONST(4)
#define XUSB_CSB_HSPI_PVTPORTSC2_1_PLS_INT_POWER_OFF_FIELD (_MK_SHIFT_CONST(0x1) << XUSB_CSB_HSPI_PVTPORTSC2_1_PLS_INT_POWER_OFF_SHIFT)
#define XUSB_CSB_HSPI_PVTPORTSC2_1_PLS_INT_POWER_OFF_RANGE 4:4
#define XUSB_CSB_HSPI_PVTPORTSC2_1_PLS_INT_POWER_OFF_WOFFSET 0
#define XUSB_CSB_HSPI_PVTPORTSC2_1_PLS_INT_POWER_OFF_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTSC2_1_PLS_INT_POWER_OFF_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_CSB_HSPI_PVTPORTSC2_1_PLS_INT_POWER_OFF_SW_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTSC2_1_PLS_INT_POWER_OFF_SW_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_CSB_HSPI_PVTPORTSC2_1_PLS_INT_POWER_OFF_DISABLED _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTSC2_1_PLS_INT_POWER_OFF_ENABLED _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_HSPI_PVTPORTSC2_1_PLS_INT_DISCONNECTED_SHIFT  _MK_SHIFT_CONST(5)
#define XUSB_CSB_HSPI_PVTPORTSC2_1_PLS_INT_DISCONNECTED_FIELD (_MK_SHIFT_CONST(0x1) << XUSB_CSB_HSPI_PVTPORTSC2_1_PLS_INT_DISCONNECTED_SHIFT)
#define XUSB_CSB_HSPI_PVTPORTSC2_1_PLS_INT_DISCONNECTED_RANGE 5:5
#define XUSB_CSB_HSPI_PVTPORTSC2_1_PLS_INT_DISCONNECTED_WOFFSET 0
#define XUSB_CSB_HSPI_PVTPORTSC2_1_PLS_INT_DISCONNECTED_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTSC2_1_PLS_INT_DISCONNECTED_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_CSB_HSPI_PVTPORTSC2_1_PLS_INT_DISCONNECTED_SW_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTSC2_1_PLS_INT_DISCONNECTED_SW_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_CSB_HSPI_PVTPORTSC2_1_PLS_INT_DISCONNECTED_DISABLED _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTSC2_1_PLS_INT_DISCONNECTED_ENABLED _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_HSPI_PVTPORTSC2_1_PLS_INT_DISABLED_SHIFT   _MK_SHIFT_CONST(7)
#define XUSB_CSB_HSPI_PVTPORTSC2_1_PLS_INT_DISABLED_FIELD  (_MK_SHIFT_CONST(0x1) << XUSB_CSB_HSPI_PVTPORTSC2_1_PLS_INT_DISABLED_SHIFT)
#define XUSB_CSB_HSPI_PVTPORTSC2_1_PLS_INT_DISABLED_RANGE  7:7
#define XUSB_CSB_HSPI_PVTPORTSC2_1_PLS_INT_DISABLED_WOFFSET 0
#define XUSB_CSB_HSPI_PVTPORTSC2_1_PLS_INT_DISABLED_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTSC2_1_PLS_INT_DISABLED_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_CSB_HSPI_PVTPORTSC2_1_PLS_INT_DISABLED_SW_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTSC2_1_PLS_INT_DISABLED_SW_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_CSB_HSPI_PVTPORTSC2_1_PLS_INT_DISABLED_DISABLED _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTSC2_1_PLS_INT_DISABLED_ENABLED _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_HSPI_PVTPORTSC2_1_PLS_INT_RESET_SHIFT      _MK_SHIFT_CONST(9)
#define XUSB_CSB_HSPI_PVTPORTSC2_1_PLS_INT_RESET_FIELD     (_MK_SHIFT_CONST(0x1) << XUSB_CSB_HSPI_PVTPORTSC2_1_PLS_INT_RESET_SHIFT)
#define XUSB_CSB_HSPI_PVTPORTSC2_1_PLS_INT_RESET_RANGE     9:9
#define XUSB_CSB_HSPI_PVTPORTSC2_1_PLS_INT_RESET_WOFFSET   0
#define XUSB_CSB_HSPI_PVTPORTSC2_1_PLS_INT_RESET_DEFAULT   (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTSC2_1_PLS_INT_RESET_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_CSB_HSPI_PVTPORTSC2_1_PLS_INT_RESET_SW_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTSC2_1_PLS_INT_RESET_SW_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_CSB_HSPI_PVTPORTSC2_1_PLS_INT_RESET_DISABLED  _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTSC2_1_PLS_INT_RESET_ENABLED   _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_HSPI_PVTPORTSC2_1_PLS_INT_TESTMODE_SHIFT   _MK_SHIFT_CONST(11)
#define XUSB_CSB_HSPI_PVTPORTSC2_1_PLS_INT_TESTMODE_FIELD  (_MK_SHIFT_CONST(0x1) << XUSB_CSB_HSPI_PVTPORTSC2_1_PLS_INT_TESTMODE_SHIFT)
#define XUSB_CSB_HSPI_PVTPORTSC2_1_PLS_INT_TESTMODE_RANGE  11:11
#define XUSB_CSB_HSPI_PVTPORTSC2_1_PLS_INT_TESTMODE_WOFFSET 0
#define XUSB_CSB_HSPI_PVTPORTSC2_1_PLS_INT_TESTMODE_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTSC2_1_PLS_INT_TESTMODE_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_CSB_HSPI_PVTPORTSC2_1_PLS_INT_TESTMODE_SW_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTSC2_1_PLS_INT_TESTMODE_SW_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_CSB_HSPI_PVTPORTSC2_1_PLS_INT_TESTMODE_DISABLED _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTSC2_1_PLS_INT_TESTMODE_ENABLED _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_HSPI_PVTPORTSC2_1_PLS_INT_RESUME_SHIFT     _MK_SHIFT_CONST(15)
#define XUSB_CSB_HSPI_PVTPORTSC2_1_PLS_INT_RESUME_FIELD    (_MK_SHIFT_CONST(0x1) << XUSB_CSB_HSPI_PVTPORTSC2_1_PLS_INT_RESUME_SHIFT)
#define XUSB_CSB_HSPI_PVTPORTSC2_1_PLS_INT_RESUME_RANGE    15:15
#define XUSB_CSB_HSPI_PVTPORTSC2_1_PLS_INT_RESUME_WOFFSET  0
#define XUSB_CSB_HSPI_PVTPORTSC2_1_PLS_INT_RESUME_DEFAULT  (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTSC2_1_PLS_INT_RESUME_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_CSB_HSPI_PVTPORTSC2_1_PLS_INT_RESUME_SW_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTSC2_1_PLS_INT_RESUME_SW_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_CSB_HSPI_PVTPORTSC2_1_PLS_INT_RESUME_DISABLED _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTSC2_1_PLS_INT_RESUME_ENABLED  _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_HSPI_PVTPORTSC2_1_PLSC_SHIFT               _MK_SHIFT_CONST(16)
#define XUSB_CSB_HSPI_PVTPORTSC2_1_PLSC_FIELD              (_MK_SHIFT_CONST(0x1) << XUSB_CSB_HSPI_PVTPORTSC2_1_PLSC_SHIFT)
#define XUSB_CSB_HSPI_PVTPORTSC2_1_PLSC_RANGE              16:16
#define XUSB_CSB_HSPI_PVTPORTSC2_1_PLSC_WOFFSET            0
#define XUSB_CSB_HSPI_PVTPORTSC2_1_PLSC_DEFAULT            (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTSC2_1_PLSC_DEFAULT_MASK       (_MK_MASK_CONST(0x1)
#define XUSB_CSB_HSPI_PVTPORTSC2_1_PLSC_SW_DEFAULT         (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTSC2_1_PLSC_SW_DEFAULT_MASK    (_MK_MASK_CONST(0x1)
#define XUSB_CSB_HSPI_PVTPORTSC2_1_PLSC_DISABLED           _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTSC2_1_PLSC_ENABLED            _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_HSPI_PVTPORTSC2_1_PLSC_CLEAR              _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_HSPI_PVTPORTSC2_1_CSC_SHIFT                _MK_SHIFT_CONST(17)
#define XUSB_CSB_HSPI_PVTPORTSC2_1_CSC_FIELD               (_MK_SHIFT_CONST(0x1) << XUSB_CSB_HSPI_PVTPORTSC2_1_CSC_SHIFT)
#define XUSB_CSB_HSPI_PVTPORTSC2_1_CSC_RANGE               17:17
#define XUSB_CSB_HSPI_PVTPORTSC2_1_CSC_WOFFSET             0
#define XUSB_CSB_HSPI_PVTPORTSC2_1_CSC_DEFAULT             (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTSC2_1_CSC_DEFAULT_MASK        (_MK_MASK_CONST(0x1)
#define XUSB_CSB_HSPI_PVTPORTSC2_1_CSC_SW_DEFAULT          (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTSC2_1_CSC_SW_DEFAULT_MASK     (_MK_MASK_CONST(0x1)
#define XUSB_CSB_HSPI_PVTPORTSC2_1_CSC_DISABLED            _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTSC2_1_CSC_ENABLED             _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_HSPI_PVTPORTSC2_1_CSC_CLEAR               _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_HSPI_PVTPORTSC2_1_PEC_SHIFT                _MK_SHIFT_CONST(18)
#define XUSB_CSB_HSPI_PVTPORTSC2_1_PEC_FIELD               (_MK_SHIFT_CONST(0x1) << XUSB_CSB_HSPI_PVTPORTSC2_1_PEC_SHIFT)
#define XUSB_CSB_HSPI_PVTPORTSC2_1_PEC_RANGE               18:18
#define XUSB_CSB_HSPI_PVTPORTSC2_1_PEC_WOFFSET             0
#define XUSB_CSB_HSPI_PVTPORTSC2_1_PEC_DEFAULT             (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTSC2_1_PEC_DEFAULT_MASK        (_MK_MASK_CONST(0x1)
#define XUSB_CSB_HSPI_PVTPORTSC2_1_PEC_SW_DEFAULT          (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTSC2_1_PEC_SW_DEFAULT_MASK     (_MK_MASK_CONST(0x1)
#define XUSB_CSB_HSPI_PVTPORTSC2_1_PEC_DISABLED            _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTSC2_1_PEC_ENABLED             _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_HSPI_PVTPORTSC2_1_PEC_CLEAR               _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_HSPI_PVTPORTSC2_1_OCC_SHIFT                _MK_SHIFT_CONST(20)
#define XUSB_CSB_HSPI_PVTPORTSC2_1_OCC_FIELD               (_MK_SHIFT_CONST(0x1) << XUSB_CSB_HSPI_PVTPORTSC2_1_OCC_SHIFT)
#define XUSB_CSB_HSPI_PVTPORTSC2_1_OCC_RANGE               20:20
#define XUSB_CSB_HSPI_PVTPORTSC2_1_OCC_WOFFSET             0
#define XUSB_CSB_HSPI_PVTPORTSC2_1_OCC_DEFAULT             (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTSC2_1_OCC_DEFAULT_MASK        (_MK_MASK_CONST(0x1)
#define XUSB_CSB_HSPI_PVTPORTSC2_1_OCC_SW_DEFAULT          (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTSC2_1_OCC_SW_DEFAULT_MASK     (_MK_MASK_CONST(0x1)
#define XUSB_CSB_HSPI_PVTPORTSC2_1_OCC_DISABLED            _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTSC2_1_OCC_ENABLED             _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_HSPI_PVTPORTSC2_1_OCC_CLEAR               _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_HSPI_PVTPORTSC2_1_PRC_SHIFT                _MK_SHIFT_CONST(21)
#define XUSB_CSB_HSPI_PVTPORTSC2_1_PRC_FIELD               (_MK_SHIFT_CONST(0x1) << XUSB_CSB_HSPI_PVTPORTSC2_1_PRC_SHIFT)
#define XUSB_CSB_HSPI_PVTPORTSC2_1_PRC_RANGE               21:21
#define XUSB_CSB_HSPI_PVTPORTSC2_1_PRC_WOFFSET             0
#define XUSB_CSB_HSPI_PVTPORTSC2_1_PRC_DEFAULT             (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTSC2_1_PRC_DEFAULT_MASK        (_MK_MASK_CONST(0x1)
#define XUSB_CSB_HSPI_PVTPORTSC2_1_PRC_SW_DEFAULT          (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTSC2_1_PRC_SW_DEFAULT_MASK     (_MK_MASK_CONST(0x1)
#define XUSB_CSB_HSPI_PVTPORTSC2_1_PRC_DISABLED            _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTSC2_1_PRC_ENABLED             _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_HSPI_PVTPORTSC2_1_PRC_CLEAR               _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_HSPI_PVTPORTSC2_1_PLC_SHIFT                _MK_SHIFT_CONST(22)
#define XUSB_CSB_HSPI_PVTPORTSC2_1_PLC_FIELD               (_MK_SHIFT_CONST(0x1) << XUSB_CSB_HSPI_PVTPORTSC2_1_PLC_SHIFT)
#define XUSB_CSB_HSPI_PVTPORTSC2_1_PLC_RANGE               22:22
#define XUSB_CSB_HSPI_PVTPORTSC2_1_PLC_WOFFSET             0
#define XUSB_CSB_HSPI_PVTPORTSC2_1_PLC_DEFAULT             (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTSC2_1_PLC_DEFAULT_MASK        (_MK_MASK_CONST(0x1)
#define XUSB_CSB_HSPI_PVTPORTSC2_1_PLC_SW_DEFAULT          (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTSC2_1_PLC_SW_DEFAULT_MASK     (_MK_MASK_CONST(0x1)
#define XUSB_CSB_HSPI_PVTPORTSC2_1_PLC_DISABLED            _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTSC2_1_PLC_ENABLED             _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_HSPI_PVTPORTSC2_1_PLC_CLEAR               _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_HSPI_PVTPORTSC2_1_WCE_SHIFT                _MK_SHIFT_CONST(25)
#define XUSB_CSB_HSPI_PVTPORTSC2_1_WCE_FIELD               (_MK_SHIFT_CONST(0x1) << XUSB_CSB_HSPI_PVTPORTSC2_1_WCE_SHIFT)
#define XUSB_CSB_HSPI_PVTPORTSC2_1_WCE_RANGE               25:25
#define XUSB_CSB_HSPI_PVTPORTSC2_1_WCE_WOFFSET             0
#define XUSB_CSB_HSPI_PVTPORTSC2_1_WCE_DEFAULT             (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTSC2_1_WCE_DEFAULT_MASK        (_MK_MASK_CONST(0x1)
#define XUSB_CSB_HSPI_PVTPORTSC2_1_WCE_SW_DEFAULT          (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTSC2_1_WCE_SW_DEFAULT_MASK     (_MK_MASK_CONST(0x1)
#define XUSB_CSB_HSPI_PVTPORTSC2_1_WCE_DISABLED            _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTSC2_1_WCE_ENABLED             _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_HSPI_PVTPORTSC2_1_WDE_SHIFT                _MK_SHIFT_CONST(26)
#define XUSB_CSB_HSPI_PVTPORTSC2_1_WDE_FIELD               (_MK_SHIFT_CONST(0x1) << XUSB_CSB_HSPI_PVTPORTSC2_1_WDE_SHIFT)
#define XUSB_CSB_HSPI_PVTPORTSC2_1_WDE_RANGE               26:26
#define XUSB_CSB_HSPI_PVTPORTSC2_1_WDE_WOFFSET             0
#define XUSB_CSB_HSPI_PVTPORTSC2_1_WDE_DEFAULT             (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTSC2_1_WDE_DEFAULT_MASK        (_MK_MASK_CONST(0x1)
#define XUSB_CSB_HSPI_PVTPORTSC2_1_WDE_SW_DEFAULT          (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTSC2_1_WDE_SW_DEFAULT_MASK     (_MK_MASK_CONST(0x1)
#define XUSB_CSB_HSPI_PVTPORTSC2_1_WDE_DISABLED            _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTSC2_1_WDE_ENABLED             _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_HSPI_PVTPORTSC2_2                         _MK_ADDR_CONST(0x116824)
#define XUSB_CSB_HSPI_PVTPORTSC2_2_SECURE                  0
#define XUSB_CSB_HSPI_PVTPORTSC2_2_WORD_COUNT              1
#define XUSB_CSB_HSPI_PVTPORTSC2_2_RESET_VAL               _MK_MASK_CONST(0x0)
#define XUSB_CSB_HSPI_PVTPORTSC2_2_RESET_MASK              _MK_MASK_CONST(0x6778abd)
#define XUSB_CSB_HSPI_PVTPORTSC2_2_SW_DEFAULT_VAL          _MK_MASK_CONST(0x0)
#define XUSB_CSB_HSPI_PVTPORTSC2_2_SW_DEFAULT_MASK         _MK_MASK_CONST(0x6778abd)
#define XUSB_CSB_HSPI_PVTPORTSC2_2_READ_MASK               _MK_MASK_CONST(0x6778abd)
#define XUSB_CSB_HSPI_PVTPORTSC2_2_WRITE_MASK              _MK_MASK_CONST(0x6778abd)
#define XUSB_CSB_HSPI_PVTPORTSC2_2_PLS_INT_ENABLED_SHIFT    _MK_SHIFT_CONST(0)
#define XUSB_CSB_HSPI_PVTPORTSC2_2_PLS_INT_ENABLED_FIELD   (_MK_SHIFT_CONST(0x1) << XUSB_CSB_HSPI_PVTPORTSC2_2_PLS_INT_ENABLED_SHIFT)
#define XUSB_CSB_HSPI_PVTPORTSC2_2_PLS_INT_ENABLED_RANGE   0:0
#define XUSB_CSB_HSPI_PVTPORTSC2_2_PLS_INT_ENABLED_WOFFSET 0
#define XUSB_CSB_HSPI_PVTPORTSC2_2_PLS_INT_ENABLED_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTSC2_2_PLS_INT_ENABLED_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_CSB_HSPI_PVTPORTSC2_2_PLS_INT_ENABLED_SW_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTSC2_2_PLS_INT_ENABLED_SW_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_CSB_HSPI_PVTPORTSC2_2_PLS_INT_ENABLED_DISABLED _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTSC2_2_PLS_INT_ENABLED_ENABLED _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_HSPI_PVTPORTSC2_2_PLS_INT_L1_SUSPEND_SHIFT  _MK_SHIFT_CONST(2)
#define XUSB_CSB_HSPI_PVTPORTSC2_2_PLS_INT_L1_SUSPEND_FIELD (_MK_SHIFT_CONST(0x1) << XUSB_CSB_HSPI_PVTPORTSC2_2_PLS_INT_L1_SUSPEND_SHIFT)
#define XUSB_CSB_HSPI_PVTPORTSC2_2_PLS_INT_L1_SUSPEND_RANGE 2:2
#define XUSB_CSB_HSPI_PVTPORTSC2_2_PLS_INT_L1_SUSPEND_WOFFSET 0
#define XUSB_CSB_HSPI_PVTPORTSC2_2_PLS_INT_L1_SUSPEND_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTSC2_2_PLS_INT_L1_SUSPEND_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_CSB_HSPI_PVTPORTSC2_2_PLS_INT_L1_SUSPEND_SW_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTSC2_2_PLS_INT_L1_SUSPEND_SW_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_CSB_HSPI_PVTPORTSC2_2_PLS_INT_L1_SUSPEND_DISABLED _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTSC2_2_PLS_INT_L1_SUSPEND_ENABLED _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_HSPI_PVTPORTSC2_2_PLS_INT_SUSPEND_SHIFT    _MK_SHIFT_CONST(3)
#define XUSB_CSB_HSPI_PVTPORTSC2_2_PLS_INT_SUSPEND_FIELD   (_MK_SHIFT_CONST(0x1) << XUSB_CSB_HSPI_PVTPORTSC2_2_PLS_INT_SUSPEND_SHIFT)
#define XUSB_CSB_HSPI_PVTPORTSC2_2_PLS_INT_SUSPEND_RANGE   3:3
#define XUSB_CSB_HSPI_PVTPORTSC2_2_PLS_INT_SUSPEND_WOFFSET 0
#define XUSB_CSB_HSPI_PVTPORTSC2_2_PLS_INT_SUSPEND_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTSC2_2_PLS_INT_SUSPEND_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_CSB_HSPI_PVTPORTSC2_2_PLS_INT_SUSPEND_SW_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTSC2_2_PLS_INT_SUSPEND_SW_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_CSB_HSPI_PVTPORTSC2_2_PLS_INT_SUSPEND_DISABLED _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTSC2_2_PLS_INT_SUSPEND_ENABLED _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_HSPI_PVTPORTSC2_2_PLS_INT_POWER_OFF_SHIFT  _MK_SHIFT_CONST(4)
#define XUSB_CSB_HSPI_PVTPORTSC2_2_PLS_INT_POWER_OFF_FIELD (_MK_SHIFT_CONST(0x1) << XUSB_CSB_HSPI_PVTPORTSC2_2_PLS_INT_POWER_OFF_SHIFT)
#define XUSB_CSB_HSPI_PVTPORTSC2_2_PLS_INT_POWER_OFF_RANGE 4:4
#define XUSB_CSB_HSPI_PVTPORTSC2_2_PLS_INT_POWER_OFF_WOFFSET 0
#define XUSB_CSB_HSPI_PVTPORTSC2_2_PLS_INT_POWER_OFF_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTSC2_2_PLS_INT_POWER_OFF_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_CSB_HSPI_PVTPORTSC2_2_PLS_INT_POWER_OFF_SW_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTSC2_2_PLS_INT_POWER_OFF_SW_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_CSB_HSPI_PVTPORTSC2_2_PLS_INT_POWER_OFF_DISABLED _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTSC2_2_PLS_INT_POWER_OFF_ENABLED _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_HSPI_PVTPORTSC2_2_PLS_INT_DISCONNECTED_SHIFT  _MK_SHIFT_CONST(5)
#define XUSB_CSB_HSPI_PVTPORTSC2_2_PLS_INT_DISCONNECTED_FIELD (_MK_SHIFT_CONST(0x1) << XUSB_CSB_HSPI_PVTPORTSC2_2_PLS_INT_DISCONNECTED_SHIFT)
#define XUSB_CSB_HSPI_PVTPORTSC2_2_PLS_INT_DISCONNECTED_RANGE 5:5
#define XUSB_CSB_HSPI_PVTPORTSC2_2_PLS_INT_DISCONNECTED_WOFFSET 0
#define XUSB_CSB_HSPI_PVTPORTSC2_2_PLS_INT_DISCONNECTED_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTSC2_2_PLS_INT_DISCONNECTED_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_CSB_HSPI_PVTPORTSC2_2_PLS_INT_DISCONNECTED_SW_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTSC2_2_PLS_INT_DISCONNECTED_SW_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_CSB_HSPI_PVTPORTSC2_2_PLS_INT_DISCONNECTED_DISABLED _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTSC2_2_PLS_INT_DISCONNECTED_ENABLED _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_HSPI_PVTPORTSC2_2_PLS_INT_DISABLED_SHIFT   _MK_SHIFT_CONST(7)
#define XUSB_CSB_HSPI_PVTPORTSC2_2_PLS_INT_DISABLED_FIELD  (_MK_SHIFT_CONST(0x1) << XUSB_CSB_HSPI_PVTPORTSC2_2_PLS_INT_DISABLED_SHIFT)
#define XUSB_CSB_HSPI_PVTPORTSC2_2_PLS_INT_DISABLED_RANGE  7:7
#define XUSB_CSB_HSPI_PVTPORTSC2_2_PLS_INT_DISABLED_WOFFSET 0
#define XUSB_CSB_HSPI_PVTPORTSC2_2_PLS_INT_DISABLED_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTSC2_2_PLS_INT_DISABLED_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_CSB_HSPI_PVTPORTSC2_2_PLS_INT_DISABLED_SW_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTSC2_2_PLS_INT_DISABLED_SW_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_CSB_HSPI_PVTPORTSC2_2_PLS_INT_DISABLED_DISABLED _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTSC2_2_PLS_INT_DISABLED_ENABLED _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_HSPI_PVTPORTSC2_2_PLS_INT_RESET_SHIFT      _MK_SHIFT_CONST(9)
#define XUSB_CSB_HSPI_PVTPORTSC2_2_PLS_INT_RESET_FIELD     (_MK_SHIFT_CONST(0x1) << XUSB_CSB_HSPI_PVTPORTSC2_2_PLS_INT_RESET_SHIFT)
#define XUSB_CSB_HSPI_PVTPORTSC2_2_PLS_INT_RESET_RANGE     9:9
#define XUSB_CSB_HSPI_PVTPORTSC2_2_PLS_INT_RESET_WOFFSET   0
#define XUSB_CSB_HSPI_PVTPORTSC2_2_PLS_INT_RESET_DEFAULT   (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTSC2_2_PLS_INT_RESET_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_CSB_HSPI_PVTPORTSC2_2_PLS_INT_RESET_SW_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTSC2_2_PLS_INT_RESET_SW_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_CSB_HSPI_PVTPORTSC2_2_PLS_INT_RESET_DISABLED  _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTSC2_2_PLS_INT_RESET_ENABLED   _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_HSPI_PVTPORTSC2_2_PLS_INT_TESTMODE_SHIFT   _MK_SHIFT_CONST(11)
#define XUSB_CSB_HSPI_PVTPORTSC2_2_PLS_INT_TESTMODE_FIELD  (_MK_SHIFT_CONST(0x1) << XUSB_CSB_HSPI_PVTPORTSC2_2_PLS_INT_TESTMODE_SHIFT)
#define XUSB_CSB_HSPI_PVTPORTSC2_2_PLS_INT_TESTMODE_RANGE  11:11
#define XUSB_CSB_HSPI_PVTPORTSC2_2_PLS_INT_TESTMODE_WOFFSET 0
#define XUSB_CSB_HSPI_PVTPORTSC2_2_PLS_INT_TESTMODE_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTSC2_2_PLS_INT_TESTMODE_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_CSB_HSPI_PVTPORTSC2_2_PLS_INT_TESTMODE_SW_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTSC2_2_PLS_INT_TESTMODE_SW_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_CSB_HSPI_PVTPORTSC2_2_PLS_INT_TESTMODE_DISABLED _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTSC2_2_PLS_INT_TESTMODE_ENABLED _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_HSPI_PVTPORTSC2_2_PLS_INT_RESUME_SHIFT     _MK_SHIFT_CONST(15)
#define XUSB_CSB_HSPI_PVTPORTSC2_2_PLS_INT_RESUME_FIELD    (_MK_SHIFT_CONST(0x1) << XUSB_CSB_HSPI_PVTPORTSC2_2_PLS_INT_RESUME_SHIFT)
#define XUSB_CSB_HSPI_PVTPORTSC2_2_PLS_INT_RESUME_RANGE    15:15
#define XUSB_CSB_HSPI_PVTPORTSC2_2_PLS_INT_RESUME_WOFFSET  0
#define XUSB_CSB_HSPI_PVTPORTSC2_2_PLS_INT_RESUME_DEFAULT  (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTSC2_2_PLS_INT_RESUME_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_CSB_HSPI_PVTPORTSC2_2_PLS_INT_RESUME_SW_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTSC2_2_PLS_INT_RESUME_SW_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_CSB_HSPI_PVTPORTSC2_2_PLS_INT_RESUME_DISABLED _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTSC2_2_PLS_INT_RESUME_ENABLED  _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_HSPI_PVTPORTSC2_2_PLSC_SHIFT               _MK_SHIFT_CONST(16)
#define XUSB_CSB_HSPI_PVTPORTSC2_2_PLSC_FIELD              (_MK_SHIFT_CONST(0x1) << XUSB_CSB_HSPI_PVTPORTSC2_2_PLSC_SHIFT)
#define XUSB_CSB_HSPI_PVTPORTSC2_2_PLSC_RANGE              16:16
#define XUSB_CSB_HSPI_PVTPORTSC2_2_PLSC_WOFFSET            0
#define XUSB_CSB_HSPI_PVTPORTSC2_2_PLSC_DEFAULT            (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTSC2_2_PLSC_DEFAULT_MASK       (_MK_MASK_CONST(0x1)
#define XUSB_CSB_HSPI_PVTPORTSC2_2_PLSC_SW_DEFAULT         (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTSC2_2_PLSC_SW_DEFAULT_MASK    (_MK_MASK_CONST(0x1)
#define XUSB_CSB_HSPI_PVTPORTSC2_2_PLSC_DISABLED           _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTSC2_2_PLSC_ENABLED            _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_HSPI_PVTPORTSC2_2_PLSC_CLEAR              _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_HSPI_PVTPORTSC2_2_CSC_SHIFT                _MK_SHIFT_CONST(17)
#define XUSB_CSB_HSPI_PVTPORTSC2_2_CSC_FIELD               (_MK_SHIFT_CONST(0x1) << XUSB_CSB_HSPI_PVTPORTSC2_2_CSC_SHIFT)
#define XUSB_CSB_HSPI_PVTPORTSC2_2_CSC_RANGE               17:17
#define XUSB_CSB_HSPI_PVTPORTSC2_2_CSC_WOFFSET             0
#define XUSB_CSB_HSPI_PVTPORTSC2_2_CSC_DEFAULT             (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTSC2_2_CSC_DEFAULT_MASK        (_MK_MASK_CONST(0x1)
#define XUSB_CSB_HSPI_PVTPORTSC2_2_CSC_SW_DEFAULT          (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTSC2_2_CSC_SW_DEFAULT_MASK     (_MK_MASK_CONST(0x1)
#define XUSB_CSB_HSPI_PVTPORTSC2_2_CSC_DISABLED            _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTSC2_2_CSC_ENABLED             _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_HSPI_PVTPORTSC2_2_CSC_CLEAR               _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_HSPI_PVTPORTSC2_2_PEC_SHIFT                _MK_SHIFT_CONST(18)
#define XUSB_CSB_HSPI_PVTPORTSC2_2_PEC_FIELD               (_MK_SHIFT_CONST(0x1) << XUSB_CSB_HSPI_PVTPORTSC2_2_PEC_SHIFT)
#define XUSB_CSB_HSPI_PVTPORTSC2_2_PEC_RANGE               18:18
#define XUSB_CSB_HSPI_PVTPORTSC2_2_PEC_WOFFSET             0
#define XUSB_CSB_HSPI_PVTPORTSC2_2_PEC_DEFAULT             (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTSC2_2_PEC_DEFAULT_MASK        (_MK_MASK_CONST(0x1)
#define XUSB_CSB_HSPI_PVTPORTSC2_2_PEC_SW_DEFAULT          (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTSC2_2_PEC_SW_DEFAULT_MASK     (_MK_MASK_CONST(0x1)
#define XUSB_CSB_HSPI_PVTPORTSC2_2_PEC_DISABLED            _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTSC2_2_PEC_ENABLED             _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_HSPI_PVTPORTSC2_2_PEC_CLEAR               _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_HSPI_PVTPORTSC2_2_OCC_SHIFT                _MK_SHIFT_CONST(20)
#define XUSB_CSB_HSPI_PVTPORTSC2_2_OCC_FIELD               (_MK_SHIFT_CONST(0x1) << XUSB_CSB_HSPI_PVTPORTSC2_2_OCC_SHIFT)
#define XUSB_CSB_HSPI_PVTPORTSC2_2_OCC_RANGE               20:20
#define XUSB_CSB_HSPI_PVTPORTSC2_2_OCC_WOFFSET             0
#define XUSB_CSB_HSPI_PVTPORTSC2_2_OCC_DEFAULT             (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTSC2_2_OCC_DEFAULT_MASK        (_MK_MASK_CONST(0x1)
#define XUSB_CSB_HSPI_PVTPORTSC2_2_OCC_SW_DEFAULT          (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTSC2_2_OCC_SW_DEFAULT_MASK     (_MK_MASK_CONST(0x1)
#define XUSB_CSB_HSPI_PVTPORTSC2_2_OCC_DISABLED            _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTSC2_2_OCC_ENABLED             _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_HSPI_PVTPORTSC2_2_OCC_CLEAR               _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_HSPI_PVTPORTSC2_2_PRC_SHIFT                _MK_SHIFT_CONST(21)
#define XUSB_CSB_HSPI_PVTPORTSC2_2_PRC_FIELD               (_MK_SHIFT_CONST(0x1) << XUSB_CSB_HSPI_PVTPORTSC2_2_PRC_SHIFT)
#define XUSB_CSB_HSPI_PVTPORTSC2_2_PRC_RANGE               21:21
#define XUSB_CSB_HSPI_PVTPORTSC2_2_PRC_WOFFSET             0
#define XUSB_CSB_HSPI_PVTPORTSC2_2_PRC_DEFAULT             (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTSC2_2_PRC_DEFAULT_MASK        (_MK_MASK_CONST(0x1)
#define XUSB_CSB_HSPI_PVTPORTSC2_2_PRC_SW_DEFAULT          (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTSC2_2_PRC_SW_DEFAULT_MASK     (_MK_MASK_CONST(0x1)
#define XUSB_CSB_HSPI_PVTPORTSC2_2_PRC_DISABLED            _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTSC2_2_PRC_ENABLED             _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_HSPI_PVTPORTSC2_2_PRC_CLEAR               _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_HSPI_PVTPORTSC2_2_PLC_SHIFT                _MK_SHIFT_CONST(22)
#define XUSB_CSB_HSPI_PVTPORTSC2_2_PLC_FIELD               (_MK_SHIFT_CONST(0x1) << XUSB_CSB_HSPI_PVTPORTSC2_2_PLC_SHIFT)
#define XUSB_CSB_HSPI_PVTPORTSC2_2_PLC_RANGE               22:22
#define XUSB_CSB_HSPI_PVTPORTSC2_2_PLC_WOFFSET             0
#define XUSB_CSB_HSPI_PVTPORTSC2_2_PLC_DEFAULT             (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTSC2_2_PLC_DEFAULT_MASK        (_MK_MASK_CONST(0x1)
#define XUSB_CSB_HSPI_PVTPORTSC2_2_PLC_SW_DEFAULT          (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTSC2_2_PLC_SW_DEFAULT_MASK     (_MK_MASK_CONST(0x1)
#define XUSB_CSB_HSPI_PVTPORTSC2_2_PLC_DISABLED            _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTSC2_2_PLC_ENABLED             _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_HSPI_PVTPORTSC2_2_PLC_CLEAR               _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_HSPI_PVTPORTSC2_2_WCE_SHIFT                _MK_SHIFT_CONST(25)
#define XUSB_CSB_HSPI_PVTPORTSC2_2_WCE_FIELD               (_MK_SHIFT_CONST(0x1) << XUSB_CSB_HSPI_PVTPORTSC2_2_WCE_SHIFT)
#define XUSB_CSB_HSPI_PVTPORTSC2_2_WCE_RANGE               25:25
#define XUSB_CSB_HSPI_PVTPORTSC2_2_WCE_WOFFSET             0
#define XUSB_CSB_HSPI_PVTPORTSC2_2_WCE_DEFAULT             (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTSC2_2_WCE_DEFAULT_MASK        (_MK_MASK_CONST(0x1)
#define XUSB_CSB_HSPI_PVTPORTSC2_2_WCE_SW_DEFAULT          (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTSC2_2_WCE_SW_DEFAULT_MASK     (_MK_MASK_CONST(0x1)
#define XUSB_CSB_HSPI_PVTPORTSC2_2_WCE_DISABLED            _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTSC2_2_WCE_ENABLED             _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_HSPI_PVTPORTSC2_2_WDE_SHIFT                _MK_SHIFT_CONST(26)
#define XUSB_CSB_HSPI_PVTPORTSC2_2_WDE_FIELD               (_MK_SHIFT_CONST(0x1) << XUSB_CSB_HSPI_PVTPORTSC2_2_WDE_SHIFT)
#define XUSB_CSB_HSPI_PVTPORTSC2_2_WDE_RANGE               26:26
#define XUSB_CSB_HSPI_PVTPORTSC2_2_WDE_WOFFSET             0
#define XUSB_CSB_HSPI_PVTPORTSC2_2_WDE_DEFAULT             (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTSC2_2_WDE_DEFAULT_MASK        (_MK_MASK_CONST(0x1)
#define XUSB_CSB_HSPI_PVTPORTSC2_2_WDE_SW_DEFAULT          (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTSC2_2_WDE_SW_DEFAULT_MASK     (_MK_MASK_CONST(0x1)
#define XUSB_CSB_HSPI_PVTPORTSC2_2_WDE_DISABLED            _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTSC2_2_WDE_ENABLED             _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_HSPI_PVTPORTSC2_3                         _MK_ADDR_CONST(0x116834)
#define XUSB_CSB_HSPI_PVTPORTSC2_3_SECURE                  0
#define XUSB_CSB_HSPI_PVTPORTSC2_3_WORD_COUNT              1
#define XUSB_CSB_HSPI_PVTPORTSC2_3_RESET_VAL               _MK_MASK_CONST(0x0)
#define XUSB_CSB_HSPI_PVTPORTSC2_3_RESET_MASK              _MK_MASK_CONST(0x6778abd)
#define XUSB_CSB_HSPI_PVTPORTSC2_3_SW_DEFAULT_VAL          _MK_MASK_CONST(0x0)
#define XUSB_CSB_HSPI_PVTPORTSC2_3_SW_DEFAULT_MASK         _MK_MASK_CONST(0x6778abd)
#define XUSB_CSB_HSPI_PVTPORTSC2_3_READ_MASK               _MK_MASK_CONST(0x6778abd)
#define XUSB_CSB_HSPI_PVTPORTSC2_3_WRITE_MASK              _MK_MASK_CONST(0x6778abd)
#define XUSB_CSB_HSPI_PVTPORTSC2_3_PLS_INT_ENABLED_SHIFT    _MK_SHIFT_CONST(0)
#define XUSB_CSB_HSPI_PVTPORTSC2_3_PLS_INT_ENABLED_FIELD   (_MK_SHIFT_CONST(0x1) << XUSB_CSB_HSPI_PVTPORTSC2_3_PLS_INT_ENABLED_SHIFT)
#define XUSB_CSB_HSPI_PVTPORTSC2_3_PLS_INT_ENABLED_RANGE   0:0
#define XUSB_CSB_HSPI_PVTPORTSC2_3_PLS_INT_ENABLED_WOFFSET 0
#define XUSB_CSB_HSPI_PVTPORTSC2_3_PLS_INT_ENABLED_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTSC2_3_PLS_INT_ENABLED_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_CSB_HSPI_PVTPORTSC2_3_PLS_INT_ENABLED_SW_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTSC2_3_PLS_INT_ENABLED_SW_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_CSB_HSPI_PVTPORTSC2_3_PLS_INT_ENABLED_DISABLED _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTSC2_3_PLS_INT_ENABLED_ENABLED _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_HSPI_PVTPORTSC2_3_PLS_INT_L1_SUSPEND_SHIFT  _MK_SHIFT_CONST(2)
#define XUSB_CSB_HSPI_PVTPORTSC2_3_PLS_INT_L1_SUSPEND_FIELD (_MK_SHIFT_CONST(0x1) << XUSB_CSB_HSPI_PVTPORTSC2_3_PLS_INT_L1_SUSPEND_SHIFT)
#define XUSB_CSB_HSPI_PVTPORTSC2_3_PLS_INT_L1_SUSPEND_RANGE 2:2
#define XUSB_CSB_HSPI_PVTPORTSC2_3_PLS_INT_L1_SUSPEND_WOFFSET 0
#define XUSB_CSB_HSPI_PVTPORTSC2_3_PLS_INT_L1_SUSPEND_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTSC2_3_PLS_INT_L1_SUSPEND_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_CSB_HSPI_PVTPORTSC2_3_PLS_INT_L1_SUSPEND_SW_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTSC2_3_PLS_INT_L1_SUSPEND_SW_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_CSB_HSPI_PVTPORTSC2_3_PLS_INT_L1_SUSPEND_DISABLED _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTSC2_3_PLS_INT_L1_SUSPEND_ENABLED _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_HSPI_PVTPORTSC2_3_PLS_INT_SUSPEND_SHIFT    _MK_SHIFT_CONST(3)
#define XUSB_CSB_HSPI_PVTPORTSC2_3_PLS_INT_SUSPEND_FIELD   (_MK_SHIFT_CONST(0x1) << XUSB_CSB_HSPI_PVTPORTSC2_3_PLS_INT_SUSPEND_SHIFT)
#define XUSB_CSB_HSPI_PVTPORTSC2_3_PLS_INT_SUSPEND_RANGE   3:3
#define XUSB_CSB_HSPI_PVTPORTSC2_3_PLS_INT_SUSPEND_WOFFSET 0
#define XUSB_CSB_HSPI_PVTPORTSC2_3_PLS_INT_SUSPEND_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTSC2_3_PLS_INT_SUSPEND_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_CSB_HSPI_PVTPORTSC2_3_PLS_INT_SUSPEND_SW_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTSC2_3_PLS_INT_SUSPEND_SW_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_CSB_HSPI_PVTPORTSC2_3_PLS_INT_SUSPEND_DISABLED _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTSC2_3_PLS_INT_SUSPEND_ENABLED _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_HSPI_PVTPORTSC2_3_PLS_INT_POWER_OFF_SHIFT  _MK_SHIFT_CONST(4)
#define XUSB_CSB_HSPI_PVTPORTSC2_3_PLS_INT_POWER_OFF_FIELD (_MK_SHIFT_CONST(0x1) << XUSB_CSB_HSPI_PVTPORTSC2_3_PLS_INT_POWER_OFF_SHIFT)
#define XUSB_CSB_HSPI_PVTPORTSC2_3_PLS_INT_POWER_OFF_RANGE 4:4
#define XUSB_CSB_HSPI_PVTPORTSC2_3_PLS_INT_POWER_OFF_WOFFSET 0
#define XUSB_CSB_HSPI_PVTPORTSC2_3_PLS_INT_POWER_OFF_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTSC2_3_PLS_INT_POWER_OFF_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_CSB_HSPI_PVTPORTSC2_3_PLS_INT_POWER_OFF_SW_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTSC2_3_PLS_INT_POWER_OFF_SW_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_CSB_HSPI_PVTPORTSC2_3_PLS_INT_POWER_OFF_DISABLED _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTSC2_3_PLS_INT_POWER_OFF_ENABLED _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_HSPI_PVTPORTSC2_3_PLS_INT_DISCONNECTED_SHIFT  _MK_SHIFT_CONST(5)
#define XUSB_CSB_HSPI_PVTPORTSC2_3_PLS_INT_DISCONNECTED_FIELD (_MK_SHIFT_CONST(0x1) << XUSB_CSB_HSPI_PVTPORTSC2_3_PLS_INT_DISCONNECTED_SHIFT)
#define XUSB_CSB_HSPI_PVTPORTSC2_3_PLS_INT_DISCONNECTED_RANGE 5:5
#define XUSB_CSB_HSPI_PVTPORTSC2_3_PLS_INT_DISCONNECTED_WOFFSET 0
#define XUSB_CSB_HSPI_PVTPORTSC2_3_PLS_INT_DISCONNECTED_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTSC2_3_PLS_INT_DISCONNECTED_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_CSB_HSPI_PVTPORTSC2_3_PLS_INT_DISCONNECTED_SW_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTSC2_3_PLS_INT_DISCONNECTED_SW_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_CSB_HSPI_PVTPORTSC2_3_PLS_INT_DISCONNECTED_DISABLED _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTSC2_3_PLS_INT_DISCONNECTED_ENABLED _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_HSPI_PVTPORTSC2_3_PLS_INT_DISABLED_SHIFT   _MK_SHIFT_CONST(7)
#define XUSB_CSB_HSPI_PVTPORTSC2_3_PLS_INT_DISABLED_FIELD  (_MK_SHIFT_CONST(0x1) << XUSB_CSB_HSPI_PVTPORTSC2_3_PLS_INT_DISABLED_SHIFT)
#define XUSB_CSB_HSPI_PVTPORTSC2_3_PLS_INT_DISABLED_RANGE  7:7
#define XUSB_CSB_HSPI_PVTPORTSC2_3_PLS_INT_DISABLED_WOFFSET 0
#define XUSB_CSB_HSPI_PVTPORTSC2_3_PLS_INT_DISABLED_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTSC2_3_PLS_INT_DISABLED_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_CSB_HSPI_PVTPORTSC2_3_PLS_INT_DISABLED_SW_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTSC2_3_PLS_INT_DISABLED_SW_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_CSB_HSPI_PVTPORTSC2_3_PLS_INT_DISABLED_DISABLED _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTSC2_3_PLS_INT_DISABLED_ENABLED _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_HSPI_PVTPORTSC2_3_PLS_INT_RESET_SHIFT      _MK_SHIFT_CONST(9)
#define XUSB_CSB_HSPI_PVTPORTSC2_3_PLS_INT_RESET_FIELD     (_MK_SHIFT_CONST(0x1) << XUSB_CSB_HSPI_PVTPORTSC2_3_PLS_INT_RESET_SHIFT)
#define XUSB_CSB_HSPI_PVTPORTSC2_3_PLS_INT_RESET_RANGE     9:9
#define XUSB_CSB_HSPI_PVTPORTSC2_3_PLS_INT_RESET_WOFFSET   0
#define XUSB_CSB_HSPI_PVTPORTSC2_3_PLS_INT_RESET_DEFAULT   (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTSC2_3_PLS_INT_RESET_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_CSB_HSPI_PVTPORTSC2_3_PLS_INT_RESET_SW_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTSC2_3_PLS_INT_RESET_SW_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_CSB_HSPI_PVTPORTSC2_3_PLS_INT_RESET_DISABLED  _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTSC2_3_PLS_INT_RESET_ENABLED   _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_HSPI_PVTPORTSC2_3_PLS_INT_TESTMODE_SHIFT   _MK_SHIFT_CONST(11)
#define XUSB_CSB_HSPI_PVTPORTSC2_3_PLS_INT_TESTMODE_FIELD  (_MK_SHIFT_CONST(0x1) << XUSB_CSB_HSPI_PVTPORTSC2_3_PLS_INT_TESTMODE_SHIFT)
#define XUSB_CSB_HSPI_PVTPORTSC2_3_PLS_INT_TESTMODE_RANGE  11:11
#define XUSB_CSB_HSPI_PVTPORTSC2_3_PLS_INT_TESTMODE_WOFFSET 0
#define XUSB_CSB_HSPI_PVTPORTSC2_3_PLS_INT_TESTMODE_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTSC2_3_PLS_INT_TESTMODE_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_CSB_HSPI_PVTPORTSC2_3_PLS_INT_TESTMODE_SW_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTSC2_3_PLS_INT_TESTMODE_SW_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_CSB_HSPI_PVTPORTSC2_3_PLS_INT_TESTMODE_DISABLED _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTSC2_3_PLS_INT_TESTMODE_ENABLED _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_HSPI_PVTPORTSC2_3_PLS_INT_RESUME_SHIFT     _MK_SHIFT_CONST(15)
#define XUSB_CSB_HSPI_PVTPORTSC2_3_PLS_INT_RESUME_FIELD    (_MK_SHIFT_CONST(0x1) << XUSB_CSB_HSPI_PVTPORTSC2_3_PLS_INT_RESUME_SHIFT)
#define XUSB_CSB_HSPI_PVTPORTSC2_3_PLS_INT_RESUME_RANGE    15:15
#define XUSB_CSB_HSPI_PVTPORTSC2_3_PLS_INT_RESUME_WOFFSET  0
#define XUSB_CSB_HSPI_PVTPORTSC2_3_PLS_INT_RESUME_DEFAULT  (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTSC2_3_PLS_INT_RESUME_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_CSB_HSPI_PVTPORTSC2_3_PLS_INT_RESUME_SW_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTSC2_3_PLS_INT_RESUME_SW_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_CSB_HSPI_PVTPORTSC2_3_PLS_INT_RESUME_DISABLED _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTSC2_3_PLS_INT_RESUME_ENABLED  _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_HSPI_PVTPORTSC2_3_PLSC_SHIFT               _MK_SHIFT_CONST(16)
#define XUSB_CSB_HSPI_PVTPORTSC2_3_PLSC_FIELD              (_MK_SHIFT_CONST(0x1) << XUSB_CSB_HSPI_PVTPORTSC2_3_PLSC_SHIFT)
#define XUSB_CSB_HSPI_PVTPORTSC2_3_PLSC_RANGE              16:16
#define XUSB_CSB_HSPI_PVTPORTSC2_3_PLSC_WOFFSET            0
#define XUSB_CSB_HSPI_PVTPORTSC2_3_PLSC_DEFAULT            (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTSC2_3_PLSC_DEFAULT_MASK       (_MK_MASK_CONST(0x1)
#define XUSB_CSB_HSPI_PVTPORTSC2_3_PLSC_SW_DEFAULT         (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTSC2_3_PLSC_SW_DEFAULT_MASK    (_MK_MASK_CONST(0x1)
#define XUSB_CSB_HSPI_PVTPORTSC2_3_PLSC_DISABLED           _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTSC2_3_PLSC_ENABLED            _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_HSPI_PVTPORTSC2_3_PLSC_CLEAR              _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_HSPI_PVTPORTSC2_3_CSC_SHIFT                _MK_SHIFT_CONST(17)
#define XUSB_CSB_HSPI_PVTPORTSC2_3_CSC_FIELD               (_MK_SHIFT_CONST(0x1) << XUSB_CSB_HSPI_PVTPORTSC2_3_CSC_SHIFT)
#define XUSB_CSB_HSPI_PVTPORTSC2_3_CSC_RANGE               17:17
#define XUSB_CSB_HSPI_PVTPORTSC2_3_CSC_WOFFSET             0
#define XUSB_CSB_HSPI_PVTPORTSC2_3_CSC_DEFAULT             (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTSC2_3_CSC_DEFAULT_MASK        (_MK_MASK_CONST(0x1)
#define XUSB_CSB_HSPI_PVTPORTSC2_3_CSC_SW_DEFAULT          (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTSC2_3_CSC_SW_DEFAULT_MASK     (_MK_MASK_CONST(0x1)
#define XUSB_CSB_HSPI_PVTPORTSC2_3_CSC_DISABLED            _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTSC2_3_CSC_ENABLED             _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_HSPI_PVTPORTSC2_3_CSC_CLEAR               _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_HSPI_PVTPORTSC2_3_PEC_SHIFT                _MK_SHIFT_CONST(18)
#define XUSB_CSB_HSPI_PVTPORTSC2_3_PEC_FIELD               (_MK_SHIFT_CONST(0x1) << XUSB_CSB_HSPI_PVTPORTSC2_3_PEC_SHIFT)
#define XUSB_CSB_HSPI_PVTPORTSC2_3_PEC_RANGE               18:18
#define XUSB_CSB_HSPI_PVTPORTSC2_3_PEC_WOFFSET             0
#define XUSB_CSB_HSPI_PVTPORTSC2_3_PEC_DEFAULT             (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTSC2_3_PEC_DEFAULT_MASK        (_MK_MASK_CONST(0x1)
#define XUSB_CSB_HSPI_PVTPORTSC2_3_PEC_SW_DEFAULT          (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTSC2_3_PEC_SW_DEFAULT_MASK     (_MK_MASK_CONST(0x1)
#define XUSB_CSB_HSPI_PVTPORTSC2_3_PEC_DISABLED            _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTSC2_3_PEC_ENABLED             _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_HSPI_PVTPORTSC2_3_PEC_CLEAR               _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_HSPI_PVTPORTSC2_3_OCC_SHIFT                _MK_SHIFT_CONST(20)
#define XUSB_CSB_HSPI_PVTPORTSC2_3_OCC_FIELD               (_MK_SHIFT_CONST(0x1) << XUSB_CSB_HSPI_PVTPORTSC2_3_OCC_SHIFT)
#define XUSB_CSB_HSPI_PVTPORTSC2_3_OCC_RANGE               20:20
#define XUSB_CSB_HSPI_PVTPORTSC2_3_OCC_WOFFSET             0
#define XUSB_CSB_HSPI_PVTPORTSC2_3_OCC_DEFAULT             (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTSC2_3_OCC_DEFAULT_MASK        (_MK_MASK_CONST(0x1)
#define XUSB_CSB_HSPI_PVTPORTSC2_3_OCC_SW_DEFAULT          (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTSC2_3_OCC_SW_DEFAULT_MASK     (_MK_MASK_CONST(0x1)
#define XUSB_CSB_HSPI_PVTPORTSC2_3_OCC_DISABLED            _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTSC2_3_OCC_ENABLED             _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_HSPI_PVTPORTSC2_3_OCC_CLEAR               _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_HSPI_PVTPORTSC2_3_PRC_SHIFT                _MK_SHIFT_CONST(21)
#define XUSB_CSB_HSPI_PVTPORTSC2_3_PRC_FIELD               (_MK_SHIFT_CONST(0x1) << XUSB_CSB_HSPI_PVTPORTSC2_3_PRC_SHIFT)
#define XUSB_CSB_HSPI_PVTPORTSC2_3_PRC_RANGE               21:21
#define XUSB_CSB_HSPI_PVTPORTSC2_3_PRC_WOFFSET             0
#define XUSB_CSB_HSPI_PVTPORTSC2_3_PRC_DEFAULT             (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTSC2_3_PRC_DEFAULT_MASK        (_MK_MASK_CONST(0x1)
#define XUSB_CSB_HSPI_PVTPORTSC2_3_PRC_SW_DEFAULT          (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTSC2_3_PRC_SW_DEFAULT_MASK     (_MK_MASK_CONST(0x1)
#define XUSB_CSB_HSPI_PVTPORTSC2_3_PRC_DISABLED            _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTSC2_3_PRC_ENABLED             _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_HSPI_PVTPORTSC2_3_PRC_CLEAR               _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_HSPI_PVTPORTSC2_3_PLC_SHIFT                _MK_SHIFT_CONST(22)
#define XUSB_CSB_HSPI_PVTPORTSC2_3_PLC_FIELD               (_MK_SHIFT_CONST(0x1) << XUSB_CSB_HSPI_PVTPORTSC2_3_PLC_SHIFT)
#define XUSB_CSB_HSPI_PVTPORTSC2_3_PLC_RANGE               22:22
#define XUSB_CSB_HSPI_PVTPORTSC2_3_PLC_WOFFSET             0
#define XUSB_CSB_HSPI_PVTPORTSC2_3_PLC_DEFAULT             (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTSC2_3_PLC_DEFAULT_MASK        (_MK_MASK_CONST(0x1)
#define XUSB_CSB_HSPI_PVTPORTSC2_3_PLC_SW_DEFAULT          (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTSC2_3_PLC_SW_DEFAULT_MASK     (_MK_MASK_CONST(0x1)
#define XUSB_CSB_HSPI_PVTPORTSC2_3_PLC_DISABLED            _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTSC2_3_PLC_ENABLED             _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_HSPI_PVTPORTSC2_3_PLC_CLEAR               _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_HSPI_PVTPORTSC2_3_WCE_SHIFT                _MK_SHIFT_CONST(25)
#define XUSB_CSB_HSPI_PVTPORTSC2_3_WCE_FIELD               (_MK_SHIFT_CONST(0x1) << XUSB_CSB_HSPI_PVTPORTSC2_3_WCE_SHIFT)
#define XUSB_CSB_HSPI_PVTPORTSC2_3_WCE_RANGE               25:25
#define XUSB_CSB_HSPI_PVTPORTSC2_3_WCE_WOFFSET             0
#define XUSB_CSB_HSPI_PVTPORTSC2_3_WCE_DEFAULT             (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTSC2_3_WCE_DEFAULT_MASK        (_MK_MASK_CONST(0x1)
#define XUSB_CSB_HSPI_PVTPORTSC2_3_WCE_SW_DEFAULT          (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTSC2_3_WCE_SW_DEFAULT_MASK     (_MK_MASK_CONST(0x1)
#define XUSB_CSB_HSPI_PVTPORTSC2_3_WCE_DISABLED            _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTSC2_3_WCE_ENABLED             _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_HSPI_PVTPORTSC2_3_WDE_SHIFT                _MK_SHIFT_CONST(26)
#define XUSB_CSB_HSPI_PVTPORTSC2_3_WDE_FIELD               (_MK_SHIFT_CONST(0x1) << XUSB_CSB_HSPI_PVTPORTSC2_3_WDE_SHIFT)
#define XUSB_CSB_HSPI_PVTPORTSC2_3_WDE_RANGE               26:26
#define XUSB_CSB_HSPI_PVTPORTSC2_3_WDE_WOFFSET             0
#define XUSB_CSB_HSPI_PVTPORTSC2_3_WDE_DEFAULT             (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTSC2_3_WDE_DEFAULT_MASK        (_MK_MASK_CONST(0x1)
#define XUSB_CSB_HSPI_PVTPORTSC2_3_WDE_SW_DEFAULT          (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTSC2_3_WDE_SW_DEFAULT_MASK     (_MK_MASK_CONST(0x1)
#define XUSB_CSB_HSPI_PVTPORTSC2_3_WDE_DISABLED            _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTSC2_3_WDE_ENABLED             _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_HSPI_PVTPORTSC2_4                         _MK_ADDR_CONST(0x116844)
#define XUSB_CSB_HSPI_PVTPORTSC2_4_SECURE                  0
#define XUSB_CSB_HSPI_PVTPORTSC2_4_WORD_COUNT              1
#define XUSB_CSB_HSPI_PVTPORTSC2_4_RESET_VAL               _MK_MASK_CONST(0x0)
#define XUSB_CSB_HSPI_PVTPORTSC2_4_RESET_MASK              _MK_MASK_CONST(0x6778abd)
#define XUSB_CSB_HSPI_PVTPORTSC2_4_SW_DEFAULT_VAL          _MK_MASK_CONST(0x0)
#define XUSB_CSB_HSPI_PVTPORTSC2_4_SW_DEFAULT_MASK         _MK_MASK_CONST(0x6778abd)
#define XUSB_CSB_HSPI_PVTPORTSC2_4_READ_MASK               _MK_MASK_CONST(0x6778abd)
#define XUSB_CSB_HSPI_PVTPORTSC2_4_WRITE_MASK              _MK_MASK_CONST(0x6778abd)
#define XUSB_CSB_HSPI_PVTPORTSC2_4_PLS_INT_ENABLED_SHIFT    _MK_SHIFT_CONST(0)
#define XUSB_CSB_HSPI_PVTPORTSC2_4_PLS_INT_ENABLED_FIELD   (_MK_SHIFT_CONST(0x1) << XUSB_CSB_HSPI_PVTPORTSC2_4_PLS_INT_ENABLED_SHIFT)
#define XUSB_CSB_HSPI_PVTPORTSC2_4_PLS_INT_ENABLED_RANGE   0:0
#define XUSB_CSB_HSPI_PVTPORTSC2_4_PLS_INT_ENABLED_WOFFSET 0
#define XUSB_CSB_HSPI_PVTPORTSC2_4_PLS_INT_ENABLED_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTSC2_4_PLS_INT_ENABLED_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_CSB_HSPI_PVTPORTSC2_4_PLS_INT_ENABLED_SW_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTSC2_4_PLS_INT_ENABLED_SW_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_CSB_HSPI_PVTPORTSC2_4_PLS_INT_ENABLED_DISABLED _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTSC2_4_PLS_INT_ENABLED_ENABLED _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_HSPI_PVTPORTSC2_4_PLS_INT_L1_SUSPEND_SHIFT  _MK_SHIFT_CONST(2)
#define XUSB_CSB_HSPI_PVTPORTSC2_4_PLS_INT_L1_SUSPEND_FIELD (_MK_SHIFT_CONST(0x1) << XUSB_CSB_HSPI_PVTPORTSC2_4_PLS_INT_L1_SUSPEND_SHIFT)
#define XUSB_CSB_HSPI_PVTPORTSC2_4_PLS_INT_L1_SUSPEND_RANGE 2:2
#define XUSB_CSB_HSPI_PVTPORTSC2_4_PLS_INT_L1_SUSPEND_WOFFSET 0
#define XUSB_CSB_HSPI_PVTPORTSC2_4_PLS_INT_L1_SUSPEND_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTSC2_4_PLS_INT_L1_SUSPEND_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_CSB_HSPI_PVTPORTSC2_4_PLS_INT_L1_SUSPEND_SW_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTSC2_4_PLS_INT_L1_SUSPEND_SW_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_CSB_HSPI_PVTPORTSC2_4_PLS_INT_L1_SUSPEND_DISABLED _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTSC2_4_PLS_INT_L1_SUSPEND_ENABLED _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_HSPI_PVTPORTSC2_4_PLS_INT_SUSPEND_SHIFT    _MK_SHIFT_CONST(3)
#define XUSB_CSB_HSPI_PVTPORTSC2_4_PLS_INT_SUSPEND_FIELD   (_MK_SHIFT_CONST(0x1) << XUSB_CSB_HSPI_PVTPORTSC2_4_PLS_INT_SUSPEND_SHIFT)
#define XUSB_CSB_HSPI_PVTPORTSC2_4_PLS_INT_SUSPEND_RANGE   3:3
#define XUSB_CSB_HSPI_PVTPORTSC2_4_PLS_INT_SUSPEND_WOFFSET 0
#define XUSB_CSB_HSPI_PVTPORTSC2_4_PLS_INT_SUSPEND_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTSC2_4_PLS_INT_SUSPEND_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_CSB_HSPI_PVTPORTSC2_4_PLS_INT_SUSPEND_SW_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTSC2_4_PLS_INT_SUSPEND_SW_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_CSB_HSPI_PVTPORTSC2_4_PLS_INT_SUSPEND_DISABLED _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTSC2_4_PLS_INT_SUSPEND_ENABLED _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_HSPI_PVTPORTSC2_4_PLS_INT_POWER_OFF_SHIFT  _MK_SHIFT_CONST(4)
#define XUSB_CSB_HSPI_PVTPORTSC2_4_PLS_INT_POWER_OFF_FIELD (_MK_SHIFT_CONST(0x1) << XUSB_CSB_HSPI_PVTPORTSC2_4_PLS_INT_POWER_OFF_SHIFT)
#define XUSB_CSB_HSPI_PVTPORTSC2_4_PLS_INT_POWER_OFF_RANGE 4:4
#define XUSB_CSB_HSPI_PVTPORTSC2_4_PLS_INT_POWER_OFF_WOFFSET 0
#define XUSB_CSB_HSPI_PVTPORTSC2_4_PLS_INT_POWER_OFF_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTSC2_4_PLS_INT_POWER_OFF_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_CSB_HSPI_PVTPORTSC2_4_PLS_INT_POWER_OFF_SW_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTSC2_4_PLS_INT_POWER_OFF_SW_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_CSB_HSPI_PVTPORTSC2_4_PLS_INT_POWER_OFF_DISABLED _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTSC2_4_PLS_INT_POWER_OFF_ENABLED _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_HSPI_PVTPORTSC2_4_PLS_INT_DISCONNECTED_SHIFT  _MK_SHIFT_CONST(5)
#define XUSB_CSB_HSPI_PVTPORTSC2_4_PLS_INT_DISCONNECTED_FIELD (_MK_SHIFT_CONST(0x1) << XUSB_CSB_HSPI_PVTPORTSC2_4_PLS_INT_DISCONNECTED_SHIFT)
#define XUSB_CSB_HSPI_PVTPORTSC2_4_PLS_INT_DISCONNECTED_RANGE 5:5
#define XUSB_CSB_HSPI_PVTPORTSC2_4_PLS_INT_DISCONNECTED_WOFFSET 0
#define XUSB_CSB_HSPI_PVTPORTSC2_4_PLS_INT_DISCONNECTED_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTSC2_4_PLS_INT_DISCONNECTED_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_CSB_HSPI_PVTPORTSC2_4_PLS_INT_DISCONNECTED_SW_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTSC2_4_PLS_INT_DISCONNECTED_SW_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_CSB_HSPI_PVTPORTSC2_4_PLS_INT_DISCONNECTED_DISABLED _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTSC2_4_PLS_INT_DISCONNECTED_ENABLED _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_HSPI_PVTPORTSC2_4_PLS_INT_DISABLED_SHIFT   _MK_SHIFT_CONST(7)
#define XUSB_CSB_HSPI_PVTPORTSC2_4_PLS_INT_DISABLED_FIELD  (_MK_SHIFT_CONST(0x1) << XUSB_CSB_HSPI_PVTPORTSC2_4_PLS_INT_DISABLED_SHIFT)
#define XUSB_CSB_HSPI_PVTPORTSC2_4_PLS_INT_DISABLED_RANGE  7:7
#define XUSB_CSB_HSPI_PVTPORTSC2_4_PLS_INT_DISABLED_WOFFSET 0
#define XUSB_CSB_HSPI_PVTPORTSC2_4_PLS_INT_DISABLED_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTSC2_4_PLS_INT_DISABLED_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_CSB_HSPI_PVTPORTSC2_4_PLS_INT_DISABLED_SW_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTSC2_4_PLS_INT_DISABLED_SW_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_CSB_HSPI_PVTPORTSC2_4_PLS_INT_DISABLED_DISABLED _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTSC2_4_PLS_INT_DISABLED_ENABLED _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_HSPI_PVTPORTSC2_4_PLS_INT_RESET_SHIFT      _MK_SHIFT_CONST(9)
#define XUSB_CSB_HSPI_PVTPORTSC2_4_PLS_INT_RESET_FIELD     (_MK_SHIFT_CONST(0x1) << XUSB_CSB_HSPI_PVTPORTSC2_4_PLS_INT_RESET_SHIFT)
#define XUSB_CSB_HSPI_PVTPORTSC2_4_PLS_INT_RESET_RANGE     9:9
#define XUSB_CSB_HSPI_PVTPORTSC2_4_PLS_INT_RESET_WOFFSET   0
#define XUSB_CSB_HSPI_PVTPORTSC2_4_PLS_INT_RESET_DEFAULT   (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTSC2_4_PLS_INT_RESET_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_CSB_HSPI_PVTPORTSC2_4_PLS_INT_RESET_SW_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTSC2_4_PLS_INT_RESET_SW_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_CSB_HSPI_PVTPORTSC2_4_PLS_INT_RESET_DISABLED  _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTSC2_4_PLS_INT_RESET_ENABLED   _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_HSPI_PVTPORTSC2_4_PLS_INT_TESTMODE_SHIFT   _MK_SHIFT_CONST(11)
#define XUSB_CSB_HSPI_PVTPORTSC2_4_PLS_INT_TESTMODE_FIELD  (_MK_SHIFT_CONST(0x1) << XUSB_CSB_HSPI_PVTPORTSC2_4_PLS_INT_TESTMODE_SHIFT)
#define XUSB_CSB_HSPI_PVTPORTSC2_4_PLS_INT_TESTMODE_RANGE  11:11
#define XUSB_CSB_HSPI_PVTPORTSC2_4_PLS_INT_TESTMODE_WOFFSET 0
#define XUSB_CSB_HSPI_PVTPORTSC2_4_PLS_INT_TESTMODE_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTSC2_4_PLS_INT_TESTMODE_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_CSB_HSPI_PVTPORTSC2_4_PLS_INT_TESTMODE_SW_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTSC2_4_PLS_INT_TESTMODE_SW_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_CSB_HSPI_PVTPORTSC2_4_PLS_INT_TESTMODE_DISABLED _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTSC2_4_PLS_INT_TESTMODE_ENABLED _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_HSPI_PVTPORTSC2_4_PLS_INT_RESUME_SHIFT     _MK_SHIFT_CONST(15)
#define XUSB_CSB_HSPI_PVTPORTSC2_4_PLS_INT_RESUME_FIELD    (_MK_SHIFT_CONST(0x1) << XUSB_CSB_HSPI_PVTPORTSC2_4_PLS_INT_RESUME_SHIFT)
#define XUSB_CSB_HSPI_PVTPORTSC2_4_PLS_INT_RESUME_RANGE    15:15
#define XUSB_CSB_HSPI_PVTPORTSC2_4_PLS_INT_RESUME_WOFFSET  0
#define XUSB_CSB_HSPI_PVTPORTSC2_4_PLS_INT_RESUME_DEFAULT  (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTSC2_4_PLS_INT_RESUME_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_CSB_HSPI_PVTPORTSC2_4_PLS_INT_RESUME_SW_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTSC2_4_PLS_INT_RESUME_SW_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_CSB_HSPI_PVTPORTSC2_4_PLS_INT_RESUME_DISABLED _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTSC2_4_PLS_INT_RESUME_ENABLED  _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_HSPI_PVTPORTSC2_4_PLSC_SHIFT               _MK_SHIFT_CONST(16)
#define XUSB_CSB_HSPI_PVTPORTSC2_4_PLSC_FIELD              (_MK_SHIFT_CONST(0x1) << XUSB_CSB_HSPI_PVTPORTSC2_4_PLSC_SHIFT)
#define XUSB_CSB_HSPI_PVTPORTSC2_4_PLSC_RANGE              16:16
#define XUSB_CSB_HSPI_PVTPORTSC2_4_PLSC_WOFFSET            0
#define XUSB_CSB_HSPI_PVTPORTSC2_4_PLSC_DEFAULT            (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTSC2_4_PLSC_DEFAULT_MASK       (_MK_MASK_CONST(0x1)
#define XUSB_CSB_HSPI_PVTPORTSC2_4_PLSC_SW_DEFAULT         (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTSC2_4_PLSC_SW_DEFAULT_MASK    (_MK_MASK_CONST(0x1)
#define XUSB_CSB_HSPI_PVTPORTSC2_4_PLSC_DISABLED           _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTSC2_4_PLSC_ENABLED            _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_HSPI_PVTPORTSC2_4_PLSC_CLEAR              _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_HSPI_PVTPORTSC2_4_CSC_SHIFT                _MK_SHIFT_CONST(17)
#define XUSB_CSB_HSPI_PVTPORTSC2_4_CSC_FIELD               (_MK_SHIFT_CONST(0x1) << XUSB_CSB_HSPI_PVTPORTSC2_4_CSC_SHIFT)
#define XUSB_CSB_HSPI_PVTPORTSC2_4_CSC_RANGE               17:17
#define XUSB_CSB_HSPI_PVTPORTSC2_4_CSC_WOFFSET             0
#define XUSB_CSB_HSPI_PVTPORTSC2_4_CSC_DEFAULT             (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTSC2_4_CSC_DEFAULT_MASK        (_MK_MASK_CONST(0x1)
#define XUSB_CSB_HSPI_PVTPORTSC2_4_CSC_SW_DEFAULT          (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTSC2_4_CSC_SW_DEFAULT_MASK     (_MK_MASK_CONST(0x1)
#define XUSB_CSB_HSPI_PVTPORTSC2_4_CSC_DISABLED            _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTSC2_4_CSC_ENABLED             _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_HSPI_PVTPORTSC2_4_CSC_CLEAR               _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_HSPI_PVTPORTSC2_4_PEC_SHIFT                _MK_SHIFT_CONST(18)
#define XUSB_CSB_HSPI_PVTPORTSC2_4_PEC_FIELD               (_MK_SHIFT_CONST(0x1) << XUSB_CSB_HSPI_PVTPORTSC2_4_PEC_SHIFT)
#define XUSB_CSB_HSPI_PVTPORTSC2_4_PEC_RANGE               18:18
#define XUSB_CSB_HSPI_PVTPORTSC2_4_PEC_WOFFSET             0
#define XUSB_CSB_HSPI_PVTPORTSC2_4_PEC_DEFAULT             (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTSC2_4_PEC_DEFAULT_MASK        (_MK_MASK_CONST(0x1)
#define XUSB_CSB_HSPI_PVTPORTSC2_4_PEC_SW_DEFAULT          (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTSC2_4_PEC_SW_DEFAULT_MASK     (_MK_MASK_CONST(0x1)
#define XUSB_CSB_HSPI_PVTPORTSC2_4_PEC_DISABLED            _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTSC2_4_PEC_ENABLED             _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_HSPI_PVTPORTSC2_4_PEC_CLEAR               _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_HSPI_PVTPORTSC2_4_OCC_SHIFT                _MK_SHIFT_CONST(20)
#define XUSB_CSB_HSPI_PVTPORTSC2_4_OCC_FIELD               (_MK_SHIFT_CONST(0x1) << XUSB_CSB_HSPI_PVTPORTSC2_4_OCC_SHIFT)
#define XUSB_CSB_HSPI_PVTPORTSC2_4_OCC_RANGE               20:20
#define XUSB_CSB_HSPI_PVTPORTSC2_4_OCC_WOFFSET             0
#define XUSB_CSB_HSPI_PVTPORTSC2_4_OCC_DEFAULT             (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTSC2_4_OCC_DEFAULT_MASK        (_MK_MASK_CONST(0x1)
#define XUSB_CSB_HSPI_PVTPORTSC2_4_OCC_SW_DEFAULT          (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTSC2_4_OCC_SW_DEFAULT_MASK     (_MK_MASK_CONST(0x1)
#define XUSB_CSB_HSPI_PVTPORTSC2_4_OCC_DISABLED            _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTSC2_4_OCC_ENABLED             _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_HSPI_PVTPORTSC2_4_OCC_CLEAR               _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_HSPI_PVTPORTSC2_4_PRC_SHIFT                _MK_SHIFT_CONST(21)
#define XUSB_CSB_HSPI_PVTPORTSC2_4_PRC_FIELD               (_MK_SHIFT_CONST(0x1) << XUSB_CSB_HSPI_PVTPORTSC2_4_PRC_SHIFT)
#define XUSB_CSB_HSPI_PVTPORTSC2_4_PRC_RANGE               21:21
#define XUSB_CSB_HSPI_PVTPORTSC2_4_PRC_WOFFSET             0
#define XUSB_CSB_HSPI_PVTPORTSC2_4_PRC_DEFAULT             (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTSC2_4_PRC_DEFAULT_MASK        (_MK_MASK_CONST(0x1)
#define XUSB_CSB_HSPI_PVTPORTSC2_4_PRC_SW_DEFAULT          (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTSC2_4_PRC_SW_DEFAULT_MASK     (_MK_MASK_CONST(0x1)
#define XUSB_CSB_HSPI_PVTPORTSC2_4_PRC_DISABLED            _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTSC2_4_PRC_ENABLED             _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_HSPI_PVTPORTSC2_4_PRC_CLEAR               _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_HSPI_PVTPORTSC2_4_PLC_SHIFT                _MK_SHIFT_CONST(22)
#define XUSB_CSB_HSPI_PVTPORTSC2_4_PLC_FIELD               (_MK_SHIFT_CONST(0x1) << XUSB_CSB_HSPI_PVTPORTSC2_4_PLC_SHIFT)
#define XUSB_CSB_HSPI_PVTPORTSC2_4_PLC_RANGE               22:22
#define XUSB_CSB_HSPI_PVTPORTSC2_4_PLC_WOFFSET             0
#define XUSB_CSB_HSPI_PVTPORTSC2_4_PLC_DEFAULT             (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTSC2_4_PLC_DEFAULT_MASK        (_MK_MASK_CONST(0x1)
#define XUSB_CSB_HSPI_PVTPORTSC2_4_PLC_SW_DEFAULT          (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTSC2_4_PLC_SW_DEFAULT_MASK     (_MK_MASK_CONST(0x1)
#define XUSB_CSB_HSPI_PVTPORTSC2_4_PLC_DISABLED            _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTSC2_4_PLC_ENABLED             _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_HSPI_PVTPORTSC2_4_PLC_CLEAR               _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_HSPI_PVTPORTSC2_4_WCE_SHIFT                _MK_SHIFT_CONST(25)
#define XUSB_CSB_HSPI_PVTPORTSC2_4_WCE_FIELD               (_MK_SHIFT_CONST(0x1) << XUSB_CSB_HSPI_PVTPORTSC2_4_WCE_SHIFT)
#define XUSB_CSB_HSPI_PVTPORTSC2_4_WCE_RANGE               25:25
#define XUSB_CSB_HSPI_PVTPORTSC2_4_WCE_WOFFSET             0
#define XUSB_CSB_HSPI_PVTPORTSC2_4_WCE_DEFAULT             (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTSC2_4_WCE_DEFAULT_MASK        (_MK_MASK_CONST(0x1)
#define XUSB_CSB_HSPI_PVTPORTSC2_4_WCE_SW_DEFAULT          (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTSC2_4_WCE_SW_DEFAULT_MASK     (_MK_MASK_CONST(0x1)
#define XUSB_CSB_HSPI_PVTPORTSC2_4_WCE_DISABLED            _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTSC2_4_WCE_ENABLED             _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_HSPI_PVTPORTSC2_4_WDE_SHIFT                _MK_SHIFT_CONST(26)
#define XUSB_CSB_HSPI_PVTPORTSC2_4_WDE_FIELD               (_MK_SHIFT_CONST(0x1) << XUSB_CSB_HSPI_PVTPORTSC2_4_WDE_SHIFT)
#define XUSB_CSB_HSPI_PVTPORTSC2_4_WDE_RANGE               26:26
#define XUSB_CSB_HSPI_PVTPORTSC2_4_WDE_WOFFSET             0
#define XUSB_CSB_HSPI_PVTPORTSC2_4_WDE_DEFAULT             (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTSC2_4_WDE_DEFAULT_MASK        (_MK_MASK_CONST(0x1)
#define XUSB_CSB_HSPI_PVTPORTSC2_4_WDE_SW_DEFAULT          (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTSC2_4_WDE_SW_DEFAULT_MASK     (_MK_MASK_CONST(0x1)
#define XUSB_CSB_HSPI_PVTPORTSC2_4_WDE_DISABLED            _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTSC2_4_WDE_ENABLED             _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_HSPI_PVTPORTSC2_5                         _MK_ADDR_CONST(0x116854)
#define XUSB_CSB_HSPI_PVTPORTSC2_5_SECURE                  0
#define XUSB_CSB_HSPI_PVTPORTSC2_5_WORD_COUNT              1
#define XUSB_CSB_HSPI_PVTPORTSC2_5_RESET_VAL               _MK_MASK_CONST(0x0)
#define XUSB_CSB_HSPI_PVTPORTSC2_5_RESET_MASK              _MK_MASK_CONST(0x6778abd)
#define XUSB_CSB_HSPI_PVTPORTSC2_5_SW_DEFAULT_VAL          _MK_MASK_CONST(0x0)
#define XUSB_CSB_HSPI_PVTPORTSC2_5_SW_DEFAULT_MASK         _MK_MASK_CONST(0x6778abd)
#define XUSB_CSB_HSPI_PVTPORTSC2_5_READ_MASK               _MK_MASK_CONST(0x6778abd)
#define XUSB_CSB_HSPI_PVTPORTSC2_5_WRITE_MASK              _MK_MASK_CONST(0x6778abd)
#define XUSB_CSB_HSPI_PVTPORTSC2_5_PLS_INT_ENABLED_SHIFT    _MK_SHIFT_CONST(0)
#define XUSB_CSB_HSPI_PVTPORTSC2_5_PLS_INT_ENABLED_FIELD   (_MK_SHIFT_CONST(0x1) << XUSB_CSB_HSPI_PVTPORTSC2_5_PLS_INT_ENABLED_SHIFT)
#define XUSB_CSB_HSPI_PVTPORTSC2_5_PLS_INT_ENABLED_RANGE   0:0
#define XUSB_CSB_HSPI_PVTPORTSC2_5_PLS_INT_ENABLED_WOFFSET 0
#define XUSB_CSB_HSPI_PVTPORTSC2_5_PLS_INT_ENABLED_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTSC2_5_PLS_INT_ENABLED_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_CSB_HSPI_PVTPORTSC2_5_PLS_INT_ENABLED_SW_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTSC2_5_PLS_INT_ENABLED_SW_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_CSB_HSPI_PVTPORTSC2_5_PLS_INT_ENABLED_DISABLED _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTSC2_5_PLS_INT_ENABLED_ENABLED _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_HSPI_PVTPORTSC2_5_PLS_INT_L1_SUSPEND_SHIFT  _MK_SHIFT_CONST(2)
#define XUSB_CSB_HSPI_PVTPORTSC2_5_PLS_INT_L1_SUSPEND_FIELD (_MK_SHIFT_CONST(0x1) << XUSB_CSB_HSPI_PVTPORTSC2_5_PLS_INT_L1_SUSPEND_SHIFT)
#define XUSB_CSB_HSPI_PVTPORTSC2_5_PLS_INT_L1_SUSPEND_RANGE 2:2
#define XUSB_CSB_HSPI_PVTPORTSC2_5_PLS_INT_L1_SUSPEND_WOFFSET 0
#define XUSB_CSB_HSPI_PVTPORTSC2_5_PLS_INT_L1_SUSPEND_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTSC2_5_PLS_INT_L1_SUSPEND_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_CSB_HSPI_PVTPORTSC2_5_PLS_INT_L1_SUSPEND_SW_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTSC2_5_PLS_INT_L1_SUSPEND_SW_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_CSB_HSPI_PVTPORTSC2_5_PLS_INT_L1_SUSPEND_DISABLED _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTSC2_5_PLS_INT_L1_SUSPEND_ENABLED _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_HSPI_PVTPORTSC2_5_PLS_INT_SUSPEND_SHIFT    _MK_SHIFT_CONST(3)
#define XUSB_CSB_HSPI_PVTPORTSC2_5_PLS_INT_SUSPEND_FIELD   (_MK_SHIFT_CONST(0x1) << XUSB_CSB_HSPI_PVTPORTSC2_5_PLS_INT_SUSPEND_SHIFT)
#define XUSB_CSB_HSPI_PVTPORTSC2_5_PLS_INT_SUSPEND_RANGE   3:3
#define XUSB_CSB_HSPI_PVTPORTSC2_5_PLS_INT_SUSPEND_WOFFSET 0
#define XUSB_CSB_HSPI_PVTPORTSC2_5_PLS_INT_SUSPEND_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTSC2_5_PLS_INT_SUSPEND_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_CSB_HSPI_PVTPORTSC2_5_PLS_INT_SUSPEND_SW_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTSC2_5_PLS_INT_SUSPEND_SW_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_CSB_HSPI_PVTPORTSC2_5_PLS_INT_SUSPEND_DISABLED _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTSC2_5_PLS_INT_SUSPEND_ENABLED _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_HSPI_PVTPORTSC2_5_PLS_INT_POWER_OFF_SHIFT  _MK_SHIFT_CONST(4)
#define XUSB_CSB_HSPI_PVTPORTSC2_5_PLS_INT_POWER_OFF_FIELD (_MK_SHIFT_CONST(0x1) << XUSB_CSB_HSPI_PVTPORTSC2_5_PLS_INT_POWER_OFF_SHIFT)
#define XUSB_CSB_HSPI_PVTPORTSC2_5_PLS_INT_POWER_OFF_RANGE 4:4
#define XUSB_CSB_HSPI_PVTPORTSC2_5_PLS_INT_POWER_OFF_WOFFSET 0
#define XUSB_CSB_HSPI_PVTPORTSC2_5_PLS_INT_POWER_OFF_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTSC2_5_PLS_INT_POWER_OFF_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_CSB_HSPI_PVTPORTSC2_5_PLS_INT_POWER_OFF_SW_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTSC2_5_PLS_INT_POWER_OFF_SW_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_CSB_HSPI_PVTPORTSC2_5_PLS_INT_POWER_OFF_DISABLED _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTSC2_5_PLS_INT_POWER_OFF_ENABLED _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_HSPI_PVTPORTSC2_5_PLS_INT_DISCONNECTED_SHIFT  _MK_SHIFT_CONST(5)
#define XUSB_CSB_HSPI_PVTPORTSC2_5_PLS_INT_DISCONNECTED_FIELD (_MK_SHIFT_CONST(0x1) << XUSB_CSB_HSPI_PVTPORTSC2_5_PLS_INT_DISCONNECTED_SHIFT)
#define XUSB_CSB_HSPI_PVTPORTSC2_5_PLS_INT_DISCONNECTED_RANGE 5:5
#define XUSB_CSB_HSPI_PVTPORTSC2_5_PLS_INT_DISCONNECTED_WOFFSET 0
#define XUSB_CSB_HSPI_PVTPORTSC2_5_PLS_INT_DISCONNECTED_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTSC2_5_PLS_INT_DISCONNECTED_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_CSB_HSPI_PVTPORTSC2_5_PLS_INT_DISCONNECTED_SW_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTSC2_5_PLS_INT_DISCONNECTED_SW_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_CSB_HSPI_PVTPORTSC2_5_PLS_INT_DISCONNECTED_DISABLED _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTSC2_5_PLS_INT_DISCONNECTED_ENABLED _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_HSPI_PVTPORTSC2_5_PLS_INT_DISABLED_SHIFT   _MK_SHIFT_CONST(7)
#define XUSB_CSB_HSPI_PVTPORTSC2_5_PLS_INT_DISABLED_FIELD  (_MK_SHIFT_CONST(0x1) << XUSB_CSB_HSPI_PVTPORTSC2_5_PLS_INT_DISABLED_SHIFT)
#define XUSB_CSB_HSPI_PVTPORTSC2_5_PLS_INT_DISABLED_RANGE  7:7
#define XUSB_CSB_HSPI_PVTPORTSC2_5_PLS_INT_DISABLED_WOFFSET 0
#define XUSB_CSB_HSPI_PVTPORTSC2_5_PLS_INT_DISABLED_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTSC2_5_PLS_INT_DISABLED_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_CSB_HSPI_PVTPORTSC2_5_PLS_INT_DISABLED_SW_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTSC2_5_PLS_INT_DISABLED_SW_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_CSB_HSPI_PVTPORTSC2_5_PLS_INT_DISABLED_DISABLED _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTSC2_5_PLS_INT_DISABLED_ENABLED _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_HSPI_PVTPORTSC2_5_PLS_INT_RESET_SHIFT      _MK_SHIFT_CONST(9)
#define XUSB_CSB_HSPI_PVTPORTSC2_5_PLS_INT_RESET_FIELD     (_MK_SHIFT_CONST(0x1) << XUSB_CSB_HSPI_PVTPORTSC2_5_PLS_INT_RESET_SHIFT)
#define XUSB_CSB_HSPI_PVTPORTSC2_5_PLS_INT_RESET_RANGE     9:9
#define XUSB_CSB_HSPI_PVTPORTSC2_5_PLS_INT_RESET_WOFFSET   0
#define XUSB_CSB_HSPI_PVTPORTSC2_5_PLS_INT_RESET_DEFAULT   (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTSC2_5_PLS_INT_RESET_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_CSB_HSPI_PVTPORTSC2_5_PLS_INT_RESET_SW_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTSC2_5_PLS_INT_RESET_SW_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_CSB_HSPI_PVTPORTSC2_5_PLS_INT_RESET_DISABLED  _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTSC2_5_PLS_INT_RESET_ENABLED   _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_HSPI_PVTPORTSC2_5_PLS_INT_TESTMODE_SHIFT   _MK_SHIFT_CONST(11)
#define XUSB_CSB_HSPI_PVTPORTSC2_5_PLS_INT_TESTMODE_FIELD  (_MK_SHIFT_CONST(0x1) << XUSB_CSB_HSPI_PVTPORTSC2_5_PLS_INT_TESTMODE_SHIFT)
#define XUSB_CSB_HSPI_PVTPORTSC2_5_PLS_INT_TESTMODE_RANGE  11:11
#define XUSB_CSB_HSPI_PVTPORTSC2_5_PLS_INT_TESTMODE_WOFFSET 0
#define XUSB_CSB_HSPI_PVTPORTSC2_5_PLS_INT_TESTMODE_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTSC2_5_PLS_INT_TESTMODE_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_CSB_HSPI_PVTPORTSC2_5_PLS_INT_TESTMODE_SW_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTSC2_5_PLS_INT_TESTMODE_SW_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_CSB_HSPI_PVTPORTSC2_5_PLS_INT_TESTMODE_DISABLED _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTSC2_5_PLS_INT_TESTMODE_ENABLED _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_HSPI_PVTPORTSC2_5_PLS_INT_RESUME_SHIFT     _MK_SHIFT_CONST(15)
#define XUSB_CSB_HSPI_PVTPORTSC2_5_PLS_INT_RESUME_FIELD    (_MK_SHIFT_CONST(0x1) << XUSB_CSB_HSPI_PVTPORTSC2_5_PLS_INT_RESUME_SHIFT)
#define XUSB_CSB_HSPI_PVTPORTSC2_5_PLS_INT_RESUME_RANGE    15:15
#define XUSB_CSB_HSPI_PVTPORTSC2_5_PLS_INT_RESUME_WOFFSET  0
#define XUSB_CSB_HSPI_PVTPORTSC2_5_PLS_INT_RESUME_DEFAULT  (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTSC2_5_PLS_INT_RESUME_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_CSB_HSPI_PVTPORTSC2_5_PLS_INT_RESUME_SW_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTSC2_5_PLS_INT_RESUME_SW_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_CSB_HSPI_PVTPORTSC2_5_PLS_INT_RESUME_DISABLED _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTSC2_5_PLS_INT_RESUME_ENABLED  _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_HSPI_PVTPORTSC2_5_PLSC_SHIFT               _MK_SHIFT_CONST(16)
#define XUSB_CSB_HSPI_PVTPORTSC2_5_PLSC_FIELD              (_MK_SHIFT_CONST(0x1) << XUSB_CSB_HSPI_PVTPORTSC2_5_PLSC_SHIFT)
#define XUSB_CSB_HSPI_PVTPORTSC2_5_PLSC_RANGE              16:16
#define XUSB_CSB_HSPI_PVTPORTSC2_5_PLSC_WOFFSET            0
#define XUSB_CSB_HSPI_PVTPORTSC2_5_PLSC_DEFAULT            (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTSC2_5_PLSC_DEFAULT_MASK       (_MK_MASK_CONST(0x1)
#define XUSB_CSB_HSPI_PVTPORTSC2_5_PLSC_SW_DEFAULT         (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTSC2_5_PLSC_SW_DEFAULT_MASK    (_MK_MASK_CONST(0x1)
#define XUSB_CSB_HSPI_PVTPORTSC2_5_PLSC_DISABLED           _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTSC2_5_PLSC_ENABLED            _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_HSPI_PVTPORTSC2_5_PLSC_CLEAR              _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_HSPI_PVTPORTSC2_5_CSC_SHIFT                _MK_SHIFT_CONST(17)
#define XUSB_CSB_HSPI_PVTPORTSC2_5_CSC_FIELD               (_MK_SHIFT_CONST(0x1) << XUSB_CSB_HSPI_PVTPORTSC2_5_CSC_SHIFT)
#define XUSB_CSB_HSPI_PVTPORTSC2_5_CSC_RANGE               17:17
#define XUSB_CSB_HSPI_PVTPORTSC2_5_CSC_WOFFSET             0
#define XUSB_CSB_HSPI_PVTPORTSC2_5_CSC_DEFAULT             (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTSC2_5_CSC_DEFAULT_MASK        (_MK_MASK_CONST(0x1)
#define XUSB_CSB_HSPI_PVTPORTSC2_5_CSC_SW_DEFAULT          (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTSC2_5_CSC_SW_DEFAULT_MASK     (_MK_MASK_CONST(0x1)
#define XUSB_CSB_HSPI_PVTPORTSC2_5_CSC_DISABLED            _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTSC2_5_CSC_ENABLED             _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_HSPI_PVTPORTSC2_5_CSC_CLEAR               _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_HSPI_PVTPORTSC2_5_PEC_SHIFT                _MK_SHIFT_CONST(18)
#define XUSB_CSB_HSPI_PVTPORTSC2_5_PEC_FIELD               (_MK_SHIFT_CONST(0x1) << XUSB_CSB_HSPI_PVTPORTSC2_5_PEC_SHIFT)
#define XUSB_CSB_HSPI_PVTPORTSC2_5_PEC_RANGE               18:18
#define XUSB_CSB_HSPI_PVTPORTSC2_5_PEC_WOFFSET             0
#define XUSB_CSB_HSPI_PVTPORTSC2_5_PEC_DEFAULT             (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTSC2_5_PEC_DEFAULT_MASK        (_MK_MASK_CONST(0x1)
#define XUSB_CSB_HSPI_PVTPORTSC2_5_PEC_SW_DEFAULT          (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTSC2_5_PEC_SW_DEFAULT_MASK     (_MK_MASK_CONST(0x1)
#define XUSB_CSB_HSPI_PVTPORTSC2_5_PEC_DISABLED            _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTSC2_5_PEC_ENABLED             _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_HSPI_PVTPORTSC2_5_PEC_CLEAR               _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_HSPI_PVTPORTSC2_5_OCC_SHIFT                _MK_SHIFT_CONST(20)
#define XUSB_CSB_HSPI_PVTPORTSC2_5_OCC_FIELD               (_MK_SHIFT_CONST(0x1) << XUSB_CSB_HSPI_PVTPORTSC2_5_OCC_SHIFT)
#define XUSB_CSB_HSPI_PVTPORTSC2_5_OCC_RANGE               20:20
#define XUSB_CSB_HSPI_PVTPORTSC2_5_OCC_WOFFSET             0
#define XUSB_CSB_HSPI_PVTPORTSC2_5_OCC_DEFAULT             (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTSC2_5_OCC_DEFAULT_MASK        (_MK_MASK_CONST(0x1)
#define XUSB_CSB_HSPI_PVTPORTSC2_5_OCC_SW_DEFAULT          (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTSC2_5_OCC_SW_DEFAULT_MASK     (_MK_MASK_CONST(0x1)
#define XUSB_CSB_HSPI_PVTPORTSC2_5_OCC_DISABLED            _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTSC2_5_OCC_ENABLED             _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_HSPI_PVTPORTSC2_5_OCC_CLEAR               _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_HSPI_PVTPORTSC2_5_PRC_SHIFT                _MK_SHIFT_CONST(21)
#define XUSB_CSB_HSPI_PVTPORTSC2_5_PRC_FIELD               (_MK_SHIFT_CONST(0x1) << XUSB_CSB_HSPI_PVTPORTSC2_5_PRC_SHIFT)
#define XUSB_CSB_HSPI_PVTPORTSC2_5_PRC_RANGE               21:21
#define XUSB_CSB_HSPI_PVTPORTSC2_5_PRC_WOFFSET             0
#define XUSB_CSB_HSPI_PVTPORTSC2_5_PRC_DEFAULT             (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTSC2_5_PRC_DEFAULT_MASK        (_MK_MASK_CONST(0x1)
#define XUSB_CSB_HSPI_PVTPORTSC2_5_PRC_SW_DEFAULT          (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTSC2_5_PRC_SW_DEFAULT_MASK     (_MK_MASK_CONST(0x1)
#define XUSB_CSB_HSPI_PVTPORTSC2_5_PRC_DISABLED            _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTSC2_5_PRC_ENABLED             _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_HSPI_PVTPORTSC2_5_PRC_CLEAR               _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_HSPI_PVTPORTSC2_5_PLC_SHIFT                _MK_SHIFT_CONST(22)
#define XUSB_CSB_HSPI_PVTPORTSC2_5_PLC_FIELD               (_MK_SHIFT_CONST(0x1) << XUSB_CSB_HSPI_PVTPORTSC2_5_PLC_SHIFT)
#define XUSB_CSB_HSPI_PVTPORTSC2_5_PLC_RANGE               22:22
#define XUSB_CSB_HSPI_PVTPORTSC2_5_PLC_WOFFSET             0
#define XUSB_CSB_HSPI_PVTPORTSC2_5_PLC_DEFAULT             (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTSC2_5_PLC_DEFAULT_MASK        (_MK_MASK_CONST(0x1)
#define XUSB_CSB_HSPI_PVTPORTSC2_5_PLC_SW_DEFAULT          (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTSC2_5_PLC_SW_DEFAULT_MASK     (_MK_MASK_CONST(0x1)
#define XUSB_CSB_HSPI_PVTPORTSC2_5_PLC_DISABLED            _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTSC2_5_PLC_ENABLED             _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_HSPI_PVTPORTSC2_5_PLC_CLEAR               _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_HSPI_PVTPORTSC2_5_WCE_SHIFT                _MK_SHIFT_CONST(25)
#define XUSB_CSB_HSPI_PVTPORTSC2_5_WCE_FIELD               (_MK_SHIFT_CONST(0x1) << XUSB_CSB_HSPI_PVTPORTSC2_5_WCE_SHIFT)
#define XUSB_CSB_HSPI_PVTPORTSC2_5_WCE_RANGE               25:25
#define XUSB_CSB_HSPI_PVTPORTSC2_5_WCE_WOFFSET             0
#define XUSB_CSB_HSPI_PVTPORTSC2_5_WCE_DEFAULT             (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTSC2_5_WCE_DEFAULT_MASK        (_MK_MASK_CONST(0x1)
#define XUSB_CSB_HSPI_PVTPORTSC2_5_WCE_SW_DEFAULT          (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTSC2_5_WCE_SW_DEFAULT_MASK     (_MK_MASK_CONST(0x1)
#define XUSB_CSB_HSPI_PVTPORTSC2_5_WCE_DISABLED            _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTSC2_5_WCE_ENABLED             _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_HSPI_PVTPORTSC2_5_WDE_SHIFT                _MK_SHIFT_CONST(26)
#define XUSB_CSB_HSPI_PVTPORTSC2_5_WDE_FIELD               (_MK_SHIFT_CONST(0x1) << XUSB_CSB_HSPI_PVTPORTSC2_5_WDE_SHIFT)
#define XUSB_CSB_HSPI_PVTPORTSC2_5_WDE_RANGE               26:26
#define XUSB_CSB_HSPI_PVTPORTSC2_5_WDE_WOFFSET             0
#define XUSB_CSB_HSPI_PVTPORTSC2_5_WDE_DEFAULT             (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTSC2_5_WDE_DEFAULT_MASK        (_MK_MASK_CONST(0x1)
#define XUSB_CSB_HSPI_PVTPORTSC2_5_WDE_SW_DEFAULT          (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTSC2_5_WDE_SW_DEFAULT_MASK     (_MK_MASK_CONST(0x1)
#define XUSB_CSB_HSPI_PVTPORTSC2_5_WDE_DISABLED            _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTSC2_5_WDE_ENABLED             _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_HSPI_PVTPORTSC2_6                         _MK_ADDR_CONST(0x116864)
#define XUSB_CSB_HSPI_PVTPORTSC2_6_SECURE                  0
#define XUSB_CSB_HSPI_PVTPORTSC2_6_WORD_COUNT              1
#define XUSB_CSB_HSPI_PVTPORTSC2_6_RESET_VAL               _MK_MASK_CONST(0x0)
#define XUSB_CSB_HSPI_PVTPORTSC2_6_RESET_MASK              _MK_MASK_CONST(0x6778abd)
#define XUSB_CSB_HSPI_PVTPORTSC2_6_SW_DEFAULT_VAL          _MK_MASK_CONST(0x0)
#define XUSB_CSB_HSPI_PVTPORTSC2_6_SW_DEFAULT_MASK         _MK_MASK_CONST(0x6778abd)
#define XUSB_CSB_HSPI_PVTPORTSC2_6_READ_MASK               _MK_MASK_CONST(0x6778abd)
#define XUSB_CSB_HSPI_PVTPORTSC2_6_WRITE_MASK              _MK_MASK_CONST(0x6778abd)
#define XUSB_CSB_HSPI_PVTPORTSC2_6_PLS_INT_ENABLED_SHIFT    _MK_SHIFT_CONST(0)
#define XUSB_CSB_HSPI_PVTPORTSC2_6_PLS_INT_ENABLED_FIELD   (_MK_SHIFT_CONST(0x1) << XUSB_CSB_HSPI_PVTPORTSC2_6_PLS_INT_ENABLED_SHIFT)
#define XUSB_CSB_HSPI_PVTPORTSC2_6_PLS_INT_ENABLED_RANGE   0:0
#define XUSB_CSB_HSPI_PVTPORTSC2_6_PLS_INT_ENABLED_WOFFSET 0
#define XUSB_CSB_HSPI_PVTPORTSC2_6_PLS_INT_ENABLED_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTSC2_6_PLS_INT_ENABLED_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_CSB_HSPI_PVTPORTSC2_6_PLS_INT_ENABLED_SW_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTSC2_6_PLS_INT_ENABLED_SW_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_CSB_HSPI_PVTPORTSC2_6_PLS_INT_ENABLED_DISABLED _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTSC2_6_PLS_INT_ENABLED_ENABLED _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_HSPI_PVTPORTSC2_6_PLS_INT_L1_SUSPEND_SHIFT  _MK_SHIFT_CONST(2)
#define XUSB_CSB_HSPI_PVTPORTSC2_6_PLS_INT_L1_SUSPEND_FIELD (_MK_SHIFT_CONST(0x1) << XUSB_CSB_HSPI_PVTPORTSC2_6_PLS_INT_L1_SUSPEND_SHIFT)
#define XUSB_CSB_HSPI_PVTPORTSC2_6_PLS_INT_L1_SUSPEND_RANGE 2:2
#define XUSB_CSB_HSPI_PVTPORTSC2_6_PLS_INT_L1_SUSPEND_WOFFSET 0
#define XUSB_CSB_HSPI_PVTPORTSC2_6_PLS_INT_L1_SUSPEND_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTSC2_6_PLS_INT_L1_SUSPEND_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_CSB_HSPI_PVTPORTSC2_6_PLS_INT_L1_SUSPEND_SW_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTSC2_6_PLS_INT_L1_SUSPEND_SW_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_CSB_HSPI_PVTPORTSC2_6_PLS_INT_L1_SUSPEND_DISABLED _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTSC2_6_PLS_INT_L1_SUSPEND_ENABLED _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_HSPI_PVTPORTSC2_6_PLS_INT_SUSPEND_SHIFT    _MK_SHIFT_CONST(3)
#define XUSB_CSB_HSPI_PVTPORTSC2_6_PLS_INT_SUSPEND_FIELD   (_MK_SHIFT_CONST(0x1) << XUSB_CSB_HSPI_PVTPORTSC2_6_PLS_INT_SUSPEND_SHIFT)
#define XUSB_CSB_HSPI_PVTPORTSC2_6_PLS_INT_SUSPEND_RANGE   3:3
#define XUSB_CSB_HSPI_PVTPORTSC2_6_PLS_INT_SUSPEND_WOFFSET 0
#define XUSB_CSB_HSPI_PVTPORTSC2_6_PLS_INT_SUSPEND_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTSC2_6_PLS_INT_SUSPEND_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_CSB_HSPI_PVTPORTSC2_6_PLS_INT_SUSPEND_SW_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTSC2_6_PLS_INT_SUSPEND_SW_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_CSB_HSPI_PVTPORTSC2_6_PLS_INT_SUSPEND_DISABLED _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTSC2_6_PLS_INT_SUSPEND_ENABLED _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_HSPI_PVTPORTSC2_6_PLS_INT_POWER_OFF_SHIFT  _MK_SHIFT_CONST(4)
#define XUSB_CSB_HSPI_PVTPORTSC2_6_PLS_INT_POWER_OFF_FIELD (_MK_SHIFT_CONST(0x1) << XUSB_CSB_HSPI_PVTPORTSC2_6_PLS_INT_POWER_OFF_SHIFT)
#define XUSB_CSB_HSPI_PVTPORTSC2_6_PLS_INT_POWER_OFF_RANGE 4:4
#define XUSB_CSB_HSPI_PVTPORTSC2_6_PLS_INT_POWER_OFF_WOFFSET 0
#define XUSB_CSB_HSPI_PVTPORTSC2_6_PLS_INT_POWER_OFF_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTSC2_6_PLS_INT_POWER_OFF_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_CSB_HSPI_PVTPORTSC2_6_PLS_INT_POWER_OFF_SW_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTSC2_6_PLS_INT_POWER_OFF_SW_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_CSB_HSPI_PVTPORTSC2_6_PLS_INT_POWER_OFF_DISABLED _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTSC2_6_PLS_INT_POWER_OFF_ENABLED _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_HSPI_PVTPORTSC2_6_PLS_INT_DISCONNECTED_SHIFT  _MK_SHIFT_CONST(5)
#define XUSB_CSB_HSPI_PVTPORTSC2_6_PLS_INT_DISCONNECTED_FIELD (_MK_SHIFT_CONST(0x1) << XUSB_CSB_HSPI_PVTPORTSC2_6_PLS_INT_DISCONNECTED_SHIFT)
#define XUSB_CSB_HSPI_PVTPORTSC2_6_PLS_INT_DISCONNECTED_RANGE 5:5
#define XUSB_CSB_HSPI_PVTPORTSC2_6_PLS_INT_DISCONNECTED_WOFFSET 0
#define XUSB_CSB_HSPI_PVTPORTSC2_6_PLS_INT_DISCONNECTED_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTSC2_6_PLS_INT_DISCONNECTED_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_CSB_HSPI_PVTPORTSC2_6_PLS_INT_DISCONNECTED_SW_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTSC2_6_PLS_INT_DISCONNECTED_SW_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_CSB_HSPI_PVTPORTSC2_6_PLS_INT_DISCONNECTED_DISABLED _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTSC2_6_PLS_INT_DISCONNECTED_ENABLED _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_HSPI_PVTPORTSC2_6_PLS_INT_DISABLED_SHIFT   _MK_SHIFT_CONST(7)
#define XUSB_CSB_HSPI_PVTPORTSC2_6_PLS_INT_DISABLED_FIELD  (_MK_SHIFT_CONST(0x1) << XUSB_CSB_HSPI_PVTPORTSC2_6_PLS_INT_DISABLED_SHIFT)
#define XUSB_CSB_HSPI_PVTPORTSC2_6_PLS_INT_DISABLED_RANGE  7:7
#define XUSB_CSB_HSPI_PVTPORTSC2_6_PLS_INT_DISABLED_WOFFSET 0
#define XUSB_CSB_HSPI_PVTPORTSC2_6_PLS_INT_DISABLED_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTSC2_6_PLS_INT_DISABLED_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_CSB_HSPI_PVTPORTSC2_6_PLS_INT_DISABLED_SW_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTSC2_6_PLS_INT_DISABLED_SW_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_CSB_HSPI_PVTPORTSC2_6_PLS_INT_DISABLED_DISABLED _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTSC2_6_PLS_INT_DISABLED_ENABLED _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_HSPI_PVTPORTSC2_6_PLS_INT_RESET_SHIFT      _MK_SHIFT_CONST(9)
#define XUSB_CSB_HSPI_PVTPORTSC2_6_PLS_INT_RESET_FIELD     (_MK_SHIFT_CONST(0x1) << XUSB_CSB_HSPI_PVTPORTSC2_6_PLS_INT_RESET_SHIFT)
#define XUSB_CSB_HSPI_PVTPORTSC2_6_PLS_INT_RESET_RANGE     9:9
#define XUSB_CSB_HSPI_PVTPORTSC2_6_PLS_INT_RESET_WOFFSET   0
#define XUSB_CSB_HSPI_PVTPORTSC2_6_PLS_INT_RESET_DEFAULT   (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTSC2_6_PLS_INT_RESET_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_CSB_HSPI_PVTPORTSC2_6_PLS_INT_RESET_SW_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTSC2_6_PLS_INT_RESET_SW_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_CSB_HSPI_PVTPORTSC2_6_PLS_INT_RESET_DISABLED  _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTSC2_6_PLS_INT_RESET_ENABLED   _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_HSPI_PVTPORTSC2_6_PLS_INT_TESTMODE_SHIFT   _MK_SHIFT_CONST(11)
#define XUSB_CSB_HSPI_PVTPORTSC2_6_PLS_INT_TESTMODE_FIELD  (_MK_SHIFT_CONST(0x1) << XUSB_CSB_HSPI_PVTPORTSC2_6_PLS_INT_TESTMODE_SHIFT)
#define XUSB_CSB_HSPI_PVTPORTSC2_6_PLS_INT_TESTMODE_RANGE  11:11
#define XUSB_CSB_HSPI_PVTPORTSC2_6_PLS_INT_TESTMODE_WOFFSET 0
#define XUSB_CSB_HSPI_PVTPORTSC2_6_PLS_INT_TESTMODE_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTSC2_6_PLS_INT_TESTMODE_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_CSB_HSPI_PVTPORTSC2_6_PLS_INT_TESTMODE_SW_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTSC2_6_PLS_INT_TESTMODE_SW_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_CSB_HSPI_PVTPORTSC2_6_PLS_INT_TESTMODE_DISABLED _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTSC2_6_PLS_INT_TESTMODE_ENABLED _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_HSPI_PVTPORTSC2_6_PLS_INT_RESUME_SHIFT     _MK_SHIFT_CONST(15)
#define XUSB_CSB_HSPI_PVTPORTSC2_6_PLS_INT_RESUME_FIELD    (_MK_SHIFT_CONST(0x1) << XUSB_CSB_HSPI_PVTPORTSC2_6_PLS_INT_RESUME_SHIFT)
#define XUSB_CSB_HSPI_PVTPORTSC2_6_PLS_INT_RESUME_RANGE    15:15
#define XUSB_CSB_HSPI_PVTPORTSC2_6_PLS_INT_RESUME_WOFFSET  0
#define XUSB_CSB_HSPI_PVTPORTSC2_6_PLS_INT_RESUME_DEFAULT  (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTSC2_6_PLS_INT_RESUME_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_CSB_HSPI_PVTPORTSC2_6_PLS_INT_RESUME_SW_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTSC2_6_PLS_INT_RESUME_SW_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_CSB_HSPI_PVTPORTSC2_6_PLS_INT_RESUME_DISABLED _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTSC2_6_PLS_INT_RESUME_ENABLED  _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_HSPI_PVTPORTSC2_6_PLSC_SHIFT               _MK_SHIFT_CONST(16)
#define XUSB_CSB_HSPI_PVTPORTSC2_6_PLSC_FIELD              (_MK_SHIFT_CONST(0x1) << XUSB_CSB_HSPI_PVTPORTSC2_6_PLSC_SHIFT)
#define XUSB_CSB_HSPI_PVTPORTSC2_6_PLSC_RANGE              16:16
#define XUSB_CSB_HSPI_PVTPORTSC2_6_PLSC_WOFFSET            0
#define XUSB_CSB_HSPI_PVTPORTSC2_6_PLSC_DEFAULT            (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTSC2_6_PLSC_DEFAULT_MASK       (_MK_MASK_CONST(0x1)
#define XUSB_CSB_HSPI_PVTPORTSC2_6_PLSC_SW_DEFAULT         (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTSC2_6_PLSC_SW_DEFAULT_MASK    (_MK_MASK_CONST(0x1)
#define XUSB_CSB_HSPI_PVTPORTSC2_6_PLSC_DISABLED           _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTSC2_6_PLSC_ENABLED            _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_HSPI_PVTPORTSC2_6_PLSC_CLEAR              _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_HSPI_PVTPORTSC2_6_CSC_SHIFT                _MK_SHIFT_CONST(17)
#define XUSB_CSB_HSPI_PVTPORTSC2_6_CSC_FIELD               (_MK_SHIFT_CONST(0x1) << XUSB_CSB_HSPI_PVTPORTSC2_6_CSC_SHIFT)
#define XUSB_CSB_HSPI_PVTPORTSC2_6_CSC_RANGE               17:17
#define XUSB_CSB_HSPI_PVTPORTSC2_6_CSC_WOFFSET             0
#define XUSB_CSB_HSPI_PVTPORTSC2_6_CSC_DEFAULT             (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTSC2_6_CSC_DEFAULT_MASK        (_MK_MASK_CONST(0x1)
#define XUSB_CSB_HSPI_PVTPORTSC2_6_CSC_SW_DEFAULT          (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTSC2_6_CSC_SW_DEFAULT_MASK     (_MK_MASK_CONST(0x1)
#define XUSB_CSB_HSPI_PVTPORTSC2_6_CSC_DISABLED            _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTSC2_6_CSC_ENABLED             _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_HSPI_PVTPORTSC2_6_CSC_CLEAR               _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_HSPI_PVTPORTSC2_6_PEC_SHIFT                _MK_SHIFT_CONST(18)
#define XUSB_CSB_HSPI_PVTPORTSC2_6_PEC_FIELD               (_MK_SHIFT_CONST(0x1) << XUSB_CSB_HSPI_PVTPORTSC2_6_PEC_SHIFT)
#define XUSB_CSB_HSPI_PVTPORTSC2_6_PEC_RANGE               18:18
#define XUSB_CSB_HSPI_PVTPORTSC2_6_PEC_WOFFSET             0
#define XUSB_CSB_HSPI_PVTPORTSC2_6_PEC_DEFAULT             (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTSC2_6_PEC_DEFAULT_MASK        (_MK_MASK_CONST(0x1)
#define XUSB_CSB_HSPI_PVTPORTSC2_6_PEC_SW_DEFAULT          (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTSC2_6_PEC_SW_DEFAULT_MASK     (_MK_MASK_CONST(0x1)
#define XUSB_CSB_HSPI_PVTPORTSC2_6_PEC_DISABLED            _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTSC2_6_PEC_ENABLED             _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_HSPI_PVTPORTSC2_6_PEC_CLEAR               _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_HSPI_PVTPORTSC2_6_OCC_SHIFT                _MK_SHIFT_CONST(20)
#define XUSB_CSB_HSPI_PVTPORTSC2_6_OCC_FIELD               (_MK_SHIFT_CONST(0x1) << XUSB_CSB_HSPI_PVTPORTSC2_6_OCC_SHIFT)
#define XUSB_CSB_HSPI_PVTPORTSC2_6_OCC_RANGE               20:20
#define XUSB_CSB_HSPI_PVTPORTSC2_6_OCC_WOFFSET             0
#define XUSB_CSB_HSPI_PVTPORTSC2_6_OCC_DEFAULT             (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTSC2_6_OCC_DEFAULT_MASK        (_MK_MASK_CONST(0x1)
#define XUSB_CSB_HSPI_PVTPORTSC2_6_OCC_SW_DEFAULT          (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTSC2_6_OCC_SW_DEFAULT_MASK     (_MK_MASK_CONST(0x1)
#define XUSB_CSB_HSPI_PVTPORTSC2_6_OCC_DISABLED            _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTSC2_6_OCC_ENABLED             _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_HSPI_PVTPORTSC2_6_OCC_CLEAR               _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_HSPI_PVTPORTSC2_6_PRC_SHIFT                _MK_SHIFT_CONST(21)
#define XUSB_CSB_HSPI_PVTPORTSC2_6_PRC_FIELD               (_MK_SHIFT_CONST(0x1) << XUSB_CSB_HSPI_PVTPORTSC2_6_PRC_SHIFT)
#define XUSB_CSB_HSPI_PVTPORTSC2_6_PRC_RANGE               21:21
#define XUSB_CSB_HSPI_PVTPORTSC2_6_PRC_WOFFSET             0
#define XUSB_CSB_HSPI_PVTPORTSC2_6_PRC_DEFAULT             (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTSC2_6_PRC_DEFAULT_MASK        (_MK_MASK_CONST(0x1)
#define XUSB_CSB_HSPI_PVTPORTSC2_6_PRC_SW_DEFAULT          (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTSC2_6_PRC_SW_DEFAULT_MASK     (_MK_MASK_CONST(0x1)
#define XUSB_CSB_HSPI_PVTPORTSC2_6_PRC_DISABLED            _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTSC2_6_PRC_ENABLED             _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_HSPI_PVTPORTSC2_6_PRC_CLEAR               _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_HSPI_PVTPORTSC2_6_PLC_SHIFT                _MK_SHIFT_CONST(22)
#define XUSB_CSB_HSPI_PVTPORTSC2_6_PLC_FIELD               (_MK_SHIFT_CONST(0x1) << XUSB_CSB_HSPI_PVTPORTSC2_6_PLC_SHIFT)
#define XUSB_CSB_HSPI_PVTPORTSC2_6_PLC_RANGE               22:22
#define XUSB_CSB_HSPI_PVTPORTSC2_6_PLC_WOFFSET             0
#define XUSB_CSB_HSPI_PVTPORTSC2_6_PLC_DEFAULT             (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTSC2_6_PLC_DEFAULT_MASK        (_MK_MASK_CONST(0x1)
#define XUSB_CSB_HSPI_PVTPORTSC2_6_PLC_SW_DEFAULT          (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTSC2_6_PLC_SW_DEFAULT_MASK     (_MK_MASK_CONST(0x1)
#define XUSB_CSB_HSPI_PVTPORTSC2_6_PLC_DISABLED            _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTSC2_6_PLC_ENABLED             _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_HSPI_PVTPORTSC2_6_PLC_CLEAR               _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_HSPI_PVTPORTSC2_6_WCE_SHIFT                _MK_SHIFT_CONST(25)
#define XUSB_CSB_HSPI_PVTPORTSC2_6_WCE_FIELD               (_MK_SHIFT_CONST(0x1) << XUSB_CSB_HSPI_PVTPORTSC2_6_WCE_SHIFT)
#define XUSB_CSB_HSPI_PVTPORTSC2_6_WCE_RANGE               25:25
#define XUSB_CSB_HSPI_PVTPORTSC2_6_WCE_WOFFSET             0
#define XUSB_CSB_HSPI_PVTPORTSC2_6_WCE_DEFAULT             (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTSC2_6_WCE_DEFAULT_MASK        (_MK_MASK_CONST(0x1)
#define XUSB_CSB_HSPI_PVTPORTSC2_6_WCE_SW_DEFAULT          (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTSC2_6_WCE_SW_DEFAULT_MASK     (_MK_MASK_CONST(0x1)
#define XUSB_CSB_HSPI_PVTPORTSC2_6_WCE_DISABLED            _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTSC2_6_WCE_ENABLED             _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_HSPI_PVTPORTSC2_6_WDE_SHIFT                _MK_SHIFT_CONST(26)
#define XUSB_CSB_HSPI_PVTPORTSC2_6_WDE_FIELD               (_MK_SHIFT_CONST(0x1) << XUSB_CSB_HSPI_PVTPORTSC2_6_WDE_SHIFT)
#define XUSB_CSB_HSPI_PVTPORTSC2_6_WDE_RANGE               26:26
#define XUSB_CSB_HSPI_PVTPORTSC2_6_WDE_WOFFSET             0
#define XUSB_CSB_HSPI_PVTPORTSC2_6_WDE_DEFAULT             (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTSC2_6_WDE_DEFAULT_MASK        (_MK_MASK_CONST(0x1)
#define XUSB_CSB_HSPI_PVTPORTSC2_6_WDE_SW_DEFAULT          (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTSC2_6_WDE_SW_DEFAULT_MASK     (_MK_MASK_CONST(0x1)
#define XUSB_CSB_HSPI_PVTPORTSC2_6_WDE_DISABLED            _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTSC2_6_WDE_ENABLED             _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_HSPI_PVTPORTSC2_7                         _MK_ADDR_CONST(0x116874)
#define XUSB_CSB_HSPI_PVTPORTSC2_7_SECURE                  0
#define XUSB_CSB_HSPI_PVTPORTSC2_7_WORD_COUNT              1
#define XUSB_CSB_HSPI_PVTPORTSC2_7_RESET_VAL               _MK_MASK_CONST(0x0)
#define XUSB_CSB_HSPI_PVTPORTSC2_7_RESET_MASK              _MK_MASK_CONST(0x6778abd)
#define XUSB_CSB_HSPI_PVTPORTSC2_7_SW_DEFAULT_VAL          _MK_MASK_CONST(0x0)
#define XUSB_CSB_HSPI_PVTPORTSC2_7_SW_DEFAULT_MASK         _MK_MASK_CONST(0x6778abd)
#define XUSB_CSB_HSPI_PVTPORTSC2_7_READ_MASK               _MK_MASK_CONST(0x6778abd)
#define XUSB_CSB_HSPI_PVTPORTSC2_7_WRITE_MASK              _MK_MASK_CONST(0x6778abd)
#define XUSB_CSB_HSPI_PVTPORTSC2_7_PLS_INT_ENABLED_SHIFT    _MK_SHIFT_CONST(0)
#define XUSB_CSB_HSPI_PVTPORTSC2_7_PLS_INT_ENABLED_FIELD   (_MK_SHIFT_CONST(0x1) << XUSB_CSB_HSPI_PVTPORTSC2_7_PLS_INT_ENABLED_SHIFT)
#define XUSB_CSB_HSPI_PVTPORTSC2_7_PLS_INT_ENABLED_RANGE   0:0
#define XUSB_CSB_HSPI_PVTPORTSC2_7_PLS_INT_ENABLED_WOFFSET 0
#define XUSB_CSB_HSPI_PVTPORTSC2_7_PLS_INT_ENABLED_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTSC2_7_PLS_INT_ENABLED_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_CSB_HSPI_PVTPORTSC2_7_PLS_INT_ENABLED_SW_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTSC2_7_PLS_INT_ENABLED_SW_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_CSB_HSPI_PVTPORTSC2_7_PLS_INT_ENABLED_DISABLED _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTSC2_7_PLS_INT_ENABLED_ENABLED _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_HSPI_PVTPORTSC2_7_PLS_INT_L1_SUSPEND_SHIFT  _MK_SHIFT_CONST(2)
#define XUSB_CSB_HSPI_PVTPORTSC2_7_PLS_INT_L1_SUSPEND_FIELD (_MK_SHIFT_CONST(0x1) << XUSB_CSB_HSPI_PVTPORTSC2_7_PLS_INT_L1_SUSPEND_SHIFT)
#define XUSB_CSB_HSPI_PVTPORTSC2_7_PLS_INT_L1_SUSPEND_RANGE 2:2
#define XUSB_CSB_HSPI_PVTPORTSC2_7_PLS_INT_L1_SUSPEND_WOFFSET 0
#define XUSB_CSB_HSPI_PVTPORTSC2_7_PLS_INT_L1_SUSPEND_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTSC2_7_PLS_INT_L1_SUSPEND_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_CSB_HSPI_PVTPORTSC2_7_PLS_INT_L1_SUSPEND_SW_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTSC2_7_PLS_INT_L1_SUSPEND_SW_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_CSB_HSPI_PVTPORTSC2_7_PLS_INT_L1_SUSPEND_DISABLED _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTSC2_7_PLS_INT_L1_SUSPEND_ENABLED _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_HSPI_PVTPORTSC2_7_PLS_INT_SUSPEND_SHIFT    _MK_SHIFT_CONST(3)
#define XUSB_CSB_HSPI_PVTPORTSC2_7_PLS_INT_SUSPEND_FIELD   (_MK_SHIFT_CONST(0x1) << XUSB_CSB_HSPI_PVTPORTSC2_7_PLS_INT_SUSPEND_SHIFT)
#define XUSB_CSB_HSPI_PVTPORTSC2_7_PLS_INT_SUSPEND_RANGE   3:3
#define XUSB_CSB_HSPI_PVTPORTSC2_7_PLS_INT_SUSPEND_WOFFSET 0
#define XUSB_CSB_HSPI_PVTPORTSC2_7_PLS_INT_SUSPEND_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTSC2_7_PLS_INT_SUSPEND_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_CSB_HSPI_PVTPORTSC2_7_PLS_INT_SUSPEND_SW_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTSC2_7_PLS_INT_SUSPEND_SW_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_CSB_HSPI_PVTPORTSC2_7_PLS_INT_SUSPEND_DISABLED _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTSC2_7_PLS_INT_SUSPEND_ENABLED _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_HSPI_PVTPORTSC2_7_PLS_INT_POWER_OFF_SHIFT  _MK_SHIFT_CONST(4)
#define XUSB_CSB_HSPI_PVTPORTSC2_7_PLS_INT_POWER_OFF_FIELD (_MK_SHIFT_CONST(0x1) << XUSB_CSB_HSPI_PVTPORTSC2_7_PLS_INT_POWER_OFF_SHIFT)
#define XUSB_CSB_HSPI_PVTPORTSC2_7_PLS_INT_POWER_OFF_RANGE 4:4
#define XUSB_CSB_HSPI_PVTPORTSC2_7_PLS_INT_POWER_OFF_WOFFSET 0
#define XUSB_CSB_HSPI_PVTPORTSC2_7_PLS_INT_POWER_OFF_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTSC2_7_PLS_INT_POWER_OFF_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_CSB_HSPI_PVTPORTSC2_7_PLS_INT_POWER_OFF_SW_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTSC2_7_PLS_INT_POWER_OFF_SW_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_CSB_HSPI_PVTPORTSC2_7_PLS_INT_POWER_OFF_DISABLED _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTSC2_7_PLS_INT_POWER_OFF_ENABLED _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_HSPI_PVTPORTSC2_7_PLS_INT_DISCONNECTED_SHIFT  _MK_SHIFT_CONST(5)
#define XUSB_CSB_HSPI_PVTPORTSC2_7_PLS_INT_DISCONNECTED_FIELD (_MK_SHIFT_CONST(0x1) << XUSB_CSB_HSPI_PVTPORTSC2_7_PLS_INT_DISCONNECTED_SHIFT)
#define XUSB_CSB_HSPI_PVTPORTSC2_7_PLS_INT_DISCONNECTED_RANGE 5:5
#define XUSB_CSB_HSPI_PVTPORTSC2_7_PLS_INT_DISCONNECTED_WOFFSET 0
#define XUSB_CSB_HSPI_PVTPORTSC2_7_PLS_INT_DISCONNECTED_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTSC2_7_PLS_INT_DISCONNECTED_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_CSB_HSPI_PVTPORTSC2_7_PLS_INT_DISCONNECTED_SW_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTSC2_7_PLS_INT_DISCONNECTED_SW_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_CSB_HSPI_PVTPORTSC2_7_PLS_INT_DISCONNECTED_DISABLED _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTSC2_7_PLS_INT_DISCONNECTED_ENABLED _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_HSPI_PVTPORTSC2_7_PLS_INT_DISABLED_SHIFT   _MK_SHIFT_CONST(7)
#define XUSB_CSB_HSPI_PVTPORTSC2_7_PLS_INT_DISABLED_FIELD  (_MK_SHIFT_CONST(0x1) << XUSB_CSB_HSPI_PVTPORTSC2_7_PLS_INT_DISABLED_SHIFT)
#define XUSB_CSB_HSPI_PVTPORTSC2_7_PLS_INT_DISABLED_RANGE  7:7
#define XUSB_CSB_HSPI_PVTPORTSC2_7_PLS_INT_DISABLED_WOFFSET 0
#define XUSB_CSB_HSPI_PVTPORTSC2_7_PLS_INT_DISABLED_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTSC2_7_PLS_INT_DISABLED_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_CSB_HSPI_PVTPORTSC2_7_PLS_INT_DISABLED_SW_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTSC2_7_PLS_INT_DISABLED_SW_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_CSB_HSPI_PVTPORTSC2_7_PLS_INT_DISABLED_DISABLED _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTSC2_7_PLS_INT_DISABLED_ENABLED _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_HSPI_PVTPORTSC2_7_PLS_INT_RESET_SHIFT      _MK_SHIFT_CONST(9)
#define XUSB_CSB_HSPI_PVTPORTSC2_7_PLS_INT_RESET_FIELD     (_MK_SHIFT_CONST(0x1) << XUSB_CSB_HSPI_PVTPORTSC2_7_PLS_INT_RESET_SHIFT)
#define XUSB_CSB_HSPI_PVTPORTSC2_7_PLS_INT_RESET_RANGE     9:9
#define XUSB_CSB_HSPI_PVTPORTSC2_7_PLS_INT_RESET_WOFFSET   0
#define XUSB_CSB_HSPI_PVTPORTSC2_7_PLS_INT_RESET_DEFAULT   (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTSC2_7_PLS_INT_RESET_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_CSB_HSPI_PVTPORTSC2_7_PLS_INT_RESET_SW_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTSC2_7_PLS_INT_RESET_SW_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_CSB_HSPI_PVTPORTSC2_7_PLS_INT_RESET_DISABLED  _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTSC2_7_PLS_INT_RESET_ENABLED   _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_HSPI_PVTPORTSC2_7_PLS_INT_TESTMODE_SHIFT   _MK_SHIFT_CONST(11)
#define XUSB_CSB_HSPI_PVTPORTSC2_7_PLS_INT_TESTMODE_FIELD  (_MK_SHIFT_CONST(0x1) << XUSB_CSB_HSPI_PVTPORTSC2_7_PLS_INT_TESTMODE_SHIFT)
#define XUSB_CSB_HSPI_PVTPORTSC2_7_PLS_INT_TESTMODE_RANGE  11:11
#define XUSB_CSB_HSPI_PVTPORTSC2_7_PLS_INT_TESTMODE_WOFFSET 0
#define XUSB_CSB_HSPI_PVTPORTSC2_7_PLS_INT_TESTMODE_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTSC2_7_PLS_INT_TESTMODE_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_CSB_HSPI_PVTPORTSC2_7_PLS_INT_TESTMODE_SW_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTSC2_7_PLS_INT_TESTMODE_SW_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_CSB_HSPI_PVTPORTSC2_7_PLS_INT_TESTMODE_DISABLED _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTSC2_7_PLS_INT_TESTMODE_ENABLED _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_HSPI_PVTPORTSC2_7_PLS_INT_RESUME_SHIFT     _MK_SHIFT_CONST(15)
#define XUSB_CSB_HSPI_PVTPORTSC2_7_PLS_INT_RESUME_FIELD    (_MK_SHIFT_CONST(0x1) << XUSB_CSB_HSPI_PVTPORTSC2_7_PLS_INT_RESUME_SHIFT)
#define XUSB_CSB_HSPI_PVTPORTSC2_7_PLS_INT_RESUME_RANGE    15:15
#define XUSB_CSB_HSPI_PVTPORTSC2_7_PLS_INT_RESUME_WOFFSET  0
#define XUSB_CSB_HSPI_PVTPORTSC2_7_PLS_INT_RESUME_DEFAULT  (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTSC2_7_PLS_INT_RESUME_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_CSB_HSPI_PVTPORTSC2_7_PLS_INT_RESUME_SW_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTSC2_7_PLS_INT_RESUME_SW_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_CSB_HSPI_PVTPORTSC2_7_PLS_INT_RESUME_DISABLED _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTSC2_7_PLS_INT_RESUME_ENABLED  _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_HSPI_PVTPORTSC2_7_PLSC_SHIFT               _MK_SHIFT_CONST(16)
#define XUSB_CSB_HSPI_PVTPORTSC2_7_PLSC_FIELD              (_MK_SHIFT_CONST(0x1) << XUSB_CSB_HSPI_PVTPORTSC2_7_PLSC_SHIFT)
#define XUSB_CSB_HSPI_PVTPORTSC2_7_PLSC_RANGE              16:16
#define XUSB_CSB_HSPI_PVTPORTSC2_7_PLSC_WOFFSET            0
#define XUSB_CSB_HSPI_PVTPORTSC2_7_PLSC_DEFAULT            (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTSC2_7_PLSC_DEFAULT_MASK       (_MK_MASK_CONST(0x1)
#define XUSB_CSB_HSPI_PVTPORTSC2_7_PLSC_SW_DEFAULT         (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTSC2_7_PLSC_SW_DEFAULT_MASK    (_MK_MASK_CONST(0x1)
#define XUSB_CSB_HSPI_PVTPORTSC2_7_PLSC_DISABLED           _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTSC2_7_PLSC_ENABLED            _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_HSPI_PVTPORTSC2_7_PLSC_CLEAR              _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_HSPI_PVTPORTSC2_7_CSC_SHIFT                _MK_SHIFT_CONST(17)
#define XUSB_CSB_HSPI_PVTPORTSC2_7_CSC_FIELD               (_MK_SHIFT_CONST(0x1) << XUSB_CSB_HSPI_PVTPORTSC2_7_CSC_SHIFT)
#define XUSB_CSB_HSPI_PVTPORTSC2_7_CSC_RANGE               17:17
#define XUSB_CSB_HSPI_PVTPORTSC2_7_CSC_WOFFSET             0
#define XUSB_CSB_HSPI_PVTPORTSC2_7_CSC_DEFAULT             (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTSC2_7_CSC_DEFAULT_MASK        (_MK_MASK_CONST(0x1)
#define XUSB_CSB_HSPI_PVTPORTSC2_7_CSC_SW_DEFAULT          (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTSC2_7_CSC_SW_DEFAULT_MASK     (_MK_MASK_CONST(0x1)
#define XUSB_CSB_HSPI_PVTPORTSC2_7_CSC_DISABLED            _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTSC2_7_CSC_ENABLED             _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_HSPI_PVTPORTSC2_7_CSC_CLEAR               _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_HSPI_PVTPORTSC2_7_PEC_SHIFT                _MK_SHIFT_CONST(18)
#define XUSB_CSB_HSPI_PVTPORTSC2_7_PEC_FIELD               (_MK_SHIFT_CONST(0x1) << XUSB_CSB_HSPI_PVTPORTSC2_7_PEC_SHIFT)
#define XUSB_CSB_HSPI_PVTPORTSC2_7_PEC_RANGE               18:18
#define XUSB_CSB_HSPI_PVTPORTSC2_7_PEC_WOFFSET             0
#define XUSB_CSB_HSPI_PVTPORTSC2_7_PEC_DEFAULT             (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTSC2_7_PEC_DEFAULT_MASK        (_MK_MASK_CONST(0x1)
#define XUSB_CSB_HSPI_PVTPORTSC2_7_PEC_SW_DEFAULT          (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTSC2_7_PEC_SW_DEFAULT_MASK     (_MK_MASK_CONST(0x1)
#define XUSB_CSB_HSPI_PVTPORTSC2_7_PEC_DISABLED            _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTSC2_7_PEC_ENABLED             _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_HSPI_PVTPORTSC2_7_PEC_CLEAR               _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_HSPI_PVTPORTSC2_7_OCC_SHIFT                _MK_SHIFT_CONST(20)
#define XUSB_CSB_HSPI_PVTPORTSC2_7_OCC_FIELD               (_MK_SHIFT_CONST(0x1) << XUSB_CSB_HSPI_PVTPORTSC2_7_OCC_SHIFT)
#define XUSB_CSB_HSPI_PVTPORTSC2_7_OCC_RANGE               20:20
#define XUSB_CSB_HSPI_PVTPORTSC2_7_OCC_WOFFSET             0
#define XUSB_CSB_HSPI_PVTPORTSC2_7_OCC_DEFAULT             (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTSC2_7_OCC_DEFAULT_MASK        (_MK_MASK_CONST(0x1)
#define XUSB_CSB_HSPI_PVTPORTSC2_7_OCC_SW_DEFAULT          (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTSC2_7_OCC_SW_DEFAULT_MASK     (_MK_MASK_CONST(0x1)
#define XUSB_CSB_HSPI_PVTPORTSC2_7_OCC_DISABLED            _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTSC2_7_OCC_ENABLED             _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_HSPI_PVTPORTSC2_7_OCC_CLEAR               _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_HSPI_PVTPORTSC2_7_PRC_SHIFT                _MK_SHIFT_CONST(21)
#define XUSB_CSB_HSPI_PVTPORTSC2_7_PRC_FIELD               (_MK_SHIFT_CONST(0x1) << XUSB_CSB_HSPI_PVTPORTSC2_7_PRC_SHIFT)
#define XUSB_CSB_HSPI_PVTPORTSC2_7_PRC_RANGE               21:21
#define XUSB_CSB_HSPI_PVTPORTSC2_7_PRC_WOFFSET             0
#define XUSB_CSB_HSPI_PVTPORTSC2_7_PRC_DEFAULT             (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTSC2_7_PRC_DEFAULT_MASK        (_MK_MASK_CONST(0x1)
#define XUSB_CSB_HSPI_PVTPORTSC2_7_PRC_SW_DEFAULT          (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTSC2_7_PRC_SW_DEFAULT_MASK     (_MK_MASK_CONST(0x1)
#define XUSB_CSB_HSPI_PVTPORTSC2_7_PRC_DISABLED            _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTSC2_7_PRC_ENABLED             _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_HSPI_PVTPORTSC2_7_PRC_CLEAR               _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_HSPI_PVTPORTSC2_7_PLC_SHIFT                _MK_SHIFT_CONST(22)
#define XUSB_CSB_HSPI_PVTPORTSC2_7_PLC_FIELD               (_MK_SHIFT_CONST(0x1) << XUSB_CSB_HSPI_PVTPORTSC2_7_PLC_SHIFT)
#define XUSB_CSB_HSPI_PVTPORTSC2_7_PLC_RANGE               22:22
#define XUSB_CSB_HSPI_PVTPORTSC2_7_PLC_WOFFSET             0
#define XUSB_CSB_HSPI_PVTPORTSC2_7_PLC_DEFAULT             (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTSC2_7_PLC_DEFAULT_MASK        (_MK_MASK_CONST(0x1)
#define XUSB_CSB_HSPI_PVTPORTSC2_7_PLC_SW_DEFAULT          (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTSC2_7_PLC_SW_DEFAULT_MASK     (_MK_MASK_CONST(0x1)
#define XUSB_CSB_HSPI_PVTPORTSC2_7_PLC_DISABLED            _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTSC2_7_PLC_ENABLED             _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_HSPI_PVTPORTSC2_7_PLC_CLEAR               _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_HSPI_PVTPORTSC2_7_WCE_SHIFT                _MK_SHIFT_CONST(25)
#define XUSB_CSB_HSPI_PVTPORTSC2_7_WCE_FIELD               (_MK_SHIFT_CONST(0x1) << XUSB_CSB_HSPI_PVTPORTSC2_7_WCE_SHIFT)
#define XUSB_CSB_HSPI_PVTPORTSC2_7_WCE_RANGE               25:25
#define XUSB_CSB_HSPI_PVTPORTSC2_7_WCE_WOFFSET             0
#define XUSB_CSB_HSPI_PVTPORTSC2_7_WCE_DEFAULT             (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTSC2_7_WCE_DEFAULT_MASK        (_MK_MASK_CONST(0x1)
#define XUSB_CSB_HSPI_PVTPORTSC2_7_WCE_SW_DEFAULT          (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTSC2_7_WCE_SW_DEFAULT_MASK     (_MK_MASK_CONST(0x1)
#define XUSB_CSB_HSPI_PVTPORTSC2_7_WCE_DISABLED            _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTSC2_7_WCE_ENABLED             _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_HSPI_PVTPORTSC2_7_WDE_SHIFT                _MK_SHIFT_CONST(26)
#define XUSB_CSB_HSPI_PVTPORTSC2_7_WDE_FIELD               (_MK_SHIFT_CONST(0x1) << XUSB_CSB_HSPI_PVTPORTSC2_7_WDE_SHIFT)
#define XUSB_CSB_HSPI_PVTPORTSC2_7_WDE_RANGE               26:26
#define XUSB_CSB_HSPI_PVTPORTSC2_7_WDE_WOFFSET             0
#define XUSB_CSB_HSPI_PVTPORTSC2_7_WDE_DEFAULT             (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTSC2_7_WDE_DEFAULT_MASK        (_MK_MASK_CONST(0x1)
#define XUSB_CSB_HSPI_PVTPORTSC2_7_WDE_SW_DEFAULT          (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTSC2_7_WDE_SW_DEFAULT_MASK     (_MK_MASK_CONST(0x1)
#define XUSB_CSB_HSPI_PVTPORTSC2_7_WDE_DISABLED            _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTSC2_7_WDE_ENABLED             _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_HSPI_PVTPORTSC3_0                         _MK_ADDR_CONST(0x116808)
#define XUSB_CSB_HSPI_PVTPORTSC3_0_SECURE                  0
#define XUSB_CSB_HSPI_PVTPORTSC3_0_WORD_COUNT              1
#define XUSB_CSB_HSPI_PVTPORTSC3_0_RESET_VAL               _MK_MASK_CONST(0x0)
#define XUSB_CSB_HSPI_PVTPORTSC3_0_RESET_MASK              _MK_MASK_CONST(0x403f100f)
#define XUSB_CSB_HSPI_PVTPORTSC3_0_SW_DEFAULT_VAL          _MK_MASK_CONST(0x0)
#define XUSB_CSB_HSPI_PVTPORTSC3_0_SW_DEFAULT_MASK         _MK_MASK_CONST(0x403f100f)
#define XUSB_CSB_HSPI_PVTPORTSC3_0_READ_MASK               _MK_MASK_CONST(0x403f100f)
#define XUSB_CSB_HSPI_PVTPORTSC3_0_WRITE_MASK              _MK_MASK_CONST(0x200000)
#define XUSB_CSB_HSPI_PVTPORTSC3_0_PLS_STATUS_SHIFT         _MK_SHIFT_CONST(0)
#define XUSB_CSB_HSPI_PVTPORTSC3_0_PLS_STATUS_FIELD        (_MK_SHIFT_CONST(0xf) << XUSB_CSB_HSPI_PVTPORTSC3_0_PLS_STATUS_SHIFT)
#define XUSB_CSB_HSPI_PVTPORTSC3_0_PLS_STATUS_RANGE        3:0
#define XUSB_CSB_HSPI_PVTPORTSC3_0_PLS_STATUS_WOFFSET      0
#define XUSB_CSB_HSPI_PVTPORTSC3_0_PLS_STATUS_DEFAULT      (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTSC3_0_PLS_STATUS_DEFAULT_MASK (_MK_MASK_CONST(0xf)
#define XUSB_CSB_HSPI_PVTPORTSC3_0_PLS_STATUS_SW_DEFAULT   (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTSC3_0_PLS_STATUS_SW_DEFAULT_MASK (_MK_MASK_CONST(0xf)
#define XUSB_CSB_HSPI_PVTPORTSC3_0_PLS_STATUS_ENABLED      _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTSC3_0_PLS_STATUS_L1_SUSPEND   _MK_ENUM_CONST(0x00000002)
#define XUSB_CSB_HSPI_PVTPORTSC3_0_PLS_STATUS_SUSPEND      _MK_ENUM_CONST(0x00000003)
#define XUSB_CSB_HSPI_PVTPORTSC3_0_PLS_STATUS_POWER_OFF    _MK_ENUM_CONST(0x00000004)
#define XUSB_CSB_HSPI_PVTPORTSC3_0_PLS_STATUS_DISCONNECTED _MK_ENUM_CONST(0x00000005)
#define XUSB_CSB_HSPI_PVTPORTSC3_0_PLS_STATUS_FS_MODE      _MK_ENUM_CONST(0x00000006)
#define XUSB_CSB_HSPI_PVTPORTSC3_0_PLS_STATUS_DISABLED     _MK_ENUM_CONST(0x00000007)
#define XUSB_CSB_HSPI_PVTPORTSC3_0_PLS_STATUS_RESET        _MK_ENUM_CONST(0x00000009)
#define XUSB_CSB_HSPI_PVTPORTSC3_0_PLS_STATUS_TESTMODE     _MK_ENUM_CONST(0x0000000B)
#define XUSB_CSB_HSPI_PVTPORTSC3_0_PLS_STATUS_RESUME       _MK_ENUM_CONST(0x0000000F)
#define XUSB_CSB_HSPI_PVTPORTSC3_0_CCS_SHIFT                _MK_SHIFT_CONST(12)
#define XUSB_CSB_HSPI_PVTPORTSC3_0_CCS_FIELD               (_MK_SHIFT_CONST(0x1) << XUSB_CSB_HSPI_PVTPORTSC3_0_CCS_SHIFT)
#define XUSB_CSB_HSPI_PVTPORTSC3_0_CCS_RANGE               12:12
#define XUSB_CSB_HSPI_PVTPORTSC3_0_CCS_WOFFSET             0
#define XUSB_CSB_HSPI_PVTPORTSC3_0_CCS_DEFAULT             (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTSC3_0_CCS_DEFAULT_MASK        (_MK_MASK_CONST(0x1)
#define XUSB_CSB_HSPI_PVTPORTSC3_0_CCS_SW_DEFAULT          (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTSC3_0_CCS_SW_DEFAULT_MASK     (_MK_MASK_CONST(0x1)
#define XUSB_CSB_HSPI_PVTPORTSC3_0_CCS_NODEV               _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTSC3_0_CCS_DEV                 _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_HSPI_PVTPORTSC3_0_PORT_SPEED_SHIFT         _MK_SHIFT_CONST(16)
#define XUSB_CSB_HSPI_PVTPORTSC3_0_PORT_SPEED_FIELD        (_MK_SHIFT_CONST(0xf) << XUSB_CSB_HSPI_PVTPORTSC3_0_PORT_SPEED_SHIFT)
#define XUSB_CSB_HSPI_PVTPORTSC3_0_PORT_SPEED_RANGE        19:16
#define XUSB_CSB_HSPI_PVTPORTSC3_0_PORT_SPEED_WOFFSET      0
#define XUSB_CSB_HSPI_PVTPORTSC3_0_PORT_SPEED_DEFAULT      (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTSC3_0_PORT_SPEED_DEFAULT_MASK (_MK_MASK_CONST(0xf)
#define XUSB_CSB_HSPI_PVTPORTSC3_0_PORT_SPEED_SW_DEFAULT   (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTSC3_0_PORT_SPEED_SW_DEFAULT_MASK (_MK_MASK_CONST(0xf)
#define XUSB_CSB_HSPI_PVTPORTSC3_0_PORT_SPEED_FS           _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_HSPI_PVTPORTSC3_0_PORT_SPEED_LS           _MK_ENUM_CONST(0x00000002)
#define XUSB_CSB_HSPI_PVTPORTSC3_0_PORT_SPEED_HS           _MK_ENUM_CONST(0x00000003)
#define XUSB_CSB_HSPI_PVTPORTSC3_0_OCA_SHIFT                _MK_SHIFT_CONST(20)
#define XUSB_CSB_HSPI_PVTPORTSC3_0_OCA_FIELD               (_MK_SHIFT_CONST(0x1) << XUSB_CSB_HSPI_PVTPORTSC3_0_OCA_SHIFT)
#define XUSB_CSB_HSPI_PVTPORTSC3_0_OCA_RANGE               20:20
#define XUSB_CSB_HSPI_PVTPORTSC3_0_OCA_WOFFSET             0
#define XUSB_CSB_HSPI_PVTPORTSC3_0_OCA_DEFAULT             (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTSC3_0_OCA_DEFAULT_MASK        (_MK_MASK_CONST(0x1)
#define XUSB_CSB_HSPI_PVTPORTSC3_0_OCA_SW_DEFAULT          (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTSC3_0_OCA_SW_DEFAULT_MASK     (_MK_MASK_CONST(0x1)
#define XUSB_CSB_HSPI_PVTPORTSC3_0_OCA_DISABLED            _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTSC3_0_OCA_ENABLED             _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_HSPI_PVTPORTSC3_0_DIRECTED_FAIL_SHIFT      _MK_SHIFT_CONST(21)
#define XUSB_CSB_HSPI_PVTPORTSC3_0_DIRECTED_FAIL_FIELD     (_MK_SHIFT_CONST(0x1) << XUSB_CSB_HSPI_PVTPORTSC3_0_DIRECTED_FAIL_SHIFT)
#define XUSB_CSB_HSPI_PVTPORTSC3_0_DIRECTED_FAIL_RANGE     21:21
#define XUSB_CSB_HSPI_PVTPORTSC3_0_DIRECTED_FAIL_WOFFSET   0
#define XUSB_CSB_HSPI_PVTPORTSC3_0_DIRECTED_FAIL_DEFAULT   (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTSC3_0_DIRECTED_FAIL_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_CSB_HSPI_PVTPORTSC3_0_DIRECTED_FAIL_SW_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTSC3_0_DIRECTED_FAIL_SW_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_CSB_HSPI_PVTPORTSC3_0_DIRECTED_FAIL_NO_FAIL   _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTSC3_0_DIRECTED_FAIL_FAILED    _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_HSPI_PVTPORTSC3_0_DIRECTED_FAIL_CLEAR     _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_HSPI_PVTPORTSC3_0_DR_SHIFT                 _MK_SHIFT_CONST(30)
#define XUSB_CSB_HSPI_PVTPORTSC3_0_DR_FIELD                (_MK_SHIFT_CONST(0x1) << XUSB_CSB_HSPI_PVTPORTSC3_0_DR_SHIFT)
#define XUSB_CSB_HSPI_PVTPORTSC3_0_DR_RANGE                30:30
#define XUSB_CSB_HSPI_PVTPORTSC3_0_DR_WOFFSET              0
#define XUSB_CSB_HSPI_PVTPORTSC3_0_DR_DEFAULT              (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTSC3_0_DR_DEFAULT_MASK         (_MK_MASK_CONST(0x1)
#define XUSB_CSB_HSPI_PVTPORTSC3_0_DR_SW_DEFAULT           (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTSC3_0_DR_SW_DEFAULT_MASK      (_MK_MASK_CONST(0x1)
#define XUSB_CSB_HSPI_PVTPORTSC3_0_DR_NON_REMOVABLE        _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTSC3_0_DR_REMOVABLE            _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_HSPI_PVTPORTSC3_1                         _MK_ADDR_CONST(0x116818)
#define XUSB_CSB_HSPI_PVTPORTSC3_1_SECURE                  0
#define XUSB_CSB_HSPI_PVTPORTSC3_1_WORD_COUNT              1
#define XUSB_CSB_HSPI_PVTPORTSC3_1_RESET_VAL               _MK_MASK_CONST(0x0)
#define XUSB_CSB_HSPI_PVTPORTSC3_1_RESET_MASK              _MK_MASK_CONST(0x403f100f)
#define XUSB_CSB_HSPI_PVTPORTSC3_1_SW_DEFAULT_VAL          _MK_MASK_CONST(0x0)
#define XUSB_CSB_HSPI_PVTPORTSC3_1_SW_DEFAULT_MASK         _MK_MASK_CONST(0x403f100f)
#define XUSB_CSB_HSPI_PVTPORTSC3_1_READ_MASK               _MK_MASK_CONST(0x403f100f)
#define XUSB_CSB_HSPI_PVTPORTSC3_1_WRITE_MASK              _MK_MASK_CONST(0x200000)
#define XUSB_CSB_HSPI_PVTPORTSC3_1_PLS_STATUS_SHIFT         _MK_SHIFT_CONST(0)
#define XUSB_CSB_HSPI_PVTPORTSC3_1_PLS_STATUS_FIELD        (_MK_SHIFT_CONST(0xf) << XUSB_CSB_HSPI_PVTPORTSC3_1_PLS_STATUS_SHIFT)
#define XUSB_CSB_HSPI_PVTPORTSC3_1_PLS_STATUS_RANGE        3:0
#define XUSB_CSB_HSPI_PVTPORTSC3_1_PLS_STATUS_WOFFSET      0
#define XUSB_CSB_HSPI_PVTPORTSC3_1_PLS_STATUS_DEFAULT      (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTSC3_1_PLS_STATUS_DEFAULT_MASK (_MK_MASK_CONST(0xf)
#define XUSB_CSB_HSPI_PVTPORTSC3_1_PLS_STATUS_SW_DEFAULT   (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTSC3_1_PLS_STATUS_SW_DEFAULT_MASK (_MK_MASK_CONST(0xf)
#define XUSB_CSB_HSPI_PVTPORTSC3_1_PLS_STATUS_ENABLED      _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTSC3_1_PLS_STATUS_L1_SUSPEND   _MK_ENUM_CONST(0x00000002)
#define XUSB_CSB_HSPI_PVTPORTSC3_1_PLS_STATUS_SUSPEND      _MK_ENUM_CONST(0x00000003)
#define XUSB_CSB_HSPI_PVTPORTSC3_1_PLS_STATUS_POWER_OFF    _MK_ENUM_CONST(0x00000004)
#define XUSB_CSB_HSPI_PVTPORTSC3_1_PLS_STATUS_DISCONNECTED _MK_ENUM_CONST(0x00000005)
#define XUSB_CSB_HSPI_PVTPORTSC3_1_PLS_STATUS_FS_MODE      _MK_ENUM_CONST(0x00000006)
#define XUSB_CSB_HSPI_PVTPORTSC3_1_PLS_STATUS_DISABLED     _MK_ENUM_CONST(0x00000007)
#define XUSB_CSB_HSPI_PVTPORTSC3_1_PLS_STATUS_RESET        _MK_ENUM_CONST(0x00000009)
#define XUSB_CSB_HSPI_PVTPORTSC3_1_PLS_STATUS_TESTMODE     _MK_ENUM_CONST(0x0000000B)
#define XUSB_CSB_HSPI_PVTPORTSC3_1_PLS_STATUS_RESUME       _MK_ENUM_CONST(0x0000000F)
#define XUSB_CSB_HSPI_PVTPORTSC3_1_CCS_SHIFT                _MK_SHIFT_CONST(12)
#define XUSB_CSB_HSPI_PVTPORTSC3_1_CCS_FIELD               (_MK_SHIFT_CONST(0x1) << XUSB_CSB_HSPI_PVTPORTSC3_1_CCS_SHIFT)
#define XUSB_CSB_HSPI_PVTPORTSC3_1_CCS_RANGE               12:12
#define XUSB_CSB_HSPI_PVTPORTSC3_1_CCS_WOFFSET             0
#define XUSB_CSB_HSPI_PVTPORTSC3_1_CCS_DEFAULT             (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTSC3_1_CCS_DEFAULT_MASK        (_MK_MASK_CONST(0x1)
#define XUSB_CSB_HSPI_PVTPORTSC3_1_CCS_SW_DEFAULT          (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTSC3_1_CCS_SW_DEFAULT_MASK     (_MK_MASK_CONST(0x1)
#define XUSB_CSB_HSPI_PVTPORTSC3_1_CCS_NODEV               _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTSC3_1_CCS_DEV                 _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_HSPI_PVTPORTSC3_1_PORT_SPEED_SHIFT         _MK_SHIFT_CONST(16)
#define XUSB_CSB_HSPI_PVTPORTSC3_1_PORT_SPEED_FIELD        (_MK_SHIFT_CONST(0xf) << XUSB_CSB_HSPI_PVTPORTSC3_1_PORT_SPEED_SHIFT)
#define XUSB_CSB_HSPI_PVTPORTSC3_1_PORT_SPEED_RANGE        19:16
#define XUSB_CSB_HSPI_PVTPORTSC3_1_PORT_SPEED_WOFFSET      0
#define XUSB_CSB_HSPI_PVTPORTSC3_1_PORT_SPEED_DEFAULT      (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTSC3_1_PORT_SPEED_DEFAULT_MASK (_MK_MASK_CONST(0xf)
#define XUSB_CSB_HSPI_PVTPORTSC3_1_PORT_SPEED_SW_DEFAULT   (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTSC3_1_PORT_SPEED_SW_DEFAULT_MASK (_MK_MASK_CONST(0xf)
#define XUSB_CSB_HSPI_PVTPORTSC3_1_PORT_SPEED_FS           _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_HSPI_PVTPORTSC3_1_PORT_SPEED_LS           _MK_ENUM_CONST(0x00000002)
#define XUSB_CSB_HSPI_PVTPORTSC3_1_PORT_SPEED_HS           _MK_ENUM_CONST(0x00000003)
#define XUSB_CSB_HSPI_PVTPORTSC3_1_OCA_SHIFT                _MK_SHIFT_CONST(20)
#define XUSB_CSB_HSPI_PVTPORTSC3_1_OCA_FIELD               (_MK_SHIFT_CONST(0x1) << XUSB_CSB_HSPI_PVTPORTSC3_1_OCA_SHIFT)
#define XUSB_CSB_HSPI_PVTPORTSC3_1_OCA_RANGE               20:20
#define XUSB_CSB_HSPI_PVTPORTSC3_1_OCA_WOFFSET             0
#define XUSB_CSB_HSPI_PVTPORTSC3_1_OCA_DEFAULT             (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTSC3_1_OCA_DEFAULT_MASK        (_MK_MASK_CONST(0x1)
#define XUSB_CSB_HSPI_PVTPORTSC3_1_OCA_SW_DEFAULT          (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTSC3_1_OCA_SW_DEFAULT_MASK     (_MK_MASK_CONST(0x1)
#define XUSB_CSB_HSPI_PVTPORTSC3_1_OCA_DISABLED            _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTSC3_1_OCA_ENABLED             _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_HSPI_PVTPORTSC3_1_DIRECTED_FAIL_SHIFT      _MK_SHIFT_CONST(21)
#define XUSB_CSB_HSPI_PVTPORTSC3_1_DIRECTED_FAIL_FIELD     (_MK_SHIFT_CONST(0x1) << XUSB_CSB_HSPI_PVTPORTSC3_1_DIRECTED_FAIL_SHIFT)
#define XUSB_CSB_HSPI_PVTPORTSC3_1_DIRECTED_FAIL_RANGE     21:21
#define XUSB_CSB_HSPI_PVTPORTSC3_1_DIRECTED_FAIL_WOFFSET   0
#define XUSB_CSB_HSPI_PVTPORTSC3_1_DIRECTED_FAIL_DEFAULT   (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTSC3_1_DIRECTED_FAIL_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_CSB_HSPI_PVTPORTSC3_1_DIRECTED_FAIL_SW_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTSC3_1_DIRECTED_FAIL_SW_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_CSB_HSPI_PVTPORTSC3_1_DIRECTED_FAIL_NO_FAIL   _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTSC3_1_DIRECTED_FAIL_FAILED    _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_HSPI_PVTPORTSC3_1_DIRECTED_FAIL_CLEAR     _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_HSPI_PVTPORTSC3_1_DR_SHIFT                 _MK_SHIFT_CONST(30)
#define XUSB_CSB_HSPI_PVTPORTSC3_1_DR_FIELD                (_MK_SHIFT_CONST(0x1) << XUSB_CSB_HSPI_PVTPORTSC3_1_DR_SHIFT)
#define XUSB_CSB_HSPI_PVTPORTSC3_1_DR_RANGE                30:30
#define XUSB_CSB_HSPI_PVTPORTSC3_1_DR_WOFFSET              0
#define XUSB_CSB_HSPI_PVTPORTSC3_1_DR_DEFAULT              (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTSC3_1_DR_DEFAULT_MASK         (_MK_MASK_CONST(0x1)
#define XUSB_CSB_HSPI_PVTPORTSC3_1_DR_SW_DEFAULT           (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTSC3_1_DR_SW_DEFAULT_MASK      (_MK_MASK_CONST(0x1)
#define XUSB_CSB_HSPI_PVTPORTSC3_1_DR_NON_REMOVABLE        _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTSC3_1_DR_REMOVABLE            _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_HSPI_PVTPORTSC3_2                         _MK_ADDR_CONST(0x116828)
#define XUSB_CSB_HSPI_PVTPORTSC3_2_SECURE                  0
#define XUSB_CSB_HSPI_PVTPORTSC3_2_WORD_COUNT              1
#define XUSB_CSB_HSPI_PVTPORTSC3_2_RESET_VAL               _MK_MASK_CONST(0x0)
#define XUSB_CSB_HSPI_PVTPORTSC3_2_RESET_MASK              _MK_MASK_CONST(0x403f100f)
#define XUSB_CSB_HSPI_PVTPORTSC3_2_SW_DEFAULT_VAL          _MK_MASK_CONST(0x0)
#define XUSB_CSB_HSPI_PVTPORTSC3_2_SW_DEFAULT_MASK         _MK_MASK_CONST(0x403f100f)
#define XUSB_CSB_HSPI_PVTPORTSC3_2_READ_MASK               _MK_MASK_CONST(0x403f100f)
#define XUSB_CSB_HSPI_PVTPORTSC3_2_WRITE_MASK              _MK_MASK_CONST(0x200000)
#define XUSB_CSB_HSPI_PVTPORTSC3_2_PLS_STATUS_SHIFT         _MK_SHIFT_CONST(0)
#define XUSB_CSB_HSPI_PVTPORTSC3_2_PLS_STATUS_FIELD        (_MK_SHIFT_CONST(0xf) << XUSB_CSB_HSPI_PVTPORTSC3_2_PLS_STATUS_SHIFT)
#define XUSB_CSB_HSPI_PVTPORTSC3_2_PLS_STATUS_RANGE        3:0
#define XUSB_CSB_HSPI_PVTPORTSC3_2_PLS_STATUS_WOFFSET      0
#define XUSB_CSB_HSPI_PVTPORTSC3_2_PLS_STATUS_DEFAULT      (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTSC3_2_PLS_STATUS_DEFAULT_MASK (_MK_MASK_CONST(0xf)
#define XUSB_CSB_HSPI_PVTPORTSC3_2_PLS_STATUS_SW_DEFAULT   (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTSC3_2_PLS_STATUS_SW_DEFAULT_MASK (_MK_MASK_CONST(0xf)
#define XUSB_CSB_HSPI_PVTPORTSC3_2_PLS_STATUS_ENABLED      _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTSC3_2_PLS_STATUS_L1_SUSPEND   _MK_ENUM_CONST(0x00000002)
#define XUSB_CSB_HSPI_PVTPORTSC3_2_PLS_STATUS_SUSPEND      _MK_ENUM_CONST(0x00000003)
#define XUSB_CSB_HSPI_PVTPORTSC3_2_PLS_STATUS_POWER_OFF    _MK_ENUM_CONST(0x00000004)
#define XUSB_CSB_HSPI_PVTPORTSC3_2_PLS_STATUS_DISCONNECTED _MK_ENUM_CONST(0x00000005)
#define XUSB_CSB_HSPI_PVTPORTSC3_2_PLS_STATUS_FS_MODE      _MK_ENUM_CONST(0x00000006)
#define XUSB_CSB_HSPI_PVTPORTSC3_2_PLS_STATUS_DISABLED     _MK_ENUM_CONST(0x00000007)
#define XUSB_CSB_HSPI_PVTPORTSC3_2_PLS_STATUS_RESET        _MK_ENUM_CONST(0x00000009)
#define XUSB_CSB_HSPI_PVTPORTSC3_2_PLS_STATUS_TESTMODE     _MK_ENUM_CONST(0x0000000B)
#define XUSB_CSB_HSPI_PVTPORTSC3_2_PLS_STATUS_RESUME       _MK_ENUM_CONST(0x0000000F)
#define XUSB_CSB_HSPI_PVTPORTSC3_2_CCS_SHIFT                _MK_SHIFT_CONST(12)
#define XUSB_CSB_HSPI_PVTPORTSC3_2_CCS_FIELD               (_MK_SHIFT_CONST(0x1) << XUSB_CSB_HSPI_PVTPORTSC3_2_CCS_SHIFT)
#define XUSB_CSB_HSPI_PVTPORTSC3_2_CCS_RANGE               12:12
#define XUSB_CSB_HSPI_PVTPORTSC3_2_CCS_WOFFSET             0
#define XUSB_CSB_HSPI_PVTPORTSC3_2_CCS_DEFAULT             (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTSC3_2_CCS_DEFAULT_MASK        (_MK_MASK_CONST(0x1)
#define XUSB_CSB_HSPI_PVTPORTSC3_2_CCS_SW_DEFAULT          (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTSC3_2_CCS_SW_DEFAULT_MASK     (_MK_MASK_CONST(0x1)
#define XUSB_CSB_HSPI_PVTPORTSC3_2_CCS_NODEV               _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTSC3_2_CCS_DEV                 _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_HSPI_PVTPORTSC3_2_PORT_SPEED_SHIFT         _MK_SHIFT_CONST(16)
#define XUSB_CSB_HSPI_PVTPORTSC3_2_PORT_SPEED_FIELD        (_MK_SHIFT_CONST(0xf) << XUSB_CSB_HSPI_PVTPORTSC3_2_PORT_SPEED_SHIFT)
#define XUSB_CSB_HSPI_PVTPORTSC3_2_PORT_SPEED_RANGE        19:16
#define XUSB_CSB_HSPI_PVTPORTSC3_2_PORT_SPEED_WOFFSET      0
#define XUSB_CSB_HSPI_PVTPORTSC3_2_PORT_SPEED_DEFAULT      (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTSC3_2_PORT_SPEED_DEFAULT_MASK (_MK_MASK_CONST(0xf)
#define XUSB_CSB_HSPI_PVTPORTSC3_2_PORT_SPEED_SW_DEFAULT   (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTSC3_2_PORT_SPEED_SW_DEFAULT_MASK (_MK_MASK_CONST(0xf)
#define XUSB_CSB_HSPI_PVTPORTSC3_2_PORT_SPEED_FS           _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_HSPI_PVTPORTSC3_2_PORT_SPEED_LS           _MK_ENUM_CONST(0x00000002)
#define XUSB_CSB_HSPI_PVTPORTSC3_2_PORT_SPEED_HS           _MK_ENUM_CONST(0x00000003)
#define XUSB_CSB_HSPI_PVTPORTSC3_2_OCA_SHIFT                _MK_SHIFT_CONST(20)
#define XUSB_CSB_HSPI_PVTPORTSC3_2_OCA_FIELD               (_MK_SHIFT_CONST(0x1) << XUSB_CSB_HSPI_PVTPORTSC3_2_OCA_SHIFT)
#define XUSB_CSB_HSPI_PVTPORTSC3_2_OCA_RANGE               20:20
#define XUSB_CSB_HSPI_PVTPORTSC3_2_OCA_WOFFSET             0
#define XUSB_CSB_HSPI_PVTPORTSC3_2_OCA_DEFAULT             (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTSC3_2_OCA_DEFAULT_MASK        (_MK_MASK_CONST(0x1)
#define XUSB_CSB_HSPI_PVTPORTSC3_2_OCA_SW_DEFAULT          (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTSC3_2_OCA_SW_DEFAULT_MASK     (_MK_MASK_CONST(0x1)
#define XUSB_CSB_HSPI_PVTPORTSC3_2_OCA_DISABLED            _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTSC3_2_OCA_ENABLED             _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_HSPI_PVTPORTSC3_2_DIRECTED_FAIL_SHIFT      _MK_SHIFT_CONST(21)
#define XUSB_CSB_HSPI_PVTPORTSC3_2_DIRECTED_FAIL_FIELD     (_MK_SHIFT_CONST(0x1) << XUSB_CSB_HSPI_PVTPORTSC3_2_DIRECTED_FAIL_SHIFT)
#define XUSB_CSB_HSPI_PVTPORTSC3_2_DIRECTED_FAIL_RANGE     21:21
#define XUSB_CSB_HSPI_PVTPORTSC3_2_DIRECTED_FAIL_WOFFSET   0
#define XUSB_CSB_HSPI_PVTPORTSC3_2_DIRECTED_FAIL_DEFAULT   (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTSC3_2_DIRECTED_FAIL_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_CSB_HSPI_PVTPORTSC3_2_DIRECTED_FAIL_SW_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTSC3_2_DIRECTED_FAIL_SW_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_CSB_HSPI_PVTPORTSC3_2_DIRECTED_FAIL_NO_FAIL   _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTSC3_2_DIRECTED_FAIL_FAILED    _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_HSPI_PVTPORTSC3_2_DIRECTED_FAIL_CLEAR     _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_HSPI_PVTPORTSC3_2_DR_SHIFT                 _MK_SHIFT_CONST(30)
#define XUSB_CSB_HSPI_PVTPORTSC3_2_DR_FIELD                (_MK_SHIFT_CONST(0x1) << XUSB_CSB_HSPI_PVTPORTSC3_2_DR_SHIFT)
#define XUSB_CSB_HSPI_PVTPORTSC3_2_DR_RANGE                30:30
#define XUSB_CSB_HSPI_PVTPORTSC3_2_DR_WOFFSET              0
#define XUSB_CSB_HSPI_PVTPORTSC3_2_DR_DEFAULT              (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTSC3_2_DR_DEFAULT_MASK         (_MK_MASK_CONST(0x1)
#define XUSB_CSB_HSPI_PVTPORTSC3_2_DR_SW_DEFAULT           (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTSC3_2_DR_SW_DEFAULT_MASK      (_MK_MASK_CONST(0x1)
#define XUSB_CSB_HSPI_PVTPORTSC3_2_DR_NON_REMOVABLE        _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTSC3_2_DR_REMOVABLE            _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_HSPI_PVTPORTSC3_3                         _MK_ADDR_CONST(0x116838)
#define XUSB_CSB_HSPI_PVTPORTSC3_3_SECURE                  0
#define XUSB_CSB_HSPI_PVTPORTSC3_3_WORD_COUNT              1
#define XUSB_CSB_HSPI_PVTPORTSC3_3_RESET_VAL               _MK_MASK_CONST(0x0)
#define XUSB_CSB_HSPI_PVTPORTSC3_3_RESET_MASK              _MK_MASK_CONST(0x403f100f)
#define XUSB_CSB_HSPI_PVTPORTSC3_3_SW_DEFAULT_VAL          _MK_MASK_CONST(0x0)
#define XUSB_CSB_HSPI_PVTPORTSC3_3_SW_DEFAULT_MASK         _MK_MASK_CONST(0x403f100f)
#define XUSB_CSB_HSPI_PVTPORTSC3_3_READ_MASK               _MK_MASK_CONST(0x403f100f)
#define XUSB_CSB_HSPI_PVTPORTSC3_3_WRITE_MASK              _MK_MASK_CONST(0x200000)
#define XUSB_CSB_HSPI_PVTPORTSC3_3_PLS_STATUS_SHIFT         _MK_SHIFT_CONST(0)
#define XUSB_CSB_HSPI_PVTPORTSC3_3_PLS_STATUS_FIELD        (_MK_SHIFT_CONST(0xf) << XUSB_CSB_HSPI_PVTPORTSC3_3_PLS_STATUS_SHIFT)
#define XUSB_CSB_HSPI_PVTPORTSC3_3_PLS_STATUS_RANGE        3:0
#define XUSB_CSB_HSPI_PVTPORTSC3_3_PLS_STATUS_WOFFSET      0
#define XUSB_CSB_HSPI_PVTPORTSC3_3_PLS_STATUS_DEFAULT      (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTSC3_3_PLS_STATUS_DEFAULT_MASK (_MK_MASK_CONST(0xf)
#define XUSB_CSB_HSPI_PVTPORTSC3_3_PLS_STATUS_SW_DEFAULT   (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTSC3_3_PLS_STATUS_SW_DEFAULT_MASK (_MK_MASK_CONST(0xf)
#define XUSB_CSB_HSPI_PVTPORTSC3_3_PLS_STATUS_ENABLED      _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTSC3_3_PLS_STATUS_L1_SUSPEND   _MK_ENUM_CONST(0x00000002)
#define XUSB_CSB_HSPI_PVTPORTSC3_3_PLS_STATUS_SUSPEND      _MK_ENUM_CONST(0x00000003)
#define XUSB_CSB_HSPI_PVTPORTSC3_3_PLS_STATUS_POWER_OFF    _MK_ENUM_CONST(0x00000004)
#define XUSB_CSB_HSPI_PVTPORTSC3_3_PLS_STATUS_DISCONNECTED _MK_ENUM_CONST(0x00000005)
#define XUSB_CSB_HSPI_PVTPORTSC3_3_PLS_STATUS_FS_MODE      _MK_ENUM_CONST(0x00000006)
#define XUSB_CSB_HSPI_PVTPORTSC3_3_PLS_STATUS_DISABLED     _MK_ENUM_CONST(0x00000007)
#define XUSB_CSB_HSPI_PVTPORTSC3_3_PLS_STATUS_RESET        _MK_ENUM_CONST(0x00000009)
#define XUSB_CSB_HSPI_PVTPORTSC3_3_PLS_STATUS_TESTMODE     _MK_ENUM_CONST(0x0000000B)
#define XUSB_CSB_HSPI_PVTPORTSC3_3_PLS_STATUS_RESUME       _MK_ENUM_CONST(0x0000000F)
#define XUSB_CSB_HSPI_PVTPORTSC3_3_CCS_SHIFT                _MK_SHIFT_CONST(12)
#define XUSB_CSB_HSPI_PVTPORTSC3_3_CCS_FIELD               (_MK_SHIFT_CONST(0x1) << XUSB_CSB_HSPI_PVTPORTSC3_3_CCS_SHIFT)
#define XUSB_CSB_HSPI_PVTPORTSC3_3_CCS_RANGE               12:12
#define XUSB_CSB_HSPI_PVTPORTSC3_3_CCS_WOFFSET             0
#define XUSB_CSB_HSPI_PVTPORTSC3_3_CCS_DEFAULT             (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTSC3_3_CCS_DEFAULT_MASK        (_MK_MASK_CONST(0x1)
#define XUSB_CSB_HSPI_PVTPORTSC3_3_CCS_SW_DEFAULT          (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTSC3_3_CCS_SW_DEFAULT_MASK     (_MK_MASK_CONST(0x1)
#define XUSB_CSB_HSPI_PVTPORTSC3_3_CCS_NODEV               _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTSC3_3_CCS_DEV                 _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_HSPI_PVTPORTSC3_3_PORT_SPEED_SHIFT         _MK_SHIFT_CONST(16)
#define XUSB_CSB_HSPI_PVTPORTSC3_3_PORT_SPEED_FIELD        (_MK_SHIFT_CONST(0xf) << XUSB_CSB_HSPI_PVTPORTSC3_3_PORT_SPEED_SHIFT)
#define XUSB_CSB_HSPI_PVTPORTSC3_3_PORT_SPEED_RANGE        19:16
#define XUSB_CSB_HSPI_PVTPORTSC3_3_PORT_SPEED_WOFFSET      0
#define XUSB_CSB_HSPI_PVTPORTSC3_3_PORT_SPEED_DEFAULT      (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTSC3_3_PORT_SPEED_DEFAULT_MASK (_MK_MASK_CONST(0xf)
#define XUSB_CSB_HSPI_PVTPORTSC3_3_PORT_SPEED_SW_DEFAULT   (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTSC3_3_PORT_SPEED_SW_DEFAULT_MASK (_MK_MASK_CONST(0xf)
#define XUSB_CSB_HSPI_PVTPORTSC3_3_PORT_SPEED_FS           _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_HSPI_PVTPORTSC3_3_PORT_SPEED_LS           _MK_ENUM_CONST(0x00000002)
#define XUSB_CSB_HSPI_PVTPORTSC3_3_PORT_SPEED_HS           _MK_ENUM_CONST(0x00000003)
#define XUSB_CSB_HSPI_PVTPORTSC3_3_OCA_SHIFT                _MK_SHIFT_CONST(20)
#define XUSB_CSB_HSPI_PVTPORTSC3_3_OCA_FIELD               (_MK_SHIFT_CONST(0x1) << XUSB_CSB_HSPI_PVTPORTSC3_3_OCA_SHIFT)
#define XUSB_CSB_HSPI_PVTPORTSC3_3_OCA_RANGE               20:20
#define XUSB_CSB_HSPI_PVTPORTSC3_3_OCA_WOFFSET             0
#define XUSB_CSB_HSPI_PVTPORTSC3_3_OCA_DEFAULT             (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTSC3_3_OCA_DEFAULT_MASK        (_MK_MASK_CONST(0x1)
#define XUSB_CSB_HSPI_PVTPORTSC3_3_OCA_SW_DEFAULT          (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTSC3_3_OCA_SW_DEFAULT_MASK     (_MK_MASK_CONST(0x1)
#define XUSB_CSB_HSPI_PVTPORTSC3_3_OCA_DISABLED            _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTSC3_3_OCA_ENABLED             _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_HSPI_PVTPORTSC3_3_DIRECTED_FAIL_SHIFT      _MK_SHIFT_CONST(21)
#define XUSB_CSB_HSPI_PVTPORTSC3_3_DIRECTED_FAIL_FIELD     (_MK_SHIFT_CONST(0x1) << XUSB_CSB_HSPI_PVTPORTSC3_3_DIRECTED_FAIL_SHIFT)
#define XUSB_CSB_HSPI_PVTPORTSC3_3_DIRECTED_FAIL_RANGE     21:21
#define XUSB_CSB_HSPI_PVTPORTSC3_3_DIRECTED_FAIL_WOFFSET   0
#define XUSB_CSB_HSPI_PVTPORTSC3_3_DIRECTED_FAIL_DEFAULT   (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTSC3_3_DIRECTED_FAIL_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_CSB_HSPI_PVTPORTSC3_3_DIRECTED_FAIL_SW_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTSC3_3_DIRECTED_FAIL_SW_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_CSB_HSPI_PVTPORTSC3_3_DIRECTED_FAIL_NO_FAIL   _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTSC3_3_DIRECTED_FAIL_FAILED    _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_HSPI_PVTPORTSC3_3_DIRECTED_FAIL_CLEAR     _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_HSPI_PVTPORTSC3_3_DR_SHIFT                 _MK_SHIFT_CONST(30)
#define XUSB_CSB_HSPI_PVTPORTSC3_3_DR_FIELD                (_MK_SHIFT_CONST(0x1) << XUSB_CSB_HSPI_PVTPORTSC3_3_DR_SHIFT)
#define XUSB_CSB_HSPI_PVTPORTSC3_3_DR_RANGE                30:30
#define XUSB_CSB_HSPI_PVTPORTSC3_3_DR_WOFFSET              0
#define XUSB_CSB_HSPI_PVTPORTSC3_3_DR_DEFAULT              (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTSC3_3_DR_DEFAULT_MASK         (_MK_MASK_CONST(0x1)
#define XUSB_CSB_HSPI_PVTPORTSC3_3_DR_SW_DEFAULT           (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTSC3_3_DR_SW_DEFAULT_MASK      (_MK_MASK_CONST(0x1)
#define XUSB_CSB_HSPI_PVTPORTSC3_3_DR_NON_REMOVABLE        _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTSC3_3_DR_REMOVABLE            _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_HSPI_PVTPORTSC3_4                         _MK_ADDR_CONST(0x116848)
#define XUSB_CSB_HSPI_PVTPORTSC3_4_SECURE                  0
#define XUSB_CSB_HSPI_PVTPORTSC3_4_WORD_COUNT              1
#define XUSB_CSB_HSPI_PVTPORTSC3_4_RESET_VAL               _MK_MASK_CONST(0x0)
#define XUSB_CSB_HSPI_PVTPORTSC3_4_RESET_MASK              _MK_MASK_CONST(0x403f100f)
#define XUSB_CSB_HSPI_PVTPORTSC3_4_SW_DEFAULT_VAL          _MK_MASK_CONST(0x0)
#define XUSB_CSB_HSPI_PVTPORTSC3_4_SW_DEFAULT_MASK         _MK_MASK_CONST(0x403f100f)
#define XUSB_CSB_HSPI_PVTPORTSC3_4_READ_MASK               _MK_MASK_CONST(0x403f100f)
#define XUSB_CSB_HSPI_PVTPORTSC3_4_WRITE_MASK              _MK_MASK_CONST(0x200000)
#define XUSB_CSB_HSPI_PVTPORTSC3_4_PLS_STATUS_SHIFT         _MK_SHIFT_CONST(0)
#define XUSB_CSB_HSPI_PVTPORTSC3_4_PLS_STATUS_FIELD        (_MK_SHIFT_CONST(0xf) << XUSB_CSB_HSPI_PVTPORTSC3_4_PLS_STATUS_SHIFT)
#define XUSB_CSB_HSPI_PVTPORTSC3_4_PLS_STATUS_RANGE        3:0
#define XUSB_CSB_HSPI_PVTPORTSC3_4_PLS_STATUS_WOFFSET      0
#define XUSB_CSB_HSPI_PVTPORTSC3_4_PLS_STATUS_DEFAULT      (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTSC3_4_PLS_STATUS_DEFAULT_MASK (_MK_MASK_CONST(0xf)
#define XUSB_CSB_HSPI_PVTPORTSC3_4_PLS_STATUS_SW_DEFAULT   (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTSC3_4_PLS_STATUS_SW_DEFAULT_MASK (_MK_MASK_CONST(0xf)
#define XUSB_CSB_HSPI_PVTPORTSC3_4_PLS_STATUS_ENABLED      _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTSC3_4_PLS_STATUS_L1_SUSPEND   _MK_ENUM_CONST(0x00000002)
#define XUSB_CSB_HSPI_PVTPORTSC3_4_PLS_STATUS_SUSPEND      _MK_ENUM_CONST(0x00000003)
#define XUSB_CSB_HSPI_PVTPORTSC3_4_PLS_STATUS_POWER_OFF    _MK_ENUM_CONST(0x00000004)
#define XUSB_CSB_HSPI_PVTPORTSC3_4_PLS_STATUS_DISCONNECTED _MK_ENUM_CONST(0x00000005)
#define XUSB_CSB_HSPI_PVTPORTSC3_4_PLS_STATUS_FS_MODE      _MK_ENUM_CONST(0x00000006)
#define XUSB_CSB_HSPI_PVTPORTSC3_4_PLS_STATUS_DISABLED     _MK_ENUM_CONST(0x00000007)
#define XUSB_CSB_HSPI_PVTPORTSC3_4_PLS_STATUS_RESET        _MK_ENUM_CONST(0x00000009)
#define XUSB_CSB_HSPI_PVTPORTSC3_4_PLS_STATUS_TESTMODE     _MK_ENUM_CONST(0x0000000B)
#define XUSB_CSB_HSPI_PVTPORTSC3_4_PLS_STATUS_RESUME       _MK_ENUM_CONST(0x0000000F)
#define XUSB_CSB_HSPI_PVTPORTSC3_4_CCS_SHIFT                _MK_SHIFT_CONST(12)
#define XUSB_CSB_HSPI_PVTPORTSC3_4_CCS_FIELD               (_MK_SHIFT_CONST(0x1) << XUSB_CSB_HSPI_PVTPORTSC3_4_CCS_SHIFT)
#define XUSB_CSB_HSPI_PVTPORTSC3_4_CCS_RANGE               12:12
#define XUSB_CSB_HSPI_PVTPORTSC3_4_CCS_WOFFSET             0
#define XUSB_CSB_HSPI_PVTPORTSC3_4_CCS_DEFAULT             (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTSC3_4_CCS_DEFAULT_MASK        (_MK_MASK_CONST(0x1)
#define XUSB_CSB_HSPI_PVTPORTSC3_4_CCS_SW_DEFAULT          (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTSC3_4_CCS_SW_DEFAULT_MASK     (_MK_MASK_CONST(0x1)
#define XUSB_CSB_HSPI_PVTPORTSC3_4_CCS_NODEV               _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTSC3_4_CCS_DEV                 _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_HSPI_PVTPORTSC3_4_PORT_SPEED_SHIFT         _MK_SHIFT_CONST(16)
#define XUSB_CSB_HSPI_PVTPORTSC3_4_PORT_SPEED_FIELD        (_MK_SHIFT_CONST(0xf) << XUSB_CSB_HSPI_PVTPORTSC3_4_PORT_SPEED_SHIFT)
#define XUSB_CSB_HSPI_PVTPORTSC3_4_PORT_SPEED_RANGE        19:16
#define XUSB_CSB_HSPI_PVTPORTSC3_4_PORT_SPEED_WOFFSET      0
#define XUSB_CSB_HSPI_PVTPORTSC3_4_PORT_SPEED_DEFAULT      (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTSC3_4_PORT_SPEED_DEFAULT_MASK (_MK_MASK_CONST(0xf)
#define XUSB_CSB_HSPI_PVTPORTSC3_4_PORT_SPEED_SW_DEFAULT   (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTSC3_4_PORT_SPEED_SW_DEFAULT_MASK (_MK_MASK_CONST(0xf)
#define XUSB_CSB_HSPI_PVTPORTSC3_4_PORT_SPEED_FS           _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_HSPI_PVTPORTSC3_4_PORT_SPEED_LS           _MK_ENUM_CONST(0x00000002)
#define XUSB_CSB_HSPI_PVTPORTSC3_4_PORT_SPEED_HS           _MK_ENUM_CONST(0x00000003)
#define XUSB_CSB_HSPI_PVTPORTSC3_4_OCA_SHIFT                _MK_SHIFT_CONST(20)
#define XUSB_CSB_HSPI_PVTPORTSC3_4_OCA_FIELD               (_MK_SHIFT_CONST(0x1) << XUSB_CSB_HSPI_PVTPORTSC3_4_OCA_SHIFT)
#define XUSB_CSB_HSPI_PVTPORTSC3_4_OCA_RANGE               20:20
#define XUSB_CSB_HSPI_PVTPORTSC3_4_OCA_WOFFSET             0
#define XUSB_CSB_HSPI_PVTPORTSC3_4_OCA_DEFAULT             (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTSC3_4_OCA_DEFAULT_MASK        (_MK_MASK_CONST(0x1)
#define XUSB_CSB_HSPI_PVTPORTSC3_4_OCA_SW_DEFAULT          (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTSC3_4_OCA_SW_DEFAULT_MASK     (_MK_MASK_CONST(0x1)
#define XUSB_CSB_HSPI_PVTPORTSC3_4_OCA_DISABLED            _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTSC3_4_OCA_ENABLED             _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_HSPI_PVTPORTSC3_4_DIRECTED_FAIL_SHIFT      _MK_SHIFT_CONST(21)
#define XUSB_CSB_HSPI_PVTPORTSC3_4_DIRECTED_FAIL_FIELD     (_MK_SHIFT_CONST(0x1) << XUSB_CSB_HSPI_PVTPORTSC3_4_DIRECTED_FAIL_SHIFT)
#define XUSB_CSB_HSPI_PVTPORTSC3_4_DIRECTED_FAIL_RANGE     21:21
#define XUSB_CSB_HSPI_PVTPORTSC3_4_DIRECTED_FAIL_WOFFSET   0
#define XUSB_CSB_HSPI_PVTPORTSC3_4_DIRECTED_FAIL_DEFAULT   (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTSC3_4_DIRECTED_FAIL_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_CSB_HSPI_PVTPORTSC3_4_DIRECTED_FAIL_SW_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTSC3_4_DIRECTED_FAIL_SW_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_CSB_HSPI_PVTPORTSC3_4_DIRECTED_FAIL_NO_FAIL   _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTSC3_4_DIRECTED_FAIL_FAILED    _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_HSPI_PVTPORTSC3_4_DIRECTED_FAIL_CLEAR     _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_HSPI_PVTPORTSC3_4_DR_SHIFT                 _MK_SHIFT_CONST(30)
#define XUSB_CSB_HSPI_PVTPORTSC3_4_DR_FIELD                (_MK_SHIFT_CONST(0x1) << XUSB_CSB_HSPI_PVTPORTSC3_4_DR_SHIFT)
#define XUSB_CSB_HSPI_PVTPORTSC3_4_DR_RANGE                30:30
#define XUSB_CSB_HSPI_PVTPORTSC3_4_DR_WOFFSET              0
#define XUSB_CSB_HSPI_PVTPORTSC3_4_DR_DEFAULT              (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTSC3_4_DR_DEFAULT_MASK         (_MK_MASK_CONST(0x1)
#define XUSB_CSB_HSPI_PVTPORTSC3_4_DR_SW_DEFAULT           (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTSC3_4_DR_SW_DEFAULT_MASK      (_MK_MASK_CONST(0x1)
#define XUSB_CSB_HSPI_PVTPORTSC3_4_DR_NON_REMOVABLE        _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTSC3_4_DR_REMOVABLE            _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_HSPI_PVTPORTSC3_5                         _MK_ADDR_CONST(0x116858)
#define XUSB_CSB_HSPI_PVTPORTSC3_5_SECURE                  0
#define XUSB_CSB_HSPI_PVTPORTSC3_5_WORD_COUNT              1
#define XUSB_CSB_HSPI_PVTPORTSC3_5_RESET_VAL               _MK_MASK_CONST(0x0)
#define XUSB_CSB_HSPI_PVTPORTSC3_5_RESET_MASK              _MK_MASK_CONST(0x403f100f)
#define XUSB_CSB_HSPI_PVTPORTSC3_5_SW_DEFAULT_VAL          _MK_MASK_CONST(0x0)
#define XUSB_CSB_HSPI_PVTPORTSC3_5_SW_DEFAULT_MASK         _MK_MASK_CONST(0x403f100f)
#define XUSB_CSB_HSPI_PVTPORTSC3_5_READ_MASK               _MK_MASK_CONST(0x403f100f)
#define XUSB_CSB_HSPI_PVTPORTSC3_5_WRITE_MASK              _MK_MASK_CONST(0x200000)
#define XUSB_CSB_HSPI_PVTPORTSC3_5_PLS_STATUS_SHIFT         _MK_SHIFT_CONST(0)
#define XUSB_CSB_HSPI_PVTPORTSC3_5_PLS_STATUS_FIELD        (_MK_SHIFT_CONST(0xf) << XUSB_CSB_HSPI_PVTPORTSC3_5_PLS_STATUS_SHIFT)
#define XUSB_CSB_HSPI_PVTPORTSC3_5_PLS_STATUS_RANGE        3:0
#define XUSB_CSB_HSPI_PVTPORTSC3_5_PLS_STATUS_WOFFSET      0
#define XUSB_CSB_HSPI_PVTPORTSC3_5_PLS_STATUS_DEFAULT      (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTSC3_5_PLS_STATUS_DEFAULT_MASK (_MK_MASK_CONST(0xf)
#define XUSB_CSB_HSPI_PVTPORTSC3_5_PLS_STATUS_SW_DEFAULT   (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTSC3_5_PLS_STATUS_SW_DEFAULT_MASK (_MK_MASK_CONST(0xf)
#define XUSB_CSB_HSPI_PVTPORTSC3_5_PLS_STATUS_ENABLED      _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTSC3_5_PLS_STATUS_L1_SUSPEND   _MK_ENUM_CONST(0x00000002)
#define XUSB_CSB_HSPI_PVTPORTSC3_5_PLS_STATUS_SUSPEND      _MK_ENUM_CONST(0x00000003)
#define XUSB_CSB_HSPI_PVTPORTSC3_5_PLS_STATUS_POWER_OFF    _MK_ENUM_CONST(0x00000004)
#define XUSB_CSB_HSPI_PVTPORTSC3_5_PLS_STATUS_DISCONNECTED _MK_ENUM_CONST(0x00000005)
#define XUSB_CSB_HSPI_PVTPORTSC3_5_PLS_STATUS_FS_MODE      _MK_ENUM_CONST(0x00000006)
#define XUSB_CSB_HSPI_PVTPORTSC3_5_PLS_STATUS_DISABLED     _MK_ENUM_CONST(0x00000007)
#define XUSB_CSB_HSPI_PVTPORTSC3_5_PLS_STATUS_RESET        _MK_ENUM_CONST(0x00000009)
#define XUSB_CSB_HSPI_PVTPORTSC3_5_PLS_STATUS_TESTMODE     _MK_ENUM_CONST(0x0000000B)
#define XUSB_CSB_HSPI_PVTPORTSC3_5_PLS_STATUS_RESUME       _MK_ENUM_CONST(0x0000000F)
#define XUSB_CSB_HSPI_PVTPORTSC3_5_CCS_SHIFT                _MK_SHIFT_CONST(12)
#define XUSB_CSB_HSPI_PVTPORTSC3_5_CCS_FIELD               (_MK_SHIFT_CONST(0x1) << XUSB_CSB_HSPI_PVTPORTSC3_5_CCS_SHIFT)
#define XUSB_CSB_HSPI_PVTPORTSC3_5_CCS_RANGE               12:12
#define XUSB_CSB_HSPI_PVTPORTSC3_5_CCS_WOFFSET             0
#define XUSB_CSB_HSPI_PVTPORTSC3_5_CCS_DEFAULT             (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTSC3_5_CCS_DEFAULT_MASK        (_MK_MASK_CONST(0x1)
#define XUSB_CSB_HSPI_PVTPORTSC3_5_CCS_SW_DEFAULT          (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTSC3_5_CCS_SW_DEFAULT_MASK     (_MK_MASK_CONST(0x1)
#define XUSB_CSB_HSPI_PVTPORTSC3_5_CCS_NODEV               _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTSC3_5_CCS_DEV                 _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_HSPI_PVTPORTSC3_5_PORT_SPEED_SHIFT         _MK_SHIFT_CONST(16)
#define XUSB_CSB_HSPI_PVTPORTSC3_5_PORT_SPEED_FIELD        (_MK_SHIFT_CONST(0xf) << XUSB_CSB_HSPI_PVTPORTSC3_5_PORT_SPEED_SHIFT)
#define XUSB_CSB_HSPI_PVTPORTSC3_5_PORT_SPEED_RANGE        19:16
#define XUSB_CSB_HSPI_PVTPORTSC3_5_PORT_SPEED_WOFFSET      0
#define XUSB_CSB_HSPI_PVTPORTSC3_5_PORT_SPEED_DEFAULT      (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTSC3_5_PORT_SPEED_DEFAULT_MASK (_MK_MASK_CONST(0xf)
#define XUSB_CSB_HSPI_PVTPORTSC3_5_PORT_SPEED_SW_DEFAULT   (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTSC3_5_PORT_SPEED_SW_DEFAULT_MASK (_MK_MASK_CONST(0xf)
#define XUSB_CSB_HSPI_PVTPORTSC3_5_PORT_SPEED_FS           _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_HSPI_PVTPORTSC3_5_PORT_SPEED_LS           _MK_ENUM_CONST(0x00000002)
#define XUSB_CSB_HSPI_PVTPORTSC3_5_PORT_SPEED_HS           _MK_ENUM_CONST(0x00000003)
#define XUSB_CSB_HSPI_PVTPORTSC3_5_OCA_SHIFT                _MK_SHIFT_CONST(20)
#define XUSB_CSB_HSPI_PVTPORTSC3_5_OCA_FIELD               (_MK_SHIFT_CONST(0x1) << XUSB_CSB_HSPI_PVTPORTSC3_5_OCA_SHIFT)
#define XUSB_CSB_HSPI_PVTPORTSC3_5_OCA_RANGE               20:20
#define XUSB_CSB_HSPI_PVTPORTSC3_5_OCA_WOFFSET             0
#define XUSB_CSB_HSPI_PVTPORTSC3_5_OCA_DEFAULT             (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTSC3_5_OCA_DEFAULT_MASK        (_MK_MASK_CONST(0x1)
#define XUSB_CSB_HSPI_PVTPORTSC3_5_OCA_SW_DEFAULT          (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTSC3_5_OCA_SW_DEFAULT_MASK     (_MK_MASK_CONST(0x1)
#define XUSB_CSB_HSPI_PVTPORTSC3_5_OCA_DISABLED            _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTSC3_5_OCA_ENABLED             _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_HSPI_PVTPORTSC3_5_DIRECTED_FAIL_SHIFT      _MK_SHIFT_CONST(21)
#define XUSB_CSB_HSPI_PVTPORTSC3_5_DIRECTED_FAIL_FIELD     (_MK_SHIFT_CONST(0x1) << XUSB_CSB_HSPI_PVTPORTSC3_5_DIRECTED_FAIL_SHIFT)
#define XUSB_CSB_HSPI_PVTPORTSC3_5_DIRECTED_FAIL_RANGE     21:21
#define XUSB_CSB_HSPI_PVTPORTSC3_5_DIRECTED_FAIL_WOFFSET   0
#define XUSB_CSB_HSPI_PVTPORTSC3_5_DIRECTED_FAIL_DEFAULT   (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTSC3_5_DIRECTED_FAIL_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_CSB_HSPI_PVTPORTSC3_5_DIRECTED_FAIL_SW_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTSC3_5_DIRECTED_FAIL_SW_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_CSB_HSPI_PVTPORTSC3_5_DIRECTED_FAIL_NO_FAIL   _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTSC3_5_DIRECTED_FAIL_FAILED    _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_HSPI_PVTPORTSC3_5_DIRECTED_FAIL_CLEAR     _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_HSPI_PVTPORTSC3_5_DR_SHIFT                 _MK_SHIFT_CONST(30)
#define XUSB_CSB_HSPI_PVTPORTSC3_5_DR_FIELD                (_MK_SHIFT_CONST(0x1) << XUSB_CSB_HSPI_PVTPORTSC3_5_DR_SHIFT)
#define XUSB_CSB_HSPI_PVTPORTSC3_5_DR_RANGE                30:30
#define XUSB_CSB_HSPI_PVTPORTSC3_5_DR_WOFFSET              0
#define XUSB_CSB_HSPI_PVTPORTSC3_5_DR_DEFAULT              (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTSC3_5_DR_DEFAULT_MASK         (_MK_MASK_CONST(0x1)
#define XUSB_CSB_HSPI_PVTPORTSC3_5_DR_SW_DEFAULT           (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTSC3_5_DR_SW_DEFAULT_MASK      (_MK_MASK_CONST(0x1)
#define XUSB_CSB_HSPI_PVTPORTSC3_5_DR_NON_REMOVABLE        _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTSC3_5_DR_REMOVABLE            _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_HSPI_PVTPORTSC3_6                         _MK_ADDR_CONST(0x116868)
#define XUSB_CSB_HSPI_PVTPORTSC3_6_SECURE                  0
#define XUSB_CSB_HSPI_PVTPORTSC3_6_WORD_COUNT              1
#define XUSB_CSB_HSPI_PVTPORTSC3_6_RESET_VAL               _MK_MASK_CONST(0x0)
#define XUSB_CSB_HSPI_PVTPORTSC3_6_RESET_MASK              _MK_MASK_CONST(0x403f100f)
#define XUSB_CSB_HSPI_PVTPORTSC3_6_SW_DEFAULT_VAL          _MK_MASK_CONST(0x0)
#define XUSB_CSB_HSPI_PVTPORTSC3_6_SW_DEFAULT_MASK         _MK_MASK_CONST(0x403f100f)
#define XUSB_CSB_HSPI_PVTPORTSC3_6_READ_MASK               _MK_MASK_CONST(0x403f100f)
#define XUSB_CSB_HSPI_PVTPORTSC3_6_WRITE_MASK              _MK_MASK_CONST(0x200000)
#define XUSB_CSB_HSPI_PVTPORTSC3_6_PLS_STATUS_SHIFT         _MK_SHIFT_CONST(0)
#define XUSB_CSB_HSPI_PVTPORTSC3_6_PLS_STATUS_FIELD        (_MK_SHIFT_CONST(0xf) << XUSB_CSB_HSPI_PVTPORTSC3_6_PLS_STATUS_SHIFT)
#define XUSB_CSB_HSPI_PVTPORTSC3_6_PLS_STATUS_RANGE        3:0
#define XUSB_CSB_HSPI_PVTPORTSC3_6_PLS_STATUS_WOFFSET      0
#define XUSB_CSB_HSPI_PVTPORTSC3_6_PLS_STATUS_DEFAULT      (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTSC3_6_PLS_STATUS_DEFAULT_MASK (_MK_MASK_CONST(0xf)
#define XUSB_CSB_HSPI_PVTPORTSC3_6_PLS_STATUS_SW_DEFAULT   (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTSC3_6_PLS_STATUS_SW_DEFAULT_MASK (_MK_MASK_CONST(0xf)
#define XUSB_CSB_HSPI_PVTPORTSC3_6_PLS_STATUS_ENABLED      _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTSC3_6_PLS_STATUS_L1_SUSPEND   _MK_ENUM_CONST(0x00000002)
#define XUSB_CSB_HSPI_PVTPORTSC3_6_PLS_STATUS_SUSPEND      _MK_ENUM_CONST(0x00000003)
#define XUSB_CSB_HSPI_PVTPORTSC3_6_PLS_STATUS_POWER_OFF    _MK_ENUM_CONST(0x00000004)
#define XUSB_CSB_HSPI_PVTPORTSC3_6_PLS_STATUS_DISCONNECTED _MK_ENUM_CONST(0x00000005)
#define XUSB_CSB_HSPI_PVTPORTSC3_6_PLS_STATUS_FS_MODE      _MK_ENUM_CONST(0x00000006)
#define XUSB_CSB_HSPI_PVTPORTSC3_6_PLS_STATUS_DISABLED     _MK_ENUM_CONST(0x00000007)
#define XUSB_CSB_HSPI_PVTPORTSC3_6_PLS_STATUS_RESET        _MK_ENUM_CONST(0x00000009)
#define XUSB_CSB_HSPI_PVTPORTSC3_6_PLS_STATUS_TESTMODE     _MK_ENUM_CONST(0x0000000B)
#define XUSB_CSB_HSPI_PVTPORTSC3_6_PLS_STATUS_RESUME       _MK_ENUM_CONST(0x0000000F)
#define XUSB_CSB_HSPI_PVTPORTSC3_6_CCS_SHIFT                _MK_SHIFT_CONST(12)
#define XUSB_CSB_HSPI_PVTPORTSC3_6_CCS_FIELD               (_MK_SHIFT_CONST(0x1) << XUSB_CSB_HSPI_PVTPORTSC3_6_CCS_SHIFT)
#define XUSB_CSB_HSPI_PVTPORTSC3_6_CCS_RANGE               12:12
#define XUSB_CSB_HSPI_PVTPORTSC3_6_CCS_WOFFSET             0
#define XUSB_CSB_HSPI_PVTPORTSC3_6_CCS_DEFAULT             (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTSC3_6_CCS_DEFAULT_MASK        (_MK_MASK_CONST(0x1)
#define XUSB_CSB_HSPI_PVTPORTSC3_6_CCS_SW_DEFAULT          (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTSC3_6_CCS_SW_DEFAULT_MASK     (_MK_MASK_CONST(0x1)
#define XUSB_CSB_HSPI_PVTPORTSC3_6_CCS_NODEV               _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTSC3_6_CCS_DEV                 _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_HSPI_PVTPORTSC3_6_PORT_SPEED_SHIFT         _MK_SHIFT_CONST(16)
#define XUSB_CSB_HSPI_PVTPORTSC3_6_PORT_SPEED_FIELD        (_MK_SHIFT_CONST(0xf) << XUSB_CSB_HSPI_PVTPORTSC3_6_PORT_SPEED_SHIFT)
#define XUSB_CSB_HSPI_PVTPORTSC3_6_PORT_SPEED_RANGE        19:16
#define XUSB_CSB_HSPI_PVTPORTSC3_6_PORT_SPEED_WOFFSET      0
#define XUSB_CSB_HSPI_PVTPORTSC3_6_PORT_SPEED_DEFAULT      (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTSC3_6_PORT_SPEED_DEFAULT_MASK (_MK_MASK_CONST(0xf)
#define XUSB_CSB_HSPI_PVTPORTSC3_6_PORT_SPEED_SW_DEFAULT   (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTSC3_6_PORT_SPEED_SW_DEFAULT_MASK (_MK_MASK_CONST(0xf)
#define XUSB_CSB_HSPI_PVTPORTSC3_6_PORT_SPEED_FS           _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_HSPI_PVTPORTSC3_6_PORT_SPEED_LS           _MK_ENUM_CONST(0x00000002)
#define XUSB_CSB_HSPI_PVTPORTSC3_6_PORT_SPEED_HS           _MK_ENUM_CONST(0x00000003)
#define XUSB_CSB_HSPI_PVTPORTSC3_6_OCA_SHIFT                _MK_SHIFT_CONST(20)
#define XUSB_CSB_HSPI_PVTPORTSC3_6_OCA_FIELD               (_MK_SHIFT_CONST(0x1) << XUSB_CSB_HSPI_PVTPORTSC3_6_OCA_SHIFT)
#define XUSB_CSB_HSPI_PVTPORTSC3_6_OCA_RANGE               20:20
#define XUSB_CSB_HSPI_PVTPORTSC3_6_OCA_WOFFSET             0
#define XUSB_CSB_HSPI_PVTPORTSC3_6_OCA_DEFAULT             (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTSC3_6_OCA_DEFAULT_MASK        (_MK_MASK_CONST(0x1)
#define XUSB_CSB_HSPI_PVTPORTSC3_6_OCA_SW_DEFAULT          (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTSC3_6_OCA_SW_DEFAULT_MASK     (_MK_MASK_CONST(0x1)
#define XUSB_CSB_HSPI_PVTPORTSC3_6_OCA_DISABLED            _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTSC3_6_OCA_ENABLED             _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_HSPI_PVTPORTSC3_6_DIRECTED_FAIL_SHIFT      _MK_SHIFT_CONST(21)
#define XUSB_CSB_HSPI_PVTPORTSC3_6_DIRECTED_FAIL_FIELD     (_MK_SHIFT_CONST(0x1) << XUSB_CSB_HSPI_PVTPORTSC3_6_DIRECTED_FAIL_SHIFT)
#define XUSB_CSB_HSPI_PVTPORTSC3_6_DIRECTED_FAIL_RANGE     21:21
#define XUSB_CSB_HSPI_PVTPORTSC3_6_DIRECTED_FAIL_WOFFSET   0
#define XUSB_CSB_HSPI_PVTPORTSC3_6_DIRECTED_FAIL_DEFAULT   (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTSC3_6_DIRECTED_FAIL_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_CSB_HSPI_PVTPORTSC3_6_DIRECTED_FAIL_SW_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTSC3_6_DIRECTED_FAIL_SW_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_CSB_HSPI_PVTPORTSC3_6_DIRECTED_FAIL_NO_FAIL   _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTSC3_6_DIRECTED_FAIL_FAILED    _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_HSPI_PVTPORTSC3_6_DIRECTED_FAIL_CLEAR     _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_HSPI_PVTPORTSC3_6_DR_SHIFT                 _MK_SHIFT_CONST(30)
#define XUSB_CSB_HSPI_PVTPORTSC3_6_DR_FIELD                (_MK_SHIFT_CONST(0x1) << XUSB_CSB_HSPI_PVTPORTSC3_6_DR_SHIFT)
#define XUSB_CSB_HSPI_PVTPORTSC3_6_DR_RANGE                30:30
#define XUSB_CSB_HSPI_PVTPORTSC3_6_DR_WOFFSET              0
#define XUSB_CSB_HSPI_PVTPORTSC3_6_DR_DEFAULT              (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTSC3_6_DR_DEFAULT_MASK         (_MK_MASK_CONST(0x1)
#define XUSB_CSB_HSPI_PVTPORTSC3_6_DR_SW_DEFAULT           (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTSC3_6_DR_SW_DEFAULT_MASK      (_MK_MASK_CONST(0x1)
#define XUSB_CSB_HSPI_PVTPORTSC3_6_DR_NON_REMOVABLE        _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTSC3_6_DR_REMOVABLE            _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_HSPI_PVTPORTSC3_7                         _MK_ADDR_CONST(0x116878)
#define XUSB_CSB_HSPI_PVTPORTSC3_7_SECURE                  0
#define XUSB_CSB_HSPI_PVTPORTSC3_7_WORD_COUNT              1
#define XUSB_CSB_HSPI_PVTPORTSC3_7_RESET_VAL               _MK_MASK_CONST(0x0)
#define XUSB_CSB_HSPI_PVTPORTSC3_7_RESET_MASK              _MK_MASK_CONST(0x403f100f)
#define XUSB_CSB_HSPI_PVTPORTSC3_7_SW_DEFAULT_VAL          _MK_MASK_CONST(0x0)
#define XUSB_CSB_HSPI_PVTPORTSC3_7_SW_DEFAULT_MASK         _MK_MASK_CONST(0x403f100f)
#define XUSB_CSB_HSPI_PVTPORTSC3_7_READ_MASK               _MK_MASK_CONST(0x403f100f)
#define XUSB_CSB_HSPI_PVTPORTSC3_7_WRITE_MASK              _MK_MASK_CONST(0x200000)
#define XUSB_CSB_HSPI_PVTPORTSC3_7_PLS_STATUS_SHIFT         _MK_SHIFT_CONST(0)
#define XUSB_CSB_HSPI_PVTPORTSC3_7_PLS_STATUS_FIELD        (_MK_SHIFT_CONST(0xf) << XUSB_CSB_HSPI_PVTPORTSC3_7_PLS_STATUS_SHIFT)
#define XUSB_CSB_HSPI_PVTPORTSC3_7_PLS_STATUS_RANGE        3:0
#define XUSB_CSB_HSPI_PVTPORTSC3_7_PLS_STATUS_WOFFSET      0
#define XUSB_CSB_HSPI_PVTPORTSC3_7_PLS_STATUS_DEFAULT      (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTSC3_7_PLS_STATUS_DEFAULT_MASK (_MK_MASK_CONST(0xf)
#define XUSB_CSB_HSPI_PVTPORTSC3_7_PLS_STATUS_SW_DEFAULT   (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTSC3_7_PLS_STATUS_SW_DEFAULT_MASK (_MK_MASK_CONST(0xf)
#define XUSB_CSB_HSPI_PVTPORTSC3_7_PLS_STATUS_ENABLED      _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTSC3_7_PLS_STATUS_L1_SUSPEND   _MK_ENUM_CONST(0x00000002)
#define XUSB_CSB_HSPI_PVTPORTSC3_7_PLS_STATUS_SUSPEND      _MK_ENUM_CONST(0x00000003)
#define XUSB_CSB_HSPI_PVTPORTSC3_7_PLS_STATUS_POWER_OFF    _MK_ENUM_CONST(0x00000004)
#define XUSB_CSB_HSPI_PVTPORTSC3_7_PLS_STATUS_DISCONNECTED _MK_ENUM_CONST(0x00000005)
#define XUSB_CSB_HSPI_PVTPORTSC3_7_PLS_STATUS_FS_MODE      _MK_ENUM_CONST(0x00000006)
#define XUSB_CSB_HSPI_PVTPORTSC3_7_PLS_STATUS_DISABLED     _MK_ENUM_CONST(0x00000007)
#define XUSB_CSB_HSPI_PVTPORTSC3_7_PLS_STATUS_RESET        _MK_ENUM_CONST(0x00000009)
#define XUSB_CSB_HSPI_PVTPORTSC3_7_PLS_STATUS_TESTMODE     _MK_ENUM_CONST(0x0000000B)
#define XUSB_CSB_HSPI_PVTPORTSC3_7_PLS_STATUS_RESUME       _MK_ENUM_CONST(0x0000000F)
#define XUSB_CSB_HSPI_PVTPORTSC3_7_CCS_SHIFT                _MK_SHIFT_CONST(12)
#define XUSB_CSB_HSPI_PVTPORTSC3_7_CCS_FIELD               (_MK_SHIFT_CONST(0x1) << XUSB_CSB_HSPI_PVTPORTSC3_7_CCS_SHIFT)
#define XUSB_CSB_HSPI_PVTPORTSC3_7_CCS_RANGE               12:12
#define XUSB_CSB_HSPI_PVTPORTSC3_7_CCS_WOFFSET             0
#define XUSB_CSB_HSPI_PVTPORTSC3_7_CCS_DEFAULT             (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTSC3_7_CCS_DEFAULT_MASK        (_MK_MASK_CONST(0x1)
#define XUSB_CSB_HSPI_PVTPORTSC3_7_CCS_SW_DEFAULT          (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTSC3_7_CCS_SW_DEFAULT_MASK     (_MK_MASK_CONST(0x1)
#define XUSB_CSB_HSPI_PVTPORTSC3_7_CCS_NODEV               _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTSC3_7_CCS_DEV                 _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_HSPI_PVTPORTSC3_7_PORT_SPEED_SHIFT         _MK_SHIFT_CONST(16)
#define XUSB_CSB_HSPI_PVTPORTSC3_7_PORT_SPEED_FIELD        (_MK_SHIFT_CONST(0xf) << XUSB_CSB_HSPI_PVTPORTSC3_7_PORT_SPEED_SHIFT)
#define XUSB_CSB_HSPI_PVTPORTSC3_7_PORT_SPEED_RANGE        19:16
#define XUSB_CSB_HSPI_PVTPORTSC3_7_PORT_SPEED_WOFFSET      0
#define XUSB_CSB_HSPI_PVTPORTSC3_7_PORT_SPEED_DEFAULT      (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTSC3_7_PORT_SPEED_DEFAULT_MASK (_MK_MASK_CONST(0xf)
#define XUSB_CSB_HSPI_PVTPORTSC3_7_PORT_SPEED_SW_DEFAULT   (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTSC3_7_PORT_SPEED_SW_DEFAULT_MASK (_MK_MASK_CONST(0xf)
#define XUSB_CSB_HSPI_PVTPORTSC3_7_PORT_SPEED_FS           _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_HSPI_PVTPORTSC3_7_PORT_SPEED_LS           _MK_ENUM_CONST(0x00000002)
#define XUSB_CSB_HSPI_PVTPORTSC3_7_PORT_SPEED_HS           _MK_ENUM_CONST(0x00000003)
#define XUSB_CSB_HSPI_PVTPORTSC3_7_OCA_SHIFT                _MK_SHIFT_CONST(20)
#define XUSB_CSB_HSPI_PVTPORTSC3_7_OCA_FIELD               (_MK_SHIFT_CONST(0x1) << XUSB_CSB_HSPI_PVTPORTSC3_7_OCA_SHIFT)
#define XUSB_CSB_HSPI_PVTPORTSC3_7_OCA_RANGE               20:20
#define XUSB_CSB_HSPI_PVTPORTSC3_7_OCA_WOFFSET             0
#define XUSB_CSB_HSPI_PVTPORTSC3_7_OCA_DEFAULT             (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTSC3_7_OCA_DEFAULT_MASK        (_MK_MASK_CONST(0x1)
#define XUSB_CSB_HSPI_PVTPORTSC3_7_OCA_SW_DEFAULT          (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTSC3_7_OCA_SW_DEFAULT_MASK     (_MK_MASK_CONST(0x1)
#define XUSB_CSB_HSPI_PVTPORTSC3_7_OCA_DISABLED            _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTSC3_7_OCA_ENABLED             _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_HSPI_PVTPORTSC3_7_DIRECTED_FAIL_SHIFT      _MK_SHIFT_CONST(21)
#define XUSB_CSB_HSPI_PVTPORTSC3_7_DIRECTED_FAIL_FIELD     (_MK_SHIFT_CONST(0x1) << XUSB_CSB_HSPI_PVTPORTSC3_7_DIRECTED_FAIL_SHIFT)
#define XUSB_CSB_HSPI_PVTPORTSC3_7_DIRECTED_FAIL_RANGE     21:21
#define XUSB_CSB_HSPI_PVTPORTSC3_7_DIRECTED_FAIL_WOFFSET   0
#define XUSB_CSB_HSPI_PVTPORTSC3_7_DIRECTED_FAIL_DEFAULT   (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTSC3_7_DIRECTED_FAIL_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_CSB_HSPI_PVTPORTSC3_7_DIRECTED_FAIL_SW_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTSC3_7_DIRECTED_FAIL_SW_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_CSB_HSPI_PVTPORTSC3_7_DIRECTED_FAIL_NO_FAIL   _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTSC3_7_DIRECTED_FAIL_FAILED    _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_HSPI_PVTPORTSC3_7_DIRECTED_FAIL_CLEAR     _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_HSPI_PVTPORTSC3_7_DR_SHIFT                 _MK_SHIFT_CONST(30)
#define XUSB_CSB_HSPI_PVTPORTSC3_7_DR_FIELD                (_MK_SHIFT_CONST(0x1) << XUSB_CSB_HSPI_PVTPORTSC3_7_DR_SHIFT)
#define XUSB_CSB_HSPI_PVTPORTSC3_7_DR_RANGE                30:30
#define XUSB_CSB_HSPI_PVTPORTSC3_7_DR_WOFFSET              0
#define XUSB_CSB_HSPI_PVTPORTSC3_7_DR_DEFAULT              (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTSC3_7_DR_DEFAULT_MASK         (_MK_MASK_CONST(0x1)
#define XUSB_CSB_HSPI_PVTPORTSC3_7_DR_SW_DEFAULT           (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTSC3_7_DR_SW_DEFAULT_MASK      (_MK_MASK_CONST(0x1)
#define XUSB_CSB_HSPI_PVTPORTSC3_7_DR_NON_REMOVABLE        _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTSC3_7_DR_REMOVABLE            _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_HSPI_PVTPORTPMSC_0                        _MK_ADDR_CONST(0x11680c)
#define XUSB_CSB_HSPI_PVTPORTPMSC_0_SECURE                 0
#define XUSB_CSB_HSPI_PVTPORTPMSC_0_WORD_COUNT             1
#define XUSB_CSB_HSPI_PVTPORTPMSC_0_RESET_VAL              _MK_MASK_CONST(0x0)
#define XUSB_CSB_HSPI_PVTPORTPMSC_0_RESET_MASK             _MK_MASK_CONST(0xffffffff)
#define XUSB_CSB_HSPI_PVTPORTPMSC_0_SW_DEFAULT_VAL         _MK_MASK_CONST(0x0)
#define XUSB_CSB_HSPI_PVTPORTPMSC_0_SW_DEFAULT_MASK        _MK_MASK_CONST(0xffffffff)
#define XUSB_CSB_HSPI_PVTPORTPMSC_0_READ_MASK              _MK_MASK_CONST(0xffffffff)
#define XUSB_CSB_HSPI_PVTPORTPMSC_0_WRITE_MASK             _MK_MASK_CONST(0xf001fff8)
#define XUSB_CSB_HSPI_PVTPORTPMSC_0_L1S_SHIFT               _MK_SHIFT_CONST(0)
#define XUSB_CSB_HSPI_PVTPORTPMSC_0_L1S_FIELD              (_MK_SHIFT_CONST(0x7) << XUSB_CSB_HSPI_PVTPORTPMSC_0_L1S_SHIFT)
#define XUSB_CSB_HSPI_PVTPORTPMSC_0_L1S_RANGE              2:0
#define XUSB_CSB_HSPI_PVTPORTPMSC_0_L1S_WOFFSET            0
#define XUSB_CSB_HSPI_PVTPORTPMSC_0_L1S_DEFAULT            (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTPMSC_0_L1S_DEFAULT_MASK       (_MK_MASK_CONST(0x7)
#define XUSB_CSB_HSPI_PVTPORTPMSC_0_L1S_SW_DEFAULT         (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTPMSC_0_L1S_SW_DEFAULT_MASK    (_MK_MASK_CONST(0x7)
#define XUSB_CSB_HSPI_PVTPORTPMSC_0_L1S_INVLD              _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTPMSC_0_L1S_SUCCESS            _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_HSPI_PVTPORTPMSC_0_L1S_NYET               _MK_ENUM_CONST(0x00000002)
#define XUSB_CSB_HSPI_PVTPORTPMSC_0_L1S_STALL              _MK_ENUM_CONST(0x00000003)
#define XUSB_CSB_HSPI_PVTPORTPMSC_0_L1S_ERROR              _MK_ENUM_CONST(0x00000004)
#define XUSB_CSB_HSPI_PVTPORTPMSC_0_RWE_SHIFT               _MK_SHIFT_CONST(3)
#define XUSB_CSB_HSPI_PVTPORTPMSC_0_RWE_FIELD              (_MK_SHIFT_CONST(0x1) << XUSB_CSB_HSPI_PVTPORTPMSC_0_RWE_SHIFT)
#define XUSB_CSB_HSPI_PVTPORTPMSC_0_RWE_RANGE              3:3
#define XUSB_CSB_HSPI_PVTPORTPMSC_0_RWE_WOFFSET            0
#define XUSB_CSB_HSPI_PVTPORTPMSC_0_RWE_DEFAULT            (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTPMSC_0_RWE_DEFAULT_MASK       (_MK_MASK_CONST(0x1)
#define XUSB_CSB_HSPI_PVTPORTPMSC_0_RWE_SW_DEFAULT         (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTPMSC_0_RWE_SW_DEFAULT_MASK    (_MK_MASK_CONST(0x1)
#define XUSB_CSB_HSPI_PVTPORTPMSC_0_RWE_DISABLED           _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTPMSC_0_RWE_ENABLED            _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_HSPI_PVTPORTPMSC_0_HIRD_SHIFT              _MK_SHIFT_CONST(4)
#define XUSB_CSB_HSPI_PVTPORTPMSC_0_HIRD_FIELD             (_MK_SHIFT_CONST(0xf) << XUSB_CSB_HSPI_PVTPORTPMSC_0_HIRD_SHIFT)
#define XUSB_CSB_HSPI_PVTPORTPMSC_0_HIRD_RANGE             7:4
#define XUSB_CSB_HSPI_PVTPORTPMSC_0_HIRD_WOFFSET           0
#define XUSB_CSB_HSPI_PVTPORTPMSC_0_HIRD_DEFAULT           (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTPMSC_0_HIRD_DEFAULT_MASK      (_MK_MASK_CONST(0xf)
#define XUSB_CSB_HSPI_PVTPORTPMSC_0_HIRD_SW_DEFAULT        (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTPMSC_0_HIRD_SW_DEFAULT_MASK   (_MK_MASK_CONST(0xf)
#define XUSB_CSB_HSPI_PVTPORTPMSC_0_HIRD_INIT              _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTPMSC_0_L1DS_SHIFT              _MK_SHIFT_CONST(8)
#define XUSB_CSB_HSPI_PVTPORTPMSC_0_L1DS_FIELD             (_MK_SHIFT_CONST(0xff) << XUSB_CSB_HSPI_PVTPORTPMSC_0_L1DS_SHIFT)
#define XUSB_CSB_HSPI_PVTPORTPMSC_0_L1DS_RANGE             15:8
#define XUSB_CSB_HSPI_PVTPORTPMSC_0_L1DS_WOFFSET           0
#define XUSB_CSB_HSPI_PVTPORTPMSC_0_L1DS_DEFAULT           (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTPMSC_0_L1DS_DEFAULT_MASK      (_MK_MASK_CONST(0xff)
#define XUSB_CSB_HSPI_PVTPORTPMSC_0_L1DS_SW_DEFAULT        (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTPMSC_0_L1DS_SW_DEFAULT_MASK   (_MK_MASK_CONST(0xff)
#define XUSB_CSB_HSPI_PVTPORTPMSC_0_L1DS_INIT              _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTPMSC_0_HLE_SHIFT               _MK_SHIFT_CONST(16)
#define XUSB_CSB_HSPI_PVTPORTPMSC_0_HLE_FIELD              (_MK_SHIFT_CONST(0x1) << XUSB_CSB_HSPI_PVTPORTPMSC_0_HLE_SHIFT)
#define XUSB_CSB_HSPI_PVTPORTPMSC_0_HLE_RANGE              16:16
#define XUSB_CSB_HSPI_PVTPORTPMSC_0_HLE_WOFFSET            0
#define XUSB_CSB_HSPI_PVTPORTPMSC_0_HLE_DEFAULT            (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTPMSC_0_HLE_DEFAULT_MASK       (_MK_MASK_CONST(0x1)
#define XUSB_CSB_HSPI_PVTPORTPMSC_0_HLE_SW_DEFAULT         (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTPMSC_0_HLE_SW_DEFAULT_MASK    (_MK_MASK_CONST(0x1)
#define XUSB_CSB_HSPI_PVTPORTPMSC_0_HLE_INIT               _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTPMSC_0_RSVD0_SHIFT             _MK_SHIFT_CONST(17)
#define XUSB_CSB_HSPI_PVTPORTPMSC_0_RSVD0_FIELD            (_MK_SHIFT_CONST(0x7ff) << XUSB_CSB_HSPI_PVTPORTPMSC_0_RSVD0_SHIFT)
#define XUSB_CSB_HSPI_PVTPORTPMSC_0_RSVD0_RANGE            27:17
#define XUSB_CSB_HSPI_PVTPORTPMSC_0_RSVD0_WOFFSET          0
#define XUSB_CSB_HSPI_PVTPORTPMSC_0_RSVD0_DEFAULT          (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTPMSC_0_RSVD0_DEFAULT_MASK     (_MK_MASK_CONST(0x7ff)
#define XUSB_CSB_HSPI_PVTPORTPMSC_0_RSVD0_SW_DEFAULT       (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTPMSC_0_RSVD0_SW_DEFAULT_MASK  (_MK_MASK_CONST(0x7ff)
#define XUSB_CSB_HSPI_PVTPORTPMSC_0_RSVD0_00               _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTPMSC_0_TM_SHIFT                _MK_SHIFT_CONST(28)
#define XUSB_CSB_HSPI_PVTPORTPMSC_0_TM_FIELD               (_MK_SHIFT_CONST(0xf) << XUSB_CSB_HSPI_PVTPORTPMSC_0_TM_SHIFT)
#define XUSB_CSB_HSPI_PVTPORTPMSC_0_TM_RANGE               31:28
#define XUSB_CSB_HSPI_PVTPORTPMSC_0_TM_WOFFSET             0
#define XUSB_CSB_HSPI_PVTPORTPMSC_0_TM_DEFAULT             (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTPMSC_0_TM_DEFAULT_MASK        (_MK_MASK_CONST(0xf)
#define XUSB_CSB_HSPI_PVTPORTPMSC_0_TM_SW_DEFAULT          (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTPMSC_0_TM_SW_DEFAULT_MASK     (_MK_MASK_CONST(0xf)
#define XUSB_CSB_HSPI_PVTPORTPMSC_0_TM_DISABLE             _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTPMSC_0_TM_JSTATE              _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_HSPI_PVTPORTPMSC_0_TM_KSTATE              _MK_ENUM_CONST(0x00000002)
#define XUSB_CSB_HSPI_PVTPORTPMSC_0_TM_SE0NAK              _MK_ENUM_CONST(0x00000003)
#define XUSB_CSB_HSPI_PVTPORTPMSC_0_TM_PACKET              _MK_ENUM_CONST(0x00000004)
#define XUSB_CSB_HSPI_PVTPORTPMSC_0_TM_FORCEEN             _MK_ENUM_CONST(0x00000005)
#define XUSB_CSB_HSPI_PVTPORTPMSC_0_TM_ERROR               _MK_ENUM_CONST(0x0000000F)
#define XUSB_CSB_HSPI_PVTPORTPMSC_1                        _MK_ADDR_CONST(0x11681c)
#define XUSB_CSB_HSPI_PVTPORTPMSC_1_SECURE                 0
#define XUSB_CSB_HSPI_PVTPORTPMSC_1_WORD_COUNT             1
#define XUSB_CSB_HSPI_PVTPORTPMSC_1_RESET_VAL              _MK_MASK_CONST(0x0)
#define XUSB_CSB_HSPI_PVTPORTPMSC_1_RESET_MASK             _MK_MASK_CONST(0xffffffff)
#define XUSB_CSB_HSPI_PVTPORTPMSC_1_SW_DEFAULT_VAL         _MK_MASK_CONST(0x0)
#define XUSB_CSB_HSPI_PVTPORTPMSC_1_SW_DEFAULT_MASK        _MK_MASK_CONST(0xffffffff)
#define XUSB_CSB_HSPI_PVTPORTPMSC_1_READ_MASK              _MK_MASK_CONST(0xffffffff)
#define XUSB_CSB_HSPI_PVTPORTPMSC_1_WRITE_MASK             _MK_MASK_CONST(0xf001fff8)
#define XUSB_CSB_HSPI_PVTPORTPMSC_1_L1S_SHIFT               _MK_SHIFT_CONST(0)
#define XUSB_CSB_HSPI_PVTPORTPMSC_1_L1S_FIELD              (_MK_SHIFT_CONST(0x7) << XUSB_CSB_HSPI_PVTPORTPMSC_1_L1S_SHIFT)
#define XUSB_CSB_HSPI_PVTPORTPMSC_1_L1S_RANGE              2:0
#define XUSB_CSB_HSPI_PVTPORTPMSC_1_L1S_WOFFSET            0
#define XUSB_CSB_HSPI_PVTPORTPMSC_1_L1S_DEFAULT            (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTPMSC_1_L1S_DEFAULT_MASK       (_MK_MASK_CONST(0x7)
#define XUSB_CSB_HSPI_PVTPORTPMSC_1_L1S_SW_DEFAULT         (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTPMSC_1_L1S_SW_DEFAULT_MASK    (_MK_MASK_CONST(0x7)
#define XUSB_CSB_HSPI_PVTPORTPMSC_1_L1S_INVLD              _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTPMSC_1_L1S_SUCCESS            _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_HSPI_PVTPORTPMSC_1_L1S_NYET               _MK_ENUM_CONST(0x00000002)
#define XUSB_CSB_HSPI_PVTPORTPMSC_1_L1S_STALL              _MK_ENUM_CONST(0x00000003)
#define XUSB_CSB_HSPI_PVTPORTPMSC_1_L1S_ERROR              _MK_ENUM_CONST(0x00000004)
#define XUSB_CSB_HSPI_PVTPORTPMSC_1_RWE_SHIFT               _MK_SHIFT_CONST(3)
#define XUSB_CSB_HSPI_PVTPORTPMSC_1_RWE_FIELD              (_MK_SHIFT_CONST(0x1) << XUSB_CSB_HSPI_PVTPORTPMSC_1_RWE_SHIFT)
#define XUSB_CSB_HSPI_PVTPORTPMSC_1_RWE_RANGE              3:3
#define XUSB_CSB_HSPI_PVTPORTPMSC_1_RWE_WOFFSET            0
#define XUSB_CSB_HSPI_PVTPORTPMSC_1_RWE_DEFAULT            (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTPMSC_1_RWE_DEFAULT_MASK       (_MK_MASK_CONST(0x1)
#define XUSB_CSB_HSPI_PVTPORTPMSC_1_RWE_SW_DEFAULT         (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTPMSC_1_RWE_SW_DEFAULT_MASK    (_MK_MASK_CONST(0x1)
#define XUSB_CSB_HSPI_PVTPORTPMSC_1_RWE_DISABLED           _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTPMSC_1_RWE_ENABLED            _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_HSPI_PVTPORTPMSC_1_HIRD_SHIFT              _MK_SHIFT_CONST(4)
#define XUSB_CSB_HSPI_PVTPORTPMSC_1_HIRD_FIELD             (_MK_SHIFT_CONST(0xf) << XUSB_CSB_HSPI_PVTPORTPMSC_1_HIRD_SHIFT)
#define XUSB_CSB_HSPI_PVTPORTPMSC_1_HIRD_RANGE             7:4
#define XUSB_CSB_HSPI_PVTPORTPMSC_1_HIRD_WOFFSET           0
#define XUSB_CSB_HSPI_PVTPORTPMSC_1_HIRD_DEFAULT           (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTPMSC_1_HIRD_DEFAULT_MASK      (_MK_MASK_CONST(0xf)
#define XUSB_CSB_HSPI_PVTPORTPMSC_1_HIRD_SW_DEFAULT        (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTPMSC_1_HIRD_SW_DEFAULT_MASK   (_MK_MASK_CONST(0xf)
#define XUSB_CSB_HSPI_PVTPORTPMSC_1_HIRD_INIT              _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTPMSC_1_L1DS_SHIFT              _MK_SHIFT_CONST(8)
#define XUSB_CSB_HSPI_PVTPORTPMSC_1_L1DS_FIELD             (_MK_SHIFT_CONST(0xff) << XUSB_CSB_HSPI_PVTPORTPMSC_1_L1DS_SHIFT)
#define XUSB_CSB_HSPI_PVTPORTPMSC_1_L1DS_RANGE             15:8
#define XUSB_CSB_HSPI_PVTPORTPMSC_1_L1DS_WOFFSET           0
#define XUSB_CSB_HSPI_PVTPORTPMSC_1_L1DS_DEFAULT           (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTPMSC_1_L1DS_DEFAULT_MASK      (_MK_MASK_CONST(0xff)
#define XUSB_CSB_HSPI_PVTPORTPMSC_1_L1DS_SW_DEFAULT        (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTPMSC_1_L1DS_SW_DEFAULT_MASK   (_MK_MASK_CONST(0xff)
#define XUSB_CSB_HSPI_PVTPORTPMSC_1_L1DS_INIT              _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTPMSC_1_HLE_SHIFT               _MK_SHIFT_CONST(16)
#define XUSB_CSB_HSPI_PVTPORTPMSC_1_HLE_FIELD              (_MK_SHIFT_CONST(0x1) << XUSB_CSB_HSPI_PVTPORTPMSC_1_HLE_SHIFT)
#define XUSB_CSB_HSPI_PVTPORTPMSC_1_HLE_RANGE              16:16
#define XUSB_CSB_HSPI_PVTPORTPMSC_1_HLE_WOFFSET            0
#define XUSB_CSB_HSPI_PVTPORTPMSC_1_HLE_DEFAULT            (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTPMSC_1_HLE_DEFAULT_MASK       (_MK_MASK_CONST(0x1)
#define XUSB_CSB_HSPI_PVTPORTPMSC_1_HLE_SW_DEFAULT         (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTPMSC_1_HLE_SW_DEFAULT_MASK    (_MK_MASK_CONST(0x1)
#define XUSB_CSB_HSPI_PVTPORTPMSC_1_HLE_INIT               _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTPMSC_1_RSVD0_SHIFT             _MK_SHIFT_CONST(17)
#define XUSB_CSB_HSPI_PVTPORTPMSC_1_RSVD0_FIELD            (_MK_SHIFT_CONST(0x7ff) << XUSB_CSB_HSPI_PVTPORTPMSC_1_RSVD0_SHIFT)
#define XUSB_CSB_HSPI_PVTPORTPMSC_1_RSVD0_RANGE            27:17
#define XUSB_CSB_HSPI_PVTPORTPMSC_1_RSVD0_WOFFSET          0
#define XUSB_CSB_HSPI_PVTPORTPMSC_1_RSVD0_DEFAULT          (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTPMSC_1_RSVD0_DEFAULT_MASK     (_MK_MASK_CONST(0x7ff)
#define XUSB_CSB_HSPI_PVTPORTPMSC_1_RSVD0_SW_DEFAULT       (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTPMSC_1_RSVD0_SW_DEFAULT_MASK  (_MK_MASK_CONST(0x7ff)
#define XUSB_CSB_HSPI_PVTPORTPMSC_1_RSVD0_00               _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTPMSC_1_TM_SHIFT                _MK_SHIFT_CONST(28)
#define XUSB_CSB_HSPI_PVTPORTPMSC_1_TM_FIELD               (_MK_SHIFT_CONST(0xf) << XUSB_CSB_HSPI_PVTPORTPMSC_1_TM_SHIFT)
#define XUSB_CSB_HSPI_PVTPORTPMSC_1_TM_RANGE               31:28
#define XUSB_CSB_HSPI_PVTPORTPMSC_1_TM_WOFFSET             0
#define XUSB_CSB_HSPI_PVTPORTPMSC_1_TM_DEFAULT             (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTPMSC_1_TM_DEFAULT_MASK        (_MK_MASK_CONST(0xf)
#define XUSB_CSB_HSPI_PVTPORTPMSC_1_TM_SW_DEFAULT          (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTPMSC_1_TM_SW_DEFAULT_MASK     (_MK_MASK_CONST(0xf)
#define XUSB_CSB_HSPI_PVTPORTPMSC_1_TM_DISABLE             _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTPMSC_1_TM_JSTATE              _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_HSPI_PVTPORTPMSC_1_TM_KSTATE              _MK_ENUM_CONST(0x00000002)
#define XUSB_CSB_HSPI_PVTPORTPMSC_1_TM_SE0NAK              _MK_ENUM_CONST(0x00000003)
#define XUSB_CSB_HSPI_PVTPORTPMSC_1_TM_PACKET              _MK_ENUM_CONST(0x00000004)
#define XUSB_CSB_HSPI_PVTPORTPMSC_1_TM_FORCEEN             _MK_ENUM_CONST(0x00000005)
#define XUSB_CSB_HSPI_PVTPORTPMSC_1_TM_ERROR               _MK_ENUM_CONST(0x0000000F)
#define XUSB_CSB_HSPI_PVTPORTPMSC_2                        _MK_ADDR_CONST(0x11682c)
#define XUSB_CSB_HSPI_PVTPORTPMSC_2_SECURE                 0
#define XUSB_CSB_HSPI_PVTPORTPMSC_2_WORD_COUNT             1
#define XUSB_CSB_HSPI_PVTPORTPMSC_2_RESET_VAL              _MK_MASK_CONST(0x0)
#define XUSB_CSB_HSPI_PVTPORTPMSC_2_RESET_MASK             _MK_MASK_CONST(0xffffffff)
#define XUSB_CSB_HSPI_PVTPORTPMSC_2_SW_DEFAULT_VAL         _MK_MASK_CONST(0x0)
#define XUSB_CSB_HSPI_PVTPORTPMSC_2_SW_DEFAULT_MASK        _MK_MASK_CONST(0xffffffff)
#define XUSB_CSB_HSPI_PVTPORTPMSC_2_READ_MASK              _MK_MASK_CONST(0xffffffff)
#define XUSB_CSB_HSPI_PVTPORTPMSC_2_WRITE_MASK             _MK_MASK_CONST(0xf001fff8)
#define XUSB_CSB_HSPI_PVTPORTPMSC_2_L1S_SHIFT               _MK_SHIFT_CONST(0)
#define XUSB_CSB_HSPI_PVTPORTPMSC_2_L1S_FIELD              (_MK_SHIFT_CONST(0x7) << XUSB_CSB_HSPI_PVTPORTPMSC_2_L1S_SHIFT)
#define XUSB_CSB_HSPI_PVTPORTPMSC_2_L1S_RANGE              2:0
#define XUSB_CSB_HSPI_PVTPORTPMSC_2_L1S_WOFFSET            0
#define XUSB_CSB_HSPI_PVTPORTPMSC_2_L1S_DEFAULT            (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTPMSC_2_L1S_DEFAULT_MASK       (_MK_MASK_CONST(0x7)
#define XUSB_CSB_HSPI_PVTPORTPMSC_2_L1S_SW_DEFAULT         (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTPMSC_2_L1S_SW_DEFAULT_MASK    (_MK_MASK_CONST(0x7)
#define XUSB_CSB_HSPI_PVTPORTPMSC_2_L1S_INVLD              _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTPMSC_2_L1S_SUCCESS            _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_HSPI_PVTPORTPMSC_2_L1S_NYET               _MK_ENUM_CONST(0x00000002)
#define XUSB_CSB_HSPI_PVTPORTPMSC_2_L1S_STALL              _MK_ENUM_CONST(0x00000003)
#define XUSB_CSB_HSPI_PVTPORTPMSC_2_L1S_ERROR              _MK_ENUM_CONST(0x00000004)
#define XUSB_CSB_HSPI_PVTPORTPMSC_2_RWE_SHIFT               _MK_SHIFT_CONST(3)
#define XUSB_CSB_HSPI_PVTPORTPMSC_2_RWE_FIELD              (_MK_SHIFT_CONST(0x1) << XUSB_CSB_HSPI_PVTPORTPMSC_2_RWE_SHIFT)
#define XUSB_CSB_HSPI_PVTPORTPMSC_2_RWE_RANGE              3:3
#define XUSB_CSB_HSPI_PVTPORTPMSC_2_RWE_WOFFSET            0
#define XUSB_CSB_HSPI_PVTPORTPMSC_2_RWE_DEFAULT            (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTPMSC_2_RWE_DEFAULT_MASK       (_MK_MASK_CONST(0x1)
#define XUSB_CSB_HSPI_PVTPORTPMSC_2_RWE_SW_DEFAULT         (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTPMSC_2_RWE_SW_DEFAULT_MASK    (_MK_MASK_CONST(0x1)
#define XUSB_CSB_HSPI_PVTPORTPMSC_2_RWE_DISABLED           _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTPMSC_2_RWE_ENABLED            _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_HSPI_PVTPORTPMSC_2_HIRD_SHIFT              _MK_SHIFT_CONST(4)
#define XUSB_CSB_HSPI_PVTPORTPMSC_2_HIRD_FIELD             (_MK_SHIFT_CONST(0xf) << XUSB_CSB_HSPI_PVTPORTPMSC_2_HIRD_SHIFT)
#define XUSB_CSB_HSPI_PVTPORTPMSC_2_HIRD_RANGE             7:4
#define XUSB_CSB_HSPI_PVTPORTPMSC_2_HIRD_WOFFSET           0
#define XUSB_CSB_HSPI_PVTPORTPMSC_2_HIRD_DEFAULT           (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTPMSC_2_HIRD_DEFAULT_MASK      (_MK_MASK_CONST(0xf)
#define XUSB_CSB_HSPI_PVTPORTPMSC_2_HIRD_SW_DEFAULT        (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTPMSC_2_HIRD_SW_DEFAULT_MASK   (_MK_MASK_CONST(0xf)
#define XUSB_CSB_HSPI_PVTPORTPMSC_2_HIRD_INIT              _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTPMSC_2_L1DS_SHIFT              _MK_SHIFT_CONST(8)
#define XUSB_CSB_HSPI_PVTPORTPMSC_2_L1DS_FIELD             (_MK_SHIFT_CONST(0xff) << XUSB_CSB_HSPI_PVTPORTPMSC_2_L1DS_SHIFT)
#define XUSB_CSB_HSPI_PVTPORTPMSC_2_L1DS_RANGE             15:8
#define XUSB_CSB_HSPI_PVTPORTPMSC_2_L1DS_WOFFSET           0
#define XUSB_CSB_HSPI_PVTPORTPMSC_2_L1DS_DEFAULT           (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTPMSC_2_L1DS_DEFAULT_MASK      (_MK_MASK_CONST(0xff)
#define XUSB_CSB_HSPI_PVTPORTPMSC_2_L1DS_SW_DEFAULT        (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTPMSC_2_L1DS_SW_DEFAULT_MASK   (_MK_MASK_CONST(0xff)
#define XUSB_CSB_HSPI_PVTPORTPMSC_2_L1DS_INIT              _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTPMSC_2_HLE_SHIFT               _MK_SHIFT_CONST(16)
#define XUSB_CSB_HSPI_PVTPORTPMSC_2_HLE_FIELD              (_MK_SHIFT_CONST(0x1) << XUSB_CSB_HSPI_PVTPORTPMSC_2_HLE_SHIFT)
#define XUSB_CSB_HSPI_PVTPORTPMSC_2_HLE_RANGE              16:16
#define XUSB_CSB_HSPI_PVTPORTPMSC_2_HLE_WOFFSET            0
#define XUSB_CSB_HSPI_PVTPORTPMSC_2_HLE_DEFAULT            (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTPMSC_2_HLE_DEFAULT_MASK       (_MK_MASK_CONST(0x1)
#define XUSB_CSB_HSPI_PVTPORTPMSC_2_HLE_SW_DEFAULT         (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTPMSC_2_HLE_SW_DEFAULT_MASK    (_MK_MASK_CONST(0x1)
#define XUSB_CSB_HSPI_PVTPORTPMSC_2_HLE_INIT               _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTPMSC_2_RSVD0_SHIFT             _MK_SHIFT_CONST(17)
#define XUSB_CSB_HSPI_PVTPORTPMSC_2_RSVD0_FIELD            (_MK_SHIFT_CONST(0x7ff) << XUSB_CSB_HSPI_PVTPORTPMSC_2_RSVD0_SHIFT)
#define XUSB_CSB_HSPI_PVTPORTPMSC_2_RSVD0_RANGE            27:17
#define XUSB_CSB_HSPI_PVTPORTPMSC_2_RSVD0_WOFFSET          0
#define XUSB_CSB_HSPI_PVTPORTPMSC_2_RSVD0_DEFAULT          (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTPMSC_2_RSVD0_DEFAULT_MASK     (_MK_MASK_CONST(0x7ff)
#define XUSB_CSB_HSPI_PVTPORTPMSC_2_RSVD0_SW_DEFAULT       (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTPMSC_2_RSVD0_SW_DEFAULT_MASK  (_MK_MASK_CONST(0x7ff)
#define XUSB_CSB_HSPI_PVTPORTPMSC_2_RSVD0_00               _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTPMSC_2_TM_SHIFT                _MK_SHIFT_CONST(28)
#define XUSB_CSB_HSPI_PVTPORTPMSC_2_TM_FIELD               (_MK_SHIFT_CONST(0xf) << XUSB_CSB_HSPI_PVTPORTPMSC_2_TM_SHIFT)
#define XUSB_CSB_HSPI_PVTPORTPMSC_2_TM_RANGE               31:28
#define XUSB_CSB_HSPI_PVTPORTPMSC_2_TM_WOFFSET             0
#define XUSB_CSB_HSPI_PVTPORTPMSC_2_TM_DEFAULT             (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTPMSC_2_TM_DEFAULT_MASK        (_MK_MASK_CONST(0xf)
#define XUSB_CSB_HSPI_PVTPORTPMSC_2_TM_SW_DEFAULT          (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTPMSC_2_TM_SW_DEFAULT_MASK     (_MK_MASK_CONST(0xf)
#define XUSB_CSB_HSPI_PVTPORTPMSC_2_TM_DISABLE             _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTPMSC_2_TM_JSTATE              _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_HSPI_PVTPORTPMSC_2_TM_KSTATE              _MK_ENUM_CONST(0x00000002)
#define XUSB_CSB_HSPI_PVTPORTPMSC_2_TM_SE0NAK              _MK_ENUM_CONST(0x00000003)
#define XUSB_CSB_HSPI_PVTPORTPMSC_2_TM_PACKET              _MK_ENUM_CONST(0x00000004)
#define XUSB_CSB_HSPI_PVTPORTPMSC_2_TM_FORCEEN             _MK_ENUM_CONST(0x00000005)
#define XUSB_CSB_HSPI_PVTPORTPMSC_2_TM_ERROR               _MK_ENUM_CONST(0x0000000F)
#define XUSB_CSB_HSPI_PVTPORTPMSC_3                        _MK_ADDR_CONST(0x11683c)
#define XUSB_CSB_HSPI_PVTPORTPMSC_3_SECURE                 0
#define XUSB_CSB_HSPI_PVTPORTPMSC_3_WORD_COUNT             1
#define XUSB_CSB_HSPI_PVTPORTPMSC_3_RESET_VAL              _MK_MASK_CONST(0x0)
#define XUSB_CSB_HSPI_PVTPORTPMSC_3_RESET_MASK             _MK_MASK_CONST(0xffffffff)
#define XUSB_CSB_HSPI_PVTPORTPMSC_3_SW_DEFAULT_VAL         _MK_MASK_CONST(0x0)
#define XUSB_CSB_HSPI_PVTPORTPMSC_3_SW_DEFAULT_MASK        _MK_MASK_CONST(0xffffffff)
#define XUSB_CSB_HSPI_PVTPORTPMSC_3_READ_MASK              _MK_MASK_CONST(0xffffffff)
#define XUSB_CSB_HSPI_PVTPORTPMSC_3_WRITE_MASK             _MK_MASK_CONST(0xf001fff8)
#define XUSB_CSB_HSPI_PVTPORTPMSC_3_L1S_SHIFT               _MK_SHIFT_CONST(0)
#define XUSB_CSB_HSPI_PVTPORTPMSC_3_L1S_FIELD              (_MK_SHIFT_CONST(0x7) << XUSB_CSB_HSPI_PVTPORTPMSC_3_L1S_SHIFT)
#define XUSB_CSB_HSPI_PVTPORTPMSC_3_L1S_RANGE              2:0
#define XUSB_CSB_HSPI_PVTPORTPMSC_3_L1S_WOFFSET            0
#define XUSB_CSB_HSPI_PVTPORTPMSC_3_L1S_DEFAULT            (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTPMSC_3_L1S_DEFAULT_MASK       (_MK_MASK_CONST(0x7)
#define XUSB_CSB_HSPI_PVTPORTPMSC_3_L1S_SW_DEFAULT         (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTPMSC_3_L1S_SW_DEFAULT_MASK    (_MK_MASK_CONST(0x7)
#define XUSB_CSB_HSPI_PVTPORTPMSC_3_L1S_INVLD              _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTPMSC_3_L1S_SUCCESS            _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_HSPI_PVTPORTPMSC_3_L1S_NYET               _MK_ENUM_CONST(0x00000002)
#define XUSB_CSB_HSPI_PVTPORTPMSC_3_L1S_STALL              _MK_ENUM_CONST(0x00000003)
#define XUSB_CSB_HSPI_PVTPORTPMSC_3_L1S_ERROR              _MK_ENUM_CONST(0x00000004)
#define XUSB_CSB_HSPI_PVTPORTPMSC_3_RWE_SHIFT               _MK_SHIFT_CONST(3)
#define XUSB_CSB_HSPI_PVTPORTPMSC_3_RWE_FIELD              (_MK_SHIFT_CONST(0x1) << XUSB_CSB_HSPI_PVTPORTPMSC_3_RWE_SHIFT)
#define XUSB_CSB_HSPI_PVTPORTPMSC_3_RWE_RANGE              3:3
#define XUSB_CSB_HSPI_PVTPORTPMSC_3_RWE_WOFFSET            0
#define XUSB_CSB_HSPI_PVTPORTPMSC_3_RWE_DEFAULT            (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTPMSC_3_RWE_DEFAULT_MASK       (_MK_MASK_CONST(0x1)
#define XUSB_CSB_HSPI_PVTPORTPMSC_3_RWE_SW_DEFAULT         (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTPMSC_3_RWE_SW_DEFAULT_MASK    (_MK_MASK_CONST(0x1)
#define XUSB_CSB_HSPI_PVTPORTPMSC_3_RWE_DISABLED           _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTPMSC_3_RWE_ENABLED            _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_HSPI_PVTPORTPMSC_3_HIRD_SHIFT              _MK_SHIFT_CONST(4)
#define XUSB_CSB_HSPI_PVTPORTPMSC_3_HIRD_FIELD             (_MK_SHIFT_CONST(0xf) << XUSB_CSB_HSPI_PVTPORTPMSC_3_HIRD_SHIFT)
#define XUSB_CSB_HSPI_PVTPORTPMSC_3_HIRD_RANGE             7:4
#define XUSB_CSB_HSPI_PVTPORTPMSC_3_HIRD_WOFFSET           0
#define XUSB_CSB_HSPI_PVTPORTPMSC_3_HIRD_DEFAULT           (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTPMSC_3_HIRD_DEFAULT_MASK      (_MK_MASK_CONST(0xf)
#define XUSB_CSB_HSPI_PVTPORTPMSC_3_HIRD_SW_DEFAULT        (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTPMSC_3_HIRD_SW_DEFAULT_MASK   (_MK_MASK_CONST(0xf)
#define XUSB_CSB_HSPI_PVTPORTPMSC_3_HIRD_INIT              _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTPMSC_3_L1DS_SHIFT              _MK_SHIFT_CONST(8)
#define XUSB_CSB_HSPI_PVTPORTPMSC_3_L1DS_FIELD             (_MK_SHIFT_CONST(0xff) << XUSB_CSB_HSPI_PVTPORTPMSC_3_L1DS_SHIFT)
#define XUSB_CSB_HSPI_PVTPORTPMSC_3_L1DS_RANGE             15:8
#define XUSB_CSB_HSPI_PVTPORTPMSC_3_L1DS_WOFFSET           0
#define XUSB_CSB_HSPI_PVTPORTPMSC_3_L1DS_DEFAULT           (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTPMSC_3_L1DS_DEFAULT_MASK      (_MK_MASK_CONST(0xff)
#define XUSB_CSB_HSPI_PVTPORTPMSC_3_L1DS_SW_DEFAULT        (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTPMSC_3_L1DS_SW_DEFAULT_MASK   (_MK_MASK_CONST(0xff)
#define XUSB_CSB_HSPI_PVTPORTPMSC_3_L1DS_INIT              _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTPMSC_3_HLE_SHIFT               _MK_SHIFT_CONST(16)
#define XUSB_CSB_HSPI_PVTPORTPMSC_3_HLE_FIELD              (_MK_SHIFT_CONST(0x1) << XUSB_CSB_HSPI_PVTPORTPMSC_3_HLE_SHIFT)
#define XUSB_CSB_HSPI_PVTPORTPMSC_3_HLE_RANGE              16:16
#define XUSB_CSB_HSPI_PVTPORTPMSC_3_HLE_WOFFSET            0
#define XUSB_CSB_HSPI_PVTPORTPMSC_3_HLE_DEFAULT            (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTPMSC_3_HLE_DEFAULT_MASK       (_MK_MASK_CONST(0x1)
#define XUSB_CSB_HSPI_PVTPORTPMSC_3_HLE_SW_DEFAULT         (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTPMSC_3_HLE_SW_DEFAULT_MASK    (_MK_MASK_CONST(0x1)
#define XUSB_CSB_HSPI_PVTPORTPMSC_3_HLE_INIT               _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTPMSC_3_RSVD0_SHIFT             _MK_SHIFT_CONST(17)
#define XUSB_CSB_HSPI_PVTPORTPMSC_3_RSVD0_FIELD            (_MK_SHIFT_CONST(0x7ff) << XUSB_CSB_HSPI_PVTPORTPMSC_3_RSVD0_SHIFT)
#define XUSB_CSB_HSPI_PVTPORTPMSC_3_RSVD0_RANGE            27:17
#define XUSB_CSB_HSPI_PVTPORTPMSC_3_RSVD0_WOFFSET          0
#define XUSB_CSB_HSPI_PVTPORTPMSC_3_RSVD0_DEFAULT          (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTPMSC_3_RSVD0_DEFAULT_MASK     (_MK_MASK_CONST(0x7ff)
#define XUSB_CSB_HSPI_PVTPORTPMSC_3_RSVD0_SW_DEFAULT       (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTPMSC_3_RSVD0_SW_DEFAULT_MASK  (_MK_MASK_CONST(0x7ff)
#define XUSB_CSB_HSPI_PVTPORTPMSC_3_RSVD0_00               _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTPMSC_3_TM_SHIFT                _MK_SHIFT_CONST(28)
#define XUSB_CSB_HSPI_PVTPORTPMSC_3_TM_FIELD               (_MK_SHIFT_CONST(0xf) << XUSB_CSB_HSPI_PVTPORTPMSC_3_TM_SHIFT)
#define XUSB_CSB_HSPI_PVTPORTPMSC_3_TM_RANGE               31:28
#define XUSB_CSB_HSPI_PVTPORTPMSC_3_TM_WOFFSET             0
#define XUSB_CSB_HSPI_PVTPORTPMSC_3_TM_DEFAULT             (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTPMSC_3_TM_DEFAULT_MASK        (_MK_MASK_CONST(0xf)
#define XUSB_CSB_HSPI_PVTPORTPMSC_3_TM_SW_DEFAULT          (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTPMSC_3_TM_SW_DEFAULT_MASK     (_MK_MASK_CONST(0xf)
#define XUSB_CSB_HSPI_PVTPORTPMSC_3_TM_DISABLE             _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTPMSC_3_TM_JSTATE              _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_HSPI_PVTPORTPMSC_3_TM_KSTATE              _MK_ENUM_CONST(0x00000002)
#define XUSB_CSB_HSPI_PVTPORTPMSC_3_TM_SE0NAK              _MK_ENUM_CONST(0x00000003)
#define XUSB_CSB_HSPI_PVTPORTPMSC_3_TM_PACKET              _MK_ENUM_CONST(0x00000004)
#define XUSB_CSB_HSPI_PVTPORTPMSC_3_TM_FORCEEN             _MK_ENUM_CONST(0x00000005)
#define XUSB_CSB_HSPI_PVTPORTPMSC_3_TM_ERROR               _MK_ENUM_CONST(0x0000000F)
#define XUSB_CSB_HSPI_PVTPORTPMSC_4                        _MK_ADDR_CONST(0x11684c)
#define XUSB_CSB_HSPI_PVTPORTPMSC_4_SECURE                 0
#define XUSB_CSB_HSPI_PVTPORTPMSC_4_WORD_COUNT             1
#define XUSB_CSB_HSPI_PVTPORTPMSC_4_RESET_VAL              _MK_MASK_CONST(0x0)
#define XUSB_CSB_HSPI_PVTPORTPMSC_4_RESET_MASK             _MK_MASK_CONST(0xffffffff)
#define XUSB_CSB_HSPI_PVTPORTPMSC_4_SW_DEFAULT_VAL         _MK_MASK_CONST(0x0)
#define XUSB_CSB_HSPI_PVTPORTPMSC_4_SW_DEFAULT_MASK        _MK_MASK_CONST(0xffffffff)
#define XUSB_CSB_HSPI_PVTPORTPMSC_4_READ_MASK              _MK_MASK_CONST(0xffffffff)
#define XUSB_CSB_HSPI_PVTPORTPMSC_4_WRITE_MASK             _MK_MASK_CONST(0xf001fff8)
#define XUSB_CSB_HSPI_PVTPORTPMSC_4_L1S_SHIFT               _MK_SHIFT_CONST(0)
#define XUSB_CSB_HSPI_PVTPORTPMSC_4_L1S_FIELD              (_MK_SHIFT_CONST(0x7) << XUSB_CSB_HSPI_PVTPORTPMSC_4_L1S_SHIFT)
#define XUSB_CSB_HSPI_PVTPORTPMSC_4_L1S_RANGE              2:0
#define XUSB_CSB_HSPI_PVTPORTPMSC_4_L1S_WOFFSET            0
#define XUSB_CSB_HSPI_PVTPORTPMSC_4_L1S_DEFAULT            (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTPMSC_4_L1S_DEFAULT_MASK       (_MK_MASK_CONST(0x7)
#define XUSB_CSB_HSPI_PVTPORTPMSC_4_L1S_SW_DEFAULT         (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTPMSC_4_L1S_SW_DEFAULT_MASK    (_MK_MASK_CONST(0x7)
#define XUSB_CSB_HSPI_PVTPORTPMSC_4_L1S_INVLD              _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTPMSC_4_L1S_SUCCESS            _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_HSPI_PVTPORTPMSC_4_L1S_NYET               _MK_ENUM_CONST(0x00000002)
#define XUSB_CSB_HSPI_PVTPORTPMSC_4_L1S_STALL              _MK_ENUM_CONST(0x00000003)
#define XUSB_CSB_HSPI_PVTPORTPMSC_4_L1S_ERROR              _MK_ENUM_CONST(0x00000004)
#define XUSB_CSB_HSPI_PVTPORTPMSC_4_RWE_SHIFT               _MK_SHIFT_CONST(3)
#define XUSB_CSB_HSPI_PVTPORTPMSC_4_RWE_FIELD              (_MK_SHIFT_CONST(0x1) << XUSB_CSB_HSPI_PVTPORTPMSC_4_RWE_SHIFT)
#define XUSB_CSB_HSPI_PVTPORTPMSC_4_RWE_RANGE              3:3
#define XUSB_CSB_HSPI_PVTPORTPMSC_4_RWE_WOFFSET            0
#define XUSB_CSB_HSPI_PVTPORTPMSC_4_RWE_DEFAULT            (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTPMSC_4_RWE_DEFAULT_MASK       (_MK_MASK_CONST(0x1)
#define XUSB_CSB_HSPI_PVTPORTPMSC_4_RWE_SW_DEFAULT         (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTPMSC_4_RWE_SW_DEFAULT_MASK    (_MK_MASK_CONST(0x1)
#define XUSB_CSB_HSPI_PVTPORTPMSC_4_RWE_DISABLED           _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTPMSC_4_RWE_ENABLED            _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_HSPI_PVTPORTPMSC_4_HIRD_SHIFT              _MK_SHIFT_CONST(4)
#define XUSB_CSB_HSPI_PVTPORTPMSC_4_HIRD_FIELD             (_MK_SHIFT_CONST(0xf) << XUSB_CSB_HSPI_PVTPORTPMSC_4_HIRD_SHIFT)
#define XUSB_CSB_HSPI_PVTPORTPMSC_4_HIRD_RANGE             7:4
#define XUSB_CSB_HSPI_PVTPORTPMSC_4_HIRD_WOFFSET           0
#define XUSB_CSB_HSPI_PVTPORTPMSC_4_HIRD_DEFAULT           (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTPMSC_4_HIRD_DEFAULT_MASK      (_MK_MASK_CONST(0xf)
#define XUSB_CSB_HSPI_PVTPORTPMSC_4_HIRD_SW_DEFAULT        (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTPMSC_4_HIRD_SW_DEFAULT_MASK   (_MK_MASK_CONST(0xf)
#define XUSB_CSB_HSPI_PVTPORTPMSC_4_HIRD_INIT              _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTPMSC_4_L1DS_SHIFT              _MK_SHIFT_CONST(8)
#define XUSB_CSB_HSPI_PVTPORTPMSC_4_L1DS_FIELD             (_MK_SHIFT_CONST(0xff) << XUSB_CSB_HSPI_PVTPORTPMSC_4_L1DS_SHIFT)
#define XUSB_CSB_HSPI_PVTPORTPMSC_4_L1DS_RANGE             15:8
#define XUSB_CSB_HSPI_PVTPORTPMSC_4_L1DS_WOFFSET           0
#define XUSB_CSB_HSPI_PVTPORTPMSC_4_L1DS_DEFAULT           (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTPMSC_4_L1DS_DEFAULT_MASK      (_MK_MASK_CONST(0xff)
#define XUSB_CSB_HSPI_PVTPORTPMSC_4_L1DS_SW_DEFAULT        (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTPMSC_4_L1DS_SW_DEFAULT_MASK   (_MK_MASK_CONST(0xff)
#define XUSB_CSB_HSPI_PVTPORTPMSC_4_L1DS_INIT              _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTPMSC_4_HLE_SHIFT               _MK_SHIFT_CONST(16)
#define XUSB_CSB_HSPI_PVTPORTPMSC_4_HLE_FIELD              (_MK_SHIFT_CONST(0x1) << XUSB_CSB_HSPI_PVTPORTPMSC_4_HLE_SHIFT)
#define XUSB_CSB_HSPI_PVTPORTPMSC_4_HLE_RANGE              16:16
#define XUSB_CSB_HSPI_PVTPORTPMSC_4_HLE_WOFFSET            0
#define XUSB_CSB_HSPI_PVTPORTPMSC_4_HLE_DEFAULT            (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTPMSC_4_HLE_DEFAULT_MASK       (_MK_MASK_CONST(0x1)
#define XUSB_CSB_HSPI_PVTPORTPMSC_4_HLE_SW_DEFAULT         (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTPMSC_4_HLE_SW_DEFAULT_MASK    (_MK_MASK_CONST(0x1)
#define XUSB_CSB_HSPI_PVTPORTPMSC_4_HLE_INIT               _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTPMSC_4_RSVD0_SHIFT             _MK_SHIFT_CONST(17)
#define XUSB_CSB_HSPI_PVTPORTPMSC_4_RSVD0_FIELD            (_MK_SHIFT_CONST(0x7ff) << XUSB_CSB_HSPI_PVTPORTPMSC_4_RSVD0_SHIFT)
#define XUSB_CSB_HSPI_PVTPORTPMSC_4_RSVD0_RANGE            27:17
#define XUSB_CSB_HSPI_PVTPORTPMSC_4_RSVD0_WOFFSET          0
#define XUSB_CSB_HSPI_PVTPORTPMSC_4_RSVD0_DEFAULT          (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTPMSC_4_RSVD0_DEFAULT_MASK     (_MK_MASK_CONST(0x7ff)
#define XUSB_CSB_HSPI_PVTPORTPMSC_4_RSVD0_SW_DEFAULT       (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTPMSC_4_RSVD0_SW_DEFAULT_MASK  (_MK_MASK_CONST(0x7ff)
#define XUSB_CSB_HSPI_PVTPORTPMSC_4_RSVD0_00               _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTPMSC_4_TM_SHIFT                _MK_SHIFT_CONST(28)
#define XUSB_CSB_HSPI_PVTPORTPMSC_4_TM_FIELD               (_MK_SHIFT_CONST(0xf) << XUSB_CSB_HSPI_PVTPORTPMSC_4_TM_SHIFT)
#define XUSB_CSB_HSPI_PVTPORTPMSC_4_TM_RANGE               31:28
#define XUSB_CSB_HSPI_PVTPORTPMSC_4_TM_WOFFSET             0
#define XUSB_CSB_HSPI_PVTPORTPMSC_4_TM_DEFAULT             (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTPMSC_4_TM_DEFAULT_MASK        (_MK_MASK_CONST(0xf)
#define XUSB_CSB_HSPI_PVTPORTPMSC_4_TM_SW_DEFAULT          (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTPMSC_4_TM_SW_DEFAULT_MASK     (_MK_MASK_CONST(0xf)
#define XUSB_CSB_HSPI_PVTPORTPMSC_4_TM_DISABLE             _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTPMSC_4_TM_JSTATE              _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_HSPI_PVTPORTPMSC_4_TM_KSTATE              _MK_ENUM_CONST(0x00000002)
#define XUSB_CSB_HSPI_PVTPORTPMSC_4_TM_SE0NAK              _MK_ENUM_CONST(0x00000003)
#define XUSB_CSB_HSPI_PVTPORTPMSC_4_TM_PACKET              _MK_ENUM_CONST(0x00000004)
#define XUSB_CSB_HSPI_PVTPORTPMSC_4_TM_FORCEEN             _MK_ENUM_CONST(0x00000005)
#define XUSB_CSB_HSPI_PVTPORTPMSC_4_TM_ERROR               _MK_ENUM_CONST(0x0000000F)
#define XUSB_CSB_HSPI_PVTPORTPMSC_5                        _MK_ADDR_CONST(0x11685c)
#define XUSB_CSB_HSPI_PVTPORTPMSC_5_SECURE                 0
#define XUSB_CSB_HSPI_PVTPORTPMSC_5_WORD_COUNT             1
#define XUSB_CSB_HSPI_PVTPORTPMSC_5_RESET_VAL              _MK_MASK_CONST(0x0)
#define XUSB_CSB_HSPI_PVTPORTPMSC_5_RESET_MASK             _MK_MASK_CONST(0xffffffff)
#define XUSB_CSB_HSPI_PVTPORTPMSC_5_SW_DEFAULT_VAL         _MK_MASK_CONST(0x0)
#define XUSB_CSB_HSPI_PVTPORTPMSC_5_SW_DEFAULT_MASK        _MK_MASK_CONST(0xffffffff)
#define XUSB_CSB_HSPI_PVTPORTPMSC_5_READ_MASK              _MK_MASK_CONST(0xffffffff)
#define XUSB_CSB_HSPI_PVTPORTPMSC_5_WRITE_MASK             _MK_MASK_CONST(0xf001fff8)
#define XUSB_CSB_HSPI_PVTPORTPMSC_5_L1S_SHIFT               _MK_SHIFT_CONST(0)
#define XUSB_CSB_HSPI_PVTPORTPMSC_5_L1S_FIELD              (_MK_SHIFT_CONST(0x7) << XUSB_CSB_HSPI_PVTPORTPMSC_5_L1S_SHIFT)
#define XUSB_CSB_HSPI_PVTPORTPMSC_5_L1S_RANGE              2:0
#define XUSB_CSB_HSPI_PVTPORTPMSC_5_L1S_WOFFSET            0
#define XUSB_CSB_HSPI_PVTPORTPMSC_5_L1S_DEFAULT            (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTPMSC_5_L1S_DEFAULT_MASK       (_MK_MASK_CONST(0x7)
#define XUSB_CSB_HSPI_PVTPORTPMSC_5_L1S_SW_DEFAULT         (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTPMSC_5_L1S_SW_DEFAULT_MASK    (_MK_MASK_CONST(0x7)
#define XUSB_CSB_HSPI_PVTPORTPMSC_5_L1S_INVLD              _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTPMSC_5_L1S_SUCCESS            _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_HSPI_PVTPORTPMSC_5_L1S_NYET               _MK_ENUM_CONST(0x00000002)
#define XUSB_CSB_HSPI_PVTPORTPMSC_5_L1S_STALL              _MK_ENUM_CONST(0x00000003)
#define XUSB_CSB_HSPI_PVTPORTPMSC_5_L1S_ERROR              _MK_ENUM_CONST(0x00000004)
#define XUSB_CSB_HSPI_PVTPORTPMSC_5_RWE_SHIFT               _MK_SHIFT_CONST(3)
#define XUSB_CSB_HSPI_PVTPORTPMSC_5_RWE_FIELD              (_MK_SHIFT_CONST(0x1) << XUSB_CSB_HSPI_PVTPORTPMSC_5_RWE_SHIFT)
#define XUSB_CSB_HSPI_PVTPORTPMSC_5_RWE_RANGE              3:3
#define XUSB_CSB_HSPI_PVTPORTPMSC_5_RWE_WOFFSET            0
#define XUSB_CSB_HSPI_PVTPORTPMSC_5_RWE_DEFAULT            (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTPMSC_5_RWE_DEFAULT_MASK       (_MK_MASK_CONST(0x1)
#define XUSB_CSB_HSPI_PVTPORTPMSC_5_RWE_SW_DEFAULT         (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTPMSC_5_RWE_SW_DEFAULT_MASK    (_MK_MASK_CONST(0x1)
#define XUSB_CSB_HSPI_PVTPORTPMSC_5_RWE_DISABLED           _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTPMSC_5_RWE_ENABLED            _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_HSPI_PVTPORTPMSC_5_HIRD_SHIFT              _MK_SHIFT_CONST(4)
#define XUSB_CSB_HSPI_PVTPORTPMSC_5_HIRD_FIELD             (_MK_SHIFT_CONST(0xf) << XUSB_CSB_HSPI_PVTPORTPMSC_5_HIRD_SHIFT)
#define XUSB_CSB_HSPI_PVTPORTPMSC_5_HIRD_RANGE             7:4
#define XUSB_CSB_HSPI_PVTPORTPMSC_5_HIRD_WOFFSET           0
#define XUSB_CSB_HSPI_PVTPORTPMSC_5_HIRD_DEFAULT           (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTPMSC_5_HIRD_DEFAULT_MASK      (_MK_MASK_CONST(0xf)
#define XUSB_CSB_HSPI_PVTPORTPMSC_5_HIRD_SW_DEFAULT        (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTPMSC_5_HIRD_SW_DEFAULT_MASK   (_MK_MASK_CONST(0xf)
#define XUSB_CSB_HSPI_PVTPORTPMSC_5_HIRD_INIT              _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTPMSC_5_L1DS_SHIFT              _MK_SHIFT_CONST(8)
#define XUSB_CSB_HSPI_PVTPORTPMSC_5_L1DS_FIELD             (_MK_SHIFT_CONST(0xff) << XUSB_CSB_HSPI_PVTPORTPMSC_5_L1DS_SHIFT)
#define XUSB_CSB_HSPI_PVTPORTPMSC_5_L1DS_RANGE             15:8
#define XUSB_CSB_HSPI_PVTPORTPMSC_5_L1DS_WOFFSET           0
#define XUSB_CSB_HSPI_PVTPORTPMSC_5_L1DS_DEFAULT           (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTPMSC_5_L1DS_DEFAULT_MASK      (_MK_MASK_CONST(0xff)
#define XUSB_CSB_HSPI_PVTPORTPMSC_5_L1DS_SW_DEFAULT        (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTPMSC_5_L1DS_SW_DEFAULT_MASK   (_MK_MASK_CONST(0xff)
#define XUSB_CSB_HSPI_PVTPORTPMSC_5_L1DS_INIT              _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTPMSC_5_HLE_SHIFT               _MK_SHIFT_CONST(16)
#define XUSB_CSB_HSPI_PVTPORTPMSC_5_HLE_FIELD              (_MK_SHIFT_CONST(0x1) << XUSB_CSB_HSPI_PVTPORTPMSC_5_HLE_SHIFT)
#define XUSB_CSB_HSPI_PVTPORTPMSC_5_HLE_RANGE              16:16
#define XUSB_CSB_HSPI_PVTPORTPMSC_5_HLE_WOFFSET            0
#define XUSB_CSB_HSPI_PVTPORTPMSC_5_HLE_DEFAULT            (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTPMSC_5_HLE_DEFAULT_MASK       (_MK_MASK_CONST(0x1)
#define XUSB_CSB_HSPI_PVTPORTPMSC_5_HLE_SW_DEFAULT         (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTPMSC_5_HLE_SW_DEFAULT_MASK    (_MK_MASK_CONST(0x1)
#define XUSB_CSB_HSPI_PVTPORTPMSC_5_HLE_INIT               _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTPMSC_5_RSVD0_SHIFT             _MK_SHIFT_CONST(17)
#define XUSB_CSB_HSPI_PVTPORTPMSC_5_RSVD0_FIELD            (_MK_SHIFT_CONST(0x7ff) << XUSB_CSB_HSPI_PVTPORTPMSC_5_RSVD0_SHIFT)
#define XUSB_CSB_HSPI_PVTPORTPMSC_5_RSVD0_RANGE            27:17
#define XUSB_CSB_HSPI_PVTPORTPMSC_5_RSVD0_WOFFSET          0
#define XUSB_CSB_HSPI_PVTPORTPMSC_5_RSVD0_DEFAULT          (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTPMSC_5_RSVD0_DEFAULT_MASK     (_MK_MASK_CONST(0x7ff)
#define XUSB_CSB_HSPI_PVTPORTPMSC_5_RSVD0_SW_DEFAULT       (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTPMSC_5_RSVD0_SW_DEFAULT_MASK  (_MK_MASK_CONST(0x7ff)
#define XUSB_CSB_HSPI_PVTPORTPMSC_5_RSVD0_00               _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTPMSC_5_TM_SHIFT                _MK_SHIFT_CONST(28)
#define XUSB_CSB_HSPI_PVTPORTPMSC_5_TM_FIELD               (_MK_SHIFT_CONST(0xf) << XUSB_CSB_HSPI_PVTPORTPMSC_5_TM_SHIFT)
#define XUSB_CSB_HSPI_PVTPORTPMSC_5_TM_RANGE               31:28
#define XUSB_CSB_HSPI_PVTPORTPMSC_5_TM_WOFFSET             0
#define XUSB_CSB_HSPI_PVTPORTPMSC_5_TM_DEFAULT             (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTPMSC_5_TM_DEFAULT_MASK        (_MK_MASK_CONST(0xf)
#define XUSB_CSB_HSPI_PVTPORTPMSC_5_TM_SW_DEFAULT          (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTPMSC_5_TM_SW_DEFAULT_MASK     (_MK_MASK_CONST(0xf)
#define XUSB_CSB_HSPI_PVTPORTPMSC_5_TM_DISABLE             _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTPMSC_5_TM_JSTATE              _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_HSPI_PVTPORTPMSC_5_TM_KSTATE              _MK_ENUM_CONST(0x00000002)
#define XUSB_CSB_HSPI_PVTPORTPMSC_5_TM_SE0NAK              _MK_ENUM_CONST(0x00000003)
#define XUSB_CSB_HSPI_PVTPORTPMSC_5_TM_PACKET              _MK_ENUM_CONST(0x00000004)
#define XUSB_CSB_HSPI_PVTPORTPMSC_5_TM_FORCEEN             _MK_ENUM_CONST(0x00000005)
#define XUSB_CSB_HSPI_PVTPORTPMSC_5_TM_ERROR               _MK_ENUM_CONST(0x0000000F)
#define XUSB_CSB_HSPI_PVTPORTPMSC_6                        _MK_ADDR_CONST(0x11686c)
#define XUSB_CSB_HSPI_PVTPORTPMSC_6_SECURE                 0
#define XUSB_CSB_HSPI_PVTPORTPMSC_6_WORD_COUNT             1
#define XUSB_CSB_HSPI_PVTPORTPMSC_6_RESET_VAL              _MK_MASK_CONST(0x0)
#define XUSB_CSB_HSPI_PVTPORTPMSC_6_RESET_MASK             _MK_MASK_CONST(0xffffffff)
#define XUSB_CSB_HSPI_PVTPORTPMSC_6_SW_DEFAULT_VAL         _MK_MASK_CONST(0x0)
#define XUSB_CSB_HSPI_PVTPORTPMSC_6_SW_DEFAULT_MASK        _MK_MASK_CONST(0xffffffff)
#define XUSB_CSB_HSPI_PVTPORTPMSC_6_READ_MASK              _MK_MASK_CONST(0xffffffff)
#define XUSB_CSB_HSPI_PVTPORTPMSC_6_WRITE_MASK             _MK_MASK_CONST(0xf001fff8)
#define XUSB_CSB_HSPI_PVTPORTPMSC_6_L1S_SHIFT               _MK_SHIFT_CONST(0)
#define XUSB_CSB_HSPI_PVTPORTPMSC_6_L1S_FIELD              (_MK_SHIFT_CONST(0x7) << XUSB_CSB_HSPI_PVTPORTPMSC_6_L1S_SHIFT)
#define XUSB_CSB_HSPI_PVTPORTPMSC_6_L1S_RANGE              2:0
#define XUSB_CSB_HSPI_PVTPORTPMSC_6_L1S_WOFFSET            0
#define XUSB_CSB_HSPI_PVTPORTPMSC_6_L1S_DEFAULT            (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTPMSC_6_L1S_DEFAULT_MASK       (_MK_MASK_CONST(0x7)
#define XUSB_CSB_HSPI_PVTPORTPMSC_6_L1S_SW_DEFAULT         (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTPMSC_6_L1S_SW_DEFAULT_MASK    (_MK_MASK_CONST(0x7)
#define XUSB_CSB_HSPI_PVTPORTPMSC_6_L1S_INVLD              _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTPMSC_6_L1S_SUCCESS            _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_HSPI_PVTPORTPMSC_6_L1S_NYET               _MK_ENUM_CONST(0x00000002)
#define XUSB_CSB_HSPI_PVTPORTPMSC_6_L1S_STALL              _MK_ENUM_CONST(0x00000003)
#define XUSB_CSB_HSPI_PVTPORTPMSC_6_L1S_ERROR              _MK_ENUM_CONST(0x00000004)
#define XUSB_CSB_HSPI_PVTPORTPMSC_6_RWE_SHIFT               _MK_SHIFT_CONST(3)
#define XUSB_CSB_HSPI_PVTPORTPMSC_6_RWE_FIELD              (_MK_SHIFT_CONST(0x1) << XUSB_CSB_HSPI_PVTPORTPMSC_6_RWE_SHIFT)
#define XUSB_CSB_HSPI_PVTPORTPMSC_6_RWE_RANGE              3:3
#define XUSB_CSB_HSPI_PVTPORTPMSC_6_RWE_WOFFSET            0
#define XUSB_CSB_HSPI_PVTPORTPMSC_6_RWE_DEFAULT            (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTPMSC_6_RWE_DEFAULT_MASK       (_MK_MASK_CONST(0x1)
#define XUSB_CSB_HSPI_PVTPORTPMSC_6_RWE_SW_DEFAULT         (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTPMSC_6_RWE_SW_DEFAULT_MASK    (_MK_MASK_CONST(0x1)
#define XUSB_CSB_HSPI_PVTPORTPMSC_6_RWE_DISABLED           _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTPMSC_6_RWE_ENABLED            _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_HSPI_PVTPORTPMSC_6_HIRD_SHIFT              _MK_SHIFT_CONST(4)
#define XUSB_CSB_HSPI_PVTPORTPMSC_6_HIRD_FIELD             (_MK_SHIFT_CONST(0xf) << XUSB_CSB_HSPI_PVTPORTPMSC_6_HIRD_SHIFT)
#define XUSB_CSB_HSPI_PVTPORTPMSC_6_HIRD_RANGE             7:4
#define XUSB_CSB_HSPI_PVTPORTPMSC_6_HIRD_WOFFSET           0
#define XUSB_CSB_HSPI_PVTPORTPMSC_6_HIRD_DEFAULT           (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTPMSC_6_HIRD_DEFAULT_MASK      (_MK_MASK_CONST(0xf)
#define XUSB_CSB_HSPI_PVTPORTPMSC_6_HIRD_SW_DEFAULT        (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTPMSC_6_HIRD_SW_DEFAULT_MASK   (_MK_MASK_CONST(0xf)
#define XUSB_CSB_HSPI_PVTPORTPMSC_6_HIRD_INIT              _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTPMSC_6_L1DS_SHIFT              _MK_SHIFT_CONST(8)
#define XUSB_CSB_HSPI_PVTPORTPMSC_6_L1DS_FIELD             (_MK_SHIFT_CONST(0xff) << XUSB_CSB_HSPI_PVTPORTPMSC_6_L1DS_SHIFT)
#define XUSB_CSB_HSPI_PVTPORTPMSC_6_L1DS_RANGE             15:8
#define XUSB_CSB_HSPI_PVTPORTPMSC_6_L1DS_WOFFSET           0
#define XUSB_CSB_HSPI_PVTPORTPMSC_6_L1DS_DEFAULT           (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTPMSC_6_L1DS_DEFAULT_MASK      (_MK_MASK_CONST(0xff)
#define XUSB_CSB_HSPI_PVTPORTPMSC_6_L1DS_SW_DEFAULT        (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTPMSC_6_L1DS_SW_DEFAULT_MASK   (_MK_MASK_CONST(0xff)
#define XUSB_CSB_HSPI_PVTPORTPMSC_6_L1DS_INIT              _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTPMSC_6_HLE_SHIFT               _MK_SHIFT_CONST(16)
#define XUSB_CSB_HSPI_PVTPORTPMSC_6_HLE_FIELD              (_MK_SHIFT_CONST(0x1) << XUSB_CSB_HSPI_PVTPORTPMSC_6_HLE_SHIFT)
#define XUSB_CSB_HSPI_PVTPORTPMSC_6_HLE_RANGE              16:16
#define XUSB_CSB_HSPI_PVTPORTPMSC_6_HLE_WOFFSET            0
#define XUSB_CSB_HSPI_PVTPORTPMSC_6_HLE_DEFAULT            (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTPMSC_6_HLE_DEFAULT_MASK       (_MK_MASK_CONST(0x1)
#define XUSB_CSB_HSPI_PVTPORTPMSC_6_HLE_SW_DEFAULT         (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTPMSC_6_HLE_SW_DEFAULT_MASK    (_MK_MASK_CONST(0x1)
#define XUSB_CSB_HSPI_PVTPORTPMSC_6_HLE_INIT               _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTPMSC_6_RSVD0_SHIFT             _MK_SHIFT_CONST(17)
#define XUSB_CSB_HSPI_PVTPORTPMSC_6_RSVD0_FIELD            (_MK_SHIFT_CONST(0x7ff) << XUSB_CSB_HSPI_PVTPORTPMSC_6_RSVD0_SHIFT)
#define XUSB_CSB_HSPI_PVTPORTPMSC_6_RSVD0_RANGE            27:17
#define XUSB_CSB_HSPI_PVTPORTPMSC_6_RSVD0_WOFFSET          0
#define XUSB_CSB_HSPI_PVTPORTPMSC_6_RSVD0_DEFAULT          (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTPMSC_6_RSVD0_DEFAULT_MASK     (_MK_MASK_CONST(0x7ff)
#define XUSB_CSB_HSPI_PVTPORTPMSC_6_RSVD0_SW_DEFAULT       (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTPMSC_6_RSVD0_SW_DEFAULT_MASK  (_MK_MASK_CONST(0x7ff)
#define XUSB_CSB_HSPI_PVTPORTPMSC_6_RSVD0_00               _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTPMSC_6_TM_SHIFT                _MK_SHIFT_CONST(28)
#define XUSB_CSB_HSPI_PVTPORTPMSC_6_TM_FIELD               (_MK_SHIFT_CONST(0xf) << XUSB_CSB_HSPI_PVTPORTPMSC_6_TM_SHIFT)
#define XUSB_CSB_HSPI_PVTPORTPMSC_6_TM_RANGE               31:28
#define XUSB_CSB_HSPI_PVTPORTPMSC_6_TM_WOFFSET             0
#define XUSB_CSB_HSPI_PVTPORTPMSC_6_TM_DEFAULT             (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTPMSC_6_TM_DEFAULT_MASK        (_MK_MASK_CONST(0xf)
#define XUSB_CSB_HSPI_PVTPORTPMSC_6_TM_SW_DEFAULT          (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTPMSC_6_TM_SW_DEFAULT_MASK     (_MK_MASK_CONST(0xf)
#define XUSB_CSB_HSPI_PVTPORTPMSC_6_TM_DISABLE             _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTPMSC_6_TM_JSTATE              _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_HSPI_PVTPORTPMSC_6_TM_KSTATE              _MK_ENUM_CONST(0x00000002)
#define XUSB_CSB_HSPI_PVTPORTPMSC_6_TM_SE0NAK              _MK_ENUM_CONST(0x00000003)
#define XUSB_CSB_HSPI_PVTPORTPMSC_6_TM_PACKET              _MK_ENUM_CONST(0x00000004)
#define XUSB_CSB_HSPI_PVTPORTPMSC_6_TM_FORCEEN             _MK_ENUM_CONST(0x00000005)
#define XUSB_CSB_HSPI_PVTPORTPMSC_6_TM_ERROR               _MK_ENUM_CONST(0x0000000F)
#define XUSB_CSB_HSPI_PVTPORTPMSC_7                        _MK_ADDR_CONST(0x11687c)
#define XUSB_CSB_HSPI_PVTPORTPMSC_7_SECURE                 0
#define XUSB_CSB_HSPI_PVTPORTPMSC_7_WORD_COUNT             1
#define XUSB_CSB_HSPI_PVTPORTPMSC_7_RESET_VAL              _MK_MASK_CONST(0x0)
#define XUSB_CSB_HSPI_PVTPORTPMSC_7_RESET_MASK             _MK_MASK_CONST(0xffffffff)
#define XUSB_CSB_HSPI_PVTPORTPMSC_7_SW_DEFAULT_VAL         _MK_MASK_CONST(0x0)
#define XUSB_CSB_HSPI_PVTPORTPMSC_7_SW_DEFAULT_MASK        _MK_MASK_CONST(0xffffffff)
#define XUSB_CSB_HSPI_PVTPORTPMSC_7_READ_MASK              _MK_MASK_CONST(0xffffffff)
#define XUSB_CSB_HSPI_PVTPORTPMSC_7_WRITE_MASK             _MK_MASK_CONST(0xf001fff8)
#define XUSB_CSB_HSPI_PVTPORTPMSC_7_L1S_SHIFT               _MK_SHIFT_CONST(0)
#define XUSB_CSB_HSPI_PVTPORTPMSC_7_L1S_FIELD              (_MK_SHIFT_CONST(0x7) << XUSB_CSB_HSPI_PVTPORTPMSC_7_L1S_SHIFT)
#define XUSB_CSB_HSPI_PVTPORTPMSC_7_L1S_RANGE              2:0
#define XUSB_CSB_HSPI_PVTPORTPMSC_7_L1S_WOFFSET            0
#define XUSB_CSB_HSPI_PVTPORTPMSC_7_L1S_DEFAULT            (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTPMSC_7_L1S_DEFAULT_MASK       (_MK_MASK_CONST(0x7)
#define XUSB_CSB_HSPI_PVTPORTPMSC_7_L1S_SW_DEFAULT         (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTPMSC_7_L1S_SW_DEFAULT_MASK    (_MK_MASK_CONST(0x7)
#define XUSB_CSB_HSPI_PVTPORTPMSC_7_L1S_INVLD              _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTPMSC_7_L1S_SUCCESS            _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_HSPI_PVTPORTPMSC_7_L1S_NYET               _MK_ENUM_CONST(0x00000002)
#define XUSB_CSB_HSPI_PVTPORTPMSC_7_L1S_STALL              _MK_ENUM_CONST(0x00000003)
#define XUSB_CSB_HSPI_PVTPORTPMSC_7_L1S_ERROR              _MK_ENUM_CONST(0x00000004)
#define XUSB_CSB_HSPI_PVTPORTPMSC_7_RWE_SHIFT               _MK_SHIFT_CONST(3)
#define XUSB_CSB_HSPI_PVTPORTPMSC_7_RWE_FIELD              (_MK_SHIFT_CONST(0x1) << XUSB_CSB_HSPI_PVTPORTPMSC_7_RWE_SHIFT)
#define XUSB_CSB_HSPI_PVTPORTPMSC_7_RWE_RANGE              3:3
#define XUSB_CSB_HSPI_PVTPORTPMSC_7_RWE_WOFFSET            0
#define XUSB_CSB_HSPI_PVTPORTPMSC_7_RWE_DEFAULT            (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTPMSC_7_RWE_DEFAULT_MASK       (_MK_MASK_CONST(0x1)
#define XUSB_CSB_HSPI_PVTPORTPMSC_7_RWE_SW_DEFAULT         (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTPMSC_7_RWE_SW_DEFAULT_MASK    (_MK_MASK_CONST(0x1)
#define XUSB_CSB_HSPI_PVTPORTPMSC_7_RWE_DISABLED           _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTPMSC_7_RWE_ENABLED            _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_HSPI_PVTPORTPMSC_7_HIRD_SHIFT              _MK_SHIFT_CONST(4)
#define XUSB_CSB_HSPI_PVTPORTPMSC_7_HIRD_FIELD             (_MK_SHIFT_CONST(0xf) << XUSB_CSB_HSPI_PVTPORTPMSC_7_HIRD_SHIFT)
#define XUSB_CSB_HSPI_PVTPORTPMSC_7_HIRD_RANGE             7:4
#define XUSB_CSB_HSPI_PVTPORTPMSC_7_HIRD_WOFFSET           0
#define XUSB_CSB_HSPI_PVTPORTPMSC_7_HIRD_DEFAULT           (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTPMSC_7_HIRD_DEFAULT_MASK      (_MK_MASK_CONST(0xf)
#define XUSB_CSB_HSPI_PVTPORTPMSC_7_HIRD_SW_DEFAULT        (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTPMSC_7_HIRD_SW_DEFAULT_MASK   (_MK_MASK_CONST(0xf)
#define XUSB_CSB_HSPI_PVTPORTPMSC_7_HIRD_INIT              _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTPMSC_7_L1DS_SHIFT              _MK_SHIFT_CONST(8)
#define XUSB_CSB_HSPI_PVTPORTPMSC_7_L1DS_FIELD             (_MK_SHIFT_CONST(0xff) << XUSB_CSB_HSPI_PVTPORTPMSC_7_L1DS_SHIFT)
#define XUSB_CSB_HSPI_PVTPORTPMSC_7_L1DS_RANGE             15:8
#define XUSB_CSB_HSPI_PVTPORTPMSC_7_L1DS_WOFFSET           0
#define XUSB_CSB_HSPI_PVTPORTPMSC_7_L1DS_DEFAULT           (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTPMSC_7_L1DS_DEFAULT_MASK      (_MK_MASK_CONST(0xff)
#define XUSB_CSB_HSPI_PVTPORTPMSC_7_L1DS_SW_DEFAULT        (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTPMSC_7_L1DS_SW_DEFAULT_MASK   (_MK_MASK_CONST(0xff)
#define XUSB_CSB_HSPI_PVTPORTPMSC_7_L1DS_INIT              _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTPMSC_7_HLE_SHIFT               _MK_SHIFT_CONST(16)
#define XUSB_CSB_HSPI_PVTPORTPMSC_7_HLE_FIELD              (_MK_SHIFT_CONST(0x1) << XUSB_CSB_HSPI_PVTPORTPMSC_7_HLE_SHIFT)
#define XUSB_CSB_HSPI_PVTPORTPMSC_7_HLE_RANGE              16:16
#define XUSB_CSB_HSPI_PVTPORTPMSC_7_HLE_WOFFSET            0
#define XUSB_CSB_HSPI_PVTPORTPMSC_7_HLE_DEFAULT            (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTPMSC_7_HLE_DEFAULT_MASK       (_MK_MASK_CONST(0x1)
#define XUSB_CSB_HSPI_PVTPORTPMSC_7_HLE_SW_DEFAULT         (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTPMSC_7_HLE_SW_DEFAULT_MASK    (_MK_MASK_CONST(0x1)
#define XUSB_CSB_HSPI_PVTPORTPMSC_7_HLE_INIT               _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTPMSC_7_RSVD0_SHIFT             _MK_SHIFT_CONST(17)
#define XUSB_CSB_HSPI_PVTPORTPMSC_7_RSVD0_FIELD            (_MK_SHIFT_CONST(0x7ff) << XUSB_CSB_HSPI_PVTPORTPMSC_7_RSVD0_SHIFT)
#define XUSB_CSB_HSPI_PVTPORTPMSC_7_RSVD0_RANGE            27:17
#define XUSB_CSB_HSPI_PVTPORTPMSC_7_RSVD0_WOFFSET          0
#define XUSB_CSB_HSPI_PVTPORTPMSC_7_RSVD0_DEFAULT          (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTPMSC_7_RSVD0_DEFAULT_MASK     (_MK_MASK_CONST(0x7ff)
#define XUSB_CSB_HSPI_PVTPORTPMSC_7_RSVD0_SW_DEFAULT       (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTPMSC_7_RSVD0_SW_DEFAULT_MASK  (_MK_MASK_CONST(0x7ff)
#define XUSB_CSB_HSPI_PVTPORTPMSC_7_RSVD0_00               _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTPMSC_7_TM_SHIFT                _MK_SHIFT_CONST(28)
#define XUSB_CSB_HSPI_PVTPORTPMSC_7_TM_FIELD               (_MK_SHIFT_CONST(0xf) << XUSB_CSB_HSPI_PVTPORTPMSC_7_TM_SHIFT)
#define XUSB_CSB_HSPI_PVTPORTPMSC_7_TM_RANGE               31:28
#define XUSB_CSB_HSPI_PVTPORTPMSC_7_TM_WOFFSET             0
#define XUSB_CSB_HSPI_PVTPORTPMSC_7_TM_DEFAULT             (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTPMSC_7_TM_DEFAULT_MASK        (_MK_MASK_CONST(0xf)
#define XUSB_CSB_HSPI_PVTPORTPMSC_7_TM_SW_DEFAULT          (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTPMSC_7_TM_SW_DEFAULT_MASK     (_MK_MASK_CONST(0xf)
#define XUSB_CSB_HSPI_PVTPORTPMSC_7_TM_DISABLE             _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTPMSC_7_TM_JSTATE              _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_HSPI_PVTPORTPMSC_7_TM_KSTATE              _MK_ENUM_CONST(0x00000002)
#define XUSB_CSB_HSPI_PVTPORTPMSC_7_TM_SE0NAK              _MK_ENUM_CONST(0x00000003)
#define XUSB_CSB_HSPI_PVTPORTPMSC_7_TM_PACKET              _MK_ENUM_CONST(0x00000004)
#define XUSB_CSB_HSPI_PVTPORTPMSC_7_TM_FORCEEN             _MK_ENUM_CONST(0x00000005)
#define XUSB_CSB_HSPI_PVTPORTPMSC_7_TM_ERROR               _MK_ENUM_CONST(0x0000000F)
#define XUSB_CSB_HSPI_PVTPORTPMSC_XTRA_0                   _MK_ADDR_CONST(0x116900)
#define XUSB_CSB_HSPI_PVTPORTPMSC_XTRA_0_SECURE            0
#define XUSB_CSB_HSPI_PVTPORTPMSC_XTRA_0_WORD_COUNT        1
#define XUSB_CSB_HSPI_PVTPORTPMSC_XTRA_0_RESET_VAL         _MK_MASK_CONST(0x0)
#define XUSB_CSB_HSPI_PVTPORTPMSC_XTRA_0_RESET_MASK        _MK_MASK_CONST(0x7ff)
#define XUSB_CSB_HSPI_PVTPORTPMSC_XTRA_0_SW_DEFAULT_VAL    _MK_MASK_CONST(0x0)
#define XUSB_CSB_HSPI_PVTPORTPMSC_XTRA_0_SW_DEFAULT_MASK   _MK_MASK_CONST(0x7ff)
#define XUSB_CSB_HSPI_PVTPORTPMSC_XTRA_0_READ_MASK         _MK_MASK_CONST(0x7ff)
#define XUSB_CSB_HSPI_PVTPORTPMSC_XTRA_0_WRITE_MASK        _MK_MASK_CONST(0x7ff)
#define XUSB_CSB_HSPI_PVTPORTPMSC_XTRA_0_DEV_ADDR_SHIFT     _MK_SHIFT_CONST(0)
#define XUSB_CSB_HSPI_PVTPORTPMSC_XTRA_0_DEV_ADDR_FIELD    (_MK_SHIFT_CONST(0x7f) << XUSB_CSB_HSPI_PVTPORTPMSC_XTRA_0_DEV_ADDR_SHIFT)
#define XUSB_CSB_HSPI_PVTPORTPMSC_XTRA_0_DEV_ADDR_RANGE    6:0
#define XUSB_CSB_HSPI_PVTPORTPMSC_XTRA_0_DEV_ADDR_WOFFSET  0
#define XUSB_CSB_HSPI_PVTPORTPMSC_XTRA_0_DEV_ADDR_DEFAULT  (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTPMSC_XTRA_0_DEV_ADDR_DEFAULT_MASK (_MK_MASK_CONST(0x7f)
#define XUSB_CSB_HSPI_PVTPORTPMSC_XTRA_0_DEV_ADDR_SW_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTPMSC_XTRA_0_DEV_ADDR_SW_DEFAULT_MASK (_MK_MASK_CONST(0x7f)
#define XUSB_CSB_HSPI_PVTPORTPMSC_XTRA_0_DEV_ADDR_INIT     _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTPMSC_XTRA_0_EP_NUM_SHIFT       _MK_SHIFT_CONST(7)
#define XUSB_CSB_HSPI_PVTPORTPMSC_XTRA_0_EP_NUM_FIELD      (_MK_SHIFT_CONST(0xf) << XUSB_CSB_HSPI_PVTPORTPMSC_XTRA_0_EP_NUM_SHIFT)
#define XUSB_CSB_HSPI_PVTPORTPMSC_XTRA_0_EP_NUM_RANGE      10:7
#define XUSB_CSB_HSPI_PVTPORTPMSC_XTRA_0_EP_NUM_WOFFSET    0
#define XUSB_CSB_HSPI_PVTPORTPMSC_XTRA_0_EP_NUM_DEFAULT    (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTPMSC_XTRA_0_EP_NUM_DEFAULT_MASK (_MK_MASK_CONST(0xf)
#define XUSB_CSB_HSPI_PVTPORTPMSC_XTRA_0_EP_NUM_SW_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTPMSC_XTRA_0_EP_NUM_SW_DEFAULT_MASK (_MK_MASK_CONST(0xf)
#define XUSB_CSB_HSPI_PVTPORTPMSC_XTRA_0_EP_NUM_INIT       _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTPMSC_XTRA_1                   _MK_ADDR_CONST(0x116910)
#define XUSB_CSB_HSPI_PVTPORTPMSC_XTRA_1_SECURE            0
#define XUSB_CSB_HSPI_PVTPORTPMSC_XTRA_1_WORD_COUNT        1
#define XUSB_CSB_HSPI_PVTPORTPMSC_XTRA_1_RESET_VAL         _MK_MASK_CONST(0x0)
#define XUSB_CSB_HSPI_PVTPORTPMSC_XTRA_1_RESET_MASK        _MK_MASK_CONST(0x7ff)
#define XUSB_CSB_HSPI_PVTPORTPMSC_XTRA_1_SW_DEFAULT_VAL    _MK_MASK_CONST(0x0)
#define XUSB_CSB_HSPI_PVTPORTPMSC_XTRA_1_SW_DEFAULT_MASK   _MK_MASK_CONST(0x7ff)
#define XUSB_CSB_HSPI_PVTPORTPMSC_XTRA_1_READ_MASK         _MK_MASK_CONST(0x7ff)
#define XUSB_CSB_HSPI_PVTPORTPMSC_XTRA_1_WRITE_MASK        _MK_MASK_CONST(0x7ff)
#define XUSB_CSB_HSPI_PVTPORTPMSC_XTRA_1_DEV_ADDR_SHIFT     _MK_SHIFT_CONST(0)
#define XUSB_CSB_HSPI_PVTPORTPMSC_XTRA_1_DEV_ADDR_FIELD    (_MK_SHIFT_CONST(0x7f) << XUSB_CSB_HSPI_PVTPORTPMSC_XTRA_1_DEV_ADDR_SHIFT)
#define XUSB_CSB_HSPI_PVTPORTPMSC_XTRA_1_DEV_ADDR_RANGE    6:0
#define XUSB_CSB_HSPI_PVTPORTPMSC_XTRA_1_DEV_ADDR_WOFFSET  0
#define XUSB_CSB_HSPI_PVTPORTPMSC_XTRA_1_DEV_ADDR_DEFAULT  (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTPMSC_XTRA_1_DEV_ADDR_DEFAULT_MASK (_MK_MASK_CONST(0x7f)
#define XUSB_CSB_HSPI_PVTPORTPMSC_XTRA_1_DEV_ADDR_SW_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTPMSC_XTRA_1_DEV_ADDR_SW_DEFAULT_MASK (_MK_MASK_CONST(0x7f)
#define XUSB_CSB_HSPI_PVTPORTPMSC_XTRA_1_DEV_ADDR_INIT     _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTPMSC_XTRA_1_EP_NUM_SHIFT       _MK_SHIFT_CONST(7)
#define XUSB_CSB_HSPI_PVTPORTPMSC_XTRA_1_EP_NUM_FIELD      (_MK_SHIFT_CONST(0xf) << XUSB_CSB_HSPI_PVTPORTPMSC_XTRA_1_EP_NUM_SHIFT)
#define XUSB_CSB_HSPI_PVTPORTPMSC_XTRA_1_EP_NUM_RANGE      10:7
#define XUSB_CSB_HSPI_PVTPORTPMSC_XTRA_1_EP_NUM_WOFFSET    0
#define XUSB_CSB_HSPI_PVTPORTPMSC_XTRA_1_EP_NUM_DEFAULT    (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTPMSC_XTRA_1_EP_NUM_DEFAULT_MASK (_MK_MASK_CONST(0xf)
#define XUSB_CSB_HSPI_PVTPORTPMSC_XTRA_1_EP_NUM_SW_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTPMSC_XTRA_1_EP_NUM_SW_DEFAULT_MASK (_MK_MASK_CONST(0xf)
#define XUSB_CSB_HSPI_PVTPORTPMSC_XTRA_1_EP_NUM_INIT       _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTPMSC_XTRA_2                   _MK_ADDR_CONST(0x116920)
#define XUSB_CSB_HSPI_PVTPORTPMSC_XTRA_2_SECURE            0
#define XUSB_CSB_HSPI_PVTPORTPMSC_XTRA_2_WORD_COUNT        1
#define XUSB_CSB_HSPI_PVTPORTPMSC_XTRA_2_RESET_VAL         _MK_MASK_CONST(0x0)
#define XUSB_CSB_HSPI_PVTPORTPMSC_XTRA_2_RESET_MASK        _MK_MASK_CONST(0x7ff)
#define XUSB_CSB_HSPI_PVTPORTPMSC_XTRA_2_SW_DEFAULT_VAL    _MK_MASK_CONST(0x0)
#define XUSB_CSB_HSPI_PVTPORTPMSC_XTRA_2_SW_DEFAULT_MASK   _MK_MASK_CONST(0x7ff)
#define XUSB_CSB_HSPI_PVTPORTPMSC_XTRA_2_READ_MASK         _MK_MASK_CONST(0x7ff)
#define XUSB_CSB_HSPI_PVTPORTPMSC_XTRA_2_WRITE_MASK        _MK_MASK_CONST(0x7ff)
#define XUSB_CSB_HSPI_PVTPORTPMSC_XTRA_2_DEV_ADDR_SHIFT     _MK_SHIFT_CONST(0)
#define XUSB_CSB_HSPI_PVTPORTPMSC_XTRA_2_DEV_ADDR_FIELD    (_MK_SHIFT_CONST(0x7f) << XUSB_CSB_HSPI_PVTPORTPMSC_XTRA_2_DEV_ADDR_SHIFT)
#define XUSB_CSB_HSPI_PVTPORTPMSC_XTRA_2_DEV_ADDR_RANGE    6:0
#define XUSB_CSB_HSPI_PVTPORTPMSC_XTRA_2_DEV_ADDR_WOFFSET  0
#define XUSB_CSB_HSPI_PVTPORTPMSC_XTRA_2_DEV_ADDR_DEFAULT  (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTPMSC_XTRA_2_DEV_ADDR_DEFAULT_MASK (_MK_MASK_CONST(0x7f)
#define XUSB_CSB_HSPI_PVTPORTPMSC_XTRA_2_DEV_ADDR_SW_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTPMSC_XTRA_2_DEV_ADDR_SW_DEFAULT_MASK (_MK_MASK_CONST(0x7f)
#define XUSB_CSB_HSPI_PVTPORTPMSC_XTRA_2_DEV_ADDR_INIT     _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTPMSC_XTRA_2_EP_NUM_SHIFT       _MK_SHIFT_CONST(7)
#define XUSB_CSB_HSPI_PVTPORTPMSC_XTRA_2_EP_NUM_FIELD      (_MK_SHIFT_CONST(0xf) << XUSB_CSB_HSPI_PVTPORTPMSC_XTRA_2_EP_NUM_SHIFT)
#define XUSB_CSB_HSPI_PVTPORTPMSC_XTRA_2_EP_NUM_RANGE      10:7
#define XUSB_CSB_HSPI_PVTPORTPMSC_XTRA_2_EP_NUM_WOFFSET    0
#define XUSB_CSB_HSPI_PVTPORTPMSC_XTRA_2_EP_NUM_DEFAULT    (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTPMSC_XTRA_2_EP_NUM_DEFAULT_MASK (_MK_MASK_CONST(0xf)
#define XUSB_CSB_HSPI_PVTPORTPMSC_XTRA_2_EP_NUM_SW_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTPMSC_XTRA_2_EP_NUM_SW_DEFAULT_MASK (_MK_MASK_CONST(0xf)
#define XUSB_CSB_HSPI_PVTPORTPMSC_XTRA_2_EP_NUM_INIT       _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTPMSC_XTRA_3                   _MK_ADDR_CONST(0x116930)
#define XUSB_CSB_HSPI_PVTPORTPMSC_XTRA_3_SECURE            0
#define XUSB_CSB_HSPI_PVTPORTPMSC_XTRA_3_WORD_COUNT        1
#define XUSB_CSB_HSPI_PVTPORTPMSC_XTRA_3_RESET_VAL         _MK_MASK_CONST(0x0)
#define XUSB_CSB_HSPI_PVTPORTPMSC_XTRA_3_RESET_MASK        _MK_MASK_CONST(0x7ff)
#define XUSB_CSB_HSPI_PVTPORTPMSC_XTRA_3_SW_DEFAULT_VAL    _MK_MASK_CONST(0x0)
#define XUSB_CSB_HSPI_PVTPORTPMSC_XTRA_3_SW_DEFAULT_MASK   _MK_MASK_CONST(0x7ff)
#define XUSB_CSB_HSPI_PVTPORTPMSC_XTRA_3_READ_MASK         _MK_MASK_CONST(0x7ff)
#define XUSB_CSB_HSPI_PVTPORTPMSC_XTRA_3_WRITE_MASK        _MK_MASK_CONST(0x7ff)
#define XUSB_CSB_HSPI_PVTPORTPMSC_XTRA_3_DEV_ADDR_SHIFT     _MK_SHIFT_CONST(0)
#define XUSB_CSB_HSPI_PVTPORTPMSC_XTRA_3_DEV_ADDR_FIELD    (_MK_SHIFT_CONST(0x7f) << XUSB_CSB_HSPI_PVTPORTPMSC_XTRA_3_DEV_ADDR_SHIFT)
#define XUSB_CSB_HSPI_PVTPORTPMSC_XTRA_3_DEV_ADDR_RANGE    6:0
#define XUSB_CSB_HSPI_PVTPORTPMSC_XTRA_3_DEV_ADDR_WOFFSET  0
#define XUSB_CSB_HSPI_PVTPORTPMSC_XTRA_3_DEV_ADDR_DEFAULT  (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTPMSC_XTRA_3_DEV_ADDR_DEFAULT_MASK (_MK_MASK_CONST(0x7f)
#define XUSB_CSB_HSPI_PVTPORTPMSC_XTRA_3_DEV_ADDR_SW_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTPMSC_XTRA_3_DEV_ADDR_SW_DEFAULT_MASK (_MK_MASK_CONST(0x7f)
#define XUSB_CSB_HSPI_PVTPORTPMSC_XTRA_3_DEV_ADDR_INIT     _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTPMSC_XTRA_3_EP_NUM_SHIFT       _MK_SHIFT_CONST(7)
#define XUSB_CSB_HSPI_PVTPORTPMSC_XTRA_3_EP_NUM_FIELD      (_MK_SHIFT_CONST(0xf) << XUSB_CSB_HSPI_PVTPORTPMSC_XTRA_3_EP_NUM_SHIFT)
#define XUSB_CSB_HSPI_PVTPORTPMSC_XTRA_3_EP_NUM_RANGE      10:7
#define XUSB_CSB_HSPI_PVTPORTPMSC_XTRA_3_EP_NUM_WOFFSET    0
#define XUSB_CSB_HSPI_PVTPORTPMSC_XTRA_3_EP_NUM_DEFAULT    (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTPMSC_XTRA_3_EP_NUM_DEFAULT_MASK (_MK_MASK_CONST(0xf)
#define XUSB_CSB_HSPI_PVTPORTPMSC_XTRA_3_EP_NUM_SW_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTPMSC_XTRA_3_EP_NUM_SW_DEFAULT_MASK (_MK_MASK_CONST(0xf)
#define XUSB_CSB_HSPI_PVTPORTPMSC_XTRA_3_EP_NUM_INIT       _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTPMSC_XTRA_4                   _MK_ADDR_CONST(0x116940)
#define XUSB_CSB_HSPI_PVTPORTPMSC_XTRA_4_SECURE            0
#define XUSB_CSB_HSPI_PVTPORTPMSC_XTRA_4_WORD_COUNT        1
#define XUSB_CSB_HSPI_PVTPORTPMSC_XTRA_4_RESET_VAL         _MK_MASK_CONST(0x0)
#define XUSB_CSB_HSPI_PVTPORTPMSC_XTRA_4_RESET_MASK        _MK_MASK_CONST(0x7ff)
#define XUSB_CSB_HSPI_PVTPORTPMSC_XTRA_4_SW_DEFAULT_VAL    _MK_MASK_CONST(0x0)
#define XUSB_CSB_HSPI_PVTPORTPMSC_XTRA_4_SW_DEFAULT_MASK   _MK_MASK_CONST(0x7ff)
#define XUSB_CSB_HSPI_PVTPORTPMSC_XTRA_4_READ_MASK         _MK_MASK_CONST(0x7ff)
#define XUSB_CSB_HSPI_PVTPORTPMSC_XTRA_4_WRITE_MASK        _MK_MASK_CONST(0x7ff)
#define XUSB_CSB_HSPI_PVTPORTPMSC_XTRA_4_DEV_ADDR_SHIFT     _MK_SHIFT_CONST(0)
#define XUSB_CSB_HSPI_PVTPORTPMSC_XTRA_4_DEV_ADDR_FIELD    (_MK_SHIFT_CONST(0x7f) << XUSB_CSB_HSPI_PVTPORTPMSC_XTRA_4_DEV_ADDR_SHIFT)
#define XUSB_CSB_HSPI_PVTPORTPMSC_XTRA_4_DEV_ADDR_RANGE    6:0
#define XUSB_CSB_HSPI_PVTPORTPMSC_XTRA_4_DEV_ADDR_WOFFSET  0
#define XUSB_CSB_HSPI_PVTPORTPMSC_XTRA_4_DEV_ADDR_DEFAULT  (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTPMSC_XTRA_4_DEV_ADDR_DEFAULT_MASK (_MK_MASK_CONST(0x7f)
#define XUSB_CSB_HSPI_PVTPORTPMSC_XTRA_4_DEV_ADDR_SW_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTPMSC_XTRA_4_DEV_ADDR_SW_DEFAULT_MASK (_MK_MASK_CONST(0x7f)
#define XUSB_CSB_HSPI_PVTPORTPMSC_XTRA_4_DEV_ADDR_INIT     _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTPMSC_XTRA_4_EP_NUM_SHIFT       _MK_SHIFT_CONST(7)
#define XUSB_CSB_HSPI_PVTPORTPMSC_XTRA_4_EP_NUM_FIELD      (_MK_SHIFT_CONST(0xf) << XUSB_CSB_HSPI_PVTPORTPMSC_XTRA_4_EP_NUM_SHIFT)
#define XUSB_CSB_HSPI_PVTPORTPMSC_XTRA_4_EP_NUM_RANGE      10:7
#define XUSB_CSB_HSPI_PVTPORTPMSC_XTRA_4_EP_NUM_WOFFSET    0
#define XUSB_CSB_HSPI_PVTPORTPMSC_XTRA_4_EP_NUM_DEFAULT    (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTPMSC_XTRA_4_EP_NUM_DEFAULT_MASK (_MK_MASK_CONST(0xf)
#define XUSB_CSB_HSPI_PVTPORTPMSC_XTRA_4_EP_NUM_SW_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTPMSC_XTRA_4_EP_NUM_SW_DEFAULT_MASK (_MK_MASK_CONST(0xf)
#define XUSB_CSB_HSPI_PVTPORTPMSC_XTRA_4_EP_NUM_INIT       _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTPMSC_XTRA_5                   _MK_ADDR_CONST(0x116950)
#define XUSB_CSB_HSPI_PVTPORTPMSC_XTRA_5_SECURE            0
#define XUSB_CSB_HSPI_PVTPORTPMSC_XTRA_5_WORD_COUNT        1
#define XUSB_CSB_HSPI_PVTPORTPMSC_XTRA_5_RESET_VAL         _MK_MASK_CONST(0x0)
#define XUSB_CSB_HSPI_PVTPORTPMSC_XTRA_5_RESET_MASK        _MK_MASK_CONST(0x7ff)
#define XUSB_CSB_HSPI_PVTPORTPMSC_XTRA_5_SW_DEFAULT_VAL    _MK_MASK_CONST(0x0)
#define XUSB_CSB_HSPI_PVTPORTPMSC_XTRA_5_SW_DEFAULT_MASK   _MK_MASK_CONST(0x7ff)
#define XUSB_CSB_HSPI_PVTPORTPMSC_XTRA_5_READ_MASK         _MK_MASK_CONST(0x7ff)
#define XUSB_CSB_HSPI_PVTPORTPMSC_XTRA_5_WRITE_MASK        _MK_MASK_CONST(0x7ff)
#define XUSB_CSB_HSPI_PVTPORTPMSC_XTRA_5_DEV_ADDR_SHIFT     _MK_SHIFT_CONST(0)
#define XUSB_CSB_HSPI_PVTPORTPMSC_XTRA_5_DEV_ADDR_FIELD    (_MK_SHIFT_CONST(0x7f) << XUSB_CSB_HSPI_PVTPORTPMSC_XTRA_5_DEV_ADDR_SHIFT)
#define XUSB_CSB_HSPI_PVTPORTPMSC_XTRA_5_DEV_ADDR_RANGE    6:0
#define XUSB_CSB_HSPI_PVTPORTPMSC_XTRA_5_DEV_ADDR_WOFFSET  0
#define XUSB_CSB_HSPI_PVTPORTPMSC_XTRA_5_DEV_ADDR_DEFAULT  (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTPMSC_XTRA_5_DEV_ADDR_DEFAULT_MASK (_MK_MASK_CONST(0x7f)
#define XUSB_CSB_HSPI_PVTPORTPMSC_XTRA_5_DEV_ADDR_SW_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTPMSC_XTRA_5_DEV_ADDR_SW_DEFAULT_MASK (_MK_MASK_CONST(0x7f)
#define XUSB_CSB_HSPI_PVTPORTPMSC_XTRA_5_DEV_ADDR_INIT     _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTPMSC_XTRA_5_EP_NUM_SHIFT       _MK_SHIFT_CONST(7)
#define XUSB_CSB_HSPI_PVTPORTPMSC_XTRA_5_EP_NUM_FIELD      (_MK_SHIFT_CONST(0xf) << XUSB_CSB_HSPI_PVTPORTPMSC_XTRA_5_EP_NUM_SHIFT)
#define XUSB_CSB_HSPI_PVTPORTPMSC_XTRA_5_EP_NUM_RANGE      10:7
#define XUSB_CSB_HSPI_PVTPORTPMSC_XTRA_5_EP_NUM_WOFFSET    0
#define XUSB_CSB_HSPI_PVTPORTPMSC_XTRA_5_EP_NUM_DEFAULT    (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTPMSC_XTRA_5_EP_NUM_DEFAULT_MASK (_MK_MASK_CONST(0xf)
#define XUSB_CSB_HSPI_PVTPORTPMSC_XTRA_5_EP_NUM_SW_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTPMSC_XTRA_5_EP_NUM_SW_DEFAULT_MASK (_MK_MASK_CONST(0xf)
#define XUSB_CSB_HSPI_PVTPORTPMSC_XTRA_5_EP_NUM_INIT       _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTPMSC_XTRA_6                   _MK_ADDR_CONST(0x116960)
#define XUSB_CSB_HSPI_PVTPORTPMSC_XTRA_6_SECURE            0
#define XUSB_CSB_HSPI_PVTPORTPMSC_XTRA_6_WORD_COUNT        1
#define XUSB_CSB_HSPI_PVTPORTPMSC_XTRA_6_RESET_VAL         _MK_MASK_CONST(0x0)
#define XUSB_CSB_HSPI_PVTPORTPMSC_XTRA_6_RESET_MASK        _MK_MASK_CONST(0x7ff)
#define XUSB_CSB_HSPI_PVTPORTPMSC_XTRA_6_SW_DEFAULT_VAL    _MK_MASK_CONST(0x0)
#define XUSB_CSB_HSPI_PVTPORTPMSC_XTRA_6_SW_DEFAULT_MASK   _MK_MASK_CONST(0x7ff)
#define XUSB_CSB_HSPI_PVTPORTPMSC_XTRA_6_READ_MASK         _MK_MASK_CONST(0x7ff)
#define XUSB_CSB_HSPI_PVTPORTPMSC_XTRA_6_WRITE_MASK        _MK_MASK_CONST(0x7ff)
#define XUSB_CSB_HSPI_PVTPORTPMSC_XTRA_6_DEV_ADDR_SHIFT     _MK_SHIFT_CONST(0)
#define XUSB_CSB_HSPI_PVTPORTPMSC_XTRA_6_DEV_ADDR_FIELD    (_MK_SHIFT_CONST(0x7f) << XUSB_CSB_HSPI_PVTPORTPMSC_XTRA_6_DEV_ADDR_SHIFT)
#define XUSB_CSB_HSPI_PVTPORTPMSC_XTRA_6_DEV_ADDR_RANGE    6:0
#define XUSB_CSB_HSPI_PVTPORTPMSC_XTRA_6_DEV_ADDR_WOFFSET  0
#define XUSB_CSB_HSPI_PVTPORTPMSC_XTRA_6_DEV_ADDR_DEFAULT  (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTPMSC_XTRA_6_DEV_ADDR_DEFAULT_MASK (_MK_MASK_CONST(0x7f)
#define XUSB_CSB_HSPI_PVTPORTPMSC_XTRA_6_DEV_ADDR_SW_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTPMSC_XTRA_6_DEV_ADDR_SW_DEFAULT_MASK (_MK_MASK_CONST(0x7f)
#define XUSB_CSB_HSPI_PVTPORTPMSC_XTRA_6_DEV_ADDR_INIT     _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTPMSC_XTRA_6_EP_NUM_SHIFT       _MK_SHIFT_CONST(7)
#define XUSB_CSB_HSPI_PVTPORTPMSC_XTRA_6_EP_NUM_FIELD      (_MK_SHIFT_CONST(0xf) << XUSB_CSB_HSPI_PVTPORTPMSC_XTRA_6_EP_NUM_SHIFT)
#define XUSB_CSB_HSPI_PVTPORTPMSC_XTRA_6_EP_NUM_RANGE      10:7
#define XUSB_CSB_HSPI_PVTPORTPMSC_XTRA_6_EP_NUM_WOFFSET    0
#define XUSB_CSB_HSPI_PVTPORTPMSC_XTRA_6_EP_NUM_DEFAULT    (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTPMSC_XTRA_6_EP_NUM_DEFAULT_MASK (_MK_MASK_CONST(0xf)
#define XUSB_CSB_HSPI_PVTPORTPMSC_XTRA_6_EP_NUM_SW_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTPMSC_XTRA_6_EP_NUM_SW_DEFAULT_MASK (_MK_MASK_CONST(0xf)
#define XUSB_CSB_HSPI_PVTPORTPMSC_XTRA_6_EP_NUM_INIT       _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTPMSC_XTRA_7                   _MK_ADDR_CONST(0x116970)
#define XUSB_CSB_HSPI_PVTPORTPMSC_XTRA_7_SECURE            0
#define XUSB_CSB_HSPI_PVTPORTPMSC_XTRA_7_WORD_COUNT        1
#define XUSB_CSB_HSPI_PVTPORTPMSC_XTRA_7_RESET_VAL         _MK_MASK_CONST(0x0)
#define XUSB_CSB_HSPI_PVTPORTPMSC_XTRA_7_RESET_MASK        _MK_MASK_CONST(0x7ff)
#define XUSB_CSB_HSPI_PVTPORTPMSC_XTRA_7_SW_DEFAULT_VAL    _MK_MASK_CONST(0x0)
#define XUSB_CSB_HSPI_PVTPORTPMSC_XTRA_7_SW_DEFAULT_MASK   _MK_MASK_CONST(0x7ff)
#define XUSB_CSB_HSPI_PVTPORTPMSC_XTRA_7_READ_MASK         _MK_MASK_CONST(0x7ff)
#define XUSB_CSB_HSPI_PVTPORTPMSC_XTRA_7_WRITE_MASK        _MK_MASK_CONST(0x7ff)
#define XUSB_CSB_HSPI_PVTPORTPMSC_XTRA_7_DEV_ADDR_SHIFT     _MK_SHIFT_CONST(0)
#define XUSB_CSB_HSPI_PVTPORTPMSC_XTRA_7_DEV_ADDR_FIELD    (_MK_SHIFT_CONST(0x7f) << XUSB_CSB_HSPI_PVTPORTPMSC_XTRA_7_DEV_ADDR_SHIFT)
#define XUSB_CSB_HSPI_PVTPORTPMSC_XTRA_7_DEV_ADDR_RANGE    6:0
#define XUSB_CSB_HSPI_PVTPORTPMSC_XTRA_7_DEV_ADDR_WOFFSET  0
#define XUSB_CSB_HSPI_PVTPORTPMSC_XTRA_7_DEV_ADDR_DEFAULT  (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTPMSC_XTRA_7_DEV_ADDR_DEFAULT_MASK (_MK_MASK_CONST(0x7f)
#define XUSB_CSB_HSPI_PVTPORTPMSC_XTRA_7_DEV_ADDR_SW_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTPMSC_XTRA_7_DEV_ADDR_SW_DEFAULT_MASK (_MK_MASK_CONST(0x7f)
#define XUSB_CSB_HSPI_PVTPORTPMSC_XTRA_7_DEV_ADDR_INIT     _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTPMSC_XTRA_7_EP_NUM_SHIFT       _MK_SHIFT_CONST(7)
#define XUSB_CSB_HSPI_PVTPORTPMSC_XTRA_7_EP_NUM_FIELD      (_MK_SHIFT_CONST(0xf) << XUSB_CSB_HSPI_PVTPORTPMSC_XTRA_7_EP_NUM_SHIFT)
#define XUSB_CSB_HSPI_PVTPORTPMSC_XTRA_7_EP_NUM_RANGE      10:7
#define XUSB_CSB_HSPI_PVTPORTPMSC_XTRA_7_EP_NUM_WOFFSET    0
#define XUSB_CSB_HSPI_PVTPORTPMSC_XTRA_7_EP_NUM_DEFAULT    (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTPMSC_XTRA_7_EP_NUM_DEFAULT_MASK (_MK_MASK_CONST(0xf)
#define XUSB_CSB_HSPI_PVTPORTPMSC_XTRA_7_EP_NUM_SW_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_HSPI_PVTPORTPMSC_XTRA_7_EP_NUM_SW_DEFAULT_MASK (_MK_MASK_CONST(0xf)
#define XUSB_CSB_HSPI_PVTPORTPMSC_XTRA_7_EP_NUM_INIT       _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTSC1_0                         _MK_ADDR_CONST(0x117000)
#define XUSB_CSB_FSPI_PVTPORTSC1_0_SECURE                  0
#define XUSB_CSB_FSPI_PVTPORTSC1_0_WORD_COUNT              1
#define XUSB_CSB_FSPI_PVTPORTSC1_0_RESET_VAL               _MK_MASK_CONST(0x200)
#define XUSB_CSB_FSPI_PVTPORTSC1_0_RESET_MASK              _MK_MASK_CONST(0x3f0)
#define XUSB_CSB_FSPI_PVTPORTSC1_0_SW_DEFAULT_VAL          _MK_MASK_CONST(0x200)
#define XUSB_CSB_FSPI_PVTPORTSC1_0_SW_DEFAULT_MASK         _MK_MASK_CONST(0x3f0)
#define XUSB_CSB_FSPI_PVTPORTSC1_0_READ_MASK               _MK_MASK_CONST(0xfffffe10)
#define XUSB_CSB_FSPI_PVTPORTSC1_0_WRITE_MASK              _MK_MASK_CONST(0x3f0)
#define XUSB_CSB_FSPI_PVTPORTSC1_0_PLS_VALID_SHIFT          _MK_SHIFT_CONST(4)
#define XUSB_CSB_FSPI_PVTPORTSC1_0_PLS_VALID_FIELD         (_MK_SHIFT_CONST(0x1) << XUSB_CSB_FSPI_PVTPORTSC1_0_PLS_VALID_SHIFT)
#define XUSB_CSB_FSPI_PVTPORTSC1_0_PLS_VALID_RANGE         4:4
#define XUSB_CSB_FSPI_PVTPORTSC1_0_PLS_VALID_WOFFSET       0
#define XUSB_CSB_FSPI_PVTPORTSC1_0_PLS_VALID_DEFAULT       (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTSC1_0_PLS_VALID_DEFAULT_MASK  (_MK_MASK_CONST(0x1)
#define XUSB_CSB_FSPI_PVTPORTSC1_0_PLS_VALID_SW_DEFAULT    (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTSC1_0_PLS_VALID_SW_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_CSB_FSPI_PVTPORTSC1_0_PLS_VALID_NOT_PENDING   _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTSC1_0_PLS_VALID_PENDING       _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_FSPI_PVTPORTSC1_0_PLS_VALID_SET           _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_FSPI_PVTPORTSC1_0_PLS_CNTRL_SHIFT          _MK_SHIFT_CONST(5)
#define XUSB_CSB_FSPI_PVTPORTSC1_0_PLS_CNTRL_FIELD         (_MK_SHIFT_CONST(0xf) << XUSB_CSB_FSPI_PVTPORTSC1_0_PLS_CNTRL_SHIFT)
#define XUSB_CSB_FSPI_PVTPORTSC1_0_PLS_CNTRL_RANGE         8:5
#define XUSB_CSB_FSPI_PVTPORTSC1_0_PLS_CNTRL_WOFFSET       0
#define XUSB_CSB_FSPI_PVTPORTSC1_0_PLS_CNTRL_DEFAULT       (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTSC1_0_PLS_CNTRL_DEFAULT_MASK  (_MK_MASK_CONST(0xf)
#define XUSB_CSB_FSPI_PVTPORTSC1_0_PLS_CNTRL_SW_DEFAULT    (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTSC1_0_PLS_CNTRL_SW_DEFAULT_MASK (_MK_MASK_CONST(0xf)
#define XUSB_CSB_FSPI_PVTPORTSC1_0_PLS_CNTRL_ENABLED       _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTSC1_0_PLS_CNTRL_L1_SUSPEND    _MK_ENUM_CONST(0x00000002)
#define XUSB_CSB_FSPI_PVTPORTSC1_0_PLS_CNTRL_SUSPEND       _MK_ENUM_CONST(0x00000003)
#define XUSB_CSB_FSPI_PVTPORTSC1_0_PLS_CNTRL_POWER_OFF     _MK_ENUM_CONST(0x00000004)
#define XUSB_CSB_FSPI_PVTPORTSC1_0_PLS_CNTRL_DISCONNECTED  _MK_ENUM_CONST(0x00000005)
#define XUSB_CSB_FSPI_PVTPORTSC1_0_PLS_CNTRL_DISABLED      _MK_ENUM_CONST(0x00000007)
#define XUSB_CSB_FSPI_PVTPORTSC1_0_PLS_CNTRL_RESET         _MK_ENUM_CONST(0x00000009)
#define XUSB_CSB_FSPI_PVTPORTSC1_0_PLS_CNTRL_TESTMODE      _MK_ENUM_CONST(0x0000000B)
#define XUSB_CSB_FSPI_PVTPORTSC1_0_PLS_CNTRL_RESUME        _MK_ENUM_CONST(0x0000000F)
#define XUSB_CSB_FSPI_PVTPORTSC1_0_PP_SHIFT                 _MK_SHIFT_CONST(9)
#define XUSB_CSB_FSPI_PVTPORTSC1_0_PP_FIELD                (_MK_SHIFT_CONST(0x1) << XUSB_CSB_FSPI_PVTPORTSC1_0_PP_SHIFT)
#define XUSB_CSB_FSPI_PVTPORTSC1_0_PP_RANGE                9:9
#define XUSB_CSB_FSPI_PVTPORTSC1_0_PP_WOFFSET              0
#define XUSB_CSB_FSPI_PVTPORTSC1_0_PP_DEFAULT              (_MK_MASK_CONST(0x00000001)
#define XUSB_CSB_FSPI_PVTPORTSC1_0_PP_DEFAULT_MASK         (_MK_MASK_CONST(0x1)
#define XUSB_CSB_FSPI_PVTPORTSC1_0_PP_SW_DEFAULT           (_MK_MASK_CONST(0x00000001)
#define XUSB_CSB_FSPI_PVTPORTSC1_0_PP_SW_DEFAULT_MASK      (_MK_MASK_CONST(0x1)
#define XUSB_CSB_FSPI_PVTPORTSC1_0_PP_DISABLED             _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTSC1_0_PP_ENABLED              _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_FSPI_PVTPORTSC1_0_RSVD1_SHIFT              _MK_SHIFT_CONST(10)
#define XUSB_CSB_FSPI_PVTPORTSC1_0_RSVD1_FIELD             (_MK_SHIFT_CONST(0x3fffff) << XUSB_CSB_FSPI_PVTPORTSC1_0_RSVD1_SHIFT)
#define XUSB_CSB_FSPI_PVTPORTSC1_0_RSVD1_RANGE             31:10
#define XUSB_CSB_FSPI_PVTPORTSC1_0_RSVD1_WOFFSET           0
#define XUSB_CSB_FSPI_PVTPORTSC1_0_RSVD1_00                _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTSC1_1                         _MK_ADDR_CONST(0x117010)
#define XUSB_CSB_FSPI_PVTPORTSC1_1_SECURE                  0
#define XUSB_CSB_FSPI_PVTPORTSC1_1_WORD_COUNT              1
#define XUSB_CSB_FSPI_PVTPORTSC1_1_RESET_VAL               _MK_MASK_CONST(0x200)
#define XUSB_CSB_FSPI_PVTPORTSC1_1_RESET_MASK              _MK_MASK_CONST(0x3f0)
#define XUSB_CSB_FSPI_PVTPORTSC1_1_SW_DEFAULT_VAL          _MK_MASK_CONST(0x200)
#define XUSB_CSB_FSPI_PVTPORTSC1_1_SW_DEFAULT_MASK         _MK_MASK_CONST(0x3f0)
#define XUSB_CSB_FSPI_PVTPORTSC1_1_READ_MASK               _MK_MASK_CONST(0xfffffe10)
#define XUSB_CSB_FSPI_PVTPORTSC1_1_WRITE_MASK              _MK_MASK_CONST(0x3f0)
#define XUSB_CSB_FSPI_PVTPORTSC1_1_PLS_VALID_SHIFT          _MK_SHIFT_CONST(4)
#define XUSB_CSB_FSPI_PVTPORTSC1_1_PLS_VALID_FIELD         (_MK_SHIFT_CONST(0x1) << XUSB_CSB_FSPI_PVTPORTSC1_1_PLS_VALID_SHIFT)
#define XUSB_CSB_FSPI_PVTPORTSC1_1_PLS_VALID_RANGE         4:4
#define XUSB_CSB_FSPI_PVTPORTSC1_1_PLS_VALID_WOFFSET       0
#define XUSB_CSB_FSPI_PVTPORTSC1_1_PLS_VALID_DEFAULT       (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTSC1_1_PLS_VALID_DEFAULT_MASK  (_MK_MASK_CONST(0x1)
#define XUSB_CSB_FSPI_PVTPORTSC1_1_PLS_VALID_SW_DEFAULT    (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTSC1_1_PLS_VALID_SW_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_CSB_FSPI_PVTPORTSC1_1_PLS_VALID_NOT_PENDING   _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTSC1_1_PLS_VALID_PENDING       _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_FSPI_PVTPORTSC1_1_PLS_VALID_SET           _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_FSPI_PVTPORTSC1_1_PLS_CNTRL_SHIFT          _MK_SHIFT_CONST(5)
#define XUSB_CSB_FSPI_PVTPORTSC1_1_PLS_CNTRL_FIELD         (_MK_SHIFT_CONST(0xf) << XUSB_CSB_FSPI_PVTPORTSC1_1_PLS_CNTRL_SHIFT)
#define XUSB_CSB_FSPI_PVTPORTSC1_1_PLS_CNTRL_RANGE         8:5
#define XUSB_CSB_FSPI_PVTPORTSC1_1_PLS_CNTRL_WOFFSET       0
#define XUSB_CSB_FSPI_PVTPORTSC1_1_PLS_CNTRL_DEFAULT       (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTSC1_1_PLS_CNTRL_DEFAULT_MASK  (_MK_MASK_CONST(0xf)
#define XUSB_CSB_FSPI_PVTPORTSC1_1_PLS_CNTRL_SW_DEFAULT    (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTSC1_1_PLS_CNTRL_SW_DEFAULT_MASK (_MK_MASK_CONST(0xf)
#define XUSB_CSB_FSPI_PVTPORTSC1_1_PLS_CNTRL_ENABLED       _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTSC1_1_PLS_CNTRL_L1_SUSPEND    _MK_ENUM_CONST(0x00000002)
#define XUSB_CSB_FSPI_PVTPORTSC1_1_PLS_CNTRL_SUSPEND       _MK_ENUM_CONST(0x00000003)
#define XUSB_CSB_FSPI_PVTPORTSC1_1_PLS_CNTRL_POWER_OFF     _MK_ENUM_CONST(0x00000004)
#define XUSB_CSB_FSPI_PVTPORTSC1_1_PLS_CNTRL_DISCONNECTED  _MK_ENUM_CONST(0x00000005)
#define XUSB_CSB_FSPI_PVTPORTSC1_1_PLS_CNTRL_DISABLED      _MK_ENUM_CONST(0x00000007)
#define XUSB_CSB_FSPI_PVTPORTSC1_1_PLS_CNTRL_RESET         _MK_ENUM_CONST(0x00000009)
#define XUSB_CSB_FSPI_PVTPORTSC1_1_PLS_CNTRL_TESTMODE      _MK_ENUM_CONST(0x0000000B)
#define XUSB_CSB_FSPI_PVTPORTSC1_1_PLS_CNTRL_RESUME        _MK_ENUM_CONST(0x0000000F)
#define XUSB_CSB_FSPI_PVTPORTSC1_1_PP_SHIFT                 _MK_SHIFT_CONST(9)
#define XUSB_CSB_FSPI_PVTPORTSC1_1_PP_FIELD                (_MK_SHIFT_CONST(0x1) << XUSB_CSB_FSPI_PVTPORTSC1_1_PP_SHIFT)
#define XUSB_CSB_FSPI_PVTPORTSC1_1_PP_RANGE                9:9
#define XUSB_CSB_FSPI_PVTPORTSC1_1_PP_WOFFSET              0
#define XUSB_CSB_FSPI_PVTPORTSC1_1_PP_DEFAULT              (_MK_MASK_CONST(0x00000001)
#define XUSB_CSB_FSPI_PVTPORTSC1_1_PP_DEFAULT_MASK         (_MK_MASK_CONST(0x1)
#define XUSB_CSB_FSPI_PVTPORTSC1_1_PP_SW_DEFAULT           (_MK_MASK_CONST(0x00000001)
#define XUSB_CSB_FSPI_PVTPORTSC1_1_PP_SW_DEFAULT_MASK      (_MK_MASK_CONST(0x1)
#define XUSB_CSB_FSPI_PVTPORTSC1_1_PP_DISABLED             _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTSC1_1_PP_ENABLED              _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_FSPI_PVTPORTSC1_1_RSVD1_SHIFT              _MK_SHIFT_CONST(10)
#define XUSB_CSB_FSPI_PVTPORTSC1_1_RSVD1_FIELD             (_MK_SHIFT_CONST(0x3fffff) << XUSB_CSB_FSPI_PVTPORTSC1_1_RSVD1_SHIFT)
#define XUSB_CSB_FSPI_PVTPORTSC1_1_RSVD1_RANGE             31:10
#define XUSB_CSB_FSPI_PVTPORTSC1_1_RSVD1_WOFFSET           0
#define XUSB_CSB_FSPI_PVTPORTSC1_1_RSVD1_00                _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTSC1_2                         _MK_ADDR_CONST(0x117020)
#define XUSB_CSB_FSPI_PVTPORTSC1_2_SECURE                  0
#define XUSB_CSB_FSPI_PVTPORTSC1_2_WORD_COUNT              1
#define XUSB_CSB_FSPI_PVTPORTSC1_2_RESET_VAL               _MK_MASK_CONST(0x200)
#define XUSB_CSB_FSPI_PVTPORTSC1_2_RESET_MASK              _MK_MASK_CONST(0x3f0)
#define XUSB_CSB_FSPI_PVTPORTSC1_2_SW_DEFAULT_VAL          _MK_MASK_CONST(0x200)
#define XUSB_CSB_FSPI_PVTPORTSC1_2_SW_DEFAULT_MASK         _MK_MASK_CONST(0x3f0)
#define XUSB_CSB_FSPI_PVTPORTSC1_2_READ_MASK               _MK_MASK_CONST(0xfffffe10)
#define XUSB_CSB_FSPI_PVTPORTSC1_2_WRITE_MASK              _MK_MASK_CONST(0x3f0)
#define XUSB_CSB_FSPI_PVTPORTSC1_2_PLS_VALID_SHIFT          _MK_SHIFT_CONST(4)
#define XUSB_CSB_FSPI_PVTPORTSC1_2_PLS_VALID_FIELD         (_MK_SHIFT_CONST(0x1) << XUSB_CSB_FSPI_PVTPORTSC1_2_PLS_VALID_SHIFT)
#define XUSB_CSB_FSPI_PVTPORTSC1_2_PLS_VALID_RANGE         4:4
#define XUSB_CSB_FSPI_PVTPORTSC1_2_PLS_VALID_WOFFSET       0
#define XUSB_CSB_FSPI_PVTPORTSC1_2_PLS_VALID_DEFAULT       (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTSC1_2_PLS_VALID_DEFAULT_MASK  (_MK_MASK_CONST(0x1)
#define XUSB_CSB_FSPI_PVTPORTSC1_2_PLS_VALID_SW_DEFAULT    (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTSC1_2_PLS_VALID_SW_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_CSB_FSPI_PVTPORTSC1_2_PLS_VALID_NOT_PENDING   _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTSC1_2_PLS_VALID_PENDING       _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_FSPI_PVTPORTSC1_2_PLS_VALID_SET           _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_FSPI_PVTPORTSC1_2_PLS_CNTRL_SHIFT          _MK_SHIFT_CONST(5)
#define XUSB_CSB_FSPI_PVTPORTSC1_2_PLS_CNTRL_FIELD         (_MK_SHIFT_CONST(0xf) << XUSB_CSB_FSPI_PVTPORTSC1_2_PLS_CNTRL_SHIFT)
#define XUSB_CSB_FSPI_PVTPORTSC1_2_PLS_CNTRL_RANGE         8:5
#define XUSB_CSB_FSPI_PVTPORTSC1_2_PLS_CNTRL_WOFFSET       0
#define XUSB_CSB_FSPI_PVTPORTSC1_2_PLS_CNTRL_DEFAULT       (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTSC1_2_PLS_CNTRL_DEFAULT_MASK  (_MK_MASK_CONST(0xf)
#define XUSB_CSB_FSPI_PVTPORTSC1_2_PLS_CNTRL_SW_DEFAULT    (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTSC1_2_PLS_CNTRL_SW_DEFAULT_MASK (_MK_MASK_CONST(0xf)
#define XUSB_CSB_FSPI_PVTPORTSC1_2_PLS_CNTRL_ENABLED       _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTSC1_2_PLS_CNTRL_L1_SUSPEND    _MK_ENUM_CONST(0x00000002)
#define XUSB_CSB_FSPI_PVTPORTSC1_2_PLS_CNTRL_SUSPEND       _MK_ENUM_CONST(0x00000003)
#define XUSB_CSB_FSPI_PVTPORTSC1_2_PLS_CNTRL_POWER_OFF     _MK_ENUM_CONST(0x00000004)
#define XUSB_CSB_FSPI_PVTPORTSC1_2_PLS_CNTRL_DISCONNECTED  _MK_ENUM_CONST(0x00000005)
#define XUSB_CSB_FSPI_PVTPORTSC1_2_PLS_CNTRL_DISABLED      _MK_ENUM_CONST(0x00000007)
#define XUSB_CSB_FSPI_PVTPORTSC1_2_PLS_CNTRL_RESET         _MK_ENUM_CONST(0x00000009)
#define XUSB_CSB_FSPI_PVTPORTSC1_2_PLS_CNTRL_TESTMODE      _MK_ENUM_CONST(0x0000000B)
#define XUSB_CSB_FSPI_PVTPORTSC1_2_PLS_CNTRL_RESUME        _MK_ENUM_CONST(0x0000000F)
#define XUSB_CSB_FSPI_PVTPORTSC1_2_PP_SHIFT                 _MK_SHIFT_CONST(9)
#define XUSB_CSB_FSPI_PVTPORTSC1_2_PP_FIELD                (_MK_SHIFT_CONST(0x1) << XUSB_CSB_FSPI_PVTPORTSC1_2_PP_SHIFT)
#define XUSB_CSB_FSPI_PVTPORTSC1_2_PP_RANGE                9:9
#define XUSB_CSB_FSPI_PVTPORTSC1_2_PP_WOFFSET              0
#define XUSB_CSB_FSPI_PVTPORTSC1_2_PP_DEFAULT              (_MK_MASK_CONST(0x00000001)
#define XUSB_CSB_FSPI_PVTPORTSC1_2_PP_DEFAULT_MASK         (_MK_MASK_CONST(0x1)
#define XUSB_CSB_FSPI_PVTPORTSC1_2_PP_SW_DEFAULT           (_MK_MASK_CONST(0x00000001)
#define XUSB_CSB_FSPI_PVTPORTSC1_2_PP_SW_DEFAULT_MASK      (_MK_MASK_CONST(0x1)
#define XUSB_CSB_FSPI_PVTPORTSC1_2_PP_DISABLED             _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTSC1_2_PP_ENABLED              _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_FSPI_PVTPORTSC1_2_RSVD1_SHIFT              _MK_SHIFT_CONST(10)
#define XUSB_CSB_FSPI_PVTPORTSC1_2_RSVD1_FIELD             (_MK_SHIFT_CONST(0x3fffff) << XUSB_CSB_FSPI_PVTPORTSC1_2_RSVD1_SHIFT)
#define XUSB_CSB_FSPI_PVTPORTSC1_2_RSVD1_RANGE             31:10
#define XUSB_CSB_FSPI_PVTPORTSC1_2_RSVD1_WOFFSET           0
#define XUSB_CSB_FSPI_PVTPORTSC1_2_RSVD1_00                _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTSC1_3                         _MK_ADDR_CONST(0x117030)
#define XUSB_CSB_FSPI_PVTPORTSC1_3_SECURE                  0
#define XUSB_CSB_FSPI_PVTPORTSC1_3_WORD_COUNT              1
#define XUSB_CSB_FSPI_PVTPORTSC1_3_RESET_VAL               _MK_MASK_CONST(0x200)
#define XUSB_CSB_FSPI_PVTPORTSC1_3_RESET_MASK              _MK_MASK_CONST(0x3f0)
#define XUSB_CSB_FSPI_PVTPORTSC1_3_SW_DEFAULT_VAL          _MK_MASK_CONST(0x200)
#define XUSB_CSB_FSPI_PVTPORTSC1_3_SW_DEFAULT_MASK         _MK_MASK_CONST(0x3f0)
#define XUSB_CSB_FSPI_PVTPORTSC1_3_READ_MASK               _MK_MASK_CONST(0xfffffe10)
#define XUSB_CSB_FSPI_PVTPORTSC1_3_WRITE_MASK              _MK_MASK_CONST(0x3f0)
#define XUSB_CSB_FSPI_PVTPORTSC1_3_PLS_VALID_SHIFT          _MK_SHIFT_CONST(4)
#define XUSB_CSB_FSPI_PVTPORTSC1_3_PLS_VALID_FIELD         (_MK_SHIFT_CONST(0x1) << XUSB_CSB_FSPI_PVTPORTSC1_3_PLS_VALID_SHIFT)
#define XUSB_CSB_FSPI_PVTPORTSC1_3_PLS_VALID_RANGE         4:4
#define XUSB_CSB_FSPI_PVTPORTSC1_3_PLS_VALID_WOFFSET       0
#define XUSB_CSB_FSPI_PVTPORTSC1_3_PLS_VALID_DEFAULT       (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTSC1_3_PLS_VALID_DEFAULT_MASK  (_MK_MASK_CONST(0x1)
#define XUSB_CSB_FSPI_PVTPORTSC1_3_PLS_VALID_SW_DEFAULT    (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTSC1_3_PLS_VALID_SW_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_CSB_FSPI_PVTPORTSC1_3_PLS_VALID_NOT_PENDING   _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTSC1_3_PLS_VALID_PENDING       _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_FSPI_PVTPORTSC1_3_PLS_VALID_SET           _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_FSPI_PVTPORTSC1_3_PLS_CNTRL_SHIFT          _MK_SHIFT_CONST(5)
#define XUSB_CSB_FSPI_PVTPORTSC1_3_PLS_CNTRL_FIELD         (_MK_SHIFT_CONST(0xf) << XUSB_CSB_FSPI_PVTPORTSC1_3_PLS_CNTRL_SHIFT)
#define XUSB_CSB_FSPI_PVTPORTSC1_3_PLS_CNTRL_RANGE         8:5
#define XUSB_CSB_FSPI_PVTPORTSC1_3_PLS_CNTRL_WOFFSET       0
#define XUSB_CSB_FSPI_PVTPORTSC1_3_PLS_CNTRL_DEFAULT       (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTSC1_3_PLS_CNTRL_DEFAULT_MASK  (_MK_MASK_CONST(0xf)
#define XUSB_CSB_FSPI_PVTPORTSC1_3_PLS_CNTRL_SW_DEFAULT    (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTSC1_3_PLS_CNTRL_SW_DEFAULT_MASK (_MK_MASK_CONST(0xf)
#define XUSB_CSB_FSPI_PVTPORTSC1_3_PLS_CNTRL_ENABLED       _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTSC1_3_PLS_CNTRL_L1_SUSPEND    _MK_ENUM_CONST(0x00000002)
#define XUSB_CSB_FSPI_PVTPORTSC1_3_PLS_CNTRL_SUSPEND       _MK_ENUM_CONST(0x00000003)
#define XUSB_CSB_FSPI_PVTPORTSC1_3_PLS_CNTRL_POWER_OFF     _MK_ENUM_CONST(0x00000004)
#define XUSB_CSB_FSPI_PVTPORTSC1_3_PLS_CNTRL_DISCONNECTED  _MK_ENUM_CONST(0x00000005)
#define XUSB_CSB_FSPI_PVTPORTSC1_3_PLS_CNTRL_DISABLED      _MK_ENUM_CONST(0x00000007)
#define XUSB_CSB_FSPI_PVTPORTSC1_3_PLS_CNTRL_RESET         _MK_ENUM_CONST(0x00000009)
#define XUSB_CSB_FSPI_PVTPORTSC1_3_PLS_CNTRL_TESTMODE      _MK_ENUM_CONST(0x0000000B)
#define XUSB_CSB_FSPI_PVTPORTSC1_3_PLS_CNTRL_RESUME        _MK_ENUM_CONST(0x0000000F)
#define XUSB_CSB_FSPI_PVTPORTSC1_3_PP_SHIFT                 _MK_SHIFT_CONST(9)
#define XUSB_CSB_FSPI_PVTPORTSC1_3_PP_FIELD                (_MK_SHIFT_CONST(0x1) << XUSB_CSB_FSPI_PVTPORTSC1_3_PP_SHIFT)
#define XUSB_CSB_FSPI_PVTPORTSC1_3_PP_RANGE                9:9
#define XUSB_CSB_FSPI_PVTPORTSC1_3_PP_WOFFSET              0
#define XUSB_CSB_FSPI_PVTPORTSC1_3_PP_DEFAULT              (_MK_MASK_CONST(0x00000001)
#define XUSB_CSB_FSPI_PVTPORTSC1_3_PP_DEFAULT_MASK         (_MK_MASK_CONST(0x1)
#define XUSB_CSB_FSPI_PVTPORTSC1_3_PP_SW_DEFAULT           (_MK_MASK_CONST(0x00000001)
#define XUSB_CSB_FSPI_PVTPORTSC1_3_PP_SW_DEFAULT_MASK      (_MK_MASK_CONST(0x1)
#define XUSB_CSB_FSPI_PVTPORTSC1_3_PP_DISABLED             _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTSC1_3_PP_ENABLED              _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_FSPI_PVTPORTSC1_3_RSVD1_SHIFT              _MK_SHIFT_CONST(10)
#define XUSB_CSB_FSPI_PVTPORTSC1_3_RSVD1_FIELD             (_MK_SHIFT_CONST(0x3fffff) << XUSB_CSB_FSPI_PVTPORTSC1_3_RSVD1_SHIFT)
#define XUSB_CSB_FSPI_PVTPORTSC1_3_RSVD1_RANGE             31:10
#define XUSB_CSB_FSPI_PVTPORTSC1_3_RSVD1_WOFFSET           0
#define XUSB_CSB_FSPI_PVTPORTSC1_3_RSVD1_00                _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTSC1_4                         _MK_ADDR_CONST(0x117040)
#define XUSB_CSB_FSPI_PVTPORTSC1_4_SECURE                  0
#define XUSB_CSB_FSPI_PVTPORTSC1_4_WORD_COUNT              1
#define XUSB_CSB_FSPI_PVTPORTSC1_4_RESET_VAL               _MK_MASK_CONST(0x200)
#define XUSB_CSB_FSPI_PVTPORTSC1_4_RESET_MASK              _MK_MASK_CONST(0x3f0)
#define XUSB_CSB_FSPI_PVTPORTSC1_4_SW_DEFAULT_VAL          _MK_MASK_CONST(0x200)
#define XUSB_CSB_FSPI_PVTPORTSC1_4_SW_DEFAULT_MASK         _MK_MASK_CONST(0x3f0)
#define XUSB_CSB_FSPI_PVTPORTSC1_4_READ_MASK               _MK_MASK_CONST(0xfffffe10)
#define XUSB_CSB_FSPI_PVTPORTSC1_4_WRITE_MASK              _MK_MASK_CONST(0x3f0)
#define XUSB_CSB_FSPI_PVTPORTSC1_4_PLS_VALID_SHIFT          _MK_SHIFT_CONST(4)
#define XUSB_CSB_FSPI_PVTPORTSC1_4_PLS_VALID_FIELD         (_MK_SHIFT_CONST(0x1) << XUSB_CSB_FSPI_PVTPORTSC1_4_PLS_VALID_SHIFT)
#define XUSB_CSB_FSPI_PVTPORTSC1_4_PLS_VALID_RANGE         4:4
#define XUSB_CSB_FSPI_PVTPORTSC1_4_PLS_VALID_WOFFSET       0
#define XUSB_CSB_FSPI_PVTPORTSC1_4_PLS_VALID_DEFAULT       (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTSC1_4_PLS_VALID_DEFAULT_MASK  (_MK_MASK_CONST(0x1)
#define XUSB_CSB_FSPI_PVTPORTSC1_4_PLS_VALID_SW_DEFAULT    (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTSC1_4_PLS_VALID_SW_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_CSB_FSPI_PVTPORTSC1_4_PLS_VALID_NOT_PENDING   _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTSC1_4_PLS_VALID_PENDING       _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_FSPI_PVTPORTSC1_4_PLS_VALID_SET           _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_FSPI_PVTPORTSC1_4_PLS_CNTRL_SHIFT          _MK_SHIFT_CONST(5)
#define XUSB_CSB_FSPI_PVTPORTSC1_4_PLS_CNTRL_FIELD         (_MK_SHIFT_CONST(0xf) << XUSB_CSB_FSPI_PVTPORTSC1_4_PLS_CNTRL_SHIFT)
#define XUSB_CSB_FSPI_PVTPORTSC1_4_PLS_CNTRL_RANGE         8:5
#define XUSB_CSB_FSPI_PVTPORTSC1_4_PLS_CNTRL_WOFFSET       0
#define XUSB_CSB_FSPI_PVTPORTSC1_4_PLS_CNTRL_DEFAULT       (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTSC1_4_PLS_CNTRL_DEFAULT_MASK  (_MK_MASK_CONST(0xf)
#define XUSB_CSB_FSPI_PVTPORTSC1_4_PLS_CNTRL_SW_DEFAULT    (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTSC1_4_PLS_CNTRL_SW_DEFAULT_MASK (_MK_MASK_CONST(0xf)
#define XUSB_CSB_FSPI_PVTPORTSC1_4_PLS_CNTRL_ENABLED       _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTSC1_4_PLS_CNTRL_L1_SUSPEND    _MK_ENUM_CONST(0x00000002)
#define XUSB_CSB_FSPI_PVTPORTSC1_4_PLS_CNTRL_SUSPEND       _MK_ENUM_CONST(0x00000003)
#define XUSB_CSB_FSPI_PVTPORTSC1_4_PLS_CNTRL_POWER_OFF     _MK_ENUM_CONST(0x00000004)
#define XUSB_CSB_FSPI_PVTPORTSC1_4_PLS_CNTRL_DISCONNECTED  _MK_ENUM_CONST(0x00000005)
#define XUSB_CSB_FSPI_PVTPORTSC1_4_PLS_CNTRL_DISABLED      _MK_ENUM_CONST(0x00000007)
#define XUSB_CSB_FSPI_PVTPORTSC1_4_PLS_CNTRL_RESET         _MK_ENUM_CONST(0x00000009)
#define XUSB_CSB_FSPI_PVTPORTSC1_4_PLS_CNTRL_TESTMODE      _MK_ENUM_CONST(0x0000000B)
#define XUSB_CSB_FSPI_PVTPORTSC1_4_PLS_CNTRL_RESUME        _MK_ENUM_CONST(0x0000000F)
#define XUSB_CSB_FSPI_PVTPORTSC1_4_PP_SHIFT                 _MK_SHIFT_CONST(9)
#define XUSB_CSB_FSPI_PVTPORTSC1_4_PP_FIELD                (_MK_SHIFT_CONST(0x1) << XUSB_CSB_FSPI_PVTPORTSC1_4_PP_SHIFT)
#define XUSB_CSB_FSPI_PVTPORTSC1_4_PP_RANGE                9:9
#define XUSB_CSB_FSPI_PVTPORTSC1_4_PP_WOFFSET              0
#define XUSB_CSB_FSPI_PVTPORTSC1_4_PP_DEFAULT              (_MK_MASK_CONST(0x00000001)
#define XUSB_CSB_FSPI_PVTPORTSC1_4_PP_DEFAULT_MASK         (_MK_MASK_CONST(0x1)
#define XUSB_CSB_FSPI_PVTPORTSC1_4_PP_SW_DEFAULT           (_MK_MASK_CONST(0x00000001)
#define XUSB_CSB_FSPI_PVTPORTSC1_4_PP_SW_DEFAULT_MASK      (_MK_MASK_CONST(0x1)
#define XUSB_CSB_FSPI_PVTPORTSC1_4_PP_DISABLED             _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTSC1_4_PP_ENABLED              _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_FSPI_PVTPORTSC1_4_RSVD1_SHIFT              _MK_SHIFT_CONST(10)
#define XUSB_CSB_FSPI_PVTPORTSC1_4_RSVD1_FIELD             (_MK_SHIFT_CONST(0x3fffff) << XUSB_CSB_FSPI_PVTPORTSC1_4_RSVD1_SHIFT)
#define XUSB_CSB_FSPI_PVTPORTSC1_4_RSVD1_RANGE             31:10
#define XUSB_CSB_FSPI_PVTPORTSC1_4_RSVD1_WOFFSET           0
#define XUSB_CSB_FSPI_PVTPORTSC1_4_RSVD1_00                _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTSC1_5                         _MK_ADDR_CONST(0x117050)
#define XUSB_CSB_FSPI_PVTPORTSC1_5_SECURE                  0
#define XUSB_CSB_FSPI_PVTPORTSC1_5_WORD_COUNT              1
#define XUSB_CSB_FSPI_PVTPORTSC1_5_RESET_VAL               _MK_MASK_CONST(0x200)
#define XUSB_CSB_FSPI_PVTPORTSC1_5_RESET_MASK              _MK_MASK_CONST(0x3f0)
#define XUSB_CSB_FSPI_PVTPORTSC1_5_SW_DEFAULT_VAL          _MK_MASK_CONST(0x200)
#define XUSB_CSB_FSPI_PVTPORTSC1_5_SW_DEFAULT_MASK         _MK_MASK_CONST(0x3f0)
#define XUSB_CSB_FSPI_PVTPORTSC1_5_READ_MASK               _MK_MASK_CONST(0xfffffe10)
#define XUSB_CSB_FSPI_PVTPORTSC1_5_WRITE_MASK              _MK_MASK_CONST(0x3f0)
#define XUSB_CSB_FSPI_PVTPORTSC1_5_PLS_VALID_SHIFT          _MK_SHIFT_CONST(4)
#define XUSB_CSB_FSPI_PVTPORTSC1_5_PLS_VALID_FIELD         (_MK_SHIFT_CONST(0x1) << XUSB_CSB_FSPI_PVTPORTSC1_5_PLS_VALID_SHIFT)
#define XUSB_CSB_FSPI_PVTPORTSC1_5_PLS_VALID_RANGE         4:4
#define XUSB_CSB_FSPI_PVTPORTSC1_5_PLS_VALID_WOFFSET       0
#define XUSB_CSB_FSPI_PVTPORTSC1_5_PLS_VALID_DEFAULT       (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTSC1_5_PLS_VALID_DEFAULT_MASK  (_MK_MASK_CONST(0x1)
#define XUSB_CSB_FSPI_PVTPORTSC1_5_PLS_VALID_SW_DEFAULT    (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTSC1_5_PLS_VALID_SW_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_CSB_FSPI_PVTPORTSC1_5_PLS_VALID_NOT_PENDING   _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTSC1_5_PLS_VALID_PENDING       _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_FSPI_PVTPORTSC1_5_PLS_VALID_SET           _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_FSPI_PVTPORTSC1_5_PLS_CNTRL_SHIFT          _MK_SHIFT_CONST(5)
#define XUSB_CSB_FSPI_PVTPORTSC1_5_PLS_CNTRL_FIELD         (_MK_SHIFT_CONST(0xf) << XUSB_CSB_FSPI_PVTPORTSC1_5_PLS_CNTRL_SHIFT)
#define XUSB_CSB_FSPI_PVTPORTSC1_5_PLS_CNTRL_RANGE         8:5
#define XUSB_CSB_FSPI_PVTPORTSC1_5_PLS_CNTRL_WOFFSET       0
#define XUSB_CSB_FSPI_PVTPORTSC1_5_PLS_CNTRL_DEFAULT       (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTSC1_5_PLS_CNTRL_DEFAULT_MASK  (_MK_MASK_CONST(0xf)
#define XUSB_CSB_FSPI_PVTPORTSC1_5_PLS_CNTRL_SW_DEFAULT    (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTSC1_5_PLS_CNTRL_SW_DEFAULT_MASK (_MK_MASK_CONST(0xf)
#define XUSB_CSB_FSPI_PVTPORTSC1_5_PLS_CNTRL_ENABLED       _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTSC1_5_PLS_CNTRL_L1_SUSPEND    _MK_ENUM_CONST(0x00000002)
#define XUSB_CSB_FSPI_PVTPORTSC1_5_PLS_CNTRL_SUSPEND       _MK_ENUM_CONST(0x00000003)
#define XUSB_CSB_FSPI_PVTPORTSC1_5_PLS_CNTRL_POWER_OFF     _MK_ENUM_CONST(0x00000004)
#define XUSB_CSB_FSPI_PVTPORTSC1_5_PLS_CNTRL_DISCONNECTED  _MK_ENUM_CONST(0x00000005)
#define XUSB_CSB_FSPI_PVTPORTSC1_5_PLS_CNTRL_DISABLED      _MK_ENUM_CONST(0x00000007)
#define XUSB_CSB_FSPI_PVTPORTSC1_5_PLS_CNTRL_RESET         _MK_ENUM_CONST(0x00000009)
#define XUSB_CSB_FSPI_PVTPORTSC1_5_PLS_CNTRL_TESTMODE      _MK_ENUM_CONST(0x0000000B)
#define XUSB_CSB_FSPI_PVTPORTSC1_5_PLS_CNTRL_RESUME        _MK_ENUM_CONST(0x0000000F)
#define XUSB_CSB_FSPI_PVTPORTSC1_5_PP_SHIFT                 _MK_SHIFT_CONST(9)
#define XUSB_CSB_FSPI_PVTPORTSC1_5_PP_FIELD                (_MK_SHIFT_CONST(0x1) << XUSB_CSB_FSPI_PVTPORTSC1_5_PP_SHIFT)
#define XUSB_CSB_FSPI_PVTPORTSC1_5_PP_RANGE                9:9
#define XUSB_CSB_FSPI_PVTPORTSC1_5_PP_WOFFSET              0
#define XUSB_CSB_FSPI_PVTPORTSC1_5_PP_DEFAULT              (_MK_MASK_CONST(0x00000001)
#define XUSB_CSB_FSPI_PVTPORTSC1_5_PP_DEFAULT_MASK         (_MK_MASK_CONST(0x1)
#define XUSB_CSB_FSPI_PVTPORTSC1_5_PP_SW_DEFAULT           (_MK_MASK_CONST(0x00000001)
#define XUSB_CSB_FSPI_PVTPORTSC1_5_PP_SW_DEFAULT_MASK      (_MK_MASK_CONST(0x1)
#define XUSB_CSB_FSPI_PVTPORTSC1_5_PP_DISABLED             _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTSC1_5_PP_ENABLED              _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_FSPI_PVTPORTSC1_5_RSVD1_SHIFT              _MK_SHIFT_CONST(10)
#define XUSB_CSB_FSPI_PVTPORTSC1_5_RSVD1_FIELD             (_MK_SHIFT_CONST(0x3fffff) << XUSB_CSB_FSPI_PVTPORTSC1_5_RSVD1_SHIFT)
#define XUSB_CSB_FSPI_PVTPORTSC1_5_RSVD1_RANGE             31:10
#define XUSB_CSB_FSPI_PVTPORTSC1_5_RSVD1_WOFFSET           0
#define XUSB_CSB_FSPI_PVTPORTSC1_5_RSVD1_00                _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTSC1_6                         _MK_ADDR_CONST(0x117060)
#define XUSB_CSB_FSPI_PVTPORTSC1_6_SECURE                  0
#define XUSB_CSB_FSPI_PVTPORTSC1_6_WORD_COUNT              1
#define XUSB_CSB_FSPI_PVTPORTSC1_6_RESET_VAL               _MK_MASK_CONST(0x200)
#define XUSB_CSB_FSPI_PVTPORTSC1_6_RESET_MASK              _MK_MASK_CONST(0x3f0)
#define XUSB_CSB_FSPI_PVTPORTSC1_6_SW_DEFAULT_VAL          _MK_MASK_CONST(0x200)
#define XUSB_CSB_FSPI_PVTPORTSC1_6_SW_DEFAULT_MASK         _MK_MASK_CONST(0x3f0)
#define XUSB_CSB_FSPI_PVTPORTSC1_6_READ_MASK               _MK_MASK_CONST(0xfffffe10)
#define XUSB_CSB_FSPI_PVTPORTSC1_6_WRITE_MASK              _MK_MASK_CONST(0x3f0)
#define XUSB_CSB_FSPI_PVTPORTSC1_6_PLS_VALID_SHIFT          _MK_SHIFT_CONST(4)
#define XUSB_CSB_FSPI_PVTPORTSC1_6_PLS_VALID_FIELD         (_MK_SHIFT_CONST(0x1) << XUSB_CSB_FSPI_PVTPORTSC1_6_PLS_VALID_SHIFT)
#define XUSB_CSB_FSPI_PVTPORTSC1_6_PLS_VALID_RANGE         4:4
#define XUSB_CSB_FSPI_PVTPORTSC1_6_PLS_VALID_WOFFSET       0
#define XUSB_CSB_FSPI_PVTPORTSC1_6_PLS_VALID_DEFAULT       (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTSC1_6_PLS_VALID_DEFAULT_MASK  (_MK_MASK_CONST(0x1)
#define XUSB_CSB_FSPI_PVTPORTSC1_6_PLS_VALID_SW_DEFAULT    (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTSC1_6_PLS_VALID_SW_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_CSB_FSPI_PVTPORTSC1_6_PLS_VALID_NOT_PENDING   _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTSC1_6_PLS_VALID_PENDING       _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_FSPI_PVTPORTSC1_6_PLS_VALID_SET           _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_FSPI_PVTPORTSC1_6_PLS_CNTRL_SHIFT          _MK_SHIFT_CONST(5)
#define XUSB_CSB_FSPI_PVTPORTSC1_6_PLS_CNTRL_FIELD         (_MK_SHIFT_CONST(0xf) << XUSB_CSB_FSPI_PVTPORTSC1_6_PLS_CNTRL_SHIFT)
#define XUSB_CSB_FSPI_PVTPORTSC1_6_PLS_CNTRL_RANGE         8:5
#define XUSB_CSB_FSPI_PVTPORTSC1_6_PLS_CNTRL_WOFFSET       0
#define XUSB_CSB_FSPI_PVTPORTSC1_6_PLS_CNTRL_DEFAULT       (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTSC1_6_PLS_CNTRL_DEFAULT_MASK  (_MK_MASK_CONST(0xf)
#define XUSB_CSB_FSPI_PVTPORTSC1_6_PLS_CNTRL_SW_DEFAULT    (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTSC1_6_PLS_CNTRL_SW_DEFAULT_MASK (_MK_MASK_CONST(0xf)
#define XUSB_CSB_FSPI_PVTPORTSC1_6_PLS_CNTRL_ENABLED       _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTSC1_6_PLS_CNTRL_L1_SUSPEND    _MK_ENUM_CONST(0x00000002)
#define XUSB_CSB_FSPI_PVTPORTSC1_6_PLS_CNTRL_SUSPEND       _MK_ENUM_CONST(0x00000003)
#define XUSB_CSB_FSPI_PVTPORTSC1_6_PLS_CNTRL_POWER_OFF     _MK_ENUM_CONST(0x00000004)
#define XUSB_CSB_FSPI_PVTPORTSC1_6_PLS_CNTRL_DISCONNECTED  _MK_ENUM_CONST(0x00000005)
#define XUSB_CSB_FSPI_PVTPORTSC1_6_PLS_CNTRL_DISABLED      _MK_ENUM_CONST(0x00000007)
#define XUSB_CSB_FSPI_PVTPORTSC1_6_PLS_CNTRL_RESET         _MK_ENUM_CONST(0x00000009)
#define XUSB_CSB_FSPI_PVTPORTSC1_6_PLS_CNTRL_TESTMODE      _MK_ENUM_CONST(0x0000000B)
#define XUSB_CSB_FSPI_PVTPORTSC1_6_PLS_CNTRL_RESUME        _MK_ENUM_CONST(0x0000000F)
#define XUSB_CSB_FSPI_PVTPORTSC1_6_PP_SHIFT                 _MK_SHIFT_CONST(9)
#define XUSB_CSB_FSPI_PVTPORTSC1_6_PP_FIELD                (_MK_SHIFT_CONST(0x1) << XUSB_CSB_FSPI_PVTPORTSC1_6_PP_SHIFT)
#define XUSB_CSB_FSPI_PVTPORTSC1_6_PP_RANGE                9:9
#define XUSB_CSB_FSPI_PVTPORTSC1_6_PP_WOFFSET              0
#define XUSB_CSB_FSPI_PVTPORTSC1_6_PP_DEFAULT              (_MK_MASK_CONST(0x00000001)
#define XUSB_CSB_FSPI_PVTPORTSC1_6_PP_DEFAULT_MASK         (_MK_MASK_CONST(0x1)
#define XUSB_CSB_FSPI_PVTPORTSC1_6_PP_SW_DEFAULT           (_MK_MASK_CONST(0x00000001)
#define XUSB_CSB_FSPI_PVTPORTSC1_6_PP_SW_DEFAULT_MASK      (_MK_MASK_CONST(0x1)
#define XUSB_CSB_FSPI_PVTPORTSC1_6_PP_DISABLED             _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTSC1_6_PP_ENABLED              _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_FSPI_PVTPORTSC1_6_RSVD1_SHIFT              _MK_SHIFT_CONST(10)
#define XUSB_CSB_FSPI_PVTPORTSC1_6_RSVD1_FIELD             (_MK_SHIFT_CONST(0x3fffff) << XUSB_CSB_FSPI_PVTPORTSC1_6_RSVD1_SHIFT)
#define XUSB_CSB_FSPI_PVTPORTSC1_6_RSVD1_RANGE             31:10
#define XUSB_CSB_FSPI_PVTPORTSC1_6_RSVD1_WOFFSET           0
#define XUSB_CSB_FSPI_PVTPORTSC1_6_RSVD1_00                _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTSC1_7                         _MK_ADDR_CONST(0x117070)
#define XUSB_CSB_FSPI_PVTPORTSC1_7_SECURE                  0
#define XUSB_CSB_FSPI_PVTPORTSC1_7_WORD_COUNT              1
#define XUSB_CSB_FSPI_PVTPORTSC1_7_RESET_VAL               _MK_MASK_CONST(0x200)
#define XUSB_CSB_FSPI_PVTPORTSC1_7_RESET_MASK              _MK_MASK_CONST(0x3f0)
#define XUSB_CSB_FSPI_PVTPORTSC1_7_SW_DEFAULT_VAL          _MK_MASK_CONST(0x200)
#define XUSB_CSB_FSPI_PVTPORTSC1_7_SW_DEFAULT_MASK         _MK_MASK_CONST(0x3f0)
#define XUSB_CSB_FSPI_PVTPORTSC1_7_READ_MASK               _MK_MASK_CONST(0xfffffe10)
#define XUSB_CSB_FSPI_PVTPORTSC1_7_WRITE_MASK              _MK_MASK_CONST(0x3f0)
#define XUSB_CSB_FSPI_PVTPORTSC1_7_PLS_VALID_SHIFT          _MK_SHIFT_CONST(4)
#define XUSB_CSB_FSPI_PVTPORTSC1_7_PLS_VALID_FIELD         (_MK_SHIFT_CONST(0x1) << XUSB_CSB_FSPI_PVTPORTSC1_7_PLS_VALID_SHIFT)
#define XUSB_CSB_FSPI_PVTPORTSC1_7_PLS_VALID_RANGE         4:4
#define XUSB_CSB_FSPI_PVTPORTSC1_7_PLS_VALID_WOFFSET       0
#define XUSB_CSB_FSPI_PVTPORTSC1_7_PLS_VALID_DEFAULT       (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTSC1_7_PLS_VALID_DEFAULT_MASK  (_MK_MASK_CONST(0x1)
#define XUSB_CSB_FSPI_PVTPORTSC1_7_PLS_VALID_SW_DEFAULT    (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTSC1_7_PLS_VALID_SW_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_CSB_FSPI_PVTPORTSC1_7_PLS_VALID_NOT_PENDING   _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTSC1_7_PLS_VALID_PENDING       _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_FSPI_PVTPORTSC1_7_PLS_VALID_SET           _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_FSPI_PVTPORTSC1_7_PLS_CNTRL_SHIFT          _MK_SHIFT_CONST(5)
#define XUSB_CSB_FSPI_PVTPORTSC1_7_PLS_CNTRL_FIELD         (_MK_SHIFT_CONST(0xf) << XUSB_CSB_FSPI_PVTPORTSC1_7_PLS_CNTRL_SHIFT)
#define XUSB_CSB_FSPI_PVTPORTSC1_7_PLS_CNTRL_RANGE         8:5
#define XUSB_CSB_FSPI_PVTPORTSC1_7_PLS_CNTRL_WOFFSET       0
#define XUSB_CSB_FSPI_PVTPORTSC1_7_PLS_CNTRL_DEFAULT       (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTSC1_7_PLS_CNTRL_DEFAULT_MASK  (_MK_MASK_CONST(0xf)
#define XUSB_CSB_FSPI_PVTPORTSC1_7_PLS_CNTRL_SW_DEFAULT    (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTSC1_7_PLS_CNTRL_SW_DEFAULT_MASK (_MK_MASK_CONST(0xf)
#define XUSB_CSB_FSPI_PVTPORTSC1_7_PLS_CNTRL_ENABLED       _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTSC1_7_PLS_CNTRL_L1_SUSPEND    _MK_ENUM_CONST(0x00000002)
#define XUSB_CSB_FSPI_PVTPORTSC1_7_PLS_CNTRL_SUSPEND       _MK_ENUM_CONST(0x00000003)
#define XUSB_CSB_FSPI_PVTPORTSC1_7_PLS_CNTRL_POWER_OFF     _MK_ENUM_CONST(0x00000004)
#define XUSB_CSB_FSPI_PVTPORTSC1_7_PLS_CNTRL_DISCONNECTED  _MK_ENUM_CONST(0x00000005)
#define XUSB_CSB_FSPI_PVTPORTSC1_7_PLS_CNTRL_DISABLED      _MK_ENUM_CONST(0x00000007)
#define XUSB_CSB_FSPI_PVTPORTSC1_7_PLS_CNTRL_RESET         _MK_ENUM_CONST(0x00000009)
#define XUSB_CSB_FSPI_PVTPORTSC1_7_PLS_CNTRL_TESTMODE      _MK_ENUM_CONST(0x0000000B)
#define XUSB_CSB_FSPI_PVTPORTSC1_7_PLS_CNTRL_RESUME        _MK_ENUM_CONST(0x0000000F)
#define XUSB_CSB_FSPI_PVTPORTSC1_7_PP_SHIFT                 _MK_SHIFT_CONST(9)
#define XUSB_CSB_FSPI_PVTPORTSC1_7_PP_FIELD                (_MK_SHIFT_CONST(0x1) << XUSB_CSB_FSPI_PVTPORTSC1_7_PP_SHIFT)
#define XUSB_CSB_FSPI_PVTPORTSC1_7_PP_RANGE                9:9
#define XUSB_CSB_FSPI_PVTPORTSC1_7_PP_WOFFSET              0
#define XUSB_CSB_FSPI_PVTPORTSC1_7_PP_DEFAULT              (_MK_MASK_CONST(0x00000001)
#define XUSB_CSB_FSPI_PVTPORTSC1_7_PP_DEFAULT_MASK         (_MK_MASK_CONST(0x1)
#define XUSB_CSB_FSPI_PVTPORTSC1_7_PP_SW_DEFAULT           (_MK_MASK_CONST(0x00000001)
#define XUSB_CSB_FSPI_PVTPORTSC1_7_PP_SW_DEFAULT_MASK      (_MK_MASK_CONST(0x1)
#define XUSB_CSB_FSPI_PVTPORTSC1_7_PP_DISABLED             _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTSC1_7_PP_ENABLED              _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_FSPI_PVTPORTSC1_7_RSVD1_SHIFT              _MK_SHIFT_CONST(10)
#define XUSB_CSB_FSPI_PVTPORTSC1_7_RSVD1_FIELD             (_MK_SHIFT_CONST(0x3fffff) << XUSB_CSB_FSPI_PVTPORTSC1_7_RSVD1_SHIFT)
#define XUSB_CSB_FSPI_PVTPORTSC1_7_RSVD1_RANGE             31:10
#define XUSB_CSB_FSPI_PVTPORTSC1_7_RSVD1_WOFFSET           0
#define XUSB_CSB_FSPI_PVTPORTSC1_7_RSVD1_00                _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTSC2_0                         _MK_ADDR_CONST(0x117004)
#define XUSB_CSB_FSPI_PVTPORTSC2_0_SECURE                  0
#define XUSB_CSB_FSPI_PVTPORTSC2_0_WORD_COUNT              1
#define XUSB_CSB_FSPI_PVTPORTSC2_0_RESET_VAL               _MK_MASK_CONST(0x0)
#define XUSB_CSB_FSPI_PVTPORTSC2_0_RESET_MASK              _MK_MASK_CONST(0x6778abd)
#define XUSB_CSB_FSPI_PVTPORTSC2_0_SW_DEFAULT_VAL          _MK_MASK_CONST(0x0)
#define XUSB_CSB_FSPI_PVTPORTSC2_0_SW_DEFAULT_MASK         _MK_MASK_CONST(0x6778abd)
#define XUSB_CSB_FSPI_PVTPORTSC2_0_READ_MASK               _MK_MASK_CONST(0x6778abd)
#define XUSB_CSB_FSPI_PVTPORTSC2_0_WRITE_MASK              _MK_MASK_CONST(0x6778abd)
#define XUSB_CSB_FSPI_PVTPORTSC2_0_PLS_INT_ENABLED_SHIFT    _MK_SHIFT_CONST(0)
#define XUSB_CSB_FSPI_PVTPORTSC2_0_PLS_INT_ENABLED_FIELD   (_MK_SHIFT_CONST(0x1) << XUSB_CSB_FSPI_PVTPORTSC2_0_PLS_INT_ENABLED_SHIFT)
#define XUSB_CSB_FSPI_PVTPORTSC2_0_PLS_INT_ENABLED_RANGE   0:0
#define XUSB_CSB_FSPI_PVTPORTSC2_0_PLS_INT_ENABLED_WOFFSET 0
#define XUSB_CSB_FSPI_PVTPORTSC2_0_PLS_INT_ENABLED_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTSC2_0_PLS_INT_ENABLED_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_CSB_FSPI_PVTPORTSC2_0_PLS_INT_ENABLED_SW_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTSC2_0_PLS_INT_ENABLED_SW_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_CSB_FSPI_PVTPORTSC2_0_PLS_INT_ENABLED_DISABLED _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTSC2_0_PLS_INT_ENABLED_ENABLED _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_FSPI_PVTPORTSC2_0_PLS_INT_L1_SUSPEND_SHIFT  _MK_SHIFT_CONST(2)
#define XUSB_CSB_FSPI_PVTPORTSC2_0_PLS_INT_L1_SUSPEND_FIELD (_MK_SHIFT_CONST(0x1) << XUSB_CSB_FSPI_PVTPORTSC2_0_PLS_INT_L1_SUSPEND_SHIFT)
#define XUSB_CSB_FSPI_PVTPORTSC2_0_PLS_INT_L1_SUSPEND_RANGE 2:2
#define XUSB_CSB_FSPI_PVTPORTSC2_0_PLS_INT_L1_SUSPEND_WOFFSET 0
#define XUSB_CSB_FSPI_PVTPORTSC2_0_PLS_INT_L1_SUSPEND_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTSC2_0_PLS_INT_L1_SUSPEND_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_CSB_FSPI_PVTPORTSC2_0_PLS_INT_L1_SUSPEND_SW_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTSC2_0_PLS_INT_L1_SUSPEND_SW_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_CSB_FSPI_PVTPORTSC2_0_PLS_INT_L1_SUSPEND_DISABLED _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTSC2_0_PLS_INT_L1_SUSPEND_ENABLED _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_FSPI_PVTPORTSC2_0_PLS_INT_SUSPEND_SHIFT    _MK_SHIFT_CONST(3)
#define XUSB_CSB_FSPI_PVTPORTSC2_0_PLS_INT_SUSPEND_FIELD   (_MK_SHIFT_CONST(0x1) << XUSB_CSB_FSPI_PVTPORTSC2_0_PLS_INT_SUSPEND_SHIFT)
#define XUSB_CSB_FSPI_PVTPORTSC2_0_PLS_INT_SUSPEND_RANGE   3:3
#define XUSB_CSB_FSPI_PVTPORTSC2_0_PLS_INT_SUSPEND_WOFFSET 0
#define XUSB_CSB_FSPI_PVTPORTSC2_0_PLS_INT_SUSPEND_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTSC2_0_PLS_INT_SUSPEND_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_CSB_FSPI_PVTPORTSC2_0_PLS_INT_SUSPEND_SW_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTSC2_0_PLS_INT_SUSPEND_SW_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_CSB_FSPI_PVTPORTSC2_0_PLS_INT_SUSPEND_DISABLED _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTSC2_0_PLS_INT_SUSPEND_ENABLED _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_FSPI_PVTPORTSC2_0_PLS_INT_POWER_OFF_SHIFT  _MK_SHIFT_CONST(4)
#define XUSB_CSB_FSPI_PVTPORTSC2_0_PLS_INT_POWER_OFF_FIELD (_MK_SHIFT_CONST(0x1) << XUSB_CSB_FSPI_PVTPORTSC2_0_PLS_INT_POWER_OFF_SHIFT)
#define XUSB_CSB_FSPI_PVTPORTSC2_0_PLS_INT_POWER_OFF_RANGE 4:4
#define XUSB_CSB_FSPI_PVTPORTSC2_0_PLS_INT_POWER_OFF_WOFFSET 0
#define XUSB_CSB_FSPI_PVTPORTSC2_0_PLS_INT_POWER_OFF_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTSC2_0_PLS_INT_POWER_OFF_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_CSB_FSPI_PVTPORTSC2_0_PLS_INT_POWER_OFF_SW_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTSC2_0_PLS_INT_POWER_OFF_SW_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_CSB_FSPI_PVTPORTSC2_0_PLS_INT_POWER_OFF_DISABLED _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTSC2_0_PLS_INT_POWER_OFF_ENABLED _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_FSPI_PVTPORTSC2_0_PLS_INT_DISCONNECTED_SHIFT  _MK_SHIFT_CONST(5)
#define XUSB_CSB_FSPI_PVTPORTSC2_0_PLS_INT_DISCONNECTED_FIELD (_MK_SHIFT_CONST(0x1) << XUSB_CSB_FSPI_PVTPORTSC2_0_PLS_INT_DISCONNECTED_SHIFT)
#define XUSB_CSB_FSPI_PVTPORTSC2_0_PLS_INT_DISCONNECTED_RANGE 5:5
#define XUSB_CSB_FSPI_PVTPORTSC2_0_PLS_INT_DISCONNECTED_WOFFSET 0
#define XUSB_CSB_FSPI_PVTPORTSC2_0_PLS_INT_DISCONNECTED_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTSC2_0_PLS_INT_DISCONNECTED_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_CSB_FSPI_PVTPORTSC2_0_PLS_INT_DISCONNECTED_SW_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTSC2_0_PLS_INT_DISCONNECTED_SW_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_CSB_FSPI_PVTPORTSC2_0_PLS_INT_DISCONNECTED_DISABLED _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTSC2_0_PLS_INT_DISCONNECTED_ENABLED _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_FSPI_PVTPORTSC2_0_PLS_INT_DISABLED_SHIFT   _MK_SHIFT_CONST(7)
#define XUSB_CSB_FSPI_PVTPORTSC2_0_PLS_INT_DISABLED_FIELD  (_MK_SHIFT_CONST(0x1) << XUSB_CSB_FSPI_PVTPORTSC2_0_PLS_INT_DISABLED_SHIFT)
#define XUSB_CSB_FSPI_PVTPORTSC2_0_PLS_INT_DISABLED_RANGE  7:7
#define XUSB_CSB_FSPI_PVTPORTSC2_0_PLS_INT_DISABLED_WOFFSET 0
#define XUSB_CSB_FSPI_PVTPORTSC2_0_PLS_INT_DISABLED_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTSC2_0_PLS_INT_DISABLED_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_CSB_FSPI_PVTPORTSC2_0_PLS_INT_DISABLED_SW_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTSC2_0_PLS_INT_DISABLED_SW_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_CSB_FSPI_PVTPORTSC2_0_PLS_INT_DISABLED_DISABLED _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTSC2_0_PLS_INT_DISABLED_ENABLED _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_FSPI_PVTPORTSC2_0_PLS_INT_RESET_SHIFT      _MK_SHIFT_CONST(9)
#define XUSB_CSB_FSPI_PVTPORTSC2_0_PLS_INT_RESET_FIELD     (_MK_SHIFT_CONST(0x1) << XUSB_CSB_FSPI_PVTPORTSC2_0_PLS_INT_RESET_SHIFT)
#define XUSB_CSB_FSPI_PVTPORTSC2_0_PLS_INT_RESET_RANGE     9:9
#define XUSB_CSB_FSPI_PVTPORTSC2_0_PLS_INT_RESET_WOFFSET   0
#define XUSB_CSB_FSPI_PVTPORTSC2_0_PLS_INT_RESET_DEFAULT   (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTSC2_0_PLS_INT_RESET_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_CSB_FSPI_PVTPORTSC2_0_PLS_INT_RESET_SW_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTSC2_0_PLS_INT_RESET_SW_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_CSB_FSPI_PVTPORTSC2_0_PLS_INT_RESET_DISABLED  _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTSC2_0_PLS_INT_RESET_ENABLED   _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_FSPI_PVTPORTSC2_0_PLS_INT_TESTMODE_SHIFT   _MK_SHIFT_CONST(11)
#define XUSB_CSB_FSPI_PVTPORTSC2_0_PLS_INT_TESTMODE_FIELD  (_MK_SHIFT_CONST(0x1) << XUSB_CSB_FSPI_PVTPORTSC2_0_PLS_INT_TESTMODE_SHIFT)
#define XUSB_CSB_FSPI_PVTPORTSC2_0_PLS_INT_TESTMODE_RANGE  11:11
#define XUSB_CSB_FSPI_PVTPORTSC2_0_PLS_INT_TESTMODE_WOFFSET 0
#define XUSB_CSB_FSPI_PVTPORTSC2_0_PLS_INT_TESTMODE_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTSC2_0_PLS_INT_TESTMODE_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_CSB_FSPI_PVTPORTSC2_0_PLS_INT_TESTMODE_SW_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTSC2_0_PLS_INT_TESTMODE_SW_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_CSB_FSPI_PVTPORTSC2_0_PLS_INT_TESTMODE_DISABLED _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTSC2_0_PLS_INT_TESTMODE_ENABLED _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_FSPI_PVTPORTSC2_0_PLS_INT_RESUME_SHIFT     _MK_SHIFT_CONST(15)
#define XUSB_CSB_FSPI_PVTPORTSC2_0_PLS_INT_RESUME_FIELD    (_MK_SHIFT_CONST(0x1) << XUSB_CSB_FSPI_PVTPORTSC2_0_PLS_INT_RESUME_SHIFT)
#define XUSB_CSB_FSPI_PVTPORTSC2_0_PLS_INT_RESUME_RANGE    15:15
#define XUSB_CSB_FSPI_PVTPORTSC2_0_PLS_INT_RESUME_WOFFSET  0
#define XUSB_CSB_FSPI_PVTPORTSC2_0_PLS_INT_RESUME_DEFAULT  (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTSC2_0_PLS_INT_RESUME_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_CSB_FSPI_PVTPORTSC2_0_PLS_INT_RESUME_SW_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTSC2_0_PLS_INT_RESUME_SW_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_CSB_FSPI_PVTPORTSC2_0_PLS_INT_RESUME_DISABLED _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTSC2_0_PLS_INT_RESUME_ENABLED  _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_FSPI_PVTPORTSC2_0_PLSC_SHIFT               _MK_SHIFT_CONST(16)
#define XUSB_CSB_FSPI_PVTPORTSC2_0_PLSC_FIELD              (_MK_SHIFT_CONST(0x1) << XUSB_CSB_FSPI_PVTPORTSC2_0_PLSC_SHIFT)
#define XUSB_CSB_FSPI_PVTPORTSC2_0_PLSC_RANGE              16:16
#define XUSB_CSB_FSPI_PVTPORTSC2_0_PLSC_WOFFSET            0
#define XUSB_CSB_FSPI_PVTPORTSC2_0_PLSC_DEFAULT            (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTSC2_0_PLSC_DEFAULT_MASK       (_MK_MASK_CONST(0x1)
#define XUSB_CSB_FSPI_PVTPORTSC2_0_PLSC_SW_DEFAULT         (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTSC2_0_PLSC_SW_DEFAULT_MASK    (_MK_MASK_CONST(0x1)
#define XUSB_CSB_FSPI_PVTPORTSC2_0_PLSC_DISABLED           _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTSC2_0_PLSC_ENABLED            _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_FSPI_PVTPORTSC2_0_PLSC_CLEAR              _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_FSPI_PVTPORTSC2_0_CSC_SHIFT                _MK_SHIFT_CONST(17)
#define XUSB_CSB_FSPI_PVTPORTSC2_0_CSC_FIELD               (_MK_SHIFT_CONST(0x1) << XUSB_CSB_FSPI_PVTPORTSC2_0_CSC_SHIFT)
#define XUSB_CSB_FSPI_PVTPORTSC2_0_CSC_RANGE               17:17
#define XUSB_CSB_FSPI_PVTPORTSC2_0_CSC_WOFFSET             0
#define XUSB_CSB_FSPI_PVTPORTSC2_0_CSC_DEFAULT             (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTSC2_0_CSC_DEFAULT_MASK        (_MK_MASK_CONST(0x1)
#define XUSB_CSB_FSPI_PVTPORTSC2_0_CSC_SW_DEFAULT          (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTSC2_0_CSC_SW_DEFAULT_MASK     (_MK_MASK_CONST(0x1)
#define XUSB_CSB_FSPI_PVTPORTSC2_0_CSC_DISABLED            _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTSC2_0_CSC_ENABLED             _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_FSPI_PVTPORTSC2_0_CSC_CLEAR               _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_FSPI_PVTPORTSC2_0_PEC_SHIFT                _MK_SHIFT_CONST(18)
#define XUSB_CSB_FSPI_PVTPORTSC2_0_PEC_FIELD               (_MK_SHIFT_CONST(0x1) << XUSB_CSB_FSPI_PVTPORTSC2_0_PEC_SHIFT)
#define XUSB_CSB_FSPI_PVTPORTSC2_0_PEC_RANGE               18:18
#define XUSB_CSB_FSPI_PVTPORTSC2_0_PEC_WOFFSET             0
#define XUSB_CSB_FSPI_PVTPORTSC2_0_PEC_DEFAULT             (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTSC2_0_PEC_DEFAULT_MASK        (_MK_MASK_CONST(0x1)
#define XUSB_CSB_FSPI_PVTPORTSC2_0_PEC_SW_DEFAULT          (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTSC2_0_PEC_SW_DEFAULT_MASK     (_MK_MASK_CONST(0x1)
#define XUSB_CSB_FSPI_PVTPORTSC2_0_PEC_DISABLED            _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTSC2_0_PEC_ENABLED             _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_FSPI_PVTPORTSC2_0_PEC_CLEAR               _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_FSPI_PVTPORTSC2_0_OCC_SHIFT                _MK_SHIFT_CONST(20)
#define XUSB_CSB_FSPI_PVTPORTSC2_0_OCC_FIELD               (_MK_SHIFT_CONST(0x1) << XUSB_CSB_FSPI_PVTPORTSC2_0_OCC_SHIFT)
#define XUSB_CSB_FSPI_PVTPORTSC2_0_OCC_RANGE               20:20
#define XUSB_CSB_FSPI_PVTPORTSC2_0_OCC_WOFFSET             0
#define XUSB_CSB_FSPI_PVTPORTSC2_0_OCC_DEFAULT             (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTSC2_0_OCC_DEFAULT_MASK        (_MK_MASK_CONST(0x1)
#define XUSB_CSB_FSPI_PVTPORTSC2_0_OCC_SW_DEFAULT          (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTSC2_0_OCC_SW_DEFAULT_MASK     (_MK_MASK_CONST(0x1)
#define XUSB_CSB_FSPI_PVTPORTSC2_0_OCC_DISABLED            _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTSC2_0_OCC_ENABLED             _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_FSPI_PVTPORTSC2_0_OCC_CLEAR               _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_FSPI_PVTPORTSC2_0_PRC_SHIFT                _MK_SHIFT_CONST(21)
#define XUSB_CSB_FSPI_PVTPORTSC2_0_PRC_FIELD               (_MK_SHIFT_CONST(0x1) << XUSB_CSB_FSPI_PVTPORTSC2_0_PRC_SHIFT)
#define XUSB_CSB_FSPI_PVTPORTSC2_0_PRC_RANGE               21:21
#define XUSB_CSB_FSPI_PVTPORTSC2_0_PRC_WOFFSET             0
#define XUSB_CSB_FSPI_PVTPORTSC2_0_PRC_DEFAULT             (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTSC2_0_PRC_DEFAULT_MASK        (_MK_MASK_CONST(0x1)
#define XUSB_CSB_FSPI_PVTPORTSC2_0_PRC_SW_DEFAULT          (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTSC2_0_PRC_SW_DEFAULT_MASK     (_MK_MASK_CONST(0x1)
#define XUSB_CSB_FSPI_PVTPORTSC2_0_PRC_DISABLED            _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTSC2_0_PRC_ENABLED             _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_FSPI_PVTPORTSC2_0_PRC_CLEAR               _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_FSPI_PVTPORTSC2_0_PLC_SHIFT                _MK_SHIFT_CONST(22)
#define XUSB_CSB_FSPI_PVTPORTSC2_0_PLC_FIELD               (_MK_SHIFT_CONST(0x1) << XUSB_CSB_FSPI_PVTPORTSC2_0_PLC_SHIFT)
#define XUSB_CSB_FSPI_PVTPORTSC2_0_PLC_RANGE               22:22
#define XUSB_CSB_FSPI_PVTPORTSC2_0_PLC_WOFFSET             0
#define XUSB_CSB_FSPI_PVTPORTSC2_0_PLC_DEFAULT             (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTSC2_0_PLC_DEFAULT_MASK        (_MK_MASK_CONST(0x1)
#define XUSB_CSB_FSPI_PVTPORTSC2_0_PLC_SW_DEFAULT          (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTSC2_0_PLC_SW_DEFAULT_MASK     (_MK_MASK_CONST(0x1)
#define XUSB_CSB_FSPI_PVTPORTSC2_0_PLC_DISABLED            _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTSC2_0_PLC_ENABLED             _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_FSPI_PVTPORTSC2_0_PLC_CLEAR               _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_FSPI_PVTPORTSC2_0_WCE_SHIFT                _MK_SHIFT_CONST(25)
#define XUSB_CSB_FSPI_PVTPORTSC2_0_WCE_FIELD               (_MK_SHIFT_CONST(0x1) << XUSB_CSB_FSPI_PVTPORTSC2_0_WCE_SHIFT)
#define XUSB_CSB_FSPI_PVTPORTSC2_0_WCE_RANGE               25:25
#define XUSB_CSB_FSPI_PVTPORTSC2_0_WCE_WOFFSET             0
#define XUSB_CSB_FSPI_PVTPORTSC2_0_WCE_DEFAULT             (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTSC2_0_WCE_DEFAULT_MASK        (_MK_MASK_CONST(0x1)
#define XUSB_CSB_FSPI_PVTPORTSC2_0_WCE_SW_DEFAULT          (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTSC2_0_WCE_SW_DEFAULT_MASK     (_MK_MASK_CONST(0x1)
#define XUSB_CSB_FSPI_PVTPORTSC2_0_WCE_DISABLED            _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTSC2_0_WCE_ENABLED             _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_FSPI_PVTPORTSC2_0_WDE_SHIFT                _MK_SHIFT_CONST(26)
#define XUSB_CSB_FSPI_PVTPORTSC2_0_WDE_FIELD               (_MK_SHIFT_CONST(0x1) << XUSB_CSB_FSPI_PVTPORTSC2_0_WDE_SHIFT)
#define XUSB_CSB_FSPI_PVTPORTSC2_0_WDE_RANGE               26:26
#define XUSB_CSB_FSPI_PVTPORTSC2_0_WDE_WOFFSET             0
#define XUSB_CSB_FSPI_PVTPORTSC2_0_WDE_DEFAULT             (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTSC2_0_WDE_DEFAULT_MASK        (_MK_MASK_CONST(0x1)
#define XUSB_CSB_FSPI_PVTPORTSC2_0_WDE_SW_DEFAULT          (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTSC2_0_WDE_SW_DEFAULT_MASK     (_MK_MASK_CONST(0x1)
#define XUSB_CSB_FSPI_PVTPORTSC2_0_WDE_DISABLED            _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTSC2_0_WDE_ENABLED             _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_FSPI_PVTPORTSC2_1                         _MK_ADDR_CONST(0x117014)
#define XUSB_CSB_FSPI_PVTPORTSC2_1_SECURE                  0
#define XUSB_CSB_FSPI_PVTPORTSC2_1_WORD_COUNT              1
#define XUSB_CSB_FSPI_PVTPORTSC2_1_RESET_VAL               _MK_MASK_CONST(0x0)
#define XUSB_CSB_FSPI_PVTPORTSC2_1_RESET_MASK              _MK_MASK_CONST(0x6778abd)
#define XUSB_CSB_FSPI_PVTPORTSC2_1_SW_DEFAULT_VAL          _MK_MASK_CONST(0x0)
#define XUSB_CSB_FSPI_PVTPORTSC2_1_SW_DEFAULT_MASK         _MK_MASK_CONST(0x6778abd)
#define XUSB_CSB_FSPI_PVTPORTSC2_1_READ_MASK               _MK_MASK_CONST(0x6778abd)
#define XUSB_CSB_FSPI_PVTPORTSC2_1_WRITE_MASK              _MK_MASK_CONST(0x6778abd)
#define XUSB_CSB_FSPI_PVTPORTSC2_1_PLS_INT_ENABLED_SHIFT    _MK_SHIFT_CONST(0)
#define XUSB_CSB_FSPI_PVTPORTSC2_1_PLS_INT_ENABLED_FIELD   (_MK_SHIFT_CONST(0x1) << XUSB_CSB_FSPI_PVTPORTSC2_1_PLS_INT_ENABLED_SHIFT)
#define XUSB_CSB_FSPI_PVTPORTSC2_1_PLS_INT_ENABLED_RANGE   0:0
#define XUSB_CSB_FSPI_PVTPORTSC2_1_PLS_INT_ENABLED_WOFFSET 0
#define XUSB_CSB_FSPI_PVTPORTSC2_1_PLS_INT_ENABLED_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTSC2_1_PLS_INT_ENABLED_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_CSB_FSPI_PVTPORTSC2_1_PLS_INT_ENABLED_SW_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTSC2_1_PLS_INT_ENABLED_SW_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_CSB_FSPI_PVTPORTSC2_1_PLS_INT_ENABLED_DISABLED _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTSC2_1_PLS_INT_ENABLED_ENABLED _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_FSPI_PVTPORTSC2_1_PLS_INT_L1_SUSPEND_SHIFT  _MK_SHIFT_CONST(2)
#define XUSB_CSB_FSPI_PVTPORTSC2_1_PLS_INT_L1_SUSPEND_FIELD (_MK_SHIFT_CONST(0x1) << XUSB_CSB_FSPI_PVTPORTSC2_1_PLS_INT_L1_SUSPEND_SHIFT)
#define XUSB_CSB_FSPI_PVTPORTSC2_1_PLS_INT_L1_SUSPEND_RANGE 2:2
#define XUSB_CSB_FSPI_PVTPORTSC2_1_PLS_INT_L1_SUSPEND_WOFFSET 0
#define XUSB_CSB_FSPI_PVTPORTSC2_1_PLS_INT_L1_SUSPEND_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTSC2_1_PLS_INT_L1_SUSPEND_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_CSB_FSPI_PVTPORTSC2_1_PLS_INT_L1_SUSPEND_SW_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTSC2_1_PLS_INT_L1_SUSPEND_SW_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_CSB_FSPI_PVTPORTSC2_1_PLS_INT_L1_SUSPEND_DISABLED _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTSC2_1_PLS_INT_L1_SUSPEND_ENABLED _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_FSPI_PVTPORTSC2_1_PLS_INT_SUSPEND_SHIFT    _MK_SHIFT_CONST(3)
#define XUSB_CSB_FSPI_PVTPORTSC2_1_PLS_INT_SUSPEND_FIELD   (_MK_SHIFT_CONST(0x1) << XUSB_CSB_FSPI_PVTPORTSC2_1_PLS_INT_SUSPEND_SHIFT)
#define XUSB_CSB_FSPI_PVTPORTSC2_1_PLS_INT_SUSPEND_RANGE   3:3
#define XUSB_CSB_FSPI_PVTPORTSC2_1_PLS_INT_SUSPEND_WOFFSET 0
#define XUSB_CSB_FSPI_PVTPORTSC2_1_PLS_INT_SUSPEND_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTSC2_1_PLS_INT_SUSPEND_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_CSB_FSPI_PVTPORTSC2_1_PLS_INT_SUSPEND_SW_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTSC2_1_PLS_INT_SUSPEND_SW_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_CSB_FSPI_PVTPORTSC2_1_PLS_INT_SUSPEND_DISABLED _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTSC2_1_PLS_INT_SUSPEND_ENABLED _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_FSPI_PVTPORTSC2_1_PLS_INT_POWER_OFF_SHIFT  _MK_SHIFT_CONST(4)
#define XUSB_CSB_FSPI_PVTPORTSC2_1_PLS_INT_POWER_OFF_FIELD (_MK_SHIFT_CONST(0x1) << XUSB_CSB_FSPI_PVTPORTSC2_1_PLS_INT_POWER_OFF_SHIFT)
#define XUSB_CSB_FSPI_PVTPORTSC2_1_PLS_INT_POWER_OFF_RANGE 4:4
#define XUSB_CSB_FSPI_PVTPORTSC2_1_PLS_INT_POWER_OFF_WOFFSET 0
#define XUSB_CSB_FSPI_PVTPORTSC2_1_PLS_INT_POWER_OFF_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTSC2_1_PLS_INT_POWER_OFF_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_CSB_FSPI_PVTPORTSC2_1_PLS_INT_POWER_OFF_SW_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTSC2_1_PLS_INT_POWER_OFF_SW_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_CSB_FSPI_PVTPORTSC2_1_PLS_INT_POWER_OFF_DISABLED _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTSC2_1_PLS_INT_POWER_OFF_ENABLED _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_FSPI_PVTPORTSC2_1_PLS_INT_DISCONNECTED_SHIFT  _MK_SHIFT_CONST(5)
#define XUSB_CSB_FSPI_PVTPORTSC2_1_PLS_INT_DISCONNECTED_FIELD (_MK_SHIFT_CONST(0x1) << XUSB_CSB_FSPI_PVTPORTSC2_1_PLS_INT_DISCONNECTED_SHIFT)
#define XUSB_CSB_FSPI_PVTPORTSC2_1_PLS_INT_DISCONNECTED_RANGE 5:5
#define XUSB_CSB_FSPI_PVTPORTSC2_1_PLS_INT_DISCONNECTED_WOFFSET 0
#define XUSB_CSB_FSPI_PVTPORTSC2_1_PLS_INT_DISCONNECTED_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTSC2_1_PLS_INT_DISCONNECTED_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_CSB_FSPI_PVTPORTSC2_1_PLS_INT_DISCONNECTED_SW_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTSC2_1_PLS_INT_DISCONNECTED_SW_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_CSB_FSPI_PVTPORTSC2_1_PLS_INT_DISCONNECTED_DISABLED _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTSC2_1_PLS_INT_DISCONNECTED_ENABLED _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_FSPI_PVTPORTSC2_1_PLS_INT_DISABLED_SHIFT   _MK_SHIFT_CONST(7)
#define XUSB_CSB_FSPI_PVTPORTSC2_1_PLS_INT_DISABLED_FIELD  (_MK_SHIFT_CONST(0x1) << XUSB_CSB_FSPI_PVTPORTSC2_1_PLS_INT_DISABLED_SHIFT)
#define XUSB_CSB_FSPI_PVTPORTSC2_1_PLS_INT_DISABLED_RANGE  7:7
#define XUSB_CSB_FSPI_PVTPORTSC2_1_PLS_INT_DISABLED_WOFFSET 0
#define XUSB_CSB_FSPI_PVTPORTSC2_1_PLS_INT_DISABLED_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTSC2_1_PLS_INT_DISABLED_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_CSB_FSPI_PVTPORTSC2_1_PLS_INT_DISABLED_SW_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTSC2_1_PLS_INT_DISABLED_SW_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_CSB_FSPI_PVTPORTSC2_1_PLS_INT_DISABLED_DISABLED _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTSC2_1_PLS_INT_DISABLED_ENABLED _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_FSPI_PVTPORTSC2_1_PLS_INT_RESET_SHIFT      _MK_SHIFT_CONST(9)
#define XUSB_CSB_FSPI_PVTPORTSC2_1_PLS_INT_RESET_FIELD     (_MK_SHIFT_CONST(0x1) << XUSB_CSB_FSPI_PVTPORTSC2_1_PLS_INT_RESET_SHIFT)
#define XUSB_CSB_FSPI_PVTPORTSC2_1_PLS_INT_RESET_RANGE     9:9
#define XUSB_CSB_FSPI_PVTPORTSC2_1_PLS_INT_RESET_WOFFSET   0
#define XUSB_CSB_FSPI_PVTPORTSC2_1_PLS_INT_RESET_DEFAULT   (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTSC2_1_PLS_INT_RESET_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_CSB_FSPI_PVTPORTSC2_1_PLS_INT_RESET_SW_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTSC2_1_PLS_INT_RESET_SW_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_CSB_FSPI_PVTPORTSC2_1_PLS_INT_RESET_DISABLED  _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTSC2_1_PLS_INT_RESET_ENABLED   _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_FSPI_PVTPORTSC2_1_PLS_INT_TESTMODE_SHIFT   _MK_SHIFT_CONST(11)
#define XUSB_CSB_FSPI_PVTPORTSC2_1_PLS_INT_TESTMODE_FIELD  (_MK_SHIFT_CONST(0x1) << XUSB_CSB_FSPI_PVTPORTSC2_1_PLS_INT_TESTMODE_SHIFT)
#define XUSB_CSB_FSPI_PVTPORTSC2_1_PLS_INT_TESTMODE_RANGE  11:11
#define XUSB_CSB_FSPI_PVTPORTSC2_1_PLS_INT_TESTMODE_WOFFSET 0
#define XUSB_CSB_FSPI_PVTPORTSC2_1_PLS_INT_TESTMODE_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTSC2_1_PLS_INT_TESTMODE_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_CSB_FSPI_PVTPORTSC2_1_PLS_INT_TESTMODE_SW_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTSC2_1_PLS_INT_TESTMODE_SW_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_CSB_FSPI_PVTPORTSC2_1_PLS_INT_TESTMODE_DISABLED _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTSC2_1_PLS_INT_TESTMODE_ENABLED _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_FSPI_PVTPORTSC2_1_PLS_INT_RESUME_SHIFT     _MK_SHIFT_CONST(15)
#define XUSB_CSB_FSPI_PVTPORTSC2_1_PLS_INT_RESUME_FIELD    (_MK_SHIFT_CONST(0x1) << XUSB_CSB_FSPI_PVTPORTSC2_1_PLS_INT_RESUME_SHIFT)
#define XUSB_CSB_FSPI_PVTPORTSC2_1_PLS_INT_RESUME_RANGE    15:15
#define XUSB_CSB_FSPI_PVTPORTSC2_1_PLS_INT_RESUME_WOFFSET  0
#define XUSB_CSB_FSPI_PVTPORTSC2_1_PLS_INT_RESUME_DEFAULT  (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTSC2_1_PLS_INT_RESUME_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_CSB_FSPI_PVTPORTSC2_1_PLS_INT_RESUME_SW_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTSC2_1_PLS_INT_RESUME_SW_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_CSB_FSPI_PVTPORTSC2_1_PLS_INT_RESUME_DISABLED _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTSC2_1_PLS_INT_RESUME_ENABLED  _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_FSPI_PVTPORTSC2_1_PLSC_SHIFT               _MK_SHIFT_CONST(16)
#define XUSB_CSB_FSPI_PVTPORTSC2_1_PLSC_FIELD              (_MK_SHIFT_CONST(0x1) << XUSB_CSB_FSPI_PVTPORTSC2_1_PLSC_SHIFT)
#define XUSB_CSB_FSPI_PVTPORTSC2_1_PLSC_RANGE              16:16
#define XUSB_CSB_FSPI_PVTPORTSC2_1_PLSC_WOFFSET            0
#define XUSB_CSB_FSPI_PVTPORTSC2_1_PLSC_DEFAULT            (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTSC2_1_PLSC_DEFAULT_MASK       (_MK_MASK_CONST(0x1)
#define XUSB_CSB_FSPI_PVTPORTSC2_1_PLSC_SW_DEFAULT         (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTSC2_1_PLSC_SW_DEFAULT_MASK    (_MK_MASK_CONST(0x1)
#define XUSB_CSB_FSPI_PVTPORTSC2_1_PLSC_DISABLED           _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTSC2_1_PLSC_ENABLED            _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_FSPI_PVTPORTSC2_1_PLSC_CLEAR              _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_FSPI_PVTPORTSC2_1_CSC_SHIFT                _MK_SHIFT_CONST(17)
#define XUSB_CSB_FSPI_PVTPORTSC2_1_CSC_FIELD               (_MK_SHIFT_CONST(0x1) << XUSB_CSB_FSPI_PVTPORTSC2_1_CSC_SHIFT)
#define XUSB_CSB_FSPI_PVTPORTSC2_1_CSC_RANGE               17:17
#define XUSB_CSB_FSPI_PVTPORTSC2_1_CSC_WOFFSET             0
#define XUSB_CSB_FSPI_PVTPORTSC2_1_CSC_DEFAULT             (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTSC2_1_CSC_DEFAULT_MASK        (_MK_MASK_CONST(0x1)
#define XUSB_CSB_FSPI_PVTPORTSC2_1_CSC_SW_DEFAULT          (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTSC2_1_CSC_SW_DEFAULT_MASK     (_MK_MASK_CONST(0x1)
#define XUSB_CSB_FSPI_PVTPORTSC2_1_CSC_DISABLED            _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTSC2_1_CSC_ENABLED             _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_FSPI_PVTPORTSC2_1_CSC_CLEAR               _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_FSPI_PVTPORTSC2_1_PEC_SHIFT                _MK_SHIFT_CONST(18)
#define XUSB_CSB_FSPI_PVTPORTSC2_1_PEC_FIELD               (_MK_SHIFT_CONST(0x1) << XUSB_CSB_FSPI_PVTPORTSC2_1_PEC_SHIFT)
#define XUSB_CSB_FSPI_PVTPORTSC2_1_PEC_RANGE               18:18
#define XUSB_CSB_FSPI_PVTPORTSC2_1_PEC_WOFFSET             0
#define XUSB_CSB_FSPI_PVTPORTSC2_1_PEC_DEFAULT             (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTSC2_1_PEC_DEFAULT_MASK        (_MK_MASK_CONST(0x1)
#define XUSB_CSB_FSPI_PVTPORTSC2_1_PEC_SW_DEFAULT          (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTSC2_1_PEC_SW_DEFAULT_MASK     (_MK_MASK_CONST(0x1)
#define XUSB_CSB_FSPI_PVTPORTSC2_1_PEC_DISABLED            _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTSC2_1_PEC_ENABLED             _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_FSPI_PVTPORTSC2_1_PEC_CLEAR               _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_FSPI_PVTPORTSC2_1_OCC_SHIFT                _MK_SHIFT_CONST(20)
#define XUSB_CSB_FSPI_PVTPORTSC2_1_OCC_FIELD               (_MK_SHIFT_CONST(0x1) << XUSB_CSB_FSPI_PVTPORTSC2_1_OCC_SHIFT)
#define XUSB_CSB_FSPI_PVTPORTSC2_1_OCC_RANGE               20:20
#define XUSB_CSB_FSPI_PVTPORTSC2_1_OCC_WOFFSET             0
#define XUSB_CSB_FSPI_PVTPORTSC2_1_OCC_DEFAULT             (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTSC2_1_OCC_DEFAULT_MASK        (_MK_MASK_CONST(0x1)
#define XUSB_CSB_FSPI_PVTPORTSC2_1_OCC_SW_DEFAULT          (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTSC2_1_OCC_SW_DEFAULT_MASK     (_MK_MASK_CONST(0x1)
#define XUSB_CSB_FSPI_PVTPORTSC2_1_OCC_DISABLED            _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTSC2_1_OCC_ENABLED             _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_FSPI_PVTPORTSC2_1_OCC_CLEAR               _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_FSPI_PVTPORTSC2_1_PRC_SHIFT                _MK_SHIFT_CONST(21)
#define XUSB_CSB_FSPI_PVTPORTSC2_1_PRC_FIELD               (_MK_SHIFT_CONST(0x1) << XUSB_CSB_FSPI_PVTPORTSC2_1_PRC_SHIFT)
#define XUSB_CSB_FSPI_PVTPORTSC2_1_PRC_RANGE               21:21
#define XUSB_CSB_FSPI_PVTPORTSC2_1_PRC_WOFFSET             0
#define XUSB_CSB_FSPI_PVTPORTSC2_1_PRC_DEFAULT             (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTSC2_1_PRC_DEFAULT_MASK        (_MK_MASK_CONST(0x1)
#define XUSB_CSB_FSPI_PVTPORTSC2_1_PRC_SW_DEFAULT          (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTSC2_1_PRC_SW_DEFAULT_MASK     (_MK_MASK_CONST(0x1)
#define XUSB_CSB_FSPI_PVTPORTSC2_1_PRC_DISABLED            _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTSC2_1_PRC_ENABLED             _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_FSPI_PVTPORTSC2_1_PRC_CLEAR               _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_FSPI_PVTPORTSC2_1_PLC_SHIFT                _MK_SHIFT_CONST(22)
#define XUSB_CSB_FSPI_PVTPORTSC2_1_PLC_FIELD               (_MK_SHIFT_CONST(0x1) << XUSB_CSB_FSPI_PVTPORTSC2_1_PLC_SHIFT)
#define XUSB_CSB_FSPI_PVTPORTSC2_1_PLC_RANGE               22:22
#define XUSB_CSB_FSPI_PVTPORTSC2_1_PLC_WOFFSET             0
#define XUSB_CSB_FSPI_PVTPORTSC2_1_PLC_DEFAULT             (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTSC2_1_PLC_DEFAULT_MASK        (_MK_MASK_CONST(0x1)
#define XUSB_CSB_FSPI_PVTPORTSC2_1_PLC_SW_DEFAULT          (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTSC2_1_PLC_SW_DEFAULT_MASK     (_MK_MASK_CONST(0x1)
#define XUSB_CSB_FSPI_PVTPORTSC2_1_PLC_DISABLED            _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTSC2_1_PLC_ENABLED             _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_FSPI_PVTPORTSC2_1_PLC_CLEAR               _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_FSPI_PVTPORTSC2_1_WCE_SHIFT                _MK_SHIFT_CONST(25)
#define XUSB_CSB_FSPI_PVTPORTSC2_1_WCE_FIELD               (_MK_SHIFT_CONST(0x1) << XUSB_CSB_FSPI_PVTPORTSC2_1_WCE_SHIFT)
#define XUSB_CSB_FSPI_PVTPORTSC2_1_WCE_RANGE               25:25
#define XUSB_CSB_FSPI_PVTPORTSC2_1_WCE_WOFFSET             0
#define XUSB_CSB_FSPI_PVTPORTSC2_1_WCE_DEFAULT             (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTSC2_1_WCE_DEFAULT_MASK        (_MK_MASK_CONST(0x1)
#define XUSB_CSB_FSPI_PVTPORTSC2_1_WCE_SW_DEFAULT          (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTSC2_1_WCE_SW_DEFAULT_MASK     (_MK_MASK_CONST(0x1)
#define XUSB_CSB_FSPI_PVTPORTSC2_1_WCE_DISABLED            _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTSC2_1_WCE_ENABLED             _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_FSPI_PVTPORTSC2_1_WDE_SHIFT                _MK_SHIFT_CONST(26)
#define XUSB_CSB_FSPI_PVTPORTSC2_1_WDE_FIELD               (_MK_SHIFT_CONST(0x1) << XUSB_CSB_FSPI_PVTPORTSC2_1_WDE_SHIFT)
#define XUSB_CSB_FSPI_PVTPORTSC2_1_WDE_RANGE               26:26
#define XUSB_CSB_FSPI_PVTPORTSC2_1_WDE_WOFFSET             0
#define XUSB_CSB_FSPI_PVTPORTSC2_1_WDE_DEFAULT             (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTSC2_1_WDE_DEFAULT_MASK        (_MK_MASK_CONST(0x1)
#define XUSB_CSB_FSPI_PVTPORTSC2_1_WDE_SW_DEFAULT          (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTSC2_1_WDE_SW_DEFAULT_MASK     (_MK_MASK_CONST(0x1)
#define XUSB_CSB_FSPI_PVTPORTSC2_1_WDE_DISABLED            _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTSC2_1_WDE_ENABLED             _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_FSPI_PVTPORTSC2_2                         _MK_ADDR_CONST(0x117024)
#define XUSB_CSB_FSPI_PVTPORTSC2_2_SECURE                  0
#define XUSB_CSB_FSPI_PVTPORTSC2_2_WORD_COUNT              1
#define XUSB_CSB_FSPI_PVTPORTSC2_2_RESET_VAL               _MK_MASK_CONST(0x0)
#define XUSB_CSB_FSPI_PVTPORTSC2_2_RESET_MASK              _MK_MASK_CONST(0x6778abd)
#define XUSB_CSB_FSPI_PVTPORTSC2_2_SW_DEFAULT_VAL          _MK_MASK_CONST(0x0)
#define XUSB_CSB_FSPI_PVTPORTSC2_2_SW_DEFAULT_MASK         _MK_MASK_CONST(0x6778abd)
#define XUSB_CSB_FSPI_PVTPORTSC2_2_READ_MASK               _MK_MASK_CONST(0x6778abd)
#define XUSB_CSB_FSPI_PVTPORTSC2_2_WRITE_MASK              _MK_MASK_CONST(0x6778abd)
#define XUSB_CSB_FSPI_PVTPORTSC2_2_PLS_INT_ENABLED_SHIFT    _MK_SHIFT_CONST(0)
#define XUSB_CSB_FSPI_PVTPORTSC2_2_PLS_INT_ENABLED_FIELD   (_MK_SHIFT_CONST(0x1) << XUSB_CSB_FSPI_PVTPORTSC2_2_PLS_INT_ENABLED_SHIFT)
#define XUSB_CSB_FSPI_PVTPORTSC2_2_PLS_INT_ENABLED_RANGE   0:0
#define XUSB_CSB_FSPI_PVTPORTSC2_2_PLS_INT_ENABLED_WOFFSET 0
#define XUSB_CSB_FSPI_PVTPORTSC2_2_PLS_INT_ENABLED_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTSC2_2_PLS_INT_ENABLED_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_CSB_FSPI_PVTPORTSC2_2_PLS_INT_ENABLED_SW_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTSC2_2_PLS_INT_ENABLED_SW_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_CSB_FSPI_PVTPORTSC2_2_PLS_INT_ENABLED_DISABLED _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTSC2_2_PLS_INT_ENABLED_ENABLED _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_FSPI_PVTPORTSC2_2_PLS_INT_L1_SUSPEND_SHIFT  _MK_SHIFT_CONST(2)
#define XUSB_CSB_FSPI_PVTPORTSC2_2_PLS_INT_L1_SUSPEND_FIELD (_MK_SHIFT_CONST(0x1) << XUSB_CSB_FSPI_PVTPORTSC2_2_PLS_INT_L1_SUSPEND_SHIFT)
#define XUSB_CSB_FSPI_PVTPORTSC2_2_PLS_INT_L1_SUSPEND_RANGE 2:2
#define XUSB_CSB_FSPI_PVTPORTSC2_2_PLS_INT_L1_SUSPEND_WOFFSET 0
#define XUSB_CSB_FSPI_PVTPORTSC2_2_PLS_INT_L1_SUSPEND_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTSC2_2_PLS_INT_L1_SUSPEND_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_CSB_FSPI_PVTPORTSC2_2_PLS_INT_L1_SUSPEND_SW_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTSC2_2_PLS_INT_L1_SUSPEND_SW_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_CSB_FSPI_PVTPORTSC2_2_PLS_INT_L1_SUSPEND_DISABLED _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTSC2_2_PLS_INT_L1_SUSPEND_ENABLED _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_FSPI_PVTPORTSC2_2_PLS_INT_SUSPEND_SHIFT    _MK_SHIFT_CONST(3)
#define XUSB_CSB_FSPI_PVTPORTSC2_2_PLS_INT_SUSPEND_FIELD   (_MK_SHIFT_CONST(0x1) << XUSB_CSB_FSPI_PVTPORTSC2_2_PLS_INT_SUSPEND_SHIFT)
#define XUSB_CSB_FSPI_PVTPORTSC2_2_PLS_INT_SUSPEND_RANGE   3:3
#define XUSB_CSB_FSPI_PVTPORTSC2_2_PLS_INT_SUSPEND_WOFFSET 0
#define XUSB_CSB_FSPI_PVTPORTSC2_2_PLS_INT_SUSPEND_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTSC2_2_PLS_INT_SUSPEND_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_CSB_FSPI_PVTPORTSC2_2_PLS_INT_SUSPEND_SW_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTSC2_2_PLS_INT_SUSPEND_SW_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_CSB_FSPI_PVTPORTSC2_2_PLS_INT_SUSPEND_DISABLED _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTSC2_2_PLS_INT_SUSPEND_ENABLED _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_FSPI_PVTPORTSC2_2_PLS_INT_POWER_OFF_SHIFT  _MK_SHIFT_CONST(4)
#define XUSB_CSB_FSPI_PVTPORTSC2_2_PLS_INT_POWER_OFF_FIELD (_MK_SHIFT_CONST(0x1) << XUSB_CSB_FSPI_PVTPORTSC2_2_PLS_INT_POWER_OFF_SHIFT)
#define XUSB_CSB_FSPI_PVTPORTSC2_2_PLS_INT_POWER_OFF_RANGE 4:4
#define XUSB_CSB_FSPI_PVTPORTSC2_2_PLS_INT_POWER_OFF_WOFFSET 0
#define XUSB_CSB_FSPI_PVTPORTSC2_2_PLS_INT_POWER_OFF_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTSC2_2_PLS_INT_POWER_OFF_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_CSB_FSPI_PVTPORTSC2_2_PLS_INT_POWER_OFF_SW_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTSC2_2_PLS_INT_POWER_OFF_SW_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_CSB_FSPI_PVTPORTSC2_2_PLS_INT_POWER_OFF_DISABLED _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTSC2_2_PLS_INT_POWER_OFF_ENABLED _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_FSPI_PVTPORTSC2_2_PLS_INT_DISCONNECTED_SHIFT  _MK_SHIFT_CONST(5)
#define XUSB_CSB_FSPI_PVTPORTSC2_2_PLS_INT_DISCONNECTED_FIELD (_MK_SHIFT_CONST(0x1) << XUSB_CSB_FSPI_PVTPORTSC2_2_PLS_INT_DISCONNECTED_SHIFT)
#define XUSB_CSB_FSPI_PVTPORTSC2_2_PLS_INT_DISCONNECTED_RANGE 5:5
#define XUSB_CSB_FSPI_PVTPORTSC2_2_PLS_INT_DISCONNECTED_WOFFSET 0
#define XUSB_CSB_FSPI_PVTPORTSC2_2_PLS_INT_DISCONNECTED_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTSC2_2_PLS_INT_DISCONNECTED_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_CSB_FSPI_PVTPORTSC2_2_PLS_INT_DISCONNECTED_SW_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTSC2_2_PLS_INT_DISCONNECTED_SW_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_CSB_FSPI_PVTPORTSC2_2_PLS_INT_DISCONNECTED_DISABLED _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTSC2_2_PLS_INT_DISCONNECTED_ENABLED _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_FSPI_PVTPORTSC2_2_PLS_INT_DISABLED_SHIFT   _MK_SHIFT_CONST(7)
#define XUSB_CSB_FSPI_PVTPORTSC2_2_PLS_INT_DISABLED_FIELD  (_MK_SHIFT_CONST(0x1) << XUSB_CSB_FSPI_PVTPORTSC2_2_PLS_INT_DISABLED_SHIFT)
#define XUSB_CSB_FSPI_PVTPORTSC2_2_PLS_INT_DISABLED_RANGE  7:7
#define XUSB_CSB_FSPI_PVTPORTSC2_2_PLS_INT_DISABLED_WOFFSET 0
#define XUSB_CSB_FSPI_PVTPORTSC2_2_PLS_INT_DISABLED_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTSC2_2_PLS_INT_DISABLED_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_CSB_FSPI_PVTPORTSC2_2_PLS_INT_DISABLED_SW_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTSC2_2_PLS_INT_DISABLED_SW_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_CSB_FSPI_PVTPORTSC2_2_PLS_INT_DISABLED_DISABLED _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTSC2_2_PLS_INT_DISABLED_ENABLED _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_FSPI_PVTPORTSC2_2_PLS_INT_RESET_SHIFT      _MK_SHIFT_CONST(9)
#define XUSB_CSB_FSPI_PVTPORTSC2_2_PLS_INT_RESET_FIELD     (_MK_SHIFT_CONST(0x1) << XUSB_CSB_FSPI_PVTPORTSC2_2_PLS_INT_RESET_SHIFT)
#define XUSB_CSB_FSPI_PVTPORTSC2_2_PLS_INT_RESET_RANGE     9:9
#define XUSB_CSB_FSPI_PVTPORTSC2_2_PLS_INT_RESET_WOFFSET   0
#define XUSB_CSB_FSPI_PVTPORTSC2_2_PLS_INT_RESET_DEFAULT   (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTSC2_2_PLS_INT_RESET_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_CSB_FSPI_PVTPORTSC2_2_PLS_INT_RESET_SW_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTSC2_2_PLS_INT_RESET_SW_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_CSB_FSPI_PVTPORTSC2_2_PLS_INT_RESET_DISABLED  _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTSC2_2_PLS_INT_RESET_ENABLED   _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_FSPI_PVTPORTSC2_2_PLS_INT_TESTMODE_SHIFT   _MK_SHIFT_CONST(11)
#define XUSB_CSB_FSPI_PVTPORTSC2_2_PLS_INT_TESTMODE_FIELD  (_MK_SHIFT_CONST(0x1) << XUSB_CSB_FSPI_PVTPORTSC2_2_PLS_INT_TESTMODE_SHIFT)
#define XUSB_CSB_FSPI_PVTPORTSC2_2_PLS_INT_TESTMODE_RANGE  11:11
#define XUSB_CSB_FSPI_PVTPORTSC2_2_PLS_INT_TESTMODE_WOFFSET 0
#define XUSB_CSB_FSPI_PVTPORTSC2_2_PLS_INT_TESTMODE_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTSC2_2_PLS_INT_TESTMODE_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_CSB_FSPI_PVTPORTSC2_2_PLS_INT_TESTMODE_SW_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTSC2_2_PLS_INT_TESTMODE_SW_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_CSB_FSPI_PVTPORTSC2_2_PLS_INT_TESTMODE_DISABLED _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTSC2_2_PLS_INT_TESTMODE_ENABLED _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_FSPI_PVTPORTSC2_2_PLS_INT_RESUME_SHIFT     _MK_SHIFT_CONST(15)
#define XUSB_CSB_FSPI_PVTPORTSC2_2_PLS_INT_RESUME_FIELD    (_MK_SHIFT_CONST(0x1) << XUSB_CSB_FSPI_PVTPORTSC2_2_PLS_INT_RESUME_SHIFT)
#define XUSB_CSB_FSPI_PVTPORTSC2_2_PLS_INT_RESUME_RANGE    15:15
#define XUSB_CSB_FSPI_PVTPORTSC2_2_PLS_INT_RESUME_WOFFSET  0
#define XUSB_CSB_FSPI_PVTPORTSC2_2_PLS_INT_RESUME_DEFAULT  (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTSC2_2_PLS_INT_RESUME_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_CSB_FSPI_PVTPORTSC2_2_PLS_INT_RESUME_SW_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTSC2_2_PLS_INT_RESUME_SW_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_CSB_FSPI_PVTPORTSC2_2_PLS_INT_RESUME_DISABLED _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTSC2_2_PLS_INT_RESUME_ENABLED  _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_FSPI_PVTPORTSC2_2_PLSC_SHIFT               _MK_SHIFT_CONST(16)
#define XUSB_CSB_FSPI_PVTPORTSC2_2_PLSC_FIELD              (_MK_SHIFT_CONST(0x1) << XUSB_CSB_FSPI_PVTPORTSC2_2_PLSC_SHIFT)
#define XUSB_CSB_FSPI_PVTPORTSC2_2_PLSC_RANGE              16:16
#define XUSB_CSB_FSPI_PVTPORTSC2_2_PLSC_WOFFSET            0
#define XUSB_CSB_FSPI_PVTPORTSC2_2_PLSC_DEFAULT            (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTSC2_2_PLSC_DEFAULT_MASK       (_MK_MASK_CONST(0x1)
#define XUSB_CSB_FSPI_PVTPORTSC2_2_PLSC_SW_DEFAULT         (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTSC2_2_PLSC_SW_DEFAULT_MASK    (_MK_MASK_CONST(0x1)
#define XUSB_CSB_FSPI_PVTPORTSC2_2_PLSC_DISABLED           _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTSC2_2_PLSC_ENABLED            _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_FSPI_PVTPORTSC2_2_PLSC_CLEAR              _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_FSPI_PVTPORTSC2_2_CSC_SHIFT                _MK_SHIFT_CONST(17)
#define XUSB_CSB_FSPI_PVTPORTSC2_2_CSC_FIELD               (_MK_SHIFT_CONST(0x1) << XUSB_CSB_FSPI_PVTPORTSC2_2_CSC_SHIFT)
#define XUSB_CSB_FSPI_PVTPORTSC2_2_CSC_RANGE               17:17
#define XUSB_CSB_FSPI_PVTPORTSC2_2_CSC_WOFFSET             0
#define XUSB_CSB_FSPI_PVTPORTSC2_2_CSC_DEFAULT             (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTSC2_2_CSC_DEFAULT_MASK        (_MK_MASK_CONST(0x1)
#define XUSB_CSB_FSPI_PVTPORTSC2_2_CSC_SW_DEFAULT          (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTSC2_2_CSC_SW_DEFAULT_MASK     (_MK_MASK_CONST(0x1)
#define XUSB_CSB_FSPI_PVTPORTSC2_2_CSC_DISABLED            _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTSC2_2_CSC_ENABLED             _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_FSPI_PVTPORTSC2_2_CSC_CLEAR               _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_FSPI_PVTPORTSC2_2_PEC_SHIFT                _MK_SHIFT_CONST(18)
#define XUSB_CSB_FSPI_PVTPORTSC2_2_PEC_FIELD               (_MK_SHIFT_CONST(0x1) << XUSB_CSB_FSPI_PVTPORTSC2_2_PEC_SHIFT)
#define XUSB_CSB_FSPI_PVTPORTSC2_2_PEC_RANGE               18:18
#define XUSB_CSB_FSPI_PVTPORTSC2_2_PEC_WOFFSET             0
#define XUSB_CSB_FSPI_PVTPORTSC2_2_PEC_DEFAULT             (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTSC2_2_PEC_DEFAULT_MASK        (_MK_MASK_CONST(0x1)
#define XUSB_CSB_FSPI_PVTPORTSC2_2_PEC_SW_DEFAULT          (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTSC2_2_PEC_SW_DEFAULT_MASK     (_MK_MASK_CONST(0x1)
#define XUSB_CSB_FSPI_PVTPORTSC2_2_PEC_DISABLED            _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTSC2_2_PEC_ENABLED             _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_FSPI_PVTPORTSC2_2_PEC_CLEAR               _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_FSPI_PVTPORTSC2_2_OCC_SHIFT                _MK_SHIFT_CONST(20)
#define XUSB_CSB_FSPI_PVTPORTSC2_2_OCC_FIELD               (_MK_SHIFT_CONST(0x1) << XUSB_CSB_FSPI_PVTPORTSC2_2_OCC_SHIFT)
#define XUSB_CSB_FSPI_PVTPORTSC2_2_OCC_RANGE               20:20
#define XUSB_CSB_FSPI_PVTPORTSC2_2_OCC_WOFFSET             0
#define XUSB_CSB_FSPI_PVTPORTSC2_2_OCC_DEFAULT             (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTSC2_2_OCC_DEFAULT_MASK        (_MK_MASK_CONST(0x1)
#define XUSB_CSB_FSPI_PVTPORTSC2_2_OCC_SW_DEFAULT          (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTSC2_2_OCC_SW_DEFAULT_MASK     (_MK_MASK_CONST(0x1)
#define XUSB_CSB_FSPI_PVTPORTSC2_2_OCC_DISABLED            _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTSC2_2_OCC_ENABLED             _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_FSPI_PVTPORTSC2_2_OCC_CLEAR               _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_FSPI_PVTPORTSC2_2_PRC_SHIFT                _MK_SHIFT_CONST(21)
#define XUSB_CSB_FSPI_PVTPORTSC2_2_PRC_FIELD               (_MK_SHIFT_CONST(0x1) << XUSB_CSB_FSPI_PVTPORTSC2_2_PRC_SHIFT)
#define XUSB_CSB_FSPI_PVTPORTSC2_2_PRC_RANGE               21:21
#define XUSB_CSB_FSPI_PVTPORTSC2_2_PRC_WOFFSET             0
#define XUSB_CSB_FSPI_PVTPORTSC2_2_PRC_DEFAULT             (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTSC2_2_PRC_DEFAULT_MASK        (_MK_MASK_CONST(0x1)
#define XUSB_CSB_FSPI_PVTPORTSC2_2_PRC_SW_DEFAULT          (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTSC2_2_PRC_SW_DEFAULT_MASK     (_MK_MASK_CONST(0x1)
#define XUSB_CSB_FSPI_PVTPORTSC2_2_PRC_DISABLED            _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTSC2_2_PRC_ENABLED             _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_FSPI_PVTPORTSC2_2_PRC_CLEAR               _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_FSPI_PVTPORTSC2_2_PLC_SHIFT                _MK_SHIFT_CONST(22)
#define XUSB_CSB_FSPI_PVTPORTSC2_2_PLC_FIELD               (_MK_SHIFT_CONST(0x1) << XUSB_CSB_FSPI_PVTPORTSC2_2_PLC_SHIFT)
#define XUSB_CSB_FSPI_PVTPORTSC2_2_PLC_RANGE               22:22
#define XUSB_CSB_FSPI_PVTPORTSC2_2_PLC_WOFFSET             0
#define XUSB_CSB_FSPI_PVTPORTSC2_2_PLC_DEFAULT             (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTSC2_2_PLC_DEFAULT_MASK        (_MK_MASK_CONST(0x1)
#define XUSB_CSB_FSPI_PVTPORTSC2_2_PLC_SW_DEFAULT          (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTSC2_2_PLC_SW_DEFAULT_MASK     (_MK_MASK_CONST(0x1)
#define XUSB_CSB_FSPI_PVTPORTSC2_2_PLC_DISABLED            _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTSC2_2_PLC_ENABLED             _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_FSPI_PVTPORTSC2_2_PLC_CLEAR               _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_FSPI_PVTPORTSC2_2_WCE_SHIFT                _MK_SHIFT_CONST(25)
#define XUSB_CSB_FSPI_PVTPORTSC2_2_WCE_FIELD               (_MK_SHIFT_CONST(0x1) << XUSB_CSB_FSPI_PVTPORTSC2_2_WCE_SHIFT)
#define XUSB_CSB_FSPI_PVTPORTSC2_2_WCE_RANGE               25:25
#define XUSB_CSB_FSPI_PVTPORTSC2_2_WCE_WOFFSET             0
#define XUSB_CSB_FSPI_PVTPORTSC2_2_WCE_DEFAULT             (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTSC2_2_WCE_DEFAULT_MASK        (_MK_MASK_CONST(0x1)
#define XUSB_CSB_FSPI_PVTPORTSC2_2_WCE_SW_DEFAULT          (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTSC2_2_WCE_SW_DEFAULT_MASK     (_MK_MASK_CONST(0x1)
#define XUSB_CSB_FSPI_PVTPORTSC2_2_WCE_DISABLED            _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTSC2_2_WCE_ENABLED             _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_FSPI_PVTPORTSC2_2_WDE_SHIFT                _MK_SHIFT_CONST(26)
#define XUSB_CSB_FSPI_PVTPORTSC2_2_WDE_FIELD               (_MK_SHIFT_CONST(0x1) << XUSB_CSB_FSPI_PVTPORTSC2_2_WDE_SHIFT)
#define XUSB_CSB_FSPI_PVTPORTSC2_2_WDE_RANGE               26:26
#define XUSB_CSB_FSPI_PVTPORTSC2_2_WDE_WOFFSET             0
#define XUSB_CSB_FSPI_PVTPORTSC2_2_WDE_DEFAULT             (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTSC2_2_WDE_DEFAULT_MASK        (_MK_MASK_CONST(0x1)
#define XUSB_CSB_FSPI_PVTPORTSC2_2_WDE_SW_DEFAULT          (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTSC2_2_WDE_SW_DEFAULT_MASK     (_MK_MASK_CONST(0x1)
#define XUSB_CSB_FSPI_PVTPORTSC2_2_WDE_DISABLED            _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTSC2_2_WDE_ENABLED             _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_FSPI_PVTPORTSC2_3                         _MK_ADDR_CONST(0x117034)
#define XUSB_CSB_FSPI_PVTPORTSC2_3_SECURE                  0
#define XUSB_CSB_FSPI_PVTPORTSC2_3_WORD_COUNT              1
#define XUSB_CSB_FSPI_PVTPORTSC2_3_RESET_VAL               _MK_MASK_CONST(0x0)
#define XUSB_CSB_FSPI_PVTPORTSC2_3_RESET_MASK              _MK_MASK_CONST(0x6778abd)
#define XUSB_CSB_FSPI_PVTPORTSC2_3_SW_DEFAULT_VAL          _MK_MASK_CONST(0x0)
#define XUSB_CSB_FSPI_PVTPORTSC2_3_SW_DEFAULT_MASK         _MK_MASK_CONST(0x6778abd)
#define XUSB_CSB_FSPI_PVTPORTSC2_3_READ_MASK               _MK_MASK_CONST(0x6778abd)
#define XUSB_CSB_FSPI_PVTPORTSC2_3_WRITE_MASK              _MK_MASK_CONST(0x6778abd)
#define XUSB_CSB_FSPI_PVTPORTSC2_3_PLS_INT_ENABLED_SHIFT    _MK_SHIFT_CONST(0)
#define XUSB_CSB_FSPI_PVTPORTSC2_3_PLS_INT_ENABLED_FIELD   (_MK_SHIFT_CONST(0x1) << XUSB_CSB_FSPI_PVTPORTSC2_3_PLS_INT_ENABLED_SHIFT)
#define XUSB_CSB_FSPI_PVTPORTSC2_3_PLS_INT_ENABLED_RANGE   0:0
#define XUSB_CSB_FSPI_PVTPORTSC2_3_PLS_INT_ENABLED_WOFFSET 0
#define XUSB_CSB_FSPI_PVTPORTSC2_3_PLS_INT_ENABLED_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTSC2_3_PLS_INT_ENABLED_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_CSB_FSPI_PVTPORTSC2_3_PLS_INT_ENABLED_SW_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTSC2_3_PLS_INT_ENABLED_SW_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_CSB_FSPI_PVTPORTSC2_3_PLS_INT_ENABLED_DISABLED _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTSC2_3_PLS_INT_ENABLED_ENABLED _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_FSPI_PVTPORTSC2_3_PLS_INT_L1_SUSPEND_SHIFT  _MK_SHIFT_CONST(2)
#define XUSB_CSB_FSPI_PVTPORTSC2_3_PLS_INT_L1_SUSPEND_FIELD (_MK_SHIFT_CONST(0x1) << XUSB_CSB_FSPI_PVTPORTSC2_3_PLS_INT_L1_SUSPEND_SHIFT)
#define XUSB_CSB_FSPI_PVTPORTSC2_3_PLS_INT_L1_SUSPEND_RANGE 2:2
#define XUSB_CSB_FSPI_PVTPORTSC2_3_PLS_INT_L1_SUSPEND_WOFFSET 0
#define XUSB_CSB_FSPI_PVTPORTSC2_3_PLS_INT_L1_SUSPEND_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTSC2_3_PLS_INT_L1_SUSPEND_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_CSB_FSPI_PVTPORTSC2_3_PLS_INT_L1_SUSPEND_SW_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTSC2_3_PLS_INT_L1_SUSPEND_SW_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_CSB_FSPI_PVTPORTSC2_3_PLS_INT_L1_SUSPEND_DISABLED _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTSC2_3_PLS_INT_L1_SUSPEND_ENABLED _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_FSPI_PVTPORTSC2_3_PLS_INT_SUSPEND_SHIFT    _MK_SHIFT_CONST(3)
#define XUSB_CSB_FSPI_PVTPORTSC2_3_PLS_INT_SUSPEND_FIELD   (_MK_SHIFT_CONST(0x1) << XUSB_CSB_FSPI_PVTPORTSC2_3_PLS_INT_SUSPEND_SHIFT)
#define XUSB_CSB_FSPI_PVTPORTSC2_3_PLS_INT_SUSPEND_RANGE   3:3
#define XUSB_CSB_FSPI_PVTPORTSC2_3_PLS_INT_SUSPEND_WOFFSET 0
#define XUSB_CSB_FSPI_PVTPORTSC2_3_PLS_INT_SUSPEND_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTSC2_3_PLS_INT_SUSPEND_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_CSB_FSPI_PVTPORTSC2_3_PLS_INT_SUSPEND_SW_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTSC2_3_PLS_INT_SUSPEND_SW_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_CSB_FSPI_PVTPORTSC2_3_PLS_INT_SUSPEND_DISABLED _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTSC2_3_PLS_INT_SUSPEND_ENABLED _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_FSPI_PVTPORTSC2_3_PLS_INT_POWER_OFF_SHIFT  _MK_SHIFT_CONST(4)
#define XUSB_CSB_FSPI_PVTPORTSC2_3_PLS_INT_POWER_OFF_FIELD (_MK_SHIFT_CONST(0x1) << XUSB_CSB_FSPI_PVTPORTSC2_3_PLS_INT_POWER_OFF_SHIFT)
#define XUSB_CSB_FSPI_PVTPORTSC2_3_PLS_INT_POWER_OFF_RANGE 4:4
#define XUSB_CSB_FSPI_PVTPORTSC2_3_PLS_INT_POWER_OFF_WOFFSET 0
#define XUSB_CSB_FSPI_PVTPORTSC2_3_PLS_INT_POWER_OFF_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTSC2_3_PLS_INT_POWER_OFF_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_CSB_FSPI_PVTPORTSC2_3_PLS_INT_POWER_OFF_SW_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTSC2_3_PLS_INT_POWER_OFF_SW_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_CSB_FSPI_PVTPORTSC2_3_PLS_INT_POWER_OFF_DISABLED _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTSC2_3_PLS_INT_POWER_OFF_ENABLED _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_FSPI_PVTPORTSC2_3_PLS_INT_DISCONNECTED_SHIFT  _MK_SHIFT_CONST(5)
#define XUSB_CSB_FSPI_PVTPORTSC2_3_PLS_INT_DISCONNECTED_FIELD (_MK_SHIFT_CONST(0x1) << XUSB_CSB_FSPI_PVTPORTSC2_3_PLS_INT_DISCONNECTED_SHIFT)
#define XUSB_CSB_FSPI_PVTPORTSC2_3_PLS_INT_DISCONNECTED_RANGE 5:5
#define XUSB_CSB_FSPI_PVTPORTSC2_3_PLS_INT_DISCONNECTED_WOFFSET 0
#define XUSB_CSB_FSPI_PVTPORTSC2_3_PLS_INT_DISCONNECTED_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTSC2_3_PLS_INT_DISCONNECTED_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_CSB_FSPI_PVTPORTSC2_3_PLS_INT_DISCONNECTED_SW_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTSC2_3_PLS_INT_DISCONNECTED_SW_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_CSB_FSPI_PVTPORTSC2_3_PLS_INT_DISCONNECTED_DISABLED _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTSC2_3_PLS_INT_DISCONNECTED_ENABLED _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_FSPI_PVTPORTSC2_3_PLS_INT_DISABLED_SHIFT   _MK_SHIFT_CONST(7)
#define XUSB_CSB_FSPI_PVTPORTSC2_3_PLS_INT_DISABLED_FIELD  (_MK_SHIFT_CONST(0x1) << XUSB_CSB_FSPI_PVTPORTSC2_3_PLS_INT_DISABLED_SHIFT)
#define XUSB_CSB_FSPI_PVTPORTSC2_3_PLS_INT_DISABLED_RANGE  7:7
#define XUSB_CSB_FSPI_PVTPORTSC2_3_PLS_INT_DISABLED_WOFFSET 0
#define XUSB_CSB_FSPI_PVTPORTSC2_3_PLS_INT_DISABLED_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTSC2_3_PLS_INT_DISABLED_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_CSB_FSPI_PVTPORTSC2_3_PLS_INT_DISABLED_SW_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTSC2_3_PLS_INT_DISABLED_SW_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_CSB_FSPI_PVTPORTSC2_3_PLS_INT_DISABLED_DISABLED _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTSC2_3_PLS_INT_DISABLED_ENABLED _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_FSPI_PVTPORTSC2_3_PLS_INT_RESET_SHIFT      _MK_SHIFT_CONST(9)
#define XUSB_CSB_FSPI_PVTPORTSC2_3_PLS_INT_RESET_FIELD     (_MK_SHIFT_CONST(0x1) << XUSB_CSB_FSPI_PVTPORTSC2_3_PLS_INT_RESET_SHIFT)
#define XUSB_CSB_FSPI_PVTPORTSC2_3_PLS_INT_RESET_RANGE     9:9
#define XUSB_CSB_FSPI_PVTPORTSC2_3_PLS_INT_RESET_WOFFSET   0
#define XUSB_CSB_FSPI_PVTPORTSC2_3_PLS_INT_RESET_DEFAULT   (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTSC2_3_PLS_INT_RESET_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_CSB_FSPI_PVTPORTSC2_3_PLS_INT_RESET_SW_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTSC2_3_PLS_INT_RESET_SW_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_CSB_FSPI_PVTPORTSC2_3_PLS_INT_RESET_DISABLED  _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTSC2_3_PLS_INT_RESET_ENABLED   _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_FSPI_PVTPORTSC2_3_PLS_INT_TESTMODE_SHIFT   _MK_SHIFT_CONST(11)
#define XUSB_CSB_FSPI_PVTPORTSC2_3_PLS_INT_TESTMODE_FIELD  (_MK_SHIFT_CONST(0x1) << XUSB_CSB_FSPI_PVTPORTSC2_3_PLS_INT_TESTMODE_SHIFT)
#define XUSB_CSB_FSPI_PVTPORTSC2_3_PLS_INT_TESTMODE_RANGE  11:11
#define XUSB_CSB_FSPI_PVTPORTSC2_3_PLS_INT_TESTMODE_WOFFSET 0
#define XUSB_CSB_FSPI_PVTPORTSC2_3_PLS_INT_TESTMODE_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTSC2_3_PLS_INT_TESTMODE_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_CSB_FSPI_PVTPORTSC2_3_PLS_INT_TESTMODE_SW_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTSC2_3_PLS_INT_TESTMODE_SW_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_CSB_FSPI_PVTPORTSC2_3_PLS_INT_TESTMODE_DISABLED _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTSC2_3_PLS_INT_TESTMODE_ENABLED _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_FSPI_PVTPORTSC2_3_PLS_INT_RESUME_SHIFT     _MK_SHIFT_CONST(15)
#define XUSB_CSB_FSPI_PVTPORTSC2_3_PLS_INT_RESUME_FIELD    (_MK_SHIFT_CONST(0x1) << XUSB_CSB_FSPI_PVTPORTSC2_3_PLS_INT_RESUME_SHIFT)
#define XUSB_CSB_FSPI_PVTPORTSC2_3_PLS_INT_RESUME_RANGE    15:15
#define XUSB_CSB_FSPI_PVTPORTSC2_3_PLS_INT_RESUME_WOFFSET  0
#define XUSB_CSB_FSPI_PVTPORTSC2_3_PLS_INT_RESUME_DEFAULT  (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTSC2_3_PLS_INT_RESUME_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_CSB_FSPI_PVTPORTSC2_3_PLS_INT_RESUME_SW_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTSC2_3_PLS_INT_RESUME_SW_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_CSB_FSPI_PVTPORTSC2_3_PLS_INT_RESUME_DISABLED _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTSC2_3_PLS_INT_RESUME_ENABLED  _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_FSPI_PVTPORTSC2_3_PLSC_SHIFT               _MK_SHIFT_CONST(16)
#define XUSB_CSB_FSPI_PVTPORTSC2_3_PLSC_FIELD              (_MK_SHIFT_CONST(0x1) << XUSB_CSB_FSPI_PVTPORTSC2_3_PLSC_SHIFT)
#define XUSB_CSB_FSPI_PVTPORTSC2_3_PLSC_RANGE              16:16
#define XUSB_CSB_FSPI_PVTPORTSC2_3_PLSC_WOFFSET            0
#define XUSB_CSB_FSPI_PVTPORTSC2_3_PLSC_DEFAULT            (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTSC2_3_PLSC_DEFAULT_MASK       (_MK_MASK_CONST(0x1)
#define XUSB_CSB_FSPI_PVTPORTSC2_3_PLSC_SW_DEFAULT         (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTSC2_3_PLSC_SW_DEFAULT_MASK    (_MK_MASK_CONST(0x1)
#define XUSB_CSB_FSPI_PVTPORTSC2_3_PLSC_DISABLED           _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTSC2_3_PLSC_ENABLED            _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_FSPI_PVTPORTSC2_3_PLSC_CLEAR              _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_FSPI_PVTPORTSC2_3_CSC_SHIFT                _MK_SHIFT_CONST(17)
#define XUSB_CSB_FSPI_PVTPORTSC2_3_CSC_FIELD               (_MK_SHIFT_CONST(0x1) << XUSB_CSB_FSPI_PVTPORTSC2_3_CSC_SHIFT)
#define XUSB_CSB_FSPI_PVTPORTSC2_3_CSC_RANGE               17:17
#define XUSB_CSB_FSPI_PVTPORTSC2_3_CSC_WOFFSET             0
#define XUSB_CSB_FSPI_PVTPORTSC2_3_CSC_DEFAULT             (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTSC2_3_CSC_DEFAULT_MASK        (_MK_MASK_CONST(0x1)
#define XUSB_CSB_FSPI_PVTPORTSC2_3_CSC_SW_DEFAULT          (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTSC2_3_CSC_SW_DEFAULT_MASK     (_MK_MASK_CONST(0x1)
#define XUSB_CSB_FSPI_PVTPORTSC2_3_CSC_DISABLED            _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTSC2_3_CSC_ENABLED             _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_FSPI_PVTPORTSC2_3_CSC_CLEAR               _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_FSPI_PVTPORTSC2_3_PEC_SHIFT                _MK_SHIFT_CONST(18)
#define XUSB_CSB_FSPI_PVTPORTSC2_3_PEC_FIELD               (_MK_SHIFT_CONST(0x1) << XUSB_CSB_FSPI_PVTPORTSC2_3_PEC_SHIFT)
#define XUSB_CSB_FSPI_PVTPORTSC2_3_PEC_RANGE               18:18
#define XUSB_CSB_FSPI_PVTPORTSC2_3_PEC_WOFFSET             0
#define XUSB_CSB_FSPI_PVTPORTSC2_3_PEC_DEFAULT             (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTSC2_3_PEC_DEFAULT_MASK        (_MK_MASK_CONST(0x1)
#define XUSB_CSB_FSPI_PVTPORTSC2_3_PEC_SW_DEFAULT          (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTSC2_3_PEC_SW_DEFAULT_MASK     (_MK_MASK_CONST(0x1)
#define XUSB_CSB_FSPI_PVTPORTSC2_3_PEC_DISABLED            _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTSC2_3_PEC_ENABLED             _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_FSPI_PVTPORTSC2_3_PEC_CLEAR               _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_FSPI_PVTPORTSC2_3_OCC_SHIFT                _MK_SHIFT_CONST(20)
#define XUSB_CSB_FSPI_PVTPORTSC2_3_OCC_FIELD               (_MK_SHIFT_CONST(0x1) << XUSB_CSB_FSPI_PVTPORTSC2_3_OCC_SHIFT)
#define XUSB_CSB_FSPI_PVTPORTSC2_3_OCC_RANGE               20:20
#define XUSB_CSB_FSPI_PVTPORTSC2_3_OCC_WOFFSET             0
#define XUSB_CSB_FSPI_PVTPORTSC2_3_OCC_DEFAULT             (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTSC2_3_OCC_DEFAULT_MASK        (_MK_MASK_CONST(0x1)
#define XUSB_CSB_FSPI_PVTPORTSC2_3_OCC_SW_DEFAULT          (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTSC2_3_OCC_SW_DEFAULT_MASK     (_MK_MASK_CONST(0x1)
#define XUSB_CSB_FSPI_PVTPORTSC2_3_OCC_DISABLED            _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTSC2_3_OCC_ENABLED             _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_FSPI_PVTPORTSC2_3_OCC_CLEAR               _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_FSPI_PVTPORTSC2_3_PRC_SHIFT                _MK_SHIFT_CONST(21)
#define XUSB_CSB_FSPI_PVTPORTSC2_3_PRC_FIELD               (_MK_SHIFT_CONST(0x1) << XUSB_CSB_FSPI_PVTPORTSC2_3_PRC_SHIFT)
#define XUSB_CSB_FSPI_PVTPORTSC2_3_PRC_RANGE               21:21
#define XUSB_CSB_FSPI_PVTPORTSC2_3_PRC_WOFFSET             0
#define XUSB_CSB_FSPI_PVTPORTSC2_3_PRC_DEFAULT             (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTSC2_3_PRC_DEFAULT_MASK        (_MK_MASK_CONST(0x1)
#define XUSB_CSB_FSPI_PVTPORTSC2_3_PRC_SW_DEFAULT          (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTSC2_3_PRC_SW_DEFAULT_MASK     (_MK_MASK_CONST(0x1)
#define XUSB_CSB_FSPI_PVTPORTSC2_3_PRC_DISABLED            _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTSC2_3_PRC_ENABLED             _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_FSPI_PVTPORTSC2_3_PRC_CLEAR               _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_FSPI_PVTPORTSC2_3_PLC_SHIFT                _MK_SHIFT_CONST(22)
#define XUSB_CSB_FSPI_PVTPORTSC2_3_PLC_FIELD               (_MK_SHIFT_CONST(0x1) << XUSB_CSB_FSPI_PVTPORTSC2_3_PLC_SHIFT)
#define XUSB_CSB_FSPI_PVTPORTSC2_3_PLC_RANGE               22:22
#define XUSB_CSB_FSPI_PVTPORTSC2_3_PLC_WOFFSET             0
#define XUSB_CSB_FSPI_PVTPORTSC2_3_PLC_DEFAULT             (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTSC2_3_PLC_DEFAULT_MASK        (_MK_MASK_CONST(0x1)
#define XUSB_CSB_FSPI_PVTPORTSC2_3_PLC_SW_DEFAULT          (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTSC2_3_PLC_SW_DEFAULT_MASK     (_MK_MASK_CONST(0x1)
#define XUSB_CSB_FSPI_PVTPORTSC2_3_PLC_DISABLED            _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTSC2_3_PLC_ENABLED             _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_FSPI_PVTPORTSC2_3_PLC_CLEAR               _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_FSPI_PVTPORTSC2_3_WCE_SHIFT                _MK_SHIFT_CONST(25)
#define XUSB_CSB_FSPI_PVTPORTSC2_3_WCE_FIELD               (_MK_SHIFT_CONST(0x1) << XUSB_CSB_FSPI_PVTPORTSC2_3_WCE_SHIFT)
#define XUSB_CSB_FSPI_PVTPORTSC2_3_WCE_RANGE               25:25
#define XUSB_CSB_FSPI_PVTPORTSC2_3_WCE_WOFFSET             0
#define XUSB_CSB_FSPI_PVTPORTSC2_3_WCE_DEFAULT             (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTSC2_3_WCE_DEFAULT_MASK        (_MK_MASK_CONST(0x1)
#define XUSB_CSB_FSPI_PVTPORTSC2_3_WCE_SW_DEFAULT          (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTSC2_3_WCE_SW_DEFAULT_MASK     (_MK_MASK_CONST(0x1)
#define XUSB_CSB_FSPI_PVTPORTSC2_3_WCE_DISABLED            _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTSC2_3_WCE_ENABLED             _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_FSPI_PVTPORTSC2_3_WDE_SHIFT                _MK_SHIFT_CONST(26)
#define XUSB_CSB_FSPI_PVTPORTSC2_3_WDE_FIELD               (_MK_SHIFT_CONST(0x1) << XUSB_CSB_FSPI_PVTPORTSC2_3_WDE_SHIFT)
#define XUSB_CSB_FSPI_PVTPORTSC2_3_WDE_RANGE               26:26
#define XUSB_CSB_FSPI_PVTPORTSC2_3_WDE_WOFFSET             0
#define XUSB_CSB_FSPI_PVTPORTSC2_3_WDE_DEFAULT             (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTSC2_3_WDE_DEFAULT_MASK        (_MK_MASK_CONST(0x1)
#define XUSB_CSB_FSPI_PVTPORTSC2_3_WDE_SW_DEFAULT          (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTSC2_3_WDE_SW_DEFAULT_MASK     (_MK_MASK_CONST(0x1)
#define XUSB_CSB_FSPI_PVTPORTSC2_3_WDE_DISABLED            _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTSC2_3_WDE_ENABLED             _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_FSPI_PVTPORTSC2_4                         _MK_ADDR_CONST(0x117044)
#define XUSB_CSB_FSPI_PVTPORTSC2_4_SECURE                  0
#define XUSB_CSB_FSPI_PVTPORTSC2_4_WORD_COUNT              1
#define XUSB_CSB_FSPI_PVTPORTSC2_4_RESET_VAL               _MK_MASK_CONST(0x0)
#define XUSB_CSB_FSPI_PVTPORTSC2_4_RESET_MASK              _MK_MASK_CONST(0x6778abd)
#define XUSB_CSB_FSPI_PVTPORTSC2_4_SW_DEFAULT_VAL          _MK_MASK_CONST(0x0)
#define XUSB_CSB_FSPI_PVTPORTSC2_4_SW_DEFAULT_MASK         _MK_MASK_CONST(0x6778abd)
#define XUSB_CSB_FSPI_PVTPORTSC2_4_READ_MASK               _MK_MASK_CONST(0x6778abd)
#define XUSB_CSB_FSPI_PVTPORTSC2_4_WRITE_MASK              _MK_MASK_CONST(0x6778abd)
#define XUSB_CSB_FSPI_PVTPORTSC2_4_PLS_INT_ENABLED_SHIFT    _MK_SHIFT_CONST(0)
#define XUSB_CSB_FSPI_PVTPORTSC2_4_PLS_INT_ENABLED_FIELD   (_MK_SHIFT_CONST(0x1) << XUSB_CSB_FSPI_PVTPORTSC2_4_PLS_INT_ENABLED_SHIFT)
#define XUSB_CSB_FSPI_PVTPORTSC2_4_PLS_INT_ENABLED_RANGE   0:0
#define XUSB_CSB_FSPI_PVTPORTSC2_4_PLS_INT_ENABLED_WOFFSET 0
#define XUSB_CSB_FSPI_PVTPORTSC2_4_PLS_INT_ENABLED_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTSC2_4_PLS_INT_ENABLED_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_CSB_FSPI_PVTPORTSC2_4_PLS_INT_ENABLED_SW_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTSC2_4_PLS_INT_ENABLED_SW_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_CSB_FSPI_PVTPORTSC2_4_PLS_INT_ENABLED_DISABLED _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTSC2_4_PLS_INT_ENABLED_ENABLED _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_FSPI_PVTPORTSC2_4_PLS_INT_L1_SUSPEND_SHIFT  _MK_SHIFT_CONST(2)
#define XUSB_CSB_FSPI_PVTPORTSC2_4_PLS_INT_L1_SUSPEND_FIELD (_MK_SHIFT_CONST(0x1) << XUSB_CSB_FSPI_PVTPORTSC2_4_PLS_INT_L1_SUSPEND_SHIFT)
#define XUSB_CSB_FSPI_PVTPORTSC2_4_PLS_INT_L1_SUSPEND_RANGE 2:2
#define XUSB_CSB_FSPI_PVTPORTSC2_4_PLS_INT_L1_SUSPEND_WOFFSET 0
#define XUSB_CSB_FSPI_PVTPORTSC2_4_PLS_INT_L1_SUSPEND_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTSC2_4_PLS_INT_L1_SUSPEND_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_CSB_FSPI_PVTPORTSC2_4_PLS_INT_L1_SUSPEND_SW_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTSC2_4_PLS_INT_L1_SUSPEND_SW_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_CSB_FSPI_PVTPORTSC2_4_PLS_INT_L1_SUSPEND_DISABLED _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTSC2_4_PLS_INT_L1_SUSPEND_ENABLED _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_FSPI_PVTPORTSC2_4_PLS_INT_SUSPEND_SHIFT    _MK_SHIFT_CONST(3)
#define XUSB_CSB_FSPI_PVTPORTSC2_4_PLS_INT_SUSPEND_FIELD   (_MK_SHIFT_CONST(0x1) << XUSB_CSB_FSPI_PVTPORTSC2_4_PLS_INT_SUSPEND_SHIFT)
#define XUSB_CSB_FSPI_PVTPORTSC2_4_PLS_INT_SUSPEND_RANGE   3:3
#define XUSB_CSB_FSPI_PVTPORTSC2_4_PLS_INT_SUSPEND_WOFFSET 0
#define XUSB_CSB_FSPI_PVTPORTSC2_4_PLS_INT_SUSPEND_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTSC2_4_PLS_INT_SUSPEND_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_CSB_FSPI_PVTPORTSC2_4_PLS_INT_SUSPEND_SW_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTSC2_4_PLS_INT_SUSPEND_SW_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_CSB_FSPI_PVTPORTSC2_4_PLS_INT_SUSPEND_DISABLED _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTSC2_4_PLS_INT_SUSPEND_ENABLED _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_FSPI_PVTPORTSC2_4_PLS_INT_POWER_OFF_SHIFT  _MK_SHIFT_CONST(4)
#define XUSB_CSB_FSPI_PVTPORTSC2_4_PLS_INT_POWER_OFF_FIELD (_MK_SHIFT_CONST(0x1) << XUSB_CSB_FSPI_PVTPORTSC2_4_PLS_INT_POWER_OFF_SHIFT)
#define XUSB_CSB_FSPI_PVTPORTSC2_4_PLS_INT_POWER_OFF_RANGE 4:4
#define XUSB_CSB_FSPI_PVTPORTSC2_4_PLS_INT_POWER_OFF_WOFFSET 0
#define XUSB_CSB_FSPI_PVTPORTSC2_4_PLS_INT_POWER_OFF_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTSC2_4_PLS_INT_POWER_OFF_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_CSB_FSPI_PVTPORTSC2_4_PLS_INT_POWER_OFF_SW_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTSC2_4_PLS_INT_POWER_OFF_SW_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_CSB_FSPI_PVTPORTSC2_4_PLS_INT_POWER_OFF_DISABLED _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTSC2_4_PLS_INT_POWER_OFF_ENABLED _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_FSPI_PVTPORTSC2_4_PLS_INT_DISCONNECTED_SHIFT  _MK_SHIFT_CONST(5)
#define XUSB_CSB_FSPI_PVTPORTSC2_4_PLS_INT_DISCONNECTED_FIELD (_MK_SHIFT_CONST(0x1) << XUSB_CSB_FSPI_PVTPORTSC2_4_PLS_INT_DISCONNECTED_SHIFT)
#define XUSB_CSB_FSPI_PVTPORTSC2_4_PLS_INT_DISCONNECTED_RANGE 5:5
#define XUSB_CSB_FSPI_PVTPORTSC2_4_PLS_INT_DISCONNECTED_WOFFSET 0
#define XUSB_CSB_FSPI_PVTPORTSC2_4_PLS_INT_DISCONNECTED_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTSC2_4_PLS_INT_DISCONNECTED_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_CSB_FSPI_PVTPORTSC2_4_PLS_INT_DISCONNECTED_SW_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTSC2_4_PLS_INT_DISCONNECTED_SW_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_CSB_FSPI_PVTPORTSC2_4_PLS_INT_DISCONNECTED_DISABLED _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTSC2_4_PLS_INT_DISCONNECTED_ENABLED _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_FSPI_PVTPORTSC2_4_PLS_INT_DISABLED_SHIFT   _MK_SHIFT_CONST(7)
#define XUSB_CSB_FSPI_PVTPORTSC2_4_PLS_INT_DISABLED_FIELD  (_MK_SHIFT_CONST(0x1) << XUSB_CSB_FSPI_PVTPORTSC2_4_PLS_INT_DISABLED_SHIFT)
#define XUSB_CSB_FSPI_PVTPORTSC2_4_PLS_INT_DISABLED_RANGE  7:7
#define XUSB_CSB_FSPI_PVTPORTSC2_4_PLS_INT_DISABLED_WOFFSET 0
#define XUSB_CSB_FSPI_PVTPORTSC2_4_PLS_INT_DISABLED_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTSC2_4_PLS_INT_DISABLED_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_CSB_FSPI_PVTPORTSC2_4_PLS_INT_DISABLED_SW_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTSC2_4_PLS_INT_DISABLED_SW_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_CSB_FSPI_PVTPORTSC2_4_PLS_INT_DISABLED_DISABLED _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTSC2_4_PLS_INT_DISABLED_ENABLED _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_FSPI_PVTPORTSC2_4_PLS_INT_RESET_SHIFT      _MK_SHIFT_CONST(9)
#define XUSB_CSB_FSPI_PVTPORTSC2_4_PLS_INT_RESET_FIELD     (_MK_SHIFT_CONST(0x1) << XUSB_CSB_FSPI_PVTPORTSC2_4_PLS_INT_RESET_SHIFT)
#define XUSB_CSB_FSPI_PVTPORTSC2_4_PLS_INT_RESET_RANGE     9:9
#define XUSB_CSB_FSPI_PVTPORTSC2_4_PLS_INT_RESET_WOFFSET   0
#define XUSB_CSB_FSPI_PVTPORTSC2_4_PLS_INT_RESET_DEFAULT   (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTSC2_4_PLS_INT_RESET_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_CSB_FSPI_PVTPORTSC2_4_PLS_INT_RESET_SW_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTSC2_4_PLS_INT_RESET_SW_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_CSB_FSPI_PVTPORTSC2_4_PLS_INT_RESET_DISABLED  _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTSC2_4_PLS_INT_RESET_ENABLED   _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_FSPI_PVTPORTSC2_4_PLS_INT_TESTMODE_SHIFT   _MK_SHIFT_CONST(11)
#define XUSB_CSB_FSPI_PVTPORTSC2_4_PLS_INT_TESTMODE_FIELD  (_MK_SHIFT_CONST(0x1) << XUSB_CSB_FSPI_PVTPORTSC2_4_PLS_INT_TESTMODE_SHIFT)
#define XUSB_CSB_FSPI_PVTPORTSC2_4_PLS_INT_TESTMODE_RANGE  11:11
#define XUSB_CSB_FSPI_PVTPORTSC2_4_PLS_INT_TESTMODE_WOFFSET 0
#define XUSB_CSB_FSPI_PVTPORTSC2_4_PLS_INT_TESTMODE_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTSC2_4_PLS_INT_TESTMODE_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_CSB_FSPI_PVTPORTSC2_4_PLS_INT_TESTMODE_SW_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTSC2_4_PLS_INT_TESTMODE_SW_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_CSB_FSPI_PVTPORTSC2_4_PLS_INT_TESTMODE_DISABLED _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTSC2_4_PLS_INT_TESTMODE_ENABLED _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_FSPI_PVTPORTSC2_4_PLS_INT_RESUME_SHIFT     _MK_SHIFT_CONST(15)
#define XUSB_CSB_FSPI_PVTPORTSC2_4_PLS_INT_RESUME_FIELD    (_MK_SHIFT_CONST(0x1) << XUSB_CSB_FSPI_PVTPORTSC2_4_PLS_INT_RESUME_SHIFT)
#define XUSB_CSB_FSPI_PVTPORTSC2_4_PLS_INT_RESUME_RANGE    15:15
#define XUSB_CSB_FSPI_PVTPORTSC2_4_PLS_INT_RESUME_WOFFSET  0
#define XUSB_CSB_FSPI_PVTPORTSC2_4_PLS_INT_RESUME_DEFAULT  (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTSC2_4_PLS_INT_RESUME_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_CSB_FSPI_PVTPORTSC2_4_PLS_INT_RESUME_SW_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTSC2_4_PLS_INT_RESUME_SW_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_CSB_FSPI_PVTPORTSC2_4_PLS_INT_RESUME_DISABLED _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTSC2_4_PLS_INT_RESUME_ENABLED  _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_FSPI_PVTPORTSC2_4_PLSC_SHIFT               _MK_SHIFT_CONST(16)
#define XUSB_CSB_FSPI_PVTPORTSC2_4_PLSC_FIELD              (_MK_SHIFT_CONST(0x1) << XUSB_CSB_FSPI_PVTPORTSC2_4_PLSC_SHIFT)
#define XUSB_CSB_FSPI_PVTPORTSC2_4_PLSC_RANGE              16:16
#define XUSB_CSB_FSPI_PVTPORTSC2_4_PLSC_WOFFSET            0
#define XUSB_CSB_FSPI_PVTPORTSC2_4_PLSC_DEFAULT            (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTSC2_4_PLSC_DEFAULT_MASK       (_MK_MASK_CONST(0x1)
#define XUSB_CSB_FSPI_PVTPORTSC2_4_PLSC_SW_DEFAULT         (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTSC2_4_PLSC_SW_DEFAULT_MASK    (_MK_MASK_CONST(0x1)
#define XUSB_CSB_FSPI_PVTPORTSC2_4_PLSC_DISABLED           _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTSC2_4_PLSC_ENABLED            _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_FSPI_PVTPORTSC2_4_PLSC_CLEAR              _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_FSPI_PVTPORTSC2_4_CSC_SHIFT                _MK_SHIFT_CONST(17)
#define XUSB_CSB_FSPI_PVTPORTSC2_4_CSC_FIELD               (_MK_SHIFT_CONST(0x1) << XUSB_CSB_FSPI_PVTPORTSC2_4_CSC_SHIFT)
#define XUSB_CSB_FSPI_PVTPORTSC2_4_CSC_RANGE               17:17
#define XUSB_CSB_FSPI_PVTPORTSC2_4_CSC_WOFFSET             0
#define XUSB_CSB_FSPI_PVTPORTSC2_4_CSC_DEFAULT             (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTSC2_4_CSC_DEFAULT_MASK        (_MK_MASK_CONST(0x1)
#define XUSB_CSB_FSPI_PVTPORTSC2_4_CSC_SW_DEFAULT          (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTSC2_4_CSC_SW_DEFAULT_MASK     (_MK_MASK_CONST(0x1)
#define XUSB_CSB_FSPI_PVTPORTSC2_4_CSC_DISABLED            _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTSC2_4_CSC_ENABLED             _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_FSPI_PVTPORTSC2_4_CSC_CLEAR               _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_FSPI_PVTPORTSC2_4_PEC_SHIFT                _MK_SHIFT_CONST(18)
#define XUSB_CSB_FSPI_PVTPORTSC2_4_PEC_FIELD               (_MK_SHIFT_CONST(0x1) << XUSB_CSB_FSPI_PVTPORTSC2_4_PEC_SHIFT)
#define XUSB_CSB_FSPI_PVTPORTSC2_4_PEC_RANGE               18:18
#define XUSB_CSB_FSPI_PVTPORTSC2_4_PEC_WOFFSET             0
#define XUSB_CSB_FSPI_PVTPORTSC2_4_PEC_DEFAULT             (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTSC2_4_PEC_DEFAULT_MASK        (_MK_MASK_CONST(0x1)
#define XUSB_CSB_FSPI_PVTPORTSC2_4_PEC_SW_DEFAULT          (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTSC2_4_PEC_SW_DEFAULT_MASK     (_MK_MASK_CONST(0x1)
#define XUSB_CSB_FSPI_PVTPORTSC2_4_PEC_DISABLED            _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTSC2_4_PEC_ENABLED             _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_FSPI_PVTPORTSC2_4_PEC_CLEAR               _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_FSPI_PVTPORTSC2_4_OCC_SHIFT                _MK_SHIFT_CONST(20)
#define XUSB_CSB_FSPI_PVTPORTSC2_4_OCC_FIELD               (_MK_SHIFT_CONST(0x1) << XUSB_CSB_FSPI_PVTPORTSC2_4_OCC_SHIFT)
#define XUSB_CSB_FSPI_PVTPORTSC2_4_OCC_RANGE               20:20
#define XUSB_CSB_FSPI_PVTPORTSC2_4_OCC_WOFFSET             0
#define XUSB_CSB_FSPI_PVTPORTSC2_4_OCC_DEFAULT             (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTSC2_4_OCC_DEFAULT_MASK        (_MK_MASK_CONST(0x1)
#define XUSB_CSB_FSPI_PVTPORTSC2_4_OCC_SW_DEFAULT          (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTSC2_4_OCC_SW_DEFAULT_MASK     (_MK_MASK_CONST(0x1)
#define XUSB_CSB_FSPI_PVTPORTSC2_4_OCC_DISABLED            _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTSC2_4_OCC_ENABLED             _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_FSPI_PVTPORTSC2_4_OCC_CLEAR               _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_FSPI_PVTPORTSC2_4_PRC_SHIFT                _MK_SHIFT_CONST(21)
#define XUSB_CSB_FSPI_PVTPORTSC2_4_PRC_FIELD               (_MK_SHIFT_CONST(0x1) << XUSB_CSB_FSPI_PVTPORTSC2_4_PRC_SHIFT)
#define XUSB_CSB_FSPI_PVTPORTSC2_4_PRC_RANGE               21:21
#define XUSB_CSB_FSPI_PVTPORTSC2_4_PRC_WOFFSET             0
#define XUSB_CSB_FSPI_PVTPORTSC2_4_PRC_DEFAULT             (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTSC2_4_PRC_DEFAULT_MASK        (_MK_MASK_CONST(0x1)
#define XUSB_CSB_FSPI_PVTPORTSC2_4_PRC_SW_DEFAULT          (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTSC2_4_PRC_SW_DEFAULT_MASK     (_MK_MASK_CONST(0x1)
#define XUSB_CSB_FSPI_PVTPORTSC2_4_PRC_DISABLED            _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTSC2_4_PRC_ENABLED             _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_FSPI_PVTPORTSC2_4_PRC_CLEAR               _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_FSPI_PVTPORTSC2_4_PLC_SHIFT                _MK_SHIFT_CONST(22)
#define XUSB_CSB_FSPI_PVTPORTSC2_4_PLC_FIELD               (_MK_SHIFT_CONST(0x1) << XUSB_CSB_FSPI_PVTPORTSC2_4_PLC_SHIFT)
#define XUSB_CSB_FSPI_PVTPORTSC2_4_PLC_RANGE               22:22
#define XUSB_CSB_FSPI_PVTPORTSC2_4_PLC_WOFFSET             0
#define XUSB_CSB_FSPI_PVTPORTSC2_4_PLC_DEFAULT             (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTSC2_4_PLC_DEFAULT_MASK        (_MK_MASK_CONST(0x1)
#define XUSB_CSB_FSPI_PVTPORTSC2_4_PLC_SW_DEFAULT          (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTSC2_4_PLC_SW_DEFAULT_MASK     (_MK_MASK_CONST(0x1)
#define XUSB_CSB_FSPI_PVTPORTSC2_4_PLC_DISABLED            _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTSC2_4_PLC_ENABLED             _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_FSPI_PVTPORTSC2_4_PLC_CLEAR               _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_FSPI_PVTPORTSC2_4_WCE_SHIFT                _MK_SHIFT_CONST(25)
#define XUSB_CSB_FSPI_PVTPORTSC2_4_WCE_FIELD               (_MK_SHIFT_CONST(0x1) << XUSB_CSB_FSPI_PVTPORTSC2_4_WCE_SHIFT)
#define XUSB_CSB_FSPI_PVTPORTSC2_4_WCE_RANGE               25:25
#define XUSB_CSB_FSPI_PVTPORTSC2_4_WCE_WOFFSET             0
#define XUSB_CSB_FSPI_PVTPORTSC2_4_WCE_DEFAULT             (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTSC2_4_WCE_DEFAULT_MASK        (_MK_MASK_CONST(0x1)
#define XUSB_CSB_FSPI_PVTPORTSC2_4_WCE_SW_DEFAULT          (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTSC2_4_WCE_SW_DEFAULT_MASK     (_MK_MASK_CONST(0x1)
#define XUSB_CSB_FSPI_PVTPORTSC2_4_WCE_DISABLED            _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTSC2_4_WCE_ENABLED             _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_FSPI_PVTPORTSC2_4_WDE_SHIFT                _MK_SHIFT_CONST(26)
#define XUSB_CSB_FSPI_PVTPORTSC2_4_WDE_FIELD               (_MK_SHIFT_CONST(0x1) << XUSB_CSB_FSPI_PVTPORTSC2_4_WDE_SHIFT)
#define XUSB_CSB_FSPI_PVTPORTSC2_4_WDE_RANGE               26:26
#define XUSB_CSB_FSPI_PVTPORTSC2_4_WDE_WOFFSET             0
#define XUSB_CSB_FSPI_PVTPORTSC2_4_WDE_DEFAULT             (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTSC2_4_WDE_DEFAULT_MASK        (_MK_MASK_CONST(0x1)
#define XUSB_CSB_FSPI_PVTPORTSC2_4_WDE_SW_DEFAULT          (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTSC2_4_WDE_SW_DEFAULT_MASK     (_MK_MASK_CONST(0x1)
#define XUSB_CSB_FSPI_PVTPORTSC2_4_WDE_DISABLED            _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTSC2_4_WDE_ENABLED             _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_FSPI_PVTPORTSC2_5                         _MK_ADDR_CONST(0x117054)
#define XUSB_CSB_FSPI_PVTPORTSC2_5_SECURE                  0
#define XUSB_CSB_FSPI_PVTPORTSC2_5_WORD_COUNT              1
#define XUSB_CSB_FSPI_PVTPORTSC2_5_RESET_VAL               _MK_MASK_CONST(0x0)
#define XUSB_CSB_FSPI_PVTPORTSC2_5_RESET_MASK              _MK_MASK_CONST(0x6778abd)
#define XUSB_CSB_FSPI_PVTPORTSC2_5_SW_DEFAULT_VAL          _MK_MASK_CONST(0x0)
#define XUSB_CSB_FSPI_PVTPORTSC2_5_SW_DEFAULT_MASK         _MK_MASK_CONST(0x6778abd)
#define XUSB_CSB_FSPI_PVTPORTSC2_5_READ_MASK               _MK_MASK_CONST(0x6778abd)
#define XUSB_CSB_FSPI_PVTPORTSC2_5_WRITE_MASK              _MK_MASK_CONST(0x6778abd)
#define XUSB_CSB_FSPI_PVTPORTSC2_5_PLS_INT_ENABLED_SHIFT    _MK_SHIFT_CONST(0)
#define XUSB_CSB_FSPI_PVTPORTSC2_5_PLS_INT_ENABLED_FIELD   (_MK_SHIFT_CONST(0x1) << XUSB_CSB_FSPI_PVTPORTSC2_5_PLS_INT_ENABLED_SHIFT)
#define XUSB_CSB_FSPI_PVTPORTSC2_5_PLS_INT_ENABLED_RANGE   0:0
#define XUSB_CSB_FSPI_PVTPORTSC2_5_PLS_INT_ENABLED_WOFFSET 0
#define XUSB_CSB_FSPI_PVTPORTSC2_5_PLS_INT_ENABLED_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTSC2_5_PLS_INT_ENABLED_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_CSB_FSPI_PVTPORTSC2_5_PLS_INT_ENABLED_SW_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTSC2_5_PLS_INT_ENABLED_SW_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_CSB_FSPI_PVTPORTSC2_5_PLS_INT_ENABLED_DISABLED _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTSC2_5_PLS_INT_ENABLED_ENABLED _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_FSPI_PVTPORTSC2_5_PLS_INT_L1_SUSPEND_SHIFT  _MK_SHIFT_CONST(2)
#define XUSB_CSB_FSPI_PVTPORTSC2_5_PLS_INT_L1_SUSPEND_FIELD (_MK_SHIFT_CONST(0x1) << XUSB_CSB_FSPI_PVTPORTSC2_5_PLS_INT_L1_SUSPEND_SHIFT)
#define XUSB_CSB_FSPI_PVTPORTSC2_5_PLS_INT_L1_SUSPEND_RANGE 2:2
#define XUSB_CSB_FSPI_PVTPORTSC2_5_PLS_INT_L1_SUSPEND_WOFFSET 0
#define XUSB_CSB_FSPI_PVTPORTSC2_5_PLS_INT_L1_SUSPEND_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTSC2_5_PLS_INT_L1_SUSPEND_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_CSB_FSPI_PVTPORTSC2_5_PLS_INT_L1_SUSPEND_SW_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTSC2_5_PLS_INT_L1_SUSPEND_SW_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_CSB_FSPI_PVTPORTSC2_5_PLS_INT_L1_SUSPEND_DISABLED _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTSC2_5_PLS_INT_L1_SUSPEND_ENABLED _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_FSPI_PVTPORTSC2_5_PLS_INT_SUSPEND_SHIFT    _MK_SHIFT_CONST(3)
#define XUSB_CSB_FSPI_PVTPORTSC2_5_PLS_INT_SUSPEND_FIELD   (_MK_SHIFT_CONST(0x1) << XUSB_CSB_FSPI_PVTPORTSC2_5_PLS_INT_SUSPEND_SHIFT)
#define XUSB_CSB_FSPI_PVTPORTSC2_5_PLS_INT_SUSPEND_RANGE   3:3
#define XUSB_CSB_FSPI_PVTPORTSC2_5_PLS_INT_SUSPEND_WOFFSET 0
#define XUSB_CSB_FSPI_PVTPORTSC2_5_PLS_INT_SUSPEND_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTSC2_5_PLS_INT_SUSPEND_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_CSB_FSPI_PVTPORTSC2_5_PLS_INT_SUSPEND_SW_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTSC2_5_PLS_INT_SUSPEND_SW_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_CSB_FSPI_PVTPORTSC2_5_PLS_INT_SUSPEND_DISABLED _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTSC2_5_PLS_INT_SUSPEND_ENABLED _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_FSPI_PVTPORTSC2_5_PLS_INT_POWER_OFF_SHIFT  _MK_SHIFT_CONST(4)
#define XUSB_CSB_FSPI_PVTPORTSC2_5_PLS_INT_POWER_OFF_FIELD (_MK_SHIFT_CONST(0x1) << XUSB_CSB_FSPI_PVTPORTSC2_5_PLS_INT_POWER_OFF_SHIFT)
#define XUSB_CSB_FSPI_PVTPORTSC2_5_PLS_INT_POWER_OFF_RANGE 4:4
#define XUSB_CSB_FSPI_PVTPORTSC2_5_PLS_INT_POWER_OFF_WOFFSET 0
#define XUSB_CSB_FSPI_PVTPORTSC2_5_PLS_INT_POWER_OFF_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTSC2_5_PLS_INT_POWER_OFF_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_CSB_FSPI_PVTPORTSC2_5_PLS_INT_POWER_OFF_SW_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTSC2_5_PLS_INT_POWER_OFF_SW_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_CSB_FSPI_PVTPORTSC2_5_PLS_INT_POWER_OFF_DISABLED _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTSC2_5_PLS_INT_POWER_OFF_ENABLED _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_FSPI_PVTPORTSC2_5_PLS_INT_DISCONNECTED_SHIFT  _MK_SHIFT_CONST(5)
#define XUSB_CSB_FSPI_PVTPORTSC2_5_PLS_INT_DISCONNECTED_FIELD (_MK_SHIFT_CONST(0x1) << XUSB_CSB_FSPI_PVTPORTSC2_5_PLS_INT_DISCONNECTED_SHIFT)
#define XUSB_CSB_FSPI_PVTPORTSC2_5_PLS_INT_DISCONNECTED_RANGE 5:5
#define XUSB_CSB_FSPI_PVTPORTSC2_5_PLS_INT_DISCONNECTED_WOFFSET 0
#define XUSB_CSB_FSPI_PVTPORTSC2_5_PLS_INT_DISCONNECTED_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTSC2_5_PLS_INT_DISCONNECTED_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_CSB_FSPI_PVTPORTSC2_5_PLS_INT_DISCONNECTED_SW_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTSC2_5_PLS_INT_DISCONNECTED_SW_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_CSB_FSPI_PVTPORTSC2_5_PLS_INT_DISCONNECTED_DISABLED _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTSC2_5_PLS_INT_DISCONNECTED_ENABLED _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_FSPI_PVTPORTSC2_5_PLS_INT_DISABLED_SHIFT   _MK_SHIFT_CONST(7)
#define XUSB_CSB_FSPI_PVTPORTSC2_5_PLS_INT_DISABLED_FIELD  (_MK_SHIFT_CONST(0x1) << XUSB_CSB_FSPI_PVTPORTSC2_5_PLS_INT_DISABLED_SHIFT)
#define XUSB_CSB_FSPI_PVTPORTSC2_5_PLS_INT_DISABLED_RANGE  7:7
#define XUSB_CSB_FSPI_PVTPORTSC2_5_PLS_INT_DISABLED_WOFFSET 0
#define XUSB_CSB_FSPI_PVTPORTSC2_5_PLS_INT_DISABLED_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTSC2_5_PLS_INT_DISABLED_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_CSB_FSPI_PVTPORTSC2_5_PLS_INT_DISABLED_SW_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTSC2_5_PLS_INT_DISABLED_SW_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_CSB_FSPI_PVTPORTSC2_5_PLS_INT_DISABLED_DISABLED _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTSC2_5_PLS_INT_DISABLED_ENABLED _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_FSPI_PVTPORTSC2_5_PLS_INT_RESET_SHIFT      _MK_SHIFT_CONST(9)
#define XUSB_CSB_FSPI_PVTPORTSC2_5_PLS_INT_RESET_FIELD     (_MK_SHIFT_CONST(0x1) << XUSB_CSB_FSPI_PVTPORTSC2_5_PLS_INT_RESET_SHIFT)
#define XUSB_CSB_FSPI_PVTPORTSC2_5_PLS_INT_RESET_RANGE     9:9
#define XUSB_CSB_FSPI_PVTPORTSC2_5_PLS_INT_RESET_WOFFSET   0
#define XUSB_CSB_FSPI_PVTPORTSC2_5_PLS_INT_RESET_DEFAULT   (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTSC2_5_PLS_INT_RESET_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_CSB_FSPI_PVTPORTSC2_5_PLS_INT_RESET_SW_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTSC2_5_PLS_INT_RESET_SW_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_CSB_FSPI_PVTPORTSC2_5_PLS_INT_RESET_DISABLED  _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTSC2_5_PLS_INT_RESET_ENABLED   _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_FSPI_PVTPORTSC2_5_PLS_INT_TESTMODE_SHIFT   _MK_SHIFT_CONST(11)
#define XUSB_CSB_FSPI_PVTPORTSC2_5_PLS_INT_TESTMODE_FIELD  (_MK_SHIFT_CONST(0x1) << XUSB_CSB_FSPI_PVTPORTSC2_5_PLS_INT_TESTMODE_SHIFT)
#define XUSB_CSB_FSPI_PVTPORTSC2_5_PLS_INT_TESTMODE_RANGE  11:11
#define XUSB_CSB_FSPI_PVTPORTSC2_5_PLS_INT_TESTMODE_WOFFSET 0
#define XUSB_CSB_FSPI_PVTPORTSC2_5_PLS_INT_TESTMODE_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTSC2_5_PLS_INT_TESTMODE_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_CSB_FSPI_PVTPORTSC2_5_PLS_INT_TESTMODE_SW_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTSC2_5_PLS_INT_TESTMODE_SW_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_CSB_FSPI_PVTPORTSC2_5_PLS_INT_TESTMODE_DISABLED _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTSC2_5_PLS_INT_TESTMODE_ENABLED _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_FSPI_PVTPORTSC2_5_PLS_INT_RESUME_SHIFT     _MK_SHIFT_CONST(15)
#define XUSB_CSB_FSPI_PVTPORTSC2_5_PLS_INT_RESUME_FIELD    (_MK_SHIFT_CONST(0x1) << XUSB_CSB_FSPI_PVTPORTSC2_5_PLS_INT_RESUME_SHIFT)
#define XUSB_CSB_FSPI_PVTPORTSC2_5_PLS_INT_RESUME_RANGE    15:15
#define XUSB_CSB_FSPI_PVTPORTSC2_5_PLS_INT_RESUME_WOFFSET  0
#define XUSB_CSB_FSPI_PVTPORTSC2_5_PLS_INT_RESUME_DEFAULT  (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTSC2_5_PLS_INT_RESUME_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_CSB_FSPI_PVTPORTSC2_5_PLS_INT_RESUME_SW_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTSC2_5_PLS_INT_RESUME_SW_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_CSB_FSPI_PVTPORTSC2_5_PLS_INT_RESUME_DISABLED _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTSC2_5_PLS_INT_RESUME_ENABLED  _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_FSPI_PVTPORTSC2_5_PLSC_SHIFT               _MK_SHIFT_CONST(16)
#define XUSB_CSB_FSPI_PVTPORTSC2_5_PLSC_FIELD              (_MK_SHIFT_CONST(0x1) << XUSB_CSB_FSPI_PVTPORTSC2_5_PLSC_SHIFT)
#define XUSB_CSB_FSPI_PVTPORTSC2_5_PLSC_RANGE              16:16
#define XUSB_CSB_FSPI_PVTPORTSC2_5_PLSC_WOFFSET            0
#define XUSB_CSB_FSPI_PVTPORTSC2_5_PLSC_DEFAULT            (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTSC2_5_PLSC_DEFAULT_MASK       (_MK_MASK_CONST(0x1)
#define XUSB_CSB_FSPI_PVTPORTSC2_5_PLSC_SW_DEFAULT         (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTSC2_5_PLSC_SW_DEFAULT_MASK    (_MK_MASK_CONST(0x1)
#define XUSB_CSB_FSPI_PVTPORTSC2_5_PLSC_DISABLED           _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTSC2_5_PLSC_ENABLED            _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_FSPI_PVTPORTSC2_5_PLSC_CLEAR              _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_FSPI_PVTPORTSC2_5_CSC_SHIFT                _MK_SHIFT_CONST(17)
#define XUSB_CSB_FSPI_PVTPORTSC2_5_CSC_FIELD               (_MK_SHIFT_CONST(0x1) << XUSB_CSB_FSPI_PVTPORTSC2_5_CSC_SHIFT)
#define XUSB_CSB_FSPI_PVTPORTSC2_5_CSC_RANGE               17:17
#define XUSB_CSB_FSPI_PVTPORTSC2_5_CSC_WOFFSET             0
#define XUSB_CSB_FSPI_PVTPORTSC2_5_CSC_DEFAULT             (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTSC2_5_CSC_DEFAULT_MASK        (_MK_MASK_CONST(0x1)
#define XUSB_CSB_FSPI_PVTPORTSC2_5_CSC_SW_DEFAULT          (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTSC2_5_CSC_SW_DEFAULT_MASK     (_MK_MASK_CONST(0x1)
#define XUSB_CSB_FSPI_PVTPORTSC2_5_CSC_DISABLED            _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTSC2_5_CSC_ENABLED             _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_FSPI_PVTPORTSC2_5_CSC_CLEAR               _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_FSPI_PVTPORTSC2_5_PEC_SHIFT                _MK_SHIFT_CONST(18)
#define XUSB_CSB_FSPI_PVTPORTSC2_5_PEC_FIELD               (_MK_SHIFT_CONST(0x1) << XUSB_CSB_FSPI_PVTPORTSC2_5_PEC_SHIFT)
#define XUSB_CSB_FSPI_PVTPORTSC2_5_PEC_RANGE               18:18
#define XUSB_CSB_FSPI_PVTPORTSC2_5_PEC_WOFFSET             0
#define XUSB_CSB_FSPI_PVTPORTSC2_5_PEC_DEFAULT             (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTSC2_5_PEC_DEFAULT_MASK        (_MK_MASK_CONST(0x1)
#define XUSB_CSB_FSPI_PVTPORTSC2_5_PEC_SW_DEFAULT          (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTSC2_5_PEC_SW_DEFAULT_MASK     (_MK_MASK_CONST(0x1)
#define XUSB_CSB_FSPI_PVTPORTSC2_5_PEC_DISABLED            _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTSC2_5_PEC_ENABLED             _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_FSPI_PVTPORTSC2_5_PEC_CLEAR               _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_FSPI_PVTPORTSC2_5_OCC_SHIFT                _MK_SHIFT_CONST(20)
#define XUSB_CSB_FSPI_PVTPORTSC2_5_OCC_FIELD               (_MK_SHIFT_CONST(0x1) << XUSB_CSB_FSPI_PVTPORTSC2_5_OCC_SHIFT)
#define XUSB_CSB_FSPI_PVTPORTSC2_5_OCC_RANGE               20:20
#define XUSB_CSB_FSPI_PVTPORTSC2_5_OCC_WOFFSET             0
#define XUSB_CSB_FSPI_PVTPORTSC2_5_OCC_DEFAULT             (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTSC2_5_OCC_DEFAULT_MASK        (_MK_MASK_CONST(0x1)
#define XUSB_CSB_FSPI_PVTPORTSC2_5_OCC_SW_DEFAULT          (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTSC2_5_OCC_SW_DEFAULT_MASK     (_MK_MASK_CONST(0x1)
#define XUSB_CSB_FSPI_PVTPORTSC2_5_OCC_DISABLED            _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTSC2_5_OCC_ENABLED             _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_FSPI_PVTPORTSC2_5_OCC_CLEAR               _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_FSPI_PVTPORTSC2_5_PRC_SHIFT                _MK_SHIFT_CONST(21)
#define XUSB_CSB_FSPI_PVTPORTSC2_5_PRC_FIELD               (_MK_SHIFT_CONST(0x1) << XUSB_CSB_FSPI_PVTPORTSC2_5_PRC_SHIFT)
#define XUSB_CSB_FSPI_PVTPORTSC2_5_PRC_RANGE               21:21
#define XUSB_CSB_FSPI_PVTPORTSC2_5_PRC_WOFFSET             0
#define XUSB_CSB_FSPI_PVTPORTSC2_5_PRC_DEFAULT             (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTSC2_5_PRC_DEFAULT_MASK        (_MK_MASK_CONST(0x1)
#define XUSB_CSB_FSPI_PVTPORTSC2_5_PRC_SW_DEFAULT          (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTSC2_5_PRC_SW_DEFAULT_MASK     (_MK_MASK_CONST(0x1)
#define XUSB_CSB_FSPI_PVTPORTSC2_5_PRC_DISABLED            _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTSC2_5_PRC_ENABLED             _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_FSPI_PVTPORTSC2_5_PRC_CLEAR               _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_FSPI_PVTPORTSC2_5_PLC_SHIFT                _MK_SHIFT_CONST(22)
#define XUSB_CSB_FSPI_PVTPORTSC2_5_PLC_FIELD               (_MK_SHIFT_CONST(0x1) << XUSB_CSB_FSPI_PVTPORTSC2_5_PLC_SHIFT)
#define XUSB_CSB_FSPI_PVTPORTSC2_5_PLC_RANGE               22:22
#define XUSB_CSB_FSPI_PVTPORTSC2_5_PLC_WOFFSET             0
#define XUSB_CSB_FSPI_PVTPORTSC2_5_PLC_DEFAULT             (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTSC2_5_PLC_DEFAULT_MASK        (_MK_MASK_CONST(0x1)
#define XUSB_CSB_FSPI_PVTPORTSC2_5_PLC_SW_DEFAULT          (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTSC2_5_PLC_SW_DEFAULT_MASK     (_MK_MASK_CONST(0x1)
#define XUSB_CSB_FSPI_PVTPORTSC2_5_PLC_DISABLED            _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTSC2_5_PLC_ENABLED             _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_FSPI_PVTPORTSC2_5_PLC_CLEAR               _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_FSPI_PVTPORTSC2_5_WCE_SHIFT                _MK_SHIFT_CONST(25)
#define XUSB_CSB_FSPI_PVTPORTSC2_5_WCE_FIELD               (_MK_SHIFT_CONST(0x1) << XUSB_CSB_FSPI_PVTPORTSC2_5_WCE_SHIFT)
#define XUSB_CSB_FSPI_PVTPORTSC2_5_WCE_RANGE               25:25
#define XUSB_CSB_FSPI_PVTPORTSC2_5_WCE_WOFFSET             0
#define XUSB_CSB_FSPI_PVTPORTSC2_5_WCE_DEFAULT             (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTSC2_5_WCE_DEFAULT_MASK        (_MK_MASK_CONST(0x1)
#define XUSB_CSB_FSPI_PVTPORTSC2_5_WCE_SW_DEFAULT          (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTSC2_5_WCE_SW_DEFAULT_MASK     (_MK_MASK_CONST(0x1)
#define XUSB_CSB_FSPI_PVTPORTSC2_5_WCE_DISABLED            _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTSC2_5_WCE_ENABLED             _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_FSPI_PVTPORTSC2_5_WDE_SHIFT                _MK_SHIFT_CONST(26)
#define XUSB_CSB_FSPI_PVTPORTSC2_5_WDE_FIELD               (_MK_SHIFT_CONST(0x1) << XUSB_CSB_FSPI_PVTPORTSC2_5_WDE_SHIFT)
#define XUSB_CSB_FSPI_PVTPORTSC2_5_WDE_RANGE               26:26
#define XUSB_CSB_FSPI_PVTPORTSC2_5_WDE_WOFFSET             0
#define XUSB_CSB_FSPI_PVTPORTSC2_5_WDE_DEFAULT             (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTSC2_5_WDE_DEFAULT_MASK        (_MK_MASK_CONST(0x1)
#define XUSB_CSB_FSPI_PVTPORTSC2_5_WDE_SW_DEFAULT          (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTSC2_5_WDE_SW_DEFAULT_MASK     (_MK_MASK_CONST(0x1)
#define XUSB_CSB_FSPI_PVTPORTSC2_5_WDE_DISABLED            _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTSC2_5_WDE_ENABLED             _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_FSPI_PVTPORTSC2_6                         _MK_ADDR_CONST(0x117064)
#define XUSB_CSB_FSPI_PVTPORTSC2_6_SECURE                  0
#define XUSB_CSB_FSPI_PVTPORTSC2_6_WORD_COUNT              1
#define XUSB_CSB_FSPI_PVTPORTSC2_6_RESET_VAL               _MK_MASK_CONST(0x0)
#define XUSB_CSB_FSPI_PVTPORTSC2_6_RESET_MASK              _MK_MASK_CONST(0x6778abd)
#define XUSB_CSB_FSPI_PVTPORTSC2_6_SW_DEFAULT_VAL          _MK_MASK_CONST(0x0)
#define XUSB_CSB_FSPI_PVTPORTSC2_6_SW_DEFAULT_MASK         _MK_MASK_CONST(0x6778abd)
#define XUSB_CSB_FSPI_PVTPORTSC2_6_READ_MASK               _MK_MASK_CONST(0x6778abd)
#define XUSB_CSB_FSPI_PVTPORTSC2_6_WRITE_MASK              _MK_MASK_CONST(0x6778abd)
#define XUSB_CSB_FSPI_PVTPORTSC2_6_PLS_INT_ENABLED_SHIFT    _MK_SHIFT_CONST(0)
#define XUSB_CSB_FSPI_PVTPORTSC2_6_PLS_INT_ENABLED_FIELD   (_MK_SHIFT_CONST(0x1) << XUSB_CSB_FSPI_PVTPORTSC2_6_PLS_INT_ENABLED_SHIFT)
#define XUSB_CSB_FSPI_PVTPORTSC2_6_PLS_INT_ENABLED_RANGE   0:0
#define XUSB_CSB_FSPI_PVTPORTSC2_6_PLS_INT_ENABLED_WOFFSET 0
#define XUSB_CSB_FSPI_PVTPORTSC2_6_PLS_INT_ENABLED_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTSC2_6_PLS_INT_ENABLED_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_CSB_FSPI_PVTPORTSC2_6_PLS_INT_ENABLED_SW_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTSC2_6_PLS_INT_ENABLED_SW_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_CSB_FSPI_PVTPORTSC2_6_PLS_INT_ENABLED_DISABLED _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTSC2_6_PLS_INT_ENABLED_ENABLED _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_FSPI_PVTPORTSC2_6_PLS_INT_L1_SUSPEND_SHIFT  _MK_SHIFT_CONST(2)
#define XUSB_CSB_FSPI_PVTPORTSC2_6_PLS_INT_L1_SUSPEND_FIELD (_MK_SHIFT_CONST(0x1) << XUSB_CSB_FSPI_PVTPORTSC2_6_PLS_INT_L1_SUSPEND_SHIFT)
#define XUSB_CSB_FSPI_PVTPORTSC2_6_PLS_INT_L1_SUSPEND_RANGE 2:2
#define XUSB_CSB_FSPI_PVTPORTSC2_6_PLS_INT_L1_SUSPEND_WOFFSET 0
#define XUSB_CSB_FSPI_PVTPORTSC2_6_PLS_INT_L1_SUSPEND_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTSC2_6_PLS_INT_L1_SUSPEND_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_CSB_FSPI_PVTPORTSC2_6_PLS_INT_L1_SUSPEND_SW_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTSC2_6_PLS_INT_L1_SUSPEND_SW_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_CSB_FSPI_PVTPORTSC2_6_PLS_INT_L1_SUSPEND_DISABLED _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTSC2_6_PLS_INT_L1_SUSPEND_ENABLED _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_FSPI_PVTPORTSC2_6_PLS_INT_SUSPEND_SHIFT    _MK_SHIFT_CONST(3)
#define XUSB_CSB_FSPI_PVTPORTSC2_6_PLS_INT_SUSPEND_FIELD   (_MK_SHIFT_CONST(0x1) << XUSB_CSB_FSPI_PVTPORTSC2_6_PLS_INT_SUSPEND_SHIFT)
#define XUSB_CSB_FSPI_PVTPORTSC2_6_PLS_INT_SUSPEND_RANGE   3:3
#define XUSB_CSB_FSPI_PVTPORTSC2_6_PLS_INT_SUSPEND_WOFFSET 0
#define XUSB_CSB_FSPI_PVTPORTSC2_6_PLS_INT_SUSPEND_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTSC2_6_PLS_INT_SUSPEND_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_CSB_FSPI_PVTPORTSC2_6_PLS_INT_SUSPEND_SW_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTSC2_6_PLS_INT_SUSPEND_SW_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_CSB_FSPI_PVTPORTSC2_6_PLS_INT_SUSPEND_DISABLED _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTSC2_6_PLS_INT_SUSPEND_ENABLED _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_FSPI_PVTPORTSC2_6_PLS_INT_POWER_OFF_SHIFT  _MK_SHIFT_CONST(4)
#define XUSB_CSB_FSPI_PVTPORTSC2_6_PLS_INT_POWER_OFF_FIELD (_MK_SHIFT_CONST(0x1) << XUSB_CSB_FSPI_PVTPORTSC2_6_PLS_INT_POWER_OFF_SHIFT)
#define XUSB_CSB_FSPI_PVTPORTSC2_6_PLS_INT_POWER_OFF_RANGE 4:4
#define XUSB_CSB_FSPI_PVTPORTSC2_6_PLS_INT_POWER_OFF_WOFFSET 0
#define XUSB_CSB_FSPI_PVTPORTSC2_6_PLS_INT_POWER_OFF_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTSC2_6_PLS_INT_POWER_OFF_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_CSB_FSPI_PVTPORTSC2_6_PLS_INT_POWER_OFF_SW_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTSC2_6_PLS_INT_POWER_OFF_SW_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_CSB_FSPI_PVTPORTSC2_6_PLS_INT_POWER_OFF_DISABLED _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTSC2_6_PLS_INT_POWER_OFF_ENABLED _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_FSPI_PVTPORTSC2_6_PLS_INT_DISCONNECTED_SHIFT  _MK_SHIFT_CONST(5)
#define XUSB_CSB_FSPI_PVTPORTSC2_6_PLS_INT_DISCONNECTED_FIELD (_MK_SHIFT_CONST(0x1) << XUSB_CSB_FSPI_PVTPORTSC2_6_PLS_INT_DISCONNECTED_SHIFT)
#define XUSB_CSB_FSPI_PVTPORTSC2_6_PLS_INT_DISCONNECTED_RANGE 5:5
#define XUSB_CSB_FSPI_PVTPORTSC2_6_PLS_INT_DISCONNECTED_WOFFSET 0
#define XUSB_CSB_FSPI_PVTPORTSC2_6_PLS_INT_DISCONNECTED_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTSC2_6_PLS_INT_DISCONNECTED_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_CSB_FSPI_PVTPORTSC2_6_PLS_INT_DISCONNECTED_SW_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTSC2_6_PLS_INT_DISCONNECTED_SW_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_CSB_FSPI_PVTPORTSC2_6_PLS_INT_DISCONNECTED_DISABLED _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTSC2_6_PLS_INT_DISCONNECTED_ENABLED _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_FSPI_PVTPORTSC2_6_PLS_INT_DISABLED_SHIFT   _MK_SHIFT_CONST(7)
#define XUSB_CSB_FSPI_PVTPORTSC2_6_PLS_INT_DISABLED_FIELD  (_MK_SHIFT_CONST(0x1) << XUSB_CSB_FSPI_PVTPORTSC2_6_PLS_INT_DISABLED_SHIFT)
#define XUSB_CSB_FSPI_PVTPORTSC2_6_PLS_INT_DISABLED_RANGE  7:7
#define XUSB_CSB_FSPI_PVTPORTSC2_6_PLS_INT_DISABLED_WOFFSET 0
#define XUSB_CSB_FSPI_PVTPORTSC2_6_PLS_INT_DISABLED_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTSC2_6_PLS_INT_DISABLED_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_CSB_FSPI_PVTPORTSC2_6_PLS_INT_DISABLED_SW_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTSC2_6_PLS_INT_DISABLED_SW_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_CSB_FSPI_PVTPORTSC2_6_PLS_INT_DISABLED_DISABLED _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTSC2_6_PLS_INT_DISABLED_ENABLED _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_FSPI_PVTPORTSC2_6_PLS_INT_RESET_SHIFT      _MK_SHIFT_CONST(9)
#define XUSB_CSB_FSPI_PVTPORTSC2_6_PLS_INT_RESET_FIELD     (_MK_SHIFT_CONST(0x1) << XUSB_CSB_FSPI_PVTPORTSC2_6_PLS_INT_RESET_SHIFT)
#define XUSB_CSB_FSPI_PVTPORTSC2_6_PLS_INT_RESET_RANGE     9:9
#define XUSB_CSB_FSPI_PVTPORTSC2_6_PLS_INT_RESET_WOFFSET   0
#define XUSB_CSB_FSPI_PVTPORTSC2_6_PLS_INT_RESET_DEFAULT   (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTSC2_6_PLS_INT_RESET_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_CSB_FSPI_PVTPORTSC2_6_PLS_INT_RESET_SW_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTSC2_6_PLS_INT_RESET_SW_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_CSB_FSPI_PVTPORTSC2_6_PLS_INT_RESET_DISABLED  _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTSC2_6_PLS_INT_RESET_ENABLED   _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_FSPI_PVTPORTSC2_6_PLS_INT_TESTMODE_SHIFT   _MK_SHIFT_CONST(11)
#define XUSB_CSB_FSPI_PVTPORTSC2_6_PLS_INT_TESTMODE_FIELD  (_MK_SHIFT_CONST(0x1) << XUSB_CSB_FSPI_PVTPORTSC2_6_PLS_INT_TESTMODE_SHIFT)
#define XUSB_CSB_FSPI_PVTPORTSC2_6_PLS_INT_TESTMODE_RANGE  11:11
#define XUSB_CSB_FSPI_PVTPORTSC2_6_PLS_INT_TESTMODE_WOFFSET 0
#define XUSB_CSB_FSPI_PVTPORTSC2_6_PLS_INT_TESTMODE_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTSC2_6_PLS_INT_TESTMODE_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_CSB_FSPI_PVTPORTSC2_6_PLS_INT_TESTMODE_SW_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTSC2_6_PLS_INT_TESTMODE_SW_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_CSB_FSPI_PVTPORTSC2_6_PLS_INT_TESTMODE_DISABLED _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTSC2_6_PLS_INT_TESTMODE_ENABLED _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_FSPI_PVTPORTSC2_6_PLS_INT_RESUME_SHIFT     _MK_SHIFT_CONST(15)
#define XUSB_CSB_FSPI_PVTPORTSC2_6_PLS_INT_RESUME_FIELD    (_MK_SHIFT_CONST(0x1) << XUSB_CSB_FSPI_PVTPORTSC2_6_PLS_INT_RESUME_SHIFT)
#define XUSB_CSB_FSPI_PVTPORTSC2_6_PLS_INT_RESUME_RANGE    15:15
#define XUSB_CSB_FSPI_PVTPORTSC2_6_PLS_INT_RESUME_WOFFSET  0
#define XUSB_CSB_FSPI_PVTPORTSC2_6_PLS_INT_RESUME_DEFAULT  (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTSC2_6_PLS_INT_RESUME_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_CSB_FSPI_PVTPORTSC2_6_PLS_INT_RESUME_SW_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTSC2_6_PLS_INT_RESUME_SW_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_CSB_FSPI_PVTPORTSC2_6_PLS_INT_RESUME_DISABLED _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTSC2_6_PLS_INT_RESUME_ENABLED  _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_FSPI_PVTPORTSC2_6_PLSC_SHIFT               _MK_SHIFT_CONST(16)
#define XUSB_CSB_FSPI_PVTPORTSC2_6_PLSC_FIELD              (_MK_SHIFT_CONST(0x1) << XUSB_CSB_FSPI_PVTPORTSC2_6_PLSC_SHIFT)
#define XUSB_CSB_FSPI_PVTPORTSC2_6_PLSC_RANGE              16:16
#define XUSB_CSB_FSPI_PVTPORTSC2_6_PLSC_WOFFSET            0
#define XUSB_CSB_FSPI_PVTPORTSC2_6_PLSC_DEFAULT            (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTSC2_6_PLSC_DEFAULT_MASK       (_MK_MASK_CONST(0x1)
#define XUSB_CSB_FSPI_PVTPORTSC2_6_PLSC_SW_DEFAULT         (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTSC2_6_PLSC_SW_DEFAULT_MASK    (_MK_MASK_CONST(0x1)
#define XUSB_CSB_FSPI_PVTPORTSC2_6_PLSC_DISABLED           _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTSC2_6_PLSC_ENABLED            _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_FSPI_PVTPORTSC2_6_PLSC_CLEAR              _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_FSPI_PVTPORTSC2_6_CSC_SHIFT                _MK_SHIFT_CONST(17)
#define XUSB_CSB_FSPI_PVTPORTSC2_6_CSC_FIELD               (_MK_SHIFT_CONST(0x1) << XUSB_CSB_FSPI_PVTPORTSC2_6_CSC_SHIFT)
#define XUSB_CSB_FSPI_PVTPORTSC2_6_CSC_RANGE               17:17
#define XUSB_CSB_FSPI_PVTPORTSC2_6_CSC_WOFFSET             0
#define XUSB_CSB_FSPI_PVTPORTSC2_6_CSC_DEFAULT             (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTSC2_6_CSC_DEFAULT_MASK        (_MK_MASK_CONST(0x1)
#define XUSB_CSB_FSPI_PVTPORTSC2_6_CSC_SW_DEFAULT          (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTSC2_6_CSC_SW_DEFAULT_MASK     (_MK_MASK_CONST(0x1)
#define XUSB_CSB_FSPI_PVTPORTSC2_6_CSC_DISABLED            _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTSC2_6_CSC_ENABLED             _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_FSPI_PVTPORTSC2_6_CSC_CLEAR               _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_FSPI_PVTPORTSC2_6_PEC_SHIFT                _MK_SHIFT_CONST(18)
#define XUSB_CSB_FSPI_PVTPORTSC2_6_PEC_FIELD               (_MK_SHIFT_CONST(0x1) << XUSB_CSB_FSPI_PVTPORTSC2_6_PEC_SHIFT)
#define XUSB_CSB_FSPI_PVTPORTSC2_6_PEC_RANGE               18:18
#define XUSB_CSB_FSPI_PVTPORTSC2_6_PEC_WOFFSET             0
#define XUSB_CSB_FSPI_PVTPORTSC2_6_PEC_DEFAULT             (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTSC2_6_PEC_DEFAULT_MASK        (_MK_MASK_CONST(0x1)
#define XUSB_CSB_FSPI_PVTPORTSC2_6_PEC_SW_DEFAULT          (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTSC2_6_PEC_SW_DEFAULT_MASK     (_MK_MASK_CONST(0x1)
#define XUSB_CSB_FSPI_PVTPORTSC2_6_PEC_DISABLED            _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTSC2_6_PEC_ENABLED             _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_FSPI_PVTPORTSC2_6_PEC_CLEAR               _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_FSPI_PVTPORTSC2_6_OCC_SHIFT                _MK_SHIFT_CONST(20)
#define XUSB_CSB_FSPI_PVTPORTSC2_6_OCC_FIELD               (_MK_SHIFT_CONST(0x1) << XUSB_CSB_FSPI_PVTPORTSC2_6_OCC_SHIFT)
#define XUSB_CSB_FSPI_PVTPORTSC2_6_OCC_RANGE               20:20
#define XUSB_CSB_FSPI_PVTPORTSC2_6_OCC_WOFFSET             0
#define XUSB_CSB_FSPI_PVTPORTSC2_6_OCC_DEFAULT             (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTSC2_6_OCC_DEFAULT_MASK        (_MK_MASK_CONST(0x1)
#define XUSB_CSB_FSPI_PVTPORTSC2_6_OCC_SW_DEFAULT          (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTSC2_6_OCC_SW_DEFAULT_MASK     (_MK_MASK_CONST(0x1)
#define XUSB_CSB_FSPI_PVTPORTSC2_6_OCC_DISABLED            _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTSC2_6_OCC_ENABLED             _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_FSPI_PVTPORTSC2_6_OCC_CLEAR               _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_FSPI_PVTPORTSC2_6_PRC_SHIFT                _MK_SHIFT_CONST(21)
#define XUSB_CSB_FSPI_PVTPORTSC2_6_PRC_FIELD               (_MK_SHIFT_CONST(0x1) << XUSB_CSB_FSPI_PVTPORTSC2_6_PRC_SHIFT)
#define XUSB_CSB_FSPI_PVTPORTSC2_6_PRC_RANGE               21:21
#define XUSB_CSB_FSPI_PVTPORTSC2_6_PRC_WOFFSET             0
#define XUSB_CSB_FSPI_PVTPORTSC2_6_PRC_DEFAULT             (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTSC2_6_PRC_DEFAULT_MASK        (_MK_MASK_CONST(0x1)
#define XUSB_CSB_FSPI_PVTPORTSC2_6_PRC_SW_DEFAULT          (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTSC2_6_PRC_SW_DEFAULT_MASK     (_MK_MASK_CONST(0x1)
#define XUSB_CSB_FSPI_PVTPORTSC2_6_PRC_DISABLED            _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTSC2_6_PRC_ENABLED             _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_FSPI_PVTPORTSC2_6_PRC_CLEAR               _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_FSPI_PVTPORTSC2_6_PLC_SHIFT                _MK_SHIFT_CONST(22)
#define XUSB_CSB_FSPI_PVTPORTSC2_6_PLC_FIELD               (_MK_SHIFT_CONST(0x1) << XUSB_CSB_FSPI_PVTPORTSC2_6_PLC_SHIFT)
#define XUSB_CSB_FSPI_PVTPORTSC2_6_PLC_RANGE               22:22
#define XUSB_CSB_FSPI_PVTPORTSC2_6_PLC_WOFFSET             0
#define XUSB_CSB_FSPI_PVTPORTSC2_6_PLC_DEFAULT             (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTSC2_6_PLC_DEFAULT_MASK        (_MK_MASK_CONST(0x1)
#define XUSB_CSB_FSPI_PVTPORTSC2_6_PLC_SW_DEFAULT          (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTSC2_6_PLC_SW_DEFAULT_MASK     (_MK_MASK_CONST(0x1)
#define XUSB_CSB_FSPI_PVTPORTSC2_6_PLC_DISABLED            _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTSC2_6_PLC_ENABLED             _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_FSPI_PVTPORTSC2_6_PLC_CLEAR               _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_FSPI_PVTPORTSC2_6_WCE_SHIFT                _MK_SHIFT_CONST(25)
#define XUSB_CSB_FSPI_PVTPORTSC2_6_WCE_FIELD               (_MK_SHIFT_CONST(0x1) << XUSB_CSB_FSPI_PVTPORTSC2_6_WCE_SHIFT)
#define XUSB_CSB_FSPI_PVTPORTSC2_6_WCE_RANGE               25:25
#define XUSB_CSB_FSPI_PVTPORTSC2_6_WCE_WOFFSET             0
#define XUSB_CSB_FSPI_PVTPORTSC2_6_WCE_DEFAULT             (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTSC2_6_WCE_DEFAULT_MASK        (_MK_MASK_CONST(0x1)
#define XUSB_CSB_FSPI_PVTPORTSC2_6_WCE_SW_DEFAULT          (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTSC2_6_WCE_SW_DEFAULT_MASK     (_MK_MASK_CONST(0x1)
#define XUSB_CSB_FSPI_PVTPORTSC2_6_WCE_DISABLED            _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTSC2_6_WCE_ENABLED             _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_FSPI_PVTPORTSC2_6_WDE_SHIFT                _MK_SHIFT_CONST(26)
#define XUSB_CSB_FSPI_PVTPORTSC2_6_WDE_FIELD               (_MK_SHIFT_CONST(0x1) << XUSB_CSB_FSPI_PVTPORTSC2_6_WDE_SHIFT)
#define XUSB_CSB_FSPI_PVTPORTSC2_6_WDE_RANGE               26:26
#define XUSB_CSB_FSPI_PVTPORTSC2_6_WDE_WOFFSET             0
#define XUSB_CSB_FSPI_PVTPORTSC2_6_WDE_DEFAULT             (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTSC2_6_WDE_DEFAULT_MASK        (_MK_MASK_CONST(0x1)
#define XUSB_CSB_FSPI_PVTPORTSC2_6_WDE_SW_DEFAULT          (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTSC2_6_WDE_SW_DEFAULT_MASK     (_MK_MASK_CONST(0x1)
#define XUSB_CSB_FSPI_PVTPORTSC2_6_WDE_DISABLED            _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTSC2_6_WDE_ENABLED             _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_FSPI_PVTPORTSC2_7                         _MK_ADDR_CONST(0x117074)
#define XUSB_CSB_FSPI_PVTPORTSC2_7_SECURE                  0
#define XUSB_CSB_FSPI_PVTPORTSC2_7_WORD_COUNT              1
#define XUSB_CSB_FSPI_PVTPORTSC2_7_RESET_VAL               _MK_MASK_CONST(0x0)
#define XUSB_CSB_FSPI_PVTPORTSC2_7_RESET_MASK              _MK_MASK_CONST(0x6778abd)
#define XUSB_CSB_FSPI_PVTPORTSC2_7_SW_DEFAULT_VAL          _MK_MASK_CONST(0x0)
#define XUSB_CSB_FSPI_PVTPORTSC2_7_SW_DEFAULT_MASK         _MK_MASK_CONST(0x6778abd)
#define XUSB_CSB_FSPI_PVTPORTSC2_7_READ_MASK               _MK_MASK_CONST(0x6778abd)
#define XUSB_CSB_FSPI_PVTPORTSC2_7_WRITE_MASK              _MK_MASK_CONST(0x6778abd)
#define XUSB_CSB_FSPI_PVTPORTSC2_7_PLS_INT_ENABLED_SHIFT    _MK_SHIFT_CONST(0)
#define XUSB_CSB_FSPI_PVTPORTSC2_7_PLS_INT_ENABLED_FIELD   (_MK_SHIFT_CONST(0x1) << XUSB_CSB_FSPI_PVTPORTSC2_7_PLS_INT_ENABLED_SHIFT)
#define XUSB_CSB_FSPI_PVTPORTSC2_7_PLS_INT_ENABLED_RANGE   0:0
#define XUSB_CSB_FSPI_PVTPORTSC2_7_PLS_INT_ENABLED_WOFFSET 0
#define XUSB_CSB_FSPI_PVTPORTSC2_7_PLS_INT_ENABLED_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTSC2_7_PLS_INT_ENABLED_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_CSB_FSPI_PVTPORTSC2_7_PLS_INT_ENABLED_SW_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTSC2_7_PLS_INT_ENABLED_SW_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_CSB_FSPI_PVTPORTSC2_7_PLS_INT_ENABLED_DISABLED _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTSC2_7_PLS_INT_ENABLED_ENABLED _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_FSPI_PVTPORTSC2_7_PLS_INT_L1_SUSPEND_SHIFT  _MK_SHIFT_CONST(2)
#define XUSB_CSB_FSPI_PVTPORTSC2_7_PLS_INT_L1_SUSPEND_FIELD (_MK_SHIFT_CONST(0x1) << XUSB_CSB_FSPI_PVTPORTSC2_7_PLS_INT_L1_SUSPEND_SHIFT)
#define XUSB_CSB_FSPI_PVTPORTSC2_7_PLS_INT_L1_SUSPEND_RANGE 2:2
#define XUSB_CSB_FSPI_PVTPORTSC2_7_PLS_INT_L1_SUSPEND_WOFFSET 0
#define XUSB_CSB_FSPI_PVTPORTSC2_7_PLS_INT_L1_SUSPEND_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTSC2_7_PLS_INT_L1_SUSPEND_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_CSB_FSPI_PVTPORTSC2_7_PLS_INT_L1_SUSPEND_SW_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTSC2_7_PLS_INT_L1_SUSPEND_SW_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_CSB_FSPI_PVTPORTSC2_7_PLS_INT_L1_SUSPEND_DISABLED _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTSC2_7_PLS_INT_L1_SUSPEND_ENABLED _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_FSPI_PVTPORTSC2_7_PLS_INT_SUSPEND_SHIFT    _MK_SHIFT_CONST(3)
#define XUSB_CSB_FSPI_PVTPORTSC2_7_PLS_INT_SUSPEND_FIELD   (_MK_SHIFT_CONST(0x1) << XUSB_CSB_FSPI_PVTPORTSC2_7_PLS_INT_SUSPEND_SHIFT)
#define XUSB_CSB_FSPI_PVTPORTSC2_7_PLS_INT_SUSPEND_RANGE   3:3
#define XUSB_CSB_FSPI_PVTPORTSC2_7_PLS_INT_SUSPEND_WOFFSET 0
#define XUSB_CSB_FSPI_PVTPORTSC2_7_PLS_INT_SUSPEND_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTSC2_7_PLS_INT_SUSPEND_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_CSB_FSPI_PVTPORTSC2_7_PLS_INT_SUSPEND_SW_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTSC2_7_PLS_INT_SUSPEND_SW_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_CSB_FSPI_PVTPORTSC2_7_PLS_INT_SUSPEND_DISABLED _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTSC2_7_PLS_INT_SUSPEND_ENABLED _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_FSPI_PVTPORTSC2_7_PLS_INT_POWER_OFF_SHIFT  _MK_SHIFT_CONST(4)
#define XUSB_CSB_FSPI_PVTPORTSC2_7_PLS_INT_POWER_OFF_FIELD (_MK_SHIFT_CONST(0x1) << XUSB_CSB_FSPI_PVTPORTSC2_7_PLS_INT_POWER_OFF_SHIFT)
#define XUSB_CSB_FSPI_PVTPORTSC2_7_PLS_INT_POWER_OFF_RANGE 4:4
#define XUSB_CSB_FSPI_PVTPORTSC2_7_PLS_INT_POWER_OFF_WOFFSET 0
#define XUSB_CSB_FSPI_PVTPORTSC2_7_PLS_INT_POWER_OFF_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTSC2_7_PLS_INT_POWER_OFF_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_CSB_FSPI_PVTPORTSC2_7_PLS_INT_POWER_OFF_SW_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTSC2_7_PLS_INT_POWER_OFF_SW_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_CSB_FSPI_PVTPORTSC2_7_PLS_INT_POWER_OFF_DISABLED _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTSC2_7_PLS_INT_POWER_OFF_ENABLED _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_FSPI_PVTPORTSC2_7_PLS_INT_DISCONNECTED_SHIFT  _MK_SHIFT_CONST(5)
#define XUSB_CSB_FSPI_PVTPORTSC2_7_PLS_INT_DISCONNECTED_FIELD (_MK_SHIFT_CONST(0x1) << XUSB_CSB_FSPI_PVTPORTSC2_7_PLS_INT_DISCONNECTED_SHIFT)
#define XUSB_CSB_FSPI_PVTPORTSC2_7_PLS_INT_DISCONNECTED_RANGE 5:5
#define XUSB_CSB_FSPI_PVTPORTSC2_7_PLS_INT_DISCONNECTED_WOFFSET 0
#define XUSB_CSB_FSPI_PVTPORTSC2_7_PLS_INT_DISCONNECTED_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTSC2_7_PLS_INT_DISCONNECTED_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_CSB_FSPI_PVTPORTSC2_7_PLS_INT_DISCONNECTED_SW_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTSC2_7_PLS_INT_DISCONNECTED_SW_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_CSB_FSPI_PVTPORTSC2_7_PLS_INT_DISCONNECTED_DISABLED _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTSC2_7_PLS_INT_DISCONNECTED_ENABLED _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_FSPI_PVTPORTSC2_7_PLS_INT_DISABLED_SHIFT   _MK_SHIFT_CONST(7)
#define XUSB_CSB_FSPI_PVTPORTSC2_7_PLS_INT_DISABLED_FIELD  (_MK_SHIFT_CONST(0x1) << XUSB_CSB_FSPI_PVTPORTSC2_7_PLS_INT_DISABLED_SHIFT)
#define XUSB_CSB_FSPI_PVTPORTSC2_7_PLS_INT_DISABLED_RANGE  7:7
#define XUSB_CSB_FSPI_PVTPORTSC2_7_PLS_INT_DISABLED_WOFFSET 0
#define XUSB_CSB_FSPI_PVTPORTSC2_7_PLS_INT_DISABLED_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTSC2_7_PLS_INT_DISABLED_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_CSB_FSPI_PVTPORTSC2_7_PLS_INT_DISABLED_SW_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTSC2_7_PLS_INT_DISABLED_SW_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_CSB_FSPI_PVTPORTSC2_7_PLS_INT_DISABLED_DISABLED _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTSC2_7_PLS_INT_DISABLED_ENABLED _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_FSPI_PVTPORTSC2_7_PLS_INT_RESET_SHIFT      _MK_SHIFT_CONST(9)
#define XUSB_CSB_FSPI_PVTPORTSC2_7_PLS_INT_RESET_FIELD     (_MK_SHIFT_CONST(0x1) << XUSB_CSB_FSPI_PVTPORTSC2_7_PLS_INT_RESET_SHIFT)
#define XUSB_CSB_FSPI_PVTPORTSC2_7_PLS_INT_RESET_RANGE     9:9
#define XUSB_CSB_FSPI_PVTPORTSC2_7_PLS_INT_RESET_WOFFSET   0
#define XUSB_CSB_FSPI_PVTPORTSC2_7_PLS_INT_RESET_DEFAULT   (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTSC2_7_PLS_INT_RESET_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_CSB_FSPI_PVTPORTSC2_7_PLS_INT_RESET_SW_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTSC2_7_PLS_INT_RESET_SW_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_CSB_FSPI_PVTPORTSC2_7_PLS_INT_RESET_DISABLED  _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTSC2_7_PLS_INT_RESET_ENABLED   _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_FSPI_PVTPORTSC2_7_PLS_INT_TESTMODE_SHIFT   _MK_SHIFT_CONST(11)
#define XUSB_CSB_FSPI_PVTPORTSC2_7_PLS_INT_TESTMODE_FIELD  (_MK_SHIFT_CONST(0x1) << XUSB_CSB_FSPI_PVTPORTSC2_7_PLS_INT_TESTMODE_SHIFT)
#define XUSB_CSB_FSPI_PVTPORTSC2_7_PLS_INT_TESTMODE_RANGE  11:11
#define XUSB_CSB_FSPI_PVTPORTSC2_7_PLS_INT_TESTMODE_WOFFSET 0
#define XUSB_CSB_FSPI_PVTPORTSC2_7_PLS_INT_TESTMODE_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTSC2_7_PLS_INT_TESTMODE_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_CSB_FSPI_PVTPORTSC2_7_PLS_INT_TESTMODE_SW_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTSC2_7_PLS_INT_TESTMODE_SW_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_CSB_FSPI_PVTPORTSC2_7_PLS_INT_TESTMODE_DISABLED _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTSC2_7_PLS_INT_TESTMODE_ENABLED _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_FSPI_PVTPORTSC2_7_PLS_INT_RESUME_SHIFT     _MK_SHIFT_CONST(15)
#define XUSB_CSB_FSPI_PVTPORTSC2_7_PLS_INT_RESUME_FIELD    (_MK_SHIFT_CONST(0x1) << XUSB_CSB_FSPI_PVTPORTSC2_7_PLS_INT_RESUME_SHIFT)
#define XUSB_CSB_FSPI_PVTPORTSC2_7_PLS_INT_RESUME_RANGE    15:15
#define XUSB_CSB_FSPI_PVTPORTSC2_7_PLS_INT_RESUME_WOFFSET  0
#define XUSB_CSB_FSPI_PVTPORTSC2_7_PLS_INT_RESUME_DEFAULT  (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTSC2_7_PLS_INT_RESUME_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_CSB_FSPI_PVTPORTSC2_7_PLS_INT_RESUME_SW_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTSC2_7_PLS_INT_RESUME_SW_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_CSB_FSPI_PVTPORTSC2_7_PLS_INT_RESUME_DISABLED _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTSC2_7_PLS_INT_RESUME_ENABLED  _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_FSPI_PVTPORTSC2_7_PLSC_SHIFT               _MK_SHIFT_CONST(16)
#define XUSB_CSB_FSPI_PVTPORTSC2_7_PLSC_FIELD              (_MK_SHIFT_CONST(0x1) << XUSB_CSB_FSPI_PVTPORTSC2_7_PLSC_SHIFT)
#define XUSB_CSB_FSPI_PVTPORTSC2_7_PLSC_RANGE              16:16
#define XUSB_CSB_FSPI_PVTPORTSC2_7_PLSC_WOFFSET            0
#define XUSB_CSB_FSPI_PVTPORTSC2_7_PLSC_DEFAULT            (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTSC2_7_PLSC_DEFAULT_MASK       (_MK_MASK_CONST(0x1)
#define XUSB_CSB_FSPI_PVTPORTSC2_7_PLSC_SW_DEFAULT         (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTSC2_7_PLSC_SW_DEFAULT_MASK    (_MK_MASK_CONST(0x1)
#define XUSB_CSB_FSPI_PVTPORTSC2_7_PLSC_DISABLED           _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTSC2_7_PLSC_ENABLED            _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_FSPI_PVTPORTSC2_7_PLSC_CLEAR              _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_FSPI_PVTPORTSC2_7_CSC_SHIFT                _MK_SHIFT_CONST(17)
#define XUSB_CSB_FSPI_PVTPORTSC2_7_CSC_FIELD               (_MK_SHIFT_CONST(0x1) << XUSB_CSB_FSPI_PVTPORTSC2_7_CSC_SHIFT)
#define XUSB_CSB_FSPI_PVTPORTSC2_7_CSC_RANGE               17:17
#define XUSB_CSB_FSPI_PVTPORTSC2_7_CSC_WOFFSET             0
#define XUSB_CSB_FSPI_PVTPORTSC2_7_CSC_DEFAULT             (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTSC2_7_CSC_DEFAULT_MASK        (_MK_MASK_CONST(0x1)
#define XUSB_CSB_FSPI_PVTPORTSC2_7_CSC_SW_DEFAULT          (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTSC2_7_CSC_SW_DEFAULT_MASK     (_MK_MASK_CONST(0x1)
#define XUSB_CSB_FSPI_PVTPORTSC2_7_CSC_DISABLED            _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTSC2_7_CSC_ENABLED             _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_FSPI_PVTPORTSC2_7_CSC_CLEAR               _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_FSPI_PVTPORTSC2_7_PEC_SHIFT                _MK_SHIFT_CONST(18)
#define XUSB_CSB_FSPI_PVTPORTSC2_7_PEC_FIELD               (_MK_SHIFT_CONST(0x1) << XUSB_CSB_FSPI_PVTPORTSC2_7_PEC_SHIFT)
#define XUSB_CSB_FSPI_PVTPORTSC2_7_PEC_RANGE               18:18
#define XUSB_CSB_FSPI_PVTPORTSC2_7_PEC_WOFFSET             0
#define XUSB_CSB_FSPI_PVTPORTSC2_7_PEC_DEFAULT             (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTSC2_7_PEC_DEFAULT_MASK        (_MK_MASK_CONST(0x1)
#define XUSB_CSB_FSPI_PVTPORTSC2_7_PEC_SW_DEFAULT          (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTSC2_7_PEC_SW_DEFAULT_MASK     (_MK_MASK_CONST(0x1)
#define XUSB_CSB_FSPI_PVTPORTSC2_7_PEC_DISABLED            _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTSC2_7_PEC_ENABLED             _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_FSPI_PVTPORTSC2_7_PEC_CLEAR               _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_FSPI_PVTPORTSC2_7_OCC_SHIFT                _MK_SHIFT_CONST(20)
#define XUSB_CSB_FSPI_PVTPORTSC2_7_OCC_FIELD               (_MK_SHIFT_CONST(0x1) << XUSB_CSB_FSPI_PVTPORTSC2_7_OCC_SHIFT)
#define XUSB_CSB_FSPI_PVTPORTSC2_7_OCC_RANGE               20:20
#define XUSB_CSB_FSPI_PVTPORTSC2_7_OCC_WOFFSET             0
#define XUSB_CSB_FSPI_PVTPORTSC2_7_OCC_DEFAULT             (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTSC2_7_OCC_DEFAULT_MASK        (_MK_MASK_CONST(0x1)
#define XUSB_CSB_FSPI_PVTPORTSC2_7_OCC_SW_DEFAULT          (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTSC2_7_OCC_SW_DEFAULT_MASK     (_MK_MASK_CONST(0x1)
#define XUSB_CSB_FSPI_PVTPORTSC2_7_OCC_DISABLED            _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTSC2_7_OCC_ENABLED             _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_FSPI_PVTPORTSC2_7_OCC_CLEAR               _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_FSPI_PVTPORTSC2_7_PRC_SHIFT                _MK_SHIFT_CONST(21)
#define XUSB_CSB_FSPI_PVTPORTSC2_7_PRC_FIELD               (_MK_SHIFT_CONST(0x1) << XUSB_CSB_FSPI_PVTPORTSC2_7_PRC_SHIFT)
#define XUSB_CSB_FSPI_PVTPORTSC2_7_PRC_RANGE               21:21
#define XUSB_CSB_FSPI_PVTPORTSC2_7_PRC_WOFFSET             0
#define XUSB_CSB_FSPI_PVTPORTSC2_7_PRC_DEFAULT             (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTSC2_7_PRC_DEFAULT_MASK        (_MK_MASK_CONST(0x1)
#define XUSB_CSB_FSPI_PVTPORTSC2_7_PRC_SW_DEFAULT          (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTSC2_7_PRC_SW_DEFAULT_MASK     (_MK_MASK_CONST(0x1)
#define XUSB_CSB_FSPI_PVTPORTSC2_7_PRC_DISABLED            _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTSC2_7_PRC_ENABLED             _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_FSPI_PVTPORTSC2_7_PRC_CLEAR               _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_FSPI_PVTPORTSC2_7_PLC_SHIFT                _MK_SHIFT_CONST(22)
#define XUSB_CSB_FSPI_PVTPORTSC2_7_PLC_FIELD               (_MK_SHIFT_CONST(0x1) << XUSB_CSB_FSPI_PVTPORTSC2_7_PLC_SHIFT)
#define XUSB_CSB_FSPI_PVTPORTSC2_7_PLC_RANGE               22:22
#define XUSB_CSB_FSPI_PVTPORTSC2_7_PLC_WOFFSET             0
#define XUSB_CSB_FSPI_PVTPORTSC2_7_PLC_DEFAULT             (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTSC2_7_PLC_DEFAULT_MASK        (_MK_MASK_CONST(0x1)
#define XUSB_CSB_FSPI_PVTPORTSC2_7_PLC_SW_DEFAULT          (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTSC2_7_PLC_SW_DEFAULT_MASK     (_MK_MASK_CONST(0x1)
#define XUSB_CSB_FSPI_PVTPORTSC2_7_PLC_DISABLED            _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTSC2_7_PLC_ENABLED             _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_FSPI_PVTPORTSC2_7_PLC_CLEAR               _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_FSPI_PVTPORTSC2_7_WCE_SHIFT                _MK_SHIFT_CONST(25)
#define XUSB_CSB_FSPI_PVTPORTSC2_7_WCE_FIELD               (_MK_SHIFT_CONST(0x1) << XUSB_CSB_FSPI_PVTPORTSC2_7_WCE_SHIFT)
#define XUSB_CSB_FSPI_PVTPORTSC2_7_WCE_RANGE               25:25
#define XUSB_CSB_FSPI_PVTPORTSC2_7_WCE_WOFFSET             0
#define XUSB_CSB_FSPI_PVTPORTSC2_7_WCE_DEFAULT             (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTSC2_7_WCE_DEFAULT_MASK        (_MK_MASK_CONST(0x1)
#define XUSB_CSB_FSPI_PVTPORTSC2_7_WCE_SW_DEFAULT          (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTSC2_7_WCE_SW_DEFAULT_MASK     (_MK_MASK_CONST(0x1)
#define XUSB_CSB_FSPI_PVTPORTSC2_7_WCE_DISABLED            _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTSC2_7_WCE_ENABLED             _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_FSPI_PVTPORTSC2_7_WDE_SHIFT                _MK_SHIFT_CONST(26)
#define XUSB_CSB_FSPI_PVTPORTSC2_7_WDE_FIELD               (_MK_SHIFT_CONST(0x1) << XUSB_CSB_FSPI_PVTPORTSC2_7_WDE_SHIFT)
#define XUSB_CSB_FSPI_PVTPORTSC2_7_WDE_RANGE               26:26
#define XUSB_CSB_FSPI_PVTPORTSC2_7_WDE_WOFFSET             0
#define XUSB_CSB_FSPI_PVTPORTSC2_7_WDE_DEFAULT             (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTSC2_7_WDE_DEFAULT_MASK        (_MK_MASK_CONST(0x1)
#define XUSB_CSB_FSPI_PVTPORTSC2_7_WDE_SW_DEFAULT          (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTSC2_7_WDE_SW_DEFAULT_MASK     (_MK_MASK_CONST(0x1)
#define XUSB_CSB_FSPI_PVTPORTSC2_7_WDE_DISABLED            _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTSC2_7_WDE_ENABLED             _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_FSPI_PVTPORTSC3_0                         _MK_ADDR_CONST(0x117008)
#define XUSB_CSB_FSPI_PVTPORTSC3_0_SECURE                  0
#define XUSB_CSB_FSPI_PVTPORTSC3_0_WORD_COUNT              1
#define XUSB_CSB_FSPI_PVTPORTSC3_0_RESET_VAL               _MK_MASK_CONST(0x0)
#define XUSB_CSB_FSPI_PVTPORTSC3_0_RESET_MASK              _MK_MASK_CONST(0x403f100f)
#define XUSB_CSB_FSPI_PVTPORTSC3_0_SW_DEFAULT_VAL          _MK_MASK_CONST(0x0)
#define XUSB_CSB_FSPI_PVTPORTSC3_0_SW_DEFAULT_MASK         _MK_MASK_CONST(0x403f100f)
#define XUSB_CSB_FSPI_PVTPORTSC3_0_READ_MASK               _MK_MASK_CONST(0x403f100f)
#define XUSB_CSB_FSPI_PVTPORTSC3_0_WRITE_MASK              _MK_MASK_CONST(0x200000)
#define XUSB_CSB_FSPI_PVTPORTSC3_0_PLS_STATUS_SHIFT         _MK_SHIFT_CONST(0)
#define XUSB_CSB_FSPI_PVTPORTSC3_0_PLS_STATUS_FIELD        (_MK_SHIFT_CONST(0xf) << XUSB_CSB_FSPI_PVTPORTSC3_0_PLS_STATUS_SHIFT)
#define XUSB_CSB_FSPI_PVTPORTSC3_0_PLS_STATUS_RANGE        3:0
#define XUSB_CSB_FSPI_PVTPORTSC3_0_PLS_STATUS_WOFFSET      0
#define XUSB_CSB_FSPI_PVTPORTSC3_0_PLS_STATUS_DEFAULT      (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTSC3_0_PLS_STATUS_DEFAULT_MASK (_MK_MASK_CONST(0xf)
#define XUSB_CSB_FSPI_PVTPORTSC3_0_PLS_STATUS_SW_DEFAULT   (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTSC3_0_PLS_STATUS_SW_DEFAULT_MASK (_MK_MASK_CONST(0xf)
#define XUSB_CSB_FSPI_PVTPORTSC3_0_PLS_STATUS_ENABLED      _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTSC3_0_PLS_STATUS_L1_SUSPEND   _MK_ENUM_CONST(0x00000002)
#define XUSB_CSB_FSPI_PVTPORTSC3_0_PLS_STATUS_SUSPEND      _MK_ENUM_CONST(0x00000003)
#define XUSB_CSB_FSPI_PVTPORTSC3_0_PLS_STATUS_POWER_OFF    _MK_ENUM_CONST(0x00000004)
#define XUSB_CSB_FSPI_PVTPORTSC3_0_PLS_STATUS_DISCONNECTED _MK_ENUM_CONST(0x00000005)
#define XUSB_CSB_FSPI_PVTPORTSC3_0_PLS_STATUS_DISABLED     _MK_ENUM_CONST(0x00000007)
#define XUSB_CSB_FSPI_PVTPORTSC3_0_PLS_STATUS_RESET        _MK_ENUM_CONST(0x00000009)
#define XUSB_CSB_FSPI_PVTPORTSC3_0_PLS_STATUS_TESTMODE     _MK_ENUM_CONST(0x0000000B)
#define XUSB_CSB_FSPI_PVTPORTSC3_0_PLS_STATUS_RESUME       _MK_ENUM_CONST(0x0000000F)
#define XUSB_CSB_FSPI_PVTPORTSC3_0_CCS_SHIFT                _MK_SHIFT_CONST(12)
#define XUSB_CSB_FSPI_PVTPORTSC3_0_CCS_FIELD               (_MK_SHIFT_CONST(0x1) << XUSB_CSB_FSPI_PVTPORTSC3_0_CCS_SHIFT)
#define XUSB_CSB_FSPI_PVTPORTSC3_0_CCS_RANGE               12:12
#define XUSB_CSB_FSPI_PVTPORTSC3_0_CCS_WOFFSET             0
#define XUSB_CSB_FSPI_PVTPORTSC3_0_CCS_DEFAULT             (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTSC3_0_CCS_DEFAULT_MASK        (_MK_MASK_CONST(0x1)
#define XUSB_CSB_FSPI_PVTPORTSC3_0_CCS_SW_DEFAULT          (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTSC3_0_CCS_SW_DEFAULT_MASK     (_MK_MASK_CONST(0x1)
#define XUSB_CSB_FSPI_PVTPORTSC3_0_CCS_NODEV               _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTSC3_0_CCS_DEV                 _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_FSPI_PVTPORTSC3_0_PORT_SPEED_SHIFT         _MK_SHIFT_CONST(16)
#define XUSB_CSB_FSPI_PVTPORTSC3_0_PORT_SPEED_FIELD        (_MK_SHIFT_CONST(0xf) << XUSB_CSB_FSPI_PVTPORTSC3_0_PORT_SPEED_SHIFT)
#define XUSB_CSB_FSPI_PVTPORTSC3_0_PORT_SPEED_RANGE        19:16
#define XUSB_CSB_FSPI_PVTPORTSC3_0_PORT_SPEED_WOFFSET      0
#define XUSB_CSB_FSPI_PVTPORTSC3_0_PORT_SPEED_DEFAULT      (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTSC3_0_PORT_SPEED_DEFAULT_MASK (_MK_MASK_CONST(0xf)
#define XUSB_CSB_FSPI_PVTPORTSC3_0_PORT_SPEED_SW_DEFAULT   (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTSC3_0_PORT_SPEED_SW_DEFAULT_MASK (_MK_MASK_CONST(0xf)
#define XUSB_CSB_FSPI_PVTPORTSC3_0_PORT_SPEED_FS           _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_FSPI_PVTPORTSC3_0_PORT_SPEED_LS           _MK_ENUM_CONST(0x00000002)
#define XUSB_CSB_FSPI_PVTPORTSC3_0_PORT_SPEED_HS           _MK_ENUM_CONST(0x00000003)
#define XUSB_CSB_FSPI_PVTPORTSC3_0_PORT_SPEED_HS           _MK_ENUM_CONST(0x00000003)
#define XUSB_CSB_FSPI_PVTPORTSC3_0_OCA_SHIFT                _MK_SHIFT_CONST(20)
#define XUSB_CSB_FSPI_PVTPORTSC3_0_OCA_FIELD               (_MK_SHIFT_CONST(0x1) << XUSB_CSB_FSPI_PVTPORTSC3_0_OCA_SHIFT)
#define XUSB_CSB_FSPI_PVTPORTSC3_0_OCA_RANGE               20:20
#define XUSB_CSB_FSPI_PVTPORTSC3_0_OCA_WOFFSET             0
#define XUSB_CSB_FSPI_PVTPORTSC3_0_OCA_DEFAULT             (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTSC3_0_OCA_DEFAULT_MASK        (_MK_MASK_CONST(0x1)
#define XUSB_CSB_FSPI_PVTPORTSC3_0_OCA_SW_DEFAULT          (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTSC3_0_OCA_SW_DEFAULT_MASK     (_MK_MASK_CONST(0x1)
#define XUSB_CSB_FSPI_PVTPORTSC3_0_OCA_DISABLED            _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTSC3_0_OCA_ENABLED             _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_FSPI_PVTPORTSC3_0_DIRECTED_FAIL_SHIFT      _MK_SHIFT_CONST(21)
#define XUSB_CSB_FSPI_PVTPORTSC3_0_DIRECTED_FAIL_FIELD     (_MK_SHIFT_CONST(0x1) << XUSB_CSB_FSPI_PVTPORTSC3_0_DIRECTED_FAIL_SHIFT)
#define XUSB_CSB_FSPI_PVTPORTSC3_0_DIRECTED_FAIL_RANGE     21:21
#define XUSB_CSB_FSPI_PVTPORTSC3_0_DIRECTED_FAIL_WOFFSET   0
#define XUSB_CSB_FSPI_PVTPORTSC3_0_DIRECTED_FAIL_DEFAULT   (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTSC3_0_DIRECTED_FAIL_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_CSB_FSPI_PVTPORTSC3_0_DIRECTED_FAIL_SW_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTSC3_0_DIRECTED_FAIL_SW_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_CSB_FSPI_PVTPORTSC3_0_DIRECTED_FAIL_NO_FAIL   _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTSC3_0_DIRECTED_FAIL_FAILED    _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_FSPI_PVTPORTSC3_0_DIRECTED_FAIL_CLEAR     _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_FSPI_PVTPORTSC3_0_DR_SHIFT                 _MK_SHIFT_CONST(30)
#define XUSB_CSB_FSPI_PVTPORTSC3_0_DR_FIELD                (_MK_SHIFT_CONST(0x1) << XUSB_CSB_FSPI_PVTPORTSC3_0_DR_SHIFT)
#define XUSB_CSB_FSPI_PVTPORTSC3_0_DR_RANGE                30:30
#define XUSB_CSB_FSPI_PVTPORTSC3_0_DR_WOFFSET              0
#define XUSB_CSB_FSPI_PVTPORTSC3_0_DR_DEFAULT              (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTSC3_0_DR_DEFAULT_MASK         (_MK_MASK_CONST(0x1)
#define XUSB_CSB_FSPI_PVTPORTSC3_0_DR_SW_DEFAULT           (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTSC3_0_DR_SW_DEFAULT_MASK      (_MK_MASK_CONST(0x1)
#define XUSB_CSB_FSPI_PVTPORTSC3_0_DR_NON_REMOVABLE        _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTSC3_0_DR_REMOVABLE            _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_FSPI_PVTPORTSC3_1                         _MK_ADDR_CONST(0x117018)
#define XUSB_CSB_FSPI_PVTPORTSC3_1_SECURE                  0
#define XUSB_CSB_FSPI_PVTPORTSC3_1_WORD_COUNT              1
#define XUSB_CSB_FSPI_PVTPORTSC3_1_RESET_VAL               _MK_MASK_CONST(0x0)
#define XUSB_CSB_FSPI_PVTPORTSC3_1_RESET_MASK              _MK_MASK_CONST(0x403f100f)
#define XUSB_CSB_FSPI_PVTPORTSC3_1_SW_DEFAULT_VAL          _MK_MASK_CONST(0x0)
#define XUSB_CSB_FSPI_PVTPORTSC3_1_SW_DEFAULT_MASK         _MK_MASK_CONST(0x403f100f)
#define XUSB_CSB_FSPI_PVTPORTSC3_1_READ_MASK               _MK_MASK_CONST(0x403f100f)
#define XUSB_CSB_FSPI_PVTPORTSC3_1_WRITE_MASK              _MK_MASK_CONST(0x200000)
#define XUSB_CSB_FSPI_PVTPORTSC3_1_PLS_STATUS_SHIFT         _MK_SHIFT_CONST(0)
#define XUSB_CSB_FSPI_PVTPORTSC3_1_PLS_STATUS_FIELD        (_MK_SHIFT_CONST(0xf) << XUSB_CSB_FSPI_PVTPORTSC3_1_PLS_STATUS_SHIFT)
#define XUSB_CSB_FSPI_PVTPORTSC3_1_PLS_STATUS_RANGE        3:0
#define XUSB_CSB_FSPI_PVTPORTSC3_1_PLS_STATUS_WOFFSET      0
#define XUSB_CSB_FSPI_PVTPORTSC3_1_PLS_STATUS_DEFAULT      (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTSC3_1_PLS_STATUS_DEFAULT_MASK (_MK_MASK_CONST(0xf)
#define XUSB_CSB_FSPI_PVTPORTSC3_1_PLS_STATUS_SW_DEFAULT   (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTSC3_1_PLS_STATUS_SW_DEFAULT_MASK (_MK_MASK_CONST(0xf)
#define XUSB_CSB_FSPI_PVTPORTSC3_1_PLS_STATUS_ENABLED      _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTSC3_1_PLS_STATUS_L1_SUSPEND   _MK_ENUM_CONST(0x00000002)
#define XUSB_CSB_FSPI_PVTPORTSC3_1_PLS_STATUS_SUSPEND      _MK_ENUM_CONST(0x00000003)
#define XUSB_CSB_FSPI_PVTPORTSC3_1_PLS_STATUS_POWER_OFF    _MK_ENUM_CONST(0x00000004)
#define XUSB_CSB_FSPI_PVTPORTSC3_1_PLS_STATUS_DISCONNECTED _MK_ENUM_CONST(0x00000005)
#define XUSB_CSB_FSPI_PVTPORTSC3_1_PLS_STATUS_DISABLED     _MK_ENUM_CONST(0x00000007)
#define XUSB_CSB_FSPI_PVTPORTSC3_1_PLS_STATUS_RESET        _MK_ENUM_CONST(0x00000009)
#define XUSB_CSB_FSPI_PVTPORTSC3_1_PLS_STATUS_TESTMODE     _MK_ENUM_CONST(0x0000000B)
#define XUSB_CSB_FSPI_PVTPORTSC3_1_PLS_STATUS_RESUME       _MK_ENUM_CONST(0x0000000F)
#define XUSB_CSB_FSPI_PVTPORTSC3_1_CCS_SHIFT                _MK_SHIFT_CONST(12)
#define XUSB_CSB_FSPI_PVTPORTSC3_1_CCS_FIELD               (_MK_SHIFT_CONST(0x1) << XUSB_CSB_FSPI_PVTPORTSC3_1_CCS_SHIFT)
#define XUSB_CSB_FSPI_PVTPORTSC3_1_CCS_RANGE               12:12
#define XUSB_CSB_FSPI_PVTPORTSC3_1_CCS_WOFFSET             0
#define XUSB_CSB_FSPI_PVTPORTSC3_1_CCS_DEFAULT             (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTSC3_1_CCS_DEFAULT_MASK        (_MK_MASK_CONST(0x1)
#define XUSB_CSB_FSPI_PVTPORTSC3_1_CCS_SW_DEFAULT          (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTSC3_1_CCS_SW_DEFAULT_MASK     (_MK_MASK_CONST(0x1)
#define XUSB_CSB_FSPI_PVTPORTSC3_1_CCS_NODEV               _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTSC3_1_CCS_DEV                 _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_FSPI_PVTPORTSC3_1_PORT_SPEED_SHIFT         _MK_SHIFT_CONST(16)
#define XUSB_CSB_FSPI_PVTPORTSC3_1_PORT_SPEED_FIELD        (_MK_SHIFT_CONST(0xf) << XUSB_CSB_FSPI_PVTPORTSC3_1_PORT_SPEED_SHIFT)
#define XUSB_CSB_FSPI_PVTPORTSC3_1_PORT_SPEED_RANGE        19:16
#define XUSB_CSB_FSPI_PVTPORTSC3_1_PORT_SPEED_WOFFSET      0
#define XUSB_CSB_FSPI_PVTPORTSC3_1_PORT_SPEED_DEFAULT      (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTSC3_1_PORT_SPEED_DEFAULT_MASK (_MK_MASK_CONST(0xf)
#define XUSB_CSB_FSPI_PVTPORTSC3_1_PORT_SPEED_SW_DEFAULT   (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTSC3_1_PORT_SPEED_SW_DEFAULT_MASK (_MK_MASK_CONST(0xf)
#define XUSB_CSB_FSPI_PVTPORTSC3_1_PORT_SPEED_FS           _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_FSPI_PVTPORTSC3_1_PORT_SPEED_LS           _MK_ENUM_CONST(0x00000002)
#define XUSB_CSB_FSPI_PVTPORTSC3_1_PORT_SPEED_HS           _MK_ENUM_CONST(0x00000003)
#define XUSB_CSB_FSPI_PVTPORTSC3_1_PORT_SPEED_HS           _MK_ENUM_CONST(0x00000003)
#define XUSB_CSB_FSPI_PVTPORTSC3_1_OCA_SHIFT                _MK_SHIFT_CONST(20)
#define XUSB_CSB_FSPI_PVTPORTSC3_1_OCA_FIELD               (_MK_SHIFT_CONST(0x1) << XUSB_CSB_FSPI_PVTPORTSC3_1_OCA_SHIFT)
#define XUSB_CSB_FSPI_PVTPORTSC3_1_OCA_RANGE               20:20
#define XUSB_CSB_FSPI_PVTPORTSC3_1_OCA_WOFFSET             0
#define XUSB_CSB_FSPI_PVTPORTSC3_1_OCA_DEFAULT             (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTSC3_1_OCA_DEFAULT_MASK        (_MK_MASK_CONST(0x1)
#define XUSB_CSB_FSPI_PVTPORTSC3_1_OCA_SW_DEFAULT          (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTSC3_1_OCA_SW_DEFAULT_MASK     (_MK_MASK_CONST(0x1)
#define XUSB_CSB_FSPI_PVTPORTSC3_1_OCA_DISABLED            _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTSC3_1_OCA_ENABLED             _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_FSPI_PVTPORTSC3_1_DIRECTED_FAIL_SHIFT      _MK_SHIFT_CONST(21)
#define XUSB_CSB_FSPI_PVTPORTSC3_1_DIRECTED_FAIL_FIELD     (_MK_SHIFT_CONST(0x1) << XUSB_CSB_FSPI_PVTPORTSC3_1_DIRECTED_FAIL_SHIFT)
#define XUSB_CSB_FSPI_PVTPORTSC3_1_DIRECTED_FAIL_RANGE     21:21
#define XUSB_CSB_FSPI_PVTPORTSC3_1_DIRECTED_FAIL_WOFFSET   0
#define XUSB_CSB_FSPI_PVTPORTSC3_1_DIRECTED_FAIL_DEFAULT   (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTSC3_1_DIRECTED_FAIL_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_CSB_FSPI_PVTPORTSC3_1_DIRECTED_FAIL_SW_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTSC3_1_DIRECTED_FAIL_SW_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_CSB_FSPI_PVTPORTSC3_1_DIRECTED_FAIL_NO_FAIL   _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTSC3_1_DIRECTED_FAIL_FAILED    _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_FSPI_PVTPORTSC3_1_DIRECTED_FAIL_CLEAR     _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_FSPI_PVTPORTSC3_1_DR_SHIFT                 _MK_SHIFT_CONST(30)
#define XUSB_CSB_FSPI_PVTPORTSC3_1_DR_FIELD                (_MK_SHIFT_CONST(0x1) << XUSB_CSB_FSPI_PVTPORTSC3_1_DR_SHIFT)
#define XUSB_CSB_FSPI_PVTPORTSC3_1_DR_RANGE                30:30
#define XUSB_CSB_FSPI_PVTPORTSC3_1_DR_WOFFSET              0
#define XUSB_CSB_FSPI_PVTPORTSC3_1_DR_DEFAULT              (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTSC3_1_DR_DEFAULT_MASK         (_MK_MASK_CONST(0x1)
#define XUSB_CSB_FSPI_PVTPORTSC3_1_DR_SW_DEFAULT           (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTSC3_1_DR_SW_DEFAULT_MASK      (_MK_MASK_CONST(0x1)
#define XUSB_CSB_FSPI_PVTPORTSC3_1_DR_NON_REMOVABLE        _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTSC3_1_DR_REMOVABLE            _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_FSPI_PVTPORTSC3_2                         _MK_ADDR_CONST(0x117028)
#define XUSB_CSB_FSPI_PVTPORTSC3_2_SECURE                  0
#define XUSB_CSB_FSPI_PVTPORTSC3_2_WORD_COUNT              1
#define XUSB_CSB_FSPI_PVTPORTSC3_2_RESET_VAL               _MK_MASK_CONST(0x0)
#define XUSB_CSB_FSPI_PVTPORTSC3_2_RESET_MASK              _MK_MASK_CONST(0x403f100f)
#define XUSB_CSB_FSPI_PVTPORTSC3_2_SW_DEFAULT_VAL          _MK_MASK_CONST(0x0)
#define XUSB_CSB_FSPI_PVTPORTSC3_2_SW_DEFAULT_MASK         _MK_MASK_CONST(0x403f100f)
#define XUSB_CSB_FSPI_PVTPORTSC3_2_READ_MASK               _MK_MASK_CONST(0x403f100f)
#define XUSB_CSB_FSPI_PVTPORTSC3_2_WRITE_MASK              _MK_MASK_CONST(0x200000)
#define XUSB_CSB_FSPI_PVTPORTSC3_2_PLS_STATUS_SHIFT         _MK_SHIFT_CONST(0)
#define XUSB_CSB_FSPI_PVTPORTSC3_2_PLS_STATUS_FIELD        (_MK_SHIFT_CONST(0xf) << XUSB_CSB_FSPI_PVTPORTSC3_2_PLS_STATUS_SHIFT)
#define XUSB_CSB_FSPI_PVTPORTSC3_2_PLS_STATUS_RANGE        3:0
#define XUSB_CSB_FSPI_PVTPORTSC3_2_PLS_STATUS_WOFFSET      0
#define XUSB_CSB_FSPI_PVTPORTSC3_2_PLS_STATUS_DEFAULT      (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTSC3_2_PLS_STATUS_DEFAULT_MASK (_MK_MASK_CONST(0xf)
#define XUSB_CSB_FSPI_PVTPORTSC3_2_PLS_STATUS_SW_DEFAULT   (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTSC3_2_PLS_STATUS_SW_DEFAULT_MASK (_MK_MASK_CONST(0xf)
#define XUSB_CSB_FSPI_PVTPORTSC3_2_PLS_STATUS_ENABLED      _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTSC3_2_PLS_STATUS_L1_SUSPEND   _MK_ENUM_CONST(0x00000002)
#define XUSB_CSB_FSPI_PVTPORTSC3_2_PLS_STATUS_SUSPEND      _MK_ENUM_CONST(0x00000003)
#define XUSB_CSB_FSPI_PVTPORTSC3_2_PLS_STATUS_POWER_OFF    _MK_ENUM_CONST(0x00000004)
#define XUSB_CSB_FSPI_PVTPORTSC3_2_PLS_STATUS_DISCONNECTED _MK_ENUM_CONST(0x00000005)
#define XUSB_CSB_FSPI_PVTPORTSC3_2_PLS_STATUS_DISABLED     _MK_ENUM_CONST(0x00000007)
#define XUSB_CSB_FSPI_PVTPORTSC3_2_PLS_STATUS_RESET        _MK_ENUM_CONST(0x00000009)
#define XUSB_CSB_FSPI_PVTPORTSC3_2_PLS_STATUS_TESTMODE     _MK_ENUM_CONST(0x0000000B)
#define XUSB_CSB_FSPI_PVTPORTSC3_2_PLS_STATUS_RESUME       _MK_ENUM_CONST(0x0000000F)
#define XUSB_CSB_FSPI_PVTPORTSC3_2_CCS_SHIFT                _MK_SHIFT_CONST(12)
#define XUSB_CSB_FSPI_PVTPORTSC3_2_CCS_FIELD               (_MK_SHIFT_CONST(0x1) << XUSB_CSB_FSPI_PVTPORTSC3_2_CCS_SHIFT)
#define XUSB_CSB_FSPI_PVTPORTSC3_2_CCS_RANGE               12:12
#define XUSB_CSB_FSPI_PVTPORTSC3_2_CCS_WOFFSET             0
#define XUSB_CSB_FSPI_PVTPORTSC3_2_CCS_DEFAULT             (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTSC3_2_CCS_DEFAULT_MASK        (_MK_MASK_CONST(0x1)
#define XUSB_CSB_FSPI_PVTPORTSC3_2_CCS_SW_DEFAULT          (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTSC3_2_CCS_SW_DEFAULT_MASK     (_MK_MASK_CONST(0x1)
#define XUSB_CSB_FSPI_PVTPORTSC3_2_CCS_NODEV               _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTSC3_2_CCS_DEV                 _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_FSPI_PVTPORTSC3_2_PORT_SPEED_SHIFT         _MK_SHIFT_CONST(16)
#define XUSB_CSB_FSPI_PVTPORTSC3_2_PORT_SPEED_FIELD        (_MK_SHIFT_CONST(0xf) << XUSB_CSB_FSPI_PVTPORTSC3_2_PORT_SPEED_SHIFT)
#define XUSB_CSB_FSPI_PVTPORTSC3_2_PORT_SPEED_RANGE        19:16
#define XUSB_CSB_FSPI_PVTPORTSC3_2_PORT_SPEED_WOFFSET      0
#define XUSB_CSB_FSPI_PVTPORTSC3_2_PORT_SPEED_DEFAULT      (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTSC3_2_PORT_SPEED_DEFAULT_MASK (_MK_MASK_CONST(0xf)
#define XUSB_CSB_FSPI_PVTPORTSC3_2_PORT_SPEED_SW_DEFAULT   (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTSC3_2_PORT_SPEED_SW_DEFAULT_MASK (_MK_MASK_CONST(0xf)
#define XUSB_CSB_FSPI_PVTPORTSC3_2_PORT_SPEED_FS           _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_FSPI_PVTPORTSC3_2_PORT_SPEED_LS           _MK_ENUM_CONST(0x00000002)
#define XUSB_CSB_FSPI_PVTPORTSC3_2_PORT_SPEED_HS           _MK_ENUM_CONST(0x00000003)
#define XUSB_CSB_FSPI_PVTPORTSC3_2_PORT_SPEED_HS           _MK_ENUM_CONST(0x00000003)
#define XUSB_CSB_FSPI_PVTPORTSC3_2_OCA_SHIFT                _MK_SHIFT_CONST(20)
#define XUSB_CSB_FSPI_PVTPORTSC3_2_OCA_FIELD               (_MK_SHIFT_CONST(0x1) << XUSB_CSB_FSPI_PVTPORTSC3_2_OCA_SHIFT)
#define XUSB_CSB_FSPI_PVTPORTSC3_2_OCA_RANGE               20:20
#define XUSB_CSB_FSPI_PVTPORTSC3_2_OCA_WOFFSET             0
#define XUSB_CSB_FSPI_PVTPORTSC3_2_OCA_DEFAULT             (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTSC3_2_OCA_DEFAULT_MASK        (_MK_MASK_CONST(0x1)
#define XUSB_CSB_FSPI_PVTPORTSC3_2_OCA_SW_DEFAULT          (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTSC3_2_OCA_SW_DEFAULT_MASK     (_MK_MASK_CONST(0x1)
#define XUSB_CSB_FSPI_PVTPORTSC3_2_OCA_DISABLED            _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTSC3_2_OCA_ENABLED             _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_FSPI_PVTPORTSC3_2_DIRECTED_FAIL_SHIFT      _MK_SHIFT_CONST(21)
#define XUSB_CSB_FSPI_PVTPORTSC3_2_DIRECTED_FAIL_FIELD     (_MK_SHIFT_CONST(0x1) << XUSB_CSB_FSPI_PVTPORTSC3_2_DIRECTED_FAIL_SHIFT)
#define XUSB_CSB_FSPI_PVTPORTSC3_2_DIRECTED_FAIL_RANGE     21:21
#define XUSB_CSB_FSPI_PVTPORTSC3_2_DIRECTED_FAIL_WOFFSET   0
#define XUSB_CSB_FSPI_PVTPORTSC3_2_DIRECTED_FAIL_DEFAULT   (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTSC3_2_DIRECTED_FAIL_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_CSB_FSPI_PVTPORTSC3_2_DIRECTED_FAIL_SW_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTSC3_2_DIRECTED_FAIL_SW_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_CSB_FSPI_PVTPORTSC3_2_DIRECTED_FAIL_NO_FAIL   _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTSC3_2_DIRECTED_FAIL_FAILED    _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_FSPI_PVTPORTSC3_2_DIRECTED_FAIL_CLEAR     _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_FSPI_PVTPORTSC3_2_DR_SHIFT                 _MK_SHIFT_CONST(30)
#define XUSB_CSB_FSPI_PVTPORTSC3_2_DR_FIELD                (_MK_SHIFT_CONST(0x1) << XUSB_CSB_FSPI_PVTPORTSC3_2_DR_SHIFT)
#define XUSB_CSB_FSPI_PVTPORTSC3_2_DR_RANGE                30:30
#define XUSB_CSB_FSPI_PVTPORTSC3_2_DR_WOFFSET              0
#define XUSB_CSB_FSPI_PVTPORTSC3_2_DR_DEFAULT              (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTSC3_2_DR_DEFAULT_MASK         (_MK_MASK_CONST(0x1)
#define XUSB_CSB_FSPI_PVTPORTSC3_2_DR_SW_DEFAULT           (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTSC3_2_DR_SW_DEFAULT_MASK      (_MK_MASK_CONST(0x1)
#define XUSB_CSB_FSPI_PVTPORTSC3_2_DR_NON_REMOVABLE        _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTSC3_2_DR_REMOVABLE            _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_FSPI_PVTPORTSC3_3                         _MK_ADDR_CONST(0x117038)
#define XUSB_CSB_FSPI_PVTPORTSC3_3_SECURE                  0
#define XUSB_CSB_FSPI_PVTPORTSC3_3_WORD_COUNT              1
#define XUSB_CSB_FSPI_PVTPORTSC3_3_RESET_VAL               _MK_MASK_CONST(0x0)
#define XUSB_CSB_FSPI_PVTPORTSC3_3_RESET_MASK              _MK_MASK_CONST(0x403f100f)
#define XUSB_CSB_FSPI_PVTPORTSC3_3_SW_DEFAULT_VAL          _MK_MASK_CONST(0x0)
#define XUSB_CSB_FSPI_PVTPORTSC3_3_SW_DEFAULT_MASK         _MK_MASK_CONST(0x403f100f)
#define XUSB_CSB_FSPI_PVTPORTSC3_3_READ_MASK               _MK_MASK_CONST(0x403f100f)
#define XUSB_CSB_FSPI_PVTPORTSC3_3_WRITE_MASK              _MK_MASK_CONST(0x200000)
#define XUSB_CSB_FSPI_PVTPORTSC3_3_PLS_STATUS_SHIFT         _MK_SHIFT_CONST(0)
#define XUSB_CSB_FSPI_PVTPORTSC3_3_PLS_STATUS_FIELD        (_MK_SHIFT_CONST(0xf) << XUSB_CSB_FSPI_PVTPORTSC3_3_PLS_STATUS_SHIFT)
#define XUSB_CSB_FSPI_PVTPORTSC3_3_PLS_STATUS_RANGE        3:0
#define XUSB_CSB_FSPI_PVTPORTSC3_3_PLS_STATUS_WOFFSET      0
#define XUSB_CSB_FSPI_PVTPORTSC3_3_PLS_STATUS_DEFAULT      (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTSC3_3_PLS_STATUS_DEFAULT_MASK (_MK_MASK_CONST(0xf)
#define XUSB_CSB_FSPI_PVTPORTSC3_3_PLS_STATUS_SW_DEFAULT   (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTSC3_3_PLS_STATUS_SW_DEFAULT_MASK (_MK_MASK_CONST(0xf)
#define XUSB_CSB_FSPI_PVTPORTSC3_3_PLS_STATUS_ENABLED      _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTSC3_3_PLS_STATUS_L1_SUSPEND   _MK_ENUM_CONST(0x00000002)
#define XUSB_CSB_FSPI_PVTPORTSC3_3_PLS_STATUS_SUSPEND      _MK_ENUM_CONST(0x00000003)
#define XUSB_CSB_FSPI_PVTPORTSC3_3_PLS_STATUS_POWER_OFF    _MK_ENUM_CONST(0x00000004)
#define XUSB_CSB_FSPI_PVTPORTSC3_3_PLS_STATUS_DISCONNECTED _MK_ENUM_CONST(0x00000005)
#define XUSB_CSB_FSPI_PVTPORTSC3_3_PLS_STATUS_DISABLED     _MK_ENUM_CONST(0x00000007)
#define XUSB_CSB_FSPI_PVTPORTSC3_3_PLS_STATUS_RESET        _MK_ENUM_CONST(0x00000009)
#define XUSB_CSB_FSPI_PVTPORTSC3_3_PLS_STATUS_TESTMODE     _MK_ENUM_CONST(0x0000000B)
#define XUSB_CSB_FSPI_PVTPORTSC3_3_PLS_STATUS_RESUME       _MK_ENUM_CONST(0x0000000F)
#define XUSB_CSB_FSPI_PVTPORTSC3_3_CCS_SHIFT                _MK_SHIFT_CONST(12)
#define XUSB_CSB_FSPI_PVTPORTSC3_3_CCS_FIELD               (_MK_SHIFT_CONST(0x1) << XUSB_CSB_FSPI_PVTPORTSC3_3_CCS_SHIFT)
#define XUSB_CSB_FSPI_PVTPORTSC3_3_CCS_RANGE               12:12
#define XUSB_CSB_FSPI_PVTPORTSC3_3_CCS_WOFFSET             0
#define XUSB_CSB_FSPI_PVTPORTSC3_3_CCS_DEFAULT             (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTSC3_3_CCS_DEFAULT_MASK        (_MK_MASK_CONST(0x1)
#define XUSB_CSB_FSPI_PVTPORTSC3_3_CCS_SW_DEFAULT          (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTSC3_3_CCS_SW_DEFAULT_MASK     (_MK_MASK_CONST(0x1)
#define XUSB_CSB_FSPI_PVTPORTSC3_3_CCS_NODEV               _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTSC3_3_CCS_DEV                 _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_FSPI_PVTPORTSC3_3_PORT_SPEED_SHIFT         _MK_SHIFT_CONST(16)
#define XUSB_CSB_FSPI_PVTPORTSC3_3_PORT_SPEED_FIELD        (_MK_SHIFT_CONST(0xf) << XUSB_CSB_FSPI_PVTPORTSC3_3_PORT_SPEED_SHIFT)
#define XUSB_CSB_FSPI_PVTPORTSC3_3_PORT_SPEED_RANGE        19:16
#define XUSB_CSB_FSPI_PVTPORTSC3_3_PORT_SPEED_WOFFSET      0
#define XUSB_CSB_FSPI_PVTPORTSC3_3_PORT_SPEED_DEFAULT      (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTSC3_3_PORT_SPEED_DEFAULT_MASK (_MK_MASK_CONST(0xf)
#define XUSB_CSB_FSPI_PVTPORTSC3_3_PORT_SPEED_SW_DEFAULT   (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTSC3_3_PORT_SPEED_SW_DEFAULT_MASK (_MK_MASK_CONST(0xf)
#define XUSB_CSB_FSPI_PVTPORTSC3_3_PORT_SPEED_FS           _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_FSPI_PVTPORTSC3_3_PORT_SPEED_LS           _MK_ENUM_CONST(0x00000002)
#define XUSB_CSB_FSPI_PVTPORTSC3_3_PORT_SPEED_HS           _MK_ENUM_CONST(0x00000003)
#define XUSB_CSB_FSPI_PVTPORTSC3_3_PORT_SPEED_HS           _MK_ENUM_CONST(0x00000003)
#define XUSB_CSB_FSPI_PVTPORTSC3_3_OCA_SHIFT                _MK_SHIFT_CONST(20)
#define XUSB_CSB_FSPI_PVTPORTSC3_3_OCA_FIELD               (_MK_SHIFT_CONST(0x1) << XUSB_CSB_FSPI_PVTPORTSC3_3_OCA_SHIFT)
#define XUSB_CSB_FSPI_PVTPORTSC3_3_OCA_RANGE               20:20
#define XUSB_CSB_FSPI_PVTPORTSC3_3_OCA_WOFFSET             0
#define XUSB_CSB_FSPI_PVTPORTSC3_3_OCA_DEFAULT             (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTSC3_3_OCA_DEFAULT_MASK        (_MK_MASK_CONST(0x1)
#define XUSB_CSB_FSPI_PVTPORTSC3_3_OCA_SW_DEFAULT          (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTSC3_3_OCA_SW_DEFAULT_MASK     (_MK_MASK_CONST(0x1)
#define XUSB_CSB_FSPI_PVTPORTSC3_3_OCA_DISABLED            _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTSC3_3_OCA_ENABLED             _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_FSPI_PVTPORTSC3_3_DIRECTED_FAIL_SHIFT      _MK_SHIFT_CONST(21)
#define XUSB_CSB_FSPI_PVTPORTSC3_3_DIRECTED_FAIL_FIELD     (_MK_SHIFT_CONST(0x1) << XUSB_CSB_FSPI_PVTPORTSC3_3_DIRECTED_FAIL_SHIFT)
#define XUSB_CSB_FSPI_PVTPORTSC3_3_DIRECTED_FAIL_RANGE     21:21
#define XUSB_CSB_FSPI_PVTPORTSC3_3_DIRECTED_FAIL_WOFFSET   0
#define XUSB_CSB_FSPI_PVTPORTSC3_3_DIRECTED_FAIL_DEFAULT   (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTSC3_3_DIRECTED_FAIL_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_CSB_FSPI_PVTPORTSC3_3_DIRECTED_FAIL_SW_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTSC3_3_DIRECTED_FAIL_SW_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_CSB_FSPI_PVTPORTSC3_3_DIRECTED_FAIL_NO_FAIL   _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTSC3_3_DIRECTED_FAIL_FAILED    _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_FSPI_PVTPORTSC3_3_DIRECTED_FAIL_CLEAR     _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_FSPI_PVTPORTSC3_3_DR_SHIFT                 _MK_SHIFT_CONST(30)
#define XUSB_CSB_FSPI_PVTPORTSC3_3_DR_FIELD                (_MK_SHIFT_CONST(0x1) << XUSB_CSB_FSPI_PVTPORTSC3_3_DR_SHIFT)
#define XUSB_CSB_FSPI_PVTPORTSC3_3_DR_RANGE                30:30
#define XUSB_CSB_FSPI_PVTPORTSC3_3_DR_WOFFSET              0
#define XUSB_CSB_FSPI_PVTPORTSC3_3_DR_DEFAULT              (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTSC3_3_DR_DEFAULT_MASK         (_MK_MASK_CONST(0x1)
#define XUSB_CSB_FSPI_PVTPORTSC3_3_DR_SW_DEFAULT           (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTSC3_3_DR_SW_DEFAULT_MASK      (_MK_MASK_CONST(0x1)
#define XUSB_CSB_FSPI_PVTPORTSC3_3_DR_NON_REMOVABLE        _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTSC3_3_DR_REMOVABLE            _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_FSPI_PVTPORTSC3_4                         _MK_ADDR_CONST(0x117048)
#define XUSB_CSB_FSPI_PVTPORTSC3_4_SECURE                  0
#define XUSB_CSB_FSPI_PVTPORTSC3_4_WORD_COUNT              1
#define XUSB_CSB_FSPI_PVTPORTSC3_4_RESET_VAL               _MK_MASK_CONST(0x0)
#define XUSB_CSB_FSPI_PVTPORTSC3_4_RESET_MASK              _MK_MASK_CONST(0x403f100f)
#define XUSB_CSB_FSPI_PVTPORTSC3_4_SW_DEFAULT_VAL          _MK_MASK_CONST(0x0)
#define XUSB_CSB_FSPI_PVTPORTSC3_4_SW_DEFAULT_MASK         _MK_MASK_CONST(0x403f100f)
#define XUSB_CSB_FSPI_PVTPORTSC3_4_READ_MASK               _MK_MASK_CONST(0x403f100f)
#define XUSB_CSB_FSPI_PVTPORTSC3_4_WRITE_MASK              _MK_MASK_CONST(0x200000)
#define XUSB_CSB_FSPI_PVTPORTSC3_4_PLS_STATUS_SHIFT         _MK_SHIFT_CONST(0)
#define XUSB_CSB_FSPI_PVTPORTSC3_4_PLS_STATUS_FIELD        (_MK_SHIFT_CONST(0xf) << XUSB_CSB_FSPI_PVTPORTSC3_4_PLS_STATUS_SHIFT)
#define XUSB_CSB_FSPI_PVTPORTSC3_4_PLS_STATUS_RANGE        3:0
#define XUSB_CSB_FSPI_PVTPORTSC3_4_PLS_STATUS_WOFFSET      0
#define XUSB_CSB_FSPI_PVTPORTSC3_4_PLS_STATUS_DEFAULT      (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTSC3_4_PLS_STATUS_DEFAULT_MASK (_MK_MASK_CONST(0xf)
#define XUSB_CSB_FSPI_PVTPORTSC3_4_PLS_STATUS_SW_DEFAULT   (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTSC3_4_PLS_STATUS_SW_DEFAULT_MASK (_MK_MASK_CONST(0xf)
#define XUSB_CSB_FSPI_PVTPORTSC3_4_PLS_STATUS_ENABLED      _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTSC3_4_PLS_STATUS_L1_SUSPEND   _MK_ENUM_CONST(0x00000002)
#define XUSB_CSB_FSPI_PVTPORTSC3_4_PLS_STATUS_SUSPEND      _MK_ENUM_CONST(0x00000003)
#define XUSB_CSB_FSPI_PVTPORTSC3_4_PLS_STATUS_POWER_OFF    _MK_ENUM_CONST(0x00000004)
#define XUSB_CSB_FSPI_PVTPORTSC3_4_PLS_STATUS_DISCONNECTED _MK_ENUM_CONST(0x00000005)
#define XUSB_CSB_FSPI_PVTPORTSC3_4_PLS_STATUS_DISABLED     _MK_ENUM_CONST(0x00000007)
#define XUSB_CSB_FSPI_PVTPORTSC3_4_PLS_STATUS_RESET        _MK_ENUM_CONST(0x00000009)
#define XUSB_CSB_FSPI_PVTPORTSC3_4_PLS_STATUS_TESTMODE     _MK_ENUM_CONST(0x0000000B)
#define XUSB_CSB_FSPI_PVTPORTSC3_4_PLS_STATUS_RESUME       _MK_ENUM_CONST(0x0000000F)
#define XUSB_CSB_FSPI_PVTPORTSC3_4_CCS_SHIFT                _MK_SHIFT_CONST(12)
#define XUSB_CSB_FSPI_PVTPORTSC3_4_CCS_FIELD               (_MK_SHIFT_CONST(0x1) << XUSB_CSB_FSPI_PVTPORTSC3_4_CCS_SHIFT)
#define XUSB_CSB_FSPI_PVTPORTSC3_4_CCS_RANGE               12:12
#define XUSB_CSB_FSPI_PVTPORTSC3_4_CCS_WOFFSET             0
#define XUSB_CSB_FSPI_PVTPORTSC3_4_CCS_DEFAULT             (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTSC3_4_CCS_DEFAULT_MASK        (_MK_MASK_CONST(0x1)
#define XUSB_CSB_FSPI_PVTPORTSC3_4_CCS_SW_DEFAULT          (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTSC3_4_CCS_SW_DEFAULT_MASK     (_MK_MASK_CONST(0x1)
#define XUSB_CSB_FSPI_PVTPORTSC3_4_CCS_NODEV               _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTSC3_4_CCS_DEV                 _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_FSPI_PVTPORTSC3_4_PORT_SPEED_SHIFT         _MK_SHIFT_CONST(16)
#define XUSB_CSB_FSPI_PVTPORTSC3_4_PORT_SPEED_FIELD        (_MK_SHIFT_CONST(0xf) << XUSB_CSB_FSPI_PVTPORTSC3_4_PORT_SPEED_SHIFT)
#define XUSB_CSB_FSPI_PVTPORTSC3_4_PORT_SPEED_RANGE        19:16
#define XUSB_CSB_FSPI_PVTPORTSC3_4_PORT_SPEED_WOFFSET      0
#define XUSB_CSB_FSPI_PVTPORTSC3_4_PORT_SPEED_DEFAULT      (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTSC3_4_PORT_SPEED_DEFAULT_MASK (_MK_MASK_CONST(0xf)
#define XUSB_CSB_FSPI_PVTPORTSC3_4_PORT_SPEED_SW_DEFAULT   (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTSC3_4_PORT_SPEED_SW_DEFAULT_MASK (_MK_MASK_CONST(0xf)
#define XUSB_CSB_FSPI_PVTPORTSC3_4_PORT_SPEED_FS           _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_FSPI_PVTPORTSC3_4_PORT_SPEED_LS           _MK_ENUM_CONST(0x00000002)
#define XUSB_CSB_FSPI_PVTPORTSC3_4_PORT_SPEED_HS           _MK_ENUM_CONST(0x00000003)
#define XUSB_CSB_FSPI_PVTPORTSC3_4_PORT_SPEED_HS           _MK_ENUM_CONST(0x00000003)
#define XUSB_CSB_FSPI_PVTPORTSC3_4_OCA_SHIFT                _MK_SHIFT_CONST(20)
#define XUSB_CSB_FSPI_PVTPORTSC3_4_OCA_FIELD               (_MK_SHIFT_CONST(0x1) << XUSB_CSB_FSPI_PVTPORTSC3_4_OCA_SHIFT)
#define XUSB_CSB_FSPI_PVTPORTSC3_4_OCA_RANGE               20:20
#define XUSB_CSB_FSPI_PVTPORTSC3_4_OCA_WOFFSET             0
#define XUSB_CSB_FSPI_PVTPORTSC3_4_OCA_DEFAULT             (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTSC3_4_OCA_DEFAULT_MASK        (_MK_MASK_CONST(0x1)
#define XUSB_CSB_FSPI_PVTPORTSC3_4_OCA_SW_DEFAULT          (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTSC3_4_OCA_SW_DEFAULT_MASK     (_MK_MASK_CONST(0x1)
#define XUSB_CSB_FSPI_PVTPORTSC3_4_OCA_DISABLED            _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTSC3_4_OCA_ENABLED             _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_FSPI_PVTPORTSC3_4_DIRECTED_FAIL_SHIFT      _MK_SHIFT_CONST(21)
#define XUSB_CSB_FSPI_PVTPORTSC3_4_DIRECTED_FAIL_FIELD     (_MK_SHIFT_CONST(0x1) << XUSB_CSB_FSPI_PVTPORTSC3_4_DIRECTED_FAIL_SHIFT)
#define XUSB_CSB_FSPI_PVTPORTSC3_4_DIRECTED_FAIL_RANGE     21:21
#define XUSB_CSB_FSPI_PVTPORTSC3_4_DIRECTED_FAIL_WOFFSET   0
#define XUSB_CSB_FSPI_PVTPORTSC3_4_DIRECTED_FAIL_DEFAULT   (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTSC3_4_DIRECTED_FAIL_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_CSB_FSPI_PVTPORTSC3_4_DIRECTED_FAIL_SW_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTSC3_4_DIRECTED_FAIL_SW_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_CSB_FSPI_PVTPORTSC3_4_DIRECTED_FAIL_NO_FAIL   _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTSC3_4_DIRECTED_FAIL_FAILED    _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_FSPI_PVTPORTSC3_4_DIRECTED_FAIL_CLEAR     _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_FSPI_PVTPORTSC3_4_DR_SHIFT                 _MK_SHIFT_CONST(30)
#define XUSB_CSB_FSPI_PVTPORTSC3_4_DR_FIELD                (_MK_SHIFT_CONST(0x1) << XUSB_CSB_FSPI_PVTPORTSC3_4_DR_SHIFT)
#define XUSB_CSB_FSPI_PVTPORTSC3_4_DR_RANGE                30:30
#define XUSB_CSB_FSPI_PVTPORTSC3_4_DR_WOFFSET              0
#define XUSB_CSB_FSPI_PVTPORTSC3_4_DR_DEFAULT              (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTSC3_4_DR_DEFAULT_MASK         (_MK_MASK_CONST(0x1)
#define XUSB_CSB_FSPI_PVTPORTSC3_4_DR_SW_DEFAULT           (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTSC3_4_DR_SW_DEFAULT_MASK      (_MK_MASK_CONST(0x1)
#define XUSB_CSB_FSPI_PVTPORTSC3_4_DR_NON_REMOVABLE        _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTSC3_4_DR_REMOVABLE            _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_FSPI_PVTPORTSC3_5                         _MK_ADDR_CONST(0x117058)
#define XUSB_CSB_FSPI_PVTPORTSC3_5_SECURE                  0
#define XUSB_CSB_FSPI_PVTPORTSC3_5_WORD_COUNT              1
#define XUSB_CSB_FSPI_PVTPORTSC3_5_RESET_VAL               _MK_MASK_CONST(0x0)
#define XUSB_CSB_FSPI_PVTPORTSC3_5_RESET_MASK              _MK_MASK_CONST(0x403f100f)
#define XUSB_CSB_FSPI_PVTPORTSC3_5_SW_DEFAULT_VAL          _MK_MASK_CONST(0x0)
#define XUSB_CSB_FSPI_PVTPORTSC3_5_SW_DEFAULT_MASK         _MK_MASK_CONST(0x403f100f)
#define XUSB_CSB_FSPI_PVTPORTSC3_5_READ_MASK               _MK_MASK_CONST(0x403f100f)
#define XUSB_CSB_FSPI_PVTPORTSC3_5_WRITE_MASK              _MK_MASK_CONST(0x200000)
#define XUSB_CSB_FSPI_PVTPORTSC3_5_PLS_STATUS_SHIFT         _MK_SHIFT_CONST(0)
#define XUSB_CSB_FSPI_PVTPORTSC3_5_PLS_STATUS_FIELD        (_MK_SHIFT_CONST(0xf) << XUSB_CSB_FSPI_PVTPORTSC3_5_PLS_STATUS_SHIFT)
#define XUSB_CSB_FSPI_PVTPORTSC3_5_PLS_STATUS_RANGE        3:0
#define XUSB_CSB_FSPI_PVTPORTSC3_5_PLS_STATUS_WOFFSET      0
#define XUSB_CSB_FSPI_PVTPORTSC3_5_PLS_STATUS_DEFAULT      (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTSC3_5_PLS_STATUS_DEFAULT_MASK (_MK_MASK_CONST(0xf)
#define XUSB_CSB_FSPI_PVTPORTSC3_5_PLS_STATUS_SW_DEFAULT   (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTSC3_5_PLS_STATUS_SW_DEFAULT_MASK (_MK_MASK_CONST(0xf)
#define XUSB_CSB_FSPI_PVTPORTSC3_5_PLS_STATUS_ENABLED      _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTSC3_5_PLS_STATUS_L1_SUSPEND   _MK_ENUM_CONST(0x00000002)
#define XUSB_CSB_FSPI_PVTPORTSC3_5_PLS_STATUS_SUSPEND      _MK_ENUM_CONST(0x00000003)
#define XUSB_CSB_FSPI_PVTPORTSC3_5_PLS_STATUS_POWER_OFF    _MK_ENUM_CONST(0x00000004)
#define XUSB_CSB_FSPI_PVTPORTSC3_5_PLS_STATUS_DISCONNECTED _MK_ENUM_CONST(0x00000005)
#define XUSB_CSB_FSPI_PVTPORTSC3_5_PLS_STATUS_DISABLED     _MK_ENUM_CONST(0x00000007)
#define XUSB_CSB_FSPI_PVTPORTSC3_5_PLS_STATUS_RESET        _MK_ENUM_CONST(0x00000009)
#define XUSB_CSB_FSPI_PVTPORTSC3_5_PLS_STATUS_TESTMODE     _MK_ENUM_CONST(0x0000000B)
#define XUSB_CSB_FSPI_PVTPORTSC3_5_PLS_STATUS_RESUME       _MK_ENUM_CONST(0x0000000F)
#define XUSB_CSB_FSPI_PVTPORTSC3_5_CCS_SHIFT                _MK_SHIFT_CONST(12)
#define XUSB_CSB_FSPI_PVTPORTSC3_5_CCS_FIELD               (_MK_SHIFT_CONST(0x1) << XUSB_CSB_FSPI_PVTPORTSC3_5_CCS_SHIFT)
#define XUSB_CSB_FSPI_PVTPORTSC3_5_CCS_RANGE               12:12
#define XUSB_CSB_FSPI_PVTPORTSC3_5_CCS_WOFFSET             0
#define XUSB_CSB_FSPI_PVTPORTSC3_5_CCS_DEFAULT             (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTSC3_5_CCS_DEFAULT_MASK        (_MK_MASK_CONST(0x1)
#define XUSB_CSB_FSPI_PVTPORTSC3_5_CCS_SW_DEFAULT          (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTSC3_5_CCS_SW_DEFAULT_MASK     (_MK_MASK_CONST(0x1)
#define XUSB_CSB_FSPI_PVTPORTSC3_5_CCS_NODEV               _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTSC3_5_CCS_DEV                 _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_FSPI_PVTPORTSC3_5_PORT_SPEED_SHIFT         _MK_SHIFT_CONST(16)
#define XUSB_CSB_FSPI_PVTPORTSC3_5_PORT_SPEED_FIELD        (_MK_SHIFT_CONST(0xf) << XUSB_CSB_FSPI_PVTPORTSC3_5_PORT_SPEED_SHIFT)
#define XUSB_CSB_FSPI_PVTPORTSC3_5_PORT_SPEED_RANGE        19:16
#define XUSB_CSB_FSPI_PVTPORTSC3_5_PORT_SPEED_WOFFSET      0
#define XUSB_CSB_FSPI_PVTPORTSC3_5_PORT_SPEED_DEFAULT      (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTSC3_5_PORT_SPEED_DEFAULT_MASK (_MK_MASK_CONST(0xf)
#define XUSB_CSB_FSPI_PVTPORTSC3_5_PORT_SPEED_SW_DEFAULT   (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTSC3_5_PORT_SPEED_SW_DEFAULT_MASK (_MK_MASK_CONST(0xf)
#define XUSB_CSB_FSPI_PVTPORTSC3_5_PORT_SPEED_FS           _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_FSPI_PVTPORTSC3_5_PORT_SPEED_LS           _MK_ENUM_CONST(0x00000002)
#define XUSB_CSB_FSPI_PVTPORTSC3_5_PORT_SPEED_HS           _MK_ENUM_CONST(0x00000003)
#define XUSB_CSB_FSPI_PVTPORTSC3_5_PORT_SPEED_HS           _MK_ENUM_CONST(0x00000003)
#define XUSB_CSB_FSPI_PVTPORTSC3_5_OCA_SHIFT                _MK_SHIFT_CONST(20)
#define XUSB_CSB_FSPI_PVTPORTSC3_5_OCA_FIELD               (_MK_SHIFT_CONST(0x1) << XUSB_CSB_FSPI_PVTPORTSC3_5_OCA_SHIFT)
#define XUSB_CSB_FSPI_PVTPORTSC3_5_OCA_RANGE               20:20
#define XUSB_CSB_FSPI_PVTPORTSC3_5_OCA_WOFFSET             0
#define XUSB_CSB_FSPI_PVTPORTSC3_5_OCA_DEFAULT             (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTSC3_5_OCA_DEFAULT_MASK        (_MK_MASK_CONST(0x1)
#define XUSB_CSB_FSPI_PVTPORTSC3_5_OCA_SW_DEFAULT          (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTSC3_5_OCA_SW_DEFAULT_MASK     (_MK_MASK_CONST(0x1)
#define XUSB_CSB_FSPI_PVTPORTSC3_5_OCA_DISABLED            _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTSC3_5_OCA_ENABLED             _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_FSPI_PVTPORTSC3_5_DIRECTED_FAIL_SHIFT      _MK_SHIFT_CONST(21)
#define XUSB_CSB_FSPI_PVTPORTSC3_5_DIRECTED_FAIL_FIELD     (_MK_SHIFT_CONST(0x1) << XUSB_CSB_FSPI_PVTPORTSC3_5_DIRECTED_FAIL_SHIFT)
#define XUSB_CSB_FSPI_PVTPORTSC3_5_DIRECTED_FAIL_RANGE     21:21
#define XUSB_CSB_FSPI_PVTPORTSC3_5_DIRECTED_FAIL_WOFFSET   0
#define XUSB_CSB_FSPI_PVTPORTSC3_5_DIRECTED_FAIL_DEFAULT   (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTSC3_5_DIRECTED_FAIL_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_CSB_FSPI_PVTPORTSC3_5_DIRECTED_FAIL_SW_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTSC3_5_DIRECTED_FAIL_SW_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_CSB_FSPI_PVTPORTSC3_5_DIRECTED_FAIL_NO_FAIL   _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTSC3_5_DIRECTED_FAIL_FAILED    _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_FSPI_PVTPORTSC3_5_DIRECTED_FAIL_CLEAR     _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_FSPI_PVTPORTSC3_5_DR_SHIFT                 _MK_SHIFT_CONST(30)
#define XUSB_CSB_FSPI_PVTPORTSC3_5_DR_FIELD                (_MK_SHIFT_CONST(0x1) << XUSB_CSB_FSPI_PVTPORTSC3_5_DR_SHIFT)
#define XUSB_CSB_FSPI_PVTPORTSC3_5_DR_RANGE                30:30
#define XUSB_CSB_FSPI_PVTPORTSC3_5_DR_WOFFSET              0
#define XUSB_CSB_FSPI_PVTPORTSC3_5_DR_DEFAULT              (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTSC3_5_DR_DEFAULT_MASK         (_MK_MASK_CONST(0x1)
#define XUSB_CSB_FSPI_PVTPORTSC3_5_DR_SW_DEFAULT           (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTSC3_5_DR_SW_DEFAULT_MASK      (_MK_MASK_CONST(0x1)
#define XUSB_CSB_FSPI_PVTPORTSC3_5_DR_NON_REMOVABLE        _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTSC3_5_DR_REMOVABLE            _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_FSPI_PVTPORTSC3_6                         _MK_ADDR_CONST(0x117068)
#define XUSB_CSB_FSPI_PVTPORTSC3_6_SECURE                  0
#define XUSB_CSB_FSPI_PVTPORTSC3_6_WORD_COUNT              1
#define XUSB_CSB_FSPI_PVTPORTSC3_6_RESET_VAL               _MK_MASK_CONST(0x0)
#define XUSB_CSB_FSPI_PVTPORTSC3_6_RESET_MASK              _MK_MASK_CONST(0x403f100f)
#define XUSB_CSB_FSPI_PVTPORTSC3_6_SW_DEFAULT_VAL          _MK_MASK_CONST(0x0)
#define XUSB_CSB_FSPI_PVTPORTSC3_6_SW_DEFAULT_MASK         _MK_MASK_CONST(0x403f100f)
#define XUSB_CSB_FSPI_PVTPORTSC3_6_READ_MASK               _MK_MASK_CONST(0x403f100f)
#define XUSB_CSB_FSPI_PVTPORTSC3_6_WRITE_MASK              _MK_MASK_CONST(0x200000)
#define XUSB_CSB_FSPI_PVTPORTSC3_6_PLS_STATUS_SHIFT         _MK_SHIFT_CONST(0)
#define XUSB_CSB_FSPI_PVTPORTSC3_6_PLS_STATUS_FIELD        (_MK_SHIFT_CONST(0xf) << XUSB_CSB_FSPI_PVTPORTSC3_6_PLS_STATUS_SHIFT)
#define XUSB_CSB_FSPI_PVTPORTSC3_6_PLS_STATUS_RANGE        3:0
#define XUSB_CSB_FSPI_PVTPORTSC3_6_PLS_STATUS_WOFFSET      0
#define XUSB_CSB_FSPI_PVTPORTSC3_6_PLS_STATUS_DEFAULT      (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTSC3_6_PLS_STATUS_DEFAULT_MASK (_MK_MASK_CONST(0xf)
#define XUSB_CSB_FSPI_PVTPORTSC3_6_PLS_STATUS_SW_DEFAULT   (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTSC3_6_PLS_STATUS_SW_DEFAULT_MASK (_MK_MASK_CONST(0xf)
#define XUSB_CSB_FSPI_PVTPORTSC3_6_PLS_STATUS_ENABLED      _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTSC3_6_PLS_STATUS_L1_SUSPEND   _MK_ENUM_CONST(0x00000002)
#define XUSB_CSB_FSPI_PVTPORTSC3_6_PLS_STATUS_SUSPEND      _MK_ENUM_CONST(0x00000003)
#define XUSB_CSB_FSPI_PVTPORTSC3_6_PLS_STATUS_POWER_OFF    _MK_ENUM_CONST(0x00000004)
#define XUSB_CSB_FSPI_PVTPORTSC3_6_PLS_STATUS_DISCONNECTED _MK_ENUM_CONST(0x00000005)
#define XUSB_CSB_FSPI_PVTPORTSC3_6_PLS_STATUS_DISABLED     _MK_ENUM_CONST(0x00000007)
#define XUSB_CSB_FSPI_PVTPORTSC3_6_PLS_STATUS_RESET        _MK_ENUM_CONST(0x00000009)
#define XUSB_CSB_FSPI_PVTPORTSC3_6_PLS_STATUS_TESTMODE     _MK_ENUM_CONST(0x0000000B)
#define XUSB_CSB_FSPI_PVTPORTSC3_6_PLS_STATUS_RESUME       _MK_ENUM_CONST(0x0000000F)
#define XUSB_CSB_FSPI_PVTPORTSC3_6_CCS_SHIFT                _MK_SHIFT_CONST(12)
#define XUSB_CSB_FSPI_PVTPORTSC3_6_CCS_FIELD               (_MK_SHIFT_CONST(0x1) << XUSB_CSB_FSPI_PVTPORTSC3_6_CCS_SHIFT)
#define XUSB_CSB_FSPI_PVTPORTSC3_6_CCS_RANGE               12:12
#define XUSB_CSB_FSPI_PVTPORTSC3_6_CCS_WOFFSET             0
#define XUSB_CSB_FSPI_PVTPORTSC3_6_CCS_DEFAULT             (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTSC3_6_CCS_DEFAULT_MASK        (_MK_MASK_CONST(0x1)
#define XUSB_CSB_FSPI_PVTPORTSC3_6_CCS_SW_DEFAULT          (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTSC3_6_CCS_SW_DEFAULT_MASK     (_MK_MASK_CONST(0x1)
#define XUSB_CSB_FSPI_PVTPORTSC3_6_CCS_NODEV               _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTSC3_6_CCS_DEV                 _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_FSPI_PVTPORTSC3_6_PORT_SPEED_SHIFT         _MK_SHIFT_CONST(16)
#define XUSB_CSB_FSPI_PVTPORTSC3_6_PORT_SPEED_FIELD        (_MK_SHIFT_CONST(0xf) << XUSB_CSB_FSPI_PVTPORTSC3_6_PORT_SPEED_SHIFT)
#define XUSB_CSB_FSPI_PVTPORTSC3_6_PORT_SPEED_RANGE        19:16
#define XUSB_CSB_FSPI_PVTPORTSC3_6_PORT_SPEED_WOFFSET      0
#define XUSB_CSB_FSPI_PVTPORTSC3_6_PORT_SPEED_DEFAULT      (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTSC3_6_PORT_SPEED_DEFAULT_MASK (_MK_MASK_CONST(0xf)
#define XUSB_CSB_FSPI_PVTPORTSC3_6_PORT_SPEED_SW_DEFAULT   (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTSC3_6_PORT_SPEED_SW_DEFAULT_MASK (_MK_MASK_CONST(0xf)
#define XUSB_CSB_FSPI_PVTPORTSC3_6_PORT_SPEED_FS           _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_FSPI_PVTPORTSC3_6_PORT_SPEED_LS           _MK_ENUM_CONST(0x00000002)
#define XUSB_CSB_FSPI_PVTPORTSC3_6_PORT_SPEED_HS           _MK_ENUM_CONST(0x00000003)
#define XUSB_CSB_FSPI_PVTPORTSC3_6_PORT_SPEED_HS           _MK_ENUM_CONST(0x00000003)
#define XUSB_CSB_FSPI_PVTPORTSC3_6_OCA_SHIFT                _MK_SHIFT_CONST(20)
#define XUSB_CSB_FSPI_PVTPORTSC3_6_OCA_FIELD               (_MK_SHIFT_CONST(0x1) << XUSB_CSB_FSPI_PVTPORTSC3_6_OCA_SHIFT)
#define XUSB_CSB_FSPI_PVTPORTSC3_6_OCA_RANGE               20:20
#define XUSB_CSB_FSPI_PVTPORTSC3_6_OCA_WOFFSET             0
#define XUSB_CSB_FSPI_PVTPORTSC3_6_OCA_DEFAULT             (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTSC3_6_OCA_DEFAULT_MASK        (_MK_MASK_CONST(0x1)
#define XUSB_CSB_FSPI_PVTPORTSC3_6_OCA_SW_DEFAULT          (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTSC3_6_OCA_SW_DEFAULT_MASK     (_MK_MASK_CONST(0x1)
#define XUSB_CSB_FSPI_PVTPORTSC3_6_OCA_DISABLED            _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTSC3_6_OCA_ENABLED             _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_FSPI_PVTPORTSC3_6_DIRECTED_FAIL_SHIFT      _MK_SHIFT_CONST(21)
#define XUSB_CSB_FSPI_PVTPORTSC3_6_DIRECTED_FAIL_FIELD     (_MK_SHIFT_CONST(0x1) << XUSB_CSB_FSPI_PVTPORTSC3_6_DIRECTED_FAIL_SHIFT)
#define XUSB_CSB_FSPI_PVTPORTSC3_6_DIRECTED_FAIL_RANGE     21:21
#define XUSB_CSB_FSPI_PVTPORTSC3_6_DIRECTED_FAIL_WOFFSET   0
#define XUSB_CSB_FSPI_PVTPORTSC3_6_DIRECTED_FAIL_DEFAULT   (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTSC3_6_DIRECTED_FAIL_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_CSB_FSPI_PVTPORTSC3_6_DIRECTED_FAIL_SW_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTSC3_6_DIRECTED_FAIL_SW_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_CSB_FSPI_PVTPORTSC3_6_DIRECTED_FAIL_NO_FAIL   _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTSC3_6_DIRECTED_FAIL_FAILED    _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_FSPI_PVTPORTSC3_6_DIRECTED_FAIL_CLEAR     _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_FSPI_PVTPORTSC3_6_DR_SHIFT                 _MK_SHIFT_CONST(30)
#define XUSB_CSB_FSPI_PVTPORTSC3_6_DR_FIELD                (_MK_SHIFT_CONST(0x1) << XUSB_CSB_FSPI_PVTPORTSC3_6_DR_SHIFT)
#define XUSB_CSB_FSPI_PVTPORTSC3_6_DR_RANGE                30:30
#define XUSB_CSB_FSPI_PVTPORTSC3_6_DR_WOFFSET              0
#define XUSB_CSB_FSPI_PVTPORTSC3_6_DR_DEFAULT              (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTSC3_6_DR_DEFAULT_MASK         (_MK_MASK_CONST(0x1)
#define XUSB_CSB_FSPI_PVTPORTSC3_6_DR_SW_DEFAULT           (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTSC3_6_DR_SW_DEFAULT_MASK      (_MK_MASK_CONST(0x1)
#define XUSB_CSB_FSPI_PVTPORTSC3_6_DR_NON_REMOVABLE        _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTSC3_6_DR_REMOVABLE            _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_FSPI_PVTPORTSC3_7                         _MK_ADDR_CONST(0x117078)
#define XUSB_CSB_FSPI_PVTPORTSC3_7_SECURE                  0
#define XUSB_CSB_FSPI_PVTPORTSC3_7_WORD_COUNT              1
#define XUSB_CSB_FSPI_PVTPORTSC3_7_RESET_VAL               _MK_MASK_CONST(0x0)
#define XUSB_CSB_FSPI_PVTPORTSC3_7_RESET_MASK              _MK_MASK_CONST(0x403f100f)
#define XUSB_CSB_FSPI_PVTPORTSC3_7_SW_DEFAULT_VAL          _MK_MASK_CONST(0x0)
#define XUSB_CSB_FSPI_PVTPORTSC3_7_SW_DEFAULT_MASK         _MK_MASK_CONST(0x403f100f)
#define XUSB_CSB_FSPI_PVTPORTSC3_7_READ_MASK               _MK_MASK_CONST(0x403f100f)
#define XUSB_CSB_FSPI_PVTPORTSC3_7_WRITE_MASK              _MK_MASK_CONST(0x200000)
#define XUSB_CSB_FSPI_PVTPORTSC3_7_PLS_STATUS_SHIFT         _MK_SHIFT_CONST(0)
#define XUSB_CSB_FSPI_PVTPORTSC3_7_PLS_STATUS_FIELD        (_MK_SHIFT_CONST(0xf) << XUSB_CSB_FSPI_PVTPORTSC3_7_PLS_STATUS_SHIFT)
#define XUSB_CSB_FSPI_PVTPORTSC3_7_PLS_STATUS_RANGE        3:0
#define XUSB_CSB_FSPI_PVTPORTSC3_7_PLS_STATUS_WOFFSET      0
#define XUSB_CSB_FSPI_PVTPORTSC3_7_PLS_STATUS_DEFAULT      (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTSC3_7_PLS_STATUS_DEFAULT_MASK (_MK_MASK_CONST(0xf)
#define XUSB_CSB_FSPI_PVTPORTSC3_7_PLS_STATUS_SW_DEFAULT   (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTSC3_7_PLS_STATUS_SW_DEFAULT_MASK (_MK_MASK_CONST(0xf)
#define XUSB_CSB_FSPI_PVTPORTSC3_7_PLS_STATUS_ENABLED      _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTSC3_7_PLS_STATUS_L1_SUSPEND   _MK_ENUM_CONST(0x00000002)
#define XUSB_CSB_FSPI_PVTPORTSC3_7_PLS_STATUS_SUSPEND      _MK_ENUM_CONST(0x00000003)
#define XUSB_CSB_FSPI_PVTPORTSC3_7_PLS_STATUS_POWER_OFF    _MK_ENUM_CONST(0x00000004)
#define XUSB_CSB_FSPI_PVTPORTSC3_7_PLS_STATUS_DISCONNECTED _MK_ENUM_CONST(0x00000005)
#define XUSB_CSB_FSPI_PVTPORTSC3_7_PLS_STATUS_DISABLED     _MK_ENUM_CONST(0x00000007)
#define XUSB_CSB_FSPI_PVTPORTSC3_7_PLS_STATUS_RESET        _MK_ENUM_CONST(0x00000009)
#define XUSB_CSB_FSPI_PVTPORTSC3_7_PLS_STATUS_TESTMODE     _MK_ENUM_CONST(0x0000000B)
#define XUSB_CSB_FSPI_PVTPORTSC3_7_PLS_STATUS_RESUME       _MK_ENUM_CONST(0x0000000F)
#define XUSB_CSB_FSPI_PVTPORTSC3_7_CCS_SHIFT                _MK_SHIFT_CONST(12)
#define XUSB_CSB_FSPI_PVTPORTSC3_7_CCS_FIELD               (_MK_SHIFT_CONST(0x1) << XUSB_CSB_FSPI_PVTPORTSC3_7_CCS_SHIFT)
#define XUSB_CSB_FSPI_PVTPORTSC3_7_CCS_RANGE               12:12
#define XUSB_CSB_FSPI_PVTPORTSC3_7_CCS_WOFFSET             0
#define XUSB_CSB_FSPI_PVTPORTSC3_7_CCS_DEFAULT             (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTSC3_7_CCS_DEFAULT_MASK        (_MK_MASK_CONST(0x1)
#define XUSB_CSB_FSPI_PVTPORTSC3_7_CCS_SW_DEFAULT          (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTSC3_7_CCS_SW_DEFAULT_MASK     (_MK_MASK_CONST(0x1)
#define XUSB_CSB_FSPI_PVTPORTSC3_7_CCS_NODEV               _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTSC3_7_CCS_DEV                 _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_FSPI_PVTPORTSC3_7_PORT_SPEED_SHIFT         _MK_SHIFT_CONST(16)
#define XUSB_CSB_FSPI_PVTPORTSC3_7_PORT_SPEED_FIELD        (_MK_SHIFT_CONST(0xf) << XUSB_CSB_FSPI_PVTPORTSC3_7_PORT_SPEED_SHIFT)
#define XUSB_CSB_FSPI_PVTPORTSC3_7_PORT_SPEED_RANGE        19:16
#define XUSB_CSB_FSPI_PVTPORTSC3_7_PORT_SPEED_WOFFSET      0
#define XUSB_CSB_FSPI_PVTPORTSC3_7_PORT_SPEED_DEFAULT      (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTSC3_7_PORT_SPEED_DEFAULT_MASK (_MK_MASK_CONST(0xf)
#define XUSB_CSB_FSPI_PVTPORTSC3_7_PORT_SPEED_SW_DEFAULT   (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTSC3_7_PORT_SPEED_SW_DEFAULT_MASK (_MK_MASK_CONST(0xf)
#define XUSB_CSB_FSPI_PVTPORTSC3_7_PORT_SPEED_FS           _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_FSPI_PVTPORTSC3_7_PORT_SPEED_LS           _MK_ENUM_CONST(0x00000002)
#define XUSB_CSB_FSPI_PVTPORTSC3_7_PORT_SPEED_HS           _MK_ENUM_CONST(0x00000003)
#define XUSB_CSB_FSPI_PVTPORTSC3_7_PORT_SPEED_HS           _MK_ENUM_CONST(0x00000003)
#define XUSB_CSB_FSPI_PVTPORTSC3_7_OCA_SHIFT                _MK_SHIFT_CONST(20)
#define XUSB_CSB_FSPI_PVTPORTSC3_7_OCA_FIELD               (_MK_SHIFT_CONST(0x1) << XUSB_CSB_FSPI_PVTPORTSC3_7_OCA_SHIFT)
#define XUSB_CSB_FSPI_PVTPORTSC3_7_OCA_RANGE               20:20
#define XUSB_CSB_FSPI_PVTPORTSC3_7_OCA_WOFFSET             0
#define XUSB_CSB_FSPI_PVTPORTSC3_7_OCA_DEFAULT             (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTSC3_7_OCA_DEFAULT_MASK        (_MK_MASK_CONST(0x1)
#define XUSB_CSB_FSPI_PVTPORTSC3_7_OCA_SW_DEFAULT          (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTSC3_7_OCA_SW_DEFAULT_MASK     (_MK_MASK_CONST(0x1)
#define XUSB_CSB_FSPI_PVTPORTSC3_7_OCA_DISABLED            _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTSC3_7_OCA_ENABLED             _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_FSPI_PVTPORTSC3_7_DIRECTED_FAIL_SHIFT      _MK_SHIFT_CONST(21)
#define XUSB_CSB_FSPI_PVTPORTSC3_7_DIRECTED_FAIL_FIELD     (_MK_SHIFT_CONST(0x1) << XUSB_CSB_FSPI_PVTPORTSC3_7_DIRECTED_FAIL_SHIFT)
#define XUSB_CSB_FSPI_PVTPORTSC3_7_DIRECTED_FAIL_RANGE     21:21
#define XUSB_CSB_FSPI_PVTPORTSC3_7_DIRECTED_FAIL_WOFFSET   0
#define XUSB_CSB_FSPI_PVTPORTSC3_7_DIRECTED_FAIL_DEFAULT   (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTSC3_7_DIRECTED_FAIL_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_CSB_FSPI_PVTPORTSC3_7_DIRECTED_FAIL_SW_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTSC3_7_DIRECTED_FAIL_SW_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_CSB_FSPI_PVTPORTSC3_7_DIRECTED_FAIL_NO_FAIL   _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTSC3_7_DIRECTED_FAIL_FAILED    _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_FSPI_PVTPORTSC3_7_DIRECTED_FAIL_CLEAR     _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_FSPI_PVTPORTSC3_7_DR_SHIFT                 _MK_SHIFT_CONST(30)
#define XUSB_CSB_FSPI_PVTPORTSC3_7_DR_FIELD                (_MK_SHIFT_CONST(0x1) << XUSB_CSB_FSPI_PVTPORTSC3_7_DR_SHIFT)
#define XUSB_CSB_FSPI_PVTPORTSC3_7_DR_RANGE                30:30
#define XUSB_CSB_FSPI_PVTPORTSC3_7_DR_WOFFSET              0
#define XUSB_CSB_FSPI_PVTPORTSC3_7_DR_DEFAULT              (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTSC3_7_DR_DEFAULT_MASK         (_MK_MASK_CONST(0x1)
#define XUSB_CSB_FSPI_PVTPORTSC3_7_DR_SW_DEFAULT           (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTSC3_7_DR_SW_DEFAULT_MASK      (_MK_MASK_CONST(0x1)
#define XUSB_CSB_FSPI_PVTPORTSC3_7_DR_NON_REMOVABLE        _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTSC3_7_DR_REMOVABLE            _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_FSPI_PVTPORTPMSC_0                        _MK_ADDR_CONST(0x11700c)
#define XUSB_CSB_FSPI_PVTPORTPMSC_0_SECURE                 0
#define XUSB_CSB_FSPI_PVTPORTPMSC_0_WORD_COUNT             1
#define XUSB_CSB_FSPI_PVTPORTPMSC_0_RESET_VAL              _MK_MASK_CONST(0x0)
#define XUSB_CSB_FSPI_PVTPORTPMSC_0_RESET_MASK             _MK_MASK_CONST(0xffffffff)
#define XUSB_CSB_FSPI_PVTPORTPMSC_0_SW_DEFAULT_VAL         _MK_MASK_CONST(0x0)
#define XUSB_CSB_FSPI_PVTPORTPMSC_0_SW_DEFAULT_MASK        _MK_MASK_CONST(0xffffffff)
#define XUSB_CSB_FSPI_PVTPORTPMSC_0_READ_MASK              _MK_MASK_CONST(0xffffffff)
#define XUSB_CSB_FSPI_PVTPORTPMSC_0_WRITE_MASK             _MK_MASK_CONST(0xf001fff8)
#define XUSB_CSB_FSPI_PVTPORTPMSC_0_L1S_SHIFT               _MK_SHIFT_CONST(0)
#define XUSB_CSB_FSPI_PVTPORTPMSC_0_L1S_FIELD              (_MK_SHIFT_CONST(0x7) << XUSB_CSB_FSPI_PVTPORTPMSC_0_L1S_SHIFT)
#define XUSB_CSB_FSPI_PVTPORTPMSC_0_L1S_RANGE              2:0
#define XUSB_CSB_FSPI_PVTPORTPMSC_0_L1S_WOFFSET            0
#define XUSB_CSB_FSPI_PVTPORTPMSC_0_L1S_DEFAULT            (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTPMSC_0_L1S_DEFAULT_MASK       (_MK_MASK_CONST(0x7)
#define XUSB_CSB_FSPI_PVTPORTPMSC_0_L1S_SW_DEFAULT         (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTPMSC_0_L1S_SW_DEFAULT_MASK    (_MK_MASK_CONST(0x7)
#define XUSB_CSB_FSPI_PVTPORTPMSC_0_L1S_INVLD              _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTPMSC_0_L1S_SUCCESS            _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_FSPI_PVTPORTPMSC_0_L1S_NYET               _MK_ENUM_CONST(0x00000002)
#define XUSB_CSB_FSPI_PVTPORTPMSC_0_L1S_STALL              _MK_ENUM_CONST(0x00000003)
#define XUSB_CSB_FSPI_PVTPORTPMSC_0_L1S_ERROR              _MK_ENUM_CONST(0x00000004)
#define XUSB_CSB_FSPI_PVTPORTPMSC_0_RWE_SHIFT               _MK_SHIFT_CONST(3)
#define XUSB_CSB_FSPI_PVTPORTPMSC_0_RWE_FIELD              (_MK_SHIFT_CONST(0x1) << XUSB_CSB_FSPI_PVTPORTPMSC_0_RWE_SHIFT)
#define XUSB_CSB_FSPI_PVTPORTPMSC_0_RWE_RANGE              3:3
#define XUSB_CSB_FSPI_PVTPORTPMSC_0_RWE_WOFFSET            0
#define XUSB_CSB_FSPI_PVTPORTPMSC_0_RWE_DEFAULT            (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTPMSC_0_RWE_DEFAULT_MASK       (_MK_MASK_CONST(0x1)
#define XUSB_CSB_FSPI_PVTPORTPMSC_0_RWE_SW_DEFAULT         (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTPMSC_0_RWE_SW_DEFAULT_MASK    (_MK_MASK_CONST(0x1)
#define XUSB_CSB_FSPI_PVTPORTPMSC_0_RWE_DISABLED           _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTPMSC_0_RWE_ENABLED            _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_FSPI_PVTPORTPMSC_0_HIRD_SHIFT              _MK_SHIFT_CONST(4)
#define XUSB_CSB_FSPI_PVTPORTPMSC_0_HIRD_FIELD             (_MK_SHIFT_CONST(0xf) << XUSB_CSB_FSPI_PVTPORTPMSC_0_HIRD_SHIFT)
#define XUSB_CSB_FSPI_PVTPORTPMSC_0_HIRD_RANGE             7:4
#define XUSB_CSB_FSPI_PVTPORTPMSC_0_HIRD_WOFFSET           0
#define XUSB_CSB_FSPI_PVTPORTPMSC_0_HIRD_DEFAULT           (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTPMSC_0_HIRD_DEFAULT_MASK      (_MK_MASK_CONST(0xf)
#define XUSB_CSB_FSPI_PVTPORTPMSC_0_HIRD_SW_DEFAULT        (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTPMSC_0_HIRD_SW_DEFAULT_MASK   (_MK_MASK_CONST(0xf)
#define XUSB_CSB_FSPI_PVTPORTPMSC_0_HIRD_INIT              _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTPMSC_0_L1DS_SHIFT              _MK_SHIFT_CONST(8)
#define XUSB_CSB_FSPI_PVTPORTPMSC_0_L1DS_FIELD             (_MK_SHIFT_CONST(0xff) << XUSB_CSB_FSPI_PVTPORTPMSC_0_L1DS_SHIFT)
#define XUSB_CSB_FSPI_PVTPORTPMSC_0_L1DS_RANGE             15:8
#define XUSB_CSB_FSPI_PVTPORTPMSC_0_L1DS_WOFFSET           0
#define XUSB_CSB_FSPI_PVTPORTPMSC_0_L1DS_DEFAULT           (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTPMSC_0_L1DS_DEFAULT_MASK      (_MK_MASK_CONST(0xff)
#define XUSB_CSB_FSPI_PVTPORTPMSC_0_L1DS_SW_DEFAULT        (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTPMSC_0_L1DS_SW_DEFAULT_MASK   (_MK_MASK_CONST(0xff)
#define XUSB_CSB_FSPI_PVTPORTPMSC_0_L1DS_INIT              _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTPMSC_0_HLE_SHIFT               _MK_SHIFT_CONST(16)
#define XUSB_CSB_FSPI_PVTPORTPMSC_0_HLE_FIELD              (_MK_SHIFT_CONST(0x1) << XUSB_CSB_FSPI_PVTPORTPMSC_0_HLE_SHIFT)
#define XUSB_CSB_FSPI_PVTPORTPMSC_0_HLE_RANGE              16:16
#define XUSB_CSB_FSPI_PVTPORTPMSC_0_HLE_WOFFSET            0
#define XUSB_CSB_FSPI_PVTPORTPMSC_0_HLE_DEFAULT            (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTPMSC_0_HLE_DEFAULT_MASK       (_MK_MASK_CONST(0x1)
#define XUSB_CSB_FSPI_PVTPORTPMSC_0_HLE_SW_DEFAULT         (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTPMSC_0_HLE_SW_DEFAULT_MASK    (_MK_MASK_CONST(0x1)
#define XUSB_CSB_FSPI_PVTPORTPMSC_0_HLE_INIT               _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTPMSC_0_RSVD0_SHIFT             _MK_SHIFT_CONST(17)
#define XUSB_CSB_FSPI_PVTPORTPMSC_0_RSVD0_FIELD            (_MK_SHIFT_CONST(0x7ff) << XUSB_CSB_FSPI_PVTPORTPMSC_0_RSVD0_SHIFT)
#define XUSB_CSB_FSPI_PVTPORTPMSC_0_RSVD0_RANGE            27:17
#define XUSB_CSB_FSPI_PVTPORTPMSC_0_RSVD0_WOFFSET          0
#define XUSB_CSB_FSPI_PVTPORTPMSC_0_RSVD0_DEFAULT          (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTPMSC_0_RSVD0_DEFAULT_MASK     (_MK_MASK_CONST(0x7ff)
#define XUSB_CSB_FSPI_PVTPORTPMSC_0_RSVD0_SW_DEFAULT       (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTPMSC_0_RSVD0_SW_DEFAULT_MASK  (_MK_MASK_CONST(0x7ff)
#define XUSB_CSB_FSPI_PVTPORTPMSC_0_RSVD0_00               _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTPMSC_0_TM_SHIFT                _MK_SHIFT_CONST(28)
#define XUSB_CSB_FSPI_PVTPORTPMSC_0_TM_FIELD               (_MK_SHIFT_CONST(0xf) << XUSB_CSB_FSPI_PVTPORTPMSC_0_TM_SHIFT)
#define XUSB_CSB_FSPI_PVTPORTPMSC_0_TM_RANGE               31:28
#define XUSB_CSB_FSPI_PVTPORTPMSC_0_TM_WOFFSET             0
#define XUSB_CSB_FSPI_PVTPORTPMSC_0_TM_DEFAULT             (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTPMSC_0_TM_DEFAULT_MASK        (_MK_MASK_CONST(0xf)
#define XUSB_CSB_FSPI_PVTPORTPMSC_0_TM_SW_DEFAULT          (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTPMSC_0_TM_SW_DEFAULT_MASK     (_MK_MASK_CONST(0xf)
#define XUSB_CSB_FSPI_PVTPORTPMSC_0_TM_DISABLE             _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTPMSC_0_TM_JSTATE              _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_FSPI_PVTPORTPMSC_0_TM_KSTATE              _MK_ENUM_CONST(0x00000002)
#define XUSB_CSB_FSPI_PVTPORTPMSC_0_TM_SE0NAK              _MK_ENUM_CONST(0x00000003)
#define XUSB_CSB_FSPI_PVTPORTPMSC_0_TM_PACKET              _MK_ENUM_CONST(0x00000004)
#define XUSB_CSB_FSPI_PVTPORTPMSC_0_TM_FORCEEN             _MK_ENUM_CONST(0x00000005)
#define XUSB_CSB_FSPI_PVTPORTPMSC_0_TM_ERROR               _MK_ENUM_CONST(0x0000000F)
#define XUSB_CSB_FSPI_PVTPORTPMSC_1                        _MK_ADDR_CONST(0x11701c)
#define XUSB_CSB_FSPI_PVTPORTPMSC_1_SECURE                 0
#define XUSB_CSB_FSPI_PVTPORTPMSC_1_WORD_COUNT             1
#define XUSB_CSB_FSPI_PVTPORTPMSC_1_RESET_VAL              _MK_MASK_CONST(0x0)
#define XUSB_CSB_FSPI_PVTPORTPMSC_1_RESET_MASK             _MK_MASK_CONST(0xffffffff)
#define XUSB_CSB_FSPI_PVTPORTPMSC_1_SW_DEFAULT_VAL         _MK_MASK_CONST(0x0)
#define XUSB_CSB_FSPI_PVTPORTPMSC_1_SW_DEFAULT_MASK        _MK_MASK_CONST(0xffffffff)
#define XUSB_CSB_FSPI_PVTPORTPMSC_1_READ_MASK              _MK_MASK_CONST(0xffffffff)
#define XUSB_CSB_FSPI_PVTPORTPMSC_1_WRITE_MASK             _MK_MASK_CONST(0xf001fff8)
#define XUSB_CSB_FSPI_PVTPORTPMSC_1_L1S_SHIFT               _MK_SHIFT_CONST(0)
#define XUSB_CSB_FSPI_PVTPORTPMSC_1_L1S_FIELD              (_MK_SHIFT_CONST(0x7) << XUSB_CSB_FSPI_PVTPORTPMSC_1_L1S_SHIFT)
#define XUSB_CSB_FSPI_PVTPORTPMSC_1_L1S_RANGE              2:0
#define XUSB_CSB_FSPI_PVTPORTPMSC_1_L1S_WOFFSET            0
#define XUSB_CSB_FSPI_PVTPORTPMSC_1_L1S_DEFAULT            (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTPMSC_1_L1S_DEFAULT_MASK       (_MK_MASK_CONST(0x7)
#define XUSB_CSB_FSPI_PVTPORTPMSC_1_L1S_SW_DEFAULT         (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTPMSC_1_L1S_SW_DEFAULT_MASK    (_MK_MASK_CONST(0x7)
#define XUSB_CSB_FSPI_PVTPORTPMSC_1_L1S_INVLD              _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTPMSC_1_L1S_SUCCESS            _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_FSPI_PVTPORTPMSC_1_L1S_NYET               _MK_ENUM_CONST(0x00000002)
#define XUSB_CSB_FSPI_PVTPORTPMSC_1_L1S_STALL              _MK_ENUM_CONST(0x00000003)
#define XUSB_CSB_FSPI_PVTPORTPMSC_1_L1S_ERROR              _MK_ENUM_CONST(0x00000004)
#define XUSB_CSB_FSPI_PVTPORTPMSC_1_RWE_SHIFT               _MK_SHIFT_CONST(3)
#define XUSB_CSB_FSPI_PVTPORTPMSC_1_RWE_FIELD              (_MK_SHIFT_CONST(0x1) << XUSB_CSB_FSPI_PVTPORTPMSC_1_RWE_SHIFT)
#define XUSB_CSB_FSPI_PVTPORTPMSC_1_RWE_RANGE              3:3
#define XUSB_CSB_FSPI_PVTPORTPMSC_1_RWE_WOFFSET            0
#define XUSB_CSB_FSPI_PVTPORTPMSC_1_RWE_DEFAULT            (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTPMSC_1_RWE_DEFAULT_MASK       (_MK_MASK_CONST(0x1)
#define XUSB_CSB_FSPI_PVTPORTPMSC_1_RWE_SW_DEFAULT         (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTPMSC_1_RWE_SW_DEFAULT_MASK    (_MK_MASK_CONST(0x1)
#define XUSB_CSB_FSPI_PVTPORTPMSC_1_RWE_DISABLED           _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTPMSC_1_RWE_ENABLED            _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_FSPI_PVTPORTPMSC_1_HIRD_SHIFT              _MK_SHIFT_CONST(4)
#define XUSB_CSB_FSPI_PVTPORTPMSC_1_HIRD_FIELD             (_MK_SHIFT_CONST(0xf) << XUSB_CSB_FSPI_PVTPORTPMSC_1_HIRD_SHIFT)
#define XUSB_CSB_FSPI_PVTPORTPMSC_1_HIRD_RANGE             7:4
#define XUSB_CSB_FSPI_PVTPORTPMSC_1_HIRD_WOFFSET           0
#define XUSB_CSB_FSPI_PVTPORTPMSC_1_HIRD_DEFAULT           (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTPMSC_1_HIRD_DEFAULT_MASK      (_MK_MASK_CONST(0xf)
#define XUSB_CSB_FSPI_PVTPORTPMSC_1_HIRD_SW_DEFAULT        (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTPMSC_1_HIRD_SW_DEFAULT_MASK   (_MK_MASK_CONST(0xf)
#define XUSB_CSB_FSPI_PVTPORTPMSC_1_HIRD_INIT              _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTPMSC_1_L1DS_SHIFT              _MK_SHIFT_CONST(8)
#define XUSB_CSB_FSPI_PVTPORTPMSC_1_L1DS_FIELD             (_MK_SHIFT_CONST(0xff) << XUSB_CSB_FSPI_PVTPORTPMSC_1_L1DS_SHIFT)
#define XUSB_CSB_FSPI_PVTPORTPMSC_1_L1DS_RANGE             15:8
#define XUSB_CSB_FSPI_PVTPORTPMSC_1_L1DS_WOFFSET           0
#define XUSB_CSB_FSPI_PVTPORTPMSC_1_L1DS_DEFAULT           (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTPMSC_1_L1DS_DEFAULT_MASK      (_MK_MASK_CONST(0xff)
#define XUSB_CSB_FSPI_PVTPORTPMSC_1_L1DS_SW_DEFAULT        (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTPMSC_1_L1DS_SW_DEFAULT_MASK   (_MK_MASK_CONST(0xff)
#define XUSB_CSB_FSPI_PVTPORTPMSC_1_L1DS_INIT              _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTPMSC_1_HLE_SHIFT               _MK_SHIFT_CONST(16)
#define XUSB_CSB_FSPI_PVTPORTPMSC_1_HLE_FIELD              (_MK_SHIFT_CONST(0x1) << XUSB_CSB_FSPI_PVTPORTPMSC_1_HLE_SHIFT)
#define XUSB_CSB_FSPI_PVTPORTPMSC_1_HLE_RANGE              16:16
#define XUSB_CSB_FSPI_PVTPORTPMSC_1_HLE_WOFFSET            0
#define XUSB_CSB_FSPI_PVTPORTPMSC_1_HLE_DEFAULT            (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTPMSC_1_HLE_DEFAULT_MASK       (_MK_MASK_CONST(0x1)
#define XUSB_CSB_FSPI_PVTPORTPMSC_1_HLE_SW_DEFAULT         (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTPMSC_1_HLE_SW_DEFAULT_MASK    (_MK_MASK_CONST(0x1)
#define XUSB_CSB_FSPI_PVTPORTPMSC_1_HLE_INIT               _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTPMSC_1_RSVD0_SHIFT             _MK_SHIFT_CONST(17)
#define XUSB_CSB_FSPI_PVTPORTPMSC_1_RSVD0_FIELD            (_MK_SHIFT_CONST(0x7ff) << XUSB_CSB_FSPI_PVTPORTPMSC_1_RSVD0_SHIFT)
#define XUSB_CSB_FSPI_PVTPORTPMSC_1_RSVD0_RANGE            27:17
#define XUSB_CSB_FSPI_PVTPORTPMSC_1_RSVD0_WOFFSET          0
#define XUSB_CSB_FSPI_PVTPORTPMSC_1_RSVD0_DEFAULT          (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTPMSC_1_RSVD0_DEFAULT_MASK     (_MK_MASK_CONST(0x7ff)
#define XUSB_CSB_FSPI_PVTPORTPMSC_1_RSVD0_SW_DEFAULT       (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTPMSC_1_RSVD0_SW_DEFAULT_MASK  (_MK_MASK_CONST(0x7ff)
#define XUSB_CSB_FSPI_PVTPORTPMSC_1_RSVD0_00               _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTPMSC_1_TM_SHIFT                _MK_SHIFT_CONST(28)
#define XUSB_CSB_FSPI_PVTPORTPMSC_1_TM_FIELD               (_MK_SHIFT_CONST(0xf) << XUSB_CSB_FSPI_PVTPORTPMSC_1_TM_SHIFT)
#define XUSB_CSB_FSPI_PVTPORTPMSC_1_TM_RANGE               31:28
#define XUSB_CSB_FSPI_PVTPORTPMSC_1_TM_WOFFSET             0
#define XUSB_CSB_FSPI_PVTPORTPMSC_1_TM_DEFAULT             (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTPMSC_1_TM_DEFAULT_MASK        (_MK_MASK_CONST(0xf)
#define XUSB_CSB_FSPI_PVTPORTPMSC_1_TM_SW_DEFAULT          (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTPMSC_1_TM_SW_DEFAULT_MASK     (_MK_MASK_CONST(0xf)
#define XUSB_CSB_FSPI_PVTPORTPMSC_1_TM_DISABLE             _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTPMSC_1_TM_JSTATE              _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_FSPI_PVTPORTPMSC_1_TM_KSTATE              _MK_ENUM_CONST(0x00000002)
#define XUSB_CSB_FSPI_PVTPORTPMSC_1_TM_SE0NAK              _MK_ENUM_CONST(0x00000003)
#define XUSB_CSB_FSPI_PVTPORTPMSC_1_TM_PACKET              _MK_ENUM_CONST(0x00000004)
#define XUSB_CSB_FSPI_PVTPORTPMSC_1_TM_FORCEEN             _MK_ENUM_CONST(0x00000005)
#define XUSB_CSB_FSPI_PVTPORTPMSC_1_TM_ERROR               _MK_ENUM_CONST(0x0000000F)
#define XUSB_CSB_FSPI_PVTPORTPMSC_2                        _MK_ADDR_CONST(0x11702c)
#define XUSB_CSB_FSPI_PVTPORTPMSC_2_SECURE                 0
#define XUSB_CSB_FSPI_PVTPORTPMSC_2_WORD_COUNT             1
#define XUSB_CSB_FSPI_PVTPORTPMSC_2_RESET_VAL              _MK_MASK_CONST(0x0)
#define XUSB_CSB_FSPI_PVTPORTPMSC_2_RESET_MASK             _MK_MASK_CONST(0xffffffff)
#define XUSB_CSB_FSPI_PVTPORTPMSC_2_SW_DEFAULT_VAL         _MK_MASK_CONST(0x0)
#define XUSB_CSB_FSPI_PVTPORTPMSC_2_SW_DEFAULT_MASK        _MK_MASK_CONST(0xffffffff)
#define XUSB_CSB_FSPI_PVTPORTPMSC_2_READ_MASK              _MK_MASK_CONST(0xffffffff)
#define XUSB_CSB_FSPI_PVTPORTPMSC_2_WRITE_MASK             _MK_MASK_CONST(0xf001fff8)
#define XUSB_CSB_FSPI_PVTPORTPMSC_2_L1S_SHIFT               _MK_SHIFT_CONST(0)
#define XUSB_CSB_FSPI_PVTPORTPMSC_2_L1S_FIELD              (_MK_SHIFT_CONST(0x7) << XUSB_CSB_FSPI_PVTPORTPMSC_2_L1S_SHIFT)
#define XUSB_CSB_FSPI_PVTPORTPMSC_2_L1S_RANGE              2:0
#define XUSB_CSB_FSPI_PVTPORTPMSC_2_L1S_WOFFSET            0
#define XUSB_CSB_FSPI_PVTPORTPMSC_2_L1S_DEFAULT            (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTPMSC_2_L1S_DEFAULT_MASK       (_MK_MASK_CONST(0x7)
#define XUSB_CSB_FSPI_PVTPORTPMSC_2_L1S_SW_DEFAULT         (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTPMSC_2_L1S_SW_DEFAULT_MASK    (_MK_MASK_CONST(0x7)
#define XUSB_CSB_FSPI_PVTPORTPMSC_2_L1S_INVLD              _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTPMSC_2_L1S_SUCCESS            _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_FSPI_PVTPORTPMSC_2_L1S_NYET               _MK_ENUM_CONST(0x00000002)
#define XUSB_CSB_FSPI_PVTPORTPMSC_2_L1S_STALL              _MK_ENUM_CONST(0x00000003)
#define XUSB_CSB_FSPI_PVTPORTPMSC_2_L1S_ERROR              _MK_ENUM_CONST(0x00000004)
#define XUSB_CSB_FSPI_PVTPORTPMSC_2_RWE_SHIFT               _MK_SHIFT_CONST(3)
#define XUSB_CSB_FSPI_PVTPORTPMSC_2_RWE_FIELD              (_MK_SHIFT_CONST(0x1) << XUSB_CSB_FSPI_PVTPORTPMSC_2_RWE_SHIFT)
#define XUSB_CSB_FSPI_PVTPORTPMSC_2_RWE_RANGE              3:3
#define XUSB_CSB_FSPI_PVTPORTPMSC_2_RWE_WOFFSET            0
#define XUSB_CSB_FSPI_PVTPORTPMSC_2_RWE_DEFAULT            (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTPMSC_2_RWE_DEFAULT_MASK       (_MK_MASK_CONST(0x1)
#define XUSB_CSB_FSPI_PVTPORTPMSC_2_RWE_SW_DEFAULT         (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTPMSC_2_RWE_SW_DEFAULT_MASK    (_MK_MASK_CONST(0x1)
#define XUSB_CSB_FSPI_PVTPORTPMSC_2_RWE_DISABLED           _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTPMSC_2_RWE_ENABLED            _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_FSPI_PVTPORTPMSC_2_HIRD_SHIFT              _MK_SHIFT_CONST(4)
#define XUSB_CSB_FSPI_PVTPORTPMSC_2_HIRD_FIELD             (_MK_SHIFT_CONST(0xf) << XUSB_CSB_FSPI_PVTPORTPMSC_2_HIRD_SHIFT)
#define XUSB_CSB_FSPI_PVTPORTPMSC_2_HIRD_RANGE             7:4
#define XUSB_CSB_FSPI_PVTPORTPMSC_2_HIRD_WOFFSET           0
#define XUSB_CSB_FSPI_PVTPORTPMSC_2_HIRD_DEFAULT           (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTPMSC_2_HIRD_DEFAULT_MASK      (_MK_MASK_CONST(0xf)
#define XUSB_CSB_FSPI_PVTPORTPMSC_2_HIRD_SW_DEFAULT        (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTPMSC_2_HIRD_SW_DEFAULT_MASK   (_MK_MASK_CONST(0xf)
#define XUSB_CSB_FSPI_PVTPORTPMSC_2_HIRD_INIT              _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTPMSC_2_L1DS_SHIFT              _MK_SHIFT_CONST(8)
#define XUSB_CSB_FSPI_PVTPORTPMSC_2_L1DS_FIELD             (_MK_SHIFT_CONST(0xff) << XUSB_CSB_FSPI_PVTPORTPMSC_2_L1DS_SHIFT)
#define XUSB_CSB_FSPI_PVTPORTPMSC_2_L1DS_RANGE             15:8
#define XUSB_CSB_FSPI_PVTPORTPMSC_2_L1DS_WOFFSET           0
#define XUSB_CSB_FSPI_PVTPORTPMSC_2_L1DS_DEFAULT           (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTPMSC_2_L1DS_DEFAULT_MASK      (_MK_MASK_CONST(0xff)
#define XUSB_CSB_FSPI_PVTPORTPMSC_2_L1DS_SW_DEFAULT        (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTPMSC_2_L1DS_SW_DEFAULT_MASK   (_MK_MASK_CONST(0xff)
#define XUSB_CSB_FSPI_PVTPORTPMSC_2_L1DS_INIT              _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTPMSC_2_HLE_SHIFT               _MK_SHIFT_CONST(16)
#define XUSB_CSB_FSPI_PVTPORTPMSC_2_HLE_FIELD              (_MK_SHIFT_CONST(0x1) << XUSB_CSB_FSPI_PVTPORTPMSC_2_HLE_SHIFT)
#define XUSB_CSB_FSPI_PVTPORTPMSC_2_HLE_RANGE              16:16
#define XUSB_CSB_FSPI_PVTPORTPMSC_2_HLE_WOFFSET            0
#define XUSB_CSB_FSPI_PVTPORTPMSC_2_HLE_DEFAULT            (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTPMSC_2_HLE_DEFAULT_MASK       (_MK_MASK_CONST(0x1)
#define XUSB_CSB_FSPI_PVTPORTPMSC_2_HLE_SW_DEFAULT         (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTPMSC_2_HLE_SW_DEFAULT_MASK    (_MK_MASK_CONST(0x1)
#define XUSB_CSB_FSPI_PVTPORTPMSC_2_HLE_INIT               _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTPMSC_2_RSVD0_SHIFT             _MK_SHIFT_CONST(17)
#define XUSB_CSB_FSPI_PVTPORTPMSC_2_RSVD0_FIELD            (_MK_SHIFT_CONST(0x7ff) << XUSB_CSB_FSPI_PVTPORTPMSC_2_RSVD0_SHIFT)
#define XUSB_CSB_FSPI_PVTPORTPMSC_2_RSVD0_RANGE            27:17
#define XUSB_CSB_FSPI_PVTPORTPMSC_2_RSVD0_WOFFSET          0
#define XUSB_CSB_FSPI_PVTPORTPMSC_2_RSVD0_DEFAULT          (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTPMSC_2_RSVD0_DEFAULT_MASK     (_MK_MASK_CONST(0x7ff)
#define XUSB_CSB_FSPI_PVTPORTPMSC_2_RSVD0_SW_DEFAULT       (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTPMSC_2_RSVD0_SW_DEFAULT_MASK  (_MK_MASK_CONST(0x7ff)
#define XUSB_CSB_FSPI_PVTPORTPMSC_2_RSVD0_00               _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTPMSC_2_TM_SHIFT                _MK_SHIFT_CONST(28)
#define XUSB_CSB_FSPI_PVTPORTPMSC_2_TM_FIELD               (_MK_SHIFT_CONST(0xf) << XUSB_CSB_FSPI_PVTPORTPMSC_2_TM_SHIFT)
#define XUSB_CSB_FSPI_PVTPORTPMSC_2_TM_RANGE               31:28
#define XUSB_CSB_FSPI_PVTPORTPMSC_2_TM_WOFFSET             0
#define XUSB_CSB_FSPI_PVTPORTPMSC_2_TM_DEFAULT             (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTPMSC_2_TM_DEFAULT_MASK        (_MK_MASK_CONST(0xf)
#define XUSB_CSB_FSPI_PVTPORTPMSC_2_TM_SW_DEFAULT          (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTPMSC_2_TM_SW_DEFAULT_MASK     (_MK_MASK_CONST(0xf)
#define XUSB_CSB_FSPI_PVTPORTPMSC_2_TM_DISABLE             _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTPMSC_2_TM_JSTATE              _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_FSPI_PVTPORTPMSC_2_TM_KSTATE              _MK_ENUM_CONST(0x00000002)
#define XUSB_CSB_FSPI_PVTPORTPMSC_2_TM_SE0NAK              _MK_ENUM_CONST(0x00000003)
#define XUSB_CSB_FSPI_PVTPORTPMSC_2_TM_PACKET              _MK_ENUM_CONST(0x00000004)
#define XUSB_CSB_FSPI_PVTPORTPMSC_2_TM_FORCEEN             _MK_ENUM_CONST(0x00000005)
#define XUSB_CSB_FSPI_PVTPORTPMSC_2_TM_ERROR               _MK_ENUM_CONST(0x0000000F)
#define XUSB_CSB_FSPI_PVTPORTPMSC_3                        _MK_ADDR_CONST(0x11703c)
#define XUSB_CSB_FSPI_PVTPORTPMSC_3_SECURE                 0
#define XUSB_CSB_FSPI_PVTPORTPMSC_3_WORD_COUNT             1
#define XUSB_CSB_FSPI_PVTPORTPMSC_3_RESET_VAL              _MK_MASK_CONST(0x0)
#define XUSB_CSB_FSPI_PVTPORTPMSC_3_RESET_MASK             _MK_MASK_CONST(0xffffffff)
#define XUSB_CSB_FSPI_PVTPORTPMSC_3_SW_DEFAULT_VAL         _MK_MASK_CONST(0x0)
#define XUSB_CSB_FSPI_PVTPORTPMSC_3_SW_DEFAULT_MASK        _MK_MASK_CONST(0xffffffff)
#define XUSB_CSB_FSPI_PVTPORTPMSC_3_READ_MASK              _MK_MASK_CONST(0xffffffff)
#define XUSB_CSB_FSPI_PVTPORTPMSC_3_WRITE_MASK             _MK_MASK_CONST(0xf001fff8)
#define XUSB_CSB_FSPI_PVTPORTPMSC_3_L1S_SHIFT               _MK_SHIFT_CONST(0)
#define XUSB_CSB_FSPI_PVTPORTPMSC_3_L1S_FIELD              (_MK_SHIFT_CONST(0x7) << XUSB_CSB_FSPI_PVTPORTPMSC_3_L1S_SHIFT)
#define XUSB_CSB_FSPI_PVTPORTPMSC_3_L1S_RANGE              2:0
#define XUSB_CSB_FSPI_PVTPORTPMSC_3_L1S_WOFFSET            0
#define XUSB_CSB_FSPI_PVTPORTPMSC_3_L1S_DEFAULT            (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTPMSC_3_L1S_DEFAULT_MASK       (_MK_MASK_CONST(0x7)
#define XUSB_CSB_FSPI_PVTPORTPMSC_3_L1S_SW_DEFAULT         (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTPMSC_3_L1S_SW_DEFAULT_MASK    (_MK_MASK_CONST(0x7)
#define XUSB_CSB_FSPI_PVTPORTPMSC_3_L1S_INVLD              _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTPMSC_3_L1S_SUCCESS            _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_FSPI_PVTPORTPMSC_3_L1S_NYET               _MK_ENUM_CONST(0x00000002)
#define XUSB_CSB_FSPI_PVTPORTPMSC_3_L1S_STALL              _MK_ENUM_CONST(0x00000003)
#define XUSB_CSB_FSPI_PVTPORTPMSC_3_L1S_ERROR              _MK_ENUM_CONST(0x00000004)
#define XUSB_CSB_FSPI_PVTPORTPMSC_3_RWE_SHIFT               _MK_SHIFT_CONST(3)
#define XUSB_CSB_FSPI_PVTPORTPMSC_3_RWE_FIELD              (_MK_SHIFT_CONST(0x1) << XUSB_CSB_FSPI_PVTPORTPMSC_3_RWE_SHIFT)
#define XUSB_CSB_FSPI_PVTPORTPMSC_3_RWE_RANGE              3:3
#define XUSB_CSB_FSPI_PVTPORTPMSC_3_RWE_WOFFSET            0
#define XUSB_CSB_FSPI_PVTPORTPMSC_3_RWE_DEFAULT            (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTPMSC_3_RWE_DEFAULT_MASK       (_MK_MASK_CONST(0x1)
#define XUSB_CSB_FSPI_PVTPORTPMSC_3_RWE_SW_DEFAULT         (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTPMSC_3_RWE_SW_DEFAULT_MASK    (_MK_MASK_CONST(0x1)
#define XUSB_CSB_FSPI_PVTPORTPMSC_3_RWE_DISABLED           _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTPMSC_3_RWE_ENABLED            _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_FSPI_PVTPORTPMSC_3_HIRD_SHIFT              _MK_SHIFT_CONST(4)
#define XUSB_CSB_FSPI_PVTPORTPMSC_3_HIRD_FIELD             (_MK_SHIFT_CONST(0xf) << XUSB_CSB_FSPI_PVTPORTPMSC_3_HIRD_SHIFT)
#define XUSB_CSB_FSPI_PVTPORTPMSC_3_HIRD_RANGE             7:4
#define XUSB_CSB_FSPI_PVTPORTPMSC_3_HIRD_WOFFSET           0
#define XUSB_CSB_FSPI_PVTPORTPMSC_3_HIRD_DEFAULT           (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTPMSC_3_HIRD_DEFAULT_MASK      (_MK_MASK_CONST(0xf)
#define XUSB_CSB_FSPI_PVTPORTPMSC_3_HIRD_SW_DEFAULT        (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTPMSC_3_HIRD_SW_DEFAULT_MASK   (_MK_MASK_CONST(0xf)
#define XUSB_CSB_FSPI_PVTPORTPMSC_3_HIRD_INIT              _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTPMSC_3_L1DS_SHIFT              _MK_SHIFT_CONST(8)
#define XUSB_CSB_FSPI_PVTPORTPMSC_3_L1DS_FIELD             (_MK_SHIFT_CONST(0xff) << XUSB_CSB_FSPI_PVTPORTPMSC_3_L1DS_SHIFT)
#define XUSB_CSB_FSPI_PVTPORTPMSC_3_L1DS_RANGE             15:8
#define XUSB_CSB_FSPI_PVTPORTPMSC_3_L1DS_WOFFSET           0
#define XUSB_CSB_FSPI_PVTPORTPMSC_3_L1DS_DEFAULT           (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTPMSC_3_L1DS_DEFAULT_MASK      (_MK_MASK_CONST(0xff)
#define XUSB_CSB_FSPI_PVTPORTPMSC_3_L1DS_SW_DEFAULT        (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTPMSC_3_L1DS_SW_DEFAULT_MASK   (_MK_MASK_CONST(0xff)
#define XUSB_CSB_FSPI_PVTPORTPMSC_3_L1DS_INIT              _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTPMSC_3_HLE_SHIFT               _MK_SHIFT_CONST(16)
#define XUSB_CSB_FSPI_PVTPORTPMSC_3_HLE_FIELD              (_MK_SHIFT_CONST(0x1) << XUSB_CSB_FSPI_PVTPORTPMSC_3_HLE_SHIFT)
#define XUSB_CSB_FSPI_PVTPORTPMSC_3_HLE_RANGE              16:16
#define XUSB_CSB_FSPI_PVTPORTPMSC_3_HLE_WOFFSET            0
#define XUSB_CSB_FSPI_PVTPORTPMSC_3_HLE_DEFAULT            (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTPMSC_3_HLE_DEFAULT_MASK       (_MK_MASK_CONST(0x1)
#define XUSB_CSB_FSPI_PVTPORTPMSC_3_HLE_SW_DEFAULT         (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTPMSC_3_HLE_SW_DEFAULT_MASK    (_MK_MASK_CONST(0x1)
#define XUSB_CSB_FSPI_PVTPORTPMSC_3_HLE_INIT               _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTPMSC_3_RSVD0_SHIFT             _MK_SHIFT_CONST(17)
#define XUSB_CSB_FSPI_PVTPORTPMSC_3_RSVD0_FIELD            (_MK_SHIFT_CONST(0x7ff) << XUSB_CSB_FSPI_PVTPORTPMSC_3_RSVD0_SHIFT)
#define XUSB_CSB_FSPI_PVTPORTPMSC_3_RSVD0_RANGE            27:17
#define XUSB_CSB_FSPI_PVTPORTPMSC_3_RSVD0_WOFFSET          0
#define XUSB_CSB_FSPI_PVTPORTPMSC_3_RSVD0_DEFAULT          (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTPMSC_3_RSVD0_DEFAULT_MASK     (_MK_MASK_CONST(0x7ff)
#define XUSB_CSB_FSPI_PVTPORTPMSC_3_RSVD0_SW_DEFAULT       (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTPMSC_3_RSVD0_SW_DEFAULT_MASK  (_MK_MASK_CONST(0x7ff)
#define XUSB_CSB_FSPI_PVTPORTPMSC_3_RSVD0_00               _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTPMSC_3_TM_SHIFT                _MK_SHIFT_CONST(28)
#define XUSB_CSB_FSPI_PVTPORTPMSC_3_TM_FIELD               (_MK_SHIFT_CONST(0xf) << XUSB_CSB_FSPI_PVTPORTPMSC_3_TM_SHIFT)
#define XUSB_CSB_FSPI_PVTPORTPMSC_3_TM_RANGE               31:28
#define XUSB_CSB_FSPI_PVTPORTPMSC_3_TM_WOFFSET             0
#define XUSB_CSB_FSPI_PVTPORTPMSC_3_TM_DEFAULT             (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTPMSC_3_TM_DEFAULT_MASK        (_MK_MASK_CONST(0xf)
#define XUSB_CSB_FSPI_PVTPORTPMSC_3_TM_SW_DEFAULT          (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTPMSC_3_TM_SW_DEFAULT_MASK     (_MK_MASK_CONST(0xf)
#define XUSB_CSB_FSPI_PVTPORTPMSC_3_TM_DISABLE             _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTPMSC_3_TM_JSTATE              _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_FSPI_PVTPORTPMSC_3_TM_KSTATE              _MK_ENUM_CONST(0x00000002)
#define XUSB_CSB_FSPI_PVTPORTPMSC_3_TM_SE0NAK              _MK_ENUM_CONST(0x00000003)
#define XUSB_CSB_FSPI_PVTPORTPMSC_3_TM_PACKET              _MK_ENUM_CONST(0x00000004)
#define XUSB_CSB_FSPI_PVTPORTPMSC_3_TM_FORCEEN             _MK_ENUM_CONST(0x00000005)
#define XUSB_CSB_FSPI_PVTPORTPMSC_3_TM_ERROR               _MK_ENUM_CONST(0x0000000F)
#define XUSB_CSB_FSPI_PVTPORTPMSC_4                        _MK_ADDR_CONST(0x11704c)
#define XUSB_CSB_FSPI_PVTPORTPMSC_4_SECURE                 0
#define XUSB_CSB_FSPI_PVTPORTPMSC_4_WORD_COUNT             1
#define XUSB_CSB_FSPI_PVTPORTPMSC_4_RESET_VAL              _MK_MASK_CONST(0x0)
#define XUSB_CSB_FSPI_PVTPORTPMSC_4_RESET_MASK             _MK_MASK_CONST(0xffffffff)
#define XUSB_CSB_FSPI_PVTPORTPMSC_4_SW_DEFAULT_VAL         _MK_MASK_CONST(0x0)
#define XUSB_CSB_FSPI_PVTPORTPMSC_4_SW_DEFAULT_MASK        _MK_MASK_CONST(0xffffffff)
#define XUSB_CSB_FSPI_PVTPORTPMSC_4_READ_MASK              _MK_MASK_CONST(0xffffffff)
#define XUSB_CSB_FSPI_PVTPORTPMSC_4_WRITE_MASK             _MK_MASK_CONST(0xf001fff8)
#define XUSB_CSB_FSPI_PVTPORTPMSC_4_L1S_SHIFT               _MK_SHIFT_CONST(0)
#define XUSB_CSB_FSPI_PVTPORTPMSC_4_L1S_FIELD              (_MK_SHIFT_CONST(0x7) << XUSB_CSB_FSPI_PVTPORTPMSC_4_L1S_SHIFT)
#define XUSB_CSB_FSPI_PVTPORTPMSC_4_L1S_RANGE              2:0
#define XUSB_CSB_FSPI_PVTPORTPMSC_4_L1S_WOFFSET            0
#define XUSB_CSB_FSPI_PVTPORTPMSC_4_L1S_DEFAULT            (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTPMSC_4_L1S_DEFAULT_MASK       (_MK_MASK_CONST(0x7)
#define XUSB_CSB_FSPI_PVTPORTPMSC_4_L1S_SW_DEFAULT         (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTPMSC_4_L1S_SW_DEFAULT_MASK    (_MK_MASK_CONST(0x7)
#define XUSB_CSB_FSPI_PVTPORTPMSC_4_L1S_INVLD              _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTPMSC_4_L1S_SUCCESS            _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_FSPI_PVTPORTPMSC_4_L1S_NYET               _MK_ENUM_CONST(0x00000002)
#define XUSB_CSB_FSPI_PVTPORTPMSC_4_L1S_STALL              _MK_ENUM_CONST(0x00000003)
#define XUSB_CSB_FSPI_PVTPORTPMSC_4_L1S_ERROR              _MK_ENUM_CONST(0x00000004)
#define XUSB_CSB_FSPI_PVTPORTPMSC_4_RWE_SHIFT               _MK_SHIFT_CONST(3)
#define XUSB_CSB_FSPI_PVTPORTPMSC_4_RWE_FIELD              (_MK_SHIFT_CONST(0x1) << XUSB_CSB_FSPI_PVTPORTPMSC_4_RWE_SHIFT)
#define XUSB_CSB_FSPI_PVTPORTPMSC_4_RWE_RANGE              3:3
#define XUSB_CSB_FSPI_PVTPORTPMSC_4_RWE_WOFFSET            0
#define XUSB_CSB_FSPI_PVTPORTPMSC_4_RWE_DEFAULT            (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTPMSC_4_RWE_DEFAULT_MASK       (_MK_MASK_CONST(0x1)
#define XUSB_CSB_FSPI_PVTPORTPMSC_4_RWE_SW_DEFAULT         (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTPMSC_4_RWE_SW_DEFAULT_MASK    (_MK_MASK_CONST(0x1)
#define XUSB_CSB_FSPI_PVTPORTPMSC_4_RWE_DISABLED           _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTPMSC_4_RWE_ENABLED            _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_FSPI_PVTPORTPMSC_4_HIRD_SHIFT              _MK_SHIFT_CONST(4)
#define XUSB_CSB_FSPI_PVTPORTPMSC_4_HIRD_FIELD             (_MK_SHIFT_CONST(0xf) << XUSB_CSB_FSPI_PVTPORTPMSC_4_HIRD_SHIFT)
#define XUSB_CSB_FSPI_PVTPORTPMSC_4_HIRD_RANGE             7:4
#define XUSB_CSB_FSPI_PVTPORTPMSC_4_HIRD_WOFFSET           0
#define XUSB_CSB_FSPI_PVTPORTPMSC_4_HIRD_DEFAULT           (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTPMSC_4_HIRD_DEFAULT_MASK      (_MK_MASK_CONST(0xf)
#define XUSB_CSB_FSPI_PVTPORTPMSC_4_HIRD_SW_DEFAULT        (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTPMSC_4_HIRD_SW_DEFAULT_MASK   (_MK_MASK_CONST(0xf)
#define XUSB_CSB_FSPI_PVTPORTPMSC_4_HIRD_INIT              _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTPMSC_4_L1DS_SHIFT              _MK_SHIFT_CONST(8)
#define XUSB_CSB_FSPI_PVTPORTPMSC_4_L1DS_FIELD             (_MK_SHIFT_CONST(0xff) << XUSB_CSB_FSPI_PVTPORTPMSC_4_L1DS_SHIFT)
#define XUSB_CSB_FSPI_PVTPORTPMSC_4_L1DS_RANGE             15:8
#define XUSB_CSB_FSPI_PVTPORTPMSC_4_L1DS_WOFFSET           0
#define XUSB_CSB_FSPI_PVTPORTPMSC_4_L1DS_DEFAULT           (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTPMSC_4_L1DS_DEFAULT_MASK      (_MK_MASK_CONST(0xff)
#define XUSB_CSB_FSPI_PVTPORTPMSC_4_L1DS_SW_DEFAULT        (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTPMSC_4_L1DS_SW_DEFAULT_MASK   (_MK_MASK_CONST(0xff)
#define XUSB_CSB_FSPI_PVTPORTPMSC_4_L1DS_INIT              _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTPMSC_4_HLE_SHIFT               _MK_SHIFT_CONST(16)
#define XUSB_CSB_FSPI_PVTPORTPMSC_4_HLE_FIELD              (_MK_SHIFT_CONST(0x1) << XUSB_CSB_FSPI_PVTPORTPMSC_4_HLE_SHIFT)
#define XUSB_CSB_FSPI_PVTPORTPMSC_4_HLE_RANGE              16:16
#define XUSB_CSB_FSPI_PVTPORTPMSC_4_HLE_WOFFSET            0
#define XUSB_CSB_FSPI_PVTPORTPMSC_4_HLE_DEFAULT            (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTPMSC_4_HLE_DEFAULT_MASK       (_MK_MASK_CONST(0x1)
#define XUSB_CSB_FSPI_PVTPORTPMSC_4_HLE_SW_DEFAULT         (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTPMSC_4_HLE_SW_DEFAULT_MASK    (_MK_MASK_CONST(0x1)
#define XUSB_CSB_FSPI_PVTPORTPMSC_4_HLE_INIT               _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTPMSC_4_RSVD0_SHIFT             _MK_SHIFT_CONST(17)
#define XUSB_CSB_FSPI_PVTPORTPMSC_4_RSVD0_FIELD            (_MK_SHIFT_CONST(0x7ff) << XUSB_CSB_FSPI_PVTPORTPMSC_4_RSVD0_SHIFT)
#define XUSB_CSB_FSPI_PVTPORTPMSC_4_RSVD0_RANGE            27:17
#define XUSB_CSB_FSPI_PVTPORTPMSC_4_RSVD0_WOFFSET          0
#define XUSB_CSB_FSPI_PVTPORTPMSC_4_RSVD0_DEFAULT          (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTPMSC_4_RSVD0_DEFAULT_MASK     (_MK_MASK_CONST(0x7ff)
#define XUSB_CSB_FSPI_PVTPORTPMSC_4_RSVD0_SW_DEFAULT       (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTPMSC_4_RSVD0_SW_DEFAULT_MASK  (_MK_MASK_CONST(0x7ff)
#define XUSB_CSB_FSPI_PVTPORTPMSC_4_RSVD0_00               _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTPMSC_4_TM_SHIFT                _MK_SHIFT_CONST(28)
#define XUSB_CSB_FSPI_PVTPORTPMSC_4_TM_FIELD               (_MK_SHIFT_CONST(0xf) << XUSB_CSB_FSPI_PVTPORTPMSC_4_TM_SHIFT)
#define XUSB_CSB_FSPI_PVTPORTPMSC_4_TM_RANGE               31:28
#define XUSB_CSB_FSPI_PVTPORTPMSC_4_TM_WOFFSET             0
#define XUSB_CSB_FSPI_PVTPORTPMSC_4_TM_DEFAULT             (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTPMSC_4_TM_DEFAULT_MASK        (_MK_MASK_CONST(0xf)
#define XUSB_CSB_FSPI_PVTPORTPMSC_4_TM_SW_DEFAULT          (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTPMSC_4_TM_SW_DEFAULT_MASK     (_MK_MASK_CONST(0xf)
#define XUSB_CSB_FSPI_PVTPORTPMSC_4_TM_DISABLE             _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTPMSC_4_TM_JSTATE              _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_FSPI_PVTPORTPMSC_4_TM_KSTATE              _MK_ENUM_CONST(0x00000002)
#define XUSB_CSB_FSPI_PVTPORTPMSC_4_TM_SE0NAK              _MK_ENUM_CONST(0x00000003)
#define XUSB_CSB_FSPI_PVTPORTPMSC_4_TM_PACKET              _MK_ENUM_CONST(0x00000004)
#define XUSB_CSB_FSPI_PVTPORTPMSC_4_TM_FORCEEN             _MK_ENUM_CONST(0x00000005)
#define XUSB_CSB_FSPI_PVTPORTPMSC_4_TM_ERROR               _MK_ENUM_CONST(0x0000000F)
#define XUSB_CSB_FSPI_PVTPORTPMSC_5                        _MK_ADDR_CONST(0x11705c)
#define XUSB_CSB_FSPI_PVTPORTPMSC_5_SECURE                 0
#define XUSB_CSB_FSPI_PVTPORTPMSC_5_WORD_COUNT             1
#define XUSB_CSB_FSPI_PVTPORTPMSC_5_RESET_VAL              _MK_MASK_CONST(0x0)
#define XUSB_CSB_FSPI_PVTPORTPMSC_5_RESET_MASK             _MK_MASK_CONST(0xffffffff)
#define XUSB_CSB_FSPI_PVTPORTPMSC_5_SW_DEFAULT_VAL         _MK_MASK_CONST(0x0)
#define XUSB_CSB_FSPI_PVTPORTPMSC_5_SW_DEFAULT_MASK        _MK_MASK_CONST(0xffffffff)
#define XUSB_CSB_FSPI_PVTPORTPMSC_5_READ_MASK              _MK_MASK_CONST(0xffffffff)
#define XUSB_CSB_FSPI_PVTPORTPMSC_5_WRITE_MASK             _MK_MASK_CONST(0xf001fff8)
#define XUSB_CSB_FSPI_PVTPORTPMSC_5_L1S_SHIFT               _MK_SHIFT_CONST(0)
#define XUSB_CSB_FSPI_PVTPORTPMSC_5_L1S_FIELD              (_MK_SHIFT_CONST(0x7) << XUSB_CSB_FSPI_PVTPORTPMSC_5_L1S_SHIFT)
#define XUSB_CSB_FSPI_PVTPORTPMSC_5_L1S_RANGE              2:0
#define XUSB_CSB_FSPI_PVTPORTPMSC_5_L1S_WOFFSET            0
#define XUSB_CSB_FSPI_PVTPORTPMSC_5_L1S_DEFAULT            (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTPMSC_5_L1S_DEFAULT_MASK       (_MK_MASK_CONST(0x7)
#define XUSB_CSB_FSPI_PVTPORTPMSC_5_L1S_SW_DEFAULT         (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTPMSC_5_L1S_SW_DEFAULT_MASK    (_MK_MASK_CONST(0x7)
#define XUSB_CSB_FSPI_PVTPORTPMSC_5_L1S_INVLD              _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTPMSC_5_L1S_SUCCESS            _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_FSPI_PVTPORTPMSC_5_L1S_NYET               _MK_ENUM_CONST(0x00000002)
#define XUSB_CSB_FSPI_PVTPORTPMSC_5_L1S_STALL              _MK_ENUM_CONST(0x00000003)
#define XUSB_CSB_FSPI_PVTPORTPMSC_5_L1S_ERROR              _MK_ENUM_CONST(0x00000004)
#define XUSB_CSB_FSPI_PVTPORTPMSC_5_RWE_SHIFT               _MK_SHIFT_CONST(3)
#define XUSB_CSB_FSPI_PVTPORTPMSC_5_RWE_FIELD              (_MK_SHIFT_CONST(0x1) << XUSB_CSB_FSPI_PVTPORTPMSC_5_RWE_SHIFT)
#define XUSB_CSB_FSPI_PVTPORTPMSC_5_RWE_RANGE              3:3
#define XUSB_CSB_FSPI_PVTPORTPMSC_5_RWE_WOFFSET            0
#define XUSB_CSB_FSPI_PVTPORTPMSC_5_RWE_DEFAULT            (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTPMSC_5_RWE_DEFAULT_MASK       (_MK_MASK_CONST(0x1)
#define XUSB_CSB_FSPI_PVTPORTPMSC_5_RWE_SW_DEFAULT         (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTPMSC_5_RWE_SW_DEFAULT_MASK    (_MK_MASK_CONST(0x1)
#define XUSB_CSB_FSPI_PVTPORTPMSC_5_RWE_DISABLED           _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTPMSC_5_RWE_ENABLED            _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_FSPI_PVTPORTPMSC_5_HIRD_SHIFT              _MK_SHIFT_CONST(4)
#define XUSB_CSB_FSPI_PVTPORTPMSC_5_HIRD_FIELD             (_MK_SHIFT_CONST(0xf) << XUSB_CSB_FSPI_PVTPORTPMSC_5_HIRD_SHIFT)
#define XUSB_CSB_FSPI_PVTPORTPMSC_5_HIRD_RANGE             7:4
#define XUSB_CSB_FSPI_PVTPORTPMSC_5_HIRD_WOFFSET           0
#define XUSB_CSB_FSPI_PVTPORTPMSC_5_HIRD_DEFAULT           (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTPMSC_5_HIRD_DEFAULT_MASK      (_MK_MASK_CONST(0xf)
#define XUSB_CSB_FSPI_PVTPORTPMSC_5_HIRD_SW_DEFAULT        (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTPMSC_5_HIRD_SW_DEFAULT_MASK   (_MK_MASK_CONST(0xf)
#define XUSB_CSB_FSPI_PVTPORTPMSC_5_HIRD_INIT              _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTPMSC_5_L1DS_SHIFT              _MK_SHIFT_CONST(8)
#define XUSB_CSB_FSPI_PVTPORTPMSC_5_L1DS_FIELD             (_MK_SHIFT_CONST(0xff) << XUSB_CSB_FSPI_PVTPORTPMSC_5_L1DS_SHIFT)
#define XUSB_CSB_FSPI_PVTPORTPMSC_5_L1DS_RANGE             15:8
#define XUSB_CSB_FSPI_PVTPORTPMSC_5_L1DS_WOFFSET           0
#define XUSB_CSB_FSPI_PVTPORTPMSC_5_L1DS_DEFAULT           (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTPMSC_5_L1DS_DEFAULT_MASK      (_MK_MASK_CONST(0xff)
#define XUSB_CSB_FSPI_PVTPORTPMSC_5_L1DS_SW_DEFAULT        (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTPMSC_5_L1DS_SW_DEFAULT_MASK   (_MK_MASK_CONST(0xff)
#define XUSB_CSB_FSPI_PVTPORTPMSC_5_L1DS_INIT              _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTPMSC_5_HLE_SHIFT               _MK_SHIFT_CONST(16)
#define XUSB_CSB_FSPI_PVTPORTPMSC_5_HLE_FIELD              (_MK_SHIFT_CONST(0x1) << XUSB_CSB_FSPI_PVTPORTPMSC_5_HLE_SHIFT)
#define XUSB_CSB_FSPI_PVTPORTPMSC_5_HLE_RANGE              16:16
#define XUSB_CSB_FSPI_PVTPORTPMSC_5_HLE_WOFFSET            0
#define XUSB_CSB_FSPI_PVTPORTPMSC_5_HLE_DEFAULT            (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTPMSC_5_HLE_DEFAULT_MASK       (_MK_MASK_CONST(0x1)
#define XUSB_CSB_FSPI_PVTPORTPMSC_5_HLE_SW_DEFAULT         (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTPMSC_5_HLE_SW_DEFAULT_MASK    (_MK_MASK_CONST(0x1)
#define XUSB_CSB_FSPI_PVTPORTPMSC_5_HLE_INIT               _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTPMSC_5_RSVD0_SHIFT             _MK_SHIFT_CONST(17)
#define XUSB_CSB_FSPI_PVTPORTPMSC_5_RSVD0_FIELD            (_MK_SHIFT_CONST(0x7ff) << XUSB_CSB_FSPI_PVTPORTPMSC_5_RSVD0_SHIFT)
#define XUSB_CSB_FSPI_PVTPORTPMSC_5_RSVD0_RANGE            27:17
#define XUSB_CSB_FSPI_PVTPORTPMSC_5_RSVD0_WOFFSET          0
#define XUSB_CSB_FSPI_PVTPORTPMSC_5_RSVD0_DEFAULT          (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTPMSC_5_RSVD0_DEFAULT_MASK     (_MK_MASK_CONST(0x7ff)
#define XUSB_CSB_FSPI_PVTPORTPMSC_5_RSVD0_SW_DEFAULT       (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTPMSC_5_RSVD0_SW_DEFAULT_MASK  (_MK_MASK_CONST(0x7ff)
#define XUSB_CSB_FSPI_PVTPORTPMSC_5_RSVD0_00               _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTPMSC_5_TM_SHIFT                _MK_SHIFT_CONST(28)
#define XUSB_CSB_FSPI_PVTPORTPMSC_5_TM_FIELD               (_MK_SHIFT_CONST(0xf) << XUSB_CSB_FSPI_PVTPORTPMSC_5_TM_SHIFT)
#define XUSB_CSB_FSPI_PVTPORTPMSC_5_TM_RANGE               31:28
#define XUSB_CSB_FSPI_PVTPORTPMSC_5_TM_WOFFSET             0
#define XUSB_CSB_FSPI_PVTPORTPMSC_5_TM_DEFAULT             (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTPMSC_5_TM_DEFAULT_MASK        (_MK_MASK_CONST(0xf)
#define XUSB_CSB_FSPI_PVTPORTPMSC_5_TM_SW_DEFAULT          (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTPMSC_5_TM_SW_DEFAULT_MASK     (_MK_MASK_CONST(0xf)
#define XUSB_CSB_FSPI_PVTPORTPMSC_5_TM_DISABLE             _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTPMSC_5_TM_JSTATE              _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_FSPI_PVTPORTPMSC_5_TM_KSTATE              _MK_ENUM_CONST(0x00000002)
#define XUSB_CSB_FSPI_PVTPORTPMSC_5_TM_SE0NAK              _MK_ENUM_CONST(0x00000003)
#define XUSB_CSB_FSPI_PVTPORTPMSC_5_TM_PACKET              _MK_ENUM_CONST(0x00000004)
#define XUSB_CSB_FSPI_PVTPORTPMSC_5_TM_FORCEEN             _MK_ENUM_CONST(0x00000005)
#define XUSB_CSB_FSPI_PVTPORTPMSC_5_TM_ERROR               _MK_ENUM_CONST(0x0000000F)
#define XUSB_CSB_FSPI_PVTPORTPMSC_6                        _MK_ADDR_CONST(0x11706c)
#define XUSB_CSB_FSPI_PVTPORTPMSC_6_SECURE                 0
#define XUSB_CSB_FSPI_PVTPORTPMSC_6_WORD_COUNT             1
#define XUSB_CSB_FSPI_PVTPORTPMSC_6_RESET_VAL              _MK_MASK_CONST(0x0)
#define XUSB_CSB_FSPI_PVTPORTPMSC_6_RESET_MASK             _MK_MASK_CONST(0xffffffff)
#define XUSB_CSB_FSPI_PVTPORTPMSC_6_SW_DEFAULT_VAL         _MK_MASK_CONST(0x0)
#define XUSB_CSB_FSPI_PVTPORTPMSC_6_SW_DEFAULT_MASK        _MK_MASK_CONST(0xffffffff)
#define XUSB_CSB_FSPI_PVTPORTPMSC_6_READ_MASK              _MK_MASK_CONST(0xffffffff)
#define XUSB_CSB_FSPI_PVTPORTPMSC_6_WRITE_MASK             _MK_MASK_CONST(0xf001fff8)
#define XUSB_CSB_FSPI_PVTPORTPMSC_6_L1S_SHIFT               _MK_SHIFT_CONST(0)
#define XUSB_CSB_FSPI_PVTPORTPMSC_6_L1S_FIELD              (_MK_SHIFT_CONST(0x7) << XUSB_CSB_FSPI_PVTPORTPMSC_6_L1S_SHIFT)
#define XUSB_CSB_FSPI_PVTPORTPMSC_6_L1S_RANGE              2:0
#define XUSB_CSB_FSPI_PVTPORTPMSC_6_L1S_WOFFSET            0
#define XUSB_CSB_FSPI_PVTPORTPMSC_6_L1S_DEFAULT            (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTPMSC_6_L1S_DEFAULT_MASK       (_MK_MASK_CONST(0x7)
#define XUSB_CSB_FSPI_PVTPORTPMSC_6_L1S_SW_DEFAULT         (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTPMSC_6_L1S_SW_DEFAULT_MASK    (_MK_MASK_CONST(0x7)
#define XUSB_CSB_FSPI_PVTPORTPMSC_6_L1S_INVLD              _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTPMSC_6_L1S_SUCCESS            _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_FSPI_PVTPORTPMSC_6_L1S_NYET               _MK_ENUM_CONST(0x00000002)
#define XUSB_CSB_FSPI_PVTPORTPMSC_6_L1S_STALL              _MK_ENUM_CONST(0x00000003)
#define XUSB_CSB_FSPI_PVTPORTPMSC_6_L1S_ERROR              _MK_ENUM_CONST(0x00000004)
#define XUSB_CSB_FSPI_PVTPORTPMSC_6_RWE_SHIFT               _MK_SHIFT_CONST(3)
#define XUSB_CSB_FSPI_PVTPORTPMSC_6_RWE_FIELD              (_MK_SHIFT_CONST(0x1) << XUSB_CSB_FSPI_PVTPORTPMSC_6_RWE_SHIFT)
#define XUSB_CSB_FSPI_PVTPORTPMSC_6_RWE_RANGE              3:3
#define XUSB_CSB_FSPI_PVTPORTPMSC_6_RWE_WOFFSET            0
#define XUSB_CSB_FSPI_PVTPORTPMSC_6_RWE_DEFAULT            (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTPMSC_6_RWE_DEFAULT_MASK       (_MK_MASK_CONST(0x1)
#define XUSB_CSB_FSPI_PVTPORTPMSC_6_RWE_SW_DEFAULT         (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTPMSC_6_RWE_SW_DEFAULT_MASK    (_MK_MASK_CONST(0x1)
#define XUSB_CSB_FSPI_PVTPORTPMSC_6_RWE_DISABLED           _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTPMSC_6_RWE_ENABLED            _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_FSPI_PVTPORTPMSC_6_HIRD_SHIFT              _MK_SHIFT_CONST(4)
#define XUSB_CSB_FSPI_PVTPORTPMSC_6_HIRD_FIELD             (_MK_SHIFT_CONST(0xf) << XUSB_CSB_FSPI_PVTPORTPMSC_6_HIRD_SHIFT)
#define XUSB_CSB_FSPI_PVTPORTPMSC_6_HIRD_RANGE             7:4
#define XUSB_CSB_FSPI_PVTPORTPMSC_6_HIRD_WOFFSET           0
#define XUSB_CSB_FSPI_PVTPORTPMSC_6_HIRD_DEFAULT           (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTPMSC_6_HIRD_DEFAULT_MASK      (_MK_MASK_CONST(0xf)
#define XUSB_CSB_FSPI_PVTPORTPMSC_6_HIRD_SW_DEFAULT        (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTPMSC_6_HIRD_SW_DEFAULT_MASK   (_MK_MASK_CONST(0xf)
#define XUSB_CSB_FSPI_PVTPORTPMSC_6_HIRD_INIT              _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTPMSC_6_L1DS_SHIFT              _MK_SHIFT_CONST(8)
#define XUSB_CSB_FSPI_PVTPORTPMSC_6_L1DS_FIELD             (_MK_SHIFT_CONST(0xff) << XUSB_CSB_FSPI_PVTPORTPMSC_6_L1DS_SHIFT)
#define XUSB_CSB_FSPI_PVTPORTPMSC_6_L1DS_RANGE             15:8
#define XUSB_CSB_FSPI_PVTPORTPMSC_6_L1DS_WOFFSET           0
#define XUSB_CSB_FSPI_PVTPORTPMSC_6_L1DS_DEFAULT           (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTPMSC_6_L1DS_DEFAULT_MASK      (_MK_MASK_CONST(0xff)
#define XUSB_CSB_FSPI_PVTPORTPMSC_6_L1DS_SW_DEFAULT        (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTPMSC_6_L1DS_SW_DEFAULT_MASK   (_MK_MASK_CONST(0xff)
#define XUSB_CSB_FSPI_PVTPORTPMSC_6_L1DS_INIT              _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTPMSC_6_HLE_SHIFT               _MK_SHIFT_CONST(16)
#define XUSB_CSB_FSPI_PVTPORTPMSC_6_HLE_FIELD              (_MK_SHIFT_CONST(0x1) << XUSB_CSB_FSPI_PVTPORTPMSC_6_HLE_SHIFT)
#define XUSB_CSB_FSPI_PVTPORTPMSC_6_HLE_RANGE              16:16
#define XUSB_CSB_FSPI_PVTPORTPMSC_6_HLE_WOFFSET            0
#define XUSB_CSB_FSPI_PVTPORTPMSC_6_HLE_DEFAULT            (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTPMSC_6_HLE_DEFAULT_MASK       (_MK_MASK_CONST(0x1)
#define XUSB_CSB_FSPI_PVTPORTPMSC_6_HLE_SW_DEFAULT         (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTPMSC_6_HLE_SW_DEFAULT_MASK    (_MK_MASK_CONST(0x1)
#define XUSB_CSB_FSPI_PVTPORTPMSC_6_HLE_INIT               _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTPMSC_6_RSVD0_SHIFT             _MK_SHIFT_CONST(17)
#define XUSB_CSB_FSPI_PVTPORTPMSC_6_RSVD0_FIELD            (_MK_SHIFT_CONST(0x7ff) << XUSB_CSB_FSPI_PVTPORTPMSC_6_RSVD0_SHIFT)
#define XUSB_CSB_FSPI_PVTPORTPMSC_6_RSVD0_RANGE            27:17
#define XUSB_CSB_FSPI_PVTPORTPMSC_6_RSVD0_WOFFSET          0
#define XUSB_CSB_FSPI_PVTPORTPMSC_6_RSVD0_DEFAULT          (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTPMSC_6_RSVD0_DEFAULT_MASK     (_MK_MASK_CONST(0x7ff)
#define XUSB_CSB_FSPI_PVTPORTPMSC_6_RSVD0_SW_DEFAULT       (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTPMSC_6_RSVD0_SW_DEFAULT_MASK  (_MK_MASK_CONST(0x7ff)
#define XUSB_CSB_FSPI_PVTPORTPMSC_6_RSVD0_00               _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTPMSC_6_TM_SHIFT                _MK_SHIFT_CONST(28)
#define XUSB_CSB_FSPI_PVTPORTPMSC_6_TM_FIELD               (_MK_SHIFT_CONST(0xf) << XUSB_CSB_FSPI_PVTPORTPMSC_6_TM_SHIFT)
#define XUSB_CSB_FSPI_PVTPORTPMSC_6_TM_RANGE               31:28
#define XUSB_CSB_FSPI_PVTPORTPMSC_6_TM_WOFFSET             0
#define XUSB_CSB_FSPI_PVTPORTPMSC_6_TM_DEFAULT             (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTPMSC_6_TM_DEFAULT_MASK        (_MK_MASK_CONST(0xf)
#define XUSB_CSB_FSPI_PVTPORTPMSC_6_TM_SW_DEFAULT          (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTPMSC_6_TM_SW_DEFAULT_MASK     (_MK_MASK_CONST(0xf)
#define XUSB_CSB_FSPI_PVTPORTPMSC_6_TM_DISABLE             _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTPMSC_6_TM_JSTATE              _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_FSPI_PVTPORTPMSC_6_TM_KSTATE              _MK_ENUM_CONST(0x00000002)
#define XUSB_CSB_FSPI_PVTPORTPMSC_6_TM_SE0NAK              _MK_ENUM_CONST(0x00000003)
#define XUSB_CSB_FSPI_PVTPORTPMSC_6_TM_PACKET              _MK_ENUM_CONST(0x00000004)
#define XUSB_CSB_FSPI_PVTPORTPMSC_6_TM_FORCEEN             _MK_ENUM_CONST(0x00000005)
#define XUSB_CSB_FSPI_PVTPORTPMSC_6_TM_ERROR               _MK_ENUM_CONST(0x0000000F)
#define XUSB_CSB_FSPI_PVTPORTPMSC_7                        _MK_ADDR_CONST(0x11707c)
#define XUSB_CSB_FSPI_PVTPORTPMSC_7_SECURE                 0
#define XUSB_CSB_FSPI_PVTPORTPMSC_7_WORD_COUNT             1
#define XUSB_CSB_FSPI_PVTPORTPMSC_7_RESET_VAL              _MK_MASK_CONST(0x0)
#define XUSB_CSB_FSPI_PVTPORTPMSC_7_RESET_MASK             _MK_MASK_CONST(0xffffffff)
#define XUSB_CSB_FSPI_PVTPORTPMSC_7_SW_DEFAULT_VAL         _MK_MASK_CONST(0x0)
#define XUSB_CSB_FSPI_PVTPORTPMSC_7_SW_DEFAULT_MASK        _MK_MASK_CONST(0xffffffff)
#define XUSB_CSB_FSPI_PVTPORTPMSC_7_READ_MASK              _MK_MASK_CONST(0xffffffff)
#define XUSB_CSB_FSPI_PVTPORTPMSC_7_WRITE_MASK             _MK_MASK_CONST(0xf001fff8)
#define XUSB_CSB_FSPI_PVTPORTPMSC_7_L1S_SHIFT               _MK_SHIFT_CONST(0)
#define XUSB_CSB_FSPI_PVTPORTPMSC_7_L1S_FIELD              (_MK_SHIFT_CONST(0x7) << XUSB_CSB_FSPI_PVTPORTPMSC_7_L1S_SHIFT)
#define XUSB_CSB_FSPI_PVTPORTPMSC_7_L1S_RANGE              2:0
#define XUSB_CSB_FSPI_PVTPORTPMSC_7_L1S_WOFFSET            0
#define XUSB_CSB_FSPI_PVTPORTPMSC_7_L1S_DEFAULT            (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTPMSC_7_L1S_DEFAULT_MASK       (_MK_MASK_CONST(0x7)
#define XUSB_CSB_FSPI_PVTPORTPMSC_7_L1S_SW_DEFAULT         (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTPMSC_7_L1S_SW_DEFAULT_MASK    (_MK_MASK_CONST(0x7)
#define XUSB_CSB_FSPI_PVTPORTPMSC_7_L1S_INVLD              _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTPMSC_7_L1S_SUCCESS            _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_FSPI_PVTPORTPMSC_7_L1S_NYET               _MK_ENUM_CONST(0x00000002)
#define XUSB_CSB_FSPI_PVTPORTPMSC_7_L1S_STALL              _MK_ENUM_CONST(0x00000003)
#define XUSB_CSB_FSPI_PVTPORTPMSC_7_L1S_ERROR              _MK_ENUM_CONST(0x00000004)
#define XUSB_CSB_FSPI_PVTPORTPMSC_7_RWE_SHIFT               _MK_SHIFT_CONST(3)
#define XUSB_CSB_FSPI_PVTPORTPMSC_7_RWE_FIELD              (_MK_SHIFT_CONST(0x1) << XUSB_CSB_FSPI_PVTPORTPMSC_7_RWE_SHIFT)
#define XUSB_CSB_FSPI_PVTPORTPMSC_7_RWE_RANGE              3:3
#define XUSB_CSB_FSPI_PVTPORTPMSC_7_RWE_WOFFSET            0
#define XUSB_CSB_FSPI_PVTPORTPMSC_7_RWE_DEFAULT            (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTPMSC_7_RWE_DEFAULT_MASK       (_MK_MASK_CONST(0x1)
#define XUSB_CSB_FSPI_PVTPORTPMSC_7_RWE_SW_DEFAULT         (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTPMSC_7_RWE_SW_DEFAULT_MASK    (_MK_MASK_CONST(0x1)
#define XUSB_CSB_FSPI_PVTPORTPMSC_7_RWE_DISABLED           _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTPMSC_7_RWE_ENABLED            _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_FSPI_PVTPORTPMSC_7_HIRD_SHIFT              _MK_SHIFT_CONST(4)
#define XUSB_CSB_FSPI_PVTPORTPMSC_7_HIRD_FIELD             (_MK_SHIFT_CONST(0xf) << XUSB_CSB_FSPI_PVTPORTPMSC_7_HIRD_SHIFT)
#define XUSB_CSB_FSPI_PVTPORTPMSC_7_HIRD_RANGE             7:4
#define XUSB_CSB_FSPI_PVTPORTPMSC_7_HIRD_WOFFSET           0
#define XUSB_CSB_FSPI_PVTPORTPMSC_7_HIRD_DEFAULT           (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTPMSC_7_HIRD_DEFAULT_MASK      (_MK_MASK_CONST(0xf)
#define XUSB_CSB_FSPI_PVTPORTPMSC_7_HIRD_SW_DEFAULT        (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTPMSC_7_HIRD_SW_DEFAULT_MASK   (_MK_MASK_CONST(0xf)
#define XUSB_CSB_FSPI_PVTPORTPMSC_7_HIRD_INIT              _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTPMSC_7_L1DS_SHIFT              _MK_SHIFT_CONST(8)
#define XUSB_CSB_FSPI_PVTPORTPMSC_7_L1DS_FIELD             (_MK_SHIFT_CONST(0xff) << XUSB_CSB_FSPI_PVTPORTPMSC_7_L1DS_SHIFT)
#define XUSB_CSB_FSPI_PVTPORTPMSC_7_L1DS_RANGE             15:8
#define XUSB_CSB_FSPI_PVTPORTPMSC_7_L1DS_WOFFSET           0
#define XUSB_CSB_FSPI_PVTPORTPMSC_7_L1DS_DEFAULT           (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTPMSC_7_L1DS_DEFAULT_MASK      (_MK_MASK_CONST(0xff)
#define XUSB_CSB_FSPI_PVTPORTPMSC_7_L1DS_SW_DEFAULT        (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTPMSC_7_L1DS_SW_DEFAULT_MASK   (_MK_MASK_CONST(0xff)
#define XUSB_CSB_FSPI_PVTPORTPMSC_7_L1DS_INIT              _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTPMSC_7_HLE_SHIFT               _MK_SHIFT_CONST(16)
#define XUSB_CSB_FSPI_PVTPORTPMSC_7_HLE_FIELD              (_MK_SHIFT_CONST(0x1) << XUSB_CSB_FSPI_PVTPORTPMSC_7_HLE_SHIFT)
#define XUSB_CSB_FSPI_PVTPORTPMSC_7_HLE_RANGE              16:16
#define XUSB_CSB_FSPI_PVTPORTPMSC_7_HLE_WOFFSET            0
#define XUSB_CSB_FSPI_PVTPORTPMSC_7_HLE_DEFAULT            (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTPMSC_7_HLE_DEFAULT_MASK       (_MK_MASK_CONST(0x1)
#define XUSB_CSB_FSPI_PVTPORTPMSC_7_HLE_SW_DEFAULT         (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTPMSC_7_HLE_SW_DEFAULT_MASK    (_MK_MASK_CONST(0x1)
#define XUSB_CSB_FSPI_PVTPORTPMSC_7_HLE_INIT               _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTPMSC_7_RSVD0_SHIFT             _MK_SHIFT_CONST(17)
#define XUSB_CSB_FSPI_PVTPORTPMSC_7_RSVD0_FIELD            (_MK_SHIFT_CONST(0x7ff) << XUSB_CSB_FSPI_PVTPORTPMSC_7_RSVD0_SHIFT)
#define XUSB_CSB_FSPI_PVTPORTPMSC_7_RSVD0_RANGE            27:17
#define XUSB_CSB_FSPI_PVTPORTPMSC_7_RSVD0_WOFFSET          0
#define XUSB_CSB_FSPI_PVTPORTPMSC_7_RSVD0_DEFAULT          (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTPMSC_7_RSVD0_DEFAULT_MASK     (_MK_MASK_CONST(0x7ff)
#define XUSB_CSB_FSPI_PVTPORTPMSC_7_RSVD0_SW_DEFAULT       (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTPMSC_7_RSVD0_SW_DEFAULT_MASK  (_MK_MASK_CONST(0x7ff)
#define XUSB_CSB_FSPI_PVTPORTPMSC_7_RSVD0_00               _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTPMSC_7_TM_SHIFT                _MK_SHIFT_CONST(28)
#define XUSB_CSB_FSPI_PVTPORTPMSC_7_TM_FIELD               (_MK_SHIFT_CONST(0xf) << XUSB_CSB_FSPI_PVTPORTPMSC_7_TM_SHIFT)
#define XUSB_CSB_FSPI_PVTPORTPMSC_7_TM_RANGE               31:28
#define XUSB_CSB_FSPI_PVTPORTPMSC_7_TM_WOFFSET             0
#define XUSB_CSB_FSPI_PVTPORTPMSC_7_TM_DEFAULT             (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTPMSC_7_TM_DEFAULT_MASK        (_MK_MASK_CONST(0xf)
#define XUSB_CSB_FSPI_PVTPORTPMSC_7_TM_SW_DEFAULT          (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTPMSC_7_TM_SW_DEFAULT_MASK     (_MK_MASK_CONST(0xf)
#define XUSB_CSB_FSPI_PVTPORTPMSC_7_TM_DISABLE             _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTPMSC_7_TM_JSTATE              _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_FSPI_PVTPORTPMSC_7_TM_KSTATE              _MK_ENUM_CONST(0x00000002)
#define XUSB_CSB_FSPI_PVTPORTPMSC_7_TM_SE0NAK              _MK_ENUM_CONST(0x00000003)
#define XUSB_CSB_FSPI_PVTPORTPMSC_7_TM_PACKET              _MK_ENUM_CONST(0x00000004)
#define XUSB_CSB_FSPI_PVTPORTPMSC_7_TM_FORCEEN             _MK_ENUM_CONST(0x00000005)
#define XUSB_CSB_FSPI_PVTPORTPMSC_7_TM_ERROR               _MK_ENUM_CONST(0x0000000F)
#define XUSB_CSB_FSPI_PVTPORTPMSC_XTRA_0                   _MK_ADDR_CONST(0x117100)
#define XUSB_CSB_FSPI_PVTPORTPMSC_XTRA_0_SECURE            0
#define XUSB_CSB_FSPI_PVTPORTPMSC_XTRA_0_WORD_COUNT        1
#define XUSB_CSB_FSPI_PVTPORTPMSC_XTRA_0_RESET_VAL         _MK_MASK_CONST(0x0)
#define XUSB_CSB_FSPI_PVTPORTPMSC_XTRA_0_RESET_MASK        _MK_MASK_CONST(0x7ff)
#define XUSB_CSB_FSPI_PVTPORTPMSC_XTRA_0_SW_DEFAULT_VAL    _MK_MASK_CONST(0x0)
#define XUSB_CSB_FSPI_PVTPORTPMSC_XTRA_0_SW_DEFAULT_MASK   _MK_MASK_CONST(0x7ff)
#define XUSB_CSB_FSPI_PVTPORTPMSC_XTRA_0_READ_MASK         _MK_MASK_CONST(0x7ff)
#define XUSB_CSB_FSPI_PVTPORTPMSC_XTRA_0_WRITE_MASK        _MK_MASK_CONST(0x7ff)
#define XUSB_CSB_FSPI_PVTPORTPMSC_XTRA_0_DEV_ADDR_SHIFT     _MK_SHIFT_CONST(0)
#define XUSB_CSB_FSPI_PVTPORTPMSC_XTRA_0_DEV_ADDR_FIELD    (_MK_SHIFT_CONST(0x7f) << XUSB_CSB_FSPI_PVTPORTPMSC_XTRA_0_DEV_ADDR_SHIFT)
#define XUSB_CSB_FSPI_PVTPORTPMSC_XTRA_0_DEV_ADDR_RANGE    6:0
#define XUSB_CSB_FSPI_PVTPORTPMSC_XTRA_0_DEV_ADDR_WOFFSET  0
#define XUSB_CSB_FSPI_PVTPORTPMSC_XTRA_0_DEV_ADDR_DEFAULT  (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTPMSC_XTRA_0_DEV_ADDR_DEFAULT_MASK (_MK_MASK_CONST(0x7f)
#define XUSB_CSB_FSPI_PVTPORTPMSC_XTRA_0_DEV_ADDR_SW_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTPMSC_XTRA_0_DEV_ADDR_SW_DEFAULT_MASK (_MK_MASK_CONST(0x7f)
#define XUSB_CSB_FSPI_PVTPORTPMSC_XTRA_0_DEV_ADDR_INIT     _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTPMSC_XTRA_0_EP_NUM_SHIFT       _MK_SHIFT_CONST(7)
#define XUSB_CSB_FSPI_PVTPORTPMSC_XTRA_0_EP_NUM_FIELD      (_MK_SHIFT_CONST(0xf) << XUSB_CSB_FSPI_PVTPORTPMSC_XTRA_0_EP_NUM_SHIFT)
#define XUSB_CSB_FSPI_PVTPORTPMSC_XTRA_0_EP_NUM_RANGE      10:7
#define XUSB_CSB_FSPI_PVTPORTPMSC_XTRA_0_EP_NUM_WOFFSET    0
#define XUSB_CSB_FSPI_PVTPORTPMSC_XTRA_0_EP_NUM_DEFAULT    (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTPMSC_XTRA_0_EP_NUM_DEFAULT_MASK (_MK_MASK_CONST(0xf)
#define XUSB_CSB_FSPI_PVTPORTPMSC_XTRA_0_EP_NUM_SW_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTPMSC_XTRA_0_EP_NUM_SW_DEFAULT_MASK (_MK_MASK_CONST(0xf)
#define XUSB_CSB_FSPI_PVTPORTPMSC_XTRA_0_EP_NUM_INIT       _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTPMSC_XTRA_1                   _MK_ADDR_CONST(0x117110)
#define XUSB_CSB_FSPI_PVTPORTPMSC_XTRA_1_SECURE            0
#define XUSB_CSB_FSPI_PVTPORTPMSC_XTRA_1_WORD_COUNT        1
#define XUSB_CSB_FSPI_PVTPORTPMSC_XTRA_1_RESET_VAL         _MK_MASK_CONST(0x0)
#define XUSB_CSB_FSPI_PVTPORTPMSC_XTRA_1_RESET_MASK        _MK_MASK_CONST(0x7ff)
#define XUSB_CSB_FSPI_PVTPORTPMSC_XTRA_1_SW_DEFAULT_VAL    _MK_MASK_CONST(0x0)
#define XUSB_CSB_FSPI_PVTPORTPMSC_XTRA_1_SW_DEFAULT_MASK   _MK_MASK_CONST(0x7ff)
#define XUSB_CSB_FSPI_PVTPORTPMSC_XTRA_1_READ_MASK         _MK_MASK_CONST(0x7ff)
#define XUSB_CSB_FSPI_PVTPORTPMSC_XTRA_1_WRITE_MASK        _MK_MASK_CONST(0x7ff)
#define XUSB_CSB_FSPI_PVTPORTPMSC_XTRA_1_DEV_ADDR_SHIFT     _MK_SHIFT_CONST(0)
#define XUSB_CSB_FSPI_PVTPORTPMSC_XTRA_1_DEV_ADDR_FIELD    (_MK_SHIFT_CONST(0x7f) << XUSB_CSB_FSPI_PVTPORTPMSC_XTRA_1_DEV_ADDR_SHIFT)
#define XUSB_CSB_FSPI_PVTPORTPMSC_XTRA_1_DEV_ADDR_RANGE    6:0
#define XUSB_CSB_FSPI_PVTPORTPMSC_XTRA_1_DEV_ADDR_WOFFSET  0
#define XUSB_CSB_FSPI_PVTPORTPMSC_XTRA_1_DEV_ADDR_DEFAULT  (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTPMSC_XTRA_1_DEV_ADDR_DEFAULT_MASK (_MK_MASK_CONST(0x7f)
#define XUSB_CSB_FSPI_PVTPORTPMSC_XTRA_1_DEV_ADDR_SW_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTPMSC_XTRA_1_DEV_ADDR_SW_DEFAULT_MASK (_MK_MASK_CONST(0x7f)
#define XUSB_CSB_FSPI_PVTPORTPMSC_XTRA_1_DEV_ADDR_INIT     _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTPMSC_XTRA_1_EP_NUM_SHIFT       _MK_SHIFT_CONST(7)
#define XUSB_CSB_FSPI_PVTPORTPMSC_XTRA_1_EP_NUM_FIELD      (_MK_SHIFT_CONST(0xf) << XUSB_CSB_FSPI_PVTPORTPMSC_XTRA_1_EP_NUM_SHIFT)
#define XUSB_CSB_FSPI_PVTPORTPMSC_XTRA_1_EP_NUM_RANGE      10:7
#define XUSB_CSB_FSPI_PVTPORTPMSC_XTRA_1_EP_NUM_WOFFSET    0
#define XUSB_CSB_FSPI_PVTPORTPMSC_XTRA_1_EP_NUM_DEFAULT    (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTPMSC_XTRA_1_EP_NUM_DEFAULT_MASK (_MK_MASK_CONST(0xf)
#define XUSB_CSB_FSPI_PVTPORTPMSC_XTRA_1_EP_NUM_SW_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTPMSC_XTRA_1_EP_NUM_SW_DEFAULT_MASK (_MK_MASK_CONST(0xf)
#define XUSB_CSB_FSPI_PVTPORTPMSC_XTRA_1_EP_NUM_INIT       _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTPMSC_XTRA_2                   _MK_ADDR_CONST(0x117120)
#define XUSB_CSB_FSPI_PVTPORTPMSC_XTRA_2_SECURE            0
#define XUSB_CSB_FSPI_PVTPORTPMSC_XTRA_2_WORD_COUNT        1
#define XUSB_CSB_FSPI_PVTPORTPMSC_XTRA_2_RESET_VAL         _MK_MASK_CONST(0x0)
#define XUSB_CSB_FSPI_PVTPORTPMSC_XTRA_2_RESET_MASK        _MK_MASK_CONST(0x7ff)
#define XUSB_CSB_FSPI_PVTPORTPMSC_XTRA_2_SW_DEFAULT_VAL    _MK_MASK_CONST(0x0)
#define XUSB_CSB_FSPI_PVTPORTPMSC_XTRA_2_SW_DEFAULT_MASK   _MK_MASK_CONST(0x7ff)
#define XUSB_CSB_FSPI_PVTPORTPMSC_XTRA_2_READ_MASK         _MK_MASK_CONST(0x7ff)
#define XUSB_CSB_FSPI_PVTPORTPMSC_XTRA_2_WRITE_MASK        _MK_MASK_CONST(0x7ff)
#define XUSB_CSB_FSPI_PVTPORTPMSC_XTRA_2_DEV_ADDR_SHIFT     _MK_SHIFT_CONST(0)
#define XUSB_CSB_FSPI_PVTPORTPMSC_XTRA_2_DEV_ADDR_FIELD    (_MK_SHIFT_CONST(0x7f) << XUSB_CSB_FSPI_PVTPORTPMSC_XTRA_2_DEV_ADDR_SHIFT)
#define XUSB_CSB_FSPI_PVTPORTPMSC_XTRA_2_DEV_ADDR_RANGE    6:0
#define XUSB_CSB_FSPI_PVTPORTPMSC_XTRA_2_DEV_ADDR_WOFFSET  0
#define XUSB_CSB_FSPI_PVTPORTPMSC_XTRA_2_DEV_ADDR_DEFAULT  (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTPMSC_XTRA_2_DEV_ADDR_DEFAULT_MASK (_MK_MASK_CONST(0x7f)
#define XUSB_CSB_FSPI_PVTPORTPMSC_XTRA_2_DEV_ADDR_SW_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTPMSC_XTRA_2_DEV_ADDR_SW_DEFAULT_MASK (_MK_MASK_CONST(0x7f)
#define XUSB_CSB_FSPI_PVTPORTPMSC_XTRA_2_DEV_ADDR_INIT     _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTPMSC_XTRA_2_EP_NUM_SHIFT       _MK_SHIFT_CONST(7)
#define XUSB_CSB_FSPI_PVTPORTPMSC_XTRA_2_EP_NUM_FIELD      (_MK_SHIFT_CONST(0xf) << XUSB_CSB_FSPI_PVTPORTPMSC_XTRA_2_EP_NUM_SHIFT)
#define XUSB_CSB_FSPI_PVTPORTPMSC_XTRA_2_EP_NUM_RANGE      10:7
#define XUSB_CSB_FSPI_PVTPORTPMSC_XTRA_2_EP_NUM_WOFFSET    0
#define XUSB_CSB_FSPI_PVTPORTPMSC_XTRA_2_EP_NUM_DEFAULT    (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTPMSC_XTRA_2_EP_NUM_DEFAULT_MASK (_MK_MASK_CONST(0xf)
#define XUSB_CSB_FSPI_PVTPORTPMSC_XTRA_2_EP_NUM_SW_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTPMSC_XTRA_2_EP_NUM_SW_DEFAULT_MASK (_MK_MASK_CONST(0xf)
#define XUSB_CSB_FSPI_PVTPORTPMSC_XTRA_2_EP_NUM_INIT       _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTPMSC_XTRA_3                   _MK_ADDR_CONST(0x117130)
#define XUSB_CSB_FSPI_PVTPORTPMSC_XTRA_3_SECURE            0
#define XUSB_CSB_FSPI_PVTPORTPMSC_XTRA_3_WORD_COUNT        1
#define XUSB_CSB_FSPI_PVTPORTPMSC_XTRA_3_RESET_VAL         _MK_MASK_CONST(0x0)
#define XUSB_CSB_FSPI_PVTPORTPMSC_XTRA_3_RESET_MASK        _MK_MASK_CONST(0x7ff)
#define XUSB_CSB_FSPI_PVTPORTPMSC_XTRA_3_SW_DEFAULT_VAL    _MK_MASK_CONST(0x0)
#define XUSB_CSB_FSPI_PVTPORTPMSC_XTRA_3_SW_DEFAULT_MASK   _MK_MASK_CONST(0x7ff)
#define XUSB_CSB_FSPI_PVTPORTPMSC_XTRA_3_READ_MASK         _MK_MASK_CONST(0x7ff)
#define XUSB_CSB_FSPI_PVTPORTPMSC_XTRA_3_WRITE_MASK        _MK_MASK_CONST(0x7ff)
#define XUSB_CSB_FSPI_PVTPORTPMSC_XTRA_3_DEV_ADDR_SHIFT     _MK_SHIFT_CONST(0)
#define XUSB_CSB_FSPI_PVTPORTPMSC_XTRA_3_DEV_ADDR_FIELD    (_MK_SHIFT_CONST(0x7f) << XUSB_CSB_FSPI_PVTPORTPMSC_XTRA_3_DEV_ADDR_SHIFT)
#define XUSB_CSB_FSPI_PVTPORTPMSC_XTRA_3_DEV_ADDR_RANGE    6:0
#define XUSB_CSB_FSPI_PVTPORTPMSC_XTRA_3_DEV_ADDR_WOFFSET  0
#define XUSB_CSB_FSPI_PVTPORTPMSC_XTRA_3_DEV_ADDR_DEFAULT  (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTPMSC_XTRA_3_DEV_ADDR_DEFAULT_MASK (_MK_MASK_CONST(0x7f)
#define XUSB_CSB_FSPI_PVTPORTPMSC_XTRA_3_DEV_ADDR_SW_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTPMSC_XTRA_3_DEV_ADDR_SW_DEFAULT_MASK (_MK_MASK_CONST(0x7f)
#define XUSB_CSB_FSPI_PVTPORTPMSC_XTRA_3_DEV_ADDR_INIT     _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTPMSC_XTRA_3_EP_NUM_SHIFT       _MK_SHIFT_CONST(7)
#define XUSB_CSB_FSPI_PVTPORTPMSC_XTRA_3_EP_NUM_FIELD      (_MK_SHIFT_CONST(0xf) << XUSB_CSB_FSPI_PVTPORTPMSC_XTRA_3_EP_NUM_SHIFT)
#define XUSB_CSB_FSPI_PVTPORTPMSC_XTRA_3_EP_NUM_RANGE      10:7
#define XUSB_CSB_FSPI_PVTPORTPMSC_XTRA_3_EP_NUM_WOFFSET    0
#define XUSB_CSB_FSPI_PVTPORTPMSC_XTRA_3_EP_NUM_DEFAULT    (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTPMSC_XTRA_3_EP_NUM_DEFAULT_MASK (_MK_MASK_CONST(0xf)
#define XUSB_CSB_FSPI_PVTPORTPMSC_XTRA_3_EP_NUM_SW_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTPMSC_XTRA_3_EP_NUM_SW_DEFAULT_MASK (_MK_MASK_CONST(0xf)
#define XUSB_CSB_FSPI_PVTPORTPMSC_XTRA_3_EP_NUM_INIT       _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTPMSC_XTRA_4                   _MK_ADDR_CONST(0x117140)
#define XUSB_CSB_FSPI_PVTPORTPMSC_XTRA_4_SECURE            0
#define XUSB_CSB_FSPI_PVTPORTPMSC_XTRA_4_WORD_COUNT        1
#define XUSB_CSB_FSPI_PVTPORTPMSC_XTRA_4_RESET_VAL         _MK_MASK_CONST(0x0)
#define XUSB_CSB_FSPI_PVTPORTPMSC_XTRA_4_RESET_MASK        _MK_MASK_CONST(0x7ff)
#define XUSB_CSB_FSPI_PVTPORTPMSC_XTRA_4_SW_DEFAULT_VAL    _MK_MASK_CONST(0x0)
#define XUSB_CSB_FSPI_PVTPORTPMSC_XTRA_4_SW_DEFAULT_MASK   _MK_MASK_CONST(0x7ff)
#define XUSB_CSB_FSPI_PVTPORTPMSC_XTRA_4_READ_MASK         _MK_MASK_CONST(0x7ff)
#define XUSB_CSB_FSPI_PVTPORTPMSC_XTRA_4_WRITE_MASK        _MK_MASK_CONST(0x7ff)
#define XUSB_CSB_FSPI_PVTPORTPMSC_XTRA_4_DEV_ADDR_SHIFT     _MK_SHIFT_CONST(0)
#define XUSB_CSB_FSPI_PVTPORTPMSC_XTRA_4_DEV_ADDR_FIELD    (_MK_SHIFT_CONST(0x7f) << XUSB_CSB_FSPI_PVTPORTPMSC_XTRA_4_DEV_ADDR_SHIFT)
#define XUSB_CSB_FSPI_PVTPORTPMSC_XTRA_4_DEV_ADDR_RANGE    6:0
#define XUSB_CSB_FSPI_PVTPORTPMSC_XTRA_4_DEV_ADDR_WOFFSET  0
#define XUSB_CSB_FSPI_PVTPORTPMSC_XTRA_4_DEV_ADDR_DEFAULT  (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTPMSC_XTRA_4_DEV_ADDR_DEFAULT_MASK (_MK_MASK_CONST(0x7f)
#define XUSB_CSB_FSPI_PVTPORTPMSC_XTRA_4_DEV_ADDR_SW_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTPMSC_XTRA_4_DEV_ADDR_SW_DEFAULT_MASK (_MK_MASK_CONST(0x7f)
#define XUSB_CSB_FSPI_PVTPORTPMSC_XTRA_4_DEV_ADDR_INIT     _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTPMSC_XTRA_4_EP_NUM_SHIFT       _MK_SHIFT_CONST(7)
#define XUSB_CSB_FSPI_PVTPORTPMSC_XTRA_4_EP_NUM_FIELD      (_MK_SHIFT_CONST(0xf) << XUSB_CSB_FSPI_PVTPORTPMSC_XTRA_4_EP_NUM_SHIFT)
#define XUSB_CSB_FSPI_PVTPORTPMSC_XTRA_4_EP_NUM_RANGE      10:7
#define XUSB_CSB_FSPI_PVTPORTPMSC_XTRA_4_EP_NUM_WOFFSET    0
#define XUSB_CSB_FSPI_PVTPORTPMSC_XTRA_4_EP_NUM_DEFAULT    (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTPMSC_XTRA_4_EP_NUM_DEFAULT_MASK (_MK_MASK_CONST(0xf)
#define XUSB_CSB_FSPI_PVTPORTPMSC_XTRA_4_EP_NUM_SW_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTPMSC_XTRA_4_EP_NUM_SW_DEFAULT_MASK (_MK_MASK_CONST(0xf)
#define XUSB_CSB_FSPI_PVTPORTPMSC_XTRA_4_EP_NUM_INIT       _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTPMSC_XTRA_5                   _MK_ADDR_CONST(0x117150)
#define XUSB_CSB_FSPI_PVTPORTPMSC_XTRA_5_SECURE            0
#define XUSB_CSB_FSPI_PVTPORTPMSC_XTRA_5_WORD_COUNT        1
#define XUSB_CSB_FSPI_PVTPORTPMSC_XTRA_5_RESET_VAL         _MK_MASK_CONST(0x0)
#define XUSB_CSB_FSPI_PVTPORTPMSC_XTRA_5_RESET_MASK        _MK_MASK_CONST(0x7ff)
#define XUSB_CSB_FSPI_PVTPORTPMSC_XTRA_5_SW_DEFAULT_VAL    _MK_MASK_CONST(0x0)
#define XUSB_CSB_FSPI_PVTPORTPMSC_XTRA_5_SW_DEFAULT_MASK   _MK_MASK_CONST(0x7ff)
#define XUSB_CSB_FSPI_PVTPORTPMSC_XTRA_5_READ_MASK         _MK_MASK_CONST(0x7ff)
#define XUSB_CSB_FSPI_PVTPORTPMSC_XTRA_5_WRITE_MASK        _MK_MASK_CONST(0x7ff)
#define XUSB_CSB_FSPI_PVTPORTPMSC_XTRA_5_DEV_ADDR_SHIFT     _MK_SHIFT_CONST(0)
#define XUSB_CSB_FSPI_PVTPORTPMSC_XTRA_5_DEV_ADDR_FIELD    (_MK_SHIFT_CONST(0x7f) << XUSB_CSB_FSPI_PVTPORTPMSC_XTRA_5_DEV_ADDR_SHIFT)
#define XUSB_CSB_FSPI_PVTPORTPMSC_XTRA_5_DEV_ADDR_RANGE    6:0
#define XUSB_CSB_FSPI_PVTPORTPMSC_XTRA_5_DEV_ADDR_WOFFSET  0
#define XUSB_CSB_FSPI_PVTPORTPMSC_XTRA_5_DEV_ADDR_DEFAULT  (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTPMSC_XTRA_5_DEV_ADDR_DEFAULT_MASK (_MK_MASK_CONST(0x7f)
#define XUSB_CSB_FSPI_PVTPORTPMSC_XTRA_5_DEV_ADDR_SW_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTPMSC_XTRA_5_DEV_ADDR_SW_DEFAULT_MASK (_MK_MASK_CONST(0x7f)
#define XUSB_CSB_FSPI_PVTPORTPMSC_XTRA_5_DEV_ADDR_INIT     _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTPMSC_XTRA_5_EP_NUM_SHIFT       _MK_SHIFT_CONST(7)
#define XUSB_CSB_FSPI_PVTPORTPMSC_XTRA_5_EP_NUM_FIELD      (_MK_SHIFT_CONST(0xf) << XUSB_CSB_FSPI_PVTPORTPMSC_XTRA_5_EP_NUM_SHIFT)
#define XUSB_CSB_FSPI_PVTPORTPMSC_XTRA_5_EP_NUM_RANGE      10:7
#define XUSB_CSB_FSPI_PVTPORTPMSC_XTRA_5_EP_NUM_WOFFSET    0
#define XUSB_CSB_FSPI_PVTPORTPMSC_XTRA_5_EP_NUM_DEFAULT    (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTPMSC_XTRA_5_EP_NUM_DEFAULT_MASK (_MK_MASK_CONST(0xf)
#define XUSB_CSB_FSPI_PVTPORTPMSC_XTRA_5_EP_NUM_SW_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTPMSC_XTRA_5_EP_NUM_SW_DEFAULT_MASK (_MK_MASK_CONST(0xf)
#define XUSB_CSB_FSPI_PVTPORTPMSC_XTRA_5_EP_NUM_INIT       _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTPMSC_XTRA_6                   _MK_ADDR_CONST(0x117160)
#define XUSB_CSB_FSPI_PVTPORTPMSC_XTRA_6_SECURE            0
#define XUSB_CSB_FSPI_PVTPORTPMSC_XTRA_6_WORD_COUNT        1
#define XUSB_CSB_FSPI_PVTPORTPMSC_XTRA_6_RESET_VAL         _MK_MASK_CONST(0x0)
#define XUSB_CSB_FSPI_PVTPORTPMSC_XTRA_6_RESET_MASK        _MK_MASK_CONST(0x7ff)
#define XUSB_CSB_FSPI_PVTPORTPMSC_XTRA_6_SW_DEFAULT_VAL    _MK_MASK_CONST(0x0)
#define XUSB_CSB_FSPI_PVTPORTPMSC_XTRA_6_SW_DEFAULT_MASK   _MK_MASK_CONST(0x7ff)
#define XUSB_CSB_FSPI_PVTPORTPMSC_XTRA_6_READ_MASK         _MK_MASK_CONST(0x7ff)
#define XUSB_CSB_FSPI_PVTPORTPMSC_XTRA_6_WRITE_MASK        _MK_MASK_CONST(0x7ff)
#define XUSB_CSB_FSPI_PVTPORTPMSC_XTRA_6_DEV_ADDR_SHIFT     _MK_SHIFT_CONST(0)
#define XUSB_CSB_FSPI_PVTPORTPMSC_XTRA_6_DEV_ADDR_FIELD    (_MK_SHIFT_CONST(0x7f) << XUSB_CSB_FSPI_PVTPORTPMSC_XTRA_6_DEV_ADDR_SHIFT)
#define XUSB_CSB_FSPI_PVTPORTPMSC_XTRA_6_DEV_ADDR_RANGE    6:0
#define XUSB_CSB_FSPI_PVTPORTPMSC_XTRA_6_DEV_ADDR_WOFFSET  0
#define XUSB_CSB_FSPI_PVTPORTPMSC_XTRA_6_DEV_ADDR_DEFAULT  (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTPMSC_XTRA_6_DEV_ADDR_DEFAULT_MASK (_MK_MASK_CONST(0x7f)
#define XUSB_CSB_FSPI_PVTPORTPMSC_XTRA_6_DEV_ADDR_SW_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTPMSC_XTRA_6_DEV_ADDR_SW_DEFAULT_MASK (_MK_MASK_CONST(0x7f)
#define XUSB_CSB_FSPI_PVTPORTPMSC_XTRA_6_DEV_ADDR_INIT     _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTPMSC_XTRA_6_EP_NUM_SHIFT       _MK_SHIFT_CONST(7)
#define XUSB_CSB_FSPI_PVTPORTPMSC_XTRA_6_EP_NUM_FIELD      (_MK_SHIFT_CONST(0xf) << XUSB_CSB_FSPI_PVTPORTPMSC_XTRA_6_EP_NUM_SHIFT)
#define XUSB_CSB_FSPI_PVTPORTPMSC_XTRA_6_EP_NUM_RANGE      10:7
#define XUSB_CSB_FSPI_PVTPORTPMSC_XTRA_6_EP_NUM_WOFFSET    0
#define XUSB_CSB_FSPI_PVTPORTPMSC_XTRA_6_EP_NUM_DEFAULT    (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTPMSC_XTRA_6_EP_NUM_DEFAULT_MASK (_MK_MASK_CONST(0xf)
#define XUSB_CSB_FSPI_PVTPORTPMSC_XTRA_6_EP_NUM_SW_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTPMSC_XTRA_6_EP_NUM_SW_DEFAULT_MASK (_MK_MASK_CONST(0xf)
#define XUSB_CSB_FSPI_PVTPORTPMSC_XTRA_6_EP_NUM_INIT       _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTPMSC_XTRA_7                   _MK_ADDR_CONST(0x117170)
#define XUSB_CSB_FSPI_PVTPORTPMSC_XTRA_7_SECURE            0
#define XUSB_CSB_FSPI_PVTPORTPMSC_XTRA_7_WORD_COUNT        1
#define XUSB_CSB_FSPI_PVTPORTPMSC_XTRA_7_RESET_VAL         _MK_MASK_CONST(0x0)
#define XUSB_CSB_FSPI_PVTPORTPMSC_XTRA_7_RESET_MASK        _MK_MASK_CONST(0x7ff)
#define XUSB_CSB_FSPI_PVTPORTPMSC_XTRA_7_SW_DEFAULT_VAL    _MK_MASK_CONST(0x0)
#define XUSB_CSB_FSPI_PVTPORTPMSC_XTRA_7_SW_DEFAULT_MASK   _MK_MASK_CONST(0x7ff)
#define XUSB_CSB_FSPI_PVTPORTPMSC_XTRA_7_READ_MASK         _MK_MASK_CONST(0x7ff)
#define XUSB_CSB_FSPI_PVTPORTPMSC_XTRA_7_WRITE_MASK        _MK_MASK_CONST(0x7ff)
#define XUSB_CSB_FSPI_PVTPORTPMSC_XTRA_7_DEV_ADDR_SHIFT     _MK_SHIFT_CONST(0)
#define XUSB_CSB_FSPI_PVTPORTPMSC_XTRA_7_DEV_ADDR_FIELD    (_MK_SHIFT_CONST(0x7f) << XUSB_CSB_FSPI_PVTPORTPMSC_XTRA_7_DEV_ADDR_SHIFT)
#define XUSB_CSB_FSPI_PVTPORTPMSC_XTRA_7_DEV_ADDR_RANGE    6:0
#define XUSB_CSB_FSPI_PVTPORTPMSC_XTRA_7_DEV_ADDR_WOFFSET  0
#define XUSB_CSB_FSPI_PVTPORTPMSC_XTRA_7_DEV_ADDR_DEFAULT  (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTPMSC_XTRA_7_DEV_ADDR_DEFAULT_MASK (_MK_MASK_CONST(0x7f)
#define XUSB_CSB_FSPI_PVTPORTPMSC_XTRA_7_DEV_ADDR_SW_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTPMSC_XTRA_7_DEV_ADDR_SW_DEFAULT_MASK (_MK_MASK_CONST(0x7f)
#define XUSB_CSB_FSPI_PVTPORTPMSC_XTRA_7_DEV_ADDR_INIT     _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTPMSC_XTRA_7_EP_NUM_SHIFT       _MK_SHIFT_CONST(7)
#define XUSB_CSB_FSPI_PVTPORTPMSC_XTRA_7_EP_NUM_FIELD      (_MK_SHIFT_CONST(0xf) << XUSB_CSB_FSPI_PVTPORTPMSC_XTRA_7_EP_NUM_SHIFT)
#define XUSB_CSB_FSPI_PVTPORTPMSC_XTRA_7_EP_NUM_RANGE      10:7
#define XUSB_CSB_FSPI_PVTPORTPMSC_XTRA_7_EP_NUM_WOFFSET    0
#define XUSB_CSB_FSPI_PVTPORTPMSC_XTRA_7_EP_NUM_DEFAULT    (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTPMSC_XTRA_7_EP_NUM_DEFAULT_MASK (_MK_MASK_CONST(0xf)
#define XUSB_CSB_FSPI_PVTPORTPMSC_XTRA_7_EP_NUM_SW_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_FSPI_PVTPORTPMSC_XTRA_7_EP_NUM_SW_DEFAULT_MASK (_MK_MASK_CONST(0xf)
#define XUSB_CSB_FSPI_PVTPORTPMSC_XTRA_7_EP_NUM_INIT       _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_DEVBI_CTRL_0                              _MK_ADDR_CONST(0x00118000)
#define XUSB_CSB_DEVBI_CTRL_0_SECURE                       0
#define XUSB_CSB_DEVBI_CTRL_0_WORD_COUNT                   1
#define XUSB_CSB_DEVBI_CTRL_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define XUSB_CSB_DEVBI_CTRL_0_RESET_MASK                   _MK_MASK_CONST(0xfffffff9)
#define XUSB_CSB_DEVBI_CTRL_0_SW_DEFAULT_VAL               _MK_MASK_CONST(0x0)
#define XUSB_CSB_DEVBI_CTRL_0_SW_DEFAULT_MASK              _MK_MASK_CONST(0xfffffff9)
#define XUSB_CSB_DEVBI_CTRL_0_READ_MASK                    _MK_MASK_CONST(0xfffffff9)
#define XUSB_CSB_DEVBI_CTRL_0_WRITE_MASK                   _MK_MASK_CONST(0xff000009)
#define XUSB_CSB_DEVBI_CTRL_0_RUN_SHIFT                     _MK_SHIFT_CONST(0)
#define XUSB_CSB_DEVBI_CTRL_0_RUN_FIELD                    (_MK_SHIFT_CONST(0x1) << XUSB_CSB_DEVBI_CTRL_0_RUN_SHIFT)
#define XUSB_CSB_DEVBI_CTRL_0_RUN_RANGE                    0:0
#define XUSB_CSB_DEVBI_CTRL_0_RUN_WOFFSET                  0
#define XUSB_CSB_DEVBI_CTRL_0_RUN_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_DEVBI_CTRL_0_RUN_DEFAULT_MASK             (_MK_MASK_CONST(0x1)
#define XUSB_CSB_DEVBI_CTRL_0_RUN_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_DEVBI_CTRL_0_RUN_SW_DEFAULT_MASK          (_MK_MASK_CONST(0x1)
#define XUSB_CSB_DEVBI_CTRL_0_RUN_STOP                     _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_DEVBI_CTRL_0_RUN_RUN                      _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_DEVBI_CTRL_0_CCE_SHIFT                     _MK_SHIFT_CONST(3)
#define XUSB_CSB_DEVBI_CTRL_0_CCE_FIELD                    (_MK_SHIFT_CONST(0x1) << XUSB_CSB_DEVBI_CTRL_0_CCE_SHIFT)
#define XUSB_CSB_DEVBI_CTRL_0_CCE_RANGE                    3:3
#define XUSB_CSB_DEVBI_CTRL_0_CCE_WOFFSET                  0
#define XUSB_CSB_DEVBI_CTRL_0_CCE_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_DEVBI_CTRL_0_CCE_DEFAULT_MASK             (_MK_MASK_CONST(0x1)
#define XUSB_CSB_DEVBI_CTRL_0_CCE_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_DEVBI_CTRL_0_CCE_SW_DEFAULT_MASK          (_MK_MASK_CONST(0x1)
#define XUSB_CSB_DEVBI_CTRL_0_CCE_FALSE                    _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_DEVBI_CTRL_0_CCE_TRUE                     _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_DEVBI_CTRL_0_RSVD0_SHIFT                   _MK_SHIFT_CONST(4)
#define XUSB_CSB_DEVBI_CTRL_0_RSVD0_FIELD                  (_MK_SHIFT_CONST(0xfffff) << XUSB_CSB_DEVBI_CTRL_0_RSVD0_SHIFT)
#define XUSB_CSB_DEVBI_CTRL_0_RSVD0_RANGE                  23:4
#define XUSB_CSB_DEVBI_CTRL_0_RSVD0_WOFFSET                0
#define XUSB_CSB_DEVBI_CTRL_0_RSVD0_DEFAULT                (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_DEVBI_CTRL_0_RSVD0_DEFAULT_MASK           (_MK_MASK_CONST(0xfffff)
#define XUSB_CSB_DEVBI_CTRL_0_RSVD0_SW_DEFAULT             (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_DEVBI_CTRL_0_RSVD0_SW_DEFAULT_MASK        (_MK_MASK_CONST(0xfffff)
#define XUSB_CSB_DEVBI_CTRL_0_RSVD0_00                     _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_DEVBI_CTRL_0_DEVADR_SHIFT                  _MK_SHIFT_CONST(24)
#define XUSB_CSB_DEVBI_CTRL_0_DEVADR_FIELD                 (_MK_SHIFT_CONST(0x7f) << XUSB_CSB_DEVBI_CTRL_0_DEVADR_SHIFT)
#define XUSB_CSB_DEVBI_CTRL_0_DEVADR_RANGE                 30:24
#define XUSB_CSB_DEVBI_CTRL_0_DEVADR_WOFFSET               0
#define XUSB_CSB_DEVBI_CTRL_0_DEVADR_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_DEVBI_CTRL_0_DEVADR_DEFAULT_MASK          (_MK_MASK_CONST(0x7f)
#define XUSB_CSB_DEVBI_CTRL_0_DEVADR_SW_DEFAULT            (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_DEVBI_CTRL_0_DEVADR_SW_DEFAULT_MASK       (_MK_MASK_CONST(0x7f)
#define XUSB_CSB_DEVBI_CTRL_0_DEVADR_INIT                  _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_DEVBI_CTRL_0_ENABLE_SHIFT                  _MK_SHIFT_CONST(31)
#define XUSB_CSB_DEVBI_CTRL_0_ENABLE_FIELD                 (_MK_SHIFT_CONST(0x1) << XUSB_CSB_DEVBI_CTRL_0_ENABLE_SHIFT)
#define XUSB_CSB_DEVBI_CTRL_0_ENABLE_RANGE                 31:31
#define XUSB_CSB_DEVBI_CTRL_0_ENABLE_WOFFSET               0
#define XUSB_CSB_DEVBI_CTRL_0_ENABLE_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_DEVBI_CTRL_0_ENABLE_DEFAULT_MASK          (_MK_MASK_CONST(0x1)
#define XUSB_CSB_DEVBI_CTRL_0_ENABLE_SW_DEFAULT            (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_DEVBI_CTRL_0_ENABLE_SW_DEFAULT_MASK       (_MK_MASK_CONST(0x1)
#define XUSB_CSB_DEVBI_CTRL_0_ENABLE_DIS                   _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_DEVBI_CTRL_0_ENABLE_EN                    _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_DEVBI_ST_0                                _MK_ADDR_CONST(0x00118004)
#define XUSB_CSB_DEVBI_ST_0_SECURE                         0
#define XUSB_CSB_DEVBI_ST_0_WORD_COUNT                     1
#define XUSB_CSB_DEVBI_ST_0_RESET_VAL                      _MK_MASK_CONST(0x0)
#define XUSB_CSB_DEVBI_ST_0_RESET_MASK                     _MK_MASK_CONST(0xffffffff)
#define XUSB_CSB_DEVBI_ST_0_SW_DEFAULT_VAL                 _MK_MASK_CONST(0x0)
#define XUSB_CSB_DEVBI_ST_0_SW_DEFAULT_MASK                _MK_MASK_CONST(0xffffffff)
#define XUSB_CSB_DEVBI_ST_0_READ_MASK                      _MK_MASK_CONST(0xffffffff)
#define XUSB_CSB_DEVBI_ST_0_WRITE_MASK                     _MK_MASK_CONST(0x1)
#define XUSB_CSB_DEVBI_ST_0_RC_SHIFT                        _MK_SHIFT_CONST(0)
#define XUSB_CSB_DEVBI_ST_0_RC_FIELD                       (_MK_SHIFT_CONST(0x1) << XUSB_CSB_DEVBI_ST_0_RC_SHIFT)
#define XUSB_CSB_DEVBI_ST_0_RC_RANGE                       0:0
#define XUSB_CSB_DEVBI_ST_0_RC_WOFFSET                     0
#define XUSB_CSB_DEVBI_ST_0_RC_DEFAULT                     (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_DEVBI_ST_0_RC_DEFAULT_MASK                (_MK_MASK_CONST(0x1)
#define XUSB_CSB_DEVBI_ST_0_RC_SW_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_DEVBI_ST_0_RC_SW_DEFAULT_MASK             (_MK_MASK_CONST(0x1)
#define XUSB_CSB_DEVBI_ST_0_RC_NOTPENDING                  _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_DEVBI_ST_0_RC_PENDING                     _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_DEVBI_ST_0_RC_CLEAR                       _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_DEVBI_ST_0_RSVD1_SHIFT                     _MK_SHIFT_CONST(1)
#define XUSB_CSB_DEVBI_ST_0_RSVD1_FIELD                    (_MK_SHIFT_CONST(0x7fffffff) << XUSB_CSB_DEVBI_ST_0_RSVD1_SHIFT)
#define XUSB_CSB_DEVBI_ST_0_RSVD1_RANGE                    31:1
#define XUSB_CSB_DEVBI_ST_0_RSVD1_WOFFSET                  0
#define XUSB_CSB_DEVBI_ST_0_RSVD1_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_DEVBI_ST_0_RSVD1_DEFAULT_MASK             (_MK_MASK_CONST(0x7fffffff)
#define XUSB_CSB_DEVBI_ST_0_RSVD1_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_DEVBI_ST_0_RSVD1_SW_DEFAULT_MASK          (_MK_MASK_CONST(0x7fffffff)
#define XUSB_CSB_DEVBI_ST_0_RSVD1_00                       _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_DEVBI_ECPLO_0                             _MK_ADDR_CONST(0x00118008)
#define XUSB_CSB_DEVBI_ECPLO_0_SECURE                      0
#define XUSB_CSB_DEVBI_ECPLO_0_WORD_COUNT                  1
#define XUSB_CSB_DEVBI_ECPLO_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define XUSB_CSB_DEVBI_ECPLO_0_RESET_MASK                  _MK_MASK_CONST(0xfffffff4)
#define XUSB_CSB_DEVBI_ECPLO_0_SW_DEFAULT_VAL              _MK_MASK_CONST(0x0)
#define XUSB_CSB_DEVBI_ECPLO_0_SW_DEFAULT_MASK             _MK_MASK_CONST(0xfffffff4)
#define XUSB_CSB_DEVBI_ECPLO_0_READ_MASK                   _MK_MASK_CONST(0xfffffff4)
#define XUSB_CSB_DEVBI_ECPLO_0_WRITE_MASK                  _MK_MASK_CONST(0xfffffff4)
#define XUSB_CSB_DEVBI_ECPLO_0_ELM_SHIFT                    _MK_SHIFT_CONST(2)
#define XUSB_CSB_DEVBI_ECPLO_0_ELM_FIELD                   (_MK_SHIFT_CONST(0x1) << XUSB_CSB_DEVBI_ECPLO_0_ELM_SHIFT)
#define XUSB_CSB_DEVBI_ECPLO_0_ELM_RANGE                   2:2
#define XUSB_CSB_DEVBI_ECPLO_0_ELM_WOFFSET                 0
#define XUSB_CSB_DEVBI_ECPLO_0_ELM_DEFAULT                 (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_DEVBI_ECPLO_0_ELM_DEFAULT_MASK            (_MK_MASK_CONST(0x1)
#define XUSB_CSB_DEVBI_ECPLO_0_ELM_SW_DEFAULT              (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_DEVBI_ECPLO_0_ELM_SW_DEFAULT_MASK         (_MK_MASK_CONST(0x1)
#define XUSB_CSB_DEVBI_ECPLO_0_ELM_SYSMEM                  _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_DEVBI_ECPLO_0_ELM_DDIRECT                 _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_DEVBI_ECPLO_0_ADDRLO_SHIFT                 _MK_SHIFT_CONST(4)
#define XUSB_CSB_DEVBI_ECPLO_0_ADDRLO_FIELD                (_MK_SHIFT_CONST(0xfffffff) << XUSB_CSB_DEVBI_ECPLO_0_ADDRLO_SHIFT)
#define XUSB_CSB_DEVBI_ECPLO_0_ADDRLO_RANGE                31:4
#define XUSB_CSB_DEVBI_ECPLO_0_ADDRLO_WOFFSET              0
#define XUSB_CSB_DEVBI_ECPLO_0_ADDRLO_DEFAULT              (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_DEVBI_ECPLO_0_ADDRLO_DEFAULT_MASK         (_MK_MASK_CONST(0xfffffff)
#define XUSB_CSB_DEVBI_ECPLO_0_ADDRLO_SW_DEFAULT           (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_DEVBI_ECPLO_0_ADDRLO_SW_DEFAULT_MASK      (_MK_MASK_CONST(0xfffffff)
#define XUSB_CSB_DEVBI_ECPLO_0_ADDRLO_INIT                 _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_DEVBI_ECPHI_0                             _MK_ADDR_CONST(0x0011800C)
#define XUSB_CSB_DEVBI_ECPHI_0_SECURE                      0
#define XUSB_CSB_DEVBI_ECPHI_0_WORD_COUNT                  1
#define XUSB_CSB_DEVBI_ECPHI_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define XUSB_CSB_DEVBI_ECPHI_0_RESET_MASK                  _MK_MASK_CONST(0xffffffff)
#define XUSB_CSB_DEVBI_ECPHI_0_SW_DEFAULT_VAL              _MK_MASK_CONST(0x0)
#define XUSB_CSB_DEVBI_ECPHI_0_SW_DEFAULT_MASK             _MK_MASK_CONST(0xffffffff)
#define XUSB_CSB_DEVBI_ECPHI_0_READ_MASK                   _MK_MASK_CONST(0xffffffff)
#define XUSB_CSB_DEVBI_ECPHI_0_WRITE_MASK                  _MK_MASK_CONST(0xffffffff)
#define XUSB_CSB_DEVBI_ECPHI_0_ADDRHI_SHIFT                 _MK_SHIFT_CONST(0)
#define XUSB_CSB_DEVBI_ECPHI_0_ADDRHI_FIELD                (_MK_SHIFT_CONST(0xffffffff) << XUSB_CSB_DEVBI_ECPHI_0_ADDRHI_SHIFT)
#define XUSB_CSB_DEVBI_ECPHI_0_ADDRHI_RANGE                31:0
#define XUSB_CSB_DEVBI_ECPHI_0_ADDRHI_WOFFSET              0
#define XUSB_CSB_DEVBI_ECPHI_0_ADDRHI_DEFAULT              (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_DEVBI_ECPHI_0_ADDRHI_DEFAULT_MASK         (_MK_MASK_CONST(0xffffffff)
#define XUSB_CSB_DEVBI_ECPHI_0_ADDRHI_SW_DEFAULT           (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_DEVBI_ECPHI_0_ADDRHI_SW_DEFAULT_MASK      (_MK_MASK_CONST(0xffffffff)
#define XUSB_CSB_DEVBI_ECPHI_0_ADDRHI_INIT                 _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_DEVBI_EP_HALT_0                           _MK_ADDR_CONST(0x00118010)
#define XUSB_CSB_DEVBI_EP_HALT_0_SECURE                    0
#define XUSB_CSB_DEVBI_EP_HALT_0_WORD_COUNT                1
#define XUSB_CSB_DEVBI_EP_HALT_0_RESET_VAL                 _MK_MASK_CONST(0x0)
#define XUSB_CSB_DEVBI_EP_HALT_0_RESET_MASK                _MK_MASK_CONST(0xf)
#define XUSB_CSB_DEVBI_EP_HALT_0_SW_DEFAULT_VAL            _MK_MASK_CONST(0x0)
#define XUSB_CSB_DEVBI_EP_HALT_0_SW_DEFAULT_MASK           _MK_MASK_CONST(0xf)
#define XUSB_CSB_DEVBI_EP_HALT_0_READ_MASK                 _MK_MASK_CONST(0xf)
#define XUSB_CSB_DEVBI_EP_HALT_0_WRITE_MASK                _MK_MASK_CONST(0xf)
#define XUSB_CSB_DEVBI_EP_HALT_0_DCI_SHIFT                  _MK_SHIFT_CONST(0)
#define XUSB_CSB_DEVBI_EP_HALT_0_DCI_FIELD                 (_MK_SHIFT_CONST(0xf) << XUSB_CSB_DEVBI_EP_HALT_0_DCI_SHIFT)
#define XUSB_CSB_DEVBI_EP_HALT_0_DCI_RANGE                 3:0
#define XUSB_CSB_DEVBI_EP_HALT_0_DCI_WOFFSET               0
#define XUSB_CSB_DEVBI_EP_HALT_0_DCI_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_DEVBI_EP_HALT_0_DCI_DEFAULT_MASK          (_MK_MASK_CONST(0xf)
#define XUSB_CSB_DEVBI_EP_HALT_0_DCI_SW_DEFAULT            (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_DEVBI_EP_HALT_0_DCI_SW_DEFAULT_MASK       (_MK_MASK_CONST(0xf)
#define XUSB_CSB_DEVBI_EP_HALT_0_DCI_NO                    _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_DEVBI_EP_HALT_0_DCI_YES                   _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_DEVBI_EP_PAUSE_0                          _MK_ADDR_CONST(0x00118014)
#define XUSB_CSB_DEVBI_EP_PAUSE_0_SECURE                   0
#define XUSB_CSB_DEVBI_EP_PAUSE_0_WORD_COUNT               1
#define XUSB_CSB_DEVBI_EP_PAUSE_0_RESET_VAL                _MK_MASK_CONST(0x0)
#define XUSB_CSB_DEVBI_EP_PAUSE_0_RESET_MASK               _MK_MASK_CONST(0xf)
#define XUSB_CSB_DEVBI_EP_PAUSE_0_SW_DEFAULT_VAL           _MK_MASK_CONST(0x0)
#define XUSB_CSB_DEVBI_EP_PAUSE_0_SW_DEFAULT_MASK          _MK_MASK_CONST(0xf)
#define XUSB_CSB_DEVBI_EP_PAUSE_0_READ_MASK                _MK_MASK_CONST(0xf)
#define XUSB_CSB_DEVBI_EP_PAUSE_0_WRITE_MASK               _MK_MASK_CONST(0xf)
#define XUSB_CSB_DEVBI_EP_PAUSE_0_DCI_SHIFT                 _MK_SHIFT_CONST(0)
#define XUSB_CSB_DEVBI_EP_PAUSE_0_DCI_FIELD                (_MK_SHIFT_CONST(0xf) << XUSB_CSB_DEVBI_EP_PAUSE_0_DCI_SHIFT)
#define XUSB_CSB_DEVBI_EP_PAUSE_0_DCI_RANGE                3:0
#define XUSB_CSB_DEVBI_EP_PAUSE_0_DCI_WOFFSET              0
#define XUSB_CSB_DEVBI_EP_PAUSE_0_DCI_DEFAULT              (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_DEVBI_EP_PAUSE_0_DCI_DEFAULT_MASK         (_MK_MASK_CONST(0xf)
#define XUSB_CSB_DEVBI_EP_PAUSE_0_DCI_SW_DEFAULT           (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_DEVBI_EP_PAUSE_0_DCI_SW_DEFAULT_MASK      (_MK_MASK_CONST(0xf)
#define XUSB_CSB_DEVBI_EP_PAUSE_0_DCI_NO                   _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_DEVBI_EP_PAUSE_0_DCI_YES                  _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_DEVBI_EP_RELOAD_0                         _MK_ADDR_CONST(0x00118018)
#define XUSB_CSB_DEVBI_EP_RELOAD_0_SECURE                  0
#define XUSB_CSB_DEVBI_EP_RELOAD_0_WORD_COUNT              1
#define XUSB_CSB_DEVBI_EP_RELOAD_0_RESET_VAL               _MK_MASK_CONST(0x0)
#define XUSB_CSB_DEVBI_EP_RELOAD_0_RESET_MASK              _MK_MASK_CONST(0xf)
#define XUSB_CSB_DEVBI_EP_RELOAD_0_SW_DEFAULT_VAL          _MK_MASK_CONST(0x0)
#define XUSB_CSB_DEVBI_EP_RELOAD_0_SW_DEFAULT_MASK         _MK_MASK_CONST(0xf)
#define XUSB_CSB_DEVBI_EP_RELOAD_0_READ_MASK               _MK_MASK_CONST(0xf)
#define XUSB_CSB_DEVBI_EP_RELOAD_0_WRITE_MASK              _MK_MASK_CONST(0xf)
#define XUSB_CSB_DEVBI_EP_RELOAD_0_DCI_SHIFT                _MK_SHIFT_CONST(0)
#define XUSB_CSB_DEVBI_EP_RELOAD_0_DCI_FIELD               (_MK_SHIFT_CONST(0xf) << XUSB_CSB_DEVBI_EP_RELOAD_0_DCI_SHIFT)
#define XUSB_CSB_DEVBI_EP_RELOAD_0_DCI_RANGE               3:0
#define XUSB_CSB_DEVBI_EP_RELOAD_0_DCI_WOFFSET             0
#define XUSB_CSB_DEVBI_EP_RELOAD_0_DCI_DEFAULT             (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_DEVBI_EP_RELOAD_0_DCI_DEFAULT_MASK        (_MK_MASK_CONST(0xf)
#define XUSB_CSB_DEVBI_EP_RELOAD_0_DCI_SW_DEFAULT          (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_DEVBI_EP_RELOAD_0_DCI_SW_DEFAULT_MASK     (_MK_MASK_CONST(0xf)
#define XUSB_CSB_DEVBI_EP_RELOAD_0_DCI_NO                  _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_DEVBI_EP_RELOAD_0_DCI_YES                 _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_DEVBI_EP_STCHG_0                          _MK_ADDR_CONST(0x0011801C)
#define XUSB_CSB_DEVBI_EP_STCHG_0_SECURE                   0
#define XUSB_CSB_DEVBI_EP_STCHG_0_WORD_COUNT               1
#define XUSB_CSB_DEVBI_EP_STCHG_0_RESET_VAL                _MK_MASK_CONST(0x0)
#define XUSB_CSB_DEVBI_EP_STCHG_0_RESET_MASK               _MK_MASK_CONST(0xf)
#define XUSB_CSB_DEVBI_EP_STCHG_0_SW_DEFAULT_VAL           _MK_MASK_CONST(0x0)
#define XUSB_CSB_DEVBI_EP_STCHG_0_SW_DEFAULT_MASK          _MK_MASK_CONST(0xf)
#define XUSB_CSB_DEVBI_EP_STCHG_0_READ_MASK                _MK_MASK_CONST(0xf)
#define XUSB_CSB_DEVBI_EP_STCHG_0_WRITE_MASK               _MK_MASK_CONST(0xf)
#define XUSB_CSB_DEVBI_EP_STCHG_0_OUT0_SHIFT                _MK_SHIFT_CONST(0)
#define XUSB_CSB_DEVBI_EP_STCHG_0_OUT0_FIELD               (_MK_SHIFT_CONST(0x1) << XUSB_CSB_DEVBI_EP_STCHG_0_OUT0_SHIFT)
#define XUSB_CSB_DEVBI_EP_STCHG_0_OUT0_RANGE               0:0
#define XUSB_CSB_DEVBI_EP_STCHG_0_OUT0_WOFFSET             0
#define XUSB_CSB_DEVBI_EP_STCHG_0_OUT0_DEFAULT             (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_DEVBI_EP_STCHG_0_OUT0_DEFAULT_MASK        (_MK_MASK_CONST(0x1)
#define XUSB_CSB_DEVBI_EP_STCHG_0_OUT0_SW_DEFAULT          (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_DEVBI_EP_STCHG_0_OUT0_SW_DEFAULT_MASK     (_MK_MASK_CONST(0x1)
#define XUSB_CSB_DEVBI_EP_STCHG_0_OUT0_NO                  _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_DEVBI_EP_STCHG_0_OUT0_YES                 _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_DEVBI_EP_STCHG_0_OUT0_CLEAR               _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_DEVBI_EP_STCHG_0_IN0_SHIFT                 _MK_SHIFT_CONST(1)
#define XUSB_CSB_DEVBI_EP_STCHG_0_IN0_FIELD                (_MK_SHIFT_CONST(0x1) << XUSB_CSB_DEVBI_EP_STCHG_0_IN0_SHIFT)
#define XUSB_CSB_DEVBI_EP_STCHG_0_IN0_RANGE                1:1
#define XUSB_CSB_DEVBI_EP_STCHG_0_IN0_WOFFSET              0
#define XUSB_CSB_DEVBI_EP_STCHG_0_IN0_DEFAULT              (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_DEVBI_EP_STCHG_0_IN0_DEFAULT_MASK         (_MK_MASK_CONST(0x1)
#define XUSB_CSB_DEVBI_EP_STCHG_0_IN0_SW_DEFAULT           (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_DEVBI_EP_STCHG_0_IN0_SW_DEFAULT_MASK      (_MK_MASK_CONST(0x1)
#define XUSB_CSB_DEVBI_EP_STCHG_0_IN0_NO                   _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_DEVBI_EP_STCHG_0_IN0_YES                  _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_DEVBI_EP_STCHG_0_IN0_CLEAR                _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_DEVBI_EP_STCHG_0_OUT1_SHIFT                _MK_SHIFT_CONST(2)
#define XUSB_CSB_DEVBI_EP_STCHG_0_OUT1_FIELD               (_MK_SHIFT_CONST(0x1) << XUSB_CSB_DEVBI_EP_STCHG_0_OUT1_SHIFT)
#define XUSB_CSB_DEVBI_EP_STCHG_0_OUT1_RANGE               2:2
#define XUSB_CSB_DEVBI_EP_STCHG_0_OUT1_WOFFSET             0
#define XUSB_CSB_DEVBI_EP_STCHG_0_OUT1_DEFAULT             (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_DEVBI_EP_STCHG_0_OUT1_DEFAULT_MASK        (_MK_MASK_CONST(0x1)
#define XUSB_CSB_DEVBI_EP_STCHG_0_OUT1_SW_DEFAULT          (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_DEVBI_EP_STCHG_0_OUT1_SW_DEFAULT_MASK     (_MK_MASK_CONST(0x1)
#define XUSB_CSB_DEVBI_EP_STCHG_0_OUT1_NO                  _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_DEVBI_EP_STCHG_0_OUT1_YES                 _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_DEVBI_EP_STCHG_0_OUT1_CLEAR               _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_DEVBI_EP_STCHG_0_IN1_SHIFT                 _MK_SHIFT_CONST(3)
#define XUSB_CSB_DEVBI_EP_STCHG_0_IN1_FIELD                (_MK_SHIFT_CONST(0x1) << XUSB_CSB_DEVBI_EP_STCHG_0_IN1_SHIFT)
#define XUSB_CSB_DEVBI_EP_STCHG_0_IN1_RANGE                3:3
#define XUSB_CSB_DEVBI_EP_STCHG_0_IN1_WOFFSET              0
#define XUSB_CSB_DEVBI_EP_STCHG_0_IN1_DEFAULT              (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_DEVBI_EP_STCHG_0_IN1_DEFAULT_MASK         (_MK_MASK_CONST(0x1)
#define XUSB_CSB_DEVBI_EP_STCHG_0_IN1_SW_DEFAULT           (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_DEVBI_EP_STCHG_0_IN1_SW_DEFAULT_MASK      (_MK_MASK_CONST(0x1)
#define XUSB_CSB_DEVBI_EP_STCHG_0_IN1_NO                   _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_DEVBI_EP_STCHG_0_IN1_YES                  _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_DEVBI_EP_STCHG_0_IN1_CLEAR                _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_DEVBI_DEVNOTIF_LO_0                       _MK_ADDR_CONST(0x00118020)
#define XUSB_CSB_DEVBI_DEVNOTIF_LO_0_SECURE                0
#define XUSB_CSB_DEVBI_DEVNOTIF_LO_0_WORD_COUNT            1
#define XUSB_CSB_DEVBI_DEVNOTIF_LO_0_RESET_VAL             _MK_MASK_CONST(0x0)
#define XUSB_CSB_DEVBI_DEVNOTIF_LO_0_RESET_MASK            _MK_MASK_CONST(0xffffffff)
#define XUSB_CSB_DEVBI_DEVNOTIF_LO_0_SW_DEFAULT_VAL        _MK_MASK_CONST(0x0)
#define XUSB_CSB_DEVBI_DEVNOTIF_LO_0_SW_DEFAULT_MASK       _MK_MASK_CONST(0xffffffff)
#define XUSB_CSB_DEVBI_DEVNOTIF_LO_0_READ_MASK             _MK_MASK_CONST(0xffffffff)
#define XUSB_CSB_DEVBI_DEVNOTIF_LO_0_WRITE_MASK            _MK_MASK_CONST(0xfffffff1)
#define XUSB_CSB_DEVBI_DEVNOTIF_LO_0_TRIG_SHIFT             _MK_SHIFT_CONST(0)
#define XUSB_CSB_DEVBI_DEVNOTIF_LO_0_TRIG_FIELD            (_MK_SHIFT_CONST(0x1) << XUSB_CSB_DEVBI_DEVNOTIF_LO_0_TRIG_SHIFT)
#define XUSB_CSB_DEVBI_DEVNOTIF_LO_0_TRIG_RANGE            0:0
#define XUSB_CSB_DEVBI_DEVNOTIF_LO_0_TRIG_WOFFSET          0
#define XUSB_CSB_DEVBI_DEVNOTIF_LO_0_TRIG_DEFAULT          (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_DEVBI_DEVNOTIF_LO_0_TRIG_DEFAULT_MASK     (_MK_MASK_CONST(0x1)
#define XUSB_CSB_DEVBI_DEVNOTIF_LO_0_TRIG_SW_DEFAULT       (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_DEVBI_DEVNOTIF_LO_0_TRIG_SW_DEFAULT_MASK  (_MK_MASK_CONST(0x1)
#define XUSB_CSB_DEVBI_DEVNOTIF_LO_0_TRIG_INIT             _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_DEVBI_DEVNOTIF_LO_0_TRIG_SET              _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_DEVBI_DEVNOTIF_LO_0_RSVD0_SHIFT            _MK_SHIFT_CONST(1)
#define XUSB_CSB_DEVBI_DEVNOTIF_LO_0_RSVD0_FIELD           (_MK_SHIFT_CONST(0x7) << XUSB_CSB_DEVBI_DEVNOTIF_LO_0_RSVD0_SHIFT)
#define XUSB_CSB_DEVBI_DEVNOTIF_LO_0_RSVD0_RANGE           3:1
#define XUSB_CSB_DEVBI_DEVNOTIF_LO_0_RSVD0_WOFFSET         0
#define XUSB_CSB_DEVBI_DEVNOTIF_LO_0_RSVD0_DEFAULT         (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_DEVBI_DEVNOTIF_LO_0_RSVD0_DEFAULT_MASK    (_MK_MASK_CONST(0x7)
#define XUSB_CSB_DEVBI_DEVNOTIF_LO_0_RSVD0_SW_DEFAULT      (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_DEVBI_DEVNOTIF_LO_0_RSVD0_SW_DEFAULT_MASK (_MK_MASK_CONST(0x7)
#define XUSB_CSB_DEVBI_DEVNOTIF_LO_0_RSVD0_00              _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_DEVBI_DEVNOTIF_LO_0_TYPE_SHIFT             _MK_SHIFT_CONST(4)
#define XUSB_CSB_DEVBI_DEVNOTIF_LO_0_TYPE_FIELD            (_MK_SHIFT_CONST(0xf) << XUSB_CSB_DEVBI_DEVNOTIF_LO_0_TYPE_SHIFT)
#define XUSB_CSB_DEVBI_DEVNOTIF_LO_0_TYPE_RANGE            7:4
#define XUSB_CSB_DEVBI_DEVNOTIF_LO_0_TYPE_WOFFSET          0
#define XUSB_CSB_DEVBI_DEVNOTIF_LO_0_TYPE_DEFAULT          (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_DEVBI_DEVNOTIF_LO_0_TYPE_DEFAULT_MASK     (_MK_MASK_CONST(0xf)
#define XUSB_CSB_DEVBI_DEVNOTIF_LO_0_TYPE_SW_DEFAULT       (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_DEVBI_DEVNOTIF_LO_0_TYPE_SW_DEFAULT_MASK  (_MK_MASK_CONST(0xf)
#define XUSB_CSB_DEVBI_DEVNOTIF_LO_0_TYPE_INIT             _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_DEVBI_DEVNOTIF_LO_0_DATA_SHIFT             _MK_SHIFT_CONST(8)
#define XUSB_CSB_DEVBI_DEVNOTIF_LO_0_DATA_FIELD            (_MK_SHIFT_CONST(0xffffff) << XUSB_CSB_DEVBI_DEVNOTIF_LO_0_DATA_SHIFT)
#define XUSB_CSB_DEVBI_DEVNOTIF_LO_0_DATA_RANGE            31:8
#define XUSB_CSB_DEVBI_DEVNOTIF_LO_0_DATA_WOFFSET          0
#define XUSB_CSB_DEVBI_DEVNOTIF_LO_0_DATA_DEFAULT          (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_DEVBI_DEVNOTIF_LO_0_DATA_DEFAULT_MASK     (_MK_MASK_CONST(0xffffff)
#define XUSB_CSB_DEVBI_DEVNOTIF_LO_0_DATA_SW_DEFAULT       (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_DEVBI_DEVNOTIF_LO_0_DATA_SW_DEFAULT_MASK  (_MK_MASK_CONST(0xffffff)
#define XUSB_CSB_DEVBI_DEVNOTIF_LO_0_DATA_INIT             _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_DEVBI_DEVNOTIF_HI_0                       _MK_ADDR_CONST(0x00118024)
#define XUSB_CSB_DEVBI_DEVNOTIF_HI_0_SECURE                0
#define XUSB_CSB_DEVBI_DEVNOTIF_HI_0_WORD_COUNT            1
#define XUSB_CSB_DEVBI_DEVNOTIF_HI_0_RESET_VAL             _MK_MASK_CONST(0x0)
#define XUSB_CSB_DEVBI_DEVNOTIF_HI_0_RESET_MASK            _MK_MASK_CONST(0xffffffff)
#define XUSB_CSB_DEVBI_DEVNOTIF_HI_0_SW_DEFAULT_VAL        _MK_MASK_CONST(0x0)
#define XUSB_CSB_DEVBI_DEVNOTIF_HI_0_SW_DEFAULT_MASK       _MK_MASK_CONST(0xffffffff)
#define XUSB_CSB_DEVBI_DEVNOTIF_HI_0_READ_MASK             _MK_MASK_CONST(0xffffffff)
#define XUSB_CSB_DEVBI_DEVNOTIF_HI_0_WRITE_MASK            _MK_MASK_CONST(0xffffffff)
#define XUSB_CSB_DEVBI_DEVNOTIF_HI_0_DATA_SHIFT             _MK_SHIFT_CONST(0)
#define XUSB_CSB_DEVBI_DEVNOTIF_HI_0_DATA_FIELD            (_MK_SHIFT_CONST(0xffffffff) << XUSB_CSB_DEVBI_DEVNOTIF_HI_0_DATA_SHIFT)
#define XUSB_CSB_DEVBI_DEVNOTIF_HI_0_DATA_RANGE            31:0
#define XUSB_CSB_DEVBI_DEVNOTIF_HI_0_DATA_WOFFSET          0
#define XUSB_CSB_DEVBI_DEVNOTIF_HI_0_DATA_DEFAULT          (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_DEVBI_DEVNOTIF_HI_0_DATA_DEFAULT_MASK     (_MK_MASK_CONST(0xffffffff)
#define XUSB_CSB_DEVBI_DEVNOTIF_HI_0_DATA_SW_DEFAULT       (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_DEVBI_DEVNOTIF_HI_0_DATA_SW_DEFAULT_MASK  (_MK_MASK_CONST(0xffffffff)
#define XUSB_CSB_DEVBI_DEVNOTIF_HI_0_DATA_INIT             _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_DEVBI_DB_0                                _MK_ADDR_CONST(0x00118028)
#define XUSB_CSB_DEVBI_DB_0_SECURE                         0
#define XUSB_CSB_DEVBI_DB_0_WORD_COUNT                     1
#define XUSB_CSB_DEVBI_DB_0_RESET_VAL                      _MK_MASK_CONST(0x0)
#define XUSB_CSB_DEVBI_DB_0_RESET_MASK                     _MK_MASK_CONST(0xffffff00)
#define XUSB_CSB_DEVBI_DB_0_SW_DEFAULT_VAL                 _MK_MASK_CONST(0x0)
#define XUSB_CSB_DEVBI_DB_0_SW_DEFAULT_MASK                _MK_MASK_CONST(0xffffff00)
#define XUSB_CSB_DEVBI_DB_0_READ_MASK                      _MK_MASK_CONST(0xff)
#define XUSB_CSB_DEVBI_DB_0_WRITE_MASK                     _MK_MASK_CONST(0xffffff00)
#define XUSB_CSB_DEVBI_DB_0_RSVD0_SHIFT                     _MK_SHIFT_CONST(0)
#define XUSB_CSB_DEVBI_DB_0_RSVD0_FIELD                    (_MK_SHIFT_CONST(0xff) << XUSB_CSB_DEVBI_DB_0_RSVD0_SHIFT)
#define XUSB_CSB_DEVBI_DB_0_RSVD0_RANGE                    7:0
#define XUSB_CSB_DEVBI_DB_0_RSVD0_WOFFSET                  0
#define XUSB_CSB_DEVBI_DB_0_RSVD0_00                       _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_DEVBI_DB_0_TARGET_SHIFT                    _MK_SHIFT_CONST(8)
#define XUSB_CSB_DEVBI_DB_0_TARGET_FIELD                   (_MK_SHIFT_CONST(0xff) << XUSB_CSB_DEVBI_DB_0_TARGET_SHIFT)
#define XUSB_CSB_DEVBI_DB_0_TARGET_RANGE                   15:8
#define XUSB_CSB_DEVBI_DB_0_TARGET_WOFFSET                 0
#define XUSB_CSB_DEVBI_DB_0_TARGET_DEFAULT                 (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_DEVBI_DB_0_TARGET_DEFAULT_MASK            (_MK_MASK_CONST(0xff)
#define XUSB_CSB_DEVBI_DB_0_TARGET_SW_DEFAULT              (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_DEVBI_DB_0_TARGET_SW_DEFAULT_MASK         (_MK_MASK_CONST(0xff)
#define XUSB_CSB_DEVBI_DB_0_TARGET_INIT                    _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_DEVBI_DB_0_STREAMID_SHIFT                  _MK_SHIFT_CONST(16)
#define XUSB_CSB_DEVBI_DB_0_STREAMID_FIELD                 (_MK_SHIFT_CONST(0xffff) << XUSB_CSB_DEVBI_DB_0_STREAMID_SHIFT)
#define XUSB_CSB_DEVBI_DB_0_STREAMID_RANGE                 31:16
#define XUSB_CSB_DEVBI_DB_0_STREAMID_WOFFSET               0
#define XUSB_CSB_DEVBI_DB_0_STREAMID_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_DEVBI_DB_0_STREAMID_DEFAULT_MASK          (_MK_MASK_CONST(0xffff)
#define XUSB_CSB_DEVBI_DB_0_STREAMID_SW_DEFAULT            (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_DEVBI_DB_0_STREAMID_SW_DEFAULT_MASK       (_MK_MASK_CONST(0xffff)
#define XUSB_CSB_DEVBI_DB_0_STREAMID_00                    _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_DEVBI_INTR_0                              _MK_ADDR_CONST(0x0011802C)
#define XUSB_CSB_DEVBI_INTR_0_SECURE                       0
#define XUSB_CSB_DEVBI_INTR_0_WORD_COUNT                   1
#define XUSB_CSB_DEVBI_INTR_0_RESET_VAL                    _MK_MASK_CONST(0xbfe)
#define XUSB_CSB_DEVBI_INTR_0_RESET_MASK                   _MK_MASK_CONST(0xfff)
#define XUSB_CSB_DEVBI_INTR_0_SW_DEFAULT_VAL               _MK_MASK_CONST(0xbfe)
#define XUSB_CSB_DEVBI_INTR_0_SW_DEFAULT_MASK              _MK_MASK_CONST(0xfff)
#define XUSB_CSB_DEVBI_INTR_0_READ_MASK                    _MK_MASK_CONST(0xfff)
#define XUSB_CSB_DEVBI_INTR_0_WRITE_MASK                   _MK_MASK_CONST(0xfff)
#define XUSB_CSB_DEVBI_INTR_0_TGT_SHIFT                     _MK_SHIFT_CONST(0)
#define XUSB_CSB_DEVBI_INTR_0_TGT_FIELD                    (_MK_SHIFT_CONST(0x7ff) << XUSB_CSB_DEVBI_INTR_0_TGT_SHIFT)
#define XUSB_CSB_DEVBI_INTR_0_TGT_RANGE                    10:0
#define XUSB_CSB_DEVBI_INTR_0_TGT_WOFFSET                  0
#define XUSB_CSB_DEVBI_INTR_0_TGT_DEFAULT                  (_MK_MASK_CONST(0x000003FE)
#define XUSB_CSB_DEVBI_INTR_0_TGT_DEFAULT_MASK             (_MK_MASK_CONST(0x7ff)
#define XUSB_CSB_DEVBI_INTR_0_TGT_SW_DEFAULT               (_MK_MASK_CONST(0x000003FE)
#define XUSB_CSB_DEVBI_INTR_0_TGT_SW_DEFAULT_MASK          (_MK_MASK_CONST(0x7ff)
#define XUSB_CSB_DEVBI_INTR_0_TGT_INIT                     _MK_ENUM_CONST(0x000003FE)
#define XUSB_CSB_DEVBI_INTR_0_BEI_SHIFT                     _MK_SHIFT_CONST(11)
#define XUSB_CSB_DEVBI_INTR_0_BEI_FIELD                    (_MK_SHIFT_CONST(0x1) << XUSB_CSB_DEVBI_INTR_0_BEI_SHIFT)
#define XUSB_CSB_DEVBI_INTR_0_BEI_RANGE                    11:11
#define XUSB_CSB_DEVBI_INTR_0_BEI_WOFFSET                  0
#define XUSB_CSB_DEVBI_INTR_0_BEI_DEFAULT                  (_MK_MASK_CONST(0x00000001)
#define XUSB_CSB_DEVBI_INTR_0_BEI_DEFAULT_MASK             (_MK_MASK_CONST(0x1)
#define XUSB_CSB_DEVBI_INTR_0_BEI_SW_DEFAULT               (_MK_MASK_CONST(0x00000001)
#define XUSB_CSB_DEVBI_INTR_0_BEI_SW_DEFAULT_MASK          (_MK_MASK_CONST(0x1)
#define XUSB_CSB_DEVBI_INTR_0_BEI_INIT                     _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_CFG_DEVBI_0                               _MK_ADDR_CONST(0x00118030)
#define XUSB_CSB_CFG_DEVBI_0_SECURE                        0
#define XUSB_CSB_CFG_DEVBI_0_WORD_COUNT                    1
#define XUSB_CSB_CFG_DEVBI_0_RESET_VAL                     _MK_MASK_CONST(0x10101bd0)
#define XUSB_CSB_CFG_DEVBI_0_RESET_MASK                    _MK_MASK_CONST(0x3f1f7fdf)
#define XUSB_CSB_CFG_DEVBI_0_SW_DEFAULT_VAL                _MK_MASK_CONST(0x10101bd0)
#define XUSB_CSB_CFG_DEVBI_0_SW_DEFAULT_MASK               _MK_MASK_CONST(0x3f1f7fdf)
#define XUSB_CSB_CFG_DEVBI_0_READ_MASK                     _MK_MASK_CONST(0x3f1f7fdf)
#define XUSB_CSB_CFG_DEVBI_0_WRITE_MASK                    _MK_MASK_CONST(0x3f1f7fdf)
#define XUSB_CSB_CFG_DEVBI_0_DMA_RD_MAX_ALOM_SHIFT          _MK_SHIFT_CONST(0)
#define XUSB_CSB_CFG_DEVBI_0_DMA_RD_MAX_ALOM_FIELD         (_MK_SHIFT_CONST(0x1f) << XUSB_CSB_CFG_DEVBI_0_DMA_RD_MAX_ALOM_SHIFT)
#define XUSB_CSB_CFG_DEVBI_0_DMA_RD_MAX_ALOM_RANGE         4:0
#define XUSB_CSB_CFG_DEVBI_0_DMA_RD_MAX_ALOM_WOFFSET       0
#define XUSB_CSB_CFG_DEVBI_0_DMA_RD_MAX_ALOM_DEFAULT       (_MK_MASK_CONST(0x00000010)
#define XUSB_CSB_CFG_DEVBI_0_DMA_RD_MAX_ALOM_DEFAULT_MASK  (_MK_MASK_CONST(0x1f)
#define XUSB_CSB_CFG_DEVBI_0_DMA_RD_MAX_ALOM_SW_DEFAULT    (_MK_MASK_CONST(0x00000010)
#define XUSB_CSB_CFG_DEVBI_0_DMA_RD_MAX_ALOM_SW_DEFAULT_MASK (_MK_MASK_CONST(0x1f)
#define XUSB_CSB_CFG_DEVBI_0_DMA_RD_MAX_ALOM_INIT          _MK_ENUM_CONST(0x00000010)
#define XUSB_CSB_CFG_DEVBI_0_DMA_RD_UPSTREAM_RO_SHIFT       _MK_SHIFT_CONST(6)
#define XUSB_CSB_CFG_DEVBI_0_DMA_RD_UPSTREAM_RO_FIELD      (_MK_SHIFT_CONST(0x1) << XUSB_CSB_CFG_DEVBI_0_DMA_RD_UPSTREAM_RO_SHIFT)
#define XUSB_CSB_CFG_DEVBI_0_DMA_RD_UPSTREAM_RO_RANGE      6:6
#define XUSB_CSB_CFG_DEVBI_0_DMA_RD_UPSTREAM_RO_WOFFSET    0
#define XUSB_CSB_CFG_DEVBI_0_DMA_RD_UPSTREAM_RO_DEFAULT    (_MK_MASK_CONST(0x00000001)
#define XUSB_CSB_CFG_DEVBI_0_DMA_RD_UPSTREAM_RO_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_CSB_CFG_DEVBI_0_DMA_RD_UPSTREAM_RO_SW_DEFAULT (_MK_MASK_CONST(0x00000001)
#define XUSB_CSB_CFG_DEVBI_0_DMA_RD_UPSTREAM_RO_SW_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_CSB_CFG_DEVBI_0_DMA_RD_UPSTREAM_RO_INIT       _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_CFG_DEVBI_0_DMA_WR_UPSTREAM_RO_SHIFT       _MK_SHIFT_CONST(7)
#define XUSB_CSB_CFG_DEVBI_0_DMA_WR_UPSTREAM_RO_FIELD      (_MK_SHIFT_CONST(0x1) << XUSB_CSB_CFG_DEVBI_0_DMA_WR_UPSTREAM_RO_SHIFT)
#define XUSB_CSB_CFG_DEVBI_0_DMA_WR_UPSTREAM_RO_RANGE      7:7
#define XUSB_CSB_CFG_DEVBI_0_DMA_WR_UPSTREAM_RO_WOFFSET    0
#define XUSB_CSB_CFG_DEVBI_0_DMA_WR_UPSTREAM_RO_DEFAULT    (_MK_MASK_CONST(0x00000001)
#define XUSB_CSB_CFG_DEVBI_0_DMA_WR_UPSTREAM_RO_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_CSB_CFG_DEVBI_0_DMA_WR_UPSTREAM_RO_SW_DEFAULT (_MK_MASK_CONST(0x00000001)
#define XUSB_CSB_CFG_DEVBI_0_DMA_WR_UPSTREAM_RO_SW_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_CSB_CFG_DEVBI_0_DMA_WR_UPSTREAM_RO_INIT       _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_CFG_DEVBI_0_TRBFETCH_IDT_IN_SHIFT          _MK_SHIFT_CONST(8)
#define XUSB_CSB_CFG_DEVBI_0_TRBFETCH_IDT_IN_FIELD         (_MK_SHIFT_CONST(0x1) << XUSB_CSB_CFG_DEVBI_0_TRBFETCH_IDT_IN_SHIFT)
#define XUSB_CSB_CFG_DEVBI_0_TRBFETCH_IDT_IN_RANGE         8:8
#define XUSB_CSB_CFG_DEVBI_0_TRBFETCH_IDT_IN_WOFFSET       0
#define XUSB_CSB_CFG_DEVBI_0_TRBFETCH_IDT_IN_DEFAULT       (_MK_MASK_CONST(0x00000001)
#define XUSB_CSB_CFG_DEVBI_0_TRBFETCH_IDT_IN_DEFAULT_MASK  (_MK_MASK_CONST(0x1)
#define XUSB_CSB_CFG_DEVBI_0_TRBFETCH_IDT_IN_SW_DEFAULT    (_MK_MASK_CONST(0x00000001)
#define XUSB_CSB_CFG_DEVBI_0_TRBFETCH_IDT_IN_SW_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_CSB_CFG_DEVBI_0_TRBFETCH_IDT_IN_INIT          _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_CFG_DEVBI_0_TRBFETCH_NUMSKIP_SHIFT         _MK_SHIFT_CONST(9)
#define XUSB_CSB_CFG_DEVBI_0_TRBFETCH_NUMSKIP_FIELD        (_MK_SHIFT_CONST(0x3) << XUSB_CSB_CFG_DEVBI_0_TRBFETCH_NUMSKIP_SHIFT)
#define XUSB_CSB_CFG_DEVBI_0_TRBFETCH_NUMSKIP_RANGE        10:9
#define XUSB_CSB_CFG_DEVBI_0_TRBFETCH_NUMSKIP_WOFFSET      0
#define XUSB_CSB_CFG_DEVBI_0_TRBFETCH_NUMSKIP_DEFAULT      (_MK_MASK_CONST(0x00000001)
#define XUSB_CSB_CFG_DEVBI_0_TRBFETCH_NUMSKIP_DEFAULT_MASK (_MK_MASK_CONST(0x3)
#define XUSB_CSB_CFG_DEVBI_0_TRBFETCH_NUMSKIP_SW_DEFAULT   (_MK_MASK_CONST(0x00000001)
#define XUSB_CSB_CFG_DEVBI_0_TRBFETCH_NUMSKIP_SW_DEFAULT_MASK (_MK_MASK_CONST(0x3)
#define XUSB_CSB_CFG_DEVBI_0_TRBFETCH_NUMSKIP_INIT         _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_CFG_DEVBI_0_TRBFETCH_RINGEND_CHK_SHIFT     _MK_SHIFT_CONST(11)
#define XUSB_CSB_CFG_DEVBI_0_TRBFETCH_RINGEND_CHK_FIELD    (_MK_SHIFT_CONST(0x1) << XUSB_CSB_CFG_DEVBI_0_TRBFETCH_RINGEND_CHK_SHIFT)
#define XUSB_CSB_CFG_DEVBI_0_TRBFETCH_RINGEND_CHK_RANGE    11:11
#define XUSB_CSB_CFG_DEVBI_0_TRBFETCH_RINGEND_CHK_WOFFSET  0
#define XUSB_CSB_CFG_DEVBI_0_TRBFETCH_RINGEND_CHK_DEFAULT  (_MK_MASK_CONST(0x00000001)
#define XUSB_CSB_CFG_DEVBI_0_TRBFETCH_RINGEND_CHK_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_CSB_CFG_DEVBI_0_TRBFETCH_RINGEND_CHK_SW_DEFAULT (_MK_MASK_CONST(0x00000001)
#define XUSB_CSB_CFG_DEVBI_0_TRBFETCH_RINGEND_CHK_SW_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_CSB_CFG_DEVBI_0_TRBFETCH_RINGEND_CHK_EN       _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_CFG_DEVBI_0_LOCAL_ROTATE_SHIFT             _MK_SHIFT_CONST(12)
#define XUSB_CSB_CFG_DEVBI_0_LOCAL_ROTATE_FIELD            (_MK_SHIFT_CONST(0x1) << XUSB_CSB_CFG_DEVBI_0_LOCAL_ROTATE_SHIFT)
#define XUSB_CSB_CFG_DEVBI_0_LOCAL_ROTATE_RANGE            12:12
#define XUSB_CSB_CFG_DEVBI_0_LOCAL_ROTATE_WOFFSET          0
#define XUSB_CSB_CFG_DEVBI_0_LOCAL_ROTATE_DEFAULT          (_MK_MASK_CONST(0x00000001)
#define XUSB_CSB_CFG_DEVBI_0_LOCAL_ROTATE_DEFAULT_MASK     (_MK_MASK_CONST(0x1)
#define XUSB_CSB_CFG_DEVBI_0_LOCAL_ROTATE_SW_DEFAULT       (_MK_MASK_CONST(0x00000001)
#define XUSB_CSB_CFG_DEVBI_0_LOCAL_ROTATE_SW_DEFAULT_MASK  (_MK_MASK_CONST(0x1)
#define XUSB_CSB_CFG_DEVBI_0_LOCAL_ROTATE_INIT             _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_CFG_DEVBI_0_LOCAL_ROTATE_EN               _MK_ENUM_CONST(0x00000001)
#define XUSB_CSB_CFG_DEVBI_0_LOCAL_ROTATE_DIS              _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_CFG_DEVBI_0_ASYNC_EP_IDLE_SHIFT            _MK_SHIFT_CONST(13)
#define XUSB_CSB_CFG_DEVBI_0_ASYNC_EP_IDLE_FIELD           (_MK_SHIFT_CONST(0x1) << XUSB_CSB_CFG_DEVBI_0_ASYNC_EP_IDLE_SHIFT)
#define XUSB_CSB_CFG_DEVBI_0_ASYNC_EP_IDLE_RANGE           13:13
#define XUSB_CSB_CFG_DEVBI_0_ASYNC_EP_IDLE_WOFFSET         0
#define XUSB_CSB_CFG_DEVBI_0_ASYNC_EP_IDLE_DEFAULT         (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_CFG_DEVBI_0_ASYNC_EP_IDLE_DEFAULT_MASK    (_MK_MASK_CONST(0x1)
#define XUSB_CSB_CFG_DEVBI_0_ASYNC_EP_IDLE_SW_DEFAULT      (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_CFG_DEVBI_0_ASYNC_EP_IDLE_SW_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_CSB_CFG_DEVBI_0_ASYNC_EP_IDLE_INIT            _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_CFG_DEVBI_0_SEQNUM_INIT_SHIFT              _MK_SHIFT_CONST(14)
#define XUSB_CSB_CFG_DEVBI_0_SEQNUM_INIT_FIELD             (_MK_SHIFT_CONST(0x1) << XUSB_CSB_CFG_DEVBI_0_SEQNUM_INIT_SHIFT)
#define XUSB_CSB_CFG_DEVBI_0_SEQNUM_INIT_RANGE             14:14
#define XUSB_CSB_CFG_DEVBI_0_SEQNUM_INIT_WOFFSET           0
#define XUSB_CSB_CFG_DEVBI_0_SEQNUM_INIT_DEFAULT           (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_CFG_DEVBI_0_SEQNUM_INIT_DEFAULT_MASK      (_MK_MASK_CONST(0x1)
#define XUSB_CSB_CFG_DEVBI_0_SEQNUM_INIT_SW_DEFAULT        (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_CFG_DEVBI_0_SEQNUM_INIT_SW_DEFAULT_MASK   (_MK_MASK_CONST(0x1)
#define XUSB_CSB_CFG_DEVBI_0_SEQNUM_INIT_INIT              _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_CFG_DEVBI_0_DMA_RD_LIMIT_SHIFT             _MK_SHIFT_CONST(16)
#define XUSB_CSB_CFG_DEVBI_0_DMA_RD_LIMIT_FIELD            (_MK_SHIFT_CONST(0x1f) << XUSB_CSB_CFG_DEVBI_0_DMA_RD_LIMIT_SHIFT)
#define XUSB_CSB_CFG_DEVBI_0_DMA_RD_LIMIT_RANGE            20:16
#define XUSB_CSB_CFG_DEVBI_0_DMA_RD_LIMIT_WOFFSET          0
#define XUSB_CSB_CFG_DEVBI_0_DMA_RD_LIMIT_DEFAULT          (_MK_MASK_CONST(0x00000010)
#define XUSB_CSB_CFG_DEVBI_0_DMA_RD_LIMIT_DEFAULT_MASK     (_MK_MASK_CONST(0x1f)
#define XUSB_CSB_CFG_DEVBI_0_DMA_RD_LIMIT_SW_DEFAULT       (_MK_MASK_CONST(0x00000010)
#define XUSB_CSB_CFG_DEVBI_0_DMA_RD_LIMIT_SW_DEFAULT_MASK  (_MK_MASK_CONST(0x1f)
#define XUSB_CSB_CFG_DEVBI_0_DMA_RD_LIMIT_INIT             _MK_ENUM_CONST(0x00000010)
#define XUSB_CSB_CFG_DEVBI_0_DMA_WR_MAX_ALOM_SHIFT          _MK_SHIFT_CONST(24)
#define XUSB_CSB_CFG_DEVBI_0_DMA_WR_MAX_ALOM_FIELD         (_MK_SHIFT_CONST(0x1f) << XUSB_CSB_CFG_DEVBI_0_DMA_WR_MAX_ALOM_SHIFT)
#define XUSB_CSB_CFG_DEVBI_0_DMA_WR_MAX_ALOM_RANGE         28:24
#define XUSB_CSB_CFG_DEVBI_0_DMA_WR_MAX_ALOM_WOFFSET       0
#define XUSB_CSB_CFG_DEVBI_0_DMA_WR_MAX_ALOM_DEFAULT       (_MK_MASK_CONST(0x00000010)
#define XUSB_CSB_CFG_DEVBI_0_DMA_WR_MAX_ALOM_DEFAULT_MASK  (_MK_MASK_CONST(0x1f)
#define XUSB_CSB_CFG_DEVBI_0_DMA_WR_MAX_ALOM_SW_DEFAULT    (_MK_MASK_CONST(0x00000010)
#define XUSB_CSB_CFG_DEVBI_0_DMA_WR_MAX_ALOM_SW_DEFAULT_MASK (_MK_MASK_CONST(0x1f)
#define XUSB_CSB_CFG_DEVBI_0_DMA_WR_MAX_ALOM_INIT          _MK_ENUM_CONST(0x00000010)
#define XUSB_CSB_CFG_DEVBI_0_CTX_RESTORE_SHIFT              _MK_SHIFT_CONST(29)
#define XUSB_CSB_CFG_DEVBI_0_CTX_RESTORE_FIELD             (_MK_SHIFT_CONST(0x1) << XUSB_CSB_CFG_DEVBI_0_CTX_RESTORE_SHIFT)
#define XUSB_CSB_CFG_DEVBI_0_CTX_RESTORE_RANGE             29:29
#define XUSB_CSB_CFG_DEVBI_0_CTX_RESTORE_WOFFSET           0
#define XUSB_CSB_CFG_DEVBI_0_CTX_RESTORE_DEFAULT           (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_CFG_DEVBI_0_CTX_RESTORE_DEFAULT_MASK      (_MK_MASK_CONST(0x1)
#define XUSB_CSB_CFG_DEVBI_0_CTX_RESTORE_SW_DEFAULT        (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_CFG_DEVBI_0_CTX_RESTORE_SW_DEFAULT_MASK   (_MK_MASK_CONST(0x1)
#define XUSB_CSB_CFG_DEVBI_0_CTX_RESTORE_INIT              _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_CFG_DEVBI_UPSTREAM_0                      _MK_ADDR_CONST(0x00118034)
#define XUSB_CSB_CFG_DEVBI_UPSTREAM_0_SECURE               0
#define XUSB_CSB_CFG_DEVBI_UPSTREAM_0_WORD_COUNT           1
#define XUSB_CSB_CFG_DEVBI_UPSTREAM_0_RESET_VAL            _MK_MASK_CONST(0x0)
#define XUSB_CSB_CFG_DEVBI_UPSTREAM_0_RESET_MASK           _MK_MASK_CONST(0x7)
#define XUSB_CSB_CFG_DEVBI_UPSTREAM_0_SW_DEFAULT_VAL       _MK_MASK_CONST(0x0)
#define XUSB_CSB_CFG_DEVBI_UPSTREAM_0_SW_DEFAULT_MASK      _MK_MASK_CONST(0x7)
#define XUSB_CSB_CFG_DEVBI_UPSTREAM_0_READ_MASK            _MK_MASK_CONST(0x7)
#define XUSB_CSB_CFG_DEVBI_UPSTREAM_0_WRITE_MASK           _MK_MASK_CONST(0x7)
#define XUSB_CSB_CFG_DEVBI_UPSTREAM_0_EPLOGIC_TC_SHIFT      _MK_SHIFT_CONST(0)
#define XUSB_CSB_CFG_DEVBI_UPSTREAM_0_EPLOGIC_TC_FIELD     (_MK_SHIFT_CONST(0x1) << XUSB_CSB_CFG_DEVBI_UPSTREAM_0_EPLOGIC_TC_SHIFT)
#define XUSB_CSB_CFG_DEVBI_UPSTREAM_0_EPLOGIC_TC_RANGE     0:0
#define XUSB_CSB_CFG_DEVBI_UPSTREAM_0_EPLOGIC_TC_WOFFSET   0
#define XUSB_CSB_CFG_DEVBI_UPSTREAM_0_EPLOGIC_TC_DEFAULT   (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_CFG_DEVBI_UPSTREAM_0_EPLOGIC_TC_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_CSB_CFG_DEVBI_UPSTREAM_0_EPLOGIC_TC_SW_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_CFG_DEVBI_UPSTREAM_0_EPLOGIC_TC_SW_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_CSB_CFG_DEVBI_UPSTREAM_0_EPLOGIC_TC_INIT      _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_CFG_DEVBI_UPSTREAM_0_EPLOGIC_NS_SHIFT      _MK_SHIFT_CONST(1)
#define XUSB_CSB_CFG_DEVBI_UPSTREAM_0_EPLOGIC_NS_FIELD     (_MK_SHIFT_CONST(0x1) << XUSB_CSB_CFG_DEVBI_UPSTREAM_0_EPLOGIC_NS_SHIFT)
#define XUSB_CSB_CFG_DEVBI_UPSTREAM_0_EPLOGIC_NS_RANGE     1:1
#define XUSB_CSB_CFG_DEVBI_UPSTREAM_0_EPLOGIC_NS_WOFFSET   0
#define XUSB_CSB_CFG_DEVBI_UPSTREAM_0_EPLOGIC_NS_DEFAULT   (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_CFG_DEVBI_UPSTREAM_0_EPLOGIC_NS_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_CSB_CFG_DEVBI_UPSTREAM_0_EPLOGIC_NS_SW_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_CFG_DEVBI_UPSTREAM_0_EPLOGIC_NS_SW_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_CSB_CFG_DEVBI_UPSTREAM_0_EPLOGIC_NS_INIT      _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_CFG_DEVBI_UPSTREAM_0_EPLOGIC_RO_SHIFT      _MK_SHIFT_CONST(2)
#define XUSB_CSB_CFG_DEVBI_UPSTREAM_0_EPLOGIC_RO_FIELD     (_MK_SHIFT_CONST(0x1) << XUSB_CSB_CFG_DEVBI_UPSTREAM_0_EPLOGIC_RO_SHIFT)
#define XUSB_CSB_CFG_DEVBI_UPSTREAM_0_EPLOGIC_RO_RANGE     2:2
#define XUSB_CSB_CFG_DEVBI_UPSTREAM_0_EPLOGIC_RO_WOFFSET   0
#define XUSB_CSB_CFG_DEVBI_UPSTREAM_0_EPLOGIC_RO_DEFAULT   (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_CFG_DEVBI_UPSTREAM_0_EPLOGIC_RO_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_CSB_CFG_DEVBI_UPSTREAM_0_EPLOGIC_RO_SW_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_CSB_CFG_DEVBI_UPSTREAM_0_EPLOGIC_RO_SW_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_CSB_CFG_DEVBI_UPSTREAM_0_EPLOGIC_RO_INIT      _MK_ENUM_CONST(0x00000000)
#define XUSB_CSB_CFG_DEV_SSPI_XFER_0                       _MK_ADDR_CONST(0x00118038)
#define XUSB_CSB_CFG_DEV_SSPI_XFER_0_SECURE                0
#define XUSB_CSB_CFG_DEV_SSPI_XFER_0_WORD_COUNT            1
#define XUSB_CSB_CFG_DEV_SSPI_XFER_0_RESET_VAL             _MK_MASK_CONST(0xf00)
#define XUSB_CSB_CFG_DEV_SSPI_XFER_0_RESET_MASK            _MK_MASK_CONST(0xffffffff)
#define XUSB_CSB_CFG_DEV_SSPI_XFER_0_SW_DEFAULT_VAL        _MK_MASK_CONST(0xf00)
#define XUSB_CSB_CFG_DEV_SSPI_XFER_0_SW_DEFAULT_MASK       _MK_MASK_CONST(0xffffffff)
#define XUSB_CSB_CFG_DEV_SSPI_XFER_0_READ_MASK             _MK_MASK_CONST(0xffffffff)
#define XUSB_CSB_CFG_DEV_SSPI_XFER_0_WRITE_MASK            _MK_MASK_CONST(0xffffffff)
#define XUSB_CSB_CFG_DEV_SSPI_XFER_0_ACKTIMEOUT_SHIFT       _MK_SHIFT_CONST(0)
#define XUSB_CSB_CFG_DEV_SSPI_XFER_0_ACKTIMEOUT_FIELD      (_MK_SHIFT_CONST(0xffffffff) << XUSB_CSB_CFG_DEV_SSPI_XFER_0_ACKTIMEOUT_SHIFT)
#define XUSB_CSB_CFG_DEV_SSPI_XFER_0_ACKTIMEOUT_RANGE      31:0
#define XUSB_CSB_CFG_DEV_SSPI_XFER_0_ACKTIMEOUT_WOFFSET    0
#define XUSB_CSB_CFG_DEV_SSPI_XFER_0_ACKTIMEOUT_DEFAULT    (_MK_MASK_CONST(0x00000F00)
#define XUSB_CSB_CFG_DEV_SSPI_XFER_0_ACKTIMEOUT_DEFAULT_MASK (_MK_MASK_CONST(0xffffffff)
#define XUSB_CSB_CFG_DEV_SSPI_XFER_0_ACKTIMEOUT_SW_DEFAULT (_MK_MASK_CONST(0x00000F00)
#define XUSB_CSB_CFG_DEV_SSPI_XFER_0_ACKTIMEOUT_SW_DEFAULT_MASK (_MK_MASK_CONST(0xffffffff)
#define XUSB_CSB_CFG_DEV_SSPI_XFER_0_ACKTIMEOUT_INIT       _MK_ENUM_CONST(0x00000F00)
#define XUSB_CSB_CFG_DEV_SSPI_XFER1_0                      _MK_ADDR_CONST(0x0011803C)
#define XUSB_CSB_CFG_DEV_SSPI_XFER1_0_SECURE               0
#define XUSB_CSB_CFG_DEV_SSPI_XFER1_0_WORD_COUNT           1
#define XUSB_CSB_CFG_DEV_SSPI_XFER1_0_RESET_VAL            _MK_MASK_CONST(0xf00)
#define XUSB_CSB_CFG_DEV_SSPI_XFER1_0_RESET_MASK           _MK_MASK_CONST(0xffffffff)
#define XUSB_CSB_CFG_DEV_SSPI_XFER1_0_SW_DEFAULT_VAL       _MK_MASK_CONST(0xf00)
#define XUSB_CSB_CFG_DEV_SSPI_XFER1_0_SW_DEFAULT_MASK      _MK_MASK_CONST(0xffffffff)
#define XUSB_CSB_CFG_DEV_SSPI_XFER1_0_READ_MASK            _MK_MASK_CONST(0xffffffff)
#define XUSB_CSB_CFG_DEV_SSPI_XFER1_0_WRITE_MASK           _MK_MASK_CONST(0xffffffff)
#define XUSB_CSB_CFG_DEV_SSPI_XFER1_0_ERDYTIMER_SHIFT       _MK_SHIFT_CONST(0)
#define XUSB_CSB_CFG_DEV_SSPI_XFER1_0_ERDYTIMER_FIELD      (_MK_SHIFT_CONST(0xffffffff) << XUSB_CSB_CFG_DEV_SSPI_XFER1_0_ERDYTIMER_SHIFT)
#define XUSB_CSB_CFG_DEV_SSPI_XFER1_0_ERDYTIMER_RANGE      31:0
#define XUSB_CSB_CFG_DEV_SSPI_XFER1_0_ERDYTIMER_WOFFSET    0
#define XUSB_CSB_CFG_DEV_SSPI_XFER1_0_ERDYTIMER_DEFAULT    (_MK_MASK_CONST(0x00000F00)
#define XUSB_CSB_CFG_DEV_SSPI_XFER1_0_ERDYTIMER_DEFAULT_MASK (_MK_MASK_CONST(0xffffffff)
#define XUSB_CSB_CFG_DEV_SSPI_XFER1_0_ERDYTIMER_SW_DEFAULT (_MK_MASK_CONST(0x00000F00)
#define XUSB_CSB_CFG_DEV_SSPI_XFER1_0_ERDYTIMER_SW_DEFAULT_MASK (_MK_MASK_CONST(0xffffffff)
#define XUSB_CSB_CFG_DEV_SSPI_XFER1_0_ERDYTIMER_INIT       _MK_ENUM_CONST(0x00000F00)
#define LIST_XUSB_CSB_REGS(_op_) \
  _op_(XUSB_CSB_FPCICFG_START_0) \
  _op_(XUSB_CSB_BAR0_START_0) \
  _op_(XUSB_CSB_METHODS_ARU2UC_CTL_0) \
  _op_(XUSB_CSB_METHODS_ARU2UC0_0) \
  _op_(XUSB_CSB_METHODS_ARU2UC1_0) \
  _op_(XUSB_CSB_METHODS_ARU2UC2_0) \
  _op_(XUSB_CSB_METHODS_UC2ARU0_0) \
  _op_(XUSB_CSB_METHODS_UC2ARU1_0) \
  _op_(XUSB_CSB_ARU_CTRL_0) \
  _op_(XUSB_CSB_ARU_MFINT_0) \
  _op_(XUSB_CSB_ARU_ITP_BIA_0) \
  _op_(XUSB_CSB_ARU_CORE_CLK_MFINT_0) \
  _op_(XUSB_CSB_ARU_INTR_CTRL_0) \
  _op_(XUSB_CSB_ARU_HOST_INTR_0) \
  _op_(XUSB_CSB_ARU_PMU_0) \
  _op_(XUSB_CSB_ARU_SUBTRACT_0) \
  _op_(XUSB_CSB_ARU_SUBTRACT_ADDR_0) \
  _op_(XUSB_CSB_ARU_XHCI2PMU_MBOX_RQAK_0) \
  _op_(XUSB_CSB_ARU_XHCI2PMU_MBOX_DATA_0) \
  _op_(XUSB_CSB_ARU_PMU2XHCI_MBOX_RQAK_0) \
  _op_(XUSB_CSB_ARU_PMU2XHCI_MBOX_DATA_0) \
  _op_(XUSB_CSB_ARU_MFINDEX_0) \
  _op_(XUSB_CSB_ARU_SCRATCH0_0) \
  _op_(XUSB_CSB_ARU_SCRATCH1_0) \
  _op_(XUSB_CSB_ARU_SCRATCH2_0) \
  _op_(XUSB_CSB_ARU_SCRATCH3_0) \
  _op_(XUSB_CSB_ARU_SCRATCH4_0) \
  _op_(XUSB_CSB_ARU_SCRATCH5_0) \
  _op_(XUSB_CSB_BLCG_FE_0) \
  _op_(XUSB_CSB_BLCG_SSPI_0) \
  _op_(XUSB_CSB_BLCG_SSBI_0) \
  _op_(XUSB_CSB_BLCG_HSBI_0) \
  _op_(XUSB_CSB_BLCG_HSPI_0) \
  _op_(XUSB_CSB_BLCG_FSBI_0) \
  _op_(XUSB_CSB_BLCG_FSPI_0) \
  _op_(XUSB_CSB_BLCG_FESTS_0) \
  _op_(XUSB_CSB_BLCG_SSPISTS_0) \
  _op_(XUSB_CSB_BLCG_SSBISTS_0) \
  _op_(XUSB_CSB_BLCG_HSBISTS_0) \
  _op_(XUSB_CSB_BLCG_HSPISTS_0) \
  _op_(XUSB_CSB_BLCG_FSBISTS_0) \
  _op_(XUSB_CSB_BLCG_FSPISTS_0) \
  _op_(XUSB_CSB_BLCG_PLL_0) \
  _op_(XUSB_CSB_CLKSEL_0) \
  _op_(XUSB_CSB_CSB_RST_BAR0_0) \
  _op_(XUSB_CSB_CSB_RST_SSBI_0) \
  _op_(XUSB_CSB_CSB_RST_SSPI_0) \
  _op_(XUSB_CSB_CSB_RST_HSBI_0) \
  _op_(XUSB_CSB_CSB_RST_HSPI_0) \
  _op_(XUSB_CSB_CSB_RST_FSBI_0) \
  _op_(XUSB_CSB_CSB_RST_FSPI_0) \
  _op_(XUSB_CSB_CSB_RST_DBC_0) \
  _op_(XUSB_CSB_CSB_RSTCNT_BAR0_0) \
  _op_(XUSB_CSB_CSB_RSTCNT_SSBI_0) \
  _op_(XUSB_CSB_CSB_RSTCNT_SSPI_0) \
  _op_(XUSB_CSB_CSB_RSTCNT_HSBI_0) \
  _op_(XUSB_CSB_CSB_RSTCNT_HSPI_0) \
  _op_(XUSB_CSB_CSB_RSTCNT_FSBI_0) \
  _op_(XUSB_CSB_CSB_RSTCNT_FSPI_0) \
  _op_(XUSB_CSB_CSB_RSTCNT_SSPI_AUX_0) \
  _op_(XUSB_CSB_PIC_ISR_0) \
  _op_(XUSB_CSB_PIC_PRIORITY1_0) \
  _op_(XUSB_CSB_PIC_PRIORITY2_0) \
  _op_(XUSB_CSB_PIC_POLL_0) \
  _op_(XUSB_CSB_PIC_INTR_CLEAR_0) \
  _op_(XUSB_CSB_PIC_ASYNCTX_0) \
  _op_(XUSB_CSB_PIC_ASYNCRX_0) \
  _op_(XUSB_CSB_PIC_WORKQ_0) \
  _op_(XUSB_CSB_PIC_COMPLQ_0) \
  _op_(XUSB_CSB_PIC_PORTS1_0) \
  _op_(XUSB_CSB_PIC_PORTS2_0) \
  _op_(XUSB_CSB_PIC_PORTS3_0) \
  _op_(XUSB_CSB_PIC_EVENTTRB_0) \
  _op_(XUSB_CSB_PIC_ARU_0) \
  _op_(XUSB_CSB_PIC_MEMPOOL_RESULT_0) \
  _op_(XUSB_CSB_PIC_MEMPOOL_FAULT_0) \
  _op_(XUSB_CSB_EVENTQ_CNTRL1_0) \
  _op_(XUSB_CSB_EVENTQ_CNTRL2_0) \
  _op_(XUSB_CSB_EVENTQ_TRBDWRD0_0) \
  _op_(XUSB_CSB_EVENTQ_TRBDWRD1_0) \
  _op_(XUSB_CSB_EVENTQ_TRBDWRD2_0) \
  _op_(XUSB_CSB_EVENTQ_TRBDWRD3_0) \
  _op_(XUSB_CSB_EVENTQ_EXTRA_0) \
  _op_(XUSB_CSB_EVENTQ_UPDATE1_0) \
  _op_(XUSB_CSB_EVENTQ_UPDATE2_0) \
  _op_(XUSB_CSB_EVENTQ_FW_TRBDWRD0_0) \
  _op_(XUSB_CSB_EVENTQ_FW_TRBDWRD1_0) \
  _op_(XUSB_CSB_EVENTQ_FW_TRBDWRD2_0) \
  _op_(XUSB_CSB_EVENTQ_FW_TRBDWRD3_0) \
  _op_(XUSB_CSB_EVENTQ_FW_UPDATE1_0) \
  _op_(XUSB_CSB_EVENTQ_FW_UPDATE2_0) \
  _op_(XUSB_CSB_EVENTQ_FW_EXTRA_0) \
  _op_(XUSB_CSB_MEMPOOL_RAM_0) \
  _op_(XUSB_CSB_MEMPOOL_DDIRECT_0) \
  _op_(XUSB_CSB_MEMPOOL_IDIRECT_0) \
  _op_(XUSB_CSB_MEMPOOL_L2IMEM_0) \
  _op_(XUSB_CSB_MEMPOOL_ITAG_0) \
  _op_(XUSB_CSB_MEMPOOL_APMAP_0) \
  _op_(XUSB_CSB_MEMPOOL_DAPER_ATTR1_0) \
  _op_(XUSB_CSB_MEMPOOL_DAPER_ATTR1_1) \
  _op_(XUSB_CSB_MEMPOOL_DAPER_ATTR1_2) \
  _op_(XUSB_CSB_MEMPOOL_DAPER_ATTR1_3) \
  _op_(XUSB_CSB_MEMPOOL_DAPER_ATTR1_4) \
  _op_(XUSB_CSB_MEMPOOL_DAPER_ATTR1_5) \
  _op_(XUSB_CSB_MEMPOOL_DAPER_ATTR1_6) \
  _op_(XUSB_CSB_MEMPOOL_DAPER_ATTR1_7) \
  _op_(XUSB_CSB_MEMPOOL_DAPER_ATTR1_8) \
  _op_(XUSB_CSB_MEMPOOL_DAPER_ATTR1_9) \
  _op_(XUSB_CSB_MEMPOOL_DAPER_ATTR2_0) \
  _op_(XUSB_CSB_MEMPOOL_DAPER_ATTR2_1) \
  _op_(XUSB_CSB_MEMPOOL_DAPER_ATTR2_2) \
  _op_(XUSB_CSB_MEMPOOL_DAPER_ATTR2_3) \
  _op_(XUSB_CSB_MEMPOOL_DAPER_ATTR2_4) \
  _op_(XUSB_CSB_MEMPOOL_DAPER_ATTR2_5) \
  _op_(XUSB_CSB_MEMPOOL_DAPER_ATTR2_6) \
  _op_(XUSB_CSB_MEMPOOL_DAPER_ATTR2_7) \
  _op_(XUSB_CSB_MEMPOOL_DAPER_ATTR2_8) \
  _op_(XUSB_CSB_MEMPOOL_DAPER_ATTR2_9) \
  _op_(XUSB_CSB_MEMPOOL_DAPER_BASE_LO_0) \
  _op_(XUSB_CSB_MEMPOOL_DAPER_BASE_LO_1) \
  _op_(XUSB_CSB_MEMPOOL_DAPER_BASE_LO_2) \
  _op_(XUSB_CSB_MEMPOOL_DAPER_BASE_LO_3) \
  _op_(XUSB_CSB_MEMPOOL_DAPER_BASE_LO_4) \
  _op_(XUSB_CSB_MEMPOOL_DAPER_BASE_LO_5) \
  _op_(XUSB_CSB_MEMPOOL_DAPER_BASE_LO_6) \
  _op_(XUSB_CSB_MEMPOOL_DAPER_BASE_LO_7) \
  _op_(XUSB_CSB_MEMPOOL_DAPER_BASE_LO_8) \
  _op_(XUSB_CSB_MEMPOOL_DAPER_BASE_LO_9) \
  _op_(XUSB_CSB_MEMPOOL_DAPER_BASE_HI_0) \
  _op_(XUSB_CSB_MEMPOOL_DAPER_BASE_HI_1) \
  _op_(XUSB_CSB_MEMPOOL_DAPER_BASE_HI_2) \
  _op_(XUSB_CSB_MEMPOOL_DAPER_BASE_HI_3) \
  _op_(XUSB_CSB_MEMPOOL_DAPER_BASE_HI_4) \
  _op_(XUSB_CSB_MEMPOOL_DAPER_BASE_HI_5) \
  _op_(XUSB_CSB_MEMPOOL_DAPER_BASE_HI_6) \
  _op_(XUSB_CSB_MEMPOOL_DAPER_BASE_HI_7) \
  _op_(XUSB_CSB_MEMPOOL_DAPER_BASE_HI_8) \
  _op_(XUSB_CSB_MEMPOOL_DAPER_BASE_HI_9) \
  _op_(XUSB_CSB_MEMPOOL_VAPER_BASE_LO_0) \
  _op_(XUSB_CSB_MEMPOOL_VAPER_BASE_LO_1) \
  _op_(XUSB_CSB_MEMPOOL_VAPER_BASE_LO_2) \
  _op_(XUSB_CSB_MEMPOOL_VAPER_BASE_LO_3) \
  _op_(XUSB_CSB_MEMPOOL_VAPER_BASE_LO_4) \
  _op_(XUSB_CSB_MEMPOOL_VAPER_BASE_LO_5) \
  _op_(XUSB_CSB_MEMPOOL_VAPER_BASE_LO_6) \
  _op_(XUSB_CSB_MEMPOOL_VAPER_BASE_LO_7) \
  _op_(XUSB_CSB_MEMPOOL_VAPER_BASE_LO_8) \
  _op_(XUSB_CSB_MEMPOOL_VAPER_BASE_LO_9) \
  _op_(XUSB_CSB_MEMPOOL_VAPER_BASE_LO_10) \
  _op_(XUSB_CSB_MEMPOOL_VAPER_BASE_LO_11) \
  _op_(XUSB_CSB_MEMPOOL_VAPER_BASE_LO_12) \
  _op_(XUSB_CSB_MEMPOOL_VAPER_BASE_LO_13) \
  _op_(XUSB_CSB_MEMPOOL_VAPER_BASE_LO_14) \
  _op_(XUSB_CSB_MEMPOOL_VAPER_BASE_LO_15) \
  _op_(XUSB_CSB_MEMPOOL_VAPER_BASE_LO_16) \
  _op_(XUSB_CSB_MEMPOOL_VAPER_BASE_LO_17) \
  _op_(XUSB_CSB_MEMPOOL_VAPER_BASE_LO_18) \
  _op_(XUSB_CSB_MEMPOOL_VAPER_BASE_LO_19) \
  _op_(XUSB_CSB_MEMPOOL_VAPER_BASE_LO_20) \
  _op_(XUSB_CSB_MEMPOOL_VAPER_BASE_LO_21) \
  _op_(XUSB_CSB_MEMPOOL_VAPER_BASE_LO_22) \
  _op_(XUSB_CSB_MEMPOOL_VAPER_BASE_LO_23) \
  _op_(XUSB_CSB_MEMPOOL_VAPER_BASE_LO_24) \
  _op_(XUSB_CSB_MEMPOOL_VAPER_BASE_LO_25) \
  _op_(XUSB_CSB_MEMPOOL_VAPER_BASE_LO_26) \
  _op_(XUSB_CSB_MEMPOOL_VAPER_BASE_LO_27) \
  _op_(XUSB_CSB_MEMPOOL_VAPER_BASE_LO_28) \
  _op_(XUSB_CSB_MEMPOOL_VAPER_BASE_LO_29) \
  _op_(XUSB_CSB_MEMPOOL_VAPER_BASE_LO_30) \
  _op_(XUSB_CSB_MEMPOOL_VAPER_BASE_HI_0) \
  _op_(XUSB_CSB_MEMPOOL_VAPER_BASE_HI_1) \
  _op_(XUSB_CSB_MEMPOOL_VAPER_BASE_HI_2) \
  _op_(XUSB_CSB_MEMPOOL_VAPER_BASE_HI_3) \
  _op_(XUSB_CSB_MEMPOOL_VAPER_BASE_HI_4) \
  _op_(XUSB_CSB_MEMPOOL_VAPER_BASE_HI_5) \
  _op_(XUSB_CSB_MEMPOOL_VAPER_BASE_HI_6) \
  _op_(XUSB_CSB_MEMPOOL_VAPER_BASE_HI_7) \
  _op_(XUSB_CSB_MEMPOOL_VAPER_BASE_HI_8) \
  _op_(XUSB_CSB_MEMPOOL_VAPER_BASE_HI_9) \
  _op_(XUSB_CSB_MEMPOOL_VAPER_BASE_HI_10) \
  _op_(XUSB_CSB_MEMPOOL_VAPER_BASE_HI_11) \
  _op_(XUSB_CSB_MEMPOOL_VAPER_BASE_HI_12) \
  _op_(XUSB_CSB_MEMPOOL_VAPER_BASE_HI_13) \
  _op_(XUSB_CSB_MEMPOOL_VAPER_BASE_HI_14) \
  _op_(XUSB_CSB_MEMPOOL_VAPER_BASE_HI_15) \
  _op_(XUSB_CSB_MEMPOOL_VAPER_BASE_HI_16) \
  _op_(XUSB_CSB_MEMPOOL_VAPER_BASE_HI_17) \
  _op_(XUSB_CSB_MEMPOOL_VAPER_BASE_HI_18) \
  _op_(XUSB_CSB_MEMPOOL_VAPER_BASE_HI_19) \
  _op_(XUSB_CSB_MEMPOOL_VAPER_BASE_HI_20) \
  _op_(XUSB_CSB_MEMPOOL_VAPER_BASE_HI_21) \
  _op_(XUSB_CSB_MEMPOOL_VAPER_BASE_HI_22) \
  _op_(XUSB_CSB_MEMPOOL_VAPER_BASE_HI_23) \
  _op_(XUSB_CSB_MEMPOOL_VAPER_BASE_HI_24) \
  _op_(XUSB_CSB_MEMPOOL_VAPER_BASE_HI_25) \
  _op_(XUSB_CSB_MEMPOOL_VAPER_BASE_HI_26) \
  _op_(XUSB_CSB_MEMPOOL_VAPER_BASE_HI_27) \
  _op_(XUSB_CSB_MEMPOOL_VAPER_BASE_HI_28) \
  _op_(XUSB_CSB_MEMPOOL_VAPER_BASE_HI_29) \
  _op_(XUSB_CSB_MEMPOOL_VAPER_BASE_HI_30) \
  _op_(XUSB_CSB_MEMPOOL_CTX_FAULT_CONTROL_0) \
  _op_(XUSB_CSB_MEMPOOL_CTX_FAULT_STATUS_0) \
  _op_(XUSB_CSB_MEMPOOL_CTX_FAULT_XREQ_ATTR1_0) \
  _op_(XUSB_CSB_MEMPOOL_CTX_FAULT_XREQ_ATTR2_0) \
  _op_(XUSB_CSB_MEMPOOL_CTX_FAULT_FDREQ_ATTR_0) \
  _op_(XUSB_CSB_MEMPOOL_CTX_FAULT_FDREQ_ADDRLO_0) \
  _op_(XUSB_CSB_MEMPOOL_CTX_FAULT_FDREQ_ADDRHI_0) \
  _op_(XUSB_CSB_MEMPOOL_CTX_FAULT_DROP_DATA_0) \
  _op_(XUSB_CSB_MEMPOOL_IDLE_0) \
  _op_(XUSB_CSB_MEMPOOL_ILOAD_ATTR_0) \
  _op_(XUSB_CSB_MEMPOOL_ILOAD_BASE_LO_0) \
  _op_(XUSB_CSB_MEMPOOL_ILOAD_BASE_HI_0) \
  _op_(XUSB_CSB_MEMPOOL_ILOAD_CYA_0) \
  _op_(XUSB_CSB_MEMPOOL_L2IMEMOP_SIZE_0) \
  _op_(XUSB_CSB_MEMPOOL_L2IMEMOP_TRIG_0) \
  _op_(XUSB_CSB_MEMPOOL_L2IMEMOP_RESULT_0) \
  _op_(XUSB_CSB_MEMPOOL_L2IMEMOP_STATUS_0) \
  _op_(XUSB_CSB_MEMPOOL_L2IMEMOP_ERR_SCR_0) \
  _op_(XUSB_CSB_MEMPOOL_L2IMEMOP_ERR_PAT0_0) \
  _op_(XUSB_CSB_MEMPOOL_L2IMEMOP_ERR_PAT1_0) \
  _op_(XUSB_CSB_MEMPOOL_L2IMEMOP_RESULT1_0) \
  _op_(XUSB_CSB_MEMPOOL_DIRECTOP_ATTR_0) \
  _op_(XUSB_CSB_MEMPOOL_DIRECTOP_BASE_LO_0) \
  _op_(XUSB_CSB_MEMPOOL_DIRECTOP_BASE_HI_0) \
  _op_(XUSB_CSB_MEMPOOL_DIRECTOP_TRIG_0) \
  _op_(XUSB_CSB_MEMPOOL_DIRECTOP_RESULT_0) \
  _op_(XUSB_CSB_MEMPOOL_DIRECTOP_STATUS_0) \
  _op_(XUSB_CSB_MEMPOOL_DDMA_FAULT1_0) \
  _op_(XUSB_CSB_MEMPOOL_DDMA_FAULT2_0) \
  _op_(XUSB_CSB_MEMPOOL_REGACCESS_MEMC_0) \
  _op_(XUSB_CSB_MEMPOOL_REGACCESS_MEMD_0) \
  _op_(XUSB_CSB_MEMPOOL_REGACCESS_DEST_0) \
  _op_(XUSB_CSB_MEMPOOL_PERFMON_CTL_0) \
  _op_(XUSB_CSB_MEMPOOL_PERFMON_IMEM_0) \
  _op_(XUSB_CSB_MEMPOOL_PERFMON_L2IMEMOP_0) \
  _op_(XUSB_CSB_SS_BI_WORKQ_CNTRL_0) \
  _op_(XUSB_CSB_SS_BI_WORKQ_DWRD0_0) \
  _op_(XUSB_CSB_SS_BI_WORKQ_DWRD1_0) \
  _op_(XUSB_CSB_SS_BI_WORKQ_DWRD2_0) \
  _op_(XUSB_CSB_SS_BI_WORKQ_DWRD3_0) \
  _op_(XUSB_CSB_SS_BI_WORKQ_DWRD4_0) \
  _op_(XUSB_CSB_SS_BI_EPLIST_DOORBELL_0) \
  _op_(XUSB_CSB_SS_BI_COMPLQ_CNTRL_0) \
  _op_(XUSB_CSB_SS_BI_COMPLQ_DWRD0_0) \
  _op_(XUSB_CSB_SS_BI_COMPLQ_DWRD1_0) \
  _op_(XUSB_CSB_SS_BI_COMPLQ_DWRD2_0) \
  _op_(XUSB_CSB_SS_BI_COMPLQ_DWRD3_0) \
  _op_(XUSB_CSB_SS_BI_COMPLQ_DWRD4_0) \
  _op_(XUSB_CSB_SS_BI_ASYNC_TX_HEADER_CNTRL_0) \
  _op_(XUSB_CSB_SS_BI_ASYNC_TX_HEADER_LO_0) \
  _op_(XUSB_CSB_SS_BI_ASYNC_TX_HEADER_MID_0) \
  _op_(XUSB_CSB_SS_BI_ASYNC_TX_HEADER_HI_0) \
  _op_(XUSB_CSB_SS_BI_ASYNC_TX_HEADER_PORTNUM_0) \
  _op_(XUSB_CSB_SS_BI_ASYNC_TX_HEADER_FENCE_0) \
  _op_(XUSB_CSB_SS_BI_ASYNC_RX_HEADER_CNTRL_0) \
  _op_(XUSB_CSB_SS_BI_ASYNC_RX_HEADER_LO_0) \
  _op_(XUSB_CSB_SS_BI_ASYNC_RX_HEADER_MID_0) \
  _op_(XUSB_CSB_SS_BI_ASYNC_RX_HEADER_HI_0) \
  _op_(XUSB_CSB_HS_BI_WORKQ_CNTRL_0) \
  _op_(XUSB_CSB_HS_BI_WORKQ_DWRD0_0) \
  _op_(XUSB_CSB_HS_BI_WORKQ_DWRD1_0) \
  _op_(XUSB_CSB_HS_BI_WORKQ_DWRD2_0) \
  _op_(XUSB_CSB_HS_BI_WORKQ_DWRD3_0) \
  _op_(XUSB_CSB_HS_BI_WORKQ_DWRD4_0) \
  _op_(XUSB_CSB_HS_BI_EPLIST_DOORBELL_0) \
  _op_(XUSB_CSB_HS_BI_COMPLQ_CNTRL_0) \
  _op_(XUSB_CSB_HS_BI_COMPLQ_DWRD0_0) \
  _op_(XUSB_CSB_HS_BI_COMPLQ_DWRD1_0) \
  _op_(XUSB_CSB_HS_BI_COMPLQ_DWRD2_0) \
  _op_(XUSB_CSB_HS_BI_COMPLQ_DWRD3_0) \
  _op_(XUSB_CSB_HS_BI_COMPLQ_DWRD4_0) \
  _op_(XUSB_CSB_FS_BI_WORKQ_CNTRL_0) \
  _op_(XUSB_CSB_FS_BI_WORKQ_DWRD0_0) \
  _op_(XUSB_CSB_FS_BI_WORKQ_DWRD1_0) \
  _op_(XUSB_CSB_FS_BI_WORKQ_DWRD2_0) \
  _op_(XUSB_CSB_FS_BI_WORKQ_DWRD3_0) \
  _op_(XUSB_CSB_FS_BI_WORKQ_DWRD4_0) \
  _op_(XUSB_CSB_FS_BI_EPLIST_DOORBELL_0) \
  _op_(XUSB_CSB_FS_BI_COMPLQ_CNTRL_0) \
  _op_(XUSB_CSB_FS_BI_COMPLQ_DWRD0_0) \
  _op_(XUSB_CSB_FS_BI_COMPLQ_DWRD1_0) \
  _op_(XUSB_CSB_FS_BI_COMPLQ_DWRD2_0) \
  _op_(XUSB_CSB_FS_BI_COMPLQ_DWRD3_0) \
  _op_(XUSB_CSB_FS_BI_COMPLQ_DWRD4_0) \
  _op_(XUSB_CSB_SSPI_PVTPORTSC1_0) \
  _op_(XUSB_CSB_SSPI_PVTPORTSC2_0) \
  _op_(XUSB_CSB_SSPI_PVTPORTSC3_0) \
  _op_(XUSB_CSB_SSPI_PVTPORTPMSC1_0) \
  _op_(XUSB_CSB_SSPI_PVTPORTPMSC2_0) \
  _op_(XUSB_CSB_SSPI_PVTPORT_LI_0) \
  _op_(XUSB_CSB_SSPI_PVTPORT_DBC_0) \
  _op_(XUSB_CSB_SSPI_PVTPORT_SAVE_VX_0) \
  _op_(XUSB_CSB_HSPI_PVTPORTSC1_0) \
  _op_(XUSB_CSB_HSPI_PVTPORTSC1_1) \
  _op_(XUSB_CSB_HSPI_PVTPORTSC1_2) \
  _op_(XUSB_CSB_HSPI_PVTPORTSC1_3) \
  _op_(XUSB_CSB_HSPI_PVTPORTSC1_4) \
  _op_(XUSB_CSB_HSPI_PVTPORTSC1_5) \
  _op_(XUSB_CSB_HSPI_PVTPORTSC1_6) \
  _op_(XUSB_CSB_HSPI_PVTPORTSC1_7) \
  _op_(XUSB_CSB_HSPI_PVTPORTSC2_0) \
  _op_(XUSB_CSB_HSPI_PVTPORTSC2_1) \
  _op_(XUSB_CSB_HSPI_PVTPORTSC2_2) \
  _op_(XUSB_CSB_HSPI_PVTPORTSC2_3) \
  _op_(XUSB_CSB_HSPI_PVTPORTSC2_4) \
  _op_(XUSB_CSB_HSPI_PVTPORTSC2_5) \
  _op_(XUSB_CSB_HSPI_PVTPORTSC2_6) \
  _op_(XUSB_CSB_HSPI_PVTPORTSC2_7) \
  _op_(XUSB_CSB_HSPI_PVTPORTSC3_0) \
  _op_(XUSB_CSB_HSPI_PVTPORTSC3_1) \
  _op_(XUSB_CSB_HSPI_PVTPORTSC3_2) \
  _op_(XUSB_CSB_HSPI_PVTPORTSC3_3) \
  _op_(XUSB_CSB_HSPI_PVTPORTSC3_4) \
  _op_(XUSB_CSB_HSPI_PVTPORTSC3_5) \
  _op_(XUSB_CSB_HSPI_PVTPORTSC3_6) \
  _op_(XUSB_CSB_HSPI_PVTPORTSC3_7) \
  _op_(XUSB_CSB_HSPI_PVTPORTPMSC_0) \
  _op_(XUSB_CSB_HSPI_PVTPORTPMSC_1) \
  _op_(XUSB_CSB_HSPI_PVTPORTPMSC_2) \
  _op_(XUSB_CSB_HSPI_PVTPORTPMSC_3) \
  _op_(XUSB_CSB_HSPI_PVTPORTPMSC_4) \
  _op_(XUSB_CSB_HSPI_PVTPORTPMSC_5) \
  _op_(XUSB_CSB_HSPI_PVTPORTPMSC_6) \
  _op_(XUSB_CSB_HSPI_PVTPORTPMSC_7) \
  _op_(XUSB_CSB_HSPI_PVTPORTPMSC_XTRA_0) \
  _op_(XUSB_CSB_HSPI_PVTPORTPMSC_XTRA_1) \
  _op_(XUSB_CSB_HSPI_PVTPORTPMSC_XTRA_2) \
  _op_(XUSB_CSB_HSPI_PVTPORTPMSC_XTRA_3) \
  _op_(XUSB_CSB_HSPI_PVTPORTPMSC_XTRA_4) \
  _op_(XUSB_CSB_HSPI_PVTPORTPMSC_XTRA_5) \
  _op_(XUSB_CSB_HSPI_PVTPORTPMSC_XTRA_6) \
  _op_(XUSB_CSB_HSPI_PVTPORTPMSC_XTRA_7) \
  _op_(XUSB_CSB_FSPI_PVTPORTSC1_0) \
  _op_(XUSB_CSB_FSPI_PVTPORTSC1_1) \
  _op_(XUSB_CSB_FSPI_PVTPORTSC1_2) \
  _op_(XUSB_CSB_FSPI_PVTPORTSC1_3) \
  _op_(XUSB_CSB_FSPI_PVTPORTSC1_4) \
  _op_(XUSB_CSB_FSPI_PVTPORTSC1_5) \
  _op_(XUSB_CSB_FSPI_PVTPORTSC1_6) \
  _op_(XUSB_CSB_FSPI_PVTPORTSC1_7) \
  _op_(XUSB_CSB_FSPI_PVTPORTSC2_0) \
  _op_(XUSB_CSB_FSPI_PVTPORTSC2_1) \
  _op_(XUSB_CSB_FSPI_PVTPORTSC2_2) \
  _op_(XUSB_CSB_FSPI_PVTPORTSC2_3) \
  _op_(XUSB_CSB_FSPI_PVTPORTSC2_4) \
  _op_(XUSB_CSB_FSPI_PVTPORTSC2_5) \
  _op_(XUSB_CSB_FSPI_PVTPORTSC2_6) \
  _op_(XUSB_CSB_FSPI_PVTPORTSC2_7) \
  _op_(XUSB_CSB_FSPI_PVTPORTSC3_0) \
  _op_(XUSB_CSB_FSPI_PVTPORTSC3_1) \
  _op_(XUSB_CSB_FSPI_PVTPORTSC3_2) \
  _op_(XUSB_CSB_FSPI_PVTPORTSC3_3) \
  _op_(XUSB_CSB_FSPI_PVTPORTSC3_4) \
  _op_(XUSB_CSB_FSPI_PVTPORTSC3_5) \
  _op_(XUSB_CSB_FSPI_PVTPORTSC3_6) \
  _op_(XUSB_CSB_FSPI_PVTPORTSC3_7) \
  _op_(XUSB_CSB_FSPI_PVTPORTPMSC_0) \
  _op_(XUSB_CSB_FSPI_PVTPORTPMSC_1) \
  _op_(XUSB_CSB_FSPI_PVTPORTPMSC_2) \
  _op_(XUSB_CSB_FSPI_PVTPORTPMSC_3) \
  _op_(XUSB_CSB_FSPI_PVTPORTPMSC_4) \
  _op_(XUSB_CSB_FSPI_PVTPORTPMSC_5) \
  _op_(XUSB_CSB_FSPI_PVTPORTPMSC_6) \
  _op_(XUSB_CSB_FSPI_PVTPORTPMSC_7) \
  _op_(XUSB_CSB_FSPI_PVTPORTPMSC_XTRA_0) \
  _op_(XUSB_CSB_FSPI_PVTPORTPMSC_XTRA_1) \
  _op_(XUSB_CSB_FSPI_PVTPORTPMSC_XTRA_2) \
  _op_(XUSB_CSB_FSPI_PVTPORTPMSC_XTRA_3) \
  _op_(XUSB_CSB_FSPI_PVTPORTPMSC_XTRA_4) \
  _op_(XUSB_CSB_FSPI_PVTPORTPMSC_XTRA_5) \
  _op_(XUSB_CSB_FSPI_PVTPORTPMSC_XTRA_6) \
  _op_(XUSB_CSB_FSPI_PVTPORTPMSC_XTRA_7) \
  _op_(XUSB_CSB_DEVBI_CTRL_0) \
  _op_(XUSB_CSB_DEVBI_ST_0) \
  _op_(XUSB_CSB_DEVBI_ECPLO_0) \
  _op_(XUSB_CSB_DEVBI_ECPHI_0) \
  _op_(XUSB_CSB_DEVBI_EP_HALT_0) \
  _op_(XUSB_CSB_DEVBI_EP_PAUSE_0) \
  _op_(XUSB_CSB_DEVBI_EP_RELOAD_0) \
  _op_(XUSB_CSB_DEVBI_EP_STCHG_0) \
  _op_(XUSB_CSB_DEVBI_DEVNOTIF_LO_0) \
  _op_(XUSB_CSB_DEVBI_DEVNOTIF_HI_0) \
  _op_(XUSB_CSB_DEVBI_DB_0) \
  _op_(XUSB_CSB_DEVBI_INTR_0) \
  _op_(XUSB_CSB_CFG_DEVBI_0) \
  _op_(XUSB_CSB_CFG_DEVBI_UPSTREAM_0) \
  _op_(XUSB_CSB_CFG_DEV_SSPI_XFER_0) \
  _op_(XUSB_CSB_CFG_DEV_SSPI_XFER1_0)
#ifndef _MK_SHIFT_CONST
  #define _MK_SHIFT_CONST(_constant_) _constant_
#endif
#ifndef _MK_MASK_CONST
  #define _MK_MASK_CONST(_constant_) _constant_
#endif
#ifndef _MK_ENUM_CONST
  #define _MK_ENUM_CONST(_constant_) (_constant_ ## UL)
#endif
#ifndef _MK_ADDR_CONST
  #define _MK_ADDR_CONST(_constant_) _constant_
#endif
#endif
