FILE_TYPE = CONNECTIVITY;
{Allegro Design Entry HDL 16.6-p007 (v16-6-112F) 10/10/2012}
"PAGE_NUMBER" = 1;
0"NC";
1"GND\G";
2"GND\G";
3"GND\G";
4"GND\G";
5"GND\G";
6"ECL_TO_NIM_OUT";
7"ECL_TO_TTL_OUT";
8"NIM_TO_ECL_OUT";
9"LVDS_TO_ECL_OUT";
10"TTL_TO_ECL_OUT";
11"GND\G";
12"GND\G";
13"GND\G";
14"ECL_TO_LVDS_OUT_N";
15"ECL_TO_LVDS_OUT_P";
16"GND\G";
17"GND\G";
18"ECL_TO_NIM_IN";
19"LVDS_TO_ECL_IN_P";
20"LVDS_TO_ECL_IN_N";
21"NIM_TO_ECL_IN";
22"GND\G";
23"ECL_TO_LVDS_IN";
24"ECL_TO_TTL_IN";
25"TTL_TO_ECL_IN";
26"GND\G";
%"INPORT"
"1","(1325,2725)","2","standard","I10";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"8;
%"INPORT"
"1","(1325,2850)","2","standard","I11";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"9;
%"INPORT"
"1","(1325,2600)","2","standard","I12";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"7;
%"INPORT"
"1","(1325,2500)","2","standard","I13";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"15;
%"INPORT"
"1","(1325,2400)","2","standard","I14";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"14;
%"INPORT"
"1","(1325,2300)","2","standard","I15";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"6;
%"OUTPORT"
"1","(1300,3975)","0","standard","I2";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"19;
%"OUTPORT"
"1","(1300,4075)","0","standard","I3";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"25;
%"OUTPORT"
"1","(1300,3800)","0","standard","I4";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"21;
%"SIP_HEADER_2PIN"
"1","(-1475,4050)","2","misc","I43";
;
CDS_LIB"misc"
CDS_LMAN_SYM_OUTLINE"-25,50,25,-50";
"2 \B"16;
"1 \B"25;
%"SIP_HEADER_2PIN"
"1","(-1475,3650)","2","misc","I44";
;
CDS_LIB"misc"
CDS_LMAN_SYM_OUTLINE"-25,50,25,-50";
"2 \B"17;
"1 \B"21;
%"SIP_HEADER_2PIN"
"1","(-1475,3500)","2","misc","I45";
;
CDS_LIB"misc"
CDS_LMAN_SYM_OUTLINE"-25,50,25,-50";
"2 \B"12;
"1 \B"24;
%"SIP_HEADER_2PIN"
"1","(-1475,3375)","2","misc","I46";
;
CDS_LIB"misc"
CDS_LMAN_SYM_OUTLINE"-25,50,25,-50";
"2 \B"11;
"1 \B"23;
%"SIP_HEADER_2PIN"
"1","(-1475,3225)","2","misc","I47";
;
CDS_LIB"misc"
CDS_LMAN_SYM_OUTLINE"-25,50,25,-50";
"2 \B"13;
"1 \B"18;
%"SIP_HEADER_2PIN"
"2","(-1475,3875)","2","misc","I48";
;
CDS_LIB"misc"
_PDVDUP1""
CDS_LMAN_SYM_OUTLINE"-25,50,25,-50";
"2 \B"20;
"1 \B"19;
%"TESTPOINT_L"
"1","(-1575,3875)","0","misc","I49";
;
ABBREV"TP"
TITLE"TEST"
CDS_LIB"misc";
"A\NAC \B"22;
%"OUTPORT"
"1","(1300,3875)","0","standard","I5";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"20;
%"TESTPOINT_L"
"1","(-1525,2500)","0","misc","I50";
;
CDS_LIB"misc"
ABBREV"TP"
TITLE"TEST"
$LOCATION"TP55"
CDS_LOCATION"TP55"
$SEC"1"
CDS_SEC"1";
"A\NAC \B"
$PN"1"26;
%"SIP_HEADER_2PIN"
"2","(-1425,2500)","2","misc","I51";
;
CDS_LIB"misc"
CDS_LMAN_SYM_OUTLINE"-25,50,25,-50"
_PDVDUP1"";
"2 \B"14;
"1 \B"15;
%"SIP_HEADER_2PIN"
"1","(-1425,2975)","2","misc","I52";
;
CDS_LIB"misc"
CDS_LMAN_SYM_OUTLINE"-25,50,25,-50";
"2 \B"1;
"1 \B"10;
%"SIP_HEADER_2PIN"
"1","(-1425,2875)","2","misc","I53";
;
CDS_LIB"misc"
CDS_LMAN_SYM_OUTLINE"-25,50,25,-50";
"2 \B"2;
"1 \B"9;
%"SIP_HEADER_2PIN"
"1","(-1425,2775)","2","misc","I54";
;
CDS_LIB"misc"
CDS_LMAN_SYM_OUTLINE"-25,50,25,-50";
"2 \B"3;
"1 \B"8;
%"SIP_HEADER_2PIN"
"1","(-1425,2675)","2","misc","I55";
;
CDS_LIB"misc"
CDS_LMAN_SYM_OUTLINE"-25,50,25,-50";
"2 \B"4;
"1 \B"7;
%"SIP_HEADER_2PIN"
"1","(-1425,2125)","2","misc","I56";
;
CDS_LIB"misc"
CDS_LMAN_SYM_OUTLINE"-25,50,25,-50";
"2 \B"5;
"1 \B"6;
%"OUTPORT"
"1","(1300,3725)","0","standard","I6";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"24;
%"OUTPORT"
"1","(1300,3575)","0","standard","I7";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"18;
%"OUTPORT"
"1","(1300,3650)","0","standard","I8";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"23;
%"INPORT"
"1","(1325,3000)","2","standard","I9";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"10;
END.
