{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1499201119777 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1499201119780 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jul  4 16:45:19 2017 " "Processing started: Tue Jul  4 16:45:19 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1499201119780 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1499201119780 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off FiveSons -c FiveSons " "Command: quartus_map --read_settings_files=on --write_settings_files=off FiveSons -c FiveSons" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1499201119781 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Analysis & Synthesis" 0 -1 1499201120083 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "demo.v 1 1 " "Found 1 design units, including 1 entities, in source file demo.v" { { "Info" "ISGN_ENTITY_NAME" "1 FiveSons " "Found entity 1: FiveSons" {  } { { "demo.v" "" { Text "/courses/courses/cscb58s17/jinende/fivesons/demo.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1499201127630 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1499201127630 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "COOR_TO_OFFSET demo.v 4 header.v(62) " "Verilog HDL macro warning at header.v(62): overriding existing definition for macro \"COOR_TO_OFFSET\", which was defined in \"demo.v\", line 4" {  } { { "lowlevelabs/header.v" "" { Text "/courses/courses/cscb58s17/jinende/fivesons/lowlevelabs/header.v" 62 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Analysis & Synthesis" 0 -1 1499201127636 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lowlevelabs/painter.v 2 2 " "Found 2 design units, including 2 entities, in source file lowlevelabs/painter.v" { { "Info" "ISGN_ENTITY_NAME" "1 painter " "Found entity 1: painter" {  } { { "lowlevelabs/painter.v" "" { Text "/courses/courses/cscb58s17/jinende/fivesons/lowlevelabs/painter.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1499201127637 ""} { "Info" "ISGN_ENTITY_NAME" "2 paint_chess " "Found entity 2: paint_chess" {  } { { "lowlevelabs/painter.v" "" { Text "/courses/courses/cscb58s17/jinende/fivesons/lowlevelabs/painter.v" 233 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1499201127637 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1499201127637 ""}
{ "Warning" "WVRFX_VERI_IGNORED_ANONYMOUS_PORT" "DummyStart llabs.v(138) " "Verilog Module Declaration warning at llabs.v(138): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"DummyStart\"" {  } { { "lowlevelabs/llabs.v" "" { Text "/courses/courses/cscb58s17/jinende/fivesons/lowlevelabs/llabs.v" 138 0 0 } }  } 0 10238 "Verilog Module Declaration warning at %2!s!: ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1499201127642 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lowlevelabs/llabs.v 2 2 " "Found 2 design units, including 2 entities, in source file lowlevelabs/llabs.v" { { "Info" "ISGN_ENTITY_NAME" "1 llabs " "Found entity 1: llabs" {  } { { "lowlevelabs/llabs.v" "" { Text "/courses/courses/cscb58s17/jinende/fivesons/lowlevelabs/llabs.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1499201127643 ""} { "Info" "ISGN_ENTITY_NAME" "2 DummyStart " "Found entity 2: DummyStart" {  } { { "lowlevelabs/llabs.v" "" { Text "/courses/courses/cscb58s17/jinende/fivesons/lowlevelabs/llabs.v" 128 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1499201127643 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1499201127643 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lowlevelabs/header.v 0 0 " "Found 0 design units, including 0 entities, in source file lowlevelabs/header.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1499201127646 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "read_data READ_DATA flasher.v(29) " "Verilog HDL Declaration information at flasher.v(29): object \"read_data\" differs only in case from object \"READ_DATA\" in the same scope" {  } { { "lowlevelabs/flasher.v" "" { Text "/courses/courses/cscb58s17/jinende/fivesons/lowlevelabs/flasher.v" 29 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1499201127650 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lowlevelabs/flasher.v 1 1 " "Found 1 design units, including 1 entities, in source file lowlevelabs/flasher.v" { { "Info" "ISGN_ENTITY_NAME" "1 screenFlash " "Found entity 1: screenFlash" {  } { { "lowlevelabs/flasher.v" "" { Text "/courses/courses/cscb58s17/jinende/fivesons/lowlevelabs/flasher.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1499201127650 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1499201127650 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lowlevelabs/VGA/vga_adapter/vga_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file lowlevelabs/VGA/vga_adapter/vga_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_pll " "Found entity 1: vga_pll" {  } { { "lowlevelabs/VGA/vga_adapter/vga_pll.v" "" { Text "/courses/courses/cscb58s17/jinende/fivesons/lowlevelabs/VGA/vga_adapter/vga_pll.v" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1499201127654 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1499201127654 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lowlevelabs/VGA/vga_adapter/vga_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file lowlevelabs/VGA/vga_adapter/vga_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_controller " "Found entity 1: vga_controller" {  } { { "lowlevelabs/VGA/vga_adapter/vga_controller.v" "" { Text "/courses/courses/cscb58s17/jinende/fivesons/lowlevelabs/VGA/vga_adapter/vga_controller.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1499201127657 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1499201127657 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lowlevelabs/VGA/vga_adapter/vga_address_translator.v 1 1 " "Found 1 design units, including 1 entities, in source file lowlevelabs/VGA/vga_adapter/vga_address_translator.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_address_translator " "Found entity 1: vga_address_translator" {  } { { "lowlevelabs/VGA/vga_adapter/vga_address_translator.v" "" { Text "/courses/courses/cscb58s17/jinende/fivesons/lowlevelabs/VGA/vga_adapter/vga_address_translator.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1499201127660 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1499201127660 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lowlevelabs/VGA/vga_adapter/vga_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file lowlevelabs/VGA/vga_adapter/vga_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_adapter " "Found entity 1: vga_adapter" {  } { { "lowlevelabs/VGA/vga_adapter/vga_adapter.v" "" { Text "/courses/courses/cscb58s17/jinende/fivesons/lowlevelabs/VGA/vga_adapter/vga_adapter.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1499201127663 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1499201127663 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "part2.v(243) " "Verilog HDL information at part2.v(243): always construct contains both blocking and non-blocking assignments" {  } { { "lowlevelabs/VGA/part2.v" "" { Text "/courses/courses/cscb58s17/jinende/fivesons/lowlevelabs/VGA/part2.v" 243 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1499201127666 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lowlevelabs/VGA/part2.v 3 3 " "Found 3 design units, including 3 entities, in source file lowlevelabs/VGA/part2.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab6b " "Found entity 1: lab6b" {  } { { "lowlevelabs/VGA/part2.v" "" { Text "/courses/courses/cscb58s17/jinende/fivesons/lowlevelabs/VGA/part2.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1499201127666 ""} { "Info" "ISGN_ENTITY_NAME" "2 FSM " "Found entity 2: FSM" {  } { { "lowlevelabs/VGA/part2.v" "" { Text "/courses/courses/cscb58s17/jinende/fivesons/lowlevelabs/VGA/part2.v" 111 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1499201127666 ""} { "Info" "ISGN_ENTITY_NAME" "3 Datapath " "Found entity 3: Datapath" {  } { { "lowlevelabs/VGA/part2.v" "" { Text "/courses/courses/cscb58s17/jinende/fivesons/lowlevelabs/VGA/part2.v" 198 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1499201127666 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1499201127666 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lowlevelabs/RAM/ram1122x3.v 1 1 " "Found 1 design units, including 1 entities, in source file lowlevelabs/RAM/ram1122x3.v" { { "Info" "ISGN_ENTITY_NAME" "1 ram1122x3 " "Found entity 1: ram1122x3" {  } { { "lowlevelabs/RAM/ram1122x3.v" "" { Text "/courses/courses/cscb58s17/jinende/fivesons/lowlevelabs/RAM/ram1122x3.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1499201127669 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1499201127669 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "gaming_status demo.v(45) " "Verilog HDL Implicit Net warning at demo.v(45): created implicit net for \"gaming_status\"" {  } { { "demo.v" "" { Text "/courses/courses/cscb58s17/jinende/fivesons/demo.v" 45 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1499201127669 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "pointer_loc_x demo.v(47) " "Verilog HDL Implicit Net warning at demo.v(47): created implicit net for \"pointer_loc_x\"" {  } { { "demo.v" "" { Text "/courses/courses/cscb58s17/jinende/fivesons/demo.v" 47 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1499201127669 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "pointer_loc_y demo.v(48) " "Verilog HDL Implicit Net warning at demo.v(48): created implicit net for \"pointer_loc_y\"" {  } { { "demo.v" "" { Text "/courses/courses/cscb58s17/jinende/fivesons/demo.v" 48 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1499201127669 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Reset demo.v(50) " "Verilog HDL Implicit Net warning at demo.v(50): created implicit net for \"Reset\"" {  } { { "demo.v" "" { Text "/courses/courses/cscb58s17/jinende/fivesons/demo.v" 50 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1499201127669 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "DummyStart_painter_0 llabs.v(75) " "Verilog HDL Implicit Net warning at llabs.v(75): created implicit net for \"DummyStart_painter_0\"" {  } { { "lowlevelabs/llabs.v" "" { Text "/courses/courses/cscb58s17/jinende/fivesons/lowlevelabs/llabs.v" 75 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1499201127670 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "FiveSons " "Elaborating entity \"FiveSons\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1499201127766 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 demo.v(69) " "Verilog HDL assignment warning at demo.v(69): truncated value with size 2 to match size of target (1)" {  } { { "demo.v" "" { Text "/courses/courses/cscb58s17/jinende/fivesons/demo.v" 69 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1499201127769 "|FiveSons"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "board demo.v(67) " "Verilog HDL Always Construct warning at demo.v(67): inferring latch(es) for variable \"board\", which holds its previous value in one or more paths through the always construct" {  } { { "demo.v" "" { Text "/courses/courses/cscb58s17/jinende/fivesons/demo.v" 67 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1499201127769 "|FiveSons"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "board\[0\] demo.v(67) " "Inferred latch for \"board\[0\]\" at demo.v(67)" {  } { { "demo.v" "" { Text "/courses/courses/cscb58s17/jinende/fivesons/demo.v" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1499201127769 "|FiveSons"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "board\[1\] demo.v(67) " "Inferred latch for \"board\[1\]\" at demo.v(67)" {  } { { "demo.v" "" { Text "/courses/courses/cscb58s17/jinende/fivesons/demo.v" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1499201127769 "|FiveSons"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "board\[2\] demo.v(67) " "Inferred latch for \"board\[2\]\" at demo.v(67)" {  } { { "demo.v" "" { Text "/courses/courses/cscb58s17/jinende/fivesons/demo.v" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1499201127769 "|FiveSons"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "board\[3\] demo.v(67) " "Inferred latch for \"board\[3\]\" at demo.v(67)" {  } { { "demo.v" "" { Text "/courses/courses/cscb58s17/jinende/fivesons/demo.v" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1499201127769 "|FiveSons"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "board\[4\] demo.v(67) " "Inferred latch for \"board\[4\]\" at demo.v(67)" {  } { { "demo.v" "" { Text "/courses/courses/cscb58s17/jinende/fivesons/demo.v" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1499201127769 "|FiveSons"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "board\[5\] demo.v(67) " "Inferred latch for \"board\[5\]\" at demo.v(67)" {  } { { "demo.v" "" { Text "/courses/courses/cscb58s17/jinende/fivesons/demo.v" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1499201127769 "|FiveSons"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "board\[6\] demo.v(67) " "Inferred latch for \"board\[6\]\" at demo.v(67)" {  } { { "demo.v" "" { Text "/courses/courses/cscb58s17/jinende/fivesons/demo.v" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1499201127769 "|FiveSons"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "board\[7\] demo.v(67) " "Inferred latch for \"board\[7\]\" at demo.v(67)" {  } { { "demo.v" "" { Text "/courses/courses/cscb58s17/jinende/fivesons/demo.v" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1499201127769 "|FiveSons"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "board\[8\] demo.v(67) " "Inferred latch for \"board\[8\]\" at demo.v(67)" {  } { { "demo.v" "" { Text "/courses/courses/cscb58s17/jinende/fivesons/demo.v" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1499201127769 "|FiveSons"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "board\[9\] demo.v(67) " "Inferred latch for \"board\[9\]\" at demo.v(67)" {  } { { "demo.v" "" { Text "/courses/courses/cscb58s17/jinende/fivesons/demo.v" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1499201127769 "|FiveSons"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "board\[10\] demo.v(67) " "Inferred latch for \"board\[10\]\" at demo.v(67)" {  } { { "demo.v" "" { Text "/courses/courses/cscb58s17/jinende/fivesons/demo.v" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1499201127769 "|FiveSons"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "board\[11\] demo.v(67) " "Inferred latch for \"board\[11\]\" at demo.v(67)" {  } { { "demo.v" "" { Text "/courses/courses/cscb58s17/jinende/fivesons/demo.v" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1499201127769 "|FiveSons"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "board\[12\] demo.v(67) " "Inferred latch for \"board\[12\]\" at demo.v(67)" {  } { { "demo.v" "" { Text "/courses/courses/cscb58s17/jinende/fivesons/demo.v" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1499201127769 "|FiveSons"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "board\[13\] demo.v(67) " "Inferred latch for \"board\[13\]\" at demo.v(67)" {  } { { "demo.v" "" { Text "/courses/courses/cscb58s17/jinende/fivesons/demo.v" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1499201127769 "|FiveSons"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "board\[14\] demo.v(67) " "Inferred latch for \"board\[14\]\" at demo.v(67)" {  } { { "demo.v" "" { Text "/courses/courses/cscb58s17/jinende/fivesons/demo.v" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1499201127769 "|FiveSons"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "board\[15\] demo.v(67) " "Inferred latch for \"board\[15\]\" at demo.v(67)" {  } { { "demo.v" "" { Text "/courses/courses/cscb58s17/jinende/fivesons/demo.v" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1499201127769 "|FiveSons"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "board\[16\] demo.v(67) " "Inferred latch for \"board\[16\]\" at demo.v(67)" {  } { { "demo.v" "" { Text "/courses/courses/cscb58s17/jinende/fivesons/demo.v" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1499201127769 "|FiveSons"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "board\[17\] demo.v(67) " "Inferred latch for \"board\[17\]\" at demo.v(67)" {  } { { "demo.v" "" { Text "/courses/courses/cscb58s17/jinende/fivesons/demo.v" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1499201127769 "|FiveSons"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "board\[18\] demo.v(67) " "Inferred latch for \"board\[18\]\" at demo.v(67)" {  } { { "demo.v" "" { Text "/courses/courses/cscb58s17/jinende/fivesons/demo.v" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1499201127769 "|FiveSons"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "board\[19\] demo.v(67) " "Inferred latch for \"board\[19\]\" at demo.v(67)" {  } { { "demo.v" "" { Text "/courses/courses/cscb58s17/jinende/fivesons/demo.v" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1499201127769 "|FiveSons"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "board\[20\] demo.v(67) " "Inferred latch for \"board\[20\]\" at demo.v(67)" {  } { { "demo.v" "" { Text "/courses/courses/cscb58s17/jinende/fivesons/demo.v" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1499201127769 "|FiveSons"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "board\[21\] demo.v(67) " "Inferred latch for \"board\[21\]\" at demo.v(67)" {  } { { "demo.v" "" { Text "/courses/courses/cscb58s17/jinende/fivesons/demo.v" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1499201127769 "|FiveSons"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "board\[22\] demo.v(67) " "Inferred latch for \"board\[22\]\" at demo.v(67)" {  } { { "demo.v" "" { Text "/courses/courses/cscb58s17/jinende/fivesons/demo.v" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1499201127769 "|FiveSons"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "board\[23\] demo.v(67) " "Inferred latch for \"board\[23\]\" at demo.v(67)" {  } { { "demo.v" "" { Text "/courses/courses/cscb58s17/jinende/fivesons/demo.v" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1499201127769 "|FiveSons"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "board\[24\] demo.v(67) " "Inferred latch for \"board\[24\]\" at demo.v(67)" {  } { { "demo.v" "" { Text "/courses/courses/cscb58s17/jinende/fivesons/demo.v" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1499201127769 "|FiveSons"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "board\[25\] demo.v(67) " "Inferred latch for \"board\[25\]\" at demo.v(67)" {  } { { "demo.v" "" { Text "/courses/courses/cscb58s17/jinende/fivesons/demo.v" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1499201127769 "|FiveSons"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "board\[26\] demo.v(67) " "Inferred latch for \"board\[26\]\" at demo.v(67)" {  } { { "demo.v" "" { Text "/courses/courses/cscb58s17/jinende/fivesons/demo.v" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1499201127769 "|FiveSons"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "board\[27\] demo.v(67) " "Inferred latch for \"board\[27\]\" at demo.v(67)" {  } { { "demo.v" "" { Text "/courses/courses/cscb58s17/jinende/fivesons/demo.v" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1499201127769 "|FiveSons"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "board\[28\] demo.v(67) " "Inferred latch for \"board\[28\]\" at demo.v(67)" {  } { { "demo.v" "" { Text "/courses/courses/cscb58s17/jinende/fivesons/demo.v" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1499201127769 "|FiveSons"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "board\[29\] demo.v(67) " "Inferred latch for \"board\[29\]\" at demo.v(67)" {  } { { "demo.v" "" { Text "/courses/courses/cscb58s17/jinende/fivesons/demo.v" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1499201127770 "|FiveSons"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "board\[30\] demo.v(67) " "Inferred latch for \"board\[30\]\" at demo.v(67)" {  } { { "demo.v" "" { Text "/courses/courses/cscb58s17/jinende/fivesons/demo.v" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1499201127770 "|FiveSons"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "board\[31\] demo.v(67) " "Inferred latch for \"board\[31\]\" at demo.v(67)" {  } { { "demo.v" "" { Text "/courses/courses/cscb58s17/jinende/fivesons/demo.v" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1499201127770 "|FiveSons"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "board\[32\] demo.v(67) " "Inferred latch for \"board\[32\]\" at demo.v(67)" {  } { { "demo.v" "" { Text "/courses/courses/cscb58s17/jinende/fivesons/demo.v" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1499201127770 "|FiveSons"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "board\[33\] demo.v(67) " "Inferred latch for \"board\[33\]\" at demo.v(67)" {  } { { "demo.v" "" { Text "/courses/courses/cscb58s17/jinende/fivesons/demo.v" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1499201127770 "|FiveSons"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "board\[34\] demo.v(67) " "Inferred latch for \"board\[34\]\" at demo.v(67)" {  } { { "demo.v" "" { Text "/courses/courses/cscb58s17/jinende/fivesons/demo.v" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1499201127770 "|FiveSons"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "board\[35\] demo.v(67) " "Inferred latch for \"board\[35\]\" at demo.v(67)" {  } { { "demo.v" "" { Text "/courses/courses/cscb58s17/jinende/fivesons/demo.v" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1499201127770 "|FiveSons"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "board\[36\] demo.v(67) " "Inferred latch for \"board\[36\]\" at demo.v(67)" {  } { { "demo.v" "" { Text "/courses/courses/cscb58s17/jinende/fivesons/demo.v" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1499201127770 "|FiveSons"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "board\[37\] demo.v(67) " "Inferred latch for \"board\[37\]\" at demo.v(67)" {  } { { "demo.v" "" { Text "/courses/courses/cscb58s17/jinende/fivesons/demo.v" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1499201127770 "|FiveSons"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "board\[38\] demo.v(67) " "Inferred latch for \"board\[38\]\" at demo.v(67)" {  } { { "demo.v" "" { Text "/courses/courses/cscb58s17/jinende/fivesons/demo.v" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1499201127770 "|FiveSons"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "board\[39\] demo.v(67) " "Inferred latch for \"board\[39\]\" at demo.v(67)" {  } { { "demo.v" "" { Text "/courses/courses/cscb58s17/jinende/fivesons/demo.v" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1499201127770 "|FiveSons"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "board\[40\] demo.v(67) " "Inferred latch for \"board\[40\]\" at demo.v(67)" {  } { { "demo.v" "" { Text "/courses/courses/cscb58s17/jinende/fivesons/demo.v" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1499201127770 "|FiveSons"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "board\[41\] demo.v(67) " "Inferred latch for \"board\[41\]\" at demo.v(67)" {  } { { "demo.v" "" { Text "/courses/courses/cscb58s17/jinende/fivesons/demo.v" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1499201127770 "|FiveSons"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "board\[42\] demo.v(67) " "Inferred latch for \"board\[42\]\" at demo.v(67)" {  } { { "demo.v" "" { Text "/courses/courses/cscb58s17/jinende/fivesons/demo.v" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1499201127770 "|FiveSons"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "board\[43\] demo.v(67) " "Inferred latch for \"board\[43\]\" at demo.v(67)" {  } { { "demo.v" "" { Text "/courses/courses/cscb58s17/jinende/fivesons/demo.v" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1499201127770 "|FiveSons"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "board\[44\] demo.v(67) " "Inferred latch for \"board\[44\]\" at demo.v(67)" {  } { { "demo.v" "" { Text "/courses/courses/cscb58s17/jinende/fivesons/demo.v" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1499201127770 "|FiveSons"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "board\[45\] demo.v(67) " "Inferred latch for \"board\[45\]\" at demo.v(67)" {  } { { "demo.v" "" { Text "/courses/courses/cscb58s17/jinende/fivesons/demo.v" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1499201127770 "|FiveSons"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "board\[46\] demo.v(67) " "Inferred latch for \"board\[46\]\" at demo.v(67)" {  } { { "demo.v" "" { Text "/courses/courses/cscb58s17/jinende/fivesons/demo.v" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1499201127770 "|FiveSons"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "board\[47\] demo.v(67) " "Inferred latch for \"board\[47\]\" at demo.v(67)" {  } { { "demo.v" "" { Text "/courses/courses/cscb58s17/jinende/fivesons/demo.v" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1499201127770 "|FiveSons"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "board\[48\] demo.v(67) " "Inferred latch for \"board\[48\]\" at demo.v(67)" {  } { { "demo.v" "" { Text "/courses/courses/cscb58s17/jinende/fivesons/demo.v" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1499201127770 "|FiveSons"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "board\[49\] demo.v(67) " "Inferred latch for \"board\[49\]\" at demo.v(67)" {  } { { "demo.v" "" { Text "/courses/courses/cscb58s17/jinende/fivesons/demo.v" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1499201127770 "|FiveSons"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "board\[50\] demo.v(67) " "Inferred latch for \"board\[50\]\" at demo.v(67)" {  } { { "demo.v" "" { Text "/courses/courses/cscb58s17/jinende/fivesons/demo.v" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1499201127770 "|FiveSons"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "board\[51\] demo.v(67) " "Inferred latch for \"board\[51\]\" at demo.v(67)" {  } { { "demo.v" "" { Text "/courses/courses/cscb58s17/jinende/fivesons/demo.v" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1499201127770 "|FiveSons"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "board\[52\] demo.v(67) " "Inferred latch for \"board\[52\]\" at demo.v(67)" {  } { { "demo.v" "" { Text "/courses/courses/cscb58s17/jinende/fivesons/demo.v" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1499201127770 "|FiveSons"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "board\[53\] demo.v(67) " "Inferred latch for \"board\[53\]\" at demo.v(67)" {  } { { "demo.v" "" { Text "/courses/courses/cscb58s17/jinende/fivesons/demo.v" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1499201127770 "|FiveSons"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "board\[54\] demo.v(67) " "Inferred latch for \"board\[54\]\" at demo.v(67)" {  } { { "demo.v" "" { Text "/courses/courses/cscb58s17/jinende/fivesons/demo.v" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1499201127770 "|FiveSons"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "board\[55\] demo.v(67) " "Inferred latch for \"board\[55\]\" at demo.v(67)" {  } { { "demo.v" "" { Text "/courses/courses/cscb58s17/jinende/fivesons/demo.v" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1499201127770 "|FiveSons"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "board\[56\] demo.v(67) " "Inferred latch for \"board\[56\]\" at demo.v(67)" {  } { { "demo.v" "" { Text "/courses/courses/cscb58s17/jinende/fivesons/demo.v" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1499201127770 "|FiveSons"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "board\[57\] demo.v(67) " "Inferred latch for \"board\[57\]\" at demo.v(67)" {  } { { "demo.v" "" { Text "/courses/courses/cscb58s17/jinende/fivesons/demo.v" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1499201127770 "|FiveSons"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "board\[58\] demo.v(67) " "Inferred latch for \"board\[58\]\" at demo.v(67)" {  } { { "demo.v" "" { Text "/courses/courses/cscb58s17/jinende/fivesons/demo.v" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1499201127770 "|FiveSons"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "board\[59\] demo.v(67) " "Inferred latch for \"board\[59\]\" at demo.v(67)" {  } { { "demo.v" "" { Text "/courses/courses/cscb58s17/jinende/fivesons/demo.v" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1499201127770 "|FiveSons"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "board\[60\] demo.v(67) " "Inferred latch for \"board\[60\]\" at demo.v(67)" {  } { { "demo.v" "" { Text "/courses/courses/cscb58s17/jinende/fivesons/demo.v" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1499201127770 "|FiveSons"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "board\[61\] demo.v(67) " "Inferred latch for \"board\[61\]\" at demo.v(67)" {  } { { "demo.v" "" { Text "/courses/courses/cscb58s17/jinende/fivesons/demo.v" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1499201127770 "|FiveSons"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "board\[62\] demo.v(67) " "Inferred latch for \"board\[62\]\" at demo.v(67)" {  } { { "demo.v" "" { Text "/courses/courses/cscb58s17/jinende/fivesons/demo.v" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1499201127770 "|FiveSons"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "board\[63\] demo.v(67) " "Inferred latch for \"board\[63\]\" at demo.v(67)" {  } { { "demo.v" "" { Text "/courses/courses/cscb58s17/jinende/fivesons/demo.v" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1499201127770 "|FiveSons"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "board\[64\] demo.v(67) " "Inferred latch for \"board\[64\]\" at demo.v(67)" {  } { { "demo.v" "" { Text "/courses/courses/cscb58s17/jinende/fivesons/demo.v" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1499201127770 "|FiveSons"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "board\[65\] demo.v(67) " "Inferred latch for \"board\[65\]\" at demo.v(67)" {  } { { "demo.v" "" { Text "/courses/courses/cscb58s17/jinende/fivesons/demo.v" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1499201127770 "|FiveSons"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "board\[66\] demo.v(67) " "Inferred latch for \"board\[66\]\" at demo.v(67)" {  } { { "demo.v" "" { Text "/courses/courses/cscb58s17/jinende/fivesons/demo.v" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1499201127770 "|FiveSons"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "board\[67\] demo.v(67) " "Inferred latch for \"board\[67\]\" at demo.v(67)" {  } { { "demo.v" "" { Text "/courses/courses/cscb58s17/jinende/fivesons/demo.v" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1499201127770 "|FiveSons"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "board\[68\] demo.v(67) " "Inferred latch for \"board\[68\]\" at demo.v(67)" {  } { { "demo.v" "" { Text "/courses/courses/cscb58s17/jinende/fivesons/demo.v" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1499201127770 "|FiveSons"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "board\[69\] demo.v(67) " "Inferred latch for \"board\[69\]\" at demo.v(67)" {  } { { "demo.v" "" { Text "/courses/courses/cscb58s17/jinende/fivesons/demo.v" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1499201127770 "|FiveSons"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "board\[70\] demo.v(67) " "Inferred latch for \"board\[70\]\" at demo.v(67)" {  } { { "demo.v" "" { Text "/courses/courses/cscb58s17/jinende/fivesons/demo.v" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1499201127770 "|FiveSons"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "board\[71\] demo.v(67) " "Inferred latch for \"board\[71\]\" at demo.v(67)" {  } { { "demo.v" "" { Text "/courses/courses/cscb58s17/jinende/fivesons/demo.v" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1499201127770 "|FiveSons"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "board\[72\] demo.v(67) " "Inferred latch for \"board\[72\]\" at demo.v(67)" {  } { { "demo.v" "" { Text "/courses/courses/cscb58s17/jinende/fivesons/demo.v" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1499201127770 "|FiveSons"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "board\[73\] demo.v(67) " "Inferred latch for \"board\[73\]\" at demo.v(67)" {  } { { "demo.v" "" { Text "/courses/courses/cscb58s17/jinende/fivesons/demo.v" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1499201127770 "|FiveSons"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "board\[74\] demo.v(67) " "Inferred latch for \"board\[74\]\" at demo.v(67)" {  } { { "demo.v" "" { Text "/courses/courses/cscb58s17/jinende/fivesons/demo.v" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1499201127770 "|FiveSons"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "board\[75\] demo.v(67) " "Inferred latch for \"board\[75\]\" at demo.v(67)" {  } { { "demo.v" "" { Text "/courses/courses/cscb58s17/jinende/fivesons/demo.v" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1499201127770 "|FiveSons"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "board\[76\] demo.v(67) " "Inferred latch for \"board\[76\]\" at demo.v(67)" {  } { { "demo.v" "" { Text "/courses/courses/cscb58s17/jinende/fivesons/demo.v" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1499201127770 "|FiveSons"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "board\[77\] demo.v(67) " "Inferred latch for \"board\[77\]\" at demo.v(67)" {  } { { "demo.v" "" { Text "/courses/courses/cscb58s17/jinende/fivesons/demo.v" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1499201127770 "|FiveSons"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "board\[78\] demo.v(67) " "Inferred latch for \"board\[78\]\" at demo.v(67)" {  } { { "demo.v" "" { Text "/courses/courses/cscb58s17/jinende/fivesons/demo.v" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1499201127770 "|FiveSons"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "board\[79\] demo.v(67) " "Inferred latch for \"board\[79\]\" at demo.v(67)" {  } { { "demo.v" "" { Text "/courses/courses/cscb58s17/jinende/fivesons/demo.v" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1499201127770 "|FiveSons"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "board\[80\] demo.v(67) " "Inferred latch for \"board\[80\]\" at demo.v(67)" {  } { { "demo.v" "" { Text "/courses/courses/cscb58s17/jinende/fivesons/demo.v" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1499201127770 "|FiveSons"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "board\[81\] demo.v(67) " "Inferred latch for \"board\[81\]\" at demo.v(67)" {  } { { "demo.v" "" { Text "/courses/courses/cscb58s17/jinende/fivesons/demo.v" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1499201127770 "|FiveSons"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "board\[82\] demo.v(67) " "Inferred latch for \"board\[82\]\" at demo.v(67)" {  } { { "demo.v" "" { Text "/courses/courses/cscb58s17/jinende/fivesons/demo.v" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1499201127770 "|FiveSons"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "board\[83\] demo.v(67) " "Inferred latch for \"board\[83\]\" at demo.v(67)" {  } { { "demo.v" "" { Text "/courses/courses/cscb58s17/jinende/fivesons/demo.v" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1499201127770 "|FiveSons"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "board\[84\] demo.v(67) " "Inferred latch for \"board\[84\]\" at demo.v(67)" {  } { { "demo.v" "" { Text "/courses/courses/cscb58s17/jinende/fivesons/demo.v" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1499201127770 "|FiveSons"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "board\[85\] demo.v(67) " "Inferred latch for \"board\[85\]\" at demo.v(67)" {  } { { "demo.v" "" { Text "/courses/courses/cscb58s17/jinende/fivesons/demo.v" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1499201127771 "|FiveSons"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "board\[86\] demo.v(67) " "Inferred latch for \"board\[86\]\" at demo.v(67)" {  } { { "demo.v" "" { Text "/courses/courses/cscb58s17/jinende/fivesons/demo.v" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1499201127771 "|FiveSons"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "board\[87\] demo.v(67) " "Inferred latch for \"board\[87\]\" at demo.v(67)" {  } { { "demo.v" "" { Text "/courses/courses/cscb58s17/jinende/fivesons/demo.v" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1499201127771 "|FiveSons"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "board\[88\] demo.v(67) " "Inferred latch for \"board\[88\]\" at demo.v(67)" {  } { { "demo.v" "" { Text "/courses/courses/cscb58s17/jinende/fivesons/demo.v" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1499201127771 "|FiveSons"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "board\[89\] demo.v(67) " "Inferred latch for \"board\[89\]\" at demo.v(67)" {  } { { "demo.v" "" { Text "/courses/courses/cscb58s17/jinende/fivesons/demo.v" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1499201127771 "|FiveSons"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "board\[90\] demo.v(67) " "Inferred latch for \"board\[90\]\" at demo.v(67)" {  } { { "demo.v" "" { Text "/courses/courses/cscb58s17/jinende/fivesons/demo.v" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1499201127771 "|FiveSons"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "board\[91\] demo.v(67) " "Inferred latch for \"board\[91\]\" at demo.v(67)" {  } { { "demo.v" "" { Text "/courses/courses/cscb58s17/jinende/fivesons/demo.v" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1499201127771 "|FiveSons"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "board\[92\] demo.v(67) " "Inferred latch for \"board\[92\]\" at demo.v(67)" {  } { { "demo.v" "" { Text "/courses/courses/cscb58s17/jinende/fivesons/demo.v" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1499201127771 "|FiveSons"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "board\[93\] demo.v(67) " "Inferred latch for \"board\[93\]\" at demo.v(67)" {  } { { "demo.v" "" { Text "/courses/courses/cscb58s17/jinende/fivesons/demo.v" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1499201127771 "|FiveSons"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "board\[94\] demo.v(67) " "Inferred latch for \"board\[94\]\" at demo.v(67)" {  } { { "demo.v" "" { Text "/courses/courses/cscb58s17/jinende/fivesons/demo.v" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1499201127771 "|FiveSons"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "board\[95\] demo.v(67) " "Inferred latch for \"board\[95\]\" at demo.v(67)" {  } { { "demo.v" "" { Text "/courses/courses/cscb58s17/jinende/fivesons/demo.v" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1499201127771 "|FiveSons"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "board\[96\] demo.v(67) " "Inferred latch for \"board\[96\]\" at demo.v(67)" {  } { { "demo.v" "" { Text "/courses/courses/cscb58s17/jinende/fivesons/demo.v" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1499201127771 "|FiveSons"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "board\[97\] demo.v(67) " "Inferred latch for \"board\[97\]\" at demo.v(67)" {  } { { "demo.v" "" { Text "/courses/courses/cscb58s17/jinende/fivesons/demo.v" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1499201127771 "|FiveSons"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "board\[98\] demo.v(67) " "Inferred latch for \"board\[98\]\" at demo.v(67)" {  } { { "demo.v" "" { Text "/courses/courses/cscb58s17/jinende/fivesons/demo.v" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1499201127771 "|FiveSons"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "board\[99\] demo.v(67) " "Inferred latch for \"board\[99\]\" at demo.v(67)" {  } { { "demo.v" "" { Text "/courses/courses/cscb58s17/jinende/fivesons/demo.v" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1499201127771 "|FiveSons"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "board\[100\] demo.v(67) " "Inferred latch for \"board\[100\]\" at demo.v(67)" {  } { { "demo.v" "" { Text "/courses/courses/cscb58s17/jinende/fivesons/demo.v" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1499201127771 "|FiveSons"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "board\[101\] demo.v(67) " "Inferred latch for \"board\[101\]\" at demo.v(67)" {  } { { "demo.v" "" { Text "/courses/courses/cscb58s17/jinende/fivesons/demo.v" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1499201127771 "|FiveSons"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "board\[102\] demo.v(67) " "Inferred latch for \"board\[102\]\" at demo.v(67)" {  } { { "demo.v" "" { Text "/courses/courses/cscb58s17/jinende/fivesons/demo.v" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1499201127771 "|FiveSons"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "board\[103\] demo.v(67) " "Inferred latch for \"board\[103\]\" at demo.v(67)" {  } { { "demo.v" "" { Text "/courses/courses/cscb58s17/jinende/fivesons/demo.v" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1499201127771 "|FiveSons"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "board\[104\] demo.v(67) " "Inferred latch for \"board\[104\]\" at demo.v(67)" {  } { { "demo.v" "" { Text "/courses/courses/cscb58s17/jinende/fivesons/demo.v" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1499201127771 "|FiveSons"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "board\[105\] demo.v(67) " "Inferred latch for \"board\[105\]\" at demo.v(67)" {  } { { "demo.v" "" { Text "/courses/courses/cscb58s17/jinende/fivesons/demo.v" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1499201127771 "|FiveSons"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "board\[106\] demo.v(67) " "Inferred latch for \"board\[106\]\" at demo.v(67)" {  } { { "demo.v" "" { Text "/courses/courses/cscb58s17/jinende/fivesons/demo.v" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1499201127771 "|FiveSons"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "board\[107\] demo.v(67) " "Inferred latch for \"board\[107\]\" at demo.v(67)" {  } { { "demo.v" "" { Text "/courses/courses/cscb58s17/jinende/fivesons/demo.v" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1499201127771 "|FiveSons"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "board\[108\] demo.v(67) " "Inferred latch for \"board\[108\]\" at demo.v(67)" {  } { { "demo.v" "" { Text "/courses/courses/cscb58s17/jinende/fivesons/demo.v" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1499201127771 "|FiveSons"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "board\[109\] demo.v(67) " "Inferred latch for \"board\[109\]\" at demo.v(67)" {  } { { "demo.v" "" { Text "/courses/courses/cscb58s17/jinende/fivesons/demo.v" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1499201127771 "|FiveSons"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "board\[110\] demo.v(67) " "Inferred latch for \"board\[110\]\" at demo.v(67)" {  } { { "demo.v" "" { Text "/courses/courses/cscb58s17/jinende/fivesons/demo.v" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1499201127771 "|FiveSons"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "board\[111\] demo.v(67) " "Inferred latch for \"board\[111\]\" at demo.v(67)" {  } { { "demo.v" "" { Text "/courses/courses/cscb58s17/jinende/fivesons/demo.v" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1499201127771 "|FiveSons"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "board\[112\] demo.v(67) " "Inferred latch for \"board\[112\]\" at demo.v(67)" {  } { { "demo.v" "" { Text "/courses/courses/cscb58s17/jinende/fivesons/demo.v" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1499201127771 "|FiveSons"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "board\[113\] demo.v(67) " "Inferred latch for \"board\[113\]\" at demo.v(67)" {  } { { "demo.v" "" { Text "/courses/courses/cscb58s17/jinende/fivesons/demo.v" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1499201127771 "|FiveSons"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "board\[114\] demo.v(67) " "Inferred latch for \"board\[114\]\" at demo.v(67)" {  } { { "demo.v" "" { Text "/courses/courses/cscb58s17/jinende/fivesons/demo.v" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1499201127771 "|FiveSons"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "board\[115\] demo.v(67) " "Inferred latch for \"board\[115\]\" at demo.v(67)" {  } { { "demo.v" "" { Text "/courses/courses/cscb58s17/jinende/fivesons/demo.v" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1499201127771 "|FiveSons"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "board\[116\] demo.v(67) " "Inferred latch for \"board\[116\]\" at demo.v(67)" {  } { { "demo.v" "" { Text "/courses/courses/cscb58s17/jinende/fivesons/demo.v" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1499201127771 "|FiveSons"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "board\[117\] demo.v(67) " "Inferred latch for \"board\[117\]\" at demo.v(67)" {  } { { "demo.v" "" { Text "/courses/courses/cscb58s17/jinende/fivesons/demo.v" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1499201127771 "|FiveSons"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "board\[118\] demo.v(67) " "Inferred latch for \"board\[118\]\" at demo.v(67)" {  } { { "demo.v" "" { Text "/courses/courses/cscb58s17/jinende/fivesons/demo.v" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1499201127771 "|FiveSons"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "board\[119\] demo.v(67) " "Inferred latch for \"board\[119\]\" at demo.v(67)" {  } { { "demo.v" "" { Text "/courses/courses/cscb58s17/jinende/fivesons/demo.v" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1499201127771 "|FiveSons"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "board\[120\] demo.v(67) " "Inferred latch for \"board\[120\]\" at demo.v(67)" {  } { { "demo.v" "" { Text "/courses/courses/cscb58s17/jinende/fivesons/demo.v" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1499201127771 "|FiveSons"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "board\[121\] demo.v(67) " "Inferred latch for \"board\[121\]\" at demo.v(67)" {  } { { "demo.v" "" { Text "/courses/courses/cscb58s17/jinende/fivesons/demo.v" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1499201127771 "|FiveSons"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "board\[122\] demo.v(67) " "Inferred latch for \"board\[122\]\" at demo.v(67)" {  } { { "demo.v" "" { Text "/courses/courses/cscb58s17/jinende/fivesons/demo.v" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1499201127771 "|FiveSons"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "board\[123\] demo.v(67) " "Inferred latch for \"board\[123\]\" at demo.v(67)" {  } { { "demo.v" "" { Text "/courses/courses/cscb58s17/jinende/fivesons/demo.v" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1499201127771 "|FiveSons"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "board\[124\] demo.v(67) " "Inferred latch for \"board\[124\]\" at demo.v(67)" {  } { { "demo.v" "" { Text "/courses/courses/cscb58s17/jinende/fivesons/demo.v" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1499201127771 "|FiveSons"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "board\[125\] demo.v(67) " "Inferred latch for \"board\[125\]\" at demo.v(67)" {  } { { "demo.v" "" { Text "/courses/courses/cscb58s17/jinende/fivesons/demo.v" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1499201127771 "|FiveSons"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "board\[126\] demo.v(67) " "Inferred latch for \"board\[126\]\" at demo.v(67)" {  } { { "demo.v" "" { Text "/courses/courses/cscb58s17/jinende/fivesons/demo.v" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1499201127771 "|FiveSons"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "board\[127\] demo.v(67) " "Inferred latch for \"board\[127\]\" at demo.v(67)" {  } { { "demo.v" "" { Text "/courses/courses/cscb58s17/jinende/fivesons/demo.v" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1499201127771 "|FiveSons"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "board\[128\] demo.v(67) " "Inferred latch for \"board\[128\]\" at demo.v(67)" {  } { { "demo.v" "" { Text "/courses/courses/cscb58s17/jinende/fivesons/demo.v" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1499201127771 "|FiveSons"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "board\[129\] demo.v(67) " "Inferred latch for \"board\[129\]\" at demo.v(67)" {  } { { "demo.v" "" { Text "/courses/courses/cscb58s17/jinende/fivesons/demo.v" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1499201127771 "|FiveSons"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "board\[130\] demo.v(67) " "Inferred latch for \"board\[130\]\" at demo.v(67)" {  } { { "demo.v" "" { Text "/courses/courses/cscb58s17/jinende/fivesons/demo.v" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1499201127771 "|FiveSons"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "board\[131\] demo.v(67) " "Inferred latch for \"board\[131\]\" at demo.v(67)" {  } { { "demo.v" "" { Text "/courses/courses/cscb58s17/jinende/fivesons/demo.v" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1499201127771 "|FiveSons"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "board\[132\] demo.v(67) " "Inferred latch for \"board\[132\]\" at demo.v(67)" {  } { { "demo.v" "" { Text "/courses/courses/cscb58s17/jinende/fivesons/demo.v" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1499201127771 "|FiveSons"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "board\[133\] demo.v(67) " "Inferred latch for \"board\[133\]\" at demo.v(67)" {  } { { "demo.v" "" { Text "/courses/courses/cscb58s17/jinende/fivesons/demo.v" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1499201127771 "|FiveSons"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "board\[134\] demo.v(67) " "Inferred latch for \"board\[134\]\" at demo.v(67)" {  } { { "demo.v" "" { Text "/courses/courses/cscb58s17/jinende/fivesons/demo.v" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1499201127771 "|FiveSons"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "board\[135\] demo.v(67) " "Inferred latch for \"board\[135\]\" at demo.v(67)" {  } { { "demo.v" "" { Text "/courses/courses/cscb58s17/jinende/fivesons/demo.v" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1499201127771 "|FiveSons"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "board\[136\] demo.v(67) " "Inferred latch for \"board\[136\]\" at demo.v(67)" {  } { { "demo.v" "" { Text "/courses/courses/cscb58s17/jinende/fivesons/demo.v" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1499201127771 "|FiveSons"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "board\[137\] demo.v(67) " "Inferred latch for \"board\[137\]\" at demo.v(67)" {  } { { "demo.v" "" { Text "/courses/courses/cscb58s17/jinende/fivesons/demo.v" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1499201127771 "|FiveSons"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "board\[138\] demo.v(67) " "Inferred latch for \"board\[138\]\" at demo.v(67)" {  } { { "demo.v" "" { Text "/courses/courses/cscb58s17/jinende/fivesons/demo.v" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1499201127771 "|FiveSons"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "board\[139\] demo.v(67) " "Inferred latch for \"board\[139\]\" at demo.v(67)" {  } { { "demo.v" "" { Text "/courses/courses/cscb58s17/jinende/fivesons/demo.v" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1499201127771 "|FiveSons"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "board\[140\] demo.v(67) " "Inferred latch for \"board\[140\]\" at demo.v(67)" {  } { { "demo.v" "" { Text "/courses/courses/cscb58s17/jinende/fivesons/demo.v" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1499201127771 "|FiveSons"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "board\[141\] demo.v(67) " "Inferred latch for \"board\[141\]\" at demo.v(67)" {  } { { "demo.v" "" { Text "/courses/courses/cscb58s17/jinende/fivesons/demo.v" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1499201127771 "|FiveSons"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "board\[142\] demo.v(67) " "Inferred latch for \"board\[142\]\" at demo.v(67)" {  } { { "demo.v" "" { Text "/courses/courses/cscb58s17/jinende/fivesons/demo.v" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1499201127771 "|FiveSons"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "board\[143\] demo.v(67) " "Inferred latch for \"board\[143\]\" at demo.v(67)" {  } { { "demo.v" "" { Text "/courses/courses/cscb58s17/jinende/fivesons/demo.v" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1499201127771 "|FiveSons"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "board\[144\] demo.v(67) " "Inferred latch for \"board\[144\]\" at demo.v(67)" {  } { { "demo.v" "" { Text "/courses/courses/cscb58s17/jinende/fivesons/demo.v" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1499201127771 "|FiveSons"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "board\[145\] demo.v(67) " "Inferred latch for \"board\[145\]\" at demo.v(67)" {  } { { "demo.v" "" { Text "/courses/courses/cscb58s17/jinende/fivesons/demo.v" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1499201127772 "|FiveSons"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "board\[146\] demo.v(67) " "Inferred latch for \"board\[146\]\" at demo.v(67)" {  } { { "demo.v" "" { Text "/courses/courses/cscb58s17/jinende/fivesons/demo.v" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1499201127772 "|FiveSons"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "board\[147\] demo.v(67) " "Inferred latch for \"board\[147\]\" at demo.v(67)" {  } { { "demo.v" "" { Text "/courses/courses/cscb58s17/jinende/fivesons/demo.v" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1499201127772 "|FiveSons"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "board\[148\] demo.v(67) " "Inferred latch for \"board\[148\]\" at demo.v(67)" {  } { { "demo.v" "" { Text "/courses/courses/cscb58s17/jinende/fivesons/demo.v" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1499201127772 "|FiveSons"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "board\[149\] demo.v(67) " "Inferred latch for \"board\[149\]\" at demo.v(67)" {  } { { "demo.v" "" { Text "/courses/courses/cscb58s17/jinende/fivesons/demo.v" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1499201127772 "|FiveSons"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "board\[150\] demo.v(67) " "Inferred latch for \"board\[150\]\" at demo.v(67)" {  } { { "demo.v" "" { Text "/courses/courses/cscb58s17/jinende/fivesons/demo.v" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1499201127772 "|FiveSons"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "board\[151\] demo.v(67) " "Inferred latch for \"board\[151\]\" at demo.v(67)" {  } { { "demo.v" "" { Text "/courses/courses/cscb58s17/jinende/fivesons/demo.v" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1499201127772 "|FiveSons"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "board\[152\] demo.v(67) " "Inferred latch for \"board\[152\]\" at demo.v(67)" {  } { { "demo.v" "" { Text "/courses/courses/cscb58s17/jinende/fivesons/demo.v" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1499201127772 "|FiveSons"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "board\[153\] demo.v(67) " "Inferred latch for \"board\[153\]\" at demo.v(67)" {  } { { "demo.v" "" { Text "/courses/courses/cscb58s17/jinende/fivesons/demo.v" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1499201127772 "|FiveSons"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "board\[154\] demo.v(67) " "Inferred latch for \"board\[154\]\" at demo.v(67)" {  } { { "demo.v" "" { Text "/courses/courses/cscb58s17/jinende/fivesons/demo.v" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1499201127772 "|FiveSons"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "board\[155\] demo.v(67) " "Inferred latch for \"board\[155\]\" at demo.v(67)" {  } { { "demo.v" "" { Text "/courses/courses/cscb58s17/jinende/fivesons/demo.v" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1499201127772 "|FiveSons"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "board\[156\] demo.v(67) " "Inferred latch for \"board\[156\]\" at demo.v(67)" {  } { { "demo.v" "" { Text "/courses/courses/cscb58s17/jinende/fivesons/demo.v" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1499201127772 "|FiveSons"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "board\[157\] demo.v(67) " "Inferred latch for \"board\[157\]\" at demo.v(67)" {  } { { "demo.v" "" { Text "/courses/courses/cscb58s17/jinende/fivesons/demo.v" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1499201127772 "|FiveSons"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "board\[158\] demo.v(67) " "Inferred latch for \"board\[158\]\" at demo.v(67)" {  } { { "demo.v" "" { Text "/courses/courses/cscb58s17/jinende/fivesons/demo.v" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1499201127772 "|FiveSons"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "board\[159\] demo.v(67) " "Inferred latch for \"board\[159\]\" at demo.v(67)" {  } { { "demo.v" "" { Text "/courses/courses/cscb58s17/jinende/fivesons/demo.v" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1499201127772 "|FiveSons"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "board\[160\] demo.v(67) " "Inferred latch for \"board\[160\]\" at demo.v(67)" {  } { { "demo.v" "" { Text "/courses/courses/cscb58s17/jinende/fivesons/demo.v" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1499201127772 "|FiveSons"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "board\[161\] demo.v(67) " "Inferred latch for \"board\[161\]\" at demo.v(67)" {  } { { "demo.v" "" { Text "/courses/courses/cscb58s17/jinende/fivesons/demo.v" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1499201127772 "|FiveSons"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "board\[162\] demo.v(67) " "Inferred latch for \"board\[162\]\" at demo.v(67)" {  } { { "demo.v" "" { Text "/courses/courses/cscb58s17/jinende/fivesons/demo.v" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1499201127772 "|FiveSons"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "board\[163\] demo.v(67) " "Inferred latch for \"board\[163\]\" at demo.v(67)" {  } { { "demo.v" "" { Text "/courses/courses/cscb58s17/jinende/fivesons/demo.v" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1499201127772 "|FiveSons"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "board\[164\] demo.v(67) " "Inferred latch for \"board\[164\]\" at demo.v(67)" {  } { { "demo.v" "" { Text "/courses/courses/cscb58s17/jinende/fivesons/demo.v" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1499201127772 "|FiveSons"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "board\[165\] demo.v(67) " "Inferred latch for \"board\[165\]\" at demo.v(67)" {  } { { "demo.v" "" { Text "/courses/courses/cscb58s17/jinende/fivesons/demo.v" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1499201127772 "|FiveSons"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "board\[166\] demo.v(67) " "Inferred latch for \"board\[166\]\" at demo.v(67)" {  } { { "demo.v" "" { Text "/courses/courses/cscb58s17/jinende/fivesons/demo.v" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1499201127772 "|FiveSons"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "board\[167\] demo.v(67) " "Inferred latch for \"board\[167\]\" at demo.v(67)" {  } { { "demo.v" "" { Text "/courses/courses/cscb58s17/jinende/fivesons/demo.v" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1499201127772 "|FiveSons"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "board\[168\] demo.v(67) " "Inferred latch for \"board\[168\]\" at demo.v(67)" {  } { { "demo.v" "" { Text "/courses/courses/cscb58s17/jinende/fivesons/demo.v" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1499201127772 "|FiveSons"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "board\[169\] demo.v(67) " "Inferred latch for \"board\[169\]\" at demo.v(67)" {  } { { "demo.v" "" { Text "/courses/courses/cscb58s17/jinende/fivesons/demo.v" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1499201127772 "|FiveSons"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "board\[170\] demo.v(67) " "Inferred latch for \"board\[170\]\" at demo.v(67)" {  } { { "demo.v" "" { Text "/courses/courses/cscb58s17/jinende/fivesons/demo.v" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1499201127772 "|FiveSons"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "board\[171\] demo.v(67) " "Inferred latch for \"board\[171\]\" at demo.v(67)" {  } { { "demo.v" "" { Text "/courses/courses/cscb58s17/jinende/fivesons/demo.v" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1499201127772 "|FiveSons"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "board\[172\] demo.v(67) " "Inferred latch for \"board\[172\]\" at demo.v(67)" {  } { { "demo.v" "" { Text "/courses/courses/cscb58s17/jinende/fivesons/demo.v" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1499201127772 "|FiveSons"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "board\[173\] demo.v(67) " "Inferred latch for \"board\[173\]\" at demo.v(67)" {  } { { "demo.v" "" { Text "/courses/courses/cscb58s17/jinende/fivesons/demo.v" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1499201127772 "|FiveSons"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "board\[174\] demo.v(67) " "Inferred latch for \"board\[174\]\" at demo.v(67)" {  } { { "demo.v" "" { Text "/courses/courses/cscb58s17/jinende/fivesons/demo.v" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1499201127772 "|FiveSons"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "board\[175\] demo.v(67) " "Inferred latch for \"board\[175\]\" at demo.v(67)" {  } { { "demo.v" "" { Text "/courses/courses/cscb58s17/jinende/fivesons/demo.v" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1499201127772 "|FiveSons"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "board\[176\] demo.v(67) " "Inferred latch for \"board\[176\]\" at demo.v(67)" {  } { { "demo.v" "" { Text "/courses/courses/cscb58s17/jinende/fivesons/demo.v" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1499201127772 "|FiveSons"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "board\[177\] demo.v(67) " "Inferred latch for \"board\[177\]\" at demo.v(67)" {  } { { "demo.v" "" { Text "/courses/courses/cscb58s17/jinende/fivesons/demo.v" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1499201127772 "|FiveSons"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "board\[178\] demo.v(67) " "Inferred latch for \"board\[178\]\" at demo.v(67)" {  } { { "demo.v" "" { Text "/courses/courses/cscb58s17/jinende/fivesons/demo.v" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1499201127772 "|FiveSons"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "board\[179\] demo.v(67) " "Inferred latch for \"board\[179\]\" at demo.v(67)" {  } { { "demo.v" "" { Text "/courses/courses/cscb58s17/jinende/fivesons/demo.v" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1499201127772 "|FiveSons"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "board\[180\] demo.v(67) " "Inferred latch for \"board\[180\]\" at demo.v(67)" {  } { { "demo.v" "" { Text "/courses/courses/cscb58s17/jinende/fivesons/demo.v" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1499201127772 "|FiveSons"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "board\[181\] demo.v(67) " "Inferred latch for \"board\[181\]\" at demo.v(67)" {  } { { "demo.v" "" { Text "/courses/courses/cscb58s17/jinende/fivesons/demo.v" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1499201127772 "|FiveSons"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "board\[182\] demo.v(67) " "Inferred latch for \"board\[182\]\" at demo.v(67)" {  } { { "demo.v" "" { Text "/courses/courses/cscb58s17/jinende/fivesons/demo.v" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1499201127772 "|FiveSons"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "board\[183\] demo.v(67) " "Inferred latch for \"board\[183\]\" at demo.v(67)" {  } { { "demo.v" "" { Text "/courses/courses/cscb58s17/jinende/fivesons/demo.v" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1499201127772 "|FiveSons"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "board\[184\] demo.v(67) " "Inferred latch for \"board\[184\]\" at demo.v(67)" {  } { { "demo.v" "" { Text "/courses/courses/cscb58s17/jinende/fivesons/demo.v" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1499201127772 "|FiveSons"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "board\[185\] demo.v(67) " "Inferred latch for \"board\[185\]\" at demo.v(67)" {  } { { "demo.v" "" { Text "/courses/courses/cscb58s17/jinende/fivesons/demo.v" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1499201127772 "|FiveSons"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "board\[186\] demo.v(67) " "Inferred latch for \"board\[186\]\" at demo.v(67)" {  } { { "demo.v" "" { Text "/courses/courses/cscb58s17/jinende/fivesons/demo.v" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1499201127772 "|FiveSons"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "board\[187\] demo.v(67) " "Inferred latch for \"board\[187\]\" at demo.v(67)" {  } { { "demo.v" "" { Text "/courses/courses/cscb58s17/jinende/fivesons/demo.v" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1499201127772 "|FiveSons"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "board\[188\] demo.v(67) " "Inferred latch for \"board\[188\]\" at demo.v(67)" {  } { { "demo.v" "" { Text "/courses/courses/cscb58s17/jinende/fivesons/demo.v" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1499201127772 "|FiveSons"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "board\[189\] demo.v(67) " "Inferred latch for \"board\[189\]\" at demo.v(67)" {  } { { "demo.v" "" { Text "/courses/courses/cscb58s17/jinende/fivesons/demo.v" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1499201127772 "|FiveSons"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "board\[190\] demo.v(67) " "Inferred latch for \"board\[190\]\" at demo.v(67)" {  } { { "demo.v" "" { Text "/courses/courses/cscb58s17/jinende/fivesons/demo.v" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1499201127772 "|FiveSons"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "board\[191\] demo.v(67) " "Inferred latch for \"board\[191\]\" at demo.v(67)" {  } { { "demo.v" "" { Text "/courses/courses/cscb58s17/jinende/fivesons/demo.v" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1499201127772 "|FiveSons"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "board\[192\] demo.v(67) " "Inferred latch for \"board\[192\]\" at demo.v(67)" {  } { { "demo.v" "" { Text "/courses/courses/cscb58s17/jinende/fivesons/demo.v" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1499201127772 "|FiveSons"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "board\[193\] demo.v(67) " "Inferred latch for \"board\[193\]\" at demo.v(67)" {  } { { "demo.v" "" { Text "/courses/courses/cscb58s17/jinende/fivesons/demo.v" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1499201127772 "|FiveSons"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "board\[194\] demo.v(67) " "Inferred latch for \"board\[194\]\" at demo.v(67)" {  } { { "demo.v" "" { Text "/courses/courses/cscb58s17/jinende/fivesons/demo.v" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1499201127772 "|FiveSons"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "board\[195\] demo.v(67) " "Inferred latch for \"board\[195\]\" at demo.v(67)" {  } { { "demo.v" "" { Text "/courses/courses/cscb58s17/jinende/fivesons/demo.v" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1499201127772 "|FiveSons"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "board\[196\] demo.v(67) " "Inferred latch for \"board\[196\]\" at demo.v(67)" {  } { { "demo.v" "" { Text "/courses/courses/cscb58s17/jinende/fivesons/demo.v" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1499201127772 "|FiveSons"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "board\[197\] demo.v(67) " "Inferred latch for \"board\[197\]\" at demo.v(67)" {  } { { "demo.v" "" { Text "/courses/courses/cscb58s17/jinende/fivesons/demo.v" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1499201127772 "|FiveSons"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "board\[198\] demo.v(67) " "Inferred latch for \"board\[198\]\" at demo.v(67)" {  } { { "demo.v" "" { Text "/courses/courses/cscb58s17/jinende/fivesons/demo.v" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1499201127772 "|FiveSons"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "board\[199\] demo.v(67) " "Inferred latch for \"board\[199\]\" at demo.v(67)" {  } { { "demo.v" "" { Text "/courses/courses/cscb58s17/jinende/fivesons/demo.v" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1499201127772 "|FiveSons"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "board\[200\] demo.v(67) " "Inferred latch for \"board\[200\]\" at demo.v(67)" {  } { { "demo.v" "" { Text "/courses/courses/cscb58s17/jinende/fivesons/demo.v" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1499201127772 "|FiveSons"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "board\[201\] demo.v(67) " "Inferred latch for \"board\[201\]\" at demo.v(67)" {  } { { "demo.v" "" { Text "/courses/courses/cscb58s17/jinende/fivesons/demo.v" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1499201127772 "|FiveSons"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "board\[202\] demo.v(67) " "Inferred latch for \"board\[202\]\" at demo.v(67)" {  } { { "demo.v" "" { Text "/courses/courses/cscb58s17/jinende/fivesons/demo.v" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1499201127772 "|FiveSons"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "board\[203\] demo.v(67) " "Inferred latch for \"board\[203\]\" at demo.v(67)" {  } { { "demo.v" "" { Text "/courses/courses/cscb58s17/jinende/fivesons/demo.v" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1499201127772 "|FiveSons"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "board\[204\] demo.v(67) " "Inferred latch for \"board\[204\]\" at demo.v(67)" {  } { { "demo.v" "" { Text "/courses/courses/cscb58s17/jinende/fivesons/demo.v" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1499201127772 "|FiveSons"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "board\[205\] demo.v(67) " "Inferred latch for \"board\[205\]\" at demo.v(67)" {  } { { "demo.v" "" { Text "/courses/courses/cscb58s17/jinende/fivesons/demo.v" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1499201127772 "|FiveSons"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "board\[206\] demo.v(67) " "Inferred latch for \"board\[206\]\" at demo.v(67)" {  } { { "demo.v" "" { Text "/courses/courses/cscb58s17/jinende/fivesons/demo.v" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1499201127773 "|FiveSons"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "board\[207\] demo.v(67) " "Inferred latch for \"board\[207\]\" at demo.v(67)" {  } { { "demo.v" "" { Text "/courses/courses/cscb58s17/jinende/fivesons/demo.v" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1499201127773 "|FiveSons"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "board\[208\] demo.v(67) " "Inferred latch for \"board\[208\]\" at demo.v(67)" {  } { { "demo.v" "" { Text "/courses/courses/cscb58s17/jinende/fivesons/demo.v" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1499201127773 "|FiveSons"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "board\[209\] demo.v(67) " "Inferred latch for \"board\[209\]\" at demo.v(67)" {  } { { "demo.v" "" { Text "/courses/courses/cscb58s17/jinende/fivesons/demo.v" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1499201127773 "|FiveSons"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "board\[210\] demo.v(67) " "Inferred latch for \"board\[210\]\" at demo.v(67)" {  } { { "demo.v" "" { Text "/courses/courses/cscb58s17/jinende/fivesons/demo.v" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1499201127773 "|FiveSons"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "board\[211\] demo.v(67) " "Inferred latch for \"board\[211\]\" at demo.v(67)" {  } { { "demo.v" "" { Text "/courses/courses/cscb58s17/jinende/fivesons/demo.v" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1499201127773 "|FiveSons"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "board\[212\] demo.v(67) " "Inferred latch for \"board\[212\]\" at demo.v(67)" {  } { { "demo.v" "" { Text "/courses/courses/cscb58s17/jinende/fivesons/demo.v" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1499201127773 "|FiveSons"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "board\[213\] demo.v(67) " "Inferred latch for \"board\[213\]\" at demo.v(67)" {  } { { "demo.v" "" { Text "/courses/courses/cscb58s17/jinende/fivesons/demo.v" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1499201127773 "|FiveSons"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "board\[214\] demo.v(67) " "Inferred latch for \"board\[214\]\" at demo.v(67)" {  } { { "demo.v" "" { Text "/courses/courses/cscb58s17/jinende/fivesons/demo.v" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1499201127773 "|FiveSons"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "board\[215\] demo.v(67) " "Inferred latch for \"board\[215\]\" at demo.v(67)" {  } { { "demo.v" "" { Text "/courses/courses/cscb58s17/jinende/fivesons/demo.v" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1499201127773 "|FiveSons"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "board\[216\] demo.v(67) " "Inferred latch for \"board\[216\]\" at demo.v(67)" {  } { { "demo.v" "" { Text "/courses/courses/cscb58s17/jinende/fivesons/demo.v" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1499201127773 "|FiveSons"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "board\[217\] demo.v(67) " "Inferred latch for \"board\[217\]\" at demo.v(67)" {  } { { "demo.v" "" { Text "/courses/courses/cscb58s17/jinende/fivesons/demo.v" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1499201127773 "|FiveSons"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "board\[218\] demo.v(67) " "Inferred latch for \"board\[218\]\" at demo.v(67)" {  } { { "demo.v" "" { Text "/courses/courses/cscb58s17/jinende/fivesons/demo.v" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1499201127773 "|FiveSons"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "board\[219\] demo.v(67) " "Inferred latch for \"board\[219\]\" at demo.v(67)" {  } { { "demo.v" "" { Text "/courses/courses/cscb58s17/jinende/fivesons/demo.v" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1499201127773 "|FiveSons"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "board\[220\] demo.v(67) " "Inferred latch for \"board\[220\]\" at demo.v(67)" {  } { { "demo.v" "" { Text "/courses/courses/cscb58s17/jinende/fivesons/demo.v" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1499201127773 "|FiveSons"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "board\[221\] demo.v(67) " "Inferred latch for \"board\[221\]\" at demo.v(67)" {  } { { "demo.v" "" { Text "/courses/courses/cscb58s17/jinende/fivesons/demo.v" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1499201127773 "|FiveSons"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "board\[222\] demo.v(67) " "Inferred latch for \"board\[222\]\" at demo.v(67)" {  } { { "demo.v" "" { Text "/courses/courses/cscb58s17/jinende/fivesons/demo.v" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1499201127773 "|FiveSons"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "board\[223\] demo.v(67) " "Inferred latch for \"board\[223\]\" at demo.v(67)" {  } { { "demo.v" "" { Text "/courses/courses/cscb58s17/jinende/fivesons/demo.v" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1499201127773 "|FiveSons"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "board\[224\] demo.v(67) " "Inferred latch for \"board\[224\]\" at demo.v(67)" {  } { { "demo.v" "" { Text "/courses/courses/cscb58s17/jinende/fivesons/demo.v" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1499201127773 "|FiveSons"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "board\[225\] demo.v(67) " "Inferred latch for \"board\[225\]\" at demo.v(67)" {  } { { "demo.v" "" { Text "/courses/courses/cscb58s17/jinende/fivesons/demo.v" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1499201127773 "|FiveSons"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "board\[226\] demo.v(67) " "Inferred latch for \"board\[226\]\" at demo.v(67)" {  } { { "demo.v" "" { Text "/courses/courses/cscb58s17/jinende/fivesons/demo.v" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1499201127773 "|FiveSons"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "board\[227\] demo.v(67) " "Inferred latch for \"board\[227\]\" at demo.v(67)" {  } { { "demo.v" "" { Text "/courses/courses/cscb58s17/jinende/fivesons/demo.v" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1499201127773 "|FiveSons"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "board\[228\] demo.v(67) " "Inferred latch for \"board\[228\]\" at demo.v(67)" {  } { { "demo.v" "" { Text "/courses/courses/cscb58s17/jinende/fivesons/demo.v" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1499201127773 "|FiveSons"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "board\[229\] demo.v(67) " "Inferred latch for \"board\[229\]\" at demo.v(67)" {  } { { "demo.v" "" { Text "/courses/courses/cscb58s17/jinende/fivesons/demo.v" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1499201127773 "|FiveSons"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "board\[230\] demo.v(67) " "Inferred latch for \"board\[230\]\" at demo.v(67)" {  } { { "demo.v" "" { Text "/courses/courses/cscb58s17/jinende/fivesons/demo.v" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1499201127773 "|FiveSons"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "board\[231\] demo.v(67) " "Inferred latch for \"board\[231\]\" at demo.v(67)" {  } { { "demo.v" "" { Text "/courses/courses/cscb58s17/jinende/fivesons/demo.v" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1499201127773 "|FiveSons"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "board\[232\] demo.v(67) " "Inferred latch for \"board\[232\]\" at demo.v(67)" {  } { { "demo.v" "" { Text "/courses/courses/cscb58s17/jinende/fivesons/demo.v" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1499201127773 "|FiveSons"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "board\[233\] demo.v(67) " "Inferred latch for \"board\[233\]\" at demo.v(67)" {  } { { "demo.v" "" { Text "/courses/courses/cscb58s17/jinende/fivesons/demo.v" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1499201127773 "|FiveSons"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "board\[234\] demo.v(67) " "Inferred latch for \"board\[234\]\" at demo.v(67)" {  } { { "demo.v" "" { Text "/courses/courses/cscb58s17/jinende/fivesons/demo.v" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1499201127773 "|FiveSons"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "board\[235\] demo.v(67) " "Inferred latch for \"board\[235\]\" at demo.v(67)" {  } { { "demo.v" "" { Text "/courses/courses/cscb58s17/jinende/fivesons/demo.v" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1499201127773 "|FiveSons"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "board\[236\] demo.v(67) " "Inferred latch for \"board\[236\]\" at demo.v(67)" {  } { { "demo.v" "" { Text "/courses/courses/cscb58s17/jinende/fivesons/demo.v" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1499201127773 "|FiveSons"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "board\[237\] demo.v(67) " "Inferred latch for \"board\[237\]\" at demo.v(67)" {  } { { "demo.v" "" { Text "/courses/courses/cscb58s17/jinende/fivesons/demo.v" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1499201127773 "|FiveSons"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "board\[238\] demo.v(67) " "Inferred latch for \"board\[238\]\" at demo.v(67)" {  } { { "demo.v" "" { Text "/courses/courses/cscb58s17/jinende/fivesons/demo.v" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1499201127773 "|FiveSons"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "board\[239\] demo.v(67) " "Inferred latch for \"board\[239\]\" at demo.v(67)" {  } { { "demo.v" "" { Text "/courses/courses/cscb58s17/jinende/fivesons/demo.v" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1499201127773 "|FiveSons"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "board\[240\] demo.v(67) " "Inferred latch for \"board\[240\]\" at demo.v(67)" {  } { { "demo.v" "" { Text "/courses/courses/cscb58s17/jinende/fivesons/demo.v" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1499201127773 "|FiveSons"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "board\[241\] demo.v(67) " "Inferred latch for \"board\[241\]\" at demo.v(67)" {  } { { "demo.v" "" { Text "/courses/courses/cscb58s17/jinende/fivesons/demo.v" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1499201127773 "|FiveSons"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "board\[242\] demo.v(67) " "Inferred latch for \"board\[242\]\" at demo.v(67)" {  } { { "demo.v" "" { Text "/courses/courses/cscb58s17/jinende/fivesons/demo.v" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1499201127773 "|FiveSons"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "board\[243\] demo.v(67) " "Inferred latch for \"board\[243\]\" at demo.v(67)" {  } { { "demo.v" "" { Text "/courses/courses/cscb58s17/jinende/fivesons/demo.v" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1499201127773 "|FiveSons"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "board\[244\] demo.v(67) " "Inferred latch for \"board\[244\]\" at demo.v(67)" {  } { { "demo.v" "" { Text "/courses/courses/cscb58s17/jinende/fivesons/demo.v" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1499201127773 "|FiveSons"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "board\[245\] demo.v(67) " "Inferred latch for \"board\[245\]\" at demo.v(67)" {  } { { "demo.v" "" { Text "/courses/courses/cscb58s17/jinende/fivesons/demo.v" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1499201127773 "|FiveSons"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "board\[246\] demo.v(67) " "Inferred latch for \"board\[246\]\" at demo.v(67)" {  } { { "demo.v" "" { Text "/courses/courses/cscb58s17/jinende/fivesons/demo.v" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1499201127773 "|FiveSons"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "board\[247\] demo.v(67) " "Inferred latch for \"board\[247\]\" at demo.v(67)" {  } { { "demo.v" "" { Text "/courses/courses/cscb58s17/jinende/fivesons/demo.v" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1499201127773 "|FiveSons"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "board\[248\] demo.v(67) " "Inferred latch for \"board\[248\]\" at demo.v(67)" {  } { { "demo.v" "" { Text "/courses/courses/cscb58s17/jinende/fivesons/demo.v" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1499201127773 "|FiveSons"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "board\[249\] demo.v(67) " "Inferred latch for \"board\[249\]\" at demo.v(67)" {  } { { "demo.v" "" { Text "/courses/courses/cscb58s17/jinende/fivesons/demo.v" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1499201127773 "|FiveSons"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "board\[250\] demo.v(67) " "Inferred latch for \"board\[250\]\" at demo.v(67)" {  } { { "demo.v" "" { Text "/courses/courses/cscb58s17/jinende/fivesons/demo.v" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1499201127773 "|FiveSons"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "board\[251\] demo.v(67) " "Inferred latch for \"board\[251\]\" at demo.v(67)" {  } { { "demo.v" "" { Text "/courses/courses/cscb58s17/jinende/fivesons/demo.v" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1499201127773 "|FiveSons"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "board\[252\] demo.v(67) " "Inferred latch for \"board\[252\]\" at demo.v(67)" {  } { { "demo.v" "" { Text "/courses/courses/cscb58s17/jinende/fivesons/demo.v" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1499201127773 "|FiveSons"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "board\[253\] demo.v(67) " "Inferred latch for \"board\[253\]\" at demo.v(67)" {  } { { "demo.v" "" { Text "/courses/courses/cscb58s17/jinende/fivesons/demo.v" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1499201127773 "|FiveSons"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "board\[254\] demo.v(67) " "Inferred latch for \"board\[254\]\" at demo.v(67)" {  } { { "demo.v" "" { Text "/courses/courses/cscb58s17/jinende/fivesons/demo.v" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1499201127773 "|FiveSons"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "board\[255\] demo.v(67) " "Inferred latch for \"board\[255\]\" at demo.v(67)" {  } { { "demo.v" "" { Text "/courses/courses/cscb58s17/jinende/fivesons/demo.v" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1499201127773 "|FiveSons"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "llabs llabs:labs " "Elaborating entity \"llabs\" for hierarchy \"llabs:labs\"" {  } { { "demo.v" "labs" { Text "/courses/courses/cscb58s17/jinende/fivesons/demo.v" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1499201127775 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "address_0 llabs.v(54) " "Verilog HDL or VHDL warning at llabs.v(54): object \"address_0\" assigned a value but never read" {  } { { "lowlevelabs/llabs.v" "" { Text "/courses/courses/cscb58s17/jinende/fivesons/lowlevelabs/llabs.v" 54 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1499201127777 "|FiveSons|llabs:labs"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DummyStart llabs:labs\|DummyStart:ds " "Elaborating entity \"DummyStart\" for hierarchy \"llabs:labs\|DummyStart:ds\"" {  } { { "lowlevelabs/llabs.v" "ds" { Text "/courses/courses/cscb58s17/jinende/fivesons/lowlevelabs/llabs.v" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1499201127778 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "painter llabs:labs\|painter:pt " "Elaborating entity \"painter\" for hierarchy \"llabs:labs\|painter:pt\"" {  } { { "lowlevelabs/llabs.v" "pt" { Text "/courses/courses/cscb58s17/jinende/fivesons/lowlevelabs/llabs.v" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1499201127779 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "CHESS_PAINTING_STAGE painter.v(66) " "Verilog HDL or VHDL warning at painter.v(66): object \"CHESS_PAINTING_STAGE\" assigned a value but never read" {  } { { "lowlevelabs/painter.v" "" { Text "/courses/courses/cscb58s17/jinende/fivesons/lowlevelabs/painter.v" 66 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1499201127784 "|FiveSons|llabs:labs|painter:pt"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 painter.v(143) " "Verilog HDL assignment warning at painter.v(143): truncated value with size 32 to match size of target (7)" {  } { { "lowlevelabs/painter.v" "" { Text "/courses/courses/cscb58s17/jinende/fivesons/lowlevelabs/painter.v" 143 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1499201127784 "|FiveSons|llabs:labs|painter:pt"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 painter.v(144) " "Verilog HDL assignment warning at painter.v(144): truncated value with size 32 to match size of target (7)" {  } { { "lowlevelabs/painter.v" "" { Text "/courses/courses/cscb58s17/jinende/fivesons/lowlevelabs/painter.v" 144 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1499201127784 "|FiveSons|llabs:labs|painter:pt"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 painter.v(145) " "Verilog HDL assignment warning at painter.v(145): truncated value with size 32 to match size of target (7)" {  } { { "lowlevelabs/painter.v" "" { Text "/courses/courses/cscb58s17/jinende/fivesons/lowlevelabs/painter.v" 145 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1499201127784 "|FiveSons|llabs:labs|painter:pt"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 painter.v(146) " "Verilog HDL assignment warning at painter.v(146): truncated value with size 32 to match size of target (7)" {  } { { "lowlevelabs/painter.v" "" { Text "/courses/courses/cscb58s17/jinende/fivesons/lowlevelabs/painter.v" 146 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1499201127784 "|FiveSons|llabs:labs|painter:pt"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 painter.v(165) " "Verilog HDL assignment warning at painter.v(165): truncated value with size 32 to match size of target (4)" {  } { { "lowlevelabs/painter.v" "" { Text "/courses/courses/cscb58s17/jinende/fivesons/lowlevelabs/painter.v" 165 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1499201127784 "|FiveSons|llabs:labs|painter:pt"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 painter.v(169) " "Verilog HDL assignment warning at painter.v(169): truncated value with size 32 to match size of target (4)" {  } { { "lowlevelabs/painter.v" "" { Text "/courses/courses/cscb58s17/jinende/fivesons/lowlevelabs/painter.v" 169 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1499201127784 "|FiveSons|llabs:labs|painter:pt"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 painter.v(189) " "Verilog HDL assignment warning at painter.v(189): truncated value with size 32 to match size of target (7)" {  } { { "lowlevelabs/painter.v" "" { Text "/courses/courses/cscb58s17/jinende/fivesons/lowlevelabs/painter.v" 189 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1499201127784 "|FiveSons|llabs:labs|painter:pt"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 painter.v(190) " "Verilog HDL assignment warning at painter.v(190): truncated value with size 32 to match size of target (7)" {  } { { "lowlevelabs/painter.v" "" { Text "/courses/courses/cscb58s17/jinende/fivesons/lowlevelabs/painter.v" 190 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1499201127784 "|FiveSons|llabs:labs|painter:pt"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 painter.v(191) " "Verilog HDL assignment warning at painter.v(191): truncated value with size 32 to match size of target (7)" {  } { { "lowlevelabs/painter.v" "" { Text "/courses/courses/cscb58s17/jinende/fivesons/lowlevelabs/painter.v" 191 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1499201127784 "|FiveSons|llabs:labs|painter:pt"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 painter.v(192) " "Verilog HDL assignment warning at painter.v(192): truncated value with size 32 to match size of target (7)" {  } { { "lowlevelabs/painter.v" "" { Text "/courses/courses/cscb58s17/jinende/fivesons/lowlevelabs/painter.v" 192 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1499201127784 "|FiveSons|llabs:labs|painter:pt"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "paint_chess llabs:labs\|painter:pt\|paint_chess:pc " "Elaborating entity \"paint_chess\" for hierarchy \"llabs:labs\|painter:pt\|paint_chess:pc\"" {  } { { "lowlevelabs/painter.v" "pc" { Text "/courses/courses/cscb58s17/jinende/fivesons/lowlevelabs/painter.v" 113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1499201127785 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pixel_x_reco_start painter.v(279) " "Verilog HDL or VHDL warning at painter.v(279): object \"pixel_x_reco_start\" assigned a value but never read" {  } { { "lowlevelabs/painter.v" "" { Text "/courses/courses/cscb58s17/jinende/fivesons/lowlevelabs/painter.v" 279 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1499201127788 "|FiveSons|llabs:labs|painter:pt|paint_chess:pc"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pixel_x_reco_end painter.v(279) " "Verilog HDL or VHDL warning at painter.v(279): object \"pixel_x_reco_end\" assigned a value but never read" {  } { { "lowlevelabs/painter.v" "" { Text "/courses/courses/cscb58s17/jinende/fivesons/lowlevelabs/painter.v" 279 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1499201127788 "|FiveSons|llabs:labs|painter:pt|paint_chess:pc"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pixel_y_reco_start painter.v(280) " "Verilog HDL or VHDL warning at painter.v(280): object \"pixel_y_reco_start\" assigned a value but never read" {  } { { "lowlevelabs/painter.v" "" { Text "/courses/courses/cscb58s17/jinende/fivesons/lowlevelabs/painter.v" 280 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1499201127788 "|FiveSons|llabs:labs|painter:pt|paint_chess:pc"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pixel_y_reco_end painter.v(280) " "Verilog HDL or VHDL warning at painter.v(280): object \"pixel_y_reco_end\" assigned a value but never read" {  } { { "lowlevelabs/painter.v" "" { Text "/courses/courses/cscb58s17/jinende/fivesons/lowlevelabs/painter.v" 280 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1499201127788 "|FiveSons|llabs:labs|painter:pt|paint_chess:pc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 painter.v(314) " "Verilog HDL assignment warning at painter.v(314): truncated value with size 32 to match size of target (14)" {  } { { "lowlevelabs/painter.v" "" { Text "/courses/courses/cscb58s17/jinende/fivesons/lowlevelabs/painter.v" 314 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1499201127788 "|FiveSons|llabs:labs|painter:pt|paint_chess:pc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 painter.v(338) " "Verilog HDL assignment warning at painter.v(338): truncated value with size 32 to match size of target (7)" {  } { { "lowlevelabs/painter.v" "" { Text "/courses/courses/cscb58s17/jinende/fivesons/lowlevelabs/painter.v" 338 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1499201127788 "|FiveSons|llabs:labs|painter:pt|paint_chess:pc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 painter.v(342) " "Verilog HDL assignment warning at painter.v(342): truncated value with size 32 to match size of target (7)" {  } { { "lowlevelabs/painter.v" "" { Text "/courses/courses/cscb58s17/jinende/fivesons/lowlevelabs/painter.v" 342 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1499201127788 "|FiveSons|llabs:labs|painter:pt|paint_chess:pc"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "screenFlash llabs:labs\|screenFlash:sf " "Elaborating entity \"screenFlash\" for hierarchy \"llabs:labs\|screenFlash:sf\"" {  } { { "lowlevelabs/llabs.v" "sf" { Text "/courses/courses/cscb58s17/jinende/fivesons/lowlevelabs/llabs.v" 123 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1499201127788 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "print_enable flasher.v(46) " "Verilog HDL or VHDL warning at flasher.v(46): object \"print_enable\" assigned a value but never read" {  } { { "lowlevelabs/flasher.v" "" { Text "/courses/courses/cscb58s17/jinende/fivesons/lowlevelabs/flasher.v" 46 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1499201127790 "|FiveSons|llabs:labs|screenFlash:sf"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Reset flasher.v(92) " "Verilog HDL Always Construct warning at flasher.v(92): variable \"Reset\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "lowlevelabs/flasher.v" "" { Text "/courses/courses/cscb58s17/jinende/fivesons/lowlevelabs/flasher.v" 92 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1499201127790 "|FiveSons|llabs:labs|screenFlash:sf"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "in_cont_signal flasher.v(101) " "Verilog HDL Always Construct warning at flasher.v(101): variable \"in_cont_signal\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "lowlevelabs/flasher.v" "" { Text "/courses/courses/cscb58s17/jinende/fivesons/lowlevelabs/flasher.v" 101 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1499201127790 "|FiveSons|llabs:labs|screenFlash:sf"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "out_cont_signal flasher.v(101) " "Verilog HDL Always Construct warning at flasher.v(101): variable \"out_cont_signal\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "lowlevelabs/flasher.v" "" { Text "/courses/courses/cscb58s17/jinende/fivesons/lowlevelabs/flasher.v" 101 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1499201127791 "|FiveSons|llabs:labs|screenFlash:sf"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "each_cycle flasher.v(103) " "Verilog HDL Always Construct warning at flasher.v(103): variable \"each_cycle\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "lowlevelabs/flasher.v" "" { Text "/courses/courses/cscb58s17/jinende/fivesons/lowlevelabs/flasher.v" 103 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1499201127791 "|FiveSons|llabs:labs|screenFlash:sf"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "x_co flasher.v(106) " "Verilog HDL Always Construct warning at flasher.v(106): variable \"x_co\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "lowlevelabs/flasher.v" "" { Text "/courses/courses/cscb58s17/jinende/fivesons/lowlevelabs/flasher.v" 106 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1499201127791 "|FiveSons|llabs:labs|screenFlash:sf"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "y_co flasher.v(106) " "Verilog HDL Always Construct warning at flasher.v(106): variable \"y_co\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "lowlevelabs/flasher.v" "" { Text "/courses/courses/cscb58s17/jinende/fivesons/lowlevelabs/flasher.v" 106 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1499201127791 "|FiveSons|llabs:labs|screenFlash:sf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 flasher.v(106) " "Verilog HDL assignment warning at flasher.v(106): truncated value with size 32 to match size of target (14)" {  } { { "lowlevelabs/flasher.v" "" { Text "/courses/courses/cscb58s17/jinende/fivesons/lowlevelabs/flasher.v" 106 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1499201127791 "|FiveSons|llabs:labs|screenFlash:sf"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "x_co flasher.v(121) " "Verilog HDL Always Construct warning at flasher.v(121): variable \"x_co\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "lowlevelabs/flasher.v" "" { Text "/courses/courses/cscb58s17/jinende/fivesons/lowlevelabs/flasher.v" 121 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1499201127791 "|FiveSons|llabs:labs|screenFlash:sf"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "y_co flasher.v(121) " "Verilog HDL Always Construct warning at flasher.v(121): variable \"y_co\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "lowlevelabs/flasher.v" "" { Text "/courses/courses/cscb58s17/jinende/fivesons/lowlevelabs/flasher.v" 121 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1499201127791 "|FiveSons|llabs:labs|screenFlash:sf"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "x_co flasher.v(129) " "Verilog HDL Always Construct warning at flasher.v(129): variable \"x_co\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "lowlevelabs/flasher.v" "" { Text "/courses/courses/cscb58s17/jinende/fivesons/lowlevelabs/flasher.v" 129 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1499201127791 "|FiveSons|llabs:labs|screenFlash:sf"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "y_co flasher.v(131) " "Verilog HDL Always Construct warning at flasher.v(131): variable \"y_co\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "lowlevelabs/flasher.v" "" { Text "/courses/courses/cscb58s17/jinende/fivesons/lowlevelabs/flasher.v" 131 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1499201127791 "|FiveSons|llabs:labs|screenFlash:sf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 flasher.v(131) " "Verilog HDL assignment warning at flasher.v(131): truncated value with size 32 to match size of target (7)" {  } { { "lowlevelabs/flasher.v" "" { Text "/courses/courses/cscb58s17/jinende/fivesons/lowlevelabs/flasher.v" 131 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1499201127791 "|FiveSons|llabs:labs|screenFlash:sf"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "x_co flasher.v(135) " "Verilog HDL Always Construct warning at flasher.v(135): variable \"x_co\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "lowlevelabs/flasher.v" "" { Text "/courses/courses/cscb58s17/jinende/fivesons/lowlevelabs/flasher.v" 135 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1499201127791 "|FiveSons|llabs:labs|screenFlash:sf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 flasher.v(135) " "Verilog HDL assignment warning at flasher.v(135): truncated value with size 32 to match size of target (7)" {  } { { "lowlevelabs/flasher.v" "" { Text "/courses/courses/cscb58s17/jinende/fivesons/lowlevelabs/flasher.v" 135 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1499201127791 "|FiveSons|llabs:labs|screenFlash:sf"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "next_fin_signal flasher.v(142) " "Verilog HDL Always Construct warning at flasher.v(142): variable \"next_fin_signal\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "lowlevelabs/flasher.v" "" { Text "/courses/courses/cscb58s17/jinende/fivesons/lowlevelabs/flasher.v" 142 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1499201127791 "|FiveSons|llabs:labs|screenFlash:sf"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "out_cont_signal flasher.v(90) " "Verilog HDL Always Construct warning at flasher.v(90): inferring latch(es) for variable \"out_cont_signal\", which holds its previous value in one or more paths through the always construct" {  } { { "lowlevelabs/flasher.v" "" { Text "/courses/courses/cscb58s17/jinende/fivesons/lowlevelabs/flasher.v" 90 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1499201127791 "|FiveSons|llabs:labs|screenFlash:sf"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "x_co flasher.v(90) " "Verilog HDL Always Construct warning at flasher.v(90): inferring latch(es) for variable \"x_co\", which holds its previous value in one or more paths through the always construct" {  } { { "lowlevelabs/flasher.v" "" { Text "/courses/courses/cscb58s17/jinende/fivesons/lowlevelabs/flasher.v" 90 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1499201127791 "|FiveSons|llabs:labs|screenFlash:sf"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "y_co flasher.v(90) " "Verilog HDL Always Construct warning at flasher.v(90): inferring latch(es) for variable \"y_co\", which holds its previous value in one or more paths through the always construct" {  } { { "lowlevelabs/flasher.v" "" { Text "/courses/courses/cscb58s17/jinende/fivesons/lowlevelabs/flasher.v" 90 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1499201127791 "|FiveSons|llabs:labs|screenFlash:sf"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "each_cycle flasher.v(90) " "Verilog HDL Always Construct warning at flasher.v(90): inferring latch(es) for variable \"each_cycle\", which holds its previous value in one or more paths through the always construct" {  } { { "lowlevelabs/flasher.v" "" { Text "/courses/courses/cscb58s17/jinende/fivesons/lowlevelabs/flasher.v" 90 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1499201127791 "|FiveSons|llabs:labs|screenFlash:sf"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "read_addr flasher.v(90) " "Verilog HDL Always Construct warning at flasher.v(90): inferring latch(es) for variable \"read_addr\", which holds its previous value in one or more paths through the always construct" {  } { { "lowlevelabs/flasher.v" "" { Text "/courses/courses/cscb58s17/jinende/fivesons/lowlevelabs/flasher.v" 90 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1499201127791 "|FiveSons|llabs:labs|screenFlash:sf"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_R flasher.v(40) " "Output port \"VGA_R\" at flasher.v(40) has no driver" {  } { { "lowlevelabs/flasher.v" "" { Text "/courses/courses/cscb58s17/jinende/fivesons/lowlevelabs/flasher.v" 40 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1499201127791 "|FiveSons|llabs:labs|screenFlash:sf"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_G flasher.v(41) " "Output port \"VGA_G\" at flasher.v(41) has no driver" {  } { { "lowlevelabs/flasher.v" "" { Text "/courses/courses/cscb58s17/jinende/fivesons/lowlevelabs/flasher.v" 41 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1499201127791 "|FiveSons|llabs:labs|screenFlash:sf"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_B flasher.v(42) " "Output port \"VGA_B\" at flasher.v(42) has no driver" {  } { { "lowlevelabs/flasher.v" "" { Text "/courses/courses/cscb58s17/jinende/fivesons/lowlevelabs/flasher.v" 42 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1499201127791 "|FiveSons|llabs:labs|screenFlash:sf"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_CLK flasher.v(35) " "Output port \"VGA_CLK\" at flasher.v(35) has no driver" {  } { { "lowlevelabs/flasher.v" "" { Text "/courses/courses/cscb58s17/jinende/fivesons/lowlevelabs/flasher.v" 35 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1499201127791 "|FiveSons|llabs:labs|screenFlash:sf"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_HS flasher.v(36) " "Output port \"VGA_HS\" at flasher.v(36) has no driver" {  } { { "lowlevelabs/flasher.v" "" { Text "/courses/courses/cscb58s17/jinende/fivesons/lowlevelabs/flasher.v" 36 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1499201127791 "|FiveSons|llabs:labs|screenFlash:sf"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_VS flasher.v(37) " "Output port \"VGA_VS\" at flasher.v(37) has no driver" {  } { { "lowlevelabs/flasher.v" "" { Text "/courses/courses/cscb58s17/jinende/fivesons/lowlevelabs/flasher.v" 37 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1499201127791 "|FiveSons|llabs:labs|screenFlash:sf"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_BLANK_N flasher.v(38) " "Output port \"VGA_BLANK_N\" at flasher.v(38) has no driver" {  } { { "lowlevelabs/flasher.v" "" { Text "/courses/courses/cscb58s17/jinende/fivesons/lowlevelabs/flasher.v" 38 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1499201127791 "|FiveSons|llabs:labs|screenFlash:sf"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_SYNC_N flasher.v(39) " "Output port \"VGA_SYNC_N\" at flasher.v(39) has no driver" {  } { { "lowlevelabs/flasher.v" "" { Text "/courses/courses/cscb58s17/jinende/fivesons/lowlevelabs/flasher.v" 39 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1499201127791 "|FiveSons|llabs:labs|screenFlash:sf"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_addr\[0\] flasher.v(101) " "Inferred latch for \"read_addr\[0\]\" at flasher.v(101)" {  } { { "lowlevelabs/flasher.v" "" { Text "/courses/courses/cscb58s17/jinende/fivesons/lowlevelabs/flasher.v" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1499201127791 "|FiveSons|llabs:labs|screenFlash:sf"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_addr\[1\] flasher.v(101) " "Inferred latch for \"read_addr\[1\]\" at flasher.v(101)" {  } { { "lowlevelabs/flasher.v" "" { Text "/courses/courses/cscb58s17/jinende/fivesons/lowlevelabs/flasher.v" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1499201127791 "|FiveSons|llabs:labs|screenFlash:sf"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_addr\[2\] flasher.v(101) " "Inferred latch for \"read_addr\[2\]\" at flasher.v(101)" {  } { { "lowlevelabs/flasher.v" "" { Text "/courses/courses/cscb58s17/jinende/fivesons/lowlevelabs/flasher.v" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1499201127791 "|FiveSons|llabs:labs|screenFlash:sf"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_addr\[3\] flasher.v(101) " "Inferred latch for \"read_addr\[3\]\" at flasher.v(101)" {  } { { "lowlevelabs/flasher.v" "" { Text "/courses/courses/cscb58s17/jinende/fivesons/lowlevelabs/flasher.v" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1499201127791 "|FiveSons|llabs:labs|screenFlash:sf"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_addr\[4\] flasher.v(101) " "Inferred latch for \"read_addr\[4\]\" at flasher.v(101)" {  } { { "lowlevelabs/flasher.v" "" { Text "/courses/courses/cscb58s17/jinende/fivesons/lowlevelabs/flasher.v" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1499201127791 "|FiveSons|llabs:labs|screenFlash:sf"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_addr\[5\] flasher.v(101) " "Inferred latch for \"read_addr\[5\]\" at flasher.v(101)" {  } { { "lowlevelabs/flasher.v" "" { Text "/courses/courses/cscb58s17/jinende/fivesons/lowlevelabs/flasher.v" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1499201127791 "|FiveSons|llabs:labs|screenFlash:sf"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_addr\[6\] flasher.v(101) " "Inferred latch for \"read_addr\[6\]\" at flasher.v(101)" {  } { { "lowlevelabs/flasher.v" "" { Text "/courses/courses/cscb58s17/jinende/fivesons/lowlevelabs/flasher.v" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1499201127791 "|FiveSons|llabs:labs|screenFlash:sf"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_addr\[7\] flasher.v(101) " "Inferred latch for \"read_addr\[7\]\" at flasher.v(101)" {  } { { "lowlevelabs/flasher.v" "" { Text "/courses/courses/cscb58s17/jinende/fivesons/lowlevelabs/flasher.v" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1499201127791 "|FiveSons|llabs:labs|screenFlash:sf"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_addr\[8\] flasher.v(101) " "Inferred latch for \"read_addr\[8\]\" at flasher.v(101)" {  } { { "lowlevelabs/flasher.v" "" { Text "/courses/courses/cscb58s17/jinende/fivesons/lowlevelabs/flasher.v" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1499201127791 "|FiveSons|llabs:labs|screenFlash:sf"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_addr\[9\] flasher.v(101) " "Inferred latch for \"read_addr\[9\]\" at flasher.v(101)" {  } { { "lowlevelabs/flasher.v" "" { Text "/courses/courses/cscb58s17/jinende/fivesons/lowlevelabs/flasher.v" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1499201127791 "|FiveSons|llabs:labs|screenFlash:sf"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_addr\[10\] flasher.v(101) " "Inferred latch for \"read_addr\[10\]\" at flasher.v(101)" {  } { { "lowlevelabs/flasher.v" "" { Text "/courses/courses/cscb58s17/jinende/fivesons/lowlevelabs/flasher.v" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1499201127791 "|FiveSons|llabs:labs|screenFlash:sf"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_addr\[11\] flasher.v(101) " "Inferred latch for \"read_addr\[11\]\" at flasher.v(101)" {  } { { "lowlevelabs/flasher.v" "" { Text "/courses/courses/cscb58s17/jinende/fivesons/lowlevelabs/flasher.v" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1499201127791 "|FiveSons|llabs:labs|screenFlash:sf"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_addr\[12\] flasher.v(101) " "Inferred latch for \"read_addr\[12\]\" at flasher.v(101)" {  } { { "lowlevelabs/flasher.v" "" { Text "/courses/courses/cscb58s17/jinende/fivesons/lowlevelabs/flasher.v" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1499201127791 "|FiveSons|llabs:labs|screenFlash:sf"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_addr\[13\] flasher.v(101) " "Inferred latch for \"read_addr\[13\]\" at flasher.v(101)" {  } { { "lowlevelabs/flasher.v" "" { Text "/courses/courses/cscb58s17/jinende/fivesons/lowlevelabs/flasher.v" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1499201127791 "|FiveSons|llabs:labs|screenFlash:sf"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "each_cycle.FINIS_PR flasher.v(101) " "Inferred latch for \"each_cycle.FINIS_PR\" at flasher.v(101)" {  } { { "lowlevelabs/flasher.v" "" { Text "/courses/courses/cscb58s17/jinende/fivesons/lowlevelabs/flasher.v" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1499201127791 "|FiveSons|llabs:labs|screenFlash:sf"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "each_cycle.START_PR flasher.v(101) " "Inferred latch for \"each_cycle.START_PR\" at flasher.v(101)" {  } { { "lowlevelabs/flasher.v" "" { Text "/courses/courses/cscb58s17/jinende/fivesons/lowlevelabs/flasher.v" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1499201127791 "|FiveSons|llabs:labs|screenFlash:sf"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "each_cycle.SET_CO flasher.v(101) " "Inferred latch for \"each_cycle.SET_CO\" at flasher.v(101)" {  } { { "lowlevelabs/flasher.v" "" { Text "/courses/courses/cscb58s17/jinende/fivesons/lowlevelabs/flasher.v" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1499201127791 "|FiveSons|llabs:labs|screenFlash:sf"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "each_cycle.READ_DATA flasher.v(101) " "Inferred latch for \"each_cycle.READ_DATA\" at flasher.v(101)" {  } { { "lowlevelabs/flasher.v" "" { Text "/courses/courses/cscb58s17/jinende/fivesons/lowlevelabs/flasher.v" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1499201127791 "|FiveSons|llabs:labs|screenFlash:sf"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_co\[0\] flasher.v(101) " "Inferred latch for \"y_co\[0\]\" at flasher.v(101)" {  } { { "lowlevelabs/flasher.v" "" { Text "/courses/courses/cscb58s17/jinende/fivesons/lowlevelabs/flasher.v" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1499201127791 "|FiveSons|llabs:labs|screenFlash:sf"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_co\[1\] flasher.v(101) " "Inferred latch for \"y_co\[1\]\" at flasher.v(101)" {  } { { "lowlevelabs/flasher.v" "" { Text "/courses/courses/cscb58s17/jinende/fivesons/lowlevelabs/flasher.v" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1499201127791 "|FiveSons|llabs:labs|screenFlash:sf"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_co\[2\] flasher.v(101) " "Inferred latch for \"y_co\[2\]\" at flasher.v(101)" {  } { { "lowlevelabs/flasher.v" "" { Text "/courses/courses/cscb58s17/jinende/fivesons/lowlevelabs/flasher.v" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1499201127791 "|FiveSons|llabs:labs|screenFlash:sf"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_co\[3\] flasher.v(101) " "Inferred latch for \"y_co\[3\]\" at flasher.v(101)" {  } { { "lowlevelabs/flasher.v" "" { Text "/courses/courses/cscb58s17/jinende/fivesons/lowlevelabs/flasher.v" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1499201127791 "|FiveSons|llabs:labs|screenFlash:sf"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_co\[4\] flasher.v(101) " "Inferred latch for \"y_co\[4\]\" at flasher.v(101)" {  } { { "lowlevelabs/flasher.v" "" { Text "/courses/courses/cscb58s17/jinende/fivesons/lowlevelabs/flasher.v" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1499201127791 "|FiveSons|llabs:labs|screenFlash:sf"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_co\[5\] flasher.v(101) " "Inferred latch for \"y_co\[5\]\" at flasher.v(101)" {  } { { "lowlevelabs/flasher.v" "" { Text "/courses/courses/cscb58s17/jinende/fivesons/lowlevelabs/flasher.v" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1499201127791 "|FiveSons|llabs:labs|screenFlash:sf"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_co\[6\] flasher.v(101) " "Inferred latch for \"y_co\[6\]\" at flasher.v(101)" {  } { { "lowlevelabs/flasher.v" "" { Text "/courses/courses/cscb58s17/jinende/fivesons/lowlevelabs/flasher.v" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1499201127791 "|FiveSons|llabs:labs|screenFlash:sf"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_co\[0\] flasher.v(101) " "Inferred latch for \"x_co\[0\]\" at flasher.v(101)" {  } { { "lowlevelabs/flasher.v" "" { Text "/courses/courses/cscb58s17/jinende/fivesons/lowlevelabs/flasher.v" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1499201127792 "|FiveSons|llabs:labs|screenFlash:sf"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_co\[1\] flasher.v(101) " "Inferred latch for \"x_co\[1\]\" at flasher.v(101)" {  } { { "lowlevelabs/flasher.v" "" { Text "/courses/courses/cscb58s17/jinende/fivesons/lowlevelabs/flasher.v" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1499201127792 "|FiveSons|llabs:labs|screenFlash:sf"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_co\[2\] flasher.v(101) " "Inferred latch for \"x_co\[2\]\" at flasher.v(101)" {  } { { "lowlevelabs/flasher.v" "" { Text "/courses/courses/cscb58s17/jinende/fivesons/lowlevelabs/flasher.v" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1499201127792 "|FiveSons|llabs:labs|screenFlash:sf"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_co\[3\] flasher.v(101) " "Inferred latch for \"x_co\[3\]\" at flasher.v(101)" {  } { { "lowlevelabs/flasher.v" "" { Text "/courses/courses/cscb58s17/jinende/fivesons/lowlevelabs/flasher.v" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1499201127792 "|FiveSons|llabs:labs|screenFlash:sf"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_co\[4\] flasher.v(101) " "Inferred latch for \"x_co\[4\]\" at flasher.v(101)" {  } { { "lowlevelabs/flasher.v" "" { Text "/courses/courses/cscb58s17/jinende/fivesons/lowlevelabs/flasher.v" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1499201127792 "|FiveSons|llabs:labs|screenFlash:sf"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_co\[5\] flasher.v(101) " "Inferred latch for \"x_co\[5\]\" at flasher.v(101)" {  } { { "lowlevelabs/flasher.v" "" { Text "/courses/courses/cscb58s17/jinende/fivesons/lowlevelabs/flasher.v" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1499201127792 "|FiveSons|llabs:labs|screenFlash:sf"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_co\[6\] flasher.v(101) " "Inferred latch for \"x_co\[6\]\" at flasher.v(101)" {  } { { "lowlevelabs/flasher.v" "" { Text "/courses/courses/cscb58s17/jinende/fivesons/lowlevelabs/flasher.v" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1499201127792 "|FiveSons|llabs:labs|screenFlash:sf"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_cont_signal flasher.v(101) " "Inferred latch for \"out_cont_signal\" at flasher.v(101)" {  } { { "lowlevelabs/flasher.v" "" { Text "/courses/courses/cscb58s17/jinende/fivesons/lowlevelabs/flasher.v" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1499201127792 "|FiveSons|llabs:labs|screenFlash:sf"}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1499201128376 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_CLK GND " "Pin \"VGA_CLK\" is stuck at GND" {  } { { "demo.v" "" { Text "/courses/courses/cscb58s17/jinende/fivesons/demo.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1499201128443 "|FiveSons|VGA_CLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_HS GND " "Pin \"VGA_HS\" is stuck at GND" {  } { { "demo.v" "" { Text "/courses/courses/cscb58s17/jinende/fivesons/demo.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1499201128443 "|FiveSons|VGA_HS"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_VS GND " "Pin \"VGA_VS\" is stuck at GND" {  } { { "demo.v" "" { Text "/courses/courses/cscb58s17/jinende/fivesons/demo.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1499201128443 "|FiveSons|VGA_VS"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_BLANK_N GND " "Pin \"VGA_BLANK_N\" is stuck at GND" {  } { { "demo.v" "" { Text "/courses/courses/cscb58s17/jinende/fivesons/demo.v" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1499201128443 "|FiveSons|VGA_BLANK_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_SYNC_N GND " "Pin \"VGA_SYNC_N\" is stuck at GND" {  } { { "demo.v" "" { Text "/courses/courses/cscb58s17/jinende/fivesons/demo.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1499201128443 "|FiveSons|VGA_SYNC_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[0\] GND " "Pin \"VGA_R\[0\]\" is stuck at GND" {  } { { "demo.v" "" { Text "/courses/courses/cscb58s17/jinende/fivesons/demo.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1499201128443 "|FiveSons|VGA_R[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[1\] GND " "Pin \"VGA_R\[1\]\" is stuck at GND" {  } { { "demo.v" "" { Text "/courses/courses/cscb58s17/jinende/fivesons/demo.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1499201128443 "|FiveSons|VGA_R[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[2\] GND " "Pin \"VGA_R\[2\]\" is stuck at GND" {  } { { "demo.v" "" { Text "/courses/courses/cscb58s17/jinende/fivesons/demo.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1499201128443 "|FiveSons|VGA_R[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[3\] GND " "Pin \"VGA_R\[3\]\" is stuck at GND" {  } { { "demo.v" "" { Text "/courses/courses/cscb58s17/jinende/fivesons/demo.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1499201128443 "|FiveSons|VGA_R[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[4\] GND " "Pin \"VGA_R\[4\]\" is stuck at GND" {  } { { "demo.v" "" { Text "/courses/courses/cscb58s17/jinende/fivesons/demo.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1499201128443 "|FiveSons|VGA_R[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[5\] GND " "Pin \"VGA_R\[5\]\" is stuck at GND" {  } { { "demo.v" "" { Text "/courses/courses/cscb58s17/jinende/fivesons/demo.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1499201128443 "|FiveSons|VGA_R[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[6\] GND " "Pin \"VGA_R\[6\]\" is stuck at GND" {  } { { "demo.v" "" { Text "/courses/courses/cscb58s17/jinende/fivesons/demo.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1499201128443 "|FiveSons|VGA_R[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[7\] GND " "Pin \"VGA_R\[7\]\" is stuck at GND" {  } { { "demo.v" "" { Text "/courses/courses/cscb58s17/jinende/fivesons/demo.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1499201128443 "|FiveSons|VGA_R[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[8\] GND " "Pin \"VGA_R\[8\]\" is stuck at GND" {  } { { "demo.v" "" { Text "/courses/courses/cscb58s17/jinende/fivesons/demo.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1499201128443 "|FiveSons|VGA_R[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[9\] GND " "Pin \"VGA_R\[9\]\" is stuck at GND" {  } { { "demo.v" "" { Text "/courses/courses/cscb58s17/jinende/fivesons/demo.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1499201128443 "|FiveSons|VGA_R[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[0\] GND " "Pin \"VGA_G\[0\]\" is stuck at GND" {  } { { "demo.v" "" { Text "/courses/courses/cscb58s17/jinende/fivesons/demo.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1499201128443 "|FiveSons|VGA_G[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[1\] GND " "Pin \"VGA_G\[1\]\" is stuck at GND" {  } { { "demo.v" "" { Text "/courses/courses/cscb58s17/jinende/fivesons/demo.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1499201128443 "|FiveSons|VGA_G[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[2\] GND " "Pin \"VGA_G\[2\]\" is stuck at GND" {  } { { "demo.v" "" { Text "/courses/courses/cscb58s17/jinende/fivesons/demo.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1499201128443 "|FiveSons|VGA_G[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[3\] GND " "Pin \"VGA_G\[3\]\" is stuck at GND" {  } { { "demo.v" "" { Text "/courses/courses/cscb58s17/jinende/fivesons/demo.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1499201128443 "|FiveSons|VGA_G[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[4\] GND " "Pin \"VGA_G\[4\]\" is stuck at GND" {  } { { "demo.v" "" { Text "/courses/courses/cscb58s17/jinende/fivesons/demo.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1499201128443 "|FiveSons|VGA_G[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[5\] GND " "Pin \"VGA_G\[5\]\" is stuck at GND" {  } { { "demo.v" "" { Text "/courses/courses/cscb58s17/jinende/fivesons/demo.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1499201128443 "|FiveSons|VGA_G[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[6\] GND " "Pin \"VGA_G\[6\]\" is stuck at GND" {  } { { "demo.v" "" { Text "/courses/courses/cscb58s17/jinende/fivesons/demo.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1499201128443 "|FiveSons|VGA_G[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[7\] GND " "Pin \"VGA_G\[7\]\" is stuck at GND" {  } { { "demo.v" "" { Text "/courses/courses/cscb58s17/jinende/fivesons/demo.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1499201128443 "|FiveSons|VGA_G[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[8\] GND " "Pin \"VGA_G\[8\]\" is stuck at GND" {  } { { "demo.v" "" { Text "/courses/courses/cscb58s17/jinende/fivesons/demo.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1499201128443 "|FiveSons|VGA_G[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[9\] GND " "Pin \"VGA_G\[9\]\" is stuck at GND" {  } { { "demo.v" "" { Text "/courses/courses/cscb58s17/jinende/fivesons/demo.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1499201128443 "|FiveSons|VGA_G[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[0\] GND " "Pin \"VGA_B\[0\]\" is stuck at GND" {  } { { "demo.v" "" { Text "/courses/courses/cscb58s17/jinende/fivesons/demo.v" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1499201128443 "|FiveSons|VGA_B[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[1\] GND " "Pin \"VGA_B\[1\]\" is stuck at GND" {  } { { "demo.v" "" { Text "/courses/courses/cscb58s17/jinende/fivesons/demo.v" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1499201128443 "|FiveSons|VGA_B[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[2\] GND " "Pin \"VGA_B\[2\]\" is stuck at GND" {  } { { "demo.v" "" { Text "/courses/courses/cscb58s17/jinende/fivesons/demo.v" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1499201128443 "|FiveSons|VGA_B[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[3\] GND " "Pin \"VGA_B\[3\]\" is stuck at GND" {  } { { "demo.v" "" { Text "/courses/courses/cscb58s17/jinende/fivesons/demo.v" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1499201128443 "|FiveSons|VGA_B[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[4\] GND " "Pin \"VGA_B\[4\]\" is stuck at GND" {  } { { "demo.v" "" { Text "/courses/courses/cscb58s17/jinende/fivesons/demo.v" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1499201128443 "|FiveSons|VGA_B[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[5\] GND " "Pin \"VGA_B\[5\]\" is stuck at GND" {  } { { "demo.v" "" { Text "/courses/courses/cscb58s17/jinende/fivesons/demo.v" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1499201128443 "|FiveSons|VGA_B[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[6\] GND " "Pin \"VGA_B\[6\]\" is stuck at GND" {  } { { "demo.v" "" { Text "/courses/courses/cscb58s17/jinende/fivesons/demo.v" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1499201128443 "|FiveSons|VGA_B[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[7\] GND " "Pin \"VGA_B\[7\]\" is stuck at GND" {  } { { "demo.v" "" { Text "/courses/courses/cscb58s17/jinende/fivesons/demo.v" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1499201128443 "|FiveSons|VGA_B[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[8\] GND " "Pin \"VGA_B\[8\]\" is stuck at GND" {  } { { "demo.v" "" { Text "/courses/courses/cscb58s17/jinende/fivesons/demo.v" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1499201128443 "|FiveSons|VGA_B[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[9\] GND " "Pin \"VGA_B\[9\]\" is stuck at GND" {  } { { "demo.v" "" { Text "/courses/courses/cscb58s17/jinende/fivesons/demo.v" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1499201128443 "|FiveSons|VGA_B[9]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1499201128443 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "15 " "15 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1499201128474 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/courses/courses/cscb58s17/jinende/fivesons/output_files/FiveSons.map.smsg " "Generated suppressed messages file /courses/courses/cscb58s17/jinende/fivesons/output_files/FiveSons.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1499201128559 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1499201128935 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1499201128935 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "23 " "Design contains 23 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[0\] " "No output dependent on input pin \"KEY\[0\]\"" {  } { { "demo.v" "" { Text "/courses/courses/cscb58s17/jinende/fivesons/demo.v" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1499201129224 "|FiveSons|KEY[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "demo.v" "" { Text "/courses/courses/cscb58s17/jinende/fivesons/demo.v" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1499201129224 "|FiveSons|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "demo.v" "" { Text "/courses/courses/cscb58s17/jinende/fivesons/demo.v" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1499201129224 "|FiveSons|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "demo.v" "" { Text "/courses/courses/cscb58s17/jinende/fivesons/demo.v" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1499201129224 "|FiveSons|KEY[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "demo.v" "" { Text "/courses/courses/cscb58s17/jinende/fivesons/demo.v" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1499201129224 "|FiveSons|SW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "demo.v" "" { Text "/courses/courses/cscb58s17/jinende/fivesons/demo.v" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1499201129224 "|FiveSons|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "demo.v" "" { Text "/courses/courses/cscb58s17/jinende/fivesons/demo.v" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1499201129224 "|FiveSons|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "demo.v" "" { Text "/courses/courses/cscb58s17/jinende/fivesons/demo.v" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1499201129224 "|FiveSons|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "demo.v" "" { Text "/courses/courses/cscb58s17/jinende/fivesons/demo.v" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1499201129224 "|FiveSons|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "demo.v" "" { Text "/courses/courses/cscb58s17/jinende/fivesons/demo.v" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1499201129224 "|FiveSons|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "demo.v" "" { Text "/courses/courses/cscb58s17/jinende/fivesons/demo.v" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1499201129224 "|FiveSons|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "demo.v" "" { Text "/courses/courses/cscb58s17/jinende/fivesons/demo.v" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1499201129224 "|FiveSons|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "demo.v" "" { Text "/courses/courses/cscb58s17/jinende/fivesons/demo.v" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1499201129224 "|FiveSons|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "demo.v" "" { Text "/courses/courses/cscb58s17/jinende/fivesons/demo.v" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1499201129224 "|FiveSons|SW[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[10\] " "No output dependent on input pin \"SW\[10\]\"" {  } { { "demo.v" "" { Text "/courses/courses/cscb58s17/jinende/fivesons/demo.v" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1499201129224 "|FiveSons|SW[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[11\] " "No output dependent on input pin \"SW\[11\]\"" {  } { { "demo.v" "" { Text "/courses/courses/cscb58s17/jinende/fivesons/demo.v" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1499201129224 "|FiveSons|SW[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[12\] " "No output dependent on input pin \"SW\[12\]\"" {  } { { "demo.v" "" { Text "/courses/courses/cscb58s17/jinende/fivesons/demo.v" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1499201129224 "|FiveSons|SW[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[13\] " "No output dependent on input pin \"SW\[13\]\"" {  } { { "demo.v" "" { Text "/courses/courses/cscb58s17/jinende/fivesons/demo.v" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1499201129224 "|FiveSons|SW[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[14\] " "No output dependent on input pin \"SW\[14\]\"" {  } { { "demo.v" "" { Text "/courses/courses/cscb58s17/jinende/fivesons/demo.v" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1499201129224 "|FiveSons|SW[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[15\] " "No output dependent on input pin \"SW\[15\]\"" {  } { { "demo.v" "" { Text "/courses/courses/cscb58s17/jinende/fivesons/demo.v" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1499201129224 "|FiveSons|SW[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[16\] " "No output dependent on input pin \"SW\[16\]\"" {  } { { "demo.v" "" { Text "/courses/courses/cscb58s17/jinende/fivesons/demo.v" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1499201129224 "|FiveSons|SW[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[17\] " "No output dependent on input pin \"SW\[17\]\"" {  } { { "demo.v" "" { Text "/courses/courses/cscb58s17/jinende/fivesons/demo.v" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1499201129224 "|FiveSons|SW[17]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK_50 " "No output dependent on input pin \"CLOCK_50\"" {  } { { "demo.v" "" { Text "/courses/courses/cscb58s17/jinende/fivesons/demo.v" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1499201129224 "|FiveSons|CLOCK_50"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1499201129224 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "58 " "Implemented 58 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "23 " "Implemented 23 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1499201129226 ""} { "Info" "ICUT_CUT_TM_OPINS" "35 " "Implemented 35 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1499201129226 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1499201129226 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 119 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 119 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1227 " "Peak virtual memory: 1227 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1499201129354 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jul  4 16:45:29 2017 " "Processing ended: Tue Jul  4 16:45:29 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1499201129354 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1499201129354 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:19 " "Total CPU time (on all processors): 00:00:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1499201129354 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1499201129354 ""}
