0.6
2019.1
May 24 2019
15:06:07
F:/Digital System Designing using Verilog/System Design Using Verilog/Verilog_files/Gate Levl Modelling/1_AOI4/1_AOI4.sim/sim_1/behav/xsim/glbl.v,1558713910,verilog,,,,glbl,,,,,,,,
F:/Digital System Designing using Verilog/System Design Using Verilog/Verilog_files/Gate Levl Modelling/1_AOI4/1_AOI4.srcs/sources_1/new/aio4.v,1659793337,verilog,,,,aio4,,,,,,,,
