// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2019.1
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="des_dec,hls_ip_2019_1,{HLS_INPUT_TYPE=c,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xc7a35tl-cpg236-2L,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=8.117375,HLS_SYN_LAT=1976,HLS_SYN_TPT=none,HLS_SYN_MEM=6,HLS_SYN_DSP=0,HLS_SYN_FF=927,HLS_SYN_LUT=2041,HLS_VERSION=2019_1}" *)

module des_dec (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        input_r,
        key,
        ap_return
);

parameter    ap_ST_fsm_state1 = 13'd1;
parameter    ap_ST_fsm_state2 = 13'd2;
parameter    ap_ST_fsm_state3 = 13'd4;
parameter    ap_ST_fsm_state4 = 13'd8;
parameter    ap_ST_fsm_state5 = 13'd16;
parameter    ap_ST_fsm_state6 = 13'd32;
parameter    ap_ST_fsm_state7 = 13'd64;
parameter    ap_ST_fsm_state8 = 13'd128;
parameter    ap_ST_fsm_state9 = 13'd256;
parameter    ap_ST_fsm_pp0_stage0 = 13'd512;
parameter    ap_ST_fsm_state13 = 13'd1024;
parameter    ap_ST_fsm_state14 = 13'd2048;
parameter    ap_ST_fsm_state15 = 13'd4096;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [63:0] input_r;
input  [63:0] key;
output  [63:0] ap_return;

reg ap_done;
reg ap_idle;
reg ap_ready;

(* fsm_encoding = "none" *) reg   [12:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
wire   [5:0] IP_address0;
reg    IP_ce0;
wire   [6:0] IP_q0;
wire   [5:0] PC1_address0;
reg    PC1_ce0;
wire   [5:0] PC1_q0;
wire   [5:0] PC2_address0;
reg    PC2_ce0;
wire   [5:0] PC2_q0;
wire   [8:0] S_address0;
reg    S_ce0;
wire   [3:0] S_q0;
wire   [8:0] S_address1;
reg    S_ce1;
wire   [3:0] S_q1;
wire   [8:0] S_address2;
reg    S_ce2;
wire   [3:0] S_q2;
wire   [8:0] S_address3;
reg    S_ce3;
wire   [3:0] S_q3;
wire   [8:0] S_address4;
reg    S_ce4;
wire   [3:0] S_q4;
wire   [8:0] S_address5;
reg    S_ce5;
wire   [3:0] S_q5;
wire   [8:0] S_address6;
reg    S_ce6;
wire   [3:0] S_q6;
wire   [8:0] S_address7;
reg    S_ce7;
wire   [3:0] S_q7;
wire   [5:0] PI_address0;
reg    PI_ce0;
wire   [6:0] PI_q0;
reg   [4:0] i_3_reg_591;
reg   [31:0] temp_reg_602;
reg   [31:0] L_0_reg_612;
wire   [6:0] i_fu_657_p2;
reg   [6:0] i_reg_2676;
wire    ap_CS_fsm_state2;
wire   [0:0] icmp_ln171_fu_651_p2;
wire   [62:0] trunc_ln174_1_fu_668_p1;
reg   [62:0] trunc_ln174_1_reg_2686;
reg   [31:0] L_reg_2691;
wire   [31:0] R_fu_682_p1;
reg   [31:0] R_reg_2696;
wire   [63:0] init_perm_res_fu_705_p3;
wire    ap_CS_fsm_state3;
wire   [5:0] i_5_fu_718_p2;
reg   [5:0] i_5_reg_2709;
wire    ap_CS_fsm_state4;
wire   [0:0] icmp_ln182_fu_712_p2;
wire   [62:0] trunc_ln184_1_fu_729_p1;
reg   [62:0] trunc_ln184_1_reg_2719;
wire   [63:0] permuted_choice_1_fu_780_p3;
wire    ap_CS_fsm_state5;
wire   [0:0] icmp_ln192_fu_787_p2;
wire    ap_CS_fsm_state6;
wire   [4:0] i_8_fu_793_p2;
reg   [4:0] i_8_reg_2749;
reg   [3:0] sub_key_addr_reg_2757;
wire   [55:0] tmp_23_fu_950_p3;
reg   [55:0] tmp_23_reg_2762;
wire    ap_CS_fsm_state7;
wire   [5:0] j_fu_964_p2;
reg   [5:0] j_reg_2770;
wire    ap_CS_fsm_state8;
wire   [0:0] icmp_ln216_fu_958_p2;
wire   [62:0] trunc_ln218_1_fu_975_p1;
reg   [62:0] trunc_ln218_1_reg_2780;
wire   [63:0] or_ln1_fu_998_p3;
wire    ap_CS_fsm_state9;
wire   [0:0] icmp_ln223_fu_1005_p2;
reg   [0:0] icmp_ln223_reg_2790;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_block_state10_pp0_stage0_iter0;
wire    ap_block_state11_pp0_stage0_iter1;
wire    ap_block_state12_pp0_stage0_iter2;
wire    ap_block_pp0_stage0_11001;
reg   [0:0] icmp_ln223_reg_2790_pp0_iter1_reg;
wire   [4:0] i_6_fu_1011_p2;
reg    ap_enable_reg_pp0_iter0;
wire   [31:0] R_1_fu_2602_p2;
reg    ap_enable_reg_pp0_iter2;
wire   [63:0] pre_output_fu_2608_p3;
reg   [63:0] pre_output_reg_2849;
wire    ap_CS_fsm_state13;
wire   [6:0] i_7_fu_2622_p2;
reg   [6:0] i_7_reg_2857;
wire    ap_CS_fsm_state14;
wire   [0:0] icmp_ln267_fu_2616_p2;
wire   [62:0] trunc_ln270_1_fu_2633_p1;
reg   [62:0] trunc_ln270_1_reg_2867;
wire   [63:0] inv_init_perm_res_fu_2656_p3;
wire    ap_CS_fsm_state15;
wire    ap_block_pp0_stage0_subdone;
reg    ap_enable_reg_pp0_iter1;
reg   [3:0] sub_key_address0;
reg    sub_key_ce0;
reg    sub_key_we0;
wire   [63:0] sub_key_q0;
reg   [63:0] init_perm_res_0_reg_513;
reg   [6:0] i_0_reg_524;
reg   [63:0] permuted_choice_1_0_reg_535;
reg   [5:0] i_1_reg_546;
reg   [4:0] i_2_reg_557;
reg   [63:0] sub_key_load_1_reg_568;
reg   [5:0] j_0_reg_580;
reg   [31:0] ap_phi_mux_temp_phi_fu_605_p4;
wire    ap_block_pp0_stage0;
reg   [6:0] i_4_reg_623;
reg   [63:0] inv_init_perm_res_0_reg_634;
wire   [63:0] zext_ln174_1_fu_663_p1;
wire   [63:0] zext_ln184_1_fu_724_p1;
wire   [63:0] zext_ln214_fu_945_p1;
wire   [63:0] zext_ln218_fu_970_p1;
wire   [63:0] zext_ln232_fu_1023_p1;
wire   [63:0] zext_ln246_1_fu_1884_p1;
wire  signed [63:0] sext_ln246_fu_1943_p1;
wire  signed [63:0] sext_ln246_1_fu_2002_p1;
wire  signed [63:0] sext_ln246_2_fu_2061_p1;
wire  signed [63:0] sext_ln246_3_fu_2120_p1;
wire  signed [63:0] sext_ln246_4_fu_2179_p1;
wire  signed [63:0] sext_ln246_5_fu_2238_p1;
wire  signed [63:0] sext_ln246_6_fu_2305_p1;
wire   [63:0] zext_ln270_1_fu_2628_p1;
reg   [27:0] C_1_fu_326;
wire   [27:0] C_2_fu_855_p3;
wire   [0:0] empty_33_fu_835_p2;
wire   [27:0] C_3_fu_907_p3;
reg   [27:0] D_fu_330;
wire   [27:0] D_1_fu_743_p1;
wire   [27:0] D_2_fu_877_p3;
wire   [27:0] D_3_fu_927_p3;
wire   [6:0] sub_ln174_fu_686_p2;
wire   [63:0] zext_ln174_fu_692_p1;
wire   [63:0] lshr_ln174_fu_696_p2;
wire   [0:0] trunc_ln174_fu_701_p1;
wire   [6:0] zext_ln184_2_fu_757_p1;
wire   [6:0] sub_ln184_fu_761_p2;
wire   [63:0] zext_ln184_fu_767_p1;
wire   [63:0] lshr_ln184_fu_771_p2;
wire   [0:0] trunc_ln184_fu_776_p1;
wire   [0:0] empty_28_fu_805_p2;
wire   [0:0] empty_27_fu_799_p2;
wire   [0:0] empty_30_fu_817_p2;
wire   [0:0] empty_29_fu_811_p2;
wire   [0:0] empty_32_fu_829_p2;
wire   [0:0] empty_31_fu_823_p2;
wire   [25:0] trunc_ln203_fu_841_p1;
wire   [1:0] tmp_4_fu_845_p4;
wire   [25:0] trunc_ln204_fu_863_p1;
wire   [1:0] tmp_5_fu_867_p4;
wire   [26:0] trunc_ln197_fu_903_p1;
wire   [0:0] tmp_2_fu_895_p3;
wire   [26:0] trunc_ln198_fu_923_p1;
wire   [0:0] tmp_3_fu_915_p3;
wire   [5:0] sub_ln218_fu_979_p2;
wire   [55:0] zext_ln218_1_fu_985_p1;
wire   [55:0] lshr_ln218_fu_989_p2;
wire   [0:0] trunc_ln218_fu_994_p1;
wire   [4:0] sub_ln232_fu_1017_p2;
wire   [4:0] trunc_ln229_1_fu_1096_p1;
wire   [0:0] tmp_16_fu_1056_p3;
wire   [5:0] tmp_20_fu_1108_p4;
wire   [5:0] tmp_21_fu_1118_p4;
wire   [5:0] tmp_22_fu_1128_p4;
wire   [5:0] tmp_24_fu_1138_p4;
wire   [0:0] tmp_17_fu_1064_p3;
wire   [0:0] tmp_18_fu_1072_p3;
wire   [2:0] tmp_26_fu_1226_p4;
wire   [0:0] tmp_19_fu_1080_p3;
wire   [2:0] tmp_27_fu_1276_p4;
wire   [0:0] tmp_25_fu_1088_p3;
wire   [2:0] tmp_28_fu_1320_p4;
wire   [2:0] tmp_29_fu_1342_p4;
wire   [0:0] trunc_ln229_fu_1036_p1;
wire   [4:0] tmp_30_fu_1362_p4;
wire   [5:0] tmp_31_fu_1372_p4;
wire   [5:0] tmp_32_fu_1382_p4;
wire   [0:0] tmp_6_fu_1028_p3;
wire   [0:0] tmp_7_fu_1040_p3;
wire   [0:0] tmp_15_fu_1048_p3;
wire   [2:0] tmp_33_fu_1528_p4;
wire   [2:0] tmp_34_fu_1590_p4;
wire   [2:0] tmp_35_fu_1632_p4;
wire   [50:0] trunc_ln232_fu_1418_p1;
wire   [50:0] s_input_2_cast_fu_1392_p12;
wire   [8:0] trunc_ln232_22_fu_1700_p1;
wire   [8:0] trunc_ln229_14_fu_1352_p4;
wire   [14:0] trunc_ln232_21_fu_1696_p1;
wire   [14:0] trunc_ln229_13_fu_1330_p5;
wire   [11:0] trunc_ln232_20_fu_1692_p1;
wire   [11:0] trunc_ln229_12_fu_1310_p4;
wire   [6:0] trunc_ln232_19_fu_1688_p1;
wire   [6:0] trunc_ln229_11_fu_1300_p4;
wire   [20:0] trunc_ln232_18_fu_1684_p1;
wire   [20:0] trunc_ln229_10_fu_1286_p6;
wire   [17:0] trunc_ln232_17_fu_1680_p1;
wire   [17:0] trunc_ln229_9_fu_1264_p5;
wire   [12:0] trunc_ln232_16_fu_1676_p1;
wire   [12:0] trunc_ln229_7_fu_1252_p5;
wire   [26:0] trunc_ln232_15_fu_1672_p1;
wire   [26:0] trunc_ln229_5_fu_1236_p7;
wire   [23:0] trunc_ln232_14_fu_1668_p1;
wire   [23:0] trunc_ln229_4_fu_1212_p6;
wire   [18:0] trunc_ln232_13_fu_1664_p1;
wire   [18:0] trunc_ln229_3_fu_1198_p6;
wire   [32:0] trunc_ln232_12_fu_1660_p1;
wire   [32:0] tmp_14_fu_1642_p8;
wire   [29:0] trunc_ln232_11_fu_1628_p1;
wire   [29:0] trunc_ln229_2_fu_1182_p7;
wire   [24:0] trunc_ln232_10_fu_1624_p1;
wire   [24:0] trunc_ln229_s_fu_1166_p7;
wire   [38:0] trunc_ln232_9_fu_1620_p1;
wire   [38:0] tmp_13_fu_1600_p9;
wire   [35:0] trunc_ln232_8_fu_1586_p1;
wire   [35:0] tmp_12_fu_1568_p8;
wire   [30:0] trunc_ln232_7_fu_1564_p1;
wire   [30:0] trunc_ln229_8_fu_1148_p8;
wire   [44:0] trunc_ln232_6_fu_1560_p1;
wire   [44:0] tmp_11_fu_1538_p10;
wire   [41:0] trunc_ln232_5_fu_1524_p1;
wire   [41:0] tmp_10_fu_1504_p9;
wire   [36:0] trunc_ln232_4_fu_1500_p1;
wire   [36:0] tmp_s_fu_1480_p9;
wire   [47:0] trunc_ln232_3_fu_1476_p1;
wire   [47:0] tmp_9_fu_1452_p11;
wire   [42:0] trunc_ln232_2_fu_1448_p1;
wire   [42:0] tmp_8_fu_1426_p10;
wire   [42:0] xor_ln232_21_fu_1830_p2;
wire   [47:0] xor_ln232_20_fu_1824_p2;
wire   [50:0] s_input_fu_1704_p2;
wire   [0:0] tmp_37_fu_1844_p3;
wire   [0:0] tmp_36_fu_1836_p3;
wire   [3:0] trunc_ln6_fu_1852_p4;
wire   [5:0] or_ln_fu_1862_p4;
wire   [7:0] zext_ln246_fu_1872_p1;
wire   [31:0] add_ln_fu_1876_p3;
wire   [36:0] xor_ln232_19_fu_1818_p2;
wire   [41:0] xor_ln232_18_fu_1812_p2;
wire   [44:0] xor_ln232_17_fu_1806_p2;
wire   [0:0] tmp_39_fu_1897_p3;
wire   [0:0] tmp_38_fu_1889_p3;
wire   [3:0] trunc_ln243_1_fu_1905_p4;
wire   [5:0] or_ln246_1_fu_1915_p4;
wire   [7:0] zext_ln246_2_fu_1925_p1;
wire   [10:0] zext_ln246_3_cast_fu_1929_p3;
wire   [10:0] add_ln246_fu_1937_p2;
wire   [30:0] xor_ln232_16_fu_1800_p2;
wire   [35:0] xor_ln232_15_fu_1794_p2;
wire   [38:0] xor_ln232_14_fu_1788_p2;
wire   [0:0] tmp_41_fu_1956_p3;
wire   [0:0] tmp_40_fu_1948_p3;
wire   [3:0] trunc_ln243_2_fu_1964_p4;
wire   [5:0] or_ln246_2_fu_1974_p4;
wire   [7:0] zext_ln246_3_fu_1984_p1;
wire   [10:0] zext_ln246_5_cast_fu_1988_p3;
wire   [10:0] add_ln246_1_fu_1996_p2;
wire   [24:0] xor_ln232_13_fu_1782_p2;
wire   [29:0] xor_ln232_12_fu_1776_p2;
wire   [32:0] xor_ln232_11_fu_1770_p2;
wire   [0:0] tmp_43_fu_2015_p3;
wire   [0:0] tmp_42_fu_2007_p3;
wire   [3:0] trunc_ln243_3_fu_2023_p4;
wire   [5:0] or_ln246_3_fu_2033_p4;
wire   [7:0] zext_ln246_4_fu_2043_p1;
wire   [10:0] zext_ln246_7_cast_fu_2047_p3;
wire   [10:0] add_ln246_2_fu_2055_p2;
wire   [18:0] xor_ln232_10_fu_1764_p2;
wire   [23:0] xor_ln232_9_fu_1758_p2;
wire   [26:0] xor_ln232_8_fu_1752_p2;
wire   [0:0] tmp_45_fu_2074_p3;
wire   [0:0] tmp_44_fu_2066_p3;
wire   [3:0] trunc_ln243_4_fu_2082_p4;
wire   [5:0] or_ln246_4_fu_2092_p4;
wire   [7:0] zext_ln246_5_fu_2102_p1;
wire   [10:0] zext_ln246_9_cast_fu_2106_p3;
wire   [10:0] add_ln246_3_fu_2114_p2;
wire   [12:0] xor_ln232_7_fu_1746_p2;
wire   [17:0] xor_ln232_6_fu_1740_p2;
wire   [20:0] xor_ln232_5_fu_1734_p2;
wire   [0:0] tmp_47_fu_2133_p3;
wire   [0:0] tmp_46_fu_2125_p3;
wire   [3:0] trunc_ln243_5_fu_2141_p4;
wire   [5:0] or_ln246_5_fu_2151_p4;
wire   [7:0] zext_ln246_6_fu_2161_p1;
wire   [10:0] zext_ln246_11_cast_fu_2165_p3;
wire   [10:0] add_ln246_4_fu_2173_p2;
wire   [6:0] xor_ln232_4_fu_1728_p2;
wire   [11:0] xor_ln232_3_fu_1722_p2;
wire   [14:0] xor_ln232_2_fu_1716_p2;
wire   [0:0] tmp_49_fu_2192_p3;
wire   [0:0] tmp_48_fu_2184_p3;
wire   [3:0] trunc_ln243_6_fu_2200_p4;
wire   [5:0] or_ln246_6_fu_2210_p4;
wire   [7:0] zext_ln246_7_fu_2220_p1;
wire   [10:0] zext_ln246_13_cast_fu_2224_p3;
wire   [10:0] add_ln246_5_fu_2232_p2;
wire   [5:0] trunc_ln232_1_fu_1422_p1;
wire   [5:0] trunc_ln229_6_fu_1100_p3;
wire   [0:0] trunc_ln240_fu_2243_p1;
wire   [5:0] xor_ln240_fu_2247_p2;
wire   [8:0] xor_ln232_1_fu_1710_p2;
wire   [0:0] tmp_50_fu_2259_p3;
wire   [0:0] xor_ln241_fu_2253_p2;
wire   [3:0] trunc_ln243_7_fu_2267_p4;
wire   [5:0] or_ln246_7_fu_2277_p4;
wire   [7:0] zext_ln246_8_fu_2287_p1;
wire   [10:0] zext_ln246_15_cast_fu_2291_p3;
wire   [10:0] add_ln246_6_fu_2299_p2;
wire   [0:0] trunc_ln253_1_fu_2326_p1;
wire   [0:0] tmp_51_fu_2314_p3;
wire   [0:0] trunc_ln254_fu_2322_p1;
wire   [0:0] tmp_52_fu_2330_p3;
wire   [0:0] tmp_53_fu_2338_p3;
wire   [0:0] trunc_ln254_1_fu_2346_p1;
wire   [0:0] trunc_ln253_2_fu_2350_p1;
wire   [0:0] tmp_54_fu_2354_p3;
wire   [0:0] tmp_55_fu_2362_p3;
wire   [0:0] tmp_56_fu_2370_p3;
wire   [0:0] tmp_58_fu_2386_p3;
wire   [0:0] tmp_57_fu_2378_p3;
wire   [0:0] tmp_59_fu_2394_p3;
wire   [0:0] tmp_60_fu_2402_p3;
wire   [0:0] tmp_62_fu_2418_p3;
wire   [0:0] tmp_61_fu_2410_p3;
wire   [0:0] tmp_63_fu_2430_p3;
wire   [0:0] trunc_ln253_fu_2310_p1;
wire   [0:0] trunc_ln253_4_fu_2438_p1;
wire   [0:0] tmp_64_fu_2442_p3;
wire   [0:0] trunc_ln253_5_fu_2450_p1;
wire   [0:0] tmp_65_fu_2454_p3;
wire   [0:0] tmp_67_fu_2470_p3;
wire   [0:0] tmp_66_fu_2462_p3;
wire   [0:0] tmp_68_fu_2478_p3;
wire   [0:0] tmp_69_fu_2486_p3;
wire   [0:0] tmp_70_fu_2494_p3;
wire   [0:0] tmp_71_fu_2502_p3;
wire   [0:0] tmp_72_fu_2510_p3;
wire   [0:0] tmp_73_fu_2518_p3;
wire   [0:0] trunc_ln253_3_fu_2426_p1;
wire   [0:0] tmp_74_fu_2526_p3;
wire   [31:0] or_ln254_9_fu_2534_p33;
wire   [6:0] sub_ln270_fu_2637_p2;
wire   [63:0] zext_ln270_fu_2643_p1;
wire   [63:0] lshr_ln270_fu_2647_p2;
wire   [0:0] trunc_ln270_fu_2652_p1;
reg   [12:0] ap_NS_fsm;
reg    ap_idle_pp0;
wire    ap_enable_pp0;

// power-on initialization
initial begin
#0 ap_CS_fsm = 13'd1;
#0 ap_enable_reg_pp0_iter0 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
end

des_dec_IP #(
    .DataWidth( 7 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
IP_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(IP_address0),
    .ce0(IP_ce0),
    .q0(IP_q0)
);

des_dec_PC1 #(
    .DataWidth( 6 ),
    .AddressRange( 56 ),
    .AddressWidth( 6 ))
PC1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(PC1_address0),
    .ce0(PC1_ce0),
    .q0(PC1_q0)
);

des_dec_PC2 #(
    .DataWidth( 6 ),
    .AddressRange( 48 ),
    .AddressWidth( 6 ))
PC2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(PC2_address0),
    .ce0(PC2_ce0),
    .q0(PC2_q0)
);

des_dec_S #(
    .DataWidth( 4 ),
    .AddressRange( 512 ),
    .AddressWidth( 9 ))
S_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(S_address0),
    .ce0(S_ce0),
    .q0(S_q0),
    .address1(S_address1),
    .ce1(S_ce1),
    .q1(S_q1),
    .address2(S_address2),
    .ce2(S_ce2),
    .q2(S_q2),
    .address3(S_address3),
    .ce3(S_ce3),
    .q3(S_q3),
    .address4(S_address4),
    .ce4(S_ce4),
    .q4(S_q4),
    .address5(S_address5),
    .ce5(S_ce5),
    .q5(S_q5),
    .address6(S_address6),
    .ce6(S_ce6),
    .q6(S_q6),
    .address7(S_address7),
    .ce7(S_ce7),
    .q7(S_q7)
);

des_dec_PI #(
    .DataWidth( 7 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
PI_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(PI_address0),
    .ce0(PI_ce0),
    .q0(PI_q0)
);

des_dec_sub_key #(
    .DataWidth( 64 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
sub_key_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(sub_key_address0),
    .ce0(sub_key_ce0),
    .we0(sub_key_we0),
    .d0(sub_key_load_1_reg_568),
    .q0(sub_key_q0)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln223_fu_1005_p2 == 1'd1))) begin
            ap_enable_reg_pp0_iter0 <= 1'b0;
        end else if (((1'b1 == ap_CS_fsm_state6) & (icmp_ln192_fu_787_p2 == 1'd1))) begin
            ap_enable_reg_pp0_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end else if (((1'b1 == ap_CS_fsm_state6) & (icmp_ln192_fu_787_p2 == 1'd1))) begin
            ap_enable_reg_pp0_iter2 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state6) & (empty_33_fu_835_p2 == 1'd1) & (icmp_ln192_fu_787_p2 == 1'd0))) begin
        C_1_fu_326 <= C_3_fu_907_p3;
    end else if (((1'b1 == ap_CS_fsm_state6) & (empty_33_fu_835_p2 == 1'd0) & (icmp_ln192_fu_787_p2 == 1'd0))) begin
        C_1_fu_326 <= C_2_fu_855_p3;
    end else if (((1'b1 == ap_CS_fsm_state4) & (icmp_ln182_fu_712_p2 == 1'd1))) begin
        C_1_fu_326 <= {{permuted_choice_1_0_reg_535[55:28]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state6) & (empty_33_fu_835_p2 == 1'd1) & (icmp_ln192_fu_787_p2 == 1'd0))) begin
        D_fu_330 <= D_3_fu_927_p3;
    end else if (((1'b1 == ap_CS_fsm_state6) & (empty_33_fu_835_p2 == 1'd0) & (icmp_ln192_fu_787_p2 == 1'd0))) begin
        D_fu_330 <= D_2_fu_877_p3;
    end else if (((1'b1 == ap_CS_fsm_state4) & (icmp_ln182_fu_712_p2 == 1'd1))) begin
        D_fu_330 <= D_1_fu_743_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state6) & (icmp_ln192_fu_787_p2 == 1'd1))) begin
        L_0_reg_612 <= L_reg_2691;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln223_reg_2790_pp0_iter1_reg == 1'd0))) begin
        L_0_reg_612 <= temp_reg_602;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        i_0_reg_524 <= i_reg_2676;
    end else if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        i_0_reg_524 <= 7'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        i_1_reg_546 <= i_5_reg_2709;
    end else if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln171_fu_651_p2 == 1'd1))) begin
        i_1_reg_546 <= 6'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state8) & (icmp_ln216_fu_958_p2 == 1'd1))) begin
        i_2_reg_557 <= i_8_reg_2749;
    end else if (((1'b1 == ap_CS_fsm_state4) & (icmp_ln182_fu_712_p2 == 1'd1))) begin
        i_2_reg_557 <= 5'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state6) & (icmp_ln192_fu_787_p2 == 1'd1))) begin
        i_3_reg_591 <= 5'd0;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln223_fu_1005_p2 == 1'd0))) begin
        i_3_reg_591 <= i_6_fu_1011_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        i_4_reg_623 <= i_7_reg_2857;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        i_4_reg_623 <= 7'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        init_perm_res_0_reg_513 <= init_perm_res_fu_705_p3;
    end else if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        init_perm_res_0_reg_513 <= 64'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        inv_init_perm_res_0_reg_634 <= inv_init_perm_res_fu_2656_p3;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        inv_init_perm_res_0_reg_634 <= 64'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        j_0_reg_580 <= j_reg_2770;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        j_0_reg_580 <= 6'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        permuted_choice_1_0_reg_535 <= permuted_choice_1_fu_780_p3;
    end else if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln171_fu_651_p2 == 1'd1))) begin
        permuted_choice_1_0_reg_535 <= 64'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        sub_key_load_1_reg_568 <= or_ln1_fu_998_p3;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        sub_key_load_1_reg_568 <= 64'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state6) & (icmp_ln192_fu_787_p2 == 1'd1))) begin
        temp_reg_602 <= R_reg_2696;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln223_reg_2790_pp0_iter1_reg == 1'd0))) begin
        temp_reg_602 <= R_1_fu_2602_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln171_fu_651_p2 == 1'd1))) begin
        L_reg_2691 <= {{init_perm_res_0_reg_513[63:32]}};
        R_reg_2696 <= R_fu_682_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        i_5_reg_2709 <= i_5_fu_718_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        i_7_reg_2857 <= i_7_fu_2622_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        i_8_reg_2749 <= i_8_fu_793_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        i_reg_2676 <= i_fu_657_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        icmp_ln223_reg_2790 <= icmp_ln223_fu_1005_p2;
        icmp_ln223_reg_2790_pp0_iter1_reg <= icmp_ln223_reg_2790;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        j_reg_2770 <= j_fu_964_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        pre_output_reg_2849 <= pre_output_fu_2608_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state6) & (icmp_ln192_fu_787_p2 == 1'd0))) begin
        sub_key_addr_reg_2757 <= zext_ln214_fu_945_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        tmp_23_reg_2762 <= tmp_23_fu_950_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln171_fu_651_p2 == 1'd0))) begin
        trunc_ln174_1_reg_2686 <= trunc_ln174_1_fu_668_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state4) & (icmp_ln182_fu_712_p2 == 1'd0))) begin
        trunc_ln184_1_reg_2719 <= trunc_ln184_1_fu_729_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state8) & (icmp_ln216_fu_958_p2 == 1'd0))) begin
        trunc_ln218_1_reg_2780 <= trunc_ln218_1_fu_975_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state14) & (icmp_ln267_fu_2616_p2 == 1'd0))) begin
        trunc_ln270_1_reg_2867 <= trunc_ln270_1_fu_2633_p1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        IP_ce0 = 1'b1;
    end else begin
        IP_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        PC1_ce0 = 1'b1;
    end else begin
        PC1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        PC2_ce0 = 1'b1;
    end else begin
        PC2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        PI_ce0 = 1'b1;
    end else begin
        PI_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        S_ce0 = 1'b1;
    end else begin
        S_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        S_ce1 = 1'b1;
    end else begin
        S_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        S_ce2 = 1'b1;
    end else begin
        S_ce2 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        S_ce3 = 1'b1;
    end else begin
        S_ce3 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        S_ce4 = 1'b1;
    end else begin
        S_ce4 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        S_ce5 = 1'b1;
    end else begin
        S_ce5 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        S_ce6 = 1'b1;
    end else begin
        S_ce6 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        S_ce7 = 1'b1;
    end else begin
        S_ce7 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state14) & (icmp_ln267_fu_2616_p2 == 1'd1))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln223_reg_2790_pp0_iter1_reg == 1'd0))) begin
        ap_phi_mux_temp_phi_fu_605_p4 = R_1_fu_2602_p2;
    end else begin
        ap_phi_mux_temp_phi_fu_605_p4 = temp_reg_602;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state14) & (icmp_ln267_fu_2616_p2 == 1'd1))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        sub_key_address0 = zext_ln232_fu_1023_p1;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        sub_key_address0 = sub_key_addr_reg_2757;
    end else begin
        sub_key_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state8) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        sub_key_ce0 = 1'b1;
    end else begin
        sub_key_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        sub_key_we0 = 1'b1;
    end else begin
        sub_key_we0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln171_fu_651_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_state3 : begin
            ap_NS_fsm = ap_ST_fsm_state2;
        end
        ap_ST_fsm_state4 : begin
            if (((1'b1 == ap_CS_fsm_state4) & (icmp_ln182_fu_712_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state4;
        end
        ap_ST_fsm_state6 : begin
            if (((1'b1 == ap_CS_fsm_state6) & (icmp_ln192_fu_787_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_state8;
        end
        ap_ST_fsm_state8 : begin
            if (((1'b1 == ap_CS_fsm_state8) & (icmp_ln216_fu_958_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state9;
            end
        end
        ap_ST_fsm_state9 : begin
            ap_NS_fsm = ap_ST_fsm_state8;
        end
        ap_ST_fsm_pp0_stage0 : begin
            if (~((ap_enable_reg_pp0_iter1 == 1'b0) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if (((ap_enable_reg_pp0_iter1 == 1'b0) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state13;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_state13 : begin
            ap_NS_fsm = ap_ST_fsm_state14;
        end
        ap_ST_fsm_state14 : begin
            if (((1'b1 == ap_CS_fsm_state14) & (icmp_ln267_fu_2616_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state15;
            end
        end
        ap_ST_fsm_state15 : begin
            ap_NS_fsm = ap_ST_fsm_state14;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign C_2_fu_855_p3 = {{trunc_ln203_fu_841_p1}, {tmp_4_fu_845_p4}};

assign C_3_fu_907_p3 = {{trunc_ln197_fu_903_p1}, {tmp_2_fu_895_p3}};

assign D_1_fu_743_p1 = permuted_choice_1_0_reg_535[27:0];

assign D_2_fu_877_p3 = {{trunc_ln204_fu_863_p1}, {tmp_5_fu_867_p4}};

assign D_3_fu_927_p3 = {{trunc_ln198_fu_923_p1}, {tmp_3_fu_915_p3}};

assign IP_address0 = zext_ln174_1_fu_663_p1;

assign PC1_address0 = zext_ln184_1_fu_724_p1;

assign PC2_address0 = zext_ln218_fu_970_p1;

assign PI_address0 = zext_ln270_1_fu_2628_p1;

assign R_1_fu_2602_p2 = (or_ln254_9_fu_2534_p33 ^ L_0_reg_612);

assign R_fu_682_p1 = init_perm_res_0_reg_513[31:0];

assign S_address0 = zext_ln246_1_fu_1884_p1;

assign S_address1 = sext_ln246_fu_1943_p1;

assign S_address2 = sext_ln246_1_fu_2002_p1;

assign S_address3 = sext_ln246_2_fu_2061_p1;

assign S_address4 = sext_ln246_3_fu_2120_p1;

assign S_address5 = sext_ln246_4_fu_2179_p1;

assign S_address6 = sext_ln246_5_fu_2238_p1;

assign S_address7 = sext_ln246_6_fu_2305_p1;

assign add_ln246_1_fu_1996_p2 = (11'd128 + zext_ln246_5_cast_fu_1988_p3);

assign add_ln246_2_fu_2055_p2 = (11'd192 + zext_ln246_7_cast_fu_2047_p3);

assign add_ln246_3_fu_2114_p2 = (11'd256 + zext_ln246_9_cast_fu_2106_p3);

assign add_ln246_4_fu_2173_p2 = (11'd320 + zext_ln246_11_cast_fu_2165_p3);

assign add_ln246_5_fu_2232_p2 = (11'd384 + zext_ln246_13_cast_fu_2224_p3);

assign add_ln246_6_fu_2299_p2 = (11'd448 + zext_ln246_15_cast_fu_2291_p3);

assign add_ln246_fu_1937_p2 = (11'd64 + zext_ln246_3_cast_fu_1929_p3);

assign add_ln_fu_1876_p3 = {{24'd0}, {zext_ln246_fu_1872_p1}};

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state13 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_state14 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_state15 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_state9 = ap_CS_fsm[32'd8];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_return = inv_init_perm_res_0_reg_634;

assign empty_27_fu_799_p2 = ((i_2_reg_557 == 5'd15) ? 1'b1 : 1'b0);

assign empty_28_fu_805_p2 = ((i_2_reg_557 == 5'd8) ? 1'b1 : 1'b0);

assign empty_29_fu_811_p2 = (empty_28_fu_805_p2 | empty_27_fu_799_p2);

assign empty_30_fu_817_p2 = ((i_2_reg_557 == 5'd1) ? 1'b1 : 1'b0);

assign empty_31_fu_823_p2 = (empty_30_fu_817_p2 | empty_29_fu_811_p2);

assign empty_32_fu_829_p2 = ((i_2_reg_557 == 5'd0) ? 1'b1 : 1'b0);

assign empty_33_fu_835_p2 = (empty_32_fu_829_p2 | empty_31_fu_823_p2);

assign i_5_fu_718_p2 = (i_1_reg_546 + 6'd1);

assign i_6_fu_1011_p2 = (i_3_reg_591 + 5'd1);

assign i_7_fu_2622_p2 = (i_4_reg_623 + 7'd1);

assign i_8_fu_793_p2 = (i_2_reg_557 + 5'd1);

assign i_fu_657_p2 = (i_0_reg_524 + 7'd1);

assign icmp_ln171_fu_651_p2 = ((i_0_reg_524 == 7'd64) ? 1'b1 : 1'b0);

assign icmp_ln182_fu_712_p2 = ((i_1_reg_546 == 6'd56) ? 1'b1 : 1'b0);

assign icmp_ln192_fu_787_p2 = ((i_2_reg_557 == 5'd16) ? 1'b1 : 1'b0);

assign icmp_ln216_fu_958_p2 = ((j_0_reg_580 == 6'd48) ? 1'b1 : 1'b0);

assign icmp_ln223_fu_1005_p2 = ((i_3_reg_591 == 5'd16) ? 1'b1 : 1'b0);

assign icmp_ln267_fu_2616_p2 = ((i_4_reg_623 == 7'd64) ? 1'b1 : 1'b0);

assign init_perm_res_fu_705_p3 = {{trunc_ln174_1_reg_2686}, {trunc_ln174_fu_701_p1}};

assign inv_init_perm_res_fu_2656_p3 = {{trunc_ln270_1_reg_2867}, {trunc_ln270_fu_2652_p1}};

assign j_fu_964_p2 = (j_0_reg_580 + 6'd1);

assign lshr_ln174_fu_696_p2 = input_r >> zext_ln174_fu_692_p1;

assign lshr_ln184_fu_771_p2 = key >> zext_ln184_fu_767_p1;

assign lshr_ln218_fu_989_p2 = tmp_23_reg_2762 >> zext_ln218_1_fu_985_p1;

assign lshr_ln270_fu_2647_p2 = pre_output_reg_2849 >> zext_ln270_fu_2643_p1;

assign or_ln1_fu_998_p3 = {{trunc_ln218_1_reg_2780}, {trunc_ln218_fu_994_p1}};

assign or_ln246_1_fu_1915_p4 = {{{tmp_39_fu_1897_p3}, {tmp_38_fu_1889_p3}}, {trunc_ln243_1_fu_1905_p4}};

assign or_ln246_2_fu_1974_p4 = {{{tmp_41_fu_1956_p3}, {tmp_40_fu_1948_p3}}, {trunc_ln243_2_fu_1964_p4}};

assign or_ln246_3_fu_2033_p4 = {{{tmp_43_fu_2015_p3}, {tmp_42_fu_2007_p3}}, {trunc_ln243_3_fu_2023_p4}};

assign or_ln246_4_fu_2092_p4 = {{{tmp_45_fu_2074_p3}, {tmp_44_fu_2066_p3}}, {trunc_ln243_4_fu_2082_p4}};

assign or_ln246_5_fu_2151_p4 = {{{tmp_47_fu_2133_p3}, {tmp_46_fu_2125_p3}}, {trunc_ln243_5_fu_2141_p4}};

assign or_ln246_6_fu_2210_p4 = {{{tmp_49_fu_2192_p3}, {tmp_48_fu_2184_p3}}, {trunc_ln243_6_fu_2200_p4}};

assign or_ln246_7_fu_2277_p4 = {{{tmp_50_fu_2259_p3}, {xor_ln241_fu_2253_p2}}, {trunc_ln243_7_fu_2267_p4}};

assign or_ln254_9_fu_2534_p33 = {{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{trunc_ln253_1_fu_2326_p1}, {tmp_51_fu_2314_p3}}, {trunc_ln254_fu_2322_p1}}, {tmp_52_fu_2330_p3}}, {tmp_53_fu_2338_p3}}, {trunc_ln254_1_fu_2346_p1}}, {trunc_ln253_2_fu_2350_p1}}, {tmp_54_fu_2354_p3}}, {tmp_55_fu_2362_p3}}, {tmp_56_fu_2370_p3}}, {tmp_58_fu_2386_p3}}, {tmp_57_fu_2378_p3}}, {tmp_59_fu_2394_p3}}, {tmp_60_fu_2402_p3}}, {tmp_62_fu_2418_p3}}, {tmp_61_fu_2410_p3}}, {tmp_63_fu_2430_p3}}, {trunc_ln253_fu_2310_p1}}, {trunc_ln253_4_fu_2438_p1}}, {tmp_64_fu_2442_p3}}, {trunc_ln253_5_fu_2450_p1}}, {tmp_65_fu_2454_p3}}, {tmp_67_fu_2470_p3}}, {tmp_66_fu_2462_p3}}, {tmp_68_fu_2478_p3}}, {tmp_69_fu_2486_p3}}, {tmp_70_fu_2494_p3}}, {tmp_71_fu_2502_p3}}, {tmp_72_fu_2510_p3}}, {tmp_73_fu_2518_p3}}, {trunc_ln253_3_fu_2426_p1}}, {tmp_74_fu_2526_p3}};

assign or_ln_fu_1862_p4 = {{{tmp_37_fu_1844_p3}, {tmp_36_fu_1836_p3}}, {trunc_ln6_fu_1852_p4}};

assign permuted_choice_1_fu_780_p3 = {{trunc_ln184_1_reg_2719}, {trunc_ln184_fu_776_p1}};

assign pre_output_fu_2608_p3 = {{temp_reg_602}, {L_0_reg_612}};

assign s_input_2_cast_fu_1392_p12 = {{{{{{{{{{{{{{{{{{{{3'd0}, {trunc_ln229_fu_1036_p1}}}, {tmp_30_fu_1362_p4}}}, {tmp_31_fu_1372_p4}}}, {tmp_32_fu_1382_p4}}}, {tmp_20_fu_1108_p4}}}, {tmp_21_fu_1118_p4}}}, {tmp_22_fu_1128_p4}}}, {tmp_24_fu_1138_p4}}}, {trunc_ln229_1_fu_1096_p1}}}, {tmp_6_fu_1028_p3}};

assign s_input_fu_1704_p2 = (trunc_ln232_fu_1418_p1 ^ s_input_2_cast_fu_1392_p12);

assign sext_ln246_1_fu_2002_p1 = $signed(add_ln246_1_fu_1996_p2);

assign sext_ln246_2_fu_2061_p1 = $signed(add_ln246_2_fu_2055_p2);

assign sext_ln246_3_fu_2120_p1 = $signed(add_ln246_3_fu_2114_p2);

assign sext_ln246_4_fu_2179_p1 = $signed(add_ln246_4_fu_2173_p2);

assign sext_ln246_5_fu_2238_p1 = $signed(add_ln246_5_fu_2232_p2);

assign sext_ln246_6_fu_2305_p1 = $signed(add_ln246_6_fu_2299_p2);

assign sext_ln246_fu_1943_p1 = $signed(add_ln246_fu_1937_p2);

assign sub_ln174_fu_686_p2 = ($signed(7'd64) - $signed(IP_q0));

assign sub_ln184_fu_761_p2 = ($signed(7'd64) - $signed(zext_ln184_2_fu_757_p1));

assign sub_ln218_fu_979_p2 = ($signed(6'd56) - $signed(PC2_q0));

assign sub_ln232_fu_1017_p2 = (5'd15 - i_3_reg_591);

assign sub_ln270_fu_2637_p2 = ($signed(7'd64) - $signed(PI_q0));

assign tmp_10_fu_1504_p9 = {{{{{{{{tmp_31_fu_1372_p4}, {tmp_32_fu_1382_p4}}, {tmp_20_fu_1108_p4}}, {tmp_21_fu_1118_p4}}, {tmp_22_fu_1128_p4}}, {tmp_24_fu_1138_p4}}, {trunc_ln229_1_fu_1096_p1}}, {tmp_6_fu_1028_p3}};

assign tmp_11_fu_1538_p10 = {{{{{{{{{tmp_33_fu_1528_p4}, {tmp_31_fu_1372_p4}}, {tmp_32_fu_1382_p4}}, {tmp_20_fu_1108_p4}}, {tmp_21_fu_1118_p4}}, {tmp_22_fu_1128_p4}}, {tmp_24_fu_1138_p4}}, {trunc_ln229_1_fu_1096_p1}}, {tmp_6_fu_1028_p3}};

assign tmp_12_fu_1568_p8 = {{{{{{{tmp_32_fu_1382_p4}, {tmp_20_fu_1108_p4}}, {tmp_21_fu_1118_p4}}, {tmp_22_fu_1128_p4}}, {tmp_24_fu_1138_p4}}, {trunc_ln229_1_fu_1096_p1}}, {tmp_6_fu_1028_p3}};

assign tmp_13_fu_1600_p9 = {{{{{{{{tmp_34_fu_1590_p4}, {tmp_32_fu_1382_p4}}, {tmp_20_fu_1108_p4}}, {tmp_21_fu_1118_p4}}, {tmp_22_fu_1128_p4}}, {tmp_24_fu_1138_p4}}, {trunc_ln229_1_fu_1096_p1}}, {tmp_6_fu_1028_p3}};

assign tmp_14_fu_1642_p8 = {{{{{{{tmp_35_fu_1632_p4}, {tmp_20_fu_1108_p4}}, {tmp_21_fu_1118_p4}}, {tmp_22_fu_1128_p4}}, {tmp_24_fu_1138_p4}}, {trunc_ln229_1_fu_1096_p1}}, {tmp_6_fu_1028_p3}};

assign tmp_15_fu_1048_p3 = ap_phi_mux_temp_phi_fu_605_p4[32'd23];

assign tmp_16_fu_1056_p3 = ap_phi_mux_temp_phi_fu_605_p4[32'd19];

assign tmp_17_fu_1064_p3 = ap_phi_mux_temp_phi_fu_605_p4[32'd15];

assign tmp_18_fu_1072_p3 = ap_phi_mux_temp_phi_fu_605_p4[32'd11];

assign tmp_19_fu_1080_p3 = ap_phi_mux_temp_phi_fu_605_p4[32'd7];

assign tmp_20_fu_1108_p4 = {{ap_phi_mux_temp_phi_fu_605_p4[20:15]}};

assign tmp_21_fu_1118_p4 = {{ap_phi_mux_temp_phi_fu_605_p4[16:11]}};

assign tmp_22_fu_1128_p4 = {{ap_phi_mux_temp_phi_fu_605_p4[12:7]}};

assign tmp_23_fu_950_p3 = {{C_1_fu_326}, {D_fu_330}};

assign tmp_24_fu_1138_p4 = {{ap_phi_mux_temp_phi_fu_605_p4[8:3]}};

assign tmp_25_fu_1088_p3 = ap_phi_mux_temp_phi_fu_605_p4[32'd3];

assign tmp_26_fu_1226_p4 = {{ap_phi_mux_temp_phi_fu_605_p4[17:15]}};

assign tmp_27_fu_1276_p4 = {{ap_phi_mux_temp_phi_fu_605_p4[13:11]}};

assign tmp_28_fu_1320_p4 = {{ap_phi_mux_temp_phi_fu_605_p4[9:7]}};

assign tmp_29_fu_1342_p4 = {{ap_phi_mux_temp_phi_fu_605_p4[5:3]}};

assign tmp_2_fu_895_p3 = C_1_fu_326[32'd27];

assign tmp_30_fu_1362_p4 = {{ap_phi_mux_temp_phi_fu_605_p4[31:27]}};

assign tmp_31_fu_1372_p4 = {{ap_phi_mux_temp_phi_fu_605_p4[28:23]}};

assign tmp_32_fu_1382_p4 = {{ap_phi_mux_temp_phi_fu_605_p4[24:19]}};

assign tmp_33_fu_1528_p4 = {{ap_phi_mux_temp_phi_fu_605_p4[29:27]}};

assign tmp_34_fu_1590_p4 = {{ap_phi_mux_temp_phi_fu_605_p4[25:23]}};

assign tmp_35_fu_1632_p4 = {{ap_phi_mux_temp_phi_fu_605_p4[21:19]}};

assign tmp_36_fu_1836_p3 = xor_ln232_21_fu_1830_p2[32'd42];

assign tmp_37_fu_1844_p3 = xor_ln232_20_fu_1824_p2[32'd47];

assign tmp_38_fu_1889_p3 = xor_ln232_19_fu_1818_p2[32'd36];

assign tmp_39_fu_1897_p3 = xor_ln232_18_fu_1812_p2[32'd41];

assign tmp_3_fu_915_p3 = D_fu_330[32'd27];

assign tmp_40_fu_1948_p3 = xor_ln232_16_fu_1800_p2[32'd30];

assign tmp_41_fu_1956_p3 = xor_ln232_15_fu_1794_p2[32'd35];

assign tmp_42_fu_2007_p3 = xor_ln232_13_fu_1782_p2[32'd24];

assign tmp_43_fu_2015_p3 = xor_ln232_12_fu_1776_p2[32'd29];

assign tmp_44_fu_2066_p3 = xor_ln232_10_fu_1764_p2[32'd18];

assign tmp_45_fu_2074_p3 = xor_ln232_9_fu_1758_p2[32'd23];

assign tmp_46_fu_2125_p3 = xor_ln232_7_fu_1746_p2[32'd12];

assign tmp_47_fu_2133_p3 = xor_ln232_6_fu_1740_p2[32'd17];

assign tmp_48_fu_2184_p3 = xor_ln232_4_fu_1728_p2[32'd6];

assign tmp_49_fu_2192_p3 = xor_ln232_3_fu_1722_p2[32'd11];

assign tmp_4_fu_845_p4 = {{C_1_fu_326[27:26]}};

assign tmp_50_fu_2259_p3 = xor_ln240_fu_2247_p2[32'd5];

assign tmp_51_fu_2314_p3 = S_q1[32'd1];

assign tmp_52_fu_2330_p3 = S_q5[32'd3];

assign tmp_53_fu_2338_p3 = S_q7[32'd3];

assign tmp_54_fu_2354_p3 = S_q4[32'd3];

assign tmp_55_fu_2362_p3 = S_q0[32'd3];

assign tmp_56_fu_2370_p3 = S_q3[32'd1];

assign tmp_57_fu_2378_p3 = S_q6[32'd2];

assign tmp_58_fu_2386_p3 = S_q5[32'd1];

assign tmp_59_fu_2394_p3 = S_q1[32'd3];

assign tmp_5_fu_867_p4 = {{D_fu_330[27:26]}};

assign tmp_60_fu_2402_p3 = S_q4[32'd2];

assign tmp_61_fu_2410_p3 = S_q2[32'd2];

assign tmp_62_fu_2418_p3 = S_q7[32'd1];

assign tmp_63_fu_2430_p3 = S_q0[32'd2];

assign tmp_64_fu_2442_p3 = S_q3[32'd2];

assign tmp_65_fu_2454_p3 = S_q6[32'd1];

assign tmp_66_fu_2462_p3 = S_q2[32'd3];

assign tmp_67_fu_2470_p3 = S_q0[32'd1];

assign tmp_68_fu_2478_p3 = S_q4[32'd1];

assign tmp_69_fu_2486_p3 = S_q3[32'd3];

assign tmp_6_fu_1028_p3 = ap_phi_mux_temp_phi_fu_605_p4[32'd31];

assign tmp_70_fu_2494_p3 = S_q7[32'd2];

assign tmp_71_fu_2502_p3 = S_q1[32'd2];

assign tmp_72_fu_2510_p3 = S_q5[32'd2];

assign tmp_73_fu_2518_p3 = S_q2[32'd1];

assign tmp_74_fu_2526_p3 = S_q6[32'd3];

assign tmp_7_fu_1040_p3 = ap_phi_mux_temp_phi_fu_605_p4[32'd27];

assign tmp_8_fu_1426_p10 = {{{{{{{{{tmp_7_fu_1040_p3}, {tmp_31_fu_1372_p4}}, {tmp_32_fu_1382_p4}}, {tmp_20_fu_1108_p4}}, {tmp_21_fu_1118_p4}}, {tmp_22_fu_1128_p4}}, {tmp_24_fu_1138_p4}}, {trunc_ln229_1_fu_1096_p1}}, {tmp_6_fu_1028_p3}};

assign tmp_9_fu_1452_p11 = {{{{{{{{{{trunc_ln229_fu_1036_p1}, {tmp_30_fu_1362_p4}}, {tmp_31_fu_1372_p4}}, {tmp_32_fu_1382_p4}}, {tmp_20_fu_1108_p4}}, {tmp_21_fu_1118_p4}}, {tmp_22_fu_1128_p4}}, {tmp_24_fu_1138_p4}}, {trunc_ln229_1_fu_1096_p1}}, {tmp_6_fu_1028_p3}};

assign tmp_s_fu_1480_p9 = {{{{{{{{tmp_15_fu_1048_p3}, {tmp_32_fu_1382_p4}}, {tmp_20_fu_1108_p4}}, {tmp_21_fu_1118_p4}}, {tmp_22_fu_1128_p4}}, {tmp_24_fu_1138_p4}}, {trunc_ln229_1_fu_1096_p1}}, {tmp_6_fu_1028_p3}};

assign trunc_ln174_1_fu_668_p1 = init_perm_res_0_reg_513[62:0];

assign trunc_ln174_fu_701_p1 = lshr_ln174_fu_696_p2[0:0];

assign trunc_ln184_1_fu_729_p1 = permuted_choice_1_0_reg_535[62:0];

assign trunc_ln184_fu_776_p1 = lshr_ln184_fu_771_p2[0:0];

assign trunc_ln197_fu_903_p1 = C_1_fu_326[26:0];

assign trunc_ln198_fu_923_p1 = D_fu_330[26:0];

assign trunc_ln203_fu_841_p1 = C_1_fu_326[25:0];

assign trunc_ln204_fu_863_p1 = D_fu_330[25:0];

assign trunc_ln218_1_fu_975_p1 = sub_key_load_1_reg_568[62:0];

assign trunc_ln218_fu_994_p1 = lshr_ln218_fu_989_p2[0:0];

assign trunc_ln229_10_fu_1286_p6 = {{{{{tmp_27_fu_1276_p4}, {tmp_22_fu_1128_p4}}, {tmp_24_fu_1138_p4}}, {trunc_ln229_1_fu_1096_p1}}, {1'd0}};

assign trunc_ln229_11_fu_1300_p4 = {{{tmp_25_fu_1088_p3}, {trunc_ln229_1_fu_1096_p1}}, {1'd0}};

assign trunc_ln229_12_fu_1310_p4 = {{{tmp_24_fu_1138_p4}, {trunc_ln229_1_fu_1096_p1}}, {1'd0}};

assign trunc_ln229_13_fu_1330_p5 = {{{{tmp_28_fu_1320_p4}, {tmp_24_fu_1138_p4}}, {trunc_ln229_1_fu_1096_p1}}, {1'd0}};

assign trunc_ln229_14_fu_1352_p4 = {{{tmp_29_fu_1342_p4}, {trunc_ln229_1_fu_1096_p1}}, {1'd0}};

assign trunc_ln229_1_fu_1096_p1 = ap_phi_mux_temp_phi_fu_605_p4[4:0];

assign trunc_ln229_2_fu_1182_p7 = {{{{{{tmp_20_fu_1108_p4}, {tmp_21_fu_1118_p4}}, {tmp_22_fu_1128_p4}}, {tmp_24_fu_1138_p4}}, {trunc_ln229_1_fu_1096_p1}}, {1'd0}};

assign trunc_ln229_3_fu_1198_p6 = {{{{{tmp_18_fu_1072_p3}, {tmp_22_fu_1128_p4}}, {tmp_24_fu_1138_p4}}, {trunc_ln229_1_fu_1096_p1}}, {1'd0}};

assign trunc_ln229_4_fu_1212_p6 = {{{{{tmp_21_fu_1118_p4}, {tmp_22_fu_1128_p4}}, {tmp_24_fu_1138_p4}}, {trunc_ln229_1_fu_1096_p1}}, {1'd0}};

assign trunc_ln229_5_fu_1236_p7 = {{{{{{tmp_26_fu_1226_p4}, {tmp_21_fu_1118_p4}}, {tmp_22_fu_1128_p4}}, {tmp_24_fu_1138_p4}}, {trunc_ln229_1_fu_1096_p1}}, {1'd0}};

assign trunc_ln229_6_fu_1100_p3 = {{trunc_ln229_1_fu_1096_p1}, {1'd0}};

assign trunc_ln229_7_fu_1252_p5 = {{{{tmp_19_fu_1080_p3}, {tmp_24_fu_1138_p4}}, {trunc_ln229_1_fu_1096_p1}}, {1'd0}};

assign trunc_ln229_8_fu_1148_p8 = {{{{{{{tmp_16_fu_1056_p3}, {tmp_20_fu_1108_p4}}, {tmp_21_fu_1118_p4}}, {tmp_22_fu_1128_p4}}, {tmp_24_fu_1138_p4}}, {trunc_ln229_1_fu_1096_p1}}, {1'd0}};

assign trunc_ln229_9_fu_1264_p5 = {{{{tmp_22_fu_1128_p4}, {tmp_24_fu_1138_p4}}, {trunc_ln229_1_fu_1096_p1}}, {1'd0}};

assign trunc_ln229_fu_1036_p1 = ap_phi_mux_temp_phi_fu_605_p4[0:0];

assign trunc_ln229_s_fu_1166_p7 = {{{{{{tmp_17_fu_1064_p3}, {tmp_21_fu_1118_p4}}, {tmp_22_fu_1128_p4}}, {tmp_24_fu_1138_p4}}, {trunc_ln229_1_fu_1096_p1}}, {1'd0}};

assign trunc_ln232_10_fu_1624_p1 = sub_key_q0[24:0];

assign trunc_ln232_11_fu_1628_p1 = sub_key_q0[29:0];

assign trunc_ln232_12_fu_1660_p1 = sub_key_q0[32:0];

assign trunc_ln232_13_fu_1664_p1 = sub_key_q0[18:0];

assign trunc_ln232_14_fu_1668_p1 = sub_key_q0[23:0];

assign trunc_ln232_15_fu_1672_p1 = sub_key_q0[26:0];

assign trunc_ln232_16_fu_1676_p1 = sub_key_q0[12:0];

assign trunc_ln232_17_fu_1680_p1 = sub_key_q0[17:0];

assign trunc_ln232_18_fu_1684_p1 = sub_key_q0[20:0];

assign trunc_ln232_19_fu_1688_p1 = sub_key_q0[6:0];

assign trunc_ln232_1_fu_1422_p1 = sub_key_q0[5:0];

assign trunc_ln232_20_fu_1692_p1 = sub_key_q0[11:0];

assign trunc_ln232_21_fu_1696_p1 = sub_key_q0[14:0];

assign trunc_ln232_22_fu_1700_p1 = sub_key_q0[8:0];

assign trunc_ln232_2_fu_1448_p1 = sub_key_q0[42:0];

assign trunc_ln232_3_fu_1476_p1 = sub_key_q0[47:0];

assign trunc_ln232_4_fu_1500_p1 = sub_key_q0[36:0];

assign trunc_ln232_5_fu_1524_p1 = sub_key_q0[41:0];

assign trunc_ln232_6_fu_1560_p1 = sub_key_q0[44:0];

assign trunc_ln232_7_fu_1564_p1 = sub_key_q0[30:0];

assign trunc_ln232_8_fu_1586_p1 = sub_key_q0[35:0];

assign trunc_ln232_9_fu_1620_p1 = sub_key_q0[38:0];

assign trunc_ln232_fu_1418_p1 = sub_key_q0[50:0];

assign trunc_ln240_fu_2243_p1 = sub_key_q0[0:0];

assign trunc_ln243_1_fu_1905_p4 = {{xor_ln232_17_fu_1806_p2[40:37]}};

assign trunc_ln243_2_fu_1964_p4 = {{xor_ln232_14_fu_1788_p2[34:31]}};

assign trunc_ln243_3_fu_2023_p4 = {{xor_ln232_11_fu_1770_p2[28:25]}};

assign trunc_ln243_4_fu_2082_p4 = {{xor_ln232_8_fu_1752_p2[22:19]}};

assign trunc_ln243_5_fu_2141_p4 = {{xor_ln232_5_fu_1734_p2[16:13]}};

assign trunc_ln243_6_fu_2200_p4 = {{xor_ln232_2_fu_1716_p2[10:7]}};

assign trunc_ln243_7_fu_2267_p4 = {{xor_ln232_1_fu_1710_p2[4:1]}};

assign trunc_ln253_1_fu_2326_p1 = S_q3[0:0];

assign trunc_ln253_2_fu_2350_p1 = S_q6[0:0];

assign trunc_ln253_3_fu_2426_p1 = S_q0[0:0];

assign trunc_ln253_4_fu_2438_p1 = S_q5[0:0];

assign trunc_ln253_5_fu_2450_p1 = S_q7[0:0];

assign trunc_ln253_fu_2310_p1 = S_q1[0:0];

assign trunc_ln254_1_fu_2346_p1 = S_q2[0:0];

assign trunc_ln254_fu_2322_p1 = S_q4[0:0];

assign trunc_ln270_1_fu_2633_p1 = inv_init_perm_res_0_reg_634[62:0];

assign trunc_ln270_fu_2652_p1 = lshr_ln270_fu_2647_p2[0:0];

assign trunc_ln6_fu_1852_p4 = {{s_input_fu_1704_p2[46:43]}};

assign xor_ln232_10_fu_1764_p2 = (trunc_ln232_13_fu_1664_p1 ^ trunc_ln229_3_fu_1198_p6);

assign xor_ln232_11_fu_1770_p2 = (trunc_ln232_12_fu_1660_p1 ^ tmp_14_fu_1642_p8);

assign xor_ln232_12_fu_1776_p2 = (trunc_ln232_11_fu_1628_p1 ^ trunc_ln229_2_fu_1182_p7);

assign xor_ln232_13_fu_1782_p2 = (trunc_ln232_10_fu_1624_p1 ^ trunc_ln229_s_fu_1166_p7);

assign xor_ln232_14_fu_1788_p2 = (trunc_ln232_9_fu_1620_p1 ^ tmp_13_fu_1600_p9);

assign xor_ln232_15_fu_1794_p2 = (trunc_ln232_8_fu_1586_p1 ^ tmp_12_fu_1568_p8);

assign xor_ln232_16_fu_1800_p2 = (trunc_ln232_7_fu_1564_p1 ^ trunc_ln229_8_fu_1148_p8);

assign xor_ln232_17_fu_1806_p2 = (trunc_ln232_6_fu_1560_p1 ^ tmp_11_fu_1538_p10);

assign xor_ln232_18_fu_1812_p2 = (trunc_ln232_5_fu_1524_p1 ^ tmp_10_fu_1504_p9);

assign xor_ln232_19_fu_1818_p2 = (trunc_ln232_4_fu_1500_p1 ^ tmp_s_fu_1480_p9);

assign xor_ln232_1_fu_1710_p2 = (trunc_ln232_22_fu_1700_p1 ^ trunc_ln229_14_fu_1352_p4);

assign xor_ln232_20_fu_1824_p2 = (trunc_ln232_3_fu_1476_p1 ^ tmp_9_fu_1452_p11);

assign xor_ln232_21_fu_1830_p2 = (trunc_ln232_2_fu_1448_p1 ^ tmp_8_fu_1426_p10);

assign xor_ln232_2_fu_1716_p2 = (trunc_ln232_21_fu_1696_p1 ^ trunc_ln229_13_fu_1330_p5);

assign xor_ln232_3_fu_1722_p2 = (trunc_ln232_20_fu_1692_p1 ^ trunc_ln229_12_fu_1310_p4);

assign xor_ln232_4_fu_1728_p2 = (trunc_ln232_19_fu_1688_p1 ^ trunc_ln229_11_fu_1300_p4);

assign xor_ln232_5_fu_1734_p2 = (trunc_ln232_18_fu_1684_p1 ^ trunc_ln229_10_fu_1286_p6);

assign xor_ln232_6_fu_1740_p2 = (trunc_ln232_17_fu_1680_p1 ^ trunc_ln229_9_fu_1264_p5);

assign xor_ln232_7_fu_1746_p2 = (trunc_ln232_16_fu_1676_p1 ^ trunc_ln229_7_fu_1252_p5);

assign xor_ln232_8_fu_1752_p2 = (trunc_ln232_15_fu_1672_p1 ^ trunc_ln229_5_fu_1236_p7);

assign xor_ln232_9_fu_1758_p2 = (trunc_ln232_14_fu_1668_p1 ^ trunc_ln229_4_fu_1212_p6);

assign xor_ln240_fu_2247_p2 = (trunc_ln232_1_fu_1422_p1 ^ trunc_ln229_6_fu_1100_p3);

assign xor_ln241_fu_2253_p2 = (trunc_ln240_fu_2243_p1 ^ tmp_6_fu_1028_p3);

assign zext_ln174_1_fu_663_p1 = i_0_reg_524;

assign zext_ln174_fu_692_p1 = sub_ln174_fu_686_p2;

assign zext_ln184_1_fu_724_p1 = i_1_reg_546;

assign zext_ln184_2_fu_757_p1 = PC1_q0;

assign zext_ln184_fu_767_p1 = sub_ln184_fu_761_p2;

assign zext_ln214_fu_945_p1 = i_2_reg_557;

assign zext_ln218_1_fu_985_p1 = sub_ln218_fu_979_p2;

assign zext_ln218_fu_970_p1 = j_0_reg_580;

assign zext_ln232_fu_1023_p1 = sub_ln232_fu_1017_p2;

assign zext_ln246_11_cast_fu_2165_p3 = {{3'd0}, {zext_ln246_6_fu_2161_p1}};

assign zext_ln246_13_cast_fu_2224_p3 = {{3'd0}, {zext_ln246_7_fu_2220_p1}};

assign zext_ln246_15_cast_fu_2291_p3 = {{3'd0}, {zext_ln246_8_fu_2287_p1}};

assign zext_ln246_1_fu_1884_p1 = add_ln_fu_1876_p3;

assign zext_ln246_2_fu_1925_p1 = or_ln246_1_fu_1915_p4;

assign zext_ln246_3_cast_fu_1929_p3 = {{3'd0}, {zext_ln246_2_fu_1925_p1}};

assign zext_ln246_3_fu_1984_p1 = or_ln246_2_fu_1974_p4;

assign zext_ln246_4_fu_2043_p1 = or_ln246_3_fu_2033_p4;

assign zext_ln246_5_cast_fu_1988_p3 = {{3'd0}, {zext_ln246_3_fu_1984_p1}};

assign zext_ln246_5_fu_2102_p1 = or_ln246_4_fu_2092_p4;

assign zext_ln246_6_fu_2161_p1 = or_ln246_5_fu_2151_p4;

assign zext_ln246_7_cast_fu_2047_p3 = {{3'd0}, {zext_ln246_4_fu_2043_p1}};

assign zext_ln246_7_fu_2220_p1 = or_ln246_6_fu_2210_p4;

assign zext_ln246_8_fu_2287_p1 = or_ln246_7_fu_2277_p4;

assign zext_ln246_9_cast_fu_2106_p3 = {{3'd0}, {zext_ln246_5_fu_2102_p1}};

assign zext_ln246_fu_1872_p1 = or_ln_fu_1862_p4;

assign zext_ln270_1_fu_2628_p1 = i_4_reg_623;

assign zext_ln270_fu_2643_p1 = sub_ln270_fu_2637_p2;

endmodule //des_dec
