$date
	Mon Jan 13 21:51:34 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module SevenSegmentDecoder $end
$var wire 4 ! DataIn [3:0] $end
$var wire 8 " Segments [7:0] $end
$var reg 8 # segment_register [7:0] $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b11 #
b11 "
b0 !
$end
#1000
b10011111 "
b10011111 #
b1 !
#2000
b100101 "
b100101 #
b10 !
#3000
b1101 "
b1101 #
b11 !
#4000
b10011001 "
b10011001 #
b100 !
#5000
b1001001 "
b1001001 #
b101 !
#6000
b1000001 "
b1000001 #
b110 !
#7000
b11111 "
b11111 #
b111 !
#8000
b1 "
b1 #
b1000 !
#9000
b1001 "
b1001 #
b1001 !
#10000
b10001 "
b10001 #
b1010 !
#11000
b11000001 "
b11000001 #
b1011 !
#12000
b1100011 "
b1100011 #
b1100 !
#13000
b10000101 "
b10000101 #
b1101 !
#14000
b1100001 "
b1100001 #
b1110 !
#15000
b1110001 "
b1110001 #
b1111 !
#16001
