// Verilated -*- C++ -*-
// DESCRIPTION: Verilator output: Design implementation internals
// See Vtop.h for the primary calling header

#include "Vtop__pch.h"

VL_ATTR_COLD void Vtop___024root___eval_static(Vtop___024root* vlSelf) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vtop___024root___eval_static\n"); );
    Vtop__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    auto& vlSelfRef = std::ref(*vlSelf).get();
    // Body
    vlSelfRef.__Vtrigprevexpr___TOP__gpio_wb__DOT__u_gpio_regs__DOT__clk__0 
        = vlSelfRef.gpio_wb__DOT__u_gpio_regs__DOT__clk;
    vlSelfRef.__Vtrigprevexpr___TOP__gpio_wb__DOT__u_gpio_regs__DOT__reset_n__0 
        = vlSelfRef.gpio_wb__DOT__u_gpio_regs__DOT__reset_n;
    vlSelfRef.__Vtrigprevexpr___TOP__gpio_wb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__0__KET____DOT__u_gpio_bit__DOT__clk__0 
        = vlSelfRef.gpio_wb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__0__KET____DOT__u_gpio_bit__DOT__clk;
    vlSelfRef.__Vtrigprevexpr___TOP__gpio_wb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__0__KET____DOT__u_gpio_bit__DOT__reset_n__0 
        = vlSelfRef.gpio_wb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__0__KET____DOT__u_gpio_bit__DOT__reset_n;
    vlSelfRef.__Vtrigprevexpr___TOP__gpio_wb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__1__KET____DOT__u_gpio_bit__DOT__clk__0 
        = vlSelfRef.gpio_wb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__1__KET____DOT__u_gpio_bit__DOT__clk;
    vlSelfRef.__Vtrigprevexpr___TOP__gpio_wb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__1__KET____DOT__u_gpio_bit__DOT__reset_n__0 
        = vlSelfRef.gpio_wb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__1__KET____DOT__u_gpio_bit__DOT__reset_n;
    vlSelfRef.__Vtrigprevexpr___TOP__gpio_wb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__2__KET____DOT__u_gpio_bit__DOT__clk__0 
        = vlSelfRef.gpio_wb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__2__KET____DOT__u_gpio_bit__DOT__clk;
    vlSelfRef.__Vtrigprevexpr___TOP__gpio_wb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__2__KET____DOT__u_gpio_bit__DOT__reset_n__0 
        = vlSelfRef.gpio_wb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__2__KET____DOT__u_gpio_bit__DOT__reset_n;
    vlSelfRef.__Vtrigprevexpr___TOP__gpio_wb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__3__KET____DOT__u_gpio_bit__DOT__clk__0 
        = vlSelfRef.gpio_wb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__3__KET____DOT__u_gpio_bit__DOT__clk;
    vlSelfRef.__Vtrigprevexpr___TOP__gpio_wb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__3__KET____DOT__u_gpio_bit__DOT__reset_n__0 
        = vlSelfRef.gpio_wb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__3__KET____DOT__u_gpio_bit__DOT__reset_n;
    vlSelfRef.__Vtrigprevexpr___TOP__gpio_wb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__4__KET____DOT__u_gpio_bit__DOT__clk__0 
        = vlSelfRef.gpio_wb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__4__KET____DOT__u_gpio_bit__DOT__clk;
    vlSelfRef.__Vtrigprevexpr___TOP__gpio_wb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__4__KET____DOT__u_gpio_bit__DOT__reset_n__0 
        = vlSelfRef.gpio_wb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__4__KET____DOT__u_gpio_bit__DOT__reset_n;
    vlSelfRef.__Vtrigprevexpr___TOP__gpio_wb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__5__KET____DOT__u_gpio_bit__DOT__clk__0 
        = vlSelfRef.gpio_wb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__5__KET____DOT__u_gpio_bit__DOT__clk;
    vlSelfRef.__Vtrigprevexpr___TOP__gpio_wb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__5__KET____DOT__u_gpio_bit__DOT__reset_n__0 
        = vlSelfRef.gpio_wb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__5__KET____DOT__u_gpio_bit__DOT__reset_n;
    vlSelfRef.__Vtrigprevexpr___TOP__gpio_wb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__6__KET____DOT__u_gpio_bit__DOT__clk__0 
        = vlSelfRef.gpio_wb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__6__KET____DOT__u_gpio_bit__DOT__clk;
    vlSelfRef.__Vtrigprevexpr___TOP__gpio_wb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__6__KET____DOT__u_gpio_bit__DOT__reset_n__0 
        = vlSelfRef.gpio_wb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__6__KET____DOT__u_gpio_bit__DOT__reset_n;
    vlSelfRef.__Vtrigprevexpr___TOP__gpio_wb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__7__KET____DOT__u_gpio_bit__DOT__clk__0 
        = vlSelfRef.gpio_wb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__7__KET____DOT__u_gpio_bit__DOT__clk;
    vlSelfRef.__Vtrigprevexpr___TOP__gpio_wb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__7__KET____DOT__u_gpio_bit__DOT__reset_n__0 
        = vlSelfRef.gpio_wb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__7__KET____DOT__u_gpio_bit__DOT__reset_n;
    vlSelfRef.__Vtrigprevexpr___TOP__gpio_wb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__8__KET____DOT__u_gpio_bit__DOT__clk__0 
        = vlSelfRef.gpio_wb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__8__KET____DOT__u_gpio_bit__DOT__clk;
    vlSelfRef.__Vtrigprevexpr___TOP__gpio_wb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__8__KET____DOT__u_gpio_bit__DOT__reset_n__0 
        = vlSelfRef.gpio_wb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__8__KET____DOT__u_gpio_bit__DOT__reset_n;
    vlSelfRef.__Vtrigprevexpr___TOP__gpio_wb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__9__KET____DOT__u_gpio_bit__DOT__clk__0 
        = vlSelfRef.gpio_wb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__9__KET____DOT__u_gpio_bit__DOT__clk;
    vlSelfRef.__Vtrigprevexpr___TOP__gpio_wb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__9__KET____DOT__u_gpio_bit__DOT__reset_n__0 
        = vlSelfRef.gpio_wb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__9__KET____DOT__u_gpio_bit__DOT__reset_n;
    vlSelfRef.__Vtrigprevexpr___TOP__gpio_wb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__10__KET____DOT__u_gpio_bit__DOT__clk__0 
        = vlSelfRef.gpio_wb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__10__KET____DOT__u_gpio_bit__DOT__clk;
    vlSelfRef.__Vtrigprevexpr___TOP__gpio_wb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__10__KET____DOT__u_gpio_bit__DOT__reset_n__0 
        = vlSelfRef.gpio_wb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__10__KET____DOT__u_gpio_bit__DOT__reset_n;
    vlSelfRef.__Vtrigprevexpr___TOP__gpio_wb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__11__KET____DOT__u_gpio_bit__DOT__clk__0 
        = vlSelfRef.gpio_wb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__11__KET____DOT__u_gpio_bit__DOT__clk;
    vlSelfRef.__Vtrigprevexpr___TOP__gpio_wb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__11__KET____DOT__u_gpio_bit__DOT__reset_n__0 
        = vlSelfRef.gpio_wb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__11__KET____DOT__u_gpio_bit__DOT__reset_n;
    vlSelfRef.__Vtrigprevexpr___TOP__gpio_wb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__12__KET____DOT__u_gpio_bit__DOT__clk__0 
        = vlSelfRef.gpio_wb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__12__KET____DOT__u_gpio_bit__DOT__clk;
    vlSelfRef.__Vtrigprevexpr___TOP__gpio_wb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__12__KET____DOT__u_gpio_bit__DOT__reset_n__0 
        = vlSelfRef.gpio_wb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__12__KET____DOT__u_gpio_bit__DOT__reset_n;
    vlSelfRef.__Vtrigprevexpr___TOP__gpio_wb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__13__KET____DOT__u_gpio_bit__DOT__clk__0 
        = vlSelfRef.gpio_wb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__13__KET____DOT__u_gpio_bit__DOT__clk;
    vlSelfRef.__Vtrigprevexpr___TOP__gpio_wb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__13__KET____DOT__u_gpio_bit__DOT__reset_n__0 
        = vlSelfRef.gpio_wb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__13__KET____DOT__u_gpio_bit__DOT__reset_n;
    vlSelfRef.__Vtrigprevexpr___TOP__gpio_wb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__14__KET____DOT__u_gpio_bit__DOT__clk__0 
        = vlSelfRef.gpio_wb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__14__KET____DOT__u_gpio_bit__DOT__clk;
    vlSelfRef.__Vtrigprevexpr___TOP__gpio_wb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__14__KET____DOT__u_gpio_bit__DOT__reset_n__0 
        = vlSelfRef.gpio_wb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__14__KET____DOT__u_gpio_bit__DOT__reset_n;
    vlSelfRef.__Vtrigprevexpr___TOP__gpio_wb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__15__KET____DOT__u_gpio_bit__DOT__clk__0 
        = vlSelfRef.gpio_wb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__15__KET____DOT__u_gpio_bit__DOT__clk;
    vlSelfRef.__Vtrigprevexpr___TOP__gpio_wb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__15__KET____DOT__u_gpio_bit__DOT__reset_n__0 
        = vlSelfRef.gpio_wb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__15__KET____DOT__u_gpio_bit__DOT__reset_n;
    vlSelfRef.__Vtrigprevexpr___TOP__gpio_wb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__16__KET____DOT__u_gpio_bit__DOT__clk__0 
        = vlSelfRef.gpio_wb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__16__KET____DOT__u_gpio_bit__DOT__clk;
    vlSelfRef.__Vtrigprevexpr___TOP__gpio_wb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__16__KET____DOT__u_gpio_bit__DOT__reset_n__0 
        = vlSelfRef.gpio_wb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__16__KET____DOT__u_gpio_bit__DOT__reset_n;
    vlSelfRef.__Vtrigprevexpr___TOP__gpio_wb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__17__KET____DOT__u_gpio_bit__DOT__clk__0 
        = vlSelfRef.gpio_wb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__17__KET____DOT__u_gpio_bit__DOT__clk;
    vlSelfRef.__Vtrigprevexpr___TOP__gpio_wb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__17__KET____DOT__u_gpio_bit__DOT__reset_n__0 
        = vlSelfRef.gpio_wb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__17__KET____DOT__u_gpio_bit__DOT__reset_n;
    vlSelfRef.__Vtrigprevexpr___TOP__gpio_wb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__18__KET____DOT__u_gpio_bit__DOT__clk__0 
        = vlSelfRef.gpio_wb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__18__KET____DOT__u_gpio_bit__DOT__clk;
    vlSelfRef.__Vtrigprevexpr___TOP__gpio_wb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__18__KET____DOT__u_gpio_bit__DOT__reset_n__0 
        = vlSelfRef.gpio_wb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__18__KET____DOT__u_gpio_bit__DOT__reset_n;
    vlSelfRef.__Vtrigprevexpr___TOP__gpio_wb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__19__KET____DOT__u_gpio_bit__DOT__clk__0 
        = vlSelfRef.gpio_wb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__19__KET____DOT__u_gpio_bit__DOT__clk;
    vlSelfRef.__Vtrigprevexpr___TOP__gpio_wb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__19__KET____DOT__u_gpio_bit__DOT__reset_n__0 
        = vlSelfRef.gpio_wb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__19__KET____DOT__u_gpio_bit__DOT__reset_n;
    vlSelfRef.__Vtrigprevexpr___TOP__gpio_wb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__20__KET____DOT__u_gpio_bit__DOT__clk__0 
        = vlSelfRef.gpio_wb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__20__KET____DOT__u_gpio_bit__DOT__clk;
    vlSelfRef.__Vtrigprevexpr___TOP__gpio_wb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__20__KET____DOT__u_gpio_bit__DOT__reset_n__0 
        = vlSelfRef.gpio_wb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__20__KET____DOT__u_gpio_bit__DOT__reset_n;
    vlSelfRef.__Vtrigprevexpr___TOP__gpio_wb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__21__KET____DOT__u_gpio_bit__DOT__clk__0 
        = vlSelfRef.gpio_wb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__21__KET____DOT__u_gpio_bit__DOT__clk;
    vlSelfRef.__Vtrigprevexpr___TOP__gpio_wb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__21__KET____DOT__u_gpio_bit__DOT__reset_n__0 
        = vlSelfRef.gpio_wb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__21__KET____DOT__u_gpio_bit__DOT__reset_n;
    vlSelfRef.__Vtrigprevexpr___TOP__gpio_wb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__22__KET____DOT__u_gpio_bit__DOT__clk__0 
        = vlSelfRef.gpio_wb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__22__KET____DOT__u_gpio_bit__DOT__clk;
    vlSelfRef.__Vtrigprevexpr___TOP__gpio_wb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__22__KET____DOT__u_gpio_bit__DOT__reset_n__0 
        = vlSelfRef.gpio_wb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__22__KET____DOT__u_gpio_bit__DOT__reset_n;
    vlSelfRef.__Vtrigprevexpr___TOP__gpio_wb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__23__KET____DOT__u_gpio_bit__DOT__clk__0 
        = vlSelfRef.gpio_wb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__23__KET____DOT__u_gpio_bit__DOT__clk;
    vlSelfRef.__Vtrigprevexpr___TOP__gpio_wb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__23__KET____DOT__u_gpio_bit__DOT__reset_n__0 
        = vlSelfRef.gpio_wb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__23__KET____DOT__u_gpio_bit__DOT__reset_n;
    vlSelfRef.__Vtrigprevexpr___TOP__gpio_wb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__24__KET____DOT__u_gpio_bit__DOT__clk__0 
        = vlSelfRef.gpio_wb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__24__KET____DOT__u_gpio_bit__DOT__clk;
    vlSelfRef.__Vtrigprevexpr___TOP__gpio_wb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__24__KET____DOT__u_gpio_bit__DOT__reset_n__0 
        = vlSelfRef.gpio_wb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__24__KET____DOT__u_gpio_bit__DOT__reset_n;
    vlSelfRef.__Vtrigprevexpr___TOP__gpio_wb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__25__KET____DOT__u_gpio_bit__DOT__clk__0 
        = vlSelfRef.gpio_wb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__25__KET____DOT__u_gpio_bit__DOT__clk;
    vlSelfRef.__Vtrigprevexpr___TOP__gpio_wb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__25__KET____DOT__u_gpio_bit__DOT__reset_n__0 
        = vlSelfRef.gpio_wb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__25__KET____DOT__u_gpio_bit__DOT__reset_n;
    vlSelfRef.__Vtrigprevexpr___TOP__gpio_wb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__26__KET____DOT__u_gpio_bit__DOT__clk__0 
        = vlSelfRef.gpio_wb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__26__KET____DOT__u_gpio_bit__DOT__clk;
    vlSelfRef.__Vtrigprevexpr___TOP__gpio_wb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__26__KET____DOT__u_gpio_bit__DOT__reset_n__0 
        = vlSelfRef.gpio_wb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__26__KET____DOT__u_gpio_bit__DOT__reset_n;
    vlSelfRef.__Vtrigprevexpr___TOP__gpio_wb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__27__KET____DOT__u_gpio_bit__DOT__clk__0 
        = vlSelfRef.gpio_wb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__27__KET____DOT__u_gpio_bit__DOT__clk;
    vlSelfRef.__Vtrigprevexpr___TOP__gpio_wb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__27__KET____DOT__u_gpio_bit__DOT__reset_n__0 
        = vlSelfRef.gpio_wb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__27__KET____DOT__u_gpio_bit__DOT__reset_n;
    vlSelfRef.__Vtrigprevexpr___TOP__gpio_wb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__28__KET____DOT__u_gpio_bit__DOT__clk__0 
        = vlSelfRef.gpio_wb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__28__KET____DOT__u_gpio_bit__DOT__clk;
    vlSelfRef.__Vtrigprevexpr___TOP__gpio_wb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__28__KET____DOT__u_gpio_bit__DOT__reset_n__0 
        = vlSelfRef.gpio_wb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__28__KET____DOT__u_gpio_bit__DOT__reset_n;
    vlSelfRef.__Vtrigprevexpr___TOP__gpio_wb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__29__KET____DOT__u_gpio_bit__DOT__clk__0 
        = vlSelfRef.gpio_wb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__29__KET____DOT__u_gpio_bit__DOT__clk;
    vlSelfRef.__Vtrigprevexpr___TOP__gpio_wb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__29__KET____DOT__u_gpio_bit__DOT__reset_n__0 
        = vlSelfRef.gpio_wb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__29__KET____DOT__u_gpio_bit__DOT__reset_n;
    vlSelfRef.__Vtrigprevexpr___TOP__gpio_wb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__30__KET____DOT__u_gpio_bit__DOT__clk__0 
        = vlSelfRef.gpio_wb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__30__KET____DOT__u_gpio_bit__DOT__clk;
    vlSelfRef.__Vtrigprevexpr___TOP__gpio_wb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__30__KET____DOT__u_gpio_bit__DOT__reset_n__0 
        = vlSelfRef.gpio_wb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__30__KET____DOT__u_gpio_bit__DOT__reset_n;
    vlSelfRef.__Vtrigprevexpr___TOP__gpio_wb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__31__KET____DOT__u_gpio_bit__DOT__clk__0 
        = vlSelfRef.gpio_wb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__31__KET____DOT__u_gpio_bit__DOT__clk;
    vlSelfRef.__Vtrigprevexpr___TOP__gpio_wb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__31__KET____DOT__u_gpio_bit__DOT__reset_n__0 
        = vlSelfRef.gpio_wb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__31__KET____DOT__u_gpio_bit__DOT__reset_n;
}

VL_ATTR_COLD void Vtop___024root___eval_initial__TOP(Vtop___024root* vlSelf);

VL_ATTR_COLD void Vtop___024root___eval_initial(Vtop___024root* vlSelf) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vtop___024root___eval_initial\n"); );
    Vtop__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    auto& vlSelfRef = std::ref(*vlSelf).get();
    // Body
    Vtop___024root___eval_initial__TOP(vlSelf);
}

VL_ATTR_COLD void Vtop___024root___eval_initial__TOP(Vtop___024root* vlSelf) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vtop___024root___eval_initial__TOP\n"); );
    Vtop__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    auto& vlSelfRef = std::ref(*vlSelf).get();
    // Body
    vlSelfRef.gpio_wb__DOT__wb_err_o = 0U;
    vlSelfRef.gpio_wb__DOT__wb_stall_o = 0U;
}

VL_ATTR_COLD void Vtop___024root___eval_final(Vtop___024root* vlSelf) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vtop___024root___eval_final\n"); );
    Vtop__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    auto& vlSelfRef = std::ref(*vlSelf).get();
}

#ifdef VL_DEBUG
VL_ATTR_COLD void Vtop___024root___dump_triggers__stl(const VlUnpacked<QData/*63:0*/, 1> &triggers, const std::string &tag);
#endif  // VL_DEBUG
VL_ATTR_COLD bool Vtop___024root___eval_phase__stl(Vtop___024root* vlSelf);

VL_ATTR_COLD void Vtop___024root___eval_settle(Vtop___024root* vlSelf) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vtop___024root___eval_settle\n"); );
    Vtop__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    auto& vlSelfRef = std::ref(*vlSelf).get();
    // Locals
    IData/*31:0*/ __VstlIterCount;
    // Body
    __VstlIterCount = 0U;
    vlSelfRef.__VstlFirstIteration = 1U;
    do {
        if (VL_UNLIKELY(((0x00000064U < __VstlIterCount)))) {
#ifdef VL_DEBUG
            Vtop___024root___dump_triggers__stl(vlSelfRef.__VstlTriggered, "stl"s);
#endif
            VL_FATAL_MT("/home/ptracton/src/Gemini_IP/IP/interface/GPIO/verif/cocotb/../../rtl/verilog/gpio_wb.sv", 18, "", "Settle region did not converge after 100 tries");
        }
        __VstlIterCount = ((IData)(1U) + __VstlIterCount);
    } while (Vtop___024root___eval_phase__stl(vlSelf));
}

VL_ATTR_COLD void Vtop___024root___eval_triggers__stl(Vtop___024root* vlSelf) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vtop___024root___eval_triggers__stl\n"); );
    Vtop__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    auto& vlSelfRef = std::ref(*vlSelf).get();
    // Body
    vlSelfRef.__VstlTriggered[0U] = ((0xfffffffffffffffeULL 
                                      & vlSelfRef.__VstlTriggered
                                      [0U]) | (IData)((IData)(vlSelfRef.__VstlFirstIteration)));
    vlSelfRef.__VstlFirstIteration = 0U;
#ifdef VL_DEBUG
    if (VL_UNLIKELY(vlSymsp->_vm_contextp__->debug())) {
        Vtop___024root___dump_triggers__stl(vlSelfRef.__VstlTriggered, "stl"s);
    }
#endif
}

VL_ATTR_COLD bool Vtop___024root___trigger_anySet__stl(const VlUnpacked<QData/*63:0*/, 1> &in);

#ifdef VL_DEBUG
VL_ATTR_COLD void Vtop___024root___dump_triggers__stl(const VlUnpacked<QData/*63:0*/, 1> &triggers, const std::string &tag) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vtop___024root___dump_triggers__stl\n"); );
    // Body
    if ((1U & (~ (IData)(Vtop___024root___trigger_anySet__stl(triggers))))) {
        VL_DBG_MSGS("         No '" + tag + "' region triggers active\n");
    }
    if ((1U & (IData)(triggers[0U]))) {
        VL_DBG_MSGS("         '" + tag + "' region trigger index 0 is active: Internal 'stl' trigger - first iteration\n");
    }
}
#endif  // VL_DEBUG

VL_ATTR_COLD bool Vtop___024root___trigger_anySet__stl(const VlUnpacked<QData/*63:0*/, 1> &in) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vtop___024root___trigger_anySet__stl\n"); );
    // Locals
    IData/*31:0*/ n;
    // Body
    n = 0U;
    do {
        if (in[n]) {
            return (1U);
        }
        n = ((IData)(1U) + n);
    } while ((1U > n));
    return (0U);
}

void Vtop___024root___ico_sequent__TOP__0(Vtop___024root* vlSelf);

VL_ATTR_COLD void Vtop___024root___eval_stl(Vtop___024root* vlSelf) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vtop___024root___eval_stl\n"); );
    Vtop__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    auto& vlSelfRef = std::ref(*vlSelf).get();
    // Body
    if ((1ULL & vlSelfRef.__VstlTriggered[0U])) {
        Vtop___024root___ico_sequent__TOP__0(vlSelf);
    }
}

VL_ATTR_COLD bool Vtop___024root___eval_phase__stl(Vtop___024root* vlSelf) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vtop___024root___eval_phase__stl\n"); );
    Vtop__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    auto& vlSelfRef = std::ref(*vlSelf).get();
    // Locals
    CData/*0:0*/ __VstlExecute;
    // Body
    Vtop___024root___eval_triggers__stl(vlSelf);
    __VstlExecute = Vtop___024root___trigger_anySet__stl(vlSelfRef.__VstlTriggered);
    if (__VstlExecute) {
        Vtop___024root___eval_stl(vlSelf);
    }
    return (__VstlExecute);
}

bool Vtop___024root___trigger_anySet__ico(const VlUnpacked<QData/*63:0*/, 1> &in);

#ifdef VL_DEBUG
VL_ATTR_COLD void Vtop___024root___dump_triggers__ico(const VlUnpacked<QData/*63:0*/, 1> &triggers, const std::string &tag) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vtop___024root___dump_triggers__ico\n"); );
    // Body
    if ((1U & (~ (IData)(Vtop___024root___trigger_anySet__ico(triggers))))) {
        VL_DBG_MSGS("         No '" + tag + "' region triggers active\n");
    }
    if ((1U & (IData)(triggers[0U]))) {
        VL_DBG_MSGS("         '" + tag + "' region trigger index 0 is active: Internal 'ico' trigger - first iteration\n");
    }
}
#endif  // VL_DEBUG

bool Vtop___024root___trigger_anySet__act(const VlUnpacked<QData/*63:0*/, 2> &in);

#ifdef VL_DEBUG
VL_ATTR_COLD void Vtop___024root___dump_triggers__act(const VlUnpacked<QData/*63:0*/, 2> &triggers, const std::string &tag) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vtop___024root___dump_triggers__act\n"); );
    // Body
    if ((1U & (~ (IData)(Vtop___024root___trigger_anySet__act(triggers))))) {
        VL_DBG_MSGS("         No '" + tag + "' region triggers active\n");
    }
    if ((1U & (IData)(triggers[0U]))) {
        VL_DBG_MSGS("         '" + tag + "' region trigger index 0 is active: @(posedge gpio_wb.u_gpio_regs.clk)\n");
    }
    if ((1U & (IData)((triggers[0U] >> 1U)))) {
        VL_DBG_MSGS("         '" + tag + "' region trigger index 1 is active: @(negedge gpio_wb.u_gpio_regs.reset_n)\n");
    }
    if ((1U & (IData)((triggers[0U] >> 2U)))) {
        VL_DBG_MSGS("         '" + tag + "' region trigger index 2 is active: @(posedge gpio_wb.u_gpio_wrapper.gen_gpio_bits[0].u_gpio_bit.clk)\n");
    }
    if ((1U & (IData)((triggers[0U] >> 3U)))) {
        VL_DBG_MSGS("         '" + tag + "' region trigger index 3 is active: @(negedge gpio_wb.u_gpio_wrapper.gen_gpio_bits[0].u_gpio_bit.reset_n)\n");
    }
    if ((1U & (IData)((triggers[0U] >> 4U)))) {
        VL_DBG_MSGS("         '" + tag + "' region trigger index 4 is active: @(posedge gpio_wb.u_gpio_wrapper.gen_gpio_bits[1].u_gpio_bit.clk)\n");
    }
    if ((1U & (IData)((triggers[0U] >> 5U)))) {
        VL_DBG_MSGS("         '" + tag + "' region trigger index 5 is active: @(negedge gpio_wb.u_gpio_wrapper.gen_gpio_bits[1].u_gpio_bit.reset_n)\n");
    }
    if ((1U & (IData)((triggers[0U] >> 6U)))) {
        VL_DBG_MSGS("         '" + tag + "' region trigger index 6 is active: @(posedge gpio_wb.u_gpio_wrapper.gen_gpio_bits[2].u_gpio_bit.clk)\n");
    }
    if ((1U & (IData)((triggers[0U] >> 7U)))) {
        VL_DBG_MSGS("         '" + tag + "' region trigger index 7 is active: @(negedge gpio_wb.u_gpio_wrapper.gen_gpio_bits[2].u_gpio_bit.reset_n)\n");
    }
    if ((1U & (IData)((triggers[0U] >> 8U)))) {
        VL_DBG_MSGS("         '" + tag + "' region trigger index 8 is active: @(posedge gpio_wb.u_gpio_wrapper.gen_gpio_bits[3].u_gpio_bit.clk)\n");
    }
    if ((1U & (IData)((triggers[0U] >> 9U)))) {
        VL_DBG_MSGS("         '" + tag + "' region trigger index 9 is active: @(negedge gpio_wb.u_gpio_wrapper.gen_gpio_bits[3].u_gpio_bit.reset_n)\n");
    }
    if ((1U & (IData)((triggers[0U] >> 0x0000000aU)))) {
        VL_DBG_MSGS("         '" + tag + "' region trigger index 10 is active: @(posedge gpio_wb.u_gpio_wrapper.gen_gpio_bits[4].u_gpio_bit.clk)\n");
    }
    if ((1U & (IData)((triggers[0U] >> 0x0000000bU)))) {
        VL_DBG_MSGS("         '" + tag + "' region trigger index 11 is active: @(negedge gpio_wb.u_gpio_wrapper.gen_gpio_bits[4].u_gpio_bit.reset_n)\n");
    }
    if ((1U & (IData)((triggers[0U] >> 0x0000000cU)))) {
        VL_DBG_MSGS("         '" + tag + "' region trigger index 12 is active: @(posedge gpio_wb.u_gpio_wrapper.gen_gpio_bits[5].u_gpio_bit.clk)\n");
    }
    if ((1U & (IData)((triggers[0U] >> 0x0000000dU)))) {
        VL_DBG_MSGS("         '" + tag + "' region trigger index 13 is active: @(negedge gpio_wb.u_gpio_wrapper.gen_gpio_bits[5].u_gpio_bit.reset_n)\n");
    }
    if ((1U & (IData)((triggers[0U] >> 0x0000000eU)))) {
        VL_DBG_MSGS("         '" + tag + "' region trigger index 14 is active: @(posedge gpio_wb.u_gpio_wrapper.gen_gpio_bits[6].u_gpio_bit.clk)\n");
    }
    if ((1U & (IData)((triggers[0U] >> 0x0000000fU)))) {
        VL_DBG_MSGS("         '" + tag + "' region trigger index 15 is active: @(negedge gpio_wb.u_gpio_wrapper.gen_gpio_bits[6].u_gpio_bit.reset_n)\n");
    }
    if ((1U & (IData)((triggers[0U] >> 0x00000010U)))) {
        VL_DBG_MSGS("         '" + tag + "' region trigger index 16 is active: @(posedge gpio_wb.u_gpio_wrapper.gen_gpio_bits[7].u_gpio_bit.clk)\n");
    }
    if ((1U & (IData)((triggers[0U] >> 0x00000011U)))) {
        VL_DBG_MSGS("         '" + tag + "' region trigger index 17 is active: @(negedge gpio_wb.u_gpio_wrapper.gen_gpio_bits[7].u_gpio_bit.reset_n)\n");
    }
    if ((1U & (IData)((triggers[0U] >> 0x00000012U)))) {
        VL_DBG_MSGS("         '" + tag + "' region trigger index 18 is active: @(posedge gpio_wb.u_gpio_wrapper.gen_gpio_bits[8].u_gpio_bit.clk)\n");
    }
    if ((1U & (IData)((triggers[0U] >> 0x00000013U)))) {
        VL_DBG_MSGS("         '" + tag + "' region trigger index 19 is active: @(negedge gpio_wb.u_gpio_wrapper.gen_gpio_bits[8].u_gpio_bit.reset_n)\n");
    }
    if ((1U & (IData)((triggers[0U] >> 0x00000014U)))) {
        VL_DBG_MSGS("         '" + tag + "' region trigger index 20 is active: @(posedge gpio_wb.u_gpio_wrapper.gen_gpio_bits[9].u_gpio_bit.clk)\n");
    }
    if ((1U & (IData)((triggers[0U] >> 0x00000015U)))) {
        VL_DBG_MSGS("         '" + tag + "' region trigger index 21 is active: @(negedge gpio_wb.u_gpio_wrapper.gen_gpio_bits[9].u_gpio_bit.reset_n)\n");
    }
    if ((1U & (IData)((triggers[0U] >> 0x00000016U)))) {
        VL_DBG_MSGS("         '" + tag + "' region trigger index 22 is active: @(posedge gpio_wb.u_gpio_wrapper.gen_gpio_bits[10].u_gpio_bit.clk)\n");
    }
    if ((1U & (IData)((triggers[0U] >> 0x00000017U)))) {
        VL_DBG_MSGS("         '" + tag + "' region trigger index 23 is active: @(negedge gpio_wb.u_gpio_wrapper.gen_gpio_bits[10].u_gpio_bit.reset_n)\n");
    }
    if ((1U & (IData)((triggers[0U] >> 0x00000018U)))) {
        VL_DBG_MSGS("         '" + tag + "' region trigger index 24 is active: @(posedge gpio_wb.u_gpio_wrapper.gen_gpio_bits[11].u_gpio_bit.clk)\n");
    }
    if ((1U & (IData)((triggers[0U] >> 0x00000019U)))) {
        VL_DBG_MSGS("         '" + tag + "' region trigger index 25 is active: @(negedge gpio_wb.u_gpio_wrapper.gen_gpio_bits[11].u_gpio_bit.reset_n)\n");
    }
    if ((1U & (IData)((triggers[0U] >> 0x0000001aU)))) {
        VL_DBG_MSGS("         '" + tag + "' region trigger index 26 is active: @(posedge gpio_wb.u_gpio_wrapper.gen_gpio_bits[12].u_gpio_bit.clk)\n");
    }
    if ((1U & (IData)((triggers[0U] >> 0x0000001bU)))) {
        VL_DBG_MSGS("         '" + tag + "' region trigger index 27 is active: @(negedge gpio_wb.u_gpio_wrapper.gen_gpio_bits[12].u_gpio_bit.reset_n)\n");
    }
    if ((1U & (IData)((triggers[0U] >> 0x0000001cU)))) {
        VL_DBG_MSGS("         '" + tag + "' region trigger index 28 is active: @(posedge gpio_wb.u_gpio_wrapper.gen_gpio_bits[13].u_gpio_bit.clk)\n");
    }
    if ((1U & (IData)((triggers[0U] >> 0x0000001dU)))) {
        VL_DBG_MSGS("         '" + tag + "' region trigger index 29 is active: @(negedge gpio_wb.u_gpio_wrapper.gen_gpio_bits[13].u_gpio_bit.reset_n)\n");
    }
    if ((1U & (IData)((triggers[0U] >> 0x0000001eU)))) {
        VL_DBG_MSGS("         '" + tag + "' region trigger index 30 is active: @(posedge gpio_wb.u_gpio_wrapper.gen_gpio_bits[14].u_gpio_bit.clk)\n");
    }
    if ((1U & (IData)((triggers[0U] >> 0x0000001fU)))) {
        VL_DBG_MSGS("         '" + tag + "' region trigger index 31 is active: @(negedge gpio_wb.u_gpio_wrapper.gen_gpio_bits[14].u_gpio_bit.reset_n)\n");
    }
    if ((1U & (IData)((triggers[0U] >> 0x00000020U)))) {
        VL_DBG_MSGS("         '" + tag + "' region trigger index 32 is active: @(posedge gpio_wb.u_gpio_wrapper.gen_gpio_bits[15].u_gpio_bit.clk)\n");
    }
    if ((1U & (IData)((triggers[0U] >> 0x00000021U)))) {
        VL_DBG_MSGS("         '" + tag + "' region trigger index 33 is active: @(negedge gpio_wb.u_gpio_wrapper.gen_gpio_bits[15].u_gpio_bit.reset_n)\n");
    }
    if ((1U & (IData)((triggers[0U] >> 0x00000022U)))) {
        VL_DBG_MSGS("         '" + tag + "' region trigger index 34 is active: @(posedge gpio_wb.u_gpio_wrapper.gen_gpio_bits[16].u_gpio_bit.clk)\n");
    }
    if ((1U & (IData)((triggers[0U] >> 0x00000023U)))) {
        VL_DBG_MSGS("         '" + tag + "' region trigger index 35 is active: @(negedge gpio_wb.u_gpio_wrapper.gen_gpio_bits[16].u_gpio_bit.reset_n)\n");
    }
    if ((1U & (IData)((triggers[0U] >> 0x00000024U)))) {
        VL_DBG_MSGS("         '" + tag + "' region trigger index 36 is active: @(posedge gpio_wb.u_gpio_wrapper.gen_gpio_bits[17].u_gpio_bit.clk)\n");
    }
    if ((1U & (IData)((triggers[0U] >> 0x00000025U)))) {
        VL_DBG_MSGS("         '" + tag + "' region trigger index 37 is active: @(negedge gpio_wb.u_gpio_wrapper.gen_gpio_bits[17].u_gpio_bit.reset_n)\n");
    }
    if ((1U & (IData)((triggers[0U] >> 0x00000026U)))) {
        VL_DBG_MSGS("         '" + tag + "' region trigger index 38 is active: @(posedge gpio_wb.u_gpio_wrapper.gen_gpio_bits[18].u_gpio_bit.clk)\n");
    }
    if ((1U & (IData)((triggers[0U] >> 0x00000027U)))) {
        VL_DBG_MSGS("         '" + tag + "' region trigger index 39 is active: @(negedge gpio_wb.u_gpio_wrapper.gen_gpio_bits[18].u_gpio_bit.reset_n)\n");
    }
    if ((1U & (IData)((triggers[0U] >> 0x00000028U)))) {
        VL_DBG_MSGS("         '" + tag + "' region trigger index 40 is active: @(posedge gpio_wb.u_gpio_wrapper.gen_gpio_bits[19].u_gpio_bit.clk)\n");
    }
    if ((1U & (IData)((triggers[0U] >> 0x00000029U)))) {
        VL_DBG_MSGS("         '" + tag + "' region trigger index 41 is active: @(negedge gpio_wb.u_gpio_wrapper.gen_gpio_bits[19].u_gpio_bit.reset_n)\n");
    }
    if ((1U & (IData)((triggers[0U] >> 0x0000002aU)))) {
        VL_DBG_MSGS("         '" + tag + "' region trigger index 42 is active: @(posedge gpio_wb.u_gpio_wrapper.gen_gpio_bits[20].u_gpio_bit.clk)\n");
    }
    if ((1U & (IData)((triggers[0U] >> 0x0000002bU)))) {
        VL_DBG_MSGS("         '" + tag + "' region trigger index 43 is active: @(negedge gpio_wb.u_gpio_wrapper.gen_gpio_bits[20].u_gpio_bit.reset_n)\n");
    }
    if ((1U & (IData)((triggers[0U] >> 0x0000002cU)))) {
        VL_DBG_MSGS("         '" + tag + "' region trigger index 44 is active: @(posedge gpio_wb.u_gpio_wrapper.gen_gpio_bits[21].u_gpio_bit.clk)\n");
    }
    if ((1U & (IData)((triggers[0U] >> 0x0000002dU)))) {
        VL_DBG_MSGS("         '" + tag + "' region trigger index 45 is active: @(negedge gpio_wb.u_gpio_wrapper.gen_gpio_bits[21].u_gpio_bit.reset_n)\n");
    }
    if ((1U & (IData)((triggers[0U] >> 0x0000002eU)))) {
        VL_DBG_MSGS("         '" + tag + "' region trigger index 46 is active: @(posedge gpio_wb.u_gpio_wrapper.gen_gpio_bits[22].u_gpio_bit.clk)\n");
    }
    if ((1U & (IData)((triggers[0U] >> 0x0000002fU)))) {
        VL_DBG_MSGS("         '" + tag + "' region trigger index 47 is active: @(negedge gpio_wb.u_gpio_wrapper.gen_gpio_bits[22].u_gpio_bit.reset_n)\n");
    }
    if ((1U & (IData)((triggers[0U] >> 0x00000030U)))) {
        VL_DBG_MSGS("         '" + tag + "' region trigger index 48 is active: @(posedge gpio_wb.u_gpio_wrapper.gen_gpio_bits[23].u_gpio_bit.clk)\n");
    }
    if ((1U & (IData)((triggers[0U] >> 0x00000031U)))) {
        VL_DBG_MSGS("         '" + tag + "' region trigger index 49 is active: @(negedge gpio_wb.u_gpio_wrapper.gen_gpio_bits[23].u_gpio_bit.reset_n)\n");
    }
    if ((1U & (IData)((triggers[0U] >> 0x00000032U)))) {
        VL_DBG_MSGS("         '" + tag + "' region trigger index 50 is active: @(posedge gpio_wb.u_gpio_wrapper.gen_gpio_bits[24].u_gpio_bit.clk)\n");
    }
    if ((1U & (IData)((triggers[0U] >> 0x00000033U)))) {
        VL_DBG_MSGS("         '" + tag + "' region trigger index 51 is active: @(negedge gpio_wb.u_gpio_wrapper.gen_gpio_bits[24].u_gpio_bit.reset_n)\n");
    }
    if ((1U & (IData)((triggers[0U] >> 0x00000034U)))) {
        VL_DBG_MSGS("         '" + tag + "' region trigger index 52 is active: @(posedge gpio_wb.u_gpio_wrapper.gen_gpio_bits[25].u_gpio_bit.clk)\n");
    }
    if ((1U & (IData)((triggers[0U] >> 0x00000035U)))) {
        VL_DBG_MSGS("         '" + tag + "' region trigger index 53 is active: @(negedge gpio_wb.u_gpio_wrapper.gen_gpio_bits[25].u_gpio_bit.reset_n)\n");
    }
    if ((1U & (IData)((triggers[0U] >> 0x00000036U)))) {
        VL_DBG_MSGS("         '" + tag + "' region trigger index 54 is active: @(posedge gpio_wb.u_gpio_wrapper.gen_gpio_bits[26].u_gpio_bit.clk)\n");
    }
    if ((1U & (IData)((triggers[0U] >> 0x00000037U)))) {
        VL_DBG_MSGS("         '" + tag + "' region trigger index 55 is active: @(negedge gpio_wb.u_gpio_wrapper.gen_gpio_bits[26].u_gpio_bit.reset_n)\n");
    }
    if ((1U & (IData)((triggers[0U] >> 0x00000038U)))) {
        VL_DBG_MSGS("         '" + tag + "' region trigger index 56 is active: @(posedge gpio_wb.u_gpio_wrapper.gen_gpio_bits[27].u_gpio_bit.clk)\n");
    }
    if ((1U & (IData)((triggers[0U] >> 0x00000039U)))) {
        VL_DBG_MSGS("         '" + tag + "' region trigger index 57 is active: @(negedge gpio_wb.u_gpio_wrapper.gen_gpio_bits[27].u_gpio_bit.reset_n)\n");
    }
    if ((1U & (IData)((triggers[0U] >> 0x0000003aU)))) {
        VL_DBG_MSGS("         '" + tag + "' region trigger index 58 is active: @(posedge gpio_wb.u_gpio_wrapper.gen_gpio_bits[28].u_gpio_bit.clk)\n");
    }
    if ((1U & (IData)((triggers[0U] >> 0x0000003bU)))) {
        VL_DBG_MSGS("         '" + tag + "' region trigger index 59 is active: @(negedge gpio_wb.u_gpio_wrapper.gen_gpio_bits[28].u_gpio_bit.reset_n)\n");
    }
    if ((1U & (IData)((triggers[0U] >> 0x0000003cU)))) {
        VL_DBG_MSGS("         '" + tag + "' region trigger index 60 is active: @(posedge gpio_wb.u_gpio_wrapper.gen_gpio_bits[29].u_gpio_bit.clk)\n");
    }
    if ((1U & (IData)((triggers[0U] >> 0x0000003dU)))) {
        VL_DBG_MSGS("         '" + tag + "' region trigger index 61 is active: @(negedge gpio_wb.u_gpio_wrapper.gen_gpio_bits[29].u_gpio_bit.reset_n)\n");
    }
    if ((1U & (IData)((triggers[0U] >> 0x0000003eU)))) {
        VL_DBG_MSGS("         '" + tag + "' region trigger index 62 is active: @(posedge gpio_wb.u_gpio_wrapper.gen_gpio_bits[30].u_gpio_bit.clk)\n");
    }
    if ((1U & (IData)((triggers[0U] >> 0x0000003fU)))) {
        VL_DBG_MSGS("         '" + tag + "' region trigger index 63 is active: @(negedge gpio_wb.u_gpio_wrapper.gen_gpio_bits[30].u_gpio_bit.reset_n)\n");
    }
    if ((1U & (IData)(triggers[1U]))) {
        VL_DBG_MSGS("         '" + tag + "' region trigger index 64 is active: @(posedge gpio_wb.u_gpio_wrapper.gen_gpio_bits[31].u_gpio_bit.clk)\n");
    }
    if ((1U & (IData)((triggers[1U] >> 1U)))) {
        VL_DBG_MSGS("         '" + tag + "' region trigger index 65 is active: @(negedge gpio_wb.u_gpio_wrapper.gen_gpio_bits[31].u_gpio_bit.reset_n)\n");
    }
}
#endif  // VL_DEBUG

VL_ATTR_COLD void Vtop___024root___ctor_var_reset(Vtop___024root* vlSelf) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vtop___024root___ctor_var_reset\n"); );
    Vtop__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    auto& vlSelfRef = std::ref(*vlSelf).get();
    // Body
    const uint64_t __VscopeHash = VL_MURMUR64_HASH(vlSelf->vlNamep);
    vlSelf->wb_clk_i = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 1747718400071218055ull);
    vlSelf->wb_rst_i = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 5828509590113575919ull);
    vlSelf->wb_adr_i = VL_SCOPED_RAND_RESET_I(32, __VscopeHash, 6337488299811284232ull);
    vlSelf->wb_dat_i = VL_SCOPED_RAND_RESET_I(32, __VscopeHash, 4299709251288665756ull);
    vlSelf->wb_dat_o = VL_SCOPED_RAND_RESET_I(32, __VscopeHash, 13245586172715350507ull);
    vlSelf->wb_we_i = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 4424384679403006522ull);
    vlSelf->wb_sel_i = VL_SCOPED_RAND_RESET_I(4, __VscopeHash, 9222131742674891774ull);
    vlSelf->wb_stb_i = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 3848577124203828822ull);
    vlSelf->wb_cyc_i = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 11834999475235453719ull);
    vlSelf->wb_ack_o = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 1694725105564769181ull);
    vlSelf->wb_err_o = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 7939783469373659325ull);
    vlSelf->wb_stall_o = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 8176749290166320235ull);
    vlSelf->io = VL_SCOPED_RAND_RESET_I(32, __VscopeHash, 3208315421133311965ull);
    vlSelf->intr = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 14971099311476308605ull);
    vlSelf->gpio_wb__DOT__wb_clk_i = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 15431542051529655677ull);
    vlSelf->gpio_wb__DOT__wb_rst_i = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 2421464965562336177ull);
    vlSelf->gpio_wb__DOT__wb_adr_i = VL_SCOPED_RAND_RESET_I(32, __VscopeHash, 7472474783673606140ull);
    vlSelf->gpio_wb__DOT__wb_dat_i = VL_SCOPED_RAND_RESET_I(32, __VscopeHash, 12584833361205305956ull);
    vlSelf->gpio_wb__DOT__wb_dat_o = VL_SCOPED_RAND_RESET_I(32, __VscopeHash, 6822788034477172595ull);
    vlSelf->gpio_wb__DOT__wb_we_i = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 11187511328747507049ull);
    vlSelf->gpio_wb__DOT__wb_sel_i = VL_SCOPED_RAND_RESET_I(4, __VscopeHash, 4398851942478103567ull);
    vlSelf->gpio_wb__DOT__wb_stb_i = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 4652774607622958485ull);
    vlSelf->gpio_wb__DOT__wb_cyc_i = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 6137552768379112361ull);
    vlSelf->gpio_wb__DOT__wb_ack_o = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 8999498399392975354ull);
    vlSelf->gpio_wb__DOT__wb_err_o = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 214389414810567235ull);
    vlSelf->gpio_wb__DOT__wb_stall_o = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 12526590634479169037ull);
    vlSelf->gpio_wb__DOT__io = VL_SCOPED_RAND_RESET_I(32, __VscopeHash, 9846067129413282737ull);
    vlSelf->gpio_wb__DOT__intr = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 6531038952208885306ull);
    vlSelf->gpio_wb__DOT__reg_addr = VL_SCOPED_RAND_RESET_I(32, __VscopeHash, 2183736087697996059ull);
    vlSelf->gpio_wb__DOT__reg_wdata = VL_SCOPED_RAND_RESET_I(32, __VscopeHash, 4445759394170210960ull);
    vlSelf->gpio_wb__DOT__reg_rdata = VL_SCOPED_RAND_RESET_I(32, __VscopeHash, 10860610213083633630ull);
    vlSelf->gpio_wb__DOT__reg_we = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 12144941973160566385ull);
    vlSelf->gpio_wb__DOT__reg_re = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 8532518128280519148ull);
    vlSelf->gpio_wb__DOT__reg_be = VL_SCOPED_RAND_RESET_I(4, __VscopeHash, 17356607409451142379ull);
    vlSelf->gpio_wb__DOT__reg_ack = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 17936296434751955547ull);
    vlSelf->gpio_wb__DOT__reg_data_o = VL_SCOPED_RAND_RESET_I(32, __VscopeHash, 13014376017673695287ull);
    vlSelf->gpio_wb__DOT__reg_dir = VL_SCOPED_RAND_RESET_I(32, __VscopeHash, 11587357174708960369ull);
    vlSelf->gpio_wb__DOT__gpio_i = VL_SCOPED_RAND_RESET_I(32, __VscopeHash, 1912599998307850130ull);
    vlSelf->gpio_wb__DOT__open_drain = VL_SCOPED_RAND_RESET_I(32, __VscopeHash, 14111497169216459089ull);
    vlSelf->gpio_wb__DOT__pull_up_en = VL_SCOPED_RAND_RESET_I(32, __VscopeHash, 11926735390852573400ull);
    vlSelf->gpio_wb__DOT__pull_down_en = VL_SCOPED_RAND_RESET_I(32, __VscopeHash, 14214779437065273727ull);
    vlSelf->gpio_wb__DOT__u_gpio_regs__DOT__clk = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 2360089168744762911ull);
    vlSelf->gpio_wb__DOT__u_gpio_regs__DOT__reset_n = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 3240392713191060700ull);
    vlSelf->gpio_wb__DOT__u_gpio_regs__DOT__addr = VL_SCOPED_RAND_RESET_I(32, __VscopeHash, 5565280460927066502ull);
    vlSelf->gpio_wb__DOT__u_gpio_regs__DOT__wdata = VL_SCOPED_RAND_RESET_I(32, __VscopeHash, 531447966320622285ull);
    vlSelf->gpio_wb__DOT__u_gpio_regs__DOT__rdata = VL_SCOPED_RAND_RESET_I(32, __VscopeHash, 14476588166313559419ull);
    vlSelf->gpio_wb__DOT__u_gpio_regs__DOT__we = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 6904725543589021187ull);
    vlSelf->gpio_wb__DOT__u_gpio_regs__DOT__re = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 1633929718230007715ull);
    vlSelf->gpio_wb__DOT__u_gpio_regs__DOT__be = VL_SCOPED_RAND_RESET_I(4, __VscopeHash, 4814895625884833030ull);
    vlSelf->gpio_wb__DOT__u_gpio_regs__DOT__ack = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 17224215852865001133ull);
    vlSelf->gpio_wb__DOT__u_gpio_regs__DOT__reg_data_o = VL_SCOPED_RAND_RESET_I(32, __VscopeHash, 2590908472981223511ull);
    vlSelf->gpio_wb__DOT__u_gpio_regs__DOT__reg_dir = VL_SCOPED_RAND_RESET_I(32, __VscopeHash, 9701242945268811326ull);
    vlSelf->gpio_wb__DOT__u_gpio_regs__DOT__gpio_i = VL_SCOPED_RAND_RESET_I(32, __VscopeHash, 1653494018186986327ull);
    vlSelf->gpio_wb__DOT__u_gpio_regs__DOT__open_drain = VL_SCOPED_RAND_RESET_I(32, __VscopeHash, 7176921067420982418ull);
    vlSelf->gpio_wb__DOT__u_gpio_regs__DOT__pull_up_en = VL_SCOPED_RAND_RESET_I(32, __VscopeHash, 3241960075141514783ull);
    vlSelf->gpio_wb__DOT__u_gpio_regs__DOT__pull_down_en = VL_SCOPED_RAND_RESET_I(32, __VscopeHash, 2943242203913449678ull);
    vlSelf->gpio_wb__DOT__u_gpio_regs__DOT__intr = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 7523473307170446153ull);
    vlSelf->gpio_wb__DOT__u_gpio_regs__DOT__s_reg_data_o = VL_SCOPED_RAND_RESET_I(32, __VscopeHash, 6978666028814851891ull);
    vlSelf->gpio_wb__DOT__u_gpio_regs__DOT__s_reg_dir = VL_SCOPED_RAND_RESET_I(32, __VscopeHash, 997624088711084879ull);
    vlSelf->gpio_wb__DOT__u_gpio_regs__DOT__s_reg_int_en = VL_SCOPED_RAND_RESET_I(32, __VscopeHash, 14294734376837190687ull);
    vlSelf->gpio_wb__DOT__u_gpio_regs__DOT__s_reg_int_typ = VL_SCOPED_RAND_RESET_I(32, __VscopeHash, 3338160677408575287ull);
    vlSelf->gpio_wb__DOT__u_gpio_regs__DOT__s_reg_int_pol = VL_SCOPED_RAND_RESET_I(32, __VscopeHash, 5638285628082478508ull);
    vlSelf->gpio_wb__DOT__u_gpio_regs__DOT__s_reg_int_any = VL_SCOPED_RAND_RESET_I(32, __VscopeHash, 13051192424071363846ull);
    vlSelf->gpio_wb__DOT__u_gpio_regs__DOT__s_reg_int_sts = VL_SCOPED_RAND_RESET_I(32, __VscopeHash, 17968491662775160467ull);
    vlSelf->gpio_wb__DOT__u_gpio_regs__DOT__s_reg_deb_th = VL_SCOPED_RAND_RESET_I(32, __VscopeHash, 4056404418518649130ull);
    vlSelf->gpio_wb__DOT__u_gpio_regs__DOT__s_reg_deb_en = VL_SCOPED_RAND_RESET_I(32, __VscopeHash, 6265513672205430488ull);
    vlSelf->gpio_wb__DOT__u_gpio_regs__DOT__s_reg_inv_in = VL_SCOPED_RAND_RESET_I(32, __VscopeHash, 878866094410203210ull);
    vlSelf->gpio_wb__DOT__u_gpio_regs__DOT__s_reg_inv_out = VL_SCOPED_RAND_RESET_I(32, __VscopeHash, 12690754132670392327ull);
    vlSelf->gpio_wb__DOT__u_gpio_regs__DOT__s_reg_od_en = VL_SCOPED_RAND_RESET_I(32, __VscopeHash, 7670451408187669809ull);
    vlSelf->gpio_wb__DOT__u_gpio_regs__DOT__s_reg_wr_mask = VL_SCOPED_RAND_RESET_I(32, __VscopeHash, 9906473683034325154ull);
    vlSelf->gpio_wb__DOT__u_gpio_regs__DOT__s_reg_pu_en = VL_SCOPED_RAND_RESET_I(32, __VscopeHash, 4573149750989876544ull);
    vlSelf->gpio_wb__DOT__u_gpio_regs__DOT__s_reg_pd_en = VL_SCOPED_RAND_RESET_I(32, __VscopeHash, 13443950537601595132ull);
    vlSelf->gpio_wb__DOT__u_gpio_regs__DOT__s_reg_pwm_en = VL_SCOPED_RAND_RESET_I(32, __VscopeHash, 12805989359762586478ull);
    vlSelf->gpio_wb__DOT__u_gpio_regs__DOT__s_reg_pwm_cfg = VL_SCOPED_RAND_RESET_I(32, __VscopeHash, 12822299207115956782ull);
    for (int __Vi0 = 0; __Vi0 < 32; ++__Vi0) {
        vlSelf->gpio_wb__DOT__u_gpio_regs__DOT__s_reg_pwm_duty[__Vi0] = VL_SCOPED_RAND_RESET_I(16, __VscopeHash, 17069236899180697286ull);
    }
    vlSelf->gpio_wb__DOT__u_gpio_regs__DOT__pwm_cnt = VL_SCOPED_RAND_RESET_I(16, __VscopeHash, 17113757471146751085ull);
    vlSelf->gpio_wb__DOT__u_gpio_regs__DOT__pwm_prescaler = VL_SCOPED_RAND_RESET_I(16, __VscopeHash, 4770282902657151230ull);
    vlSelf->gpio_wb__DOT__u_gpio_regs__DOT__pwm_val = VL_SCOPED_RAND_RESET_I(32, __VscopeHash, 9767035303686074116ull);
    vlSelf->gpio_wb__DOT__u_gpio_regs__DOT__gpio_i_deb = VL_SCOPED_RAND_RESET_I(32, __VscopeHash, 10456780639712273123ull);
    vlSelf->gpio_wb__DOT__u_gpio_regs__DOT__gpio_i_deb_q = VL_SCOPED_RAND_RESET_I(32, __VscopeHash, 10124305145644400854ull);
    vlSelf->gpio_wb__DOT__u_gpio_regs__DOT__gpio_edge_pos = VL_SCOPED_RAND_RESET_I(32, __VscopeHash, 13993407217364048681ull);
    vlSelf->gpio_wb__DOT__u_gpio_regs__DOT__gpio_edge_neg = VL_SCOPED_RAND_RESET_I(32, __VscopeHash, 11044892127965178791ull);
    vlSelf->gpio_wb__DOT__u_gpio_regs__DOT__gpio_edge_any = VL_SCOPED_RAND_RESET_I(32, __VscopeHash, 13027006997450985659ull);
    vlSelf->gpio_wb__DOT__u_gpio_regs__DOT__intr_cond = VL_SCOPED_RAND_RESET_I(32, __VscopeHash, 9057073566037151684ull);
    vlSelf->gpio_wb__DOT__u_gpio_regs__DOT__pwm_duty_idx = VL_SCOPED_RAND_RESET_I(32, __VscopeHash, 1421557627907887173ull);
    vlSelf->gpio_wb__DOT__u_gpio_regs__DOT__pwm_duty_int = 0;
    vlSelf->gpio_wb__DOT__u_gpio_regs__DOT__gen_deb__BRA__0__KET____DOT__deb_cnt = VL_SCOPED_RAND_RESET_I(32, __VscopeHash, 12333831886915899284ull);
    vlSelf->gpio_wb__DOT__u_gpio_regs__DOT__gen_deb__BRA__0__KET____DOT__gpio_i_sync = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 1069915889581174929ull);
    vlSelf->gpio_wb__DOT__u_gpio_regs__DOT__gen_deb__BRA__1__KET____DOT__deb_cnt = VL_SCOPED_RAND_RESET_I(32, __VscopeHash, 15941580606112686551ull);
    vlSelf->gpio_wb__DOT__u_gpio_regs__DOT__gen_deb__BRA__1__KET____DOT__gpio_i_sync = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 11962229379958445347ull);
    vlSelf->gpio_wb__DOT__u_gpio_regs__DOT__gen_deb__BRA__2__KET____DOT__deb_cnt = VL_SCOPED_RAND_RESET_I(32, __VscopeHash, 14435703550966468377ull);
    vlSelf->gpio_wb__DOT__u_gpio_regs__DOT__gen_deb__BRA__2__KET____DOT__gpio_i_sync = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 9042970828113149767ull);
    vlSelf->gpio_wb__DOT__u_gpio_regs__DOT__gen_deb__BRA__3__KET____DOT__deb_cnt = VL_SCOPED_RAND_RESET_I(32, __VscopeHash, 1694452310989042294ull);
    vlSelf->gpio_wb__DOT__u_gpio_regs__DOT__gen_deb__BRA__3__KET____DOT__gpio_i_sync = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 12379737799203822605ull);
    vlSelf->gpio_wb__DOT__u_gpio_regs__DOT__gen_deb__BRA__4__KET____DOT__deb_cnt = VL_SCOPED_RAND_RESET_I(32, __VscopeHash, 1021059305123382847ull);
    vlSelf->gpio_wb__DOT__u_gpio_regs__DOT__gen_deb__BRA__4__KET____DOT__gpio_i_sync = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 931179772162973960ull);
    vlSelf->gpio_wb__DOT__u_gpio_regs__DOT__gen_deb__BRA__5__KET____DOT__deb_cnt = VL_SCOPED_RAND_RESET_I(32, __VscopeHash, 15014904613162540964ull);
    vlSelf->gpio_wb__DOT__u_gpio_regs__DOT__gen_deb__BRA__5__KET____DOT__gpio_i_sync = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 2186904185441628373ull);
    vlSelf->gpio_wb__DOT__u_gpio_regs__DOT__gen_deb__BRA__6__KET____DOT__deb_cnt = VL_SCOPED_RAND_RESET_I(32, __VscopeHash, 10957613750265997264ull);
    vlSelf->gpio_wb__DOT__u_gpio_regs__DOT__gen_deb__BRA__6__KET____DOT__gpio_i_sync = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 16013793786247683461ull);
    vlSelf->gpio_wb__DOT__u_gpio_regs__DOT__gen_deb__BRA__7__KET____DOT__deb_cnt = VL_SCOPED_RAND_RESET_I(32, __VscopeHash, 17310037175276982662ull);
    vlSelf->gpio_wb__DOT__u_gpio_regs__DOT__gen_deb__BRA__7__KET____DOT__gpio_i_sync = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 1875823089496085356ull);
    vlSelf->gpio_wb__DOT__u_gpio_regs__DOT__gen_deb__BRA__8__KET____DOT__deb_cnt = VL_SCOPED_RAND_RESET_I(32, __VscopeHash, 15507939509414059270ull);
    vlSelf->gpio_wb__DOT__u_gpio_regs__DOT__gen_deb__BRA__8__KET____DOT__gpio_i_sync = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 8289308358161341112ull);
    vlSelf->gpio_wb__DOT__u_gpio_regs__DOT__gen_deb__BRA__9__KET____DOT__deb_cnt = VL_SCOPED_RAND_RESET_I(32, __VscopeHash, 10551832607803631796ull);
    vlSelf->gpio_wb__DOT__u_gpio_regs__DOT__gen_deb__BRA__9__KET____DOT__gpio_i_sync = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 12596650990843840471ull);
    vlSelf->gpio_wb__DOT__u_gpio_regs__DOT__gen_deb__BRA__10__KET____DOT__deb_cnt = VL_SCOPED_RAND_RESET_I(32, __VscopeHash, 18118846038137954703ull);
    vlSelf->gpio_wb__DOT__u_gpio_regs__DOT__gen_deb__BRA__10__KET____DOT__gpio_i_sync = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 17775416069712161652ull);
    vlSelf->gpio_wb__DOT__u_gpio_regs__DOT__gen_deb__BRA__11__KET____DOT__deb_cnt = VL_SCOPED_RAND_RESET_I(32, __VscopeHash, 8515331107680899052ull);
    vlSelf->gpio_wb__DOT__u_gpio_regs__DOT__gen_deb__BRA__11__KET____DOT__gpio_i_sync = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 16783421620320755385ull);
    vlSelf->gpio_wb__DOT__u_gpio_regs__DOT__gen_deb__BRA__12__KET____DOT__deb_cnt = VL_SCOPED_RAND_RESET_I(32, __VscopeHash, 15094943432363661594ull);
    vlSelf->gpio_wb__DOT__u_gpio_regs__DOT__gen_deb__BRA__12__KET____DOT__gpio_i_sync = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 8378663362219301457ull);
    vlSelf->gpio_wb__DOT__u_gpio_regs__DOT__gen_deb__BRA__13__KET____DOT__deb_cnt = VL_SCOPED_RAND_RESET_I(32, __VscopeHash, 16332948049302797891ull);
    vlSelf->gpio_wb__DOT__u_gpio_regs__DOT__gen_deb__BRA__13__KET____DOT__gpio_i_sync = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 16150745555322950737ull);
    vlSelf->gpio_wb__DOT__u_gpio_regs__DOT__gen_deb__BRA__14__KET____DOT__deb_cnt = VL_SCOPED_RAND_RESET_I(32, __VscopeHash, 2518208661573927905ull);
    vlSelf->gpio_wb__DOT__u_gpio_regs__DOT__gen_deb__BRA__14__KET____DOT__gpio_i_sync = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 7391925311995149032ull);
    vlSelf->gpio_wb__DOT__u_gpio_regs__DOT__gen_deb__BRA__15__KET____DOT__deb_cnt = VL_SCOPED_RAND_RESET_I(32, __VscopeHash, 2469187936602364617ull);
    vlSelf->gpio_wb__DOT__u_gpio_regs__DOT__gen_deb__BRA__15__KET____DOT__gpio_i_sync = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 9736731945328932653ull);
    vlSelf->gpio_wb__DOT__u_gpio_regs__DOT__gen_deb__BRA__16__KET____DOT__deb_cnt = VL_SCOPED_RAND_RESET_I(32, __VscopeHash, 17251814075432708710ull);
    vlSelf->gpio_wb__DOT__u_gpio_regs__DOT__gen_deb__BRA__16__KET____DOT__gpio_i_sync = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 11790726773478285364ull);
    vlSelf->gpio_wb__DOT__u_gpio_regs__DOT__gen_deb__BRA__17__KET____DOT__deb_cnt = VL_SCOPED_RAND_RESET_I(32, __VscopeHash, 3727120335115645006ull);
    vlSelf->gpio_wb__DOT__u_gpio_regs__DOT__gen_deb__BRA__17__KET____DOT__gpio_i_sync = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 9275956908226485616ull);
    vlSelf->gpio_wb__DOT__u_gpio_regs__DOT__gen_deb__BRA__18__KET____DOT__deb_cnt = VL_SCOPED_RAND_RESET_I(32, __VscopeHash, 10973158575008533944ull);
    vlSelf->gpio_wb__DOT__u_gpio_regs__DOT__gen_deb__BRA__18__KET____DOT__gpio_i_sync = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 15026390304708609552ull);
    vlSelf->gpio_wb__DOT__u_gpio_regs__DOT__gen_deb__BRA__19__KET____DOT__deb_cnt = VL_SCOPED_RAND_RESET_I(32, __VscopeHash, 3879315062499190666ull);
    vlSelf->gpio_wb__DOT__u_gpio_regs__DOT__gen_deb__BRA__19__KET____DOT__gpio_i_sync = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 13221730777658660494ull);
    vlSelf->gpio_wb__DOT__u_gpio_regs__DOT__gen_deb__BRA__20__KET____DOT__deb_cnt = VL_SCOPED_RAND_RESET_I(32, __VscopeHash, 13670657707280919916ull);
    vlSelf->gpio_wb__DOT__u_gpio_regs__DOT__gen_deb__BRA__20__KET____DOT__gpio_i_sync = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 12273511569504249156ull);
    vlSelf->gpio_wb__DOT__u_gpio_regs__DOT__gen_deb__BRA__21__KET____DOT__deb_cnt = VL_SCOPED_RAND_RESET_I(32, __VscopeHash, 3907500087683166156ull);
    vlSelf->gpio_wb__DOT__u_gpio_regs__DOT__gen_deb__BRA__21__KET____DOT__gpio_i_sync = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 8010928910448711777ull);
    vlSelf->gpio_wb__DOT__u_gpio_regs__DOT__gen_deb__BRA__22__KET____DOT__deb_cnt = VL_SCOPED_RAND_RESET_I(32, __VscopeHash, 16715140955879667737ull);
    vlSelf->gpio_wb__DOT__u_gpio_regs__DOT__gen_deb__BRA__22__KET____DOT__gpio_i_sync = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 13712080289084695305ull);
    vlSelf->gpio_wb__DOT__u_gpio_regs__DOT__gen_deb__BRA__23__KET____DOT__deb_cnt = VL_SCOPED_RAND_RESET_I(32, __VscopeHash, 9774806413046529310ull);
    vlSelf->gpio_wb__DOT__u_gpio_regs__DOT__gen_deb__BRA__23__KET____DOT__gpio_i_sync = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 9025771904775677253ull);
    vlSelf->gpio_wb__DOT__u_gpio_regs__DOT__gen_deb__BRA__24__KET____DOT__deb_cnt = VL_SCOPED_RAND_RESET_I(32, __VscopeHash, 2836397746242458360ull);
    vlSelf->gpio_wb__DOT__u_gpio_regs__DOT__gen_deb__BRA__24__KET____DOT__gpio_i_sync = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 7360790660466388105ull);
    vlSelf->gpio_wb__DOT__u_gpio_regs__DOT__gen_deb__BRA__25__KET____DOT__deb_cnt = VL_SCOPED_RAND_RESET_I(32, __VscopeHash, 14033712592150708349ull);
    vlSelf->gpio_wb__DOT__u_gpio_regs__DOT__gen_deb__BRA__25__KET____DOT__gpio_i_sync = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 11051533915583275195ull);
    vlSelf->gpio_wb__DOT__u_gpio_regs__DOT__gen_deb__BRA__26__KET____DOT__deb_cnt = VL_SCOPED_RAND_RESET_I(32, __VscopeHash, 4040934104244358759ull);
    vlSelf->gpio_wb__DOT__u_gpio_regs__DOT__gen_deb__BRA__26__KET____DOT__gpio_i_sync = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 10977604277008199688ull);
    vlSelf->gpio_wb__DOT__u_gpio_regs__DOT__gen_deb__BRA__27__KET____DOT__deb_cnt = VL_SCOPED_RAND_RESET_I(32, __VscopeHash, 13458507522167942598ull);
    vlSelf->gpio_wb__DOT__u_gpio_regs__DOT__gen_deb__BRA__27__KET____DOT__gpio_i_sync = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 7021559347103736913ull);
    vlSelf->gpio_wb__DOT__u_gpio_regs__DOT__gen_deb__BRA__28__KET____DOT__deb_cnt = VL_SCOPED_RAND_RESET_I(32, __VscopeHash, 8228682919003358782ull);
    vlSelf->gpio_wb__DOT__u_gpio_regs__DOT__gen_deb__BRA__28__KET____DOT__gpio_i_sync = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 7027869108942871343ull);
    vlSelf->gpio_wb__DOT__u_gpio_regs__DOT__gen_deb__BRA__29__KET____DOT__deb_cnt = VL_SCOPED_RAND_RESET_I(32, __VscopeHash, 13841802673488086217ull);
    vlSelf->gpio_wb__DOT__u_gpio_regs__DOT__gen_deb__BRA__29__KET____DOT__gpio_i_sync = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 3186460410292885876ull);
    vlSelf->gpio_wb__DOT__u_gpio_regs__DOT__gen_deb__BRA__30__KET____DOT__deb_cnt = VL_SCOPED_RAND_RESET_I(32, __VscopeHash, 1770538995372177922ull);
    vlSelf->gpio_wb__DOT__u_gpio_regs__DOT__gen_deb__BRA__30__KET____DOT__gpio_i_sync = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 11396030744487963537ull);
    vlSelf->gpio_wb__DOT__u_gpio_regs__DOT__gen_deb__BRA__31__KET____DOT__deb_cnt = VL_SCOPED_RAND_RESET_I(32, __VscopeHash, 16725054818141658982ull);
    vlSelf->gpio_wb__DOT__u_gpio_regs__DOT__gen_deb__BRA__31__KET____DOT__gpio_i_sync = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 17915618816162834056ull);
    vlSelf->gpio_wb__DOT__u_gpio_regs__DOT__proc_reg_write__DOT__unnamedblk2__DOT__r = 0;
    vlSelf->gpio_wb__DOT__u_gpio_regs__DOT__proc_reg_write__DOT__unnamedblk3__DOT__k = 0;
    vlSelf->gpio_wb__DOT__u_gpio_regs__DOT__proc_reg_write__DOT__unnamedblk4__DOT__k = 0;
    vlSelf->gpio_wb__DOT__u_gpio_regs__DOT__proc_reg_write__DOT__unnamedblk5__DOT__k = 0;
    vlSelf->gpio_wb__DOT__u_gpio_regs__DOT__proc_reg_write__DOT__unnamedblk6__DOT__k = 0;
    vlSelf->gpio_wb__DOT__u_gpio_regs__DOT__proc_reg_write__DOT__unnamedblk7__DOT__k = 0;
    vlSelf->gpio_wb__DOT__u_gpio_regs__DOT__proc_reg_write__DOT__unnamedblk8__DOT__k = 0;
    vlSelf->gpio_wb__DOT__u_gpio_regs__DOT__proc_reg_write__DOT__unnamedblk9__DOT__k = 0;
    vlSelf->gpio_wb__DOT__u_gpio_regs__DOT__proc_reg_write__DOT__unnamedblk10__DOT__k = 0;
    vlSelf->gpio_wb__DOT__u_gpio_regs__DOT__proc_reg_write__DOT__unnamedblk11__DOT__k = 0;
    vlSelf->gpio_wb__DOT__u_gpio_regs__DOT__proc_reg_write__DOT__unnamedblk12__DOT__k = 0;
    vlSelf->gpio_wb__DOT__u_gpio_regs__DOT__proc_reg_write__DOT__unnamedblk13__DOT__k = 0;
    vlSelf->gpio_wb__DOT__u_gpio_regs__DOT__proc_reg_write__DOT__unnamedblk14__DOT__k = 0;
    vlSelf->gpio_wb__DOT__u_gpio_regs__DOT__proc_reg_write__DOT__unnamedblk15__DOT__k = 0;
    vlSelf->gpio_wb__DOT__u_gpio_regs__DOT__proc_reg_write__DOT__unnamedblk16__DOT__k = 0;
    vlSelf->gpio_wb__DOT__u_gpio_regs__DOT__proc_reg_write__DOT__unnamedblk17__DOT__k = 0;
    vlSelf->gpio_wb__DOT__u_gpio_regs__DOT__proc_reg_write__DOT__unnamedblk18__DOT__k = 0;
    vlSelf->gpio_wb__DOT__u_gpio_regs__DOT__proc_reg_write__DOT__unnamedblk19__DOT__k = 0;
    vlSelf->gpio_wb__DOT__u_gpio_regs__DOT__proc_reg_write__DOT__unnamedblk20__DOT__k = 0;
    vlSelf->gpio_wb__DOT__u_gpio_regs__DOT__proc_reg_write__DOT__unnamedblk1__DOT__r = 0;
    vlSelf->gpio_wb__DOT__u_gpio_regs__DOT__proc_reg_read__DOT__unnamedblk21__DOT__k = 0;
    vlSelf->gpio_wb__DOT__u_gpio_regs__DOT__proc_intr_out__DOT__unnamedblk22__DOT__m = 0;
    vlSelf->gpio_wb__DOT__u_gpio_wrapper__DOT__clk = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 10312476228990783144ull);
    vlSelf->gpio_wb__DOT__u_gpio_wrapper__DOT__reset_n = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 18274753260854355429ull);
    vlSelf->gpio_wb__DOT__u_gpio_wrapper__DOT__o = VL_SCOPED_RAND_RESET_I(32, __VscopeHash, 7077978175206714647ull);
    vlSelf->gpio_wb__DOT__u_gpio_wrapper__DOT__oe = VL_SCOPED_RAND_RESET_I(32, __VscopeHash, 764753486580633026ull);
    vlSelf->gpio_wb__DOT__u_gpio_wrapper__DOT__i = VL_SCOPED_RAND_RESET_I(32, __VscopeHash, 12632485012317971874ull);
    vlSelf->gpio_wb__DOT__u_gpio_wrapper__DOT__open_drain = VL_SCOPED_RAND_RESET_I(32, __VscopeHash, 6384959206835190672ull);
    vlSelf->gpio_wb__DOT__u_gpio_wrapper__DOT__pull_up_en = VL_SCOPED_RAND_RESET_I(32, __VscopeHash, 18393949315823495575ull);
    vlSelf->gpio_wb__DOT__u_gpio_wrapper__DOT__pull_down_en = VL_SCOPED_RAND_RESET_I(32, __VscopeHash, 3398111356696401647ull);
    vlSelf->gpio_wb__DOT__u_gpio_wrapper__DOT__io = VL_SCOPED_RAND_RESET_I(32, __VscopeHash, 18412707801601228470ull);
    vlSelf->gpio_wb__DOT__u_gpio_wrapper__DOT__io__out__strong__out32 = 0;
    vlSelf->gpio_wb__DOT__u_gpio_wrapper__DOT__io__out__strong__out33 = 0;
    vlSelf->gpio_wb__DOT__u_gpio_wrapper__DOT__io__out__strong__out34 = 0;
    vlSelf->gpio_wb__DOT__u_gpio_wrapper__DOT__io__out__strong__out35 = 0;
    vlSelf->gpio_wb__DOT__u_gpio_wrapper__DOT__io__out__strong__out36 = 0;
    vlSelf->gpio_wb__DOT__u_gpio_wrapper__DOT__io__out__strong__out37 = 0;
    vlSelf->gpio_wb__DOT__u_gpio_wrapper__DOT__io__out__strong__out38 = 0;
    vlSelf->gpio_wb__DOT__u_gpio_wrapper__DOT__io__out__strong__out39 = 0;
    vlSelf->gpio_wb__DOT__u_gpio_wrapper__DOT__io__out__strong__out40 = 0;
    vlSelf->gpio_wb__DOT__u_gpio_wrapper__DOT__io__out__strong__out41 = 0;
    vlSelf->gpio_wb__DOT__u_gpio_wrapper__DOT__io__out__strong__out42 = 0;
    vlSelf->gpio_wb__DOT__u_gpio_wrapper__DOT__io__out__strong__out43 = 0;
    vlSelf->gpio_wb__DOT__u_gpio_wrapper__DOT__io__out__strong__out44 = 0;
    vlSelf->gpio_wb__DOT__u_gpio_wrapper__DOT__io__out__strong__out45 = 0;
    vlSelf->gpio_wb__DOT__u_gpio_wrapper__DOT__io__out__strong__out46 = 0;
    vlSelf->gpio_wb__DOT__u_gpio_wrapper__DOT__io__out__strong__out47 = 0;
    vlSelf->gpio_wb__DOT__u_gpio_wrapper__DOT__io__out__strong__out48 = 0;
    vlSelf->gpio_wb__DOT__u_gpio_wrapper__DOT__io__out__strong__out49 = 0;
    vlSelf->gpio_wb__DOT__u_gpio_wrapper__DOT__io__out__strong__out50 = 0;
    vlSelf->gpio_wb__DOT__u_gpio_wrapper__DOT__io__out__strong__out51 = 0;
    vlSelf->gpio_wb__DOT__u_gpio_wrapper__DOT__io__out__strong__out52 = 0;
    vlSelf->gpio_wb__DOT__u_gpio_wrapper__DOT__io__out__strong__out53 = 0;
    vlSelf->gpio_wb__DOT__u_gpio_wrapper__DOT__io__out__strong__out54 = 0;
    vlSelf->gpio_wb__DOT__u_gpio_wrapper__DOT__io__out__strong__out55 = 0;
    vlSelf->gpio_wb__DOT__u_gpio_wrapper__DOT__io__out__strong__out56 = 0;
    vlSelf->gpio_wb__DOT__u_gpio_wrapper__DOT__io__out__strong__out57 = 0;
    vlSelf->gpio_wb__DOT__u_gpio_wrapper__DOT__io__out__strong__out58 = 0;
    vlSelf->gpio_wb__DOT__u_gpio_wrapper__DOT__io__out__strong__out59 = 0;
    vlSelf->gpio_wb__DOT__u_gpio_wrapper__DOT__io__out__strong__out60 = 0;
    vlSelf->gpio_wb__DOT__u_gpio_wrapper__DOT__io__out__strong__out61 = 0;
    vlSelf->gpio_wb__DOT__u_gpio_wrapper__DOT__io__out__strong__out62 = 0;
    vlSelf->gpio_wb__DOT__u_gpio_wrapper__DOT__io__out__strong__out63 = 0;
    vlSelf->gpio_wb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__0__KET____DOT__u_gpio_bit__DOT__clk = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 1833783148306725962ull);
    vlSelf->gpio_wb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__0__KET____DOT__u_gpio_bit__DOT__reset_n = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 16951999658337168735ull);
    vlSelf->gpio_wb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__0__KET____DOT__u_gpio_bit__DOT__o = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 18296816858650239746ull);
    vlSelf->gpio_wb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__0__KET____DOT__u_gpio_bit__DOT__oe = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 4293845740304298436ull);
    vlSelf->gpio_wb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__0__KET____DOT__u_gpio_bit__DOT__i = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 4647518455037672516ull);
    vlSelf->gpio_wb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__0__KET____DOT__u_gpio_bit__DOT__open_drain = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 15917862216421556566ull);
    vlSelf->gpio_wb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__0__KET____DOT__u_gpio_bit__DOT__pull_up_en = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 795850376938172990ull);
    vlSelf->gpio_wb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__0__KET____DOT__u_gpio_bit__DOT__pull_down_en = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 5193534460039944996ull);
    vlSelf->gpio_wb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__0__KET____DOT__u_gpio_bit__DOT__pad = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 18375187962818471729ull);
    vlSelf->gpio_wb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__0__KET____DOT__u_gpio_bit__DOT__oe_actual = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 7831275974192670534ull);
    vlSelf->gpio_wb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__0__KET____DOT__u_gpio_bit__DOT__sync_reg = VL_SCOPED_RAND_RESET_I(2, __VscopeHash, 2775397194322083083ull);
    vlSelf->gpio_wb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__1__KET____DOT__u_gpio_bit__DOT__clk = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 1564546907817810554ull);
    vlSelf->gpio_wb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__1__KET____DOT__u_gpio_bit__DOT__reset_n = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 8279542609158195784ull);
    vlSelf->gpio_wb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__1__KET____DOT__u_gpio_bit__DOT__o = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 9142895659042592862ull);
    vlSelf->gpio_wb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__1__KET____DOT__u_gpio_bit__DOT__oe = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 15357668030844147533ull);
    vlSelf->gpio_wb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__1__KET____DOT__u_gpio_bit__DOT__i = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 1334344512847701400ull);
    vlSelf->gpio_wb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__1__KET____DOT__u_gpio_bit__DOT__open_drain = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 18057773776254755274ull);
    vlSelf->gpio_wb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__1__KET____DOT__u_gpio_bit__DOT__pull_up_en = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 15023508844545476770ull);
    vlSelf->gpio_wb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__1__KET____DOT__u_gpio_bit__DOT__pull_down_en = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 9381139804781933035ull);
    vlSelf->gpio_wb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__1__KET____DOT__u_gpio_bit__DOT__pad = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 10972080448177667862ull);
    vlSelf->gpio_wb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__1__KET____DOT__u_gpio_bit__DOT__oe_actual = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 6655743739998544276ull);
    vlSelf->gpio_wb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__1__KET____DOT__u_gpio_bit__DOT__sync_reg = VL_SCOPED_RAND_RESET_I(2, __VscopeHash, 8053736266367056691ull);
    vlSelf->gpio_wb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__2__KET____DOT__u_gpio_bit__DOT__clk = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 756454416320377174ull);
    vlSelf->gpio_wb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__2__KET____DOT__u_gpio_bit__DOT__reset_n = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 175258112924093892ull);
    vlSelf->gpio_wb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__2__KET____DOT__u_gpio_bit__DOT__o = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 13081180627250677725ull);
    vlSelf->gpio_wb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__2__KET____DOT__u_gpio_bit__DOT__oe = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 9371142969470738196ull);
    vlSelf->gpio_wb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__2__KET____DOT__u_gpio_bit__DOT__i = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 10057491810054836326ull);
    vlSelf->gpio_wb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__2__KET____DOT__u_gpio_bit__DOT__open_drain = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 8812625673341533421ull);
    vlSelf->gpio_wb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__2__KET____DOT__u_gpio_bit__DOT__pull_up_en = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 17031803002943279760ull);
    vlSelf->gpio_wb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__2__KET____DOT__u_gpio_bit__DOT__pull_down_en = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 5527578119246140692ull);
    vlSelf->gpio_wb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__2__KET____DOT__u_gpio_bit__DOT__pad = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 6221284531222061247ull);
    vlSelf->gpio_wb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__2__KET____DOT__u_gpio_bit__DOT__oe_actual = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 17337123455631695037ull);
    vlSelf->gpio_wb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__2__KET____DOT__u_gpio_bit__DOT__sync_reg = VL_SCOPED_RAND_RESET_I(2, __VscopeHash, 15262357459873789306ull);
    vlSelf->gpio_wb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__3__KET____DOT__u_gpio_bit__DOT__clk = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 2402088933979088115ull);
    vlSelf->gpio_wb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__3__KET____DOT__u_gpio_bit__DOT__reset_n = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 2990801306631854240ull);
    vlSelf->gpio_wb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__3__KET____DOT__u_gpio_bit__DOT__o = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 11939027642823572486ull);
    vlSelf->gpio_wb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__3__KET____DOT__u_gpio_bit__DOT__oe = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 6321930884040708436ull);
    vlSelf->gpio_wb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__3__KET____DOT__u_gpio_bit__DOT__i = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 9833709175308501412ull);
    vlSelf->gpio_wb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__3__KET____DOT__u_gpio_bit__DOT__open_drain = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 5821549211584036193ull);
    vlSelf->gpio_wb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__3__KET____DOT__u_gpio_bit__DOT__pull_up_en = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 6998285661806747499ull);
    vlSelf->gpio_wb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__3__KET____DOT__u_gpio_bit__DOT__pull_down_en = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 6004384846886153244ull);
    vlSelf->gpio_wb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__3__KET____DOT__u_gpio_bit__DOT__pad = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 8077361431563460293ull);
    vlSelf->gpio_wb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__3__KET____DOT__u_gpio_bit__DOT__oe_actual = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 1089158284953241720ull);
    vlSelf->gpio_wb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__3__KET____DOT__u_gpio_bit__DOT__sync_reg = VL_SCOPED_RAND_RESET_I(2, __VscopeHash, 13423138068346769286ull);
    vlSelf->gpio_wb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__4__KET____DOT__u_gpio_bit__DOT__clk = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 16260424845652034841ull);
    vlSelf->gpio_wb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__4__KET____DOT__u_gpio_bit__DOT__reset_n = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 363022137474581958ull);
    vlSelf->gpio_wb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__4__KET____DOT__u_gpio_bit__DOT__o = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 1703201255785092703ull);
    vlSelf->gpio_wb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__4__KET____DOT__u_gpio_bit__DOT__oe = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 14408379276332578428ull);
    vlSelf->gpio_wb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__4__KET____DOT__u_gpio_bit__DOT__i = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 1367545492838402859ull);
    vlSelf->gpio_wb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__4__KET____DOT__u_gpio_bit__DOT__open_drain = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 2130820056389608606ull);
    vlSelf->gpio_wb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__4__KET____DOT__u_gpio_bit__DOT__pull_up_en = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 15007702050653039751ull);
    vlSelf->gpio_wb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__4__KET____DOT__u_gpio_bit__DOT__pull_down_en = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 1486772914112193228ull);
    vlSelf->gpio_wb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__4__KET____DOT__u_gpio_bit__DOT__pad = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 1548850110404533798ull);
    vlSelf->gpio_wb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__4__KET____DOT__u_gpio_bit__DOT__oe_actual = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 1671957478756801004ull);
    vlSelf->gpio_wb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__4__KET____DOT__u_gpio_bit__DOT__sync_reg = VL_SCOPED_RAND_RESET_I(2, __VscopeHash, 18354089843641200148ull);
    vlSelf->gpio_wb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__5__KET____DOT__u_gpio_bit__DOT__clk = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 4322789356647474583ull);
    vlSelf->gpio_wb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__5__KET____DOT__u_gpio_bit__DOT__reset_n = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 15172580028296302465ull);
    vlSelf->gpio_wb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__5__KET____DOT__u_gpio_bit__DOT__o = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 8586981319559177870ull);
    vlSelf->gpio_wb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__5__KET____DOT__u_gpio_bit__DOT__oe = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 6157308955031512213ull);
    vlSelf->gpio_wb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__5__KET____DOT__u_gpio_bit__DOT__i = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 8213513914238542341ull);
    vlSelf->gpio_wb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__5__KET____DOT__u_gpio_bit__DOT__open_drain = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 6050426710552339688ull);
    vlSelf->gpio_wb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__5__KET____DOT__u_gpio_bit__DOT__pull_up_en = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 10461062772556711109ull);
    vlSelf->gpio_wb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__5__KET____DOT__u_gpio_bit__DOT__pull_down_en = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 13014454277453131688ull);
    vlSelf->gpio_wb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__5__KET____DOT__u_gpio_bit__DOT__pad = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 7287380420883325135ull);
    vlSelf->gpio_wb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__5__KET____DOT__u_gpio_bit__DOT__oe_actual = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 8821226942954625858ull);
    vlSelf->gpio_wb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__5__KET____DOT__u_gpio_bit__DOT__sync_reg = VL_SCOPED_RAND_RESET_I(2, __VscopeHash, 2727390011535331627ull);
    vlSelf->gpio_wb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__6__KET____DOT__u_gpio_bit__DOT__clk = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 835754872417652614ull);
    vlSelf->gpio_wb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__6__KET____DOT__u_gpio_bit__DOT__reset_n = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 14833559801890176345ull);
    vlSelf->gpio_wb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__6__KET____DOT__u_gpio_bit__DOT__o = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 7892745526002573949ull);
    vlSelf->gpio_wb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__6__KET____DOT__u_gpio_bit__DOT__oe = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 3281358477826764120ull);
    vlSelf->gpio_wb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__6__KET____DOT__u_gpio_bit__DOT__i = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 17091875479345982809ull);
    vlSelf->gpio_wb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__6__KET____DOT__u_gpio_bit__DOT__open_drain = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 12214090773767276558ull);
    vlSelf->gpio_wb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__6__KET____DOT__u_gpio_bit__DOT__pull_up_en = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 8652785561236628054ull);
    vlSelf->gpio_wb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__6__KET____DOT__u_gpio_bit__DOT__pull_down_en = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 10351702752762934677ull);
    vlSelf->gpio_wb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__6__KET____DOT__u_gpio_bit__DOT__pad = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 17796279659214296200ull);
    vlSelf->gpio_wb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__6__KET____DOT__u_gpio_bit__DOT__oe_actual = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 15544616269997564988ull);
    vlSelf->gpio_wb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__6__KET____DOT__u_gpio_bit__DOT__sync_reg = VL_SCOPED_RAND_RESET_I(2, __VscopeHash, 8520644477902338986ull);
    vlSelf->gpio_wb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__7__KET____DOT__u_gpio_bit__DOT__clk = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 4532997101841118868ull);
    vlSelf->gpio_wb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__7__KET____DOT__u_gpio_bit__DOT__reset_n = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 4600403651225835103ull);
    vlSelf->gpio_wb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__7__KET____DOT__u_gpio_bit__DOT__o = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 9499190866556158771ull);
    vlSelf->gpio_wb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__7__KET____DOT__u_gpio_bit__DOT__oe = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 1889103878033690395ull);
    vlSelf->gpio_wb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__7__KET____DOT__u_gpio_bit__DOT__i = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 7948704878774939481ull);
    vlSelf->gpio_wb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__7__KET____DOT__u_gpio_bit__DOT__open_drain = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 9885532288982965239ull);
    vlSelf->gpio_wb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__7__KET____DOT__u_gpio_bit__DOT__pull_up_en = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 8413103034039967181ull);
    vlSelf->gpio_wb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__7__KET____DOT__u_gpio_bit__DOT__pull_down_en = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 14871965740621238918ull);
    vlSelf->gpio_wb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__7__KET____DOT__u_gpio_bit__DOT__pad = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 6266372051780001068ull);
    vlSelf->gpio_wb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__7__KET____DOT__u_gpio_bit__DOT__oe_actual = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 821845601635990028ull);
    vlSelf->gpio_wb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__7__KET____DOT__u_gpio_bit__DOT__sync_reg = VL_SCOPED_RAND_RESET_I(2, __VscopeHash, 8242984455812237823ull);
    vlSelf->gpio_wb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__8__KET____DOT__u_gpio_bit__DOT__clk = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 14644796800036686480ull);
    vlSelf->gpio_wb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__8__KET____DOT__u_gpio_bit__DOT__reset_n = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 3890591298752234586ull);
    vlSelf->gpio_wb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__8__KET____DOT__u_gpio_bit__DOT__o = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 6882078294940426496ull);
    vlSelf->gpio_wb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__8__KET____DOT__u_gpio_bit__DOT__oe = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 3212609114598072674ull);
    vlSelf->gpio_wb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__8__KET____DOT__u_gpio_bit__DOT__i = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 2491532056787335501ull);
    vlSelf->gpio_wb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__8__KET____DOT__u_gpio_bit__DOT__open_drain = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 13971642531849784443ull);
    vlSelf->gpio_wb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__8__KET____DOT__u_gpio_bit__DOT__pull_up_en = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 13073227793238662360ull);
    vlSelf->gpio_wb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__8__KET____DOT__u_gpio_bit__DOT__pull_down_en = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 7641549205865973449ull);
    vlSelf->gpio_wb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__8__KET____DOT__u_gpio_bit__DOT__pad = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 16586909211008200009ull);
    vlSelf->gpio_wb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__8__KET____DOT__u_gpio_bit__DOT__oe_actual = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 10701959704069917023ull);
    vlSelf->gpio_wb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__8__KET____DOT__u_gpio_bit__DOT__sync_reg = VL_SCOPED_RAND_RESET_I(2, __VscopeHash, 9137180057824503793ull);
    vlSelf->gpio_wb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__9__KET____DOT__u_gpio_bit__DOT__clk = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 9408712560339059586ull);
    vlSelf->gpio_wb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__9__KET____DOT__u_gpio_bit__DOT__reset_n = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 10823561557644701453ull);
    vlSelf->gpio_wb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__9__KET____DOT__u_gpio_bit__DOT__o = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 2645287263844644172ull);
    vlSelf->gpio_wb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__9__KET____DOT__u_gpio_bit__DOT__oe = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 14569463731705421149ull);
    vlSelf->gpio_wb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__9__KET____DOT__u_gpio_bit__DOT__i = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 15407563268948647628ull);
    vlSelf->gpio_wb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__9__KET____DOT__u_gpio_bit__DOT__open_drain = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 5237215078684022869ull);
    vlSelf->gpio_wb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__9__KET____DOT__u_gpio_bit__DOT__pull_up_en = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 9841920588487046679ull);
    vlSelf->gpio_wb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__9__KET____DOT__u_gpio_bit__DOT__pull_down_en = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 17897033614082303972ull);
    vlSelf->gpio_wb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__9__KET____DOT__u_gpio_bit__DOT__pad = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 14184552068341731364ull);
    vlSelf->gpio_wb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__9__KET____DOT__u_gpio_bit__DOT__oe_actual = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 4901533656238808169ull);
    vlSelf->gpio_wb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__9__KET____DOT__u_gpio_bit__DOT__sync_reg = VL_SCOPED_RAND_RESET_I(2, __VscopeHash, 10027047361542119226ull);
    vlSelf->gpio_wb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__10__KET____DOT__u_gpio_bit__DOT__clk = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 4472231856335373166ull);
    vlSelf->gpio_wb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__10__KET____DOT__u_gpio_bit__DOT__reset_n = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 14718368992892331720ull);
    vlSelf->gpio_wb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__10__KET____DOT__u_gpio_bit__DOT__o = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 747680562936137643ull);
    vlSelf->gpio_wb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__10__KET____DOT__u_gpio_bit__DOT__oe = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 755046503983617494ull);
    vlSelf->gpio_wb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__10__KET____DOT__u_gpio_bit__DOT__i = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 8973680757280417909ull);
    vlSelf->gpio_wb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__10__KET____DOT__u_gpio_bit__DOT__open_drain = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 9282645564601949756ull);
    vlSelf->gpio_wb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__10__KET____DOT__u_gpio_bit__DOT__pull_up_en = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 16672474757013281407ull);
    vlSelf->gpio_wb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__10__KET____DOT__u_gpio_bit__DOT__pull_down_en = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 4832008722089125855ull);
    vlSelf->gpio_wb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__10__KET____DOT__u_gpio_bit__DOT__pad = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 10732479269960746267ull);
    vlSelf->gpio_wb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__10__KET____DOT__u_gpio_bit__DOT__oe_actual = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 14894279727046765559ull);
    vlSelf->gpio_wb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__10__KET____DOT__u_gpio_bit__DOT__sync_reg = VL_SCOPED_RAND_RESET_I(2, __VscopeHash, 2870190862030669621ull);
    vlSelf->gpio_wb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__11__KET____DOT__u_gpio_bit__DOT__clk = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 2070877417214438218ull);
    vlSelf->gpio_wb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__11__KET____DOT__u_gpio_bit__DOT__reset_n = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 778933271874186798ull);
    vlSelf->gpio_wb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__11__KET____DOT__u_gpio_bit__DOT__o = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 8041609507525299086ull);
    vlSelf->gpio_wb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__11__KET____DOT__u_gpio_bit__DOT__oe = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 15796364932385963211ull);
    vlSelf->gpio_wb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__11__KET____DOT__u_gpio_bit__DOT__i = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 17911149119773112834ull);
    vlSelf->gpio_wb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__11__KET____DOT__u_gpio_bit__DOT__open_drain = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 5915203230867747136ull);
    vlSelf->gpio_wb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__11__KET____DOT__u_gpio_bit__DOT__pull_up_en = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 9217861203241312352ull);
    vlSelf->gpio_wb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__11__KET____DOT__u_gpio_bit__DOT__pull_down_en = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 12567808971988714883ull);
    vlSelf->gpio_wb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__11__KET____DOT__u_gpio_bit__DOT__pad = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 9366169779498868958ull);
    vlSelf->gpio_wb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__11__KET____DOT__u_gpio_bit__DOT__oe_actual = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 10312432946596947296ull);
    vlSelf->gpio_wb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__11__KET____DOT__u_gpio_bit__DOT__sync_reg = VL_SCOPED_RAND_RESET_I(2, __VscopeHash, 16064193322240050899ull);
    vlSelf->gpio_wb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__12__KET____DOT__u_gpio_bit__DOT__clk = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 15007489157475449109ull);
    vlSelf->gpio_wb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__12__KET____DOT__u_gpio_bit__DOT__reset_n = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 5975919658285108811ull);
    vlSelf->gpio_wb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__12__KET____DOT__u_gpio_bit__DOT__o = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 7797541771390896405ull);
    vlSelf->gpio_wb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__12__KET____DOT__u_gpio_bit__DOT__oe = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 15831705723801716285ull);
    vlSelf->gpio_wb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__12__KET____DOT__u_gpio_bit__DOT__i = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 2583915581436309437ull);
    vlSelf->gpio_wb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__12__KET____DOT__u_gpio_bit__DOT__open_drain = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 14525955920137807164ull);
    vlSelf->gpio_wb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__12__KET____DOT__u_gpio_bit__DOT__pull_up_en = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 2292401420256620596ull);
    vlSelf->gpio_wb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__12__KET____DOT__u_gpio_bit__DOT__pull_down_en = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 6398061575292284415ull);
    vlSelf->gpio_wb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__12__KET____DOT__u_gpio_bit__DOT__pad = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 13784204188747765829ull);
    vlSelf->gpio_wb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__12__KET____DOT__u_gpio_bit__DOT__oe_actual = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 15794188829947454455ull);
    vlSelf->gpio_wb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__12__KET____DOT__u_gpio_bit__DOT__sync_reg = VL_SCOPED_RAND_RESET_I(2, __VscopeHash, 8743642635077830992ull);
    vlSelf->gpio_wb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__13__KET____DOT__u_gpio_bit__DOT__clk = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 14266995068466615159ull);
    vlSelf->gpio_wb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__13__KET____DOT__u_gpio_bit__DOT__reset_n = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 18381066778121664555ull);
    vlSelf->gpio_wb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__13__KET____DOT__u_gpio_bit__DOT__o = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 12213413003570664165ull);
    vlSelf->gpio_wb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__13__KET____DOT__u_gpio_bit__DOT__oe = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 16891737375700520321ull);
    vlSelf->gpio_wb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__13__KET____DOT__u_gpio_bit__DOT__i = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 1686076185222097289ull);
    vlSelf->gpio_wb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__13__KET____DOT__u_gpio_bit__DOT__open_drain = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 7462127784890900112ull);
    vlSelf->gpio_wb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__13__KET____DOT__u_gpio_bit__DOT__pull_up_en = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 15659157081495715294ull);
    vlSelf->gpio_wb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__13__KET____DOT__u_gpio_bit__DOT__pull_down_en = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 15795005594240020384ull);
    vlSelf->gpio_wb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__13__KET____DOT__u_gpio_bit__DOT__pad = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 2562377768232123966ull);
    vlSelf->gpio_wb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__13__KET____DOT__u_gpio_bit__DOT__oe_actual = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 18117008375650204909ull);
    vlSelf->gpio_wb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__13__KET____DOT__u_gpio_bit__DOT__sync_reg = VL_SCOPED_RAND_RESET_I(2, __VscopeHash, 7557692444132445327ull);
    vlSelf->gpio_wb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__14__KET____DOT__u_gpio_bit__DOT__clk = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 7306140373493323719ull);
    vlSelf->gpio_wb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__14__KET____DOT__u_gpio_bit__DOT__reset_n = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 1846182072633228341ull);
    vlSelf->gpio_wb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__14__KET____DOT__u_gpio_bit__DOT__o = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 12347211322204598ull);
    vlSelf->gpio_wb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__14__KET____DOT__u_gpio_bit__DOT__oe = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 7943154347460391401ull);
    vlSelf->gpio_wb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__14__KET____DOT__u_gpio_bit__DOT__i = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 6705993233921945124ull);
    vlSelf->gpio_wb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__14__KET____DOT__u_gpio_bit__DOT__open_drain = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 656687107740789271ull);
    vlSelf->gpio_wb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__14__KET____DOT__u_gpio_bit__DOT__pull_up_en = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 10325166297462059808ull);
    vlSelf->gpio_wb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__14__KET____DOT__u_gpio_bit__DOT__pull_down_en = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 4108987942419440193ull);
    vlSelf->gpio_wb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__14__KET____DOT__u_gpio_bit__DOT__pad = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 2310833437288083987ull);
    vlSelf->gpio_wb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__14__KET____DOT__u_gpio_bit__DOT__oe_actual = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 5974890655338936518ull);
    vlSelf->gpio_wb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__14__KET____DOT__u_gpio_bit__DOT__sync_reg = VL_SCOPED_RAND_RESET_I(2, __VscopeHash, 10817656704325476432ull);
    vlSelf->gpio_wb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__15__KET____DOT__u_gpio_bit__DOT__clk = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 9721675468993224348ull);
    vlSelf->gpio_wb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__15__KET____DOT__u_gpio_bit__DOT__reset_n = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 12888863524316990364ull);
    vlSelf->gpio_wb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__15__KET____DOT__u_gpio_bit__DOT__o = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 3679532309962816805ull);
    vlSelf->gpio_wb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__15__KET____DOT__u_gpio_bit__DOT__oe = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 15931145848001150087ull);
    vlSelf->gpio_wb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__15__KET____DOT__u_gpio_bit__DOT__i = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 13266590157018575109ull);
    vlSelf->gpio_wb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__15__KET____DOT__u_gpio_bit__DOT__open_drain = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 16005398505816287745ull);
    vlSelf->gpio_wb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__15__KET____DOT__u_gpio_bit__DOT__pull_up_en = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 3877916790633132392ull);
    vlSelf->gpio_wb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__15__KET____DOT__u_gpio_bit__DOT__pull_down_en = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 16532082222844516647ull);
    vlSelf->gpio_wb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__15__KET____DOT__u_gpio_bit__DOT__pad = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 1736792750465755856ull);
    vlSelf->gpio_wb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__15__KET____DOT__u_gpio_bit__DOT__oe_actual = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 14842463174459272012ull);
    vlSelf->gpio_wb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__15__KET____DOT__u_gpio_bit__DOT__sync_reg = VL_SCOPED_RAND_RESET_I(2, __VscopeHash, 11628977446142376742ull);
    vlSelf->gpio_wb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__16__KET____DOT__u_gpio_bit__DOT__clk = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 3619263256604654613ull);
    vlSelf->gpio_wb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__16__KET____DOT__u_gpio_bit__DOT__reset_n = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 9387057881625394916ull);
    vlSelf->gpio_wb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__16__KET____DOT__u_gpio_bit__DOT__o = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 8113430728217765901ull);
    vlSelf->gpio_wb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__16__KET____DOT__u_gpio_bit__DOT__oe = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 14463538685487989354ull);
    vlSelf->gpio_wb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__16__KET____DOT__u_gpio_bit__DOT__i = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 2795684874510044828ull);
    vlSelf->gpio_wb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__16__KET____DOT__u_gpio_bit__DOT__open_drain = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 12352793481569312304ull);
    vlSelf->gpio_wb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__16__KET____DOT__u_gpio_bit__DOT__pull_up_en = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 13853815039690365961ull);
    vlSelf->gpio_wb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__16__KET____DOT__u_gpio_bit__DOT__pull_down_en = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 1845602611167273495ull);
    vlSelf->gpio_wb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__16__KET____DOT__u_gpio_bit__DOT__pad = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 15075270799618393086ull);
    vlSelf->gpio_wb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__16__KET____DOT__u_gpio_bit__DOT__oe_actual = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 5662920089798932345ull);
    vlSelf->gpio_wb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__16__KET____DOT__u_gpio_bit__DOT__sync_reg = VL_SCOPED_RAND_RESET_I(2, __VscopeHash, 5275587642075286696ull);
    vlSelf->gpio_wb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__17__KET____DOT__u_gpio_bit__DOT__clk = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 10430157785888715965ull);
    vlSelf->gpio_wb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__17__KET____DOT__u_gpio_bit__DOT__reset_n = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 15713825350831324534ull);
    vlSelf->gpio_wb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__17__KET____DOT__u_gpio_bit__DOT__o = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 13143128516631804551ull);
    vlSelf->gpio_wb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__17__KET____DOT__u_gpio_bit__DOT__oe = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 8938017188836156106ull);
    vlSelf->gpio_wb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__17__KET____DOT__u_gpio_bit__DOT__i = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 3409354067898546116ull);
    vlSelf->gpio_wb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__17__KET____DOT__u_gpio_bit__DOT__open_drain = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 145197410119749115ull);
    vlSelf->gpio_wb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__17__KET____DOT__u_gpio_bit__DOT__pull_up_en = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 4810963302110685678ull);
    vlSelf->gpio_wb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__17__KET____DOT__u_gpio_bit__DOT__pull_down_en = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 17483834463650248708ull);
    vlSelf->gpio_wb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__17__KET____DOT__u_gpio_bit__DOT__pad = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 4576048452874799027ull);
    vlSelf->gpio_wb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__17__KET____DOT__u_gpio_bit__DOT__oe_actual = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 13936145629681553355ull);
    vlSelf->gpio_wb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__17__KET____DOT__u_gpio_bit__DOT__sync_reg = VL_SCOPED_RAND_RESET_I(2, __VscopeHash, 14893949718161197207ull);
    vlSelf->gpio_wb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__18__KET____DOT__u_gpio_bit__DOT__clk = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 3988352458731013458ull);
    vlSelf->gpio_wb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__18__KET____DOT__u_gpio_bit__DOT__reset_n = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 17009650188593318114ull);
    vlSelf->gpio_wb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__18__KET____DOT__u_gpio_bit__DOT__o = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 14743048225705193413ull);
    vlSelf->gpio_wb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__18__KET____DOT__u_gpio_bit__DOT__oe = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 915021934947916416ull);
    vlSelf->gpio_wb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__18__KET____DOT__u_gpio_bit__DOT__i = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 17659154471158998864ull);
    vlSelf->gpio_wb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__18__KET____DOT__u_gpio_bit__DOT__open_drain = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 17814678707243331097ull);
    vlSelf->gpio_wb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__18__KET____DOT__u_gpio_bit__DOT__pull_up_en = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 6491724525210601452ull);
    vlSelf->gpio_wb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__18__KET____DOT__u_gpio_bit__DOT__pull_down_en = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 12152488185374178216ull);
    vlSelf->gpio_wb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__18__KET____DOT__u_gpio_bit__DOT__pad = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 7918669688633233773ull);
    vlSelf->gpio_wb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__18__KET____DOT__u_gpio_bit__DOT__oe_actual = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 10763824759549127441ull);
    vlSelf->gpio_wb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__18__KET____DOT__u_gpio_bit__DOT__sync_reg = VL_SCOPED_RAND_RESET_I(2, __VscopeHash, 13256729734003934157ull);
    vlSelf->gpio_wb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__19__KET____DOT__u_gpio_bit__DOT__clk = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 369974955133878023ull);
    vlSelf->gpio_wb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__19__KET____DOT__u_gpio_bit__DOT__reset_n = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 12089218879241239132ull);
    vlSelf->gpio_wb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__19__KET____DOT__u_gpio_bit__DOT__o = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 10005938060013740816ull);
    vlSelf->gpio_wb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__19__KET____DOT__u_gpio_bit__DOT__oe = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 11552647795225946568ull);
    vlSelf->gpio_wb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__19__KET____DOT__u_gpio_bit__DOT__i = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 12976961956432739323ull);
    vlSelf->gpio_wb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__19__KET____DOT__u_gpio_bit__DOT__open_drain = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 9576580922532873ull);
    vlSelf->gpio_wb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__19__KET____DOT__u_gpio_bit__DOT__pull_up_en = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 7518876002604132415ull);
    vlSelf->gpio_wb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__19__KET____DOT__u_gpio_bit__DOT__pull_down_en = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 15035230928189117136ull);
    vlSelf->gpio_wb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__19__KET____DOT__u_gpio_bit__DOT__pad = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 14990137533524687212ull);
    vlSelf->gpio_wb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__19__KET____DOT__u_gpio_bit__DOT__oe_actual = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 10655929813164397964ull);
    vlSelf->gpio_wb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__19__KET____DOT__u_gpio_bit__DOT__sync_reg = VL_SCOPED_RAND_RESET_I(2, __VscopeHash, 8785583806984021405ull);
    vlSelf->gpio_wb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__20__KET____DOT__u_gpio_bit__DOT__clk = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 1993941835950518327ull);
    vlSelf->gpio_wb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__20__KET____DOT__u_gpio_bit__DOT__reset_n = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 1939553419748760556ull);
    vlSelf->gpio_wb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__20__KET____DOT__u_gpio_bit__DOT__o = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 664982352689107666ull);
    vlSelf->gpio_wb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__20__KET____DOT__u_gpio_bit__DOT__oe = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 3888126598235053801ull);
    vlSelf->gpio_wb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__20__KET____DOT__u_gpio_bit__DOT__i = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 5455439888120414008ull);
    vlSelf->gpio_wb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__20__KET____DOT__u_gpio_bit__DOT__open_drain = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 13116378479825774695ull);
    vlSelf->gpio_wb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__20__KET____DOT__u_gpio_bit__DOT__pull_up_en = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 3810279012245206465ull);
    vlSelf->gpio_wb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__20__KET____DOT__u_gpio_bit__DOT__pull_down_en = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 2009624429649480050ull);
    vlSelf->gpio_wb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__20__KET____DOT__u_gpio_bit__DOT__pad = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 3400040621138100001ull);
    vlSelf->gpio_wb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__20__KET____DOT__u_gpio_bit__DOT__oe_actual = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 3486756124232766269ull);
    vlSelf->gpio_wb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__20__KET____DOT__u_gpio_bit__DOT__sync_reg = VL_SCOPED_RAND_RESET_I(2, __VscopeHash, 16226742072207621190ull);
    vlSelf->gpio_wb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__21__KET____DOT__u_gpio_bit__DOT__clk = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 15571786440942012656ull);
    vlSelf->gpio_wb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__21__KET____DOT__u_gpio_bit__DOT__reset_n = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 14375238319912183164ull);
    vlSelf->gpio_wb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__21__KET____DOT__u_gpio_bit__DOT__o = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 14738946047073924004ull);
    vlSelf->gpio_wb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__21__KET____DOT__u_gpio_bit__DOT__oe = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 8401799912038152030ull);
    vlSelf->gpio_wb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__21__KET____DOT__u_gpio_bit__DOT__i = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 1470590974758815668ull);
    vlSelf->gpio_wb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__21__KET____DOT__u_gpio_bit__DOT__open_drain = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 14292468580368336930ull);
    vlSelf->gpio_wb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__21__KET____DOT__u_gpio_bit__DOT__pull_up_en = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 8460570442621105214ull);
    vlSelf->gpio_wb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__21__KET____DOT__u_gpio_bit__DOT__pull_down_en = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 9288709932665311151ull);
    vlSelf->gpio_wb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__21__KET____DOT__u_gpio_bit__DOT__pad = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 10576215074177092432ull);
    vlSelf->gpio_wb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__21__KET____DOT__u_gpio_bit__DOT__oe_actual = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 16032615763340254981ull);
    vlSelf->gpio_wb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__21__KET____DOT__u_gpio_bit__DOT__sync_reg = VL_SCOPED_RAND_RESET_I(2, __VscopeHash, 16714891003155230916ull);
    vlSelf->gpio_wb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__22__KET____DOT__u_gpio_bit__DOT__clk = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 7452901657183170515ull);
    vlSelf->gpio_wb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__22__KET____DOT__u_gpio_bit__DOT__reset_n = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 13714148435483360535ull);
    vlSelf->gpio_wb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__22__KET____DOT__u_gpio_bit__DOT__o = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 1003951167869242345ull);
    vlSelf->gpio_wb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__22__KET____DOT__u_gpio_bit__DOT__oe = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 15065262101922559338ull);
    vlSelf->gpio_wb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__22__KET____DOT__u_gpio_bit__DOT__i = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 12100585558607277449ull);
    vlSelf->gpio_wb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__22__KET____DOT__u_gpio_bit__DOT__open_drain = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 8003367881621158295ull);
    vlSelf->gpio_wb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__22__KET____DOT__u_gpio_bit__DOT__pull_up_en = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 9988894382775257015ull);
    vlSelf->gpio_wb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__22__KET____DOT__u_gpio_bit__DOT__pull_down_en = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 17346751281297504521ull);
    vlSelf->gpio_wb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__22__KET____DOT__u_gpio_bit__DOT__pad = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 6460078575014056798ull);
    vlSelf->gpio_wb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__22__KET____DOT__u_gpio_bit__DOT__oe_actual = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 2911491907462700643ull);
    vlSelf->gpio_wb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__22__KET____DOT__u_gpio_bit__DOT__sync_reg = VL_SCOPED_RAND_RESET_I(2, __VscopeHash, 5569657775593521371ull);
    vlSelf->gpio_wb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__23__KET____DOT__u_gpio_bit__DOT__clk = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 12838299696866298775ull);
    vlSelf->gpio_wb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__23__KET____DOT__u_gpio_bit__DOT__reset_n = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 7444053270519699914ull);
    vlSelf->gpio_wb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__23__KET____DOT__u_gpio_bit__DOT__o = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 5688247167542453468ull);
    vlSelf->gpio_wb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__23__KET____DOT__u_gpio_bit__DOT__oe = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 16420735989853025443ull);
    vlSelf->gpio_wb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__23__KET____DOT__u_gpio_bit__DOT__i = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 12260382858997047841ull);
    vlSelf->gpio_wb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__23__KET____DOT__u_gpio_bit__DOT__open_drain = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 6978586846449764607ull);
    vlSelf->gpio_wb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__23__KET____DOT__u_gpio_bit__DOT__pull_up_en = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 13444622391048938232ull);
    vlSelf->gpio_wb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__23__KET____DOT__u_gpio_bit__DOT__pull_down_en = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 11585792753368154829ull);
    vlSelf->gpio_wb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__23__KET____DOT__u_gpio_bit__DOT__pad = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 8112448110890139996ull);
    vlSelf->gpio_wb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__23__KET____DOT__u_gpio_bit__DOT__oe_actual = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 15774901520849301081ull);
    vlSelf->gpio_wb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__23__KET____DOT__u_gpio_bit__DOT__sync_reg = VL_SCOPED_RAND_RESET_I(2, __VscopeHash, 777913910314532642ull);
    vlSelf->gpio_wb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__24__KET____DOT__u_gpio_bit__DOT__clk = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 16850722195198295254ull);
    vlSelf->gpio_wb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__24__KET____DOT__u_gpio_bit__DOT__reset_n = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 4104215068826575246ull);
    vlSelf->gpio_wb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__24__KET____DOT__u_gpio_bit__DOT__o = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 2798464094555675425ull);
    vlSelf->gpio_wb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__24__KET____DOT__u_gpio_bit__DOT__oe = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 5008701457116044464ull);
    vlSelf->gpio_wb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__24__KET____DOT__u_gpio_bit__DOT__i = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 4502189756375632928ull);
    vlSelf->gpio_wb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__24__KET____DOT__u_gpio_bit__DOT__open_drain = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 6540940580617087867ull);
    vlSelf->gpio_wb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__24__KET____DOT__u_gpio_bit__DOT__pull_up_en = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 16961783023808628030ull);
    vlSelf->gpio_wb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__24__KET____DOT__u_gpio_bit__DOT__pull_down_en = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 1835617807361367593ull);
    vlSelf->gpio_wb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__24__KET____DOT__u_gpio_bit__DOT__pad = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 10340834261596536954ull);
    vlSelf->gpio_wb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__24__KET____DOT__u_gpio_bit__DOT__oe_actual = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 1258119475224463063ull);
    vlSelf->gpio_wb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__24__KET____DOT__u_gpio_bit__DOT__sync_reg = VL_SCOPED_RAND_RESET_I(2, __VscopeHash, 15299725627916644049ull);
    vlSelf->gpio_wb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__25__KET____DOT__u_gpio_bit__DOT__clk = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 18291718371372709799ull);
    vlSelf->gpio_wb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__25__KET____DOT__u_gpio_bit__DOT__reset_n = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 6697259693129178353ull);
    vlSelf->gpio_wb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__25__KET____DOT__u_gpio_bit__DOT__o = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 10224877635334764379ull);
    vlSelf->gpio_wb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__25__KET____DOT__u_gpio_bit__DOT__oe = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 2948054176262202635ull);
    vlSelf->gpio_wb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__25__KET____DOT__u_gpio_bit__DOT__i = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 13359196126307351382ull);
    vlSelf->gpio_wb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__25__KET____DOT__u_gpio_bit__DOT__open_drain = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 15907613937603385966ull);
    vlSelf->gpio_wb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__25__KET____DOT__u_gpio_bit__DOT__pull_up_en = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 8804609047274874054ull);
    vlSelf->gpio_wb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__25__KET____DOT__u_gpio_bit__DOT__pull_down_en = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 14686070155400360266ull);
    vlSelf->gpio_wb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__25__KET____DOT__u_gpio_bit__DOT__pad = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 10653346063917710159ull);
    vlSelf->gpio_wb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__25__KET____DOT__u_gpio_bit__DOT__oe_actual = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 16152492123241952286ull);
    vlSelf->gpio_wb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__25__KET____DOT__u_gpio_bit__DOT__sync_reg = VL_SCOPED_RAND_RESET_I(2, __VscopeHash, 7796254772305390776ull);
    vlSelf->gpio_wb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__26__KET____DOT__u_gpio_bit__DOT__clk = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 2703935567817387432ull);
    vlSelf->gpio_wb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__26__KET____DOT__u_gpio_bit__DOT__reset_n = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 18118348288899948976ull);
    vlSelf->gpio_wb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__26__KET____DOT__u_gpio_bit__DOT__o = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 13779296126765367358ull);
    vlSelf->gpio_wb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__26__KET____DOT__u_gpio_bit__DOT__oe = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 13635088252932407446ull);
    vlSelf->gpio_wb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__26__KET____DOT__u_gpio_bit__DOT__i = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 4639212846438309286ull);
    vlSelf->gpio_wb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__26__KET____DOT__u_gpio_bit__DOT__open_drain = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 9756998583422498147ull);
    vlSelf->gpio_wb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__26__KET____DOT__u_gpio_bit__DOT__pull_up_en = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 14230477766875590312ull);
    vlSelf->gpio_wb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__26__KET____DOT__u_gpio_bit__DOT__pull_down_en = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 3432788567008810096ull);
    vlSelf->gpio_wb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__26__KET____DOT__u_gpio_bit__DOT__pad = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 8577349087920665544ull);
    vlSelf->gpio_wb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__26__KET____DOT__u_gpio_bit__DOT__oe_actual = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 8299660918477372326ull);
    vlSelf->gpio_wb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__26__KET____DOT__u_gpio_bit__DOT__sync_reg = VL_SCOPED_RAND_RESET_I(2, __VscopeHash, 11776006313643352959ull);
    vlSelf->gpio_wb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__27__KET____DOT__u_gpio_bit__DOT__clk = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 8644380637831936782ull);
    vlSelf->gpio_wb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__27__KET____DOT__u_gpio_bit__DOT__reset_n = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 7884757875249502455ull);
    vlSelf->gpio_wb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__27__KET____DOT__u_gpio_bit__DOT__o = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 9744013175128586804ull);
    vlSelf->gpio_wb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__27__KET____DOT__u_gpio_bit__DOT__oe = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 1606063006206876987ull);
    vlSelf->gpio_wb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__27__KET____DOT__u_gpio_bit__DOT__i = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 13297034448583798341ull);
    vlSelf->gpio_wb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__27__KET____DOT__u_gpio_bit__DOT__open_drain = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 4850340749658556391ull);
    vlSelf->gpio_wb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__27__KET____DOT__u_gpio_bit__DOT__pull_up_en = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 16268125727711793896ull);
    vlSelf->gpio_wb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__27__KET____DOT__u_gpio_bit__DOT__pull_down_en = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 3223767462788960213ull);
    vlSelf->gpio_wb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__27__KET____DOT__u_gpio_bit__DOT__pad = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 17603691209460842680ull);
    vlSelf->gpio_wb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__27__KET____DOT__u_gpio_bit__DOT__oe_actual = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 1587177459024166861ull);
    vlSelf->gpio_wb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__27__KET____DOT__u_gpio_bit__DOT__sync_reg = VL_SCOPED_RAND_RESET_I(2, __VscopeHash, 16403427348747300885ull);
    vlSelf->gpio_wb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__28__KET____DOT__u_gpio_bit__DOT__clk = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 3280190221573417867ull);
    vlSelf->gpio_wb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__28__KET____DOT__u_gpio_bit__DOT__reset_n = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 11180111069906166468ull);
    vlSelf->gpio_wb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__28__KET____DOT__u_gpio_bit__DOT__o = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 10184280949999966952ull);
    vlSelf->gpio_wb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__28__KET____DOT__u_gpio_bit__DOT__oe = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 17692649548742531143ull);
    vlSelf->gpio_wb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__28__KET____DOT__u_gpio_bit__DOT__i = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 8283784761338781504ull);
    vlSelf->gpio_wb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__28__KET____DOT__u_gpio_bit__DOT__open_drain = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 8064846180084605837ull);
    vlSelf->gpio_wb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__28__KET____DOT__u_gpio_bit__DOT__pull_up_en = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 9833219697538612311ull);
    vlSelf->gpio_wb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__28__KET____DOT__u_gpio_bit__DOT__pull_down_en = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 17502444349881236416ull);
    vlSelf->gpio_wb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__28__KET____DOT__u_gpio_bit__DOT__pad = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 748206041320079509ull);
    vlSelf->gpio_wb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__28__KET____DOT__u_gpio_bit__DOT__oe_actual = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 9440293179418903414ull);
    vlSelf->gpio_wb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__28__KET____DOT__u_gpio_bit__DOT__sync_reg = VL_SCOPED_RAND_RESET_I(2, __VscopeHash, 13123570304131224057ull);
    vlSelf->gpio_wb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__29__KET____DOT__u_gpio_bit__DOT__clk = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 1032711222233353181ull);
    vlSelf->gpio_wb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__29__KET____DOT__u_gpio_bit__DOT__reset_n = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 4377281220869405821ull);
    vlSelf->gpio_wb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__29__KET____DOT__u_gpio_bit__DOT__o = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 4485029003522792554ull);
    vlSelf->gpio_wb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__29__KET____DOT__u_gpio_bit__DOT__oe = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 4874602060235764952ull);
    vlSelf->gpio_wb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__29__KET____DOT__u_gpio_bit__DOT__i = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 15364572593554763280ull);
    vlSelf->gpio_wb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__29__KET____DOT__u_gpio_bit__DOT__open_drain = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 11050721884046102082ull);
    vlSelf->gpio_wb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__29__KET____DOT__u_gpio_bit__DOT__pull_up_en = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 1084576850341013239ull);
    vlSelf->gpio_wb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__29__KET____DOT__u_gpio_bit__DOT__pull_down_en = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 14362659791724583526ull);
    vlSelf->gpio_wb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__29__KET____DOT__u_gpio_bit__DOT__pad = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 799900047035618017ull);
    vlSelf->gpio_wb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__29__KET____DOT__u_gpio_bit__DOT__oe_actual = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 5900560048001929820ull);
    vlSelf->gpio_wb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__29__KET____DOT__u_gpio_bit__DOT__sync_reg = VL_SCOPED_RAND_RESET_I(2, __VscopeHash, 14013254611156374693ull);
    vlSelf->gpio_wb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__30__KET____DOT__u_gpio_bit__DOT__clk = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 12625963055680701122ull);
    vlSelf->gpio_wb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__30__KET____DOT__u_gpio_bit__DOT__reset_n = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 14449798558719994044ull);
    vlSelf->gpio_wb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__30__KET____DOT__u_gpio_bit__DOT__o = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 9438474615354513860ull);
    vlSelf->gpio_wb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__30__KET____DOT__u_gpio_bit__DOT__oe = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 9739351499464490187ull);
    vlSelf->gpio_wb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__30__KET____DOT__u_gpio_bit__DOT__i = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 2649097531003508329ull);
    vlSelf->gpio_wb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__30__KET____DOT__u_gpio_bit__DOT__open_drain = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 1239551981538051236ull);
    vlSelf->gpio_wb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__30__KET____DOT__u_gpio_bit__DOT__pull_up_en = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 5486187560106096069ull);
    vlSelf->gpio_wb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__30__KET____DOT__u_gpio_bit__DOT__pull_down_en = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 11593976260335252174ull);
    vlSelf->gpio_wb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__30__KET____DOT__u_gpio_bit__DOT__pad = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 14160751014634989381ull);
    vlSelf->gpio_wb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__30__KET____DOT__u_gpio_bit__DOT__oe_actual = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 3127354254496298110ull);
    vlSelf->gpio_wb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__30__KET____DOT__u_gpio_bit__DOT__sync_reg = VL_SCOPED_RAND_RESET_I(2, __VscopeHash, 7976824191651826284ull);
    vlSelf->gpio_wb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__31__KET____DOT__u_gpio_bit__DOT__clk = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 15899998813291989230ull);
    vlSelf->gpio_wb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__31__KET____DOT__u_gpio_bit__DOT__reset_n = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 1807223199461943858ull);
    vlSelf->gpio_wb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__31__KET____DOT__u_gpio_bit__DOT__o = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 80600642745420519ull);
    vlSelf->gpio_wb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__31__KET____DOT__u_gpio_bit__DOT__oe = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 12955306410222958290ull);
    vlSelf->gpio_wb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__31__KET____DOT__u_gpio_bit__DOT__i = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 3766613937799303567ull);
    vlSelf->gpio_wb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__31__KET____DOT__u_gpio_bit__DOT__open_drain = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 2518285363447452390ull);
    vlSelf->gpio_wb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__31__KET____DOT__u_gpio_bit__DOT__pull_up_en = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 1971441496753703583ull);
    vlSelf->gpio_wb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__31__KET____DOT__u_gpio_bit__DOT__pull_down_en = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 13416302592878643100ull);
    vlSelf->gpio_wb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__31__KET____DOT__u_gpio_bit__DOT__pad = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 14115142921410090211ull);
    vlSelf->gpio_wb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__31__KET____DOT__u_gpio_bit__DOT__oe_actual = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 1404261537773827499ull);
    vlSelf->gpio_wb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__31__KET____DOT__u_gpio_bit__DOT__sync_reg = VL_SCOPED_RAND_RESET_I(2, __VscopeHash, 3109569855350174338ull);
    for (int __Vi0 = 0; __Vi0 < 1; ++__Vi0) {
        vlSelf->__VstlTriggered[__Vi0] = 0;
    }
    for (int __Vi0 = 0; __Vi0 < 1; ++__Vi0) {
        vlSelf->__VicoTriggered[__Vi0] = 0;
    }
    for (int __Vi0 = 0; __Vi0 < 2; ++__Vi0) {
        vlSelf->__VactTriggered[__Vi0] = 0;
    }
    vlSelf->__Vtrigprevexpr___TOP__gpio_wb__DOT__u_gpio_regs__DOT__clk__0 = 0;
    vlSelf->__Vtrigprevexpr___TOP__gpio_wb__DOT__u_gpio_regs__DOT__reset_n__0 = 0;
    vlSelf->__Vtrigprevexpr___TOP__gpio_wb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__0__KET____DOT__u_gpio_bit__DOT__clk__0 = 0;
    vlSelf->__Vtrigprevexpr___TOP__gpio_wb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__0__KET____DOT__u_gpio_bit__DOT__reset_n__0 = 0;
    vlSelf->__Vtrigprevexpr___TOP__gpio_wb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__1__KET____DOT__u_gpio_bit__DOT__clk__0 = 0;
    vlSelf->__Vtrigprevexpr___TOP__gpio_wb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__1__KET____DOT__u_gpio_bit__DOT__reset_n__0 = 0;
    vlSelf->__Vtrigprevexpr___TOP__gpio_wb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__2__KET____DOT__u_gpio_bit__DOT__clk__0 = 0;
    vlSelf->__Vtrigprevexpr___TOP__gpio_wb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__2__KET____DOT__u_gpio_bit__DOT__reset_n__0 = 0;
    vlSelf->__Vtrigprevexpr___TOP__gpio_wb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__3__KET____DOT__u_gpio_bit__DOT__clk__0 = 0;
    vlSelf->__Vtrigprevexpr___TOP__gpio_wb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__3__KET____DOT__u_gpio_bit__DOT__reset_n__0 = 0;
    vlSelf->__Vtrigprevexpr___TOP__gpio_wb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__4__KET____DOT__u_gpio_bit__DOT__clk__0 = 0;
    vlSelf->__Vtrigprevexpr___TOP__gpio_wb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__4__KET____DOT__u_gpio_bit__DOT__reset_n__0 = 0;
    vlSelf->__Vtrigprevexpr___TOP__gpio_wb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__5__KET____DOT__u_gpio_bit__DOT__clk__0 = 0;
    vlSelf->__Vtrigprevexpr___TOP__gpio_wb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__5__KET____DOT__u_gpio_bit__DOT__reset_n__0 = 0;
    vlSelf->__Vtrigprevexpr___TOP__gpio_wb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__6__KET____DOT__u_gpio_bit__DOT__clk__0 = 0;
    vlSelf->__Vtrigprevexpr___TOP__gpio_wb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__6__KET____DOT__u_gpio_bit__DOT__reset_n__0 = 0;
    vlSelf->__Vtrigprevexpr___TOP__gpio_wb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__7__KET____DOT__u_gpio_bit__DOT__clk__0 = 0;
    vlSelf->__Vtrigprevexpr___TOP__gpio_wb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__7__KET____DOT__u_gpio_bit__DOT__reset_n__0 = 0;
    vlSelf->__Vtrigprevexpr___TOP__gpio_wb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__8__KET____DOT__u_gpio_bit__DOT__clk__0 = 0;
    vlSelf->__Vtrigprevexpr___TOP__gpio_wb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__8__KET____DOT__u_gpio_bit__DOT__reset_n__0 = 0;
    vlSelf->__Vtrigprevexpr___TOP__gpio_wb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__9__KET____DOT__u_gpio_bit__DOT__clk__0 = 0;
    vlSelf->__Vtrigprevexpr___TOP__gpio_wb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__9__KET____DOT__u_gpio_bit__DOT__reset_n__0 = 0;
    vlSelf->__Vtrigprevexpr___TOP__gpio_wb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__10__KET____DOT__u_gpio_bit__DOT__clk__0 = 0;
    vlSelf->__Vtrigprevexpr___TOP__gpio_wb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__10__KET____DOT__u_gpio_bit__DOT__reset_n__0 = 0;
    vlSelf->__Vtrigprevexpr___TOP__gpio_wb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__11__KET____DOT__u_gpio_bit__DOT__clk__0 = 0;
    vlSelf->__Vtrigprevexpr___TOP__gpio_wb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__11__KET____DOT__u_gpio_bit__DOT__reset_n__0 = 0;
    vlSelf->__Vtrigprevexpr___TOP__gpio_wb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__12__KET____DOT__u_gpio_bit__DOT__clk__0 = 0;
    vlSelf->__Vtrigprevexpr___TOP__gpio_wb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__12__KET____DOT__u_gpio_bit__DOT__reset_n__0 = 0;
    vlSelf->__Vtrigprevexpr___TOP__gpio_wb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__13__KET____DOT__u_gpio_bit__DOT__clk__0 = 0;
    vlSelf->__Vtrigprevexpr___TOP__gpio_wb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__13__KET____DOT__u_gpio_bit__DOT__reset_n__0 = 0;
    vlSelf->__Vtrigprevexpr___TOP__gpio_wb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__14__KET____DOT__u_gpio_bit__DOT__clk__0 = 0;
    vlSelf->__Vtrigprevexpr___TOP__gpio_wb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__14__KET____DOT__u_gpio_bit__DOT__reset_n__0 = 0;
    vlSelf->__Vtrigprevexpr___TOP__gpio_wb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__15__KET____DOT__u_gpio_bit__DOT__clk__0 = 0;
    vlSelf->__Vtrigprevexpr___TOP__gpio_wb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__15__KET____DOT__u_gpio_bit__DOT__reset_n__0 = 0;
    vlSelf->__Vtrigprevexpr___TOP__gpio_wb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__16__KET____DOT__u_gpio_bit__DOT__clk__0 = 0;
    vlSelf->__Vtrigprevexpr___TOP__gpio_wb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__16__KET____DOT__u_gpio_bit__DOT__reset_n__0 = 0;
    vlSelf->__Vtrigprevexpr___TOP__gpio_wb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__17__KET____DOT__u_gpio_bit__DOT__clk__0 = 0;
    vlSelf->__Vtrigprevexpr___TOP__gpio_wb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__17__KET____DOT__u_gpio_bit__DOT__reset_n__0 = 0;
    vlSelf->__Vtrigprevexpr___TOP__gpio_wb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__18__KET____DOT__u_gpio_bit__DOT__clk__0 = 0;
    vlSelf->__Vtrigprevexpr___TOP__gpio_wb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__18__KET____DOT__u_gpio_bit__DOT__reset_n__0 = 0;
    vlSelf->__Vtrigprevexpr___TOP__gpio_wb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__19__KET____DOT__u_gpio_bit__DOT__clk__0 = 0;
    vlSelf->__Vtrigprevexpr___TOP__gpio_wb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__19__KET____DOT__u_gpio_bit__DOT__reset_n__0 = 0;
    vlSelf->__Vtrigprevexpr___TOP__gpio_wb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__20__KET____DOT__u_gpio_bit__DOT__clk__0 = 0;
    vlSelf->__Vtrigprevexpr___TOP__gpio_wb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__20__KET____DOT__u_gpio_bit__DOT__reset_n__0 = 0;
    vlSelf->__Vtrigprevexpr___TOP__gpio_wb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__21__KET____DOT__u_gpio_bit__DOT__clk__0 = 0;
    vlSelf->__Vtrigprevexpr___TOP__gpio_wb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__21__KET____DOT__u_gpio_bit__DOT__reset_n__0 = 0;
    vlSelf->__Vtrigprevexpr___TOP__gpio_wb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__22__KET____DOT__u_gpio_bit__DOT__clk__0 = 0;
    vlSelf->__Vtrigprevexpr___TOP__gpio_wb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__22__KET____DOT__u_gpio_bit__DOT__reset_n__0 = 0;
    vlSelf->__Vtrigprevexpr___TOP__gpio_wb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__23__KET____DOT__u_gpio_bit__DOT__clk__0 = 0;
    vlSelf->__Vtrigprevexpr___TOP__gpio_wb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__23__KET____DOT__u_gpio_bit__DOT__reset_n__0 = 0;
    vlSelf->__Vtrigprevexpr___TOP__gpio_wb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__24__KET____DOT__u_gpio_bit__DOT__clk__0 = 0;
    vlSelf->__Vtrigprevexpr___TOP__gpio_wb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__24__KET____DOT__u_gpio_bit__DOT__reset_n__0 = 0;
    vlSelf->__Vtrigprevexpr___TOP__gpio_wb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__25__KET____DOT__u_gpio_bit__DOT__clk__0 = 0;
    vlSelf->__Vtrigprevexpr___TOP__gpio_wb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__25__KET____DOT__u_gpio_bit__DOT__reset_n__0 = 0;
    vlSelf->__Vtrigprevexpr___TOP__gpio_wb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__26__KET____DOT__u_gpio_bit__DOT__clk__0 = 0;
    vlSelf->__Vtrigprevexpr___TOP__gpio_wb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__26__KET____DOT__u_gpio_bit__DOT__reset_n__0 = 0;
    vlSelf->__Vtrigprevexpr___TOP__gpio_wb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__27__KET____DOT__u_gpio_bit__DOT__clk__0 = 0;
    vlSelf->__Vtrigprevexpr___TOP__gpio_wb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__27__KET____DOT__u_gpio_bit__DOT__reset_n__0 = 0;
    vlSelf->__Vtrigprevexpr___TOP__gpio_wb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__28__KET____DOT__u_gpio_bit__DOT__clk__0 = 0;
    vlSelf->__Vtrigprevexpr___TOP__gpio_wb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__28__KET____DOT__u_gpio_bit__DOT__reset_n__0 = 0;
    vlSelf->__Vtrigprevexpr___TOP__gpio_wb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__29__KET____DOT__u_gpio_bit__DOT__clk__0 = 0;
    vlSelf->__Vtrigprevexpr___TOP__gpio_wb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__29__KET____DOT__u_gpio_bit__DOT__reset_n__0 = 0;
    vlSelf->__Vtrigprevexpr___TOP__gpio_wb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__30__KET____DOT__u_gpio_bit__DOT__clk__0 = 0;
    vlSelf->__Vtrigprevexpr___TOP__gpio_wb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__30__KET____DOT__u_gpio_bit__DOT__reset_n__0 = 0;
    vlSelf->__Vtrigprevexpr___TOP__gpio_wb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__31__KET____DOT__u_gpio_bit__DOT__clk__0 = 0;
    vlSelf->__Vtrigprevexpr___TOP__gpio_wb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__31__KET____DOT__u_gpio_bit__DOT__reset_n__0 = 0;
    for (int __Vi0 = 0; __Vi0 < 2; ++__Vi0) {
        vlSelf->__VnbaTriggered[__Vi0] = 0;
    }
}
