<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
@import url(../temp/style.css);
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>D:\shen\3-code\ichip-code\led_my\impl\gwsynthesis\led_my.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>D:\shen\3-code\ichip-code\led_my\src\led_seg_display.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>---</td>
</tr>
<tr>
<td class="label">Tool Version</td>
<td>V1.9.11.03 Education</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW2A-LV18PG256C8/I7</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW2A-18</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>C</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Wed Dec 17 21:28:16 2025
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2025 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 0.95V 85C C8/I7</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 1.05V 0C C8/I7</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>118</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>112</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>2</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">NO.</th>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>1</td>
<td>clk_in</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>clk_in_ibuf/I </td>
</tr>
<tr>
<td>2</td>
<td>clk_out_1hz</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>inst_clk_mng/clk_reg_1hz_s1/Q </td>
</tr>
<tr>
<td>3</td>
<td>clk_out_200hz</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>inst_clk_mng/clk_reg_200hz_s1/Q </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>clk_in</td>
<td>100.000(MHz)</td>
<td>240.612(MHz)</td>
<td>4</td>
<td>TOP</td>
</tr>
<tr>
<td>2</td>
<td>clk_out_1hz</td>
<td>100.000(MHz)</td>
<td>383.549(MHz)</td>
<td>3</td>
<td>TOP</td>
</tr>
<tr>
<td>3</td>
<td>clk_out_200hz</td>
<td>100.000(MHz)</td>
<td>376.587(MHz)</td>
<td>4</td>
<td>TOP</td>
</tr>
</table>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>clk_in</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_in</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_out_1hz</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_out_1hz</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_out_200hz</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_out_200hz</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>5.844</td>
<td>inst_clk_mng/clk_cnt_0_s0/Q</td>
<td>inst_clk_mng/clk_reg_200hz_s1/CE</td>
<td>clk_in:[R]</td>
<td>clk_in:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>4.121</td>
</tr>
<tr>
<td>2</td>
<td>6.515</td>
<td>inst_clk_mng/clk_cnt_7_s0/Q</td>
<td>inst_clk_mng/clk_cnt_16_s0/D</td>
<td>clk_in:[R]</td>
<td>clk_in:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>3.450</td>
</tr>
<tr>
<td>3</td>
<td>6.523</td>
<td>inst_clk_mng/clk_cnt_0_s0/Q</td>
<td>inst_clk_mng/clk_cnt_14_s0/D</td>
<td>clk_in:[R]</td>
<td>clk_in:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>3.442</td>
</tr>
<tr>
<td>4</td>
<td>6.654</td>
<td>inst_clk_mng/clk_cnt_0_s0/Q</td>
<td>inst_clk_mng/clk_cnt_8_s0/D</td>
<td>clk_in:[R]</td>
<td>clk_in:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>3.311</td>
</tr>
<tr>
<td>5</td>
<td>6.656</td>
<td>inst_clk_mng/clk_cnt_7_s0/Q</td>
<td>inst_clk_mng/clk_cnt_7_s0/D</td>
<td>clk_in:[R]</td>
<td>clk_in:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>3.309</td>
</tr>
<tr>
<td>6</td>
<td>6.678</td>
<td>inst_clk_mng/clk_cnt_0_s0/Q</td>
<td>inst_clk_mng/clk_cnt_17_s0/D</td>
<td>clk_in:[R]</td>
<td>clk_in:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>3.287</td>
</tr>
<tr>
<td>7</td>
<td>6.747</td>
<td>inst_clk_mng/clk_cnt_0_s0/Q</td>
<td>inst_clk_mng/clk_cnt_10_s0/D</td>
<td>clk_in:[R]</td>
<td>clk_in:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>3.218</td>
</tr>
<tr>
<td>8</td>
<td>6.789</td>
<td>inst_clk_mng/clk_cnt_0_s0/Q</td>
<td>inst_clk_mng/clk_cnt_9_s0/D</td>
<td>clk_in:[R]</td>
<td>clk_in:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>3.176</td>
</tr>
<tr>
<td>9</td>
<td>6.899</td>
<td>inst_clk_mng/clk_cnt_0_s0/Q</td>
<td>inst_clk_mng/clk_cnt_15_s0/D</td>
<td>clk_in:[R]</td>
<td>clk_in:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>3.066</td>
</tr>
<tr>
<td>10</td>
<td>6.948</td>
<td>inst_clk_mng/clk_cnt_7_s0/Q</td>
<td>inst_clk_mng/clk_cnt_2_s0/D</td>
<td>clk_in:[R]</td>
<td>clk_in:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>3.017</td>
</tr>
<tr>
<td>11</td>
<td>6.986</td>
<td>inst_clk_mng/clk_cnt_0_s0/Q</td>
<td>inst_clk_mng/clk_cnt_13_s0/D</td>
<td>clk_in:[R]</td>
<td>clk_in:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>2.979</td>
</tr>
<tr>
<td>12</td>
<td>6.995</td>
<td>inst_clk_mng/clk_cnt_7_s0/Q</td>
<td>inst_clk_mng/clk_cnt_3_s0/D</td>
<td>clk_in:[R]</td>
<td>clk_in:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>2.970</td>
</tr>
<tr>
<td>13</td>
<td>6.995</td>
<td>inst_clk_mng/clk_cnt_7_s0/Q</td>
<td>inst_clk_mng/clk_cnt_5_s0/D</td>
<td>clk_in:[R]</td>
<td>clk_in:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>2.970</td>
</tr>
<tr>
<td>14</td>
<td>7.345</td>
<td>digit_cnt_0_s0/Q</td>
<td>inst_clk_mng/clk_cnt_200hz_2_s0/D</td>
<td>clk_out_200hz:[R]</td>
<td>clk_out_200hz:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>2.620</td>
</tr>
<tr>
<td>15</td>
<td>7.345</td>
<td>digit_cnt_0_s0/Q</td>
<td>inst_clk_mng/clk_cnt_200hz_5_s0/D</td>
<td>clk_out_200hz:[R]</td>
<td>clk_out_200hz:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>2.620</td>
</tr>
<tr>
<td>16</td>
<td>7.345</td>
<td>digit_cnt_0_s0/Q</td>
<td>inst_clk_mng/clk_cnt_200hz_6_s0/D</td>
<td>clk_out_200hz:[R]</td>
<td>clk_out_200hz:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>2.620</td>
</tr>
<tr>
<td>17</td>
<td>7.363</td>
<td>inst_clk_mng/n97_s2/I0</td>
<td>inst_clk_mng/clk_reg_1hz_s1/D</td>
<td>clk_out_1hz:[F]</td>
<td>clk_out_200hz:[R]</td>
<td>5.000</td>
<td>-2.811</td>
<td>0.378</td>
</tr>
<tr>
<td>18</td>
<td>7.393</td>
<td>digit0_0_s0/Q</td>
<td>digit2_1_s0/CE</td>
<td>clk_out_1hz:[R]</td>
<td>clk_out_1hz:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>2.572</td>
</tr>
<tr>
<td>19</td>
<td>7.421</td>
<td>digit0_0_s0/Q</td>
<td>digit2_2_s0/CE</td>
<td>clk_out_1hz:[R]</td>
<td>clk_out_1hz:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>2.544</td>
</tr>
<tr>
<td>20</td>
<td>7.433</td>
<td>digit_cnt_0_s0/Q</td>
<td>inst_clk_mng/clk_cnt_200hz_7_s0/D</td>
<td>clk_out_200hz:[R]</td>
<td>clk_out_200hz:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>2.532</td>
</tr>
<tr>
<td>21</td>
<td>7.567</td>
<td>digit_cnt_0_s0/Q</td>
<td>inst_clk_mng/clk_reg_1hz_s1/CE</td>
<td>clk_out_200hz:[R]</td>
<td>clk_out_200hz:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>2.398</td>
</tr>
<tr>
<td>22</td>
<td>7.597</td>
<td>inst_clk_mng/clk_cnt_6_s0/Q</td>
<td>inst_clk_mng/clk_cnt_12_s0/D</td>
<td>clk_in:[R]</td>
<td>clk_in:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>2.368</td>
</tr>
<tr>
<td>23</td>
<td>7.602</td>
<td>digit0_0_s0/Q</td>
<td>digit3_1_s0/CE</td>
<td>clk_out_1hz:[R]</td>
<td>clk_out_1hz:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>2.363</td>
</tr>
<tr>
<td>24</td>
<td>7.602</td>
<td>digit0_0_s0/Q</td>
<td>digit3_2_s0/CE</td>
<td>clk_out_1hz:[R]</td>
<td>clk_out_1hz:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>2.363</td>
</tr>
<tr>
<td>25</td>
<td>7.602</td>
<td>digit0_0_s0/Q</td>
<td>digit3_3_s0/CE</td>
<td>clk_out_1hz:[R]</td>
<td>clk_out_1hz:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>2.363</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>1</td>
<td>-2.715</td>
<td>inst_clk_mng/n35_s2/I0</td>
<td>inst_clk_mng/clk_reg_200hz_s1/D</td>
<td>clk_out_200hz:[R]</td>
<td>clk_in:[R]</td>
<td>0.000</td>
<td>-2.903</td>
<td>0.234</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>2</td>
<td>-1.705</td>
<td>inst_clk_mng/n97_s2/I0</td>
<td>inst_clk_mng/clk_reg_1hz_s1/D</td>
<td>clk_out_1hz:[R]</td>
<td>clk_out_200hz:[R]</td>
<td>0.000</td>
<td>-1.894</td>
<td>0.234</td>
</tr>
<tr>
<td>3</td>
<td>0.425</td>
<td>digit1_3_s0/Q</td>
<td>digit1_3_s0/D</td>
<td>clk_out_1hz:[R]</td>
<td>clk_out_1hz:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>4</td>
<td>0.425</td>
<td>inst_clk_mng/clk_cnt_0_s0/Q</td>
<td>inst_clk_mng/clk_cnt_0_s0/D</td>
<td>clk_in:[R]</td>
<td>clk_in:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>5</td>
<td>0.425</td>
<td>inst_clk_mng/clk_cnt_8_s0/Q</td>
<td>inst_clk_mng/clk_cnt_8_s0/D</td>
<td>clk_in:[R]</td>
<td>clk_in:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>6</td>
<td>0.425</td>
<td>inst_clk_mng/clk_cnt_15_s0/Q</td>
<td>inst_clk_mng/clk_cnt_15_s0/D</td>
<td>clk_in:[R]</td>
<td>clk_in:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>7</td>
<td>0.425</td>
<td>inst_clk_mng/clk_cnt_200hz_4_s0/Q</td>
<td>inst_clk_mng/clk_cnt_200hz_4_s0/D</td>
<td>clk_out_200hz:[R]</td>
<td>clk_out_200hz:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>8</td>
<td>0.425</td>
<td>inst_clk_mng/clk_cnt_200hz_7_s0/Q</td>
<td>inst_clk_mng/clk_cnt_200hz_7_s0/D</td>
<td>clk_out_200hz:[R]</td>
<td>clk_out_200hz:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>9</td>
<td>0.427</td>
<td>digit0_3_s0/Q</td>
<td>digit0_3_s0/D</td>
<td>clk_out_1hz:[R]</td>
<td>clk_out_1hz:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.438</td>
</tr>
<tr>
<td>10</td>
<td>0.427</td>
<td>digit3_1_s0/Q</td>
<td>digit3_1_s0/D</td>
<td>clk_out_1hz:[R]</td>
<td>clk_out_1hz:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.438</td>
</tr>
<tr>
<td>11</td>
<td>0.427</td>
<td>digit2_2_s0/Q</td>
<td>digit2_2_s0/D</td>
<td>clk_out_1hz:[R]</td>
<td>clk_out_1hz:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.438</td>
</tr>
<tr>
<td>12</td>
<td>0.427</td>
<td>digit1_1_s0/Q</td>
<td>digit1_1_s0/D</td>
<td>clk_out_1hz:[R]</td>
<td>clk_out_1hz:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.438</td>
</tr>
<tr>
<td>13</td>
<td>0.427</td>
<td>digit0_0_s0/Q</td>
<td>digit0_0_s0/D</td>
<td>clk_out_1hz:[R]</td>
<td>clk_out_1hz:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.438</td>
</tr>
<tr>
<td>14</td>
<td>0.427</td>
<td>digit0_1_s0/Q</td>
<td>digit0_1_s0/D</td>
<td>clk_out_1hz:[R]</td>
<td>clk_out_1hz:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.438</td>
</tr>
<tr>
<td>15</td>
<td>0.427</td>
<td>inst_clk_mng/clk_cnt_6_s0/Q</td>
<td>inst_clk_mng/clk_cnt_6_s0/D</td>
<td>clk_in:[R]</td>
<td>clk_in:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.438</td>
</tr>
<tr>
<td>16</td>
<td>0.427</td>
<td>inst_clk_mng/clk_cnt_10_s0/Q</td>
<td>inst_clk_mng/clk_cnt_10_s0/D</td>
<td>clk_in:[R]</td>
<td>clk_in:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.438</td>
</tr>
<tr>
<td>17</td>
<td>0.427</td>
<td>inst_clk_mng/clk_cnt_200hz_5_s0/Q</td>
<td>inst_clk_mng/clk_cnt_200hz_5_s0/D</td>
<td>clk_out_200hz:[R]</td>
<td>clk_out_200hz:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.438</td>
</tr>
<tr>
<td>18</td>
<td>0.428</td>
<td>digit_cnt_0_s0/Q</td>
<td>digit_cnt_0_s0/D</td>
<td>clk_out_200hz:[R]</td>
<td>clk_out_200hz:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.439</td>
</tr>
<tr>
<td>19</td>
<td>0.483</td>
<td>digit3_3_s0/Q</td>
<td>digit3_3_s0/D</td>
<td>clk_out_1hz:[R]</td>
<td>clk_out_1hz:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.494</td>
</tr>
<tr>
<td>20</td>
<td>0.483</td>
<td>inst_clk_mng/clk_cnt_17_s0/Q</td>
<td>inst_clk_mng/clk_cnt_17_s0/D</td>
<td>clk_in:[R]</td>
<td>clk_in:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.494</td>
</tr>
<tr>
<td>21</td>
<td>0.485</td>
<td>digit2_1_s0/Q</td>
<td>digit2_1_s0/D</td>
<td>clk_out_1hz:[R]</td>
<td>clk_out_1hz:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.496</td>
</tr>
<tr>
<td>22</td>
<td>0.485</td>
<td>inst_clk_mng/clk_cnt_2_s0/Q</td>
<td>inst_clk_mng/clk_cnt_2_s0/D</td>
<td>clk_in:[R]</td>
<td>clk_in:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.496</td>
</tr>
<tr>
<td>23</td>
<td>0.537</td>
<td>inst_clk_mng/clk_cnt_1_s0/Q</td>
<td>inst_clk_mng/clk_cnt_1_s0/D</td>
<td>clk_in:[R]</td>
<td>clk_in:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.548</td>
</tr>
<tr>
<td>24</td>
<td>0.537</td>
<td>inst_clk_mng/clk_cnt_14_s0/Q</td>
<td>inst_clk_mng/clk_cnt_14_s0/D</td>
<td>clk_in:[R]</td>
<td>clk_in:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.548</td>
</tr>
<tr>
<td>25</td>
<td>0.546</td>
<td>digit2_0_s1/Q</td>
<td>digit2_0_s1/D</td>
<td>clk_out_1hz:[R]</td>
<td>clk_out_1hz:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.557</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>2.315</td>
<td>3.315</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk_in</td>
<td>inst_clk_mng/clk_cnt_17_s0</td>
</tr>
<tr>
<td>2</td>
<td>2.315</td>
<td>3.315</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk_in</td>
<td>inst_clk_mng/clk_cnt_15_s0</td>
</tr>
<tr>
<td>3</td>
<td>2.315</td>
<td>3.315</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk_in</td>
<td>inst_clk_mng/clk_cnt_11_s0</td>
</tr>
<tr>
<td>4</td>
<td>2.315</td>
<td>3.315</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk_in</td>
<td>inst_clk_mng/clk_cnt_3_s0</td>
</tr>
<tr>
<td>5</td>
<td>2.315</td>
<td>3.315</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk_in</td>
<td>inst_clk_mng/clk_cnt_4_s0</td>
</tr>
<tr>
<td>6</td>
<td>2.315</td>
<td>3.315</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk_in</td>
<td>inst_clk_mng/clk_cnt_12_s0</td>
</tr>
<tr>
<td>7</td>
<td>2.315</td>
<td>3.315</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk_in</td>
<td>inst_clk_mng/clk_cnt_5_s0</td>
</tr>
<tr>
<td>8</td>
<td>2.315</td>
<td>3.315</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk_in</td>
<td>inst_clk_mng/clk_cnt_6_s0</td>
</tr>
<tr>
<td>9</td>
<td>2.315</td>
<td>3.315</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk_in</td>
<td>inst_clk_mng/clk_cnt_16_s0</td>
</tr>
<tr>
<td>10</td>
<td>2.315</td>
<td>3.315</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk_in</td>
<td>inst_clk_mng/clk_cnt_13_s0</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.844</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.480</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.324</td>
</tr>
<tr>
<td class="label">From</td>
<td>inst_clk_mng/clk_cnt_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>inst_clk_mng/clk_reg_200hz_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_in:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_in:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_in_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>19</td>
<td>IOT27[A]</td>
<td>clk_in_ibuf/O</td>
</tr>
<tr>
<td>4.359</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C28[0][A]</td>
<td>inst_clk_mng/clk_cnt_0_s0/CLK</td>
</tr>
<tr>
<td>4.591</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R21C28[0][A]</td>
<td style=" font-weight:bold;">inst_clk_mng/clk_cnt_0_s0/Q</td>
</tr>
<tr>
<td>4.771</td>
<td>0.180</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C28[1][B]</td>
<td>inst_clk_mng/n51_s3/I0</td>
</tr>
<tr>
<td>5.326</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R21C28[1][B]</td>
<td style=" background: #97FFFF;">inst_clk_mng/n51_s3/F</td>
</tr>
<tr>
<td>5.744</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C27[3][B]</td>
<td>inst_clk_mng/n14_s2/I3</td>
</tr>
<tr>
<td>6.261</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R21C27[3][B]</td>
<td style=" background: #97FFFF;">inst_clk_mng/n14_s2/F</td>
</tr>
<tr>
<td>7.208</td>
<td>0.947</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C31[3][A]</td>
<td>inst_clk_mng/n14_s8/I0</td>
</tr>
<tr>
<td>7.757</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R21C31[3][A]</td>
<td style=" background: #97FFFF;">inst_clk_mng/n14_s8/F</td>
</tr>
<tr>
<td>8.480</td>
<td>0.724</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C31[1][A]</td>
<td style=" font-weight:bold;">inst_clk_mng/clk_reg_200hz_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_in_ibuf/I</td>
</tr>
<tr>
<td>12.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>19</td>
<td>IOT27[A]</td>
<td>clk_in_ibuf/O</td>
</tr>
<tr>
<td>14.359</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C31[1][A]</td>
<td>inst_clk_mng/clk_reg_200hz_s1/CLK</td>
</tr>
<tr>
<td>14.324</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R21C31[1][A]</td>
<td>inst_clk_mng/clk_reg_200hz_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.621, 39.334%; route: 2.268, 55.036%; tC2Q: 0.232, 5.630%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.515</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.809</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.324</td>
</tr>
<tr>
<td class="label">From</td>
<td>inst_clk_mng/clk_cnt_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>inst_clk_mng/clk_cnt_16_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_in:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_in:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_in_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>19</td>
<td>IOT27[A]</td>
<td>clk_in_ibuf/O</td>
</tr>
<tr>
<td>4.359</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C27[0][A]</td>
<td>inst_clk_mng/clk_cnt_7_s0/CLK</td>
</tr>
<tr>
<td>4.591</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R20C27[0][A]</td>
<td style=" font-weight:bold;">inst_clk_mng/clk_cnt_7_s0/Q</td>
</tr>
<tr>
<td>4.760</td>
<td>0.169</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C27[2][B]</td>
<td>inst_clk_mng/n14_s6/I3</td>
</tr>
<tr>
<td>5.315</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R20C27[2][B]</td>
<td style=" background: #97FFFF;">inst_clk_mng/n14_s6/F</td>
</tr>
<tr>
<td>5.839</td>
<td>0.524</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C31[1][B]</td>
<td>inst_clk_mng/n14_s3/I1</td>
</tr>
<tr>
<td>6.356</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R21C31[1][B]</td>
<td style=" background: #97FFFF;">inst_clk_mng/n14_s3/F</td>
</tr>
<tr>
<td>7.260</td>
<td>0.904</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C27[0][B]</td>
<td>inst_clk_mng/n37_s2/I1</td>
</tr>
<tr>
<td>7.809</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R20C27[0][B]</td>
<td style=" background: #97FFFF;">inst_clk_mng/n37_s2/F</td>
</tr>
<tr>
<td>7.809</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C27[0][B]</td>
<td style=" font-weight:bold;">inst_clk_mng/clk_cnt_16_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_in_ibuf/I</td>
</tr>
<tr>
<td>12.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>19</td>
<td>IOT27[A]</td>
<td>clk_in_ibuf/O</td>
</tr>
<tr>
<td>14.359</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C27[0][B]</td>
<td>inst_clk_mng/clk_cnt_16_s0/CLK</td>
</tr>
<tr>
<td>14.324</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R20C27[0][B]</td>
<td>inst_clk_mng/clk_cnt_16_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.621, 46.992%; route: 1.597, 46.283%; tC2Q: 0.232, 6.726%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.523</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.801</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.324</td>
</tr>
<tr>
<td class="label">From</td>
<td>inst_clk_mng/clk_cnt_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>inst_clk_mng/clk_cnt_14_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_in:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_in:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_in_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>19</td>
<td>IOT27[A]</td>
<td>clk_in_ibuf/O</td>
</tr>
<tr>
<td>4.359</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C28[0][A]</td>
<td>inst_clk_mng/clk_cnt_0_s0/CLK</td>
</tr>
<tr>
<td>4.591</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R21C28[0][A]</td>
<td style=" font-weight:bold;">inst_clk_mng/clk_cnt_0_s0/Q</td>
</tr>
<tr>
<td>4.771</td>
<td>0.180</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C28[1][A]</td>
<td>inst_clk_mng/n49_s3/I0</td>
</tr>
<tr>
<td>5.326</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R21C28[1][A]</td>
<td style=" background: #97FFFF;">inst_clk_mng/n49_s3/F</td>
</tr>
<tr>
<td>6.217</td>
<td>0.890</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C31[2][B]</td>
<td>inst_clk_mng/n40_s3/I1</td>
</tr>
<tr>
<td>6.772</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R20C31[2][B]</td>
<td style=" background: #97FFFF;">inst_clk_mng/n40_s3/F</td>
</tr>
<tr>
<td>7.339</td>
<td>0.567</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C31[2][B]</td>
<td>inst_clk_mng/n39_s2/I1</td>
</tr>
<tr>
<td>7.801</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R21C31[2][B]</td>
<td style=" background: #97FFFF;">inst_clk_mng/n39_s2/F</td>
</tr>
<tr>
<td>7.801</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C31[2][B]</td>
<td style=" font-weight:bold;">inst_clk_mng/clk_cnt_14_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_in_ibuf/I</td>
</tr>
<tr>
<td>12.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>19</td>
<td>IOT27[A]</td>
<td>clk_in_ibuf/O</td>
</tr>
<tr>
<td>14.359</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C31[2][B]</td>
<td>inst_clk_mng/clk_cnt_14_s0/CLK</td>
</tr>
<tr>
<td>14.324</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R21C31[2][B]</td>
<td>inst_clk_mng/clk_cnt_14_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.572, 45.674%; route: 1.638, 47.586%; tC2Q: 0.232, 6.741%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.654</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.670</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.324</td>
</tr>
<tr>
<td class="label">From</td>
<td>inst_clk_mng/clk_cnt_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>inst_clk_mng/clk_cnt_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_in:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_in:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_in_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>19</td>
<td>IOT27[A]</td>
<td>clk_in_ibuf/O</td>
</tr>
<tr>
<td>4.359</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C28[0][A]</td>
<td>inst_clk_mng/clk_cnt_0_s0/CLK</td>
</tr>
<tr>
<td>4.591</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R21C28[0][A]</td>
<td style=" font-weight:bold;">inst_clk_mng/clk_cnt_0_s0/Q</td>
</tr>
<tr>
<td>4.771</td>
<td>0.180</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C28[1][B]</td>
<td>inst_clk_mng/n51_s3/I0</td>
</tr>
<tr>
<td>5.326</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R21C28[1][B]</td>
<td style=" background: #97FFFF;">inst_clk_mng/n51_s3/F</td>
</tr>
<tr>
<td>5.744</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C27[3][B]</td>
<td>inst_clk_mng/n14_s2/I3</td>
</tr>
<tr>
<td>6.261</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R21C27[3][B]</td>
<td style=" background: #97FFFF;">inst_clk_mng/n14_s2/F</td>
</tr>
<tr>
<td>7.208</td>
<td>0.947</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C32[0][A]</td>
<td>inst_clk_mng/n45_s2/I0</td>
</tr>
<tr>
<td>7.670</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R20C32[0][A]</td>
<td style=" background: #97FFFF;">inst_clk_mng/n45_s2/F</td>
</tr>
<tr>
<td>7.670</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C32[0][A]</td>
<td style=" font-weight:bold;">inst_clk_mng/clk_cnt_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_in_ibuf/I</td>
</tr>
<tr>
<td>12.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>19</td>
<td>IOT27[A]</td>
<td>clk_in_ibuf/O</td>
</tr>
<tr>
<td>14.359</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C32[0][A]</td>
<td>inst_clk_mng/clk_cnt_8_s0/CLK</td>
</tr>
<tr>
<td>14.324</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R20C32[0][A]</td>
<td>inst_clk_mng/clk_cnt_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.534, 46.336%; route: 1.545, 46.656%; tC2Q: 0.232, 7.008%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.656</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.669</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.324</td>
</tr>
<tr>
<td class="label">From</td>
<td>inst_clk_mng/clk_cnt_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>inst_clk_mng/clk_cnt_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_in:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_in:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_in_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>19</td>
<td>IOT27[A]</td>
<td>clk_in_ibuf/O</td>
</tr>
<tr>
<td>4.359</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C27[0][A]</td>
<td>inst_clk_mng/clk_cnt_7_s0/CLK</td>
</tr>
<tr>
<td>4.591</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R20C27[0][A]</td>
<td style=" font-weight:bold;">inst_clk_mng/clk_cnt_7_s0/Q</td>
</tr>
<tr>
<td>4.760</td>
<td>0.169</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C27[2][B]</td>
<td>inst_clk_mng/n14_s6/I3</td>
</tr>
<tr>
<td>5.315</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R20C27[2][B]</td>
<td style=" background: #97FFFF;">inst_clk_mng/n14_s6/F</td>
</tr>
<tr>
<td>5.839</td>
<td>0.524</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C31[1][B]</td>
<td>inst_clk_mng/n14_s3/I1</td>
</tr>
<tr>
<td>6.356</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R21C31[1][B]</td>
<td style=" background: #97FFFF;">inst_clk_mng/n14_s3/F</td>
</tr>
<tr>
<td>7.099</td>
<td>0.743</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C27[0][A]</td>
<td>inst_clk_mng/n46_s2/I1</td>
</tr>
<tr>
<td>7.669</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R20C27[0][A]</td>
<td style=" background: #97FFFF;">inst_clk_mng/n46_s2/F</td>
</tr>
<tr>
<td>7.669</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C27[0][A]</td>
<td style=" font-weight:bold;">inst_clk_mng/clk_cnt_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_in_ibuf/I</td>
</tr>
<tr>
<td>12.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>19</td>
<td>IOT27[A]</td>
<td>clk_in_ibuf/O</td>
</tr>
<tr>
<td>14.359</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C27[0][A]</td>
<td>inst_clk_mng/clk_cnt_7_s0/CLK</td>
</tr>
<tr>
<td>14.324</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R20C27[0][A]</td>
<td>inst_clk_mng/clk_cnt_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.642, 49.619%; route: 1.435, 43.371%; tC2Q: 0.232, 7.011%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.678</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.647</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.324</td>
</tr>
<tr>
<td class="label">From</td>
<td>inst_clk_mng/clk_cnt_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>inst_clk_mng/clk_cnt_17_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_in:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_in:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_in_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>19</td>
<td>IOT27[A]</td>
<td>clk_in_ibuf/O</td>
</tr>
<tr>
<td>4.359</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C28[0][A]</td>
<td>inst_clk_mng/clk_cnt_0_s0/CLK</td>
</tr>
<tr>
<td>4.591</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R21C28[0][A]</td>
<td style=" font-weight:bold;">inst_clk_mng/clk_cnt_0_s0/Q</td>
</tr>
<tr>
<td>4.771</td>
<td>0.180</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C28[1][A]</td>
<td>inst_clk_mng/n49_s3/I0</td>
</tr>
<tr>
<td>5.326</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R21C28[1][A]</td>
<td style=" background: #97FFFF;">inst_clk_mng/n49_s3/F</td>
</tr>
<tr>
<td>6.302</td>
<td>0.975</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C30[0][A]</td>
<td>inst_clk_mng/n37_s3/I0</td>
</tr>
<tr>
<td>6.857</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R20C30[0][A]</td>
<td style=" background: #97FFFF;">inst_clk_mng/n37_s3/F</td>
</tr>
<tr>
<td>7.276</td>
<td>0.419</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C27[2][A]</td>
<td>inst_clk_mng/n36_s2/I1</td>
</tr>
<tr>
<td>7.647</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C27[2][A]</td>
<td style=" background: #97FFFF;">inst_clk_mng/n36_s2/F</td>
</tr>
<tr>
<td>7.647</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C27[2][A]</td>
<td style=" font-weight:bold;">inst_clk_mng/clk_cnt_17_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_in_ibuf/I</td>
</tr>
<tr>
<td>12.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>19</td>
<td>IOT27[A]</td>
<td>clk_in_ibuf/O</td>
</tr>
<tr>
<td>14.359</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C27[2][A]</td>
<td>inst_clk_mng/clk_cnt_17_s0/CLK</td>
</tr>
<tr>
<td>14.324</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R20C27[2][A]</td>
<td>inst_clk_mng/clk_cnt_17_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.481, 45.052%; route: 1.574, 47.891%; tC2Q: 0.232, 7.057%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.747</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.577</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.324</td>
</tr>
<tr>
<td class="label">From</td>
<td>inst_clk_mng/clk_cnt_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>inst_clk_mng/clk_cnt_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_in:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_in:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_in_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>19</td>
<td>IOT27[A]</td>
<td>clk_in_ibuf/O</td>
</tr>
<tr>
<td>4.359</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C28[0][A]</td>
<td>inst_clk_mng/clk_cnt_0_s0/CLK</td>
</tr>
<tr>
<td>4.591</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R21C28[0][A]</td>
<td style=" font-weight:bold;">inst_clk_mng/clk_cnt_0_s0/Q</td>
</tr>
<tr>
<td>4.771</td>
<td>0.180</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C28[1][B]</td>
<td>inst_clk_mng/n51_s3/I0</td>
</tr>
<tr>
<td>5.326</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R21C28[1][B]</td>
<td style=" background: #97FFFF;">inst_clk_mng/n51_s3/F</td>
</tr>
<tr>
<td>5.744</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C27[3][B]</td>
<td>inst_clk_mng/n14_s2/I3</td>
</tr>
<tr>
<td>6.261</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R21C27[3][B]</td>
<td style=" background: #97FFFF;">inst_clk_mng/n14_s2/F</td>
</tr>
<tr>
<td>7.115</td>
<td>0.854</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C31[1][A]</td>
<td>inst_clk_mng/n43_s2/I0</td>
</tr>
<tr>
<td>7.577</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R20C31[1][A]</td>
<td style=" background: #97FFFF;">inst_clk_mng/n43_s2/F</td>
</tr>
<tr>
<td>7.577</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C31[1][A]</td>
<td style=" font-weight:bold;">inst_clk_mng/clk_cnt_10_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_in_ibuf/I</td>
</tr>
<tr>
<td>12.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>19</td>
<td>IOT27[A]</td>
<td>clk_in_ibuf/O</td>
</tr>
<tr>
<td>14.359</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C31[1][A]</td>
<td>inst_clk_mng/clk_cnt_10_s0/CLK</td>
</tr>
<tr>
<td>14.324</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R20C31[1][A]</td>
<td>inst_clk_mng/clk_cnt_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.534, 47.674%; route: 1.452, 45.116%; tC2Q: 0.232, 7.210%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.789</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.535</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.324</td>
</tr>
<tr>
<td class="label">From</td>
<td>inst_clk_mng/clk_cnt_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>inst_clk_mng/clk_cnt_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_in:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_in:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_in_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>19</td>
<td>IOT27[A]</td>
<td>clk_in_ibuf/O</td>
</tr>
<tr>
<td>4.359</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C28[0][A]</td>
<td>inst_clk_mng/clk_cnt_0_s0/CLK</td>
</tr>
<tr>
<td>4.591</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R21C28[0][A]</td>
<td style=" font-weight:bold;">inst_clk_mng/clk_cnt_0_s0/Q</td>
</tr>
<tr>
<td>4.771</td>
<td>0.180</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C28[1][B]</td>
<td>inst_clk_mng/n51_s3/I0</td>
</tr>
<tr>
<td>5.326</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R21C28[1][B]</td>
<td style=" background: #97FFFF;">inst_clk_mng/n51_s3/F</td>
</tr>
<tr>
<td>5.744</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C27[3][B]</td>
<td>inst_clk_mng/n14_s2/I3</td>
</tr>
<tr>
<td>6.261</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R21C27[3][B]</td>
<td style=" background: #97FFFF;">inst_clk_mng/n14_s2/F</td>
</tr>
<tr>
<td>6.965</td>
<td>0.704</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C31[0][A]</td>
<td>inst_clk_mng/n44_s2/I1</td>
</tr>
<tr>
<td>7.535</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R20C31[0][A]</td>
<td style=" background: #97FFFF;">inst_clk_mng/n44_s2/F</td>
</tr>
<tr>
<td>7.535</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C31[0][A]</td>
<td style=" font-weight:bold;">inst_clk_mng/clk_cnt_9_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_in_ibuf/I</td>
</tr>
<tr>
<td>12.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>19</td>
<td>IOT27[A]</td>
<td>clk_in_ibuf/O</td>
</tr>
<tr>
<td>14.359</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C31[0][A]</td>
<td>inst_clk_mng/clk_cnt_9_s0/CLK</td>
</tr>
<tr>
<td>14.324</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R20C31[0][A]</td>
<td>inst_clk_mng/clk_cnt_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.642, 51.703%; route: 1.302, 40.992%; tC2Q: 0.232, 7.305%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.899</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.426</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.324</td>
</tr>
<tr>
<td class="label">From</td>
<td>inst_clk_mng/clk_cnt_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>inst_clk_mng/clk_cnt_15_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_in:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_in:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_in_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>19</td>
<td>IOT27[A]</td>
<td>clk_in_ibuf/O</td>
</tr>
<tr>
<td>4.359</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C28[0][A]</td>
<td>inst_clk_mng/clk_cnt_0_s0/CLK</td>
</tr>
<tr>
<td>4.591</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R21C28[0][A]</td>
<td style=" font-weight:bold;">inst_clk_mng/clk_cnt_0_s0/Q</td>
</tr>
<tr>
<td>4.771</td>
<td>0.180</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C28[1][A]</td>
<td>inst_clk_mng/n49_s3/I0</td>
</tr>
<tr>
<td>5.326</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R21C28[1][A]</td>
<td style=" background: #97FFFF;">inst_clk_mng/n49_s3/F</td>
</tr>
<tr>
<td>6.217</td>
<td>0.890</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C31[2][B]</td>
<td>inst_clk_mng/n40_s3/I1</td>
</tr>
<tr>
<td>6.787</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R20C31[2][B]</td>
<td style=" background: #97FFFF;">inst_clk_mng/n40_s3/F</td>
</tr>
<tr>
<td>6.964</td>
<td>0.177</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C31[0][A]</td>
<td>inst_clk_mng/n38_s2/I2</td>
</tr>
<tr>
<td>7.426</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C31[0][A]</td>
<td style=" background: #97FFFF;">inst_clk_mng/n38_s2/F</td>
</tr>
<tr>
<td>7.426</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C31[0][A]</td>
<td style=" font-weight:bold;">inst_clk_mng/clk_cnt_15_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_in_ibuf/I</td>
</tr>
<tr>
<td>12.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>19</td>
<td>IOT27[A]</td>
<td>clk_in_ibuf/O</td>
</tr>
<tr>
<td>14.359</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C31[0][A]</td>
<td>inst_clk_mng/clk_cnt_15_s0/CLK</td>
</tr>
<tr>
<td>14.324</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R21C31[0][A]</td>
<td>inst_clk_mng/clk_cnt_15_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.587, 51.754%; route: 1.247, 40.680%; tC2Q: 0.232, 7.566%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.948</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.377</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.324</td>
</tr>
<tr>
<td class="label">From</td>
<td>inst_clk_mng/clk_cnt_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>inst_clk_mng/clk_cnt_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_in:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_in:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_in_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>19</td>
<td>IOT27[A]</td>
<td>clk_in_ibuf/O</td>
</tr>
<tr>
<td>4.359</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C27[0][A]</td>
<td>inst_clk_mng/clk_cnt_7_s0/CLK</td>
</tr>
<tr>
<td>4.591</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R20C27[0][A]</td>
<td style=" font-weight:bold;">inst_clk_mng/clk_cnt_7_s0/Q</td>
</tr>
<tr>
<td>4.760</td>
<td>0.169</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C27[2][B]</td>
<td>inst_clk_mng/n14_s6/I3</td>
</tr>
<tr>
<td>5.315</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R20C27[2][B]</td>
<td style=" background: #97FFFF;">inst_clk_mng/n14_s6/F</td>
</tr>
<tr>
<td>5.839</td>
<td>0.524</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C31[1][B]</td>
<td>inst_clk_mng/n14_s3/I1</td>
</tr>
<tr>
<td>6.356</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R21C31[1][B]</td>
<td style=" background: #97FFFF;">inst_clk_mng/n14_s3/F</td>
</tr>
<tr>
<td>7.006</td>
<td>0.650</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C28[2][A]</td>
<td>inst_clk_mng/n51_s2/I1</td>
</tr>
<tr>
<td>7.377</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C28[2][A]</td>
<td style=" background: #97FFFF;">inst_clk_mng/n51_s2/F</td>
</tr>
<tr>
<td>7.377</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C28[2][A]</td>
<td style=" font-weight:bold;">inst_clk_mng/clk_cnt_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_in_ibuf/I</td>
</tr>
<tr>
<td>12.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>19</td>
<td>IOT27[A]</td>
<td>clk_in_ibuf/O</td>
</tr>
<tr>
<td>14.359</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C28[2][A]</td>
<td>inst_clk_mng/clk_cnt_2_s0/CLK</td>
</tr>
<tr>
<td>14.324</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R21C28[2][A]</td>
<td>inst_clk_mng/clk_cnt_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.443, 47.823%; route: 1.342, 44.488%; tC2Q: 0.232, 7.689%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.986</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.338</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.324</td>
</tr>
<tr>
<td class="label">From</td>
<td>inst_clk_mng/clk_cnt_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>inst_clk_mng/clk_cnt_13_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_in:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_in:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_in_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>19</td>
<td>IOT27[A]</td>
<td>clk_in_ibuf/O</td>
</tr>
<tr>
<td>4.359</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C28[0][A]</td>
<td>inst_clk_mng/clk_cnt_0_s0/CLK</td>
</tr>
<tr>
<td>4.591</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R21C28[0][A]</td>
<td style=" font-weight:bold;">inst_clk_mng/clk_cnt_0_s0/Q</td>
</tr>
<tr>
<td>4.771</td>
<td>0.180</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C28[1][A]</td>
<td>inst_clk_mng/n49_s3/I0</td>
</tr>
<tr>
<td>5.326</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R21C28[1][A]</td>
<td style=" background: #97FFFF;">inst_clk_mng/n49_s3/F</td>
</tr>
<tr>
<td>6.217</td>
<td>0.890</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C31[2][B]</td>
<td>inst_clk_mng/n40_s3/I1</td>
</tr>
<tr>
<td>6.787</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R20C31[2][B]</td>
<td style=" background: #97FFFF;">inst_clk_mng/n40_s3/F</td>
</tr>
<tr>
<td>6.789</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C31[1][B]</td>
<td>inst_clk_mng/n40_s2/I1</td>
</tr>
<tr>
<td>7.338</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C31[1][B]</td>
<td style=" background: #97FFFF;">inst_clk_mng/n40_s2/F</td>
</tr>
<tr>
<td>7.338</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C31[1][B]</td>
<td style=" font-weight:bold;">inst_clk_mng/clk_cnt_13_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_in_ibuf/I</td>
</tr>
<tr>
<td>12.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>19</td>
<td>IOT27[A]</td>
<td>clk_in_ibuf/O</td>
</tr>
<tr>
<td>14.359</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C31[1][B]</td>
<td>inst_clk_mng/clk_cnt_13_s0/CLK</td>
</tr>
<tr>
<td>14.324</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R20C31[1][B]</td>
<td>inst_clk_mng/clk_cnt_13_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.674, 56.192%; route: 1.073, 36.021%; tC2Q: 0.232, 7.788%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.995</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.329</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.324</td>
</tr>
<tr>
<td class="label">From</td>
<td>inst_clk_mng/clk_cnt_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>inst_clk_mng/clk_cnt_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_in:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_in:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_in_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>19</td>
<td>IOT27[A]</td>
<td>clk_in_ibuf/O</td>
</tr>
<tr>
<td>4.359</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C27[0][A]</td>
<td>inst_clk_mng/clk_cnt_7_s0/CLK</td>
</tr>
<tr>
<td>4.591</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R20C27[0][A]</td>
<td style=" font-weight:bold;">inst_clk_mng/clk_cnt_7_s0/Q</td>
</tr>
<tr>
<td>4.760</td>
<td>0.169</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C27[2][B]</td>
<td>inst_clk_mng/n14_s6/I3</td>
</tr>
<tr>
<td>5.315</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R20C27[2][B]</td>
<td style=" background: #97FFFF;">inst_clk_mng/n14_s6/F</td>
</tr>
<tr>
<td>5.839</td>
<td>0.524</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C31[1][B]</td>
<td>inst_clk_mng/n14_s3/I1</td>
</tr>
<tr>
<td>6.356</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R21C31[1][B]</td>
<td style=" background: #97FFFF;">inst_clk_mng/n14_s3/F</td>
</tr>
<tr>
<td>6.867</td>
<td>0.511</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C27[1][B]</td>
<td>inst_clk_mng/n50_s2/I0</td>
</tr>
<tr>
<td>7.329</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R21C27[1][B]</td>
<td style=" background: #97FFFF;">inst_clk_mng/n50_s2/F</td>
</tr>
<tr>
<td>7.329</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C27[1][B]</td>
<td style=" font-weight:bold;">inst_clk_mng/clk_cnt_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_in_ibuf/I</td>
</tr>
<tr>
<td>12.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>19</td>
<td>IOT27[A]</td>
<td>clk_in_ibuf/O</td>
</tr>
<tr>
<td>14.359</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C27[1][B]</td>
<td>inst_clk_mng/clk_cnt_3_s0/CLK</td>
</tr>
<tr>
<td>14.324</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R21C27[1][B]</td>
<td>inst_clk_mng/clk_cnt_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.534, 51.650%; route: 1.204, 40.538%; tC2Q: 0.232, 7.812%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.995</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.329</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.324</td>
</tr>
<tr>
<td class="label">From</td>
<td>inst_clk_mng/clk_cnt_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>inst_clk_mng/clk_cnt_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_in:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_in:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_in_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>19</td>
<td>IOT27[A]</td>
<td>clk_in_ibuf/O</td>
</tr>
<tr>
<td>4.359</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C27[0][A]</td>
<td>inst_clk_mng/clk_cnt_7_s0/CLK</td>
</tr>
<tr>
<td>4.591</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R20C27[0][A]</td>
<td style=" font-weight:bold;">inst_clk_mng/clk_cnt_7_s0/Q</td>
</tr>
<tr>
<td>4.760</td>
<td>0.169</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C27[2][B]</td>
<td>inst_clk_mng/n14_s6/I3</td>
</tr>
<tr>
<td>5.315</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R20C27[2][B]</td>
<td style=" background: #97FFFF;">inst_clk_mng/n14_s6/F</td>
</tr>
<tr>
<td>5.839</td>
<td>0.524</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C31[1][B]</td>
<td>inst_clk_mng/n14_s3/I1</td>
</tr>
<tr>
<td>6.356</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R21C31[1][B]</td>
<td style=" background: #97FFFF;">inst_clk_mng/n14_s3/F</td>
</tr>
<tr>
<td>6.867</td>
<td>0.511</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C27[2][A]</td>
<td>inst_clk_mng/n48_s2/I0</td>
</tr>
<tr>
<td>7.329</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R21C27[2][A]</td>
<td style=" background: #97FFFF;">inst_clk_mng/n48_s2/F</td>
</tr>
<tr>
<td>7.329</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C27[2][A]</td>
<td style=" font-weight:bold;">inst_clk_mng/clk_cnt_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_in_ibuf/I</td>
</tr>
<tr>
<td>12.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>19</td>
<td>IOT27[A]</td>
<td>clk_in_ibuf/O</td>
</tr>
<tr>
<td>14.359</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C27[2][A]</td>
<td>inst_clk_mng/clk_cnt_5_s0/CLK</td>
</tr>
<tr>
<td>14.324</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R21C27[2][A]</td>
<td>inst_clk_mng/clk_cnt_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.534, 51.650%; route: 1.204, 40.538%; tC2Q: 0.232, 7.812%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.345</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.431</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.776</td>
</tr>
<tr>
<td class="label">From</td>
<td>digit_cnt_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>inst_clk_mng/clk_cnt_200hz_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_out_200hz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_out_200hz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_out_200hz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>10</td>
<td>R21C31[1][A]</td>
<td>inst_clk_mng/clk_reg_200hz_s1/Q</td>
</tr>
<tr>
<td>2.811</td>
<td>2.811</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C33[0][A]</td>
<td>digit_cnt_0_s0/CLK</td>
</tr>
<tr>
<td>3.043</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>16</td>
<td>R21C33[0][A]</td>
<td style=" font-weight:bold;">digit_cnt_0_s0/Q</td>
</tr>
<tr>
<td>3.559</td>
<td>0.516</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C36[0][B]</td>
<td>inst_clk_mng/n78_s3/I0</td>
</tr>
<tr>
<td>4.129</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R21C36[0][B]</td>
<td style=" background: #97FFFF;">inst_clk_mng/n78_s3/F</td>
</tr>
<tr>
<td>4.307</td>
<td>0.178</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C35[2][B]</td>
<td>inst_clk_mng/n78_s1/I3</td>
</tr>
<tr>
<td>4.877</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R21C35[2][B]</td>
<td style=" background: #97FFFF;">inst_clk_mng/n78_s1/F</td>
</tr>
<tr>
<td>4.882</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C35[0][B]</td>
<td>inst_clk_mng/n94_s3/I0</td>
</tr>
<tr>
<td>5.431</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C35[0][B]</td>
<td style=" background: #97FFFF;">inst_clk_mng/n94_s3/F</td>
</tr>
<tr>
<td>5.431</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C35[0][B]</td>
<td style=" font-weight:bold;">inst_clk_mng/clk_cnt_200hz_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_out_200hz</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>10</td>
<td>R21C31[1][A]</td>
<td>inst_clk_mng/clk_reg_200hz_s1/Q</td>
</tr>
<tr>
<td>12.811</td>
<td>2.811</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C35[0][B]</td>
<td>inst_clk_mng/clk_cnt_200hz_2_s0/CLK</td>
</tr>
<tr>
<td>12.776</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R21C35[0][B]</td>
<td>inst_clk_mng/clk_cnt_200hz_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.811, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.689, 64.455%; route: 0.699, 26.691%; tC2Q: 0.232, 8.854%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.811, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.345</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.431</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.776</td>
</tr>
<tr>
<td class="label">From</td>
<td>digit_cnt_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>inst_clk_mng/clk_cnt_200hz_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_out_200hz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_out_200hz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_out_200hz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>10</td>
<td>R21C31[1][A]</td>
<td>inst_clk_mng/clk_reg_200hz_s1/Q</td>
</tr>
<tr>
<td>2.811</td>
<td>2.811</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C33[0][A]</td>
<td>digit_cnt_0_s0/CLK</td>
</tr>
<tr>
<td>3.043</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>16</td>
<td>R21C33[0][A]</td>
<td style=" font-weight:bold;">digit_cnt_0_s0/Q</td>
</tr>
<tr>
<td>3.559</td>
<td>0.516</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C36[0][B]</td>
<td>inst_clk_mng/n78_s3/I0</td>
</tr>
<tr>
<td>4.129</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R21C36[0][B]</td>
<td style=" background: #97FFFF;">inst_clk_mng/n78_s3/F</td>
</tr>
<tr>
<td>4.307</td>
<td>0.178</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C35[2][B]</td>
<td>inst_clk_mng/n78_s1/I3</td>
</tr>
<tr>
<td>4.877</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R21C35[2][B]</td>
<td style=" background: #97FFFF;">inst_clk_mng/n78_s1/F</td>
</tr>
<tr>
<td>4.882</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C35[1][A]</td>
<td>inst_clk_mng/n91_s2/I0</td>
</tr>
<tr>
<td>5.431</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C35[1][A]</td>
<td style=" background: #97FFFF;">inst_clk_mng/n91_s2/F</td>
</tr>
<tr>
<td>5.431</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C35[1][A]</td>
<td style=" font-weight:bold;">inst_clk_mng/clk_cnt_200hz_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_out_200hz</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>10</td>
<td>R21C31[1][A]</td>
<td>inst_clk_mng/clk_reg_200hz_s1/Q</td>
</tr>
<tr>
<td>12.811</td>
<td>2.811</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C35[1][A]</td>
<td>inst_clk_mng/clk_cnt_200hz_5_s0/CLK</td>
</tr>
<tr>
<td>12.776</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R21C35[1][A]</td>
<td>inst_clk_mng/clk_cnt_200hz_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.811, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.689, 64.455%; route: 0.699, 26.691%; tC2Q: 0.232, 8.854%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.811, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.345</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.431</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.776</td>
</tr>
<tr>
<td class="label">From</td>
<td>digit_cnt_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>inst_clk_mng/clk_cnt_200hz_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_out_200hz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_out_200hz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_out_200hz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>10</td>
<td>R21C31[1][A]</td>
<td>inst_clk_mng/clk_reg_200hz_s1/Q</td>
</tr>
<tr>
<td>2.811</td>
<td>2.811</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C33[0][A]</td>
<td>digit_cnt_0_s0/CLK</td>
</tr>
<tr>
<td>3.043</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>16</td>
<td>R21C33[0][A]</td>
<td style=" font-weight:bold;">digit_cnt_0_s0/Q</td>
</tr>
<tr>
<td>3.559</td>
<td>0.516</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C36[0][B]</td>
<td>inst_clk_mng/n78_s3/I0</td>
</tr>
<tr>
<td>4.129</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R21C36[0][B]</td>
<td style=" background: #97FFFF;">inst_clk_mng/n78_s3/F</td>
</tr>
<tr>
<td>4.307</td>
<td>0.178</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C35[2][B]</td>
<td>inst_clk_mng/n78_s1/I3</td>
</tr>
<tr>
<td>4.877</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R21C35[2][B]</td>
<td style=" background: #97FFFF;">inst_clk_mng/n78_s1/F</td>
</tr>
<tr>
<td>4.882</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C35[1][B]</td>
<td>inst_clk_mng/n90_s2/I2</td>
</tr>
<tr>
<td>5.431</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C35[1][B]</td>
<td style=" background: #97FFFF;">inst_clk_mng/n90_s2/F</td>
</tr>
<tr>
<td>5.431</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C35[1][B]</td>
<td style=" font-weight:bold;">inst_clk_mng/clk_cnt_200hz_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_out_200hz</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>10</td>
<td>R21C31[1][A]</td>
<td>inst_clk_mng/clk_reg_200hz_s1/Q</td>
</tr>
<tr>
<td>12.811</td>
<td>2.811</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C35[1][B]</td>
<td>inst_clk_mng/clk_cnt_200hz_6_s0/CLK</td>
</tr>
<tr>
<td>12.776</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R21C35[1][B]</td>
<td>inst_clk_mng/clk_cnt_200hz_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.811, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.689, 64.455%; route: 0.699, 26.691%; tC2Q: 0.232, 8.854%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.811, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.363</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.378</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.741</td>
</tr>
<tr>
<td class="label">From</td>
<td>inst_clk_mng/n97_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>inst_clk_mng/clk_reg_1hz_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_out_1hz:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_out_200hz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_out_1hz</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>17</td>
<td>R21C36[0][A]</td>
<td>inst_clk_mng/clk_reg_1hz_s1/Q</td>
</tr>
<tr>
<td>5.007</td>
<td>0.007</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C36[0][A]</td>
<td style=" font-weight:bold;">inst_clk_mng/n97_s2/I0</td>
</tr>
<tr>
<td>5.378</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C36[0][A]</td>
<td style=" background: #97FFFF;">inst_clk_mng/n97_s2/F</td>
</tr>
<tr>
<td>5.378</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C36[0][A]</td>
<td style=" font-weight:bold;">inst_clk_mng/clk_reg_1hz_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_out_200hz</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>10</td>
<td>R21C31[1][A]</td>
<td>inst_clk_mng/clk_reg_200hz_s1/Q</td>
</tr>
<tr>
<td>12.811</td>
<td>2.811</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C36[0][A]</td>
<td>inst_clk_mng/clk_reg_1hz_s1/CLK</td>
</tr>
<tr>
<td>12.776</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>inst_clk_mng/clk_reg_1hz_s1</td>
</tr>
<tr>
<td>12.741</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R21C36[0][A]</td>
<td>inst_clk_mng/clk_reg_1hz_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.811</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.371, 98.264%; route: 0.000, 0.000%; tC2Q: 0.007, 1.736%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.811, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.393</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.415</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.808</td>
</tr>
<tr>
<td class="label">From</td>
<td>digit0_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>digit2_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_out_1hz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_out_1hz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_out_1hz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>17</td>
<td>R21C36[0][A]</td>
<td>inst_clk_mng/clk_reg_1hz_s1/Q</td>
</tr>
<tr>
<td>2.843</td>
<td>2.843</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C24[0][A]</td>
<td>digit0_0_s0/CLK</td>
</tr>
<tr>
<td>3.075</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R21C24[0][A]</td>
<td style=" font-weight:bold;">digit0_0_s0/Q</td>
</tr>
<tr>
<td>3.499</td>
<td>0.424</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C22[3][A]</td>
<td>n9_s1/I2</td>
</tr>
<tr>
<td>4.054</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R21C22[3][A]</td>
<td style=" background: #97FFFF;">n9_s1/F</td>
</tr>
<tr>
<td>4.486</td>
<td>0.432</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C20[2][B]</td>
<td>n161_s2/I0</td>
</tr>
<tr>
<td>5.056</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R21C20[2][B]</td>
<td style=" background: #97FFFF;">n161_s2/F</td>
</tr>
<tr>
<td>5.415</td>
<td>0.359</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C21[2][A]</td>
<td style=" font-weight:bold;">digit2_1_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_out_1hz</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>17</td>
<td>R21C36[0][A]</td>
<td>inst_clk_mng/clk_reg_1hz_s1/Q</td>
</tr>
<tr>
<td>12.843</td>
<td>2.843</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C21[2][A]</td>
<td>digit2_1_s0/CLK</td>
</tr>
<tr>
<td>12.808</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R20C21[2][A]</td>
<td>digit2_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.843, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.125, 43.736%; route: 1.215, 47.244%; tC2Q: 0.232, 9.019%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.843, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.421</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.387</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.808</td>
</tr>
<tr>
<td class="label">From</td>
<td>digit0_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>digit2_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_out_1hz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_out_1hz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_out_1hz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>17</td>
<td>R21C36[0][A]</td>
<td>inst_clk_mng/clk_reg_1hz_s1/Q</td>
</tr>
<tr>
<td>2.843</td>
<td>2.843</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C24[0][A]</td>
<td>digit0_0_s0/CLK</td>
</tr>
<tr>
<td>3.075</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R21C24[0][A]</td>
<td style=" font-weight:bold;">digit0_0_s0/Q</td>
</tr>
<tr>
<td>3.499</td>
<td>0.424</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C22[3][A]</td>
<td>n9_s1/I2</td>
</tr>
<tr>
<td>4.054</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R21C22[3][A]</td>
<td style=" background: #97FFFF;">n9_s1/F</td>
</tr>
<tr>
<td>4.486</td>
<td>0.432</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C20[2][B]</td>
<td>n161_s2/I0</td>
</tr>
<tr>
<td>5.056</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R21C20[2][B]</td>
<td style=" background: #97FFFF;">n161_s2/F</td>
</tr>
<tr>
<td>5.387</td>
<td>0.331</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C20[0][A]</td>
<td style=" font-weight:bold;">digit2_2_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_out_1hz</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>17</td>
<td>R21C36[0][A]</td>
<td>inst_clk_mng/clk_reg_1hz_s1/Q</td>
</tr>
<tr>
<td>12.843</td>
<td>2.843</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C20[0][A]</td>
<td>digit2_2_s0/CLK</td>
</tr>
<tr>
<td>12.808</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R20C20[0][A]</td>
<td>digit2_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.843, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.125, 44.223%; route: 1.187, 46.658%; tC2Q: 0.232, 9.120%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.843, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.433</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.343</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.776</td>
</tr>
<tr>
<td class="label">From</td>
<td>digit_cnt_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>inst_clk_mng/clk_cnt_200hz_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_out_200hz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_out_200hz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_out_200hz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>10</td>
<td>R21C31[1][A]</td>
<td>inst_clk_mng/clk_reg_200hz_s1/Q</td>
</tr>
<tr>
<td>2.811</td>
<td>2.811</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C33[0][A]</td>
<td>digit_cnt_0_s0/CLK</td>
</tr>
<tr>
<td>3.043</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>16</td>
<td>R21C33[0][A]</td>
<td style=" font-weight:bold;">digit_cnt_0_s0/Q</td>
</tr>
<tr>
<td>3.559</td>
<td>0.516</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C36[0][B]</td>
<td>inst_clk_mng/n78_s3/I0</td>
</tr>
<tr>
<td>4.129</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R21C36[0][B]</td>
<td style=" background: #97FFFF;">inst_clk_mng/n78_s3/F</td>
</tr>
<tr>
<td>4.307</td>
<td>0.178</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C35[3][A]</td>
<td>inst_clk_mng/n91_s3/I3</td>
</tr>
<tr>
<td>4.877</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R21C35[3][A]</td>
<td style=" background: #97FFFF;">inst_clk_mng/n91_s3/F</td>
</tr>
<tr>
<td>4.881</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C35[0][A]</td>
<td>inst_clk_mng/n89_s2/I2</td>
</tr>
<tr>
<td>5.343</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C35[0][A]</td>
<td style=" background: #97FFFF;">inst_clk_mng/n89_s2/F</td>
</tr>
<tr>
<td>5.343</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C35[0][A]</td>
<td style=" font-weight:bold;">inst_clk_mng/clk_cnt_200hz_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_out_200hz</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>10</td>
<td>R21C31[1][A]</td>
<td>inst_clk_mng/clk_reg_200hz_s1/Q</td>
</tr>
<tr>
<td>12.811</td>
<td>2.811</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C35[0][A]</td>
<td>inst_clk_mng/clk_cnt_200hz_7_s0/CLK</td>
</tr>
<tr>
<td>12.776</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R21C35[0][A]</td>
<td>inst_clk_mng/clk_cnt_200hz_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.811, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.602, 63.268%; route: 0.698, 27.570%; tC2Q: 0.232, 9.162%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.811, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.567</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.209</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.776</td>
</tr>
<tr>
<td class="label">From</td>
<td>digit_cnt_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>inst_clk_mng/clk_reg_1hz_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_out_200hz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_out_200hz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_out_200hz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>10</td>
<td>R21C31[1][A]</td>
<td>inst_clk_mng/clk_reg_200hz_s1/Q</td>
</tr>
<tr>
<td>2.811</td>
<td>2.811</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C33[0][A]</td>
<td>digit_cnt_0_s0/CLK</td>
</tr>
<tr>
<td>3.043</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>16</td>
<td>R21C33[0][A]</td>
<td style=" font-weight:bold;">digit_cnt_0_s0/Q</td>
</tr>
<tr>
<td>3.559</td>
<td>0.516</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C36[0][B]</td>
<td>inst_clk_mng/n78_s3/I0</td>
</tr>
<tr>
<td>4.129</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R21C36[0][B]</td>
<td style=" background: #97FFFF;">inst_clk_mng/n78_s3/F</td>
</tr>
<tr>
<td>4.307</td>
<td>0.178</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C35[2][B]</td>
<td>inst_clk_mng/n78_s1/I3</td>
</tr>
<tr>
<td>4.877</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R21C35[2][B]</td>
<td style=" background: #97FFFF;">inst_clk_mng/n78_s1/F</td>
</tr>
<tr>
<td>5.209</td>
<td>0.332</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C36[0][A]</td>
<td style=" font-weight:bold;">inst_clk_mng/clk_reg_1hz_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_out_200hz</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>10</td>
<td>R21C31[1][A]</td>
<td>inst_clk_mng/clk_reg_200hz_s1/Q</td>
</tr>
<tr>
<td>12.811</td>
<td>2.811</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C36[0][A]</td>
<td>inst_clk_mng/clk_reg_1hz_s1/CLK</td>
</tr>
<tr>
<td>12.776</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R21C36[0][A]</td>
<td>inst_clk_mng/clk_reg_1hz_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.811, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.140, 47.540%; route: 1.026, 42.785%; tC2Q: 0.232, 9.675%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.811, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.597</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.727</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.324</td>
</tr>
<tr>
<td class="label">From</td>
<td>inst_clk_mng/clk_cnt_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>inst_clk_mng/clk_cnt_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_in:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_in:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_in_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>19</td>
<td>IOT27[A]</td>
<td>clk_in_ibuf/O</td>
</tr>
<tr>
<td>4.359</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C27[1][A]</td>
<td>inst_clk_mng/clk_cnt_6_s0/CLK</td>
</tr>
<tr>
<td>4.591</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R21C27[1][A]</td>
<td style=" font-weight:bold;">inst_clk_mng/clk_cnt_6_s0/Q</td>
</tr>
<tr>
<td>4.999</td>
<td>0.408</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C27[3][B]</td>
<td>inst_clk_mng/n45_s4/I2</td>
</tr>
<tr>
<td>5.554</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R20C27[3][B]</td>
<td style=" background: #97FFFF;">inst_clk_mng/n45_s4/F</td>
</tr>
<tr>
<td>5.806</td>
<td>0.252</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C28[1][A]</td>
<td>inst_clk_mng/n42_s3/I2</td>
</tr>
<tr>
<td>6.355</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R20C28[1][A]</td>
<td style=" background: #97FFFF;">inst_clk_mng/n42_s3/F</td>
</tr>
<tr>
<td>6.356</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C28[0][A]</td>
<td>inst_clk_mng/n41_s2/I1</td>
</tr>
<tr>
<td>6.727</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R20C28[0][A]</td>
<td style=" background: #97FFFF;">inst_clk_mng/n41_s2/F</td>
</tr>
<tr>
<td>6.727</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C28[0][A]</td>
<td style=" font-weight:bold;">inst_clk_mng/clk_cnt_12_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_in_ibuf/I</td>
</tr>
<tr>
<td>12.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>19</td>
<td>IOT27[A]</td>
<td>clk_in_ibuf/O</td>
</tr>
<tr>
<td>14.359</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C28[0][A]</td>
<td>inst_clk_mng/clk_cnt_12_s0/CLK</td>
</tr>
<tr>
<td>14.324</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R20C28[0][A]</td>
<td>inst_clk_mng/clk_cnt_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.475, 62.289%; route: 0.661, 27.913%; tC2Q: 0.232, 9.797%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.602</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.207</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.808</td>
</tr>
<tr>
<td class="label">From</td>
<td>digit0_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>digit3_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_out_1hz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_out_1hz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_out_1hz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>17</td>
<td>R21C36[0][A]</td>
<td>inst_clk_mng/clk_reg_1hz_s1/Q</td>
</tr>
<tr>
<td>2.843</td>
<td>2.843</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C24[0][A]</td>
<td>digit0_0_s0/CLK</td>
</tr>
<tr>
<td>3.075</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R21C24[0][A]</td>
<td style=" font-weight:bold;">digit0_0_s0/Q</td>
</tr>
<tr>
<td>3.499</td>
<td>0.424</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C22[3][A]</td>
<td>n9_s1/I2</td>
</tr>
<tr>
<td>4.054</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R21C22[3][A]</td>
<td style=" background: #97FFFF;">n9_s1/F</td>
</tr>
<tr>
<td>4.486</td>
<td>0.432</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C20[3][A]</td>
<td>n166_s3/I0</td>
</tr>
<tr>
<td>5.056</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R21C20[3][A]</td>
<td style=" background: #97FFFF;">n166_s3/F</td>
</tr>
<tr>
<td>5.207</td>
<td>0.150</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C20[1][A]</td>
<td style=" font-weight:bold;">digit3_1_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_out_1hz</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>17</td>
<td>R21C36[0][A]</td>
<td>inst_clk_mng/clk_reg_1hz_s1/Q</td>
</tr>
<tr>
<td>12.843</td>
<td>2.843</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C20[1][A]</td>
<td>digit3_1_s0/CLK</td>
</tr>
<tr>
<td>12.808</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R21C20[1][A]</td>
<td>digit3_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.843, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.125, 47.599%; route: 1.006, 42.585%; tC2Q: 0.232, 9.816%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.843, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.602</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.207</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.808</td>
</tr>
<tr>
<td class="label">From</td>
<td>digit0_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>digit3_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_out_1hz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_out_1hz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_out_1hz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>17</td>
<td>R21C36[0][A]</td>
<td>inst_clk_mng/clk_reg_1hz_s1/Q</td>
</tr>
<tr>
<td>2.843</td>
<td>2.843</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C24[0][A]</td>
<td>digit0_0_s0/CLK</td>
</tr>
<tr>
<td>3.075</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R21C24[0][A]</td>
<td style=" font-weight:bold;">digit0_0_s0/Q</td>
</tr>
<tr>
<td>3.499</td>
<td>0.424</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C22[3][A]</td>
<td>n9_s1/I2</td>
</tr>
<tr>
<td>4.054</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R21C22[3][A]</td>
<td style=" background: #97FFFF;">n9_s1/F</td>
</tr>
<tr>
<td>4.486</td>
<td>0.432</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C20[3][A]</td>
<td>n166_s3/I0</td>
</tr>
<tr>
<td>5.056</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R21C20[3][A]</td>
<td style=" background: #97FFFF;">n166_s3/F</td>
</tr>
<tr>
<td>5.207</td>
<td>0.150</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C20[1][B]</td>
<td style=" font-weight:bold;">digit3_2_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_out_1hz</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>17</td>
<td>R21C36[0][A]</td>
<td>inst_clk_mng/clk_reg_1hz_s1/Q</td>
</tr>
<tr>
<td>12.843</td>
<td>2.843</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C20[1][B]</td>
<td>digit3_2_s0/CLK</td>
</tr>
<tr>
<td>12.808</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R21C20[1][B]</td>
<td>digit3_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.843, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.125, 47.599%; route: 1.006, 42.585%; tC2Q: 0.232, 9.816%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.843, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.602</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.207</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.808</td>
</tr>
<tr>
<td class="label">From</td>
<td>digit0_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>digit3_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_out_1hz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_out_1hz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_out_1hz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>17</td>
<td>R21C36[0][A]</td>
<td>inst_clk_mng/clk_reg_1hz_s1/Q</td>
</tr>
<tr>
<td>2.843</td>
<td>2.843</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C24[0][A]</td>
<td>digit0_0_s0/CLK</td>
</tr>
<tr>
<td>3.075</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R21C24[0][A]</td>
<td style=" font-weight:bold;">digit0_0_s0/Q</td>
</tr>
<tr>
<td>3.499</td>
<td>0.424</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C22[3][A]</td>
<td>n9_s1/I2</td>
</tr>
<tr>
<td>4.054</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R21C22[3][A]</td>
<td style=" background: #97FFFF;">n9_s1/F</td>
</tr>
<tr>
<td>4.486</td>
<td>0.432</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C20[3][A]</td>
<td>n166_s3/I0</td>
</tr>
<tr>
<td>5.056</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R21C20[3][A]</td>
<td style=" background: #97FFFF;">n166_s3/F</td>
</tr>
<tr>
<td>5.207</td>
<td>0.150</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C20[2][A]</td>
<td style=" font-weight:bold;">digit3_3_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_out_1hz</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>17</td>
<td>R21C36[0][A]</td>
<td>inst_clk_mng/clk_reg_1hz_s1/Q</td>
</tr>
<tr>
<td>12.843</td>
<td>2.843</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C20[2][A]</td>
<td>digit3_3_s0/CLK</td>
</tr>
<tr>
<td>12.808</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R21C20[2][A]</td>
<td>digit3_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.843, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.125, 47.599%; route: 1.006, 42.585%; tC2Q: 0.232, 9.816%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.843, 100.000%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.715</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.234</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.949</td>
</tr>
<tr>
<td class="label">From</td>
<td>inst_clk_mng/n35_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>inst_clk_mng/clk_reg_200hz_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_out_200hz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_in:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_out_200hz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>10</td>
<td>R21C31[1][A]</td>
<td>inst_clk_mng/clk_reg_200hz_s1/Q</td>
</tr>
<tr>
<td>0.002</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C31[1][A]</td>
<td style=" font-weight:bold;">inst_clk_mng/n35_s2/I0</td>
</tr>
<tr>
<td>0.234</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R21C31[1][A]</td>
<td style=" background: #97FFFF;">inst_clk_mng/n35_s2/F</td>
</tr>
<tr>
<td>0.234</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C31[1][A]</td>
<td style=" font-weight:bold;">inst_clk_mng/clk_reg_200hz_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_in_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>19</td>
<td>IOT27[A]</td>
<td>clk_in_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C31[1][A]</td>
<td>inst_clk_mng/clk_reg_200hz_s1/CLK</td>
</tr>
<tr>
<td>2.938</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>inst_clk_mng/clk_reg_200hz_s1</td>
</tr>
<tr>
<td>2.949</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R21C31[1][A]</td>
<td>inst_clk_mng/clk_reg_200hz_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.903</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 98.957%; route: 0.000, 0.000%; tC2Q: 0.002, 1.043%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.705</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.234</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.940</td>
</tr>
<tr>
<td class="label">From</td>
<td>inst_clk_mng/n97_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>inst_clk_mng/clk_reg_1hz_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_out_1hz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_out_200hz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_out_1hz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>17</td>
<td>R21C36[0][A]</td>
<td>inst_clk_mng/clk_reg_1hz_s1/Q</td>
</tr>
<tr>
<td>0.002</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C36[0][A]</td>
<td style=" font-weight:bold;">inst_clk_mng/n97_s2/I0</td>
</tr>
<tr>
<td>0.234</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R21C36[0][A]</td>
<td style=" background: #97FFFF;">inst_clk_mng/n97_s2/F</td>
</tr>
<tr>
<td>0.234</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C36[0][A]</td>
<td style=" font-weight:bold;">inst_clk_mng/clk_reg_1hz_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_out_200hz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>10</td>
<td>R21C31[1][A]</td>
<td>inst_clk_mng/clk_reg_200hz_s1/Q</td>
</tr>
<tr>
<td>1.894</td>
<td>1.894</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C36[0][A]</td>
<td>inst_clk_mng/clk_reg_1hz_s1/CLK</td>
</tr>
<tr>
<td>1.929</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>inst_clk_mng/clk_reg_1hz_s1</td>
</tr>
<tr>
<td>1.940</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R21C36[0][A]</td>
<td>inst_clk_mng/clk_reg_1hz_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.894</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 98.957%; route: 0.000, 0.000%; tC2Q: 0.002, 1.043%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.894, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.357</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.932</td>
</tr>
<tr>
<td class="label">From</td>
<td>digit1_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>digit1_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_out_1hz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_out_1hz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_out_1hz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>17</td>
<td>R21C36[0][A]</td>
<td>inst_clk_mng/clk_reg_1hz_s1/Q</td>
</tr>
<tr>
<td>1.921</td>
<td>1.921</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C22[1][A]</td>
<td>digit1_3_s0/CLK</td>
</tr>
<tr>
<td>2.123</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R21C22[1][A]</td>
<td style=" font-weight:bold;">digit1_3_s0/Q</td>
</tr>
<tr>
<td>2.125</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C22[1][A]</td>
<td>n46_s2/I3</td>
</tr>
<tr>
<td>2.357</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R21C22[1][A]</td>
<td style=" background: #97FFFF;">n46_s2/F</td>
</tr>
<tr>
<td>2.357</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C22[1][A]</td>
<td style=" font-weight:bold;">digit1_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_out_1hz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>17</td>
<td>R21C36[0][A]</td>
<td>inst_clk_mng/clk_reg_1hz_s1/Q</td>
</tr>
<tr>
<td>1.921</td>
<td>1.921</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C22[1][A]</td>
<td>digit1_3_s0/CLK</td>
</tr>
<tr>
<td>1.932</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R21C22[1][A]</td>
<td>digit1_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.921, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.921, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.340</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.914</td>
</tr>
<tr>
<td class="label">From</td>
<td>inst_clk_mng/clk_cnt_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>inst_clk_mng/clk_cnt_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_in:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_in:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_in_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>19</td>
<td>IOT27[A]</td>
<td>clk_in_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C28[0][A]</td>
<td>inst_clk_mng/clk_cnt_0_s0/CLK</td>
</tr>
<tr>
<td>3.105</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R21C28[0][A]</td>
<td style=" font-weight:bold;">inst_clk_mng/clk_cnt_0_s0/Q</td>
</tr>
<tr>
<td>3.108</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C28[0][A]</td>
<td>inst_clk_mng/n53_s4/I0</td>
</tr>
<tr>
<td>3.340</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R21C28[0][A]</td>
<td style=" background: #97FFFF;">inst_clk_mng/n53_s4/F</td>
</tr>
<tr>
<td>3.340</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C28[0][A]</td>
<td style=" font-weight:bold;">inst_clk_mng/clk_cnt_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_in_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>19</td>
<td>IOT27[A]</td>
<td>clk_in_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C28[0][A]</td>
<td>inst_clk_mng/clk_cnt_0_s0/CLK</td>
</tr>
<tr>
<td>2.914</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R21C28[0][A]</td>
<td>inst_clk_mng/clk_cnt_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.340</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.914</td>
</tr>
<tr>
<td class="label">From</td>
<td>inst_clk_mng/clk_cnt_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>inst_clk_mng/clk_cnt_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_in:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_in:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_in_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>19</td>
<td>IOT27[A]</td>
<td>clk_in_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C32[0][A]</td>
<td>inst_clk_mng/clk_cnt_8_s0/CLK</td>
</tr>
<tr>
<td>3.105</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R20C32[0][A]</td>
<td style=" font-weight:bold;">inst_clk_mng/clk_cnt_8_s0/Q</td>
</tr>
<tr>
<td>3.108</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C32[0][A]</td>
<td>inst_clk_mng/n45_s2/I2</td>
</tr>
<tr>
<td>3.340</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R20C32[0][A]</td>
<td style=" background: #97FFFF;">inst_clk_mng/n45_s2/F</td>
</tr>
<tr>
<td>3.340</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C32[0][A]</td>
<td style=" font-weight:bold;">inst_clk_mng/clk_cnt_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_in_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>19</td>
<td>IOT27[A]</td>
<td>clk_in_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C32[0][A]</td>
<td>inst_clk_mng/clk_cnt_8_s0/CLK</td>
</tr>
<tr>
<td>2.914</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R20C32[0][A]</td>
<td>inst_clk_mng/clk_cnt_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.340</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.914</td>
</tr>
<tr>
<td class="label">From</td>
<td>inst_clk_mng/clk_cnt_15_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>inst_clk_mng/clk_cnt_15_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_in:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_in:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_in_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>19</td>
<td>IOT27[A]</td>
<td>clk_in_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C31[0][A]</td>
<td>inst_clk_mng/clk_cnt_15_s0/CLK</td>
</tr>
<tr>
<td>3.105</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R21C31[0][A]</td>
<td style=" font-weight:bold;">inst_clk_mng/clk_cnt_15_s0/Q</td>
</tr>
<tr>
<td>3.108</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C31[0][A]</td>
<td>inst_clk_mng/n38_s2/I3</td>
</tr>
<tr>
<td>3.340</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R21C31[0][A]</td>
<td style=" background: #97FFFF;">inst_clk_mng/n38_s2/F</td>
</tr>
<tr>
<td>3.340</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C31[0][A]</td>
<td style=" font-weight:bold;">inst_clk_mng/clk_cnt_15_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_in_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>19</td>
<td>IOT27[A]</td>
<td>clk_in_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C31[0][A]</td>
<td>inst_clk_mng/clk_cnt_15_s0/CLK</td>
</tr>
<tr>
<td>2.914</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R21C31[0][A]</td>
<td>inst_clk_mng/clk_cnt_15_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.330</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.905</td>
</tr>
<tr>
<td class="label">From</td>
<td>inst_clk_mng/clk_cnt_200hz_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>inst_clk_mng/clk_cnt_200hz_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_out_200hz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_out_200hz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_out_200hz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>10</td>
<td>R21C31[1][A]</td>
<td>inst_clk_mng/clk_reg_200hz_s1/Q</td>
</tr>
<tr>
<td>1.894</td>
<td>1.894</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C36[1][A]</td>
<td>inst_clk_mng/clk_cnt_200hz_4_s0/CLK</td>
</tr>
<tr>
<td>2.096</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R21C36[1][A]</td>
<td style=" font-weight:bold;">inst_clk_mng/clk_cnt_200hz_4_s0/Q</td>
</tr>
<tr>
<td>2.098</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C36[1][A]</td>
<td>inst_clk_mng/n92_s2/I3</td>
</tr>
<tr>
<td>2.330</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R21C36[1][A]</td>
<td style=" background: #97FFFF;">inst_clk_mng/n92_s2/F</td>
</tr>
<tr>
<td>2.330</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C36[1][A]</td>
<td style=" font-weight:bold;">inst_clk_mng/clk_cnt_200hz_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_out_200hz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>10</td>
<td>R21C31[1][A]</td>
<td>inst_clk_mng/clk_reg_200hz_s1/Q</td>
</tr>
<tr>
<td>1.894</td>
<td>1.894</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C36[1][A]</td>
<td>inst_clk_mng/clk_cnt_200hz_4_s0/CLK</td>
</tr>
<tr>
<td>1.905</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R21C36[1][A]</td>
<td>inst_clk_mng/clk_cnt_200hz_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.894, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.894, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.330</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.905</td>
</tr>
<tr>
<td class="label">From</td>
<td>inst_clk_mng/clk_cnt_200hz_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>inst_clk_mng/clk_cnt_200hz_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_out_200hz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_out_200hz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_out_200hz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>10</td>
<td>R21C31[1][A]</td>
<td>inst_clk_mng/clk_reg_200hz_s1/Q</td>
</tr>
<tr>
<td>1.894</td>
<td>1.894</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C35[0][A]</td>
<td>inst_clk_mng/clk_cnt_200hz_7_s0/CLK</td>
</tr>
<tr>
<td>2.096</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R21C35[0][A]</td>
<td style=" font-weight:bold;">inst_clk_mng/clk_cnt_200hz_7_s0/Q</td>
</tr>
<tr>
<td>2.098</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C35[0][A]</td>
<td>inst_clk_mng/n89_s2/I3</td>
</tr>
<tr>
<td>2.330</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R21C35[0][A]</td>
<td style=" background: #97FFFF;">inst_clk_mng/n89_s2/F</td>
</tr>
<tr>
<td>2.330</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C35[0][A]</td>
<td style=" font-weight:bold;">inst_clk_mng/clk_cnt_200hz_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_out_200hz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>10</td>
<td>R21C31[1][A]</td>
<td>inst_clk_mng/clk_reg_200hz_s1/Q</td>
</tr>
<tr>
<td>1.894</td>
<td>1.894</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C35[0][A]</td>
<td>inst_clk_mng/clk_cnt_200hz_7_s0/CLK</td>
</tr>
<tr>
<td>1.905</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R21C35[0][A]</td>
<td>inst_clk_mng/clk_cnt_200hz_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.894, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.894, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.427</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.359</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.932</td>
</tr>
<tr>
<td class="label">From</td>
<td>digit0_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>digit0_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_out_1hz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_out_1hz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_out_1hz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>17</td>
<td>R21C36[0][A]</td>
<td>inst_clk_mng/clk_reg_1hz_s1/Q</td>
</tr>
<tr>
<td>1.921</td>
<td>1.921</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C22[0][A]</td>
<td>digit0_3_s0/CLK</td>
</tr>
<tr>
<td>2.123</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R21C22[0][A]</td>
<td style=" font-weight:bold;">digit0_3_s0/Q</td>
</tr>
<tr>
<td>2.127</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C22[0][A]</td>
<td>n63_s2/I3</td>
</tr>
<tr>
<td>2.359</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R21C22[0][A]</td>
<td style=" background: #97FFFF;">n63_s2/F</td>
</tr>
<tr>
<td>2.359</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C22[0][A]</td>
<td style=" font-weight:bold;">digit0_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_out_1hz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>17</td>
<td>R21C36[0][A]</td>
<td>inst_clk_mng/clk_reg_1hz_s1/Q</td>
</tr>
<tr>
<td>1.921</td>
<td>1.921</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C22[0][A]</td>
<td>digit0_3_s0/CLK</td>
</tr>
<tr>
<td>1.932</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R21C22[0][A]</td>
<td>digit0_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.921, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.008%; route: 0.004, 0.838%; tC2Q: 0.202, 46.154%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.921, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.427</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.359</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.932</td>
</tr>
<tr>
<td class="label">From</td>
<td>digit3_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>digit3_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_out_1hz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_out_1hz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_out_1hz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>17</td>
<td>R21C36[0][A]</td>
<td>inst_clk_mng/clk_reg_1hz_s1/Q</td>
</tr>
<tr>
<td>1.921</td>
<td>1.921</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C20[1][A]</td>
<td>digit3_1_s0/CLK</td>
</tr>
<tr>
<td>2.123</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R21C20[1][A]</td>
<td style=" font-weight:bold;">digit3_1_s0/Q</td>
</tr>
<tr>
<td>2.127</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C20[1][A]</td>
<td>n26_s2/I2</td>
</tr>
<tr>
<td>2.359</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R21C20[1][A]</td>
<td style=" background: #97FFFF;">n26_s2/F</td>
</tr>
<tr>
<td>2.359</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C20[1][A]</td>
<td style=" font-weight:bold;">digit3_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_out_1hz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>17</td>
<td>R21C36[0][A]</td>
<td>inst_clk_mng/clk_reg_1hz_s1/Q</td>
</tr>
<tr>
<td>1.921</td>
<td>1.921</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C20[1][A]</td>
<td>digit3_1_s0/CLK</td>
</tr>
<tr>
<td>1.932</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R21C20[1][A]</td>
<td>digit3_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.921, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.008%; route: 0.004, 0.838%; tC2Q: 0.202, 46.154%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.921, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.427</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.359</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.932</td>
</tr>
<tr>
<td class="label">From</td>
<td>digit2_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>digit2_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_out_1hz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_out_1hz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_out_1hz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>17</td>
<td>R21C36[0][A]</td>
<td>inst_clk_mng/clk_reg_1hz_s1/Q</td>
</tr>
<tr>
<td>1.921</td>
<td>1.921</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C20[0][A]</td>
<td>digit2_2_s0/CLK</td>
</tr>
<tr>
<td>2.123</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R20C20[0][A]</td>
<td style=" font-weight:bold;">digit2_2_s0/Q</td>
</tr>
<tr>
<td>2.127</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C20[0][A]</td>
<td>n34_s2/I2</td>
</tr>
<tr>
<td>2.359</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R20C20[0][A]</td>
<td style=" background: #97FFFF;">n34_s2/F</td>
</tr>
<tr>
<td>2.359</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C20[0][A]</td>
<td style=" font-weight:bold;">digit2_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_out_1hz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>17</td>
<td>R21C36[0][A]</td>
<td>inst_clk_mng/clk_reg_1hz_s1/Q</td>
</tr>
<tr>
<td>1.921</td>
<td>1.921</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C20[0][A]</td>
<td>digit2_2_s0/CLK</td>
</tr>
<tr>
<td>1.932</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R20C20[0][A]</td>
<td>digit2_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.921, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.008%; route: 0.004, 0.838%; tC2Q: 0.202, 46.154%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.921, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.427</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.359</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.932</td>
</tr>
<tr>
<td class="label">From</td>
<td>digit1_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>digit1_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_out_1hz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_out_1hz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_out_1hz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>17</td>
<td>R21C36[0][A]</td>
<td>inst_clk_mng/clk_reg_1hz_s1/Q</td>
</tr>
<tr>
<td>1.921</td>
<td>1.921</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C21[1][A]</td>
<td>digit1_1_s0/CLK</td>
</tr>
<tr>
<td>2.123</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R21C21[1][A]</td>
<td style=" font-weight:bold;">digit1_1_s0/Q</td>
</tr>
<tr>
<td>2.127</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C21[1][A]</td>
<td>n48_s2/I2</td>
</tr>
<tr>
<td>2.359</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R21C21[1][A]</td>
<td style=" background: #97FFFF;">n48_s2/F</td>
</tr>
<tr>
<td>2.359</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C21[1][A]</td>
<td style=" font-weight:bold;">digit1_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_out_1hz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>17</td>
<td>R21C36[0][A]</td>
<td>inst_clk_mng/clk_reg_1hz_s1/Q</td>
</tr>
<tr>
<td>1.921</td>
<td>1.921</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C21[1][A]</td>
<td>digit1_1_s0/CLK</td>
</tr>
<tr>
<td>1.932</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R21C21[1][A]</td>
<td>digit1_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.921, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.008%; route: 0.004, 0.838%; tC2Q: 0.202, 46.154%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.921, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.427</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.359</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.932</td>
</tr>
<tr>
<td class="label">From</td>
<td>digit0_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>digit0_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_out_1hz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_out_1hz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_out_1hz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>17</td>
<td>R21C36[0][A]</td>
<td>inst_clk_mng/clk_reg_1hz_s1/Q</td>
</tr>
<tr>
<td>1.921</td>
<td>1.921</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C24[0][A]</td>
<td>digit0_0_s0/CLK</td>
</tr>
<tr>
<td>2.123</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R21C24[0][A]</td>
<td style=" font-weight:bold;">digit0_0_s0/Q</td>
</tr>
<tr>
<td>2.127</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C24[0][A]</td>
<td>n66_s4/I0</td>
</tr>
<tr>
<td>2.359</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R21C24[0][A]</td>
<td style=" background: #97FFFF;">n66_s4/F</td>
</tr>
<tr>
<td>2.359</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C24[0][A]</td>
<td style=" font-weight:bold;">digit0_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_out_1hz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>17</td>
<td>R21C36[0][A]</td>
<td>inst_clk_mng/clk_reg_1hz_s1/Q</td>
</tr>
<tr>
<td>1.921</td>
<td>1.921</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C24[0][A]</td>
<td>digit0_0_s0/CLK</td>
</tr>
<tr>
<td>1.932</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R21C24[0][A]</td>
<td>digit0_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.921, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.008%; route: 0.004, 0.838%; tC2Q: 0.202, 46.154%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.921, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.427</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.359</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.932</td>
</tr>
<tr>
<td class="label">From</td>
<td>digit0_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>digit0_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_out_1hz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_out_1hz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_out_1hz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>17</td>
<td>R21C36[0][A]</td>
<td>inst_clk_mng/clk_reg_1hz_s1/Q</td>
</tr>
<tr>
<td>1.921</td>
<td>1.921</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C21[0][A]</td>
<td>digit0_1_s0/CLK</td>
</tr>
<tr>
<td>2.123</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R21C21[0][A]</td>
<td style=" font-weight:bold;">digit0_1_s0/Q</td>
</tr>
<tr>
<td>2.127</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C21[0][A]</td>
<td>n65_s2/I2</td>
</tr>
<tr>
<td>2.359</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R21C21[0][A]</td>
<td style=" background: #97FFFF;">n65_s2/F</td>
</tr>
<tr>
<td>2.359</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C21[0][A]</td>
<td style=" font-weight:bold;">digit0_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_out_1hz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>17</td>
<td>R21C36[0][A]</td>
<td>inst_clk_mng/clk_reg_1hz_s1/Q</td>
</tr>
<tr>
<td>1.921</td>
<td>1.921</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C21[0][A]</td>
<td>digit0_1_s0/CLK</td>
</tr>
<tr>
<td>1.932</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R21C21[0][A]</td>
<td>digit0_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.921, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.008%; route: 0.004, 0.838%; tC2Q: 0.202, 46.154%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.921, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.427</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.341</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.914</td>
</tr>
<tr>
<td class="label">From</td>
<td>inst_clk_mng/clk_cnt_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>inst_clk_mng/clk_cnt_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_in:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_in:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_in_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>19</td>
<td>IOT27[A]</td>
<td>clk_in_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C27[1][A]</td>
<td>inst_clk_mng/clk_cnt_6_s0/CLK</td>
</tr>
<tr>
<td>3.105</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R21C27[1][A]</td>
<td style=" font-weight:bold;">inst_clk_mng/clk_cnt_6_s0/Q</td>
</tr>
<tr>
<td>3.109</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C27[1][A]</td>
<td>inst_clk_mng/n47_s2/I3</td>
</tr>
<tr>
<td>3.341</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R21C27[1][A]</td>
<td style=" background: #97FFFF;">inst_clk_mng/n47_s2/F</td>
</tr>
<tr>
<td>3.341</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C27[1][A]</td>
<td style=" font-weight:bold;">inst_clk_mng/clk_cnt_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_in_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>19</td>
<td>IOT27[A]</td>
<td>clk_in_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C27[1][A]</td>
<td>inst_clk_mng/clk_cnt_6_s0/CLK</td>
</tr>
<tr>
<td>2.914</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R21C27[1][A]</td>
<td>inst_clk_mng/clk_cnt_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.008%; route: 0.004, 0.838%; tC2Q: 0.202, 46.154%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.427</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.341</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.914</td>
</tr>
<tr>
<td class="label">From</td>
<td>inst_clk_mng/clk_cnt_10_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>inst_clk_mng/clk_cnt_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_in:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_in:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_in_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>19</td>
<td>IOT27[A]</td>
<td>clk_in_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C31[1][A]</td>
<td>inst_clk_mng/clk_cnt_10_s0/CLK</td>
</tr>
<tr>
<td>3.105</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R20C31[1][A]</td>
<td style=" font-weight:bold;">inst_clk_mng/clk_cnt_10_s0/Q</td>
</tr>
<tr>
<td>3.109</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C31[1][A]</td>
<td>inst_clk_mng/n43_s2/I2</td>
</tr>
<tr>
<td>3.341</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R20C31[1][A]</td>
<td style=" background: #97FFFF;">inst_clk_mng/n43_s2/F</td>
</tr>
<tr>
<td>3.341</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C31[1][A]</td>
<td style=" font-weight:bold;">inst_clk_mng/clk_cnt_10_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_in_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>19</td>
<td>IOT27[A]</td>
<td>clk_in_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C31[1][A]</td>
<td>inst_clk_mng/clk_cnt_10_s0/CLK</td>
</tr>
<tr>
<td>2.914</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R20C31[1][A]</td>
<td>inst_clk_mng/clk_cnt_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.008%; route: 0.004, 0.838%; tC2Q: 0.202, 46.154%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.427</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.331</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.905</td>
</tr>
<tr>
<td class="label">From</td>
<td>inst_clk_mng/clk_cnt_200hz_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>inst_clk_mng/clk_cnt_200hz_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_out_200hz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_out_200hz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_out_200hz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>10</td>
<td>R21C31[1][A]</td>
<td>inst_clk_mng/clk_reg_200hz_s1/Q</td>
</tr>
<tr>
<td>1.894</td>
<td>1.894</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C35[1][A]</td>
<td>inst_clk_mng/clk_cnt_200hz_5_s0/CLK</td>
</tr>
<tr>
<td>2.096</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R21C35[1][A]</td>
<td style=" font-weight:bold;">inst_clk_mng/clk_cnt_200hz_5_s0/Q</td>
</tr>
<tr>
<td>2.099</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C35[1][A]</td>
<td>inst_clk_mng/n91_s2/I1</td>
</tr>
<tr>
<td>2.331</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R21C35[1][A]</td>
<td style=" background: #97FFFF;">inst_clk_mng/n91_s2/F</td>
</tr>
<tr>
<td>2.331</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C35[1][A]</td>
<td style=" font-weight:bold;">inst_clk_mng/clk_cnt_200hz_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_out_200hz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>10</td>
<td>R21C31[1][A]</td>
<td>inst_clk_mng/clk_reg_200hz_s1/Q</td>
</tr>
<tr>
<td>1.894</td>
<td>1.894</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C35[1][A]</td>
<td>inst_clk_mng/clk_cnt_200hz_5_s0/CLK</td>
</tr>
<tr>
<td>1.905</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R21C35[1][A]</td>
<td>inst_clk_mng/clk_cnt_200hz_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.894, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.008%; route: 0.004, 0.838%; tC2Q: 0.202, 46.154%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.894, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.428</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.332</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.905</td>
</tr>
<tr>
<td class="label">From</td>
<td>digit_cnt_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>digit_cnt_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_out_200hz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_out_200hz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_out_200hz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>10</td>
<td>R21C31[1][A]</td>
<td>inst_clk_mng/clk_reg_200hz_s1/Q</td>
</tr>
<tr>
<td>1.894</td>
<td>1.894</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C33[0][A]</td>
<td>digit_cnt_0_s0/CLK</td>
</tr>
<tr>
<td>2.096</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>16</td>
<td>R21C33[0][A]</td>
<td style=" font-weight:bold;">digit_cnt_0_s0/Q</td>
</tr>
<tr>
<td>2.100</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C33[0][A]</td>
<td>inst_clk_mng/n96_s4/I0</td>
</tr>
<tr>
<td>2.332</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R21C33[0][A]</td>
<td style=" background: #97FFFF;">inst_clk_mng/n96_s4/F</td>
</tr>
<tr>
<td>2.332</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C33[0][A]</td>
<td style=" font-weight:bold;">digit_cnt_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_out_200hz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>10</td>
<td>R21C31[1][A]</td>
<td>inst_clk_mng/clk_reg_200hz_s1/Q</td>
</tr>
<tr>
<td>1.894</td>
<td>1.894</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C33[0][A]</td>
<td>digit_cnt_0_s0/CLK</td>
</tr>
<tr>
<td>1.905</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R21C33[0][A]</td>
<td>digit_cnt_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.894, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 52.861%; route: 0.005, 1.114%; tC2Q: 0.202, 46.025%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.894, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.483</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.415</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.932</td>
</tr>
<tr>
<td class="label">From</td>
<td>digit3_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>digit3_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_out_1hz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_out_1hz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_out_1hz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>17</td>
<td>R21C36[0][A]</td>
<td>inst_clk_mng/clk_reg_1hz_s1/Q</td>
</tr>
<tr>
<td>1.921</td>
<td>1.921</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C20[2][A]</td>
<td>digit3_3_s0/CLK</td>
</tr>
<tr>
<td>2.123</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R21C20[2][A]</td>
<td style=" font-weight:bold;">digit3_3_s0/Q</td>
</tr>
<tr>
<td>2.125</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C20[2][A]</td>
<td>n24_s2/I3</td>
</tr>
<tr>
<td>2.415</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R21C20[2][A]</td>
<td style=" background: #97FFFF;">n24_s2/F</td>
</tr>
<tr>
<td>2.415</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C20[2][A]</td>
<td style=" font-weight:bold;">digit3_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_out_1hz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>17</td>
<td>R21C36[0][A]</td>
<td>inst_clk_mng/clk_reg_1hz_s1/Q</td>
</tr>
<tr>
<td>1.921</td>
<td>1.921</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C20[2][A]</td>
<td>digit3_3_s0/CLK</td>
</tr>
<tr>
<td>1.932</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R21C20[2][A]</td>
<td>digit3_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.921, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.290, 58.652%; route: 0.002, 0.494%; tC2Q: 0.202, 40.854%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.921, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.483</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.398</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.914</td>
</tr>
<tr>
<td class="label">From</td>
<td>inst_clk_mng/clk_cnt_17_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>inst_clk_mng/clk_cnt_17_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_in:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_in:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_in_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>19</td>
<td>IOT27[A]</td>
<td>clk_in_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C27[2][A]</td>
<td>inst_clk_mng/clk_cnt_17_s0/CLK</td>
</tr>
<tr>
<td>3.105</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R20C27[2][A]</td>
<td style=" font-weight:bold;">inst_clk_mng/clk_cnt_17_s0/Q</td>
</tr>
<tr>
<td>3.108</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C27[2][A]</td>
<td>inst_clk_mng/n36_s2/I2</td>
</tr>
<tr>
<td>3.398</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R20C27[2][A]</td>
<td style=" background: #97FFFF;">inst_clk_mng/n36_s2/F</td>
</tr>
<tr>
<td>3.398</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C27[2][A]</td>
<td style=" font-weight:bold;">inst_clk_mng/clk_cnt_17_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_in_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>19</td>
<td>IOT27[A]</td>
<td>clk_in_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C27[2][A]</td>
<td>inst_clk_mng/clk_cnt_17_s0/CLK</td>
</tr>
<tr>
<td>2.914</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R20C27[2][A]</td>
<td>inst_clk_mng/clk_cnt_17_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.290, 58.652%; route: 0.002, 0.494%; tC2Q: 0.202, 40.854%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.485</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.417</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.932</td>
</tr>
<tr>
<td class="label">From</td>
<td>digit2_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>digit2_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_out_1hz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_out_1hz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_out_1hz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>17</td>
<td>R21C36[0][A]</td>
<td>inst_clk_mng/clk_reg_1hz_s1/Q</td>
</tr>
<tr>
<td>1.921</td>
<td>1.921</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C21[2][A]</td>
<td>digit2_1_s0/CLK</td>
</tr>
<tr>
<td>2.123</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R20C21[2][A]</td>
<td style=" font-weight:bold;">digit2_1_s0/Q</td>
</tr>
<tr>
<td>2.127</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C21[2][A]</td>
<td>n35_s2/I2</td>
</tr>
<tr>
<td>2.417</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R20C21[2][A]</td>
<td style=" background: #97FFFF;">n35_s2/F</td>
</tr>
<tr>
<td>2.417</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C21[2][A]</td>
<td style=" font-weight:bold;">digit2_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_out_1hz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>17</td>
<td>R21C36[0][A]</td>
<td>inst_clk_mng/clk_reg_1hz_s1/Q</td>
</tr>
<tr>
<td>1.921</td>
<td>1.921</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C21[2][A]</td>
<td>digit2_1_s0/CLK</td>
</tr>
<tr>
<td>1.932</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R20C21[2][A]</td>
<td>digit2_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.921, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.290, 58.507%; route: 0.004, 0.740%; tC2Q: 0.202, 40.753%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.921, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.485</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.399</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.914</td>
</tr>
<tr>
<td class="label">From</td>
<td>inst_clk_mng/clk_cnt_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>inst_clk_mng/clk_cnt_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_in:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_in:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_in_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>19</td>
<td>IOT27[A]</td>
<td>clk_in_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C28[2][A]</td>
<td>inst_clk_mng/clk_cnt_2_s0/CLK</td>
</tr>
<tr>
<td>3.105</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R21C28[2][A]</td>
<td style=" font-weight:bold;">inst_clk_mng/clk_cnt_2_s0/Q</td>
</tr>
<tr>
<td>3.109</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C28[2][A]</td>
<td>inst_clk_mng/n51_s2/I2</td>
</tr>
<tr>
<td>3.399</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R21C28[2][A]</td>
<td style=" background: #97FFFF;">inst_clk_mng/n51_s2/F</td>
</tr>
<tr>
<td>3.399</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C28[2][A]</td>
<td style=" font-weight:bold;">inst_clk_mng/clk_cnt_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_in_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>19</td>
<td>IOT27[A]</td>
<td>clk_in_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C28[2][A]</td>
<td>inst_clk_mng/clk_cnt_2_s0/CLK</td>
</tr>
<tr>
<td>2.914</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R21C28[2][A]</td>
<td>inst_clk_mng/clk_cnt_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.290, 58.507%; route: 0.004, 0.740%; tC2Q: 0.202, 40.753%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.537</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.452</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.914</td>
</tr>
<tr>
<td class="label">From</td>
<td>inst_clk_mng/clk_cnt_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>inst_clk_mng/clk_cnt_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_in:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_in:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_in_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>19</td>
<td>IOT27[A]</td>
<td>clk_in_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C28[2][B]</td>
<td>inst_clk_mng/clk_cnt_1_s0/CLK</td>
</tr>
<tr>
<td>3.105</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R21C28[2][B]</td>
<td style=" font-weight:bold;">inst_clk_mng/clk_cnt_1_s0/Q</td>
</tr>
<tr>
<td>3.108</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C28[2][B]</td>
<td>inst_clk_mng/n52_s2/I1</td>
</tr>
<tr>
<td>3.452</td>
<td>0.344</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R21C28[2][B]</td>
<td style=" background: #97FFFF;">inst_clk_mng/n52_s2/F</td>
</tr>
<tr>
<td>3.452</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C28[2][B]</td>
<td style=" font-weight:bold;">inst_clk_mng/clk_cnt_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_in_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>19</td>
<td>IOT27[A]</td>
<td>clk_in_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C28[2][B]</td>
<td>inst_clk_mng/clk_cnt_1_s0/CLK</td>
</tr>
<tr>
<td>2.914</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R21C28[2][B]</td>
<td>inst_clk_mng/clk_cnt_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.344, 62.723%; route: 0.002, 0.446%; tC2Q: 0.202, 36.831%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.537</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.452</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.914</td>
</tr>
<tr>
<td class="label">From</td>
<td>inst_clk_mng/clk_cnt_14_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>inst_clk_mng/clk_cnt_14_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_in:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_in:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_in_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>19</td>
<td>IOT27[A]</td>
<td>clk_in_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C31[2][B]</td>
<td>inst_clk_mng/clk_cnt_14_s0/CLK</td>
</tr>
<tr>
<td>3.105</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R21C31[2][B]</td>
<td style=" font-weight:bold;">inst_clk_mng/clk_cnt_14_s0/Q</td>
</tr>
<tr>
<td>3.108</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C31[2][B]</td>
<td>inst_clk_mng/n39_s2/I2</td>
</tr>
<tr>
<td>3.452</td>
<td>0.344</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R21C31[2][B]</td>
<td style=" background: #97FFFF;">inst_clk_mng/n39_s2/F</td>
</tr>
<tr>
<td>3.452</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C31[2][B]</td>
<td style=" font-weight:bold;">inst_clk_mng/clk_cnt_14_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_in_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>19</td>
<td>IOT27[A]</td>
<td>clk_in_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C31[2][B]</td>
<td>inst_clk_mng/clk_cnt_14_s0/CLK</td>
</tr>
<tr>
<td>2.914</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R21C31[2][B]</td>
<td>inst_clk_mng/clk_cnt_14_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.344, 62.723%; route: 0.002, 0.446%; tC2Q: 0.202, 36.831%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.546</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.477</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.932</td>
</tr>
<tr>
<td class="label">From</td>
<td>digit2_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>digit2_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_out_1hz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_out_1hz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_out_1hz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>17</td>
<td>R21C36[0][A]</td>
<td>inst_clk_mng/clk_reg_1hz_s1/Q</td>
</tr>
<tr>
<td>1.921</td>
<td>1.921</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C22[2][A]</td>
<td>digit2_0_s1/CLK</td>
</tr>
<tr>
<td>2.122</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R21C22[2][A]</td>
<td style=" font-weight:bold;">digit2_0_s1/Q</td>
</tr>
<tr>
<td>2.245</td>
<td>0.124</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C22[2][A]</td>
<td>n36_s5/I2</td>
</tr>
<tr>
<td>2.477</td>
<td>0.232</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C22[2][A]</td>
<td style=" background: #97FFFF;">n36_s5/F</td>
</tr>
<tr>
<td>2.477</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C22[2][A]</td>
<td style=" font-weight:bold;">digit2_0_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_out_1hz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>17</td>
<td>R21C36[0][A]</td>
<td>inst_clk_mng/clk_reg_1hz_s1/Q</td>
</tr>
<tr>
<td>1.921</td>
<td>1.921</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C22[2][A]</td>
<td>digit2_0_s1/CLK</td>
</tr>
<tr>
<td>1.932</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R21C22[2][A]</td>
<td>digit2_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.921, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 41.687%; route: 0.124, 22.197%; tC2Q: 0.201, 36.117%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.921, 100.000%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>No recovery paths to report!</h4>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>No removal paths to report!</h4>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.315</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.315</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_in</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>inst_clk_mng/clk_cnt_17_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_in_ibuf/I</td>
</tr>
<tr>
<td>7.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>clk_in_ibuf/O</td>
</tr>
<tr>
<td>9.588</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>inst_clk_mng/clk_cnt_17_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_in_ibuf/I</td>
</tr>
<tr>
<td>11.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>clk_in_ibuf/O</td>
</tr>
<tr>
<td>12.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>inst_clk_mng/clk_cnt_17_s0/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.315</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.315</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_in</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>inst_clk_mng/clk_cnt_15_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_in_ibuf/I</td>
</tr>
<tr>
<td>7.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>clk_in_ibuf/O</td>
</tr>
<tr>
<td>9.588</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>inst_clk_mng/clk_cnt_15_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_in_ibuf/I</td>
</tr>
<tr>
<td>11.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>clk_in_ibuf/O</td>
</tr>
<tr>
<td>12.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>inst_clk_mng/clk_cnt_15_s0/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.315</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.315</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_in</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>inst_clk_mng/clk_cnt_11_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_in_ibuf/I</td>
</tr>
<tr>
<td>7.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>clk_in_ibuf/O</td>
</tr>
<tr>
<td>9.588</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>inst_clk_mng/clk_cnt_11_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_in_ibuf/I</td>
</tr>
<tr>
<td>11.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>clk_in_ibuf/O</td>
</tr>
<tr>
<td>12.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>inst_clk_mng/clk_cnt_11_s0/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.315</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.315</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_in</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>inst_clk_mng/clk_cnt_3_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_in_ibuf/I</td>
</tr>
<tr>
<td>7.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>clk_in_ibuf/O</td>
</tr>
<tr>
<td>9.588</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>inst_clk_mng/clk_cnt_3_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_in_ibuf/I</td>
</tr>
<tr>
<td>11.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>clk_in_ibuf/O</td>
</tr>
<tr>
<td>12.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>inst_clk_mng/clk_cnt_3_s0/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.315</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.315</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_in</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>inst_clk_mng/clk_cnt_4_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_in_ibuf/I</td>
</tr>
<tr>
<td>7.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>clk_in_ibuf/O</td>
</tr>
<tr>
<td>9.588</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>inst_clk_mng/clk_cnt_4_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_in_ibuf/I</td>
</tr>
<tr>
<td>11.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>clk_in_ibuf/O</td>
</tr>
<tr>
<td>12.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>inst_clk_mng/clk_cnt_4_s0/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.315</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.315</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_in</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>inst_clk_mng/clk_cnt_12_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_in_ibuf/I</td>
</tr>
<tr>
<td>7.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>clk_in_ibuf/O</td>
</tr>
<tr>
<td>9.588</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>inst_clk_mng/clk_cnt_12_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_in_ibuf/I</td>
</tr>
<tr>
<td>11.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>clk_in_ibuf/O</td>
</tr>
<tr>
<td>12.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>inst_clk_mng/clk_cnt_12_s0/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.315</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.315</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_in</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>inst_clk_mng/clk_cnt_5_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_in_ibuf/I</td>
</tr>
<tr>
<td>7.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>clk_in_ibuf/O</td>
</tr>
<tr>
<td>9.588</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>inst_clk_mng/clk_cnt_5_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_in_ibuf/I</td>
</tr>
<tr>
<td>11.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>clk_in_ibuf/O</td>
</tr>
<tr>
<td>12.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>inst_clk_mng/clk_cnt_5_s0/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.315</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.315</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_in</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>inst_clk_mng/clk_cnt_6_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_in_ibuf/I</td>
</tr>
<tr>
<td>7.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>clk_in_ibuf/O</td>
</tr>
<tr>
<td>9.588</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>inst_clk_mng/clk_cnt_6_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_in_ibuf/I</td>
</tr>
<tr>
<td>11.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>clk_in_ibuf/O</td>
</tr>
<tr>
<td>12.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>inst_clk_mng/clk_cnt_6_s0/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.315</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.315</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_in</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>inst_clk_mng/clk_cnt_16_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_in_ibuf/I</td>
</tr>
<tr>
<td>7.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>clk_in_ibuf/O</td>
</tr>
<tr>
<td>9.588</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>inst_clk_mng/clk_cnt_16_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_in_ibuf/I</td>
</tr>
<tr>
<td>11.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>clk_in_ibuf/O</td>
</tr>
<tr>
<td>12.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>inst_clk_mng/clk_cnt_16_s0/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.315</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.315</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_in</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>inst_clk_mng/clk_cnt_13_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_in_ibuf/I</td>
</tr>
<tr>
<td>7.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>clk_in_ibuf/O</td>
</tr>
<tr>
<td>9.588</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>inst_clk_mng/clk_cnt_13_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_in_ibuf/I</td>
</tr>
<tr>
<td>11.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>clk_in_ibuf/O</td>
</tr>
<tr>
<td>12.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>inst_clk_mng/clk_cnt_13_s0/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>19</td>
<td>clk_in_d</td>
<td>5.844</td>
<td>2.274</td>
</tr>
<tr>
<td>17</td>
<td>clk_out_1hz</td>
<td>7.363</td>
<td>2.956</td>
</tr>
<tr>
<td>16</td>
<td>digit_cnt[0]</td>
<td>7.345</td>
<td>1.185</td>
</tr>
<tr>
<td>11</td>
<td>inst_clk_mng/n49_8</td>
<td>6.523</td>
<td>0.975</td>
</tr>
<tr>
<td>11</td>
<td>digit_cnt[1]</td>
<td>7.534</td>
<td>1.170</td>
</tr>
<tr>
<td>10</td>
<td>clk_out_200hz</td>
<td>7.345</td>
<td>2.928</td>
</tr>
<tr>
<td>9</td>
<td>n9_5</td>
<td>7.393</td>
<td>0.921</td>
</tr>
<tr>
<td>9</td>
<td>inst_clk_mng/n14_5</td>
<td>5.844</td>
<td>0.947</td>
</tr>
<tr>
<td>8</td>
<td>inst_clk_mng/n14_6</td>
<td>6.515</td>
<td>0.904</td>
</tr>
<tr>
<td>7</td>
<td>inst_clk_mng/n45_9</td>
<td>6.545</td>
<td>0.754</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R2C2</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C3</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C7</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C15</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C31</td>
<td>100.00%</td>
</tr>
<tr>
<td>R3C8</td>
<td>100.00%</td>
</tr>
<tr>
<td>R4C17</td>
<td>100.00%</td>
</tr>
<tr>
<td>R6C36</td>
<td>100.00%</td>
</tr>
<tr>
<td>R12C20</td>
<td>100.00%</td>
</tr>
<tr>
<td>R22C34</td>
<td>100.00%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
</table>
</div><!-- content -->
</body>
</html>
