Analysis & Synthesis report for non_forwarding
Sat Dec 14 11:08:50 2024
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Registers Removed During Synthesis
 10. General Register Statistics
 11. Registers Packed Into Inferred Megafunctions
 12. Multiplexer Restructuring Statistics (Restructuring Performed)
 13. Source assignments for non_forwarding:dut|IF_stage:IF_block|imem:imem_block|altsyncram:mem_rtl_0|altsyncram_pu71:auto_generated
 14. Parameter Settings for User Entity Instance: non_forwarding:dut|IF_stage:IF_block|mux_2to1:mux_pc_sel
 15. Parameter Settings for User Entity Instance: non_forwarding:dut|IF_buf:IF_buf_block
 16. Parameter Settings for User Entity Instance: non_forwarding:dut|IF_buf:IF_buf_block|register_nor:inst_delay
 17. Parameter Settings for User Entity Instance: non_forwarding:dut|IF_buf:IF_buf_block|register_nor:pc_delay
 18. Parameter Settings for User Entity Instance: non_forwarding:dut|ID_stage:ID_stage_block|BRC:BRC_block|mux_2to1:mux_block
 19. Parameter Settings for User Entity Instance: non_forwarding:dut|EX_stage:EX_stage_block|mux_2to1:mux_op_a_sel
 20. Parameter Settings for User Entity Instance: non_forwarding:dut|EX_stage:EX_stage_block|mux_2to1:mux_op_b_sel
 21. Parameter Settings for User Entity Instance: non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|input_bank:input_buff|register_nor:buttons_buf
 22. Parameter Settings for User Entity Instance: non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|input_bank:input_buff|register_nor:swiches_buf
 23. Parameter Settings for User Entity Instance: non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|input_bank:input_buff|register_nor:flag_buf
 24. Parameter Settings for User Entity Instance: non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|input_bank:input_buff|mux_4to1:mux
 25. Parameter Settings for User Entity Instance: non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|out_mux:mux_out_data|mux_4to1:mux_
 26. Parameter Settings for User Entity Instance: non_forwarding:dut|WB_stage:WB_stage_block|mux_4to1:mux_wb_data
 27. Parameter Settings for Inferred Entity Instance: non_forwarding:dut|IF_stage:IF_block|imem:imem_block|altsyncram:mem_rtl_0
 28. altsyncram Parameter Settings by Entity Instance
 29. Port Connectivity Checks: "non_forwarding:dut|hazard_detect:hazard_detect_inst"
 30. Port Connectivity Checks: "non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|input_bank:input_buff|register_nor:flag_buf"
 31. Port Connectivity Checks: "non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|input_bank:input_buff|register_nor:swiches_buf"
 32. Port Connectivity Checks: "non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|input_bank:input_buff|register_nor:buttons_buf"
 33. Port Connectivity Checks: "non_forwarding:dut|EX_stage:EX_stage_block|alu:alu_block|sltu:sltu_unit|adder:subtractor"
 34. Port Connectivity Checks: "non_forwarding:dut|EX_stage:EX_stage_block|alu:alu_block|slt:slt_unit|adder:subtractor_unit"
 35. Port Connectivity Checks: "non_forwarding:dut|EX_stage:EX_stage_block|alu:alu_block|subtractor:sub_unit"
 36. Port Connectivity Checks: "non_forwarding:dut|EX_stage:EX_stage_block|alu:alu_block|adder:add_unit"
 37. Port Connectivity Checks: "non_forwarding:dut|ID_stage:ID_stage_block|controlunit:controlunit"
 38. Port Connectivity Checks: "non_forwarding:dut|ID_stage:ID_stage_block|BRC:BRC_block|cla_32bit:sub_block"
 39. Port Connectivity Checks: "non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[0].register_inst"
 40. Port Connectivity Checks: "non_forwarding:dut"
 41. Elapsed Time Per Partition
 42. Analysis & Synthesis Messages
 43. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                         ;
+------------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Sat Dec 14 11:08:50 2024           ;
; Quartus II 64-Bit Version          ; 13.0.1 Build 232 06/12/2013 SP 1 SJ Web Edition ;
; Revision Name                      ; non_forwarding                                  ;
; Top-level Entity Name              ; wrapper                                         ;
; Family                             ; Cyclone II                                      ;
; Total logic elements               ; 10,205                                          ;
;     Total combinational functions  ; 5,672                                           ;
;     Dedicated logic registers      ; 4,831                                           ;
; Total registers                    ; 4831                                            ;
; Total pins                         ; 106                                             ;
; Total virtual pins                 ; 0                                               ;
; Total memory bits                  ; 65,536                                          ;
; Embedded Multiplier 9-bit elements ; 0                                               ;
; Total PLLs                         ; 0                                               ;
+------------------------------------+-------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP2C35F672C6       ;                    ;
; Top-level entity name                                                      ; wrapper            ; non_forwarding     ;
; Family name                                                                ; Cyclone II         ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; Off                ; Off                ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 8      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                         ;
+--------------------------------------------+-----------------+-------------------------------------------------------+-------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path           ; Used in Netlist ; File Type                                             ; File Name with Absolute Path                                                  ; Library ;
+--------------------------------------------+-----------------+-------------------------------------------------------+-------------------------------------------------------------------------------+---------+
; ../00_src/EX/EX_stage.sv                   ; yes             ; User SystemVerilog HDL File                           ; D:/CTMT/non_forwarding_fpga/00_src/EX/EX_stage.sv                             ;         ;
; ../00_src/MA/MA_stage.sv                   ; yes             ; User SystemVerilog HDL File                           ; D:/CTMT/non_forwarding_fpga/00_src/MA/MA_stage.sv                             ;         ;
; ../00_src/non_forwarding.sv                ; yes             ; User SystemVerilog HDL File                           ; D:/CTMT/non_forwarding_fpga/00_src/non_forwarding.sv                          ;         ;
; ../00_src/hazard_detect.sv                 ; yes             ; User SystemVerilog HDL File                           ; D:/CTMT/non_forwarding_fpga/00_src/hazard_detect.sv                           ;         ;
; ../00_src/WB/WB_stage.sv                   ; yes             ; User SystemVerilog HDL File                           ; D:/CTMT/non_forwarding_fpga/00_src/WB/WB_stage.sv                             ;         ;
; ../00_src/WB/mux_4to1.sv                   ; yes             ; User SystemVerilog HDL File                           ; D:/CTMT/non_forwarding_fpga/00_src/WB/mux_4to1.sv                             ;         ;
; ../00_src/MA/lsu/00_src/output_bank.sv     ; yes             ; User SystemVerilog HDL File                           ; D:/CTMT/non_forwarding_fpga/00_src/MA/lsu/00_src/output_bank.sv               ;         ;
; ../00_src/MA/lsu/00_src/out_mux.sv         ; yes             ; User SystemVerilog HDL File                           ; D:/CTMT/non_forwarding_fpga/00_src/MA/lsu/00_src/out_mux.sv                   ;         ;
; ../00_src/MA/lsu/00_src/LSU.sv             ; yes             ; User SystemVerilog HDL File                           ; D:/CTMT/non_forwarding_fpga/00_src/MA/lsu/00_src/LSU.sv                       ;         ;
; ../00_src/MA/lsu/00_src/input_bank.sv      ; yes             ; User SystemVerilog HDL File                           ; D:/CTMT/non_forwarding_fpga/00_src/MA/lsu/00_src/input_bank.sv                ;         ;
; ../00_src/MA/lsu/00_src/dmem.sv            ; yes             ; User SystemVerilog HDL File                           ; D:/CTMT/non_forwarding_fpga/00_src/MA/lsu/00_src/dmem.sv                      ;         ;
; ../00_src/MA/lsu/00_src/decode_buf.sv      ; yes             ; User SystemVerilog HDL File                           ; D:/CTMT/non_forwarding_fpga/00_src/MA/lsu/00_src/decode_buf.sv                ;         ;
; ../00_src/IF/register_nor.sv               ; yes             ; User SystemVerilog HDL File                           ; D:/CTMT/non_forwarding_fpga/00_src/IF/register_nor.sv                         ;         ;
; ../00_src/IF/pc_reg.sv                     ; yes             ; User SystemVerilog HDL File                           ; D:/CTMT/non_forwarding_fpga/00_src/IF/pc_reg.sv                               ;         ;
; ../00_src/IF/pc_plus4.sv                   ; yes             ; User SystemVerilog HDL File                           ; D:/CTMT/non_forwarding_fpga/00_src/IF/pc_plus4.sv                             ;         ;
; ../00_src/IF/imem.sv                       ; yes             ; User SystemVerilog HDL File                           ; D:/CTMT/non_forwarding_fpga/00_src/IF/imem.sv                                 ;         ;
; ../00_src/IF/IF_stage.sv                   ; yes             ; User SystemVerilog HDL File                           ; D:/CTMT/non_forwarding_fpga/00_src/IF/IF_stage.sv                             ;         ;
; ../00_src/IF/IF_buf.sv                     ; yes             ; User SystemVerilog HDL File                           ; D:/CTMT/non_forwarding_fpga/00_src/IF/IF_buf.sv                               ;         ;
; ../00_src/ID/immGen.sv                     ; yes             ; User SystemVerilog HDL File                           ; D:/CTMT/non_forwarding_fpga/00_src/ID/immGen.sv                               ;         ;
; ../00_src/ID/ID_stage.sv                   ; yes             ; User SystemVerilog HDL File                           ; D:/CTMT/non_forwarding_fpga/00_src/ID/ID_stage.sv                             ;         ;
; ../00_src/ID/ID_buf.sv                     ; yes             ; User SystemVerilog HDL File                           ; D:/CTMT/non_forwarding_fpga/00_src/ID/ID_buf.sv                               ;         ;
; ../00_src/ID/controlunit.sv                ; yes             ; User SystemVerilog HDL File                           ; D:/CTMT/non_forwarding_fpga/00_src/ID/controlunit.sv                          ;         ;
; ../00_src/ID/regfile/register.sv           ; yes             ; User SystemVerilog HDL File                           ; D:/CTMT/non_forwarding_fpga/00_src/ID/regfile/register.sv                     ;         ;
; ../00_src/ID/regfile/regfile.sv            ; yes             ; User SystemVerilog HDL File                           ; D:/CTMT/non_forwarding_fpga/00_src/ID/regfile/regfile.sv                      ;         ;
; ../00_src/ID/regfile/MUX2.sv               ; yes             ; User SystemVerilog HDL File                           ; D:/CTMT/non_forwarding_fpga/00_src/ID/regfile/MUX2.sv                         ;         ;
; ../00_src/ID/regfile/MUX.sv                ; yes             ; User SystemVerilog HDL File                           ; D:/CTMT/non_forwarding_fpga/00_src/ID/regfile/MUX.sv                          ;         ;
; ../00_src/ID/regfile/decoder_5to32.sv      ; yes             ; User SystemVerilog HDL File                           ; D:/CTMT/non_forwarding_fpga/00_src/ID/regfile/decoder_5to32.sv                ;         ;
; ../00_src/ID/BRC/00_src/mux_2to1.sv        ; yes             ; User SystemVerilog HDL File                           ; D:/CTMT/non_forwarding_fpga/00_src/ID/BRC/00_src/mux_2to1.sv                  ;         ;
; ../00_src/ID/BRC/00_src/cla_32bit.sv       ; yes             ; User SystemVerilog HDL File                           ; D:/CTMT/non_forwarding_fpga/00_src/ID/BRC/00_src/cla_32bit.sv                 ;         ;
; ../00_src/ID/BRC/00_src/cla_4bit.sv        ; yes             ; User SystemVerilog HDL File                           ; D:/CTMT/non_forwarding_fpga/00_src/ID/BRC/00_src/cla_4bit.sv                  ;         ;
; ../00_src/ID/BRC/00_src/BRC.sv             ; yes             ; User SystemVerilog HDL File                           ; D:/CTMT/non_forwarding_fpga/00_src/ID/BRC/00_src/BRC.sv                       ;         ;
; ../00_src/EX/alu/xor_32bit.sv              ; yes             ; User SystemVerilog HDL File                           ; D:/CTMT/non_forwarding_fpga/00_src/EX/alu/xor_32bit.sv                        ;         ;
; ../00_src/EX/alu/subtractor.sv             ; yes             ; User SystemVerilog HDL File                           ; D:/CTMT/non_forwarding_fpga/00_src/EX/alu/subtractor.sv                       ;         ;
; ../00_src/EX/alu/sra.sv                    ; yes             ; User SystemVerilog HDL File                           ; D:/CTMT/non_forwarding_fpga/00_src/EX/alu/sra.sv                              ;         ;
; ../00_src/EX/alu/sltu.sv                   ; yes             ; User SystemVerilog HDL File                           ; D:/CTMT/non_forwarding_fpga/00_src/EX/alu/sltu.sv                             ;         ;
; ../00_src/EX/alu/slt.sv                    ; yes             ; User SystemVerilog HDL File                           ; D:/CTMT/non_forwarding_fpga/00_src/EX/alu/slt.sv                              ;         ;
; ../00_src/EX/alu/slr.sv                    ; yes             ; User SystemVerilog HDL File                           ; D:/CTMT/non_forwarding_fpga/00_src/EX/alu/slr.sv                              ;         ;
; ../00_src/EX/alu/sll.sv                    ; yes             ; User SystemVerilog HDL File                           ; D:/CTMT/non_forwarding_fpga/00_src/EX/alu/sll.sv                              ;         ;
; ../00_src/EX/alu/or_32bit.sv               ; yes             ; User SystemVerilog HDL File                           ; D:/CTMT/non_forwarding_fpga/00_src/EX/alu/or_32bit.sv                         ;         ;
; ../00_src/EX/alu/full_adder.sv             ; yes             ; User SystemVerilog HDL File                           ; D:/CTMT/non_forwarding_fpga/00_src/EX/alu/full_adder.sv                       ;         ;
; ../00_src/EX/alu/and_32bit.sv              ; yes             ; User SystemVerilog HDL File                           ; D:/CTMT/non_forwarding_fpga/00_src/EX/alu/and_32bit.sv                        ;         ;
; ../00_src/EX/alu/alu.sv                    ; yes             ; User SystemVerilog HDL File                           ; D:/CTMT/non_forwarding_fpga/00_src/EX/alu/alu.sv                              ;         ;
; ../00_src/EX/alu/adder.sv                  ; yes             ; User SystemVerilog HDL File                           ; D:/CTMT/non_forwarding_fpga/00_src/EX/alu/adder.sv                            ;         ;
; ../00_src/wrapper.sv                       ; yes             ; User SystemVerilog HDL File                           ; D:/CTMT/non_forwarding_fpga/00_src/wrapper.sv                                 ;         ;
; mem.dump                                   ; yes             ; Auto-Found Unspecified File                           ; D:/CTMT/non_forwarding_fpga/15_kit/mem.dump                                   ;         ;
; altsyncram.tdf                             ; yes             ; Megafunction                                          ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf              ;         ;
; stratix_ram_block.inc                      ; yes             ; Megafunction                                          ; c:/altera/13.0sp1/quartus/libraries/megafunctions/stratix_ram_block.inc       ;         ;
; lpm_mux.inc                                ; yes             ; Megafunction                                          ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mux.inc                 ;         ;
; lpm_decode.inc                             ; yes             ; Megafunction                                          ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_decode.inc              ;         ;
; aglobal130.inc                             ; yes             ; Megafunction                                          ; c:/altera/13.0sp1/quartus/libraries/megafunctions/aglobal130.inc              ;         ;
; a_rdenreg.inc                              ; yes             ; Megafunction                                          ; c:/altera/13.0sp1/quartus/libraries/megafunctions/a_rdenreg.inc               ;         ;
; altrom.inc                                 ; yes             ; Megafunction                                          ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altrom.inc                  ;         ;
; altram.inc                                 ; yes             ; Megafunction                                          ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altram.inc                  ;         ;
; altdpram.inc                               ; yes             ; Megafunction                                          ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altdpram.inc                ;         ;
; db/altsyncram_pu71.tdf                     ; yes             ; Auto-Generated Megafunction                           ; D:/CTMT/non_forwarding_fpga/15_kit/db/altsyncram_pu71.tdf                     ;         ;
; db/non_forwarding.ram0_imem_37c714.hdl.mif ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; D:/CTMT/non_forwarding_fpga/15_kit/db/non_forwarding.ram0_imem_37c714.hdl.mif ;         ;
+--------------------------------------------+-----------------+-------------------------------------------------------+-------------------------------------------------------------------------------+---------+


+--------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary            ;
+---------------------------------------------+----------+
; Resource                                    ; Usage    ;
+---------------------------------------------+----------+
; Estimated Total logic elements              ; 10,205   ;
;                                             ;          ;
; Total combinational functions               ; 5672     ;
; Logic element usage by number of LUT inputs ;          ;
;     -- 4 input functions                    ; 4828     ;
;     -- 3 input functions                    ; 589      ;
;     -- <=2 input functions                  ; 255      ;
;                                             ;          ;
; Logic elements by mode                      ;          ;
;     -- normal mode                          ; 5614     ;
;     -- arithmetic mode                      ; 58       ;
;                                             ;          ;
; Total registers                             ; 4831     ;
;     -- Dedicated logic registers            ; 4831     ;
;     -- I/O registers                        ; 0        ;
;                                             ;          ;
; I/O pins                                    ; 106      ;
; Total memory bits                           ; 65536    ;
; Embedded Multiplier 9-bit elements          ; 0        ;
; Maximum fan-out node                        ; CLOCK_50 ;
; Maximum fan-out                             ; 4863     ;
; Total fan-out                               ; 41152    ;
; Average fan-out                             ; 3.87     ;
+---------------------------------------------+----------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                    ;
+--------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                             ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                ; Library Name ;
+--------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |wrapper                                               ; 5672 (0)          ; 4831 (0)     ; 65536       ; 0            ; 0       ; 0         ; 106  ; 0            ; |wrapper                                                                                                                           ; work         ;
;    |non_forwarding:dut|                                ; 5672 (0)          ; 4831 (0)     ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|non_forwarding:dut                                                                                                        ; work         ;
;       |EX_stage:EX_stage_block|                        ; 781 (0)           ; 109 (109)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|non_forwarding:dut|EX_stage:EX_stage_block                                                                                ; work         ;
;          |alu:alu_block|                               ; 721 (245)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|non_forwarding:dut|EX_stage:EX_stage_block|alu:alu_block                                                                  ; work         ;
;             |adder:add_unit|                           ; 52 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|non_forwarding:dut|EX_stage:EX_stage_block|alu:alu_block|adder:add_unit                                                   ; work         ;
;                |full_adder:gen_block[10].fa|           ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|non_forwarding:dut|EX_stage:EX_stage_block|alu:alu_block|adder:add_unit|full_adder:gen_block[10].fa                       ; work         ;
;                |full_adder:gen_block[11].fa|           ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|non_forwarding:dut|EX_stage:EX_stage_block|alu:alu_block|adder:add_unit|full_adder:gen_block[11].fa                       ; work         ;
;                |full_adder:gen_block[13].fa|           ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|non_forwarding:dut|EX_stage:EX_stage_block|alu:alu_block|adder:add_unit|full_adder:gen_block[13].fa                       ; work         ;
;                |full_adder:gen_block[14].fa|           ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|non_forwarding:dut|EX_stage:EX_stage_block|alu:alu_block|adder:add_unit|full_adder:gen_block[14].fa                       ; work         ;
;                |full_adder:gen_block[15].fa|           ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|non_forwarding:dut|EX_stage:EX_stage_block|alu:alu_block|adder:add_unit|full_adder:gen_block[15].fa                       ; work         ;
;                |full_adder:gen_block[16].fa|           ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|non_forwarding:dut|EX_stage:EX_stage_block|alu:alu_block|adder:add_unit|full_adder:gen_block[16].fa                       ; work         ;
;                |full_adder:gen_block[17].fa|           ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|non_forwarding:dut|EX_stage:EX_stage_block|alu:alu_block|adder:add_unit|full_adder:gen_block[17].fa                       ; work         ;
;                |full_adder:gen_block[18].fa|           ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|non_forwarding:dut|EX_stage:EX_stage_block|alu:alu_block|adder:add_unit|full_adder:gen_block[18].fa                       ; work         ;
;                |full_adder:gen_block[19].fa|           ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|non_forwarding:dut|EX_stage:EX_stage_block|alu:alu_block|adder:add_unit|full_adder:gen_block[19].fa                       ; work         ;
;                |full_adder:gen_block[1].fa|            ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|non_forwarding:dut|EX_stage:EX_stage_block|alu:alu_block|adder:add_unit|full_adder:gen_block[1].fa                        ; work         ;
;                |full_adder:gen_block[20].fa|           ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|non_forwarding:dut|EX_stage:EX_stage_block|alu:alu_block|adder:add_unit|full_adder:gen_block[20].fa                       ; work         ;
;                |full_adder:gen_block[21].fa|           ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|non_forwarding:dut|EX_stage:EX_stage_block|alu:alu_block|adder:add_unit|full_adder:gen_block[21].fa                       ; work         ;
;                |full_adder:gen_block[22].fa|           ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|non_forwarding:dut|EX_stage:EX_stage_block|alu:alu_block|adder:add_unit|full_adder:gen_block[22].fa                       ; work         ;
;                |full_adder:gen_block[23].fa|           ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|non_forwarding:dut|EX_stage:EX_stage_block|alu:alu_block|adder:add_unit|full_adder:gen_block[23].fa                       ; work         ;
;                |full_adder:gen_block[24].fa|           ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|non_forwarding:dut|EX_stage:EX_stage_block|alu:alu_block|adder:add_unit|full_adder:gen_block[24].fa                       ; work         ;
;                |full_adder:gen_block[25].fa|           ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|non_forwarding:dut|EX_stage:EX_stage_block|alu:alu_block|adder:add_unit|full_adder:gen_block[25].fa                       ; work         ;
;                |full_adder:gen_block[26].fa|           ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|non_forwarding:dut|EX_stage:EX_stage_block|alu:alu_block|adder:add_unit|full_adder:gen_block[26].fa                       ; work         ;
;                |full_adder:gen_block[27].fa|           ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|non_forwarding:dut|EX_stage:EX_stage_block|alu:alu_block|adder:add_unit|full_adder:gen_block[27].fa                       ; work         ;
;                |full_adder:gen_block[28].fa|           ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|non_forwarding:dut|EX_stage:EX_stage_block|alu:alu_block|adder:add_unit|full_adder:gen_block[28].fa                       ; work         ;
;                |full_adder:gen_block[29].fa|           ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|non_forwarding:dut|EX_stage:EX_stage_block|alu:alu_block|adder:add_unit|full_adder:gen_block[29].fa                       ; work         ;
;                |full_adder:gen_block[2].fa|            ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|non_forwarding:dut|EX_stage:EX_stage_block|alu:alu_block|adder:add_unit|full_adder:gen_block[2].fa                        ; work         ;
;                |full_adder:gen_block[30].fa|           ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|non_forwarding:dut|EX_stage:EX_stage_block|alu:alu_block|adder:add_unit|full_adder:gen_block[30].fa                       ; work         ;
;                |full_adder:gen_block[3].fa|            ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|non_forwarding:dut|EX_stage:EX_stage_block|alu:alu_block|adder:add_unit|full_adder:gen_block[3].fa                        ; work         ;
;                |full_adder:gen_block[4].fa|            ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|non_forwarding:dut|EX_stage:EX_stage_block|alu:alu_block|adder:add_unit|full_adder:gen_block[4].fa                        ; work         ;
;                |full_adder:gen_block[5].fa|            ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|non_forwarding:dut|EX_stage:EX_stage_block|alu:alu_block|adder:add_unit|full_adder:gen_block[5].fa                        ; work         ;
;                |full_adder:gen_block[6].fa|            ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|non_forwarding:dut|EX_stage:EX_stage_block|alu:alu_block|adder:add_unit|full_adder:gen_block[6].fa                        ; work         ;
;                |full_adder:gen_block[7].fa|            ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|non_forwarding:dut|EX_stage:EX_stage_block|alu:alu_block|adder:add_unit|full_adder:gen_block[7].fa                        ; work         ;
;                |full_adder:gen_block[8].fa|            ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|non_forwarding:dut|EX_stage:EX_stage_block|alu:alu_block|adder:add_unit|full_adder:gen_block[8].fa                        ; work         ;
;                |full_adder:gen_block[9].fa|            ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|non_forwarding:dut|EX_stage:EX_stage_block|alu:alu_block|adder:add_unit|full_adder:gen_block[9].fa                        ; work         ;
;             |and_32bit:and_unit|                       ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|non_forwarding:dut|EX_stage:EX_stage_block|alu:alu_block|and_32bit:and_unit                                               ; work         ;
;             |or_32bit:or_unit|                         ; 27 (27)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|non_forwarding:dut|EX_stage:EX_stage_block|alu:alu_block|or_32bit:or_unit                                                 ; work         ;
;             |sll:sll_unit|                             ; 98 (98)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|non_forwarding:dut|EX_stage:EX_stage_block|alu:alu_block|sll:sll_unit                                                     ; work         ;
;             |slr:slr_unit|                             ; 112 (112)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|non_forwarding:dut|EX_stage:EX_stage_block|alu:alu_block|slr:slr_unit                                                     ; work         ;
;             |slt:slt_unit|                             ; 34 (6)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|non_forwarding:dut|EX_stage:EX_stage_block|alu:alu_block|slt:slt_unit                                                     ; work         ;
;                |adder:subtractor_unit|                 ; 28 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|non_forwarding:dut|EX_stage:EX_stage_block|alu:alu_block|slt:slt_unit|adder:subtractor_unit                               ; work         ;
;                   |full_adder:gen_block[13].fa|        ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|non_forwarding:dut|EX_stage:EX_stage_block|alu:alu_block|slt:slt_unit|adder:subtractor_unit|full_adder:gen_block[13].fa   ; work         ;
;                   |full_adder:gen_block[14].fa|        ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|non_forwarding:dut|EX_stage:EX_stage_block|alu:alu_block|slt:slt_unit|adder:subtractor_unit|full_adder:gen_block[14].fa   ; work         ;
;                   |full_adder:gen_block[16].fa|        ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|non_forwarding:dut|EX_stage:EX_stage_block|alu:alu_block|slt:slt_unit|adder:subtractor_unit|full_adder:gen_block[16].fa   ; work         ;
;                   |full_adder:gen_block[18].fa|        ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|non_forwarding:dut|EX_stage:EX_stage_block|alu:alu_block|slt:slt_unit|adder:subtractor_unit|full_adder:gen_block[18].fa   ; work         ;
;                   |full_adder:gen_block[19].fa|        ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|non_forwarding:dut|EX_stage:EX_stage_block|alu:alu_block|slt:slt_unit|adder:subtractor_unit|full_adder:gen_block[19].fa   ; work         ;
;                   |full_adder:gen_block[20].fa|        ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|non_forwarding:dut|EX_stage:EX_stage_block|alu:alu_block|slt:slt_unit|adder:subtractor_unit|full_adder:gen_block[20].fa   ; work         ;
;                   |full_adder:gen_block[21].fa|        ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|non_forwarding:dut|EX_stage:EX_stage_block|alu:alu_block|slt:slt_unit|adder:subtractor_unit|full_adder:gen_block[21].fa   ; work         ;
;                   |full_adder:gen_block[22].fa|        ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|non_forwarding:dut|EX_stage:EX_stage_block|alu:alu_block|slt:slt_unit|adder:subtractor_unit|full_adder:gen_block[22].fa   ; work         ;
;                   |full_adder:gen_block[23].fa|        ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|non_forwarding:dut|EX_stage:EX_stage_block|alu:alu_block|slt:slt_unit|adder:subtractor_unit|full_adder:gen_block[23].fa   ; work         ;
;                   |full_adder:gen_block[24].fa|        ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|non_forwarding:dut|EX_stage:EX_stage_block|alu:alu_block|slt:slt_unit|adder:subtractor_unit|full_adder:gen_block[24].fa   ; work         ;
;                   |full_adder:gen_block[26].fa|        ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|non_forwarding:dut|EX_stage:EX_stage_block|alu:alu_block|slt:slt_unit|adder:subtractor_unit|full_adder:gen_block[26].fa   ; work         ;
;                   |full_adder:gen_block[27].fa|        ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|non_forwarding:dut|EX_stage:EX_stage_block|alu:alu_block|slt:slt_unit|adder:subtractor_unit|full_adder:gen_block[27].fa   ; work         ;
;                   |full_adder:gen_block[28].fa|        ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|non_forwarding:dut|EX_stage:EX_stage_block|alu:alu_block|slt:slt_unit|adder:subtractor_unit|full_adder:gen_block[28].fa   ; work         ;
;                   |full_adder:gen_block[30].fa|        ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|non_forwarding:dut|EX_stage:EX_stage_block|alu:alu_block|slt:slt_unit|adder:subtractor_unit|full_adder:gen_block[30].fa   ; work         ;
;             |sra:sra_unit|                             ; 94 (94)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|non_forwarding:dut|EX_stage:EX_stage_block|alu:alu_block|sra:sra_unit                                                     ; work         ;
;             |subtractor:sub_unit|                      ; 43 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|non_forwarding:dut|EX_stage:EX_stage_block|alu:alu_block|subtractor:sub_unit                                              ; work         ;
;                |adder:adder_inst|                      ; 43 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|non_forwarding:dut|EX_stage:EX_stage_block|alu:alu_block|subtractor:sub_unit|adder:adder_inst                             ; work         ;
;                   |full_adder:gen_block[10].fa|        ; 5 (5)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|non_forwarding:dut|EX_stage:EX_stage_block|alu:alu_block|subtractor:sub_unit|adder:adder_inst|full_adder:gen_block[10].fa ; work         ;
;                   |full_adder:gen_block[11].fa|        ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|non_forwarding:dut|EX_stage:EX_stage_block|alu:alu_block|subtractor:sub_unit|adder:adder_inst|full_adder:gen_block[11].fa ; work         ;
;                   |full_adder:gen_block[13].fa|        ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|non_forwarding:dut|EX_stage:EX_stage_block|alu:alu_block|subtractor:sub_unit|adder:adder_inst|full_adder:gen_block[13].fa ; work         ;
;                   |full_adder:gen_block[14].fa|        ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|non_forwarding:dut|EX_stage:EX_stage_block|alu:alu_block|subtractor:sub_unit|adder:adder_inst|full_adder:gen_block[14].fa ; work         ;
;                   |full_adder:gen_block[15].fa|        ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|non_forwarding:dut|EX_stage:EX_stage_block|alu:alu_block|subtractor:sub_unit|adder:adder_inst|full_adder:gen_block[15].fa ; work         ;
;                   |full_adder:gen_block[16].fa|        ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|non_forwarding:dut|EX_stage:EX_stage_block|alu:alu_block|subtractor:sub_unit|adder:adder_inst|full_adder:gen_block[16].fa ; work         ;
;                   |full_adder:gen_block[17].fa|        ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|non_forwarding:dut|EX_stage:EX_stage_block|alu:alu_block|subtractor:sub_unit|adder:adder_inst|full_adder:gen_block[17].fa ; work         ;
;                   |full_adder:gen_block[18].fa|        ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|non_forwarding:dut|EX_stage:EX_stage_block|alu:alu_block|subtractor:sub_unit|adder:adder_inst|full_adder:gen_block[18].fa ; work         ;
;                   |full_adder:gen_block[19].fa|        ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|non_forwarding:dut|EX_stage:EX_stage_block|alu:alu_block|subtractor:sub_unit|adder:adder_inst|full_adder:gen_block[19].fa ; work         ;
;                   |full_adder:gen_block[1].fa|         ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|non_forwarding:dut|EX_stage:EX_stage_block|alu:alu_block|subtractor:sub_unit|adder:adder_inst|full_adder:gen_block[1].fa  ; work         ;
;                   |full_adder:gen_block[20].fa|        ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|non_forwarding:dut|EX_stage:EX_stage_block|alu:alu_block|subtractor:sub_unit|adder:adder_inst|full_adder:gen_block[20].fa ; work         ;
;                   |full_adder:gen_block[21].fa|        ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|non_forwarding:dut|EX_stage:EX_stage_block|alu:alu_block|subtractor:sub_unit|adder:adder_inst|full_adder:gen_block[21].fa ; work         ;
;                   |full_adder:gen_block[22].fa|        ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|non_forwarding:dut|EX_stage:EX_stage_block|alu:alu_block|subtractor:sub_unit|adder:adder_inst|full_adder:gen_block[22].fa ; work         ;
;                   |full_adder:gen_block[23].fa|        ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|non_forwarding:dut|EX_stage:EX_stage_block|alu:alu_block|subtractor:sub_unit|adder:adder_inst|full_adder:gen_block[23].fa ; work         ;
;                   |full_adder:gen_block[25].fa|        ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|non_forwarding:dut|EX_stage:EX_stage_block|alu:alu_block|subtractor:sub_unit|adder:adder_inst|full_adder:gen_block[25].fa ; work         ;
;                   |full_adder:gen_block[26].fa|        ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|non_forwarding:dut|EX_stage:EX_stage_block|alu:alu_block|subtractor:sub_unit|adder:adder_inst|full_adder:gen_block[26].fa ; work         ;
;                   |full_adder:gen_block[27].fa|        ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|non_forwarding:dut|EX_stage:EX_stage_block|alu:alu_block|subtractor:sub_unit|adder:adder_inst|full_adder:gen_block[27].fa ; work         ;
;                   |full_adder:gen_block[29].fa|        ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|non_forwarding:dut|EX_stage:EX_stage_block|alu:alu_block|subtractor:sub_unit|adder:adder_inst|full_adder:gen_block[29].fa ; work         ;
;                   |full_adder:gen_block[2].fa|         ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|non_forwarding:dut|EX_stage:EX_stage_block|alu:alu_block|subtractor:sub_unit|adder:adder_inst|full_adder:gen_block[2].fa  ; work         ;
;                   |full_adder:gen_block[30].fa|        ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|non_forwarding:dut|EX_stage:EX_stage_block|alu:alu_block|subtractor:sub_unit|adder:adder_inst|full_adder:gen_block[30].fa ; work         ;
;                   |full_adder:gen_block[3].fa|         ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|non_forwarding:dut|EX_stage:EX_stage_block|alu:alu_block|subtractor:sub_unit|adder:adder_inst|full_adder:gen_block[3].fa  ; work         ;
;                   |full_adder:gen_block[4].fa|         ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|non_forwarding:dut|EX_stage:EX_stage_block|alu:alu_block|subtractor:sub_unit|adder:adder_inst|full_adder:gen_block[4].fa  ; work         ;
;                   |full_adder:gen_block[5].fa|         ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|non_forwarding:dut|EX_stage:EX_stage_block|alu:alu_block|subtractor:sub_unit|adder:adder_inst|full_adder:gen_block[5].fa  ; work         ;
;                   |full_adder:gen_block[6].fa|         ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|non_forwarding:dut|EX_stage:EX_stage_block|alu:alu_block|subtractor:sub_unit|adder:adder_inst|full_adder:gen_block[6].fa  ; work         ;
;                   |full_adder:gen_block[7].fa|         ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|non_forwarding:dut|EX_stage:EX_stage_block|alu:alu_block|subtractor:sub_unit|adder:adder_inst|full_adder:gen_block[7].fa  ; work         ;
;                   |full_adder:gen_block[8].fa|         ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|non_forwarding:dut|EX_stage:EX_stage_block|alu:alu_block|subtractor:sub_unit|adder:adder_inst|full_adder:gen_block[8].fa  ; work         ;
;                   |full_adder:gen_block[9].fa|         ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|non_forwarding:dut|EX_stage:EX_stage_block|alu:alu_block|subtractor:sub_unit|adder:adder_inst|full_adder:gen_block[9].fa  ; work         ;
;             |xor_32bit:xor_unit|                       ; 9 (9)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|non_forwarding:dut|EX_stage:EX_stage_block|alu:alu_block|xor_32bit:xor_unit                                               ; work         ;
;          |mux_2to1:mux_op_a_sel|                       ; 32 (32)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|non_forwarding:dut|EX_stage:EX_stage_block|mux_2to1:mux_op_a_sel                                                          ; work         ;
;          |mux_2to1:mux_op_b_sel|                       ; 28 (28)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|non_forwarding:dut|EX_stage:EX_stage_block|mux_2to1:mux_op_b_sel                                                          ; work         ;
;       |ID_buf:ID_buf_block|                            ; 155 (155)         ; 148 (148)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|non_forwarding:dut|ID_buf:ID_buf_block                                                                                    ; work         ;
;       |ID_stage:ID_stage_block|                        ; 1486 (0)          ; 992 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|non_forwarding:dut|ID_stage:ID_stage_block                                                                                ; work         ;
;          |BRC:BRC_block|                               ; 51 (12)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|non_forwarding:dut|ID_stage:ID_stage_block|BRC:BRC_block                                                                  ; work         ;
;             |cla_32bit:sub_block|                      ; 39 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|non_forwarding:dut|ID_stage:ID_stage_block|BRC:BRC_block|cla_32bit:sub_block                                              ; work         ;
;                |cla_4bit:cla_loop[1].cla|              ; 6 (6)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|non_forwarding:dut|ID_stage:ID_stage_block|BRC:BRC_block|cla_32bit:sub_block|cla_4bit:cla_loop[1].cla                     ; work         ;
;                |cla_4bit:cla_loop[3].cla|              ; 6 (6)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|non_forwarding:dut|ID_stage:ID_stage_block|BRC:BRC_block|cla_32bit:sub_block|cla_4bit:cla_loop[3].cla                     ; work         ;
;                |cla_4bit:cla_loop[5].cla|              ; 16 (16)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|non_forwarding:dut|ID_stage:ID_stage_block|BRC:BRC_block|cla_32bit:sub_block|cla_4bit:cla_loop[5].cla                     ; work         ;
;                |cla_4bit:cla_loop[6].cla|              ; 10 (10)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|non_forwarding:dut|ID_stage:ID_stage_block|BRC:BRC_block|cla_32bit:sub_block|cla_4bit:cla_loop[6].cla                     ; work         ;
;                |cla_4bit:cla_loop[7].cla|              ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|non_forwarding:dut|ID_stage:ID_stage_block|BRC:BRC_block|cla_32bit:sub_block|cla_4bit:cla_loop[7].cla                     ; work         ;
;          |controlunit:controlunit|                     ; 39 (39)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|non_forwarding:dut|ID_stage:ID_stage_block|controlunit:controlunit                                                        ; work         ;
;          |immGen:immGen_block|                         ; 25 (25)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|non_forwarding:dut|ID_stage:ID_stage_block|immGen:immGen_block                                                            ; work         ;
;          |regfile:regfile_block|                       ; 1371 (0)          ; 992 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block                                                          ; work         ;
;             |MUX2:rdaddr_en|                           ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|MUX2:rdaddr_en                                           ; work         ;
;             |MUX:muxA|                                 ; 660 (660)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|MUX:muxA                                                 ; work         ;
;             |MUX:muxB|                                 ; 660 (660)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|MUX:muxB                                                 ; work         ;
;             |decoder_5to32:decoder5_32|                ; 47 (47)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|decoder_5to32:decoder5_32                                ; work         ;
;             |register:register_loop[10].register_inst| ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[10].register_inst                 ; work         ;
;             |register:register_loop[11].register_inst| ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[11].register_inst                 ; work         ;
;             |register:register_loop[12].register_inst| ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[12].register_inst                 ; work         ;
;             |register:register_loop[13].register_inst| ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[13].register_inst                 ; work         ;
;             |register:register_loop[14].register_inst| ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[14].register_inst                 ; work         ;
;             |register:register_loop[15].register_inst| ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[15].register_inst                 ; work         ;
;             |register:register_loop[16].register_inst| ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[16].register_inst                 ; work         ;
;             |register:register_loop[17].register_inst| ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[17].register_inst                 ; work         ;
;             |register:register_loop[18].register_inst| ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[18].register_inst                 ; work         ;
;             |register:register_loop[19].register_inst| ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[19].register_inst                 ; work         ;
;             |register:register_loop[1].register_inst|  ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[1].register_inst                  ; work         ;
;             |register:register_loop[20].register_inst| ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[20].register_inst                 ; work         ;
;             |register:register_loop[21].register_inst| ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[21].register_inst                 ; work         ;
;             |register:register_loop[22].register_inst| ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[22].register_inst                 ; work         ;
;             |register:register_loop[23].register_inst| ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[23].register_inst                 ; work         ;
;             |register:register_loop[24].register_inst| ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[24].register_inst                 ; work         ;
;             |register:register_loop[25].register_inst| ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[25].register_inst                 ; work         ;
;             |register:register_loop[26].register_inst| ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[26].register_inst                 ; work         ;
;             |register:register_loop[27].register_inst| ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[27].register_inst                 ; work         ;
;             |register:register_loop[28].register_inst| ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[28].register_inst                 ; work         ;
;             |register:register_loop[29].register_inst| ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[29].register_inst                 ; work         ;
;             |register:register_loop[2].register_inst|  ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[2].register_inst                  ; work         ;
;             |register:register_loop[30].register_inst| ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[30].register_inst                 ; work         ;
;             |register:register_loop[31].register_inst| ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[31].register_inst                 ; work         ;
;             |register:register_loop[3].register_inst|  ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[3].register_inst                  ; work         ;
;             |register:register_loop[4].register_inst|  ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[4].register_inst                  ; work         ;
;             |register:register_loop[5].register_inst|  ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[5].register_inst                  ; work         ;
;             |register:register_loop[6].register_inst|  ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[6].register_inst                  ; work         ;
;             |register:register_loop[7].register_inst|  ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[7].register_inst                  ; work         ;
;             |register:register_loop[8].register_inst|  ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[8].register_inst                  ; work         ;
;             |register:register_loop[9].register_inst|  ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[9].register_inst                  ; work         ;
;       |IF_buf:IF_buf_block|                            ; 1 (1)             ; 32 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|non_forwarding:dut|IF_buf:IF_buf_block                                                                                    ; work         ;
;          |register_nor:pc_delay|                       ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|non_forwarding:dut|IF_buf:IF_buf_block|register_nor:pc_delay                                                              ; work         ;
;       |IF_stage:IF_block|                              ; 58 (0)            ; 33 (0)       ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|non_forwarding:dut|IF_stage:IF_block                                                                                      ; work         ;
;          |imem:imem_block|                             ; 28 (28)           ; 1 (1)        ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|non_forwarding:dut|IF_stage:IF_block|imem:imem_block                                                                      ; work         ;
;             |altsyncram:mem_rtl_0|                     ; 0 (0)             ; 0 (0)        ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|non_forwarding:dut|IF_stage:IF_block|imem:imem_block|altsyncram:mem_rtl_0                                                 ; work         ;
;                |altsyncram_pu71:auto_generated|        ; 0 (0)             ; 0 (0)        ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|non_forwarding:dut|IF_stage:IF_block|imem:imem_block|altsyncram:mem_rtl_0|altsyncram_pu71:auto_generated                  ; work         ;
;          |pc_reg:pc_reg_block|                         ; 30 (30)           ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|non_forwarding:dut|IF_stage:IF_block|pc_reg:pc_reg_block                                                                  ; work         ;
;       |MA_stage:MA_stage_block|                        ; 3064 (31)         ; 3517 (104)   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|non_forwarding:dut|MA_stage:MA_stage_block                                                                                ; work         ;
;          |LSU:lsu_block|                               ; 3033 (0)          ; 3413 (0)     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block                                                                  ; work         ;
;             |decode_buf:sel_buf|                       ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|decode_buf:sel_buf                                               ; work         ;
;             |dmem:dmem_bank|                           ; 2302 (2302)       ; 3232 (3232)  ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank                                                   ; work         ;
;             |input_bank:input_buff|                    ; 30 (19)           ; 21 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|input_bank:input_buff                                            ; work         ;
;                |mux_4to1:mux|                          ; 11 (11)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|input_bank:input_buff|mux_4to1:mux                               ; work         ;
;                |register_nor:buttons_buf|              ; 0 (0)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|input_bank:input_buff|register_nor:buttons_buf                   ; work         ;
;                |register_nor:swiches_buf|              ; 0 (0)             ; 17 (17)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|input_bank:input_buff|register_nor:swiches_buf                   ; work         ;
;             |out_mux:mux_out_data|                     ; 550 (4)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|out_mux:mux_out_data                                             ; work         ;
;                |mux_4to1:mux_|                         ; 546 (546)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|out_mux:mux_out_data|mux_4to1:mux_                               ; work         ;
;             |output_bank:output_buf|                   ; 150 (150)         ; 160 (160)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|output_bank:output_buf                                           ; work         ;
;       |WB_stage:WB_stage_block|                        ; 94 (90)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|non_forwarding:dut|WB_stage:WB_stage_block                                                                                ; work         ;
;          |mux_4to1:mux_wb_data|                        ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|non_forwarding:dut|WB_stage:WB_stage_block|mux_4to1:mux_wb_data                                                           ; work         ;
;       |hazard_detect:hazard_detect_inst|               ; 33 (33)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|non_forwarding:dut|hazard_detect:hazard_detect_inst                                                                       ; work         ;
+--------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                   ;
+---------------------------------------------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+-------+--------------------------------------------+
; Name                                                                                                                ; Type ; Mode ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF                                        ;
+---------------------------------------------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+-------+--------------------------------------------+
; non_forwarding:dut|IF_stage:IF_block|imem:imem_block|altsyncram:mem_rtl_0|altsyncram_pu71:auto_generated|ALTSYNCRAM ; AUTO ; ROM  ; 2048         ; 32           ; --           ; --           ; 65536 ; db/non_forwarding.ram0_imem_37c714.hdl.mif ;
+---------------------------------------------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+-------+--------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                              ;
+-------------------------------------------------------------------------------------------------------------------+---------------------------------------------+
; Register name                                                                                                     ; Reason for Removal                          ;
+-------------------------------------------------------------------------------------------------------------------+---------------------------------------------+
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|input_bank:input_buff|register_nor:flag_buf|Q[0..31]     ; Stuck at GND due to stuck port clock_enable ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|input_bank:input_buff|register_nor:swiches_buf|Q[17..31] ; Stuck at GND due to stuck port data_in      ;
; non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|input_bank:input_buff|register_nor:buttons_buf|Q[4..31]  ; Stuck at GND due to stuck port data_in      ;
; non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[0].register_inst|Q[0..31] ; Stuck at GND due to stuck port data_in      ;
; Total Number of Removed Registers = 107                                                                           ;                                             ;
+-------------------------------------------------------------------------------------------------------------------+---------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 4831  ;
; Number of registers using Synchronous Clear  ; 39    ;
; Number of registers using Synchronous Load   ; 59    ;
; Number of registers using Asynchronous Clear ; 4799  ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 4449  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                                                                                                    ;
+-------------------------------------------------------------------------+----------------------------------------------------------------+------+
; Register Name                                                           ; Megafunction                                                   ; Type ;
+-------------------------------------------------------------------------+----------------------------------------------------------------+------+
; non_forwarding:dut|IF_buf:IF_buf_block|register_nor:inst_delay|Q[0..31] ; non_forwarding:dut|IF_stage:IF_block|imem:imem_block|mem_rtl_0 ; RAM  ;
+-------------------------------------------------------------------------+----------------------------------------------------------------+------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                              ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                    ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------+
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |wrapper|non_forwarding:dut|ID_buf:ID_buf_block|EX_immediate[10]                                              ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |wrapper|non_forwarding:dut|ID_buf:ID_buf_block|EX_immediate[22]                                              ;
; 6:1                ; 40 bits   ; 160 LEs       ; 40 LEs               ; 120 LEs                ; Yes        ; |wrapper|non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|output_bank:output_buf|lcd_reg[28]          ;
; 6:1                ; 40 bits   ; 160 LEs       ; 40 LEs               ; 120 LEs                ; Yes        ; |wrapper|non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|output_bank:output_buf|red_reg[23]          ;
; 7:1                ; 40 bits   ; 160 LEs       ; 40 LEs               ; 120 LEs                ; Yes        ; |wrapper|non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|output_bank:output_buf|seven_seg_reg[0][12] ;
; 7:1                ; 40 bits   ; 160 LEs       ; 0 LEs                ; 160 LEs                ; Yes        ; |wrapper|non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|output_bank:output_buf|red_reg[7]           ;
; 8:1                ; 8 bits    ; 40 LEs        ; 0 LEs                ; 40 LEs                 ; Yes        ; |wrapper|non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[100][4]            ;
; 8:1                ; 8 bits    ; 40 LEs        ; 0 LEs                ; 40 LEs                 ; Yes        ; |wrapper|non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[99][5]             ;
; 8:1                ; 8 bits    ; 40 LEs        ; 0 LEs                ; 40 LEs                 ; Yes        ; |wrapper|non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[98][4]             ;
; 8:1                ; 8 bits    ; 40 LEs        ; 0 LEs                ; 40 LEs                 ; Yes        ; |wrapper|non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[97][4]             ;
; 8:1                ; 8 bits    ; 40 LEs        ; 0 LEs                ; 40 LEs                 ; Yes        ; |wrapper|non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[96][4]             ;
; 8:1                ; 8 bits    ; 40 LEs        ; 0 LEs                ; 40 LEs                 ; Yes        ; |wrapper|non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[95][0]             ;
; 8:1                ; 8 bits    ; 40 LEs        ; 0 LEs                ; 40 LEs                 ; Yes        ; |wrapper|non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[94][7]             ;
; 8:1                ; 8 bits    ; 40 LEs        ; 0 LEs                ; 40 LEs                 ; Yes        ; |wrapper|non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[93][7]             ;
; 8:1                ; 8 bits    ; 40 LEs        ; 0 LEs                ; 40 LEs                 ; Yes        ; |wrapper|non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[92][7]             ;
; 8:1                ; 8 bits    ; 40 LEs        ; 0 LEs                ; 40 LEs                 ; Yes        ; |wrapper|non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[91][7]             ;
; 8:1                ; 8 bits    ; 40 LEs        ; 0 LEs                ; 40 LEs                 ; Yes        ; |wrapper|non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[90][5]             ;
; 8:1                ; 8 bits    ; 40 LEs        ; 0 LEs                ; 40 LEs                 ; Yes        ; |wrapper|non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[89][6]             ;
; 8:1                ; 8 bits    ; 40 LEs        ; 0 LEs                ; 40 LEs                 ; Yes        ; |wrapper|non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[88][6]             ;
; 8:1                ; 8 bits    ; 40 LEs        ; 0 LEs                ; 40 LEs                 ; Yes        ; |wrapper|non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[87][6]             ;
; 8:1                ; 8 bits    ; 40 LEs        ; 0 LEs                ; 40 LEs                 ; Yes        ; |wrapper|non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[86][7]             ;
; 8:1                ; 8 bits    ; 40 LEs        ; 0 LEs                ; 40 LEs                 ; Yes        ; |wrapper|non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[85][7]             ;
; 8:1                ; 8 bits    ; 40 LEs        ; 0 LEs                ; 40 LEs                 ; Yes        ; |wrapper|non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[84][7]             ;
; 8:1                ; 8 bits    ; 40 LEs        ; 0 LEs                ; 40 LEs                 ; Yes        ; |wrapper|non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[83][7]             ;
; 8:1                ; 8 bits    ; 40 LEs        ; 0 LEs                ; 40 LEs                 ; Yes        ; |wrapper|non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[82][7]             ;
; 8:1                ; 8 bits    ; 40 LEs        ; 0 LEs                ; 40 LEs                 ; Yes        ; |wrapper|non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[81][7]             ;
; 8:1                ; 8 bits    ; 40 LEs        ; 0 LEs                ; 40 LEs                 ; Yes        ; |wrapper|non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[80][7]             ;
; 8:1                ; 8 bits    ; 40 LEs        ; 0 LEs                ; 40 LEs                 ; Yes        ; |wrapper|non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[79][7]             ;
; 8:1                ; 8 bits    ; 40 LEs        ; 0 LEs                ; 40 LEs                 ; Yes        ; |wrapper|non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[78][7]             ;
; 8:1                ; 8 bits    ; 40 LEs        ; 0 LEs                ; 40 LEs                 ; Yes        ; |wrapper|non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[77][7]             ;
; 8:1                ; 8 bits    ; 40 LEs        ; 0 LEs                ; 40 LEs                 ; Yes        ; |wrapper|non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[76][7]             ;
; 8:1                ; 8 bits    ; 40 LEs        ; 0 LEs                ; 40 LEs                 ; Yes        ; |wrapper|non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[75][5]             ;
; 8:1                ; 8 bits    ; 40 LEs        ; 0 LEs                ; 40 LEs                 ; Yes        ; |wrapper|non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[74][7]             ;
; 8:1                ; 8 bits    ; 40 LEs        ; 0 LEs                ; 40 LEs                 ; Yes        ; |wrapper|non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[73][0]             ;
; 8:1                ; 8 bits    ; 40 LEs        ; 0 LEs                ; 40 LEs                 ; Yes        ; |wrapper|non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[72][4]             ;
; 8:1                ; 8 bits    ; 40 LEs        ; 0 LEs                ; 40 LEs                 ; Yes        ; |wrapper|non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[71][2]             ;
; 8:1                ; 8 bits    ; 40 LEs        ; 0 LEs                ; 40 LEs                 ; Yes        ; |wrapper|non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[70][7]             ;
; 8:1                ; 8 bits    ; 40 LEs        ; 0 LEs                ; 40 LEs                 ; Yes        ; |wrapper|non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[69][7]             ;
; 8:1                ; 8 bits    ; 40 LEs        ; 0 LEs                ; 40 LEs                 ; Yes        ; |wrapper|non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[68][2]             ;
; 8:1                ; 8 bits    ; 40 LEs        ; 0 LEs                ; 40 LEs                 ; Yes        ; |wrapper|non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[67][0]             ;
; 8:1                ; 8 bits    ; 40 LEs        ; 0 LEs                ; 40 LEs                 ; Yes        ; |wrapper|non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[66][0]             ;
; 8:1                ; 8 bits    ; 40 LEs        ; 0 LEs                ; 40 LEs                 ; Yes        ; |wrapper|non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[65][5]             ;
; 8:1                ; 8 bits    ; 40 LEs        ; 0 LEs                ; 40 LEs                 ; Yes        ; |wrapper|non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[64][6]             ;
; 8:1                ; 8 bits    ; 40 LEs        ; 0 LEs                ; 40 LEs                 ; Yes        ; |wrapper|non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[63][6]             ;
; 8:1                ; 8 bits    ; 40 LEs        ; 0 LEs                ; 40 LEs                 ; Yes        ; |wrapper|non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[62][6]             ;
; 8:1                ; 8 bits    ; 40 LEs        ; 0 LEs                ; 40 LEs                 ; Yes        ; |wrapper|non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[61][5]             ;
; 8:1                ; 8 bits    ; 40 LEs        ; 0 LEs                ; 40 LEs                 ; Yes        ; |wrapper|non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[60][4]             ;
; 8:1                ; 8 bits    ; 40 LEs        ; 0 LEs                ; 40 LEs                 ; Yes        ; |wrapper|non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[59][2]             ;
; 8:1                ; 8 bits    ; 40 LEs        ; 0 LEs                ; 40 LEs                 ; Yes        ; |wrapper|non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[58][4]             ;
; 8:1                ; 8 bits    ; 40 LEs        ; 0 LEs                ; 40 LEs                 ; Yes        ; |wrapper|non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[57][6]             ;
; 8:1                ; 8 bits    ; 40 LEs        ; 0 LEs                ; 40 LEs                 ; Yes        ; |wrapper|non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[56][6]             ;
; 8:1                ; 8 bits    ; 40 LEs        ; 0 LEs                ; 40 LEs                 ; Yes        ; |wrapper|non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[55][6]             ;
; 8:1                ; 8 bits    ; 40 LEs        ; 0 LEs                ; 40 LEs                 ; Yes        ; |wrapper|non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[54][6]             ;
; 8:1                ; 8 bits    ; 40 LEs        ; 0 LEs                ; 40 LEs                 ; Yes        ; |wrapper|non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[53][3]             ;
; 8:1                ; 8 bits    ; 40 LEs        ; 0 LEs                ; 40 LEs                 ; Yes        ; |wrapper|non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[52][7]             ;
; 8:1                ; 8 bits    ; 40 LEs        ; 0 LEs                ; 40 LEs                 ; Yes        ; |wrapper|non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[51][1]             ;
; 8:1                ; 8 bits    ; 40 LEs        ; 0 LEs                ; 40 LEs                 ; Yes        ; |wrapper|non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[50][1]             ;
; 8:1                ; 8 bits    ; 40 LEs        ; 0 LEs                ; 40 LEs                 ; Yes        ; |wrapper|non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[49][4]             ;
; 8:1                ; 8 bits    ; 40 LEs        ; 0 LEs                ; 40 LEs                 ; Yes        ; |wrapper|non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[48][7]             ;
; 8:1                ; 8 bits    ; 40 LEs        ; 0 LEs                ; 40 LEs                 ; Yes        ; |wrapper|non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[47][5]             ;
; 8:1                ; 8 bits    ; 40 LEs        ; 0 LEs                ; 40 LEs                 ; Yes        ; |wrapper|non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[46][5]             ;
; 8:1                ; 8 bits    ; 40 LEs        ; 0 LEs                ; 40 LEs                 ; Yes        ; |wrapper|non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[45][5]             ;
; 8:1                ; 8 bits    ; 40 LEs        ; 0 LEs                ; 40 LEs                 ; Yes        ; |wrapper|non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[44][5]             ;
; 8:1                ; 8 bits    ; 40 LEs        ; 0 LEs                ; 40 LEs                 ; Yes        ; |wrapper|non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[43][5]             ;
; 8:1                ; 8 bits    ; 40 LEs        ; 0 LEs                ; 40 LEs                 ; Yes        ; |wrapper|non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[42][3]             ;
; 8:1                ; 8 bits    ; 40 LEs        ; 0 LEs                ; 40 LEs                 ; Yes        ; |wrapper|non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[41][4]             ;
; 8:1                ; 8 bits    ; 40 LEs        ; 0 LEs                ; 40 LEs                 ; Yes        ; |wrapper|non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[40][4]             ;
; 8:1                ; 8 bits    ; 40 LEs        ; 0 LEs                ; 40 LEs                 ; Yes        ; |wrapper|non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[39][5]             ;
; 8:1                ; 8 bits    ; 40 LEs        ; 0 LEs                ; 40 LEs                 ; Yes        ; |wrapper|non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[38][4]             ;
; 8:1                ; 8 bits    ; 40 LEs        ; 0 LEs                ; 40 LEs                 ; Yes        ; |wrapper|non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[37][4]             ;
; 8:1                ; 8 bits    ; 40 LEs        ; 0 LEs                ; 40 LEs                 ; Yes        ; |wrapper|non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[36][4]             ;
; 8:1                ; 8 bits    ; 40 LEs        ; 0 LEs                ; 40 LEs                 ; Yes        ; |wrapper|non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[35][7]             ;
; 8:1                ; 8 bits    ; 40 LEs        ; 0 LEs                ; 40 LEs                 ; Yes        ; |wrapper|non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[34][6]             ;
; 8:1                ; 8 bits    ; 40 LEs        ; 0 LEs                ; 40 LEs                 ; Yes        ; |wrapper|non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[33][4]             ;
; 8:1                ; 8 bits    ; 40 LEs        ; 0 LEs                ; 40 LEs                 ; Yes        ; |wrapper|non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[32][7]             ;
; 8:1                ; 8 bits    ; 40 LEs        ; 0 LEs                ; 40 LEs                 ; Yes        ; |wrapper|non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[31][4]             ;
; 8:1                ; 8 bits    ; 40 LEs        ; 0 LEs                ; 40 LEs                 ; Yes        ; |wrapper|non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[30][3]             ;
; 8:1                ; 8 bits    ; 40 LEs        ; 0 LEs                ; 40 LEs                 ; Yes        ; |wrapper|non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[29][0]             ;
; 8:1                ; 8 bits    ; 40 LEs        ; 0 LEs                ; 40 LEs                 ; Yes        ; |wrapper|non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[28][1]             ;
; 8:1                ; 8 bits    ; 40 LEs        ; 0 LEs                ; 40 LEs                 ; Yes        ; |wrapper|non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[27][1]             ;
; 8:1                ; 8 bits    ; 40 LEs        ; 0 LEs                ; 40 LEs                 ; Yes        ; |wrapper|non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[26][7]             ;
; 8:1                ; 8 bits    ; 40 LEs        ; 0 LEs                ; 40 LEs                 ; Yes        ; |wrapper|non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[25][6]             ;
; 8:1                ; 8 bits    ; 40 LEs        ; 0 LEs                ; 40 LEs                 ; Yes        ; |wrapper|non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[24][4]             ;
; 8:1                ; 8 bits    ; 40 LEs        ; 0 LEs                ; 40 LEs                 ; Yes        ; |wrapper|non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[23][5]             ;
; 8:1                ; 8 bits    ; 40 LEs        ; 0 LEs                ; 40 LEs                 ; Yes        ; |wrapper|non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[22][5]             ;
; 8:1                ; 8 bits    ; 40 LEs        ; 0 LEs                ; 40 LEs                 ; Yes        ; |wrapper|non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[21][1]             ;
; 8:1                ; 8 bits    ; 40 LEs        ; 0 LEs                ; 40 LEs                 ; Yes        ; |wrapper|non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[20][0]             ;
; 8:1                ; 8 bits    ; 40 LEs        ; 0 LEs                ; 40 LEs                 ; Yes        ; |wrapper|non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[19][5]             ;
; 8:1                ; 8 bits    ; 40 LEs        ; 0 LEs                ; 40 LEs                 ; Yes        ; |wrapper|non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[18][2]             ;
; 8:1                ; 8 bits    ; 40 LEs        ; 0 LEs                ; 40 LEs                 ; Yes        ; |wrapper|non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[17][2]             ;
; 8:1                ; 8 bits    ; 40 LEs        ; 0 LEs                ; 40 LEs                 ; Yes        ; |wrapper|non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[16][2]             ;
; 8:1                ; 8 bits    ; 40 LEs        ; 0 LEs                ; 40 LEs                 ; Yes        ; |wrapper|non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[15][0]             ;
; 8:1                ; 8 bits    ; 40 LEs        ; 0 LEs                ; 40 LEs                 ; Yes        ; |wrapper|non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[14][0]             ;
; 8:1                ; 8 bits    ; 40 LEs        ; 0 LEs                ; 40 LEs                 ; Yes        ; |wrapper|non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[13][5]             ;
; 8:1                ; 8 bits    ; 40 LEs        ; 0 LEs                ; 40 LEs                 ; Yes        ; |wrapper|non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[12][6]             ;
; 8:1                ; 8 bits    ; 40 LEs        ; 0 LEs                ; 40 LEs                 ; Yes        ; |wrapper|non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[11][6]             ;
; 8:1                ; 8 bits    ; 40 LEs        ; 0 LEs                ; 40 LEs                 ; Yes        ; |wrapper|non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[10][3]             ;
; 8:1                ; 8 bits    ; 40 LEs        ; 0 LEs                ; 40 LEs                 ; Yes        ; |wrapper|non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[9][3]              ;
; 8:1                ; 8 bits    ; 40 LEs        ; 0 LEs                ; 40 LEs                 ; Yes        ; |wrapper|non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[8][3]              ;
; 8:1                ; 8 bits    ; 40 LEs        ; 0 LEs                ; 40 LEs                 ; Yes        ; |wrapper|non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[7][4]              ;
; 8:1                ; 8 bits    ; 40 LEs        ; 0 LEs                ; 40 LEs                 ; Yes        ; |wrapper|non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[6][3]              ;
; 8:1                ; 8 bits    ; 40 LEs        ; 0 LEs                ; 40 LEs                 ; Yes        ; |wrapper|non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[5][5]              ;
; 8:1                ; 8 bits    ; 40 LEs        ; 0 LEs                ; 40 LEs                 ; Yes        ; |wrapper|non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[4][3]              ;
; 8:1                ; 8 bits    ; 40 LEs        ; 0 LEs                ; 40 LEs                 ; Yes        ; |wrapper|non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[3][3]              ;
; 8:1                ; 8 bits    ; 40 LEs        ; 0 LEs                ; 40 LEs                 ; Yes        ; |wrapper|non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[2][1]              ;
; 8:1                ; 8 bits    ; 40 LEs        ; 0 LEs                ; 40 LEs                 ; Yes        ; |wrapper|non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[1][0]              ;
; 8:1                ; 8 bits    ; 40 LEs        ; 0 LEs                ; 40 LEs                 ; Yes        ; |wrapper|non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[0][4]              ;
; 11:1               ; 8 bits    ; 56 LEs        ; 8 LEs                ; 48 LEs                 ; Yes        ; |wrapper|non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[100][31]           ;
; 11:1               ; 8 bits    ; 56 LEs        ; 8 LEs                ; 48 LEs                 ; Yes        ; |wrapper|non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[100][19]           ;
; 10:1               ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |wrapper|non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[100][14]           ;
; 11:1               ; 8 bits    ; 56 LEs        ; 8 LEs                ; 48 LEs                 ; Yes        ; |wrapper|non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[99][31]            ;
; 11:1               ; 8 bits    ; 56 LEs        ; 8 LEs                ; 48 LEs                 ; Yes        ; |wrapper|non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[99][16]            ;
; 10:1               ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |wrapper|non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[99][11]            ;
; 11:1               ; 8 bits    ; 56 LEs        ; 8 LEs                ; 48 LEs                 ; Yes        ; |wrapper|non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[98][24]            ;
; 11:1               ; 8 bits    ; 56 LEs        ; 8 LEs                ; 48 LEs                 ; Yes        ; |wrapper|non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[98][20]            ;
; 10:1               ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |wrapper|non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[98][15]            ;
; 11:1               ; 8 bits    ; 56 LEs        ; 8 LEs                ; 48 LEs                 ; Yes        ; |wrapper|non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[97][31]            ;
; 11:1               ; 8 bits    ; 56 LEs        ; 8 LEs                ; 48 LEs                 ; Yes        ; |wrapper|non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[97][16]            ;
; 10:1               ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |wrapper|non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[97][11]            ;
; 11:1               ; 8 bits    ; 56 LEs        ; 8 LEs                ; 48 LEs                 ; Yes        ; |wrapper|non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[96][25]            ;
; 11:1               ; 8 bits    ; 56 LEs        ; 8 LEs                ; 48 LEs                 ; Yes        ; |wrapper|non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[96][22]            ;
; 10:1               ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |wrapper|non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[96][11]            ;
; 11:1               ; 8 bits    ; 56 LEs        ; 8 LEs                ; 48 LEs                 ; Yes        ; |wrapper|non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[95][31]            ;
; 11:1               ; 8 bits    ; 56 LEs        ; 8 LEs                ; 48 LEs                 ; Yes        ; |wrapper|non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[95][22]            ;
; 10:1               ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |wrapper|non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[95][11]            ;
; 11:1               ; 8 bits    ; 56 LEs        ; 8 LEs                ; 48 LEs                 ; Yes        ; |wrapper|non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[94][27]            ;
; 11:1               ; 8 bits    ; 56 LEs        ; 8 LEs                ; 48 LEs                 ; Yes        ; |wrapper|non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[94][20]            ;
; 10:1               ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |wrapper|non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[94][13]            ;
; 11:1               ; 8 bits    ; 56 LEs        ; 8 LEs                ; 48 LEs                 ; Yes        ; |wrapper|non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[93][30]            ;
; 11:1               ; 8 bits    ; 56 LEs        ; 8 LEs                ; 48 LEs                 ; Yes        ; |wrapper|non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[93][20]            ;
; 10:1               ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |wrapper|non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[93][15]            ;
; 11:1               ; 8 bits    ; 56 LEs        ; 8 LEs                ; 48 LEs                 ; Yes        ; |wrapper|non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[92][28]            ;
; 11:1               ; 8 bits    ; 56 LEs        ; 8 LEs                ; 48 LEs                 ; Yes        ; |wrapper|non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[92][19]            ;
; 10:1               ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |wrapper|non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[92][10]            ;
; 11:1               ; 8 bits    ; 56 LEs        ; 8 LEs                ; 48 LEs                 ; Yes        ; |wrapper|non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[91][24]            ;
; 11:1               ; 8 bits    ; 56 LEs        ; 8 LEs                ; 48 LEs                 ; Yes        ; |wrapper|non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[91][17]            ;
; 10:1               ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |wrapper|non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[91][12]            ;
; 11:1               ; 8 bits    ; 56 LEs        ; 8 LEs                ; 48 LEs                 ; Yes        ; |wrapper|non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[90][24]            ;
; 11:1               ; 8 bits    ; 56 LEs        ; 8 LEs                ; 48 LEs                 ; Yes        ; |wrapper|non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[90][18]            ;
; 10:1               ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |wrapper|non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[90][8]             ;
; 11:1               ; 8 bits    ; 56 LEs        ; 8 LEs                ; 48 LEs                 ; Yes        ; |wrapper|non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[89][29]            ;
; 11:1               ; 8 bits    ; 56 LEs        ; 8 LEs                ; 48 LEs                 ; Yes        ; |wrapper|non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[89][18]            ;
; 10:1               ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |wrapper|non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[89][13]            ;
; 11:1               ; 8 bits    ; 56 LEs        ; 8 LEs                ; 48 LEs                 ; Yes        ; |wrapper|non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[88][26]            ;
; 11:1               ; 8 bits    ; 56 LEs        ; 8 LEs                ; 48 LEs                 ; Yes        ; |wrapper|non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[88][21]            ;
; 10:1               ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |wrapper|non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[88][12]            ;
; 11:1               ; 8 bits    ; 56 LEs        ; 8 LEs                ; 48 LEs                 ; Yes        ; |wrapper|non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[87][30]            ;
; 11:1               ; 8 bits    ; 56 LEs        ; 8 LEs                ; 48 LEs                 ; Yes        ; |wrapper|non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[87][19]            ;
; 10:1               ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |wrapper|non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[87][8]             ;
; 11:1               ; 8 bits    ; 56 LEs        ; 8 LEs                ; 48 LEs                 ; Yes        ; |wrapper|non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[86][25]            ;
; 11:1               ; 8 bits    ; 56 LEs        ; 8 LEs                ; 48 LEs                 ; Yes        ; |wrapper|non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[86][21]            ;
; 10:1               ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |wrapper|non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[86][10]            ;
; 11:1               ; 8 bits    ; 56 LEs        ; 8 LEs                ; 48 LEs                 ; Yes        ; |wrapper|non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[85][30]            ;
; 11:1               ; 8 bits    ; 56 LEs        ; 8 LEs                ; 48 LEs                 ; Yes        ; |wrapper|non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[85][17]            ;
; 10:1               ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |wrapper|non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[85][15]            ;
; 11:1               ; 8 bits    ; 56 LEs        ; 8 LEs                ; 48 LEs                 ; Yes        ; |wrapper|non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[84][30]            ;
; 11:1               ; 8 bits    ; 56 LEs        ; 8 LEs                ; 48 LEs                 ; Yes        ; |wrapper|non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[84][17]            ;
; 10:1               ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |wrapper|non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[84][8]             ;
; 11:1               ; 8 bits    ; 56 LEs        ; 8 LEs                ; 48 LEs                 ; Yes        ; |wrapper|non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[83][25]            ;
; 11:1               ; 8 bits    ; 56 LEs        ; 8 LEs                ; 48 LEs                 ; Yes        ; |wrapper|non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[83][22]            ;
; 10:1               ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |wrapper|non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[83][9]             ;
; 11:1               ; 8 bits    ; 56 LEs        ; 8 LEs                ; 48 LEs                 ; Yes        ; |wrapper|non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[82][30]            ;
; 11:1               ; 8 bits    ; 56 LEs        ; 8 LEs                ; 48 LEs                 ; Yes        ; |wrapper|non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[82][23]            ;
; 10:1               ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |wrapper|non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[82][15]            ;
; 11:1               ; 8 bits    ; 56 LEs        ; 8 LEs                ; 48 LEs                 ; Yes        ; |wrapper|non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[81][27]            ;
; 11:1               ; 8 bits    ; 56 LEs        ; 8 LEs                ; 48 LEs                 ; Yes        ; |wrapper|non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[81][23]            ;
; 10:1               ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |wrapper|non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[81][13]            ;
; 11:1               ; 8 bits    ; 56 LEs        ; 8 LEs                ; 48 LEs                 ; Yes        ; |wrapper|non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[80][29]            ;
; 11:1               ; 8 bits    ; 56 LEs        ; 8 LEs                ; 48 LEs                 ; Yes        ; |wrapper|non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[80][19]            ;
; 10:1               ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |wrapper|non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[80][11]            ;
; 11:1               ; 8 bits    ; 56 LEs        ; 8 LEs                ; 48 LEs                 ; Yes        ; |wrapper|non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[79][28]            ;
; 11:1               ; 8 bits    ; 56 LEs        ; 8 LEs                ; 48 LEs                 ; Yes        ; |wrapper|non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[79][23]            ;
; 10:1               ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |wrapper|non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[79][11]            ;
; 11:1               ; 8 bits    ; 56 LEs        ; 8 LEs                ; 48 LEs                 ; Yes        ; |wrapper|non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[78][30]            ;
; 11:1               ; 8 bits    ; 56 LEs        ; 8 LEs                ; 48 LEs                 ; Yes        ; |wrapper|non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[78][17]            ;
; 10:1               ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |wrapper|non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[78][11]            ;
; 11:1               ; 8 bits    ; 56 LEs        ; 8 LEs                ; 48 LEs                 ; Yes        ; |wrapper|non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[77][29]            ;
; 11:1               ; 8 bits    ; 56 LEs        ; 8 LEs                ; 48 LEs                 ; Yes        ; |wrapper|non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[77][20]            ;
; 10:1               ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |wrapper|non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[77][10]            ;
; 11:1               ; 8 bits    ; 56 LEs        ; 8 LEs                ; 48 LEs                 ; Yes        ; |wrapper|non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[76][29]            ;
; 11:1               ; 8 bits    ; 56 LEs        ; 8 LEs                ; 48 LEs                 ; Yes        ; |wrapper|non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[76][18]            ;
; 10:1               ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |wrapper|non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[76][13]            ;
; 11:1               ; 8 bits    ; 56 LEs        ; 8 LEs                ; 48 LEs                 ; Yes        ; |wrapper|non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[75][28]            ;
; 11:1               ; 8 bits    ; 56 LEs        ; 8 LEs                ; 48 LEs                 ; Yes        ; |wrapper|non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[75][17]            ;
; 10:1               ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |wrapper|non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[75][10]            ;
; 11:1               ; 8 bits    ; 56 LEs        ; 8 LEs                ; 48 LEs                 ; Yes        ; |wrapper|non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[74][31]            ;
; 11:1               ; 8 bits    ; 56 LEs        ; 8 LEs                ; 48 LEs                 ; Yes        ; |wrapper|non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[74][16]            ;
; 10:1               ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |wrapper|non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[74][10]            ;
; 11:1               ; 8 bits    ; 56 LEs        ; 8 LEs                ; 48 LEs                 ; Yes        ; |wrapper|non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[73][31]            ;
; 11:1               ; 8 bits    ; 56 LEs        ; 8 LEs                ; 48 LEs                 ; Yes        ; |wrapper|non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[73][18]            ;
; 10:1               ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |wrapper|non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[73][9]             ;
; 11:1               ; 8 bits    ; 56 LEs        ; 8 LEs                ; 48 LEs                 ; Yes        ; |wrapper|non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[72][25]            ;
; 11:1               ; 8 bits    ; 56 LEs        ; 8 LEs                ; 48 LEs                 ; Yes        ; |wrapper|non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[72][16]            ;
; 10:1               ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |wrapper|non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[72][15]            ;
; 11:1               ; 8 bits    ; 56 LEs        ; 8 LEs                ; 48 LEs                 ; Yes        ; |wrapper|non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[71][25]            ;
; 11:1               ; 8 bits    ; 56 LEs        ; 8 LEs                ; 48 LEs                 ; Yes        ; |wrapper|non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[71][16]            ;
; 10:1               ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |wrapper|non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[71][11]            ;
; 11:1               ; 8 bits    ; 56 LEs        ; 8 LEs                ; 48 LEs                 ; Yes        ; |wrapper|non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[70][26]            ;
; 11:1               ; 8 bits    ; 56 LEs        ; 8 LEs                ; 48 LEs                 ; Yes        ; |wrapper|non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[70][21]            ;
; 10:1               ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |wrapper|non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[70][8]             ;
; 11:1               ; 8 bits    ; 56 LEs        ; 8 LEs                ; 48 LEs                 ; Yes        ; |wrapper|non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[69][28]            ;
; 11:1               ; 8 bits    ; 56 LEs        ; 8 LEs                ; 48 LEs                 ; Yes        ; |wrapper|non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[69][19]            ;
; 10:1               ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |wrapper|non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[69][8]             ;
; 11:1               ; 8 bits    ; 56 LEs        ; 8 LEs                ; 48 LEs                 ; Yes        ; |wrapper|non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[68][24]            ;
; 11:1               ; 8 bits    ; 56 LEs        ; 8 LEs                ; 48 LEs                 ; Yes        ; |wrapper|non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[68][22]            ;
; 10:1               ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |wrapper|non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[68][8]             ;
; 11:1               ; 8 bits    ; 56 LEs        ; 8 LEs                ; 48 LEs                 ; Yes        ; |wrapper|non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[67][27]            ;
; 11:1               ; 8 bits    ; 56 LEs        ; 8 LEs                ; 48 LEs                 ; Yes        ; |wrapper|non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[67][17]            ;
; 10:1               ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |wrapper|non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[67][9]             ;
; 11:1               ; 8 bits    ; 56 LEs        ; 8 LEs                ; 48 LEs                 ; Yes        ; |wrapper|non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[66][28]            ;
; 11:1               ; 8 bits    ; 56 LEs        ; 8 LEs                ; 48 LEs                 ; Yes        ; |wrapper|non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[66][22]            ;
; 10:1               ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |wrapper|non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[66][9]             ;
; 11:1               ; 8 bits    ; 56 LEs        ; 8 LEs                ; 48 LEs                 ; Yes        ; |wrapper|non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[65][28]            ;
; 11:1               ; 8 bits    ; 56 LEs        ; 8 LEs                ; 48 LEs                 ; Yes        ; |wrapper|non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[65][20]            ;
; 10:1               ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |wrapper|non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[65][9]             ;
; 11:1               ; 8 bits    ; 56 LEs        ; 8 LEs                ; 48 LEs                 ; Yes        ; |wrapper|non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[64][25]            ;
; 11:1               ; 8 bits    ; 56 LEs        ; 8 LEs                ; 48 LEs                 ; Yes        ; |wrapper|non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[64][21]            ;
; 10:1               ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |wrapper|non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[64][9]             ;
; 11:1               ; 8 bits    ; 56 LEs        ; 8 LEs                ; 48 LEs                 ; Yes        ; |wrapper|non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[63][29]            ;
; 11:1               ; 8 bits    ; 56 LEs        ; 8 LEs                ; 48 LEs                 ; Yes        ; |wrapper|non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[63][21]            ;
; 10:1               ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |wrapper|non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[63][11]            ;
; 11:1               ; 8 bits    ; 56 LEs        ; 8 LEs                ; 48 LEs                 ; Yes        ; |wrapper|non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[62][30]            ;
; 11:1               ; 8 bits    ; 56 LEs        ; 8 LEs                ; 48 LEs                 ; Yes        ; |wrapper|non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[62][16]            ;
; 10:1               ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |wrapper|non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[62][15]            ;
; 11:1               ; 8 bits    ; 56 LEs        ; 8 LEs                ; 48 LEs                 ; Yes        ; |wrapper|non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[61][29]            ;
; 11:1               ; 8 bits    ; 56 LEs        ; 8 LEs                ; 48 LEs                 ; Yes        ; |wrapper|non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[61][23]            ;
; 10:1               ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |wrapper|non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[61][14]            ;
; 11:1               ; 8 bits    ; 56 LEs        ; 8 LEs                ; 48 LEs                 ; Yes        ; |wrapper|non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[60][31]            ;
; 11:1               ; 8 bits    ; 56 LEs        ; 8 LEs                ; 48 LEs                 ; Yes        ; |wrapper|non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[60][17]            ;
; 10:1               ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |wrapper|non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[60][15]            ;
; 11:1               ; 8 bits    ; 56 LEs        ; 8 LEs                ; 48 LEs                 ; Yes        ; |wrapper|non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[59][29]            ;
; 11:1               ; 8 bits    ; 56 LEs        ; 8 LEs                ; 48 LEs                 ; Yes        ; |wrapper|non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[59][19]            ;
; 10:1               ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |wrapper|non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[59][10]            ;
; 11:1               ; 8 bits    ; 56 LEs        ; 8 LEs                ; 48 LEs                 ; Yes        ; |wrapper|non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[58][25]            ;
; 11:1               ; 8 bits    ; 56 LEs        ; 8 LEs                ; 48 LEs                 ; Yes        ; |wrapper|non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[58][17]            ;
; 10:1               ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |wrapper|non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[58][14]            ;
; 11:1               ; 8 bits    ; 56 LEs        ; 8 LEs                ; 48 LEs                 ; Yes        ; |wrapper|non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[57][31]            ;
; 11:1               ; 8 bits    ; 56 LEs        ; 8 LEs                ; 48 LEs                 ; Yes        ; |wrapper|non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[57][19]            ;
; 10:1               ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |wrapper|non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[57][11]            ;
; 11:1               ; 8 bits    ; 56 LEs        ; 8 LEs                ; 48 LEs                 ; Yes        ; |wrapper|non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[56][31]            ;
; 11:1               ; 8 bits    ; 56 LEs        ; 8 LEs                ; 48 LEs                 ; Yes        ; |wrapper|non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[56][22]            ;
; 10:1               ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |wrapper|non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[56][9]             ;
; 11:1               ; 8 bits    ; 56 LEs        ; 8 LEs                ; 48 LEs                 ; Yes        ; |wrapper|non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[55][27]            ;
; 11:1               ; 8 bits    ; 56 LEs        ; 8 LEs                ; 48 LEs                 ; Yes        ; |wrapper|non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[55][23]            ;
; 10:1               ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |wrapper|non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[55][11]            ;
; 11:1               ; 8 bits    ; 56 LEs        ; 8 LEs                ; 48 LEs                 ; Yes        ; |wrapper|non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[54][24]            ;
; 11:1               ; 8 bits    ; 56 LEs        ; 8 LEs                ; 48 LEs                 ; Yes        ; |wrapper|non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[54][16]            ;
; 10:1               ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |wrapper|non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[54][12]            ;
; 11:1               ; 8 bits    ; 56 LEs        ; 8 LEs                ; 48 LEs                 ; Yes        ; |wrapper|non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[53][30]            ;
; 11:1               ; 8 bits    ; 56 LEs        ; 8 LEs                ; 48 LEs                 ; Yes        ; |wrapper|non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[53][22]            ;
; 10:1               ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |wrapper|non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[53][10]            ;
; 11:1               ; 8 bits    ; 56 LEs        ; 8 LEs                ; 48 LEs                 ; Yes        ; |wrapper|non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[52][29]            ;
; 11:1               ; 8 bits    ; 56 LEs        ; 8 LEs                ; 48 LEs                 ; Yes        ; |wrapper|non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[52][16]            ;
; 10:1               ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |wrapper|non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[52][13]            ;
; 11:1               ; 8 bits    ; 56 LEs        ; 8 LEs                ; 48 LEs                 ; Yes        ; |wrapper|non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[51][28]            ;
; 11:1               ; 8 bits    ; 56 LEs        ; 8 LEs                ; 48 LEs                 ; Yes        ; |wrapper|non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[51][22]            ;
; 10:1               ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |wrapper|non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[51][8]             ;
; 11:1               ; 8 bits    ; 56 LEs        ; 8 LEs                ; 48 LEs                 ; Yes        ; |wrapper|non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[50][27]            ;
; 11:1               ; 8 bits    ; 56 LEs        ; 8 LEs                ; 48 LEs                 ; Yes        ; |wrapper|non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[50][22]            ;
; 10:1               ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |wrapper|non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[50][9]             ;
; 11:1               ; 8 bits    ; 56 LEs        ; 8 LEs                ; 48 LEs                 ; Yes        ; |wrapper|non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[49][29]            ;
; 11:1               ; 8 bits    ; 56 LEs        ; 8 LEs                ; 48 LEs                 ; Yes        ; |wrapper|non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[49][23]            ;
; 10:1               ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |wrapper|non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[49][11]            ;
; 11:1               ; 8 bits    ; 56 LEs        ; 8 LEs                ; 48 LEs                 ; Yes        ; |wrapper|non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[48][31]            ;
; 11:1               ; 8 bits    ; 56 LEs        ; 8 LEs                ; 48 LEs                 ; Yes        ; |wrapper|non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[48][18]            ;
; 10:1               ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |wrapper|non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[48][15]            ;
; 11:1               ; 8 bits    ; 56 LEs        ; 8 LEs                ; 48 LEs                 ; Yes        ; |wrapper|non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[47][29]            ;
; 11:1               ; 8 bits    ; 56 LEs        ; 8 LEs                ; 48 LEs                 ; Yes        ; |wrapper|non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[47][18]            ;
; 10:1               ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |wrapper|non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[47][13]            ;
; 11:1               ; 8 bits    ; 56 LEs        ; 8 LEs                ; 48 LEs                 ; Yes        ; |wrapper|non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[46][28]            ;
; 11:1               ; 8 bits    ; 56 LEs        ; 8 LEs                ; 48 LEs                 ; Yes        ; |wrapper|non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[46][21]            ;
; 10:1               ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |wrapper|non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[46][11]            ;
; 11:1               ; 8 bits    ; 56 LEs        ; 8 LEs                ; 48 LEs                 ; Yes        ; |wrapper|non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[45][26]            ;
; 11:1               ; 8 bits    ; 56 LEs        ; 8 LEs                ; 48 LEs                 ; Yes        ; |wrapper|non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[45][23]            ;
; 10:1               ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |wrapper|non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[45][11]            ;
; 11:1               ; 8 bits    ; 56 LEs        ; 8 LEs                ; 48 LEs                 ; Yes        ; |wrapper|non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[44][29]            ;
; 11:1               ; 8 bits    ; 56 LEs        ; 8 LEs                ; 48 LEs                 ; Yes        ; |wrapper|non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[44][16]            ;
; 10:1               ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |wrapper|non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[44][8]             ;
; 11:1               ; 8 bits    ; 56 LEs        ; 8 LEs                ; 48 LEs                 ; Yes        ; |wrapper|non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[43][27]            ;
; 11:1               ; 8 bits    ; 56 LEs        ; 8 LEs                ; 48 LEs                 ; Yes        ; |wrapper|non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[43][20]            ;
; 10:1               ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |wrapper|non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[43][14]            ;
; 11:1               ; 8 bits    ; 56 LEs        ; 8 LEs                ; 48 LEs                 ; Yes        ; |wrapper|non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[42][26]            ;
; 11:1               ; 8 bits    ; 56 LEs        ; 8 LEs                ; 48 LEs                 ; Yes        ; |wrapper|non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[42][21]            ;
; 10:1               ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |wrapper|non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[42][9]             ;
; 11:1               ; 8 bits    ; 56 LEs        ; 8 LEs                ; 48 LEs                 ; Yes        ; |wrapper|non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[41][28]            ;
; 11:1               ; 8 bits    ; 56 LEs        ; 8 LEs                ; 48 LEs                 ; Yes        ; |wrapper|non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[41][20]            ;
; 10:1               ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |wrapper|non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[41][11]            ;
; 11:1               ; 8 bits    ; 56 LEs        ; 8 LEs                ; 48 LEs                 ; Yes        ; |wrapper|non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[40][29]            ;
; 11:1               ; 8 bits    ; 56 LEs        ; 8 LEs                ; 48 LEs                 ; Yes        ; |wrapper|non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[40][17]            ;
; 10:1               ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |wrapper|non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[40][10]            ;
; 11:1               ; 8 bits    ; 56 LEs        ; 8 LEs                ; 48 LEs                 ; Yes        ; |wrapper|non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[39][30]            ;
; 11:1               ; 8 bits    ; 56 LEs        ; 8 LEs                ; 48 LEs                 ; Yes        ; |wrapper|non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[39][23]            ;
; 10:1               ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |wrapper|non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[39][11]            ;
; 11:1               ; 8 bits    ; 56 LEs        ; 8 LEs                ; 48 LEs                 ; Yes        ; |wrapper|non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[38][25]            ;
; 11:1               ; 8 bits    ; 56 LEs        ; 8 LEs                ; 48 LEs                 ; Yes        ; |wrapper|non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[38][17]            ;
; 10:1               ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |wrapper|non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[38][10]            ;
; 11:1               ; 8 bits    ; 56 LEs        ; 8 LEs                ; 48 LEs                 ; Yes        ; |wrapper|non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[37][29]            ;
; 11:1               ; 8 bits    ; 56 LEs        ; 8 LEs                ; 48 LEs                 ; Yes        ; |wrapper|non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[37][18]            ;
; 10:1               ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |wrapper|non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[37][12]            ;
; 11:1               ; 8 bits    ; 56 LEs        ; 8 LEs                ; 48 LEs                 ; Yes        ; |wrapper|non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[36][29]            ;
; 11:1               ; 8 bits    ; 56 LEs        ; 8 LEs                ; 48 LEs                 ; Yes        ; |wrapper|non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[36][18]            ;
; 10:1               ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |wrapper|non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[36][15]            ;
; 11:1               ; 8 bits    ; 56 LEs        ; 8 LEs                ; 48 LEs                 ; Yes        ; |wrapper|non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[35][29]            ;
; 11:1               ; 8 bits    ; 56 LEs        ; 8 LEs                ; 48 LEs                 ; Yes        ; |wrapper|non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[35][17]            ;
; 10:1               ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |wrapper|non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[35][10]            ;
; 11:1               ; 8 bits    ; 56 LEs        ; 8 LEs                ; 48 LEs                 ; Yes        ; |wrapper|non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[34][27]            ;
; 11:1               ; 8 bits    ; 56 LEs        ; 8 LEs                ; 48 LEs                 ; Yes        ; |wrapper|non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[34][22]            ;
; 10:1               ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |wrapper|non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[34][12]            ;
; 11:1               ; 8 bits    ; 56 LEs        ; 8 LEs                ; 48 LEs                 ; Yes        ; |wrapper|non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[33][28]            ;
; 11:1               ; 8 bits    ; 56 LEs        ; 8 LEs                ; 48 LEs                 ; Yes        ; |wrapper|non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[33][22]            ;
; 10:1               ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |wrapper|non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[33][10]            ;
; 11:1               ; 8 bits    ; 56 LEs        ; 8 LEs                ; 48 LEs                 ; Yes        ; |wrapper|non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[32][31]            ;
; 11:1               ; 8 bits    ; 56 LEs        ; 8 LEs                ; 48 LEs                 ; Yes        ; |wrapper|non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[32][22]            ;
; 10:1               ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |wrapper|non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[32][15]            ;
; 11:1               ; 8 bits    ; 56 LEs        ; 8 LEs                ; 48 LEs                 ; Yes        ; |wrapper|non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[31][31]            ;
; 11:1               ; 8 bits    ; 56 LEs        ; 8 LEs                ; 48 LEs                 ; Yes        ; |wrapper|non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[31][19]            ;
; 10:1               ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |wrapper|non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[31][11]            ;
; 11:1               ; 8 bits    ; 56 LEs        ; 8 LEs                ; 48 LEs                 ; Yes        ; |wrapper|non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[30][29]            ;
; 11:1               ; 8 bits    ; 56 LEs        ; 8 LEs                ; 48 LEs                 ; Yes        ; |wrapper|non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[30][18]            ;
; 10:1               ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |wrapper|non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[30][15]            ;
; 11:1               ; 8 bits    ; 56 LEs        ; 8 LEs                ; 48 LEs                 ; Yes        ; |wrapper|non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[29][26]            ;
; 11:1               ; 8 bits    ; 56 LEs        ; 8 LEs                ; 48 LEs                 ; Yes        ; |wrapper|non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[29][23]            ;
; 10:1               ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |wrapper|non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[29][12]            ;
; 11:1               ; 8 bits    ; 56 LEs        ; 8 LEs                ; 48 LEs                 ; Yes        ; |wrapper|non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[28][29]            ;
; 11:1               ; 8 bits    ; 56 LEs        ; 8 LEs                ; 48 LEs                 ; Yes        ; |wrapper|non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[28][23]            ;
; 10:1               ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |wrapper|non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[28][13]            ;
; 11:1               ; 8 bits    ; 56 LEs        ; 8 LEs                ; 48 LEs                 ; Yes        ; |wrapper|non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[27][29]            ;
; 11:1               ; 8 bits    ; 56 LEs        ; 8 LEs                ; 48 LEs                 ; Yes        ; |wrapper|non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[27][16]            ;
; 10:1               ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |wrapper|non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[27][9]             ;
; 11:1               ; 8 bits    ; 56 LEs        ; 8 LEs                ; 48 LEs                 ; Yes        ; |wrapper|non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[26][28]            ;
; 11:1               ; 8 bits    ; 56 LEs        ; 8 LEs                ; 48 LEs                 ; Yes        ; |wrapper|non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[26][23]            ;
; 10:1               ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |wrapper|non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[26][14]            ;
; 11:1               ; 8 bits    ; 56 LEs        ; 8 LEs                ; 48 LEs                 ; Yes        ; |wrapper|non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[25][24]            ;
; 11:1               ; 8 bits    ; 56 LEs        ; 8 LEs                ; 48 LEs                 ; Yes        ; |wrapper|non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[25][21]            ;
; 10:1               ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |wrapper|non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[25][15]            ;
; 11:1               ; 8 bits    ; 56 LEs        ; 8 LEs                ; 48 LEs                 ; Yes        ; |wrapper|non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[24][25]            ;
; 11:1               ; 8 bits    ; 56 LEs        ; 8 LEs                ; 48 LEs                 ; Yes        ; |wrapper|non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[24][16]            ;
; 10:1               ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |wrapper|non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[24][15]            ;
; 11:1               ; 8 bits    ; 56 LEs        ; 8 LEs                ; 48 LEs                 ; Yes        ; |wrapper|non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[23][30]            ;
; 11:1               ; 8 bits    ; 56 LEs        ; 8 LEs                ; 48 LEs                 ; Yes        ; |wrapper|non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[23][20]            ;
; 10:1               ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |wrapper|non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[23][10]            ;
; 11:1               ; 8 bits    ; 56 LEs        ; 8 LEs                ; 48 LEs                 ; Yes        ; |wrapper|non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[22][27]            ;
; 11:1               ; 8 bits    ; 56 LEs        ; 8 LEs                ; 48 LEs                 ; Yes        ; |wrapper|non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[22][21]            ;
; 10:1               ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |wrapper|non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[22][8]             ;
; 11:1               ; 8 bits    ; 56 LEs        ; 8 LEs                ; 48 LEs                 ; Yes        ; |wrapper|non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[21][29]            ;
; 11:1               ; 8 bits    ; 56 LEs        ; 8 LEs                ; 48 LEs                 ; Yes        ; |wrapper|non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[21][23]            ;
; 10:1               ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |wrapper|non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[21][13]            ;
; 11:1               ; 8 bits    ; 56 LEs        ; 8 LEs                ; 48 LEs                 ; Yes        ; |wrapper|non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[20][31]            ;
; 11:1               ; 8 bits    ; 56 LEs        ; 8 LEs                ; 48 LEs                 ; Yes        ; |wrapper|non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[20][19]            ;
; 10:1               ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |wrapper|non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[20][15]            ;
; 11:1               ; 8 bits    ; 56 LEs        ; 8 LEs                ; 48 LEs                 ; Yes        ; |wrapper|non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[19][30]            ;
; 11:1               ; 8 bits    ; 56 LEs        ; 8 LEs                ; 48 LEs                 ; Yes        ; |wrapper|non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[19][21]            ;
; 10:1               ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |wrapper|non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[19][13]            ;
; 11:1               ; 8 bits    ; 56 LEs        ; 8 LEs                ; 48 LEs                 ; Yes        ; |wrapper|non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[18][24]            ;
; 11:1               ; 8 bits    ; 56 LEs        ; 8 LEs                ; 48 LEs                 ; Yes        ; |wrapper|non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[18][19]            ;
; 10:1               ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |wrapper|non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[18][14]            ;
; 11:1               ; 8 bits    ; 56 LEs        ; 8 LEs                ; 48 LEs                 ; Yes        ; |wrapper|non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[17][29]            ;
; 11:1               ; 8 bits    ; 56 LEs        ; 8 LEs                ; 48 LEs                 ; Yes        ; |wrapper|non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[17][21]            ;
; 10:1               ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |wrapper|non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[17][12]            ;
; 11:1               ; 8 bits    ; 56 LEs        ; 8 LEs                ; 48 LEs                 ; Yes        ; |wrapper|non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[16][30]            ;
; 11:1               ; 8 bits    ; 56 LEs        ; 8 LEs                ; 48 LEs                 ; Yes        ; |wrapper|non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[16][22]            ;
; 10:1               ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |wrapper|non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[16][13]            ;
; 11:1               ; 8 bits    ; 56 LEs        ; 8 LEs                ; 48 LEs                 ; Yes        ; |wrapper|non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[15][29]            ;
; 11:1               ; 8 bits    ; 56 LEs        ; 8 LEs                ; 48 LEs                 ; Yes        ; |wrapper|non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[15][21]            ;
; 10:1               ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |wrapper|non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[15][14]            ;
; 11:1               ; 8 bits    ; 56 LEs        ; 8 LEs                ; 48 LEs                 ; Yes        ; |wrapper|non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[14][29]            ;
; 11:1               ; 8 bits    ; 56 LEs        ; 8 LEs                ; 48 LEs                 ; Yes        ; |wrapper|non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[14][18]            ;
; 10:1               ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |wrapper|non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[14][11]            ;
; 11:1               ; 8 bits    ; 56 LEs        ; 8 LEs                ; 48 LEs                 ; Yes        ; |wrapper|non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[13][25]            ;
; 11:1               ; 8 bits    ; 56 LEs        ; 8 LEs                ; 48 LEs                 ; Yes        ; |wrapper|non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[13][23]            ;
; 10:1               ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |wrapper|non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[13][12]            ;
; 11:1               ; 8 bits    ; 56 LEs        ; 8 LEs                ; 48 LEs                 ; Yes        ; |wrapper|non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[12][25]            ;
; 11:1               ; 8 bits    ; 56 LEs        ; 8 LEs                ; 48 LEs                 ; Yes        ; |wrapper|non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[12][18]            ;
; 10:1               ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |wrapper|non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[12][10]            ;
; 11:1               ; 8 bits    ; 56 LEs        ; 8 LEs                ; 48 LEs                 ; Yes        ; |wrapper|non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[11][25]            ;
; 11:1               ; 8 bits    ; 56 LEs        ; 8 LEs                ; 48 LEs                 ; Yes        ; |wrapper|non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[11][23]            ;
; 10:1               ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |wrapper|non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[11][15]            ;
; 11:1               ; 8 bits    ; 56 LEs        ; 8 LEs                ; 48 LEs                 ; Yes        ; |wrapper|non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[10][24]            ;
; 11:1               ; 8 bits    ; 56 LEs        ; 8 LEs                ; 48 LEs                 ; Yes        ; |wrapper|non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[10][22]            ;
; 10:1               ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |wrapper|non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[10][12]            ;
; 11:1               ; 8 bits    ; 56 LEs        ; 8 LEs                ; 48 LEs                 ; Yes        ; |wrapper|non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[9][26]             ;
; 11:1               ; 8 bits    ; 56 LEs        ; 8 LEs                ; 48 LEs                 ; Yes        ; |wrapper|non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[9][19]             ;
; 10:1               ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |wrapper|non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[9][13]             ;
; 11:1               ; 8 bits    ; 56 LEs        ; 8 LEs                ; 48 LEs                 ; Yes        ; |wrapper|non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[8][26]             ;
; 11:1               ; 8 bits    ; 56 LEs        ; 8 LEs                ; 48 LEs                 ; Yes        ; |wrapper|non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[8][23]             ;
; 10:1               ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |wrapper|non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[8][11]             ;
; 11:1               ; 8 bits    ; 56 LEs        ; 8 LEs                ; 48 LEs                 ; Yes        ; |wrapper|non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[7][24]             ;
; 11:1               ; 8 bits    ; 56 LEs        ; 8 LEs                ; 48 LEs                 ; Yes        ; |wrapper|non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[7][22]             ;
; 10:1               ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |wrapper|non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[7][14]             ;
; 11:1               ; 8 bits    ; 56 LEs        ; 8 LEs                ; 48 LEs                 ; Yes        ; |wrapper|non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[6][29]             ;
; 11:1               ; 8 bits    ; 56 LEs        ; 8 LEs                ; 48 LEs                 ; Yes        ; |wrapper|non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[6][21]             ;
; 10:1               ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |wrapper|non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[6][14]             ;
; 11:1               ; 8 bits    ; 56 LEs        ; 8 LEs                ; 48 LEs                 ; Yes        ; |wrapper|non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[5][24]             ;
; 11:1               ; 8 bits    ; 56 LEs        ; 8 LEs                ; 48 LEs                 ; Yes        ; |wrapper|non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[5][18]             ;
; 10:1               ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |wrapper|non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[5][14]             ;
; 11:1               ; 8 bits    ; 56 LEs        ; 8 LEs                ; 48 LEs                 ; Yes        ; |wrapper|non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[4][29]             ;
; 11:1               ; 8 bits    ; 56 LEs        ; 8 LEs                ; 48 LEs                 ; Yes        ; |wrapper|non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[4][22]             ;
; 10:1               ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |wrapper|non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[4][14]             ;
; 11:1               ; 8 bits    ; 56 LEs        ; 8 LEs                ; 48 LEs                 ; Yes        ; |wrapper|non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[3][29]             ;
; 11:1               ; 8 bits    ; 56 LEs        ; 8 LEs                ; 48 LEs                 ; Yes        ; |wrapper|non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[3][23]             ;
; 10:1               ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |wrapper|non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[3][14]             ;
; 11:1               ; 8 bits    ; 56 LEs        ; 8 LEs                ; 48 LEs                 ; Yes        ; |wrapper|non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[2][26]             ;
; 11:1               ; 8 bits    ; 56 LEs        ; 8 LEs                ; 48 LEs                 ; Yes        ; |wrapper|non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[2][21]             ;
; 10:1               ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |wrapper|non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[2][13]             ;
; 11:1               ; 8 bits    ; 56 LEs        ; 8 LEs                ; 48 LEs                 ; Yes        ; |wrapper|non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[1][28]             ;
; 11:1               ; 8 bits    ; 56 LEs        ; 8 LEs                ; 48 LEs                 ; Yes        ; |wrapper|non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[1][23]             ;
; 10:1               ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |wrapper|non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[1][12]             ;
; 11:1               ; 8 bits    ; 56 LEs        ; 8 LEs                ; 48 LEs                 ; Yes        ; |wrapper|non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[0][27]             ;
; 11:1               ; 8 bits    ; 56 LEs        ; 8 LEs                ; 48 LEs                 ; Yes        ; |wrapper|non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[0][21]             ;
; 10:1               ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |wrapper|non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|mem_array[0][11]             ;
; 8:1                ; 6 bits    ; 30 LEs        ; 12 LEs               ; 18 LEs                 ; Yes        ; |wrapper|non_forwarding:dut|ID_buf:ID_buf_block|EX_immediate[28]                                              ;
; 12:1               ; 15 bits   ; 120 LEs       ; 75 LEs               ; 45 LEs                 ; Yes        ; |wrapper|non_forwarding:dut|MA_stage:MA_stage_block|WB_ld_data[22]                                            ;
; 12:1               ; 4 bits    ; 32 LEs        ; 8 LEs                ; 24 LEs                 ; Yes        ; |wrapper|non_forwarding:dut|ID_buf:ID_buf_block|EX_immediate[2]                                               ;
; 10:1               ; 8 bits    ; 48 LEs        ; 16 LEs               ; 32 LEs                 ; Yes        ; |wrapper|non_forwarding:dut|ID_buf:ID_buf_block|EX_immediate[17]                                              ;
; 18:1               ; 7 bits    ; 84 LEs        ; 28 LEs               ; 56 LEs                 ; Yes        ; |wrapper|non_forwarding:dut|MA_stage:MA_stage_block|WB_ld_data[14]                                            ;
; 159:1              ; 3 bits    ; 318 LEs       ; 234 LEs              ; 84 LEs                 ; Yes        ; |wrapper|non_forwarding:dut|MA_stage:MA_stage_block|WB_ld_data[5]                                             ;
; 159:1              ; 3 bits    ; 318 LEs       ; 234 LEs              ; 84 LEs                 ; Yes        ; |wrapper|non_forwarding:dut|MA_stage:MA_stage_block|WB_ld_data[2]                                             ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |wrapper|non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|Mux2                         ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |wrapper|non_forwarding:dut|EX_stage:EX_stage_block|alu:alu_block|slr:slr_unit|stage2[4]                      ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |wrapper|non_forwarding:dut|WB_stage:WB_stage_block|mux_4to1:mux_wb_data|Mux23                                ;
; 4:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; No         ; |wrapper|non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|input_bank:input_buff|mux_4to1:mux|Mux24    ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; No         ; |wrapper|non_forwarding:dut|ID_stage:ID_stage_block|immGen:immGen_block|Selector23                            ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |wrapper|non_forwarding:dut|ID_stage:ID_stage_block|immGen:immGen_block|Selector23                            ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |wrapper|non_forwarding:dut|EX_stage:EX_stage_block|alu:alu_block|sll:sll_unit|stage3[28]                     ;
; 6:1                ; 25 bits   ; 100 LEs       ; 100 LEs              ; 0 LEs                  ; No         ; |wrapper|non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|output_bank:output_buf|Mux22                ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |wrapper|non_forwarding:dut|EX_stage:EX_stage_block|alu:alu_block|slr:slr_unit|stage4[1]                      ;
; 32:1               ; 32 bits   ; 672 LEs       ; 640 LEs              ; 32 LEs                 ; No         ; |wrapper|non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|MUX:muxA|Mux28                      ;
; 32:1               ; 32 bits   ; 672 LEs       ; 640 LEs              ; 32 LEs                 ; No         ; |wrapper|non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|MUX:muxB|Mux17                      ;
; 128:1              ; 25 bits   ; 2125 LEs      ; 1700 LEs             ; 425 LEs                ; No         ; |wrapper|non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank|Mux16                        ;
; 19:1               ; 29 bits   ; 348 LEs       ; 232 LEs              ; 116 LEs                ; No         ; |wrapper|non_forwarding:dut|EX_stage:EX_stage_block|alu:alu_block|Mux27                                       ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for non_forwarding:dut|IF_stage:IF_block|imem:imem_block|altsyncram:mem_rtl_0|altsyncram_pu71:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                 ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: non_forwarding:dut|IF_stage:IF_block|mux_2to1:mux_pc_sel ;
+----------------+-------+------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                         ;
+----------------+-------+------------------------------------------------------------------------------+
; WIDTH          ; 32    ; Signed Integer                                                               ;
+----------------+-------+------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: non_forwarding:dut|IF_buf:IF_buf_block ;
+----------------+-------+------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                       ;
+----------------+-------+------------------------------------------------------------+
; WIDTH          ; 32    ; Signed Integer                                             ;
+----------------+-------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: non_forwarding:dut|IF_buf:IF_buf_block|register_nor:inst_delay ;
+----------------+-------+------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------+
; WIDTH          ; 32    ; Signed Integer                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: non_forwarding:dut|IF_buf:IF_buf_block|register_nor:pc_delay ;
+----------------+-------+----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------+
; WIDTH          ; 32    ; Signed Integer                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: non_forwarding:dut|ID_stage:ID_stage_block|BRC:BRC_block|mux_2to1:mux_block ;
+----------------+-------+-------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------+
; WIDTH          ; 1     ; Signed Integer                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: non_forwarding:dut|EX_stage:EX_stage_block|mux_2to1:mux_op_a_sel ;
+----------------+-------+--------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------+
; WIDTH          ; 32    ; Signed Integer                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: non_forwarding:dut|EX_stage:EX_stage_block|mux_2to1:mux_op_b_sel ;
+----------------+-------+--------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------+
; WIDTH          ; 32    ; Signed Integer                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|input_bank:input_buff|register_nor:buttons_buf ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 32    ; Signed Integer                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|input_bank:input_buff|register_nor:swiches_buf ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 32    ; Signed Integer                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|input_bank:input_buff|register_nor:flag_buf ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 32    ; Signed Integer                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|input_bank:input_buff|mux_4to1:mux ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 32    ; Signed Integer                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|out_mux:mux_out_data|mux_4to1:mux_ ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 32    ; Signed Integer                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: non_forwarding:dut|WB_stage:WB_stage_block|mux_4to1:mux_wb_data ;
+----------------+-------+-------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------+
; WIDTH          ; 32    ; Signed Integer                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: non_forwarding:dut|IF_stage:IF_block|imem:imem_block|altsyncram:mem_rtl_0 ;
+------------------------------------+--------------------------------------------+------------------------------------------+
; Parameter Name                     ; Value                                      ; Type                                     ;
+------------------------------------+--------------------------------------------+------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                          ; Untyped                                  ;
; AUTO_CARRY_CHAINS                  ; ON                                         ; AUTO_CARRY                               ;
; IGNORE_CARRY_BUFFERS               ; OFF                                        ; IGNORE_CARRY                             ;
; AUTO_CASCADE_CHAINS                ; ON                                         ; AUTO_CASCADE                             ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                        ; IGNORE_CASCADE                           ;
; WIDTH_BYTEENA                      ; 1                                          ; Untyped                                  ;
; OPERATION_MODE                     ; ROM                                        ; Untyped                                  ;
; WIDTH_A                            ; 32                                         ; Untyped                                  ;
; WIDTHAD_A                          ; 11                                         ; Untyped                                  ;
; NUMWORDS_A                         ; 2048                                       ; Untyped                                  ;
; OUTDATA_REG_A                      ; UNREGISTERED                               ; Untyped                                  ;
; ADDRESS_ACLR_A                     ; NONE                                       ; Untyped                                  ;
; OUTDATA_ACLR_A                     ; NONE                                       ; Untyped                                  ;
; WRCONTROL_ACLR_A                   ; NONE                                       ; Untyped                                  ;
; INDATA_ACLR_A                      ; NONE                                       ; Untyped                                  ;
; BYTEENA_ACLR_A                     ; NONE                                       ; Untyped                                  ;
; WIDTH_B                            ; 1                                          ; Untyped                                  ;
; WIDTHAD_B                          ; 1                                          ; Untyped                                  ;
; NUMWORDS_B                         ; 1                                          ; Untyped                                  ;
; INDATA_REG_B                       ; CLOCK1                                     ; Untyped                                  ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                     ; Untyped                                  ;
; RDCONTROL_REG_B                    ; CLOCK1                                     ; Untyped                                  ;
; ADDRESS_REG_B                      ; CLOCK1                                     ; Untyped                                  ;
; OUTDATA_REG_B                      ; UNREGISTERED                               ; Untyped                                  ;
; BYTEENA_REG_B                      ; CLOCK1                                     ; Untyped                                  ;
; INDATA_ACLR_B                      ; NONE                                       ; Untyped                                  ;
; WRCONTROL_ACLR_B                   ; NONE                                       ; Untyped                                  ;
; ADDRESS_ACLR_B                     ; NONE                                       ; Untyped                                  ;
; OUTDATA_ACLR_B                     ; NONE                                       ; Untyped                                  ;
; RDCONTROL_ACLR_B                   ; NONE                                       ; Untyped                                  ;
; BYTEENA_ACLR_B                     ; NONE                                       ; Untyped                                  ;
; WIDTH_BYTEENA_A                    ; 1                                          ; Untyped                                  ;
; WIDTH_BYTEENA_B                    ; 1                                          ; Untyped                                  ;
; RAM_BLOCK_TYPE                     ; AUTO                                       ; Untyped                                  ;
; BYTE_SIZE                          ; 8                                          ; Untyped                                  ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                  ; Untyped                                  ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                       ; Untyped                                  ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                       ; Untyped                                  ;
; INIT_FILE                          ; db/non_forwarding.ram0_imem_37c714.hdl.mif ; Untyped                                  ;
; INIT_FILE_LAYOUT                   ; PORT_A                                     ; Untyped                                  ;
; MAXIMUM_DEPTH                      ; 0                                          ; Untyped                                  ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                     ; Untyped                                  ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                     ; Untyped                                  ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                     ; Untyped                                  ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                     ; Untyped                                  ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                            ; Untyped                                  ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                            ; Untyped                                  ;
; ENABLE_ECC                         ; FALSE                                      ; Untyped                                  ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                      ; Untyped                                  ;
; WIDTH_ECCSTATUS                    ; 3                                          ; Untyped                                  ;
; DEVICE_FAMILY                      ; Cyclone II                                 ; Untyped                                  ;
; CBXI_PARAMETER                     ; altsyncram_pu71                            ; Untyped                                  ;
+------------------------------------+--------------------------------------------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                      ;
+-------------------------------------------+---------------------------------------------------------------------------+
; Name                                      ; Value                                                                     ;
+-------------------------------------------+---------------------------------------------------------------------------+
; Number of entity instances                ; 1                                                                         ;
; Entity Instance                           ; non_forwarding:dut|IF_stage:IF_block|imem:imem_block|altsyncram:mem_rtl_0 ;
;     -- OPERATION_MODE                     ; ROM                                                                       ;
;     -- WIDTH_A                            ; 32                                                                        ;
;     -- NUMWORDS_A                         ; 2048                                                                      ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                              ;
;     -- WIDTH_B                            ; 1                                                                         ;
;     -- NUMWORDS_B                         ; 1                                                                         ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                    ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                 ;
+-------------------------------------------+---------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "non_forwarding:dut|hazard_detect:hazard_detect_inst"                                                             ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                  ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; ex_enable_o  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; mem_enable_o ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; wb_enable_o  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; mem_reset_no ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; wb_reset_no  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|input_bank:input_buff|register_nor:flag_buf" ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                            ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------+
; D[31..1] ; Input ; Info     ; Stuck at GND                                                                                       ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|input_bank:input_buff|register_nor:swiches_buf" ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                   ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------+
; en   ; Input ; Info     ; Stuck at VCC                                                                                              ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|input_bank:input_buff|register_nor:buttons_buf" ;
+----------+-------+----------+-------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                               ;
+----------+-------+----------+-------------------------------------------------------------------------------------------------------+
; en       ; Input ; Info     ; Stuck at VCC                                                                                          ;
; D[31..4] ; Input ; Info     ; Stuck at GND                                                                                          ;
+----------+-------+----------+-------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "non_forwarding:dut|EX_stage:EX_stage_block|alu:alu_block|sltu:sltu_unit|adder:subtractor" ;
+------+--------+----------+-------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                   ;
+------+--------+----------+-------------------------------------------------------------------------------------------+
; cin  ; Input  ; Info     ; Stuck at VCC                                                                              ;
; sum  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.       ;
+------+--------+----------+-------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "non_forwarding:dut|EX_stage:EX_stage_block|alu:alu_block|slt:slt_unit|adder:subtractor_unit" ;
+------------+--------+----------+----------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                ;
+------------+--------+----------+----------------------------------------------------------------------------------------+
; cin        ; Input  ; Info     ; Stuck at VCC                                                                           ;
; sum[30..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.    ;
; cout       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.    ;
+------------+--------+----------+----------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "non_forwarding:dut|EX_stage:EX_stage_block|alu:alu_block|subtractor:sub_unit" ;
+------+-------+----------+--------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                        ;
+------+-------+----------+--------------------------------------------------------------------------------+
; cin  ; Input ; Info     ; Stuck at VCC                                                                   ;
+------+-------+----------+--------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "non_forwarding:dut|EX_stage:EX_stage_block|alu:alu_block|adder:add_unit"            ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; cin  ; Input  ; Info     ; Stuck at GND                                                                        ;
; cout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "non_forwarding:dut|ID_stage:ID_stage_block|controlunit:controlunit"                                            ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                  ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; w_b_LSU    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; l_unsigned ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "non_forwarding:dut|ID_stage:ID_stage_block|BRC:BRC_block|cla_32bit:sub_block"       ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; S    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; Cin  ; Input  ; Info     ; Stuck at VCC                                                                        ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[0].register_inst" ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                    ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------+
; D    ; Input ; Info     ; Stuck at GND                                                                                               ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "non_forwarding:dut"                                                                                                                                                                             ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                                                                            ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; i_io_sw[31..17]   ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; i_io_btn          ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (4 bits) it drives.  The 28 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; o_pc_debug        ; Output ; Info     ; Explicitly unconnected                                                                                                                                                             ;
; o_insn_vld        ; Output ; Info     ; Explicitly unconnected                                                                                                                                                             ;
; o_io_ledr[31..18] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                ;
; o_io_ledg[31..9]  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                ;
; o_io_lcd          ; Output ; Info     ; Explicitly unconnected                                                                                                                                                             ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:30     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Sat Dec 14 11:08:12 2024
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off non_forwarding -c non_forwarding
Warning (20028): Parallel compilation is not licensed and has been disabled
Warning (10261): Verilog HDL Event Control warning at EX_stage.sv(37): Event Control contains a complex event expression
Info (12021): Found 1 design units, including 1 entities, in source file /ctmt/non_forwarding_fpga/00_src/ex/ex_stage.sv
    Info (12023): Found entity 1: EX_stage
Warning (10261): Verilog HDL Event Control warning at MA_stage.sv(65): Event Control contains a complex event expression
Info (12021): Found 1 design units, including 1 entities, in source file /ctmt/non_forwarding_fpga/00_src/ma/ma_stage.sv
    Info (12023): Found entity 1: MA_stage
Info (12021): Found 1 design units, including 1 entities, in source file /ctmt/non_forwarding_fpga/00_src/non_forwarding.sv
    Info (12023): Found entity 1: non_forwarding
Info (12021): Found 1 design units, including 1 entities, in source file /ctmt/non_forwarding_fpga/00_src/hazard_detect.sv
    Info (12023): Found entity 1: hazard_detect
Info (12021): Found 1 design units, including 1 entities, in source file /ctmt/non_forwarding_fpga/00_src/wb/wb_stage.sv
    Info (12023): Found entity 1: WB_stage
Info (12021): Found 1 design units, including 1 entities, in source file /ctmt/non_forwarding_fpga/00_src/wb/mux_4to1.sv
    Info (12023): Found entity 1: mux_4to1
Info (12021): Found 1 design units, including 1 entities, in source file /ctmt/non_forwarding_fpga/00_src/ma/lsu/00_src/pc_gen.sv
    Info (12023): Found entity 1: pc_gen
Info (12021): Found 1 design units, including 1 entities, in source file /ctmt/non_forwarding_fpga/00_src/ma/lsu/00_src/output_bank.sv
    Info (12023): Found entity 1: output_bank
Info (12021): Found 1 design units, including 1 entities, in source file /ctmt/non_forwarding_fpga/00_src/ma/lsu/00_src/out_mux.sv
    Info (12023): Found entity 1: out_mux
Info (12021): Found 1 design units, including 1 entities, in source file /ctmt/non_forwarding_fpga/00_src/ma/lsu/00_src/lsu.sv
    Info (12023): Found entity 1: LSU
Info (12021): Found 1 design units, including 1 entities, in source file /ctmt/non_forwarding_fpga/00_src/ma/lsu/00_src/input_bank.sv
    Info (12023): Found entity 1: input_bank
Info (12021): Found 1 design units, including 1 entities, in source file /ctmt/non_forwarding_fpga/00_src/ma/lsu/00_src/dmem.sv
    Info (12023): Found entity 1: dmem
Info (12021): Found 1 design units, including 1 entities, in source file /ctmt/non_forwarding_fpga/00_src/ma/lsu/00_src/decoder_2to4.sv
    Info (12023): Found entity 1: decoder_2to4
Info (12021): Found 1 design units, including 1 entities, in source file /ctmt/non_forwarding_fpga/00_src/ma/lsu/00_src/decode_buf.sv
    Info (12023): Found entity 1: decode_buf
Info (12021): Found 1 design units, including 1 entities, in source file /ctmt/non_forwarding_fpga/00_src/if/register_nor.sv
    Info (12023): Found entity 1: register_nor
Warning (10261): Verilog HDL Event Control warning at pc_reg.sv(8): Event Control contains a complex event expression
Info (12021): Found 1 design units, including 1 entities, in source file /ctmt/non_forwarding_fpga/00_src/if/pc_reg.sv
    Info (12023): Found entity 1: pc_reg
Info (12021): Found 1 design units, including 1 entities, in source file /ctmt/non_forwarding_fpga/00_src/if/pc_plus4.sv
    Info (12023): Found entity 1: pc_plus4
Info (12021): Found 1 design units, including 1 entities, in source file /ctmt/non_forwarding_fpga/00_src/if/imem.sv
    Info (12023): Found entity 1: imem
Info (12021): Found 1 design units, including 1 entities, in source file /ctmt/non_forwarding_fpga/00_src/if/if_stage.sv
    Info (12023): Found entity 1: IF_stage
Info (12021): Found 1 design units, including 1 entities, in source file /ctmt/non_forwarding_fpga/00_src/if/if_buf.sv
    Info (12023): Found entity 1: IF_buf
Info (12021): Found 1 design units, including 1 entities, in source file /ctmt/non_forwarding_fpga/00_src/id/immgen.sv
    Info (12023): Found entity 1: immGen
Info (12021): Found 1 design units, including 1 entities, in source file /ctmt/non_forwarding_fpga/00_src/id/id_stage.sv
    Info (12023): Found entity 1: ID_stage
Info (12021): Found 1 design units, including 1 entities, in source file /ctmt/non_forwarding_fpga/00_src/id/id_buf.sv
    Info (12023): Found entity 1: ID_buf
Info (12021): Found 1 design units, including 1 entities, in source file /ctmt/non_forwarding_fpga/00_src/id/controlunit.sv
    Info (12023): Found entity 1: controlunit
Info (12021): Found 1 design units, including 1 entities, in source file /ctmt/non_forwarding_fpga/00_src/id/regfile/register.sv
    Info (12023): Found entity 1: register
Info (12021): Found 1 design units, including 1 entities, in source file /ctmt/non_forwarding_fpga/00_src/id/regfile/regfile.sv
    Info (12023): Found entity 1: regfile
Info (12021): Found 1 design units, including 1 entities, in source file /ctmt/non_forwarding_fpga/00_src/id/regfile/mux2.sv
    Info (12023): Found entity 1: MUX2
Warning (12090): Entity "MUX" obtained from "../00_src/ID/regfile/MUX.sv" instead of from Quartus II megafunction library
Info (12021): Found 1 design units, including 1 entities, in source file /ctmt/non_forwarding_fpga/00_src/id/regfile/mux.sv
    Info (12023): Found entity 1: MUX
Info (12021): Found 1 design units, including 1 entities, in source file /ctmt/non_forwarding_fpga/00_src/id/regfile/decoder_5to32.sv
    Info (12023): Found entity 1: decoder_5to32
Info (12021): Found 1 design units, including 1 entities, in source file /ctmt/non_forwarding_fpga/00_src/id/brc/00_src/mux_2to1.sv
    Info (12023): Found entity 1: mux_2to1
Info (12021): Found 1 design units, including 1 entities, in source file /ctmt/non_forwarding_fpga/00_src/id/brc/00_src/cla_32bit.sv
    Info (12023): Found entity 1: cla_32bit
Info (12021): Found 1 design units, including 1 entities, in source file /ctmt/non_forwarding_fpga/00_src/id/brc/00_src/cla_4bit.sv
    Info (12023): Found entity 1: cla_4bit
Info (12021): Found 1 design units, including 1 entities, in source file /ctmt/non_forwarding_fpga/00_src/id/brc/00_src/brc.sv
    Info (12023): Found entity 1: BRC
Info (12021): Found 1 design units, including 1 entities, in source file /ctmt/non_forwarding_fpga/00_src/ex/alu/xor_32bit.sv
    Info (12023): Found entity 1: xor_32bit
Info (12021): Found 1 design units, including 1 entities, in source file /ctmt/non_forwarding_fpga/00_src/ex/alu/subtractor.sv
    Info (12023): Found entity 1: subtractor
Info (12021): Found 1 design units, including 1 entities, in source file /ctmt/non_forwarding_fpga/00_src/ex/alu/sra.sv
    Info (12023): Found entity 1: sra
Info (12021): Found 1 design units, including 1 entities, in source file /ctmt/non_forwarding_fpga/00_src/ex/alu/sltu.sv
    Info (12023): Found entity 1: sltu
Info (12021): Found 1 design units, including 1 entities, in source file /ctmt/non_forwarding_fpga/00_src/ex/alu/slt.sv
    Info (12023): Found entity 1: slt
Info (12021): Found 1 design units, including 1 entities, in source file /ctmt/non_forwarding_fpga/00_src/ex/alu/slr.sv
    Info (12023): Found entity 1: slr
Info (12021): Found 1 design units, including 1 entities, in source file /ctmt/non_forwarding_fpga/00_src/ex/alu/sll.sv
    Info (12023): Found entity 1: sll
Info (12021): Found 1 design units, including 1 entities, in source file /ctmt/non_forwarding_fpga/00_src/ex/alu/or_32bit.sv
    Info (12023): Found entity 1: or_32bit
Info (12021): Found 1 design units, including 1 entities, in source file /ctmt/non_forwarding_fpga/00_src/ex/alu/full_adder.sv
    Info (12023): Found entity 1: full_adder
Info (12021): Found 1 design units, including 1 entities, in source file /ctmt/non_forwarding_fpga/00_src/ex/alu/and_32bit.sv
    Info (12023): Found entity 1: and_32bit
Info (12021): Found 1 design units, including 1 entities, in source file /ctmt/non_forwarding_fpga/00_src/ex/alu/alu.sv
    Info (12023): Found entity 1: alu
Info (12021): Found 1 design units, including 1 entities, in source file /ctmt/non_forwarding_fpga/00_src/ex/alu/adder.sv
    Info (12023): Found entity 1: adder
Info (12021): Found 1 design units, including 1 entities, in source file /ctmt/non_forwarding_fpga/00_src/wrapper.sv
    Info (12023): Found entity 1: wrapper
Warning (10236): Verilog HDL Implicit Net warning at non_forwarding.sv(109): created implicit net for "WB_rd_wren"
Warning (10236): Verilog HDL Implicit Net warning at LSU.sv(49): created implicit net for "o_ACK"
Info (12127): Elaborating entity "wrapper" for the top level hierarchy
Warning (10230): Verilog HDL assignment warning at wrapper.sv(30): truncated value with size 42 to match size of target (32)
Info (12128): Elaborating entity "non_forwarding" for hierarchy "non_forwarding:dut"
Info (12128): Elaborating entity "IF_stage" for hierarchy "non_forwarding:dut|IF_stage:IF_block"
Info (12128): Elaborating entity "mux_2to1" for hierarchy "non_forwarding:dut|IF_stage:IF_block|mux_2to1:mux_pc_sel"
Info (12128): Elaborating entity "pc_reg" for hierarchy "non_forwarding:dut|IF_stage:IF_block|pc_reg:pc_reg_block"
Info (12128): Elaborating entity "pc_plus4" for hierarchy "non_forwarding:dut|IF_stage:IF_block|pc_plus4:pc_plus4_block"
Info (12128): Elaborating entity "imem" for hierarchy "non_forwarding:dut|IF_stage:IF_block|imem:imem_block"
Warning (10850): Verilog HDL warning at imem.sv(15): number of words (1451) in memory file does not match the number of elements in the address range [0:2047]
Warning (10030): Net "mem.data_a" at imem.sv(11) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "mem.waddr_a" at imem.sv(11) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "mem.we_a" at imem.sv(11) has no driver or initial value, using a default initial value '0'
Info (12128): Elaborating entity "IF_buf" for hierarchy "non_forwarding:dut|IF_buf:IF_buf_block"
Info (12128): Elaborating entity "register_nor" for hierarchy "non_forwarding:dut|IF_buf:IF_buf_block|register_nor:inst_delay"
Info (12128): Elaborating entity "ID_stage" for hierarchy "non_forwarding:dut|ID_stage:ID_stage_block"
Info (12128): Elaborating entity "regfile" for hierarchy "non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block"
Info (12128): Elaborating entity "MUX2" for hierarchy "non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|MUX2:rdaddr_en"
Info (12128): Elaborating entity "decoder_5to32" for hierarchy "non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|decoder_5to32:decoder5_32"
Info (12128): Elaborating entity "register" for hierarchy "non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|register:register_loop[0].register_inst"
Info (12128): Elaborating entity "MUX" for hierarchy "non_forwarding:dut|ID_stage:ID_stage_block|regfile:regfile_block|MUX:muxA"
Info (12128): Elaborating entity "immGen" for hierarchy "non_forwarding:dut|ID_stage:ID_stage_block|immGen:immGen_block"
Info (12128): Elaborating entity "BRC" for hierarchy "non_forwarding:dut|ID_stage:ID_stage_block|BRC:BRC_block"
Info (12128): Elaborating entity "cla_32bit" for hierarchy "non_forwarding:dut|ID_stage:ID_stage_block|BRC:BRC_block|cla_32bit:sub_block"
Info (12128): Elaborating entity "cla_4bit" for hierarchy "non_forwarding:dut|ID_stage:ID_stage_block|BRC:BRC_block|cla_32bit:sub_block|cla_4bit:cla_loop[0].cla"
Info (12128): Elaborating entity "mux_2to1" for hierarchy "non_forwarding:dut|ID_stage:ID_stage_block|BRC:BRC_block|mux_2to1:mux_block"
Info (12128): Elaborating entity "controlunit" for hierarchy "non_forwarding:dut|ID_stage:ID_stage_block|controlunit:controlunit"
Info (12128): Elaborating entity "ID_buf" for hierarchy "non_forwarding:dut|ID_buf:ID_buf_block"
Info (12128): Elaborating entity "EX_stage" for hierarchy "non_forwarding:dut|EX_stage:EX_stage_block"
Info (12128): Elaborating entity "alu" for hierarchy "non_forwarding:dut|EX_stage:EX_stage_block|alu:alu_block"
Info (12128): Elaborating entity "adder" for hierarchy "non_forwarding:dut|EX_stage:EX_stage_block|alu:alu_block|adder:add_unit"
Info (12128): Elaborating entity "full_adder" for hierarchy "non_forwarding:dut|EX_stage:EX_stage_block|alu:alu_block|adder:add_unit|full_adder:fa0"
Info (12128): Elaborating entity "subtractor" for hierarchy "non_forwarding:dut|EX_stage:EX_stage_block|alu:alu_block|subtractor:sub_unit"
Info (12128): Elaborating entity "slt" for hierarchy "non_forwarding:dut|EX_stage:EX_stage_block|alu:alu_block|slt:slt_unit"
Info (12128): Elaborating entity "sltu" for hierarchy "non_forwarding:dut|EX_stage:EX_stage_block|alu:alu_block|sltu:sltu_unit"
Info (12128): Elaborating entity "xor_32bit" for hierarchy "non_forwarding:dut|EX_stage:EX_stage_block|alu:alu_block|xor_32bit:xor_unit"
Info (12128): Elaborating entity "or_32bit" for hierarchy "non_forwarding:dut|EX_stage:EX_stage_block|alu:alu_block|or_32bit:or_unit"
Info (12128): Elaborating entity "and_32bit" for hierarchy "non_forwarding:dut|EX_stage:EX_stage_block|alu:alu_block|and_32bit:and_unit"
Info (12128): Elaborating entity "sll" for hierarchy "non_forwarding:dut|EX_stage:EX_stage_block|alu:alu_block|sll:sll_unit"
Info (12128): Elaborating entity "slr" for hierarchy "non_forwarding:dut|EX_stage:EX_stage_block|alu:alu_block|slr:slr_unit"
Info (12128): Elaborating entity "sra" for hierarchy "non_forwarding:dut|EX_stage:EX_stage_block|alu:alu_block|sra:sra_unit"
Info (12128): Elaborating entity "MA_stage" for hierarchy "non_forwarding:dut|MA_stage:MA_stage_block"
Info (12128): Elaborating entity "LSU" for hierarchy "non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block"
Info (12128): Elaborating entity "input_bank" for hierarchy "non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|input_bank:input_buff"
Info (12128): Elaborating entity "register_nor" for hierarchy "non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|input_bank:input_buff|register_nor:buttons_buf"
Info (12128): Elaborating entity "mux_4to1" for hierarchy "non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|input_bank:input_buff|mux_4to1:mux"
Info (12128): Elaborating entity "decode_buf" for hierarchy "non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|decode_buf:sel_buf"
Info (12128): Elaborating entity "output_bank" for hierarchy "non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|output_bank:output_buf"
Warning (10036): Verilog HDL or VHDL warning at output_bank.sv(34): object "addr_word" assigned a value but never read
Warning (10270): Verilog HDL Case Statement warning at output_bank.sv(55): incomplete case statement has no default case item
Info (12128): Elaborating entity "dmem" for hierarchy "non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|dmem:dmem_bank"
Info (12128): Elaborating entity "out_mux" for hierarchy "non_forwarding:dut|MA_stage:MA_stage_block|LSU:lsu_block|out_mux:mux_out_data"
Info (12128): Elaborating entity "WB_stage" for hierarchy "non_forwarding:dut|WB_stage:WB_stage_block"
Info (12128): Elaborating entity "hazard_detect" for hierarchy "non_forwarding:dut|hazard_detect:hazard_detect_inst"
Info (19000): Inferred 1 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "non_forwarding:dut|IF_stage:IF_block|imem:imem_block|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 32
        Info (286033): Parameter WIDTHAD_A set to 11
        Info (286033): Parameter NUMWORDS_A set to 2048
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/non_forwarding.ram0_imem_37c714.hdl.mif
Info (12130): Elaborated megafunction instantiation "non_forwarding:dut|IF_stage:IF_block|imem:imem_block|altsyncram:mem_rtl_0"
Info (12133): Instantiated megafunction "non_forwarding:dut|IF_stage:IF_block|imem:imem_block|altsyncram:mem_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "32"
    Info (12134): Parameter "WIDTHAD_A" = "11"
    Info (12134): Parameter "NUMWORDS_A" = "2048"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/non_forwarding.ram0_imem_37c714.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_pu71.tdf
    Info (12023): Found entity 1: altsyncram_pu71
Warning (127007): Memory Initialization File or Hexadecimal (Intel-Format) File "D:/CTMT/non_forwarding_fpga/15_kit/db/non_forwarding.ram0_imem_37c714.hdl.mif" contains "don't care" values -- overwriting them with 0s
Warning (127007): Memory Initialization File or Hexadecimal (Intel-Format) File "D:/CTMT/non_forwarding_fpga/15_kit/db/non_forwarding.ram0_imem_37c714.hdl.mif" contains "don't care" values -- overwriting them with 0s
Warning (12241): 3 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (144001): Generated suppressed messages file D:/CTMT/non_forwarding_fpga/15_kit/output_files/non_forwarding.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 10431 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 23 input pins
    Info (21059): Implemented 83 output pins
    Info (21061): Implemented 10293 logic cells
    Info (21064): Implemented 32 RAM segments
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 17 warnings
    Info: Peak virtual memory: 4683 megabytes
    Info: Processing ended: Sat Dec 14 11:08:50 2024
    Info: Elapsed time: 00:00:38
    Info: Total CPU time (on all processors): 00:00:35


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in D:/CTMT/non_forwarding_fpga/15_kit/output_files/non_forwarding.map.smsg.


