"""
==========================================================================
VectorAdderComboRTL_test.py
==========================================================================
Test case for VectorAdderComboRTL functional unit.

Author : Cheng Tan
  Date : April 17, 2022
"""


from pymtl3                       import *
from ....lib.basic.en_rdy.test_sinks           import TestSinkRTL
from ....lib.basic.en_rdy.test_srcs            import TestSrcRTL

from ..VectorAdderComboRTL        import VectorAdderComboRTL
from ....lib.opt_type             import *
from ....lib.messages             import *

#-------------------------------------------------------------------------
# Test harness
#-------------------------------------------------------------------------

class TestHarness( Component ):

  def construct( s, FunctionUnit, DataType, data_bw, PredicateType, CtrlType,
                 num_inports, num_outports, data_mem_size,
                 src0_msgs, src1_msgs, src_const_msgs,
                 src_predicate, ctrl_msgs, sink_msgs0 ):

    s.src_in0       = TestSrcRTL( DataType,      src0_msgs      )
    s.src_in1       = TestSrcRTL( DataType,      src1_msgs      )
    s.src_const     = TestSrcRTL( DataType,      src_const_msgs )
    s.src_predicate = TestSrcRTL( PredicateType, src_predicate  )
    s.src_opt       = TestSrcRTL( CtrlType,      ctrl_msgs      )
    s.sink_out0     = TestSinkRTL( DataType,      sink_msgs0     )

    s.dut = FunctionUnit( DataType, PredicateType, CtrlType,
                          num_inports, num_outports, data_mem_size, 4, data_bw )

    s.dut.recv_in_count[0] //= 1
    s.dut.recv_in_count[1] //= 1
    # s.dut.initial_carry_in //= 0

    connect( s.src_in0.send,       s.dut.recv_in[0]     )
    connect( s.src_in1.send,       s.dut.recv_in[1]     )
    connect( s.src_const.send,     s.dut.recv_const     )
    connect( s.src_predicate.send, s.dut.recv_predicate )
    connect( s.src_opt.send,       s.dut.recv_opt       )
    connect( s.dut.send_out[0],    s.sink_out0.recv     )

  def done( s ):
    return s.src_in0.done()  and s.src_in1.done()   and\
           s.src_opt.done()  and s.sink_out0.done()

  def line_trace( s ):
    return s.dut.line_trace()

def run_sim( test_harness, max_cycles=10 ):
  test_harness.elaborate()
  test_harness.apply( DefaultPassGroup() )
  test_harness.sim_reset()

  # Run simulation
  ncycles = 0
  print()
  print( "{}:{}".format( ncycles, test_harness.line_trace() ))
  while not test_harness.done() and ncycles < max_cycles:
    test_harness.sim_tick()
    ncycles += 1
    print( "{}:{}".format( ncycles, test_harness.line_trace() ))

  # Check timeout
  assert ncycles < max_cycles

  test_harness.sim_tick()
  test_harness.sim_tick()
  test_harness.sim_tick()

def test_vector_adder_combo():
  FU            = VectorAdderComboRTL
  data_bw       = 64
  DataType      = mk_data( data_bw, 1 )
  PredicateType = mk_predicate( 1, 1 )
  num_inports   = 4
  num_outports  = 1
  data_mem_size = 8
  CtrlType      = mk_ctrl( num_fu_in=num_inports )

  FuInType      = mk_bits( clog2( num_inports + 1 ) )
  pickRegister  = [ FuInType( x+1 ) for x in range( num_inports ) ]

  src_in0       = [ DataType(0x1111, 1), DataType(0x7777, 1), DataType(0x4332, 1)  ]
  src_in1       = [ DataType(0x2222, 1), DataType(0x7889, 1), DataType(0x3333, 1)  ]
  src_const     = [ DataType(0x3543, 1), DataType(0x1234, 1), DataType(0x3543, 1)  ]
  src_predicate = [ PredicateType(1, 0), PredicateType(1, 0), PredicateType(1, 1 ) ]
  sink_out0     = [ DataType(0x3333, 1), DataType(0xf000, 1), DataType(0xdef, 1) ]
  src_opt       = [ CtrlType( OPT_VEC_ADD, b1( 1 ), pickRegister ),
                    CtrlType( OPT_VEC_ADD, b1( 0 ), pickRegister ),
                    CtrlType( OPT_VEC_SUB_CONST, b1( 1 ), pickRegister ) ]

  th = TestHarness( FU, DataType, data_bw, PredicateType, CtrlType,
                    num_inports, num_outports, data_mem_size,
                    src_in0, src_in1, src_const, src_predicate,
                    src_opt, sink_out0 )
  run_sim( th )

