TRACE::2021-05-03.12:36:50::SCWPlatform::Trying to open the hw design at D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.12:36:50::SCWPlatform::DSA given D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.12:36:50::SCWPlatform::DSA absoulate path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.12:36:52::SCWPlatform::DSA directory D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw
TRACE::2021-05-03.12:36:52::SCWPlatform:: Platform Path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.12:36:52::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-05-03.12:36:52::SCWPlatform::Do not have an existing db opened. 
TRACE::2021-05-03.12:36:53::SCWPlatform::Opened new HwDB with name top_simple_0
TRACE::2021-05-03.12:36:54::SCWWriter::formatted JSON is {
	"platformName":	"simple_hw",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"simple_hw",
	"platHandOff":	"D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/top_simple.xsa",
	"platIntHandOff":	"<platformDir>/hw/top_simple.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	""
}
TRACE::2021-05-03.12:36:54::SCWWriter::formatted JSON is {
	"platformName":	"simple_hw",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"simple_hw",
	"platHandOff":	"D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/top_simple.xsa",
	"platIntHandOff":	"<platformDir>/hw/top_simple.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"simple_hw",
	"systems":	[{
			"systemName":	"simple_hw",
			"systemDesc":	"simple_hw",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"simple_hw"
		}]
}
TRACE::2021-05-03.12:36:54::SCWPlatform::Boot application domains not present, creating them
TRACE::2021-05-03.12:36:54::SCWDomain::checking for install qemu data   : 
TRACE::2021-05-03.12:36:54::SCWDomain:: Using the QEMU Data from install at  : D:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/
TRACE::2021-05-03.12:36:54::SCWDomain:: Using the QEMU args  from install at  : D:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2021-05-03.12:36:54::SCWPlatform::Trying to open the hw design at D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.12:36:54::SCWPlatform::DSA given D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.12:36:54::SCWPlatform::DSA absoulate path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.12:36:54::SCWPlatform::DSA directory D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw
TRACE::2021-05-03.12:36:54::SCWPlatform:: Platform Path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.12:36:54::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-05-03.12:36:54::SCWPlatform::Trying to set the existing hwdb with name top_simple_0
TRACE::2021-05-03.12:36:54::SCWPlatform::Opened existing hwdb top_simple_0
TRACE::2021-05-03.12:36:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-03.12:36:54::SCWPlatform::Trying to open the hw design at D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.12:36:54::SCWPlatform::DSA given D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.12:36:54::SCWPlatform::DSA absoulate path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.12:36:54::SCWPlatform::DSA directory D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw
TRACE::2021-05-03.12:36:54::SCWPlatform:: Platform Path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.12:36:54::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-05-03.12:36:54::SCWPlatform::Trying to set the existing hwdb with name top_simple_0
TRACE::2021-05-03.12:36:54::SCWPlatform::Opened existing hwdb top_simple_0
TRACE::2021-05-03.12:36:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-03.12:36:54::SCWPlatform::Trying to open the hw design at D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.12:36:54::SCWPlatform::DSA given D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.12:36:54::SCWPlatform::DSA absoulate path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.12:36:54::SCWPlatform::DSA directory D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw
TRACE::2021-05-03.12:36:54::SCWPlatform:: Platform Path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.12:36:54::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-05-03.12:36:54::SCWPlatform::Trying to set the existing hwdb with name top_simple_0
TRACE::2021-05-03.12:36:54::SCWPlatform::Opened existing hwdb top_simple_0
TRACE::2021-05-03.12:36:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-03.12:36:54::SCWPlatform::Boot application domain added for zynq_fsbl
TRACE::2021-05-03.12:36:54::SCWPlatform::Generating the sources  .
TRACE::2021-05-03.12:36:54::SCWBDomain::Generating boot domain sources.
TRACE::2021-05-03.12:36:54::SCWBDomain:: Generating the zynq_fsbl Application.
TRACE::2021-05-03.12:36:54::SCWPlatform::Trying to open the hw design at D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.12:36:54::SCWPlatform::DSA given D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.12:36:54::SCWPlatform::DSA absoulate path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.12:36:54::SCWPlatform::DSA directory D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw
TRACE::2021-05-03.12:36:54::SCWPlatform:: Platform Path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.12:36:54::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-05-03.12:36:54::SCWPlatform::Trying to set the existing hwdb with name top_simple_0
TRACE::2021-05-03.12:36:54::SCWPlatform::Opened existing hwdb top_simple_0
TRACE::2021-05-03.12:36:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-03.12:36:54::SCWMssOS::Checking the sw design at  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-03.12:36:54::SCWMssOS::DEBUG:  swdes dump  
TRACE::2021-05-03.12:36:54::SCWMssOS::No sw design opened at  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-03.12:36:54::SCWMssOS::mss does not exists at D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-03.12:36:54::SCWMssOS::Creating sw design at  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-03.12:36:54::SCWMssOS::Adding the swdes entry, created swdb D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-03.12:36:54::SCWMssOS::updating the scw layer changes to swdes at   D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-03.12:36:54::SCWMssOS::Writing mss at D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-03.12:36:54::SCWMssOS::Completed writing the mss file at D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp
TRACE::2021-05-03.12:36:54::SCWMssOS::Picking up changes from newly written mss file into SCW Layer. 
TRACE::2021-05-03.12:36:54::SCWMssOS::Updated the changes from newly written mss file into SCW Layer. 
TRACE::2021-05-03.12:36:54::SCWBDomain::Completed writing the mss file at D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp
TRACE::2021-05-03.12:37:25::SCWPlatform::Generating sources Done.
TRACE::2021-05-03.12:37:25::SCWPlatform::Trying to open the hw design at D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.12:37:25::SCWPlatform::DSA given D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.12:37:25::SCWPlatform::DSA absoulate path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.12:37:25::SCWPlatform::DSA directory D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw
TRACE::2021-05-03.12:37:25::SCWPlatform:: Platform Path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.12:37:25::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-05-03.12:37:25::SCWPlatform::Trying to set the existing hwdb with name top_simple_0
TRACE::2021-05-03.12:37:25::SCWPlatform::Opened existing hwdb top_simple_0
TRACE::2021-05-03.12:37:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-03.12:37:25::SCWMssOS::Checking the sw design at  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-03.12:37:25::SCWMssOS::DEBUG:  swdes dump  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss||

KEYINFO::2021-05-03.12:37:25::SCWMssOS::Could not open the swdb for D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
KEYINFO::2021-05-03.12:37:25::SCWMssOS::Could not open the sw design at  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
ERROR: [Hsi 55-1558] Software Design D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss is not found

TRACE::2021-05-03.12:37:25::SCWMssOS::Cleared the swdb table entry
TRACE::2021-05-03.12:37:25::SCWMssOS::No sw design opened at  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-03.12:37:25::SCWMssOS::mss exists loading the mss file  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-03.12:37:25::SCWMssOS::Opened the sw design from mss  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-03.12:37:25::SCWMssOS::Adding the swdes entry D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2021-05-03.12:37:25::SCWMssOS::updating the scw layer about changes
TRACE::2021-05-03.12:37:25::SCWMssOS::Opened the sw design.  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-03.12:37:25::SCWMssOS::Saving the mss changes D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-03.12:37:25::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-05-03.12:37:25::SCWMssOS::Completed writemss as part of save.
TRACE::2021-05-03.12:37:25::SCWMssOS::Commit changes completed.
TRACE::2021-05-03.12:37:25::SCWPlatform::Trying to open the hw design at D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.12:37:25::SCWPlatform::DSA given D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.12:37:25::SCWPlatform::DSA absoulate path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.12:37:25::SCWPlatform::DSA directory D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw
TRACE::2021-05-03.12:37:25::SCWPlatform:: Platform Path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.12:37:25::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-05-03.12:37:25::SCWPlatform::Trying to set the existing hwdb with name top_simple_0
TRACE::2021-05-03.12:37:25::SCWPlatform::Opened existing hwdb top_simple_0
TRACE::2021-05-03.12:37:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-03.12:37:25::SCWMssOS::Checking the sw design at  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-03.12:37:25::SCWMssOS::DEBUG:  swdes dump  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-05-03.12:37:25::SCWMssOS::Sw design exists and opened at  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-03.12:37:25::SCWPlatform::Trying to open the hw design at D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.12:37:25::SCWPlatform::DSA given D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.12:37:25::SCWPlatform::DSA absoulate path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.12:37:25::SCWPlatform::DSA directory D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw
TRACE::2021-05-03.12:37:25::SCWPlatform:: Platform Path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.12:37:25::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-05-03.12:37:25::SCWPlatform::Trying to set the existing hwdb with name top_simple_0
TRACE::2021-05-03.12:37:25::SCWPlatform::Opened existing hwdb top_simple_0
TRACE::2021-05-03.12:37:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-03.12:37:25::SCWMssOS::Checking the sw design at  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-03.12:37:25::SCWMssOS::DEBUG:  swdes dump  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-05-03.12:37:25::SCWMssOS::Sw design exists and opened at  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-03.12:37:25::SCWPlatform::Trying to open the hw design at D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.12:37:25::SCWPlatform::DSA given D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.12:37:25::SCWPlatform::DSA absoulate path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.12:37:25::SCWPlatform::DSA directory D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw
TRACE::2021-05-03.12:37:25::SCWPlatform:: Platform Path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.12:37:25::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-05-03.12:37:25::SCWPlatform::Trying to set the existing hwdb with name top_simple_0
TRACE::2021-05-03.12:37:25::SCWPlatform::Opened existing hwdb top_simple_0
TRACE::2021-05-03.12:37:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-03.12:37:25::SCWMssOS::Checking the sw design at  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-03.12:37:25::SCWMssOS::DEBUG:  swdes dump  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-05-03.12:37:25::SCWMssOS::Sw design exists and opened at  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-03.12:37:25::SCWWriter::formatted JSON is {
	"platformName":	"simple_hw",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"simple_hw",
	"platHandOff":	"D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/top_simple.xsa",
	"platIntHandOff":	"<platformDir>/hw/top_simple.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"simple_hw",
	"systems":	[{
			"systemName":	"simple_hw",
			"systemDesc":	"simple_hw",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"simple_hw",
			"sysActiveDom":	"zynq_fsbl",
			"sysDefaultDom":	"",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"3c0a30bf8dd8567f6f4993dd134ea95a",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2021-05-03.12:37:25::SCWDomain::checking for install qemu data   : 
TRACE::2021-05-03.12:37:25::SCWDomain:: Using the QEMU Data from install at  : D:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/
TRACE::2021-05-03.12:37:25::SCWDomain:: Using the QEMU args  from install at  : D:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2021-05-03.12:37:25::SCWPlatform::Trying to open the hw design at D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.12:37:25::SCWPlatform::DSA given D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.12:37:25::SCWPlatform::DSA absoulate path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.12:37:25::SCWPlatform::DSA directory D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw
TRACE::2021-05-03.12:37:25::SCWPlatform:: Platform Path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.12:37:25::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-05-03.12:37:25::SCWPlatform::Trying to set the existing hwdb with name top_simple_0
TRACE::2021-05-03.12:37:25::SCWPlatform::Opened existing hwdb top_simple_0
TRACE::2021-05-03.12:37:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-03.12:37:25::SCWPlatform::Trying to open the hw design at D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.12:37:25::SCWPlatform::DSA given D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.12:37:25::SCWPlatform::DSA absoulate path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.12:37:25::SCWPlatform::DSA directory D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw
TRACE::2021-05-03.12:37:25::SCWPlatform:: Platform Path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.12:37:25::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-05-03.12:37:25::SCWPlatform::Trying to set the existing hwdb with name top_simple_0
TRACE::2021-05-03.12:37:25::SCWPlatform::Opened existing hwdb top_simple_0
TRACE::2021-05-03.12:37:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-03.12:37:25::SCWPlatform::Trying to open the hw design at D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.12:37:25::SCWPlatform::DSA given D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.12:37:25::SCWPlatform::DSA absoulate path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.12:37:25::SCWPlatform::DSA directory D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw
TRACE::2021-05-03.12:37:25::SCWPlatform:: Platform Path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.12:37:25::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-05-03.12:37:25::SCWPlatform::Trying to set the existing hwdb with name top_simple_0
TRACE::2021-05-03.12:37:25::SCWPlatform::Opened existing hwdb top_simple_0
TRACE::2021-05-03.12:37:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-03.12:37:25::SCWMssOS::Checking the sw design at  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-03.12:37:25::SCWMssOS::DEBUG:  swdes dump  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-05-03.12:37:25::SCWMssOS::No sw design opened at  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-03.12:37:25::SCWMssOS::mss does not exists at D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-03.12:37:25::SCWMssOS::Creating sw design at  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-03.12:37:25::SCWMssOS::Adding the swdes entry, created swdb D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-03.12:37:25::SCWMssOS::updating the scw layer changes to swdes at   D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-03.12:37:25::SCWMssOS::Writing mss at D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-03.12:37:25::SCWMssOS::Completed writing the mss file at D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2021-05-03.12:37:25::SCWMssOS::Picking up changes from newly written mss file into SCW Layer. 
TRACE::2021-05-03.12:37:25::SCWMssOS::Updated the changes from newly written mss file into SCW Layer. 
TRACE::2021-05-03.12:37:25::SCWMssOS::Completed writing the mss file at D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2021-05-03.12:37:25::SCWMssOS::Forcing BSP Sources regeneration.
TRACE::2021-05-03.12:37:27::SCWMssOS::Saving the mss changes D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-03.12:37:27::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-05-03.12:37:27::SCWMssOS::Completed writemss as part of save.
TRACE::2021-05-03.12:37:27::SCWMssOS::Commit changes completed.
TRACE::2021-05-03.12:37:27::SCWMssOS::Saving the mss changes D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-03.12:37:27::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-05-03.12:37:27::SCWMssOS::Running validate of swdbs.
KEYINFO::2021-05-03.12:37:27::SCWMssOS::Could not open the swdb for D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
KEYINFO::2021-05-03.12:37:27::SCWMssOS::Could not open the sw design at  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
ERROR: [Hsi 55-1558] Software Design D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss is not found

TRACE::2021-05-03.12:37:27::SCWMssOS::Cleared the swdb table entry
TRACE::2021-05-03.12:37:27::SCWMssOS::Adding the swdes entry, mss present, able to open swdb D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2021-05-03.12:37:27::SCWMssOS::Writing the mss file completed D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-03.12:37:27::SCWMssOS::Commit changes completed.
TRACE::2021-05-03.12:37:27::SCWPlatform::Trying to open the hw design at D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.12:37:27::SCWPlatform::DSA given D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.12:37:27::SCWPlatform::DSA absoulate path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.12:37:27::SCWPlatform::DSA directory D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw
TRACE::2021-05-03.12:37:27::SCWPlatform:: Platform Path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.12:37:27::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-05-03.12:37:27::SCWPlatform::Trying to set the existing hwdb with name top_simple_0
TRACE::2021-05-03.12:37:27::SCWPlatform::Opened existing hwdb top_simple_0
TRACE::2021-05-03.12:37:27::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-03.12:37:27::SCWMssOS::Checking the sw design at  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-03.12:37:27::SCWMssOS::DEBUG:  swdes dump  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-05-03.12:37:27::SCWMssOS::Sw design exists and opened at  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-03.12:37:27::SCWPlatform::Trying to open the hw design at D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.12:37:27::SCWPlatform::DSA given D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.12:37:27::SCWPlatform::DSA absoulate path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.12:37:27::SCWPlatform::DSA directory D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw
TRACE::2021-05-03.12:37:27::SCWPlatform:: Platform Path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.12:37:27::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-05-03.12:37:27::SCWPlatform::Trying to set the existing hwdb with name top_simple_0
TRACE::2021-05-03.12:37:27::SCWPlatform::Opened existing hwdb top_simple_0
TRACE::2021-05-03.12:37:27::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-03.12:37:27::SCWMssOS::Checking the sw design at  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-03.12:37:27::SCWMssOS::DEBUG:  swdes dump  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-05-03.12:37:27::SCWMssOS::Sw design exists and opened at  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-03.12:37:27::SCWPlatform::Trying to open the hw design at D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.12:37:27::SCWPlatform::DSA given D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.12:37:27::SCWPlatform::DSA absoulate path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.12:37:27::SCWPlatform::DSA directory D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw
TRACE::2021-05-03.12:37:27::SCWPlatform:: Platform Path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.12:37:27::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-05-03.12:37:27::SCWPlatform::Trying to set the existing hwdb with name top_simple_0
TRACE::2021-05-03.12:37:27::SCWPlatform::Opened existing hwdb top_simple_0
TRACE::2021-05-03.12:37:27::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-03.12:37:27::SCWMssOS::Checking the sw design at  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-03.12:37:27::SCWMssOS::DEBUG:  swdes dump  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-05-03.12:37:27::SCWMssOS::Sw design exists and opened at  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-03.12:37:27::SCWPlatform::Trying to open the hw design at D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.12:37:27::SCWPlatform::DSA given D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.12:37:27::SCWPlatform::DSA absoulate path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.12:37:27::SCWPlatform::DSA directory D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw
TRACE::2021-05-03.12:37:27::SCWPlatform:: Platform Path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.12:37:27::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-05-03.12:37:27::SCWPlatform::Trying to set the existing hwdb with name top_simple_0
TRACE::2021-05-03.12:37:27::SCWPlatform::Opened existing hwdb top_simple_0
TRACE::2021-05-03.12:37:27::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-03.12:37:27::SCWMssOS::Checking the sw design at  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-03.12:37:27::SCWMssOS::DEBUG:  swdes dump  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-05-03.12:37:27::SCWMssOS::Sw design exists and opened at  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-03.12:37:27::SCWPlatform::Trying to open the hw design at D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.12:37:27::SCWPlatform::DSA given D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.12:37:27::SCWPlatform::DSA absoulate path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.12:37:27::SCWPlatform::DSA directory D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw
TRACE::2021-05-03.12:37:27::SCWPlatform:: Platform Path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.12:37:27::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-05-03.12:37:27::SCWPlatform::Trying to set the existing hwdb with name top_simple_0
TRACE::2021-05-03.12:37:27::SCWPlatform::Opened existing hwdb top_simple_0
TRACE::2021-05-03.12:37:27::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-03.12:37:27::SCWMssOS::Checking the sw design at  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-03.12:37:27::SCWMssOS::DEBUG:  swdes dump  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-05-03.12:37:27::SCWMssOS::Sw design exists and opened at  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-03.12:37:27::SCWPlatform::Trying to open the hw design at D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.12:37:27::SCWPlatform::DSA given D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.12:37:27::SCWPlatform::DSA absoulate path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.12:37:27::SCWPlatform::DSA directory D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw
TRACE::2021-05-03.12:37:27::SCWPlatform:: Platform Path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.12:37:27::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-05-03.12:37:27::SCWPlatform::Trying to set the existing hwdb with name top_simple_0
TRACE::2021-05-03.12:37:27::SCWPlatform::Opened existing hwdb top_simple_0
TRACE::2021-05-03.12:37:27::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-03.12:37:27::SCWMssOS::Checking the sw design at  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-03.12:37:27::SCWMssOS::DEBUG:  swdes dump  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-05-03.12:37:27::SCWMssOS::Sw design exists and opened at  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-03.12:37:27::SCWWriter::formatted JSON is {
	"platformName":	"simple_hw",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"simple_hw",
	"platHandOff":	"D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/top_simple.xsa",
	"platIntHandOff":	"<platformDir>/hw/top_simple.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"simple_hw",
	"systems":	[{
			"systemName":	"simple_hw",
			"systemDesc":	"simple_hw",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"simple_hw",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"3c0a30bf8dd8567f6f4993dd134ea95a",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone_domain",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"D:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"D:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"399eef1bb6d25709371c05ae11a5f3ef",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2021-05-03.12:37:27::SCWPlatform::Started generating the artifacts platform simple_hw
TRACE::2021-05-03.12:37:27::SCWPlatform::Sanity checking of platform is completed
LOG::2021-05-03.12:37:27::SCWPlatform::Started generating the artifacts for system configuration simple_hw
LOG::2021-05-03.12:37:27::SCWSystem::Checking the domain zynq_fsbl
LOG::2021-05-03.12:37:27::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2021-05-03.12:37:27::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2021-05-03.12:37:27::SCWDomain::Skipping the build for domain :  zynq_fsbl
LOG::2021-05-03.12:37:27::SCWSystem::Checking the domain standalone_domain
LOG::2021-05-03.12:37:27::SCWSystem::Not a boot domain 
LOG::2021-05-03.12:37:27::SCWSystem::Started Processing the domain standalone_domain
TRACE::2021-05-03.12:37:27::SCWDomain::Generating domain artifcats
TRACE::2021-05-03.12:37:27::SCWMssOS::Generating standalone artifcats
TRACE::2021-05-03.12:37:27::SCWMssOS::Copying the qemu file from  D:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt To D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/export/simple_hw/sw/simple_hw/qemu/
TRACE::2021-05-03.12:37:27::SCWMssOS::Copying the qemu file from  D:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt To D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/export/simple_hw/sw/simple_hw/standalone_domain/qemu/
TRACE::2021-05-03.12:37:27::SCWMssOS:: Copying the user libraries. 
TRACE::2021-05-03.12:37:27::SCWPlatform::Trying to open the hw design at D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.12:37:27::SCWPlatform::DSA given D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.12:37:27::SCWPlatform::DSA absoulate path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.12:37:27::SCWPlatform::DSA directory D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw
TRACE::2021-05-03.12:37:27::SCWPlatform:: Platform Path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.12:37:27::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-05-03.12:37:27::SCWPlatform::Trying to set the existing hwdb with name top_simple_0
TRACE::2021-05-03.12:37:27::SCWPlatform::Opened existing hwdb top_simple_0
TRACE::2021-05-03.12:37:27::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-03.12:37:27::SCWMssOS::Checking the sw design at  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-03.12:37:27::SCWMssOS::DEBUG:  swdes dump  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-05-03.12:37:27::SCWMssOS::Sw design exists and opened at  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-03.12:37:27::SCWMssOS::Completed writing the mss file at D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2021-05-03.12:37:27::SCWMssOS::Mss edits present, copying mssfile into export location D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-03.12:37:27::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2021-05-03.12:37:27::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2021-05-03.12:37:27::SCWDomain::Skipping the build for domain :  standalone_domain
TRACE::2021-05-03.12:37:27::SCWMssOS::skipping the bsp build ... 
TRACE::2021-05-03.12:37:27::SCWMssOS::Copying to export directory.
TRACE::2021-05-03.12:37:27::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2021-05-03.12:37:27::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
TRACE::2021-05-03.12:37:27::SCWMssOS:: Completed Standalone Artifacts creation 
LOG::2021-05-03.12:37:27::SCWSystem::Completed Processing the domain standalone_domain
LOG::2021-05-03.12:37:27::SCWSystem::Completed Processing the sysconfig simple_hw
LOG::2021-05-03.12:37:27::SCWPlatform::Completed generating the artifacts for system configuration simple_hw
TRACE::2021-05-03.12:37:27::SCWPlatform::Started preparing the platform 
TRACE::2021-05-03.12:37:27::SCWSystem::Writing the bif file for system config simple_hw
TRACE::2021-05-03.12:37:27::SCWSystem::dir created 
TRACE::2021-05-03.12:37:27::SCWSystem::Writing the bif 
TRACE::2021-05-03.12:37:27::SCWPlatform::Started writing the spfm file 
TRACE::2021-05-03.12:37:27::SCWPlatform::Started writing the xpfm file 
TRACE::2021-05-03.12:37:27::SCWPlatform::Completed generating the platform
TRACE::2021-05-03.12:37:27::SCWMssOS::Saving the mss changes D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-03.12:37:27::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-05-03.12:37:27::SCWMssOS::Completed writemss as part of save.
TRACE::2021-05-03.12:37:27::SCWMssOS::Commit changes completed.
TRACE::2021-05-03.12:37:27::SCWMssOS::Saving the mss changes D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-03.12:37:27::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-05-03.12:37:27::SCWMssOS::Completed writemss as part of save.
TRACE::2021-05-03.12:37:27::SCWMssOS::Commit changes completed.
TRACE::2021-05-03.12:37:27::SCWPlatform::Trying to open the hw design at D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.12:37:27::SCWPlatform::DSA given D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.12:37:27::SCWPlatform::DSA absoulate path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.12:37:27::SCWPlatform::DSA directory D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw
TRACE::2021-05-03.12:37:27::SCWPlatform:: Platform Path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.12:37:27::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-05-03.12:37:27::SCWPlatform::Trying to set the existing hwdb with name top_simple_0
TRACE::2021-05-03.12:37:27::SCWPlatform::Opened existing hwdb top_simple_0
TRACE::2021-05-03.12:37:27::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-03.12:37:27::SCWMssOS::Checking the sw design at  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-03.12:37:27::SCWMssOS::DEBUG:  swdes dump  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-05-03.12:37:27::SCWMssOS::Sw design exists and opened at  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-03.12:37:27::SCWPlatform::Trying to open the hw design at D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.12:37:27::SCWPlatform::DSA given D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.12:37:27::SCWPlatform::DSA absoulate path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.12:37:27::SCWPlatform::DSA directory D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw
TRACE::2021-05-03.12:37:27::SCWPlatform:: Platform Path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.12:37:27::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-05-03.12:37:27::SCWPlatform::Trying to set the existing hwdb with name top_simple_0
TRACE::2021-05-03.12:37:27::SCWPlatform::Opened existing hwdb top_simple_0
TRACE::2021-05-03.12:37:27::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-03.12:37:27::SCWMssOS::Checking the sw design at  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-03.12:37:27::SCWMssOS::DEBUG:  swdes dump  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-05-03.12:37:27::SCWMssOS::Sw design exists and opened at  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-03.12:37:27::SCWPlatform::Trying to open the hw design at D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.12:37:27::SCWPlatform::DSA given D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.12:37:27::SCWPlatform::DSA absoulate path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.12:37:27::SCWPlatform::DSA directory D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw
TRACE::2021-05-03.12:37:27::SCWPlatform:: Platform Path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.12:37:27::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-05-03.12:37:27::SCWPlatform::Trying to set the existing hwdb with name top_simple_0
TRACE::2021-05-03.12:37:27::SCWPlatform::Opened existing hwdb top_simple_0
TRACE::2021-05-03.12:37:27::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-03.12:37:27::SCWMssOS::Checking the sw design at  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-03.12:37:27::SCWMssOS::DEBUG:  swdes dump  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-05-03.12:37:27::SCWMssOS::Sw design exists and opened at  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-03.12:37:27::SCWPlatform::Trying to open the hw design at D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.12:37:27::SCWPlatform::DSA given D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.12:37:27::SCWPlatform::DSA absoulate path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.12:37:27::SCWPlatform::DSA directory D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw
TRACE::2021-05-03.12:37:27::SCWPlatform:: Platform Path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.12:37:27::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-05-03.12:37:27::SCWPlatform::Trying to set the existing hwdb with name top_simple_0
TRACE::2021-05-03.12:37:27::SCWPlatform::Opened existing hwdb top_simple_0
TRACE::2021-05-03.12:37:27::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-03.12:37:27::SCWMssOS::Checking the sw design at  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-03.12:37:27::SCWMssOS::DEBUG:  swdes dump  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-05-03.12:37:27::SCWMssOS::Sw design exists and opened at  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-03.12:37:27::SCWPlatform::Trying to open the hw design at D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.12:37:27::SCWPlatform::DSA given D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.12:37:27::SCWPlatform::DSA absoulate path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.12:37:27::SCWPlatform::DSA directory D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw
TRACE::2021-05-03.12:37:27::SCWPlatform:: Platform Path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.12:37:27::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-05-03.12:37:27::SCWPlatform::Trying to set the existing hwdb with name top_simple_0
TRACE::2021-05-03.12:37:27::SCWPlatform::Opened existing hwdb top_simple_0
TRACE::2021-05-03.12:37:27::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-03.12:37:27::SCWMssOS::Checking the sw design at  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-03.12:37:27::SCWMssOS::DEBUG:  swdes dump  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-05-03.12:37:27::SCWMssOS::Sw design exists and opened at  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-03.12:37:27::SCWPlatform::Trying to open the hw design at D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.12:37:27::SCWPlatform::DSA given D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.12:37:27::SCWPlatform::DSA absoulate path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.12:37:27::SCWPlatform::DSA directory D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw
TRACE::2021-05-03.12:37:27::SCWPlatform:: Platform Path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.12:37:27::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-05-03.12:37:27::SCWPlatform::Trying to set the existing hwdb with name top_simple_0
TRACE::2021-05-03.12:37:27::SCWPlatform::Opened existing hwdb top_simple_0
TRACE::2021-05-03.12:37:27::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-03.12:37:27::SCWMssOS::Checking the sw design at  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-03.12:37:27::SCWMssOS::DEBUG:  swdes dump  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-05-03.12:37:27::SCWMssOS::Sw design exists and opened at  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-03.12:37:27::SCWWriter::formatted JSON is {
	"platformName":	"simple_hw",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"simple_hw",
	"platHandOff":	"D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/top_simple.xsa",
	"platIntHandOff":	"<platformDir>/hw/top_simple.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"simple_hw",
	"systems":	[{
			"systemName":	"simple_hw",
			"systemDesc":	"simple_hw",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"simple_hw",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"3c0a30bf8dd8567f6f4993dd134ea95a",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone_domain",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"D:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"D:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"399eef1bb6d25709371c05ae11a5f3ef",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2021-05-03.12:37:27::SCWPlatform::updated the xpfm file.
TRACE::2021-05-03.12:37:27::SCWPlatform::Trying to open the hw design at D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.12:37:27::SCWPlatform::DSA given D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.12:37:27::SCWPlatform::DSA absoulate path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.12:37:27::SCWPlatform::DSA directory D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw
TRACE::2021-05-03.12:37:27::SCWPlatform:: Platform Path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.12:37:27::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-05-03.12:37:27::SCWPlatform::Trying to set the existing hwdb with name top_simple_0
TRACE::2021-05-03.12:37:27::SCWPlatform::Opened existing hwdb top_simple_0
TRACE::2021-05-03.12:37:27::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-03.12:37:27::SCWMssOS::Checking the sw design at  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-03.12:37:27::SCWMssOS::DEBUG:  swdes dump  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-05-03.12:37:27::SCWMssOS::Sw design exists and opened at  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-03.12:37:27::SCWMssOS::Saving the mss changes D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-03.12:37:27::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-05-03.12:37:27::SCWMssOS::Completed writemss as part of save.
TRACE::2021-05-03.12:37:27::SCWMssOS::Commit changes completed.
TRACE::2021-05-03.12:37:27::SCWMssOS::Saving the mss changes D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-03.12:37:27::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-05-03.12:37:27::SCWMssOS::Completed writemss as part of save.
TRACE::2021-05-03.12:37:27::SCWMssOS::Commit changes completed.
TRACE::2021-05-03.12:37:27::SCWPlatform::Trying to open the hw design at D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.12:37:27::SCWPlatform::DSA given D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.12:37:27::SCWPlatform::DSA absoulate path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.12:37:27::SCWPlatform::DSA directory D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw
TRACE::2021-05-03.12:37:27::SCWPlatform:: Platform Path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.12:37:27::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-05-03.12:37:27::SCWPlatform::Trying to set the existing hwdb with name top_simple_0
TRACE::2021-05-03.12:37:27::SCWPlatform::Opened existing hwdb top_simple_0
TRACE::2021-05-03.12:37:27::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-03.12:37:27::SCWMssOS::Checking the sw design at  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-03.12:37:27::SCWMssOS::DEBUG:  swdes dump  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-05-03.12:37:28::SCWMssOS::Sw design exists and opened at  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-03.12:37:28::SCWPlatform::Trying to open the hw design at D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.12:37:28::SCWPlatform::DSA given D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.12:37:28::SCWPlatform::DSA absoulate path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.12:37:28::SCWPlatform::DSA directory D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw
TRACE::2021-05-03.12:37:28::SCWPlatform:: Platform Path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.12:37:28::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-05-03.12:37:28::SCWPlatform::Trying to set the existing hwdb with name top_simple_0
TRACE::2021-05-03.12:37:28::SCWPlatform::Opened existing hwdb top_simple_0
TRACE::2021-05-03.12:37:28::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-03.12:37:28::SCWMssOS::Checking the sw design at  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-03.12:37:28::SCWMssOS::DEBUG:  swdes dump  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-05-03.12:37:28::SCWMssOS::Sw design exists and opened at  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-03.12:37:28::SCWPlatform::Trying to open the hw design at D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.12:37:28::SCWPlatform::DSA given D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.12:37:28::SCWPlatform::DSA absoulate path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.12:37:28::SCWPlatform::DSA directory D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw
TRACE::2021-05-03.12:37:28::SCWPlatform:: Platform Path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.12:37:28::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-05-03.12:37:28::SCWPlatform::Trying to set the existing hwdb with name top_simple_0
TRACE::2021-05-03.12:37:28::SCWPlatform::Opened existing hwdb top_simple_0
TRACE::2021-05-03.12:37:28::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-03.12:37:28::SCWMssOS::Checking the sw design at  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-03.12:37:28::SCWMssOS::DEBUG:  swdes dump  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-05-03.12:37:28::SCWMssOS::Sw design exists and opened at  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-03.12:37:28::SCWPlatform::Trying to open the hw design at D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.12:37:28::SCWPlatform::DSA given D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.12:37:28::SCWPlatform::DSA absoulate path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.12:37:28::SCWPlatform::DSA directory D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw
TRACE::2021-05-03.12:37:28::SCWPlatform:: Platform Path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.12:37:28::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-05-03.12:37:28::SCWPlatform::Trying to set the existing hwdb with name top_simple_0
TRACE::2021-05-03.12:37:28::SCWPlatform::Opened existing hwdb top_simple_0
TRACE::2021-05-03.12:37:28::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-03.12:37:28::SCWMssOS::Checking the sw design at  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-03.12:37:28::SCWMssOS::DEBUG:  swdes dump  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-05-03.12:37:28::SCWMssOS::Sw design exists and opened at  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-03.12:37:28::SCWPlatform::Trying to open the hw design at D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.12:37:28::SCWPlatform::DSA given D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.12:37:28::SCWPlatform::DSA absoulate path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.12:37:28::SCWPlatform::DSA directory D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw
TRACE::2021-05-03.12:37:28::SCWPlatform:: Platform Path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.12:37:28::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-05-03.12:37:28::SCWPlatform::Trying to set the existing hwdb with name top_simple_0
TRACE::2021-05-03.12:37:28::SCWPlatform::Opened existing hwdb top_simple_0
TRACE::2021-05-03.12:37:28::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-03.12:37:28::SCWMssOS::Checking the sw design at  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-03.12:37:28::SCWMssOS::DEBUG:  swdes dump  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-05-03.12:37:28::SCWMssOS::Sw design exists and opened at  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-03.12:37:28::SCWPlatform::Trying to open the hw design at D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.12:37:28::SCWPlatform::DSA given D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.12:37:28::SCWPlatform::DSA absoulate path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.12:37:28::SCWPlatform::DSA directory D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw
TRACE::2021-05-03.12:37:28::SCWPlatform:: Platform Path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.12:37:28::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-05-03.12:37:28::SCWPlatform::Trying to set the existing hwdb with name top_simple_0
TRACE::2021-05-03.12:37:28::SCWPlatform::Opened existing hwdb top_simple_0
TRACE::2021-05-03.12:37:28::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-03.12:37:28::SCWMssOS::Checking the sw design at  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-03.12:37:28::SCWMssOS::DEBUG:  swdes dump  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-05-03.12:37:28::SCWMssOS::Sw design exists and opened at  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-03.12:37:28::SCWWriter::formatted JSON is {
	"platformName":	"simple_hw",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"simple_hw",
	"platHandOff":	"D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/top_simple.xsa",
	"platIntHandOff":	"<platformDir>/hw/top_simple.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"simple_hw",
	"systems":	[{
			"systemName":	"simple_hw",
			"systemDesc":	"simple_hw",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"simple_hw",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"3c0a30bf8dd8567f6f4993dd134ea95a",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone_domain",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"D:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"D:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"399eef1bb6d25709371c05ae11a5f3ef",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2021-05-03.12:37:28::SCWPlatform::Trying to open the hw design at D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.12:37:28::SCWPlatform::DSA given D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.12:37:28::SCWPlatform::DSA absoulate path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.12:37:28::SCWPlatform::DSA directory D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw
TRACE::2021-05-03.12:37:28::SCWPlatform:: Platform Path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.12:37:28::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-05-03.12:37:28::SCWPlatform::Trying to set the existing hwdb with name top_simple_0
TRACE::2021-05-03.12:37:28::SCWPlatform::Opened existing hwdb top_simple_0
TRACE::2021-05-03.12:37:28::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-03.12:37:28::SCWMssOS::Checking the sw design at  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-03.12:37:28::SCWMssOS::DEBUG:  swdes dump  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-05-03.12:37:28::SCWMssOS::Sw design exists and opened at  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-03.12:37:28::SCWPlatform::Trying to open the hw design at D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.12:37:28::SCWPlatform::DSA given D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.12:37:28::SCWPlatform::DSA absoulate path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.12:37:28::SCWPlatform::DSA directory D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw
TRACE::2021-05-03.12:37:28::SCWPlatform:: Platform Path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.12:37:28::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-05-03.12:37:28::SCWPlatform::Trying to set the existing hwdb with name top_simple_0
TRACE::2021-05-03.12:37:28::SCWPlatform::Opened existing hwdb top_simple_0
TRACE::2021-05-03.12:37:28::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-03.12:37:28::SCWMssOS::Checking the sw design at  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-03.12:37:28::SCWMssOS::DEBUG:  swdes dump  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-05-03.12:37:28::SCWMssOS::Sw design exists and opened at  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-03.12:37:28::SCWPlatform::Trying to open the hw design at D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.12:37:28::SCWPlatform::DSA given D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.12:37:28::SCWPlatform::DSA absoulate path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.12:37:28::SCWPlatform::DSA directory D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw
TRACE::2021-05-03.12:37:28::SCWPlatform:: Platform Path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.12:37:28::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-05-03.12:37:28::SCWPlatform::Trying to set the existing hwdb with name top_simple_0
TRACE::2021-05-03.12:37:28::SCWPlatform::Opened existing hwdb top_simple_0
TRACE::2021-05-03.12:37:28::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-03.12:37:28::SCWMssOS::Checking the sw design at  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-03.12:37:28::SCWMssOS::DEBUG:  swdes dump  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-05-03.12:37:28::SCWMssOS::Sw design exists and opened at  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-03.12:37:28::SCWMssOS::Saving the mss changes D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-03.12:37:28::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-05-03.12:37:28::SCWMssOS::Completed writemss as part of save.
TRACE::2021-05-03.12:37:28::SCWMssOS::Commit changes completed.
TRACE::2021-05-03.12:37:28::SCWMssOS::Saving the mss changes D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-03.12:37:28::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-05-03.12:37:28::SCWMssOS::Completed writemss as part of save.
TRACE::2021-05-03.12:37:28::SCWMssOS::Commit changes completed.
TRACE::2021-05-03.12:37:28::SCWPlatform::Trying to open the hw design at D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.12:37:28::SCWPlatform::DSA given D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.12:37:28::SCWPlatform::DSA absoulate path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.12:37:28::SCWPlatform::DSA directory D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw
TRACE::2021-05-03.12:37:28::SCWPlatform:: Platform Path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.12:37:28::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-05-03.12:37:28::SCWPlatform::Trying to set the existing hwdb with name top_simple_0
TRACE::2021-05-03.12:37:28::SCWPlatform::Opened existing hwdb top_simple_0
TRACE::2021-05-03.12:37:28::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-03.12:37:28::SCWMssOS::Checking the sw design at  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-03.12:37:28::SCWMssOS::DEBUG:  swdes dump  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-05-03.12:37:28::SCWMssOS::Sw design exists and opened at  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-03.12:37:28::SCWPlatform::Trying to open the hw design at D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.12:37:28::SCWPlatform::DSA given D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.12:37:28::SCWPlatform::DSA absoulate path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.12:37:28::SCWPlatform::DSA directory D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw
TRACE::2021-05-03.12:37:28::SCWPlatform:: Platform Path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.12:37:28::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-05-03.12:37:28::SCWPlatform::Trying to set the existing hwdb with name top_simple_0
TRACE::2021-05-03.12:37:28::SCWPlatform::Opened existing hwdb top_simple_0
TRACE::2021-05-03.12:37:28::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-03.12:37:28::SCWMssOS::Checking the sw design at  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-03.12:37:28::SCWMssOS::DEBUG:  swdes dump  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-05-03.12:37:28::SCWMssOS::Sw design exists and opened at  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-03.12:37:28::SCWPlatform::Trying to open the hw design at D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.12:37:28::SCWPlatform::DSA given D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.12:37:28::SCWPlatform::DSA absoulate path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.12:37:28::SCWPlatform::DSA directory D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw
TRACE::2021-05-03.12:37:28::SCWPlatform:: Platform Path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.12:37:28::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-05-03.12:37:28::SCWPlatform::Trying to set the existing hwdb with name top_simple_0
TRACE::2021-05-03.12:37:28::SCWPlatform::Opened existing hwdb top_simple_0
TRACE::2021-05-03.12:37:28::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-03.12:37:28::SCWMssOS::Checking the sw design at  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-03.12:37:28::SCWMssOS::DEBUG:  swdes dump  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-05-03.12:37:28::SCWMssOS::Sw design exists and opened at  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-03.12:37:28::SCWPlatform::Trying to open the hw design at D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.12:37:28::SCWPlatform::DSA given D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.12:37:28::SCWPlatform::DSA absoulate path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.12:37:28::SCWPlatform::DSA directory D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw
TRACE::2021-05-03.12:37:28::SCWPlatform:: Platform Path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.12:37:28::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-05-03.12:37:28::SCWPlatform::Trying to set the existing hwdb with name top_simple_0
TRACE::2021-05-03.12:37:28::SCWPlatform::Opened existing hwdb top_simple_0
TRACE::2021-05-03.12:37:28::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-03.12:37:28::SCWMssOS::Checking the sw design at  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-03.12:37:28::SCWMssOS::DEBUG:  swdes dump  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-05-03.12:37:28::SCWMssOS::Sw design exists and opened at  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-03.12:37:28::SCWPlatform::Trying to open the hw design at D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.12:37:28::SCWPlatform::DSA given D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.12:37:28::SCWPlatform::DSA absoulate path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.12:37:28::SCWPlatform::DSA directory D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw
TRACE::2021-05-03.12:37:28::SCWPlatform:: Platform Path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.12:37:28::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-05-03.12:37:28::SCWPlatform::Trying to set the existing hwdb with name top_simple_0
TRACE::2021-05-03.12:37:28::SCWPlatform::Opened existing hwdb top_simple_0
TRACE::2021-05-03.12:37:28::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-03.12:37:28::SCWMssOS::Checking the sw design at  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-03.12:37:28::SCWMssOS::DEBUG:  swdes dump  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-05-03.12:37:28::SCWMssOS::Sw design exists and opened at  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-03.12:37:28::SCWPlatform::Trying to open the hw design at D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.12:37:28::SCWPlatform::DSA given D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.12:37:28::SCWPlatform::DSA absoulate path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.12:37:28::SCWPlatform::DSA directory D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw
TRACE::2021-05-03.12:37:28::SCWPlatform:: Platform Path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.12:37:28::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-05-03.12:37:28::SCWPlatform::Trying to set the existing hwdb with name top_simple_0
TRACE::2021-05-03.12:37:28::SCWPlatform::Opened existing hwdb top_simple_0
TRACE::2021-05-03.12:37:28::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-03.12:37:28::SCWMssOS::Checking the sw design at  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-03.12:37:28::SCWMssOS::DEBUG:  swdes dump  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-05-03.12:37:28::SCWMssOS::Sw design exists and opened at  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-03.12:37:28::SCWWriter::formatted JSON is {
	"platformName":	"simple_hw",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"simple_hw",
	"platHandOff":	"D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/top_simple.xsa",
	"platIntHandOff":	"<platformDir>/hw/top_simple.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"simple_hw",
	"systems":	[{
			"systemName":	"simple_hw",
			"systemDesc":	"simple_hw",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"simple_hw",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"3c0a30bf8dd8567f6f4993dd134ea95a",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"D:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"D:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"399eef1bb6d25709371c05ae11a5f3ef",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2021-05-03.12:37:28::SCWMssOS::Saving the mss changes D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-03.12:37:28::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-05-03.12:37:28::SCWMssOS::Completed writemss as part of save.
TRACE::2021-05-03.12:37:28::SCWMssOS::Commit changes completed.
TRACE::2021-05-03.12:37:28::SCWMssOS::Saving the mss changes D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-03.12:37:28::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-05-03.12:37:28::SCWMssOS::Completed writemss as part of save.
TRACE::2021-05-03.12:37:28::SCWMssOS::Commit changes completed.
TRACE::2021-05-03.12:37:28::SCWPlatform::Trying to open the hw design at D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.12:37:28::SCWPlatform::DSA given D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.12:37:28::SCWPlatform::DSA absoulate path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.12:37:28::SCWPlatform::DSA directory D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw
TRACE::2021-05-03.12:37:28::SCWPlatform:: Platform Path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.12:37:28::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-05-03.12:37:28::SCWPlatform::Trying to set the existing hwdb with name top_simple_0
TRACE::2021-05-03.12:37:28::SCWPlatform::Opened existing hwdb top_simple_0
TRACE::2021-05-03.12:37:28::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-03.12:37:28::SCWMssOS::Checking the sw design at  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-03.12:37:28::SCWMssOS::DEBUG:  swdes dump  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-05-03.12:37:28::SCWMssOS::Sw design exists and opened at  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-03.12:37:28::SCWPlatform::Trying to open the hw design at D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.12:37:28::SCWPlatform::DSA given D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.12:37:28::SCWPlatform::DSA absoulate path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.12:37:28::SCWPlatform::DSA directory D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw
TRACE::2021-05-03.12:37:28::SCWPlatform:: Platform Path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.12:37:28::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-05-03.12:37:28::SCWPlatform::Trying to set the existing hwdb with name top_simple_0
TRACE::2021-05-03.12:37:28::SCWPlatform::Opened existing hwdb top_simple_0
TRACE::2021-05-03.12:37:28::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-03.12:37:28::SCWMssOS::Checking the sw design at  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-03.12:37:28::SCWMssOS::DEBUG:  swdes dump  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-05-03.12:37:28::SCWMssOS::Sw design exists and opened at  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-03.12:37:28::SCWPlatform::Trying to open the hw design at D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.12:37:28::SCWPlatform::DSA given D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.12:37:28::SCWPlatform::DSA absoulate path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.12:37:28::SCWPlatform::DSA directory D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw
TRACE::2021-05-03.12:37:28::SCWPlatform:: Platform Path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.12:37:28::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-05-03.12:37:28::SCWPlatform::Trying to set the existing hwdb with name top_simple_0
TRACE::2021-05-03.12:37:28::SCWPlatform::Opened existing hwdb top_simple_0
TRACE::2021-05-03.12:37:28::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-03.12:37:28::SCWMssOS::Checking the sw design at  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-03.12:37:28::SCWMssOS::DEBUG:  swdes dump  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-05-03.12:37:28::SCWMssOS::Sw design exists and opened at  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-03.12:37:28::SCWPlatform::Trying to open the hw design at D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.12:37:28::SCWPlatform::DSA given D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.12:37:28::SCWPlatform::DSA absoulate path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.12:37:28::SCWPlatform::DSA directory D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw
TRACE::2021-05-03.12:37:28::SCWPlatform:: Platform Path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.12:37:28::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-05-03.12:37:28::SCWPlatform::Trying to set the existing hwdb with name top_simple_0
TRACE::2021-05-03.12:37:28::SCWPlatform::Opened existing hwdb top_simple_0
TRACE::2021-05-03.12:37:28::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-03.12:37:28::SCWMssOS::Checking the sw design at  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-03.12:37:28::SCWMssOS::DEBUG:  swdes dump  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-05-03.12:37:28::SCWMssOS::Sw design exists and opened at  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-03.12:37:28::SCWPlatform::Trying to open the hw design at D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.12:37:28::SCWPlatform::DSA given D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.12:37:28::SCWPlatform::DSA absoulate path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.12:37:28::SCWPlatform::DSA directory D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw
TRACE::2021-05-03.12:37:28::SCWPlatform:: Platform Path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.12:37:28::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-05-03.12:37:28::SCWPlatform::Trying to set the existing hwdb with name top_simple_0
TRACE::2021-05-03.12:37:28::SCWPlatform::Opened existing hwdb top_simple_0
TRACE::2021-05-03.12:37:28::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-03.12:37:28::SCWMssOS::Checking the sw design at  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-03.12:37:28::SCWMssOS::DEBUG:  swdes dump  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-05-03.12:37:28::SCWMssOS::Sw design exists and opened at  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-03.12:37:28::SCWPlatform::Trying to open the hw design at D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.12:37:28::SCWPlatform::DSA given D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.12:37:28::SCWPlatform::DSA absoulate path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.12:37:28::SCWPlatform::DSA directory D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw
TRACE::2021-05-03.12:37:28::SCWPlatform:: Platform Path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.12:37:28::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-05-03.12:37:28::SCWPlatform::Trying to set the existing hwdb with name top_simple_0
TRACE::2021-05-03.12:37:28::SCWPlatform::Opened existing hwdb top_simple_0
TRACE::2021-05-03.12:37:28::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-03.12:37:28::SCWMssOS::Checking the sw design at  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-03.12:37:28::SCWMssOS::DEBUG:  swdes dump  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-05-03.12:37:28::SCWMssOS::Sw design exists and opened at  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-03.12:37:28::SCWWriter::formatted JSON is {
	"platformName":	"simple_hw",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"simple_hw",
	"platHandOff":	"D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/top_simple.xsa",
	"platIntHandOff":	"<platformDir>/hw/top_simple.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"simple_hw",
	"systems":	[{
			"systemName":	"simple_hw",
			"systemDesc":	"simple_hw",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"simple_hw",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"3c0a30bf8dd8567f6f4993dd134ea95a",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"D:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"D:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"399eef1bb6d25709371c05ae11a5f3ef",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2021-05-03.12:37:28::SCWPlatform::Clearing the existing platform
TRACE::2021-05-03.12:37:28::SCWSystem::Clearing the existing sysconfig
TRACE::2021-05-03.12:37:28::SCWBDomain::clearing the fsbl build
TRACE::2021-05-03.12:37:28::SCWMssOS::Removing the swdes entry for  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-03.12:37:28::SCWMssOS::Removing the swdes entry for  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-03.12:37:28::SCWSystem::Clearing the domains completed.
TRACE::2021-05-03.12:37:28::SCWPlatform::Clearing the opened hw db.
TRACE::2021-05-03.12:37:28::SCWPlatform::DSA given D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.12:37:28::SCWPlatform::DSA absoulate path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.12:37:28::SCWPlatform:: Platform location is D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw
TRACE::2021-05-03.12:37:28::SCWPlatform:: Platform Path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.12:37:28::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-05-03.12:37:28::SCWPlatform::Removing the HwDB with name D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.12:37:28::SCWPlatform::Trying to open the hw design at D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.12:37:28::SCWPlatform::DSA given D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.12:37:28::SCWPlatform::DSA absoulate path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.12:37:28::SCWPlatform::DSA directory D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw
TRACE::2021-05-03.12:37:28::SCWPlatform:: Platform Path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.12:37:28::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-05-03.12:37:28::SCWPlatform::Do not have an existing db opened. 
TRACE::2021-05-03.12:37:30::SCWPlatform::Opened new HwDB with name top_simple_1
TRACE::2021-05-03.12:37:30::SCWReader::Active system found as  simple_hw
TRACE::2021-05-03.12:37:30::SCWReader::Handling sysconfig simple_hw
TRACE::2021-05-03.12:37:30::SCWDomain::checking for install qemu data   : 
TRACE::2021-05-03.12:37:30::SCWDomain:: Using the QEMU Data from install at  : D:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/
TRACE::2021-05-03.12:37:30::SCWDomain:: Using the QEMU args  from install at  : D:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2021-05-03.12:37:30::SCWPlatform::Trying to open the hw design at D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.12:37:30::SCWPlatform::DSA given D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.12:37:30::SCWPlatform::DSA absoulate path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.12:37:30::SCWPlatform::DSA directory D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw
TRACE::2021-05-03.12:37:30::SCWPlatform:: Platform Path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.12:37:30::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-05-03.12:37:30::SCWPlatform::Trying to set the existing hwdb with name top_simple_1
TRACE::2021-05-03.12:37:30::SCWPlatform::Opened existing hwdb top_simple_1
TRACE::2021-05-03.12:37:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-03.12:37:30::SCWPlatform::Trying to open the hw design at D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.12:37:30::SCWPlatform::DSA given D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.12:37:30::SCWPlatform::DSA absoulate path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.12:37:30::SCWPlatform::DSA directory D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw
TRACE::2021-05-03.12:37:30::SCWPlatform:: Platform Path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.12:37:30::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-05-03.12:37:30::SCWPlatform::Trying to set the existing hwdb with name top_simple_1
TRACE::2021-05-03.12:37:30::SCWPlatform::Opened existing hwdb top_simple_1
TRACE::2021-05-03.12:37:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-03.12:37:30::SCWPlatform::Trying to open the hw design at D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.12:37:30::SCWPlatform::DSA given D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.12:37:30::SCWPlatform::DSA absoulate path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.12:37:30::SCWPlatform::DSA directory D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw
TRACE::2021-05-03.12:37:30::SCWPlatform:: Platform Path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.12:37:30::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-05-03.12:37:30::SCWPlatform::Trying to set the existing hwdb with name top_simple_1
TRACE::2021-05-03.12:37:30::SCWPlatform::Opened existing hwdb top_simple_1
TRACE::2021-05-03.12:37:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-03.12:37:30::SCWReader::Boot application domain added for zynq_fsbl
TRACE::2021-05-03.12:37:30::SCWPlatform::Trying to open the hw design at D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.12:37:30::SCWPlatform::DSA given D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.12:37:30::SCWPlatform::DSA absoulate path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.12:37:30::SCWPlatform::DSA directory D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw
TRACE::2021-05-03.12:37:30::SCWPlatform:: Platform Path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.12:37:30::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-05-03.12:37:30::SCWPlatform::Trying to set the existing hwdb with name top_simple_1
TRACE::2021-05-03.12:37:30::SCWPlatform::Opened existing hwdb top_simple_1
TRACE::2021-05-03.12:37:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-03.12:37:30::SCWMssOS::Checking the sw design at  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-03.12:37:30::SCWMssOS::DEBUG:  swdes dump  
TRACE::2021-05-03.12:37:30::SCWMssOS::No sw design opened at  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-03.12:37:30::SCWMssOS::mss exists loading the mss file  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-03.12:37:30::SCWMssOS::Opened the sw design from mss  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-03.12:37:30::SCWMssOS::Adding the swdes entry D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2021-05-03.12:37:30::SCWMssOS::updating the scw layer about changes
TRACE::2021-05-03.12:37:31::SCWMssOS::Opened the sw design.  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-03.12:37:31::SCWPlatform::Trying to open the hw design at D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.12:37:31::SCWPlatform::DSA given D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.12:37:31::SCWPlatform::DSA absoulate path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.12:37:31::SCWPlatform::DSA directory D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw
TRACE::2021-05-03.12:37:31::SCWPlatform:: Platform Path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.12:37:31::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-05-03.12:37:31::SCWPlatform::Trying to set the existing hwdb with name top_simple_1
TRACE::2021-05-03.12:37:31::SCWPlatform::Opened existing hwdb top_simple_1
TRACE::2021-05-03.12:37:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-03.12:37:31::SCWMssOS::Checking the sw design at  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-03.12:37:31::SCWMssOS::DEBUG:  swdes dump  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-05-03.12:37:31::SCWMssOS::Sw design exists and opened at  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-03.12:37:31::SCWMssOS:: library already available in sw design:  xilffs:4.3
TRACE::2021-05-03.12:37:31::SCWPlatform::Trying to open the hw design at D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.12:37:31::SCWPlatform::DSA given D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.12:37:31::SCWPlatform::DSA absoulate path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.12:37:31::SCWPlatform::DSA directory D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw
TRACE::2021-05-03.12:37:31::SCWPlatform:: Platform Path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.12:37:31::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-05-03.12:37:31::SCWPlatform::Trying to set the existing hwdb with name top_simple_1
TRACE::2021-05-03.12:37:31::SCWPlatform::Opened existing hwdb top_simple_1
TRACE::2021-05-03.12:37:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-03.12:37:31::SCWMssOS::Checking the sw design at  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-03.12:37:31::SCWMssOS::DEBUG:  swdes dump  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-05-03.12:37:31::SCWMssOS::Sw design exists and opened at  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-03.12:37:31::SCWMssOS:: library already available in sw design:  xilrsa:1.6
TRACE::2021-05-03.12:37:31::SCWMssOS::Saving the mss changes D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-03.12:37:31::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-05-03.12:37:31::SCWMssOS::Completed writemss as part of save.
TRACE::2021-05-03.12:37:31::SCWMssOS::Commit changes completed.
TRACE::2021-05-03.12:37:31::SCWReader::Adding prebuilt librarypaths as   
TRACE::2021-05-03.12:37:31::SCWReader::Adding prebuilt incpaths  as   
TRACE::2021-05-03.12:37:31::SCWPlatform::Trying to open the hw design at D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.12:37:31::SCWPlatform::DSA given D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.12:37:31::SCWPlatform::DSA absoulate path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.12:37:31::SCWPlatform::DSA directory D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw
TRACE::2021-05-03.12:37:31::SCWPlatform:: Platform Path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.12:37:31::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-05-03.12:37:31::SCWPlatform::Trying to set the existing hwdb with name top_simple_1
TRACE::2021-05-03.12:37:31::SCWPlatform::Opened existing hwdb top_simple_1
TRACE::2021-05-03.12:37:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-03.12:37:31::SCWMssOS::Checking the sw design at  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-03.12:37:31::SCWMssOS::DEBUG:  swdes dump  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-05-03.12:37:31::SCWMssOS::Sw design exists and opened at  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-03.12:37:31::SCWReader::No isolation master present  
TRACE::2021-05-03.12:37:31::SCWDomain::checking for install qemu data   : 
TRACE::2021-05-03.12:37:31::SCWDomain:: Using the QEMU Data from install at  : D:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/
TRACE::2021-05-03.12:37:31::SCWDomain:: Using the QEMU args  from install at  : D:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2021-05-03.12:37:31::SCWPlatform::Trying to open the hw design at D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.12:37:31::SCWPlatform::DSA given D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.12:37:31::SCWPlatform::DSA absoulate path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.12:37:31::SCWPlatform::DSA directory D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw
TRACE::2021-05-03.12:37:31::SCWPlatform:: Platform Path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.12:37:31::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-05-03.12:37:31::SCWPlatform::Trying to set the existing hwdb with name top_simple_1
TRACE::2021-05-03.12:37:31::SCWPlatform::Opened existing hwdb top_simple_1
TRACE::2021-05-03.12:37:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-03.12:37:31::SCWPlatform::Trying to open the hw design at D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.12:37:31::SCWPlatform::DSA given D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.12:37:31::SCWPlatform::DSA absoulate path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.12:37:31::SCWPlatform::DSA directory D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw
TRACE::2021-05-03.12:37:31::SCWPlatform:: Platform Path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.12:37:31::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-05-03.12:37:31::SCWPlatform::Trying to set the existing hwdb with name top_simple_1
TRACE::2021-05-03.12:37:31::SCWPlatform::Opened existing hwdb top_simple_1
TRACE::2021-05-03.12:37:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-03.12:37:31::SCWPlatform::Trying to open the hw design at D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.12:37:31::SCWPlatform::DSA given D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.12:37:31::SCWPlatform::DSA absoulate path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.12:37:31::SCWPlatform::DSA directory D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw
TRACE::2021-05-03.12:37:31::SCWPlatform:: Platform Path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.12:37:31::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-05-03.12:37:31::SCWPlatform::Trying to set the existing hwdb with name top_simple_1
TRACE::2021-05-03.12:37:31::SCWPlatform::Opened existing hwdb top_simple_1
TRACE::2021-05-03.12:37:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-03.12:37:31::SCWMssOS::Checking the sw design at  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-03.12:37:31::SCWMssOS::DEBUG:  swdes dump  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-05-03.12:37:31::SCWMssOS::No sw design opened at  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-03.12:37:31::SCWMssOS::mss exists loading the mss file  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-03.12:37:31::SCWMssOS::Opened the sw design from mss  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-03.12:37:31::SCWMssOS::Adding the swdes entry D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2021-05-03.12:37:31::SCWMssOS::updating the scw layer about changes
TRACE::2021-05-03.12:37:31::SCWMssOS::Opened the sw design.  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-03.12:37:31::SCWMssOS::Saving the mss changes D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-03.12:37:31::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-05-03.12:37:31::SCWMssOS::Completed writemss as part of save.
TRACE::2021-05-03.12:37:31::SCWMssOS::Commit changes completed.
TRACE::2021-05-03.12:37:31::SCWReader::Adding prebuilt librarypaths as   
TRACE::2021-05-03.12:37:31::SCWReader::Adding prebuilt incpaths  as   
TRACE::2021-05-03.12:37:31::SCWPlatform::Trying to open the hw design at D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.12:37:31::SCWPlatform::DSA given D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.12:37:31::SCWPlatform::DSA absoulate path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.12:37:31::SCWPlatform::DSA directory D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw
TRACE::2021-05-03.12:37:31::SCWPlatform:: Platform Path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.12:37:31::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-05-03.12:37:31::SCWPlatform::Trying to set the existing hwdb with name top_simple_1
TRACE::2021-05-03.12:37:31::SCWPlatform::Opened existing hwdb top_simple_1
TRACE::2021-05-03.12:37:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-03.12:37:31::SCWMssOS::Checking the sw design at  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-03.12:37:31::SCWMssOS::DEBUG:  swdes dump  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-05-03.12:37:31::SCWMssOS::Sw design exists and opened at  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-03.12:37:31::SCWReader::No isolation master present  
TRACE::2021-05-03.12:37:31::SCWPlatform::Trying to open the hw design at D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.12:37:31::SCWPlatform::DSA given D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.12:37:31::SCWPlatform::DSA absoulate path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.12:37:31::SCWPlatform::DSA directory D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw
TRACE::2021-05-03.12:37:31::SCWPlatform:: Platform Path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.12:37:31::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-05-03.12:37:31::SCWPlatform::Trying to set the existing hwdb with name top_simple_1
TRACE::2021-05-03.12:37:31::SCWPlatform::Opened existing hwdb top_simple_1
TRACE::2021-05-03.12:37:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-03.12:37:31::SCWMssOS::Checking the sw design at  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-03.12:37:31::SCWMssOS::DEBUG:  swdes dump  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-05-03.12:37:31::SCWMssOS::Sw design exists and opened at  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-03.12:37:34::SCWMssOS::In reload Mss file.
TRACE::2021-05-03.12:37:34::SCWPlatform::Trying to open the hw design at D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.12:37:34::SCWPlatform::DSA given D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.12:37:34::SCWPlatform::DSA absoulate path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.12:37:34::SCWPlatform::DSA directory D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw
TRACE::2021-05-03.12:37:34::SCWPlatform:: Platform Path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.12:37:34::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-05-03.12:37:34::SCWPlatform::Trying to set the existing hwdb with name top_simple_1
TRACE::2021-05-03.12:37:34::SCWPlatform::Opened existing hwdb top_simple_1
TRACE::2021-05-03.12:37:34::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-03.12:37:34::SCWMssOS::Checking the sw design at  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-03.12:37:34::SCWMssOS::DEBUG:  swdes dump  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

KEYINFO::2021-05-03.12:37:34::SCWMssOS::Could not open the swdb for system
KEYINFO::2021-05-03.12:37:34::SCWMssOS::Could not open the sw design at  system
ERROR: [Hsi 55-1558] Software Design system is not found

TRACE::2021-05-03.12:37:34::SCWMssOS::Cleared the swdb table entry
TRACE::2021-05-03.12:37:34::SCWMssOS::No sw design opened at  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-03.12:37:34::SCWMssOS::mss exists loading the mss file  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-03.12:37:34::SCWMssOS::Opened the sw design from mss  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-03.12:37:34::SCWMssOS::Adding the swdes entry D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2021-05-03.12:37:34::SCWMssOS::updating the scw layer about changes
TRACE::2021-05-03.12:37:34::SCWMssOS::Opened the sw design.  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-03.12:37:34::SCWPlatform::Trying to open the hw design at D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.12:37:34::SCWPlatform::DSA given D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.12:37:34::SCWPlatform::DSA absoulate path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.12:37:34::SCWPlatform::DSA directory D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw
TRACE::2021-05-03.12:37:34::SCWPlatform:: Platform Path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.12:37:34::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-05-03.12:37:34::SCWPlatform::Trying to set the existing hwdb with name top_simple_1
TRACE::2021-05-03.12:37:34::SCWPlatform::Opened existing hwdb top_simple_1
TRACE::2021-05-03.12:37:34::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-03.12:37:34::SCWMssOS::Checking the sw design at  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-03.12:37:34::SCWMssOS::DEBUG:  swdes dump  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-05-03.12:37:34::SCWMssOS::Sw design exists and opened at  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-03.12:37:34::SCWMssOS:: library already available in sw design:  xilffs:4.3
TRACE::2021-05-03.12:37:34::SCWPlatform::Trying to open the hw design at D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.12:37:34::SCWPlatform::DSA given D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.12:37:34::SCWPlatform::DSA absoulate path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.12:37:34::SCWPlatform::DSA directory D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw
TRACE::2021-05-03.12:37:34::SCWPlatform:: Platform Path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.12:37:34::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-05-03.12:37:34::SCWPlatform::Trying to set the existing hwdb with name top_simple_1
TRACE::2021-05-03.12:37:34::SCWPlatform::Opened existing hwdb top_simple_1
TRACE::2021-05-03.12:37:34::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-03.12:37:34::SCWMssOS::Checking the sw design at  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-03.12:37:34::SCWMssOS::DEBUG:  swdes dump  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-05-03.12:37:34::SCWMssOS::Sw design exists and opened at  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-03.12:37:34::SCWMssOS:: library already available in sw design:  xilrsa:1.6
TRACE::2021-05-03.12:37:34::SCWMssOS::Saving the mss changes D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-03.12:37:34::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-05-03.12:37:34::SCWMssOS::Completed writemss as part of save.
TRACE::2021-05-03.12:37:34::SCWMssOS::Commit changes completed.
TRACE::2021-05-03.12:37:34::SCWPlatform::Trying to open the hw design at D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.12:37:34::SCWPlatform::DSA given D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.12:37:34::SCWPlatform::DSA absoulate path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.12:37:34::SCWPlatform::DSA directory D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw
TRACE::2021-05-03.12:37:34::SCWPlatform:: Platform Path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.12:37:34::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-05-03.12:37:34::SCWPlatform::Trying to set the existing hwdb with name top_simple_1
TRACE::2021-05-03.12:37:34::SCWPlatform::Opened existing hwdb top_simple_1
TRACE::2021-05-03.12:37:34::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-03.12:37:34::SCWMssOS::Checking the sw design at  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-03.12:37:34::SCWMssOS::DEBUG:  swdes dump  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-05-03.12:37:34::SCWMssOS::Sw design exists and opened at  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-03.12:37:34::SCWMssOS::Removing the swdes entry for  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-03.12:37:36::SCWPlatform::Trying to open the hw design at D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.12:37:36::SCWPlatform::DSA given D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.12:37:36::SCWPlatform::DSA absoulate path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.12:37:36::SCWPlatform::DSA directory D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw
TRACE::2021-05-03.12:37:36::SCWPlatform:: Platform Path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.12:37:36::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-05-03.12:37:36::SCWPlatform::Trying to set the existing hwdb with name top_simple_1
TRACE::2021-05-03.12:37:36::SCWPlatform::Opened existing hwdb top_simple_1
TRACE::2021-05-03.12:37:36::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-03.12:37:36::SCWMssOS::Checking the sw design at  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-03.12:37:36::SCWMssOS::DEBUG:  swdes dump  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||

TRACE::2021-05-03.12:37:36::SCWMssOS::No sw design opened at  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-03.12:37:36::SCWMssOS::mss exists loading the mss file  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-03.12:37:36::SCWMssOS::Opened the sw design from mss  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-03.12:37:36::SCWMssOS::Adding the swdes entry D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2021-05-03.12:37:36::SCWMssOS::updating the scw layer about changes
TRACE::2021-05-03.12:37:36::SCWMssOS::Opened the sw design.  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-03.12:37:40::SCWMssOS::In reload Mss file.
TRACE::2021-05-03.12:37:40::SCWPlatform::Trying to open the hw design at D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.12:37:40::SCWPlatform::DSA given D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.12:37:40::SCWPlatform::DSA absoulate path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.12:37:40::SCWPlatform::DSA directory D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw
TRACE::2021-05-03.12:37:40::SCWPlatform:: Platform Path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.12:37:40::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-05-03.12:37:40::SCWPlatform::Trying to set the existing hwdb with name top_simple_1
TRACE::2021-05-03.12:37:40::SCWPlatform::Opened existing hwdb top_simple_1
TRACE::2021-05-03.12:37:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-03.12:37:40::SCWMssOS::Checking the sw design at  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-03.12:37:40::SCWMssOS::DEBUG:  swdes dump  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

KEYINFO::2021-05-03.12:37:40::SCWMssOS::Could not open the swdb for system
KEYINFO::2021-05-03.12:37:40::SCWMssOS::Could not open the sw design at  system
ERROR: [Hsi 55-1558] Software Design system is not found

TRACE::2021-05-03.12:37:40::SCWMssOS::Cleared the swdb table entry
TRACE::2021-05-03.12:37:40::SCWMssOS::No sw design opened at  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-03.12:37:40::SCWMssOS::mss exists loading the mss file  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-03.12:37:40::SCWMssOS::Opened the sw design from mss  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-03.12:37:40::SCWMssOS::Adding the swdes entry D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2021-05-03.12:37:40::SCWMssOS::updating the scw layer about changes
TRACE::2021-05-03.12:37:40::SCWMssOS::Opened the sw design.  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-03.12:37:40::SCWPlatform::Trying to open the hw design at D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.12:37:40::SCWPlatform::DSA given D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.12:37:40::SCWPlatform::DSA absoulate path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.12:37:40::SCWPlatform::DSA directory D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw
TRACE::2021-05-03.12:37:40::SCWPlatform:: Platform Path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.12:37:40::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-05-03.12:37:40::SCWPlatform::Trying to set the existing hwdb with name top_simple_1
TRACE::2021-05-03.12:37:40::SCWPlatform::Opened existing hwdb top_simple_1
TRACE::2021-05-03.12:37:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-03.12:37:40::SCWMssOS::Checking the sw design at  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-03.12:37:40::SCWMssOS::DEBUG:  swdes dump  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-05-03.12:37:40::SCWMssOS::Sw design exists and opened at  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-03.12:37:40::SCWMssOS:: library already available in sw design:  xilffs:4.3
TRACE::2021-05-03.12:37:40::SCWPlatform::Trying to open the hw design at D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.12:37:40::SCWPlatform::DSA given D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.12:37:40::SCWPlatform::DSA absoulate path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.12:37:40::SCWPlatform::DSA directory D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw
TRACE::2021-05-03.12:37:40::SCWPlatform:: Platform Path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.12:37:40::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-05-03.12:37:40::SCWPlatform::Trying to set the existing hwdb with name top_simple_1
TRACE::2021-05-03.12:37:40::SCWPlatform::Opened existing hwdb top_simple_1
TRACE::2021-05-03.12:37:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-03.12:37:40::SCWMssOS::Checking the sw design at  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-03.12:37:40::SCWMssOS::DEBUG:  swdes dump  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-05-03.12:37:40::SCWMssOS::Sw design exists and opened at  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-03.12:37:40::SCWMssOS:: library already available in sw design:  xilrsa:1.6
TRACE::2021-05-03.12:37:40::SCWMssOS::Saving the mss changes D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-03.12:37:40::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-05-03.12:37:40::SCWMssOS::Completed writemss as part of save.
TRACE::2021-05-03.12:37:40::SCWMssOS::Commit changes completed.
TRACE::2021-05-03.12:37:40::SCWPlatform::Trying to open the hw design at D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.12:37:40::SCWPlatform::DSA given D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.12:37:40::SCWPlatform::DSA absoulate path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.12:37:40::SCWPlatform::DSA directory D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw
TRACE::2021-05-03.12:37:40::SCWPlatform:: Platform Path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.12:37:40::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-05-03.12:37:40::SCWPlatform::Trying to set the existing hwdb with name top_simple_1
TRACE::2021-05-03.12:37:40::SCWPlatform::Opened existing hwdb top_simple_1
TRACE::2021-05-03.12:37:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-03.12:37:40::SCWMssOS::Checking the sw design at  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-03.12:37:40::SCWMssOS::DEBUG:  swdes dump  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-05-03.12:37:40::SCWMssOS::Sw design exists and opened at  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-03.12:37:40::SCWMssOS::Removing the swdes entry for  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-03.12:37:41::SCWPlatform::Trying to open the hw design at D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.12:37:41::SCWPlatform::DSA given D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.12:37:41::SCWPlatform::DSA absoulate path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.12:37:41::SCWPlatform::DSA directory D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw
TRACE::2021-05-03.12:37:41::SCWPlatform:: Platform Path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.12:37:41::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-05-03.12:37:41::SCWPlatform::Trying to set the existing hwdb with name top_simple_1
TRACE::2021-05-03.12:37:41::SCWPlatform::Opened existing hwdb top_simple_1
TRACE::2021-05-03.12:37:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-03.12:37:41::SCWMssOS::Checking the sw design at  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-03.12:37:41::SCWMssOS::DEBUG:  swdes dump  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||

TRACE::2021-05-03.12:37:41::SCWMssOS::Sw design exists and opened at  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-03.12:37:41::SCWMssOS::In reload Mss file.
TRACE::2021-05-03.12:37:41::SCWPlatform::Trying to open the hw design at D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.12:37:41::SCWPlatform::DSA given D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.12:37:41::SCWPlatform::DSA absoulate path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.12:37:41::SCWPlatform::DSA directory D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw
TRACE::2021-05-03.12:37:41::SCWPlatform:: Platform Path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.12:37:41::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-05-03.12:37:41::SCWPlatform::Trying to set the existing hwdb with name top_simple_1
TRACE::2021-05-03.12:37:41::SCWPlatform::Opened existing hwdb top_simple_1
TRACE::2021-05-03.12:37:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-03.12:37:41::SCWMssOS::Checking the sw design at  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-03.12:37:41::SCWMssOS::DEBUG:  swdes dump  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||

KEYINFO::2021-05-03.12:37:41::SCWMssOS::Could not open the swdb for system_0
KEYINFO::2021-05-03.12:37:41::SCWMssOS::Could not open the sw design at  system_0
ERROR: [Hsi 55-1558] Software Design system_0 is not found

TRACE::2021-05-03.12:37:41::SCWMssOS::Cleared the swdb table entry
TRACE::2021-05-03.12:37:41::SCWMssOS::No sw design opened at  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-03.12:37:41::SCWMssOS::mss exists loading the mss file  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-03.12:37:41::SCWMssOS::Opened the sw design from mss  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-03.12:37:41::SCWMssOS::Adding the swdes entry D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system
TRACE::2021-05-03.12:37:41::SCWMssOS::updating the scw layer about changes
TRACE::2021-05-03.12:37:41::SCWMssOS::Opened the sw design.  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-03.12:37:41::SCWMssOS::Saving the mss changes D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-03.12:37:41::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-05-03.12:37:41::SCWMssOS::Completed writemss as part of save.
TRACE::2021-05-03.12:37:41::SCWMssOS::Commit changes completed.
TRACE::2021-05-03.12:37:41::SCWPlatform::Trying to open the hw design at D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.12:37:41::SCWPlatform::DSA given D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.12:37:41::SCWPlatform::DSA absoulate path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.12:37:41::SCWPlatform::DSA directory D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw
TRACE::2021-05-03.12:37:41::SCWPlatform:: Platform Path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.12:37:41::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-05-03.12:37:41::SCWPlatform::Trying to set the existing hwdb with name top_simple_1
TRACE::2021-05-03.12:37:41::SCWPlatform::Opened existing hwdb top_simple_1
TRACE::2021-05-03.12:37:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-03.12:37:41::SCWMssOS::Checking the sw design at  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-03.12:37:41::SCWMssOS::DEBUG:  swdes dump  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system||

TRACE::2021-05-03.12:37:41::SCWMssOS::Sw design exists and opened at  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-03.12:37:41::SCWMssOS::Removing the swdes entry for  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-03.12:37:41::SCWPlatform::Trying to open the hw design at D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.12:37:41::SCWPlatform::DSA given D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.12:37:41::SCWPlatform::DSA absoulate path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.12:37:41::SCWPlatform::DSA directory D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw
TRACE::2021-05-03.12:37:41::SCWPlatform:: Platform Path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.12:37:41::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-05-03.12:37:41::SCWPlatform::Trying to set the existing hwdb with name top_simple_1
TRACE::2021-05-03.12:37:41::SCWPlatform::Opened existing hwdb top_simple_1
TRACE::2021-05-03.12:37:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-03.12:37:41::SCWMssOS::Checking the sw design at  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-03.12:37:41::SCWMssOS::DEBUG:  swdes dump  
TRACE::2021-05-03.12:37:41::SCWMssOS::No sw design opened at  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-03.12:37:41::SCWMssOS::mss exists loading the mss file  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-03.12:37:41::SCWMssOS::Opened the sw design from mss  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-03.12:37:41::SCWMssOS::Adding the swdes entry D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system
TRACE::2021-05-03.12:37:41::SCWMssOS::updating the scw layer about changes
TRACE::2021-05-03.12:37:42::SCWMssOS::Opened the sw design.  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-03.12:37:46::SCWMssOS::In reload Mss file.
TRACE::2021-05-03.12:37:46::SCWPlatform::Trying to open the hw design at D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.12:37:46::SCWPlatform::DSA given D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.12:37:46::SCWPlatform::DSA absoulate path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.12:37:46::SCWPlatform::DSA directory D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw
TRACE::2021-05-03.12:37:46::SCWPlatform:: Platform Path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.12:37:46::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-05-03.12:37:46::SCWPlatform::Trying to set the existing hwdb with name top_simple_1
TRACE::2021-05-03.12:37:46::SCWPlatform::Opened existing hwdb top_simple_1
TRACE::2021-05-03.12:37:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-03.12:37:46::SCWMssOS::Checking the sw design at  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-03.12:37:46::SCWMssOS::DEBUG:  swdes dump  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system||

KEYINFO::2021-05-03.12:37:46::SCWMssOS::Could not open the swdb for system
KEYINFO::2021-05-03.12:37:46::SCWMssOS::Could not open the sw design at  system
ERROR: [Hsi 55-1558] Software Design system is not found

TRACE::2021-05-03.12:37:46::SCWMssOS::Cleared the swdb table entry
TRACE::2021-05-03.12:37:46::SCWMssOS::No sw design opened at  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-03.12:37:46::SCWMssOS::mss exists loading the mss file  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-03.12:37:46::SCWMssOS::Opened the sw design from mss  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-03.12:37:46::SCWMssOS::Adding the swdes entry D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system
TRACE::2021-05-03.12:37:46::SCWMssOS::updating the scw layer about changes
TRACE::2021-05-03.12:37:46::SCWMssOS::Opened the sw design.  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-03.12:37:46::SCWMssOS::Saving the mss changes D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-03.12:37:46::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-05-03.12:37:46::SCWMssOS::Completed writemss as part of save.
TRACE::2021-05-03.12:37:46::SCWMssOS::Commit changes completed.
TRACE::2021-05-03.12:37:46::SCWPlatform::Trying to open the hw design at D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.12:37:46::SCWPlatform::DSA given D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.12:37:46::SCWPlatform::DSA absoulate path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.12:37:46::SCWPlatform::DSA directory D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw
TRACE::2021-05-03.12:37:46::SCWPlatform:: Platform Path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.12:37:46::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-05-03.12:37:46::SCWPlatform::Trying to set the existing hwdb with name top_simple_1
TRACE::2021-05-03.12:37:46::SCWPlatform::Opened existing hwdb top_simple_1
TRACE::2021-05-03.12:37:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-03.12:37:46::SCWMssOS::Checking the sw design at  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-03.12:37:46::SCWMssOS::DEBUG:  swdes dump  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system||

TRACE::2021-05-03.12:37:46::SCWMssOS::Sw design exists and opened at  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-03.12:37:46::SCWMssOS::Removing the swdes entry for  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
LOG::2021-05-03.12:37:53::SCWPlatform::Started generating the artifacts platform simple_hw
TRACE::2021-05-03.12:37:53::SCWPlatform::Sanity checking of platform is completed
LOG::2021-05-03.12:37:53::SCWPlatform::Started generating the artifacts for system configuration simple_hw
LOG::2021-05-03.12:37:53::SCWSystem::Checking the domain zynq_fsbl
LOG::2021-05-03.12:37:53::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2021-05-03.12:37:53::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2021-05-03.12:37:53::SCWDomain::Building the domain as part of full build :  zynq_fsbl
TRACE::2021-05-03.12:37:53::SCWPlatform::Trying to open the hw design at D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.12:37:53::SCWPlatform::DSA given D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.12:37:53::SCWPlatform::DSA absoulate path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.12:37:53::SCWPlatform::DSA directory D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw
TRACE::2021-05-03.12:37:53::SCWPlatform:: Platform Path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.12:37:53::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-05-03.12:37:53::SCWPlatform::Trying to set the existing hwdb with name top_simple_1
TRACE::2021-05-03.12:37:53::SCWPlatform::Opened existing hwdb top_simple_1
TRACE::2021-05-03.12:37:53::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-03.12:37:53::SCWMssOS::Checking the sw design at  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-03.12:37:53::SCWMssOS::DEBUG:  swdes dump  
TRACE::2021-05-03.12:37:53::SCWMssOS::No sw design opened at  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-03.12:37:53::SCWMssOS::mss exists loading the mss file  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-03.12:37:53::SCWMssOS::Opened the sw design from mss  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-03.12:37:53::SCWMssOS::Adding the swdes entry D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2021-05-03.12:37:53::SCWMssOS::updating the scw layer about changes
TRACE::2021-05-03.12:37:53::SCWMssOS::Opened the sw design.  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-03.12:37:53::SCWBDomain::Completed writing the mss file at D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp
TRACE::2021-05-03.12:37:53::SCWBDomain::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2021-05-03.12:37:53::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2021-05-03.12:37:53::SCWBDomain::System Command Ran  D:&  cd  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl & make 
TRACE::2021-05-03.12:37:53::SCWBDomain::make -C zynq_fsbl_bsp

TRACE::2021-05-03.12:37:53::SCWBDomain::make[1]: Entering directory 'D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bs
TRACE::2021-05-03.12:37:53::SCWBDomain::p'

TRACE::2021-05-03.12:37:53::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/axidma_v9_11/src"

TRACE::2021-05-03.12:37:53::SCWBDomain::make -C ps7_cortexa9_0/libsrc/axidma_v9_11/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2021-05-03.12:37:53::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2021-05-03.12:37:53::SCWBDomain::tartfiles -g -Wall -Wextra"

TRACE::2021-05-03.12:37:53::SCWBDomain::make[2]: Entering directory 'D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bs
TRACE::2021-05-03.12:37:53::SCWBDomain::p/ps7_cortexa9_0/libsrc/axidma_v9_11/src'

TRACE::2021-05-03.12:37:54::SCWBDomain::make[2]: Leaving directory 'D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp
TRACE::2021-05-03.12:37:54::SCWBDomain::/ps7_cortexa9_0/libsrc/axidma_v9_11/src'

TRACE::2021-05-03.12:37:54::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src"

TRACE::2021-05-03.12:37:54::SCWBDomain::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2021-05-03.12:37:54::SCWBDomain::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2021-05-03.12:37:54::SCWBDomain::ard -nostartfiles -g -Wall -Wextra"

TRACE::2021-05-03.12:37:54::SCWBDomain::make[2]: Entering directory 'D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bs
TRACE::2021-05-03.12:37:54::SCWBDomain::p/ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src'

TRACE::2021-05-03.12:37:54::SCWBDomain::make[2]: Leaving directory 'D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp
TRACE::2021-05-03.12:37:54::SCWBDomain::/ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src'

TRACE::2021-05-03.12:37:54::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src"

TRACE::2021-05-03.12:37:54::SCWBDomain::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2021-05-03.12:37:54::SCWBDomain::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2021-05-03.12:37:54::SCWBDomain:: -nostartfiles -g -Wall -Wextra"

TRACE::2021-05-03.12:37:54::SCWBDomain::make[2]: Entering directory 'D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bs
TRACE::2021-05-03.12:37:54::SCWBDomain::p/ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src'

TRACE::2021-05-03.12:37:54::SCWBDomain::make[2]: Leaving directory 'D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp
TRACE::2021-05-03.12:37:54::SCWBDomain::/ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src'

TRACE::2021-05-03.12:37:54::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_1/src"

TRACE::2021-05-03.12:37:54::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ddrps_v1_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2021-05-03.12:37:54::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2021-05-03.12:37:54::SCWBDomain::rtfiles -g -Wall -Wextra"

TRACE::2021-05-03.12:37:54::SCWBDomain::make[2]: Entering directory 'D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bs
TRACE::2021-05-03.12:37:54::SCWBDomain::p/ps7_cortexa9_0/libsrc/ddrps_v1_1/src'

TRACE::2021-05-03.12:37:54::SCWBDomain::make[2]: Leaving directory 'D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp
TRACE::2021-05-03.12:37:54::SCWBDomain::/ps7_cortexa9_0/libsrc/ddrps_v1_1/src'

TRACE::2021-05-03.12:37:54::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_6/src"

TRACE::2021-05-03.12:37:54::SCWBDomain::make -C ps7_cortexa9_0/libsrc/devcfg_v3_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-05-03.12:37:54::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-05-03.12:37:54::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2021-05-03.12:37:54::SCWBDomain::make[2]: Entering directory 'D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bs
TRACE::2021-05-03.12:37:54::SCWBDomain::p/ps7_cortexa9_0/libsrc/devcfg_v3_6/src'

TRACE::2021-05-03.12:37:54::SCWBDomain::make[2]: Leaving directory 'D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp
TRACE::2021-05-03.12:37:54::SCWBDomain::/ps7_cortexa9_0/libsrc/devcfg_v3_6/src'

TRACE::2021-05-03.12:37:54::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_6/src"

TRACE::2021-05-03.12:37:54::SCWBDomain::make -C ps7_cortexa9_0/libsrc/dmaps_v2_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2021-05-03.12:37:54::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2021-05-03.12:37:54::SCWBDomain::rtfiles -g -Wall -Wextra"

TRACE::2021-05-03.12:37:54::SCWBDomain::make[2]: Entering directory 'D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bs
TRACE::2021-05-03.12:37:54::SCWBDomain::p/ps7_cortexa9_0/libsrc/dmaps_v2_6/src'

TRACE::2021-05-03.12:37:54::SCWBDomain::make[2]: Leaving directory 'D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp
TRACE::2021-05-03.12:37:54::SCWBDomain::/ps7_cortexa9_0/libsrc/dmaps_v2_6/src'

TRACE::2021-05-03.12:37:54::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/emacps_v3_11/src"

TRACE::2021-05-03.12:37:54::SCWBDomain::make -C ps7_cortexa9_0/libsrc/emacps_v3_11/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2021-05-03.12:37:54::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2021-05-03.12:37:54::SCWBDomain::tartfiles -g -Wall -Wextra"

TRACE::2021-05-03.12:37:54::SCWBDomain::make[2]: Entering directory 'D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bs
TRACE::2021-05-03.12:37:54::SCWBDomain::p/ps7_cortexa9_0/libsrc/emacps_v3_11/src'

TRACE::2021-05-03.12:37:54::SCWBDomain::make[2]: Leaving directory 'D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp
TRACE::2021-05-03.12:37:54::SCWBDomain::/ps7_cortexa9_0/libsrc/emacps_v3_11/src'

TRACE::2021-05-03.12:37:54::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/gpiops_v3_7/src"

TRACE::2021-05-03.12:37:54::SCWBDomain::make -C ps7_cortexa9_0/libsrc/gpiops_v3_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-05-03.12:37:54::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-05-03.12:37:54::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2021-05-03.12:37:54::SCWBDomain::make[2]: Entering directory 'D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bs
TRACE::2021-05-03.12:37:54::SCWBDomain::p/ps7_cortexa9_0/libsrc/gpiops_v3_7/src'

TRACE::2021-05-03.12:37:54::SCWBDomain::make[2]: Leaving directory 'D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp
TRACE::2021-05-03.12:37:54::SCWBDomain::/ps7_cortexa9_0/libsrc/gpiops_v3_7/src'

TRACE::2021-05-03.12:37:54::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/qspips_v3_7/src"

TRACE::2021-05-03.12:37:54::SCWBDomain::make -C ps7_cortexa9_0/libsrc/qspips_v3_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-05-03.12:37:54::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-05-03.12:37:54::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2021-05-03.12:37:54::SCWBDomain::make[2]: Entering directory 'D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bs
TRACE::2021-05-03.12:37:54::SCWBDomain::p/ps7_cortexa9_0/libsrc/qspips_v3_7/src'

TRACE::2021-05-03.12:37:54::SCWBDomain::make[2]: Leaving directory 'D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp
TRACE::2021-05-03.12:37:54::SCWBDomain::/ps7_cortexa9_0/libsrc/qspips_v3_7/src'

TRACE::2021-05-03.12:37:54::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scugic_v4_2/src"

TRACE::2021-05-03.12:37:54::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scugic_v4_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-05-03.12:37:54::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-05-03.12:37:54::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2021-05-03.12:37:54::SCWBDomain::make[2]: Entering directory 'D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bs
TRACE::2021-05-03.12:37:54::SCWBDomain::p/ps7_cortexa9_0/libsrc/scugic_v4_2/src'

TRACE::2021-05-03.12:37:54::SCWBDomain::make[2]: Leaving directory 'D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp
TRACE::2021-05-03.12:37:54::SCWBDomain::/ps7_cortexa9_0/libsrc/scugic_v4_2/src'

TRACE::2021-05-03.12:37:54::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_2/src"

TRACE::2021-05-03.12:37:54::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scutimer_v2_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2021-05-03.12:37:54::SCWBDomain::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2021-05-03.12:37:54::SCWBDomain::startfiles -g -Wall -Wextra"

TRACE::2021-05-03.12:37:54::SCWBDomain::make[2]: Entering directory 'D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bs
TRACE::2021-05-03.12:37:54::SCWBDomain::p/ps7_cortexa9_0/libsrc/scutimer_v2_2/src'

TRACE::2021-05-03.12:37:54::SCWBDomain::make[2]: Leaving directory 'D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp
TRACE::2021-05-03.12:37:54::SCWBDomain::/ps7_cortexa9_0/libsrc/scutimer_v2_2/src'

TRACE::2021-05-03.12:37:54::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_2/src"

TRACE::2021-05-03.12:37:54::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-05-03.12:37:54::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-05-03.12:37:54::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2021-05-03.12:37:54::SCWBDomain::make[2]: Entering directory 'D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bs
TRACE::2021-05-03.12:37:54::SCWBDomain::p/ps7_cortexa9_0/libsrc/scuwdt_v2_2/src'

TRACE::2021-05-03.12:37:54::SCWBDomain::make[2]: Leaving directory 'D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp
TRACE::2021-05-03.12:37:54::SCWBDomain::/ps7_cortexa9_0/libsrc/scuwdt_v2_2/src'

TRACE::2021-05-03.12:37:54::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/sdps_v3_9/src"

TRACE::2021-05-03.12:37:54::SCWBDomain::make -C ps7_cortexa9_0/libsrc/sdps_v3_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2021-05-03.12:37:54::SCWBDomain::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2021-05-03.12:37:54::SCWBDomain::tfiles -g -Wall -Wextra"

TRACE::2021-05-03.12:37:54::SCWBDomain::make[2]: Entering directory 'D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bs
TRACE::2021-05-03.12:37:54::SCWBDomain::p/ps7_cortexa9_0/libsrc/sdps_v3_9/src'

TRACE::2021-05-03.12:37:54::SCWBDomain::make[2]: Leaving directory 'D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp
TRACE::2021-05-03.12:37:54::SCWBDomain::/ps7_cortexa9_0/libsrc/sdps_v3_9/src'

TRACE::2021-05-03.12:37:54::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/standalone_v7_2/src"

TRACE::2021-05-03.12:37:54::SCWBDomain::make -C ps7_cortexa9_0/libsrc/standalone_v7_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2021-05-03.12:37:54::SCWBDomain::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2021-05-03.12:37:54::SCWBDomain::nostartfiles -g -Wall -Wextra"

TRACE::2021-05-03.12:37:54::SCWBDomain::make[2]: Entering directory 'D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bs
TRACE::2021-05-03.12:37:54::SCWBDomain::p/ps7_cortexa9_0/libsrc/standalone_v7_2/src'

TRACE::2021-05-03.12:37:55::SCWBDomain::make[3]: Entering directory 'D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bs
TRACE::2021-05-03.12:37:55::SCWBDomain::p/ps7_cortexa9_0/libsrc/standalone_v7_2/src/profile'

TRACE::2021-05-03.12:37:55::SCWBDomain::make[3]: Leaving directory 'D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp
TRACE::2021-05-03.12:37:55::SCWBDomain::/ps7_cortexa9_0/libsrc/standalone_v7_2/src/profile'

TRACE::2021-05-03.12:37:55::SCWBDomain::make[2]: Leaving directory 'D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp
TRACE::2021-05-03.12:37:55::SCWBDomain::/ps7_cortexa9_0/libsrc/standalone_v7_2/src'

TRACE::2021-05-03.12:37:55::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_9/src"

TRACE::2021-05-03.12:37:55::SCWBDomain::make -C ps7_cortexa9_0/libsrc/uartps_v3_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-05-03.12:37:55::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-05-03.12:37:55::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2021-05-03.12:37:55::SCWBDomain::make[2]: Entering directory 'D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bs
TRACE::2021-05-03.12:37:55::SCWBDomain::p/ps7_cortexa9_0/libsrc/uartps_v3_9/src'

TRACE::2021-05-03.12:37:55::SCWBDomain::make[2]: Leaving directory 'D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp
TRACE::2021-05-03.12:37:55::SCWBDomain::/ps7_cortexa9_0/libsrc/uartps_v3_9/src'

TRACE::2021-05-03.12:37:55::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/usbps_v2_5/src"

TRACE::2021-05-03.12:37:55::SCWBDomain::make -C ps7_cortexa9_0/libsrc/usbps_v2_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2021-05-03.12:37:55::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2021-05-03.12:37:55::SCWBDomain::rtfiles -g -Wall -Wextra"

TRACE::2021-05-03.12:37:55::SCWBDomain::make[2]: Entering directory 'D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bs
TRACE::2021-05-03.12:37:55::SCWBDomain::p/ps7_cortexa9_0/libsrc/usbps_v2_5/src'

TRACE::2021-05-03.12:37:55::SCWBDomain::make[2]: Leaving directory 'D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp
TRACE::2021-05-03.12:37:55::SCWBDomain::/ps7_cortexa9_0/libsrc/usbps_v2_5/src'

TRACE::2021-05-03.12:37:55::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_4/src"

TRACE::2021-05-03.12:37:55::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xadcps_v2_4/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-05-03.12:37:55::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-05-03.12:37:55::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2021-05-03.12:37:55::SCWBDomain::make[2]: Entering directory 'D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bs
TRACE::2021-05-03.12:37:55::SCWBDomain::p/ps7_cortexa9_0/libsrc/xadcps_v2_4/src'

TRACE::2021-05-03.12:37:55::SCWBDomain::make[2]: Leaving directory 'D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp
TRACE::2021-05-03.12:37:55::SCWBDomain::/ps7_cortexa9_0/libsrc/xadcps_v2_4/src'

TRACE::2021-05-03.12:37:55::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xilffs_v4_3/src"

TRACE::2021-05-03.12:37:55::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilffs_v4_3/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-05-03.12:37:55::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-05-03.12:37:55::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2021-05-03.12:37:55::SCWBDomain::make[2]: Entering directory 'D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bs
TRACE::2021-05-03.12:37:55::SCWBDomain::p/ps7_cortexa9_0/libsrc/xilffs_v4_3/src'

TRACE::2021-05-03.12:37:55::SCWBDomain::make[2]: Leaving directory 'D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp
TRACE::2021-05-03.12:37:55::SCWBDomain::/ps7_cortexa9_0/libsrc/xilffs_v4_3/src'

TRACE::2021-05-03.12:37:55::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xilrsa_v1_6/src"

TRACE::2021-05-03.12:37:55::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilrsa_v1_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-05-03.12:37:55::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-05-03.12:37:55::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2021-05-03.12:37:55::SCWBDomain::make[2]: Entering directory 'D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bs
TRACE::2021-05-03.12:37:55::SCWBDomain::p/ps7_cortexa9_0/libsrc/xilrsa_v1_6/src'

TRACE::2021-05-03.12:37:55::SCWBDomain::make[2]: Leaving directory 'D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp
TRACE::2021-05-03.12:37:55::SCWBDomain::/ps7_cortexa9_0/libsrc/xilrsa_v1_6/src'

TRACE::2021-05-03.12:37:55::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/axidma_v9_11/src"

TRACE::2021-05-03.12:37:55::SCWBDomain::make -C ps7_cortexa9_0/libsrc/axidma_v9_11/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2021-05-03.12:37:55::SCWBDomain::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2021-05-03.12:37:55::SCWBDomain::tfiles -g -Wall -Wextra"

TRACE::2021-05-03.12:37:55::SCWBDomain::make[2]: Entering directory 'D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bs
TRACE::2021-05-03.12:37:55::SCWBDomain::p/ps7_cortexa9_0/libsrc/axidma_v9_11/src'

TRACE::2021-05-03.12:37:55::SCWBDomain::"Compiling axidma"

TRACE::2021-05-03.12:37:58::SCWBDomain::make[2]: Leaving directory 'D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp
TRACE::2021-05-03.12:37:58::SCWBDomain::/ps7_cortexa9_0/libsrc/axidma_v9_11/src'

TRACE::2021-05-03.12:37:58::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src"

TRACE::2021-05-03.12:37:58::SCWBDomain::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2021-05-03.12:37:58::SCWBDomain::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2021-05-03.12:37:58::SCWBDomain:: -nostartfiles -g -Wall -Wextra"

TRACE::2021-05-03.12:37:58::SCWBDomain::make[2]: Entering directory 'D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bs
TRACE::2021-05-03.12:37:58::SCWBDomain::p/ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src'

TRACE::2021-05-03.12:37:58::SCWBDomain::"Compiling coresightps_dcc"

TRACE::2021-05-03.12:37:58::SCWBDomain::make[2]: Leaving directory 'D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp
TRACE::2021-05-03.12:37:58::SCWBDomain::/ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src'

TRACE::2021-05-03.12:37:58::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src"

TRACE::2021-05-03.12:37:58::SCWBDomain::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2021-05-03.12:37:58::SCWBDomain::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2021-05-03.12:37:58::SCWBDomain::ostartfiles -g -Wall -Wextra"

TRACE::2021-05-03.12:37:58::SCWBDomain::make[2]: Entering directory 'D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bs
TRACE::2021-05-03.12:37:58::SCWBDomain::p/ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src'

TRACE::2021-05-03.12:37:58::SCWBDomain::"Compiling cpu_cortexa9"

TRACE::2021-05-03.12:37:58::SCWBDomain::make[2]: Leaving directory 'D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp
TRACE::2021-05-03.12:37:58::SCWBDomain::/ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src'

TRACE::2021-05-03.12:37:58::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/ddrps_v1_1/src"

TRACE::2021-05-03.12:37:58::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ddrps_v1_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2021-05-03.12:37:58::SCWBDomain::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2021-05-03.12:37:58::SCWBDomain::iles -g -Wall -Wextra"

TRACE::2021-05-03.12:37:58::SCWBDomain::make[2]: Entering directory 'D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bs
TRACE::2021-05-03.12:37:58::SCWBDomain::p/ps7_cortexa9_0/libsrc/ddrps_v1_1/src'

TRACE::2021-05-03.12:37:58::SCWBDomain::"Compiling ddrps"

TRACE::2021-05-03.12:37:58::SCWBDomain::make[2]: Leaving directory 'D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp
TRACE::2021-05-03.12:37:58::SCWBDomain::/ps7_cortexa9_0/libsrc/ddrps_v1_1/src'

TRACE::2021-05-03.12:37:58::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/devcfg_v3_6/src"

TRACE::2021-05-03.12:37:58::SCWBDomain::make -C ps7_cortexa9_0/libsrc/devcfg_v3_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-05-03.12:37:58::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-05-03.12:37:58::SCWBDomain::files -g -Wall -Wextra"

TRACE::2021-05-03.12:37:58::SCWBDomain::make[2]: Entering directory 'D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bs
TRACE::2021-05-03.12:37:58::SCWBDomain::p/ps7_cortexa9_0/libsrc/devcfg_v3_6/src'

TRACE::2021-05-03.12:37:58::SCWBDomain::"Compiling devcfg"

TRACE::2021-05-03.12:37:59::SCWBDomain::make[2]: Leaving directory 'D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp
TRACE::2021-05-03.12:37:59::SCWBDomain::/ps7_cortexa9_0/libsrc/devcfg_v3_6/src'

TRACE::2021-05-03.12:37:59::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/dmaps_v2_6/src"

TRACE::2021-05-03.12:37:59::SCWBDomain::make -C ps7_cortexa9_0/libsrc/dmaps_v2_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2021-05-03.12:37:59::SCWBDomain::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2021-05-03.12:37:59::SCWBDomain::iles -g -Wall -Wextra"

TRACE::2021-05-03.12:37:59::SCWBDomain::make[2]: Entering directory 'D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bs
TRACE::2021-05-03.12:37:59::SCWBDomain::p/ps7_cortexa9_0/libsrc/dmaps_v2_6/src'

TRACE::2021-05-03.12:37:59::SCWBDomain::"Compiling dmaps"

TRACE::2021-05-03.12:37:59::SCWBDomain::make[2]: Leaving directory 'D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp
TRACE::2021-05-03.12:37:59::SCWBDomain::/ps7_cortexa9_0/libsrc/dmaps_v2_6/src'

TRACE::2021-05-03.12:37:59::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/emacps_v3_11/src"

TRACE::2021-05-03.12:37:59::SCWBDomain::make -C ps7_cortexa9_0/libsrc/emacps_v3_11/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2021-05-03.12:37:59::SCWBDomain::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2021-05-03.12:37:59::SCWBDomain::tfiles -g -Wall -Wextra"

TRACE::2021-05-03.12:37:59::SCWBDomain::make[2]: Entering directory 'D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bs
TRACE::2021-05-03.12:37:59::SCWBDomain::p/ps7_cortexa9_0/libsrc/emacps_v3_11/src'

TRACE::2021-05-03.12:37:59::SCWBDomain::"Compiling emacps"

TRACE::2021-05-03.12:38:00::SCWBDomain::make[2]: Leaving directory 'D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp
TRACE::2021-05-03.12:38:00::SCWBDomain::/ps7_cortexa9_0/libsrc/emacps_v3_11/src'

TRACE::2021-05-03.12:38:00::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/gpiops_v3_7/src"

TRACE::2021-05-03.12:38:00::SCWBDomain::make -C ps7_cortexa9_0/libsrc/gpiops_v3_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-05-03.12:38:00::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-05-03.12:38:00::SCWBDomain::files -g -Wall -Wextra"

TRACE::2021-05-03.12:38:00::SCWBDomain::make[2]: Entering directory 'D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bs
TRACE::2021-05-03.12:38:00::SCWBDomain::p/ps7_cortexa9_0/libsrc/gpiops_v3_7/src'

TRACE::2021-05-03.12:38:00::SCWBDomain::"Compiling gpiops"

TRACE::2021-05-03.12:38:01::SCWBDomain::make[2]: Leaving directory 'D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp
TRACE::2021-05-03.12:38:01::SCWBDomain::/ps7_cortexa9_0/libsrc/gpiops_v3_7/src'

TRACE::2021-05-03.12:38:01::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/qspips_v3_7/src"

TRACE::2021-05-03.12:38:01::SCWBDomain::make -C ps7_cortexa9_0/libsrc/qspips_v3_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-05-03.12:38:01::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-05-03.12:38:01::SCWBDomain::files -g -Wall -Wextra"

TRACE::2021-05-03.12:38:01::SCWBDomain::make[2]: Entering directory 'D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bs
TRACE::2021-05-03.12:38:01::SCWBDomain::p/ps7_cortexa9_0/libsrc/qspips_v3_7/src'

TRACE::2021-05-03.12:38:01::SCWBDomain::"Compiling qspips"

TRACE::2021-05-03.12:38:01::SCWBDomain::make[2]: Leaving directory 'D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp
TRACE::2021-05-03.12:38:01::SCWBDomain::/ps7_cortexa9_0/libsrc/qspips_v3_7/src'

TRACE::2021-05-03.12:38:01::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/scugic_v4_2/src"

TRACE::2021-05-03.12:38:01::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scugic_v4_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-05-03.12:38:01::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-05-03.12:38:01::SCWBDomain::files -g -Wall -Wextra"

TRACE::2021-05-03.12:38:01::SCWBDomain::make[2]: Entering directory 'D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bs
TRACE::2021-05-03.12:38:01::SCWBDomain::p/ps7_cortexa9_0/libsrc/scugic_v4_2/src'

TRACE::2021-05-03.12:38:01::SCWBDomain::"Compiling scugic"

TRACE::2021-05-03.12:38:02::SCWBDomain::make[2]: Leaving directory 'D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp
TRACE::2021-05-03.12:38:02::SCWBDomain::/ps7_cortexa9_0/libsrc/scugic_v4_2/src'

TRACE::2021-05-03.12:38:02::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/scutimer_v2_2/src"

TRACE::2021-05-03.12:38:02::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scutimer_v2_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2021-05-03.12:38:02::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2021-05-03.12:38:02::SCWBDomain::rtfiles -g -Wall -Wextra"

TRACE::2021-05-03.12:38:02::SCWBDomain::make[2]: Entering directory 'D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bs
TRACE::2021-05-03.12:38:02::SCWBDomain::p/ps7_cortexa9_0/libsrc/scutimer_v2_2/src'

TRACE::2021-05-03.12:38:02::SCWBDomain::"Compiling scutimer"

TRACE::2021-05-03.12:38:02::SCWBDomain::make[2]: Leaving directory 'D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp
TRACE::2021-05-03.12:38:02::SCWBDomain::/ps7_cortexa9_0/libsrc/scutimer_v2_2/src'

TRACE::2021-05-03.12:38:02::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/scuwdt_v2_2/src"

TRACE::2021-05-03.12:38:02::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-05-03.12:38:02::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-05-03.12:38:02::SCWBDomain::files -g -Wall -Wextra"

TRACE::2021-05-03.12:38:02::SCWBDomain::make[2]: Entering directory 'D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bs
TRACE::2021-05-03.12:38:02::SCWBDomain::p/ps7_cortexa9_0/libsrc/scuwdt_v2_2/src'

TRACE::2021-05-03.12:38:02::SCWBDomain::"Compiling scuwdt"

TRACE::2021-05-03.12:38:03::SCWBDomain::make[2]: Leaving directory 'D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp
TRACE::2021-05-03.12:38:03::SCWBDomain::/ps7_cortexa9_0/libsrc/scuwdt_v2_2/src'

TRACE::2021-05-03.12:38:03::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/sdps_v3_9/src"

TRACE::2021-05-03.12:38:03::SCWBDomain::make -C ps7_cortexa9_0/libsrc/sdps_v3_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARC
TRACE::2021-05-03.12:38:03::SCWBDomain::HIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfi
TRACE::2021-05-03.12:38:03::SCWBDomain::les -g -Wall -Wextra"

TRACE::2021-05-03.12:38:03::SCWBDomain::make[2]: Entering directory 'D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bs
TRACE::2021-05-03.12:38:03::SCWBDomain::p/ps7_cortexa9_0/libsrc/sdps_v3_9/src'

TRACE::2021-05-03.12:38:03::SCWBDomain::"Compiling sdps"

TRACE::2021-05-03.12:38:04::SCWBDomain::make[2]: Leaving directory 'D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp
TRACE::2021-05-03.12:38:04::SCWBDomain::/ps7_cortexa9_0/libsrc/sdps_v3_9/src'

TRACE::2021-05-03.12:38:04::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/standalone_v7_2/src"

TRACE::2021-05-03.12:38:04::SCWBDomain::make -C ps7_cortexa9_0/libsrc/standalone_v7_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2021-05-03.12:38:04::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2021-05-03.12:38:04::SCWBDomain::tartfiles -g -Wall -Wextra"

TRACE::2021-05-03.12:38:04::SCWBDomain::make[2]: Entering directory 'D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bs
TRACE::2021-05-03.12:38:04::SCWBDomain::p/ps7_cortexa9_0/libsrc/standalone_v7_2/src'

TRACE::2021-05-03.12:38:04::SCWBDomain::"Compiling standalone"

TRACE::2021-05-03.12:38:08::SCWBDomain::make[3]: Entering directory 'D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bs
TRACE::2021-05-03.12:38:08::SCWBDomain::p/ps7_cortexa9_0/libsrc/standalone_v7_2/src/profile'

TRACE::2021-05-03.12:38:08::SCWBDomain::make[3]: Leaving directory 'D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp
TRACE::2021-05-03.12:38:08::SCWBDomain::/ps7_cortexa9_0/libsrc/standalone_v7_2/src/profile'

TRACE::2021-05-03.12:38:08::SCWBDomain::make[2]: Leaving directory 'D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp
TRACE::2021-05-03.12:38:08::SCWBDomain::/ps7_cortexa9_0/libsrc/standalone_v7_2/src'

TRACE::2021-05-03.12:38:08::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/uartps_v3_9/src"

TRACE::2021-05-03.12:38:08::SCWBDomain::make -C ps7_cortexa9_0/libsrc/uartps_v3_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-05-03.12:38:08::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-05-03.12:38:08::SCWBDomain::files -g -Wall -Wextra"

TRACE::2021-05-03.12:38:08::SCWBDomain::make[2]: Entering directory 'D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bs
TRACE::2021-05-03.12:38:08::SCWBDomain::p/ps7_cortexa9_0/libsrc/uartps_v3_9/src'

TRACE::2021-05-03.12:38:08::SCWBDomain::"Compiling uartps"

TRACE::2021-05-03.12:38:08::SCWBDomain::make[2]: Leaving directory 'D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp
TRACE::2021-05-03.12:38:08::SCWBDomain::/ps7_cortexa9_0/libsrc/uartps_v3_9/src'

TRACE::2021-05-03.12:38:08::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/usbps_v2_5/src"

TRACE::2021-05-03.12:38:08::SCWBDomain::make -C ps7_cortexa9_0/libsrc/usbps_v2_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2021-05-03.12:38:08::SCWBDomain::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2021-05-03.12:38:08::SCWBDomain::iles -g -Wall -Wextra"

TRACE::2021-05-03.12:38:08::SCWBDomain::make[2]: Entering directory 'D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bs
TRACE::2021-05-03.12:38:08::SCWBDomain::p/ps7_cortexa9_0/libsrc/usbps_v2_5/src'

TRACE::2021-05-03.12:38:08::SCWBDomain::"Compiling usbps"

TRACE::2021-05-03.12:38:09::SCWBDomain::make[2]: Leaving directory 'D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp
TRACE::2021-05-03.12:38:09::SCWBDomain::/ps7_cortexa9_0/libsrc/usbps_v2_5/src'

TRACE::2021-05-03.12:38:09::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/xadcps_v2_4/src"

TRACE::2021-05-03.12:38:09::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xadcps_v2_4/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-05-03.12:38:09::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-05-03.12:38:09::SCWBDomain::files -g -Wall -Wextra"

TRACE::2021-05-03.12:38:09::SCWBDomain::make[2]: Entering directory 'D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bs
TRACE::2021-05-03.12:38:09::SCWBDomain::p/ps7_cortexa9_0/libsrc/xadcps_v2_4/src'

TRACE::2021-05-03.12:38:09::SCWBDomain::"Compiling xadcps"

TRACE::2021-05-03.12:38:10::SCWBDomain::make[2]: Leaving directory 'D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp
TRACE::2021-05-03.12:38:10::SCWBDomain::/ps7_cortexa9_0/libsrc/xadcps_v2_4/src'

TRACE::2021-05-03.12:38:10::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/xilffs_v4_3/src"

TRACE::2021-05-03.12:38:10::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilffs_v4_3/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-05-03.12:38:10::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-05-03.12:38:10::SCWBDomain::files -g -Wall -Wextra"

TRACE::2021-05-03.12:38:10::SCWBDomain::make[2]: Entering directory 'D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bs
TRACE::2021-05-03.12:38:10::SCWBDomain::p/ps7_cortexa9_0/libsrc/xilffs_v4_3/src'

TRACE::2021-05-03.12:38:10::SCWBDomain::"Compiling XilFFs Library"

TRACE::2021-05-03.12:38:11::SCWBDomain::make[2]: Leaving directory 'D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp
TRACE::2021-05-03.12:38:11::SCWBDomain::/ps7_cortexa9_0/libsrc/xilffs_v4_3/src'

TRACE::2021-05-03.12:38:11::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/xilrsa_v1_6/src"

TRACE::2021-05-03.12:38:11::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilrsa_v1_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-05-03.12:38:11::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-05-03.12:38:11::SCWBDomain::files -g -Wall -Wextra"

TRACE::2021-05-03.12:38:11::SCWBDomain::make[2]: Entering directory 'D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bs
TRACE::2021-05-03.12:38:11::SCWBDomain::p/ps7_cortexa9_0/libsrc/xilrsa_v1_6/src'

TRACE::2021-05-03.12:38:11::SCWBDomain::make[2]: Leaving directory 'D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp
TRACE::2021-05-03.12:38:11::SCWBDomain::/ps7_cortexa9_0/libsrc/xilrsa_v1_6/src'

TRACE::2021-05-03.12:38:11::SCWBDomain::'Finished building libraries'

TRACE::2021-05-03.12:38:11::SCWBDomain::make[1]: Leaving directory 'D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp
TRACE::2021-05-03.12:38:11::SCWBDomain::'

TRACE::2021-05-03.12:38:11::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c sd.c -o sd.o -Izynq_fsbl_bsp/ps7_cort
TRACE::2021-05-03.12:38:11::SCWBDomain::exa9_0/include -I.

TRACE::2021-05-03.12:38:11::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c nand.c -o nand.o -Izynq_fsbl_bsp/ps7_
TRACE::2021-05-03.12:38:11::SCWBDomain::cortexa9_0/include -I.

TRACE::2021-05-03.12:38:11::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c nor.c -o nor.o -Izynq_fsbl_bsp/ps7_co
TRACE::2021-05-03.12:38:11::SCWBDomain::rtexa9_0/include -I.

TRACE::2021-05-03.12:38:11::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c image_mover.c -o image_mover.o -Izynq
TRACE::2021-05-03.12:38:11::SCWBDomain::_fsbl_bsp/ps7_cortexa9_0/include -I.

TRACE::2021-05-03.12:38:11::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c md5.c -o md5.o -Izynq_fsbl_bsp/ps7_co
TRACE::2021-05-03.12:38:11::SCWBDomain::rtexa9_0/include -I.

TRACE::2021-05-03.12:38:11::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c fsbl_hooks.c -o fsbl_hooks.o -Izynq_f
TRACE::2021-05-03.12:38:11::SCWBDomain::sbl_bsp/ps7_cortexa9_0/include -I.

TRACE::2021-05-03.12:38:11::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c main.c -o main.o -Izynq_fsbl_bsp/ps7_
TRACE::2021-05-03.12:38:11::SCWBDomain::cortexa9_0/include -I.

TRACE::2021-05-03.12:38:11::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c rsa.c -o rsa.o -Izynq_fsbl_bsp/ps7_co
TRACE::2021-05-03.12:38:11::SCWBDomain::rtexa9_0/include -I.

TRACE::2021-05-03.12:38:11::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c qspi.c -o qspi.o -Izynq_fsbl_bsp/ps7_
TRACE::2021-05-03.12:38:11::SCWBDomain::cortexa9_0/include -I.

TRACE::2021-05-03.12:38:11::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c ps7_init.c -o ps7_init.o -Izynq_fsbl_
TRACE::2021-05-03.12:38:11::SCWBDomain::bsp/ps7_cortexa9_0/include -I.

TRACE::2021-05-03.12:38:11::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c pcap.c -o pcap.o -Izynq_fsbl_bsp/ps7_
TRACE::2021-05-03.12:38:11::SCWBDomain::cortexa9_0/include -I.

TRACE::2021-05-03.12:38:12::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c fsbl_handoff.S -o fsbl_handoff.o -Izy
TRACE::2021-05-03.12:38:12::SCWBDomain::nq_fsbl_bsp/ps7_cortexa9_0/include -I.

TRACE::2021-05-03.12:38:12::SCWBDomain::arm-none-eabi-gcc -o executable.elf  sd.o  nand.o  nor.o  image_mover.o  md5.o  fsbl_hooks.o  main.o  rsa.o  qspi.o  ps7_init.o
TRACE::2021-05-03.12:38:12::SCWBDomain::  pcap.o  fsbl_handoff.o -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=
TRACE::2021-05-03.12:38:12::SCWBDomain::hard -Wl,-build-id=none -specs=Xilinx.spec  -lrsa -Wl,--start-group,-lxil,-lgcc,-lc,--end-group -Wl,--start-group,-lxilffs,-lxi
TRACE::2021-05-03.12:38:12::SCWBDomain::l,-lgcc,-lc,--end-group -Wl,--start-group,-lrsa,-lxil,-lgcc,-lc,--end-group                                    -Wl,--gc-section
TRACE::2021-05-03.12:38:12::SCWBDomain::s -Lzynq_fsbl_bsp/ps7_cortexa9_0/lib -L./ -Tlscript.ld

LOG::2021-05-03.12:38:12::SCWSystem::Checking the domain standalone_domain
LOG::2021-05-03.12:38:12::SCWSystem::Not a boot domain 
LOG::2021-05-03.12:38:12::SCWSystem::Started Processing the domain standalone_domain
TRACE::2021-05-03.12:38:12::SCWDomain::Generating domain artifcats
TRACE::2021-05-03.12:38:12::SCWMssOS::Generating standalone artifcats
TRACE::2021-05-03.12:38:12::SCWMssOS::Copying the qemu file from  D:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt To D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/export/simple_hw/sw/simple_hw/qemu/
TRACE::2021-05-03.12:38:12::SCWMssOS::Copying the qemu file from  D:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt To D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/export/simple_hw/sw/simple_hw/standalone_domain/qemu/
TRACE::2021-05-03.12:38:12::SCWMssOS:: Copying the user libraries. 
TRACE::2021-05-03.12:38:12::SCWPlatform::Trying to open the hw design at D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.12:38:12::SCWPlatform::DSA given D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.12:38:12::SCWPlatform::DSA absoulate path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.12:38:12::SCWPlatform::DSA directory D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw
TRACE::2021-05-03.12:38:12::SCWPlatform:: Platform Path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.12:38:12::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-05-03.12:38:12::SCWPlatform::Trying to set the existing hwdb with name top_simple_1
TRACE::2021-05-03.12:38:12::SCWPlatform::Opened existing hwdb top_simple_1
TRACE::2021-05-03.12:38:12::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-03.12:38:12::SCWMssOS::Checking the sw design at  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-03.12:38:12::SCWMssOS::DEBUG:  swdes dump  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-05-03.12:38:12::SCWMssOS::No sw design opened at  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-03.12:38:12::SCWMssOS::mss exists loading the mss file  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-03.12:38:12::SCWMssOS::Opened the sw design from mss  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-03.12:38:12::SCWMssOS::Adding the swdes entry D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2021-05-03.12:38:12::SCWMssOS::updating the scw layer about changes
TRACE::2021-05-03.12:38:12::SCWMssOS::Opened the sw design.  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-03.12:38:12::SCWMssOS::Completed writing the mss file at D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2021-05-03.12:38:12::SCWMssOS::Mss edits present, copying mssfile into export location D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-03.12:38:12::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2021-05-03.12:38:12::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2021-05-03.12:38:12::SCWDomain::Building the domain as part of full build :  standalone_domain
TRACE::2021-05-03.12:38:12::SCWMssOS::doing bsp build ... 
TRACE::2021-05-03.12:38:12::SCWMssOS::System Command Ran  D: & cd  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp & make 
TRACE::2021-05-03.12:38:12::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/axidma_v9_11/src"

TRACE::2021-05-03.12:38:12::SCWMssOS::make -C ps7_cortexa9_0/libsrc/axidma_v9_11/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2021-05-03.12:38:12::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2021-05-03.12:38:12::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2021-05-03.12:38:12::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src"

TRACE::2021-05-03.12:38:12::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2021-05-03.12:38:12::SCWMssOS::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2021-05-03.12:38:12::SCWMssOS::ard -nostartfiles -g -Wall -Wextra"

TRACE::2021-05-03.12:38:12::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src"

TRACE::2021-05-03.12:38:12::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2021-05-03.12:38:12::SCWMssOS::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2021-05-03.12:38:12::SCWMssOS:: -nostartfiles -g -Wall -Wextra"

TRACE::2021-05-03.12:38:12::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_1/src"

TRACE::2021-05-03.12:38:12::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2021-05-03.12:38:12::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2021-05-03.12:38:12::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2021-05-03.12:38:12::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_6/src"

TRACE::2021-05-03.12:38:12::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-05-03.12:38:12::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-05-03.12:38:12::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2021-05-03.12:38:13::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_6/src"

TRACE::2021-05-03.12:38:13::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2021-05-03.12:38:13::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2021-05-03.12:38:13::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2021-05-03.12:38:13::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/emacps_v3_11/src"

TRACE::2021-05-03.12:38:13::SCWMssOS::make -C ps7_cortexa9_0/libsrc/emacps_v3_11/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2021-05-03.12:38:13::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2021-05-03.12:38:13::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2021-05-03.12:38:13::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/gpiops_v3_7/src"

TRACE::2021-05-03.12:38:13::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpiops_v3_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-05-03.12:38:13::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-05-03.12:38:13::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2021-05-03.12:38:13::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/qspips_v3_7/src"

TRACE::2021-05-03.12:38:13::SCWMssOS::make -C ps7_cortexa9_0/libsrc/qspips_v3_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-05-03.12:38:13::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-05-03.12:38:13::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2021-05-03.12:38:13::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scugic_v4_2/src"

TRACE::2021-05-03.12:38:13::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v4_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-05-03.12:38:13::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-05-03.12:38:13::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2021-05-03.12:38:13::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_2/src"

TRACE::2021-05-03.12:38:13::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2021-05-03.12:38:13::SCWMssOS::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2021-05-03.12:38:13::SCWMssOS::startfiles -g -Wall -Wextra"

TRACE::2021-05-03.12:38:13::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_2/src"

TRACE::2021-05-03.12:38:13::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-05-03.12:38:13::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-05-03.12:38:13::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2021-05-03.12:38:13::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/sdps_v3_9/src"

TRACE::2021-05-03.12:38:13::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v3_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2021-05-03.12:38:13::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2021-05-03.12:38:13::SCWMssOS::tfiles -g -Wall -Wextra"

TRACE::2021-05-03.12:38:13::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/standalone_v7_2/src"

TRACE::2021-05-03.12:38:13::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v7_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2021-05-03.12:38:13::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2021-05-03.12:38:13::SCWMssOS::nostartfiles -g -Wall -Wextra"

TRACE::2021-05-03.12:38:13::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_9/src"

TRACE::2021-05-03.12:38:13::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-05-03.12:38:13::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-05-03.12:38:13::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2021-05-03.12:38:13::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/usbps_v2_5/src"

TRACE::2021-05-03.12:38:13::SCWMssOS::make -C ps7_cortexa9_0/libsrc/usbps_v2_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2021-05-03.12:38:13::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2021-05-03.12:38:13::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2021-05-03.12:38:13::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_4/src"

TRACE::2021-05-03.12:38:13::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_4/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-05-03.12:38:13::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-05-03.12:38:13::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2021-05-03.12:38:13::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/axidma_v9_11/src"

TRACE::2021-05-03.12:38:13::SCWMssOS::make -C ps7_cortexa9_0/libsrc/axidma_v9_11/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2021-05-03.12:38:13::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2021-05-03.12:38:13::SCWMssOS::tfiles -g -Wall -Wextra"

TRACE::2021-05-03.12:38:13::SCWMssOS::"Compiling axidma"

TRACE::2021-05-03.12:38:14::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src"

TRACE::2021-05-03.12:38:14::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2021-05-03.12:38:14::SCWMssOS::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2021-05-03.12:38:14::SCWMssOS:: -nostartfiles -g -Wall -Wextra"

TRACE::2021-05-03.12:38:14::SCWMssOS::"Compiling coresightps_dcc"

TRACE::2021-05-03.12:38:14::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src"

TRACE::2021-05-03.12:38:14::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2021-05-03.12:38:14::SCWMssOS::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2021-05-03.12:38:14::SCWMssOS::ostartfiles -g -Wall -Wextra"

TRACE::2021-05-03.12:38:14::SCWMssOS::"Compiling cpu_cortexa9"

TRACE::2021-05-03.12:38:14::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/ddrps_v1_1/src"

TRACE::2021-05-03.12:38:14::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2021-05-03.12:38:14::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2021-05-03.12:38:14::SCWMssOS::iles -g -Wall -Wextra"

TRACE::2021-05-03.12:38:14::SCWMssOS::"Compiling ddrps"

TRACE::2021-05-03.12:38:14::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/devcfg_v3_6/src"

TRACE::2021-05-03.12:38:14::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-05-03.12:38:14::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-05-03.12:38:14::SCWMssOS::files -g -Wall -Wextra"

TRACE::2021-05-03.12:38:14::SCWMssOS::"Compiling devcfg"

TRACE::2021-05-03.12:38:15::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/dmaps_v2_6/src"

TRACE::2021-05-03.12:38:15::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2021-05-03.12:38:15::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2021-05-03.12:38:15::SCWMssOS::iles -g -Wall -Wextra"

TRACE::2021-05-03.12:38:15::SCWMssOS::"Compiling dmaps"

TRACE::2021-05-03.12:38:15::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/emacps_v3_11/src"

TRACE::2021-05-03.12:38:15::SCWMssOS::make -C ps7_cortexa9_0/libsrc/emacps_v3_11/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2021-05-03.12:38:15::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2021-05-03.12:38:15::SCWMssOS::tfiles -g -Wall -Wextra"

TRACE::2021-05-03.12:38:15::SCWMssOS::"Compiling emacps"

TRACE::2021-05-03.12:38:16::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/gpiops_v3_7/src"

TRACE::2021-05-03.12:38:16::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpiops_v3_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-05-03.12:38:16::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-05-03.12:38:16::SCWMssOS::files -g -Wall -Wextra"

TRACE::2021-05-03.12:38:16::SCWMssOS::"Compiling gpiops"

TRACE::2021-05-03.12:38:17::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/qspips_v3_7/src"

TRACE::2021-05-03.12:38:17::SCWMssOS::make -C ps7_cortexa9_0/libsrc/qspips_v3_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-05-03.12:38:17::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-05-03.12:38:17::SCWMssOS::files -g -Wall -Wextra"

TRACE::2021-05-03.12:38:17::SCWMssOS::"Compiling qspips"

TRACE::2021-05-03.12:38:17::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scugic_v4_2/src"

TRACE::2021-05-03.12:38:17::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v4_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-05-03.12:38:17::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-05-03.12:38:17::SCWMssOS::files -g -Wall -Wextra"

TRACE::2021-05-03.12:38:17::SCWMssOS::"Compiling scugic"

TRACE::2021-05-03.12:38:18::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scutimer_v2_2/src"

TRACE::2021-05-03.12:38:18::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2021-05-03.12:38:18::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2021-05-03.12:38:18::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2021-05-03.12:38:18::SCWMssOS::"Compiling scutimer"

TRACE::2021-05-03.12:38:18::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scuwdt_v2_2/src"

TRACE::2021-05-03.12:38:18::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-05-03.12:38:18::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-05-03.12:38:18::SCWMssOS::files -g -Wall -Wextra"

TRACE::2021-05-03.12:38:18::SCWMssOS::"Compiling scuwdt"

TRACE::2021-05-03.12:38:19::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/sdps_v3_9/src"

TRACE::2021-05-03.12:38:19::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v3_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARC
TRACE::2021-05-03.12:38:19::SCWMssOS::HIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfi
TRACE::2021-05-03.12:38:19::SCWMssOS::les -g -Wall -Wextra"

TRACE::2021-05-03.12:38:19::SCWMssOS::"Compiling sdps"

TRACE::2021-05-03.12:38:19::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/standalone_v7_2/src"

TRACE::2021-05-03.12:38:19::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v7_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2021-05-03.12:38:19::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2021-05-03.12:38:19::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2021-05-03.12:38:19::SCWMssOS::"Compiling standalone"

TRACE::2021-05-03.12:38:22::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/uartps_v3_9/src"

TRACE::2021-05-03.12:38:22::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-05-03.12:38:22::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-05-03.12:38:22::SCWMssOS::files -g -Wall -Wextra"

TRACE::2021-05-03.12:38:22::SCWMssOS::"Compiling uartps"

TRACE::2021-05-03.12:38:22::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/usbps_v2_5/src"

TRACE::2021-05-03.12:38:22::SCWMssOS::make -C ps7_cortexa9_0/libsrc/usbps_v2_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2021-05-03.12:38:22::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2021-05-03.12:38:22::SCWMssOS::iles -g -Wall -Wextra"

TRACE::2021-05-03.12:38:22::SCWMssOS::"Compiling usbps"

TRACE::2021-05-03.12:38:23::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/xadcps_v2_4/src"

TRACE::2021-05-03.12:38:23::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_4/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-05-03.12:38:23::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-05-03.12:38:23::SCWMssOS::files -g -Wall -Wextra"

TRACE::2021-05-03.12:38:23::SCWMssOS::"Compiling xadcps"

TRACE::2021-05-03.12:38:24::SCWMssOS::'Finished building libraries'

TRACE::2021-05-03.12:38:24::SCWMssOS::Copying to export directory.
TRACE::2021-05-03.12:38:24::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2021-05-03.12:38:24::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2021-05-03.12:38:24::SCWSystem::Completed Processing the domain standalone_domain
LOG::2021-05-03.12:38:24::SCWSystem::Completed Processing the sysconfig simple_hw
LOG::2021-05-03.12:38:24::SCWPlatform::Completed generating the artifacts for system configuration simple_hw
TRACE::2021-05-03.12:38:24::SCWPlatform::Started preparing the platform 
TRACE::2021-05-03.12:38:24::SCWSystem::Writing the bif file for system config simple_hw
TRACE::2021-05-03.12:38:24::SCWSystem::dir created 
TRACE::2021-05-03.12:38:24::SCWSystem::Writing the bif 
TRACE::2021-05-03.12:38:24::SCWPlatform::Started writing the spfm file 
TRACE::2021-05-03.12:38:24::SCWPlatform::Started writing the xpfm file 
TRACE::2021-05-03.12:38:24::SCWPlatform::Completed generating the platform
TRACE::2021-05-03.12:38:24::SCWMssOS::Saving the mss changes D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-03.12:38:24::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-05-03.12:38:24::SCWMssOS::Completed writemss as part of save.
TRACE::2021-05-03.12:38:24::SCWMssOS::Commit changes completed.
TRACE::2021-05-03.12:38:24::SCWMssOS::Saving the mss changes D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-03.12:38:24::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-05-03.12:38:24::SCWMssOS::Completed writemss as part of save.
TRACE::2021-05-03.12:38:24::SCWMssOS::Commit changes completed.
TRACE::2021-05-03.12:38:24::SCWPlatform::Trying to open the hw design at D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.12:38:24::SCWPlatform::DSA given D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.12:38:24::SCWPlatform::DSA absoulate path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.12:38:24::SCWPlatform::DSA directory D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw
TRACE::2021-05-03.12:38:24::SCWPlatform:: Platform Path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.12:38:24::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-05-03.12:38:24::SCWPlatform::Trying to set the existing hwdb with name top_simple_1
TRACE::2021-05-03.12:38:24::SCWPlatform::Opened existing hwdb top_simple_1
TRACE::2021-05-03.12:38:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-03.12:38:24::SCWMssOS::Checking the sw design at  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-03.12:38:24::SCWMssOS::DEBUG:  swdes dump  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-05-03.12:38:24::SCWMssOS::Sw design exists and opened at  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-03.12:38:24::SCWPlatform::Trying to open the hw design at D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.12:38:24::SCWPlatform::DSA given D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.12:38:24::SCWPlatform::DSA absoulate path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.12:38:24::SCWPlatform::DSA directory D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw
TRACE::2021-05-03.12:38:24::SCWPlatform:: Platform Path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.12:38:24::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-05-03.12:38:24::SCWPlatform::Trying to set the existing hwdb with name top_simple_1
TRACE::2021-05-03.12:38:24::SCWPlatform::Opened existing hwdb top_simple_1
TRACE::2021-05-03.12:38:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-03.12:38:24::SCWMssOS::Checking the sw design at  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-03.12:38:24::SCWMssOS::DEBUG:  swdes dump  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-05-03.12:38:24::SCWMssOS::Sw design exists and opened at  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-03.12:38:24::SCWWriter::formatted JSON is {
	"platformName":	"simple_hw",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"simple_hw",
	"platHandOff":	"D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/top_simple.xsa",
	"platIntHandOff":	"<platformDir>/hw/top_simple.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"simple_hw",
	"systems":	[{
			"systemName":	"simple_hw",
			"systemDesc":	"simple_hw",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"simple_hw",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"3c0a30bf8dd8567f6f4993dd134ea95a",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"D:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"D:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"399eef1bb6d25709371c05ae11a5f3ef",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2021-05-03.12:38:24::SCWPlatform::updated the xpfm file.
TRACE::2021-05-03.12:38:24::SCWPlatform::Trying to open the hw design at D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.12:38:24::SCWPlatform::DSA given D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.12:38:24::SCWPlatform::DSA absoulate path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.12:38:24::SCWPlatform::DSA directory D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw
TRACE::2021-05-03.12:38:24::SCWPlatform:: Platform Path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.12:38:24::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-05-03.12:38:24::SCWPlatform::Trying to set the existing hwdb with name top_simple_1
TRACE::2021-05-03.12:38:24::SCWPlatform::Opened existing hwdb top_simple_1
TRACE::2021-05-03.12:38:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-03.12:38:24::SCWMssOS::Checking the sw design at  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-03.12:38:24::SCWMssOS::DEBUG:  swdes dump  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-05-03.12:38:24::SCWMssOS::Sw design exists and opened at  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-03.12:45:34::SCWPlatform::Trying to open the hw design at D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.12:45:34::SCWPlatform::DSA given D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.12:45:34::SCWPlatform::DSA absoulate path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.12:45:34::SCWPlatform::DSA directory D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw
TRACE::2021-05-03.12:45:34::SCWPlatform:: Platform Path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.12:45:34::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-05-03.12:45:34::SCWPlatform::Trying to set the existing hwdb with name top_simple_1
TRACE::2021-05-03.12:45:34::SCWPlatform::Opened existing hwdb top_simple_1
TRACE::2021-05-03.12:45:34::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-03.12:45:34::SCWPlatform::DSA given D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/tempdsa/top_simple.xsa
TRACE::2021-05-03.12:45:34::SCWPlatform::DSA absoulate path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/tempdsa/top_simple.xsa
TRACE::2021-05-03.12:45:34::SCWPlatform:: Platform location is D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/tempdsa
TRACE::2021-05-03.12:45:34::SCWPlatform:: Platform Path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/tempdsa/top_simple.xsa
TRACE::2021-05-03.12:45:34::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-05-03.12:45:36::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-03.12:45:36::SCWMssOS::Doing hw sync for the mss in domain: zynq_fsbl
TRACE::2021-05-03.12:45:36::SCWPlatform::Trying to open the hw design at D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.12:45:36::SCWPlatform::DSA given D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.12:45:36::SCWPlatform::DSA absoulate path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.12:45:36::SCWPlatform::DSA directory D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw
TRACE::2021-05-03.12:45:36::SCWPlatform:: Platform Path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.12:45:36::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-05-03.12:45:36::SCWPlatform::Trying to set the existing hwdb with name top_simple_1
TRACE::2021-05-03.12:45:36::SCWPlatform::Opened existing hwdb top_simple_1
TRACE::2021-05-03.12:45:36::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-03.12:45:36::SCWPlatform::Trying to open the hw design at D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.12:45:36::SCWPlatform::DSA given D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.12:45:36::SCWPlatform::DSA absoulate path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.12:45:36::SCWPlatform::DSA directory D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw
TRACE::2021-05-03.12:45:36::SCWPlatform:: Platform Path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.12:45:36::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-05-03.12:45:36::SCWPlatform::Trying to set the existing hwdb with name top_simple_1
TRACE::2021-05-03.12:45:36::SCWPlatform::Opened existing hwdb top_simple_1
TRACE::2021-05-03.12:45:36::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-03.12:45:36::SCWMssOS::Checking the sw design at  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-03.12:45:36::SCWMssOS::DEBUG:  swdes dump  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-05-03.12:45:36::SCWMssOS::Sw design exists and opened at  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-03.12:45:36::SCWPlatform::Trying to open the hw design at D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/tempdsa/top_simple.xsa
TRACE::2021-05-03.12:45:36::SCWPlatform::DSA given D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/tempdsa/top_simple.xsa
TRACE::2021-05-03.12:45:36::SCWPlatform::DSA absoulate path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/tempdsa/top_simple.xsa
TRACE::2021-05-03.12:45:36::SCWPlatform::DSA directory D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/tempdsa
TRACE::2021-05-03.12:45:36::SCWPlatform:: Platform Path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/tempdsa/top_simple.xsa
TRACE::2021-05-03.12:45:36::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-05-03.12:45:36::SCWPlatform::update - Opened existing hwdb top_simple_4
TRACE::2021-05-03.12:45:36::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-03.12:45:36::SCWMssOS::Doing hw sync for the mss in domain: standalone_domain
TRACE::2021-05-03.12:45:36::SCWPlatform::Trying to open the hw design at D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.12:45:36::SCWPlatform::DSA given D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.12:45:36::SCWPlatform::DSA absoulate path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.12:45:36::SCWPlatform::DSA directory D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw
TRACE::2021-05-03.12:45:36::SCWPlatform:: Platform Path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.12:45:36::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-05-03.12:45:36::SCWPlatform::Trying to set the existing hwdb with name top_simple_1
TRACE::2021-05-03.12:45:36::SCWPlatform::Opened existing hwdb top_simple_1
TRACE::2021-05-03.12:45:36::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-03.12:45:36::SCWPlatform::Trying to open the hw design at D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.12:45:36::SCWPlatform::DSA given D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.12:45:36::SCWPlatform::DSA absoulate path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.12:45:36::SCWPlatform::DSA directory D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw
TRACE::2021-05-03.12:45:36::SCWPlatform:: Platform Path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.12:45:36::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-05-03.12:45:36::SCWPlatform::Trying to set the existing hwdb with name top_simple_1
TRACE::2021-05-03.12:45:36::SCWPlatform::Opened existing hwdb top_simple_1
TRACE::2021-05-03.12:45:36::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-03.12:45:36::SCWMssOS::Checking the sw design at  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-03.12:45:36::SCWMssOS::DEBUG:  swdes dump  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-05-03.12:45:36::SCWMssOS::Sw design exists and opened at  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-03.12:45:36::SCWPlatform::Trying to open the hw design at D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/tempdsa/top_simple.xsa
TRACE::2021-05-03.12:45:36::SCWPlatform::DSA given D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/tempdsa/top_simple.xsa
TRACE::2021-05-03.12:45:36::SCWPlatform::DSA absoulate path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/tempdsa/top_simple.xsa
TRACE::2021-05-03.12:45:36::SCWPlatform::DSA directory D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/tempdsa
TRACE::2021-05-03.12:45:36::SCWPlatform:: Platform Path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/tempdsa/top_simple.xsa
TRACE::2021-05-03.12:45:36::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-05-03.12:45:36::SCWPlatform::update - Opened existing hwdb top_simple_4
TRACE::2021-05-03.12:45:36::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-03.12:45:36::SCWMssOS::Saving the mss changes D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-03.12:45:36::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-05-03.12:45:36::SCWMssOS::Completed writemss as part of save.
TRACE::2021-05-03.12:45:36::SCWMssOS::Commit changes completed.
TRACE::2021-05-03.12:45:36::SCWMssOS::Completed hw sync for the mss in domain: zynq_fsbl
TRACE::2021-05-03.12:45:36::SCWMssOS::Removing the swdes entry for  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-03.12:45:36::SCWMssOS::Saving the mss changes D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-03.12:45:36::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-05-03.12:45:36::SCWMssOS::Completed writemss as part of save.
TRACE::2021-05-03.12:45:36::SCWMssOS::Commit changes completed.
TRACE::2021-05-03.12:45:36::SCWMssOS::Completed hw sync for the mss in domain: standalone_domain
TRACE::2021-05-03.12:45:36::SCWMssOS::Removing the swdes entry for  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-03.12:45:36::SCWPlatform::Trying to open the hw design at D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.12:45:36::SCWPlatform::DSA given D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.12:45:36::SCWPlatform::DSA absoulate path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.12:45:36::SCWPlatform::DSA directory D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw
TRACE::2021-05-03.12:45:36::SCWPlatform:: Platform Path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.12:45:36::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-05-03.12:45:36::SCWPlatform::Do not have an existing db opened. 
TRACE::2021-05-03.12:45:38::SCWPlatform::Opened new HwDB with name top_simple_5
TRACE::2021-05-03.12:45:38::SCWPlatform::Trying to open the hw design at D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.12:45:38::SCWPlatform::DSA given D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.12:45:38::SCWPlatform::DSA absoulate path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.12:45:38::SCWPlatform::DSA directory D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw
TRACE::2021-05-03.12:45:38::SCWPlatform:: Platform Path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.12:45:38::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-05-03.12:45:38::SCWPlatform::Trying to set the existing hwdb with name top_simple_5
TRACE::2021-05-03.12:45:38::SCWPlatform::Opened existing hwdb top_simple_5
TRACE::2021-05-03.12:45:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-03.12:45:38::SCWMssOS::Checking the sw design at  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-03.12:45:38::SCWMssOS::DEBUG:  swdes dump  
TRACE::2021-05-03.12:45:38::SCWMssOS::No sw design opened at  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-03.12:45:39::SCWMssOS::mss exists loading the mss file  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-03.12:45:39::SCWMssOS::Opened the sw design from mss  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-03.12:45:39::SCWMssOS::Adding the swdes entry D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2021-05-03.12:45:39::SCWMssOS::updating the scw layer about changes
TRACE::2021-05-03.12:45:39::SCWMssOS::Opened the sw design.  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-03.12:45:39::SCWMssOS::Saving the mss changes D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-03.12:45:39::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-05-03.12:45:39::SCWMssOS::Completed writemss as part of save.
TRACE::2021-05-03.12:45:39::SCWMssOS::Commit changes completed.
TRACE::2021-05-03.12:45:39::SCWMssOS::Saving the mss changes D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-03.12:45:39::SCWMssOS::Adding the swdes entry, mss present, able to open swdb D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2021-05-03.12:45:39::SCWMssOS::Writing the mss file completed D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-03.12:45:39::SCWMssOS::Commit changes completed.
TRACE::2021-05-03.12:45:39::SCWPlatform::Trying to open the hw design at D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.12:45:39::SCWPlatform::DSA given D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.12:45:39::SCWPlatform::DSA absoulate path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.12:45:39::SCWPlatform::DSA directory D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw
TRACE::2021-05-03.12:45:39::SCWPlatform:: Platform Path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.12:45:39::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-05-03.12:45:39::SCWPlatform::Trying to set the existing hwdb with name top_simple_5
TRACE::2021-05-03.12:45:39::SCWPlatform::Opened existing hwdb top_simple_5
TRACE::2021-05-03.12:45:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-03.12:45:39::SCWMssOS::Checking the sw design at  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-03.12:45:39::SCWMssOS::DEBUG:  swdes dump  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-05-03.12:45:39::SCWMssOS::Sw design exists and opened at  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-03.12:45:39::SCWPlatform::Trying to open the hw design at D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.12:45:39::SCWPlatform::DSA given D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.12:45:39::SCWPlatform::DSA absoulate path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.12:45:39::SCWPlatform::DSA directory D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw
TRACE::2021-05-03.12:45:39::SCWPlatform:: Platform Path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.12:45:39::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-05-03.12:45:39::SCWPlatform::Trying to set the existing hwdb with name top_simple_5
TRACE::2021-05-03.12:45:39::SCWPlatform::Opened existing hwdb top_simple_5
TRACE::2021-05-03.12:45:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-03.12:45:39::SCWMssOS::Checking the sw design at  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-03.12:45:39::SCWMssOS::DEBUG:  swdes dump  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-05-03.12:45:39::SCWMssOS::Sw design exists and opened at  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-03.12:45:39::SCWWriter::formatted JSON is {
	"platformName":	"simple_hw",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"simple_hw",
	"platHandOff":	"D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/top_simple.xsa",
	"platIntHandOff":	"<platformDir>/hw/top_simple.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"simple_hw",
	"systems":	[{
			"systemName":	"simple_hw",
			"systemDesc":	"simple_hw",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"simple_hw",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"3c0a30bf8dd8567f6f4993dd134ea95a",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"D:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"D:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"399eef1bb6d25709371c05ae11a5f3ef",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2021-05-03.12:45:40::SCWPlatform::Clearing the existing platform
TRACE::2021-05-03.12:45:40::SCWSystem::Clearing the existing sysconfig
TRACE::2021-05-03.12:45:40::SCWBDomain::clearing the fsbl build
TRACE::2021-05-03.12:45:40::SCWMssOS::Removing the swdes entry for  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-03.12:45:40::SCWMssOS::Removing the swdes entry for  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-03.12:45:40::SCWSystem::Clearing the domains completed.
TRACE::2021-05-03.12:45:40::SCWPlatform::Clearing the opened hw db.
TRACE::2021-05-03.12:45:40::SCWPlatform::DSA given D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.12:45:40::SCWPlatform::DSA absoulate path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.12:45:40::SCWPlatform:: Platform location is D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw
TRACE::2021-05-03.12:45:40::SCWPlatform:: Platform Path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.12:45:40::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-05-03.12:45:40::SCWPlatform::Removing the HwDB with name D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.12:45:40::SCWPlatform::Trying to open the hw design at D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.12:45:40::SCWPlatform::DSA given D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.12:45:40::SCWPlatform::DSA absoulate path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.12:45:40::SCWPlatform::DSA directory D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw
TRACE::2021-05-03.12:45:40::SCWPlatform:: Platform Path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.12:45:40::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-05-03.12:45:40::SCWPlatform::Do not have an existing db opened. 
TRACE::2021-05-03.12:45:42::SCWPlatform::Opened new HwDB with name top_simple_6
TRACE::2021-05-03.12:45:42::SCWReader::Active system found as  simple_hw
TRACE::2021-05-03.12:45:42::SCWReader::Handling sysconfig simple_hw
TRACE::2021-05-03.12:45:42::SCWDomain::checking for install qemu data   : 
TRACE::2021-05-03.12:45:42::SCWDomain:: Using the QEMU Data from install at  : D:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/
TRACE::2021-05-03.12:45:42::SCWDomain:: Using the QEMU args  from install at  : D:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2021-05-03.12:45:42::SCWPlatform::Trying to open the hw design at D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.12:45:42::SCWPlatform::DSA given D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.12:45:42::SCWPlatform::DSA absoulate path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.12:45:42::SCWPlatform::DSA directory D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw
TRACE::2021-05-03.12:45:42::SCWPlatform:: Platform Path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.12:45:42::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-05-03.12:45:42::SCWPlatform::Trying to set the existing hwdb with name top_simple_6
TRACE::2021-05-03.12:45:42::SCWPlatform::Opened existing hwdb top_simple_6
TRACE::2021-05-03.12:45:42::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-03.12:45:42::SCWPlatform::Trying to open the hw design at D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.12:45:42::SCWPlatform::DSA given D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.12:45:42::SCWPlatform::DSA absoulate path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.12:45:42::SCWPlatform::DSA directory D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw
TRACE::2021-05-03.12:45:42::SCWPlatform:: Platform Path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.12:45:42::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-05-03.12:45:42::SCWPlatform::Trying to set the existing hwdb with name top_simple_6
TRACE::2021-05-03.12:45:42::SCWPlatform::Opened existing hwdb top_simple_6
TRACE::2021-05-03.12:45:42::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-03.12:45:42::SCWPlatform::Trying to open the hw design at D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.12:45:42::SCWPlatform::DSA given D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.12:45:42::SCWPlatform::DSA absoulate path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.12:45:42::SCWPlatform::DSA directory D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw
TRACE::2021-05-03.12:45:42::SCWPlatform:: Platform Path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.12:45:42::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-05-03.12:45:42::SCWPlatform::Trying to set the existing hwdb with name top_simple_6
TRACE::2021-05-03.12:45:42::SCWPlatform::Opened existing hwdb top_simple_6
TRACE::2021-05-03.12:45:42::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-03.12:45:42::SCWReader::Boot application domain added for zynq_fsbl
TRACE::2021-05-03.12:45:42::SCWPlatform::Trying to open the hw design at D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.12:45:42::SCWPlatform::DSA given D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.12:45:42::SCWPlatform::DSA absoulate path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.12:45:42::SCWPlatform::DSA directory D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw
TRACE::2021-05-03.12:45:42::SCWPlatform:: Platform Path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.12:45:42::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-05-03.12:45:42::SCWPlatform::Trying to set the existing hwdb with name top_simple_6
TRACE::2021-05-03.12:45:42::SCWPlatform::Opened existing hwdb top_simple_6
TRACE::2021-05-03.12:45:42::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-03.12:45:42::SCWMssOS::Checking the sw design at  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-03.12:45:42::SCWMssOS::DEBUG:  swdes dump  
TRACE::2021-05-03.12:45:42::SCWMssOS::No sw design opened at  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-03.12:45:42::SCWMssOS::mss exists loading the mss file  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-03.12:45:42::SCWMssOS::Opened the sw design from mss  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-03.12:45:42::SCWMssOS::Adding the swdes entry D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2021-05-03.12:45:42::SCWMssOS::updating the scw layer about changes
TRACE::2021-05-03.12:45:42::SCWMssOS::Opened the sw design.  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-03.12:45:42::SCWPlatform::Trying to open the hw design at D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.12:45:42::SCWPlatform::DSA given D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.12:45:42::SCWPlatform::DSA absoulate path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.12:45:42::SCWPlatform::DSA directory D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw
TRACE::2021-05-03.12:45:42::SCWPlatform:: Platform Path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.12:45:42::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-05-03.12:45:42::SCWPlatform::Trying to set the existing hwdb with name top_simple_6
TRACE::2021-05-03.12:45:42::SCWPlatform::Opened existing hwdb top_simple_6
TRACE::2021-05-03.12:45:42::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-03.12:45:42::SCWMssOS::Checking the sw design at  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-03.12:45:42::SCWMssOS::DEBUG:  swdes dump  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-05-03.12:45:42::SCWMssOS::Sw design exists and opened at  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-03.12:45:42::SCWMssOS:: library already available in sw design:  xilffs:4.3
TRACE::2021-05-03.12:45:42::SCWPlatform::Trying to open the hw design at D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.12:45:42::SCWPlatform::DSA given D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.12:45:42::SCWPlatform::DSA absoulate path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.12:45:42::SCWPlatform::DSA directory D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw
TRACE::2021-05-03.12:45:42::SCWPlatform:: Platform Path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.12:45:42::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-05-03.12:45:42::SCWPlatform::Trying to set the existing hwdb with name top_simple_6
TRACE::2021-05-03.12:45:42::SCWPlatform::Opened existing hwdb top_simple_6
TRACE::2021-05-03.12:45:42::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-03.12:45:42::SCWMssOS::Checking the sw design at  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-03.12:45:42::SCWMssOS::DEBUG:  swdes dump  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-05-03.12:45:42::SCWMssOS::Sw design exists and opened at  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-03.12:45:42::SCWMssOS:: library already available in sw design:  xilrsa:1.6
TRACE::2021-05-03.12:45:42::SCWMssOS::Saving the mss changes D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-03.12:45:42::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-05-03.12:45:42::SCWMssOS::Completed writemss as part of save.
TRACE::2021-05-03.12:45:42::SCWMssOS::Commit changes completed.
TRACE::2021-05-03.12:45:42::SCWReader::Adding prebuilt librarypaths as   
TRACE::2021-05-03.12:45:42::SCWReader::Adding prebuilt incpaths  as   
TRACE::2021-05-03.12:45:42::SCWPlatform::Trying to open the hw design at D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.12:45:42::SCWPlatform::DSA given D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.12:45:42::SCWPlatform::DSA absoulate path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.12:45:42::SCWPlatform::DSA directory D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw
TRACE::2021-05-03.12:45:42::SCWPlatform:: Platform Path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.12:45:42::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-05-03.12:45:42::SCWPlatform::Trying to set the existing hwdb with name top_simple_6
TRACE::2021-05-03.12:45:42::SCWPlatform::Opened existing hwdb top_simple_6
TRACE::2021-05-03.12:45:42::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-03.12:45:42::SCWMssOS::Checking the sw design at  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-03.12:45:42::SCWMssOS::DEBUG:  swdes dump  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-05-03.12:45:42::SCWMssOS::Sw design exists and opened at  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-03.12:45:42::SCWReader::No isolation master present  
TRACE::2021-05-03.12:45:42::SCWDomain::checking for install qemu data   : 
TRACE::2021-05-03.12:45:42::SCWDomain:: Using the QEMU Data from install at  : D:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/
TRACE::2021-05-03.12:45:42::SCWDomain:: Using the QEMU args  from install at  : D:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2021-05-03.12:45:42::SCWPlatform::Trying to open the hw design at D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.12:45:42::SCWPlatform::DSA given D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.12:45:42::SCWPlatform::DSA absoulate path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.12:45:42::SCWPlatform::DSA directory D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw
TRACE::2021-05-03.12:45:42::SCWPlatform:: Platform Path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.12:45:42::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-05-03.12:45:42::SCWPlatform::Trying to set the existing hwdb with name top_simple_6
TRACE::2021-05-03.12:45:42::SCWPlatform::Opened existing hwdb top_simple_6
TRACE::2021-05-03.12:45:42::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-03.12:45:42::SCWPlatform::Trying to open the hw design at D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.12:45:42::SCWPlatform::DSA given D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.12:45:42::SCWPlatform::DSA absoulate path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.12:45:42::SCWPlatform::DSA directory D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw
TRACE::2021-05-03.12:45:42::SCWPlatform:: Platform Path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.12:45:42::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-05-03.12:45:42::SCWPlatform::Trying to set the existing hwdb with name top_simple_6
TRACE::2021-05-03.12:45:42::SCWPlatform::Opened existing hwdb top_simple_6
TRACE::2021-05-03.12:45:42::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-03.12:45:42::SCWPlatform::Trying to open the hw design at D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.12:45:42::SCWPlatform::DSA given D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.12:45:42::SCWPlatform::DSA absoulate path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.12:45:42::SCWPlatform::DSA directory D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw
TRACE::2021-05-03.12:45:42::SCWPlatform:: Platform Path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.12:45:42::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-05-03.12:45:42::SCWPlatform::Trying to set the existing hwdb with name top_simple_6
TRACE::2021-05-03.12:45:42::SCWPlatform::Opened existing hwdb top_simple_6
TRACE::2021-05-03.12:45:42::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-03.12:45:42::SCWMssOS::Checking the sw design at  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-03.12:45:42::SCWMssOS::DEBUG:  swdes dump  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-05-03.12:45:42::SCWMssOS::No sw design opened at  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-03.12:45:42::SCWMssOS::mss exists loading the mss file  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-03.12:45:42::SCWMssOS::Opened the sw design from mss  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-03.12:45:42::SCWMssOS::Adding the swdes entry D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2021-05-03.12:45:42::SCWMssOS::updating the scw layer about changes
TRACE::2021-05-03.12:45:42::SCWMssOS::Opened the sw design.  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-03.12:45:42::SCWMssOS::Saving the mss changes D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-03.12:45:42::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-05-03.12:45:42::SCWMssOS::Completed writemss as part of save.
TRACE::2021-05-03.12:45:42::SCWMssOS::Commit changes completed.
TRACE::2021-05-03.12:45:42::SCWReader::Adding prebuilt librarypaths as   
TRACE::2021-05-03.12:45:42::SCWReader::Adding prebuilt incpaths  as   
TRACE::2021-05-03.12:45:42::SCWPlatform::Trying to open the hw design at D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.12:45:42::SCWPlatform::DSA given D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.12:45:42::SCWPlatform::DSA absoulate path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.12:45:42::SCWPlatform::DSA directory D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw
TRACE::2021-05-03.12:45:42::SCWPlatform:: Platform Path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.12:45:42::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-05-03.12:45:42::SCWPlatform::Trying to set the existing hwdb with name top_simple_6
TRACE::2021-05-03.12:45:42::SCWPlatform::Opened existing hwdb top_simple_6
TRACE::2021-05-03.12:45:42::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-03.12:45:42::SCWMssOS::Checking the sw design at  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-03.12:45:42::SCWMssOS::DEBUG:  swdes dump  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-05-03.12:45:42::SCWMssOS::Sw design exists and opened at  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-03.12:45:42::SCWReader::No isolation master present  
LOG::2021-05-03.12:45:44::SCWPlatform::Started generating the artifacts platform simple_hw
TRACE::2021-05-03.12:45:44::SCWPlatform::Sanity checking of platform is completed
LOG::2021-05-03.12:45:44::SCWPlatform::Started generating the artifacts for system configuration simple_hw
LOG::2021-05-03.12:45:44::SCWSystem::Checking the domain zynq_fsbl
LOG::2021-05-03.12:45:44::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2021-05-03.12:45:44::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2021-05-03.12:45:44::SCWDomain::Skipping the build for domain :  zynq_fsbl
LOG::2021-05-03.12:45:44::SCWSystem::Checking the domain standalone_domain
LOG::2021-05-03.12:45:44::SCWSystem::Not a boot domain 
LOG::2021-05-03.12:45:44::SCWSystem::Started Processing the domain standalone_domain
TRACE::2021-05-03.12:45:44::SCWDomain::Generating domain artifcats
TRACE::2021-05-03.12:45:44::SCWMssOS::Generating standalone artifcats
TRACE::2021-05-03.12:45:44::SCWMssOS::Copying the qemu file from  D:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt To D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/export/simple_hw/sw/simple_hw/qemu/
TRACE::2021-05-03.12:45:44::SCWMssOS::Copying the qemu file from  D:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt To D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/export/simple_hw/sw/simple_hw/standalone_domain/qemu/
TRACE::2021-05-03.12:45:44::SCWMssOS:: Copying the user libraries. 
TRACE::2021-05-03.12:45:44::SCWPlatform::Trying to open the hw design at D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.12:45:44::SCWPlatform::DSA given D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.12:45:44::SCWPlatform::DSA absoulate path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.12:45:44::SCWPlatform::DSA directory D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw
TRACE::2021-05-03.12:45:44::SCWPlatform:: Platform Path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.12:45:44::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-05-03.12:45:44::SCWPlatform::Trying to set the existing hwdb with name top_simple_6
TRACE::2021-05-03.12:45:44::SCWPlatform::Could not get the HWDB from existing dbname
TRACE::2021-05-03.12:45:44::SCWPlatform::Do not have an existing db opened. Attempting to open the hwDb. 
TRACE::2021-05-03.12:45:44::SCWPlatform::Opened new HwDB with name top_simple_7
TRACE::2021-05-03.12:45:44::SCWMssOS::Checking the sw design at  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-03.12:45:44::SCWMssOS::DEBUG:  swdes dump  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-05-03.12:45:44::SCWMssOS::Sw design exists and opened at  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-03.12:45:44::SCWMssOS::Completed writing the mss file at D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2021-05-03.12:45:44::SCWMssOS::Mss edits present, copying mssfile into export location D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-03.12:45:44::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2021-05-03.12:45:44::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2021-05-03.12:45:44::SCWDomain::Skipping the build for domain :  standalone_domain
TRACE::2021-05-03.12:45:44::SCWMssOS::skipping the bsp build ... 
TRACE::2021-05-03.12:45:44::SCWMssOS::Copying to export directory.
TRACE::2021-05-03.12:45:44::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2021-05-03.12:45:44::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2021-05-03.12:45:44::SCWSystem::Completed Processing the domain standalone_domain
LOG::2021-05-03.12:45:44::SCWSystem::Completed Processing the sysconfig simple_hw
LOG::2021-05-03.12:45:44::SCWPlatform::Completed generating the artifacts for system configuration simple_hw
TRACE::2021-05-03.12:45:44::SCWPlatform::Started preparing the platform 
TRACE::2021-05-03.12:45:44::SCWSystem::Writing the bif file for system config simple_hw
TRACE::2021-05-03.12:45:44::SCWSystem::dir created 
TRACE::2021-05-03.12:45:44::SCWSystem::Writing the bif 
TRACE::2021-05-03.12:45:44::SCWPlatform::Started writing the spfm file 
TRACE::2021-05-03.12:45:44::SCWPlatform::Started writing the xpfm file 
TRACE::2021-05-03.12:45:44::SCWPlatform::Completed generating the platform
TRACE::2021-05-03.12:45:44::SCWMssOS::Saving the mss changes D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-03.12:45:44::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-05-03.12:45:44::SCWMssOS::Completed writemss as part of save.
TRACE::2021-05-03.12:45:44::SCWMssOS::Commit changes completed.
TRACE::2021-05-03.12:45:44::SCWMssOS::Saving the mss changes D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-03.12:45:44::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-05-03.12:45:44::SCWMssOS::Completed writemss as part of save.
TRACE::2021-05-03.12:45:44::SCWMssOS::Commit changes completed.
TRACE::2021-05-03.12:45:44::SCWPlatform::Trying to open the hw design at D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.12:45:44::SCWPlatform::DSA given D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.12:45:44::SCWPlatform::DSA absoulate path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.12:45:44::SCWPlatform::DSA directory D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw
TRACE::2021-05-03.12:45:44::SCWPlatform:: Platform Path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.12:45:44::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-05-03.12:45:44::SCWPlatform::Trying to set the existing hwdb with name top_simple_7
TRACE::2021-05-03.12:45:44::SCWPlatform::Opened existing hwdb top_simple_7
TRACE::2021-05-03.12:45:44::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-03.12:45:44::SCWMssOS::Checking the sw design at  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-03.12:45:44::SCWMssOS::DEBUG:  swdes dump  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-05-03.12:45:44::SCWMssOS::Sw design exists and opened at  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-03.12:45:44::SCWPlatform::Trying to open the hw design at D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.12:45:44::SCWPlatform::DSA given D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.12:45:44::SCWPlatform::DSA absoulate path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.12:45:44::SCWPlatform::DSA directory D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw
TRACE::2021-05-03.12:45:44::SCWPlatform:: Platform Path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.12:45:44::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-05-03.12:45:44::SCWPlatform::Trying to set the existing hwdb with name top_simple_7
TRACE::2021-05-03.12:45:44::SCWPlatform::Opened existing hwdb top_simple_7
TRACE::2021-05-03.12:45:44::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-03.12:45:44::SCWMssOS::Checking the sw design at  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-03.12:45:44::SCWMssOS::DEBUG:  swdes dump  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-05-03.12:45:44::SCWMssOS::Sw design exists and opened at  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-03.12:45:44::SCWWriter::formatted JSON is {
	"platformName":	"simple_hw",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"simple_hw",
	"platHandOff":	"D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/top_simple.xsa",
	"platIntHandOff":	"<platformDir>/hw/top_simple.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"simple_hw",
	"systems":	[{
			"systemName":	"simple_hw",
			"systemDesc":	"simple_hw",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"simple_hw",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"3c0a30bf8dd8567f6f4993dd134ea95a",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"D:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"D:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"399eef1bb6d25709371c05ae11a5f3ef",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2021-05-03.12:45:44::SCWPlatform::updated the xpfm file.
TRACE::2021-05-03.12:45:44::SCWPlatform::Trying to open the hw design at D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.12:45:44::SCWPlatform::DSA given D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.12:45:44::SCWPlatform::DSA absoulate path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.12:45:44::SCWPlatform::DSA directory D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw
TRACE::2021-05-03.12:45:44::SCWPlatform:: Platform Path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.12:45:44::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-05-03.12:45:44::SCWPlatform::Trying to set the existing hwdb with name top_simple_7
TRACE::2021-05-03.12:45:44::SCWPlatform::Opened existing hwdb top_simple_7
TRACE::2021-05-03.12:45:44::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-03.12:45:44::SCWMssOS::Checking the sw design at  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-03.12:45:44::SCWMssOS::DEBUG:  swdes dump  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-05-03.12:45:44::SCWMssOS::Sw design exists and opened at  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-03.13:12:20::SCWPlatform::Trying to open the hw design at D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.13:12:20::SCWPlatform::DSA given D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.13:12:20::SCWPlatform::DSA absoulate path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.13:12:20::SCWPlatform::DSA directory D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw
TRACE::2021-05-03.13:12:20::SCWPlatform:: Platform Path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.13:12:20::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-05-03.13:12:20::SCWPlatform::Trying to set the existing hwdb with name top_simple_7
TRACE::2021-05-03.13:12:20::SCWPlatform::Opened existing hwdb top_simple_7
TRACE::2021-05-03.13:12:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-03.13:12:20::SCWMssOS::Checking the sw design at  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-03.13:12:20::SCWMssOS::DEBUG:  swdes dump  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-05-03.13:12:20::SCWMssOS::Sw design exists and opened at  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-03.13:12:20::SCWMssOS::In reload Mss file.
TRACE::2021-05-03.13:12:20::SCWPlatform::Trying to open the hw design at D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.13:12:20::SCWPlatform::DSA given D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.13:12:20::SCWPlatform::DSA absoulate path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.13:12:20::SCWPlatform::DSA directory D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw
TRACE::2021-05-03.13:12:20::SCWPlatform:: Platform Path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.13:12:20::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-05-03.13:12:20::SCWPlatform::Trying to set the existing hwdb with name top_simple_7
TRACE::2021-05-03.13:12:20::SCWPlatform::Opened existing hwdb top_simple_7
TRACE::2021-05-03.13:12:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-03.13:12:20::SCWMssOS::Checking the sw design at  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-03.13:12:20::SCWMssOS::DEBUG:  swdes dump  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

KEYINFO::2021-05-03.13:12:20::SCWMssOS::Could not open the swdb for system_0
KEYINFO::2021-05-03.13:12:20::SCWMssOS::Could not open the sw design at  system_0
ERROR: [Hsi 55-1558] Software Design system_0 is not found

TRACE::2021-05-03.13:12:20::SCWMssOS::Cleared the swdb table entry
TRACE::2021-05-03.13:12:20::SCWMssOS::No sw design opened at  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-03.13:12:20::SCWMssOS::mss exists loading the mss file  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-03.13:12:20::SCWMssOS::Opened the sw design from mss  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-03.13:12:20::SCWMssOS::Adding the swdes entry D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2021-05-03.13:12:20::SCWMssOS::updating the scw layer about changes
TRACE::2021-05-03.13:12:20::SCWMssOS::Opened the sw design.  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-03.13:12:20::SCWMssOS::Saving the mss changes D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-03.13:12:20::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-05-03.13:12:20::SCWMssOS::Completed writemss as part of save.
TRACE::2021-05-03.13:12:20::SCWMssOS::Commit changes completed.
TRACE::2021-05-03.13:12:20::SCWPlatform::Trying to open the hw design at D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.13:12:20::SCWPlatform::DSA given D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.13:12:20::SCWPlatform::DSA absoulate path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.13:12:20::SCWPlatform::DSA directory D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw
TRACE::2021-05-03.13:12:20::SCWPlatform:: Platform Path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.13:12:20::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-05-03.13:12:20::SCWPlatform::Trying to set the existing hwdb with name top_simple_7
TRACE::2021-05-03.13:12:20::SCWPlatform::Opened existing hwdb top_simple_7
TRACE::2021-05-03.13:12:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-03.13:12:20::SCWMssOS::Checking the sw design at  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-03.13:12:20::SCWMssOS::DEBUG:  swdes dump  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-05-03.13:12:20::SCWMssOS::Sw design exists and opened at  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-03.13:12:20::SCWMssOS::Removing the swdes entry for  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-03.13:12:20::SCWPlatform::Trying to open the hw design at D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.13:12:20::SCWPlatform::DSA given D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.13:12:20::SCWPlatform::DSA absoulate path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.13:12:20::SCWPlatform::DSA directory D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw
TRACE::2021-05-03.13:12:20::SCWPlatform:: Platform Path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.13:12:20::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-05-03.13:12:20::SCWPlatform::Trying to set the existing hwdb with name top_simple_7
TRACE::2021-05-03.13:12:20::SCWPlatform::Opened existing hwdb top_simple_7
TRACE::2021-05-03.13:12:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-03.13:12:20::SCWMssOS::Checking the sw design at  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-03.13:12:20::SCWMssOS::DEBUG:  swdes dump  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-05-03.13:12:20::SCWMssOS::No sw design opened at  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-03.13:12:20::SCWMssOS::mss exists loading the mss file  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-03.13:12:20::SCWMssOS::Opened the sw design from mss  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-03.13:12:20::SCWMssOS::Adding the swdes entry D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2021-05-03.13:12:20::SCWMssOS::updating the scw layer about changes
TRACE::2021-05-03.13:12:20::SCWMssOS::Opened the sw design.  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-03.13:12:22::SCWPlatform::Trying to open the hw design at D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.13:12:22::SCWPlatform::DSA given D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.13:12:22::SCWPlatform::DSA absoulate path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.13:12:22::SCWPlatform::DSA directory D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw
TRACE::2021-05-03.13:12:22::SCWPlatform:: Platform Path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.13:12:22::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-05-03.13:12:22::SCWPlatform::Trying to set the existing hwdb with name top_simple_7
TRACE::2021-05-03.13:12:22::SCWPlatform::Opened existing hwdb top_simple_7
TRACE::2021-05-03.13:12:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-03.13:12:22::SCWMssOS::Checking the sw design at  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-03.13:12:22::SCWMssOS::DEBUG:  swdes dump  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-05-03.13:12:22::SCWMssOS::Sw design exists and opened at  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-03.13:12:22::SCWMssOS::Adding Library:  xilffs:4.3
TRACE::2021-05-03.13:12:22::SCWMssOS::Added Library:  xilffs
TRACE::2021-05-03.13:12:25::SCWMssOS::Saving the mss changes D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-03.13:12:25::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-05-03.13:12:25::SCWMssOS::Completed writemss as part of save.
TRACE::2021-05-03.13:12:25::SCWMssOS::Commit changes completed.
TRACE::2021-05-03.13:12:25::SCWMssOS::Saving the mss changes D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-03.13:12:25::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-05-03.13:12:25::SCWMssOS::Completed writemss as part of save.
TRACE::2021-05-03.13:12:25::SCWMssOS::Commit changes completed.
TRACE::2021-05-03.13:12:25::SCWPlatform::Trying to open the hw design at D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.13:12:25::SCWPlatform::DSA given D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.13:12:25::SCWPlatform::DSA absoulate path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.13:12:25::SCWPlatform::DSA directory D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw
TRACE::2021-05-03.13:12:25::SCWPlatform:: Platform Path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.13:12:25::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-05-03.13:12:25::SCWPlatform::Trying to set the existing hwdb with name top_simple_7
TRACE::2021-05-03.13:12:25::SCWPlatform::Opened existing hwdb top_simple_7
TRACE::2021-05-03.13:12:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-03.13:12:25::SCWMssOS::Checking the sw design at  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-03.13:12:25::SCWMssOS::DEBUG:  swdes dump  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-05-03.13:12:25::SCWMssOS::Sw design exists and opened at  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-03.13:12:25::SCWPlatform::Trying to open the hw design at D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.13:12:25::SCWPlatform::DSA given D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.13:12:25::SCWPlatform::DSA absoulate path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.13:12:25::SCWPlatform::DSA directory D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw
TRACE::2021-05-03.13:12:25::SCWPlatform:: Platform Path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.13:12:25::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-05-03.13:12:25::SCWPlatform::Trying to set the existing hwdb with name top_simple_7
TRACE::2021-05-03.13:12:25::SCWPlatform::Opened existing hwdb top_simple_7
TRACE::2021-05-03.13:12:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-03.13:12:25::SCWMssOS::Checking the sw design at  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-03.13:12:25::SCWMssOS::DEBUG:  swdes dump  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-05-03.13:12:25::SCWMssOS::Sw design exists and opened at  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-03.13:12:25::SCWWriter::formatted JSON is {
	"platformName":	"simple_hw",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"simple_hw",
	"platHandOff":	"D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/top_simple.xsa",
	"platIntHandOff":	"<platformDir>/hw/top_simple.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"simple_hw",
	"systems":	[{
			"systemName":	"simple_hw",
			"systemDesc":	"simple_hw",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"simple_hw",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"3c0a30bf8dd8567f6f4993dd134ea95a",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"D:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"D:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"399eef1bb6d25709371c05ae11a5f3ef",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2021-05-03.13:12:25::SCWMssOS::Saving the mss changes D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-03.13:12:25::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-05-03.13:12:25::SCWMssOS::Completed writemss as part of save.
TRACE::2021-05-03.13:12:25::SCWMssOS::Commit changes completed.
TRACE::2021-05-03.13:12:25::SCWPlatform::Trying to open the hw design at D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.13:12:25::SCWPlatform::DSA given D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.13:12:25::SCWPlatform::DSA absoulate path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.13:12:25::SCWPlatform::DSA directory D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw
TRACE::2021-05-03.13:12:25::SCWPlatform:: Platform Path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.13:12:25::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-05-03.13:12:25::SCWPlatform::Trying to set the existing hwdb with name top_simple_7
TRACE::2021-05-03.13:12:25::SCWPlatform::Opened existing hwdb top_simple_7
TRACE::2021-05-03.13:12:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-03.13:12:25::SCWMssOS::Checking the sw design at  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-03.13:12:25::SCWMssOS::DEBUG:  swdes dump  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-05-03.13:12:25::SCWMssOS::Sw design exists and opened at  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-03.13:12:25::SCWMssOS::Removing the swdes entry for  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-03.13:12:25::SCWMssOS::In reload Mss file.
TRACE::2021-05-03.13:12:25::SCWPlatform::Trying to open the hw design at D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.13:12:25::SCWPlatform::DSA given D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.13:12:25::SCWPlatform::DSA absoulate path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.13:12:25::SCWPlatform::DSA directory D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw
TRACE::2021-05-03.13:12:25::SCWPlatform:: Platform Path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.13:12:25::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-05-03.13:12:25::SCWPlatform::Trying to set the existing hwdb with name top_simple_7
TRACE::2021-05-03.13:12:25::SCWPlatform::Opened existing hwdb top_simple_7
TRACE::2021-05-03.13:12:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-03.13:12:25::SCWMssOS::Checking the sw design at  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-03.13:12:25::SCWMssOS::DEBUG:  swdes dump  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-05-03.13:12:25::SCWMssOS::No sw design opened at  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-03.13:12:25::SCWMssOS::mss exists loading the mss file  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-03.13:12:25::SCWMssOS::Opened the sw design from mss  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-03.13:12:25::SCWMssOS::Adding the swdes entry D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2021-05-03.13:12:25::SCWMssOS::updating the scw layer about changes
TRACE::2021-05-03.13:12:25::SCWMssOS::Opened the sw design.  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-03.13:12:25::SCWPlatform::Trying to open the hw design at D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.13:12:25::SCWPlatform::DSA given D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.13:12:25::SCWPlatform::DSA absoulate path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.13:12:25::SCWPlatform::DSA directory D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw
TRACE::2021-05-03.13:12:25::SCWPlatform:: Platform Path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.13:12:25::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-05-03.13:12:25::SCWPlatform::Trying to set the existing hwdb with name top_simple_7
TRACE::2021-05-03.13:12:25::SCWPlatform::Opened existing hwdb top_simple_7
TRACE::2021-05-03.13:12:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-03.13:12:25::SCWMssOS::Checking the sw design at  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-03.13:12:25::SCWMssOS::DEBUG:  swdes dump  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-05-03.13:12:25::SCWMssOS::Sw design exists and opened at  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-03.13:12:25::SCWMssOS:: library already available in sw design:  xilffs:4.3
TRACE::2021-05-03.13:12:25::SCWMssOS::Saving the mss changes D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-03.13:12:25::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-05-03.13:12:25::SCWMssOS::Completed writemss as part of save.
TRACE::2021-05-03.13:12:25::SCWMssOS::Commit changes completed.
TRACE::2021-05-03.13:12:25::SCWPlatform::Trying to open the hw design at D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.13:12:25::SCWPlatform::DSA given D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.13:12:25::SCWPlatform::DSA absoulate path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.13:12:25::SCWPlatform::DSA directory D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw
TRACE::2021-05-03.13:12:25::SCWPlatform:: Platform Path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.13:12:25::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-05-03.13:12:25::SCWPlatform::Trying to set the existing hwdb with name top_simple_7
TRACE::2021-05-03.13:12:25::SCWPlatform::Opened existing hwdb top_simple_7
TRACE::2021-05-03.13:12:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-03.13:12:25::SCWMssOS::Checking the sw design at  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-03.13:12:25::SCWMssOS::DEBUG:  swdes dump  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-05-03.13:12:25::SCWMssOS::Sw design exists and opened at  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-03.13:12:25::SCWMssOS::Removing the swdes entry for  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-03.13:12:25::SCWPlatform::Trying to open the hw design at D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.13:12:25::SCWPlatform::DSA given D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.13:12:25::SCWPlatform::DSA absoulate path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.13:12:25::SCWPlatform::DSA directory D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw
TRACE::2021-05-03.13:12:25::SCWPlatform:: Platform Path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.13:12:25::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-05-03.13:12:25::SCWPlatform::Trying to set the existing hwdb with name top_simple_7
TRACE::2021-05-03.13:12:25::SCWPlatform::Opened existing hwdb top_simple_7
TRACE::2021-05-03.13:12:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-03.13:12:25::SCWMssOS::Checking the sw design at  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-03.13:12:25::SCWMssOS::DEBUG:  swdes dump  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-05-03.13:12:25::SCWMssOS::No sw design opened at  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-03.13:12:25::SCWMssOS::mss exists loading the mss file  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-03.13:12:25::SCWMssOS::Opened the sw design from mss  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-03.13:12:25::SCWMssOS::Adding the swdes entry D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2021-05-03.13:12:25::SCWMssOS::updating the scw layer about changes
TRACE::2021-05-03.13:12:25::SCWMssOS::Opened the sw design.  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-03.13:12:25::SCWMssOS::Completed writing the mss file at D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2021-05-03.13:12:26::SCWMssOS::Forcing BSP Sources regeneration.
KEYINFO::2021-05-03.13:12:26::SCWMssOS::Removing file D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp\system_0.mss
LOG::2021-05-03.13:12:30::SCWPlatform::Started generating the artifacts platform simple_hw
TRACE::2021-05-03.13:12:30::SCWPlatform::Sanity checking of platform is completed
LOG::2021-05-03.13:12:30::SCWPlatform::Started generating the artifacts for system configuration simple_hw
LOG::2021-05-03.13:12:30::SCWSystem::Checking the domain zynq_fsbl
LOG::2021-05-03.13:12:30::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2021-05-03.13:12:30::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2021-05-03.13:12:30::SCWDomain::Skipping the build for domain :  zynq_fsbl
LOG::2021-05-03.13:12:30::SCWSystem::Checking the domain standalone_domain
LOG::2021-05-03.13:12:30::SCWSystem::Not a boot domain 
LOG::2021-05-03.13:12:30::SCWSystem::Started Processing the domain standalone_domain
TRACE::2021-05-03.13:12:30::SCWDomain::Generating domain artifcats
TRACE::2021-05-03.13:12:30::SCWMssOS::Generating standalone artifcats
TRACE::2021-05-03.13:12:30::SCWMssOS::Copying the qemu file from  D:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt To D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/export/simple_hw/sw/simple_hw/qemu/
TRACE::2021-05-03.13:12:30::SCWMssOS::Copying the qemu file from  D:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt To D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/export/simple_hw/sw/simple_hw/standalone_domain/qemu/
TRACE::2021-05-03.13:12:30::SCWMssOS:: Copying the user libraries. 
TRACE::2021-05-03.13:12:30::SCWPlatform::Trying to open the hw design at D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.13:12:30::SCWPlatform::DSA given D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.13:12:30::SCWPlatform::DSA absoulate path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.13:12:30::SCWPlatform::DSA directory D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw
TRACE::2021-05-03.13:12:30::SCWPlatform:: Platform Path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.13:12:30::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-05-03.13:12:30::SCWPlatform::Trying to set the existing hwdb with name top_simple_7
TRACE::2021-05-03.13:12:30::SCWPlatform::Opened existing hwdb top_simple_7
TRACE::2021-05-03.13:12:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-03.13:12:30::SCWMssOS::Checking the sw design at  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-03.13:12:30::SCWMssOS::DEBUG:  swdes dump  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

KEYINFO::2021-05-03.13:12:30::SCWMssOS::Could not open the swdb for system_0
KEYINFO::2021-05-03.13:12:30::SCWMssOS::Could not open the sw design at  system_0
ERROR: [Hsi 55-1558] Software Design system_0 is not found

TRACE::2021-05-03.13:12:30::SCWMssOS::Cleared the swdb table entry
TRACE::2021-05-03.13:12:30::SCWMssOS::No sw design opened at  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-03.13:12:30::SCWMssOS::mss exists loading the mss file  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-03.13:12:30::SCWMssOS::Opened the sw design from mss  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-03.13:12:30::SCWMssOS::Adding the swdes entry D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2021-05-03.13:12:30::SCWMssOS::updating the scw layer about changes
TRACE::2021-05-03.13:12:30::SCWMssOS::Opened the sw design.  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-03.13:12:30::SCWMssOS::Completed writing the mss file at D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2021-05-03.13:12:30::SCWMssOS::Mss edits present, copying mssfile into export location D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-03.13:12:30::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2021-05-03.13:12:30::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2021-05-03.13:12:30::SCWDomain::Building the domain :  standalone_domain
TRACE::2021-05-03.13:12:30::SCWMssOS::doing bsp build ... 
TRACE::2021-05-03.13:12:30::SCWMssOS::System Command Ran  D: & cd  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp & make 
TRACE::2021-05-03.13:12:30::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/axidma_v9_11/src"

TRACE::2021-05-03.13:12:30::SCWMssOS::make -C ps7_cortexa9_0/libsrc/axidma_v9_11/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2021-05-03.13:12:30::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2021-05-03.13:12:30::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2021-05-03.13:12:30::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src"

TRACE::2021-05-03.13:12:30::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2021-05-03.13:12:30::SCWMssOS::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2021-05-03.13:12:30::SCWMssOS::ard -nostartfiles -g -Wall -Wextra"

TRACE::2021-05-03.13:12:30::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src"

TRACE::2021-05-03.13:12:30::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2021-05-03.13:12:30::SCWMssOS::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2021-05-03.13:12:30::SCWMssOS:: -nostartfiles -g -Wall -Wextra"

TRACE::2021-05-03.13:12:31::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_1/src"

TRACE::2021-05-03.13:12:31::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2021-05-03.13:12:31::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2021-05-03.13:12:31::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2021-05-03.13:12:31::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_6/src"

TRACE::2021-05-03.13:12:31::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-05-03.13:12:31::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-05-03.13:12:31::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2021-05-03.13:12:31::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_6/src"

TRACE::2021-05-03.13:12:31::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2021-05-03.13:12:31::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2021-05-03.13:12:31::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2021-05-03.13:12:31::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/emacps_v3_11/src"

TRACE::2021-05-03.13:12:31::SCWMssOS::make -C ps7_cortexa9_0/libsrc/emacps_v3_11/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2021-05-03.13:12:31::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2021-05-03.13:12:31::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2021-05-03.13:12:31::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/gpiops_v3_7/src"

TRACE::2021-05-03.13:12:31::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpiops_v3_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-05-03.13:12:31::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-05-03.13:12:31::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2021-05-03.13:12:31::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/qspips_v3_7/src"

TRACE::2021-05-03.13:12:31::SCWMssOS::make -C ps7_cortexa9_0/libsrc/qspips_v3_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-05-03.13:12:31::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-05-03.13:12:31::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2021-05-03.13:12:31::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scugic_v4_2/src"

TRACE::2021-05-03.13:12:31::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v4_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-05-03.13:12:31::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-05-03.13:12:31::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2021-05-03.13:12:31::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_2/src"

TRACE::2021-05-03.13:12:31::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2021-05-03.13:12:31::SCWMssOS::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2021-05-03.13:12:31::SCWMssOS::startfiles -g -Wall -Wextra"

TRACE::2021-05-03.13:12:31::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_2/src"

TRACE::2021-05-03.13:12:31::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-05-03.13:12:31::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-05-03.13:12:31::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2021-05-03.13:12:31::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/sdps_v3_9/src"

TRACE::2021-05-03.13:12:31::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v3_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2021-05-03.13:12:31::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2021-05-03.13:12:31::SCWMssOS::tfiles -g -Wall -Wextra"

TRACE::2021-05-03.13:12:31::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/standalone_v7_2/src"

TRACE::2021-05-03.13:12:31::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v7_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2021-05-03.13:12:31::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2021-05-03.13:12:31::SCWMssOS::nostartfiles -g -Wall -Wextra"

TRACE::2021-05-03.13:12:32::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_9/src"

TRACE::2021-05-03.13:12:32::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-05-03.13:12:32::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-05-03.13:12:32::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2021-05-03.13:12:32::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/usbps_v2_5/src"

TRACE::2021-05-03.13:12:32::SCWMssOS::make -C ps7_cortexa9_0/libsrc/usbps_v2_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2021-05-03.13:12:32::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2021-05-03.13:12:32::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2021-05-03.13:12:32::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_4/src"

TRACE::2021-05-03.13:12:32::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_4/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-05-03.13:12:32::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-05-03.13:12:32::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2021-05-03.13:12:32::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/xilffs_v4_3/src"

TRACE::2021-05-03.13:12:32::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xilffs_v4_3/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-05-03.13:12:32::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-05-03.13:12:32::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2021-05-03.13:12:32::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/axidma_v9_11/src"

TRACE::2021-05-03.13:12:32::SCWMssOS::make -C ps7_cortexa9_0/libsrc/axidma_v9_11/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2021-05-03.13:12:32::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2021-05-03.13:12:32::SCWMssOS::tfiles -g -Wall -Wextra"

TRACE::2021-05-03.13:12:32::SCWMssOS::"Compiling axidma"

TRACE::2021-05-03.13:12:33::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src"

TRACE::2021-05-03.13:12:33::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2021-05-03.13:12:33::SCWMssOS::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2021-05-03.13:12:33::SCWMssOS:: -nostartfiles -g -Wall -Wextra"

TRACE::2021-05-03.13:12:33::SCWMssOS::"Compiling coresightps_dcc"

TRACE::2021-05-03.13:12:33::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src"

TRACE::2021-05-03.13:12:33::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2021-05-03.13:12:33::SCWMssOS::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2021-05-03.13:12:33::SCWMssOS::ostartfiles -g -Wall -Wextra"

TRACE::2021-05-03.13:12:33::SCWMssOS::"Compiling cpu_cortexa9"

TRACE::2021-05-03.13:12:33::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/ddrps_v1_1/src"

TRACE::2021-05-03.13:12:33::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2021-05-03.13:12:33::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2021-05-03.13:12:33::SCWMssOS::iles -g -Wall -Wextra"

TRACE::2021-05-03.13:12:33::SCWMssOS::"Compiling ddrps"

TRACE::2021-05-03.13:12:33::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/devcfg_v3_6/src"

TRACE::2021-05-03.13:12:33::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-05-03.13:12:33::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-05-03.13:12:33::SCWMssOS::files -g -Wall -Wextra"

TRACE::2021-05-03.13:12:33::SCWMssOS::"Compiling devcfg"

TRACE::2021-05-03.13:12:33::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/dmaps_v2_6/src"

TRACE::2021-05-03.13:12:33::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2021-05-03.13:12:33::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2021-05-03.13:12:33::SCWMssOS::iles -g -Wall -Wextra"

TRACE::2021-05-03.13:12:33::SCWMssOS::"Compiling dmaps"

TRACE::2021-05-03.13:12:34::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/emacps_v3_11/src"

TRACE::2021-05-03.13:12:34::SCWMssOS::make -C ps7_cortexa9_0/libsrc/emacps_v3_11/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2021-05-03.13:12:34::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2021-05-03.13:12:34::SCWMssOS::tfiles -g -Wall -Wextra"

TRACE::2021-05-03.13:12:34::SCWMssOS::"Compiling emacps"

TRACE::2021-05-03.13:12:35::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/gpiops_v3_7/src"

TRACE::2021-05-03.13:12:35::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpiops_v3_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-05-03.13:12:35::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-05-03.13:12:35::SCWMssOS::files -g -Wall -Wextra"

TRACE::2021-05-03.13:12:35::SCWMssOS::"Compiling gpiops"

TRACE::2021-05-03.13:12:35::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/qspips_v3_7/src"

TRACE::2021-05-03.13:12:35::SCWMssOS::make -C ps7_cortexa9_0/libsrc/qspips_v3_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-05-03.13:12:35::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-05-03.13:12:35::SCWMssOS::files -g -Wall -Wextra"

TRACE::2021-05-03.13:12:35::SCWMssOS::"Compiling qspips"

TRACE::2021-05-03.13:12:36::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scugic_v4_2/src"

TRACE::2021-05-03.13:12:36::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v4_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-05-03.13:12:36::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-05-03.13:12:36::SCWMssOS::files -g -Wall -Wextra"

TRACE::2021-05-03.13:12:36::SCWMssOS::"Compiling scugic"

TRACE::2021-05-03.13:12:37::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scutimer_v2_2/src"

TRACE::2021-05-03.13:12:37::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2021-05-03.13:12:37::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2021-05-03.13:12:37::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2021-05-03.13:12:37::SCWMssOS::"Compiling scutimer"

TRACE::2021-05-03.13:12:37::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scuwdt_v2_2/src"

TRACE::2021-05-03.13:12:37::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-05-03.13:12:37::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-05-03.13:12:37::SCWMssOS::files -g -Wall -Wextra"

TRACE::2021-05-03.13:12:37::SCWMssOS::"Compiling scuwdt"

TRACE::2021-05-03.13:12:37::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/sdps_v3_9/src"

TRACE::2021-05-03.13:12:37::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v3_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARC
TRACE::2021-05-03.13:12:37::SCWMssOS::HIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfi
TRACE::2021-05-03.13:12:37::SCWMssOS::les -g -Wall -Wextra"

TRACE::2021-05-03.13:12:37::SCWMssOS::"Compiling sdps"

TRACE::2021-05-03.13:12:38::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/standalone_v7_2/src"

TRACE::2021-05-03.13:12:38::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v7_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2021-05-03.13:12:38::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2021-05-03.13:12:38::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2021-05-03.13:12:38::SCWMssOS::"Compiling standalone"

TRACE::2021-05-03.13:12:41::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/uartps_v3_9/src"

TRACE::2021-05-03.13:12:41::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-05-03.13:12:41::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-05-03.13:12:41::SCWMssOS::files -g -Wall -Wextra"

TRACE::2021-05-03.13:12:41::SCWMssOS::"Compiling uartps"

TRACE::2021-05-03.13:12:41::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/usbps_v2_5/src"

TRACE::2021-05-03.13:12:41::SCWMssOS::make -C ps7_cortexa9_0/libsrc/usbps_v2_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2021-05-03.13:12:41::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2021-05-03.13:12:41::SCWMssOS::iles -g -Wall -Wextra"

TRACE::2021-05-03.13:12:41::SCWMssOS::"Compiling usbps"

TRACE::2021-05-03.13:12:42::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/xadcps_v2_4/src"

TRACE::2021-05-03.13:12:42::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_4/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-05-03.13:12:42::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-05-03.13:12:42::SCWMssOS::files -g -Wall -Wextra"

TRACE::2021-05-03.13:12:42::SCWMssOS::"Compiling xadcps"

TRACE::2021-05-03.13:12:43::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/xilffs_v4_3/src"

TRACE::2021-05-03.13:12:43::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xilffs_v4_3/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-05-03.13:12:43::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-05-03.13:12:43::SCWMssOS::files -g -Wall -Wextra"

TRACE::2021-05-03.13:12:43::SCWMssOS::"Compiling XilFFs Library"

TRACE::2021-05-03.13:12:44::SCWMssOS::'Finished building libraries'

TRACE::2021-05-03.13:12:44::SCWMssOS::Copying to export directory.
TRACE::2021-05-03.13:12:44::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2021-05-03.13:12:44::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2021-05-03.13:12:44::SCWSystem::Completed Processing the domain standalone_domain
LOG::2021-05-03.13:12:44::SCWSystem::Completed Processing the sysconfig simple_hw
LOG::2021-05-03.13:12:44::SCWPlatform::Completed generating the artifacts for system configuration simple_hw
TRACE::2021-05-03.13:12:44::SCWPlatform::Started preparing the platform 
TRACE::2021-05-03.13:12:44::SCWSystem::Writing the bif file for system config simple_hw
TRACE::2021-05-03.13:12:44::SCWSystem::dir created 
TRACE::2021-05-03.13:12:44::SCWSystem::Writing the bif 
TRACE::2021-05-03.13:12:44::SCWPlatform::Started writing the spfm file 
TRACE::2021-05-03.13:12:44::SCWPlatform::Started writing the xpfm file 
TRACE::2021-05-03.13:12:44::SCWPlatform::Completed generating the platform
TRACE::2021-05-03.13:12:44::SCWMssOS::Saving the mss changes D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-03.13:12:44::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-05-03.13:12:44::SCWMssOS::Completed writemss as part of save.
TRACE::2021-05-03.13:12:44::SCWMssOS::Commit changes completed.
TRACE::2021-05-03.13:12:44::SCWMssOS::Saving the mss changes D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-03.13:12:44::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-05-03.13:12:44::SCWMssOS::Completed writemss as part of save.
TRACE::2021-05-03.13:12:44::SCWMssOS::Commit changes completed.
TRACE::2021-05-03.13:12:44::SCWPlatform::Trying to open the hw design at D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.13:12:44::SCWPlatform::DSA given D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.13:12:44::SCWPlatform::DSA absoulate path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.13:12:44::SCWPlatform::DSA directory D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw
TRACE::2021-05-03.13:12:44::SCWPlatform:: Platform Path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.13:12:44::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-05-03.13:12:44::SCWPlatform::Trying to set the existing hwdb with name top_simple_7
TRACE::2021-05-03.13:12:44::SCWPlatform::Opened existing hwdb top_simple_7
TRACE::2021-05-03.13:12:44::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-03.13:12:44::SCWMssOS::Checking the sw design at  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-03.13:12:44::SCWMssOS::DEBUG:  swdes dump  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-05-03.13:12:44::SCWMssOS::Sw design exists and opened at  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-03.13:12:44::SCWPlatform::Trying to open the hw design at D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.13:12:44::SCWPlatform::DSA given D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.13:12:44::SCWPlatform::DSA absoulate path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.13:12:44::SCWPlatform::DSA directory D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw
TRACE::2021-05-03.13:12:44::SCWPlatform:: Platform Path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.13:12:44::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-05-03.13:12:44::SCWPlatform::Trying to set the existing hwdb with name top_simple_7
TRACE::2021-05-03.13:12:44::SCWPlatform::Opened existing hwdb top_simple_7
TRACE::2021-05-03.13:12:44::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-03.13:12:44::SCWMssOS::Checking the sw design at  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-03.13:12:44::SCWMssOS::DEBUG:  swdes dump  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-05-03.13:12:44::SCWMssOS::Sw design exists and opened at  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-03.13:12:44::SCWWriter::formatted JSON is {
	"platformName":	"simple_hw",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"simple_hw",
	"platHandOff":	"D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/top_simple.xsa",
	"platIntHandOff":	"<platformDir>/hw/top_simple.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"simple_hw",
	"systems":	[{
			"systemName":	"simple_hw",
			"systemDesc":	"simple_hw",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"simple_hw",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"3c0a30bf8dd8567f6f4993dd134ea95a",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"D:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"D:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"ba9b700ab38403a5570b4c2dd9dc39e7",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2021-05-03.13:12:44::SCWPlatform::updated the xpfm file.
TRACE::2021-05-03.13:12:44::SCWPlatform::Trying to open the hw design at D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.13:12:44::SCWPlatform::DSA given D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.13:12:44::SCWPlatform::DSA absoulate path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.13:12:44::SCWPlatform::DSA directory D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw
TRACE::2021-05-03.13:12:44::SCWPlatform:: Platform Path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.13:12:44::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-05-03.13:12:44::SCWPlatform::Trying to set the existing hwdb with name top_simple_7
TRACE::2021-05-03.13:12:44::SCWPlatform::Opened existing hwdb top_simple_7
TRACE::2021-05-03.13:12:44::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-03.13:12:44::SCWMssOS::Checking the sw design at  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-03.13:12:44::SCWMssOS::DEBUG:  swdes dump  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-05-03.13:12:44::SCWMssOS::Sw design exists and opened at  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-03.13:43:22::SCWPlatform::Trying to open the hw design at D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.13:43:22::SCWPlatform::DSA given D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.13:43:22::SCWPlatform::DSA absoulate path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.13:43:22::SCWPlatform::DSA directory D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw
TRACE::2021-05-03.13:43:22::SCWPlatform:: Platform Path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.13:43:22::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-05-03.13:43:22::SCWPlatform::Trying to set the existing hwdb with name top_simple_7
TRACE::2021-05-03.13:43:22::SCWPlatform::Opened existing hwdb top_simple_7
TRACE::2021-05-03.13:43:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-03.13:43:22::SCWPlatform::DSA given D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/tempdsa/top_simple.xsa
TRACE::2021-05-03.13:43:22::SCWPlatform::DSA absoulate path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/tempdsa/top_simple.xsa
TRACE::2021-05-03.13:43:22::SCWPlatform:: Platform location is D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/tempdsa
TRACE::2021-05-03.13:43:22::SCWPlatform:: Platform Path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/tempdsa/top_simple.xsa
TRACE::2021-05-03.13:43:22::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-05-03.13:43:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-03.13:43:25::SCWMssOS::Doing hw sync for the mss in domain: zynq_fsbl
TRACE::2021-05-03.13:43:25::SCWPlatform::Trying to open the hw design at D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.13:43:25::SCWPlatform::DSA given D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.13:43:25::SCWPlatform::DSA absoulate path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.13:43:25::SCWPlatform::DSA directory D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw
TRACE::2021-05-03.13:43:25::SCWPlatform:: Platform Path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.13:43:25::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-05-03.13:43:25::SCWPlatform::Trying to set the existing hwdb with name top_simple_7
TRACE::2021-05-03.13:43:25::SCWPlatform::Opened existing hwdb top_simple_7
TRACE::2021-05-03.13:43:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-03.13:43:25::SCWPlatform::Trying to open the hw design at D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.13:43:25::SCWPlatform::DSA given D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.13:43:25::SCWPlatform::DSA absoulate path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.13:43:25::SCWPlatform::DSA directory D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw
TRACE::2021-05-03.13:43:25::SCWPlatform:: Platform Path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.13:43:25::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-05-03.13:43:25::SCWPlatform::Trying to set the existing hwdb with name top_simple_7
TRACE::2021-05-03.13:43:25::SCWPlatform::Opened existing hwdb top_simple_7
TRACE::2021-05-03.13:43:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-03.13:43:25::SCWMssOS::Checking the sw design at  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-03.13:43:25::SCWMssOS::DEBUG:  swdes dump  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-05-03.13:43:25::SCWMssOS::Sw design exists and opened at  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-03.13:43:25::SCWPlatform::Trying to open the hw design at D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/tempdsa/top_simple.xsa
TRACE::2021-05-03.13:43:25::SCWPlatform::DSA given D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/tempdsa/top_simple.xsa
TRACE::2021-05-03.13:43:25::SCWPlatform::DSA absoulate path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/tempdsa/top_simple.xsa
TRACE::2021-05-03.13:43:25::SCWPlatform::DSA directory D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/tempdsa
TRACE::2021-05-03.13:43:25::SCWPlatform:: Platform Path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/tempdsa/top_simple.xsa
TRACE::2021-05-03.13:43:25::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-05-03.13:43:25::SCWPlatform::update - Opened existing hwdb top_simple_11
TRACE::2021-05-03.13:43:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-03.13:43:25::SCWMssOS::Doing hw sync for the mss in domain: standalone_domain
TRACE::2021-05-03.13:43:25::SCWPlatform::Trying to open the hw design at D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.13:43:25::SCWPlatform::DSA given D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.13:43:25::SCWPlatform::DSA absoulate path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.13:43:25::SCWPlatform::DSA directory D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw
TRACE::2021-05-03.13:43:25::SCWPlatform:: Platform Path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.13:43:25::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-05-03.13:43:25::SCWPlatform::Trying to set the existing hwdb with name top_simple_7
TRACE::2021-05-03.13:43:25::SCWPlatform::Opened existing hwdb top_simple_7
TRACE::2021-05-03.13:43:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-03.13:43:25::SCWPlatform::Trying to open the hw design at D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.13:43:25::SCWPlatform::DSA given D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.13:43:25::SCWPlatform::DSA absoulate path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.13:43:25::SCWPlatform::DSA directory D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw
TRACE::2021-05-03.13:43:25::SCWPlatform:: Platform Path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.13:43:25::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-05-03.13:43:25::SCWPlatform::Trying to set the existing hwdb with name top_simple_7
TRACE::2021-05-03.13:43:25::SCWPlatform::Opened existing hwdb top_simple_7
TRACE::2021-05-03.13:43:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-03.13:43:25::SCWMssOS::Checking the sw design at  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-03.13:43:25::SCWMssOS::DEBUG:  swdes dump  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-05-03.13:43:25::SCWMssOS::Sw design exists and opened at  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-03.13:43:25::SCWPlatform::Trying to open the hw design at D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/tempdsa/top_simple.xsa
TRACE::2021-05-03.13:43:25::SCWPlatform::DSA given D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/tempdsa/top_simple.xsa
TRACE::2021-05-03.13:43:25::SCWPlatform::DSA absoulate path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/tempdsa/top_simple.xsa
TRACE::2021-05-03.13:43:25::SCWPlatform::DSA directory D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/tempdsa
TRACE::2021-05-03.13:43:25::SCWPlatform:: Platform Path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/tempdsa/top_simple.xsa
TRACE::2021-05-03.13:43:25::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-05-03.13:43:25::SCWPlatform::update - Opened existing hwdb top_simple_11
TRACE::2021-05-03.13:43:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-03.13:43:25::SCWMssOS::Saving the mss changes D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-03.13:43:25::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-05-03.13:43:25::SCWMssOS::Completed writemss as part of save.
TRACE::2021-05-03.13:43:25::SCWMssOS::Commit changes completed.
TRACE::2021-05-03.13:43:25::SCWMssOS::Completed hw sync for the mss in domain: zynq_fsbl
TRACE::2021-05-03.13:43:25::SCWMssOS::Removing the swdes entry for  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-03.13:43:25::SCWMssOS::Saving the mss changes D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-03.13:43:25::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-05-03.13:43:25::SCWMssOS::Completed writemss as part of save.
TRACE::2021-05-03.13:43:25::SCWMssOS::Commit changes completed.
TRACE::2021-05-03.13:43:25::SCWMssOS::Completed hw sync for the mss in domain: standalone_domain
TRACE::2021-05-03.13:43:25::SCWMssOS::Removing the swdes entry for  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-03.13:43:25::SCWPlatform::Trying to open the hw design at D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.13:43:25::SCWPlatform::DSA given D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.13:43:25::SCWPlatform::DSA absoulate path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.13:43:25::SCWPlatform::DSA directory D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw
TRACE::2021-05-03.13:43:25::SCWPlatform:: Platform Path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.13:43:25::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-05-03.13:43:25::SCWPlatform::Do not have an existing db opened. 
TRACE::2021-05-03.13:43:28::SCWPlatform::Opened new HwDB with name top_simple_12
TRACE::2021-05-03.13:43:28::SCWPlatform::Trying to open the hw design at D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.13:43:28::SCWPlatform::DSA given D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.13:43:28::SCWPlatform::DSA absoulate path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.13:43:28::SCWPlatform::DSA directory D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw
TRACE::2021-05-03.13:43:28::SCWPlatform:: Platform Path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.13:43:28::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-05-03.13:43:28::SCWPlatform::Trying to set the existing hwdb with name top_simple_12
TRACE::2021-05-03.13:43:28::SCWPlatform::Opened existing hwdb top_simple_12
TRACE::2021-05-03.13:43:28::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-03.13:43:28::SCWMssOS::Checking the sw design at  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-03.13:43:28::SCWMssOS::DEBUG:  swdes dump  
TRACE::2021-05-03.13:43:28::SCWMssOS::No sw design opened at  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-03.13:43:28::SCWMssOS::mss exists loading the mss file  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-03.13:43:28::SCWMssOS::Opened the sw design from mss  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-03.13:43:28::SCWMssOS::Adding the swdes entry D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2021-05-03.13:43:28::SCWMssOS::updating the scw layer about changes
TRACE::2021-05-03.13:43:28::SCWMssOS::Opened the sw design.  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-03.13:43:28::SCWMssOS::Saving the mss changes D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-03.13:43:28::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-05-03.13:43:28::SCWMssOS::Completed writemss as part of save.
TRACE::2021-05-03.13:43:28::SCWMssOS::Commit changes completed.
TRACE::2021-05-03.13:43:28::SCWMssOS::Saving the mss changes D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-03.13:43:28::SCWMssOS::Adding the swdes entry, mss present, able to open swdb D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2021-05-03.13:43:28::SCWMssOS::Writing the mss file completed D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-03.13:43:28::SCWMssOS::Commit changes completed.
TRACE::2021-05-03.13:43:28::SCWPlatform::Trying to open the hw design at D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.13:43:28::SCWPlatform::DSA given D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.13:43:28::SCWPlatform::DSA absoulate path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.13:43:28::SCWPlatform::DSA directory D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw
TRACE::2021-05-03.13:43:28::SCWPlatform:: Platform Path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.13:43:28::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-05-03.13:43:28::SCWPlatform::Trying to set the existing hwdb with name top_simple_12
TRACE::2021-05-03.13:43:28::SCWPlatform::Opened existing hwdb top_simple_12
TRACE::2021-05-03.13:43:28::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-03.13:43:28::SCWMssOS::Checking the sw design at  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-03.13:43:28::SCWMssOS::DEBUG:  swdes dump  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-05-03.13:43:28::SCWMssOS::Sw design exists and opened at  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-03.13:43:28::SCWPlatform::Trying to open the hw design at D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.13:43:28::SCWPlatform::DSA given D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.13:43:28::SCWPlatform::DSA absoulate path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.13:43:28::SCWPlatform::DSA directory D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw
TRACE::2021-05-03.13:43:28::SCWPlatform:: Platform Path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.13:43:28::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-05-03.13:43:28::SCWPlatform::Trying to set the existing hwdb with name top_simple_12
TRACE::2021-05-03.13:43:28::SCWPlatform::Opened existing hwdb top_simple_12
TRACE::2021-05-03.13:43:28::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-03.13:43:28::SCWMssOS::Checking the sw design at  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-03.13:43:28::SCWMssOS::DEBUG:  swdes dump  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-05-03.13:43:28::SCWMssOS::Sw design exists and opened at  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-03.13:43:28::SCWWriter::formatted JSON is {
	"platformName":	"simple_hw",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"simple_hw",
	"platHandOff":	"D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/top_simple.xsa",
	"platIntHandOff":	"<platformDir>/hw/top_simple.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"simple_hw",
	"systems":	[{
			"systemName":	"simple_hw",
			"systemDesc":	"simple_hw",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"simple_hw",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"3c0a30bf8dd8567f6f4993dd134ea95a",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"D:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"D:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"ba9b700ab38403a5570b4c2dd9dc39e7",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2021-05-03.13:43:29::SCWPlatform::Clearing the existing platform
TRACE::2021-05-03.13:43:29::SCWSystem::Clearing the existing sysconfig
TRACE::2021-05-03.13:43:29::SCWBDomain::clearing the fsbl build
TRACE::2021-05-03.13:43:29::SCWMssOS::Removing the swdes entry for  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-03.13:43:29::SCWMssOS::Removing the swdes entry for  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-03.13:43:29::SCWSystem::Clearing the domains completed.
TRACE::2021-05-03.13:43:29::SCWPlatform::Clearing the opened hw db.
TRACE::2021-05-03.13:43:29::SCWPlatform::DSA given D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.13:43:29::SCWPlatform::DSA absoulate path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.13:43:29::SCWPlatform:: Platform location is D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw
TRACE::2021-05-03.13:43:29::SCWPlatform:: Platform Path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.13:43:29::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-05-03.13:43:29::SCWPlatform::Removing the HwDB with name D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.13:43:29::SCWPlatform::Trying to open the hw design at D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.13:43:29::SCWPlatform::DSA given D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.13:43:29::SCWPlatform::DSA absoulate path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.13:43:29::SCWPlatform::DSA directory D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw
TRACE::2021-05-03.13:43:29::SCWPlatform:: Platform Path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.13:43:29::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-05-03.13:43:29::SCWPlatform::Do not have an existing db opened. 
TRACE::2021-05-03.13:43:32::SCWPlatform::Opened new HwDB with name top_simple_13
TRACE::2021-05-03.13:43:32::SCWReader::Active system found as  simple_hw
TRACE::2021-05-03.13:43:32::SCWReader::Handling sysconfig simple_hw
TRACE::2021-05-03.13:43:32::SCWDomain::checking for install qemu data   : 
TRACE::2021-05-03.13:43:32::SCWDomain:: Using the QEMU Data from install at  : D:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/
TRACE::2021-05-03.13:43:32::SCWDomain:: Using the QEMU args  from install at  : D:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2021-05-03.13:43:32::SCWPlatform::Trying to open the hw design at D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.13:43:32::SCWPlatform::DSA given D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.13:43:32::SCWPlatform::DSA absoulate path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.13:43:32::SCWPlatform::DSA directory D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw
TRACE::2021-05-03.13:43:32::SCWPlatform:: Platform Path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.13:43:32::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-05-03.13:43:32::SCWPlatform::Trying to set the existing hwdb with name top_simple_13
TRACE::2021-05-03.13:43:32::SCWPlatform::Opened existing hwdb top_simple_13
TRACE::2021-05-03.13:43:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-03.13:43:32::SCWPlatform::Trying to open the hw design at D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.13:43:32::SCWPlatform::DSA given D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.13:43:32::SCWPlatform::DSA absoulate path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.13:43:32::SCWPlatform::DSA directory D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw
TRACE::2021-05-03.13:43:32::SCWPlatform:: Platform Path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.13:43:32::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-05-03.13:43:32::SCWPlatform::Trying to set the existing hwdb with name top_simple_13
TRACE::2021-05-03.13:43:32::SCWPlatform::Opened existing hwdb top_simple_13
TRACE::2021-05-03.13:43:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-03.13:43:32::SCWPlatform::Trying to open the hw design at D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.13:43:32::SCWPlatform::DSA given D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.13:43:32::SCWPlatform::DSA absoulate path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.13:43:32::SCWPlatform::DSA directory D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw
TRACE::2021-05-03.13:43:32::SCWPlatform:: Platform Path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.13:43:32::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-05-03.13:43:32::SCWPlatform::Trying to set the existing hwdb with name top_simple_13
TRACE::2021-05-03.13:43:32::SCWPlatform::Opened existing hwdb top_simple_13
TRACE::2021-05-03.13:43:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-03.13:43:32::SCWReader::Boot application domain added for zynq_fsbl
TRACE::2021-05-03.13:43:32::SCWPlatform::Trying to open the hw design at D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.13:43:32::SCWPlatform::DSA given D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.13:43:32::SCWPlatform::DSA absoulate path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.13:43:32::SCWPlatform::DSA directory D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw
TRACE::2021-05-03.13:43:32::SCWPlatform:: Platform Path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.13:43:32::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-05-03.13:43:32::SCWPlatform::Trying to set the existing hwdb with name top_simple_13
TRACE::2021-05-03.13:43:32::SCWPlatform::Opened existing hwdb top_simple_13
TRACE::2021-05-03.13:43:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-03.13:43:32::SCWMssOS::Checking the sw design at  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-03.13:43:32::SCWMssOS::DEBUG:  swdes dump  
TRACE::2021-05-03.13:43:32::SCWMssOS::No sw design opened at  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-03.13:43:32::SCWMssOS::mss exists loading the mss file  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-03.13:43:32::SCWMssOS::Opened the sw design from mss  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-03.13:43:32::SCWMssOS::Adding the swdes entry D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2021-05-03.13:43:32::SCWMssOS::updating the scw layer about changes
TRACE::2021-05-03.13:43:32::SCWMssOS::Opened the sw design.  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-03.13:43:32::SCWPlatform::Trying to open the hw design at D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.13:43:32::SCWPlatform::DSA given D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.13:43:32::SCWPlatform::DSA absoulate path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.13:43:32::SCWPlatform::DSA directory D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw
TRACE::2021-05-03.13:43:32::SCWPlatform:: Platform Path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.13:43:32::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-05-03.13:43:32::SCWPlatform::Trying to set the existing hwdb with name top_simple_13
TRACE::2021-05-03.13:43:32::SCWPlatform::Opened existing hwdb top_simple_13
TRACE::2021-05-03.13:43:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-03.13:43:32::SCWMssOS::Checking the sw design at  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-03.13:43:32::SCWMssOS::DEBUG:  swdes dump  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-05-03.13:43:32::SCWMssOS::Sw design exists and opened at  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-03.13:43:32::SCWMssOS:: library already available in sw design:  xilffs:4.3
TRACE::2021-05-03.13:43:32::SCWPlatform::Trying to open the hw design at D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.13:43:32::SCWPlatform::DSA given D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.13:43:32::SCWPlatform::DSA absoulate path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.13:43:32::SCWPlatform::DSA directory D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw
TRACE::2021-05-03.13:43:32::SCWPlatform:: Platform Path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.13:43:32::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-05-03.13:43:32::SCWPlatform::Trying to set the existing hwdb with name top_simple_13
TRACE::2021-05-03.13:43:32::SCWPlatform::Opened existing hwdb top_simple_13
TRACE::2021-05-03.13:43:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-03.13:43:32::SCWMssOS::Checking the sw design at  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-03.13:43:32::SCWMssOS::DEBUG:  swdes dump  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-05-03.13:43:32::SCWMssOS::Sw design exists and opened at  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-03.13:43:32::SCWMssOS:: library already available in sw design:  xilrsa:1.6
TRACE::2021-05-03.13:43:32::SCWMssOS::Saving the mss changes D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-03.13:43:32::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-05-03.13:43:32::SCWMssOS::Completed writemss as part of save.
TRACE::2021-05-03.13:43:32::SCWMssOS::Commit changes completed.
TRACE::2021-05-03.13:43:32::SCWReader::Adding prebuilt librarypaths as   
TRACE::2021-05-03.13:43:32::SCWReader::Adding prebuilt incpaths  as   
TRACE::2021-05-03.13:43:32::SCWPlatform::Trying to open the hw design at D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.13:43:32::SCWPlatform::DSA given D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.13:43:32::SCWPlatform::DSA absoulate path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.13:43:32::SCWPlatform::DSA directory D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw
TRACE::2021-05-03.13:43:32::SCWPlatform:: Platform Path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.13:43:32::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-05-03.13:43:32::SCWPlatform::Trying to set the existing hwdb with name top_simple_13
TRACE::2021-05-03.13:43:32::SCWPlatform::Opened existing hwdb top_simple_13
TRACE::2021-05-03.13:43:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-03.13:43:32::SCWMssOS::Checking the sw design at  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-03.13:43:32::SCWMssOS::DEBUG:  swdes dump  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-05-03.13:43:32::SCWMssOS::Sw design exists and opened at  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-03.13:43:32::SCWReader::No isolation master present  
TRACE::2021-05-03.13:43:32::SCWDomain::checking for install qemu data   : 
TRACE::2021-05-03.13:43:32::SCWDomain:: Using the QEMU Data from install at  : D:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/
TRACE::2021-05-03.13:43:32::SCWDomain:: Using the QEMU args  from install at  : D:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2021-05-03.13:43:32::SCWPlatform::Trying to open the hw design at D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.13:43:32::SCWPlatform::DSA given D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.13:43:32::SCWPlatform::DSA absoulate path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.13:43:32::SCWPlatform::DSA directory D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw
TRACE::2021-05-03.13:43:32::SCWPlatform:: Platform Path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.13:43:32::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-05-03.13:43:32::SCWPlatform::Trying to set the existing hwdb with name top_simple_13
TRACE::2021-05-03.13:43:32::SCWPlatform::Opened existing hwdb top_simple_13
TRACE::2021-05-03.13:43:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-03.13:43:32::SCWPlatform::Trying to open the hw design at D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.13:43:32::SCWPlatform::DSA given D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.13:43:32::SCWPlatform::DSA absoulate path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.13:43:32::SCWPlatform::DSA directory D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw
TRACE::2021-05-03.13:43:33::SCWPlatform:: Platform Path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.13:43:33::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-05-03.13:43:33::SCWPlatform::Trying to set the existing hwdb with name top_simple_13
TRACE::2021-05-03.13:43:33::SCWPlatform::Opened existing hwdb top_simple_13
TRACE::2021-05-03.13:43:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-03.13:43:33::SCWPlatform::Trying to open the hw design at D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.13:43:33::SCWPlatform::DSA given D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.13:43:33::SCWPlatform::DSA absoulate path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.13:43:33::SCWPlatform::DSA directory D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw
TRACE::2021-05-03.13:43:33::SCWPlatform:: Platform Path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.13:43:33::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-05-03.13:43:33::SCWPlatform::Trying to set the existing hwdb with name top_simple_13
TRACE::2021-05-03.13:43:33::SCWPlatform::Opened existing hwdb top_simple_13
TRACE::2021-05-03.13:43:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-03.13:43:33::SCWMssOS::Checking the sw design at  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-03.13:43:33::SCWMssOS::DEBUG:  swdes dump  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-05-03.13:43:33::SCWMssOS::No sw design opened at  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-03.13:43:33::SCWMssOS::mss exists loading the mss file  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-03.13:43:33::SCWMssOS::Opened the sw design from mss  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-03.13:43:33::SCWMssOS::Adding the swdes entry D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2021-05-03.13:43:33::SCWMssOS::updating the scw layer about changes
TRACE::2021-05-03.13:43:33::SCWMssOS::Opened the sw design.  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-03.13:43:33::SCWPlatform::Trying to open the hw design at D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.13:43:33::SCWPlatform::DSA given D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.13:43:33::SCWPlatform::DSA absoulate path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.13:43:33::SCWPlatform::DSA directory D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw
TRACE::2021-05-03.13:43:33::SCWPlatform:: Platform Path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.13:43:33::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-05-03.13:43:33::SCWPlatform::Trying to set the existing hwdb with name top_simple_13
TRACE::2021-05-03.13:43:33::SCWPlatform::Opened existing hwdb top_simple_13
TRACE::2021-05-03.13:43:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-03.13:43:33::SCWMssOS::Checking the sw design at  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-03.13:43:33::SCWMssOS::DEBUG:  swdes dump  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-05-03.13:43:33::SCWMssOS::Sw design exists and opened at  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-03.13:43:33::SCWMssOS:: library already available in sw design:  xilffs:4.3
TRACE::2021-05-03.13:43:33::SCWMssOS::Saving the mss changes D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-03.13:43:33::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-05-03.13:43:33::SCWMssOS::Completed writemss as part of save.
TRACE::2021-05-03.13:43:33::SCWMssOS::Commit changes completed.
TRACE::2021-05-03.13:43:33::SCWReader::Adding prebuilt librarypaths as   
TRACE::2021-05-03.13:43:33::SCWReader::Adding prebuilt incpaths  as   
TRACE::2021-05-03.13:43:33::SCWPlatform::Trying to open the hw design at D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.13:43:33::SCWPlatform::DSA given D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.13:43:33::SCWPlatform::DSA absoulate path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.13:43:33::SCWPlatform::DSA directory D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw
TRACE::2021-05-03.13:43:33::SCWPlatform:: Platform Path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.13:43:33::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-05-03.13:43:33::SCWPlatform::Trying to set the existing hwdb with name top_simple_13
TRACE::2021-05-03.13:43:33::SCWPlatform::Opened existing hwdb top_simple_13
TRACE::2021-05-03.13:43:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-03.13:43:33::SCWMssOS::Checking the sw design at  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-03.13:43:33::SCWMssOS::DEBUG:  swdes dump  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-05-03.13:43:33::SCWMssOS::Sw design exists and opened at  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-03.13:43:33::SCWReader::No isolation master present  
TRACE::2021-05-03.13:43:35::SCWPlatform::Trying to open the hw design at D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.13:43:35::SCWPlatform::DSA given D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.13:43:35::SCWPlatform::DSA absoulate path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.13:43:35::SCWPlatform::DSA directory D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw
TRACE::2021-05-03.13:43:35::SCWPlatform:: Platform Path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.13:43:35::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-05-03.13:43:35::SCWPlatform::Trying to set the existing hwdb with name top_simple_13
TRACE::2021-05-03.13:43:35::SCWPlatform::Could not get the HWDB from existing dbname
TRACE::2021-05-03.13:43:35::SCWPlatform::Do not have an existing db opened. Attempting to open the hwDb. 
TRACE::2021-05-03.13:43:35::SCWPlatform::Opened new HwDB with name top_simple_14
TRACE::2021-05-03.13:43:35::SCWMssOS::Checking the sw design at  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-03.13:43:35::SCWMssOS::DEBUG:  swdes dump  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-05-03.13:43:35::SCWMssOS::Sw design exists and opened at  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-03.13:43:36::SCWMssOS::In reload Mss file.
TRACE::2021-05-03.13:43:36::SCWPlatform::Trying to open the hw design at D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.13:43:36::SCWPlatform::DSA given D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.13:43:36::SCWPlatform::DSA absoulate path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.13:43:36::SCWPlatform::DSA directory D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw
TRACE::2021-05-03.13:43:36::SCWPlatform:: Platform Path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.13:43:36::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-05-03.13:43:36::SCWPlatform::Trying to set the existing hwdb with name top_simple_14
TRACE::2021-05-03.13:43:36::SCWPlatform::Opened existing hwdb top_simple_14
TRACE::2021-05-03.13:43:36::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-03.13:43:36::SCWMssOS::Checking the sw design at  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-03.13:43:36::SCWMssOS::DEBUG:  swdes dump  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

KEYINFO::2021-05-03.13:43:36::SCWMssOS::Could not open the swdb for system_0
KEYINFO::2021-05-03.13:43:36::SCWMssOS::Could not open the sw design at  system_0
ERROR: [Hsi 55-1558] Software Design system_0 is not found

TRACE::2021-05-03.13:43:36::SCWMssOS::Cleared the swdb table entry
TRACE::2021-05-03.13:43:36::SCWMssOS::No sw design opened at  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-03.13:43:36::SCWMssOS::mss exists loading the mss file  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-03.13:43:36::SCWMssOS::Opened the sw design from mss  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-03.13:43:36::SCWMssOS::Adding the swdes entry D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2021-05-03.13:43:36::SCWMssOS::updating the scw layer about changes
TRACE::2021-05-03.13:43:36::SCWMssOS::Opened the sw design.  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-03.13:43:36::SCWPlatform::Trying to open the hw design at D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.13:43:36::SCWPlatform::DSA given D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.13:43:36::SCWPlatform::DSA absoulate path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.13:43:36::SCWPlatform::DSA directory D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw
TRACE::2021-05-03.13:43:36::SCWPlatform:: Platform Path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.13:43:36::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-05-03.13:43:36::SCWPlatform::Trying to set the existing hwdb with name top_simple_14
TRACE::2021-05-03.13:43:36::SCWPlatform::Opened existing hwdb top_simple_14
TRACE::2021-05-03.13:43:36::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-03.13:43:36::SCWMssOS::Checking the sw design at  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-03.13:43:36::SCWMssOS::DEBUG:  swdes dump  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-05-03.13:43:36::SCWMssOS::Sw design exists and opened at  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-03.13:43:36::SCWMssOS:: library already available in sw design:  xilffs:4.3
TRACE::2021-05-03.13:43:36::SCWMssOS::Saving the mss changes D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-03.13:43:36::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-05-03.13:43:36::SCWMssOS::Completed writemss as part of save.
TRACE::2021-05-03.13:43:36::SCWMssOS::Commit changes completed.
TRACE::2021-05-03.13:43:36::SCWPlatform::Trying to open the hw design at D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.13:43:36::SCWPlatform::DSA given D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.13:43:36::SCWPlatform::DSA absoulate path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.13:43:36::SCWPlatform::DSA directory D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw
TRACE::2021-05-03.13:43:36::SCWPlatform:: Platform Path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.13:43:36::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-05-03.13:43:36::SCWPlatform::Trying to set the existing hwdb with name top_simple_14
TRACE::2021-05-03.13:43:36::SCWPlatform::Opened existing hwdb top_simple_14
TRACE::2021-05-03.13:43:36::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-03.13:43:36::SCWMssOS::Checking the sw design at  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-03.13:43:36::SCWMssOS::DEBUG:  swdes dump  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-05-03.13:43:36::SCWMssOS::Sw design exists and opened at  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-03.13:43:36::SCWMssOS::Removing the swdes entry for  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-03.13:43:37::SCWPlatform::Trying to open the hw design at D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.13:43:37::SCWPlatform::DSA given D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.13:43:37::SCWPlatform::DSA absoulate path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.13:43:37::SCWPlatform::DSA directory D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw
TRACE::2021-05-03.13:43:37::SCWPlatform:: Platform Path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.13:43:37::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-05-03.13:43:37::SCWPlatform::Trying to set the existing hwdb with name top_simple_14
TRACE::2021-05-03.13:43:37::SCWPlatform::Opened existing hwdb top_simple_14
TRACE::2021-05-03.13:43:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-03.13:43:37::SCWMssOS::Checking the sw design at  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-03.13:43:37::SCWMssOS::DEBUG:  swdes dump  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-05-03.13:43:37::SCWMssOS::No sw design opened at  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-03.13:43:37::SCWMssOS::mss exists loading the mss file  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-03.13:43:37::SCWMssOS::Opened the sw design from mss  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-03.13:43:37::SCWMssOS::Adding the swdes entry D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2021-05-03.13:43:37::SCWMssOS::updating the scw layer about changes
TRACE::2021-05-03.13:43:37::SCWMssOS::Opened the sw design.  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-03.13:43:39::SCWMssOS::In reload Mss file.
TRACE::2021-05-03.13:43:39::SCWPlatform::Trying to open the hw design at D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.13:43:39::SCWPlatform::DSA given D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.13:43:39::SCWPlatform::DSA absoulate path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.13:43:39::SCWPlatform::DSA directory D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw
TRACE::2021-05-03.13:43:39::SCWPlatform:: Platform Path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.13:43:39::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-05-03.13:43:39::SCWPlatform::Trying to set the existing hwdb with name top_simple_14
TRACE::2021-05-03.13:43:39::SCWPlatform::Opened existing hwdb top_simple_14
TRACE::2021-05-03.13:43:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-03.13:43:39::SCWMssOS::Checking the sw design at  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-03.13:43:39::SCWMssOS::DEBUG:  swdes dump  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

KEYINFO::2021-05-03.13:43:39::SCWMssOS::Could not open the swdb for system_0
KEYINFO::2021-05-03.13:43:39::SCWMssOS::Could not open the sw design at  system_0
ERROR: [Hsi 55-1558] Software Design system_0 is not found

TRACE::2021-05-03.13:43:39::SCWMssOS::Cleared the swdb table entry
TRACE::2021-05-03.13:43:39::SCWMssOS::No sw design opened at  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-03.13:43:39::SCWMssOS::mss exists loading the mss file  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-03.13:43:39::SCWMssOS::Opened the sw design from mss  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-03.13:43:39::SCWMssOS::Adding the swdes entry D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2021-05-03.13:43:39::SCWMssOS::updating the scw layer about changes
TRACE::2021-05-03.13:43:39::SCWMssOS::Opened the sw design.  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-03.13:43:39::SCWPlatform::Trying to open the hw design at D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.13:43:39::SCWPlatform::DSA given D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.13:43:39::SCWPlatform::DSA absoulate path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.13:43:39::SCWPlatform::DSA directory D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw
TRACE::2021-05-03.13:43:39::SCWPlatform:: Platform Path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.13:43:39::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-05-03.13:43:39::SCWPlatform::Trying to set the existing hwdb with name top_simple_14
TRACE::2021-05-03.13:43:39::SCWPlatform::Opened existing hwdb top_simple_14
TRACE::2021-05-03.13:43:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-03.13:43:39::SCWMssOS::Checking the sw design at  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-03.13:43:39::SCWMssOS::DEBUG:  swdes dump  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-05-03.13:43:39::SCWMssOS::Sw design exists and opened at  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-03.13:43:39::SCWMssOS:: library already available in sw design:  xilffs:4.3
TRACE::2021-05-03.13:43:39::SCWMssOS::Saving the mss changes D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-03.13:43:39::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-05-03.13:43:39::SCWMssOS::Completed writemss as part of save.
TRACE::2021-05-03.13:43:39::SCWMssOS::Commit changes completed.
TRACE::2021-05-03.13:43:39::SCWPlatform::Trying to open the hw design at D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.13:43:39::SCWPlatform::DSA given D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.13:43:39::SCWPlatform::DSA absoulate path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.13:43:39::SCWPlatform::DSA directory D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw
TRACE::2021-05-03.13:43:39::SCWPlatform:: Platform Path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.13:43:39::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-05-03.13:43:39::SCWPlatform::Trying to set the existing hwdb with name top_simple_14
TRACE::2021-05-03.13:43:39::SCWPlatform::Opened existing hwdb top_simple_14
TRACE::2021-05-03.13:43:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-03.13:43:39::SCWMssOS::Checking the sw design at  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-03.13:43:39::SCWMssOS::DEBUG:  swdes dump  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-05-03.13:43:39::SCWMssOS::Sw design exists and opened at  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-03.13:43:39::SCWMssOS::Removing the swdes entry for  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
LOG::2021-05-03.13:43:43::SCWPlatform::Started generating the artifacts platform simple_hw
TRACE::2021-05-03.13:43:43::SCWPlatform::Sanity checking of platform is completed
LOG::2021-05-03.13:43:43::SCWPlatform::Started generating the artifacts for system configuration simple_hw
LOG::2021-05-03.13:43:43::SCWSystem::Checking the domain zynq_fsbl
LOG::2021-05-03.13:43:43::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2021-05-03.13:43:43::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2021-05-03.13:43:43::SCWDomain::Skipping the build for domain :  zynq_fsbl
LOG::2021-05-03.13:43:43::SCWSystem::Checking the domain standalone_domain
LOG::2021-05-03.13:43:43::SCWSystem::Not a boot domain 
LOG::2021-05-03.13:43:43::SCWSystem::Started Processing the domain standalone_domain
TRACE::2021-05-03.13:43:43::SCWDomain::Generating domain artifcats
TRACE::2021-05-03.13:43:43::SCWMssOS::Generating standalone artifcats
TRACE::2021-05-03.13:43:43::SCWMssOS::Copying the qemu file from  D:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt To D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/export/simple_hw/sw/simple_hw/qemu/
TRACE::2021-05-03.13:43:43::SCWMssOS::Copying the qemu file from  D:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt To D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/export/simple_hw/sw/simple_hw/standalone_domain/qemu/
TRACE::2021-05-03.13:43:43::SCWMssOS:: Copying the user libraries. 
TRACE::2021-05-03.13:43:43::SCWPlatform::Trying to open the hw design at D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.13:43:43::SCWPlatform::DSA given D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.13:43:43::SCWPlatform::DSA absoulate path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.13:43:43::SCWPlatform::DSA directory D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw
TRACE::2021-05-03.13:43:43::SCWPlatform:: Platform Path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.13:43:43::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-05-03.13:43:43::SCWPlatform::Trying to set the existing hwdb with name top_simple_14
TRACE::2021-05-03.13:43:43::SCWPlatform::Opened existing hwdb top_simple_14
TRACE::2021-05-03.13:43:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-03.13:43:43::SCWMssOS::Checking the sw design at  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-03.13:43:43::SCWMssOS::DEBUG:  swdes dump  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-05-03.13:43:43::SCWMssOS::No sw design opened at  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-03.13:43:43::SCWMssOS::mss exists loading the mss file  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-03.13:43:43::SCWMssOS::Opened the sw design from mss  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-03.13:43:43::SCWMssOS::Adding the swdes entry D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2021-05-03.13:43:43::SCWMssOS::updating the scw layer about changes
TRACE::2021-05-03.13:43:43::SCWMssOS::Opened the sw design.  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-03.13:43:43::SCWMssOS::Completed writing the mss file at D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2021-05-03.13:43:43::SCWMssOS::Mss edits present, copying mssfile into export location D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-03.13:43:43::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2021-05-03.13:43:43::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2021-05-03.13:43:43::SCWDomain::Skipping the build for domain :  standalone_domain
TRACE::2021-05-03.13:43:43::SCWMssOS::skipping the bsp build ... 
TRACE::2021-05-03.13:43:43::SCWMssOS::Copying to export directory.
TRACE::2021-05-03.13:43:43::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2021-05-03.13:43:43::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2021-05-03.13:43:43::SCWSystem::Completed Processing the domain standalone_domain
LOG::2021-05-03.13:43:43::SCWSystem::Completed Processing the sysconfig simple_hw
LOG::2021-05-03.13:43:43::SCWPlatform::Completed generating the artifacts for system configuration simple_hw
TRACE::2021-05-03.13:43:43::SCWPlatform::Started preparing the platform 
TRACE::2021-05-03.13:43:43::SCWSystem::Writing the bif file for system config simple_hw
TRACE::2021-05-03.13:43:43::SCWSystem::dir created 
TRACE::2021-05-03.13:43:43::SCWSystem::Writing the bif 
TRACE::2021-05-03.13:43:43::SCWPlatform::Started writing the spfm file 
TRACE::2021-05-03.13:43:43::SCWPlatform::Started writing the xpfm file 
TRACE::2021-05-03.13:43:43::SCWPlatform::Completed generating the platform
TRACE::2021-05-03.13:43:43::SCWMssOS::Saving the mss changes D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-03.13:43:43::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-05-03.13:43:43::SCWMssOS::Completed writemss as part of save.
TRACE::2021-05-03.13:43:43::SCWMssOS::Commit changes completed.
TRACE::2021-05-03.13:43:43::SCWMssOS::Saving the mss changes D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-03.13:43:43::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-05-03.13:43:43::SCWMssOS::Completed writemss as part of save.
TRACE::2021-05-03.13:43:43::SCWMssOS::Commit changes completed.
TRACE::2021-05-03.13:43:43::SCWPlatform::Trying to open the hw design at D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.13:43:43::SCWPlatform::DSA given D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.13:43:43::SCWPlatform::DSA absoulate path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.13:43:43::SCWPlatform::DSA directory D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw
TRACE::2021-05-03.13:43:43::SCWPlatform:: Platform Path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.13:43:43::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-05-03.13:43:43::SCWPlatform::Trying to set the existing hwdb with name top_simple_14
TRACE::2021-05-03.13:43:43::SCWPlatform::Opened existing hwdb top_simple_14
TRACE::2021-05-03.13:43:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-03.13:43:43::SCWMssOS::Checking the sw design at  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-03.13:43:43::SCWMssOS::DEBUG:  swdes dump  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-05-03.13:43:43::SCWMssOS::Sw design exists and opened at  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-03.13:43:43::SCWPlatform::Trying to open the hw design at D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.13:43:43::SCWPlatform::DSA given D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.13:43:43::SCWPlatform::DSA absoulate path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.13:43:43::SCWPlatform::DSA directory D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw
TRACE::2021-05-03.13:43:43::SCWPlatform:: Platform Path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.13:43:43::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-05-03.13:43:43::SCWPlatform::Trying to set the existing hwdb with name top_simple_14
TRACE::2021-05-03.13:43:43::SCWPlatform::Opened existing hwdb top_simple_14
TRACE::2021-05-03.13:43:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-03.13:43:43::SCWMssOS::Checking the sw design at  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-03.13:43:43::SCWMssOS::DEBUG:  swdes dump  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-05-03.13:43:43::SCWMssOS::Sw design exists and opened at  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-03.13:43:43::SCWWriter::formatted JSON is {
	"platformName":	"simple_hw",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"simple_hw",
	"platHandOff":	"D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/top_simple.xsa",
	"platIntHandOff":	"<platformDir>/hw/top_simple.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"simple_hw",
	"systems":	[{
			"systemName":	"simple_hw",
			"systemDesc":	"simple_hw",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"simple_hw",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"3c0a30bf8dd8567f6f4993dd134ea95a",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"D:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"D:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"ba9b700ab38403a5570b4c2dd9dc39e7",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2021-05-03.13:43:43::SCWPlatform::updated the xpfm file.
TRACE::2021-05-03.13:43:43::SCWPlatform::Trying to open the hw design at D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.13:43:43::SCWPlatform::DSA given D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.13:43:43::SCWPlatform::DSA absoulate path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.13:43:43::SCWPlatform::DSA directory D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw
TRACE::2021-05-03.13:43:43::SCWPlatform:: Platform Path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.13:43:43::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-05-03.13:43:43::SCWPlatform::Trying to set the existing hwdb with name top_simple_14
TRACE::2021-05-03.13:43:43::SCWPlatform::Opened existing hwdb top_simple_14
TRACE::2021-05-03.13:43:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-03.13:43:43::SCWMssOS::Checking the sw design at  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-03.13:43:43::SCWMssOS::DEBUG:  swdes dump  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-05-03.13:43:43::SCWMssOS::Sw design exists and opened at  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-03.15:13:22::SCWPlatform::Trying to open the hw design at D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.15:13:22::SCWPlatform::DSA given D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.15:13:22::SCWPlatform::DSA absoulate path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.15:13:22::SCWPlatform::DSA directory D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw
TRACE::2021-05-03.15:13:22::SCWPlatform:: Platform Path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.15:13:22::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-05-03.15:13:22::SCWPlatform::Trying to set the existing hwdb with name top_simple_14
TRACE::2021-05-03.15:13:22::SCWPlatform::Opened existing hwdb top_simple_14
TRACE::2021-05-03.15:13:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-03.15:13:22::SCWPlatform::DSA given D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/tempdsa/top_simple.xsa
TRACE::2021-05-03.15:13:22::SCWPlatform::DSA absoulate path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/tempdsa/top_simple.xsa
TRACE::2021-05-03.15:13:22::SCWPlatform:: Platform location is D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/tempdsa
TRACE::2021-05-03.15:13:22::SCWPlatform:: Platform Path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/tempdsa/top_simple.xsa
TRACE::2021-05-03.15:13:22::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-05-03.15:13:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-03.15:13:25::SCWMssOS::Doing hw sync for the mss in domain: zynq_fsbl
TRACE::2021-05-03.15:13:25::SCWPlatform::Trying to open the hw design at D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.15:13:25::SCWPlatform::DSA given D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.15:13:25::SCWPlatform::DSA absoulate path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.15:13:25::SCWPlatform::DSA directory D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw
TRACE::2021-05-03.15:13:25::SCWPlatform:: Platform Path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.15:13:25::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-05-03.15:13:25::SCWPlatform::Trying to set the existing hwdb with name top_simple_14
TRACE::2021-05-03.15:13:25::SCWPlatform::Opened existing hwdb top_simple_14
TRACE::2021-05-03.15:13:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-03.15:13:25::SCWPlatform::Trying to open the hw design at D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.15:13:25::SCWPlatform::DSA given D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.15:13:25::SCWPlatform::DSA absoulate path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.15:13:25::SCWPlatform::DSA directory D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw
TRACE::2021-05-03.15:13:25::SCWPlatform:: Platform Path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.15:13:25::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-05-03.15:13:25::SCWPlatform::Trying to set the existing hwdb with name top_simple_14
TRACE::2021-05-03.15:13:25::SCWPlatform::Opened existing hwdb top_simple_14
TRACE::2021-05-03.15:13:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-03.15:13:25::SCWMssOS::Checking the sw design at  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-03.15:13:25::SCWMssOS::DEBUG:  swdes dump  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-05-03.15:13:25::SCWMssOS::Sw design exists and opened at  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-03.15:13:25::SCWPlatform::Trying to open the hw design at D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/tempdsa/top_simple.xsa
TRACE::2021-05-03.15:13:25::SCWPlatform::DSA given D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/tempdsa/top_simple.xsa
TRACE::2021-05-03.15:13:25::SCWPlatform::DSA absoulate path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/tempdsa/top_simple.xsa
TRACE::2021-05-03.15:13:25::SCWPlatform::DSA directory D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/tempdsa
TRACE::2021-05-03.15:13:25::SCWPlatform:: Platform Path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/tempdsa/top_simple.xsa
TRACE::2021-05-03.15:13:25::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-05-03.15:13:25::SCWPlatform::update - Opened existing hwdb top_simple_16
TRACE::2021-05-03.15:13:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-03.15:13:25::SCWMssOS::Doing hw sync for the mss in domain: standalone_domain
TRACE::2021-05-03.15:13:25::SCWPlatform::Trying to open the hw design at D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.15:13:25::SCWPlatform::DSA given D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.15:13:25::SCWPlatform::DSA absoulate path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.15:13:25::SCWPlatform::DSA directory D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw
TRACE::2021-05-03.15:13:25::SCWPlatform:: Platform Path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.15:13:25::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-05-03.15:13:25::SCWPlatform::Trying to set the existing hwdb with name top_simple_14
TRACE::2021-05-03.15:13:25::SCWPlatform::Opened existing hwdb top_simple_14
TRACE::2021-05-03.15:13:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-03.15:13:25::SCWPlatform::Trying to open the hw design at D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.15:13:25::SCWPlatform::DSA given D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.15:13:25::SCWPlatform::DSA absoulate path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.15:13:25::SCWPlatform::DSA directory D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw
TRACE::2021-05-03.15:13:25::SCWPlatform:: Platform Path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.15:13:25::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-05-03.15:13:25::SCWPlatform::Trying to set the existing hwdb with name top_simple_14
TRACE::2021-05-03.15:13:25::SCWPlatform::Opened existing hwdb top_simple_14
TRACE::2021-05-03.15:13:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-03.15:13:25::SCWMssOS::Checking the sw design at  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-03.15:13:25::SCWMssOS::DEBUG:  swdes dump  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-05-03.15:13:25::SCWMssOS::Sw design exists and opened at  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-03.15:13:25::SCWPlatform::Trying to open the hw design at D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/tempdsa/top_simple.xsa
TRACE::2021-05-03.15:13:25::SCWPlatform::DSA given D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/tempdsa/top_simple.xsa
TRACE::2021-05-03.15:13:25::SCWPlatform::DSA absoulate path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/tempdsa/top_simple.xsa
TRACE::2021-05-03.15:13:25::SCWPlatform::DSA directory D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/tempdsa
TRACE::2021-05-03.15:13:25::SCWPlatform:: Platform Path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/tempdsa/top_simple.xsa
TRACE::2021-05-03.15:13:25::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-05-03.15:13:25::SCWPlatform::update - Opened existing hwdb top_simple_16
TRACE::2021-05-03.15:13:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-03.15:13:25::SCWMssOS::Saving the mss changes D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-03.15:13:25::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-05-03.15:13:25::SCWMssOS::Completed writemss as part of save.
TRACE::2021-05-03.15:13:25::SCWMssOS::Commit changes completed.
TRACE::2021-05-03.15:13:25::SCWMssOS::Completed hw sync for the mss in domain: zynq_fsbl
TRACE::2021-05-03.15:13:25::SCWMssOS::Removing the swdes entry for  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-03.15:13:25::SCWMssOS::Saving the mss changes D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-03.15:13:25::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-05-03.15:13:25::SCWMssOS::Completed writemss as part of save.
TRACE::2021-05-03.15:13:25::SCWMssOS::Commit changes completed.
TRACE::2021-05-03.15:13:25::SCWMssOS::Completed hw sync for the mss in domain: standalone_domain
TRACE::2021-05-03.15:13:25::SCWMssOS::Removing the swdes entry for  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-03.15:13:25::SCWPlatform::Trying to open the hw design at D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.15:13:25::SCWPlatform::DSA given D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.15:13:25::SCWPlatform::DSA absoulate path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.15:13:25::SCWPlatform::DSA directory D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw
TRACE::2021-05-03.15:13:25::SCWPlatform:: Platform Path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.15:13:25::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-05-03.15:13:25::SCWPlatform::Do not have an existing db opened. 
TRACE::2021-05-03.15:13:28::SCWPlatform::Opened new HwDB with name top_simple_17
TRACE::2021-05-03.15:13:28::SCWPlatform::Trying to open the hw design at D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.15:13:28::SCWPlatform::DSA given D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.15:13:28::SCWPlatform::DSA absoulate path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.15:13:28::SCWPlatform::DSA directory D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw
TRACE::2021-05-03.15:13:28::SCWPlatform:: Platform Path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.15:13:28::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-05-03.15:13:28::SCWPlatform::Trying to set the existing hwdb with name top_simple_17
TRACE::2021-05-03.15:13:28::SCWPlatform::Opened existing hwdb top_simple_17
TRACE::2021-05-03.15:13:28::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-03.15:13:28::SCWMssOS::Checking the sw design at  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-03.15:13:28::SCWMssOS::DEBUG:  swdes dump  
TRACE::2021-05-03.15:13:28::SCWMssOS::No sw design opened at  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-03.15:13:28::SCWMssOS::mss exists loading the mss file  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-03.15:13:28::SCWMssOS::Opened the sw design from mss  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-03.15:13:28::SCWMssOS::Adding the swdes entry D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2021-05-03.15:13:28::SCWMssOS::updating the scw layer about changes
TRACE::2021-05-03.15:13:28::SCWMssOS::Opened the sw design.  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-03.15:13:28::SCWMssOS::Saving the mss changes D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-03.15:13:28::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-05-03.15:13:28::SCWMssOS::Completed writemss as part of save.
TRACE::2021-05-03.15:13:28::SCWMssOS::Commit changes completed.
TRACE::2021-05-03.15:13:28::SCWMssOS::Saving the mss changes D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-03.15:13:28::SCWMssOS::Adding the swdes entry, mss present, able to open swdb D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2021-05-03.15:13:28::SCWMssOS::Writing the mss file completed D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-03.15:13:28::SCWMssOS::Commit changes completed.
TRACE::2021-05-03.15:13:28::SCWPlatform::Trying to open the hw design at D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.15:13:28::SCWPlatform::DSA given D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.15:13:28::SCWPlatform::DSA absoulate path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.15:13:28::SCWPlatform::DSA directory D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw
TRACE::2021-05-03.15:13:28::SCWPlatform:: Platform Path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.15:13:28::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-05-03.15:13:28::SCWPlatform::Trying to set the existing hwdb with name top_simple_17
TRACE::2021-05-03.15:13:28::SCWPlatform::Opened existing hwdb top_simple_17
TRACE::2021-05-03.15:13:28::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-03.15:13:28::SCWMssOS::Checking the sw design at  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-03.15:13:28::SCWMssOS::DEBUG:  swdes dump  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-05-03.15:13:28::SCWMssOS::Sw design exists and opened at  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-03.15:13:28::SCWPlatform::Trying to open the hw design at D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.15:13:28::SCWPlatform::DSA given D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.15:13:28::SCWPlatform::DSA absoulate path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.15:13:28::SCWPlatform::DSA directory D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw
TRACE::2021-05-03.15:13:28::SCWPlatform:: Platform Path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.15:13:28::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-05-03.15:13:28::SCWPlatform::Trying to set the existing hwdb with name top_simple_17
TRACE::2021-05-03.15:13:28::SCWPlatform::Opened existing hwdb top_simple_17
TRACE::2021-05-03.15:13:28::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-03.15:13:28::SCWMssOS::Checking the sw design at  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-03.15:13:28::SCWMssOS::DEBUG:  swdes dump  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-05-03.15:13:28::SCWMssOS::Sw design exists and opened at  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-03.15:13:28::SCWWriter::formatted JSON is {
	"platformName":	"simple_hw",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"simple_hw",
	"platHandOff":	"D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/top_simple.xsa",
	"platIntHandOff":	"<platformDir>/hw/top_simple.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"simple_hw",
	"systems":	[{
			"systemName":	"simple_hw",
			"systemDesc":	"simple_hw",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"simple_hw",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"3c0a30bf8dd8567f6f4993dd134ea95a",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"D:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"D:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"ba9b700ab38403a5570b4c2dd9dc39e7",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2021-05-03.15:13:29::SCWPlatform::Clearing the existing platform
TRACE::2021-05-03.15:13:29::SCWSystem::Clearing the existing sysconfig
TRACE::2021-05-03.15:13:29::SCWBDomain::clearing the fsbl build
TRACE::2021-05-03.15:13:29::SCWMssOS::Removing the swdes entry for  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-03.15:13:29::SCWMssOS::Removing the swdes entry for  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-03.15:13:29::SCWSystem::Clearing the domains completed.
TRACE::2021-05-03.15:13:29::SCWPlatform::Clearing the opened hw db.
TRACE::2021-05-03.15:13:29::SCWPlatform::DSA given D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.15:13:29::SCWPlatform::DSA absoulate path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.15:13:29::SCWPlatform:: Platform location is D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw
TRACE::2021-05-03.15:13:29::SCWPlatform:: Platform Path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.15:13:29::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-05-03.15:13:29::SCWPlatform::Removing the HwDB with name D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.15:13:29::SCWPlatform::Trying to open the hw design at D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.15:13:29::SCWPlatform::DSA given D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.15:13:29::SCWPlatform::DSA absoulate path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.15:13:29::SCWPlatform::DSA directory D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw
TRACE::2021-05-03.15:13:29::SCWPlatform:: Platform Path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.15:13:29::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-05-03.15:13:29::SCWPlatform::Do not have an existing db opened. 
TRACE::2021-05-03.15:13:33::SCWPlatform::Opened new HwDB with name top_simple_18
TRACE::2021-05-03.15:13:33::SCWReader::Active system found as  simple_hw
TRACE::2021-05-03.15:13:33::SCWReader::Handling sysconfig simple_hw
TRACE::2021-05-03.15:13:33::SCWDomain::checking for install qemu data   : 
TRACE::2021-05-03.15:13:33::SCWDomain:: Using the QEMU Data from install at  : D:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/
TRACE::2021-05-03.15:13:33::SCWDomain:: Using the QEMU args  from install at  : D:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2021-05-03.15:13:33::SCWPlatform::Trying to open the hw design at D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.15:13:33::SCWPlatform::DSA given D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.15:13:33::SCWPlatform::DSA absoulate path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.15:13:33::SCWPlatform::DSA directory D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw
TRACE::2021-05-03.15:13:33::SCWPlatform:: Platform Path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.15:13:33::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-05-03.15:13:33::SCWPlatform::Trying to set the existing hwdb with name top_simple_18
TRACE::2021-05-03.15:13:33::SCWPlatform::Opened existing hwdb top_simple_18
TRACE::2021-05-03.15:13:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-03.15:13:33::SCWPlatform::Trying to open the hw design at D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.15:13:33::SCWPlatform::DSA given D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.15:13:33::SCWPlatform::DSA absoulate path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.15:13:33::SCWPlatform::DSA directory D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw
TRACE::2021-05-03.15:13:33::SCWPlatform:: Platform Path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.15:13:33::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-05-03.15:13:33::SCWPlatform::Trying to set the existing hwdb with name top_simple_18
TRACE::2021-05-03.15:13:33::SCWPlatform::Opened existing hwdb top_simple_18
TRACE::2021-05-03.15:13:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-03.15:13:33::SCWPlatform::Trying to open the hw design at D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.15:13:33::SCWPlatform::DSA given D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.15:13:33::SCWPlatform::DSA absoulate path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.15:13:33::SCWPlatform::DSA directory D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw
TRACE::2021-05-03.15:13:33::SCWPlatform:: Platform Path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.15:13:33::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-05-03.15:13:33::SCWPlatform::Trying to set the existing hwdb with name top_simple_18
TRACE::2021-05-03.15:13:33::SCWPlatform::Opened existing hwdb top_simple_18
TRACE::2021-05-03.15:13:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-03.15:13:33::SCWReader::Boot application domain added for zynq_fsbl
TRACE::2021-05-03.15:13:33::SCWPlatform::Trying to open the hw design at D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.15:13:33::SCWPlatform::DSA given D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.15:13:33::SCWPlatform::DSA absoulate path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.15:13:33::SCWPlatform::DSA directory D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw
TRACE::2021-05-03.15:13:33::SCWPlatform:: Platform Path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.15:13:33::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-05-03.15:13:33::SCWPlatform::Trying to set the existing hwdb with name top_simple_18
TRACE::2021-05-03.15:13:33::SCWPlatform::Opened existing hwdb top_simple_18
TRACE::2021-05-03.15:13:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-03.15:13:33::SCWMssOS::Checking the sw design at  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-03.15:13:33::SCWMssOS::DEBUG:  swdes dump  
TRACE::2021-05-03.15:13:33::SCWMssOS::No sw design opened at  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-03.15:13:33::SCWMssOS::mss exists loading the mss file  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-03.15:13:33::SCWMssOS::Opened the sw design from mss  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-03.15:13:33::SCWMssOS::Adding the swdes entry D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2021-05-03.15:13:33::SCWMssOS::updating the scw layer about changes
TRACE::2021-05-03.15:13:33::SCWMssOS::Opened the sw design.  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-03.15:13:33::SCWPlatform::Trying to open the hw design at D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.15:13:33::SCWPlatform::DSA given D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.15:13:33::SCWPlatform::DSA absoulate path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.15:13:33::SCWPlatform::DSA directory D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw
TRACE::2021-05-03.15:13:33::SCWPlatform:: Platform Path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.15:13:33::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-05-03.15:13:33::SCWPlatform::Trying to set the existing hwdb with name top_simple_18
TRACE::2021-05-03.15:13:33::SCWPlatform::Opened existing hwdb top_simple_18
TRACE::2021-05-03.15:13:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-03.15:13:33::SCWMssOS::Checking the sw design at  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-03.15:13:33::SCWMssOS::DEBUG:  swdes dump  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-05-03.15:13:33::SCWMssOS::Sw design exists and opened at  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-03.15:13:33::SCWMssOS:: library already available in sw design:  xilffs:4.3
TRACE::2021-05-03.15:13:33::SCWPlatform::Trying to open the hw design at D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.15:13:33::SCWPlatform::DSA given D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.15:13:33::SCWPlatform::DSA absoulate path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.15:13:33::SCWPlatform::DSA directory D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw
TRACE::2021-05-03.15:13:33::SCWPlatform:: Platform Path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.15:13:33::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-05-03.15:13:33::SCWPlatform::Trying to set the existing hwdb with name top_simple_18
TRACE::2021-05-03.15:13:33::SCWPlatform::Opened existing hwdb top_simple_18
TRACE::2021-05-03.15:13:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-03.15:13:33::SCWMssOS::Checking the sw design at  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-03.15:13:33::SCWMssOS::DEBUG:  swdes dump  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-05-03.15:13:33::SCWMssOS::Sw design exists and opened at  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-03.15:13:33::SCWMssOS:: library already available in sw design:  xilrsa:1.6
TRACE::2021-05-03.15:13:33::SCWMssOS::Saving the mss changes D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-03.15:13:33::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-05-03.15:13:33::SCWMssOS::Completed writemss as part of save.
TRACE::2021-05-03.15:13:33::SCWMssOS::Commit changes completed.
TRACE::2021-05-03.15:13:33::SCWReader::Adding prebuilt librarypaths as   
TRACE::2021-05-03.15:13:33::SCWReader::Adding prebuilt incpaths  as   
TRACE::2021-05-03.15:13:33::SCWPlatform::Trying to open the hw design at D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.15:13:33::SCWPlatform::DSA given D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.15:13:33::SCWPlatform::DSA absoulate path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.15:13:33::SCWPlatform::DSA directory D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw
TRACE::2021-05-03.15:13:33::SCWPlatform:: Platform Path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.15:13:33::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-05-03.15:13:33::SCWPlatform::Trying to set the existing hwdb with name top_simple_18
TRACE::2021-05-03.15:13:33::SCWPlatform::Opened existing hwdb top_simple_18
TRACE::2021-05-03.15:13:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-03.15:13:33::SCWMssOS::Checking the sw design at  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-03.15:13:33::SCWMssOS::DEBUG:  swdes dump  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-05-03.15:13:33::SCWMssOS::Sw design exists and opened at  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-03.15:13:33::SCWReader::No isolation master present  
TRACE::2021-05-03.15:13:33::SCWDomain::checking for install qemu data   : 
TRACE::2021-05-03.15:13:33::SCWDomain:: Using the QEMU Data from install at  : D:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/
TRACE::2021-05-03.15:13:33::SCWDomain:: Using the QEMU args  from install at  : D:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2021-05-03.15:13:33::SCWPlatform::Trying to open the hw design at D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.15:13:33::SCWPlatform::DSA given D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.15:13:33::SCWPlatform::DSA absoulate path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.15:13:33::SCWPlatform::DSA directory D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw
TRACE::2021-05-03.15:13:33::SCWPlatform:: Platform Path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.15:13:33::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-05-03.15:13:33::SCWPlatform::Trying to set the existing hwdb with name top_simple_18
TRACE::2021-05-03.15:13:33::SCWPlatform::Opened existing hwdb top_simple_18
TRACE::2021-05-03.15:13:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-03.15:13:33::SCWPlatform::Trying to open the hw design at D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.15:13:33::SCWPlatform::DSA given D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.15:13:33::SCWPlatform::DSA absoulate path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.15:13:33::SCWPlatform::DSA directory D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw
TRACE::2021-05-03.15:13:33::SCWPlatform:: Platform Path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.15:13:33::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-05-03.15:13:33::SCWPlatform::Trying to set the existing hwdb with name top_simple_18
TRACE::2021-05-03.15:13:33::SCWPlatform::Opened existing hwdb top_simple_18
TRACE::2021-05-03.15:13:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-03.15:13:33::SCWPlatform::Trying to open the hw design at D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.15:13:33::SCWPlatform::DSA given D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.15:13:33::SCWPlatform::DSA absoulate path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.15:13:33::SCWPlatform::DSA directory D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw
TRACE::2021-05-03.15:13:33::SCWPlatform:: Platform Path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.15:13:33::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-05-03.15:13:33::SCWPlatform::Trying to set the existing hwdb with name top_simple_18
TRACE::2021-05-03.15:13:33::SCWPlatform::Opened existing hwdb top_simple_18
TRACE::2021-05-03.15:13:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-03.15:13:33::SCWMssOS::Checking the sw design at  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-03.15:13:33::SCWMssOS::DEBUG:  swdes dump  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-05-03.15:13:33::SCWMssOS::No sw design opened at  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-03.15:13:33::SCWMssOS::mss exists loading the mss file  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-03.15:13:33::SCWMssOS::Opened the sw design from mss  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-03.15:13:33::SCWMssOS::Adding the swdes entry D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2021-05-03.15:13:33::SCWMssOS::updating the scw layer about changes
TRACE::2021-05-03.15:13:33::SCWMssOS::Opened the sw design.  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-03.15:13:33::SCWPlatform::Trying to open the hw design at D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.15:13:33::SCWPlatform::DSA given D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.15:13:33::SCWPlatform::DSA absoulate path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.15:13:33::SCWPlatform::DSA directory D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw
TRACE::2021-05-03.15:13:33::SCWPlatform:: Platform Path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.15:13:33::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-05-03.15:13:33::SCWPlatform::Trying to set the existing hwdb with name top_simple_18
TRACE::2021-05-03.15:13:33::SCWPlatform::Opened existing hwdb top_simple_18
TRACE::2021-05-03.15:13:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-03.15:13:33::SCWMssOS::Checking the sw design at  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-03.15:13:33::SCWMssOS::DEBUG:  swdes dump  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-05-03.15:13:33::SCWMssOS::Sw design exists and opened at  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-03.15:13:33::SCWMssOS:: library already available in sw design:  xilffs:4.3
TRACE::2021-05-03.15:13:33::SCWMssOS::Saving the mss changes D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-03.15:13:33::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-05-03.15:13:33::SCWMssOS::Completed writemss as part of save.
TRACE::2021-05-03.15:13:33::SCWMssOS::Commit changes completed.
TRACE::2021-05-03.15:13:33::SCWReader::Adding prebuilt librarypaths as   
TRACE::2021-05-03.15:13:33::SCWReader::Adding prebuilt incpaths  as   
TRACE::2021-05-03.15:13:33::SCWPlatform::Trying to open the hw design at D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.15:13:33::SCWPlatform::DSA given D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.15:13:33::SCWPlatform::DSA absoulate path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.15:13:33::SCWPlatform::DSA directory D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw
TRACE::2021-05-03.15:13:33::SCWPlatform:: Platform Path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.15:13:33::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-05-03.15:13:33::SCWPlatform::Trying to set the existing hwdb with name top_simple_18
TRACE::2021-05-03.15:13:33::SCWPlatform::Opened existing hwdb top_simple_18
TRACE::2021-05-03.15:13:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-03.15:13:33::SCWMssOS::Checking the sw design at  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-03.15:13:33::SCWMssOS::DEBUG:  swdes dump  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-05-03.15:13:33::SCWMssOS::Sw design exists and opened at  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-03.15:13:33::SCWReader::No isolation master present  
LOG::2021-05-03.15:13:48::SCWPlatform::Started generating the artifacts platform simple_hw
TRACE::2021-05-03.15:13:48::SCWPlatform::Sanity checking of platform is completed
LOG::2021-05-03.15:13:48::SCWPlatform::Started generating the artifacts for system configuration simple_hw
LOG::2021-05-03.15:13:48::SCWSystem::Checking the domain zynq_fsbl
LOG::2021-05-03.15:13:48::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2021-05-03.15:13:48::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2021-05-03.15:13:48::SCWDomain::Skipping the build for domain :  zynq_fsbl
LOG::2021-05-03.15:13:48::SCWSystem::Checking the domain standalone_domain
LOG::2021-05-03.15:13:48::SCWSystem::Not a boot domain 
LOG::2021-05-03.15:13:48::SCWSystem::Started Processing the domain standalone_domain
TRACE::2021-05-03.15:13:48::SCWDomain::Generating domain artifcats
TRACE::2021-05-03.15:13:48::SCWMssOS::Generating standalone artifcats
TRACE::2021-05-03.15:13:48::SCWMssOS::Copying the qemu file from  D:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt To D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/export/simple_hw/sw/simple_hw/qemu/
TRACE::2021-05-03.15:13:48::SCWMssOS::Copying the qemu file from  D:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt To D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/export/simple_hw/sw/simple_hw/standalone_domain/qemu/
TRACE::2021-05-03.15:13:48::SCWMssOS:: Copying the user libraries. 
TRACE::2021-05-03.15:13:48::SCWPlatform::Trying to open the hw design at D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.15:13:48::SCWPlatform::DSA given D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.15:13:48::SCWPlatform::DSA absoulate path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.15:13:48::SCWPlatform::DSA directory D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw
TRACE::2021-05-03.15:13:48::SCWPlatform:: Platform Path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.15:13:48::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-05-03.15:13:48::SCWPlatform::Trying to set the existing hwdb with name top_simple_18
TRACE::2021-05-03.15:13:48::SCWPlatform::Opened existing hwdb top_simple_18
TRACE::2021-05-03.15:13:48::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-03.15:13:48::SCWMssOS::Checking the sw design at  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-03.15:13:48::SCWMssOS::DEBUG:  swdes dump  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-05-03.15:13:48::SCWMssOS::Sw design exists and opened at  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-03.15:13:48::SCWMssOS::Completed writing the mss file at D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2021-05-03.15:13:48::SCWMssOS::Mss edits present, copying mssfile into export location D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-03.15:13:48::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2021-05-03.15:13:48::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2021-05-03.15:13:48::SCWDomain::Skipping the build for domain :  standalone_domain
TRACE::2021-05-03.15:13:48::SCWMssOS::skipping the bsp build ... 
TRACE::2021-05-03.15:13:48::SCWMssOS::Copying to export directory.
TRACE::2021-05-03.15:13:48::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2021-05-03.15:13:48::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2021-05-03.15:13:48::SCWSystem::Completed Processing the domain standalone_domain
LOG::2021-05-03.15:13:48::SCWSystem::Completed Processing the sysconfig simple_hw
LOG::2021-05-03.15:13:48::SCWPlatform::Completed generating the artifacts for system configuration simple_hw
TRACE::2021-05-03.15:13:48::SCWPlatform::Started preparing the platform 
TRACE::2021-05-03.15:13:48::SCWSystem::Writing the bif file for system config simple_hw
TRACE::2021-05-03.15:13:48::SCWSystem::dir created 
TRACE::2021-05-03.15:13:48::SCWSystem::Writing the bif 
TRACE::2021-05-03.15:13:48::SCWPlatform::Started writing the spfm file 
TRACE::2021-05-03.15:13:48::SCWPlatform::Started writing the xpfm file 
TRACE::2021-05-03.15:13:48::SCWPlatform::Completed generating the platform
TRACE::2021-05-03.15:13:48::SCWMssOS::Saving the mss changes D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-03.15:13:48::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-05-03.15:13:48::SCWMssOS::Completed writemss as part of save.
TRACE::2021-05-03.15:13:48::SCWMssOS::Commit changes completed.
TRACE::2021-05-03.15:13:48::SCWMssOS::Saving the mss changes D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-03.15:13:48::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-05-03.15:13:48::SCWMssOS::Completed writemss as part of save.
TRACE::2021-05-03.15:13:48::SCWMssOS::Commit changes completed.
TRACE::2021-05-03.15:13:48::SCWPlatform::Trying to open the hw design at D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.15:13:48::SCWPlatform::DSA given D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.15:13:48::SCWPlatform::DSA absoulate path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.15:13:48::SCWPlatform::DSA directory D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw
TRACE::2021-05-03.15:13:48::SCWPlatform:: Platform Path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.15:13:48::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-05-03.15:13:48::SCWPlatform::Trying to set the existing hwdb with name top_simple_18
TRACE::2021-05-03.15:13:48::SCWPlatform::Opened existing hwdb top_simple_18
TRACE::2021-05-03.15:13:48::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-03.15:13:48::SCWMssOS::Checking the sw design at  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-03.15:13:48::SCWMssOS::DEBUG:  swdes dump  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-05-03.15:13:48::SCWMssOS::Sw design exists and opened at  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-03.15:13:48::SCWPlatform::Trying to open the hw design at D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.15:13:48::SCWPlatform::DSA given D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.15:13:48::SCWPlatform::DSA absoulate path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.15:13:48::SCWPlatform::DSA directory D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw
TRACE::2021-05-03.15:13:48::SCWPlatform:: Platform Path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.15:13:48::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-05-03.15:13:48::SCWPlatform::Trying to set the existing hwdb with name top_simple_18
TRACE::2021-05-03.15:13:48::SCWPlatform::Opened existing hwdb top_simple_18
TRACE::2021-05-03.15:13:48::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-03.15:13:48::SCWMssOS::Checking the sw design at  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-03.15:13:48::SCWMssOS::DEBUG:  swdes dump  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-05-03.15:13:48::SCWMssOS::Sw design exists and opened at  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-03.15:13:48::SCWWriter::formatted JSON is {
	"platformName":	"simple_hw",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"simple_hw",
	"platHandOff":	"D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/top_simple.xsa",
	"platIntHandOff":	"<platformDir>/hw/top_simple.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"simple_hw",
	"systems":	[{
			"systemName":	"simple_hw",
			"systemDesc":	"simple_hw",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"simple_hw",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"3c0a30bf8dd8567f6f4993dd134ea95a",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"D:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"D:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"ba9b700ab38403a5570b4c2dd9dc39e7",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2021-05-03.15:13:48::SCWPlatform::updated the xpfm file.
TRACE::2021-05-03.15:13:48::SCWPlatform::Trying to open the hw design at D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.15:13:48::SCWPlatform::DSA given D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.15:13:48::SCWPlatform::DSA absoulate path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.15:13:48::SCWPlatform::DSA directory D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw
TRACE::2021-05-03.15:13:48::SCWPlatform:: Platform Path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.15:13:48::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-05-03.15:13:48::SCWPlatform::Trying to set the existing hwdb with name top_simple_18
TRACE::2021-05-03.15:13:48::SCWPlatform::Opened existing hwdb top_simple_18
TRACE::2021-05-03.15:13:48::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-03.15:13:48::SCWMssOS::Checking the sw design at  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-03.15:13:48::SCWMssOS::DEBUG:  swdes dump  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-05-03.15:13:48::SCWMssOS::Sw design exists and opened at  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-03.15:17:47::SCWPlatform::Trying to open the hw design at D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.15:17:47::SCWPlatform::DSA given D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.15:17:47::SCWPlatform::DSA absoulate path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.15:17:47::SCWPlatform::DSA directory D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw
TRACE::2021-05-03.15:17:47::SCWPlatform:: Platform Path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.15:17:47::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-05-03.15:17:47::SCWPlatform::Trying to set the existing hwdb with name top_simple_18
TRACE::2021-05-03.15:17:47::SCWPlatform::Opened existing hwdb top_simple_18
TRACE::2021-05-03.15:17:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-03.15:17:47::SCWPlatform::DSA given D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/tempdsa/top_simple.xsa
TRACE::2021-05-03.15:17:47::SCWPlatform::DSA absoulate path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/tempdsa/top_simple.xsa
TRACE::2021-05-03.15:17:47::SCWPlatform:: Platform location is D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/tempdsa
TRACE::2021-05-03.15:17:47::SCWPlatform:: Platform Path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/tempdsa/top_simple.xsa
TRACE::2021-05-03.15:17:47::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-05-03.15:17:50::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-03.15:17:50::SCWMssOS::Doing hw sync for the mss in domain: zynq_fsbl
TRACE::2021-05-03.15:17:50::SCWPlatform::Trying to open the hw design at D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.15:17:50::SCWPlatform::DSA given D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.15:17:50::SCWPlatform::DSA absoulate path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.15:17:50::SCWPlatform::DSA directory D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw
TRACE::2021-05-03.15:17:50::SCWPlatform:: Platform Path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.15:17:50::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-05-03.15:17:50::SCWPlatform::Trying to set the existing hwdb with name top_simple_18
TRACE::2021-05-03.15:17:50::SCWPlatform::Opened existing hwdb top_simple_18
TRACE::2021-05-03.15:17:50::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-03.15:17:50::SCWPlatform::Trying to open the hw design at D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.15:17:50::SCWPlatform::DSA given D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.15:17:50::SCWPlatform::DSA absoulate path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.15:17:50::SCWPlatform::DSA directory D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw
TRACE::2021-05-03.15:17:50::SCWPlatform:: Platform Path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.15:17:50::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-05-03.15:17:50::SCWPlatform::Trying to set the existing hwdb with name top_simple_18
TRACE::2021-05-03.15:17:50::SCWPlatform::Opened existing hwdb top_simple_18
TRACE::2021-05-03.15:17:50::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-03.15:17:50::SCWMssOS::Checking the sw design at  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-03.15:17:50::SCWMssOS::DEBUG:  swdes dump  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-05-03.15:17:50::SCWMssOS::Sw design exists and opened at  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-03.15:17:50::SCWPlatform::Trying to open the hw design at D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/tempdsa/top_simple.xsa
TRACE::2021-05-03.15:17:50::SCWPlatform::DSA given D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/tempdsa/top_simple.xsa
TRACE::2021-05-03.15:17:50::SCWPlatform::DSA absoulate path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/tempdsa/top_simple.xsa
TRACE::2021-05-03.15:17:50::SCWPlatform::DSA directory D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/tempdsa
TRACE::2021-05-03.15:17:50::SCWPlatform:: Platform Path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/tempdsa/top_simple.xsa
TRACE::2021-05-03.15:17:50::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-05-03.15:17:50::SCWPlatform::update - Opened existing hwdb top_simple_19
TRACE::2021-05-03.15:17:50::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-03.15:17:50::SCWMssOS::Doing hw sync for the mss in domain: standalone_domain
TRACE::2021-05-03.15:17:50::SCWPlatform::Trying to open the hw design at D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.15:17:50::SCWPlatform::DSA given D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.15:17:50::SCWPlatform::DSA absoulate path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.15:17:50::SCWPlatform::DSA directory D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw
TRACE::2021-05-03.15:17:50::SCWPlatform:: Platform Path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.15:17:50::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-05-03.15:17:50::SCWPlatform::Trying to set the existing hwdb with name top_simple_18
TRACE::2021-05-03.15:17:50::SCWPlatform::Opened existing hwdb top_simple_18
TRACE::2021-05-03.15:17:50::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-03.15:17:50::SCWPlatform::Trying to open the hw design at D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.15:17:50::SCWPlatform::DSA given D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.15:17:50::SCWPlatform::DSA absoulate path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.15:17:50::SCWPlatform::DSA directory D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw
TRACE::2021-05-03.15:17:50::SCWPlatform:: Platform Path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.15:17:50::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-05-03.15:17:50::SCWPlatform::Trying to set the existing hwdb with name top_simple_18
TRACE::2021-05-03.15:17:50::SCWPlatform::Opened existing hwdb top_simple_18
TRACE::2021-05-03.15:17:50::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-03.15:17:50::SCWMssOS::Checking the sw design at  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-03.15:17:50::SCWMssOS::DEBUG:  swdes dump  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-05-03.15:17:50::SCWMssOS::Sw design exists and opened at  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-03.15:17:50::SCWPlatform::Trying to open the hw design at D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/tempdsa/top_simple.xsa
TRACE::2021-05-03.15:17:50::SCWPlatform::DSA given D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/tempdsa/top_simple.xsa
TRACE::2021-05-03.15:17:50::SCWPlatform::DSA absoulate path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/tempdsa/top_simple.xsa
TRACE::2021-05-03.15:17:50::SCWPlatform::DSA directory D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/tempdsa
TRACE::2021-05-03.15:17:50::SCWPlatform:: Platform Path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/tempdsa/top_simple.xsa
TRACE::2021-05-03.15:17:50::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-05-03.15:17:50::SCWPlatform::update - Opened existing hwdb top_simple_19
TRACE::2021-05-03.15:17:50::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-03.15:17:50::SCWMssOS::Saving the mss changes D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-03.15:17:50::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-05-03.15:17:50::SCWMssOS::Completed writemss as part of save.
TRACE::2021-05-03.15:17:50::SCWMssOS::Commit changes completed.
TRACE::2021-05-03.15:17:50::SCWMssOS::Completed hw sync for the mss in domain: zynq_fsbl
TRACE::2021-05-03.15:17:50::SCWMssOS::Removing the swdes entry for  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-03.15:17:50::SCWMssOS::Saving the mss changes D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-03.15:17:50::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-05-03.15:17:50::SCWMssOS::Completed writemss as part of save.
TRACE::2021-05-03.15:17:50::SCWMssOS::Commit changes completed.
TRACE::2021-05-03.15:17:50::SCWMssOS::Completed hw sync for the mss in domain: standalone_domain
TRACE::2021-05-03.15:17:50::SCWMssOS::Removing the swdes entry for  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-03.15:17:50::SCWPlatform::Trying to open the hw design at D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.15:17:50::SCWPlatform::DSA given D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.15:17:50::SCWPlatform::DSA absoulate path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.15:17:50::SCWPlatform::DSA directory D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw
TRACE::2021-05-03.15:17:50::SCWPlatform:: Platform Path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.15:17:50::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-05-03.15:17:50::SCWPlatform::Do not have an existing db opened. 
TRACE::2021-05-03.15:17:54::SCWPlatform::Opened new HwDB with name top_simple_20
TRACE::2021-05-03.15:17:54::SCWPlatform::Trying to open the hw design at D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.15:17:54::SCWPlatform::DSA given D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.15:17:54::SCWPlatform::DSA absoulate path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.15:17:54::SCWPlatform::DSA directory D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw
TRACE::2021-05-03.15:17:54::SCWPlatform:: Platform Path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.15:17:54::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-05-03.15:17:54::SCWPlatform::Trying to set the existing hwdb with name top_simple_20
TRACE::2021-05-03.15:17:54::SCWPlatform::Opened existing hwdb top_simple_20
TRACE::2021-05-03.15:17:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-03.15:17:54::SCWMssOS::Checking the sw design at  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-03.15:17:54::SCWMssOS::DEBUG:  swdes dump  
TRACE::2021-05-03.15:17:54::SCWMssOS::No sw design opened at  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-03.15:17:54::SCWMssOS::mss exists loading the mss file  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-03.15:17:54::SCWMssOS::Opened the sw design from mss  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-03.15:17:54::SCWMssOS::Adding the swdes entry D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2021-05-03.15:17:54::SCWMssOS::updating the scw layer about changes
TRACE::2021-05-03.15:17:54::SCWMssOS::Opened the sw design.  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-03.15:17:54::SCWMssOS::Saving the mss changes D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-03.15:17:54::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-05-03.15:17:54::SCWMssOS::Completed writemss as part of save.
TRACE::2021-05-03.15:17:54::SCWMssOS::Commit changes completed.
TRACE::2021-05-03.15:17:54::SCWMssOS::Saving the mss changes D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-03.15:17:54::SCWMssOS::Adding the swdes entry, mss present, able to open swdb D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2021-05-03.15:17:54::SCWMssOS::Writing the mss file completed D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-03.15:17:54::SCWMssOS::Commit changes completed.
TRACE::2021-05-03.15:17:54::SCWPlatform::Trying to open the hw design at D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.15:17:54::SCWPlatform::DSA given D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.15:17:54::SCWPlatform::DSA absoulate path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.15:17:54::SCWPlatform::DSA directory D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw
TRACE::2021-05-03.15:17:54::SCWPlatform:: Platform Path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.15:17:54::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-05-03.15:17:54::SCWPlatform::Trying to set the existing hwdb with name top_simple_20
TRACE::2021-05-03.15:17:54::SCWPlatform::Opened existing hwdb top_simple_20
TRACE::2021-05-03.15:17:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-03.15:17:54::SCWMssOS::Checking the sw design at  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-03.15:17:54::SCWMssOS::DEBUG:  swdes dump  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-05-03.15:17:54::SCWMssOS::Sw design exists and opened at  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-03.15:17:54::SCWPlatform::Trying to open the hw design at D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.15:17:54::SCWPlatform::DSA given D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.15:17:54::SCWPlatform::DSA absoulate path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.15:17:54::SCWPlatform::DSA directory D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw
TRACE::2021-05-03.15:17:54::SCWPlatform:: Platform Path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.15:17:54::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-05-03.15:17:54::SCWPlatform::Trying to set the existing hwdb with name top_simple_20
TRACE::2021-05-03.15:17:54::SCWPlatform::Opened existing hwdb top_simple_20
TRACE::2021-05-03.15:17:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-03.15:17:54::SCWMssOS::Checking the sw design at  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-03.15:17:54::SCWMssOS::DEBUG:  swdes dump  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-05-03.15:17:54::SCWMssOS::Sw design exists and opened at  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-03.15:17:54::SCWWriter::formatted JSON is {
	"platformName":	"simple_hw",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"simple_hw",
	"platHandOff":	"D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/top_simple.xsa",
	"platIntHandOff":	"<platformDir>/hw/top_simple.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"simple_hw",
	"systems":	[{
			"systemName":	"simple_hw",
			"systemDesc":	"simple_hw",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"simple_hw",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"3c0a30bf8dd8567f6f4993dd134ea95a",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"D:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"D:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"ba9b700ab38403a5570b4c2dd9dc39e7",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2021-05-03.15:17:55::SCWPlatform::Clearing the existing platform
TRACE::2021-05-03.15:17:55::SCWSystem::Clearing the existing sysconfig
TRACE::2021-05-03.15:17:55::SCWBDomain::clearing the fsbl build
TRACE::2021-05-03.15:17:55::SCWMssOS::Removing the swdes entry for  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-03.15:17:55::SCWMssOS::Removing the swdes entry for  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-03.15:17:55::SCWSystem::Clearing the domains completed.
TRACE::2021-05-03.15:17:55::SCWPlatform::Clearing the opened hw db.
TRACE::2021-05-03.15:17:55::SCWPlatform::DSA given D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.15:17:55::SCWPlatform::DSA absoulate path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.15:17:55::SCWPlatform:: Platform location is D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw
TRACE::2021-05-03.15:17:55::SCWPlatform:: Platform Path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.15:17:55::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-05-03.15:17:55::SCWPlatform::Removing the HwDB with name D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.15:17:55::SCWPlatform::Trying to open the hw design at D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.15:17:55::SCWPlatform::DSA given D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.15:17:55::SCWPlatform::DSA absoulate path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.15:17:55::SCWPlatform::DSA directory D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw
TRACE::2021-05-03.15:17:55::SCWPlatform:: Platform Path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.15:17:55::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-05-03.15:17:55::SCWPlatform::Do not have an existing db opened. 
TRACE::2021-05-03.15:17:58::SCWPlatform::Opened new HwDB with name top_simple_21
TRACE::2021-05-03.15:17:58::SCWReader::Active system found as  simple_hw
TRACE::2021-05-03.15:17:58::SCWReader::Handling sysconfig simple_hw
TRACE::2021-05-03.15:17:58::SCWDomain::checking for install qemu data   : 
TRACE::2021-05-03.15:17:58::SCWDomain:: Using the QEMU Data from install at  : D:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/
TRACE::2021-05-03.15:17:58::SCWDomain:: Using the QEMU args  from install at  : D:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2021-05-03.15:17:58::SCWPlatform::Trying to open the hw design at D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.15:17:58::SCWPlatform::DSA given D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.15:17:58::SCWPlatform::DSA absoulate path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.15:17:58::SCWPlatform::DSA directory D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw
TRACE::2021-05-03.15:17:58::SCWPlatform:: Platform Path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.15:17:58::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-05-03.15:17:58::SCWPlatform::Trying to set the existing hwdb with name top_simple_21
TRACE::2021-05-03.15:17:58::SCWPlatform::Opened existing hwdb top_simple_21
TRACE::2021-05-03.15:17:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-03.15:17:58::SCWPlatform::Trying to open the hw design at D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.15:17:58::SCWPlatform::DSA given D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.15:17:58::SCWPlatform::DSA absoulate path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.15:17:58::SCWPlatform::DSA directory D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw
TRACE::2021-05-03.15:17:58::SCWPlatform:: Platform Path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.15:17:58::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-05-03.15:17:58::SCWPlatform::Trying to set the existing hwdb with name top_simple_21
TRACE::2021-05-03.15:17:58::SCWPlatform::Opened existing hwdb top_simple_21
TRACE::2021-05-03.15:17:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-03.15:17:58::SCWPlatform::Trying to open the hw design at D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.15:17:58::SCWPlatform::DSA given D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.15:17:58::SCWPlatform::DSA absoulate path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.15:17:58::SCWPlatform::DSA directory D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw
TRACE::2021-05-03.15:17:58::SCWPlatform:: Platform Path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.15:17:58::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-05-03.15:17:58::SCWPlatform::Trying to set the existing hwdb with name top_simple_21
TRACE::2021-05-03.15:17:58::SCWPlatform::Opened existing hwdb top_simple_21
TRACE::2021-05-03.15:17:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-03.15:17:58::SCWReader::Boot application domain added for zynq_fsbl
TRACE::2021-05-03.15:17:58::SCWPlatform::Trying to open the hw design at D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.15:17:58::SCWPlatform::DSA given D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.15:17:58::SCWPlatform::DSA absoulate path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.15:17:58::SCWPlatform::DSA directory D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw
TRACE::2021-05-03.15:17:58::SCWPlatform:: Platform Path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.15:17:58::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-05-03.15:17:58::SCWPlatform::Trying to set the existing hwdb with name top_simple_21
TRACE::2021-05-03.15:17:58::SCWPlatform::Opened existing hwdb top_simple_21
TRACE::2021-05-03.15:17:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-03.15:17:58::SCWMssOS::Checking the sw design at  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-03.15:17:58::SCWMssOS::DEBUG:  swdes dump  
TRACE::2021-05-03.15:17:58::SCWMssOS::No sw design opened at  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-03.15:17:58::SCWMssOS::mss exists loading the mss file  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-03.15:17:58::SCWMssOS::Opened the sw design from mss  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-03.15:17:58::SCWMssOS::Adding the swdes entry D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2021-05-03.15:17:58::SCWMssOS::updating the scw layer about changes
TRACE::2021-05-03.15:17:58::SCWMssOS::Opened the sw design.  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-03.15:17:58::SCWPlatform::Trying to open the hw design at D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.15:17:58::SCWPlatform::DSA given D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.15:17:58::SCWPlatform::DSA absoulate path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.15:17:58::SCWPlatform::DSA directory D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw
TRACE::2021-05-03.15:17:58::SCWPlatform:: Platform Path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.15:17:58::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-05-03.15:17:58::SCWPlatform::Trying to set the existing hwdb with name top_simple_21
TRACE::2021-05-03.15:17:58::SCWPlatform::Opened existing hwdb top_simple_21
TRACE::2021-05-03.15:17:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-03.15:17:58::SCWMssOS::Checking the sw design at  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-03.15:17:58::SCWMssOS::DEBUG:  swdes dump  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-05-03.15:17:58::SCWMssOS::Sw design exists and opened at  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-03.15:17:58::SCWMssOS:: library already available in sw design:  xilffs:4.3
TRACE::2021-05-03.15:17:58::SCWPlatform::Trying to open the hw design at D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.15:17:58::SCWPlatform::DSA given D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.15:17:58::SCWPlatform::DSA absoulate path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.15:17:58::SCWPlatform::DSA directory D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw
TRACE::2021-05-03.15:17:58::SCWPlatform:: Platform Path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.15:17:58::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-05-03.15:17:58::SCWPlatform::Trying to set the existing hwdb with name top_simple_21
TRACE::2021-05-03.15:17:58::SCWPlatform::Opened existing hwdb top_simple_21
TRACE::2021-05-03.15:17:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-03.15:17:58::SCWMssOS::Checking the sw design at  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-03.15:17:58::SCWMssOS::DEBUG:  swdes dump  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-05-03.15:17:58::SCWMssOS::Sw design exists and opened at  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-03.15:17:58::SCWMssOS:: library already available in sw design:  xilrsa:1.6
TRACE::2021-05-03.15:17:58::SCWMssOS::Saving the mss changes D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-03.15:17:58::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-05-03.15:17:58::SCWMssOS::Completed writemss as part of save.
TRACE::2021-05-03.15:17:58::SCWMssOS::Commit changes completed.
TRACE::2021-05-03.15:17:58::SCWReader::Adding prebuilt librarypaths as   
TRACE::2021-05-03.15:17:58::SCWReader::Adding prebuilt incpaths  as   
TRACE::2021-05-03.15:17:58::SCWPlatform::Trying to open the hw design at D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.15:17:58::SCWPlatform::DSA given D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.15:17:58::SCWPlatform::DSA absoulate path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.15:17:58::SCWPlatform::DSA directory D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw
TRACE::2021-05-03.15:17:58::SCWPlatform:: Platform Path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.15:17:58::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-05-03.15:17:58::SCWPlatform::Trying to set the existing hwdb with name top_simple_21
TRACE::2021-05-03.15:17:58::SCWPlatform::Opened existing hwdb top_simple_21
TRACE::2021-05-03.15:17:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-03.15:17:58::SCWMssOS::Checking the sw design at  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-03.15:17:58::SCWMssOS::DEBUG:  swdes dump  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-05-03.15:17:58::SCWMssOS::Sw design exists and opened at  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-03.15:17:58::SCWReader::No isolation master present  
TRACE::2021-05-03.15:17:58::SCWDomain::checking for install qemu data   : 
TRACE::2021-05-03.15:17:58::SCWDomain:: Using the QEMU Data from install at  : D:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/
TRACE::2021-05-03.15:17:58::SCWDomain:: Using the QEMU args  from install at  : D:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2021-05-03.15:17:58::SCWPlatform::Trying to open the hw design at D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.15:17:58::SCWPlatform::DSA given D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.15:17:58::SCWPlatform::DSA absoulate path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.15:17:58::SCWPlatform::DSA directory D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw
TRACE::2021-05-03.15:17:58::SCWPlatform:: Platform Path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.15:17:58::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-05-03.15:17:58::SCWPlatform::Trying to set the existing hwdb with name top_simple_21
TRACE::2021-05-03.15:17:58::SCWPlatform::Opened existing hwdb top_simple_21
TRACE::2021-05-03.15:17:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-03.15:17:58::SCWPlatform::Trying to open the hw design at D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.15:17:58::SCWPlatform::DSA given D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.15:17:58::SCWPlatform::DSA absoulate path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.15:17:58::SCWPlatform::DSA directory D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw
TRACE::2021-05-03.15:17:58::SCWPlatform:: Platform Path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.15:17:58::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-05-03.15:17:58::SCWPlatform::Trying to set the existing hwdb with name top_simple_21
TRACE::2021-05-03.15:17:58::SCWPlatform::Opened existing hwdb top_simple_21
TRACE::2021-05-03.15:17:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-03.15:17:58::SCWPlatform::Trying to open the hw design at D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.15:17:58::SCWPlatform::DSA given D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.15:17:58::SCWPlatform::DSA absoulate path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.15:17:58::SCWPlatform::DSA directory D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw
TRACE::2021-05-03.15:17:58::SCWPlatform:: Platform Path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.15:17:58::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-05-03.15:17:58::SCWPlatform::Trying to set the existing hwdb with name top_simple_21
TRACE::2021-05-03.15:17:58::SCWPlatform::Opened existing hwdb top_simple_21
TRACE::2021-05-03.15:17:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-03.15:17:58::SCWMssOS::Checking the sw design at  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-03.15:17:58::SCWMssOS::DEBUG:  swdes dump  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-05-03.15:17:58::SCWMssOS::No sw design opened at  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-03.15:17:58::SCWMssOS::mss exists loading the mss file  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-03.15:17:58::SCWMssOS::Opened the sw design from mss  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-03.15:17:58::SCWMssOS::Adding the swdes entry D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2021-05-03.15:17:58::SCWMssOS::updating the scw layer about changes
TRACE::2021-05-03.15:17:58::SCWMssOS::Opened the sw design.  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-03.15:17:58::SCWPlatform::Trying to open the hw design at D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.15:17:58::SCWPlatform::DSA given D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.15:17:58::SCWPlatform::DSA absoulate path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.15:17:58::SCWPlatform::DSA directory D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw
TRACE::2021-05-03.15:17:58::SCWPlatform:: Platform Path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.15:17:58::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-05-03.15:17:58::SCWPlatform::Trying to set the existing hwdb with name top_simple_21
TRACE::2021-05-03.15:17:58::SCWPlatform::Opened existing hwdb top_simple_21
TRACE::2021-05-03.15:17:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-03.15:17:58::SCWMssOS::Checking the sw design at  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-03.15:17:58::SCWMssOS::DEBUG:  swdes dump  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-05-03.15:17:58::SCWMssOS::Sw design exists and opened at  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-03.15:17:58::SCWMssOS:: library already available in sw design:  xilffs:4.3
TRACE::2021-05-03.15:17:58::SCWMssOS::Saving the mss changes D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-03.15:17:58::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-05-03.15:17:58::SCWMssOS::Completed writemss as part of save.
TRACE::2021-05-03.15:17:58::SCWMssOS::Commit changes completed.
TRACE::2021-05-03.15:17:58::SCWReader::Adding prebuilt librarypaths as   
TRACE::2021-05-03.15:17:58::SCWReader::Adding prebuilt incpaths  as   
TRACE::2021-05-03.15:17:58::SCWPlatform::Trying to open the hw design at D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.15:17:58::SCWPlatform::DSA given D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.15:17:58::SCWPlatform::DSA absoulate path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.15:17:58::SCWPlatform::DSA directory D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw
TRACE::2021-05-03.15:17:58::SCWPlatform:: Platform Path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.15:17:58::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-05-03.15:17:58::SCWPlatform::Trying to set the existing hwdb with name top_simple_21
TRACE::2021-05-03.15:17:58::SCWPlatform::Opened existing hwdb top_simple_21
TRACE::2021-05-03.15:17:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-03.15:17:58::SCWMssOS::Checking the sw design at  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-03.15:17:58::SCWMssOS::DEBUG:  swdes dump  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-05-03.15:17:58::SCWMssOS::Sw design exists and opened at  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-03.15:17:58::SCWReader::No isolation master present  
LOG::2021-05-03.15:18:03::SCWPlatform::Started generating the artifacts platform simple_hw
TRACE::2021-05-03.15:18:03::SCWPlatform::Sanity checking of platform is completed
LOG::2021-05-03.15:18:03::SCWPlatform::Started generating the artifacts for system configuration simple_hw
LOG::2021-05-03.15:18:03::SCWSystem::Checking the domain zynq_fsbl
LOG::2021-05-03.15:18:03::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2021-05-03.15:18:03::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2021-05-03.15:18:03::SCWDomain::Skipping the build for domain :  zynq_fsbl
LOG::2021-05-03.15:18:03::SCWSystem::Checking the domain standalone_domain
LOG::2021-05-03.15:18:03::SCWSystem::Not a boot domain 
LOG::2021-05-03.15:18:03::SCWSystem::Started Processing the domain standalone_domain
TRACE::2021-05-03.15:18:03::SCWDomain::Generating domain artifcats
TRACE::2021-05-03.15:18:03::SCWMssOS::Generating standalone artifcats
TRACE::2021-05-03.15:18:03::SCWMssOS::Copying the qemu file from  D:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt To D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/export/simple_hw/sw/simple_hw/qemu/
TRACE::2021-05-03.15:18:03::SCWMssOS::Copying the qemu file from  D:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt To D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/export/simple_hw/sw/simple_hw/standalone_domain/qemu/
TRACE::2021-05-03.15:18:03::SCWMssOS:: Copying the user libraries. 
TRACE::2021-05-03.15:18:03::SCWPlatform::Trying to open the hw design at D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.15:18:03::SCWPlatform::DSA given D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.15:18:03::SCWPlatform::DSA absoulate path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.15:18:03::SCWPlatform::DSA directory D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw
TRACE::2021-05-03.15:18:03::SCWPlatform:: Platform Path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.15:18:03::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-05-03.15:18:03::SCWPlatform::Trying to set the existing hwdb with name top_simple_21
TRACE::2021-05-03.15:18:03::SCWPlatform::Opened existing hwdb top_simple_21
TRACE::2021-05-03.15:18:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-03.15:18:03::SCWMssOS::Checking the sw design at  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-03.15:18:03::SCWMssOS::DEBUG:  swdes dump  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-05-03.15:18:03::SCWMssOS::Sw design exists and opened at  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-03.15:18:03::SCWMssOS::Completed writing the mss file at D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2021-05-03.15:18:03::SCWMssOS::Mss edits present, copying mssfile into export location D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-03.15:18:03::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2021-05-03.15:18:03::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2021-05-03.15:18:03::SCWDomain::Skipping the build for domain :  standalone_domain
TRACE::2021-05-03.15:18:03::SCWMssOS::skipping the bsp build ... 
TRACE::2021-05-03.15:18:03::SCWMssOS::Copying to export directory.
TRACE::2021-05-03.15:18:03::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2021-05-03.15:18:03::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2021-05-03.15:18:03::SCWSystem::Completed Processing the domain standalone_domain
LOG::2021-05-03.15:18:03::SCWSystem::Completed Processing the sysconfig simple_hw
LOG::2021-05-03.15:18:03::SCWPlatform::Completed generating the artifacts for system configuration simple_hw
TRACE::2021-05-03.15:18:03::SCWPlatform::Started preparing the platform 
TRACE::2021-05-03.15:18:03::SCWSystem::Writing the bif file for system config simple_hw
TRACE::2021-05-03.15:18:03::SCWSystem::dir created 
TRACE::2021-05-03.15:18:03::SCWSystem::Writing the bif 
TRACE::2021-05-03.15:18:03::SCWPlatform::Started writing the spfm file 
TRACE::2021-05-03.15:18:03::SCWPlatform::Started writing the xpfm file 
TRACE::2021-05-03.15:18:03::SCWPlatform::Completed generating the platform
TRACE::2021-05-03.15:18:03::SCWMssOS::Saving the mss changes D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-03.15:18:03::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-05-03.15:18:03::SCWMssOS::Completed writemss as part of save.
TRACE::2021-05-03.15:18:03::SCWMssOS::Commit changes completed.
TRACE::2021-05-03.15:18:03::SCWMssOS::Saving the mss changes D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-03.15:18:03::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-05-03.15:18:03::SCWMssOS::Completed writemss as part of save.
TRACE::2021-05-03.15:18:03::SCWMssOS::Commit changes completed.
TRACE::2021-05-03.15:18:03::SCWPlatform::Trying to open the hw design at D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.15:18:03::SCWPlatform::DSA given D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.15:18:03::SCWPlatform::DSA absoulate path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.15:18:03::SCWPlatform::DSA directory D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw
TRACE::2021-05-03.15:18:03::SCWPlatform:: Platform Path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.15:18:03::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-05-03.15:18:03::SCWPlatform::Trying to set the existing hwdb with name top_simple_21
TRACE::2021-05-03.15:18:03::SCWPlatform::Opened existing hwdb top_simple_21
TRACE::2021-05-03.15:18:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-03.15:18:03::SCWMssOS::Checking the sw design at  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-03.15:18:03::SCWMssOS::DEBUG:  swdes dump  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-05-03.15:18:03::SCWMssOS::Sw design exists and opened at  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-03.15:18:03::SCWPlatform::Trying to open the hw design at D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.15:18:03::SCWPlatform::DSA given D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.15:18:03::SCWPlatform::DSA absoulate path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.15:18:03::SCWPlatform::DSA directory D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw
TRACE::2021-05-03.15:18:03::SCWPlatform:: Platform Path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.15:18:03::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-05-03.15:18:03::SCWPlatform::Trying to set the existing hwdb with name top_simple_21
TRACE::2021-05-03.15:18:03::SCWPlatform::Opened existing hwdb top_simple_21
TRACE::2021-05-03.15:18:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-03.15:18:03::SCWMssOS::Checking the sw design at  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-03.15:18:03::SCWMssOS::DEBUG:  swdes dump  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-05-03.15:18:03::SCWMssOS::Sw design exists and opened at  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-03.15:18:03::SCWWriter::formatted JSON is {
	"platformName":	"simple_hw",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"simple_hw",
	"platHandOff":	"D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/top_simple.xsa",
	"platIntHandOff":	"<platformDir>/hw/top_simple.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"simple_hw",
	"systems":	[{
			"systemName":	"simple_hw",
			"systemDesc":	"simple_hw",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"simple_hw",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"3c0a30bf8dd8567f6f4993dd134ea95a",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"D:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"D:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"ba9b700ab38403a5570b4c2dd9dc39e7",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2021-05-03.15:18:03::SCWPlatform::updated the xpfm file.
TRACE::2021-05-03.15:18:03::SCWPlatform::Trying to open the hw design at D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.15:18:03::SCWPlatform::DSA given D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.15:18:03::SCWPlatform::DSA absoulate path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.15:18:03::SCWPlatform::DSA directory D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw
TRACE::2021-05-03.15:18:03::SCWPlatform:: Platform Path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.15:18:03::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-05-03.15:18:03::SCWPlatform::Trying to set the existing hwdb with name top_simple_21
TRACE::2021-05-03.15:18:03::SCWPlatform::Opened existing hwdb top_simple_21
TRACE::2021-05-03.15:18:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-03.15:18:03::SCWMssOS::Checking the sw design at  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-03.15:18:03::SCWMssOS::DEBUG:  swdes dump  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-05-03.15:18:03::SCWMssOS::Sw design exists and opened at  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-03.16:37:03::SCWPlatform::Trying to open the hw design at D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.16:37:03::SCWPlatform::DSA given D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.16:37:03::SCWPlatform::DSA absoulate path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.16:37:03::SCWPlatform::DSA directory D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw
TRACE::2021-05-03.16:37:03::SCWPlatform:: Platform Path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.16:37:03::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-05-03.16:37:03::SCWPlatform::Trying to set the existing hwdb with name top_simple_21
TRACE::2021-05-03.16:37:03::SCWPlatform::Opened existing hwdb top_simple_21
TRACE::2021-05-03.16:37:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-03.16:37:04::SCWPlatform::DSA given D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/tempdsa/top_simple.xsa
TRACE::2021-05-03.16:37:04::SCWPlatform::DSA absoulate path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/tempdsa/top_simple.xsa
TRACE::2021-05-03.16:37:04::SCWPlatform:: Platform location is D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/tempdsa
TRACE::2021-05-03.16:37:04::SCWPlatform:: Platform Path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/tempdsa/top_simple.xsa
TRACE::2021-05-03.16:37:04::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-05-03.16:37:07::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-03.16:37:07::SCWMssOS::Doing hw sync for the mss in domain: zynq_fsbl
TRACE::2021-05-03.16:37:07::SCWPlatform::Trying to open the hw design at D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.16:37:07::SCWPlatform::DSA given D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.16:37:07::SCWPlatform::DSA absoulate path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.16:37:07::SCWPlatform::DSA directory D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw
TRACE::2021-05-03.16:37:07::SCWPlatform:: Platform Path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.16:37:07::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-05-03.16:37:07::SCWPlatform::Trying to set the existing hwdb with name top_simple_21
TRACE::2021-05-03.16:37:07::SCWPlatform::Opened existing hwdb top_simple_21
TRACE::2021-05-03.16:37:07::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-03.16:37:07::SCWPlatform::Trying to open the hw design at D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.16:37:07::SCWPlatform::DSA given D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.16:37:07::SCWPlatform::DSA absoulate path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.16:37:07::SCWPlatform::DSA directory D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw
TRACE::2021-05-03.16:37:07::SCWPlatform:: Platform Path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.16:37:07::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-05-03.16:37:07::SCWPlatform::Trying to set the existing hwdb with name top_simple_21
TRACE::2021-05-03.16:37:07::SCWPlatform::Opened existing hwdb top_simple_21
TRACE::2021-05-03.16:37:07::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-03.16:37:07::SCWMssOS::Checking the sw design at  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-03.16:37:07::SCWMssOS::DEBUG:  swdes dump  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-05-03.16:37:07::SCWMssOS::Sw design exists and opened at  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-03.16:37:07::SCWPlatform::Trying to open the hw design at D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/tempdsa/top_simple.xsa
TRACE::2021-05-03.16:37:07::SCWPlatform::DSA given D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/tempdsa/top_simple.xsa
TRACE::2021-05-03.16:37:07::SCWPlatform::DSA absoulate path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/tempdsa/top_simple.xsa
TRACE::2021-05-03.16:37:07::SCWPlatform::DSA directory D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/tempdsa
TRACE::2021-05-03.16:37:07::SCWPlatform:: Platform Path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/tempdsa/top_simple.xsa
TRACE::2021-05-03.16:37:07::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-05-03.16:37:07::SCWPlatform::update - Opened existing hwdb top_simple_22
TRACE::2021-05-03.16:37:07::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-03.16:37:07::SCWMssOS::Doing hw sync for the mss in domain: standalone_domain
TRACE::2021-05-03.16:37:07::SCWPlatform::Trying to open the hw design at D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.16:37:07::SCWPlatform::DSA given D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.16:37:07::SCWPlatform::DSA absoulate path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.16:37:07::SCWPlatform::DSA directory D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw
TRACE::2021-05-03.16:37:07::SCWPlatform:: Platform Path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.16:37:07::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-05-03.16:37:07::SCWPlatform::Trying to set the existing hwdb with name top_simple_21
TRACE::2021-05-03.16:37:07::SCWPlatform::Opened existing hwdb top_simple_21
TRACE::2021-05-03.16:37:07::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-03.16:37:07::SCWPlatform::Trying to open the hw design at D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.16:37:07::SCWPlatform::DSA given D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.16:37:07::SCWPlatform::DSA absoulate path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.16:37:07::SCWPlatform::DSA directory D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw
TRACE::2021-05-03.16:37:07::SCWPlatform:: Platform Path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.16:37:07::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-05-03.16:37:07::SCWPlatform::Trying to set the existing hwdb with name top_simple_21
TRACE::2021-05-03.16:37:07::SCWPlatform::Opened existing hwdb top_simple_21
TRACE::2021-05-03.16:37:07::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-03.16:37:07::SCWMssOS::Checking the sw design at  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-03.16:37:07::SCWMssOS::DEBUG:  swdes dump  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-05-03.16:37:07::SCWMssOS::Sw design exists and opened at  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-03.16:37:07::SCWPlatform::Trying to open the hw design at D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/tempdsa/top_simple.xsa
TRACE::2021-05-03.16:37:07::SCWPlatform::DSA given D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/tempdsa/top_simple.xsa
TRACE::2021-05-03.16:37:07::SCWPlatform::DSA absoulate path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/tempdsa/top_simple.xsa
TRACE::2021-05-03.16:37:07::SCWPlatform::DSA directory D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/tempdsa
TRACE::2021-05-03.16:37:07::SCWPlatform:: Platform Path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/tempdsa/top_simple.xsa
TRACE::2021-05-03.16:37:07::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-05-03.16:37:07::SCWPlatform::update - Opened existing hwdb top_simple_22
TRACE::2021-05-03.16:37:07::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-03.16:37:07::SCWMssOS::Saving the mss changes D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-03.16:37:07::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-05-03.16:37:07::SCWMssOS::Completed writemss as part of save.
TRACE::2021-05-03.16:37:07::SCWMssOS::Commit changes completed.
TRACE::2021-05-03.16:37:07::SCWMssOS::Completed hw sync for the mss in domain: zynq_fsbl
TRACE::2021-05-03.16:37:07::SCWMssOS::Removing the swdes entry for  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-03.16:37:07::SCWMssOS::Saving the mss changes D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-03.16:37:07::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-05-03.16:37:07::SCWMssOS::Completed writemss as part of save.
TRACE::2021-05-03.16:37:07::SCWMssOS::Commit changes completed.
TRACE::2021-05-03.16:37:07::SCWMssOS::Completed hw sync for the mss in domain: standalone_domain
TRACE::2021-05-03.16:37:07::SCWMssOS::Removing the swdes entry for  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-03.16:37:07::SCWPlatform::Trying to open the hw design at D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.16:37:07::SCWPlatform::DSA given D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.16:37:07::SCWPlatform::DSA absoulate path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.16:37:07::SCWPlatform::DSA directory D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw
TRACE::2021-05-03.16:37:07::SCWPlatform:: Platform Path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.16:37:07::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-05-03.16:37:07::SCWPlatform::Do not have an existing db opened. 
TRACE::2021-05-03.16:37:10::SCWPlatform::Opened new HwDB with name top_simple_23
TRACE::2021-05-03.16:37:10::SCWPlatform::Trying to open the hw design at D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.16:37:10::SCWPlatform::DSA given D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.16:37:10::SCWPlatform::DSA absoulate path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.16:37:10::SCWPlatform::DSA directory D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw
TRACE::2021-05-03.16:37:10::SCWPlatform:: Platform Path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.16:37:10::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-05-03.16:37:10::SCWPlatform::Trying to set the existing hwdb with name top_simple_23
TRACE::2021-05-03.16:37:10::SCWPlatform::Opened existing hwdb top_simple_23
TRACE::2021-05-03.16:37:10::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-03.16:37:10::SCWMssOS::Checking the sw design at  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-03.16:37:10::SCWMssOS::DEBUG:  swdes dump  
TRACE::2021-05-03.16:37:10::SCWMssOS::No sw design opened at  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-03.16:37:10::SCWMssOS::mss exists loading the mss file  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-03.16:37:10::SCWMssOS::Opened the sw design from mss  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-03.16:37:10::SCWMssOS::Adding the swdes entry D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2021-05-03.16:37:10::SCWMssOS::updating the scw layer about changes
TRACE::2021-05-03.16:37:10::SCWMssOS::Opened the sw design.  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-03.16:37:10::SCWMssOS::Saving the mss changes D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-03.16:37:10::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-05-03.16:37:10::SCWMssOS::Completed writemss as part of save.
TRACE::2021-05-03.16:37:10::SCWMssOS::Commit changes completed.
TRACE::2021-05-03.16:37:10::SCWMssOS::Saving the mss changes D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-03.16:37:10::SCWMssOS::Adding the swdes entry, mss present, able to open swdb D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2021-05-03.16:37:10::SCWMssOS::Writing the mss file completed D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-03.16:37:10::SCWMssOS::Commit changes completed.
TRACE::2021-05-03.16:37:10::SCWPlatform::Trying to open the hw design at D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.16:37:10::SCWPlatform::DSA given D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.16:37:10::SCWPlatform::DSA absoulate path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.16:37:10::SCWPlatform::DSA directory D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw
TRACE::2021-05-03.16:37:10::SCWPlatform:: Platform Path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.16:37:10::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-05-03.16:37:10::SCWPlatform::Trying to set the existing hwdb with name top_simple_23
TRACE::2021-05-03.16:37:10::SCWPlatform::Opened existing hwdb top_simple_23
TRACE::2021-05-03.16:37:10::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-03.16:37:10::SCWMssOS::Checking the sw design at  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-03.16:37:10::SCWMssOS::DEBUG:  swdes dump  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-05-03.16:37:10::SCWMssOS::Sw design exists and opened at  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-03.16:37:10::SCWPlatform::Trying to open the hw design at D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.16:37:10::SCWPlatform::DSA given D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.16:37:10::SCWPlatform::DSA absoulate path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.16:37:10::SCWPlatform::DSA directory D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw
TRACE::2021-05-03.16:37:10::SCWPlatform:: Platform Path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.16:37:10::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-05-03.16:37:10::SCWPlatform::Trying to set the existing hwdb with name top_simple_23
TRACE::2021-05-03.16:37:10::SCWPlatform::Opened existing hwdb top_simple_23
TRACE::2021-05-03.16:37:10::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-03.16:37:10::SCWMssOS::Checking the sw design at  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-03.16:37:10::SCWMssOS::DEBUG:  swdes dump  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-05-03.16:37:10::SCWMssOS::Sw design exists and opened at  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-03.16:37:10::SCWWriter::formatted JSON is {
	"platformName":	"simple_hw",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"simple_hw",
	"platHandOff":	"D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/top_simple.xsa",
	"platIntHandOff":	"<platformDir>/hw/top_simple.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"simple_hw",
	"systems":	[{
			"systemName":	"simple_hw",
			"systemDesc":	"simple_hw",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"simple_hw",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"3c0a30bf8dd8567f6f4993dd134ea95a",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"D:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"D:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"ba9b700ab38403a5570b4c2dd9dc39e7",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2021-05-03.16:37:11::SCWPlatform::Clearing the existing platform
TRACE::2021-05-03.16:37:11::SCWSystem::Clearing the existing sysconfig
TRACE::2021-05-03.16:37:11::SCWBDomain::clearing the fsbl build
TRACE::2021-05-03.16:37:11::SCWMssOS::Removing the swdes entry for  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-03.16:37:11::SCWMssOS::Removing the swdes entry for  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-03.16:37:11::SCWSystem::Clearing the domains completed.
TRACE::2021-05-03.16:37:11::SCWPlatform::Clearing the opened hw db.
TRACE::2021-05-03.16:37:11::SCWPlatform::DSA given D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.16:37:11::SCWPlatform::DSA absoulate path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.16:37:11::SCWPlatform:: Platform location is D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw
TRACE::2021-05-03.16:37:11::SCWPlatform:: Platform Path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.16:37:11::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-05-03.16:37:11::SCWPlatform::Removing the HwDB with name D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.16:37:11::SCWPlatform::Trying to open the hw design at D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.16:37:11::SCWPlatform::DSA given D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.16:37:11::SCWPlatform::DSA absoulate path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.16:37:11::SCWPlatform::DSA directory D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw
TRACE::2021-05-03.16:37:11::SCWPlatform:: Platform Path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.16:37:11::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-05-03.16:37:11::SCWPlatform::Do not have an existing db opened. 
TRACE::2021-05-03.16:37:14::SCWPlatform::Opened new HwDB with name top_simple_24
TRACE::2021-05-03.16:37:14::SCWReader::Active system found as  simple_hw
TRACE::2021-05-03.16:37:14::SCWReader::Handling sysconfig simple_hw
TRACE::2021-05-03.16:37:14::SCWDomain::checking for install qemu data   : 
TRACE::2021-05-03.16:37:14::SCWDomain:: Using the QEMU Data from install at  : D:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/
TRACE::2021-05-03.16:37:14::SCWDomain:: Using the QEMU args  from install at  : D:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2021-05-03.16:37:14::SCWPlatform::Trying to open the hw design at D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.16:37:14::SCWPlatform::DSA given D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.16:37:14::SCWPlatform::DSA absoulate path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.16:37:14::SCWPlatform::DSA directory D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw
TRACE::2021-05-03.16:37:14::SCWPlatform:: Platform Path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.16:37:14::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-05-03.16:37:14::SCWPlatform::Trying to set the existing hwdb with name top_simple_24
TRACE::2021-05-03.16:37:14::SCWPlatform::Opened existing hwdb top_simple_24
TRACE::2021-05-03.16:37:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-03.16:37:14::SCWPlatform::Trying to open the hw design at D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.16:37:14::SCWPlatform::DSA given D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.16:37:14::SCWPlatform::DSA absoulate path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.16:37:14::SCWPlatform::DSA directory D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw
TRACE::2021-05-03.16:37:14::SCWPlatform:: Platform Path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.16:37:14::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-05-03.16:37:14::SCWPlatform::Trying to set the existing hwdb with name top_simple_24
TRACE::2021-05-03.16:37:14::SCWPlatform::Opened existing hwdb top_simple_24
TRACE::2021-05-03.16:37:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-03.16:37:14::SCWPlatform::Trying to open the hw design at D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.16:37:14::SCWPlatform::DSA given D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.16:37:14::SCWPlatform::DSA absoulate path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.16:37:14::SCWPlatform::DSA directory D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw
TRACE::2021-05-03.16:37:14::SCWPlatform:: Platform Path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.16:37:14::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-05-03.16:37:14::SCWPlatform::Trying to set the existing hwdb with name top_simple_24
TRACE::2021-05-03.16:37:14::SCWPlatform::Opened existing hwdb top_simple_24
TRACE::2021-05-03.16:37:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-03.16:37:14::SCWReader::Boot application domain added for zynq_fsbl
TRACE::2021-05-03.16:37:14::SCWPlatform::Trying to open the hw design at D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.16:37:14::SCWPlatform::DSA given D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.16:37:14::SCWPlatform::DSA absoulate path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.16:37:14::SCWPlatform::DSA directory D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw
TRACE::2021-05-03.16:37:14::SCWPlatform:: Platform Path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.16:37:14::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-05-03.16:37:14::SCWPlatform::Trying to set the existing hwdb with name top_simple_24
TRACE::2021-05-03.16:37:14::SCWPlatform::Opened existing hwdb top_simple_24
TRACE::2021-05-03.16:37:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-03.16:37:14::SCWMssOS::Checking the sw design at  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-03.16:37:14::SCWMssOS::DEBUG:  swdes dump  
TRACE::2021-05-03.16:37:14::SCWMssOS::No sw design opened at  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-03.16:37:14::SCWMssOS::mss exists loading the mss file  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-03.16:37:14::SCWMssOS::Opened the sw design from mss  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-03.16:37:14::SCWMssOS::Adding the swdes entry D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2021-05-03.16:37:14::SCWMssOS::updating the scw layer about changes
TRACE::2021-05-03.16:37:14::SCWMssOS::Opened the sw design.  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-03.16:37:14::SCWPlatform::Trying to open the hw design at D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.16:37:14::SCWPlatform::DSA given D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.16:37:14::SCWPlatform::DSA absoulate path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.16:37:14::SCWPlatform::DSA directory D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw
TRACE::2021-05-03.16:37:14::SCWPlatform:: Platform Path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.16:37:14::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-05-03.16:37:14::SCWPlatform::Trying to set the existing hwdb with name top_simple_24
TRACE::2021-05-03.16:37:14::SCWPlatform::Opened existing hwdb top_simple_24
TRACE::2021-05-03.16:37:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-03.16:37:14::SCWMssOS::Checking the sw design at  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-03.16:37:14::SCWMssOS::DEBUG:  swdes dump  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-05-03.16:37:14::SCWMssOS::Sw design exists and opened at  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-03.16:37:14::SCWMssOS:: library already available in sw design:  xilffs:4.3
TRACE::2021-05-03.16:37:14::SCWPlatform::Trying to open the hw design at D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.16:37:14::SCWPlatform::DSA given D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.16:37:14::SCWPlatform::DSA absoulate path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.16:37:14::SCWPlatform::DSA directory D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw
TRACE::2021-05-03.16:37:14::SCWPlatform:: Platform Path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.16:37:14::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-05-03.16:37:14::SCWPlatform::Trying to set the existing hwdb with name top_simple_24
TRACE::2021-05-03.16:37:14::SCWPlatform::Opened existing hwdb top_simple_24
TRACE::2021-05-03.16:37:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-03.16:37:14::SCWMssOS::Checking the sw design at  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-03.16:37:14::SCWMssOS::DEBUG:  swdes dump  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-05-03.16:37:14::SCWMssOS::Sw design exists and opened at  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-03.16:37:14::SCWMssOS:: library already available in sw design:  xilrsa:1.6
TRACE::2021-05-03.16:37:14::SCWMssOS::Saving the mss changes D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-03.16:37:14::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-05-03.16:37:14::SCWMssOS::Completed writemss as part of save.
TRACE::2021-05-03.16:37:14::SCWMssOS::Commit changes completed.
TRACE::2021-05-03.16:37:14::SCWReader::Adding prebuilt librarypaths as   
TRACE::2021-05-03.16:37:14::SCWReader::Adding prebuilt incpaths  as   
TRACE::2021-05-03.16:37:14::SCWPlatform::Trying to open the hw design at D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.16:37:14::SCWPlatform::DSA given D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.16:37:14::SCWPlatform::DSA absoulate path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.16:37:14::SCWPlatform::DSA directory D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw
TRACE::2021-05-03.16:37:14::SCWPlatform:: Platform Path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.16:37:14::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-05-03.16:37:14::SCWPlatform::Trying to set the existing hwdb with name top_simple_24
TRACE::2021-05-03.16:37:14::SCWPlatform::Opened existing hwdb top_simple_24
TRACE::2021-05-03.16:37:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-03.16:37:14::SCWMssOS::Checking the sw design at  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-03.16:37:14::SCWMssOS::DEBUG:  swdes dump  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-05-03.16:37:14::SCWMssOS::Sw design exists and opened at  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-03.16:37:14::SCWReader::No isolation master present  
TRACE::2021-05-03.16:37:14::SCWDomain::checking for install qemu data   : 
TRACE::2021-05-03.16:37:14::SCWDomain:: Using the QEMU Data from install at  : D:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/
TRACE::2021-05-03.16:37:14::SCWDomain:: Using the QEMU args  from install at  : D:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2021-05-03.16:37:14::SCWPlatform::Trying to open the hw design at D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.16:37:14::SCWPlatform::DSA given D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.16:37:14::SCWPlatform::DSA absoulate path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.16:37:14::SCWPlatform::DSA directory D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw
TRACE::2021-05-03.16:37:14::SCWPlatform:: Platform Path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.16:37:14::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-05-03.16:37:14::SCWPlatform::Trying to set the existing hwdb with name top_simple_24
TRACE::2021-05-03.16:37:14::SCWPlatform::Opened existing hwdb top_simple_24
TRACE::2021-05-03.16:37:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-03.16:37:14::SCWPlatform::Trying to open the hw design at D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.16:37:14::SCWPlatform::DSA given D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.16:37:14::SCWPlatform::DSA absoulate path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.16:37:14::SCWPlatform::DSA directory D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw
TRACE::2021-05-03.16:37:14::SCWPlatform:: Platform Path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.16:37:14::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-05-03.16:37:14::SCWPlatform::Trying to set the existing hwdb with name top_simple_24
TRACE::2021-05-03.16:37:14::SCWPlatform::Opened existing hwdb top_simple_24
TRACE::2021-05-03.16:37:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-03.16:37:14::SCWPlatform::Trying to open the hw design at D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.16:37:14::SCWPlatform::DSA given D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.16:37:14::SCWPlatform::DSA absoulate path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.16:37:14::SCWPlatform::DSA directory D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw
TRACE::2021-05-03.16:37:14::SCWPlatform:: Platform Path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.16:37:14::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-05-03.16:37:14::SCWPlatform::Trying to set the existing hwdb with name top_simple_24
TRACE::2021-05-03.16:37:14::SCWPlatform::Opened existing hwdb top_simple_24
TRACE::2021-05-03.16:37:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-03.16:37:14::SCWMssOS::Checking the sw design at  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-03.16:37:14::SCWMssOS::DEBUG:  swdes dump  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-05-03.16:37:14::SCWMssOS::No sw design opened at  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-03.16:37:14::SCWMssOS::mss exists loading the mss file  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-03.16:37:14::SCWMssOS::Opened the sw design from mss  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-03.16:37:14::SCWMssOS::Adding the swdes entry D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2021-05-03.16:37:14::SCWMssOS::updating the scw layer about changes
TRACE::2021-05-03.16:37:14::SCWMssOS::Opened the sw design.  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-03.16:37:14::SCWPlatform::Trying to open the hw design at D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.16:37:14::SCWPlatform::DSA given D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.16:37:14::SCWPlatform::DSA absoulate path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.16:37:14::SCWPlatform::DSA directory D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw
TRACE::2021-05-03.16:37:14::SCWPlatform:: Platform Path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.16:37:14::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-05-03.16:37:14::SCWPlatform::Trying to set the existing hwdb with name top_simple_24
TRACE::2021-05-03.16:37:14::SCWPlatform::Opened existing hwdb top_simple_24
TRACE::2021-05-03.16:37:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-03.16:37:14::SCWMssOS::Checking the sw design at  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-03.16:37:14::SCWMssOS::DEBUG:  swdes dump  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-05-03.16:37:14::SCWMssOS::Sw design exists and opened at  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-03.16:37:14::SCWMssOS:: library already available in sw design:  xilffs:4.3
TRACE::2021-05-03.16:37:14::SCWMssOS::Saving the mss changes D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-03.16:37:14::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-05-03.16:37:14::SCWMssOS::Completed writemss as part of save.
TRACE::2021-05-03.16:37:14::SCWMssOS::Commit changes completed.
TRACE::2021-05-03.16:37:14::SCWReader::Adding prebuilt librarypaths as   
TRACE::2021-05-03.16:37:14::SCWReader::Adding prebuilt incpaths  as   
TRACE::2021-05-03.16:37:14::SCWPlatform::Trying to open the hw design at D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.16:37:14::SCWPlatform::DSA given D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.16:37:14::SCWPlatform::DSA absoulate path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.16:37:14::SCWPlatform::DSA directory D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw
TRACE::2021-05-03.16:37:14::SCWPlatform:: Platform Path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.16:37:14::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-05-03.16:37:14::SCWPlatform::Trying to set the existing hwdb with name top_simple_24
TRACE::2021-05-03.16:37:14::SCWPlatform::Opened existing hwdb top_simple_24
TRACE::2021-05-03.16:37:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-03.16:37:14::SCWMssOS::Checking the sw design at  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-03.16:37:14::SCWMssOS::DEBUG:  swdes dump  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-05-03.16:37:14::SCWMssOS::Sw design exists and opened at  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-03.16:37:14::SCWReader::No isolation master present  
LOG::2021-05-03.16:37:18::SCWPlatform::Started generating the artifacts platform simple_hw
TRACE::2021-05-03.16:37:18::SCWPlatform::Sanity checking of platform is completed
LOG::2021-05-03.16:37:18::SCWPlatform::Started generating the artifacts for system configuration simple_hw
LOG::2021-05-03.16:37:18::SCWSystem::Checking the domain zynq_fsbl
LOG::2021-05-03.16:37:18::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2021-05-03.16:37:18::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2021-05-03.16:37:18::SCWDomain::Skipping the build for domain :  zynq_fsbl
LOG::2021-05-03.16:37:18::SCWSystem::Checking the domain standalone_domain
LOG::2021-05-03.16:37:18::SCWSystem::Not a boot domain 
LOG::2021-05-03.16:37:18::SCWSystem::Started Processing the domain standalone_domain
TRACE::2021-05-03.16:37:18::SCWDomain::Generating domain artifcats
TRACE::2021-05-03.16:37:18::SCWMssOS::Generating standalone artifcats
TRACE::2021-05-03.16:37:18::SCWMssOS::Copying the qemu file from  D:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt To D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/export/simple_hw/sw/simple_hw/qemu/
TRACE::2021-05-03.16:37:18::SCWMssOS::Copying the qemu file from  D:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt To D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/export/simple_hw/sw/simple_hw/standalone_domain/qemu/
TRACE::2021-05-03.16:37:18::SCWMssOS:: Copying the user libraries. 
TRACE::2021-05-03.16:37:18::SCWPlatform::Trying to open the hw design at D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.16:37:18::SCWPlatform::DSA given D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.16:37:18::SCWPlatform::DSA absoulate path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.16:37:18::SCWPlatform::DSA directory D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw
TRACE::2021-05-03.16:37:18::SCWPlatform:: Platform Path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.16:37:18::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-05-03.16:37:18::SCWPlatform::Trying to set the existing hwdb with name top_simple_24
TRACE::2021-05-03.16:37:18::SCWPlatform::Opened existing hwdb top_simple_24
TRACE::2021-05-03.16:37:18::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-03.16:37:18::SCWMssOS::Checking the sw design at  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-03.16:37:18::SCWMssOS::DEBUG:  swdes dump  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-05-03.16:37:18::SCWMssOS::Sw design exists and opened at  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-03.16:37:18::SCWMssOS::Completed writing the mss file at D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2021-05-03.16:37:18::SCWMssOS::Mss edits present, copying mssfile into export location D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-03.16:37:18::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2021-05-03.16:37:18::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2021-05-03.16:37:18::SCWDomain::Skipping the build for domain :  standalone_domain
TRACE::2021-05-03.16:37:18::SCWMssOS::skipping the bsp build ... 
TRACE::2021-05-03.16:37:18::SCWMssOS::Copying to export directory.
TRACE::2021-05-03.16:37:18::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2021-05-03.16:37:18::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2021-05-03.16:37:18::SCWSystem::Completed Processing the domain standalone_domain
LOG::2021-05-03.16:37:18::SCWSystem::Completed Processing the sysconfig simple_hw
LOG::2021-05-03.16:37:18::SCWPlatform::Completed generating the artifacts for system configuration simple_hw
TRACE::2021-05-03.16:37:18::SCWPlatform::Started preparing the platform 
TRACE::2021-05-03.16:37:18::SCWSystem::Writing the bif file for system config simple_hw
TRACE::2021-05-03.16:37:18::SCWSystem::dir created 
TRACE::2021-05-03.16:37:18::SCWSystem::Writing the bif 
TRACE::2021-05-03.16:37:18::SCWPlatform::Started writing the spfm file 
TRACE::2021-05-03.16:37:18::SCWPlatform::Started writing the xpfm file 
TRACE::2021-05-03.16:37:18::SCWPlatform::Completed generating the platform
TRACE::2021-05-03.16:37:18::SCWMssOS::Saving the mss changes D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-03.16:37:18::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-05-03.16:37:18::SCWMssOS::Completed writemss as part of save.
TRACE::2021-05-03.16:37:18::SCWMssOS::Commit changes completed.
TRACE::2021-05-03.16:37:18::SCWMssOS::Saving the mss changes D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-03.16:37:18::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-05-03.16:37:18::SCWMssOS::Completed writemss as part of save.
TRACE::2021-05-03.16:37:18::SCWMssOS::Commit changes completed.
TRACE::2021-05-03.16:37:18::SCWPlatform::Trying to open the hw design at D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.16:37:18::SCWPlatform::DSA given D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.16:37:18::SCWPlatform::DSA absoulate path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.16:37:18::SCWPlatform::DSA directory D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw
TRACE::2021-05-03.16:37:18::SCWPlatform:: Platform Path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.16:37:18::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-05-03.16:37:18::SCWPlatform::Trying to set the existing hwdb with name top_simple_24
TRACE::2021-05-03.16:37:18::SCWPlatform::Opened existing hwdb top_simple_24
TRACE::2021-05-03.16:37:18::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-03.16:37:18::SCWMssOS::Checking the sw design at  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-03.16:37:18::SCWMssOS::DEBUG:  swdes dump  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-05-03.16:37:18::SCWMssOS::Sw design exists and opened at  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-03.16:37:18::SCWPlatform::Trying to open the hw design at D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.16:37:18::SCWPlatform::DSA given D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.16:37:18::SCWPlatform::DSA absoulate path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.16:37:18::SCWPlatform::DSA directory D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw
TRACE::2021-05-03.16:37:18::SCWPlatform:: Platform Path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.16:37:18::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-05-03.16:37:18::SCWPlatform::Trying to set the existing hwdb with name top_simple_24
TRACE::2021-05-03.16:37:18::SCWPlatform::Opened existing hwdb top_simple_24
TRACE::2021-05-03.16:37:18::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-03.16:37:18::SCWMssOS::Checking the sw design at  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-03.16:37:18::SCWMssOS::DEBUG:  swdes dump  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-05-03.16:37:18::SCWMssOS::Sw design exists and opened at  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-03.16:37:18::SCWWriter::formatted JSON is {
	"platformName":	"simple_hw",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"simple_hw",
	"platHandOff":	"D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/top_simple.xsa",
	"platIntHandOff":	"<platformDir>/hw/top_simple.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"simple_hw",
	"systems":	[{
			"systemName":	"simple_hw",
			"systemDesc":	"simple_hw",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"simple_hw",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"3c0a30bf8dd8567f6f4993dd134ea95a",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"D:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"D:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"ba9b700ab38403a5570b4c2dd9dc39e7",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2021-05-03.16:37:18::SCWPlatform::updated the xpfm file.
TRACE::2021-05-03.16:37:18::SCWPlatform::Trying to open the hw design at D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.16:37:18::SCWPlatform::DSA given D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.16:37:18::SCWPlatform::DSA absoulate path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.16:37:18::SCWPlatform::DSA directory D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw
TRACE::2021-05-03.16:37:18::SCWPlatform:: Platform Path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-03.16:37:18::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-05-03.16:37:18::SCWPlatform::Trying to set the existing hwdb with name top_simple_24
TRACE::2021-05-03.16:37:18::SCWPlatform::Opened existing hwdb top_simple_24
TRACE::2021-05-03.16:37:18::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-03.16:37:18::SCWMssOS::Checking the sw design at  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-03.16:37:18::SCWMssOS::DEBUG:  swdes dump  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-05-03.16:37:18::SCWMssOS::Sw design exists and opened at  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-04.11:10:03::SCWPlatform::Trying to open the hw design at D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.11:10:03::SCWPlatform::DSA given D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.11:10:03::SCWPlatform::DSA absoulate path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.11:10:05::SCWPlatform::DSA directory D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw
TRACE::2021-05-04.11:10:05::SCWPlatform:: Platform Path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.11:10:05::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-05-04.11:10:05::SCWPlatform::Do not have an existing db opened. 
TRACE::2021-05-04.11:10:08::SCWPlatform::Opened new HwDB with name top_simple
TRACE::2021-05-04.11:10:08::SCWReader::Active system found as  simple_hw
TRACE::2021-05-04.11:10:08::SCWReader::Handling sysconfig simple_hw
TRACE::2021-05-04.11:10:08::SCWDomain::checking for install qemu data   : 
TRACE::2021-05-04.11:10:08::SCWDomain:: Using the QEMU Data from install at  : D:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/
TRACE::2021-05-04.11:10:08::SCWDomain:: Using the QEMU args  from install at  : D:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2021-05-04.11:10:08::SCWPlatform::Trying to open the hw design at D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.11:10:08::SCWPlatform::DSA given D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.11:10:08::SCWPlatform::DSA absoulate path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.11:10:08::SCWPlatform::DSA directory D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw
TRACE::2021-05-04.11:10:08::SCWPlatform:: Platform Path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.11:10:08::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-05-04.11:10:08::SCWPlatform::Trying to set the existing hwdb with name top_simple
TRACE::2021-05-04.11:10:08::SCWPlatform::Opened existing hwdb top_simple
TRACE::2021-05-04.11:10:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-04.11:10:08::SCWPlatform::Trying to open the hw design at D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.11:10:08::SCWPlatform::DSA given D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.11:10:08::SCWPlatform::DSA absoulate path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.11:10:08::SCWPlatform::DSA directory D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw
TRACE::2021-05-04.11:10:08::SCWPlatform:: Platform Path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.11:10:08::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-05-04.11:10:08::SCWPlatform::Trying to set the existing hwdb with name top_simple
TRACE::2021-05-04.11:10:08::SCWPlatform::Opened existing hwdb top_simple
TRACE::2021-05-04.11:10:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-04.11:10:08::SCWPlatform::Trying to open the hw design at D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.11:10:08::SCWPlatform::DSA given D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.11:10:08::SCWPlatform::DSA absoulate path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.11:10:08::SCWPlatform::DSA directory D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw
TRACE::2021-05-04.11:10:08::SCWPlatform:: Platform Path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.11:10:08::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-05-04.11:10:08::SCWPlatform::Trying to set the existing hwdb with name top_simple
TRACE::2021-05-04.11:10:08::SCWPlatform::Opened existing hwdb top_simple
TRACE::2021-05-04.11:10:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-04.11:10:08::SCWReader::Boot application domain added for zynq_fsbl
TRACE::2021-05-04.11:10:08::SCWPlatform::Trying to open the hw design at D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.11:10:08::SCWPlatform::DSA given D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.11:10:08::SCWPlatform::DSA absoulate path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.11:10:08::SCWPlatform::DSA directory D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw
TRACE::2021-05-04.11:10:08::SCWPlatform:: Platform Path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.11:10:08::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-05-04.11:10:08::SCWPlatform::Trying to set the existing hwdb with name top_simple
TRACE::2021-05-04.11:10:08::SCWPlatform::Opened existing hwdb top_simple
TRACE::2021-05-04.11:10:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-04.11:10:08::SCWMssOS::Checking the sw design at  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-04.11:10:08::SCWMssOS::DEBUG:  swdes dump  
TRACE::2021-05-04.11:10:08::SCWMssOS::No sw design opened at  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-04.11:10:08::SCWMssOS::mss exists loading the mss file  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-04.11:10:08::SCWMssOS::Opened the sw design from mss  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-04.11:10:08::SCWMssOS::Adding the swdes entry D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2021-05-04.11:10:08::SCWMssOS::updating the scw layer about changes
TRACE::2021-05-04.11:10:08::SCWMssOS::Opened the sw design.  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-04.11:10:08::SCWPlatform::Trying to open the hw design at D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.11:10:08::SCWPlatform::DSA given D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.11:10:08::SCWPlatform::DSA absoulate path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.11:10:08::SCWPlatform::DSA directory D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw
TRACE::2021-05-04.11:10:08::SCWPlatform:: Platform Path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.11:10:08::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-05-04.11:10:08::SCWPlatform::Trying to set the existing hwdb with name top_simple
TRACE::2021-05-04.11:10:08::SCWPlatform::Opened existing hwdb top_simple
TRACE::2021-05-04.11:10:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-04.11:10:08::SCWMssOS::Checking the sw design at  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-04.11:10:08::SCWMssOS::DEBUG:  swdes dump  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-05-04.11:10:08::SCWMssOS::Sw design exists and opened at  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-04.11:10:08::SCWMssOS:: library already available in sw design:  xilffs:4.3
TRACE::2021-05-04.11:10:08::SCWPlatform::Trying to open the hw design at D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.11:10:08::SCWPlatform::DSA given D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.11:10:08::SCWPlatform::DSA absoulate path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.11:10:08::SCWPlatform::DSA directory D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw
TRACE::2021-05-04.11:10:08::SCWPlatform:: Platform Path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.11:10:08::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-05-04.11:10:08::SCWPlatform::Trying to set the existing hwdb with name top_simple
TRACE::2021-05-04.11:10:08::SCWPlatform::Opened existing hwdb top_simple
TRACE::2021-05-04.11:10:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-04.11:10:08::SCWMssOS::Checking the sw design at  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-04.11:10:08::SCWMssOS::DEBUG:  swdes dump  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-05-04.11:10:08::SCWMssOS::Sw design exists and opened at  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-04.11:10:08::SCWMssOS:: library already available in sw design:  xilrsa:1.6
TRACE::2021-05-04.11:10:08::SCWMssOS::Saving the mss changes D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-04.11:10:08::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-05-04.11:10:08::SCWMssOS::Completed writemss as part of save.
TRACE::2021-05-04.11:10:08::SCWMssOS::Commit changes completed.
TRACE::2021-05-04.11:10:08::SCWReader::Adding prebuilt librarypaths as   
TRACE::2021-05-04.11:10:08::SCWReader::Adding prebuilt incpaths  as   
TRACE::2021-05-04.11:10:08::SCWPlatform::Trying to open the hw design at D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.11:10:08::SCWPlatform::DSA given D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.11:10:08::SCWPlatform::DSA absoulate path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.11:10:08::SCWPlatform::DSA directory D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw
TRACE::2021-05-04.11:10:08::SCWPlatform:: Platform Path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.11:10:08::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-05-04.11:10:08::SCWPlatform::Trying to set the existing hwdb with name top_simple
TRACE::2021-05-04.11:10:08::SCWPlatform::Opened existing hwdb top_simple
TRACE::2021-05-04.11:10:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-04.11:10:08::SCWMssOS::Checking the sw design at  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-04.11:10:08::SCWMssOS::DEBUG:  swdes dump  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-05-04.11:10:08::SCWMssOS::Sw design exists and opened at  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-04.11:10:08::SCWReader::No isolation master present  
TRACE::2021-05-04.11:10:08::SCWDomain::checking for install qemu data   : 
TRACE::2021-05-04.11:10:08::SCWDomain:: Using the QEMU Data from install at  : D:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/
TRACE::2021-05-04.11:10:08::SCWDomain:: Using the QEMU args  from install at  : D:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2021-05-04.11:10:08::SCWPlatform::Trying to open the hw design at D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.11:10:08::SCWPlatform::DSA given D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.11:10:08::SCWPlatform::DSA absoulate path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.11:10:08::SCWPlatform::DSA directory D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw
TRACE::2021-05-04.11:10:08::SCWPlatform:: Platform Path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.11:10:08::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-05-04.11:10:08::SCWPlatform::Trying to set the existing hwdb with name top_simple
TRACE::2021-05-04.11:10:08::SCWPlatform::Opened existing hwdb top_simple
TRACE::2021-05-04.11:10:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-04.11:10:08::SCWPlatform::Trying to open the hw design at D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.11:10:08::SCWPlatform::DSA given D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.11:10:08::SCWPlatform::DSA absoulate path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.11:10:08::SCWPlatform::DSA directory D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw
TRACE::2021-05-04.11:10:08::SCWPlatform:: Platform Path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.11:10:08::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-05-04.11:10:08::SCWPlatform::Trying to set the existing hwdb with name top_simple
TRACE::2021-05-04.11:10:08::SCWPlatform::Opened existing hwdb top_simple
TRACE::2021-05-04.11:10:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-04.11:10:08::SCWPlatform::Trying to open the hw design at D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.11:10:08::SCWPlatform::DSA given D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.11:10:08::SCWPlatform::DSA absoulate path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.11:10:08::SCWPlatform::DSA directory D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw
TRACE::2021-05-04.11:10:08::SCWPlatform:: Platform Path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.11:10:08::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-05-04.11:10:08::SCWPlatform::Trying to set the existing hwdb with name top_simple
TRACE::2021-05-04.11:10:08::SCWPlatform::Opened existing hwdb top_simple
TRACE::2021-05-04.11:10:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-04.11:10:08::SCWMssOS::Checking the sw design at  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-04.11:10:08::SCWMssOS::DEBUG:  swdes dump  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-05-04.11:10:08::SCWMssOS::No sw design opened at  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-04.11:10:08::SCWMssOS::mss exists loading the mss file  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-04.11:10:09::SCWMssOS::Opened the sw design from mss  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-04.11:10:09::SCWMssOS::Adding the swdes entry D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2021-05-04.11:10:09::SCWMssOS::updating the scw layer about changes
TRACE::2021-05-04.11:10:09::SCWMssOS::Opened the sw design.  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-04.11:10:09::SCWPlatform::Trying to open the hw design at D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.11:10:09::SCWPlatform::DSA given D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.11:10:09::SCWPlatform::DSA absoulate path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.11:10:09::SCWPlatform::DSA directory D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw
TRACE::2021-05-04.11:10:09::SCWPlatform:: Platform Path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.11:10:09::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-05-04.11:10:09::SCWPlatform::Trying to set the existing hwdb with name top_simple
TRACE::2021-05-04.11:10:09::SCWPlatform::Opened existing hwdb top_simple
TRACE::2021-05-04.11:10:09::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-04.11:10:09::SCWMssOS::Checking the sw design at  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-04.11:10:09::SCWMssOS::DEBUG:  swdes dump  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-05-04.11:10:09::SCWMssOS::Sw design exists and opened at  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-04.11:10:09::SCWMssOS:: library already available in sw design:  xilffs:4.3
TRACE::2021-05-04.11:10:09::SCWMssOS::Saving the mss changes D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-04.11:10:09::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-05-04.11:10:09::SCWMssOS::Completed writemss as part of save.
TRACE::2021-05-04.11:10:09::SCWMssOS::Commit changes completed.
TRACE::2021-05-04.11:10:09::SCWReader::Adding prebuilt librarypaths as   
TRACE::2021-05-04.11:10:09::SCWReader::Adding prebuilt incpaths  as   
TRACE::2021-05-04.11:10:09::SCWPlatform::Trying to open the hw design at D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.11:10:09::SCWPlatform::DSA given D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.11:10:09::SCWPlatform::DSA absoulate path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.11:10:09::SCWPlatform::DSA directory D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw
TRACE::2021-05-04.11:10:09::SCWPlatform:: Platform Path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.11:10:09::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-05-04.11:10:09::SCWPlatform::Trying to set the existing hwdb with name top_simple
TRACE::2021-05-04.11:10:09::SCWPlatform::Opened existing hwdb top_simple
TRACE::2021-05-04.11:10:09::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-04.11:10:09::SCWMssOS::Checking the sw design at  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-04.11:10:09::SCWMssOS::DEBUG:  swdes dump  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-05-04.11:10:09::SCWMssOS::Sw design exists and opened at  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-04.11:10:09::SCWReader::No isolation master present  
TRACE::2021-05-04.11:10:19::SCWPlatform::Trying to open the hw design at D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.11:10:19::SCWPlatform::DSA given D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.11:10:19::SCWPlatform::DSA absoulate path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.11:10:19::SCWPlatform::DSA directory D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw
TRACE::2021-05-04.11:10:19::SCWPlatform:: Platform Path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.11:10:19::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-05-04.11:10:19::SCWPlatform::Trying to set the existing hwdb with name top_simple
TRACE::2021-05-04.11:10:19::SCWPlatform::Opened existing hwdb top_simple
TRACE::2021-05-04.11:10:19::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-04.11:10:19::SCWPlatform::DSA given D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/tempdsa/top_simple.xsa
TRACE::2021-05-04.11:10:19::SCWPlatform::DSA absoulate path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/tempdsa/top_simple.xsa
TRACE::2021-05-04.11:10:19::SCWPlatform:: Platform location is D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/tempdsa
TRACE::2021-05-04.11:10:19::SCWPlatform:: Platform Path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/tempdsa/top_simple.xsa
TRACE::2021-05-04.11:10:19::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-05-04.11:10:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-04.11:10:22::SCWMssOS::Doing hw sync for the mss in domain: zynq_fsbl
TRACE::2021-05-04.11:10:22::SCWPlatform::Trying to open the hw design at D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.11:10:22::SCWPlatform::DSA given D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.11:10:22::SCWPlatform::DSA absoulate path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.11:10:22::SCWPlatform::DSA directory D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw
TRACE::2021-05-04.11:10:22::SCWPlatform:: Platform Path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.11:10:22::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-05-04.11:10:22::SCWPlatform::Trying to set the existing hwdb with name top_simple
TRACE::2021-05-04.11:10:22::SCWPlatform::Opened existing hwdb top_simple
TRACE::2021-05-04.11:10:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-04.11:10:22::SCWPlatform::Trying to open the hw design at D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.11:10:22::SCWPlatform::DSA given D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.11:10:22::SCWPlatform::DSA absoulate path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.11:10:22::SCWPlatform::DSA directory D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw
TRACE::2021-05-04.11:10:22::SCWPlatform:: Platform Path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.11:10:22::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-05-04.11:10:22::SCWPlatform::Trying to set the existing hwdb with name top_simple
TRACE::2021-05-04.11:10:22::SCWPlatform::Opened existing hwdb top_simple
TRACE::2021-05-04.11:10:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-04.11:10:22::SCWMssOS::Checking the sw design at  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-04.11:10:22::SCWMssOS::DEBUG:  swdes dump  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-05-04.11:10:22::SCWMssOS::Sw design exists and opened at  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-04.11:10:22::SCWPlatform::Trying to open the hw design at D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/tempdsa/top_simple.xsa
TRACE::2021-05-04.11:10:22::SCWPlatform::DSA given D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/tempdsa/top_simple.xsa
TRACE::2021-05-04.11:10:22::SCWPlatform::DSA absoulate path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/tempdsa/top_simple.xsa
TRACE::2021-05-04.11:10:22::SCWPlatform::DSA directory D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/tempdsa
TRACE::2021-05-04.11:10:22::SCWPlatform:: Platform Path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/tempdsa/top_simple.xsa
TRACE::2021-05-04.11:10:22::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-05-04.11:10:22::SCWPlatform::update - Opened existing hwdb top_simple_0
TRACE::2021-05-04.11:10:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-04.11:10:22::SCWMssOS::Doing hw sync for the mss in domain: standalone_domain
TRACE::2021-05-04.11:10:22::SCWPlatform::Trying to open the hw design at D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.11:10:22::SCWPlatform::DSA given D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.11:10:22::SCWPlatform::DSA absoulate path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.11:10:22::SCWPlatform::DSA directory D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw
TRACE::2021-05-04.11:10:22::SCWPlatform:: Platform Path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.11:10:22::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-05-04.11:10:22::SCWPlatform::Trying to set the existing hwdb with name top_simple
TRACE::2021-05-04.11:10:22::SCWPlatform::Opened existing hwdb top_simple
TRACE::2021-05-04.11:10:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-04.11:10:22::SCWPlatform::Trying to open the hw design at D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.11:10:22::SCWPlatform::DSA given D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.11:10:22::SCWPlatform::DSA absoulate path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.11:10:22::SCWPlatform::DSA directory D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw
TRACE::2021-05-04.11:10:22::SCWPlatform:: Platform Path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.11:10:22::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-05-04.11:10:22::SCWPlatform::Trying to set the existing hwdb with name top_simple
TRACE::2021-05-04.11:10:22::SCWPlatform::Opened existing hwdb top_simple
TRACE::2021-05-04.11:10:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-04.11:10:22::SCWMssOS::Checking the sw design at  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-04.11:10:22::SCWMssOS::DEBUG:  swdes dump  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-05-04.11:10:22::SCWMssOS::Sw design exists and opened at  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-04.11:10:22::SCWPlatform::Trying to open the hw design at D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/tempdsa/top_simple.xsa
TRACE::2021-05-04.11:10:22::SCWPlatform::DSA given D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/tempdsa/top_simple.xsa
TRACE::2021-05-04.11:10:22::SCWPlatform::DSA absoulate path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/tempdsa/top_simple.xsa
TRACE::2021-05-04.11:10:22::SCWPlatform::DSA directory D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/tempdsa
TRACE::2021-05-04.11:10:22::SCWPlatform:: Platform Path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/tempdsa/top_simple.xsa
TRACE::2021-05-04.11:10:22::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-05-04.11:10:22::SCWPlatform::update - Opened existing hwdb top_simple_0
TRACE::2021-05-04.11:10:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-04.11:10:22::SCWMssOS::Saving the mss changes D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-04.11:10:22::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-05-04.11:10:22::SCWMssOS::Completed writemss as part of save.
TRACE::2021-05-04.11:10:22::SCWMssOS::Commit changes completed.
TRACE::2021-05-04.11:10:22::SCWMssOS::Completed hw sync for the mss in domain: zynq_fsbl
TRACE::2021-05-04.11:10:22::SCWMssOS::Removing the swdes entry for  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-04.11:10:22::SCWMssOS::Saving the mss changes D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-04.11:10:22::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-05-04.11:10:22::SCWMssOS::Completed writemss as part of save.
TRACE::2021-05-04.11:10:22::SCWMssOS::Commit changes completed.
TRACE::2021-05-04.11:10:22::SCWMssOS::Completed hw sync for the mss in domain: standalone_domain
TRACE::2021-05-04.11:10:22::SCWMssOS::Removing the swdes entry for  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-04.11:10:22::SCWPlatform::Trying to open the hw design at D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.11:10:22::SCWPlatform::DSA given D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.11:10:22::SCWPlatform::DSA absoulate path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.11:10:22::SCWPlatform::DSA directory D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw
TRACE::2021-05-04.11:10:22::SCWPlatform:: Platform Path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.11:10:22::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-05-04.11:10:22::SCWPlatform::Do not have an existing db opened. 
TRACE::2021-05-04.11:10:26::SCWPlatform::Opened new HwDB with name top_simple_1
TRACE::2021-05-04.11:10:26::SCWPlatform::Trying to open the hw design at D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.11:10:26::SCWPlatform::DSA given D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.11:10:26::SCWPlatform::DSA absoulate path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.11:10:26::SCWPlatform::DSA directory D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw
TRACE::2021-05-04.11:10:26::SCWPlatform:: Platform Path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.11:10:26::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-05-04.11:10:26::SCWPlatform::Trying to set the existing hwdb with name top_simple_1
TRACE::2021-05-04.11:10:26::SCWPlatform::Opened existing hwdb top_simple_1
TRACE::2021-05-04.11:10:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-04.11:10:26::SCWMssOS::Checking the sw design at  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-04.11:10:26::SCWMssOS::DEBUG:  swdes dump  
TRACE::2021-05-04.11:10:26::SCWMssOS::No sw design opened at  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-04.11:10:26::SCWMssOS::mss exists loading the mss file  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-04.11:10:26::SCWMssOS::Opened the sw design from mss  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-04.11:10:26::SCWMssOS::Adding the swdes entry D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2021-05-04.11:10:26::SCWMssOS::updating the scw layer about changes
TRACE::2021-05-04.11:10:26::SCWMssOS::Opened the sw design.  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-04.11:10:26::SCWMssOS::Saving the mss changes D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-04.11:10:26::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-05-04.11:10:26::SCWMssOS::Completed writemss as part of save.
TRACE::2021-05-04.11:10:26::SCWMssOS::Commit changes completed.
TRACE::2021-05-04.11:10:26::SCWMssOS::Saving the mss changes D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-04.11:10:26::SCWMssOS::Adding the swdes entry, mss present, able to open swdb D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2021-05-04.11:10:26::SCWMssOS::Writing the mss file completed D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-04.11:10:26::SCWMssOS::Commit changes completed.
TRACE::2021-05-04.11:10:26::SCWPlatform::Trying to open the hw design at D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.11:10:26::SCWPlatform::DSA given D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.11:10:26::SCWPlatform::DSA absoulate path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.11:10:26::SCWPlatform::DSA directory D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw
TRACE::2021-05-04.11:10:26::SCWPlatform:: Platform Path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.11:10:26::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-05-04.11:10:26::SCWPlatform::Trying to set the existing hwdb with name top_simple_1
TRACE::2021-05-04.11:10:26::SCWPlatform::Opened existing hwdb top_simple_1
TRACE::2021-05-04.11:10:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-04.11:10:26::SCWMssOS::Checking the sw design at  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-04.11:10:26::SCWMssOS::DEBUG:  swdes dump  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-05-04.11:10:26::SCWMssOS::Sw design exists and opened at  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-04.11:10:26::SCWPlatform::Trying to open the hw design at D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.11:10:26::SCWPlatform::DSA given D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.11:10:26::SCWPlatform::DSA absoulate path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.11:10:26::SCWPlatform::DSA directory D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw
TRACE::2021-05-04.11:10:26::SCWPlatform:: Platform Path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.11:10:26::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-05-04.11:10:26::SCWPlatform::Trying to set the existing hwdb with name top_simple_1
TRACE::2021-05-04.11:10:26::SCWPlatform::Opened existing hwdb top_simple_1
TRACE::2021-05-04.11:10:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-04.11:10:26::SCWMssOS::Checking the sw design at  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-04.11:10:26::SCWMssOS::DEBUG:  swdes dump  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-05-04.11:10:26::SCWMssOS::Sw design exists and opened at  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-04.11:10:26::SCWWriter::formatted JSON is {
	"platformName":	"simple_hw",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"simple_hw",
	"platHandOff":	"D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/top_simple.xsa",
	"platIntHandOff":	"<platformDir>/hw/top_simple.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"simple_hw",
	"systems":	[{
			"systemName":	"simple_hw",
			"systemDesc":	"simple_hw",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"simple_hw",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"3c0a30bf8dd8567f6f4993dd134ea95a",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"D:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"D:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"ba9b700ab38403a5570b4c2dd9dc39e7",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2021-05-04.11:10:38::SCWPlatform::Started generating the artifacts platform simple_hw
TRACE::2021-05-04.11:10:38::SCWPlatform::Sanity checking of platform is completed
LOG::2021-05-04.11:10:38::SCWPlatform::Started generating the artifacts for system configuration simple_hw
LOG::2021-05-04.11:10:38::SCWSystem::Checking the domain zynq_fsbl
LOG::2021-05-04.11:10:38::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2021-05-04.11:10:38::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2021-05-04.11:10:38::SCWDomain::Skipping the build for domain :  zynq_fsbl
LOG::2021-05-04.11:10:38::SCWSystem::Checking the domain standalone_domain
LOG::2021-05-04.11:10:38::SCWSystem::Not a boot domain 
LOG::2021-05-04.11:10:38::SCWSystem::Started Processing the domain standalone_domain
TRACE::2021-05-04.11:10:38::SCWDomain::Generating domain artifcats
TRACE::2021-05-04.11:10:38::SCWMssOS::Generating standalone artifcats
TRACE::2021-05-04.11:10:38::SCWMssOS::Copying the qemu file from  D:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt To D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/export/simple_hw/sw/simple_hw/qemu/
TRACE::2021-05-04.11:10:38::SCWMssOS::Copying the qemu file from  D:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt To D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/export/simple_hw/sw/simple_hw/standalone_domain/qemu/
TRACE::2021-05-04.11:10:38::SCWMssOS:: Copying the user libraries. 
TRACE::2021-05-04.11:10:38::SCWPlatform::Trying to open the hw design at D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.11:10:38::SCWPlatform::DSA given D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.11:10:38::SCWPlatform::DSA absoulate path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.11:10:38::SCWPlatform::DSA directory D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw
TRACE::2021-05-04.11:10:38::SCWPlatform:: Platform Path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.11:10:38::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-05-04.11:10:38::SCWPlatform::Trying to set the existing hwdb with name top_simple_1
TRACE::2021-05-04.11:10:38::SCWPlatform::Opened existing hwdb top_simple_1
TRACE::2021-05-04.11:10:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-04.11:10:38::SCWMssOS::Checking the sw design at  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-04.11:10:38::SCWMssOS::DEBUG:  swdes dump  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-05-04.11:10:38::SCWMssOS::Sw design exists and opened at  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-04.11:10:38::SCWMssOS::Completed writing the mss file at D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2021-05-04.11:10:38::SCWMssOS::Mss edits present, copying mssfile into export location D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-04.11:10:38::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2021-05-04.11:10:38::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2021-05-04.11:10:38::SCWDomain::Skipping the build for domain :  standalone_domain
TRACE::2021-05-04.11:10:38::SCWMssOS::skipping the bsp build ... 
TRACE::2021-05-04.11:10:38::SCWMssOS::Copying to export directory.
TRACE::2021-05-04.11:10:39::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2021-05-04.11:10:39::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2021-05-04.11:10:39::SCWSystem::Completed Processing the domain standalone_domain
LOG::2021-05-04.11:10:39::SCWSystem::Completed Processing the sysconfig simple_hw
LOG::2021-05-04.11:10:39::SCWPlatform::Completed generating the artifacts for system configuration simple_hw
TRACE::2021-05-04.11:10:39::SCWPlatform::Started preparing the platform 
TRACE::2021-05-04.11:10:39::SCWSystem::Writing the bif file for system config simple_hw
TRACE::2021-05-04.11:10:39::SCWSystem::dir created 
TRACE::2021-05-04.11:10:39::SCWSystem::Writing the bif 
TRACE::2021-05-04.11:10:39::SCWPlatform::Started writing the spfm file 
TRACE::2021-05-04.11:10:39::SCWPlatform::Started writing the xpfm file 
TRACE::2021-05-04.11:10:39::SCWPlatform::Completed generating the platform
TRACE::2021-05-04.11:10:39::SCWMssOS::Saving the mss changes D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-04.11:10:39::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-05-04.11:10:39::SCWMssOS::Completed writemss as part of save.
TRACE::2021-05-04.11:10:39::SCWMssOS::Commit changes completed.
TRACE::2021-05-04.11:10:39::SCWMssOS::Saving the mss changes D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-04.11:10:39::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-05-04.11:10:39::SCWMssOS::Completed writemss as part of save.
TRACE::2021-05-04.11:10:39::SCWMssOS::Commit changes completed.
TRACE::2021-05-04.11:10:39::SCWPlatform::Trying to open the hw design at D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.11:10:39::SCWPlatform::DSA given D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.11:10:39::SCWPlatform::DSA absoulate path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.11:10:39::SCWPlatform::DSA directory D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw
TRACE::2021-05-04.11:10:39::SCWPlatform:: Platform Path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.11:10:39::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-05-04.11:10:39::SCWPlatform::Trying to set the existing hwdb with name top_simple_1
TRACE::2021-05-04.11:10:39::SCWPlatform::Opened existing hwdb top_simple_1
TRACE::2021-05-04.11:10:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-04.11:10:39::SCWMssOS::Checking the sw design at  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-04.11:10:39::SCWMssOS::DEBUG:  swdes dump  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-05-04.11:10:39::SCWMssOS::Sw design exists and opened at  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-04.11:10:39::SCWPlatform::Trying to open the hw design at D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.11:10:39::SCWPlatform::DSA given D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.11:10:39::SCWPlatform::DSA absoulate path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.11:10:39::SCWPlatform::DSA directory D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw
TRACE::2021-05-04.11:10:39::SCWPlatform:: Platform Path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.11:10:39::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-05-04.11:10:39::SCWPlatform::Trying to set the existing hwdb with name top_simple_1
TRACE::2021-05-04.11:10:39::SCWPlatform::Opened existing hwdb top_simple_1
TRACE::2021-05-04.11:10:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-04.11:10:39::SCWMssOS::Checking the sw design at  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-04.11:10:39::SCWMssOS::DEBUG:  swdes dump  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-05-04.11:10:39::SCWMssOS::Sw design exists and opened at  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-04.11:10:39::SCWWriter::formatted JSON is {
	"platformName":	"simple_hw",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"simple_hw",
	"platHandOff":	"D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/top_simple.xsa",
	"platIntHandOff":	"<platformDir>/hw/top_simple.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"simple_hw",
	"systems":	[{
			"systemName":	"simple_hw",
			"systemDesc":	"simple_hw",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"simple_hw",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"3c0a30bf8dd8567f6f4993dd134ea95a",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"D:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"D:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"ba9b700ab38403a5570b4c2dd9dc39e7",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2021-05-04.11:10:39::SCWPlatform::updated the xpfm file.
TRACE::2021-05-04.11:10:39::SCWPlatform::Trying to open the hw design at D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.11:10:39::SCWPlatform::DSA given D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.11:10:39::SCWPlatform::DSA absoulate path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.11:10:39::SCWPlatform::DSA directory D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw
TRACE::2021-05-04.11:10:39::SCWPlatform:: Platform Path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.11:10:39::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-05-04.11:10:39::SCWPlatform::Trying to set the existing hwdb with name top_simple_1
TRACE::2021-05-04.11:10:39::SCWPlatform::Opened existing hwdb top_simple_1
TRACE::2021-05-04.11:10:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-04.11:10:39::SCWMssOS::Checking the sw design at  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-04.11:10:39::SCWMssOS::DEBUG:  swdes dump  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-05-04.11:10:39::SCWMssOS::Sw design exists and opened at  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-04.14:31:18::SCWPlatform::Clearing the existing platform
TRACE::2021-05-04.14:31:18::SCWSystem::Clearing the existing sysconfig
TRACE::2021-05-04.14:31:18::SCWBDomain::clearing the fsbl build
TRACE::2021-05-04.14:31:19::SCWMssOS::Removing the swdes entry for  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-04.14:31:19::SCWMssOS::Removing the swdes entry for  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-04.14:31:19::SCWSystem::Clearing the domains completed.
TRACE::2021-05-04.14:31:19::SCWPlatform::Clearing the opened hw db.
TRACE::2021-05-04.14:31:19::SCWPlatform::DSA given D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.14:31:19::SCWPlatform::DSA absoulate path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.14:31:19::SCWPlatform:: Platform location is D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw
TRACE::2021-05-04.14:31:19::SCWPlatform:: Platform Path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.14:31:19::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-05-04.14:31:19::SCWPlatform::Removing the HwDB with name D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.14:31:19::SCWPlatform::Trying to open the hw design at D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.14:31:19::SCWPlatform::DSA given D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.14:31:19::SCWPlatform::DSA absoulate path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.14:31:19::SCWPlatform::DSA directory D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw
TRACE::2021-05-04.14:31:19::SCWPlatform:: Platform Path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.14:31:19::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-05-04.14:31:19::SCWPlatform::Do not have an existing db opened. 
TRACE::2021-05-04.14:31:22::SCWPlatform::Opened new HwDB with name top_simple_3
TRACE::2021-05-04.14:31:22::SCWReader::Active system found as  simple_hw
TRACE::2021-05-04.14:31:22::SCWReader::Handling sysconfig simple_hw
TRACE::2021-05-04.14:31:22::SCWDomain::checking for install qemu data   : 
TRACE::2021-05-04.14:31:22::SCWDomain:: Using the QEMU Data from install at  : D:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/
TRACE::2021-05-04.14:31:22::SCWDomain:: Using the QEMU args  from install at  : D:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2021-05-04.14:31:22::SCWPlatform::Trying to open the hw design at D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.14:31:22::SCWPlatform::DSA given D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.14:31:22::SCWPlatform::DSA absoulate path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.14:31:22::SCWPlatform::DSA directory D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw
TRACE::2021-05-04.14:31:22::SCWPlatform:: Platform Path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.14:31:22::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-05-04.14:31:22::SCWPlatform::Trying to set the existing hwdb with name top_simple_3
TRACE::2021-05-04.14:31:22::SCWPlatform::Opened existing hwdb top_simple_3
TRACE::2021-05-04.14:31:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-04.14:31:22::SCWPlatform::Trying to open the hw design at D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.14:31:22::SCWPlatform::DSA given D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.14:31:22::SCWPlatform::DSA absoulate path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.14:31:22::SCWPlatform::DSA directory D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw
TRACE::2021-05-04.14:31:22::SCWPlatform:: Platform Path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.14:31:22::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-05-04.14:31:22::SCWPlatform::Trying to set the existing hwdb with name top_simple_3
TRACE::2021-05-04.14:31:22::SCWPlatform::Opened existing hwdb top_simple_3
TRACE::2021-05-04.14:31:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-04.14:31:22::SCWPlatform::Trying to open the hw design at D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.14:31:22::SCWPlatform::DSA given D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.14:31:22::SCWPlatform::DSA absoulate path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.14:31:22::SCWPlatform::DSA directory D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw
TRACE::2021-05-04.14:31:22::SCWPlatform:: Platform Path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.14:31:22::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-05-04.14:31:22::SCWPlatform::Trying to set the existing hwdb with name top_simple_3
TRACE::2021-05-04.14:31:22::SCWPlatform::Opened existing hwdb top_simple_3
TRACE::2021-05-04.14:31:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-04.14:31:22::SCWReader::Boot application domain added for zynq_fsbl
TRACE::2021-05-04.14:31:22::SCWPlatform::Trying to open the hw design at D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.14:31:22::SCWPlatform::DSA given D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.14:31:22::SCWPlatform::DSA absoulate path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.14:31:22::SCWPlatform::DSA directory D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw
TRACE::2021-05-04.14:31:22::SCWPlatform:: Platform Path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.14:31:22::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-05-04.14:31:22::SCWPlatform::Trying to set the existing hwdb with name top_simple_3
TRACE::2021-05-04.14:31:22::SCWPlatform::Opened existing hwdb top_simple_3
TRACE::2021-05-04.14:31:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-04.14:31:22::SCWMssOS::Checking the sw design at  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-04.14:31:22::SCWMssOS::DEBUG:  swdes dump  
TRACE::2021-05-04.14:31:22::SCWMssOS::No sw design opened at  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-04.14:31:22::SCWMssOS::mss exists loading the mss file  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-04.14:31:22::SCWMssOS::Opened the sw design from mss  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-04.14:31:22::SCWMssOS::Adding the swdes entry D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2021-05-04.14:31:22::SCWMssOS::updating the scw layer about changes
TRACE::2021-05-04.14:31:22::SCWMssOS::Opened the sw design.  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-04.14:31:22::SCWPlatform::Trying to open the hw design at D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.14:31:22::SCWPlatform::DSA given D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.14:31:22::SCWPlatform::DSA absoulate path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.14:31:22::SCWPlatform::DSA directory D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw
TRACE::2021-05-04.14:31:22::SCWPlatform:: Platform Path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.14:31:22::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-05-04.14:31:22::SCWPlatform::Trying to set the existing hwdb with name top_simple_3
TRACE::2021-05-04.14:31:22::SCWPlatform::Opened existing hwdb top_simple_3
TRACE::2021-05-04.14:31:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-04.14:31:22::SCWMssOS::Checking the sw design at  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-04.14:31:22::SCWMssOS::DEBUG:  swdes dump  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-05-04.14:31:22::SCWMssOS::Sw design exists and opened at  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-04.14:31:22::SCWMssOS:: library already available in sw design:  xilffs:4.3
TRACE::2021-05-04.14:31:22::SCWPlatform::Trying to open the hw design at D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.14:31:22::SCWPlatform::DSA given D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.14:31:22::SCWPlatform::DSA absoulate path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.14:31:22::SCWPlatform::DSA directory D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw
TRACE::2021-05-04.14:31:22::SCWPlatform:: Platform Path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.14:31:22::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-05-04.14:31:22::SCWPlatform::Trying to set the existing hwdb with name top_simple_3
TRACE::2021-05-04.14:31:22::SCWPlatform::Opened existing hwdb top_simple_3
TRACE::2021-05-04.14:31:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-04.14:31:22::SCWMssOS::Checking the sw design at  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-04.14:31:22::SCWMssOS::DEBUG:  swdes dump  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-05-04.14:31:22::SCWMssOS::Sw design exists and opened at  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-04.14:31:22::SCWMssOS:: library already available in sw design:  xilrsa:1.6
TRACE::2021-05-04.14:31:22::SCWMssOS::Saving the mss changes D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-04.14:31:22::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-05-04.14:31:22::SCWMssOS::Completed writemss as part of save.
TRACE::2021-05-04.14:31:22::SCWMssOS::Commit changes completed.
TRACE::2021-05-04.14:31:22::SCWReader::Adding prebuilt librarypaths as   
TRACE::2021-05-04.14:31:22::SCWReader::Adding prebuilt incpaths  as   
TRACE::2021-05-04.14:31:22::SCWPlatform::Trying to open the hw design at D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.14:31:22::SCWPlatform::DSA given D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.14:31:22::SCWPlatform::DSA absoulate path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.14:31:22::SCWPlatform::DSA directory D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw
TRACE::2021-05-04.14:31:22::SCWPlatform:: Platform Path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.14:31:22::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-05-04.14:31:22::SCWPlatform::Trying to set the existing hwdb with name top_simple_3
TRACE::2021-05-04.14:31:22::SCWPlatform::Opened existing hwdb top_simple_3
TRACE::2021-05-04.14:31:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-04.14:31:22::SCWMssOS::Checking the sw design at  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-04.14:31:22::SCWMssOS::DEBUG:  swdes dump  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-05-04.14:31:22::SCWMssOS::Sw design exists and opened at  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-04.14:31:22::SCWReader::No isolation master present  
TRACE::2021-05-04.14:31:22::SCWDomain::checking for install qemu data   : 
TRACE::2021-05-04.14:31:22::SCWDomain:: Using the QEMU Data from install at  : D:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/
TRACE::2021-05-04.14:31:22::SCWDomain:: Using the QEMU args  from install at  : D:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2021-05-04.14:31:22::SCWPlatform::Trying to open the hw design at D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.14:31:22::SCWPlatform::DSA given D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.14:31:22::SCWPlatform::DSA absoulate path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.14:31:22::SCWPlatform::DSA directory D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw
TRACE::2021-05-04.14:31:22::SCWPlatform:: Platform Path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.14:31:22::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-05-04.14:31:22::SCWPlatform::Trying to set the existing hwdb with name top_simple_3
TRACE::2021-05-04.14:31:22::SCWPlatform::Opened existing hwdb top_simple_3
TRACE::2021-05-04.14:31:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-04.14:31:22::SCWPlatform::Trying to open the hw design at D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.14:31:22::SCWPlatform::DSA given D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.14:31:22::SCWPlatform::DSA absoulate path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.14:31:22::SCWPlatform::DSA directory D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw
TRACE::2021-05-04.14:31:22::SCWPlatform:: Platform Path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.14:31:22::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-05-04.14:31:22::SCWPlatform::Trying to set the existing hwdb with name top_simple_3
TRACE::2021-05-04.14:31:22::SCWPlatform::Opened existing hwdb top_simple_3
TRACE::2021-05-04.14:31:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-04.14:31:22::SCWPlatform::Trying to open the hw design at D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.14:31:22::SCWPlatform::DSA given D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.14:31:22::SCWPlatform::DSA absoulate path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.14:31:22::SCWPlatform::DSA directory D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw
TRACE::2021-05-04.14:31:22::SCWPlatform:: Platform Path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.14:31:22::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-05-04.14:31:22::SCWPlatform::Trying to set the existing hwdb with name top_simple_3
TRACE::2021-05-04.14:31:22::SCWPlatform::Opened existing hwdb top_simple_3
TRACE::2021-05-04.14:31:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-04.14:31:22::SCWMssOS::Checking the sw design at  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-04.14:31:22::SCWMssOS::DEBUG:  swdes dump  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-05-04.14:31:22::SCWMssOS::No sw design opened at  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-04.14:31:22::SCWMssOS::mss exists loading the mss file  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-04.14:31:22::SCWMssOS::Opened the sw design from mss  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-04.14:31:22::SCWMssOS::Adding the swdes entry D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2021-05-04.14:31:22::SCWMssOS::updating the scw layer about changes
TRACE::2021-05-04.14:31:22::SCWMssOS::Opened the sw design.  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-04.14:31:22::SCWPlatform::Trying to open the hw design at D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.14:31:22::SCWPlatform::DSA given D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.14:31:22::SCWPlatform::DSA absoulate path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.14:31:22::SCWPlatform::DSA directory D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw
TRACE::2021-05-04.14:31:22::SCWPlatform:: Platform Path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.14:31:22::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-05-04.14:31:22::SCWPlatform::Trying to set the existing hwdb with name top_simple_3
TRACE::2021-05-04.14:31:22::SCWPlatform::Opened existing hwdb top_simple_3
TRACE::2021-05-04.14:31:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-04.14:31:22::SCWMssOS::Checking the sw design at  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-04.14:31:22::SCWMssOS::DEBUG:  swdes dump  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-05-04.14:31:22::SCWMssOS::Sw design exists and opened at  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-04.14:31:22::SCWMssOS:: library already available in sw design:  xilffs:4.3
TRACE::2021-05-04.14:31:22::SCWMssOS::Saving the mss changes D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-04.14:31:22::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-05-04.14:31:22::SCWMssOS::Completed writemss as part of save.
TRACE::2021-05-04.14:31:22::SCWMssOS::Commit changes completed.
TRACE::2021-05-04.14:31:22::SCWReader::Adding prebuilt librarypaths as   
TRACE::2021-05-04.14:31:22::SCWReader::Adding prebuilt incpaths  as   
TRACE::2021-05-04.14:31:22::SCWPlatform::Trying to open the hw design at D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.14:31:22::SCWPlatform::DSA given D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.14:31:22::SCWPlatform::DSA absoulate path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.14:31:22::SCWPlatform::DSA directory D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw
TRACE::2021-05-04.14:31:22::SCWPlatform:: Platform Path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.14:31:22::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-05-04.14:31:22::SCWPlatform::Trying to set the existing hwdb with name top_simple_3
TRACE::2021-05-04.14:31:22::SCWPlatform::Opened existing hwdb top_simple_3
TRACE::2021-05-04.14:31:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-04.14:31:22::SCWMssOS::Checking the sw design at  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-04.14:31:22::SCWMssOS::DEBUG:  swdes dump  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-05-04.14:31:22::SCWMssOS::Sw design exists and opened at  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-04.14:31:22::SCWReader::No isolation master present  
TRACE::2021-05-04.14:31:33::SCWPlatform::Trying to open the hw design at D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.14:31:33::SCWPlatform::DSA given D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.14:31:33::SCWPlatform::DSA absoulate path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.14:31:33::SCWPlatform::DSA directory D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw
TRACE::2021-05-04.14:31:33::SCWPlatform:: Platform Path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.14:31:33::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-05-04.14:31:33::SCWPlatform::Trying to set the existing hwdb with name top_simple_3
TRACE::2021-05-04.14:31:33::SCWPlatform::Opened existing hwdb top_simple_3
TRACE::2021-05-04.14:31:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-04.14:31:33::SCWPlatform::DSA given D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/tempdsa/top_simple.xsa
TRACE::2021-05-04.14:31:33::SCWPlatform::DSA absoulate path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/tempdsa/top_simple.xsa
TRACE::2021-05-04.14:31:33::SCWPlatform:: Platform location is D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/tempdsa
TRACE::2021-05-04.14:31:33::SCWPlatform:: Platform Path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/tempdsa/top_simple.xsa
TRACE::2021-05-04.14:31:33::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-05-04.14:31:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-04.14:31:37::SCWMssOS::Doing hw sync for the mss in domain: zynq_fsbl
TRACE::2021-05-04.14:31:37::SCWPlatform::Trying to open the hw design at D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.14:31:37::SCWPlatform::DSA given D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.14:31:37::SCWPlatform::DSA absoulate path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.14:31:37::SCWPlatform::DSA directory D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw
TRACE::2021-05-04.14:31:37::SCWPlatform:: Platform Path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.14:31:37::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-05-04.14:31:37::SCWPlatform::Trying to set the existing hwdb with name top_simple_3
TRACE::2021-05-04.14:31:37::SCWPlatform::Opened existing hwdb top_simple_3
TRACE::2021-05-04.14:31:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-04.14:31:37::SCWPlatform::Trying to open the hw design at D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.14:31:37::SCWPlatform::DSA given D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.14:31:37::SCWPlatform::DSA absoulate path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.14:31:37::SCWPlatform::DSA directory D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw
TRACE::2021-05-04.14:31:37::SCWPlatform:: Platform Path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.14:31:37::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-05-04.14:31:37::SCWPlatform::Trying to set the existing hwdb with name top_simple_3
TRACE::2021-05-04.14:31:37::SCWPlatform::Opened existing hwdb top_simple_3
TRACE::2021-05-04.14:31:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-04.14:31:37::SCWMssOS::Checking the sw design at  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-04.14:31:37::SCWMssOS::DEBUG:  swdes dump  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-05-04.14:31:37::SCWMssOS::Sw design exists and opened at  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-04.14:31:37::SCWPlatform::Trying to open the hw design at D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/tempdsa/top_simple.xsa
TRACE::2021-05-04.14:31:37::SCWPlatform::DSA given D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/tempdsa/top_simple.xsa
TRACE::2021-05-04.14:31:37::SCWPlatform::DSA absoulate path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/tempdsa/top_simple.xsa
TRACE::2021-05-04.14:31:37::SCWPlatform::DSA directory D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/tempdsa
TRACE::2021-05-04.14:31:37::SCWPlatform:: Platform Path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/tempdsa/top_simple.xsa
TRACE::2021-05-04.14:31:37::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-05-04.14:31:37::SCWPlatform::update - Opened existing hwdb top_simple_4
TRACE::2021-05-04.14:31:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-04.14:31:37::SCWMssOS::Doing hw sync for the mss in domain: standalone_domain
TRACE::2021-05-04.14:31:37::SCWPlatform::Trying to open the hw design at D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.14:31:37::SCWPlatform::DSA given D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.14:31:37::SCWPlatform::DSA absoulate path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.14:31:37::SCWPlatform::DSA directory D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw
TRACE::2021-05-04.14:31:37::SCWPlatform:: Platform Path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.14:31:37::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-05-04.14:31:37::SCWPlatform::Trying to set the existing hwdb with name top_simple_3
TRACE::2021-05-04.14:31:37::SCWPlatform::Opened existing hwdb top_simple_3
TRACE::2021-05-04.14:31:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-04.14:31:37::SCWPlatform::Trying to open the hw design at D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.14:31:37::SCWPlatform::DSA given D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.14:31:37::SCWPlatform::DSA absoulate path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.14:31:37::SCWPlatform::DSA directory D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw
TRACE::2021-05-04.14:31:37::SCWPlatform:: Platform Path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.14:31:37::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-05-04.14:31:37::SCWPlatform::Trying to set the existing hwdb with name top_simple_3
TRACE::2021-05-04.14:31:37::SCWPlatform::Opened existing hwdb top_simple_3
TRACE::2021-05-04.14:31:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-04.14:31:37::SCWMssOS::Checking the sw design at  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-04.14:31:37::SCWMssOS::DEBUG:  swdes dump  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-05-04.14:31:37::SCWMssOS::Sw design exists and opened at  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-04.14:31:37::SCWPlatform::Trying to open the hw design at D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/tempdsa/top_simple.xsa
TRACE::2021-05-04.14:31:37::SCWPlatform::DSA given D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/tempdsa/top_simple.xsa
TRACE::2021-05-04.14:31:37::SCWPlatform::DSA absoulate path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/tempdsa/top_simple.xsa
TRACE::2021-05-04.14:31:37::SCWPlatform::DSA directory D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/tempdsa
TRACE::2021-05-04.14:31:37::SCWPlatform:: Platform Path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/tempdsa/top_simple.xsa
TRACE::2021-05-04.14:31:37::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-05-04.14:31:37::SCWPlatform::update - Opened existing hwdb top_simple_4
TRACE::2021-05-04.14:31:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-04.14:31:37::SCWMssOS::Saving the mss changes D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-04.14:31:37::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-05-04.14:31:37::SCWMssOS::Completed writemss as part of save.
TRACE::2021-05-04.14:31:37::SCWMssOS::Commit changes completed.
TRACE::2021-05-04.14:31:37::SCWMssOS::Completed hw sync for the mss in domain: zynq_fsbl
TRACE::2021-05-04.14:31:37::SCWMssOS::Removing the swdes entry for  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-04.14:31:37::SCWMssOS::Saving the mss changes D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-04.14:31:37::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-05-04.14:31:37::SCWMssOS::Completed writemss as part of save.
TRACE::2021-05-04.14:31:37::SCWMssOS::Commit changes completed.
TRACE::2021-05-04.14:31:37::SCWMssOS::Completed hw sync for the mss in domain: standalone_domain
TRACE::2021-05-04.14:31:37::SCWMssOS::Removing the swdes entry for  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-04.14:31:37::SCWPlatform::Trying to open the hw design at D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.14:31:37::SCWPlatform::DSA given D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.14:31:37::SCWPlatform::DSA absoulate path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.14:31:37::SCWPlatform::DSA directory D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw
TRACE::2021-05-04.14:31:37::SCWPlatform:: Platform Path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.14:31:37::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-05-04.14:31:37::SCWPlatform::Do not have an existing db opened. 
TRACE::2021-05-04.14:31:41::SCWPlatform::Opened new HwDB with name top_simple_5
TRACE::2021-05-04.14:31:41::SCWPlatform::Trying to open the hw design at D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.14:31:41::SCWPlatform::DSA given D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.14:31:41::SCWPlatform::DSA absoulate path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.14:31:41::SCWPlatform::DSA directory D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw
TRACE::2021-05-04.14:31:41::SCWPlatform:: Platform Path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.14:31:41::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-05-04.14:31:41::SCWPlatform::Trying to set the existing hwdb with name top_simple_5
TRACE::2021-05-04.14:31:41::SCWPlatform::Opened existing hwdb top_simple_5
TRACE::2021-05-04.14:31:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-04.14:31:41::SCWMssOS::Checking the sw design at  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-04.14:31:41::SCWMssOS::DEBUG:  swdes dump  
TRACE::2021-05-04.14:31:41::SCWMssOS::No sw design opened at  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-04.14:31:41::SCWMssOS::mss exists loading the mss file  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-04.14:31:41::SCWMssOS::Opened the sw design from mss  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-04.14:31:41::SCWMssOS::Adding the swdes entry D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2021-05-04.14:31:41::SCWMssOS::updating the scw layer about changes
TRACE::2021-05-04.14:31:41::SCWMssOS::Opened the sw design.  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-04.14:31:41::SCWMssOS::Saving the mss changes D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-04.14:31:41::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-05-04.14:31:41::SCWMssOS::Completed writemss as part of save.
TRACE::2021-05-04.14:31:41::SCWMssOS::Commit changes completed.
TRACE::2021-05-04.14:31:41::SCWMssOS::Saving the mss changes D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-04.14:31:41::SCWMssOS::Adding the swdes entry, mss present, able to open swdb D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2021-05-04.14:31:41::SCWMssOS::Writing the mss file completed D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-04.14:31:41::SCWMssOS::Commit changes completed.
TRACE::2021-05-04.14:31:41::SCWPlatform::Trying to open the hw design at D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.14:31:41::SCWPlatform::DSA given D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.14:31:41::SCWPlatform::DSA absoulate path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.14:31:41::SCWPlatform::DSA directory D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw
TRACE::2021-05-04.14:31:41::SCWPlatform:: Platform Path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.14:31:41::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-05-04.14:31:41::SCWPlatform::Trying to set the existing hwdb with name top_simple_5
TRACE::2021-05-04.14:31:41::SCWPlatform::Opened existing hwdb top_simple_5
TRACE::2021-05-04.14:31:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-04.14:31:41::SCWMssOS::Checking the sw design at  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-04.14:31:41::SCWMssOS::DEBUG:  swdes dump  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-05-04.14:31:41::SCWMssOS::Sw design exists and opened at  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-04.14:31:41::SCWPlatform::Trying to open the hw design at D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.14:31:41::SCWPlatform::DSA given D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.14:31:41::SCWPlatform::DSA absoulate path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.14:31:41::SCWPlatform::DSA directory D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw
TRACE::2021-05-04.14:31:41::SCWPlatform:: Platform Path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.14:31:41::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-05-04.14:31:41::SCWPlatform::Trying to set the existing hwdb with name top_simple_5
TRACE::2021-05-04.14:31:41::SCWPlatform::Opened existing hwdb top_simple_5
TRACE::2021-05-04.14:31:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-04.14:31:41::SCWMssOS::Checking the sw design at  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-04.14:31:41::SCWMssOS::DEBUG:  swdes dump  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-05-04.14:31:41::SCWMssOS::Sw design exists and opened at  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-04.14:31:41::SCWWriter::formatted JSON is {
	"platformName":	"simple_hw",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"simple_hw",
	"platHandOff":	"D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/top_simple.xsa",
	"platIntHandOff":	"<platformDir>/hw/top_simple.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"simple_hw",
	"systems":	[{
			"systemName":	"simple_hw",
			"systemDesc":	"simple_hw",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"simple_hw",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"3c0a30bf8dd8567f6f4993dd134ea95a",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"D:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"D:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"ba9b700ab38403a5570b4c2dd9dc39e7",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2021-05-04.15:02:38::SCWPlatform::Started generating the artifacts platform simple_hw
TRACE::2021-05-04.15:02:38::SCWPlatform::Sanity checking of platform is completed
LOG::2021-05-04.15:02:38::SCWPlatform::Started generating the artifacts for system configuration simple_hw
LOG::2021-05-04.15:02:38::SCWSystem::Checking the domain zynq_fsbl
LOG::2021-05-04.15:02:38::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2021-05-04.15:02:38::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2021-05-04.15:02:38::SCWDomain::Skipping the build for domain :  zynq_fsbl
LOG::2021-05-04.15:02:38::SCWSystem::Checking the domain standalone_domain
LOG::2021-05-04.15:02:38::SCWSystem::Not a boot domain 
LOG::2021-05-04.15:02:38::SCWSystem::Started Processing the domain standalone_domain
TRACE::2021-05-04.15:02:38::SCWDomain::Generating domain artifcats
TRACE::2021-05-04.15:02:38::SCWMssOS::Generating standalone artifcats
TRACE::2021-05-04.15:02:38::SCWMssOS::Copying the qemu file from  D:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt To D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/export/simple_hw/sw/simple_hw/qemu/
TRACE::2021-05-04.15:02:38::SCWMssOS::Copying the qemu file from  D:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt To D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/export/simple_hw/sw/simple_hw/standalone_domain/qemu/
TRACE::2021-05-04.15:02:38::SCWMssOS:: Copying the user libraries. 
TRACE::2021-05-04.15:02:38::SCWPlatform::Trying to open the hw design at D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.15:02:38::SCWPlatform::DSA given D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.15:02:38::SCWPlatform::DSA absoulate path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.15:02:38::SCWPlatform::DSA directory D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw
TRACE::2021-05-04.15:02:38::SCWPlatform:: Platform Path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.15:02:38::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-05-04.15:02:38::SCWPlatform::Trying to set the existing hwdb with name top_simple_5
TRACE::2021-05-04.15:02:38::SCWPlatform::Opened existing hwdb top_simple_5
TRACE::2021-05-04.15:02:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-04.15:02:38::SCWMssOS::Checking the sw design at  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-04.15:02:38::SCWMssOS::DEBUG:  swdes dump  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-05-04.15:02:38::SCWMssOS::Sw design exists and opened at  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-04.15:02:38::SCWMssOS::Completed writing the mss file at D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2021-05-04.15:02:38::SCWMssOS::Mss edits present, copying mssfile into export location D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-04.15:02:38::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2021-05-04.15:02:38::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2021-05-04.15:02:38::SCWDomain::Skipping the build for domain :  standalone_domain
TRACE::2021-05-04.15:02:38::SCWMssOS::skipping the bsp build ... 
TRACE::2021-05-04.15:02:38::SCWMssOS::Copying to export directory.
TRACE::2021-05-04.15:02:39::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2021-05-04.15:02:39::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2021-05-04.15:02:39::SCWSystem::Completed Processing the domain standalone_domain
LOG::2021-05-04.15:02:39::SCWSystem::Completed Processing the sysconfig simple_hw
LOG::2021-05-04.15:02:39::SCWPlatform::Completed generating the artifacts for system configuration simple_hw
TRACE::2021-05-04.15:02:39::SCWPlatform::Started preparing the platform 
TRACE::2021-05-04.15:02:39::SCWSystem::Writing the bif file for system config simple_hw
TRACE::2021-05-04.15:02:39::SCWSystem::dir created 
TRACE::2021-05-04.15:02:39::SCWSystem::Writing the bif 
TRACE::2021-05-04.15:02:39::SCWPlatform::Started writing the spfm file 
TRACE::2021-05-04.15:02:39::SCWPlatform::Started writing the xpfm file 
TRACE::2021-05-04.15:02:39::SCWPlatform::Completed generating the platform
TRACE::2021-05-04.15:02:39::SCWMssOS::Saving the mss changes D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-04.15:02:39::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-05-04.15:02:39::SCWMssOS::Completed writemss as part of save.
TRACE::2021-05-04.15:02:39::SCWMssOS::Commit changes completed.
TRACE::2021-05-04.15:02:39::SCWMssOS::Saving the mss changes D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-04.15:02:39::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-05-04.15:02:39::SCWMssOS::Completed writemss as part of save.
TRACE::2021-05-04.15:02:39::SCWMssOS::Commit changes completed.
TRACE::2021-05-04.15:02:39::SCWPlatform::Trying to open the hw design at D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.15:02:39::SCWPlatform::DSA given D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.15:02:39::SCWPlatform::DSA absoulate path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.15:02:39::SCWPlatform::DSA directory D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw
TRACE::2021-05-04.15:02:39::SCWPlatform:: Platform Path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.15:02:39::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-05-04.15:02:39::SCWPlatform::Trying to set the existing hwdb with name top_simple_5
TRACE::2021-05-04.15:02:39::SCWPlatform::Opened existing hwdb top_simple_5
TRACE::2021-05-04.15:02:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-04.15:02:39::SCWMssOS::Checking the sw design at  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-04.15:02:39::SCWMssOS::DEBUG:  swdes dump  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-05-04.15:02:39::SCWMssOS::Sw design exists and opened at  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-04.15:02:39::SCWPlatform::Trying to open the hw design at D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.15:02:39::SCWPlatform::DSA given D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.15:02:39::SCWPlatform::DSA absoulate path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.15:02:39::SCWPlatform::DSA directory D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw
TRACE::2021-05-04.15:02:39::SCWPlatform:: Platform Path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.15:02:39::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-05-04.15:02:39::SCWPlatform::Trying to set the existing hwdb with name top_simple_5
TRACE::2021-05-04.15:02:39::SCWPlatform::Opened existing hwdb top_simple_5
TRACE::2021-05-04.15:02:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-04.15:02:39::SCWMssOS::Checking the sw design at  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-04.15:02:39::SCWMssOS::DEBUG:  swdes dump  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-05-04.15:02:39::SCWMssOS::Sw design exists and opened at  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-04.15:02:39::SCWWriter::formatted JSON is {
	"platformName":	"simple_hw",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"simple_hw",
	"platHandOff":	"D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/top_simple.xsa",
	"platIntHandOff":	"<platformDir>/hw/top_simple.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"simple_hw",
	"systems":	[{
			"systemName":	"simple_hw",
			"systemDesc":	"simple_hw",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"simple_hw",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"3c0a30bf8dd8567f6f4993dd134ea95a",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"D:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"D:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"ba9b700ab38403a5570b4c2dd9dc39e7",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2021-05-04.15:02:39::SCWPlatform::updated the xpfm file.
TRACE::2021-05-04.15:02:39::SCWPlatform::Trying to open the hw design at D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.15:02:39::SCWPlatform::DSA given D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.15:02:39::SCWPlatform::DSA absoulate path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.15:02:39::SCWPlatform::DSA directory D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw
TRACE::2021-05-04.15:02:39::SCWPlatform:: Platform Path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.15:02:39::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-05-04.15:02:39::SCWPlatform::Trying to set the existing hwdb with name top_simple_5
TRACE::2021-05-04.15:02:39::SCWPlatform::Opened existing hwdb top_simple_5
TRACE::2021-05-04.15:02:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-04.15:02:39::SCWMssOS::Checking the sw design at  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-04.15:02:39::SCWMssOS::DEBUG:  swdes dump  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-05-04.15:02:39::SCWMssOS::Sw design exists and opened at  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-04.15:39:32::SCWBDomain::System Command Ran  D:&  cd  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl & make clean
TRACE::2021-05-04.15:39:32::SCWBDomain::rm -rf  sd.o  nand.o  image_mover.o  md5.o  fsbl_hooks.o  main.o  nor.o  qspi.o  rsa.o  ps7_init.o  pcap.o  fsbl_handoff.o zynq
TRACE::2021-05-04.15:39:32::SCWBDomain::_fsbl_bsp/ps7_cortexa9_0/lib/libxil.a executable.elf *.o

TRACE::2021-05-04.15:39:32::SCWBDomain::System Command Ran  D:&  cd  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp & make clean
TRACE::2021-05-04.15:39:32::SCWBDomain::make -C ps7_cortexa9_0/libsrc/axidma_v9_11/src -s clean 

TRACE::2021-05-04.15:39:32::SCWBDomain::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src -s clean 

TRACE::2021-05-04.15:39:33::SCWBDomain::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src -s clean 

TRACE::2021-05-04.15:39:33::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ddrps_v1_1/src -s clean 

TRACE::2021-05-04.15:39:33::SCWBDomain::make -C ps7_cortexa9_0/libsrc/devcfg_v3_6/src -s clean 

TRACE::2021-05-04.15:39:33::SCWBDomain::make -C ps7_cortexa9_0/libsrc/dmaps_v2_6/src -s clean 

TRACE::2021-05-04.15:39:33::SCWBDomain::make -C ps7_cortexa9_0/libsrc/emacps_v3_11/src -s clean 

TRACE::2021-05-04.15:39:33::SCWBDomain::make -C ps7_cortexa9_0/libsrc/gpiops_v3_7/src -s clean 

TRACE::2021-05-04.15:39:33::SCWBDomain::make -C ps7_cortexa9_0/libsrc/qspips_v3_7/src -s clean 

TRACE::2021-05-04.15:39:33::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scugic_v4_2/src -s clean 

TRACE::2021-05-04.15:39:33::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scutimer_v2_2/src -s clean 

TRACE::2021-05-04.15:39:33::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_2/src -s clean 

TRACE::2021-05-04.15:39:33::SCWBDomain::make -C ps7_cortexa9_0/libsrc/sdps_v3_9/src -s clean 

TRACE::2021-05-04.15:39:33::SCWBDomain::make -C ps7_cortexa9_0/libsrc/standalone_v7_2/src -s clean 

TRACE::2021-05-04.15:39:33::SCWBDomain::make -C ps7_cortexa9_0/libsrc/uartps_v3_9/src -s clean 

TRACE::2021-05-04.15:39:33::SCWBDomain::make -C ps7_cortexa9_0/libsrc/usbps_v2_5/src -s clean 

TRACE::2021-05-04.15:39:33::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xadcps_v2_4/src -s clean 

TRACE::2021-05-04.15:39:33::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilffs_v4_3/src -s clean 

TRACE::2021-05-04.15:39:33::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilrsa_v1_6/src -s clean 

TRACE::2021-05-04.15:39:33::SCWBDomain::rm -f ps7_cortexa9_0/lib/libxil.a

TRACE::2021-05-04.15:39:33::SCWMssOS::cleaning the bsp 
TRACE::2021-05-04.15:39:33::SCWMssOS::System Command Ran  D: & cd  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp & make clean 
TRACE::2021-05-04.15:39:33::SCWMssOS::make -C ps7_cortexa9_0/libsrc/axidma_v9_11/src -s clean 

TRACE::2021-05-04.15:39:33::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src -s clean 

TRACE::2021-05-04.15:39:33::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src -s clean 

TRACE::2021-05-04.15:39:33::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_1/src -s clean 

TRACE::2021-05-04.15:39:33::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_6/src -s clean 

TRACE::2021-05-04.15:39:33::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_6/src -s clean 

TRACE::2021-05-04.15:39:33::SCWMssOS::make -C ps7_cortexa9_0/libsrc/emacps_v3_11/src -s clean 

TRACE::2021-05-04.15:39:33::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpiops_v3_7/src -s clean 

TRACE::2021-05-04.15:39:33::SCWMssOS::make -C ps7_cortexa9_0/libsrc/qspips_v3_7/src -s clean 

TRACE::2021-05-04.15:39:33::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v4_2/src -s clean 

TRACE::2021-05-04.15:39:33::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_2/src -s clean 

TRACE::2021-05-04.15:39:33::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_2/src -s clean 

TRACE::2021-05-04.15:39:33::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v3_9/src -s clean 

TRACE::2021-05-04.15:39:33::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v7_2/src -s clean 

TRACE::2021-05-04.15:39:34::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_9/src -s clean 

TRACE::2021-05-04.15:39:34::SCWMssOS::make -C ps7_cortexa9_0/libsrc/usbps_v2_5/src -s clean 

TRACE::2021-05-04.15:39:34::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_4/src -s clean 

TRACE::2021-05-04.15:39:34::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xilffs_v4_3/src -s clean 

TRACE::2021-05-04.15:39:34::SCWMssOS::rm -f ps7_cortexa9_0/lib/libxil.a

LOG::2021-05-04.15:39:36::SCWPlatform::Started generating the artifacts platform simple_hw
TRACE::2021-05-04.15:39:36::SCWPlatform::Sanity checking of platform is completed
LOG::2021-05-04.15:39:36::SCWPlatform::Started generating the artifacts for system configuration simple_hw
LOG::2021-05-04.15:39:36::SCWSystem::Checking the domain zynq_fsbl
LOG::2021-05-04.15:39:36::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2021-05-04.15:39:36::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2021-05-04.15:39:36::SCWDomain::Building the domain as part of full build :  zynq_fsbl
TRACE::2021-05-04.15:39:36::SCWPlatform::Trying to open the hw design at D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.15:39:36::SCWPlatform::DSA given D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.15:39:36::SCWPlatform::DSA absoulate path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.15:39:36::SCWPlatform::DSA directory D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw
TRACE::2021-05-04.15:39:36::SCWPlatform:: Platform Path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.15:39:36::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-05-04.15:39:36::SCWPlatform::Trying to set the existing hwdb with name top_simple_5
TRACE::2021-05-04.15:39:36::SCWPlatform::Opened existing hwdb top_simple_5
TRACE::2021-05-04.15:39:36::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-04.15:39:36::SCWMssOS::Checking the sw design at  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-04.15:39:36::SCWMssOS::DEBUG:  swdes dump  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-05-04.15:39:36::SCWMssOS::Sw design exists and opened at  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-04.15:39:36::SCWBDomain::Completed writing the mss file at D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp
TRACE::2021-05-04.15:39:36::SCWBDomain::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2021-05-04.15:39:36::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2021-05-04.15:39:36::SCWBDomain::System Command Ran  D:&  cd  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl & make 
TRACE::2021-05-04.15:39:36::SCWBDomain::make -C zynq_fsbl_bsp

TRACE::2021-05-04.15:39:36::SCWBDomain::make[1]: Entering directory 'D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bs
TRACE::2021-05-04.15:39:36::SCWBDomain::p'

TRACE::2021-05-04.15:39:36::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/axidma_v9_11/src"

TRACE::2021-05-04.15:39:36::SCWBDomain::make -C ps7_cortexa9_0/libsrc/axidma_v9_11/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2021-05-04.15:39:36::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2021-05-04.15:39:36::SCWBDomain::tartfiles -g -Wall -Wextra"

TRACE::2021-05-04.15:39:36::SCWBDomain::make[2]: Entering directory 'D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bs
TRACE::2021-05-04.15:39:36::SCWBDomain::p/ps7_cortexa9_0/libsrc/axidma_v9_11/src'

TRACE::2021-05-04.15:39:36::SCWBDomain::make[2]: Leaving directory 'D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp
TRACE::2021-05-04.15:39:36::SCWBDomain::/ps7_cortexa9_0/libsrc/axidma_v9_11/src'

TRACE::2021-05-04.15:39:36::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src"

TRACE::2021-05-04.15:39:36::SCWBDomain::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2021-05-04.15:39:36::SCWBDomain::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2021-05-04.15:39:36::SCWBDomain::ard -nostartfiles -g -Wall -Wextra"

TRACE::2021-05-04.15:39:36::SCWBDomain::make[2]: Entering directory 'D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bs
TRACE::2021-05-04.15:39:36::SCWBDomain::p/ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src'

TRACE::2021-05-04.15:39:36::SCWBDomain::make[2]: Leaving directory 'D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp
TRACE::2021-05-04.15:39:36::SCWBDomain::/ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src'

TRACE::2021-05-04.15:39:36::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src"

TRACE::2021-05-04.15:39:36::SCWBDomain::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2021-05-04.15:39:36::SCWBDomain::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2021-05-04.15:39:36::SCWBDomain:: -nostartfiles -g -Wall -Wextra"

TRACE::2021-05-04.15:39:36::SCWBDomain::make[2]: Entering directory 'D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bs
TRACE::2021-05-04.15:39:36::SCWBDomain::p/ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src'

TRACE::2021-05-04.15:39:36::SCWBDomain::make[2]: Leaving directory 'D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp
TRACE::2021-05-04.15:39:36::SCWBDomain::/ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src'

TRACE::2021-05-04.15:39:36::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_1/src"

TRACE::2021-05-04.15:39:36::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ddrps_v1_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2021-05-04.15:39:36::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2021-05-04.15:39:36::SCWBDomain::rtfiles -g -Wall -Wextra"

TRACE::2021-05-04.15:39:36::SCWBDomain::make[2]: Entering directory 'D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bs
TRACE::2021-05-04.15:39:36::SCWBDomain::p/ps7_cortexa9_0/libsrc/ddrps_v1_1/src'

TRACE::2021-05-04.15:39:36::SCWBDomain::make[2]: Leaving directory 'D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp
TRACE::2021-05-04.15:39:36::SCWBDomain::/ps7_cortexa9_0/libsrc/ddrps_v1_1/src'

TRACE::2021-05-04.15:39:36::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_6/src"

TRACE::2021-05-04.15:39:36::SCWBDomain::make -C ps7_cortexa9_0/libsrc/devcfg_v3_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-05-04.15:39:36::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-05-04.15:39:36::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2021-05-04.15:39:37::SCWBDomain::make[2]: Entering directory 'D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bs
TRACE::2021-05-04.15:39:37::SCWBDomain::p/ps7_cortexa9_0/libsrc/devcfg_v3_6/src'

TRACE::2021-05-04.15:39:37::SCWBDomain::make[2]: Leaving directory 'D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp
TRACE::2021-05-04.15:39:37::SCWBDomain::/ps7_cortexa9_0/libsrc/devcfg_v3_6/src'

TRACE::2021-05-04.15:39:37::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_6/src"

TRACE::2021-05-04.15:39:37::SCWBDomain::make -C ps7_cortexa9_0/libsrc/dmaps_v2_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2021-05-04.15:39:37::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2021-05-04.15:39:37::SCWBDomain::rtfiles -g -Wall -Wextra"

TRACE::2021-05-04.15:39:37::SCWBDomain::make[2]: Entering directory 'D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bs
TRACE::2021-05-04.15:39:37::SCWBDomain::p/ps7_cortexa9_0/libsrc/dmaps_v2_6/src'

TRACE::2021-05-04.15:39:37::SCWBDomain::make[2]: Leaving directory 'D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp
TRACE::2021-05-04.15:39:37::SCWBDomain::/ps7_cortexa9_0/libsrc/dmaps_v2_6/src'

TRACE::2021-05-04.15:39:37::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/emacps_v3_11/src"

TRACE::2021-05-04.15:39:37::SCWBDomain::make -C ps7_cortexa9_0/libsrc/emacps_v3_11/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2021-05-04.15:39:37::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2021-05-04.15:39:37::SCWBDomain::tartfiles -g -Wall -Wextra"

TRACE::2021-05-04.15:39:37::SCWBDomain::make[2]: Entering directory 'D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bs
TRACE::2021-05-04.15:39:37::SCWBDomain::p/ps7_cortexa9_0/libsrc/emacps_v3_11/src'

TRACE::2021-05-04.15:39:37::SCWBDomain::make[2]: Leaving directory 'D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp
TRACE::2021-05-04.15:39:37::SCWBDomain::/ps7_cortexa9_0/libsrc/emacps_v3_11/src'

TRACE::2021-05-04.15:39:37::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/gpiops_v3_7/src"

TRACE::2021-05-04.15:39:37::SCWBDomain::make -C ps7_cortexa9_0/libsrc/gpiops_v3_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-05-04.15:39:37::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-05-04.15:39:37::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2021-05-04.15:39:37::SCWBDomain::make[2]: Entering directory 'D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bs
TRACE::2021-05-04.15:39:37::SCWBDomain::p/ps7_cortexa9_0/libsrc/gpiops_v3_7/src'

TRACE::2021-05-04.15:39:37::SCWBDomain::make[2]: Leaving directory 'D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp
TRACE::2021-05-04.15:39:37::SCWBDomain::/ps7_cortexa9_0/libsrc/gpiops_v3_7/src'

TRACE::2021-05-04.15:39:37::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/qspips_v3_7/src"

TRACE::2021-05-04.15:39:37::SCWBDomain::make -C ps7_cortexa9_0/libsrc/qspips_v3_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-05-04.15:39:37::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-05-04.15:39:37::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2021-05-04.15:39:37::SCWBDomain::make[2]: Entering directory 'D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bs
TRACE::2021-05-04.15:39:37::SCWBDomain::p/ps7_cortexa9_0/libsrc/qspips_v3_7/src'

TRACE::2021-05-04.15:39:37::SCWBDomain::make[2]: Leaving directory 'D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp
TRACE::2021-05-04.15:39:37::SCWBDomain::/ps7_cortexa9_0/libsrc/qspips_v3_7/src'

TRACE::2021-05-04.15:39:37::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scugic_v4_2/src"

TRACE::2021-05-04.15:39:37::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scugic_v4_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-05-04.15:39:37::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-05-04.15:39:37::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2021-05-04.15:39:37::SCWBDomain::make[2]: Entering directory 'D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bs
TRACE::2021-05-04.15:39:37::SCWBDomain::p/ps7_cortexa9_0/libsrc/scugic_v4_2/src'

TRACE::2021-05-04.15:39:37::SCWBDomain::make[2]: Leaving directory 'D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp
TRACE::2021-05-04.15:39:37::SCWBDomain::/ps7_cortexa9_0/libsrc/scugic_v4_2/src'

TRACE::2021-05-04.15:39:37::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_2/src"

TRACE::2021-05-04.15:39:37::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scutimer_v2_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2021-05-04.15:39:37::SCWBDomain::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2021-05-04.15:39:37::SCWBDomain::startfiles -g -Wall -Wextra"

TRACE::2021-05-04.15:39:37::SCWBDomain::make[2]: Entering directory 'D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bs
TRACE::2021-05-04.15:39:37::SCWBDomain::p/ps7_cortexa9_0/libsrc/scutimer_v2_2/src'

TRACE::2021-05-04.15:39:37::SCWBDomain::make[2]: Leaving directory 'D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp
TRACE::2021-05-04.15:39:37::SCWBDomain::/ps7_cortexa9_0/libsrc/scutimer_v2_2/src'

TRACE::2021-05-04.15:39:37::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_2/src"

TRACE::2021-05-04.15:39:37::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-05-04.15:39:37::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-05-04.15:39:37::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2021-05-04.15:39:37::SCWBDomain::make[2]: Entering directory 'D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bs
TRACE::2021-05-04.15:39:37::SCWBDomain::p/ps7_cortexa9_0/libsrc/scuwdt_v2_2/src'

TRACE::2021-05-04.15:39:37::SCWBDomain::make[2]: Leaving directory 'D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp
TRACE::2021-05-04.15:39:37::SCWBDomain::/ps7_cortexa9_0/libsrc/scuwdt_v2_2/src'

TRACE::2021-05-04.15:39:37::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/sdps_v3_9/src"

TRACE::2021-05-04.15:39:37::SCWBDomain::make -C ps7_cortexa9_0/libsrc/sdps_v3_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2021-05-04.15:39:37::SCWBDomain::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2021-05-04.15:39:37::SCWBDomain::tfiles -g -Wall -Wextra"

TRACE::2021-05-04.15:39:37::SCWBDomain::make[2]: Entering directory 'D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bs
TRACE::2021-05-04.15:39:37::SCWBDomain::p/ps7_cortexa9_0/libsrc/sdps_v3_9/src'

TRACE::2021-05-04.15:39:37::SCWBDomain::make[2]: Leaving directory 'D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp
TRACE::2021-05-04.15:39:37::SCWBDomain::/ps7_cortexa9_0/libsrc/sdps_v3_9/src'

TRACE::2021-05-04.15:39:37::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/standalone_v7_2/src"

TRACE::2021-05-04.15:39:37::SCWBDomain::make -C ps7_cortexa9_0/libsrc/standalone_v7_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2021-05-04.15:39:37::SCWBDomain::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2021-05-04.15:39:37::SCWBDomain::nostartfiles -g -Wall -Wextra"

TRACE::2021-05-04.15:39:37::SCWBDomain::make[2]: Entering directory 'D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bs
TRACE::2021-05-04.15:39:37::SCWBDomain::p/ps7_cortexa9_0/libsrc/standalone_v7_2/src'

TRACE::2021-05-04.15:39:38::SCWBDomain::make[3]: Entering directory 'D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bs
TRACE::2021-05-04.15:39:38::SCWBDomain::p/ps7_cortexa9_0/libsrc/standalone_v7_2/src/profile'

TRACE::2021-05-04.15:39:38::SCWBDomain::make[3]: Leaving directory 'D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp
TRACE::2021-05-04.15:39:38::SCWBDomain::/ps7_cortexa9_0/libsrc/standalone_v7_2/src/profile'

TRACE::2021-05-04.15:39:38::SCWBDomain::make[2]: Leaving directory 'D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp
TRACE::2021-05-04.15:39:38::SCWBDomain::/ps7_cortexa9_0/libsrc/standalone_v7_2/src'

TRACE::2021-05-04.15:39:38::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_9/src"

TRACE::2021-05-04.15:39:38::SCWBDomain::make -C ps7_cortexa9_0/libsrc/uartps_v3_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-05-04.15:39:38::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-05-04.15:39:38::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2021-05-04.15:39:38::SCWBDomain::make[2]: Entering directory 'D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bs
TRACE::2021-05-04.15:39:38::SCWBDomain::p/ps7_cortexa9_0/libsrc/uartps_v3_9/src'

TRACE::2021-05-04.15:39:38::SCWBDomain::make[2]: Leaving directory 'D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp
TRACE::2021-05-04.15:39:38::SCWBDomain::/ps7_cortexa9_0/libsrc/uartps_v3_9/src'

TRACE::2021-05-04.15:39:38::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/usbps_v2_5/src"

TRACE::2021-05-04.15:39:38::SCWBDomain::make -C ps7_cortexa9_0/libsrc/usbps_v2_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2021-05-04.15:39:38::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2021-05-04.15:39:38::SCWBDomain::rtfiles -g -Wall -Wextra"

TRACE::2021-05-04.15:39:38::SCWBDomain::make[2]: Entering directory 'D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bs
TRACE::2021-05-04.15:39:38::SCWBDomain::p/ps7_cortexa9_0/libsrc/usbps_v2_5/src'

TRACE::2021-05-04.15:39:38::SCWBDomain::make[2]: Leaving directory 'D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp
TRACE::2021-05-04.15:39:38::SCWBDomain::/ps7_cortexa9_0/libsrc/usbps_v2_5/src'

TRACE::2021-05-04.15:39:38::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_4/src"

TRACE::2021-05-04.15:39:38::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xadcps_v2_4/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-05-04.15:39:38::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-05-04.15:39:38::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2021-05-04.15:39:38::SCWBDomain::make[2]: Entering directory 'D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bs
TRACE::2021-05-04.15:39:38::SCWBDomain::p/ps7_cortexa9_0/libsrc/xadcps_v2_4/src'

TRACE::2021-05-04.15:39:38::SCWBDomain::make[2]: Leaving directory 'D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp
TRACE::2021-05-04.15:39:38::SCWBDomain::/ps7_cortexa9_0/libsrc/xadcps_v2_4/src'

TRACE::2021-05-04.15:39:38::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xilffs_v4_3/src"

TRACE::2021-05-04.15:39:38::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilffs_v4_3/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-05-04.15:39:38::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-05-04.15:39:38::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2021-05-04.15:39:38::SCWBDomain::make[2]: Entering directory 'D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bs
TRACE::2021-05-04.15:39:38::SCWBDomain::p/ps7_cortexa9_0/libsrc/xilffs_v4_3/src'

TRACE::2021-05-04.15:39:38::SCWBDomain::make[2]: Leaving directory 'D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp
TRACE::2021-05-04.15:39:38::SCWBDomain::/ps7_cortexa9_0/libsrc/xilffs_v4_3/src'

TRACE::2021-05-04.15:39:38::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xilrsa_v1_6/src"

TRACE::2021-05-04.15:39:38::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilrsa_v1_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-05-04.15:39:38::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-05-04.15:39:38::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2021-05-04.15:39:38::SCWBDomain::make[2]: Entering directory 'D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bs
TRACE::2021-05-04.15:39:38::SCWBDomain::p/ps7_cortexa9_0/libsrc/xilrsa_v1_6/src'

TRACE::2021-05-04.15:39:38::SCWBDomain::make[2]: Leaving directory 'D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp
TRACE::2021-05-04.15:39:38::SCWBDomain::/ps7_cortexa9_0/libsrc/xilrsa_v1_6/src'

TRACE::2021-05-04.15:39:38::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/axidma_v9_11/src"

TRACE::2021-05-04.15:39:38::SCWBDomain::make -C ps7_cortexa9_0/libsrc/axidma_v9_11/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2021-05-04.15:39:38::SCWBDomain::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2021-05-04.15:39:38::SCWBDomain::tfiles -g -Wall -Wextra"

TRACE::2021-05-04.15:39:38::SCWBDomain::make[2]: Entering directory 'D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bs
TRACE::2021-05-04.15:39:38::SCWBDomain::p/ps7_cortexa9_0/libsrc/axidma_v9_11/src'

TRACE::2021-05-04.15:39:38::SCWBDomain::"Compiling axidma"

TRACE::2021-05-04.15:39:39::SCWBDomain::make[2]: Leaving directory 'D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp
TRACE::2021-05-04.15:39:39::SCWBDomain::/ps7_cortexa9_0/libsrc/axidma_v9_11/src'

TRACE::2021-05-04.15:39:39::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src"

TRACE::2021-05-04.15:39:39::SCWBDomain::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2021-05-04.15:39:39::SCWBDomain::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2021-05-04.15:39:39::SCWBDomain:: -nostartfiles -g -Wall -Wextra"

TRACE::2021-05-04.15:39:39::SCWBDomain::make[2]: Entering directory 'D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bs
TRACE::2021-05-04.15:39:39::SCWBDomain::p/ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src'

TRACE::2021-05-04.15:39:39::SCWBDomain::"Compiling coresightps_dcc"

TRACE::2021-05-04.15:39:39::SCWBDomain::make[2]: Leaving directory 'D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp
TRACE::2021-05-04.15:39:39::SCWBDomain::/ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src'

TRACE::2021-05-04.15:39:40::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src"

TRACE::2021-05-04.15:39:40::SCWBDomain::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2021-05-04.15:39:40::SCWBDomain::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2021-05-04.15:39:40::SCWBDomain::ostartfiles -g -Wall -Wextra"

TRACE::2021-05-04.15:39:40::SCWBDomain::make[2]: Entering directory 'D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bs
TRACE::2021-05-04.15:39:40::SCWBDomain::p/ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src'

TRACE::2021-05-04.15:39:40::SCWBDomain::"Compiling cpu_cortexa9"

TRACE::2021-05-04.15:39:40::SCWBDomain::make[2]: Leaving directory 'D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp
TRACE::2021-05-04.15:39:40::SCWBDomain::/ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src'

TRACE::2021-05-04.15:39:40::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/ddrps_v1_1/src"

TRACE::2021-05-04.15:39:40::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ddrps_v1_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2021-05-04.15:39:40::SCWBDomain::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2021-05-04.15:39:40::SCWBDomain::iles -g -Wall -Wextra"

TRACE::2021-05-04.15:39:40::SCWBDomain::make[2]: Entering directory 'D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bs
TRACE::2021-05-04.15:39:40::SCWBDomain::p/ps7_cortexa9_0/libsrc/ddrps_v1_1/src'

TRACE::2021-05-04.15:39:40::SCWBDomain::"Compiling ddrps"

TRACE::2021-05-04.15:39:40::SCWBDomain::make[2]: Leaving directory 'D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp
TRACE::2021-05-04.15:39:40::SCWBDomain::/ps7_cortexa9_0/libsrc/ddrps_v1_1/src'

TRACE::2021-05-04.15:39:40::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/devcfg_v3_6/src"

TRACE::2021-05-04.15:39:40::SCWBDomain::make -C ps7_cortexa9_0/libsrc/devcfg_v3_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-05-04.15:39:40::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-05-04.15:39:40::SCWBDomain::files -g -Wall -Wextra"

TRACE::2021-05-04.15:39:40::SCWBDomain::make[2]: Entering directory 'D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bs
TRACE::2021-05-04.15:39:40::SCWBDomain::p/ps7_cortexa9_0/libsrc/devcfg_v3_6/src'

TRACE::2021-05-04.15:39:40::SCWBDomain::"Compiling devcfg"

TRACE::2021-05-04.15:39:40::SCWBDomain::make[2]: Leaving directory 'D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp
TRACE::2021-05-04.15:39:40::SCWBDomain::/ps7_cortexa9_0/libsrc/devcfg_v3_6/src'

TRACE::2021-05-04.15:39:40::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/dmaps_v2_6/src"

TRACE::2021-05-04.15:39:40::SCWBDomain::make -C ps7_cortexa9_0/libsrc/dmaps_v2_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2021-05-04.15:39:40::SCWBDomain::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2021-05-04.15:39:40::SCWBDomain::iles -g -Wall -Wextra"

TRACE::2021-05-04.15:39:40::SCWBDomain::make[2]: Entering directory 'D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bs
TRACE::2021-05-04.15:39:40::SCWBDomain::p/ps7_cortexa9_0/libsrc/dmaps_v2_6/src'

TRACE::2021-05-04.15:39:40::SCWBDomain::"Compiling dmaps"

TRACE::2021-05-04.15:39:41::SCWBDomain::make[2]: Leaving directory 'D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp
TRACE::2021-05-04.15:39:41::SCWBDomain::/ps7_cortexa9_0/libsrc/dmaps_v2_6/src'

TRACE::2021-05-04.15:39:41::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/emacps_v3_11/src"

TRACE::2021-05-04.15:39:41::SCWBDomain::make -C ps7_cortexa9_0/libsrc/emacps_v3_11/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2021-05-04.15:39:41::SCWBDomain::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2021-05-04.15:39:41::SCWBDomain::tfiles -g -Wall -Wextra"

TRACE::2021-05-04.15:39:41::SCWBDomain::make[2]: Entering directory 'D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bs
TRACE::2021-05-04.15:39:41::SCWBDomain::p/ps7_cortexa9_0/libsrc/emacps_v3_11/src'

TRACE::2021-05-04.15:39:41::SCWBDomain::"Compiling emacps"

TRACE::2021-05-04.15:39:42::SCWBDomain::make[2]: Leaving directory 'D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp
TRACE::2021-05-04.15:39:42::SCWBDomain::/ps7_cortexa9_0/libsrc/emacps_v3_11/src'

TRACE::2021-05-04.15:39:42::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/gpiops_v3_7/src"

TRACE::2021-05-04.15:39:42::SCWBDomain::make -C ps7_cortexa9_0/libsrc/gpiops_v3_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-05-04.15:39:42::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-05-04.15:39:42::SCWBDomain::files -g -Wall -Wextra"

TRACE::2021-05-04.15:39:42::SCWBDomain::make[2]: Entering directory 'D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bs
TRACE::2021-05-04.15:39:42::SCWBDomain::p/ps7_cortexa9_0/libsrc/gpiops_v3_7/src'

TRACE::2021-05-04.15:39:42::SCWBDomain::"Compiling gpiops"

TRACE::2021-05-04.15:39:42::SCWBDomain::make[2]: Leaving directory 'D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp
TRACE::2021-05-04.15:39:42::SCWBDomain::/ps7_cortexa9_0/libsrc/gpiops_v3_7/src'

TRACE::2021-05-04.15:39:42::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/qspips_v3_7/src"

TRACE::2021-05-04.15:39:42::SCWBDomain::make -C ps7_cortexa9_0/libsrc/qspips_v3_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-05-04.15:39:42::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-05-04.15:39:42::SCWBDomain::files -g -Wall -Wextra"

TRACE::2021-05-04.15:39:42::SCWBDomain::make[2]: Entering directory 'D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bs
TRACE::2021-05-04.15:39:42::SCWBDomain::p/ps7_cortexa9_0/libsrc/qspips_v3_7/src'

TRACE::2021-05-04.15:39:42::SCWBDomain::"Compiling qspips"

TRACE::2021-05-04.15:39:43::SCWBDomain::make[2]: Leaving directory 'D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp
TRACE::2021-05-04.15:39:43::SCWBDomain::/ps7_cortexa9_0/libsrc/qspips_v3_7/src'

TRACE::2021-05-04.15:39:43::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/scugic_v4_2/src"

TRACE::2021-05-04.15:39:43::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scugic_v4_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-05-04.15:39:43::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-05-04.15:39:43::SCWBDomain::files -g -Wall -Wextra"

TRACE::2021-05-04.15:39:43::SCWBDomain::make[2]: Entering directory 'D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bs
TRACE::2021-05-04.15:39:43::SCWBDomain::p/ps7_cortexa9_0/libsrc/scugic_v4_2/src'

TRACE::2021-05-04.15:39:43::SCWBDomain::"Compiling scugic"

TRACE::2021-05-04.15:39:44::SCWBDomain::make[2]: Leaving directory 'D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp
TRACE::2021-05-04.15:39:44::SCWBDomain::/ps7_cortexa9_0/libsrc/scugic_v4_2/src'

TRACE::2021-05-04.15:39:44::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/scutimer_v2_2/src"

TRACE::2021-05-04.15:39:44::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scutimer_v2_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2021-05-04.15:39:44::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2021-05-04.15:39:44::SCWBDomain::rtfiles -g -Wall -Wextra"

TRACE::2021-05-04.15:39:44::SCWBDomain::make[2]: Entering directory 'D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bs
TRACE::2021-05-04.15:39:44::SCWBDomain::p/ps7_cortexa9_0/libsrc/scutimer_v2_2/src'

TRACE::2021-05-04.15:39:44::SCWBDomain::"Compiling scutimer"

TRACE::2021-05-04.15:39:44::SCWBDomain::make[2]: Leaving directory 'D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp
TRACE::2021-05-04.15:39:44::SCWBDomain::/ps7_cortexa9_0/libsrc/scutimer_v2_2/src'

TRACE::2021-05-04.15:39:44::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/scuwdt_v2_2/src"

TRACE::2021-05-04.15:39:44::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-05-04.15:39:44::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-05-04.15:39:44::SCWBDomain::files -g -Wall -Wextra"

TRACE::2021-05-04.15:39:44::SCWBDomain::make[2]: Entering directory 'D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bs
TRACE::2021-05-04.15:39:44::SCWBDomain::p/ps7_cortexa9_0/libsrc/scuwdt_v2_2/src'

TRACE::2021-05-04.15:39:44::SCWBDomain::"Compiling scuwdt"

TRACE::2021-05-04.15:39:44::SCWBDomain::make[2]: Leaving directory 'D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp
TRACE::2021-05-04.15:39:44::SCWBDomain::/ps7_cortexa9_0/libsrc/scuwdt_v2_2/src'

TRACE::2021-05-04.15:39:44::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/sdps_v3_9/src"

TRACE::2021-05-04.15:39:44::SCWBDomain::make -C ps7_cortexa9_0/libsrc/sdps_v3_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARC
TRACE::2021-05-04.15:39:44::SCWBDomain::HIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfi
TRACE::2021-05-04.15:39:44::SCWBDomain::les -g -Wall -Wextra"

TRACE::2021-05-04.15:39:44::SCWBDomain::make[2]: Entering directory 'D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bs
TRACE::2021-05-04.15:39:44::SCWBDomain::p/ps7_cortexa9_0/libsrc/sdps_v3_9/src'

TRACE::2021-05-04.15:39:44::SCWBDomain::"Compiling sdps"

TRACE::2021-05-04.15:39:45::SCWBDomain::make[2]: Leaving directory 'D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp
TRACE::2021-05-04.15:39:45::SCWBDomain::/ps7_cortexa9_0/libsrc/sdps_v3_9/src'

TRACE::2021-05-04.15:39:45::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/standalone_v7_2/src"

TRACE::2021-05-04.15:39:45::SCWBDomain::make -C ps7_cortexa9_0/libsrc/standalone_v7_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2021-05-04.15:39:45::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2021-05-04.15:39:45::SCWBDomain::tartfiles -g -Wall -Wextra"

TRACE::2021-05-04.15:39:45::SCWBDomain::make[2]: Entering directory 'D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bs
TRACE::2021-05-04.15:39:45::SCWBDomain::p/ps7_cortexa9_0/libsrc/standalone_v7_2/src'

TRACE::2021-05-04.15:39:45::SCWBDomain::"Compiling standalone"

TRACE::2021-05-04.15:39:48::SCWBDomain::make[3]: Entering directory 'D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bs
TRACE::2021-05-04.15:39:48::SCWBDomain::p/ps7_cortexa9_0/libsrc/standalone_v7_2/src/profile'

TRACE::2021-05-04.15:39:48::SCWBDomain::make[3]: Leaving directory 'D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp
TRACE::2021-05-04.15:39:48::SCWBDomain::/ps7_cortexa9_0/libsrc/standalone_v7_2/src/profile'

TRACE::2021-05-04.15:39:48::SCWBDomain::make[2]: Leaving directory 'D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp
TRACE::2021-05-04.15:39:48::SCWBDomain::/ps7_cortexa9_0/libsrc/standalone_v7_2/src'

TRACE::2021-05-04.15:39:48::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/uartps_v3_9/src"

TRACE::2021-05-04.15:39:48::SCWBDomain::make -C ps7_cortexa9_0/libsrc/uartps_v3_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-05-04.15:39:48::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-05-04.15:39:48::SCWBDomain::files -g -Wall -Wextra"

TRACE::2021-05-04.15:39:48::SCWBDomain::make[2]: Entering directory 'D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bs
TRACE::2021-05-04.15:39:48::SCWBDomain::p/ps7_cortexa9_0/libsrc/uartps_v3_9/src'

TRACE::2021-05-04.15:39:48::SCWBDomain::"Compiling uartps"

TRACE::2021-05-04.15:39:49::SCWBDomain::make[2]: Leaving directory 'D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp
TRACE::2021-05-04.15:39:49::SCWBDomain::/ps7_cortexa9_0/libsrc/uartps_v3_9/src'

TRACE::2021-05-04.15:39:49::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/usbps_v2_5/src"

TRACE::2021-05-04.15:39:49::SCWBDomain::make -C ps7_cortexa9_0/libsrc/usbps_v2_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2021-05-04.15:39:49::SCWBDomain::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2021-05-04.15:39:49::SCWBDomain::iles -g -Wall -Wextra"

TRACE::2021-05-04.15:39:49::SCWBDomain::make[2]: Entering directory 'D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bs
TRACE::2021-05-04.15:39:49::SCWBDomain::p/ps7_cortexa9_0/libsrc/usbps_v2_5/src'

TRACE::2021-05-04.15:39:49::SCWBDomain::"Compiling usbps"

TRACE::2021-05-04.15:39:49::SCWBDomain::make[2]: Leaving directory 'D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp
TRACE::2021-05-04.15:39:49::SCWBDomain::/ps7_cortexa9_0/libsrc/usbps_v2_5/src'

TRACE::2021-05-04.15:39:49::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/xadcps_v2_4/src"

TRACE::2021-05-04.15:39:49::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xadcps_v2_4/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-05-04.15:39:49::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-05-04.15:39:49::SCWBDomain::files -g -Wall -Wextra"

TRACE::2021-05-04.15:39:49::SCWBDomain::make[2]: Entering directory 'D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bs
TRACE::2021-05-04.15:39:49::SCWBDomain::p/ps7_cortexa9_0/libsrc/xadcps_v2_4/src'

TRACE::2021-05-04.15:39:49::SCWBDomain::"Compiling xadcps"

TRACE::2021-05-04.15:39:50::SCWBDomain::make[2]: Leaving directory 'D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp
TRACE::2021-05-04.15:39:50::SCWBDomain::/ps7_cortexa9_0/libsrc/xadcps_v2_4/src'

TRACE::2021-05-04.15:39:50::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/xilffs_v4_3/src"

TRACE::2021-05-04.15:39:50::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilffs_v4_3/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-05-04.15:39:50::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-05-04.15:39:50::SCWBDomain::files -g -Wall -Wextra"

TRACE::2021-05-04.15:39:50::SCWBDomain::make[2]: Entering directory 'D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bs
TRACE::2021-05-04.15:39:50::SCWBDomain::p/ps7_cortexa9_0/libsrc/xilffs_v4_3/src'

TRACE::2021-05-04.15:39:50::SCWBDomain::"Compiling XilFFs Library"

TRACE::2021-05-04.15:39:51::SCWBDomain::make[2]: Leaving directory 'D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp
TRACE::2021-05-04.15:39:51::SCWBDomain::/ps7_cortexa9_0/libsrc/xilffs_v4_3/src'

TRACE::2021-05-04.15:39:51::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/xilrsa_v1_6/src"

TRACE::2021-05-04.15:39:51::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilrsa_v1_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-05-04.15:39:51::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-05-04.15:39:51::SCWBDomain::files -g -Wall -Wextra"

TRACE::2021-05-04.15:39:51::SCWBDomain::make[2]: Entering directory 'D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bs
TRACE::2021-05-04.15:39:51::SCWBDomain::p/ps7_cortexa9_0/libsrc/xilrsa_v1_6/src'

TRACE::2021-05-04.15:39:51::SCWBDomain::make[2]: Leaving directory 'D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp
TRACE::2021-05-04.15:39:51::SCWBDomain::/ps7_cortexa9_0/libsrc/xilrsa_v1_6/src'

TRACE::2021-05-04.15:39:51::SCWBDomain::'Finished building libraries'

TRACE::2021-05-04.15:39:51::SCWBDomain::make[1]: Leaving directory 'D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp
TRACE::2021-05-04.15:39:51::SCWBDomain::'

TRACE::2021-05-04.15:39:51::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c sd.c -o sd.o -Izynq_fsbl_bsp/ps7_cort
TRACE::2021-05-04.15:39:51::SCWBDomain::exa9_0/include -I.

TRACE::2021-05-04.15:39:51::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c nand.c -o nand.o -Izynq_fsbl_bsp/ps7_
TRACE::2021-05-04.15:39:51::SCWBDomain::cortexa9_0/include -I.

TRACE::2021-05-04.15:39:51::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c image_mover.c -o image_mover.o -Izynq
TRACE::2021-05-04.15:39:51::SCWBDomain::_fsbl_bsp/ps7_cortexa9_0/include -I.

TRACE::2021-05-04.15:39:51::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c md5.c -o md5.o -Izynq_fsbl_bsp/ps7_co
TRACE::2021-05-04.15:39:51::SCWBDomain::rtexa9_0/include -I.

TRACE::2021-05-04.15:39:51::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c fsbl_hooks.c -o fsbl_hooks.o -Izynq_f
TRACE::2021-05-04.15:39:51::SCWBDomain::sbl_bsp/ps7_cortexa9_0/include -I.

TRACE::2021-05-04.15:39:51::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c main.c -o main.o -Izynq_fsbl_bsp/ps7_
TRACE::2021-05-04.15:39:51::SCWBDomain::cortexa9_0/include -I.

TRACE::2021-05-04.15:39:52::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c rsa.c -o rsa.o -Izynq_fsbl_bsp/ps7_co
TRACE::2021-05-04.15:39:52::SCWBDomain::rtexa9_0/include -I.

TRACE::2021-05-04.15:39:52::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c nor.c -o nor.o -Izynq_fsbl_bsp/ps7_co
TRACE::2021-05-04.15:39:52::SCWBDomain::rtexa9_0/include -I.

TRACE::2021-05-04.15:39:52::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c qspi.c -o qspi.o -Izynq_fsbl_bsp/ps7_
TRACE::2021-05-04.15:39:52::SCWBDomain::cortexa9_0/include -I.

TRACE::2021-05-04.15:39:52::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c ps7_init.c -o ps7_init.o -Izynq_fsbl_
TRACE::2021-05-04.15:39:52::SCWBDomain::bsp/ps7_cortexa9_0/include -I.

TRACE::2021-05-04.15:39:52::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c pcap.c -o pcap.o -Izynq_fsbl_bsp/ps7_
TRACE::2021-05-04.15:39:52::SCWBDomain::cortexa9_0/include -I.

TRACE::2021-05-04.15:39:52::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c fsbl_handoff.S -o fsbl_handoff.o -Izy
TRACE::2021-05-04.15:39:52::SCWBDomain::nq_fsbl_bsp/ps7_cortexa9_0/include -I.

TRACE::2021-05-04.15:39:52::SCWBDomain::arm-none-eabi-gcc -o executable.elf  sd.o  nand.o  image_mover.o  md5.o  fsbl_hooks.o  main.o  rsa.o  nor.o  qspi.o  ps7_init.o
TRACE::2021-05-04.15:39:52::SCWBDomain::  pcap.o  fsbl_handoff.o -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=
TRACE::2021-05-04.15:39:52::SCWBDomain::hard -Wl,-build-id=none -specs=Xilinx.spec  -lrsa -Wl,--start-group,-lxil,-lgcc,-lc,--end-group -Wl,--start-group,-lxilffs,-lxi
TRACE::2021-05-04.15:39:52::SCWBDomain::l,-lgcc,-lc,--end-group -Wl,--start-group,-lrsa,-lxil,-lgcc,-lc,--end-group                                    -Wl,--gc-section
TRACE::2021-05-04.15:39:52::SCWBDomain::s -Lzynq_fsbl_bsp/ps7_cortexa9_0/lib -L./ -Tlscript.ld

LOG::2021-05-04.15:39:52::SCWSystem::Checking the domain standalone_domain
LOG::2021-05-04.15:39:52::SCWSystem::Not a boot domain 
LOG::2021-05-04.15:39:52::SCWSystem::Started Processing the domain standalone_domain
TRACE::2021-05-04.15:39:52::SCWDomain::Generating domain artifcats
TRACE::2021-05-04.15:39:52::SCWMssOS::Generating standalone artifcats
TRACE::2021-05-04.15:39:52::SCWMssOS::Copying the qemu file from  D:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt To D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/export/simple_hw/sw/simple_hw/qemu/
TRACE::2021-05-04.15:39:52::SCWMssOS::Copying the qemu file from  D:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt To D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/export/simple_hw/sw/simple_hw/standalone_domain/qemu/
TRACE::2021-05-04.15:39:52::SCWMssOS:: Copying the user libraries. 
TRACE::2021-05-04.15:39:52::SCWPlatform::Trying to open the hw design at D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.15:39:52::SCWPlatform::DSA given D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.15:39:52::SCWPlatform::DSA absoulate path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.15:39:52::SCWPlatform::DSA directory D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw
TRACE::2021-05-04.15:39:52::SCWPlatform:: Platform Path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.15:39:52::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-05-04.15:39:52::SCWPlatform::Trying to set the existing hwdb with name top_simple_5
TRACE::2021-05-04.15:39:52::SCWPlatform::Opened existing hwdb top_simple_5
TRACE::2021-05-04.15:39:52::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-04.15:39:52::SCWMssOS::Checking the sw design at  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-04.15:39:52::SCWMssOS::DEBUG:  swdes dump  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-05-04.15:39:52::SCWMssOS::Sw design exists and opened at  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-04.15:39:52::SCWMssOS::Completed writing the mss file at D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2021-05-04.15:39:52::SCWMssOS::Mss edits present, copying mssfile into export location D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-04.15:39:52::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2021-05-04.15:39:52::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2021-05-04.15:39:52::SCWDomain::Building the domain as part of full build :  standalone_domain
TRACE::2021-05-04.15:39:52::SCWMssOS::doing bsp build ... 
TRACE::2021-05-04.15:39:52::SCWMssOS::System Command Ran  D: & cd  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp & make 
TRACE::2021-05-04.15:39:52::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/axidma_v9_11/src"

TRACE::2021-05-04.15:39:52::SCWMssOS::make -C ps7_cortexa9_0/libsrc/axidma_v9_11/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2021-05-04.15:39:52::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2021-05-04.15:39:52::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2021-05-04.15:39:52::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src"

TRACE::2021-05-04.15:39:52::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2021-05-04.15:39:52::SCWMssOS::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2021-05-04.15:39:52::SCWMssOS::ard -nostartfiles -g -Wall -Wextra"

TRACE::2021-05-04.15:39:52::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src"

TRACE::2021-05-04.15:39:52::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2021-05-04.15:39:52::SCWMssOS::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2021-05-04.15:39:52::SCWMssOS:: -nostartfiles -g -Wall -Wextra"

TRACE::2021-05-04.15:39:52::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_1/src"

TRACE::2021-05-04.15:39:52::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2021-05-04.15:39:52::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2021-05-04.15:39:52::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2021-05-04.15:39:52::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_6/src"

TRACE::2021-05-04.15:39:52::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-05-04.15:39:52::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-05-04.15:39:52::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2021-05-04.15:39:53::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_6/src"

TRACE::2021-05-04.15:39:53::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2021-05-04.15:39:53::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2021-05-04.15:39:53::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2021-05-04.15:39:53::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/emacps_v3_11/src"

TRACE::2021-05-04.15:39:53::SCWMssOS::make -C ps7_cortexa9_0/libsrc/emacps_v3_11/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2021-05-04.15:39:53::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2021-05-04.15:39:53::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2021-05-04.15:39:53::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/gpiops_v3_7/src"

TRACE::2021-05-04.15:39:53::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpiops_v3_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-05-04.15:39:53::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-05-04.15:39:53::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2021-05-04.15:39:53::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/qspips_v3_7/src"

TRACE::2021-05-04.15:39:53::SCWMssOS::make -C ps7_cortexa9_0/libsrc/qspips_v3_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-05-04.15:39:53::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-05-04.15:39:53::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2021-05-04.15:39:53::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scugic_v4_2/src"

TRACE::2021-05-04.15:39:53::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v4_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-05-04.15:39:53::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-05-04.15:39:53::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2021-05-04.15:39:53::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_2/src"

TRACE::2021-05-04.15:39:53::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2021-05-04.15:39:53::SCWMssOS::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2021-05-04.15:39:53::SCWMssOS::startfiles -g -Wall -Wextra"

TRACE::2021-05-04.15:39:53::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_2/src"

TRACE::2021-05-04.15:39:53::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-05-04.15:39:53::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-05-04.15:39:53::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2021-05-04.15:39:53::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/sdps_v3_9/src"

TRACE::2021-05-04.15:39:53::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v3_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2021-05-04.15:39:53::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2021-05-04.15:39:53::SCWMssOS::tfiles -g -Wall -Wextra"

TRACE::2021-05-04.15:39:53::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/standalone_v7_2/src"

TRACE::2021-05-04.15:39:53::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v7_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2021-05-04.15:39:53::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2021-05-04.15:39:53::SCWMssOS::nostartfiles -g -Wall -Wextra"

TRACE::2021-05-04.15:39:54::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_9/src"

TRACE::2021-05-04.15:39:54::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-05-04.15:39:54::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-05-04.15:39:54::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2021-05-04.15:39:54::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/usbps_v2_5/src"

TRACE::2021-05-04.15:39:54::SCWMssOS::make -C ps7_cortexa9_0/libsrc/usbps_v2_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2021-05-04.15:39:54::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2021-05-04.15:39:54::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2021-05-04.15:39:54::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_4/src"

TRACE::2021-05-04.15:39:54::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_4/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-05-04.15:39:54::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-05-04.15:39:54::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2021-05-04.15:39:54::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/xilffs_v4_3/src"

TRACE::2021-05-04.15:39:54::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xilffs_v4_3/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-05-04.15:39:54::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-05-04.15:39:54::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2021-05-04.15:39:54::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/axidma_v9_11/src"

TRACE::2021-05-04.15:39:54::SCWMssOS::make -C ps7_cortexa9_0/libsrc/axidma_v9_11/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2021-05-04.15:39:54::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2021-05-04.15:39:54::SCWMssOS::tfiles -g -Wall -Wextra"

TRACE::2021-05-04.15:39:54::SCWMssOS::"Compiling axidma"

TRACE::2021-05-04.15:39:54::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src"

TRACE::2021-05-04.15:39:54::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2021-05-04.15:39:54::SCWMssOS::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2021-05-04.15:39:54::SCWMssOS:: -nostartfiles -g -Wall -Wextra"

TRACE::2021-05-04.15:39:54::SCWMssOS::"Compiling coresightps_dcc"

TRACE::2021-05-04.15:39:55::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src"

TRACE::2021-05-04.15:39:55::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2021-05-04.15:39:55::SCWMssOS::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2021-05-04.15:39:55::SCWMssOS::ostartfiles -g -Wall -Wextra"

TRACE::2021-05-04.15:39:55::SCWMssOS::"Compiling cpu_cortexa9"

TRACE::2021-05-04.15:39:55::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/ddrps_v1_1/src"

TRACE::2021-05-04.15:39:55::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2021-05-04.15:39:55::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2021-05-04.15:39:55::SCWMssOS::iles -g -Wall -Wextra"

TRACE::2021-05-04.15:39:55::SCWMssOS::"Compiling ddrps"

TRACE::2021-05-04.15:39:55::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/devcfg_v3_6/src"

TRACE::2021-05-04.15:39:55::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-05-04.15:39:55::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-05-04.15:39:55::SCWMssOS::files -g -Wall -Wextra"

TRACE::2021-05-04.15:39:55::SCWMssOS::"Compiling devcfg"

TRACE::2021-05-04.15:39:55::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/dmaps_v2_6/src"

TRACE::2021-05-04.15:39:55::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2021-05-04.15:39:55::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2021-05-04.15:39:55::SCWMssOS::iles -g -Wall -Wextra"

TRACE::2021-05-04.15:39:55::SCWMssOS::"Compiling dmaps"

TRACE::2021-05-04.15:39:56::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/emacps_v3_11/src"

TRACE::2021-05-04.15:39:56::SCWMssOS::make -C ps7_cortexa9_0/libsrc/emacps_v3_11/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2021-05-04.15:39:56::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2021-05-04.15:39:56::SCWMssOS::tfiles -g -Wall -Wextra"

TRACE::2021-05-04.15:39:56::SCWMssOS::"Compiling emacps"

TRACE::2021-05-04.15:39:57::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/gpiops_v3_7/src"

TRACE::2021-05-04.15:39:57::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpiops_v3_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-05-04.15:39:57::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-05-04.15:39:57::SCWMssOS::files -g -Wall -Wextra"

TRACE::2021-05-04.15:39:57::SCWMssOS::"Compiling gpiops"

TRACE::2021-05-04.15:39:57::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/qspips_v3_7/src"

TRACE::2021-05-04.15:39:57::SCWMssOS::make -C ps7_cortexa9_0/libsrc/qspips_v3_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-05-04.15:39:57::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-05-04.15:39:57::SCWMssOS::files -g -Wall -Wextra"

TRACE::2021-05-04.15:39:57::SCWMssOS::"Compiling qspips"

TRACE::2021-05-04.15:39:58::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scugic_v4_2/src"

TRACE::2021-05-04.15:39:58::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v4_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-05-04.15:39:58::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-05-04.15:39:58::SCWMssOS::files -g -Wall -Wextra"

TRACE::2021-05-04.15:39:58::SCWMssOS::"Compiling scugic"

TRACE::2021-05-04.15:39:59::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scutimer_v2_2/src"

TRACE::2021-05-04.15:39:59::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2021-05-04.15:39:59::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2021-05-04.15:39:59::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2021-05-04.15:39:59::SCWMssOS::"Compiling scutimer"

TRACE::2021-05-04.15:39:59::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scuwdt_v2_2/src"

TRACE::2021-05-04.15:39:59::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-05-04.15:39:59::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-05-04.15:39:59::SCWMssOS::files -g -Wall -Wextra"

TRACE::2021-05-04.15:39:59::SCWMssOS::"Compiling scuwdt"

TRACE::2021-05-04.15:39:59::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/sdps_v3_9/src"

TRACE::2021-05-04.15:39:59::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v3_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARC
TRACE::2021-05-04.15:39:59::SCWMssOS::HIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfi
TRACE::2021-05-04.15:39:59::SCWMssOS::les -g -Wall -Wextra"

TRACE::2021-05-04.15:39:59::SCWMssOS::"Compiling sdps"

TRACE::2021-05-04.15:40:00::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/standalone_v7_2/src"

TRACE::2021-05-04.15:40:00::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v7_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2021-05-04.15:40:00::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2021-05-04.15:40:00::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2021-05-04.15:40:00::SCWMssOS::"Compiling standalone"

TRACE::2021-05-04.15:40:03::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/uartps_v3_9/src"

TRACE::2021-05-04.15:40:03::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-05-04.15:40:03::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-05-04.15:40:03::SCWMssOS::files -g -Wall -Wextra"

TRACE::2021-05-04.15:40:03::SCWMssOS::"Compiling uartps"

TRACE::2021-05-04.15:40:03::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/usbps_v2_5/src"

TRACE::2021-05-04.15:40:03::SCWMssOS::make -C ps7_cortexa9_0/libsrc/usbps_v2_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2021-05-04.15:40:03::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2021-05-04.15:40:03::SCWMssOS::iles -g -Wall -Wextra"

TRACE::2021-05-04.15:40:04::SCWMssOS::"Compiling usbps"

TRACE::2021-05-04.15:40:04::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/xadcps_v2_4/src"

TRACE::2021-05-04.15:40:04::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_4/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-05-04.15:40:04::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-05-04.15:40:04::SCWMssOS::files -g -Wall -Wextra"

TRACE::2021-05-04.15:40:04::SCWMssOS::"Compiling xadcps"

TRACE::2021-05-04.15:40:05::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/xilffs_v4_3/src"

TRACE::2021-05-04.15:40:05::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xilffs_v4_3/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-05-04.15:40:05::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-05-04.15:40:05::SCWMssOS::files -g -Wall -Wextra"

TRACE::2021-05-04.15:40:05::SCWMssOS::"Compiling XilFFs Library"

TRACE::2021-05-04.15:40:06::SCWMssOS::'Finished building libraries'

TRACE::2021-05-04.15:40:06::SCWMssOS::Copying to export directory.
TRACE::2021-05-04.15:40:06::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2021-05-04.15:40:06::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2021-05-04.15:40:06::SCWSystem::Completed Processing the domain standalone_domain
LOG::2021-05-04.15:40:06::SCWSystem::Completed Processing the sysconfig simple_hw
LOG::2021-05-04.15:40:06::SCWPlatform::Completed generating the artifacts for system configuration simple_hw
TRACE::2021-05-04.15:40:06::SCWPlatform::Started preparing the platform 
TRACE::2021-05-04.15:40:06::SCWSystem::Writing the bif file for system config simple_hw
TRACE::2021-05-04.15:40:06::SCWSystem::dir created 
TRACE::2021-05-04.15:40:06::SCWSystem::Writing the bif 
TRACE::2021-05-04.15:40:06::SCWPlatform::Started writing the spfm file 
TRACE::2021-05-04.15:40:06::SCWPlatform::Started writing the xpfm file 
TRACE::2021-05-04.15:40:06::SCWPlatform::Completed generating the platform
TRACE::2021-05-04.15:40:06::SCWMssOS::Saving the mss changes D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-04.15:40:06::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-05-04.15:40:06::SCWMssOS::Completed writemss as part of save.
TRACE::2021-05-04.15:40:06::SCWMssOS::Commit changes completed.
TRACE::2021-05-04.15:40:06::SCWMssOS::Saving the mss changes D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-04.15:40:06::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-05-04.15:40:06::SCWMssOS::Completed writemss as part of save.
TRACE::2021-05-04.15:40:06::SCWMssOS::Commit changes completed.
TRACE::2021-05-04.15:40:06::SCWPlatform::Trying to open the hw design at D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.15:40:06::SCWPlatform::DSA given D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.15:40:06::SCWPlatform::DSA absoulate path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.15:40:06::SCWPlatform::DSA directory D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw
TRACE::2021-05-04.15:40:06::SCWPlatform:: Platform Path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.15:40:06::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-05-04.15:40:06::SCWPlatform::Trying to set the existing hwdb with name top_simple_5
TRACE::2021-05-04.15:40:06::SCWPlatform::Opened existing hwdb top_simple_5
TRACE::2021-05-04.15:40:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-04.15:40:06::SCWMssOS::Checking the sw design at  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-04.15:40:06::SCWMssOS::DEBUG:  swdes dump  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-05-04.15:40:06::SCWMssOS::Sw design exists and opened at  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-04.15:40:06::SCWPlatform::Trying to open the hw design at D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.15:40:06::SCWPlatform::DSA given D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.15:40:06::SCWPlatform::DSA absoulate path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.15:40:06::SCWPlatform::DSA directory D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw
TRACE::2021-05-04.15:40:06::SCWPlatform:: Platform Path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.15:40:06::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-05-04.15:40:06::SCWPlatform::Trying to set the existing hwdb with name top_simple_5
TRACE::2021-05-04.15:40:06::SCWPlatform::Opened existing hwdb top_simple_5
TRACE::2021-05-04.15:40:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-04.15:40:06::SCWMssOS::Checking the sw design at  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-04.15:40:06::SCWMssOS::DEBUG:  swdes dump  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-05-04.15:40:06::SCWMssOS::Sw design exists and opened at  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-04.15:40:06::SCWWriter::formatted JSON is {
	"platformName":	"simple_hw",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"simple_hw",
	"platHandOff":	"D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/top_simple.xsa",
	"platIntHandOff":	"<platformDir>/hw/top_simple.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"simple_hw",
	"systems":	[{
			"systemName":	"simple_hw",
			"systemDesc":	"simple_hw",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"simple_hw",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"3c0a30bf8dd8567f6f4993dd134ea95a",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"D:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"D:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"ba9b700ab38403a5570b4c2dd9dc39e7",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2021-05-04.15:40:06::SCWPlatform::updated the xpfm file.
TRACE::2021-05-04.15:40:06::SCWPlatform::Trying to open the hw design at D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.15:40:06::SCWPlatform::DSA given D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.15:40:06::SCWPlatform::DSA absoulate path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.15:40:06::SCWPlatform::DSA directory D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw
TRACE::2021-05-04.15:40:06::SCWPlatform:: Platform Path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.15:40:06::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-05-04.15:40:06::SCWPlatform::Trying to set the existing hwdb with name top_simple_5
TRACE::2021-05-04.15:40:06::SCWPlatform::Opened existing hwdb top_simple_5
TRACE::2021-05-04.15:40:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-04.15:40:06::SCWMssOS::Checking the sw design at  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-04.15:40:06::SCWMssOS::DEBUG:  swdes dump  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-05-04.15:40:06::SCWMssOS::Sw design exists and opened at  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-04.15:45:50::SCWPlatform::Clearing the existing platform
TRACE::2021-05-04.15:45:50::SCWSystem::Clearing the existing sysconfig
TRACE::2021-05-04.15:45:50::SCWBDomain::clearing the fsbl build
TRACE::2021-05-04.15:45:50::SCWMssOS::Removing the swdes entry for  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-04.15:45:50::SCWMssOS::Removing the swdes entry for  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-04.15:45:50::SCWSystem::Clearing the domains completed.
TRACE::2021-05-04.15:45:50::SCWPlatform::Clearing the opened hw db.
TRACE::2021-05-04.15:45:50::SCWPlatform::DSA given D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.15:45:50::SCWPlatform::DSA absoulate path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.15:45:50::SCWPlatform:: Platform location is D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw
TRACE::2021-05-04.15:45:50::SCWPlatform:: Platform Path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.15:45:50::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-05-04.15:45:50::SCWPlatform::Removing the HwDB with name D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.15:45:50::SCWPlatform::Trying to open the hw design at D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.15:45:50::SCWPlatform::DSA given D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.15:45:50::SCWPlatform::DSA absoulate path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.15:45:50::SCWPlatform::DSA directory D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw
TRACE::2021-05-04.15:45:50::SCWPlatform:: Platform Path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.15:45:50::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-05-04.15:45:50::SCWPlatform::Do not have an existing db opened. 
TRACE::2021-05-04.15:45:54::SCWPlatform::Opened new HwDB with name top_simple_7
TRACE::2021-05-04.15:45:54::SCWReader::Active system found as  simple_hw
TRACE::2021-05-04.15:45:54::SCWReader::Handling sysconfig simple_hw
TRACE::2021-05-04.15:45:54::SCWDomain::checking for install qemu data   : 
TRACE::2021-05-04.15:45:54::SCWDomain:: Using the QEMU Data from install at  : D:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/
TRACE::2021-05-04.15:45:54::SCWDomain:: Using the QEMU args  from install at  : D:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2021-05-04.15:45:54::SCWPlatform::Trying to open the hw design at D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.15:45:54::SCWPlatform::DSA given D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.15:45:54::SCWPlatform::DSA absoulate path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.15:45:54::SCWPlatform::DSA directory D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw
TRACE::2021-05-04.15:45:54::SCWPlatform:: Platform Path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.15:45:54::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-05-04.15:45:54::SCWPlatform::Trying to set the existing hwdb with name top_simple_7
TRACE::2021-05-04.15:45:54::SCWPlatform::Opened existing hwdb top_simple_7
TRACE::2021-05-04.15:45:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-04.15:45:54::SCWPlatform::Trying to open the hw design at D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.15:45:54::SCWPlatform::DSA given D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.15:45:54::SCWPlatform::DSA absoulate path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.15:45:54::SCWPlatform::DSA directory D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw
TRACE::2021-05-04.15:45:54::SCWPlatform:: Platform Path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.15:45:54::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-05-04.15:45:54::SCWPlatform::Trying to set the existing hwdb with name top_simple_7
TRACE::2021-05-04.15:45:54::SCWPlatform::Opened existing hwdb top_simple_7
TRACE::2021-05-04.15:45:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-04.15:45:54::SCWPlatform::Trying to open the hw design at D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.15:45:54::SCWPlatform::DSA given D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.15:45:54::SCWPlatform::DSA absoulate path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.15:45:54::SCWPlatform::DSA directory D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw
TRACE::2021-05-04.15:45:54::SCWPlatform:: Platform Path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.15:45:54::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-05-04.15:45:54::SCWPlatform::Trying to set the existing hwdb with name top_simple_7
TRACE::2021-05-04.15:45:54::SCWPlatform::Opened existing hwdb top_simple_7
TRACE::2021-05-04.15:45:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-04.15:45:54::SCWReader::Boot application domain added for zynq_fsbl
TRACE::2021-05-04.15:45:54::SCWPlatform::Trying to open the hw design at D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.15:45:54::SCWPlatform::DSA given D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.15:45:54::SCWPlatform::DSA absoulate path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.15:45:54::SCWPlatform::DSA directory D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw
TRACE::2021-05-04.15:45:54::SCWPlatform:: Platform Path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.15:45:54::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-05-04.15:45:54::SCWPlatform::Trying to set the existing hwdb with name top_simple_7
TRACE::2021-05-04.15:45:54::SCWPlatform::Opened existing hwdb top_simple_7
TRACE::2021-05-04.15:45:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-04.15:45:54::SCWMssOS::Checking the sw design at  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-04.15:45:54::SCWMssOS::DEBUG:  swdes dump  
TRACE::2021-05-04.15:45:54::SCWMssOS::No sw design opened at  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-04.15:45:54::SCWMssOS::mss exists loading the mss file  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-04.15:45:54::SCWMssOS::Opened the sw design from mss  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-04.15:45:54::SCWMssOS::Adding the swdes entry D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2021-05-04.15:45:54::SCWMssOS::updating the scw layer about changes
TRACE::2021-05-04.15:45:54::SCWMssOS::Opened the sw design.  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-04.15:45:54::SCWPlatform::Trying to open the hw design at D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.15:45:54::SCWPlatform::DSA given D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.15:45:54::SCWPlatform::DSA absoulate path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.15:45:54::SCWPlatform::DSA directory D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw
TRACE::2021-05-04.15:45:54::SCWPlatform:: Platform Path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.15:45:54::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-05-04.15:45:54::SCWPlatform::Trying to set the existing hwdb with name top_simple_7
TRACE::2021-05-04.15:45:54::SCWPlatform::Opened existing hwdb top_simple_7
TRACE::2021-05-04.15:45:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-04.15:45:54::SCWMssOS::Checking the sw design at  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-04.15:45:54::SCWMssOS::DEBUG:  swdes dump  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-05-04.15:45:54::SCWMssOS::Sw design exists and opened at  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-04.15:45:54::SCWMssOS:: library already available in sw design:  xilffs:4.3
TRACE::2021-05-04.15:45:54::SCWPlatform::Trying to open the hw design at D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.15:45:54::SCWPlatform::DSA given D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.15:45:54::SCWPlatform::DSA absoulate path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.15:45:54::SCWPlatform::DSA directory D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw
TRACE::2021-05-04.15:45:54::SCWPlatform:: Platform Path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.15:45:54::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-05-04.15:45:54::SCWPlatform::Trying to set the existing hwdb with name top_simple_7
TRACE::2021-05-04.15:45:54::SCWPlatform::Opened existing hwdb top_simple_7
TRACE::2021-05-04.15:45:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-04.15:45:54::SCWMssOS::Checking the sw design at  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-04.15:45:54::SCWMssOS::DEBUG:  swdes dump  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-05-04.15:45:54::SCWMssOS::Sw design exists and opened at  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-04.15:45:54::SCWMssOS:: library already available in sw design:  xilrsa:1.6
TRACE::2021-05-04.15:45:54::SCWMssOS::Saving the mss changes D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-04.15:45:54::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-05-04.15:45:54::SCWMssOS::Completed writemss as part of save.
TRACE::2021-05-04.15:45:54::SCWMssOS::Commit changes completed.
TRACE::2021-05-04.15:45:54::SCWReader::Adding prebuilt librarypaths as   
TRACE::2021-05-04.15:45:54::SCWReader::Adding prebuilt incpaths  as   
TRACE::2021-05-04.15:45:54::SCWPlatform::Trying to open the hw design at D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.15:45:54::SCWPlatform::DSA given D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.15:45:54::SCWPlatform::DSA absoulate path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.15:45:54::SCWPlatform::DSA directory D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw
TRACE::2021-05-04.15:45:54::SCWPlatform:: Platform Path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.15:45:54::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-05-04.15:45:54::SCWPlatform::Trying to set the existing hwdb with name top_simple_7
TRACE::2021-05-04.15:45:54::SCWPlatform::Opened existing hwdb top_simple_7
TRACE::2021-05-04.15:45:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-04.15:45:54::SCWMssOS::Checking the sw design at  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-04.15:45:54::SCWMssOS::DEBUG:  swdes dump  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-05-04.15:45:54::SCWMssOS::Sw design exists and opened at  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-04.15:45:54::SCWReader::No isolation master present  
TRACE::2021-05-04.15:45:54::SCWDomain::checking for install qemu data   : 
TRACE::2021-05-04.15:45:54::SCWDomain:: Using the QEMU Data from install at  : D:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/
TRACE::2021-05-04.15:45:54::SCWDomain:: Using the QEMU args  from install at  : D:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2021-05-04.15:45:54::SCWPlatform::Trying to open the hw design at D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.15:45:54::SCWPlatform::DSA given D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.15:45:54::SCWPlatform::DSA absoulate path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.15:45:54::SCWPlatform::DSA directory D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw
TRACE::2021-05-04.15:45:54::SCWPlatform:: Platform Path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.15:45:54::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-05-04.15:45:54::SCWPlatform::Trying to set the existing hwdb with name top_simple_7
TRACE::2021-05-04.15:45:54::SCWPlatform::Opened existing hwdb top_simple_7
TRACE::2021-05-04.15:45:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-04.15:45:54::SCWPlatform::Trying to open the hw design at D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.15:45:54::SCWPlatform::DSA given D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.15:45:54::SCWPlatform::DSA absoulate path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.15:45:54::SCWPlatform::DSA directory D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw
TRACE::2021-05-04.15:45:54::SCWPlatform:: Platform Path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.15:45:54::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-05-04.15:45:54::SCWPlatform::Trying to set the existing hwdb with name top_simple_7
TRACE::2021-05-04.15:45:54::SCWPlatform::Opened existing hwdb top_simple_7
TRACE::2021-05-04.15:45:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-04.15:45:54::SCWPlatform::Trying to open the hw design at D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.15:45:54::SCWPlatform::DSA given D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.15:45:54::SCWPlatform::DSA absoulate path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.15:45:54::SCWPlatform::DSA directory D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw
TRACE::2021-05-04.15:45:54::SCWPlatform:: Platform Path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.15:45:54::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-05-04.15:45:54::SCWPlatform::Trying to set the existing hwdb with name top_simple_7
TRACE::2021-05-04.15:45:54::SCWPlatform::Opened existing hwdb top_simple_7
TRACE::2021-05-04.15:45:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-04.15:45:54::SCWMssOS::Checking the sw design at  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-04.15:45:54::SCWMssOS::DEBUG:  swdes dump  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-05-04.15:45:54::SCWMssOS::No sw design opened at  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-04.15:45:54::SCWMssOS::mss exists loading the mss file  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-04.15:45:54::SCWMssOS::Opened the sw design from mss  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-04.15:45:54::SCWMssOS::Adding the swdes entry D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2021-05-04.15:45:54::SCWMssOS::updating the scw layer about changes
TRACE::2021-05-04.15:45:55::SCWMssOS::Opened the sw design.  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-04.15:45:55::SCWPlatform::Trying to open the hw design at D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.15:45:55::SCWPlatform::DSA given D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.15:45:55::SCWPlatform::DSA absoulate path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.15:45:55::SCWPlatform::DSA directory D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw
TRACE::2021-05-04.15:45:55::SCWPlatform:: Platform Path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.15:45:55::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-05-04.15:45:55::SCWPlatform::Trying to set the existing hwdb with name top_simple_7
TRACE::2021-05-04.15:45:55::SCWPlatform::Opened existing hwdb top_simple_7
TRACE::2021-05-04.15:45:55::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-04.15:45:55::SCWMssOS::Checking the sw design at  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-04.15:45:55::SCWMssOS::DEBUG:  swdes dump  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-05-04.15:45:55::SCWMssOS::Sw design exists and opened at  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-04.15:45:55::SCWMssOS:: library already available in sw design:  xilffs:4.3
TRACE::2021-05-04.15:45:55::SCWMssOS::Saving the mss changes D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-04.15:45:55::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-05-04.15:45:55::SCWMssOS::Completed writemss as part of save.
TRACE::2021-05-04.15:45:55::SCWMssOS::Commit changes completed.
TRACE::2021-05-04.15:45:55::SCWReader::Adding prebuilt librarypaths as   
TRACE::2021-05-04.15:45:55::SCWReader::Adding prebuilt incpaths  as   
TRACE::2021-05-04.15:45:55::SCWPlatform::Trying to open the hw design at D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.15:45:55::SCWPlatform::DSA given D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.15:45:55::SCWPlatform::DSA absoulate path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.15:45:55::SCWPlatform::DSA directory D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw
TRACE::2021-05-04.15:45:55::SCWPlatform:: Platform Path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.15:45:55::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-05-04.15:45:55::SCWPlatform::Trying to set the existing hwdb with name top_simple_7
TRACE::2021-05-04.15:45:55::SCWPlatform::Opened existing hwdb top_simple_7
TRACE::2021-05-04.15:45:55::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-04.15:45:55::SCWMssOS::Checking the sw design at  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-04.15:45:55::SCWMssOS::DEBUG:  swdes dump  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-05-04.15:45:55::SCWMssOS::Sw design exists and opened at  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-04.15:45:55::SCWReader::No isolation master present  
TRACE::2021-05-04.15:46:01::SCWPlatform::Trying to open the hw design at D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.15:46:01::SCWPlatform::DSA given D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.15:46:01::SCWPlatform::DSA absoulate path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.15:46:01::SCWPlatform::DSA directory D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw
TRACE::2021-05-04.15:46:01::SCWPlatform:: Platform Path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.15:46:01::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-05-04.15:46:01::SCWPlatform::Trying to set the existing hwdb with name top_simple_7
TRACE::2021-05-04.15:46:01::SCWPlatform::Opened existing hwdb top_simple_7
TRACE::2021-05-04.15:46:01::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-04.15:46:01::SCWPlatform::DSA given D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/tempdsa/top_simple.xsa
TRACE::2021-05-04.15:46:01::SCWPlatform::DSA absoulate path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/tempdsa/top_simple.xsa
TRACE::2021-05-04.15:46:01::SCWPlatform:: Platform location is D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/tempdsa
TRACE::2021-05-04.15:46:01::SCWPlatform:: Platform Path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/tempdsa/top_simple.xsa
TRACE::2021-05-04.15:46:01::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-05-04.15:46:05::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-04.15:46:05::SCWMssOS::Doing hw sync for the mss in domain: zynq_fsbl
TRACE::2021-05-04.15:46:05::SCWPlatform::Trying to open the hw design at D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.15:46:05::SCWPlatform::DSA given D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.15:46:05::SCWPlatform::DSA absoulate path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.15:46:05::SCWPlatform::DSA directory D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw
TRACE::2021-05-04.15:46:05::SCWPlatform:: Platform Path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.15:46:05::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-05-04.15:46:05::SCWPlatform::Trying to set the existing hwdb with name top_simple_7
TRACE::2021-05-04.15:46:05::SCWPlatform::Opened existing hwdb top_simple_7
TRACE::2021-05-04.15:46:05::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-04.15:46:05::SCWPlatform::Trying to open the hw design at D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.15:46:05::SCWPlatform::DSA given D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.15:46:05::SCWPlatform::DSA absoulate path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.15:46:05::SCWPlatform::DSA directory D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw
TRACE::2021-05-04.15:46:05::SCWPlatform:: Platform Path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.15:46:05::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-05-04.15:46:05::SCWPlatform::Trying to set the existing hwdb with name top_simple_7
TRACE::2021-05-04.15:46:05::SCWPlatform::Opened existing hwdb top_simple_7
TRACE::2021-05-04.15:46:05::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-04.15:46:05::SCWMssOS::Checking the sw design at  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-04.15:46:05::SCWMssOS::DEBUG:  swdes dump  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-05-04.15:46:05::SCWMssOS::Sw design exists and opened at  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-04.15:46:05::SCWPlatform::Trying to open the hw design at D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/tempdsa/top_simple.xsa
TRACE::2021-05-04.15:46:05::SCWPlatform::DSA given D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/tempdsa/top_simple.xsa
TRACE::2021-05-04.15:46:05::SCWPlatform::DSA absoulate path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/tempdsa/top_simple.xsa
TRACE::2021-05-04.15:46:05::SCWPlatform::DSA directory D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/tempdsa
TRACE::2021-05-04.15:46:05::SCWPlatform:: Platform Path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/tempdsa/top_simple.xsa
TRACE::2021-05-04.15:46:05::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-05-04.15:46:05::SCWPlatform::update - Opened existing hwdb top_simple_8
TRACE::2021-05-04.15:46:05::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-04.15:46:05::SCWMssOS::Doing hw sync for the mss in domain: standalone_domain
TRACE::2021-05-04.15:46:05::SCWPlatform::Trying to open the hw design at D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.15:46:05::SCWPlatform::DSA given D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.15:46:05::SCWPlatform::DSA absoulate path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.15:46:05::SCWPlatform::DSA directory D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw
TRACE::2021-05-04.15:46:05::SCWPlatform:: Platform Path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.15:46:05::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-05-04.15:46:05::SCWPlatform::Trying to set the existing hwdb with name top_simple_7
TRACE::2021-05-04.15:46:05::SCWPlatform::Opened existing hwdb top_simple_7
TRACE::2021-05-04.15:46:05::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-04.15:46:05::SCWPlatform::Trying to open the hw design at D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.15:46:05::SCWPlatform::DSA given D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.15:46:05::SCWPlatform::DSA absoulate path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.15:46:05::SCWPlatform::DSA directory D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw
TRACE::2021-05-04.15:46:05::SCWPlatform:: Platform Path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.15:46:05::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-05-04.15:46:05::SCWPlatform::Trying to set the existing hwdb with name top_simple_7
TRACE::2021-05-04.15:46:05::SCWPlatform::Opened existing hwdb top_simple_7
TRACE::2021-05-04.15:46:05::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-04.15:46:05::SCWMssOS::Checking the sw design at  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-04.15:46:05::SCWMssOS::DEBUG:  swdes dump  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-05-04.15:46:05::SCWMssOS::Sw design exists and opened at  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-04.15:46:05::SCWPlatform::Trying to open the hw design at D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/tempdsa/top_simple.xsa
TRACE::2021-05-04.15:46:05::SCWPlatform::DSA given D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/tempdsa/top_simple.xsa
TRACE::2021-05-04.15:46:05::SCWPlatform::DSA absoulate path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/tempdsa/top_simple.xsa
TRACE::2021-05-04.15:46:05::SCWPlatform::DSA directory D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/tempdsa
TRACE::2021-05-04.15:46:05::SCWPlatform:: Platform Path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/tempdsa/top_simple.xsa
TRACE::2021-05-04.15:46:05::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-05-04.15:46:05::SCWPlatform::update - Opened existing hwdb top_simple_8
TRACE::2021-05-04.15:46:05::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-04.15:46:05::SCWMssOS::Saving the mss changes D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-04.15:46:05::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-05-04.15:46:05::SCWMssOS::Completed writemss as part of save.
TRACE::2021-05-04.15:46:05::SCWMssOS::Commit changes completed.
TRACE::2021-05-04.15:46:05::SCWMssOS::Completed hw sync for the mss in domain: zynq_fsbl
TRACE::2021-05-04.15:46:05::SCWMssOS::Removing the swdes entry for  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-04.15:46:05::SCWMssOS::Saving the mss changes D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-04.15:46:05::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-05-04.15:46:05::SCWMssOS::Completed writemss as part of save.
TRACE::2021-05-04.15:46:05::SCWMssOS::Commit changes completed.
TRACE::2021-05-04.15:46:05::SCWMssOS::Completed hw sync for the mss in domain: standalone_domain
TRACE::2021-05-04.15:46:05::SCWMssOS::Removing the swdes entry for  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-04.15:46:05::SCWPlatform::Trying to open the hw design at D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.15:46:05::SCWPlatform::DSA given D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.15:46:05::SCWPlatform::DSA absoulate path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.15:46:05::SCWPlatform::DSA directory D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw
TRACE::2021-05-04.15:46:05::SCWPlatform:: Platform Path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.15:46:05::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-05-04.15:46:05::SCWPlatform::Do not have an existing db opened. 
TRACE::2021-05-04.15:46:09::SCWPlatform::Opened new HwDB with name top_simple_9
TRACE::2021-05-04.15:46:09::SCWPlatform::Trying to open the hw design at D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.15:46:09::SCWPlatform::DSA given D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.15:46:09::SCWPlatform::DSA absoulate path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.15:46:09::SCWPlatform::DSA directory D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw
TRACE::2021-05-04.15:46:09::SCWPlatform:: Platform Path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.15:46:09::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-05-04.15:46:09::SCWPlatform::Trying to set the existing hwdb with name top_simple_9
TRACE::2021-05-04.15:46:09::SCWPlatform::Opened existing hwdb top_simple_9
TRACE::2021-05-04.15:46:09::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-04.15:46:09::SCWMssOS::Checking the sw design at  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-04.15:46:09::SCWMssOS::DEBUG:  swdes dump  
TRACE::2021-05-04.15:46:09::SCWMssOS::No sw design opened at  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-04.15:46:09::SCWMssOS::mss exists loading the mss file  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-04.15:46:09::SCWMssOS::Opened the sw design from mss  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-04.15:46:09::SCWMssOS::Adding the swdes entry D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2021-05-04.15:46:09::SCWMssOS::updating the scw layer about changes
TRACE::2021-05-04.15:46:09::SCWMssOS::Opened the sw design.  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-04.15:46:09::SCWMssOS::Saving the mss changes D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-04.15:46:09::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-05-04.15:46:09::SCWMssOS::Completed writemss as part of save.
TRACE::2021-05-04.15:46:09::SCWMssOS::Commit changes completed.
TRACE::2021-05-04.15:46:09::SCWMssOS::Saving the mss changes D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-04.15:46:09::SCWMssOS::Adding the swdes entry, mss present, able to open swdb D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2021-05-04.15:46:09::SCWMssOS::Writing the mss file completed D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-04.15:46:09::SCWMssOS::Commit changes completed.
TRACE::2021-05-04.15:46:09::SCWPlatform::Trying to open the hw design at D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.15:46:09::SCWPlatform::DSA given D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.15:46:09::SCWPlatform::DSA absoulate path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.15:46:09::SCWPlatform::DSA directory D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw
TRACE::2021-05-04.15:46:09::SCWPlatform:: Platform Path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.15:46:09::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-05-04.15:46:09::SCWPlatform::Trying to set the existing hwdb with name top_simple_9
TRACE::2021-05-04.15:46:09::SCWPlatform::Opened existing hwdb top_simple_9
TRACE::2021-05-04.15:46:09::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-04.15:46:09::SCWMssOS::Checking the sw design at  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-04.15:46:09::SCWMssOS::DEBUG:  swdes dump  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-05-04.15:46:09::SCWMssOS::Sw design exists and opened at  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-04.15:46:09::SCWPlatform::Trying to open the hw design at D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.15:46:09::SCWPlatform::DSA given D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.15:46:09::SCWPlatform::DSA absoulate path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.15:46:09::SCWPlatform::DSA directory D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw
TRACE::2021-05-04.15:46:09::SCWPlatform:: Platform Path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.15:46:09::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-05-04.15:46:09::SCWPlatform::Trying to set the existing hwdb with name top_simple_9
TRACE::2021-05-04.15:46:09::SCWPlatform::Opened existing hwdb top_simple_9
TRACE::2021-05-04.15:46:09::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-04.15:46:09::SCWMssOS::Checking the sw design at  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-04.15:46:09::SCWMssOS::DEBUG:  swdes dump  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-05-04.15:46:09::SCWMssOS::Sw design exists and opened at  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-04.15:46:09::SCWWriter::formatted JSON is {
	"platformName":	"simple_hw",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"simple_hw",
	"platHandOff":	"D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/top_simple.xsa",
	"platIntHandOff":	"<platformDir>/hw/top_simple.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"simple_hw",
	"systems":	[{
			"systemName":	"simple_hw",
			"systemDesc":	"simple_hw",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"simple_hw",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"3c0a30bf8dd8567f6f4993dd134ea95a",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"D:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"D:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"ba9b700ab38403a5570b4c2dd9dc39e7",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2021-05-04.15:46:15::SCWPlatform::Started generating the artifacts platform simple_hw
TRACE::2021-05-04.15:46:15::SCWPlatform::Sanity checking of platform is completed
LOG::2021-05-04.15:46:15::SCWPlatform::Started generating the artifacts for system configuration simple_hw
LOG::2021-05-04.15:46:15::SCWSystem::Checking the domain zynq_fsbl
LOG::2021-05-04.15:46:15::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2021-05-04.15:46:15::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2021-05-04.15:46:15::SCWDomain::Skipping the build for domain :  zynq_fsbl
LOG::2021-05-04.15:46:15::SCWSystem::Checking the domain standalone_domain
LOG::2021-05-04.15:46:15::SCWSystem::Not a boot domain 
LOG::2021-05-04.15:46:15::SCWSystem::Started Processing the domain standalone_domain
TRACE::2021-05-04.15:46:15::SCWDomain::Generating domain artifcats
TRACE::2021-05-04.15:46:15::SCWMssOS::Generating standalone artifcats
TRACE::2021-05-04.15:46:15::SCWMssOS::Copying the qemu file from  D:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt To D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/export/simple_hw/sw/simple_hw/qemu/
TRACE::2021-05-04.15:46:15::SCWMssOS::Copying the qemu file from  D:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt To D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/export/simple_hw/sw/simple_hw/standalone_domain/qemu/
TRACE::2021-05-04.15:46:15::SCWMssOS:: Copying the user libraries. 
TRACE::2021-05-04.15:46:15::SCWPlatform::Trying to open the hw design at D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.15:46:15::SCWPlatform::DSA given D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.15:46:15::SCWPlatform::DSA absoulate path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.15:46:15::SCWPlatform::DSA directory D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw
TRACE::2021-05-04.15:46:15::SCWPlatform:: Platform Path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.15:46:15::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-05-04.15:46:15::SCWPlatform::Trying to set the existing hwdb with name top_simple_9
TRACE::2021-05-04.15:46:15::SCWPlatform::Opened existing hwdb top_simple_9
TRACE::2021-05-04.15:46:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-04.15:46:15::SCWMssOS::Checking the sw design at  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-04.15:46:15::SCWMssOS::DEBUG:  swdes dump  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-05-04.15:46:15::SCWMssOS::Sw design exists and opened at  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-04.15:46:15::SCWMssOS::Completed writing the mss file at D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2021-05-04.15:46:15::SCWMssOS::Mss edits present, copying mssfile into export location D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-04.15:46:15::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2021-05-04.15:46:15::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2021-05-04.15:46:15::SCWDomain::Skipping the build for domain :  standalone_domain
TRACE::2021-05-04.15:46:15::SCWMssOS::skipping the bsp build ... 
TRACE::2021-05-04.15:46:15::SCWMssOS::Copying to export directory.
TRACE::2021-05-04.15:46:15::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2021-05-04.15:46:15::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2021-05-04.15:46:15::SCWSystem::Completed Processing the domain standalone_domain
LOG::2021-05-04.15:46:15::SCWSystem::Completed Processing the sysconfig simple_hw
LOG::2021-05-04.15:46:15::SCWPlatform::Completed generating the artifacts for system configuration simple_hw
TRACE::2021-05-04.15:46:15::SCWPlatform::Started preparing the platform 
TRACE::2021-05-04.15:46:15::SCWSystem::Writing the bif file for system config simple_hw
TRACE::2021-05-04.15:46:15::SCWSystem::dir created 
TRACE::2021-05-04.15:46:15::SCWSystem::Writing the bif 
TRACE::2021-05-04.15:46:15::SCWPlatform::Started writing the spfm file 
TRACE::2021-05-04.15:46:15::SCWPlatform::Started writing the xpfm file 
TRACE::2021-05-04.15:46:15::SCWPlatform::Completed generating the platform
TRACE::2021-05-04.15:46:15::SCWMssOS::Saving the mss changes D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-04.15:46:15::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-05-04.15:46:15::SCWMssOS::Completed writemss as part of save.
TRACE::2021-05-04.15:46:15::SCWMssOS::Commit changes completed.
TRACE::2021-05-04.15:46:15::SCWMssOS::Saving the mss changes D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-04.15:46:15::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-05-04.15:46:15::SCWMssOS::Completed writemss as part of save.
TRACE::2021-05-04.15:46:15::SCWMssOS::Commit changes completed.
TRACE::2021-05-04.15:46:15::SCWPlatform::Trying to open the hw design at D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.15:46:15::SCWPlatform::DSA given D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.15:46:15::SCWPlatform::DSA absoulate path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.15:46:15::SCWPlatform::DSA directory D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw
TRACE::2021-05-04.15:46:15::SCWPlatform:: Platform Path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.15:46:15::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-05-04.15:46:15::SCWPlatform::Trying to set the existing hwdb with name top_simple_9
TRACE::2021-05-04.15:46:15::SCWPlatform::Opened existing hwdb top_simple_9
TRACE::2021-05-04.15:46:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-04.15:46:15::SCWMssOS::Checking the sw design at  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-04.15:46:15::SCWMssOS::DEBUG:  swdes dump  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-05-04.15:46:15::SCWMssOS::Sw design exists and opened at  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-04.15:46:15::SCWPlatform::Trying to open the hw design at D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.15:46:15::SCWPlatform::DSA given D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.15:46:15::SCWPlatform::DSA absoulate path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.15:46:15::SCWPlatform::DSA directory D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw
TRACE::2021-05-04.15:46:15::SCWPlatform:: Platform Path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.15:46:15::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-05-04.15:46:15::SCWPlatform::Trying to set the existing hwdb with name top_simple_9
TRACE::2021-05-04.15:46:15::SCWPlatform::Opened existing hwdb top_simple_9
TRACE::2021-05-04.15:46:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-04.15:46:15::SCWMssOS::Checking the sw design at  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-04.15:46:15::SCWMssOS::DEBUG:  swdes dump  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-05-04.15:46:15::SCWMssOS::Sw design exists and opened at  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-04.15:46:15::SCWWriter::formatted JSON is {
	"platformName":	"simple_hw",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"simple_hw",
	"platHandOff":	"D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/top_simple.xsa",
	"platIntHandOff":	"<platformDir>/hw/top_simple.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"simple_hw",
	"systems":	[{
			"systemName":	"simple_hw",
			"systemDesc":	"simple_hw",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"simple_hw",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"3c0a30bf8dd8567f6f4993dd134ea95a",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"D:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"D:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"ba9b700ab38403a5570b4c2dd9dc39e7",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2021-05-04.15:46:15::SCWPlatform::updated the xpfm file.
TRACE::2021-05-04.15:46:15::SCWPlatform::Trying to open the hw design at D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.15:46:15::SCWPlatform::DSA given D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.15:46:15::SCWPlatform::DSA absoulate path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.15:46:15::SCWPlatform::DSA directory D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw
TRACE::2021-05-04.15:46:15::SCWPlatform:: Platform Path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.15:46:15::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-05-04.15:46:15::SCWPlatform::Trying to set the existing hwdb with name top_simple_9
TRACE::2021-05-04.15:46:15::SCWPlatform::Opened existing hwdb top_simple_9
TRACE::2021-05-04.15:46:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-04.15:46:15::SCWMssOS::Checking the sw design at  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-04.15:46:15::SCWMssOS::DEBUG:  swdes dump  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-05-04.15:46:15::SCWMssOS::Sw design exists and opened at  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-04.15:48:29::SCWPlatform::Clearing the existing platform
TRACE::2021-05-04.15:48:29::SCWSystem::Clearing the existing sysconfig
TRACE::2021-05-04.15:48:29::SCWBDomain::clearing the fsbl build
TRACE::2021-05-04.15:48:29::SCWMssOS::Removing the swdes entry for  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-04.15:48:29::SCWMssOS::Removing the swdes entry for  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-04.15:48:29::SCWSystem::Clearing the domains completed.
TRACE::2021-05-04.15:48:29::SCWPlatform::Clearing the opened hw db.
TRACE::2021-05-04.15:48:29::SCWPlatform::DSA given D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.15:48:29::SCWPlatform::DSA absoulate path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.15:48:29::SCWPlatform:: Platform location is D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw
TRACE::2021-05-04.15:48:29::SCWPlatform:: Platform Path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.15:48:29::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-05-04.15:48:29::SCWPlatform::Removing the HwDB with name D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.15:48:29::SCWPlatform::Trying to open the hw design at D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.15:48:29::SCWPlatform::DSA given D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.15:48:29::SCWPlatform::DSA absoulate path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.15:48:29::SCWPlatform::DSA directory D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw
TRACE::2021-05-04.15:48:29::SCWPlatform:: Platform Path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.15:48:29::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-05-04.15:48:29::SCWPlatform::Do not have an existing db opened. 
TRACE::2021-05-04.15:48:33::SCWPlatform::Opened new HwDB with name top_simple_10
TRACE::2021-05-04.15:48:33::SCWReader::Active system found as  simple_hw
TRACE::2021-05-04.15:48:33::SCWReader::Handling sysconfig simple_hw
TRACE::2021-05-04.15:48:33::SCWDomain::checking for install qemu data   : 
TRACE::2021-05-04.15:48:33::SCWDomain:: Using the QEMU Data from install at  : D:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/
TRACE::2021-05-04.15:48:33::SCWDomain:: Using the QEMU args  from install at  : D:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2021-05-04.15:48:33::SCWPlatform::Trying to open the hw design at D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.15:48:33::SCWPlatform::DSA given D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.15:48:33::SCWPlatform::DSA absoulate path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.15:48:33::SCWPlatform::DSA directory D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw
TRACE::2021-05-04.15:48:33::SCWPlatform:: Platform Path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.15:48:33::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-05-04.15:48:33::SCWPlatform::Trying to set the existing hwdb with name top_simple_10
TRACE::2021-05-04.15:48:33::SCWPlatform::Opened existing hwdb top_simple_10
TRACE::2021-05-04.15:48:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-04.15:48:33::SCWPlatform::Trying to open the hw design at D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.15:48:33::SCWPlatform::DSA given D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.15:48:33::SCWPlatform::DSA absoulate path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.15:48:33::SCWPlatform::DSA directory D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw
TRACE::2021-05-04.15:48:33::SCWPlatform:: Platform Path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.15:48:33::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-05-04.15:48:33::SCWPlatform::Trying to set the existing hwdb with name top_simple_10
TRACE::2021-05-04.15:48:33::SCWPlatform::Opened existing hwdb top_simple_10
TRACE::2021-05-04.15:48:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-04.15:48:33::SCWPlatform::Trying to open the hw design at D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.15:48:33::SCWPlatform::DSA given D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.15:48:33::SCWPlatform::DSA absoulate path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.15:48:33::SCWPlatform::DSA directory D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw
TRACE::2021-05-04.15:48:33::SCWPlatform:: Platform Path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.15:48:33::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-05-04.15:48:33::SCWPlatform::Trying to set the existing hwdb with name top_simple_10
TRACE::2021-05-04.15:48:33::SCWPlatform::Opened existing hwdb top_simple_10
TRACE::2021-05-04.15:48:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-04.15:48:33::SCWReader::Boot application domain added for zynq_fsbl
TRACE::2021-05-04.15:48:33::SCWPlatform::Trying to open the hw design at D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.15:48:33::SCWPlatform::DSA given D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.15:48:33::SCWPlatform::DSA absoulate path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.15:48:33::SCWPlatform::DSA directory D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw
TRACE::2021-05-04.15:48:33::SCWPlatform:: Platform Path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.15:48:33::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-05-04.15:48:33::SCWPlatform::Trying to set the existing hwdb with name top_simple_10
TRACE::2021-05-04.15:48:33::SCWPlatform::Opened existing hwdb top_simple_10
TRACE::2021-05-04.15:48:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-04.15:48:33::SCWMssOS::Checking the sw design at  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-04.15:48:33::SCWMssOS::DEBUG:  swdes dump  
TRACE::2021-05-04.15:48:33::SCWMssOS::No sw design opened at  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-04.15:48:33::SCWMssOS::mss exists loading the mss file  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-04.15:48:33::SCWMssOS::Opened the sw design from mss  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-04.15:48:33::SCWMssOS::Adding the swdes entry D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2021-05-04.15:48:33::SCWMssOS::updating the scw layer about changes
TRACE::2021-05-04.15:48:33::SCWMssOS::Opened the sw design.  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-04.15:48:33::SCWPlatform::Trying to open the hw design at D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.15:48:33::SCWPlatform::DSA given D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.15:48:33::SCWPlatform::DSA absoulate path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.15:48:33::SCWPlatform::DSA directory D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw
TRACE::2021-05-04.15:48:33::SCWPlatform:: Platform Path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.15:48:33::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-05-04.15:48:33::SCWPlatform::Trying to set the existing hwdb with name top_simple_10
TRACE::2021-05-04.15:48:33::SCWPlatform::Opened existing hwdb top_simple_10
TRACE::2021-05-04.15:48:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-04.15:48:33::SCWMssOS::Checking the sw design at  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-04.15:48:33::SCWMssOS::DEBUG:  swdes dump  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-05-04.15:48:33::SCWMssOS::Sw design exists and opened at  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-04.15:48:33::SCWMssOS:: library already available in sw design:  xilffs:4.3
TRACE::2021-05-04.15:48:33::SCWPlatform::Trying to open the hw design at D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.15:48:33::SCWPlatform::DSA given D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.15:48:33::SCWPlatform::DSA absoulate path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.15:48:33::SCWPlatform::DSA directory D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw
TRACE::2021-05-04.15:48:33::SCWPlatform:: Platform Path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.15:48:33::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-05-04.15:48:33::SCWPlatform::Trying to set the existing hwdb with name top_simple_10
TRACE::2021-05-04.15:48:33::SCWPlatform::Opened existing hwdb top_simple_10
TRACE::2021-05-04.15:48:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-04.15:48:33::SCWMssOS::Checking the sw design at  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-04.15:48:33::SCWMssOS::DEBUG:  swdes dump  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-05-04.15:48:33::SCWMssOS::Sw design exists and opened at  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-04.15:48:33::SCWMssOS:: library already available in sw design:  xilrsa:1.6
TRACE::2021-05-04.15:48:33::SCWMssOS::Saving the mss changes D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-04.15:48:33::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-05-04.15:48:33::SCWMssOS::Completed writemss as part of save.
TRACE::2021-05-04.15:48:33::SCWMssOS::Commit changes completed.
TRACE::2021-05-04.15:48:33::SCWReader::Adding prebuilt librarypaths as   
TRACE::2021-05-04.15:48:33::SCWReader::Adding prebuilt incpaths  as   
TRACE::2021-05-04.15:48:33::SCWPlatform::Trying to open the hw design at D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.15:48:33::SCWPlatform::DSA given D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.15:48:33::SCWPlatform::DSA absoulate path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.15:48:33::SCWPlatform::DSA directory D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw
TRACE::2021-05-04.15:48:33::SCWPlatform:: Platform Path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.15:48:33::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-05-04.15:48:33::SCWPlatform::Trying to set the existing hwdb with name top_simple_10
TRACE::2021-05-04.15:48:33::SCWPlatform::Opened existing hwdb top_simple_10
TRACE::2021-05-04.15:48:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-04.15:48:33::SCWMssOS::Checking the sw design at  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-04.15:48:33::SCWMssOS::DEBUG:  swdes dump  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-05-04.15:48:33::SCWMssOS::Sw design exists and opened at  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-04.15:48:33::SCWReader::No isolation master present  
TRACE::2021-05-04.15:48:33::SCWDomain::checking for install qemu data   : 
TRACE::2021-05-04.15:48:33::SCWDomain:: Using the QEMU Data from install at  : D:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/
TRACE::2021-05-04.15:48:33::SCWDomain:: Using the QEMU args  from install at  : D:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2021-05-04.15:48:33::SCWPlatform::Trying to open the hw design at D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.15:48:33::SCWPlatform::DSA given D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.15:48:33::SCWPlatform::DSA absoulate path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.15:48:33::SCWPlatform::DSA directory D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw
TRACE::2021-05-04.15:48:33::SCWPlatform:: Platform Path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.15:48:33::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-05-04.15:48:33::SCWPlatform::Trying to set the existing hwdb with name top_simple_10
TRACE::2021-05-04.15:48:33::SCWPlatform::Opened existing hwdb top_simple_10
TRACE::2021-05-04.15:48:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-04.15:48:33::SCWPlatform::Trying to open the hw design at D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.15:48:33::SCWPlatform::DSA given D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.15:48:33::SCWPlatform::DSA absoulate path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.15:48:33::SCWPlatform::DSA directory D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw
TRACE::2021-05-04.15:48:33::SCWPlatform:: Platform Path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.15:48:33::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-05-04.15:48:33::SCWPlatform::Trying to set the existing hwdb with name top_simple_10
TRACE::2021-05-04.15:48:33::SCWPlatform::Opened existing hwdb top_simple_10
TRACE::2021-05-04.15:48:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-04.15:48:33::SCWPlatform::Trying to open the hw design at D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.15:48:33::SCWPlatform::DSA given D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.15:48:33::SCWPlatform::DSA absoulate path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.15:48:33::SCWPlatform::DSA directory D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw
TRACE::2021-05-04.15:48:33::SCWPlatform:: Platform Path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.15:48:33::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-05-04.15:48:33::SCWPlatform::Trying to set the existing hwdb with name top_simple_10
TRACE::2021-05-04.15:48:33::SCWPlatform::Opened existing hwdb top_simple_10
TRACE::2021-05-04.15:48:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-04.15:48:33::SCWMssOS::Checking the sw design at  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-04.15:48:33::SCWMssOS::DEBUG:  swdes dump  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-05-04.15:48:33::SCWMssOS::No sw design opened at  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-04.15:48:33::SCWMssOS::mss exists loading the mss file  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-04.15:48:33::SCWMssOS::Opened the sw design from mss  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-04.15:48:33::SCWMssOS::Adding the swdes entry D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2021-05-04.15:48:33::SCWMssOS::updating the scw layer about changes
TRACE::2021-05-04.15:48:33::SCWMssOS::Opened the sw design.  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-04.15:48:33::SCWPlatform::Trying to open the hw design at D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.15:48:33::SCWPlatform::DSA given D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.15:48:33::SCWPlatform::DSA absoulate path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.15:48:33::SCWPlatform::DSA directory D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw
TRACE::2021-05-04.15:48:33::SCWPlatform:: Platform Path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.15:48:33::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-05-04.15:48:33::SCWPlatform::Trying to set the existing hwdb with name top_simple_10
TRACE::2021-05-04.15:48:33::SCWPlatform::Opened existing hwdb top_simple_10
TRACE::2021-05-04.15:48:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-04.15:48:33::SCWMssOS::Checking the sw design at  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-04.15:48:33::SCWMssOS::DEBUG:  swdes dump  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-05-04.15:48:33::SCWMssOS::Sw design exists and opened at  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-04.15:48:33::SCWMssOS:: library already available in sw design:  xilffs:4.3
TRACE::2021-05-04.15:48:33::SCWMssOS::Saving the mss changes D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-04.15:48:33::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-05-04.15:48:33::SCWMssOS::Completed writemss as part of save.
TRACE::2021-05-04.15:48:33::SCWMssOS::Commit changes completed.
TRACE::2021-05-04.15:48:33::SCWReader::Adding prebuilt librarypaths as   
TRACE::2021-05-04.15:48:33::SCWReader::Adding prebuilt incpaths  as   
TRACE::2021-05-04.15:48:33::SCWPlatform::Trying to open the hw design at D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.15:48:33::SCWPlatform::DSA given D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.15:48:33::SCWPlatform::DSA absoulate path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.15:48:33::SCWPlatform::DSA directory D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw
TRACE::2021-05-04.15:48:33::SCWPlatform:: Platform Path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.15:48:33::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-05-04.15:48:33::SCWPlatform::Trying to set the existing hwdb with name top_simple_10
TRACE::2021-05-04.15:48:33::SCWPlatform::Opened existing hwdb top_simple_10
TRACE::2021-05-04.15:48:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-04.15:48:33::SCWMssOS::Checking the sw design at  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-04.15:48:33::SCWMssOS::DEBUG:  swdes dump  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-05-04.15:48:33::SCWMssOS::Sw design exists and opened at  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-04.15:48:33::SCWReader::No isolation master present  
TRACE::2021-05-04.15:48:39::SCWPlatform::Trying to open the hw design at D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.15:48:39::SCWPlatform::DSA given D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.15:48:39::SCWPlatform::DSA absoulate path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.15:48:39::SCWPlatform::DSA directory D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw
TRACE::2021-05-04.15:48:39::SCWPlatform:: Platform Path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.15:48:39::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-05-04.15:48:39::SCWPlatform::Trying to set the existing hwdb with name top_simple_10
TRACE::2021-05-04.15:48:39::SCWPlatform::Opened existing hwdb top_simple_10
TRACE::2021-05-04.15:48:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-04.15:48:39::SCWPlatform::DSA given D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/tempdsa/top_simple.xsa
TRACE::2021-05-04.15:48:39::SCWPlatform::DSA absoulate path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/tempdsa/top_simple.xsa
TRACE::2021-05-04.15:48:39::SCWPlatform:: Platform location is D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/tempdsa
TRACE::2021-05-04.15:48:39::SCWPlatform:: Platform Path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/tempdsa/top_simple.xsa
TRACE::2021-05-04.15:48:39::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-05-04.15:48:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-04.15:48:43::SCWMssOS::Doing hw sync for the mss in domain: zynq_fsbl
TRACE::2021-05-04.15:48:43::SCWPlatform::Trying to open the hw design at D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.15:48:43::SCWPlatform::DSA given D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.15:48:43::SCWPlatform::DSA absoulate path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.15:48:43::SCWPlatform::DSA directory D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw
TRACE::2021-05-04.15:48:43::SCWPlatform:: Platform Path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.15:48:43::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-05-04.15:48:43::SCWPlatform::Trying to set the existing hwdb with name top_simple_10
TRACE::2021-05-04.15:48:43::SCWPlatform::Opened existing hwdb top_simple_10
TRACE::2021-05-04.15:48:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-04.15:48:43::SCWPlatform::Trying to open the hw design at D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.15:48:43::SCWPlatform::DSA given D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.15:48:43::SCWPlatform::DSA absoulate path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.15:48:43::SCWPlatform::DSA directory D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw
TRACE::2021-05-04.15:48:43::SCWPlatform:: Platform Path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.15:48:43::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-05-04.15:48:43::SCWPlatform::Trying to set the existing hwdb with name top_simple_10
TRACE::2021-05-04.15:48:43::SCWPlatform::Opened existing hwdb top_simple_10
TRACE::2021-05-04.15:48:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-04.15:48:43::SCWMssOS::Checking the sw design at  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-04.15:48:43::SCWMssOS::DEBUG:  swdes dump  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-05-04.15:48:43::SCWMssOS::Sw design exists and opened at  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-04.15:48:43::SCWPlatform::Trying to open the hw design at D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/tempdsa/top_simple.xsa
TRACE::2021-05-04.15:48:43::SCWPlatform::DSA given D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/tempdsa/top_simple.xsa
TRACE::2021-05-04.15:48:43::SCWPlatform::DSA absoulate path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/tempdsa/top_simple.xsa
TRACE::2021-05-04.15:48:43::SCWPlatform::DSA directory D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/tempdsa
TRACE::2021-05-04.15:48:43::SCWPlatform:: Platform Path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/tempdsa/top_simple.xsa
TRACE::2021-05-04.15:48:43::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-05-04.15:48:43::SCWPlatform::update - Opened existing hwdb top_simple_11
TRACE::2021-05-04.15:48:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-04.15:48:43::SCWMssOS::Doing hw sync for the mss in domain: standalone_domain
TRACE::2021-05-04.15:48:43::SCWPlatform::Trying to open the hw design at D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.15:48:43::SCWPlatform::DSA given D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.15:48:43::SCWPlatform::DSA absoulate path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.15:48:43::SCWPlatform::DSA directory D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw
TRACE::2021-05-04.15:48:43::SCWPlatform:: Platform Path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.15:48:43::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-05-04.15:48:43::SCWPlatform::Trying to set the existing hwdb with name top_simple_10
TRACE::2021-05-04.15:48:43::SCWPlatform::Opened existing hwdb top_simple_10
TRACE::2021-05-04.15:48:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-04.15:48:43::SCWPlatform::Trying to open the hw design at D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.15:48:43::SCWPlatform::DSA given D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.15:48:43::SCWPlatform::DSA absoulate path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.15:48:43::SCWPlatform::DSA directory D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw
TRACE::2021-05-04.15:48:43::SCWPlatform:: Platform Path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.15:48:43::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-05-04.15:48:43::SCWPlatform::Trying to set the existing hwdb with name top_simple_10
TRACE::2021-05-04.15:48:43::SCWPlatform::Opened existing hwdb top_simple_10
TRACE::2021-05-04.15:48:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-04.15:48:43::SCWMssOS::Checking the sw design at  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-04.15:48:43::SCWMssOS::DEBUG:  swdes dump  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-05-04.15:48:43::SCWMssOS::Sw design exists and opened at  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-04.15:48:43::SCWPlatform::Trying to open the hw design at D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/tempdsa/top_simple.xsa
TRACE::2021-05-04.15:48:43::SCWPlatform::DSA given D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/tempdsa/top_simple.xsa
TRACE::2021-05-04.15:48:43::SCWPlatform::DSA absoulate path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/tempdsa/top_simple.xsa
TRACE::2021-05-04.15:48:43::SCWPlatform::DSA directory D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/tempdsa
TRACE::2021-05-04.15:48:43::SCWPlatform:: Platform Path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/tempdsa/top_simple.xsa
TRACE::2021-05-04.15:48:43::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-05-04.15:48:43::SCWPlatform::update - Opened existing hwdb top_simple_11
TRACE::2021-05-04.15:48:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-04.15:48:43::SCWMssOS::Saving the mss changes D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-04.15:48:43::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-05-04.15:48:43::SCWMssOS::Completed writemss as part of save.
TRACE::2021-05-04.15:48:43::SCWMssOS::Commit changes completed.
TRACE::2021-05-04.15:48:43::SCWMssOS::Completed hw sync for the mss in domain: zynq_fsbl
TRACE::2021-05-04.15:48:43::SCWMssOS::Removing the swdes entry for  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-04.15:48:43::SCWMssOS::Saving the mss changes D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-04.15:48:43::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-05-04.15:48:43::SCWMssOS::Completed writemss as part of save.
TRACE::2021-05-04.15:48:43::SCWMssOS::Commit changes completed.
TRACE::2021-05-04.15:48:43::SCWMssOS::Completed hw sync for the mss in domain: standalone_domain
TRACE::2021-05-04.15:48:43::SCWMssOS::Removing the swdes entry for  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-04.15:48:43::SCWPlatform::Trying to open the hw design at D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.15:48:43::SCWPlatform::DSA given D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.15:48:43::SCWPlatform::DSA absoulate path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.15:48:43::SCWPlatform::DSA directory D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw
TRACE::2021-05-04.15:48:43::SCWPlatform:: Platform Path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.15:48:43::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-05-04.15:48:43::SCWPlatform::Do not have an existing db opened. 
TRACE::2021-05-04.15:48:48::SCWPlatform::Opened new HwDB with name top_simple_12
TRACE::2021-05-04.15:48:48::SCWPlatform::Trying to open the hw design at D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.15:48:48::SCWPlatform::DSA given D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.15:48:48::SCWPlatform::DSA absoulate path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.15:48:48::SCWPlatform::DSA directory D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw
TRACE::2021-05-04.15:48:48::SCWPlatform:: Platform Path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.15:48:48::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-05-04.15:48:48::SCWPlatform::Trying to set the existing hwdb with name top_simple_12
TRACE::2021-05-04.15:48:48::SCWPlatform::Opened existing hwdb top_simple_12
TRACE::2021-05-04.15:48:48::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-04.15:48:48::SCWMssOS::Checking the sw design at  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-04.15:48:48::SCWMssOS::DEBUG:  swdes dump  
TRACE::2021-05-04.15:48:48::SCWMssOS::No sw design opened at  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-04.15:48:48::SCWMssOS::mss exists loading the mss file  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-04.15:48:48::SCWMssOS::Opened the sw design from mss  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-04.15:48:48::SCWMssOS::Adding the swdes entry D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2021-05-04.15:48:48::SCWMssOS::updating the scw layer about changes
TRACE::2021-05-04.15:48:48::SCWMssOS::Opened the sw design.  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-04.15:48:48::SCWMssOS::Saving the mss changes D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-04.15:48:48::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-05-04.15:48:48::SCWMssOS::Completed writemss as part of save.
TRACE::2021-05-04.15:48:48::SCWMssOS::Commit changes completed.
TRACE::2021-05-04.15:48:48::SCWMssOS::Saving the mss changes D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-04.15:48:48::SCWMssOS::Adding the swdes entry, mss present, able to open swdb D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2021-05-04.15:48:48::SCWMssOS::Writing the mss file completed D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-04.15:48:48::SCWMssOS::Commit changes completed.
TRACE::2021-05-04.15:48:48::SCWPlatform::Trying to open the hw design at D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.15:48:48::SCWPlatform::DSA given D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.15:48:48::SCWPlatform::DSA absoulate path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.15:48:48::SCWPlatform::DSA directory D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw
TRACE::2021-05-04.15:48:48::SCWPlatform:: Platform Path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.15:48:48::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-05-04.15:48:48::SCWPlatform::Trying to set the existing hwdb with name top_simple_12
TRACE::2021-05-04.15:48:48::SCWPlatform::Opened existing hwdb top_simple_12
TRACE::2021-05-04.15:48:48::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-04.15:48:48::SCWMssOS::Checking the sw design at  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-04.15:48:48::SCWMssOS::DEBUG:  swdes dump  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-05-04.15:48:48::SCWMssOS::Sw design exists and opened at  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-04.15:48:48::SCWPlatform::Trying to open the hw design at D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.15:48:48::SCWPlatform::DSA given D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.15:48:48::SCWPlatform::DSA absoulate path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.15:48:48::SCWPlatform::DSA directory D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw
TRACE::2021-05-04.15:48:48::SCWPlatform:: Platform Path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.15:48:48::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-05-04.15:48:48::SCWPlatform::Trying to set the existing hwdb with name top_simple_12
TRACE::2021-05-04.15:48:48::SCWPlatform::Opened existing hwdb top_simple_12
TRACE::2021-05-04.15:48:48::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-04.15:48:48::SCWMssOS::Checking the sw design at  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-04.15:48:48::SCWMssOS::DEBUG:  swdes dump  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-05-04.15:48:48::SCWMssOS::Sw design exists and opened at  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-04.15:48:48::SCWWriter::formatted JSON is {
	"platformName":	"simple_hw",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"simple_hw",
	"platHandOff":	"D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/top_simple.xsa",
	"platIntHandOff":	"<platformDir>/hw/top_simple.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"simple_hw",
	"systems":	[{
			"systemName":	"simple_hw",
			"systemDesc":	"simple_hw",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"simple_hw",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"3c0a30bf8dd8567f6f4993dd134ea95a",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"D:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"D:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"ba9b700ab38403a5570b4c2dd9dc39e7",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2021-05-04.15:49:02::SCWPlatform::Started generating the artifacts platform simple_hw
TRACE::2021-05-04.15:49:02::SCWPlatform::Sanity checking of platform is completed
LOG::2021-05-04.15:49:02::SCWPlatform::Started generating the artifacts for system configuration simple_hw
LOG::2021-05-04.15:49:02::SCWSystem::Checking the domain zynq_fsbl
LOG::2021-05-04.15:49:02::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2021-05-04.15:49:02::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2021-05-04.15:49:02::SCWDomain::Skipping the build for domain :  zynq_fsbl
LOG::2021-05-04.15:49:02::SCWSystem::Checking the domain standalone_domain
LOG::2021-05-04.15:49:02::SCWSystem::Not a boot domain 
LOG::2021-05-04.15:49:02::SCWSystem::Started Processing the domain standalone_domain
TRACE::2021-05-04.15:49:02::SCWDomain::Generating domain artifcats
TRACE::2021-05-04.15:49:02::SCWMssOS::Generating standalone artifcats
TRACE::2021-05-04.15:49:02::SCWMssOS::Copying the qemu file from  D:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt To D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/export/simple_hw/sw/simple_hw/qemu/
TRACE::2021-05-04.15:49:02::SCWMssOS::Copying the qemu file from  D:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt To D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/export/simple_hw/sw/simple_hw/standalone_domain/qemu/
TRACE::2021-05-04.15:49:02::SCWMssOS:: Copying the user libraries. 
TRACE::2021-05-04.15:49:02::SCWPlatform::Trying to open the hw design at D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.15:49:02::SCWPlatform::DSA given D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.15:49:02::SCWPlatform::DSA absoulate path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.15:49:02::SCWPlatform::DSA directory D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw
TRACE::2021-05-04.15:49:02::SCWPlatform:: Platform Path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.15:49:02::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-05-04.15:49:02::SCWPlatform::Trying to set the existing hwdb with name top_simple_12
TRACE::2021-05-04.15:49:02::SCWPlatform::Opened existing hwdb top_simple_12
TRACE::2021-05-04.15:49:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-04.15:49:02::SCWMssOS::Checking the sw design at  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-04.15:49:02::SCWMssOS::DEBUG:  swdes dump  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-05-04.15:49:02::SCWMssOS::Sw design exists and opened at  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-04.15:49:02::SCWMssOS::Completed writing the mss file at D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2021-05-04.15:49:02::SCWMssOS::Mss edits present, copying mssfile into export location D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-04.15:49:02::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2021-05-04.15:49:02::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2021-05-04.15:49:02::SCWDomain::Skipping the build for domain :  standalone_domain
TRACE::2021-05-04.15:49:02::SCWMssOS::skipping the bsp build ... 
TRACE::2021-05-04.15:49:02::SCWMssOS::Copying to export directory.
TRACE::2021-05-04.15:49:02::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2021-05-04.15:49:02::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2021-05-04.15:49:02::SCWSystem::Completed Processing the domain standalone_domain
LOG::2021-05-04.15:49:02::SCWSystem::Completed Processing the sysconfig simple_hw
LOG::2021-05-04.15:49:02::SCWPlatform::Completed generating the artifacts for system configuration simple_hw
TRACE::2021-05-04.15:49:02::SCWPlatform::Started preparing the platform 
TRACE::2021-05-04.15:49:02::SCWSystem::Writing the bif file for system config simple_hw
TRACE::2021-05-04.15:49:02::SCWSystem::dir created 
TRACE::2021-05-04.15:49:02::SCWSystem::Writing the bif 
TRACE::2021-05-04.15:49:02::SCWPlatform::Started writing the spfm file 
TRACE::2021-05-04.15:49:02::SCWPlatform::Started writing the xpfm file 
TRACE::2021-05-04.15:49:02::SCWPlatform::Completed generating the platform
TRACE::2021-05-04.15:49:02::SCWMssOS::Saving the mss changes D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-04.15:49:02::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-05-04.15:49:02::SCWMssOS::Completed writemss as part of save.
TRACE::2021-05-04.15:49:02::SCWMssOS::Commit changes completed.
TRACE::2021-05-04.15:49:02::SCWMssOS::Saving the mss changes D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-04.15:49:02::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-05-04.15:49:02::SCWMssOS::Completed writemss as part of save.
TRACE::2021-05-04.15:49:02::SCWMssOS::Commit changes completed.
TRACE::2021-05-04.15:49:02::SCWPlatform::Trying to open the hw design at D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.15:49:02::SCWPlatform::DSA given D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.15:49:02::SCWPlatform::DSA absoulate path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.15:49:02::SCWPlatform::DSA directory D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw
TRACE::2021-05-04.15:49:02::SCWPlatform:: Platform Path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.15:49:02::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-05-04.15:49:02::SCWPlatform::Trying to set the existing hwdb with name top_simple_12
TRACE::2021-05-04.15:49:02::SCWPlatform::Opened existing hwdb top_simple_12
TRACE::2021-05-04.15:49:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-04.15:49:02::SCWMssOS::Checking the sw design at  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-04.15:49:02::SCWMssOS::DEBUG:  swdes dump  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-05-04.15:49:02::SCWMssOS::Sw design exists and opened at  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-04.15:49:02::SCWPlatform::Trying to open the hw design at D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.15:49:02::SCWPlatform::DSA given D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.15:49:02::SCWPlatform::DSA absoulate path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.15:49:02::SCWPlatform::DSA directory D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw
TRACE::2021-05-04.15:49:02::SCWPlatform:: Platform Path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.15:49:02::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-05-04.15:49:02::SCWPlatform::Trying to set the existing hwdb with name top_simple_12
TRACE::2021-05-04.15:49:02::SCWPlatform::Opened existing hwdb top_simple_12
TRACE::2021-05-04.15:49:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-04.15:49:02::SCWMssOS::Checking the sw design at  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-04.15:49:02::SCWMssOS::DEBUG:  swdes dump  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-05-04.15:49:02::SCWMssOS::Sw design exists and opened at  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-04.15:49:02::SCWWriter::formatted JSON is {
	"platformName":	"simple_hw",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"simple_hw",
	"platHandOff":	"D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/top_simple.xsa",
	"platIntHandOff":	"<platformDir>/hw/top_simple.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"simple_hw",
	"systems":	[{
			"systemName":	"simple_hw",
			"systemDesc":	"simple_hw",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"simple_hw",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"3c0a30bf8dd8567f6f4993dd134ea95a",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"D:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"D:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"ba9b700ab38403a5570b4c2dd9dc39e7",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2021-05-04.15:49:02::SCWPlatform::updated the xpfm file.
TRACE::2021-05-04.15:49:02::SCWPlatform::Trying to open the hw design at D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.15:49:02::SCWPlatform::DSA given D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.15:49:02::SCWPlatform::DSA absoulate path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.15:49:02::SCWPlatform::DSA directory D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw
TRACE::2021-05-04.15:49:02::SCWPlatform:: Platform Path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.15:49:02::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-05-04.15:49:02::SCWPlatform::Trying to set the existing hwdb with name top_simple_12
TRACE::2021-05-04.15:49:02::SCWPlatform::Opened existing hwdb top_simple_12
TRACE::2021-05-04.15:49:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-04.15:49:02::SCWMssOS::Checking the sw design at  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-04.15:49:02::SCWMssOS::DEBUG:  swdes dump  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-05-04.15:49:02::SCWMssOS::Sw design exists and opened at  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-04.15:57:38::SCWPlatform::Clearing the existing platform
TRACE::2021-05-04.15:57:38::SCWSystem::Clearing the existing sysconfig
TRACE::2021-05-04.15:57:38::SCWBDomain::clearing the fsbl build
TRACE::2021-05-04.15:57:38::SCWMssOS::Removing the swdes entry for  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-04.15:57:38::SCWMssOS::Removing the swdes entry for  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-04.15:57:38::SCWSystem::Clearing the domains completed.
TRACE::2021-05-04.15:57:38::SCWPlatform::Clearing the opened hw db.
TRACE::2021-05-04.15:57:38::SCWPlatform::DSA given D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.15:57:38::SCWPlatform::DSA absoulate path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.15:57:38::SCWPlatform:: Platform location is D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw
TRACE::2021-05-04.15:57:38::SCWPlatform:: Platform Path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.15:57:38::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-05-04.15:57:38::SCWPlatform::Removing the HwDB with name D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.15:57:38::SCWPlatform::Trying to open the hw design at D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.15:57:38::SCWPlatform::DSA given D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.15:57:38::SCWPlatform::DSA absoulate path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.15:57:38::SCWPlatform::DSA directory D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw
TRACE::2021-05-04.15:57:38::SCWPlatform:: Platform Path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.15:57:38::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-05-04.15:57:38::SCWPlatform::Do not have an existing db opened. 
TRACE::2021-05-04.15:57:42::SCWPlatform::Opened new HwDB with name top_simple_13
TRACE::2021-05-04.15:57:42::SCWReader::Active system found as  simple_hw
TRACE::2021-05-04.15:57:42::SCWReader::Handling sysconfig simple_hw
TRACE::2021-05-04.15:57:42::SCWDomain::checking for install qemu data   : 
TRACE::2021-05-04.15:57:42::SCWDomain:: Using the QEMU Data from install at  : D:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/
TRACE::2021-05-04.15:57:42::SCWDomain:: Using the QEMU args  from install at  : D:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2021-05-04.15:57:42::SCWPlatform::Trying to open the hw design at D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.15:57:42::SCWPlatform::DSA given D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.15:57:42::SCWPlatform::DSA absoulate path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.15:57:42::SCWPlatform::DSA directory D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw
TRACE::2021-05-04.15:57:42::SCWPlatform:: Platform Path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.15:57:42::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-05-04.15:57:42::SCWPlatform::Trying to set the existing hwdb with name top_simple_13
TRACE::2021-05-04.15:57:42::SCWPlatform::Opened existing hwdb top_simple_13
TRACE::2021-05-04.15:57:42::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-04.15:57:42::SCWPlatform::Trying to open the hw design at D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.15:57:42::SCWPlatform::DSA given D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.15:57:42::SCWPlatform::DSA absoulate path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.15:57:42::SCWPlatform::DSA directory D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw
TRACE::2021-05-04.15:57:42::SCWPlatform:: Platform Path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.15:57:42::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-05-04.15:57:42::SCWPlatform::Trying to set the existing hwdb with name top_simple_13
TRACE::2021-05-04.15:57:42::SCWPlatform::Opened existing hwdb top_simple_13
TRACE::2021-05-04.15:57:42::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-04.15:57:42::SCWPlatform::Trying to open the hw design at D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.15:57:42::SCWPlatform::DSA given D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.15:57:42::SCWPlatform::DSA absoulate path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.15:57:42::SCWPlatform::DSA directory D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw
TRACE::2021-05-04.15:57:42::SCWPlatform:: Platform Path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.15:57:42::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-05-04.15:57:42::SCWPlatform::Trying to set the existing hwdb with name top_simple_13
TRACE::2021-05-04.15:57:42::SCWPlatform::Opened existing hwdb top_simple_13
TRACE::2021-05-04.15:57:42::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-04.15:57:42::SCWReader::Boot application domain added for zynq_fsbl
TRACE::2021-05-04.15:57:42::SCWPlatform::Trying to open the hw design at D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.15:57:42::SCWPlatform::DSA given D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.15:57:42::SCWPlatform::DSA absoulate path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.15:57:42::SCWPlatform::DSA directory D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw
TRACE::2021-05-04.15:57:42::SCWPlatform:: Platform Path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.15:57:42::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-05-04.15:57:42::SCWPlatform::Trying to set the existing hwdb with name top_simple_13
TRACE::2021-05-04.15:57:42::SCWPlatform::Opened existing hwdb top_simple_13
TRACE::2021-05-04.15:57:42::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-04.15:57:42::SCWMssOS::Checking the sw design at  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-04.15:57:42::SCWMssOS::DEBUG:  swdes dump  
TRACE::2021-05-04.15:57:42::SCWMssOS::No sw design opened at  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-04.15:57:42::SCWMssOS::mss exists loading the mss file  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-04.15:57:42::SCWMssOS::Opened the sw design from mss  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-04.15:57:42::SCWMssOS::Adding the swdes entry D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2021-05-04.15:57:42::SCWMssOS::updating the scw layer about changes
TRACE::2021-05-04.15:57:42::SCWMssOS::Opened the sw design.  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-04.15:57:42::SCWPlatform::Trying to open the hw design at D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.15:57:42::SCWPlatform::DSA given D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.15:57:42::SCWPlatform::DSA absoulate path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.15:57:42::SCWPlatform::DSA directory D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw
TRACE::2021-05-04.15:57:42::SCWPlatform:: Platform Path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.15:57:42::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-05-04.15:57:42::SCWPlatform::Trying to set the existing hwdb with name top_simple_13
TRACE::2021-05-04.15:57:42::SCWPlatform::Opened existing hwdb top_simple_13
TRACE::2021-05-04.15:57:42::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-04.15:57:42::SCWMssOS::Checking the sw design at  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-04.15:57:42::SCWMssOS::DEBUG:  swdes dump  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-05-04.15:57:42::SCWMssOS::Sw design exists and opened at  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-04.15:57:42::SCWMssOS:: library already available in sw design:  xilffs:4.3
TRACE::2021-05-04.15:57:42::SCWPlatform::Trying to open the hw design at D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.15:57:42::SCWPlatform::DSA given D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.15:57:42::SCWPlatform::DSA absoulate path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.15:57:42::SCWPlatform::DSA directory D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw
TRACE::2021-05-04.15:57:42::SCWPlatform:: Platform Path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.15:57:42::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-05-04.15:57:42::SCWPlatform::Trying to set the existing hwdb with name top_simple_13
TRACE::2021-05-04.15:57:42::SCWPlatform::Opened existing hwdb top_simple_13
TRACE::2021-05-04.15:57:42::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-04.15:57:42::SCWMssOS::Checking the sw design at  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-04.15:57:42::SCWMssOS::DEBUG:  swdes dump  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-05-04.15:57:42::SCWMssOS::Sw design exists and opened at  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-04.15:57:42::SCWMssOS:: library already available in sw design:  xilrsa:1.6
TRACE::2021-05-04.15:57:42::SCWMssOS::Saving the mss changes D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-04.15:57:42::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-05-04.15:57:42::SCWMssOS::Completed writemss as part of save.
TRACE::2021-05-04.15:57:42::SCWMssOS::Commit changes completed.
TRACE::2021-05-04.15:57:42::SCWReader::Adding prebuilt librarypaths as   
TRACE::2021-05-04.15:57:42::SCWReader::Adding prebuilt incpaths  as   
TRACE::2021-05-04.15:57:42::SCWPlatform::Trying to open the hw design at D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.15:57:42::SCWPlatform::DSA given D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.15:57:42::SCWPlatform::DSA absoulate path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.15:57:42::SCWPlatform::DSA directory D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw
TRACE::2021-05-04.15:57:42::SCWPlatform:: Platform Path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.15:57:42::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-05-04.15:57:42::SCWPlatform::Trying to set the existing hwdb with name top_simple_13
TRACE::2021-05-04.15:57:42::SCWPlatform::Opened existing hwdb top_simple_13
TRACE::2021-05-04.15:57:42::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-04.15:57:42::SCWMssOS::Checking the sw design at  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-04.15:57:42::SCWMssOS::DEBUG:  swdes dump  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-05-04.15:57:42::SCWMssOS::Sw design exists and opened at  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-04.15:57:42::SCWReader::No isolation master present  
TRACE::2021-05-04.15:57:42::SCWDomain::checking for install qemu data   : 
TRACE::2021-05-04.15:57:42::SCWDomain:: Using the QEMU Data from install at  : D:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/
TRACE::2021-05-04.15:57:42::SCWDomain:: Using the QEMU args  from install at  : D:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2021-05-04.15:57:42::SCWPlatform::Trying to open the hw design at D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.15:57:42::SCWPlatform::DSA given D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.15:57:42::SCWPlatform::DSA absoulate path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.15:57:42::SCWPlatform::DSA directory D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw
TRACE::2021-05-04.15:57:42::SCWPlatform:: Platform Path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.15:57:42::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-05-04.15:57:42::SCWPlatform::Trying to set the existing hwdb with name top_simple_13
TRACE::2021-05-04.15:57:42::SCWPlatform::Opened existing hwdb top_simple_13
TRACE::2021-05-04.15:57:42::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-04.15:57:42::SCWPlatform::Trying to open the hw design at D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.15:57:42::SCWPlatform::DSA given D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.15:57:42::SCWPlatform::DSA absoulate path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.15:57:42::SCWPlatform::DSA directory D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw
TRACE::2021-05-04.15:57:42::SCWPlatform:: Platform Path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.15:57:42::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-05-04.15:57:42::SCWPlatform::Trying to set the existing hwdb with name top_simple_13
TRACE::2021-05-04.15:57:42::SCWPlatform::Opened existing hwdb top_simple_13
TRACE::2021-05-04.15:57:42::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-04.15:57:42::SCWPlatform::Trying to open the hw design at D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.15:57:42::SCWPlatform::DSA given D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.15:57:42::SCWPlatform::DSA absoulate path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.15:57:42::SCWPlatform::DSA directory D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw
TRACE::2021-05-04.15:57:42::SCWPlatform:: Platform Path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.15:57:42::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-05-04.15:57:42::SCWPlatform::Trying to set the existing hwdb with name top_simple_13
TRACE::2021-05-04.15:57:42::SCWPlatform::Opened existing hwdb top_simple_13
TRACE::2021-05-04.15:57:42::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-04.15:57:42::SCWMssOS::Checking the sw design at  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-04.15:57:42::SCWMssOS::DEBUG:  swdes dump  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-05-04.15:57:42::SCWMssOS::No sw design opened at  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-04.15:57:42::SCWMssOS::mss exists loading the mss file  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-04.15:57:42::SCWMssOS::Opened the sw design from mss  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-04.15:57:42::SCWMssOS::Adding the swdes entry D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2021-05-04.15:57:42::SCWMssOS::updating the scw layer about changes
TRACE::2021-05-04.15:57:42::SCWMssOS::Opened the sw design.  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-04.15:57:42::SCWPlatform::Trying to open the hw design at D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.15:57:42::SCWPlatform::DSA given D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.15:57:42::SCWPlatform::DSA absoulate path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.15:57:42::SCWPlatform::DSA directory D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw
TRACE::2021-05-04.15:57:42::SCWPlatform:: Platform Path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.15:57:42::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-05-04.15:57:42::SCWPlatform::Trying to set the existing hwdb with name top_simple_13
TRACE::2021-05-04.15:57:42::SCWPlatform::Opened existing hwdb top_simple_13
TRACE::2021-05-04.15:57:42::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-04.15:57:42::SCWMssOS::Checking the sw design at  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-04.15:57:42::SCWMssOS::DEBUG:  swdes dump  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-05-04.15:57:42::SCWMssOS::Sw design exists and opened at  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-04.15:57:42::SCWMssOS:: library already available in sw design:  xilffs:4.3
TRACE::2021-05-04.15:57:42::SCWMssOS::Saving the mss changes D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-04.15:57:42::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-05-04.15:57:42::SCWMssOS::Completed writemss as part of save.
TRACE::2021-05-04.15:57:42::SCWMssOS::Commit changes completed.
TRACE::2021-05-04.15:57:42::SCWReader::Adding prebuilt librarypaths as   
TRACE::2021-05-04.15:57:42::SCWReader::Adding prebuilt incpaths  as   
TRACE::2021-05-04.15:57:42::SCWPlatform::Trying to open the hw design at D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.15:57:42::SCWPlatform::DSA given D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.15:57:42::SCWPlatform::DSA absoulate path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.15:57:42::SCWPlatform::DSA directory D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw
TRACE::2021-05-04.15:57:42::SCWPlatform:: Platform Path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.15:57:42::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-05-04.15:57:42::SCWPlatform::Trying to set the existing hwdb with name top_simple_13
TRACE::2021-05-04.15:57:42::SCWPlatform::Opened existing hwdb top_simple_13
TRACE::2021-05-04.15:57:42::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-04.15:57:42::SCWMssOS::Checking the sw design at  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-04.15:57:42::SCWMssOS::DEBUG:  swdes dump  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-05-04.15:57:42::SCWMssOS::Sw design exists and opened at  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-04.15:57:42::SCWReader::No isolation master present  
TRACE::2021-05-04.15:57:42::SCWPlatform::Trying to open the hw design at D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.15:57:42::SCWPlatform::DSA given D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.15:57:42::SCWPlatform::DSA absoulate path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.15:57:42::SCWPlatform::DSA directory D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw
TRACE::2021-05-04.15:57:42::SCWPlatform:: Platform Path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.15:57:42::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-05-04.15:57:42::SCWPlatform::Trying to set the existing hwdb with name top_simple_13
TRACE::2021-05-04.15:57:42::SCWPlatform::Opened existing hwdb top_simple_13
TRACE::2021-05-04.15:57:42::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-04.15:57:42::SCWMssOS::Checking the sw design at  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-04.15:57:42::SCWMssOS::DEBUG:  swdes dump  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-05-04.15:57:42::SCWMssOS::Sw design exists and opened at  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-04.15:57:43::SCWMssOS::In reload Mss file.
TRACE::2021-05-04.15:57:43::SCWPlatform::Trying to open the hw design at D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.15:57:43::SCWPlatform::DSA given D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.15:57:43::SCWPlatform::DSA absoulate path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.15:57:43::SCWPlatform::DSA directory D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw
TRACE::2021-05-04.15:57:43::SCWPlatform:: Platform Path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.15:57:43::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-05-04.15:57:43::SCWPlatform::Trying to set the existing hwdb with name top_simple_13
TRACE::2021-05-04.15:57:43::SCWPlatform::Opened existing hwdb top_simple_13
TRACE::2021-05-04.15:57:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-04.15:57:43::SCWMssOS::Checking the sw design at  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-04.15:57:43::SCWMssOS::DEBUG:  swdes dump  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

KEYINFO::2021-05-04.15:57:43::SCWMssOS::Could not open the swdb for system_0
KEYINFO::2021-05-04.15:57:43::SCWMssOS::Could not open the sw design at  system_0
ERROR: [Hsi 55-1558] Software Design system_0 is not found

TRACE::2021-05-04.15:57:43::SCWMssOS::Cleared the swdb table entry
TRACE::2021-05-04.15:57:43::SCWMssOS::No sw design opened at  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-04.15:57:43::SCWMssOS::mss exists loading the mss file  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-04.15:57:43::SCWMssOS::Opened the sw design from mss  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-04.15:57:43::SCWMssOS::Adding the swdes entry D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2021-05-04.15:57:43::SCWMssOS::updating the scw layer about changes
TRACE::2021-05-04.15:57:43::SCWMssOS::Opened the sw design.  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-04.15:57:43::SCWPlatform::Trying to open the hw design at D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.15:57:43::SCWPlatform::DSA given D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.15:57:43::SCWPlatform::DSA absoulate path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.15:57:43::SCWPlatform::DSA directory D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw
TRACE::2021-05-04.15:57:43::SCWPlatform:: Platform Path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.15:57:43::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-05-04.15:57:43::SCWPlatform::Trying to set the existing hwdb with name top_simple_13
TRACE::2021-05-04.15:57:43::SCWPlatform::Opened existing hwdb top_simple_13
TRACE::2021-05-04.15:57:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-04.15:57:43::SCWMssOS::Checking the sw design at  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-04.15:57:43::SCWMssOS::DEBUG:  swdes dump  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-05-04.15:57:43::SCWMssOS::Sw design exists and opened at  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-04.15:57:43::SCWMssOS:: library already available in sw design:  xilffs:4.3
TRACE::2021-05-04.15:57:43::SCWMssOS::Saving the mss changes D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-04.15:57:43::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-05-04.15:57:43::SCWMssOS::Completed writemss as part of save.
TRACE::2021-05-04.15:57:43::SCWMssOS::Commit changes completed.
TRACE::2021-05-04.15:57:43::SCWPlatform::Trying to open the hw design at D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.15:57:43::SCWPlatform::DSA given D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.15:57:43::SCWPlatform::DSA absoulate path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.15:57:43::SCWPlatform::DSA directory D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw
TRACE::2021-05-04.15:57:43::SCWPlatform:: Platform Path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.15:57:43::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-05-04.15:57:43::SCWPlatform::Trying to set the existing hwdb with name top_simple_13
TRACE::2021-05-04.15:57:43::SCWPlatform::Opened existing hwdb top_simple_13
TRACE::2021-05-04.15:57:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-04.15:57:43::SCWMssOS::Checking the sw design at  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-04.15:57:43::SCWMssOS::DEBUG:  swdes dump  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-05-04.15:57:43::SCWMssOS::Sw design exists and opened at  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-04.15:57:43::SCWMssOS::Removing the swdes entry for  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-04.16:12:52::SCWPlatform::Clearing the existing platform
TRACE::2021-05-04.16:12:52::SCWSystem::Clearing the existing sysconfig
TRACE::2021-05-04.16:12:52::SCWBDomain::clearing the fsbl build
TRACE::2021-05-04.16:12:52::SCWMssOS::Removing the swdes entry for  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-04.16:12:52::SCWSystem::Clearing the domains completed.
TRACE::2021-05-04.16:12:52::SCWPlatform::Clearing the opened hw db.
TRACE::2021-05-04.16:12:52::SCWPlatform::DSA given D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.16:12:52::SCWPlatform::DSA absoulate path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.16:12:52::SCWPlatform:: Platform location is D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw
TRACE::2021-05-04.16:12:52::SCWPlatform:: Platform Path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.16:12:52::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-05-04.16:12:52::SCWPlatform::Removing the HwDB with name D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.16:12:52::SCWPlatform::Trying to open the hw design at D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.16:12:52::SCWPlatform::DSA given D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.16:12:52::SCWPlatform::DSA absoulate path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.16:12:52::SCWPlatform::DSA directory D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw
TRACE::2021-05-04.16:12:52::SCWPlatform:: Platform Path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.16:12:52::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-05-04.16:12:52::SCWPlatform::Do not have an existing db opened. 
TRACE::2021-05-04.16:12:56::SCWPlatform::Opened new HwDB with name top_simple_14
TRACE::2021-05-04.16:12:56::SCWReader::Active system found as  simple_hw
TRACE::2021-05-04.16:12:56::SCWReader::Handling sysconfig simple_hw
TRACE::2021-05-04.16:12:56::SCWDomain::checking for install qemu data   : 
TRACE::2021-05-04.16:12:56::SCWDomain:: Using the QEMU Data from install at  : D:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/
TRACE::2021-05-04.16:12:56::SCWDomain:: Using the QEMU args  from install at  : D:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2021-05-04.16:12:56::SCWPlatform::Trying to open the hw design at D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.16:12:56::SCWPlatform::DSA given D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.16:12:56::SCWPlatform::DSA absoulate path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.16:12:56::SCWPlatform::DSA directory D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw
TRACE::2021-05-04.16:12:56::SCWPlatform:: Platform Path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.16:12:56::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-05-04.16:12:56::SCWPlatform::Trying to set the existing hwdb with name top_simple_14
TRACE::2021-05-04.16:12:56::SCWPlatform::Opened existing hwdb top_simple_14
TRACE::2021-05-04.16:12:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-04.16:12:56::SCWPlatform::Trying to open the hw design at D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.16:12:56::SCWPlatform::DSA given D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.16:12:56::SCWPlatform::DSA absoulate path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.16:12:56::SCWPlatform::DSA directory D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw
TRACE::2021-05-04.16:12:56::SCWPlatform:: Platform Path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.16:12:56::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-05-04.16:12:56::SCWPlatform::Trying to set the existing hwdb with name top_simple_14
TRACE::2021-05-04.16:12:56::SCWPlatform::Opened existing hwdb top_simple_14
TRACE::2021-05-04.16:12:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-04.16:12:56::SCWPlatform::Trying to open the hw design at D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.16:12:56::SCWPlatform::DSA given D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.16:12:56::SCWPlatform::DSA absoulate path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.16:12:56::SCWPlatform::DSA directory D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw
TRACE::2021-05-04.16:12:56::SCWPlatform:: Platform Path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.16:12:56::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-05-04.16:12:56::SCWPlatform::Trying to set the existing hwdb with name top_simple_14
TRACE::2021-05-04.16:12:56::SCWPlatform::Opened existing hwdb top_simple_14
TRACE::2021-05-04.16:12:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-04.16:12:56::SCWReader::Boot application domain added for zynq_fsbl
TRACE::2021-05-04.16:12:56::SCWPlatform::Trying to open the hw design at D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.16:12:56::SCWPlatform::DSA given D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.16:12:56::SCWPlatform::DSA absoulate path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.16:12:56::SCWPlatform::DSA directory D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw
TRACE::2021-05-04.16:12:56::SCWPlatform:: Platform Path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.16:12:56::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-05-04.16:12:56::SCWPlatform::Trying to set the existing hwdb with name top_simple_14
TRACE::2021-05-04.16:12:56::SCWPlatform::Opened existing hwdb top_simple_14
TRACE::2021-05-04.16:12:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-04.16:12:56::SCWMssOS::Checking the sw design at  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-04.16:12:56::SCWMssOS::DEBUG:  swdes dump  
TRACE::2021-05-04.16:12:56::SCWMssOS::No sw design opened at  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-04.16:12:56::SCWMssOS::mss exists loading the mss file  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-04.16:12:56::SCWMssOS::Opened the sw design from mss  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-04.16:12:56::SCWMssOS::Adding the swdes entry D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2021-05-04.16:12:56::SCWMssOS::updating the scw layer about changes
TRACE::2021-05-04.16:12:56::SCWMssOS::Opened the sw design.  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-04.16:12:56::SCWPlatform::Trying to open the hw design at D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.16:12:56::SCWPlatform::DSA given D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.16:12:56::SCWPlatform::DSA absoulate path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.16:12:56::SCWPlatform::DSA directory D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw
TRACE::2021-05-04.16:12:56::SCWPlatform:: Platform Path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.16:12:56::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-05-04.16:12:56::SCWPlatform::Trying to set the existing hwdb with name top_simple_14
TRACE::2021-05-04.16:12:56::SCWPlatform::Opened existing hwdb top_simple_14
TRACE::2021-05-04.16:12:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-04.16:12:56::SCWMssOS::Checking the sw design at  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-04.16:12:56::SCWMssOS::DEBUG:  swdes dump  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-05-04.16:12:56::SCWMssOS::Sw design exists and opened at  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-04.16:12:56::SCWMssOS:: library already available in sw design:  xilffs:4.3
TRACE::2021-05-04.16:12:56::SCWPlatform::Trying to open the hw design at D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.16:12:56::SCWPlatform::DSA given D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.16:12:56::SCWPlatform::DSA absoulate path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.16:12:56::SCWPlatform::DSA directory D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw
TRACE::2021-05-04.16:12:56::SCWPlatform:: Platform Path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.16:12:56::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-05-04.16:12:56::SCWPlatform::Trying to set the existing hwdb with name top_simple_14
TRACE::2021-05-04.16:12:56::SCWPlatform::Opened existing hwdb top_simple_14
TRACE::2021-05-04.16:12:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-04.16:12:56::SCWMssOS::Checking the sw design at  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-04.16:12:56::SCWMssOS::DEBUG:  swdes dump  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-05-04.16:12:56::SCWMssOS::Sw design exists and opened at  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-04.16:12:56::SCWMssOS:: library already available in sw design:  xilrsa:1.6
TRACE::2021-05-04.16:12:56::SCWMssOS::Saving the mss changes D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-04.16:12:56::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-05-04.16:12:56::SCWMssOS::Completed writemss as part of save.
TRACE::2021-05-04.16:12:56::SCWMssOS::Commit changes completed.
TRACE::2021-05-04.16:12:56::SCWReader::Adding prebuilt librarypaths as   
TRACE::2021-05-04.16:12:56::SCWReader::Adding prebuilt incpaths  as   
TRACE::2021-05-04.16:12:56::SCWPlatform::Trying to open the hw design at D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.16:12:56::SCWPlatform::DSA given D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.16:12:56::SCWPlatform::DSA absoulate path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.16:12:56::SCWPlatform::DSA directory D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw
TRACE::2021-05-04.16:12:56::SCWPlatform:: Platform Path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.16:12:56::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-05-04.16:12:56::SCWPlatform::Trying to set the existing hwdb with name top_simple_14
TRACE::2021-05-04.16:12:56::SCWPlatform::Opened existing hwdb top_simple_14
TRACE::2021-05-04.16:12:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-04.16:12:56::SCWMssOS::Checking the sw design at  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-04.16:12:56::SCWMssOS::DEBUG:  swdes dump  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-05-04.16:12:56::SCWMssOS::Sw design exists and opened at  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-04.16:12:56::SCWReader::No isolation master present  
TRACE::2021-05-04.16:12:56::SCWDomain::checking for install qemu data   : 
TRACE::2021-05-04.16:12:56::SCWDomain:: Using the QEMU Data from install at  : D:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/
TRACE::2021-05-04.16:12:56::SCWDomain:: Using the QEMU args  from install at  : D:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2021-05-04.16:12:56::SCWPlatform::Trying to open the hw design at D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.16:12:56::SCWPlatform::DSA given D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.16:12:56::SCWPlatform::DSA absoulate path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.16:12:56::SCWPlatform::DSA directory D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw
TRACE::2021-05-04.16:12:56::SCWPlatform:: Platform Path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.16:12:56::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-05-04.16:12:56::SCWPlatform::Trying to set the existing hwdb with name top_simple_14
TRACE::2021-05-04.16:12:56::SCWPlatform::Opened existing hwdb top_simple_14
TRACE::2021-05-04.16:12:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-04.16:12:56::SCWPlatform::Trying to open the hw design at D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.16:12:56::SCWPlatform::DSA given D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.16:12:56::SCWPlatform::DSA absoulate path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.16:12:56::SCWPlatform::DSA directory D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw
TRACE::2021-05-04.16:12:56::SCWPlatform:: Platform Path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.16:12:57::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-05-04.16:12:57::SCWPlatform::Trying to set the existing hwdb with name top_simple_14
TRACE::2021-05-04.16:12:57::SCWPlatform::Opened existing hwdb top_simple_14
TRACE::2021-05-04.16:12:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-04.16:12:57::SCWPlatform::Trying to open the hw design at D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.16:12:57::SCWPlatform::DSA given D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.16:12:57::SCWPlatform::DSA absoulate path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.16:12:57::SCWPlatform::DSA directory D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw
TRACE::2021-05-04.16:12:57::SCWPlatform:: Platform Path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.16:12:57::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-05-04.16:12:57::SCWPlatform::Trying to set the existing hwdb with name top_simple_14
TRACE::2021-05-04.16:12:57::SCWPlatform::Opened existing hwdb top_simple_14
TRACE::2021-05-04.16:12:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-04.16:12:57::SCWMssOS::Checking the sw design at  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-04.16:12:57::SCWMssOS::DEBUG:  swdes dump  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-05-04.16:12:57::SCWMssOS::No sw design opened at  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-04.16:12:57::SCWMssOS::mss exists loading the mss file  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-04.16:12:57::SCWMssOS::Opened the sw design from mss  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-04.16:12:57::SCWMssOS::Adding the swdes entry D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2021-05-04.16:12:57::SCWMssOS::updating the scw layer about changes
TRACE::2021-05-04.16:12:57::SCWMssOS::Opened the sw design.  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-04.16:12:57::SCWPlatform::Trying to open the hw design at D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.16:12:57::SCWPlatform::DSA given D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.16:12:57::SCWPlatform::DSA absoulate path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.16:12:57::SCWPlatform::DSA directory D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw
TRACE::2021-05-04.16:12:57::SCWPlatform:: Platform Path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.16:12:57::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-05-04.16:12:57::SCWPlatform::Trying to set the existing hwdb with name top_simple_14
TRACE::2021-05-04.16:12:57::SCWPlatform::Opened existing hwdb top_simple_14
TRACE::2021-05-04.16:12:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-04.16:12:57::SCWMssOS::Checking the sw design at  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-04.16:12:57::SCWMssOS::DEBUG:  swdes dump  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-05-04.16:12:57::SCWMssOS::Sw design exists and opened at  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-04.16:12:57::SCWMssOS:: library already available in sw design:  xilffs:4.3
TRACE::2021-05-04.16:12:57::SCWMssOS::Saving the mss changes D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-04.16:12:57::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-05-04.16:12:57::SCWMssOS::Completed writemss as part of save.
TRACE::2021-05-04.16:12:57::SCWMssOS::Commit changes completed.
TRACE::2021-05-04.16:12:57::SCWReader::Adding prebuilt librarypaths as   
TRACE::2021-05-04.16:12:57::SCWReader::Adding prebuilt incpaths  as   
TRACE::2021-05-04.16:12:57::SCWPlatform::Trying to open the hw design at D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.16:12:57::SCWPlatform::DSA given D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.16:12:57::SCWPlatform::DSA absoulate path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.16:12:57::SCWPlatform::DSA directory D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw
TRACE::2021-05-04.16:12:57::SCWPlatform:: Platform Path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.16:12:57::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-05-04.16:12:57::SCWPlatform::Trying to set the existing hwdb with name top_simple_14
TRACE::2021-05-04.16:12:57::SCWPlatform::Opened existing hwdb top_simple_14
TRACE::2021-05-04.16:12:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-04.16:12:57::SCWMssOS::Checking the sw design at  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-04.16:12:57::SCWMssOS::DEBUG:  swdes dump  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-05-04.16:12:57::SCWMssOS::Sw design exists and opened at  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-04.16:12:57::SCWReader::No isolation master present  
TRACE::2021-05-04.16:13:03::SCWPlatform::Trying to open the hw design at D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.16:13:03::SCWPlatform::DSA given D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.16:13:03::SCWPlatform::DSA absoulate path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.16:13:03::SCWPlatform::DSA directory D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw
TRACE::2021-05-04.16:13:03::SCWPlatform:: Platform Path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.16:13:03::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-05-04.16:13:03::SCWPlatform::Trying to set the existing hwdb with name top_simple_14
TRACE::2021-05-04.16:13:03::SCWPlatform::Opened existing hwdb top_simple_14
TRACE::2021-05-04.16:13:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-04.16:13:03::SCWPlatform::DSA given D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/tempdsa/top_simple.xsa
TRACE::2021-05-04.16:13:03::SCWPlatform::DSA absoulate path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/tempdsa/top_simple.xsa
TRACE::2021-05-04.16:13:03::SCWPlatform:: Platform location is D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/tempdsa
TRACE::2021-05-04.16:13:03::SCWPlatform:: Platform Path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/tempdsa/top_simple.xsa
TRACE::2021-05-04.16:13:03::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-05-04.16:13:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-04.16:13:06::SCWMssOS::Doing hw sync for the mss in domain: zynq_fsbl
TRACE::2021-05-04.16:13:06::SCWPlatform::Trying to open the hw design at D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.16:13:06::SCWPlatform::DSA given D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.16:13:06::SCWPlatform::DSA absoulate path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.16:13:06::SCWPlatform::DSA directory D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw
TRACE::2021-05-04.16:13:06::SCWPlatform:: Platform Path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.16:13:06::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-05-04.16:13:06::SCWPlatform::Trying to set the existing hwdb with name top_simple_14
TRACE::2021-05-04.16:13:06::SCWPlatform::Opened existing hwdb top_simple_14
TRACE::2021-05-04.16:13:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-04.16:13:06::SCWPlatform::Trying to open the hw design at D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.16:13:06::SCWPlatform::DSA given D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.16:13:06::SCWPlatform::DSA absoulate path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.16:13:06::SCWPlatform::DSA directory D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw
TRACE::2021-05-04.16:13:06::SCWPlatform:: Platform Path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.16:13:06::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-05-04.16:13:06::SCWPlatform::Trying to set the existing hwdb with name top_simple_14
TRACE::2021-05-04.16:13:06::SCWPlatform::Opened existing hwdb top_simple_14
TRACE::2021-05-04.16:13:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-04.16:13:06::SCWMssOS::Checking the sw design at  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-04.16:13:06::SCWMssOS::DEBUG:  swdes dump  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-05-04.16:13:06::SCWMssOS::Sw design exists and opened at  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-04.16:13:06::SCWPlatform::Trying to open the hw design at D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/tempdsa/top_simple.xsa
TRACE::2021-05-04.16:13:06::SCWPlatform::DSA given D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/tempdsa/top_simple.xsa
TRACE::2021-05-04.16:13:06::SCWPlatform::DSA absoulate path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/tempdsa/top_simple.xsa
TRACE::2021-05-04.16:13:06::SCWPlatform::DSA directory D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/tempdsa
TRACE::2021-05-04.16:13:06::SCWPlatform:: Platform Path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/tempdsa/top_simple.xsa
TRACE::2021-05-04.16:13:06::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-05-04.16:13:06::SCWPlatform::update - Opened existing hwdb top_simple_15
TRACE::2021-05-04.16:13:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-04.16:13:06::SCWMssOS::Doing hw sync for the mss in domain: standalone_domain
TRACE::2021-05-04.16:13:06::SCWPlatform::Trying to open the hw design at D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.16:13:06::SCWPlatform::DSA given D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.16:13:06::SCWPlatform::DSA absoulate path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.16:13:06::SCWPlatform::DSA directory D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw
TRACE::2021-05-04.16:13:06::SCWPlatform:: Platform Path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.16:13:06::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-05-04.16:13:06::SCWPlatform::Trying to set the existing hwdb with name top_simple_14
TRACE::2021-05-04.16:13:06::SCWPlatform::Opened existing hwdb top_simple_14
TRACE::2021-05-04.16:13:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-04.16:13:06::SCWPlatform::Trying to open the hw design at D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.16:13:06::SCWPlatform::DSA given D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.16:13:06::SCWPlatform::DSA absoulate path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.16:13:06::SCWPlatform::DSA directory D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw
TRACE::2021-05-04.16:13:06::SCWPlatform:: Platform Path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.16:13:06::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-05-04.16:13:06::SCWPlatform::Trying to set the existing hwdb with name top_simple_14
TRACE::2021-05-04.16:13:06::SCWPlatform::Opened existing hwdb top_simple_14
TRACE::2021-05-04.16:13:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-04.16:13:06::SCWMssOS::Checking the sw design at  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-04.16:13:06::SCWMssOS::DEBUG:  swdes dump  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-05-04.16:13:06::SCWMssOS::Sw design exists and opened at  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-04.16:13:06::SCWPlatform::Trying to open the hw design at D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/tempdsa/top_simple.xsa
TRACE::2021-05-04.16:13:06::SCWPlatform::DSA given D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/tempdsa/top_simple.xsa
TRACE::2021-05-04.16:13:06::SCWPlatform::DSA absoulate path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/tempdsa/top_simple.xsa
TRACE::2021-05-04.16:13:06::SCWPlatform::DSA directory D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/tempdsa
TRACE::2021-05-04.16:13:06::SCWPlatform:: Platform Path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/tempdsa/top_simple.xsa
TRACE::2021-05-04.16:13:06::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-05-04.16:13:06::SCWPlatform::update - Opened existing hwdb top_simple_15
TRACE::2021-05-04.16:13:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-04.16:13:06::SCWMssOS::Saving the mss changes D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-04.16:13:06::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-05-04.16:13:06::SCWMssOS::Completed writemss as part of save.
TRACE::2021-05-04.16:13:06::SCWMssOS::Commit changes completed.
TRACE::2021-05-04.16:13:06::SCWMssOS::Completed hw sync for the mss in domain: zynq_fsbl
TRACE::2021-05-04.16:13:06::SCWMssOS::Removing the swdes entry for  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-04.16:13:06::SCWMssOS::Saving the mss changes D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-04.16:13:06::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-05-04.16:13:06::SCWMssOS::Completed writemss as part of save.
TRACE::2021-05-04.16:13:06::SCWMssOS::Commit changes completed.
TRACE::2021-05-04.16:13:06::SCWMssOS::Completed hw sync for the mss in domain: standalone_domain
TRACE::2021-05-04.16:13:06::SCWMssOS::Removing the swdes entry for  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-04.16:13:06::SCWPlatform::Trying to open the hw design at D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.16:13:06::SCWPlatform::DSA given D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.16:13:06::SCWPlatform::DSA absoulate path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.16:13:06::SCWPlatform::DSA directory D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw
TRACE::2021-05-04.16:13:06::SCWPlatform:: Platform Path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.16:13:06::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-05-04.16:13:06::SCWPlatform::Do not have an existing db opened. 
TRACE::2021-05-04.16:13:10::SCWPlatform::Opened new HwDB with name top_simple_16
TRACE::2021-05-04.16:13:10::SCWPlatform::Trying to open the hw design at D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.16:13:10::SCWPlatform::DSA given D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.16:13:10::SCWPlatform::DSA absoulate path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.16:13:10::SCWPlatform::DSA directory D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw
TRACE::2021-05-04.16:13:10::SCWPlatform:: Platform Path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.16:13:10::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-05-04.16:13:10::SCWPlatform::Trying to set the existing hwdb with name top_simple_16
TRACE::2021-05-04.16:13:10::SCWPlatform::Opened existing hwdb top_simple_16
TRACE::2021-05-04.16:13:10::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-04.16:13:10::SCWMssOS::Checking the sw design at  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-04.16:13:10::SCWMssOS::DEBUG:  swdes dump  
TRACE::2021-05-04.16:13:10::SCWMssOS::No sw design opened at  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-04.16:13:10::SCWMssOS::mss exists loading the mss file  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-04.16:13:10::SCWMssOS::Opened the sw design from mss  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-04.16:13:10::SCWMssOS::Adding the swdes entry D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2021-05-04.16:13:10::SCWMssOS::updating the scw layer about changes
TRACE::2021-05-04.16:13:10::SCWMssOS::Opened the sw design.  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-04.16:13:10::SCWMssOS::Saving the mss changes D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-04.16:13:10::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-05-04.16:13:10::SCWMssOS::Completed writemss as part of save.
TRACE::2021-05-04.16:13:10::SCWMssOS::Commit changes completed.
TRACE::2021-05-04.16:13:10::SCWMssOS::Saving the mss changes D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-04.16:13:10::SCWMssOS::Adding the swdes entry, mss present, able to open swdb D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2021-05-04.16:13:10::SCWMssOS::Writing the mss file completed D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-04.16:13:10::SCWMssOS::Commit changes completed.
TRACE::2021-05-04.16:13:10::SCWPlatform::Trying to open the hw design at D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.16:13:10::SCWPlatform::DSA given D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.16:13:10::SCWPlatform::DSA absoulate path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.16:13:10::SCWPlatform::DSA directory D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw
TRACE::2021-05-04.16:13:10::SCWPlatform:: Platform Path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.16:13:10::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-05-04.16:13:10::SCWPlatform::Trying to set the existing hwdb with name top_simple_16
TRACE::2021-05-04.16:13:10::SCWPlatform::Opened existing hwdb top_simple_16
TRACE::2021-05-04.16:13:10::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-04.16:13:10::SCWMssOS::Checking the sw design at  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-04.16:13:10::SCWMssOS::DEBUG:  swdes dump  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-05-04.16:13:10::SCWMssOS::Sw design exists and opened at  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-04.16:13:10::SCWPlatform::Trying to open the hw design at D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.16:13:10::SCWPlatform::DSA given D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.16:13:10::SCWPlatform::DSA absoulate path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.16:13:10::SCWPlatform::DSA directory D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw
TRACE::2021-05-04.16:13:10::SCWPlatform:: Platform Path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.16:13:10::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-05-04.16:13:10::SCWPlatform::Trying to set the existing hwdb with name top_simple_16
TRACE::2021-05-04.16:13:10::SCWPlatform::Opened existing hwdb top_simple_16
TRACE::2021-05-04.16:13:10::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-04.16:13:10::SCWMssOS::Checking the sw design at  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-04.16:13:10::SCWMssOS::DEBUG:  swdes dump  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-05-04.16:13:10::SCWMssOS::Sw design exists and opened at  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-04.16:13:10::SCWWriter::formatted JSON is {
	"platformName":	"simple_hw",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"simple_hw",
	"platHandOff":	"D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/top_simple.xsa",
	"platIntHandOff":	"<platformDir>/hw/top_simple.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"simple_hw",
	"systems":	[{
			"systemName":	"simple_hw",
			"systemDesc":	"simple_hw",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"simple_hw",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"3c0a30bf8dd8567f6f4993dd134ea95a",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"D:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"D:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"ba9b700ab38403a5570b4c2dd9dc39e7",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2021-05-04.16:13:21::SCWPlatform::Started generating the artifacts platform simple_hw
TRACE::2021-05-04.16:13:21::SCWPlatform::Sanity checking of platform is completed
LOG::2021-05-04.16:13:21::SCWPlatform::Started generating the artifacts for system configuration simple_hw
LOG::2021-05-04.16:13:21::SCWSystem::Checking the domain zynq_fsbl
LOG::2021-05-04.16:13:21::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2021-05-04.16:13:21::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2021-05-04.16:13:21::SCWDomain::Skipping the build for domain :  zynq_fsbl
LOG::2021-05-04.16:13:21::SCWSystem::Checking the domain standalone_domain
LOG::2021-05-04.16:13:21::SCWSystem::Not a boot domain 
LOG::2021-05-04.16:13:21::SCWSystem::Started Processing the domain standalone_domain
TRACE::2021-05-04.16:13:21::SCWDomain::Generating domain artifcats
TRACE::2021-05-04.16:13:21::SCWMssOS::Generating standalone artifcats
TRACE::2021-05-04.16:13:21::SCWMssOS::Copying the qemu file from  D:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt To D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/export/simple_hw/sw/simple_hw/qemu/
TRACE::2021-05-04.16:13:21::SCWMssOS::Copying the qemu file from  D:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt To D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/export/simple_hw/sw/simple_hw/standalone_domain/qemu/
TRACE::2021-05-04.16:13:21::SCWMssOS:: Copying the user libraries. 
TRACE::2021-05-04.16:13:21::SCWPlatform::Trying to open the hw design at D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.16:13:21::SCWPlatform::DSA given D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.16:13:21::SCWPlatform::DSA absoulate path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.16:13:21::SCWPlatform::DSA directory D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw
TRACE::2021-05-04.16:13:21::SCWPlatform:: Platform Path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.16:13:21::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-05-04.16:13:21::SCWPlatform::Trying to set the existing hwdb with name top_simple_16
TRACE::2021-05-04.16:13:21::SCWPlatform::Opened existing hwdb top_simple_16
TRACE::2021-05-04.16:13:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-04.16:13:21::SCWMssOS::Checking the sw design at  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-04.16:13:21::SCWMssOS::DEBUG:  swdes dump  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-05-04.16:13:21::SCWMssOS::Sw design exists and opened at  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-04.16:13:21::SCWMssOS::Completed writing the mss file at D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2021-05-04.16:13:21::SCWMssOS::Mss edits present, copying mssfile into export location D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-04.16:13:21::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2021-05-04.16:13:21::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2021-05-04.16:13:21::SCWDomain::Skipping the build for domain :  standalone_domain
TRACE::2021-05-04.16:13:21::SCWMssOS::skipping the bsp build ... 
TRACE::2021-05-04.16:13:21::SCWMssOS::Copying to export directory.
TRACE::2021-05-04.16:13:21::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2021-05-04.16:13:21::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2021-05-04.16:13:21::SCWSystem::Completed Processing the domain standalone_domain
LOG::2021-05-04.16:13:21::SCWSystem::Completed Processing the sysconfig simple_hw
LOG::2021-05-04.16:13:21::SCWPlatform::Completed generating the artifacts for system configuration simple_hw
TRACE::2021-05-04.16:13:21::SCWPlatform::Started preparing the platform 
TRACE::2021-05-04.16:13:21::SCWSystem::Writing the bif file for system config simple_hw
TRACE::2021-05-04.16:13:21::SCWSystem::dir created 
TRACE::2021-05-04.16:13:21::SCWSystem::Writing the bif 
TRACE::2021-05-04.16:13:21::SCWPlatform::Started writing the spfm file 
TRACE::2021-05-04.16:13:21::SCWPlatform::Started writing the xpfm file 
TRACE::2021-05-04.16:13:21::SCWPlatform::Completed generating the platform
TRACE::2021-05-04.16:13:21::SCWMssOS::Saving the mss changes D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-04.16:13:21::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-05-04.16:13:21::SCWMssOS::Completed writemss as part of save.
TRACE::2021-05-04.16:13:21::SCWMssOS::Commit changes completed.
TRACE::2021-05-04.16:13:21::SCWMssOS::Saving the mss changes D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-04.16:13:21::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-05-04.16:13:21::SCWMssOS::Completed writemss as part of save.
TRACE::2021-05-04.16:13:21::SCWMssOS::Commit changes completed.
TRACE::2021-05-04.16:13:21::SCWPlatform::Trying to open the hw design at D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.16:13:21::SCWPlatform::DSA given D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.16:13:21::SCWPlatform::DSA absoulate path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.16:13:21::SCWPlatform::DSA directory D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw
TRACE::2021-05-04.16:13:21::SCWPlatform:: Platform Path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.16:13:21::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-05-04.16:13:21::SCWPlatform::Trying to set the existing hwdb with name top_simple_16
TRACE::2021-05-04.16:13:21::SCWPlatform::Opened existing hwdb top_simple_16
TRACE::2021-05-04.16:13:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-04.16:13:21::SCWMssOS::Checking the sw design at  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-04.16:13:21::SCWMssOS::DEBUG:  swdes dump  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-05-04.16:13:21::SCWMssOS::Sw design exists and opened at  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-04.16:13:21::SCWPlatform::Trying to open the hw design at D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.16:13:21::SCWPlatform::DSA given D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.16:13:21::SCWPlatform::DSA absoulate path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.16:13:21::SCWPlatform::DSA directory D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw
TRACE::2021-05-04.16:13:21::SCWPlatform:: Platform Path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.16:13:21::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-05-04.16:13:21::SCWPlatform::Trying to set the existing hwdb with name top_simple_16
TRACE::2021-05-04.16:13:21::SCWPlatform::Opened existing hwdb top_simple_16
TRACE::2021-05-04.16:13:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-04.16:13:21::SCWMssOS::Checking the sw design at  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-04.16:13:21::SCWMssOS::DEBUG:  swdes dump  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-05-04.16:13:21::SCWMssOS::Sw design exists and opened at  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-04.16:13:21::SCWWriter::formatted JSON is {
	"platformName":	"simple_hw",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"simple_hw",
	"platHandOff":	"D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/top_simple.xsa",
	"platIntHandOff":	"<platformDir>/hw/top_simple.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"simple_hw",
	"systems":	[{
			"systemName":	"simple_hw",
			"systemDesc":	"simple_hw",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"simple_hw",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"3c0a30bf8dd8567f6f4993dd134ea95a",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"D:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"D:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"ba9b700ab38403a5570b4c2dd9dc39e7",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2021-05-04.16:13:21::SCWPlatform::updated the xpfm file.
TRACE::2021-05-04.16:13:21::SCWPlatform::Trying to open the hw design at D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.16:13:21::SCWPlatform::DSA given D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.16:13:21::SCWPlatform::DSA absoulate path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.16:13:21::SCWPlatform::DSA directory D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw
TRACE::2021-05-04.16:13:21::SCWPlatform:: Platform Path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.16:13:21::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-05-04.16:13:21::SCWPlatform::Trying to set the existing hwdb with name top_simple_16
TRACE::2021-05-04.16:13:21::SCWPlatform::Opened existing hwdb top_simple_16
TRACE::2021-05-04.16:13:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-04.16:13:21::SCWMssOS::Checking the sw design at  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-04.16:13:21::SCWMssOS::DEBUG:  swdes dump  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-05-04.16:13:21::SCWMssOS::Sw design exists and opened at  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-04.16:13:30::SCWBDomain::System Command Ran  D:&  cd  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl & make clean
TRACE::2021-05-04.16:13:30::SCWBDomain::rm -rf  sd.o  nand.o  image_mover.o  md5.o  fsbl_hooks.o  main.o  nor.o  qspi.o  rsa.o  ps7_init.o  pcap.o  fsbl_handoff.o zynq
TRACE::2021-05-04.16:13:30::SCWBDomain::_fsbl_bsp/ps7_cortexa9_0/lib/libxil.a executable.elf *.o

TRACE::2021-05-04.16:13:30::SCWBDomain::System Command Ran  D:&  cd  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp & make clean
TRACE::2021-05-04.16:13:30::SCWBDomain::make -C ps7_cortexa9_0/libsrc/axidma_v9_11/src -s clean 

TRACE::2021-05-04.16:13:30::SCWBDomain::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src -s clean 

TRACE::2021-05-04.16:13:30::SCWBDomain::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src -s clean 

TRACE::2021-05-04.16:13:30::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ddrps_v1_1/src -s clean 

TRACE::2021-05-04.16:13:30::SCWBDomain::make -C ps7_cortexa9_0/libsrc/devcfg_v3_6/src -s clean 

TRACE::2021-05-04.16:13:30::SCWBDomain::make -C ps7_cortexa9_0/libsrc/dmaps_v2_6/src -s clean 

TRACE::2021-05-04.16:13:30::SCWBDomain::make -C ps7_cortexa9_0/libsrc/emacps_v3_11/src -s clean 

TRACE::2021-05-04.16:13:30::SCWBDomain::make -C ps7_cortexa9_0/libsrc/gpiops_v3_7/src -s clean 

TRACE::2021-05-04.16:13:30::SCWBDomain::make -C ps7_cortexa9_0/libsrc/qspips_v3_7/src -s clean 

TRACE::2021-05-04.16:13:30::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scugic_v4_2/src -s clean 

TRACE::2021-05-04.16:13:30::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scutimer_v2_2/src -s clean 

TRACE::2021-05-04.16:13:30::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_2/src -s clean 

TRACE::2021-05-04.16:13:30::SCWBDomain::make -C ps7_cortexa9_0/libsrc/sdps_v3_9/src -s clean 

TRACE::2021-05-04.16:13:30::SCWBDomain::make -C ps7_cortexa9_0/libsrc/standalone_v7_2/src -s clean 

TRACE::2021-05-04.16:13:30::SCWBDomain::make -C ps7_cortexa9_0/libsrc/uartps_v3_9/src -s clean 

TRACE::2021-05-04.16:13:30::SCWBDomain::make -C ps7_cortexa9_0/libsrc/usbps_v2_5/src -s clean 

TRACE::2021-05-04.16:13:31::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xadcps_v2_4/src -s clean 

TRACE::2021-05-04.16:13:31::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilffs_v4_3/src -s clean 

TRACE::2021-05-04.16:13:31::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilrsa_v1_6/src -s clean 

TRACE::2021-05-04.16:13:31::SCWBDomain::rm -f ps7_cortexa9_0/lib/libxil.a

TRACE::2021-05-04.16:13:31::SCWMssOS::cleaning the bsp 
TRACE::2021-05-04.16:13:31::SCWMssOS::System Command Ran  D: & cd  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp & make clean 
TRACE::2021-05-04.16:13:31::SCWMssOS::make -C ps7_cortexa9_0/libsrc/axidma_v9_11/src -s clean 

TRACE::2021-05-04.16:13:31::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src -s clean 

TRACE::2021-05-04.16:13:31::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src -s clean 

TRACE::2021-05-04.16:13:31::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_1/src -s clean 

TRACE::2021-05-04.16:13:31::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_6/src -s clean 

TRACE::2021-05-04.16:13:31::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_6/src -s clean 

TRACE::2021-05-04.16:13:31::SCWMssOS::make -C ps7_cortexa9_0/libsrc/emacps_v3_11/src -s clean 

TRACE::2021-05-04.16:13:31::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpiops_v3_7/src -s clean 

TRACE::2021-05-04.16:13:31::SCWMssOS::make -C ps7_cortexa9_0/libsrc/qspips_v3_7/src -s clean 

TRACE::2021-05-04.16:13:31::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v4_2/src -s clean 

TRACE::2021-05-04.16:13:31::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_2/src -s clean 

TRACE::2021-05-04.16:13:31::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_2/src -s clean 

TRACE::2021-05-04.16:13:31::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v3_9/src -s clean 

TRACE::2021-05-04.16:13:31::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v7_2/src -s clean 

TRACE::2021-05-04.16:13:31::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_9/src -s clean 

TRACE::2021-05-04.16:13:31::SCWMssOS::make -C ps7_cortexa9_0/libsrc/usbps_v2_5/src -s clean 

TRACE::2021-05-04.16:13:31::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_4/src -s clean 

TRACE::2021-05-04.16:13:31::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xilffs_v4_3/src -s clean 

TRACE::2021-05-04.16:13:31::SCWMssOS::rm -f ps7_cortexa9_0/lib/libxil.a

LOG::2021-05-04.16:13:35::SCWPlatform::Started generating the artifacts platform simple_hw
TRACE::2021-05-04.16:13:35::SCWPlatform::Sanity checking of platform is completed
LOG::2021-05-04.16:13:35::SCWPlatform::Started generating the artifacts for system configuration simple_hw
LOG::2021-05-04.16:13:35::SCWSystem::Checking the domain zynq_fsbl
LOG::2021-05-04.16:13:35::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2021-05-04.16:13:35::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2021-05-04.16:13:35::SCWDomain::Building the domain as part of full build :  zynq_fsbl
TRACE::2021-05-04.16:13:35::SCWPlatform::Trying to open the hw design at D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.16:13:35::SCWPlatform::DSA given D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.16:13:35::SCWPlatform::DSA absoulate path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.16:13:35::SCWPlatform::DSA directory D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw
TRACE::2021-05-04.16:13:35::SCWPlatform:: Platform Path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.16:13:35::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-05-04.16:13:35::SCWPlatform::Trying to set the existing hwdb with name top_simple_16
TRACE::2021-05-04.16:13:35::SCWPlatform::Opened existing hwdb top_simple_16
TRACE::2021-05-04.16:13:35::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-04.16:13:35::SCWMssOS::Checking the sw design at  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-04.16:13:35::SCWMssOS::DEBUG:  swdes dump  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-05-04.16:13:35::SCWMssOS::Sw design exists and opened at  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-04.16:13:35::SCWBDomain::Completed writing the mss file at D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp
TRACE::2021-05-04.16:13:35::SCWBDomain::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2021-05-04.16:13:35::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2021-05-04.16:13:35::SCWBDomain::System Command Ran  D:&  cd  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl & make 
TRACE::2021-05-04.16:13:35::SCWBDomain::make -C zynq_fsbl_bsp

TRACE::2021-05-04.16:13:35::SCWBDomain::make[1]: Entering directory 'D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bs
TRACE::2021-05-04.16:13:35::SCWBDomain::p'

TRACE::2021-05-04.16:13:35::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/axidma_v9_11/src"

TRACE::2021-05-04.16:13:35::SCWBDomain::make -C ps7_cortexa9_0/libsrc/axidma_v9_11/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2021-05-04.16:13:35::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2021-05-04.16:13:35::SCWBDomain::tartfiles -g -Wall -Wextra"

TRACE::2021-05-04.16:13:36::SCWBDomain::make[2]: Entering directory 'D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bs
TRACE::2021-05-04.16:13:36::SCWBDomain::p/ps7_cortexa9_0/libsrc/axidma_v9_11/src'

TRACE::2021-05-04.16:13:36::SCWBDomain::make[2]: Leaving directory 'D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp
TRACE::2021-05-04.16:13:36::SCWBDomain::/ps7_cortexa9_0/libsrc/axidma_v9_11/src'

TRACE::2021-05-04.16:13:36::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src"

TRACE::2021-05-04.16:13:36::SCWBDomain::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2021-05-04.16:13:36::SCWBDomain::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2021-05-04.16:13:36::SCWBDomain::ard -nostartfiles -g -Wall -Wextra"

TRACE::2021-05-04.16:13:36::SCWBDomain::make[2]: Entering directory 'D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bs
TRACE::2021-05-04.16:13:36::SCWBDomain::p/ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src'

TRACE::2021-05-04.16:13:36::SCWBDomain::make[2]: Leaving directory 'D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp
TRACE::2021-05-04.16:13:36::SCWBDomain::/ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src'

TRACE::2021-05-04.16:13:36::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src"

TRACE::2021-05-04.16:13:36::SCWBDomain::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2021-05-04.16:13:36::SCWBDomain::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2021-05-04.16:13:36::SCWBDomain:: -nostartfiles -g -Wall -Wextra"

TRACE::2021-05-04.16:13:36::SCWBDomain::make[2]: Entering directory 'D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bs
TRACE::2021-05-04.16:13:36::SCWBDomain::p/ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src'

TRACE::2021-05-04.16:13:36::SCWBDomain::make[2]: Leaving directory 'D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp
TRACE::2021-05-04.16:13:36::SCWBDomain::/ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src'

TRACE::2021-05-04.16:13:36::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_1/src"

TRACE::2021-05-04.16:13:36::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ddrps_v1_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2021-05-04.16:13:36::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2021-05-04.16:13:36::SCWBDomain::rtfiles -g -Wall -Wextra"

TRACE::2021-05-04.16:13:36::SCWBDomain::make[2]: Entering directory 'D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bs
TRACE::2021-05-04.16:13:36::SCWBDomain::p/ps7_cortexa9_0/libsrc/ddrps_v1_1/src'

TRACE::2021-05-04.16:13:36::SCWBDomain::make[2]: Leaving directory 'D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp
TRACE::2021-05-04.16:13:36::SCWBDomain::/ps7_cortexa9_0/libsrc/ddrps_v1_1/src'

TRACE::2021-05-04.16:13:36::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_6/src"

TRACE::2021-05-04.16:13:36::SCWBDomain::make -C ps7_cortexa9_0/libsrc/devcfg_v3_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-05-04.16:13:36::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-05-04.16:13:36::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2021-05-04.16:13:36::SCWBDomain::make[2]: Entering directory 'D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bs
TRACE::2021-05-04.16:13:36::SCWBDomain::p/ps7_cortexa9_0/libsrc/devcfg_v3_6/src'

TRACE::2021-05-04.16:13:36::SCWBDomain::make[2]: Leaving directory 'D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp
TRACE::2021-05-04.16:13:36::SCWBDomain::/ps7_cortexa9_0/libsrc/devcfg_v3_6/src'

TRACE::2021-05-04.16:13:36::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_6/src"

TRACE::2021-05-04.16:13:36::SCWBDomain::make -C ps7_cortexa9_0/libsrc/dmaps_v2_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2021-05-04.16:13:36::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2021-05-04.16:13:36::SCWBDomain::rtfiles -g -Wall -Wextra"

TRACE::2021-05-04.16:13:36::SCWBDomain::make[2]: Entering directory 'D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bs
TRACE::2021-05-04.16:13:36::SCWBDomain::p/ps7_cortexa9_0/libsrc/dmaps_v2_6/src'

TRACE::2021-05-04.16:13:36::SCWBDomain::make[2]: Leaving directory 'D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp
TRACE::2021-05-04.16:13:36::SCWBDomain::/ps7_cortexa9_0/libsrc/dmaps_v2_6/src'

TRACE::2021-05-04.16:13:36::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/emacps_v3_11/src"

TRACE::2021-05-04.16:13:36::SCWBDomain::make -C ps7_cortexa9_0/libsrc/emacps_v3_11/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2021-05-04.16:13:36::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2021-05-04.16:13:36::SCWBDomain::tartfiles -g -Wall -Wextra"

TRACE::2021-05-04.16:13:36::SCWBDomain::make[2]: Entering directory 'D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bs
TRACE::2021-05-04.16:13:36::SCWBDomain::p/ps7_cortexa9_0/libsrc/emacps_v3_11/src'

TRACE::2021-05-04.16:13:36::SCWBDomain::make[2]: Leaving directory 'D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp
TRACE::2021-05-04.16:13:36::SCWBDomain::/ps7_cortexa9_0/libsrc/emacps_v3_11/src'

TRACE::2021-05-04.16:13:36::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/gpiops_v3_7/src"

TRACE::2021-05-04.16:13:36::SCWBDomain::make -C ps7_cortexa9_0/libsrc/gpiops_v3_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-05-04.16:13:36::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-05-04.16:13:36::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2021-05-04.16:13:36::SCWBDomain::make[2]: Entering directory 'D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bs
TRACE::2021-05-04.16:13:36::SCWBDomain::p/ps7_cortexa9_0/libsrc/gpiops_v3_7/src'

TRACE::2021-05-04.16:13:36::SCWBDomain::make[2]: Leaving directory 'D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp
TRACE::2021-05-04.16:13:36::SCWBDomain::/ps7_cortexa9_0/libsrc/gpiops_v3_7/src'

TRACE::2021-05-04.16:13:36::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/qspips_v3_7/src"

TRACE::2021-05-04.16:13:36::SCWBDomain::make -C ps7_cortexa9_0/libsrc/qspips_v3_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-05-04.16:13:36::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-05-04.16:13:36::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2021-05-04.16:13:36::SCWBDomain::make[2]: Entering directory 'D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bs
TRACE::2021-05-04.16:13:36::SCWBDomain::p/ps7_cortexa9_0/libsrc/qspips_v3_7/src'

TRACE::2021-05-04.16:13:36::SCWBDomain::make[2]: Leaving directory 'D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp
TRACE::2021-05-04.16:13:36::SCWBDomain::/ps7_cortexa9_0/libsrc/qspips_v3_7/src'

TRACE::2021-05-04.16:13:36::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scugic_v4_2/src"

TRACE::2021-05-04.16:13:36::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scugic_v4_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-05-04.16:13:36::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-05-04.16:13:36::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2021-05-04.16:13:36::SCWBDomain::make[2]: Entering directory 'D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bs
TRACE::2021-05-04.16:13:36::SCWBDomain::p/ps7_cortexa9_0/libsrc/scugic_v4_2/src'

TRACE::2021-05-04.16:13:36::SCWBDomain::make[2]: Leaving directory 'D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp
TRACE::2021-05-04.16:13:36::SCWBDomain::/ps7_cortexa9_0/libsrc/scugic_v4_2/src'

TRACE::2021-05-04.16:13:36::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_2/src"

TRACE::2021-05-04.16:13:36::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scutimer_v2_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2021-05-04.16:13:36::SCWBDomain::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2021-05-04.16:13:36::SCWBDomain::startfiles -g -Wall -Wextra"

TRACE::2021-05-04.16:13:36::SCWBDomain::make[2]: Entering directory 'D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bs
TRACE::2021-05-04.16:13:36::SCWBDomain::p/ps7_cortexa9_0/libsrc/scutimer_v2_2/src'

TRACE::2021-05-04.16:13:36::SCWBDomain::make[2]: Leaving directory 'D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp
TRACE::2021-05-04.16:13:36::SCWBDomain::/ps7_cortexa9_0/libsrc/scutimer_v2_2/src'

TRACE::2021-05-04.16:13:36::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_2/src"

TRACE::2021-05-04.16:13:36::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-05-04.16:13:36::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-05-04.16:13:36::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2021-05-04.16:13:36::SCWBDomain::make[2]: Entering directory 'D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bs
TRACE::2021-05-04.16:13:36::SCWBDomain::p/ps7_cortexa9_0/libsrc/scuwdt_v2_2/src'

TRACE::2021-05-04.16:13:36::SCWBDomain::make[2]: Leaving directory 'D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp
TRACE::2021-05-04.16:13:36::SCWBDomain::/ps7_cortexa9_0/libsrc/scuwdt_v2_2/src'

TRACE::2021-05-04.16:13:36::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/sdps_v3_9/src"

TRACE::2021-05-04.16:13:36::SCWBDomain::make -C ps7_cortexa9_0/libsrc/sdps_v3_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2021-05-04.16:13:36::SCWBDomain::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2021-05-04.16:13:36::SCWBDomain::tfiles -g -Wall -Wextra"

TRACE::2021-05-04.16:13:36::SCWBDomain::make[2]: Entering directory 'D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bs
TRACE::2021-05-04.16:13:36::SCWBDomain::p/ps7_cortexa9_0/libsrc/sdps_v3_9/src'

TRACE::2021-05-04.16:13:36::SCWBDomain::make[2]: Leaving directory 'D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp
TRACE::2021-05-04.16:13:36::SCWBDomain::/ps7_cortexa9_0/libsrc/sdps_v3_9/src'

TRACE::2021-05-04.16:13:36::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/standalone_v7_2/src"

TRACE::2021-05-04.16:13:36::SCWBDomain::make -C ps7_cortexa9_0/libsrc/standalone_v7_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2021-05-04.16:13:36::SCWBDomain::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2021-05-04.16:13:36::SCWBDomain::nostartfiles -g -Wall -Wextra"

TRACE::2021-05-04.16:13:36::SCWBDomain::make[2]: Entering directory 'D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bs
TRACE::2021-05-04.16:13:36::SCWBDomain::p/ps7_cortexa9_0/libsrc/standalone_v7_2/src'

TRACE::2021-05-04.16:13:36::SCWBDomain::make[3]: Entering directory 'D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bs
TRACE::2021-05-04.16:13:36::SCWBDomain::p/ps7_cortexa9_0/libsrc/standalone_v7_2/src/profile'

TRACE::2021-05-04.16:13:36::SCWBDomain::make[3]: Leaving directory 'D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp
TRACE::2021-05-04.16:13:36::SCWBDomain::/ps7_cortexa9_0/libsrc/standalone_v7_2/src/profile'

TRACE::2021-05-04.16:13:36::SCWBDomain::make[2]: Leaving directory 'D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp
TRACE::2021-05-04.16:13:36::SCWBDomain::/ps7_cortexa9_0/libsrc/standalone_v7_2/src'

TRACE::2021-05-04.16:13:36::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_9/src"

TRACE::2021-05-04.16:13:36::SCWBDomain::make -C ps7_cortexa9_0/libsrc/uartps_v3_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-05-04.16:13:36::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-05-04.16:13:36::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2021-05-04.16:13:36::SCWBDomain::make[2]: Entering directory 'D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bs
TRACE::2021-05-04.16:13:36::SCWBDomain::p/ps7_cortexa9_0/libsrc/uartps_v3_9/src'

TRACE::2021-05-04.16:13:36::SCWBDomain::make[2]: Leaving directory 'D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp
TRACE::2021-05-04.16:13:36::SCWBDomain::/ps7_cortexa9_0/libsrc/uartps_v3_9/src'

TRACE::2021-05-04.16:13:36::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/usbps_v2_5/src"

TRACE::2021-05-04.16:13:36::SCWBDomain::make -C ps7_cortexa9_0/libsrc/usbps_v2_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2021-05-04.16:13:36::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2021-05-04.16:13:36::SCWBDomain::rtfiles -g -Wall -Wextra"

TRACE::2021-05-04.16:13:36::SCWBDomain::make[2]: Entering directory 'D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bs
TRACE::2021-05-04.16:13:36::SCWBDomain::p/ps7_cortexa9_0/libsrc/usbps_v2_5/src'

TRACE::2021-05-04.16:13:36::SCWBDomain::make[2]: Leaving directory 'D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp
TRACE::2021-05-04.16:13:36::SCWBDomain::/ps7_cortexa9_0/libsrc/usbps_v2_5/src'

TRACE::2021-05-04.16:13:36::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_4/src"

TRACE::2021-05-04.16:13:36::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xadcps_v2_4/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-05-04.16:13:36::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-05-04.16:13:36::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2021-05-04.16:13:36::SCWBDomain::make[2]: Entering directory 'D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bs
TRACE::2021-05-04.16:13:36::SCWBDomain::p/ps7_cortexa9_0/libsrc/xadcps_v2_4/src'

TRACE::2021-05-04.16:13:37::SCWBDomain::make[2]: Leaving directory 'D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp
TRACE::2021-05-04.16:13:37::SCWBDomain::/ps7_cortexa9_0/libsrc/xadcps_v2_4/src'

TRACE::2021-05-04.16:13:37::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xilffs_v4_3/src"

TRACE::2021-05-04.16:13:37::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilffs_v4_3/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-05-04.16:13:37::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-05-04.16:13:37::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2021-05-04.16:13:37::SCWBDomain::make[2]: Entering directory 'D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bs
TRACE::2021-05-04.16:13:37::SCWBDomain::p/ps7_cortexa9_0/libsrc/xilffs_v4_3/src'

TRACE::2021-05-04.16:13:37::SCWBDomain::make[2]: Leaving directory 'D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp
TRACE::2021-05-04.16:13:37::SCWBDomain::/ps7_cortexa9_0/libsrc/xilffs_v4_3/src'

TRACE::2021-05-04.16:13:37::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xilrsa_v1_6/src"

TRACE::2021-05-04.16:13:37::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilrsa_v1_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-05-04.16:13:37::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-05-04.16:13:37::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2021-05-04.16:13:37::SCWBDomain::make[2]: Entering directory 'D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bs
TRACE::2021-05-04.16:13:37::SCWBDomain::p/ps7_cortexa9_0/libsrc/xilrsa_v1_6/src'

TRACE::2021-05-04.16:13:37::SCWBDomain::make[2]: Leaving directory 'D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp
TRACE::2021-05-04.16:13:37::SCWBDomain::/ps7_cortexa9_0/libsrc/xilrsa_v1_6/src'

TRACE::2021-05-04.16:13:37::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/axidma_v9_11/src"

TRACE::2021-05-04.16:13:37::SCWBDomain::make -C ps7_cortexa9_0/libsrc/axidma_v9_11/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2021-05-04.16:13:37::SCWBDomain::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2021-05-04.16:13:37::SCWBDomain::tfiles -g -Wall -Wextra"

TRACE::2021-05-04.16:13:37::SCWBDomain::make[2]: Entering directory 'D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bs
TRACE::2021-05-04.16:13:37::SCWBDomain::p/ps7_cortexa9_0/libsrc/axidma_v9_11/src'

TRACE::2021-05-04.16:13:37::SCWBDomain::"Compiling axidma"

TRACE::2021-05-04.16:13:37::SCWBDomain::make[2]: Leaving directory 'D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp
TRACE::2021-05-04.16:13:37::SCWBDomain::/ps7_cortexa9_0/libsrc/axidma_v9_11/src'

TRACE::2021-05-04.16:13:37::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src"

TRACE::2021-05-04.16:13:37::SCWBDomain::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2021-05-04.16:13:37::SCWBDomain::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2021-05-04.16:13:37::SCWBDomain:: -nostartfiles -g -Wall -Wextra"

TRACE::2021-05-04.16:13:37::SCWBDomain::make[2]: Entering directory 'D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bs
TRACE::2021-05-04.16:13:37::SCWBDomain::p/ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src'

TRACE::2021-05-04.16:13:37::SCWBDomain::"Compiling coresightps_dcc"

TRACE::2021-05-04.16:13:37::SCWBDomain::make[2]: Leaving directory 'D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp
TRACE::2021-05-04.16:13:37::SCWBDomain::/ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src'

TRACE::2021-05-04.16:13:37::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src"

TRACE::2021-05-04.16:13:37::SCWBDomain::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2021-05-04.16:13:37::SCWBDomain::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2021-05-04.16:13:37::SCWBDomain::ostartfiles -g -Wall -Wextra"

TRACE::2021-05-04.16:13:37::SCWBDomain::make[2]: Entering directory 'D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bs
TRACE::2021-05-04.16:13:37::SCWBDomain::p/ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src'

TRACE::2021-05-04.16:13:37::SCWBDomain::"Compiling cpu_cortexa9"

TRACE::2021-05-04.16:13:37::SCWBDomain::make[2]: Leaving directory 'D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp
TRACE::2021-05-04.16:13:37::SCWBDomain::/ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src'

TRACE::2021-05-04.16:13:37::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/ddrps_v1_1/src"

TRACE::2021-05-04.16:13:37::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ddrps_v1_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2021-05-04.16:13:37::SCWBDomain::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2021-05-04.16:13:37::SCWBDomain::iles -g -Wall -Wextra"

TRACE::2021-05-04.16:13:38::SCWBDomain::make[2]: Entering directory 'D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bs
TRACE::2021-05-04.16:13:38::SCWBDomain::p/ps7_cortexa9_0/libsrc/ddrps_v1_1/src'

TRACE::2021-05-04.16:13:38::SCWBDomain::"Compiling ddrps"

TRACE::2021-05-04.16:13:38::SCWBDomain::make[2]: Leaving directory 'D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp
TRACE::2021-05-04.16:13:38::SCWBDomain::/ps7_cortexa9_0/libsrc/ddrps_v1_1/src'

TRACE::2021-05-04.16:13:38::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/devcfg_v3_6/src"

TRACE::2021-05-04.16:13:38::SCWBDomain::make -C ps7_cortexa9_0/libsrc/devcfg_v3_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-05-04.16:13:38::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-05-04.16:13:38::SCWBDomain::files -g -Wall -Wextra"

TRACE::2021-05-04.16:13:38::SCWBDomain::make[2]: Entering directory 'D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bs
TRACE::2021-05-04.16:13:38::SCWBDomain::p/ps7_cortexa9_0/libsrc/devcfg_v3_6/src'

TRACE::2021-05-04.16:13:38::SCWBDomain::"Compiling devcfg"

TRACE::2021-05-04.16:13:38::SCWBDomain::make[2]: Leaving directory 'D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp
TRACE::2021-05-04.16:13:38::SCWBDomain::/ps7_cortexa9_0/libsrc/devcfg_v3_6/src'

TRACE::2021-05-04.16:13:38::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/dmaps_v2_6/src"

TRACE::2021-05-04.16:13:38::SCWBDomain::make -C ps7_cortexa9_0/libsrc/dmaps_v2_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2021-05-04.16:13:38::SCWBDomain::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2021-05-04.16:13:38::SCWBDomain::iles -g -Wall -Wextra"

TRACE::2021-05-04.16:13:38::SCWBDomain::make[2]: Entering directory 'D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bs
TRACE::2021-05-04.16:13:38::SCWBDomain::p/ps7_cortexa9_0/libsrc/dmaps_v2_6/src'

TRACE::2021-05-04.16:13:38::SCWBDomain::"Compiling dmaps"

TRACE::2021-05-04.16:13:39::SCWBDomain::make[2]: Leaving directory 'D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp
TRACE::2021-05-04.16:13:39::SCWBDomain::/ps7_cortexa9_0/libsrc/dmaps_v2_6/src'

TRACE::2021-05-04.16:13:39::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/emacps_v3_11/src"

TRACE::2021-05-04.16:13:39::SCWBDomain::make -C ps7_cortexa9_0/libsrc/emacps_v3_11/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2021-05-04.16:13:39::SCWBDomain::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2021-05-04.16:13:39::SCWBDomain::tfiles -g -Wall -Wextra"

TRACE::2021-05-04.16:13:39::SCWBDomain::make[2]: Entering directory 'D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bs
TRACE::2021-05-04.16:13:39::SCWBDomain::p/ps7_cortexa9_0/libsrc/emacps_v3_11/src'

TRACE::2021-05-04.16:13:39::SCWBDomain::"Compiling emacps"

TRACE::2021-05-04.16:13:39::SCWBDomain::make[2]: Leaving directory 'D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp
TRACE::2021-05-04.16:13:39::SCWBDomain::/ps7_cortexa9_0/libsrc/emacps_v3_11/src'

TRACE::2021-05-04.16:13:39::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/gpiops_v3_7/src"

TRACE::2021-05-04.16:13:39::SCWBDomain::make -C ps7_cortexa9_0/libsrc/gpiops_v3_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-05-04.16:13:39::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-05-04.16:13:39::SCWBDomain::files -g -Wall -Wextra"

TRACE::2021-05-04.16:13:39::SCWBDomain::make[2]: Entering directory 'D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bs
TRACE::2021-05-04.16:13:39::SCWBDomain::p/ps7_cortexa9_0/libsrc/gpiops_v3_7/src'

TRACE::2021-05-04.16:13:39::SCWBDomain::"Compiling gpiops"

TRACE::2021-05-04.16:13:40::SCWBDomain::make[2]: Leaving directory 'D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp
TRACE::2021-05-04.16:13:40::SCWBDomain::/ps7_cortexa9_0/libsrc/gpiops_v3_7/src'

TRACE::2021-05-04.16:13:40::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/qspips_v3_7/src"

TRACE::2021-05-04.16:13:40::SCWBDomain::make -C ps7_cortexa9_0/libsrc/qspips_v3_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-05-04.16:13:40::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-05-04.16:13:40::SCWBDomain::files -g -Wall -Wextra"

TRACE::2021-05-04.16:13:40::SCWBDomain::make[2]: Entering directory 'D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bs
TRACE::2021-05-04.16:13:40::SCWBDomain::p/ps7_cortexa9_0/libsrc/qspips_v3_7/src'

TRACE::2021-05-04.16:13:40::SCWBDomain::"Compiling qspips"

TRACE::2021-05-04.16:13:41::SCWBDomain::make[2]: Leaving directory 'D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp
TRACE::2021-05-04.16:13:41::SCWBDomain::/ps7_cortexa9_0/libsrc/qspips_v3_7/src'

TRACE::2021-05-04.16:13:41::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/scugic_v4_2/src"

TRACE::2021-05-04.16:13:41::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scugic_v4_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-05-04.16:13:41::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-05-04.16:13:41::SCWBDomain::files -g -Wall -Wextra"

TRACE::2021-05-04.16:13:41::SCWBDomain::make[2]: Entering directory 'D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bs
TRACE::2021-05-04.16:13:41::SCWBDomain::p/ps7_cortexa9_0/libsrc/scugic_v4_2/src'

TRACE::2021-05-04.16:13:41::SCWBDomain::"Compiling scugic"

TRACE::2021-05-04.16:13:41::SCWBDomain::make[2]: Leaving directory 'D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp
TRACE::2021-05-04.16:13:41::SCWBDomain::/ps7_cortexa9_0/libsrc/scugic_v4_2/src'

TRACE::2021-05-04.16:13:41::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/scutimer_v2_2/src"

TRACE::2021-05-04.16:13:41::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scutimer_v2_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2021-05-04.16:13:41::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2021-05-04.16:13:41::SCWBDomain::rtfiles -g -Wall -Wextra"

TRACE::2021-05-04.16:13:41::SCWBDomain::make[2]: Entering directory 'D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bs
TRACE::2021-05-04.16:13:41::SCWBDomain::p/ps7_cortexa9_0/libsrc/scutimer_v2_2/src'

TRACE::2021-05-04.16:13:41::SCWBDomain::"Compiling scutimer"

TRACE::2021-05-04.16:13:42::SCWBDomain::make[2]: Leaving directory 'D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp
TRACE::2021-05-04.16:13:42::SCWBDomain::/ps7_cortexa9_0/libsrc/scutimer_v2_2/src'

TRACE::2021-05-04.16:13:42::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/scuwdt_v2_2/src"

TRACE::2021-05-04.16:13:42::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-05-04.16:13:42::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-05-04.16:13:42::SCWBDomain::files -g -Wall -Wextra"

TRACE::2021-05-04.16:13:42::SCWBDomain::make[2]: Entering directory 'D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bs
TRACE::2021-05-04.16:13:42::SCWBDomain::p/ps7_cortexa9_0/libsrc/scuwdt_v2_2/src'

TRACE::2021-05-04.16:13:42::SCWBDomain::"Compiling scuwdt"

TRACE::2021-05-04.16:13:42::SCWBDomain::make[2]: Leaving directory 'D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp
TRACE::2021-05-04.16:13:42::SCWBDomain::/ps7_cortexa9_0/libsrc/scuwdt_v2_2/src'

TRACE::2021-05-04.16:13:42::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/sdps_v3_9/src"

TRACE::2021-05-04.16:13:42::SCWBDomain::make -C ps7_cortexa9_0/libsrc/sdps_v3_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARC
TRACE::2021-05-04.16:13:42::SCWBDomain::HIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfi
TRACE::2021-05-04.16:13:42::SCWBDomain::les -g -Wall -Wextra"

TRACE::2021-05-04.16:13:42::SCWBDomain::make[2]: Entering directory 'D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bs
TRACE::2021-05-04.16:13:42::SCWBDomain::p/ps7_cortexa9_0/libsrc/sdps_v3_9/src'

TRACE::2021-05-04.16:13:42::SCWBDomain::"Compiling sdps"

TRACE::2021-05-04.16:13:43::SCWBDomain::make[2]: Leaving directory 'D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp
TRACE::2021-05-04.16:13:43::SCWBDomain::/ps7_cortexa9_0/libsrc/sdps_v3_9/src'

TRACE::2021-05-04.16:13:43::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/standalone_v7_2/src"

TRACE::2021-05-04.16:13:43::SCWBDomain::make -C ps7_cortexa9_0/libsrc/standalone_v7_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2021-05-04.16:13:43::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2021-05-04.16:13:43::SCWBDomain::tartfiles -g -Wall -Wextra"

TRACE::2021-05-04.16:13:43::SCWBDomain::make[2]: Entering directory 'D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bs
TRACE::2021-05-04.16:13:43::SCWBDomain::p/ps7_cortexa9_0/libsrc/standalone_v7_2/src'

TRACE::2021-05-04.16:13:43::SCWBDomain::"Compiling standalone"

TRACE::2021-05-04.16:13:45::SCWBDomain::make[3]: Entering directory 'D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bs
TRACE::2021-05-04.16:13:45::SCWBDomain::p/ps7_cortexa9_0/libsrc/standalone_v7_2/src/profile'

TRACE::2021-05-04.16:13:45::SCWBDomain::make[3]: Leaving directory 'D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp
TRACE::2021-05-04.16:13:45::SCWBDomain::/ps7_cortexa9_0/libsrc/standalone_v7_2/src/profile'

TRACE::2021-05-04.16:13:45::SCWBDomain::make[2]: Leaving directory 'D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp
TRACE::2021-05-04.16:13:45::SCWBDomain::/ps7_cortexa9_0/libsrc/standalone_v7_2/src'

TRACE::2021-05-04.16:13:45::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/uartps_v3_9/src"

TRACE::2021-05-04.16:13:45::SCWBDomain::make -C ps7_cortexa9_0/libsrc/uartps_v3_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-05-04.16:13:45::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-05-04.16:13:45::SCWBDomain::files -g -Wall -Wextra"

TRACE::2021-05-04.16:13:45::SCWBDomain::make[2]: Entering directory 'D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bs
TRACE::2021-05-04.16:13:45::SCWBDomain::p/ps7_cortexa9_0/libsrc/uartps_v3_9/src'

TRACE::2021-05-04.16:13:45::SCWBDomain::"Compiling uartps"

TRACE::2021-05-04.16:13:46::SCWBDomain::make[2]: Leaving directory 'D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp
TRACE::2021-05-04.16:13:46::SCWBDomain::/ps7_cortexa9_0/libsrc/uartps_v3_9/src'

TRACE::2021-05-04.16:13:46::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/usbps_v2_5/src"

TRACE::2021-05-04.16:13:46::SCWBDomain::make -C ps7_cortexa9_0/libsrc/usbps_v2_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2021-05-04.16:13:46::SCWBDomain::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2021-05-04.16:13:46::SCWBDomain::iles -g -Wall -Wextra"

TRACE::2021-05-04.16:13:46::SCWBDomain::make[2]: Entering directory 'D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bs
TRACE::2021-05-04.16:13:46::SCWBDomain::p/ps7_cortexa9_0/libsrc/usbps_v2_5/src'

TRACE::2021-05-04.16:13:46::SCWBDomain::"Compiling usbps"

TRACE::2021-05-04.16:13:47::SCWBDomain::make[2]: Leaving directory 'D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp
TRACE::2021-05-04.16:13:47::SCWBDomain::/ps7_cortexa9_0/libsrc/usbps_v2_5/src'

TRACE::2021-05-04.16:13:47::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/xadcps_v2_4/src"

TRACE::2021-05-04.16:13:47::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xadcps_v2_4/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-05-04.16:13:47::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-05-04.16:13:47::SCWBDomain::files -g -Wall -Wextra"

TRACE::2021-05-04.16:13:47::SCWBDomain::make[2]: Entering directory 'D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bs
TRACE::2021-05-04.16:13:47::SCWBDomain::p/ps7_cortexa9_0/libsrc/xadcps_v2_4/src'

TRACE::2021-05-04.16:13:47::SCWBDomain::"Compiling xadcps"

TRACE::2021-05-04.16:13:47::SCWBDomain::make[2]: Leaving directory 'D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp
TRACE::2021-05-04.16:13:47::SCWBDomain::/ps7_cortexa9_0/libsrc/xadcps_v2_4/src'

TRACE::2021-05-04.16:13:47::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/xilffs_v4_3/src"

TRACE::2021-05-04.16:13:47::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilffs_v4_3/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-05-04.16:13:47::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-05-04.16:13:47::SCWBDomain::files -g -Wall -Wextra"

TRACE::2021-05-04.16:13:47::SCWBDomain::make[2]: Entering directory 'D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bs
TRACE::2021-05-04.16:13:47::SCWBDomain::p/ps7_cortexa9_0/libsrc/xilffs_v4_3/src'

TRACE::2021-05-04.16:13:47::SCWBDomain::"Compiling XilFFs Library"

TRACE::2021-05-04.16:13:48::SCWBDomain::make[2]: Leaving directory 'D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp
TRACE::2021-05-04.16:13:48::SCWBDomain::/ps7_cortexa9_0/libsrc/xilffs_v4_3/src'

TRACE::2021-05-04.16:13:48::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/xilrsa_v1_6/src"

TRACE::2021-05-04.16:13:48::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilrsa_v1_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-05-04.16:13:48::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-05-04.16:13:48::SCWBDomain::files -g -Wall -Wextra"

TRACE::2021-05-04.16:13:48::SCWBDomain::make[2]: Entering directory 'D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bs
TRACE::2021-05-04.16:13:48::SCWBDomain::p/ps7_cortexa9_0/libsrc/xilrsa_v1_6/src'

TRACE::2021-05-04.16:13:48::SCWBDomain::make[2]: Leaving directory 'D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp
TRACE::2021-05-04.16:13:48::SCWBDomain::/ps7_cortexa9_0/libsrc/xilrsa_v1_6/src'

TRACE::2021-05-04.16:13:48::SCWBDomain::'Finished building libraries'

TRACE::2021-05-04.16:13:48::SCWBDomain::make[1]: Leaving directory 'D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp
TRACE::2021-05-04.16:13:48::SCWBDomain::'

TRACE::2021-05-04.16:13:48::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c sd.c -o sd.o -Izynq_fsbl_bsp/ps7_cort
TRACE::2021-05-04.16:13:48::SCWBDomain::exa9_0/include -I.

TRACE::2021-05-04.16:13:48::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c nand.c -o nand.o -Izynq_fsbl_bsp/ps7_
TRACE::2021-05-04.16:13:48::SCWBDomain::cortexa9_0/include -I.

TRACE::2021-05-04.16:13:48::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c image_mover.c -o image_mover.o -Izynq
TRACE::2021-05-04.16:13:48::SCWBDomain::_fsbl_bsp/ps7_cortexa9_0/include -I.

TRACE::2021-05-04.16:13:48::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c md5.c -o md5.o -Izynq_fsbl_bsp/ps7_co
TRACE::2021-05-04.16:13:48::SCWBDomain::rtexa9_0/include -I.

TRACE::2021-05-04.16:13:48::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c fsbl_hooks.c -o fsbl_hooks.o -Izynq_f
TRACE::2021-05-04.16:13:48::SCWBDomain::sbl_bsp/ps7_cortexa9_0/include -I.

TRACE::2021-05-04.16:13:49::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c main.c -o main.o -Izynq_fsbl_bsp/ps7_
TRACE::2021-05-04.16:13:49::SCWBDomain::cortexa9_0/include -I.

TRACE::2021-05-04.16:13:49::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c rsa.c -o rsa.o -Izynq_fsbl_bsp/ps7_co
TRACE::2021-05-04.16:13:49::SCWBDomain::rtexa9_0/include -I.

TRACE::2021-05-04.16:13:49::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c nor.c -o nor.o -Izynq_fsbl_bsp/ps7_co
TRACE::2021-05-04.16:13:49::SCWBDomain::rtexa9_0/include -I.

TRACE::2021-05-04.16:13:49::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c qspi.c -o qspi.o -Izynq_fsbl_bsp/ps7_
TRACE::2021-05-04.16:13:49::SCWBDomain::cortexa9_0/include -I.

TRACE::2021-05-04.16:13:49::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c ps7_init.c -o ps7_init.o -Izynq_fsbl_
TRACE::2021-05-04.16:13:49::SCWBDomain::bsp/ps7_cortexa9_0/include -I.

TRACE::2021-05-04.16:13:49::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c pcap.c -o pcap.o -Izynq_fsbl_bsp/ps7_
TRACE::2021-05-04.16:13:49::SCWBDomain::cortexa9_0/include -I.

TRACE::2021-05-04.16:13:49::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c fsbl_handoff.S -o fsbl_handoff.o -Izy
TRACE::2021-05-04.16:13:49::SCWBDomain::nq_fsbl_bsp/ps7_cortexa9_0/include -I.

TRACE::2021-05-04.16:13:49::SCWBDomain::arm-none-eabi-gcc -o executable.elf  sd.o  nand.o  image_mover.o  md5.o  fsbl_hooks.o  main.o  rsa.o  nor.o  qspi.o  ps7_init.o
TRACE::2021-05-04.16:13:49::SCWBDomain::  pcap.o  fsbl_handoff.o -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=
TRACE::2021-05-04.16:13:49::SCWBDomain::hard -Wl,-build-id=none -specs=Xilinx.spec  -lrsa -Wl,--start-group,-lxil,-lgcc,-lc,--end-group -Wl,--start-group,-lxilffs,-lxi
TRACE::2021-05-04.16:13:49::SCWBDomain::l,-lgcc,-lc,--end-group -Wl,--start-group,-lrsa,-lxil,-lgcc,-lc,--end-group                                    -Wl,--gc-section
TRACE::2021-05-04.16:13:49::SCWBDomain::s -Lzynq_fsbl_bsp/ps7_cortexa9_0/lib -L./ -Tlscript.ld

LOG::2021-05-04.16:13:49::SCWSystem::Checking the domain standalone_domain
LOG::2021-05-04.16:13:49::SCWSystem::Not a boot domain 
LOG::2021-05-04.16:13:49::SCWSystem::Started Processing the domain standalone_domain
TRACE::2021-05-04.16:13:49::SCWDomain::Generating domain artifcats
TRACE::2021-05-04.16:13:49::SCWMssOS::Generating standalone artifcats
TRACE::2021-05-04.16:13:49::SCWMssOS::Copying the qemu file from  D:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt To D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/export/simple_hw/sw/simple_hw/qemu/
TRACE::2021-05-04.16:13:49::SCWMssOS::Copying the qemu file from  D:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt To D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/export/simple_hw/sw/simple_hw/standalone_domain/qemu/
TRACE::2021-05-04.16:13:49::SCWMssOS:: Copying the user libraries. 
TRACE::2021-05-04.16:13:49::SCWPlatform::Trying to open the hw design at D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.16:13:49::SCWPlatform::DSA given D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.16:13:49::SCWPlatform::DSA absoulate path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.16:13:49::SCWPlatform::DSA directory D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw
TRACE::2021-05-04.16:13:49::SCWPlatform:: Platform Path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.16:13:49::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-05-04.16:13:49::SCWPlatform::Trying to set the existing hwdb with name top_simple_16
TRACE::2021-05-04.16:13:49::SCWPlatform::Opened existing hwdb top_simple_16
TRACE::2021-05-04.16:13:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-04.16:13:49::SCWMssOS::Checking the sw design at  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-04.16:13:49::SCWMssOS::DEBUG:  swdes dump  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-05-04.16:13:49::SCWMssOS::Sw design exists and opened at  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-04.16:13:49::SCWMssOS::Completed writing the mss file at D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2021-05-04.16:13:49::SCWMssOS::Mss edits present, copying mssfile into export location D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-04.16:13:49::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2021-05-04.16:13:49::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2021-05-04.16:13:49::SCWDomain::Building the domain as part of full build :  standalone_domain
TRACE::2021-05-04.16:13:49::SCWMssOS::doing bsp build ... 
TRACE::2021-05-04.16:13:49::SCWMssOS::System Command Ran  D: & cd  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp & make 
TRACE::2021-05-04.16:13:49::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/axidma_v9_11/src"

TRACE::2021-05-04.16:13:49::SCWMssOS::make -C ps7_cortexa9_0/libsrc/axidma_v9_11/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2021-05-04.16:13:49::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2021-05-04.16:13:49::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2021-05-04.16:13:49::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src"

TRACE::2021-05-04.16:13:49::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2021-05-04.16:13:49::SCWMssOS::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2021-05-04.16:13:49::SCWMssOS::ard -nostartfiles -g -Wall -Wextra"

TRACE::2021-05-04.16:13:49::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src"

TRACE::2021-05-04.16:13:49::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2021-05-04.16:13:49::SCWMssOS::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2021-05-04.16:13:49::SCWMssOS:: -nostartfiles -g -Wall -Wextra"

TRACE::2021-05-04.16:13:49::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_1/src"

TRACE::2021-05-04.16:13:49::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2021-05-04.16:13:49::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2021-05-04.16:13:49::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2021-05-04.16:13:49::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_6/src"

TRACE::2021-05-04.16:13:49::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-05-04.16:13:49::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-05-04.16:13:49::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2021-05-04.16:13:49::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_6/src"

TRACE::2021-05-04.16:13:49::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2021-05-04.16:13:49::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2021-05-04.16:13:49::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2021-05-04.16:13:49::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/emacps_v3_11/src"

TRACE::2021-05-04.16:13:49::SCWMssOS::make -C ps7_cortexa9_0/libsrc/emacps_v3_11/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2021-05-04.16:13:49::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2021-05-04.16:13:49::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2021-05-04.16:13:50::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/gpiops_v3_7/src"

TRACE::2021-05-04.16:13:50::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpiops_v3_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-05-04.16:13:50::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-05-04.16:13:50::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2021-05-04.16:13:50::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/qspips_v3_7/src"

TRACE::2021-05-04.16:13:50::SCWMssOS::make -C ps7_cortexa9_0/libsrc/qspips_v3_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-05-04.16:13:50::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-05-04.16:13:50::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2021-05-04.16:13:50::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scugic_v4_2/src"

TRACE::2021-05-04.16:13:50::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v4_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-05-04.16:13:50::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-05-04.16:13:50::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2021-05-04.16:13:50::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_2/src"

TRACE::2021-05-04.16:13:50::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2021-05-04.16:13:50::SCWMssOS::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2021-05-04.16:13:50::SCWMssOS::startfiles -g -Wall -Wextra"

TRACE::2021-05-04.16:13:50::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_2/src"

TRACE::2021-05-04.16:13:50::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-05-04.16:13:50::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-05-04.16:13:50::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2021-05-04.16:13:50::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/sdps_v3_9/src"

TRACE::2021-05-04.16:13:50::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v3_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2021-05-04.16:13:50::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2021-05-04.16:13:50::SCWMssOS::tfiles -g -Wall -Wextra"

TRACE::2021-05-04.16:13:50::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/standalone_v7_2/src"

TRACE::2021-05-04.16:13:50::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v7_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2021-05-04.16:13:50::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2021-05-04.16:13:50::SCWMssOS::nostartfiles -g -Wall -Wextra"

TRACE::2021-05-04.16:13:50::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_9/src"

TRACE::2021-05-04.16:13:50::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-05-04.16:13:50::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-05-04.16:13:50::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2021-05-04.16:13:50::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/usbps_v2_5/src"

TRACE::2021-05-04.16:13:50::SCWMssOS::make -C ps7_cortexa9_0/libsrc/usbps_v2_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2021-05-04.16:13:50::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2021-05-04.16:13:50::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2021-05-04.16:13:50::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_4/src"

TRACE::2021-05-04.16:13:50::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_4/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-05-04.16:13:50::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-05-04.16:13:50::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2021-05-04.16:13:50::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/xilffs_v4_3/src"

TRACE::2021-05-04.16:13:50::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xilffs_v4_3/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-05-04.16:13:50::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-05-04.16:13:50::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2021-05-04.16:13:50::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/axidma_v9_11/src"

TRACE::2021-05-04.16:13:50::SCWMssOS::make -C ps7_cortexa9_0/libsrc/axidma_v9_11/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2021-05-04.16:13:50::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2021-05-04.16:13:50::SCWMssOS::tfiles -g -Wall -Wextra"

TRACE::2021-05-04.16:13:50::SCWMssOS::"Compiling axidma"

TRACE::2021-05-04.16:13:51::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src"

TRACE::2021-05-04.16:13:51::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2021-05-04.16:13:51::SCWMssOS::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2021-05-04.16:13:51::SCWMssOS:: -nostartfiles -g -Wall -Wextra"

TRACE::2021-05-04.16:13:51::SCWMssOS::"Compiling coresightps_dcc"

TRACE::2021-05-04.16:13:51::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src"

TRACE::2021-05-04.16:13:51::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2021-05-04.16:13:51::SCWMssOS::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2021-05-04.16:13:51::SCWMssOS::ostartfiles -g -Wall -Wextra"

TRACE::2021-05-04.16:13:51::SCWMssOS::"Compiling cpu_cortexa9"

TRACE::2021-05-04.16:13:51::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/ddrps_v1_1/src"

TRACE::2021-05-04.16:13:51::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2021-05-04.16:13:51::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2021-05-04.16:13:51::SCWMssOS::iles -g -Wall -Wextra"

TRACE::2021-05-04.16:13:51::SCWMssOS::"Compiling ddrps"

TRACE::2021-05-04.16:13:51::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/devcfg_v3_6/src"

TRACE::2021-05-04.16:13:51::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-05-04.16:13:51::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-05-04.16:13:51::SCWMssOS::files -g -Wall -Wextra"

TRACE::2021-05-04.16:13:51::SCWMssOS::"Compiling devcfg"

TRACE::2021-05-04.16:13:52::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/dmaps_v2_6/src"

TRACE::2021-05-04.16:13:52::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2021-05-04.16:13:52::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2021-05-04.16:13:52::SCWMssOS::iles -g -Wall -Wextra"

TRACE::2021-05-04.16:13:52::SCWMssOS::"Compiling dmaps"

TRACE::2021-05-04.16:13:52::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/emacps_v3_11/src"

TRACE::2021-05-04.16:13:52::SCWMssOS::make -C ps7_cortexa9_0/libsrc/emacps_v3_11/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2021-05-04.16:13:52::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2021-05-04.16:13:52::SCWMssOS::tfiles -g -Wall -Wextra"

TRACE::2021-05-04.16:13:52::SCWMssOS::"Compiling emacps"

TRACE::2021-05-04.16:13:53::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/gpiops_v3_7/src"

TRACE::2021-05-04.16:13:53::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpiops_v3_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-05-04.16:13:53::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-05-04.16:13:53::SCWMssOS::files -g -Wall -Wextra"

TRACE::2021-05-04.16:13:53::SCWMssOS::"Compiling gpiops"

TRACE::2021-05-04.16:13:54::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/qspips_v3_7/src"

TRACE::2021-05-04.16:13:54::SCWMssOS::make -C ps7_cortexa9_0/libsrc/qspips_v3_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-05-04.16:13:54::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-05-04.16:13:54::SCWMssOS::files -g -Wall -Wextra"

TRACE::2021-05-04.16:13:54::SCWMssOS::"Compiling qspips"

TRACE::2021-05-04.16:13:54::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scugic_v4_2/src"

TRACE::2021-05-04.16:13:54::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v4_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-05-04.16:13:54::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-05-04.16:13:54::SCWMssOS::files -g -Wall -Wextra"

TRACE::2021-05-04.16:13:54::SCWMssOS::"Compiling scugic"

TRACE::2021-05-04.16:13:55::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scutimer_v2_2/src"

TRACE::2021-05-04.16:13:55::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2021-05-04.16:13:55::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2021-05-04.16:13:55::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2021-05-04.16:13:55::SCWMssOS::"Compiling scutimer"

TRACE::2021-05-04.16:13:55::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scuwdt_v2_2/src"

TRACE::2021-05-04.16:13:55::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-05-04.16:13:55::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-05-04.16:13:55::SCWMssOS::files -g -Wall -Wextra"

TRACE::2021-05-04.16:13:55::SCWMssOS::"Compiling scuwdt"

TRACE::2021-05-04.16:13:55::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/sdps_v3_9/src"

TRACE::2021-05-04.16:13:55::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v3_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARC
TRACE::2021-05-04.16:13:55::SCWMssOS::HIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfi
TRACE::2021-05-04.16:13:55::SCWMssOS::les -g -Wall -Wextra"

TRACE::2021-05-04.16:13:55::SCWMssOS::"Compiling sdps"

TRACE::2021-05-04.16:13:56::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/standalone_v7_2/src"

TRACE::2021-05-04.16:13:56::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v7_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2021-05-04.16:13:56::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2021-05-04.16:13:56::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2021-05-04.16:13:56::SCWMssOS::"Compiling standalone"

TRACE::2021-05-04.16:13:59::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/uartps_v3_9/src"

TRACE::2021-05-04.16:13:59::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-05-04.16:13:59::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-05-04.16:13:59::SCWMssOS::files -g -Wall -Wextra"

TRACE::2021-05-04.16:13:59::SCWMssOS::"Compiling uartps"

TRACE::2021-05-04.16:13:59::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/usbps_v2_5/src"

TRACE::2021-05-04.16:13:59::SCWMssOS::make -C ps7_cortexa9_0/libsrc/usbps_v2_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2021-05-04.16:13:59::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2021-05-04.16:13:59::SCWMssOS::iles -g -Wall -Wextra"

TRACE::2021-05-04.16:13:59::SCWMssOS::"Compiling usbps"

TRACE::2021-05-04.16:14:00::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/xadcps_v2_4/src"

TRACE::2021-05-04.16:14:00::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_4/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-05-04.16:14:00::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-05-04.16:14:00::SCWMssOS::files -g -Wall -Wextra"

TRACE::2021-05-04.16:14:00::SCWMssOS::"Compiling xadcps"

TRACE::2021-05-04.16:14:01::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/xilffs_v4_3/src"

TRACE::2021-05-04.16:14:01::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xilffs_v4_3/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-05-04.16:14:01::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-05-04.16:14:01::SCWMssOS::files -g -Wall -Wextra"

TRACE::2021-05-04.16:14:01::SCWMssOS::"Compiling XilFFs Library"

TRACE::2021-05-04.16:14:01::SCWMssOS::'Finished building libraries'

TRACE::2021-05-04.16:14:01::SCWMssOS::Copying to export directory.
TRACE::2021-05-04.16:14:01::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2021-05-04.16:14:01::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2021-05-04.16:14:01::SCWSystem::Completed Processing the domain standalone_domain
LOG::2021-05-04.16:14:01::SCWSystem::Completed Processing the sysconfig simple_hw
LOG::2021-05-04.16:14:01::SCWPlatform::Completed generating the artifacts for system configuration simple_hw
TRACE::2021-05-04.16:14:01::SCWPlatform::Started preparing the platform 
TRACE::2021-05-04.16:14:01::SCWSystem::Writing the bif file for system config simple_hw
TRACE::2021-05-04.16:14:01::SCWSystem::dir created 
TRACE::2021-05-04.16:14:01::SCWSystem::Writing the bif 
TRACE::2021-05-04.16:14:01::SCWPlatform::Started writing the spfm file 
TRACE::2021-05-04.16:14:02::SCWPlatform::Started writing the xpfm file 
TRACE::2021-05-04.16:14:02::SCWPlatform::Completed generating the platform
TRACE::2021-05-04.16:14:02::SCWMssOS::Saving the mss changes D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-04.16:14:02::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-05-04.16:14:02::SCWMssOS::Completed writemss as part of save.
TRACE::2021-05-04.16:14:02::SCWMssOS::Commit changes completed.
TRACE::2021-05-04.16:14:02::SCWMssOS::Saving the mss changes D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-04.16:14:02::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-05-04.16:14:02::SCWMssOS::Completed writemss as part of save.
TRACE::2021-05-04.16:14:02::SCWMssOS::Commit changes completed.
TRACE::2021-05-04.16:14:02::SCWPlatform::Trying to open the hw design at D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.16:14:02::SCWPlatform::DSA given D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.16:14:02::SCWPlatform::DSA absoulate path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.16:14:02::SCWPlatform::DSA directory D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw
TRACE::2021-05-04.16:14:02::SCWPlatform:: Platform Path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.16:14:02::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-05-04.16:14:02::SCWPlatform::Trying to set the existing hwdb with name top_simple_16
TRACE::2021-05-04.16:14:02::SCWPlatform::Opened existing hwdb top_simple_16
TRACE::2021-05-04.16:14:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-04.16:14:02::SCWMssOS::Checking the sw design at  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-04.16:14:02::SCWMssOS::DEBUG:  swdes dump  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-05-04.16:14:02::SCWMssOS::Sw design exists and opened at  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-04.16:14:02::SCWPlatform::Trying to open the hw design at D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.16:14:02::SCWPlatform::DSA given D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.16:14:02::SCWPlatform::DSA absoulate path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.16:14:02::SCWPlatform::DSA directory D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw
TRACE::2021-05-04.16:14:02::SCWPlatform:: Platform Path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.16:14:02::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-05-04.16:14:02::SCWPlatform::Trying to set the existing hwdb with name top_simple_16
TRACE::2021-05-04.16:14:02::SCWPlatform::Opened existing hwdb top_simple_16
TRACE::2021-05-04.16:14:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-04.16:14:02::SCWMssOS::Checking the sw design at  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-04.16:14:02::SCWMssOS::DEBUG:  swdes dump  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-05-04.16:14:02::SCWMssOS::Sw design exists and opened at  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-04.16:14:02::SCWWriter::formatted JSON is {
	"platformName":	"simple_hw",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"simple_hw",
	"platHandOff":	"D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/top_simple.xsa",
	"platIntHandOff":	"<platformDir>/hw/top_simple.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"simple_hw",
	"systems":	[{
			"systemName":	"simple_hw",
			"systemDesc":	"simple_hw",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"simple_hw",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"3c0a30bf8dd8567f6f4993dd134ea95a",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"D:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"D:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"ba9b700ab38403a5570b4c2dd9dc39e7",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2021-05-04.16:14:02::SCWPlatform::updated the xpfm file.
TRACE::2021-05-04.16:14:02::SCWPlatform::Trying to open the hw design at D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.16:14:02::SCWPlatform::DSA given D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.16:14:02::SCWPlatform::DSA absoulate path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.16:14:02::SCWPlatform::DSA directory D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw
TRACE::2021-05-04.16:14:02::SCWPlatform:: Platform Path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.16:14:02::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-05-04.16:14:02::SCWPlatform::Trying to set the existing hwdb with name top_simple_16
TRACE::2021-05-04.16:14:02::SCWPlatform::Opened existing hwdb top_simple_16
TRACE::2021-05-04.16:14:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-04.16:14:02::SCWMssOS::Checking the sw design at  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-04.16:14:02::SCWMssOS::DEBUG:  swdes dump  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-05-04.16:14:02::SCWMssOS::Sw design exists and opened at  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-04.16:25:26::SCWBDomain::System Command Ran  D:&  cd  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl & make clean
TRACE::2021-05-04.16:25:26::SCWBDomain::rm -rf  sd.o  nand.o  image_mover.o  md5.o  fsbl_hooks.o  main.o  nor.o  qspi.o  rsa.o  ps7_init.o  pcap.o  fsbl_handoff.o zynq
TRACE::2021-05-04.16:25:26::SCWBDomain::_fsbl_bsp/ps7_cortexa9_0/lib/libxil.a executable.elf *.o

TRACE::2021-05-04.16:25:26::SCWBDomain::System Command Ran  D:&  cd  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp & make clean
TRACE::2021-05-04.16:25:26::SCWBDomain::make -C ps7_cortexa9_0/libsrc/axidma_v9_11/src -s clean 

TRACE::2021-05-04.16:25:26::SCWBDomain::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src -s clean 

TRACE::2021-05-04.16:25:26::SCWBDomain::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src -s clean 

TRACE::2021-05-04.16:25:26::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ddrps_v1_1/src -s clean 

TRACE::2021-05-04.16:25:26::SCWBDomain::make -C ps7_cortexa9_0/libsrc/devcfg_v3_6/src -s clean 

TRACE::2021-05-04.16:25:26::SCWBDomain::make -C ps7_cortexa9_0/libsrc/dmaps_v2_6/src -s clean 

TRACE::2021-05-04.16:25:26::SCWBDomain::make -C ps7_cortexa9_0/libsrc/emacps_v3_11/src -s clean 

TRACE::2021-05-04.16:25:26::SCWBDomain::make -C ps7_cortexa9_0/libsrc/gpiops_v3_7/src -s clean 

TRACE::2021-05-04.16:25:26::SCWBDomain::make -C ps7_cortexa9_0/libsrc/qspips_v3_7/src -s clean 

TRACE::2021-05-04.16:25:26::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scugic_v4_2/src -s clean 

TRACE::2021-05-04.16:25:26::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scutimer_v2_2/src -s clean 

TRACE::2021-05-04.16:25:26::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_2/src -s clean 

TRACE::2021-05-04.16:25:26::SCWBDomain::make -C ps7_cortexa9_0/libsrc/sdps_v3_9/src -s clean 

TRACE::2021-05-04.16:25:26::SCWBDomain::make -C ps7_cortexa9_0/libsrc/standalone_v7_2/src -s clean 

TRACE::2021-05-04.16:25:26::SCWBDomain::make -C ps7_cortexa9_0/libsrc/uartps_v3_9/src -s clean 

TRACE::2021-05-04.16:25:26::SCWBDomain::make -C ps7_cortexa9_0/libsrc/usbps_v2_5/src -s clean 

TRACE::2021-05-04.16:25:26::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xadcps_v2_4/src -s clean 

TRACE::2021-05-04.16:25:26::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilffs_v4_3/src -s clean 

TRACE::2021-05-04.16:25:27::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilrsa_v1_6/src -s clean 

TRACE::2021-05-04.16:25:27::SCWBDomain::rm -f ps7_cortexa9_0/lib/libxil.a

TRACE::2021-05-04.16:25:27::SCWMssOS::cleaning the bsp 
TRACE::2021-05-04.16:25:27::SCWMssOS::System Command Ran  D: & cd  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp & make clean 
TRACE::2021-05-04.16:25:27::SCWMssOS::make -C ps7_cortexa9_0/libsrc/axidma_v9_11/src -s clean 

TRACE::2021-05-04.16:25:27::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src -s clean 

TRACE::2021-05-04.16:25:27::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src -s clean 

TRACE::2021-05-04.16:25:27::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_1/src -s clean 

TRACE::2021-05-04.16:25:27::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_6/src -s clean 

TRACE::2021-05-04.16:25:27::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_6/src -s clean 

TRACE::2021-05-04.16:25:27::SCWMssOS::make -C ps7_cortexa9_0/libsrc/emacps_v3_11/src -s clean 

TRACE::2021-05-04.16:25:27::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpiops_v3_7/src -s clean 

TRACE::2021-05-04.16:25:27::SCWMssOS::make -C ps7_cortexa9_0/libsrc/qspips_v3_7/src -s clean 

TRACE::2021-05-04.16:25:27::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v4_2/src -s clean 

TRACE::2021-05-04.16:25:27::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_2/src -s clean 

TRACE::2021-05-04.16:25:27::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_2/src -s clean 

TRACE::2021-05-04.16:25:27::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v3_9/src -s clean 

TRACE::2021-05-04.16:25:27::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v7_2/src -s clean 

TRACE::2021-05-04.16:25:27::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_9/src -s clean 

TRACE::2021-05-04.16:25:27::SCWMssOS::make -C ps7_cortexa9_0/libsrc/usbps_v2_5/src -s clean 

TRACE::2021-05-04.16:25:27::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_4/src -s clean 

TRACE::2021-05-04.16:25:27::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xilffs_v4_3/src -s clean 

TRACE::2021-05-04.16:25:27::SCWMssOS::rm -f ps7_cortexa9_0/lib/libxil.a

LOG::2021-05-04.16:30:37::SCWPlatform::Started generating the artifacts platform simple_hw
TRACE::2021-05-04.16:30:37::SCWPlatform::Sanity checking of platform is completed
LOG::2021-05-04.16:30:37::SCWPlatform::Started generating the artifacts for system configuration simple_hw
LOG::2021-05-04.16:30:37::SCWSystem::Checking the domain zynq_fsbl
LOG::2021-05-04.16:30:37::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2021-05-04.16:30:37::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2021-05-04.16:30:37::SCWDomain::Building the domain as part of full build :  zynq_fsbl
TRACE::2021-05-04.16:30:37::SCWPlatform::Trying to open the hw design at D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.16:30:37::SCWPlatform::DSA given D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.16:30:37::SCWPlatform::DSA absoulate path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.16:30:37::SCWPlatform::DSA directory D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw
TRACE::2021-05-04.16:30:37::SCWPlatform:: Platform Path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.16:30:37::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-05-04.16:30:37::SCWPlatform::Trying to set the existing hwdb with name top_simple_16
TRACE::2021-05-04.16:30:37::SCWPlatform::Opened existing hwdb top_simple_16
TRACE::2021-05-04.16:30:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-04.16:30:37::SCWMssOS::Checking the sw design at  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-04.16:30:37::SCWMssOS::DEBUG:  swdes dump  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-05-04.16:30:37::SCWMssOS::Sw design exists and opened at  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-04.16:30:37::SCWBDomain::Completed writing the mss file at D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp
TRACE::2021-05-04.16:30:37::SCWBDomain::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2021-05-04.16:30:37::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2021-05-04.16:30:37::SCWBDomain::System Command Ran  D:&  cd  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl & make 
TRACE::2021-05-04.16:30:37::SCWBDomain::make -C zynq_fsbl_bsp

TRACE::2021-05-04.16:30:37::SCWBDomain::make[1]: Entering directory 'D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bs
TRACE::2021-05-04.16:30:37::SCWBDomain::p'

TRACE::2021-05-04.16:30:37::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/axidma_v9_11/src"

TRACE::2021-05-04.16:30:37::SCWBDomain::make -C ps7_cortexa9_0/libsrc/axidma_v9_11/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2021-05-04.16:30:37::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2021-05-04.16:30:37::SCWBDomain::tartfiles -g -Wall -Wextra"

TRACE::2021-05-04.16:30:37::SCWBDomain::make[2]: Entering directory 'D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bs
TRACE::2021-05-04.16:30:37::SCWBDomain::p/ps7_cortexa9_0/libsrc/axidma_v9_11/src'

TRACE::2021-05-04.16:30:37::SCWBDomain::make[2]: Leaving directory 'D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp
TRACE::2021-05-04.16:30:37::SCWBDomain::/ps7_cortexa9_0/libsrc/axidma_v9_11/src'

TRACE::2021-05-04.16:30:37::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src"

TRACE::2021-05-04.16:30:37::SCWBDomain::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2021-05-04.16:30:37::SCWBDomain::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2021-05-04.16:30:37::SCWBDomain::ard -nostartfiles -g -Wall -Wextra"

TRACE::2021-05-04.16:30:37::SCWBDomain::make[2]: Entering directory 'D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bs
TRACE::2021-05-04.16:30:37::SCWBDomain::p/ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src'

TRACE::2021-05-04.16:30:37::SCWBDomain::make[2]: Leaving directory 'D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp
TRACE::2021-05-04.16:30:37::SCWBDomain::/ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src'

TRACE::2021-05-04.16:30:37::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src"

TRACE::2021-05-04.16:30:37::SCWBDomain::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2021-05-04.16:30:37::SCWBDomain::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2021-05-04.16:30:37::SCWBDomain:: -nostartfiles -g -Wall -Wextra"

TRACE::2021-05-04.16:30:37::SCWBDomain::make[2]: Entering directory 'D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bs
TRACE::2021-05-04.16:30:37::SCWBDomain::p/ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src'

TRACE::2021-05-04.16:30:37::SCWBDomain::make[2]: Leaving directory 'D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp
TRACE::2021-05-04.16:30:37::SCWBDomain::/ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src'

TRACE::2021-05-04.16:30:37::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_1/src"

TRACE::2021-05-04.16:30:37::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ddrps_v1_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2021-05-04.16:30:37::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2021-05-04.16:30:37::SCWBDomain::rtfiles -g -Wall -Wextra"

TRACE::2021-05-04.16:30:37::SCWBDomain::make[2]: Entering directory 'D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bs
TRACE::2021-05-04.16:30:37::SCWBDomain::p/ps7_cortexa9_0/libsrc/ddrps_v1_1/src'

TRACE::2021-05-04.16:30:37::SCWBDomain::make[2]: Leaving directory 'D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp
TRACE::2021-05-04.16:30:37::SCWBDomain::/ps7_cortexa9_0/libsrc/ddrps_v1_1/src'

TRACE::2021-05-04.16:30:37::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_6/src"

TRACE::2021-05-04.16:30:37::SCWBDomain::make -C ps7_cortexa9_0/libsrc/devcfg_v3_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-05-04.16:30:37::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-05-04.16:30:37::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2021-05-04.16:30:37::SCWBDomain::make[2]: Entering directory 'D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bs
TRACE::2021-05-04.16:30:37::SCWBDomain::p/ps7_cortexa9_0/libsrc/devcfg_v3_6/src'

TRACE::2021-05-04.16:30:37::SCWBDomain::make[2]: Leaving directory 'D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp
TRACE::2021-05-04.16:30:37::SCWBDomain::/ps7_cortexa9_0/libsrc/devcfg_v3_6/src'

TRACE::2021-05-04.16:30:37::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_6/src"

TRACE::2021-05-04.16:30:37::SCWBDomain::make -C ps7_cortexa9_0/libsrc/dmaps_v2_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2021-05-04.16:30:37::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2021-05-04.16:30:37::SCWBDomain::rtfiles -g -Wall -Wextra"

TRACE::2021-05-04.16:30:37::SCWBDomain::make[2]: Entering directory 'D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bs
TRACE::2021-05-04.16:30:37::SCWBDomain::p/ps7_cortexa9_0/libsrc/dmaps_v2_6/src'

TRACE::2021-05-04.16:30:37::SCWBDomain::make[2]: Leaving directory 'D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp
TRACE::2021-05-04.16:30:37::SCWBDomain::/ps7_cortexa9_0/libsrc/dmaps_v2_6/src'

TRACE::2021-05-04.16:30:37::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/emacps_v3_11/src"

TRACE::2021-05-04.16:30:37::SCWBDomain::make -C ps7_cortexa9_0/libsrc/emacps_v3_11/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2021-05-04.16:30:37::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2021-05-04.16:30:37::SCWBDomain::tartfiles -g -Wall -Wextra"

TRACE::2021-05-04.16:30:37::SCWBDomain::make[2]: Entering directory 'D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bs
TRACE::2021-05-04.16:30:37::SCWBDomain::p/ps7_cortexa9_0/libsrc/emacps_v3_11/src'

TRACE::2021-05-04.16:30:37::SCWBDomain::make[2]: Leaving directory 'D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp
TRACE::2021-05-04.16:30:37::SCWBDomain::/ps7_cortexa9_0/libsrc/emacps_v3_11/src'

TRACE::2021-05-04.16:30:37::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/gpiops_v3_7/src"

TRACE::2021-05-04.16:30:37::SCWBDomain::make -C ps7_cortexa9_0/libsrc/gpiops_v3_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-05-04.16:30:37::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-05-04.16:30:37::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2021-05-04.16:30:37::SCWBDomain::make[2]: Entering directory 'D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bs
TRACE::2021-05-04.16:30:37::SCWBDomain::p/ps7_cortexa9_0/libsrc/gpiops_v3_7/src'

TRACE::2021-05-04.16:30:37::SCWBDomain::make[2]: Leaving directory 'D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp
TRACE::2021-05-04.16:30:37::SCWBDomain::/ps7_cortexa9_0/libsrc/gpiops_v3_7/src'

TRACE::2021-05-04.16:30:37::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/qspips_v3_7/src"

TRACE::2021-05-04.16:30:37::SCWBDomain::make -C ps7_cortexa9_0/libsrc/qspips_v3_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-05-04.16:30:37::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-05-04.16:30:37::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2021-05-04.16:30:37::SCWBDomain::make[2]: Entering directory 'D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bs
TRACE::2021-05-04.16:30:37::SCWBDomain::p/ps7_cortexa9_0/libsrc/qspips_v3_7/src'

TRACE::2021-05-04.16:30:37::SCWBDomain::make[2]: Leaving directory 'D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp
TRACE::2021-05-04.16:30:37::SCWBDomain::/ps7_cortexa9_0/libsrc/qspips_v3_7/src'

TRACE::2021-05-04.16:30:37::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scugic_v4_2/src"

TRACE::2021-05-04.16:30:37::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scugic_v4_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-05-04.16:30:37::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-05-04.16:30:37::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2021-05-04.16:30:37::SCWBDomain::make[2]: Entering directory 'D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bs
TRACE::2021-05-04.16:30:37::SCWBDomain::p/ps7_cortexa9_0/libsrc/scugic_v4_2/src'

TRACE::2021-05-04.16:30:37::SCWBDomain::make[2]: Leaving directory 'D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp
TRACE::2021-05-04.16:30:37::SCWBDomain::/ps7_cortexa9_0/libsrc/scugic_v4_2/src'

TRACE::2021-05-04.16:30:38::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_2/src"

TRACE::2021-05-04.16:30:38::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scutimer_v2_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2021-05-04.16:30:38::SCWBDomain::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2021-05-04.16:30:38::SCWBDomain::startfiles -g -Wall -Wextra"

TRACE::2021-05-04.16:30:38::SCWBDomain::make[2]: Entering directory 'D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bs
TRACE::2021-05-04.16:30:38::SCWBDomain::p/ps7_cortexa9_0/libsrc/scutimer_v2_2/src'

TRACE::2021-05-04.16:30:38::SCWBDomain::make[2]: Leaving directory 'D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp
TRACE::2021-05-04.16:30:38::SCWBDomain::/ps7_cortexa9_0/libsrc/scutimer_v2_2/src'

TRACE::2021-05-04.16:30:38::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_2/src"

TRACE::2021-05-04.16:30:38::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-05-04.16:30:38::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-05-04.16:30:38::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2021-05-04.16:30:38::SCWBDomain::make[2]: Entering directory 'D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bs
TRACE::2021-05-04.16:30:38::SCWBDomain::p/ps7_cortexa9_0/libsrc/scuwdt_v2_2/src'

TRACE::2021-05-04.16:30:38::SCWBDomain::make[2]: Leaving directory 'D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp
TRACE::2021-05-04.16:30:38::SCWBDomain::/ps7_cortexa9_0/libsrc/scuwdt_v2_2/src'

TRACE::2021-05-04.16:30:38::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/sdps_v3_9/src"

TRACE::2021-05-04.16:30:38::SCWBDomain::make -C ps7_cortexa9_0/libsrc/sdps_v3_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2021-05-04.16:30:38::SCWBDomain::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2021-05-04.16:30:38::SCWBDomain::tfiles -g -Wall -Wextra"

TRACE::2021-05-04.16:30:38::SCWBDomain::make[2]: Entering directory 'D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bs
TRACE::2021-05-04.16:30:38::SCWBDomain::p/ps7_cortexa9_0/libsrc/sdps_v3_9/src'

TRACE::2021-05-04.16:30:38::SCWBDomain::make[2]: Leaving directory 'D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp
TRACE::2021-05-04.16:30:38::SCWBDomain::/ps7_cortexa9_0/libsrc/sdps_v3_9/src'

TRACE::2021-05-04.16:30:38::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/standalone_v7_2/src"

TRACE::2021-05-04.16:30:38::SCWBDomain::make -C ps7_cortexa9_0/libsrc/standalone_v7_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2021-05-04.16:30:38::SCWBDomain::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2021-05-04.16:30:38::SCWBDomain::nostartfiles -g -Wall -Wextra"

TRACE::2021-05-04.16:30:38::SCWBDomain::make[2]: Entering directory 'D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bs
TRACE::2021-05-04.16:30:38::SCWBDomain::p/ps7_cortexa9_0/libsrc/standalone_v7_2/src'

TRACE::2021-05-04.16:30:38::SCWBDomain::make[3]: Entering directory 'D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bs
TRACE::2021-05-04.16:30:38::SCWBDomain::p/ps7_cortexa9_0/libsrc/standalone_v7_2/src/profile'

TRACE::2021-05-04.16:30:38::SCWBDomain::make[3]: Leaving directory 'D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp
TRACE::2021-05-04.16:30:38::SCWBDomain::/ps7_cortexa9_0/libsrc/standalone_v7_2/src/profile'

TRACE::2021-05-04.16:30:38::SCWBDomain::make[2]: Leaving directory 'D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp
TRACE::2021-05-04.16:30:38::SCWBDomain::/ps7_cortexa9_0/libsrc/standalone_v7_2/src'

TRACE::2021-05-04.16:30:38::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_9/src"

TRACE::2021-05-04.16:30:38::SCWBDomain::make -C ps7_cortexa9_0/libsrc/uartps_v3_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-05-04.16:30:38::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-05-04.16:30:38::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2021-05-04.16:30:38::SCWBDomain::make[2]: Entering directory 'D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bs
TRACE::2021-05-04.16:30:38::SCWBDomain::p/ps7_cortexa9_0/libsrc/uartps_v3_9/src'

TRACE::2021-05-04.16:30:38::SCWBDomain::make[2]: Leaving directory 'D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp
TRACE::2021-05-04.16:30:38::SCWBDomain::/ps7_cortexa9_0/libsrc/uartps_v3_9/src'

TRACE::2021-05-04.16:30:38::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/usbps_v2_5/src"

TRACE::2021-05-04.16:30:38::SCWBDomain::make -C ps7_cortexa9_0/libsrc/usbps_v2_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2021-05-04.16:30:38::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2021-05-04.16:30:38::SCWBDomain::rtfiles -g -Wall -Wextra"

TRACE::2021-05-04.16:30:38::SCWBDomain::make[2]: Entering directory 'D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bs
TRACE::2021-05-04.16:30:38::SCWBDomain::p/ps7_cortexa9_0/libsrc/usbps_v2_5/src'

TRACE::2021-05-04.16:30:38::SCWBDomain::make[2]: Leaving directory 'D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp
TRACE::2021-05-04.16:30:38::SCWBDomain::/ps7_cortexa9_0/libsrc/usbps_v2_5/src'

TRACE::2021-05-04.16:30:38::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_4/src"

TRACE::2021-05-04.16:30:38::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xadcps_v2_4/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-05-04.16:30:38::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-05-04.16:30:38::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2021-05-04.16:30:38::SCWBDomain::make[2]: Entering directory 'D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bs
TRACE::2021-05-04.16:30:38::SCWBDomain::p/ps7_cortexa9_0/libsrc/xadcps_v2_4/src'

TRACE::2021-05-04.16:30:38::SCWBDomain::make[2]: Leaving directory 'D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp
TRACE::2021-05-04.16:30:38::SCWBDomain::/ps7_cortexa9_0/libsrc/xadcps_v2_4/src'

TRACE::2021-05-04.16:30:38::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xilffs_v4_3/src"

TRACE::2021-05-04.16:30:38::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilffs_v4_3/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-05-04.16:30:38::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-05-04.16:30:38::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2021-05-04.16:30:38::SCWBDomain::make[2]: Entering directory 'D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bs
TRACE::2021-05-04.16:30:38::SCWBDomain::p/ps7_cortexa9_0/libsrc/xilffs_v4_3/src'

TRACE::2021-05-04.16:30:38::SCWBDomain::make[2]: Leaving directory 'D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp
TRACE::2021-05-04.16:30:38::SCWBDomain::/ps7_cortexa9_0/libsrc/xilffs_v4_3/src'

TRACE::2021-05-04.16:30:38::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xilrsa_v1_6/src"

TRACE::2021-05-04.16:30:38::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilrsa_v1_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-05-04.16:30:38::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-05-04.16:30:38::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2021-05-04.16:30:38::SCWBDomain::make[2]: Entering directory 'D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bs
TRACE::2021-05-04.16:30:38::SCWBDomain::p/ps7_cortexa9_0/libsrc/xilrsa_v1_6/src'

TRACE::2021-05-04.16:30:38::SCWBDomain::make[2]: Leaving directory 'D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp
TRACE::2021-05-04.16:30:38::SCWBDomain::/ps7_cortexa9_0/libsrc/xilrsa_v1_6/src'

TRACE::2021-05-04.16:30:38::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/axidma_v9_11/src"

TRACE::2021-05-04.16:30:38::SCWBDomain::make -C ps7_cortexa9_0/libsrc/axidma_v9_11/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2021-05-04.16:30:38::SCWBDomain::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2021-05-04.16:30:38::SCWBDomain::tfiles -g -Wall -Wextra"

TRACE::2021-05-04.16:30:38::SCWBDomain::make[2]: Entering directory 'D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bs
TRACE::2021-05-04.16:30:38::SCWBDomain::p/ps7_cortexa9_0/libsrc/axidma_v9_11/src'

TRACE::2021-05-04.16:30:38::SCWBDomain::"Compiling axidma"

TRACE::2021-05-04.16:30:39::SCWBDomain::make[2]: Leaving directory 'D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp
TRACE::2021-05-04.16:30:39::SCWBDomain::/ps7_cortexa9_0/libsrc/axidma_v9_11/src'

TRACE::2021-05-04.16:30:39::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src"

TRACE::2021-05-04.16:30:39::SCWBDomain::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2021-05-04.16:30:39::SCWBDomain::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2021-05-04.16:30:39::SCWBDomain:: -nostartfiles -g -Wall -Wextra"

TRACE::2021-05-04.16:30:39::SCWBDomain::make[2]: Entering directory 'D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bs
TRACE::2021-05-04.16:30:39::SCWBDomain::p/ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src'

TRACE::2021-05-04.16:30:39::SCWBDomain::"Compiling coresightps_dcc"

TRACE::2021-05-04.16:30:39::SCWBDomain::make[2]: Leaving directory 'D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp
TRACE::2021-05-04.16:30:39::SCWBDomain::/ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src'

TRACE::2021-05-04.16:30:39::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src"

TRACE::2021-05-04.16:30:39::SCWBDomain::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2021-05-04.16:30:39::SCWBDomain::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2021-05-04.16:30:39::SCWBDomain::ostartfiles -g -Wall -Wextra"

TRACE::2021-05-04.16:30:39::SCWBDomain::make[2]: Entering directory 'D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bs
TRACE::2021-05-04.16:30:39::SCWBDomain::p/ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src'

TRACE::2021-05-04.16:30:39::SCWBDomain::"Compiling cpu_cortexa9"

TRACE::2021-05-04.16:30:39::SCWBDomain::make[2]: Leaving directory 'D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp
TRACE::2021-05-04.16:30:39::SCWBDomain::/ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src'

TRACE::2021-05-04.16:30:39::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/ddrps_v1_1/src"

TRACE::2021-05-04.16:30:39::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ddrps_v1_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2021-05-04.16:30:39::SCWBDomain::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2021-05-04.16:30:39::SCWBDomain::iles -g -Wall -Wextra"

TRACE::2021-05-04.16:30:39::SCWBDomain::make[2]: Entering directory 'D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bs
TRACE::2021-05-04.16:30:39::SCWBDomain::p/ps7_cortexa9_0/libsrc/ddrps_v1_1/src'

TRACE::2021-05-04.16:30:39::SCWBDomain::"Compiling ddrps"

TRACE::2021-05-04.16:30:39::SCWBDomain::make[2]: Leaving directory 'D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp
TRACE::2021-05-04.16:30:39::SCWBDomain::/ps7_cortexa9_0/libsrc/ddrps_v1_1/src'

TRACE::2021-05-04.16:30:39::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/devcfg_v3_6/src"

TRACE::2021-05-04.16:30:39::SCWBDomain::make -C ps7_cortexa9_0/libsrc/devcfg_v3_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-05-04.16:30:39::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-05-04.16:30:39::SCWBDomain::files -g -Wall -Wextra"

TRACE::2021-05-04.16:30:39::SCWBDomain::make[2]: Entering directory 'D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bs
TRACE::2021-05-04.16:30:39::SCWBDomain::p/ps7_cortexa9_0/libsrc/devcfg_v3_6/src'

TRACE::2021-05-04.16:30:39::SCWBDomain::"Compiling devcfg"

TRACE::2021-05-04.16:30:40::SCWBDomain::make[2]: Leaving directory 'D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp
TRACE::2021-05-04.16:30:40::SCWBDomain::/ps7_cortexa9_0/libsrc/devcfg_v3_6/src'

TRACE::2021-05-04.16:30:40::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/dmaps_v2_6/src"

TRACE::2021-05-04.16:30:40::SCWBDomain::make -C ps7_cortexa9_0/libsrc/dmaps_v2_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2021-05-04.16:30:40::SCWBDomain::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2021-05-04.16:30:40::SCWBDomain::iles -g -Wall -Wextra"

TRACE::2021-05-04.16:30:40::SCWBDomain::make[2]: Entering directory 'D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bs
TRACE::2021-05-04.16:30:40::SCWBDomain::p/ps7_cortexa9_0/libsrc/dmaps_v2_6/src'

TRACE::2021-05-04.16:30:40::SCWBDomain::"Compiling dmaps"

TRACE::2021-05-04.16:30:40::SCWBDomain::make[2]: Leaving directory 'D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp
TRACE::2021-05-04.16:30:40::SCWBDomain::/ps7_cortexa9_0/libsrc/dmaps_v2_6/src'

TRACE::2021-05-04.16:30:40::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/emacps_v3_11/src"

TRACE::2021-05-04.16:30:40::SCWBDomain::make -C ps7_cortexa9_0/libsrc/emacps_v3_11/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2021-05-04.16:30:40::SCWBDomain::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2021-05-04.16:30:40::SCWBDomain::tfiles -g -Wall -Wextra"

TRACE::2021-05-04.16:30:40::SCWBDomain::make[2]: Entering directory 'D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bs
TRACE::2021-05-04.16:30:40::SCWBDomain::p/ps7_cortexa9_0/libsrc/emacps_v3_11/src'

TRACE::2021-05-04.16:30:40::SCWBDomain::"Compiling emacps"

TRACE::2021-05-04.16:30:41::SCWBDomain::make[2]: Leaving directory 'D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp
TRACE::2021-05-04.16:30:41::SCWBDomain::/ps7_cortexa9_0/libsrc/emacps_v3_11/src'

TRACE::2021-05-04.16:30:41::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/gpiops_v3_7/src"

TRACE::2021-05-04.16:30:41::SCWBDomain::make -C ps7_cortexa9_0/libsrc/gpiops_v3_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-05-04.16:30:41::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-05-04.16:30:41::SCWBDomain::files -g -Wall -Wextra"

TRACE::2021-05-04.16:30:41::SCWBDomain::make[2]: Entering directory 'D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bs
TRACE::2021-05-04.16:30:41::SCWBDomain::p/ps7_cortexa9_0/libsrc/gpiops_v3_7/src'

TRACE::2021-05-04.16:30:41::SCWBDomain::"Compiling gpiops"

TRACE::2021-05-04.16:30:41::SCWBDomain::make[2]: Leaving directory 'D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp
TRACE::2021-05-04.16:30:41::SCWBDomain::/ps7_cortexa9_0/libsrc/gpiops_v3_7/src'

TRACE::2021-05-04.16:30:41::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/qspips_v3_7/src"

TRACE::2021-05-04.16:30:41::SCWBDomain::make -C ps7_cortexa9_0/libsrc/qspips_v3_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-05-04.16:30:41::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-05-04.16:30:41::SCWBDomain::files -g -Wall -Wextra"

TRACE::2021-05-04.16:30:41::SCWBDomain::make[2]: Entering directory 'D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bs
TRACE::2021-05-04.16:30:41::SCWBDomain::p/ps7_cortexa9_0/libsrc/qspips_v3_7/src'

TRACE::2021-05-04.16:30:41::SCWBDomain::"Compiling qspips"

TRACE::2021-05-04.16:30:42::SCWBDomain::make[2]: Leaving directory 'D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp
TRACE::2021-05-04.16:30:42::SCWBDomain::/ps7_cortexa9_0/libsrc/qspips_v3_7/src'

TRACE::2021-05-04.16:30:42::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/scugic_v4_2/src"

TRACE::2021-05-04.16:30:42::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scugic_v4_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-05-04.16:30:42::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-05-04.16:30:42::SCWBDomain::files -g -Wall -Wextra"

TRACE::2021-05-04.16:30:42::SCWBDomain::make[2]: Entering directory 'D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bs
TRACE::2021-05-04.16:30:42::SCWBDomain::p/ps7_cortexa9_0/libsrc/scugic_v4_2/src'

TRACE::2021-05-04.16:30:42::SCWBDomain::"Compiling scugic"

TRACE::2021-05-04.16:30:43::SCWBDomain::make[2]: Leaving directory 'D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp
TRACE::2021-05-04.16:30:43::SCWBDomain::/ps7_cortexa9_0/libsrc/scugic_v4_2/src'

TRACE::2021-05-04.16:30:43::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/scutimer_v2_2/src"

TRACE::2021-05-04.16:30:43::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scutimer_v2_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2021-05-04.16:30:43::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2021-05-04.16:30:43::SCWBDomain::rtfiles -g -Wall -Wextra"

TRACE::2021-05-04.16:30:43::SCWBDomain::make[2]: Entering directory 'D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bs
TRACE::2021-05-04.16:30:43::SCWBDomain::p/ps7_cortexa9_0/libsrc/scutimer_v2_2/src'

TRACE::2021-05-04.16:30:43::SCWBDomain::"Compiling scutimer"

TRACE::2021-05-04.16:30:43::SCWBDomain::make[2]: Leaving directory 'D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp
TRACE::2021-05-04.16:30:43::SCWBDomain::/ps7_cortexa9_0/libsrc/scutimer_v2_2/src'

TRACE::2021-05-04.16:30:43::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/scuwdt_v2_2/src"

TRACE::2021-05-04.16:30:43::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-05-04.16:30:43::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-05-04.16:30:43::SCWBDomain::files -g -Wall -Wextra"

TRACE::2021-05-04.16:30:43::SCWBDomain::make[2]: Entering directory 'D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bs
TRACE::2021-05-04.16:30:43::SCWBDomain::p/ps7_cortexa9_0/libsrc/scuwdt_v2_2/src'

TRACE::2021-05-04.16:30:43::SCWBDomain::"Compiling scuwdt"

TRACE::2021-05-04.16:30:43::SCWBDomain::make[2]: Leaving directory 'D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp
TRACE::2021-05-04.16:30:43::SCWBDomain::/ps7_cortexa9_0/libsrc/scuwdt_v2_2/src'

TRACE::2021-05-04.16:30:43::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/sdps_v3_9/src"

TRACE::2021-05-04.16:30:43::SCWBDomain::make -C ps7_cortexa9_0/libsrc/sdps_v3_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARC
TRACE::2021-05-04.16:30:43::SCWBDomain::HIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfi
TRACE::2021-05-04.16:30:43::SCWBDomain::les -g -Wall -Wextra"

TRACE::2021-05-04.16:30:43::SCWBDomain::make[2]: Entering directory 'D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bs
TRACE::2021-05-04.16:30:43::SCWBDomain::p/ps7_cortexa9_0/libsrc/sdps_v3_9/src'

TRACE::2021-05-04.16:30:43::SCWBDomain::"Compiling sdps"

TRACE::2021-05-04.16:30:44::SCWBDomain::make[2]: Leaving directory 'D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp
TRACE::2021-05-04.16:30:44::SCWBDomain::/ps7_cortexa9_0/libsrc/sdps_v3_9/src'

TRACE::2021-05-04.16:30:44::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/standalone_v7_2/src"

TRACE::2021-05-04.16:30:44::SCWBDomain::make -C ps7_cortexa9_0/libsrc/standalone_v7_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2021-05-04.16:30:44::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2021-05-04.16:30:44::SCWBDomain::tartfiles -g -Wall -Wextra"

TRACE::2021-05-04.16:30:44::SCWBDomain::make[2]: Entering directory 'D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bs
TRACE::2021-05-04.16:30:44::SCWBDomain::p/ps7_cortexa9_0/libsrc/standalone_v7_2/src'

TRACE::2021-05-04.16:30:44::SCWBDomain::"Compiling standalone"

TRACE::2021-05-04.16:30:46::SCWBDomain::make[3]: Entering directory 'D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bs
TRACE::2021-05-04.16:30:46::SCWBDomain::p/ps7_cortexa9_0/libsrc/standalone_v7_2/src/profile'

TRACE::2021-05-04.16:30:46::SCWBDomain::make[3]: Leaving directory 'D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp
TRACE::2021-05-04.16:30:46::SCWBDomain::/ps7_cortexa9_0/libsrc/standalone_v7_2/src/profile'

TRACE::2021-05-04.16:30:46::SCWBDomain::make[2]: Leaving directory 'D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp
TRACE::2021-05-04.16:30:46::SCWBDomain::/ps7_cortexa9_0/libsrc/standalone_v7_2/src'

TRACE::2021-05-04.16:30:46::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/uartps_v3_9/src"

TRACE::2021-05-04.16:30:46::SCWBDomain::make -C ps7_cortexa9_0/libsrc/uartps_v3_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-05-04.16:30:46::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-05-04.16:30:46::SCWBDomain::files -g -Wall -Wextra"

TRACE::2021-05-04.16:30:46::SCWBDomain::make[2]: Entering directory 'D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bs
TRACE::2021-05-04.16:30:46::SCWBDomain::p/ps7_cortexa9_0/libsrc/uartps_v3_9/src'

TRACE::2021-05-04.16:30:47::SCWBDomain::"Compiling uartps"

TRACE::2021-05-04.16:30:47::SCWBDomain::make[2]: Leaving directory 'D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp
TRACE::2021-05-04.16:30:47::SCWBDomain::/ps7_cortexa9_0/libsrc/uartps_v3_9/src'

TRACE::2021-05-04.16:30:47::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/usbps_v2_5/src"

TRACE::2021-05-04.16:30:47::SCWBDomain::make -C ps7_cortexa9_0/libsrc/usbps_v2_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2021-05-04.16:30:47::SCWBDomain::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2021-05-04.16:30:47::SCWBDomain::iles -g -Wall -Wextra"

TRACE::2021-05-04.16:30:47::SCWBDomain::make[2]: Entering directory 'D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bs
TRACE::2021-05-04.16:30:47::SCWBDomain::p/ps7_cortexa9_0/libsrc/usbps_v2_5/src'

TRACE::2021-05-04.16:30:47::SCWBDomain::"Compiling usbps"

TRACE::2021-05-04.16:30:48::SCWBDomain::make[2]: Leaving directory 'D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp
TRACE::2021-05-04.16:30:48::SCWBDomain::/ps7_cortexa9_0/libsrc/usbps_v2_5/src'

TRACE::2021-05-04.16:30:48::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/xadcps_v2_4/src"

TRACE::2021-05-04.16:30:48::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xadcps_v2_4/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-05-04.16:30:48::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-05-04.16:30:48::SCWBDomain::files -g -Wall -Wextra"

TRACE::2021-05-04.16:30:48::SCWBDomain::make[2]: Entering directory 'D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bs
TRACE::2021-05-04.16:30:48::SCWBDomain::p/ps7_cortexa9_0/libsrc/xadcps_v2_4/src'

TRACE::2021-05-04.16:30:48::SCWBDomain::"Compiling xadcps"

TRACE::2021-05-04.16:30:49::SCWBDomain::make[2]: Leaving directory 'D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp
TRACE::2021-05-04.16:30:49::SCWBDomain::/ps7_cortexa9_0/libsrc/xadcps_v2_4/src'

TRACE::2021-05-04.16:30:49::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/xilffs_v4_3/src"

TRACE::2021-05-04.16:30:49::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilffs_v4_3/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-05-04.16:30:49::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-05-04.16:30:49::SCWBDomain::files -g -Wall -Wextra"

TRACE::2021-05-04.16:30:49::SCWBDomain::make[2]: Entering directory 'D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bs
TRACE::2021-05-04.16:30:49::SCWBDomain::p/ps7_cortexa9_0/libsrc/xilffs_v4_3/src'

TRACE::2021-05-04.16:30:49::SCWBDomain::"Compiling XilFFs Library"

TRACE::2021-05-04.16:30:49::SCWBDomain::make[2]: Leaving directory 'D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp
TRACE::2021-05-04.16:30:49::SCWBDomain::/ps7_cortexa9_0/libsrc/xilffs_v4_3/src'

TRACE::2021-05-04.16:30:49::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/xilrsa_v1_6/src"

TRACE::2021-05-04.16:30:49::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilrsa_v1_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-05-04.16:30:49::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-05-04.16:30:49::SCWBDomain::files -g -Wall -Wextra"

TRACE::2021-05-04.16:30:49::SCWBDomain::make[2]: Entering directory 'D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bs
TRACE::2021-05-04.16:30:49::SCWBDomain::p/ps7_cortexa9_0/libsrc/xilrsa_v1_6/src'

TRACE::2021-05-04.16:30:49::SCWBDomain::make[2]: Leaving directory 'D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp
TRACE::2021-05-04.16:30:49::SCWBDomain::/ps7_cortexa9_0/libsrc/xilrsa_v1_6/src'

TRACE::2021-05-04.16:30:49::SCWBDomain::'Finished building libraries'

TRACE::2021-05-04.16:30:49::SCWBDomain::make[1]: Leaving directory 'D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp
TRACE::2021-05-04.16:30:49::SCWBDomain::'

TRACE::2021-05-04.16:30:49::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c sd.c -o sd.o -Izynq_fsbl_bsp/ps7_cort
TRACE::2021-05-04.16:30:49::SCWBDomain::exa9_0/include -I.

TRACE::2021-05-04.16:30:50::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c nand.c -o nand.o -Izynq_fsbl_bsp/ps7_
TRACE::2021-05-04.16:30:50::SCWBDomain::cortexa9_0/include -I.

TRACE::2021-05-04.16:30:50::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c image_mover.c -o image_mover.o -Izynq
TRACE::2021-05-04.16:30:50::SCWBDomain::_fsbl_bsp/ps7_cortexa9_0/include -I.

TRACE::2021-05-04.16:30:50::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c md5.c -o md5.o -Izynq_fsbl_bsp/ps7_co
TRACE::2021-05-04.16:30:50::SCWBDomain::rtexa9_0/include -I.

TRACE::2021-05-04.16:30:50::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c fsbl_hooks.c -o fsbl_hooks.o -Izynq_f
TRACE::2021-05-04.16:30:50::SCWBDomain::sbl_bsp/ps7_cortexa9_0/include -I.

TRACE::2021-05-04.16:30:50::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c main.c -o main.o -Izynq_fsbl_bsp/ps7_
TRACE::2021-05-04.16:30:50::SCWBDomain::cortexa9_0/include -I.

TRACE::2021-05-04.16:30:50::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c rsa.c -o rsa.o -Izynq_fsbl_bsp/ps7_co
TRACE::2021-05-04.16:30:50::SCWBDomain::rtexa9_0/include -I.

TRACE::2021-05-04.16:30:50::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c nor.c -o nor.o -Izynq_fsbl_bsp/ps7_co
TRACE::2021-05-04.16:30:50::SCWBDomain::rtexa9_0/include -I.

TRACE::2021-05-04.16:30:50::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c qspi.c -o qspi.o -Izynq_fsbl_bsp/ps7_
TRACE::2021-05-04.16:30:50::SCWBDomain::cortexa9_0/include -I.

TRACE::2021-05-04.16:30:50::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c ps7_init.c -o ps7_init.o -Izynq_fsbl_
TRACE::2021-05-04.16:30:50::SCWBDomain::bsp/ps7_cortexa9_0/include -I.

TRACE::2021-05-04.16:30:50::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c pcap.c -o pcap.o -Izynq_fsbl_bsp/ps7_
TRACE::2021-05-04.16:30:50::SCWBDomain::cortexa9_0/include -I.

TRACE::2021-05-04.16:30:50::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c fsbl_handoff.S -o fsbl_handoff.o -Izy
TRACE::2021-05-04.16:30:50::SCWBDomain::nq_fsbl_bsp/ps7_cortexa9_0/include -I.

TRACE::2021-05-04.16:30:50::SCWBDomain::arm-none-eabi-gcc -o executable.elf  sd.o  nand.o  image_mover.o  md5.o  fsbl_hooks.o  main.o  rsa.o  nor.o  qspi.o  ps7_init.o
TRACE::2021-05-04.16:30:50::SCWBDomain::  pcap.o  fsbl_handoff.o -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=
TRACE::2021-05-04.16:30:50::SCWBDomain::hard -Wl,-build-id=none -specs=Xilinx.spec  -lrsa -Wl,--start-group,-lxil,-lgcc,-lc,--end-group -Wl,--start-group,-lxilffs,-lxi
TRACE::2021-05-04.16:30:50::SCWBDomain::l,-lgcc,-lc,--end-group -Wl,--start-group,-lrsa,-lxil,-lgcc,-lc,--end-group                                    -Wl,--gc-section
TRACE::2021-05-04.16:30:50::SCWBDomain::s -Lzynq_fsbl_bsp/ps7_cortexa9_0/lib -L./ -Tlscript.ld

LOG::2021-05-04.16:30:51::SCWSystem::Checking the domain standalone_domain
LOG::2021-05-04.16:30:51::SCWSystem::Not a boot domain 
LOG::2021-05-04.16:30:51::SCWSystem::Started Processing the domain standalone_domain
TRACE::2021-05-04.16:30:51::SCWDomain::Generating domain artifcats
TRACE::2021-05-04.16:30:51::SCWMssOS::Generating standalone artifcats
TRACE::2021-05-04.16:30:51::SCWMssOS::Copying the qemu file from  D:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt To D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/export/simple_hw/sw/simple_hw/qemu/
TRACE::2021-05-04.16:30:51::SCWMssOS::Copying the qemu file from  D:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt To D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/export/simple_hw/sw/simple_hw/standalone_domain/qemu/
TRACE::2021-05-04.16:30:51::SCWMssOS:: Copying the user libraries. 
TRACE::2021-05-04.16:30:51::SCWPlatform::Trying to open the hw design at D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.16:30:51::SCWPlatform::DSA given D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.16:30:51::SCWPlatform::DSA absoulate path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.16:30:51::SCWPlatform::DSA directory D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw
TRACE::2021-05-04.16:30:51::SCWPlatform:: Platform Path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.16:30:51::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-05-04.16:30:51::SCWPlatform::Trying to set the existing hwdb with name top_simple_16
TRACE::2021-05-04.16:30:51::SCWPlatform::Opened existing hwdb top_simple_16
TRACE::2021-05-04.16:30:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-04.16:30:51::SCWMssOS::Checking the sw design at  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-04.16:30:51::SCWMssOS::DEBUG:  swdes dump  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-05-04.16:30:51::SCWMssOS::Sw design exists and opened at  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-04.16:30:51::SCWMssOS::Completed writing the mss file at D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2021-05-04.16:30:51::SCWMssOS::Mss edits present, copying mssfile into export location D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-04.16:30:51::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2021-05-04.16:30:51::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2021-05-04.16:30:51::SCWDomain::Building the domain as part of full build :  standalone_domain
TRACE::2021-05-04.16:30:51::SCWMssOS::doing bsp build ... 
TRACE::2021-05-04.16:30:51::SCWMssOS::System Command Ran  D: & cd  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp & make 
TRACE::2021-05-04.16:30:51::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/axidma_v9_11/src"

TRACE::2021-05-04.16:30:51::SCWMssOS::make -C ps7_cortexa9_0/libsrc/axidma_v9_11/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2021-05-04.16:30:51::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2021-05-04.16:30:51::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2021-05-04.16:30:51::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src"

TRACE::2021-05-04.16:30:51::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2021-05-04.16:30:51::SCWMssOS::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2021-05-04.16:30:51::SCWMssOS::ard -nostartfiles -g -Wall -Wextra"

TRACE::2021-05-04.16:30:51::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src"

TRACE::2021-05-04.16:30:51::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2021-05-04.16:30:51::SCWMssOS::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2021-05-04.16:30:51::SCWMssOS:: -nostartfiles -g -Wall -Wextra"

TRACE::2021-05-04.16:30:51::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_1/src"

TRACE::2021-05-04.16:30:51::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2021-05-04.16:30:51::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2021-05-04.16:30:51::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2021-05-04.16:30:51::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_6/src"

TRACE::2021-05-04.16:30:51::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-05-04.16:30:51::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-05-04.16:30:51::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2021-05-04.16:30:51::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_6/src"

TRACE::2021-05-04.16:30:51::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2021-05-04.16:30:51::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2021-05-04.16:30:51::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2021-05-04.16:30:51::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/emacps_v3_11/src"

TRACE::2021-05-04.16:30:51::SCWMssOS::make -C ps7_cortexa9_0/libsrc/emacps_v3_11/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2021-05-04.16:30:51::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2021-05-04.16:30:51::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2021-05-04.16:30:51::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/gpiops_v3_7/src"

TRACE::2021-05-04.16:30:51::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpiops_v3_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-05-04.16:30:51::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-05-04.16:30:51::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2021-05-04.16:30:51::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/qspips_v3_7/src"

TRACE::2021-05-04.16:30:51::SCWMssOS::make -C ps7_cortexa9_0/libsrc/qspips_v3_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-05-04.16:30:51::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-05-04.16:30:51::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2021-05-04.16:30:51::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scugic_v4_2/src"

TRACE::2021-05-04.16:30:51::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v4_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-05-04.16:30:51::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-05-04.16:30:51::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2021-05-04.16:30:51::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_2/src"

TRACE::2021-05-04.16:30:51::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2021-05-04.16:30:51::SCWMssOS::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2021-05-04.16:30:51::SCWMssOS::startfiles -g -Wall -Wextra"

TRACE::2021-05-04.16:30:51::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_2/src"

TRACE::2021-05-04.16:30:51::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-05-04.16:30:51::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-05-04.16:30:51::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2021-05-04.16:30:51::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/sdps_v3_9/src"

TRACE::2021-05-04.16:30:51::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v3_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2021-05-04.16:30:51::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2021-05-04.16:30:51::SCWMssOS::tfiles -g -Wall -Wextra"

TRACE::2021-05-04.16:30:51::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/standalone_v7_2/src"

TRACE::2021-05-04.16:30:51::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v7_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2021-05-04.16:30:51::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2021-05-04.16:30:51::SCWMssOS::nostartfiles -g -Wall -Wextra"

TRACE::2021-05-04.16:30:51::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_9/src"

TRACE::2021-05-04.16:30:51::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-05-04.16:30:51::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-05-04.16:30:51::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2021-05-04.16:30:51::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/usbps_v2_5/src"

TRACE::2021-05-04.16:30:51::SCWMssOS::make -C ps7_cortexa9_0/libsrc/usbps_v2_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2021-05-04.16:30:51::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2021-05-04.16:30:51::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2021-05-04.16:30:51::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_4/src"

TRACE::2021-05-04.16:30:51::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_4/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-05-04.16:30:51::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-05-04.16:30:51::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2021-05-04.16:30:51::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/xilffs_v4_3/src"

TRACE::2021-05-04.16:30:51::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xilffs_v4_3/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-05-04.16:30:51::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-05-04.16:30:51::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2021-05-04.16:30:52::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/axidma_v9_11/src"

TRACE::2021-05-04.16:30:52::SCWMssOS::make -C ps7_cortexa9_0/libsrc/axidma_v9_11/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2021-05-04.16:30:52::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2021-05-04.16:30:52::SCWMssOS::tfiles -g -Wall -Wextra"

TRACE::2021-05-04.16:30:52::SCWMssOS::"Compiling axidma"

TRACE::2021-05-04.16:30:52::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src"

TRACE::2021-05-04.16:30:52::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2021-05-04.16:30:52::SCWMssOS::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2021-05-04.16:30:52::SCWMssOS:: -nostartfiles -g -Wall -Wextra"

TRACE::2021-05-04.16:30:52::SCWMssOS::"Compiling coresightps_dcc"

TRACE::2021-05-04.16:30:52::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src"

TRACE::2021-05-04.16:30:52::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2021-05-04.16:30:52::SCWMssOS::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2021-05-04.16:30:52::SCWMssOS::ostartfiles -g -Wall -Wextra"

TRACE::2021-05-04.16:30:52::SCWMssOS::"Compiling cpu_cortexa9"

TRACE::2021-05-04.16:30:52::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/ddrps_v1_1/src"

TRACE::2021-05-04.16:30:52::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2021-05-04.16:30:52::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2021-05-04.16:30:52::SCWMssOS::iles -g -Wall -Wextra"

TRACE::2021-05-04.16:30:52::SCWMssOS::"Compiling ddrps"

TRACE::2021-05-04.16:30:52::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/devcfg_v3_6/src"

TRACE::2021-05-04.16:30:52::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-05-04.16:30:52::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-05-04.16:30:52::SCWMssOS::files -g -Wall -Wextra"

TRACE::2021-05-04.16:30:52::SCWMssOS::"Compiling devcfg"

TRACE::2021-05-04.16:30:53::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/dmaps_v2_6/src"

TRACE::2021-05-04.16:30:53::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2021-05-04.16:30:53::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2021-05-04.16:30:53::SCWMssOS::iles -g -Wall -Wextra"

TRACE::2021-05-04.16:30:53::SCWMssOS::"Compiling dmaps"

TRACE::2021-05-04.16:30:53::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/emacps_v3_11/src"

TRACE::2021-05-04.16:30:53::SCWMssOS::make -C ps7_cortexa9_0/libsrc/emacps_v3_11/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2021-05-04.16:30:53::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2021-05-04.16:30:53::SCWMssOS::tfiles -g -Wall -Wextra"

TRACE::2021-05-04.16:30:53::SCWMssOS::"Compiling emacps"

TRACE::2021-05-04.16:30:54::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/gpiops_v3_7/src"

TRACE::2021-05-04.16:30:54::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpiops_v3_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-05-04.16:30:54::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-05-04.16:30:54::SCWMssOS::files -g -Wall -Wextra"

TRACE::2021-05-04.16:30:54::SCWMssOS::"Compiling gpiops"

TRACE::2021-05-04.16:30:55::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/qspips_v3_7/src"

TRACE::2021-05-04.16:30:55::SCWMssOS::make -C ps7_cortexa9_0/libsrc/qspips_v3_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-05-04.16:30:55::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-05-04.16:30:55::SCWMssOS::files -g -Wall -Wextra"

TRACE::2021-05-04.16:30:55::SCWMssOS::"Compiling qspips"

TRACE::2021-05-04.16:30:55::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scugic_v4_2/src"

TRACE::2021-05-04.16:30:55::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v4_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-05-04.16:30:55::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-05-04.16:30:55::SCWMssOS::files -g -Wall -Wextra"

TRACE::2021-05-04.16:30:55::SCWMssOS::"Compiling scugic"

TRACE::2021-05-04.16:30:56::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scutimer_v2_2/src"

TRACE::2021-05-04.16:30:56::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2021-05-04.16:30:56::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2021-05-04.16:30:56::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2021-05-04.16:30:56::SCWMssOS::"Compiling scutimer"

TRACE::2021-05-04.16:30:56::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scuwdt_v2_2/src"

TRACE::2021-05-04.16:30:56::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-05-04.16:30:56::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-05-04.16:30:56::SCWMssOS::files -g -Wall -Wextra"

TRACE::2021-05-04.16:30:56::SCWMssOS::"Compiling scuwdt"

TRACE::2021-05-04.16:30:57::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/sdps_v3_9/src"

TRACE::2021-05-04.16:30:57::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v3_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARC
TRACE::2021-05-04.16:30:57::SCWMssOS::HIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfi
TRACE::2021-05-04.16:30:57::SCWMssOS::les -g -Wall -Wextra"

TRACE::2021-05-04.16:30:57::SCWMssOS::"Compiling sdps"

TRACE::2021-05-04.16:30:58::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/standalone_v7_2/src"

TRACE::2021-05-04.16:30:58::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v7_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2021-05-04.16:30:58::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2021-05-04.16:30:58::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2021-05-04.16:30:58::SCWMssOS::"Compiling standalone"

TRACE::2021-05-04.16:31:00::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/uartps_v3_9/src"

TRACE::2021-05-04.16:31:00::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-05-04.16:31:00::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-05-04.16:31:00::SCWMssOS::files -g -Wall -Wextra"

TRACE::2021-05-04.16:31:00::SCWMssOS::"Compiling uartps"

TRACE::2021-05-04.16:31:01::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/usbps_v2_5/src"

TRACE::2021-05-04.16:31:01::SCWMssOS::make -C ps7_cortexa9_0/libsrc/usbps_v2_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2021-05-04.16:31:01::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2021-05-04.16:31:01::SCWMssOS::iles -g -Wall -Wextra"

TRACE::2021-05-04.16:31:01::SCWMssOS::"Compiling usbps"

TRACE::2021-05-04.16:31:01::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/xadcps_v2_4/src"

TRACE::2021-05-04.16:31:01::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_4/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-05-04.16:31:01::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-05-04.16:31:01::SCWMssOS::files -g -Wall -Wextra"

TRACE::2021-05-04.16:31:01::SCWMssOS::"Compiling xadcps"

TRACE::2021-05-04.16:31:02::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/xilffs_v4_3/src"

TRACE::2021-05-04.16:31:02::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xilffs_v4_3/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-05-04.16:31:02::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-05-04.16:31:02::SCWMssOS::files -g -Wall -Wextra"

TRACE::2021-05-04.16:31:02::SCWMssOS::"Compiling XilFFs Library"

TRACE::2021-05-04.16:31:03::SCWMssOS::'Finished building libraries'

TRACE::2021-05-04.16:31:03::SCWMssOS::Copying to export directory.
TRACE::2021-05-04.16:31:03::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2021-05-04.16:31:03::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2021-05-04.16:31:03::SCWSystem::Completed Processing the domain standalone_domain
LOG::2021-05-04.16:31:03::SCWSystem::Completed Processing the sysconfig simple_hw
LOG::2021-05-04.16:31:03::SCWPlatform::Completed generating the artifacts for system configuration simple_hw
TRACE::2021-05-04.16:31:03::SCWPlatform::Started preparing the platform 
TRACE::2021-05-04.16:31:03::SCWSystem::Writing the bif file for system config simple_hw
TRACE::2021-05-04.16:31:03::SCWSystem::dir created 
TRACE::2021-05-04.16:31:03::SCWSystem::Writing the bif 
TRACE::2021-05-04.16:31:03::SCWPlatform::Started writing the spfm file 
TRACE::2021-05-04.16:31:03::SCWPlatform::Started writing the xpfm file 
TRACE::2021-05-04.16:31:03::SCWPlatform::Completed generating the platform
TRACE::2021-05-04.16:31:03::SCWMssOS::Saving the mss changes D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-04.16:31:03::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-05-04.16:31:03::SCWMssOS::Completed writemss as part of save.
TRACE::2021-05-04.16:31:03::SCWMssOS::Commit changes completed.
TRACE::2021-05-04.16:31:03::SCWMssOS::Saving the mss changes D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-04.16:31:03::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-05-04.16:31:03::SCWMssOS::Completed writemss as part of save.
TRACE::2021-05-04.16:31:03::SCWMssOS::Commit changes completed.
TRACE::2021-05-04.16:31:03::SCWPlatform::Trying to open the hw design at D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.16:31:03::SCWPlatform::DSA given D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.16:31:03::SCWPlatform::DSA absoulate path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.16:31:03::SCWPlatform::DSA directory D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw
TRACE::2021-05-04.16:31:03::SCWPlatform:: Platform Path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.16:31:03::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-05-04.16:31:03::SCWPlatform::Trying to set the existing hwdb with name top_simple_16
TRACE::2021-05-04.16:31:03::SCWPlatform::Opened existing hwdb top_simple_16
TRACE::2021-05-04.16:31:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-04.16:31:03::SCWMssOS::Checking the sw design at  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-04.16:31:03::SCWMssOS::DEBUG:  swdes dump  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-05-04.16:31:03::SCWMssOS::Sw design exists and opened at  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-04.16:31:03::SCWPlatform::Trying to open the hw design at D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.16:31:03::SCWPlatform::DSA given D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.16:31:03::SCWPlatform::DSA absoulate path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.16:31:03::SCWPlatform::DSA directory D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw
TRACE::2021-05-04.16:31:03::SCWPlatform:: Platform Path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.16:31:03::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-05-04.16:31:03::SCWPlatform::Trying to set the existing hwdb with name top_simple_16
TRACE::2021-05-04.16:31:03::SCWPlatform::Opened existing hwdb top_simple_16
TRACE::2021-05-04.16:31:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-04.16:31:03::SCWMssOS::Checking the sw design at  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-04.16:31:03::SCWMssOS::DEBUG:  swdes dump  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-05-04.16:31:03::SCWMssOS::Sw design exists and opened at  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-04.16:31:03::SCWWriter::formatted JSON is {
	"platformName":	"simple_hw",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"simple_hw",
	"platHandOff":	"D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/top_simple.xsa",
	"platIntHandOff":	"<platformDir>/hw/top_simple.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"simple_hw",
	"systems":	[{
			"systemName":	"simple_hw",
			"systemDesc":	"simple_hw",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"simple_hw",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"3c0a30bf8dd8567f6f4993dd134ea95a",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"D:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"D:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"ba9b700ab38403a5570b4c2dd9dc39e7",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2021-05-04.16:31:03::SCWPlatform::updated the xpfm file.
TRACE::2021-05-04.16:31:03::SCWPlatform::Trying to open the hw design at D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.16:31:03::SCWPlatform::DSA given D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.16:31:03::SCWPlatform::DSA absoulate path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.16:31:03::SCWPlatform::DSA directory D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw
TRACE::2021-05-04.16:31:03::SCWPlatform:: Platform Path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.16:31:03::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-05-04.16:31:03::SCWPlatform::Trying to set the existing hwdb with name top_simple_16
TRACE::2021-05-04.16:31:03::SCWPlatform::Opened existing hwdb top_simple_16
TRACE::2021-05-04.16:31:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-04.16:31:03::SCWMssOS::Checking the sw design at  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-04.16:31:03::SCWMssOS::DEBUG:  swdes dump  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-05-04.16:31:03::SCWMssOS::Sw design exists and opened at  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-04.16:54:28::SCWBDomain::System Command Ran  D:&  cd  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl & make clean
TRACE::2021-05-04.16:54:28::SCWBDomain::rm -rf  sd.o  nand.o  image_mover.o  md5.o  fsbl_hooks.o  main.o  nor.o  qspi.o  rsa.o  ps7_init.o  pcap.o  fsbl_handoff.o zynq
TRACE::2021-05-04.16:54:28::SCWBDomain::_fsbl_bsp/ps7_cortexa9_0/lib/libxil.a executable.elf *.o

TRACE::2021-05-04.16:54:28::SCWBDomain::System Command Ran  D:&  cd  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp & make clean
TRACE::2021-05-04.16:54:28::SCWBDomain::make -C ps7_cortexa9_0/libsrc/axidma_v9_11/src -s clean 

TRACE::2021-05-04.16:54:28::SCWBDomain::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src -s clean 

TRACE::2021-05-04.16:54:28::SCWBDomain::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src -s clean 

TRACE::2021-05-04.16:54:28::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ddrps_v1_1/src -s clean 

TRACE::2021-05-04.16:54:28::SCWBDomain::make -C ps7_cortexa9_0/libsrc/devcfg_v3_6/src -s clean 

TRACE::2021-05-04.16:54:28::SCWBDomain::make -C ps7_cortexa9_0/libsrc/dmaps_v2_6/src -s clean 

TRACE::2021-05-04.16:54:28::SCWBDomain::make -C ps7_cortexa9_0/libsrc/emacps_v3_11/src -s clean 

TRACE::2021-05-04.16:54:28::SCWBDomain::make -C ps7_cortexa9_0/libsrc/gpiops_v3_7/src -s clean 

TRACE::2021-05-04.16:54:29::SCWBDomain::make -C ps7_cortexa9_0/libsrc/qspips_v3_7/src -s clean 

TRACE::2021-05-04.16:54:29::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scugic_v4_2/src -s clean 

TRACE::2021-05-04.16:54:29::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scutimer_v2_2/src -s clean 

TRACE::2021-05-04.16:54:29::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_2/src -s clean 

TRACE::2021-05-04.16:54:29::SCWBDomain::make -C ps7_cortexa9_0/libsrc/sdps_v3_9/src -s clean 

TRACE::2021-05-04.16:54:29::SCWBDomain::make -C ps7_cortexa9_0/libsrc/standalone_v7_2/src -s clean 

TRACE::2021-05-04.16:54:29::SCWBDomain::make -C ps7_cortexa9_0/libsrc/uartps_v3_9/src -s clean 

TRACE::2021-05-04.16:54:29::SCWBDomain::make -C ps7_cortexa9_0/libsrc/usbps_v2_5/src -s clean 

TRACE::2021-05-04.16:54:29::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xadcps_v2_4/src -s clean 

TRACE::2021-05-04.16:54:29::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilffs_v4_3/src -s clean 

TRACE::2021-05-04.16:54:29::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilrsa_v1_6/src -s clean 

TRACE::2021-05-04.16:54:29::SCWBDomain::rm -f ps7_cortexa9_0/lib/libxil.a

TRACE::2021-05-04.16:54:29::SCWMssOS::cleaning the bsp 
TRACE::2021-05-04.16:54:29::SCWMssOS::System Command Ran  D: & cd  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp & make clean 
TRACE::2021-05-04.16:54:29::SCWMssOS::make -C ps7_cortexa9_0/libsrc/axidma_v9_11/src -s clean 

TRACE::2021-05-04.16:54:29::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src -s clean 

TRACE::2021-05-04.16:54:29::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src -s clean 

TRACE::2021-05-04.16:54:29::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_1/src -s clean 

TRACE::2021-05-04.16:54:29::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_6/src -s clean 

TRACE::2021-05-04.16:54:29::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_6/src -s clean 

TRACE::2021-05-04.16:54:29::SCWMssOS::make -C ps7_cortexa9_0/libsrc/emacps_v3_11/src -s clean 

TRACE::2021-05-04.16:54:29::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpiops_v3_7/src -s clean 

TRACE::2021-05-04.16:54:29::SCWMssOS::make -C ps7_cortexa9_0/libsrc/qspips_v3_7/src -s clean 

TRACE::2021-05-04.16:54:29::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v4_2/src -s clean 

TRACE::2021-05-04.16:54:29::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_2/src -s clean 

TRACE::2021-05-04.16:54:29::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_2/src -s clean 

TRACE::2021-05-04.16:54:29::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v3_9/src -s clean 

TRACE::2021-05-04.16:54:29::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v7_2/src -s clean 

TRACE::2021-05-04.16:54:29::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_9/src -s clean 

TRACE::2021-05-04.16:54:29::SCWMssOS::make -C ps7_cortexa9_0/libsrc/usbps_v2_5/src -s clean 

TRACE::2021-05-04.16:54:29::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_4/src -s clean 

TRACE::2021-05-04.16:54:29::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xilffs_v4_3/src -s clean 

TRACE::2021-05-04.16:54:29::SCWMssOS::rm -f ps7_cortexa9_0/lib/libxil.a

LOG::2021-05-04.16:57:12::SCWPlatform::Started generating the artifacts platform simple_hw
TRACE::2021-05-04.16:57:12::SCWPlatform::Sanity checking of platform is completed
LOG::2021-05-04.16:57:12::SCWPlatform::Started generating the artifacts for system configuration simple_hw
LOG::2021-05-04.16:57:12::SCWSystem::Checking the domain zynq_fsbl
LOG::2021-05-04.16:57:12::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2021-05-04.16:57:12::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2021-05-04.16:57:12::SCWDomain::Building the domain as part of full build :  zynq_fsbl
TRACE::2021-05-04.16:57:12::SCWPlatform::Trying to open the hw design at D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.16:57:12::SCWPlatform::DSA given D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.16:57:12::SCWPlatform::DSA absoulate path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.16:57:12::SCWPlatform::DSA directory D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw
TRACE::2021-05-04.16:57:12::SCWPlatform:: Platform Path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.16:57:12::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-05-04.16:57:12::SCWPlatform::Trying to set the existing hwdb with name top_simple_16
TRACE::2021-05-04.16:57:12::SCWPlatform::Opened existing hwdb top_simple_16
TRACE::2021-05-04.16:57:12::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-04.16:57:12::SCWMssOS::Checking the sw design at  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-04.16:57:12::SCWMssOS::DEBUG:  swdes dump  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-05-04.16:57:12::SCWMssOS::Sw design exists and opened at  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-04.16:57:12::SCWBDomain::Completed writing the mss file at D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp
TRACE::2021-05-04.16:57:12::SCWBDomain::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2021-05-04.16:57:12::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2021-05-04.16:57:12::SCWBDomain::System Command Ran  D:&  cd  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl & make 
TRACE::2021-05-04.16:57:12::SCWBDomain::make -C zynq_fsbl_bsp

TRACE::2021-05-04.16:57:12::SCWBDomain::make[1]: Entering directory 'D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bs
TRACE::2021-05-04.16:57:12::SCWBDomain::p'

TRACE::2021-05-04.16:57:12::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/axidma_v9_11/src"

TRACE::2021-05-04.16:57:12::SCWBDomain::make -C ps7_cortexa9_0/libsrc/axidma_v9_11/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2021-05-04.16:57:12::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2021-05-04.16:57:12::SCWBDomain::tartfiles -g -Wall -Wextra"

TRACE::2021-05-04.16:57:12::SCWBDomain::make[2]: Entering directory 'D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bs
TRACE::2021-05-04.16:57:12::SCWBDomain::p/ps7_cortexa9_0/libsrc/axidma_v9_11/src'

TRACE::2021-05-04.16:57:12::SCWBDomain::make[2]: Leaving directory 'D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp
TRACE::2021-05-04.16:57:12::SCWBDomain::/ps7_cortexa9_0/libsrc/axidma_v9_11/src'

TRACE::2021-05-04.16:57:12::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src"

TRACE::2021-05-04.16:57:12::SCWBDomain::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2021-05-04.16:57:12::SCWBDomain::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2021-05-04.16:57:12::SCWBDomain::ard -nostartfiles -g -Wall -Wextra"

TRACE::2021-05-04.16:57:12::SCWBDomain::make[2]: Entering directory 'D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bs
TRACE::2021-05-04.16:57:12::SCWBDomain::p/ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src'

TRACE::2021-05-04.16:57:12::SCWBDomain::make[2]: Leaving directory 'D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp
TRACE::2021-05-04.16:57:12::SCWBDomain::/ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src'

TRACE::2021-05-04.16:57:12::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src"

TRACE::2021-05-04.16:57:12::SCWBDomain::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2021-05-04.16:57:12::SCWBDomain::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2021-05-04.16:57:12::SCWBDomain:: -nostartfiles -g -Wall -Wextra"

TRACE::2021-05-04.16:57:12::SCWBDomain::make[2]: Entering directory 'D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bs
TRACE::2021-05-04.16:57:12::SCWBDomain::p/ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src'

TRACE::2021-05-04.16:57:12::SCWBDomain::make[2]: Leaving directory 'D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp
TRACE::2021-05-04.16:57:12::SCWBDomain::/ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src'

TRACE::2021-05-04.16:57:12::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_1/src"

TRACE::2021-05-04.16:57:12::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ddrps_v1_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2021-05-04.16:57:12::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2021-05-04.16:57:12::SCWBDomain::rtfiles -g -Wall -Wextra"

TRACE::2021-05-04.16:57:12::SCWBDomain::make[2]: Entering directory 'D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bs
TRACE::2021-05-04.16:57:12::SCWBDomain::p/ps7_cortexa9_0/libsrc/ddrps_v1_1/src'

TRACE::2021-05-04.16:57:12::SCWBDomain::make[2]: Leaving directory 'D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp
TRACE::2021-05-04.16:57:12::SCWBDomain::/ps7_cortexa9_0/libsrc/ddrps_v1_1/src'

TRACE::2021-05-04.16:57:12::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_6/src"

TRACE::2021-05-04.16:57:12::SCWBDomain::make -C ps7_cortexa9_0/libsrc/devcfg_v3_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-05-04.16:57:12::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-05-04.16:57:12::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2021-05-04.16:57:12::SCWBDomain::make[2]: Entering directory 'D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bs
TRACE::2021-05-04.16:57:12::SCWBDomain::p/ps7_cortexa9_0/libsrc/devcfg_v3_6/src'

TRACE::2021-05-04.16:57:12::SCWBDomain::make[2]: Leaving directory 'D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp
TRACE::2021-05-04.16:57:12::SCWBDomain::/ps7_cortexa9_0/libsrc/devcfg_v3_6/src'

TRACE::2021-05-04.16:57:12::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_6/src"

TRACE::2021-05-04.16:57:12::SCWBDomain::make -C ps7_cortexa9_0/libsrc/dmaps_v2_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2021-05-04.16:57:12::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2021-05-04.16:57:12::SCWBDomain::rtfiles -g -Wall -Wextra"

TRACE::2021-05-04.16:57:12::SCWBDomain::make[2]: Entering directory 'D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bs
TRACE::2021-05-04.16:57:12::SCWBDomain::p/ps7_cortexa9_0/libsrc/dmaps_v2_6/src'

TRACE::2021-05-04.16:57:12::SCWBDomain::make[2]: Leaving directory 'D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp
TRACE::2021-05-04.16:57:12::SCWBDomain::/ps7_cortexa9_0/libsrc/dmaps_v2_6/src'

TRACE::2021-05-04.16:57:12::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/emacps_v3_11/src"

TRACE::2021-05-04.16:57:12::SCWBDomain::make -C ps7_cortexa9_0/libsrc/emacps_v3_11/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2021-05-04.16:57:12::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2021-05-04.16:57:12::SCWBDomain::tartfiles -g -Wall -Wextra"

TRACE::2021-05-04.16:57:12::SCWBDomain::make[2]: Entering directory 'D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bs
TRACE::2021-05-04.16:57:12::SCWBDomain::p/ps7_cortexa9_0/libsrc/emacps_v3_11/src'

TRACE::2021-05-04.16:57:12::SCWBDomain::make[2]: Leaving directory 'D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp
TRACE::2021-05-04.16:57:12::SCWBDomain::/ps7_cortexa9_0/libsrc/emacps_v3_11/src'

TRACE::2021-05-04.16:57:12::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/gpiops_v3_7/src"

TRACE::2021-05-04.16:57:12::SCWBDomain::make -C ps7_cortexa9_0/libsrc/gpiops_v3_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-05-04.16:57:12::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-05-04.16:57:12::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2021-05-04.16:57:12::SCWBDomain::make[2]: Entering directory 'D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bs
TRACE::2021-05-04.16:57:12::SCWBDomain::p/ps7_cortexa9_0/libsrc/gpiops_v3_7/src'

TRACE::2021-05-04.16:57:12::SCWBDomain::make[2]: Leaving directory 'D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp
TRACE::2021-05-04.16:57:12::SCWBDomain::/ps7_cortexa9_0/libsrc/gpiops_v3_7/src'

TRACE::2021-05-04.16:57:12::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/qspips_v3_7/src"

TRACE::2021-05-04.16:57:12::SCWBDomain::make -C ps7_cortexa9_0/libsrc/qspips_v3_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-05-04.16:57:12::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-05-04.16:57:12::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2021-05-04.16:57:12::SCWBDomain::make[2]: Entering directory 'D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bs
TRACE::2021-05-04.16:57:12::SCWBDomain::p/ps7_cortexa9_0/libsrc/qspips_v3_7/src'

TRACE::2021-05-04.16:57:12::SCWBDomain::make[2]: Leaving directory 'D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp
TRACE::2021-05-04.16:57:12::SCWBDomain::/ps7_cortexa9_0/libsrc/qspips_v3_7/src'

TRACE::2021-05-04.16:57:12::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scugic_v4_2/src"

TRACE::2021-05-04.16:57:12::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scugic_v4_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-05-04.16:57:12::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-05-04.16:57:12::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2021-05-04.16:57:12::SCWBDomain::make[2]: Entering directory 'D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bs
TRACE::2021-05-04.16:57:12::SCWBDomain::p/ps7_cortexa9_0/libsrc/scugic_v4_2/src'

TRACE::2021-05-04.16:57:12::SCWBDomain::make[2]: Leaving directory 'D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp
TRACE::2021-05-04.16:57:12::SCWBDomain::/ps7_cortexa9_0/libsrc/scugic_v4_2/src'

TRACE::2021-05-04.16:57:12::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_2/src"

TRACE::2021-05-04.16:57:12::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scutimer_v2_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2021-05-04.16:57:12::SCWBDomain::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2021-05-04.16:57:12::SCWBDomain::startfiles -g -Wall -Wextra"

TRACE::2021-05-04.16:57:12::SCWBDomain::make[2]: Entering directory 'D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bs
TRACE::2021-05-04.16:57:12::SCWBDomain::p/ps7_cortexa9_0/libsrc/scutimer_v2_2/src'

TRACE::2021-05-04.16:57:12::SCWBDomain::make[2]: Leaving directory 'D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp
TRACE::2021-05-04.16:57:12::SCWBDomain::/ps7_cortexa9_0/libsrc/scutimer_v2_2/src'

TRACE::2021-05-04.16:57:12::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_2/src"

TRACE::2021-05-04.16:57:12::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-05-04.16:57:12::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-05-04.16:57:12::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2021-05-04.16:57:12::SCWBDomain::make[2]: Entering directory 'D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bs
TRACE::2021-05-04.16:57:12::SCWBDomain::p/ps7_cortexa9_0/libsrc/scuwdt_v2_2/src'

TRACE::2021-05-04.16:57:12::SCWBDomain::make[2]: Leaving directory 'D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp
TRACE::2021-05-04.16:57:12::SCWBDomain::/ps7_cortexa9_0/libsrc/scuwdt_v2_2/src'

TRACE::2021-05-04.16:57:12::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/sdps_v3_9/src"

TRACE::2021-05-04.16:57:12::SCWBDomain::make -C ps7_cortexa9_0/libsrc/sdps_v3_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2021-05-04.16:57:12::SCWBDomain::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2021-05-04.16:57:12::SCWBDomain::tfiles -g -Wall -Wextra"

TRACE::2021-05-04.16:57:12::SCWBDomain::make[2]: Entering directory 'D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bs
TRACE::2021-05-04.16:57:12::SCWBDomain::p/ps7_cortexa9_0/libsrc/sdps_v3_9/src'

TRACE::2021-05-04.16:57:12::SCWBDomain::make[2]: Leaving directory 'D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp
TRACE::2021-05-04.16:57:12::SCWBDomain::/ps7_cortexa9_0/libsrc/sdps_v3_9/src'

TRACE::2021-05-04.16:57:12::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/standalone_v7_2/src"

TRACE::2021-05-04.16:57:12::SCWBDomain::make -C ps7_cortexa9_0/libsrc/standalone_v7_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2021-05-04.16:57:12::SCWBDomain::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2021-05-04.16:57:12::SCWBDomain::nostartfiles -g -Wall -Wextra"

TRACE::2021-05-04.16:57:12::SCWBDomain::make[2]: Entering directory 'D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bs
TRACE::2021-05-04.16:57:12::SCWBDomain::p/ps7_cortexa9_0/libsrc/standalone_v7_2/src'

TRACE::2021-05-04.16:57:13::SCWBDomain::make[3]: Entering directory 'D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bs
TRACE::2021-05-04.16:57:13::SCWBDomain::p/ps7_cortexa9_0/libsrc/standalone_v7_2/src/profile'

TRACE::2021-05-04.16:57:13::SCWBDomain::make[3]: Leaving directory 'D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp
TRACE::2021-05-04.16:57:13::SCWBDomain::/ps7_cortexa9_0/libsrc/standalone_v7_2/src/profile'

TRACE::2021-05-04.16:57:13::SCWBDomain::make[2]: Leaving directory 'D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp
TRACE::2021-05-04.16:57:13::SCWBDomain::/ps7_cortexa9_0/libsrc/standalone_v7_2/src'

TRACE::2021-05-04.16:57:13::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_9/src"

TRACE::2021-05-04.16:57:13::SCWBDomain::make -C ps7_cortexa9_0/libsrc/uartps_v3_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-05-04.16:57:13::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-05-04.16:57:13::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2021-05-04.16:57:13::SCWBDomain::make[2]: Entering directory 'D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bs
TRACE::2021-05-04.16:57:13::SCWBDomain::p/ps7_cortexa9_0/libsrc/uartps_v3_9/src'

TRACE::2021-05-04.16:57:13::SCWBDomain::make[2]: Leaving directory 'D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp
TRACE::2021-05-04.16:57:13::SCWBDomain::/ps7_cortexa9_0/libsrc/uartps_v3_9/src'

TRACE::2021-05-04.16:57:13::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/usbps_v2_5/src"

TRACE::2021-05-04.16:57:13::SCWBDomain::make -C ps7_cortexa9_0/libsrc/usbps_v2_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2021-05-04.16:57:13::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2021-05-04.16:57:13::SCWBDomain::rtfiles -g -Wall -Wextra"

TRACE::2021-05-04.16:57:13::SCWBDomain::make[2]: Entering directory 'D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bs
TRACE::2021-05-04.16:57:13::SCWBDomain::p/ps7_cortexa9_0/libsrc/usbps_v2_5/src'

TRACE::2021-05-04.16:57:13::SCWBDomain::make[2]: Leaving directory 'D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp
TRACE::2021-05-04.16:57:13::SCWBDomain::/ps7_cortexa9_0/libsrc/usbps_v2_5/src'

TRACE::2021-05-04.16:57:13::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_4/src"

TRACE::2021-05-04.16:57:13::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xadcps_v2_4/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-05-04.16:57:13::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-05-04.16:57:13::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2021-05-04.16:57:13::SCWBDomain::make[2]: Entering directory 'D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bs
TRACE::2021-05-04.16:57:13::SCWBDomain::p/ps7_cortexa9_0/libsrc/xadcps_v2_4/src'

TRACE::2021-05-04.16:57:13::SCWBDomain::make[2]: Leaving directory 'D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp
TRACE::2021-05-04.16:57:13::SCWBDomain::/ps7_cortexa9_0/libsrc/xadcps_v2_4/src'

TRACE::2021-05-04.16:57:13::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xilffs_v4_3/src"

TRACE::2021-05-04.16:57:13::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilffs_v4_3/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-05-04.16:57:13::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-05-04.16:57:13::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2021-05-04.16:57:13::SCWBDomain::make[2]: Entering directory 'D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bs
TRACE::2021-05-04.16:57:13::SCWBDomain::p/ps7_cortexa9_0/libsrc/xilffs_v4_3/src'

TRACE::2021-05-04.16:57:13::SCWBDomain::make[2]: Leaving directory 'D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp
TRACE::2021-05-04.16:57:13::SCWBDomain::/ps7_cortexa9_0/libsrc/xilffs_v4_3/src'

TRACE::2021-05-04.16:57:13::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xilrsa_v1_6/src"

TRACE::2021-05-04.16:57:13::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilrsa_v1_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-05-04.16:57:13::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-05-04.16:57:13::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2021-05-04.16:57:13::SCWBDomain::make[2]: Entering directory 'D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bs
TRACE::2021-05-04.16:57:13::SCWBDomain::p/ps7_cortexa9_0/libsrc/xilrsa_v1_6/src'

TRACE::2021-05-04.16:57:13::SCWBDomain::make[2]: Leaving directory 'D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp
TRACE::2021-05-04.16:57:13::SCWBDomain::/ps7_cortexa9_0/libsrc/xilrsa_v1_6/src'

TRACE::2021-05-04.16:57:13::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/axidma_v9_11/src"

TRACE::2021-05-04.16:57:13::SCWBDomain::make -C ps7_cortexa9_0/libsrc/axidma_v9_11/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2021-05-04.16:57:13::SCWBDomain::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2021-05-04.16:57:13::SCWBDomain::tfiles -g -Wall -Wextra"

TRACE::2021-05-04.16:57:13::SCWBDomain::make[2]: Entering directory 'D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bs
TRACE::2021-05-04.16:57:13::SCWBDomain::p/ps7_cortexa9_0/libsrc/axidma_v9_11/src'

TRACE::2021-05-04.16:57:13::SCWBDomain::"Compiling axidma"

TRACE::2021-05-04.16:57:14::SCWBDomain::make[2]: Leaving directory 'D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp
TRACE::2021-05-04.16:57:14::SCWBDomain::/ps7_cortexa9_0/libsrc/axidma_v9_11/src'

TRACE::2021-05-04.16:57:14::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src"

TRACE::2021-05-04.16:57:14::SCWBDomain::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2021-05-04.16:57:14::SCWBDomain::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2021-05-04.16:57:14::SCWBDomain:: -nostartfiles -g -Wall -Wextra"

TRACE::2021-05-04.16:57:14::SCWBDomain::make[2]: Entering directory 'D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bs
TRACE::2021-05-04.16:57:14::SCWBDomain::p/ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src'

TRACE::2021-05-04.16:57:14::SCWBDomain::"Compiling coresightps_dcc"

TRACE::2021-05-04.16:57:14::SCWBDomain::make[2]: Leaving directory 'D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp
TRACE::2021-05-04.16:57:14::SCWBDomain::/ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src'

TRACE::2021-05-04.16:57:14::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src"

TRACE::2021-05-04.16:57:14::SCWBDomain::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2021-05-04.16:57:14::SCWBDomain::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2021-05-04.16:57:14::SCWBDomain::ostartfiles -g -Wall -Wextra"

TRACE::2021-05-04.16:57:14::SCWBDomain::make[2]: Entering directory 'D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bs
TRACE::2021-05-04.16:57:14::SCWBDomain::p/ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src'

TRACE::2021-05-04.16:57:14::SCWBDomain::"Compiling cpu_cortexa9"

TRACE::2021-05-04.16:57:14::SCWBDomain::make[2]: Leaving directory 'D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp
TRACE::2021-05-04.16:57:14::SCWBDomain::/ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src'

TRACE::2021-05-04.16:57:14::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/ddrps_v1_1/src"

TRACE::2021-05-04.16:57:14::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ddrps_v1_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2021-05-04.16:57:14::SCWBDomain::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2021-05-04.16:57:14::SCWBDomain::iles -g -Wall -Wextra"

TRACE::2021-05-04.16:57:14::SCWBDomain::make[2]: Entering directory 'D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bs
TRACE::2021-05-04.16:57:14::SCWBDomain::p/ps7_cortexa9_0/libsrc/ddrps_v1_1/src'

TRACE::2021-05-04.16:57:14::SCWBDomain::"Compiling ddrps"

TRACE::2021-05-04.16:57:14::SCWBDomain::make[2]: Leaving directory 'D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp
TRACE::2021-05-04.16:57:14::SCWBDomain::/ps7_cortexa9_0/libsrc/ddrps_v1_1/src'

TRACE::2021-05-04.16:57:14::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/devcfg_v3_6/src"

TRACE::2021-05-04.16:57:14::SCWBDomain::make -C ps7_cortexa9_0/libsrc/devcfg_v3_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-05-04.16:57:14::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-05-04.16:57:14::SCWBDomain::files -g -Wall -Wextra"

TRACE::2021-05-04.16:57:14::SCWBDomain::make[2]: Entering directory 'D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bs
TRACE::2021-05-04.16:57:14::SCWBDomain::p/ps7_cortexa9_0/libsrc/devcfg_v3_6/src'

TRACE::2021-05-04.16:57:14::SCWBDomain::"Compiling devcfg"

TRACE::2021-05-04.16:57:14::SCWBDomain::make[2]: Leaving directory 'D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp
TRACE::2021-05-04.16:57:14::SCWBDomain::/ps7_cortexa9_0/libsrc/devcfg_v3_6/src'

TRACE::2021-05-04.16:57:14::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/dmaps_v2_6/src"

TRACE::2021-05-04.16:57:14::SCWBDomain::make -C ps7_cortexa9_0/libsrc/dmaps_v2_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2021-05-04.16:57:14::SCWBDomain::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2021-05-04.16:57:14::SCWBDomain::iles -g -Wall -Wextra"

TRACE::2021-05-04.16:57:14::SCWBDomain::make[2]: Entering directory 'D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bs
TRACE::2021-05-04.16:57:14::SCWBDomain::p/ps7_cortexa9_0/libsrc/dmaps_v2_6/src'

TRACE::2021-05-04.16:57:14::SCWBDomain::"Compiling dmaps"

TRACE::2021-05-04.16:57:15::SCWBDomain::make[2]: Leaving directory 'D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp
TRACE::2021-05-04.16:57:15::SCWBDomain::/ps7_cortexa9_0/libsrc/dmaps_v2_6/src'

TRACE::2021-05-04.16:57:15::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/emacps_v3_11/src"

TRACE::2021-05-04.16:57:15::SCWBDomain::make -C ps7_cortexa9_0/libsrc/emacps_v3_11/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2021-05-04.16:57:15::SCWBDomain::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2021-05-04.16:57:15::SCWBDomain::tfiles -g -Wall -Wextra"

TRACE::2021-05-04.16:57:15::SCWBDomain::make[2]: Entering directory 'D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bs
TRACE::2021-05-04.16:57:15::SCWBDomain::p/ps7_cortexa9_0/libsrc/emacps_v3_11/src'

TRACE::2021-05-04.16:57:15::SCWBDomain::"Compiling emacps"

TRACE::2021-05-04.16:57:16::SCWBDomain::make[2]: Leaving directory 'D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp
TRACE::2021-05-04.16:57:16::SCWBDomain::/ps7_cortexa9_0/libsrc/emacps_v3_11/src'

TRACE::2021-05-04.16:57:16::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/gpiops_v3_7/src"

TRACE::2021-05-04.16:57:16::SCWBDomain::make -C ps7_cortexa9_0/libsrc/gpiops_v3_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-05-04.16:57:16::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-05-04.16:57:16::SCWBDomain::files -g -Wall -Wextra"

TRACE::2021-05-04.16:57:16::SCWBDomain::make[2]: Entering directory 'D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bs
TRACE::2021-05-04.16:57:16::SCWBDomain::p/ps7_cortexa9_0/libsrc/gpiops_v3_7/src'

TRACE::2021-05-04.16:57:16::SCWBDomain::"Compiling gpiops"

TRACE::2021-05-04.16:57:16::SCWBDomain::make[2]: Leaving directory 'D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp
TRACE::2021-05-04.16:57:16::SCWBDomain::/ps7_cortexa9_0/libsrc/gpiops_v3_7/src'

TRACE::2021-05-04.16:57:16::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/qspips_v3_7/src"

TRACE::2021-05-04.16:57:16::SCWBDomain::make -C ps7_cortexa9_0/libsrc/qspips_v3_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-05-04.16:57:16::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-05-04.16:57:16::SCWBDomain::files -g -Wall -Wextra"

TRACE::2021-05-04.16:57:16::SCWBDomain::make[2]: Entering directory 'D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bs
TRACE::2021-05-04.16:57:16::SCWBDomain::p/ps7_cortexa9_0/libsrc/qspips_v3_7/src'

TRACE::2021-05-04.16:57:16::SCWBDomain::"Compiling qspips"

TRACE::2021-05-04.16:57:17::SCWBDomain::make[2]: Leaving directory 'D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp
TRACE::2021-05-04.16:57:17::SCWBDomain::/ps7_cortexa9_0/libsrc/qspips_v3_7/src'

TRACE::2021-05-04.16:57:17::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/scugic_v4_2/src"

TRACE::2021-05-04.16:57:17::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scugic_v4_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-05-04.16:57:17::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-05-04.16:57:17::SCWBDomain::files -g -Wall -Wextra"

TRACE::2021-05-04.16:57:17::SCWBDomain::make[2]: Entering directory 'D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bs
TRACE::2021-05-04.16:57:17::SCWBDomain::p/ps7_cortexa9_0/libsrc/scugic_v4_2/src'

TRACE::2021-05-04.16:57:17::SCWBDomain::"Compiling scugic"

TRACE::2021-05-04.16:57:18::SCWBDomain::make[2]: Leaving directory 'D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp
TRACE::2021-05-04.16:57:18::SCWBDomain::/ps7_cortexa9_0/libsrc/scugic_v4_2/src'

TRACE::2021-05-04.16:57:18::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/scutimer_v2_2/src"

TRACE::2021-05-04.16:57:18::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scutimer_v2_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2021-05-04.16:57:18::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2021-05-04.16:57:18::SCWBDomain::rtfiles -g -Wall -Wextra"

TRACE::2021-05-04.16:57:18::SCWBDomain::make[2]: Entering directory 'D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bs
TRACE::2021-05-04.16:57:18::SCWBDomain::p/ps7_cortexa9_0/libsrc/scutimer_v2_2/src'

TRACE::2021-05-04.16:57:18::SCWBDomain::"Compiling scutimer"

TRACE::2021-05-04.16:57:18::SCWBDomain::make[2]: Leaving directory 'D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp
TRACE::2021-05-04.16:57:18::SCWBDomain::/ps7_cortexa9_0/libsrc/scutimer_v2_2/src'

TRACE::2021-05-04.16:57:18::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/scuwdt_v2_2/src"

TRACE::2021-05-04.16:57:18::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-05-04.16:57:18::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-05-04.16:57:18::SCWBDomain::files -g -Wall -Wextra"

TRACE::2021-05-04.16:57:18::SCWBDomain::make[2]: Entering directory 'D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bs
TRACE::2021-05-04.16:57:18::SCWBDomain::p/ps7_cortexa9_0/libsrc/scuwdt_v2_2/src'

TRACE::2021-05-04.16:57:18::SCWBDomain::"Compiling scuwdt"

TRACE::2021-05-04.16:57:18::SCWBDomain::make[2]: Leaving directory 'D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp
TRACE::2021-05-04.16:57:18::SCWBDomain::/ps7_cortexa9_0/libsrc/scuwdt_v2_2/src'

TRACE::2021-05-04.16:57:18::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/sdps_v3_9/src"

TRACE::2021-05-04.16:57:18::SCWBDomain::make -C ps7_cortexa9_0/libsrc/sdps_v3_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARC
TRACE::2021-05-04.16:57:18::SCWBDomain::HIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfi
TRACE::2021-05-04.16:57:18::SCWBDomain::les -g -Wall -Wextra"

TRACE::2021-05-04.16:57:18::SCWBDomain::make[2]: Entering directory 'D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bs
TRACE::2021-05-04.16:57:18::SCWBDomain::p/ps7_cortexa9_0/libsrc/sdps_v3_9/src'

TRACE::2021-05-04.16:57:18::SCWBDomain::"Compiling sdps"

TRACE::2021-05-04.16:57:19::SCWBDomain::make[2]: Leaving directory 'D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp
TRACE::2021-05-04.16:57:19::SCWBDomain::/ps7_cortexa9_0/libsrc/sdps_v3_9/src'

TRACE::2021-05-04.16:57:19::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/standalone_v7_2/src"

TRACE::2021-05-04.16:57:19::SCWBDomain::make -C ps7_cortexa9_0/libsrc/standalone_v7_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2021-05-04.16:57:19::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2021-05-04.16:57:19::SCWBDomain::tartfiles -g -Wall -Wextra"

TRACE::2021-05-04.16:57:19::SCWBDomain::make[2]: Entering directory 'D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bs
TRACE::2021-05-04.16:57:19::SCWBDomain::p/ps7_cortexa9_0/libsrc/standalone_v7_2/src'

TRACE::2021-05-04.16:57:19::SCWBDomain::"Compiling standalone"

TRACE::2021-05-04.16:57:22::SCWBDomain::make[3]: Entering directory 'D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bs
TRACE::2021-05-04.16:57:22::SCWBDomain::p/ps7_cortexa9_0/libsrc/standalone_v7_2/src/profile'

TRACE::2021-05-04.16:57:22::SCWBDomain::make[3]: Leaving directory 'D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp
TRACE::2021-05-04.16:57:22::SCWBDomain::/ps7_cortexa9_0/libsrc/standalone_v7_2/src/profile'

TRACE::2021-05-04.16:57:22::SCWBDomain::make[2]: Leaving directory 'D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp
TRACE::2021-05-04.16:57:22::SCWBDomain::/ps7_cortexa9_0/libsrc/standalone_v7_2/src'

TRACE::2021-05-04.16:57:22::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/uartps_v3_9/src"

TRACE::2021-05-04.16:57:22::SCWBDomain::make -C ps7_cortexa9_0/libsrc/uartps_v3_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-05-04.16:57:22::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-05-04.16:57:22::SCWBDomain::files -g -Wall -Wextra"

TRACE::2021-05-04.16:57:22::SCWBDomain::make[2]: Entering directory 'D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bs
TRACE::2021-05-04.16:57:22::SCWBDomain::p/ps7_cortexa9_0/libsrc/uartps_v3_9/src'

TRACE::2021-05-04.16:57:22::SCWBDomain::"Compiling uartps"

TRACE::2021-05-04.16:57:22::SCWBDomain::make[2]: Leaving directory 'D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp
TRACE::2021-05-04.16:57:22::SCWBDomain::/ps7_cortexa9_0/libsrc/uartps_v3_9/src'

TRACE::2021-05-04.16:57:22::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/usbps_v2_5/src"

TRACE::2021-05-04.16:57:22::SCWBDomain::make -C ps7_cortexa9_0/libsrc/usbps_v2_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2021-05-04.16:57:22::SCWBDomain::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2021-05-04.16:57:22::SCWBDomain::iles -g -Wall -Wextra"

TRACE::2021-05-04.16:57:22::SCWBDomain::make[2]: Entering directory 'D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bs
TRACE::2021-05-04.16:57:22::SCWBDomain::p/ps7_cortexa9_0/libsrc/usbps_v2_5/src'

TRACE::2021-05-04.16:57:22::SCWBDomain::"Compiling usbps"

TRACE::2021-05-04.16:57:23::SCWBDomain::make[2]: Leaving directory 'D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp
TRACE::2021-05-04.16:57:23::SCWBDomain::/ps7_cortexa9_0/libsrc/usbps_v2_5/src'

TRACE::2021-05-04.16:57:23::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/xadcps_v2_4/src"

TRACE::2021-05-04.16:57:23::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xadcps_v2_4/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-05-04.16:57:23::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-05-04.16:57:23::SCWBDomain::files -g -Wall -Wextra"

TRACE::2021-05-04.16:57:23::SCWBDomain::make[2]: Entering directory 'D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bs
TRACE::2021-05-04.16:57:23::SCWBDomain::p/ps7_cortexa9_0/libsrc/xadcps_v2_4/src'

TRACE::2021-05-04.16:57:23::SCWBDomain::"Compiling xadcps"

TRACE::2021-05-04.16:57:24::SCWBDomain::make[2]: Leaving directory 'D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp
TRACE::2021-05-04.16:57:24::SCWBDomain::/ps7_cortexa9_0/libsrc/xadcps_v2_4/src'

TRACE::2021-05-04.16:57:24::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/xilffs_v4_3/src"

TRACE::2021-05-04.16:57:24::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilffs_v4_3/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-05-04.16:57:24::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-05-04.16:57:24::SCWBDomain::files -g -Wall -Wextra"

TRACE::2021-05-04.16:57:24::SCWBDomain::make[2]: Entering directory 'D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bs
TRACE::2021-05-04.16:57:24::SCWBDomain::p/ps7_cortexa9_0/libsrc/xilffs_v4_3/src'

TRACE::2021-05-04.16:57:24::SCWBDomain::"Compiling XilFFs Library"

TRACE::2021-05-04.16:57:25::SCWBDomain::make[2]: Leaving directory 'D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp
TRACE::2021-05-04.16:57:25::SCWBDomain::/ps7_cortexa9_0/libsrc/xilffs_v4_3/src'

TRACE::2021-05-04.16:57:25::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/xilrsa_v1_6/src"

TRACE::2021-05-04.16:57:25::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilrsa_v1_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-05-04.16:57:25::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-05-04.16:57:25::SCWBDomain::files -g -Wall -Wextra"

TRACE::2021-05-04.16:57:25::SCWBDomain::make[2]: Entering directory 'D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bs
TRACE::2021-05-04.16:57:25::SCWBDomain::p/ps7_cortexa9_0/libsrc/xilrsa_v1_6/src'

TRACE::2021-05-04.16:57:25::SCWBDomain::make[2]: Leaving directory 'D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp
TRACE::2021-05-04.16:57:25::SCWBDomain::/ps7_cortexa9_0/libsrc/xilrsa_v1_6/src'

TRACE::2021-05-04.16:57:25::SCWBDomain::'Finished building libraries'

TRACE::2021-05-04.16:57:25::SCWBDomain::make[1]: Leaving directory 'D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp
TRACE::2021-05-04.16:57:25::SCWBDomain::'

TRACE::2021-05-04.16:57:25::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c sd.c -o sd.o -Izynq_fsbl_bsp/ps7_cort
TRACE::2021-05-04.16:57:25::SCWBDomain::exa9_0/include -I.

TRACE::2021-05-04.16:57:25::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c nand.c -o nand.o -Izynq_fsbl_bsp/ps7_
TRACE::2021-05-04.16:57:25::SCWBDomain::cortexa9_0/include -I.

TRACE::2021-05-04.16:57:25::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c image_mover.c -o image_mover.o -Izynq
TRACE::2021-05-04.16:57:25::SCWBDomain::_fsbl_bsp/ps7_cortexa9_0/include -I.

TRACE::2021-05-04.16:57:25::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c md5.c -o md5.o -Izynq_fsbl_bsp/ps7_co
TRACE::2021-05-04.16:57:25::SCWBDomain::rtexa9_0/include -I.

TRACE::2021-05-04.16:57:25::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c fsbl_hooks.c -o fsbl_hooks.o -Izynq_f
TRACE::2021-05-04.16:57:25::SCWBDomain::sbl_bsp/ps7_cortexa9_0/include -I.

TRACE::2021-05-04.16:57:25::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c main.c -o main.o -Izynq_fsbl_bsp/ps7_
TRACE::2021-05-04.16:57:25::SCWBDomain::cortexa9_0/include -I.

TRACE::2021-05-04.16:57:25::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c rsa.c -o rsa.o -Izynq_fsbl_bsp/ps7_co
TRACE::2021-05-04.16:57:25::SCWBDomain::rtexa9_0/include -I.

TRACE::2021-05-04.16:57:25::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c nor.c -o nor.o -Izynq_fsbl_bsp/ps7_co
TRACE::2021-05-04.16:57:25::SCWBDomain::rtexa9_0/include -I.

TRACE::2021-05-04.16:57:25::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c qspi.c -o qspi.o -Izynq_fsbl_bsp/ps7_
TRACE::2021-05-04.16:57:25::SCWBDomain::cortexa9_0/include -I.

TRACE::2021-05-04.16:57:25::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c ps7_init.c -o ps7_init.o -Izynq_fsbl_
TRACE::2021-05-04.16:57:25::SCWBDomain::bsp/ps7_cortexa9_0/include -I.

TRACE::2021-05-04.16:57:26::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c pcap.c -o pcap.o -Izynq_fsbl_bsp/ps7_
TRACE::2021-05-04.16:57:26::SCWBDomain::cortexa9_0/include -I.

TRACE::2021-05-04.16:57:26::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c fsbl_handoff.S -o fsbl_handoff.o -Izy
TRACE::2021-05-04.16:57:26::SCWBDomain::nq_fsbl_bsp/ps7_cortexa9_0/include -I.

TRACE::2021-05-04.16:57:26::SCWBDomain::arm-none-eabi-gcc -o executable.elf  sd.o  nand.o  image_mover.o  md5.o  fsbl_hooks.o  main.o  rsa.o  nor.o  qspi.o  ps7_init.o
TRACE::2021-05-04.16:57:26::SCWBDomain::  pcap.o  fsbl_handoff.o -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=
TRACE::2021-05-04.16:57:26::SCWBDomain::hard -Wl,-build-id=none -specs=Xilinx.spec  -lrsa -Wl,--start-group,-lxil,-lgcc,-lc,--end-group -Wl,--start-group,-lxilffs,-lxi
TRACE::2021-05-04.16:57:26::SCWBDomain::l,-lgcc,-lc,--end-group -Wl,--start-group,-lrsa,-lxil,-lgcc,-lc,--end-group                                    -Wl,--gc-section
TRACE::2021-05-04.16:57:26::SCWBDomain::s -Lzynq_fsbl_bsp/ps7_cortexa9_0/lib -L./ -Tlscript.ld

LOG::2021-05-04.16:57:26::SCWSystem::Checking the domain standalone_domain
LOG::2021-05-04.16:57:26::SCWSystem::Not a boot domain 
LOG::2021-05-04.16:57:26::SCWSystem::Started Processing the domain standalone_domain
TRACE::2021-05-04.16:57:26::SCWDomain::Generating domain artifcats
TRACE::2021-05-04.16:57:26::SCWMssOS::Generating standalone artifcats
TRACE::2021-05-04.16:57:26::SCWMssOS::Copying the qemu file from  D:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt To D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/export/simple_hw/sw/simple_hw/qemu/
TRACE::2021-05-04.16:57:26::SCWMssOS::Copying the qemu file from  D:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt To D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/export/simple_hw/sw/simple_hw/standalone_domain/qemu/
TRACE::2021-05-04.16:57:26::SCWMssOS:: Copying the user libraries. 
TRACE::2021-05-04.16:57:26::SCWPlatform::Trying to open the hw design at D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.16:57:26::SCWPlatform::DSA given D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.16:57:26::SCWPlatform::DSA absoulate path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.16:57:26::SCWPlatform::DSA directory D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw
TRACE::2021-05-04.16:57:26::SCWPlatform:: Platform Path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.16:57:26::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-05-04.16:57:26::SCWPlatform::Trying to set the existing hwdb with name top_simple_16
TRACE::2021-05-04.16:57:26::SCWPlatform::Opened existing hwdb top_simple_16
TRACE::2021-05-04.16:57:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-04.16:57:26::SCWMssOS::Checking the sw design at  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-04.16:57:26::SCWMssOS::DEBUG:  swdes dump  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-05-04.16:57:26::SCWMssOS::Sw design exists and opened at  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-04.16:57:26::SCWMssOS::Completed writing the mss file at D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2021-05-04.16:57:26::SCWMssOS::Mss edits present, copying mssfile into export location D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-04.16:57:26::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2021-05-04.16:57:26::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2021-05-04.16:57:26::SCWDomain::Building the domain as part of full build :  standalone_domain
TRACE::2021-05-04.16:57:26::SCWMssOS::doing bsp build ... 
TRACE::2021-05-04.16:57:26::SCWMssOS::System Command Ran  D: & cd  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp & make 
TRACE::2021-05-04.16:57:26::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/axidma_v9_11/src"

TRACE::2021-05-04.16:57:26::SCWMssOS::make -C ps7_cortexa9_0/libsrc/axidma_v9_11/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2021-05-04.16:57:26::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2021-05-04.16:57:26::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2021-05-04.16:57:26::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src"

TRACE::2021-05-04.16:57:26::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2021-05-04.16:57:26::SCWMssOS::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2021-05-04.16:57:26::SCWMssOS::ard -nostartfiles -g -Wall -Wextra"

TRACE::2021-05-04.16:57:26::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src"

TRACE::2021-05-04.16:57:26::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2021-05-04.16:57:26::SCWMssOS::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2021-05-04.16:57:26::SCWMssOS:: -nostartfiles -g -Wall -Wextra"

TRACE::2021-05-04.16:57:26::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_1/src"

TRACE::2021-05-04.16:57:26::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2021-05-04.16:57:26::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2021-05-04.16:57:26::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2021-05-04.16:57:26::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_6/src"

TRACE::2021-05-04.16:57:26::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-05-04.16:57:26::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-05-04.16:57:26::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2021-05-04.16:57:26::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_6/src"

TRACE::2021-05-04.16:57:26::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2021-05-04.16:57:26::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2021-05-04.16:57:26::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2021-05-04.16:57:26::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/emacps_v3_11/src"

TRACE::2021-05-04.16:57:26::SCWMssOS::make -C ps7_cortexa9_0/libsrc/emacps_v3_11/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2021-05-04.16:57:26::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2021-05-04.16:57:26::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2021-05-04.16:57:26::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/gpiops_v3_7/src"

TRACE::2021-05-04.16:57:26::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpiops_v3_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-05-04.16:57:26::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-05-04.16:57:26::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2021-05-04.16:57:26::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/qspips_v3_7/src"

TRACE::2021-05-04.16:57:26::SCWMssOS::make -C ps7_cortexa9_0/libsrc/qspips_v3_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-05-04.16:57:26::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-05-04.16:57:26::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2021-05-04.16:57:26::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scugic_v4_2/src"

TRACE::2021-05-04.16:57:26::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v4_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-05-04.16:57:26::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-05-04.16:57:26::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2021-05-04.16:57:26::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_2/src"

TRACE::2021-05-04.16:57:26::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2021-05-04.16:57:26::SCWMssOS::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2021-05-04.16:57:26::SCWMssOS::startfiles -g -Wall -Wextra"

TRACE::2021-05-04.16:57:26::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_2/src"

TRACE::2021-05-04.16:57:26::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-05-04.16:57:26::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-05-04.16:57:26::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2021-05-04.16:57:26::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/sdps_v3_9/src"

TRACE::2021-05-04.16:57:26::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v3_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2021-05-04.16:57:26::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2021-05-04.16:57:26::SCWMssOS::tfiles -g -Wall -Wextra"

TRACE::2021-05-04.16:57:26::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/standalone_v7_2/src"

TRACE::2021-05-04.16:57:27::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v7_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2021-05-04.16:57:27::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2021-05-04.16:57:27::SCWMssOS::nostartfiles -g -Wall -Wextra"

TRACE::2021-05-04.16:57:27::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_9/src"

TRACE::2021-05-04.16:57:27::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-05-04.16:57:27::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-05-04.16:57:27::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2021-05-04.16:57:27::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/usbps_v2_5/src"

TRACE::2021-05-04.16:57:27::SCWMssOS::make -C ps7_cortexa9_0/libsrc/usbps_v2_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2021-05-04.16:57:27::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2021-05-04.16:57:27::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2021-05-04.16:57:27::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_4/src"

TRACE::2021-05-04.16:57:27::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_4/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-05-04.16:57:27::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-05-04.16:57:27::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2021-05-04.16:57:27::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/xilffs_v4_3/src"

TRACE::2021-05-04.16:57:27::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xilffs_v4_3/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-05-04.16:57:27::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-05-04.16:57:27::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2021-05-04.16:57:27::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/axidma_v9_11/src"

TRACE::2021-05-04.16:57:27::SCWMssOS::make -C ps7_cortexa9_0/libsrc/axidma_v9_11/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2021-05-04.16:57:27::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2021-05-04.16:57:27::SCWMssOS::tfiles -g -Wall -Wextra"

TRACE::2021-05-04.16:57:27::SCWMssOS::"Compiling axidma"

TRACE::2021-05-04.16:57:28::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src"

TRACE::2021-05-04.16:57:28::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2021-05-04.16:57:28::SCWMssOS::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2021-05-04.16:57:28::SCWMssOS:: -nostartfiles -g -Wall -Wextra"

TRACE::2021-05-04.16:57:28::SCWMssOS::"Compiling coresightps_dcc"

TRACE::2021-05-04.16:57:28::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src"

TRACE::2021-05-04.16:57:28::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2021-05-04.16:57:28::SCWMssOS::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2021-05-04.16:57:28::SCWMssOS::ostartfiles -g -Wall -Wextra"

TRACE::2021-05-04.16:57:28::SCWMssOS::"Compiling cpu_cortexa9"

TRACE::2021-05-04.16:57:28::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/ddrps_v1_1/src"

TRACE::2021-05-04.16:57:28::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2021-05-04.16:57:28::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2021-05-04.16:57:28::SCWMssOS::iles -g -Wall -Wextra"

TRACE::2021-05-04.16:57:28::SCWMssOS::"Compiling ddrps"

TRACE::2021-05-04.16:57:28::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/devcfg_v3_6/src"

TRACE::2021-05-04.16:57:28::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-05-04.16:57:28::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-05-04.16:57:28::SCWMssOS::files -g -Wall -Wextra"

TRACE::2021-05-04.16:57:28::SCWMssOS::"Compiling devcfg"

TRACE::2021-05-04.16:57:28::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/dmaps_v2_6/src"

TRACE::2021-05-04.16:57:28::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2021-05-04.16:57:28::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2021-05-04.16:57:28::SCWMssOS::iles -g -Wall -Wextra"

TRACE::2021-05-04.16:57:28::SCWMssOS::"Compiling dmaps"

TRACE::2021-05-04.16:57:29::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/emacps_v3_11/src"

TRACE::2021-05-04.16:57:29::SCWMssOS::make -C ps7_cortexa9_0/libsrc/emacps_v3_11/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2021-05-04.16:57:29::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2021-05-04.16:57:29::SCWMssOS::tfiles -g -Wall -Wextra"

TRACE::2021-05-04.16:57:29::SCWMssOS::"Compiling emacps"

TRACE::2021-05-04.16:57:30::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/gpiops_v3_7/src"

TRACE::2021-05-04.16:57:30::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpiops_v3_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-05-04.16:57:30::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-05-04.16:57:30::SCWMssOS::files -g -Wall -Wextra"

TRACE::2021-05-04.16:57:30::SCWMssOS::"Compiling gpiops"

TRACE::2021-05-04.16:57:30::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/qspips_v3_7/src"

TRACE::2021-05-04.16:57:30::SCWMssOS::make -C ps7_cortexa9_0/libsrc/qspips_v3_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-05-04.16:57:30::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-05-04.16:57:30::SCWMssOS::files -g -Wall -Wextra"

TRACE::2021-05-04.16:57:30::SCWMssOS::"Compiling qspips"

TRACE::2021-05-04.16:57:31::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scugic_v4_2/src"

TRACE::2021-05-04.16:57:31::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v4_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-05-04.16:57:31::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-05-04.16:57:31::SCWMssOS::files -g -Wall -Wextra"

TRACE::2021-05-04.16:57:31::SCWMssOS::"Compiling scugic"

TRACE::2021-05-04.16:57:31::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scutimer_v2_2/src"

TRACE::2021-05-04.16:57:31::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2021-05-04.16:57:31::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2021-05-04.16:57:31::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2021-05-04.16:57:31::SCWMssOS::"Compiling scutimer"

TRACE::2021-05-04.16:57:32::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scuwdt_v2_2/src"

TRACE::2021-05-04.16:57:32::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-05-04.16:57:32::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-05-04.16:57:32::SCWMssOS::files -g -Wall -Wextra"

TRACE::2021-05-04.16:57:32::SCWMssOS::"Compiling scuwdt"

TRACE::2021-05-04.16:57:32::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/sdps_v3_9/src"

TRACE::2021-05-04.16:57:32::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v3_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARC
TRACE::2021-05-04.16:57:32::SCWMssOS::HIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfi
TRACE::2021-05-04.16:57:32::SCWMssOS::les -g -Wall -Wextra"

TRACE::2021-05-04.16:57:32::SCWMssOS::"Compiling sdps"

TRACE::2021-05-04.16:57:33::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/standalone_v7_2/src"

TRACE::2021-05-04.16:57:33::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v7_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2021-05-04.16:57:33::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2021-05-04.16:57:33::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2021-05-04.16:57:33::SCWMssOS::"Compiling standalone"

TRACE::2021-05-04.16:57:35::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/uartps_v3_9/src"

TRACE::2021-05-04.16:57:35::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-05-04.16:57:35::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-05-04.16:57:35::SCWMssOS::files -g -Wall -Wextra"

TRACE::2021-05-04.16:57:35::SCWMssOS::"Compiling uartps"

TRACE::2021-05-04.16:57:36::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/usbps_v2_5/src"

TRACE::2021-05-04.16:57:36::SCWMssOS::make -C ps7_cortexa9_0/libsrc/usbps_v2_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2021-05-04.16:57:36::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2021-05-04.16:57:36::SCWMssOS::iles -g -Wall -Wextra"

TRACE::2021-05-04.16:57:36::SCWMssOS::"Compiling usbps"

TRACE::2021-05-04.16:57:37::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/xadcps_v2_4/src"

TRACE::2021-05-04.16:57:37::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_4/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-05-04.16:57:37::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-05-04.16:57:37::SCWMssOS::files -g -Wall -Wextra"

TRACE::2021-05-04.16:57:37::SCWMssOS::"Compiling xadcps"

TRACE::2021-05-04.16:57:37::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/xilffs_v4_3/src"

TRACE::2021-05-04.16:57:37::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xilffs_v4_3/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-05-04.16:57:37::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-05-04.16:57:37::SCWMssOS::files -g -Wall -Wextra"

TRACE::2021-05-04.16:57:37::SCWMssOS::"Compiling XilFFs Library"

TRACE::2021-05-04.16:57:38::SCWMssOS::'Finished building libraries'

TRACE::2021-05-04.16:57:38::SCWMssOS::Copying to export directory.
TRACE::2021-05-04.16:57:38::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2021-05-04.16:57:38::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2021-05-04.16:57:38::SCWSystem::Completed Processing the domain standalone_domain
LOG::2021-05-04.16:57:38::SCWSystem::Completed Processing the sysconfig simple_hw
LOG::2021-05-04.16:57:38::SCWPlatform::Completed generating the artifacts for system configuration simple_hw
TRACE::2021-05-04.16:57:38::SCWPlatform::Started preparing the platform 
TRACE::2021-05-04.16:57:38::SCWSystem::Writing the bif file for system config simple_hw
TRACE::2021-05-04.16:57:38::SCWSystem::dir created 
TRACE::2021-05-04.16:57:38::SCWSystem::Writing the bif 
TRACE::2021-05-04.16:57:38::SCWPlatform::Started writing the spfm file 
TRACE::2021-05-04.16:57:38::SCWPlatform::Started writing the xpfm file 
TRACE::2021-05-04.16:57:38::SCWPlatform::Completed generating the platform
TRACE::2021-05-04.16:57:38::SCWMssOS::Saving the mss changes D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-04.16:57:38::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-05-04.16:57:38::SCWMssOS::Completed writemss as part of save.
TRACE::2021-05-04.16:57:38::SCWMssOS::Commit changes completed.
TRACE::2021-05-04.16:57:38::SCWMssOS::Saving the mss changes D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-04.16:57:38::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-05-04.16:57:38::SCWMssOS::Completed writemss as part of save.
TRACE::2021-05-04.16:57:38::SCWMssOS::Commit changes completed.
TRACE::2021-05-04.16:57:38::SCWPlatform::Trying to open the hw design at D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.16:57:38::SCWPlatform::DSA given D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.16:57:38::SCWPlatform::DSA absoulate path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.16:57:38::SCWPlatform::DSA directory D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw
TRACE::2021-05-04.16:57:38::SCWPlatform:: Platform Path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.16:57:38::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-05-04.16:57:38::SCWPlatform::Trying to set the existing hwdb with name top_simple_16
TRACE::2021-05-04.16:57:38::SCWPlatform::Opened existing hwdb top_simple_16
TRACE::2021-05-04.16:57:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-04.16:57:38::SCWMssOS::Checking the sw design at  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-04.16:57:38::SCWMssOS::DEBUG:  swdes dump  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-05-04.16:57:38::SCWMssOS::Sw design exists and opened at  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-04.16:57:38::SCWPlatform::Trying to open the hw design at D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.16:57:38::SCWPlatform::DSA given D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.16:57:38::SCWPlatform::DSA absoulate path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.16:57:38::SCWPlatform::DSA directory D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw
TRACE::2021-05-04.16:57:38::SCWPlatform:: Platform Path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.16:57:38::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-05-04.16:57:38::SCWPlatform::Trying to set the existing hwdb with name top_simple_16
TRACE::2021-05-04.16:57:38::SCWPlatform::Opened existing hwdb top_simple_16
TRACE::2021-05-04.16:57:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-04.16:57:38::SCWMssOS::Checking the sw design at  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-04.16:57:38::SCWMssOS::DEBUG:  swdes dump  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-05-04.16:57:38::SCWMssOS::Sw design exists and opened at  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-04.16:57:38::SCWWriter::formatted JSON is {
	"platformName":	"simple_hw",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"simple_hw",
	"platHandOff":	"D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/top_simple.xsa",
	"platIntHandOff":	"<platformDir>/hw/top_simple.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"simple_hw",
	"systems":	[{
			"systemName":	"simple_hw",
			"systemDesc":	"simple_hw",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"simple_hw",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"3c0a30bf8dd8567f6f4993dd134ea95a",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"D:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"D:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"ba9b700ab38403a5570b4c2dd9dc39e7",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2021-05-04.16:57:38::SCWPlatform::updated the xpfm file.
TRACE::2021-05-04.16:57:38::SCWBDomain::System Command Ran  D:&  cd  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl & make clean
TRACE::2021-05-04.16:57:38::SCWBDomain::rm -rf  sd.o  nand.o  image_mover.o  md5.o  fsbl_hooks.o  main.o  nor.o  qspi.o  rsa.o  ps7_init.o  pcap.o  fsbl_handoff.o zynq
TRACE::2021-05-04.16:57:38::SCWBDomain::_fsbl_bsp/ps7_cortexa9_0/lib/libxil.a executable.elf *.o

TRACE::2021-05-04.16:57:38::SCWBDomain::System Command Ran  D:&  cd  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp & make clean
TRACE::2021-05-04.16:57:38::SCWBDomain::make -C ps7_cortexa9_0/libsrc/axidma_v9_11/src -s clean 

TRACE::2021-05-04.16:57:39::SCWBDomain::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src -s clean 

TRACE::2021-05-04.16:57:39::SCWBDomain::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src -s clean 

TRACE::2021-05-04.16:57:39::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ddrps_v1_1/src -s clean 

TRACE::2021-05-04.16:57:39::SCWBDomain::make -C ps7_cortexa9_0/libsrc/devcfg_v3_6/src -s clean 

TRACE::2021-05-04.16:57:39::SCWBDomain::make -C ps7_cortexa9_0/libsrc/dmaps_v2_6/src -s clean 

TRACE::2021-05-04.16:57:39::SCWBDomain::make -C ps7_cortexa9_0/libsrc/emacps_v3_11/src -s clean 

TRACE::2021-05-04.16:57:39::SCWBDomain::make -C ps7_cortexa9_0/libsrc/gpiops_v3_7/src -s clean 

TRACE::2021-05-04.16:57:39::SCWBDomain::make -C ps7_cortexa9_0/libsrc/qspips_v3_7/src -s clean 

TRACE::2021-05-04.16:57:39::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scugic_v4_2/src -s clean 

TRACE::2021-05-04.16:57:39::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scutimer_v2_2/src -s clean 

TRACE::2021-05-04.16:57:39::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_2/src -s clean 

TRACE::2021-05-04.16:57:39::SCWBDomain::make -C ps7_cortexa9_0/libsrc/sdps_v3_9/src -s clean 

TRACE::2021-05-04.16:57:39::SCWBDomain::make -C ps7_cortexa9_0/libsrc/standalone_v7_2/src -s clean 

TRACE::2021-05-04.16:57:39::SCWBDomain::make -C ps7_cortexa9_0/libsrc/uartps_v3_9/src -s clean 

TRACE::2021-05-04.16:57:39::SCWBDomain::make -C ps7_cortexa9_0/libsrc/usbps_v2_5/src -s clean 

TRACE::2021-05-04.16:57:39::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xadcps_v2_4/src -s clean 

TRACE::2021-05-04.16:57:39::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilffs_v4_3/src -s clean 

TRACE::2021-05-04.16:57:39::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilrsa_v1_6/src -s clean 

TRACE::2021-05-04.16:57:39::SCWBDomain::rm -f ps7_cortexa9_0/lib/libxil.a

TRACE::2021-05-04.16:57:39::SCWMssOS::cleaning the bsp 
TRACE::2021-05-04.16:57:39::SCWMssOS::System Command Ran  D: & cd  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp & make clean 
TRACE::2021-05-04.16:57:39::SCWMssOS::make -C ps7_cortexa9_0/libsrc/axidma_v9_11/src -s clean 

TRACE::2021-05-04.16:57:39::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src -s clean 

TRACE::2021-05-04.16:57:39::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src -s clean 

TRACE::2021-05-04.16:57:39::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_1/src -s clean 

TRACE::2021-05-04.16:57:39::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_6/src -s clean 

TRACE::2021-05-04.16:57:39::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_6/src -s clean 

TRACE::2021-05-04.16:57:39::SCWMssOS::make -C ps7_cortexa9_0/libsrc/emacps_v3_11/src -s clean 

TRACE::2021-05-04.16:57:39::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpiops_v3_7/src -s clean 

TRACE::2021-05-04.16:57:39::SCWMssOS::make -C ps7_cortexa9_0/libsrc/qspips_v3_7/src -s clean 

TRACE::2021-05-04.16:57:39::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v4_2/src -s clean 

TRACE::2021-05-04.16:57:39::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_2/src -s clean 

TRACE::2021-05-04.16:57:39::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_2/src -s clean 

TRACE::2021-05-04.16:57:39::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v3_9/src -s clean 

TRACE::2021-05-04.16:57:39::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v7_2/src -s clean 

TRACE::2021-05-04.16:57:39::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_9/src -s clean 

TRACE::2021-05-04.16:57:39::SCWMssOS::make -C ps7_cortexa9_0/libsrc/usbps_v2_5/src -s clean 

TRACE::2021-05-04.16:57:39::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_4/src -s clean 

TRACE::2021-05-04.16:57:39::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xilffs_v4_3/src -s clean 

TRACE::2021-05-04.16:57:39::SCWMssOS::rm -f ps7_cortexa9_0/lib/libxil.a

TRACE::2021-05-04.16:57:39::SCWPlatform::Trying to open the hw design at D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.16:57:39::SCWPlatform::DSA given D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.16:57:39::SCWPlatform::DSA absoulate path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.16:57:39::SCWPlatform::DSA directory D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw
TRACE::2021-05-04.16:57:39::SCWPlatform:: Platform Path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.16:57:39::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-05-04.16:57:39::SCWPlatform::Trying to set the existing hwdb with name top_simple_16
TRACE::2021-05-04.16:57:39::SCWPlatform::Opened existing hwdb top_simple_16
TRACE::2021-05-04.16:57:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-04.16:57:39::SCWMssOS::Checking the sw design at  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-04.16:57:39::SCWMssOS::DEBUG:  swdes dump  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-05-04.16:57:39::SCWMssOS::Sw design exists and opened at  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
LOG::2021-05-04.17:02:17::SCWPlatform::Started generating the artifacts platform simple_hw
TRACE::2021-05-04.17:02:17::SCWPlatform::Sanity checking of platform is completed
LOG::2021-05-04.17:02:17::SCWPlatform::Started generating the artifacts for system configuration simple_hw
LOG::2021-05-04.17:02:17::SCWSystem::Checking the domain zynq_fsbl
LOG::2021-05-04.17:02:17::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2021-05-04.17:02:17::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2021-05-04.17:02:17::SCWDomain::Building the domain as part of full build :  zynq_fsbl
TRACE::2021-05-04.17:02:17::SCWPlatform::Trying to open the hw design at D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.17:02:17::SCWPlatform::DSA given D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.17:02:17::SCWPlatform::DSA absoulate path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.17:02:17::SCWPlatform::DSA directory D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw
TRACE::2021-05-04.17:02:17::SCWPlatform:: Platform Path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.17:02:17::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-05-04.17:02:17::SCWPlatform::Trying to set the existing hwdb with name top_simple_16
TRACE::2021-05-04.17:02:17::SCWPlatform::Opened existing hwdb top_simple_16
TRACE::2021-05-04.17:02:17::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-04.17:02:17::SCWMssOS::Checking the sw design at  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-04.17:02:17::SCWMssOS::DEBUG:  swdes dump  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-05-04.17:02:17::SCWMssOS::Sw design exists and opened at  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-04.17:02:17::SCWBDomain::Completed writing the mss file at D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp
TRACE::2021-05-04.17:02:17::SCWBDomain::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2021-05-04.17:02:17::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2021-05-04.17:02:17::SCWBDomain::System Command Ran  D:&  cd  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl & make 
TRACE::2021-05-04.17:02:18::SCWBDomain::make -C zynq_fsbl_bsp

TRACE::2021-05-04.17:02:18::SCWBDomain::make[1]: Entering directory 'D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bs
TRACE::2021-05-04.17:02:18::SCWBDomain::p'

TRACE::2021-05-04.17:02:18::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/axidma_v9_11/src"

TRACE::2021-05-04.17:02:18::SCWBDomain::make -C ps7_cortexa9_0/libsrc/axidma_v9_11/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2021-05-04.17:02:18::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2021-05-04.17:02:18::SCWBDomain::tartfiles -g -Wall -Wextra"

TRACE::2021-05-04.17:02:18::SCWBDomain::make[2]: Entering directory 'D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bs
TRACE::2021-05-04.17:02:18::SCWBDomain::p/ps7_cortexa9_0/libsrc/axidma_v9_11/src'

TRACE::2021-05-04.17:02:18::SCWBDomain::make[2]: Leaving directory 'D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp
TRACE::2021-05-04.17:02:18::SCWBDomain::/ps7_cortexa9_0/libsrc/axidma_v9_11/src'

TRACE::2021-05-04.17:02:18::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src"

TRACE::2021-05-04.17:02:18::SCWBDomain::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2021-05-04.17:02:18::SCWBDomain::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2021-05-04.17:02:18::SCWBDomain::ard -nostartfiles -g -Wall -Wextra"

TRACE::2021-05-04.17:02:18::SCWBDomain::make[2]: Entering directory 'D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bs
TRACE::2021-05-04.17:02:18::SCWBDomain::p/ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src'

TRACE::2021-05-04.17:02:18::SCWBDomain::make[2]: Leaving directory 'D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp
TRACE::2021-05-04.17:02:18::SCWBDomain::/ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src'

TRACE::2021-05-04.17:02:18::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src"

TRACE::2021-05-04.17:02:18::SCWBDomain::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2021-05-04.17:02:18::SCWBDomain::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2021-05-04.17:02:18::SCWBDomain:: -nostartfiles -g -Wall -Wextra"

TRACE::2021-05-04.17:02:18::SCWBDomain::make[2]: Entering directory 'D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bs
TRACE::2021-05-04.17:02:18::SCWBDomain::p/ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src'

TRACE::2021-05-04.17:02:18::SCWBDomain::make[2]: Leaving directory 'D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp
TRACE::2021-05-04.17:02:18::SCWBDomain::/ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src'

TRACE::2021-05-04.17:02:18::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_1/src"

TRACE::2021-05-04.17:02:18::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ddrps_v1_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2021-05-04.17:02:18::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2021-05-04.17:02:18::SCWBDomain::rtfiles -g -Wall -Wextra"

TRACE::2021-05-04.17:02:18::SCWBDomain::make[2]: Entering directory 'D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bs
TRACE::2021-05-04.17:02:18::SCWBDomain::p/ps7_cortexa9_0/libsrc/ddrps_v1_1/src'

TRACE::2021-05-04.17:02:18::SCWBDomain::make[2]: Leaving directory 'D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp
TRACE::2021-05-04.17:02:18::SCWBDomain::/ps7_cortexa9_0/libsrc/ddrps_v1_1/src'

TRACE::2021-05-04.17:02:18::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_6/src"

TRACE::2021-05-04.17:02:18::SCWBDomain::make -C ps7_cortexa9_0/libsrc/devcfg_v3_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-05-04.17:02:18::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-05-04.17:02:18::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2021-05-04.17:02:18::SCWBDomain::make[2]: Entering directory 'D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bs
TRACE::2021-05-04.17:02:18::SCWBDomain::p/ps7_cortexa9_0/libsrc/devcfg_v3_6/src'

TRACE::2021-05-04.17:02:18::SCWBDomain::make[2]: Leaving directory 'D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp
TRACE::2021-05-04.17:02:18::SCWBDomain::/ps7_cortexa9_0/libsrc/devcfg_v3_6/src'

TRACE::2021-05-04.17:02:18::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_6/src"

TRACE::2021-05-04.17:02:18::SCWBDomain::make -C ps7_cortexa9_0/libsrc/dmaps_v2_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2021-05-04.17:02:18::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2021-05-04.17:02:18::SCWBDomain::rtfiles -g -Wall -Wextra"

TRACE::2021-05-04.17:02:18::SCWBDomain::make[2]: Entering directory 'D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bs
TRACE::2021-05-04.17:02:18::SCWBDomain::p/ps7_cortexa9_0/libsrc/dmaps_v2_6/src'

TRACE::2021-05-04.17:02:18::SCWBDomain::make[2]: Leaving directory 'D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp
TRACE::2021-05-04.17:02:18::SCWBDomain::/ps7_cortexa9_0/libsrc/dmaps_v2_6/src'

TRACE::2021-05-04.17:02:18::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/emacps_v3_11/src"

TRACE::2021-05-04.17:02:18::SCWBDomain::make -C ps7_cortexa9_0/libsrc/emacps_v3_11/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2021-05-04.17:02:18::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2021-05-04.17:02:18::SCWBDomain::tartfiles -g -Wall -Wextra"

TRACE::2021-05-04.17:02:18::SCWBDomain::make[2]: Entering directory 'D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bs
TRACE::2021-05-04.17:02:18::SCWBDomain::p/ps7_cortexa9_0/libsrc/emacps_v3_11/src'

TRACE::2021-05-04.17:02:18::SCWBDomain::make[2]: Leaving directory 'D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp
TRACE::2021-05-04.17:02:18::SCWBDomain::/ps7_cortexa9_0/libsrc/emacps_v3_11/src'

TRACE::2021-05-04.17:02:18::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/gpiops_v3_7/src"

TRACE::2021-05-04.17:02:18::SCWBDomain::make -C ps7_cortexa9_0/libsrc/gpiops_v3_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-05-04.17:02:18::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-05-04.17:02:18::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2021-05-04.17:02:18::SCWBDomain::make[2]: Entering directory 'D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bs
TRACE::2021-05-04.17:02:18::SCWBDomain::p/ps7_cortexa9_0/libsrc/gpiops_v3_7/src'

TRACE::2021-05-04.17:02:18::SCWBDomain::make[2]: Leaving directory 'D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp
TRACE::2021-05-04.17:02:18::SCWBDomain::/ps7_cortexa9_0/libsrc/gpiops_v3_7/src'

TRACE::2021-05-04.17:02:18::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/qspips_v3_7/src"

TRACE::2021-05-04.17:02:18::SCWBDomain::make -C ps7_cortexa9_0/libsrc/qspips_v3_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-05-04.17:02:18::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-05-04.17:02:18::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2021-05-04.17:02:18::SCWBDomain::make[2]: Entering directory 'D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bs
TRACE::2021-05-04.17:02:18::SCWBDomain::p/ps7_cortexa9_0/libsrc/qspips_v3_7/src'

TRACE::2021-05-04.17:02:18::SCWBDomain::make[2]: Leaving directory 'D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp
TRACE::2021-05-04.17:02:18::SCWBDomain::/ps7_cortexa9_0/libsrc/qspips_v3_7/src'

TRACE::2021-05-04.17:02:18::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scugic_v4_2/src"

TRACE::2021-05-04.17:02:18::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scugic_v4_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-05-04.17:02:18::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-05-04.17:02:18::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2021-05-04.17:02:18::SCWBDomain::make[2]: Entering directory 'D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bs
TRACE::2021-05-04.17:02:18::SCWBDomain::p/ps7_cortexa9_0/libsrc/scugic_v4_2/src'

TRACE::2021-05-04.17:02:18::SCWBDomain::make[2]: Leaving directory 'D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp
TRACE::2021-05-04.17:02:18::SCWBDomain::/ps7_cortexa9_0/libsrc/scugic_v4_2/src'

TRACE::2021-05-04.17:02:18::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_2/src"

TRACE::2021-05-04.17:02:18::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scutimer_v2_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2021-05-04.17:02:18::SCWBDomain::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2021-05-04.17:02:18::SCWBDomain::startfiles -g -Wall -Wextra"

TRACE::2021-05-04.17:02:18::SCWBDomain::make[2]: Entering directory 'D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bs
TRACE::2021-05-04.17:02:18::SCWBDomain::p/ps7_cortexa9_0/libsrc/scutimer_v2_2/src'

TRACE::2021-05-04.17:02:18::SCWBDomain::make[2]: Leaving directory 'D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp
TRACE::2021-05-04.17:02:18::SCWBDomain::/ps7_cortexa9_0/libsrc/scutimer_v2_2/src'

TRACE::2021-05-04.17:02:18::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_2/src"

TRACE::2021-05-04.17:02:18::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-05-04.17:02:18::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-05-04.17:02:18::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2021-05-04.17:02:18::SCWBDomain::make[2]: Entering directory 'D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bs
TRACE::2021-05-04.17:02:18::SCWBDomain::p/ps7_cortexa9_0/libsrc/scuwdt_v2_2/src'

TRACE::2021-05-04.17:02:18::SCWBDomain::make[2]: Leaving directory 'D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp
TRACE::2021-05-04.17:02:18::SCWBDomain::/ps7_cortexa9_0/libsrc/scuwdt_v2_2/src'

TRACE::2021-05-04.17:02:18::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/sdps_v3_9/src"

TRACE::2021-05-04.17:02:18::SCWBDomain::make -C ps7_cortexa9_0/libsrc/sdps_v3_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2021-05-04.17:02:18::SCWBDomain::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2021-05-04.17:02:18::SCWBDomain::tfiles -g -Wall -Wextra"

TRACE::2021-05-04.17:02:18::SCWBDomain::make[2]: Entering directory 'D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bs
TRACE::2021-05-04.17:02:18::SCWBDomain::p/ps7_cortexa9_0/libsrc/sdps_v3_9/src'

TRACE::2021-05-04.17:02:18::SCWBDomain::make[2]: Leaving directory 'D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp
TRACE::2021-05-04.17:02:18::SCWBDomain::/ps7_cortexa9_0/libsrc/sdps_v3_9/src'

TRACE::2021-05-04.17:02:18::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/standalone_v7_2/src"

TRACE::2021-05-04.17:02:18::SCWBDomain::make -C ps7_cortexa9_0/libsrc/standalone_v7_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2021-05-04.17:02:18::SCWBDomain::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2021-05-04.17:02:18::SCWBDomain::nostartfiles -g -Wall -Wextra"

TRACE::2021-05-04.17:02:18::SCWBDomain::make[2]: Entering directory 'D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bs
TRACE::2021-05-04.17:02:18::SCWBDomain::p/ps7_cortexa9_0/libsrc/standalone_v7_2/src'

TRACE::2021-05-04.17:02:18::SCWBDomain::make[3]: Entering directory 'D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bs
TRACE::2021-05-04.17:02:18::SCWBDomain::p/ps7_cortexa9_0/libsrc/standalone_v7_2/src/profile'

TRACE::2021-05-04.17:02:18::SCWBDomain::make[3]: Leaving directory 'D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp
TRACE::2021-05-04.17:02:18::SCWBDomain::/ps7_cortexa9_0/libsrc/standalone_v7_2/src/profile'

TRACE::2021-05-04.17:02:18::SCWBDomain::make[2]: Leaving directory 'D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp
TRACE::2021-05-04.17:02:18::SCWBDomain::/ps7_cortexa9_0/libsrc/standalone_v7_2/src'

TRACE::2021-05-04.17:02:18::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_9/src"

TRACE::2021-05-04.17:02:18::SCWBDomain::make -C ps7_cortexa9_0/libsrc/uartps_v3_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-05-04.17:02:18::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-05-04.17:02:18::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2021-05-04.17:02:18::SCWBDomain::make[2]: Entering directory 'D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bs
TRACE::2021-05-04.17:02:18::SCWBDomain::p/ps7_cortexa9_0/libsrc/uartps_v3_9/src'

TRACE::2021-05-04.17:02:18::SCWBDomain::make[2]: Leaving directory 'D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp
TRACE::2021-05-04.17:02:18::SCWBDomain::/ps7_cortexa9_0/libsrc/uartps_v3_9/src'

TRACE::2021-05-04.17:02:18::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/usbps_v2_5/src"

TRACE::2021-05-04.17:02:18::SCWBDomain::make -C ps7_cortexa9_0/libsrc/usbps_v2_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2021-05-04.17:02:18::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2021-05-04.17:02:18::SCWBDomain::rtfiles -g -Wall -Wextra"

TRACE::2021-05-04.17:02:18::SCWBDomain::make[2]: Entering directory 'D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bs
TRACE::2021-05-04.17:02:18::SCWBDomain::p/ps7_cortexa9_0/libsrc/usbps_v2_5/src'

TRACE::2021-05-04.17:02:18::SCWBDomain::make[2]: Leaving directory 'D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp
TRACE::2021-05-04.17:02:18::SCWBDomain::/ps7_cortexa9_0/libsrc/usbps_v2_5/src'

TRACE::2021-05-04.17:02:19::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_4/src"

TRACE::2021-05-04.17:02:19::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xadcps_v2_4/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-05-04.17:02:19::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-05-04.17:02:19::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2021-05-04.17:02:19::SCWBDomain::make[2]: Entering directory 'D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bs
TRACE::2021-05-04.17:02:19::SCWBDomain::p/ps7_cortexa9_0/libsrc/xadcps_v2_4/src'

TRACE::2021-05-04.17:02:19::SCWBDomain::make[2]: Leaving directory 'D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp
TRACE::2021-05-04.17:02:19::SCWBDomain::/ps7_cortexa9_0/libsrc/xadcps_v2_4/src'

TRACE::2021-05-04.17:02:19::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xilffs_v4_3/src"

TRACE::2021-05-04.17:02:19::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilffs_v4_3/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-05-04.17:02:19::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-05-04.17:02:19::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2021-05-04.17:02:19::SCWBDomain::make[2]: Entering directory 'D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bs
TRACE::2021-05-04.17:02:19::SCWBDomain::p/ps7_cortexa9_0/libsrc/xilffs_v4_3/src'

TRACE::2021-05-04.17:02:19::SCWBDomain::make[2]: Leaving directory 'D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp
TRACE::2021-05-04.17:02:19::SCWBDomain::/ps7_cortexa9_0/libsrc/xilffs_v4_3/src'

TRACE::2021-05-04.17:02:19::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xilrsa_v1_6/src"

TRACE::2021-05-04.17:02:19::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilrsa_v1_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-05-04.17:02:19::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-05-04.17:02:19::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2021-05-04.17:02:19::SCWBDomain::make[2]: Entering directory 'D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bs
TRACE::2021-05-04.17:02:19::SCWBDomain::p/ps7_cortexa9_0/libsrc/xilrsa_v1_6/src'

TRACE::2021-05-04.17:02:19::SCWBDomain::make[2]: Leaving directory 'D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp
TRACE::2021-05-04.17:02:19::SCWBDomain::/ps7_cortexa9_0/libsrc/xilrsa_v1_6/src'

TRACE::2021-05-04.17:02:19::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/axidma_v9_11/src"

TRACE::2021-05-04.17:02:19::SCWBDomain::make -C ps7_cortexa9_0/libsrc/axidma_v9_11/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2021-05-04.17:02:19::SCWBDomain::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2021-05-04.17:02:19::SCWBDomain::tfiles -g -Wall -Wextra"

TRACE::2021-05-04.17:02:19::SCWBDomain::make[2]: Entering directory 'D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bs
TRACE::2021-05-04.17:02:19::SCWBDomain::p/ps7_cortexa9_0/libsrc/axidma_v9_11/src'

TRACE::2021-05-04.17:02:19::SCWBDomain::"Compiling axidma"

TRACE::2021-05-04.17:02:19::SCWBDomain::make[2]: Leaving directory 'D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp
TRACE::2021-05-04.17:02:19::SCWBDomain::/ps7_cortexa9_0/libsrc/axidma_v9_11/src'

TRACE::2021-05-04.17:02:19::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src"

TRACE::2021-05-04.17:02:19::SCWBDomain::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2021-05-04.17:02:19::SCWBDomain::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2021-05-04.17:02:19::SCWBDomain:: -nostartfiles -g -Wall -Wextra"

TRACE::2021-05-04.17:02:19::SCWBDomain::make[2]: Entering directory 'D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bs
TRACE::2021-05-04.17:02:19::SCWBDomain::p/ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src'

TRACE::2021-05-04.17:02:19::SCWBDomain::"Compiling coresightps_dcc"

TRACE::2021-05-04.17:02:19::SCWBDomain::make[2]: Leaving directory 'D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp
TRACE::2021-05-04.17:02:19::SCWBDomain::/ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src'

TRACE::2021-05-04.17:02:19::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src"

TRACE::2021-05-04.17:02:19::SCWBDomain::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2021-05-04.17:02:19::SCWBDomain::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2021-05-04.17:02:19::SCWBDomain::ostartfiles -g -Wall -Wextra"

TRACE::2021-05-04.17:02:19::SCWBDomain::make[2]: Entering directory 'D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bs
TRACE::2021-05-04.17:02:19::SCWBDomain::p/ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src'

TRACE::2021-05-04.17:02:19::SCWBDomain::"Compiling cpu_cortexa9"

TRACE::2021-05-04.17:02:19::SCWBDomain::make[2]: Leaving directory 'D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp
TRACE::2021-05-04.17:02:19::SCWBDomain::/ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src'

TRACE::2021-05-04.17:02:19::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/ddrps_v1_1/src"

TRACE::2021-05-04.17:02:19::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ddrps_v1_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2021-05-04.17:02:19::SCWBDomain::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2021-05-04.17:02:19::SCWBDomain::iles -g -Wall -Wextra"

TRACE::2021-05-04.17:02:19::SCWBDomain::make[2]: Entering directory 'D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bs
TRACE::2021-05-04.17:02:19::SCWBDomain::p/ps7_cortexa9_0/libsrc/ddrps_v1_1/src'

TRACE::2021-05-04.17:02:20::SCWBDomain::"Compiling ddrps"

TRACE::2021-05-04.17:02:20::SCWBDomain::make[2]: Leaving directory 'D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp
TRACE::2021-05-04.17:02:20::SCWBDomain::/ps7_cortexa9_0/libsrc/ddrps_v1_1/src'

TRACE::2021-05-04.17:02:20::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/devcfg_v3_6/src"

TRACE::2021-05-04.17:02:20::SCWBDomain::make -C ps7_cortexa9_0/libsrc/devcfg_v3_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-05-04.17:02:20::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-05-04.17:02:20::SCWBDomain::files -g -Wall -Wextra"

TRACE::2021-05-04.17:02:20::SCWBDomain::make[2]: Entering directory 'D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bs
TRACE::2021-05-04.17:02:20::SCWBDomain::p/ps7_cortexa9_0/libsrc/devcfg_v3_6/src'

TRACE::2021-05-04.17:02:20::SCWBDomain::"Compiling devcfg"

TRACE::2021-05-04.17:02:20::SCWBDomain::make[2]: Leaving directory 'D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp
TRACE::2021-05-04.17:02:20::SCWBDomain::/ps7_cortexa9_0/libsrc/devcfg_v3_6/src'

TRACE::2021-05-04.17:02:20::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/dmaps_v2_6/src"

TRACE::2021-05-04.17:02:20::SCWBDomain::make -C ps7_cortexa9_0/libsrc/dmaps_v2_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2021-05-04.17:02:20::SCWBDomain::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2021-05-04.17:02:20::SCWBDomain::iles -g -Wall -Wextra"

TRACE::2021-05-04.17:02:20::SCWBDomain::make[2]: Entering directory 'D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bs
TRACE::2021-05-04.17:02:20::SCWBDomain::p/ps7_cortexa9_0/libsrc/dmaps_v2_6/src'

TRACE::2021-05-04.17:02:20::SCWBDomain::"Compiling dmaps"

TRACE::2021-05-04.17:02:21::SCWBDomain::make[2]: Leaving directory 'D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp
TRACE::2021-05-04.17:02:21::SCWBDomain::/ps7_cortexa9_0/libsrc/dmaps_v2_6/src'

TRACE::2021-05-04.17:02:21::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/emacps_v3_11/src"

TRACE::2021-05-04.17:02:21::SCWBDomain::make -C ps7_cortexa9_0/libsrc/emacps_v3_11/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2021-05-04.17:02:21::SCWBDomain::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2021-05-04.17:02:21::SCWBDomain::tfiles -g -Wall -Wextra"

TRACE::2021-05-04.17:02:21::SCWBDomain::make[2]: Entering directory 'D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bs
TRACE::2021-05-04.17:02:21::SCWBDomain::p/ps7_cortexa9_0/libsrc/emacps_v3_11/src'

TRACE::2021-05-04.17:02:21::SCWBDomain::"Compiling emacps"

TRACE::2021-05-04.17:02:21::SCWBDomain::make[2]: Leaving directory 'D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp
TRACE::2021-05-04.17:02:21::SCWBDomain::/ps7_cortexa9_0/libsrc/emacps_v3_11/src'

TRACE::2021-05-04.17:02:21::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/gpiops_v3_7/src"

TRACE::2021-05-04.17:02:21::SCWBDomain::make -C ps7_cortexa9_0/libsrc/gpiops_v3_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-05-04.17:02:21::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-05-04.17:02:21::SCWBDomain::files -g -Wall -Wextra"

TRACE::2021-05-04.17:02:21::SCWBDomain::make[2]: Entering directory 'D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bs
TRACE::2021-05-04.17:02:21::SCWBDomain::p/ps7_cortexa9_0/libsrc/gpiops_v3_7/src'

TRACE::2021-05-04.17:02:21::SCWBDomain::"Compiling gpiops"

TRACE::2021-05-04.17:02:22::SCWBDomain::make[2]: Leaving directory 'D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp
TRACE::2021-05-04.17:02:22::SCWBDomain::/ps7_cortexa9_0/libsrc/gpiops_v3_7/src'

TRACE::2021-05-04.17:02:22::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/qspips_v3_7/src"

TRACE::2021-05-04.17:02:22::SCWBDomain::make -C ps7_cortexa9_0/libsrc/qspips_v3_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-05-04.17:02:22::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-05-04.17:02:22::SCWBDomain::files -g -Wall -Wextra"

TRACE::2021-05-04.17:02:22::SCWBDomain::make[2]: Entering directory 'D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bs
TRACE::2021-05-04.17:02:22::SCWBDomain::p/ps7_cortexa9_0/libsrc/qspips_v3_7/src'

TRACE::2021-05-04.17:02:22::SCWBDomain::"Compiling qspips"

TRACE::2021-05-04.17:02:23::SCWBDomain::make[2]: Leaving directory 'D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp
TRACE::2021-05-04.17:02:23::SCWBDomain::/ps7_cortexa9_0/libsrc/qspips_v3_7/src'

TRACE::2021-05-04.17:02:23::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/scugic_v4_2/src"

TRACE::2021-05-04.17:02:23::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scugic_v4_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-05-04.17:02:23::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-05-04.17:02:23::SCWBDomain::files -g -Wall -Wextra"

TRACE::2021-05-04.17:02:23::SCWBDomain::make[2]: Entering directory 'D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bs
TRACE::2021-05-04.17:02:23::SCWBDomain::p/ps7_cortexa9_0/libsrc/scugic_v4_2/src'

TRACE::2021-05-04.17:02:23::SCWBDomain::"Compiling scugic"

TRACE::2021-05-04.17:02:23::SCWBDomain::make[2]: Leaving directory 'D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp
TRACE::2021-05-04.17:02:23::SCWBDomain::/ps7_cortexa9_0/libsrc/scugic_v4_2/src'

TRACE::2021-05-04.17:02:23::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/scutimer_v2_2/src"

TRACE::2021-05-04.17:02:23::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scutimer_v2_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2021-05-04.17:02:23::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2021-05-04.17:02:23::SCWBDomain::rtfiles -g -Wall -Wextra"

TRACE::2021-05-04.17:02:23::SCWBDomain::make[2]: Entering directory 'D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bs
TRACE::2021-05-04.17:02:23::SCWBDomain::p/ps7_cortexa9_0/libsrc/scutimer_v2_2/src'

TRACE::2021-05-04.17:02:23::SCWBDomain::"Compiling scutimer"

TRACE::2021-05-04.17:02:24::SCWBDomain::make[2]: Leaving directory 'D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp
TRACE::2021-05-04.17:02:24::SCWBDomain::/ps7_cortexa9_0/libsrc/scutimer_v2_2/src'

TRACE::2021-05-04.17:02:24::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/scuwdt_v2_2/src"

TRACE::2021-05-04.17:02:24::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-05-04.17:02:24::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-05-04.17:02:24::SCWBDomain::files -g -Wall -Wextra"

TRACE::2021-05-04.17:02:24::SCWBDomain::make[2]: Entering directory 'D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bs
TRACE::2021-05-04.17:02:24::SCWBDomain::p/ps7_cortexa9_0/libsrc/scuwdt_v2_2/src'

TRACE::2021-05-04.17:02:24::SCWBDomain::"Compiling scuwdt"

TRACE::2021-05-04.17:02:24::SCWBDomain::make[2]: Leaving directory 'D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp
TRACE::2021-05-04.17:02:24::SCWBDomain::/ps7_cortexa9_0/libsrc/scuwdt_v2_2/src'

TRACE::2021-05-04.17:02:24::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/sdps_v3_9/src"

TRACE::2021-05-04.17:02:24::SCWBDomain::make -C ps7_cortexa9_0/libsrc/sdps_v3_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARC
TRACE::2021-05-04.17:02:24::SCWBDomain::HIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfi
TRACE::2021-05-04.17:02:24::SCWBDomain::les -g -Wall -Wextra"

TRACE::2021-05-04.17:02:24::SCWBDomain::make[2]: Entering directory 'D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bs
TRACE::2021-05-04.17:02:24::SCWBDomain::p/ps7_cortexa9_0/libsrc/sdps_v3_9/src'

TRACE::2021-05-04.17:02:24::SCWBDomain::"Compiling sdps"

TRACE::2021-05-04.17:02:25::SCWBDomain::make[2]: Leaving directory 'D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp
TRACE::2021-05-04.17:02:25::SCWBDomain::/ps7_cortexa9_0/libsrc/sdps_v3_9/src'

TRACE::2021-05-04.17:02:25::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/standalone_v7_2/src"

TRACE::2021-05-04.17:02:25::SCWBDomain::make -C ps7_cortexa9_0/libsrc/standalone_v7_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2021-05-04.17:02:25::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2021-05-04.17:02:25::SCWBDomain::tartfiles -g -Wall -Wextra"

TRACE::2021-05-04.17:02:25::SCWBDomain::make[2]: Entering directory 'D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bs
TRACE::2021-05-04.17:02:25::SCWBDomain::p/ps7_cortexa9_0/libsrc/standalone_v7_2/src'

TRACE::2021-05-04.17:02:25::SCWBDomain::"Compiling standalone"

TRACE::2021-05-04.17:02:27::SCWBDomain::make[3]: Entering directory 'D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bs
TRACE::2021-05-04.17:02:27::SCWBDomain::p/ps7_cortexa9_0/libsrc/standalone_v7_2/src/profile'

TRACE::2021-05-04.17:02:27::SCWBDomain::make[3]: Leaving directory 'D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp
TRACE::2021-05-04.17:02:27::SCWBDomain::/ps7_cortexa9_0/libsrc/standalone_v7_2/src/profile'

TRACE::2021-05-04.17:02:27::SCWBDomain::make[2]: Leaving directory 'D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp
TRACE::2021-05-04.17:02:27::SCWBDomain::/ps7_cortexa9_0/libsrc/standalone_v7_2/src'

TRACE::2021-05-04.17:02:27::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/uartps_v3_9/src"

TRACE::2021-05-04.17:02:27::SCWBDomain::make -C ps7_cortexa9_0/libsrc/uartps_v3_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-05-04.17:02:27::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-05-04.17:02:27::SCWBDomain::files -g -Wall -Wextra"

TRACE::2021-05-04.17:02:27::SCWBDomain::make[2]: Entering directory 'D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bs
TRACE::2021-05-04.17:02:27::SCWBDomain::p/ps7_cortexa9_0/libsrc/uartps_v3_9/src'

TRACE::2021-05-04.17:02:27::SCWBDomain::"Compiling uartps"

TRACE::2021-05-04.17:02:28::SCWBDomain::make[2]: Leaving directory 'D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp
TRACE::2021-05-04.17:02:28::SCWBDomain::/ps7_cortexa9_0/libsrc/uartps_v3_9/src'

TRACE::2021-05-04.17:02:28::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/usbps_v2_5/src"

TRACE::2021-05-04.17:02:28::SCWBDomain::make -C ps7_cortexa9_0/libsrc/usbps_v2_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2021-05-04.17:02:28::SCWBDomain::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2021-05-04.17:02:28::SCWBDomain::iles -g -Wall -Wextra"

TRACE::2021-05-04.17:02:28::SCWBDomain::make[2]: Entering directory 'D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bs
TRACE::2021-05-04.17:02:28::SCWBDomain::p/ps7_cortexa9_0/libsrc/usbps_v2_5/src'

TRACE::2021-05-04.17:02:28::SCWBDomain::"Compiling usbps"

TRACE::2021-05-04.17:02:28::SCWBDomain::make[2]: Leaving directory 'D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp
TRACE::2021-05-04.17:02:28::SCWBDomain::/ps7_cortexa9_0/libsrc/usbps_v2_5/src'

TRACE::2021-05-04.17:02:28::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/xadcps_v2_4/src"

TRACE::2021-05-04.17:02:28::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xadcps_v2_4/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-05-04.17:02:28::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-05-04.17:02:28::SCWBDomain::files -g -Wall -Wextra"

TRACE::2021-05-04.17:02:28::SCWBDomain::make[2]: Entering directory 'D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bs
TRACE::2021-05-04.17:02:28::SCWBDomain::p/ps7_cortexa9_0/libsrc/xadcps_v2_4/src'

TRACE::2021-05-04.17:02:28::SCWBDomain::"Compiling xadcps"

TRACE::2021-05-04.17:02:29::SCWBDomain::make[2]: Leaving directory 'D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp
TRACE::2021-05-04.17:02:29::SCWBDomain::/ps7_cortexa9_0/libsrc/xadcps_v2_4/src'

TRACE::2021-05-04.17:02:29::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/xilffs_v4_3/src"

TRACE::2021-05-04.17:02:29::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilffs_v4_3/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-05-04.17:02:29::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-05-04.17:02:29::SCWBDomain::files -g -Wall -Wextra"

TRACE::2021-05-04.17:02:29::SCWBDomain::make[2]: Entering directory 'D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bs
TRACE::2021-05-04.17:02:29::SCWBDomain::p/ps7_cortexa9_0/libsrc/xilffs_v4_3/src'

TRACE::2021-05-04.17:02:29::SCWBDomain::"Compiling XilFFs Library"

TRACE::2021-05-04.17:02:30::SCWBDomain::make[2]: Leaving directory 'D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp
TRACE::2021-05-04.17:02:30::SCWBDomain::/ps7_cortexa9_0/libsrc/xilffs_v4_3/src'

TRACE::2021-05-04.17:02:30::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/xilrsa_v1_6/src"

TRACE::2021-05-04.17:02:30::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilrsa_v1_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-05-04.17:02:30::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-05-04.17:02:30::SCWBDomain::files -g -Wall -Wextra"

TRACE::2021-05-04.17:02:30::SCWBDomain::make[2]: Entering directory 'D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bs
TRACE::2021-05-04.17:02:30::SCWBDomain::p/ps7_cortexa9_0/libsrc/xilrsa_v1_6/src'

TRACE::2021-05-04.17:02:30::SCWBDomain::make[2]: Leaving directory 'D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp
TRACE::2021-05-04.17:02:30::SCWBDomain::/ps7_cortexa9_0/libsrc/xilrsa_v1_6/src'

TRACE::2021-05-04.17:02:30::SCWBDomain::'Finished building libraries'

TRACE::2021-05-04.17:02:30::SCWBDomain::make[1]: Leaving directory 'D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp
TRACE::2021-05-04.17:02:30::SCWBDomain::'

TRACE::2021-05-04.17:02:30::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c sd.c -o sd.o -Izynq_fsbl_bsp/ps7_cort
TRACE::2021-05-04.17:02:30::SCWBDomain::exa9_0/include -I.

TRACE::2021-05-04.17:02:30::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c nand.c -o nand.o -Izynq_fsbl_bsp/ps7_
TRACE::2021-05-04.17:02:30::SCWBDomain::cortexa9_0/include -I.

TRACE::2021-05-04.17:02:30::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c image_mover.c -o image_mover.o -Izynq
TRACE::2021-05-04.17:02:30::SCWBDomain::_fsbl_bsp/ps7_cortexa9_0/include -I.

TRACE::2021-05-04.17:02:30::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c md5.c -o md5.o -Izynq_fsbl_bsp/ps7_co
TRACE::2021-05-04.17:02:30::SCWBDomain::rtexa9_0/include -I.

TRACE::2021-05-04.17:02:30::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c fsbl_hooks.c -o fsbl_hooks.o -Izynq_f
TRACE::2021-05-04.17:02:30::SCWBDomain::sbl_bsp/ps7_cortexa9_0/include -I.

TRACE::2021-05-04.17:02:30::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c main.c -o main.o -Izynq_fsbl_bsp/ps7_
TRACE::2021-05-04.17:02:30::SCWBDomain::cortexa9_0/include -I.

TRACE::2021-05-04.17:02:31::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c rsa.c -o rsa.o -Izynq_fsbl_bsp/ps7_co
TRACE::2021-05-04.17:02:31::SCWBDomain::rtexa9_0/include -I.

TRACE::2021-05-04.17:02:31::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c nor.c -o nor.o -Izynq_fsbl_bsp/ps7_co
TRACE::2021-05-04.17:02:31::SCWBDomain::rtexa9_0/include -I.

TRACE::2021-05-04.17:02:31::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c qspi.c -o qspi.o -Izynq_fsbl_bsp/ps7_
TRACE::2021-05-04.17:02:31::SCWBDomain::cortexa9_0/include -I.

TRACE::2021-05-04.17:02:31::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c ps7_init.c -o ps7_init.o -Izynq_fsbl_
TRACE::2021-05-04.17:02:31::SCWBDomain::bsp/ps7_cortexa9_0/include -I.

TRACE::2021-05-04.17:02:31::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c pcap.c -o pcap.o -Izynq_fsbl_bsp/ps7_
TRACE::2021-05-04.17:02:31::SCWBDomain::cortexa9_0/include -I.

TRACE::2021-05-04.17:02:31::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c fsbl_handoff.S -o fsbl_handoff.o -Izy
TRACE::2021-05-04.17:02:31::SCWBDomain::nq_fsbl_bsp/ps7_cortexa9_0/include -I.

TRACE::2021-05-04.17:02:31::SCWBDomain::arm-none-eabi-gcc -o executable.elf  sd.o  nand.o  image_mover.o  md5.o  fsbl_hooks.o  main.o  rsa.o  nor.o  qspi.o  ps7_init.o
TRACE::2021-05-04.17:02:31::SCWBDomain::  pcap.o  fsbl_handoff.o -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=
TRACE::2021-05-04.17:02:31::SCWBDomain::hard -Wl,-build-id=none -specs=Xilinx.spec  -lrsa -Wl,--start-group,-lxil,-lgcc,-lc,--end-group -Wl,--start-group,-lxilffs,-lxi
TRACE::2021-05-04.17:02:31::SCWBDomain::l,-lgcc,-lc,--end-group -Wl,--start-group,-lrsa,-lxil,-lgcc,-lc,--end-group                                    -Wl,--gc-section
TRACE::2021-05-04.17:02:31::SCWBDomain::s -Lzynq_fsbl_bsp/ps7_cortexa9_0/lib -L./ -Tlscript.ld

LOG::2021-05-04.17:02:31::SCWSystem::Checking the domain standalone_domain
LOG::2021-05-04.17:02:31::SCWSystem::Not a boot domain 
LOG::2021-05-04.17:02:31::SCWSystem::Started Processing the domain standalone_domain
TRACE::2021-05-04.17:02:31::SCWDomain::Generating domain artifcats
TRACE::2021-05-04.17:02:31::SCWMssOS::Generating standalone artifcats
TRACE::2021-05-04.17:02:31::SCWMssOS::Copying the qemu file from  D:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt To D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/export/simple_hw/sw/simple_hw/qemu/
TRACE::2021-05-04.17:02:31::SCWMssOS::Copying the qemu file from  D:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt To D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/export/simple_hw/sw/simple_hw/standalone_domain/qemu/
TRACE::2021-05-04.17:02:31::SCWMssOS:: Copying the user libraries. 
TRACE::2021-05-04.17:02:31::SCWPlatform::Trying to open the hw design at D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.17:02:31::SCWPlatform::DSA given D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.17:02:31::SCWPlatform::DSA absoulate path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.17:02:31::SCWPlatform::DSA directory D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw
TRACE::2021-05-04.17:02:31::SCWPlatform:: Platform Path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.17:02:31::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-05-04.17:02:31::SCWPlatform::Trying to set the existing hwdb with name top_simple_16
TRACE::2021-05-04.17:02:31::SCWPlatform::Opened existing hwdb top_simple_16
TRACE::2021-05-04.17:02:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-04.17:02:31::SCWMssOS::Checking the sw design at  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-04.17:02:31::SCWMssOS::DEBUG:  swdes dump  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-05-04.17:02:31::SCWMssOS::Sw design exists and opened at  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-04.17:02:31::SCWMssOS::Completed writing the mss file at D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2021-05-04.17:02:31::SCWMssOS::Mss edits present, copying mssfile into export location D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-04.17:02:31::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2021-05-04.17:02:31::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2021-05-04.17:02:31::SCWDomain::Building the domain as part of full build :  standalone_domain
TRACE::2021-05-04.17:02:31::SCWMssOS::doing bsp build ... 
TRACE::2021-05-04.17:02:31::SCWMssOS::System Command Ran  D: & cd  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp & make 
TRACE::2021-05-04.17:02:31::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/axidma_v9_11/src"

TRACE::2021-05-04.17:02:31::SCWMssOS::make -C ps7_cortexa9_0/libsrc/axidma_v9_11/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2021-05-04.17:02:31::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2021-05-04.17:02:31::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2021-05-04.17:02:31::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src"

TRACE::2021-05-04.17:02:31::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2021-05-04.17:02:31::SCWMssOS::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2021-05-04.17:02:31::SCWMssOS::ard -nostartfiles -g -Wall -Wextra"

TRACE::2021-05-04.17:02:31::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src"

TRACE::2021-05-04.17:02:31::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2021-05-04.17:02:31::SCWMssOS::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2021-05-04.17:02:31::SCWMssOS:: -nostartfiles -g -Wall -Wextra"

TRACE::2021-05-04.17:02:31::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_1/src"

TRACE::2021-05-04.17:02:31::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2021-05-04.17:02:31::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2021-05-04.17:02:31::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2021-05-04.17:02:31::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_6/src"

TRACE::2021-05-04.17:02:31::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-05-04.17:02:31::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-05-04.17:02:31::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2021-05-04.17:02:31::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_6/src"

TRACE::2021-05-04.17:02:31::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2021-05-04.17:02:31::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2021-05-04.17:02:31::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2021-05-04.17:02:31::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/emacps_v3_11/src"

TRACE::2021-05-04.17:02:31::SCWMssOS::make -C ps7_cortexa9_0/libsrc/emacps_v3_11/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2021-05-04.17:02:31::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2021-05-04.17:02:31::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2021-05-04.17:02:31::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/gpiops_v3_7/src"

TRACE::2021-05-04.17:02:31::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpiops_v3_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-05-04.17:02:31::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-05-04.17:02:31::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2021-05-04.17:02:31::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/qspips_v3_7/src"

TRACE::2021-05-04.17:02:31::SCWMssOS::make -C ps7_cortexa9_0/libsrc/qspips_v3_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-05-04.17:02:31::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-05-04.17:02:31::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2021-05-04.17:02:31::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scugic_v4_2/src"

TRACE::2021-05-04.17:02:31::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v4_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-05-04.17:02:31::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-05-04.17:02:31::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2021-05-04.17:02:32::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_2/src"

TRACE::2021-05-04.17:02:32::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2021-05-04.17:02:32::SCWMssOS::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2021-05-04.17:02:32::SCWMssOS::startfiles -g -Wall -Wextra"

TRACE::2021-05-04.17:02:32::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_2/src"

TRACE::2021-05-04.17:02:32::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-05-04.17:02:32::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-05-04.17:02:32::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2021-05-04.17:02:32::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/sdps_v3_9/src"

TRACE::2021-05-04.17:02:32::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v3_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2021-05-04.17:02:32::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2021-05-04.17:02:32::SCWMssOS::tfiles -g -Wall -Wextra"

TRACE::2021-05-04.17:02:32::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/standalone_v7_2/src"

TRACE::2021-05-04.17:02:32::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v7_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2021-05-04.17:02:32::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2021-05-04.17:02:32::SCWMssOS::nostartfiles -g -Wall -Wextra"

TRACE::2021-05-04.17:02:32::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_9/src"

TRACE::2021-05-04.17:02:32::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-05-04.17:02:32::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-05-04.17:02:32::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2021-05-04.17:02:32::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/usbps_v2_5/src"

TRACE::2021-05-04.17:02:32::SCWMssOS::make -C ps7_cortexa9_0/libsrc/usbps_v2_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2021-05-04.17:02:32::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2021-05-04.17:02:32::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2021-05-04.17:02:32::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_4/src"

TRACE::2021-05-04.17:02:32::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_4/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-05-04.17:02:32::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-05-04.17:02:32::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2021-05-04.17:02:32::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/xilffs_v4_3/src"

TRACE::2021-05-04.17:02:32::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xilffs_v4_3/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-05-04.17:02:32::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-05-04.17:02:32::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2021-05-04.17:02:32::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/axidma_v9_11/src"

TRACE::2021-05-04.17:02:32::SCWMssOS::make -C ps7_cortexa9_0/libsrc/axidma_v9_11/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2021-05-04.17:02:32::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2021-05-04.17:02:32::SCWMssOS::tfiles -g -Wall -Wextra"

TRACE::2021-05-04.17:02:32::SCWMssOS::"Compiling axidma"

TRACE::2021-05-04.17:02:33::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src"

TRACE::2021-05-04.17:02:33::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2021-05-04.17:02:33::SCWMssOS::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2021-05-04.17:02:33::SCWMssOS:: -nostartfiles -g -Wall -Wextra"

TRACE::2021-05-04.17:02:33::SCWMssOS::"Compiling coresightps_dcc"

TRACE::2021-05-04.17:02:33::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src"

TRACE::2021-05-04.17:02:33::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2021-05-04.17:02:33::SCWMssOS::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2021-05-04.17:02:33::SCWMssOS::ostartfiles -g -Wall -Wextra"

TRACE::2021-05-04.17:02:33::SCWMssOS::"Compiling cpu_cortexa9"

TRACE::2021-05-04.17:02:33::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/ddrps_v1_1/src"

TRACE::2021-05-04.17:02:33::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2021-05-04.17:02:33::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2021-05-04.17:02:33::SCWMssOS::iles -g -Wall -Wextra"

TRACE::2021-05-04.17:02:33::SCWMssOS::"Compiling ddrps"

TRACE::2021-05-04.17:02:33::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/devcfg_v3_6/src"

TRACE::2021-05-04.17:02:33::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-05-04.17:02:33::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-05-04.17:02:33::SCWMssOS::files -g -Wall -Wextra"

TRACE::2021-05-04.17:02:33::SCWMssOS::"Compiling devcfg"

TRACE::2021-05-04.17:02:33::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/dmaps_v2_6/src"

TRACE::2021-05-04.17:02:33::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2021-05-04.17:02:33::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2021-05-04.17:02:33::SCWMssOS::iles -g -Wall -Wextra"

TRACE::2021-05-04.17:02:33::SCWMssOS::"Compiling dmaps"

TRACE::2021-05-04.17:02:34::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/emacps_v3_11/src"

TRACE::2021-05-04.17:02:34::SCWMssOS::make -C ps7_cortexa9_0/libsrc/emacps_v3_11/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2021-05-04.17:02:34::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2021-05-04.17:02:34::SCWMssOS::tfiles -g -Wall -Wextra"

TRACE::2021-05-04.17:02:34::SCWMssOS::"Compiling emacps"

TRACE::2021-05-04.17:02:35::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/gpiops_v3_7/src"

TRACE::2021-05-04.17:02:35::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpiops_v3_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-05-04.17:02:35::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-05-04.17:02:35::SCWMssOS::files -g -Wall -Wextra"

TRACE::2021-05-04.17:02:35::SCWMssOS::"Compiling gpiops"

TRACE::2021-05-04.17:02:35::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/qspips_v3_7/src"

TRACE::2021-05-04.17:02:35::SCWMssOS::make -C ps7_cortexa9_0/libsrc/qspips_v3_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-05-04.17:02:35::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-05-04.17:02:35::SCWMssOS::files -g -Wall -Wextra"

TRACE::2021-05-04.17:02:35::SCWMssOS::"Compiling qspips"

TRACE::2021-05-04.17:02:36::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scugic_v4_2/src"

TRACE::2021-05-04.17:02:36::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v4_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-05-04.17:02:36::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-05-04.17:02:36::SCWMssOS::files -g -Wall -Wextra"

TRACE::2021-05-04.17:02:36::SCWMssOS::"Compiling scugic"

TRACE::2021-05-04.17:02:37::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scutimer_v2_2/src"

TRACE::2021-05-04.17:02:37::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2021-05-04.17:02:37::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2021-05-04.17:02:37::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2021-05-04.17:02:37::SCWMssOS::"Compiling scutimer"

TRACE::2021-05-04.17:02:37::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scuwdt_v2_2/src"

TRACE::2021-05-04.17:02:37::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-05-04.17:02:37::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-05-04.17:02:37::SCWMssOS::files -g -Wall -Wextra"

TRACE::2021-05-04.17:02:37::SCWMssOS::"Compiling scuwdt"

TRACE::2021-05-04.17:02:37::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/sdps_v3_9/src"

TRACE::2021-05-04.17:02:37::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v3_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARC
TRACE::2021-05-04.17:02:37::SCWMssOS::HIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfi
TRACE::2021-05-04.17:02:37::SCWMssOS::les -g -Wall -Wextra"

TRACE::2021-05-04.17:02:37::SCWMssOS::"Compiling sdps"

TRACE::2021-05-04.17:02:38::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/standalone_v7_2/src"

TRACE::2021-05-04.17:02:38::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v7_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2021-05-04.17:02:38::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2021-05-04.17:02:38::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2021-05-04.17:02:38::SCWMssOS::"Compiling standalone"

TRACE::2021-05-04.17:02:40::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/uartps_v3_9/src"

TRACE::2021-05-04.17:02:40::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-05-04.17:02:40::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-05-04.17:02:40::SCWMssOS::files -g -Wall -Wextra"

TRACE::2021-05-04.17:02:40::SCWMssOS::"Compiling uartps"

TRACE::2021-05-04.17:02:41::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/usbps_v2_5/src"

TRACE::2021-05-04.17:02:41::SCWMssOS::make -C ps7_cortexa9_0/libsrc/usbps_v2_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2021-05-04.17:02:41::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2021-05-04.17:02:41::SCWMssOS::iles -g -Wall -Wextra"

TRACE::2021-05-04.17:02:41::SCWMssOS::"Compiling usbps"

TRACE::2021-05-04.17:02:42::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/xadcps_v2_4/src"

TRACE::2021-05-04.17:02:42::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_4/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-05-04.17:02:42::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-05-04.17:02:42::SCWMssOS::files -g -Wall -Wextra"

TRACE::2021-05-04.17:02:42::SCWMssOS::"Compiling xadcps"

TRACE::2021-05-04.17:02:42::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/xilffs_v4_3/src"

TRACE::2021-05-04.17:02:42::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xilffs_v4_3/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-05-04.17:02:42::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-05-04.17:02:42::SCWMssOS::files -g -Wall -Wextra"

TRACE::2021-05-04.17:02:42::SCWMssOS::"Compiling XilFFs Library"

TRACE::2021-05-04.17:02:43::SCWMssOS::'Finished building libraries'

TRACE::2021-05-04.17:02:43::SCWMssOS::Copying to export directory.
TRACE::2021-05-04.17:02:43::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2021-05-04.17:02:43::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2021-05-04.17:02:43::SCWSystem::Completed Processing the domain standalone_domain
LOG::2021-05-04.17:02:43::SCWSystem::Completed Processing the sysconfig simple_hw
LOG::2021-05-04.17:02:43::SCWPlatform::Completed generating the artifacts for system configuration simple_hw
TRACE::2021-05-04.17:02:43::SCWPlatform::Started preparing the platform 
TRACE::2021-05-04.17:02:43::SCWSystem::Writing the bif file for system config simple_hw
TRACE::2021-05-04.17:02:43::SCWSystem::dir created 
TRACE::2021-05-04.17:02:43::SCWSystem::Writing the bif 
TRACE::2021-05-04.17:02:43::SCWPlatform::Started writing the spfm file 
TRACE::2021-05-04.17:02:43::SCWPlatform::Started writing the xpfm file 
TRACE::2021-05-04.17:02:43::SCWPlatform::Completed generating the platform
TRACE::2021-05-04.17:02:43::SCWMssOS::Saving the mss changes D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-04.17:02:43::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-05-04.17:02:43::SCWMssOS::Completed writemss as part of save.
TRACE::2021-05-04.17:02:43::SCWMssOS::Commit changes completed.
TRACE::2021-05-04.17:02:43::SCWMssOS::Saving the mss changes D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-04.17:02:43::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-05-04.17:02:43::SCWMssOS::Completed writemss as part of save.
TRACE::2021-05-04.17:02:43::SCWMssOS::Commit changes completed.
TRACE::2021-05-04.17:02:43::SCWPlatform::Trying to open the hw design at D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.17:02:43::SCWPlatform::DSA given D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.17:02:43::SCWPlatform::DSA absoulate path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.17:02:43::SCWPlatform::DSA directory D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw
TRACE::2021-05-04.17:02:43::SCWPlatform:: Platform Path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.17:02:43::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-05-04.17:02:43::SCWPlatform::Trying to set the existing hwdb with name top_simple_16
TRACE::2021-05-04.17:02:43::SCWPlatform::Opened existing hwdb top_simple_16
TRACE::2021-05-04.17:02:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-04.17:02:43::SCWMssOS::Checking the sw design at  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-04.17:02:43::SCWMssOS::DEBUG:  swdes dump  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-05-04.17:02:43::SCWMssOS::Sw design exists and opened at  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-04.17:02:43::SCWPlatform::Trying to open the hw design at D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.17:02:43::SCWPlatform::DSA given D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.17:02:43::SCWPlatform::DSA absoulate path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.17:02:43::SCWPlatform::DSA directory D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw
TRACE::2021-05-04.17:02:43::SCWPlatform:: Platform Path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.17:02:43::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-05-04.17:02:43::SCWPlatform::Trying to set the existing hwdb with name top_simple_16
TRACE::2021-05-04.17:02:43::SCWPlatform::Opened existing hwdb top_simple_16
TRACE::2021-05-04.17:02:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-04.17:02:43::SCWMssOS::Checking the sw design at  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-04.17:02:43::SCWMssOS::DEBUG:  swdes dump  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-05-04.17:02:43::SCWMssOS::Sw design exists and opened at  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-04.17:02:43::SCWWriter::formatted JSON is {
	"platformName":	"simple_hw",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"simple_hw",
	"platHandOff":	"D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/top_simple.xsa",
	"platIntHandOff":	"<platformDir>/hw/top_simple.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"simple_hw",
	"systems":	[{
			"systemName":	"simple_hw",
			"systemDesc":	"simple_hw",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"simple_hw",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"3c0a30bf8dd8567f6f4993dd134ea95a",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"D:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"D:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"ba9b700ab38403a5570b4c2dd9dc39e7",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2021-05-04.17:02:43::SCWPlatform::updated the xpfm file.
TRACE::2021-05-04.17:02:43::SCWPlatform::Trying to open the hw design at D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.17:02:43::SCWPlatform::DSA given D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.17:02:43::SCWPlatform::DSA absoulate path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.17:02:43::SCWPlatform::DSA directory D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw
TRACE::2021-05-04.17:02:43::SCWPlatform:: Platform Path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.17:02:43::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-05-04.17:02:43::SCWPlatform::Trying to set the existing hwdb with name top_simple_16
TRACE::2021-05-04.17:02:43::SCWPlatform::Opened existing hwdb top_simple_16
TRACE::2021-05-04.17:02:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-04.17:02:43::SCWMssOS::Checking the sw design at  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-04.17:02:43::SCWMssOS::DEBUG:  swdes dump  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-05-04.17:02:43::SCWMssOS::Sw design exists and opened at  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-04.17:20:49::SCWPlatform::Clearing the existing platform
TRACE::2021-05-04.17:20:49::SCWSystem::Clearing the existing sysconfig
TRACE::2021-05-04.17:20:49::SCWBDomain::clearing the fsbl build
TRACE::2021-05-04.17:20:49::SCWMssOS::Removing the swdes entry for  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-04.17:20:49::SCWMssOS::Removing the swdes entry for  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-04.17:20:49::SCWSystem::Clearing the domains completed.
TRACE::2021-05-04.17:20:49::SCWPlatform::Clearing the opened hw db.
TRACE::2021-05-04.17:20:49::SCWPlatform::DSA given D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.17:20:49::SCWPlatform::DSA absoulate path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.17:20:49::SCWPlatform:: Platform location is D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw
TRACE::2021-05-04.17:20:49::SCWPlatform:: Platform Path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.17:20:49::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-05-04.17:20:49::SCWPlatform::Removing the HwDB with name D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.17:20:49::SCWPlatform::Trying to open the hw design at D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.17:20:49::SCWPlatform::DSA given D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.17:20:49::SCWPlatform::DSA absoulate path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.17:20:49::SCWPlatform::DSA directory D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw
TRACE::2021-05-04.17:20:49::SCWPlatform:: Platform Path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.17:20:49::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-05-04.17:20:49::SCWPlatform::Do not have an existing db opened. 
TRACE::2021-05-04.17:20:53::SCWPlatform::Opened new HwDB with name top_simple_18
TRACE::2021-05-04.17:20:53::SCWReader::Active system found as  simple_hw
TRACE::2021-05-04.17:20:53::SCWReader::Handling sysconfig simple_hw
TRACE::2021-05-04.17:20:53::SCWDomain::checking for install qemu data   : 
TRACE::2021-05-04.17:20:53::SCWDomain:: Using the QEMU Data from install at  : D:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/
TRACE::2021-05-04.17:20:53::SCWDomain:: Using the QEMU args  from install at  : D:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2021-05-04.17:20:53::SCWPlatform::Trying to open the hw design at D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.17:20:53::SCWPlatform::DSA given D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.17:20:53::SCWPlatform::DSA absoulate path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.17:20:53::SCWPlatform::DSA directory D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw
TRACE::2021-05-04.17:20:53::SCWPlatform:: Platform Path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.17:20:53::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-05-04.17:20:53::SCWPlatform::Trying to set the existing hwdb with name top_simple_18
TRACE::2021-05-04.17:20:53::SCWPlatform::Opened existing hwdb top_simple_18
TRACE::2021-05-04.17:20:53::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-04.17:20:53::SCWPlatform::Trying to open the hw design at D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.17:20:53::SCWPlatform::DSA given D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.17:20:53::SCWPlatform::DSA absoulate path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.17:20:53::SCWPlatform::DSA directory D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw
TRACE::2021-05-04.17:20:53::SCWPlatform:: Platform Path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.17:20:53::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-05-04.17:20:53::SCWPlatform::Trying to set the existing hwdb with name top_simple_18
TRACE::2021-05-04.17:20:53::SCWPlatform::Opened existing hwdb top_simple_18
TRACE::2021-05-04.17:20:53::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-04.17:20:53::SCWPlatform::Trying to open the hw design at D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.17:20:53::SCWPlatform::DSA given D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.17:20:53::SCWPlatform::DSA absoulate path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.17:20:53::SCWPlatform::DSA directory D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw
TRACE::2021-05-04.17:20:53::SCWPlatform:: Platform Path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.17:20:53::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-05-04.17:20:53::SCWPlatform::Trying to set the existing hwdb with name top_simple_18
TRACE::2021-05-04.17:20:53::SCWPlatform::Opened existing hwdb top_simple_18
TRACE::2021-05-04.17:20:53::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-04.17:20:53::SCWReader::Boot application domain added for zynq_fsbl
TRACE::2021-05-04.17:20:53::SCWPlatform::Trying to open the hw design at D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.17:20:53::SCWPlatform::DSA given D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.17:20:53::SCWPlatform::DSA absoulate path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.17:20:53::SCWPlatform::DSA directory D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw
TRACE::2021-05-04.17:20:53::SCWPlatform:: Platform Path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.17:20:53::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-05-04.17:20:53::SCWPlatform::Trying to set the existing hwdb with name top_simple_18
TRACE::2021-05-04.17:20:53::SCWPlatform::Opened existing hwdb top_simple_18
TRACE::2021-05-04.17:20:53::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-04.17:20:53::SCWMssOS::Checking the sw design at  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-04.17:20:53::SCWMssOS::DEBUG:  swdes dump  
TRACE::2021-05-04.17:20:53::SCWMssOS::No sw design opened at  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-04.17:20:53::SCWMssOS::mss exists loading the mss file  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-04.17:20:53::SCWMssOS::Opened the sw design from mss  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-04.17:20:53::SCWMssOS::Adding the swdes entry D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2021-05-04.17:20:53::SCWMssOS::updating the scw layer about changes
TRACE::2021-05-04.17:20:53::SCWMssOS::Opened the sw design.  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-04.17:20:53::SCWPlatform::Trying to open the hw design at D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.17:20:53::SCWPlatform::DSA given D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.17:20:53::SCWPlatform::DSA absoulate path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.17:20:53::SCWPlatform::DSA directory D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw
TRACE::2021-05-04.17:20:53::SCWPlatform:: Platform Path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.17:20:53::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-05-04.17:20:53::SCWPlatform::Trying to set the existing hwdb with name top_simple_18
TRACE::2021-05-04.17:20:53::SCWPlatform::Opened existing hwdb top_simple_18
TRACE::2021-05-04.17:20:53::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-04.17:20:53::SCWMssOS::Checking the sw design at  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-04.17:20:53::SCWMssOS::DEBUG:  swdes dump  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-05-04.17:20:53::SCWMssOS::Sw design exists and opened at  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-04.17:20:53::SCWMssOS:: library already available in sw design:  xilffs:4.3
TRACE::2021-05-04.17:20:53::SCWPlatform::Trying to open the hw design at D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.17:20:53::SCWPlatform::DSA given D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.17:20:53::SCWPlatform::DSA absoulate path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.17:20:53::SCWPlatform::DSA directory D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw
TRACE::2021-05-04.17:20:53::SCWPlatform:: Platform Path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.17:20:53::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-05-04.17:20:53::SCWPlatform::Trying to set the existing hwdb with name top_simple_18
TRACE::2021-05-04.17:20:53::SCWPlatform::Opened existing hwdb top_simple_18
TRACE::2021-05-04.17:20:53::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-04.17:20:53::SCWMssOS::Checking the sw design at  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-04.17:20:53::SCWMssOS::DEBUG:  swdes dump  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-05-04.17:20:53::SCWMssOS::Sw design exists and opened at  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-04.17:20:53::SCWMssOS:: library already available in sw design:  xilrsa:1.6
TRACE::2021-05-04.17:20:53::SCWMssOS::Saving the mss changes D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-04.17:20:53::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-05-04.17:20:53::SCWMssOS::Completed writemss as part of save.
TRACE::2021-05-04.17:20:53::SCWMssOS::Commit changes completed.
TRACE::2021-05-04.17:20:53::SCWReader::Adding prebuilt librarypaths as   
TRACE::2021-05-04.17:20:53::SCWReader::Adding prebuilt incpaths  as   
TRACE::2021-05-04.17:20:53::SCWPlatform::Trying to open the hw design at D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.17:20:53::SCWPlatform::DSA given D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.17:20:53::SCWPlatform::DSA absoulate path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.17:20:53::SCWPlatform::DSA directory D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw
TRACE::2021-05-04.17:20:53::SCWPlatform:: Platform Path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.17:20:53::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-05-04.17:20:53::SCWPlatform::Trying to set the existing hwdb with name top_simple_18
TRACE::2021-05-04.17:20:53::SCWPlatform::Opened existing hwdb top_simple_18
TRACE::2021-05-04.17:20:53::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-04.17:20:53::SCWMssOS::Checking the sw design at  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-04.17:20:53::SCWMssOS::DEBUG:  swdes dump  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-05-04.17:20:53::SCWMssOS::Sw design exists and opened at  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-04.17:20:53::SCWReader::No isolation master present  
TRACE::2021-05-04.17:20:53::SCWDomain::checking for install qemu data   : 
TRACE::2021-05-04.17:20:53::SCWDomain:: Using the QEMU Data from install at  : D:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/
TRACE::2021-05-04.17:20:53::SCWDomain:: Using the QEMU args  from install at  : D:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2021-05-04.17:20:53::SCWPlatform::Trying to open the hw design at D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.17:20:53::SCWPlatform::DSA given D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.17:20:53::SCWPlatform::DSA absoulate path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.17:20:53::SCWPlatform::DSA directory D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw
TRACE::2021-05-04.17:20:53::SCWPlatform:: Platform Path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.17:20:53::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-05-04.17:20:53::SCWPlatform::Trying to set the existing hwdb with name top_simple_18
TRACE::2021-05-04.17:20:53::SCWPlatform::Opened existing hwdb top_simple_18
TRACE::2021-05-04.17:20:53::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-04.17:20:53::SCWPlatform::Trying to open the hw design at D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.17:20:53::SCWPlatform::DSA given D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.17:20:53::SCWPlatform::DSA absoulate path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.17:20:53::SCWPlatform::DSA directory D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw
TRACE::2021-05-04.17:20:53::SCWPlatform:: Platform Path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.17:20:53::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-05-04.17:20:53::SCWPlatform::Trying to set the existing hwdb with name top_simple_18
TRACE::2021-05-04.17:20:53::SCWPlatform::Opened existing hwdb top_simple_18
TRACE::2021-05-04.17:20:53::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-04.17:20:53::SCWPlatform::Trying to open the hw design at D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.17:20:53::SCWPlatform::DSA given D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.17:20:53::SCWPlatform::DSA absoulate path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.17:20:53::SCWPlatform::DSA directory D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw
TRACE::2021-05-04.17:20:53::SCWPlatform:: Platform Path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.17:20:53::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-05-04.17:20:53::SCWPlatform::Trying to set the existing hwdb with name top_simple_18
TRACE::2021-05-04.17:20:53::SCWPlatform::Opened existing hwdb top_simple_18
TRACE::2021-05-04.17:20:53::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-04.17:20:53::SCWMssOS::Checking the sw design at  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-04.17:20:53::SCWMssOS::DEBUG:  swdes dump  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-05-04.17:20:53::SCWMssOS::No sw design opened at  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-04.17:20:53::SCWMssOS::mss exists loading the mss file  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-04.17:20:53::SCWMssOS::Opened the sw design from mss  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-04.17:20:53::SCWMssOS::Adding the swdes entry D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2021-05-04.17:20:53::SCWMssOS::updating the scw layer about changes
TRACE::2021-05-04.17:20:53::SCWMssOS::Opened the sw design.  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-04.17:20:53::SCWPlatform::Trying to open the hw design at D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.17:20:53::SCWPlatform::DSA given D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.17:20:53::SCWPlatform::DSA absoulate path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.17:20:53::SCWPlatform::DSA directory D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw
TRACE::2021-05-04.17:20:53::SCWPlatform:: Platform Path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.17:20:53::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-05-04.17:20:53::SCWPlatform::Trying to set the existing hwdb with name top_simple_18
TRACE::2021-05-04.17:20:53::SCWPlatform::Opened existing hwdb top_simple_18
TRACE::2021-05-04.17:20:53::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-04.17:20:53::SCWMssOS::Checking the sw design at  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-04.17:20:53::SCWMssOS::DEBUG:  swdes dump  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-05-04.17:20:53::SCWMssOS::Sw design exists and opened at  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-04.17:20:53::SCWMssOS:: library already available in sw design:  xilffs:4.3
TRACE::2021-05-04.17:20:53::SCWMssOS::Saving the mss changes D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-04.17:20:53::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-05-04.17:20:53::SCWMssOS::Completed writemss as part of save.
TRACE::2021-05-04.17:20:53::SCWMssOS::Commit changes completed.
TRACE::2021-05-04.17:20:53::SCWReader::Adding prebuilt librarypaths as   
TRACE::2021-05-04.17:20:53::SCWReader::Adding prebuilt incpaths  as   
TRACE::2021-05-04.17:20:53::SCWPlatform::Trying to open the hw design at D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.17:20:53::SCWPlatform::DSA given D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.17:20:53::SCWPlatform::DSA absoulate path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.17:20:53::SCWPlatform::DSA directory D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw
TRACE::2021-05-04.17:20:53::SCWPlatform:: Platform Path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.17:20:53::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-05-04.17:20:53::SCWPlatform::Trying to set the existing hwdb with name top_simple_18
TRACE::2021-05-04.17:20:53::SCWPlatform::Opened existing hwdb top_simple_18
TRACE::2021-05-04.17:20:53::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-04.17:20:53::SCWMssOS::Checking the sw design at  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-04.17:20:53::SCWMssOS::DEBUG:  swdes dump  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-05-04.17:20:53::SCWMssOS::Sw design exists and opened at  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-04.17:20:53::SCWReader::No isolation master present  
TRACE::2021-05-04.17:21:00::SCWPlatform::Trying to open the hw design at D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.17:21:00::SCWPlatform::DSA given D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.17:21:00::SCWPlatform::DSA absoulate path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.17:21:00::SCWPlatform::DSA directory D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw
TRACE::2021-05-04.17:21:00::SCWPlatform:: Platform Path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.17:21:00::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-05-04.17:21:00::SCWPlatform::Trying to set the existing hwdb with name top_simple_18
TRACE::2021-05-04.17:21:00::SCWPlatform::Opened existing hwdb top_simple_18
TRACE::2021-05-04.17:21:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-04.17:21:00::SCWPlatform::DSA given D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/tempdsa/top_simple.xsa
TRACE::2021-05-04.17:21:00::SCWPlatform::DSA absoulate path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/tempdsa/top_simple.xsa
TRACE::2021-05-04.17:21:00::SCWPlatform:: Platform location is D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/tempdsa
TRACE::2021-05-04.17:21:00::SCWPlatform:: Platform Path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/tempdsa/top_simple.xsa
TRACE::2021-05-04.17:21:00::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-05-04.17:21:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-04.17:21:03::SCWMssOS::Doing hw sync for the mss in domain: zynq_fsbl
TRACE::2021-05-04.17:21:03::SCWPlatform::Trying to open the hw design at D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.17:21:03::SCWPlatform::DSA given D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.17:21:03::SCWPlatform::DSA absoulate path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.17:21:03::SCWPlatform::DSA directory D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw
TRACE::2021-05-04.17:21:03::SCWPlatform:: Platform Path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.17:21:03::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-05-04.17:21:03::SCWPlatform::Trying to set the existing hwdb with name top_simple_18
TRACE::2021-05-04.17:21:03::SCWPlatform::Opened existing hwdb top_simple_18
TRACE::2021-05-04.17:21:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-04.17:21:03::SCWPlatform::Trying to open the hw design at D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.17:21:03::SCWPlatform::DSA given D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.17:21:03::SCWPlatform::DSA absoulate path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.17:21:03::SCWPlatform::DSA directory D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw
TRACE::2021-05-04.17:21:03::SCWPlatform:: Platform Path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.17:21:03::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-05-04.17:21:03::SCWPlatform::Trying to set the existing hwdb with name top_simple_18
TRACE::2021-05-04.17:21:03::SCWPlatform::Opened existing hwdb top_simple_18
TRACE::2021-05-04.17:21:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-04.17:21:03::SCWMssOS::Checking the sw design at  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-04.17:21:03::SCWMssOS::DEBUG:  swdes dump  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-05-04.17:21:03::SCWMssOS::Sw design exists and opened at  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-04.17:21:03::SCWPlatform::Trying to open the hw design at D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/tempdsa/top_simple.xsa
TRACE::2021-05-04.17:21:03::SCWPlatform::DSA given D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/tempdsa/top_simple.xsa
TRACE::2021-05-04.17:21:03::SCWPlatform::DSA absoulate path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/tempdsa/top_simple.xsa
TRACE::2021-05-04.17:21:03::SCWPlatform::DSA directory D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/tempdsa
TRACE::2021-05-04.17:21:03::SCWPlatform:: Platform Path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/tempdsa/top_simple.xsa
TRACE::2021-05-04.17:21:03::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-05-04.17:21:03::SCWPlatform::update - Opened existing hwdb top_simple_19
TRACE::2021-05-04.17:21:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-04.17:21:03::SCWMssOS::Doing hw sync for the mss in domain: standalone_domain
TRACE::2021-05-04.17:21:03::SCWPlatform::Trying to open the hw design at D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.17:21:03::SCWPlatform::DSA given D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.17:21:03::SCWPlatform::DSA absoulate path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.17:21:03::SCWPlatform::DSA directory D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw
TRACE::2021-05-04.17:21:03::SCWPlatform:: Platform Path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.17:21:03::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-05-04.17:21:03::SCWPlatform::Trying to set the existing hwdb with name top_simple_18
TRACE::2021-05-04.17:21:03::SCWPlatform::Opened existing hwdb top_simple_18
TRACE::2021-05-04.17:21:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-04.17:21:03::SCWPlatform::Trying to open the hw design at D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.17:21:03::SCWPlatform::DSA given D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.17:21:03::SCWPlatform::DSA absoulate path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.17:21:03::SCWPlatform::DSA directory D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw
TRACE::2021-05-04.17:21:03::SCWPlatform:: Platform Path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.17:21:03::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-05-04.17:21:03::SCWPlatform::Trying to set the existing hwdb with name top_simple_18
TRACE::2021-05-04.17:21:03::SCWPlatform::Opened existing hwdb top_simple_18
TRACE::2021-05-04.17:21:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-04.17:21:03::SCWMssOS::Checking the sw design at  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-04.17:21:03::SCWMssOS::DEBUG:  swdes dump  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-05-04.17:21:03::SCWMssOS::Sw design exists and opened at  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-04.17:21:03::SCWPlatform::Trying to open the hw design at D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/tempdsa/top_simple.xsa
TRACE::2021-05-04.17:21:03::SCWPlatform::DSA given D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/tempdsa/top_simple.xsa
TRACE::2021-05-04.17:21:03::SCWPlatform::DSA absoulate path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/tempdsa/top_simple.xsa
TRACE::2021-05-04.17:21:03::SCWPlatform::DSA directory D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/tempdsa
TRACE::2021-05-04.17:21:03::SCWPlatform:: Platform Path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/tempdsa/top_simple.xsa
TRACE::2021-05-04.17:21:03::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-05-04.17:21:03::SCWPlatform::update - Opened existing hwdb top_simple_19
TRACE::2021-05-04.17:21:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-04.17:21:03::SCWMssOS::Saving the mss changes D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-04.17:21:03::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-05-04.17:21:03::SCWMssOS::Completed writemss as part of save.
TRACE::2021-05-04.17:21:03::SCWMssOS::Commit changes completed.
TRACE::2021-05-04.17:21:03::SCWMssOS::Completed hw sync for the mss in domain: zynq_fsbl
TRACE::2021-05-04.17:21:03::SCWMssOS::Removing the swdes entry for  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-04.17:21:03::SCWMssOS::Saving the mss changes D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-04.17:21:03::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-05-04.17:21:03::SCWMssOS::Completed writemss as part of save.
TRACE::2021-05-04.17:21:03::SCWMssOS::Commit changes completed.
TRACE::2021-05-04.17:21:03::SCWMssOS::Completed hw sync for the mss in domain: standalone_domain
TRACE::2021-05-04.17:21:03::SCWMssOS::Removing the swdes entry for  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-04.17:21:03::SCWPlatform::Trying to open the hw design at D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.17:21:03::SCWPlatform::DSA given D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.17:21:03::SCWPlatform::DSA absoulate path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.17:21:03::SCWPlatform::DSA directory D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw
TRACE::2021-05-04.17:21:03::SCWPlatform:: Platform Path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.17:21:03::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-05-04.17:21:03::SCWPlatform::Do not have an existing db opened. 
TRACE::2021-05-04.17:21:06::SCWPlatform::Opened new HwDB with name top_simple_20
TRACE::2021-05-04.17:21:06::SCWPlatform::Trying to open the hw design at D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.17:21:06::SCWPlatform::DSA given D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.17:21:06::SCWPlatform::DSA absoulate path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.17:21:06::SCWPlatform::DSA directory D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw
TRACE::2021-05-04.17:21:06::SCWPlatform:: Platform Path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.17:21:06::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-05-04.17:21:06::SCWPlatform::Trying to set the existing hwdb with name top_simple_20
TRACE::2021-05-04.17:21:06::SCWPlatform::Opened existing hwdb top_simple_20
TRACE::2021-05-04.17:21:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-04.17:21:06::SCWMssOS::Checking the sw design at  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-04.17:21:06::SCWMssOS::DEBUG:  swdes dump  
TRACE::2021-05-04.17:21:06::SCWMssOS::No sw design opened at  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-04.17:21:06::SCWMssOS::mss exists loading the mss file  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-04.17:21:06::SCWMssOS::Opened the sw design from mss  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-04.17:21:06::SCWMssOS::Adding the swdes entry D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2021-05-04.17:21:06::SCWMssOS::updating the scw layer about changes
TRACE::2021-05-04.17:21:06::SCWMssOS::Opened the sw design.  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-04.17:21:06::SCWMssOS::Saving the mss changes D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-04.17:21:06::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-05-04.17:21:06::SCWMssOS::Completed writemss as part of save.
TRACE::2021-05-04.17:21:06::SCWMssOS::Commit changes completed.
TRACE::2021-05-04.17:21:06::SCWMssOS::Saving the mss changes D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-04.17:21:06::SCWMssOS::Adding the swdes entry, mss present, able to open swdb D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2021-05-04.17:21:06::SCWMssOS::Writing the mss file completed D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-04.17:21:06::SCWMssOS::Commit changes completed.
TRACE::2021-05-04.17:21:06::SCWPlatform::Trying to open the hw design at D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.17:21:06::SCWPlatform::DSA given D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.17:21:06::SCWPlatform::DSA absoulate path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.17:21:06::SCWPlatform::DSA directory D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw
TRACE::2021-05-04.17:21:06::SCWPlatform:: Platform Path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.17:21:06::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-05-04.17:21:06::SCWPlatform::Trying to set the existing hwdb with name top_simple_20
TRACE::2021-05-04.17:21:06::SCWPlatform::Opened existing hwdb top_simple_20
TRACE::2021-05-04.17:21:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-04.17:21:06::SCWMssOS::Checking the sw design at  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-04.17:21:06::SCWMssOS::DEBUG:  swdes dump  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-05-04.17:21:06::SCWMssOS::Sw design exists and opened at  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-04.17:21:06::SCWPlatform::Trying to open the hw design at D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.17:21:06::SCWPlatform::DSA given D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.17:21:06::SCWPlatform::DSA absoulate path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.17:21:06::SCWPlatform::DSA directory D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw
TRACE::2021-05-04.17:21:06::SCWPlatform:: Platform Path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.17:21:06::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-05-04.17:21:06::SCWPlatform::Trying to set the existing hwdb with name top_simple_20
TRACE::2021-05-04.17:21:06::SCWPlatform::Opened existing hwdb top_simple_20
TRACE::2021-05-04.17:21:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-04.17:21:06::SCWMssOS::Checking the sw design at  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-04.17:21:06::SCWMssOS::DEBUG:  swdes dump  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-05-04.17:21:06::SCWMssOS::Sw design exists and opened at  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-04.17:21:06::SCWWriter::formatted JSON is {
	"platformName":	"simple_hw",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"simple_hw",
	"platHandOff":	"D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/top_simple.xsa",
	"platIntHandOff":	"<platformDir>/hw/top_simple.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"simple_hw",
	"systems":	[{
			"systemName":	"simple_hw",
			"systemDesc":	"simple_hw",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"simple_hw",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"3c0a30bf8dd8567f6f4993dd134ea95a",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"D:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"D:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"ba9b700ab38403a5570b4c2dd9dc39e7",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2021-05-04.17:21:15::SCWPlatform::Started generating the artifacts platform simple_hw
TRACE::2021-05-04.17:21:15::SCWPlatform::Sanity checking of platform is completed
LOG::2021-05-04.17:21:15::SCWPlatform::Started generating the artifacts for system configuration simple_hw
LOG::2021-05-04.17:21:15::SCWSystem::Checking the domain zynq_fsbl
LOG::2021-05-04.17:21:15::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2021-05-04.17:21:15::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2021-05-04.17:21:15::SCWDomain::Skipping the build for domain :  zynq_fsbl
LOG::2021-05-04.17:21:15::SCWSystem::Checking the domain standalone_domain
LOG::2021-05-04.17:21:15::SCWSystem::Not a boot domain 
LOG::2021-05-04.17:21:15::SCWSystem::Started Processing the domain standalone_domain
TRACE::2021-05-04.17:21:15::SCWDomain::Generating domain artifcats
TRACE::2021-05-04.17:21:15::SCWMssOS::Generating standalone artifcats
TRACE::2021-05-04.17:21:15::SCWMssOS::Copying the qemu file from  D:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt To D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/export/simple_hw/sw/simple_hw/qemu/
TRACE::2021-05-04.17:21:15::SCWMssOS::Copying the qemu file from  D:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt To D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/export/simple_hw/sw/simple_hw/standalone_domain/qemu/
TRACE::2021-05-04.17:21:15::SCWMssOS:: Copying the user libraries. 
TRACE::2021-05-04.17:21:15::SCWPlatform::Trying to open the hw design at D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.17:21:15::SCWPlatform::DSA given D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.17:21:15::SCWPlatform::DSA absoulate path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.17:21:15::SCWPlatform::DSA directory D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw
TRACE::2021-05-04.17:21:15::SCWPlatform:: Platform Path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.17:21:15::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-05-04.17:21:15::SCWPlatform::Trying to set the existing hwdb with name top_simple_20
TRACE::2021-05-04.17:21:15::SCWPlatform::Opened existing hwdb top_simple_20
TRACE::2021-05-04.17:21:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-04.17:21:15::SCWMssOS::Checking the sw design at  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-04.17:21:15::SCWMssOS::DEBUG:  swdes dump  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-05-04.17:21:15::SCWMssOS::Sw design exists and opened at  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-04.17:21:15::SCWMssOS::Completed writing the mss file at D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2021-05-04.17:21:15::SCWMssOS::Mss edits present, copying mssfile into export location D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-04.17:21:15::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2021-05-04.17:21:15::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2021-05-04.17:21:15::SCWDomain::Skipping the build for domain :  standalone_domain
TRACE::2021-05-04.17:21:15::SCWMssOS::skipping the bsp build ... 
TRACE::2021-05-04.17:21:15::SCWMssOS::Copying to export directory.
TRACE::2021-05-04.17:21:15::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2021-05-04.17:21:15::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2021-05-04.17:21:15::SCWSystem::Completed Processing the domain standalone_domain
LOG::2021-05-04.17:21:15::SCWSystem::Completed Processing the sysconfig simple_hw
LOG::2021-05-04.17:21:15::SCWPlatform::Completed generating the artifacts for system configuration simple_hw
TRACE::2021-05-04.17:21:15::SCWPlatform::Started preparing the platform 
TRACE::2021-05-04.17:21:15::SCWSystem::Writing the bif file for system config simple_hw
TRACE::2021-05-04.17:21:15::SCWSystem::dir created 
TRACE::2021-05-04.17:21:15::SCWSystem::Writing the bif 
TRACE::2021-05-04.17:21:15::SCWPlatform::Started writing the spfm file 
TRACE::2021-05-04.17:21:15::SCWPlatform::Started writing the xpfm file 
TRACE::2021-05-04.17:21:15::SCWPlatform::Completed generating the platform
TRACE::2021-05-04.17:21:15::SCWMssOS::Saving the mss changes D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-04.17:21:15::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-05-04.17:21:15::SCWMssOS::Completed writemss as part of save.
TRACE::2021-05-04.17:21:15::SCWMssOS::Commit changes completed.
TRACE::2021-05-04.17:21:15::SCWMssOS::Saving the mss changes D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-04.17:21:15::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-05-04.17:21:15::SCWMssOS::Completed writemss as part of save.
TRACE::2021-05-04.17:21:15::SCWMssOS::Commit changes completed.
TRACE::2021-05-04.17:21:15::SCWPlatform::Trying to open the hw design at D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.17:21:15::SCWPlatform::DSA given D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.17:21:15::SCWPlatform::DSA absoulate path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.17:21:15::SCWPlatform::DSA directory D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw
TRACE::2021-05-04.17:21:15::SCWPlatform:: Platform Path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.17:21:15::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-05-04.17:21:15::SCWPlatform::Trying to set the existing hwdb with name top_simple_20
TRACE::2021-05-04.17:21:15::SCWPlatform::Opened existing hwdb top_simple_20
TRACE::2021-05-04.17:21:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-04.17:21:15::SCWMssOS::Checking the sw design at  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-04.17:21:15::SCWMssOS::DEBUG:  swdes dump  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-05-04.17:21:15::SCWMssOS::Sw design exists and opened at  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-04.17:21:15::SCWPlatform::Trying to open the hw design at D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.17:21:15::SCWPlatform::DSA given D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.17:21:15::SCWPlatform::DSA absoulate path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.17:21:15::SCWPlatform::DSA directory D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw
TRACE::2021-05-04.17:21:15::SCWPlatform:: Platform Path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.17:21:15::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-05-04.17:21:15::SCWPlatform::Trying to set the existing hwdb with name top_simple_20
TRACE::2021-05-04.17:21:15::SCWPlatform::Opened existing hwdb top_simple_20
TRACE::2021-05-04.17:21:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-04.17:21:15::SCWMssOS::Checking the sw design at  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-04.17:21:15::SCWMssOS::DEBUG:  swdes dump  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-05-04.17:21:15::SCWMssOS::Sw design exists and opened at  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-04.17:21:15::SCWWriter::formatted JSON is {
	"platformName":	"simple_hw",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"simple_hw",
	"platHandOff":	"D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/top_simple.xsa",
	"platIntHandOff":	"<platformDir>/hw/top_simple.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"simple_hw",
	"systems":	[{
			"systemName":	"simple_hw",
			"systemDesc":	"simple_hw",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"simple_hw",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"3c0a30bf8dd8567f6f4993dd134ea95a",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"D:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"D:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"ba9b700ab38403a5570b4c2dd9dc39e7",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2021-05-04.17:21:15::SCWPlatform::updated the xpfm file.
TRACE::2021-05-04.17:21:15::SCWPlatform::Trying to open the hw design at D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.17:21:15::SCWPlatform::DSA given D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.17:21:15::SCWPlatform::DSA absoulate path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.17:21:15::SCWPlatform::DSA directory D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw
TRACE::2021-05-04.17:21:15::SCWPlatform:: Platform Path D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/hw/top_simple.xsa
TRACE::2021-05-04.17:21:15::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-05-04.17:21:15::SCWPlatform::Trying to set the existing hwdb with name top_simple_20
TRACE::2021-05-04.17:21:15::SCWPlatform::Opened existing hwdb top_simple_20
TRACE::2021-05-04.17:21:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-04.17:21:15::SCWMssOS::Checking the sw design at  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-04.17:21:15::SCWMssOS::DEBUG:  swdes dump  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-05-04.17:21:15::SCWMssOS::Sw design exists and opened at  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.vitis/simple_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
