

================================================================
== Vivado HLS Report for 'fir_filter'
================================================================
* Date:           Tue May 26 12:15:58 2020

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        fir
* Solution:       solution2
* Product family: zynq
* Target device:  xc7z010-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 8.510 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      131|      131| 1.310 us | 1.310 us |  131|  131|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------+---------+---------+----------+-----------+-----------+------+----------+
        |              |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name  |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------+---------+---------+----------+-----------+-----------+------+----------+
        |- loop_left   |       59|       59|         4|          1|          1|    57|    yes   |
        |- loop_right  |       59|       59|         4|          1|          1|    57|    yes   |
        +--------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+-------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF  |  LUT  | URAM|
+-----------------+---------+-------+-------+-------+-----+
|DSP              |        -|      -|      -|      -|    -|
|Expression       |        -|     12|      0|    536|    -|
|FIFO             |        -|      -|      -|      -|    -|
|Instance         |        -|      -|      -|      -|    -|
|Memory           |        2|      -|     16|     15|    0|
|Multiplexer      |        -|      -|      -|    305|    -|
|Register         |        0|      -|    703|     64|    -|
+-----------------+---------+-------+-------+-------+-----+
|Total            |        2|     12|    719|    920|    0|
+-----------------+---------+-------+-------+-------+-----+
|Available        |      120|     80|  35200|  17600|    0|
+-----------------+---------+-------+-------+-------+-----+
|Utilization (%)  |        1|     15|      2|      5|    0|
+-----------------+---------+-------+-------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    +---------------------+----------------------+---------+----+----+-----+------+-----+------+-------------+
    |        Memory       |        Module        | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +---------------------+----------------------+---------+----+----+-----+------+-----+------+-------------+
    |c_U                  |fir_filter_c          |        0|  16|  15|    0|    59|   16|     1|          944|
    |shift_reg_left_V_U   |fir_filter_shift_bkb  |        1|   0|   0|    0|    58|   32|     1|         1856|
    |shift_reg_right_V_U  |fir_filter_shift_bkb  |        1|   0|   0|    0|    58|   32|     1|         1856|
    +---------------------+----------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total                |                      |        2|  16|  15|    0|   175|   80|     3|         4656|
    +---------------------+----------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------+----------+-------+---+----+------------+------------+
    |        Variable Name       | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------+----------+-------+---+----+------------+------------+
    |acc_left_V_fu_245_p2        |     *    |      2|  0|  20|          32|          10|
    |acc_right_V_fu_358_p2       |     *    |      2|  0|  20|          10|          32|
    |mul_ln700_1_fu_324_p2       |     *    |      2|  0|  20|          10|          32|
    |mul_ln700_2_fu_397_p2       |     *    |      2|  0|  20|          16|          32|
    |mul_ln700_3_fu_437_p2       |     *    |      2|  0|  20|          10|          32|
    |mul_ln700_fu_284_p2         |     *    |      2|  0|  20|          16|          32|
    |acc_left_V_1_fu_337_p2      |     +    |      0|  0|  54|          47|          47|
    |acc_left_V_2_fu_293_p2      |     +    |      0|  0|  60|          53|          53|
    |acc_right_V_1_fu_450_p2     |     +    |      0|  0|  54|          47|          47|
    |acc_right_V_2_fu_406_p2     |     +    |      0|  0|  60|          53|          53|
    |i_2_fu_373_p2               |     +    |      0|  0|  15|           6|           2|
    |i_fu_260_p2                 |     +    |      0|  0|  15|           6|           2|
    |icmp_ln51_fu_254_p2         |   icmp   |      0|  0|  11|           6|           1|
    |icmp_ln98_fu_367_p2         |   icmp   |      0|  0|  11|           6|           1|
    |datain_left_V_fu_307_p2     |    or    |      0|  0|  32|          32|          18|
    |datain_right_V_fu_420_p2    |    or    |      0|  0|  32|          32|          18|
    |datain_left_V_2_fu_313_p3   |  select  |      0|  0|  32|           1|          32|
    |datain_right_V_2_fu_426_p3  |  select  |      0|  0|  32|           1|          32|
    |ap_enable_pp0               |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_pp1               |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1     |    xor   |      0|  0|   2|           2|           1|
    |ap_enable_reg_pp1_iter1     |    xor   |      0|  0|   2|           2|           1|
    +----------------------------+----------+-------+---+----+------------+------------+
    |Total                       |          |     12|  0| 536|         390|         482|
    +----------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------+----+-----------+-----+-----------+
    |             Name             | LUT| Input Size| Bits| Total Bits|
    +------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                     |  62|         15|    1|         15|
    |ap_enable_reg_pp0_iter1       |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter3       |   9|          2|    1|          2|
    |ap_enable_reg_pp1_iter1       |   9|          2|    1|          2|
    |ap_enable_reg_pp1_iter3       |   9|          2|    1|          2|
    |ap_phi_mux_i_0_phi_fu_193_p4  |   9|          2|    6|         12|
    |ap_phi_mux_i_1_phi_fu_214_p4  |   9|          2|    6|         12|
    |c_address0                    |  15|          3|    6|         18|
    |datain_TDATA_blk_n            |   9|          2|    1|          2|
    |dataout_TDATA_blk_n           |   9|          2|    1|          2|
    |dataout_TDATA_int             |  15|          3|   32|         96|
    |dataout_TLAST_int             |  15|          3|    1|          3|
    |i_0_reg_189                   |   9|          2|    6|         12|
    |i_1_reg_210                   |   9|          2|    6|         12|
    |p_0403_0_reg_179              |   9|          2|   53|        106|
    |p_0412_0_reg_200              |   9|          2|   53|        106|
    |shift_reg_left_V_address0     |  15|          3|    6|         18|
    |shift_reg_left_V_address1     |  15|          3|    6|         18|
    |shift_reg_left_V_d1           |  15|          3|   32|         96|
    |shift_reg_right_V_address0    |  15|          3|    6|         18|
    |shift_reg_right_V_address1    |  15|          3|    6|         18|
    |shift_reg_right_V_d1          |  15|          3|   32|         96|
    +------------------------------+----+-----------+-----+-----------+
    |Total                         | 305|         66|  264|        668|
    +------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------+----+----+-----+-----------+
    |            Name            | FF | LUT| Bits| Const Bits|
    +----------------------------+----+----+-----+-----------+
    |acc_left_V_reg_467          |  41|   0|   42|          1|
    |acc_right_V_reg_532         |  42|   0|   42|          0|
    |ap_CS_fsm                   |  14|   0|   14|          0|
    |ap_enable_reg_pp0_iter0     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3     |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter0     |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter1     |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter2     |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter3     |   1|   0|    1|          0|
    |datain_last_V_val8_reg_576  |   1|   0|    1|          0|
    |datain_last_V_val_reg_511   |   1|   0|    1|          0|
    |datain_left_V_2_reg_516     |  32|   0|   32|          0|
    |datain_right_V_2_reg_581    |  32|   0|   32|          0|
    |i_0_reg_189                 |   6|   0|    6|          0|
    |i_1_reg_210                 |   6|   0|    6|          0|
    |i_2_reg_546                 |   6|   0|    6|          0|
    |i_reg_481                   |   6|   0|    6|          0|
    |icmp_ln51_reg_477           |   1|   0|    1|          0|
    |icmp_ln98_reg_542           |   1|   0|    1|          0|
    |mul_ln700_1_reg_522         |  42|   0|   42|          0|
    |mul_ln700_2_reg_566         |  48|   0|   48|          0|
    |mul_ln700_3_reg_587         |  42|   0|   42|          0|
    |mul_ln700_reg_501           |  48|   0|   48|          0|
    |p_0403_0_reg_179            |  53|   0|   53|          0|
    |p_0412_0_reg_200            |  53|   0|   53|          0|
    |reg_229                     |  32|   0|   32|          0|
    |reg_233                     |  16|   0|   16|          0|
    |reg_237                     |  32|   0|   32|          0|
    |zext_ln58_1_reg_491         |   6|   0|   64|         58|
    |zext_ln99_1_reg_556         |   6|   0|   64|         58|
    |icmp_ln51_reg_477           |  64|  32|    1|          0|
    |icmp_ln98_reg_542           |  64|  32|    1|          0|
    +----------------------------+----+----+-----+-----------+
    |Total                       | 703|  64|  694|        117|
    +----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------+-----+-----+--------------+----------------+--------------+
|    RTL Ports   | Dir | Bits|   Protocol   |  Source Object |    C Type    |
+----------------+-----+-----+--------------+----------------+--------------+
|ap_clk          |  in |    1| ap_ctrl_none |   fir_filter   | return value |
|ap_rst_n        |  in |    1| ap_ctrl_none |   fir_filter   | return value |
|datain_TDATA    |  in |   32|     axis     |  datain_data_V |    pointer   |
|datain_TVALID   |  in |    1|     axis     |  datain_last_V |    pointer   |
|datain_TREADY   | out |    1|     axis     |  datain_last_V |    pointer   |
|datain_TLAST    |  in |    1|     axis     |  datain_last_V |    pointer   |
|dataout_TDATA   | out |   32|     axis     | dataout_data_V |    pointer   |
|dataout_TVALID  | out |    1|     axis     | dataout_last_V |    pointer   |
|dataout_TREADY  |  in |    1|     axis     | dataout_last_V |    pointer   |
|dataout_TLAST   | out |    1|     axis     | dataout_last_V |    pointer   |
+----------------+-----+-----+--------------+----------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 4
  * Pipeline-1: initiation interval (II) = 1, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 20
* Pipeline : 2
  Pipeline-0 : II = 1, D = 4, States = { 5 6 7 8 }
  Pipeline-1 : II = 1, D = 4, States = { 13 14 15 16 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 9 6 
6 --> 7 
7 --> 8 
8 --> 5 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 17 14 
14 --> 15 
15 --> 16 
16 --> 13 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.25>
ST_1 : Operation 21 [2/2] (3.25ns)   --->   "%shift_reg_left_V_loa = load i32* getelementptr inbounds ([58 x i32]* @shift_reg_left_V, i64 0, i64 57), align 4" [fir/fir_filter.cpp:48]   --->   Operation 21 'load' 'shift_reg_left_V_loa' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 58> <RAM>

State 2 <SV = 1> <Delay = 3.25>
ST_2 : Operation 22 [1/2] (3.25ns)   --->   "%shift_reg_left_V_loa = load i32* getelementptr inbounds ([58 x i32]* @shift_reg_left_V, i64 0, i64 57), align 4" [fir/fir_filter.cpp:48]   --->   Operation 22 'load' 'shift_reg_left_V_loa' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 58> <RAM>

State 3 <SV = 2> <Delay = 8.51>
ST_3 : Operation 23 [1/1] (0.00ns)   --->   "%sext_ln68 = sext i32 %shift_reg_left_V_loa to i42" [fir/fir_filter.cpp:48]   --->   Operation 23 'sext' 'sext_ln68' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 24 [1/1] (8.51ns)   --->   "%acc_left_V = mul i42 %sext_ln68, -378" [fir/fir_filter.cpp:48]   --->   Operation 24 'mul' 'acc_left_V' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 1.76>
ST_4 : Operation 25 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %datain_data_V), !map !63"   --->   Operation 25 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 26 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %datain_last_V), !map !69"   --->   Operation 26 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 27 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %dataout_data_V), !map !73"   --->   Operation 27 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 28 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %dataout_last_V), !map !77"   --->   Operation 28 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 29 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([11 x i8]* @fir_filter_str) nounwind"   --->   Operation 29 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 30 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 0, [13 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [fir/fir_filter.cpp:20]   --->   Operation 30 'specinterface' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 31 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %datain_data_V, i1* %datain_last_V, [5 x i8]* @p_str2, i32 1, i32 1, [5 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1)" [fir/fir_filter.cpp:20]   --->   Operation 31 'specinterface' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 32 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %dataout_data_V, i1* %dataout_last_V, [5 x i8]* @p_str2, i32 1, i32 1, [5 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1)" [fir/fir_filter.cpp:20]   --->   Operation 32 'specinterface' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 33 [1/1] (0.00ns)   --->   "%sext_ln68_1 = sext i42 %acc_left_V to i53" [fir/fir_filter.cpp:48]   --->   Operation 33 'sext' 'sext_ln68_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 34 [1/1] (1.76ns)   --->   "br label %0" [fir/fir_filter.cpp:51]   --->   Operation 34 'br' <Predicate = true> <Delay = 1.76>

State 5 <SV = 4> <Delay = 5.07>
ST_5 : Operation 35 [1/1] (0.00ns)   --->   "%p_0403_0 = phi i53 [ %sext_ln68_1, %codeRepl ], [ %acc_left_V_2, %loop_left ]"   --->   Operation 35 'phi' 'p_0403_0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 36 [1/1] (0.00ns)   --->   "%i_0 = phi i6 [ -7, %codeRepl ], [ %i, %loop_left ]"   --->   Operation 36 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 37 [1/1] (1.42ns)   --->   "%icmp_ln51 = icmp eq i6 %i_0, 0" [fir/fir_filter.cpp:51]   --->   Operation 37 'icmp' 'icmp_ln51' <Predicate = true> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 38 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 57, i64 57, i64 57)"   --->   Operation 38 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 39 [1/1] (0.00ns)   --->   "br i1 %icmp_ln51, label %_ZrsILi64ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit11, label %loop_left" [fir/fir_filter.cpp:51]   --->   Operation 39 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 40 [1/1] (1.82ns)   --->   "%i = add i6 %i_0, -1" [fir/fir_filter.cpp:58]   --->   Operation 40 'add' 'i' <Predicate = (!icmp_ln51)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 41 [1/1] (0.00ns)   --->   "%zext_ln58 = zext i6 %i to i64" [fir/fir_filter.cpp:58]   --->   Operation 41 'zext' 'zext_ln58' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_5 : Operation 42 [1/1] (0.00ns)   --->   "%shift_reg_left_V_add = getelementptr [58 x i32]* @shift_reg_left_V, i64 0, i64 %zext_ln58" [fir/fir_filter.cpp:58]   --->   Operation 42 'getelementptr' 'shift_reg_left_V_add' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_5 : Operation 43 [2/2] (3.25ns)   --->   "%shift_reg_left_V_loa_1 = load i32* %shift_reg_left_V_add, align 4" [fir/fir_filter.cpp:58]   --->   Operation 43 'load' 'shift_reg_left_V_loa_1' <Predicate = (!icmp_ln51)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 58> <RAM>
ST_5 : Operation 44 [1/1] (0.00ns)   --->   "%zext_ln58_1 = zext i6 %i_0 to i64" [fir/fir_filter.cpp:58]   --->   Operation 44 'zext' 'zext_ln58_1' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_5 : Operation 45 [1/1] (0.00ns)   --->   "%c_addr = getelementptr [59 x i16]* @c, i64 0, i64 %zext_ln58_1" [fir/fir_filter.cpp:58]   --->   Operation 45 'getelementptr' 'c_addr' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_5 : Operation 46 [2/2] (3.25ns)   --->   "%c_load = load i16* %c_addr, align 2" [fir/fir_filter.cpp:58]   --->   Operation 46 'load' 'c_load' <Predicate = (!icmp_ln51)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 59> <ROM>

State 6 <SV = 5> <Delay = 6.50>
ST_6 : Operation 47 [1/2] (3.25ns)   --->   "%shift_reg_left_V_loa_1 = load i32* %shift_reg_left_V_add, align 4" [fir/fir_filter.cpp:58]   --->   Operation 47 'load' 'shift_reg_left_V_loa_1' <Predicate = (!icmp_ln51)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 58> <RAM>
ST_6 : Operation 48 [1/2] (3.25ns)   --->   "%c_load = load i16* %c_addr, align 2" [fir/fir_filter.cpp:58]   --->   Operation 48 'load' 'c_load' <Predicate = (!icmp_ln51)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 59> <ROM>
ST_6 : Operation 49 [1/1] (0.00ns)   --->   "%shift_reg_left_V_add_1 = getelementptr [58 x i32]* @shift_reg_left_V, i64 0, i64 %zext_ln58_1" [fir/fir_filter.cpp:59]   --->   Operation 49 'getelementptr' 'shift_reg_left_V_add_1' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_6 : Operation 50 [1/1] (3.25ns)   --->   "store i32 %shift_reg_left_V_loa_1, i32* %shift_reg_left_V_add_1, align 4" [fir/fir_filter.cpp:59]   --->   Operation 50 'store' <Predicate = (!icmp_ln51)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 58> <RAM>

State 7 <SV = 6> <Delay = 8.51>
ST_7 : Operation 51 [1/1] (0.00ns)   --->   "%sext_ln700_2 = sext i32 %shift_reg_left_V_loa_1 to i48" [fir/fir_filter.cpp:58]   --->   Operation 51 'sext' 'sext_ln700_2' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_7 : Operation 52 [1/1] (0.00ns)   --->   "%sext_ln700_3 = sext i16 %c_load to i48" [fir/fir_filter.cpp:58]   --->   Operation 52 'sext' 'sext_ln700_3' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_7 : Operation 53 [1/1] (8.51ns)   --->   "%mul_ln700 = mul i48 %sext_ln700_3, %sext_ln700_2" [fir/fir_filter.cpp:58]   --->   Operation 53 'mul' 'mul_ln700' <Predicate = (!icmp_ln51)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 3.23>
ST_8 : Operation 54 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([10 x i8]* @p_str4) nounwind" [fir/fir_filter.cpp:51]   --->   Operation 54 'specloopname' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_8 : Operation 55 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([10 x i8]* @p_str4)" [fir/fir_filter.cpp:51]   --->   Operation 55 'specregionbegin' 'tmp' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_8 : Operation 56 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [fir/fir_filter.cpp:52]   --->   Operation 56 'specpipeline' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_8 : Operation 57 [1/1] (0.00ns)   --->   "%sext_ln700_4 = sext i48 %mul_ln700 to i53" [fir/fir_filter.cpp:58]   --->   Operation 57 'sext' 'sext_ln700_4' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_8 : Operation 58 [1/1] (3.23ns)   --->   "%acc_left_V_2 = add i53 %p_0403_0, %sext_ln700_4" [fir/fir_filter.cpp:58]   --->   Operation 58 'add' 'acc_left_V_2' <Predicate = (!icmp_ln51)> <Delay = 3.23> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 59 [1/1] (0.00ns)   --->   "%empty_4 = call i32 (...)* @_ssdm_op_SpecRegionEnd([10 x i8]* @p_str4, i32 %tmp)" [fir/fir_filter.cpp:60]   --->   Operation 59 'specregionend' 'empty_4' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_8 : Operation 60 [1/1] (0.00ns)   --->   "br label %0" [fir/fir_filter.cpp:51]   --->   Operation 60 'br' <Predicate = (!icmp_ln51)> <Delay = 0.00>

State 9 <SV = 5> <Delay = 3.25>
ST_9 : Operation 61 [1/1] (0.00ns)   --->   "%empty_5 = call { i32, i1 } @_ssdm_op_Read.axis.volatile.i32P.i1P(i32* %datain_data_V, i1* %datain_last_V)" [fir/fir_filter.cpp:19]   --->   Operation 61 'read' 'empty_5' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_9 : Operation 62 [1/1] (0.00ns)   --->   "%datain_left_V_3 = extractvalue { i32, i1 } %empty_5, 0" [fir/fir_filter.cpp:19]   --->   Operation 62 'extractvalue' 'datain_left_V_3' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 63 [1/1] (0.00ns)   --->   "%datain_last_V_val = extractvalue { i32, i1 } %empty_5, 1" [fir/fir_filter.cpp:19]   --->   Operation 63 'extractvalue' 'datain_last_V_val' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 64 [1/1] (0.00ns) (grouped into LUT with out node datain_left_V_2)   --->   "%tmp_2 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %datain_left_V_3, i32 15)" [fir/fir_filter.cpp:66]   --->   Operation 64 'bitselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 65 [1/1] (0.00ns) (grouped into LUT with out node datain_left_V_2)   --->   "%datain_left_V = or i32 %datain_left_V_3, -65536" [fir/fir_filter.cpp:69]   --->   Operation 65 'or' 'datain_left_V' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 66 [1/1] (0.69ns) (out node of the LUT)   --->   "%datain_left_V_2 = select i1 %tmp_2, i32 %datain_left_V, i32 %datain_left_V_3" [fir/fir_filter.cpp:66]   --->   Operation 66 'select' 'datain_left_V_2' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 67 [2/2] (3.25ns)   --->   "%shift_reg_right_V_lo = load i32* getelementptr inbounds ([58 x i32]* @shift_reg_right_V, i64 0, i64 57), align 4" [fir/fir_filter.cpp:95]   --->   Operation 67 'load' 'shift_reg_right_V_lo' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 58> <RAM>

State 10 <SV = 6> <Delay = 8.51>
ST_10 : Operation 68 [1/1] (0.00ns)   --->   "%sext_ln700 = sext i32 %datain_left_V_2 to i42" [fir/fir_filter.cpp:77]   --->   Operation 68 'sext' 'sext_ln700' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 69 [1/1] (8.51ns)   --->   "%mul_ln700_1 = mul i42 -378, %sext_ln700" [fir/fir_filter.cpp:77]   --->   Operation 69 'mul' 'mul_ln700_1' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 70 [1/1] (3.25ns)   --->   "store i32 %datain_left_V_2, i32* getelementptr inbounds ([58 x i32]* @shift_reg_left_V, i64 0, i64 0), align 16" [fir/fir_filter.cpp:78]   --->   Operation 70 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 58> <RAM>
ST_10 : Operation 71 [1/2] (3.25ns)   --->   "%shift_reg_right_V_lo = load i32* getelementptr inbounds ([58 x i32]* @shift_reg_right_V, i64 0, i64 57), align 4" [fir/fir_filter.cpp:95]   --->   Operation 71 'load' 'shift_reg_right_V_lo' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 58> <RAM>

State 11 <SV = 7> <Delay = 8.51>
ST_11 : Operation 72 [1/1] (0.00ns)   --->   "%trunc_ln51 = trunc i53 %p_0403_0 to i47" [fir/fir_filter.cpp:51]   --->   Operation 72 'trunc' 'trunc_ln51' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 73 [1/1] (0.00ns)   --->   "%sext_ln700_1 = sext i42 %mul_ln700_1 to i47" [fir/fir_filter.cpp:77]   --->   Operation 73 'sext' 'sext_ln700_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 74 [1/1] (3.07ns)   --->   "%acc_left_V_1 = add i47 %trunc_ln51, %sext_ln700_1" [fir/fir_filter.cpp:77]   --->   Operation 74 'add' 'acc_left_V_1' <Predicate = true> <Delay = 3.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 75 [1/1] (0.00ns)   --->   "%trunc_ln2 = call i32 @_ssdm_op_PartSelect.i32.i47.i32.i32(i47 %acc_left_V_1, i32 15, i32 46)" [fir/fir_filter.cpp:86]   --->   Operation 75 'partselect' 'trunc_ln2' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 76 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i32P.i1P(i32* %dataout_data_V, i1* %dataout_last_V, i32 %trunc_ln2, i1 %datain_last_V_val)" [fir/fir_filter.cpp:19]   --->   Operation 76 'write' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_11 : Operation 77 [1/1] (0.00ns)   --->   "%sext_ln68_2 = sext i32 %shift_reg_right_V_lo to i42" [fir/fir_filter.cpp:95]   --->   Operation 77 'sext' 'sext_ln68_2' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 78 [1/1] (8.51ns)   --->   "%acc_right_V = mul i42 -378, %sext_ln68_2" [fir/fir_filter.cpp:95]   --->   Operation 78 'mul' 'acc_right_V' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 8> <Delay = 1.76>
ST_12 : Operation 79 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i32P.i1P(i32* %dataout_data_V, i1* %dataout_last_V, i32 %trunc_ln2, i1 %datain_last_V_val)" [fir/fir_filter.cpp:19]   --->   Operation 79 'write' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_12 : Operation 80 [1/1] (0.00ns)   --->   "%sext_ln68_3 = sext i42 %acc_right_V to i53" [fir/fir_filter.cpp:95]   --->   Operation 80 'sext' 'sext_ln68_3' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 81 [1/1] (1.76ns)   --->   "br label %1" [fir/fir_filter.cpp:98]   --->   Operation 81 'br' <Predicate = true> <Delay = 1.76>

State 13 <SV = 9> <Delay = 5.07>
ST_13 : Operation 82 [1/1] (0.00ns)   --->   "%p_0412_0 = phi i53 [ %sext_ln68_3, %_ZrsILi64ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit11 ], [ %acc_right_V_2, %loop_right ]"   --->   Operation 82 'phi' 'p_0412_0' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 83 [1/1] (0.00ns)   --->   "%i_1 = phi i6 [ -7, %_ZrsILi64ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit11 ], [ %i_2, %loop_right ]"   --->   Operation 83 'phi' 'i_1' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 84 [1/1] (1.42ns)   --->   "%icmp_ln98 = icmp eq i6 %i_1, 0" [fir/fir_filter.cpp:98]   --->   Operation 84 'icmp' 'icmp_ln98' <Predicate = true> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 85 [1/1] (0.00ns)   --->   "%empty_6 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 57, i64 57, i64 57)"   --->   Operation 85 'speclooptripcount' 'empty_6' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 86 [1/1] (0.00ns)   --->   "br i1 %icmp_ln98, label %_ZrsILi64ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit, label %loop_right" [fir/fir_filter.cpp:98]   --->   Operation 86 'br' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 87 [1/1] (1.82ns)   --->   "%i_2 = add i6 %i_1, -1" [fir/fir_filter.cpp:99]   --->   Operation 87 'add' 'i_2' <Predicate = (!icmp_ln98)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 88 [1/1] (0.00ns)   --->   "%zext_ln99 = zext i6 %i_2 to i64" [fir/fir_filter.cpp:99]   --->   Operation 88 'zext' 'zext_ln99' <Predicate = (!icmp_ln98)> <Delay = 0.00>
ST_13 : Operation 89 [1/1] (0.00ns)   --->   "%shift_reg_right_V_ad = getelementptr [58 x i32]* @shift_reg_right_V, i64 0, i64 %zext_ln99" [fir/fir_filter.cpp:99]   --->   Operation 89 'getelementptr' 'shift_reg_right_V_ad' <Predicate = (!icmp_ln98)> <Delay = 0.00>
ST_13 : Operation 90 [2/2] (3.25ns)   --->   "%shift_reg_right_V_lo_1 = load i32* %shift_reg_right_V_ad, align 4" [fir/fir_filter.cpp:99]   --->   Operation 90 'load' 'shift_reg_right_V_lo_1' <Predicate = (!icmp_ln98)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 58> <RAM>
ST_13 : Operation 91 [1/1] (0.00ns)   --->   "%zext_ln99_1 = zext i6 %i_1 to i64" [fir/fir_filter.cpp:99]   --->   Operation 91 'zext' 'zext_ln99_1' <Predicate = (!icmp_ln98)> <Delay = 0.00>
ST_13 : Operation 92 [1/1] (0.00ns)   --->   "%c_addr_1 = getelementptr [59 x i16]* @c, i64 0, i64 %zext_ln99_1" [fir/fir_filter.cpp:99]   --->   Operation 92 'getelementptr' 'c_addr_1' <Predicate = (!icmp_ln98)> <Delay = 0.00>
ST_13 : Operation 93 [2/2] (3.25ns)   --->   "%c_load_1 = load i16* %c_addr_1, align 2" [fir/fir_filter.cpp:99]   --->   Operation 93 'load' 'c_load_1' <Predicate = (!icmp_ln98)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 59> <ROM>

State 14 <SV = 10> <Delay = 6.50>
ST_14 : Operation 94 [1/2] (3.25ns)   --->   "%shift_reg_right_V_lo_1 = load i32* %shift_reg_right_V_ad, align 4" [fir/fir_filter.cpp:99]   --->   Operation 94 'load' 'shift_reg_right_V_lo_1' <Predicate = (!icmp_ln98)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 58> <RAM>
ST_14 : Operation 95 [1/2] (3.25ns)   --->   "%c_load_1 = load i16* %c_addr_1, align 2" [fir/fir_filter.cpp:99]   --->   Operation 95 'load' 'c_load_1' <Predicate = (!icmp_ln98)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 59> <ROM>
ST_14 : Operation 96 [1/1] (0.00ns)   --->   "%shift_reg_right_V_ad_1 = getelementptr [58 x i32]* @shift_reg_right_V, i64 0, i64 %zext_ln99_1" [fir/fir_filter.cpp:100]   --->   Operation 96 'getelementptr' 'shift_reg_right_V_ad_1' <Predicate = (!icmp_ln98)> <Delay = 0.00>
ST_14 : Operation 97 [1/1] (3.25ns)   --->   "store i32 %shift_reg_right_V_lo_1, i32* %shift_reg_right_V_ad_1, align 4" [fir/fir_filter.cpp:100]   --->   Operation 97 'store' <Predicate = (!icmp_ln98)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 58> <RAM>

State 15 <SV = 11> <Delay = 8.51>
ST_15 : Operation 98 [1/1] (0.00ns)   --->   "%sext_ln700_7 = sext i32 %shift_reg_right_V_lo_1 to i48" [fir/fir_filter.cpp:99]   --->   Operation 98 'sext' 'sext_ln700_7' <Predicate = (!icmp_ln98)> <Delay = 0.00>
ST_15 : Operation 99 [1/1] (0.00ns)   --->   "%sext_ln700_8 = sext i16 %c_load_1 to i48" [fir/fir_filter.cpp:99]   --->   Operation 99 'sext' 'sext_ln700_8' <Predicate = (!icmp_ln98)> <Delay = 0.00>
ST_15 : Operation 100 [1/1] (8.51ns)   --->   "%mul_ln700_2 = mul i48 %sext_ln700_8, %sext_ln700_7" [fir/fir_filter.cpp:99]   --->   Operation 100 'mul' 'mul_ln700_2' <Predicate = (!icmp_ln98)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 12> <Delay = 3.23>
ST_16 : Operation 101 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str5) nounwind" [fir/fir_filter.cpp:98]   --->   Operation 101 'specloopname' <Predicate = (!icmp_ln98)> <Delay = 0.00>
ST_16 : Operation 102 [1/1] (0.00ns)   --->   "%tmp_1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str5)" [fir/fir_filter.cpp:98]   --->   Operation 102 'specregionbegin' 'tmp_1' <Predicate = (!icmp_ln98)> <Delay = 0.00>
ST_16 : Operation 103 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [fir/fir_filter.cpp:99]   --->   Operation 103 'specpipeline' <Predicate = (!icmp_ln98)> <Delay = 0.00>
ST_16 : Operation 104 [1/1] (0.00ns)   --->   "%sext_ln700_9 = sext i48 %mul_ln700_2 to i53" [fir/fir_filter.cpp:99]   --->   Operation 104 'sext' 'sext_ln700_9' <Predicate = (!icmp_ln98)> <Delay = 0.00>
ST_16 : Operation 105 [1/1] (3.23ns)   --->   "%acc_right_V_2 = add i53 %p_0412_0, %sext_ln700_9" [fir/fir_filter.cpp:99]   --->   Operation 105 'add' 'acc_right_V_2' <Predicate = (!icmp_ln98)> <Delay = 3.23> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 106 [1/1] (0.00ns)   --->   "%empty_7 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str5, i32 %tmp_1)" [fir/fir_filter.cpp:101]   --->   Operation 106 'specregionend' 'empty_7' <Predicate = (!icmp_ln98)> <Delay = 0.00>
ST_16 : Operation 107 [1/1] (0.00ns)   --->   "br label %1" [fir/fir_filter.cpp:98]   --->   Operation 107 'br' <Predicate = (!icmp_ln98)> <Delay = 0.00>

State 17 <SV = 10> <Delay = 0.69>
ST_17 : Operation 108 [1/1] (0.00ns)   --->   "%empty_8 = call { i32, i1 } @_ssdm_op_Read.axis.volatile.i32P.i1P(i32* %datain_data_V, i1* %datain_last_V)" [fir/fir_filter.cpp:19]   --->   Operation 108 'read' 'empty_8' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_17 : Operation 109 [1/1] (0.00ns)   --->   "%datain_right_V_3 = extractvalue { i32, i1 } %empty_8, 0" [fir/fir_filter.cpp:19]   --->   Operation 109 'extractvalue' 'datain_right_V_3' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 110 [1/1] (0.00ns)   --->   "%datain_last_V_val8 = extractvalue { i32, i1 } %empty_8, 1" [fir/fir_filter.cpp:19]   --->   Operation 110 'extractvalue' 'datain_last_V_val8' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 111 [1/1] (0.00ns) (grouped into LUT with out node datain_right_V_2)   --->   "%tmp_3 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %datain_right_V_3, i32 15)" [fir/fir_filter.cpp:109]   --->   Operation 111 'bitselect' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 112 [1/1] (0.00ns) (grouped into LUT with out node datain_right_V_2)   --->   "%datain_right_V = or i32 %datain_right_V_3, -65536" [fir/fir_filter.cpp:111]   --->   Operation 112 'or' 'datain_right_V' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 113 [1/1] (0.69ns) (out node of the LUT)   --->   "%datain_right_V_2 = select i1 %tmp_3, i32 %datain_right_V, i32 %datain_right_V_3" [fir/fir_filter.cpp:109]   --->   Operation 113 'select' 'datain_right_V_2' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 18 <SV = 11> <Delay = 8.51>
ST_18 : Operation 114 [1/1] (0.00ns)   --->   "%sext_ln700_5 = sext i32 %datain_right_V_2 to i42" [fir/fir_filter.cpp:120]   --->   Operation 114 'sext' 'sext_ln700_5' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 115 [1/1] (8.51ns)   --->   "%mul_ln700_3 = mul i42 -378, %sext_ln700_5" [fir/fir_filter.cpp:120]   --->   Operation 115 'mul' 'mul_ln700_3' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 116 [1/1] (3.25ns)   --->   "store i32 %datain_right_V_2, i32* getelementptr inbounds ([58 x i32]* @shift_reg_right_V, i64 0, i64 0), align 16" [fir/fir_filter.cpp:121]   --->   Operation 116 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 58> <RAM>

State 19 <SV = 12> <Delay = 3.07>
ST_19 : Operation 117 [1/1] (0.00ns)   --->   "%trunc_ln98 = trunc i53 %p_0412_0 to i47" [fir/fir_filter.cpp:98]   --->   Operation 117 'trunc' 'trunc_ln98' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 118 [1/1] (0.00ns)   --->   "%sext_ln700_6 = sext i42 %mul_ln700_3 to i47" [fir/fir_filter.cpp:120]   --->   Operation 118 'sext' 'sext_ln700_6' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 119 [1/1] (3.07ns)   --->   "%acc_right_V_1 = add i47 %trunc_ln98, %sext_ln700_6" [fir/fir_filter.cpp:120]   --->   Operation 119 'add' 'acc_right_V_1' <Predicate = true> <Delay = 3.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 120 [1/1] (0.00ns)   --->   "%trunc_ln1503_1 = call i32 @_ssdm_op_PartSelect.i32.i47.i32.i32(i47 %acc_right_V_1, i32 15, i32 46)" [fir/fir_filter.cpp:129]   --->   Operation 120 'partselect' 'trunc_ln1503_1' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 121 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i32P.i1P(i32* %dataout_data_V, i1* %dataout_last_V, i32 %trunc_ln1503_1, i1 %datain_last_V_val8)" [fir/fir_filter.cpp:19]   --->   Operation 121 'write' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 20 <SV = 13> <Delay = 0.00>
ST_20 : Operation 122 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i32P.i1P(i32* %dataout_data_V, i1* %dataout_last_V, i32 %trunc_ln1503_1, i1 %datain_last_V_val8)" [fir/fir_filter.cpp:19]   --->   Operation 122 'write' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_20 : Operation 123 [1/1] (0.00ns)   --->   "ret void" [fir/fir_filter.cpp:134]   --->   Operation 123 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_none:ce=0
Port [ datain_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ datain_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ dataout_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ dataout_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ shift_reg_left_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ c]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ shift_reg_right_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[10]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
shift_reg_left_V_loa   (load             ) [ 000100000000000000000]
sext_ln68              (sext             ) [ 000000000000000000000]
acc_left_V             (mul              ) [ 000010000000000000000]
specbitsmap_ln0        (specbitsmap      ) [ 000000000000000000000]
specbitsmap_ln0        (specbitsmap      ) [ 000000000000000000000]
specbitsmap_ln0        (specbitsmap      ) [ 000000000000000000000]
specbitsmap_ln0        (specbitsmap      ) [ 000000000000000000000]
spectopmodule_ln0      (spectopmodule    ) [ 000000000000000000000]
specinterface_ln20     (specinterface    ) [ 000000000000000000000]
specinterface_ln20     (specinterface    ) [ 000000000000000000000]
specinterface_ln20     (specinterface    ) [ 000000000000000000000]
sext_ln68_1            (sext             ) [ 000011111000000000000]
br_ln51                (br               ) [ 000011111000000000000]
p_0403_0               (phi              ) [ 000001111111000000000]
i_0                    (phi              ) [ 000001000000000000000]
icmp_ln51              (icmp             ) [ 000001111000000000000]
empty                  (speclooptripcount) [ 000000000000000000000]
br_ln51                (br               ) [ 000000000000000000000]
i                      (add              ) [ 000011111000000000000]
zext_ln58              (zext             ) [ 000000000000000000000]
shift_reg_left_V_add   (getelementptr    ) [ 000001100000000000000]
zext_ln58_1            (zext             ) [ 000001100000000000000]
c_addr                 (getelementptr    ) [ 000001100000000000000]
shift_reg_left_V_loa_1 (load             ) [ 000001010000000000000]
c_load                 (load             ) [ 000001010000000000000]
shift_reg_left_V_add_1 (getelementptr    ) [ 000000000000000000000]
store_ln59             (store            ) [ 000000000000000000000]
sext_ln700_2           (sext             ) [ 000000000000000000000]
sext_ln700_3           (sext             ) [ 000000000000000000000]
mul_ln700              (mul              ) [ 000001001000000000000]
specloopname_ln51      (specloopname     ) [ 000000000000000000000]
tmp                    (specregionbegin  ) [ 000000000000000000000]
specpipeline_ln52      (specpipeline     ) [ 000000000000000000000]
sext_ln700_4           (sext             ) [ 000000000000000000000]
acc_left_V_2           (add              ) [ 000011111000000000000]
empty_4                (specregionend    ) [ 000000000000000000000]
br_ln51                (br               ) [ 000011111000000000000]
empty_5                (read             ) [ 000000000000000000000]
datain_left_V_3        (extractvalue     ) [ 000000000000000000000]
datain_last_V_val      (extractvalue     ) [ 000000000011100000000]
tmp_2                  (bitselect        ) [ 000000000000000000000]
datain_left_V          (or               ) [ 000000000000000000000]
datain_left_V_2        (select           ) [ 000000000010000000000]
sext_ln700             (sext             ) [ 000000000000000000000]
mul_ln700_1            (mul              ) [ 000000000001000000000]
store_ln78             (store            ) [ 000000000000000000000]
shift_reg_right_V_lo   (load             ) [ 000000000001000000000]
trunc_ln51             (trunc            ) [ 000000000000000000000]
sext_ln700_1           (sext             ) [ 000000000000000000000]
acc_left_V_1           (add              ) [ 000000000000000000000]
trunc_ln2              (partselect       ) [ 000000000000100000000]
sext_ln68_2            (sext             ) [ 000000000000000000000]
acc_right_V            (mul              ) [ 000000000000100000000]
write_ln19             (write            ) [ 000000000000000000000]
sext_ln68_3            (sext             ) [ 000000000000111110000]
br_ln98                (br               ) [ 000000000000111110000]
p_0412_0               (phi              ) [ 000000000000011111110]
i_1                    (phi              ) [ 000000000000010000000]
icmp_ln98              (icmp             ) [ 000000000000011110000]
empty_6                (speclooptripcount) [ 000000000000000000000]
br_ln98                (br               ) [ 000000000000000000000]
i_2                    (add              ) [ 000000000000111110000]
zext_ln99              (zext             ) [ 000000000000000000000]
shift_reg_right_V_ad   (getelementptr    ) [ 000000000000011000000]
zext_ln99_1            (zext             ) [ 000000000000011000000]
c_addr_1               (getelementptr    ) [ 000000000000011000000]
shift_reg_right_V_lo_1 (load             ) [ 000000000000010100000]
c_load_1               (load             ) [ 000000000000010100000]
shift_reg_right_V_ad_1 (getelementptr    ) [ 000000000000000000000]
store_ln100            (store            ) [ 000000000000000000000]
sext_ln700_7           (sext             ) [ 000000000000000000000]
sext_ln700_8           (sext             ) [ 000000000000000000000]
mul_ln700_2            (mul              ) [ 000000000000010010000]
specloopname_ln98      (specloopname     ) [ 000000000000000000000]
tmp_1                  (specregionbegin  ) [ 000000000000000000000]
specpipeline_ln99      (specpipeline     ) [ 000000000000000000000]
sext_ln700_9           (sext             ) [ 000000000000000000000]
acc_right_V_2          (add              ) [ 000000000000111110000]
empty_7                (specregionend    ) [ 000000000000000000000]
br_ln98                (br               ) [ 000000000000111110000]
empty_8                (read             ) [ 000000000000000000000]
datain_right_V_3       (extractvalue     ) [ 000000000000000000000]
datain_last_V_val8     (extractvalue     ) [ 000000000000000000111]
tmp_3                  (bitselect        ) [ 000000000000000000000]
datain_right_V         (or               ) [ 000000000000000000000]
datain_right_V_2       (select           ) [ 000000000000000000100]
sext_ln700_5           (sext             ) [ 000000000000000000000]
mul_ln700_3            (mul              ) [ 000000000000000000010]
store_ln121            (store            ) [ 000000000000000000000]
trunc_ln98             (trunc            ) [ 000000000000000000000]
sext_ln700_6           (sext             ) [ 000000000000000000000]
acc_right_V_1          (add              ) [ 000000000000000000000]
trunc_ln1503_1         (partselect       ) [ 000000000000000000001]
write_ln19             (write            ) [ 000000000000000000000]
ret_ln134              (ret              ) [ 000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="datain_data_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="datain_data_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="datain_last_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="datain_last_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="dataout_data_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dataout_data_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="dataout_last_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dataout_last_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="shift_reg_left_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="shift_reg_left_V"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="c">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="c"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="shift_reg_right_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="shift_reg_right_V"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="fir_filter_str"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.axis.volatile.i32P.i1P"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i32.i47.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.axis.volatile.i32P.i1P"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str5"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1004" name="grp_read_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="33" slack="0"/>
<pin id="86" dir="0" index="1" bw="32" slack="0"/>
<pin id="87" dir="0" index="2" bw="1" slack="0"/>
<pin id="88" dir="1" index="3" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="empty_5/9 empty_8/17 "/>
</bind>
</comp>

<comp id="92" class="1004" name="grp_write_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="0" slack="0"/>
<pin id="94" dir="0" index="1" bw="32" slack="0"/>
<pin id="95" dir="0" index="2" bw="1" slack="0"/>
<pin id="96" dir="0" index="3" bw="32" slack="0"/>
<pin id="97" dir="0" index="4" bw="1" slack="2"/>
<pin id="98" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln19/11 write_ln19/19 "/>
</bind>
</comp>

<comp id="102" class="1004" name="grp_access_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="32" slack="0"/>
<pin id="104" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="105" dir="0" index="2" bw="0" slack="0"/>
<pin id="136" dir="0" index="4" bw="6" slack="0"/>
<pin id="137" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="138" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="106" dir="1" index="3" bw="32" slack="0"/>
<pin id="139" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="shift_reg_left_V_loa/1 shift_reg_left_V_loa_1/5 store_ln59/6 store_ln78/10 "/>
</bind>
</comp>

<comp id="108" class="1004" name="shift_reg_left_V_add_gep_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="32" slack="0"/>
<pin id="110" dir="0" index="1" bw="1" slack="0"/>
<pin id="111" dir="0" index="2" bw="6" slack="0"/>
<pin id="112" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="shift_reg_left_V_add/5 "/>
</bind>
</comp>

<comp id="116" class="1004" name="c_addr_gep_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="16" slack="0"/>
<pin id="118" dir="0" index="1" bw="1" slack="0"/>
<pin id="119" dir="0" index="2" bw="6" slack="0"/>
<pin id="120" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="c_addr/5 "/>
</bind>
</comp>

<comp id="123" class="1004" name="grp_access_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="6" slack="0"/>
<pin id="125" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="126" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="127" dir="1" index="3" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="c_load/5 c_load_1/13 "/>
</bind>
</comp>

<comp id="129" class="1004" name="shift_reg_left_V_add_1_gep_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="32" slack="0"/>
<pin id="131" dir="0" index="1" bw="1" slack="0"/>
<pin id="132" dir="0" index="2" bw="6" slack="1"/>
<pin id="133" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="shift_reg_left_V_add_1/6 "/>
</bind>
</comp>

<comp id="142" class="1004" name="grp_access_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="32" slack="0"/>
<pin id="144" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="145" dir="0" index="2" bw="0" slack="0"/>
<pin id="172" dir="0" index="4" bw="6" slack="0"/>
<pin id="173" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="174" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="146" dir="1" index="3" bw="32" slack="0"/>
<pin id="175" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="shift_reg_right_V_lo/9 shift_reg_right_V_lo_1/13 store_ln100/14 store_ln121/18 "/>
</bind>
</comp>

<comp id="149" class="1004" name="shift_reg_right_V_ad_gep_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="32" slack="0"/>
<pin id="151" dir="0" index="1" bw="1" slack="0"/>
<pin id="152" dir="0" index="2" bw="6" slack="0"/>
<pin id="153" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="shift_reg_right_V_ad/13 "/>
</bind>
</comp>

<comp id="157" class="1004" name="c_addr_1_gep_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="16" slack="0"/>
<pin id="159" dir="0" index="1" bw="1" slack="0"/>
<pin id="160" dir="0" index="2" bw="6" slack="0"/>
<pin id="161" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="c_addr_1/13 "/>
</bind>
</comp>

<comp id="165" class="1004" name="shift_reg_right_V_ad_1_gep_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="32" slack="0"/>
<pin id="167" dir="0" index="1" bw="1" slack="0"/>
<pin id="168" dir="0" index="2" bw="6" slack="1"/>
<pin id="169" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="shift_reg_right_V_ad_1/14 "/>
</bind>
</comp>

<comp id="179" class="1005" name="p_0403_0_reg_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="53" slack="3"/>
<pin id="181" dir="1" index="1" bw="53" slack="3"/>
</pin_list>
<bind>
<opset="p_0403_0 (phireg) "/>
</bind>
</comp>

<comp id="182" class="1004" name="p_0403_0_phi_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="42" slack="1"/>
<pin id="184" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="185" dir="0" index="2" bw="53" slack="1"/>
<pin id="186" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="187" dir="1" index="4" bw="53" slack="3"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_0403_0/5 "/>
</bind>
</comp>

<comp id="189" class="1005" name="i_0_reg_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="6" slack="1"/>
<pin id="191" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="i_0 (phireg) "/>
</bind>
</comp>

<comp id="193" class="1004" name="i_0_phi_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="4" slack="1"/>
<pin id="195" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="196" dir="0" index="2" bw="6" slack="0"/>
<pin id="197" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="198" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0/5 "/>
</bind>
</comp>

<comp id="200" class="1005" name="p_0412_0_reg_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="53" slack="3"/>
<pin id="202" dir="1" index="1" bw="53" slack="3"/>
</pin_list>
<bind>
<opset="p_0412_0 (phireg) "/>
</bind>
</comp>

<comp id="203" class="1004" name="p_0412_0_phi_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="42" slack="1"/>
<pin id="205" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="206" dir="0" index="2" bw="53" slack="1"/>
<pin id="207" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="208" dir="1" index="4" bw="53" slack="3"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_0412_0/13 "/>
</bind>
</comp>

<comp id="210" class="1005" name="i_1_reg_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="6" slack="1"/>
<pin id="212" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="i_1 (phireg) "/>
</bind>
</comp>

<comp id="214" class="1004" name="i_1_phi_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="4" slack="1"/>
<pin id="216" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="217" dir="0" index="2" bw="6" slack="0"/>
<pin id="218" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="219" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_1/13 "/>
</bind>
</comp>

<comp id="221" class="1004" name="grp_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="33" slack="0"/>
<pin id="223" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="datain_left_V_3/9 datain_right_V_3/17 "/>
</bind>
</comp>

<comp id="225" class="1004" name="grp_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="33" slack="0"/>
<pin id="227" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="datain_last_V_val/9 datain_last_V_val8/17 "/>
</bind>
</comp>

<comp id="229" class="1005" name="reg_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="32" slack="1"/>
<pin id="231" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="shift_reg_left_V_loa shift_reg_left_V_loa_1 "/>
</bind>
</comp>

<comp id="233" class="1005" name="reg_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="16" slack="1"/>
<pin id="235" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="c_load c_load_1 "/>
</bind>
</comp>

<comp id="237" class="1005" name="reg_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="32" slack="1"/>
<pin id="239" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="shift_reg_right_V_lo shift_reg_right_V_lo_1 "/>
</bind>
</comp>

<comp id="241" class="1004" name="sext_ln68_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="32" slack="1"/>
<pin id="243" dir="1" index="1" bw="42" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln68/3 "/>
</bind>
</comp>

<comp id="245" class="1004" name="acc_left_V_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="32" slack="0"/>
<pin id="247" dir="0" index="1" bw="10" slack="0"/>
<pin id="248" dir="1" index="2" bw="42" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="acc_left_V/3 "/>
</bind>
</comp>

<comp id="251" class="1004" name="sext_ln68_1_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="42" slack="1"/>
<pin id="253" dir="1" index="1" bw="53" slack="1"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln68_1/4 "/>
</bind>
</comp>

<comp id="254" class="1004" name="icmp_ln51_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="6" slack="0"/>
<pin id="256" dir="0" index="1" bw="6" slack="0"/>
<pin id="257" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln51/5 "/>
</bind>
</comp>

<comp id="260" class="1004" name="i_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="6" slack="0"/>
<pin id="262" dir="0" index="1" bw="1" slack="0"/>
<pin id="263" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/5 "/>
</bind>
</comp>

<comp id="266" class="1004" name="zext_ln58_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="6" slack="0"/>
<pin id="268" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln58/5 "/>
</bind>
</comp>

<comp id="271" class="1004" name="zext_ln58_1_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="6" slack="0"/>
<pin id="273" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln58_1/5 "/>
</bind>
</comp>

<comp id="276" class="1004" name="sext_ln700_2_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="32" slack="1"/>
<pin id="278" dir="1" index="1" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln700_2/7 "/>
</bind>
</comp>

<comp id="280" class="1004" name="sext_ln700_3_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="16" slack="1"/>
<pin id="282" dir="1" index="1" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln700_3/7 "/>
</bind>
</comp>

<comp id="284" class="1004" name="mul_ln700_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="16" slack="0"/>
<pin id="286" dir="0" index="1" bw="32" slack="0"/>
<pin id="287" dir="1" index="2" bw="48" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln700/7 "/>
</bind>
</comp>

<comp id="290" class="1004" name="sext_ln700_4_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="48" slack="1"/>
<pin id="292" dir="1" index="1" bw="53" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln700_4/8 "/>
</bind>
</comp>

<comp id="293" class="1004" name="acc_left_V_2_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="53" slack="3"/>
<pin id="295" dir="0" index="1" bw="48" slack="0"/>
<pin id="296" dir="1" index="2" bw="53" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="acc_left_V_2/8 "/>
</bind>
</comp>

<comp id="299" class="1004" name="tmp_2_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="1" slack="0"/>
<pin id="301" dir="0" index="1" bw="32" slack="0"/>
<pin id="302" dir="0" index="2" bw="5" slack="0"/>
<pin id="303" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_2/9 "/>
</bind>
</comp>

<comp id="307" class="1004" name="datain_left_V_fu_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="32" slack="0"/>
<pin id="309" dir="0" index="1" bw="32" slack="0"/>
<pin id="310" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="datain_left_V/9 "/>
</bind>
</comp>

<comp id="313" class="1004" name="datain_left_V_2_fu_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="1" slack="0"/>
<pin id="315" dir="0" index="1" bw="32" slack="0"/>
<pin id="316" dir="0" index="2" bw="32" slack="0"/>
<pin id="317" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="datain_left_V_2/9 "/>
</bind>
</comp>

<comp id="321" class="1004" name="sext_ln700_fu_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="32" slack="1"/>
<pin id="323" dir="1" index="1" bw="42" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln700/10 "/>
</bind>
</comp>

<comp id="324" class="1004" name="mul_ln700_1_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="10" slack="0"/>
<pin id="326" dir="0" index="1" bw="32" slack="0"/>
<pin id="327" dir="1" index="2" bw="42" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln700_1/10 "/>
</bind>
</comp>

<comp id="330" class="1004" name="trunc_ln51_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="53" slack="3"/>
<pin id="332" dir="1" index="1" bw="47" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln51/11 "/>
</bind>
</comp>

<comp id="334" class="1004" name="sext_ln700_1_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="42" slack="1"/>
<pin id="336" dir="1" index="1" bw="47" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln700_1/11 "/>
</bind>
</comp>

<comp id="337" class="1004" name="acc_left_V_1_fu_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="47" slack="0"/>
<pin id="339" dir="0" index="1" bw="42" slack="0"/>
<pin id="340" dir="1" index="2" bw="47" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="acc_left_V_1/11 "/>
</bind>
</comp>

<comp id="343" class="1004" name="trunc_ln2_fu_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="32" slack="0"/>
<pin id="345" dir="0" index="1" bw="47" slack="0"/>
<pin id="346" dir="0" index="2" bw="5" slack="0"/>
<pin id="347" dir="0" index="3" bw="7" slack="0"/>
<pin id="348" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln2/11 "/>
</bind>
</comp>

<comp id="354" class="1004" name="sext_ln68_2_fu_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="32" slack="1"/>
<pin id="356" dir="1" index="1" bw="42" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln68_2/11 "/>
</bind>
</comp>

<comp id="358" class="1004" name="acc_right_V_fu_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="10" slack="0"/>
<pin id="360" dir="0" index="1" bw="32" slack="0"/>
<pin id="361" dir="1" index="2" bw="42" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="acc_right_V/11 "/>
</bind>
</comp>

<comp id="364" class="1004" name="sext_ln68_3_fu_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="42" slack="1"/>
<pin id="366" dir="1" index="1" bw="53" slack="1"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln68_3/12 "/>
</bind>
</comp>

<comp id="367" class="1004" name="icmp_ln98_fu_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="6" slack="0"/>
<pin id="369" dir="0" index="1" bw="6" slack="0"/>
<pin id="370" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln98/13 "/>
</bind>
</comp>

<comp id="373" class="1004" name="i_2_fu_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="6" slack="0"/>
<pin id="375" dir="0" index="1" bw="1" slack="0"/>
<pin id="376" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_2/13 "/>
</bind>
</comp>

<comp id="379" class="1004" name="zext_ln99_fu_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="6" slack="0"/>
<pin id="381" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln99/13 "/>
</bind>
</comp>

<comp id="384" class="1004" name="zext_ln99_1_fu_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="6" slack="0"/>
<pin id="386" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln99_1/13 "/>
</bind>
</comp>

<comp id="389" class="1004" name="sext_ln700_7_fu_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="32" slack="1"/>
<pin id="391" dir="1" index="1" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln700_7/15 "/>
</bind>
</comp>

<comp id="393" class="1004" name="sext_ln700_8_fu_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="16" slack="1"/>
<pin id="395" dir="1" index="1" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln700_8/15 "/>
</bind>
</comp>

<comp id="397" class="1004" name="mul_ln700_2_fu_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="16" slack="0"/>
<pin id="399" dir="0" index="1" bw="32" slack="0"/>
<pin id="400" dir="1" index="2" bw="48" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln700_2/15 "/>
</bind>
</comp>

<comp id="403" class="1004" name="sext_ln700_9_fu_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="48" slack="1"/>
<pin id="405" dir="1" index="1" bw="53" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln700_9/16 "/>
</bind>
</comp>

<comp id="406" class="1004" name="acc_right_V_2_fu_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="53" slack="3"/>
<pin id="408" dir="0" index="1" bw="48" slack="0"/>
<pin id="409" dir="1" index="2" bw="53" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="acc_right_V_2/16 "/>
</bind>
</comp>

<comp id="412" class="1004" name="tmp_3_fu_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="1" slack="0"/>
<pin id="414" dir="0" index="1" bw="32" slack="0"/>
<pin id="415" dir="0" index="2" bw="5" slack="0"/>
<pin id="416" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_3/17 "/>
</bind>
</comp>

<comp id="420" class="1004" name="datain_right_V_fu_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="32" slack="0"/>
<pin id="422" dir="0" index="1" bw="32" slack="0"/>
<pin id="423" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="datain_right_V/17 "/>
</bind>
</comp>

<comp id="426" class="1004" name="datain_right_V_2_fu_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="1" slack="0"/>
<pin id="428" dir="0" index="1" bw="32" slack="0"/>
<pin id="429" dir="0" index="2" bw="32" slack="0"/>
<pin id="430" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="datain_right_V_2/17 "/>
</bind>
</comp>

<comp id="434" class="1004" name="sext_ln700_5_fu_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="32" slack="1"/>
<pin id="436" dir="1" index="1" bw="42" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln700_5/18 "/>
</bind>
</comp>

<comp id="437" class="1004" name="mul_ln700_3_fu_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="10" slack="0"/>
<pin id="439" dir="0" index="1" bw="32" slack="0"/>
<pin id="440" dir="1" index="2" bw="42" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln700_3/18 "/>
</bind>
</comp>

<comp id="443" class="1004" name="trunc_ln98_fu_443">
<pin_list>
<pin id="444" dir="0" index="0" bw="53" slack="3"/>
<pin id="445" dir="1" index="1" bw="47" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln98/19 "/>
</bind>
</comp>

<comp id="447" class="1004" name="sext_ln700_6_fu_447">
<pin_list>
<pin id="448" dir="0" index="0" bw="42" slack="1"/>
<pin id="449" dir="1" index="1" bw="47" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln700_6/19 "/>
</bind>
</comp>

<comp id="450" class="1004" name="acc_right_V_1_fu_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="47" slack="0"/>
<pin id="452" dir="0" index="1" bw="42" slack="0"/>
<pin id="453" dir="1" index="2" bw="47" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="acc_right_V_1/19 "/>
</bind>
</comp>

<comp id="456" class="1004" name="trunc_ln1503_1_fu_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="32" slack="0"/>
<pin id="458" dir="0" index="1" bw="47" slack="0"/>
<pin id="459" dir="0" index="2" bw="5" slack="0"/>
<pin id="460" dir="0" index="3" bw="7" slack="0"/>
<pin id="461" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln1503_1/19 "/>
</bind>
</comp>

<comp id="467" class="1005" name="acc_left_V_reg_467">
<pin_list>
<pin id="468" dir="0" index="0" bw="42" slack="1"/>
<pin id="469" dir="1" index="1" bw="42" slack="1"/>
</pin_list>
<bind>
<opset="acc_left_V "/>
</bind>
</comp>

<comp id="472" class="1005" name="sext_ln68_1_reg_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="53" slack="1"/>
<pin id="474" dir="1" index="1" bw="53" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln68_1 "/>
</bind>
</comp>

<comp id="477" class="1005" name="icmp_ln51_reg_477">
<pin_list>
<pin id="478" dir="0" index="0" bw="1" slack="1"/>
<pin id="479" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln51 "/>
</bind>
</comp>

<comp id="481" class="1005" name="i_reg_481">
<pin_list>
<pin id="482" dir="0" index="0" bw="6" slack="0"/>
<pin id="483" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="486" class="1005" name="shift_reg_left_V_add_reg_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="6" slack="1"/>
<pin id="488" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="shift_reg_left_V_add "/>
</bind>
</comp>

<comp id="491" class="1005" name="zext_ln58_1_reg_491">
<pin_list>
<pin id="492" dir="0" index="0" bw="64" slack="1"/>
<pin id="493" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln58_1 "/>
</bind>
</comp>

<comp id="496" class="1005" name="c_addr_reg_496">
<pin_list>
<pin id="497" dir="0" index="0" bw="6" slack="1"/>
<pin id="498" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="c_addr "/>
</bind>
</comp>

<comp id="501" class="1005" name="mul_ln700_reg_501">
<pin_list>
<pin id="502" dir="0" index="0" bw="48" slack="1"/>
<pin id="503" dir="1" index="1" bw="48" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln700 "/>
</bind>
</comp>

<comp id="506" class="1005" name="acc_left_V_2_reg_506">
<pin_list>
<pin id="507" dir="0" index="0" bw="53" slack="1"/>
<pin id="508" dir="1" index="1" bw="53" slack="1"/>
</pin_list>
<bind>
<opset="acc_left_V_2 "/>
</bind>
</comp>

<comp id="511" class="1005" name="datain_last_V_val_reg_511">
<pin_list>
<pin id="512" dir="0" index="0" bw="1" slack="2"/>
<pin id="513" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="datain_last_V_val "/>
</bind>
</comp>

<comp id="516" class="1005" name="datain_left_V_2_reg_516">
<pin_list>
<pin id="517" dir="0" index="0" bw="32" slack="1"/>
<pin id="518" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="datain_left_V_2 "/>
</bind>
</comp>

<comp id="522" class="1005" name="mul_ln700_1_reg_522">
<pin_list>
<pin id="523" dir="0" index="0" bw="42" slack="1"/>
<pin id="524" dir="1" index="1" bw="42" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln700_1 "/>
</bind>
</comp>

<comp id="527" class="1005" name="trunc_ln2_reg_527">
<pin_list>
<pin id="528" dir="0" index="0" bw="32" slack="1"/>
<pin id="529" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln2 "/>
</bind>
</comp>

<comp id="532" class="1005" name="acc_right_V_reg_532">
<pin_list>
<pin id="533" dir="0" index="0" bw="42" slack="1"/>
<pin id="534" dir="1" index="1" bw="42" slack="1"/>
</pin_list>
<bind>
<opset="acc_right_V "/>
</bind>
</comp>

<comp id="537" class="1005" name="sext_ln68_3_reg_537">
<pin_list>
<pin id="538" dir="0" index="0" bw="53" slack="1"/>
<pin id="539" dir="1" index="1" bw="53" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln68_3 "/>
</bind>
</comp>

<comp id="542" class="1005" name="icmp_ln98_reg_542">
<pin_list>
<pin id="543" dir="0" index="0" bw="1" slack="1"/>
<pin id="544" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln98 "/>
</bind>
</comp>

<comp id="546" class="1005" name="i_2_reg_546">
<pin_list>
<pin id="547" dir="0" index="0" bw="6" slack="0"/>
<pin id="548" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="i_2 "/>
</bind>
</comp>

<comp id="551" class="1005" name="shift_reg_right_V_ad_reg_551">
<pin_list>
<pin id="552" dir="0" index="0" bw="6" slack="1"/>
<pin id="553" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="shift_reg_right_V_ad "/>
</bind>
</comp>

<comp id="556" class="1005" name="zext_ln99_1_reg_556">
<pin_list>
<pin id="557" dir="0" index="0" bw="64" slack="1"/>
<pin id="558" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln99_1 "/>
</bind>
</comp>

<comp id="561" class="1005" name="c_addr_1_reg_561">
<pin_list>
<pin id="562" dir="0" index="0" bw="6" slack="1"/>
<pin id="563" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="c_addr_1 "/>
</bind>
</comp>

<comp id="566" class="1005" name="mul_ln700_2_reg_566">
<pin_list>
<pin id="567" dir="0" index="0" bw="48" slack="1"/>
<pin id="568" dir="1" index="1" bw="48" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln700_2 "/>
</bind>
</comp>

<comp id="571" class="1005" name="acc_right_V_2_reg_571">
<pin_list>
<pin id="572" dir="0" index="0" bw="53" slack="1"/>
<pin id="573" dir="1" index="1" bw="53" slack="1"/>
</pin_list>
<bind>
<opset="acc_right_V_2 "/>
</bind>
</comp>

<comp id="576" class="1005" name="datain_last_V_val8_reg_576">
<pin_list>
<pin id="577" dir="0" index="0" bw="1" slack="2"/>
<pin id="578" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="datain_last_V_val8 "/>
</bind>
</comp>

<comp id="581" class="1005" name="datain_right_V_2_reg_581">
<pin_list>
<pin id="582" dir="0" index="0" bw="32" slack="1"/>
<pin id="583" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="datain_right_V_2 "/>
</bind>
</comp>

<comp id="587" class="1005" name="mul_ln700_3_reg_587">
<pin_list>
<pin id="588" dir="0" index="0" bw="42" slack="1"/>
<pin id="589" dir="1" index="1" bw="42" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln700_3 "/>
</bind>
</comp>

<comp id="592" class="1005" name="trunc_ln1503_1_reg_592">
<pin_list>
<pin id="593" dir="0" index="0" bw="32" slack="1"/>
<pin id="594" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln1503_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="89"><net_src comp="62" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="90"><net_src comp="0" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="91"><net_src comp="2" pin="0"/><net_sink comp="84" pin=2"/></net>

<net id="99"><net_src comp="78" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="100"><net_src comp="4" pin="0"/><net_sink comp="92" pin=1"/></net>

<net id="101"><net_src comp="6" pin="0"/><net_sink comp="92" pin=2"/></net>

<net id="107"><net_src comp="14" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="113"><net_src comp="8" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="114"><net_src comp="48" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="115"><net_src comp="108" pin="3"/><net_sink comp="102" pin=0"/></net>

<net id="121"><net_src comp="10" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="122"><net_src comp="48" pin="0"/><net_sink comp="116" pin=1"/></net>

<net id="128"><net_src comp="116" pin="3"/><net_sink comp="123" pin=0"/></net>

<net id="134"><net_src comp="8" pin="0"/><net_sink comp="129" pin=0"/></net>

<net id="135"><net_src comp="48" pin="0"/><net_sink comp="129" pin=1"/></net>

<net id="140"><net_src comp="102" pin="3"/><net_sink comp="102" pin=4"/></net>

<net id="141"><net_src comp="129" pin="3"/><net_sink comp="102" pin=2"/></net>

<net id="147"><net_src comp="70" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="148"><net_src comp="72" pin="0"/><net_sink comp="102" pin=2"/></net>

<net id="154"><net_src comp="12" pin="0"/><net_sink comp="149" pin=0"/></net>

<net id="155"><net_src comp="48" pin="0"/><net_sink comp="149" pin=1"/></net>

<net id="156"><net_src comp="149" pin="3"/><net_sink comp="142" pin=0"/></net>

<net id="162"><net_src comp="10" pin="0"/><net_sink comp="157" pin=0"/></net>

<net id="163"><net_src comp="48" pin="0"/><net_sink comp="157" pin=1"/></net>

<net id="164"><net_src comp="157" pin="3"/><net_sink comp="123" pin=0"/></net>

<net id="170"><net_src comp="12" pin="0"/><net_sink comp="165" pin=0"/></net>

<net id="171"><net_src comp="48" pin="0"/><net_sink comp="165" pin=1"/></net>

<net id="176"><net_src comp="142" pin="3"/><net_sink comp="142" pin=4"/></net>

<net id="177"><net_src comp="165" pin="3"/><net_sink comp="142" pin=2"/></net>

<net id="178"><net_src comp="82" pin="0"/><net_sink comp="142" pin=2"/></net>

<net id="188"><net_src comp="182" pin="4"/><net_sink comp="179" pin=0"/></net>

<net id="192"><net_src comp="38" pin="0"/><net_sink comp="189" pin=0"/></net>

<net id="199"><net_src comp="189" pin="1"/><net_sink comp="193" pin=0"/></net>

<net id="209"><net_src comp="203" pin="4"/><net_sink comp="200" pin=0"/></net>

<net id="213"><net_src comp="38" pin="0"/><net_sink comp="210" pin=0"/></net>

<net id="220"><net_src comp="210" pin="1"/><net_sink comp="214" pin=0"/></net>

<net id="224"><net_src comp="84" pin="3"/><net_sink comp="221" pin=0"/></net>

<net id="228"><net_src comp="84" pin="3"/><net_sink comp="225" pin=0"/></net>

<net id="232"><net_src comp="102" pin="3"/><net_sink comp="229" pin=0"/></net>

<net id="236"><net_src comp="123" pin="3"/><net_sink comp="233" pin=0"/></net>

<net id="240"><net_src comp="142" pin="3"/><net_sink comp="237" pin=0"/></net>

<net id="244"><net_src comp="229" pin="1"/><net_sink comp="241" pin=0"/></net>

<net id="249"><net_src comp="241" pin="1"/><net_sink comp="245" pin=0"/></net>

<net id="250"><net_src comp="16" pin="0"/><net_sink comp="245" pin=1"/></net>

<net id="258"><net_src comp="193" pin="4"/><net_sink comp="254" pin=0"/></net>

<net id="259"><net_src comp="40" pin="0"/><net_sink comp="254" pin=1"/></net>

<net id="264"><net_src comp="193" pin="4"/><net_sink comp="260" pin=0"/></net>

<net id="265"><net_src comp="46" pin="0"/><net_sink comp="260" pin=1"/></net>

<net id="269"><net_src comp="260" pin="2"/><net_sink comp="266" pin=0"/></net>

<net id="270"><net_src comp="266" pin="1"/><net_sink comp="108" pin=2"/></net>

<net id="274"><net_src comp="193" pin="4"/><net_sink comp="271" pin=0"/></net>

<net id="275"><net_src comp="271" pin="1"/><net_sink comp="116" pin=2"/></net>

<net id="279"><net_src comp="229" pin="1"/><net_sink comp="276" pin=0"/></net>

<net id="283"><net_src comp="233" pin="1"/><net_sink comp="280" pin=0"/></net>

<net id="288"><net_src comp="280" pin="1"/><net_sink comp="284" pin=0"/></net>

<net id="289"><net_src comp="276" pin="1"/><net_sink comp="284" pin=1"/></net>

<net id="297"><net_src comp="179" pin="1"/><net_sink comp="293" pin=0"/></net>

<net id="298"><net_src comp="290" pin="1"/><net_sink comp="293" pin=1"/></net>

<net id="304"><net_src comp="64" pin="0"/><net_sink comp="299" pin=0"/></net>

<net id="305"><net_src comp="221" pin="1"/><net_sink comp="299" pin=1"/></net>

<net id="306"><net_src comp="66" pin="0"/><net_sink comp="299" pin=2"/></net>

<net id="311"><net_src comp="221" pin="1"/><net_sink comp="307" pin=0"/></net>

<net id="312"><net_src comp="68" pin="0"/><net_sink comp="307" pin=1"/></net>

<net id="318"><net_src comp="299" pin="3"/><net_sink comp="313" pin=0"/></net>

<net id="319"><net_src comp="307" pin="2"/><net_sink comp="313" pin=1"/></net>

<net id="320"><net_src comp="221" pin="1"/><net_sink comp="313" pin=2"/></net>

<net id="328"><net_src comp="16" pin="0"/><net_sink comp="324" pin=0"/></net>

<net id="329"><net_src comp="321" pin="1"/><net_sink comp="324" pin=1"/></net>

<net id="333"><net_src comp="179" pin="1"/><net_sink comp="330" pin=0"/></net>

<net id="341"><net_src comp="330" pin="1"/><net_sink comp="337" pin=0"/></net>

<net id="342"><net_src comp="334" pin="1"/><net_sink comp="337" pin=1"/></net>

<net id="349"><net_src comp="74" pin="0"/><net_sink comp="343" pin=0"/></net>

<net id="350"><net_src comp="337" pin="2"/><net_sink comp="343" pin=1"/></net>

<net id="351"><net_src comp="66" pin="0"/><net_sink comp="343" pin=2"/></net>

<net id="352"><net_src comp="76" pin="0"/><net_sink comp="343" pin=3"/></net>

<net id="353"><net_src comp="343" pin="4"/><net_sink comp="92" pin=3"/></net>

<net id="357"><net_src comp="237" pin="1"/><net_sink comp="354" pin=0"/></net>

<net id="362"><net_src comp="16" pin="0"/><net_sink comp="358" pin=0"/></net>

<net id="363"><net_src comp="354" pin="1"/><net_sink comp="358" pin=1"/></net>

<net id="371"><net_src comp="214" pin="4"/><net_sink comp="367" pin=0"/></net>

<net id="372"><net_src comp="40" pin="0"/><net_sink comp="367" pin=1"/></net>

<net id="377"><net_src comp="214" pin="4"/><net_sink comp="373" pin=0"/></net>

<net id="378"><net_src comp="46" pin="0"/><net_sink comp="373" pin=1"/></net>

<net id="382"><net_src comp="373" pin="2"/><net_sink comp="379" pin=0"/></net>

<net id="383"><net_src comp="379" pin="1"/><net_sink comp="149" pin=2"/></net>

<net id="387"><net_src comp="214" pin="4"/><net_sink comp="384" pin=0"/></net>

<net id="388"><net_src comp="384" pin="1"/><net_sink comp="157" pin=2"/></net>

<net id="392"><net_src comp="237" pin="1"/><net_sink comp="389" pin=0"/></net>

<net id="396"><net_src comp="233" pin="1"/><net_sink comp="393" pin=0"/></net>

<net id="401"><net_src comp="393" pin="1"/><net_sink comp="397" pin=0"/></net>

<net id="402"><net_src comp="389" pin="1"/><net_sink comp="397" pin=1"/></net>

<net id="410"><net_src comp="200" pin="1"/><net_sink comp="406" pin=0"/></net>

<net id="411"><net_src comp="403" pin="1"/><net_sink comp="406" pin=1"/></net>

<net id="417"><net_src comp="64" pin="0"/><net_sink comp="412" pin=0"/></net>

<net id="418"><net_src comp="221" pin="1"/><net_sink comp="412" pin=1"/></net>

<net id="419"><net_src comp="66" pin="0"/><net_sink comp="412" pin=2"/></net>

<net id="424"><net_src comp="221" pin="1"/><net_sink comp="420" pin=0"/></net>

<net id="425"><net_src comp="68" pin="0"/><net_sink comp="420" pin=1"/></net>

<net id="431"><net_src comp="412" pin="3"/><net_sink comp="426" pin=0"/></net>

<net id="432"><net_src comp="420" pin="2"/><net_sink comp="426" pin=1"/></net>

<net id="433"><net_src comp="221" pin="1"/><net_sink comp="426" pin=2"/></net>

<net id="441"><net_src comp="16" pin="0"/><net_sink comp="437" pin=0"/></net>

<net id="442"><net_src comp="434" pin="1"/><net_sink comp="437" pin=1"/></net>

<net id="446"><net_src comp="200" pin="1"/><net_sink comp="443" pin=0"/></net>

<net id="454"><net_src comp="443" pin="1"/><net_sink comp="450" pin=0"/></net>

<net id="455"><net_src comp="447" pin="1"/><net_sink comp="450" pin=1"/></net>

<net id="462"><net_src comp="74" pin="0"/><net_sink comp="456" pin=0"/></net>

<net id="463"><net_src comp="450" pin="2"/><net_sink comp="456" pin=1"/></net>

<net id="464"><net_src comp="66" pin="0"/><net_sink comp="456" pin=2"/></net>

<net id="465"><net_src comp="76" pin="0"/><net_sink comp="456" pin=3"/></net>

<net id="466"><net_src comp="456" pin="4"/><net_sink comp="92" pin=3"/></net>

<net id="470"><net_src comp="245" pin="2"/><net_sink comp="467" pin=0"/></net>

<net id="471"><net_src comp="467" pin="1"/><net_sink comp="251" pin=0"/></net>

<net id="475"><net_src comp="251" pin="1"/><net_sink comp="472" pin=0"/></net>

<net id="476"><net_src comp="472" pin="1"/><net_sink comp="182" pin=0"/></net>

<net id="480"><net_src comp="254" pin="2"/><net_sink comp="477" pin=0"/></net>

<net id="484"><net_src comp="260" pin="2"/><net_sink comp="481" pin=0"/></net>

<net id="485"><net_src comp="481" pin="1"/><net_sink comp="193" pin=2"/></net>

<net id="489"><net_src comp="108" pin="3"/><net_sink comp="486" pin=0"/></net>

<net id="490"><net_src comp="486" pin="1"/><net_sink comp="102" pin=0"/></net>

<net id="494"><net_src comp="271" pin="1"/><net_sink comp="491" pin=0"/></net>

<net id="495"><net_src comp="491" pin="1"/><net_sink comp="129" pin=2"/></net>

<net id="499"><net_src comp="116" pin="3"/><net_sink comp="496" pin=0"/></net>

<net id="500"><net_src comp="496" pin="1"/><net_sink comp="123" pin=0"/></net>

<net id="504"><net_src comp="284" pin="2"/><net_sink comp="501" pin=0"/></net>

<net id="505"><net_src comp="501" pin="1"/><net_sink comp="290" pin=0"/></net>

<net id="509"><net_src comp="293" pin="2"/><net_sink comp="506" pin=0"/></net>

<net id="510"><net_src comp="506" pin="1"/><net_sink comp="182" pin=2"/></net>

<net id="514"><net_src comp="225" pin="1"/><net_sink comp="511" pin=0"/></net>

<net id="515"><net_src comp="511" pin="1"/><net_sink comp="92" pin=4"/></net>

<net id="519"><net_src comp="313" pin="3"/><net_sink comp="516" pin=0"/></net>

<net id="520"><net_src comp="516" pin="1"/><net_sink comp="321" pin=0"/></net>

<net id="521"><net_src comp="516" pin="1"/><net_sink comp="102" pin=4"/></net>

<net id="525"><net_src comp="324" pin="2"/><net_sink comp="522" pin=0"/></net>

<net id="526"><net_src comp="522" pin="1"/><net_sink comp="334" pin=0"/></net>

<net id="530"><net_src comp="343" pin="4"/><net_sink comp="527" pin=0"/></net>

<net id="531"><net_src comp="527" pin="1"/><net_sink comp="92" pin=3"/></net>

<net id="535"><net_src comp="358" pin="2"/><net_sink comp="532" pin=0"/></net>

<net id="536"><net_src comp="532" pin="1"/><net_sink comp="364" pin=0"/></net>

<net id="540"><net_src comp="364" pin="1"/><net_sink comp="537" pin=0"/></net>

<net id="541"><net_src comp="537" pin="1"/><net_sink comp="203" pin=0"/></net>

<net id="545"><net_src comp="367" pin="2"/><net_sink comp="542" pin=0"/></net>

<net id="549"><net_src comp="373" pin="2"/><net_sink comp="546" pin=0"/></net>

<net id="550"><net_src comp="546" pin="1"/><net_sink comp="214" pin=2"/></net>

<net id="554"><net_src comp="149" pin="3"/><net_sink comp="551" pin=0"/></net>

<net id="555"><net_src comp="551" pin="1"/><net_sink comp="142" pin=0"/></net>

<net id="559"><net_src comp="384" pin="1"/><net_sink comp="556" pin=0"/></net>

<net id="560"><net_src comp="556" pin="1"/><net_sink comp="165" pin=2"/></net>

<net id="564"><net_src comp="157" pin="3"/><net_sink comp="561" pin=0"/></net>

<net id="565"><net_src comp="561" pin="1"/><net_sink comp="123" pin=0"/></net>

<net id="569"><net_src comp="397" pin="2"/><net_sink comp="566" pin=0"/></net>

<net id="570"><net_src comp="566" pin="1"/><net_sink comp="403" pin=0"/></net>

<net id="574"><net_src comp="406" pin="2"/><net_sink comp="571" pin=0"/></net>

<net id="575"><net_src comp="571" pin="1"/><net_sink comp="203" pin=2"/></net>

<net id="579"><net_src comp="225" pin="1"/><net_sink comp="576" pin=0"/></net>

<net id="580"><net_src comp="576" pin="1"/><net_sink comp="92" pin=4"/></net>

<net id="584"><net_src comp="426" pin="3"/><net_sink comp="581" pin=0"/></net>

<net id="585"><net_src comp="581" pin="1"/><net_sink comp="434" pin=0"/></net>

<net id="586"><net_src comp="581" pin="1"/><net_sink comp="142" pin=4"/></net>

<net id="590"><net_src comp="437" pin="2"/><net_sink comp="587" pin=0"/></net>

<net id="591"><net_src comp="587" pin="1"/><net_sink comp="447" pin=0"/></net>

<net id="595"><net_src comp="456" pin="4"/><net_sink comp="592" pin=0"/></net>

<net id="596"><net_src comp="592" pin="1"/><net_sink comp="92" pin=3"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: dataout_data_V | {12 20 }
	Port: dataout_last_V | {12 20 }
	Port: shift_reg_left_V | {6 10 }
	Port: shift_reg_right_V | {14 18 }
 - Input state : 
	Port: fir_filter : datain_data_V | {9 17 }
	Port: fir_filter : datain_last_V | {9 17 }
	Port: fir_filter : shift_reg_left_V | {1 2 5 6 }
	Port: fir_filter : c | {5 6 13 14 }
	Port: fir_filter : shift_reg_right_V | {9 10 13 14 }
  - Chain level:
	State 1
	State 2
	State 3
		acc_left_V : 1
	State 4
	State 5
		icmp_ln51 : 1
		br_ln51 : 2
		i : 1
		zext_ln58 : 2
		shift_reg_left_V_add : 3
		shift_reg_left_V_loa_1 : 4
		zext_ln58_1 : 1
		c_addr : 2
		c_load : 3
	State 6
		store_ln59 : 1
	State 7
		mul_ln700 : 1
	State 8
		acc_left_V_2 : 1
		empty_4 : 1
	State 9
		tmp_2 : 1
		datain_left_V : 1
		datain_left_V_2 : 1
	State 10
		mul_ln700_1 : 1
	State 11
		acc_left_V_1 : 1
		trunc_ln2 : 2
		write_ln19 : 3
		acc_right_V : 1
	State 12
	State 13
		icmp_ln98 : 1
		br_ln98 : 2
		i_2 : 1
		zext_ln99 : 2
		shift_reg_right_V_ad : 3
		shift_reg_right_V_lo_1 : 4
		zext_ln99_1 : 1
		c_addr_1 : 2
		c_load_1 : 3
	State 14
		store_ln100 : 1
	State 15
		mul_ln700_2 : 1
	State 16
		acc_right_V_2 : 1
		empty_7 : 1
	State 17
		tmp_3 : 1
		datain_right_V : 1
		datain_right_V_2 : 1
	State 18
		mul_ln700_3 : 1
	State 19
		acc_right_V_1 : 1
		trunc_ln1503_1 : 2
		write_ln19 : 3
	State 20


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------|---------|---------|---------|
| Operation|     Functional Unit     |  DSP48E |    FF   |   LUT   |
|----------|-------------------------|---------|---------|---------|
|          |         i_fu_260        |    0    |    0    |    15   |
|          |   acc_left_V_2_fu_293   |    0    |    0    |    60   |
|    add   |   acc_left_V_1_fu_337   |    0    |    0    |    54   |
|          |        i_2_fu_373       |    0    |    0    |    15   |
|          |   acc_right_V_2_fu_406  |    0    |    0    |    60   |
|          |   acc_right_V_1_fu_450  |    0    |    0    |    54   |
|----------|-------------------------|---------|---------|---------|
|          |    acc_left_V_fu_245    |    2    |    0    |    20   |
|          |     mul_ln700_fu_284    |    2    |    0    |    20   |
|    mul   |    mul_ln700_1_fu_324   |    2    |    0    |    20   |
|          |    acc_right_V_fu_358   |    2    |    0    |    20   |
|          |    mul_ln700_2_fu_397   |    2    |    0    |    20   |
|          |    mul_ln700_3_fu_437   |    2    |    0    |    20   |
|----------|-------------------------|---------|---------|---------|
|  select  |  datain_left_V_2_fu_313 |    0    |    0    |    32   |
|          | datain_right_V_2_fu_426 |    0    |    0    |    32   |
|----------|-------------------------|---------|---------|---------|
|   icmp   |     icmp_ln51_fu_254    |    0    |    0    |    11   |
|          |     icmp_ln98_fu_367    |    0    |    0    |    11   |
|----------|-------------------------|---------|---------|---------|
|   read   |      grp_read_fu_84     |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|   write  |     grp_write_fu_92     |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|extractvalue|        grp_fu_221       |    0    |    0    |    0    |
|          |        grp_fu_225       |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|          |     sext_ln68_fu_241    |    0    |    0    |    0    |
|          |    sext_ln68_1_fu_251   |    0    |    0    |    0    |
|          |   sext_ln700_2_fu_276   |    0    |    0    |    0    |
|          |   sext_ln700_3_fu_280   |    0    |    0    |    0    |
|          |   sext_ln700_4_fu_290   |    0    |    0    |    0    |
|          |    sext_ln700_fu_321    |    0    |    0    |    0    |
|   sext   |   sext_ln700_1_fu_334   |    0    |    0    |    0    |
|          |    sext_ln68_2_fu_354   |    0    |    0    |    0    |
|          |    sext_ln68_3_fu_364   |    0    |    0    |    0    |
|          |   sext_ln700_7_fu_389   |    0    |    0    |    0    |
|          |   sext_ln700_8_fu_393   |    0    |    0    |    0    |
|          |   sext_ln700_9_fu_403   |    0    |    0    |    0    |
|          |   sext_ln700_5_fu_434   |    0    |    0    |    0    |
|          |   sext_ln700_6_fu_447   |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|          |     zext_ln58_fu_266    |    0    |    0    |    0    |
|   zext   |    zext_ln58_1_fu_271   |    0    |    0    |    0    |
|          |     zext_ln99_fu_379    |    0    |    0    |    0    |
|          |    zext_ln99_1_fu_384   |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
| bitselect|       tmp_2_fu_299      |    0    |    0    |    0    |
|          |       tmp_3_fu_412      |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|    or    |   datain_left_V_fu_307  |    0    |    0    |    0    |
|          |  datain_right_V_fu_420  |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|   trunc  |    trunc_ln51_fu_330    |    0    |    0    |    0    |
|          |    trunc_ln98_fu_443    |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|partselect|     trunc_ln2_fu_343    |    0    |    0    |    0    |
|          |  trunc_ln1503_1_fu_456  |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|   Total  |                         |    12   |    0    |   464   |
|----------|-------------------------|---------|---------|---------|

Memories:
+-----------------+--------+--------+--------+--------+
|                 |  BRAM  |   FF   |   LUT  |  URAM  |
+-----------------+--------+--------+--------+--------+
|        c        |    0   |   16   |   15   |    -   |
| shift_reg_left_V|    1   |    0   |    0   |    0   |
|shift_reg_right_V|    1   |    0   |    0   |    0   |
+-----------------+--------+--------+--------+--------+
|      Total      |    2   |   16   |   15   |    0   |
+-----------------+--------+--------+--------+--------+

* Register list:
+----------------------------+--------+
|                            |   FF   |
+----------------------------+--------+
|    acc_left_V_2_reg_506    |   53   |
|     acc_left_V_reg_467     |   42   |
|    acc_right_V_2_reg_571   |   53   |
|     acc_right_V_reg_532    |   42   |
|      c_addr_1_reg_561      |    6   |
|       c_addr_reg_496       |    6   |
| datain_last_V_val8_reg_576 |    1   |
|  datain_last_V_val_reg_511 |    1   |
|   datain_left_V_2_reg_516  |   32   |
|  datain_right_V_2_reg_581  |   32   |
|         i_0_reg_189        |    6   |
|         i_1_reg_210        |    6   |
|         i_2_reg_546        |    6   |
|          i_reg_481         |    6   |
|      icmp_ln51_reg_477     |    1   |
|      icmp_ln98_reg_542     |    1   |
|     mul_ln700_1_reg_522    |   42   |
|     mul_ln700_2_reg_566    |   48   |
|     mul_ln700_3_reg_587    |   42   |
|      mul_ln700_reg_501     |   48   |
|      p_0403_0_reg_179      |   53   |
|      p_0412_0_reg_200      |   53   |
|           reg_229          |   32   |
|           reg_233          |   16   |
|           reg_237          |   32   |
|     sext_ln68_1_reg_472    |   53   |
|     sext_ln68_3_reg_537    |   53   |
|shift_reg_left_V_add_reg_486|    6   |
|shift_reg_right_V_ad_reg_551|    6   |
|   trunc_ln1503_1_reg_592   |   32   |
|      trunc_ln2_reg_527     |   32   |
|     zext_ln58_1_reg_491    |   64   |
|     zext_ln99_1_reg_556    |   64   |
+----------------------------+--------+
|            Total           |   970  |
+----------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_write_fu_92  |  p3  |   4  |  32  |   128  ||    21   |
|  grp_write_fu_92  |  p4  |   2  |   1  |    2   ||    9    |
| grp_access_fu_102 |  p0  |   3  |  32  |   96   ||    15   |
| grp_access_fu_102 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_102 |  p4  |   2  |   6  |   12   ||    9    |
| grp_access_fu_123 |  p0  |   4  |   6  |   24   ||    21   |
| grp_access_fu_142 |  p0  |   3  |  32  |   96   ||    15   |
| grp_access_fu_142 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_142 |  p4  |   2  |   6  |   12   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   370  || 16.1955 ||   117   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |    -   |   12   |    -   |    0   |   464  |    -   |
|   Memory  |    2   |    -   |    -   |   16   |   15   |    0   |
|Multiplexer|    -   |    -   |   16   |    -   |   117  |    -   |
|  Register |    -   |    -   |    -   |   970  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |    2   |   12   |   16   |   986  |   596  |    0   |
+-----------+--------+--------+--------+--------+--------+--------+
