# HW5 - SVA Properties for Formal Verification

Writing System Verilog assertion (specified in *sva/jasperGold/vcomp_path.v*) in Cadence jaspergold to do formal verification and find the bugs in *sva/rtl/fifo.v* and *sva/rtl/path.v*.
