--------------------------------------------------------------------------------
-- Copyright (c) 1995-2006 Xilinx, Inc.  All rights reserved.
--------------------------------------------------------------------------------
--   ____  ____
--  /   /\/   /
-- /___/  \  /    Vendor: Xilinx
-- \   \   \/     Version: I.32
--  \   \         Application: netgen
--  /   /         Filename: ten_gig_eth_mac_v8_0.vhd
-- /___/   /\     Timestamp: Thu Jul 27 06:41:21 2006
-- \   \  /  \ 
--  \___\/\___\
--             
-- Command	: -intstyle ise -w -sim -ofmt vhdl /home/droz/10GbE/ten_Gb_eth/tmp/_cg/ten_gig_eth_mac_v8_0.ngc /home/droz/10GbE/ten_Gb_eth/tmp/_cg/ten_gig_eth_mac_v8_0.vhd 
-- Device	: 2vp70ff1704-7
-- Input file	: /home/droz/10GbE/ten_Gb_eth/tmp/_cg/ten_gig_eth_mac_v8_0.ngc
-- Output file	: /home/droz/10GbE/ten_Gb_eth/tmp/_cg/ten_gig_eth_mac_v8_0.vhd
-- # of Entities	: 1
-- Design Name	: ten_gig_eth_mac_v8_0
-- Xilinx	: /opt/Xilinx82
--             
-- Purpose:    
--     This VHDL netlist is a verification model and uses simulation 
--     primitives which may not represent the true implementation of the 
--     device, however the netlist is functionally correct and should not 
--     be modified. This file cannot be synthesized and should only be used 
--     with supported simulation tools.
--             
-- Reference:  
--     Development System Reference Guide, Chapter 23
--     Synthesis and Simulation Design Guide, Chapter 6
--             
--------------------------------------------------------------------------------


-- The synopsys directives "translate_off/translate_on" specified
-- below are supported by XST, FPGA Compiler II, Mentor Graphics and Synplicity
-- synthesis tools. Ensure they are correct for your synthesis tool(s).

-- synopsys translate_off
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
use UNISIM.VPKG.ALL;

entity ten_gig_eth_mac_v8_0 is
  port (
    tx_ack : out STD_LOGIC; 
    tx_dcm_lock : in STD_LOGIC := 'X'; 
    reset : in STD_LOGIC := 'X'; 
    rx_bad_frame : out STD_LOGIC; 
    rx_statistics_valid : out STD_LOGIC; 
    rx_clk0 : in STD_LOGIC := 'X'; 
    rx_dcm_lock : in STD_LOGIC := 'X'; 
    rx_good_frame : out STD_LOGIC; 
    tx_underrun : in STD_LOGIC := 'X'; 
    tx_clk0 : in STD_LOGIC := 'X'; 
    pause_req : in STD_LOGIC := 'X'; 
    tx_start : in STD_LOGIC := 'X'; 
    tx_statistics_valid : out STD_LOGIC; 
    rx_data : out STD_LOGIC_VECTOR ( 63 downto 0 ); 
    tx_data : in STD_LOGIC_VECTOR ( 63 downto 0 ); 
    rx_statistics_vector : out STD_LOGIC_VECTOR ( 28 downto 0 ); 
    tx_statistics_vector : out STD_LOGIC_VECTOR ( 24 downto 0 ); 
    xgmii_rxc : in STD_LOGIC_VECTOR ( 7 downto 0 ); 
    xgmii_rxd : in STD_LOGIC_VECTOR ( 63 downto 0 ); 
    pause_val : in STD_LOGIC_VECTOR ( 15 downto 0 ); 
    configuration_vector : in STD_LOGIC_VECTOR ( 66 downto 0 ); 
    tx_ifg_delay : in STD_LOGIC_VECTOR ( 7 downto 0 ); 
    rx_data_valid : out STD_LOGIC_VECTOR ( 7 downto 0 ); 
    xgmii_txc : out STD_LOGIC_VECTOR ( 7 downto 0 ); 
    xgmii_txd : out STD_LOGIC_VECTOR ( 63 downto 0 ); 
    tx_data_valid : in STD_LOGIC_VECTOR ( 7 downto 0 ) 
  );
end ten_gig_eth_mac_v8_0;

architecture STRUCTURE of ten_gig_eth_mac_v8_0 is
  signal N0 : STD_LOGIC; 
  signal NlwRenamedSig_OI_tx_statistics_vector_19_Q : STD_LOGIC; 
  signal NlwRenamedSig_OI_tx_statistics_vector_3_Q : STD_LOGIC; 
  signal NlwRenamedSig_OI_tx_statistics_valid : STD_LOGIC; 
  signal NlwRenamedSig_OI_rx_statistics_vector_28_Q : STD_LOGIC; 
  signal NlwRenamedSig_OI_rx_statistics_vector_21_Q : STD_LOGIC; 
  signal NlwRenamedSig_OI_rx_statistics_vector_20_Q : STD_LOGIC; 
  signal NlwRenamedSig_OI_rx_statistics_vector_19_Q : STD_LOGIC; 
  signal NlwRenamedSig_OI_rx_statistics_vector_1_Q : STD_LOGIC; 
  signal NlwRenamedSig_OI_rx_statistics_vector_0_Q : STD_LOGIC; 
  signal NlwRenamedSig_OI_rx_statistics_valid : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenframe_crcgen_Mshreg_last_data_reg_7_2 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenframe_crcgen_Mshreg_last_data_reg_6_3 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenframe_crcgen_Mshreg_last_data_reg_5_4 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenframe_crcgen_Mshreg_last_data_reg_4_5 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenframe_crcgen_Mshreg_last_data_reg_3_6 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenframe_crcgen_Mshreg_last_data_reg_2_7 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenframe_crcgen_Mshreg_last_data_reg_0_8 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenframe_crcgen_Mshreg_last_data_delay_7_9 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenframe_crcgen_Mshreg_last_data_reg_1_10 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_error_detection_Mshreg_crc_delay_srl16_4_11 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgentx_Mshreg_data_reg_63_12 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgentx_Mshreg_data_reg_62_13 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgentx_Mshreg_data_reg_61_14 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgentx_Mshreg_data_reg_60_15 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgentx_Mshreg_data_reg_59_16 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgentx_Mshreg_data_reg_57_17 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgentx_Mshreg_data_reg_56_18 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgentx_Mshreg_data_reg_58_19 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgentx_Mshreg_data_reg_55_20 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgentx_Mshreg_data_reg_54_21 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgentx_Mshreg_data_reg_53_22 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgentx_Mshreg_data_reg_52_23 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgentx_Mshreg_data_reg_51_24 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgentx_Mshreg_data_reg_50_25 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgentx_Mshreg_data_reg_48_26 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgentx_Mshreg_data_reg_47_27 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgentx_Mshreg_data_reg_49_28 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgentx_Mshreg_data_reg_46_29 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgentx_Mshreg_data_reg_45_30 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgentx_Mshreg_data_reg_43_31 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgentx_Mshreg_data_reg_42_32 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgentx_Mshreg_data_reg_44_33 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgentx_Mshreg_data_reg_41_34 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgentx_Mshreg_data_reg_40_35 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgentx_Mshreg_data_reg_38_36 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgentx_Mshreg_data_reg_37_37 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgentx_Mshreg_data_reg_39_38 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgentx_Mshreg_data_reg_36_39 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgentx_Mshreg_data_reg_35_40 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgentx_Mshreg_data_reg_34_41 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgentx_Mshreg_data_reg_33_42 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgentx_Mshreg_data_reg_32_43 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgentx_Mshreg_data_reg_31_44 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgentx_Mshreg_data_reg_29_45 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgentx_Mshreg_data_reg_28_46 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgentx_Mshreg_data_reg_30_47 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgentx_Mshreg_data_reg_27_48 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgentx_Mshreg_data_reg_26_49 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgentx_Mshreg_data_reg_25_50 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgentx_Mshreg_data_reg_24_51 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgentx_Mshreg_data_reg_23_52 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgentx_Mshreg_data_reg_22_53 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgentx_Mshreg_data_reg_20_54 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgentx_Mshreg_data_reg_19_55 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgentx_Mshreg_data_reg_21_56 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgentx_Mshreg_data_reg_18_57 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgentx_Mshreg_data_reg_17_58 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgentx_Mshreg_data_reg_16_59 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgentx_Mshreg_data_reg_15_60 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgentx_Mshreg_data_reg_14_61 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgentx_Mshreg_data_reg_13_62 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgentx_Mshreg_data_reg_11_63 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgentx_Mshreg_data_reg_10_64 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgentx_Mshreg_data_reg_12_65 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgentx_Mshreg_data_reg_9_66 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgentx_Mshreg_data_reg_8_67 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgentx_Mshreg_data_reg_6_68 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgentx_Mshreg_data_reg_5_69 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgentx_Mshreg_data_reg_7_70 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgentx_Mshreg_data_reg_4_71 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgentx_Mshreg_data_reg_3_72 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgentx_Mshreg_data_reg_1_73 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgentx_Mshreg_data_reg_0_74 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgentx_Mshreg_data_reg_2_75 : STD_LOGIC; 
  signal BU2_N6161 : STD_LOGIC; 
  signal BU2_U0_G_FLOWCONTROL_flwctrl_control_complete : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_synchronise_N3 : STD_LOGIC; 
  signal BU2_N6644 : STD_LOGIC; 
  signal BU2_N6642 : STD_LOGIC; 
  signal BU2_N6641 : STD_LOGIC; 
  signal BU2_N6640 : STD_LOGIC; 
  signal BU2_N6639 : STD_LOGIC; 
  signal BU2_N6636 : STD_LOGIC; 
  signal BU2_N6635 : STD_LOGIC; 
  signal BU2_N6634 : STD_LOGIC; 
  signal BU2_N6633 : STD_LOGIC; 
  signal BU2_N6632 : STD_LOGIC; 
  signal BU2_N6631 : STD_LOGIC; 
  signal BU2_N6630 : STD_LOGIC; 
  signal BU2_N6629 : STD_LOGIC; 
  signal BU2_N6628 : STD_LOGIC; 
  signal BU2_N6626 : STD_LOGIC; 
  signal BU2_N6622 : STD_LOGIC; 
  signal BU2_N6621 : STD_LOGIC; 
  signal BU2_N6620 : STD_LOGIC; 
  signal BU2_N6619 : STD_LOGIC; 
  signal BU2_N6618 : STD_LOGIC; 
  signal BU2_N6617 : STD_LOGIC; 
  signal BU2_N6616 : STD_LOGIC; 
  signal BU2_N6615 : STD_LOGIC; 
  signal BU2_N6614 : STD_LOGIC; 
  signal BU2_N6613 : STD_LOGIC; 
  signal BU2_N6612 : STD_LOGIC; 
  signal BU2_N6611 : STD_LOGIC; 
  signal BU2_N6610 : STD_LOGIC; 
  signal BU2_N6609 : STD_LOGIC; 
  signal BU2_N6608 : STD_LOGIC; 
  signal BU2_N6607 : STD_LOGIC; 
  signal BU2_N6606 : STD_LOGIC; 
  signal BU2_N6605 : STD_LOGIC; 
  signal BU2_N6604 : STD_LOGIC; 
  signal BU2_N6603 : STD_LOGIC; 
  signal BU2_N6602 : STD_LOGIC; 
  signal BU2_N6601 : STD_LOGIC; 
  signal BU2_N6600 : STD_LOGIC; 
  signal BU2_N6599 : STD_LOGIC; 
  signal BU2_N6598 : STD_LOGIC; 
  signal BU2_N6597 : STD_LOGIC; 
  signal BU2_N6596 : STD_LOGIC; 
  signal BU2_N6595 : STD_LOGIC; 
  signal BU2_N6594 : STD_LOGIC; 
  signal BU2_N6593 : STD_LOGIC; 
  signal BU2_N6592 : STD_LOGIC; 
  signal BU2_N6591 : STD_LOGIC; 
  signal BU2_N6590 : STD_LOGIC; 
  signal BU2_N6589 : STD_LOGIC; 
  signal BU2_N6588 : STD_LOGIC; 
  signal BU2_N6587 : STD_LOGIC; 
  signal BU2_N6586 : STD_LOGIC; 
  signal BU2_N6585 : STD_LOGIC; 
  signal BU2_N6584 : STD_LOGIC; 
  signal BU2_N6583 : STD_LOGIC; 
  signal BU2_N6582 : STD_LOGIC; 
  signal BU2_N6581 : STD_LOGIC; 
  signal BU2_N6580 : STD_LOGIC; 
  signal BU2_N6579 : STD_LOGIC; 
  signal BU2_N6578 : STD_LOGIC; 
  signal BU2_N6577 : STD_LOGIC; 
  signal BU2_N6576 : STD_LOGIC; 
  signal BU2_N6575 : STD_LOGIC; 
  signal BU2_N6574 : STD_LOGIC; 
  signal BU2_N6573 : STD_LOGIC; 
  signal BU2_N6572 : STD_LOGIC; 
  signal BU2_N6571 : STD_LOGIC; 
  signal BU2_N6570 : STD_LOGIC; 
  signal BU2_N6569 : STD_LOGIC; 
  signal BU2_N6568 : STD_LOGIC; 
  signal BU2_N6567 : STD_LOGIC; 
  signal BU2_N6566 : STD_LOGIC; 
  signal BU2_N6565 : STD_LOGIC; 
  signal BU2_N6564 : STD_LOGIC; 
  signal BU2_N6563 : STD_LOGIC; 
  signal BU2_N6562 : STD_LOGIC; 
  signal BU2_N6561 : STD_LOGIC; 
  signal BU2_N6560 : STD_LOGIC; 
  signal BU2_N6559 : STD_LOGIC; 
  signal BU2_N6558 : STD_LOGIC; 
  signal BU2_N6557 : STD_LOGIC; 
  signal BU2_N6556 : STD_LOGIC; 
  signal BU2_N6555 : STD_LOGIC; 
  signal BU2_N6554 : STD_LOGIC; 
  signal BU2_N6553 : STD_LOGIC; 
  signal BU2_N6552 : STD_LOGIC; 
  signal BU2_N6551 : STD_LOGIC; 
  signal BU2_N6550 : STD_LOGIC; 
  signal BU2_N6549 : STD_LOGIC; 
  signal BU2_N6548 : STD_LOGIC; 
  signal BU2_N6547 : STD_LOGIC; 
  signal BU2_N6546 : STD_LOGIC; 
  signal BU2_N6545 : STD_LOGIC; 
  signal BU2_N6544 : STD_LOGIC; 
  signal BU2_N6543 : STD_LOGIC; 
  signal BU2_N6542 : STD_LOGIC; 
  signal BU2_N6541 : STD_LOGIC; 
  signal BU2_N6540 : STD_LOGIC; 
  signal BU2_N6539 : STD_LOGIC; 
  signal BU2_N6538 : STD_LOGIC; 
  signal BU2_N6537 : STD_LOGIC; 
  signal BU2_N6536 : STD_LOGIC; 
  signal BU2_N6535 : STD_LOGIC; 
  signal BU2_N6534 : STD_LOGIC; 
  signal BU2_N6533 : STD_LOGIC; 
  signal BU2_N6532 : STD_LOGIC; 
  signal BU2_N6531 : STD_LOGIC; 
  signal BU2_N6530 : STD_LOGIC; 
  signal BU2_N6529 : STD_LOGIC; 
  signal BU2_N6528 : STD_LOGIC; 
  signal BU2_N6519 : STD_LOGIC; 
  signal BU2_N6518 : STD_LOGIC; 
  signal BU2_N6517 : STD_LOGIC; 
  signal BU2_N6516 : STD_LOGIC; 
  signal BU2_N6515 : STD_LOGIC; 
  signal BU2_N6514 : STD_LOGIC; 
  signal BU2_N6513 : STD_LOGIC; 
  signal BU2_N6512 : STD_LOGIC; 
  signal BU2_N6511 : STD_LOGIC; 
  signal BU2_N6510 : STD_LOGIC; 
  signal BU2_N6509 : STD_LOGIC; 
  signal BU2_N6508 : STD_LOGIC; 
  signal BU2_N6507 : STD_LOGIC; 
  signal BU2_N6506 : STD_LOGIC; 
  signal BU2_N6505 : STD_LOGIC; 
  signal BU2_N6504 : STD_LOGIC; 
  signal BU2_N6503 : STD_LOGIC; 
  signal BU2_N6502 : STD_LOGIC; 
  signal BU2_N6501 : STD_LOGIC; 
  signal BU2_N6500 : STD_LOGIC; 
  signal BU2_N6499 : STD_LOGIC; 
  signal BU2_N6498 : STD_LOGIC; 
  signal BU2_N6497 : STD_LOGIC; 
  signal BU2_N6496 : STD_LOGIC; 
  signal BU2_N6495 : STD_LOGIC; 
  signal BU2_N6494 : STD_LOGIC; 
  signal BU2_N6493 : STD_LOGIC; 
  signal BU2_N6492 : STD_LOGIC; 
  signal BU2_N6491 : STD_LOGIC; 
  signal BU2_N6490 : STD_LOGIC; 
  signal BU2_N6489 : STD_LOGIC; 
  signal BU2_N6488 : STD_LOGIC; 
  signal BU2_N6487 : STD_LOGIC; 
  signal BU2_N6486 : STD_LOGIC; 
  signal BU2_N6485 : STD_LOGIC; 
  signal BU2_N6484 : STD_LOGIC; 
  signal BU2_N6483 : STD_LOGIC; 
  signal BU2_N6482 : STD_LOGIC; 
  signal BU2_N6481 : STD_LOGIC; 
  signal BU2_N6480 : STD_LOGIC; 
  signal BU2_N6479 : STD_LOGIC; 
  signal BU2_N6478 : STD_LOGIC; 
  signal BU2_N6477 : STD_LOGIC; 
  signal BU2_N6476 : STD_LOGIC; 
  signal BU2_N6475 : STD_LOGIC; 
  signal BU2_N6474 : STD_LOGIC; 
  signal BU2_N6473 : STD_LOGIC; 
  signal BU2_N6472 : STD_LOGIC; 
  signal BU2_N6471 : STD_LOGIC; 
  signal BU2_N6470 : STD_LOGIC; 
  signal BU2_N6469 : STD_LOGIC; 
  signal BU2_N6468 : STD_LOGIC; 
  signal BU2_N6467 : STD_LOGIC; 
  signal BU2_N6466 : STD_LOGIC; 
  signal BU2_N6465 : STD_LOGIC; 
  signal BU2_N6464 : STD_LOGIC; 
  signal BU2_N6463 : STD_LOGIC; 
  signal BU2_N6462 : STD_LOGIC; 
  signal BU2_N6461 : STD_LOGIC; 
  signal BU2_N6460 : STD_LOGIC; 
  signal BU2_N6459 : STD_LOGIC; 
  signal BU2_N6458 : STD_LOGIC; 
  signal BU2_N6457 : STD_LOGIC; 
  signal BU2_N6456 : STD_LOGIC; 
  signal BU2_N6455 : STD_LOGIC; 
  signal BU2_N6454 : STD_LOGIC; 
  signal BU2_N6453 : STD_LOGIC; 
  signal BU2_N6452 : STD_LOGIC; 
  signal BU2_N6451 : STD_LOGIC; 
  signal BU2_N6450 : STD_LOGIC; 
  signal BU2_N6449 : STD_LOGIC; 
  signal BU2_N6448 : STD_LOGIC; 
  signal BU2_N6447 : STD_LOGIC; 
  signal BU2_N6446 : STD_LOGIC; 
  signal BU2_N6445 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenio_int_crc_mode_1_76 : STD_LOGIC; 
  signal BU2_U0_G_FLOWCONTROL_flwctrl_tx_data_count_1_1_77 : STD_LOGIC; 
  signal BU2_N6419 : STD_LOGIC; 
  signal BU2_N6414 : STD_LOGIC; 
  signal BU2_N6412 : STD_LOGIC; 
  signal BU2_N6394 : STD_LOGIC; 
  signal BU2_N6392 : STD_LOGIC; 
  signal BU2_N6391 : STD_LOGIC; 
  signal BU2_N6389 : STD_LOGIC; 
  signal BU2_N6171 : STD_LOGIC; 
  signal BU2_N6677 : STD_LOGIC; 
  signal BU2_N6385 : STD_LOGIC; 
  signal BU2_N6383 : STD_LOGIC; 
  signal BU2_N6381 : STD_LOGIC; 
  signal BU2_N6379 : STD_LOGIC; 
  signal BU2_N6377 : STD_LOGIC; 
  signal BU2_N6239 : STD_LOGIC; 
  signal BU2_N6237 : STD_LOGIC; 
  signal BU2_N6229 : STD_LOGIC; 
  signal BU2_N6235 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenframe_crcgen_N23 : STD_LOGIC; 
  signal BU2_N6225 : STD_LOGIC; 
  signal BU2_N6233 : STD_LOGIC; 
  signal BU2_N6223 : STD_LOGIC; 
  signal BU2_N6231 : STD_LOGIC; 
  signal BU2_N6221 : STD_LOGIC; 
  signal BU2_N6227 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenframe_crcgen_N47 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenframe_crcgen_N43 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenframe_crcgen_N31 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_calculate_crc_N47 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_calculate_crc_N43 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_calculate_crc_N31 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_calculate_crc_N27 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0373 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_calculate_crc_xor0326 : STD_LOGIC; 
  signal BU2_N6359 : STD_LOGIC; 
  signal BU2_N6357 : STD_LOGIC; 
  signal BU2_N6355 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgentx_byte7_1_map2853 : STD_LOGIC; 
  signal BU2_N6353 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenio_last_bytes_0_map3670 : STD_LOGIC; 
  signal BU2_N6351 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenio_last_bytes_0_map3657 : STD_LOGIC; 
  signal BU2_N6349 : STD_LOGIC; 
  signal BU2_N6347 : STD_LOGIC; 
  signal BU2_N6345 : STD_LOGIC; 
  signal BU2_U0_G_FLOWCONTROL_flwctrl_tx_state_count_FFd1_In_map3462 : STD_LOGIC; 
  signal BU2_N6343 : STD_LOGIC; 
  signal BU2_N6342 : STD_LOGIC; 
  signal BU2_N6340 : STD_LOGIC; 
  signal BU2_N6338 : STD_LOGIC; 
  signal BU2_N6336 : STD_LOGIC; 
  signal BU2_N6334 : STD_LOGIC; 
  signal BU2_N6332 : STD_LOGIC; 
  signal BU2_N6330 : STD_LOGIC; 
  signal BU2_N6328 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenframe_crcgen_TX_CRC32_64_0140_xo_0_Q : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_calculate_crc_rx_crc32_64_0115_xo_0_Q : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0337 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_calculate_crc_xor0292 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0348 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_calculate_crc_xor0303 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0341 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_calculate_crc_xor0296 : STD_LOGIC; 
  signal BU2_N6320 : STD_LOGIC; 
  signal BU2_N6318 : STD_LOGIC; 
  signal BU2_N6316 : STD_LOGIC; 
  signal BU2_N6314 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0300 : STD_LOGIC; 
  signal BU2_N6312 : STD_LOGIC; 
  signal BU2_N6310 : STD_LOGIC; 
  signal BU2_N6308 : STD_LOGIC; 
  signal BU2_N6304 : STD_LOGIC; 
  signal BU2_N6302 : STD_LOGIC; 
  signal BU2_N6300 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgentx_N72 : STD_LOGIC; 
  signal BU2_N6298 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenframe_crcgen_TX_CRC32_64_0154_xo_0_Q : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0316 : STD_LOGIC; 
  signal BU2_N6296 : STD_LOGIC; 
  signal BU2_N6292 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenframe_crcgen_TX_CRC32_64_0123_xo_1_Q : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_calculate_crc_rx_crc32_64_098_xo_1_Q : STD_LOGIC; 
  signal BU2_U0_rsgen_G_RX_detect_link_fail_and0008_map3223 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_synchronise_and0002_map3213 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenio_xor0082 : STD_LOGIC; 
  signal BU2_N6290 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenio_xor0082_map3718 : STD_LOGIC; 
  signal BU2_N6288 : STD_LOGIC; 
  signal BU2_N6286 : STD_LOGIC; 
  signal BU2_N6284 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenframe_crcgen_N35 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_calculate_crc_N35 : STD_LOGIC; 
  signal BU2_N6282 : STD_LOGIC; 
  signal BU2_N6280 : STD_LOGIC; 
  signal BU2_N6278 : STD_LOGIC; 
  signal BU2_N6276 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0366 : STD_LOGIC; 
  signal BU2_N6274 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_calculate_crc_xor0321 : STD_LOGIC; 
  signal BU2_N6272 : STD_LOGIC; 
  signal BU2_N6270 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenframe_crcgen_N51 : STD_LOGIC; 
  signal BU2_N6268 : STD_LOGIC; 
  signal BU2_N6266 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_calculate_crc_N51 : STD_LOGIC; 
  signal BU2_N6264 : STD_LOGIC; 
  signal BU2_N6262 : STD_LOGIC; 
  signal BU2_N6260 : STD_LOGIC; 
  signal BU2_N6258 : STD_LOGIC; 
  signal BU2_N6256 : STD_LOGIC; 
  signal BU2_N6254 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenio_int_error_map3772 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_decode_or0015_78 : STD_LOGIC; 
  signal BU2_N6159 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenframe_crcgen_N12 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenframe_crcgen_N111 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenframe_crcgen_N60 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenframe_crcgen_N59 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenframe_crcgen_N58 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_calculate_crc_N12 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_calculate_crc_N111 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_calculate_crc_N64 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_calculate_crc_N63 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_calculate_crc_N62 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_calculate_crc_N24 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_calculate_crc_N23 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_calculate_crc_N22 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_calculate_crc_N60 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_calculate_crc_N59 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_calculate_crc_N58 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenframe_crcgen_N27 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenframe_crcgen_N64 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenframe_crcgen_N62 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_calculate_crc_N68 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_calculate_crc_N66 : STD_LOGIC; 
  signal BU2_N6252 : STD_LOGIC; 
  signal BU2_N6250 : STD_LOGIC; 
  signal BU2_N6248 : STD_LOGIC; 
  signal BU2_N6246 : STD_LOGIC; 
  signal BU2_N6245 : STD_LOGIC; 
  signal BU2_N6243 : STD_LOGIC; 
  signal BU2_N6241 : STD_LOGIC; 
  signal BU2_N6219 : STD_LOGIC; 
  signal BU2_N6217 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenframe_crcgen_N28 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenframe_crcgen_N40 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenframe_crcgen_N39 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenframe_crcgen_N38 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_calculate_crc_N40 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_calculate_crc_N39 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_calculate_crc_N38 : STD_LOGIC; 
  signal BU2_N6216 : STD_LOGIC; 
  signal BU2_N6215 : STD_LOGIC; 
  signal BU2_N6214 : STD_LOGIC; 
  signal BU2_N6213 : STD_LOGIC; 
  signal BU2_N6212 : STD_LOGIC; 
  signal BU2_N6211 : STD_LOGIC; 
  signal BU2_N6210 : STD_LOGIC; 
  signal BU2_N6208 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenio_tx_state_FFd2_2_79 : STD_LOGIC; 
  signal BU2_N6206 : STD_LOGIC; 
  signal BU2_N5978 : STD_LOGIC; 
  signal BU2_N6204 : STD_LOGIC; 
  signal BU2_N6203 : STD_LOGIC; 
  signal BU2_N6201 : STD_LOGIC; 
  signal BU2_N6198 : STD_LOGIC; 
  signal BU2_N6110 : STD_LOGIC; 
  signal BU2_N6199 : STD_LOGIC; 
  signal BU2_N6663 : STD_LOGIC; 
  signal BU2_N6664 : STD_LOGIC; 
  signal BU2_N6661 : STD_LOGIC; 
  signal BU2_N6172 : STD_LOGIC; 
  signal BU2_N6667 : STD_LOGIC; 
  signal BU2_N6196 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenio_Msub_addsub0000_cy_1_Q : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenio_Msub_addsub0001_cy_1_Q : STD_LOGIC; 
  signal BU2_N6193 : STD_LOGIC; 
  signal BU2_N6194 : STD_LOGIC; 
  signal BU2_N6670 : STD_LOGIC; 
  signal BU2_N6191 : STD_LOGIC; 
  signal BU2_N6190 : STD_LOGIC; 
  signal BU2_N6666 : STD_LOGIC; 
  signal BU2_N6185 : STD_LOGIC; 
  signal BU2_N6186 : STD_LOGIC; 
  signal BU2_U0_G_FLOWCONTROL_flwctrl_tx_mux_control_state_FFd2_1_80 : STD_LOGIC; 
  signal BU2_N6672 : STD_LOGIC; 
  signal BU2_N6180 : STD_LOGIC; 
  signal BU2_N6181 : STD_LOGIC; 
  signal BU2_N6125 : STD_LOGIC; 
  signal BU2_N6178 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenio_Msub_addsub0001_cy_4_Q : STD_LOGIC; 
  signal BU2_N6075 : STD_LOGIC; 
  signal BU2_N6177 : STD_LOGIC; 
  signal BU2_N6680 : STD_LOGIC; 
  signal BU2_N6175 : STD_LOGIC; 
  signal BU2_N6676 : STD_LOGIC; 
  signal BU2_N6174 : STD_LOGIC; 
  signal BU2_N6671 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenio_Msub_addsub0000_cy_4_Q : STD_LOGIC; 
  signal BU2_N6168 : STD_LOGIC; 
  signal BU2_N6169 : STD_LOGIC; 
  signal BU2_N6166 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenio_tx_state_FFd3_1_81 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenio_tx_state_FFd2_1_82 : STD_LOGIC; 
  signal BU2_N6660 : STD_LOGIC; 
  signal BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_pause_tx_pause_control_i_and0000 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenio_tx_state_FFd3_In_map3807 : STD_LOGIC; 
  signal BU2_N6149 : STD_LOGIC; 
  signal BU2_N6148 : STD_LOGIC; 
  signal BU2_N6146 : STD_LOGIC; 
  signal BU2_N6145 : STD_LOGIC; 
  signal BU2_N6132 : STD_LOGIC; 
  signal BU2_N6130 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenio_int_data_ack_map3825 : STD_LOGIC; 
  signal BU2_N6124 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgentx_byte7_7_map2945 : STD_LOGIC; 
  signal BU2_N6123 : STD_LOGIC; 
  signal BU2_N6122 : STD_LOGIC; 
  signal BU2_N6121 : STD_LOGIC; 
  signal BU2_N6120 : STD_LOGIC; 
  signal BU2_N6119 : STD_LOGIC; 
  signal BU2_N6118 : STD_LOGIC; 
  signal BU2_N6117 : STD_LOGIC; 
  signal BU2_N6116 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgentx_N62 : STD_LOGIC; 
  signal BU2_N6115 : STD_LOGIC; 
  signal BU2_N6113 : STD_LOGIC; 
  signal BU2_N6112 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenio_add_gap_83 : STD_LOGIC; 
  signal BU2_N6109 : STD_LOGIC; 
  signal BU2_N6669 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenio_xor0011 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenio_int_data_ack_map3829 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenio_N1 : STD_LOGIC; 
  signal BU2_N6086 : STD_LOGIC; 
  signal BU2_N6084 : STD_LOGIC; 
  signal BU2_N6082 : STD_LOGIC; 
  signal BU2_N6079 : STD_LOGIC; 
  signal BU2_N6668 : STD_LOGIC; 
  signal BU2_N6675 : STD_LOGIC; 
  signal BU2_N6077 : STD_LOGIC; 
  signal BU2_N6656 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenio_decode_last_bytes : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenio_tx_state_FFd3_In_map3811 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenio_tx_state_FFd3_In_map3800 : STD_LOGIC; 
  signal BU2_N6674 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenio_ifg_ext_count_Msub_sub0000_cy_4_Q : STD_LOGIC; 
  signal BU2_N5987 : STD_LOGIC; 
  signal BU2_N5985 : STD_LOGIC; 
  signal BU2_N5981 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_ifg_dic_reg_84 : STD_LOGIC; 
  signal BU2_N5980 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenio_inv_start_lane_85 : STD_LOGIC; 
  signal BU2_N5975 : STD_LOGIC; 
  signal BU2_N6673 : STD_LOGIC; 
  signal BU2_N5973 : STD_LOGIC; 
  signal BU2_N6665 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenframe_mux0132 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenframe_mux0131 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenframe_mux0130 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenframe_mux0129 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenframe_mux0128 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenframe_mux0127 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenframe_mux0126 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenframe_mux0125 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenframe_mux0124 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenframe_mux0123 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenframe_mux0121 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenframe_mux0122 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenframe_mux0120 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenframe_mux0119 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenframe_mux0118 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenframe_mux0117 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenframe_mux0116 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenframe_mux0115 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenframe_mux0114 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenframe_mux0113 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenframe_mux0112 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenframe_mux0111 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenframe_mux0110 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenframe_mux0109 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenframe_mux0108 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenframe_mux0107 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenframe_mux0106 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenframe_mux0104 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenframe_mux0105 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenframe_mux0103 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenframe_mux0102 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenframe_mux0101 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenframe_mux0100 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenframe_mux0099 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenframe_mux0098 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenframe_mux0097 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenframe_mux0095 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenframe_mux0096 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenframe_mux0094 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenframe_mux0093 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenframe_mux0092 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenframe_mux0091 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenframe_mux0090 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenframe_mux0089 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenframe_mux0088 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenframe_mux0086 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenframe_mux0087 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenframe_mux0085 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenframe_mux0084 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenframe_mux0083 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenframe_mux0082 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenframe_mux0081 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenframe_mux0080 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenframe_mux0079 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenframe_mux0078 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenframe_mux0076 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenframe_mux0075 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenframe_mux0074 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenframe_mux0073 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenframe_mux0072 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenframe_mux0071 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenframe_mux0070 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenframe_mux0069 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenframe_mux0068 : STD_LOGIC; 
  signal BU2_N5855 : STD_LOGIC; 
  signal BU2_N5856 : STD_LOGIC; 
  signal BU2_N5838 : STD_LOGIC; 
  signal BU2_N5836 : STD_LOGIC; 
  signal BU2_N5832 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0299 : STD_LOGIC; 
  signal BU2_U0_G_FLOWCONTROL_flwctrl_tx_mux_control_state_FFd1_In_map3794 : STD_LOGIC; 
  signal BU2_U0_G_FLOWCONTROL_flwctrl_tx_mux_control_state_FFd1_In_map3787 : STD_LOGIC; 
  signal BU2_U0_G_FLOWCONTROL_flwctrl_tx_mux_control_state_FFd1_In_map3786 : STD_LOGIC; 
  signal BU2_U0_G_FLOWCONTROL_flwctrl_tx_mux_control_state_FFd2_2_86 : STD_LOGIC; 
  signal BU2_U0_G_FLOWCONTROL_flwctrl_tx_mux_control_state_FFd1_In_map3779 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenio_mux0154_0_map3746 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenio_mux0154_0_map3763 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenio_mux0154_0_map3754 : STD_LOGIC; 
  signal BU2_N5641 : STD_LOGIC; 
  signal BU2_N5639 : STD_LOGIC; 
  signal BU2_N5637 : STD_LOGIC; 
  signal BU2_N5635 : STD_LOGIC; 
  signal BU2_N5633 : STD_LOGIC; 
  signal BU2_N5631 : STD_LOGIC; 
  signal BU2_N5607 : STD_LOGIC; 
  signal BU2_N5599 : STD_LOGIC; 
  signal BU2_N5597 : STD_LOGIC; 
  signal BU2_N5595 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0301 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenio_xor0082_map3731 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0336 : STD_LOGIC; 
  signal BU2_N6659 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_calculate_crc_xor0291 : STD_LOGIC; 
  signal BU2_N6658 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0357 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_calculate_crc_xor0312 : STD_LOGIC; 
  signal BU2_U0_G_FLOWCONTROL_flwctrl_tx_N61 : STD_LOGIC; 
  signal BU2_U0_G_FLOWCONTROL_flwctrl_tx_N41 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0362 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0451 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_calculate_crc_xor0317 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_calculate_crc_xor0369 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0313 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0450 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0452 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_calculate_crc_xor0268 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_calculate_crc_xor0368 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_calculate_crc_xor0370 : STD_LOGIC; 
  signal BU2_N6681 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0444 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0446 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenio_N310 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenio_N11 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_address_decoding_and00031_map3709 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_address_decoding_and00031_map3702 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenio_tx_state_FFd2_In_map3686 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenio_N410 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenio_tx_state_FFd2_In_map3685 : STD_LOGIC; 
  signal BU2_N5316 : STD_LOGIC; 
  signal BU2_N5314 : STD_LOGIC; 
  signal BU2_N5313 : STD_LOGIC; 
  signal BU2_N6679 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenio_ifg_ext_count_Msub_sub0000_cy_1_Q : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_decode_or0014_87 : STD_LOGIC; 
  signal BU2_N5295 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenframe_crcgen_TX_CRC32_64_0106_xo_5_Q : STD_LOGIC; 
  signal BU2_N6652 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenframe_crcgen_TX_CRC32_64_0123_xo_5_Q : STD_LOGIC; 
  signal BU2_N6653 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenframe_crcgen_TX_CRC32_64_0140_xo_5_Q : STD_LOGIC; 
  signal BU2_N6655 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenframe_crcgen_TX_CRC32_64_016_xo_5_Q : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0345 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0265 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0172 : STD_LOGIC; 
  signal BU2_N6651 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_calculate_crc_rx_crc32_64_098_xo_5_Q : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_calculate_crc_rx_crc32_64_0115_xo_5_Q : STD_LOGIC; 
  signal BU2_N6654 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_calculate_crc_xor0137 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_calculate_crc_xor0277 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_calculate_crc_xor0276 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_calculate_crc_rx_crc32_64_012_xo_5_Q : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_calculate_crc_xor0300 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_calculate_crc_xor0235 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_calculate_crc_xor0230 : STD_LOGIC; 
  signal BU2_N6650 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0279 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_calculate_crc_xor0244 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0197 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0346 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0347 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0449 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_calculate_crc_xor0162 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_calculate_crc_xor0274 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_calculate_crc_xor0301 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_calculate_crc_xor0302 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_calculate_crc_xor0362 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_calculate_crc_xor0367 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenframe_crcgen_TX_CRC32_64_0173_xo_4_Q : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenframe_crcgen_TX_CRC32_64_0173_xo_0_Q : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0380 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenframe_crcgen_TX_CRC32_64_0159_xo_4_Q : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenframe_crcgen_TX_CRC32_64_0159_xo_0_Q : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenframe_crcgen_TX_CRC32_64_0145_xo_1_Q : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0269 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenframe_crcgen_TX_CRC32_64_0160_xo_0_Q : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0330 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenframe_crcgen_TX_CRC32_64_0186_xo_4_Q : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0305 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_calculate_crc_xor0278 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_calculate_crc_rx_crc32_64_0145_xo_4_Q : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_calculate_crc_rx_crc32_64_0145_xo_0_Q : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_calculate_crc_xor0332 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_calculate_crc_rx_crc32_64_0132_xo_4_Q : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_calculate_crc_rx_crc32_64_0132_xo_0_Q : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_calculate_crc_rx_crc32_64_0123_xo_3_Q : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_calculate_crc_rx_crc32_64_0121_xo_1_Q : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_calculate_crc_xor0234 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_calculate_crc_rx_crc32_64_0133_xo_0_Q : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_calculate_crc_xor0285 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_calculate_crc_rx_crc32_64_0158_xo_4_Q : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_calculate_crc_xor0260 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenio_ext_d_88 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenio_ext_c : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0296 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0295 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_address_decoding_cmp_eq0000 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenio_xor0129 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0334 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0344 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0358 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0363 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_calculate_crc_xor0270 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_calculate_crc_xor0281 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_calculate_crc_xor0289 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_calculate_crc_xor0299 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_calculate_crc_xor0313 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_calculate_crc_xor0318 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_calculate_crc_xor0280 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgentx_N112 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_calculate_crc_xor0273 : STD_LOGIC; 
  signal BU2_U0_rsgen_G_RX_detect_link_fail_or0002_map3634 : STD_LOGIC; 
  signal BU2_N6678 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_synchronise_or0000_map3623 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_synchronise_or0000_map3628 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_synchronise_or0000_map3621 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_synchronise_or0000_map3600 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_synchronise_or0000_map3619 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_synchronise_or0000_map3612 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_synchronise_or0000_map3607 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_synchronise_or0000_map3596 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_synchronise_or0000_map3576 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_synchronise_or0000_map3594 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_synchronise_or0000_map3587 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_synchronise_or0000_map3582 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_synchronise_or0000_map3572 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_synchronise_or0000_map3567 : STD_LOGIC; 
  signal BU2_N6648 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_error_detection_N19 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_error_detection_N22 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_error_detection_and000711_map3555 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_error_detection_and000711_map3560 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_error_detection_and000711_map3552 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_error_detection_N18 : STD_LOGIC; 
  signal BU2_N6649 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_error_detection_and000611_map3543 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_error_detection_and000611_map3540 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_error_detection_and000611_map3536 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_error_detection_and0018_map3526 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_error_detection_and0018_map3523 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_error_detection_and0018_map3522 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_error_detection_and0009_map3514 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_error_detection_and0009_map3511 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_error_detection_and0009_map3505 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_error_detection_and0007_map3499 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_error_detection_and0007_map3491 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_error_detection_and0007_map3488 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_error_detection_and0006_map3478 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_error_detection_and0006_map3475 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_error_detection_and0006_map3469 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_error_detection_and0006111_map3446 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_error_detection_and0006111_map3440 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_error_detection_and0006111_map3437 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_mux0002_3_map3426 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_mux0002_3_map3430 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_mux0002_3_map3414 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_mux0002_3_map3413 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_address_decoding_N01 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_address_decoding_and0003_map3397 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_address_decoding_and0003_map3393 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_decode_N62 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenio_N0 : STD_LOGIC; 
  signal BU2_U0_rsgen_G_RX_detect_link_fail_or0002 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_decode_mux0116_map3381 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_decode_mux0116_map3386 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_decode_mux0116_map3379 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_decode_mux0116_map3375 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_error_detection_and0008_map3371 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_error_detection_and0008_map3369 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_error_detection_and0008_map3366 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_error_detection_and0008_map3362 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_error_detection_and0008_map3356 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_error_detection_and0005_map3351 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_error_detection_and0005_map3349 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_error_detection_and0005_map3346 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_error_detection_and0005_map3342 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_error_detection_and0005_map3335 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_error_detection_and0004_map3330 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_error_detection_and0004_map3328 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_error_detection_and0004_map3321 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_error_detection_and0004_map3315 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_error_detection_and0004_map3312 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_error_detection_and0002_map3307 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_error_detection_and0002_map3305 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_error_detection_and0002_map3298 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_error_detection_and0002_map3291 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_error_detection_and0002_map3288 : STD_LOGIC; 
  signal BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_rx_cmp_eq0001_map3283 : STD_LOGIC; 
  signal BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_rx_cmp_eq0001_map3276 : STD_LOGIC; 
  signal BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_rx_cmp_eq0001_map3268 : STD_LOGIC; 
  signal BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_rx_cmp_eq0001_map3261 : STD_LOGIC; 
  signal BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_pause_tx_pause_control_i_cmp_eq0001_map3253 : STD_LOGIC; 
  signal BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_pause_tx_pause_control_i_cmp_eq0001_map3246 : STD_LOGIC; 
  signal BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_pause_tx_pause_control_i_cmp_eq0001_map3238 : STD_LOGIC; 
  signal BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_pause_tx_pause_control_i_cmp_eq0001_map3231 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_synchronise_and0002_map3208 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenio_and0014_map3204 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenio_and0014_map3196 : STD_LOGIC; 
  signal BU2_N3927 : STD_LOGIC; 
  signal BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_rx_cmp_eq0001 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenio_state1 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_decode_and0015_map3186 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_decode_and0015_map3184 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_decode_and0015_map3173 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_decode_and0015_map3161 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_decode_and0015_map3150 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenio_vlan_on1_map3137 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenio_vlan_on1_map3130 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_error_detection_mux0034_map3110 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_error_detection_mux0034_map3104 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_error_detection_mux0033_map3094 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_error_detection_mux0033_map3088 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_error_detection_mux0029_map3078 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_error_detection_mux0029_map3072 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_error_detection_mux0030_map3062 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_error_detection_mux0030_map3056 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_error_detection_mux0031_map3046 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_error_detection_mux0031_map3040 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_error_detection_N29 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_error_detection_mux0028_map3030 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_error_detection_mux0028_map3033 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_error_detection_mux0028_map3024 : STD_LOGIC; 
  signal BU2_U0_G_FLOWCONTROL_flwctrl_tx_state_count_FFd2_In_map3017 : STD_LOGIC; 
  signal BU2_U0_G_FLOWCONTROL_flwctrl_tx_state_count_FFd2_In_map3013 : STD_LOGIC; 
  signal BU2_U0_G_FLOWCONTROL_flwctrl_tx_state_count_FFd2_In_map3003 : STD_LOGIC; 
  signal BU2_U0_G_FLOWCONTROL_flwctrl_tx_start_enabled : STD_LOGIC; 
  signal BU2_U0_rsgen_G_RX_detect_link_fail_or0003_map2997 : STD_LOGIC; 
  signal BU2_U0_rsgen_G_RX_detect_link_fail_or0003_map2992 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_decode_and0013_map2965 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_decode_and0013_map2962 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_decode_and0013_map2957 : STD_LOGIC; 
  signal BU2_N3361 : STD_LOGIC; 
  signal BU2_N3360 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenio_xor0062 : STD_LOGIC; 
  signal BU2_N3356 : STD_LOGIC; 
  signal BU2_N3354 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgentx_byte7_5_map2937 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgentx_byte7_3_map2928 : STD_LOGIC; 
  signal BU2_N3310 : STD_LOGIC; 
  signal BU2_N3306 : STD_LOGIC; 
  signal BU2_N3303 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0250 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenframe_crcgen_TX_CRC32_64_0107_xo_3_Q : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0445 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenframe_crcgen_TX_CRC32_64_0186_xo_1_Q : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0310 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0448 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0443 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0340 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0339 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0199 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0302 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0353 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0375 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0350 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0343 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0247 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0447 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0238 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenframe_crcgen_TX_CRC32_64_05_xo_4_Q : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenframe_crcgen_TX_CRC32_64_05_xo_1_Q : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0198 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenframe_crcgen_TX_CRC32_64_04_xo_2_Q : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenframe_crcgen_TX_CRC32_64_04_xo_0_Q : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenframe_crcgen_TX_CRC32_64_03_xo_2_Q : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenframe_crcgen_TX_CRC32_64_03_xo_0_Q : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0217 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenframe_crcgen_TX_CRC32_64_017_xo_4_Q : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenframe_crcgen_TX_CRC32_64_017_xo_0_Q : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0360 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0355 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenframe_crcgen_TX_CRC32_64_0149_xo_4_Q : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0287 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenframe_crcgen_TX_CRC32_64_0146_xo_0_Q : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0282 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenframe_crcgen_TX_CRC32_64_0137_xo_4_Q : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenframe_crcgen_TX_CRC32_64_0137_xo_0_Q : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenframe_crcgen_TX_CRC32_64_0135_xo_4_Q : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenframe_crcgen_TX_CRC32_64_0133_xo_4_Q : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenframe_crcgen_TX_CRC32_64_0133_xo_0_Q : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenframe_crcgen_TX_CRC32_64_0131_xo_5_Q : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenframe_crcgen_TX_CRC32_64_0131_xo_0_Q : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenframe_crcgen_TX_CRC32_64_0129_xo_4_Q : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenframe_crcgen_TX_CRC32_64_0121_xo_5_Q : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenframe_crcgen_TX_CRC32_64_0121_xo_0_Q : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenframe_crcgen_TX_CRC32_64_0119_xo_4_Q : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenframe_crcgen_TX_CRC32_64_0107_xo_5_Q : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenframe_crcgen_TX_CRC32_64_0107_xo_1_Q : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0376 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenframe_crcgen_TX_CRC32_64_0163_xo_5_Q : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenframe_crcgen_TX_CRC32_64_0163_xo_0_Q : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0335 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0333 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenframe_crcgen_TX_CRC32_64_0155_xo_4_Q : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenframe_crcgen_TX_CRC32_64_0155_xo_0_Q : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0327 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenframe_crcgen_TX_CRC32_64_0151_xo_3_Q : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0291 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0285 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenframe_crcgen_TX_CRC32_64_0142_xo_4_Q : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenframe_crcgen_TX_CRC32_64_0142_xo_0_Q : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0268 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenframe_crcgen_TX_CRC32_64_0132_xo_5_Q : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0214 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0134 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0260 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenframe_crcgen_TX_CRC32_64_0126_xo_4_Q : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0196 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenframe_crcgen_TX_CRC32_64_0124_xo_2_Q : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenframe_crcgen_TX_CRC32_64_0124_xo_0_Q : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0203 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0187 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenframe_crcgen_TX_CRC32_64_0117_xo_4_Q : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenframe_crcgen_TX_CRC32_64_0117_xo_0_Q : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenframe_crcgen_TX_CRC32_64_0114_xo_2_Q : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenframe_crcgen_TX_CRC32_64_0114_xo_0_Q : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenframe_crcgen_TX_CRC32_64_0111_xo_4_Q : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0148 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenframe_crcgen_TX_CRC32_64_0113_xo_0_Q : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0161 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenframe_crcgen_TX_CRC32_64_0109_xo_4_Q : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0163 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenframe_crcgen_TX_CRC32_64_0108_xo_1_Q : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0141 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenframe_crcgen_TX_CRC32_64_0103_xo_1_Q : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0145 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenframe_crcgen_TX_CRC32_64_0187_xo_4_Q : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenframe_crcgen_TX_CRC32_64_0187_xo_0_Q : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0312 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0135 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0131 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenframe_crcgen_TX_CRC32_64_0118_xo_2_Q : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0173 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0166 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0138 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_calculate_crc_rx_crc32_64_0158_xo_1_Q : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_calculate_crc_xor0265 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_calculate_crc_xor0363 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_calculate_crc_xor0366 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_calculate_crc_xor0361 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_calculate_crc_xor0295 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_calculate_crc_xor0294 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_calculate_crc_xor0164 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_calculate_crc_xor0308 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_calculate_crc_xor0328 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_calculate_crc_xor0305 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_calculate_crc_xor0298 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_calculate_crc_xor0212 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_calculate_crc_rx_crc32_64_094_xo_5_Q : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_calculate_crc_rx_crc32_64_094_xo_0_Q : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_calculate_crc_rx_crc32_64_096_xo_4_Q : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_calculate_crc_xor0203 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_calculate_crc_xor0365 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_calculate_crc_rx_crc32_64_05_xo_2_Q : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_calculate_crc_rx_crc32_64_05_xo_0_Q : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_calculate_crc_rx_crc32_64_04_xo_4_Q : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_calculate_crc_rx_crc32_64_04_xo_1_Q : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_calculate_crc_xor0163 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_calculate_crc_rx_crc32_64_03_xo_2_Q : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_calculate_crc_rx_crc32_64_03_xo_0_Q : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_calculate_crc_xor0182 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_calculate_crc_rx_crc32_64_014_xo_4_Q : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_calculate_crc_rx_crc32_64_014_xo_0_Q : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_calculate_crc_xor0315 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_calculate_crc_xor0310 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_calculate_crc_rx_crc32_64_0124_xo_4_Q : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_calculate_crc_xor0252 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_calculate_crc_rx_crc32_64_0119_xo_0_Q : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_calculate_crc_xor0247 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_calculate_crc_rx_crc32_64_0110_xo_4_Q : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_calculate_crc_rx_crc32_64_0112_xo_4_Q : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_calculate_crc_rx_crc32_64_0112_xo_0_Q : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_calculate_crc_rx_crc32_64_0108_xo_4_Q : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_calculate_crc_rx_crc32_64_0108_xo_0_Q : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_calculate_crc_rx_crc32_64_0106_xo_5_Q : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_calculate_crc_rx_crc32_64_0106_xo_0_Q : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_calculate_crc_rx_crc32_64_0104_xo_4_Q : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_calculate_crc_xor0152 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_calculate_crc_rx_crc32_64_092_xo_4_Q : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_calculate_crc_rx_crc32_64_092_xo_0_Q : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_calculate_crc_rx_crc32_64_088_xo_2_Q : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_calculate_crc_rx_crc32_64_088_xo_0_Q : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_calculate_crc_rx_crc32_64_087_xo_4_Q : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_calculate_crc_xor0128 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_calculate_crc_rx_crc32_64_085_xo_2_Q : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_calculate_crc_rx_crc32_64_085_xo_0_Q : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_calculate_crc_xor0126 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_calculate_crc_rx_crc32_64_086_xo_4_Q : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_calculate_crc_xor0102 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_calculate_crc_rx_crc32_64_082_xo_0_Q : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_calculate_crc_xor0113 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_calculate_crc_rx_crc32_64_081_xo_1_Q : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_calculate_crc_rx_crc32_64_080_xo_1_Q : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_calculate_crc_xor0106 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_calculate_crc_xor0110 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_calculate_crc_xor0329 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_calculate_crc_rx_crc32_64_0134_xo_5_Q : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_calculate_crc_rx_crc32_64_0134_xo_0_Q : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_calculate_crc_xor0290 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_calculate_crc_xor0288 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_calculate_crc_rx_crc32_64_0129_xo_4_Q : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_calculate_crc_rx_crc32_64_0129_xo_0_Q : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_calculate_crc_xor0282 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_calculate_crc_xor0279 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_calculate_crc_xor0256 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_calculate_crc_xor0250 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_calculate_crc_rx_crc32_64_0120_xo_4_Q : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_calculate_crc_rx_crc32_64_0120_xo_0_Q : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_calculate_crc_xor0233 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_calculate_crc_xor0225 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_calculate_crc_rx_crc32_64_0105_xo_5_Q : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_calculate_crc_xor0179 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_calculate_crc_xor0099 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_calculate_crc_rx_crc32_64_0101_xo_2_Q : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_calculate_crc_rx_crc32_64_0101_xo_0_Q : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_calculate_crc_xor0168 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_calculate_crc_rx_crc32_64_0100_xo_4_Q : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_calculate_crc_xor0161 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_calculate_crc_rx_crc32_64_093_xo_2_Q : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_calculate_crc_rx_crc32_64_093_xo_0_Q : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_calculate_crc_rx_crc32_64_091_xo_0_Q : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_calculate_crc_xor0131 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_calculate_crc_xor0138 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_calculate_crc_xor0103 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_calculate_crc_rx_crc32_64_0157_xo_4_Q : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_calculate_crc_rx_crc32_64_0157_xo_0_Q : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_calculate_crc_xor0269 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_calculate_crc_xor0267 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_calculate_crc_rx_crc32_64_0123_xo_0_Q : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_calculate_crc_xor0100 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_calculate_crc_xor0096 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenframe_crcgen_N01 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0395 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgentx_N29 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgentx_N02 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenio_ifs_reached : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenio_N811 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenframe_crcgen_TX_CRC32_64_0141_xo_0_Q : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenframe_crcgen_TX_CRC32_64_0109_xo_1_Q : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenframe_crcgen_TX_CRC32_64_0132_xo_1_Q : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenframe_crcgen_TX_CRC32_64_0118_xo_0_Q : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_calculate_crc_rx_crc32_64_0116_xo_0_Q : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_calculate_crc_rx_crc32_64_087_xo_1_Q : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_calculate_crc_rx_crc32_64_0105_xo_1_Q : STD_LOGIC; 
  signal BU2_U0_G_FLOWCONTROL_flwctrl_tx_N31 : STD_LOGIC; 
  signal BU2_N6646 : STD_LOGIC; 
  signal BU2_N6645 : STD_LOGIC; 
  signal BU2_U0_G_FLOWCONTROL_flwctrl_tx_N21 : STD_LOGIC; 
  signal BU2_N6647 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_decode_N66 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_synchronise_N01 : STD_LOGIC; 
  signal BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_pause_tx_pause_control_i_cmp_eq0001 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0176 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenframe_crcgen_TX_CRC32_64_0151_xo_0_Q : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenframe_crcgen_TX_CRC32_64_0106_xo_0_Q : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0181 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0206 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0178 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0292 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_calculate_crc_xor0141 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_calculate_crc_xor0146 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_calculate_crc_xor0171 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_calculate_crc_xor0143 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_calculate_crc_xor0257 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenframe_crcgen_TX_CRC32_64_0154_xo_5_Q : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0270 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0266 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0184 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0159 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenframe_crcgen_TX_CRC32_64_016_xo_0_Q : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0314 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0225 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0164 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0207 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0272 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0252 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0230 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0155 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0441 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_calculate_crc_xor0149 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_calculate_crc_xor0231 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_calculate_crc_xor0124 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_calculate_crc_xor0108 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_calculate_crc_rx_crc32_64_012_xo_0_Q : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_calculate_crc_xor0190 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_calculate_crc_xor0129 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_calculate_crc_xor0237 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_calculate_crc_xor0172 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_calculate_crc_xor0217 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_calculate_crc_xor0195 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_calculate_crc_xor0359 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenio_xor0081 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgentx_N24 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0133 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0139 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0146 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0144 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0157 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0158 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0168 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0177 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0182 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0185 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0188 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0191 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0193 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0195 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0200 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0205 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0209 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0208 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0213 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0215 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0218 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0219 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0220 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0226 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0227 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0236 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0237 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0240 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0246 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0249 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0255 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0261 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0262 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0274 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0275 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0277 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0276 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0306 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0311 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0329 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0332 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0351 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0420 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0361 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0425 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0426 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0428 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0429 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0431 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0433 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_calculate_crc_xor0098 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_calculate_crc_xor0104 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_calculate_crc_xor0109 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_calculate_crc_xor0111 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_calculate_crc_xor0123 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_calculate_crc_xor0122 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_calculate_crc_xor0133 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_calculate_crc_xor0142 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_calculate_crc_xor0147 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_calculate_crc_xor0150 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_calculate_crc_xor0153 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_calculate_crc_xor0156 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_calculate_crc_xor0158 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_calculate_crc_xor0160 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_calculate_crc_xor0165 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_calculate_crc_xor0170 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_calculate_crc_xor0173 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_calculate_crc_xor0174 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_calculate_crc_xor0180 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_calculate_crc_xor0178 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_calculate_crc_xor0183 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_calculate_crc_xor0184 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_calculate_crc_xor0185 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_calculate_crc_xor0191 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_calculate_crc_xor0192 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_calculate_crc_xor0201 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_calculate_crc_xor0202 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_calculate_crc_xor0205 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_calculate_crc_xor0211 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_calculate_crc_xor0214 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_calculate_crc_xor0220 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_calculate_crc_xor0226 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_calculate_crc_xor0227 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_calculate_crc_xor0239 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_calculate_crc_xor0240 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_calculate_crc_xor0241 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_calculate_crc_xor0242 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_calculate_crc_xor0261 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_calculate_crc_xor0266 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_calculate_crc_xor0284 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_calculate_crc_xor0287 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_calculate_crc_xor0306 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_calculate_crc_xor0316 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_calculate_crc_xor0340 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_calculate_crc_xor0345 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_calculate_crc_xor0346 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_calculate_crc_xor0349 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_calculate_crc_xor0351 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_calculate_crc_xor0353 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenio_and0012 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgentx_N102 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgentx_N92 : STD_LOGIC; 
  signal BU2_U0_rsgen_G_RX_detect_link_fail_N5 : STD_LOGIC; 
  signal BU2_U0_rsgen_G_RX_detect_link_fail_N111 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0160 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0228 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_calculate_crc_xor0125 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_calculate_crc_xor0193 : STD_LOGIC; 
  signal BU2_N2643 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_decode_and0016_map2915 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_decode_and0016_map2922 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_decode_and0016_map2905 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_decode_and0016_map2898 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_error_detection_and0015_map2889 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_error_detection_and0015_map2887 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_error_detection_and0015_map2881 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_error_detection_mux00283_map2872 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_mux0002_2_map2863 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_mux0002_2_map2857 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenframe_xor0000_map2838 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenframe_xor0000_map2835 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_decode_and00391_map2831 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_decode_and00391_map2828 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_error_detection_and00001_map2824 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_error_detection_and00001_map2818 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_decode_and00311_map2814 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_decode_and00311_map2811 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_decode_and00331_map2807 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_decode_and00331_map2804 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_decode_and00351_map2800 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_decode_and00351_map2797 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_decode_and00371_map2793 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_decode_and00371_map2790 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_decode_and00291_map2786 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_decode_and00291_map2783 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_decode_and00261_map2779 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_decode_and00261_map2776 : STD_LOGIC; 
  signal BU2_N2319 : STD_LOGIC; 
  signal BU2_N2317 : STD_LOGIC; 
  signal BU2_N2315 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_decode_N63 : STD_LOGIC; 
  signal BU2_N2295 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenio_N141 : STD_LOGIC; 
  signal BU2_N2289 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_decode_N25 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenio_N151 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_N7 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_decode_N59 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenframe_crcgen_cmp_eq0000_inv_map2772 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenframe_crcgen_cmp_eq0000_inv_map2765 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgentx_and0000_map2756 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgentx_and0000_map2749 : STD_LOGIC; 
  signal BU2_N6662 : STD_LOGIC; 
  signal BU2_N2181 : STD_LOGIC; 
  signal BU2_N6657 : STD_LOGIC; 
  signal BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_rx_or0000 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_decode_cmp_eq0028_map2741 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_decode_cmp_eq0028_map2732 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_decode_cmp_eq0028_map2725 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_error_detection_and0001_map2718 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_decode_cmp_eq0029_map2701 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_mux0002_1_map2679 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_mux0002_1_map2682 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_error_detection_and0003_map2669 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_error_detection_and0003_map2666 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_decode_mux0117_5_map2662 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_decode_mux0117_5_map2656 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_decode_mux0117_6_map2652 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_decode_mux0117_6_map2646 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_decode_mux0117_4_map2642 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_decode_mux0117_4_map2636 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_decode_mux0117_3_map2632 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_decode_mux0117_3_map2626 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_decode_mux0117_2_map2622 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_decode_mux0117_2_map2616 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_decode_mux0117_1_map2612 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_decode_mux0117_1_map2606 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_decode_mux0117_0_map2602 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_decode_mux0117_0_map2596 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_decode_mux0117_7_map2592 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_decode_mux0117_7_map2586 : STD_LOGIC; 
  signal BU2_N1812 : STD_LOGIC; 
  signal BU2_N1810 : STD_LOGIC; 
  signal BU2_N1808 : STD_LOGIC; 
  signal BU2_N1806 : STD_LOGIC; 
  signal BU2_N1804 : STD_LOGIC; 
  signal BU2_N1802 : STD_LOGIC; 
  signal BU2_N1800 : STD_LOGIC; 
  signal BU2_N1798 : STD_LOGIC; 
  signal BU2_N1792 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenframe_crcgen_TX_CRC32_64_0103_xo_4_Q : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0235 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenframe_crcgen_TX_CRC32_64_0119_xo_0_Q : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenframe_crcgen_TX_CRC32_64_0148_xo_0_Q : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenframe_crcgen_TX_CRC32_64_0135_xo_1_Q : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenframe_crcgen_TX_CRC32_64_0129_xo_0_Q : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenframe_crcgen_TX_CRC32_64_0126_xo_0_Q : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenframe_crcgen_TX_CRC32_64_0116_xo_0_Q : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0175 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0251 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenframe_crcgen_TX_CRC32_64_0127_xo_0_Q : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0210 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0204 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenframe_crcgen_TX_CRC32_64_010_xo_0_Q : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0264 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_calculate_crc_xor0200 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_calculate_crc_rx_crc32_64_081_xo_4_Q : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_calculate_crc_rx_crc32_64_096_xo_0_Q : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_calculate_crc_rx_crc32_64_0122_xo_0_Q : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_calculate_crc_rx_crc32_64_0110_xo_1_Q : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_calculate_crc_rx_crc32_64_0104_xo_0_Q : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_calculate_crc_rx_crc32_64_0100_xo_0_Q : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_calculate_crc_xor0140 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_calculate_crc_rx_crc32_64_082_xo_2_Q : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_calculate_crc_xor0112 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_calculate_crc_xor0216 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_calculate_crc_rx_crc32_64_010_xo_0_Q : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_calculate_crc_xor0229 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_calculate_crc_rx_crc32_64_0102_xo_0_Q : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_calculate_crc_xor0175 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_calculate_crc_xor0169 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenframe_crcgen_TX_CRC32_64_0160_xo_4_Q : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_calculate_crc_rx_crc32_64_0133_xo_4_Q : STD_LOGIC; 
  signal BU2_U0_rsgen_G_RX_detect_link_fail_or0001 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0383 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0387 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0298 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenio_N7 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenframe_crcgen_TX_CRC32_64_0113_xo_2_Q : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenframe_crcgen_TX_CRC32_64_0116_xo_4_Q : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenframe_crcgen_TX_CRC32_64_010_xo_2_Q : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenframe_crcgen_TX_CRC32_64_0127_xo_2_Q : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenframe_crcgen_TX_CRC32_64_0111_xo_1_Q : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0243 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0190 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0143 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenframe_crcgen_TX_CRC32_64_0146_xo_2_Q : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenframe_crcgen_TX_CRC32_64_0149_xo_1_Q : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0192 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenframe_crcgen_TX_CRC32_64_0108_xo_4_Q : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0221 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_calculate_crc_rx_crc32_64_091_xo_4_Q : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_calculate_crc_rx_crc32_64_010_xo_2_Q : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_calculate_crc_rx_crc32_64_0102_xo_2_Q : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_calculate_crc_rx_crc32_64_086_xo_1_Q : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_calculate_crc_xor0208 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_calculate_crc_xor0155 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_calculate_crc_rx_crc32_64_0124_xo_1_Q : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_calculate_crc_rx_crc32_64_0119_xo_2_Q : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_calculate_crc_xor0157 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_calculate_crc_rx_crc32_64_080_xo_4_Q : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_calculate_crc_xor0186 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgentx_N82 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenframe_N12 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenframe_N11 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenframe_N10 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenframe_N9 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_decode_N60 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenio_N5 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenframe_crcgen_TX_CRC32_64_0148_xo_2_Q : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenframe_crcgen_TX_CRC32_64_0141_xo_2_Q : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0132 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0142 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0263 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_calculate_crc_rx_crc32_64_0122_xo_2_Q : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_calculate_crc_rx_crc32_64_0116_xo_2_Q : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_calculate_crc_xor0097 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_calculate_crc_xor0107 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenio_N01 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_calculate_crc_xor0228 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenframe_crcgen_and0000 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenframe_or0071_map2582 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenframe_or0071_map2579 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenframe_or0070_map2575 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenframe_or0070_map2572 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenframe_or0068_map2568 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenframe_or0068_map2565 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenframe_or0069_map2561 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenframe_or0069_map2558 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenframe_or0067_map2554 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenframe_or0067_map2551 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenframe_or0066_map2547 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenframe_or0066_map2544 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenframe_or0065_map2540 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenframe_or0065_map2537 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenframe_or0064_map2533 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenframe_or0064_map2530 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenframe_or0063_map2526 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenframe_or0063_map2523 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenframe_or0062_map2519 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenframe_or0062_map2516 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenframe_or0059_map2512 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenframe_or0059_map2509 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenframe_or0061_map2505 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenframe_or0061_map2502 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenframe_or0060_map2498 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenframe_or0060_map2495 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenframe_or0058_map2491 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenframe_or0058_map2488 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenframe_or0057_map2484 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenframe_or0057_map2481 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenframe_or0056_map2477 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenframe_or0056_map2474 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenframe_or0055_map2470 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenframe_or0055_map2467 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenframe_or0054_map2463 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenframe_or0054_map2460 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenframe_or0053_map2456 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenframe_or0053_map2453 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenframe_or0050_map2449 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenframe_or0050_map2446 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenframe_or0052_map2442 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenframe_or0052_map2439 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenframe_or0051_map2435 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenframe_or0051_map2432 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenframe_or0049_map2428 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenframe_or0049_map2425 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenframe_or0048_map2421 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenframe_or0048_map2418 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenframe_or0047_map2414 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenframe_or0047_map2411 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenframe_or0046_map2407 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenframe_or0046_map2404 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenframe_or0045_map2400 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenframe_or0045_map2397 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenframe_or0044_map2393 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenframe_or0044_map2390 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenframe_or0042_map2386 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenframe_or0042_map2383 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenframe_or0043_map2379 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenframe_or0043_map2376 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenframe_or0041_map2372 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenframe_or0041_map2369 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenframe_or0040_map2365 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenframe_or0040_map2362 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenframe_or0039_map2358 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenframe_or0039_map2355 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenframe_or0038_map2351 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenframe_or0038_map2348 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenframe_or0037_map2344 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenframe_or0037_map2341 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenframe_or0036_map2337 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenframe_or0036_map2334 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenframe_or0035_map2330 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenframe_or0035_map2327 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenframe_or0033_map2323 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenframe_or0033_map2320 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenframe_or0034_map2316 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenframe_or0034_map2313 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenframe_or0032_map2309 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenframe_or0032_map2306 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenframe_or0023_map2302 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenframe_or0023_map2299 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenframe_or0022_map2295 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenframe_or0022_map2292 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenframe_or0021_map2288 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenframe_or0021_map2285 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenframe_or0020_map2281 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenframe_or0020_map2278 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenframe_or0019_map2274 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenframe_or0019_map2271 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenframe_or0017_map2267 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenframe_or0017_map2264 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenframe_or0018_map2260 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenframe_or0018_map2257 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenframe_or0016_map2253 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenframe_or0016_map2250 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenframe_or0015_map2246 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenframe_or0015_map2243 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenframe_or0014_map2239 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenframe_or0014_map2236 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenframe_or0013_map2232 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenframe_or0013_map2229 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenframe_or0012_map2225 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenframe_or0012_map2222 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenframe_or0011_map2218 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenframe_or0011_map2215 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenframe_or0010_map2211 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenframe_or0010_map2208 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenframe_or0009_map2204 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenframe_or0009_map2201 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenframe_or0008_map2197 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenframe_or0008_map2194 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenframe_or0006_map2190 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenframe_or0006_map2187 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenframe_or0007_map2183 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenframe_or0007_map2180 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenframe_or0005_map2176 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenframe_or0005_map2173 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenframe_or0004_map2169 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenframe_or0004_map2166 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenframe_or0003_map2162 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenframe_or0003_map2159 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenframe_or0002_map2155 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenframe_or0002_map2152 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenframe_or0000_map2148 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenframe_or0000_map2145 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenframe_or0001_map2141 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenframe_or0001_map2138 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_error_detection_not0004_map2134 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_error_detection_not0004_map2131 : STD_LOGIC; 
  signal BU2_N626 : STD_LOGIC; 
  signal BU2_N624 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenframe_crcgen_enable_shift8_89 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_error_detection_reset_inv : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenio_Madd_addsub0006_cy_5_Q : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_synchronise_or0001_map2127 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_synchronise_or0001_map2125 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_synchronise_or0001_map2124 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_synchronise_or0001_map2122 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_synchronise_or0001_map2116 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_synchronise_or0001_map2110 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_synchronise_or0001_map2097 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_synchronise_or0001_map2096 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_synchronise_or0001_map2093 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_synchronise_or0001_map2086 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_synchronise_or0001_map2081 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_synchronise_or0001_map2075 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_synchronise_or0001_map2071 : STD_LOGIC; 
  signal BU2_U0_rsgen_G_RX_detect_link_fail_and0009_map2058 : STD_LOGIC; 
  signal BU2_U0_rsgen_G_RX_detect_link_fail_and0009_map2051 : STD_LOGIC; 
  signal BU2_U0_rsgen_G_RX_detect_link_fail_and0009_map2043 : STD_LOGIC; 
  signal BU2_U0_rsgen_G_RX_detect_link_fail_and0005_map2025 : STD_LOGIC; 
  signal BU2_U0_rsgen_G_RX_detect_link_fail_and0005_map2018 : STD_LOGIC; 
  signal BU2_U0_rsgen_G_RX_detect_link_fail_and0005_map2010 : STD_LOGIC; 
  signal BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_pause_tx_pause_control_i_cmp_eq0000_map1992 : STD_LOGIC; 
  signal BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_pause_tx_pause_control_i_cmp_eq0000_map1985 : STD_LOGIC; 
  signal BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_pause_tx_pause_control_i_cmp_eq0000_map1977 : STD_LOGIC; 
  signal BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_pause_tx_pause_control_i_cmp_eq0000_map1970 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenio_ext_col2 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenio_and0013 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenio_Madd_addsub0006_cy_4_Q : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenio_Madd_addsub0006_cy_2_Q : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenio_and0013_mmx_out5 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenio_and0013_mmx_out4_90 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenio_and0013_mmx_out2_91 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenio_and0013_mmx_out1_92 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenio_and0013_mmx_out_93 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenio_and0013_mmx_out3_94 : STD_LOGIC; 
  signal BU2_N30 : STD_LOGIC; 
  signal BU2_N29 : STD_LOGIC; 
  signal BU2_N28 : STD_LOGIC; 
  signal BU2_N27 : STD_LOGIC; 
  signal BU2_N26 : STD_LOGIC; 
  signal BU2_N25 : STD_LOGIC; 
  signal BU2_N24 : STD_LOGIC; 
  signal BU2_N23 : STD_LOGIC; 
  signal BU2_N22 : STD_LOGIC; 
  signal BU2_N21 : STD_LOGIC; 
  signal BU2_N20 : STD_LOGIC; 
  signal BU2_N19 : STD_LOGIC; 
  signal BU2_N18 : STD_LOGIC; 
  signal BU2_N17 : STD_LOGIC; 
  signal BU2_N16 : STD_LOGIC; 
  signal BU2_N15 : STD_LOGIC; 
  signal BU2_N14 : STD_LOGIC; 
  signal BU2_N13 : STD_LOGIC; 
  signal BU2_N12 : STD_LOGIC; 
  signal BU2_N11 : STD_LOGIC; 
  signal BU2_N10 : STD_LOGIC; 
  signal BU2_N9 : STD_LOGIC; 
  signal BU2_N8 : STD_LOGIC; 
  signal BU2_N7 : STD_LOGIC; 
  signal BU2_N6 : STD_LOGIC; 
  signal BU2_U0_rsgen_G_RX_detect_link_fail_seq_lower_reg2_95 : STD_LOGIC; 
  signal BU2_U0_rsgen_G_RX_detect_link_fail_seq_upper_reg2_96 : STD_LOGIC; 
  signal BU2_U0_rsgen_G_RX_detect_link_fail_sm_active_reg_97 : STD_LOGIC; 
  signal BU2_U0_rsgen_G_RX_detect_link_fail_seq_lower_reg_98 : STD_LOGIC; 
  signal BU2_U0_rsgen_G_RX_detect_link_fail_seq_upper_reg_99 : STD_LOGIC; 
  signal BU2_U0_rsgen_G_RX_detect_link_fail_and0001 : STD_LOGIC; 
  signal BU2_U0_rsgen_G_RX_detect_link_fail_N2 : STD_LOGIC; 
  signal BU2_U0_rsgen_G_RX_detect_link_fail_and0007 : STD_LOGIC; 
  signal BU2_U0_rsgen_G_RX_detect_link_fail_seq_upper_mismatch_100 : STD_LOGIC; 
  signal BU2_U0_rsgen_G_RX_detect_link_fail_or0003 : STD_LOGIC; 
  signal BU2_U0_rsgen_G_RX_detect_link_fail_stage20_101 : STD_LOGIC; 
  signal BU2_U0_rsgen_G_RX_detect_link_fail_stage10_102 : STD_LOGIC; 
  signal BU2_U0_rsgen_G_RX_detect_link_fail_and0009 : STD_LOGIC; 
  signal BU2_U0_rsgen_G_RX_detect_link_fail_sm_active_103 : STD_LOGIC; 
  signal BU2_U0_rsgen_G_RX_detect_link_fail_not0009 : STD_LOGIC; 
  signal BU2_U0_rsgen_G_RX_detect_link_fail_mux0040 : STD_LOGIC; 
  signal BU2_U0_rsgen_G_RX_detect_link_fail_stage1_104 : STD_LOGIC; 
  signal BU2_U0_rsgen_G_RX_detect_link_fail_and0005 : STD_LOGIC; 
  signal BU2_U0_rsgen_G_RX_detect_link_fail_seq_lower_105 : STD_LOGIC; 
  signal BU2_U0_rsgen_G_RX_detect_link_fail_and0003 : STD_LOGIC; 
  signal BU2_U0_rsgen_G_RX_detect_link_fail_stage2_106 : STD_LOGIC; 
  signal BU2_U0_rsgen_G_RX_detect_link_fail_seq_lower_mismatch_107 : STD_LOGIC; 
  signal BU2_U0_rsgen_G_RX_detect_link_fail_and0004_108 : STD_LOGIC; 
  signal BU2_U0_rsgen_G_RX_detect_link_fail_mux0034 : STD_LOGIC; 
  signal BU2_U0_rsgen_G_RX_detect_link_fail_seq_upper_109 : STD_LOGIC; 
  signal BU2_U0_rsgen_G_RX_detect_link_fail_and0000 : STD_LOGIC; 
  signal BU2_U0_rsgen_G_RX_detect_link_fail_mux0030 : STD_LOGIC; 
  signal BU2_U0_rsgen_G_RX_detect_link_fail_mux0028 : STD_LOGIC; 
  signal BU2_U0_rsgen_G_RX_detect_link_fail_mux0026_110 : STD_LOGIC; 
  signal BU2_U0_rsgen_G_RX_detect_link_fail_mux0024 : STD_LOGIC; 
  signal BU2_U0_rsgen_G_RX_detect_link_fail_not0007 : STD_LOGIC; 
  signal BU2_U0_rsgen_G_RX_detect_link_fail_mux0025 : STD_LOGIC; 
  signal BU2_U0_rsgen_G_RX_detect_link_fail_mux0021 : STD_LOGIC; 
  signal BU2_U0_rsgen_G_RX_detect_link_fail_or0000 : STD_LOGIC; 
  signal BU2_U0_rsgen_G_RX_detect_link_fail_not0006 : STD_LOGIC; 
  signal BU2_U0_rsgen_G_RX_detect_link_fail_mux0022 : STD_LOGIC; 
  signal BU2_U0_rsgen_G_RX_detect_link_fail_not0005 : STD_LOGIC; 
  signal BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_pause_rx_pause_control_i_good_frame_in3_111 : STD_LOGIC; 
  signal BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_pause_rx_pause_control_i_good_frame_in2_112 : STD_LOGIC; 
  signal BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_pause_rx_pause_control_i_pause_req_to_tx_113 : STD_LOGIC; 
  signal BU2_U0_G_FLOWCONTROL_flwctrl_pause_req_local : STD_LOGIC; 
  signal BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_pause_rx_pause_control_i_or0000 : STD_LOGIC; 
  signal BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_pause_rx_pause_control_i_good_frame_in1_114 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenframe_crcgen_N63 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0379 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenframe_crcgen_TX_CRC32_64_0145_xo_4_Q : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenframe_crcgen_N55 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenframe_crcgen_N54 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0290 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0289 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0286 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0271 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenframe_crcgen_N26 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0325 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0324 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0321 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0319 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenframe_crcgen_N19 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0259 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0257 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0254 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenframe_crcgen_N18 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0248 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0241 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0232 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0180 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenframe_crcgen_N15 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0427 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0233 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenframe_crcgen_N10 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0392 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0389 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0385 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0381 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenframe_crcgen_N7 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0359 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0356 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0354 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0352 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenframe_crcgen_N3 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0369 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0368 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0367 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0365 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0063 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0062 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0061 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0060 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0059 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0058 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0057 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0055 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0056 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0054 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0053 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0052 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0051 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0050 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0048 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0047 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0046 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0045 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0044 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0042 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0040 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0039 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0038 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0037 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0036 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0035 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0034 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0032 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0031 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0029 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0028 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0027 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0026 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0025 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0024 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0023 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0022 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0021 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0020 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0019 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0018 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0017 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0016 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0015 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0014 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0012 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0011 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0013 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0010 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0009 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0008 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0007 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0006 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0005 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0004 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0003 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0002 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0001 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0000 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0049 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0043 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0041 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0033 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0030 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenframe_crcgen_full_reg_115 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenframe_crcgen_not0132 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenframe_crcgen_not0131 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenframe_crcgen_not0130 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenframe_crcgen_not0129 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenframe_crcgen_not0128 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenframe_crcgen_not0127 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenframe_crcgen_not0126 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenframe_crcgen_not0125 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenframe_crcgen_not0124 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenframe_crcgen_not0123 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenframe_crcgen_not0122 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenframe_crcgen_not0121 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenframe_crcgen_not0120 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenframe_crcgen_not0119 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenframe_crcgen_not0118 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenframe_crcgen_not0116 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenframe_crcgen_not0117 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenframe_crcgen_not0115 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenframe_crcgen_not0114 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenframe_crcgen_not0113 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenframe_crcgen_not0112 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenframe_crcgen_not0111 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenframe_crcgen_not0110 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenframe_crcgen_not0109 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenframe_crcgen_not0108 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenframe_crcgen_not0107 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenframe_crcgen_not0106 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenframe_crcgen_not0105 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenframe_crcgen_not0104 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenframe_crcgen_not0103 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenframe_crcgen_not0102 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenframe_crcgen_not0101 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenframe_crcgen_mux0131_116 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenframe_crcgen_mux0130_117 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenframe_crcgen_mux0129_118 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenframe_crcgen_mux0128_119 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenframe_crcgen_mux0126_120 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenframe_crcgen_mux0125 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenframe_crcgen_mux0124 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenframe_crcgen_mux0123_121 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenframe_crcgen_mux0122 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenframe_crcgen_mux0121 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenframe_crcgen_mux0119 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenframe_crcgen_mux0118 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenframe_crcgen_mux0120 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenframe_crcgen_mux0117 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenframe_crcgen_mux0116_122 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenframe_crcgen_mux0115 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenframe_crcgen_mux0114 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenframe_crcgen_mux0113 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenframe_crcgen_mux0112_123 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenframe_crcgen_mux0111 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenframe_crcgen_mux0110 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenframe_crcgen_mux0109_124 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenframe_crcgen_mux0108_125 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenframe_crcgen_mux0107_126 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenframe_crcgen_mux0106_127 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenframe_crcgen_reset_reg_128 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenframe_crcgen_mux0105_129 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenframe_crcgen_full_130 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenframe_crcgen_cmp_eq0000_inv : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenframe_crcgen_not0100 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenframe_crcgen_mux0103_131 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenframe_crcgen_mux0102_132 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenframe_crcgen_mux0101_133 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenframe_crcgen_mux0100_134 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenframe_crcgen_mux0099 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenframe_crcgen_not0099 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenframe_crcgen_mux0098 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenframe_int_crc_mode : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenframe_state_FFd2_In : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenframe_state_FFd1_135 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenframe_state_FFd1_In : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenframe_da7_136 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenframe_crc_sample_reg : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenframe_int_first_cycle : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenframe_data_avail_pipe_1_7_137 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenframe_data_avail_pipe_1_6_138 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenframe_data_avail_pipe_1_5_139 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenframe_data_avail_pipe_1_4_140 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenframe_data_avail_pipe_1_3_141 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenframe_data_avail_pipe_1_2_142 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenframe_data_avail_pipe_1_1_143 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenframe_data_avail_pipe_1_0_144 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenframe_int_crc_mode_pre_dly_145 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenframe_cmp_eq0000 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenframe_crc_sample_146 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenframe_mux0067 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenframe_idle_state_147 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenframe_mux0066 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenframe_data_avail_pipe_0_7_148 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenframe_data_avail_pipe_0_6_149 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenframe_data_avail_pipe_0_5_150 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenframe_data_avail_pipe_0_4_151 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenframe_data_avail_pipe_0_3_152 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenframe_data_avail_pipe_0_2_153 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenframe_data_avail_pipe_0_1_154 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenframe_data_avail_pipe_0_0_155 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenframe_crc_reset_156 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenframe_state_FFd2_157 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_error_detection_receive_error_srl16 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_error_detection_start_error_srl16 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_error_detection_length_type_1_f51 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_error_detection_N5 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_error_detection_N4 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_error_detection_length_type_1_f5_158 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_error_detection_N3 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_error_detection_N2 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_error_detection_terminate_ok_159 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_error_detection_mux0032 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_error_detection_terminate_reg3_0 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_error_detection_end_crc_pipeline_160 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_error_detection_frame_complete_reg_161 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_error_detection_control_len_error_162 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_error_detection_and0019 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_error_detection_crc_invalid_early_0_163 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_error_detection_and0018 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_error_detection_receive_error_164 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_error_detection_not0004 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_error_detection_exceed_vlan_frame_165 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_error_detection_and0014 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_error_detection_and0013 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_error_detection_and0015 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_error_detection_frame_complete_166 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_error_detection_mux0034 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_error_detection_and0012 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_error_detection_frame_complete_ext2_167 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_error_detection_or0001 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_error_detection_frame_complete_ext1_168 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_error_detection_or0000 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_error_detection_and0011 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_error_detection_mux0033 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_error_detection_mux0031 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_error_detection_fcs_error_169 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_error_detection_and0010_170 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_error_detection_mux0030 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_error_detection_and0009 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_error_detection_and0008 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_error_detection_mux0028 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_error_detection_mux0029 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_error_detection_and0007 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_error_detection_and0006 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_error_detection_and0004 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_error_detection_bad_crc_171 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_error_detection_and0003 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_error_detection_and0005 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_error_detection_and0002 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_error_detection_termination_error_172 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_error_detection_and0001 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_error_detection_exceed_normal_frame_173 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_error_detection_and0000_174 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_error_detection_start_error_175 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_error_detection_not0003_176 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_decode_counter_Eqn_12 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_decode_counter_Eqn_11_177 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_decode_counter_Eqn_10 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_decode_counter_Eqn_9 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_decode_counter_Eqn_8 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_decode_counter_Eqn_7 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_decode_counter_Eqn_6 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_decode_counter_Eqn_5 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_decode_counter_Eqn_4 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_decode_counter_Eqn_3 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_decode_counter_Eqn_2 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_decode_counter_Eqn_1 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_decode_counter_Eqn_0_mand1 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_decode_N18 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_decode_N17 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_decode_N16 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_decode_N15 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_decode_N14 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_decode_N13 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_decode_N12 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_decode_not0014 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_decode_stage2_178 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_decode_cmp_lt0001 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_decode_N10 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_decode_N9 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_decode_N8 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_decode_N7 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_decode_N6 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_decode_N5 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_decode_N4 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_decode_padding_179 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_decode_and0005 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_decode_xor0000 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_decode_preserve_preamble_reg3_180 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_decode_padding_length_match_181 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_decode_and0045 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_decode_full_bytes_ctrl_6_Q : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_decode_end_of_padding_reg_182 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_decode_length_match_reg2_183 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_decode_full_bytes_valid_1_inv : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_decode_preserve_preamble_reg2_184 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_decode_full_bytes_valid_7_inv : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_decode_full_bytes_valid_0_inv : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_decode_N2 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_decode_full_bytes_valid_6_inv : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_decode_N3 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_decode_full_bytes_valid_5_inv : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_decode_full_bytes_valid_4_inv : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_decode_full_bytes_valid_2_inv : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_decode_full_bytes_valid_3_inv : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_decode_and0051 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_decode_and0050 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_decode_and0049 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_decode_and0048 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_decode_and0047 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_decode_less_than_2bytes_185 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_decode_and0046 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_decode_or0013 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_decode_or0012_186 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_decode_or0011_187 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_decode_preserve_preamble_reg_188 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_decode_or0010_189 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_decode_or0009_190 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_decode_or0008_191 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_decode_or0007_192 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_decode_or0006_193 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_decode_full_bytes_ctrl_5_Q : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_decode_or0005 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_decode_full_bytes_ctrl_4_Q : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_decode_or0004 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_decode_and0044 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_decode_full_bytes_ctrl_2_Q : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_decode_and0043 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_decode_and0042 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_decode_and0041 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_decode_full_bytes_ctrl_1_Q : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_decode_and0040 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_decode_and0039 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_decode_and0038 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_decode_full_bytes_ctrl_0_Q : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_decode_not0015 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_decode_and0037 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_decode_and0036 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_decode_and0035 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_decode_and0034 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_decode_and0033 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_decode_and0032 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_decode_and0031 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_decode_and0030 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_decode_and0029 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_decode_and0028 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_decode_and0027 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_decode_and0026 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_decode_and0025 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_decode_and0024 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_decode_and0023 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_decode_and0022 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_decode_and0021 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_decode_and0020 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_decode_and0019 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_decode_and0018 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_decode_and0017 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_decode_not0013 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_decode_length_match_reg1_194 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_decode_mux0116 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_decode_stage1_195 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_decode_cmp_eq0029 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_decode_less_than_10bytes_196 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_decode_and0016 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_decode_and0015 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_decode_frame_197 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_decode_or0003 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_decode_and0014 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_decode_or0002 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_decode_and0013 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_decode_and0012 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_decode_or0001 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_decode_and0011 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_decode_or0000 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_decode_and0010 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_decode_and0009 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_decode_and0008 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_decode_and0007 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_decode_and0006 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_decode_stop_wrap_around_198 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_decode_not0011 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_decode_not0010 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_decode_and0004 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_decode_mux0112 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_decode_mux0110 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_decode_mux0108 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_decode_not0009 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_decode_not0008 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_decode_counter_Eqn_0_mand_199 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_decode_length_match_200 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_decode_and0003 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_decode_and0002_201 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_decode_end_of_padding_202 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_decode_cmp_eq0028 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_decode_and0001 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_decode_and0000 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_address_decoding_N50 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_address_decoding_N49 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_address_decoding_N48 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_address_decoding_N47 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_address_decoding_N46 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_address_decoding_N45 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_address_decoding_N44 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_address_decoding_N43 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_address_decoding_N42 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_address_decoding_N41 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_address_decoding_N40 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_address_decoding_N39 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_address_decoding_N38 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_address_decoding_N37 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_address_decoding_N36 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_address_decoding_N35 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_address_decoding_N34 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_address_decoding_N33 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_address_decoding_N32 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_address_decoding_N31 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_address_decoding_N30 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_address_decoding_N29 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_address_decoding_N28 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_address_decoding_N27 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_address_decoding_N26 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_address_decoding_N25 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_address_decoding_N24 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_address_decoding_N23 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_address_decoding_N22 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_address_decoding_N21 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_address_decoding_N20 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_address_decoding_N19 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_address_decoding_N18 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_address_decoding_N17 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_address_decoding_N16 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_address_decoding_N15 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_address_decoding_N14 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_address_decoding_N13 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_address_decoding_N12 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_address_decoding_N11 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_address_decoding_N10 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_address_decoding_N9 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_address_decoding_N8 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_address_decoding_N7 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_address_decoding_N6 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_address_decoding_N5 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_address_decoding_N4 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_address_decoding_N3 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_address_decoding_N2 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_address_decoding_frame_start_reg3_203 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_address_decoding_add_match_lower_204 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_address_decoding_add_match_upper_205 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_address_decoding_multicast_pause_206 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_address_decoding_broad_add_match_207 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_address_decoding_and0003 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_address_decoding_and0002_208 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_address_decoding_and0001 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_address_decoding_not0005 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_address_decoding_and0005 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_address_decoding_type_not_length_209 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_address_decoding_not0004_210 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_address_decoding_and0000 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_address_decoding_end_of_frame_reg_211 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_decode_terminate_flag_212 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_address_decoding_not0003 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_address_decoding_and0004 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_calculate_crc_N67 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_calculate_crc_xor0331 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_calculate_crc_rx_crc32_64_0121_xo_4_Q : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_calculate_crc_N55 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_calculate_crc_N54 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_calculate_crc_xor0255 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_calculate_crc_xor0254 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_calculate_crc_xor0251 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_calculate_crc_xor0236 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_calculate_crc_N19 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_calculate_crc_xor0224 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_calculate_crc_xor0222 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_calculate_crc_xor0219 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_calculate_crc_N18 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_calculate_crc_xor0213 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_calculate_crc_xor0206 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_calculate_crc_xor0197 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_calculate_crc_xor0145 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_calculate_crc_N15 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_calculate_crc_xor0347 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_calculate_crc_xor0198 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_calculate_crc_N10 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_calculate_crc_xor0338 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_calculate_crc_xor0336 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_calculate_crc_xor0335 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_calculate_crc_xor0333 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_calculate_crc_N7 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_calculate_crc_xor0314 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_calculate_crc_xor0311 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_calculate_crc_xor0309 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_calculate_crc_xor0307 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_calculate_crc_N3 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_calculate_crc_xor0324 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_calculate_crc_xor0323 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_calculate_crc_xor0322 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_calculate_crc_xor0320 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_calculate_crc_xor0063 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_calculate_crc_xor0062 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_calculate_crc_xor0061 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_calculate_crc_xor0059 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_calculate_crc_xor0058 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_calculate_crc_xor0060 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_calculate_crc_xor0057 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_calculate_crc_xor0055 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_calculate_crc_xor0056 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_calculate_crc_xor0054 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_calculate_crc_xor0053 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_calculate_crc_xor0052 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_calculate_crc_xor0051 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_calculate_crc_xor0050 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_calculate_crc_xor0048 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_calculate_crc_xor0047 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_calculate_crc_xor0046 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_calculate_crc_xor0045 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_calculate_crc_xor0044 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_calculate_crc_xor0042 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_calculate_crc_xor0040 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_calculate_crc_xor0039 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_calculate_crc_xor0038 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_calculate_crc_xor0037 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_calculate_crc_xor0036 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_calculate_crc_xor0035 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_calculate_crc_xor0034 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_calculate_crc_xor0032 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_calculate_crc_xor0031 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_calculate_crc_xor0029 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_calculate_crc_xor0028 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_calculate_crc_xor0027 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_calculate_crc_xor0026 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_calculate_crc_xor0025 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_calculate_crc_xor0023 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_calculate_crc_xor0024 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_calculate_crc_xor0022 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_calculate_crc_xor0021 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_calculate_crc_xor0020 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_calculate_crc_xor0018 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_calculate_crc_xor0019 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_calculate_crc_xor0017 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_calculate_crc_xor0016 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_calculate_crc_xor0015 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_calculate_crc_xor0013 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_calculate_crc_xor0012 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_calculate_crc_xor0014 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_calculate_crc_xor0011 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_calculate_crc_xor0010 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_calculate_crc_xor0009 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_calculate_crc_xor0008 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_calculate_crc_xor0007 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_calculate_crc_xor0006 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_calculate_crc_xor0005 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_calculate_crc_xor0004 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_calculate_crc_xor0003 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_calculate_crc_xor0002 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_calculate_crc_xor0001 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_calculate_crc_xor0000 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_calculate_crc_xor0049 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_calculate_crc_xor0043 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_calculate_crc_xor0041 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_calculate_crc_xor0033 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_calculate_crc_xor0030 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_calculate_crc_not0095 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_calculate_crc_not0094 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_calculate_crc_not0093 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_calculate_crc_not0092 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_calculate_crc_not0091 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_calculate_crc_not0090 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_calculate_crc_not0089 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_calculate_crc_not0088 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_calculate_crc_not0087 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_calculate_crc_not0086 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_calculate_crc_not0085 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_calculate_crc_not0083 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_calculate_crc_not0084 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_calculate_crc_not0082 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_calculate_crc_not0081 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_calculate_crc_not0080 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_calculate_crc_not0079 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_calculate_crc_not0077 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_calculate_crc_not0078 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_calculate_crc_not0076 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_calculate_crc_not0075 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_calculate_crc_not0074 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_calculate_crc_not0073 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_calculate_crc_not0072 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_calculate_crc_not0071 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_calculate_crc_not0070 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_calculate_crc_not0069 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_calculate_crc_not0068 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_calculate_crc_not0067 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_calculate_crc_not0066 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_calculate_crc_not0065 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_calculate_crc_not0064 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_calculate_crc_reset_reg_213 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_synchronise_start_found_214 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_synchronise_or0002 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_synchronise_mux_control_215 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_synchronise_not0002 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_synchronise_mux0017 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_synchronise_ifg_lower_ok_216 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_synchronise_or0001 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_synchronise_start_found_lane4_217 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_synchronise_and0000 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_synchronise_ifg_upper_ok_218 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_synchronise_or0000 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_decode_exceed_18bytes_219 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_decode_exceed_length_type_220 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_decode_exceed_min_length_221 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_address_decoding_frame_is_vlan_222 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_address_decoding_frame_is_type_223 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_address_decoding_add_control_enable_224 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_address_decoding_control_enable_225 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_address_decoding_multicast_match_226 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_address_decoding_broadcast_match_227 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_vlan_frame_srl16_temp : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_multicast_frame_srl16_temp : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_pause_frame_srl16_temp : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_add_pause_frame_srl16_228 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_add_pause_frame_srl16_temp : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_broadcast_frame_srl16_temp : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_type_frame_srl16_229 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_type_frame_srl16_temp : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_crc_reset_230 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_exceed_length_type_srl16_231 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_exceed_length_type_srl16_temp : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_exceed_18bytes_srl16_232 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_exceed_18bytes_srl16_temp : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_frame_start_reg2_233 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_exceed_min_frame_srl16_234 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_exceed_min_frame_srl16_temp : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_frame_start_reg1_235 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_vlan_enable_held_236 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_jumbo_frames_held_237 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_start_code_found_reg_238 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_synchronise_start_code_found_239 : STD_LOGIC; 
  signal BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_1_240 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_enable_reg_241 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_crc_mode_held_242 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_decode_start_flag_243 : STD_LOGIC; 
  signal BU2_U0_G_RX_rxgen_rx_preamble_reg_244 : STD_LOGIC; 
  signal BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_rx_not0006 : STD_LOGIC; 
  signal BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_rx_mux0016 : STD_LOGIC; 
  signal BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_rx_mux0015 : STD_LOGIC; 
  signal BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_rx_mux0014 : STD_LOGIC; 
  signal BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_rx_mux0013 : STD_LOGIC; 
  signal BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_rx_mux0012 : STD_LOGIC; 
  signal BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_rx_mux0011 : STD_LOGIC; 
  signal BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_rx_bad_opcode_int_245 : STD_LOGIC; 
  signal BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_rx_not0007 : STD_LOGIC; 
  signal BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_rx_mux0010 : STD_LOGIC; 
  signal BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_rx_pause_req_int_246 : STD_LOGIC; 
  signal BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_rx_not0005 : STD_LOGIC; 
  signal BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_rx_mux0009 : STD_LOGIC; 
  signal BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_rx_mux0008 : STD_LOGIC; 
  signal BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_rx_mux0006 : STD_LOGIC; 
  signal BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_rx_mux0005 : STD_LOGIC; 
  signal BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_rx_mux0007 : STD_LOGIC; 
  signal BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_rx_mux0004 : STD_LOGIC; 
  signal BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_rx_mux0003 : STD_LOGIC; 
  signal BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_rx_mux0001 : STD_LOGIC; 
  signal BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_rx_mux0000 : STD_LOGIC; 
  signal BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_rx_not0004 : STD_LOGIC; 
  signal BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_rx_mux0002 : STD_LOGIC; 
  signal BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_pause_tx_pause_control_i_N19 : STD_LOGIC; 
  signal BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_pause_tx_pause_control_i_N18 : STD_LOGIC; 
  signal BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_pause_tx_pause_control_i_pause_count_Eqn_14 : STD_LOGIC; 
  signal BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_pause_tx_pause_control_i_N17 : STD_LOGIC; 
  signal BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_pause_tx_pause_control_i_pause_count_Eqn_13 : STD_LOGIC; 
  signal BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_pause_tx_pause_control_i_N16 : STD_LOGIC; 
  signal BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_pause_tx_pause_control_i_pause_count_Eqn_12 : STD_LOGIC; 
  signal BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_pause_tx_pause_control_i_N15 : STD_LOGIC; 
  signal BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_pause_tx_pause_control_i_pause_count_Eqn_11_247 : STD_LOGIC; 
  signal BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_pause_tx_pause_control_i_N14 : STD_LOGIC; 
  signal BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_pause_tx_pause_control_i_pause_count_Eqn_10 : STD_LOGIC; 
  signal BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_pause_tx_pause_control_i_N13 : STD_LOGIC; 
  signal BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_pause_tx_pause_control_i_pause_count_Eqn_9 : STD_LOGIC; 
  signal BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_pause_tx_pause_control_i_N12 : STD_LOGIC; 
  signal BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_pause_tx_pause_control_i_pause_count_Eqn_8 : STD_LOGIC; 
  signal BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_pause_tx_pause_control_i_N11 : STD_LOGIC; 
  signal BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_pause_tx_pause_control_i_pause_count_Eqn_7 : STD_LOGIC; 
  signal BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_pause_tx_pause_control_i_N10 : STD_LOGIC; 
  signal BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_pause_tx_pause_control_i_pause_count_Eqn_6 : STD_LOGIC; 
  signal BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_pause_tx_pause_control_i_N9 : STD_LOGIC; 
  signal BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_pause_tx_pause_control_i_pause_count_Eqn_5 : STD_LOGIC; 
  signal BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_pause_tx_pause_control_i_N8 : STD_LOGIC; 
  signal BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_pause_tx_pause_control_i_pause_count_Eqn_4 : STD_LOGIC; 
  signal BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_pause_tx_pause_control_i_N7 : STD_LOGIC; 
  signal BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_pause_tx_pause_control_i_pause_count_Eqn_3 : STD_LOGIC; 
  signal BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_pause_tx_pause_control_i_N6 : STD_LOGIC; 
  signal BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_pause_tx_pause_control_i_pause_count_Eqn_2 : STD_LOGIC; 
  signal BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_pause_tx_pause_control_i_N5 : STD_LOGIC; 
  signal BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_pause_tx_pause_control_i_pause_count_Eqn_1 : STD_LOGIC; 
  signal BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_pause_tx_pause_control_i_N4 : STD_LOGIC; 
  signal BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_pause_tx_pause_control_i_pause_count_Eqn_0 : STD_LOGIC; 
  signal BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_pause_tx_pause_control_i_pause_count_eqn : STD_LOGIC; 
  signal BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_pause_tx_pause_control_i_not0005_248 : STD_LOGIC; 
  signal BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_pause_tx_pause_control_i_count_set_249 : STD_LOGIC; 
  signal BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_pause_tx_pause_control_i_count_set_int_250 : STD_LOGIC; 
  signal BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_pause_tx_pause_control_i_not0004 : STD_LOGIC; 
  signal BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_pause_tx_pause_control_i_N2 : STD_LOGIC; 
  signal BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_pause_tx_pause_control_i_good_frame_in_tx_reg_251 : STD_LOGIC; 
  signal BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_pause_tx_pause_control_i_good_frame_in_tx_252 : STD_LOGIC; 
  signal BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_pause_rx_pause_control_i_good_frame_to_tx_253 : STD_LOGIC; 
  signal BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_pause_tx_pause_control_i_pause_status_int_254 : STD_LOGIC; 
  signal BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_pause_tx_pause_control_i_not0003_255 : STD_LOGIC; 
  signal BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_pause_tx_pause_control_i_mux0002 : STD_LOGIC; 
  signal BU2_U0_G_FLOWCONTROL_flwctrl_tx_state_count_FFd2_256 : STD_LOGIC; 
  signal BU2_U0_G_FLOWCONTROL_flwctrl_tx_state_count_FFd2_In : STD_LOGIC; 
  signal BU2_U0_G_FLOWCONTROL_flwctrl_tx_state_count_FFd1_257 : STD_LOGIC; 
  signal BU2_U0_G_FLOWCONTROL_flwctrl_tx_state_count_FFd1_In : STD_LOGIC; 
  signal BU2_U0_G_FLOWCONTROL_flwctrl_tx_mux_control_state_FFd2_258 : STD_LOGIC; 
  signal BU2_U0_G_FLOWCONTROL_flwctrl_tx_mux0005 : STD_LOGIC; 
  signal BU2_U0_G_FLOWCONTROL_flwctrl_tx_mux_control_state_FFd1_259 : STD_LOGIC; 
  signal BU2_U0_G_FLOWCONTROL_flwctrl_tx_mux_control_state_FFd1_In : STD_LOGIC; 
  signal BU2_U0_G_FLOWCONTROL_flwctrl_tx_not0005 : STD_LOGIC; 
  signal BU2_U0_G_FLOWCONTROL_flwctrl_tx_ack_comb : STD_LOGIC; 
  signal BU2_U0_G_FLOWCONTROL_flwctrl_tx_mux_control_ack_260 : STD_LOGIC; 
  signal BU2_U0_G_FLOWCONTROL_flwctrl_tx_cmp_eq0006 : STD_LOGIC; 
  signal BU2_U0_G_FLOWCONTROL_flwctrl_tx_start_disable_261 : STD_LOGIC; 
  signal BU2_U0_G_FLOWCONTROL_flwctrl_tx_mux0003 : STD_LOGIC; 
  signal BU2_U0_G_FLOWCONTROL_flwctrl_tx_start_control_262 : STD_LOGIC; 
  signal BU2_U0_G_FLOWCONTROL_flwctrl_tx_or0000 : STD_LOGIC; 
  signal BU2_U0_G_FLOWCONTROL_flwctrl_tx_start_int_263 : STD_LOGIC; 
  signal BU2_U0_G_FLOWCONTROL_flwctrl_tx_not0006 : STD_LOGIC; 
  signal BU2_U0_G_FLOWCONTROL_flwctrl_tx_and0001 : STD_LOGIC; 
  signal BU2_U0_G_FLOWCONTROL_flwctrl_tx_start_reg_264 : STD_LOGIC; 
  signal BU2_U0_G_FLOWCONTROL_flwctrl_tx_start_en : STD_LOGIC; 
  signal BU2_U0_G_FLOWCONTROL_flwctrl_tx_and0000 : STD_LOGIC; 
  signal BU2_U0_G_FLOWCONTROL_flwctrl_tx_pause_req_int_265 : STD_LOGIC; 
  signal BU2_U0_G_FLOWCONTROL_flwctrl_tx_not0004 : STD_LOGIC; 
  signal BU2_U0_G_FLOWCONTROL_flwctrl_tx_mux0006 : STD_LOGIC; 
  signal BU2_U0_G_FLOWCONTROL_flwctrl_tx_ack_int_266 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenio_tx_state_FFd2_267 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenio_tx_state_FFd2_In : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenio_tx_state_FFd1_268 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenio_tx_state_FFd1_In : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenio_tx_state_FFd3_269 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenio_tx_state_FFd3_In : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenio_N49 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenio_N48 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenio_max_count_Eqn_9_mand1 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenio_N47 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenio_max_count_Eqn_8_mand1 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenio_N46 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenio_max_count_Eqn_7 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenio_N45 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenio_max_count_Eqn_6_mand1 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenio_N44 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenio_max_count_Eqn_5 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenio_N43 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenio_max_count_Eqn_4 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenio_N42 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenio_max_count_Eqn_3 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenio_N41 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenio_max_count_Eqn_2_mand1 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenio_N40 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenio_max_count_Eqn_1 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenio_N39 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenio_max_count_eqn : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenio_N38 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenio_N37 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenio_N36 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenio_N35 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenio_N34 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenio_N33 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenio_N32 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenio_and0001 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenio_countb_1_rt_270 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenio_N30 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenio_N29 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenio_byte_count_Eqn_11_271 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenio_byte_count_Eqn_10 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenio_byte_count_Eqn_9 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenio_byte_count_Eqn_8 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenio_byte_count_Eqn_7 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenio_byte_count_Eqn_6 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenio_byte_count_Eqn_5 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenio_byte_count_Eqn_4 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenio_byte_count_Eqn_3 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenio_byte_count_Eqn_2 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenio_byte_count_Eqn_1 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenio_byte_count_Eqn_0_mand1 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenio_byte_count_Eqn_0_mand_272 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenio_N27 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenio_N26 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenio_N25 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenio_N24 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenio_N23 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenio_N22 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenio_N21 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenio_N20 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenio_N19 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenio_N18 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenio_N17 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenio_N16 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenio_byte_count_11_rt_273 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenio_byte_count_10_rt_274 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenio_byte_count_9_rt_275 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenio_byte_count_8_rt_276 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenio_byte_count_7_rt_277 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenio_byte_count_6_rt_278 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenio_byte_count_5_rt_279 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenio_byte_count_4_rt_280 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenio_byte_count_3_rt_281 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenio_byte_count_2_rt_282 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenio_byte_count_1_rt_283 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenio_N15 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenio_byte_count_out_10_rt_284 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenio_byte_count_out_9_rt_285 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenio_byte_count_out_8_rt_286 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenio_byte_count_out_7_rt_287 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenio_byte_count_out_6_rt_288 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenio_byte_count_out_5_rt_289 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenio_byte_count_out_4_rt_290 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenio_byte_count_out_3_rt_291 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenio_byte_count_out_2_rt_292 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenio_byte_count_out_1_rt_293 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenio_byte_count_out_0_rt_294 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenio_N14 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenio_Result_10_1 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenio_Result_9_1 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenio_Result_8_2 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenio_Result_7_2 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenio_Result_6_2 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenio_Result_5_2 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenio_Result_4_2 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenio_Result_3_2 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenio_Result_2_2 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenio_Result_1_2 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenio_not0032 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenio_Result_0_2 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenio_not0029 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenio_Result_8_1 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenio_Result_7_1 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenio_Result_6_1 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenio_Result_5_1 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenio_Result_4_1 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenio_Result_3_1 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenio_Result_2_1 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenio_Result_1_1 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenio_not0023_295 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenio_Result_0_1 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenio_not0022 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenio_ifg_ext_count_0_and0001 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenio_ifg_ext_count_0_and0000 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenio_ifg_ext_count_1_and0001 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenio_ifg_ext_count_1_and0000 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenio_ifg_ext_count_2_and0001 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenio_ifg_ext_count_2_and0000 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenio_ifg_ext_count_3_and0001 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenio_ifg_ext_count_3_and0000 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenio_ifg_ext_count_4_and0001 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenio_ifg_ext_count_4_and0000 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenio_ifg_ext_count_5_and0001 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenio_ifg_ext_count_5_and0000 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenio_ifg_ext_count_6_and0001 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenio_ifg_ext_count_6_and0000 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenio_not0036 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenio_not0020 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenio_and0017 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenio_N3 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenio_control_fm : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenio_vlan_on_296 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenio_state3_dly_297 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenio_state3 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenio_reg_reg_second_tx_cycle_298 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenio_reg_second_tx_cycle_299 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenio_int_crc_mode_300 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenio_error_301 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenio_error_temp : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenio_second_tx_cycle_302 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenio_second_tx_cycle_temp : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenio_int_jumbo_303 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenio_int_ifs_mode_304 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenio_reg_reg_reg_max_305 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenio_int_ifg_ext_mode_306 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenio_max_count_enable_307 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenio_not0028 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenio_int_vlan_308 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_vlan_en_reg_309 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenio_tx_valid_reg_310 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenio_max_pkt_len_reached_311 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenio_N2 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenio_reg_reg_max_312 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenio_reg_first_tx_cycle_313 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenio_reg_min_past_314 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenio_tx_underrun_315 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenio_not0027 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenio_reg_reg_data_ack_316 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenio_reg_min_317 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenio_mux0236 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenio_mux0235 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenio_mux0233 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenio_mux0232 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenio_mux0234_318 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenio_mux0231 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenio_mux0229 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenio_mux0228 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenio_mux0230 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenio_mux0227 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenio_mux0225 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenio_mux0226 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenio_ifg_delay_is_4_319 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenio_and0011 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenio_ifg_delay_is_3_320 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenio_and0010 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenio_reg_error_321 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenio_int_error : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenio_mux0223 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenio_mux0222 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenio_mux0224 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenio_mux0220 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenio_mux0219 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenio_mux0221 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenio_mux0218 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenio_mux0217 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenio_mux0215 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenio_mux0214 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenio_mux0216 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenio_reg_max_error_322 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenio_mux0212_323 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenio_mux0211 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenio_mux0208 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenio_mux0210 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenio_underrun_reg_324 : STD_LOGIC; 
  signal BU2_U0_int_underrun : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenio_mux0206 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenio_first_tx_cycle_325 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenio_not0035 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenio_or0012_326 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenio_mux0207 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenio_mux0203 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenio_mux0204 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenio_and0008 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenio_ext_swap_reg_327 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenio_ext_swap : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenio_and0009 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenio_and0007 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenio_and0006 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenio_and0005 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenio_and0004 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenio_and0003 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenio_and0002 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenio_mux0202 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenio_or0008 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenio_or0009 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenio_mux0201 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenio_mux0200 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenio_int_start_lane_328 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenio_not0034_329 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenio_mux0199 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenio_or0007 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenio_or0006 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenio_mux0198 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenio_or0005 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenio_mux0196 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenio_mux0197 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenio_or0004 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenio_or0003 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenio_mux0194 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenio_mux0195 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenio_or0002 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenio_toggle_330 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenio_stop : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenio_not0033 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenio_state4_dly_331 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenio_state4 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenio_mux0193 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenio_mux0192 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenio_start_ifg_332 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenio_mux0191_333 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenio_min_pkt_len_past_334 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenio_mux0190_335 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenio_reg_data_ack_336 : STD_LOGIC; 
  signal BU2_U0_int_data_ack : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenio_min_pkt_len_reached_337 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenio_mux0187 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenio_load_max_count_338 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenio_not0030 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenio_no_ifg_delay_339 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenio_or0000 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenio_ifs_start_340 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenio_or0001 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenio_mux0182 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenio_mux0181 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenio_mux0183 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenio_mux0180 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenio_mux0179 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenio_mux0178 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenio_mux0177 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenio_mux0176 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenio_mux0174 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenio_mux0173 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenio_mux0175 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenio_start_reg_341 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenio_not0026 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenio_mux0172 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenio_mux0171 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenio_reg_tx_valid_342 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenio_tx_valid : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenio_mux0169 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenio_mux0170 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenio_mux0168 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenio_mux0167 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenio_tx_error_343 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenio_not0025 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenio_mux0164 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenio_mux0166 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenio_mux0162 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenio_mux0163 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenio_int_underrun_344 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenio_not0024 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenio_mux0160 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenio_mux0161 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenio_mux0158 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenio_mux0157 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenio_mux0156 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenio_mux0155 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenio_mux0153 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenio_mux0152 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenio_not0021 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenio_mux0151 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenio_mux0150 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenio_mux0147 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenio_mux0146_345 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenio_mux0148 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenio_reg_max_346 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenio_and0000 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgentx_N151234 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgentx_N141234 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgentx_N131234 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgentx_N121234 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgentx_N1111234 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgentx_N101234 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgentx_N91234 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgentx_N81234 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgentx_N71234 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgentx_N61234 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgentx_N51234 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgentx_N41234 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgentx_N31234 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgentx_N21234 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgentx_N1112345 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgentx_N01234 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgentx_mux0124 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgentx_N15123 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgentx_N14123 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgentx_N13123 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgentx_N12123 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgentx_N111123 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgentx_N10123 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgentx_N9123 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgentx_N8123 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgentx_N7123 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgentx_N6123 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgentx_N5123 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgentx_N4123 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgentx_N3123 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgentx_N2123 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgentx_N111234 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgentx_N0123 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgentx_mux0123 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgentx_N1512 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgentx_N1412 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgentx_N1312 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgentx_N1212 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgentx_N11112 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgentx_N1012 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgentx_N912 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgentx_N812 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgentx_N712 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgentx_N612 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgentx_N512 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgentx_N412 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgentx_N312 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgentx_N212 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgentx_N11123 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgentx_N012 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgentx_mux0121 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgentx_N151 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgentx_N141 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgentx_N131 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgentx_N121 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgentx_N1111 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgentx_N101 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgentx_N91 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgentx_N81 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgentx_N71 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgentx_N61 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgentx_N51 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgentx_N41 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgentx_N31 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgentx_N21 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgentx_enablepreamble_0_Q : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgentx_N1112 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgentx_N01 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgentx_mux0120 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgentx_tx_on_2_inv : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgentx_tx_on_1_inv : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgentx_tx_on_3_inv : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgentx_tx_on_6_inv : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgentx_tx_on_5_inv : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgentx_N26 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgentx_tx_on_0_inv : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgentx_mux0119 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgentx_last_start_in_0_347 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgentx_tx_on_7_inv : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgentx_tx_on_4_inv : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgentx_start_in_0_348 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgentx_and0000 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_start_lane : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgentx_or0018 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgentx_or0017 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgentx_enablepreamble_4_Q : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgentx_or0016 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgentx_or0015 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgentx_or0014 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgentx_or0012 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgentx_or0013 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgentx_or0011 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgentx_or0010 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgentx_or0009 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgentx_or0008 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgentx_or0007 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgentx_or0005 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgentx_or0006 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgentx_or0003 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgentx_or0004 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgentx_or0002 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgentx_or0001 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgentx_or0000 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_testgenframe_first_cycle_349 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_int_preamble_en : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_srl_preamble_en_reg_350 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_srl_preamble_en_351 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_int_srl_preamble_en : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_crc_mode_reg_352 : STD_LOGIC; 
  signal BU2_U0_int_tx_crc_mode_control : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_bc_state_353 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_not0003 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_mux0001 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_jumbo_en_reg_354 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_ifs_mode_reg_355 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_ifg_extension_reg_356 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_preamble_en_reg_357 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_srl_preamble_en_comb : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_tx_en_reg_358 : STD_LOGIC; 
  signal BU2_U0_G_TX_txgen_tx_preamble_reg_359 : STD_LOGIC; 
  signal BU2_U0_start_reg : STD_LOGIC; 
  signal BU2_U0_G_FLOWCONTROL_flwctrl_rx_good_frame_comb : STD_LOGIC; 
  signal BU2_U0_G_FLOWCONTROL_flwctrl_rx_bad_frame_comb : STD_LOGIC; 
  signal BU2_U0_G_FLOWCONTROL_flwctrl_rx_enable_reg_360 : STD_LOGIC; 
  signal BU2_U0_G_FLOWCONTROL_flwctrl_not0001 : STD_LOGIC; 
  signal BU2_U0_G_FLOWCONTROL_flwctrl_mux0000 : STD_LOGIC; 
  signal BU2_U0_G_FLOWCONTROL_flwctrl_tx_enable_reg_361 : STD_LOGIC; 
  signal BU2_U0_G_FLOWCONTROL_flwctrl_pause_req_int_362 : STD_LOGIC; 
  signal BU2_U0_G_FLOWCONTROL_flwctrl_and0000 : STD_LOGIC; 
  signal BU2_U0_G_FLOWCONTROL_flwctrl_tx_underrun_int_363 : STD_LOGIC; 
  signal BU2_U0_rsgen_G_TX_transmit_link_fail_rs_disable_reg_364 : STD_LOGIC; 
  signal BU2_U0_rsgen_local_fail_reg_365 : STD_LOGIC; 
  signal BU2_U0_rsgen_G_RX_detect_link_fail_local_failure_366 : STD_LOGIC; 
  signal BU2_U0_rsgen_remote_fail_reg_367 : STD_LOGIC; 
  signal BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_1_368 : STD_LOGIC; 
  signal BU2_U0_rsgen_G_RX_detect_link_fail_remote_failure_369 : STD_LOGIC; 
  signal BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_370 : STD_LOGIC; 
  signal BU2_U0_G_TX_RESET_sync_tx_reset_i_r3_371 : STD_LOGIC; 
  signal BU2_U0_G_TX_RESET_sync_tx_reset_i_r2_372 : STD_LOGIC; 
  signal BU2_U0_G_TX_RESET_sync_tx_reset_i_r1_373 : STD_LOGIC; 
  signal BU2_U0_int_tx_rst_asynch : STD_LOGIC; 
  signal BU2_U0_G_TX_RESET_sync_flow_ctrl_tx_reset_i_reset_out_374 : STD_LOGIC; 
  signal BU2_U0_G_TX_RESET_sync_flow_ctrl_tx_reset_i_r3_375 : STD_LOGIC; 
  signal BU2_U0_G_TX_RESET_sync_flow_ctrl_tx_reset_i_r2_376 : STD_LOGIC; 
  signal BU2_U0_G_TX_RESET_sync_flow_ctrl_tx_reset_i_r1_377 : STD_LOGIC; 
  signal BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_378 : STD_LOGIC; 
  signal BU2_U0_G_RX_RESET_sync_rx_reset_i_r3_379 : STD_LOGIC; 
  signal BU2_U0_G_RX_RESET_sync_rx_reset_i_r2_380 : STD_LOGIC; 
  signal BU2_U0_G_RX_RESET_sync_rx_reset_i_r1_381 : STD_LOGIC; 
  signal BU2_U0_int_rx_rst_asynch : STD_LOGIC; 
  signal BU2_U0_G_RX_RESET_sync_flow_ctrl_rx_reset_i_reset_out_382 : STD_LOGIC; 
  signal BU2_U0_G_RX_RESET_sync_flow_ctrl_rx_reset_i_r3_383 : STD_LOGIC; 
  signal BU2_U0_G_RX_RESET_sync_flow_ctrl_rx_reset_i_r2_384 : STD_LOGIC; 
  signal BU2_U0_G_RX_RESET_sync_flow_ctrl_rx_reset_i_r1_385 : STD_LOGIC; 
  signal BU2_U0_int_flow_ctrl_rx_rst_asynch : STD_LOGIC; 
  signal BU2_N1 : STD_LOGIC; 
  signal NLW_VCC_P_UNCONNECTED : STD_LOGIC; 
  signal tx_data_386 : STD_LOGIC_VECTOR ( 63 downto 0 ); 
  signal tx_data_valid_387 : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal tx_ifg_delay_388 : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal rx_data_389 : STD_LOGIC_VECTOR ( 63 downto 0 ); 
  signal rx_data_valid_390 : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal pause_val_391 : STD_LOGIC_VECTOR ( 15 downto 0 ); 
  signal configuration_vector_392 : STD_LOGIC_VECTOR ( 66 downto 0 ); 
  signal xgmii_txd_393 : STD_LOGIC_VECTOR ( 63 downto 0 ); 
  signal xgmii_txc_394 : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal xgmii_rxd_395 : STD_LOGIC_VECTOR ( 63 downto 0 ); 
  signal xgmii_rxc_396 : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal BU2_U0_G_TX_txgen_testgentx_data_reg : STD_LOGIC_VECTOR ( 63 downto 0 ); 
  signal BU2_U0_G_TX_txgen_testgenframe_crcgen_TX_CRC32_64_0176_xo : STD_LOGIC_VECTOR ( 4 downto 4 ); 
  signal BU2_U0_G_TX_txgen_testgenframe_crcgen_mux0127 : STD_LOGIC_VECTOR ( 55 downto 0 ); 
  signal BU2_U0_G_TX_txgen_testgenframe_crcgen_TX_CRC32_64_025_xo : STD_LOGIC_VECTOR ( 1 downto 1 ); 
  signal BU2_U0_G_TX_txgen_testgenframe_crcgen_last_data_reg : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal BU2_U0_G_TX_txgen_testgenframe_crcgen_TX_CRC32_64_021_xo : STD_LOGIC_VECTOR ( 2 downto 2 ); 
  signal BU2_U0_G_TX_txgen_testgenio_Msub_addsub0002_cy : STD_LOGIC_VECTOR ( 4 downto 4 ); 
  signal BU2_U0_G_TX_txgen_testgenframe_crcgen_last_data_delay : STD_LOGIC_VECTOR ( 7 downto 7 ); 
  signal BU2_U0_G_TX_txgen_testgentx_tx_op : STD_LOGIC_VECTOR ( 63 downto 0 ); 
  signal BU2_U0_G_TX_txgen_testgenio_bytes_to_drop : STD_LOGIC_VECTOR ( 2 downto 0 ); 
  signal BU2_U0_G_RX_rxgen_calculate_crc_rx_crc32_64_0130_xo : STD_LOGIC_VECTOR ( 3 downto 3 ); 
  signal BU2_U0_G_TX_txgen_testgenframe_crcgen_TX_CRC32_64_034_xo : STD_LOGIC_VECTOR ( 1 downto 1 ); 
  signal BU2_U0_G_TX_txgen_testgenframe_crcgen_TX_CRC32_64_0_xo : STD_LOGIC_VECTOR ( 2 downto 2 ); 
  signal BU2_U0_G_TX_txgen_testgenframe_crcgen_TX_CRC32_64_0112_xo : STD_LOGIC_VECTOR ( 3 downto 3 ); 
  signal BU2_U0_G_TX_txgen_testgenframe_crcgen_TX_CRC32_64_011_xo : STD_LOGIC_VECTOR ( 3 downto 3 ); 
  signal BU2_U0_G_TX_txgen_testgenframe_crcgen_TX_CRC32_64_0162_xo : STD_LOGIC_VECTOR ( 5 downto 4 ); 
  signal BU2_U0_G_RX_rxgen_calculate_crc_rx_crc32_64_01_xo : STD_LOGIC_VECTOR ( 2 downto 2 ); 
  signal BU2_U0_G_RX_rxgen_calculate_crc_rx_crc32_64_089_xo : STD_LOGIC_VECTOR ( 3 downto 3 ); 
  signal BU2_U0_G_RX_rxgen_calculate_crc_rx_crc32_64_011_xo : STD_LOGIC_VECTOR ( 3 downto 3 ); 
  signal BU2_U0_G_RX_rxgen_calculate_crc_rx_crc32_64_0136_xo : STD_LOGIC_VECTOR ( 5 downto 4 ); 
  signal BU2_U0_G_TX_txgen_testgenframe_crcgen_TX_CRC32_64_0184_xo : STD_LOGIC_VECTOR ( 0 downto 0 ); 
  signal BU2_U0_G_TX_txgen_testgenframe_crcgen_TX_CRC32_64_0164_xo : STD_LOGIC_VECTOR ( 5 downto 5 ); 
  signal BU2_U0_G_TX_txgen_testgenframe_crcgen_TX_CRC32_64_09_xo : STD_LOGIC_VECTOR ( 3 downto 3 ); 
  signal BU2_U0_G_TX_txgen_testgenframe_crcgen_TX_CRC32_64_06_xo : STD_LOGIC_VECTOR ( 3 downto 3 ); 
  signal BU2_U0_G_TX_txgen_testgenframe_crcgen_TX_CRC32_64_015_xo : STD_LOGIC_VECTOR ( 3 downto 3 ); 
  signal BU2_U0_G_TX_txgen_testgenframe_crcgen_TX_CRC32_64_0136_xo : STD_LOGIC_VECTOR ( 3 downto 3 ); 
  signal BU2_U0_G_TX_txgen_testgenframe_crcgen_TX_CRC32_64_08_xo : STD_LOGIC_VECTOR ( 1 downto 1 ); 
  signal BU2_U0_G_TX_txgen_testgenframe_crcgen_TX_CRC32_64_07_xo : STD_LOGIC_VECTOR ( 2 downto 1 ); 
  signal BU2_U0_G_TX_txgen_testgenframe_crcgen_TX_CRC32_64_02_xo : STD_LOGIC_VECTOR ( 2 downto 1 ); 
  signal BU2_U0_G_TX_txgen_testgenframe_crcgen_TX_CRC32_64_0144_xo : STD_LOGIC_VECTOR ( 4 downto 3 ); 
  signal BU2_U0_G_TX_txgen_testgenframe_crcgen_TX_CRC32_64_0134_xo : STD_LOGIC_VECTOR ( 3 downto 3 ); 
  signal BU2_U0_G_TX_txgen_testgenframe_crcgen_TX_CRC32_64_0171_xo : STD_LOGIC_VECTOR ( 3 downto 3 ); 
  signal BU2_U0_G_TX_txgen_testgenframe_crcgen_TX_CRC32_64_0139_xo : STD_LOGIC_VECTOR ( 0 downto 0 ); 
  signal BU2_U0_G_TX_txgen_testgenframe_crcgen_TX_CRC32_64_0122_xo : STD_LOGIC_VECTOR ( 1 downto 1 ); 
  signal BU2_U0_G_TX_txgen_testgenframe_crcgen_TX_CRC32_64_0120_xo : STD_LOGIC_VECTOR ( 0 downto 0 ); 
  signal BU2_U0_G_TX_txgen_testgenframe_crcgen_TX_CRC32_64_0105_xo : STD_LOGIC_VECTOR ( 0 downto 0 ); 
  signal BU2_U0_G_RX_rxgen_calculate_crc_rx_crc32_64_0159_xo : STD_LOGIC_VECTOR ( 0 downto 0 ); 
  signal BU2_U0_G_RX_rxgen_calculate_crc_rx_crc32_64_0138_xo : STD_LOGIC_VECTOR ( 5 downto 5 ); 
  signal BU2_U0_G_RX_rxgen_calculate_crc_rx_crc32_64_06_xo : STD_LOGIC_VECTOR ( 3 downto 3 ); 
  signal BU2_U0_G_RX_rxgen_calculate_crc_rx_crc32_64_013_xo : STD_LOGIC_VECTOR ( 3 downto 3 ); 
  signal BU2_U0_G_RX_rxgen_calculate_crc_rx_crc32_64_0111_xo : STD_LOGIC_VECTOR ( 3 downto 3 ); 
  signal BU2_U0_G_RX_rxgen_calculate_crc_rx_crc32_64_08_xo : STD_LOGIC_VECTOR ( 1 downto 1 ); 
  signal BU2_U0_G_RX_rxgen_calculate_crc_rx_crc32_64_07_xo : STD_LOGIC_VECTOR ( 2 downto 1 ); 
  signal BU2_U0_G_RX_rxgen_calculate_crc_rx_crc32_64_02_xo : STD_LOGIC_VECTOR ( 2 downto 1 ); 
  signal BU2_U0_G_RX_rxgen_calculate_crc_rx_crc32_64_0118_xo : STD_LOGIC_VECTOR ( 4 downto 3 ); 
  signal BU2_U0_G_RX_rxgen_calculate_crc_rx_crc32_64_0109_xo : STD_LOGIC_VECTOR ( 3 downto 3 ); 
  signal BU2_U0_G_RX_rxgen_calculate_crc_rx_crc32_64_097_xo : STD_LOGIC_VECTOR ( 1 downto 1 ); 
  signal BU2_U0_G_RX_rxgen_calculate_crc_rx_crc32_64_095_xo : STD_LOGIC_VECTOR ( 0 downto 0 ); 
  signal BU2_U0_G_RX_rxgen_calculate_crc_rx_crc32_64_083_xo : STD_LOGIC_VECTOR ( 1 downto 1 ); 
  signal BU2_U0_G_RX_rxgen_calculate_crc_rx_crc32_64_0146_xo : STD_LOGIC_VECTOR ( 3 downto 3 ); 
  signal BU2_U0_G_RX_rxgen_calculate_crc_rx_crc32_64_0114_xo : STD_LOGIC_VECTOR ( 0 downto 0 ); 
  signal BU2_U0_G_RX_rxgen_calculate_crc_rx_crc32_64_079_xo : STD_LOGIC_VECTOR ( 0 downto 0 ); 
  signal BU2_U0_G_TX_txgen_testgenframe_crcgen_TX_CRC32_64_026_xo : STD_LOGIC_VECTOR ( 1 downto 1 ); 
  signal BU2_U0_G_TX_txgen_testgenframe_crcgen_TX_CRC32_64_022_xo : STD_LOGIC_VECTOR ( 2 downto 2 ); 
  signal BU2_U0_G_TX_txgen_testgenframe_crcgen_TX_CRC32_64_0152_xo : STD_LOGIC_VECTOR ( 1 downto 1 ); 
  signal BU2_U0_G_TX_txgen_testgenframe_crcgen_TX_CRC32_64_01_xo : STD_LOGIC_VECTOR ( 2 downto 2 ); 
  signal BU2_U0_G_RX_rxgen_calculate_crc_rx_crc32_64_0126_xo : STD_LOGIC_VECTOR ( 1 downto 1 ); 
  signal BU2_U0_G_RX_rxgen_calculate_crc_rx_crc32_64_09_xo : STD_LOGIC_VECTOR ( 3 downto 3 ); 
  signal BU2_U0_G_RX_rxgen_calculate_crc_rx_crc32_64_0_xo : STD_LOGIC_VECTOR ( 2 downto 2 ); 
  signal BU2_U0_G_TX_txgen_testgenframe_crcgen_TX_CRC32_64_051_xo : STD_LOGIC_VECTOR ( 1 downto 1 ); 
  signal BU2_U0_G_TX_txgen_testgenframe_crcgen_TX_CRC32_64_039_xo : STD_LOGIC_VECTOR ( 1 downto 1 ); 
  signal BU2_U0_G_RX_rxgen_calculate_crc_rx_crc32_64_028_xo : STD_LOGIC_VECTOR ( 1 downto 1 ); 
  signal BU2_U0_G_RX_rxgen_calculate_crc_rx_crc32_64_016_xo : STD_LOGIC_VECTOR ( 1 downto 1 ); 
  signal BU2_U0_G_TX_txgen_testgenframe_crcgen_TX_CRC32_64_0185_xo : STD_LOGIC_VECTOR ( 1 downto 1 ); 
  signal BU2_U0_G_TX_txgen_testgenframe_crcgen_TX_CRC32_64_0156_xo : STD_LOGIC_VECTOR ( 5 downto 5 ); 
  signal BU2_U0_G_RX_rxgen_calculate_crc_rx_crc32_64_0156_xo : STD_LOGIC_VECTOR ( 1 downto 1 ); 
  signal BU2_U0_rsgen_G_RX_detect_link_fail_Madd_add0000_cy : STD_LOGIC_VECTOR ( 3 downto 3 ); 
  signal BU2_U0_rsgen_G_RX_detect_link_fail_and0010_wg_cy : STD_LOGIC_VECTOR ( 4 downto 0 ); 
  signal BU2_U0_rsgen_G_RX_detect_link_fail_and0006_wg_cy : STD_LOGIC_VECTOR ( 4 downto 0 ); 
  signal BU2_U0_G_RX_rxgen_error_detection_and000411_wg_cy : STD_LOGIC_VECTOR ( 4 downto 0 ); 
  signal BU2_U0_G_RX_rxgen_error_detection_and000211_wg_cy : STD_LOGIC_VECTOR ( 4 downto 0 ); 
  signal BU2_U0_G_TX_txgen_testgenio_and0026_wg_cy : STD_LOGIC_VECTOR ( 4 downto 0 ); 
  signal BU2_U0_rsgen_G_RX_detect_link_fail_last_seq_type : STD_LOGIC_VECTOR ( 1 downto 0 ); 
  signal BU2_U0_rsgen_G_RX_detect_link_fail_seq_cnt_rst_val : STD_LOGIC_VECTOR ( 1 downto 0 ); 
  signal BU2_U0_rsgen_G_RX_detect_link_fail_seq_type_lower_reg : STD_LOGIC_VECTOR ( 1 downto 0 ); 
  signal BU2_U0_rsgen_G_RX_detect_link_fail_seq_type_upper_reg : STD_LOGIC_VECTOR ( 1 downto 0 ); 
  signal BU2_U0_rsgen_G_RX_detect_link_fail_seq_cnt_inc : STD_LOGIC_VECTOR ( 1 downto 0 ); 
  signal BU2_U0_rsgen_G_RX_detect_link_fail_mux0039 : STD_LOGIC_VECTOR ( 2 downto 2 ); 
  signal BU2_U0_rsgen_G_RX_detect_link_fail_seq_type_lower : STD_LOGIC_VECTOR ( 1 downto 0 ); 
  signal BU2_U0_rsgen_G_RX_detect_link_fail_mux0031 : STD_LOGIC_VECTOR ( 25 downto 24 ); 
  signal BU2_U0_rsgen_G_RX_detect_link_fail_col_cnt : STD_LOGIC_VECTOR ( 6 downto 0 ); 
  signal BU2_U0_rsgen_G_RX_detect_link_fail_seq_type : STD_LOGIC_VECTOR ( 1 downto 0 ); 
  signal BU2_U0_rsgen_G_RX_detect_link_fail_mux0029 : STD_LOGIC_VECTOR ( 1 downto 0 ); 
  signal BU2_U0_rsgen_G_RX_detect_link_fail_seq_type_upper : STD_LOGIC_VECTOR ( 1 downto 0 ); 
  signal BU2_U0_rsgen_G_RX_detect_link_fail_mux0023 : STD_LOGIC_VECTOR ( 57 downto 56 ); 
  signal BU2_U0_rsgen_G_RX_detect_link_fail_seq_cnt : STD_LOGIC_VECTOR ( 2 downto 0 ); 
  signal BU2_U0_rsgen_G_RX_detect_link_fail_mux0020 : STD_LOGIC_VECTOR ( 2 downto 0 ); 
  signal BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_pause_rx_pause_control_i_pause_value_to_tx : STD_LOGIC_VECTOR ( 15 downto 0 ); 
  signal BU2_U0_G_TX_txgen_testgenframe_crcgen_setb : STD_LOGIC_VECTOR ( 31 downto 0 ); 
  signal BU2_U0_G_TX_txgen_testgenframe_crcgen_seta : STD_LOGIC_VECTOR ( 31 downto 0 ); 
  signal BU2_U0_G_TX_txgen_testgenframe_crcgen_reg1 : STD_LOGIC_VECTOR ( 31 downto 0 ); 
  signal BU2_U0_G_TX_txgen_testgenframe_crcgen_last_data : STD_LOGIC_VECTOR ( 55 downto 8 ); 
  signal BU2_U0_G_TX_txgen_testgenframe_crcgen_byte_en_reg : STD_LOGIC_VECTOR ( 6 downto 0 ); 
  signal BU2_U0_G_TX_txgen_testgenframe_crcgen_mux0104 : STD_LOGIC_VECTOR ( 6 downto 0 ); 
  signal BU2_U0_G_TX_txgen_testgenframe_da_srl_out : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal BU2_U0_G_TX_txgen_testgenframe_txd_pipe : STD_LOGIC_VECTOR ( 63 downto 0 ); 
  signal BU2_U0_G_TX_txgen_testgenframe_pos_reg_reg : STD_LOGIC_VECTOR ( 7 downto 4 ); 
  signal BU2_U0_G_TX_txgen_testgenframe_crc_latched_op : STD_LOGIC_VECTOR ( 31 downto 0 ); 
  signal BU2_U0_G_TX_txgen_testgenframe_crcgen_reg2 : STD_LOGIC_VECTOR ( 31 downto 0 ); 
  signal BU2_U0_G_TX_txgen_testgenframe_pos_reg : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal BU2_U0_G_TX_txgen_testgenframe_pos_pre_reg : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal BU2_U0_G_TX_txgen_testgenframe_crc_insert_dly_1 : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal BU2_U0_G_TX_txgen_testgenframe_crc7_reg : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal BU2_U0_G_TX_txgen_testgenframe_crc7 : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal BU2_U0_G_TX_txgen_testgenframe_pos_reg_pre_delay : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal BU2_U0_G_TX_txgen_testgenframe_pos : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal BU2_U0_G_TX_txgen_testgenframe_crc2_reg : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal BU2_U0_G_TX_txgen_testgenframe_crc2 : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal BU2_U0_G_TX_txgen_testgenframe_crc5_reg : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal BU2_U0_G_TX_txgen_testgenframe_crc5 : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal BU2_U0_G_TX_txgen_testgenframe_crc0_reg : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal BU2_U0_G_TX_txgen_testgenframe_crc0 : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal BU2_U0_G_TX_txgen_testgenframe_mux0077 : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal BU2_U0_G_TX_txgen_testgenframe_crc3_reg : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal BU2_U0_G_TX_txgen_testgenframe_crc3 : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal BU2_U0_G_TX_txgen_testgenframe_crc_data_in : STD_LOGIC_VECTOR ( 63 downto 0 ); 
  signal BU2_U0_G_TX_txgen_testgenframe_data_avail_out : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal BU2_U0_G_TX_txgen_testgenframe_tx_data_avail : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal BU2_U0_G_TX_txgen_testgenframe_crc1_reg : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal BU2_U0_G_TX_txgen_testgenframe_crc1 : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal BU2_U0_G_TX_txgen_testgenframe_crc6_reg : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal BU2_U0_G_TX_txgen_testgenframe_crc6 : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal BU2_U0_G_TX_txgen_testgenframe_crc_insert : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal BU2_U0_G_TX_txgen_testgenframe_crc_insert_1_397 : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal BU2_U0_G_TX_txgen_testgenframe_crc4_reg : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal BU2_U0_G_TX_txgen_testgenframe_crc4 : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal BU2_U0_G_RX_rxgen_error_detection_terminate_reg5 : STD_LOGIC_VECTOR ( 7 downto 1 ); 
  signal BU2_U0_G_RX_rxgen_error_detection_terminate_reg4 : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal BU2_U0_G_RX_rxgen_error_detection_crc_delay_srl16 : STD_LOGIC_VECTOR ( 4 downto 4 ); 
  signal BU2_U0_G_RX_rxgen_error_detection_crc_invalid : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal BU2_U0_G_RX_rxgen_error_detection_terminate_reg1 : STD_LOGIC_VECTOR ( 6 downto 0 ); 
  signal BU2_U0_G_RX_rxgen_error_detection_start_errors : STD_LOGIC_VECTOR ( 6 downto 1 ); 
  signal BU2_U0_G_RX_rxgen_decode_Mcount_counter_cy : STD_LOGIC_VECTOR ( 11 downto 0 ); 
  signal BU2_U0_G_RX_rxgen_decode_Mcompar_cmp_eq0027_cy : STD_LOGIC_VECTOR ( 6 downto 0 ); 
  signal BU2_U0_G_RX_rxgen_decode_counter : STD_LOGIC_VECTOR ( 15 downto 3 ); 
  signal BU2_U0_G_RX_rxgen_decode_Result : STD_LOGIC_VECTOR ( 12 downto 0 ); 
  signal BU2_U0_G_RX_rxgen_decode_stats_length_srl16 : STD_LOGIC_VECTOR ( 13 downto 0 ); 
  signal BU2_U0_G_RX_rxgen_decode_data_bytes_ctrl : STD_LOGIC_VECTOR ( 6 downto 0 ); 
  signal BU2_U0_G_RX_rxgen_decode_stats_length : STD_LOGIC_VECTOR ( 13 downto 0 ); 
  signal BU2_U0_G_RX_rxgen_decode_length : STD_LOGIC_VECTOR ( 15 downto 0 ); 
  signal BU2_U0_G_RX_rxgen_decode_counter_reg : STD_LOGIC_VECTOR ( 13 downto 3 ); 
  signal BU2_U0_G_RX_rxgen_decode_crc_data : STD_LOGIC_VECTOR ( 63 downto 0 ); 
  signal BU2_U0_G_RX_rxgen_decode_rx_errors_stage2 : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal BU2_U0_G_RX_rxgen_decode_data_bytes_valid : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal BU2_U0_G_RX_rxgen_decode_full_bytes_valid : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal BU2_U0_G_RX_rxgen_decode_rx_errors_stage1 : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal BU2_U0_G_RX_rxgen_decode_crc_bytes_valid : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal BU2_U0_G_RX_rxgen_decode_mux0117 : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal BU2_U0_G_RX_rxgen_decode_crc_bytes_ctrl : STD_LOGIC_VECTOR ( 2 downto 0 ); 
  signal BU2_U0_G_RX_rxgen_decode_terminate_flags : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal BU2_U0_G_RX_rxgen_decode_terminate_control : STD_LOGIC_VECTOR ( 2 downto 0 ); 
  signal BU2_U0_G_RX_rxgen_address_decoding_Mcompar_cmp_eq0007_cy : STD_LOGIC_VECTOR ( 11 downto 0 ); 
  signal BU2_U0_G_RX_rxgen_address_decoding_Mcompar_cmp_eq0006_cy : STD_LOGIC_VECTOR ( 11 downto 0 ); 
  signal BU2_U0_G_RX_rxgen_address_decoding_Mcompar_cmp_eq0005_cy : STD_LOGIC_VECTOR ( 12 downto 0 ); 
  signal BU2_U0_G_RX_rxgen_decode_dest_add : STD_LOGIC_VECTOR ( 47 downto 0 ); 
  signal BU2_U0_G_RX_rxgen_address_decoding_Mcompar_cmp_eq0004_cy : STD_LOGIC_VECTOR ( 11 downto 0 ); 
  signal BU2_U0_G_RX_rxgen_calculate_crc_setb : STD_LOGIC_VECTOR ( 31 downto 0 ); 
  signal BU2_U0_G_RX_rxgen_calculate_crc_seta : STD_LOGIC_VECTOR ( 31 downto 0 ); 
  signal BU2_U0_G_RX_rxgen_calculate_crc_reg1 : STD_LOGIC_VECTOR ( 31 downto 0 ); 
  signal BU2_U0_G_RX_rxgen_synchronise_rxc_reg3 : STD_LOGIC_VECTOR ( 7 downto 4 ); 
  signal BU2_U0_G_RX_rxgen_synchronise_rxd_reg3 : STD_LOGIC_VECTOR ( 63 downto 32 ); 
  signal BU2_U0_G_RX_rxgen_synchronise_rxc_reg2 : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal BU2_U0_G_RX_rxgen_synchronise_rxd_reg2 : STD_LOGIC_VECTOR ( 63 downto 0 ); 
  signal BU2_U0_G_RX_rxgen_synchronise_rxc_reg1 : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal BU2_U0_G_RX_rxgen_synchronise_mux0018 : STD_LOGIC_VECTOR ( 63 downto 0 ); 
  signal BU2_U0_G_RX_rxgen_synchronise_mux0016 : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal BU2_U0_G_RX_rxgen_synchronise_rxd_reg1 : STD_LOGIC_VECTOR ( 63 downto 0 ); 
  signal BU2_U0_G_RX_rxgen_decode_data_valid : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal BU2_U0_G_RX_rxgen_data_valid_srl16 : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal BU2_U0_G_RX_rxgen_data_srl16 : STD_LOGIC_VECTOR ( 63 downto 0 ); 
  signal BU2_U0_G_RX_rxgen_pause_add_held : STD_LOGIC_VECTOR ( 47 downto 0 ); 
  signal BU2_U0_G_RX_rxgen_rxd_sync_reg3 : STD_LOGIC_VECTOR ( 63 downto 0 ); 
  signal BU2_U0_G_RX_rxgen_rxd_sync_reg2 : STD_LOGIC_VECTOR ( 63 downto 0 ); 
  signal BU2_U0_G_RX_rxgen_rxc_sync_reg1 : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal BU2_U0_G_RX_rxgen_synchronise_rxc_out : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal BU2_U0_G_RX_rxgen_rxd_sync_reg1 : STD_LOGIC_VECTOR ( 63 downto 0 ); 
  signal BU2_U0_G_RX_rxgen_synchronise_rxd_out : STD_LOGIC_VECTOR ( 63 downto 0 ); 
  signal BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_rx_data_count : STD_LOGIC_VECTOR ( 1 downto 0 ); 
  signal BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_rx_data_count_mux0000 : STD_LOGIC_VECTOR ( 1 downto 0 ); 
  signal BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_rx_pause_value : STD_LOGIC_VECTOR ( 15 downto 0 ); 
  signal BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_pause_tx_pause_control_i_Mcount_pause_count_cy : STD_LOGIC_VECTOR ( 14 downto 0 ); 
  signal BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_pause_tx_pause_control_i_pause_count : STD_LOGIC_VECTOR ( 15 downto 0 ); 
  signal BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_pause_tx_pause_control_i_Result : STD_LOGIC_VECTOR ( 15 downto 0 ); 
  signal BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_pause_tx_pause_control_i_pause_quanta : STD_LOGIC_VECTOR ( 2 downto 0 ); 
  signal BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_pause_tx_pause_control_i_pause_quanta_mux0000 : STD_LOGIC_VECTOR ( 2 downto 0 ); 
  signal BU2_U0_G_FLOWCONTROL_flwctrl_tx_data_count : STD_LOGIC_VECTOR ( 1 downto 0 ); 
  signal BU2_U0_G_FLOWCONTROL_flwctrl_tx_data_count_mux0000 : STD_LOGIC_VECTOR ( 1 downto 0 ); 
  signal BU2_U0_G_FLOWCONTROL_flwctrl_tx_pause_source_held : STD_LOGIC_VECTOR ( 47 downto 0 ); 
  signal BU2_U0_G_FLOWCONTROL_flwctrl_tx_data_avail_in_reg : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal BU2_U0_G_FLOWCONTROL_flwctrl_tx_pause_value_held : STD_LOGIC_VECTOR ( 15 downto 0 ); 
  signal BU2_U0_G_TX_txgen_testgenio_Mcount_max_count_cy : STD_LOGIC_VECTOR ( 9 downto 0 ); 
  signal BU2_U0_G_TX_txgen_testgenio_Maccum_countb_cy : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal BU2_U0_G_TX_txgen_testgenio_Mcount_byte_count_cy : STD_LOGIC_VECTOR ( 10 downto 0 ); 
  signal BU2_U0_G_TX_txgen_testgenio_Mcompar_cmp_eq0006_cy : STD_LOGIC_VECTOR ( 11 downto 0 ); 
  signal BU2_U0_G_TX_txgen_testgenio_addsub0008 : STD_LOGIC_VECTOR ( 11 downto 1 ); 
  signal BU2_U0_G_TX_txgen_testgenio_Madd_addsub0008_cy : STD_LOGIC_VECTOR ( 10 downto 0 ); 
  signal BU2_U0_G_TX_txgen_testgenio_addsub0007 : STD_LOGIC_VECTOR ( 13 downto 3 ); 
  signal BU2_U0_G_TX_txgen_testgenio_Madd_addsub0007_cy : STD_LOGIC_VECTOR ( 12 downto 2 ); 
  signal BU2_U0_G_TX_txgen_testgenio_max_count : STD_LOGIC_VECTOR ( 10 downto 0 ); 
  signal BU2_U0_G_TX_txgen_testgenio_byte_count : STD_LOGIC_VECTOR ( 11 downto 0 ); 
  signal BU2_U0_G_TX_txgen_testgenio_Result : STD_LOGIC_VECTOR ( 11 downto 0 ); 
  signal BU2_U0_G_TX_txgen_testgenio_countb : STD_LOGIC_VECTOR ( 8 downto 0 ); 
  signal BU2_U0_G_TX_txgen_testgenio_counta : STD_LOGIC_VECTOR ( 2 downto 0 ); 
  signal BU2_U0_G_TX_txgen_testgenio_counta_mux0000 : STD_LOGIC_VECTOR ( 2 downto 0 ); 
  signal BU2_U0_G_TX_txgen_testgenio_ifg_ext_count : STD_LOGIC_VECTOR ( 6 downto 0 ); 
  signal BU2_U0_G_TX_txgen_testgenio_ifg_ext_count_mux0000 : STD_LOGIC_VECTOR ( 6 downto 0 ); 
  signal BU2_U0_G_TX_txgen_testgenio_count : STD_LOGIC_VECTOR ( 3 downto 0 ); 
  signal BU2_U0_G_TX_txgen_testgenio_count_mux0000 : STD_LOGIC_VECTOR ( 3 downto 0 ); 
  signal BU2_U0_G_TX_txgen_testgenio_counta_start_val : STD_LOGIC_VECTOR ( 1 downto 0 ); 
  signal BU2_U0_G_TX_txgen_testgenio_mux0149 : STD_LOGIC_VECTOR ( 1 downto 1 ); 
  signal BU2_U0_G_TX_txgen_testgenio_len : STD_LOGIC_VECTOR ( 15 downto 0 ); 
  signal BU2_U0_G_TX_txgen_testgenio_dst_addr : STD_LOGIC_VECTOR ( 47 downto 0 ); 
  signal BU2_U0_G_TX_txgen_testgenio_int_ifg_delay : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal BU2_U0_G_TX_txgen_testgenio_int_ifg_delay_lane : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal BU2_U0_G_TX_txgen_testgenio_mux0185 : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal BU2_U0_G_TX_txgen_testgenio_first_data : STD_LOGIC_VECTOR ( 47 downto 0 ); 
  signal BU2_U0_G_TX_txgen_testgenio_data_out : STD_LOGIC_VECTOR ( 63 downto 0 ); 
  signal BU2_U0_G_TX_txgen_testgenio_last_d_a : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal BU2_U0_G_TX_txgen_testgenio_data_reg : STD_LOGIC_VECTOR ( 63 downto 0 ); 
  signal BU2_U0_G_TX_txgen_testgenio_mux0213 : STD_LOGIC_VECTOR ( 63 downto 0 ); 
  signal BU2_U0_G_TX_txgen_testgenio_reg_d_a : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal BU2_U0_G_TX_txgen_testgenio_data_avail_reg : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal BU2_U0_int_tx_data_avail : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal BU2_U0_G_TX_txgen_testgenio_int_data_avail : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal BU2_U0_G_TX_txgen_testgenio_reg_last_bytes : STD_LOGIC_VECTOR ( 2 downto 0 ); 
  signal BU2_U0_G_TX_txgen_testgenio_last_bytes : STD_LOGIC_VECTOR ( 2 downto 0 ); 
  signal BU2_U0_G_TX_txgen_testgenio_byte_count_out : STD_LOGIC_VECTOR ( 11 downto 0 ); 
  signal BU2_U0_G_TX_txgen_testgenio_mux0189 : STD_LOGIC_VECTOR ( 11 downto 0 ); 
  signal BU2_U0_G_TX_txgen_testgenio_mux0186 : STD_LOGIC_VECTOR ( 13 downto 0 ); 
  signal BU2_U0_G_TX_txgen_testgenio_dic : STD_LOGIC_VECTOR ( 1 downto 0 ); 
  signal BU2_U0_G_TX_txgen_testgenio_mux0154 : STD_LOGIC_VECTOR ( 1 downto 0 ); 
  signal BU2_U0_G_TX_txgen_testgentx_byte3 : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal BU2_U0_G_TX_txgen_testgentx_byte2 : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal BU2_U0_G_TX_txgen_testgentx_byte1 : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal BU2_U0_G_TX_txgen_testgentx_byte6 : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal BU2_U0_G_TX_txgen_testgentx_byte5 : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal BU2_U0_G_TX_txgen_testgentx_terminate_pos_reg_reg : STD_LOGIC_VECTOR ( 7 downto 4 ); 
  signal BU2_U0_G_TX_txgen_testgentx_byte0 : STD_LOGIC_VECTOR ( 7 downto 1 ); 
  signal BU2_U0_G_TX_txgen_testgentx_data_reg_reg : STD_LOGIC_VECTOR ( 63 downto 32 ); 
  signal BU2_U0_G_TX_txgen_testgentx_byte7 : STD_LOGIC_VECTOR ( 2 downto 0 ); 
  signal BU2_U0_G_TX_txgen_testgentx_terminate : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal BU2_U0_G_TX_txgen_testgentx_byte4 : STD_LOGIC_VECTOR ( 2 downto 0 ); 
  signal BU2_U0_G_TX_txgen_testgentx_terminate_pre_dly : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal BU2_U0_G_TX_txgen_testgentx_int_terminate_pos : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal BU2_U0_G_TX_txgen_testgentx_data_avail_reg : STD_LOGIC_VECTOR ( 7 downto 4 ); 
  signal BU2_U0_G_TX_txgen_testgentx_txc : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal BU2_U0_G_TX_txgen_testgentx_tx_on : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal BU2_U0_G_TX_txgen_testgentx_terminate_pos_reg : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal BU2_U0_G_TX_txgen_testgenframe_terminate_pos : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal BU2_U0_G_TX_txgen_testgentx_first_cycle_reg : STD_LOGIC_VECTOR ( 0 downto 0 ); 
  signal BU2_U0_G_TX_txgen_mux0002 : STD_LOGIC_VECTOR ( 3 downto 0 ); 
  signal BU2_U0_G_TX_txgen_tx_preamble_store : STD_LOGIC_VECTOR ( 63 downto 0 ); 
  signal BU2_U0_int_tx_data : STD_LOGIC_VECTOR ( 63 downto 0 ); 
  signal BU2_U0_G_FLOWCONTROL_flwctrl_tx_data_int : STD_LOGIC_VECTOR ( 63 downto 0 ); 
  signal BU2_U0_G_RX_rxgen_data : STD_LOGIC_VECTOR ( 63 downto 0 ); 
  signal BU2_U0_G_FLOWCONTROL_flwctrl_pause_value_int : STD_LOGIC_VECTOR ( 15 downto 0 ); 
  signal BU2_U0_G_RX_rxgen_data_valid : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal BU2_U0_rsgen_G_TX_transmit_link_fail_mux0005 : STD_LOGIC_VECTOR ( 63 downto 0 ); 
  signal BU2_U0_rsgen_G_TX_transmit_link_fail_mux0004 : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal BU2_host_rd_data : STD_LOGIC_VECTOR ( 0 downto 0 ); 
begin
  rx_data(63) <= rx_data_389(63);
  rx_data(62) <= rx_data_389(62);
  rx_data(61) <= rx_data_389(61);
  rx_data(60) <= rx_data_389(60);
  rx_data(59) <= rx_data_389(59);
  rx_data(58) <= rx_data_389(58);
  rx_data(57) <= rx_data_389(57);
  rx_data(56) <= rx_data_389(56);
  rx_data(55) <= rx_data_389(55);
  rx_data(54) <= rx_data_389(54);
  rx_data(53) <= rx_data_389(53);
  rx_data(52) <= rx_data_389(52);
  rx_data(51) <= rx_data_389(51);
  rx_data(50) <= rx_data_389(50);
  rx_data(49) <= rx_data_389(49);
  rx_data(48) <= rx_data_389(48);
  rx_data(47) <= rx_data_389(47);
  rx_data(46) <= rx_data_389(46);
  rx_data(45) <= rx_data_389(45);
  rx_data(44) <= rx_data_389(44);
  rx_data(43) <= rx_data_389(43);
  rx_data(42) <= rx_data_389(42);
  rx_data(41) <= rx_data_389(41);
  rx_data(40) <= rx_data_389(40);
  rx_data(39) <= rx_data_389(39);
  rx_data(38) <= rx_data_389(38);
  rx_data(37) <= rx_data_389(37);
  rx_data(36) <= rx_data_389(36);
  rx_data(35) <= rx_data_389(35);
  rx_data(34) <= rx_data_389(34);
  rx_data(33) <= rx_data_389(33);
  rx_data(32) <= rx_data_389(32);
  rx_data(31) <= rx_data_389(31);
  rx_data(30) <= rx_data_389(30);
  rx_data(29) <= rx_data_389(29);
  rx_data(28) <= rx_data_389(28);
  rx_data(27) <= rx_data_389(27);
  rx_data(26) <= rx_data_389(26);
  rx_data(25) <= rx_data_389(25);
  rx_data(24) <= rx_data_389(24);
  rx_data(23) <= rx_data_389(23);
  rx_data(22) <= rx_data_389(22);
  rx_data(21) <= rx_data_389(21);
  rx_data(20) <= rx_data_389(20);
  rx_data(19) <= rx_data_389(19);
  rx_data(18) <= rx_data_389(18);
  rx_data(17) <= rx_data_389(17);
  rx_data(16) <= rx_data_389(16);
  rx_data(15) <= rx_data_389(15);
  rx_data(14) <= rx_data_389(14);
  rx_data(13) <= rx_data_389(13);
  rx_data(12) <= rx_data_389(12);
  rx_data(11) <= rx_data_389(11);
  rx_data(10) <= rx_data_389(10);
  rx_data(9) <= rx_data_389(9);
  rx_data(8) <= rx_data_389(8);
  rx_data(7) <= rx_data_389(7);
  rx_data(6) <= rx_data_389(6);
  rx_data(5) <= rx_data_389(5);
  rx_data(4) <= rx_data_389(4);
  rx_data(3) <= rx_data_389(3);
  rx_data(2) <= rx_data_389(2);
  rx_data(1) <= rx_data_389(1);
  rx_data(0) <= rx_data_389(0);
  tx_data_386(63) <= tx_data(63);
  tx_data_386(62) <= tx_data(62);
  tx_data_386(61) <= tx_data(61);
  tx_data_386(60) <= tx_data(60);
  tx_data_386(59) <= tx_data(59);
  tx_data_386(58) <= tx_data(58);
  tx_data_386(57) <= tx_data(57);
  tx_data_386(56) <= tx_data(56);
  tx_data_386(55) <= tx_data(55);
  tx_data_386(54) <= tx_data(54);
  tx_data_386(53) <= tx_data(53);
  tx_data_386(52) <= tx_data(52);
  tx_data_386(51) <= tx_data(51);
  tx_data_386(50) <= tx_data(50);
  tx_data_386(49) <= tx_data(49);
  tx_data_386(48) <= tx_data(48);
  tx_data_386(47) <= tx_data(47);
  tx_data_386(46) <= tx_data(46);
  tx_data_386(45) <= tx_data(45);
  tx_data_386(44) <= tx_data(44);
  tx_data_386(43) <= tx_data(43);
  tx_data_386(42) <= tx_data(42);
  tx_data_386(41) <= tx_data(41);
  tx_data_386(40) <= tx_data(40);
  tx_data_386(39) <= tx_data(39);
  tx_data_386(38) <= tx_data(38);
  tx_data_386(37) <= tx_data(37);
  tx_data_386(36) <= tx_data(36);
  tx_data_386(35) <= tx_data(35);
  tx_data_386(34) <= tx_data(34);
  tx_data_386(33) <= tx_data(33);
  tx_data_386(32) <= tx_data(32);
  tx_data_386(31) <= tx_data(31);
  tx_data_386(30) <= tx_data(30);
  tx_data_386(29) <= tx_data(29);
  tx_data_386(28) <= tx_data(28);
  tx_data_386(27) <= tx_data(27);
  tx_data_386(26) <= tx_data(26);
  tx_data_386(25) <= tx_data(25);
  tx_data_386(24) <= tx_data(24);
  tx_data_386(23) <= tx_data(23);
  tx_data_386(22) <= tx_data(22);
  tx_data_386(21) <= tx_data(21);
  tx_data_386(20) <= tx_data(20);
  tx_data_386(19) <= tx_data(19);
  tx_data_386(18) <= tx_data(18);
  tx_data_386(17) <= tx_data(17);
  tx_data_386(16) <= tx_data(16);
  tx_data_386(15) <= tx_data(15);
  tx_data_386(14) <= tx_data(14);
  tx_data_386(13) <= tx_data(13);
  tx_data_386(12) <= tx_data(12);
  tx_data_386(11) <= tx_data(11);
  tx_data_386(10) <= tx_data(10);
  tx_data_386(9) <= tx_data(9);
  tx_data_386(8) <= tx_data(8);
  tx_data_386(7) <= tx_data(7);
  tx_data_386(6) <= tx_data(6);
  tx_data_386(5) <= tx_data(5);
  tx_data_386(4) <= tx_data(4);
  tx_data_386(3) <= tx_data(3);
  tx_data_386(2) <= tx_data(2);
  tx_data_386(1) <= tx_data(1);
  tx_data_386(0) <= tx_data(0);
  rx_statistics_valid <= NlwRenamedSig_OI_rx_statistics_valid;
  rx_statistics_vector(28) <= NlwRenamedSig_OI_rx_statistics_vector_28_Q;
  rx_statistics_vector(21) <= NlwRenamedSig_OI_rx_statistics_vector_21_Q;
  rx_statistics_vector(20) <= NlwRenamedSig_OI_rx_statistics_vector_20_Q;
  rx_statistics_vector(19) <= NlwRenamedSig_OI_rx_statistics_vector_19_Q;
  rx_statistics_vector(1) <= NlwRenamedSig_OI_rx_statistics_vector_1_Q;
  rx_statistics_vector(0) <= NlwRenamedSig_OI_rx_statistics_vector_0_Q;
  tx_statistics_vector(19) <= NlwRenamedSig_OI_tx_statistics_vector_19_Q;
  tx_statistics_vector(3) <= NlwRenamedSig_OI_tx_statistics_vector_3_Q;
  xgmii_rxc_396(7) <= xgmii_rxc(7);
  xgmii_rxc_396(6) <= xgmii_rxc(6);
  xgmii_rxc_396(5) <= xgmii_rxc(5);
  xgmii_rxc_396(4) <= xgmii_rxc(4);
  xgmii_rxc_396(3) <= xgmii_rxc(3);
  xgmii_rxc_396(2) <= xgmii_rxc(2);
  xgmii_rxc_396(1) <= xgmii_rxc(1);
  xgmii_rxc_396(0) <= xgmii_rxc(0);
  xgmii_rxd_395(63) <= xgmii_rxd(63);
  xgmii_rxd_395(62) <= xgmii_rxd(62);
  xgmii_rxd_395(61) <= xgmii_rxd(61);
  xgmii_rxd_395(60) <= xgmii_rxd(60);
  xgmii_rxd_395(59) <= xgmii_rxd(59);
  xgmii_rxd_395(58) <= xgmii_rxd(58);
  xgmii_rxd_395(57) <= xgmii_rxd(57);
  xgmii_rxd_395(56) <= xgmii_rxd(56);
  xgmii_rxd_395(55) <= xgmii_rxd(55);
  xgmii_rxd_395(54) <= xgmii_rxd(54);
  xgmii_rxd_395(53) <= xgmii_rxd(53);
  xgmii_rxd_395(52) <= xgmii_rxd(52);
  xgmii_rxd_395(51) <= xgmii_rxd(51);
  xgmii_rxd_395(50) <= xgmii_rxd(50);
  xgmii_rxd_395(49) <= xgmii_rxd(49);
  xgmii_rxd_395(48) <= xgmii_rxd(48);
  xgmii_rxd_395(47) <= xgmii_rxd(47);
  xgmii_rxd_395(46) <= xgmii_rxd(46);
  xgmii_rxd_395(45) <= xgmii_rxd(45);
  xgmii_rxd_395(44) <= xgmii_rxd(44);
  xgmii_rxd_395(43) <= xgmii_rxd(43);
  xgmii_rxd_395(42) <= xgmii_rxd(42);
  xgmii_rxd_395(41) <= xgmii_rxd(41);
  xgmii_rxd_395(40) <= xgmii_rxd(40);
  xgmii_rxd_395(39) <= xgmii_rxd(39);
  xgmii_rxd_395(38) <= xgmii_rxd(38);
  xgmii_rxd_395(37) <= xgmii_rxd(37);
  xgmii_rxd_395(36) <= xgmii_rxd(36);
  xgmii_rxd_395(35) <= xgmii_rxd(35);
  xgmii_rxd_395(34) <= xgmii_rxd(34);
  xgmii_rxd_395(33) <= xgmii_rxd(33);
  xgmii_rxd_395(32) <= xgmii_rxd(32);
  xgmii_rxd_395(31) <= xgmii_rxd(31);
  xgmii_rxd_395(30) <= xgmii_rxd(30);
  xgmii_rxd_395(29) <= xgmii_rxd(29);
  xgmii_rxd_395(28) <= xgmii_rxd(28);
  xgmii_rxd_395(27) <= xgmii_rxd(27);
  xgmii_rxd_395(26) <= xgmii_rxd(26);
  xgmii_rxd_395(25) <= xgmii_rxd(25);
  xgmii_rxd_395(24) <= xgmii_rxd(24);
  xgmii_rxd_395(23) <= xgmii_rxd(23);
  xgmii_rxd_395(22) <= xgmii_rxd(22);
  xgmii_rxd_395(21) <= xgmii_rxd(21);
  xgmii_rxd_395(20) <= xgmii_rxd(20);
  xgmii_rxd_395(19) <= xgmii_rxd(19);
  xgmii_rxd_395(18) <= xgmii_rxd(18);
  xgmii_rxd_395(17) <= xgmii_rxd(17);
  xgmii_rxd_395(16) <= xgmii_rxd(16);
  xgmii_rxd_395(15) <= xgmii_rxd(15);
  xgmii_rxd_395(14) <= xgmii_rxd(14);
  xgmii_rxd_395(13) <= xgmii_rxd(13);
  xgmii_rxd_395(12) <= xgmii_rxd(12);
  xgmii_rxd_395(11) <= xgmii_rxd(11);
  xgmii_rxd_395(10) <= xgmii_rxd(10);
  xgmii_rxd_395(9) <= xgmii_rxd(9);
  xgmii_rxd_395(8) <= xgmii_rxd(8);
  xgmii_rxd_395(7) <= xgmii_rxd(7);
  xgmii_rxd_395(6) <= xgmii_rxd(6);
  xgmii_rxd_395(5) <= xgmii_rxd(5);
  xgmii_rxd_395(4) <= xgmii_rxd(4);
  xgmii_rxd_395(3) <= xgmii_rxd(3);
  xgmii_rxd_395(2) <= xgmii_rxd(2);
  xgmii_rxd_395(1) <= xgmii_rxd(1);
  xgmii_rxd_395(0) <= xgmii_rxd(0);
  pause_val_391(15) <= pause_val(15);
  pause_val_391(14) <= pause_val(14);
  pause_val_391(13) <= pause_val(13);
  pause_val_391(12) <= pause_val(12);
  pause_val_391(11) <= pause_val(11);
  pause_val_391(10) <= pause_val(10);
  pause_val_391(9) <= pause_val(9);
  pause_val_391(8) <= pause_val(8);
  pause_val_391(7) <= pause_val(7);
  pause_val_391(6) <= pause_val(6);
  pause_val_391(5) <= pause_val(5);
  pause_val_391(4) <= pause_val(4);
  pause_val_391(3) <= pause_val(3);
  pause_val_391(2) <= pause_val(2);
  pause_val_391(1) <= pause_val(1);
  pause_val_391(0) <= pause_val(0);
  configuration_vector_392(66) <= configuration_vector(66);
  configuration_vector_392(65) <= configuration_vector(65);
  configuration_vector_392(64) <= configuration_vector(64);
  configuration_vector_392(63) <= configuration_vector(63);
  configuration_vector_392(62) <= configuration_vector(62);
  configuration_vector_392(61) <= configuration_vector(61);
  configuration_vector_392(60) <= configuration_vector(60);
  configuration_vector_392(59) <= configuration_vector(59);
  configuration_vector_392(58) <= configuration_vector(58);
  configuration_vector_392(57) <= configuration_vector(57);
  configuration_vector_392(56) <= configuration_vector(56);
  configuration_vector_392(55) <= configuration_vector(55);
  configuration_vector_392(54) <= configuration_vector(54);
  configuration_vector_392(53) <= configuration_vector(53);
  configuration_vector_392(52) <= configuration_vector(52);
  configuration_vector_392(51) <= configuration_vector(51);
  configuration_vector_392(50) <= configuration_vector(50);
  configuration_vector_392(49) <= configuration_vector(49);
  configuration_vector_392(48) <= configuration_vector(48);
  configuration_vector_392(47) <= configuration_vector(47);
  configuration_vector_392(46) <= configuration_vector(46);
  configuration_vector_392(45) <= configuration_vector(45);
  configuration_vector_392(44) <= configuration_vector(44);
  configuration_vector_392(43) <= configuration_vector(43);
  configuration_vector_392(42) <= configuration_vector(42);
  configuration_vector_392(41) <= configuration_vector(41);
  configuration_vector_392(40) <= configuration_vector(40);
  configuration_vector_392(39) <= configuration_vector(39);
  configuration_vector_392(38) <= configuration_vector(38);
  configuration_vector_392(37) <= configuration_vector(37);
  configuration_vector_392(36) <= configuration_vector(36);
  configuration_vector_392(35) <= configuration_vector(35);
  configuration_vector_392(34) <= configuration_vector(34);
  configuration_vector_392(33) <= configuration_vector(33);
  configuration_vector_392(32) <= configuration_vector(32);
  configuration_vector_392(31) <= configuration_vector(31);
  configuration_vector_392(30) <= configuration_vector(30);
  configuration_vector_392(29) <= configuration_vector(29);
  configuration_vector_392(28) <= configuration_vector(28);
  configuration_vector_392(27) <= configuration_vector(27);
  configuration_vector_392(26) <= configuration_vector(26);
  configuration_vector_392(25) <= configuration_vector(25);
  configuration_vector_392(24) <= configuration_vector(24);
  configuration_vector_392(23) <= configuration_vector(23);
  configuration_vector_392(22) <= configuration_vector(22);
  configuration_vector_392(21) <= configuration_vector(21);
  configuration_vector_392(20) <= configuration_vector(20);
  configuration_vector_392(19) <= configuration_vector(19);
  configuration_vector_392(18) <= configuration_vector(18);
  configuration_vector_392(17) <= configuration_vector(17);
  configuration_vector_392(16) <= configuration_vector(16);
  configuration_vector_392(15) <= configuration_vector(15);
  configuration_vector_392(14) <= configuration_vector(14);
  configuration_vector_392(13) <= configuration_vector(13);
  configuration_vector_392(12) <= configuration_vector(12);
  configuration_vector_392(11) <= configuration_vector(11);
  configuration_vector_392(10) <= configuration_vector(10);
  configuration_vector_392(9) <= configuration_vector(9);
  configuration_vector_392(8) <= configuration_vector(8);
  configuration_vector_392(7) <= configuration_vector(7);
  configuration_vector_392(6) <= configuration_vector(6);
  configuration_vector_392(5) <= configuration_vector(5);
  configuration_vector_392(4) <= configuration_vector(4);
  configuration_vector_392(3) <= configuration_vector(3);
  configuration_vector_392(2) <= configuration_vector(2);
  configuration_vector_392(1) <= configuration_vector(1);
  configuration_vector_392(0) <= configuration_vector(0);
  tx_ifg_delay_388(7) <= tx_ifg_delay(7);
  tx_ifg_delay_388(6) <= tx_ifg_delay(6);
  tx_ifg_delay_388(5) <= tx_ifg_delay(5);
  tx_ifg_delay_388(4) <= tx_ifg_delay(4);
  tx_ifg_delay_388(3) <= tx_ifg_delay(3);
  tx_ifg_delay_388(2) <= tx_ifg_delay(2);
  tx_ifg_delay_388(1) <= tx_ifg_delay(1);
  tx_ifg_delay_388(0) <= tx_ifg_delay(0);
  rx_data_valid(7) <= rx_data_valid_390(7);
  rx_data_valid(6) <= rx_data_valid_390(6);
  rx_data_valid(5) <= rx_data_valid_390(5);
  rx_data_valid(4) <= rx_data_valid_390(4);
  rx_data_valid(3) <= rx_data_valid_390(3);
  rx_data_valid(2) <= rx_data_valid_390(2);
  rx_data_valid(1) <= rx_data_valid_390(1);
  rx_data_valid(0) <= rx_data_valid_390(0);
  tx_statistics_valid <= NlwRenamedSig_OI_tx_statistics_valid;
  xgmii_txc(7) <= xgmii_txc_394(7);
  xgmii_txc(6) <= xgmii_txc_394(6);
  xgmii_txc(5) <= xgmii_txc_394(5);
  xgmii_txc(4) <= xgmii_txc_394(4);
  xgmii_txc(3) <= xgmii_txc_394(3);
  xgmii_txc(2) <= xgmii_txc_394(2);
  xgmii_txc(1) <= xgmii_txc_394(1);
  xgmii_txc(0) <= xgmii_txc_394(0);
  xgmii_txd(63) <= xgmii_txd_393(63);
  xgmii_txd(62) <= xgmii_txd_393(62);
  xgmii_txd(61) <= xgmii_txd_393(61);
  xgmii_txd(60) <= xgmii_txd_393(60);
  xgmii_txd(59) <= xgmii_txd_393(59);
  xgmii_txd(58) <= xgmii_txd_393(58);
  xgmii_txd(57) <= xgmii_txd_393(57);
  xgmii_txd(56) <= xgmii_txd_393(56);
  xgmii_txd(55) <= xgmii_txd_393(55);
  xgmii_txd(54) <= xgmii_txd_393(54);
  xgmii_txd(53) <= xgmii_txd_393(53);
  xgmii_txd(52) <= xgmii_txd_393(52);
  xgmii_txd(51) <= xgmii_txd_393(51);
  xgmii_txd(50) <= xgmii_txd_393(50);
  xgmii_txd(49) <= xgmii_txd_393(49);
  xgmii_txd(48) <= xgmii_txd_393(48);
  xgmii_txd(47) <= xgmii_txd_393(47);
  xgmii_txd(46) <= xgmii_txd_393(46);
  xgmii_txd(45) <= xgmii_txd_393(45);
  xgmii_txd(44) <= xgmii_txd_393(44);
  xgmii_txd(43) <= xgmii_txd_393(43);
  xgmii_txd(42) <= xgmii_txd_393(42);
  xgmii_txd(41) <= xgmii_txd_393(41);
  xgmii_txd(40) <= xgmii_txd_393(40);
  xgmii_txd(39) <= xgmii_txd_393(39);
  xgmii_txd(38) <= xgmii_txd_393(38);
  xgmii_txd(37) <= xgmii_txd_393(37);
  xgmii_txd(36) <= xgmii_txd_393(36);
  xgmii_txd(35) <= xgmii_txd_393(35);
  xgmii_txd(34) <= xgmii_txd_393(34);
  xgmii_txd(33) <= xgmii_txd_393(33);
  xgmii_txd(32) <= xgmii_txd_393(32);
  xgmii_txd(31) <= xgmii_txd_393(31);
  xgmii_txd(30) <= xgmii_txd_393(30);
  xgmii_txd(29) <= xgmii_txd_393(29);
  xgmii_txd(28) <= xgmii_txd_393(28);
  xgmii_txd(27) <= xgmii_txd_393(27);
  xgmii_txd(26) <= xgmii_txd_393(26);
  xgmii_txd(25) <= xgmii_txd_393(25);
  xgmii_txd(24) <= xgmii_txd_393(24);
  xgmii_txd(23) <= xgmii_txd_393(23);
  xgmii_txd(22) <= xgmii_txd_393(22);
  xgmii_txd(21) <= xgmii_txd_393(21);
  xgmii_txd(20) <= xgmii_txd_393(20);
  xgmii_txd(19) <= xgmii_txd_393(19);
  xgmii_txd(18) <= xgmii_txd_393(18);
  xgmii_txd(17) <= xgmii_txd_393(17);
  xgmii_txd(16) <= xgmii_txd_393(16);
  xgmii_txd(15) <= xgmii_txd_393(15);
  xgmii_txd(14) <= xgmii_txd_393(14);
  xgmii_txd(13) <= xgmii_txd_393(13);
  xgmii_txd(12) <= xgmii_txd_393(12);
  xgmii_txd(11) <= xgmii_txd_393(11);
  xgmii_txd(10) <= xgmii_txd_393(10);
  xgmii_txd(9) <= xgmii_txd_393(9);
  xgmii_txd(8) <= xgmii_txd_393(8);
  xgmii_txd(7) <= xgmii_txd_393(7);
  xgmii_txd(6) <= xgmii_txd_393(6);
  xgmii_txd(5) <= xgmii_txd_393(5);
  xgmii_txd(4) <= xgmii_txd_393(4);
  xgmii_txd(3) <= xgmii_txd_393(3);
  xgmii_txd(2) <= xgmii_txd_393(2);
  xgmii_txd(1) <= xgmii_txd_393(1);
  xgmii_txd(0) <= xgmii_txd_393(0);
  tx_data_valid_387(7) <= tx_data_valid(7);
  tx_data_valid_387(6) <= tx_data_valid(6);
  tx_data_valid_387(5) <= tx_data_valid(5);
  tx_data_valid_387(4) <= tx_data_valid(4);
  tx_data_valid_387(3) <= tx_data_valid(3);
  tx_data_valid_387(2) <= tx_data_valid(2);
  tx_data_valid_387(1) <= tx_data_valid(1);
  tx_data_valid_387(0) <= tx_data_valid(0);
  VCC_0 : VCC
    port map (
      P => NLW_VCC_P_UNCONNECTED
    );
  GND_1 : GND
    port map (
      G => N0
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_last_data_reg_7 : FD
    port map (
      D => BU2_U0_G_TX_txgen_testgenframe_crcgen_Mshreg_last_data_reg_7_2,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenframe_crcgen_last_data_reg(7)
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_Mshreg_last_data_reg_7 : SRL16
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => BU2_host_rd_data(0),
      A1 => BU2_host_rd_data(0),
      A2 => BU2_host_rd_data(0),
      A3 => BU2_host_rd_data(0),
      CLK => tx_clk0,
      D => BU2_U0_G_TX_txgen_testgenframe_crcgen_mux0127(7),
      Q => BU2_U0_G_TX_txgen_testgenframe_crcgen_Mshreg_last_data_reg_7_2
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_last_data_reg_6 : FD
    port map (
      D => BU2_U0_G_TX_txgen_testgenframe_crcgen_Mshreg_last_data_reg_6_3,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenframe_crcgen_last_data_reg(6)
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_Mshreg_last_data_reg_6 : SRL16
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => BU2_host_rd_data(0),
      A1 => BU2_host_rd_data(0),
      A2 => BU2_host_rd_data(0),
      A3 => BU2_host_rd_data(0),
      CLK => tx_clk0,
      D => BU2_U0_G_TX_txgen_testgenframe_crcgen_mux0127(6),
      Q => BU2_U0_G_TX_txgen_testgenframe_crcgen_Mshreg_last_data_reg_6_3
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_last_data_reg_5 : FD
    port map (
      D => BU2_U0_G_TX_txgen_testgenframe_crcgen_Mshreg_last_data_reg_5_4,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenframe_crcgen_last_data_reg(5)
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_Mshreg_last_data_reg_5 : SRL16
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => BU2_host_rd_data(0),
      A1 => BU2_host_rd_data(0),
      A2 => BU2_host_rd_data(0),
      A3 => BU2_host_rd_data(0),
      CLK => tx_clk0,
      D => BU2_U0_G_TX_txgen_testgenframe_crcgen_mux0127(5),
      Q => BU2_U0_G_TX_txgen_testgenframe_crcgen_Mshreg_last_data_reg_5_4
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_last_data_reg_4 : FD
    port map (
      D => BU2_U0_G_TX_txgen_testgenframe_crcgen_Mshreg_last_data_reg_4_5,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenframe_crcgen_last_data_reg(4)
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_Mshreg_last_data_reg_4 : SRL16
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => BU2_host_rd_data(0),
      A1 => BU2_host_rd_data(0),
      A2 => BU2_host_rd_data(0),
      A3 => BU2_host_rd_data(0),
      CLK => tx_clk0,
      D => BU2_U0_G_TX_txgen_testgenframe_crcgen_mux0127(4),
      Q => BU2_U0_G_TX_txgen_testgenframe_crcgen_Mshreg_last_data_reg_4_5
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_last_data_reg_3 : FD
    port map (
      D => BU2_U0_G_TX_txgen_testgenframe_crcgen_Mshreg_last_data_reg_3_6,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenframe_crcgen_last_data_reg(3)
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_Mshreg_last_data_reg_3 : SRL16
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => BU2_host_rd_data(0),
      A1 => BU2_host_rd_data(0),
      A2 => BU2_host_rd_data(0),
      A3 => BU2_host_rd_data(0),
      CLK => tx_clk0,
      D => BU2_U0_G_TX_txgen_testgenframe_crcgen_mux0127(3),
      Q => BU2_U0_G_TX_txgen_testgenframe_crcgen_Mshreg_last_data_reg_3_6
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_last_data_reg_2 : FD
    port map (
      D => BU2_U0_G_TX_txgen_testgenframe_crcgen_Mshreg_last_data_reg_2_7,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenframe_crcgen_last_data_reg(2)
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_Mshreg_last_data_reg_2 : SRL16
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => BU2_host_rd_data(0),
      A1 => BU2_host_rd_data(0),
      A2 => BU2_host_rd_data(0),
      A3 => BU2_host_rd_data(0),
      CLK => tx_clk0,
      D => BU2_U0_G_TX_txgen_testgenframe_crcgen_mux0127(2),
      Q => BU2_U0_G_TX_txgen_testgenframe_crcgen_Mshreg_last_data_reg_2_7
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_last_data_reg_0 : FD
    port map (
      D => BU2_U0_G_TX_txgen_testgenframe_crcgen_Mshreg_last_data_reg_0_8,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenframe_crcgen_last_data_reg(0)
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_Mshreg_last_data_reg_0 : SRL16
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => BU2_host_rd_data(0),
      A1 => BU2_host_rd_data(0),
      A2 => BU2_host_rd_data(0),
      A3 => BU2_host_rd_data(0),
      CLK => tx_clk0,
      D => BU2_U0_G_TX_txgen_testgenframe_crcgen_mux0127(0),
      Q => BU2_U0_G_TX_txgen_testgenframe_crcgen_Mshreg_last_data_reg_0_8
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_last_data_delay_7 : FD
    generic map(
      INIT => '0'
    )
    port map (
      D => BU2_U0_G_TX_txgen_testgenframe_crcgen_Mshreg_last_data_delay_7_9,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenframe_crcgen_last_data_delay(7)
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_Mshreg_last_data_delay_7 : SRL16
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => BU2_host_rd_data(0),
      A1 => BU2_N1,
      A2 => BU2_N1,
      A3 => BU2_host_rd_data(0),
      CLK => tx_clk0,
      D => BU2_U0_G_TX_txgen_testgenframe_crcgen_and0000,
      Q => BU2_U0_G_TX_txgen_testgenframe_crcgen_Mshreg_last_data_delay_7_9
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_last_data_reg_1 : FD
    port map (
      D => BU2_U0_G_TX_txgen_testgenframe_crcgen_Mshreg_last_data_reg_1_10,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenframe_crcgen_last_data_reg(1)
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_Mshreg_last_data_reg_1 : SRL16
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => BU2_host_rd_data(0),
      A1 => BU2_host_rd_data(0),
      A2 => BU2_host_rd_data(0),
      A3 => BU2_host_rd_data(0),
      CLK => tx_clk0,
      D => BU2_U0_G_TX_txgen_testgenframe_crcgen_mux0127(1),
      Q => BU2_U0_G_TX_txgen_testgenframe_crcgen_Mshreg_last_data_reg_1_10
    );
  BU2_U0_G_RX_rxgen_error_detection_crc_delay_srl16_4 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      D => BU2_U0_G_RX_rxgen_error_detection_Mshreg_crc_delay_srl16_4_11,
      CE => BU2_U0_G_RX_rxgen_error_detection_reset_inv,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_error_detection_crc_delay_srl16(4)
    );
  BU2_U0_G_RX_rxgen_error_detection_Mshreg_crc_delay_srl16_4 : SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => BU2_N1,
      A1 => BU2_N1,
      A2 => BU2_host_rd_data(0),
      A3 => BU2_host_rd_data(0),
      CE => BU2_U0_G_RX_rxgen_error_detection_reset_inv,
      CLK => rx_clk0,
      D => BU2_U0_G_RX_rxgen_decode_terminate_flag_212,
      Q => BU2_U0_G_RX_rxgen_error_detection_Mshreg_crc_delay_srl16_4_11
    );
  BU2_U0_G_TX_txgen_testgentx_data_reg_63 : FD
    port map (
      D => BU2_U0_G_TX_txgen_testgentx_Mshreg_data_reg_63_12,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgentx_data_reg(63)
    );
  BU2_U0_G_TX_txgen_testgentx_Mshreg_data_reg_63 : SRL16
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => BU2_N1,
      A1 => BU2_host_rd_data(0),
      A2 => BU2_host_rd_data(0),
      A3 => BU2_host_rd_data(0),
      CLK => tx_clk0,
      D => BU2_U0_G_TX_txgen_testgenframe_mux0130,
      Q => BU2_U0_G_TX_txgen_testgentx_Mshreg_data_reg_63_12
    );
  BU2_U0_G_TX_txgen_testgentx_data_reg_62 : FD
    port map (
      D => BU2_U0_G_TX_txgen_testgentx_Mshreg_data_reg_62_13,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgentx_data_reg(62)
    );
  BU2_U0_G_TX_txgen_testgentx_Mshreg_data_reg_62 : SRL16
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => BU2_N1,
      A1 => BU2_host_rd_data(0),
      A2 => BU2_host_rd_data(0),
      A3 => BU2_host_rd_data(0),
      CLK => tx_clk0,
      D => BU2_U0_G_TX_txgen_testgenframe_mux0128,
      Q => BU2_U0_G_TX_txgen_testgentx_Mshreg_data_reg_62_13
    );
  BU2_U0_G_TX_txgen_testgentx_data_reg_61 : FD
    port map (
      D => BU2_U0_G_TX_txgen_testgentx_Mshreg_data_reg_61_14,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgentx_data_reg(61)
    );
  BU2_U0_G_TX_txgen_testgentx_Mshreg_data_reg_61 : SRL16
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => BU2_N1,
      A1 => BU2_host_rd_data(0),
      A2 => BU2_host_rd_data(0),
      A3 => BU2_host_rd_data(0),
      CLK => tx_clk0,
      D => BU2_U0_G_TX_txgen_testgenframe_mux0125,
      Q => BU2_U0_G_TX_txgen_testgentx_Mshreg_data_reg_61_14
    );
  BU2_U0_G_TX_txgen_testgentx_data_reg_60 : FD
    port map (
      D => BU2_U0_G_TX_txgen_testgentx_Mshreg_data_reg_60_15,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgentx_data_reg(60)
    );
  BU2_U0_G_TX_txgen_testgentx_Mshreg_data_reg_60 : SRL16
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => BU2_N1,
      A1 => BU2_host_rd_data(0),
      A2 => BU2_host_rd_data(0),
      A3 => BU2_host_rd_data(0),
      CLK => tx_clk0,
      D => BU2_U0_G_TX_txgen_testgenframe_mux0123,
      Q => BU2_U0_G_TX_txgen_testgentx_Mshreg_data_reg_60_15
    );
  BU2_U0_G_TX_txgen_testgentx_data_reg_59 : FD
    port map (
      D => BU2_U0_G_TX_txgen_testgentx_Mshreg_data_reg_59_16,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgentx_data_reg(59)
    );
  BU2_U0_G_TX_txgen_testgentx_Mshreg_data_reg_59 : SRL16
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => BU2_N1,
      A1 => BU2_host_rd_data(0),
      A2 => BU2_host_rd_data(0),
      A3 => BU2_host_rd_data(0),
      CLK => tx_clk0,
      D => BU2_U0_G_TX_txgen_testgenframe_mux0132,
      Q => BU2_U0_G_TX_txgen_testgentx_Mshreg_data_reg_59_16
    );
  BU2_U0_G_TX_txgen_testgentx_data_reg_57 : FD
    port map (
      D => BU2_U0_G_TX_txgen_testgentx_Mshreg_data_reg_57_17,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgentx_data_reg(57)
    );
  BU2_U0_G_TX_txgen_testgentx_Mshreg_data_reg_57 : SRL16
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => BU2_N1,
      A1 => BU2_host_rd_data(0),
      A2 => BU2_host_rd_data(0),
      A3 => BU2_host_rd_data(0),
      CLK => tx_clk0,
      D => BU2_U0_G_TX_txgen_testgenframe_mux0129,
      Q => BU2_U0_G_TX_txgen_testgentx_Mshreg_data_reg_57_17
    );
  BU2_U0_G_TX_txgen_testgentx_data_reg_56 : FD
    port map (
      D => BU2_U0_G_TX_txgen_testgentx_Mshreg_data_reg_56_18,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgentx_data_reg(56)
    );
  BU2_U0_G_TX_txgen_testgentx_Mshreg_data_reg_56 : SRL16
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => BU2_N1,
      A1 => BU2_host_rd_data(0),
      A2 => BU2_host_rd_data(0),
      A3 => BU2_host_rd_data(0),
      CLK => tx_clk0,
      D => BU2_U0_G_TX_txgen_testgenframe_mux0126,
      Q => BU2_U0_G_TX_txgen_testgentx_Mshreg_data_reg_56_18
    );
  BU2_U0_G_TX_txgen_testgentx_data_reg_58 : FD
    port map (
      D => BU2_U0_G_TX_txgen_testgentx_Mshreg_data_reg_58_19,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgentx_data_reg(58)
    );
  BU2_U0_G_TX_txgen_testgentx_Mshreg_data_reg_58 : SRL16
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => BU2_N1,
      A1 => BU2_host_rd_data(0),
      A2 => BU2_host_rd_data(0),
      A3 => BU2_host_rd_data(0),
      CLK => tx_clk0,
      D => BU2_U0_G_TX_txgen_testgenframe_mux0131,
      Q => BU2_U0_G_TX_txgen_testgentx_Mshreg_data_reg_58_19
    );
  BU2_U0_G_TX_txgen_testgentx_data_reg_55 : FD
    port map (
      D => BU2_U0_G_TX_txgen_testgentx_Mshreg_data_reg_55_20,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgentx_data_reg(55)
    );
  BU2_U0_G_TX_txgen_testgentx_Mshreg_data_reg_55 : SRL16
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => BU2_N1,
      A1 => BU2_host_rd_data(0),
      A2 => BU2_host_rd_data(0),
      A3 => BU2_host_rd_data(0),
      CLK => tx_clk0,
      D => BU2_U0_G_TX_txgen_testgenframe_mux0122,
      Q => BU2_U0_G_TX_txgen_testgentx_Mshreg_data_reg_55_20
    );
  BU2_U0_G_TX_txgen_testgentx_data_reg_54 : FD
    port map (
      D => BU2_U0_G_TX_txgen_testgentx_Mshreg_data_reg_54_21,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgentx_data_reg(54)
    );
  BU2_U0_G_TX_txgen_testgentx_Mshreg_data_reg_54 : SRL16
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => BU2_N1,
      A1 => BU2_host_rd_data(0),
      A2 => BU2_host_rd_data(0),
      A3 => BU2_host_rd_data(0),
      CLK => tx_clk0,
      D => BU2_U0_G_TX_txgen_testgenframe_mux0119,
      Q => BU2_U0_G_TX_txgen_testgentx_Mshreg_data_reg_54_21
    );
  BU2_U0_G_TX_txgen_testgentx_data_reg_53 : FD
    port map (
      D => BU2_U0_G_TX_txgen_testgentx_Mshreg_data_reg_53_22,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgentx_data_reg(53)
    );
  BU2_U0_G_TX_txgen_testgentx_Mshreg_data_reg_53 : SRL16
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => BU2_N1,
      A1 => BU2_host_rd_data(0),
      A2 => BU2_host_rd_data(0),
      A3 => BU2_host_rd_data(0),
      CLK => tx_clk0,
      D => BU2_U0_G_TX_txgen_testgenframe_mux0116,
      Q => BU2_U0_G_TX_txgen_testgentx_Mshreg_data_reg_53_22
    );
  BU2_U0_G_TX_txgen_testgentx_data_reg_52 : FD
    port map (
      D => BU2_U0_G_TX_txgen_testgentx_Mshreg_data_reg_52_23,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgentx_data_reg(52)
    );
  BU2_U0_G_TX_txgen_testgentx_Mshreg_data_reg_52 : SRL16
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => BU2_N1,
      A1 => BU2_host_rd_data(0),
      A2 => BU2_host_rd_data(0),
      A3 => BU2_host_rd_data(0),
      CLK => tx_clk0,
      D => BU2_U0_G_TX_txgen_testgenframe_mux0114,
      Q => BU2_U0_G_TX_txgen_testgentx_Mshreg_data_reg_52_23
    );
  BU2_U0_G_TX_txgen_testgentx_data_reg_51 : FD
    port map (
      D => BU2_U0_G_TX_txgen_testgentx_Mshreg_data_reg_51_24,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgentx_data_reg(51)
    );
  BU2_U0_G_TX_txgen_testgentx_Mshreg_data_reg_51 : SRL16
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => BU2_N1,
      A1 => BU2_host_rd_data(0),
      A2 => BU2_host_rd_data(0),
      A3 => BU2_host_rd_data(0),
      CLK => tx_clk0,
      D => BU2_U0_G_TX_txgen_testgenframe_mux0111,
      Q => BU2_U0_G_TX_txgen_testgentx_Mshreg_data_reg_51_24
    );
  BU2_U0_G_TX_txgen_testgentx_data_reg_50 : FD
    port map (
      D => BU2_U0_G_TX_txgen_testgentx_Mshreg_data_reg_50_25,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgentx_data_reg(50)
    );
  BU2_U0_G_TX_txgen_testgentx_Mshreg_data_reg_50 : SRL16
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => BU2_N1,
      A1 => BU2_host_rd_data(0),
      A2 => BU2_host_rd_data(0),
      A3 => BU2_host_rd_data(0),
      CLK => tx_clk0,
      D => BU2_U0_G_TX_txgen_testgenframe_mux0108,
      Q => BU2_U0_G_TX_txgen_testgentx_Mshreg_data_reg_50_25
    );
  BU2_U0_G_TX_txgen_testgentx_data_reg_48 : FD
    port map (
      D => BU2_U0_G_TX_txgen_testgentx_Mshreg_data_reg_48_26,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgentx_data_reg(48)
    );
  BU2_U0_G_TX_txgen_testgentx_Mshreg_data_reg_48 : SRL16
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => BU2_N1,
      A1 => BU2_host_rd_data(0),
      A2 => BU2_host_rd_data(0),
      A3 => BU2_host_rd_data(0),
      CLK => tx_clk0,
      D => BU2_U0_G_TX_txgen_testgenframe_mux0117,
      Q => BU2_U0_G_TX_txgen_testgentx_Mshreg_data_reg_48_26
    );
  BU2_U0_G_TX_txgen_testgentx_data_reg_47 : FD
    port map (
      D => BU2_U0_G_TX_txgen_testgentx_Mshreg_data_reg_47_27,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgentx_data_reg(47)
    );
  BU2_U0_G_TX_txgen_testgentx_Mshreg_data_reg_47 : SRL16
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => BU2_N1,
      A1 => BU2_host_rd_data(0),
      A2 => BU2_host_rd_data(0),
      A3 => BU2_host_rd_data(0),
      CLK => tx_clk0,
      D => BU2_U0_G_TX_txgen_testgenframe_mux0113,
      Q => BU2_U0_G_TX_txgen_testgentx_Mshreg_data_reg_47_27
    );
  BU2_U0_G_TX_txgen_testgentx_data_reg_49 : FD
    port map (
      D => BU2_U0_G_TX_txgen_testgentx_Mshreg_data_reg_49_28,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgentx_data_reg(49)
    );
  BU2_U0_G_TX_txgen_testgentx_Mshreg_data_reg_49 : SRL16
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => BU2_N1,
      A1 => BU2_host_rd_data(0),
      A2 => BU2_host_rd_data(0),
      A3 => BU2_host_rd_data(0),
      CLK => tx_clk0,
      D => BU2_U0_G_TX_txgen_testgenframe_mux0120,
      Q => BU2_U0_G_TX_txgen_testgentx_Mshreg_data_reg_49_28
    );
  BU2_U0_G_TX_txgen_testgentx_data_reg_46 : FD
    port map (
      D => BU2_U0_G_TX_txgen_testgentx_Mshreg_data_reg_46_29,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgentx_data_reg(46)
    );
  BU2_U0_G_TX_txgen_testgentx_Mshreg_data_reg_46 : SRL16
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => BU2_N1,
      A1 => BU2_host_rd_data(0),
      A2 => BU2_host_rd_data(0),
      A3 => BU2_host_rd_data(0),
      CLK => tx_clk0,
      D => BU2_U0_G_TX_txgen_testgenframe_mux0110,
      Q => BU2_U0_G_TX_txgen_testgentx_Mshreg_data_reg_46_29
    );
  BU2_U0_G_TX_txgen_testgentx_data_reg_45 : FD
    port map (
      D => BU2_U0_G_TX_txgen_testgentx_Mshreg_data_reg_45_30,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgentx_data_reg(45)
    );
  BU2_U0_G_TX_txgen_testgentx_Mshreg_data_reg_45 : SRL16
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => BU2_N1,
      A1 => BU2_host_rd_data(0),
      A2 => BU2_host_rd_data(0),
      A3 => BU2_host_rd_data(0),
      CLK => tx_clk0,
      D => BU2_U0_G_TX_txgen_testgenframe_mux0107,
      Q => BU2_U0_G_TX_txgen_testgentx_Mshreg_data_reg_45_30
    );
  BU2_U0_G_TX_txgen_testgentx_data_reg_43 : FD
    port map (
      D => BU2_U0_G_TX_txgen_testgentx_Mshreg_data_reg_43_31,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgentx_data_reg(43)
    );
  BU2_U0_G_TX_txgen_testgentx_Mshreg_data_reg_43 : SRL16
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => BU2_N1,
      A1 => BU2_host_rd_data(0),
      A2 => BU2_host_rd_data(0),
      A3 => BU2_host_rd_data(0),
      CLK => tx_clk0,
      D => BU2_U0_G_TX_txgen_testgenframe_mux0102,
      Q => BU2_U0_G_TX_txgen_testgentx_Mshreg_data_reg_43_31
    );
  BU2_U0_G_TX_txgen_testgentx_data_reg_42 : FD
    port map (
      D => BU2_U0_G_TX_txgen_testgentx_Mshreg_data_reg_42_32,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgentx_data_reg(42)
    );
  BU2_U0_G_TX_txgen_testgentx_Mshreg_data_reg_42 : SRL16
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => BU2_N1,
      A1 => BU2_host_rd_data(0),
      A2 => BU2_host_rd_data(0),
      A3 => BU2_host_rd_data(0),
      CLK => tx_clk0,
      D => BU2_U0_G_TX_txgen_testgenframe_mux0099,
      Q => BU2_U0_G_TX_txgen_testgentx_Mshreg_data_reg_42_32
    );
  BU2_U0_G_TX_txgen_testgentx_data_reg_44 : FD
    port map (
      D => BU2_U0_G_TX_txgen_testgentx_Mshreg_data_reg_44_33,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgentx_data_reg(44)
    );
  BU2_U0_G_TX_txgen_testgentx_Mshreg_data_reg_44 : SRL16
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => BU2_N1,
      A1 => BU2_host_rd_data(0),
      A2 => BU2_host_rd_data(0),
      A3 => BU2_host_rd_data(0),
      CLK => tx_clk0,
      D => BU2_U0_G_TX_txgen_testgenframe_mux0105,
      Q => BU2_U0_G_TX_txgen_testgentx_Mshreg_data_reg_44_33
    );
  BU2_U0_G_TX_txgen_testgentx_data_reg_41 : FD
    port map (
      D => BU2_U0_G_TX_txgen_testgentx_Mshreg_data_reg_41_34,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgentx_data_reg(41)
    );
  BU2_U0_G_TX_txgen_testgentx_Mshreg_data_reg_41 : SRL16
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => BU2_N1,
      A1 => BU2_host_rd_data(0),
      A2 => BU2_host_rd_data(0),
      A3 => BU2_host_rd_data(0),
      CLK => tx_clk0,
      D => BU2_U0_G_TX_txgen_testgenframe_mux0097,
      Q => BU2_U0_G_TX_txgen_testgentx_Mshreg_data_reg_41_34
    );
  BU2_U0_G_TX_txgen_testgentx_data_reg_40 : FD
    port map (
      D => BU2_U0_G_TX_txgen_testgentx_Mshreg_data_reg_40_35,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgentx_data_reg(40)
    );
  BU2_U0_G_TX_txgen_testgentx_Mshreg_data_reg_40 : SRL16
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => BU2_N1,
      A1 => BU2_host_rd_data(0),
      A2 => BU2_host_rd_data(0),
      A3 => BU2_host_rd_data(0),
      CLK => tx_clk0,
      D => BU2_U0_G_TX_txgen_testgenframe_mux0095,
      Q => BU2_U0_G_TX_txgen_testgentx_Mshreg_data_reg_40_35
    );
  BU2_U0_G_TX_txgen_testgentx_data_reg_38 : FD
    port map (
      D => BU2_U0_G_TX_txgen_testgentx_Mshreg_data_reg_38_36,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgentx_data_reg(38)
    );
  BU2_U0_G_TX_txgen_testgentx_Mshreg_data_reg_38 : SRL16
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => BU2_N1,
      A1 => BU2_host_rd_data(0),
      A2 => BU2_host_rd_data(0),
      A3 => BU2_host_rd_data(0),
      CLK => tx_clk0,
      D => BU2_U0_G_TX_txgen_testgenframe_mux0101,
      Q => BU2_U0_G_TX_txgen_testgentx_Mshreg_data_reg_38_36
    );
  BU2_U0_G_TX_txgen_testgentx_data_reg_37 : FD
    port map (
      D => BU2_U0_G_TX_txgen_testgentx_Mshreg_data_reg_37_37,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgentx_data_reg(37)
    );
  BU2_U0_G_TX_txgen_testgentx_Mshreg_data_reg_37 : SRL16
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => BU2_N1,
      A1 => BU2_host_rd_data(0),
      A2 => BU2_host_rd_data(0),
      A3 => BU2_host_rd_data(0),
      CLK => tx_clk0,
      D => BU2_U0_G_TX_txgen_testgenframe_mux0098,
      Q => BU2_U0_G_TX_txgen_testgentx_Mshreg_data_reg_37_37
    );
  BU2_U0_G_TX_txgen_testgentx_data_reg_39 : FD
    port map (
      D => BU2_U0_G_TX_txgen_testgentx_Mshreg_data_reg_39_38,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgentx_data_reg(39)
    );
  BU2_U0_G_TX_txgen_testgentx_Mshreg_data_reg_39 : SRL16
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => BU2_N1,
      A1 => BU2_host_rd_data(0),
      A2 => BU2_host_rd_data(0),
      A3 => BU2_host_rd_data(0),
      CLK => tx_clk0,
      D => BU2_U0_G_TX_txgen_testgenframe_mux0104,
      Q => BU2_U0_G_TX_txgen_testgentx_Mshreg_data_reg_39_38
    );
  BU2_U0_G_TX_txgen_testgentx_data_reg_36 : FD
    port map (
      D => BU2_U0_G_TX_txgen_testgentx_Mshreg_data_reg_36_39,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgentx_data_reg(36)
    );
  BU2_U0_G_TX_txgen_testgentx_Mshreg_data_reg_36 : SRL16
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => BU2_N1,
      A1 => BU2_host_rd_data(0),
      A2 => BU2_host_rd_data(0),
      A3 => BU2_host_rd_data(0),
      CLK => tx_clk0,
      D => BU2_U0_G_TX_txgen_testgenframe_mux0096,
      Q => BU2_U0_G_TX_txgen_testgentx_Mshreg_data_reg_36_39
    );
  BU2_U0_G_TX_txgen_testgentx_data_reg_35 : FD
    port map (
      D => BU2_U0_G_TX_txgen_testgentx_Mshreg_data_reg_35_40,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgentx_data_reg(35)
    );
  BU2_U0_G_TX_txgen_testgentx_Mshreg_data_reg_35 : SRL16
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => BU2_N1,
      A1 => BU2_host_rd_data(0),
      A2 => BU2_host_rd_data(0),
      A3 => BU2_host_rd_data(0),
      CLK => tx_clk0,
      D => BU2_U0_G_TX_txgen_testgenframe_mux0094,
      Q => BU2_U0_G_TX_txgen_testgentx_Mshreg_data_reg_35_40
    );
  BU2_U0_G_TX_txgen_testgentx_data_reg_34 : FD
    port map (
      D => BU2_U0_G_TX_txgen_testgentx_Mshreg_data_reg_34_41,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgentx_data_reg(34)
    );
  BU2_U0_G_TX_txgen_testgentx_Mshreg_data_reg_34 : SRL16
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => BU2_N1,
      A1 => BU2_host_rd_data(0),
      A2 => BU2_host_rd_data(0),
      A3 => BU2_host_rd_data(0),
      CLK => tx_clk0,
      D => BU2_U0_G_TX_txgen_testgenframe_mux0093,
      Q => BU2_U0_G_TX_txgen_testgentx_Mshreg_data_reg_34_41
    );
  BU2_U0_G_TX_txgen_testgentx_data_reg_33 : FD
    port map (
      D => BU2_U0_G_TX_txgen_testgentx_Mshreg_data_reg_33_42,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgentx_data_reg(33)
    );
  BU2_U0_G_TX_txgen_testgentx_Mshreg_data_reg_33 : SRL16
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => BU2_N1,
      A1 => BU2_host_rd_data(0),
      A2 => BU2_host_rd_data(0),
      A3 => BU2_host_rd_data(0),
      CLK => tx_clk0,
      D => BU2_U0_G_TX_txgen_testgenframe_mux0091,
      Q => BU2_U0_G_TX_txgen_testgentx_Mshreg_data_reg_33_42
    );
  BU2_U0_G_TX_txgen_testgentx_data_reg_32 : FD
    port map (
      D => BU2_U0_G_TX_txgen_testgentx_Mshreg_data_reg_32_43,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgentx_data_reg(32)
    );
  BU2_U0_G_TX_txgen_testgentx_Mshreg_data_reg_32 : SRL16
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => BU2_N1,
      A1 => BU2_host_rd_data(0),
      A2 => BU2_host_rd_data(0),
      A3 => BU2_host_rd_data(0),
      CLK => tx_clk0,
      D => BU2_U0_G_TX_txgen_testgenframe_mux0089,
      Q => BU2_U0_G_TX_txgen_testgentx_Mshreg_data_reg_32_43
    );
  BU2_U0_G_TX_txgen_testgentx_data_reg_31 : FD
    port map (
      D => BU2_U0_G_TX_txgen_testgentx_Mshreg_data_reg_31_44,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgentx_data_reg(31)
    );
  BU2_U0_G_TX_txgen_testgentx_Mshreg_data_reg_31 : SRL16
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => BU2_N1,
      A1 => BU2_host_rd_data(0),
      A2 => BU2_host_rd_data(0),
      A3 => BU2_host_rd_data(0),
      CLK => tx_clk0,
      D => BU2_U0_G_TX_txgen_testgenframe_mux0086,
      Q => BU2_U0_G_TX_txgen_testgentx_Mshreg_data_reg_31_44
    );
  BU2_U0_G_TX_txgen_testgentx_data_reg_29 : FD
    port map (
      D => BU2_U0_G_TX_txgen_testgentx_Mshreg_data_reg_29_45,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgentx_data_reg(29)
    );
  BU2_U0_G_TX_txgen_testgentx_Mshreg_data_reg_29 : SRL16
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => BU2_N1,
      A1 => BU2_host_rd_data(0),
      A2 => BU2_host_rd_data(0),
      A3 => BU2_host_rd_data(0),
      CLK => tx_clk0,
      D => BU2_U0_G_TX_txgen_testgenframe_mux0092,
      Q => BU2_U0_G_TX_txgen_testgentx_Mshreg_data_reg_29_45
    );
  BU2_U0_G_TX_txgen_testgentx_data_reg_28 : FD
    port map (
      D => BU2_U0_G_TX_txgen_testgentx_Mshreg_data_reg_28_46,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgentx_data_reg(28)
    );
  BU2_U0_G_TX_txgen_testgentx_Mshreg_data_reg_28 : SRL16
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => BU2_N1,
      A1 => BU2_host_rd_data(0),
      A2 => BU2_host_rd_data(0),
      A3 => BU2_host_rd_data(0),
      CLK => tx_clk0,
      D => BU2_U0_G_TX_txgen_testgenframe_mux0090,
      Q => BU2_U0_G_TX_txgen_testgentx_Mshreg_data_reg_28_46
    );
  BU2_U0_G_TX_txgen_testgentx_data_reg_30 : FD
    port map (
      D => BU2_U0_G_TX_txgen_testgentx_Mshreg_data_reg_30_47,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgentx_data_reg(30)
    );
  BU2_U0_G_TX_txgen_testgentx_Mshreg_data_reg_30 : SRL16
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => BU2_N1,
      A1 => BU2_host_rd_data(0),
      A2 => BU2_host_rd_data(0),
      A3 => BU2_host_rd_data(0),
      CLK => tx_clk0,
      D => BU2_U0_G_TX_txgen_testgenframe_mux0084,
      Q => BU2_U0_G_TX_txgen_testgentx_Mshreg_data_reg_30_47
    );
  BU2_U0_G_TX_txgen_testgentx_data_reg_27 : FD
    port map (
      D => BU2_U0_G_TX_txgen_testgentx_Mshreg_data_reg_27_48,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgentx_data_reg(27)
    );
  BU2_U0_G_TX_txgen_testgentx_Mshreg_data_reg_27 : SRL16
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => BU2_N1,
      A1 => BU2_host_rd_data(0),
      A2 => BU2_host_rd_data(0),
      A3 => BU2_host_rd_data(0),
      CLK => tx_clk0,
      D => BU2_U0_G_TX_txgen_testgenframe_mux0088,
      Q => BU2_U0_G_TX_txgen_testgentx_Mshreg_data_reg_27_48
    );
  BU2_U0_G_TX_txgen_testgentx_data_reg_26 : FD
    port map (
      D => BU2_U0_G_TX_txgen_testgentx_Mshreg_data_reg_26_49,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgentx_data_reg(26)
    );
  BU2_U0_G_TX_txgen_testgentx_Mshreg_data_reg_26 : SRL16
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => BU2_N1,
      A1 => BU2_host_rd_data(0),
      A2 => BU2_host_rd_data(0),
      A3 => BU2_host_rd_data(0),
      CLK => tx_clk0,
      D => BU2_U0_G_TX_txgen_testgenframe_mux0087,
      Q => BU2_U0_G_TX_txgen_testgentx_Mshreg_data_reg_26_49
    );
  BU2_U0_G_TX_txgen_testgentx_data_reg_25 : FD
    port map (
      D => BU2_U0_G_TX_txgen_testgentx_Mshreg_data_reg_25_50,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgentx_data_reg(25)
    );
  BU2_U0_G_TX_txgen_testgentx_Mshreg_data_reg_25 : SRL16
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => BU2_N1,
      A1 => BU2_host_rd_data(0),
      A2 => BU2_host_rd_data(0),
      A3 => BU2_host_rd_data(0),
      CLK => tx_clk0,
      D => BU2_U0_G_TX_txgen_testgenframe_mux0085,
      Q => BU2_U0_G_TX_txgen_testgentx_Mshreg_data_reg_25_50
    );
  BU2_U0_G_TX_txgen_testgentx_data_reg_24 : FD
    port map (
      D => BU2_U0_G_TX_txgen_testgentx_Mshreg_data_reg_24_51,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgentx_data_reg(24)
    );
  BU2_U0_G_TX_txgen_testgentx_Mshreg_data_reg_24 : SRL16
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => BU2_N1,
      A1 => BU2_host_rd_data(0),
      A2 => BU2_host_rd_data(0),
      A3 => BU2_host_rd_data(0),
      CLK => tx_clk0,
      D => BU2_U0_G_TX_txgen_testgenframe_mux0083,
      Q => BU2_U0_G_TX_txgen_testgentx_Mshreg_data_reg_24_51
    );
  BU2_U0_G_TX_txgen_testgentx_data_reg_23 : FD
    port map (
      D => BU2_U0_G_TX_txgen_testgentx_Mshreg_data_reg_23_52,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgentx_data_reg(23)
    );
  BU2_U0_G_TX_txgen_testgentx_Mshreg_data_reg_23 : SRL16
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => BU2_N1,
      A1 => BU2_host_rd_data(0),
      A2 => BU2_host_rd_data(0),
      A3 => BU2_host_rd_data(0),
      CLK => tx_clk0,
      D => BU2_U0_G_TX_txgen_testgenframe_mux0080,
      Q => BU2_U0_G_TX_txgen_testgentx_Mshreg_data_reg_23_52
    );
  BU2_U0_G_TX_txgen_testgentx_data_reg_22 : FD
    port map (
      D => BU2_U0_G_TX_txgen_testgentx_Mshreg_data_reg_22_53,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgentx_data_reg(22)
    );
  BU2_U0_G_TX_txgen_testgentx_Mshreg_data_reg_22 : SRL16
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => BU2_N1,
      A1 => BU2_host_rd_data(0),
      A2 => BU2_host_rd_data(0),
      A3 => BU2_host_rd_data(0),
      CLK => tx_clk0,
      D => BU2_U0_G_TX_txgen_testgenframe_mux0078,
      Q => BU2_U0_G_TX_txgen_testgentx_Mshreg_data_reg_22_53
    );
  BU2_U0_G_TX_txgen_testgentx_data_reg_20 : FD
    port map (
      D => BU2_U0_G_TX_txgen_testgentx_Mshreg_data_reg_20_54,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgentx_data_reg(20)
    );
  BU2_U0_G_TX_txgen_testgentx_Mshreg_data_reg_20 : SRL16
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => BU2_N1,
      A1 => BU2_host_rd_data(0),
      A2 => BU2_host_rd_data(0),
      A3 => BU2_host_rd_data(0),
      CLK => tx_clk0,
      D => BU2_U0_G_TX_txgen_testgenframe_mux0074,
      Q => BU2_U0_G_TX_txgen_testgentx_Mshreg_data_reg_20_54
    );
  BU2_U0_G_TX_txgen_testgentx_data_reg_19 : FD
    port map (
      D => BU2_U0_G_TX_txgen_testgentx_Mshreg_data_reg_19_55,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgentx_data_reg(19)
    );
  BU2_U0_G_TX_txgen_testgentx_Mshreg_data_reg_19 : SRL16
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => BU2_N1,
      A1 => BU2_host_rd_data(0),
      A2 => BU2_host_rd_data(0),
      A3 => BU2_host_rd_data(0),
      CLK => tx_clk0,
      D => BU2_U0_G_TX_txgen_testgenframe_mux0082,
      Q => BU2_U0_G_TX_txgen_testgentx_Mshreg_data_reg_19_55
    );
  BU2_U0_G_TX_txgen_testgentx_data_reg_21 : FD
    port map (
      D => BU2_U0_G_TX_txgen_testgentx_Mshreg_data_reg_21_56,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgentx_data_reg(21)
    );
  BU2_U0_G_TX_txgen_testgentx_Mshreg_data_reg_21 : SRL16
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => BU2_N1,
      A1 => BU2_host_rd_data(0),
      A2 => BU2_host_rd_data(0),
      A3 => BU2_host_rd_data(0),
      CLK => tx_clk0,
      D => BU2_U0_G_TX_txgen_testgenframe_mux0075,
      Q => BU2_U0_G_TX_txgen_testgentx_Mshreg_data_reg_21_56
    );
  BU2_U0_G_TX_txgen_testgentx_data_reg_18 : FD
    port map (
      D => BU2_U0_G_TX_txgen_testgentx_Mshreg_data_reg_18_57,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgentx_data_reg(18)
    );
  BU2_U0_G_TX_txgen_testgentx_Mshreg_data_reg_18 : SRL16
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => BU2_N1,
      A1 => BU2_host_rd_data(0),
      A2 => BU2_host_rd_data(0),
      A3 => BU2_host_rd_data(0),
      CLK => tx_clk0,
      D => BU2_U0_G_TX_txgen_testgenframe_mux0081,
      Q => BU2_U0_G_TX_txgen_testgentx_Mshreg_data_reg_18_57
    );
  BU2_U0_G_TX_txgen_testgentx_data_reg_17 : FD
    port map (
      D => BU2_U0_G_TX_txgen_testgentx_Mshreg_data_reg_17_58,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgentx_data_reg(17)
    );
  BU2_U0_G_TX_txgen_testgentx_Mshreg_data_reg_17 : SRL16
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => BU2_N1,
      A1 => BU2_host_rd_data(0),
      A2 => BU2_host_rd_data(0),
      A3 => BU2_host_rd_data(0),
      CLK => tx_clk0,
      D => BU2_U0_G_TX_txgen_testgenframe_mux0079,
      Q => BU2_U0_G_TX_txgen_testgentx_Mshreg_data_reg_17_58
    );
  BU2_U0_G_TX_txgen_testgentx_data_reg_16 : FD
    port map (
      D => BU2_U0_G_TX_txgen_testgentx_Mshreg_data_reg_16_59,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgentx_data_reg(16)
    );
  BU2_U0_G_TX_txgen_testgentx_Mshreg_data_reg_16 : SRL16
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => BU2_N1,
      A1 => BU2_host_rd_data(0),
      A2 => BU2_host_rd_data(0),
      A3 => BU2_host_rd_data(0),
      CLK => tx_clk0,
      D => BU2_U0_G_TX_txgen_testgenframe_mux0076,
      Q => BU2_U0_G_TX_txgen_testgentx_Mshreg_data_reg_16_59
    );
  BU2_U0_G_TX_txgen_testgentx_data_reg_15 : FD
    port map (
      D => BU2_U0_G_TX_txgen_testgentx_Mshreg_data_reg_15_60,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgentx_data_reg(15)
    );
  BU2_U0_G_TX_txgen_testgentx_Mshreg_data_reg_15 : SRL16
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => BU2_N1,
      A1 => BU2_host_rd_data(0),
      A2 => BU2_host_rd_data(0),
      A3 => BU2_host_rd_data(0),
      CLK => tx_clk0,
      D => BU2_U0_G_TX_txgen_testgenframe_mux0073,
      Q => BU2_U0_G_TX_txgen_testgentx_Mshreg_data_reg_15_60
    );
  BU2_U0_G_TX_txgen_testgentx_data_reg_14 : FD
    port map (
      D => BU2_U0_G_TX_txgen_testgentx_Mshreg_data_reg_14_61,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgentx_data_reg(14)
    );
  BU2_U0_G_TX_txgen_testgentx_Mshreg_data_reg_14 : SRL16
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => BU2_N1,
      A1 => BU2_host_rd_data(0),
      A2 => BU2_host_rd_data(0),
      A3 => BU2_host_rd_data(0),
      CLK => tx_clk0,
      D => BU2_U0_G_TX_txgen_testgenframe_mux0072,
      Q => BU2_U0_G_TX_txgen_testgentx_Mshreg_data_reg_14_61
    );
  BU2_U0_G_TX_txgen_testgentx_data_reg_13 : FD
    port map (
      D => BU2_U0_G_TX_txgen_testgentx_Mshreg_data_reg_13_62,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgentx_data_reg(13)
    );
  BU2_U0_G_TX_txgen_testgentx_Mshreg_data_reg_13 : SRL16
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => BU2_N1,
      A1 => BU2_host_rd_data(0),
      A2 => BU2_host_rd_data(0),
      A3 => BU2_host_rd_data(0),
      CLK => tx_clk0,
      D => BU2_U0_G_TX_txgen_testgenframe_mux0071,
      Q => BU2_U0_G_TX_txgen_testgentx_Mshreg_data_reg_13_62
    );
  BU2_U0_G_TX_txgen_testgentx_data_reg_11 : FD
    port map (
      D => BU2_U0_G_TX_txgen_testgentx_Mshreg_data_reg_11_63,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgentx_data_reg(11)
    );
  BU2_U0_G_TX_txgen_testgentx_Mshreg_data_reg_11 : SRL16
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => BU2_N1,
      A1 => BU2_host_rd_data(0),
      A2 => BU2_host_rd_data(0),
      A3 => BU2_host_rd_data(0),
      CLK => tx_clk0,
      D => BU2_U0_G_TX_txgen_testgenframe_mux0069,
      Q => BU2_U0_G_TX_txgen_testgentx_Mshreg_data_reg_11_63
    );
  BU2_U0_G_TX_txgen_testgentx_data_reg_10 : FD
    port map (
      D => BU2_U0_G_TX_txgen_testgentx_Mshreg_data_reg_10_64,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgentx_data_reg(10)
    );
  BU2_U0_G_TX_txgen_testgentx_Mshreg_data_reg_10 : SRL16
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => BU2_N1,
      A1 => BU2_host_rd_data(0),
      A2 => BU2_host_rd_data(0),
      A3 => BU2_host_rd_data(0),
      CLK => tx_clk0,
      D => BU2_U0_G_TX_txgen_testgenframe_mux0068,
      Q => BU2_U0_G_TX_txgen_testgentx_Mshreg_data_reg_10_64
    );
  BU2_U0_G_TX_txgen_testgentx_data_reg_12 : FD
    port map (
      D => BU2_U0_G_TX_txgen_testgentx_Mshreg_data_reg_12_65,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgentx_data_reg(12)
    );
  BU2_U0_G_TX_txgen_testgentx_Mshreg_data_reg_12 : SRL16
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => BU2_N1,
      A1 => BU2_host_rd_data(0),
      A2 => BU2_host_rd_data(0),
      A3 => BU2_host_rd_data(0),
      CLK => tx_clk0,
      D => BU2_U0_G_TX_txgen_testgenframe_mux0070,
      Q => BU2_U0_G_TX_txgen_testgentx_Mshreg_data_reg_12_65
    );
  BU2_U0_G_TX_txgen_testgentx_data_reg_9 : FD
    port map (
      D => BU2_U0_G_TX_txgen_testgentx_Mshreg_data_reg_9_66,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgentx_data_reg(9)
    );
  BU2_U0_G_TX_txgen_testgentx_Mshreg_data_reg_9 : SRL16
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => BU2_N1,
      A1 => BU2_host_rd_data(0),
      A2 => BU2_host_rd_data(0),
      A3 => BU2_host_rd_data(0),
      CLK => tx_clk0,
      D => BU2_U0_G_TX_txgen_testgenframe_mux0127,
      Q => BU2_U0_G_TX_txgen_testgentx_Mshreg_data_reg_9_66
    );
  BU2_U0_G_TX_txgen_testgentx_data_reg_8 : FD
    port map (
      D => BU2_U0_G_TX_txgen_testgentx_Mshreg_data_reg_8_67,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgentx_data_reg(8)
    );
  BU2_U0_G_TX_txgen_testgentx_Mshreg_data_reg_8 : SRL16
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => BU2_N1,
      A1 => BU2_host_rd_data(0),
      A2 => BU2_host_rd_data(0),
      A3 => BU2_host_rd_data(0),
      CLK => tx_clk0,
      D => BU2_U0_G_TX_txgen_testgenframe_mux0124,
      Q => BU2_U0_G_TX_txgen_testgentx_Mshreg_data_reg_8_67
    );
  BU2_U0_G_TX_txgen_testgentx_data_reg_6 : FD
    port map (
      D => BU2_U0_G_TX_txgen_testgentx_Mshreg_data_reg_6_68,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgentx_data_reg(6)
    );
  BU2_U0_G_TX_txgen_testgentx_Mshreg_data_reg_6 : SRL16
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => BU2_N1,
      A1 => BU2_host_rd_data(0),
      A2 => BU2_host_rd_data(0),
      A3 => BU2_host_rd_data(0),
      CLK => tx_clk0,
      D => BU2_U0_G_TX_txgen_testgenframe_mux0118,
      Q => BU2_U0_G_TX_txgen_testgentx_Mshreg_data_reg_6_68
    );
  BU2_U0_G_TX_txgen_testgentx_data_reg_5 : FD
    port map (
      D => BU2_U0_G_TX_txgen_testgentx_Mshreg_data_reg_5_69,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgentx_data_reg(5)
    );
  BU2_U0_G_TX_txgen_testgentx_Mshreg_data_reg_5 : SRL16
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => BU2_N1,
      A1 => BU2_host_rd_data(0),
      A2 => BU2_host_rd_data(0),
      A3 => BU2_host_rd_data(0),
      CLK => tx_clk0,
      D => BU2_U0_G_TX_txgen_testgenframe_mux0115,
      Q => BU2_U0_G_TX_txgen_testgentx_Mshreg_data_reg_5_69
    );
  BU2_U0_G_TX_txgen_testgentx_data_reg_7 : FD
    port map (
      D => BU2_U0_G_TX_txgen_testgentx_Mshreg_data_reg_7_70,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgentx_data_reg(7)
    );
  BU2_U0_G_TX_txgen_testgentx_Mshreg_data_reg_7 : SRL16
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => BU2_N1,
      A1 => BU2_host_rd_data(0),
      A2 => BU2_host_rd_data(0),
      A3 => BU2_host_rd_data(0),
      CLK => tx_clk0,
      D => BU2_U0_G_TX_txgen_testgenframe_mux0121,
      Q => BU2_U0_G_TX_txgen_testgentx_Mshreg_data_reg_7_70
    );
  BU2_U0_G_TX_txgen_testgentx_data_reg_4 : FD
    port map (
      D => BU2_U0_G_TX_txgen_testgentx_Mshreg_data_reg_4_71,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgentx_data_reg(4)
    );
  BU2_U0_G_TX_txgen_testgentx_Mshreg_data_reg_4 : SRL16
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => BU2_N1,
      A1 => BU2_host_rd_data(0),
      A2 => BU2_host_rd_data(0),
      A3 => BU2_host_rd_data(0),
      CLK => tx_clk0,
      D => BU2_U0_G_TX_txgen_testgenframe_mux0112,
      Q => BU2_U0_G_TX_txgen_testgentx_Mshreg_data_reg_4_71
    );
  BU2_U0_G_TX_txgen_testgentx_data_reg_3 : FD
    port map (
      D => BU2_U0_G_TX_txgen_testgentx_Mshreg_data_reg_3_72,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgentx_data_reg(3)
    );
  BU2_U0_G_TX_txgen_testgentx_Mshreg_data_reg_3 : SRL16
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => BU2_N1,
      A1 => BU2_host_rd_data(0),
      A2 => BU2_host_rd_data(0),
      A3 => BU2_host_rd_data(0),
      CLK => tx_clk0,
      D => BU2_U0_G_TX_txgen_testgenframe_mux0109,
      Q => BU2_U0_G_TX_txgen_testgentx_Mshreg_data_reg_3_72
    );
  BU2_U0_G_TX_txgen_testgentx_data_reg_1 : FD
    port map (
      D => BU2_U0_G_TX_txgen_testgentx_Mshreg_data_reg_1_73,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgentx_data_reg(1)
    );
  BU2_U0_G_TX_txgen_testgentx_Mshreg_data_reg_1 : SRL16
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => BU2_N1,
      A1 => BU2_host_rd_data(0),
      A2 => BU2_host_rd_data(0),
      A3 => BU2_host_rd_data(0),
      CLK => tx_clk0,
      D => BU2_U0_G_TX_txgen_testgenframe_mux0103,
      Q => BU2_U0_G_TX_txgen_testgentx_Mshreg_data_reg_1_73
    );
  BU2_U0_G_TX_txgen_testgentx_data_reg_0 : FD
    port map (
      D => BU2_U0_G_TX_txgen_testgentx_Mshreg_data_reg_0_74,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgentx_data_reg(0)
    );
  BU2_U0_G_TX_txgen_testgentx_Mshreg_data_reg_0 : SRL16
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => BU2_N1,
      A1 => BU2_host_rd_data(0),
      A2 => BU2_host_rd_data(0),
      A3 => BU2_host_rd_data(0),
      CLK => tx_clk0,
      D => BU2_U0_G_TX_txgen_testgenframe_mux0100,
      Q => BU2_U0_G_TX_txgen_testgentx_Mshreg_data_reg_0_74
    );
  BU2_U0_G_TX_txgen_testgentx_data_reg_2 : FD
    port map (
      D => BU2_U0_G_TX_txgen_testgentx_Mshreg_data_reg_2_75,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgentx_data_reg(2)
    );
  BU2_U0_G_TX_txgen_testgentx_Mshreg_data_reg_2 : SRL16
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => BU2_N1,
      A1 => BU2_host_rd_data(0),
      A2 => BU2_host_rd_data(0),
      A3 => BU2_host_rd_data(0),
      CLK => tx_clk0,
      D => BU2_U0_G_TX_txgen_testgenframe_mux0106,
      Q => BU2_U0_G_TX_txgen_testgentx_Mshreg_data_reg_2_75
    );
  BU2_U0_G_RX_rxgen_calculate_crc_rx_crc32_64_0148_xo_0_Q : LUT4_L
    generic map(
      INIT => X"9669"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_calculate_crc_reg1(16),
      I1 => BU2_U0_G_RX_rxgen_calculate_crc_reg1(8),
      I2 => BU2_U0_G_RX_rxgen_calculate_crc_reg1(7),
      I3 => BU2_U0_G_RX_rxgen_calculate_crc_xor0329,
      LO => BU2_U0_G_RX_rxgen_calculate_crc_N66
    );
  BU2_U0_G_TX_txgen_testgenio_mux0186_13_11 : LUT4_D
    generic map(
      INIT => X"FF5D"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenio_int_crc_mode_300,
      I1 => BU2_N6290,
      I2 => BU2_U0_G_TX_txgen_testgenio_xor0082_map3731,
      I3 => BU2_U0_G_TX_txgen_testgenio_byte_count_out(11),
      LO => BU2_N6681,
      O => BU2_U0_G_TX_txgen_testgenio_N310
    );
  BU2_U0_G_FLOWCONTROL_flwctrl_tx_data_avail_out_0_SW1 : LUT3_L
    generic map(
      INIT => X"FB"
    )
    port map (
      I0 => BU2_U0_G_FLOWCONTROL_flwctrl_tx_mux_control_state_FFd2_258,
      I1 => BU2_U0_G_FLOWCONTROL_flwctrl_tx_data_avail_in_reg(0),
      I2 => BU2_U0_G_FLOWCONTROL_flwctrl_tx_start_int_263,
      LO => BU2_N6330
    );
  BU2_U0_G_TX_txgen_testgenio_and0013_mmx_out3_SW1 : LUT4_D
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenio_int_ifg_delay_lane(6),
      I1 => BU2_U0_G_TX_txgen_testgenio_int_ifg_delay_lane(5),
      I2 => BU2_U0_G_TX_txgen_testgenio_int_ifg_delay_lane(3),
      I3 => BU2_N6328,
      LO => BU2_N6680,
      O => BU2_N6075
    );
  BU2_U0_G_RX_rxgen_address_decoding_and0003158 : LUT4_D
    generic map(
      INIT => X"0080"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_address_decoding_and00031_map3709,
      I1 => BU2_U0_G_RX_rxgen_address_decoding_and00031_map3702,
      I2 => BU2_U0_G_RX_rxgen_decode_length(15),
      I3 => BU2_N6280,
      LO => BU2_N6679,
      O => BU2_U0_G_RX_rxgen_address_decoding_N01
    );
  BU2_U0_G_TX_txgen_testgenio_last_bytes_0_73 : LUT4_L
    generic map(
      INIT => X"0001"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenio_int_data_avail(6),
      I1 => BU2_U0_G_TX_txgen_testgenio_int_data_avail(5),
      I2 => BU2_U0_G_TX_txgen_testgenio_int_data_avail(4),
      I3 => BU2_N6254,
      LO => BU2_U0_G_TX_txgen_testgenio_last_bytes_0_map3670
    );
  BU2_U0_rsgen_G_RX_detect_link_fail_or000234 : LUT4_D
    generic map(
      INIT => X"0213"
    )
    port map (
      I0 => BU2_U0_rsgen_G_RX_detect_link_fail_or0002_map3634,
      I1 => BU2_U0_rsgen_G_RX_detect_link_fail_seq_cnt(2),
      I2 => BU2_N6246,
      I3 => BU2_N6245,
      LO => BU2_N6678,
      O => BU2_U0_rsgen_G_RX_detect_link_fail_or0002
    );
  BU2_U0_G_TX_txgen_testgenio_add_gap_SW0_SW0 : LUT4_L
    generic map(
      INIT => X"FF7F"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenio_tx_state_FFd2_267,
      I1 => BU2_U0_G_TX_txgen_testgenio_start_ifg_332,
      I2 => BU2_U0_G_TX_txgen_testgenio_last_d_a(4),
      I3 => BU2_U0_G_TX_txgen_testgenio_tx_state_FFd3_269,
      LO => BU2_N6201
    );
  BU2_U0_G_TX_txgen_testgenio_and0013_mmx_out1_SW0_SW1_SW0 : LUT2_D
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenio_int_ifg_delay_lane(3),
      I1 => BU2_U0_G_TX_txgen_testgenio_int_ifg_delay_lane(4),
      LO => BU2_N6677,
      O => BU2_N6196
    );
  BU2_U0_G_TX_txgen_testgenio_and0013_mmx_out4_SW0_SW1_SW0 : LUT3_L
    generic map(
      INIT => X"E8"
    )
    port map (
      I0 => BU2_N6161,
      I1 => BU2_U0_G_TX_txgen_testgenio_int_ifg_delay_lane(2),
      I2 => BU2_U0_G_TX_txgen_testgenio_int_ifg_delay_lane(1),
      LO => BU2_N6193
    );
  BU2_U0_G_TX_txgen_testgenio_and0013_mmx_out4_SW0_SW0_SW1 : LUT4_L
    generic map(
      INIT => X"FFF8"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenio_min_pkt_len_reached_337,
      I1 => BU2_U0_G_TX_txgen_testgenio_min_pkt_len_past_334,
      I2 => BU2_N6161,
      I3 => BU2_U0_G_TX_txgen_testgenio_int_ifg_delay_lane(1),
      LO => BU2_N6191
    );
  BU2_U0_G_TX_txgen_testgenio_Msub_addsub0001_cy_4_11 : LUT4_D
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenio_int_ifg_delay_lane(5),
      I1 => BU2_U0_G_TX_txgen_testgenio_int_ifg_delay_lane(4),
      I2 => BU2_U0_G_TX_txgen_testgenio_int_ifg_delay_lane(3),
      I3 => BU2_U0_G_TX_txgen_testgenio_Msub_addsub0001_cy_1_Q,
      LO => BU2_N6676,
      O => BU2_U0_G_TX_txgen_testgenio_Msub_addsub0001_cy_4_Q
    );
  BU2_U0_G_TX_txgen_testgenio_and0013_mmx_out3 : LUT4_D
    generic map(
      INIT => X"56A6"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenio_int_ifg_delay_lane(7),
      I1 => BU2_N6177,
      I2 => BU2_U0_G_TX_txgen_testgenio_ext_col2,
      I3 => BU2_N6178,
      LO => BU2_N6675,
      O => BU2_U0_G_TX_txgen_testgenio_and0013_mmx_out3_94
    );
  BU2_U0_G_TX_txgen_testgenio_and0013_mmx_out : LUT4_D
    generic map(
      INIT => X"56A6"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenio_int_ifg_delay_lane(6),
      I1 => BU2_N6174,
      I2 => BU2_U0_G_TX_txgen_testgenio_ext_col2,
      I3 => BU2_N6175,
      LO => BU2_N6674,
      O => BU2_U0_G_TX_txgen_testgenio_and0013_mmx_out_93
    );
  BU2_U0_G_TX_txgen_testgenio_and0013_mmx_out1 : LUT4_D
    generic map(
      INIT => X"56A6"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenio_int_ifg_delay_lane(5),
      I1 => BU2_N6171,
      I2 => BU2_U0_G_TX_txgen_testgenio_ext_col2,
      I3 => BU2_N6172,
      LO => BU2_N6673,
      O => BU2_U0_G_TX_txgen_testgenio_and0013_mmx_out1_92
    );
  BU2_U0_G_FLOWCONTROL_flwctrl_tx_data_avail_out_7_3_SW0 : LUT4_D
    generic map(
      INIT => X"AEAF"
    )
    port map (
      I0 => BU2_U0_G_FLOWCONTROL_flwctrl_tx_data_count_1_1_77,
      I1 => BU2_U0_G_FLOWCONTROL_flwctrl_tx_start_control_262,
      I2 => BU2_U0_G_FLOWCONTROL_flwctrl_tx_state_count_FFd1_257,
      I3 => BU2_U0_G_FLOWCONTROL_flwctrl_tx_state_count_FFd2_256,
      LO => BU2_N6672,
      O => BU2_N6166
    );
  BU2_U0_G_TX_txgen_testgenio_and00131 : LUT4_D
    generic map(
      INIT => X"1333"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenio_min_pkt_len_reached_337,
      I1 => BU2_N6161,
      I2 => BU2_U0_G_TX_txgen_testgenio_min_pkt_len_past_334,
      I3 => BU2_U0_int_tx_data_avail(3),
      LO => BU2_N6671,
      O => BU2_U0_G_TX_txgen_testgenio_and0013
    );
  BU2_U0_G_TX_txgen_testgenio_ext_c1_SW0 : LUT3_D
    generic map(
      INIT => X"FE"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenio_ifg_delay_is_4_319,
      I1 => BU2_U0_G_TX_txgen_testgenio_int_ifg_delay_lane(0),
      I2 => BU2_U0_G_TX_txgen_testgenio_int_crc_mode_1_76,
      LO => BU2_N6670,
      O => BU2_N6161
    );
  BU2_U0_G_TX_txgen_testgenio_int_data_ack22_SW0 : LUT3_L
    generic map(
      INIT => X"80"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenio_N1,
      I1 => BU2_U0_G_TX_txgen_tx_en_reg_358,
      I2 => configuration_vector_392(65),
      LO => BU2_N6130
    );
  BU2_U0_G_TX_txgen_testgenio_tx_state_FFd3_In65_SW0 : LUT4_L
    generic map(
      INIT => X"0C04"
    )
    port map (
      I0 => BU2_N6159,
      I1 => BU2_U0_G_TX_txgen_testgenio_N1,
      I2 => BU2_U0_G_TX_txgen_testgenio_tx_state_FFd3_269,
      I3 => BU2_U0_G_TX_txgen_testgenio_tx_state_FFd3_In_map3811,
      LO => BU2_N6148
    );
  BU2_U0_G_TX_txgen_testgenio_add_gap_SW1 : LUT3_D
    generic map(
      INIT => X"53"
    )
    port map (
      I0 => BU2_N6146,
      I1 => BU2_N6145,
      I2 => BU2_N6079,
      LO => BU2_N6669,
      O => BU2_N6110
    );
  BU2_U0_G_TX_txgen_testgenio_ext_d_SW0_SW0 : LUT3_L
    generic map(
      INIT => X"8F"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenio_int_crc_mode_1_76,
      I1 => BU2_U0_G_TX_txgen_testgenio_max_pkt_len_reached_311,
      I2 => BU2_U0_G_TX_txgen_testgenio_min_pkt_len_reached_337,
      LO => BU2_N6125
    );
  BU2_U0_G_TX_txgen_testgenio_bytes_to_drop_1_Q : LUT4_D
    generic map(
      INIT => X"0203"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenio_last_d_a(4),
      I1 => BU2_U0_G_TX_txgen_testgenio_last_d_a(6),
      I2 => BU2_U0_G_TX_txgen_testgenio_last_d_a(5),
      I3 => BU2_N6086,
      LO => BU2_N6668,
      O => BU2_U0_G_TX_txgen_testgenio_bytes_to_drop(1)
    );
  BU2_U0_G_TX_txgen_testgenio_bytes_to_drop_0_SW0 : LUT4_L
    generic map(
      INIT => X"0F0E"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenio_last_d_a(1),
      I1 => BU2_U0_G_TX_txgen_testgenio_last_d_a(2),
      I2 => BU2_U0_G_TX_txgen_testgenio_last_d_a(3),
      I3 => BU2_U0_G_TX_txgen_testgenio_last_d_a(0),
      LO => BU2_N6084
    );
  BU2_U0_G_TX_txgen_testgenio_bytes_to_drop_2_SW0 : LUT3_L
    generic map(
      INIT => X"02"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenio_last_d_a(1),
      I1 => BU2_U0_G_TX_txgen_testgenio_last_d_a(3),
      I2 => BU2_U0_G_TX_txgen_testgenio_last_d_a(2),
      LO => BU2_N6082
    );
  BU2_U0_G_TX_txgen_testgenio_Msub_addsub0001_cy_1_11 : LUT2_D
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenio_int_ifg_delay_lane(2),
      I1 => BU2_U0_G_TX_txgen_testgenio_int_ifg_delay_lane(1),
      LO => BU2_N6667,
      O => BU2_U0_G_TX_txgen_testgenio_Msub_addsub0001_cy_1_Q
    );
  BU2_U0_G_TX_txgen_testgenio_Msub_addsub0000_cy_1_11 : LUT2_D
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenio_int_ifg_delay_lane(2),
      I1 => BU2_U0_G_TX_txgen_testgenio_int_ifg_delay_lane(1),
      LO => BU2_N6666,
      O => BU2_U0_G_TX_txgen_testgenio_Msub_addsub0000_cy_1_Q
    );
  BU2_U0_G_TX_txgen_testgenio_not0034_SW1 : LUT4_L
    generic map(
      INIT => X"7340"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenio_int_ifs_mode_304,
      I1 => BU2_U0_G_TX_txgen_testgenio_no_ifg_delay_339,
      I2 => BU2_U0_G_TX_txgen_testgenio_inv_start_lane_85,
      I3 => BU2_U0_G_TX_txgen_testgenio_ext_swap_reg_327,
      LO => BU2_N5981
    );
  BU2_U0_G_TX_txgen_testgenio_inv_start_lane_SW1 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenio_last_d_a(3),
      I1 => BU2_U0_G_TX_txgen_testgenio_int_start_lane_328,
      LO => BU2_N5978
    );
  BU2_U0_G_TX_txgen_testgenio_ext_c1 : LUT4_D
    generic map(
      INIT => X"E444"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenio_min_pkt_len_past_334,
      I1 => BU2_U0_G_TX_txgen_testgenio_int_crc_mode_300,
      I2 => BU2_U0_int_tx_data_avail(3),
      I3 => BU2_U0_G_TX_txgen_testgenio_min_pkt_len_reached_337,
      LO => BU2_N6665,
      O => BU2_U0_G_TX_txgen_testgenio_ext_c
    );
  BU2_U0_G_FLOWCONTROL_flwctrl_tx_data_avail_out_7_11 : LUT4_D
    generic map(
      INIT => X"F020"
    )
    port map (
      I0 => BU2_U0_G_FLOWCONTROL_flwctrl_tx_state_count_FFd2_256,
      I1 => BU2_U0_G_FLOWCONTROL_flwctrl_tx_start_control_262,
      I2 => BU2_U0_G_FLOWCONTROL_flwctrl_tx_mux_control_state_FFd2_2_86,
      I3 => BU2_U0_G_FLOWCONTROL_flwctrl_tx_state_count_FFd1_257,
      LO => BU2_N6664,
      O => BU2_U0_G_FLOWCONTROL_flwctrl_tx_N41
    );
  BU2_U0_G_FLOWCONTROL_flwctrl_tx_data_avail_out_7_21 : LUT2_D
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => BU2_U0_G_FLOWCONTROL_flwctrl_tx_mux_control_state_FFd2_2_86,
      I1 => BU2_U0_G_FLOWCONTROL_flwctrl_tx_start_int_263,
      LO => BU2_N6663,
      O => BU2_U0_G_FLOWCONTROL_flwctrl_tx_N61
    );
  BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_pause_tx_pause_control_i_and00001 : LUT3_D
    generic map(
      INIT => X"20"
    )
    port map (
      I0 => BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_pause_tx_pause_control_i_good_frame_in_tx_252,
      I1 => BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_pause_tx_pause_control_i_good_frame_in_tx_reg_251,
      I2 => BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_pause_rx_pause_control_i_pause_req_to_tx_113,
      LO => BU2_N6662,
      O => BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_pause_tx_pause_control_i_and0000
    );
  BU2_U0_G_TX_txgen_testgenio_ifg_ext_count_mux0000_0_SW0 : LUT3_L
    generic map(
      INIT => X"72"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenio_N5,
      I1 => BU2_U0_G_TX_txgen_testgenio_int_ifg_delay_lane(1),
      I2 => BU2_U0_G_TX_txgen_testgenio_ifg_ext_count(0),
      LO => BU2_N5855
    );
  BU2_U0_G_TX_txgen_testgenio_and002211 : LUT3_D
    generic map(
      INIT => X"20"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenio_reg_max_346,
      I1 => BU2_U0_G_TX_txgen_testgenio_int_crc_mode_300,
      I2 => NlwRenamedSig_OI_tx_statistics_vector_19_Q,
      LO => BU2_N6661,
      O => BU2_U0_G_TX_txgen_testgenio_xor0011
    );
  BU2_U0_G_FLOWCONTROL_flwctrl_tx_start_enabled1 : LUT2_D
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => BU2_U0_G_FLOWCONTROL_flwctrl_tx_start_reg_264,
      I1 => BU2_U0_G_FLOWCONTROL_flwctrl_tx_start_disable_261,
      LO => BU2_N6660,
      O => BU2_U0_G_FLOWCONTROL_flwctrl_tx_start_enabled
    );
  BU2_U0_G_FLOWCONTROL_flwctrl_tx_mux_control_state_FFd1_In25 : LUT4_L
    generic map(
      INIT => X"F020"
    )
    port map (
      I0 => BU2_U0_G_FLOWCONTROL_flwctrl_tx_state_count_FFd2_In_map3017,
      I1 => BU2_U0_G_FLOWCONTROL_flwctrl_tx_pause_req_int_265,
      I2 => BU2_U0_G_FLOWCONTROL_flwctrl_tx_mux_control_state_FFd1_In_map3786,
      I3 => BU2_U0_G_FLOWCONTROL_flwctrl_control_complete,
      LO => BU2_U0_G_FLOWCONTROL_flwctrl_tx_mux_control_state_FFd1_In_map3787
    );
  BU2_U0_G_TX_txgen_testgenio_int_error10 : LUT4_L
    generic map(
      INIT => X"FF20"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenio_reg_min_317,
      I1 => BU2_U0_G_TX_txgen_testgenio_reg_min_past_314,
      I2 => BU2_U0_G_TX_txgen_testgenio_state4,
      I3 => BU2_U0_G_TX_txgen_testgenio_state3,
      LO => BU2_U0_G_TX_txgen_testgenio_int_error_map3772
    );
  BU2_U0_G_TX_txgen_testgenio_mux0154_0_52 : LUT4_L
    generic map(
      INIT => X"FF89"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenio_bytes_to_drop(1),
      I1 => BU2_U0_G_TX_txgen_testgenio_dic(0),
      I2 => BU2_U0_G_TX_txgen_testgenio_bytes_to_drop(0),
      I3 => BU2_U0_G_TX_txgen_testgenio_bytes_to_drop(2),
      LO => BU2_U0_G_TX_txgen_testgenio_mux0154_0_map3763
    );
  BU2_U0_G_TX_txgen_testgenio_mux0191_SW0 : LUT4_L
    generic map(
      INIT => X"C0EA"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenio_max_pkt_len_reached_311,
      I1 => BU2_U0_G_TX_txgen_testgenio_min_pkt_len_reached_337,
      I2 => BU2_U0_G_TX_txgen_testgenio_N410,
      I3 => BU2_U0_G_TX_txgen_testgenio_tx_state_FFd2_267,
      LO => BU2_N5631
    );
  BU2_U0_G_TX_txgen_testgenio_xor008212 : LUT4_L
    generic map(
      INIT => X"7FFF"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenio_byte_count_out(2),
      I1 => BU2_U0_G_TX_txgen_testgenio_byte_count_out(10),
      I2 => BU2_U0_G_TX_txgen_testgenio_byte_count_out(3),
      I3 => BU2_U0_G_TX_txgen_testgenio_byte_count_out(4),
      LO => BU2_U0_G_TX_txgen_testgenio_xor0082_map3718
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_Mxor_xor0451_Result1 : LUT2_D
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crcgen_reg1(3),
      I1 => BU2_U0_G_TX_txgen_testgenframe_crcgen_reg1(6),
      LO => BU2_N6659,
      O => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0451
    );
  BU2_U0_G_RX_rxgen_calculate_crc_Mxor_xor0369_Result1 : LUT2_D
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_calculate_crc_reg1(3),
      I1 => BU2_U0_G_RX_rxgen_calculate_crc_reg1(6),
      LO => BU2_N6658,
      O => BU2_U0_G_RX_rxgen_calculate_crc_xor0369
    );
  BU2_U0_G_FLOWCONTROL_flwctrl_tx_control_complete1 : LUT2_D
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => BU2_U0_G_FLOWCONTROL_flwctrl_tx_data_count(0),
      I1 => BU2_U0_G_FLOWCONTROL_flwctrl_tx_data_count(1),
      LO => BU2_N6657,
      O => BU2_U0_G_FLOWCONTROL_flwctrl_control_complete
    );
  BU2_U0_G_TX_txgen_testgenio_last_bytes_0_40 : LUT4_L
    generic map(
      INIT => X"9001"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenio_int_data_avail(5),
      I1 => BU2_U0_G_TX_txgen_testgenio_int_data_avail(6),
      I2 => BU2_U0_G_TX_txgen_testgenio_int_data_avail(3),
      I3 => BU2_U0_G_TX_txgen_testgenio_int_data_avail(4),
      LO => BU2_U0_G_TX_txgen_testgenio_last_bytes_0_map3657
    );
  BU2_U0_G_RX_rxgen_address_decoding_and0002_SW0 : LUT4_L
    generic map(
      INIT => X"F080"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_address_decoding_add_match_upper_205,
      I1 => BU2_U0_G_RX_rxgen_address_decoding_add_match_lower_204,
      I2 => BU2_U0_G_RX_rxgen_address_decoding_cmp_eq0000,
      I3 => BU2_U0_G_RX_rxgen_address_decoding_multicast_pause_206,
      LO => BU2_N5316
    );
  BU2_U0_G_TX_txgen_testgenio_mux0154_1_SW1 : LUT4_L
    generic map(
      INIT => X"AF8C"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenio_start_reg_341,
      I1 => BU2_U0_G_TX_txgen_testgenio_dic(0),
      I2 => BU2_U0_G_TX_txgen_testgenio_state1,
      I3 => BU2_U0_G_TX_txgen_testgenio_bytes_to_drop(1),
      LO => BU2_N5314
    );
  BU2_U0_G_TX_txgen_testgenio_ifg_ext_count_Msub_sub0000_cy_4_11 : LUT4_D
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenio_ifg_ext_count(2),
      I1 => BU2_U0_G_TX_txgen_testgenio_ifg_ext_count_Msub_sub0000_cy_1_Q,
      I2 => BU2_U0_G_TX_txgen_testgenio_ifg_ext_count(3),
      I3 => BU2_U0_G_TX_txgen_testgenio_ifg_ext_count(4),
      LO => BU2_N6656,
      O => BU2_U0_G_TX_txgen_testgenio_ifg_ext_count_Msub_sub0000_cy_4_Q
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_TX_CRC32_64_0162_xo_4_1 : LUT4_L
    generic map(
      INIT => X"6996"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0332,
      I1 => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0335,
      I2 => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0336,
      I3 => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0337,
      LO => BU2_U0_G_TX_txgen_testgenframe_crcgen_TX_CRC32_64_0162_xo(4)
    );
  BU2_U0_G_RX_rxgen_calculate_crc_rx_crc32_64_0136_xo_4_1 : LUT4_L
    generic map(
      INIT => X"6996"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_calculate_crc_xor0287,
      I1 => BU2_U0_G_RX_rxgen_calculate_crc_xor0290,
      I2 => BU2_U0_G_RX_rxgen_calculate_crc_xor0291,
      I3 => BU2_U0_G_RX_rxgen_calculate_crc_xor0292,
      LO => BU2_U0_G_RX_rxgen_calculate_crc_rx_crc32_64_0136_xo(4)
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_Mxor_xor0265_Result1 : LUT3_D
    generic map(
      INIT => X"96"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(21),
      I1 => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(25),
      I2 => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(8),
      LO => BU2_N6655,
      O => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0265
    );
  BU2_U0_G_RX_rxgen_calculate_crc_Mxor_xor0230_Result1 : LUT3_D
    generic map(
      INIT => X"96"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_decode_crc_data(21),
      I1 => BU2_U0_G_RX_rxgen_decode_crc_data(25),
      I2 => BU2_U0_G_RX_rxgen_decode_crc_data(8),
      LO => BU2_N6654,
      O => BU2_U0_G_RX_rxgen_calculate_crc_xor0230
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_Mxor_xor0199_Result1 : LUT2_D
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(24),
      I1 => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(30),
      LO => BU2_N6653,
      O => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0199
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_Mxor_xor0250_Result1 : LUT2_D
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(12),
      I1 => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(23),
      LO => BU2_N6652,
      O => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0250
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_Mxor_xor0345_Result1 : LUT2_L
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crcgen_reg1(1),
      I1 => BU2_U0_G_TX_txgen_testgenframe_crcgen_reg1(20),
      LO => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0345
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_Mxor_xor0366_Result1 : LUT2_D
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crcgen_reg1(0),
      I1 => BU2_U0_G_TX_txgen_testgenframe_crcgen_reg1(22),
      LO => BU2_N6651,
      O => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0366
    );
  BU2_U0_G_RX_rxgen_calculate_crc_Mxor_xor0300_Result1 : LUT2_L
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_calculate_crc_reg1(1),
      I1 => BU2_U0_G_RX_rxgen_calculate_crc_reg1(20),
      LO => BU2_U0_G_RX_rxgen_calculate_crc_xor0300
    );
  BU2_U0_G_RX_rxgen_calculate_crc_Mxor_xor0321_Result1 : LUT2_D
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_calculate_crc_reg1(0),
      I1 => BU2_U0_G_RX_rxgen_calculate_crc_reg1(22),
      LO => BU2_N6650,
      O => BU2_U0_G_RX_rxgen_calculate_crc_xor0321
    );
  BU2_U0_G_RX_rxgen_synchronise_or0000183 : LUT4_L
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_synchronise_or0000_map3567,
      I1 => BU2_U0_G_RX_rxgen_synchronise_or0000_map3572,
      I2 => BU2_U0_G_RX_rxgen_synchronise_or0000_map3596,
      I3 => BU2_U0_G_RX_rxgen_synchronise_or0000_map3621,
      LO => BU2_U0_G_RX_rxgen_synchronise_or0000_map3623
    );
  BU2_U0_G_RX_rxgen_synchronise_or0000101 : LUT4_L
    generic map(
      INIT => X"0080"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_synchronise_rxd_reg1(48),
      I1 => BU2_U0_G_RX_rxgen_synchronise_rxd_reg1(49),
      I2 => BU2_U0_G_RX_rxgen_synchronise_rxd_reg1(50),
      I3 => BU2_U0_G_RX_rxgen_synchronise_rxd_reg1(51),
      LO => BU2_U0_G_RX_rxgen_synchronise_or0000_map3600
    );
  BU2_U0_G_RX_rxgen_synchronise_or000028 : LUT4_L
    generic map(
      INIT => X"8000"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_synchronise_rxc_reg1(5),
      I1 => BU2_U0_G_RX_rxgen_synchronise_rxc_reg1(6),
      I2 => BU2_U0_G_RX_rxgen_synchronise_rxc_reg1(7),
      I3 => BU2_U0_G_RX_rxgen_synchronise_rxd_reg1(32),
      LO => BU2_U0_G_RX_rxgen_synchronise_or0000_map3576
    );
  BU2_U0_G_RX_rxgen_error_detection_and00071116 : LUT3_L
    generic map(
      INIT => X"FB"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_calculate_crc_reg1(6),
      I1 => BU2_U0_G_RX_rxgen_calculate_crc_reg1(13),
      I2 => BU2_U0_G_RX_rxgen_calculate_crc_reg1(14),
      LO => BU2_U0_G_RX_rxgen_error_detection_and000711_map3555
    );
  BU2_U0_G_RX_rxgen_error_detection_and000611139 : LUT3_D
    generic map(
      INIT => X"FE"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_error_detection_and0006111_map3446,
      I1 => BU2_U0_G_RX_rxgen_error_detection_and0006111_map3440,
      I2 => BU2_U0_G_RX_rxgen_error_detection_and0006111_map3437,
      LO => BU2_N6649,
      O => BU2_U0_G_RX_rxgen_error_detection_N22
    );
  BU2_U0_G_RX_rxgen_synchronise_not00021_SW0 : LUT4_L
    generic map(
      INIT => X"FF7F"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_synchronise_rxd_reg1(37),
      I1 => BU2_U0_G_RX_rxgen_synchronise_rxc_reg1(4),
      I2 => BU2_U0_G_RX_rxgen_synchronise_N3,
      I3 => BU2_U0_G_RX_rxgen_synchronise_rxd_reg1(34),
      LO => BU2_N3927
    );
  BU2_U0_G_RX_rxgen_synchronise_or0000111 : LUT3_D
    generic map(
      INIT => X"80"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_synchronise_rxd_reg1(39),
      I1 => BU2_U0_G_RX_rxgen_synchronise_rxd_reg1(36),
      I2 => BU2_U0_G_RX_rxgen_synchronise_rxd_reg1(35),
      LO => BU2_N6648,
      O => BU2_U0_G_RX_rxgen_synchronise_N3
    );
  BU2_U0_G_RX_rxgen_decode_and004911 : LUT3_D
    generic map(
      INIT => X"01"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_decode_terminate_flags(0),
      I1 => BU2_U0_G_RX_rxgen_decode_terminate_flag_212,
      I2 => BU2_U0_G_RX_rxgen_decode_terminate_flags(1),
      LO => BU2_N6647,
      O => BU2_U0_G_RX_rxgen_decode_N60
    );
  BU2_U0_G_FLOWCONTROL_flwctrl_tx_data_out_31_11 : LUT3_D
    generic map(
      INIT => X"20"
    )
    port map (
      I0 => BU2_U0_G_FLOWCONTROL_flwctrl_tx_data_count(0),
      I1 => BU2_U0_G_FLOWCONTROL_flwctrl_tx_data_count(1),
      I2 => BU2_U0_G_FLOWCONTROL_flwctrl_tx_mux_control_state_FFd2_258,
      LO => BU2_N6646,
      O => BU2_U0_G_FLOWCONTROL_flwctrl_tx_N31
    );
  BU2_U0_G_FLOWCONTROL_flwctrl_tx_data_out_63_11 : LUT3_D
    generic map(
      INIT => X"02"
    )
    port map (
      I0 => BU2_U0_G_FLOWCONTROL_flwctrl_tx_mux_control_state_FFd2_258,
      I1 => BU2_U0_G_FLOWCONTROL_flwctrl_tx_data_count(1),
      I2 => BU2_U0_G_FLOWCONTROL_flwctrl_tx_data_count(0),
      LO => BU2_N6645,
      O => BU2_U0_G_FLOWCONTROL_flwctrl_tx_N21
    );
  BU2_U0_G_FLOWCONTROL_flwctrl_tx_state_count_FFd2_In63_SW0_f5 : MUXF5
    port map (
      I0 => BU2_N6644,
      I1 => BU2_U0_G_FLOWCONTROL_flwctrl_tx_state_count_FFd1_257,
      S => BU2_U0_G_FLOWCONTROL_flwctrl_tx_state_count_FFd2_In_map3013,
      O => BU2_N6419
    );
  BU2_U0_G_FLOWCONTROL_flwctrl_tx_state_count_FFd2_In63_SW01 : LUT4
    generic map(
      INIT => X"FF23"
    )
    port map (
      I0 => BU2_U0_G_FLOWCONTROL_flwctrl_tx_start_disable_261,
      I1 => BU2_U0_G_FLOWCONTROL_flwctrl_tx_start_control_262,
      I2 => BU2_U0_G_FLOWCONTROL_flwctrl_tx_start_reg_264,
      I3 => BU2_U0_G_FLOWCONTROL_flwctrl_tx_state_count_FFd1_257,
      O => BU2_N6644
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_TX_CRC32_64_0157_xo_1_f5 : MUXF5
    port map (
      I0 => BU2_N6642,
      I1 => BU2_N6641,
      S => BU2_U0_G_TX_txgen_testgenframe_crcgen_setb(11),
      O => BU2_U0_G_TX_txgen_testgenframe_crcgen_N27
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_TX_CRC32_64_0157_xo_1_2 : LUT4
    generic map(
      INIT => X"9669"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crcgen_reg1(1),
      I1 => BU2_U0_G_TX_txgen_testgenframe_crcgen_reg1(26),
      I2 => BU2_U0_G_TX_txgen_testgenframe_crcgen_seta(11),
      I3 => BU2_U0_G_TX_txgen_testgenframe_crcgen_reg1(16),
      O => BU2_N6642
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_TX_CRC32_64_0157_xo_1_1 : LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crcgen_reg1(1),
      I1 => BU2_U0_G_TX_txgen_testgenframe_crcgen_reg1(26),
      I2 => BU2_U0_G_TX_txgen_testgenframe_crcgen_seta(11),
      I3 => BU2_U0_G_TX_txgen_testgenframe_crcgen_reg1(16),
      O => BU2_N6641
    );
  BU2_U0_G_RX_rxgen_calculate_crc_rx_crc32_64_0128_xo_1_f5 : MUXF5
    port map (
      I0 => BU2_N6640,
      I1 => BU2_N6639,
      S => BU2_U0_G_RX_rxgen_calculate_crc_setb(10),
      O => BU2_U0_G_RX_rxgen_calculate_crc_N23
    );
  BU2_U0_G_RX_rxgen_calculate_crc_rx_crc32_64_0128_xo_1_2 : LUT4
    generic map(
      INIT => X"9669"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_calculate_crc_reg1(20),
      I1 => BU2_U0_G_RX_rxgen_calculate_crc_reg1(30),
      I2 => BU2_U0_G_RX_rxgen_calculate_crc_seta(10),
      I3 => BU2_U0_G_RX_rxgen_calculate_crc_reg1(7),
      O => BU2_N6640
    );
  BU2_U0_G_RX_rxgen_calculate_crc_rx_crc32_64_0128_xo_1_1 : LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_calculate_crc_reg1(20),
      I1 => BU2_U0_G_RX_rxgen_calculate_crc_reg1(30),
      I2 => BU2_U0_G_RX_rxgen_calculate_crc_seta(10),
      I3 => BU2_U0_G_RX_rxgen_calculate_crc_reg1(7),
      O => BU2_N6639
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_mux0121_f5 : MUXF5
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crcgen_reg1(30),
      I1 => BU2_N6636,
      S => BU2_U0_G_TX_txgen_testgenframe_crcgen_enable_shift8_89,
      O => BU2_U0_G_TX_txgen_testgenframe_crcgen_mux0121
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_mux01211 : LUT4
    generic map(
      INIT => X"9669"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0298,
      I1 => BU2_U0_G_TX_txgen_testgenframe_crcgen_reg2(31),
      I2 => BU2_U0_G_TX_txgen_testgenframe_crcgen_last_data_reg(0),
      I3 => BU2_U0_G_TX_txgen_testgenframe_crcgen_reg2(22),
      O => BU2_N6636
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_mux0120_f5 : MUXF5
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crcgen_reg1(25),
      I1 => BU2_N6635,
      S => BU2_U0_G_TX_txgen_testgenframe_crcgen_enable_shift8_89,
      O => BU2_U0_G_TX_txgen_testgenframe_crcgen_mux0120
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_mux01201 : LUT4
    generic map(
      INIT => X"9669"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0296,
      I1 => BU2_U0_G_TX_txgen_testgenframe_crcgen_reg2(27),
      I2 => BU2_U0_G_TX_txgen_testgenframe_crcgen_last_data_reg(4),
      I3 => BU2_U0_G_TX_txgen_testgenframe_crcgen_reg2(17),
      O => BU2_N6635
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_mux0118_f5 : MUXF5
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crcgen_reg1(19),
      I1 => BU2_N6634,
      S => BU2_U0_G_TX_txgen_testgenframe_crcgen_enable_shift8_89,
      O => BU2_U0_G_TX_txgen_testgenframe_crcgen_mux0118
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_mux01181 : LUT4
    generic map(
      INIT => X"9669"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0395,
      I1 => BU2_U0_G_TX_txgen_testgenframe_crcgen_reg2(31),
      I2 => BU2_U0_G_TX_txgen_testgenframe_crcgen_last_data_reg(0),
      I3 => BU2_U0_G_TX_txgen_testgenframe_crcgen_reg2(11),
      O => BU2_N6634
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_TX_CRC32_64_0153_xo_1_f5 : MUXF5
    port map (
      I0 => BU2_N6633,
      I1 => BU2_N6632,
      S => BU2_U0_G_TX_txgen_testgenframe_crcgen_setb(10),
      O => BU2_U0_G_TX_txgen_testgenframe_crcgen_N23
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_TX_CRC32_64_0153_xo_1_2 : LUT4
    generic map(
      INIT => X"9669"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crcgen_reg1(20),
      I1 => BU2_U0_G_TX_txgen_testgenframe_crcgen_reg1(30),
      I2 => BU2_U0_G_TX_txgen_testgenframe_crcgen_seta(10),
      I3 => BU2_U0_G_TX_txgen_testgenframe_crcgen_reg1(27),
      O => BU2_N6633
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_TX_CRC32_64_0153_xo_1_1 : LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crcgen_reg1(20),
      I1 => BU2_U0_G_TX_txgen_testgenframe_crcgen_reg1(30),
      I2 => BU2_U0_G_TX_txgen_testgenframe_crcgen_seta(10),
      I3 => BU2_U0_G_TX_txgen_testgenframe_crcgen_reg1(27),
      O => BU2_N6632
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_TX_CRC32_64_0178_xo_1_f5 : MUXF5
    port map (
      I0 => BU2_N6631,
      I1 => BU2_N6630,
      S => BU2_U0_G_TX_txgen_testgenframe_crcgen_setb(29),
      O => BU2_U0_G_TX_txgen_testgenframe_crcgen_N111
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_TX_CRC32_64_0178_xo_1_2 : LUT4
    generic map(
      INIT => X"9669"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crcgen_reg1(13),
      I1 => BU2_U0_G_TX_txgen_testgenframe_crcgen_reg1(25),
      I2 => BU2_U0_G_TX_txgen_testgenframe_crcgen_seta(29),
      I3 => BU2_U0_G_TX_txgen_testgenframe_crcgen_reg1(12),
      O => BU2_N6631
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_TX_CRC32_64_0178_xo_1_1 : LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crcgen_reg1(13),
      I1 => BU2_U0_G_TX_txgen_testgenframe_crcgen_reg1(25),
      I2 => BU2_U0_G_TX_txgen_testgenframe_crcgen_seta(29),
      I3 => BU2_U0_G_TX_txgen_testgenframe_crcgen_reg1(12),
      O => BU2_N6630
    );
  BU2_U0_G_RX_rxgen_calculate_crc_rx_crc32_64_0150_xo_1_f5 : MUXF5
    port map (
      I0 => BU2_N6629,
      I1 => BU2_N6628,
      S => BU2_U0_G_RX_rxgen_calculate_crc_setb(29),
      O => BU2_U0_G_RX_rxgen_calculate_crc_N111
    );
  BU2_U0_G_RX_rxgen_calculate_crc_rx_crc32_64_0150_xo_1_2 : LUT4
    generic map(
      INIT => X"9669"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_calculate_crc_reg1(13),
      I1 => BU2_U0_G_RX_rxgen_calculate_crc_reg1(25),
      I2 => BU2_U0_G_RX_rxgen_calculate_crc_seta(29),
      I3 => BU2_U0_G_RX_rxgen_calculate_crc_reg1(12),
      O => BU2_N6629
    );
  BU2_U0_G_RX_rxgen_calculate_crc_rx_crc32_64_0150_xo_1_1 : LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_calculate_crc_reg1(13),
      I1 => BU2_U0_G_RX_rxgen_calculate_crc_reg1(25),
      I2 => BU2_U0_G_RX_rxgen_calculate_crc_seta(29),
      I3 => BU2_U0_G_RX_rxgen_calculate_crc_reg1(12),
      O => BU2_N6628
    );
  BU2_U0_G_TX_txgen_testgentx_byte7_7_281_f5 : MUXF5
    port map (
      I0 => BU2_U0_G_TX_txgen_testgentx_data_reg(31),
      I1 => BU2_N6626,
      S => BU2_U0_G_TX_txgen_testgentx_N92,
      O => BU2_N6123
    );
  BU2_U0_G_TX_txgen_testgentx_byte7_7_2811 : LUT4
    generic map(
      INIT => X"E444"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgentx_N112,
      I1 => BU2_U0_G_TX_txgen_testgentx_data_reg(63),
      I2 => BU2_U0_G_TX_txgen_preamble_en_reg_357,
      I3 => BU2_U0_G_TX_txgen_testgentx_data_reg(31),
      O => BU2_N6626
    );
  BU2_U0_G_TX_txgen_testgentx_byte4_6_1_f5 : MUXF5
    port map (
      I0 => BU2_N6622,
      I1 => BU2_N6621,
      S => BU2_U0_G_TX_txgen_testgentx_last_start_in_0_347,
      O => BU2_N6119
    );
  BU2_U0_G_TX_txgen_testgentx_byte4_6_13 : LUT4
    generic map(
      INIT => X"F7A2"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgentx_enablepreamble_4_Q,
      I1 => BU2_U0_G_TX_txgen_preamble_en_reg_357,
      I2 => BU2_U0_G_TX_txgen_testgentx_data_reg(38),
      I3 => BU2_U0_G_TX_txgen_testgentx_data_reg(6),
      O => BU2_N6622
    );
  BU2_U0_G_TX_txgen_testgentx_byte4_6_12 : LUT3
    generic map(
      INIT => X"F2"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgentx_enablepreamble_4_Q,
      I1 => BU2_U0_G_TX_txgen_preamble_en_reg_357,
      I2 => BU2_U0_G_TX_txgen_testgentx_data_reg(38),
      O => BU2_N6621
    );
  BU2_U0_G_TX_txgen_testgentx_byte4_4_1_f5 : MUXF5
    port map (
      I0 => BU2_N6620,
      I1 => BU2_N6619,
      S => BU2_U0_G_TX_txgen_testgentx_last_start_in_0_347,
      O => BU2_N6115
    );
  BU2_U0_G_TX_txgen_testgentx_byte4_4_12 : LUT4
    generic map(
      INIT => X"F7A2"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgentx_enablepreamble_4_Q,
      I1 => BU2_U0_G_TX_txgen_preamble_en_reg_357,
      I2 => BU2_U0_G_TX_txgen_testgentx_data_reg(36),
      I3 => BU2_U0_G_TX_txgen_testgentx_data_reg(4),
      O => BU2_N6620
    );
  BU2_U0_G_TX_txgen_testgentx_byte4_4_11 : LUT3
    generic map(
      INIT => X"F2"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgentx_enablepreamble_4_Q,
      I1 => BU2_U0_G_TX_txgen_preamble_en_reg_357,
      I2 => BU2_U0_G_TX_txgen_testgentx_data_reg(36),
      O => BU2_N6619
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_mux0117_f5 : MUXF5
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crcgen_reg1(23),
      I1 => BU2_N6618,
      S => BU2_U0_G_TX_txgen_testgenframe_crcgen_enable_shift8_89,
      O => BU2_U0_G_TX_txgen_testgenframe_crcgen_mux0117
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_mux01171 : LUT4
    generic map(
      INIT => X"9669"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crcgen_TX_CRC32_64_021_xo(2),
      I1 => BU2_U0_G_TX_txgen_testgenframe_crcgen_last_data_reg(1),
      I2 => BU2_U0_G_TX_txgen_testgenframe_crcgen_reg2(30),
      I3 => BU2_U0_G_TX_txgen_testgenframe_crcgen_reg2(15),
      O => BU2_N6618
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_mux0119_f5 : MUXF5
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crcgen_reg1(24),
      I1 => BU2_N6617,
      S => BU2_U0_G_TX_txgen_testgenframe_crcgen_enable_shift8_89,
      O => BU2_U0_G_TX_txgen_testgenframe_crcgen_mux0119
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_mux01191 : LUT4
    generic map(
      INIT => X"9669"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crcgen_TX_CRC32_64_026_xo(1),
      I1 => BU2_U0_G_TX_txgen_testgenframe_crcgen_last_data_reg(5),
      I2 => BU2_U0_G_TX_txgen_testgenframe_crcgen_reg2(26),
      I3 => BU2_U0_G_TX_txgen_testgenframe_crcgen_reg2(16),
      O => BU2_N6617
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_mux0114_f5 : MUXF5
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crcgen_reg1(17),
      I1 => BU2_N6616,
      S => BU2_U0_G_TX_txgen_testgenframe_crcgen_enable_shift8_89,
      O => BU2_U0_G_TX_txgen_testgenframe_crcgen_mux0114
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_mux01141 : LUT4
    generic map(
      INIT => X"9669"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crcgen_TX_CRC32_64_025_xo(1),
      I1 => BU2_U0_G_TX_txgen_testgenframe_crcgen_last_data_reg(1),
      I2 => BU2_U0_G_TX_txgen_testgenframe_crcgen_reg2(30),
      I3 => BU2_U0_G_TX_txgen_testgenframe_crcgen_reg2(9),
      O => BU2_N6616
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_TX_CRC32_64_096_xo_3_1_f5 : MUXF5
    port map (
      I0 => BU2_N6615,
      I1 => BU2_N6614,
      S => BU2_U0_G_TX_txgen_testgenframe_crcgen_reg1(24),
      O => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0376
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_TX_CRC32_64_096_xo_3_12 : LUT4
    generic map(
      INIT => X"9669"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crcgen_reg1(21),
      I1 => BU2_U0_G_TX_txgen_testgenframe_crcgen_reg1(0),
      I2 => BU2_U0_G_TX_txgen_testgenframe_crcgen_reg1(13),
      I3 => BU2_U0_G_TX_txgen_testgenframe_crcgen_reg1(10),
      O => BU2_N6615
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_TX_CRC32_64_096_xo_3_11 : LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crcgen_reg1(21),
      I1 => BU2_U0_G_TX_txgen_testgenframe_crcgen_reg1(0),
      I2 => BU2_U0_G_TX_txgen_testgenframe_crcgen_reg1(13),
      I3 => BU2_U0_G_TX_txgen_testgenframe_crcgen_reg1(10),
      O => BU2_N6614
    );
  BU2_U0_G_RX_rxgen_calculate_crc_rx_crc32_64_071_xo_3_1_f5 : MUXF5
    port map (
      I0 => BU2_N6613,
      I1 => BU2_N6612,
      S => BU2_U0_G_RX_rxgen_calculate_crc_reg1(24),
      O => BU2_U0_G_RX_rxgen_calculate_crc_xor0329
    );
  BU2_U0_G_RX_rxgen_calculate_crc_rx_crc32_64_071_xo_3_12 : LUT4
    generic map(
      INIT => X"9669"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_calculate_crc_reg1(21),
      I1 => BU2_U0_G_RX_rxgen_calculate_crc_reg1(0),
      I2 => BU2_U0_G_RX_rxgen_calculate_crc_reg1(13),
      I3 => BU2_U0_G_RX_rxgen_calculate_crc_reg1(10),
      O => BU2_N6613
    );
  BU2_U0_G_RX_rxgen_calculate_crc_rx_crc32_64_071_xo_3_11 : LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_calculate_crc_reg1(21),
      I1 => BU2_U0_G_RX_rxgen_calculate_crc_reg1(0),
      I2 => BU2_U0_G_RX_rxgen_calculate_crc_reg1(13),
      I3 => BU2_U0_G_RX_rxgen_calculate_crc_reg1(10),
      O => BU2_N6612
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_TX_CRC32_64_071_xo_2_1_f5 : MUXF5
    port map (
      I0 => BU2_N6611,
      I1 => BU2_N6610,
      S => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(31),
      O => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0269
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_TX_CRC32_64_071_xo_2_12 : LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(12),
      I1 => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(28),
      I2 => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(0),
      I3 => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(20),
      O => BU2_N6611
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_TX_CRC32_64_071_xo_2_11 : LUT4
    generic map(
      INIT => X"9669"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(12),
      I1 => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(28),
      I2 => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(0),
      I3 => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(20),
      O => BU2_N6610
    );
  BU2_U0_G_RX_rxgen_calculate_crc_rx_crc32_64_048_xo_2_1_f5 : MUXF5
    port map (
      I0 => BU2_N6609,
      I1 => BU2_N6608,
      S => BU2_U0_G_RX_rxgen_decode_crc_data(31),
      O => BU2_U0_G_RX_rxgen_calculate_crc_xor0234
    );
  BU2_U0_G_RX_rxgen_calculate_crc_rx_crc32_64_048_xo_2_12 : LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_decode_crc_data(12),
      I1 => BU2_U0_G_RX_rxgen_decode_crc_data(28),
      I2 => BU2_U0_G_RX_rxgen_decode_crc_data(0),
      I3 => BU2_U0_G_RX_rxgen_decode_crc_data(20),
      O => BU2_N6609
    );
  BU2_U0_G_RX_rxgen_calculate_crc_rx_crc32_64_048_xo_2_11 : LUT4
    generic map(
      INIT => X"9669"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_decode_crc_data(12),
      I1 => BU2_U0_G_RX_rxgen_decode_crc_data(28),
      I2 => BU2_U0_G_RX_rxgen_decode_crc_data(0),
      I3 => BU2_U0_G_RX_rxgen_decode_crc_data(20),
      O => BU2_N6608
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_TX_CRC32_64_0140_xo_7_1_f5 : MUXF5
    port map (
      I0 => BU2_N6607,
      I1 => BU2_N6606,
      S => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(28),
      O => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0050
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_TX_CRC32_64_0140_xo_7_12 : LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0262,
      I1 => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0264,
      I2 => BU2_U0_G_TX_txgen_testgenframe_crcgen_TX_CRC32_64_0140_xo_0_Q,
      I3 => BU2_U0_G_TX_txgen_testgenframe_crcgen_TX_CRC32_64_0140_xo_5_Q,
      O => BU2_N6607
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_TX_CRC32_64_0140_xo_7_11 : LUT4
    generic map(
      INIT => X"9669"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0262,
      I1 => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0264,
      I2 => BU2_U0_G_TX_txgen_testgenframe_crcgen_TX_CRC32_64_0140_xo_0_Q,
      I3 => BU2_U0_G_TX_txgen_testgenframe_crcgen_TX_CRC32_64_0140_xo_5_Q,
      O => BU2_N6606
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_TX_CRC32_64_0123_xo_7_1_f5 : MUXF5
    port map (
      I0 => BU2_N6605,
      I1 => BU2_N6604,
      S => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(23),
      O => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0025
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_TX_CRC32_64_0123_xo_7_12 : LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0178,
      I1 => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0196,
      I2 => BU2_U0_G_TX_txgen_testgenframe_crcgen_TX_CRC32_64_0123_xo_1_Q,
      I3 => BU2_U0_G_TX_txgen_testgenframe_crcgen_TX_CRC32_64_0123_xo_5_Q,
      O => BU2_N6605
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_TX_CRC32_64_0123_xo_7_11 : LUT4
    generic map(
      INIT => X"9669"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0178,
      I1 => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0196,
      I2 => BU2_U0_G_TX_txgen_testgenframe_crcgen_TX_CRC32_64_0123_xo_1_Q,
      I3 => BU2_U0_G_TX_txgen_testgenframe_crcgen_TX_CRC32_64_0123_xo_5_Q,
      O => BU2_N6604
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_TX_CRC32_64_0106_xo_7_1_f5 : MUXF5
    port map (
      I0 => BU2_N6603,
      I1 => BU2_N6602,
      S => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(9),
      O => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0008
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_TX_CRC32_64_0106_xo_7_12 : LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0155,
      I1 => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0428,
      I2 => BU2_U0_G_TX_txgen_testgenframe_crcgen_TX_CRC32_64_0106_xo_0_Q,
      I3 => BU2_U0_G_TX_txgen_testgenframe_crcgen_TX_CRC32_64_0106_xo_5_Q,
      O => BU2_N6603
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_TX_CRC32_64_0106_xo_7_11 : LUT4
    generic map(
      INIT => X"9669"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0155,
      I1 => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0428,
      I2 => BU2_U0_G_TX_txgen_testgenframe_crcgen_TX_CRC32_64_0106_xo_0_Q,
      I3 => BU2_U0_G_TX_txgen_testgenframe_crcgen_TX_CRC32_64_0106_xo_5_Q,
      O => BU2_N6602
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_not01161_f5 : MUXF5
    port map (
      I0 => BU2_N6601,
      I1 => BU2_N6600,
      S => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0341,
      O => BU2_U0_G_TX_txgen_testgenframe_crcgen_not0116
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_not011612 : LUT4
    generic map(
      INIT => X"9669"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0337,
      I1 => BU2_U0_G_TX_txgen_testgenframe_crcgen_TX_CRC32_64_016_xo_0_Q,
      I2 => BU2_U0_G_TX_txgen_testgenframe_crcgen_TX_CRC32_64_016_xo_5_Q,
      I3 => BU2_U0_G_TX_txgen_testgenframe_crcgen_setb(15),
      O => BU2_N6601
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_not011611 : LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0337,
      I1 => BU2_U0_G_TX_txgen_testgenframe_crcgen_TX_CRC32_64_016_xo_0_Q,
      I2 => BU2_U0_G_TX_txgen_testgenframe_crcgen_TX_CRC32_64_016_xo_5_Q,
      I3 => BU2_U0_G_TX_txgen_testgenframe_crcgen_setb(15),
      O => BU2_N6600
    );
  BU2_U0_G_RX_rxgen_calculate_crc_rx_crc32_64_0115_xo_7_1_f5 : MUXF5
    port map (
      I0 => BU2_N6599,
      I1 => BU2_N6598,
      S => BU2_U0_G_RX_rxgen_decode_crc_data(28),
      O => BU2_U0_G_RX_rxgen_calculate_crc_xor0050
    );
  BU2_U0_G_RX_rxgen_calculate_crc_rx_crc32_64_0115_xo_7_12 : LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_calculate_crc_xor0227,
      I1 => BU2_U0_G_RX_rxgen_calculate_crc_xor0229,
      I2 => BU2_U0_G_RX_rxgen_calculate_crc_rx_crc32_64_0115_xo_0_Q,
      I3 => BU2_U0_G_RX_rxgen_calculate_crc_rx_crc32_64_0115_xo_5_Q,
      O => BU2_N6599
    );
  BU2_U0_G_RX_rxgen_calculate_crc_rx_crc32_64_0115_xo_7_11 : LUT4
    generic map(
      INIT => X"9669"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_calculate_crc_xor0227,
      I1 => BU2_U0_G_RX_rxgen_calculate_crc_xor0229,
      I2 => BU2_U0_G_RX_rxgen_calculate_crc_rx_crc32_64_0115_xo_0_Q,
      I3 => BU2_U0_G_RX_rxgen_calculate_crc_rx_crc32_64_0115_xo_5_Q,
      O => BU2_N6598
    );
  BU2_U0_G_RX_rxgen_calculate_crc_rx_crc32_64_098_xo_7_1_f5 : MUXF5
    port map (
      I0 => BU2_N6597,
      I1 => BU2_N6596,
      S => BU2_U0_G_RX_rxgen_decode_crc_data(23),
      O => BU2_U0_G_RX_rxgen_calculate_crc_xor0025
    );
  BU2_U0_G_RX_rxgen_calculate_crc_rx_crc32_64_098_xo_7_12 : LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_calculate_crc_xor0143,
      I1 => BU2_U0_G_RX_rxgen_calculate_crc_xor0161,
      I2 => BU2_U0_G_RX_rxgen_calculate_crc_rx_crc32_64_098_xo_1_Q,
      I3 => BU2_U0_G_RX_rxgen_calculate_crc_rx_crc32_64_098_xo_5_Q,
      O => BU2_N6597
    );
  BU2_U0_G_RX_rxgen_calculate_crc_rx_crc32_64_098_xo_7_11 : LUT4
    generic map(
      INIT => X"9669"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_calculate_crc_xor0143,
      I1 => BU2_U0_G_RX_rxgen_calculate_crc_xor0161,
      I2 => BU2_U0_G_RX_rxgen_calculate_crc_rx_crc32_64_098_xo_1_Q,
      I3 => BU2_U0_G_RX_rxgen_calculate_crc_rx_crc32_64_098_xo_5_Q,
      O => BU2_N6596
    );
  BU2_U0_G_RX_rxgen_calculate_crc_not00791_f5 : MUXF5
    port map (
      I0 => BU2_N6595,
      I1 => BU2_N6594,
      S => BU2_U0_G_RX_rxgen_calculate_crc_xor0296,
      O => BU2_U0_G_RX_rxgen_calculate_crc_not0079
    );
  BU2_U0_G_RX_rxgen_calculate_crc_not007912 : LUT4
    generic map(
      INIT => X"9669"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_calculate_crc_xor0292,
      I1 => BU2_U0_G_RX_rxgen_calculate_crc_rx_crc32_64_012_xo_0_Q,
      I2 => BU2_U0_G_RX_rxgen_calculate_crc_rx_crc32_64_012_xo_5_Q,
      I3 => BU2_U0_G_RX_rxgen_calculate_crc_setb(15),
      O => BU2_N6595
    );
  BU2_U0_G_RX_rxgen_calculate_crc_not007911 : LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_calculate_crc_xor0292,
      I1 => BU2_U0_G_RX_rxgen_calculate_crc_rx_crc32_64_012_xo_0_Q,
      I2 => BU2_U0_G_RX_rxgen_calculate_crc_rx_crc32_64_012_xo_5_Q,
      I3 => BU2_U0_G_RX_rxgen_calculate_crc_setb(15),
      O => BU2_N6594
    );
  BU2_U0_G_RX_rxgen_error_detection_and001840_f5 : MUXF5
    port map (
      I0 => BU2_N6593,
      I1 => BU2_U0_G_RX_rxgen_error_detection_terminate_reg4(0),
      S => BU2_U0_G_RX_rxgen_error_detection_and0018_map3526,
      O => BU2_U0_G_RX_rxgen_error_detection_and0018
    );
  BU2_U0_G_RX_rxgen_error_detection_and0018401 : LUT4
    generic map(
      INIT => X"AAA8"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_error_detection_terminate_reg4(0),
      I1 => BU2_U0_G_RX_rxgen_error_detection_N19,
      I2 => BU2_U0_G_RX_rxgen_error_detection_and0018_map3522,
      I3 => BU2_U0_G_RX_rxgen_error_detection_and0018_map3523,
      O => BU2_N6593
    );
  BU2_U0_G_RX_rxgen_error_detection_and000954_f5 : MUXF5
    port map (
      I0 => BU2_N6592,
      I1 => BU2_U0_G_RX_rxgen_error_detection_terminate_reg5(7),
      S => BU2_U0_G_RX_rxgen_error_detection_and0009_map3514,
      O => BU2_U0_G_RX_rxgen_error_detection_and0009
    );
  BU2_U0_G_RX_rxgen_error_detection_and0009541 : LUT4
    generic map(
      INIT => X"AAA8"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_error_detection_terminate_reg5(7),
      I1 => BU2_U0_G_RX_rxgen_error_detection_N18,
      I2 => BU2_U0_G_RX_rxgen_error_detection_and0009_map3505,
      I3 => BU2_U0_G_RX_rxgen_error_detection_and0009_map3511,
      O => BU2_N6592
    );
  BU2_U0_G_RX_rxgen_error_detection_and000766_f5 : MUXF5
    port map (
      I0 => BU2_N6591,
      I1 => BU2_U0_G_RX_rxgen_error_detection_terminate_reg5(5),
      S => BU2_U0_G_RX_rxgen_error_detection_and0007_map3499,
      O => BU2_U0_G_RX_rxgen_error_detection_and0007
    );
  BU2_U0_G_RX_rxgen_error_detection_and0007661 : LUT4
    generic map(
      INIT => X"AAA8"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_error_detection_terminate_reg5(5),
      I1 => BU2_U0_G_RX_rxgen_error_detection_N19,
      I2 => BU2_U0_G_RX_rxgen_error_detection_and0007_map3488,
      I3 => BU2_U0_G_RX_rxgen_error_detection_and0007_map3491,
      O => BU2_N6591
    );
  BU2_U0_G_RX_rxgen_error_detection_and000654_f5 : MUXF5
    port map (
      I0 => BU2_N6590,
      I1 => BU2_U0_G_RX_rxgen_error_detection_terminate_reg5(4),
      S => BU2_U0_G_RX_rxgen_error_detection_and0006_map3478,
      O => BU2_U0_G_RX_rxgen_error_detection_and0006
    );
  BU2_U0_G_RX_rxgen_error_detection_and0006541 : LUT4
    generic map(
      INIT => X"AAA8"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_error_detection_terminate_reg5(4),
      I1 => BU2_U0_G_RX_rxgen_error_detection_N18,
      I2 => BU2_U0_G_RX_rxgen_error_detection_and0006_map3469,
      I3 => BU2_U0_G_RX_rxgen_error_detection_and0006_map3475,
      O => BU2_N6590
    );
  BU2_U0_G_FLOWCONTROL_flwctrl_tx_data_out_1_f5 : MUXF5
    port map (
      I0 => BU2_U0_G_FLOWCONTROL_flwctrl_tx_data_int(1),
      I1 => BU2_N6589,
      S => BU2_U0_G_FLOWCONTROL_flwctrl_tx_mux_control_state_FFd2_258,
      O => BU2_U0_int_tx_data(1)
    );
  BU2_U0_G_FLOWCONTROL_flwctrl_tx_data_out_1_1 : LUT4
    generic map(
      INIT => X"6240"
    )
    port map (
      I0 => BU2_U0_G_FLOWCONTROL_flwctrl_tx_data_count(1),
      I1 => BU2_U0_G_FLOWCONTROL_flwctrl_tx_data_count(0),
      I2 => BU2_U0_G_FLOWCONTROL_flwctrl_tx_pause_source_held(17),
      I3 => BU2_U0_G_FLOWCONTROL_flwctrl_tx_pause_value_held(9),
      O => BU2_N6589
    );
  BU2_U0_G_FLOWCONTROL_flwctrl_tx_data_out_2_f5 : MUXF5
    port map (
      I0 => BU2_U0_G_FLOWCONTROL_flwctrl_tx_data_int(2),
      I1 => BU2_N6588,
      S => BU2_U0_G_FLOWCONTROL_flwctrl_tx_mux_control_state_FFd2_258,
      O => BU2_U0_int_tx_data(2)
    );
  BU2_U0_G_FLOWCONTROL_flwctrl_tx_data_out_2_1 : LUT4
    generic map(
      INIT => X"6240"
    )
    port map (
      I0 => BU2_U0_G_FLOWCONTROL_flwctrl_tx_data_count(1),
      I1 => BU2_U0_G_FLOWCONTROL_flwctrl_tx_data_count(0),
      I2 => BU2_U0_G_FLOWCONTROL_flwctrl_tx_pause_source_held(18),
      I3 => BU2_U0_G_FLOWCONTROL_flwctrl_tx_pause_value_held(10),
      O => BU2_N6588
    );
  BU2_U0_G_FLOWCONTROL_flwctrl_tx_data_out_3_f5 : MUXF5
    port map (
      I0 => BU2_U0_G_FLOWCONTROL_flwctrl_tx_data_int(3),
      I1 => BU2_N6587,
      S => BU2_U0_G_FLOWCONTROL_flwctrl_tx_mux_control_state_FFd2_258,
      O => BU2_U0_int_tx_data(3)
    );
  BU2_U0_G_FLOWCONTROL_flwctrl_tx_data_out_3_1 : LUT4
    generic map(
      INIT => X"6240"
    )
    port map (
      I0 => BU2_U0_G_FLOWCONTROL_flwctrl_tx_data_count(1),
      I1 => BU2_U0_G_FLOWCONTROL_flwctrl_tx_data_count(0),
      I2 => BU2_U0_G_FLOWCONTROL_flwctrl_tx_pause_source_held(19),
      I3 => BU2_U0_G_FLOWCONTROL_flwctrl_tx_pause_value_held(11),
      O => BU2_N6587
    );
  BU2_U0_G_FLOWCONTROL_flwctrl_tx_data_out_4_f5 : MUXF5
    port map (
      I0 => BU2_U0_G_FLOWCONTROL_flwctrl_tx_data_int(4),
      I1 => BU2_N6586,
      S => BU2_U0_G_FLOWCONTROL_flwctrl_tx_mux_control_state_FFd2_258,
      O => BU2_U0_int_tx_data(4)
    );
  BU2_U0_G_FLOWCONTROL_flwctrl_tx_data_out_4_1 : LUT4
    generic map(
      INIT => X"6240"
    )
    port map (
      I0 => BU2_U0_G_FLOWCONTROL_flwctrl_tx_data_count(1),
      I1 => BU2_U0_G_FLOWCONTROL_flwctrl_tx_data_count(0),
      I2 => BU2_U0_G_FLOWCONTROL_flwctrl_tx_pause_source_held(20),
      I3 => BU2_U0_G_FLOWCONTROL_flwctrl_tx_pause_value_held(12),
      O => BU2_N6586
    );
  BU2_U0_G_FLOWCONTROL_flwctrl_tx_data_out_5_f5 : MUXF5
    port map (
      I0 => BU2_U0_G_FLOWCONTROL_flwctrl_tx_data_int(5),
      I1 => BU2_N6585,
      S => BU2_U0_G_FLOWCONTROL_flwctrl_tx_mux_control_state_FFd2_258,
      O => BU2_U0_int_tx_data(5)
    );
  BU2_U0_G_FLOWCONTROL_flwctrl_tx_data_out_5_1 : LUT4
    generic map(
      INIT => X"6240"
    )
    port map (
      I0 => BU2_U0_G_FLOWCONTROL_flwctrl_tx_data_count(1),
      I1 => BU2_U0_G_FLOWCONTROL_flwctrl_tx_data_count(0),
      I2 => BU2_U0_G_FLOWCONTROL_flwctrl_tx_pause_source_held(21),
      I3 => BU2_U0_G_FLOWCONTROL_flwctrl_tx_pause_value_held(13),
      O => BU2_N6585
    );
  BU2_U0_G_FLOWCONTROL_flwctrl_tx_data_out_6_f5 : MUXF5
    port map (
      I0 => BU2_U0_G_FLOWCONTROL_flwctrl_tx_data_int(6),
      I1 => BU2_N6584,
      S => BU2_U0_G_FLOWCONTROL_flwctrl_tx_mux_control_state_FFd2_258,
      O => BU2_U0_int_tx_data(6)
    );
  BU2_U0_G_FLOWCONTROL_flwctrl_tx_data_out_6_1 : LUT4
    generic map(
      INIT => X"6240"
    )
    port map (
      I0 => BU2_U0_G_FLOWCONTROL_flwctrl_tx_data_count(1),
      I1 => BU2_U0_G_FLOWCONTROL_flwctrl_tx_data_count(0),
      I2 => BU2_U0_G_FLOWCONTROL_flwctrl_tx_pause_source_held(22),
      I3 => BU2_U0_G_FLOWCONTROL_flwctrl_tx_pause_value_held(14),
      O => BU2_N6584
    );
  BU2_U0_G_FLOWCONTROL_flwctrl_tx_data_out_7_f5 : MUXF5
    port map (
      I0 => BU2_U0_G_FLOWCONTROL_flwctrl_tx_data_int(7),
      I1 => BU2_N6583,
      S => BU2_U0_G_FLOWCONTROL_flwctrl_tx_mux_control_state_FFd2_258,
      O => BU2_U0_int_tx_data(7)
    );
  BU2_U0_G_FLOWCONTROL_flwctrl_tx_data_out_7_1 : LUT4
    generic map(
      INIT => X"6240"
    )
    port map (
      I0 => BU2_U0_G_FLOWCONTROL_flwctrl_tx_data_count(1),
      I1 => BU2_U0_G_FLOWCONTROL_flwctrl_tx_data_count(0),
      I2 => BU2_U0_G_FLOWCONTROL_flwctrl_tx_pause_source_held(23),
      I3 => BU2_U0_G_FLOWCONTROL_flwctrl_tx_pause_value_held(15),
      O => BU2_N6583
    );
  BU2_U0_G_FLOWCONTROL_flwctrl_tx_data_out_8_f5 : MUXF5
    port map (
      I0 => BU2_U0_G_FLOWCONTROL_flwctrl_tx_data_int(8),
      I1 => BU2_N6582,
      S => BU2_U0_G_FLOWCONTROL_flwctrl_tx_mux_control_state_FFd2_258,
      O => BU2_U0_int_tx_data(8)
    );
  BU2_U0_G_FLOWCONTROL_flwctrl_tx_data_out_8_1 : LUT4
    generic map(
      INIT => X"6240"
    )
    port map (
      I0 => BU2_U0_G_FLOWCONTROL_flwctrl_tx_data_count(1),
      I1 => BU2_U0_G_FLOWCONTROL_flwctrl_tx_data_count(0),
      I2 => BU2_U0_G_FLOWCONTROL_flwctrl_tx_pause_source_held(24),
      I3 => BU2_U0_G_FLOWCONTROL_flwctrl_tx_pause_value_held(0),
      O => BU2_N6582
    );
  BU2_U0_G_FLOWCONTROL_flwctrl_tx_data_out_9_f5 : MUXF5
    port map (
      I0 => BU2_U0_G_FLOWCONTROL_flwctrl_tx_data_int(9),
      I1 => BU2_N6581,
      S => BU2_U0_G_FLOWCONTROL_flwctrl_tx_mux_control_state_FFd2_258,
      O => BU2_U0_int_tx_data(9)
    );
  BU2_U0_G_FLOWCONTROL_flwctrl_tx_data_out_9_1 : LUT4
    generic map(
      INIT => X"6240"
    )
    port map (
      I0 => BU2_U0_G_FLOWCONTROL_flwctrl_tx_data_count(1),
      I1 => BU2_U0_G_FLOWCONTROL_flwctrl_tx_data_count(0),
      I2 => BU2_U0_G_FLOWCONTROL_flwctrl_tx_pause_source_held(25),
      I3 => BU2_U0_G_FLOWCONTROL_flwctrl_tx_pause_value_held(1),
      O => BU2_N6581
    );
  BU2_U0_G_FLOWCONTROL_flwctrl_tx_data_out_11_f5 : MUXF5
    port map (
      I0 => BU2_U0_G_FLOWCONTROL_flwctrl_tx_data_int(11),
      I1 => BU2_N6580,
      S => BU2_U0_G_FLOWCONTROL_flwctrl_tx_mux_control_state_FFd2_258,
      O => BU2_U0_int_tx_data(11)
    );
  BU2_U0_G_FLOWCONTROL_flwctrl_tx_data_out_11_1 : LUT4
    generic map(
      INIT => X"6240"
    )
    port map (
      I0 => BU2_U0_G_FLOWCONTROL_flwctrl_tx_data_count(1),
      I1 => BU2_U0_G_FLOWCONTROL_flwctrl_tx_data_count(0),
      I2 => BU2_U0_G_FLOWCONTROL_flwctrl_tx_pause_source_held(27),
      I3 => BU2_U0_G_FLOWCONTROL_flwctrl_tx_pause_value_held(3),
      O => BU2_N6580
    );
  BU2_U0_G_FLOWCONTROL_flwctrl_tx_data_out_10_f5 : MUXF5
    port map (
      I0 => BU2_U0_G_FLOWCONTROL_flwctrl_tx_data_int(10),
      I1 => BU2_N6579,
      S => BU2_U0_G_FLOWCONTROL_flwctrl_tx_mux_control_state_FFd2_258,
      O => BU2_U0_int_tx_data(10)
    );
  BU2_U0_G_FLOWCONTROL_flwctrl_tx_data_out_10_1 : LUT4
    generic map(
      INIT => X"6240"
    )
    port map (
      I0 => BU2_U0_G_FLOWCONTROL_flwctrl_tx_data_count(1),
      I1 => BU2_U0_G_FLOWCONTROL_flwctrl_tx_data_count(0),
      I2 => BU2_U0_G_FLOWCONTROL_flwctrl_tx_pause_source_held(26),
      I3 => BU2_U0_G_FLOWCONTROL_flwctrl_tx_pause_value_held(2),
      O => BU2_N6579
    );
  BU2_U0_G_FLOWCONTROL_flwctrl_tx_data_out_12_f5 : MUXF5
    port map (
      I0 => BU2_U0_G_FLOWCONTROL_flwctrl_tx_data_int(12),
      I1 => BU2_N6578,
      S => BU2_U0_G_FLOWCONTROL_flwctrl_tx_mux_control_state_FFd2_258,
      O => BU2_U0_int_tx_data(12)
    );
  BU2_U0_G_FLOWCONTROL_flwctrl_tx_data_out_12_1 : LUT4
    generic map(
      INIT => X"6240"
    )
    port map (
      I0 => BU2_U0_G_FLOWCONTROL_flwctrl_tx_data_count(1),
      I1 => BU2_U0_G_FLOWCONTROL_flwctrl_tx_data_count(0),
      I2 => BU2_U0_G_FLOWCONTROL_flwctrl_tx_pause_source_held(28),
      I3 => BU2_U0_G_FLOWCONTROL_flwctrl_tx_pause_value_held(4),
      O => BU2_N6578
    );
  BU2_U0_G_FLOWCONTROL_flwctrl_tx_data_out_13_f5 : MUXF5
    port map (
      I0 => BU2_U0_G_FLOWCONTROL_flwctrl_tx_data_int(13),
      I1 => BU2_N6577,
      S => BU2_U0_G_FLOWCONTROL_flwctrl_tx_mux_control_state_FFd2_258,
      O => BU2_U0_int_tx_data(13)
    );
  BU2_U0_G_FLOWCONTROL_flwctrl_tx_data_out_13_1 : LUT4
    generic map(
      INIT => X"6240"
    )
    port map (
      I0 => BU2_U0_G_FLOWCONTROL_flwctrl_tx_data_count(1),
      I1 => BU2_U0_G_FLOWCONTROL_flwctrl_tx_data_count(0),
      I2 => BU2_U0_G_FLOWCONTROL_flwctrl_tx_pause_source_held(29),
      I3 => BU2_U0_G_FLOWCONTROL_flwctrl_tx_pause_value_held(5),
      O => BU2_N6577
    );
  BU2_U0_G_FLOWCONTROL_flwctrl_tx_data_out_14_f5 : MUXF5
    port map (
      I0 => BU2_U0_G_FLOWCONTROL_flwctrl_tx_data_int(14),
      I1 => BU2_N6576,
      S => BU2_U0_G_FLOWCONTROL_flwctrl_tx_mux_control_state_FFd2_258,
      O => BU2_U0_int_tx_data(14)
    );
  BU2_U0_G_FLOWCONTROL_flwctrl_tx_data_out_14_1 : LUT4
    generic map(
      INIT => X"6240"
    )
    port map (
      I0 => BU2_U0_G_FLOWCONTROL_flwctrl_tx_data_count(1),
      I1 => BU2_U0_G_FLOWCONTROL_flwctrl_tx_data_count(0),
      I2 => BU2_U0_G_FLOWCONTROL_flwctrl_tx_pause_source_held(30),
      I3 => BU2_U0_G_FLOWCONTROL_flwctrl_tx_pause_value_held(6),
      O => BU2_N6576
    );
  BU2_U0_G_FLOWCONTROL_flwctrl_tx_data_out_0_f5 : MUXF5
    port map (
      I0 => BU2_U0_G_FLOWCONTROL_flwctrl_tx_data_int(0),
      I1 => BU2_N6575,
      S => BU2_U0_G_FLOWCONTROL_flwctrl_tx_mux_control_state_FFd2_258,
      O => BU2_U0_int_tx_data(0)
    );
  BU2_U0_G_FLOWCONTROL_flwctrl_tx_data_out_0_1 : LUT4
    generic map(
      INIT => X"44F5"
    )
    port map (
      I0 => BU2_U0_G_FLOWCONTROL_flwctrl_tx_data_count(0),
      I1 => BU2_U0_G_FLOWCONTROL_flwctrl_tx_pause_value_held(8),
      I2 => BU2_U0_G_FLOWCONTROL_flwctrl_tx_pause_source_held(16),
      I3 => BU2_U0_G_FLOWCONTROL_flwctrl_tx_data_count(1),
      O => BU2_N6575
    );
  BU2_U0_G_FLOWCONTROL_flwctrl_tx_data_out_15_f5 : MUXF5
    port map (
      I0 => BU2_U0_G_FLOWCONTROL_flwctrl_tx_data_int(15),
      I1 => BU2_N6574,
      S => BU2_U0_G_FLOWCONTROL_flwctrl_tx_mux_control_state_FFd2_258,
      O => BU2_U0_int_tx_data(15)
    );
  BU2_U0_G_FLOWCONTROL_flwctrl_tx_data_out_15_1 : LUT4
    generic map(
      INIT => X"44F5"
    )
    port map (
      I0 => BU2_U0_G_FLOWCONTROL_flwctrl_tx_data_count(0),
      I1 => BU2_U0_G_FLOWCONTROL_flwctrl_tx_pause_value_held(7),
      I2 => BU2_U0_G_FLOWCONTROL_flwctrl_tx_pause_source_held(31),
      I3 => BU2_U0_G_FLOWCONTROL_flwctrl_tx_data_count(1),
      O => BU2_N6574
    );
  BU2_U0_rsgen_G_RX_detect_link_fail_and000817_f5 : MUXF5
    port map (
      I0 => BU2_N6573,
      I1 => BU2_N6572,
      S => BU2_U0_rsgen_G_RX_detect_link_fail_seq_upper_109,
      O => BU2_U0_rsgen_G_RX_detect_link_fail_and0008_map3223
    );
  BU2_U0_rsgen_G_RX_detect_link_fail_and0008172 : LUT3
    generic map(
      INIT => X"20"
    )
    port map (
      I0 => BU2_U0_rsgen_G_RX_detect_link_fail_col_cnt(6),
      I1 => BU2_U0_rsgen_G_RX_detect_link_fail_seq_lower_105,
      I2 => BU2_U0_rsgen_G_RX_detect_link_fail_col_cnt(5),
      O => BU2_N6573
    );
  BU2_U0_rsgen_G_RX_detect_link_fail_and0008171 : LUT4
    generic map(
      INIT => X"0080"
    )
    port map (
      I0 => BU2_U0_rsgen_G_RX_detect_link_fail_col_cnt(5),
      I1 => BU2_U0_rsgen_G_RX_detect_link_fail_col_cnt(6),
      I2 => BU2_U0_rsgen_G_RX_detect_link_fail_col_cnt(0),
      I3 => BU2_U0_rsgen_G_RX_detect_link_fail_seq_lower_105,
      O => BU2_N6572
    );
  BU2_U0_G_RX_rxgen_synchronise_and000214_f5 : MUXF5
    port map (
      I0 => BU2_host_rd_data(0),
      I1 => BU2_N6571,
      S => BU2_U0_G_RX_rxgen_synchronise_rxd_reg1(6),
      O => BU2_U0_G_RX_rxgen_synchronise_and0002_map3213
    );
  BU2_U0_G_RX_rxgen_synchronise_and0002141 : LUT4
    generic map(
      INIT => X"0080"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_synchronise_rxd_reg1(1),
      I1 => BU2_U0_G_RX_rxgen_synchronise_rxd_reg1(3),
      I2 => BU2_U0_G_RX_rxgen_synchronise_rxd_reg1(5),
      I3 => BU2_U0_G_RX_rxgen_synchronise_rxd_reg1(2),
      O => BU2_N6571
    );
  BU2_U0_G_TX_txgen_testgenio_and001432_f5 : MUXF5
    port map (
      I0 => BU2_host_rd_data(0),
      I1 => BU2_N6570,
      S => BU2_U0_G_TX_txgen_testgenio_and0014_map3204,
      O => BU2_U0_G_TX_txgen_testgenio_ifs_reached
    );
  BU2_U0_G_TX_txgen_testgenio_and0014321 : LUT4
    generic map(
      INIT => X"0008"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenio_tx_state_FFd1_268,
      I1 => BU2_U0_G_TX_txgen_testgenio_and0014_map3196,
      I2 => BU2_U0_G_TX_txgen_testgenio_countb(8),
      I3 => BU2_U0_G_TX_txgen_testgenio_countb(2),
      O => BU2_N6570
    );
  BU2_U0_G_RX_rxgen_error_detection_mux003423_f5 : MUXF5
    port map (
      I0 => BU2_N6569,
      I1 => BU2_N1,
      S => BU2_U0_G_RX_rxgen_rxd_sync_reg1(53),
      O => BU2_U0_G_RX_rxgen_error_detection_mux0034_map3110
    );
  BU2_U0_G_RX_rxgen_error_detection_mux0034231 : LUT4
    generic map(
      INIT => X"FFBF"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_rxd_sync_reg1(51),
      I1 => BU2_U0_G_RX_rxgen_rxd_sync_reg1(52),
      I2 => BU2_U0_G_RX_rxgen_rxd_sync_reg1(50),
      I3 => BU2_U0_G_RX_rxgen_rxc_sync_reg1(6),
      O => BU2_N6569
    );
  BU2_U0_G_RX_rxgen_error_detection_mux003323_f5 : MUXF5
    port map (
      I0 => BU2_N6568,
      I1 => BU2_N1,
      S => BU2_U0_G_RX_rxgen_rxd_sync_reg1(45),
      O => BU2_U0_G_RX_rxgen_error_detection_mux0033_map3094
    );
  BU2_U0_G_RX_rxgen_error_detection_mux0033231 : LUT4
    generic map(
      INIT => X"FFBF"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_rxd_sync_reg1(43),
      I1 => BU2_U0_G_RX_rxgen_rxd_sync_reg1(44),
      I2 => BU2_U0_G_RX_rxgen_rxd_sync_reg1(42),
      I3 => BU2_U0_G_RX_rxgen_rxc_sync_reg1(5),
      O => BU2_N6568
    );
  BU2_U0_G_RX_rxgen_error_detection_mux002923_f5 : MUXF5
    port map (
      I0 => BU2_N6567,
      I1 => BU2_N1,
      S => BU2_U0_G_RX_rxgen_rxd_sync_reg1(21),
      O => BU2_U0_G_RX_rxgen_error_detection_mux0029_map3078
    );
  BU2_U0_G_RX_rxgen_error_detection_mux0029231 : LUT4
    generic map(
      INIT => X"FFBF"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_rxd_sync_reg1(19),
      I1 => BU2_U0_G_RX_rxgen_rxd_sync_reg1(20),
      I2 => BU2_U0_G_RX_rxgen_rxd_sync_reg1(18),
      I3 => BU2_U0_G_RX_rxgen_rxc_sync_reg1(2),
      O => BU2_N6567
    );
  BU2_U0_G_RX_rxgen_error_detection_mux003023_f5 : MUXF5
    port map (
      I0 => BU2_N6566,
      I1 => BU2_N1,
      S => BU2_U0_G_RX_rxgen_rxd_sync_reg1(29),
      O => BU2_U0_G_RX_rxgen_error_detection_mux0030_map3062
    );
  BU2_U0_G_RX_rxgen_error_detection_mux0030231 : LUT4
    generic map(
      INIT => X"FFBF"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_rxd_sync_reg1(27),
      I1 => BU2_U0_G_RX_rxgen_rxd_sync_reg1(28),
      I2 => BU2_U0_G_RX_rxgen_rxd_sync_reg1(26),
      I3 => BU2_U0_G_RX_rxgen_rxc_sync_reg1(3),
      O => BU2_N6566
    );
  BU2_U0_G_RX_rxgen_error_detection_mux003123_f5 : MUXF5
    port map (
      I0 => BU2_N6565,
      I1 => BU2_N1,
      S => BU2_U0_G_RX_rxgen_rxd_sync_reg1(37),
      O => BU2_U0_G_RX_rxgen_error_detection_mux0031_map3046
    );
  BU2_U0_G_RX_rxgen_error_detection_mux0031231 : LUT4
    generic map(
      INIT => X"FFBF"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_rxd_sync_reg1(35),
      I1 => BU2_U0_G_RX_rxgen_rxd_sync_reg1(36),
      I2 => BU2_U0_G_RX_rxgen_rxd_sync_reg1(34),
      I3 => BU2_U0_G_RX_rxgen_rxc_sync_reg1(4),
      O => BU2_N6565
    );
  BU2_U0_G_RX_rxgen_error_detection_mux002823_f5 : MUXF5
    port map (
      I0 => BU2_N6564,
      I1 => BU2_N1,
      S => BU2_U0_G_RX_rxgen_rxd_sync_reg1(15),
      O => BU2_U0_G_RX_rxgen_error_detection_mux0028_map3030
    );
  BU2_U0_G_RX_rxgen_error_detection_mux0028231 : LUT4
    generic map(
      INIT => X"FFBF"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_rxd_sync_reg1(13),
      I1 => BU2_U0_G_RX_rxgen_rxd_sync_reg1(14),
      I2 => BU2_U0_G_RX_rxgen_rxd_sync_reg1(12),
      I3 => BU2_U0_G_RX_rxgen_rxc_sync_reg1(1),
      O => BU2_N6564
    );
  BU2_U0_rsgen_G_RX_detect_link_fail_mux0020_1_f5 : MUXF5
    port map (
      I0 => BU2_N6563,
      I1 => BU2_U0_rsgen_G_RX_detect_link_fail_seq_cnt_rst_val(1),
      S => BU2_U0_rsgen_G_RX_detect_link_fail_or0001,
      O => BU2_U0_rsgen_G_RX_detect_link_fail_mux0020(1)
    );
  BU2_U0_rsgen_G_RX_detect_link_fail_mux0020_1_1 : LUT4
    generic map(
      INIT => X"965A"
    )
    port map (
      I0 => BU2_U0_rsgen_G_RX_detect_link_fail_seq_cnt_inc(0),
      I1 => BU2_U0_rsgen_G_RX_detect_link_fail_seq_cnt(0),
      I2 => BU2_U0_rsgen_G_RX_detect_link_fail_seq_cnt(1),
      I3 => BU2_U0_rsgen_G_RX_detect_link_fail_seq_cnt_inc(1),
      O => BU2_N6563
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_TX_CRC32_64_0129_xo_4_1_f5 : MUXF5
    port map (
      I0 => BU2_N6562,
      I1 => BU2_N6561,
      S => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(59),
      O => BU2_U0_G_TX_txgen_testgenframe_crcgen_TX_CRC32_64_0129_xo_4_Q
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_TX_CRC32_64_0129_xo_4_12 : LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(52),
      I1 => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(40),
      I2 => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(42),
      I3 => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(44),
      O => BU2_N6562
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_TX_CRC32_64_0129_xo_4_11 : LUT4
    generic map(
      INIT => X"9669"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(52),
      I1 => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(40),
      I2 => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(42),
      I3 => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(44),
      O => BU2_N6561
    );
  BU2_U0_G_RX_rxgen_calculate_crc_rx_crc32_64_086_xo_4_1_f5 : MUXF5
    port map (
      I0 => BU2_N6560,
      I1 => BU2_N6559,
      S => BU2_U0_G_RX_rxgen_decode_crc_data(9),
      O => BU2_U0_G_RX_rxgen_calculate_crc_rx_crc32_64_086_xo_4_Q
    );
  BU2_U0_G_RX_rxgen_calculate_crc_rx_crc32_64_086_xo_4_12 : LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_decode_crc_data(12),
      I1 => BU2_U0_G_RX_rxgen_decode_crc_data(23),
      I2 => BU2_U0_G_RX_rxgen_decode_crc_data(21),
      I3 => BU2_U0_G_RX_rxgen_decode_crc_data(8),
      O => BU2_N6560
    );
  BU2_U0_G_RX_rxgen_calculate_crc_rx_crc32_64_086_xo_4_11 : LUT4
    generic map(
      INIT => X"9669"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_decode_crc_data(12),
      I1 => BU2_U0_G_RX_rxgen_decode_crc_data(23),
      I2 => BU2_U0_G_RX_rxgen_decode_crc_data(21),
      I3 => BU2_U0_G_RX_rxgen_decode_crc_data(8),
      O => BU2_N6559
    );
  BU2_U0_G_RX_rxgen_calculate_crc_rx_crc32_64_0104_xo_4_1_f5 : MUXF5
    port map (
      I0 => BU2_N6558,
      I1 => BU2_N6557,
      S => BU2_U0_G_RX_rxgen_decode_crc_data(59),
      O => BU2_U0_G_RX_rxgen_calculate_crc_rx_crc32_64_0104_xo_4_Q
    );
  BU2_U0_G_RX_rxgen_calculate_crc_rx_crc32_64_0104_xo_4_12 : LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_decode_crc_data(52),
      I1 => BU2_U0_G_RX_rxgen_decode_crc_data(40),
      I2 => BU2_U0_G_RX_rxgen_decode_crc_data(42),
      I3 => BU2_U0_G_RX_rxgen_decode_crc_data(44),
      O => BU2_N6558
    );
  BU2_U0_G_RX_rxgen_calculate_crc_rx_crc32_64_0104_xo_4_11 : LUT4
    generic map(
      INIT => X"9669"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_decode_crc_data(52),
      I1 => BU2_U0_G_RX_rxgen_decode_crc_data(40),
      I2 => BU2_U0_G_RX_rxgen_decode_crc_data(42),
      I3 => BU2_U0_G_RX_rxgen_decode_crc_data(44),
      O => BU2_N6557
    );
  BU2_U0_G_RX_rxgen_calculate_crc_rx_crc32_64_083_xo_1_1_f5 : MUXF5
    port map (
      I0 => BU2_N6556,
      I1 => BU2_N6555,
      S => BU2_U0_G_RX_rxgen_decode_crc_data(4),
      O => BU2_U0_G_RX_rxgen_calculate_crc_rx_crc32_64_083_xo(1)
    );
  BU2_U0_G_RX_rxgen_calculate_crc_rx_crc32_64_083_xo_1_12 : LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_decode_crc_data(26),
      I1 => BU2_U0_G_RX_rxgen_decode_crc_data(10),
      I2 => BU2_U0_G_RX_rxgen_decode_crc_data(19),
      I3 => BU2_U0_G_RX_rxgen_decode_crc_data(2),
      O => BU2_N6556
    );
  BU2_U0_G_RX_rxgen_calculate_crc_rx_crc32_64_083_xo_1_11 : LUT4
    generic map(
      INIT => X"9669"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_decode_crc_data(26),
      I1 => BU2_U0_G_RX_rxgen_decode_crc_data(10),
      I2 => BU2_U0_G_RX_rxgen_decode_crc_data(19),
      I3 => BU2_U0_G_RX_rxgen_decode_crc_data(2),
      O => BU2_N6555
    );
  BU2_U0_G_RX_rxgen_calculate_crc_rx_crc32_64_093_xo_0_1_f5 : MUXF5
    port map (
      I0 => BU2_N6554,
      I1 => BU2_N6553,
      S => BU2_U0_G_RX_rxgen_decode_crc_data(24),
      O => BU2_U0_G_RX_rxgen_calculate_crc_rx_crc32_64_093_xo_0_Q
    );
  BU2_U0_G_RX_rxgen_calculate_crc_rx_crc32_64_093_xo_0_12 : LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_decode_crc_data(16),
      I1 => BU2_U0_G_RX_rxgen_decode_crc_data(10),
      I2 => BU2_U0_G_RX_rxgen_decode_crc_data(19),
      I3 => BU2_U0_G_RX_rxgen_decode_crc_data(2),
      O => BU2_N6554
    );
  BU2_U0_G_RX_rxgen_calculate_crc_rx_crc32_64_093_xo_0_11 : LUT4
    generic map(
      INIT => X"9669"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_decode_crc_data(16),
      I1 => BU2_U0_G_RX_rxgen_decode_crc_data(10),
      I2 => BU2_U0_G_RX_rxgen_decode_crc_data(19),
      I3 => BU2_U0_G_RX_rxgen_decode_crc_data(2),
      O => BU2_N6553
    );
  BU2_U0_G_RX_rxgen_decode_and001646_f5 : MUXF5
    port map (
      I0 => BU2_N6552,
      I1 => BU2_host_rd_data(0),
      S => BU2_U0_G_RX_rxgen_synchronise_rxd_out(47),
      O => BU2_U0_G_RX_rxgen_decode_and0016_map2915
    );
  BU2_U0_G_RX_rxgen_decode_and0016461 : LUT4
    generic map(
      INIT => X"1115"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_synchronise_rxd_out(46),
      I1 => BU2_U0_G_RX_rxgen_synchronise_rxd_out(43),
      I2 => BU2_U0_G_RX_rxgen_synchronise_rxd_out(42),
      I3 => BU2_U0_G_RX_rxgen_synchronise_rxd_out(41),
      O => BU2_N6552
    );
  BU2_U0_G_TX_txgen_testgentx_byte7_1_31_f5 : MUXF5
    port map (
      I0 => BU2_N6551,
      I1 => BU2_host_rd_data(0),
      S => BU2_U0_G_TX_txgen_testgentx_terminate(7),
      O => BU2_U0_G_TX_txgen_testgentx_byte7_1_map2853
    );
  BU2_U0_G_TX_txgen_testgentx_byte7_1_311 : LUT4
    generic map(
      INIT => X"0E04"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgentx_last_start_in_0_347,
      I1 => BU2_U0_G_TX_txgen_testgentx_data_reg(25),
      I2 => BU2_U0_G_TX_txgen_testgentx_enablepreamble_4_Q,
      I3 => BU2_U0_G_TX_txgen_testgentx_data_reg(57),
      O => BU2_N6551
    );
  BU2_U0_G_TX_txgen_testgenio_count_mux0000_3_f5 : MUXF5
    port map (
      I0 => BU2_N6550,
      I1 => BU2_host_rd_data(0),
      S => BU2_U0_G_TX_txgen_testgenio_first_tx_cycle_325,
      O => BU2_U0_G_TX_txgen_testgenio_count_mux0000(3)
    );
  BU2_U0_G_TX_txgen_testgenio_count_mux0000_3_1 : LUT4
    generic map(
      INIT => X"6AAA"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenio_count(3),
      I1 => BU2_U0_G_TX_txgen_testgenio_count(1),
      I2 => BU2_U0_G_TX_txgen_testgenio_count(0),
      I3 => BU2_U0_G_TX_txgen_testgenio_count(2),
      O => BU2_N6550
    );
  BU2_U0_G_FLOWCONTROL_flwctrl_tx_data_out_17_f5 : MUXF5
    port map (
      I0 => BU2_N6549,
      I1 => BU2_N6548,
      S => BU2_U0_G_FLOWCONTROL_flwctrl_tx_data_int(17),
      O => BU2_U0_int_tx_data(17)
    );
  BU2_U0_G_FLOWCONTROL_flwctrl_tx_data_out_17_2 : LUT4
    generic map(
      INIT => X"0C04"
    )
    port map (
      I0 => BU2_U0_G_FLOWCONTROL_flwctrl_tx_data_count(0),
      I1 => BU2_U0_G_FLOWCONTROL_flwctrl_tx_mux_control_state_FFd2_258,
      I2 => BU2_U0_G_FLOWCONTROL_flwctrl_tx_data_count(1),
      I3 => BU2_U0_G_FLOWCONTROL_flwctrl_tx_pause_source_held(33),
      O => BU2_N6549
    );
  BU2_U0_G_FLOWCONTROL_flwctrl_tx_data_out_17_1 : LUT4
    generic map(
      INIT => X"31FF"
    )
    port map (
      I0 => BU2_U0_G_FLOWCONTROL_flwctrl_tx_data_count(0),
      I1 => BU2_U0_G_FLOWCONTROL_flwctrl_tx_data_count(1),
      I2 => BU2_U0_G_FLOWCONTROL_flwctrl_tx_pause_source_held(33),
      I3 => BU2_U0_G_FLOWCONTROL_flwctrl_tx_mux_control_state_FFd2_258,
      O => BU2_N6548
    );
  BU2_U0_G_FLOWCONTROL_flwctrl_tx_data_out_23_f5 : MUXF5
    port map (
      I0 => BU2_N6547,
      I1 => BU2_N6546,
      S => BU2_U0_G_FLOWCONTROL_flwctrl_tx_data_int(23),
      O => BU2_U0_int_tx_data(23)
    );
  BU2_U0_G_FLOWCONTROL_flwctrl_tx_data_out_23_2 : LUT4
    generic map(
      INIT => X"0C04"
    )
    port map (
      I0 => BU2_U0_G_FLOWCONTROL_flwctrl_tx_data_count(0),
      I1 => BU2_U0_G_FLOWCONTROL_flwctrl_tx_mux_control_state_FFd2_258,
      I2 => BU2_U0_G_FLOWCONTROL_flwctrl_tx_data_count(1),
      I3 => BU2_U0_G_FLOWCONTROL_flwctrl_tx_pause_source_held(39),
      O => BU2_N6547
    );
  BU2_U0_G_FLOWCONTROL_flwctrl_tx_data_out_23_1 : LUT4
    generic map(
      INIT => X"31FF"
    )
    port map (
      I0 => BU2_U0_G_FLOWCONTROL_flwctrl_tx_data_count(0),
      I1 => BU2_U0_G_FLOWCONTROL_flwctrl_tx_data_count(1),
      I2 => BU2_U0_G_FLOWCONTROL_flwctrl_tx_pause_source_held(39),
      I3 => BU2_U0_G_FLOWCONTROL_flwctrl_tx_mux_control_state_FFd2_258,
      O => BU2_N6546
    );
  BU2_U0_G_FLOWCONTROL_flwctrl_tx_data_out_22_f5 : MUXF5
    port map (
      I0 => BU2_N6545,
      I1 => BU2_N6544,
      S => BU2_U0_G_FLOWCONTROL_flwctrl_tx_data_int(22),
      O => BU2_U0_int_tx_data(22)
    );
  BU2_U0_G_FLOWCONTROL_flwctrl_tx_data_out_22_2 : LUT4
    generic map(
      INIT => X"0C04"
    )
    port map (
      I0 => BU2_U0_G_FLOWCONTROL_flwctrl_tx_data_count(0),
      I1 => BU2_U0_G_FLOWCONTROL_flwctrl_tx_mux_control_state_FFd2_258,
      I2 => BU2_U0_G_FLOWCONTROL_flwctrl_tx_data_count(1),
      I3 => BU2_U0_G_FLOWCONTROL_flwctrl_tx_pause_source_held(38),
      O => BU2_N6545
    );
  BU2_U0_G_FLOWCONTROL_flwctrl_tx_data_out_22_1 : LUT4
    generic map(
      INIT => X"31FF"
    )
    port map (
      I0 => BU2_U0_G_FLOWCONTROL_flwctrl_tx_data_count(0),
      I1 => BU2_U0_G_FLOWCONTROL_flwctrl_tx_data_count(1),
      I2 => BU2_U0_G_FLOWCONTROL_flwctrl_tx_pause_source_held(38),
      I3 => BU2_U0_G_FLOWCONTROL_flwctrl_tx_mux_control_state_FFd2_258,
      O => BU2_N6544
    );
  BU2_U0_G_FLOWCONTROL_flwctrl_tx_data_out_56_f5 : MUXF5
    port map (
      I0 => BU2_N6543,
      I1 => BU2_N6542,
      S => BU2_U0_G_FLOWCONTROL_flwctrl_tx_data_int(56),
      O => BU2_U0_int_tx_data(56)
    );
  BU2_U0_G_FLOWCONTROL_flwctrl_tx_data_out_56_2 : LUT4
    generic map(
      INIT => X"0C08"
    )
    port map (
      I0 => BU2_U0_G_FLOWCONTROL_flwctrl_tx_data_count(0),
      I1 => BU2_U0_G_FLOWCONTROL_flwctrl_tx_mux_control_state_FFd2_258,
      I2 => BU2_U0_G_FLOWCONTROL_flwctrl_tx_data_count(1),
      I3 => BU2_U0_G_FLOWCONTROL_flwctrl_tx_pause_source_held(8),
      O => BU2_N6543
    );
  BU2_U0_G_FLOWCONTROL_flwctrl_tx_data_out_56_1 : LUT4
    generic map(
      INIT => X"5F4F"
    )
    port map (
      I0 => BU2_U0_G_FLOWCONTROL_flwctrl_tx_data_count(1),
      I1 => BU2_U0_G_FLOWCONTROL_flwctrl_tx_data_count(0),
      I2 => BU2_U0_G_FLOWCONTROL_flwctrl_tx_mux_control_state_FFd2_258,
      I3 => BU2_U0_G_FLOWCONTROL_flwctrl_tx_pause_source_held(8),
      O => BU2_N6542
    );
  BU2_U0_G_TX_txgen_testgenio_xor0062_f5 : MUXF5
    port map (
      I0 => BU2_host_rd_data(0),
      I1 => BU2_N6541,
      S => BU2_U0_G_TX_txgen_testgenio_tx_state_FFd3_269,
      O => BU2_U0_G_TX_txgen_testgenio_xor0062
    );
  BU2_U0_G_TX_txgen_testgenio_xor00621 : LUT4
    generic map(
      INIT => X"0008"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenio_min_pkt_len_reached_337,
      I1 => BU2_U0_G_TX_txgen_testgenio_int_crc_mode_300,
      I2 => BU2_U0_G_TX_txgen_testgenio_tx_state_FFd2_267,
      I3 => BU2_U0_G_TX_txgen_testgenio_min_pkt_len_past_334,
      O => BU2_N6541
    );
  BU2_U0_G_TX_txgen_testgenio_and00101_f5 : MUXF5
    port map (
      I0 => BU2_N6540,
      I1 => BU2_host_rd_data(0),
      S => BU2_U0_G_TX_txgen_testgenio_int_ifg_delay(7),
      O => BU2_U0_G_TX_txgen_testgenio_N151
    );
  BU2_U0_G_TX_txgen_testgenio_and001011 : LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenio_int_ifg_delay(6),
      I1 => BU2_U0_G_TX_txgen_testgenio_int_ifg_delay(5),
      I2 => BU2_U0_G_TX_txgen_testgenio_int_ifg_delay(4),
      I3 => BU2_U0_G_TX_txgen_testgenio_int_ifg_delay(3),
      O => BU2_N6540
    );
  BU2_U0_G_TX_txgen_testgenframe_mux00671_f5 : MUXF5
    port map (
      I0 => BU2_N6539,
      I1 => BU2_N6538,
      S => BU2_U0_G_TX_txgen_testgenframe_xor0000_map2838,
      O => BU2_U0_G_TX_txgen_testgenframe_mux0067
    );
  BU2_U0_G_TX_txgen_testgenframe_mux006712 : LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_state_FFd2_157,
      I1 => BU2_U0_G_TX_txgen_testgenframe_state_FFd1_135,
      O => BU2_N6539
    );
  BU2_U0_G_TX_txgen_testgenframe_mux006711 : LUT4
    generic map(
      INIT => X"0C04"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_xor0000_map2835,
      I1 => BU2_U0_G_TX_txgen_testgenframe_state_FFd2_157,
      I2 => BU2_U0_G_TX_txgen_testgenframe_state_FFd1_135,
      I3 => BU2_U0_G_TX_txgen_testgenframe_crc_sample_146,
      O => BU2_N6538
    );
  BU2_U0_G_RX_rxgen_error_detection_and00141_f5 : MUXF5
    port map (
      I0 => BU2_N6537,
      I1 => BU2_host_rd_data(0),
      S => BU2_U0_G_RX_rxgen_rxc_sync_reg1(2),
      O => BU2_U0_G_RX_rxgen_error_detection_and0014
    );
  BU2_U0_G_RX_rxgen_error_detection_and001411 : LUT4
    generic map(
      INIT => X"0080"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_error_detection_and00001_map2818,
      I1 => BU2_U0_G_RX_rxgen_error_detection_and00001_map2824,
      I2 => BU2_U0_G_RX_rxgen_decode_counter(4),
      I3 => BU2_U0_G_RX_rxgen_decode_counter(3),
      O => BU2_N6537
    );
  BU2_U0_G_RX_rxgen_decode_and00392_f5 : MUXF5
    port map (
      I0 => BU2_host_rd_data(0),
      I1 => BU2_N6536,
      S => BU2_U0_G_RX_rxgen_synchronise_rxd_out(49),
      O => BU2_U0_G_RX_rxgen_decode_and0039
    );
  BU2_U0_G_RX_rxgen_decode_and003921 : LUT4
    generic map(
      INIT => X"0008"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_decode_and00391_map2828,
      I1 => BU2_U0_G_RX_rxgen_decode_and00391_map2831,
      I2 => BU2_U0_G_RX_rxgen_synchronise_rxd_out(48),
      I3 => BU2_U0_G_RX_rxgen_decode_terminate_flag_212,
      O => BU2_N6536
    );
  BU2_U0_G_RX_rxgen_decode_and00312_f5 : MUXF5
    port map (
      I0 => BU2_host_rd_data(0),
      I1 => BU2_N6535,
      S => BU2_U0_G_RX_rxgen_synchronise_rxd_out(17),
      O => BU2_U0_G_RX_rxgen_decode_and0031
    );
  BU2_U0_G_RX_rxgen_decode_and003121 : LUT4
    generic map(
      INIT => X"0008"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_decode_and00311_map2811,
      I1 => BU2_U0_G_RX_rxgen_decode_and00311_map2814,
      I2 => BU2_U0_G_RX_rxgen_synchronise_rxd_out(16),
      I3 => BU2_U0_G_RX_rxgen_decode_terminate_flag_212,
      O => BU2_N6535
    );
  BU2_U0_G_RX_rxgen_decode_and00332_f5 : MUXF5
    port map (
      I0 => BU2_host_rd_data(0),
      I1 => BU2_N6534,
      S => BU2_U0_G_RX_rxgen_synchronise_rxd_out(25),
      O => BU2_U0_G_RX_rxgen_decode_and0033
    );
  BU2_U0_G_RX_rxgen_decode_and003321 : LUT4
    generic map(
      INIT => X"0008"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_decode_and00331_map2804,
      I1 => BU2_U0_G_RX_rxgen_decode_and00331_map2807,
      I2 => BU2_U0_G_RX_rxgen_synchronise_rxd_out(24),
      I3 => BU2_U0_G_RX_rxgen_decode_terminate_flag_212,
      O => BU2_N6534
    );
  BU2_U0_G_RX_rxgen_decode_and00372_f5 : MUXF5
    port map (
      I0 => BU2_host_rd_data(0),
      I1 => BU2_N6533,
      S => BU2_U0_G_RX_rxgen_synchronise_rxd_out(41),
      O => BU2_U0_G_RX_rxgen_decode_and0037
    );
  BU2_U0_G_RX_rxgen_decode_and003721 : LUT4
    generic map(
      INIT => X"0008"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_decode_and00371_map2790,
      I1 => BU2_U0_G_RX_rxgen_decode_and00371_map2793,
      I2 => BU2_U0_G_RX_rxgen_synchronise_rxd_out(40),
      I3 => BU2_U0_G_RX_rxgen_decode_terminate_flag_212,
      O => BU2_N6533
    );
  BU2_U0_G_RX_rxgen_decode_and00352_f5 : MUXF5
    port map (
      I0 => BU2_host_rd_data(0),
      I1 => BU2_N6532,
      S => BU2_U0_G_RX_rxgen_synchronise_rxd_out(33),
      O => BU2_U0_G_RX_rxgen_decode_and0035
    );
  BU2_U0_G_RX_rxgen_decode_and003521 : LUT4
    generic map(
      INIT => X"0008"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_decode_and00351_map2797,
      I1 => BU2_U0_G_RX_rxgen_decode_and00351_map2800,
      I2 => BU2_U0_G_RX_rxgen_synchronise_rxd_out(32),
      I3 => BU2_U0_G_RX_rxgen_decode_terminate_flag_212,
      O => BU2_N6532
    );
  BU2_U0_G_RX_rxgen_decode_and00292_f5 : MUXF5
    port map (
      I0 => BU2_host_rd_data(0),
      I1 => BU2_N6531,
      S => BU2_U0_G_RX_rxgen_synchronise_rxd_out(9),
      O => BU2_U0_G_RX_rxgen_decode_and0029
    );
  BU2_U0_G_RX_rxgen_decode_and002921 : LUT4
    generic map(
      INIT => X"0008"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_decode_and00291_map2783,
      I1 => BU2_U0_G_RX_rxgen_decode_and00291_map2786,
      I2 => BU2_U0_G_RX_rxgen_synchronise_rxd_out(8),
      I3 => BU2_U0_G_RX_rxgen_decode_terminate_flag_212,
      O => BU2_N6531
    );
  BU2_U0_G_RX_rxgen_decode_and00262_f5 : MUXF5
    port map (
      I0 => BU2_host_rd_data(0),
      I1 => BU2_N6530,
      S => BU2_U0_G_RX_rxgen_synchronise_rxd_out(1),
      O => BU2_U0_G_RX_rxgen_decode_and0026
    );
  BU2_U0_G_RX_rxgen_decode_and002621 : LUT4
    generic map(
      INIT => X"0008"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_decode_and00261_map2776,
      I1 => BU2_U0_G_RX_rxgen_decode_and00261_map2779,
      I2 => BU2_U0_G_RX_rxgen_synchronise_rxd_out(0),
      I3 => BU2_U0_G_RX_rxgen_decode_terminate_flag_212,
      O => BU2_N6530
    );
  BU2_U0_G_RX_rxgen_decode_cmp_eq002852_f5 : MUXF5
    port map (
      I0 => BU2_host_rd_data(0),
      I1 => BU2_N6529,
      S => BU2_U0_G_RX_rxgen_decode_counter(4),
      O => BU2_U0_G_RX_rxgen_decode_cmp_eq0028_map2741
    );
  BU2_U0_G_RX_rxgen_decode_cmp_eq0028521 : LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_decode_counter(14),
      I1 => BU2_U0_G_RX_rxgen_decode_counter(13),
      I2 => BU2_U0_G_RX_rxgen_decode_counter(3),
      I3 => BU2_U0_G_RX_rxgen_decode_counter(15),
      O => BU2_N6529
    );
  BU2_U0_G_TX_txgen_mux0002_1_16_f5 : MUXF5
    port map (
      I0 => BU2_N6528,
      I1 => BU2_host_rd_data(0),
      S => BU2_U0_G_TX_txgen_testgenframe_tx_data_avail(7),
      O => BU2_U0_G_TX_txgen_mux0002_1_map2679
    );
  BU2_U0_G_TX_txgen_mux0002_1_161 : LUT4
    generic map(
      INIT => X"B010"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_tx_data_avail(5),
      I1 => BU2_U0_G_TX_txgen_testgenframe_tx_data_avail(6),
      I2 => BU2_U0_G_TX_txgen_testgenframe_tx_data_avail(3),
      I3 => BU2_U0_G_TX_txgen_testgenframe_tx_data_avail(4),
      O => BU2_N6528
    );
  BU2_U0_G_RX_rxgen_decode_cmp_lt00011_f5 : MUXF5
    port map (
      I0 => BU2_N1,
      I1 => BU2_N6519,
      S => BU2_U0_G_RX_rxgen_decode_length(5),
      O => BU2_U0_G_RX_rxgen_decode_cmp_lt0001
    );
  BU2_U0_G_RX_rxgen_decode_cmp_lt000111 : LUT4
    generic map(
      INIT => X"1333"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_decode_length(3),
      I1 => BU2_U0_G_RX_rxgen_decode_length(4),
      I2 => BU2_U0_G_RX_rxgen_decode_length(1),
      I3 => BU2_U0_G_RX_rxgen_decode_length(2),
      O => BU2_N6519
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_TX_CRC32_64_0115_xo_2_1_f5 : MUXF5
    port map (
      I0 => BU2_N6518,
      I1 => BU2_N6517,
      S => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(45),
      O => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0017
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_TX_CRC32_64_0115_xo_2_12 : LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(36),
      I1 => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0175,
      I2 => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0176,
      I3 => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0177,
      O => BU2_N6518
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_TX_CRC32_64_0115_xo_2_11 : LUT4
    generic map(
      INIT => X"9669"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(36),
      I1 => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0175,
      I2 => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0176,
      I3 => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0177,
      O => BU2_N6517
    );
  BU2_U0_G_RX_rxgen_calculate_crc_rx_crc32_64_090_xo_2_1_f5 : MUXF5
    port map (
      I0 => BU2_N6516,
      I1 => BU2_N6515,
      S => BU2_U0_G_RX_rxgen_decode_crc_data(45),
      O => BU2_U0_G_RX_rxgen_calculate_crc_xor0017
    );
  BU2_U0_G_RX_rxgen_calculate_crc_rx_crc32_64_090_xo_2_12 : LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_decode_crc_data(36),
      I1 => BU2_U0_G_RX_rxgen_calculate_crc_xor0140,
      I2 => BU2_U0_G_RX_rxgen_calculate_crc_xor0141,
      I3 => BU2_U0_G_RX_rxgen_calculate_crc_xor0142,
      O => BU2_N6516
    );
  BU2_U0_G_RX_rxgen_calculate_crc_rx_crc32_64_090_xo_2_11 : LUT4
    generic map(
      INIT => X"9669"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_decode_crc_data(36),
      I1 => BU2_U0_G_RX_rxgen_calculate_crc_xor0140,
      I2 => BU2_U0_G_RX_rxgen_calculate_crc_xor0141,
      I3 => BU2_U0_G_RX_rxgen_calculate_crc_xor0142,
      O => BU2_N6515
    );
  BU2_U0_G_RX_rxgen_decode_and0038_f5 : MUXF5
    port map (
      I0 => BU2_N6514,
      I1 => BU2_N6513,
      S => BU2_U0_G_RX_rxgen_frame_start_reg2_233,
      O => BU2_U0_G_RX_rxgen_decode_and0038
    );
  BU2_U0_G_RX_rxgen_decode_and00382 : LUT4
    generic map(
      INIT => X"C040"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_decode_terminate_flag_212,
      I1 => BU2_U0_G_RX_rxgen_decode_full_bytes_valid(7),
      I2 => BU2_U0_G_RX_rxgen_decode_full_bytes_valid(5),
      I3 => BU2_U0_G_RX_rxgen_decode_full_bytes_ctrl_5_Q,
      O => BU2_N6514
    );
  BU2_U0_G_RX_rxgen_decode_and00381 : LUT2
    generic map(
      INIT => X"D"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_decode_terminate_flag_212,
      I1 => BU2_U0_G_RX_rxgen_decode_full_bytes_ctrl_5_Q,
      O => BU2_N6513
    );
  BU2_U0_G_RX_rxgen_decode_and0041_f5 : MUXF5
    port map (
      I0 => BU2_N6512,
      I1 => BU2_N6511,
      S => BU2_U0_G_RX_rxgen_frame_start_reg2_233,
      O => BU2_U0_G_RX_rxgen_decode_and0041
    );
  BU2_U0_G_RX_rxgen_decode_and00412 : LUT4
    generic map(
      INIT => X"C040"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_decode_terminate_flag_212,
      I1 => BU2_U0_G_RX_rxgen_decode_full_bytes_valid(7),
      I2 => BU2_U0_G_RX_rxgen_decode_full_bytes_valid(6),
      I3 => BU2_U0_G_RX_rxgen_decode_full_bytes_ctrl_6_Q,
      O => BU2_N6512
    );
  BU2_U0_G_RX_rxgen_decode_and00411 : LUT2
    generic map(
      INIT => X"D"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_decode_terminate_flag_212,
      I1 => BU2_U0_G_RX_rxgen_decode_full_bytes_ctrl_6_Q,
      O => BU2_N6511
    );
  BU2_U0_G_RX_rxgen_decode_and0036_f5 : MUXF5
    port map (
      I0 => BU2_N6510,
      I1 => BU2_N6509,
      S => BU2_U0_G_RX_rxgen_frame_start_reg2_233,
      O => BU2_U0_G_RX_rxgen_decode_and0036
    );
  BU2_U0_G_RX_rxgen_decode_and00362 : LUT4
    generic map(
      INIT => X"C040"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_decode_terminate_flag_212,
      I1 => BU2_U0_G_RX_rxgen_decode_full_bytes_valid(7),
      I2 => BU2_U0_G_RX_rxgen_decode_full_bytes_valid(4),
      I3 => BU2_U0_G_RX_rxgen_decode_full_bytes_ctrl_4_Q,
      O => BU2_N6510
    );
  BU2_U0_G_RX_rxgen_decode_and00361 : LUT2
    generic map(
      INIT => X"D"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_decode_terminate_flag_212,
      I1 => BU2_U0_G_RX_rxgen_decode_full_bytes_ctrl_4_Q,
      O => BU2_N6509
    );
  BU2_U0_G_RX_rxgen_decode_and0034_f5 : MUXF5
    port map (
      I0 => BU2_N6508,
      I1 => BU2_N6507,
      S => BU2_U0_G_RX_rxgen_frame_start_reg2_233,
      O => BU2_U0_G_RX_rxgen_decode_and0034
    );
  BU2_U0_G_RX_rxgen_decode_and00342 : LUT4
    generic map(
      INIT => X"C040"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_decode_terminate_flag_212,
      I1 => BU2_U0_G_RX_rxgen_decode_full_bytes_valid(7),
      I2 => BU2_U0_G_RX_rxgen_decode_full_bytes_valid(3),
      I3 => BU2_U0_G_RX_rxgen_decode_terminate_control(2),
      O => BU2_N6508
    );
  BU2_U0_G_RX_rxgen_decode_and00341 : LUT2
    generic map(
      INIT => X"D"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_decode_terminate_flag_212,
      I1 => BU2_U0_G_RX_rxgen_decode_terminate_control(2),
      O => BU2_N6507
    );
  BU2_U0_G_RX_rxgen_decode_and0032_f5 : MUXF5
    port map (
      I0 => BU2_N6506,
      I1 => BU2_N6505,
      S => BU2_U0_G_RX_rxgen_frame_start_reg2_233,
      O => BU2_U0_G_RX_rxgen_decode_and0032
    );
  BU2_U0_G_RX_rxgen_decode_and00322 : LUT4
    generic map(
      INIT => X"C040"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_decode_terminate_flag_212,
      I1 => BU2_U0_G_RX_rxgen_decode_full_bytes_valid(2),
      I2 => BU2_U0_G_RX_rxgen_decode_full_bytes_valid(7),
      I3 => BU2_U0_G_RX_rxgen_decode_full_bytes_ctrl_2_Q,
      O => BU2_N6506
    );
  BU2_U0_G_RX_rxgen_decode_and00321 : LUT2
    generic map(
      INIT => X"D"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_decode_terminate_flag_212,
      I1 => BU2_U0_G_RX_rxgen_decode_full_bytes_ctrl_2_Q,
      O => BU2_N6505
    );
  BU2_U0_G_RX_rxgen_decode_and0030_f5 : MUXF5
    port map (
      I0 => BU2_N6504,
      I1 => BU2_N6503,
      S => BU2_U0_G_RX_rxgen_frame_start_reg2_233,
      O => BU2_U0_G_RX_rxgen_decode_and0030
    );
  BU2_U0_G_RX_rxgen_decode_and00302 : LUT4
    generic map(
      INIT => X"C040"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_decode_terminate_flag_212,
      I1 => BU2_U0_G_RX_rxgen_decode_full_bytes_valid(1),
      I2 => BU2_U0_G_RX_rxgen_decode_full_bytes_valid(7),
      I3 => BU2_U0_G_RX_rxgen_decode_full_bytes_ctrl_1_Q,
      O => BU2_N6504
    );
  BU2_U0_G_RX_rxgen_decode_and00301 : LUT2
    generic map(
      INIT => X"D"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_decode_terminate_flag_212,
      I1 => BU2_U0_G_RX_rxgen_decode_full_bytes_ctrl_1_Q,
      O => BU2_N6503
    );
  BU2_U0_G_RX_rxgen_decode_and0028_f5 : MUXF5
    port map (
      I0 => BU2_N6502,
      I1 => BU2_N6501,
      S => BU2_U0_G_RX_rxgen_frame_start_reg2_233,
      O => BU2_U0_G_RX_rxgen_decode_and0028
    );
  BU2_U0_G_RX_rxgen_decode_and00282 : LUT4
    generic map(
      INIT => X"C040"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_decode_terminate_flag_212,
      I1 => BU2_U0_G_RX_rxgen_decode_full_bytes_valid(7),
      I2 => BU2_U0_G_RX_rxgen_decode_full_bytes_valid(0),
      I3 => BU2_U0_G_RX_rxgen_decode_full_bytes_ctrl_0_Q,
      O => BU2_N6502
    );
  BU2_U0_G_RX_rxgen_decode_and00281 : LUT2
    generic map(
      INIT => X"D"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_decode_terminate_flag_212,
      I1 => BU2_U0_G_RX_rxgen_decode_full_bytes_ctrl_0_Q,
      O => BU2_N6501
    );
  BU2_U0_G_RX_rxgen_decode_and0021_f5 : MUXF5
    port map (
      I0 => BU2_N6500,
      I1 => BU2_N6499,
      S => BU2_U0_G_RX_rxgen_frame_start_reg2_233,
      O => BU2_U0_G_RX_rxgen_decode_and0021
    );
  BU2_U0_G_RX_rxgen_decode_and00212 : LUT4
    generic map(
      INIT => X"C040"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_decode_terminate_flag_212,
      I1 => BU2_U0_G_RX_rxgen_decode_crc_bytes_valid(7),
      I2 => BU2_U0_G_RX_rxgen_decode_crc_bytes_valid(2),
      I3 => BU2_U0_G_RX_rxgen_decode_crc_bytes_ctrl(2),
      O => BU2_N6500
    );
  BU2_U0_G_RX_rxgen_decode_and00211 : LUT2
    generic map(
      INIT => X"D"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_decode_terminate_flag_212,
      I1 => BU2_U0_G_RX_rxgen_decode_crc_bytes_ctrl(2),
      O => BU2_N6499
    );
  BU2_U0_G_RX_rxgen_decode_and0020_f5 : MUXF5
    port map (
      I0 => BU2_N6498,
      I1 => BU2_N6497,
      S => BU2_U0_G_RX_rxgen_frame_start_reg2_233,
      O => BU2_U0_G_RX_rxgen_decode_and0020
    );
  BU2_U0_G_RX_rxgen_decode_and00202 : LUT4
    generic map(
      INIT => X"C040"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_decode_terminate_flag_212,
      I1 => BU2_U0_G_RX_rxgen_decode_crc_bytes_valid(7),
      I2 => BU2_U0_G_RX_rxgen_decode_crc_bytes_valid(1),
      I3 => BU2_U0_G_RX_rxgen_decode_crc_bytes_ctrl(1),
      O => BU2_N6498
    );
  BU2_U0_G_RX_rxgen_decode_and00201 : LUT2
    generic map(
      INIT => X"D"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_decode_terminate_flag_212,
      I1 => BU2_U0_G_RX_rxgen_decode_crc_bytes_ctrl(1),
      O => BU2_N6497
    );
  BU2_U0_G_RX_rxgen_decode_and0019_f5 : MUXF5
    port map (
      I0 => BU2_N6496,
      I1 => BU2_N6495,
      S => BU2_U0_G_RX_rxgen_frame_start_reg2_233,
      O => BU2_U0_G_RX_rxgen_decode_and0019
    );
  BU2_U0_G_RX_rxgen_decode_and00192 : LUT4
    generic map(
      INIT => X"C040"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_decode_terminate_flag_212,
      I1 => BU2_U0_G_RX_rxgen_decode_crc_bytes_valid(7),
      I2 => BU2_U0_G_RX_rxgen_decode_crc_bytes_valid(0),
      I3 => BU2_U0_G_RX_rxgen_decode_crc_bytes_ctrl(0),
      O => BU2_N6496
    );
  BU2_U0_G_RX_rxgen_decode_and00191 : LUT2
    generic map(
      INIT => X"D"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_decode_terminate_flag_212,
      I1 => BU2_U0_G_RX_rxgen_decode_crc_bytes_ctrl(0),
      O => BU2_N6495
    );
  BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_rx_bad_frame_out_f5 : MUXF5
    port map (
      I0 => NlwRenamedSig_OI_rx_statistics_vector_1_Q,
      I1 => BU2_N6494,
      S => BU2_U0_G_RX_rxgen_add_pause_frame_srl16_228,
      O => BU2_U0_G_FLOWCONTROL_flwctrl_rx_bad_frame_comb
    );
  BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_rx_bad_frame_out1 : LUT4
    generic map(
      INIT => X"FF20"
    )
    port map (
      I0 => BU2_U0_G_FLOWCONTROL_flwctrl_rx_enable_reg_360,
      I1 => BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_rx_bad_opcode_int_245,
      I2 => NlwRenamedSig_OI_rx_statistics_vector_0_Q,
      I3 => NlwRenamedSig_OI_rx_statistics_vector_1_Q,
      O => BU2_N6494
    );
  BU2_U0_G_RX_rxgen_synchronise_or0001214_f5 : MUXF5
    port map (
      I0 => BU2_host_rd_data(0),
      I1 => BU2_N6493,
      S => xgmii_rxd_395(2),
      O => BU2_U0_G_RX_rxgen_synchronise_or0001_map2127
    );
  BU2_U0_G_RX_rxgen_synchronise_or00012141 : LUT4
    generic map(
      INIT => X"F080"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_synchronise_or0001_map2071,
      I1 => BU2_U0_G_RX_rxgen_synchronise_or0001_map2075,
      I2 => xgmii_rxc_396(0),
      I3 => BU2_U0_G_RX_rxgen_synchronise_or0001_map2125,
      O => BU2_N6493
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_TX_CRC32_64_0110_xo_1_f5 : MUXF5
    port map (
      I0 => BU2_N6492,
      I1 => BU2_N6491,
      S => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(60),
      O => BU2_U0_G_TX_txgen_testgenframe_crcgen_N51
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_TX_CRC32_64_0110_xo_1_2 : LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(32),
      I1 => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(45),
      I2 => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(57),
      I3 => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(49),
      O => BU2_N6492
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_TX_CRC32_64_0110_xo_1_1 : LUT4
    generic map(
      INIT => X"9669"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(32),
      I1 => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(45),
      I2 => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(57),
      I3 => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(49),
      O => BU2_N6491
    );
  BU2_U0_G_RX_rxgen_calculate_crc_rx_crc32_64_084_xo_1_f5 : MUXF5
    port map (
      I0 => BU2_N6490,
      I1 => BU2_N6489,
      S => BU2_U0_G_RX_rxgen_decode_crc_data(60),
      O => BU2_U0_G_RX_rxgen_calculate_crc_N51
    );
  BU2_U0_G_RX_rxgen_calculate_crc_rx_crc32_64_084_xo_1_2 : LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_decode_crc_data(32),
      I1 => BU2_U0_G_RX_rxgen_decode_crc_data(45),
      I2 => BU2_U0_G_RX_rxgen_decode_crc_data(57),
      I3 => BU2_U0_G_RX_rxgen_decode_crc_data(49),
      O => BU2_N6490
    );
  BU2_U0_G_RX_rxgen_calculate_crc_rx_crc32_64_084_xo_1_1 : LUT4
    generic map(
      INIT => X"9669"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_decode_crc_data(32),
      I1 => BU2_U0_G_RX_rxgen_decode_crc_data(45),
      I2 => BU2_U0_G_RX_rxgen_decode_crc_data(57),
      I3 => BU2_U0_G_RX_rxgen_decode_crc_data(49),
      O => BU2_N6489
    );
  BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_1 : FDP
    port map (
      D => BU2_U0_G_TX_RESET_sync_tx_reset_i_r3_371,
      PRE => BU2_U0_int_tx_rst_asynch,
      C => tx_clk0,
      Q => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_1_368
    );
  BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_1 : FDP
    port map (
      D => BU2_U0_G_RX_RESET_sync_rx_reset_i_r3_379,
      PRE => BU2_U0_int_rx_rst_asynch,
      C => rx_clk0,
      Q => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_1_240
    );
  BU2_U0_G_RX_rxgen_decode_mux01071_INV_0 : INV
    port map (
      I => BU2_U0_G_RX_rxgen_decode_start_flag_243,
      O => BU2_U0_G_RX_rxgen_decode_counter_Eqn_0_mand_199
    );
  BU2_U0_G_TX_txgen_testgenio_byte_count_Eqn_011_INV_0 : INV
    port map (
      I => BU2_U0_G_TX_txgen_testgenio_first_tx_cycle_325,
      O => BU2_U0_G_TX_txgen_testgenio_byte_count_Eqn_0_mand_272
    );
  BU2_U0_G_TX_txgen_testgenio_max_count_eqn1_INV_0 : INV
    port map (
      I => BU2_U0_G_TX_txgen_testgenio_load_max_count_338,
      O => BU2_U0_G_TX_txgen_testgenio_max_count_eqn
    );
  BU2_U0_G_RX_rxgen_decode_full_bytes_valid_7_inv1_INV_0 : INV
    port map (
      I => BU2_U0_G_RX_rxgen_decode_full_bytes_valid(7),
      O => BU2_U0_G_RX_rxgen_decode_full_bytes_valid_7_inv
    );
  BU2_U0_G_RX_rxgen_decode_full_bytes_valid_1_inv1_INV_0 : INV
    port map (
      I => BU2_U0_G_RX_rxgen_decode_full_bytes_valid(1),
      O => BU2_U0_G_RX_rxgen_decode_full_bytes_valid_1_inv
    );
  BU2_U0_G_RX_rxgen_decode_full_bytes_valid_0_inv1_INV_0 : INV
    port map (
      I => BU2_U0_G_RX_rxgen_decode_full_bytes_valid(0),
      O => BU2_U0_G_RX_rxgen_decode_full_bytes_valid_0_inv
    );
  BU2_U0_G_RX_rxgen_decode_full_bytes_valid_6_inv1_INV_0 : INV
    port map (
      I => BU2_U0_G_RX_rxgen_decode_full_bytes_valid(6),
      O => BU2_U0_G_RX_rxgen_decode_full_bytes_valid_6_inv
    );
  BU2_U0_G_RX_rxgen_decode_full_bytes_valid_5_inv1_INV_0 : INV
    port map (
      I => BU2_U0_G_RX_rxgen_decode_full_bytes_valid(5),
      O => BU2_U0_G_RX_rxgen_decode_full_bytes_valid_5_inv
    );
  BU2_U0_G_RX_rxgen_decode_full_bytes_valid_4_inv1_INV_0 : INV
    port map (
      I => BU2_U0_G_RX_rxgen_decode_full_bytes_valid(4),
      O => BU2_U0_G_RX_rxgen_decode_full_bytes_valid_4_inv
    );
  BU2_U0_G_RX_rxgen_decode_full_bytes_valid_2_inv1_INV_0 : INV
    port map (
      I => BU2_U0_G_RX_rxgen_decode_full_bytes_valid(2),
      O => BU2_U0_G_RX_rxgen_decode_full_bytes_valid_2_inv
    );
  BU2_U0_G_RX_rxgen_decode_full_bytes_valid_3_inv1_INV_0 : INV
    port map (
      I => BU2_U0_G_RX_rxgen_decode_full_bytes_valid(3),
      O => BU2_U0_G_RX_rxgen_decode_full_bytes_valid_3_inv
    );
  BU2_U0_G_TX_txgen_testgentx_tx_on_2_inv1_INV_0 : INV
    port map (
      I => BU2_U0_G_TX_txgen_testgentx_tx_on(2),
      O => BU2_U0_G_TX_txgen_testgentx_tx_on_2_inv
    );
  BU2_U0_G_TX_txgen_testgentx_tx_on_3_inv1_INV_0 : INV
    port map (
      I => BU2_U0_G_TX_txgen_testgentx_tx_on(3),
      O => BU2_U0_G_TX_txgen_testgentx_tx_on_3_inv
    );
  BU2_U0_G_TX_txgen_testgentx_tx_on_1_inv1_INV_0 : INV
    port map (
      I => BU2_U0_G_TX_txgen_testgentx_tx_on(1),
      O => BU2_U0_G_TX_txgen_testgentx_tx_on_1_inv
    );
  BU2_U0_G_TX_txgen_testgentx_tx_on_6_inv1_INV_0 : INV
    port map (
      I => BU2_U0_G_TX_txgen_testgentx_tx_on(6),
      O => BU2_U0_G_TX_txgen_testgentx_tx_on_6_inv
    );
  BU2_U0_G_TX_txgen_testgentx_tx_on_5_inv1_INV_0 : INV
    port map (
      I => BU2_U0_G_TX_txgen_testgentx_tx_on(5),
      O => BU2_U0_G_TX_txgen_testgentx_tx_on_5_inv
    );
  BU2_U0_G_TX_txgen_testgentx_tx_on_0_inv1_INV_0 : INV
    port map (
      I => BU2_U0_G_TX_txgen_testgentx_tx_on(0),
      O => BU2_U0_G_TX_txgen_testgentx_tx_on_0_inv
    );
  BU2_U0_G_TX_txgen_testgentx_tx_on_7_inv1_INV_0 : INV
    port map (
      I => BU2_U0_G_TX_txgen_testgentx_tx_on(7),
      O => BU2_U0_G_TX_txgen_testgentx_tx_on_7_inv
    );
  BU2_U0_G_TX_txgen_testgentx_tx_on_4_inv1_INV_0 : INV
    port map (
      I => BU2_U0_G_TX_txgen_testgentx_tx_on(4),
      O => BU2_U0_G_TX_txgen_testgentx_tx_on_4_inv
    );
  BU2_U0_G_TX_txgen_testgenframe_state_Out01_INV_0 : INV
    port map (
      I => BU2_U0_G_TX_txgen_testgenframe_state_FFd2_157,
      O => BU2_U0_G_TX_txgen_testgenframe_cmp_eq0000
    );
  BU2_U0_rsgen_G_RX_detect_link_fail_not00061_INV_0 : INV
    port map (
      I => BU2_U0_rsgen_G_RX_detect_link_fail_seq_upper_109,
      O => BU2_U0_rsgen_G_RX_detect_link_fail_not0006
    );
  BU2_U0_G_RX_rxgen_decode_not00151_INV_0 : INV
    port map (
      I => BU2_U0_G_RX_rxgen_decode_terminate_flags(0),
      O => BU2_U0_G_RX_rxgen_decode_not0015
    );
  BU2_U0_G_RX_rxgen_decode_not00131_INV_0 : INV
    port map (
      I => BU2_U0_G_RX_rxgen_decode_terminate_flags(4),
      O => BU2_U0_G_RX_rxgen_decode_not0013
    );
  BU2_U0_G_FLOWCONTROL_flwctrl_tx_data_count_mux0000_0_1_INV_0 : INV
    port map (
      I => BU2_U0_G_FLOWCONTROL_flwctrl_tx_data_count(0),
      O => BU2_U0_G_FLOWCONTROL_flwctrl_tx_data_count_mux0000(0)
    );
  BU2_U0_G_TX_txgen_testgenio_not00331_INV_0 : INV
    port map (
      I => BU2_U0_G_TX_txgen_testgenio_toggle_330,
      O => BU2_U0_G_TX_txgen_testgenio_not0033
    );
  BU2_U0_G_TX_txgen_testgenio_not00301_INV_0 : INV
    port map (
      I => BU2_U0_G_TX_txgen_testgenio_max_count_enable_307,
      O => BU2_U0_G_TX_txgen_testgenio_not0030
    );
  BU2_U0_G_TX_txgen_testgenio_mux01601_INV_0 : INV
    port map (
      I => BU2_U0_G_TX_txgen_testgenio_reg_tx_valid_342,
      O => BU2_U0_G_TX_txgen_testgenio_mux0160
    );
  BU2_U0_G_TX_txgen_mux00011_INV_0 : INV
    port map (
      I => BU2_U0_G_TX_txgen_bc_state_353,
      O => BU2_U0_G_TX_txgen_mux0001
    );
  BU2_U0_G_FLOWCONTROL_flwctrl_mux00001_INV_0 : INV
    port map (
      I => NlwRenamedSig_OI_tx_statistics_valid,
      O => BU2_U0_G_FLOWCONTROL_flwctrl_mux0000
    );
  BU2_U0_G_TX_txgen_testgenio_Maccum_countb_lut_0_INV_0 : INV
    port map (
      I => BU2_U0_G_TX_txgen_testgenio_countb(0),
      O => BU2_U0_G_TX_txgen_testgenio_N30
    );
  BU2_U0_G_TX_txgen_testgenio_Madd_addsub0008_lut_0_INV_0 : INV
    port map (
      I => BU2_U0_G_TX_txgen_testgenio_byte_count(0),
      O => BU2_U0_G_TX_txgen_testgenio_N15
    );
  BU2_U0_G_TX_txgen_testgenio_Madd_addsub0007_lut_2_INV_0 : INV
    port map (
      I => BU2_U0_G_TX_txgen_testgenio_reg_last_bytes(2),
      O => BU2_U0_G_TX_txgen_testgenio_N14
    );
  BU2_U0_G_TX_txgen_testgentx_Mmux_byte3_f5_6_G : LUT4
    generic map(
      INIT => X"E545"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgentx_start_in_0_348,
      I1 => BU2_U0_G_TX_txgen_testgentx_data_reg_reg(63),
      I2 => BU2_U0_G_TX_txgen_preamble_en_reg_357,
      I3 => BU2_U0_G_TX_txgen_testgentx_data_reg(31),
      O => BU2_N6488
    );
  BU2_U0_G_TX_txgen_testgentx_Mmux_byte3_f5_6_F : LUT4
    generic map(
      INIT => X"FEBA"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgentx_terminate(3),
      I1 => BU2_U0_G_TX_txgen_testgentx_last_start_in_0_347,
      I2 => BU2_U0_G_TX_txgen_testgentx_data_reg_reg(63),
      I3 => BU2_U0_G_TX_txgen_testgentx_data_reg(31),
      O => BU2_N6487
    );
  BU2_U0_G_TX_txgen_testgentx_Mmux_byte3_f5_6 : MUXF5
    port map (
      I0 => BU2_N6487,
      I1 => BU2_N6488,
      S => BU2_U0_G_TX_txgen_testgentx_enablepreamble_0_Q,
      O => BU2_U0_G_TX_txgen_testgentx_byte3(7)
    );
  BU2_U0_G_TX_txgen_testgentx_Mmux_byte3_f5_4_G : LUT4
    generic map(
      INIT => X"E040"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgentx_start_in_0_348,
      I1 => BU2_U0_G_TX_txgen_testgentx_data_reg_reg(61),
      I2 => BU2_U0_G_TX_txgen_preamble_en_reg_357,
      I3 => BU2_U0_G_TX_txgen_testgentx_data_reg(29),
      O => BU2_N6486
    );
  BU2_U0_G_TX_txgen_testgentx_Mmux_byte3_f5_4_F : LUT4
    generic map(
      INIT => X"FEBA"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgentx_terminate(3),
      I1 => BU2_U0_G_TX_txgen_testgentx_last_start_in_0_347,
      I2 => BU2_U0_G_TX_txgen_testgentx_data_reg_reg(61),
      I3 => BU2_U0_G_TX_txgen_testgentx_data_reg(29),
      O => BU2_N6485
    );
  BU2_U0_G_TX_txgen_testgentx_Mmux_byte3_f5_4 : MUXF5
    port map (
      I0 => BU2_N6485,
      I1 => BU2_N6486,
      S => BU2_U0_G_TX_txgen_testgentx_enablepreamble_0_Q,
      O => BU2_U0_G_TX_txgen_testgentx_byte3(5)
    );
  BU2_U0_G_TX_txgen_testgentx_Mmux_byte3_f5_2_G : LUT4
    generic map(
      INIT => X"E040"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgentx_start_in_0_348,
      I1 => BU2_U0_G_TX_txgen_testgentx_data_reg_reg(59),
      I2 => BU2_U0_G_TX_txgen_preamble_en_reg_357,
      I3 => BU2_U0_G_TX_txgen_testgentx_data_reg(27),
      O => BU2_N6484
    );
  BU2_U0_G_TX_txgen_testgentx_Mmux_byte3_f5_2_F : LUT4
    generic map(
      INIT => X"FEBA"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgentx_terminate(3),
      I1 => BU2_U0_G_TX_txgen_testgentx_last_start_in_0_347,
      I2 => BU2_U0_G_TX_txgen_testgentx_data_reg_reg(59),
      I3 => BU2_U0_G_TX_txgen_testgentx_data_reg(27),
      O => BU2_N6483
    );
  BU2_U0_G_TX_txgen_testgentx_Mmux_byte3_f5_2 : MUXF5
    port map (
      I0 => BU2_N6483,
      I1 => BU2_N6484,
      S => BU2_U0_G_TX_txgen_testgentx_enablepreamble_0_Q,
      O => BU2_U0_G_TX_txgen_testgentx_byte3(3)
    );
  BU2_U0_G_TX_txgen_testgentx_Mmux_byte3_f5_5_G : LUT4
    generic map(
      INIT => X"EF4F"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgentx_start_in_0_348,
      I1 => BU2_U0_G_TX_txgen_testgentx_data_reg_reg(62),
      I2 => BU2_U0_G_TX_txgen_preamble_en_reg_357,
      I3 => BU2_U0_G_TX_txgen_testgentx_data_reg(30),
      O => BU2_N6482
    );
  BU2_U0_G_TX_txgen_testgentx_Mmux_byte3_f5_5_F : LUT4
    generic map(
      INIT => X"FEBA"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgentx_terminate(3),
      I1 => BU2_U0_G_TX_txgen_testgentx_last_start_in_0_347,
      I2 => BU2_U0_G_TX_txgen_testgentx_data_reg_reg(62),
      I3 => BU2_U0_G_TX_txgen_testgentx_data_reg(30),
      O => BU2_N6481
    );
  BU2_U0_G_TX_txgen_testgentx_Mmux_byte3_f5_5 : MUXF5
    port map (
      I0 => BU2_N6481,
      I1 => BU2_N6482,
      S => BU2_U0_G_TX_txgen_testgentx_enablepreamble_0_Q,
      O => BU2_U0_G_TX_txgen_testgentx_byte3(6)
    );
  BU2_U0_G_TX_txgen_testgentx_Mmux_byte3_f5_3_G : LUT4
    generic map(
      INIT => X"EF4F"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgentx_start_in_0_348,
      I1 => BU2_U0_G_TX_txgen_testgentx_data_reg_reg(60),
      I2 => BU2_U0_G_TX_txgen_preamble_en_reg_357,
      I3 => BU2_U0_G_TX_txgen_testgentx_data_reg(28),
      O => BU2_N6480
    );
  BU2_U0_G_TX_txgen_testgentx_Mmux_byte3_f5_3_F : LUT4
    generic map(
      INIT => X"FEBA"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgentx_terminate(3),
      I1 => BU2_U0_G_TX_txgen_testgentx_last_start_in_0_347,
      I2 => BU2_U0_G_TX_txgen_testgentx_data_reg_reg(60),
      I3 => BU2_U0_G_TX_txgen_testgentx_data_reg(28),
      O => BU2_N6479
    );
  BU2_U0_G_TX_txgen_testgentx_Mmux_byte3_f5_3 : MUXF5
    port map (
      I0 => BU2_N6479,
      I1 => BU2_N6480,
      S => BU2_U0_G_TX_txgen_testgentx_enablepreamble_0_Q,
      O => BU2_U0_G_TX_txgen_testgentx_byte3(4)
    );
  BU2_U0_G_TX_txgen_testgentx_Mmux_byte3_f5_1_G : LUT4
    generic map(
      INIT => X"EF4F"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgentx_start_in_0_348,
      I1 => BU2_U0_G_TX_txgen_testgentx_data_reg_reg(58),
      I2 => BU2_U0_G_TX_txgen_preamble_en_reg_357,
      I3 => BU2_U0_G_TX_txgen_testgentx_data_reg(26),
      O => BU2_N6478
    );
  BU2_U0_G_TX_txgen_testgentx_Mmux_byte3_f5_1_F : LUT4
    generic map(
      INIT => X"FEBA"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgentx_terminate(3),
      I1 => BU2_U0_G_TX_txgen_testgentx_last_start_in_0_347,
      I2 => BU2_U0_G_TX_txgen_testgentx_data_reg_reg(58),
      I3 => BU2_U0_G_TX_txgen_testgentx_data_reg(26),
      O => BU2_N6477
    );
  BU2_U0_G_TX_txgen_testgentx_Mmux_byte3_f5_1 : MUXF5
    port map (
      I0 => BU2_N6477,
      I1 => BU2_N6478,
      S => BU2_U0_G_TX_txgen_testgentx_enablepreamble_0_Q,
      O => BU2_U0_G_TX_txgen_testgentx_byte3(2)
    );
  BU2_U0_G_TX_txgen_testgentx_Mmux_byte3_f5_G : LUT4
    generic map(
      INIT => X"EF4F"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgentx_start_in_0_348,
      I1 => BU2_U0_G_TX_txgen_testgentx_data_reg_reg(56),
      I2 => BU2_U0_G_TX_txgen_preamble_en_reg_357,
      I3 => BU2_U0_G_TX_txgen_testgentx_data_reg(24),
      O => BU2_N6476
    );
  BU2_U0_G_TX_txgen_testgentx_Mmux_byte3_f5_F : LUT4
    generic map(
      INIT => X"FEBA"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgentx_terminate(3),
      I1 => BU2_U0_G_TX_txgen_testgentx_last_start_in_0_347,
      I2 => BU2_U0_G_TX_txgen_testgentx_data_reg_reg(56),
      I3 => BU2_U0_G_TX_txgen_testgentx_data_reg(24),
      O => BU2_N6475
    );
  BU2_U0_G_TX_txgen_testgentx_Mmux_byte3_f5 : MUXF5
    port map (
      I0 => BU2_N6475,
      I1 => BU2_N6476,
      S => BU2_U0_G_TX_txgen_testgentx_enablepreamble_0_Q,
      O => BU2_U0_G_TX_txgen_testgentx_byte3(0)
    );
  BU2_U0_G_TX_txgen_testgentx_Mmux_byte3_f5_0_G : LUT4
    generic map(
      INIT => X"E040"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgentx_start_in_0_348,
      I1 => BU2_U0_G_TX_txgen_testgentx_data_reg_reg(57),
      I2 => BU2_U0_G_TX_txgen_preamble_en_reg_357,
      I3 => BU2_U0_G_TX_txgen_testgentx_data_reg(25),
      O => BU2_N6474
    );
  BU2_U0_G_TX_txgen_testgentx_Mmux_byte3_f5_0_F : LUT4
    generic map(
      INIT => X"0E04"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgentx_last_start_in_0_347,
      I1 => BU2_U0_G_TX_txgen_testgentx_data_reg_reg(57),
      I2 => BU2_U0_G_TX_txgen_testgentx_terminate(3),
      I3 => BU2_U0_G_TX_txgen_testgentx_data_reg(25),
      O => BU2_N6473
    );
  BU2_U0_G_TX_txgen_testgentx_Mmux_byte3_f5_0 : MUXF5
    port map (
      I0 => BU2_N6473,
      I1 => BU2_N6474,
      S => BU2_U0_G_TX_txgen_testgentx_enablepreamble_0_Q,
      O => BU2_U0_G_TX_txgen_testgentx_byte3(1)
    );
  BU2_U0_G_TX_txgen_testgentx_byte4_2_G : LUT3
    generic map(
      INIT => X"C4"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_preamble_en_reg_357,
      I1 => BU2_U0_G_TX_txgen_testgentx_start_in_0_348,
      I2 => BU2_U0_G_TX_txgen_testgentx_data_reg(34),
      O => BU2_N6472
    );
  BU2_U0_G_TX_txgen_testgentx_byte4_2_F : LUT4
    generic map(
      INIT => X"FEBA"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgentx_terminate(4),
      I1 => BU2_U0_G_TX_txgen_testgentx_last_start_in_0_347,
      I2 => BU2_U0_G_TX_txgen_testgentx_data_reg(2),
      I3 => BU2_U0_G_TX_txgen_testgentx_data_reg(34),
      O => BU2_N6471
    );
  BU2_U0_G_TX_txgen_testgentx_byte4_2_Q : MUXF5
    port map (
      I0 => BU2_N6471,
      I1 => BU2_N6472,
      S => BU2_U0_G_TX_txgen_testgentx_enablepreamble_4_Q,
      O => BU2_U0_G_TX_txgen_testgentx_byte4(2)
    );
  BU2_U0_G_TX_txgen_testgenio_mux0186_2_23_G : LUT4
    generic map(
      INIT => X"8000"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenio_and0012,
      I1 => BU2_U0_G_TX_txgen_testgenio_int_data_avail(3),
      I2 => BU2_U0_G_TX_txgen_testgenio_int_data_avail(2),
      I3 => BU2_N3354,
      O => BU2_N6470
    );
  BU2_U0_G_TX_txgen_testgenio_mux0186_2_23_F : LUT3
    generic map(
      INIT => X"F6"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenio_xor0082,
      I1 => BU2_U0_G_TX_txgen_testgenio_reg_last_bytes(2),
      I2 => BU2_U0_G_TX_txgen_testgenio_byte_count_out(11),
      O => BU2_N6469
    );
  BU2_U0_G_TX_txgen_testgenio_mux0186_2_23 : MUXF5
    port map (
      I0 => BU2_N6469,
      I1 => BU2_N6470,
      S => BU2_U0_G_TX_txgen_testgenio_xor0081,
      O => BU2_U0_G_TX_txgen_testgenio_mux0186(2)
    );
  BU2_U0_G_TX_txgen_testgenio_ifg_ext_count_mux0000_3_G : LUT4
    generic map(
      INIT => X"396C"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenio_ext_col2,
      I1 => BU2_U0_G_TX_txgen_testgenio_int_ifg_delay_lane(4),
      I2 => BU2_N6186,
      I3 => BU2_N6185,
      O => BU2_N6468
    );
  BU2_U0_G_TX_txgen_testgenio_ifg_ext_count_mux0000_3_F : LUT4
    generic map(
      INIT => X"AAA9"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenio_ifg_ext_count(3),
      I1 => BU2_U0_G_TX_txgen_testgenio_ifg_ext_count(2),
      I2 => BU2_U0_G_TX_txgen_testgenio_ifg_ext_count(1),
      I3 => BU2_U0_G_TX_txgen_testgenio_ifg_ext_count(0),
      O => BU2_N6467
    );
  BU2_U0_G_TX_txgen_testgenio_ifg_ext_count_mux0000_3_Q : MUXF5
    port map (
      I0 => BU2_N6467,
      I1 => BU2_N6468,
      S => BU2_U0_G_TX_txgen_testgenio_N5,
      O => BU2_U0_G_TX_txgen_testgenio_ifg_ext_count_mux0000(3)
    );
  BU2_U0_G_TX_txgen_testgenio_not0023_G : LUT4
    generic map(
      INIT => X"FFBF"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenio_countb(2),
      I1 => BU2_U0_G_TX_txgen_testgenio_and0014_map3196,
      I2 => BU2_U0_G_TX_txgen_testgenio_and0014_map3204,
      I3 => BU2_U0_G_TX_txgen_testgenio_countb(8),
      O => BU2_N6466
    );
  BU2_U0_G_TX_txgen_testgenio_not0023_F : LUT3
    generic map(
      INIT => X"01"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenio_counta(2),
      I1 => BU2_U0_G_TX_txgen_testgenio_counta(1),
      I2 => BU2_U0_G_TX_txgen_testgenio_counta(0),
      O => BU2_N6465
    );
  BU2_U0_G_TX_txgen_testgenio_not0023 : MUXF5
    port map (
      I0 => BU2_N6465,
      I1 => BU2_N6466,
      S => BU2_U0_G_TX_txgen_testgenio_tx_state_FFd1_268,
      O => BU2_U0_G_TX_txgen_testgenio_not0023_295
    );
  BU2_U0_G_TX_txgen_testgentx_byte4_0_G : LUT3
    generic map(
      INIT => X"F7"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgentx_start_in_0_348,
      I1 => BU2_U0_G_TX_txgen_preamble_en_reg_357,
      I2 => BU2_U0_G_TX_txgen_testgentx_data_reg(32),
      O => BU2_N6464
    );
  BU2_U0_G_TX_txgen_testgentx_byte4_0_F : LUT4
    generic map(
      INIT => X"FEBA"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgentx_terminate(4),
      I1 => BU2_U0_G_TX_txgen_testgentx_last_start_in_0_347,
      I2 => BU2_U0_G_TX_txgen_testgentx_data_reg(0),
      I3 => BU2_U0_G_TX_txgen_testgentx_data_reg(32),
      O => BU2_N6463
    );
  BU2_U0_G_TX_txgen_testgentx_byte4_0_Q : MUXF5
    port map (
      I0 => BU2_N6463,
      I1 => BU2_N6464,
      S => BU2_U0_G_TX_txgen_testgentx_enablepreamble_4_Q,
      O => BU2_U0_G_TX_txgen_testgentx_byte4(0)
    );
  BU2_U0_G_TX_txgen_testgentx_byte4_1_G : LUT3
    generic map(
      INIT => X"D5"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgentx_start_in_0_348,
      I1 => BU2_U0_G_TX_txgen_preamble_en_reg_357,
      I2 => BU2_U0_G_TX_txgen_testgentx_data_reg(33),
      O => BU2_N6462
    );
  BU2_U0_G_TX_txgen_testgentx_byte4_1_F : LUT4
    generic map(
      INIT => X"0E04"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgentx_last_start_in_0_347,
      I1 => BU2_U0_G_TX_txgen_testgentx_data_reg(1),
      I2 => BU2_U0_G_TX_txgen_testgentx_terminate(4),
      I3 => BU2_U0_G_TX_txgen_testgentx_data_reg(33),
      O => BU2_N6461
    );
  BU2_U0_G_TX_txgen_testgentx_byte4_1_Q : MUXF5
    port map (
      I0 => BU2_N6461,
      I1 => BU2_N6462,
      S => BU2_U0_G_TX_txgen_testgentx_enablepreamble_4_Q,
      O => BU2_U0_G_TX_txgen_testgentx_byte4(1)
    );
  BU2_U0_G_TX_txgen_testgentx_byte0_5_G : LUT3
    generic map(
      INIT => X"F8"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_preamble_en_reg_357,
      I1 => BU2_U0_G_TX_txgen_testgentx_data_reg_reg(37),
      I2 => BU2_U0_G_TX_txgen_testgentx_start_in_0_348,
      O => BU2_N6460
    );
  BU2_U0_G_TX_txgen_testgentx_byte0_5_F : LUT4
    generic map(
      INIT => X"FEBA"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgentx_terminate(0),
      I1 => BU2_U0_G_TX_txgen_testgentx_last_start_in_0_347,
      I2 => BU2_U0_G_TX_txgen_testgentx_data_reg_reg(37),
      I3 => BU2_U0_G_TX_txgen_testgentx_data_reg(5),
      O => BU2_N6459
    );
  BU2_U0_G_TX_txgen_testgentx_byte0_5_Q : MUXF5
    port map (
      I0 => BU2_N6459,
      I1 => BU2_N6460,
      S => BU2_U0_G_TX_txgen_testgentx_enablepreamble_0_Q,
      O => BU2_U0_G_TX_txgen_testgentx_byte0(5)
    );
  BU2_U0_G_TX_txgen_testgentx_byte0_7_G : LUT3
    generic map(
      INIT => X"F8"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_preamble_en_reg_357,
      I1 => BU2_U0_G_TX_txgen_testgentx_data_reg_reg(39),
      I2 => BU2_U0_G_TX_txgen_testgentx_start_in_0_348,
      O => BU2_N6458
    );
  BU2_U0_G_TX_txgen_testgentx_byte0_7_F : LUT4
    generic map(
      INIT => X"FEBA"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgentx_terminate(0),
      I1 => BU2_U0_G_TX_txgen_testgentx_last_start_in_0_347,
      I2 => BU2_U0_G_TX_txgen_testgentx_data_reg_reg(39),
      I3 => BU2_U0_G_TX_txgen_testgentx_data_reg(7),
      O => BU2_N6457
    );
  BU2_U0_G_TX_txgen_testgentx_byte0_7_Q : MUXF5
    port map (
      I0 => BU2_N6457,
      I1 => BU2_N6458,
      S => BU2_U0_G_TX_txgen_testgentx_enablepreamble_0_Q,
      O => BU2_U0_G_TX_txgen_testgentx_byte0(7)
    );
  BU2_U0_G_TX_txgen_testgentx_byte0_3_G : LUT3
    generic map(
      INIT => X"F8"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_preamble_en_reg_357,
      I1 => BU2_U0_G_TX_txgen_testgentx_data_reg_reg(35),
      I2 => BU2_U0_G_TX_txgen_testgentx_start_in_0_348,
      O => BU2_N6456
    );
  BU2_U0_G_TX_txgen_testgentx_byte0_3_F : LUT4
    generic map(
      INIT => X"FEBA"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgentx_terminate(0),
      I1 => BU2_U0_G_TX_txgen_testgentx_last_start_in_0_347,
      I2 => BU2_U0_G_TX_txgen_testgentx_data_reg_reg(35),
      I3 => BU2_U0_G_TX_txgen_testgentx_data_reg(3),
      O => BU2_N6455
    );
  BU2_U0_G_TX_txgen_testgentx_byte0_3_Q : MUXF5
    port map (
      I0 => BU2_N6455,
      I1 => BU2_N6456,
      S => BU2_U0_G_TX_txgen_testgentx_enablepreamble_0_Q,
      O => BU2_U0_G_TX_txgen_testgentx_byte0(3)
    );
  BU2_U0_G_TX_txgen_testgentx_byte0_1_G : LUT3
    generic map(
      INIT => X"F8"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_preamble_en_reg_357,
      I1 => BU2_U0_G_TX_txgen_testgentx_data_reg_reg(33),
      I2 => BU2_U0_G_TX_txgen_testgentx_start_in_0_348,
      O => BU2_N6454
    );
  BU2_U0_G_TX_txgen_testgentx_byte0_1_F : LUT4
    generic map(
      INIT => X"0E04"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgentx_last_start_in_0_347,
      I1 => BU2_U0_G_TX_txgen_testgentx_data_reg_reg(33),
      I2 => BU2_U0_G_TX_txgen_testgentx_terminate(0),
      I3 => BU2_U0_G_TX_txgen_testgentx_data_reg(1),
      O => BU2_N6453
    );
  BU2_U0_G_TX_txgen_testgentx_byte0_1_Q : MUXF5
    port map (
      I0 => BU2_N6453,
      I1 => BU2_N6454,
      S => BU2_U0_G_TX_txgen_testgentx_enablepreamble_0_Q,
      O => BU2_U0_G_TX_txgen_testgentx_byte0(1)
    );
  BU2_U0_G_TX_txgen_testgenio_mux0212_G : LUT4
    generic map(
      INIT => X"FF20"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenio_reg_max_346,
      I1 => BU2_U0_G_TX_txgen_testgenio_int_crc_mode_300,
      I2 => NlwRenamedSig_OI_tx_statistics_vector_19_Q,
      I3 => BU2_N3306,
      O => BU2_N6452
    );
  BU2_U0_G_TX_txgen_testgenio_mux0212_F : LUT4
    generic map(
      INIT => X"9000"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenio_int_crc_mode_300,
      I1 => NlwRenamedSig_OI_tx_statistics_vector_19_Q,
      I2 => BU2_U0_G_TX_txgen_testgenio_max_pkt_len_reached_311,
      I3 => BU2_U0_int_tx_data_avail(6),
      O => BU2_N6451
    );
  BU2_U0_G_TX_txgen_testgenio_mux0212 : MUXF5
    port map (
      I0 => BU2_N6451,
      I1 => BU2_N6452,
      S => BU2_U0_int_tx_data_avail(2),
      O => BU2_U0_G_TX_txgen_testgenio_mux0212_323
    );
  BU2_U0_G_RX_rxgen_decode_or0015_G : LUT3
    generic map(
      INIT => X"80"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_decode_full_bytes_valid(5),
      I1 => BU2_U0_G_RX_rxgen_decode_full_bytes_valid(4),
      I2 => BU2_U0_G_RX_rxgen_decode_full_bytes_valid(2),
      O => BU2_N6450
    );
  BU2_U0_G_RX_rxgen_decode_or0015_F : LUT3
    generic map(
      INIT => X"01"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_decode_full_bytes_valid(6),
      I1 => BU2_U0_G_RX_rxgen_decode_full_bytes_valid(5),
      I2 => BU2_U0_G_RX_rxgen_decode_full_bytes_valid(4),
      O => BU2_N6449
    );
  BU2_U0_G_RX_rxgen_decode_or0015 : MUXF5
    port map (
      I0 => BU2_N6449,
      I1 => BU2_N6450,
      S => BU2_U0_G_RX_rxgen_decode_full_bytes_valid(3),
      O => BU2_U0_G_RX_rxgen_decode_or0015_78
    );
  BU2_U0_G_TX_txgen_testgentx_byte0_2_G : LUT3
    generic map(
      INIT => X"31"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_preamble_en_reg_357,
      I1 => BU2_U0_G_TX_txgen_testgentx_start_in_0_348,
      I2 => BU2_U0_G_TX_txgen_testgentx_data_reg_reg(34),
      O => BU2_N6448
    );
  BU2_U0_G_TX_txgen_testgentx_byte0_2_F : LUT4
    generic map(
      INIT => X"FEBA"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgentx_terminate(0),
      I1 => BU2_U0_G_TX_txgen_testgentx_last_start_in_0_347,
      I2 => BU2_U0_G_TX_txgen_testgentx_data_reg_reg(34),
      I3 => BU2_U0_G_TX_txgen_testgentx_data_reg(2),
      O => BU2_N6447
    );
  BU2_U0_G_TX_txgen_testgentx_byte0_2_Q : MUXF5
    port map (
      I0 => BU2_N6447,
      I1 => BU2_N6448,
      S => BU2_U0_G_TX_txgen_testgentx_enablepreamble_0_Q,
      O => BU2_U0_G_TX_txgen_testgentx_byte0(2)
    );
  BU2_U0_G_TX_txgen_testgenio_tx_state_FFd3_In35_G : LUT4
    generic map(
      INIT => X"0080"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenio_tx_state_FFd3_269,
      I1 => BU2_U0_G_TX_txgen_testgenio_tx_state_FFd3_In_map3800,
      I2 => BU2_U0_int_tx_data_avail(7),
      I3 => BU2_U0_G_TX_txgen_testgenio_max_pkt_len_reached_311,
      O => BU2_N6446
    );
  BU2_U0_G_TX_txgen_testgenio_tx_state_FFd3_In35_F : LUT3
    generic map(
      INIT => X"C4"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenio_max_pkt_len_reached_311,
      I1 => BU2_U0_G_TX_txgen_testgenio_tx_state_FFd3_269,
      I2 => BU2_U0_G_TX_txgen_testgenio_tx_state_FFd2_267,
      O => BU2_N6445
    );
  BU2_U0_G_TX_txgen_testgenio_tx_state_FFd3_In35 : MUXF5
    port map (
      I0 => BU2_N6445,
      I1 => BU2_N6446,
      S => BU2_U0_G_TX_txgen_testgenio_min_pkt_len_reached_337,
      O => BU2_U0_G_TX_txgen_testgenio_tx_state_FFd3_In_map3807
    );
  BU2_U0_G_FLOWCONTROL_flwctrl_tx_mux_control_state_FFd2_2 : FDP
    generic map(
      INIT => '0'
    )
    port map (
      D => BU2_U0_G_FLOWCONTROL_flwctrl_tx_mux0005,
      PRE => BU2_U0_G_TX_RESET_sync_flow_ctrl_tx_reset_i_reset_out_374,
      C => tx_clk0,
      Q => BU2_U0_G_FLOWCONTROL_flwctrl_tx_mux_control_state_FFd2_2_86
    );
  BU2_U0_G_TX_txgen_testgenio_tx_state_FFd2_2 : FDC
    generic map(
      INIT => '0'
    )
    port map (
      D => BU2_U0_G_TX_txgen_testgenio_tx_state_FFd2_In,
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_1_368,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenio_tx_state_FFd2_2_79
    );
  BU2_U0_G_TX_txgen_testgenio_mux01991 : LUT4
    generic map(
      INIT => X"B313"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenio_state4,
      I1 => BU2_U0_G_TX_txgen_testgenio_int_start_lane_328,
      I2 => BU2_U0_G_TX_txgen_ifg_dic_reg_84,
      I3 => BU2_N6204,
      O => BU2_U0_G_TX_txgen_testgenio_mux0199
    );
  BU2_U0_G_TX_txgen_testgenio_int_crc_mode_1 : FDE
    port map (
      D => BU2_U0_G_TX_txgen_crc_mode_reg_352,
      CE => BU2_U0_G_TX_txgen_testgenio_reg_first_tx_cycle_313,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenio_int_crc_mode_1_76
    );
  BU2_U0_G_FLOWCONTROL_flwctrl_tx_mux_control_state_FFd2_1 : FDP
    generic map(
      INIT => '0'
    )
    port map (
      D => BU2_U0_G_FLOWCONTROL_flwctrl_tx_mux0005,
      PRE => BU2_U0_G_TX_RESET_sync_flow_ctrl_tx_reset_i_reset_out_374,
      C => tx_clk0,
      Q => BU2_U0_G_FLOWCONTROL_flwctrl_tx_mux_control_state_FFd2_1_80
    );
  BU2_U0_G_TX_txgen_testgenio_tx_state_FFd3_1 : FDC
    generic map(
      INIT => '0'
    )
    port map (
      D => BU2_U0_G_TX_txgen_testgenio_tx_state_FFd3_In,
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_1_368,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenio_tx_state_FFd3_1_81
    );
  BU2_U0_G_TX_txgen_testgenio_tx_state_FFd2_1 : FDC
    generic map(
      INIT => '0'
    )
    port map (
      D => BU2_U0_G_TX_txgen_testgenio_tx_state_FFd2_In,
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_1_368,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenio_tx_state_FFd2_1_82
    );
  BU2_U0_G_FLOWCONTROL_flwctrl_tx_data_count_1_1 : FDCE
    port map (
      D => BU2_U0_G_FLOWCONTROL_flwctrl_tx_data_count_mux0000(1),
      CE => BU2_U0_G_FLOWCONTROL_flwctrl_tx_not0005,
      CLR => BU2_U0_G_TX_RESET_sync_flow_ctrl_tx_reset_i_reset_out_374,
      C => tx_clk0,
      Q => BU2_U0_G_FLOWCONTROL_flwctrl_tx_data_count_1_1_77
    );
  BU2_U0_G_TX_txgen_testgenio_countb_1_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenio_countb(1),
      O => BU2_U0_G_TX_txgen_testgenio_countb_1_rt_270
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_TX_CRC32_64_0175_xo_0_Q : LUT4
    generic map(
      INIT => X"9669"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crcgen_reg1(16),
      I1 => BU2_U0_G_TX_txgen_testgenframe_crcgen_reg1(8),
      I2 => BU2_U0_G_TX_txgen_testgenframe_crcgen_reg1(7),
      I3 => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0376,
      O => BU2_U0_G_TX_txgen_testgenframe_crcgen_N62
    );
  BU2_U0_G_FLOWCONTROL_flwctrl_tx_state_count_FFd2_In63 : LUT4
    generic map(
      INIT => X"FF27"
    )
    port map (
      I0 => BU2_U0_G_FLOWCONTROL_flwctrl_tx_state_count_FFd2_256,
      I1 => BU2_U0_G_FLOWCONTROL_flwctrl_tx_ack_int_266,
      I2 => BU2_N6419,
      I3 => BU2_U0_G_FLOWCONTROL_flwctrl_tx_state_count_FFd2_In_map3003,
      O => BU2_U0_G_FLOWCONTROL_flwctrl_tx_state_count_FFd2_In
    );
  BU2_U0_G_TX_txgen_testgenio_Madd_addsub0006_cy_5_11 : LUT4
    generic map(
      INIT => X"8000"
    )
    port map (
      I0 => tx_ifg_delay_388(5),
      I1 => BU2_U0_G_TX_txgen_testgenio_Madd_addsub0006_cy_2_Q,
      I2 => tx_ifg_delay_388(3),
      I3 => tx_ifg_delay_388(4),
      O => BU2_U0_G_TX_txgen_testgenio_Madd_addsub0006_cy_5_Q
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_TX_CRC32_64_0180_xo_1_1 : LUT4
    generic map(
      INIT => X"9669"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0441,
      I1 => BU2_U0_G_TX_txgen_testgenframe_crcgen_reg1(4),
      I2 => BU2_U0_G_TX_txgen_testgenframe_crcgen_reg1(7),
      I3 => BU2_U0_G_TX_txgen_testgenframe_crcgen_reg1(20),
      O => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0312
    );
  BU2_U0_G_RX_rxgen_calculate_crc_rx_crc32_64_0152_xo_1_1 : LUT4
    generic map(
      INIT => X"9669"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_calculate_crc_xor0359,
      I1 => BU2_U0_G_RX_rxgen_calculate_crc_reg1(4),
      I2 => BU2_U0_G_RX_rxgen_calculate_crc_reg1(7),
      I3 => BU2_U0_G_RX_rxgen_calculate_crc_reg1(20),
      O => BU2_U0_G_RX_rxgen_calculate_crc_xor0267
    );
  BU2_U0_G_FLOWCONTROL_flwctrl_tx_state_count_FFd1_In65 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => BU2_U0_G_FLOWCONTROL_flwctrl_tx_ack_int_266,
      I1 => BU2_U0_G_FLOWCONTROL_flwctrl_tx_state_count_FFd2_256,
      I2 => BU2_N6414,
      I3 => BU2_U0_G_FLOWCONTROL_flwctrl_tx_state_count_FFd1_In_map3462,
      O => BU2_U0_G_FLOWCONTROL_flwctrl_tx_state_count_FFd1_In
    );
  BU2_U0_G_FLOWCONTROL_flwctrl_tx_state_count_FFd1_In65_SW0 : LUT3
    generic map(
      INIT => X"2A"
    )
    port map (
      I0 => BU2_U0_G_FLOWCONTROL_flwctrl_tx_state_count_FFd1_257,
      I1 => BU2_U0_G_FLOWCONTROL_flwctrl_tx_data_count(1),
      I2 => BU2_U0_G_FLOWCONTROL_flwctrl_tx_data_count(0),
      O => BU2_N6414
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_mux0109_SW0 : LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0298,
      I1 => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0296,
      I2 => BU2_U0_G_TX_txgen_testgenframe_crcgen_reg2(6),
      I3 => BU2_N6412,
      O => BU2_N5599
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_mux0109_SW0_SW1 : LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crcgen_reg2(31),
      I1 => BU2_U0_G_TX_txgen_testgenframe_crcgen_reg2(30),
      I2 => BU2_U0_G_TX_txgen_testgenframe_crcgen_last_data_reg(1),
      I3 => BU2_U0_G_TX_txgen_testgenframe_crcgen_last_data_reg(0),
      O => BU2_N6412
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_mux0105_SW0 : LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crcgen_reg2(2),
      I1 => BU2_U0_G_TX_txgen_testgenframe_crcgen_last_data_reg(4),
      I2 => BU2_U0_G_TX_txgen_testgenframe_crcgen_reg2(27),
      I3 => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0383,
      O => BU2_N5597
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_mux0126_SW1 : LUT4
    generic map(
      INIT => X"9669"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crcgen_last_data_reg(3),
      I1 => BU2_U0_G_TX_txgen_testgenframe_crcgen_reg2(28),
      I2 => BU2_U0_G_TX_txgen_testgenframe_crcgen_TX_CRC32_64_026_xo(1),
      I3 => BU2_U0_G_TX_txgen_testgenframe_crcgen_reg2(19),
      O => BU2_N6316
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_TX_CRC32_64_034_xo_1_1 : LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crcgen_last_data_reg(2),
      I1 => BU2_U0_G_TX_txgen_testgenframe_crcgen_reg2(29),
      I2 => BU2_U0_G_TX_txgen_testgenframe_crcgen_TX_CRC32_64_026_xo(1),
      O => BU2_U0_G_TX_txgen_testgenframe_crcgen_TX_CRC32_64_034_xo(1)
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_TX_CRC32_64_0143_xo_3_1_SW0 : LUT4
    generic map(
      INIT => X"9669"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(23),
      I1 => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(27),
      I2 => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(8),
      I3 => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(13),
      O => BU2_N6298
    );
  BU2_U0_G_RX_rxgen_calculate_crc_rx_crc32_64_0117_xo_3_1_SW0 : LUT4
    generic map(
      INIT => X"9669"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_decode_crc_data(23),
      I1 => BU2_U0_G_RX_rxgen_decode_crc_data(27),
      I2 => BU2_U0_G_RX_rxgen_decode_crc_data(8),
      I3 => BU2_U0_G_RX_rxgen_decode_crc_data(13),
      O => BU2_N6292
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_TX_CRC32_64_0173_xo_0_1 : LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crcgen_reg1(21),
      I1 => BU2_U0_G_TX_txgen_testgenframe_crcgen_reg1(1),
      I2 => BU2_U0_G_TX_txgen_testgenframe_crcgen_reg1(17),
      I3 => BU2_U0_G_TX_txgen_testgenframe_crcgen_reg1(4),
      O => BU2_U0_G_TX_txgen_testgenframe_crcgen_TX_CRC32_64_0173_xo_0_Q
    );
  BU2_U0_G_RX_rxgen_calculate_crc_rx_crc32_64_0145_xo_0_1 : LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_calculate_crc_reg1(21),
      I1 => BU2_U0_G_RX_rxgen_calculate_crc_reg1(1),
      I2 => BU2_U0_G_RX_rxgen_calculate_crc_reg1(17),
      I3 => BU2_U0_G_RX_rxgen_calculate_crc_reg1(4),
      O => BU2_U0_G_RX_rxgen_calculate_crc_rx_crc32_64_0145_xo_0_Q
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_Mxor_xor0373_Result1 : LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crcgen_reg1(1),
      I1 => BU2_U0_G_TX_txgen_testgenframe_crcgen_reg1(17),
      I2 => BU2_U0_G_TX_txgen_testgenframe_crcgen_reg1(4),
      O => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0373
    );
  BU2_U0_G_RX_rxgen_calculate_crc_Mxor_xor0326_Result1 : LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_calculate_crc_reg1(1),
      I1 => BU2_U0_G_RX_rxgen_calculate_crc_reg1(17),
      I2 => BU2_U0_G_RX_rxgen_calculate_crc_reg1(4),
      O => BU2_U0_G_RX_rxgen_calculate_crc_xor0326
    );
  BU2_U0_G_RX_rxgen_calculate_crc_rx_crc32_64_057_xo_1_1 : LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_calculate_crc_reg1(9),
      I1 => BU2_U0_G_RX_rxgen_calculate_crc_reg1(29),
      I2 => BU2_U0_G_RX_rxgen_calculate_crc_reg1(21),
      I3 => BU2_U0_G_RX_rxgen_calculate_crc_reg1(31),
      O => BU2_U0_G_RX_rxgen_calculate_crc_xor0277
    );
  BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_pause_tx_pause_control_i_pause_count_eqn1 : LUT3
    generic map(
      INIT => X"F7"
    )
    port map (
      I0 => BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_pause_tx_pause_control_i_good_frame_in_tx_252,
      I1 => BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_pause_rx_pause_control_i_pause_req_to_tx_113,
      I2 => BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_pause_tx_pause_control_i_good_frame_in_tx_reg_251,
      O => BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_pause_tx_pause_control_i_pause_count_eqn
    );
  BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_pause_tx_pause_control_i_Mrom_mux00031 : LUT4
    generic map(
      INIT => X"0008"
    )
    port map (
      I0 => BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_pause_rx_pause_control_i_pause_req_to_tx_113,
      I1 => BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_pause_tx_pause_control_i_good_frame_in_tx_252,
      I2 => BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_pause_tx_pause_control_i_good_frame_in_tx_reg_251,
      I3 => BU2_N6394,
      O => BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_pause_tx_pause_control_i_N2
    );
  BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_pause_tx_pause_control_i_Mrom_mux00031_SW0 : LUT4
    generic map(
      INIT => X"8000"
    )
    port map (
      I0 => BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_pause_tx_pause_control_i_cmp_eq0000_map1992,
      I1 => BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_pause_tx_pause_control_i_cmp_eq0000_map1985,
      I2 => BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_pause_tx_pause_control_i_cmp_eq0000_map1977,
      I3 => BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_pause_tx_pause_control_i_cmp_eq0000_map1970,
      O => BU2_N6394
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_mux012211 : LUT4
    generic map(
      INIT => X"9669"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crcgen_last_data_reg(1),
      I1 => BU2_U0_G_TX_txgen_testgenframe_crcgen_reg2(30),
      I2 => BU2_U0_G_TX_txgen_testgenframe_crcgen_last_data_reg(7),
      I3 => BU2_U0_G_TX_txgen_testgenframe_crcgen_reg2(24),
      O => BU2_U0_G_TX_txgen_testgenframe_crcgen_N01
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_Mxor_xor0300_Result1 : LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crcgen_last_data_reg(4),
      I1 => BU2_U0_G_TX_txgen_testgenframe_crcgen_reg2(27),
      I2 => BU2_U0_G_TX_txgen_testgenframe_crcgen_last_data_reg(7),
      I3 => BU2_U0_G_TX_txgen_testgenframe_crcgen_reg2(24),
      O => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0300
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_TX_CRC32_64_0165_xo_3_SW0 : LUT4
    generic map(
      INIT => X"9669"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0334,
      I1 => BU2_U0_G_TX_txgen_testgenframe_crcgen_reg1(9),
      I2 => BU2_U0_G_TX_txgen_testgenframe_crcgen_setb(22),
      I3 => BU2_U0_G_TX_txgen_testgenframe_crcgen_seta(22),
      O => BU2_N6233
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_TX_CRC32_64_018_xo_3_SW0 : LUT4
    generic map(
      INIT => X"9669"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0359,
      I1 => BU2_U0_G_TX_txgen_testgenframe_crcgen_reg1(18),
      I2 => BU2_U0_G_TX_txgen_testgenframe_crcgen_setb(24),
      I3 => BU2_U0_G_TX_txgen_testgenframe_crcgen_seta(24),
      O => BU2_N6231
    );
  BU2_U0_G_RX_rxgen_calculate_crc_rx_crc32_64_0131_xo_3_SW0 : LUT4
    generic map(
      INIT => X"9669"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_calculate_crc_xor0280,
      I1 => BU2_U0_G_RX_rxgen_calculate_crc_xor0279,
      I2 => BU2_U0_G_RX_rxgen_calculate_crc_xor0274,
      I3 => BU2_U0_G_RX_rxgen_calculate_crc_reg1(15),
      O => BU2_N6225
    );
  BU2_U0_G_RX_rxgen_calculate_crc_rx_crc32_64_0141_xo_3_SW0 : LUT4
    generic map(
      INIT => X"9669"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_calculate_crc_xor0289,
      I1 => BU2_U0_G_RX_rxgen_calculate_crc_reg1(9),
      I2 => BU2_U0_G_RX_rxgen_calculate_crc_setb(22),
      I3 => BU2_U0_G_RX_rxgen_calculate_crc_seta(22),
      O => BU2_N6223
    );
  BU2_U0_G_RX_rxgen_calculate_crc_rx_crc32_64_015_xo_3_SW0 : LUT4
    generic map(
      INIT => X"9669"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_calculate_crc_xor0314,
      I1 => BU2_U0_G_RX_rxgen_calculate_crc_reg1(18),
      I2 => BU2_U0_G_RX_rxgen_calculate_crc_setb(24),
      I3 => BU2_U0_G_RX_rxgen_calculate_crc_seta(24),
      O => BU2_N6221
    );
  BU2_U0_G_TX_txgen_testgentx_mux011942 : LUT4
    generic map(
      INIT => X"FE54"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgentx_enablepreamble_0_Q,
      I1 => BU2_U0_G_TX_txgen_testgentx_terminate(0),
      I2 => BU2_N6391,
      I3 => BU2_N6392,
      O => BU2_U0_G_TX_txgen_testgentx_mux0119
    );
  BU2_U0_G_TX_txgen_testgentx_mux011942_SW1 : LUT3
    generic map(
      INIT => X"FB"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgentx_start_in_0_348,
      I1 => BU2_U0_G_TX_txgen_preamble_en_reg_357,
      I2 => BU2_U0_G_TX_txgen_testgentx_data_reg_reg(32),
      O => BU2_N6392
    );
  BU2_U0_G_TX_txgen_testgentx_mux011942_SW0 : LUT4
    generic map(
      INIT => X"0E04"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgentx_last_start_in_0_347,
      I1 => BU2_U0_G_TX_txgen_testgentx_data_reg_reg(32),
      I2 => BU2_U0_G_TX_txgen_testgenio_error_301,
      I3 => BU2_U0_G_TX_txgen_testgentx_data_reg(0),
      O => BU2_N6391
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_not01071 : LUT4
    generic map(
      INIT => X"9669"
    )
    port map (
      I0 => BU2_N6302,
      I1 => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0448,
      I2 => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0321,
      I3 => BU2_N6389,
      O => BU2_U0_G_TX_txgen_testgenframe_crcgen_not0107
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_not01071_SW1 : LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crcgen_reg1(7),
      I1 => BU2_U0_G_TX_txgen_testgenframe_crcgen_reg1(5),
      I2 => BU2_U0_G_TX_txgen_testgenframe_crcgen_reg1(31),
      I3 => BU2_U0_G_TX_txgen_testgenframe_crcgen_reg1(21),
      O => BU2_N6389
    );
  BU2_U0_G_TX_txgen_testgenio_and0013_mmx_out1_SW0_SW0 : LUT4
    generic map(
      INIT => X"0075"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenio_int_ifg_delay_lane(2),
      I1 => BU2_U0_G_TX_txgen_testgenio_int_ifg_delay_lane(1),
      I2 => BU2_U0_G_TX_txgen_testgenio_and0013,
      I3 => BU2_N6677,
      O => BU2_N6171
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_not01191 : LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crcgen_N31,
      I1 => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0354,
      I2 => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0350,
      I3 => BU2_N6385,
      O => BU2_U0_G_TX_txgen_testgenframe_crcgen_not0119
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_not01191_SW0 : LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0340,
      I1 => BU2_U0_G_TX_txgen_testgenframe_crcgen_reg1(8),
      I2 => BU2_U0_G_TX_txgen_testgenframe_crcgen_reg1(30),
      I3 => BU2_U0_G_TX_txgen_testgenframe_crcgen_reg1(10),
      O => BU2_N6385
    );
  BU2_U0_G_RX_rxgen_calculate_crc_not00821 : LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_calculate_crc_N31,
      I1 => BU2_U0_G_RX_rxgen_calculate_crc_xor0309,
      I2 => BU2_U0_G_RX_rxgen_calculate_crc_xor0305,
      I3 => BU2_N6383,
      O => BU2_U0_G_RX_rxgen_calculate_crc_not0082
    );
  BU2_U0_G_RX_rxgen_calculate_crc_not00821_SW0 : LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_calculate_crc_xor0295,
      I1 => BU2_U0_G_RX_rxgen_calculate_crc_reg1(8),
      I2 => BU2_U0_G_RX_rxgen_calculate_crc_reg1(30),
      I3 => BU2_U0_G_RX_rxgen_calculate_crc_reg1(10),
      O => BU2_N6383
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_TX_CRC32_64_0174_xo_3_SW0 : LUT4
    generic map(
      INIT => X"9669"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crcgen_reg1(8),
      I1 => BU2_U0_G_TX_txgen_testgenframe_crcgen_reg1(29),
      I2 => BU2_U0_G_TX_txgen_testgenframe_crcgen_reg1(24),
      I3 => BU2_N6381,
      O => BU2_N6239
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_TX_CRC32_64_0174_xo_3_SW0_SW0 : LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crcgen_reg1(19),
      I1 => BU2_U0_G_TX_txgen_testgenframe_crcgen_reg1(11),
      I2 => BU2_U0_G_TX_txgen_testgenframe_crcgen_reg1(1),
      O => BU2_N6381
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_TX_CRC32_64_0169_xo_3_SW0 : LUT4
    generic map(
      INIT => X"9669"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0347,
      I1 => BU2_U0_G_TX_txgen_testgenframe_crcgen_reg1(10),
      I2 => BU2_U0_G_TX_txgen_testgenframe_crcgen_reg1(7),
      I3 => BU2_U0_G_TX_txgen_testgenframe_crcgen_reg1(2),
      O => BU2_N6237
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_TX_CRC32_64_0153_xo_3_SW0 : LUT4
    generic map(
      INIT => X"9669"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crcgen_reg1(4),
      I1 => BU2_U0_G_TX_txgen_testgenframe_crcgen_reg1(3),
      I2 => BU2_U0_G_TX_txgen_testgenframe_crcgen_reg1(28),
      I3 => BU2_N6379,
      O => BU2_N6235
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_TX_CRC32_64_0153_xo_3_SW0_SW0 : LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crcgen_reg1(24),
      I1 => BU2_U0_G_TX_txgen_testgenframe_crcgen_reg1(10),
      I2 => BU2_U0_G_TX_txgen_testgenframe_crcgen_reg1(0),
      O => BU2_N6379
    );
  BU2_U0_G_RX_rxgen_calculate_crc_rx_crc32_64_0149_xo_3_SW0 : LUT4
    generic map(
      INIT => X"9669"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_calculate_crc_reg1(8),
      I1 => BU2_U0_G_RX_rxgen_calculate_crc_reg1(24),
      I2 => BU2_U0_G_RX_rxgen_calculate_crc_reg1(19),
      I3 => BU2_N6377,
      O => BU2_N6229
    );
  BU2_U0_G_RX_rxgen_calculate_crc_rx_crc32_64_0149_xo_3_SW0_SW0 : LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_calculate_crc_reg1(11),
      I1 => BU2_U0_G_RX_rxgen_calculate_crc_reg1(29),
      I2 => BU2_U0_G_RX_rxgen_calculate_crc_reg1(1),
      O => BU2_N6377
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_TX_CRC32_64_0172_xo_0_Q : LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crcgen_reg1(23),
      I1 => BU2_U0_G_TX_txgen_testgenframe_crcgen_reg1(22),
      I2 => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0369,
      I3 => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0375,
      O => BU2_U0_G_TX_txgen_testgenframe_crcgen_N58
    );
  BU2_U0_G_RX_rxgen_calculate_crc_rx_crc32_64_0147_xo_0_Q : LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_calculate_crc_reg1(23),
      I1 => BU2_U0_G_RX_rxgen_calculate_crc_reg1(22),
      I2 => BU2_U0_G_RX_rxgen_calculate_crc_xor0324,
      I3 => BU2_U0_G_RX_rxgen_calculate_crc_xor0328,
      O => BU2_U0_G_RX_rxgen_calculate_crc_N62
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_not01311 : LUT4
    generic map(
      INIT => X"9669"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0380,
      I1 => BU2_U0_G_TX_txgen_testgenframe_crcgen_N47,
      I2 => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0444,
      I3 => BU2_N6239,
      O => BU2_U0_G_TX_txgen_testgenframe_crcgen_not0131
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_not01231 : LUT4
    generic map(
      INIT => X"9669"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0362,
      I1 => BU2_U0_G_TX_txgen_testgenframe_crcgen_N43,
      I2 => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0353,
      I3 => BU2_N6237,
      O => BU2_U0_G_TX_txgen_testgenframe_crcgen_not0123
    );
  BU2_U0_G_RX_rxgen_calculate_crc_not00941 : LUT4
    generic map(
      INIT => X"9669"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_calculate_crc_xor0332,
      I1 => BU2_U0_G_RX_rxgen_calculate_crc_N47,
      I2 => BU2_U0_G_RX_rxgen_calculate_crc_xor0362,
      I3 => BU2_N6229,
      O => BU2_U0_G_RX_rxgen_calculate_crc_not0094
    );
  BU2_U0_G_RX_rxgen_calculate_crc_not00861 : LUT4
    generic map(
      INIT => X"9669"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_calculate_crc_xor0317,
      I1 => BU2_U0_G_RX_rxgen_calculate_crc_N43,
      I2 => BU2_U0_G_RX_rxgen_calculate_crc_xor0308,
      I3 => BU2_N6227,
      O => BU2_U0_G_RX_rxgen_calculate_crc_not0086
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_not01061 : LUT4
    generic map(
      INIT => X"9669"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0316,
      I1 => BU2_U0_G_TX_txgen_testgenframe_crcgen_N23,
      I2 => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0446,
      I3 => BU2_N6235,
      O => BU2_U0_G_TX_txgen_testgenframe_crcgen_not0106
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_not01151 : LUT4
    generic map(
      INIT => X"9669"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0341,
      I1 => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0336,
      I2 => BU2_U0_G_TX_txgen_testgenframe_crcgen_N35,
      I3 => BU2_N6219,
      O => BU2_U0_G_TX_txgen_testgenframe_crcgen_not0115
    );
  BU2_U0_G_RX_rxgen_calculate_crc_not00781 : LUT4
    generic map(
      INIT => X"9669"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_calculate_crc_xor0296,
      I1 => BU2_U0_G_RX_rxgen_calculate_crc_xor0291,
      I2 => BU2_U0_G_RX_rxgen_calculate_crc_N35,
      I3 => BU2_N6217,
      O => BU2_U0_G_RX_rxgen_calculate_crc_not0078
    );
  BU2_U0_G_RX_rxgen_calculate_crc_not00711 : LUT4
    generic map(
      INIT => X"9669"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_calculate_crc_xor0276,
      I1 => BU2_U0_G_RX_rxgen_calculate_crc_N27,
      I2 => BU2_U0_G_RX_rxgen_calculate_crc_xor0363,
      I3 => BU2_N6225,
      O => BU2_U0_G_RX_rxgen_calculate_crc_not0071
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_not01211 : LUT4
    generic map(
      INIT => X"9669"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0348,
      I1 => BU2_U0_G_TX_txgen_testgenframe_crcgen_N7,
      I2 => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0344,
      I3 => BU2_N6233,
      O => BU2_U0_G_TX_txgen_testgenframe_crcgen_not0121
    );
  BU2_U0_G_RX_rxgen_calculate_crc_not00841 : LUT4
    generic map(
      INIT => X"9669"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_calculate_crc_xor0303,
      I1 => BU2_U0_G_RX_rxgen_calculate_crc_N7,
      I2 => BU2_U0_G_RX_rxgen_calculate_crc_xor0299,
      I3 => BU2_N6223,
      O => BU2_U0_G_RX_rxgen_calculate_crc_not0084
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_not01251 : LUT4
    generic map(
      INIT => X"9669"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0360,
      I1 => BU2_U0_G_TX_txgen_testgenframe_crcgen_N3,
      I2 => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0363,
      I3 => BU2_N6231,
      O => BU2_U0_G_TX_txgen_testgenframe_crcgen_not0125
    );
  BU2_U0_G_RX_rxgen_calculate_crc_not00881 : LUT4
    generic map(
      INIT => X"9669"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_calculate_crc_xor0315,
      I1 => BU2_U0_G_RX_rxgen_calculate_crc_N3,
      I2 => BU2_U0_G_RX_rxgen_calculate_crc_xor0318,
      I3 => BU2_N6221,
      O => BU2_U0_G_RX_rxgen_calculate_crc_not0088
    );
  BU2_U0_G_RX_rxgen_calculate_crc_rx_crc32_64_0143_xo_3_SW0 : LUT4
    generic map(
      INIT => X"9669"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_calculate_crc_xor0302,
      I1 => BU2_U0_G_RX_rxgen_calculate_crc_reg1(10),
      I2 => BU2_U0_G_RX_rxgen_calculate_crc_reg1(7),
      I3 => BU2_U0_G_RX_rxgen_calculate_crc_reg1(2),
      O => BU2_N6227
    );
  BU2_U0_G_FLOWCONTROL_flwctrl_and00011 : LUT4
    generic map(
      INIT => X"8000"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_add_pause_frame_srl16_228,
      I1 => BU2_U0_G_FLOWCONTROL_flwctrl_rx_enable_reg_360,
      I2 => BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_rx_pause_req_int_246,
      I3 => NlwRenamedSig_OI_rx_statistics_vector_0_Q,
      O => rx_statistics_vector(26)
    );
  BU2_U0_G_TX_txgen_testgentx_byte4_7_1 : LUT4
    generic map(
      INIT => X"AABA"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgentx_N62,
      I1 => BU2_U0_G_TX_txgen_testgentx_enablepreamble_4_Q,
      I2 => BU2_U0_G_TX_txgen_testgentx_data_reg(7),
      I3 => BU2_U0_G_TX_txgen_testgentx_last_start_in_0_347,
      O => BU2_N6118
    );
  BU2_U0_G_TX_txgen_testgentx_byte4_5_1 : LUT4
    generic map(
      INIT => X"AABA"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgentx_N62,
      I1 => BU2_U0_G_TX_txgen_testgentx_enablepreamble_4_Q,
      I2 => BU2_U0_G_TX_txgen_testgentx_data_reg(5),
      I3 => BU2_U0_G_TX_txgen_testgentx_last_start_in_0_347,
      O => BU2_N6117
    );
  BU2_U0_G_TX_txgen_testgentx_byte4_3_1 : LUT4
    generic map(
      INIT => X"AABA"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgentx_N62,
      I1 => BU2_U0_G_TX_txgen_testgentx_enablepreamble_4_Q,
      I2 => BU2_U0_G_TX_txgen_testgentx_data_reg(3),
      I3 => BU2_U0_G_TX_txgen_testgentx_last_start_in_0_347,
      O => BU2_N6116
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_TX_CRC32_64_05_xo_4_1 : LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0225,
      I1 => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(15),
      I2 => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(16),
      I3 => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(21),
      O => BU2_U0_G_TX_txgen_testgenframe_crcgen_TX_CRC32_64_05_xo_4_Q
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_TX_CRC32_64_0126_xo_4_1 : LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0207,
      I1 => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(18),
      I2 => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(19),
      I3 => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0209,
      O => BU2_U0_G_TX_txgen_testgenframe_crcgen_TX_CRC32_64_0126_xo_4_Q
    );
  BU2_U0_G_RX_rxgen_calculate_crc_rx_crc32_64_04_xo_4_1 : LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_calculate_crc_xor0190,
      I1 => BU2_U0_G_RX_rxgen_decode_crc_data(15),
      I2 => BU2_U0_G_RX_rxgen_decode_crc_data(16),
      I3 => BU2_U0_G_RX_rxgen_decode_crc_data(21),
      O => BU2_U0_G_RX_rxgen_calculate_crc_rx_crc32_64_04_xo_4_Q
    );
  BU2_U0_G_RX_rxgen_calculate_crc_rx_crc32_64_0100_xo_4_1 : LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_calculate_crc_xor0172,
      I1 => BU2_U0_G_RX_rxgen_decode_crc_data(18),
      I2 => BU2_U0_G_RX_rxgen_decode_crc_data(19),
      I3 => BU2_U0_G_RX_rxgen_calculate_crc_xor0174,
      O => BU2_U0_G_RX_rxgen_calculate_crc_rx_crc32_64_0100_xo_4_Q
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_TX_CRC32_64_0174_xo_1_Q : LUT4
    generic map(
      INIT => X"9669"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0389,
      I1 => BU2_U0_G_TX_txgen_testgenframe_crcgen_seta(28),
      I2 => BU2_U0_G_TX_txgen_testgenframe_crcgen_setb(28),
      I3 => BU2_U0_G_TX_txgen_testgenframe_crcgen_reg1(17),
      O => BU2_U0_G_TX_txgen_testgenframe_crcgen_N47
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_TX_CRC32_64_0169_xo_1_Q : LUT4
    generic map(
      INIT => X"9669"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0363,
      I1 => BU2_U0_G_TX_txgen_testgenframe_crcgen_seta(23),
      I2 => BU2_U0_G_TX_txgen_testgenframe_crcgen_setb(23),
      I3 => BU2_U0_G_TX_txgen_testgenframe_crcgen_reg1(17),
      O => BU2_U0_G_TX_txgen_testgenframe_crcgen_N43
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_TX_CRC32_64_0166_xo_1_Q : LUT4
    generic map(
      INIT => X"9669"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0355,
      I1 => BU2_U0_G_TX_txgen_testgenframe_crcgen_seta(21),
      I2 => BU2_U0_G_TX_txgen_testgenframe_crcgen_setb(21),
      I3 => BU2_U0_G_TX_txgen_testgenframe_crcgen_reg1(5),
      O => BU2_U0_G_TX_txgen_testgenframe_crcgen_N31
    );
  BU2_U0_G_RX_rxgen_calculate_crc_rx_crc32_64_0149_xo_1_Q : LUT4
    generic map(
      INIT => X"9669"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_calculate_crc_xor0336,
      I1 => BU2_U0_G_RX_rxgen_calculate_crc_seta(28),
      I2 => BU2_U0_G_RX_rxgen_calculate_crc_setb(28),
      I3 => BU2_U0_G_RX_rxgen_calculate_crc_reg1(17),
      O => BU2_U0_G_RX_rxgen_calculate_crc_N47
    );
  BU2_U0_G_RX_rxgen_calculate_crc_rx_crc32_64_0143_xo_1_Q : LUT4
    generic map(
      INIT => X"9669"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_calculate_crc_xor0318,
      I1 => BU2_U0_G_RX_rxgen_calculate_crc_seta(23),
      I2 => BU2_U0_G_RX_rxgen_calculate_crc_setb(23),
      I3 => BU2_U0_G_RX_rxgen_calculate_crc_reg1(17),
      O => BU2_U0_G_RX_rxgen_calculate_crc_N43
    );
  BU2_U0_G_RX_rxgen_calculate_crc_rx_crc32_64_0139_xo_1_Q : LUT4
    generic map(
      INIT => X"9669"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_calculate_crc_xor0310,
      I1 => BU2_U0_G_RX_rxgen_calculate_crc_seta(21),
      I2 => BU2_U0_G_RX_rxgen_calculate_crc_setb(21),
      I3 => BU2_U0_G_RX_rxgen_calculate_crc_reg1(5),
      O => BU2_U0_G_RX_rxgen_calculate_crc_N31
    );
  BU2_U0_G_RX_rxgen_calculate_crc_rx_crc32_64_0131_xo_1_Q : LUT4
    generic map(
      INIT => X"9669"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_calculate_crc_xor0281,
      I1 => BU2_U0_G_RX_rxgen_calculate_crc_seta(11),
      I2 => BU2_U0_G_RX_rxgen_calculate_crc_setb(11),
      I3 => BU2_U0_G_RX_rxgen_calculate_crc_reg1(16),
      O => BU2_U0_G_RX_rxgen_calculate_crc_N27
    );
  BU2_U0_G_FLOWCONTROL_flwctrl_tx_data_avail_out_2_1 : LUT4
    generic map(
      INIT => X"B3A0"
    )
    port map (
      I0 => BU2_U0_G_FLOWCONTROL_flwctrl_tx_data_avail_in_reg(2),
      I1 => BU2_U0_G_FLOWCONTROL_flwctrl_tx_data_count(1),
      I2 => BU2_U0_G_FLOWCONTROL_flwctrl_tx_N61,
      I3 => BU2_U0_G_FLOWCONTROL_flwctrl_tx_N41,
      O => BU2_U0_int_tx_data_avail(2)
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_TX_CRC32_64_0170_xo_1_Q : LUT4
    generic map(
      INIT => X"9669"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0373,
      I1 => BU2_U0_G_TX_txgen_testgenframe_crcgen_seta(25),
      I2 => BU2_U0_G_TX_txgen_testgenframe_crcgen_setb(25),
      I3 => BU2_U0_G_TX_txgen_testgenframe_crcgen_reg1(6),
      O => BU2_U0_G_TX_txgen_testgenframe_crcgen_N39
    );
  BU2_U0_G_RX_rxgen_calculate_crc_rx_crc32_64_0144_xo_1_Q : LUT4
    generic map(
      INIT => X"9669"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_calculate_crc_xor0326,
      I1 => BU2_U0_G_RX_rxgen_calculate_crc_seta(25),
      I2 => BU2_U0_G_RX_rxgen_calculate_crc_setb(25),
      I3 => BU2_U0_G_RX_rxgen_calculate_crc_reg1(6),
      O => BU2_U0_G_RX_rxgen_calculate_crc_N39
    );
  BU2_U0_G_FLOWCONTROL_flwctrl_tx_data_avail_out_5_1 : LUT4
    generic map(
      INIT => X"B3A0"
    )
    port map (
      I0 => BU2_U0_G_FLOWCONTROL_flwctrl_tx_data_avail_in_reg(5),
      I1 => BU2_U0_G_FLOWCONTROL_flwctrl_tx_data_count(1),
      I2 => BU2_U0_G_FLOWCONTROL_flwctrl_tx_N61,
      I3 => BU2_U0_G_FLOWCONTROL_flwctrl_tx_N41,
      O => BU2_U0_int_tx_data_avail(5)
    );
  BU2_U0_rsgen_G_RX_detect_link_fail_mux0026 : LUT4
    generic map(
      INIT => X"1001"
    )
    port map (
      I0 => BU2_U0_rsgen_G_RX_detect_link_fail_seq_upper_109,
      I1 => BU2_U0_rsgen_G_RX_detect_link_fail_seq_lower_105,
      I2 => BU2_U0_rsgen_G_RX_detect_link_fail_col_cnt(4),
      I3 => BU2_N6359,
      O => BU2_U0_rsgen_G_RX_detect_link_fail_mux0026_110
    );
  BU2_U0_rsgen_G_RX_detect_link_fail_mux0026_SW1 : LUT3
    generic map(
      INIT => X"7F"
    )
    port map (
      I0 => BU2_U0_rsgen_G_RX_detect_link_fail_col_cnt(3),
      I1 => BU2_U0_rsgen_G_RX_detect_link_fail_col_cnt(2),
      I2 => BU2_U0_rsgen_G_RX_detect_link_fail_col_cnt(1),
      O => BU2_N6359
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_not01171 : LUT4
    generic map(
      INIT => X"9669"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crcgen_TX_CRC32_64_0164_xo(5),
      I1 => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0348,
      I2 => BU2_U0_G_TX_txgen_testgenframe_crcgen_reg1(18),
      I3 => BU2_N6357,
      O => BU2_U0_G_TX_txgen_testgenframe_crcgen_not0117
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_not01171_SW0 : LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crcgen_reg1(1),
      I1 => BU2_U0_G_TX_txgen_testgenframe_crcgen_reg1(20),
      I2 => BU2_U0_G_TX_txgen_testgenframe_crcgen_reg1(16),
      I3 => BU2_U0_G_TX_txgen_testgenframe_crcgen_seta(20),
      O => BU2_N6357
    );
  BU2_U0_G_RX_rxgen_calculate_crc_not00801 : LUT4
    generic map(
      INIT => X"9669"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_calculate_crc_rx_crc32_64_0138_xo(5),
      I1 => BU2_U0_G_RX_rxgen_calculate_crc_xor0303,
      I2 => BU2_U0_G_RX_rxgen_calculate_crc_reg1(18),
      I3 => BU2_N6355,
      O => BU2_U0_G_RX_rxgen_calculate_crc_not0080
    );
  BU2_U0_G_RX_rxgen_calculate_crc_not00801_SW0 : LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_calculate_crc_reg1(16),
      I1 => BU2_U0_G_RX_rxgen_calculate_crc_reg1(1),
      I2 => BU2_U0_G_RX_rxgen_calculate_crc_reg1(20),
      I3 => BU2_U0_G_RX_rxgen_calculate_crc_seta(20),
      O => BU2_N6355
    );
  BU2_U0_G_TX_txgen_testgentx_byte7_1_36 : LUT4
    generic map(
      INIT => X"FF80"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgentx_enablepreamble_4_Q,
      I1 => BU2_U0_G_TX_txgen_preamble_en_reg_357,
      I2 => BU2_N6353,
      I3 => BU2_U0_G_TX_txgen_testgentx_byte7_1_map2853,
      O => BU2_U0_G_TX_txgen_testgentx_byte7(1)
    );
  BU2_U0_G_TX_txgen_testgentx_byte7_1_36_SW0 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgentx_start_in_0_348,
      I1 => BU2_U0_G_TX_txgen_testgentx_data_reg(25),
      I2 => BU2_U0_G_TX_txgen_testgentx_data_reg(57),
      O => BU2_N6353
    );
  BU2_U0_G_TX_txgen_testgenio_last_bytes_0_95 : LUT4
    generic map(
      INIT => X"0C08"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenio_last_bytes_0_map3670,
      I1 => BU2_U0_G_TX_txgen_testgenio_int_data_avail(0),
      I2 => BU2_U0_G_TX_txgen_testgenio_int_data_avail(7),
      I3 => BU2_N6351,
      O => BU2_U0_G_TX_txgen_testgenio_last_bytes(0)
    );
  BU2_U0_G_TX_txgen_testgenio_last_bytes_0_95_SW0 : LUT3
    generic map(
      INIT => X"80"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenio_last_bytes_0_map3657,
      I1 => BU2_U0_G_TX_txgen_testgenio_int_data_avail(2),
      I2 => BU2_U0_G_TX_txgen_testgenio_int_data_avail(1),
      O => BU2_N6351
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_not01011 : LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0305,
      I1 => BU2_U0_G_TX_txgen_testgenframe_crcgen_TX_CRC32_64_0185_xo(1),
      I2 => BU2_U0_G_TX_txgen_testgenframe_crcgen_reg1(23),
      I3 => BU2_N6349,
      O => BU2_U0_G_TX_txgen_testgenframe_crcgen_not0101
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_not01011_SW0 : LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crcgen_reg1(0),
      I1 => BU2_U0_G_TX_txgen_testgenframe_crcgen_setb(0),
      I2 => BU2_U0_G_TX_txgen_testgenframe_crcgen_seta(0),
      O => BU2_N6349
    );
  BU2_U0_G_RX_rxgen_calculate_crc_not00641 : LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_calculate_crc_xor0260,
      I1 => BU2_U0_G_RX_rxgen_calculate_crc_rx_crc32_64_0156_xo(1),
      I2 => BU2_U0_G_RX_rxgen_calculate_crc_reg1(23),
      I3 => BU2_N6347,
      O => BU2_U0_G_RX_rxgen_calculate_crc_not0064
    );
  BU2_U0_G_RX_rxgen_calculate_crc_not00641_SW0 : LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_calculate_crc_reg1(0),
      I1 => BU2_U0_G_RX_rxgen_calculate_crc_setb(0),
      I2 => BU2_U0_G_RX_rxgen_calculate_crc_seta(0),
      O => BU2_N6347
    );
  BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_pause_tx_pause_control_i_not0003 : LUT4
    generic map(
      INIT => X"F111"
    )
    port map (
      I0 => BU2_U0_G_FLOWCONTROL_flwctrl_tx_state_count_FFd2_256,
      I1 => BU2_N6345,
      I2 => BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_pause_tx_pause_control_i_pause_status_int_254,
      I3 => BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_pause_tx_pause_control_i_cmp_eq0001,
      O => BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_pause_tx_pause_control_i_not0003_255
    );
  BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_pause_tx_pause_control_i_not0003_SW1 : LUT3
    generic map(
      INIT => X"F7"
    )
    port map (
      I0 => BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_pause_tx_pause_control_i_count_set_int_250,
      I1 => BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_pause_tx_pause_control_i_count_set_249,
      I2 => BU2_U0_G_FLOWCONTROL_flwctrl_tx_state_count_FFd1_257,
      O => BU2_N6345
    );
  BU2_U0_G_FLOWCONTROL_flwctrl_tx_state_count_FFd1_In37 : LUT4
    generic map(
      INIT => X"DC8C"
    )
    port map (
      I0 => BU2_U0_G_FLOWCONTROL_flwctrl_tx_start_int_263,
      I1 => BU2_N6342,
      I2 => BU2_U0_G_FLOWCONTROL_flwctrl_tx_data_avail_in_reg(0),
      I3 => BU2_N6343,
      O => BU2_U0_G_FLOWCONTROL_flwctrl_tx_state_count_FFd1_In_map3462
    );
  BU2_U0_G_FLOWCONTROL_flwctrl_tx_state_count_FFd1_In37_SW1 : LUT4
    generic map(
      INIT => X"FF27"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenio_int_crc_mode_300,
      I1 => BU2_U0_G_TX_txgen_testgenio_max_pkt_len_reached_311,
      I2 => BU2_U0_G_TX_txgen_testgenio_reg_max_346,
      I3 => BU2_U0_G_FLOWCONTROL_flwctrl_tx_mux_control_state_FFd2_258,
      O => BU2_N6343
    );
  BU2_U0_G_FLOWCONTROL_flwctrl_tx_state_count_FFd1_In37_SW0 : LUT3
    generic map(
      INIT => X"C4"
    )
    port map (
      I0 => BU2_U0_G_FLOWCONTROL_flwctrl_tx_start_reg_264,
      I1 => BU2_U0_G_FLOWCONTROL_flwctrl_tx_mux_control_state_FFd2_258,
      I2 => BU2_U0_G_FLOWCONTROL_flwctrl_tx_start_disable_261,
      O => BU2_N6342
    );
  BU2_U0_G_TX_txgen_testgenio_or00021 : LUT4
    generic map(
      INIT => X"FF20"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenio_tx_state_FFd2_267,
      I1 => BU2_U0_G_TX_txgen_testgenio_tx_state_FFd3_269,
      I2 => BU2_U0_G_TX_txgen_testgenio_start_ifg_332,
      I3 => BU2_N6340,
      O => BU2_U0_G_TX_txgen_testgenio_N0
    );
  BU2_U0_G_TX_txgen_testgenio_or00021_SW1 : LUT4
    generic map(
      INIT => X"0080"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenio_reg_reg_max_312,
      I1 => NlwRenamedSig_OI_tx_statistics_vector_19_Q,
      I2 => BU2_U0_G_TX_txgen_testgenio_state4_dly_331,
      I3 => BU2_U0_G_TX_txgen_testgenio_int_crc_mode_300,
      O => BU2_N6340
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_not01031 : LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crcgen_TX_CRC32_64_0184_xo(0),
      I1 => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0313,
      I2 => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0443,
      I3 => BU2_N6338,
      O => BU2_U0_G_TX_txgen_testgenframe_crcgen_not0103
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_not01031_SW0 : LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0441,
      I1 => BU2_U0_G_TX_txgen_testgenframe_crcgen_reg1(20),
      I2 => BU2_U0_G_TX_txgen_testgenframe_crcgen_setb(2),
      I3 => BU2_U0_G_TX_txgen_testgenframe_crcgen_seta(2),
      O => BU2_N6338
    );
  BU2_U0_G_RX_rxgen_calculate_crc_not00661 : LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_calculate_crc_rx_crc32_64_0159_xo(0),
      I1 => BU2_U0_G_RX_rxgen_calculate_crc_xor0268,
      I2 => BU2_U0_G_RX_rxgen_calculate_crc_xor0361,
      I3 => BU2_N6336,
      O => BU2_U0_G_RX_rxgen_calculate_crc_not0066
    );
  BU2_U0_G_RX_rxgen_calculate_crc_not00661_SW0 : LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_calculate_crc_xor0359,
      I1 => BU2_U0_G_RX_rxgen_calculate_crc_reg1(20),
      I2 => BU2_U0_G_RX_rxgen_calculate_crc_setb(2),
      I3 => BU2_U0_G_RX_rxgen_calculate_crc_seta(2),
      O => BU2_N6336
    );
  BU2_U0_G_TX_txgen_testgenio_or0012 : LUT4
    generic map(
      INIT => X"AABA"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenio_state1,
      I1 => BU2_U0_G_TX_txgen_testgenio_tx_state_FFd3_269,
      I2 => BU2_U0_G_TX_txgen_testgenio_N1,
      I3 => BU2_N6334,
      O => BU2_U0_G_TX_txgen_testgenio_or0012_326
    );
  BU2_U0_G_TX_txgen_testgenio_or0012_SW1 : LUT4
    generic map(
      INIT => X"FF7F"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenio_tx_state_FFd2_267,
      I1 => BU2_U0_G_TX_txgen_testgenio_no_ifg_delay_339,
      I2 => BU2_U0_G_TX_txgen_tx_en_reg_358,
      I3 => BU2_U0_G_TX_txgen_testgenio_int_ifs_mode_304,
      O => BU2_N6334
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_mux0108 : LUT4
    generic map(
      INIT => X"7D28"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crcgen_enable_shift8_89,
      I1 => BU2_U0_G_TX_txgen_testgenframe_crcgen_TX_CRC32_64_0176_xo(4),
      I2 => BU2_N6332,
      I3 => BU2_U0_G_TX_txgen_testgenframe_crcgen_reg1(13),
      O => BU2_U0_G_TX_txgen_testgenframe_crcgen_mux0108_125
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_mux0108_SW1 : LUT4
    generic map(
      INIT => X"9669"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crcgen_TX_CRC32_64_025_xo(1),
      I1 => BU2_U0_G_TX_txgen_testgenframe_crcgen_reg2(31),
      I2 => BU2_U0_G_TX_txgen_testgenframe_crcgen_last_data_reg(0),
      I3 => BU2_U0_G_TX_txgen_testgenframe_crcgen_reg2(5),
      O => BU2_N6332
    );
  BU2_U0_G_FLOWCONTROL_flwctrl_tx_data_avail_out_0_Q : LUT4
    generic map(
      INIT => X"2AFF"
    )
    port map (
      I0 => BU2_U0_G_FLOWCONTROL_flwctrl_tx_N41,
      I1 => BU2_U0_G_FLOWCONTROL_flwctrl_tx_data_count(1),
      I2 => BU2_U0_G_FLOWCONTROL_flwctrl_tx_data_count(0),
      I3 => BU2_N6330,
      O => BU2_U0_int_tx_data_avail(0)
    );
  BU2_U0_G_TX_txgen_testgenio_and0013_mmx_out3_SW1_SW0 : LUT3
    generic map(
      INIT => X"F8"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenio_int_ifg_delay_lane(2),
      I1 => BU2_U0_G_TX_txgen_testgenio_int_ifg_delay_lane(1),
      I2 => BU2_U0_G_TX_txgen_testgenio_int_ifg_delay_lane(4),
      O => BU2_N6328
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_TX_CRC32_64_0172_xo_2_Q : LUT4
    generic map(
      INIT => X"9669"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0389,
      I1 => BU2_U0_G_TX_txgen_testgenframe_crcgen_reg1(17),
      I2 => BU2_U0_G_TX_txgen_testgenframe_crcgen_reg1(7),
      I3 => BU2_U0_G_TX_txgen_testgenframe_crcgen_reg1(10),
      O => BU2_U0_G_TX_txgen_testgenframe_crcgen_N60
    );
  BU2_U0_G_RX_rxgen_calculate_crc_rx_crc32_64_0147_xo_2_Q : LUT4
    generic map(
      INIT => X"9669"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_calculate_crc_xor0336,
      I1 => BU2_U0_G_RX_rxgen_calculate_crc_reg1(17),
      I2 => BU2_U0_G_RX_rxgen_calculate_crc_reg1(7),
      I3 => BU2_U0_G_RX_rxgen_calculate_crc_reg1(10),
      O => BU2_U0_G_RX_rxgen_calculate_crc_N64
    );
  BU2_U0_G_TX_txgen_testgenio_mux0213_32_1 : LUT4
    generic map(
      INIT => X"EC4C"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenio_reg_data_ack_336,
      I1 => BU2_U0_int_tx_data(32),
      I2 => BU2_U0_G_TX_txgen_tx_preamble_reg_359,
      I3 => BU2_U0_G_TX_txgen_tx_preamble_store(32),
      O => BU2_U0_G_TX_txgen_testgenio_mux0213(32)
    );
  BU2_U0_G_TX_txgen_testgenio_mux0213_34_1 : LUT4
    generic map(
      INIT => X"EC4C"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenio_reg_data_ack_336,
      I1 => BU2_U0_int_tx_data(34),
      I2 => BU2_U0_G_TX_txgen_tx_preamble_reg_359,
      I3 => BU2_U0_G_TX_txgen_tx_preamble_store(34),
      O => BU2_U0_G_TX_txgen_testgenio_mux0213(34)
    );
  BU2_U0_G_TX_txgen_testgenio_mux0213_33_1 : LUT4
    generic map(
      INIT => X"EC4C"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenio_reg_data_ack_336,
      I1 => BU2_U0_int_tx_data(33),
      I2 => BU2_U0_G_TX_txgen_tx_preamble_reg_359,
      I3 => BU2_U0_G_TX_txgen_tx_preamble_store(33),
      O => BU2_U0_G_TX_txgen_testgenio_mux0213(33)
    );
  BU2_U0_G_TX_txgen_testgenio_mux0213_36_1 : LUT4
    generic map(
      INIT => X"EC4C"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenio_reg_data_ack_336,
      I1 => BU2_U0_int_tx_data(36),
      I2 => BU2_U0_G_TX_txgen_tx_preamble_reg_359,
      I3 => BU2_U0_G_TX_txgen_tx_preamble_store(36),
      O => BU2_U0_G_TX_txgen_testgenio_mux0213(36)
    );
  BU2_U0_G_TX_txgen_testgenio_mux0213_37_1 : LUT4
    generic map(
      INIT => X"EC4C"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenio_reg_data_ack_336,
      I1 => BU2_U0_int_tx_data(37),
      I2 => BU2_U0_G_TX_txgen_tx_preamble_reg_359,
      I3 => BU2_U0_G_TX_txgen_tx_preamble_store(37),
      O => BU2_U0_G_TX_txgen_testgenio_mux0213(37)
    );
  BU2_U0_G_TX_txgen_testgenio_mux0213_38_1 : LUT4
    generic map(
      INIT => X"EC4C"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenio_reg_data_ack_336,
      I1 => BU2_U0_int_tx_data(38),
      I2 => BU2_U0_G_TX_txgen_tx_preamble_reg_359,
      I3 => BU2_U0_G_TX_txgen_tx_preamble_store(38),
      O => BU2_U0_G_TX_txgen_testgenio_mux0213(38)
    );
  BU2_U0_G_TX_txgen_testgenio_mux0213_41_1 : LUT4
    generic map(
      INIT => X"EC4C"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenio_reg_data_ack_336,
      I1 => BU2_U0_int_tx_data(41),
      I2 => BU2_U0_G_TX_txgen_tx_preamble_reg_359,
      I3 => BU2_U0_G_TX_txgen_tx_preamble_store(41),
      O => BU2_U0_G_TX_txgen_testgenio_mux0213(41)
    );
  BU2_U0_G_TX_txgen_testgenio_mux0213_42_1 : LUT4
    generic map(
      INIT => X"EC4C"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenio_reg_data_ack_336,
      I1 => BU2_U0_int_tx_data(42),
      I2 => BU2_U0_G_TX_txgen_tx_preamble_reg_359,
      I3 => BU2_U0_G_TX_txgen_tx_preamble_store(42),
      O => BU2_U0_G_TX_txgen_testgenio_mux0213(42)
    );
  BU2_U0_G_TX_txgen_testgenio_mux0213_44_1 : LUT4
    generic map(
      INIT => X"EC4C"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenio_reg_data_ack_336,
      I1 => BU2_U0_int_tx_data(44),
      I2 => BU2_U0_G_TX_txgen_tx_preamble_reg_359,
      I3 => BU2_U0_G_TX_txgen_tx_preamble_store(44),
      O => BU2_U0_G_TX_txgen_testgenio_mux0213(44)
    );
  BU2_U0_G_TX_txgen_testgenio_mux0213_46_1 : LUT4
    generic map(
      INIT => X"EC4C"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenio_reg_data_ack_336,
      I1 => BU2_U0_int_tx_data(46),
      I2 => BU2_U0_G_TX_txgen_tx_preamble_reg_359,
      I3 => BU2_U0_G_TX_txgen_tx_preamble_store(46),
      O => BU2_U0_G_TX_txgen_testgenio_mux0213(46)
    );
  BU2_U0_G_TX_txgen_testgenio_mux0213_47_1 : LUT4
    generic map(
      INIT => X"EC4C"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenio_reg_data_ack_336,
      I1 => BU2_U0_int_tx_data(47),
      I2 => BU2_U0_G_TX_txgen_tx_preamble_reg_359,
      I3 => BU2_U0_G_TX_txgen_tx_preamble_store(47),
      O => BU2_U0_G_TX_txgen_testgenio_mux0213(47)
    );
  BU2_U0_G_TX_txgen_testgenio_mux0213_45_1 : LUT4
    generic map(
      INIT => X"EC4C"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenio_reg_data_ack_336,
      I1 => BU2_U0_int_tx_data(45),
      I2 => BU2_U0_G_TX_txgen_tx_preamble_reg_359,
      I3 => BU2_U0_G_TX_txgen_tx_preamble_store(45),
      O => BU2_U0_G_TX_txgen_testgenio_mux0213(45)
    );
  BU2_U0_G_TX_txgen_testgentx_byte7_3_231 : LUT4
    generic map(
      INIT => X"88F8"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgentx_data_reg(27),
      I1 => BU2_U0_G_TX_txgen_testgentx_N72,
      I2 => BU2_U0_G_TX_txgen_testgentx_terminate(7),
      I3 => BU2_U0_G_TX_txgen_testgentx_enablepreamble_4_Q,
      O => BU2_N6124
    );
  BU2_U0_G_TX_txgen_testgentx_byte7_5_231 : LUT4
    generic map(
      INIT => X"88F8"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgentx_data_reg(29),
      I1 => BU2_U0_G_TX_txgen_testgentx_N72,
      I2 => BU2_U0_G_TX_txgen_testgentx_terminate(7),
      I3 => BU2_U0_G_TX_txgen_testgentx_enablepreamble_4_Q,
      O => BU2_N6121
    );
  BU2_U0_G_TX_txgen_testgenio_mux0213_0_1 : LUT4
    generic map(
      INIT => X"EC4C"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenio_reg_data_ack_336,
      I1 => BU2_U0_int_tx_data(0),
      I2 => BU2_U0_G_TX_txgen_tx_preamble_reg_359,
      I3 => BU2_U0_G_TX_txgen_tx_preamble_store(0),
      O => BU2_U0_G_TX_txgen_testgenio_mux0213(0)
    );
  BU2_U0_G_TX_txgen_testgenio_mux0213_1_1 : LUT4
    generic map(
      INIT => X"EC4C"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenio_reg_data_ack_336,
      I1 => BU2_U0_int_tx_data(1),
      I2 => BU2_U0_G_TX_txgen_tx_preamble_reg_359,
      I3 => BU2_U0_G_TX_txgen_tx_preamble_store(1),
      O => BU2_U0_G_TX_txgen_testgenio_mux0213(1)
    );
  BU2_U0_G_TX_txgen_testgenio_mux0213_2_1 : LUT4
    generic map(
      INIT => X"EC4C"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenio_reg_data_ack_336,
      I1 => BU2_U0_int_tx_data(2),
      I2 => BU2_U0_G_TX_txgen_tx_preamble_reg_359,
      I3 => BU2_U0_G_TX_txgen_tx_preamble_store(2),
      O => BU2_U0_G_TX_txgen_testgenio_mux0213(2)
    );
  BU2_U0_G_TX_txgen_testgenio_mux0213_3_1 : LUT4
    generic map(
      INIT => X"EC4C"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenio_reg_data_ack_336,
      I1 => BU2_U0_int_tx_data(3),
      I2 => BU2_U0_G_TX_txgen_tx_preamble_reg_359,
      I3 => BU2_U0_G_TX_txgen_tx_preamble_store(3),
      O => BU2_U0_G_TX_txgen_testgenio_mux0213(3)
    );
  BU2_U0_G_TX_txgen_testgenio_mux0213_4_1 : LUT4
    generic map(
      INIT => X"EC4C"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenio_reg_data_ack_336,
      I1 => BU2_U0_int_tx_data(4),
      I2 => BU2_U0_G_TX_txgen_tx_preamble_reg_359,
      I3 => BU2_U0_G_TX_txgen_tx_preamble_store(4),
      O => BU2_U0_G_TX_txgen_testgenio_mux0213(4)
    );
  BU2_U0_G_TX_txgen_testgenio_mux0213_6_1 : LUT4
    generic map(
      INIT => X"EC4C"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenio_reg_data_ack_336,
      I1 => BU2_U0_int_tx_data(6),
      I2 => BU2_U0_G_TX_txgen_tx_preamble_reg_359,
      I3 => BU2_U0_G_TX_txgen_tx_preamble_store(6),
      O => BU2_U0_G_TX_txgen_testgenio_mux0213(6)
    );
  BU2_U0_G_TX_txgen_testgenio_mux0213_5_1 : LUT4
    generic map(
      INIT => X"EC4C"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenio_reg_data_ack_336,
      I1 => BU2_U0_int_tx_data(5),
      I2 => BU2_U0_G_TX_txgen_tx_preamble_reg_359,
      I3 => BU2_U0_G_TX_txgen_tx_preamble_store(5),
      O => BU2_U0_G_TX_txgen_testgenio_mux0213(5)
    );
  BU2_U0_G_TX_txgen_testgenio_mux0213_7_1 : LUT4
    generic map(
      INIT => X"EC4C"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenio_reg_data_ack_336,
      I1 => BU2_U0_int_tx_data(7),
      I2 => BU2_U0_G_TX_txgen_tx_preamble_reg_359,
      I3 => BU2_U0_G_TX_txgen_tx_preamble_store(7),
      O => BU2_U0_G_TX_txgen_testgenio_mux0213(7)
    );
  BU2_U0_G_TX_txgen_testgenio_mux0213_8_1 : LUT4
    generic map(
      INIT => X"EC4C"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenio_reg_data_ack_336,
      I1 => BU2_U0_int_tx_data(8),
      I2 => BU2_U0_G_TX_txgen_tx_preamble_reg_359,
      I3 => BU2_U0_G_TX_txgen_tx_preamble_store(8),
      O => BU2_U0_G_TX_txgen_testgenio_mux0213(8)
    );
  BU2_U0_G_TX_txgen_testgenio_mux0213_9_1 : LUT4
    generic map(
      INIT => X"EC4C"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenio_reg_data_ack_336,
      I1 => BU2_U0_int_tx_data(9),
      I2 => BU2_U0_G_TX_txgen_tx_preamble_reg_359,
      I3 => BU2_U0_G_TX_txgen_tx_preamble_store(9),
      O => BU2_U0_G_TX_txgen_testgenio_mux0213(9)
    );
  BU2_U0_G_TX_txgen_testgenio_mux0213_10_1 : LUT4
    generic map(
      INIT => X"EC4C"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenio_reg_data_ack_336,
      I1 => BU2_U0_int_tx_data(10),
      I2 => BU2_U0_G_TX_txgen_tx_preamble_reg_359,
      I3 => BU2_U0_G_TX_txgen_tx_preamble_store(10),
      O => BU2_U0_G_TX_txgen_testgenio_mux0213(10)
    );
  BU2_U0_G_TX_txgen_testgenio_mux0213_11_1 : LUT4
    generic map(
      INIT => X"EC4C"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenio_reg_data_ack_336,
      I1 => BU2_U0_int_tx_data(11),
      I2 => BU2_U0_G_TX_txgen_tx_preamble_reg_359,
      I3 => BU2_U0_G_TX_txgen_tx_preamble_store(11),
      O => BU2_U0_G_TX_txgen_testgenio_mux0213(11)
    );
  BU2_U0_G_TX_txgen_testgenio_mux0213_12_1 : LUT4
    generic map(
      INIT => X"EC4C"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenio_reg_data_ack_336,
      I1 => BU2_U0_int_tx_data(12),
      I2 => BU2_U0_G_TX_txgen_tx_preamble_reg_359,
      I3 => BU2_U0_G_TX_txgen_tx_preamble_store(12),
      O => BU2_U0_G_TX_txgen_testgenio_mux0213(12)
    );
  BU2_U0_G_TX_txgen_testgenio_mux0213_13_1 : LUT4
    generic map(
      INIT => X"EC4C"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenio_reg_data_ack_336,
      I1 => BU2_U0_int_tx_data(13),
      I2 => BU2_U0_G_TX_txgen_tx_preamble_reg_359,
      I3 => BU2_U0_G_TX_txgen_tx_preamble_store(13),
      O => BU2_U0_G_TX_txgen_testgenio_mux0213(13)
    );
  BU2_U0_G_TX_txgen_testgenio_mux0213_15_1 : LUT4
    generic map(
      INIT => X"EC4C"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenio_reg_data_ack_336,
      I1 => BU2_U0_int_tx_data(15),
      I2 => BU2_U0_G_TX_txgen_tx_preamble_reg_359,
      I3 => BU2_U0_G_TX_txgen_tx_preamble_store(15),
      O => BU2_U0_G_TX_txgen_testgenio_mux0213(15)
    );
  BU2_U0_G_TX_txgen_testgenio_mux0213_14_1 : LUT4
    generic map(
      INIT => X"EC4C"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenio_reg_data_ack_336,
      I1 => BU2_U0_int_tx_data(14),
      I2 => BU2_U0_G_TX_txgen_tx_preamble_reg_359,
      I3 => BU2_U0_G_TX_txgen_tx_preamble_store(14),
      O => BU2_U0_G_TX_txgen_testgenio_mux0213(14)
    );
  BU2_U0_G_TX_txgen_testgenio_mux0213_16_1 : LUT4
    generic map(
      INIT => X"EC4C"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenio_reg_data_ack_336,
      I1 => BU2_U0_int_tx_data(16),
      I2 => BU2_U0_G_TX_txgen_tx_preamble_reg_359,
      I3 => BU2_U0_G_TX_txgen_tx_preamble_store(16),
      O => BU2_U0_G_TX_txgen_testgenio_mux0213(16)
    );
  BU2_U0_G_TX_txgen_testgenio_mux0213_18_1 : LUT4
    generic map(
      INIT => X"EC4C"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenio_reg_data_ack_336,
      I1 => BU2_U0_int_tx_data(18),
      I2 => BU2_U0_G_TX_txgen_tx_preamble_reg_359,
      I3 => BU2_U0_G_TX_txgen_tx_preamble_store(18),
      O => BU2_U0_G_TX_txgen_testgenio_mux0213(18)
    );
  BU2_U0_G_TX_txgen_testgenio_mux0213_20_1 : LUT4
    generic map(
      INIT => X"EC4C"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenio_reg_data_ack_336,
      I1 => BU2_U0_int_tx_data(20),
      I2 => BU2_U0_G_TX_txgen_tx_preamble_reg_359,
      I3 => BU2_U0_G_TX_txgen_tx_preamble_store(20),
      O => BU2_U0_G_TX_txgen_testgenio_mux0213(20)
    );
  BU2_U0_G_TX_txgen_testgenio_mux0213_21_1 : LUT4
    generic map(
      INIT => X"EC4C"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenio_reg_data_ack_336,
      I1 => BU2_U0_int_tx_data(21),
      I2 => BU2_U0_G_TX_txgen_tx_preamble_reg_359,
      I3 => BU2_U0_G_TX_txgen_tx_preamble_store(21),
      O => BU2_U0_G_TX_txgen_testgenio_mux0213(21)
    );
  BU2_U0_G_TX_txgen_testgenio_mux0213_19_1 : LUT4
    generic map(
      INIT => X"EC4C"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenio_reg_data_ack_336,
      I1 => BU2_U0_int_tx_data(19),
      I2 => BU2_U0_G_TX_txgen_tx_preamble_reg_359,
      I3 => BU2_U0_G_TX_txgen_tx_preamble_store(19),
      O => BU2_U0_G_TX_txgen_testgenio_mux0213(19)
    );
  BU2_U0_G_TX_txgen_testgenio_mux0213_24_1 : LUT4
    generic map(
      INIT => X"EC4C"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenio_reg_data_ack_336,
      I1 => BU2_U0_int_tx_data(24),
      I2 => BU2_U0_G_TX_txgen_tx_preamble_reg_359,
      I3 => BU2_U0_G_TX_txgen_tx_preamble_store(24),
      O => BU2_U0_G_TX_txgen_testgenio_mux0213(24)
    );
  BU2_U0_G_TX_txgen_testgenio_mux0213_25_1 : LUT4
    generic map(
      INIT => X"EC4C"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenio_reg_data_ack_336,
      I1 => BU2_U0_int_tx_data(25),
      I2 => BU2_U0_G_TX_txgen_tx_preamble_reg_359,
      I3 => BU2_U0_G_TX_txgen_tx_preamble_store(25),
      O => BU2_U0_G_TX_txgen_testgenio_mux0213(25)
    );
  BU2_U0_G_TX_txgen_testgenio_mux0213_26_1 : LUT4
    generic map(
      INIT => X"EC4C"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenio_reg_data_ack_336,
      I1 => BU2_U0_int_tx_data(26),
      I2 => BU2_U0_G_TX_txgen_tx_preamble_reg_359,
      I3 => BU2_U0_G_TX_txgen_tx_preamble_store(26),
      O => BU2_U0_G_TX_txgen_testgenio_mux0213(26)
    );
  BU2_U0_G_TX_txgen_testgenio_mux0213_27_1 : LUT4
    generic map(
      INIT => X"EC4C"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenio_reg_data_ack_336,
      I1 => BU2_U0_int_tx_data(27),
      I2 => BU2_U0_G_TX_txgen_tx_preamble_reg_359,
      I3 => BU2_U0_G_TX_txgen_tx_preamble_store(27),
      O => BU2_U0_G_TX_txgen_testgenio_mux0213(27)
    );
  BU2_U0_G_TX_txgen_testgenio_mux0213_29_1 : LUT4
    generic map(
      INIT => X"EC4C"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenio_reg_data_ack_336,
      I1 => BU2_U0_int_tx_data(29),
      I2 => BU2_U0_G_TX_txgen_tx_preamble_reg_359,
      I3 => BU2_U0_G_TX_txgen_tx_preamble_store(29),
      O => BU2_U0_G_TX_txgen_testgenio_mux0213(29)
    );
  BU2_U0_G_TX_txgen_testgenio_mux0213_28_1 : LUT4
    generic map(
      INIT => X"EC4C"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenio_reg_data_ack_336,
      I1 => BU2_U0_int_tx_data(28),
      I2 => BU2_U0_G_TX_txgen_tx_preamble_reg_359,
      I3 => BU2_U0_G_TX_txgen_tx_preamble_store(28),
      O => BU2_U0_G_TX_txgen_testgenio_mux0213(28)
    );
  BU2_U0_G_TX_txgen_testgenio_mux0213_30_1 : LUT4
    generic map(
      INIT => X"EC4C"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenio_reg_data_ack_336,
      I1 => BU2_U0_int_tx_data(30),
      I2 => BU2_U0_G_TX_txgen_tx_preamble_reg_359,
      I3 => BU2_U0_G_TX_txgen_tx_preamble_store(30),
      O => BU2_U0_G_TX_txgen_testgenio_mux0213(30)
    );
  BU2_U0_G_TX_txgen_testgenio_mux0213_31_1 : LUT4
    generic map(
      INIT => X"EC4C"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenio_reg_data_ack_336,
      I1 => BU2_U0_int_tx_data(31),
      I2 => BU2_U0_G_TX_txgen_tx_preamble_reg_359,
      I3 => BU2_U0_G_TX_txgen_tx_preamble_store(31),
      O => BU2_U0_G_TX_txgen_testgenio_mux0213(31)
    );
  BU2_U0_G_TX_txgen_testgenio_mux0213_35_1 : LUT4
    generic map(
      INIT => X"EC4C"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenio_reg_data_ack_336,
      I1 => BU2_U0_int_tx_data(35),
      I2 => BU2_U0_G_TX_txgen_tx_preamble_reg_359,
      I3 => BU2_U0_G_TX_txgen_tx_preamble_store(35),
      O => BU2_U0_G_TX_txgen_testgenio_mux0213(35)
    );
  BU2_U0_G_TX_txgen_testgenio_mux0213_39_1 : LUT4
    generic map(
      INIT => X"EC4C"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenio_reg_data_ack_336,
      I1 => BU2_U0_int_tx_data(39),
      I2 => BU2_U0_G_TX_txgen_tx_preamble_reg_359,
      I3 => BU2_U0_G_TX_txgen_tx_preamble_store(39),
      O => BU2_U0_G_TX_txgen_testgenio_mux0213(39)
    );
  BU2_U0_G_TX_txgen_testgenio_mux0213_40_1 : LUT4
    generic map(
      INIT => X"EC4C"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenio_reg_data_ack_336,
      I1 => BU2_U0_int_tx_data(40),
      I2 => BU2_U0_G_TX_txgen_tx_preamble_reg_359,
      I3 => BU2_U0_G_TX_txgen_tx_preamble_store(40),
      O => BU2_U0_G_TX_txgen_testgenio_mux0213(40)
    );
  BU2_U0_G_TX_txgen_testgenio_mux0213_43_1 : LUT4
    generic map(
      INIT => X"EC4C"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenio_reg_data_ack_336,
      I1 => BU2_U0_int_tx_data(43),
      I2 => BU2_U0_G_TX_txgen_tx_preamble_reg_359,
      I3 => BU2_U0_G_TX_txgen_tx_preamble_store(43),
      O => BU2_U0_G_TX_txgen_testgenio_mux0213(43)
    );
  BU2_U0_G_TX_txgen_testgenio_mux0213_48_1 : LUT4
    generic map(
      INIT => X"EC4C"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenio_reg_data_ack_336,
      I1 => BU2_U0_int_tx_data(48),
      I2 => BU2_U0_G_TX_txgen_tx_preamble_reg_359,
      I3 => BU2_U0_G_TX_txgen_tx_preamble_store(48),
      O => BU2_U0_G_TX_txgen_testgenio_mux0213(48)
    );
  BU2_U0_G_TX_txgen_testgenio_mux0213_49_1 : LUT4
    generic map(
      INIT => X"EC4C"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenio_reg_data_ack_336,
      I1 => BU2_U0_int_tx_data(49),
      I2 => BU2_U0_G_TX_txgen_tx_preamble_reg_359,
      I3 => BU2_U0_G_TX_txgen_tx_preamble_store(49),
      O => BU2_U0_G_TX_txgen_testgenio_mux0213(49)
    );
  BU2_U0_G_TX_txgen_testgenio_mux0213_50_1 : LUT4
    generic map(
      INIT => X"EC4C"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenio_reg_data_ack_336,
      I1 => BU2_U0_int_tx_data(50),
      I2 => BU2_U0_G_TX_txgen_tx_preamble_reg_359,
      I3 => BU2_U0_G_TX_txgen_tx_preamble_store(50),
      O => BU2_U0_G_TX_txgen_testgenio_mux0213(50)
    );
  BU2_U0_G_TX_txgen_testgenio_mux0213_52_1 : LUT4
    generic map(
      INIT => X"EC4C"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenio_reg_data_ack_336,
      I1 => BU2_U0_int_tx_data(52),
      I2 => BU2_U0_G_TX_txgen_tx_preamble_reg_359,
      I3 => BU2_U0_G_TX_txgen_tx_preamble_store(52),
      O => BU2_U0_G_TX_txgen_testgenio_mux0213(52)
    );
  BU2_U0_G_TX_txgen_testgenio_mux0213_51_1 : LUT4
    generic map(
      INIT => X"EC4C"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenio_reg_data_ack_336,
      I1 => BU2_U0_int_tx_data(51),
      I2 => BU2_U0_G_TX_txgen_tx_preamble_reg_359,
      I3 => BU2_U0_G_TX_txgen_tx_preamble_store(51),
      O => BU2_U0_G_TX_txgen_testgenio_mux0213(51)
    );
  BU2_U0_G_TX_txgen_testgenio_mux0213_53_1 : LUT4
    generic map(
      INIT => X"EC4C"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenio_reg_data_ack_336,
      I1 => BU2_U0_int_tx_data(53),
      I2 => BU2_U0_G_TX_txgen_tx_preamble_reg_359,
      I3 => BU2_U0_G_TX_txgen_tx_preamble_store(53),
      O => BU2_U0_G_TX_txgen_testgenio_mux0213(53)
    );
  BU2_U0_G_TX_txgen_testgenio_mux0213_54_1 : LUT4
    generic map(
      INIT => X"EC4C"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenio_reg_data_ack_336,
      I1 => BU2_U0_int_tx_data(54),
      I2 => BU2_U0_G_TX_txgen_tx_preamble_reg_359,
      I3 => BU2_U0_G_TX_txgen_tx_preamble_store(54),
      O => BU2_U0_G_TX_txgen_testgenio_mux0213(54)
    );
  BU2_U0_G_TX_txgen_testgenio_mux0213_55_1 : LUT4
    generic map(
      INIT => X"EC4C"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenio_reg_data_ack_336,
      I1 => BU2_U0_int_tx_data(55),
      I2 => BU2_U0_G_TX_txgen_tx_preamble_reg_359,
      I3 => BU2_U0_G_TX_txgen_tx_preamble_store(55),
      O => BU2_U0_G_TX_txgen_testgenio_mux0213(55)
    );
  BU2_U0_G_TX_txgen_testgenio_mux0213_57_1 : LUT4
    generic map(
      INIT => X"EC4C"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenio_reg_data_ack_336,
      I1 => BU2_U0_int_tx_data(57),
      I2 => BU2_U0_G_TX_txgen_tx_preamble_reg_359,
      I3 => BU2_U0_G_TX_txgen_tx_preamble_store(57),
      O => BU2_U0_G_TX_txgen_testgenio_mux0213(57)
    );
  BU2_U0_G_TX_txgen_testgenio_mux0213_58_1 : LUT4
    generic map(
      INIT => X"EC4C"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenio_reg_data_ack_336,
      I1 => BU2_U0_int_tx_data(58),
      I2 => BU2_U0_G_TX_txgen_tx_preamble_reg_359,
      I3 => BU2_U0_G_TX_txgen_tx_preamble_store(58),
      O => BU2_U0_G_TX_txgen_testgenio_mux0213(58)
    );
  BU2_U0_G_TX_txgen_testgenio_mux0213_59_1 : LUT4
    generic map(
      INIT => X"EC4C"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenio_reg_data_ack_336,
      I1 => BU2_U0_int_tx_data(59),
      I2 => BU2_U0_G_TX_txgen_tx_preamble_reg_359,
      I3 => BU2_U0_G_TX_txgen_tx_preamble_store(59),
      O => BU2_U0_G_TX_txgen_testgenio_mux0213(59)
    );
  BU2_U0_G_TX_txgen_testgenio_mux0213_60_1 : LUT4
    generic map(
      INIT => X"EC4C"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenio_reg_data_ack_336,
      I1 => BU2_U0_int_tx_data(60),
      I2 => BU2_U0_G_TX_txgen_tx_preamble_reg_359,
      I3 => BU2_U0_G_TX_txgen_tx_preamble_store(60),
      O => BU2_U0_G_TX_txgen_testgenio_mux0213(60)
    );
  BU2_U0_G_TX_txgen_testgenio_mux0213_63_1 : LUT4
    generic map(
      INIT => X"EC4C"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenio_reg_data_ack_336,
      I1 => BU2_U0_int_tx_data(63),
      I2 => BU2_U0_G_TX_txgen_tx_preamble_reg_359,
      I3 => BU2_U0_G_TX_txgen_tx_preamble_store(63),
      O => BU2_U0_G_TX_txgen_testgenio_mux0213(63)
    );
  BU2_U0_G_TX_txgen_testgenio_mux0213_61_1 : LUT4
    generic map(
      INIT => X"EC4C"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenio_reg_data_ack_336,
      I1 => BU2_U0_int_tx_data(61),
      I2 => BU2_U0_G_TX_txgen_tx_preamble_reg_359,
      I3 => BU2_U0_G_TX_txgen_tx_preamble_store(61),
      O => BU2_U0_G_TX_txgen_testgenio_mux0213(61)
    );
  BU2_U0_G_TX_txgen_testgenio_mux0213_62_1 : LUT4
    generic map(
      INIT => X"EC4C"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenio_reg_data_ack_336,
      I1 => BU2_U0_int_tx_data(62),
      I2 => BU2_U0_G_TX_txgen_tx_preamble_reg_359,
      I3 => BU2_U0_G_TX_txgen_tx_preamble_store(62),
      O => BU2_U0_G_TX_txgen_testgenio_mux0213(62)
    );
  BU2_U0_G_TX_txgen_testgenio_mux0213_17_1 : LUT4
    generic map(
      INIT => X"EC4C"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenio_reg_data_ack_336,
      I1 => BU2_U0_int_tx_data(17),
      I2 => BU2_U0_G_TX_txgen_tx_preamble_reg_359,
      I3 => BU2_U0_G_TX_txgen_tx_preamble_store(17),
      O => BU2_U0_G_TX_txgen_testgenio_mux0213(17)
    );
  BU2_U0_G_TX_txgen_testgenio_mux0213_22_1 : LUT4
    generic map(
      INIT => X"EC4C"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenio_reg_data_ack_336,
      I1 => BU2_U0_int_tx_data(22),
      I2 => BU2_U0_G_TX_txgen_tx_preamble_reg_359,
      I3 => BU2_U0_G_TX_txgen_tx_preamble_store(22),
      O => BU2_U0_G_TX_txgen_testgenio_mux0213(22)
    );
  BU2_U0_G_TX_txgen_testgenio_mux0213_23_1 : LUT4
    generic map(
      INIT => X"EC4C"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenio_reg_data_ack_336,
      I1 => BU2_U0_int_tx_data(23),
      I2 => BU2_U0_G_TX_txgen_tx_preamble_reg_359,
      I3 => BU2_U0_G_TX_txgen_tx_preamble_store(23),
      O => BU2_U0_G_TX_txgen_testgenio_mux0213(23)
    );
  BU2_U0_G_TX_txgen_testgenio_mux0213_56_1 : LUT4
    generic map(
      INIT => X"EC4C"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenio_reg_data_ack_336,
      I1 => BU2_U0_int_tx_data(56),
      I2 => BU2_U0_G_TX_txgen_tx_preamble_reg_359,
      I3 => BU2_U0_G_TX_txgen_tx_preamble_store(56),
      O => BU2_U0_G_TX_txgen_testgenio_mux0213(56)
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_TX_CRC32_64_0170_xo_0_Q : LUT4
    generic map(
      INIT => X"9669"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crcgen_reg1(5),
      I1 => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0358,
      I2 => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0365,
      I3 => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0367,
      O => BU2_U0_G_TX_txgen_testgenframe_crcgen_N38
    );
  BU2_U0_G_RX_rxgen_calculate_crc_rx_crc32_64_0144_xo_0_Q : LUT4
    generic map(
      INIT => X"9669"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_calculate_crc_reg1(5),
      I1 => BU2_U0_G_RX_rxgen_calculate_crc_xor0313,
      I2 => BU2_U0_G_RX_rxgen_calculate_crc_xor0320,
      I3 => BU2_U0_G_RX_rxgen_calculate_crc_xor0322,
      O => BU2_U0_G_RX_rxgen_calculate_crc_N38
    );
  BU2_U0_G_FLOWCONTROL_flwctrl_tx_not00061 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => BU2_U0_G_FLOWCONTROL_flwctrl_tx_mux0005,
      I1 => BU2_U0_G_FLOWCONTROL_flwctrl_tx_mux_control_state_FFd1_In,
      I2 => BU2_U0_G_FLOWCONTROL_flwctrl_tx_start_reg_264,
      I3 => BU2_U0_G_FLOWCONTROL_flwctrl_tx_start_disable_261,
      O => BU2_U0_G_FLOWCONTROL_flwctrl_tx_not0006
    );
  BU2_U0_G_TX_txgen_testgenio_Mcount_max_count_lut_7_Q : LUT3
    generic map(
      INIT => X"36"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenio_load_max_count_338,
      I1 => BU2_U0_G_TX_txgen_testgenio_max_count_eqn,
      I2 => BU2_U0_G_TX_txgen_testgenio_max_count(7),
      O => BU2_U0_G_TX_txgen_testgenio_N46
    );
  BU2_U0_G_TX_txgen_testgenio_Mcount_max_count_lut_5_Q : LUT3
    generic map(
      INIT => X"36"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenio_load_max_count_338,
      I1 => BU2_U0_G_TX_txgen_testgenio_max_count_eqn,
      I2 => BU2_U0_G_TX_txgen_testgenio_max_count(5),
      O => BU2_U0_G_TX_txgen_testgenio_N44
    );
  BU2_U0_G_TX_txgen_testgenio_Mcount_max_count_lut_4_Q : LUT3
    generic map(
      INIT => X"36"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenio_load_max_count_338,
      I1 => BU2_U0_G_TX_txgen_testgenio_max_count_eqn,
      I2 => BU2_U0_G_TX_txgen_testgenio_max_count(4),
      O => BU2_U0_G_TX_txgen_testgenio_N43
    );
  BU2_U0_G_TX_txgen_testgenio_Mcount_max_count_lut_3_Q : LUT3
    generic map(
      INIT => X"36"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenio_load_max_count_338,
      I1 => BU2_U0_G_TX_txgen_testgenio_max_count_eqn,
      I2 => BU2_U0_G_TX_txgen_testgenio_max_count(3),
      O => BU2_U0_G_TX_txgen_testgenio_N42
    );
  BU2_U0_G_TX_txgen_testgenio_mux0185_6_1 : LUT4
    generic map(
      INIT => X"AA6A"
    )
    port map (
      I0 => tx_ifg_delay_388(6),
      I1 => BU2_U0_G_TX_txgen_testgenio_Madd_addsub0006_cy_4_Q,
      I2 => tx_ifg_delay_388(5),
      I3 => BU2_U0_G_TX_txgen_testgenio_int_start_lane_328,
      O => BU2_U0_G_TX_txgen_testgenio_mux0185(6)
    );
  BU2_U0_rsgen_G_RX_detect_link_fail_mux00281 : LUT4
    generic map(
      INIT => X"0110"
    )
    port map (
      I0 => BU2_U0_rsgen_G_RX_detect_link_fail_seq_lower_105,
      I1 => BU2_U0_rsgen_G_RX_detect_link_fail_seq_upper_109,
      I2 => BU2_U0_rsgen_G_RX_detect_link_fail_col_cnt(5),
      I3 => BU2_U0_rsgen_G_RX_detect_link_fail_Madd_add0000_cy(3),
      O => BU2_U0_rsgen_G_RX_detect_link_fail_mux0028
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_mux0128_SW0 : LUT4
    generic map(
      INIT => X"9669"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crcgen_last_data_reg(7),
      I1 => BU2_U0_G_TX_txgen_testgenframe_crcgen_reg2(24),
      I2 => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0299,
      I3 => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0296,
      O => BU2_N5838
    );
  BU2_U0_rsgen_G_RX_detect_link_fail_or000351 : LUT4
    generic map(
      INIT => X"28AA"
    )
    port map (
      I0 => BU2_U0_rsgen_G_RX_detect_link_fail_seq_lower_reg_98,
      I1 => BU2_U0_rsgen_G_RX_detect_link_fail_seq_type_lower_reg(1),
      I2 => BU2_U0_rsgen_G_RX_detect_link_fail_seq_type_upper_reg(1),
      I3 => BU2_U0_rsgen_G_RX_detect_link_fail_N111,
      O => BU2_U0_rsgen_G_RX_detect_link_fail_or0003_map2997
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_TX_CRC32_64_09_xo_4_1 : LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(4),
      I1 => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(31),
      I2 => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(17),
      I3 => BU2_U0_G_TX_txgen_testgenframe_crcgen_TX_CRC32_64_09_xo(3),
      O => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0049
    );
  BU2_U0_G_RX_rxgen_calculate_crc_rx_crc32_64_09_xo_4_1 : LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_decode_crc_data(4),
      I1 => BU2_U0_G_RX_rxgen_decode_crc_data(31),
      I2 => BU2_U0_G_RX_rxgen_decode_crc_data(17),
      I3 => BU2_U0_G_RX_rxgen_calculate_crc_rx_crc32_64_09_xo(3),
      O => BU2_U0_G_RX_rxgen_calculate_crc_xor0049
    );
  BU2_U0_G_TX_txgen_testgenio_mux02311 : LUT4
    generic map(
      INIT => X"F080"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenio_min_pkt_len_past_334,
      I1 => BU2_N3303,
      I2 => BU2_U0_int_tx_data_avail(5),
      I3 => BU2_U0_G_TX_txgen_testgenio_xor0062,
      O => BU2_U0_G_TX_txgen_testgenio_mux0231
    );
  BU2_U0_G_TX_txgen_testgenio_mux02281 : LUT4
    generic map(
      INIT => X"F080"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenio_min_pkt_len_past_334,
      I1 => BU2_N3303,
      I2 => BU2_U0_int_tx_data_avail(4),
      I3 => BU2_U0_G_TX_txgen_testgenio_xor0062,
      O => BU2_U0_G_TX_txgen_testgenio_mux0228
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_TX_CRC32_64_0117_xo_0_1 : LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(41),
      I1 => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(44),
      I2 => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(50),
      I3 => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0168,
      O => BU2_U0_G_TX_txgen_testgenframe_crcgen_TX_CRC32_64_0117_xo_0_Q
    );
  BU2_U0_G_RX_rxgen_calculate_crc_rx_crc32_64_092_xo_0_1 : LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_decode_crc_data(41),
      I1 => BU2_U0_G_RX_rxgen_decode_crc_data(44),
      I2 => BU2_U0_G_RX_rxgen_decode_crc_data(50),
      I3 => BU2_U0_G_RX_rxgen_calculate_crc_xor0133,
      O => BU2_U0_G_RX_rxgen_calculate_crc_rx_crc32_64_092_xo_0_Q
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_TX_CRC32_64_0176_xo_4_1 : LUT4
    generic map(
      INIT => X"9669"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crcgen_last_data_reg(5),
      I1 => BU2_U0_G_TX_txgen_testgenframe_crcgen_reg2(26),
      I2 => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0299,
      I3 => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0395,
      O => BU2_U0_G_TX_txgen_testgenframe_crcgen_TX_CRC32_64_0176_xo(4)
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_TX_CRC32_64_0172_xo_1_Q : LUT4
    generic map(
      INIT => X"9669"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crcgen_seta(26),
      I1 => BU2_U0_G_TX_txgen_testgenframe_crcgen_setb(26),
      I2 => BU2_U0_G_TX_txgen_testgenframe_crcgen_reg1(6),
      I3 => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0313,
      O => BU2_U0_G_TX_txgen_testgenframe_crcgen_N59
    );
  BU2_U0_G_RX_rxgen_calculate_crc_rx_crc32_64_0147_xo_1_Q : LUT4
    generic map(
      INIT => X"9669"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_calculate_crc_seta(26),
      I1 => BU2_U0_G_RX_rxgen_calculate_crc_setb(26),
      I2 => BU2_U0_G_RX_rxgen_calculate_crc_reg1(6),
      I3 => BU2_U0_G_RX_rxgen_calculate_crc_xor0268,
      O => BU2_U0_G_RX_rxgen_calculate_crc_N63
    );
  BU2_U0_G_RX_rxgen_calculate_crc_rx_crc32_64_0127_xo_1_Q : LUT4
    generic map(
      INIT => X"9669"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_calculate_crc_setb(4),
      I1 => BU2_U0_G_RX_rxgen_calculate_crc_reg1(7),
      I2 => BU2_U0_G_RX_rxgen_calculate_crc_xor0281,
      I3 => BU2_U0_G_RX_rxgen_calculate_crc_xor0362,
      O => BU2_U0_G_RX_rxgen_calculate_crc_N59
    );
  BU2_U0_G_TX_txgen_testgenio_mux0189_1_1 : LUT4
    generic map(
      INIT => X"EC4C"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenio_tx_valid,
      I1 => BU2_U0_G_TX_txgen_testgenio_byte_count(1),
      I2 => BU2_U0_G_TX_txgen_testgenio_xor0011,
      I3 => BU2_U0_G_TX_txgen_testgenio_addsub0008(1),
      O => BU2_U0_G_TX_txgen_testgenio_mux0189(1)
    );
  BU2_U0_G_TX_txgen_testgenio_mux0189_2_1 : LUT4
    generic map(
      INIT => X"EC4C"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenio_tx_valid,
      I1 => BU2_U0_G_TX_txgen_testgenio_byte_count(2),
      I2 => BU2_U0_G_TX_txgen_testgenio_xor0011,
      I3 => BU2_U0_G_TX_txgen_testgenio_addsub0008(2),
      O => BU2_U0_G_TX_txgen_testgenio_mux0189(2)
    );
  BU2_U0_G_TX_txgen_testgenio_mux0189_3_1 : LUT4
    generic map(
      INIT => X"EC4C"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenio_tx_valid,
      I1 => BU2_U0_G_TX_txgen_testgenio_byte_count(3),
      I2 => BU2_U0_G_TX_txgen_testgenio_xor0011,
      I3 => BU2_U0_G_TX_txgen_testgenio_addsub0008(3),
      O => BU2_U0_G_TX_txgen_testgenio_mux0189(3)
    );
  BU2_U0_G_TX_txgen_testgenio_mux0189_4_1 : LUT4
    generic map(
      INIT => X"EC4C"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenio_tx_valid,
      I1 => BU2_U0_G_TX_txgen_testgenio_byte_count(4),
      I2 => BU2_U0_G_TX_txgen_testgenio_xor0011,
      I3 => BU2_U0_G_TX_txgen_testgenio_addsub0008(4),
      O => BU2_U0_G_TX_txgen_testgenio_mux0189(4)
    );
  BU2_U0_G_TX_txgen_testgenio_mux0189_5_1 : LUT4
    generic map(
      INIT => X"EC4C"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenio_tx_valid,
      I1 => BU2_U0_G_TX_txgen_testgenio_byte_count(5),
      I2 => BU2_U0_G_TX_txgen_testgenio_xor0011,
      I3 => BU2_U0_G_TX_txgen_testgenio_addsub0008(5),
      O => BU2_U0_G_TX_txgen_testgenio_mux0189(5)
    );
  BU2_U0_G_TX_txgen_testgenio_mux0189_6_1 : LUT4
    generic map(
      INIT => X"EC4C"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenio_tx_valid,
      I1 => BU2_U0_G_TX_txgen_testgenio_byte_count(6),
      I2 => BU2_U0_G_TX_txgen_testgenio_xor0011,
      I3 => BU2_U0_G_TX_txgen_testgenio_addsub0008(6),
      O => BU2_U0_G_TX_txgen_testgenio_mux0189(6)
    );
  BU2_U0_G_TX_txgen_testgenio_mux0189_7_1 : LUT4
    generic map(
      INIT => X"EC4C"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenio_tx_valid,
      I1 => BU2_U0_G_TX_txgen_testgenio_byte_count(7),
      I2 => BU2_U0_G_TX_txgen_testgenio_xor0011,
      I3 => BU2_U0_G_TX_txgen_testgenio_addsub0008(7),
      O => BU2_U0_G_TX_txgen_testgenio_mux0189(7)
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_mux0129_SW0 : LUT4
    generic map(
      INIT => X"9669"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crcgen_last_data_reg(1),
      I1 => BU2_U0_G_TX_txgen_testgenframe_crcgen_reg2(30),
      I2 => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0296,
      I3 => BU2_U0_G_TX_txgen_testgenframe_crcgen_reg2(20),
      O => BU2_N5641
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_mux0131_SW0 : LUT4
    generic map(
      INIT => X"9669"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crcgen_last_data_reg(4),
      I1 => BU2_U0_G_TX_txgen_testgenframe_crcgen_reg2(27),
      I2 => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0299,
      I3 => BU2_U0_G_TX_txgen_testgenframe_crcgen_reg2(21),
      O => BU2_N5639
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_mux0112_SW0 : LUT4
    generic map(
      INIT => X"9669"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crcgen_last_data_reg(7),
      I1 => BU2_U0_G_TX_txgen_testgenframe_crcgen_reg2(24),
      I2 => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0298,
      I3 => BU2_U0_G_TX_txgen_testgenframe_crcgen_reg2(8),
      O => BU2_N5637
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_mux0116_SW0 : LUT4
    generic map(
      INIT => X"9669"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crcgen_last_data_reg(1),
      I1 => BU2_U0_G_TX_txgen_testgenframe_crcgen_reg2(30),
      I2 => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0296,
      I3 => BU2_U0_G_TX_txgen_testgenframe_crcgen_reg2(10),
      O => BU2_N5635
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_mux0103_SW0 : LUT4
    generic map(
      INIT => X"9669"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crcgen_last_data_reg(6),
      I1 => BU2_U0_G_TX_txgen_testgenframe_crcgen_reg2(25),
      I2 => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0298,
      I3 => BU2_U0_G_TX_txgen_testgenframe_crcgen_reg2(1),
      O => BU2_N5633
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_TX_CRC32_64_0160_xo_0_1 : LUT4
    generic map(
      INIT => X"9669"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crcgen_reg1(5),
      I1 => BU2_U0_G_TX_txgen_testgenframe_crcgen_reg1(7),
      I2 => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0445,
      I3 => BU2_U0_G_TX_txgen_testgenframe_crcgen_reg1(28),
      O => BU2_U0_G_TX_txgen_testgenframe_crcgen_TX_CRC32_64_0160_xo_0_Q
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_TX_CRC32_64_0114_xo_0_1 : LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(47),
      I1 => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(58),
      I2 => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0429,
      I3 => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(54),
      O => BU2_U0_G_TX_txgen_testgenframe_crcgen_TX_CRC32_64_0114_xo_0_Q
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_TX_CRC32_64_047_xo_1_1 : LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(13),
      I1 => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(22),
      I2 => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0431,
      I3 => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(7),
      O => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0161
    );
  BU2_U0_G_RX_rxgen_calculate_crc_rx_crc32_64_0133_xo_0_1 : LUT4
    generic map(
      INIT => X"9669"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_calculate_crc_reg1(5),
      I1 => BU2_U0_G_RX_rxgen_calculate_crc_reg1(7),
      I2 => BU2_U0_G_RX_rxgen_calculate_crc_xor0363,
      I3 => BU2_U0_G_RX_rxgen_calculate_crc_reg1(28),
      O => BU2_U0_G_RX_rxgen_calculate_crc_rx_crc32_64_0133_xo_0_Q
    );
  BU2_U0_G_RX_rxgen_calculate_crc_rx_crc32_64_088_xo_0_1 : LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_decode_crc_data(47),
      I1 => BU2_U0_G_RX_rxgen_decode_crc_data(58),
      I2 => BU2_U0_G_RX_rxgen_calculate_crc_xor0349,
      I3 => BU2_U0_G_RX_rxgen_decode_crc_data(54),
      O => BU2_U0_G_RX_rxgen_calculate_crc_rx_crc32_64_088_xo_0_Q
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_TX_CRC32_64_0120_xo_0_1 : LUT3
    generic map(
      INIT => X"96"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(39),
      I1 => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(53),
      I2 => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0184,
      O => BU2_U0_G_TX_txgen_testgenframe_crcgen_TX_CRC32_64_0120_xo(0)
    );
  BU2_U0_G_RX_rxgen_calculate_crc_rx_crc32_64_095_xo_0_1 : LUT3
    generic map(
      INIT => X"96"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_decode_crc_data(39),
      I1 => BU2_U0_G_RX_rxgen_decode_crc_data(53),
      I2 => BU2_U0_G_RX_rxgen_calculate_crc_xor0149,
      O => BU2_U0_G_RX_rxgen_calculate_crc_rx_crc32_64_095_xo(0)
    );
  BU2_U0_G_RX_rxgen_calculate_crc_rx_crc32_64_082_xo_0_1 : LUT3
    generic map(
      INIT => X"96"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_decode_crc_data(6),
      I1 => BU2_U0_G_RX_rxgen_decode_crc_data(19),
      I2 => BU2_U0_G_RX_rxgen_calculate_crc_xor0108,
      O => BU2_U0_G_RX_rxgen_calculate_crc_rx_crc32_64_082_xo_0_Q
    );
  BU2_U0_G_TX_txgen_testgenio_mux02252 : LUT4
    generic map(
      INIT => X"E444"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenio_min_pkt_len_past_334,
      I1 => BU2_U0_G_TX_txgen_testgenio_int_crc_mode_300,
      I2 => BU2_U0_int_tx_data_avail(3),
      I3 => BU2_N3303,
      O => BU2_U0_G_TX_txgen_testgenio_mux0225
    );
  BU2_U0_G_TX_txgen_testgenio_mux02221 : LUT4
    generic map(
      INIT => X"E444"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenio_min_pkt_len_past_334,
      I1 => BU2_U0_G_TX_txgen_testgenio_int_crc_mode_300,
      I2 => BU2_U0_int_tx_data_avail(2),
      I3 => BU2_N3303,
      O => BU2_U0_G_TX_txgen_testgenio_mux0222
    );
  BU2_U0_G_RX_rxgen_synchronise_not00022 : LUT3
    generic map(
      INIT => X"F8"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_synchronise_and0002_map3208,
      I1 => BU2_U0_G_RX_rxgen_synchronise_and0002_map3213,
      I2 => BU2_U0_G_RX_rxgen_synchronise_N01,
      O => BU2_U0_G_RX_rxgen_synchronise_not0002
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_TX_CRC32_64_080_xo_1_1 : LUT4
    generic map(
      INIT => X"9669"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crcgen_reg1(1),
      I1 => BU2_U0_G_TX_txgen_testgenframe_crcgen_reg1(26),
      I2 => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0444,
      I3 => BU2_U0_G_TX_txgen_testgenframe_crcgen_reg1(7),
      O => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0316
    );
  BU2_U0_G_TX_txgen_testgenio_inv_start_lane_F : LUT4
    generic map(
      INIT => X"1A5A"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenio_int_crc_mode_300,
      I1 => NlwRenamedSig_OI_tx_statistics_vector_19_Q,
      I2 => BU2_U0_G_TX_txgen_testgenio_decode_last_bytes,
      I3 => BU2_U0_G_TX_txgen_testgenio_reg_max_346,
      O => BU2_N6203
    );
  BU2_U0_G_TX_txgen_testgenio_or00011 : LUT4
    generic map(
      INIT => X"FF7F"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenio_tx_state_FFd2_267,
      I1 => BU2_U0_G_TX_txgen_testgenio_start_ifg_332,
      I2 => BU2_U0_G_TX_txgen_testgenio_int_ifs_mode_304,
      I3 => BU2_U0_G_TX_txgen_testgenio_tx_state_FFd3_269,
      O => BU2_U0_G_TX_txgen_testgenio_or0001
    );
  BU2_U0_rsgen_G_RX_detect_link_fail_mux00221 : LUT4
    generic map(
      INIT => X"0110"
    )
    port map (
      I0 => BU2_U0_rsgen_G_RX_detect_link_fail_seq_lower_105,
      I1 => BU2_U0_rsgen_G_RX_detect_link_fail_seq_upper_109,
      I2 => BU2_U0_rsgen_G_RX_detect_link_fail_col_cnt(2),
      I3 => BU2_U0_rsgen_G_RX_detect_link_fail_col_cnt(1),
      O => BU2_U0_rsgen_G_RX_detect_link_fail_mux0022
    );
  BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_rx_data_count_mux0000_1_1 : LUT4
    generic map(
      INIT => X"0110"
    )
    port map (
      I0 => NlwRenamedSig_OI_rx_statistics_vector_0_Q,
      I1 => NlwRenamedSig_OI_rx_statistics_vector_1_Q,
      I2 => BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_rx_data_count(0),
      I3 => BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_rx_data_count(1),
      O => BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_rx_data_count_mux0000(1)
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_mux0127_0_1 : LUT4
    generic map(
      INIT => X"DC8C"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_data_avail_pipe_0_7_148,
      I1 => BU2_U0_G_TX_txgen_testgenframe_crcgen_last_data(8),
      I2 => BU2_U0_G_TX_txgen_testgenframe_crcgen_full_130,
      I3 => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(0),
      O => BU2_U0_G_TX_txgen_testgenframe_crcgen_mux0127(0)
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_mux0127_1_1 : LUT4
    generic map(
      INIT => X"DC8C"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_data_avail_pipe_0_7_148,
      I1 => BU2_U0_G_TX_txgen_testgenframe_crcgen_last_data(9),
      I2 => BU2_U0_G_TX_txgen_testgenframe_crcgen_full_130,
      I3 => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(1),
      O => BU2_U0_G_TX_txgen_testgenframe_crcgen_mux0127(1)
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_mux0127_2_1 : LUT4
    generic map(
      INIT => X"DC8C"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_data_avail_pipe_0_7_148,
      I1 => BU2_U0_G_TX_txgen_testgenframe_crcgen_last_data(10),
      I2 => BU2_U0_G_TX_txgen_testgenframe_crcgen_full_130,
      I3 => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(2),
      O => BU2_U0_G_TX_txgen_testgenframe_crcgen_mux0127(2)
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_mux0127_3_1 : LUT4
    generic map(
      INIT => X"DC8C"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_data_avail_pipe_0_7_148,
      I1 => BU2_U0_G_TX_txgen_testgenframe_crcgen_last_data(11),
      I2 => BU2_U0_G_TX_txgen_testgenframe_crcgen_full_130,
      I3 => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(3),
      O => BU2_U0_G_TX_txgen_testgenframe_crcgen_mux0127(3)
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_mux0127_4_1 : LUT4
    generic map(
      INIT => X"DC8C"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_data_avail_pipe_0_7_148,
      I1 => BU2_U0_G_TX_txgen_testgenframe_crcgen_last_data(12),
      I2 => BU2_U0_G_TX_txgen_testgenframe_crcgen_full_130,
      I3 => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(4),
      O => BU2_U0_G_TX_txgen_testgenframe_crcgen_mux0127(4)
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_mux0127_5_1 : LUT4
    generic map(
      INIT => X"DC8C"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_data_avail_pipe_0_7_148,
      I1 => BU2_U0_G_TX_txgen_testgenframe_crcgen_last_data(13),
      I2 => BU2_U0_G_TX_txgen_testgenframe_crcgen_full_130,
      I3 => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(5),
      O => BU2_U0_G_TX_txgen_testgenframe_crcgen_mux0127(5)
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_mux0127_6_1 : LUT4
    generic map(
      INIT => X"DC8C"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_data_avail_pipe_0_7_148,
      I1 => BU2_U0_G_TX_txgen_testgenframe_crcgen_last_data(14),
      I2 => BU2_U0_G_TX_txgen_testgenframe_crcgen_full_130,
      I3 => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(6),
      O => BU2_U0_G_TX_txgen_testgenframe_crcgen_mux0127(6)
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_mux0127_7_1 : LUT4
    generic map(
      INIT => X"DC8C"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_data_avail_pipe_0_7_148,
      I1 => BU2_U0_G_TX_txgen_testgenframe_crcgen_last_data(15),
      I2 => BU2_U0_G_TX_txgen_testgenframe_crcgen_full_130,
      I3 => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(7),
      O => BU2_U0_G_TX_txgen_testgenframe_crcgen_mux0127(7)
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_mux0127_8_1 : LUT4
    generic map(
      INIT => X"DC8C"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_data_avail_pipe_0_7_148,
      I1 => BU2_U0_G_TX_txgen_testgenframe_crcgen_last_data(16),
      I2 => BU2_U0_G_TX_txgen_testgenframe_crcgen_full_130,
      I3 => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(8),
      O => BU2_U0_G_TX_txgen_testgenframe_crcgen_mux0127(8)
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_mux0127_9_1 : LUT4
    generic map(
      INIT => X"DC8C"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_data_avail_pipe_0_7_148,
      I1 => BU2_U0_G_TX_txgen_testgenframe_crcgen_last_data(17),
      I2 => BU2_U0_G_TX_txgen_testgenframe_crcgen_full_130,
      I3 => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(9),
      O => BU2_U0_G_TX_txgen_testgenframe_crcgen_mux0127(9)
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_mux0127_10_1 : LUT4
    generic map(
      INIT => X"DC8C"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_data_avail_pipe_0_7_148,
      I1 => BU2_U0_G_TX_txgen_testgenframe_crcgen_last_data(18),
      I2 => BU2_U0_G_TX_txgen_testgenframe_crcgen_full_130,
      I3 => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(10),
      O => BU2_U0_G_TX_txgen_testgenframe_crcgen_mux0127(10)
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_mux0127_12_1 : LUT4
    generic map(
      INIT => X"DC8C"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_data_avail_pipe_0_7_148,
      I1 => BU2_U0_G_TX_txgen_testgenframe_crcgen_last_data(20),
      I2 => BU2_U0_G_TX_txgen_testgenframe_crcgen_full_130,
      I3 => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(12),
      O => BU2_U0_G_TX_txgen_testgenframe_crcgen_mux0127(12)
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_mux0127_11_1 : LUT4
    generic map(
      INIT => X"DC8C"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_data_avail_pipe_0_7_148,
      I1 => BU2_U0_G_TX_txgen_testgenframe_crcgen_last_data(19),
      I2 => BU2_U0_G_TX_txgen_testgenframe_crcgen_full_130,
      I3 => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(11),
      O => BU2_U0_G_TX_txgen_testgenframe_crcgen_mux0127(11)
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_mux0127_13_1 : LUT4
    generic map(
      INIT => X"DC8C"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_data_avail_pipe_0_7_148,
      I1 => BU2_U0_G_TX_txgen_testgenframe_crcgen_last_data(21),
      I2 => BU2_U0_G_TX_txgen_testgenframe_crcgen_full_130,
      I3 => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(13),
      O => BU2_U0_G_TX_txgen_testgenframe_crcgen_mux0127(13)
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_mux0127_14_1 : LUT4
    generic map(
      INIT => X"DC8C"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_data_avail_pipe_0_7_148,
      I1 => BU2_U0_G_TX_txgen_testgenframe_crcgen_last_data(22),
      I2 => BU2_U0_G_TX_txgen_testgenframe_crcgen_full_130,
      I3 => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(14),
      O => BU2_U0_G_TX_txgen_testgenframe_crcgen_mux0127(14)
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_mux0127_15_1 : LUT4
    generic map(
      INIT => X"DC8C"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_data_avail_pipe_0_7_148,
      I1 => BU2_U0_G_TX_txgen_testgenframe_crcgen_last_data(23),
      I2 => BU2_U0_G_TX_txgen_testgenframe_crcgen_full_130,
      I3 => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(15),
      O => BU2_U0_G_TX_txgen_testgenframe_crcgen_mux0127(15)
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_mux0127_17_1 : LUT4
    generic map(
      INIT => X"DC8C"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_data_avail_pipe_0_7_148,
      I1 => BU2_U0_G_TX_txgen_testgenframe_crcgen_last_data(25),
      I2 => BU2_U0_G_TX_txgen_testgenframe_crcgen_full_130,
      I3 => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(17),
      O => BU2_U0_G_TX_txgen_testgenframe_crcgen_mux0127(17)
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_mux0127_16_1 : LUT4
    generic map(
      INIT => X"DC8C"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_data_avail_pipe_0_7_148,
      I1 => BU2_U0_G_TX_txgen_testgenframe_crcgen_last_data(24),
      I2 => BU2_U0_G_TX_txgen_testgenframe_crcgen_full_130,
      I3 => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(16),
      O => BU2_U0_G_TX_txgen_testgenframe_crcgen_mux0127(16)
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_mux0127_18_1 : LUT4
    generic map(
      INIT => X"DC8C"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_data_avail_pipe_0_7_148,
      I1 => BU2_U0_G_TX_txgen_testgenframe_crcgen_last_data(26),
      I2 => BU2_U0_G_TX_txgen_testgenframe_crcgen_full_130,
      I3 => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(18),
      O => BU2_U0_G_TX_txgen_testgenframe_crcgen_mux0127(18)
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_mux0127_19_1 : LUT4
    generic map(
      INIT => X"DC8C"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_data_avail_pipe_0_7_148,
      I1 => BU2_U0_G_TX_txgen_testgenframe_crcgen_last_data(27),
      I2 => BU2_U0_G_TX_txgen_testgenframe_crcgen_full_130,
      I3 => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(19),
      O => BU2_U0_G_TX_txgen_testgenframe_crcgen_mux0127(19)
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_mux0127_21_1 : LUT4
    generic map(
      INIT => X"DC8C"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_data_avail_pipe_0_7_148,
      I1 => BU2_U0_G_TX_txgen_testgenframe_crcgen_last_data(29),
      I2 => BU2_U0_G_TX_txgen_testgenframe_crcgen_full_130,
      I3 => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(21),
      O => BU2_U0_G_TX_txgen_testgenframe_crcgen_mux0127(21)
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_mux0127_20_1 : LUT4
    generic map(
      INIT => X"DC8C"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_data_avail_pipe_0_7_148,
      I1 => BU2_U0_G_TX_txgen_testgenframe_crcgen_last_data(28),
      I2 => BU2_U0_G_TX_txgen_testgenframe_crcgen_full_130,
      I3 => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(20),
      O => BU2_U0_G_TX_txgen_testgenframe_crcgen_mux0127(20)
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_mux0127_22_1 : LUT4
    generic map(
      INIT => X"DC8C"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_data_avail_pipe_0_7_148,
      I1 => BU2_U0_G_TX_txgen_testgenframe_crcgen_last_data(30),
      I2 => BU2_U0_G_TX_txgen_testgenframe_crcgen_full_130,
      I3 => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(22),
      O => BU2_U0_G_TX_txgen_testgenframe_crcgen_mux0127(22)
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_mux0127_23_1 : LUT4
    generic map(
      INIT => X"DC8C"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_data_avail_pipe_0_7_148,
      I1 => BU2_U0_G_TX_txgen_testgenframe_crcgen_last_data(31),
      I2 => BU2_U0_G_TX_txgen_testgenframe_crcgen_full_130,
      I3 => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(23),
      O => BU2_U0_G_TX_txgen_testgenframe_crcgen_mux0127(23)
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_mux0127_24_1 : LUT4
    generic map(
      INIT => X"DC8C"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_data_avail_pipe_0_7_148,
      I1 => BU2_U0_G_TX_txgen_testgenframe_crcgen_last_data(32),
      I2 => BU2_U0_G_TX_txgen_testgenframe_crcgen_full_130,
      I3 => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(24),
      O => BU2_U0_G_TX_txgen_testgenframe_crcgen_mux0127(24)
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_mux0127_25_1 : LUT4
    generic map(
      INIT => X"DC8C"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_data_avail_pipe_0_7_148,
      I1 => BU2_U0_G_TX_txgen_testgenframe_crcgen_last_data(33),
      I2 => BU2_U0_G_TX_txgen_testgenframe_crcgen_full_130,
      I3 => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(25),
      O => BU2_U0_G_TX_txgen_testgenframe_crcgen_mux0127(25)
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_mux0127_26_1 : LUT4
    generic map(
      INIT => X"DC8C"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_data_avail_pipe_0_7_148,
      I1 => BU2_U0_G_TX_txgen_testgenframe_crcgen_last_data(34),
      I2 => BU2_U0_G_TX_txgen_testgenframe_crcgen_full_130,
      I3 => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(26),
      O => BU2_U0_G_TX_txgen_testgenframe_crcgen_mux0127(26)
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_mux0127_27_1 : LUT4
    generic map(
      INIT => X"DC8C"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_data_avail_pipe_0_7_148,
      I1 => BU2_U0_G_TX_txgen_testgenframe_crcgen_last_data(35),
      I2 => BU2_U0_G_TX_txgen_testgenframe_crcgen_full_130,
      I3 => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(27),
      O => BU2_U0_G_TX_txgen_testgenframe_crcgen_mux0127(27)
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_mux0127_28_1 : LUT4
    generic map(
      INIT => X"DC8C"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_data_avail_pipe_0_7_148,
      I1 => BU2_U0_G_TX_txgen_testgenframe_crcgen_last_data(36),
      I2 => BU2_U0_G_TX_txgen_testgenframe_crcgen_full_130,
      I3 => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(28),
      O => BU2_U0_G_TX_txgen_testgenframe_crcgen_mux0127(28)
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_mux0127_30_1 : LUT4
    generic map(
      INIT => X"DC8C"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_data_avail_pipe_0_7_148,
      I1 => BU2_U0_G_TX_txgen_testgenframe_crcgen_last_data(38),
      I2 => BU2_U0_G_TX_txgen_testgenframe_crcgen_full_130,
      I3 => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(30),
      O => BU2_U0_G_TX_txgen_testgenframe_crcgen_mux0127(30)
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_mux0127_29_1 : LUT4
    generic map(
      INIT => X"DC8C"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_data_avail_pipe_0_7_148,
      I1 => BU2_U0_G_TX_txgen_testgenframe_crcgen_last_data(37),
      I2 => BU2_U0_G_TX_txgen_testgenframe_crcgen_full_130,
      I3 => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(29),
      O => BU2_U0_G_TX_txgen_testgenframe_crcgen_mux0127(29)
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_mux0127_31_1 : LUT4
    generic map(
      INIT => X"DC8C"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_data_avail_pipe_0_7_148,
      I1 => BU2_U0_G_TX_txgen_testgenframe_crcgen_last_data(39),
      I2 => BU2_U0_G_TX_txgen_testgenframe_crcgen_full_130,
      I3 => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(31),
      O => BU2_U0_G_TX_txgen_testgenframe_crcgen_mux0127(31)
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_mux0127_32_1 : LUT4
    generic map(
      INIT => X"DC8C"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_data_avail_pipe_0_7_148,
      I1 => BU2_U0_G_TX_txgen_testgenframe_crcgen_last_data(40),
      I2 => BU2_U0_G_TX_txgen_testgenframe_crcgen_full_130,
      I3 => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(32),
      O => BU2_U0_G_TX_txgen_testgenframe_crcgen_mux0127(32)
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_mux0127_34_1 : LUT4
    generic map(
      INIT => X"DC8C"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_data_avail_pipe_0_7_148,
      I1 => BU2_U0_G_TX_txgen_testgenframe_crcgen_last_data(42),
      I2 => BU2_U0_G_TX_txgen_testgenframe_crcgen_full_130,
      I3 => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(34),
      O => BU2_U0_G_TX_txgen_testgenframe_crcgen_mux0127(34)
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_mux0127_33_1 : LUT4
    generic map(
      INIT => X"DC8C"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_data_avail_pipe_0_7_148,
      I1 => BU2_U0_G_TX_txgen_testgenframe_crcgen_last_data(41),
      I2 => BU2_U0_G_TX_txgen_testgenframe_crcgen_full_130,
      I3 => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(33),
      O => BU2_U0_G_TX_txgen_testgenframe_crcgen_mux0127(33)
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_mux0127_35_1 : LUT4
    generic map(
      INIT => X"DC8C"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_data_avail_pipe_0_7_148,
      I1 => BU2_U0_G_TX_txgen_testgenframe_crcgen_last_data(43),
      I2 => BU2_U0_G_TX_txgen_testgenframe_crcgen_full_130,
      I3 => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(35),
      O => BU2_U0_G_TX_txgen_testgenframe_crcgen_mux0127(35)
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_mux0127_36_1 : LUT4
    generic map(
      INIT => X"DC8C"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_data_avail_pipe_0_7_148,
      I1 => BU2_U0_G_TX_txgen_testgenframe_crcgen_last_data(44),
      I2 => BU2_U0_G_TX_txgen_testgenframe_crcgen_full_130,
      I3 => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(36),
      O => BU2_U0_G_TX_txgen_testgenframe_crcgen_mux0127(36)
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_mux0127_37_1 : LUT4
    generic map(
      INIT => X"DC8C"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_data_avail_pipe_0_7_148,
      I1 => BU2_U0_G_TX_txgen_testgenframe_crcgen_last_data(45),
      I2 => BU2_U0_G_TX_txgen_testgenframe_crcgen_full_130,
      I3 => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(37),
      O => BU2_U0_G_TX_txgen_testgenframe_crcgen_mux0127(37)
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_mux0127_38_1 : LUT4
    generic map(
      INIT => X"DC8C"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_data_avail_pipe_0_7_148,
      I1 => BU2_U0_G_TX_txgen_testgenframe_crcgen_last_data(46),
      I2 => BU2_U0_G_TX_txgen_testgenframe_crcgen_full_130,
      I3 => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(38),
      O => BU2_U0_G_TX_txgen_testgenframe_crcgen_mux0127(38)
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_mux0127_39_1 : LUT4
    generic map(
      INIT => X"DC8C"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_data_avail_pipe_0_7_148,
      I1 => BU2_U0_G_TX_txgen_testgenframe_crcgen_last_data(47),
      I2 => BU2_U0_G_TX_txgen_testgenframe_crcgen_full_130,
      I3 => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(39),
      O => BU2_U0_G_TX_txgen_testgenframe_crcgen_mux0127(39)
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_mux0127_40_1 : LUT4
    generic map(
      INIT => X"DC8C"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_data_avail_pipe_0_7_148,
      I1 => BU2_U0_G_TX_txgen_testgenframe_crcgen_last_data(48),
      I2 => BU2_U0_G_TX_txgen_testgenframe_crcgen_full_130,
      I3 => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(40),
      O => BU2_U0_G_TX_txgen_testgenframe_crcgen_mux0127(40)
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_mux0127_41_1 : LUT4
    generic map(
      INIT => X"DC8C"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_data_avail_pipe_0_7_148,
      I1 => BU2_U0_G_TX_txgen_testgenframe_crcgen_last_data(49),
      I2 => BU2_U0_G_TX_txgen_testgenframe_crcgen_full_130,
      I3 => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(41),
      O => BU2_U0_G_TX_txgen_testgenframe_crcgen_mux0127(41)
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_mux0127_42_1 : LUT4
    generic map(
      INIT => X"DC8C"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_data_avail_pipe_0_7_148,
      I1 => BU2_U0_G_TX_txgen_testgenframe_crcgen_last_data(50),
      I2 => BU2_U0_G_TX_txgen_testgenframe_crcgen_full_130,
      I3 => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(42),
      O => BU2_U0_G_TX_txgen_testgenframe_crcgen_mux0127(42)
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_mux0127_43_1 : LUT4
    generic map(
      INIT => X"DC8C"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_data_avail_pipe_0_7_148,
      I1 => BU2_U0_G_TX_txgen_testgenframe_crcgen_last_data(51),
      I2 => BU2_U0_G_TX_txgen_testgenframe_crcgen_full_130,
      I3 => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(43),
      O => BU2_U0_G_TX_txgen_testgenframe_crcgen_mux0127(43)
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_mux0127_44_1 : LUT4
    generic map(
      INIT => X"DC8C"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_data_avail_pipe_0_7_148,
      I1 => BU2_U0_G_TX_txgen_testgenframe_crcgen_last_data(52),
      I2 => BU2_U0_G_TX_txgen_testgenframe_crcgen_full_130,
      I3 => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(44),
      O => BU2_U0_G_TX_txgen_testgenframe_crcgen_mux0127(44)
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_mux0127_45_1 : LUT4
    generic map(
      INIT => X"DC8C"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_data_avail_pipe_0_7_148,
      I1 => BU2_U0_G_TX_txgen_testgenframe_crcgen_last_data(53),
      I2 => BU2_U0_G_TX_txgen_testgenframe_crcgen_full_130,
      I3 => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(45),
      O => BU2_U0_G_TX_txgen_testgenframe_crcgen_mux0127(45)
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_mux0127_47_1 : LUT4
    generic map(
      INIT => X"DC8C"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_data_avail_pipe_0_7_148,
      I1 => BU2_U0_G_TX_txgen_testgenframe_crcgen_last_data(55),
      I2 => BU2_U0_G_TX_txgen_testgenframe_crcgen_full_130,
      I3 => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(47),
      O => BU2_U0_G_TX_txgen_testgenframe_crcgen_mux0127(47)
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_mux0127_46_1 : LUT4
    generic map(
      INIT => X"DC8C"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_data_avail_pipe_0_7_148,
      I1 => BU2_U0_G_TX_txgen_testgenframe_crcgen_last_data(54),
      I2 => BU2_U0_G_TX_txgen_testgenframe_crcgen_full_130,
      I3 => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(46),
      O => BU2_U0_G_TX_txgen_testgenframe_crcgen_mux0127(46)
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_mux0104_0_1 : LUT4
    generic map(
      INIT => X"DC8C"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_data_avail_pipe_0_7_148,
      I1 => BU2_U0_G_TX_txgen_testgenframe_crcgen_byte_en_reg(1),
      I2 => BU2_U0_G_TX_txgen_testgenframe_crcgen_full_130,
      I3 => BU2_U0_G_TX_txgen_testgenframe_data_avail_pipe_0_0_155,
      O => BU2_U0_G_TX_txgen_testgenframe_crcgen_mux0104(0)
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_mux0104_2_1 : LUT4
    generic map(
      INIT => X"DC8C"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_data_avail_pipe_0_7_148,
      I1 => BU2_U0_G_TX_txgen_testgenframe_crcgen_byte_en_reg(3),
      I2 => BU2_U0_G_TX_txgen_testgenframe_crcgen_full_130,
      I3 => BU2_U0_G_TX_txgen_testgenframe_data_avail_pipe_0_2_153,
      O => BU2_U0_G_TX_txgen_testgenframe_crcgen_mux0104(2)
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_mux0104_1_1 : LUT4
    generic map(
      INIT => X"DC8C"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_data_avail_pipe_0_7_148,
      I1 => BU2_U0_G_TX_txgen_testgenframe_crcgen_byte_en_reg(2),
      I2 => BU2_U0_G_TX_txgen_testgenframe_crcgen_full_130,
      I3 => BU2_U0_G_TX_txgen_testgenframe_data_avail_pipe_0_1_154,
      O => BU2_U0_G_TX_txgen_testgenframe_crcgen_mux0104(1)
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_mux0104_3_1 : LUT4
    generic map(
      INIT => X"DC8C"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_data_avail_pipe_0_7_148,
      I1 => BU2_U0_G_TX_txgen_testgenframe_crcgen_byte_en_reg(4),
      I2 => BU2_U0_G_TX_txgen_testgenframe_crcgen_full_130,
      I3 => BU2_U0_G_TX_txgen_testgenframe_data_avail_pipe_0_3_152,
      O => BU2_U0_G_TX_txgen_testgenframe_crcgen_mux0104(3)
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_mux0104_4_1 : LUT4
    generic map(
      INIT => X"DC8C"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_data_avail_pipe_0_7_148,
      I1 => BU2_U0_G_TX_txgen_testgenframe_crcgen_byte_en_reg(5),
      I2 => BU2_U0_G_TX_txgen_testgenframe_crcgen_full_130,
      I3 => BU2_U0_G_TX_txgen_testgenframe_data_avail_pipe_0_4_151,
      O => BU2_U0_G_TX_txgen_testgenframe_crcgen_mux0104(4)
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_mux0104_5_1 : LUT4
    generic map(
      INIT => X"DC8C"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_data_avail_pipe_0_7_148,
      I1 => BU2_U0_G_TX_txgen_testgenframe_crcgen_byte_en_reg(6),
      I2 => BU2_U0_G_TX_txgen_testgenframe_crcgen_full_130,
      I3 => BU2_U0_G_TX_txgen_testgenframe_data_avail_pipe_0_5_150,
      O => BU2_U0_G_TX_txgen_testgenframe_crcgen_mux0104(5)
    );
  BU2_U0_rsgen_G_RX_detect_link_fail_mux0031_25_1 : LUT3
    generic map(
      INIT => X"80"
    )
    port map (
      I0 => BU2_U0_rsgen_G_RX_detect_link_fail_stage10_102,
      I1 => BU2_U0_rsgen_G_RX_detect_link_fail_stage20_101,
      I2 => BU2_U0_G_RX_rxgen_synchronise_rxd_reg1(25),
      O => BU2_U0_rsgen_G_RX_detect_link_fail_mux0031(25)
    );
  BU2_U0_rsgen_G_RX_detect_link_fail_mux0031_24_1 : LUT3
    generic map(
      INIT => X"80"
    )
    port map (
      I0 => BU2_U0_rsgen_G_RX_detect_link_fail_stage10_102,
      I1 => BU2_U0_rsgen_G_RX_detect_link_fail_stage20_101,
      I2 => BU2_U0_G_RX_rxgen_synchronise_rxd_reg1(24),
      O => BU2_U0_rsgen_G_RX_detect_link_fail_mux0031(24)
    );
  BU2_U0_rsgen_G_RX_detect_link_fail_mux0023_56_1 : LUT3
    generic map(
      INIT => X"80"
    )
    port map (
      I0 => BU2_U0_rsgen_G_RX_detect_link_fail_stage1_104,
      I1 => BU2_U0_rsgen_G_RX_detect_link_fail_stage2_106,
      I2 => BU2_U0_G_RX_rxgen_synchronise_rxd_reg1(56),
      O => BU2_U0_rsgen_G_RX_detect_link_fail_mux0023(56)
    );
  BU2_U0_rsgen_G_RX_detect_link_fail_mux0023_57_1 : LUT3
    generic map(
      INIT => X"80"
    )
    port map (
      I0 => BU2_U0_rsgen_G_RX_detect_link_fail_stage1_104,
      I1 => BU2_U0_rsgen_G_RX_detect_link_fail_stage2_106,
      I2 => BU2_U0_G_RX_rxgen_synchronise_rxd_reg1(57),
      O => BU2_U0_rsgen_G_RX_detect_link_fail_mux0023(57)
    );
  BU2_U0_rsgen_G_RX_detect_link_fail_mux00211 : LUT3
    generic map(
      INIT => X"01"
    )
    port map (
      I0 => BU2_U0_rsgen_G_RX_detect_link_fail_seq_lower_105,
      I1 => BU2_U0_rsgen_G_RX_detect_link_fail_seq_upper_109,
      I2 => BU2_U0_rsgen_G_RX_detect_link_fail_col_cnt(1),
      O => BU2_U0_rsgen_G_RX_detect_link_fail_mux0021
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_mux0127_48_1 : LUT3
    generic map(
      INIT => X"20"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crcgen_full_130,
      I1 => BU2_U0_G_TX_txgen_testgenframe_data_avail_pipe_0_7_148,
      I2 => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(48),
      O => BU2_U0_G_TX_txgen_testgenframe_crcgen_mux0127(48)
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_mux0127_49_1 : LUT3
    generic map(
      INIT => X"20"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crcgen_full_130,
      I1 => BU2_U0_G_TX_txgen_testgenframe_data_avail_pipe_0_7_148,
      I2 => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(49),
      O => BU2_U0_G_TX_txgen_testgenframe_crcgen_mux0127(49)
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_mux0127_51_1 : LUT3
    generic map(
      INIT => X"20"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crcgen_full_130,
      I1 => BU2_U0_G_TX_txgen_testgenframe_data_avail_pipe_0_7_148,
      I2 => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(51),
      O => BU2_U0_G_TX_txgen_testgenframe_crcgen_mux0127(51)
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_mux0127_50_1 : LUT3
    generic map(
      INIT => X"20"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crcgen_full_130,
      I1 => BU2_U0_G_TX_txgen_testgenframe_data_avail_pipe_0_7_148,
      I2 => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(50),
      O => BU2_U0_G_TX_txgen_testgenframe_crcgen_mux0127(50)
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_mux0127_52_1 : LUT3
    generic map(
      INIT => X"20"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crcgen_full_130,
      I1 => BU2_U0_G_TX_txgen_testgenframe_data_avail_pipe_0_7_148,
      I2 => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(52),
      O => BU2_U0_G_TX_txgen_testgenframe_crcgen_mux0127(52)
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_mux0127_54_1 : LUT3
    generic map(
      INIT => X"20"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crcgen_full_130,
      I1 => BU2_U0_G_TX_txgen_testgenframe_data_avail_pipe_0_7_148,
      I2 => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(54),
      O => BU2_U0_G_TX_txgen_testgenframe_crcgen_mux0127(54)
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_mux0127_53_1 : LUT3
    generic map(
      INIT => X"20"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crcgen_full_130,
      I1 => BU2_U0_G_TX_txgen_testgenframe_data_avail_pipe_0_7_148,
      I2 => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(53),
      O => BU2_U0_G_TX_txgen_testgenframe_crcgen_mux0127(53)
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_mux0127_55_1 : LUT3
    generic map(
      INIT => X"20"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crcgen_full_130,
      I1 => BU2_U0_G_TX_txgen_testgenframe_data_avail_pipe_0_7_148,
      I2 => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(55),
      O => BU2_U0_G_TX_txgen_testgenframe_crcgen_mux0127(55)
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_mux0104_6_1 : LUT3
    generic map(
      INIT => X"20"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crcgen_full_130,
      I1 => BU2_U0_G_TX_txgen_testgenframe_data_avail_pipe_0_7_148,
      I2 => BU2_U0_G_TX_txgen_testgenframe_data_avail_pipe_0_6_149,
      O => BU2_U0_G_TX_txgen_testgenframe_crcgen_mux0104(6)
    );
  BU2_U0_G_RX_rxgen_decode_and00492 : LUT4
    generic map(
      INIT => X"0004"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_decode_terminate_flags(0),
      I1 => BU2_U0_G_RX_rxgen_decode_rx_errors_stage1(2),
      I2 => BU2_U0_G_RX_rxgen_decode_terminate_flag_212,
      I3 => BU2_U0_G_RX_rxgen_decode_terminate_flags(1),
      O => BU2_U0_G_RX_rxgen_decode_and0049
    );
  BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_rx_data_count_mux0000_0_1 : LUT3
    generic map(
      INIT => X"01"
    )
    port map (
      I0 => NlwRenamedSig_OI_rx_statistics_vector_0_Q,
      I1 => NlwRenamedSig_OI_rx_statistics_vector_1_Q,
      I2 => BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_rx_data_count(0),
      O => BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_rx_data_count_mux0000(0)
    );
  BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_rx_mux00161 : LUT3
    generic map(
      INIT => X"02"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_data(8),
      I1 => NlwRenamedSig_OI_rx_statistics_vector_0_Q,
      I2 => NlwRenamedSig_OI_rx_statistics_vector_1_Q,
      O => BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_rx_mux0016
    );
  BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_rx_mux00151 : LUT3
    generic map(
      INIT => X"02"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_data(7),
      I1 => NlwRenamedSig_OI_rx_statistics_vector_0_Q,
      I2 => NlwRenamedSig_OI_rx_statistics_vector_1_Q,
      O => BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_rx_mux0015
    );
  BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_rx_mux00141 : LUT3
    generic map(
      INIT => X"02"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_data(6),
      I1 => NlwRenamedSig_OI_rx_statistics_vector_0_Q,
      I2 => NlwRenamedSig_OI_rx_statistics_vector_1_Q,
      O => BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_rx_mux0014
    );
  BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_rx_mux00131 : LUT3
    generic map(
      INIT => X"02"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_data(5),
      I1 => NlwRenamedSig_OI_rx_statistics_vector_0_Q,
      I2 => NlwRenamedSig_OI_rx_statistics_vector_1_Q,
      O => BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_rx_mux0013
    );
  BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_rx_mux00121 : LUT3
    generic map(
      INIT => X"02"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_data(4),
      I1 => NlwRenamedSig_OI_rx_statistics_vector_0_Q,
      I2 => NlwRenamedSig_OI_rx_statistics_vector_1_Q,
      O => BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_rx_mux0012
    );
  BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_rx_mux00111 : LUT3
    generic map(
      INIT => X"02"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_data(3),
      I1 => NlwRenamedSig_OI_rx_statistics_vector_0_Q,
      I2 => NlwRenamedSig_OI_rx_statistics_vector_1_Q,
      O => BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_rx_mux0011
    );
  BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_rx_mux00101 : LUT3
    generic map(
      INIT => X"02"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_data(2),
      I1 => NlwRenamedSig_OI_rx_statistics_vector_0_Q,
      I2 => NlwRenamedSig_OI_rx_statistics_vector_1_Q,
      O => BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_rx_mux0010
    );
  BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_rx_mux00081 : LUT3
    generic map(
      INIT => X"02"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_data(1),
      I1 => NlwRenamedSig_OI_rx_statistics_vector_0_Q,
      I2 => NlwRenamedSig_OI_rx_statistics_vector_1_Q,
      O => BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_rx_mux0008
    );
  BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_rx_mux00071 : LUT3
    generic map(
      INIT => X"02"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_data(0),
      I1 => NlwRenamedSig_OI_rx_statistics_vector_0_Q,
      I2 => NlwRenamedSig_OI_rx_statistics_vector_1_Q,
      O => BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_rx_mux0007
    );
  BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_rx_mux00061 : LUT3
    generic map(
      INIT => X"02"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_data(15),
      I1 => NlwRenamedSig_OI_rx_statistics_vector_0_Q,
      I2 => NlwRenamedSig_OI_rx_statistics_vector_1_Q,
      O => BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_rx_mux0006
    );
  BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_rx_mux00041 : LUT3
    generic map(
      INIT => X"02"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_data(13),
      I1 => NlwRenamedSig_OI_rx_statistics_vector_0_Q,
      I2 => NlwRenamedSig_OI_rx_statistics_vector_1_Q,
      O => BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_rx_mux0004
    );
  BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_rx_mux00051 : LUT3
    generic map(
      INIT => X"02"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_data(14),
      I1 => NlwRenamedSig_OI_rx_statistics_vector_0_Q,
      I2 => NlwRenamedSig_OI_rx_statistics_vector_1_Q,
      O => BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_rx_mux0005
    );
  BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_rx_mux00031 : LUT3
    generic map(
      INIT => X"02"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_data(12),
      I1 => NlwRenamedSig_OI_rx_statistics_vector_0_Q,
      I2 => NlwRenamedSig_OI_rx_statistics_vector_1_Q,
      O => BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_rx_mux0003
    );
  BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_rx_mux00011 : LUT3
    generic map(
      INIT => X"02"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_data(10),
      I1 => NlwRenamedSig_OI_rx_statistics_vector_0_Q,
      I2 => NlwRenamedSig_OI_rx_statistics_vector_1_Q,
      O => BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_rx_mux0001
    );
  BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_rx_mux00021 : LUT3
    generic map(
      INIT => X"02"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_data(11),
      I1 => NlwRenamedSig_OI_rx_statistics_vector_0_Q,
      I2 => NlwRenamedSig_OI_rx_statistics_vector_1_Q,
      O => BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_rx_mux0002
    );
  BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_rx_mux00001 : LUT3
    generic map(
      INIT => X"02"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_data(9),
      I1 => NlwRenamedSig_OI_rx_statistics_vector_0_Q,
      I2 => NlwRenamedSig_OI_rx_statistics_vector_1_Q,
      O => BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_rx_mux0000
    );
  BU2_U0_G_TX_txgen_testgenio_mux01871 : LUT3
    generic map(
      INIT => X"02"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenio_count(3),
      I1 => BU2_U0_G_TX_txgen_testgenio_start_ifg_332,
      I2 => BU2_U0_G_TX_txgen_testgenio_first_tx_cycle_325,
      O => BU2_U0_G_TX_txgen_testgenio_mux0187
    );
  BU2_U0_rsgen_G_TX_transmit_link_fail_mux0005_9_1 : LUT4
    generic map(
      INIT => X"888A"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgentx_tx_op(54),
      I1 => BU2_U0_rsgen_G_TX_transmit_link_fail_rs_disable_reg_364,
      I2 => BU2_U0_rsgen_local_fail_reg_365,
      I3 => BU2_U0_rsgen_remote_fail_reg_367,
      O => BU2_U0_rsgen_G_TX_transmit_link_fail_mux0005(9)
    );
  BU2_U0_rsgen_G_TX_transmit_link_fail_mux0005_8_1 : LUT4
    generic map(
      INIT => X"888A"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgentx_tx_op(55),
      I1 => BU2_U0_rsgen_G_TX_transmit_link_fail_rs_disable_reg_364,
      I2 => BU2_U0_rsgen_local_fail_reg_365,
      I3 => BU2_U0_rsgen_remote_fail_reg_367,
      O => BU2_U0_rsgen_G_TX_transmit_link_fail_mux0005(8)
    );
  BU2_U0_rsgen_G_TX_transmit_link_fail_mux0005_57_1 : LUT4
    generic map(
      INIT => X"888A"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgentx_tx_op(6),
      I1 => BU2_U0_rsgen_G_TX_transmit_link_fail_rs_disable_reg_364,
      I2 => BU2_U0_rsgen_local_fail_reg_365,
      I3 => BU2_U0_rsgen_remote_fail_reg_367,
      O => BU2_U0_rsgen_G_TX_transmit_link_fail_mux0005(57)
    );
  BU2_U0_rsgen_G_TX_transmit_link_fail_mux0005_58_1 : LUT4
    generic map(
      INIT => X"888A"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgentx_tx_op(5),
      I1 => BU2_U0_rsgen_G_TX_transmit_link_fail_rs_disable_reg_364,
      I2 => BU2_U0_rsgen_local_fail_reg_365,
      I3 => BU2_U0_rsgen_remote_fail_reg_367,
      O => BU2_U0_rsgen_G_TX_transmit_link_fail_mux0005(58)
    );
  BU2_U0_rsgen_G_TX_transmit_link_fail_mux0005_52_1 : LUT4
    generic map(
      INIT => X"888A"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgentx_tx_op(11),
      I1 => BU2_U0_rsgen_G_TX_transmit_link_fail_rs_disable_reg_364,
      I2 => BU2_U0_rsgen_local_fail_reg_365,
      I3 => BU2_U0_rsgen_remote_fail_reg_367,
      O => BU2_U0_rsgen_G_TX_transmit_link_fail_mux0005(52)
    );
  BU2_U0_rsgen_G_TX_transmit_link_fail_mux0005_4_1 : LUT4
    generic map(
      INIT => X"888A"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgentx_tx_op(59),
      I1 => BU2_U0_rsgen_G_TX_transmit_link_fail_rs_disable_reg_364,
      I2 => BU2_U0_rsgen_local_fail_reg_365,
      I3 => BU2_U0_rsgen_remote_fail_reg_367,
      O => BU2_U0_rsgen_G_TX_transmit_link_fail_mux0005(4)
    );
  BU2_U0_rsgen_G_TX_transmit_link_fail_mux0005_51_1 : LUT4
    generic map(
      INIT => X"888A"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgentx_tx_op(12),
      I1 => BU2_U0_rsgen_G_TX_transmit_link_fail_rs_disable_reg_364,
      I2 => BU2_U0_rsgen_local_fail_reg_365,
      I3 => BU2_U0_rsgen_remote_fail_reg_367,
      O => BU2_U0_rsgen_G_TX_transmit_link_fail_mux0005(51)
    );
  BU2_U0_rsgen_G_TX_transmit_link_fail_mux0005_49_1 : LUT4
    generic map(
      INIT => X"888A"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgentx_tx_op(14),
      I1 => BU2_U0_rsgen_G_TX_transmit_link_fail_rs_disable_reg_364,
      I2 => BU2_U0_rsgen_local_fail_reg_365,
      I3 => BU2_U0_rsgen_remote_fail_reg_367,
      O => BU2_U0_rsgen_G_TX_transmit_link_fail_mux0005(49)
    );
  BU2_U0_rsgen_G_TX_transmit_link_fail_mux0005_50_1 : LUT4
    generic map(
      INIT => X"888A"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgentx_tx_op(13),
      I1 => BU2_U0_rsgen_G_TX_transmit_link_fail_rs_disable_reg_364,
      I2 => BU2_U0_rsgen_local_fail_reg_365,
      I3 => BU2_U0_rsgen_remote_fail_reg_367,
      O => BU2_U0_rsgen_G_TX_transmit_link_fail_mux0005(50)
    );
  BU2_U0_rsgen_G_TX_transmit_link_fail_mux0005_48_1 : LUT4
    generic map(
      INIT => X"888A"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgentx_tx_op(15),
      I1 => BU2_U0_rsgen_G_TX_transmit_link_fail_rs_disable_reg_364,
      I2 => BU2_U0_rsgen_local_fail_reg_365,
      I3 => BU2_U0_rsgen_remote_fail_reg_367,
      O => BU2_U0_rsgen_G_TX_transmit_link_fail_mux0005(48)
    );
  BU2_U0_rsgen_G_TX_transmit_link_fail_mux0005_44_1 : LUT4
    generic map(
      INIT => X"888A"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgentx_tx_op(19),
      I1 => BU2_U0_rsgen_G_TX_transmit_link_fail_rs_disable_reg_364,
      I2 => BU2_U0_rsgen_local_fail_reg_365,
      I3 => BU2_U0_rsgen_remote_fail_reg_367,
      O => BU2_U0_rsgen_G_TX_transmit_link_fail_mux0005(44)
    );
  BU2_U0_rsgen_G_TX_transmit_link_fail_mux0005_43_1 : LUT4
    generic map(
      INIT => X"888A"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgentx_tx_op(20),
      I1 => BU2_U0_rsgen_G_TX_transmit_link_fail_rs_disable_reg_364,
      I2 => BU2_U0_rsgen_local_fail_reg_365,
      I3 => BU2_U0_rsgen_remote_fail_reg_367,
      O => BU2_U0_rsgen_G_TX_transmit_link_fail_mux0005(43)
    );
  BU2_U0_rsgen_G_TX_transmit_link_fail_mux0005_42_1 : LUT4
    generic map(
      INIT => X"888A"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgentx_tx_op(21),
      I1 => BU2_U0_rsgen_G_TX_transmit_link_fail_rs_disable_reg_364,
      I2 => BU2_U0_rsgen_local_fail_reg_365,
      I3 => BU2_U0_rsgen_remote_fail_reg_367,
      O => BU2_U0_rsgen_G_TX_transmit_link_fail_mux0005(42)
    );
  BU2_U0_rsgen_G_TX_transmit_link_fail_mux0005_40_1 : LUT4
    generic map(
      INIT => X"888A"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgentx_tx_op(23),
      I1 => BU2_U0_rsgen_G_TX_transmit_link_fail_rs_disable_reg_364,
      I2 => BU2_U0_rsgen_local_fail_reg_365,
      I3 => BU2_U0_rsgen_remote_fail_reg_367,
      O => BU2_U0_rsgen_G_TX_transmit_link_fail_mux0005(40)
    );
  BU2_U0_rsgen_G_TX_transmit_link_fail_mux0005_41_1 : LUT4
    generic map(
      INIT => X"888A"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgentx_tx_op(22),
      I1 => BU2_U0_rsgen_G_TX_transmit_link_fail_rs_disable_reg_364,
      I2 => BU2_U0_rsgen_local_fail_reg_365,
      I3 => BU2_U0_rsgen_remote_fail_reg_367,
      O => BU2_U0_rsgen_G_TX_transmit_link_fail_mux0005(41)
    );
  BU2_U0_rsgen_G_TX_transmit_link_fail_mux0005_3_1 : LUT4
    generic map(
      INIT => X"888A"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgentx_tx_op(60),
      I1 => BU2_U0_rsgen_G_TX_transmit_link_fail_rs_disable_reg_364,
      I2 => BU2_U0_rsgen_local_fail_reg_365,
      I3 => BU2_U0_rsgen_remote_fail_reg_367,
      O => BU2_U0_rsgen_G_TX_transmit_link_fail_mux0005(3)
    );
  BU2_U0_rsgen_G_TX_transmit_link_fail_mux0005_36_1 : LUT4
    generic map(
      INIT => X"888A"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgentx_tx_op(27),
      I1 => BU2_U0_rsgen_G_TX_transmit_link_fail_rs_disable_reg_364,
      I2 => BU2_U0_rsgen_local_fail_reg_365,
      I3 => BU2_U0_rsgen_remote_fail_reg_367,
      O => BU2_U0_rsgen_G_TX_transmit_link_fail_mux0005(36)
    );
  BU2_U0_rsgen_G_TX_transmit_link_fail_mux0005_35_1 : LUT4
    generic map(
      INIT => X"888A"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgentx_tx_op(28),
      I1 => BU2_U0_rsgen_G_TX_transmit_link_fail_rs_disable_reg_364,
      I2 => BU2_U0_rsgen_local_fail_reg_365,
      I3 => BU2_U0_rsgen_remote_fail_reg_367,
      O => BU2_U0_rsgen_G_TX_transmit_link_fail_mux0005(35)
    );
  BU2_U0_rsgen_G_TX_transmit_link_fail_mux0005_34_1 : LUT4
    generic map(
      INIT => X"888A"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgentx_tx_op(29),
      I1 => BU2_U0_rsgen_G_TX_transmit_link_fail_rs_disable_reg_364,
      I2 => BU2_U0_rsgen_local_fail_reg_365,
      I3 => BU2_U0_rsgen_remote_fail_reg_367,
      O => BU2_U0_rsgen_G_TX_transmit_link_fail_mux0005(34)
    );
  BU2_U0_rsgen_G_TX_transmit_link_fail_mux0005_33_1 : LUT4
    generic map(
      INIT => X"888A"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgentx_tx_op(30),
      I1 => BU2_U0_rsgen_G_TX_transmit_link_fail_rs_disable_reg_364,
      I2 => BU2_U0_rsgen_local_fail_reg_365,
      I3 => BU2_U0_rsgen_remote_fail_reg_367,
      O => BU2_U0_rsgen_G_TX_transmit_link_fail_mux0005(33)
    );
  BU2_U0_rsgen_G_TX_transmit_link_fail_mux0005_32_1 : LUT4
    generic map(
      INIT => X"888A"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgentx_tx_op(31),
      I1 => BU2_U0_rsgen_G_TX_transmit_link_fail_rs_disable_reg_364,
      I2 => BU2_U0_rsgen_local_fail_reg_365,
      I3 => BU2_U0_rsgen_remote_fail_reg_367,
      O => BU2_U0_rsgen_G_TX_transmit_link_fail_mux0005(32)
    );
  BU2_U0_rsgen_G_TX_transmit_link_fail_mux0005_2_1 : LUT4
    generic map(
      INIT => X"888A"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgentx_tx_op(61),
      I1 => BU2_U0_rsgen_G_TX_transmit_link_fail_rs_disable_reg_364,
      I2 => BU2_U0_rsgen_local_fail_reg_365,
      I3 => BU2_U0_rsgen_remote_fail_reg_367,
      O => BU2_U0_rsgen_G_TX_transmit_link_fail_mux0005(2)
    );
  BU2_U0_rsgen_G_TX_transmit_link_fail_mux0005_26_1 : LUT4
    generic map(
      INIT => X"888A"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgentx_tx_op(37),
      I1 => BU2_U0_rsgen_G_TX_transmit_link_fail_rs_disable_reg_364,
      I2 => BU2_U0_rsgen_local_fail_reg_365,
      I3 => BU2_U0_rsgen_remote_fail_reg_367,
      O => BU2_U0_rsgen_G_TX_transmit_link_fail_mux0005(26)
    );
  BU2_U0_rsgen_G_TX_transmit_link_fail_mux0005_25_1 : LUT4
    generic map(
      INIT => X"888A"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgentx_tx_op(38),
      I1 => BU2_U0_rsgen_G_TX_transmit_link_fail_rs_disable_reg_364,
      I2 => BU2_U0_rsgen_local_fail_reg_365,
      I3 => BU2_U0_rsgen_remote_fail_reg_367,
      O => BU2_U0_rsgen_G_TX_transmit_link_fail_mux0005(25)
    );
  BU2_U0_rsgen_G_TX_transmit_link_fail_mux0005_20_1 : LUT4
    generic map(
      INIT => X"888A"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgentx_tx_op(43),
      I1 => BU2_U0_rsgen_G_TX_transmit_link_fail_rs_disable_reg_364,
      I2 => BU2_U0_rsgen_local_fail_reg_365,
      I3 => BU2_U0_rsgen_remote_fail_reg_367,
      O => BU2_U0_rsgen_G_TX_transmit_link_fail_mux0005(20)
    );
  BU2_U0_rsgen_G_TX_transmit_link_fail_mux0005_19_1 : LUT4
    generic map(
      INIT => X"888A"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgentx_tx_op(44),
      I1 => BU2_U0_rsgen_G_TX_transmit_link_fail_rs_disable_reg_364,
      I2 => BU2_U0_rsgen_local_fail_reg_365,
      I3 => BU2_U0_rsgen_remote_fail_reg_367,
      O => BU2_U0_rsgen_G_TX_transmit_link_fail_mux0005(19)
    );
  BU2_U0_rsgen_G_TX_transmit_link_fail_mux0005_18_1 : LUT4
    generic map(
      INIT => X"888A"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgentx_tx_op(45),
      I1 => BU2_U0_rsgen_G_TX_transmit_link_fail_rs_disable_reg_364,
      I2 => BU2_U0_rsgen_local_fail_reg_365,
      I3 => BU2_U0_rsgen_remote_fail_reg_367,
      O => BU2_U0_rsgen_G_TX_transmit_link_fail_mux0005(18)
    );
  BU2_U0_rsgen_G_TX_transmit_link_fail_mux0005_1_1 : LUT4
    generic map(
      INIT => X"888A"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgentx_tx_op(62),
      I1 => BU2_U0_rsgen_G_TX_transmit_link_fail_rs_disable_reg_364,
      I2 => BU2_U0_rsgen_local_fail_reg_365,
      I3 => BU2_U0_rsgen_remote_fail_reg_367,
      O => BU2_U0_rsgen_G_TX_transmit_link_fail_mux0005(1)
    );
  BU2_U0_rsgen_G_TX_transmit_link_fail_mux0005_16_1 : LUT4
    generic map(
      INIT => X"888A"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgentx_tx_op(47),
      I1 => BU2_U0_rsgen_G_TX_transmit_link_fail_rs_disable_reg_364,
      I2 => BU2_U0_rsgen_local_fail_reg_365,
      I3 => BU2_U0_rsgen_remote_fail_reg_367,
      O => BU2_U0_rsgen_G_TX_transmit_link_fail_mux0005(16)
    );
  BU2_U0_rsgen_G_TX_transmit_link_fail_mux0005_17_1 : LUT4
    generic map(
      INIT => X"888A"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgentx_tx_op(46),
      I1 => BU2_U0_rsgen_G_TX_transmit_link_fail_rs_disable_reg_364,
      I2 => BU2_U0_rsgen_local_fail_reg_365,
      I3 => BU2_U0_rsgen_remote_fail_reg_367,
      O => BU2_U0_rsgen_G_TX_transmit_link_fail_mux0005(17)
    );
  BU2_U0_rsgen_G_TX_transmit_link_fail_mux0005_12_1 : LUT4
    generic map(
      INIT => X"888A"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgentx_tx_op(51),
      I1 => BU2_U0_rsgen_G_TX_transmit_link_fail_rs_disable_reg_364,
      I2 => BU2_U0_rsgen_local_fail_reg_365,
      I3 => BU2_U0_rsgen_remote_fail_reg_367,
      O => BU2_U0_rsgen_G_TX_transmit_link_fail_mux0005(12)
    );
  BU2_U0_rsgen_G_TX_transmit_link_fail_mux0005_0_1 : LUT4
    generic map(
      INIT => X"888A"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgentx_tx_op(63),
      I1 => BU2_U0_rsgen_G_TX_transmit_link_fail_rs_disable_reg_364,
      I2 => BU2_U0_rsgen_local_fail_reg_365,
      I3 => BU2_U0_rsgen_remote_fail_reg_367,
      O => BU2_U0_rsgen_G_TX_transmit_link_fail_mux0005(0)
    );
  BU2_U0_rsgen_G_TX_transmit_link_fail_mux0005_11_1 : LUT4
    generic map(
      INIT => X"888A"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgentx_tx_op(52),
      I1 => BU2_U0_rsgen_G_TX_transmit_link_fail_rs_disable_reg_364,
      I2 => BU2_U0_rsgen_local_fail_reg_365,
      I3 => BU2_U0_rsgen_remote_fail_reg_367,
      O => BU2_U0_rsgen_G_TX_transmit_link_fail_mux0005(11)
    );
  BU2_U0_rsgen_G_TX_transmit_link_fail_mux0005_10_2 : LUT4
    generic map(
      INIT => X"888A"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgentx_tx_op(53),
      I1 => BU2_U0_rsgen_G_TX_transmit_link_fail_rs_disable_reg_364,
      I2 => BU2_U0_rsgen_local_fail_reg_365,
      I3 => BU2_U0_rsgen_remote_fail_reg_367,
      O => BU2_U0_rsgen_G_TX_transmit_link_fail_mux0005(10)
    );
  BU2_U0_rsgen_G_RX_detect_link_fail_mux0039_2_1 : LUT2
    generic map(
      INIT => X"7"
    )
    port map (
      I0 => BU2_U0_rsgen_G_RX_detect_link_fail_seq_upper_reg_99,
      I1 => BU2_U0_rsgen_G_RX_detect_link_fail_seq_lower_reg_98,
      O => BU2_U0_rsgen_G_RX_detect_link_fail_mux0039(2)
    );
  BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_rx_mux00091 : LUT2
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => NlwRenamedSig_OI_rx_statistics_vector_0_Q,
      I1 => NlwRenamedSig_OI_rx_statistics_vector_1_Q,
      O => BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_rx_mux0009
    );
  BU2_U0_rsgen_G_TX_transmit_link_fail_mux0005_53_1 : LUT4
    generic map(
      INIT => X"A3A2"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgentx_tx_op(10),
      I1 => BU2_U0_rsgen_local_fail_reg_365,
      I2 => BU2_U0_rsgen_G_TX_transmit_link_fail_rs_disable_reg_364,
      I3 => BU2_U0_rsgen_remote_fail_reg_367,
      O => BU2_U0_rsgen_G_TX_transmit_link_fail_mux0005(53)
    );
  BU2_U0_rsgen_G_TX_transmit_link_fail_mux0005_45_1 : LUT4
    generic map(
      INIT => X"A3A2"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgentx_tx_op(18),
      I1 => BU2_U0_rsgen_local_fail_reg_365,
      I2 => BU2_U0_rsgen_G_TX_transmit_link_fail_rs_disable_reg_364,
      I3 => BU2_U0_rsgen_remote_fail_reg_367,
      O => BU2_U0_rsgen_G_TX_transmit_link_fail_mux0005(45)
    );
  BU2_U0_rsgen_G_TX_transmit_link_fail_mux0005_54_1 : LUT4
    generic map(
      INIT => X"A3A2"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgentx_tx_op(9),
      I1 => BU2_U0_rsgen_local_fail_reg_365,
      I2 => BU2_U0_rsgen_G_TX_transmit_link_fail_rs_disable_reg_364,
      I3 => BU2_U0_rsgen_remote_fail_reg_367,
      O => BU2_U0_rsgen_G_TX_transmit_link_fail_mux0005(54)
    );
  BU2_U0_rsgen_G_TX_transmit_link_fail_mux0005_39_1 : LUT4
    generic map(
      INIT => X"A3A2"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgentx_tx_op(24),
      I1 => BU2_U0_rsgen_local_fail_reg_365,
      I2 => BU2_U0_rsgen_G_TX_transmit_link_fail_rs_disable_reg_364,
      I3 => BU2_U0_rsgen_remote_fail_reg_367,
      O => BU2_U0_rsgen_G_TX_transmit_link_fail_mux0005(39)
    );
  BU2_U0_rsgen_G_TX_transmit_link_fail_mux0005_37_1 : LUT4
    generic map(
      INIT => X"A3A2"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgentx_tx_op(26),
      I1 => BU2_U0_rsgen_local_fail_reg_365,
      I2 => BU2_U0_rsgen_G_TX_transmit_link_fail_rs_disable_reg_364,
      I3 => BU2_U0_rsgen_remote_fail_reg_367,
      O => BU2_U0_rsgen_G_TX_transmit_link_fail_mux0005(37)
    );
  BU2_U0_rsgen_G_TX_transmit_link_fail_mux0005_5_1 : LUT4
    generic map(
      INIT => X"A3A2"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgentx_tx_op(58),
      I1 => BU2_U0_rsgen_local_fail_reg_365,
      I2 => BU2_U0_rsgen_G_TX_transmit_link_fail_rs_disable_reg_364,
      I3 => BU2_U0_rsgen_remote_fail_reg_367,
      O => BU2_U0_rsgen_G_TX_transmit_link_fail_mux0005(5)
    );
  BU2_U0_rsgen_G_TX_transmit_link_fail_mux0005_47_1 : LUT4
    generic map(
      INIT => X"A3A2"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgentx_tx_op(16),
      I1 => BU2_U0_rsgen_local_fail_reg_365,
      I2 => BU2_U0_rsgen_G_TX_transmit_link_fail_rs_disable_reg_364,
      I3 => BU2_U0_rsgen_remote_fail_reg_367,
      O => BU2_U0_rsgen_G_TX_transmit_link_fail_mux0005(47)
    );
  BU2_U0_rsgen_G_TX_transmit_link_fail_mux0005_31_1 : LUT4
    generic map(
      INIT => X"A3A2"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgentx_tx_op(32),
      I1 => BU2_U0_rsgen_local_fail_reg_365,
      I2 => BU2_U0_rsgen_G_TX_transmit_link_fail_rs_disable_reg_364,
      I3 => BU2_U0_rsgen_remote_fail_reg_367,
      O => BU2_U0_rsgen_G_TX_transmit_link_fail_mux0005(31)
    );
  BU2_U0_rsgen_G_TX_transmit_link_fail_mux0005_30_1 : LUT4
    generic map(
      INIT => X"A3A2"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgentx_tx_op(33),
      I1 => BU2_U0_rsgen_local_fail_reg_365,
      I2 => BU2_U0_rsgen_G_TX_transmit_link_fail_rs_disable_reg_364,
      I3 => BU2_U0_rsgen_remote_fail_reg_367,
      O => BU2_U0_rsgen_G_TX_transmit_link_fail_mux0005(30)
    );
  BU2_U0_rsgen_G_TX_transmit_link_fail_mux0005_62_1 : LUT4
    generic map(
      INIT => X"A3A2"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgentx_tx_op(1),
      I1 => BU2_U0_rsgen_local_fail_reg_365,
      I2 => BU2_U0_rsgen_G_TX_transmit_link_fail_rs_disable_reg_364,
      I3 => BU2_U0_rsgen_remote_fail_reg_367,
      O => BU2_U0_rsgen_G_TX_transmit_link_fail_mux0005(62)
    );
  BU2_U0_rsgen_G_TX_transmit_link_fail_mux0005_22_1 : LUT4
    generic map(
      INIT => X"A3A2"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgentx_tx_op(41),
      I1 => BU2_U0_rsgen_local_fail_reg_365,
      I2 => BU2_U0_rsgen_G_TX_transmit_link_fail_rs_disable_reg_364,
      I3 => BU2_U0_rsgen_remote_fail_reg_367,
      O => BU2_U0_rsgen_G_TX_transmit_link_fail_mux0005(22)
    );
  BU2_U0_rsgen_G_TX_transmit_link_fail_mux0005_63_1 : LUT4
    generic map(
      INIT => X"A3A2"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgentx_tx_op(0),
      I1 => BU2_U0_rsgen_local_fail_reg_365,
      I2 => BU2_U0_rsgen_G_TX_transmit_link_fail_rs_disable_reg_364,
      I3 => BU2_U0_rsgen_remote_fail_reg_367,
      O => BU2_U0_rsgen_G_TX_transmit_link_fail_mux0005(63)
    );
  BU2_U0_rsgen_G_TX_transmit_link_fail_mux0005_23_1 : LUT4
    generic map(
      INIT => X"A3A2"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgentx_tx_op(40),
      I1 => BU2_U0_rsgen_local_fail_reg_365,
      I2 => BU2_U0_rsgen_G_TX_transmit_link_fail_rs_disable_reg_364,
      I3 => BU2_U0_rsgen_remote_fail_reg_367,
      O => BU2_U0_rsgen_G_TX_transmit_link_fail_mux0005(23)
    );
  BU2_U0_rsgen_G_TX_transmit_link_fail_mux0005_21_1 : LUT4
    generic map(
      INIT => X"A3A2"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgentx_tx_op(42),
      I1 => BU2_U0_rsgen_local_fail_reg_365,
      I2 => BU2_U0_rsgen_G_TX_transmit_link_fail_rs_disable_reg_364,
      I3 => BU2_U0_rsgen_remote_fail_reg_367,
      O => BU2_U0_rsgen_G_TX_transmit_link_fail_mux0005(21)
    );
  BU2_U0_rsgen_G_TX_transmit_link_fail_mux0005_7_1 : LUT4
    generic map(
      INIT => X"A3A2"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgentx_tx_op(56),
      I1 => BU2_U0_rsgen_local_fail_reg_365,
      I2 => BU2_U0_rsgen_G_TX_transmit_link_fail_rs_disable_reg_364,
      I3 => BU2_U0_rsgen_remote_fail_reg_367,
      O => BU2_U0_rsgen_G_TX_transmit_link_fail_mux0005(7)
    );
  BU2_U0_rsgen_G_TX_transmit_link_fail_mux0005_46_1 : LUT4
    generic map(
      INIT => X"A3A2"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgentx_tx_op(17),
      I1 => BU2_U0_rsgen_local_fail_reg_365,
      I2 => BU2_U0_rsgen_G_TX_transmit_link_fail_rs_disable_reg_364,
      I3 => BU2_U0_rsgen_remote_fail_reg_367,
      O => BU2_U0_rsgen_G_TX_transmit_link_fail_mux0005(46)
    );
  BU2_U0_rsgen_G_TX_transmit_link_fail_mux0004_1_1 : LUT4
    generic map(
      INIT => X"A3A2"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgentx_txc(6),
      I1 => BU2_U0_rsgen_local_fail_reg_365,
      I2 => BU2_U0_rsgen_G_TX_transmit_link_fail_rs_disable_reg_364,
      I3 => BU2_U0_rsgen_remote_fail_reg_367,
      O => BU2_U0_rsgen_G_TX_transmit_link_fail_mux0004(1)
    );
  BU2_U0_rsgen_G_TX_transmit_link_fail_mux0005_55_1 : LUT4
    generic map(
      INIT => X"A3A2"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgentx_tx_op(8),
      I1 => BU2_U0_rsgen_local_fail_reg_365,
      I2 => BU2_U0_rsgen_G_TX_transmit_link_fail_rs_disable_reg_364,
      I3 => BU2_U0_rsgen_remote_fail_reg_367,
      O => BU2_U0_rsgen_G_TX_transmit_link_fail_mux0005(55)
    );
  BU2_U0_rsgen_G_TX_transmit_link_fail_mux0004_2_1 : LUT4
    generic map(
      INIT => X"A3A2"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgentx_txc(5),
      I1 => BU2_U0_rsgen_local_fail_reg_365,
      I2 => BU2_U0_rsgen_G_TX_transmit_link_fail_rs_disable_reg_364,
      I3 => BU2_U0_rsgen_remote_fail_reg_367,
      O => BU2_U0_rsgen_G_TX_transmit_link_fail_mux0004(2)
    );
  BU2_U0_rsgen_G_TX_transmit_link_fail_mux0005_15_1 : LUT4
    generic map(
      INIT => X"A3A2"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgentx_tx_op(48),
      I1 => BU2_U0_rsgen_local_fail_reg_365,
      I2 => BU2_U0_rsgen_G_TX_transmit_link_fail_rs_disable_reg_364,
      I3 => BU2_U0_rsgen_remote_fail_reg_367,
      O => BU2_U0_rsgen_G_TX_transmit_link_fail_mux0005(15)
    );
  BU2_U0_rsgen_G_TX_transmit_link_fail_mux0005_14_1 : LUT4
    generic map(
      INIT => X"A3A2"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgentx_tx_op(49),
      I1 => BU2_U0_rsgen_local_fail_reg_365,
      I2 => BU2_U0_rsgen_G_TX_transmit_link_fail_rs_disable_reg_364,
      I3 => BU2_U0_rsgen_remote_fail_reg_367,
      O => BU2_U0_rsgen_G_TX_transmit_link_fail_mux0005(14)
    );
  BU2_U0_rsgen_G_TX_transmit_link_fail_mux0005_13_1 : LUT4
    generic map(
      INIT => X"A3A2"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgentx_tx_op(50),
      I1 => BU2_U0_rsgen_local_fail_reg_365,
      I2 => BU2_U0_rsgen_G_TX_transmit_link_fail_rs_disable_reg_364,
      I3 => BU2_U0_rsgen_remote_fail_reg_367,
      O => BU2_U0_rsgen_G_TX_transmit_link_fail_mux0005(13)
    );
  BU2_U0_rsgen_G_TX_transmit_link_fail_mux0004_4_1 : LUT4
    generic map(
      INIT => X"A3A2"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgentx_txc(3),
      I1 => BU2_U0_rsgen_local_fail_reg_365,
      I2 => BU2_U0_rsgen_G_TX_transmit_link_fail_rs_disable_reg_364,
      I3 => BU2_U0_rsgen_remote_fail_reg_367,
      O => BU2_U0_rsgen_G_TX_transmit_link_fail_mux0004(4)
    );
  BU2_U0_rsgen_G_TX_transmit_link_fail_mux0004_5_1 : LUT4
    generic map(
      INIT => X"A3A2"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgentx_txc(2),
      I1 => BU2_U0_rsgen_local_fail_reg_365,
      I2 => BU2_U0_rsgen_G_TX_transmit_link_fail_rs_disable_reg_364,
      I3 => BU2_U0_rsgen_remote_fail_reg_367,
      O => BU2_U0_rsgen_G_TX_transmit_link_fail_mux0004(5)
    );
  BU2_U0_rsgen_G_TX_transmit_link_fail_mux0004_6_1 : LUT4
    generic map(
      INIT => X"A3A2"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgentx_txc(1),
      I1 => BU2_U0_rsgen_local_fail_reg_365,
      I2 => BU2_U0_rsgen_G_TX_transmit_link_fail_rs_disable_reg_364,
      I3 => BU2_U0_rsgen_remote_fail_reg_367,
      O => BU2_U0_rsgen_G_TX_transmit_link_fail_mux0004(6)
    );
  BU2_U0_rsgen_G_TX_transmit_link_fail_mux0004_0_1 : LUT4
    generic map(
      INIT => X"A3A2"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgentx_txc(7),
      I1 => BU2_U0_rsgen_local_fail_reg_365,
      I2 => BU2_U0_rsgen_G_TX_transmit_link_fail_rs_disable_reg_364,
      I3 => BU2_U0_rsgen_remote_fail_reg_367,
      O => BU2_U0_rsgen_G_TX_transmit_link_fail_mux0004(0)
    );
  BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_rx_not00041 : LUT4
    generic map(
      INIT => X"FFAE"
    )
    port map (
      I0 => NlwRenamedSig_OI_rx_statistics_vector_0_Q,
      I1 => BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_rx_data_count(1),
      I2 => BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_rx_data_count(0),
      I3 => NlwRenamedSig_OI_rx_statistics_vector_1_Q,
      O => BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_rx_not0004
    );
  BU2_U0_G_FLOWCONTROL_flwctrl_tx_not00041 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => BU2_U0_G_FLOWCONTROL_flwctrl_pause_req_int_362,
      I1 => BU2_U0_G_FLOWCONTROL_flwctrl_tx_enable_reg_361,
      I2 => BU2_U0_G_FLOWCONTROL_flwctrl_tx_data_count(0),
      I3 => BU2_U0_G_FLOWCONTROL_flwctrl_tx_data_count(1),
      O => BU2_U0_G_FLOWCONTROL_flwctrl_tx_not0004
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_not01001 : LUT3
    generic map(
      INIT => X"F2"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crcgen_full_130,
      I1 => BU2_U0_G_TX_txgen_testgenframe_data_avail_pipe_0_7_148,
      I2 => BU2_U0_G_TX_txgen_testgenframe_crcgen_enable_shift8_89,
      O => BU2_U0_G_TX_txgen_testgenframe_crcgen_not0100
    );
  BU2_U0_G_RX_rxgen_address_decoding_not00051 : LUT3
    generic map(
      INIT => X"F8"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_frame_start_reg2_233,
      I1 => BU2_U0_G_RX_rxgen_address_decoding_broad_add_match_207,
      I2 => BU2_U0_G_RX_rxgen_address_decoding_end_of_frame_reg_211,
      O => BU2_U0_G_RX_rxgen_address_decoding_not0005
    );
  BU2_U0_G_RX_rxgen_address_decoding_not00031 : LUT4
    generic map(
      INIT => X"FF20"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_decode_dest_add(0),
      I1 => BU2_U0_G_RX_rxgen_address_decoding_broad_add_match_207,
      I2 => BU2_U0_G_RX_rxgen_frame_start_reg2_233,
      I3 => BU2_U0_G_RX_rxgen_address_decoding_end_of_frame_reg_211,
      O => BU2_U0_G_RX_rxgen_address_decoding_not0003
    );
  BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_pause_tx_pause_control_i_not00041 : LUT4
    generic map(
      INIT => X"FF20"
    )
    port map (
      I0 => BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_pause_tx_pause_control_i_good_frame_in_tx_252,
      I1 => BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_pause_tx_pause_control_i_good_frame_in_tx_reg_251,
      I2 => BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_pause_rx_pause_control_i_pause_req_to_tx_113,
      I3 => BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_pause_tx_pause_control_i_pause_status_int_254,
      O => BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_pause_tx_pause_control_i_not0004
    );
  BU2_U0_G_FLOWCONTROL_flwctrl_not00011 : LUT3
    generic map(
      INIT => X"F8"
    )
    port map (
      I0 => BU2_U0_G_FLOWCONTROL_flwctrl_tx_data_count(0),
      I1 => BU2_U0_G_FLOWCONTROL_flwctrl_tx_data_count(1),
      I2 => NlwRenamedSig_OI_tx_statistics_valid,
      O => BU2_U0_G_FLOWCONTROL_flwctrl_not0001
    );
  BU2_U0_G_TX_txgen_testgenio_ifg_ext_count_mux0000_2_1_F : LUT3
    generic map(
      INIT => X"A9"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenio_ifg_ext_count(2),
      I1 => BU2_U0_G_TX_txgen_testgenio_ifg_ext_count(1),
      I2 => BU2_U0_G_TX_txgen_testgenio_ifg_ext_count(0),
      O => BU2_N6215
    );
  BU2_U0_G_TX_txgen_testgentx_or00031 : LUT4
    generic map(
      INIT => X"FF80"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgentx_tx_on(0),
      I1 => BU2_U0_G_TX_txgen_testgentx_enablepreamble_0_Q,
      I2 => BU2_U0_G_TX_txgen_testgentx_start_in_0_348,
      I3 => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_370,
      O => BU2_U0_G_TX_txgen_testgentx_or0003
    );
  BU2_U0_G_TX_txgen_testgentx_or00121 : LUT4
    generic map(
      INIT => X"FF20"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgentx_enablepreamble_4_Q,
      I1 => BU2_U0_G_TX_txgen_testgentx_start_in_0_348,
      I2 => BU2_U0_G_TX_txgen_testgentx_tx_on(4),
      I3 => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_370,
      O => BU2_U0_G_TX_txgen_testgentx_or0012
    );
  BU2_U0_G_TX_txgen_testgentx_or00182 : LUT4
    generic map(
      INIT => X"555D"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgentx_tx_on(0),
      I1 => BU2_U0_G_TX_txgen_testgenio_error_301,
      I2 => BU2_U0_G_TX_txgen_testgentx_terminate(0),
      I3 => BU2_U0_G_TX_txgen_testgentx_enablepreamble_0_Q,
      O => BU2_U0_G_TX_txgen_testgentx_or0018
    );
  BU2_U0_G_TX_txgen_testgentx_byte7_7_5 : LUT4
    generic map(
      INIT => X"7340"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_preamble_en_reg_357,
      I1 => BU2_U0_G_TX_txgen_testgentx_enablepreamble_4_Q,
      I2 => BU2_U0_G_TX_txgen_testgentx_start_in_0_348,
      I3 => BU2_U0_G_TX_txgen_testgentx_terminate(7),
      O => BU2_U0_G_TX_txgen_testgentx_byte7_7_map2945
    );
  BU2_U0_G_TX_txgen_testgenio_ifg_ext_count_mux0000_4_SW0 : LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenio_ifg_ext_count(3),
      I1 => BU2_U0_G_TX_txgen_testgenio_ifg_ext_count(2),
      I2 => BU2_U0_G_TX_txgen_testgenio_ifg_ext_count(1),
      I3 => BU2_U0_G_TX_txgen_testgenio_ifg_ext_count(0),
      O => BU2_N5973
    );
  BU2_U0_G_TX_txgen_testgenio_mux0154_0_2 : LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenio_tx_state_FFd3_269,
      I1 => BU2_U0_G_TX_txgen_testgenio_tx_state_FFd2_267,
      I2 => BU2_U0_G_TX_txgen_testgenio_tx_state_FFd1_268,
      I3 => BU2_U0_G_TX_txgen_testgenio_start_reg_341,
      O => BU2_U0_G_TX_txgen_testgenio_mux0154_0_map3746
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_TX_CRC32_64_0163_xo_0_1 : LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crcgen_reg1(1),
      I1 => BU2_U0_G_TX_txgen_testgenframe_crcgen_reg1(26),
      I2 => BU2_U0_G_TX_txgen_testgenframe_crcgen_reg1(16),
      I3 => BU2_U0_G_TX_txgen_testgenframe_crcgen_reg1(29),
      O => BU2_U0_G_TX_txgen_testgenframe_crcgen_TX_CRC32_64_0163_xo_0_Q
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_TX_CRC32_64_04_xo_0_1 : LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(46),
      I1 => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(47),
      I2 => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(52),
      I3 => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(57),
      O => BU2_U0_G_TX_txgen_testgenframe_crcgen_TX_CRC32_64_04_xo_0_Q
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_TX_CRC32_64_05_xo_1_1 : LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(10),
      I1 => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(12),
      I2 => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(11),
      I3 => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(9),
      O => BU2_U0_G_TX_txgen_testgenframe_crcgen_TX_CRC32_64_05_xo_1_Q
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_Mxor_xor0285_Result1 : LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(6),
      I1 => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(19),
      I2 => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(11),
      I3 => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(9),
      O => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0285
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_TX_CRC32_64_0114_xo_2_1 : LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(36),
      I1 => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(45),
      I2 => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(56),
      I3 => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(60),
      O => BU2_U0_G_TX_txgen_testgenframe_crcgen_TX_CRC32_64_0114_xo_2_Q
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_TX_CRC32_64_017_xo_0_1 : LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crcgen_reg1(17),
      I1 => BU2_U0_G_TX_txgen_testgenframe_crcgen_reg1(27),
      I2 => BU2_U0_G_TX_txgen_testgenframe_crcgen_reg1(16),
      I3 => BU2_U0_G_TX_txgen_testgenframe_crcgen_reg1(18),
      O => BU2_U0_G_TX_txgen_testgenframe_crcgen_TX_CRC32_64_017_xo_0_Q
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_TX_CRC32_64_0187_xo_0_1 : LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crcgen_reg1(1),
      I1 => BU2_U0_G_TX_txgen_testgenframe_crcgen_reg1(24),
      I2 => BU2_U0_G_TX_txgen_testgenframe_crcgen_reg1(13),
      I3 => BU2_U0_G_TX_txgen_testgenframe_crcgen_reg1(22),
      O => BU2_U0_G_TX_txgen_testgenframe_crcgen_TX_CRC32_64_0187_xo_0_Q
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_TX_CRC32_64_08_xo_1_1 : LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(5),
      I1 => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(14),
      I2 => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(25),
      I3 => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(30),
      O => BU2_U0_G_TX_txgen_testgenframe_crcgen_TX_CRC32_64_08_xo(1)
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_TX_CRC32_64_0146_xo_0_1 : LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(35),
      I1 => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(63),
      I2 => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(32),
      I3 => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(51),
      O => BU2_U0_G_TX_txgen_testgenframe_crcgen_TX_CRC32_64_0146_xo_0_Q
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_TX_CRC32_64_0139_xo_0_1 : LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(34),
      I1 => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(50),
      I2 => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(44),
      I3 => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(53),
      O => BU2_U0_G_TX_txgen_testgenframe_crcgen_TX_CRC32_64_0139_xo(0)
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_TX_CRC32_64_0133_xo_0_1 : LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(37),
      I1 => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(57),
      I2 => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(40),
      I3 => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(42),
      O => BU2_U0_G_TX_txgen_testgenframe_crcgen_TX_CRC32_64_0133_xo_0_Q
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_TX_CRC32_64_03_xo_0_1 : LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(37),
      I1 => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(54),
      I2 => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(34),
      I3 => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(38),
      O => BU2_U0_G_TX_txgen_testgenframe_crcgen_TX_CRC32_64_03_xo_0_Q
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_TX_CRC32_64_0137_xo_0_1 : LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(52),
      I1 => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(59),
      I2 => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(44),
      I3 => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(63),
      O => BU2_U0_G_TX_txgen_testgenframe_crcgen_TX_CRC32_64_0137_xo_0_Q
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_TX_CRC32_64_0124_xo_2_1 : LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(32),
      I1 => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(38),
      I2 => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(44),
      I3 => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(63),
      O => BU2_U0_G_TX_txgen_testgenframe_crcgen_TX_CRC32_64_0124_xo_2_Q
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_TX_CRC32_64_0131_xo_0_1 : LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(33),
      I1 => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(57),
      I2 => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(42),
      I3 => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(61),
      O => BU2_U0_G_TX_txgen_testgenframe_crcgen_TX_CRC32_64_0131_xo_0_Q
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_TX_CRC32_64_02_xo_1_1 : LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(35),
      I1 => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(60),
      I2 => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(48),
      I3 => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(52),
      O => BU2_U0_G_TX_txgen_testgenframe_crcgen_TX_CRC32_64_02_xo(1)
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_TX_CRC32_64_0124_xo_0_1 : LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(40),
      I1 => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(57),
      I2 => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(43),
      I3 => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(45),
      O => BU2_U0_G_TX_txgen_testgenframe_crcgen_TX_CRC32_64_0124_xo_0_Q
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_TX_CRC32_64_0122_xo_1_1 : LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(33),
      I1 => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(36),
      I2 => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(43),
      I3 => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(45),
      O => BU2_U0_G_TX_txgen_testgenframe_crcgen_TX_CRC32_64_0122_xo(1)
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_TX_CRC32_64_0118_xo_2_1 : LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(25),
      I1 => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(29),
      I2 => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(12),
      I3 => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(22),
      O => BU2_U0_G_TX_txgen_testgenframe_crcgen_TX_CRC32_64_0118_xo_2_Q
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_TX_CRC32_64_0107_xo_1_1 : LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(16),
      I1 => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(18),
      I2 => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(17),
      I3 => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(5),
      O => BU2_U0_G_TX_txgen_testgenframe_crcgen_TX_CRC32_64_0107_xo_1_Q
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_TX_CRC32_64_0113_xo_0_1 : LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(3),
      I1 => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(31),
      I2 => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(17),
      I3 => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(5),
      O => BU2_U0_G_TX_txgen_testgenframe_crcgen_TX_CRC32_64_0113_xo_0_Q
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_TX_CRC32_64_0105_xo_0_1 : LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(9),
      I1 => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(18),
      I2 => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(30),
      I3 => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(7),
      O => BU2_U0_G_TX_txgen_testgenframe_crcgen_TX_CRC32_64_0105_xo(0)
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_Mxor_xor0135_Result1 : LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(12),
      I1 => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(28),
      I2 => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(25),
      I3 => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(4),
      O => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0135
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_TX_CRC32_64_0108_xo_1_1 : LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(33),
      I1 => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(42),
      I2 => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(54),
      I3 => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(63),
      O => BU2_U0_G_TX_txgen_testgenframe_crcgen_TX_CRC32_64_0108_xo_1_Q
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_TX_CRC32_64_0187_xo_4_1 : LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crcgen_reg1(0),
      I1 => BU2_U0_G_TX_txgen_testgenframe_crcgen_reg1(28),
      I2 => BU2_U0_G_TX_txgen_testgenframe_crcgen_seta(3),
      I3 => BU2_U0_G_TX_txgen_testgenframe_crcgen_setb(3),
      O => BU2_U0_G_TX_txgen_testgenframe_crcgen_TX_CRC32_64_0187_xo_4_Q
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_TX_CRC32_64_0186_xo_4_1 : LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crcgen_reg1(14),
      I1 => BU2_U0_G_TX_txgen_testgenframe_crcgen_reg1(17),
      I2 => BU2_U0_G_TX_txgen_testgenframe_crcgen_seta(1),
      I3 => BU2_U0_G_TX_txgen_testgenframe_crcgen_setb(1),
      O => BU2_U0_G_TX_txgen_testgenframe_crcgen_TX_CRC32_64_0186_xo_4_Q
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_TX_CRC32_64_017_xo_4_1 : LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crcgen_reg1(14),
      I1 => BU2_U0_G_TX_txgen_testgenframe_crcgen_reg1(26),
      I2 => BU2_U0_G_TX_txgen_testgenframe_crcgen_seta(18),
      I3 => BU2_U0_G_TX_txgen_testgenframe_crcgen_setb(18),
      O => BU2_U0_G_TX_txgen_testgenframe_crcgen_TX_CRC32_64_017_xo_4_Q
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_TX_CRC32_64_0173_xo_4_1 : LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crcgen_reg1(15),
      I1 => BU2_U0_G_TX_txgen_testgenframe_crcgen_reg1(20),
      I2 => BU2_U0_G_TX_txgen_testgenframe_crcgen_seta(31),
      I3 => BU2_U0_G_TX_txgen_testgenframe_crcgen_setb(31),
      O => BU2_U0_G_TX_txgen_testgenframe_crcgen_TX_CRC32_64_0173_xo_4_Q
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_TX_CRC32_64_0159_xo_4_1 : LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crcgen_reg1(14),
      I1 => BU2_U0_G_TX_txgen_testgenframe_crcgen_reg1(20),
      I2 => BU2_U0_G_TX_txgen_testgenframe_crcgen_seta(12),
      I3 => BU2_U0_G_TX_txgen_testgenframe_crcgen_setb(12),
      O => BU2_U0_G_TX_txgen_testgenframe_crcgen_TX_CRC32_64_0159_xo_4_Q
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_TX_CRC32_64_0149_xo_4_1 : LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(58),
      I1 => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(61),
      I2 => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(34),
      I3 => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(39),
      O => BU2_U0_G_TX_txgen_testgenframe_crcgen_TX_CRC32_64_0149_xo_4_Q
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_TX_CRC32_64_0135_xo_4_1 : LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(46),
      I1 => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(62),
      I2 => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(45),
      I3 => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(61),
      O => BU2_U0_G_TX_txgen_testgenframe_crcgen_TX_CRC32_64_0135_xo_4_Q
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_TX_CRC32_64_0133_xo_4_1 : LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(35),
      I1 => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(38),
      I2 => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(36),
      I3 => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(41),
      O => BU2_U0_G_TX_txgen_testgenframe_crcgen_TX_CRC32_64_0133_xo_4_Q
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_TX_CRC32_64_0119_xo_4_1 : LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(47),
      I1 => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(48),
      I2 => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(36),
      I3 => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(43),
      O => BU2_U0_G_TX_txgen_testgenframe_crcgen_TX_CRC32_64_0119_xo_4_Q
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_TX_CRC32_64_0117_xo_4_1 : LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(33),
      I1 => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(42),
      I2 => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(55),
      I3 => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(59),
      O => BU2_U0_G_TX_txgen_testgenframe_crcgen_TX_CRC32_64_0117_xo_4_Q
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_TX_CRC32_64_0109_xo_4_1 : LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(49),
      I1 => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(60),
      I2 => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(56),
      I3 => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(61),
      O => BU2_U0_G_TX_txgen_testgenframe_crcgen_TX_CRC32_64_0109_xo_4_Q
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_TX_CRC32_64_048_xo_1_1 : LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(48),
      I1 => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(59),
      I2 => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(43),
      I3 => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(55),
      O => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0163
    );
  BU2_U0_G_RX_rxgen_calculate_crc_rx_crc32_64_0134_xo_0_1 : LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_calculate_crc_reg1(1),
      I1 => BU2_U0_G_RX_rxgen_calculate_crc_reg1(26),
      I2 => BU2_U0_G_RX_rxgen_calculate_crc_reg1(16),
      I3 => BU2_U0_G_RX_rxgen_calculate_crc_reg1(29),
      O => BU2_U0_G_RX_rxgen_calculate_crc_rx_crc32_64_0134_xo_0_Q
    );
  BU2_U0_G_RX_rxgen_calculate_crc_rx_crc32_64_05_xo_0_1 : LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_decode_crc_data(46),
      I1 => BU2_U0_G_RX_rxgen_decode_crc_data(47),
      I2 => BU2_U0_G_RX_rxgen_decode_crc_data(52),
      I3 => BU2_U0_G_RX_rxgen_decode_crc_data(57),
      O => BU2_U0_G_RX_rxgen_calculate_crc_rx_crc32_64_05_xo_0_Q
    );
  BU2_U0_G_RX_rxgen_calculate_crc_rx_crc32_64_04_xo_1_1 : LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_decode_crc_data(10),
      I1 => BU2_U0_G_RX_rxgen_decode_crc_data(12),
      I2 => BU2_U0_G_RX_rxgen_decode_crc_data(11),
      I3 => BU2_U0_G_RX_rxgen_decode_crc_data(9),
      O => BU2_U0_G_RX_rxgen_calculate_crc_rx_crc32_64_04_xo_1_Q
    );
  BU2_U0_G_RX_rxgen_calculate_crc_Mxor_xor0250_Result1 : LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_decode_crc_data(6),
      I1 => BU2_U0_G_RX_rxgen_decode_crc_data(19),
      I2 => BU2_U0_G_RX_rxgen_decode_crc_data(11),
      I3 => BU2_U0_G_RX_rxgen_decode_crc_data(9),
      O => BU2_U0_G_RX_rxgen_calculate_crc_xor0250
    );
  BU2_U0_G_RX_rxgen_calculate_crc_rx_crc32_64_088_xo_2_1 : LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_decode_crc_data(36),
      I1 => BU2_U0_G_RX_rxgen_decode_crc_data(45),
      I2 => BU2_U0_G_RX_rxgen_decode_crc_data(56),
      I3 => BU2_U0_G_RX_rxgen_decode_crc_data(60),
      O => BU2_U0_G_RX_rxgen_calculate_crc_rx_crc32_64_088_xo_2_Q
    );
  BU2_U0_G_RX_rxgen_calculate_crc_rx_crc32_64_0157_xo_0_1 : LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_calculate_crc_reg1(1),
      I1 => BU2_U0_G_RX_rxgen_calculate_crc_reg1(24),
      I2 => BU2_U0_G_RX_rxgen_calculate_crc_reg1(13),
      I3 => BU2_U0_G_RX_rxgen_calculate_crc_reg1(22),
      O => BU2_U0_G_RX_rxgen_calculate_crc_rx_crc32_64_0157_xo_0_Q
    );
  BU2_U0_G_RX_rxgen_calculate_crc_rx_crc32_64_014_xo_0_1 : LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_calculate_crc_reg1(17),
      I1 => BU2_U0_G_RX_rxgen_calculate_crc_reg1(27),
      I2 => BU2_U0_G_RX_rxgen_calculate_crc_reg1(16),
      I3 => BU2_U0_G_RX_rxgen_calculate_crc_reg1(18),
      O => BU2_U0_G_RX_rxgen_calculate_crc_rx_crc32_64_014_xo_0_Q
    );
  BU2_U0_G_RX_rxgen_calculate_crc_rx_crc32_64_08_xo_1_1 : LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_decode_crc_data(5),
      I1 => BU2_U0_G_RX_rxgen_decode_crc_data(14),
      I2 => BU2_U0_G_RX_rxgen_decode_crc_data(25),
      I3 => BU2_U0_G_RX_rxgen_decode_crc_data(30),
      O => BU2_U0_G_RX_rxgen_calculate_crc_rx_crc32_64_08_xo(1)
    );
  BU2_U0_G_RX_rxgen_calculate_crc_rx_crc32_64_0119_xo_0_1 : LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_decode_crc_data(35),
      I1 => BU2_U0_G_RX_rxgen_decode_crc_data(63),
      I2 => BU2_U0_G_RX_rxgen_decode_crc_data(32),
      I3 => BU2_U0_G_RX_rxgen_decode_crc_data(51),
      O => BU2_U0_G_RX_rxgen_calculate_crc_rx_crc32_64_0119_xo_0_Q
    );
  BU2_U0_G_RX_rxgen_calculate_crc_rx_crc32_64_0108_xo_0_1 : LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_decode_crc_data(37),
      I1 => BU2_U0_G_RX_rxgen_decode_crc_data(57),
      I2 => BU2_U0_G_RX_rxgen_decode_crc_data(40),
      I3 => BU2_U0_G_RX_rxgen_decode_crc_data(42),
      O => BU2_U0_G_RX_rxgen_calculate_crc_rx_crc32_64_0108_xo_0_Q
    );
  BU2_U0_G_RX_rxgen_calculate_crc_rx_crc32_64_0114_xo_0_1 : LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_decode_crc_data(34),
      I1 => BU2_U0_G_RX_rxgen_decode_crc_data(50),
      I2 => BU2_U0_G_RX_rxgen_decode_crc_data(44),
      I3 => BU2_U0_G_RX_rxgen_decode_crc_data(53),
      O => BU2_U0_G_RX_rxgen_calculate_crc_rx_crc32_64_0114_xo(0)
    );
  BU2_U0_G_RX_rxgen_calculate_crc_rx_crc32_64_03_xo_0_1 : LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_decode_crc_data(37),
      I1 => BU2_U0_G_RX_rxgen_decode_crc_data(54),
      I2 => BU2_U0_G_RX_rxgen_decode_crc_data(34),
      I3 => BU2_U0_G_RX_rxgen_decode_crc_data(38),
      O => BU2_U0_G_RX_rxgen_calculate_crc_rx_crc32_64_03_xo_0_Q
    );
  BU2_U0_G_RX_rxgen_calculate_crc_rx_crc32_64_0112_xo_0_1 : LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_decode_crc_data(52),
      I1 => BU2_U0_G_RX_rxgen_decode_crc_data(59),
      I2 => BU2_U0_G_RX_rxgen_decode_crc_data(44),
      I3 => BU2_U0_G_RX_rxgen_decode_crc_data(63),
      O => BU2_U0_G_RX_rxgen_calculate_crc_rx_crc32_64_0112_xo_0_Q
    );
  BU2_U0_G_RX_rxgen_calculate_crc_rx_crc32_64_0101_xo_2_1 : LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_decode_crc_data(32),
      I1 => BU2_U0_G_RX_rxgen_decode_crc_data(38),
      I2 => BU2_U0_G_RX_rxgen_decode_crc_data(44),
      I3 => BU2_U0_G_RX_rxgen_decode_crc_data(63),
      O => BU2_U0_G_RX_rxgen_calculate_crc_rx_crc32_64_0101_xo_2_Q
    );
  BU2_U0_G_RX_rxgen_calculate_crc_rx_crc32_64_0106_xo_0_1 : LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_decode_crc_data(33),
      I1 => BU2_U0_G_RX_rxgen_decode_crc_data(57),
      I2 => BU2_U0_G_RX_rxgen_decode_crc_data(42),
      I3 => BU2_U0_G_RX_rxgen_decode_crc_data(61),
      O => BU2_U0_G_RX_rxgen_calculate_crc_rx_crc32_64_0106_xo_0_Q
    );
  BU2_U0_G_RX_rxgen_calculate_crc_rx_crc32_64_02_xo_1_1 : LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_decode_crc_data(35),
      I1 => BU2_U0_G_RX_rxgen_decode_crc_data(60),
      I2 => BU2_U0_G_RX_rxgen_decode_crc_data(48),
      I3 => BU2_U0_G_RX_rxgen_decode_crc_data(52),
      O => BU2_U0_G_RX_rxgen_calculate_crc_rx_crc32_64_02_xo(1)
    );
  BU2_U0_G_RX_rxgen_calculate_crc_rx_crc32_64_0101_xo_0_1 : LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_decode_crc_data(40),
      I1 => BU2_U0_G_RX_rxgen_decode_crc_data(57),
      I2 => BU2_U0_G_RX_rxgen_decode_crc_data(43),
      I3 => BU2_U0_G_RX_rxgen_decode_crc_data(45),
      O => BU2_U0_G_RX_rxgen_calculate_crc_rx_crc32_64_0101_xo_0_Q
    );
  BU2_U0_G_RX_rxgen_calculate_crc_rx_crc32_64_097_xo_1_1 : LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_decode_crc_data(33),
      I1 => BU2_U0_G_RX_rxgen_decode_crc_data(36),
      I2 => BU2_U0_G_RX_rxgen_decode_crc_data(43),
      I3 => BU2_U0_G_RX_rxgen_decode_crc_data(45),
      O => BU2_U0_G_RX_rxgen_calculate_crc_rx_crc32_64_097_xo(1)
    );
  BU2_U0_G_RX_rxgen_calculate_crc_rx_crc32_64_093_xo_2_1 : LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_decode_crc_data(25),
      I1 => BU2_U0_G_RX_rxgen_decode_crc_data(29),
      I2 => BU2_U0_G_RX_rxgen_decode_crc_data(12),
      I3 => BU2_U0_G_RX_rxgen_decode_crc_data(22),
      O => BU2_U0_G_RX_rxgen_calculate_crc_rx_crc32_64_093_xo_2_Q
    );
  BU2_U0_G_RX_rxgen_calculate_crc_rx_crc32_64_091_xo_0_1 : LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_decode_crc_data(4),
      I1 => BU2_U0_G_RX_rxgen_decode_crc_data(26),
      I2 => BU2_U0_G_RX_rxgen_decode_crc_data(25),
      I3 => BU2_U0_G_RX_rxgen_decode_crc_data(3),
      O => BU2_U0_G_RX_rxgen_calculate_crc_rx_crc32_64_091_xo_0_Q
    );
  BU2_U0_G_RX_rxgen_calculate_crc_rx_crc32_64_085_xo_0_1 : LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_decode_crc_data(3),
      I1 => BU2_U0_G_RX_rxgen_decode_crc_data(31),
      I2 => BU2_U0_G_RX_rxgen_decode_crc_data(17),
      I3 => BU2_U0_G_RX_rxgen_decode_crc_data(5),
      O => BU2_U0_G_RX_rxgen_calculate_crc_rx_crc32_64_085_xo_0_Q
    );
  BU2_U0_G_RX_rxgen_calculate_crc_rx_crc32_64_079_xo_0_1 : LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_decode_crc_data(9),
      I1 => BU2_U0_G_RX_rxgen_decode_crc_data(18),
      I2 => BU2_U0_G_RX_rxgen_decode_crc_data(30),
      I3 => BU2_U0_G_RX_rxgen_decode_crc_data(7),
      O => BU2_U0_G_RX_rxgen_calculate_crc_rx_crc32_64_079_xo(0)
    );
  BU2_U0_G_RX_rxgen_calculate_crc_Mxor_xor0100_Result1 : LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_decode_crc_data(12),
      I1 => BU2_U0_G_RX_rxgen_decode_crc_data(28),
      I2 => BU2_U0_G_RX_rxgen_decode_crc_data(25),
      I3 => BU2_U0_G_RX_rxgen_decode_crc_data(4),
      O => BU2_U0_G_RX_rxgen_calculate_crc_xor0100
    );
  BU2_U0_G_RX_rxgen_calculate_crc_rx_crc32_64_080_xo_1_1 : LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_decode_crc_data(33),
      I1 => BU2_U0_G_RX_rxgen_decode_crc_data(42),
      I2 => BU2_U0_G_RX_rxgen_decode_crc_data(54),
      I3 => BU2_U0_G_RX_rxgen_decode_crc_data(63),
      O => BU2_U0_G_RX_rxgen_calculate_crc_rx_crc32_64_080_xo_1_Q
    );
  BU2_U0_G_RX_rxgen_calculate_crc_rx_crc32_64_096_xo_4_1 : LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_decode_crc_data(47),
      I1 => BU2_U0_G_RX_rxgen_decode_crc_data(48),
      I2 => BU2_U0_G_RX_rxgen_decode_crc_data(36),
      I3 => BU2_U0_G_RX_rxgen_decode_crc_data(43),
      O => BU2_U0_G_RX_rxgen_calculate_crc_rx_crc32_64_096_xo_4_Q
    );
  BU2_U0_G_RX_rxgen_calculate_crc_rx_crc32_64_092_xo_4_1 : LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_decode_crc_data(33),
      I1 => BU2_U0_G_RX_rxgen_decode_crc_data(42),
      I2 => BU2_U0_G_RX_rxgen_decode_crc_data(55),
      I3 => BU2_U0_G_RX_rxgen_decode_crc_data(59),
      O => BU2_U0_G_RX_rxgen_calculate_crc_rx_crc32_64_092_xo_4_Q
    );
  BU2_U0_G_RX_rxgen_calculate_crc_rx_crc32_64_087_xo_4_1 : LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_decode_crc_data(49),
      I1 => BU2_U0_G_RX_rxgen_decode_crc_data(60),
      I2 => BU2_U0_G_RX_rxgen_decode_crc_data(56),
      I3 => BU2_U0_G_RX_rxgen_decode_crc_data(61),
      O => BU2_U0_G_RX_rxgen_calculate_crc_rx_crc32_64_087_xo_4_Q
    );
  BU2_U0_G_RX_rxgen_calculate_crc_rx_crc32_64_0157_xo_4_1 : LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_calculate_crc_reg1(0),
      I1 => BU2_U0_G_RX_rxgen_calculate_crc_reg1(28),
      I2 => BU2_U0_G_RX_rxgen_calculate_crc_seta(3),
      I3 => BU2_U0_G_RX_rxgen_calculate_crc_setb(3),
      O => BU2_U0_G_RX_rxgen_calculate_crc_rx_crc32_64_0157_xo_4_Q
    );
  BU2_U0_G_RX_rxgen_calculate_crc_rx_crc32_64_0158_xo_4_1 : LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_calculate_crc_reg1(14),
      I1 => BU2_U0_G_RX_rxgen_calculate_crc_reg1(17),
      I2 => BU2_U0_G_RX_rxgen_calculate_crc_seta(1),
      I3 => BU2_U0_G_RX_rxgen_calculate_crc_setb(1),
      O => BU2_U0_G_RX_rxgen_calculate_crc_rx_crc32_64_0158_xo_4_Q
    );
  BU2_U0_G_RX_rxgen_calculate_crc_rx_crc32_64_014_xo_4_1 : LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_calculate_crc_reg1(14),
      I1 => BU2_U0_G_RX_rxgen_calculate_crc_reg1(26),
      I2 => BU2_U0_G_RX_rxgen_calculate_crc_seta(18),
      I3 => BU2_U0_G_RX_rxgen_calculate_crc_setb(18),
      O => BU2_U0_G_RX_rxgen_calculate_crc_rx_crc32_64_014_xo_4_Q
    );
  BU2_U0_G_RX_rxgen_calculate_crc_rx_crc32_64_0145_xo_4_1 : LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_calculate_crc_reg1(15),
      I1 => BU2_U0_G_RX_rxgen_calculate_crc_reg1(20),
      I2 => BU2_U0_G_RX_rxgen_calculate_crc_seta(31),
      I3 => BU2_U0_G_RX_rxgen_calculate_crc_setb(31),
      O => BU2_U0_G_RX_rxgen_calculate_crc_rx_crc32_64_0145_xo_4_Q
    );
  BU2_U0_G_RX_rxgen_calculate_crc_rx_crc32_64_0132_xo_4_1 : LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_calculate_crc_reg1(14),
      I1 => BU2_U0_G_RX_rxgen_calculate_crc_reg1(20),
      I2 => BU2_U0_G_RX_rxgen_calculate_crc_seta(12),
      I3 => BU2_U0_G_RX_rxgen_calculate_crc_setb(12),
      O => BU2_U0_G_RX_rxgen_calculate_crc_rx_crc32_64_0132_xo_4_Q
    );
  BU2_U0_G_RX_rxgen_calculate_crc_rx_crc32_64_0124_xo_4_1 : LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_decode_crc_data(58),
      I1 => BU2_U0_G_RX_rxgen_decode_crc_data(61),
      I2 => BU2_U0_G_RX_rxgen_decode_crc_data(34),
      I3 => BU2_U0_G_RX_rxgen_decode_crc_data(39),
      O => BU2_U0_G_RX_rxgen_calculate_crc_rx_crc32_64_0124_xo_4_Q
    );
  BU2_U0_G_RX_rxgen_calculate_crc_rx_crc32_64_0110_xo_4_1 : LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_decode_crc_data(46),
      I1 => BU2_U0_G_RX_rxgen_decode_crc_data(62),
      I2 => BU2_U0_G_RX_rxgen_decode_crc_data(45),
      I3 => BU2_U0_G_RX_rxgen_decode_crc_data(61),
      O => BU2_U0_G_RX_rxgen_calculate_crc_rx_crc32_64_0110_xo_4_Q
    );
  BU2_U0_G_RX_rxgen_calculate_crc_rx_crc32_64_0108_xo_4_1 : LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_decode_crc_data(35),
      I1 => BU2_U0_G_RX_rxgen_decode_crc_data(38),
      I2 => BU2_U0_G_RX_rxgen_decode_crc_data(36),
      I3 => BU2_U0_G_RX_rxgen_decode_crc_data(41),
      O => BU2_U0_G_RX_rxgen_calculate_crc_rx_crc32_64_0108_xo_4_Q
    );
  BU2_U0_G_RX_rxgen_calculate_crc_rx_crc32_64_026_xo_1_1 : LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_decode_crc_data(48),
      I1 => BU2_U0_G_RX_rxgen_decode_crc_data(59),
      I2 => BU2_U0_G_RX_rxgen_decode_crc_data(43),
      I3 => BU2_U0_G_RX_rxgen_decode_crc_data(55),
      O => BU2_U0_G_RX_rxgen_calculate_crc_xor0128
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_TX_CRC32_64_0155_xo_0_1 : LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crcgen_reg1(6),
      I1 => BU2_U0_G_TX_txgen_testgenframe_crcgen_reg1(20),
      I2 => BU2_U0_G_TX_txgen_testgenframe_crcgen_reg1(30),
      O => BU2_U0_G_TX_txgen_testgenframe_crcgen_TX_CRC32_64_0155_xo_0_Q
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_TX_CRC32_64_07_xo_2_1 : LUT3
    generic map(
      INIT => X"96"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(12),
      I1 => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(23),
      I2 => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(21),
      O => BU2_U0_G_TX_txgen_testgenframe_crcgen_TX_CRC32_64_07_xo(2)
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_TX_CRC32_64_04_xo_2_1 : LUT3
    generic map(
      INIT => X"96"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(50),
      I1 => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(54),
      I2 => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(36),
      O => BU2_U0_G_TX_txgen_testgenframe_crcgen_TX_CRC32_64_04_xo_2_Q
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_Mxor_xor0141_Result1 : LUT3
    generic map(
      INIT => X"96"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(58),
      I1 => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(61),
      I2 => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(50),
      O => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0141
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_TX_CRC32_64_03_xo_2_1 : LUT3
    generic map(
      INIT => X"96"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(32),
      I1 => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(47),
      I2 => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(53),
      O => BU2_U0_G_TX_txgen_testgenframe_crcgen_TX_CRC32_64_03_xo_2_Q
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_Mxor_xor0238_Result1 : LUT3
    generic map(
      INIT => X"96"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(1),
      I1 => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(14),
      I2 => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(7),
      O => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0238
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_Mxor_xor0282_Result1 : LUT3
    generic map(
      INIT => X"96"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(52),
      I1 => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(59),
      I2 => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(62),
      O => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0282
    );
  BU2_U0_G_RX_rxgen_calculate_crc_rx_crc32_64_0129_xo_0_1 : LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_calculate_crc_reg1(6),
      I1 => BU2_U0_G_RX_rxgen_calculate_crc_reg1(20),
      I2 => BU2_U0_G_RX_rxgen_calculate_crc_reg1(30),
      O => BU2_U0_G_RX_rxgen_calculate_crc_rx_crc32_64_0129_xo_0_Q
    );
  BU2_U0_G_RX_rxgen_calculate_crc_rx_crc32_64_085_xo_2_1 : LUT3
    generic map(
      INIT => X"96"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_decode_crc_data(16),
      I1 => BU2_U0_G_RX_rxgen_decode_crc_data(24),
      I2 => BU2_U0_G_RX_rxgen_decode_crc_data(26),
      O => BU2_U0_G_RX_rxgen_calculate_crc_rx_crc32_64_085_xo_2_Q
    );
  BU2_U0_G_RX_rxgen_calculate_crc_rx_crc32_64_07_xo_2_1 : LUT3
    generic map(
      INIT => X"96"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_decode_crc_data(12),
      I1 => BU2_U0_G_RX_rxgen_decode_crc_data(23),
      I2 => BU2_U0_G_RX_rxgen_decode_crc_data(21),
      O => BU2_U0_G_RX_rxgen_calculate_crc_rx_crc32_64_07_xo(2)
    );
  BU2_U0_G_RX_rxgen_calculate_crc_rx_crc32_64_03_xo_2_1 : LUT3
    generic map(
      INIT => X"96"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_decode_crc_data(32),
      I1 => BU2_U0_G_RX_rxgen_decode_crc_data(47),
      I2 => BU2_U0_G_RX_rxgen_decode_crc_data(53),
      O => BU2_U0_G_RX_rxgen_calculate_crc_rx_crc32_64_03_xo_2_Q
    );
  BU2_U0_G_RX_rxgen_calculate_crc_rx_crc32_64_05_xo_2_1 : LUT3
    generic map(
      INIT => X"96"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_decode_crc_data(50),
      I1 => BU2_U0_G_RX_rxgen_decode_crc_data(54),
      I2 => BU2_U0_G_RX_rxgen_decode_crc_data(36),
      O => BU2_U0_G_RX_rxgen_calculate_crc_rx_crc32_64_05_xo_2_Q
    );
  BU2_U0_G_RX_rxgen_calculate_crc_Mxor_xor0106_Result1 : LUT3
    generic map(
      INIT => X"96"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_decode_crc_data(58),
      I1 => BU2_U0_G_RX_rxgen_decode_crc_data(61),
      I2 => BU2_U0_G_RX_rxgen_decode_crc_data(50),
      O => BU2_U0_G_RX_rxgen_calculate_crc_xor0106
    );
  BU2_U0_G_RX_rxgen_calculate_crc_Mxor_xor0203_Result1 : LUT3
    generic map(
      INIT => X"96"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_decode_crc_data(1),
      I1 => BU2_U0_G_RX_rxgen_decode_crc_data(14),
      I2 => BU2_U0_G_RX_rxgen_decode_crc_data(7),
      O => BU2_U0_G_RX_rxgen_calculate_crc_xor0203
    );
  BU2_U0_G_RX_rxgen_calculate_crc_Mxor_xor0247_Result1 : LUT3
    generic map(
      INIT => X"96"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_decode_crc_data(52),
      I1 => BU2_U0_G_RX_rxgen_decode_crc_data(59),
      I2 => BU2_U0_G_RX_rxgen_decode_crc_data(62),
      O => BU2_U0_G_RX_rxgen_calculate_crc_xor0247
    );
  BU2_U0_G_FLOWCONTROL_flwctrl_tx_and00001 : LUT3
    generic map(
      INIT => X"02"
    )
    port map (
      I0 => BU2_U0_G_FLOWCONTROL_flwctrl_tx_pause_req_int_265,
      I1 => BU2_U0_G_FLOWCONTROL_flwctrl_tx_state_count_FFd1_257,
      I2 => BU2_U0_G_FLOWCONTROL_flwctrl_tx_state_count_FFd2_256,
      O => BU2_U0_G_FLOWCONTROL_flwctrl_tx_and0000
    );
  BU2_U0_G_TX_txgen_testgenio_mux0186_2_11 : LUT4
    generic map(
      INIT => X"A2AA"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenio_byte_count_out(11),
      I1 => NlwRenamedSig_OI_tx_statistics_vector_19_Q,
      I2 => BU2_U0_G_TX_txgen_testgenio_int_crc_mode_300,
      I3 => BU2_U0_G_TX_txgen_testgenio_reg_reg_reg_max_305,
      O => BU2_U0_G_TX_txgen_testgenio_N11
    );
  BU2_U0_G_TX_txgen_testgenio_mux0190_SW0 : LUT3
    generic map(
      INIT => X"FB"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenio_start_ifg_332,
      I1 => BU2_U0_G_TX_txgen_testgenio_count(3),
      I2 => BU2_U0_G_TX_txgen_testgenio_first_tx_cycle_325,
      O => BU2_N1792
    );
  BU2_U0_G_TX_txgen_testgentx_byte0_4_21 : LUT4
    generic map(
      INIT => X"F7A2"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgentx_enablepreamble_0_Q,
      I1 => BU2_U0_G_TX_txgen_preamble_en_reg_357,
      I2 => BU2_U0_G_TX_txgen_testgentx_start_in_0_348,
      I3 => BU2_U0_G_TX_txgen_testgentx_terminate(0),
      O => BU2_U0_G_TX_txgen_testgentx_N29
    );
  BU2_U0_G_FLOWCONTROL_flwctrl_tx_data_out_39_1 : LUT4
    generic map(
      INIT => X"7340"
    )
    port map (
      I0 => BU2_U0_G_FLOWCONTROL_flwctrl_tx_data_count(1),
      I1 => BU2_U0_G_FLOWCONTROL_flwctrl_tx_mux_control_state_FFd2_258,
      I2 => BU2_U0_G_FLOWCONTROL_flwctrl_tx_data_count(0),
      I3 => BU2_U0_G_FLOWCONTROL_flwctrl_tx_data_int(39),
      O => BU2_U0_int_tx_data(39)
    );
  BU2_U0_G_FLOWCONTROL_flwctrl_tx_data_out_35_1 : LUT4
    generic map(
      INIT => X"7340"
    )
    port map (
      I0 => BU2_U0_G_FLOWCONTROL_flwctrl_tx_data_count(1),
      I1 => BU2_U0_G_FLOWCONTROL_flwctrl_tx_mux_control_state_FFd2_258,
      I2 => BU2_U0_G_FLOWCONTROL_flwctrl_tx_data_count(0),
      I3 => BU2_U0_G_FLOWCONTROL_flwctrl_tx_data_int(35),
      O => BU2_U0_int_tx_data(35)
    );
  BU2_U0_G_FLOWCONTROL_flwctrl_tx_data_out_43_1 : LUT4
    generic map(
      INIT => X"7340"
    )
    port map (
      I0 => BU2_U0_G_FLOWCONTROL_flwctrl_tx_data_count(1),
      I1 => BU2_U0_G_FLOWCONTROL_flwctrl_tx_mux_control_state_FFd2_258,
      I2 => BU2_U0_G_FLOWCONTROL_flwctrl_tx_data_count(0),
      I3 => BU2_U0_G_FLOWCONTROL_flwctrl_tx_data_int(43),
      O => BU2_U0_int_tx_data(43)
    );
  BU2_U0_G_FLOWCONTROL_flwctrl_tx_data_out_40_1 : LUT4
    generic map(
      INIT => X"5702"
    )
    port map (
      I0 => BU2_U0_G_FLOWCONTROL_flwctrl_tx_mux_control_state_FFd2_258,
      I1 => BU2_U0_G_FLOWCONTROL_flwctrl_tx_data_count(1),
      I2 => BU2_U0_G_FLOWCONTROL_flwctrl_tx_data_count(0),
      I3 => BU2_U0_G_FLOWCONTROL_flwctrl_tx_data_int(40),
      O => BU2_U0_int_tx_data(40)
    );
  BU2_U0_G_TX_txgen_testgentx_byte4_6_11 : LUT3
    generic map(
      INIT => X"72"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgentx_enablepreamble_4_Q,
      I1 => BU2_U0_G_TX_txgen_testgentx_start_in_0_348,
      I2 => BU2_U0_G_TX_txgen_testgentx_terminate(4),
      O => BU2_U0_G_TX_txgen_testgentx_N62
    );
  BU2_U0_G_FLOWCONTROL_flwctrl_tx_start_out1 : LUT4
    generic map(
      INIT => X"AE04"
    )
    port map (
      I0 => BU2_U0_G_FLOWCONTROL_flwctrl_tx_mux_control_state_FFd2_258,
      I1 => BU2_U0_G_FLOWCONTROL_flwctrl_tx_start_reg_264,
      I2 => BU2_U0_G_FLOWCONTROL_flwctrl_tx_start_disable_261,
      I3 => BU2_U0_G_FLOWCONTROL_flwctrl_tx_start_control_262,
      O => BU2_U0_start_reg
    );
  BU2_U0_G_FLOWCONTROL_flwctrl_tx_mux_control_state_FFd2_In1 : LUT4
    generic map(
      INIT => X"4446"
    )
    port map (
      I0 => BU2_U0_G_FLOWCONTROL_flwctrl_tx_mux_control_state_FFd1_259,
      I1 => BU2_U0_G_FLOWCONTROL_flwctrl_tx_mux_control_state_FFd2_258,
      I2 => BU2_U0_G_FLOWCONTROL_flwctrl_tx_state_count_FFd1_257,
      I3 => BU2_U0_G_FLOWCONTROL_flwctrl_tx_state_count_FFd2_256,
      O => BU2_U0_G_FLOWCONTROL_flwctrl_tx_mux0005
    );
  BU2_U0_G_TX_txgen_testgentx_mux01238 : LUT3
    generic map(
      INIT => X"72"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgentx_enablepreamble_4_Q,
      I1 => BU2_U0_G_TX_txgen_testgentx_start_in_0_348,
      I2 => BU2_U0_G_TX_txgen_testgentx_terminate(5),
      O => BU2_U0_G_TX_txgen_testgentx_mux0123
    );
  BU2_U0_G_TX_txgen_testgentx_mux01248 : LUT3
    generic map(
      INIT => X"72"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgentx_enablepreamble_4_Q,
      I1 => BU2_U0_G_TX_txgen_testgentx_start_in_0_348,
      I2 => BU2_U0_G_TX_txgen_testgentx_terminate(6),
      O => BU2_U0_G_TX_txgen_testgentx_mux0124
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_mux0123_SW0 : LUT4
    generic map(
      INIT => X"9669"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0395,
      I1 => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0298,
      I2 => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0299,
      I3 => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0383,
      O => BU2_N5836
    );
  BU2_U0_G_TX_txgen_testgenio_tx_valid1 : LUT4
    generic map(
      INIT => X"0080"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenio_ifs_start_340,
      I1 => BU2_U0_G_TX_txgen_testgenio_tx_state_FFd2_267,
      I2 => BU2_U0_G_TX_txgen_testgenio_start_ifg_332,
      I3 => BU2_U0_G_TX_txgen_testgenio_tx_state_FFd3_269,
      O => BU2_U0_G_TX_txgen_testgenio_tx_valid
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_TX_CRC32_64_075_xo_1_1 : LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0298,
      I1 => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0299,
      I2 => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0395,
      I3 => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0383,
      O => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0295
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_TX_CRC32_64_0140_xo_0_1 : LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(7),
      I1 => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(17),
      I2 => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(4),
      I3 => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(9),
      O => BU2_U0_G_TX_txgen_testgenframe_crcgen_TX_CRC32_64_0140_xo_0_Q
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_TX_CRC32_64_057_xo_1_1 : LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(4),
      I1 => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(7),
      I2 => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(0),
      I3 => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(14),
      O => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0214
    );
  BU2_U0_G_RX_rxgen_calculate_crc_rx_crc32_64_0123_xo_0_1 : LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_decode_crc_data(14),
      I1 => BU2_U0_G_RX_rxgen_decode_crc_data(17),
      I2 => BU2_U0_G_RX_rxgen_decode_crc_data(30),
      I3 => BU2_U0_G_RX_rxgen_decode_crc_data(7),
      O => BU2_U0_G_RX_rxgen_calculate_crc_rx_crc32_64_0123_xo_0_Q
    );
  BU2_U0_G_RX_rxgen_calculate_crc_rx_crc32_64_0115_xo_0_1 : LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_decode_crc_data(7),
      I1 => BU2_U0_G_RX_rxgen_decode_crc_data(17),
      I2 => BU2_U0_G_RX_rxgen_decode_crc_data(4),
      I3 => BU2_U0_G_RX_rxgen_decode_crc_data(9),
      O => BU2_U0_G_RX_rxgen_calculate_crc_rx_crc32_64_0115_xo_0_Q
    );
  BU2_U0_G_RX_rxgen_calculate_crc_rx_crc32_64_037_xo_1_1 : LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_decode_crc_data(4),
      I1 => BU2_U0_G_RX_rxgen_decode_crc_data(7),
      I2 => BU2_U0_G_RX_rxgen_decode_crc_data(0),
      I3 => BU2_U0_G_RX_rxgen_decode_crc_data(14),
      O => BU2_U0_G_RX_rxgen_calculate_crc_xor0179
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_TX_CRC32_64_0154_xo_0_1 : LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crcgen_reg1(14),
      I1 => BU2_U0_G_TX_txgen_testgenframe_crcgen_reg1(12),
      I2 => BU2_U0_G_TX_txgen_testgenframe_crcgen_reg1(25),
      O => BU2_U0_G_TX_txgen_testgenframe_crcgen_TX_CRC32_64_0154_xo_0_Q
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_Mxor_xor0172_Result1 : LUT3
    generic map(
      INIT => X"96"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(51),
      I1 => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(54),
      I2 => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(47),
      O => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0172
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_Mxor_xor0279_Result1 : LUT3
    generic map(
      INIT => X"96"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(2),
      I1 => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(15),
      I2 => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(4),
      O => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0279
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_Mxor_xor0337_Result1 : LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crcgen_reg1(13),
      I1 => BU2_U0_G_TX_txgen_testgenframe_crcgen_reg1(25),
      I2 => BU2_U0_G_TX_txgen_testgenframe_crcgen_reg1(18),
      O => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0337
    );
  BU2_U0_G_RX_rxgen_calculate_crc_Mxor_xor0137_Result1 : LUT3
    generic map(
      INIT => X"96"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_decode_crc_data(51),
      I1 => BU2_U0_G_RX_rxgen_decode_crc_data(54),
      I2 => BU2_U0_G_RX_rxgen_decode_crc_data(47),
      O => BU2_U0_G_RX_rxgen_calculate_crc_xor0137
    );
  BU2_U0_G_RX_rxgen_calculate_crc_Mxor_xor0235_Result1 : LUT3
    generic map(
      INIT => X"96"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_decode_crc_data(16),
      I1 => BU2_U0_G_RX_rxgen_decode_crc_data(24),
      I2 => BU2_U0_G_RX_rxgen_decode_crc_data(3),
      O => BU2_U0_G_RX_rxgen_calculate_crc_xor0235
    );
  BU2_U0_G_RX_rxgen_calculate_crc_Mxor_xor0244_Result1 : LUT3
    generic map(
      INIT => X"96"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_decode_crc_data(2),
      I1 => BU2_U0_G_RX_rxgen_decode_crc_data(15),
      I2 => BU2_U0_G_RX_rxgen_decode_crc_data(4),
      O => BU2_U0_G_RX_rxgen_calculate_crc_xor0244
    );
  BU2_U0_G_RX_rxgen_calculate_crc_Mxor_xor0292_Result1 : LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_calculate_crc_reg1(13),
      I1 => BU2_U0_G_RX_rxgen_calculate_crc_reg1(25),
      I2 => BU2_U0_G_RX_rxgen_calculate_crc_reg1(18),
      O => BU2_U0_G_RX_rxgen_calculate_crc_xor0292
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_Mxor_xor0254_Result1 : LUT3
    generic map(
      INIT => X"96"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(16),
      I1 => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(18),
      I2 => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(6),
      O => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0254
    );
  BU2_U0_G_RX_rxgen_calculate_crc_Mxor_xor0219_Result1 : LUT3
    generic map(
      INIT => X"96"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_decode_crc_data(16),
      I1 => BU2_U0_G_RX_rxgen_decode_crc_data(18),
      I2 => BU2_U0_G_RX_rxgen_decode_crc_data(6),
      O => BU2_U0_G_RX_rxgen_calculate_crc_xor0219
    );
  BU2_U0_G_FLOWCONTROL_flwctrl_tx_mux_control_state_FFd1_In66 : LUT4
    generic map(
      INIT => X"0C08"
    )
    port map (
      I0 => BU2_U0_G_FLOWCONTROL_flwctrl_tx_state_count_FFd1_257,
      I1 => BU2_U0_G_FLOWCONTROL_flwctrl_tx_mux_control_state_FFd1_259,
      I2 => BU2_U0_G_FLOWCONTROL_flwctrl_tx_mux_control_state_FFd2_258,
      I3 => BU2_U0_G_FLOWCONTROL_flwctrl_tx_state_count_FFd2_256,
      O => BU2_U0_G_FLOWCONTROL_flwctrl_tx_mux_control_state_FFd1_In_map3794
    );
  BU2_U0_G_TX_txgen_testgenio_and0001_inv : LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenio_tx_state_FFd1_268,
      I1 => BU2_U0_G_TX_txgen_testgenio_counta(1),
      I2 => BU2_U0_G_TX_txgen_testgenio_counta(2),
      I3 => BU2_U0_G_TX_txgen_testgenio_counta(0),
      O => BU2_U0_G_TX_txgen_testgenio_N29
    );
  BU2_U0_G_TX_txgen_testgenio_and0013_mmx_out4_SW0_SW0_SW0 : LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenio_int_crc_mode_300,
      I1 => BU2_U0_G_TX_txgen_testgenio_int_ifg_delay_lane(0),
      I2 => BU2_U0_G_TX_txgen_testgenio_ifg_delay_is_4_319,
      I3 => BU2_U0_G_TX_txgen_testgenio_int_ifg_delay_lane(1),
      O => BU2_N6190
    );
  BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_pause_tx_pause_control_i_pause_count_Eqn_141 : LUT4
    generic map(
      INIT => X"A2AA"
    )
    port map (
      I0 => BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_pause_tx_pause_control_i_pause_count(14),
      I1 => BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_pause_tx_pause_control_i_good_frame_in_tx_252,
      I2 => BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_pause_tx_pause_control_i_good_frame_in_tx_reg_251,
      I3 => BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_pause_rx_pause_control_i_pause_req_to_tx_113,
      O => BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_pause_tx_pause_control_i_pause_count_Eqn_14
    );
  BU2_U0_G_TX_txgen_testgenio_Msub_addsub0002_cy_4_11 : LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenio_int_ifg_delay_lane(5),
      I1 => BU2_U0_G_TX_txgen_testgenio_int_ifg_delay_lane(4),
      I2 => BU2_U0_G_TX_txgen_testgenio_int_ifg_delay_lane(3),
      I3 => BU2_U0_G_TX_txgen_testgenio_int_ifg_delay_lane(2),
      O => BU2_U0_G_TX_txgen_testgenio_Msub_addsub0002_cy(4)
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_TX_CRC32_64_083_xo_1_1 : LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crcgen_reg1(18),
      I1 => BU2_U0_G_TX_txgen_testgenframe_crcgen_reg1(22),
      I2 => BU2_U0_G_TX_txgen_testgenframe_crcgen_reg1(12),
      I3 => BU2_U0_G_TX_txgen_testgenframe_crcgen_reg1(19),
      O => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0321
    );
  BU2_U0_G_RX_rxgen_calculate_crc_rx_crc32_64_059_xo_1_1 : LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_calculate_crc_reg1(18),
      I1 => BU2_U0_G_RX_rxgen_calculate_crc_reg1(22),
      I2 => BU2_U0_G_RX_rxgen_calculate_crc_reg1(12),
      I3 => BU2_U0_G_RX_rxgen_calculate_crc_reg1(19),
      O => BU2_U0_G_RX_rxgen_calculate_crc_xor0276
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_Mxor_xor0348_Result1 : LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crcgen_reg1(2),
      I1 => BU2_U0_G_TX_txgen_testgenframe_crcgen_reg1(28),
      I2 => BU2_U0_G_TX_txgen_testgenframe_crcgen_reg1(23),
      O => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0348
    );
  BU2_U0_G_RX_rxgen_calculate_crc_Mxor_xor0303_Result1 : LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_calculate_crc_reg1(2),
      I1 => BU2_U0_G_RX_rxgen_calculate_crc_reg1(28),
      I2 => BU2_U0_G_RX_rxgen_calculate_crc_reg1(23),
      O => BU2_U0_G_RX_rxgen_calculate_crc_xor0303
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_Mxor_xor0324_Result1 : LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crcgen_reg1(8),
      I1 => BU2_U0_G_TX_txgen_testgenframe_crcgen_reg1(23),
      I2 => BU2_U0_G_TX_txgen_testgenframe_crcgen_reg1(11),
      O => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0324
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_Mxor_xor0341_Result1 : LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crcgen_reg1(21),
      I1 => BU2_U0_G_TX_txgen_testgenframe_crcgen_reg1(23),
      I2 => BU2_U0_G_TX_txgen_testgenframe_crcgen_reg1(28),
      O => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0341
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_Mxor_xor0360_Result1 : LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crcgen_reg1(5),
      I1 => BU2_U0_G_TX_txgen_testgenframe_crcgen_reg1(7),
      I2 => BU2_U0_G_TX_txgen_testgenframe_crcgen_reg1(0),
      O => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0360
    );
  BU2_U0_G_RX_rxgen_calculate_crc_Mxor_xor0296_Result1 : LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_calculate_crc_reg1(21),
      I1 => BU2_U0_G_RX_rxgen_calculate_crc_reg1(23),
      I2 => BU2_U0_G_RX_rxgen_calculate_crc_reg1(28),
      O => BU2_U0_G_RX_rxgen_calculate_crc_xor0296
    );
  BU2_U0_G_RX_rxgen_calculate_crc_Mxor_xor0315_Result1 : LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_calculate_crc_reg1(5),
      I1 => BU2_U0_G_RX_rxgen_calculate_crc_reg1(7),
      I2 => BU2_U0_G_RX_rxgen_calculate_crc_reg1(0),
      O => BU2_U0_G_RX_rxgen_calculate_crc_xor0315
    );
  BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_pause_tx_pause_control_i_pause_count_Eqn_131 : LUT4
    generic map(
      INIT => X"A2AA"
    )
    port map (
      I0 => BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_pause_tx_pause_control_i_pause_count(13),
      I1 => BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_pause_tx_pause_control_i_good_frame_in_tx_252,
      I2 => BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_pause_tx_pause_control_i_good_frame_in_tx_reg_251,
      I3 => BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_pause_rx_pause_control_i_pause_req_to_tx_113,
      O => BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_pause_tx_pause_control_i_pause_count_Eqn_13
    );
  BU2_U0_G_RX_rxgen_decode_and0002 : LUT4
    generic map(
      INIT => X"0008"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_decode_N60,
      I1 => BU2_U0_G_RX_rxgen_decode_rx_errors_stage1(7),
      I2 => BU2_U0_G_RX_rxgen_decode_terminate_flags(3),
      I3 => BU2_N6320,
      O => BU2_U0_G_RX_rxgen_decode_and0002_201
    );
  BU2_U0_G_RX_rxgen_decode_and0002_SW1 : LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_decode_terminate_flags(2),
      I1 => BU2_U0_G_RX_rxgen_decode_terminate_flags(6),
      I2 => BU2_U0_G_RX_rxgen_decode_terminate_flags(5),
      I3 => BU2_U0_G_RX_rxgen_decode_terminate_flags(4),
      O => BU2_N6320
    );
  BU2_U0_G_RX_rxgen_error_detection_and0000 : LUT4
    generic map(
      INIT => X"0080"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_error_detection_and00001_map2824,
      I1 => BU2_U0_G_RX_rxgen_error_detection_and00001_map2818,
      I2 => BU2_U0_G_RX_rxgen_decode_counter(3),
      I3 => BU2_N6318,
      O => BU2_U0_G_RX_rxgen_error_detection_and0000_174
    );
  BU2_U0_G_RX_rxgen_error_detection_and0000_SW1 : LUT3
    generic map(
      INIT => X"FE"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_decode_counter(4),
      I1 => BU2_U0_G_RX_rxgen_rxc_sync_reg1(6),
      I2 => NlwRenamedSig_OI_rx_statistics_vector_21_Q,
      O => BU2_N6318
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_mux0126 : LUT4
    generic map(
      INIT => X"7D28"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crcgen_enable_shift8_89,
      I1 => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0387,
      I2 => BU2_N6316,
      I3 => BU2_U0_G_TX_txgen_testgenframe_crcgen_reg1(27),
      O => BU2_U0_G_TX_txgen_testgenframe_crcgen_mux0126_120
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_mux0106 : LUT4
    generic map(
      INIT => X"7D28"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crcgen_enable_shift8_89,
      I1 => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0300,
      I2 => BU2_N6314,
      I3 => BU2_U0_G_TX_txgen_testgenframe_crcgen_reg1(11),
      O => BU2_U0_G_TX_txgen_testgenframe_crcgen_mux0106_127
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_mux0106_SW1 : LUT4
    generic map(
      INIT => X"9669"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0298,
      I1 => BU2_U0_G_TX_txgen_testgenframe_crcgen_reg2(25),
      I2 => BU2_U0_G_TX_txgen_testgenframe_crcgen_last_data_reg(6),
      I3 => BU2_U0_G_TX_txgen_testgenframe_crcgen_reg2(3),
      O => BU2_N6314
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_mux0102 : LUT4
    generic map(
      INIT => X"7D28"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crcgen_enable_shift8_89,
      I1 => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0300,
      I2 => BU2_N6312,
      I3 => BU2_U0_G_TX_txgen_testgenframe_crcgen_reg1(8),
      O => BU2_U0_G_TX_txgen_testgenframe_crcgen_mux0102_132
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_mux0102_SW1 : LUT4
    generic map(
      INIT => X"9669"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0298,
      I1 => BU2_U0_G_TX_txgen_testgenframe_crcgen_reg2(25),
      I2 => BU2_U0_G_TX_txgen_testgenframe_crcgen_last_data_reg(6),
      I3 => BU2_U0_G_TX_txgen_testgenframe_crcgen_reg2(0),
      O => BU2_N6312
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_TX_CRC32_64_0181_xo_3_1 : LUT4
    generic map(
      INIT => X"9669"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0452,
      I1 => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0444,
      I2 => BU2_U0_G_TX_txgen_testgenframe_crcgen_reg1(5),
      I3 => BU2_N6310,
      O => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0305
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_TX_CRC32_64_0181_xo_3_1_SW0 : LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crcgen_reg1(26),
      I1 => BU2_U0_G_TX_txgen_testgenframe_crcgen_reg1(21),
      I2 => BU2_U0_G_TX_txgen_testgenframe_crcgen_reg1(15),
      I3 => BU2_U0_G_TX_txgen_testgenframe_crcgen_reg1(12),
      O => BU2_N6310
    );
  BU2_U0_G_RX_rxgen_calculate_crc_rx_crc32_64_0153_xo_3_1 : LUT4
    generic map(
      INIT => X"9669"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_calculate_crc_xor0370,
      I1 => BU2_U0_G_RX_rxgen_calculate_crc_xor0362,
      I2 => BU2_U0_G_RX_rxgen_calculate_crc_reg1(5),
      I3 => BU2_N6308,
      O => BU2_U0_G_RX_rxgen_calculate_crc_xor0260
    );
  BU2_U0_G_RX_rxgen_calculate_crc_rx_crc32_64_0153_xo_3_1_SW0 : LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_calculate_crc_reg1(21),
      I1 => BU2_U0_G_RX_rxgen_calculate_crc_reg1(15),
      I2 => BU2_U0_G_RX_rxgen_calculate_crc_reg1(12),
      I3 => BU2_U0_G_RX_rxgen_calculate_crc_reg1(26),
      O => BU2_N6308
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_TX_CRC32_64_0128_xo_4_1 : LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0214,
      I1 => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0197,
      I2 => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0213,
      I3 => BU2_N6304,
      O => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0031
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_TX_CRC32_64_0128_xo_4_1_SW0 : LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0206,
      I1 => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(2),
      I2 => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(17),
      I3 => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(22),
      O => BU2_N6304
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_not01071_SW0 : LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0311,
      I1 => BU2_U0_G_TX_txgen_testgenframe_crcgen_TX_CRC32_64_0156_xo(5),
      I2 => BU2_U0_G_TX_txgen_testgenframe_crcgen_reg1(8),
      I3 => BU2_U0_G_TX_txgen_testgenframe_crcgen_reg1(23),
      O => BU2_N6302
    );
  BU2_U0_G_RX_rxgen_calculate_crc_rx_crc32_64_0103_xo_4_1 : LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_calculate_crc_xor0179,
      I1 => BU2_U0_G_RX_rxgen_calculate_crc_xor0162,
      I2 => BU2_U0_G_RX_rxgen_calculate_crc_xor0178,
      I3 => BU2_N6300,
      O => BU2_U0_G_RX_rxgen_calculate_crc_xor0031
    );
  BU2_U0_G_RX_rxgen_calculate_crc_rx_crc32_64_0103_xo_4_1_SW0 : LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_calculate_crc_xor0171,
      I1 => BU2_U0_G_RX_rxgen_decode_crc_data(2),
      I2 => BU2_U0_G_RX_rxgen_decode_crc_data(17),
      I3 => BU2_U0_G_RX_rxgen_decode_crc_data(22),
      O => BU2_N6300
    );
  BU2_U0_G_TX_txgen_testgentx_byte7_7_21 : LUT4
    generic map(
      INIT => X"085D"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgentx_enablepreamble_4_Q,
      I1 => BU2_U0_G_TX_txgen_preamble_en_reg_357,
      I2 => BU2_U0_G_TX_txgen_testgentx_start_in_0_348,
      I3 => BU2_U0_G_TX_txgen_testgentx_last_start_in_0_347,
      O => BU2_U0_G_TX_txgen_testgentx_N72
    );
  BU2_U0_G_TX_txgen_testgentx_byte7_7_11 : LUT3
    generic map(
      INIT => X"1B"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgentx_enablepreamble_4_Q,
      I1 => BU2_U0_G_TX_txgen_testgentx_last_start_in_0_347,
      I2 => BU2_U0_G_TX_txgen_testgentx_start_in_0_348,
      O => BU2_U0_G_TX_txgen_testgentx_N02
    );
  BU2_U0_G_TX_txgen_testgenio_xor01291 : LUT3
    generic map(
      INIT => X"C8"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenio_tx_state_FFd3_269,
      I1 => BU2_U0_G_TX_txgen_testgenio_tx_state_FFd2_267,
      I2 => BU2_U0_G_TX_txgen_testgenio_start_ifg_332,
      O => BU2_U0_G_TX_txgen_testgenio_xor0129
    );
  BU2_U0_G_TX_txgen_testgenio_mux0189_0_1 : LUT3
    generic map(
      INIT => X"6C"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenio_tx_valid,
      I1 => BU2_U0_G_TX_txgen_testgenio_byte_count(0),
      I2 => BU2_U0_G_TX_txgen_testgenio_xor0011,
      O => BU2_U0_G_TX_txgen_testgenio_mux0189(0)
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_TX_CRC32_64_0143_xo_3_1 : LUT4
    generic map(
      INIT => X"9669"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0269,
      I1 => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0268,
      I2 => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0270,
      I3 => BU2_N6298,
      O => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0053
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_not01051 : LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0316,
      I1 => BU2_U0_G_TX_txgen_testgenframe_crcgen_TX_CRC32_64_0154_xo_0_Q,
      I2 => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0314,
      I3 => BU2_N6296,
      O => BU2_U0_G_TX_txgen_testgenframe_crcgen_not0105
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_not01051_SW0 : LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crcgen_TX_CRC32_64_0154_xo_5_Q,
      I1 => BU2_U0_G_TX_txgen_testgenframe_crcgen_reg1(13),
      I2 => BU2_U0_G_TX_txgen_testgenframe_crcgen_reg1(9),
      O => BU2_N6296
    );
  BU2_U0_G_RX_rxgen_calculate_crc_rx_crc32_64_0117_xo_3_1 : LUT4
    generic map(
      INIT => X"9669"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_calculate_crc_xor0235,
      I1 => BU2_U0_G_RX_rxgen_calculate_crc_xor0234,
      I2 => BU2_U0_G_RX_rxgen_calculate_crc_xor0233,
      I3 => BU2_N6292,
      O => BU2_U0_G_RX_rxgen_calculate_crc_xor0053
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_Mxor_xor0301_Result1 : LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crcgen_last_data_reg(2),
      I1 => BU2_U0_G_TX_txgen_testgenframe_crcgen_reg2(29),
      I2 => BU2_U0_G_TX_txgen_testgenframe_crcgen_last_data_reg(5),
      I3 => BU2_U0_G_TX_txgen_testgenframe_crcgen_reg2(26),
      O => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0301
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_mux0130_SW0 : LUT4
    generic map(
      INIT => X"9669"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crcgen_last_data_reg(4),
      I1 => BU2_U0_G_TX_txgen_testgenframe_crcgen_reg2(27),
      I2 => BU2_U0_G_TX_txgen_testgenframe_crcgen_last_data_reg(5),
      I3 => BU2_U0_G_TX_txgen_testgenframe_crcgen_reg2(26),
      O => BU2_N5607
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_TX_CRC32_64_0121_xo_0_1 : LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(57),
      I1 => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(62),
      I2 => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(34),
      I3 => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(63),
      O => BU2_U0_G_TX_txgen_testgenframe_crcgen_TX_CRC32_64_0121_xo_0_Q
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_TX_CRC32_64_0103_xo_1_1 : LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(35),
      I1 => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(63),
      I2 => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(49),
      I3 => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(60),
      O => BU2_U0_G_TX_txgen_testgenframe_crcgen_TX_CRC32_64_0103_xo_1_Q
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_TX_CRC32_64_0142_xo_0_1 : LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(12),
      I1 => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(23),
      I2 => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(19),
      I3 => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(22),
      O => BU2_U0_G_TX_txgen_testgenframe_crcgen_TX_CRC32_64_0142_xo_0_Q
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_TX_CRC32_64_07_xo_1_1 : LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(2),
      I1 => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(11),
      I2 => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(10),
      I3 => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(29),
      O => BU2_U0_G_TX_txgen_testgenframe_crcgen_TX_CRC32_64_07_xo(1)
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_Mxor_xor0217_Result1 : LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(35),
      I1 => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(63),
      I2 => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(39),
      I3 => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(51),
      O => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0217
    );
  BU2_U0_G_RX_rxgen_calculate_crc_rx_crc32_64_094_xo_0_1 : LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_decode_crc_data(57),
      I1 => BU2_U0_G_RX_rxgen_decode_crc_data(62),
      I2 => BU2_U0_G_RX_rxgen_decode_crc_data(34),
      I3 => BU2_U0_G_RX_rxgen_decode_crc_data(63),
      O => BU2_U0_G_RX_rxgen_calculate_crc_rx_crc32_64_094_xo_0_Q
    );
  BU2_U0_G_RX_rxgen_calculate_crc_rx_crc32_64_081_xo_1_1 : LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_decode_crc_data(35),
      I1 => BU2_U0_G_RX_rxgen_decode_crc_data(63),
      I2 => BU2_U0_G_RX_rxgen_decode_crc_data(49),
      I3 => BU2_U0_G_RX_rxgen_decode_crc_data(60),
      O => BU2_U0_G_RX_rxgen_calculate_crc_rx_crc32_64_081_xo_1_Q
    );
  BU2_U0_G_RX_rxgen_calculate_crc_rx_crc32_64_0120_xo_0_1 : LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_decode_crc_data(12),
      I1 => BU2_U0_G_RX_rxgen_decode_crc_data(23),
      I2 => BU2_U0_G_RX_rxgen_decode_crc_data(19),
      I3 => BU2_U0_G_RX_rxgen_decode_crc_data(22),
      O => BU2_U0_G_RX_rxgen_calculate_crc_rx_crc32_64_0120_xo_0_Q
    );
  BU2_U0_G_RX_rxgen_calculate_crc_rx_crc32_64_07_xo_1_1 : LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_decode_crc_data(2),
      I1 => BU2_U0_G_RX_rxgen_decode_crc_data(11),
      I2 => BU2_U0_G_RX_rxgen_decode_crc_data(10),
      I3 => BU2_U0_G_RX_rxgen_decode_crc_data(29),
      O => BU2_U0_G_RX_rxgen_calculate_crc_rx_crc32_64_07_xo(1)
    );
  BU2_U0_G_RX_rxgen_calculate_crc_Mxor_xor0182_Result1 : LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_decode_crc_data(35),
      I1 => BU2_U0_G_RX_rxgen_decode_crc_data(63),
      I2 => BU2_U0_G_RX_rxgen_decode_crc_data(39),
      I3 => BU2_U0_G_RX_rxgen_decode_crc_data(51),
      O => BU2_U0_G_RX_rxgen_calculate_crc_xor0182
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_mux0101_SW0 : LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crcgen_last_data_reg(0),
      I1 => BU2_U0_G_TX_txgen_testgenframe_crcgen_reg2(31),
      I2 => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0395,
      I3 => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0383,
      O => BU2_N5595
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_TX_CRC32_64_025_xo_1_1 : LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crcgen_last_data_reg(6),
      I1 => BU2_U0_G_TX_txgen_testgenframe_crcgen_reg2(25),
      I2 => BU2_U0_G_TX_txgen_testgenframe_crcgen_last_data_reg(2),
      I3 => BU2_U0_G_TX_txgen_testgenframe_crcgen_reg2(29),
      O => BU2_U0_G_TX_txgen_testgenframe_crcgen_TX_CRC32_64_025_xo(1)
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_TX_CRC32_64_021_xo_2_1 : LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crcgen_last_data_reg(6),
      I1 => BU2_U0_G_TX_txgen_testgenframe_crcgen_reg2(25),
      I2 => BU2_U0_G_TX_txgen_testgenframe_crcgen_last_data_reg(7),
      I3 => BU2_U0_G_TX_txgen_testgenframe_crcgen_reg2(24),
      O => BU2_U0_G_TX_txgen_testgenframe_crcgen_TX_CRC32_64_021_xo(2)
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_TX_CRC32_64_0123_xo_1_1 : LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(11),
      I1 => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(21),
      I2 => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(1),
      I3 => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(31),
      O => BU2_U0_G_TX_txgen_testgenframe_crcgen_TX_CRC32_64_0123_xo_1_Q
    );
  BU2_U0_G_RX_rxgen_calculate_crc_rx_crc32_64_098_xo_1_1 : LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_decode_crc_data(11),
      I1 => BU2_U0_G_RX_rxgen_decode_crc_data(21),
      I2 => BU2_U0_G_RX_rxgen_decode_crc_data(1),
      I3 => BU2_U0_G_RX_rxgen_decode_crc_data(31),
      O => BU2_U0_G_RX_rxgen_calculate_crc_rx_crc32_64_098_xo_1_Q
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_TX_CRC32_64_0175_xo_2_Q : LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crcgen_reg1(17),
      I1 => BU2_U0_G_TX_txgen_testgenframe_crcgen_reg1(29),
      I2 => BU2_U0_G_TX_txgen_testgenframe_crcgen_reg1(18),
      I3 => BU2_U0_G_TX_txgen_testgenframe_crcgen_reg1(31),
      O => BU2_U0_G_TX_txgen_testgenframe_crcgen_N64
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_TX_CRC32_64_0170_xo_2_Q : LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crcgen_reg1(12),
      I1 => BU2_U0_G_TX_txgen_testgenframe_crcgen_reg1(25),
      I2 => BU2_U0_G_TX_txgen_testgenframe_crcgen_reg1(9),
      I3 => BU2_U0_G_TX_txgen_testgenframe_crcgen_reg1(30),
      O => BU2_U0_G_TX_txgen_testgenframe_crcgen_N40
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_TX_CRC32_64_0178_xo_2_Q : LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crcgen_reg1(18),
      I1 => BU2_U0_G_TX_txgen_testgenframe_crcgen_reg1(31),
      I2 => BU2_U0_G_TX_txgen_testgenframe_crcgen_reg1(2),
      I3 => BU2_U0_G_TX_txgen_testgenframe_crcgen_reg1(28),
      O => BU2_U0_G_TX_txgen_testgenframe_crcgen_N12
    );
  BU2_U0_G_RX_rxgen_calculate_crc_rx_crc32_64_0148_xo_2_Q : LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_calculate_crc_reg1(17),
      I1 => BU2_U0_G_RX_rxgen_calculate_crc_reg1(29),
      I2 => BU2_U0_G_RX_rxgen_calculate_crc_reg1(18),
      I3 => BU2_U0_G_RX_rxgen_calculate_crc_reg1(31),
      O => BU2_U0_G_RX_rxgen_calculate_crc_N68
    );
  BU2_U0_G_RX_rxgen_calculate_crc_rx_crc32_64_0127_xo_2_Q : LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_calculate_crc_reg1(16),
      I1 => BU2_U0_G_RX_rxgen_calculate_crc_reg1(15),
      I2 => BU2_U0_G_RX_rxgen_calculate_crc_reg1(9),
      I3 => BU2_U0_G_RX_rxgen_calculate_crc_reg1(13),
      O => BU2_U0_G_RX_rxgen_calculate_crc_N60
    );
  BU2_U0_G_RX_rxgen_calculate_crc_rx_crc32_64_0144_xo_2_Q : LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_calculate_crc_reg1(12),
      I1 => BU2_U0_G_RX_rxgen_calculate_crc_reg1(25),
      I2 => BU2_U0_G_RX_rxgen_calculate_crc_reg1(9),
      I3 => BU2_U0_G_RX_rxgen_calculate_crc_reg1(30),
      O => BU2_U0_G_RX_rxgen_calculate_crc_N40
    );
  BU2_U0_G_RX_rxgen_calculate_crc_rx_crc32_64_0128_xo_2_Q : LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_calculate_crc_reg1(1),
      I1 => BU2_U0_G_RX_rxgen_calculate_crc_reg1(26),
      I2 => BU2_U0_G_RX_rxgen_calculate_crc_reg1(18),
      I3 => BU2_U0_G_RX_rxgen_calculate_crc_reg1(31),
      O => BU2_U0_G_RX_rxgen_calculate_crc_N24
    );
  BU2_U0_G_RX_rxgen_calculate_crc_rx_crc32_64_0150_xo_2_Q : LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_calculate_crc_reg1(18),
      I1 => BU2_U0_G_RX_rxgen_calculate_crc_reg1(31),
      I2 => BU2_U0_G_RX_rxgen_calculate_crc_reg1(2),
      I3 => BU2_U0_G_RX_rxgen_calculate_crc_reg1(28),
      O => BU2_U0_G_RX_rxgen_calculate_crc_N12
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_TX_CRC32_64_026_xo_1_1 : LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crcgen_last_data_reg(6),
      I1 => BU2_U0_G_TX_txgen_testgenframe_crcgen_reg2(25),
      I2 => BU2_U0_G_TX_txgen_testgenframe_crcgen_last_data_reg(0),
      I3 => BU2_U0_G_TX_txgen_testgenframe_crcgen_reg2(31),
      O => BU2_U0_G_TX_txgen_testgenframe_crcgen_TX_CRC32_64_026_xo(1)
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_mux01222 : LUT4
    generic map(
      INIT => X"D782"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crcgen_enable_shift8_89,
      I1 => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0299,
      I2 => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0383,
      I3 => BU2_U0_G_TX_txgen_testgenframe_crcgen_reg1(0),
      O => BU2_U0_G_TX_txgen_testgenframe_crcgen_mux0122
    );
  BU2_U0_G_RX_rxgen_decode_and00512 : LUT4
    generic map(
      INIT => X"0008"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_decode_rx_errors_stage1(4),
      I1 => BU2_U0_G_RX_rxgen_decode_N60,
      I2 => BU2_U0_G_RX_rxgen_decode_terminate_flags(2),
      I3 => BU2_U0_G_RX_rxgen_decode_terminate_flags(3),
      O => BU2_U0_G_RX_rxgen_decode_and0051
    );
  BU2_U0_G_RX_rxgen_decode_and00121 : LUT4
    generic map(
      INIT => X"0080"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_synchronise_rxd_out(48),
      I1 => BU2_U0_G_RX_rxgen_decode_and00391_map2831,
      I2 => BU2_U0_G_RX_rxgen_decode_and00391_map2828,
      I3 => BU2_U0_G_RX_rxgen_synchronise_rxd_out(49),
      O => BU2_U0_G_RX_rxgen_decode_and0012
    );
  BU2_U0_G_RX_rxgen_decode_and00081 : LUT4
    generic map(
      INIT => X"0080"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_synchronise_rxd_out(16),
      I1 => BU2_U0_G_RX_rxgen_decode_and00311_map2814,
      I2 => BU2_U0_G_RX_rxgen_decode_and00311_map2811,
      I3 => BU2_U0_G_RX_rxgen_synchronise_rxd_out(17),
      O => BU2_U0_G_RX_rxgen_decode_and0008
    );
  BU2_U0_G_RX_rxgen_decode_and00091 : LUT4
    generic map(
      INIT => X"0080"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_synchronise_rxd_out(24),
      I1 => BU2_U0_G_RX_rxgen_decode_and00331_map2807,
      I2 => BU2_U0_G_RX_rxgen_decode_and00331_map2804,
      I3 => BU2_U0_G_RX_rxgen_synchronise_rxd_out(25),
      O => BU2_U0_G_RX_rxgen_decode_and0009
    );
  BU2_U0_G_RX_rxgen_decode_and00101 : LUT4
    generic map(
      INIT => X"0080"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_synchronise_rxd_out(32),
      I1 => BU2_U0_G_RX_rxgen_decode_and00351_map2800,
      I2 => BU2_U0_G_RX_rxgen_decode_and00351_map2797,
      I3 => BU2_U0_G_RX_rxgen_synchronise_rxd_out(33),
      O => BU2_U0_G_RX_rxgen_decode_and0010
    );
  BU2_U0_G_RX_rxgen_decode_and00111 : LUT4
    generic map(
      INIT => X"0080"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_synchronise_rxd_out(40),
      I1 => BU2_U0_G_RX_rxgen_decode_and00371_map2793,
      I2 => BU2_U0_G_RX_rxgen_decode_and00371_map2790,
      I3 => BU2_U0_G_RX_rxgen_synchronise_rxd_out(41),
      O => BU2_U0_G_RX_rxgen_decode_and0011
    );
  BU2_U0_G_RX_rxgen_decode_and00071 : LUT4
    generic map(
      INIT => X"0080"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_synchronise_rxd_out(8),
      I1 => BU2_U0_G_RX_rxgen_decode_and00291_map2786,
      I2 => BU2_U0_G_RX_rxgen_decode_and00291_map2783,
      I3 => BU2_U0_G_RX_rxgen_synchronise_rxd_out(9),
      O => BU2_U0_G_RX_rxgen_decode_and0007
    );
  BU2_U0_G_RX_rxgen_decode_and00061 : LUT4
    generic map(
      INIT => X"0080"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_synchronise_rxd_out(0),
      I1 => BU2_U0_G_RX_rxgen_decode_and00261_map2779,
      I2 => BU2_U0_G_RX_rxgen_decode_and00261_map2776,
      I3 => BU2_U0_G_RX_rxgen_synchronise_rxd_out(1),
      O => BU2_U0_G_RX_rxgen_decode_and0006
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_TX_CRC32_64_0159_xo_0_1 : LUT4
    generic map(
      INIT => X"9669"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crcgen_reg1(17),
      I1 => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0448,
      I2 => BU2_U0_G_TX_txgen_testgenframe_crcgen_reg1(21),
      I3 => BU2_U0_G_TX_txgen_testgenframe_crcgen_reg1(31),
      O => BU2_U0_G_TX_txgen_testgenframe_crcgen_TX_CRC32_64_0159_xo_0_Q
    );
  BU2_U0_G_RX_rxgen_calculate_crc_rx_crc32_64_0132_xo_0_1 : LUT4
    generic map(
      INIT => X"9669"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_calculate_crc_reg1(17),
      I1 => BU2_U0_G_RX_rxgen_calculate_crc_xor0366,
      I2 => BU2_U0_G_RX_rxgen_calculate_crc_reg1(21),
      I3 => BU2_U0_G_RX_rxgen_calculate_crc_reg1(31),
      O => BU2_U0_G_RX_rxgen_calculate_crc_rx_crc32_64_0132_xo_0_Q
    );
  BU2_U0_G_TX_txgen_testgenio_mux0149_1_1 : LUT2
    generic map(
      INIT => X"7"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenio_toggle_330,
      I1 => BU2_U0_G_TX_txgen_testgenio_not0020,
      O => BU2_U0_G_TX_txgen_testgenio_mux0149(1)
    );
  BU2_U0_rsgen_G_RX_detect_link_fail_mux00401 : LUT2
    generic map(
      INIT => X"7"
    )
    port map (
      I0 => BU2_U0_rsgen_G_RX_detect_link_fail_Madd_add0000_cy(3),
      I1 => BU2_U0_rsgen_G_RX_detect_link_fail_and0008_map3223,
      O => BU2_U0_rsgen_G_RX_detect_link_fail_mux0040
    );
  BU2_U0_G_RX_rxgen_synchronise_mux00171 : LUT2
    generic map(
      INIT => X"7"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_synchronise_and0002_map3208,
      I1 => BU2_U0_G_RX_rxgen_synchronise_and0002_map3213,
      O => BU2_U0_G_RX_rxgen_synchronise_mux0017
    );
  BU2_U0_rsgen_G_RX_detect_link_fail_not00091 : LUT4
    generic map(
      INIT => X"FFF8"
    )
    port map (
      I0 => BU2_U0_rsgen_G_RX_detect_link_fail_Madd_add0000_cy(3),
      I1 => BU2_U0_rsgen_G_RX_detect_link_fail_and0008_map3223,
      I2 => BU2_U0_rsgen_G_RX_detect_link_fail_seq_lower_reg_98,
      I3 => BU2_U0_rsgen_G_RX_detect_link_fail_seq_upper_reg_99,
      O => BU2_U0_rsgen_G_RX_detect_link_fail_not0009
    );
  BU2_U0_G_TX_txgen_testgenframe_state_FFd1_In1 : LUT4
    generic map(
      INIT => X"0222"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_state_FFd2_157,
      I1 => BU2_U0_G_TX_txgen_testgenframe_state_FFd1_135,
      I2 => BU2_U0_G_TX_txgen_testgenframe_xor0000_map2835,
      I3 => BU2_U0_G_TX_txgen_testgenframe_xor0000_map2838,
      O => BU2_U0_G_TX_txgen_testgenframe_state_FFd1_In
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_mux0100_SW0 : LUT4
    generic map(
      INIT => X"9669"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0298,
      I1 => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0296,
      I2 => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0387,
      I3 => BU2_U0_G_TX_txgen_testgenframe_crcgen_TX_CRC32_64_026_xo(1),
      O => BU2_N5975
    );
  BU2_U0_G_RX_rxgen_synchronise_or00021 : LUT4
    generic map(
      INIT => X"EC4C"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_synchronise_and0002_map3208,
      I1 => BU2_U0_G_RX_rxgen_synchronise_start_found_lane4_217,
      I2 => BU2_U0_G_RX_rxgen_synchronise_and0002_map3213,
      I3 => BU2_U0_G_RX_rxgen_synchronise_ifg_upper_ok_218,
      O => BU2_U0_G_RX_rxgen_synchronise_or0002
    );
  BU2_U0_G_TX_txgen_testgenio_xor008266 : LUT4
    generic map(
      INIT => X"0C04"
    )
    port map (
      I0 => BU2_N6290,
      I1 => BU2_U0_G_TX_txgen_testgenio_int_crc_mode_300,
      I2 => BU2_U0_G_TX_txgen_testgenio_byte_count_out(11),
      I3 => BU2_U0_G_TX_txgen_testgenio_xor0082_map3731,
      O => BU2_U0_G_TX_txgen_testgenio_xor0082
    );
  BU2_U0_G_TX_txgen_testgenio_xor008266_SW0 : LUT4
    generic map(
      INIT => X"0080"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenio_byte_count_out(7),
      I1 => BU2_U0_G_TX_txgen_testgenio_byte_count_out(5),
      I2 => BU2_U0_G_TX_txgen_testgenio_byte_count_out(6),
      I3 => BU2_U0_G_TX_txgen_testgenio_xor0082_map3718,
      O => BU2_N6290
    );
  BU2_U0_G_RX_rxgen_synchronise_or0001171 : LUT4
    generic map(
      INIT => X"0008"
    )
    port map (
      I0 => xgmii_rxd_395(9),
      I1 => xgmii_rxd_395(8),
      I2 => xgmii_rxd_395(7),
      I3 => BU2_N6288,
      O => BU2_U0_G_RX_rxgen_synchronise_or0001_map2124
    );
  BU2_U0_G_RX_rxgen_synchronise_or0001171_SW0 : LUT4
    generic map(
      INIT => X"FF7F"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_synchronise_or0001_map2122,
      I1 => BU2_U0_G_RX_rxgen_synchronise_or0001_map2116,
      I2 => BU2_U0_G_RX_rxgen_synchronise_or0001_map2110,
      I3 => xgmii_rxd_395(4),
      O => BU2_N6288
    );
  BU2_U0_rsgen_G_RX_detect_link_fail_and000988 : LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      I0 => xgmii_rxd_395(21),
      I1 => xgmii_rxd_395(20),
      I2 => xgmii_rxd_395(19),
      I3 => BU2_N6286,
      O => BU2_U0_rsgen_G_RX_detect_link_fail_and0009
    );
  BU2_U0_rsgen_G_RX_detect_link_fail_and000988_SW0 : LUT4
    generic map(
      INIT => X"FF7F"
    )
    port map (
      I0 => BU2_U0_rsgen_G_RX_detect_link_fail_and0009_map2058,
      I1 => BU2_U0_rsgen_G_RX_detect_link_fail_and0009_map2051,
      I2 => BU2_U0_rsgen_G_RX_detect_link_fail_and0009_map2043,
      I3 => xgmii_rxd_395(18),
      O => BU2_N6286
    );
  BU2_U0_rsgen_G_RX_detect_link_fail_and000588 : LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      I0 => xgmii_rxd_395(53),
      I1 => xgmii_rxd_395(52),
      I2 => xgmii_rxd_395(51),
      I3 => BU2_N6284,
      O => BU2_U0_rsgen_G_RX_detect_link_fail_and0005
    );
  BU2_U0_rsgen_G_RX_detect_link_fail_and000588_SW0 : LUT4
    generic map(
      INIT => X"FF7F"
    )
    port map (
      I0 => BU2_U0_rsgen_G_RX_detect_link_fail_and0005_map2025,
      I1 => BU2_U0_rsgen_G_RX_detect_link_fail_and0005_map2018,
      I2 => BU2_U0_rsgen_G_RX_detect_link_fail_and0005_map2010,
      I3 => xgmii_rxd_395(50),
      O => BU2_N6284
    );
  BU2_U0_G_TX_txgen_testgentx_mux01217 : LUT4
    generic map(
      INIT => X"FEBA"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgentx_mux0121,
      I1 => BU2_U0_G_TX_txgen_testgentx_last_start_in_0_347,
      I2 => BU2_U0_G_TX_txgen_testgentx_data_reg_reg(55),
      I3 => BU2_U0_G_TX_txgen_testgentx_data_reg(23),
      O => BU2_U0_G_TX_txgen_testgentx_N1512
    );
  BU2_U0_G_TX_txgen_testgentx_mux01216 : LUT4
    generic map(
      INIT => X"FEBA"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgentx_mux0121,
      I1 => BU2_U0_G_TX_txgen_testgentx_last_start_in_0_347,
      I2 => BU2_U0_G_TX_txgen_testgentx_data_reg_reg(54),
      I3 => BU2_U0_G_TX_txgen_testgentx_data_reg(22),
      O => BU2_U0_G_TX_txgen_testgentx_N1312
    );
  BU2_U0_G_TX_txgen_testgentx_mux01215 : LUT4
    generic map(
      INIT => X"FEBA"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgentx_mux0121,
      I1 => BU2_U0_G_TX_txgen_testgentx_last_start_in_0_347,
      I2 => BU2_U0_G_TX_txgen_testgentx_data_reg_reg(53),
      I3 => BU2_U0_G_TX_txgen_testgentx_data_reg(21),
      O => BU2_U0_G_TX_txgen_testgentx_N11112
    );
  BU2_U0_G_TX_txgen_testgentx_mux01214 : LUT4
    generic map(
      INIT => X"FEBA"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgentx_mux0121,
      I1 => BU2_U0_G_TX_txgen_testgentx_last_start_in_0_347,
      I2 => BU2_U0_G_TX_txgen_testgentx_data_reg_reg(52),
      I3 => BU2_U0_G_TX_txgen_testgentx_data_reg(20),
      O => BU2_U0_G_TX_txgen_testgentx_N912
    );
  BU2_U0_G_TX_txgen_testgentx_mux01213 : LUT4
    generic map(
      INIT => X"FEBA"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgentx_mux0121,
      I1 => BU2_U0_G_TX_txgen_testgentx_last_start_in_0_347,
      I2 => BU2_U0_G_TX_txgen_testgentx_data_reg_reg(51),
      I3 => BU2_U0_G_TX_txgen_testgentx_data_reg(19),
      O => BU2_U0_G_TX_txgen_testgentx_N712
    );
  BU2_U0_G_TX_txgen_testgentx_mux01212 : LUT4
    generic map(
      INIT => X"FEBA"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgentx_mux0121,
      I1 => BU2_U0_G_TX_txgen_testgentx_last_start_in_0_347,
      I2 => BU2_U0_G_TX_txgen_testgentx_data_reg_reg(50),
      I3 => BU2_U0_G_TX_txgen_testgentx_data_reg(18),
      O => BU2_U0_G_TX_txgen_testgentx_N512
    );
  BU2_U0_G_TX_txgen_testgentx_mux01211 : LUT4
    generic map(
      INIT => X"FEBA"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgentx_mux0121,
      I1 => BU2_U0_G_TX_txgen_testgentx_last_start_in_0_347,
      I2 => BU2_U0_G_TX_txgen_testgentx_data_reg_reg(48),
      I3 => BU2_U0_G_TX_txgen_testgentx_data_reg(16),
      O => BU2_U0_G_TX_txgen_testgentx_N11123
    );
  BU2_U0_G_TX_txgen_testgentx_mux01207 : LUT4
    generic map(
      INIT => X"FEBA"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgentx_mux0120,
      I1 => BU2_U0_G_TX_txgen_testgentx_last_start_in_0_347,
      I2 => BU2_U0_G_TX_txgen_testgentx_data_reg_reg(47),
      I3 => BU2_U0_G_TX_txgen_testgentx_data_reg(15),
      O => BU2_U0_G_TX_txgen_testgentx_N151
    );
  BU2_U0_G_TX_txgen_testgentx_mux01206 : LUT4
    generic map(
      INIT => X"FEBA"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgentx_mux0120,
      I1 => BU2_U0_G_TX_txgen_testgentx_last_start_in_0_347,
      I2 => BU2_U0_G_TX_txgen_testgentx_data_reg_reg(46),
      I3 => BU2_U0_G_TX_txgen_testgentx_data_reg(14),
      O => BU2_U0_G_TX_txgen_testgentx_N131
    );
  BU2_U0_G_TX_txgen_testgentx_mux01205 : LUT4
    generic map(
      INIT => X"FEBA"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgentx_mux0120,
      I1 => BU2_U0_G_TX_txgen_testgentx_last_start_in_0_347,
      I2 => BU2_U0_G_TX_txgen_testgentx_data_reg_reg(45),
      I3 => BU2_U0_G_TX_txgen_testgentx_data_reg(13),
      O => BU2_U0_G_TX_txgen_testgentx_N1111
    );
  BU2_U0_G_TX_txgen_testgentx_mux01204 : LUT4
    generic map(
      INIT => X"FEBA"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgentx_mux0120,
      I1 => BU2_U0_G_TX_txgen_testgentx_last_start_in_0_347,
      I2 => BU2_U0_G_TX_txgen_testgentx_data_reg_reg(44),
      I3 => BU2_U0_G_TX_txgen_testgentx_data_reg(12),
      O => BU2_U0_G_TX_txgen_testgentx_N91
    );
  BU2_U0_G_TX_txgen_testgentx_mux01203 : LUT4
    generic map(
      INIT => X"FEBA"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgentx_mux0120,
      I1 => BU2_U0_G_TX_txgen_testgentx_last_start_in_0_347,
      I2 => BU2_U0_G_TX_txgen_testgentx_data_reg_reg(43),
      I3 => BU2_U0_G_TX_txgen_testgentx_data_reg(11),
      O => BU2_U0_G_TX_txgen_testgentx_N71
    );
  BU2_U0_G_TX_txgen_testgentx_mux01202 : LUT4
    generic map(
      INIT => X"FEBA"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgentx_mux0120,
      I1 => BU2_U0_G_TX_txgen_testgentx_last_start_in_0_347,
      I2 => BU2_U0_G_TX_txgen_testgentx_data_reg_reg(42),
      I3 => BU2_U0_G_TX_txgen_testgentx_data_reg(10),
      O => BU2_U0_G_TX_txgen_testgentx_N51
    );
  BU2_U0_G_TX_txgen_testgentx_mux01201 : LUT4
    generic map(
      INIT => X"FEBA"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgentx_mux0120,
      I1 => BU2_U0_G_TX_txgen_testgentx_last_start_in_0_347,
      I2 => BU2_U0_G_TX_txgen_testgentx_data_reg_reg(40),
      I3 => BU2_U0_G_TX_txgen_testgentx_data_reg(8),
      O => BU2_U0_G_TX_txgen_testgentx_N1112
    );
  BU2_U0_G_RX_rxgen_error_detection_and001556 : LUT4
    generic map(
      INIT => X"0008"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_error_detection_and0015_map2889,
      I1 => BU2_U0_G_RX_rxgen_exceed_length_type_srl16_231,
      I2 => NlwRenamedSig_OI_rx_statistics_valid,
      I3 => BU2_U0_G_RX_rxgen_type_frame_srl16_229,
      O => BU2_U0_G_RX_rxgen_error_detection_and0015
    );
  BU2_U0_G_TX_txgen_testgentx_mux01247 : LUT4
    generic map(
      INIT => X"FEBA"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgentx_mux0124,
      I1 => BU2_U0_G_TX_txgen_testgentx_last_start_in_0_347,
      I2 => BU2_U0_G_TX_txgen_testgentx_data_reg(23),
      I3 => BU2_U0_G_TX_txgen_testgentx_data_reg(55),
      O => BU2_U0_G_TX_txgen_testgentx_N151234
    );
  BU2_U0_G_TX_txgen_testgentx_mux01246 : LUT4
    generic map(
      INIT => X"FEBA"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgentx_mux0124,
      I1 => BU2_U0_G_TX_txgen_testgentx_last_start_in_0_347,
      I2 => BU2_U0_G_TX_txgen_testgentx_data_reg(22),
      I3 => BU2_U0_G_TX_txgen_testgentx_data_reg(54),
      O => BU2_U0_G_TX_txgen_testgentx_N131234
    );
  BU2_U0_G_TX_txgen_testgentx_mux01245 : LUT4
    generic map(
      INIT => X"FEBA"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgentx_mux0124,
      I1 => BU2_U0_G_TX_txgen_testgentx_last_start_in_0_347,
      I2 => BU2_U0_G_TX_txgen_testgentx_data_reg(21),
      I3 => BU2_U0_G_TX_txgen_testgentx_data_reg(53),
      O => BU2_U0_G_TX_txgen_testgentx_N1111234
    );
  BU2_U0_G_TX_txgen_testgentx_mux01244 : LUT4
    generic map(
      INIT => X"FEBA"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgentx_mux0124,
      I1 => BU2_U0_G_TX_txgen_testgentx_last_start_in_0_347,
      I2 => BU2_U0_G_TX_txgen_testgentx_data_reg(20),
      I3 => BU2_U0_G_TX_txgen_testgentx_data_reg(52),
      O => BU2_U0_G_TX_txgen_testgentx_N91234
    );
  BU2_U0_G_TX_txgen_testgentx_mux01243 : LUT4
    generic map(
      INIT => X"FEBA"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgentx_mux0124,
      I1 => BU2_U0_G_TX_txgen_testgentx_last_start_in_0_347,
      I2 => BU2_U0_G_TX_txgen_testgentx_data_reg(19),
      I3 => BU2_U0_G_TX_txgen_testgentx_data_reg(51),
      O => BU2_U0_G_TX_txgen_testgentx_N71234
    );
  BU2_U0_G_TX_txgen_testgentx_mux01242 : LUT4
    generic map(
      INIT => X"FEBA"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgentx_mux0124,
      I1 => BU2_U0_G_TX_txgen_testgentx_last_start_in_0_347,
      I2 => BU2_U0_G_TX_txgen_testgentx_data_reg(18),
      I3 => BU2_U0_G_TX_txgen_testgentx_data_reg(50),
      O => BU2_U0_G_TX_txgen_testgentx_N51234
    );
  BU2_U0_G_TX_txgen_testgentx_mux01241 : LUT4
    generic map(
      INIT => X"FEBA"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgentx_mux0124,
      I1 => BU2_U0_G_TX_txgen_testgentx_last_start_in_0_347,
      I2 => BU2_U0_G_TX_txgen_testgentx_data_reg(16),
      I3 => BU2_U0_G_TX_txgen_testgentx_data_reg(48),
      O => BU2_U0_G_TX_txgen_testgentx_N1112345
    );
  BU2_U0_G_TX_txgen_testgentx_mux01237 : LUT4
    generic map(
      INIT => X"FEBA"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgentx_mux0123,
      I1 => BU2_U0_G_TX_txgen_testgentx_last_start_in_0_347,
      I2 => BU2_U0_G_TX_txgen_testgentx_data_reg(15),
      I3 => BU2_U0_G_TX_txgen_testgentx_data_reg(47),
      O => BU2_U0_G_TX_txgen_testgentx_N15123
    );
  BU2_U0_G_TX_txgen_testgentx_mux01236 : LUT4
    generic map(
      INIT => X"FEBA"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgentx_mux0123,
      I1 => BU2_U0_G_TX_txgen_testgentx_last_start_in_0_347,
      I2 => BU2_U0_G_TX_txgen_testgentx_data_reg(14),
      I3 => BU2_U0_G_TX_txgen_testgentx_data_reg(46),
      O => BU2_U0_G_TX_txgen_testgentx_N13123
    );
  BU2_U0_G_TX_txgen_testgentx_mux01235 : LUT4
    generic map(
      INIT => X"FEBA"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgentx_mux0123,
      I1 => BU2_U0_G_TX_txgen_testgentx_last_start_in_0_347,
      I2 => BU2_U0_G_TX_txgen_testgentx_data_reg(13),
      I3 => BU2_U0_G_TX_txgen_testgentx_data_reg(45),
      O => BU2_U0_G_TX_txgen_testgentx_N111123
    );
  BU2_U0_G_TX_txgen_testgentx_mux01234 : LUT4
    generic map(
      INIT => X"FEBA"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgentx_mux0123,
      I1 => BU2_U0_G_TX_txgen_testgentx_last_start_in_0_347,
      I2 => BU2_U0_G_TX_txgen_testgentx_data_reg(12),
      I3 => BU2_U0_G_TX_txgen_testgentx_data_reg(44),
      O => BU2_U0_G_TX_txgen_testgentx_N9123
    );
  BU2_U0_G_TX_txgen_testgentx_mux01233 : LUT4
    generic map(
      INIT => X"FEBA"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgentx_mux0123,
      I1 => BU2_U0_G_TX_txgen_testgentx_last_start_in_0_347,
      I2 => BU2_U0_G_TX_txgen_testgentx_data_reg(11),
      I3 => BU2_U0_G_TX_txgen_testgentx_data_reg(43),
      O => BU2_U0_G_TX_txgen_testgentx_N7123
    );
  BU2_U0_G_TX_txgen_testgentx_mux01232 : LUT4
    generic map(
      INIT => X"FEBA"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgentx_mux0123,
      I1 => BU2_U0_G_TX_txgen_testgentx_last_start_in_0_347,
      I2 => BU2_U0_G_TX_txgen_testgentx_data_reg(10),
      I3 => BU2_U0_G_TX_txgen_testgentx_data_reg(42),
      O => BU2_U0_G_TX_txgen_testgentx_N5123
    );
  BU2_U0_G_TX_txgen_testgentx_mux01231 : LUT4
    generic map(
      INIT => X"FEBA"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgentx_mux0123,
      I1 => BU2_U0_G_TX_txgen_testgentx_last_start_in_0_347,
      I2 => BU2_U0_G_TX_txgen_testgentx_data_reg(8),
      I3 => BU2_U0_G_TX_txgen_testgentx_data_reg(40),
      O => BU2_U0_G_TX_txgen_testgentx_N111234
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_TX_CRC32_64_0161_xo_1_Q : LUT4
    generic map(
      INIT => X"9669"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0344,
      I1 => BU2_U0_G_TX_txgen_testgenframe_crcgen_seta(9),
      I2 => BU2_U0_G_TX_txgen_testgenframe_crcgen_setb(9),
      I3 => BU2_U0_G_TX_txgen_testgenframe_crcgen_reg1(19),
      O => BU2_U0_G_TX_txgen_testgenframe_crcgen_N35
    );
  BU2_U0_G_RX_rxgen_calculate_crc_rx_crc32_64_0137_xo_1_Q : LUT4
    generic map(
      INIT => X"9669"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_calculate_crc_xor0299,
      I1 => BU2_U0_G_RX_rxgen_calculate_crc_seta(9),
      I2 => BU2_U0_G_RX_rxgen_calculate_crc_setb(9),
      I3 => BU2_U0_G_RX_rxgen_calculate_crc_reg1(19),
      O => BU2_U0_G_RX_rxgen_calculate_crc_N35
    );
  BU2_U0_G_TX_txgen_testgenio_vlan_on158 : LUT4
    generic map(
      INIT => X"0008"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenio_vlan_on1_map3137,
      I1 => BU2_U0_G_TX_txgen_testgenio_vlan_on1_map3130,
      I2 => BU2_U0_G_TX_txgen_testgenio_len(8),
      I3 => BU2_N6282,
      O => BU2_U0_G_TX_txgen_testgenio_N141
    );
  BU2_U0_G_TX_txgen_testgenio_vlan_on158_SW0 : LUT4
    generic map(
      INIT => X"FFEF"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenio_len(2),
      I1 => BU2_U0_G_TX_txgen_testgenio_len(4),
      I2 => BU2_U0_G_TX_txgen_testgenio_len(7),
      I3 => BU2_U0_G_TX_txgen_testgenio_len(15),
      O => BU2_N6282
    );
  BU2_U0_G_RX_rxgen_address_decoding_and0003158_SW0 : LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_decode_length(13),
      I1 => BU2_U0_G_RX_rxgen_decode_length(12),
      I2 => BU2_U0_G_RX_rxgen_decode_length(10),
      I3 => BU2_U0_G_RX_rxgen_decode_length(0),
      O => BU2_N6280
    );
  BU2_U0_G_RX_rxgen_error_detection_and000134 : LUT4
    generic map(
      INIT => X"0004"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_decode_terminate_flags(1),
      I1 => BU2_U0_G_RX_rxgen_error_detection_and0001_map2718,
      I2 => BU2_U0_G_RX_rxgen_decode_terminate_flags(0),
      I3 => BU2_N6278,
      O => BU2_U0_G_RX_rxgen_error_detection_and0001
    );
  BU2_U0_G_RX_rxgen_error_detection_and000134_SW0 : LUT4
    generic map(
      INIT => X"FFAB"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_decode_terminate_flags(6),
      I1 => BU2_U0_G_RX_rxgen_error_detection_termination_error_172,
      I2 => NlwRenamedSig_OI_rx_statistics_valid,
      I3 => BU2_U0_G_RX_rxgen_decode_terminate_flags(7),
      O => BU2_N6278
    );
  BU2_U0_G_RX_rxgen_decode_cmp_eq002939 : LUT4
    generic map(
      INIT => X"0004"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_decode_length(9),
      I1 => BU2_U0_G_RX_rxgen_decode_cmp_eq0029_map2701,
      I2 => BU2_U0_G_RX_rxgen_decode_length(7),
      I3 => BU2_N6276,
      O => BU2_U0_G_RX_rxgen_decode_cmp_eq0029
    );
  BU2_U0_G_RX_rxgen_decode_cmp_eq002939_SW0 : LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_decode_length(6),
      I1 => BU2_U0_G_RX_rxgen_decode_length(15),
      I2 => BU2_U0_G_RX_rxgen_decode_length(14),
      I3 => BU2_U0_G_RX_rxgen_decode_length(8),
      O => BU2_N6276
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_not01241 : LUT4
    generic map(
      INIT => X"9669"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0362,
      I1 => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0366,
      I2 => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0365,
      I3 => BU2_N6274,
      O => BU2_U0_G_TX_txgen_testgenframe_crcgen_not0124
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_not01241_SW0 : LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crcgen_reg1(17),
      I1 => BU2_U0_G_TX_txgen_testgenframe_crcgen_reg1(1),
      I2 => BU2_U0_G_TX_txgen_testgenframe_crcgen_setb(19),
      I3 => BU2_U0_G_TX_txgen_testgenframe_crcgen_seta(19),
      O => BU2_N6274
    );
  BU2_U0_G_RX_rxgen_calculate_crc_not00871 : LUT4
    generic map(
      INIT => X"9669"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_calculate_crc_xor0317,
      I1 => BU2_U0_G_RX_rxgen_calculate_crc_xor0321,
      I2 => BU2_U0_G_RX_rxgen_calculate_crc_xor0320,
      I3 => BU2_N6272,
      O => BU2_U0_G_RX_rxgen_calculate_crc_not0087
    );
  BU2_U0_G_RX_rxgen_calculate_crc_not00871_SW0 : LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_calculate_crc_reg1(17),
      I1 => BU2_U0_G_RX_rxgen_calculate_crc_reg1(1),
      I2 => BU2_U0_G_RX_rxgen_calculate_crc_setb(19),
      I3 => BU2_U0_G_RX_rxgen_calculate_crc_seta(19),
      O => BU2_N6272
    );
  BU2_U0_G_RX_rxgen_error_detection_mux0028316 : LUT4
    generic map(
      INIT => X"C080"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_error_detection_mux00283_map2872,
      I1 => BU2_U0_G_RX_rxgen_decode_start_flag_243,
      I2 => BU2_U0_G_RX_rxgen_decode_preserve_preamble_reg_188,
      I3 => BU2_N6270,
      O => BU2_U0_G_RX_rxgen_error_detection_N29
    );
  BU2_U0_G_RX_rxgen_error_detection_mux0028316_SW0 : LUT3
    generic map(
      INIT => X"FE"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_rxc_sync_reg1(7),
      I1 => BU2_U0_G_RX_rxgen_rxc_sync_reg1(2),
      I2 => BU2_U0_G_RX_rxgen_rxc_sync_reg1(1),
      O => BU2_N6270
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_TX_CRC32_64_0110_xo_3_Q : LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crcgen_N51,
      I1 => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0160,
      I2 => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0159,
      I3 => BU2_N6268,
      O => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0009
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_TX_CRC32_64_0110_xo_3_SW0 : LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0158,
      I1 => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0157,
      I2 => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(61),
      I3 => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(56),
      O => BU2_N6268
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_TX_CRC32_64_0130_xo_3_Q : LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crcgen_N15,
      I1 => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0228,
      I2 => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0227,
      I3 => BU2_N6266,
      O => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0038
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_TX_CRC32_64_0130_xo_3_SW0 : LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0219,
      I1 => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0205,
      I2 => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(61),
      I3 => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(45),
      O => BU2_N6266
    );
  BU2_U0_G_RX_rxgen_calculate_crc_rx_crc32_64_084_xo_3_Q : LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_calculate_crc_N51,
      I1 => BU2_U0_G_RX_rxgen_calculate_crc_xor0125,
      I2 => BU2_U0_G_RX_rxgen_calculate_crc_xor0124,
      I3 => BU2_N6264,
      O => BU2_U0_G_RX_rxgen_calculate_crc_xor0009
    );
  BU2_U0_G_RX_rxgen_calculate_crc_rx_crc32_64_084_xo_3_SW0 : LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_calculate_crc_xor0123,
      I1 => BU2_U0_G_RX_rxgen_calculate_crc_xor0122,
      I2 => BU2_U0_G_RX_rxgen_decode_crc_data(61),
      I3 => BU2_U0_G_RX_rxgen_decode_crc_data(56),
      O => BU2_N6264
    );
  BU2_U0_G_RX_rxgen_calculate_crc_rx_crc32_64_0107_xo_3_Q : LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_calculate_crc_N15,
      I1 => BU2_U0_G_RX_rxgen_calculate_crc_xor0193,
      I2 => BU2_U0_G_RX_rxgen_calculate_crc_xor0192,
      I3 => BU2_N6262,
      O => BU2_U0_G_RX_rxgen_calculate_crc_xor0038
    );
  BU2_U0_G_RX_rxgen_calculate_crc_rx_crc32_64_0107_xo_3_SW0 : LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_calculate_crc_xor0184,
      I1 => BU2_U0_G_RX_rxgen_calculate_crc_xor0170,
      I2 => BU2_U0_G_RX_rxgen_decode_crc_data(61),
      I3 => BU2_U0_G_RX_rxgen_decode_crc_data(45),
      O => BU2_N6262
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_not01121 : LUT4
    generic map(
      INIT => X"9669"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0330,
      I1 => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0333,
      I2 => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0334,
      I3 => BU2_N6260,
      O => BU2_U0_G_TX_txgen_testgenframe_crcgen_not0112
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_not01121_SW0 : LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crcgen_reg1(28),
      I1 => BU2_U0_G_TX_txgen_testgenframe_crcgen_reg1(20),
      I2 => BU2_U0_G_TX_txgen_testgenframe_crcgen_setb(13),
      I3 => BU2_U0_G_TX_txgen_testgenframe_crcgen_seta(13),
      O => BU2_N6260
    );
  BU2_U0_G_RX_rxgen_calculate_crc_not00751 : LUT4
    generic map(
      INIT => X"9669"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_calculate_crc_xor0285,
      I1 => BU2_U0_G_RX_rxgen_calculate_crc_xor0288,
      I2 => BU2_U0_G_RX_rxgen_calculate_crc_xor0289,
      I3 => BU2_N6258,
      O => BU2_U0_G_RX_rxgen_calculate_crc_not0075
    );
  BU2_U0_G_RX_rxgen_calculate_crc_not00751_SW0 : LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_calculate_crc_reg1(28),
      I1 => BU2_U0_G_RX_rxgen_calculate_crc_reg1(20),
      I2 => BU2_U0_G_RX_rxgen_calculate_crc_setb(13),
      I3 => BU2_U0_G_RX_rxgen_calculate_crc_seta(13),
      O => BU2_N6258
    );
  BU2_U0_G_TX_txgen_mux0002_3_73 : LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_tx_data_avail(6),
      I1 => BU2_U0_G_TX_txgen_testgenframe_tx_data_avail(5),
      I2 => BU2_U0_G_TX_txgen_testgenframe_tx_data_avail(4),
      I3 => BU2_N6256,
      O => BU2_U0_G_TX_txgen_mux0002_3_map3426
    );
  BU2_U0_G_TX_txgen_mux0002_3_73_SW0 : LUT3
    generic map(
      INIT => X"FE"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_tx_data_avail(3),
      I1 => BU2_U0_G_TX_txgen_testgenframe_tx_data_avail(2),
      I2 => BU2_U0_G_TX_txgen_testgenframe_tx_data_avail(1),
      O => BU2_N6256
    );
  BU2_U0_G_TX_txgen_testgenio_last_bytes_0_73_SW0 : LUT3
    generic map(
      INIT => X"FE"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenio_int_data_avail(3),
      I1 => BU2_U0_G_TX_txgen_testgenio_int_data_avail(2),
      I2 => BU2_U0_G_TX_txgen_testgenio_int_data_avail(1),
      O => BU2_N6254
    );
  BU2_U0_G_RX_rxgen_decode_mux011616 : LUT4
    generic map(
      INIT => X"FFC8"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_decode_terminate_flag_212,
      I1 => BU2_U0_G_RX_rxgen_decode_mux0116_map3379,
      I2 => BU2_U0_G_RX_rxgen_decode_less_than_10bytes_196,
      I3 => BU2_U0_G_RX_rxgen_decode_mux0116_map3375,
      O => BU2_U0_G_RX_rxgen_decode_mux0116_map3381
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_mux0107_SW0 : LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0299,
      I1 => BU2_U0_G_TX_txgen_testgenframe_crcgen_TX_CRC32_64_021_xo(2),
      I2 => BU2_U0_G_TX_txgen_testgenframe_crcgen_reg2(4),
      I3 => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0298,
      O => BU2_N5832
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_TX_CRC32_64_0138_xo_3_Q : LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crcgen_N18,
      I1 => BU2_U0_G_TX_txgen_testgenframe_crcgen_N19,
      I2 => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(27),
      I3 => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(28),
      O => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0047
    );
  BU2_U0_G_RX_rxgen_calculate_crc_rx_crc32_64_0127_xo_0_Q : LUT4
    generic map(
      INIT => X"9669"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_calculate_crc_reg1(14),
      I1 => BU2_U0_G_RX_rxgen_calculate_crc_xor0268,
      I2 => BU2_U0_G_RX_rxgen_calculate_crc_xor0269,
      I3 => BU2_U0_G_RX_rxgen_calculate_crc_seta(4),
      O => BU2_U0_G_RX_rxgen_calculate_crc_N58
    );
  BU2_U0_G_RX_rxgen_calculate_crc_rx_crc32_64_0128_xo_0_Q : LUT4
    generic map(
      INIT => X"9669"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_calculate_crc_reg1(3),
      I1 => BU2_U0_G_RX_rxgen_calculate_crc_xor0270,
      I2 => BU2_U0_G_RX_rxgen_calculate_crc_xor0273,
      I3 => BU2_U0_G_RX_rxgen_calculate_crc_xor0274,
      O => BU2_U0_G_RX_rxgen_calculate_crc_N22
    );
  BU2_U0_G_RX_rxgen_calculate_crc_rx_crc32_64_0113_xo_3_Q : LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_calculate_crc_N18,
      I1 => BU2_U0_G_RX_rxgen_calculate_crc_N19,
      I2 => BU2_U0_G_RX_rxgen_decode_crc_data(27),
      I3 => BU2_U0_G_RX_rxgen_decode_crc_data(28),
      O => BU2_U0_G_RX_rxgen_calculate_crc_xor0047
    );
  BU2_U0_G_TX_txgen_testgenio_int_error20 : LUT4
    generic map(
      INIT => X"FFAE"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenio_int_underrun_344,
      I1 => BU2_U0_G_TX_txgen_testgenio_int_error_map3772,
      I2 => BU2_U0_G_TX_txgen_testgenio_int_crc_mode_300,
      I3 => BU2_U0_G_TX_txgen_testgenio_reg_max_error_322,
      O => BU2_U0_G_TX_txgen_testgenio_int_error
    );
  BU2_U0_G_TX_txgen_testgentx_mux012111 : LUT4
    generic map(
      INIT => X"0E04"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgentx_last_start_in_0_347,
      I1 => BU2_U0_G_TX_txgen_testgentx_data_reg_reg(49),
      I2 => BU2_U0_G_TX_txgen_testgentx_mux0121,
      I3 => BU2_U0_G_TX_txgen_testgentx_data_reg(17),
      O => BU2_U0_G_TX_txgen_testgentx_N312
    );
  BU2_U0_G_TX_txgen_testgentx_mux012011 : LUT4
    generic map(
      INIT => X"0E04"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgentx_last_start_in_0_347,
      I1 => BU2_U0_G_TX_txgen_testgentx_data_reg_reg(41),
      I2 => BU2_U0_G_TX_txgen_testgentx_mux0120,
      I3 => BU2_U0_G_TX_txgen_testgentx_data_reg(9),
      O => BU2_U0_G_TX_txgen_testgentx_N31
    );
  BU2_U0_G_RX_rxgen_decode_and0015148 : LUT3
    generic map(
      INIT => X"20"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_decode_frame_197,
      I1 => BU2_U0_G_RX_rxgen_decode_terminate_flag_212,
      I2 => BU2_U0_G_RX_rxgen_decode_and0015_map3186,
      O => BU2_U0_G_RX_rxgen_decode_and0015
    );
  BU2_U0_G_RX_rxgen_decode_Mrom_mux01091 : LUT3
    generic map(
      INIT => X"20"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_decode_full_bytes_valid(0),
      I1 => BU2_U0_G_RX_rxgen_decode_full_bytes_valid(7),
      I2 => BU2_U0_G_RX_rxgen_decode_or0014_87,
      O => BU2_U0_G_RX_rxgen_decode_N3
    );
  BU2_U0_G_RX_rxgen_decode_Mrom_mux01111 : LUT4
    generic map(
      INIT => X"0080"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_decode_full_bytes_valid(0),
      I1 => BU2_U0_G_RX_rxgen_decode_full_bytes_valid(1),
      I2 => BU2_U0_G_RX_rxgen_decode_or0015_78,
      I3 => BU2_U0_G_RX_rxgen_decode_full_bytes_valid(7),
      O => BU2_U0_G_RX_rxgen_decode_N2
    );
  BU2_U0_G_TX_txgen_testgentx_mux012411 : LUT4
    generic map(
      INIT => X"0E04"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgentx_last_start_in_0_347,
      I1 => BU2_U0_G_TX_txgen_testgentx_data_reg(17),
      I2 => BU2_U0_G_TX_txgen_testgentx_mux0124,
      I3 => BU2_U0_G_TX_txgen_testgentx_data_reg(49),
      O => BU2_U0_G_TX_txgen_testgentx_N31234
    );
  BU2_U0_G_TX_txgen_testgentx_mux012311 : LUT4
    generic map(
      INIT => X"0E04"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgentx_last_start_in_0_347,
      I1 => BU2_U0_G_TX_txgen_testgentx_data_reg(9),
      I2 => BU2_U0_G_TX_txgen_testgentx_mux0123,
      I3 => BU2_U0_G_TX_txgen_testgentx_data_reg(41),
      O => BU2_U0_G_TX_txgen_testgentx_N3123
    );
  BU2_U0_G_TX_txgen_testgenio_tx_state_FFd3_In81_SW0 : LUT4
    generic map(
      INIT => X"ABFF"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenio_int_ifs_mode_304,
      I1 => BU2_U0_G_TX_txgen_testgenio_ifg_delay_is_3_320,
      I2 => BU2_U0_G_TX_txgen_testgenio_no_ifg_delay_339,
      I3 => BU2_U0_G_TX_txgen_testgenio_tx_state_FFd2_267,
      O => BU2_N6159
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_not01321 : LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crcgen_N10,
      I1 => BU2_U0_G_TX_txgen_testgenframe_crcgen_N111,
      I2 => BU2_U0_G_TX_txgen_testgenframe_crcgen_N12,
      O => BU2_U0_G_TX_txgen_testgenframe_crcgen_not0132
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_not01281 : LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crcgen_N58,
      I1 => BU2_U0_G_TX_txgen_testgenframe_crcgen_N59,
      I2 => BU2_U0_G_TX_txgen_testgenframe_crcgen_N60,
      O => BU2_U0_G_TX_txgen_testgenframe_crcgen_not0128
    );
  BU2_U0_G_RX_rxgen_calculate_crc_not00951 : LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_calculate_crc_N10,
      I1 => BU2_U0_G_RX_rxgen_calculate_crc_N111,
      I2 => BU2_U0_G_RX_rxgen_calculate_crc_N12,
      O => BU2_U0_G_RX_rxgen_calculate_crc_not0095
    );
  BU2_U0_G_RX_rxgen_calculate_crc_not00911 : LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_calculate_crc_N62,
      I1 => BU2_U0_G_RX_rxgen_calculate_crc_N63,
      I2 => BU2_U0_G_RX_rxgen_calculate_crc_N64,
      O => BU2_U0_G_RX_rxgen_calculate_crc_not0091
    );
  BU2_U0_G_RX_rxgen_calculate_crc_not00691 : LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_calculate_crc_N22,
      I1 => BU2_U0_G_RX_rxgen_calculate_crc_N23,
      I2 => BU2_U0_G_RX_rxgen_calculate_crc_N24,
      O => BU2_U0_G_RX_rxgen_calculate_crc_not0069
    );
  BU2_U0_G_RX_rxgen_calculate_crc_not00681 : LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_calculate_crc_N58,
      I1 => BU2_U0_G_RX_rxgen_calculate_crc_N59,
      I2 => BU2_U0_G_RX_rxgen_calculate_crc_N60,
      O => BU2_U0_G_RX_rxgen_calculate_crc_not0068
    );
  BU2_U0_G_TX_txgen_testgenio_tx_state_FFd3_In65_SW1 : LUT3
    generic map(
      INIT => X"20"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenio_N1,
      I1 => BU2_U0_G_TX_txgen_testgenio_tx_state_FFd3_269,
      I2 => BU2_U0_G_TX_txgen_testgenio_tx_state_FFd3_In_map3811,
      O => BU2_N6149
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_not01081 : LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crcgen_N26,
      I1 => BU2_U0_G_TX_txgen_testgenframe_crcgen_N27,
      I2 => BU2_U0_G_TX_txgen_testgenframe_crcgen_N28,
      O => BU2_U0_G_TX_txgen_testgenframe_crcgen_not0108
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_not01301 : LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crcgen_N62,
      I1 => BU2_U0_G_TX_txgen_testgenframe_crcgen_N63,
      I2 => BU2_U0_G_TX_txgen_testgenframe_crcgen_N64,
      O => BU2_U0_G_TX_txgen_testgenframe_crcgen_not0130
    );
  BU2_U0_G_RX_rxgen_calculate_crc_not00931 : LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_calculate_crc_N66,
      I1 => BU2_U0_G_RX_rxgen_calculate_crc_N67,
      I2 => BU2_U0_G_RX_rxgen_calculate_crc_N68,
      O => BU2_U0_G_RX_rxgen_calculate_crc_not0093
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_not01201 : LUT4
    generic map(
      INIT => X"9669"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0357,
      I1 => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0358,
      I2 => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0356,
      I3 => BU2_N6252,
      O => BU2_U0_G_TX_txgen_testgenframe_crcgen_not0120
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_not01201_SW0 : LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crcgen_reg1(25),
      I1 => BU2_U0_G_TX_txgen_testgenframe_crcgen_reg1(16),
      I2 => BU2_U0_G_TX_txgen_testgenframe_crcgen_setb(17),
      I3 => BU2_U0_G_TX_txgen_testgenframe_crcgen_seta(17),
      O => BU2_N6252
    );
  BU2_U0_G_RX_rxgen_calculate_crc_not00831 : LUT4
    generic map(
      INIT => X"9669"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_calculate_crc_xor0312,
      I1 => BU2_U0_G_RX_rxgen_calculate_crc_xor0313,
      I2 => BU2_U0_G_RX_rxgen_calculate_crc_xor0311,
      I3 => BU2_N6250,
      O => BU2_U0_G_RX_rxgen_calculate_crc_not0083
    );
  BU2_U0_G_RX_rxgen_calculate_crc_not00831_SW0 : LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_calculate_crc_reg1(25),
      I1 => BU2_U0_G_RX_rxgen_calculate_crc_reg1(16),
      I2 => BU2_U0_G_RX_rxgen_calculate_crc_setb(17),
      I3 => BU2_U0_G_RX_rxgen_calculate_crc_seta(17),
      O => BU2_N6250
    );
  BU2_U0_G_TX_txgen_testgenio_tx_state_FFd2_In27 : LUT4
    generic map(
      INIT => X"AAA8"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenio_tx_state_FFd2_In_map3685,
      I1 => BU2_U0_G_TX_txgen_testgenio_ifg_ext_count_Msub_sub0000_cy_1_Q,
      I2 => BU2_U0_G_TX_txgen_testgenio_ifg_ext_count(6),
      I3 => BU2_N6248,
      O => BU2_U0_G_TX_txgen_testgenio_tx_state_FFd2_In_map3686
    );
  BU2_U0_G_TX_txgen_testgenio_tx_state_FFd2_In27_SW0 : LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenio_ifg_ext_count(5),
      I1 => BU2_U0_G_TX_txgen_testgenio_ifg_ext_count(4),
      I2 => BU2_U0_G_TX_txgen_testgenio_ifg_ext_count(3),
      I3 => BU2_U0_G_TX_txgen_testgenio_ifg_ext_count(2),
      O => BU2_N6248
    );
  BU2_U0_rsgen_G_RX_detect_link_fail_or000234_SW1 : LUT4
    generic map(
      INIT => X"31FF"
    )
    port map (
      I0 => BU2_U0_rsgen_G_RX_detect_link_fail_seq_upper_reg2_96,
      I1 => BU2_U0_rsgen_G_RX_detect_link_fail_seq_cnt(0),
      I2 => BU2_U0_rsgen_G_RX_detect_link_fail_seq_upper_mismatch_100,
      I3 => BU2_U0_rsgen_G_RX_detect_link_fail_seq_cnt(1),
      O => BU2_N6246
    );
  BU2_U0_rsgen_G_RX_detect_link_fail_or000234_SW0 : LUT4
    generic map(
      INIT => X"FF7F"
    )
    port map (
      I0 => BU2_U0_rsgen_G_RX_detect_link_fail_seq_upper_reg2_96,
      I1 => BU2_U0_rsgen_G_RX_detect_link_fail_seq_cnt(1),
      I2 => BU2_U0_rsgen_G_RX_detect_link_fail_seq_cnt(0),
      I3 => BU2_U0_rsgen_G_RX_detect_link_fail_seq_upper_mismatch_100,
      O => BU2_N6245
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_TX_CRC32_64_086_xo_4_1 : LUT4
    generic map(
      INIT => X"9669"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0450,
      I1 => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0449,
      I2 => BU2_U0_G_TX_txgen_testgenframe_crcgen_reg1(26),
      I3 => BU2_N6243,
      O => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0330
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_TX_CRC32_64_086_xo_4_1_SW0 : LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crcgen_reg1(25),
      I1 => BU2_U0_G_TX_txgen_testgenframe_crcgen_reg1(22),
      I2 => BU2_U0_G_TX_txgen_testgenframe_crcgen_reg1(0),
      I3 => BU2_U0_G_TX_txgen_testgenframe_crcgen_reg1(10),
      O => BU2_N6243
    );
  BU2_U0_G_RX_rxgen_calculate_crc_rx_crc32_64_061_xo_4_1 : LUT4
    generic map(
      INIT => X"9669"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_calculate_crc_xor0368,
      I1 => BU2_U0_G_RX_rxgen_calculate_crc_xor0367,
      I2 => BU2_U0_G_RX_rxgen_calculate_crc_reg1(25),
      I3 => BU2_N6241,
      O => BU2_U0_G_RX_rxgen_calculate_crc_xor0285
    );
  BU2_U0_G_RX_rxgen_calculate_crc_rx_crc32_64_061_xo_4_1_SW0 : LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_calculate_crc_reg1(22),
      I1 => BU2_U0_G_RX_rxgen_calculate_crc_reg1(0),
      I2 => BU2_U0_G_RX_rxgen_calculate_crc_reg1(26),
      I3 => BU2_U0_G_RX_rxgen_calculate_crc_reg1(10),
      O => BU2_N6241
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_TX_CRC32_64_0161_xo_3_SW0 : LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0448,
      I1 => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0443,
      I2 => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0343,
      I3 => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0339,
      O => BU2_N6219
    );
  BU2_U0_G_RX_rxgen_calculate_crc_rx_crc32_64_0137_xo_3_SW0 : LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_calculate_crc_xor0366,
      I1 => BU2_U0_G_RX_rxgen_calculate_crc_xor0361,
      I2 => BU2_U0_G_RX_rxgen_calculate_crc_xor0298,
      I3 => BU2_U0_G_RX_rxgen_calculate_crc_xor0294,
      O => BU2_N6217
    );
  BU2_U0_rsgen_G_RX_detect_link_fail_Mrom_mux00271 : LUT4
    generic map(
      INIT => X"6EEE"
    )
    port map (
      I0 => BU2_U0_rsgen_G_RX_detect_link_fail_seq_upper_reg_99,
      I1 => BU2_U0_rsgen_G_RX_detect_link_fail_seq_lower_reg_98,
      I2 => BU2_U0_rsgen_G_RX_detect_link_fail_N111,
      I3 => BU2_U0_rsgen_G_RX_detect_link_fail_N5,
      O => BU2_U0_rsgen_G_RX_detect_link_fail_N2
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_TX_CRC32_64_0157_xo_2_Q : LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crcgen_reg1(15),
      I1 => BU2_U0_G_TX_txgen_testgenframe_crcgen_reg1(9),
      I2 => BU2_U0_G_TX_txgen_testgenframe_crcgen_reg1(13),
      O => BU2_U0_G_TX_txgen_testgenframe_crcgen_N28
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_not01261 : LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crcgen_N38,
      I1 => BU2_U0_G_TX_txgen_testgenframe_crcgen_N39,
      I2 => BU2_U0_G_TX_txgen_testgenframe_crcgen_N40,
      O => BU2_U0_G_TX_txgen_testgenframe_crcgen_not0126
    );
  BU2_U0_G_RX_rxgen_calculate_crc_not00891 : LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_calculate_crc_N38,
      I1 => BU2_U0_G_RX_rxgen_calculate_crc_N39,
      I2 => BU2_U0_G_RX_rxgen_calculate_crc_N40,
      O => BU2_U0_G_RX_rxgen_calculate_crc_not0089
    );
  BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_pause_tx_pause_control_i_Mcount_pause_count_lut_15_Q : LUT3
    generic map(
      INIT => X"B1"
    )
    port map (
      I0 => BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_pause_tx_pause_control_i_and0000,
      I1 => BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_pause_tx_pause_control_i_pause_count(15),
      I2 => BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_pause_rx_pause_control_i_pause_value_to_tx(15),
      O => BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_pause_tx_pause_control_i_N19
    );
  BU2_U0_G_TX_txgen_testgenio_ifg_ext_count_mux0000_2_1_G : LUT4
    generic map(
      INIT => X"656A"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenio_int_ifg_delay_lane(3),
      I1 => BU2_N6169,
      I2 => BU2_U0_G_TX_txgen_testgenio_ext_col2,
      I3 => BU2_N6168,
      O => BU2_N6216
    );
  BU2_U0_G_TX_txgen_testgenio_ifg_ext_count_mux0000_2_1 : MUXF5
    port map (
      I0 => BU2_N6215,
      I1 => BU2_N6216,
      S => BU2_U0_G_TX_txgen_testgenio_N5,
      O => BU2_U0_G_TX_txgen_testgenio_ifg_ext_count_mux0000(2)
    );
  BU2_U0_G_TX_txgen_testgenio_ifg_ext_count_mux0000_1_1_G : LUT4
    generic map(
      INIT => X"6959"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenio_int_ifg_delay_lane(2),
      I1 => BU2_U0_G_TX_txgen_testgenio_and0013,
      I2 => BU2_U0_G_TX_txgen_testgenio_int_ifg_delay_lane(1),
      I3 => BU2_U0_G_TX_txgen_testgenio_ext_col2,
      O => BU2_N6214
    );
  BU2_U0_G_TX_txgen_testgenio_ifg_ext_count_mux0000_1_1_F : LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenio_ifg_ext_count(0),
      I1 => BU2_U0_G_TX_txgen_testgenio_ifg_ext_count(1),
      O => BU2_N6213
    );
  BU2_U0_G_TX_txgen_testgenio_ifg_ext_count_mux0000_1_1 : MUXF5
    port map (
      I0 => BU2_N6213,
      I1 => BU2_N6214,
      S => BU2_U0_G_TX_txgen_testgenio_N5,
      O => BU2_U0_G_TX_txgen_testgenio_ifg_ext_count_mux0000(1)
    );
  BU2_U0_G_TX_txgen_testgenio_add_gap_SW3_G : LUT3
    generic map(
      INIT => X"F8"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenio_int_data_ack_map3825,
      I1 => BU2_U0_G_TX_txgen_ifg_dic_reg_84,
      I2 => BU2_U0_G_TX_txgen_testgenio_state1,
      O => BU2_N6212
    );
  BU2_U0_G_TX_txgen_testgenio_add_gap_SW3_F : LUT4
    generic map(
      INIT => X"FF8A"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenio_int_data_ack_map3825,
      I1 => BU2_U0_G_TX_txgen_ifg_dic_reg_84,
      I2 => BU2_U0_G_TX_txgen_testgenio_xor0011,
      I3 => BU2_U0_G_TX_txgen_testgenio_state1,
      O => BU2_N6211
    );
  BU2_U0_G_TX_txgen_testgenio_add_gap_SW3 : MUXF5
    port map (
      I0 => BU2_N6211,
      I1 => BU2_N6212,
      S => BU2_N6109,
      O => BU2_N6199
    );
  BU2_U0_G_TX_txgen_testgenio_add_gap_SW2_G : LUT4
    generic map(
      INIT => X"AAAB"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenio_state1,
      I1 => BU2_N6109,
      I2 => BU2_U0_G_TX_txgen_testgenio_xor0011,
      I3 => BU2_U0_G_TX_txgen_ifg_dic_reg_84,
      O => BU2_N6210
    );
  BU2_U0_G_TX_txgen_testgenio_add_gap_SW2 : MUXF5
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenio_state1,
      I1 => BU2_N6210,
      S => BU2_U0_G_TX_txgen_testgenio_int_data_ack_map3825,
      O => BU2_N6198
    );
  BU2_U0_G_FLOWCONTROL_flwctrl_tx_data_avail_out_7_3_SW2_G : LUT4
    generic map(
      INIT => X"FFEF"
    )
    port map (
      I0 => BU2_U0_G_FLOWCONTROL_flwctrl_tx_mux_control_state_FFd2_1_80,
      I1 => BU2_U0_G_FLOWCONTROL_flwctrl_tx_start_int_263,
      I2 => BU2_U0_G_TX_txgen_testgenio_tx_state_FFd3_269,
      I3 => BU2_U0_G_TX_txgen_testgenio_tx_state_FFd2_2_79,
      O => BU2_N6208
    );
  BU2_U0_G_FLOWCONTROL_flwctrl_tx_data_avail_out_7_3_SW2 : MUXF5
    port map (
      I0 => BU2_N1,
      I1 => BU2_N6208,
      S => BU2_U0_G_FLOWCONTROL_flwctrl_tx_data_avail_in_reg(7),
      O => BU2_N6181
    );
  BU2_U0_G_FLOWCONTROL_flwctrl_tx_data_avail_out_7_3_SW1_G : LUT4
    generic map(
      INIT => X"AAFB"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenio_tx_state_FFd2_2_79,
      I1 => BU2_U0_G_FLOWCONTROL_flwctrl_tx_data_avail_in_reg(7),
      I2 => BU2_U0_G_FLOWCONTROL_flwctrl_tx_start_int_263,
      I3 => BU2_U0_G_FLOWCONTROL_flwctrl_tx_mux_control_state_FFd2_1_80,
      O => BU2_N6206
    );
  BU2_U0_G_FLOWCONTROL_flwctrl_tx_data_avail_out_7_3_SW1 : MUXF5
    port map (
      I0 => BU2_N1,
      I1 => BU2_N6206,
      S => BU2_U0_G_TX_txgen_testgenio_tx_state_FFd3_269,
      O => BU2_N6180
    );
  BU2_U0_G_TX_txgen_testgenio_inv_start_lane_G : LUT4
    generic map(
      INIT => X"A965"
    )
    port map (
      I0 => BU2_N5978,
      I1 => BU2_U0_G_TX_txgen_testgenio_bytes_to_drop(2),
      I2 => BU2_N6079,
      I3 => BU2_U0_G_TX_txgen_testgenio_dic(1),
      O => BU2_N6204
    );
  BU2_U0_G_TX_txgen_testgenio_inv_start_lane : MUXF5
    port map (
      I0 => BU2_N6203,
      I1 => BU2_N6204,
      S => BU2_U0_G_TX_txgen_ifg_dic_reg_84,
      O => BU2_U0_G_TX_txgen_testgenio_inv_start_lane_85
    );
  BU2_U0_G_TX_txgen_testgenio_int_data_ack5 : LUT4
    generic map(
      INIT => X"0008"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenio_tx_state_FFd2_267,
      I1 => BU2_U0_G_TX_txgen_testgenio_no_ifg_delay_339,
      I2 => BU2_U0_G_TX_txgen_testgenio_int_ifs_mode_304,
      I3 => BU2_U0_G_TX_txgen_testgenio_tx_state_FFd3_269,
      O => BU2_U0_G_TX_txgen_testgenio_int_data_ack_map3825
    );
  BU2_U0_G_TX_txgen_testgenio_add_gap_SW0 : LUT4
    generic map(
      INIT => X"20A3"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenio_last_d_a(0),
      I1 => BU2_U0_G_TX_txgen_testgenio_int_start_lane_328,
      I2 => BU2_U0_G_TX_txgen_testgenio_int_crc_mode_300,
      I3 => BU2_N6201,
      O => BU2_N6109
    );
  BU2_U0_G_TX_txgen_testgenio_int_data_ack22 : LUT4
    generic map(
      INIT => X"8A80"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenio_int_data_ack_map3829,
      I1 => BU2_N6199,
      I2 => BU2_N6110,
      I3 => BU2_N6198,
      O => BU2_U0_int_data_ack
    );
  BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_pause_tx_pause_control_i_pause_count_Eqn_121 : LUT4
    generic map(
      INIT => X"A2AA"
    )
    port map (
      I0 => BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_pause_tx_pause_control_i_pause_count(12),
      I1 => BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_pause_tx_pause_control_i_good_frame_in_tx_252,
      I2 => BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_pause_tx_pause_control_i_good_frame_in_tx_reg_251,
      I3 => BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_pause_rx_pause_control_i_pause_req_to_tx_113,
      O => BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_pause_tx_pause_control_i_pause_count_Eqn_12
    );
  BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_pause_tx_pause_control_i_pause_count_Eqn_111 : LUT4
    generic map(
      INIT => X"A2AA"
    )
    port map (
      I0 => BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_pause_tx_pause_control_i_pause_count(11),
      I1 => BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_pause_tx_pause_control_i_good_frame_in_tx_252,
      I2 => BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_pause_tx_pause_control_i_good_frame_in_tx_reg_251,
      I3 => BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_pause_rx_pause_control_i_pause_req_to_tx_113,
      O => BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_pause_tx_pause_control_i_pause_count_Eqn_11_247
    );
  BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_pause_tx_pause_control_i_pause_count_Eqn_101 : LUT4
    generic map(
      INIT => X"A2AA"
    )
    port map (
      I0 => BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_pause_tx_pause_control_i_pause_count(10),
      I1 => BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_pause_tx_pause_control_i_good_frame_in_tx_252,
      I2 => BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_pause_tx_pause_control_i_good_frame_in_tx_reg_251,
      I3 => BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_pause_rx_pause_control_i_pause_req_to_tx_113,
      O => BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_pause_tx_pause_control_i_pause_count_Eqn_10
    );
  BU2_U0_G_TX_txgen_testgenio_Mrom_mux02091 : LUT3
    generic map(
      INIT => X"10"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenio_start_ifg_332,
      I1 => BU2_U0_G_TX_txgen_testgenio_first_tx_cycle_325,
      I2 => BU2_U0_G_TX_txgen_testgenio_and0026_wg_cy(4),
      O => BU2_U0_G_TX_txgen_testgenio_N2
    );
  BU2_U0_G_FLOWCONTROL_flwctrl_tx_data_avail_out_4_1 : LUT4
    generic map(
      INIT => X"B3A0"
    )
    port map (
      I0 => BU2_U0_G_FLOWCONTROL_flwctrl_tx_data_avail_in_reg(4),
      I1 => BU2_U0_G_FLOWCONTROL_flwctrl_tx_data_count(1),
      I2 => BU2_N6663,
      I3 => BU2_U0_G_FLOWCONTROL_flwctrl_tx_N41,
      O => BU2_U0_int_tx_data_avail(4)
    );
  BU2_U0_G_FLOWCONTROL_flwctrl_tx_data_avail_out_6_1 : LUT4
    generic map(
      INIT => X"B3A0"
    )
    port map (
      I0 => BU2_U0_G_FLOWCONTROL_flwctrl_tx_data_avail_in_reg(6),
      I1 => BU2_U0_G_FLOWCONTROL_flwctrl_tx_data_count(1),
      I2 => BU2_U0_G_FLOWCONTROL_flwctrl_tx_N61,
      I3 => BU2_N6664,
      O => BU2_U0_int_tx_data_avail(6)
    );
  BU2_U0_G_TX_txgen_testgenio_Mcount_max_count_lut_1_Q : LUT3
    generic map(
      INIT => X"36"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenio_load_max_count_338,
      I1 => BU2_U0_G_TX_txgen_testgenio_max_count_eqn,
      I2 => BU2_U0_G_TX_txgen_testgenio_max_count(1),
      O => BU2_U0_G_TX_txgen_testgenio_N40
    );
  BU2_U0_G_TX_txgen_testgenio_mux0189_8_1 : LUT4
    generic map(
      INIT => X"EC4C"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenio_tx_valid,
      I1 => BU2_U0_G_TX_txgen_testgenio_byte_count(8),
      I2 => BU2_U0_G_TX_txgen_testgenio_xor0011,
      I3 => BU2_U0_G_TX_txgen_testgenio_addsub0008(8),
      O => BU2_U0_G_TX_txgen_testgenio_mux0189(8)
    );
  BU2_U0_G_TX_txgen_testgenio_mux0189_9_1 : LUT4
    generic map(
      INIT => X"EC4C"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenio_tx_valid,
      I1 => BU2_U0_G_TX_txgen_testgenio_byte_count(9),
      I2 => BU2_U0_G_TX_txgen_testgenio_xor0011,
      I3 => BU2_U0_G_TX_txgen_testgenio_addsub0008(9),
      O => BU2_U0_G_TX_txgen_testgenio_mux0189(9)
    );
  BU2_U0_G_TX_txgen_testgenio_mux0189_10_1 : LUT4
    generic map(
      INIT => X"EC4C"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenio_tx_valid,
      I1 => BU2_U0_G_TX_txgen_testgenio_byte_count(10),
      I2 => BU2_U0_G_TX_txgen_testgenio_xor0011,
      I3 => BU2_U0_G_TX_txgen_testgenio_addsub0008(10),
      O => BU2_U0_G_TX_txgen_testgenio_mux0189(10)
    );
  BU2_U0_G_TX_txgen_testgenio_mux0189_11_1 : LUT4
    generic map(
      INIT => X"EC4C"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenio_tx_valid,
      I1 => BU2_U0_G_TX_txgen_testgenio_byte_count(11),
      I2 => BU2_N6661,
      I3 => BU2_U0_G_TX_txgen_testgenio_addsub0008(11),
      O => BU2_U0_G_TX_txgen_testgenio_mux0189(11)
    );
  BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_pause_tx_pause_control_i_pause_count_Eqn_91 : LUT4
    generic map(
      INIT => X"A2AA"
    )
    port map (
      I0 => BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_pause_tx_pause_control_i_pause_count(9),
      I1 => BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_pause_tx_pause_control_i_good_frame_in_tx_252,
      I2 => BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_pause_tx_pause_control_i_good_frame_in_tx_reg_251,
      I3 => BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_pause_rx_pause_control_i_pause_req_to_tx_113,
      O => BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_pause_tx_pause_control_i_pause_count_Eqn_9
    );
  BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_pause_tx_pause_control_i_pause_count_Eqn_81 : LUT4
    generic map(
      INIT => X"A2AA"
    )
    port map (
      I0 => BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_pause_tx_pause_control_i_pause_count(8),
      I1 => BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_pause_tx_pause_control_i_good_frame_in_tx_252,
      I2 => BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_pause_tx_pause_control_i_good_frame_in_tx_reg_251,
      I3 => BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_pause_rx_pause_control_i_pause_req_to_tx_113,
      O => BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_pause_tx_pause_control_i_pause_count_Eqn_8
    );
  BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_pause_tx_pause_control_i_pause_count_Eqn_71 : LUT4
    generic map(
      INIT => X"A2AA"
    )
    port map (
      I0 => BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_pause_tx_pause_control_i_pause_count(7),
      I1 => BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_pause_tx_pause_control_i_good_frame_in_tx_252,
      I2 => BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_pause_tx_pause_control_i_good_frame_in_tx_reg_251,
      I3 => BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_pause_rx_pause_control_i_pause_req_to_tx_113,
      O => BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_pause_tx_pause_control_i_pause_count_Eqn_7
    );
  BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_pause_tx_pause_control_i_pause_count_Eqn_61 : LUT4
    generic map(
      INIT => X"A2AA"
    )
    port map (
      I0 => BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_pause_tx_pause_control_i_pause_count(6),
      I1 => BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_pause_tx_pause_control_i_good_frame_in_tx_252,
      I2 => BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_pause_tx_pause_control_i_good_frame_in_tx_reg_251,
      I3 => BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_pause_rx_pause_control_i_pause_req_to_tx_113,
      O => BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_pause_tx_pause_control_i_pause_count_Eqn_6
    );
  BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_pause_tx_pause_control_i_pause_count_Eqn_51 : LUT4
    generic map(
      INIT => X"A2AA"
    )
    port map (
      I0 => BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_pause_tx_pause_control_i_pause_count(5),
      I1 => BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_pause_tx_pause_control_i_good_frame_in_tx_252,
      I2 => BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_pause_tx_pause_control_i_good_frame_in_tx_reg_251,
      I3 => BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_pause_rx_pause_control_i_pause_req_to_tx_113,
      O => BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_pause_tx_pause_control_i_pause_count_Eqn_5
    );
  BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_pause_tx_pause_control_i_pause_count_Eqn_41 : LUT4
    generic map(
      INIT => X"A2AA"
    )
    port map (
      I0 => BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_pause_tx_pause_control_i_pause_count(4),
      I1 => BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_pause_tx_pause_control_i_good_frame_in_tx_252,
      I2 => BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_pause_tx_pause_control_i_good_frame_in_tx_reg_251,
      I3 => BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_pause_rx_pause_control_i_pause_req_to_tx_113,
      O => BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_pause_tx_pause_control_i_pause_count_Eqn_4
    );
  BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_pause_tx_pause_control_i_Mcount_pause_count_lut_14_Q : LUT3
    generic map(
      INIT => X"B1"
    )
    port map (
      I0 => BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_pause_tx_pause_control_i_and0000,
      I1 => BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_pause_tx_pause_control_i_pause_count(14),
      I2 => BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_pause_rx_pause_control_i_pause_value_to_tx(14),
      O => BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_pause_tx_pause_control_i_N18
    );
  BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_pause_tx_pause_control_i_Mcount_pause_count_lut_13_Q : LUT3
    generic map(
      INIT => X"B1"
    )
    port map (
      I0 => BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_pause_tx_pause_control_i_and0000,
      I1 => BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_pause_tx_pause_control_i_pause_count(13),
      I2 => BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_pause_rx_pause_control_i_pause_value_to_tx(13),
      O => BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_pause_tx_pause_control_i_N17
    );
  BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_pause_tx_pause_control_i_Mcount_pause_count_lut_12_Q : LUT3
    generic map(
      INIT => X"B1"
    )
    port map (
      I0 => BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_pause_tx_pause_control_i_and0000,
      I1 => BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_pause_tx_pause_control_i_pause_count(12),
      I2 => BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_pause_rx_pause_control_i_pause_value_to_tx(12),
      O => BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_pause_tx_pause_control_i_N16
    );
  BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_pause_tx_pause_control_i_Mcount_pause_count_lut_11_Q : LUT3
    generic map(
      INIT => X"B1"
    )
    port map (
      I0 => BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_pause_tx_pause_control_i_and0000,
      I1 => BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_pause_tx_pause_control_i_pause_count(11),
      I2 => BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_pause_rx_pause_control_i_pause_value_to_tx(11),
      O => BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_pause_tx_pause_control_i_N15
    );
  BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_pause_tx_pause_control_i_Mcount_pause_count_lut_10_Q : LUT3
    generic map(
      INIT => X"B1"
    )
    port map (
      I0 => BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_pause_tx_pause_control_i_and0000,
      I1 => BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_pause_tx_pause_control_i_pause_count(10),
      I2 => BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_pause_rx_pause_control_i_pause_value_to_tx(10),
      O => BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_pause_tx_pause_control_i_N14
    );
  BU2_U0_G_TX_txgen_testgenio_and0013_mmx_out2_SW0_SW0 : LUT4
    generic map(
      INIT => X"1151"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenio_int_ifg_delay_lane(3),
      I1 => BU2_U0_G_TX_txgen_testgenio_int_ifg_delay_lane(2),
      I2 => BU2_U0_G_TX_txgen_testgenio_and0013,
      I3 => BU2_U0_G_TX_txgen_testgenio_int_ifg_delay_lane(1),
      O => BU2_N6185
    );
  BU2_U0_G_TX_txgen_testgenio_and0013_mmx_out1_SW0_SW1 : LUT4
    generic map(
      INIT => X"0151"
    )
    port map (
      I0 => BU2_N6196,
      I1 => BU2_N6667,
      I2 => BU2_U0_G_TX_txgen_testgenio_and0013,
      I3 => BU2_U0_G_TX_txgen_testgenio_Msub_addsub0000_cy_1_Q,
      O => BU2_N6172
    );
  BU2_U0_G_TX_txgen_testgenio_and0013_mmx_out2_SW0_SW1 : LUT4
    generic map(
      INIT => X"0151"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenio_int_ifg_delay_lane(3),
      I1 => BU2_U0_G_TX_txgen_testgenio_Msub_addsub0001_cy_1_Q,
      I2 => BU2_U0_G_TX_txgen_testgenio_and0013,
      I3 => BU2_U0_G_TX_txgen_testgenio_Msub_addsub0000_cy_1_Q,
      O => BU2_N6186
    );
  BU2_U0_G_TX_txgen_testgenio_and0013_mmx_out4_SW0_SW1 : LUT4
    generic map(
      INIT => X"13B3"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenio_min_pkt_len_reached_337,
      I1 => BU2_N6193,
      I2 => BU2_U0_int_tx_data_avail(3),
      I3 => BU2_N6194,
      O => BU2_N6169
    );
  BU2_U0_G_TX_txgen_testgenio_and0013_mmx_out4_SW0_SW1_SW1 : LUT4
    generic map(
      INIT => X"FEC8"
    )
    port map (
      I0 => BU2_N6670,
      I1 => BU2_U0_G_TX_txgen_testgenio_int_ifg_delay_lane(1),
      I2 => BU2_U0_G_TX_txgen_testgenio_min_pkt_len_past_334,
      I3 => BU2_U0_G_TX_txgen_testgenio_int_ifg_delay_lane(2),
      O => BU2_N6194
    );
  BU2_U0_G_TX_txgen_testgenio_and0013_mmx_out4_SW0_SW0 : LUT4
    generic map(
      INIT => X"1BFF"
    )
    port map (
      I0 => BU2_U0_int_tx_data_avail(3),
      I1 => BU2_N6190,
      I2 => BU2_N6191,
      I3 => BU2_U0_G_TX_txgen_testgenio_int_ifg_delay_lane(2),
      O => BU2_N6168
    );
  BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_pause_tx_pause_control_i_pause_count_Eqn_31 : LUT4
    generic map(
      INIT => X"A2AA"
    )
    port map (
      I0 => BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_pause_tx_pause_control_i_pause_count(3),
      I1 => BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_pause_tx_pause_control_i_good_frame_in_tx_252,
      I2 => BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_pause_tx_pause_control_i_good_frame_in_tx_reg_251,
      I3 => BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_pause_rx_pause_control_i_pause_req_to_tx_113,
      O => BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_pause_tx_pause_control_i_pause_count_Eqn_3
    );
  BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_pause_tx_pause_control_i_pause_count_Eqn_21 : LUT4
    generic map(
      INIT => X"A2AA"
    )
    port map (
      I0 => BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_pause_tx_pause_control_i_pause_count(2),
      I1 => BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_pause_tx_pause_control_i_good_frame_in_tx_252,
      I2 => BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_pause_tx_pause_control_i_good_frame_in_tx_reg_251,
      I3 => BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_pause_rx_pause_control_i_pause_req_to_tx_113,
      O => BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_pause_tx_pause_control_i_pause_count_Eqn_2
    );
  BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_pause_tx_pause_control_i_pause_count_Eqn_11 : LUT4
    generic map(
      INIT => X"A2AA"
    )
    port map (
      I0 => BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_pause_tx_pause_control_i_pause_count(1),
      I1 => BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_pause_tx_pause_control_i_good_frame_in_tx_252,
      I2 => BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_pause_tx_pause_control_i_good_frame_in_tx_reg_251,
      I3 => BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_pause_rx_pause_control_i_pause_req_to_tx_113,
      O => BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_pause_tx_pause_control_i_pause_count_Eqn_1
    );
  BU2_U0_G_TX_txgen_testgenio_Msub_addsub0000_cy_4_11 : LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenio_int_ifg_delay_lane(5),
      I1 => BU2_U0_G_TX_txgen_testgenio_int_ifg_delay_lane(4),
      I2 => BU2_U0_G_TX_txgen_testgenio_int_ifg_delay_lane(3),
      I3 => BU2_N6666,
      O => BU2_U0_G_TX_txgen_testgenio_Msub_addsub0000_cy_4_Q
    );
  BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_pause_tx_pause_control_i_Mcount_pause_count_lut_9_Q : LUT3
    generic map(
      INIT => X"B1"
    )
    port map (
      I0 => BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_pause_tx_pause_control_i_and0000,
      I1 => BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_pause_tx_pause_control_i_pause_count(9),
      I2 => BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_pause_rx_pause_control_i_pause_value_to_tx(9),
      O => BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_pause_tx_pause_control_i_N13
    );
  BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_pause_tx_pause_control_i_Mcount_pause_count_lut_8_Q : LUT3
    generic map(
      INIT => X"B1"
    )
    port map (
      I0 => BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_pause_tx_pause_control_i_and0000,
      I1 => BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_pause_tx_pause_control_i_pause_count(8),
      I2 => BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_pause_rx_pause_control_i_pause_value_to_tx(8),
      O => BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_pause_tx_pause_control_i_N12
    );
  BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_pause_tx_pause_control_i_Mcount_pause_count_lut_7_Q : LUT3
    generic map(
      INIT => X"B1"
    )
    port map (
      I0 => BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_pause_tx_pause_control_i_and0000,
      I1 => BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_pause_tx_pause_control_i_pause_count(7),
      I2 => BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_pause_rx_pause_control_i_pause_value_to_tx(7),
      O => BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_pause_tx_pause_control_i_N11
    );
  BU2_U0_G_TX_txgen_testgenio_and0013_mmx_out2 : LUT4
    generic map(
      INIT => X"396C"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenio_ext_col2,
      I1 => BU2_U0_G_TX_txgen_testgenio_int_ifg_delay_lane(4),
      I2 => BU2_N6186,
      I3 => BU2_N6185,
      O => BU2_U0_G_TX_txgen_testgenio_and0013_mmx_out2_91
    );
  BU2_U0_G_FLOWCONTROL_flwctrl_tx_data_avail_out_3_1 : LUT4
    generic map(
      INIT => X"0F22"
    )
    port map (
      I0 => BU2_U0_G_FLOWCONTROL_flwctrl_tx_data_avail_in_reg(3),
      I1 => BU2_U0_G_FLOWCONTROL_flwctrl_tx_start_int_263,
      I2 => BU2_N6672,
      I3 => BU2_U0_G_FLOWCONTROL_flwctrl_tx_mux_control_state_FFd2_1_80,
      O => BU2_U0_int_tx_data_avail(3)
    );
  BU2_U0_G_TX_txgen_testgenio_ext_d : LUT4
    generic map(
      INIT => X"0213"
    )
    port map (
      I0 => BU2_N6166,
      I1 => BU2_N6125,
      I2 => BU2_N6181,
      I3 => BU2_N6180,
      O => BU2_U0_G_TX_txgen_testgenio_ext_d_88
    );
  BU2_U0_G_TX_txgen_testgenio_and0013_mmx_out3_SW0_SW1 : LUT4
    generic map(
      INIT => X"3035"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenio_int_ifg_delay_lane(6),
      I1 => BU2_N6075,
      I2 => BU2_U0_G_TX_txgen_testgenio_and0013,
      I3 => BU2_U0_G_TX_txgen_testgenio_Msub_addsub0001_cy_4_Q,
      O => BU2_N6178
    );
  BU2_U0_G_TX_txgen_testgenio_and0013_mmx_out3_SW0_SW0 : LUT4
    generic map(
      INIT => X"01F1"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenio_int_ifg_delay_lane(6),
      I1 => BU2_U0_G_TX_txgen_testgenio_Msub_addsub0002_cy(4),
      I2 => BU2_U0_G_TX_txgen_testgenio_and0013,
      I3 => BU2_N6680,
      O => BU2_N6177
    );
  BU2_U0_G_TX_txgen_testgenio_and0013_mmx_out_SW0_SW1 : LUT3
    generic map(
      INIT => X"53"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenio_Msub_addsub0000_cy_4_Q,
      I1 => BU2_N6676,
      I2 => BU2_U0_G_TX_txgen_testgenio_and0013,
      O => BU2_N6175
    );
  BU2_U0_G_TX_txgen_testgenio_and0013_mmx_out_SW0_SW0 : LUT3
    generic map(
      INIT => X"35"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenio_Msub_addsub0002_cy(4),
      I1 => BU2_U0_G_TX_txgen_testgenio_Msub_addsub0000_cy_4_Q,
      I2 => BU2_N6671,
      O => BU2_N6174
    );
  BU2_U0_G_TX_txgen_testgenio_and0013_mmx_out4 : LUT4
    generic map(
      INIT => X"396C"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenio_ext_col2,
      I1 => BU2_U0_G_TX_txgen_testgenio_int_ifg_delay_lane(3),
      I2 => BU2_N6169,
      I3 => BU2_N6168,
      O => BU2_U0_G_TX_txgen_testgenio_and0013_mmx_out4_90
    );
  BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_pause_tx_pause_control_i_Mcount_pause_count_lut_0_Q : LUT3
    generic map(
      INIT => X"6C"
    )
    port map (
      I0 => BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_pause_tx_pause_control_i_and0000,
      I1 => BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_pause_tx_pause_control_i_pause_count_Eqn_0,
      I2 => BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_pause_rx_pause_control_i_pause_value_to_tx(0),
      O => BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_pause_tx_pause_control_i_N4
    );
  BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_pause_tx_pause_control_i_Mcount_pause_count_lut_6_Q : LUT3
    generic map(
      INIT => X"B1"
    )
    port map (
      I0 => BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_pause_tx_pause_control_i_and0000,
      I1 => BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_pause_tx_pause_control_i_pause_count(6),
      I2 => BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_pause_rx_pause_control_i_pause_value_to_tx(6),
      O => BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_pause_tx_pause_control_i_N10
    );
  BU2_U0_G_FLOWCONTROL_flwctrl_tx_data_avail_out_7_3 : LUT4
    generic map(
      INIT => X"0F22"
    )
    port map (
      I0 => BU2_U0_G_FLOWCONTROL_flwctrl_tx_data_avail_in_reg(7),
      I1 => BU2_U0_G_FLOWCONTROL_flwctrl_tx_start_int_263,
      I2 => BU2_N6166,
      I3 => BU2_U0_G_FLOWCONTROL_flwctrl_tx_mux_control_state_FFd2_258,
      O => BU2_U0_int_tx_data_avail(7)
    );
  BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_pause_tx_pause_control_i_pause_count_Eqn_01 : LUT4
    generic map(
      INIT => X"A2AA"
    )
    port map (
      I0 => BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_pause_tx_pause_control_i_pause_count(0),
      I1 => BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_pause_tx_pause_control_i_good_frame_in_tx_252,
      I2 => BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_pause_tx_pause_control_i_good_frame_in_tx_reg_251,
      I3 => BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_pause_rx_pause_control_i_pause_req_to_tx_113,
      O => BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_pause_tx_pause_control_i_pause_count_Eqn_0
    );
  BU2_U0_G_TX_txgen_testgenio_state41 : LUT3
    generic map(
      INIT => X"20"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenio_tx_state_FFd2_1_82,
      I1 => BU2_U0_G_TX_txgen_testgenio_tx_state_FFd3_1_81,
      I2 => BU2_U0_G_TX_txgen_testgenio_start_ifg_332,
      O => BU2_U0_G_TX_txgen_testgenio_state4
    );
  BU2_U0_G_TX_txgen_testgenio_tx_state_FFd3_In11 : LUT4
    generic map(
      INIT => X"FEBA"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenio_start_reg_341,
      I1 => BU2_U0_G_FLOWCONTROL_flwctrl_tx_mux_control_state_FFd2_258,
      I2 => BU2_N6660,
      I3 => BU2_U0_G_FLOWCONTROL_flwctrl_tx_start_control_262,
      O => BU2_U0_G_TX_txgen_testgenio_N1
    );
  BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_pause_tx_pause_control_i_Mcount_pause_count_lut_5_Q : LUT3
    generic map(
      INIT => X"B1"
    )
    port map (
      I0 => BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_pause_tx_pause_control_i_and0000,
      I1 => BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_pause_tx_pause_control_i_pause_count(5),
      I2 => BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_pause_rx_pause_control_i_pause_value_to_tx(5),
      O => BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_pause_tx_pause_control_i_N9
    );
  BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_pause_tx_pause_control_i_Mcount_pause_count_lut_4_Q : LUT3
    generic map(
      INIT => X"B1"
    )
    port map (
      I0 => BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_pause_tx_pause_control_i_and0000,
      I1 => BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_pause_tx_pause_control_i_pause_count(4),
      I2 => BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_pause_rx_pause_control_i_pause_value_to_tx(4),
      O => BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_pause_tx_pause_control_i_N8
    );
  BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_pause_tx_pause_control_i_Mcount_pause_count_lut_3_Q : LUT3
    generic map(
      INIT => X"B1"
    )
    port map (
      I0 => BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_pause_tx_pause_control_i_and0000,
      I1 => BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_pause_tx_pause_control_i_pause_count(3),
      I2 => BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_pause_rx_pause_control_i_pause_value_to_tx(3),
      O => BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_pause_tx_pause_control_i_N7
    );
  BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_pause_tx_pause_control_i_Mcount_pause_count_lut_2_Q : LUT3
    generic map(
      INIT => X"B1"
    )
    port map (
      I0 => BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_pause_tx_pause_control_i_and0000,
      I1 => BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_pause_tx_pause_control_i_pause_count(2),
      I2 => BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_pause_rx_pause_control_i_pause_value_to_tx(2),
      O => BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_pause_tx_pause_control_i_N6
    );
  BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_pause_tx_pause_control_i_Mcount_pause_count_lut_1_Q : LUT3
    generic map(
      INIT => X"B1"
    )
    port map (
      I0 => BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_pause_tx_pause_control_i_and0000,
      I1 => BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_pause_tx_pause_control_i_pause_count(1),
      I2 => BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_pause_rx_pause_control_i_pause_value_to_tx(1),
      O => BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_pause_tx_pause_control_i_N5
    );
  BU2_U0_G_TX_txgen_testgenio_tx_state_FFd3_In98 : LUT4
    generic map(
      INIT => X"FFCA"
    )
    port map (
      I0 => BU2_N6148,
      I1 => BU2_N6149,
      I2 => BU2_U0_G_TX_txgen_testgenio_add_gap_83,
      I3 => BU2_U0_G_TX_txgen_testgenio_tx_state_FFd3_In_map3807,
      O => BU2_U0_G_TX_txgen_testgenio_tx_state_FFd3_In
    );
  BU2_U0_G_TX_txgen_testgenio_not0037_SW2 : LUT4
    generic map(
      INIT => X"B2BB"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenio_last_d_a(3),
      I1 => BU2_U0_G_TX_txgen_testgenio_int_start_lane_328,
      I2 => BU2_U0_G_TX_txgen_testgenio_dic(1),
      I3 => BU2_U0_G_TX_txgen_testgenio_bytes_to_drop(2),
      O => BU2_N6146
    );
  BU2_U0_G_TX_txgen_testgenio_not0037_SW1 : LUT4
    generic map(
      INIT => X"B222"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenio_last_d_a(3),
      I1 => BU2_U0_G_TX_txgen_testgenio_int_start_lane_328,
      I2 => BU2_U0_G_TX_txgen_testgenio_dic(1),
      I3 => BU2_U0_G_TX_txgen_testgenio_bytes_to_drop(2),
      O => BU2_N6145
    );
  BU2_U0_G_RX_rxgen_error_detection_and00121 : LUT4
    generic map(
      INIT => X"AAA8"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_error_detection_end_crc_pipeline_160,
      I1 => BU2_U0_G_RX_rxgen_error_detection_receive_error_srl16,
      I2 => BU2_N5985,
      I3 => BU2_N6132,
      O => BU2_U0_G_RX_rxgen_error_detection_and0012
    );
  BU2_U0_G_RX_rxgen_error_detection_and00111 : LUT4
    generic map(
      INIT => X"0004"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_error_detection_receive_error_srl16,
      I1 => BU2_U0_G_RX_rxgen_error_detection_end_crc_pipeline_160,
      I2 => BU2_N5985,
      I3 => BU2_N6132,
      O => BU2_U0_G_RX_rxgen_error_detection_and0011
    );
  BU2_U0_G_RX_rxgen_error_detection_xor0013_SW1 : LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_error_detection_fcs_error_169,
      I1 => BU2_U0_G_RX_rxgen_error_detection_control_len_error_162,
      O => BU2_N6132
    );
  BU2_U0_G_TX_txgen_int_preamble_en1 : LUT4
    generic map(
      INIT => X"CE00"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenio_int_data_ack_map3825,
      I1 => BU2_U0_G_TX_txgen_testgenio_state1,
      I2 => BU2_U0_G_TX_txgen_testgenio_add_gap_83,
      I3 => BU2_N6130,
      O => BU2_U0_G_TX_txgen_int_preamble_en
    );
  BU2_U0_G_TX_txgen_testgenio_byte_count_11_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenio_byte_count(11),
      O => BU2_U0_G_TX_txgen_testgenio_byte_count_11_rt_273
    );
  BU2_U0_G_TX_txgen_testgenio_byte_count_out_10_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenio_byte_count_out(10),
      O => BU2_U0_G_TX_txgen_testgenio_byte_count_out_10_rt_284
    );
  BU2_U0_G_TX_txgen_testgenio_byte_count_10_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenio_byte_count(10),
      O => BU2_U0_G_TX_txgen_testgenio_byte_count_10_rt_274
    );
  BU2_U0_G_TX_txgen_testgenio_byte_count_9_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenio_byte_count(9),
      O => BU2_U0_G_TX_txgen_testgenio_byte_count_9_rt_275
    );
  BU2_U0_G_TX_txgen_testgenio_byte_count_8_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenio_byte_count(8),
      O => BU2_U0_G_TX_txgen_testgenio_byte_count_8_rt_276
    );
  BU2_U0_G_TX_txgen_testgenio_byte_count_7_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenio_byte_count(7),
      O => BU2_U0_G_TX_txgen_testgenio_byte_count_7_rt_277
    );
  BU2_U0_G_TX_txgen_testgenio_byte_count_6_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenio_byte_count(6),
      O => BU2_U0_G_TX_txgen_testgenio_byte_count_6_rt_278
    );
  BU2_U0_G_TX_txgen_testgenio_byte_count_5_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenio_byte_count(5),
      O => BU2_U0_G_TX_txgen_testgenio_byte_count_5_rt_279
    );
  BU2_U0_G_TX_txgen_testgenio_byte_count_4_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenio_byte_count(4),
      O => BU2_U0_G_TX_txgen_testgenio_byte_count_4_rt_280
    );
  BU2_U0_G_TX_txgen_testgenio_byte_count_3_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenio_byte_count(3),
      O => BU2_U0_G_TX_txgen_testgenio_byte_count_3_rt_281
    );
  BU2_U0_G_TX_txgen_testgenio_byte_count_2_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenio_byte_count(2),
      O => BU2_U0_G_TX_txgen_testgenio_byte_count_2_rt_282
    );
  BU2_U0_G_TX_txgen_testgenio_byte_count_1_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenio_byte_count(1),
      O => BU2_U0_G_TX_txgen_testgenio_byte_count_1_rt_283
    );
  BU2_U0_G_TX_txgen_testgenio_byte_count_out_9_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenio_byte_count_out(9),
      O => BU2_U0_G_TX_txgen_testgenio_byte_count_out_9_rt_285
    );
  BU2_U0_G_TX_txgen_testgenio_byte_count_out_8_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenio_byte_count_out(8),
      O => BU2_U0_G_TX_txgen_testgenio_byte_count_out_8_rt_286
    );
  BU2_U0_G_TX_txgen_testgenio_byte_count_out_7_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenio_byte_count_out(7),
      O => BU2_U0_G_TX_txgen_testgenio_byte_count_out_7_rt_287
    );
  BU2_U0_G_TX_txgen_testgenio_byte_count_out_6_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenio_byte_count_out(6),
      O => BU2_U0_G_TX_txgen_testgenio_byte_count_out_6_rt_288
    );
  BU2_U0_G_TX_txgen_testgenio_byte_count_out_5_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenio_byte_count_out(5),
      O => BU2_U0_G_TX_txgen_testgenio_byte_count_out_5_rt_289
    );
  BU2_U0_G_TX_txgen_testgenio_byte_count_out_4_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenio_byte_count_out(4),
      O => BU2_U0_G_TX_txgen_testgenio_byte_count_out_4_rt_290
    );
  BU2_U0_G_TX_txgen_testgenio_byte_count_out_3_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenio_byte_count_out(3),
      O => BU2_U0_G_TX_txgen_testgenio_byte_count_out_3_rt_291
    );
  BU2_U0_G_TX_txgen_testgenio_byte_count_out_2_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenio_byte_count_out(2),
      O => BU2_U0_G_TX_txgen_testgenio_byte_count_out_2_rt_292
    );
  BU2_U0_G_TX_txgen_testgenio_byte_count_out_1_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenio_byte_count_out(1),
      O => BU2_U0_G_TX_txgen_testgenio_byte_count_out_1_rt_293
    );
  BU2_U0_G_TX_txgen_testgenio_byte_count_out_0_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenio_byte_count_out(0),
      O => BU2_U0_G_TX_txgen_testgenio_byte_count_out_0_rt_294
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_enable_shift8 : FDRS
    generic map(
      INIT => '0'
    )
    port map (
      D => BU2_U0_G_TX_txgen_testgenframe_crcgen_enable_shift8_89,
      R => BU2_U0_G_TX_txgen_testgenframe_crcgen_last_data_delay(7),
      S => BU2_U0_G_TX_txgen_testgenframe_crcgen_and0000,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenframe_crcgen_enable_shift8_89
    );
  BU2_U0_G_TX_txgen_testgentx_tx_op_59 : FDRS
    port map (
      D => BU2_N6124,
      R => BU2_U0_G_TX_txgen_testgentx_tx_on_7_inv,
      S => BU2_U0_G_TX_txgen_testgentx_byte7_3_map2928,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgentx_tx_op(59)
    );
  BU2_U0_G_TX_txgen_testgentx_tx_op_63 : FDRS
    port map (
      D => BU2_N6123,
      R => BU2_U0_G_TX_txgen_testgentx_tx_on_7_inv,
      S => BU2_U0_G_TX_txgen_testgentx_byte7_7_map2945,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgentx_tx_op(63)
    );
  BU2_U0_G_TX_txgen_testgentx_byte7_6_11 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgentx_N02,
      I1 => BU2_U0_G_TX_txgen_testgentx_data_reg(62),
      I2 => BU2_U0_G_TX_txgen_testgentx_data_reg(30),
      O => BU2_N6122
    );
  BU2_U0_G_TX_txgen_testgentx_tx_op_62 : FDRS
    port map (
      D => BU2_N6122,
      R => BU2_U0_G_TX_txgen_testgentx_tx_on_7_inv,
      S => BU2_U0_G_TX_txgen_testgentx_N82,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgentx_tx_op(62)
    );
  BU2_U0_G_TX_txgen_testgentx_tx_op_61 : FDRS
    port map (
      D => BU2_N6121,
      R => BU2_U0_G_TX_txgen_testgentx_tx_on_7_inv,
      S => BU2_U0_G_TX_txgen_testgentx_byte7_5_map2937,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgentx_tx_op(61)
    );
  BU2_U0_G_TX_txgen_testgentx_byte7_4_11 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgentx_N02,
      I1 => BU2_U0_G_TX_txgen_testgentx_data_reg(60),
      I2 => BU2_U0_G_TX_txgen_testgentx_data_reg(28),
      O => BU2_N6120
    );
  BU2_U0_G_TX_txgen_testgentx_tx_op_60 : FDRS
    port map (
      D => BU2_N6120,
      R => BU2_U0_G_TX_txgen_testgentx_tx_on_7_inv,
      S => BU2_U0_G_TX_txgen_testgentx_N82,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgentx_tx_op(60)
    );
  BU2_U0_G_TX_txgen_testgentx_tx_op_38 : FDRS
    port map (
      D => BU2_N6119,
      R => BU2_U0_G_TX_txgen_testgentx_tx_on_4_inv,
      S => BU2_U0_G_TX_txgen_testgentx_N62,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgentx_tx_op(38)
    );
  BU2_U0_G_TX_txgen_testgentx_tx_op_39 : FDRS
    port map (
      D => BU2_N6118,
      R => BU2_U0_G_TX_txgen_testgentx_tx_on_4_inv,
      S => BU2_N2315,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgentx_tx_op(39)
    );
  BU2_U0_G_TX_txgen_testgentx_tx_op_37 : FDRS
    port map (
      D => BU2_N6117,
      R => BU2_U0_G_TX_txgen_testgentx_tx_on_4_inv,
      S => BU2_N2317,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgentx_tx_op(37)
    );
  BU2_U0_G_TX_txgen_testgentx_tx_op_35 : FDRS
    port map (
      D => BU2_N6116,
      R => BU2_U0_G_TX_txgen_testgentx_tx_on_4_inv,
      S => BU2_N2319,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgentx_tx_op(35)
    );
  BU2_U0_G_TX_txgen_testgentx_tx_op_36 : FDRS
    port map (
      D => BU2_N6115,
      R => BU2_U0_G_TX_txgen_testgentx_tx_on_4_inv,
      S => BU2_U0_G_TX_txgen_testgentx_N62,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgentx_tx_op(36)
    );
  BU2_U0_G_TX_txgen_testgentx_mux011311 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgentx_first_cycle_reg(0),
      I1 => BU2_U0_G_TX_txgen_testgentx_start_in_0_348,
      O => BU2_N6113
    );
  BU2_U0_G_TX_txgen_testgentx_enablepreamble_0 : FDS
    port map (
      D => BU2_N6113,
      S => BU2_U0_G_TX_txgen_testgentx_N112,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgentx_enablepreamble_0_Q
    );
  BU2_U0_int_tx_dic11 : LUT3
    generic map(
      INIT => X"02"
    )
    port map (
      I0 => configuration_vector_392(62),
      I1 => configuration_vector_392(53),
      I2 => configuration_vector_392(54),
      O => BU2_N6112
    );
  BU2_U0_G_TX_txgen_ifg_dic_reg : FDR
    port map (
      D => BU2_N6112,
      R => configuration_vector_392(57),
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_ifg_dic_reg_84
    );
  BU2_U0_G_TX_txgen_vlan_en_reg : FDR
    port map (
      D => configuration_vector_392(55),
      R => BU2_U0_G_FLOWCONTROL_flwctrl_tx_mux_control_state_FFd2_258,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_vlan_en_reg_309
    );
  BU2_U0_G_TX_txgen_testgenio_add_gap : LUT4
    generic map(
      INIT => X"5F4E"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_ifg_dic_reg_84,
      I1 => BU2_U0_G_TX_txgen_testgenio_xor0011,
      I2 => BU2_N6669,
      I3 => BU2_N6109,
      O => BU2_U0_G_TX_txgen_testgenio_add_gap_83
    );
  BU2_U0_G_TX_txgen_testgenio_int_data_ack18 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenio_N1,
      I1 => BU2_U0_G_TX_txgen_tx_en_reg_358,
      O => BU2_U0_G_TX_txgen_testgenio_int_data_ack_map3829
    );
  BU2_U0_G_TX_txgen_testgenio_bytes_to_drop_1_SW0 : LUT4
    generic map(
      INIT => X"FFEF"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenio_last_d_a(1),
      I1 => BU2_U0_G_TX_txgen_testgenio_last_d_a(2),
      I2 => BU2_U0_G_TX_txgen_testgenio_last_d_a(0),
      I3 => BU2_U0_G_TX_txgen_testgenio_last_d_a(3),
      O => BU2_N6086
    );
  BU2_U0_G_TX_txgen_testgenio_bytes_to_drop_0_Q : LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenio_last_d_a(4),
      I1 => BU2_U0_G_TX_txgen_testgenio_last_d_a(6),
      I2 => BU2_U0_G_TX_txgen_testgenio_last_d_a(5),
      I3 => BU2_N6084,
      O => BU2_U0_G_TX_txgen_testgenio_bytes_to_drop(0)
    );
  BU2_U0_G_TX_txgen_testgenio_bytes_to_drop_2_Q : LUT4
    generic map(
      INIT => X"2232"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenio_last_d_a(5),
      I1 => BU2_U0_G_TX_txgen_testgenio_last_d_a(6),
      I2 => BU2_N6082,
      I3 => BU2_U0_G_TX_txgen_testgenio_last_d_a(4),
      O => BU2_U0_G_TX_txgen_testgenio_bytes_to_drop(2)
    );
  BU2_U0_G_TX_txgen_testgenio_not0037_SW0 : LUT4
    generic map(
      INIT => X"880E"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenio_dic(0),
      I1 => BU2_U0_G_TX_txgen_testgenio_dic(1),
      I2 => BU2_U0_G_TX_txgen_testgenio_bytes_to_drop(0),
      I3 => BU2_N6668,
      O => BU2_N6079
    );
  BU2_U0_G_TX_txgen_testgenio_ifg_ext_count_mux0000_6_Q : LUT4
    generic map(
      INIT => X"BE14"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenio_N5,
      I1 => BU2_U0_G_TX_txgen_testgenio_ifg_ext_count(6),
      I2 => BU2_N6077,
      I3 => BU2_N6675,
      O => BU2_U0_G_TX_txgen_testgenio_ifg_ext_count_mux0000(6)
    );
  BU2_U0_G_TX_txgen_testgenio_ifg_ext_count_mux0000_6_SW0 : LUT2
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenio_ifg_ext_count(5),
      I1 => BU2_N6656,
      O => BU2_N6077
    );
  BU2_U0_G_TX_txgen_testgenio_decode_last_bytes1 : LUT4
    generic map(
      INIT => X"F020"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenio_int_crc_mode_300,
      I1 => BU2_U0_G_TX_txgen_testgenio_last_d_a(0),
      I2 => BU2_U0_G_TX_txgen_testgenio_state4,
      I3 => BU2_U0_G_TX_txgen_testgenio_last_d_a(4),
      O => BU2_U0_G_TX_txgen_testgenio_decode_last_bytes
    );
  BU2_U0_G_TX_txgen_testgenio_tx_state_FFd1_In11 : LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenio_tx_state_FFd2_267,
      I1 => BU2_U0_G_TX_txgen_testgenio_tx_state_FFd3_269,
      O => BU2_U0_G_TX_txgen_testgenio_N811
    );
  BU2_U0_G_TX_txgen_testgenio_tx_state_FFd3_In52 : LUT3
    generic map(
      INIT => X"02"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_tx_en_reg_358,
      I1 => BU2_U0_G_TX_txgen_testgenio_tx_state_FFd2_267,
      I2 => BU2_U0_G_TX_txgen_testgenio_tx_state_FFd1_268,
      O => BU2_U0_G_TX_txgen_testgenio_tx_state_FFd3_In_map3811
    );
  BU2_U0_G_TX_txgen_testgenio_tx_state_FFd3_In6 : LUT2
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenio_tx_state_FFd2_267,
      I1 => BU2_U0_G_TX_txgen_testgenio_underrun_reg_324,
      O => BU2_U0_G_TX_txgen_testgenio_tx_state_FFd3_In_map3800
    );
  BU2_U0_G_TX_txgen_testgenio_ifg_ext_count_mux0000_5_1 : LUT4
    generic map(
      INIT => X"EB41"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenio_N5,
      I1 => BU2_U0_G_TX_txgen_testgenio_ifg_ext_count(5),
      I2 => BU2_U0_G_TX_txgen_testgenio_ifg_ext_count_Msub_sub0000_cy_4_Q,
      I3 => BU2_N6674,
      O => BU2_U0_G_TX_txgen_testgenio_ifg_ext_count_mux0000(5)
    );
  BU2_U0_G_RX_rxgen_error_detection_and0010 : LUT4
    generic map(
      INIT => X"3233"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_error_detection_start_error_srl16,
      I1 => NlwRenamedSig_OI_rx_statistics_valid,
      I2 => BU2_U0_G_RX_rxgen_error_detection_receive_error_srl16,
      I3 => BU2_N5987,
      O => BU2_U0_G_RX_rxgen_error_detection_and0010_170
    );
  BU2_U0_G_RX_rxgen_error_detection_and0010_SW0 : LUT4
    generic map(
      INIT => X"0105"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_error_detection_fcs_error_169,
      I1 => BU2_U0_G_RX_rxgen_error_detection_termination_error_172,
      I2 => BU2_U0_G_RX_rxgen_error_detection_bad_crc_171,
      I3 => BU2_U0_G_RX_rxgen_decode_terminate_flag_212,
      O => BU2_N5987
    );
  BU2_U0_G_RX_rxgen_error_detection_xor0013_SW0 : LUT4
    generic map(
      INIT => X"FFEF"
    )
    port map (
      I0 => NlwRenamedSig_OI_rx_statistics_vector_28_Q,
      I1 => NlwRenamedSig_OI_rx_statistics_vector_20_Q,
      I2 => BU2_U0_G_RX_rxgen_exceed_min_frame_srl16_234,
      I3 => BU2_U0_G_RX_rxgen_error_detection_bad_crc_171,
      O => BU2_N5985
    );
  BU2_U0_G_TX_txgen_testgenio_not0034 : LUT4
    generic map(
      INIT => X"FAD8"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenio_state4,
      I1 => BU2_U0_G_TX_txgen_ifg_dic_reg_84,
      I2 => BU2_N5980,
      I3 => BU2_N5981,
      O => BU2_U0_G_TX_txgen_testgenio_not0034_329
    );
  BU2_U0_G_TX_txgen_testgenio_not0034_SW0 : LUT4
    generic map(
      INIT => X"2000"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenio_no_ifg_delay_339,
      I1 => BU2_U0_G_TX_txgen_testgenio_int_ifs_mode_304,
      I2 => BU2_U0_G_TX_txgen_testgenio_inv_start_lane_85,
      I3 => BU2_U0_G_TX_txgen_testgenio_tx_state_FFd1_268,
      O => BU2_N5980
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_mux0100 : LUT4
    generic map(
      INIT => X"7D28"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crcgen_enable_shift8_89,
      I1 => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0299,
      I2 => BU2_N5975,
      I3 => BU2_U0_G_TX_txgen_testgenframe_crcgen_reg1(6),
      O => BU2_U0_G_TX_txgen_testgenframe_crcgen_mux0100_134
    );
  BU2_U0_G_TX_txgen_testgenio_ifg_ext_count_mux0000_4_Q : LUT4
    generic map(
      INIT => X"BE14"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenio_N5,
      I1 => BU2_U0_G_TX_txgen_testgenio_ifg_ext_count(4),
      I2 => BU2_N5973,
      I3 => BU2_N6673,
      O => BU2_U0_G_TX_txgen_testgenio_ifg_ext_count_mux0000(4)
    );
  BU2_U0_G_TX_txgen_testgenio_ext_col21 : LUT4
    generic map(
      INIT => X"E280"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenio_int_crc_mode_300,
      I1 => BU2_U0_G_TX_txgen_testgenio_int_ifg_delay_lane(0),
      I2 => BU2_N6665,
      I3 => BU2_U0_G_TX_txgen_testgenio_ext_d_88,
      O => BU2_U0_G_TX_txgen_testgenio_ext_col2
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_Mxor_xor0302_Result1 : LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crcgen_last_data_reg(0),
      I1 => BU2_U0_G_TX_txgen_testgenframe_crcgen_reg2(31),
      O => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0302
    );
  BU2_U0_G_TX_txgen_testgenframe_mux01321 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crc_insert(7),
      I1 => BU2_U0_G_TX_txgen_testgenframe_txd_pipe(59),
      I2 => BU2_U0_G_TX_txgen_testgenframe_crc7_reg(3),
      O => BU2_U0_G_TX_txgen_testgenframe_mux0132
    );
  BU2_U0_G_TX_txgen_testgenframe_mux01311 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crc_insert(7),
      I1 => BU2_U0_G_TX_txgen_testgenframe_txd_pipe(58),
      I2 => BU2_U0_G_TX_txgen_testgenframe_crc7_reg(2),
      O => BU2_U0_G_TX_txgen_testgenframe_mux0131
    );
  BU2_U0_G_TX_txgen_testgenframe_mux01301 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crc_insert(7),
      I1 => BU2_U0_G_TX_txgen_testgenframe_txd_pipe(63),
      I2 => BU2_U0_G_TX_txgen_testgenframe_crc7_reg(7),
      O => BU2_U0_G_TX_txgen_testgenframe_mux0130
    );
  BU2_U0_G_TX_txgen_testgenframe_mux01291 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crc_insert(7),
      I1 => BU2_U0_G_TX_txgen_testgenframe_txd_pipe(57),
      I2 => BU2_U0_G_TX_txgen_testgenframe_crc7_reg(1),
      O => BU2_U0_G_TX_txgen_testgenframe_mux0129
    );
  BU2_U0_G_TX_txgen_testgenframe_mux01281 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crc_insert(7),
      I1 => BU2_U0_G_TX_txgen_testgenframe_txd_pipe(62),
      I2 => BU2_U0_G_TX_txgen_testgenframe_crc7_reg(6),
      O => BU2_U0_G_TX_txgen_testgenframe_mux0128
    );
  BU2_U0_G_TX_txgen_testgenframe_mux01271 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crc_insert(1),
      I1 => BU2_U0_G_TX_txgen_testgenframe_txd_pipe(9),
      I2 => BU2_U0_G_TX_txgen_testgenframe_crc1_reg(1),
      O => BU2_U0_G_TX_txgen_testgenframe_mux0127
    );
  BU2_U0_G_TX_txgen_testgenframe_mux01261 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crc_insert(7),
      I1 => BU2_U0_G_TX_txgen_testgenframe_txd_pipe(56),
      I2 => BU2_U0_G_TX_txgen_testgenframe_crc7_reg(0),
      O => BU2_U0_G_TX_txgen_testgenframe_mux0126
    );
  BU2_U0_G_TX_txgen_testgenframe_mux01251 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crc_insert(7),
      I1 => BU2_U0_G_TX_txgen_testgenframe_txd_pipe(61),
      I2 => BU2_U0_G_TX_txgen_testgenframe_crc7_reg(5),
      O => BU2_U0_G_TX_txgen_testgenframe_mux0125
    );
  BU2_U0_G_TX_txgen_testgenframe_mux01241 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crc_insert(1),
      I1 => BU2_U0_G_TX_txgen_testgenframe_txd_pipe(8),
      I2 => BU2_U0_G_TX_txgen_testgenframe_crc1_reg(0),
      O => BU2_U0_G_TX_txgen_testgenframe_mux0124
    );
  BU2_U0_G_TX_txgen_testgenframe_mux01231 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crc_insert(7),
      I1 => BU2_U0_G_TX_txgen_testgenframe_txd_pipe(60),
      I2 => BU2_U0_G_TX_txgen_testgenframe_crc7_reg(4),
      O => BU2_U0_G_TX_txgen_testgenframe_mux0123
    );
  BU2_U0_G_TX_txgen_testgenframe_mux01211 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crc_insert(0),
      I1 => BU2_U0_G_TX_txgen_testgenframe_txd_pipe(7),
      I2 => BU2_U0_G_TX_txgen_testgenframe_crc0_reg(7),
      O => BU2_U0_G_TX_txgen_testgenframe_mux0121
    );
  BU2_U0_G_TX_txgen_testgenframe_mux01221 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crc_insert(6),
      I1 => BU2_U0_G_TX_txgen_testgenframe_txd_pipe(55),
      I2 => BU2_U0_G_TX_txgen_testgenframe_crc6_reg(7),
      O => BU2_U0_G_TX_txgen_testgenframe_mux0122
    );
  BU2_U0_G_TX_txgen_testgenframe_mux01201 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crc_insert(6),
      I1 => BU2_U0_G_TX_txgen_testgenframe_txd_pipe(49),
      I2 => BU2_U0_G_TX_txgen_testgenframe_crc6_reg(1),
      O => BU2_U0_G_TX_txgen_testgenframe_mux0120
    );
  BU2_U0_G_TX_txgen_testgenframe_mux01191 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crc_insert(6),
      I1 => BU2_U0_G_TX_txgen_testgenframe_txd_pipe(54),
      I2 => BU2_U0_G_TX_txgen_testgenframe_crc6_reg(6),
      O => BU2_U0_G_TX_txgen_testgenframe_mux0119
    );
  BU2_U0_G_TX_txgen_testgenframe_mux01181 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crc_insert(0),
      I1 => BU2_U0_G_TX_txgen_testgenframe_txd_pipe(6),
      I2 => BU2_U0_G_TX_txgen_testgenframe_crc0_reg(6),
      O => BU2_U0_G_TX_txgen_testgenframe_mux0118
    );
  BU2_U0_G_TX_txgen_testgenframe_mux01171 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crc_insert(6),
      I1 => BU2_U0_G_TX_txgen_testgenframe_txd_pipe(48),
      I2 => BU2_U0_G_TX_txgen_testgenframe_crc6_reg(0),
      O => BU2_U0_G_TX_txgen_testgenframe_mux0117
    );
  BU2_U0_G_TX_txgen_testgenframe_mux01161 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crc_insert(6),
      I1 => BU2_U0_G_TX_txgen_testgenframe_txd_pipe(53),
      I2 => BU2_U0_G_TX_txgen_testgenframe_crc6_reg(5),
      O => BU2_U0_G_TX_txgen_testgenframe_mux0116
    );
  BU2_U0_G_TX_txgen_testgenframe_mux01151 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crc_insert(0),
      I1 => BU2_U0_G_TX_txgen_testgenframe_txd_pipe(5),
      I2 => BU2_U0_G_TX_txgen_testgenframe_crc0_reg(5),
      O => BU2_U0_G_TX_txgen_testgenframe_mux0115
    );
  BU2_U0_G_TX_txgen_testgenframe_mux01141 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crc_insert(6),
      I1 => BU2_U0_G_TX_txgen_testgenframe_txd_pipe(52),
      I2 => BU2_U0_G_TX_txgen_testgenframe_crc6_reg(4),
      O => BU2_U0_G_TX_txgen_testgenframe_mux0114
    );
  BU2_U0_G_TX_txgen_testgenframe_mux01131 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crc_insert(5),
      I1 => BU2_U0_G_TX_txgen_testgenframe_txd_pipe(47),
      I2 => BU2_U0_G_TX_txgen_testgenframe_crc5_reg(7),
      O => BU2_U0_G_TX_txgen_testgenframe_mux0113
    );
  BU2_U0_G_TX_txgen_testgenframe_mux01121 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crc_insert(0),
      I1 => BU2_U0_G_TX_txgen_testgenframe_txd_pipe(4),
      I2 => BU2_U0_G_TX_txgen_testgenframe_crc0_reg(4),
      O => BU2_U0_G_TX_txgen_testgenframe_mux0112
    );
  BU2_U0_G_TX_txgen_testgenframe_mux01111 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crc_insert(6),
      I1 => BU2_U0_G_TX_txgen_testgenframe_txd_pipe(51),
      I2 => BU2_U0_G_TX_txgen_testgenframe_crc6_reg(3),
      O => BU2_U0_G_TX_txgen_testgenframe_mux0111
    );
  BU2_U0_G_TX_txgen_testgenframe_mux01101 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crc_insert(5),
      I1 => BU2_U0_G_TX_txgen_testgenframe_txd_pipe(46),
      I2 => BU2_U0_G_TX_txgen_testgenframe_crc5_reg(6),
      O => BU2_U0_G_TX_txgen_testgenframe_mux0110
    );
  BU2_U0_G_TX_txgen_testgenframe_mux01091 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crc_insert(0),
      I1 => BU2_U0_G_TX_txgen_testgenframe_txd_pipe(3),
      I2 => BU2_U0_G_TX_txgen_testgenframe_crc0_reg(3),
      O => BU2_U0_G_TX_txgen_testgenframe_mux0109
    );
  BU2_U0_G_TX_txgen_testgenframe_mux01081 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crc_insert(6),
      I1 => BU2_U0_G_TX_txgen_testgenframe_txd_pipe(50),
      I2 => BU2_U0_G_TX_txgen_testgenframe_crc6_reg(2),
      O => BU2_U0_G_TX_txgen_testgenframe_mux0108
    );
  BU2_U0_G_TX_txgen_testgenframe_mux01071 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crc_insert(5),
      I1 => BU2_U0_G_TX_txgen_testgenframe_txd_pipe(45),
      I2 => BU2_U0_G_TX_txgen_testgenframe_crc5_reg(5),
      O => BU2_U0_G_TX_txgen_testgenframe_mux0107
    );
  BU2_U0_G_TX_txgen_testgenframe_mux01061 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crc_insert(0),
      I1 => BU2_U0_G_TX_txgen_testgenframe_txd_pipe(2),
      I2 => BU2_U0_G_TX_txgen_testgenframe_crc0_reg(2),
      O => BU2_U0_G_TX_txgen_testgenframe_mux0106
    );
  BU2_U0_G_TX_txgen_testgenframe_mux01041 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crc_insert(4),
      I1 => BU2_U0_G_TX_txgen_testgenframe_txd_pipe(39),
      I2 => BU2_U0_G_TX_txgen_testgenframe_crc4_reg(7),
      O => BU2_U0_G_TX_txgen_testgenframe_mux0104
    );
  BU2_U0_G_TX_txgen_testgenframe_mux01051 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crc_insert(5),
      I1 => BU2_U0_G_TX_txgen_testgenframe_txd_pipe(44),
      I2 => BU2_U0_G_TX_txgen_testgenframe_crc5_reg(4),
      O => BU2_U0_G_TX_txgen_testgenframe_mux0105
    );
  BU2_U0_G_TX_txgen_testgenframe_mux01031 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crc_insert(0),
      I1 => BU2_U0_G_TX_txgen_testgenframe_txd_pipe(1),
      I2 => BU2_U0_G_TX_txgen_testgenframe_crc0_reg(1),
      O => BU2_U0_G_TX_txgen_testgenframe_mux0103
    );
  BU2_U0_G_TX_txgen_testgenframe_mux01021 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crc_insert(5),
      I1 => BU2_U0_G_TX_txgen_testgenframe_txd_pipe(43),
      I2 => BU2_U0_G_TX_txgen_testgenframe_crc5_reg(3),
      O => BU2_U0_G_TX_txgen_testgenframe_mux0102
    );
  BU2_U0_G_TX_txgen_testgenframe_mux01011 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crc_insert(4),
      I1 => BU2_U0_G_TX_txgen_testgenframe_txd_pipe(38),
      I2 => BU2_U0_G_TX_txgen_testgenframe_crc4_reg(6),
      O => BU2_U0_G_TX_txgen_testgenframe_mux0101
    );
  BU2_U0_G_TX_txgen_testgenframe_mux01001 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crc_insert(0),
      I1 => BU2_U0_G_TX_txgen_testgenframe_txd_pipe(0),
      I2 => BU2_U0_G_TX_txgen_testgenframe_crc0_reg(0),
      O => BU2_U0_G_TX_txgen_testgenframe_mux0100
    );
  BU2_U0_G_TX_txgen_testgenframe_mux00991 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crc_insert(5),
      I1 => BU2_U0_G_TX_txgen_testgenframe_txd_pipe(42),
      I2 => BU2_U0_G_TX_txgen_testgenframe_crc5_reg(2),
      O => BU2_U0_G_TX_txgen_testgenframe_mux0099
    );
  BU2_U0_G_TX_txgen_testgenframe_mux00981 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crc_insert(4),
      I1 => BU2_U0_G_TX_txgen_testgenframe_txd_pipe(37),
      I2 => BU2_U0_G_TX_txgen_testgenframe_crc4_reg(5),
      O => BU2_U0_G_TX_txgen_testgenframe_mux0098
    );
  BU2_U0_G_TX_txgen_testgenframe_mux00971 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crc_insert(5),
      I1 => BU2_U0_G_TX_txgen_testgenframe_txd_pipe(41),
      I2 => BU2_U0_G_TX_txgen_testgenframe_crc5_reg(1),
      O => BU2_U0_G_TX_txgen_testgenframe_mux0097
    );
  BU2_U0_G_TX_txgen_testgenframe_mux00951 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crc_insert(5),
      I1 => BU2_U0_G_TX_txgen_testgenframe_txd_pipe(40),
      I2 => BU2_U0_G_TX_txgen_testgenframe_crc5_reg(0),
      O => BU2_U0_G_TX_txgen_testgenframe_mux0095
    );
  BU2_U0_G_TX_txgen_testgenframe_mux00961 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crc_insert(4),
      I1 => BU2_U0_G_TX_txgen_testgenframe_txd_pipe(36),
      I2 => BU2_U0_G_TX_txgen_testgenframe_crc4_reg(4),
      O => BU2_U0_G_TX_txgen_testgenframe_mux0096
    );
  BU2_U0_G_TX_txgen_testgenframe_mux00941 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crc_insert(4),
      I1 => BU2_U0_G_TX_txgen_testgenframe_txd_pipe(35),
      I2 => BU2_U0_G_TX_txgen_testgenframe_crc4_reg(3),
      O => BU2_U0_G_TX_txgen_testgenframe_mux0094
    );
  BU2_U0_G_TX_txgen_testgenframe_mux00931 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crc_insert(4),
      I1 => BU2_U0_G_TX_txgen_testgenframe_txd_pipe(34),
      I2 => BU2_U0_G_TX_txgen_testgenframe_crc4_reg(2),
      O => BU2_U0_G_TX_txgen_testgenframe_mux0093
    );
  BU2_U0_G_TX_txgen_testgenframe_mux00921 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crc_insert(3),
      I1 => BU2_U0_G_TX_txgen_testgenframe_txd_pipe(29),
      I2 => BU2_U0_G_TX_txgen_testgenframe_crc3_reg(5),
      O => BU2_U0_G_TX_txgen_testgenframe_mux0092
    );
  BU2_U0_G_TX_txgen_testgenframe_mux00911 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crc_insert(4),
      I1 => BU2_U0_G_TX_txgen_testgenframe_txd_pipe(33),
      I2 => BU2_U0_G_TX_txgen_testgenframe_crc4_reg(1),
      O => BU2_U0_G_TX_txgen_testgenframe_mux0091
    );
  BU2_U0_G_TX_txgen_testgenframe_mux00901 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crc_insert(3),
      I1 => BU2_U0_G_TX_txgen_testgenframe_txd_pipe(28),
      I2 => BU2_U0_G_TX_txgen_testgenframe_crc3_reg(4),
      O => BU2_U0_G_TX_txgen_testgenframe_mux0090
    );
  BU2_U0_G_TX_txgen_testgenframe_mux00891 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crc_insert(4),
      I1 => BU2_U0_G_TX_txgen_testgenframe_txd_pipe(32),
      I2 => BU2_U0_G_TX_txgen_testgenframe_crc4_reg(0),
      O => BU2_U0_G_TX_txgen_testgenframe_mux0089
    );
  BU2_U0_G_TX_txgen_testgenframe_mux00881 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crc_insert(3),
      I1 => BU2_U0_G_TX_txgen_testgenframe_txd_pipe(27),
      I2 => BU2_U0_G_TX_txgen_testgenframe_crc3_reg(3),
      O => BU2_U0_G_TX_txgen_testgenframe_mux0088
    );
  BU2_U0_G_TX_txgen_testgenframe_mux00861 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crc_insert(3),
      I1 => BU2_U0_G_TX_txgen_testgenframe_txd_pipe(31),
      I2 => BU2_U0_G_TX_txgen_testgenframe_crc3_reg(7),
      O => BU2_U0_G_TX_txgen_testgenframe_mux0086
    );
  BU2_U0_G_TX_txgen_testgenframe_mux00871 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crc_insert(3),
      I1 => BU2_U0_G_TX_txgen_testgenframe_txd_pipe(26),
      I2 => BU2_U0_G_TX_txgen_testgenframe_crc3_reg(2),
      O => BU2_U0_G_TX_txgen_testgenframe_mux0087
    );
  BU2_U0_G_TX_txgen_testgenframe_mux00851 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crc_insert(3),
      I1 => BU2_U0_G_TX_txgen_testgenframe_txd_pipe(25),
      I2 => BU2_U0_G_TX_txgen_testgenframe_crc3_reg(1),
      O => BU2_U0_G_TX_txgen_testgenframe_mux0085
    );
  BU2_U0_G_TX_txgen_testgenframe_mux00841 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crc_insert(3),
      I1 => BU2_U0_G_TX_txgen_testgenframe_txd_pipe(30),
      I2 => BU2_U0_G_TX_txgen_testgenframe_crc3_reg(6),
      O => BU2_U0_G_TX_txgen_testgenframe_mux0084
    );
  BU2_U0_G_TX_txgen_testgenframe_mux00831 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crc_insert(3),
      I1 => BU2_U0_G_TX_txgen_testgenframe_txd_pipe(24),
      I2 => BU2_U0_G_TX_txgen_testgenframe_crc3_reg(0),
      O => BU2_U0_G_TX_txgen_testgenframe_mux0083
    );
  BU2_U0_G_TX_txgen_testgenframe_mux00821 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crc_insert(2),
      I1 => BU2_U0_G_TX_txgen_testgenframe_txd_pipe(19),
      I2 => BU2_U0_G_TX_txgen_testgenframe_crc2_reg(3),
      O => BU2_U0_G_TX_txgen_testgenframe_mux0082
    );
  BU2_U0_G_TX_txgen_testgenframe_mux00811 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crc_insert(2),
      I1 => BU2_U0_G_TX_txgen_testgenframe_txd_pipe(18),
      I2 => BU2_U0_G_TX_txgen_testgenframe_crc2_reg(2),
      O => BU2_U0_G_TX_txgen_testgenframe_mux0081
    );
  BU2_U0_G_TX_txgen_testgenframe_mux00801 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crc_insert(2),
      I1 => BU2_U0_G_TX_txgen_testgenframe_txd_pipe(23),
      I2 => BU2_U0_G_TX_txgen_testgenframe_crc2_reg(7),
      O => BU2_U0_G_TX_txgen_testgenframe_mux0080
    );
  BU2_U0_G_TX_txgen_testgenframe_mux00791 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crc_insert(2),
      I1 => BU2_U0_G_TX_txgen_testgenframe_txd_pipe(17),
      I2 => BU2_U0_G_TX_txgen_testgenframe_crc2_reg(1),
      O => BU2_U0_G_TX_txgen_testgenframe_mux0079
    );
  BU2_U0_G_TX_txgen_testgenframe_mux00781 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crc_insert(2),
      I1 => BU2_U0_G_TX_txgen_testgenframe_txd_pipe(22),
      I2 => BU2_U0_G_TX_txgen_testgenframe_crc2_reg(6),
      O => BU2_U0_G_TX_txgen_testgenframe_mux0078
    );
  BU2_U0_G_TX_txgen_testgenframe_mux0077_0_1 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_int_crc_mode,
      I1 => BU2_U0_G_TX_txgen_testgenframe_pos_reg(0),
      I2 => BU2_U0_G_TX_txgen_testgenframe_pos_reg_reg(4),
      O => BU2_U0_G_TX_txgen_testgenframe_mux0077(0)
    );
  BU2_U0_G_TX_txgen_testgenframe_mux0077_1_1 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_int_crc_mode,
      I1 => BU2_U0_G_TX_txgen_testgenframe_pos_reg(1),
      I2 => BU2_U0_G_TX_txgen_testgenframe_pos_reg_reg(5),
      O => BU2_U0_G_TX_txgen_testgenframe_mux0077(1)
    );
  BU2_U0_G_TX_txgen_testgenframe_mux0077_2_1 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_int_crc_mode,
      I1 => BU2_U0_G_TX_txgen_testgenframe_pos_reg(2),
      I2 => BU2_U0_G_TX_txgen_testgenframe_pos_reg_reg(6),
      O => BU2_U0_G_TX_txgen_testgenframe_mux0077(2)
    );
  BU2_U0_G_TX_txgen_testgenframe_mux0077_3_1 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_int_crc_mode,
      I1 => BU2_U0_G_TX_txgen_testgenframe_pos_reg(3),
      I2 => BU2_U0_G_TX_txgen_testgenframe_pos_reg_reg(7),
      O => BU2_U0_G_TX_txgen_testgenframe_mux0077(3)
    );
  BU2_U0_G_TX_txgen_testgenframe_mux0077_4_1 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_int_crc_mode,
      I1 => BU2_U0_G_TX_txgen_testgenframe_pos_reg(4),
      I2 => BU2_U0_G_TX_txgen_testgenframe_pos_reg(0),
      O => BU2_U0_G_TX_txgen_testgenframe_mux0077(4)
    );
  BU2_U0_G_TX_txgen_testgenframe_mux0077_5_1 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_int_crc_mode,
      I1 => BU2_U0_G_TX_txgen_testgenframe_pos_reg(5),
      I2 => BU2_U0_G_TX_txgen_testgenframe_pos_reg(1),
      O => BU2_U0_G_TX_txgen_testgenframe_mux0077(5)
    );
  BU2_U0_G_TX_txgen_testgenframe_mux0077_6_1 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_int_crc_mode,
      I1 => BU2_U0_G_TX_txgen_testgenframe_pos_reg(6),
      I2 => BU2_U0_G_TX_txgen_testgenframe_pos_reg(2),
      O => BU2_U0_G_TX_txgen_testgenframe_mux0077(6)
    );
  BU2_U0_G_TX_txgen_testgenframe_mux00761 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crc_insert(2),
      I1 => BU2_U0_G_TX_txgen_testgenframe_txd_pipe(16),
      I2 => BU2_U0_G_TX_txgen_testgenframe_crc2_reg(0),
      O => BU2_U0_G_TX_txgen_testgenframe_mux0076
    );
  BU2_U0_G_TX_txgen_testgenframe_mux0077_7_1 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_int_crc_mode,
      I1 => BU2_U0_G_TX_txgen_testgenframe_pos_reg(7),
      I2 => BU2_U0_G_TX_txgen_testgenframe_pos_reg(3),
      O => BU2_U0_G_TX_txgen_testgenframe_mux0077(7)
    );
  BU2_U0_G_TX_txgen_testgenframe_mux00751 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crc_insert(2),
      I1 => BU2_U0_G_TX_txgen_testgenframe_txd_pipe(21),
      I2 => BU2_U0_G_TX_txgen_testgenframe_crc2_reg(5),
      O => BU2_U0_G_TX_txgen_testgenframe_mux0075
    );
  BU2_U0_G_TX_txgen_testgenframe_mux00741 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crc_insert(2),
      I1 => BU2_U0_G_TX_txgen_testgenframe_txd_pipe(20),
      I2 => BU2_U0_G_TX_txgen_testgenframe_crc2_reg(4),
      O => BU2_U0_G_TX_txgen_testgenframe_mux0074
    );
  BU2_U0_G_TX_txgen_testgenframe_mux00731 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crc_insert(1),
      I1 => BU2_U0_G_TX_txgen_testgenframe_txd_pipe(15),
      I2 => BU2_U0_G_TX_txgen_testgenframe_crc1_reg(7),
      O => BU2_U0_G_TX_txgen_testgenframe_mux0073
    );
  BU2_U0_G_TX_txgen_testgenframe_mux00721 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crc_insert(1),
      I1 => BU2_U0_G_TX_txgen_testgenframe_txd_pipe(14),
      I2 => BU2_U0_G_TX_txgen_testgenframe_crc1_reg(6),
      O => BU2_U0_G_TX_txgen_testgenframe_mux0072
    );
  BU2_U0_G_TX_txgen_testgenframe_mux00711 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crc_insert(1),
      I1 => BU2_U0_G_TX_txgen_testgenframe_txd_pipe(13),
      I2 => BU2_U0_G_TX_txgen_testgenframe_crc1_reg(5),
      O => BU2_U0_G_TX_txgen_testgenframe_mux0071
    );
  BU2_U0_G_TX_txgen_testgenframe_mux00701 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crc_insert(1),
      I1 => BU2_U0_G_TX_txgen_testgenframe_txd_pipe(12),
      I2 => BU2_U0_G_TX_txgen_testgenframe_crc1_reg(4),
      O => BU2_U0_G_TX_txgen_testgenframe_mux0070
    );
  BU2_U0_G_TX_txgen_testgenframe_mux00691 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crc_insert(1),
      I1 => BU2_U0_G_TX_txgen_testgenframe_txd_pipe(11),
      I2 => BU2_U0_G_TX_txgen_testgenframe_crc1_reg(3),
      O => BU2_U0_G_TX_txgen_testgenframe_mux0069
    );
  BU2_U0_G_TX_txgen_testgenframe_mux00681 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crc_insert(1),
      I1 => BU2_U0_G_TX_txgen_testgenframe_txd_pipe(10),
      I2 => BU2_U0_G_TX_txgen_testgenframe_crc1_reg(2),
      O => BU2_U0_G_TX_txgen_testgenframe_mux0068
    );
  BU2_U0_G_TX_txgen_testgenframe_and00071 : LUT3
    generic map(
      INIT => X"C8"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_N12,
      I1 => BU2_U0_G_TX_txgen_testgenframe_int_crc_mode,
      I2 => BU2_U0_G_TX_txgen_testgenframe_pos_reg_reg(5),
      O => BU2_U0_G_TX_txgen_testgenframe_crc_insert_1_397(0)
    );
  BU2_U0_G_TX_txgen_testgenframe_and00061 : LUT3
    generic map(
      INIT => X"C8"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_N12,
      I1 => BU2_U0_G_TX_txgen_testgenframe_int_crc_mode,
      I2 => BU2_U0_G_TX_txgen_testgenframe_pos_reg(1),
      O => BU2_U0_G_TX_txgen_testgenframe_crc_insert_1_397(1)
    );
  BU2_U0_G_TX_txgen_testgenframe_and00051 : LUT3
    generic map(
      INIT => X"C8"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_N11,
      I1 => BU2_U0_G_TX_txgen_testgenframe_int_crc_mode,
      I2 => BU2_U0_G_TX_txgen_testgenframe_pos_reg_reg(7),
      O => BU2_U0_G_TX_txgen_testgenframe_crc_insert_1_397(2)
    );
  BU2_U0_G_TX_txgen_testgenframe_and00041 : LUT3
    generic map(
      INIT => X"C8"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_N11,
      I1 => BU2_U0_G_TX_txgen_testgenframe_int_crc_mode,
      I2 => BU2_U0_G_TX_txgen_testgenframe_pos_reg(3),
      O => BU2_U0_G_TX_txgen_testgenframe_crc_insert_1_397(3)
    );
  BU2_U0_G_TX_txgen_testgenframe_and00031 : LUT3
    generic map(
      INIT => X"C8"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_N10,
      I1 => BU2_U0_G_TX_txgen_testgenframe_int_crc_mode,
      I2 => BU2_U0_G_TX_txgen_testgenframe_pos_reg(1),
      O => BU2_U0_G_TX_txgen_testgenframe_crc_insert_1_397(4)
    );
  BU2_U0_G_TX_txgen_testgenframe_and00021 : LUT3
    generic map(
      INIT => X"C8"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_N10,
      I1 => BU2_U0_G_TX_txgen_testgenframe_int_crc_mode,
      I2 => BU2_U0_G_TX_txgen_testgenframe_pos_reg(5),
      O => BU2_U0_G_TX_txgen_testgenframe_crc_insert_1_397(5)
    );
  BU2_U0_G_TX_txgen_testgenframe_and00011 : LUT3
    generic map(
      INIT => X"C8"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_N9,
      I1 => BU2_U0_G_TX_txgen_testgenframe_int_crc_mode,
      I2 => BU2_U0_G_TX_txgen_testgenframe_pos_reg(3),
      O => BU2_U0_G_TX_txgen_testgenframe_crc_insert_1_397(6)
    );
  BU2_U0_G_TX_txgen_testgenframe_and00001 : LUT3
    generic map(
      INIT => X"C8"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_N9,
      I1 => BU2_U0_G_TX_txgen_testgenframe_int_crc_mode,
      I2 => BU2_U0_G_TX_txgen_testgenframe_pos_reg(7),
      O => BU2_U0_G_TX_txgen_testgenframe_crc_insert_1_397(7)
    );
  BU2_U0_G_TX_txgen_testgenframe_or00311 : LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_da_srl_out(0),
      I1 => BU2_U0_G_TX_txgen_testgenframe_crc_insert_dly_1(0),
      O => BU2_U0_G_TX_txgen_testgenframe_data_avail_out(0)
    );
  BU2_U0_G_TX_txgen_testgenframe_or00291 : LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_da_srl_out(2),
      I1 => BU2_U0_G_TX_txgen_testgenframe_crc_insert_dly_1(2),
      O => BU2_U0_G_TX_txgen_testgenframe_data_avail_out(2)
    );
  BU2_U0_G_TX_txgen_testgenframe_or00301 : LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_da_srl_out(1),
      I1 => BU2_U0_G_TX_txgen_testgenframe_crc_insert_dly_1(1),
      O => BU2_U0_G_TX_txgen_testgenframe_data_avail_out(1)
    );
  BU2_U0_G_TX_txgen_testgenframe_or00281 : LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_da_srl_out(3),
      I1 => BU2_U0_G_TX_txgen_testgenframe_crc_insert_dly_1(3),
      O => BU2_U0_G_TX_txgen_testgenframe_data_avail_out(3)
    );
  BU2_U0_G_TX_txgen_testgenframe_or00271 : LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_da_srl_out(4),
      I1 => BU2_U0_G_TX_txgen_testgenframe_crc_insert_dly_1(4),
      O => BU2_U0_G_TX_txgen_testgenframe_data_avail_out(4)
    );
  BU2_U0_G_TX_txgen_testgenframe_or00261 : LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_da_srl_out(5),
      I1 => BU2_U0_G_TX_txgen_testgenframe_crc_insert_dly_1(5),
      O => BU2_U0_G_TX_txgen_testgenframe_data_avail_out(5)
    );
  BU2_U0_G_TX_txgen_testgenframe_or00251 : LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_da_srl_out(6),
      I1 => BU2_U0_G_TX_txgen_testgenframe_crc_insert_dly_1(6),
      O => BU2_U0_G_TX_txgen_testgenframe_data_avail_out(6)
    );
  BU2_U0_G_TX_txgen_testgenframe_or00241 : LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_da_srl_out(7),
      I1 => BU2_U0_G_TX_txgen_testgenframe_crc_insert_dly_1(7),
      O => BU2_U0_G_TX_txgen_testgenframe_data_avail_out(7)
    );
  BU2_U0_G_TX_txgen_testgenio_ifg_ext_count_mux0000_0_Q : LUT4
    generic map(
      INIT => X"3335"
    )
    port map (
      I0 => BU2_N5855,
      I1 => BU2_N5856,
      I2 => BU2_U0_G_TX_txgen_testgenio_ext_col2,
      I3 => BU2_U0_G_TX_txgen_testgenio_and0013,
      O => BU2_U0_G_TX_txgen_testgenio_ifg_ext_count_mux0000(0)
    );
  BU2_U0_G_TX_txgen_testgenio_ifg_ext_count_mux0000_0_SW1 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenio_N5,
      I1 => BU2_U0_G_TX_txgen_testgenio_ifg_ext_count(0),
      I2 => BU2_U0_G_TX_txgen_testgenio_int_ifg_delay_lane(1),
      O => BU2_N5856
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_mux0128 : LUT4
    generic map(
      INIT => X"D782"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crcgen_enable_shift8_89,
      I1 => BU2_U0_G_TX_txgen_testgenframe_crcgen_TX_CRC32_64_026_xo(1),
      I2 => BU2_N5838,
      I3 => BU2_U0_G_TX_txgen_testgenframe_crcgen_reg1(2),
      O => BU2_U0_G_TX_txgen_testgenframe_crcgen_mux0128_119
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_mux0123 : LUT4
    generic map(
      INIT => X"D782"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crcgen_enable_shift8_89,
      I1 => BU2_U0_G_TX_txgen_testgenframe_crcgen_reg2(18),
      I2 => BU2_N5836,
      I3 => BU2_U0_G_TX_txgen_testgenframe_crcgen_reg1(26),
      O => BU2_U0_G_TX_txgen_testgenframe_crcgen_mux0123_121
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_mux0107 : LUT4
    generic map(
      INIT => X"7D28"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crcgen_enable_shift8_89,
      I1 => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0301,
      I2 => BU2_N5832,
      I3 => BU2_U0_G_TX_txgen_testgenframe_crcgen_reg1(12),
      O => BU2_U0_G_TX_txgen_testgenframe_crcgen_mux0107_126
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_Mxor_xor0296_Result1 : LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crcgen_last_data_reg(5),
      I1 => BU2_U0_G_TX_txgen_testgenframe_crcgen_reg2(26),
      O => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0296
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_Mxor_xor0298_Result1 : LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crcgen_last_data_reg(3),
      I1 => BU2_U0_G_TX_txgen_testgenframe_crcgen_reg2(28),
      O => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0298
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_Mxor_xor0299_Result1 : LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crcgen_last_data_reg(1),
      I1 => BU2_U0_G_TX_txgen_testgenframe_crcgen_reg2(30),
      O => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0299
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_Mxor_xor0383_Result1 : LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crcgen_last_data_reg(7),
      I1 => BU2_U0_G_TX_txgen_testgenframe_crcgen_reg2(24),
      O => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0383
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_Mxor_xor0387_Result1 : LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crcgen_last_data_reg(2),
      I1 => BU2_U0_G_TX_txgen_testgenframe_crcgen_reg2(29),
      O => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0387
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_Mxor_xor0395_Result1 : LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crcgen_last_data_reg(4),
      I1 => BU2_U0_G_TX_txgen_testgenframe_crcgen_reg2(27),
      O => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0395
    );
  BU2_U0_G_TX_txgen_testgenio_and0013_mmx_out51 : LUT4
    generic map(
      INIT => X"6959"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenio_int_ifg_delay_lane(2),
      I1 => BU2_U0_G_TX_txgen_testgenio_and0013,
      I2 => BU2_U0_G_TX_txgen_testgenio_int_ifg_delay_lane(1),
      I3 => BU2_U0_G_TX_txgen_testgenio_ext_col2,
      O => BU2_U0_G_TX_txgen_testgenio_and0013_mmx_out5
    );
  BU2_U0_G_TX_txgen_testgenio_and00011 : LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenio_tx_state_FFd1_268,
      I1 => BU2_U0_G_TX_txgen_testgenio_counta(1),
      I2 => BU2_U0_G_TX_txgen_testgenio_counta(2),
      I3 => BU2_U0_G_TX_txgen_testgenio_counta(0),
      O => BU2_U0_G_TX_txgen_testgenio_and0001
    );
  BU2_U0_G_TX_txgen_testgenio_mux0186_13_1 : LUT4
    generic map(
      INIT => X"FEBA"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenio_N11,
      I1 => BU2_U0_G_TX_txgen_testgenio_N310,
      I2 => BU2_U0_G_TX_txgen_testgenio_addsub0007(13),
      I3 => BU2_U0_G_TX_txgen_testgenio_byte_count_out(10),
      O => BU2_U0_G_TX_txgen_testgenio_mux0186(13)
    );
  BU2_U0_G_TX_txgen_testgenio_mux0186_12_1 : LUT4
    generic map(
      INIT => X"FEBA"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenio_N11,
      I1 => BU2_U0_G_TX_txgen_testgenio_N310,
      I2 => BU2_U0_G_TX_txgen_testgenio_addsub0007(12),
      I3 => BU2_U0_G_TX_txgen_testgenio_byte_count_out(9),
      O => BU2_U0_G_TX_txgen_testgenio_mux0186(12)
    );
  BU2_U0_G_TX_txgen_testgenio_max_count_Eqn_01 : LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenio_max_count(0),
      I1 => BU2_U0_G_TX_txgen_testgenio_load_max_count_338,
      O => BU2_U0_G_TX_txgen_testgenio_N39
    );
  BU2_U0_G_TX_txgen_testgenio_mux0186_11_1 : LUT4
    generic map(
      INIT => X"FEBA"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenio_N11,
      I1 => BU2_U0_G_TX_txgen_testgenio_N310,
      I2 => BU2_U0_G_TX_txgen_testgenio_addsub0007(11),
      I3 => BU2_U0_G_TX_txgen_testgenio_byte_count_out(8),
      O => BU2_U0_G_TX_txgen_testgenio_mux0186(11)
    );
  BU2_U0_G_TX_txgen_testgenio_max_count_Eqn_11 : LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenio_max_count(1),
      I1 => BU2_U0_G_TX_txgen_testgenio_load_max_count_338,
      O => BU2_U0_G_TX_txgen_testgenio_max_count_Eqn_1
    );
  BU2_U0_G_TX_txgen_testgenio_mux0186_10_1 : LUT4
    generic map(
      INIT => X"FEBA"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenio_N11,
      I1 => BU2_U0_G_TX_txgen_testgenio_N310,
      I2 => BU2_U0_G_TX_txgen_testgenio_addsub0007(10),
      I3 => BU2_U0_G_TX_txgen_testgenio_byte_count_out(7),
      O => BU2_U0_G_TX_txgen_testgenio_mux0186(10)
    );
  BU2_U0_G_FLOWCONTROL_flwctrl_tx_mux_control_state_FFd1_In70 : LUT4
    generic map(
      INIT => X"FF32"
    )
    port map (
      I0 => BU2_U0_G_FLOWCONTROL_flwctrl_tx_mux_control_state_FFd1_In_map3787,
      I1 => BU2_U0_G_FLOWCONTROL_flwctrl_tx_mux_control_state_FFd1_259,
      I2 => BU2_U0_G_FLOWCONTROL_flwctrl_tx_mux_control_state_FFd1_In_map3779,
      I3 => BU2_U0_G_FLOWCONTROL_flwctrl_tx_mux_control_state_FFd1_In_map3794,
      O => BU2_U0_G_FLOWCONTROL_flwctrl_tx_mux_control_state_FFd1_In
    );
  BU2_U0_G_FLOWCONTROL_flwctrl_tx_mux_control_state_FFd1_In21 : LUT3
    generic map(
      INIT => X"02"
    )
    port map (
      I0 => BU2_U0_G_FLOWCONTROL_flwctrl_tx_mux_control_state_FFd2_2_86,
      I1 => BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_pause_tx_pause_control_i_count_set_int_250,
      I2 => BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_pause_tx_pause_control_i_pause_status_int_254,
      O => BU2_U0_G_FLOWCONTROL_flwctrl_tx_mux_control_state_FFd1_In_map3786
    );
  BU2_U0_G_FLOWCONTROL_flwctrl_tx_mux_control_state_FFd1_In7 : LUT4
    generic map(
      INIT => X"5554"
    )
    port map (
      I0 => BU2_U0_G_FLOWCONTROL_flwctrl_tx_mux_control_state_FFd2_258,
      I1 => BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_pause_tx_pause_control_i_count_set_int_250,
      I2 => BU2_U0_G_FLOWCONTROL_flwctrl_tx_start_int_263,
      I3 => BU2_U0_G_FLOWCONTROL_flwctrl_tx_pause_req_int_265,
      O => BU2_U0_G_FLOWCONTROL_flwctrl_tx_mux_control_state_FFd1_In_map3779
    );
  BU2_U0_G_TX_txgen_testgenio_not00351 : LUT3
    generic map(
      INIT => X"F8"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenio_tx_state_FFd3_269,
      I1 => BU2_U0_G_TX_txgen_testgenio_first_tx_cycle_325,
      I2 => BU2_U0_G_TX_txgen_testgenio_or0012_326,
      O => BU2_U0_G_TX_txgen_testgenio_not0035
    );
  BU2_U0_G_TX_txgen_testgenio_not00251 : LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenio_int_error,
      I1 => NlwRenamedSig_OI_tx_statistics_valid,
      O => BU2_U0_G_TX_txgen_testgenio_not0025
    );
  BU2_U0_G_TX_txgen_testgenio_mux0186_9_1 : LUT4
    generic map(
      INIT => X"FEBA"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenio_N11,
      I1 => BU2_U0_G_TX_txgen_testgenio_N310,
      I2 => BU2_U0_G_TX_txgen_testgenio_addsub0007(9),
      I3 => BU2_U0_G_TX_txgen_testgenio_byte_count_out(6),
      O => BU2_U0_G_TX_txgen_testgenio_mux0186(9)
    );
  BU2_U0_G_TX_txgen_testgenio_max_count_Eqn_31 : LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenio_max_count(3),
      I1 => BU2_U0_G_TX_txgen_testgenio_load_max_count_338,
      O => BU2_U0_G_TX_txgen_testgenio_max_count_Eqn_3
    );
  BU2_U0_G_TX_txgen_testgenio_mux0154_0_83 : LUT4
    generic map(
      INIT => X"E040"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenio_dic(1),
      I1 => BU2_U0_G_TX_txgen_testgenio_mux0154_0_map3763,
      I2 => BU2_U0_G_TX_txgen_testgenio_mux0154_0_map3746,
      I3 => BU2_U0_G_TX_txgen_testgenio_mux0154_0_map3754,
      O => BU2_U0_G_TX_txgen_testgenio_mux0154(0)
    );
  BU2_U0_G_TX_txgen_testgenio_mux0154_0_24 : LUT4
    generic map(
      INIT => X"FF26"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenio_bytes_to_drop(1),
      I1 => BU2_U0_G_TX_txgen_testgenio_dic(0),
      I2 => BU2_U0_G_TX_txgen_testgenio_bytes_to_drop(2),
      I3 => BU2_U0_G_TX_txgen_testgenio_bytes_to_drop(0),
      O => BU2_U0_G_TX_txgen_testgenio_mux0154_0_map3754
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_mux0129 : LUT4
    generic map(
      INIT => X"7D28"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crcgen_enable_shift8_89,
      I1 => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0387,
      I2 => BU2_N5641,
      I3 => BU2_U0_G_TX_txgen_testgenframe_crcgen_reg1(28),
      O => BU2_U0_G_TX_txgen_testgenframe_crcgen_mux0129_118
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_mux0131 : LUT4
    generic map(
      INIT => X"7D28"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crcgen_enable_shift8_89,
      I1 => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0302,
      I2 => BU2_N5639,
      I3 => BU2_U0_G_TX_txgen_testgenframe_crcgen_reg1(29),
      O => BU2_U0_G_TX_txgen_testgenframe_crcgen_mux0131_116
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_mux0112 : LUT4
    generic map(
      INIT => X"7D28"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crcgen_enable_shift8_89,
      I1 => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0387,
      I2 => BU2_N5637,
      I3 => BU2_U0_G_TX_txgen_testgenframe_crcgen_reg1(16),
      O => BU2_U0_G_TX_txgen_testgenframe_crcgen_mux0112_123
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_mux0116 : LUT4
    generic map(
      INIT => X"7D28"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crcgen_enable_shift8_89,
      I1 => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0302,
      I2 => BU2_N5635,
      I3 => BU2_U0_G_TX_txgen_testgenframe_crcgen_reg1(18),
      O => BU2_U0_G_TX_txgen_testgenframe_crcgen_mux0116_122
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_mux0103 : LUT4
    generic map(
      INIT => X"7D28"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crcgen_enable_shift8_89,
      I1 => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0301,
      I2 => BU2_N5633,
      I3 => BU2_U0_G_TX_txgen_testgenframe_crcgen_reg1(9),
      O => BU2_U0_G_TX_txgen_testgenframe_crcgen_mux0103_131
    );
  BU2_U0_G_TX_txgen_testgenio_mux0191 : LUT4
    generic map(
      INIT => X"C8EA"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenio_start_ifg_332,
      I1 => BU2_U0_G_TX_txgen_testgenio_tx_state_FFd3_269,
      I2 => BU2_N5631,
      I3 => BU2_U0_G_TX_txgen_testgenio_tx_state_FFd2_267,
      O => BU2_U0_G_TX_txgen_testgenio_mux0191_333
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_mux0130 : LUT4
    generic map(
      INIT => X"7D28"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crcgen_enable_shift8_89,
      I1 => BU2_U0_G_TX_txgen_testgenframe_crcgen_TX_CRC32_64_026_xo(1),
      I2 => BU2_N5607,
      I3 => BU2_U0_G_TX_txgen_testgenframe_crcgen_reg1(3),
      O => BU2_U0_G_TX_txgen_testgenframe_crcgen_mux0130_117
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_mux0109 : LUT4
    generic map(
      INIT => X"7D28"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crcgen_enable_shift8_89,
      I1 => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0395,
      I2 => BU2_N5599,
      I3 => BU2_U0_G_TX_txgen_testgenframe_crcgen_reg1(14),
      O => BU2_U0_G_TX_txgen_testgenframe_crcgen_mux0109_124
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_mux0105 : LUT4
    generic map(
      INIT => X"D782"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crcgen_enable_shift8_89,
      I1 => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0301,
      I2 => BU2_N5597,
      I3 => BU2_U0_G_TX_txgen_testgenframe_crcgen_reg1(10),
      O => BU2_U0_G_TX_txgen_testgenframe_crcgen_mux0105_129
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_mux0101 : LUT4
    generic map(
      INIT => X"7D28"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crcgen_enable_shift8_89,
      I1 => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0301,
      I2 => BU2_N5595,
      I3 => BU2_U0_G_TX_txgen_testgenframe_crcgen_reg1(7),
      O => BU2_U0_G_TX_txgen_testgenframe_crcgen_mux0101_133
    );
  BU2_U0_G_TX_txgen_testgenio_xor008244 : LUT4
    generic map(
      INIT => X"7FFF"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenio_byte_count_out(8),
      I1 => BU2_U0_G_TX_txgen_testgenio_byte_count_out(9),
      I2 => BU2_U0_G_TX_txgen_testgenio_byte_count_out(0),
      I3 => BU2_U0_G_TX_txgen_testgenio_byte_count_out(1),
      O => BU2_U0_G_TX_txgen_testgenio_xor0082_map3731
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_TX_CRC32_64_085_xo_2_1 : LUT4
    generic map(
      INIT => X"9669"
    )
    port map (
      I0 => BU2_N6659,
      I1 => BU2_U0_G_TX_txgen_testgenframe_crcgen_reg1(1),
      I2 => BU2_U0_G_TX_txgen_testgenframe_crcgen_reg1(2),
      I3 => BU2_U0_G_TX_txgen_testgenframe_crcgen_reg1(14),
      O => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0336
    );
  BU2_U0_G_RX_rxgen_calculate_crc_rx_crc32_64_064_xo_2_1 : LUT4
    generic map(
      INIT => X"9669"
    )
    port map (
      I0 => BU2_N6658,
      I1 => BU2_U0_G_RX_rxgen_calculate_crc_reg1(1),
      I2 => BU2_U0_G_RX_rxgen_calculate_crc_reg1(2),
      I3 => BU2_U0_G_RX_rxgen_calculate_crc_reg1(14),
      O => BU2_U0_G_RX_rxgen_calculate_crc_xor0291
    );
  BU2_U0_G_FLOWCONTROL_flwctrl_tx_or00001 : LUT4
    generic map(
      INIT => X"FF80"
    )
    port map (
      I0 => BU2_U0_G_FLOWCONTROL_flwctrl_tx_start_int_263,
      I1 => BU2_U0_G_FLOWCONTROL_flwctrl_tx_mux0005,
      I2 => BU2_U0_G_FLOWCONTROL_flwctrl_tx_mux_control_state_FFd1_In,
      I3 => BU2_U0_G_FLOWCONTROL_flwctrl_tx_and0000,
      O => BU2_U0_G_FLOWCONTROL_flwctrl_tx_or0000
    );
  BU2_U0_G_TX_txgen_testgenio_mux019111 : LUT3
    generic map(
      INIT => X"EF"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenio_underrun_reg_324,
      I1 => BU2_U0_G_TX_txgen_testgenio_tx_state_FFd2_267,
      I2 => BU2_U0_int_tx_data_avail(7),
      O => BU2_U0_G_TX_txgen_testgenio_N410
    );
  BU2_U0_G_FLOWCONTROL_flwctrl_tx_mux_control_state_Out41 : LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => BU2_U0_G_FLOWCONTROL_flwctrl_tx_mux_control_state_FFd1_In,
      I1 => BU2_U0_G_FLOWCONTROL_flwctrl_tx_mux0005,
      O => BU2_U0_G_FLOWCONTROL_flwctrl_tx_mux0003
    );
  BU2_U0_G_FLOWCONTROL_flwctrl_tx_mux_control_state_Out11 : LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => BU2_U0_G_FLOWCONTROL_flwctrl_tx_mux0005,
      I1 => BU2_U0_G_FLOWCONTROL_flwctrl_tx_mux_control_state_FFd1_In,
      O => BU2_U0_G_FLOWCONTROL_flwctrl_tx_cmp_eq0006
    );
  BU2_U0_G_TX_txgen_testgenio_mux0186_8_1 : LUT4
    generic map(
      INIT => X"FEBA"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenio_N11,
      I1 => BU2_U0_G_TX_txgen_testgenio_N310,
      I2 => BU2_U0_G_TX_txgen_testgenio_addsub0007(8),
      I3 => BU2_U0_G_TX_txgen_testgenio_byte_count_out(5),
      O => BU2_U0_G_TX_txgen_testgenio_mux0186(8)
    );
  BU2_U0_G_TX_txgen_testgenio_max_count_Eqn_41 : LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenio_max_count(4),
      I1 => BU2_U0_G_TX_txgen_testgenio_load_max_count_338,
      O => BU2_U0_G_TX_txgen_testgenio_max_count_Eqn_4
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_Mxor_xor0357_Result1 : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crcgen_reg1(1),
      I1 => BU2_U0_G_TX_txgen_testgenframe_crcgen_reg1(17),
      O => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0357
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_Mxor_xor0447_Result1 : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crcgen_reg1(18),
      I1 => BU2_U0_G_TX_txgen_testgenframe_crcgen_reg1(22),
      O => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0447
    );
  BU2_U0_G_RX_rxgen_calculate_crc_Mxor_xor0312_Result1 : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_calculate_crc_reg1(1),
      I1 => BU2_U0_G_RX_rxgen_calculate_crc_reg1(17),
      O => BU2_U0_G_RX_rxgen_calculate_crc_xor0312
    );
  BU2_U0_G_RX_rxgen_calculate_crc_Mxor_xor0365_Result1 : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_calculate_crc_reg1(18),
      I1 => BU2_U0_G_RX_rxgen_calculate_crc_reg1(22),
      O => BU2_U0_G_RX_rxgen_calculate_crc_xor0365
    );
  BU2_U0_G_TX_txgen_testgenio_mux0186_7_1 : LUT4
    generic map(
      INIT => X"FEBA"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenio_N11,
      I1 => BU2_U0_G_TX_txgen_testgenio_N310,
      I2 => BU2_U0_G_TX_txgen_testgenio_addsub0007(7),
      I3 => BU2_U0_G_TX_txgen_testgenio_byte_count_out(4),
      O => BU2_U0_G_TX_txgen_testgenio_mux0186(7)
    );
  BU2_U0_G_TX_txgen_testgenio_max_count_Eqn_51 : LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenio_max_count(5),
      I1 => BU2_U0_G_TX_txgen_testgenio_load_max_count_338,
      O => BU2_U0_G_TX_txgen_testgenio_max_count_Eqn_5
    );
  BU2_U0_G_FLOWCONTROL_flwctrl_tx_data_avail_out_1_1 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => BU2_U0_G_FLOWCONTROL_flwctrl_tx_mux0006,
      I1 => BU2_U0_G_FLOWCONTROL_flwctrl_tx_N41,
      I2 => BU2_U0_G_FLOWCONTROL_flwctrl_tx_data_avail_in_reg(1),
      I3 => BU2_U0_G_FLOWCONTROL_flwctrl_tx_N61,
      O => BU2_U0_int_tx_data_avail(1)
    );
  BU2_U0_G_TX_txgen_testgenio_mux0186_6_1 : LUT4
    generic map(
      INIT => X"FEBA"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenio_N11,
      I1 => BU2_U0_G_TX_txgen_testgenio_N310,
      I2 => BU2_U0_G_TX_txgen_testgenio_addsub0007(6),
      I3 => BU2_U0_G_TX_txgen_testgenio_byte_count_out(3),
      O => BU2_U0_G_TX_txgen_testgenio_mux0186(6)
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_TX_CRC32_64_098_xo_2_1 : LUT4
    generic map(
      INIT => X"9669"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0313,
      I1 => BU2_U0_G_TX_txgen_testgenframe_crcgen_reg1(22),
      I2 => BU2_U0_G_TX_txgen_testgenframe_crcgen_reg1(27),
      I3 => BU2_U0_G_TX_txgen_testgenframe_crcgen_reg1(14),
      O => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0380
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_TX_CRC32_64_092_xo_2_1 : LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0450,
      I1 => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0451,
      I2 => BU2_U0_G_TX_txgen_testgenframe_crcgen_reg1(27),
      I3 => BU2_U0_G_TX_txgen_testgenframe_crcgen_reg1(28),
      O => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0362
    );
  BU2_U0_G_RX_rxgen_calculate_crc_rx_crc32_64_074_xo_2_1 : LUT4
    generic map(
      INIT => X"9669"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_calculate_crc_xor0268,
      I1 => BU2_U0_G_RX_rxgen_calculate_crc_reg1(22),
      I2 => BU2_U0_G_RX_rxgen_calculate_crc_reg1(27),
      I3 => BU2_U0_G_RX_rxgen_calculate_crc_reg1(14),
      O => BU2_U0_G_RX_rxgen_calculate_crc_xor0332
    );
  BU2_U0_G_RX_rxgen_calculate_crc_rx_crc32_64_068_xo_2_1 : LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_calculate_crc_xor0368,
      I1 => BU2_U0_G_RX_rxgen_calculate_crc_xor0369,
      I2 => BU2_U0_G_RX_rxgen_calculate_crc_reg1(27),
      I3 => BU2_U0_G_RX_rxgen_calculate_crc_reg1(28),
      O => BU2_U0_G_RX_rxgen_calculate_crc_xor0317
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_Mxor_xor0313_Result1 : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crcgen_reg1(12),
      I1 => BU2_U0_G_TX_txgen_testgenframe_crcgen_reg1(25),
      O => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0313
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_Mxor_xor0450_Result1 : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crcgen_reg1(15),
      I1 => BU2_U0_G_TX_txgen_testgenframe_crcgen_reg1(18),
      O => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0450
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_Mxor_xor0452_Result1 : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crcgen_reg1(2),
      I1 => BU2_U0_G_TX_txgen_testgenframe_crcgen_reg1(28),
      O => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0452
    );
  BU2_U0_G_RX_rxgen_calculate_crc_Mxor_xor0268_Result1 : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_calculate_crc_reg1(12),
      I1 => BU2_U0_G_RX_rxgen_calculate_crc_reg1(25),
      O => BU2_U0_G_RX_rxgen_calculate_crc_xor0268
    );
  BU2_U0_G_RX_rxgen_calculate_crc_Mxor_xor0368_Result1 : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_calculate_crc_reg1(15),
      I1 => BU2_U0_G_RX_rxgen_calculate_crc_reg1(18),
      O => BU2_U0_G_RX_rxgen_calculate_crc_xor0368
    );
  BU2_U0_G_RX_rxgen_calculate_crc_Mxor_xor0370_Result1 : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_calculate_crc_reg1(2),
      I1 => BU2_U0_G_RX_rxgen_calculate_crc_reg1(28),
      O => BU2_U0_G_RX_rxgen_calculate_crc_xor0370
    );
  BU2_U0_G_TX_txgen_testgenio_mux0186_5_1 : LUT4
    generic map(
      INIT => X"FEBA"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenio_N11,
      I1 => BU2_N6681,
      I2 => BU2_U0_G_TX_txgen_testgenio_addsub0007(5),
      I3 => BU2_U0_G_TX_txgen_testgenio_byte_count_out(2),
      O => BU2_U0_G_TX_txgen_testgenio_mux0186(5)
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_Mxor_xor0333_Result1 : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crcgen_reg1(21),
      I1 => BU2_U0_G_TX_txgen_testgenframe_crcgen_reg1(23),
      O => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0333
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_Mxor_xor0444_Result1 : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crcgen_reg1(18),
      I1 => BU2_U0_G_TX_txgen_testgenframe_crcgen_reg1(31),
      O => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0444
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_Mxor_xor0446_Result1 : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crcgen_reg1(8),
      I1 => BU2_U0_G_TX_txgen_testgenframe_crcgen_reg1(23),
      O => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0446
    );
  BU2_U0_G_RX_rxgen_calculate_crc_Mxor_xor0278_Result1 : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_calculate_crc_reg1(5),
      I1 => BU2_U0_G_RX_rxgen_calculate_crc_reg1(7),
      O => BU2_U0_G_RX_rxgen_calculate_crc_xor0278
    );
  BU2_U0_G_RX_rxgen_calculate_crc_Mxor_xor0288_Result1 : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_calculate_crc_reg1(21),
      I1 => BU2_U0_G_RX_rxgen_calculate_crc_reg1(23),
      O => BU2_U0_G_RX_rxgen_calculate_crc_xor0288
    );
  BU2_U0_G_TX_txgen_testgenio_max_count_Eqn_71 : LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenio_max_count(7),
      I1 => BU2_U0_G_TX_txgen_testgenio_load_max_count_338,
      O => BU2_U0_G_TX_txgen_testgenio_max_count_Eqn_7
    );
  BU2_U0_G_TX_txgen_testgenio_mux0186_4_1 : LUT4
    generic map(
      INIT => X"FEBA"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenio_N11,
      I1 => BU2_U0_G_TX_txgen_testgenio_N310,
      I2 => BU2_U0_G_TX_txgen_testgenio_addsub0007(4),
      I3 => BU2_U0_G_TX_txgen_testgenio_byte_count_out(1),
      O => BU2_U0_G_TX_txgen_testgenio_mux0186(4)
    );
  BU2_U0_G_TX_txgen_testgenio_mux0186_3_1 : LUT4
    generic map(
      INIT => X"FEBA"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenio_N11,
      I1 => BU2_U0_G_TX_txgen_testgenio_N310,
      I2 => BU2_U0_G_TX_txgen_testgenio_addsub0007(3),
      I3 => BU2_U0_G_TX_txgen_testgenio_byte_count_out(0),
      O => BU2_U0_G_TX_txgen_testgenio_mux0186(3)
    );
  BU2_U0_G_RX_rxgen_address_decoding_and0003144 : LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_decode_length(4),
      I1 => BU2_U0_G_RX_rxgen_decode_length(2),
      I2 => BU2_U0_G_RX_rxgen_decode_length(1),
      I3 => BU2_U0_G_RX_rxgen_decode_length(14),
      O => BU2_U0_G_RX_rxgen_address_decoding_and00031_map3709
    );
  BU2_U0_G_RX_rxgen_address_decoding_and00031311 : LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_decode_length(9),
      I1 => BU2_U0_G_RX_rxgen_decode_length(7),
      I2 => BU2_U0_G_RX_rxgen_decode_length(6),
      I3 => BU2_U0_G_RX_rxgen_decode_length(5),
      O => BU2_U0_G_RX_rxgen_address_decoding_and00031_map3702
    );
  BU2_U0_G_TX_txgen_testgenio_tx_state_FFd2_In39 : LUT4
    generic map(
      INIT => X"FFC8"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenio_max_pkt_len_reached_311,
      I1 => BU2_U0_G_TX_txgen_testgenio_tx_state_FFd3_269,
      I2 => BU2_U0_G_TX_txgen_testgenio_N410,
      I3 => BU2_U0_G_TX_txgen_testgenio_tx_state_FFd2_In_map3686,
      O => BU2_U0_G_TX_txgen_testgenio_tx_state_FFd2_In
    );
  BU2_U0_G_TX_txgen_testgenio_tx_state_FFd2_In25 : LUT4
    generic map(
      INIT => X"0004"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenio_no_ifg_delay_339,
      I1 => BU2_U0_G_TX_txgen_testgenio_tx_state_FFd2_267,
      I2 => BU2_U0_G_TX_txgen_testgenio_ifg_delay_is_3_320,
      I3 => BU2_U0_G_TX_txgen_testgenio_int_ifs_mode_304,
      O => BU2_U0_G_TX_txgen_testgenio_tx_state_FFd2_In_map3685
    );
  BU2_U0_G_RX_rxgen_address_decoding_and0002 : LUT4
    generic map(
      INIT => X"5540"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_decode_terminate_flag_212,
      I1 => BU2_U0_G_RX_rxgen_frame_start_reg2_233,
      I2 => BU2_N5316,
      I3 => BU2_U0_G_RX_rxgen_address_decoding_add_control_enable_224,
      O => BU2_U0_G_RX_rxgen_address_decoding_and0002_208
    );
  BU2_U0_G_TX_txgen_testgenio_mux0154_1_Q : LUT4
    generic map(
      INIT => X"ABA8"
    )
    port map (
      I0 => BU2_N5314,
      I1 => BU2_U0_G_TX_txgen_testgenio_bytes_to_drop(2),
      I2 => BU2_U0_G_TX_txgen_testgenio_bytes_to_drop(0),
      I3 => BU2_N5313,
      O => BU2_U0_G_TX_txgen_testgenio_mux0154(1)
    );
  BU2_U0_G_TX_txgen_testgenio_mux0154_1_SW0 : LUT3
    generic map(
      INIT => X"31"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenio_state1,
      I1 => BU2_U0_G_TX_txgen_testgenio_dic(0),
      I2 => BU2_U0_G_TX_txgen_testgenio_start_reg_341,
      O => BU2_N5313
    );
  BU2_U0_G_TX_txgen_testgenio_mux0186_0_1 : LUT4
    generic map(
      INIT => X"FE54"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenio_xor0081,
      I1 => BU2_U0_G_TX_txgen_testgenio_byte_count_out(11),
      I2 => BU2_U0_G_TX_txgen_testgenio_reg_last_bytes(0),
      I3 => BU2_U0_G_TX_txgen_testgenio_last_bytes(0),
      O => BU2_U0_G_TX_txgen_testgenio_mux0186(0)
    );
  BU2_U0_G_RX_rxgen_address_decoding_cmp_eq00001 : LUT4
    generic map(
      INIT => X"0080"
    )
    port map (
      I0 => BU2_N6679,
      I1 => BU2_U0_G_RX_rxgen_decode_length(3),
      I2 => BU2_U0_G_RX_rxgen_decode_length(11),
      I3 => BU2_U0_G_RX_rxgen_decode_length(8),
      O => BU2_U0_G_RX_rxgen_address_decoding_cmp_eq0000
    );
  BU2_U0_G_TX_txgen_testgenio_ifg_ext_count_Msub_sub0000_cy_1_11 : LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenio_ifg_ext_count(1),
      I1 => BU2_U0_G_TX_txgen_testgenio_ifg_ext_count(0),
      O => BU2_U0_G_TX_txgen_testgenio_ifg_ext_count_Msub_sub0000_cy_1_Q
    );
  BU2_U0_G_RX_rxgen_decode_counter_Eqn_11 : LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_decode_counter(4),
      I1 => BU2_U0_G_RX_rxgen_decode_start_flag_243,
      O => BU2_U0_G_RX_rxgen_decode_counter_Eqn_1
    );
  BU2_U0_G_RX_rxgen_decode_counter_Eqn_21 : LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_decode_counter(5),
      I1 => BU2_U0_G_RX_rxgen_decode_start_flag_243,
      O => BU2_U0_G_RX_rxgen_decode_counter_Eqn_2
    );
  BU2_U0_G_TX_txgen_testgenio_byte_count_Eqn_11 : LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenio_byte_count(1),
      I1 => BU2_U0_G_TX_txgen_testgenio_first_tx_cycle_325,
      O => BU2_U0_G_TX_txgen_testgenio_byte_count_Eqn_1
    );
  BU2_U0_G_RX_rxgen_decode_counter_Eqn_31 : LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_decode_counter(6),
      I1 => BU2_U0_G_RX_rxgen_decode_start_flag_243,
      O => BU2_U0_G_RX_rxgen_decode_counter_Eqn_3
    );
  BU2_U0_G_TX_txgen_testgenio_byte_count_Eqn_21 : LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenio_byte_count(2),
      I1 => BU2_U0_G_TX_txgen_testgenio_first_tx_cycle_325,
      O => BU2_U0_G_TX_txgen_testgenio_byte_count_Eqn_2
    );
  BU2_U0_G_RX_rxgen_decode_counter_Eqn_41 : LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_decode_counter(7),
      I1 => BU2_U0_G_RX_rxgen_decode_start_flag_243,
      O => BU2_U0_G_RX_rxgen_decode_counter_Eqn_4
    );
  BU2_U0_G_TX_txgen_testgenio_byte_count_Eqn_31 : LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenio_byte_count(3),
      I1 => BU2_U0_G_TX_txgen_testgenio_first_tx_cycle_325,
      O => BU2_U0_G_TX_txgen_testgenio_byte_count_Eqn_3
    );
  BU2_U0_G_RX_rxgen_decode_counter_Eqn_51 : LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_decode_counter(8),
      I1 => BU2_U0_G_RX_rxgen_decode_start_flag_243,
      O => BU2_U0_G_RX_rxgen_decode_counter_Eqn_5
    );
  BU2_U0_G_TX_txgen_testgenio_byte_count_Eqn_41 : LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenio_byte_count(4),
      I1 => BU2_U0_G_TX_txgen_testgenio_first_tx_cycle_325,
      O => BU2_U0_G_TX_txgen_testgenio_byte_count_Eqn_4
    );
  BU2_U0_G_RX_rxgen_decode_or0014 : LUT4
    generic map(
      INIT => X"9980"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_decode_full_bytes_valid(2),
      I1 => BU2_U0_G_RX_rxgen_decode_full_bytes_valid(1),
      I2 => BU2_N5295,
      I3 => BU2_U0_G_RX_rxgen_decode_N62,
      O => BU2_U0_G_RX_rxgen_decode_or0014_87
    );
  BU2_U0_G_RX_rxgen_decode_or0014_SW0 : LUT4
    generic map(
      INIT => X"9000"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_decode_full_bytes_valid(6),
      I1 => BU2_U0_G_RX_rxgen_decode_full_bytes_valid(5),
      I2 => BU2_U0_G_RX_rxgen_decode_full_bytes_valid(4),
      I3 => BU2_U0_G_RX_rxgen_decode_full_bytes_valid(3),
      O => BU2_N5295
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_TX_CRC32_64_0106_xo_5_1 : LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      I0 => BU2_N6652,
      I1 => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(21),
      I2 => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(8),
      I3 => BU2_U0_G_TX_txgen_testgenframe_crcgen_TX_CRC32_64_0107_xo_3_Q,
      O => BU2_U0_G_TX_txgen_testgenframe_crcgen_TX_CRC32_64_0106_xo_5_Q
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_TX_CRC32_64_0123_xo_5_1 : LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      I0 => BU2_N6653,
      I1 => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(0),
      I2 => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(13),
      I3 => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(28),
      O => BU2_U0_G_TX_txgen_testgenframe_crcgen_TX_CRC32_64_0123_xo_5_Q
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_TX_CRC32_64_0140_xo_5_1 : LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      I0 => BU2_N6655,
      I1 => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(1),
      I2 => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(27),
      I3 => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(29),
      O => BU2_U0_G_TX_txgen_testgenframe_crcgen_TX_CRC32_64_0140_xo_5_Q
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_TX_CRC32_64_0_xo_2_1 : LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0172,
      I1 => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0181,
      I2 => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0184,
      I3 => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0185,
      O => BU2_U0_G_TX_txgen_testgenframe_crcgen_TX_CRC32_64_0_xo(2)
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_TX_CRC32_64_070_xo_2_1 : LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0134,
      I1 => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(26),
      I2 => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(6),
      I3 => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(7),
      O => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0268
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_TX_CRC32_64_016_xo_5_1 : LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0345,
      I1 => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0346,
      I2 => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0347,
      I3 => BU2_U0_G_TX_txgen_testgenframe_crcgen_seta(15),
      O => BU2_U0_G_TX_txgen_testgenframe_crcgen_TX_CRC32_64_016_xo_5_Q
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_TX_CRC32_64_011_xo_3_1 : LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0265,
      I1 => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0270,
      I2 => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0277,
      I3 => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0279,
      O => BU2_U0_G_TX_txgen_testgenframe_crcgen_TX_CRC32_64_011_xo(3)
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_TX_CRC32_64_0112_xo_3_1 : LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0158,
      I1 => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0164,
      I2 => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0172,
      I3 => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0429,
      O => BU2_U0_G_TX_txgen_testgenframe_crcgen_TX_CRC32_64_0112_xo(3)
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_TX_CRC32_64_087_xo_2_1 : LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      I0 => BU2_N6651,
      I1 => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0449,
      I2 => BU2_U0_G_TX_txgen_testgenframe_crcgen_reg1(27),
      I3 => BU2_U0_G_TX_txgen_testgenframe_crcgen_reg1(31),
      O => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0335
    );
  BU2_U0_G_RX_rxgen_calculate_crc_rx_crc32_64_098_xo_5_1 : LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_calculate_crc_xor0164,
      I1 => BU2_U0_G_RX_rxgen_decode_crc_data(0),
      I2 => BU2_U0_G_RX_rxgen_decode_crc_data(13),
      I3 => BU2_U0_G_RX_rxgen_decode_crc_data(28),
      O => BU2_U0_G_RX_rxgen_calculate_crc_rx_crc32_64_098_xo_5_Q
    );
  BU2_U0_G_RX_rxgen_calculate_crc_rx_crc32_64_0123_xo_3_1 : LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_calculate_crc_xor0254,
      I1 => BU2_U0_G_RX_rxgen_decode_crc_data(23),
      I2 => BU2_U0_G_RX_rxgen_decode_crc_data(9),
      I3 => BU2_U0_G_RX_rxgen_calculate_crc_rx_crc32_64_0123_xo_0_Q,
      O => BU2_U0_G_RX_rxgen_calculate_crc_rx_crc32_64_0123_xo_3_Q
    );
  BU2_U0_G_RX_rxgen_calculate_crc_rx_crc32_64_0115_xo_5_1 : LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      I0 => BU2_N6654,
      I1 => BU2_U0_G_RX_rxgen_decode_crc_data(1),
      I2 => BU2_U0_G_RX_rxgen_decode_crc_data(27),
      I3 => BU2_U0_G_RX_rxgen_decode_crc_data(29),
      O => BU2_U0_G_RX_rxgen_calculate_crc_rx_crc32_64_0115_xo_5_Q
    );
  BU2_U0_G_RX_rxgen_calculate_crc_rx_crc32_64_089_xo_3_1 : LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_calculate_crc_xor0123,
      I1 => BU2_U0_G_RX_rxgen_calculate_crc_xor0129,
      I2 => BU2_U0_G_RX_rxgen_calculate_crc_xor0137,
      I3 => BU2_U0_G_RX_rxgen_calculate_crc_xor0349,
      O => BU2_U0_G_RX_rxgen_calculate_crc_rx_crc32_64_089_xo(3)
    );
  BU2_U0_G_RX_rxgen_calculate_crc_rx_crc32_64_047_xo_2_1 : LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_calculate_crc_xor0099,
      I1 => BU2_U0_G_RX_rxgen_decode_crc_data(26),
      I2 => BU2_U0_G_RX_rxgen_decode_crc_data(6),
      I3 => BU2_U0_G_RX_rxgen_decode_crc_data(7),
      O => BU2_U0_G_RX_rxgen_calculate_crc_xor0233
    );
  BU2_U0_G_RX_rxgen_calculate_crc_rx_crc32_64_01_xo_2_1 : LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_calculate_crc_xor0137,
      I1 => BU2_U0_G_RX_rxgen_calculate_crc_xor0146,
      I2 => BU2_U0_G_RX_rxgen_calculate_crc_xor0149,
      I3 => BU2_U0_G_RX_rxgen_calculate_crc_xor0150,
      O => BU2_U0_G_RX_rxgen_calculate_crc_rx_crc32_64_01_xo(2)
    );
  BU2_U0_G_RX_rxgen_calculate_crc_rx_crc32_64_0130_xo_3_1 : LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_calculate_crc_xor0266,
      I1 => BU2_U0_G_RX_rxgen_calculate_crc_xor0273,
      I2 => BU2_U0_G_RX_rxgen_calculate_crc_xor0276,
      I3 => BU2_U0_G_RX_rxgen_calculate_crc_xor0277,
      O => BU2_U0_G_RX_rxgen_calculate_crc_rx_crc32_64_0130_xo(3)
    );
  BU2_U0_G_RX_rxgen_calculate_crc_rx_crc32_64_012_xo_5_1 : LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_calculate_crc_xor0300,
      I1 => BU2_U0_G_RX_rxgen_calculate_crc_xor0301,
      I2 => BU2_U0_G_RX_rxgen_calculate_crc_xor0302,
      I3 => BU2_U0_G_RX_rxgen_calculate_crc_seta(15),
      O => BU2_U0_G_RX_rxgen_calculate_crc_rx_crc32_64_012_xo_5_Q
    );
  BU2_U0_G_RX_rxgen_calculate_crc_rx_crc32_64_011_xo_3_1 : LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_calculate_crc_xor0230,
      I1 => BU2_U0_G_RX_rxgen_calculate_crc_xor0235,
      I2 => BU2_U0_G_RX_rxgen_calculate_crc_xor0242,
      I3 => BU2_U0_G_RX_rxgen_calculate_crc_xor0244,
      O => BU2_U0_G_RX_rxgen_calculate_crc_rx_crc32_64_011_xo(3)
    );
  BU2_U0_G_RX_rxgen_calculate_crc_rx_crc32_64_063_xo_2_1 : LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      I0 => BU2_N6650,
      I1 => BU2_U0_G_RX_rxgen_calculate_crc_xor0367,
      I2 => BU2_U0_G_RX_rxgen_calculate_crc_reg1(27),
      I3 => BU2_U0_G_RX_rxgen_calculate_crc_reg1(31),
      O => BU2_U0_G_RX_rxgen_calculate_crc_xor0290
    );
  BU2_U0_G_TX_txgen_testgenio_not00201 : LUT4
    generic map(
      INIT => X"AAAB"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenio_state1,
      I1 => BU2_U0_G_TX_txgen_testgenio_counta(1),
      I2 => BU2_U0_G_TX_txgen_testgenio_counta(2),
      I3 => BU2_U0_G_TX_txgen_testgenio_counta(0),
      O => BU2_U0_G_TX_txgen_testgenio_not0020
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_TX_CRC32_64_0145_xo_1_1 : LUT3
    generic map(
      INIT => X"96"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0279,
      I1 => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(10),
      I2 => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(17),
      O => BU2_U0_G_TX_txgen_testgenframe_crcgen_TX_CRC32_64_0145_xo_1_Q
    );
  BU2_U0_G_RX_rxgen_calculate_crc_rx_crc32_64_0121_xo_1_1 : LUT3
    generic map(
      INIT => X"96"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_calculate_crc_xor0244,
      I1 => BU2_U0_G_RX_rxgen_decode_crc_data(10),
      I2 => BU2_U0_G_RX_rxgen_decode_crc_data(17),
      O => BU2_U0_G_RX_rxgen_calculate_crc_rx_crc32_64_0121_xo_1_Q
    );
  BU2_U0_G_TX_txgen_testgenio_tx_state_Out31 : LUT3
    generic map(
      INIT => X"01"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenio_tx_state_FFd3_269,
      I1 => BU2_U0_G_TX_txgen_testgenio_tx_state_FFd2_267,
      I2 => BU2_U0_G_TX_txgen_testgenio_tx_state_FFd1_268,
      O => BU2_U0_G_TX_txgen_testgenio_state1
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_TX_CRC32_64_0107_xo_3_1 : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(0),
      I1 => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(24),
      O => BU2_U0_G_TX_txgen_testgenframe_crcgen_TX_CRC32_64_0107_xo_3_Q
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_Mxor_xor0134_Result1 : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(2),
      I1 => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(15),
      O => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0134
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_Mxor_xor0196_Result1 : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(4),
      I1 => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(7),
      O => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0196
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_Mxor_xor0197_Result1 : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(11),
      I1 => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(21),
      O => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0197
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_Mxor_xor0198_Result1 : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(1),
      I1 => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(31),
      O => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0198
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_Mxor_xor0247_Result1 : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(7),
      I1 => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(17),
      O => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0247
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_Mxor_xor0287_Result1 : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(51),
      I1 => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(54),
      O => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0287
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_Mxor_xor0319_Result1 : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crcgen_reg1(4),
      I1 => BU2_U0_G_TX_txgen_testgenframe_crcgen_reg1(24),
      O => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0319
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_Mxor_xor0346_Result1 : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crcgen_reg1(17),
      I1 => BU2_U0_G_TX_txgen_testgenframe_crcgen_reg1(27),
      O => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0346
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_Mxor_xor0347_Result1 : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crcgen_reg1(22),
      I1 => BU2_U0_G_TX_txgen_testgenframe_crcgen_reg1(30),
      O => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0347
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_Mxor_xor0381_Result1 : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crcgen_reg1(15),
      I1 => BU2_U0_G_TX_txgen_testgenframe_crcgen_reg1(20),
      O => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0381
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_Mxor_xor0448_Result1 : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crcgen_reg1(9),
      I1 => BU2_U0_G_TX_txgen_testgenframe_crcgen_reg1(29),
      O => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0448
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_Mxor_xor0449_Result1 : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crcgen_reg1(11),
      I1 => BU2_U0_G_TX_txgen_testgenframe_crcgen_reg1(19),
      O => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0449
    );
  BU2_U0_G_RX_rxgen_calculate_crc_Mxor_xor0102_Result1 : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_decode_crc_data(14),
      I1 => BU2_U0_G_RX_rxgen_decode_crc_data(17),
      O => BU2_U0_G_RX_rxgen_calculate_crc_xor0102
    );
  BU2_U0_G_RX_rxgen_calculate_crc_Mxor_xor0099_Result1 : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_decode_crc_data(2),
      I1 => BU2_U0_G_RX_rxgen_decode_crc_data(15),
      O => BU2_U0_G_RX_rxgen_calculate_crc_xor0099
    );
  BU2_U0_G_RX_rxgen_calculate_crc_Mxor_xor0161_Result1 : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_decode_crc_data(4),
      I1 => BU2_U0_G_RX_rxgen_decode_crc_data(7),
      O => BU2_U0_G_RX_rxgen_calculate_crc_xor0161
    );
  BU2_U0_G_RX_rxgen_calculate_crc_Mxor_xor0162_Result1 : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_decode_crc_data(11),
      I1 => BU2_U0_G_RX_rxgen_decode_crc_data(21),
      O => BU2_U0_G_RX_rxgen_calculate_crc_xor0162
    );
  BU2_U0_G_RX_rxgen_calculate_crc_Mxor_xor0163_Result1 : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_decode_crc_data(1),
      I1 => BU2_U0_G_RX_rxgen_decode_crc_data(31),
      O => BU2_U0_G_RX_rxgen_calculate_crc_xor0163
    );
  BU2_U0_G_RX_rxgen_calculate_crc_Mxor_xor0164_Result1 : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_decode_crc_data(24),
      I1 => BU2_U0_G_RX_rxgen_decode_crc_data(30),
      O => BU2_U0_G_RX_rxgen_calculate_crc_xor0164
    );
  BU2_U0_G_RX_rxgen_calculate_crc_Mxor_xor0212_Result1 : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_decode_crc_data(7),
      I1 => BU2_U0_G_RX_rxgen_decode_crc_data(17),
      O => BU2_U0_G_RX_rxgen_calculate_crc_xor0212
    );
  BU2_U0_G_RX_rxgen_calculate_crc_Mxor_xor0252_Result1 : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_decode_crc_data(51),
      I1 => BU2_U0_G_RX_rxgen_decode_crc_data(54),
      O => BU2_U0_G_RX_rxgen_calculate_crc_xor0252
    );
  BU2_U0_G_RX_rxgen_calculate_crc_Mxor_xor0274_Result1 : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_calculate_crc_reg1(4),
      I1 => BU2_U0_G_RX_rxgen_calculate_crc_reg1(24),
      O => BU2_U0_G_RX_rxgen_calculate_crc_xor0274
    );
  BU2_U0_G_RX_rxgen_calculate_crc_Mxor_xor0301_Result1 : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_calculate_crc_reg1(17),
      I1 => BU2_U0_G_RX_rxgen_calculate_crc_reg1(27),
      O => BU2_U0_G_RX_rxgen_calculate_crc_xor0301
    );
  BU2_U0_G_RX_rxgen_calculate_crc_Mxor_xor0302_Result1 : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_calculate_crc_reg1(22),
      I1 => BU2_U0_G_RX_rxgen_calculate_crc_reg1(30),
      O => BU2_U0_G_RX_rxgen_calculate_crc_xor0302
    );
  BU2_U0_G_RX_rxgen_calculate_crc_Mxor_xor0333_Result1 : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_calculate_crc_reg1(15),
      I1 => BU2_U0_G_RX_rxgen_calculate_crc_reg1(20),
      O => BU2_U0_G_RX_rxgen_calculate_crc_xor0333
    );
  BU2_U0_G_RX_rxgen_calculate_crc_Mxor_xor0362_Result1 : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_calculate_crc_reg1(18),
      I1 => BU2_U0_G_RX_rxgen_calculate_crc_reg1(31),
      O => BU2_U0_G_RX_rxgen_calculate_crc_xor0362
    );
  BU2_U0_G_RX_rxgen_calculate_crc_Mxor_xor0366_Result1 : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_calculate_crc_reg1(9),
      I1 => BU2_U0_G_RX_rxgen_calculate_crc_reg1(29),
      O => BU2_U0_G_RX_rxgen_calculate_crc_xor0366
    );
  BU2_U0_G_RX_rxgen_calculate_crc_Mxor_xor0367_Result1 : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_calculate_crc_reg1(11),
      I1 => BU2_U0_G_RX_rxgen_calculate_crc_reg1(19),
      O => BU2_U0_G_RX_rxgen_calculate_crc_xor0367
    );
  BU2_U0_G_TX_txgen_testgenio_and00171 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenio_toggle_330,
      I1 => BU2_U0_G_TX_txgen_testgenio_not0020,
      O => BU2_U0_G_TX_txgen_testgenio_and0017
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_not01291 : LUT4
    generic map(
      INIT => X"9669"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0379,
      I1 => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0380,
      I2 => BU2_U0_G_TX_txgen_testgenframe_crcgen_TX_CRC32_64_0173_xo_0_Q,
      I3 => BU2_U0_G_TX_txgen_testgenframe_crcgen_TX_CRC32_64_0173_xo_4_Q,
      O => BU2_U0_G_TX_txgen_testgenframe_crcgen_not0129
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_not01101 : LUT4
    generic map(
      INIT => X"9669"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0325,
      I1 => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0327,
      I2 => BU2_U0_G_TX_txgen_testgenframe_crcgen_TX_CRC32_64_0159_xo_0_Q,
      I3 => BU2_U0_G_TX_txgen_testgenframe_crcgen_TX_CRC32_64_0159_xo_4_Q,
      O => BU2_U0_G_TX_txgen_testgenframe_crcgen_not0110
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_TX_CRC32_64_0145_xo_5_1 : LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0269,
      I1 => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0276,
      I2 => BU2_U0_G_TX_txgen_testgenframe_crcgen_TX_CRC32_64_0145_xo_1_Q,
      I3 => BU2_U0_G_TX_txgen_testgenframe_crcgen_TX_CRC32_64_0145_xo_4_Q,
      O => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0056
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_not01111 : LUT4
    generic map(
      INIT => X"9669"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0329,
      I1 => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0330,
      I2 => BU2_U0_G_TX_txgen_testgenframe_crcgen_TX_CRC32_64_0160_xo_0_Q,
      I3 => BU2_U0_G_TX_txgen_testgenframe_crcgen_TX_CRC32_64_0160_xo_4_Q,
      O => BU2_U0_G_TX_txgen_testgenframe_crcgen_not0111
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_not01021 : LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0305,
      I1 => BU2_U0_G_TX_txgen_testgenframe_crcgen_TX_CRC32_64_0186_xo_1_Q,
      I2 => BU2_U0_G_TX_txgen_testgenframe_crcgen_TX_CRC32_64_0186_xo_4_Q,
      I3 => BU2_U0_G_TX_txgen_testgenframe_crcgen_reg1(30),
      O => BU2_U0_G_TX_txgen_testgenframe_crcgen_not0102
    );
  BU2_U0_G_RX_rxgen_calculate_crc_not00701 : LUT4
    generic map(
      INIT => X"9669"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_calculate_crc_xor0278,
      I1 => BU2_U0_G_RX_rxgen_calculate_crc_seta(5),
      I2 => BU2_U0_G_RX_rxgen_calculate_crc_setb(5),
      I3 => BU2_U0_G_RX_rxgen_calculate_crc_rx_crc32_64_0130_xo(3),
      O => BU2_U0_G_RX_rxgen_calculate_crc_not0070
    );
  BU2_U0_G_RX_rxgen_calculate_crc_not00921 : LUT4
    generic map(
      INIT => X"9669"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_calculate_crc_xor0331,
      I1 => BU2_U0_G_RX_rxgen_calculate_crc_xor0332,
      I2 => BU2_U0_G_RX_rxgen_calculate_crc_rx_crc32_64_0145_xo_0_Q,
      I3 => BU2_U0_G_RX_rxgen_calculate_crc_rx_crc32_64_0145_xo_4_Q,
      O => BU2_U0_G_RX_rxgen_calculate_crc_not0092
    );
  BU2_U0_G_RX_rxgen_calculate_crc_not00731 : LUT4
    generic map(
      INIT => X"9669"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_calculate_crc_xor0280,
      I1 => BU2_U0_G_RX_rxgen_calculate_crc_xor0282,
      I2 => BU2_U0_G_RX_rxgen_calculate_crc_rx_crc32_64_0132_xo_0_Q,
      I3 => BU2_U0_G_RX_rxgen_calculate_crc_rx_crc32_64_0132_xo_4_Q,
      O => BU2_U0_G_RX_rxgen_calculate_crc_not0073
    );
  BU2_U0_G_RX_rxgen_calculate_crc_rx_crc32_64_0123_xo_5_1 : LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_calculate_crc_xor0256,
      I1 => BU2_U0_G_RX_rxgen_decode_crc_data(20),
      I2 => BU2_U0_G_RX_rxgen_decode_crc_data(4),
      I3 => BU2_U0_G_RX_rxgen_calculate_crc_rx_crc32_64_0123_xo_3_Q,
      O => BU2_U0_G_RX_rxgen_calculate_crc_xor0062
    );
  BU2_U0_G_RX_rxgen_calculate_crc_rx_crc32_64_0121_xo_5_1 : LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_calculate_crc_xor0234,
      I1 => BU2_U0_G_RX_rxgen_calculate_crc_xor0241,
      I2 => BU2_U0_G_RX_rxgen_calculate_crc_rx_crc32_64_0121_xo_1_Q,
      I3 => BU2_U0_G_RX_rxgen_calculate_crc_rx_crc32_64_0121_xo_4_Q,
      O => BU2_U0_G_RX_rxgen_calculate_crc_xor0056
    );
  BU2_U0_G_RX_rxgen_calculate_crc_not00741 : LUT4
    generic map(
      INIT => X"9669"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_calculate_crc_xor0284,
      I1 => BU2_U0_G_RX_rxgen_calculate_crc_xor0285,
      I2 => BU2_U0_G_RX_rxgen_calculate_crc_rx_crc32_64_0133_xo_0_Q,
      I3 => BU2_U0_G_RX_rxgen_calculate_crc_rx_crc32_64_0133_xo_4_Q,
      O => BU2_U0_G_RX_rxgen_calculate_crc_not0074
    );
  BU2_U0_G_RX_rxgen_calculate_crc_not00651 : LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_calculate_crc_xor0260,
      I1 => BU2_U0_G_RX_rxgen_calculate_crc_rx_crc32_64_0158_xo_1_Q,
      I2 => BU2_U0_G_RX_rxgen_calculate_crc_rx_crc32_64_0158_xo_4_Q,
      I3 => BU2_U0_G_RX_rxgen_calculate_crc_reg1(30),
      O => BU2_U0_G_RX_rxgen_calculate_crc_not0065
    );
  BU2_U0_G_TX_txgen_testgenio_ext_swap1 : LUT4
    generic map(
      INIT => X"2DD2"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenio_ext_c,
      I1 => BU2_U0_G_TX_txgen_testgenio_ext_d_88,
      I2 => BU2_U0_G_TX_txgen_testgenio_int_crc_mode_300,
      I3 => BU2_U0_G_TX_txgen_testgenio_N01,
      O => BU2_U0_G_TX_txgen_testgenio_ext_swap
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_mux00981 : LUT4
    generic map(
      INIT => X"D782"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crcgen_enable_shift8_89,
      I1 => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0295,
      I2 => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0296,
      I3 => BU2_U0_G_TX_txgen_testgenframe_crcgen_reg1(4),
      O => BU2_U0_G_TX_txgen_testgenframe_crcgen_mux0098
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_mux00991 : LUT4
    generic map(
      INIT => X"D782"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crcgen_enable_shift8_89,
      I1 => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0295,
      I2 => BU2_U0_G_TX_txgen_testgenframe_crcgen_TX_CRC32_64_034_xo(1),
      I3 => BU2_U0_G_TX_txgen_testgenframe_crcgen_reg1(5),
      O => BU2_U0_G_TX_txgen_testgenframe_crcgen_mux0099
    );
  BU2_U0_G_RX_rxgen_address_decoding_and00001 : LUT4
    generic map(
      INIT => X"5540"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_decode_terminate_flag_212,
      I1 => BU2_U0_G_RX_rxgen_address_decoding_cmp_eq0000,
      I2 => BU2_U0_G_RX_rxgen_frame_start_reg2_233,
      I3 => BU2_U0_G_RX_rxgen_address_decoding_control_enable_225,
      O => BU2_U0_G_RX_rxgen_address_decoding_and0000
    );
  BU2_U0_G_TX_txgen_testgenio_mux02111 : LUT4
    generic map(
      INIT => X"08AA"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenio_data_reg(20),
      I1 => BU2_U0_G_TX_txgen_testgenio_data_avail_reg(2),
      I2 => BU2_U0_G_TX_txgen_testgenio_state3_dly_297,
      I3 => BU2_U0_G_TX_txgen_testgenio_xor0129,
      O => BU2_U0_G_TX_txgen_testgenio_mux0211
    );
  BU2_U0_G_TX_txgen_testgenio_mux02141 : LUT4
    generic map(
      INIT => X"08AA"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenio_data_reg(21),
      I1 => BU2_U0_G_TX_txgen_testgenio_data_avail_reg(2),
      I2 => BU2_U0_G_TX_txgen_testgenio_state3_dly_297,
      I3 => BU2_U0_G_TX_txgen_testgenio_xor0129,
      O => BU2_U0_G_TX_txgen_testgenio_mux0214
    );
  BU2_U0_G_TX_txgen_testgenio_mux02151 : LUT4
    generic map(
      INIT => X"08AA"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenio_data_reg(16),
      I1 => BU2_U0_G_TX_txgen_testgenio_data_avail_reg(2),
      I2 => BU2_U0_G_TX_txgen_testgenio_state3_dly_297,
      I3 => BU2_U0_G_TX_txgen_testgenio_xor0129,
      O => BU2_U0_G_TX_txgen_testgenio_mux0215
    );
  BU2_U0_G_TX_txgen_testgenio_mux02171 : LUT4
    generic map(
      INIT => X"08AA"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenio_data_reg(22),
      I1 => BU2_U0_G_TX_txgen_testgenio_data_avail_reg(2),
      I2 => BU2_U0_G_TX_txgen_testgenio_state3_dly_297,
      I3 => BU2_U0_G_TX_txgen_testgenio_xor0129,
      O => BU2_U0_G_TX_txgen_testgenio_mux0217
    );
  BU2_U0_G_TX_txgen_testgenio_mux02181 : LUT4
    generic map(
      INIT => X"08AA"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenio_data_reg(17),
      I1 => BU2_U0_G_TX_txgen_testgenio_data_avail_reg(2),
      I2 => BU2_U0_G_TX_txgen_testgenio_state3_dly_297,
      I3 => BU2_U0_G_TX_txgen_testgenio_xor0129,
      O => BU2_U0_G_TX_txgen_testgenio_mux0218
    );
  BU2_U0_G_TX_txgen_testgenio_mux02201 : LUT4
    generic map(
      INIT => X"08AA"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenio_data_reg(23),
      I1 => BU2_U0_G_TX_txgen_testgenio_data_avail_reg(2),
      I2 => BU2_U0_G_TX_txgen_testgenio_state3_dly_297,
      I3 => BU2_U0_G_TX_txgen_testgenio_xor0129,
      O => BU2_U0_G_TX_txgen_testgenio_mux0220
    );
  BU2_U0_G_TX_txgen_testgenio_mux02211 : LUT4
    generic map(
      INIT => X"08AA"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenio_data_reg(18),
      I1 => BU2_U0_G_TX_txgen_testgenio_data_avail_reg(2),
      I2 => BU2_U0_G_TX_txgen_testgenio_state3_dly_297,
      I3 => BU2_U0_G_TX_txgen_testgenio_xor0129,
      O => BU2_U0_G_TX_txgen_testgenio_mux0221
    );
  BU2_U0_G_TX_txgen_testgenio_mux02231 : LUT4
    generic map(
      INIT => X"08AA"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenio_data_reg(19),
      I1 => BU2_U0_G_TX_txgen_testgenio_data_avail_reg(2),
      I2 => BU2_U0_G_TX_txgen_testgenio_state3_dly_297,
      I3 => BU2_U0_G_TX_txgen_testgenio_xor0129,
      O => BU2_U0_G_TX_txgen_testgenio_mux0223
    );
  BU2_U0_G_TX_txgen_testgenio_mux02011 : LUT4
    generic map(
      INIT => X"08AA"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenio_data_reg(8),
      I1 => BU2_U0_G_TX_txgen_testgenio_data_avail_reg(1),
      I2 => BU2_U0_G_TX_txgen_testgenio_state3_dly_297,
      I3 => BU2_U0_G_TX_txgen_testgenio_xor0129,
      O => BU2_U0_G_TX_txgen_testgenio_mux0201
    );
  BU2_U0_G_TX_txgen_testgenio_mux02031 : LUT4
    generic map(
      INIT => X"08AA"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenio_data_reg(10),
      I1 => BU2_U0_G_TX_txgen_testgenio_data_avail_reg(1),
      I2 => BU2_U0_G_TX_txgen_testgenio_state3_dly_297,
      I3 => BU2_U0_G_TX_txgen_testgenio_xor0129,
      O => BU2_U0_G_TX_txgen_testgenio_mux0203
    );
  BU2_U0_G_TX_txgen_testgenio_mux02021 : LUT4
    generic map(
      INIT => X"08AA"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenio_data_reg(9),
      I1 => BU2_U0_G_TX_txgen_testgenio_data_avail_reg(1),
      I2 => BU2_U0_G_TX_txgen_testgenio_state3_dly_297,
      I3 => BU2_U0_G_TX_txgen_testgenio_xor0129,
      O => BU2_U0_G_TX_txgen_testgenio_mux0202
    );
  BU2_U0_G_TX_txgen_testgenio_mux02041 : LUT4
    generic map(
      INIT => X"08AA"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenio_data_reg(11),
      I1 => BU2_U0_G_TX_txgen_testgenio_data_avail_reg(1),
      I2 => BU2_U0_G_TX_txgen_testgenio_state3_dly_297,
      I3 => BU2_U0_G_TX_txgen_testgenio_xor0129,
      O => BU2_U0_G_TX_txgen_testgenio_mux0204
    );
  BU2_U0_G_TX_txgen_testgenio_mux02061 : LUT4
    generic map(
      INIT => X"08AA"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenio_data_reg(12),
      I1 => BU2_U0_G_TX_txgen_testgenio_data_avail_reg(1),
      I2 => BU2_U0_G_TX_txgen_testgenio_state3_dly_297,
      I3 => BU2_U0_G_TX_txgen_testgenio_xor0129,
      O => BU2_U0_G_TX_txgen_testgenio_mux0206
    );
  BU2_U0_G_TX_txgen_testgenio_mux02071 : LUT4
    generic map(
      INIT => X"08AA"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenio_data_reg(13),
      I1 => BU2_U0_G_TX_txgen_testgenio_data_avail_reg(1),
      I2 => BU2_U0_G_TX_txgen_testgenio_state3_dly_297,
      I3 => BU2_U0_G_TX_txgen_testgenio_xor0129,
      O => BU2_U0_G_TX_txgen_testgenio_mux0207
    );
  BU2_U0_G_TX_txgen_testgenio_mux02081 : LUT4
    generic map(
      INIT => X"08AA"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenio_data_reg(14),
      I1 => BU2_U0_G_TX_txgen_testgenio_data_avail_reg(1),
      I2 => BU2_U0_G_TX_txgen_testgenio_state3_dly_297,
      I3 => BU2_U0_G_TX_txgen_testgenio_xor0129,
      O => BU2_U0_G_TX_txgen_testgenio_mux0208
    );
  BU2_U0_G_TX_txgen_testgenio_mux02101 : LUT4
    generic map(
      INIT => X"08AA"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenio_data_reg(15),
      I1 => BU2_U0_G_TX_txgen_testgenio_data_avail_reg(1),
      I2 => BU2_U0_G_TX_txgen_testgenio_state3_dly_297,
      I3 => BU2_U0_G_TX_txgen_testgenio_xor0129,
      O => BU2_U0_G_TX_txgen_testgenio_mux0210
    );
  BU2_U0_G_TX_txgen_testgenio_mux01921 : LUT4
    generic map(
      INIT => X"08AA"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenio_data_reg(0),
      I1 => BU2_U0_G_TX_txgen_testgenio_data_avail_reg(0),
      I2 => BU2_U0_G_TX_txgen_testgenio_state3_dly_297,
      I3 => BU2_U0_G_TX_txgen_testgenio_xor0129,
      O => BU2_U0_G_TX_txgen_testgenio_mux0192
    );
  BU2_U0_G_TX_txgen_testgenio_mux01931 : LUT4
    generic map(
      INIT => X"08AA"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenio_data_reg(1),
      I1 => BU2_U0_G_TX_txgen_testgenio_data_avail_reg(0),
      I2 => BU2_U0_G_TX_txgen_testgenio_state3_dly_297,
      I3 => BU2_U0_G_TX_txgen_testgenio_xor0129,
      O => BU2_U0_G_TX_txgen_testgenio_mux0193
    );
  BU2_U0_G_TX_txgen_testgenio_mux01951 : LUT4
    generic map(
      INIT => X"08AA"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenio_data_reg(3),
      I1 => BU2_U0_G_TX_txgen_testgenio_data_avail_reg(0),
      I2 => BU2_U0_G_TX_txgen_testgenio_state3_dly_297,
      I3 => BU2_U0_G_TX_txgen_testgenio_xor0129,
      O => BU2_U0_G_TX_txgen_testgenio_mux0195
    );
  BU2_U0_G_TX_txgen_testgenio_mux01941 : LUT4
    generic map(
      INIT => X"08AA"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenio_data_reg(2),
      I1 => BU2_U0_G_TX_txgen_testgenio_data_avail_reg(0),
      I2 => BU2_U0_G_TX_txgen_testgenio_state3_dly_297,
      I3 => BU2_U0_G_TX_txgen_testgenio_xor0129,
      O => BU2_U0_G_TX_txgen_testgenio_mux0194
    );
  BU2_U0_G_TX_txgen_testgenio_mux01961 : LUT4
    generic map(
      INIT => X"08AA"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenio_data_reg(4),
      I1 => BU2_U0_G_TX_txgen_testgenio_data_avail_reg(0),
      I2 => BU2_U0_G_TX_txgen_testgenio_state3_dly_297,
      I3 => BU2_U0_G_TX_txgen_testgenio_xor0129,
      O => BU2_U0_G_TX_txgen_testgenio_mux0196
    );
  BU2_U0_G_TX_txgen_testgenio_mux01971 : LUT4
    generic map(
      INIT => X"08AA"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenio_data_reg(5),
      I1 => BU2_U0_G_TX_txgen_testgenio_data_avail_reg(0),
      I2 => BU2_U0_G_TX_txgen_testgenio_state3_dly_297,
      I3 => BU2_U0_G_TX_txgen_testgenio_xor0129,
      O => BU2_U0_G_TX_txgen_testgenio_mux0197
    );
  BU2_U0_G_TX_txgen_testgenio_mux01981 : LUT4
    generic map(
      INIT => X"08AA"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenio_data_reg(6),
      I1 => BU2_U0_G_TX_txgen_testgenio_data_avail_reg(0),
      I2 => BU2_U0_G_TX_txgen_testgenio_state3_dly_297,
      I3 => BU2_U0_G_TX_txgen_testgenio_xor0129,
      O => BU2_U0_G_TX_txgen_testgenio_mux0198
    );
  BU2_U0_G_TX_txgen_testgenio_mux02001 : LUT4
    generic map(
      INIT => X"08AA"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenio_data_reg(7),
      I1 => BU2_U0_G_TX_txgen_testgenio_data_avail_reg(0),
      I2 => BU2_U0_G_TX_txgen_testgenio_state3_dly_297,
      I3 => BU2_U0_G_TX_txgen_testgenio_xor0129,
      O => BU2_U0_G_TX_txgen_testgenio_mux0200
    );
  BU2_U0_G_TX_txgen_testgenio_mux01761 : LUT4
    generic map(
      INIT => X"08AA"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenio_data_reg(60),
      I1 => BU2_U0_G_TX_txgen_testgenio_data_avail_reg(7),
      I2 => BU2_U0_G_TX_txgen_testgenio_state3_dly_297,
      I3 => BU2_U0_G_TX_txgen_testgenio_xor0129,
      O => BU2_U0_G_TX_txgen_testgenio_mux0176
    );
  BU2_U0_G_TX_txgen_testgenio_mux01771 : LUT4
    generic map(
      INIT => X"08AA"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenio_data_reg(61),
      I1 => BU2_U0_G_TX_txgen_testgenio_data_avail_reg(7),
      I2 => BU2_U0_G_TX_txgen_testgenio_state3_dly_297,
      I3 => BU2_U0_G_TX_txgen_testgenio_xor0129,
      O => BU2_U0_G_TX_txgen_testgenio_mux0177
    );
  BU2_U0_G_TX_txgen_testgenio_mux01781 : LUT4
    generic map(
      INIT => X"08AA"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenio_data_reg(56),
      I1 => BU2_U0_G_TX_txgen_testgenio_data_avail_reg(7),
      I2 => BU2_U0_G_TX_txgen_testgenio_state3_dly_297,
      I3 => BU2_U0_G_TX_txgen_testgenio_xor0129,
      O => BU2_U0_G_TX_txgen_testgenio_mux0178
    );
  BU2_U0_G_TX_txgen_testgenio_mux01801 : LUT4
    generic map(
      INIT => X"08AA"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenio_data_reg(57),
      I1 => BU2_U0_G_TX_txgen_testgenio_data_avail_reg(7),
      I2 => BU2_U0_G_TX_txgen_testgenio_state3_dly_297,
      I3 => BU2_U0_G_TX_txgen_testgenio_xor0129,
      O => BU2_U0_G_TX_txgen_testgenio_mux0180
    );
  BU2_U0_G_TX_txgen_testgenio_mux01791 : LUT4
    generic map(
      INIT => X"08AA"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenio_data_reg(62),
      I1 => BU2_U0_G_TX_txgen_testgenio_data_avail_reg(7),
      I2 => BU2_U0_G_TX_txgen_testgenio_state3_dly_297,
      I3 => BU2_U0_G_TX_txgen_testgenio_xor0129,
      O => BU2_U0_G_TX_txgen_testgenio_mux0179
    );
  BU2_U0_G_TX_txgen_testgenio_mux01811 : LUT4
    generic map(
      INIT => X"08AA"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenio_data_reg(63),
      I1 => BU2_U0_G_TX_txgen_testgenio_data_avail_reg(7),
      I2 => BU2_U0_G_TX_txgen_testgenio_state3_dly_297,
      I3 => BU2_U0_G_TX_txgen_testgenio_xor0129,
      O => BU2_U0_G_TX_txgen_testgenio_mux0181
    );
  BU2_U0_G_TX_txgen_testgenio_mux01821 : LUT4
    generic map(
      INIT => X"08AA"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenio_data_reg(58),
      I1 => BU2_U0_G_TX_txgen_testgenio_data_avail_reg(7),
      I2 => BU2_U0_G_TX_txgen_testgenio_state3_dly_297,
      I3 => BU2_U0_G_TX_txgen_testgenio_xor0129,
      O => BU2_U0_G_TX_txgen_testgenio_mux0182
    );
  BU2_U0_G_TX_txgen_testgenio_mux01831 : LUT4
    generic map(
      INIT => X"08AA"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenio_data_reg(59),
      I1 => BU2_U0_G_TX_txgen_testgenio_data_avail_reg(7),
      I2 => BU2_U0_G_TX_txgen_testgenio_state3_dly_297,
      I3 => BU2_U0_G_TX_txgen_testgenio_xor0129,
      O => BU2_U0_G_TX_txgen_testgenio_mux0183
    );
  BU2_U0_G_TX_txgen_testgenio_mux01641 : LUT4
    generic map(
      INIT => X"08AA"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenio_data_reg(50),
      I1 => BU2_U0_G_TX_txgen_testgenio_data_avail_reg(6),
      I2 => BU2_U0_G_TX_txgen_testgenio_state3_dly_297,
      I3 => BU2_U0_G_TX_txgen_testgenio_xor0129,
      O => BU2_U0_G_TX_txgen_testgenio_mux0164
    );
  BU2_U0_G_TX_txgen_testgenio_mux01671 : LUT4
    generic map(
      INIT => X"08AA"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenio_data_reg(51),
      I1 => BU2_U0_G_TX_txgen_testgenio_data_avail_reg(6),
      I2 => BU2_U0_G_TX_txgen_testgenio_state3_dly_297,
      I3 => BU2_U0_G_TX_txgen_testgenio_xor0129,
      O => BU2_U0_G_TX_txgen_testgenio_mux0167
    );
  BU2_U0_G_TX_txgen_testgenio_mux01691 : LUT4
    generic map(
      INIT => X"08AA"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenio_data_reg(52),
      I1 => BU2_U0_G_TX_txgen_testgenio_data_avail_reg(6),
      I2 => BU2_U0_G_TX_txgen_testgenio_state3_dly_297,
      I3 => BU2_U0_G_TX_txgen_testgenio_xor0129,
      O => BU2_U0_G_TX_txgen_testgenio_mux0169
    );
  BU2_U0_G_TX_txgen_testgenio_mux01701 : LUT4
    generic map(
      INIT => X"08AA"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenio_data_reg(53),
      I1 => BU2_U0_G_TX_txgen_testgenio_data_avail_reg(6),
      I2 => BU2_U0_G_TX_txgen_testgenio_state3_dly_297,
      I3 => BU2_U0_G_TX_txgen_testgenio_xor0129,
      O => BU2_U0_G_TX_txgen_testgenio_mux0170
    );
  BU2_U0_G_TX_txgen_testgenio_mux01711 : LUT4
    generic map(
      INIT => X"08AA"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenio_data_reg(48),
      I1 => BU2_U0_G_TX_txgen_testgenio_data_avail_reg(6),
      I2 => BU2_U0_G_TX_txgen_testgenio_state3_dly_297,
      I3 => BU2_U0_G_TX_txgen_testgenio_xor0129,
      O => BU2_U0_G_TX_txgen_testgenio_mux0171
    );
  BU2_U0_G_TX_txgen_testgenio_mux01731 : LUT4
    generic map(
      INIT => X"08AA"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenio_data_reg(54),
      I1 => BU2_U0_G_TX_txgen_testgenio_data_avail_reg(6),
      I2 => BU2_U0_G_TX_txgen_testgenio_state3_dly_297,
      I3 => BU2_U0_G_TX_txgen_testgenio_xor0129,
      O => BU2_U0_G_TX_txgen_testgenio_mux0173
    );
  BU2_U0_G_TX_txgen_testgenio_mux01741 : LUT4
    generic map(
      INIT => X"08AA"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenio_data_reg(49),
      I1 => BU2_U0_G_TX_txgen_testgenio_data_avail_reg(6),
      I2 => BU2_U0_G_TX_txgen_testgenio_state3_dly_297,
      I3 => BU2_U0_G_TX_txgen_testgenio_xor0129,
      O => BU2_U0_G_TX_txgen_testgenio_mux0174
    );
  BU2_U0_G_TX_txgen_testgenio_mux01751 : LUT4
    generic map(
      INIT => X"08AA"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenio_data_reg(55),
      I1 => BU2_U0_G_TX_txgen_testgenio_data_avail_reg(6),
      I2 => BU2_U0_G_TX_txgen_testgenio_state3_dly_297,
      I3 => BU2_U0_G_TX_txgen_testgenio_xor0129,
      O => BU2_U0_G_TX_txgen_testgenio_mux0175
    );
  BU2_U0_G_TX_txgen_testgenio_mux01511 : LUT4
    generic map(
      INIT => X"08AA"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenio_data_reg(40),
      I1 => BU2_U0_G_TX_txgen_testgenio_data_avail_reg(5),
      I2 => BU2_U0_G_TX_txgen_testgenio_state3_dly_297,
      I3 => BU2_U0_G_TX_txgen_testgenio_xor0129,
      O => BU2_U0_G_TX_txgen_testgenio_mux0151
    );
  BU2_U0_G_TX_txgen_testgenio_mux01531 : LUT4
    generic map(
      INIT => X"08AA"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenio_data_reg(41),
      I1 => BU2_U0_G_TX_txgen_testgenio_data_avail_reg(5),
      I2 => BU2_U0_G_TX_txgen_testgenio_state3_dly_297,
      I3 => BU2_U0_G_TX_txgen_testgenio_xor0129,
      O => BU2_U0_G_TX_txgen_testgenio_mux0153
    );
  BU2_U0_G_TX_txgen_testgenio_mux01561 : LUT4
    generic map(
      INIT => X"08AA"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenio_data_reg(42),
      I1 => BU2_U0_G_TX_txgen_testgenio_data_avail_reg(5),
      I2 => BU2_U0_G_TX_txgen_testgenio_state3_dly_297,
      I3 => BU2_U0_G_TX_txgen_testgenio_xor0129,
      O => BU2_U0_G_TX_txgen_testgenio_mux0156
    );
  BU2_U0_G_TX_txgen_testgenio_mux01581 : LUT4
    generic map(
      INIT => X"08AA"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenio_data_reg(43),
      I1 => BU2_U0_G_TX_txgen_testgenio_data_avail_reg(5),
      I2 => BU2_U0_G_TX_txgen_testgenio_state3_dly_297,
      I3 => BU2_U0_G_TX_txgen_testgenio_xor0129,
      O => BU2_U0_G_TX_txgen_testgenio_mux0158
    );
  BU2_U0_G_TX_txgen_testgenio_mux01631 : LUT4
    generic map(
      INIT => X"08AA"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenio_data_reg(45),
      I1 => BU2_U0_G_TX_txgen_testgenio_data_avail_reg(5),
      I2 => BU2_U0_G_TX_txgen_testgenio_state3_dly_297,
      I3 => BU2_U0_G_TX_txgen_testgenio_xor0129,
      O => BU2_U0_G_TX_txgen_testgenio_mux0163
    );
  BU2_U0_G_TX_txgen_testgenio_mux01621 : LUT4
    generic map(
      INIT => X"08AA"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenio_data_reg(44),
      I1 => BU2_U0_G_TX_txgen_testgenio_data_avail_reg(5),
      I2 => BU2_U0_G_TX_txgen_testgenio_state3_dly_297,
      I3 => BU2_U0_G_TX_txgen_testgenio_xor0129,
      O => BU2_U0_G_TX_txgen_testgenio_mux0162
    );
  BU2_U0_G_TX_txgen_testgenio_mux01661 : LUT4
    generic map(
      INIT => X"08AA"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenio_data_reg(46),
      I1 => BU2_U0_G_TX_txgen_testgenio_data_avail_reg(5),
      I2 => BU2_U0_G_TX_txgen_testgenio_state3_dly_297,
      I3 => BU2_U0_G_TX_txgen_testgenio_xor0129,
      O => BU2_U0_G_TX_txgen_testgenio_mux0166
    );
  BU2_U0_G_TX_txgen_testgenio_mux01681 : LUT4
    generic map(
      INIT => X"08AA"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenio_data_reg(47),
      I1 => BU2_U0_G_TX_txgen_testgenio_data_avail_reg(5),
      I2 => BU2_U0_G_TX_txgen_testgenio_state3_dly_297,
      I3 => BU2_U0_G_TX_txgen_testgenio_xor0129,
      O => BU2_U0_G_TX_txgen_testgenio_mux0168
    );
  BU2_U0_G_TX_txgen_testgenio_mux01481 : LUT4
    generic map(
      INIT => X"08AA"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenio_data_reg(34),
      I1 => BU2_U0_G_TX_txgen_testgenio_data_avail_reg(4),
      I2 => BU2_U0_G_TX_txgen_testgenio_state3_dly_297,
      I3 => BU2_U0_G_TX_txgen_testgenio_xor0129,
      O => BU2_U0_G_TX_txgen_testgenio_mux0148
    );
  BU2_U0_G_TX_txgen_testgenio_mux01501 : LUT4
    generic map(
      INIT => X"08AA"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenio_data_reg(35),
      I1 => BU2_U0_G_TX_txgen_testgenio_data_avail_reg(4),
      I2 => BU2_U0_G_TX_txgen_testgenio_state3_dly_297,
      I3 => BU2_U0_G_TX_txgen_testgenio_xor0129,
      O => BU2_U0_G_TX_txgen_testgenio_mux0150
    );
  BU2_U0_G_TX_txgen_testgenio_mux01521 : LUT4
    generic map(
      INIT => X"08AA"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenio_data_reg(36),
      I1 => BU2_U0_G_TX_txgen_testgenio_data_avail_reg(4),
      I2 => BU2_U0_G_TX_txgen_testgenio_state3_dly_297,
      I3 => BU2_U0_G_TX_txgen_testgenio_xor0129,
      O => BU2_U0_G_TX_txgen_testgenio_mux0152
    );
  BU2_U0_G_TX_txgen_testgenio_mux01551 : LUT4
    generic map(
      INIT => X"08AA"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenio_data_reg(37),
      I1 => BU2_U0_G_TX_txgen_testgenio_data_avail_reg(4),
      I2 => BU2_U0_G_TX_txgen_testgenio_state3_dly_297,
      I3 => BU2_U0_G_TX_txgen_testgenio_xor0129,
      O => BU2_U0_G_TX_txgen_testgenio_mux0155
    );
  BU2_U0_G_TX_txgen_testgenio_mux01571 : LUT4
    generic map(
      INIT => X"08AA"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenio_data_reg(38),
      I1 => BU2_U0_G_TX_txgen_testgenio_data_avail_reg(4),
      I2 => BU2_U0_G_TX_txgen_testgenio_state3_dly_297,
      I3 => BU2_U0_G_TX_txgen_testgenio_xor0129,
      O => BU2_U0_G_TX_txgen_testgenio_mux0157
    );
  BU2_U0_G_TX_txgen_testgenio_mux02331 : LUT4
    generic map(
      INIT => X"08AA"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenio_data_reg(32),
      I1 => BU2_U0_G_TX_txgen_testgenio_data_avail_reg(4),
      I2 => BU2_U0_G_TX_txgen_testgenio_state3_dly_297,
      I3 => BU2_U0_G_TX_txgen_testgenio_xor0129,
      O => BU2_U0_G_TX_txgen_testgenio_mux0233
    );
  BU2_U0_G_TX_txgen_testgenio_mux01611 : LUT4
    generic map(
      INIT => X"08AA"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenio_data_reg(39),
      I1 => BU2_U0_G_TX_txgen_testgenio_data_avail_reg(4),
      I2 => BU2_U0_G_TX_txgen_testgenio_state3_dly_297,
      I3 => BU2_U0_G_TX_txgen_testgenio_xor0129,
      O => BU2_U0_G_TX_txgen_testgenio_mux0161
    );
  BU2_U0_G_TX_txgen_testgenio_mux02361 : LUT4
    generic map(
      INIT => X"08AA"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenio_data_reg(33),
      I1 => BU2_U0_G_TX_txgen_testgenio_data_avail_reg(4),
      I2 => BU2_U0_G_TX_txgen_testgenio_state3_dly_297,
      I3 => BU2_U0_G_TX_txgen_testgenio_xor0129,
      O => BU2_U0_G_TX_txgen_testgenio_mux0236
    );
  BU2_U0_G_TX_txgen_testgenio_mux01471 : LUT4
    generic map(
      INIT => X"08AA"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenio_data_reg(29),
      I1 => BU2_U0_G_TX_txgen_testgenio_data_avail_reg(3),
      I2 => BU2_U0_G_TX_txgen_testgenio_state3_dly_297,
      I3 => BU2_U0_G_TX_txgen_testgenio_xor0129,
      O => BU2_U0_G_TX_txgen_testgenio_mux0147
    );
  BU2_U0_G_TX_txgen_testgenio_mux02241 : LUT4
    generic map(
      INIT => X"08AA"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenio_data_reg(24),
      I1 => BU2_U0_G_TX_txgen_testgenio_data_avail_reg(3),
      I2 => BU2_U0_G_TX_txgen_testgenio_state3_dly_297,
      I3 => BU2_U0_G_TX_txgen_testgenio_xor0129,
      O => BU2_U0_G_TX_txgen_testgenio_mux0224
    );
  BU2_U0_G_TX_txgen_testgenio_mux02261 : LUT4
    generic map(
      INIT => X"08AA"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenio_data_reg(30),
      I1 => BU2_U0_G_TX_txgen_testgenio_data_avail_reg(3),
      I2 => BU2_U0_G_TX_txgen_testgenio_state3_dly_297,
      I3 => BU2_U0_G_TX_txgen_testgenio_xor0129,
      O => BU2_U0_G_TX_txgen_testgenio_mux0226
    );
  BU2_U0_G_TX_txgen_testgenio_mux02271 : LUT4
    generic map(
      INIT => X"08AA"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenio_data_reg(25),
      I1 => BU2_U0_G_TX_txgen_testgenio_data_avail_reg(3),
      I2 => BU2_U0_G_TX_txgen_testgenio_state3_dly_297,
      I3 => BU2_U0_G_TX_txgen_testgenio_xor0129,
      O => BU2_U0_G_TX_txgen_testgenio_mux0227
    );
  BU2_U0_G_TX_txgen_testgenio_mux02291 : LUT4
    generic map(
      INIT => X"08AA"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenio_data_reg(31),
      I1 => BU2_U0_G_TX_txgen_testgenio_data_avail_reg(3),
      I2 => BU2_U0_G_TX_txgen_testgenio_state3_dly_297,
      I3 => BU2_U0_G_TX_txgen_testgenio_xor0129,
      O => BU2_U0_G_TX_txgen_testgenio_mux0229
    );
  BU2_U0_G_TX_txgen_testgenio_mux02301 : LUT4
    generic map(
      INIT => X"08AA"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenio_data_reg(26),
      I1 => BU2_U0_G_TX_txgen_testgenio_data_avail_reg(3),
      I2 => BU2_U0_G_TX_txgen_testgenio_state3_dly_297,
      I3 => BU2_U0_G_TX_txgen_testgenio_xor0129,
      O => BU2_U0_G_TX_txgen_testgenio_mux0230
    );
  BU2_U0_G_TX_txgen_testgenio_mux02351 : LUT4
    generic map(
      INIT => X"08AA"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenio_data_reg(28),
      I1 => BU2_U0_G_TX_txgen_testgenio_data_avail_reg(3),
      I2 => BU2_U0_G_TX_txgen_testgenio_state3_dly_297,
      I3 => BU2_U0_G_TX_txgen_testgenio_xor0129,
      O => BU2_U0_G_TX_txgen_testgenio_mux0235
    );
  BU2_U0_G_TX_txgen_testgenio_mux02321 : LUT4
    generic map(
      INIT => X"08AA"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenio_data_reg(27),
      I1 => BU2_U0_G_TX_txgen_testgenio_data_avail_reg(3),
      I2 => BU2_U0_G_TX_txgen_testgenio_state3_dly_297,
      I3 => BU2_U0_G_TX_txgen_testgenio_xor0129,
      O => BU2_U0_G_TX_txgen_testgenio_mux0232
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_TX_CRC32_64_0_xo_3_1 : LUT3
    generic map(
      INIT => X"96"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(39),
      I1 => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(52),
      I2 => BU2_U0_G_TX_txgen_testgenframe_crcgen_TX_CRC32_64_0_xo(2),
      O => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0020
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_TX_CRC32_64_0112_xo_4_1 : LUT3
    generic map(
      INIT => X"96"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(55),
      I1 => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(59),
      I2 => BU2_U0_G_TX_txgen_testgenframe_crcgen_TX_CRC32_64_0112_xo(3),
      O => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0014
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_TX_CRC32_64_011_xo_4_1 : LUT3
    generic map(
      INIT => X"96"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0285,
      I1 => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(22),
      I2 => BU2_U0_G_TX_txgen_testgenframe_crcgen_TX_CRC32_64_011_xo(3),
      O => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0058
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_not01131 : LUT3
    generic map(
      INIT => X"96"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crcgen_TX_CRC32_64_0162_xo(4),
      I1 => BU2_U0_G_TX_txgen_testgenframe_crcgen_TX_CRC32_64_0162_xo(5),
      I2 => BU2_U0_G_TX_txgen_testgenframe_crcgen_reg1(10),
      O => BU2_U0_G_TX_txgen_testgenframe_crcgen_not0113
    );
  BU2_U0_G_RX_rxgen_calculate_crc_rx_crc32_64_01_xo_3_1 : LUT3
    generic map(
      INIT => X"96"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_decode_crc_data(39),
      I1 => BU2_U0_G_RX_rxgen_decode_crc_data(52),
      I2 => BU2_U0_G_RX_rxgen_calculate_crc_rx_crc32_64_01_xo(2),
      O => BU2_U0_G_RX_rxgen_calculate_crc_xor0020
    );
  BU2_U0_G_RX_rxgen_calculate_crc_rx_crc32_64_089_xo_4_1 : LUT3
    generic map(
      INIT => X"96"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_decode_crc_data(55),
      I1 => BU2_U0_G_RX_rxgen_decode_crc_data(59),
      I2 => BU2_U0_G_RX_rxgen_calculate_crc_rx_crc32_64_089_xo(3),
      O => BU2_U0_G_RX_rxgen_calculate_crc_xor0014
    );
  BU2_U0_G_RX_rxgen_calculate_crc_rx_crc32_64_011_xo_4_1 : LUT3
    generic map(
      INIT => X"96"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_calculate_crc_xor0250,
      I1 => BU2_U0_G_RX_rxgen_decode_crc_data(22),
      I2 => BU2_U0_G_RX_rxgen_calculate_crc_rx_crc32_64_011_xo(3),
      O => BU2_U0_G_RX_rxgen_calculate_crc_xor0058
    );
  BU2_U0_G_RX_rxgen_calculate_crc_not00761 : LUT3
    generic map(
      INIT => X"96"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_calculate_crc_rx_crc32_64_0136_xo(4),
      I1 => BU2_U0_G_RX_rxgen_calculate_crc_rx_crc32_64_0136_xo(5),
      I2 => BU2_U0_G_RX_rxgen_calculate_crc_reg1(10),
      O => BU2_U0_G_RX_rxgen_calculate_crc_not0076
    );
  BU2_U0_G_RX_rxgen_decode_counter_Eqn_61 : LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_decode_counter(9),
      I1 => BU2_U0_G_RX_rxgen_decode_start_flag_243,
      O => BU2_U0_G_RX_rxgen_decode_counter_Eqn_6
    );
  BU2_U0_G_TX_txgen_testgenio_byte_count_Eqn_51 : LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenio_byte_count(5),
      I1 => BU2_U0_G_TX_txgen_testgenio_first_tx_cycle_325,
      O => BU2_U0_G_TX_txgen_testgenio_byte_count_Eqn_5
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_TX_CRC32_64_094_xo_1_1 : LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crcgen_reg1(28),
      I1 => BU2_U0_G_TX_txgen_testgenframe_crcgen_reg1(30),
      I2 => BU2_U0_G_TX_txgen_testgenframe_crcgen_reg1(11),
      O => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0379
    );
  BU2_U0_G_RX_rxgen_calculate_crc_rx_crc32_64_073_xo_1_1 : LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_calculate_crc_reg1(28),
      I1 => BU2_U0_G_RX_rxgen_calculate_crc_reg1(30),
      I2 => BU2_U0_G_RX_rxgen_calculate_crc_reg1(11),
      O => BU2_U0_G_RX_rxgen_calculate_crc_xor0331
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_Mxor_xor0148_Result1 : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(16),
      I1 => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(18),
      O => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0148
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_Mxor_xor0310_Result1 : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crcgen_reg1(1),
      I1 => BU2_U0_G_TX_txgen_testgenframe_crcgen_reg1(24),
      O => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0310
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_Mxor_xor0334_Result1 : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crcgen_reg1(16),
      I1 => BU2_U0_G_TX_txgen_testgenframe_crcgen_reg1(30),
      O => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0334
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_Mxor_xor0339_Result1 : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crcgen_reg1(12),
      I1 => BU2_U0_G_TX_txgen_testgenframe_crcgen_reg1(20),
      O => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0339
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_Mxor_xor0340_Result1 : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crcgen_reg1(17),
      I1 => BU2_U0_G_TX_txgen_testgenframe_crcgen_reg1(24),
      O => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0340
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_Mxor_xor0344_Result1 : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crcgen_reg1(11),
      I1 => BU2_U0_G_TX_txgen_testgenframe_crcgen_reg1(26),
      O => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0344
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_Mxor_xor0352_Result1 : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crcgen_reg1(5),
      I1 => BU2_U0_G_TX_txgen_testgenframe_crcgen_reg1(12),
      O => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0352
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_Mxor_xor0355_Result1 : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crcgen_reg1(2),
      I1 => BU2_U0_G_TX_txgen_testgenframe_crcgen_reg1(21),
      O => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0355
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_Mxor_xor0358_Result1 : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crcgen_reg1(20),
      I1 => BU2_U0_G_TX_txgen_testgenframe_crcgen_reg1(26),
      O => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0358
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_Mxor_xor0359_Result1 : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crcgen_reg1(3),
      I1 => BU2_U0_G_TX_txgen_testgenframe_crcgen_reg1(25),
      O => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0359
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_Mxor_xor0363_Result1 : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crcgen_reg1(4),
      I1 => BU2_U0_G_TX_txgen_testgenframe_crcgen_reg1(23),
      O => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0363
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_Mxor_xor0365_Result1 : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crcgen_reg1(8),
      I1 => BU2_U0_G_TX_txgen_testgenframe_crcgen_reg1(19),
      O => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0365
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_Mxor_xor0385_Result1 : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crcgen_reg1(23),
      I1 => BU2_U0_G_TX_txgen_testgenframe_crcgen_reg1(26),
      O => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0385
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_Mxor_xor0389_Result1 : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crcgen_reg1(9),
      I1 => BU2_U0_G_TX_txgen_testgenframe_crcgen_reg1(30),
      O => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0389
    );
  BU2_U0_G_RX_rxgen_calculate_crc_Mxor_xor0113_Result1 : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_decode_crc_data(16),
      I1 => BU2_U0_G_RX_rxgen_decode_crc_data(18),
      O => BU2_U0_G_RX_rxgen_calculate_crc_xor0113
    );
  BU2_U0_G_RX_rxgen_calculate_crc_Mxor_xor0265_Result1 : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_calculate_crc_reg1(1),
      I1 => BU2_U0_G_RX_rxgen_calculate_crc_reg1(24),
      O => BU2_U0_G_RX_rxgen_calculate_crc_xor0265
    );
  BU2_U0_G_RX_rxgen_calculate_crc_Mxor_xor0270_Result1 : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_calculate_crc_reg1(0),
      I1 => BU2_U0_G_RX_rxgen_calculate_crc_reg1(28),
      O => BU2_U0_G_RX_rxgen_calculate_crc_xor0270
    );
  BU2_U0_G_RX_rxgen_calculate_crc_Mxor_xor0281_Result1 : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_calculate_crc_reg1(1),
      I1 => BU2_U0_G_RX_rxgen_calculate_crc_reg1(26),
      O => BU2_U0_G_RX_rxgen_calculate_crc_xor0281
    );
  BU2_U0_G_RX_rxgen_calculate_crc_Mxor_xor0289_Result1 : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_calculate_crc_reg1(16),
      I1 => BU2_U0_G_RX_rxgen_calculate_crc_reg1(30),
      O => BU2_U0_G_RX_rxgen_calculate_crc_xor0289
    );
  BU2_U0_G_RX_rxgen_calculate_crc_Mxor_xor0294_Result1 : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_calculate_crc_reg1(12),
      I1 => BU2_U0_G_RX_rxgen_calculate_crc_reg1(20),
      O => BU2_U0_G_RX_rxgen_calculate_crc_xor0294
    );
  BU2_U0_G_RX_rxgen_calculate_crc_Mxor_xor0295_Result1 : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_calculate_crc_reg1(17),
      I1 => BU2_U0_G_RX_rxgen_calculate_crc_reg1(24),
      O => BU2_U0_G_RX_rxgen_calculate_crc_xor0295
    );
  BU2_U0_G_RX_rxgen_calculate_crc_Mxor_xor0299_Result1 : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_calculate_crc_reg1(11),
      I1 => BU2_U0_G_RX_rxgen_calculate_crc_reg1(26),
      O => BU2_U0_G_RX_rxgen_calculate_crc_xor0299
    );
  BU2_U0_G_RX_rxgen_calculate_crc_Mxor_xor0307_Result1 : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_calculate_crc_reg1(5),
      I1 => BU2_U0_G_RX_rxgen_calculate_crc_reg1(12),
      O => BU2_U0_G_RX_rxgen_calculate_crc_xor0307
    );
  BU2_U0_G_RX_rxgen_calculate_crc_Mxor_xor0310_Result1 : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_calculate_crc_reg1(2),
      I1 => BU2_U0_G_RX_rxgen_calculate_crc_reg1(21),
      O => BU2_U0_G_RX_rxgen_calculate_crc_xor0310
    );
  BU2_U0_G_RX_rxgen_calculate_crc_Mxor_xor0313_Result1 : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_calculate_crc_reg1(20),
      I1 => BU2_U0_G_RX_rxgen_calculate_crc_reg1(26),
      O => BU2_U0_G_RX_rxgen_calculate_crc_xor0313
    );
  BU2_U0_G_RX_rxgen_calculate_crc_Mxor_xor0314_Result1 : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_calculate_crc_reg1(3),
      I1 => BU2_U0_G_RX_rxgen_calculate_crc_reg1(25),
      O => BU2_U0_G_RX_rxgen_calculate_crc_xor0314
    );
  BU2_U0_G_RX_rxgen_calculate_crc_Mxor_xor0318_Result1 : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_calculate_crc_reg1(4),
      I1 => BU2_U0_G_RX_rxgen_calculate_crc_reg1(23),
      O => BU2_U0_G_RX_rxgen_calculate_crc_xor0318
    );
  BU2_U0_G_RX_rxgen_calculate_crc_Mxor_xor0320_Result1 : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_calculate_crc_reg1(8),
      I1 => BU2_U0_G_RX_rxgen_calculate_crc_reg1(19),
      O => BU2_U0_G_RX_rxgen_calculate_crc_xor0320
    );
  BU2_U0_G_RX_rxgen_calculate_crc_Mxor_xor0335_Result1 : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_calculate_crc_reg1(23),
      I1 => BU2_U0_G_RX_rxgen_calculate_crc_reg1(26),
      O => BU2_U0_G_RX_rxgen_calculate_crc_xor0335
    );
  BU2_U0_G_RX_rxgen_calculate_crc_Mxor_xor0336_Result1 : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_calculate_crc_reg1(9),
      I1 => BU2_U0_G_RX_rxgen_calculate_crc_reg1(30),
      O => BU2_U0_G_RX_rxgen_calculate_crc_xor0336
    );
  BU2_U0_G_RX_rxgen_decode_counter_Eqn_71 : LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_decode_counter(10),
      I1 => BU2_U0_G_RX_rxgen_decode_start_flag_243,
      O => BU2_U0_G_RX_rxgen_decode_counter_Eqn_7
    );
  BU2_U0_G_TX_txgen_testgenio_byte_count_Eqn_61 : LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenio_byte_count(6),
      I1 => BU2_U0_G_TX_txgen_testgenio_first_tx_cycle_325,
      O => BU2_U0_G_TX_txgen_testgenio_byte_count_Eqn_6
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_Mxor_xor0367_Result1 : LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crcgen_reg1(24),
      I1 => BU2_U0_G_TX_txgen_testgenframe_crcgen_reg1(29),
      I2 => BU2_U0_G_TX_txgen_testgenframe_crcgen_reg1(16),
      O => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0367
    );
  BU2_U0_G_RX_rxgen_calculate_crc_Mxor_xor0322_Result1 : LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_calculate_crc_reg1(24),
      I1 => BU2_U0_G_RX_rxgen_calculate_crc_reg1(29),
      I2 => BU2_U0_G_RX_rxgen_calculate_crc_reg1(16),
      O => BU2_U0_G_RX_rxgen_calculate_crc_xor0322
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_Mxor_xor0354_Result1 : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crcgen_reg1(20),
      I1 => BU2_U0_G_TX_txgen_testgenframe_crcgen_reg1(29),
      O => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0354
    );
  BU2_U0_G_RX_rxgen_calculate_crc_Mxor_xor0309_Result1 : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_calculate_crc_reg1(20),
      I1 => BU2_U0_G_RX_rxgen_calculate_crc_reg1(29),
      O => BU2_U0_G_RX_rxgen_calculate_crc_xor0309
    );
  BU2_U0_G_RX_rxgen_decode_counter_Eqn_81 : LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_decode_counter(11),
      I1 => BU2_U0_G_RX_rxgen_decode_start_flag_243,
      O => BU2_U0_G_RX_rxgen_decode_counter_Eqn_8
    );
  BU2_U0_G_TX_txgen_testgenio_byte_count_Eqn_71 : LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenio_byte_count(7),
      I1 => BU2_U0_G_TX_txgen_testgenio_first_tx_cycle_325,
      O => BU2_U0_G_TX_txgen_testgenio_byte_count_Eqn_7
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_TX_CRC32_64_095_xo_1_1 : LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crcgen_reg1(27),
      I1 => BU2_U0_G_TX_txgen_testgenframe_crcgen_reg1(29),
      I2 => BU2_U0_G_TX_txgen_testgenframe_crcgen_reg1(16),
      I3 => BU2_U0_G_TX_txgen_testgenframe_crcgen_reg1(20),
      O => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0375
    );
  BU2_U0_G_RX_rxgen_calculate_crc_rx_crc32_64_070_xo_1_1 : LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_calculate_crc_reg1(27),
      I1 => BU2_U0_G_RX_rxgen_calculate_crc_reg1(29),
      I2 => BU2_U0_G_RX_rxgen_calculate_crc_reg1(16),
      I3 => BU2_U0_G_RX_rxgen_calculate_crc_reg1(20),
      O => BU2_U0_G_RX_rxgen_calculate_crc_xor0328
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_Mxor_xor0325_Result1 : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crcgen_reg1(25),
      I1 => BU2_U0_G_TX_txgen_testgenframe_crcgen_reg1(27),
      O => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0325
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_Mxor_xor0343_Result1 : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crcgen_reg1(0),
      I1 => BU2_U0_G_TX_txgen_testgenframe_crcgen_reg1(15),
      O => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0343
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_Mxor_xor0392_Result1 : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crcgen_reg1(10),
      I1 => BU2_U0_G_TX_txgen_testgenframe_crcgen_reg1(19),
      O => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0392
    );
  BU2_U0_G_RX_rxgen_calculate_crc_Mxor_xor0280_Result1 : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_calculate_crc_reg1(25),
      I1 => BU2_U0_G_RX_rxgen_calculate_crc_reg1(27),
      O => BU2_U0_G_RX_rxgen_calculate_crc_xor0280
    );
  BU2_U0_G_RX_rxgen_calculate_crc_Mxor_xor0298_Result1 : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_calculate_crc_reg1(0),
      I1 => BU2_U0_G_RX_rxgen_calculate_crc_reg1(15),
      O => BU2_U0_G_RX_rxgen_calculate_crc_xor0298
    );
  BU2_U0_G_RX_rxgen_calculate_crc_Mxor_xor0338_Result1 : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_calculate_crc_reg1(10),
      I1 => BU2_U0_G_RX_rxgen_calculate_crc_reg1(19),
      O => BU2_U0_G_RX_rxgen_calculate_crc_xor0338
    );
  BU2_U0_G_TX_txgen_testgentx_byte7_1_21 : LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgentx_enablepreamble_4_Q,
      I1 => BU2_U0_G_TX_txgen_testgentx_start_in_0_348,
      O => BU2_U0_G_TX_txgen_testgentx_N112
    );
  BU2_U0_G_RX_rxgen_calculate_crc_rx_crc32_64_058_xo_1_1 : LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_calculate_crc_reg1(27),
      I1 => BU2_U0_G_RX_rxgen_calculate_crc_reg1(8),
      I2 => BU2_U0_G_RX_rxgen_calculate_crc_reg1(10),
      I3 => BU2_U0_G_RX_rxgen_calculate_crc_reg1(23),
      O => BU2_U0_G_RX_rxgen_calculate_crc_xor0273
    );
  BU2_U0_G_RX_rxgen_calculate_crc_Mxor_xor0279_Result1 : LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_calculate_crc_reg1(23),
      I1 => BU2_U0_G_RX_rxgen_calculate_crc_reg1(8),
      I2 => BU2_U0_G_RX_rxgen_calculate_crc_reg1(11),
      O => BU2_U0_G_RX_rxgen_calculate_crc_xor0279
    );
  BU2_U0_G_RX_rxgen_calculate_crc_Mxor_xor0269_Result1 : LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_calculate_crc_reg1(6),
      I1 => BU2_U0_G_RX_rxgen_calculate_crc_reg1(8),
      I2 => BU2_U0_G_RX_rxgen_calculate_crc_reg1(27),
      O => BU2_U0_G_RX_rxgen_calculate_crc_xor0269
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_Mxor_xor0350_Result1 : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crcgen_reg1(3),
      I1 => BU2_U0_G_TX_txgen_testgenframe_crcgen_reg1(19),
      O => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0350
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_Mxor_xor0353_Result1 : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crcgen_reg1(14),
      I1 => BU2_U0_G_TX_txgen_testgenframe_crcgen_reg1(24),
      O => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0353
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_Mxor_xor0369_Result1 : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crcgen_reg1(15),
      I1 => BU2_U0_G_TX_txgen_testgenframe_crcgen_reg1(28),
      O => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0369
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_Mxor_xor0443_Result1 : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crcgen_reg1(4),
      I1 => BU2_U0_G_TX_txgen_testgenframe_crcgen_reg1(7),
      O => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0443
    );
  BU2_U0_G_RX_rxgen_calculate_crc_Mxor_xor0308_Result1 : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_calculate_crc_reg1(14),
      I1 => BU2_U0_G_RX_rxgen_calculate_crc_reg1(24),
      O => BU2_U0_G_RX_rxgen_calculate_crc_xor0308
    );
  BU2_U0_G_RX_rxgen_calculate_crc_Mxor_xor0305_Result1 : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_calculate_crc_reg1(3),
      I1 => BU2_U0_G_RX_rxgen_calculate_crc_reg1(19),
      O => BU2_U0_G_RX_rxgen_calculate_crc_xor0305
    );
  BU2_U0_G_RX_rxgen_calculate_crc_Mxor_xor0324_Result1 : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_calculate_crc_reg1(15),
      I1 => BU2_U0_G_RX_rxgen_calculate_crc_reg1(28),
      O => BU2_U0_G_RX_rxgen_calculate_crc_xor0324
    );
  BU2_U0_G_RX_rxgen_calculate_crc_Mxor_xor0361_Result1 : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_calculate_crc_reg1(4),
      I1 => BU2_U0_G_RX_rxgen_calculate_crc_reg1(7),
      O => BU2_U0_G_RX_rxgen_calculate_crc_xor0361
    );
  BU2_U0_G_RX_rxgen_decode_counter_Eqn_91 : LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_decode_counter(12),
      I1 => BU2_U0_G_RX_rxgen_decode_start_flag_243,
      O => BU2_U0_G_RX_rxgen_decode_counter_Eqn_9
    );
  BU2_U0_G_TX_txgen_testgenio_byte_count_Eqn_81 : LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenio_byte_count(8),
      I1 => BU2_U0_G_TX_txgen_testgenio_first_tx_cycle_325,
      O => BU2_U0_G_TX_txgen_testgenio_byte_count_Eqn_8
    );
  BU2_U0_rsgen_G_RX_detect_link_fail_or00028 : LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => BU2_U0_rsgen_G_RX_detect_link_fail_seq_lower_reg2_95,
      I1 => BU2_U0_rsgen_G_RX_detect_link_fail_seq_lower_mismatch_107,
      O => BU2_U0_rsgen_G_RX_detect_link_fail_or0002_map3634
    );
  BU2_U0_rsgen_G_RX_detect_link_fail_not00071 : LUT2
    generic map(
      INIT => X"D"
    )
    port map (
      I0 => BU2_U0_rsgen_G_RX_detect_link_fail_sm_active_reg_97,
      I1 => BU2_N6678,
      O => BU2_U0_rsgen_G_RX_detect_link_fail_not0007
    );
  BU2_U0_G_TX_txgen_testgenio_tx_state_Out11 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenio_tx_state_FFd3_269,
      I1 => BU2_U0_G_TX_txgen_testgenio_tx_state_FFd2_267,
      O => BU2_U0_G_TX_txgen_testgenio_state3
    );
  BU2_U0_G_RX_rxgen_decode_counter_Eqn_101 : LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_decode_counter(13),
      I1 => BU2_U0_G_RX_rxgen_decode_start_flag_243,
      O => BU2_U0_G_RX_rxgen_decode_counter_Eqn_10
    );
  BU2_U0_G_TX_txgen_testgenio_byte_count_Eqn_91 : LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenio_byte_count(9),
      I1 => BU2_U0_G_TX_txgen_testgenio_first_tx_cycle_325,
      O => BU2_U0_G_TX_txgen_testgenio_byte_count_Eqn_9
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_TX_CRC32_64_088_xo_2_1 : LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crcgen_reg1(4),
      I1 => BU2_U0_G_TX_txgen_testgenframe_crcgen_reg1(6),
      I2 => BU2_U0_G_TX_txgen_testgenframe_crcgen_reg1(13),
      I3 => BU2_U0_G_TX_txgen_testgenframe_crcgen_reg1(15),
      O => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0356
    );
  BU2_U0_G_RX_rxgen_calculate_crc_rx_crc32_64_066_xo_2_1 : LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_calculate_crc_reg1(4),
      I1 => BU2_U0_G_RX_rxgen_calculate_crc_reg1(6),
      I2 => BU2_U0_G_RX_rxgen_calculate_crc_reg1(13),
      I3 => BU2_U0_G_RX_rxgen_calculate_crc_reg1(15),
      O => BU2_U0_G_RX_rxgen_calculate_crc_xor0311
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_Mxor_xor0368_Result1 : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crcgen_reg1(11),
      I1 => BU2_U0_G_TX_txgen_testgenframe_crcgen_reg1(31),
      O => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0368
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_Mxor_xor0445_Result1 : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crcgen_reg1(9),
      I1 => BU2_U0_G_TX_txgen_testgenframe_crcgen_reg1(13),
      O => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0445
    );
  BU2_U0_G_RX_rxgen_calculate_crc_Mxor_xor0323_Result1 : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_calculate_crc_reg1(11),
      I1 => BU2_U0_G_RX_rxgen_calculate_crc_reg1(31),
      O => BU2_U0_G_RX_rxgen_calculate_crc_xor0323
    );
  BU2_U0_G_RX_rxgen_calculate_crc_Mxor_xor0363_Result1 : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_calculate_crc_reg1(9),
      I1 => BU2_U0_G_RX_rxgen_calculate_crc_reg1(13),
      O => BU2_U0_G_RX_rxgen_calculate_crc_xor0363
    );
  BU2_U0_G_RX_rxgen_decode_counter_Eqn_111 : LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_decode_counter(14),
      I1 => BU2_U0_G_RX_rxgen_decode_start_flag_243,
      O => BU2_U0_G_RX_rxgen_decode_counter_Eqn_11_177
    );
  BU2_U0_G_TX_txgen_testgenio_byte_count_Eqn_101 : LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenio_byte_count(10),
      I1 => BU2_U0_G_TX_txgen_testgenio_first_tx_cycle_325,
      O => BU2_U0_G_TX_txgen_testgenio_byte_count_Eqn_10
    );
  BU2_U0_G_RX_rxgen_synchronise_or0000202 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_synchronise_or0000_map3623,
      I1 => BU2_U0_G_RX_rxgen_synchronise_or0000_map3628,
      O => BU2_U0_G_RX_rxgen_synchronise_or0000
    );
  BU2_U0_G_RX_rxgen_synchronise_or0000201 : LUT4
    generic map(
      INIT => X"0008"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_synchronise_rxc_reg1(4),
      I1 => BU2_U0_G_RX_rxgen_synchronise_rxd_reg1(34),
      I2 => BU2_U0_G_RX_rxgen_synchronise_rxd_reg1(37),
      I3 => BU2_U0_G_RX_rxgen_synchronise_rxd_reg1(38),
      O => BU2_U0_G_RX_rxgen_synchronise_or0000_map3628
    );
  BU2_U0_G_RX_rxgen_synchronise_or0000158 : LUT4
    generic map(
      INIT => X"8000"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_synchronise_or0000_map3600,
      I1 => BU2_U0_G_RX_rxgen_synchronise_or0000_map3607,
      I2 => BU2_U0_G_RX_rxgen_synchronise_or0000_map3612,
      I3 => BU2_U0_G_RX_rxgen_synchronise_or0000_map3619,
      O => BU2_U0_G_RX_rxgen_synchronise_or0000_map3621
    );
  BU2_U0_G_RX_rxgen_synchronise_or0000145 : LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_synchronise_rxd_reg1(60),
      I1 => BU2_U0_G_RX_rxgen_synchronise_rxd_reg1(61),
      I2 => BU2_U0_G_RX_rxgen_synchronise_rxd_reg1(62),
      I3 => BU2_U0_G_RX_rxgen_synchronise_rxd_reg1(63),
      O => BU2_U0_G_RX_rxgen_synchronise_or0000_map3619
    );
  BU2_U0_G_RX_rxgen_synchronise_or0000132 : LUT4
    generic map(
      INIT => X"0080"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_synchronise_rxd_reg1(56),
      I1 => BU2_U0_G_RX_rxgen_synchronise_rxd_reg1(57),
      I2 => BU2_U0_G_RX_rxgen_synchronise_rxd_reg1(58),
      I3 => BU2_U0_G_RX_rxgen_synchronise_rxd_reg1(59),
      O => BU2_U0_G_RX_rxgen_synchronise_or0000_map3612
    );
  BU2_U0_G_RX_rxgen_synchronise_or0000114 : LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_synchronise_rxd_reg1(52),
      I1 => BU2_U0_G_RX_rxgen_synchronise_rxd_reg1(53),
      I2 => BU2_U0_G_RX_rxgen_synchronise_rxd_reg1(54),
      I3 => BU2_U0_G_RX_rxgen_synchronise_rxd_reg1(55),
      O => BU2_U0_G_RX_rxgen_synchronise_or0000_map3607
    );
  BU2_U0_G_RX_rxgen_synchronise_or000083 : LUT4
    generic map(
      INIT => X"8000"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_synchronise_or0000_map3576,
      I1 => BU2_U0_G_RX_rxgen_synchronise_or0000_map3582,
      I2 => BU2_U0_G_RX_rxgen_synchronise_or0000_map3587,
      I3 => BU2_U0_G_RX_rxgen_synchronise_or0000_map3594,
      O => BU2_U0_G_RX_rxgen_synchronise_or0000_map3596
    );
  BU2_U0_G_RX_rxgen_synchronise_or000070 : LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_synchronise_rxd_reg1(44),
      I1 => BU2_U0_G_RX_rxgen_synchronise_rxd_reg1(45),
      I2 => BU2_U0_G_RX_rxgen_synchronise_rxd_reg1(46),
      I3 => BU2_U0_G_RX_rxgen_synchronise_rxd_reg1(47),
      O => BU2_U0_G_RX_rxgen_synchronise_or0000_map3594
    );
  BU2_U0_G_RX_rxgen_synchronise_or000057 : LUT4
    generic map(
      INIT => X"0080"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_synchronise_rxd_reg1(40),
      I1 => BU2_U0_G_RX_rxgen_synchronise_rxd_reg1(41),
      I2 => BU2_U0_G_RX_rxgen_synchronise_rxd_reg1(42),
      I3 => BU2_U0_G_RX_rxgen_synchronise_rxd_reg1(43),
      O => BU2_U0_G_RX_rxgen_synchronise_or0000_map3587
    );
  BU2_U0_G_RX_rxgen_synchronise_or000040 : LUT4
    generic map(
      INIT => X"0004"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_synchronise_rxd_reg1(35),
      I1 => BU2_U0_G_RX_rxgen_synchronise_rxd_reg1(33),
      I2 => BU2_U0_G_RX_rxgen_synchronise_rxd_reg1(36),
      I3 => BU2_U0_G_RX_rxgen_synchronise_rxd_reg1(39),
      O => BU2_U0_G_RX_rxgen_synchronise_or0000_map3582
    );
  BU2_U0_G_RX_rxgen_synchronise_or000015 : LUT3
    generic map(
      INIT => X"01"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_synchronise_rxc_reg1(7),
      I1 => BU2_U0_G_RX_rxgen_synchronise_rxd_reg1(32),
      I2 => BU2_U0_G_RX_rxgen_synchronise_rxc_reg1(5),
      O => BU2_U0_G_RX_rxgen_synchronise_or0000_map3572
    );
  BU2_U0_G_RX_rxgen_synchronise_or00006 : LUT3
    generic map(
      INIT => X"02"
    )
    port map (
      I0 => BU2_N6648,
      I1 => BU2_U0_G_RX_rxgen_synchronise_rxc_reg1(6),
      I2 => BU2_U0_G_RX_rxgen_synchronise_rxd_reg1(33),
      O => BU2_U0_G_RX_rxgen_synchronise_or0000_map3567
    );
  BU2_U0_G_RX_rxgen_error_detection_and00071154 : LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_error_detection_and000711_map3555,
      I1 => BU2_U0_G_RX_rxgen_error_detection_and000711_map3560,
      I2 => BU2_U0_G_RX_rxgen_error_detection_N22,
      I3 => BU2_U0_G_RX_rxgen_error_detection_and000711_map3552,
      O => BU2_U0_G_RX_rxgen_error_detection_N19
    );
  BU2_U0_G_RX_rxgen_error_detection_and00071127 : LUT4
    generic map(
      INIT => X"FFBF"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_calculate_crc_reg1(1),
      I1 => BU2_U0_G_RX_rxgen_calculate_crc_reg1(27),
      I2 => BU2_U0_G_RX_rxgen_calculate_crc_reg1(20),
      I3 => BU2_U0_G_RX_rxgen_calculate_crc_reg1(18),
      O => BU2_U0_G_RX_rxgen_error_detection_and000711_map3560
    );
  BU2_U0_G_RX_rxgen_error_detection_and000711111 : LUT4
    generic map(
      INIT => X"FF7F"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_calculate_crc_reg1(29),
      I1 => BU2_U0_G_RX_rxgen_calculate_crc_reg1(9),
      I2 => BU2_U0_G_RX_rxgen_calculate_crc_reg1(7),
      I3 => BU2_U0_G_RX_rxgen_calculate_crc_reg1(31),
      O => BU2_U0_G_RX_rxgen_error_detection_and000711_map3552
    );
  BU2_U0_G_RX_rxgen_error_detection_and00061149 : LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_error_detection_and000611_map3543,
      I1 => BU2_U0_G_RX_rxgen_error_detection_and000611_map3540,
      I2 => BU2_N6649,
      I3 => BU2_U0_G_RX_rxgen_error_detection_and000611_map3536,
      O => BU2_U0_G_RX_rxgen_error_detection_N18
    );
  BU2_U0_G_RX_rxgen_error_detection_and00061124 : LUT3
    generic map(
      INIT => X"FB"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_calculate_crc_reg1(3),
      I1 => BU2_U0_G_RX_rxgen_calculate_crc_reg1(31),
      I2 => BU2_U0_G_RX_rxgen_calculate_crc_reg1(4),
      O => BU2_U0_G_RX_rxgen_error_detection_and000611_map3543
    );
  BU2_U0_G_RX_rxgen_error_detection_and000611191 : LUT4
    generic map(
      INIT => X"FFEF"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_calculate_crc_reg1(12),
      I1 => BU2_U0_G_RX_rxgen_calculate_crc_reg1(9),
      I2 => BU2_U0_G_RX_rxgen_calculate_crc_reg1(1),
      I3 => BU2_U0_G_RX_rxgen_calculate_crc_reg1(30),
      O => BU2_U0_G_RX_rxgen_error_detection_and000611_map3540
    );
  BU2_U0_G_RX_rxgen_error_detection_and0006111110 : LUT4
    generic map(
      INIT => X"FF7F"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_calculate_crc_reg1(5),
      I1 => BU2_U0_G_RX_rxgen_calculate_crc_reg1(14),
      I2 => BU2_U0_G_RX_rxgen_calculate_crc_reg1(10),
      I3 => BU2_U0_G_RX_rxgen_calculate_crc_reg1(13),
      O => BU2_U0_G_RX_rxgen_error_detection_and000611_map3536
    );
  BU2_U0_G_RX_rxgen_error_detection_and001813 : LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_calculate_crc_reg1(4),
      I1 => BU2_U0_G_RX_rxgen_calculate_crc_reg1(3),
      I2 => BU2_U0_G_RX_rxgen_calculate_crc_reg1(0),
      I3 => BU2_U0_G_RX_rxgen_calculate_crc_reg1(26),
      O => BU2_U0_G_RX_rxgen_error_detection_and0018_map3526
    );
  BU2_U0_G_RX_rxgen_error_detection_and00188 : LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_calculate_crc_reg1(12),
      I1 => BU2_U0_G_RX_rxgen_calculate_crc_reg1(30),
      O => BU2_U0_G_RX_rxgen_error_detection_and0018_map3523
    );
  BU2_U0_G_RX_rxgen_error_detection_and00187 : LUT4
    generic map(
      INIT => X"FFEF"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_calculate_crc_reg1(25),
      I1 => BU2_U0_G_RX_rxgen_calculate_crc_reg1(5),
      I2 => BU2_U0_G_RX_rxgen_calculate_crc_reg1(2),
      I3 => BU2_U0_G_RX_rxgen_calculate_crc_reg1(10),
      O => BU2_U0_G_RX_rxgen_error_detection_and0018_map3522
    );
  BU2_U0_G_RX_rxgen_error_detection_and000920 : LUT2
    generic map(
      INIT => X"7"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_calculate_crc_reg1(0),
      I1 => BU2_U0_G_RX_rxgen_calculate_crc_reg1(27),
      O => BU2_U0_G_RX_rxgen_error_detection_and0009_map3514
    );
  BU2_U0_G_RX_rxgen_error_detection_and000916 : LUT4
    generic map(
      INIT => X"FF7F"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_calculate_crc_reg1(18),
      I1 => BU2_U0_G_RX_rxgen_calculate_crc_reg1(6),
      I2 => BU2_U0_G_RX_rxgen_calculate_crc_reg1(29),
      I3 => BU2_U0_G_RX_rxgen_calculate_crc_reg1(25),
      O => BU2_U0_G_RX_rxgen_error_detection_and0009_map3511
    );
  BU2_U0_G_RX_rxgen_error_detection_and00094 : LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_calculate_crc_reg1(20),
      I1 => BU2_U0_G_RX_rxgen_calculate_crc_reg1(7),
      I2 => BU2_U0_G_RX_rxgen_calculate_crc_reg1(2),
      I3 => BU2_U0_G_RX_rxgen_calculate_crc_reg1(26),
      O => BU2_U0_G_RX_rxgen_error_detection_and0009_map3505
    );
  BU2_U0_G_RX_rxgen_error_detection_and000736 : LUT4
    generic map(
      INIT => X"7FFF"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_calculate_crc_reg1(3),
      I1 => BU2_U0_G_RX_rxgen_calculate_crc_reg1(0),
      I2 => BU2_U0_G_RX_rxgen_calculate_crc_reg1(26),
      I3 => BU2_U0_G_RX_rxgen_calculate_crc_reg1(25),
      O => BU2_U0_G_RX_rxgen_error_detection_and0007_map3499
    );
  BU2_U0_G_RX_rxgen_error_detection_and000715 : LUT2
    generic map(
      INIT => X"7"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_calculate_crc_reg1(5),
      I1 => BU2_U0_G_RX_rxgen_calculate_crc_reg1(4),
      O => BU2_U0_G_RX_rxgen_error_detection_and0007_map3491
    );
  BU2_U0_G_RX_rxgen_error_detection_and0007111 : LUT4
    generic map(
      INIT => X"FF7F"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_calculate_crc_reg1(12),
      I1 => BU2_U0_G_RX_rxgen_calculate_crc_reg1(30),
      I2 => BU2_U0_G_RX_rxgen_calculate_crc_reg1(10),
      I3 => BU2_U0_G_RX_rxgen_calculate_crc_reg1(2),
      O => BU2_U0_G_RX_rxgen_error_detection_and0007_map3488
    );
  BU2_U0_G_RX_rxgen_error_detection_and000620 : LUT2
    generic map(
      INIT => X"7"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_calculate_crc_reg1(26),
      I1 => BU2_U0_G_RX_rxgen_calculate_crc_reg1(25),
      O => BU2_U0_G_RX_rxgen_error_detection_and0006_map3478
    );
  BU2_U0_G_RX_rxgen_error_detection_and000616 : LUT4
    generic map(
      INIT => X"FF7F"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_calculate_crc_reg1(20),
      I1 => BU2_U0_G_RX_rxgen_calculate_crc_reg1(7),
      I2 => BU2_U0_G_RX_rxgen_calculate_crc_reg1(2),
      I3 => BU2_U0_G_RX_rxgen_calculate_crc_reg1(27),
      O => BU2_U0_G_RX_rxgen_error_detection_and0006_map3475
    );
  BU2_U0_G_RX_rxgen_error_detection_and00064 : LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_calculate_crc_reg1(18),
      I1 => BU2_U0_G_RX_rxgen_calculate_crc_reg1(6),
      I2 => BU2_U0_G_RX_rxgen_calculate_crc_reg1(29),
      I3 => BU2_U0_G_RX_rxgen_calculate_crc_reg1(0),
      O => BU2_U0_G_RX_rxgen_error_detection_and0006_map3469
    );
  BU2_U0_G_RX_rxgen_error_detection_and000611128 : LUT4
    generic map(
      INIT => X"FF7F"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_calculate_crc_reg1(22),
      I1 => BU2_U0_G_RX_rxgen_calculate_crc_reg1(21),
      I2 => BU2_U0_G_RX_rxgen_calculate_crc_reg1(19),
      I3 => BU2_U0_G_RX_rxgen_calculate_crc_reg1(11),
      O => BU2_U0_G_RX_rxgen_error_detection_and0006111_map3446
    );
  BU2_U0_G_RX_rxgen_error_detection_and000611116 : LUT3
    generic map(
      INIT => X"FB"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_calculate_crc_reg1(8),
      I1 => BU2_U0_G_RX_rxgen_calculate_crc_reg1(17),
      I2 => BU2_U0_G_RX_rxgen_calculate_crc_reg1(24),
      O => BU2_U0_G_RX_rxgen_error_detection_and0006111_map3440
    );
  BU2_U0_G_RX_rxgen_error_detection_and000611111 : LUT4
    generic map(
      INIT => X"FF7F"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_calculate_crc_reg1(23),
      I1 => BU2_U0_G_RX_rxgen_calculate_crc_reg1(16),
      I2 => BU2_U0_G_RX_rxgen_calculate_crc_reg1(28),
      I3 => BU2_U0_G_RX_rxgen_calculate_crc_reg1(15),
      O => BU2_U0_G_RX_rxgen_error_detection_and0006111_map3437
    );
  BU2_U0_G_TX_txgen_mux0002_3_101 : LUT4
    generic map(
      INIT => X"F080"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_mux0002_3_map3413,
      I1 => BU2_U0_G_TX_txgen_mux0002_3_map3414,
      I2 => BU2_U0_G_TX_txgen_mux0002_3_map3430,
      I3 => BU2_U0_G_TX_txgen_mux0002_3_map3426,
      O => BU2_U0_G_TX_txgen_mux0002(3)
    );
  BU2_U0_G_TX_txgen_mux0002_3_98 : LUT3
    generic map(
      INIT => X"20"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_tx_data_avail(0),
      I1 => BU2_U0_G_TX_txgen_testgenframe_tx_data_avail(7),
      I2 => BU2_U0_G_TX_txgen_bc_state_353,
      O => BU2_U0_G_TX_txgen_mux0002_3_map3430
    );
  BU2_U0_G_TX_txgen_mux0002_3_41 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_tx_data_avail(1),
      I1 => BU2_U0_G_TX_txgen_testgenframe_tx_data_avail(2),
      O => BU2_U0_G_TX_txgen_mux0002_3_map3414
    );
  BU2_U0_G_TX_txgen_mux0002_3_40 : LUT4
    generic map(
      INIT => X"9001"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_tx_data_avail(5),
      I1 => BU2_U0_G_TX_txgen_testgenframe_tx_data_avail(6),
      I2 => BU2_U0_G_TX_txgen_testgenframe_tx_data_avail(3),
      I3 => BU2_U0_G_TX_txgen_testgenframe_tx_data_avail(4),
      O => BU2_U0_G_TX_txgen_mux0002_3_map3413
    );
  BU2_U0_G_RX_rxgen_address_decoding_and000329 : LUT4
    generic map(
      INIT => X"F080"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_address_decoding_N01,
      I1 => BU2_U0_G_RX_rxgen_address_decoding_and0003_map3393,
      I2 => BU2_U0_G_RX_rxgen_address_decoding_and0003_map3397,
      I3 => BU2_U0_G_RX_rxgen_address_decoding_frame_is_vlan_222,
      O => BU2_U0_G_RX_rxgen_address_decoding_and0003
    );
  BU2_U0_G_RX_rxgen_address_decoding_and000326 : LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_vlan_enable_held_236,
      I1 => BU2_U0_G_RX_rxgen_decode_terminate_flag_212,
      O => BU2_U0_G_RX_rxgen_address_decoding_and0003_map3397
    );
  BU2_U0_G_RX_rxgen_address_decoding_and000310 : LUT4
    generic map(
      INIT => X"0008"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_decode_length(8),
      I1 => BU2_U0_G_RX_rxgen_frame_start_reg2_233,
      I2 => BU2_U0_G_RX_rxgen_decode_length(11),
      I3 => BU2_U0_G_RX_rxgen_decode_length(3),
      O => BU2_U0_G_RX_rxgen_address_decoding_and0003_map3393
    );
  BU2_U0_G_RX_rxgen_decode_or001431 : LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_decode_full_bytes_valid(6),
      I1 => BU2_U0_G_RX_rxgen_decode_full_bytes_valid(5),
      I2 => BU2_U0_G_RX_rxgen_decode_full_bytes_valid(3),
      I3 => BU2_U0_G_RX_rxgen_decode_full_bytes_valid(4),
      O => BU2_U0_G_RX_rxgen_decode_N62
    );
  BU2_U0_G_TX_txgen_testgenio_or00091 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenio_reg_d_a(7),
      I1 => BU2_U0_G_TX_txgen_testgenio_tx_state_FFd3_269,
      I2 => BU2_U0_G_TX_txgen_testgenio_last_d_a(7),
      I3 => BU2_U0_G_TX_txgen_testgenio_N0,
      O => BU2_U0_G_TX_txgen_testgenio_or0009
    );
  BU2_U0_G_TX_txgen_testgenio_or00081 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenio_reg_d_a(6),
      I1 => BU2_U0_G_TX_txgen_testgenio_tx_state_FFd3_269,
      I2 => BU2_U0_G_TX_txgen_testgenio_last_d_a(6),
      I3 => BU2_U0_G_TX_txgen_testgenio_N0,
      O => BU2_U0_G_TX_txgen_testgenio_or0008
    );
  BU2_U0_G_TX_txgen_testgenio_or00071 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenio_reg_d_a(5),
      I1 => BU2_U0_G_TX_txgen_testgenio_tx_state_FFd3_269,
      I2 => BU2_U0_G_TX_txgen_testgenio_last_d_a(5),
      I3 => BU2_U0_G_TX_txgen_testgenio_N0,
      O => BU2_U0_G_TX_txgen_testgenio_or0007
    );
  BU2_U0_G_TX_txgen_testgenio_or00061 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenio_reg_d_a(4),
      I1 => BU2_U0_G_TX_txgen_testgenio_tx_state_FFd3_269,
      I2 => BU2_U0_G_TX_txgen_testgenio_last_d_a(4),
      I3 => BU2_U0_G_TX_txgen_testgenio_N0,
      O => BU2_U0_G_TX_txgen_testgenio_or0006
    );
  BU2_U0_G_TX_txgen_testgenio_or00051 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenio_reg_d_a(3),
      I1 => BU2_U0_G_TX_txgen_testgenio_tx_state_FFd3_269,
      I2 => BU2_U0_G_TX_txgen_testgenio_last_d_a(3),
      I3 => BU2_U0_G_TX_txgen_testgenio_N0,
      O => BU2_U0_G_TX_txgen_testgenio_or0005
    );
  BU2_U0_G_TX_txgen_testgenio_or00041 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenio_reg_d_a(2),
      I1 => BU2_U0_G_TX_txgen_testgenio_tx_state_FFd3_269,
      I2 => BU2_U0_G_TX_txgen_testgenio_last_d_a(2),
      I3 => BU2_U0_G_TX_txgen_testgenio_N0,
      O => BU2_U0_G_TX_txgen_testgenio_or0004
    );
  BU2_U0_G_TX_txgen_testgenio_or00031 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenio_reg_d_a(1),
      I1 => BU2_U0_G_TX_txgen_testgenio_tx_state_FFd3_269,
      I2 => BU2_U0_G_TX_txgen_testgenio_last_d_a(1),
      I3 => BU2_U0_G_TX_txgen_testgenio_N0,
      O => BU2_U0_G_TX_txgen_testgenio_or0003
    );
  BU2_U0_G_TX_txgen_testgenio_or00022 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenio_reg_d_a(0),
      I1 => BU2_U0_G_TX_txgen_testgenio_tx_state_FFd3_269,
      I2 => BU2_U0_G_TX_txgen_testgenio_last_d_a(0),
      I3 => BU2_U0_G_TX_txgen_testgenio_N0,
      O => BU2_U0_G_TX_txgen_testgenio_or0002
    );
  BU2_U0_rsgen_G_RX_detect_link_fail_mux00341 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => BU2_U0_rsgen_G_RX_detect_link_fail_or0002,
      I1 => BU2_U0_rsgen_G_RX_detect_link_fail_last_seq_type(0),
      O => BU2_U0_rsgen_G_RX_detect_link_fail_mux0034
    );
  BU2_U0_rsgen_G_RX_detect_link_fail_mux00251 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => BU2_U0_rsgen_G_RX_detect_link_fail_or0002,
      I1 => BU2_U0_rsgen_G_RX_detect_link_fail_last_seq_type(1),
      O => BU2_U0_rsgen_G_RX_detect_link_fail_mux0025
    );
  BU2_U0_G_RX_rxgen_decode_mux011638 : LUT3
    generic map(
      INIT => X"F8"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_decode_Mcompar_cmp_eq0027_cy(6),
      I1 => BU2_U0_G_RX_rxgen_decode_mux0116_map3386,
      I2 => BU2_U0_G_RX_rxgen_decode_mux0116_map3381,
      O => BU2_U0_G_RX_rxgen_decode_mux0116
    );
  BU2_U0_G_RX_rxgen_decode_mux011631 : LUT3
    generic map(
      INIT => X"01"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_decode_length(2),
      I1 => BU2_U0_G_RX_rxgen_frame_start_reg1_235,
      I2 => BU2_U0_G_RX_rxgen_decode_length(1),
      O => BU2_U0_G_RX_rxgen_decode_mux0116_map3386
    );
  BU2_U0_G_RX_rxgen_decode_mux01169 : LUT3
    generic map(
      INIT => X"FB"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_decode_length(2),
      I1 => BU2_U0_G_RX_rxgen_frame_start_reg1_235,
      I2 => BU2_U0_G_RX_rxgen_decode_length(1),
      O => BU2_U0_G_RX_rxgen_decode_mux0116_map3379
    );
  BU2_U0_G_RX_rxgen_decode_mux01162 : LUT3
    generic map(
      INIT => X"C8"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_decode_length(1),
      I1 => BU2_U0_G_RX_rxgen_decode_length_match_200,
      I2 => BU2_U0_G_RX_rxgen_decode_length(2),
      O => BU2_U0_G_RX_rxgen_decode_mux0116_map3375
    );
  BU2_U0_G_RX_rxgen_decode_and00031 : LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_decode_Mcompar_cmp_eq0027_cy(6),
      I1 => BU2_U0_G_RX_rxgen_frame_start_reg1_235,
      O => BU2_U0_G_RX_rxgen_decode_and0003
    );
  BU2_U0_G_RX_rxgen_error_detection_and000868 : LUT3
    generic map(
      INIT => X"C8"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_error_detection_and000211_wg_cy(4),
      I1 => BU2_U0_G_RX_rxgen_error_detection_terminate_reg5(6),
      I2 => BU2_U0_G_RX_rxgen_error_detection_and0008_map3371,
      O => BU2_U0_G_RX_rxgen_error_detection_and0008
    );
  BU2_U0_G_RX_rxgen_error_detection_and000843 : LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_error_detection_and0008_map3356,
      I1 => BU2_U0_G_RX_rxgen_error_detection_and0008_map3362,
      I2 => BU2_U0_G_RX_rxgen_error_detection_and0008_map3366,
      I3 => BU2_U0_G_RX_rxgen_error_detection_and0008_map3369,
      O => BU2_U0_G_RX_rxgen_error_detection_and0008_map3371
    );
  BU2_U0_G_RX_rxgen_error_detection_and000834 : LUT2
    generic map(
      INIT => X"7"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_calculate_crc_reg1(3),
      I1 => BU2_U0_G_RX_rxgen_calculate_crc_reg1(0),
      O => BU2_U0_G_RX_rxgen_error_detection_and0008_map3369
    );
  BU2_U0_G_RX_rxgen_error_detection_and000830 : LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_calculate_crc_reg1(4),
      I1 => BU2_U0_G_RX_rxgen_calculate_crc_reg1(29),
      I2 => BU2_U0_G_RX_rxgen_calculate_crc_reg1(1),
      I3 => BU2_U0_G_RX_rxgen_calculate_crc_reg1(28),
      O => BU2_U0_G_RX_rxgen_error_detection_and0008_map3366
    );
  BU2_U0_G_RX_rxgen_error_detection_and000816 : LUT4
    generic map(
      INIT => X"FF7F"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_calculate_crc_reg1(31),
      I1 => BU2_U0_G_RX_rxgen_calculate_crc_reg1(30),
      I2 => BU2_U0_G_RX_rxgen_calculate_crc_reg1(9),
      I3 => BU2_U0_G_RX_rxgen_calculate_crc_reg1(25),
      O => BU2_U0_G_RX_rxgen_error_detection_and0008_map3362
    );
  BU2_U0_G_RX_rxgen_error_detection_and00084 : LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_calculate_crc_reg1(19),
      I1 => BU2_U0_G_RX_rxgen_calculate_crc_reg1(15),
      I2 => BU2_U0_G_RX_rxgen_calculate_crc_reg1(13),
      I3 => BU2_U0_G_RX_rxgen_calculate_crc_reg1(6),
      O => BU2_U0_G_RX_rxgen_error_detection_and0008_map3356
    );
  BU2_U0_G_RX_rxgen_error_detection_and000569 : LUT3
    generic map(
      INIT => X"C8"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_error_detection_and000411_wg_cy(4),
      I1 => BU2_U0_G_RX_rxgen_error_detection_terminate_reg5(3),
      I2 => BU2_U0_G_RX_rxgen_error_detection_and0005_map3351,
      O => BU2_U0_G_RX_rxgen_error_detection_and0005
    );
  BU2_U0_G_RX_rxgen_error_detection_and000544 : LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_error_detection_and0005_map3335,
      I1 => BU2_U0_G_RX_rxgen_error_detection_and0005_map3342,
      I2 => BU2_U0_G_RX_rxgen_error_detection_and0005_map3346,
      I3 => BU2_U0_G_RX_rxgen_error_detection_and0005_map3349,
      O => BU2_U0_G_RX_rxgen_error_detection_and0005_map3351
    );
  BU2_U0_G_RX_rxgen_error_detection_and000535 : LUT2
    generic map(
      INIT => X"7"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_calculate_crc_reg1(28),
      I1 => BU2_U0_G_RX_rxgen_calculate_crc_reg1(24),
      O => BU2_U0_G_RX_rxgen_error_detection_and0005_map3349
    );
  BU2_U0_G_RX_rxgen_error_detection_and000531 : LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_calculate_crc_reg1(8),
      I1 => BU2_U0_G_RX_rxgen_calculate_crc_reg1(7),
      I2 => BU2_U0_G_RX_rxgen_calculate_crc_reg1(27),
      I3 => BU2_U0_G_RX_rxgen_calculate_crc_reg1(25),
      O => BU2_U0_G_RX_rxgen_error_detection_and0005_map3346
    );
  BU2_U0_G_RX_rxgen_error_detection_and000517 : LUT4
    generic map(
      INIT => X"7FFF"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_calculate_crc_reg1(21),
      I1 => BU2_U0_G_RX_rxgen_calculate_crc_reg1(19),
      I2 => BU2_U0_G_RX_rxgen_calculate_crc_reg1(15),
      I3 => BU2_U0_G_RX_rxgen_calculate_crc_reg1(5),
      O => BU2_U0_G_RX_rxgen_error_detection_and0005_map3342
    );
  BU2_U0_G_RX_rxgen_error_detection_and00054 : LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_calculate_crc_reg1(20),
      I1 => BU2_U0_G_RX_rxgen_calculate_crc_reg1(18),
      I2 => BU2_U0_G_RX_rxgen_calculate_crc_reg1(17),
      I3 => BU2_U0_G_RX_rxgen_calculate_crc_reg1(14),
      O => BU2_U0_G_RX_rxgen_error_detection_and0005_map3335
    );
  BU2_U0_G_RX_rxgen_error_detection_and000473 : LUT3
    generic map(
      INIT => X"C8"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_error_detection_and000411_wg_cy(4),
      I1 => BU2_U0_G_RX_rxgen_error_detection_terminate_reg5(2),
      I2 => BU2_U0_G_RX_rxgen_error_detection_and0004_map3330,
      O => BU2_U0_G_RX_rxgen_error_detection_and0004
    );
  BU2_U0_G_RX_rxgen_error_detection_and000449 : LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_error_detection_and0004_map3312,
      I1 => BU2_U0_G_RX_rxgen_error_detection_and0004_map3315,
      I2 => BU2_U0_G_RX_rxgen_error_detection_and0004_map3321,
      I3 => BU2_U0_G_RX_rxgen_error_detection_and0004_map3328,
      O => BU2_U0_G_RX_rxgen_error_detection_and0004_map3330
    );
  BU2_U0_G_RX_rxgen_error_detection_and000436 : LUT4
    generic map(
      INIT => X"7FFF"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_calculate_crc_reg1(8),
      I1 => BU2_U0_G_RX_rxgen_calculate_crc_reg1(7),
      I2 => BU2_U0_G_RX_rxgen_calculate_crc_reg1(20),
      I3 => BU2_U0_G_RX_rxgen_calculate_crc_reg1(18),
      O => BU2_U0_G_RX_rxgen_error_detection_and0004_map3328
    );
  BU2_U0_G_RX_rxgen_error_detection_and000423 : LUT4
    generic map(
      INIT => X"FFBF"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_calculate_crc_reg1(28),
      I1 => BU2_U0_G_RX_rxgen_calculate_crc_reg1(27),
      I2 => BU2_U0_G_RX_rxgen_calculate_crc_reg1(25),
      I3 => BU2_U0_G_RX_rxgen_calculate_crc_reg1(24),
      O => BU2_U0_G_RX_rxgen_error_detection_and0004_map3321
    );
  BU2_U0_G_RX_rxgen_error_detection_and00048 : LUT2
    generic map(
      INIT => X"7"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_calculate_crc_reg1(17),
      I1 => BU2_U0_G_RX_rxgen_calculate_crc_reg1(14),
      O => BU2_U0_G_RX_rxgen_error_detection_and0004_map3315
    );
  BU2_U0_G_RX_rxgen_error_detection_and00044 : LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_calculate_crc_reg1(21),
      I1 => BU2_U0_G_RX_rxgen_calculate_crc_reg1(19),
      I2 => BU2_U0_G_RX_rxgen_calculate_crc_reg1(15),
      I3 => BU2_U0_G_RX_rxgen_calculate_crc_reg1(5),
      O => BU2_U0_G_RX_rxgen_error_detection_and0004_map3312
    );
  BU2_U0_G_RX_rxgen_error_detection_and000279 : LUT3
    generic map(
      INIT => X"C8"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_error_detection_and000211_wg_cy(4),
      I1 => BU2_U0_G_RX_rxgen_error_detection_terminate_reg5(1),
      I2 => BU2_U0_G_RX_rxgen_error_detection_and0002_map3307,
      O => BU2_U0_G_RX_rxgen_error_detection_and0002
    );
  BU2_U0_G_RX_rxgen_error_detection_and000253 : LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_error_detection_and0002_map3288,
      I1 => BU2_U0_G_RX_rxgen_error_detection_and0002_map3291,
      I2 => BU2_U0_G_RX_rxgen_error_detection_and0002_map3298,
      I3 => BU2_U0_G_RX_rxgen_error_detection_and0002_map3305,
      O => BU2_U0_G_RX_rxgen_error_detection_and0002_map3307
    );
  BU2_U0_G_RX_rxgen_error_detection_and000239 : LUT4
    generic map(
      INIT => X"7FFF"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_calculate_crc_reg1(29),
      I1 => BU2_U0_G_RX_rxgen_calculate_crc_reg1(1),
      I2 => BU2_U0_G_RX_rxgen_calculate_crc_reg1(15),
      I3 => BU2_U0_G_RX_rxgen_calculate_crc_reg1(13),
      O => BU2_U0_G_RX_rxgen_error_detection_and0002_map3305
    );
  BU2_U0_G_RX_rxgen_error_detection_and000226 : LUT4
    generic map(
      INIT => X"FF7F"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_calculate_crc_reg1(19),
      I1 => BU2_U0_G_RX_rxgen_calculate_crc_reg1(28),
      I2 => BU2_U0_G_RX_rxgen_calculate_crc_reg1(25),
      I3 => BU2_U0_G_RX_rxgen_calculate_crc_reg1(0),
      O => BU2_U0_G_RX_rxgen_error_detection_and0002_map3298
    );
  BU2_U0_G_RX_rxgen_error_detection_and00028 : LUT2
    generic map(
      INIT => X"7"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_calculate_crc_reg1(6),
      I1 => BU2_U0_G_RX_rxgen_calculate_crc_reg1(4),
      O => BU2_U0_G_RX_rxgen_error_detection_and0002_map3291
    );
  BU2_U0_G_RX_rxgen_error_detection_and00024 : LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_calculate_crc_reg1(31),
      I1 => BU2_U0_G_RX_rxgen_calculate_crc_reg1(30),
      I2 => BU2_U0_G_RX_rxgen_calculate_crc_reg1(9),
      I3 => BU2_U0_G_RX_rxgen_calculate_crc_reg1(3),
      O => BU2_U0_G_RX_rxgen_error_detection_and0002_map3288
    );
  BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_rx_cmp_eq000175 : LUT4
    generic map(
      INIT => X"8000"
    )
    port map (
      I0 => BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_rx_cmp_eq0001_map3261,
      I1 => BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_rx_cmp_eq0001_map3268,
      I2 => BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_rx_cmp_eq0001_map3276,
      I3 => BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_rx_cmp_eq0001_map3283,
      O => BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_rx_cmp_eq0001
    );
  BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_rx_cmp_eq000161 : LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_data(52),
      I1 => BU2_U0_G_RX_rxgen_data(53),
      I2 => BU2_U0_G_RX_rxgen_data(54),
      I3 => BU2_U0_G_RX_rxgen_data(55),
      O => BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_rx_cmp_eq0001_map3283
    );
  BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_rx_cmp_eq000148 : LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_data(48),
      I1 => BU2_U0_G_RX_rxgen_data(49),
      I2 => BU2_U0_G_RX_rxgen_data(50),
      I3 => BU2_U0_G_RX_rxgen_data(51),
      O => BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_rx_cmp_eq0001_map3276
    );
  BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_rx_cmp_eq000124 : LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_data(60),
      I1 => BU2_U0_G_RX_rxgen_data(61),
      I2 => BU2_U0_G_RX_rxgen_data(62),
      I3 => BU2_U0_G_RX_rxgen_data(63),
      O => BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_rx_cmp_eq0001_map3268
    );
  BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_rx_cmp_eq000111 : LUT4
    generic map(
      INIT => X"0004"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_data(57),
      I1 => BU2_U0_G_RX_rxgen_data(56),
      I2 => BU2_U0_G_RX_rxgen_data(58),
      I3 => BU2_U0_G_RX_rxgen_data(59),
      O => BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_rx_cmp_eq0001_map3261
    );
  BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_pause_tx_pause_control_i_cmp_eq000176 : LUT4
    generic map(
      INIT => X"8000"
    )
    port map (
      I0 => BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_pause_tx_pause_control_i_cmp_eq0001_map3231,
      I1 => BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_pause_tx_pause_control_i_cmp_eq0001_map3238,
      I2 => BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_pause_tx_pause_control_i_cmp_eq0001_map3246,
      I3 => BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_pause_tx_pause_control_i_cmp_eq0001_map3253,
      O => BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_pause_tx_pause_control_i_cmp_eq0001
    );
  BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_pause_tx_pause_control_i_cmp_eq000162 : LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      I0 => BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_pause_tx_pause_control_i_pause_count(12),
      I1 => BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_pause_tx_pause_control_i_pause_count(13),
      I2 => BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_pause_tx_pause_control_i_pause_count(14),
      I3 => BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_pause_tx_pause_control_i_pause_count(15),
      O => BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_pause_tx_pause_control_i_cmp_eq0001_map3253
    );
  BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_pause_tx_pause_control_i_cmp_eq000149 : LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      I0 => BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_pause_tx_pause_control_i_pause_count(8),
      I1 => BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_pause_tx_pause_control_i_pause_count(9),
      I2 => BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_pause_tx_pause_control_i_pause_count(10),
      I3 => BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_pause_tx_pause_control_i_pause_count(11),
      O => BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_pause_tx_pause_control_i_cmp_eq0001_map3246
    );
  BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_pause_tx_pause_control_i_cmp_eq000125 : LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      I0 => BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_pause_tx_pause_control_i_pause_count(4),
      I1 => BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_pause_tx_pause_control_i_pause_count(5),
      I2 => BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_pause_tx_pause_control_i_pause_count(6),
      I3 => BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_pause_tx_pause_control_i_pause_count(7),
      O => BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_pause_tx_pause_control_i_cmp_eq0001_map3238
    );
  BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_pause_tx_pause_control_i_cmp_eq000112 : LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      I0 => BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_pause_tx_pause_control_i_pause_count(0),
      I1 => BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_pause_tx_pause_control_i_pause_count(1),
      I2 => BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_pause_tx_pause_control_i_pause_count(2),
      I3 => BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_pause_tx_pause_control_i_pause_count(3),
      O => BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_pause_tx_pause_control_i_cmp_eq0001_map3231
    );
  BU2_U0_G_RX_rxgen_synchronise_and00024 : LUT4
    generic map(
      INIT => X"8000"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_synchronise_rxd_reg1(4),
      I1 => BU2_U0_G_RX_rxgen_synchronise_rxc_reg1(0),
      I2 => BU2_U0_G_RX_rxgen_synchronise_rxd_reg1(0),
      I3 => BU2_U0_G_RX_rxgen_synchronise_rxd_reg1(7),
      O => BU2_U0_G_RX_rxgen_synchronise_and0002_map3208
    );
  BU2_U0_G_TX_txgen_testgenio_and001431 : LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenio_countb(5),
      I1 => BU2_U0_G_TX_txgen_testgenio_countb(6),
      I2 => BU2_U0_G_TX_txgen_testgenio_countb(7),
      I3 => BU2_U0_G_TX_txgen_testgenio_countb(1),
      O => BU2_U0_G_TX_txgen_testgenio_and0014_map3204
    );
  BU2_U0_G_TX_txgen_testgenio_and001411 : LUT2
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenio_countb(3),
      I1 => BU2_U0_G_TX_txgen_testgenio_countb(4),
      O => BU2_U0_G_TX_txgen_testgenio_and0014_map3196
    );
  BU2_U0_G_RX_rxgen_synchronise_not00021 : LUT4
    generic map(
      INIT => X"0080"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_synchronise_rxd_reg1(33),
      I1 => BU2_U0_G_RX_rxgen_synchronise_rxd_reg1(32),
      I2 => BU2_U0_G_RX_rxgen_synchronise_rxd_reg1(38),
      I3 => BU2_N3927,
      O => BU2_U0_G_RX_rxgen_synchronise_N01
    );
  BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_rx_not00071 : LUT4
    generic map(
      INIT => X"AABA"
    )
    port map (
      I0 => BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_rx_or0000,
      I1 => BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_rx_cmp_eq0001,
      I2 => BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_rx_data_count(0),
      I3 => BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_rx_data_count(1),
      O => BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_rx_not0007
    );
  BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_rx_not00051 : LUT4
    generic map(
      INIT => X"FF20"
    )
    port map (
      I0 => BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_rx_data_count(0),
      I1 => BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_rx_data_count(1),
      I2 => BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_rx_cmp_eq0001,
      I3 => BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_rx_or0000,
      O => BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_rx_not0005
    );
  BU2_U0_G_TX_txgen_testgenio_not00261 : LUT4
    generic map(
      INIT => X"FF5D"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_tx_en_reg_358,
      I1 => BU2_U0_start_reg,
      I2 => BU2_U0_int_tx_data_avail(0),
      I3 => BU2_U0_G_TX_txgen_testgenio_first_tx_cycle_325,
      O => BU2_U0_G_TX_txgen_testgenio_not0026
    );
  BU2_U0_G_TX_txgen_testgenio_not00211 : LUT3
    generic map(
      INIT => X"F2"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenio_state1,
      I1 => BU2_U0_G_TX_txgen_testgenio_start_reg_341,
      I2 => BU2_U0_G_TX_txgen_testgenio_state4,
      O => BU2_U0_G_TX_txgen_testgenio_not0021
    );
  BU2_U0_G_TX_txgen_testgenio_not00281 : LUT3
    generic map(
      INIT => X"FB"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenio_max_pkt_len_reached_311,
      I1 => BU2_U0_int_tx_data_avail(7),
      I2 => BU2_U0_G_TX_txgen_testgenio_reg_reg_data_ack_316,
      O => BU2_U0_G_TX_txgen_testgenio_not0028
    );
  BU2_U0_G_RX_rxgen_decode_and0015136 : LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_decode_and0015_map3150,
      I1 => BU2_U0_G_RX_rxgen_decode_and0015_map3161,
      I2 => BU2_U0_G_RX_rxgen_decode_and0015_map3173,
      I3 => BU2_U0_G_RX_rxgen_decode_and0015_map3184,
      O => BU2_U0_G_RX_rxgen_decode_and0015_map3186
    );
  BU2_U0_G_RX_rxgen_decode_and0015120 : LUT4
    generic map(
      INIT => X"6FF6"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_decode_rx_errors_stage1(3),
      I1 => BU2_U0_G_RX_rxgen_rxc_sync_reg1(3),
      I2 => BU2_U0_G_RX_rxgen_decode_rx_errors_stage1(2),
      I3 => BU2_U0_G_RX_rxgen_rxc_sync_reg1(2),
      O => BU2_U0_G_RX_rxgen_decode_and0015_map3184
    );
  BU2_U0_G_RX_rxgen_decode_and001593 : LUT4
    generic map(
      INIT => X"6FF6"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_decode_rx_errors_stage1(1),
      I1 => BU2_U0_G_RX_rxgen_rxc_sync_reg1(1),
      I2 => BU2_U0_G_RX_rxgen_decode_rx_errors_stage1(0),
      I3 => BU2_U0_G_RX_rxgen_rxc_sync_reg1(0),
      O => BU2_U0_G_RX_rxgen_decode_and0015_map3173
    );
  BU2_U0_G_RX_rxgen_decode_and001553 : LUT4
    generic map(
      INIT => X"6FF6"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_rxc_sync_reg1(6),
      I1 => BU2_U0_G_RX_rxgen_decode_rx_errors_stage1(6),
      I2 => BU2_U0_G_RX_rxgen_rxc_sync_reg1(7),
      I3 => BU2_U0_G_RX_rxgen_decode_rx_errors_stage1(7),
      O => BU2_U0_G_RX_rxgen_decode_and0015_map3161
    );
  BU2_U0_G_RX_rxgen_decode_and001526 : LUT4
    generic map(
      INIT => X"6FF6"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_rxc_sync_reg1(4),
      I1 => BU2_U0_G_RX_rxgen_decode_rx_errors_stage1(4),
      I2 => BU2_U0_G_RX_rxgen_rxc_sync_reg1(5),
      I3 => BU2_U0_G_RX_rxgen_decode_rx_errors_stage1(5),
      O => BU2_U0_G_RX_rxgen_decode_and0015_map3150
    );
  BU2_U0_G_TX_txgen_testgenio_vlan_on144 : LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenio_len(10),
      I1 => BU2_U0_G_TX_txgen_testgenio_len(9),
      I2 => BU2_U0_G_TX_txgen_testgenio_len(6),
      I3 => BU2_U0_G_TX_txgen_testgenio_len(5),
      O => BU2_U0_G_TX_txgen_testgenio_vlan_on1_map3137
    );
  BU2_U0_G_TX_txgen_testgenio_vlan_on131 : LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenio_len(14),
      I1 => BU2_U0_G_TX_txgen_testgenio_len(1),
      I2 => BU2_U0_G_TX_txgen_testgenio_len(13),
      I3 => BU2_U0_G_TX_txgen_testgenio_len(12),
      O => BU2_U0_G_TX_txgen_testgenio_vlan_on1_map3130
    );
  BU2_U0_G_RX_rxgen_error_detection_mux003457 : LUT4
    generic map(
      INIT => X"FFC8"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_error_detection_mux0034_map3104,
      I1 => BU2_U0_G_RX_rxgen_error_detection_mux0028_map3033,
      I2 => BU2_U0_G_RX_rxgen_error_detection_mux0034_map3110,
      I3 => BU2_U0_G_RX_rxgen_error_detection_N29,
      O => BU2_U0_G_RX_rxgen_error_detection_mux0034
    );
  BU2_U0_G_RX_rxgen_error_detection_mux003410 : LUT4
    generic map(
      INIT => X"FFBF"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_rxd_sync_reg1(55),
      I1 => BU2_U0_G_RX_rxgen_rxd_sync_reg1(54),
      I2 => BU2_U0_G_RX_rxgen_rxd_sync_reg1(48),
      I3 => BU2_U0_G_RX_rxgen_rxd_sync_reg1(49),
      O => BU2_U0_G_RX_rxgen_error_detection_mux0034_map3104
    );
  BU2_U0_G_RX_rxgen_error_detection_mux003357 : LUT4
    generic map(
      INIT => X"FFC8"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_error_detection_mux0033_map3088,
      I1 => BU2_U0_G_RX_rxgen_error_detection_mux0028_map3033,
      I2 => BU2_U0_G_RX_rxgen_error_detection_mux0033_map3094,
      I3 => BU2_U0_G_RX_rxgen_error_detection_N29,
      O => BU2_U0_G_RX_rxgen_error_detection_mux0033
    );
  BU2_U0_G_RX_rxgen_error_detection_mux003310 : LUT4
    generic map(
      INIT => X"FFBF"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_rxd_sync_reg1(47),
      I1 => BU2_U0_G_RX_rxgen_rxd_sync_reg1(46),
      I2 => BU2_U0_G_RX_rxgen_rxd_sync_reg1(40),
      I3 => BU2_U0_G_RX_rxgen_rxd_sync_reg1(41),
      O => BU2_U0_G_RX_rxgen_error_detection_mux0033_map3088
    );
  BU2_U0_G_RX_rxgen_error_detection_mux002957 : LUT4
    generic map(
      INIT => X"FFC8"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_error_detection_mux0029_map3072,
      I1 => BU2_U0_G_RX_rxgen_error_detection_mux0028_map3033,
      I2 => BU2_U0_G_RX_rxgen_error_detection_mux0029_map3078,
      I3 => BU2_U0_G_RX_rxgen_error_detection_N29,
      O => BU2_U0_G_RX_rxgen_error_detection_mux0029
    );
  BU2_U0_G_RX_rxgen_error_detection_mux002910 : LUT4
    generic map(
      INIT => X"FFBF"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_rxd_sync_reg1(23),
      I1 => BU2_U0_G_RX_rxgen_rxd_sync_reg1(22),
      I2 => BU2_U0_G_RX_rxgen_rxd_sync_reg1(16),
      I3 => BU2_U0_G_RX_rxgen_rxd_sync_reg1(17),
      O => BU2_U0_G_RX_rxgen_error_detection_mux0029_map3072
    );
  BU2_U0_G_RX_rxgen_error_detection_mux003057 : LUT4
    generic map(
      INIT => X"FFC8"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_error_detection_mux0030_map3056,
      I1 => BU2_U0_G_RX_rxgen_error_detection_mux0028_map3033,
      I2 => BU2_U0_G_RX_rxgen_error_detection_mux0030_map3062,
      I3 => BU2_U0_G_RX_rxgen_error_detection_N29,
      O => BU2_U0_G_RX_rxgen_error_detection_mux0030
    );
  BU2_U0_G_RX_rxgen_error_detection_mux003010 : LUT4
    generic map(
      INIT => X"FFBF"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_rxd_sync_reg1(31),
      I1 => BU2_U0_G_RX_rxgen_rxd_sync_reg1(30),
      I2 => BU2_U0_G_RX_rxgen_rxd_sync_reg1(24),
      I3 => BU2_U0_G_RX_rxgen_rxd_sync_reg1(25),
      O => BU2_U0_G_RX_rxgen_error_detection_mux0030_map3056
    );
  BU2_U0_G_RX_rxgen_error_detection_mux003157 : LUT4
    generic map(
      INIT => X"FFC8"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_error_detection_mux0031_map3040,
      I1 => BU2_U0_G_RX_rxgen_error_detection_mux0028_map3033,
      I2 => BU2_U0_G_RX_rxgen_error_detection_mux0031_map3046,
      I3 => BU2_U0_G_RX_rxgen_error_detection_N29,
      O => BU2_U0_G_RX_rxgen_error_detection_mux0031
    );
  BU2_U0_G_RX_rxgen_error_detection_mux003110 : LUT4
    generic map(
      INIT => X"FFBF"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_rxd_sync_reg1(39),
      I1 => BU2_U0_G_RX_rxgen_rxd_sync_reg1(38),
      I2 => BU2_U0_G_RX_rxgen_rxd_sync_reg1(32),
      I3 => BU2_U0_G_RX_rxgen_rxd_sync_reg1(33),
      O => BU2_U0_G_RX_rxgen_error_detection_mux0031_map3040
    );
  BU2_U0_G_RX_rxgen_error_detection_mux002857 : LUT4
    generic map(
      INIT => X"FFC8"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_error_detection_mux0028_map3024,
      I1 => BU2_U0_G_RX_rxgen_error_detection_mux0028_map3033,
      I2 => BU2_U0_G_RX_rxgen_error_detection_mux0028_map3030,
      I3 => BU2_U0_G_RX_rxgen_error_detection_N29,
      O => BU2_U0_G_RX_rxgen_error_detection_mux0028
    );
  BU2_U0_G_RX_rxgen_error_detection_mux002839 : LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_decode_start_flag_243,
      I1 => BU2_U0_G_RX_rxgen_decode_preserve_preamble_reg_188,
      O => BU2_U0_G_RX_rxgen_error_detection_mux0028_map3033
    );
  BU2_U0_G_RX_rxgen_error_detection_mux002810 : LUT4
    generic map(
      INIT => X"FFBF"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_rxd_sync_reg1(9),
      I1 => BU2_U0_G_RX_rxgen_rxd_sync_reg1(8),
      I2 => BU2_U0_G_RX_rxgen_rxd_sync_reg1(10),
      I3 => BU2_U0_G_RX_rxgen_rxd_sync_reg1(11),
      O => BU2_U0_G_RX_rxgen_error_detection_mux0028_map3024
    );
  BU2_U0_G_FLOWCONTROL_flwctrl_tx_state_count_FFd2_In49 : LUT2
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => BU2_U0_G_FLOWCONTROL_flwctrl_tx_state_count_FFd1_257,
      I1 => BU2_U0_G_FLOWCONTROL_flwctrl_tx_state_count_FFd2_256,
      O => BU2_U0_G_FLOWCONTROL_flwctrl_tx_state_count_FFd2_In_map3017
    );
  BU2_U0_G_FLOWCONTROL_flwctrl_tx_state_count_FFd2_In37 : LUT3
    generic map(
      INIT => X"28"
    )
    port map (
      I0 => BU2_U0_G_FLOWCONTROL_flwctrl_tx_pause_req_int_265,
      I1 => BU2_U0_G_FLOWCONTROL_flwctrl_tx_mux_control_state_FFd1_259,
      I2 => BU2_U0_G_FLOWCONTROL_flwctrl_tx_mux_control_state_FFd2_258,
      O => BU2_U0_G_FLOWCONTROL_flwctrl_tx_state_count_FFd2_In_map3013
    );
  BU2_U0_G_FLOWCONTROL_flwctrl_tx_state_count_FFd2_In9 : LUT4
    generic map(
      INIT => X"C040"
    )
    port map (
      I0 => BU2_U0_G_FLOWCONTROL_flwctrl_tx_data_avail_in_reg(0),
      I1 => BU2_U0_G_FLOWCONTROL_flwctrl_tx_state_count_FFd1_257,
      I2 => BU2_U0_G_FLOWCONTROL_flwctrl_tx_start_enabled,
      I3 => BU2_U0_G_FLOWCONTROL_flwctrl_tx_start_int_263,
      O => BU2_U0_G_FLOWCONTROL_flwctrl_tx_state_count_FFd2_In_map3003
    );
  BU2_U0_rsgen_G_RX_detect_link_fail_or000370 : LUT4
    generic map(
      INIT => X"F080"
    )
    port map (
      I0 => BU2_U0_rsgen_G_RX_detect_link_fail_sm_active_103,
      I1 => BU2_U0_rsgen_G_RX_detect_link_fail_or0003_map2992,
      I2 => BU2_U0_rsgen_G_RX_detect_link_fail_seq_upper_reg_99,
      I3 => BU2_U0_rsgen_G_RX_detect_link_fail_or0003_map2997,
      O => BU2_U0_rsgen_G_RX_detect_link_fail_or0003
    );
  BU2_U0_rsgen_G_RX_detect_link_fail_or000332 : LUT4
    generic map(
      INIT => X"6FF6"
    )
    port map (
      I0 => BU2_U0_rsgen_G_RX_detect_link_fail_last_seq_type(0),
      I1 => BU2_U0_rsgen_G_RX_detect_link_fail_seq_type_upper_reg(0),
      I2 => BU2_U0_rsgen_G_RX_detect_link_fail_last_seq_type(1),
      I3 => BU2_U0_rsgen_G_RX_detect_link_fail_seq_type_upper_reg(1),
      O => BU2_U0_rsgen_G_RX_detect_link_fail_or0003_map2992
    );
  BU2_U0_G_RX_rxgen_decode_and001335 : LUT4
    generic map(
      INIT => X"F080"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_decode_and0013_map2957,
      I1 => BU2_U0_G_RX_rxgen_decode_and0013_map2962,
      I2 => BU2_U0_G_RX_rxgen_decode_and0013_map2965,
      I3 => BU2_U0_G_RX_rxgen_rx_preamble_reg_244,
      O => BU2_U0_G_RX_rxgen_decode_and0013
    );
  BU2_U0_G_RX_rxgen_decode_and001332 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_enable_reg_241,
      I1 => BU2_U0_G_RX_rxgen_synchronise_start_code_found_239,
      O => BU2_U0_G_RX_rxgen_decode_and0013_map2965
    );
  BU2_U0_G_RX_rxgen_decode_and001314 : LUT3
    generic map(
      INIT => X"01"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_synchronise_rxd_out(57),
      I1 => BU2_U0_G_RX_rxgen_synchronise_rxd_out(59),
      I2 => BU2_U0_G_RX_rxgen_synchronise_rxc_out(7),
      O => BU2_U0_G_RX_rxgen_decode_and0013_map2962
    );
  BU2_U0_G_RX_rxgen_decode_and00135 : LUT3
    generic map(
      INIT => X"20"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_synchronise_rxd_out(56),
      I1 => BU2_U0_G_RX_rxgen_synchronise_rxd_out(61),
      I2 => BU2_U0_G_RX_rxgen_decode_N63,
      O => BU2_U0_G_RX_rxgen_decode_and0013_map2957
    );
  BU2_U0_G_TX_txgen_testgenio_last_bytes_1_Q : LUT4
    generic map(
      INIT => X"E040"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenio_int_data_avail(5),
      I1 => BU2_N3360,
      I2 => BU2_U0_G_TX_txgen_testgenio_and0012,
      I3 => BU2_N3361,
      O => BU2_U0_G_TX_txgen_testgenio_last_bytes(1)
    );
  BU2_U0_G_TX_txgen_testgenio_last_bytes_1_SW1 : LUT4
    generic map(
      INIT => X"8000"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenio_int_data_avail(4),
      I1 => BU2_U0_G_TX_txgen_testgenio_int_data_avail(3),
      I2 => BU2_U0_G_TX_txgen_testgenio_int_data_avail(2),
      I3 => BU2_U0_G_TX_txgen_testgenio_int_data_avail(1),
      O => BU2_N3361
    );
  BU2_U0_G_TX_txgen_testgenio_last_bytes_1_SW0 : LUT4
    generic map(
      INIT => X"0004"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenio_int_data_avail(6),
      I1 => BU2_U0_G_TX_txgen_testgenio_int_data_avail(1),
      I2 => BU2_U0_G_TX_txgen_testgenio_int_data_avail(4),
      I3 => BU2_U0_G_TX_txgen_testgenio_int_data_avail(3),
      O => BU2_N3360
    );
  BU2_U0_G_TX_txgen_testgenio_mux0146 : LUT4
    generic map(
      INIT => X"F020"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenio_min_pkt_len_past_334,
      I1 => BU2_N3356,
      I2 => BU2_U0_int_tx_data_avail(7),
      I3 => BU2_U0_G_TX_txgen_testgenio_xor0062,
      O => BU2_U0_G_TX_txgen_testgenio_mux0146_345
    );
  BU2_U0_G_TX_txgen_testgenio_mux0234 : LUT4
    generic map(
      INIT => X"F020"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenio_min_pkt_len_past_334,
      I1 => BU2_N3356,
      I2 => BU2_U0_int_tx_data_avail(6),
      I3 => BU2_U0_G_TX_txgen_testgenio_xor0062,
      O => BU2_U0_G_TX_txgen_testgenio_mux0234_318
    );
  BU2_U0_G_TX_txgen_testgenio_mux0234_SW0 : LUT4
    generic map(
      INIT => X"EA4A"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenio_max_pkt_len_reached_311,
      I1 => BU2_U0_G_TX_txgen_testgenio_reg_max_346,
      I2 => NlwRenamedSig_OI_tx_statistics_vector_19_Q,
      I3 => BU2_U0_G_TX_txgen_testgenio_int_crc_mode_300,
      O => BU2_N3356
    );
  BU2_U0_G_TX_txgen_testgenio_last_bytes_2_Q : LUT4
    generic map(
      INIT => X"8000"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenio_and0012,
      I1 => BU2_U0_G_TX_txgen_testgenio_int_data_avail(3),
      I2 => BU2_U0_G_TX_txgen_testgenio_int_data_avail(2),
      I3 => BU2_N3354,
      O => BU2_U0_G_TX_txgen_testgenio_last_bytes(2)
    );
  BU2_U0_G_TX_txgen_testgenio_last_bytes_2_SW0 : LUT4
    generic map(
      INIT => X"B010"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenio_int_data_avail(5),
      I1 => BU2_U0_G_TX_txgen_testgenio_int_data_avail(6),
      I2 => BU2_U0_G_TX_txgen_testgenio_int_data_avail(1),
      I3 => BU2_U0_G_TX_txgen_testgenio_int_data_avail(4),
      O => BU2_N3354
    );
  BU2_U0_G_TX_txgen_testgentx_byte7_5_9 : LUT4
    generic map(
      INIT => X"F020"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgentx_last_start_in_0_347,
      I1 => BU2_U0_G_TX_txgen_testgentx_enablepreamble_4_Q,
      I2 => BU2_U0_G_TX_txgen_testgentx_data_reg(61),
      I3 => BU2_U0_G_TX_txgen_testgentx_N24,
      O => BU2_U0_G_TX_txgen_testgentx_byte7_5_map2937
    );
  BU2_U0_G_TX_txgen_testgentx_byte7_3_9 : LUT4
    generic map(
      INIT => X"F020"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgentx_last_start_in_0_347,
      I1 => BU2_U0_G_TX_txgen_testgentx_enablepreamble_4_Q,
      I2 => BU2_U0_G_TX_txgen_testgentx_data_reg(59),
      I3 => BU2_U0_G_TX_txgen_testgentx_N24,
      O => BU2_U0_G_TX_txgen_testgentx_byte7_3_map2928
    );
  BU2_U0_rsgen_G_RX_detect_link_fail_mux0020_2_Q : LUT3
    generic map(
      INIT => X"41"
    )
    port map (
      I0 => BU2_U0_rsgen_G_RX_detect_link_fail_or0001,
      I1 => BU2_U0_rsgen_G_RX_detect_link_fail_seq_cnt(2),
      I2 => BU2_N3310,
      O => BU2_U0_rsgen_G_RX_detect_link_fail_mux0020(2)
    );
  BU2_U0_rsgen_G_RX_detect_link_fail_mux0020_2_SW0 : LUT4
    generic map(
      INIT => X"1777"
    )
    port map (
      I0 => BU2_U0_rsgen_G_RX_detect_link_fail_seq_cnt_inc(0),
      I1 => BU2_U0_rsgen_G_RX_detect_link_fail_seq_cnt(1),
      I2 => BU2_U0_rsgen_G_RX_detect_link_fail_seq_cnt_inc(1),
      I3 => BU2_U0_rsgen_G_RX_detect_link_fail_seq_cnt(0),
      O => BU2_N3310
    );
  BU2_U0_G_TX_txgen_testgenio_mux0212_SW1 : LUT4
    generic map(
      INIT => X"8C08"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenio_int_crc_mode_300,
      I1 => BU2_U0_G_TX_txgen_testgenio_max_pkt_len_reached_311,
      I2 => NlwRenamedSig_OI_tx_statistics_vector_19_Q,
      I3 => BU2_U0_int_tx_data_avail(6),
      O => BU2_N3306
    );
  BU2_U0_G_TX_txgen_testgenio_mux02251_SW0 : LUT4
    generic map(
      INIT => X"9DBF"
    )
    port map (
      I0 => NlwRenamedSig_OI_tx_statistics_vector_19_Q,
      I1 => BU2_U0_G_TX_txgen_testgenio_max_pkt_len_reached_311,
      I2 => BU2_U0_G_TX_txgen_testgenio_int_crc_mode_300,
      I3 => BU2_U0_G_TX_txgen_testgenio_reg_max_346,
      O => BU2_N3303
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_TX_CRC32_64_0111_xo_4_1 : LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0250,
      I1 => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(21),
      I2 => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(8),
      I3 => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(9),
      O => BU2_U0_G_TX_txgen_testgenframe_crcgen_TX_CRC32_64_0111_xo_4_Q
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_TX_CRC32_64_0142_xo_4_1 : LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0277,
      I1 => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(25),
      I2 => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(27),
      I3 => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(30),
      O => BU2_U0_G_TX_txgen_testgenframe_crcgen_TX_CRC32_64_0142_xo_4_Q
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_TX_CRC32_64_0151_xo_3_1 : LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0289,
      I1 => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(23),
      I2 => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(9),
      I3 => BU2_U0_G_TX_txgen_testgenframe_crcgen_TX_CRC32_64_0151_xo_0_Q,
      O => BU2_U0_G_TX_txgen_testgenframe_crcgen_TX_CRC32_64_0151_xo_3_Q
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_TX_CRC32_64_0137_xo_4_1 : LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0252,
      I1 => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(32),
      I2 => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(45),
      I3 => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(51),
      O => BU2_U0_G_TX_txgen_testgenframe_crcgen_TX_CRC32_64_0137_xo_4_Q
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_TX_CRC32_64_06_xo_4_1 : LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0241,
      I1 => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(12),
      I2 => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(13),
      I3 => BU2_U0_G_TX_txgen_testgenframe_crcgen_TX_CRC32_64_06_xo(3),
      O => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0041
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_TX_CRC32_64_0107_xo_5_1 : LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0428,
      I1 => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(15),
      I2 => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(30),
      I3 => BU2_U0_G_TX_txgen_testgenframe_crcgen_TX_CRC32_64_0107_xo_3_Q,
      O => BU2_U0_G_TX_txgen_testgenframe_crcgen_TX_CRC32_64_0107_xo_5_Q
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_TX_CRC32_64_0155_xo_4_1 : LUT4
    generic map(
      INIT => X"9669"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0445,
      I1 => BU2_U0_G_TX_txgen_testgenframe_crcgen_seta(6),
      I2 => BU2_U0_G_TX_txgen_testgenframe_crcgen_setb(6),
      I3 => BU2_U0_G_TX_txgen_testgenframe_crcgen_reg1(28),
      O => BU2_U0_G_TX_txgen_testgenframe_crcgen_TX_CRC32_64_0155_xo_4_Q
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_TX_CRC32_64_0186_xo_1_1 : LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0310,
      I1 => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0350,
      I2 => BU2_U0_G_TX_txgen_testgenframe_crcgen_reg1(27),
      I3 => BU2_U0_G_TX_txgen_testgenframe_crcgen_reg1(6),
      O => BU2_U0_G_TX_txgen_testgenframe_crcgen_TX_CRC32_64_0186_xo_1_Q
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_TX_CRC32_64_0184_xo_0_1 : LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0306,
      I1 => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0350,
      I2 => BU2_U0_G_TX_txgen_testgenframe_crcgen_reg1(27),
      I3 => BU2_U0_G_TX_txgen_testgenframe_crcgen_reg1(6),
      O => BU2_U0_G_TX_txgen_testgenframe_crcgen_TX_CRC32_64_0184_xo(0)
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_TX_CRC32_64_0134_xo_4_1 : LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0238,
      I1 => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(4),
      I2 => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(9),
      I3 => BU2_U0_G_TX_txgen_testgenframe_crcgen_TX_CRC32_64_0134_xo(3),
      O => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0040
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_TX_CRC32_64_0182_xo_2_1 : LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0131,
      I1 => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0132,
      I2 => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0133,
      I3 => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0134,
      O => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0000
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_TX_CRC32_64_0164_xo_5_1 : LUT4
    generic map(
      INIT => X"9669"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0443,
      I1 => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0448,
      I2 => BU2_U0_G_TX_txgen_testgenframe_crcgen_reg1(19),
      I3 => BU2_U0_G_TX_txgen_testgenframe_crcgen_setb(20),
      O => BU2_U0_G_TX_txgen_testgenframe_crcgen_TX_CRC32_64_0164_xo(5)
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_TX_CRC32_64_0163_xo_5_1 : LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0339,
      I1 => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0340,
      I2 => BU2_U0_G_TX_txgen_testgenframe_crcgen_seta(14),
      I3 => BU2_U0_G_TX_txgen_testgenframe_crcgen_setb(14),
      O => BU2_U0_G_TX_txgen_testgenframe_crcgen_TX_CRC32_64_0163_xo_5_Q
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_TX_CRC32_64_0132_xo_5_1 : LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0232,
      I1 => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(12),
      I2 => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(19),
      I3 => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(31),
      O => BU2_U0_G_TX_txgen_testgenframe_crcgen_TX_CRC32_64_0132_xo_5_Q
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_TX_CRC32_64_0136_xo_5_1 : LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(12),
      I1 => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(19),
      I2 => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(31),
      I3 => BU2_U0_G_TX_txgen_testgenframe_crcgen_TX_CRC32_64_0136_xo(3),
      O => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0043
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_TX_CRC32_64_0131_xo_5_1 : LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0158,
      I1 => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(36),
      I2 => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(41),
      I3 => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(51),
      O => BU2_U0_G_TX_txgen_testgenframe_crcgen_TX_CRC32_64_0131_xo_5_Q
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_TX_CRC32_64_0121_xo_5_1 : LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0275,
      I1 => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(36),
      I2 => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(43),
      I3 => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(50),
      O => BU2_U0_G_TX_txgen_testgenframe_crcgen_TX_CRC32_64_0121_xo_5_Q
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_TX_CRC32_64_09_xo_3_1 : LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0249,
      I1 => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0255,
      I2 => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0257,
      I3 => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0262,
      O => BU2_U0_G_TX_txgen_testgenframe_crcgen_TX_CRC32_64_09_xo(3)
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_TX_CRC32_64_06_xo_3_1 : LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0199,
      I1 => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0215,
      I2 => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0237,
      I3 => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0240,
      O => BU2_U0_G_TX_txgen_testgenframe_crcgen_TX_CRC32_64_06_xo(3)
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_TX_CRC32_64_022_xo_2_1 : LUT4
    generic map(
      INIT => X"9669"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0298,
      I1 => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0302,
      I2 => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0387,
      I3 => BU2_U0_G_TX_txgen_testgenframe_crcgen_reg2(7),
      O => BU2_U0_G_TX_txgen_testgenframe_crcgen_TX_CRC32_64_022_xo(2)
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_not01181 : LUT4
    generic map(
      INIT => X"9669"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0353,
      I1 => BU2_U0_G_TX_txgen_testgenframe_crcgen_setb(16),
      I2 => BU2_U0_G_TX_txgen_testgenframe_crcgen_TX_CRC32_64_015_xo(3),
      I3 => BU2_U0_G_TX_txgen_testgenframe_crcgen_seta(16),
      O => BU2_U0_G_TX_txgen_testgenframe_crcgen_not0118
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_TX_CRC32_64_0171_xo_3_1 : LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0350,
      I1 => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0361,
      I2 => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0368,
      I3 => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0375,
      O => BU2_U0_G_TX_txgen_testgenframe_crcgen_TX_CRC32_64_0171_xo(3)
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_TX_CRC32_64_015_xo_3_1 : LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0343,
      I1 => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0350,
      I2 => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0351,
      I3 => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0352,
      O => BU2_U0_G_TX_txgen_testgenframe_crcgen_TX_CRC32_64_015_xo(3)
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_TX_CRC32_64_0144_xo_6_1 : LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0275,
      I1 => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0425,
      I2 => BU2_U0_G_TX_txgen_testgenframe_crcgen_TX_CRC32_64_0144_xo(3),
      I3 => BU2_U0_G_TX_txgen_testgenframe_crcgen_TX_CRC32_64_0144_xo(4),
      O => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0054
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_TX_CRC32_64_0136_xo_3_1 : LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0226,
      I1 => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0246,
      I2 => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0247,
      I3 => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(6),
      O => BU2_U0_G_TX_txgen_testgenframe_crcgen_TX_CRC32_64_0136_xo(3)
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_TX_CRC32_64_0125_xo_2_1 : LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0193,
      I1 => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0203,
      I2 => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0204,
      I3 => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0205,
      O => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0027
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_TX_CRC32_64_0102_xo_2_1 : LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0132,
      I1 => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0135,
      I2 => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0138,
      I3 => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0139,
      O => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0002
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_TX_CRC32_64_08_xo_3_1 : LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0240,
      I1 => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0254,
      I2 => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(11),
      I3 => BU2_U0_G_TX_txgen_testgenframe_crcgen_TX_CRC32_64_08_xo(1),
      O => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0046
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_TX_CRC32_64_082_xo_2_1 : LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0392,
      I1 => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0447,
      I2 => BU2_U0_G_TX_txgen_testgenframe_crcgen_reg1(15),
      I3 => BU2_U0_G_TX_txgen_testgenframe_crcgen_reg1(24),
      O => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0327
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_TX_CRC32_64_07_xo_4_1 : LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0238,
      I1 => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0246,
      I2 => BU2_U0_G_TX_txgen_testgenframe_crcgen_TX_CRC32_64_07_xo(1),
      I3 => BU2_U0_G_TX_txgen_testgenframe_crcgen_TX_CRC32_64_07_xo(2),
      O => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0044
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_TX_CRC32_64_076_xo_2_1 : LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0420,
      I1 => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0433,
      I2 => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(1),
      I3 => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(22),
      O => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0291
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_TX_CRC32_64_066_xo_2_1 : LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0220,
      I1 => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(42),
      I2 => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(58),
      I3 => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(59),
      O => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0260
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_TX_CRC32_64_05_xo_5_1 : LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0198,
      I1 => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0207,
      I2 => BU2_U0_G_TX_txgen_testgenframe_crcgen_TX_CRC32_64_05_xo_1_Q,
      I3 => BU2_U0_G_TX_txgen_testgenframe_crcgen_TX_CRC32_64_05_xo_4_Q,
      O => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0034
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_TX_CRC32_64_056_xo_2_1 : LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0177,
      I1 => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(37),
      I2 => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(41),
      I3 => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(59),
      O => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0203
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_TX_CRC32_64_052_xo_2_1 : LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0274,
      I1 => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(35),
      I2 => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(49),
      I3 => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(61),
      O => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0187
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_TX_CRC32_64_04_xo_4_1 : LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0217,
      I1 => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0220,
      I2 => BU2_U0_G_TX_txgen_testgenframe_crcgen_TX_CRC32_64_04_xo_0_Q,
      I3 => BU2_U0_G_TX_txgen_testgenframe_crcgen_TX_CRC32_64_04_xo_2_Q,
      O => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0035
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_TX_CRC32_64_046_xo_2_1 : LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0133,
      I1 => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0433,
      I2 => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(21),
      I3 => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(29),
      O => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0166
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_TX_CRC32_64_02_xo_4_1 : LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0190,
      I1 => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0192,
      I2 => BU2_U0_G_TX_txgen_testgenframe_crcgen_TX_CRC32_64_02_xo(1),
      I3 => BU2_U0_G_TX_txgen_testgenframe_crcgen_TX_CRC32_64_02_xo(2),
      O => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0026
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_TX_CRC32_64_03_xo_4_1 : LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0217,
      I1 => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0218,
      I2 => BU2_U0_G_TX_txgen_testgenframe_crcgen_TX_CRC32_64_03_xo_0_Q,
      I3 => BU2_U0_G_TX_txgen_testgenframe_crcgen_TX_CRC32_64_03_xo_2_Q,
      O => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0032
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_TX_CRC32_64_01_xo_2_1 : LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0146,
      I1 => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0176,
      I2 => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0181,
      I3 => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0182,
      O => BU2_U0_G_TX_txgen_testgenframe_crcgen_TX_CRC32_64_01_xo(2)
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_not01221 : LUT4
    generic map(
      INIT => X"9669"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0355,
      I1 => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0360,
      I2 => BU2_U0_G_TX_txgen_testgenframe_crcgen_TX_CRC32_64_017_xo_0_Q,
      I3 => BU2_U0_G_TX_txgen_testgenframe_crcgen_TX_CRC32_64_017_xo_4_Q,
      O => BU2_U0_G_TX_txgen_testgenframe_crcgen_not0122
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_TX_CRC32_64_0149_xo_5_1 : LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0282,
      I1 => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0287,
      I2 => BU2_U0_G_TX_txgen_testgenframe_crcgen_TX_CRC32_64_0149_xo_1_Q,
      I3 => BU2_U0_G_TX_txgen_testgenframe_crcgen_TX_CRC32_64_0149_xo_4_Q,
      O => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0060
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_TX_CRC32_64_0146_xo_4_1 : LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0272,
      I1 => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0282,
      I2 => BU2_U0_G_TX_txgen_testgenframe_crcgen_TX_CRC32_64_0146_xo_0_Q,
      I3 => BU2_U0_G_TX_txgen_testgenframe_crcgen_TX_CRC32_64_0146_xo_2_Q,
      O => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0057
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_TX_CRC32_64_0144_xo_4_1 : LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0261,
      I1 => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0266,
      I2 => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0272,
      I3 => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0274,
      O => BU2_U0_G_TX_txgen_testgenframe_crcgen_TX_CRC32_64_0144_xo(4)
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_TX_CRC32_64_0137_xo_5_1 : LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0243,
      I1 => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0251,
      I2 => BU2_U0_G_TX_txgen_testgenframe_crcgen_TX_CRC32_64_0137_xo_0_Q,
      I3 => BU2_U0_G_TX_txgen_testgenframe_crcgen_TX_CRC32_64_0137_xo_4_Q,
      O => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0045
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_TX_CRC32_64_0135_xo_5_1 : LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0235,
      I1 => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0243,
      I2 => BU2_U0_G_TX_txgen_testgenframe_crcgen_TX_CRC32_64_0135_xo_1_Q,
      I3 => BU2_U0_G_TX_txgen_testgenframe_crcgen_TX_CRC32_64_0135_xo_4_Q,
      O => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0042
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_TX_CRC32_64_0134_xo_3_1 : LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0208,
      I1 => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0225,
      I2 => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0230,
      I3 => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0237,
      O => BU2_U0_G_TX_txgen_testgenframe_crcgen_TX_CRC32_64_0134_xo(3)
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_TX_CRC32_64_0133_xo_5_1 : LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0235,
      I1 => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0236,
      I2 => BU2_U0_G_TX_txgen_testgenframe_crcgen_TX_CRC32_64_0133_xo_0_Q,
      I3 => BU2_U0_G_TX_txgen_testgenframe_crcgen_TX_CRC32_64_0133_xo_4_Q,
      O => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0039
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_TX_CRC32_64_0131_xo_6_1 : LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0221,
      I1 => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0228,
      I2 => BU2_U0_G_TX_txgen_testgenframe_crcgen_TX_CRC32_64_0131_xo_0_Q,
      I3 => BU2_U0_G_TX_txgen_testgenframe_crcgen_TX_CRC32_64_0131_xo_5_Q,
      O => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0036
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_TX_CRC32_64_0129_xo_5_1 : LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0220,
      I1 => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0221,
      I2 => BU2_U0_G_TX_txgen_testgenframe_crcgen_TX_CRC32_64_0129_xo_0_Q,
      I3 => BU2_U0_G_TX_txgen_testgenframe_crcgen_TX_CRC32_64_0129_xo_4_Q,
      O => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0033
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_TX_CRC32_64_0121_xo_6_1 : LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0190,
      I1 => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0191,
      I2 => BU2_U0_G_TX_txgen_testgenframe_crcgen_TX_CRC32_64_0121_xo_0_Q,
      I3 => BU2_U0_G_TX_txgen_testgenframe_crcgen_TX_CRC32_64_0121_xo_5_Q,
      O => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0022
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_TX_CRC32_64_0119_xo_5_1 : LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0192,
      I1 => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(38),
      I2 => BU2_U0_G_TX_txgen_testgenframe_crcgen_TX_CRC32_64_0119_xo_0_Q,
      I3 => BU2_U0_G_TX_txgen_testgenframe_crcgen_TX_CRC32_64_0119_xo_4_Q,
      O => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0023
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_TX_CRC32_64_0107_xo_6_1 : LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0139,
      I1 => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0143,
      I2 => BU2_U0_G_TX_txgen_testgenframe_crcgen_TX_CRC32_64_0107_xo_1_Q,
      I3 => BU2_U0_G_TX_txgen_testgenframe_crcgen_TX_CRC32_64_0107_xo_5_Q,
      O => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0006
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_TX_CRC32_64_0104_xo_5_1 : LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0141,
      I1 => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0142,
      I2 => BU2_U0_G_TX_txgen_testgenframe_crcgen_TX_CRC32_64_0103_xo_1_Q,
      I3 => BU2_U0_G_TX_txgen_testgenframe_crcgen_TX_CRC32_64_0103_xo_4_Q,
      O => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0003
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_TX_CRC32_64_041_xo_2_1 : LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0168,
      I1 => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0426,
      I2 => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0427,
      I3 => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(36),
      O => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0145
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_not01271 : LUT4
    generic map(
      INIT => X"9669"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0376,
      I1 => BU2_U0_G_TX_txgen_testgenframe_crcgen_setb(30),
      I2 => BU2_U0_G_TX_txgen_testgenframe_crcgen_TX_CRC32_64_0171_xo(3),
      I3 => BU2_U0_G_TX_txgen_testgenframe_crcgen_seta(30),
      O => BU2_U0_G_TX_txgen_testgenframe_crcgen_not0127
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_TX_CRC32_64_0179_xo_2_1 : LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0290,
      I1 => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0292,
      I2 => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0420,
      I3 => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(26),
      O => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0131
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_not01141 : LUT4
    generic map(
      INIT => X"9669"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0333,
      I1 => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0335,
      I2 => BU2_U0_G_TX_txgen_testgenframe_crcgen_TX_CRC32_64_0163_xo_0_Q,
      I3 => BU2_U0_G_TX_txgen_testgenframe_crcgen_TX_CRC32_64_0163_xo_5_Q,
      O => BU2_U0_G_TX_txgen_testgenframe_crcgen_not0114
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_not01091 : LUT4
    generic map(
      INIT => X"9669"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0324,
      I1 => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0327,
      I2 => BU2_U0_G_TX_txgen_testgenframe_crcgen_TX_CRC32_64_0155_xo_0_Q,
      I3 => BU2_U0_G_TX_txgen_testgenframe_crcgen_TX_CRC32_64_0155_xo_4_Q,
      O => BU2_U0_G_TX_txgen_testgenframe_crcgen_not0109
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_TX_CRC32_64_0152_xo_3_1 : LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0276,
      I1 => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0291,
      I2 => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(18),
      I3 => BU2_U0_G_TX_txgen_testgenframe_crcgen_TX_CRC32_64_0152_xo(1),
      O => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0063
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_TX_CRC32_64_0151_xo_5_1 : LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0291,
      I1 => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(20),
      I2 => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(4),
      I3 => BU2_U0_G_TX_txgen_testgenframe_crcgen_TX_CRC32_64_0151_xo_3_Q,
      O => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0062
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_TX_CRC32_64_0148_xo_4_1 : LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0285,
      I1 => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0286,
      I2 => BU2_U0_G_TX_txgen_testgenframe_crcgen_TX_CRC32_64_0148_xo_0_Q,
      I3 => BU2_U0_G_TX_txgen_testgenframe_crcgen_TX_CRC32_64_0148_xo_2_Q,
      O => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0059
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_TX_CRC32_64_0142_xo_5_1 : LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0268,
      I1 => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0276,
      I2 => BU2_U0_G_TX_txgen_testgenframe_crcgen_TX_CRC32_64_0142_xo_0_Q,
      I3 => BU2_U0_G_TX_txgen_testgenframe_crcgen_TX_CRC32_64_0142_xo_4_Q,
      O => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0055
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_TX_CRC32_64_0141_xo_4_1 : LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0260,
      I1 => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0266,
      I2 => BU2_U0_G_TX_txgen_testgenframe_crcgen_TX_CRC32_64_0141_xo_0_Q,
      I3 => BU2_U0_G_TX_txgen_testgenframe_crcgen_TX_CRC32_64_0141_xo_2_Q,
      O => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0051
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_TX_CRC32_64_0132_xo_6_1 : LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0134,
      I1 => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0214,
      I2 => BU2_U0_G_TX_txgen_testgenframe_crcgen_TX_CRC32_64_0132_xo_1_Q,
      I3 => BU2_U0_G_TX_txgen_testgenframe_crcgen_TX_CRC32_64_0132_xo_5_Q,
      O => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0037
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_TX_CRC32_64_0139_xo_3_1 : LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0251,
      I1 => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0260,
      I2 => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0261,
      I3 => BU2_U0_G_TX_txgen_testgenframe_crcgen_TX_CRC32_64_0139_xo(0),
      O => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0048
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_TX_CRC32_64_0126_xo_5_1 : LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0196,
      I1 => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0206,
      I2 => BU2_U0_G_TX_txgen_testgenframe_crcgen_TX_CRC32_64_0126_xo_0_Q,
      I3 => BU2_U0_G_TX_txgen_testgenframe_crcgen_TX_CRC32_64_0126_xo_4_Q,
      O => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0028
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_TX_CRC32_64_0124_xo_4_1 : LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0200,
      I1 => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0203,
      I2 => BU2_U0_G_TX_txgen_testgenframe_crcgen_TX_CRC32_64_0124_xo_0_Q,
      I3 => BU2_U0_G_TX_txgen_testgenframe_crcgen_TX_CRC32_64_0124_xo_2_Q,
      O => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0029
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_TX_CRC32_64_0122_xo_3_1 : LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0160,
      I1 => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0187,
      I2 => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0195,
      I3 => BU2_U0_G_TX_txgen_testgenframe_crcgen_TX_CRC32_64_0122_xo(1),
      O => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0024
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_TX_CRC32_64_0120_xo_3_1 : LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0187,
      I1 => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0188,
      I2 => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(48),
      I3 => BU2_U0_G_TX_txgen_testgenframe_crcgen_TX_CRC32_64_0120_xo(0),
      O => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0021
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_TX_CRC32_64_0117_xo_5_1 : LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0175,
      I1 => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(63),
      I2 => BU2_U0_G_TX_txgen_testgenframe_crcgen_TX_CRC32_64_0117_xo_0_Q,
      I3 => BU2_U0_G_TX_txgen_testgenframe_crcgen_TX_CRC32_64_0117_xo_4_Q,
      O => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0016
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_TX_CRC32_64_0114_xo_4_1 : LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0163,
      I1 => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0168,
      I2 => BU2_U0_G_TX_txgen_testgenframe_crcgen_TX_CRC32_64_0114_xo_0_Q,
      I3 => BU2_U0_G_TX_txgen_testgenframe_crcgen_TX_CRC32_64_0114_xo_2_Q,
      O => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0013
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_TX_CRC32_64_0111_xo_5_1 : LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0148,
      I1 => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0161,
      I2 => BU2_U0_G_TX_txgen_testgenframe_crcgen_TX_CRC32_64_0111_xo_1_Q,
      I3 => BU2_U0_G_TX_txgen_testgenframe_crcgen_TX_CRC32_64_0111_xo_4_Q,
      O => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0010
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_TX_CRC32_64_0113_xo_4_1 : LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0161,
      I1 => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0166,
      I2 => BU2_U0_G_TX_txgen_testgenframe_crcgen_TX_CRC32_64_0113_xo_0_Q,
      I3 => BU2_U0_G_TX_txgen_testgenframe_crcgen_TX_CRC32_64_0113_xo_2_Q,
      O => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0012
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_TX_CRC32_64_0109_xo_5_1 : LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0142,
      I1 => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0163,
      I2 => BU2_U0_G_TX_txgen_testgenframe_crcgen_TX_CRC32_64_0109_xo_1_Q,
      I3 => BU2_U0_G_TX_txgen_testgenframe_crcgen_TX_CRC32_64_0109_xo_4_Q,
      O => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0011
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_TX_CRC32_64_0108_xo_5_1 : LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0141,
      I1 => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0145,
      I2 => BU2_U0_G_TX_txgen_testgenframe_crcgen_TX_CRC32_64_0108_xo_1_Q,
      I3 => BU2_U0_G_TX_txgen_testgenframe_crcgen_TX_CRC32_64_0108_xo_4_Q,
      O => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0007
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_TX_CRC32_64_0103_xo_5_1 : LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0145,
      I1 => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0146,
      I2 => BU2_U0_G_TX_txgen_testgenframe_crcgen_TX_CRC32_64_0103_xo_1_Q,
      I3 => BU2_U0_G_TX_txgen_testgenframe_crcgen_TX_CRC32_64_0103_xo_4_Q,
      O => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0005
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_TX_CRC32_64_051_xo_3_1 : LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0431,
      I1 => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(17),
      I2 => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(31),
      I3 => BU2_U0_G_TX_txgen_testgenframe_crcgen_TX_CRC32_64_051_xo(1),
      O => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0173
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_not01041 : LUT4
    generic map(
      INIT => X"9669"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0312,
      I1 => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0314,
      I2 => BU2_U0_G_TX_txgen_testgenframe_crcgen_TX_CRC32_64_0187_xo_0_Q,
      I3 => BU2_U0_G_TX_txgen_testgenframe_crcgen_TX_CRC32_64_0187_xo_4_Q,
      O => BU2_U0_G_TX_txgen_testgenframe_crcgen_not0104
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_TX_CRC32_64_039_xo_3_1 : LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0276,
      I1 => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(10),
      I2 => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(27),
      I3 => BU2_U0_G_TX_txgen_testgenframe_crcgen_TX_CRC32_64_039_xo(1),
      O => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0138
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_TX_CRC32_64_0183_xo_3_1 : LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0131,
      I1 => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0135,
      I2 => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(1),
      I3 => BU2_U0_G_TX_txgen_testgenframe_crcgen_TX_CRC32_64_0151_xo_0_Q,
      O => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0001
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_TX_CRC32_64_0118_xo_4_1 : LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0173,
      I1 => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0178,
      I2 => BU2_U0_G_TX_txgen_testgenframe_crcgen_TX_CRC32_64_0118_xo_0_Q,
      I3 => BU2_U0_G_TX_txgen_testgenframe_crcgen_TX_CRC32_64_0118_xo_2_Q,
      O => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0018
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_TX_CRC32_64_0116_xo_5_1 : LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0166,
      I1 => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0173,
      I2 => BU2_U0_G_TX_txgen_testgenframe_crcgen_TX_CRC32_64_0116_xo_0_Q,
      I3 => BU2_U0_G_TX_txgen_testgenframe_crcgen_TX_CRC32_64_0116_xo_4_Q,
      O => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0015
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_TX_CRC32_64_0105_xo_3_1 : LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0138,
      I1 => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0143,
      I2 => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0144,
      I3 => BU2_U0_G_TX_txgen_testgenframe_crcgen_TX_CRC32_64_0105_xo(0),
      O => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0004
    );
  BU2_U0_G_RX_rxgen_calculate_crc_rx_crc32_64_0120_xo_4_1 : LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_calculate_crc_xor0242,
      I1 => BU2_U0_G_RX_rxgen_decode_crc_data(25),
      I2 => BU2_U0_G_RX_rxgen_decode_crc_data(27),
      I3 => BU2_U0_G_RX_rxgen_decode_crc_data(30),
      O => BU2_U0_G_RX_rxgen_calculate_crc_rx_crc32_64_0120_xo_4_Q
    );
  BU2_U0_G_RX_rxgen_calculate_crc_rx_crc32_64_0112_xo_4_1 : LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_calculate_crc_xor0217,
      I1 => BU2_U0_G_RX_rxgen_decode_crc_data(32),
      I2 => BU2_U0_G_RX_rxgen_decode_crc_data(45),
      I3 => BU2_U0_G_RX_rxgen_decode_crc_data(51),
      O => BU2_U0_G_RX_rxgen_calculate_crc_rx_crc32_64_0112_xo_4_Q
    );
  BU2_U0_G_RX_rxgen_calculate_crc_rx_crc32_64_06_xo_4_1 : LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_calculate_crc_xor0206,
      I1 => BU2_U0_G_RX_rxgen_decode_crc_data(12),
      I2 => BU2_U0_G_RX_rxgen_decode_crc_data(13),
      I3 => BU2_U0_G_RX_rxgen_calculate_crc_rx_crc32_64_06_xo(3),
      O => BU2_U0_G_RX_rxgen_calculate_crc_xor0041
    );
  BU2_U0_G_RX_rxgen_calculate_crc_rx_crc32_64_0158_xo_1_1 : LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_calculate_crc_xor0265,
      I1 => BU2_U0_G_RX_rxgen_calculate_crc_xor0305,
      I2 => BU2_U0_G_RX_rxgen_calculate_crc_reg1(27),
      I3 => BU2_U0_G_RX_rxgen_calculate_crc_reg1(6),
      O => BU2_U0_G_RX_rxgen_calculate_crc_rx_crc32_64_0158_xo_1_Q
    );
  BU2_U0_G_RX_rxgen_calculate_crc_rx_crc32_64_0159_xo_0_1 : LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_calculate_crc_xor0261,
      I1 => BU2_U0_G_RX_rxgen_calculate_crc_xor0305,
      I2 => BU2_U0_G_RX_rxgen_calculate_crc_reg1(27),
      I3 => BU2_U0_G_RX_rxgen_calculate_crc_reg1(6),
      O => BU2_U0_G_RX_rxgen_calculate_crc_rx_crc32_64_0159_xo(0)
    );
  BU2_U0_G_RX_rxgen_calculate_crc_rx_crc32_64_0129_xo_4_1 : LUT4
    generic map(
      INIT => X"9669"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_calculate_crc_xor0363,
      I1 => BU2_U0_G_RX_rxgen_calculate_crc_seta(6),
      I2 => BU2_U0_G_RX_rxgen_calculate_crc_setb(6),
      I3 => BU2_U0_G_RX_rxgen_calculate_crc_reg1(28),
      O => BU2_U0_G_RX_rxgen_calculate_crc_rx_crc32_64_0129_xo_4_Q
    );
  BU2_U0_G_RX_rxgen_calculate_crc_rx_crc32_64_0109_xo_4_1 : LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_calculate_crc_xor0203,
      I1 => BU2_U0_G_RX_rxgen_decode_crc_data(4),
      I2 => BU2_U0_G_RX_rxgen_decode_crc_data(9),
      I3 => BU2_U0_G_RX_rxgen_calculate_crc_rx_crc32_64_0109_xo(3),
      O => BU2_U0_G_RX_rxgen_calculate_crc_xor0040
    );
  BU2_U0_G_RX_rxgen_calculate_crc_rx_crc32_64_025_xo_1_1 : LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_calculate_crc_xor0351,
      I1 => BU2_U0_G_RX_rxgen_decode_crc_data(13),
      I2 => BU2_U0_G_RX_rxgen_decode_crc_data(22),
      I3 => BU2_U0_G_RX_rxgen_decode_crc_data(7),
      O => BU2_U0_G_RX_rxgen_calculate_crc_xor0126
    );
  BU2_U0_G_RX_rxgen_calculate_crc_rx_crc32_64_094_xo_5_1 : LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_calculate_crc_xor0240,
      I1 => BU2_U0_G_RX_rxgen_decode_crc_data(36),
      I2 => BU2_U0_G_RX_rxgen_decode_crc_data(43),
      I3 => BU2_U0_G_RX_rxgen_decode_crc_data(50),
      O => BU2_U0_G_RX_rxgen_calculate_crc_rx_crc32_64_094_xo_5_Q
    );
  BU2_U0_G_RX_rxgen_calculate_crc_rx_crc32_64_0154_xo_2_1 : LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_calculate_crc_xor0096,
      I1 => BU2_U0_G_RX_rxgen_calculate_crc_xor0097,
      I2 => BU2_U0_G_RX_rxgen_calculate_crc_xor0098,
      I3 => BU2_U0_G_RX_rxgen_calculate_crc_xor0099,
      O => BU2_U0_G_RX_rxgen_calculate_crc_xor0000
    );
  BU2_U0_G_RX_rxgen_calculate_crc_rx_crc32_64_0138_xo_5_1 : LUT4
    generic map(
      INIT => X"9669"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_calculate_crc_xor0361,
      I1 => BU2_U0_G_RX_rxgen_calculate_crc_xor0366,
      I2 => BU2_U0_G_RX_rxgen_calculate_crc_reg1(19),
      I3 => BU2_U0_G_RX_rxgen_calculate_crc_setb(20),
      O => BU2_U0_G_RX_rxgen_calculate_crc_rx_crc32_64_0138_xo(5)
    );
  BU2_U0_G_RX_rxgen_calculate_crc_rx_crc32_64_0111_xo_5_1 : LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_decode_crc_data(12),
      I1 => BU2_U0_G_RX_rxgen_decode_crc_data(19),
      I2 => BU2_U0_G_RX_rxgen_decode_crc_data(31),
      I3 => BU2_U0_G_RX_rxgen_calculate_crc_rx_crc32_64_0111_xo(3),
      O => BU2_U0_G_RX_rxgen_calculate_crc_xor0043
    );
  BU2_U0_G_RX_rxgen_calculate_crc_rx_crc32_64_0134_xo_5_1 : LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_calculate_crc_xor0294,
      I1 => BU2_U0_G_RX_rxgen_calculate_crc_xor0295,
      I2 => BU2_U0_G_RX_rxgen_calculate_crc_seta(14),
      I3 => BU2_U0_G_RX_rxgen_calculate_crc_setb(14),
      O => BU2_U0_G_RX_rxgen_calculate_crc_rx_crc32_64_0134_xo_5_Q
    );
  BU2_U0_G_RX_rxgen_calculate_crc_rx_crc32_64_0106_xo_5_1 : LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_calculate_crc_xor0123,
      I1 => BU2_U0_G_RX_rxgen_decode_crc_data(36),
      I2 => BU2_U0_G_RX_rxgen_decode_crc_data(41),
      I3 => BU2_U0_G_RX_rxgen_decode_crc_data(51),
      O => BU2_U0_G_RX_rxgen_calculate_crc_rx_crc32_64_0106_xo_5_Q
    );
  BU2_U0_G_RX_rxgen_calculate_crc_rx_crc32_64_0105_xo_5_1 : LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_calculate_crc_xor0197,
      I1 => BU2_U0_G_RX_rxgen_decode_crc_data(12),
      I2 => BU2_U0_G_RX_rxgen_decode_crc_data(19),
      I3 => BU2_U0_G_RX_rxgen_decode_crc_data(31),
      O => BU2_U0_G_RX_rxgen_calculate_crc_rx_crc32_64_0105_xo_5_Q
    );
  BU2_U0_G_RX_rxgen_calculate_crc_rx_crc32_64_099_xo_2_1 : LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_calculate_crc_xor0158,
      I1 => BU2_U0_G_RX_rxgen_calculate_crc_xor0168,
      I2 => BU2_U0_G_RX_rxgen_calculate_crc_xor0169,
      I3 => BU2_U0_G_RX_rxgen_calculate_crc_xor0170,
      O => BU2_U0_G_RX_rxgen_calculate_crc_xor0027
    );
  BU2_U0_G_RX_rxgen_calculate_crc_rx_crc32_64_077_xo_2_1 : LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_calculate_crc_xor0097,
      I1 => BU2_U0_G_RX_rxgen_calculate_crc_xor0100,
      I2 => BU2_U0_G_RX_rxgen_calculate_crc_xor0103,
      I3 => BU2_U0_G_RX_rxgen_calculate_crc_xor0104,
      O => BU2_U0_G_RX_rxgen_calculate_crc_xor0002
    );
  BU2_U0_G_RX_rxgen_calculate_crc_rx_crc32_64_06_xo_3_1 : LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_calculate_crc_xor0164,
      I1 => BU2_U0_G_RX_rxgen_calculate_crc_xor0180,
      I2 => BU2_U0_G_RX_rxgen_calculate_crc_xor0202,
      I3 => BU2_U0_G_RX_rxgen_calculate_crc_xor0205,
      O => BU2_U0_G_RX_rxgen_calculate_crc_rx_crc32_64_06_xo(3)
    );
  BU2_U0_G_RX_rxgen_calculate_crc_not00811 : LUT4
    generic map(
      INIT => X"9669"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_calculate_crc_xor0308,
      I1 => BU2_U0_G_RX_rxgen_calculate_crc_seta(16),
      I2 => BU2_U0_G_RX_rxgen_calculate_crc_setb(16),
      I3 => BU2_U0_G_RX_rxgen_calculate_crc_rx_crc32_64_013_xo(3),
      O => BU2_U0_G_RX_rxgen_calculate_crc_not0081
    );
  BU2_U0_G_RX_rxgen_calculate_crc_rx_crc32_64_0146_xo_3_1 : LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_calculate_crc_xor0305,
      I1 => BU2_U0_G_RX_rxgen_calculate_crc_xor0316,
      I2 => BU2_U0_G_RX_rxgen_calculate_crc_xor0323,
      I3 => BU2_U0_G_RX_rxgen_calculate_crc_xor0328,
      O => BU2_U0_G_RX_rxgen_calculate_crc_rx_crc32_64_0146_xo(3)
    );
  BU2_U0_G_RX_rxgen_calculate_crc_rx_crc32_64_013_xo_3_1 : LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_calculate_crc_xor0298,
      I1 => BU2_U0_G_RX_rxgen_calculate_crc_xor0305,
      I2 => BU2_U0_G_RX_rxgen_calculate_crc_xor0306,
      I3 => BU2_U0_G_RX_rxgen_calculate_crc_xor0307,
      O => BU2_U0_G_RX_rxgen_calculate_crc_rx_crc32_64_013_xo(3)
    );
  BU2_U0_G_RX_rxgen_calculate_crc_rx_crc32_64_0118_xo_6_1 : LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_calculate_crc_xor0240,
      I1 => BU2_U0_G_RX_rxgen_calculate_crc_xor0345,
      I2 => BU2_U0_G_RX_rxgen_calculate_crc_rx_crc32_64_0118_xo(3),
      I3 => BU2_U0_G_RX_rxgen_calculate_crc_rx_crc32_64_0118_xo(4),
      O => BU2_U0_G_RX_rxgen_calculate_crc_xor0054
    );
  BU2_U0_G_RX_rxgen_calculate_crc_rx_crc32_64_0111_xo_3_1 : LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_calculate_crc_xor0191,
      I1 => BU2_U0_G_RX_rxgen_calculate_crc_xor0211,
      I2 => BU2_U0_G_RX_rxgen_calculate_crc_xor0212,
      I3 => BU2_U0_G_RX_rxgen_decode_crc_data(6),
      O => BU2_U0_G_RX_rxgen_calculate_crc_rx_crc32_64_0111_xo(3)
    );
  BU2_U0_G_RX_rxgen_calculate_crc_rx_crc32_64_094_xo_6_1 : LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_calculate_crc_xor0155,
      I1 => BU2_U0_G_RX_rxgen_calculate_crc_xor0156,
      I2 => BU2_U0_G_RX_rxgen_calculate_crc_rx_crc32_64_094_xo_0_Q,
      I3 => BU2_U0_G_RX_rxgen_calculate_crc_rx_crc32_64_094_xo_5_Q,
      O => BU2_U0_G_RX_rxgen_calculate_crc_xor0022
    );
  BU2_U0_G_RX_rxgen_calculate_crc_rx_crc32_64_096_xo_5_1 : LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_calculate_crc_xor0157,
      I1 => BU2_U0_G_RX_rxgen_decode_crc_data(38),
      I2 => BU2_U0_G_RX_rxgen_calculate_crc_rx_crc32_64_096_xo_0_Q,
      I3 => BU2_U0_G_RX_rxgen_calculate_crc_rx_crc32_64_096_xo_4_Q,
      O => BU2_U0_G_RX_rxgen_calculate_crc_xor0023
    );
  BU2_U0_G_RX_rxgen_calculate_crc_rx_crc32_64_08_xo_3_1 : LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_calculate_crc_xor0205,
      I1 => BU2_U0_G_RX_rxgen_calculate_crc_xor0219,
      I2 => BU2_U0_G_RX_rxgen_decode_crc_data(11),
      I3 => BU2_U0_G_RX_rxgen_calculate_crc_rx_crc32_64_08_xo(1),
      O => BU2_U0_G_RX_rxgen_calculate_crc_xor0046
    );
  BU2_U0_G_RX_rxgen_calculate_crc_rx_crc32_64_07_xo_4_1 : LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_calculate_crc_xor0203,
      I1 => BU2_U0_G_RX_rxgen_calculate_crc_xor0211,
      I2 => BU2_U0_G_RX_rxgen_calculate_crc_rx_crc32_64_07_xo(1),
      I3 => BU2_U0_G_RX_rxgen_calculate_crc_rx_crc32_64_07_xo(2),
      O => BU2_U0_G_RX_rxgen_calculate_crc_xor0044
    );
  BU2_U0_G_RX_rxgen_calculate_crc_rx_crc32_64_078_xo_5_1 : LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_calculate_crc_xor0106,
      I1 => BU2_U0_G_RX_rxgen_calculate_crc_xor0107,
      I2 => BU2_U0_G_RX_rxgen_calculate_crc_rx_crc32_64_081_xo_1_Q,
      I3 => BU2_U0_G_RX_rxgen_calculate_crc_rx_crc32_64_081_xo_4_Q,
      O => BU2_U0_G_RX_rxgen_calculate_crc_xor0003
    );
  BU2_U0_G_RX_rxgen_calculate_crc_rx_crc32_64_060_xo_2_1 : LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_calculate_crc_xor0338,
      I1 => BU2_U0_G_RX_rxgen_calculate_crc_xor0365,
      I2 => BU2_U0_G_RX_rxgen_calculate_crc_reg1(15),
      I3 => BU2_U0_G_RX_rxgen_calculate_crc_reg1(24),
      O => BU2_U0_G_RX_rxgen_calculate_crc_xor0282
    );
  BU2_U0_G_RX_rxgen_calculate_crc_rx_crc32_64_05_xo_4_1 : LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_calculate_crc_xor0182,
      I1 => BU2_U0_G_RX_rxgen_calculate_crc_xor0185,
      I2 => BU2_U0_G_RX_rxgen_calculate_crc_rx_crc32_64_05_xo_0_Q,
      I3 => BU2_U0_G_RX_rxgen_calculate_crc_rx_crc32_64_05_xo_2_Q,
      O => BU2_U0_G_RX_rxgen_calculate_crc_xor0035
    );
  BU2_U0_G_RX_rxgen_calculate_crc_rx_crc32_64_053_xo_2_1 : LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_calculate_crc_xor0340,
      I1 => BU2_U0_G_RX_rxgen_calculate_crc_xor0353,
      I2 => BU2_U0_G_RX_rxgen_decode_crc_data(1),
      I3 => BU2_U0_G_RX_rxgen_decode_crc_data(22),
      O => BU2_U0_G_RX_rxgen_calculate_crc_xor0256
    );
  BU2_U0_G_RX_rxgen_calculate_crc_rx_crc32_64_04_xo_5_1 : LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_calculate_crc_xor0163,
      I1 => BU2_U0_G_RX_rxgen_calculate_crc_xor0172,
      I2 => BU2_U0_G_RX_rxgen_calculate_crc_rx_crc32_64_04_xo_1_Q,
      I3 => BU2_U0_G_RX_rxgen_calculate_crc_rx_crc32_64_04_xo_4_Q,
      O => BU2_U0_G_RX_rxgen_calculate_crc_xor0034
    );
  BU2_U0_G_RX_rxgen_calculate_crc_rx_crc32_64_044_xo_2_1 : LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_calculate_crc_xor0185,
      I1 => BU2_U0_G_RX_rxgen_decode_crc_data(42),
      I2 => BU2_U0_G_RX_rxgen_decode_crc_data(58),
      I3 => BU2_U0_G_RX_rxgen_decode_crc_data(59),
      O => BU2_U0_G_RX_rxgen_calculate_crc_xor0225
    );
  BU2_U0_G_RX_rxgen_calculate_crc_rx_crc32_64_03_xo_4_1 : LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_calculate_crc_xor0182,
      I1 => BU2_U0_G_RX_rxgen_calculate_crc_xor0183,
      I2 => BU2_U0_G_RX_rxgen_calculate_crc_rx_crc32_64_03_xo_0_Q,
      I3 => BU2_U0_G_RX_rxgen_calculate_crc_rx_crc32_64_03_xo_2_Q,
      O => BU2_U0_G_RX_rxgen_calculate_crc_xor0032
    );
  BU2_U0_G_RX_rxgen_calculate_crc_rx_crc32_64_035_xo_2_1 : LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_calculate_crc_xor0142,
      I1 => BU2_U0_G_RX_rxgen_decode_crc_data(37),
      I2 => BU2_U0_G_RX_rxgen_decode_crc_data(41),
      I3 => BU2_U0_G_RX_rxgen_decode_crc_data(59),
      O => BU2_U0_G_RX_rxgen_calculate_crc_xor0168
    );
  BU2_U0_G_RX_rxgen_calculate_crc_rx_crc32_64_032_xo_2_1 : LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_calculate_crc_xor0239,
      I1 => BU2_U0_G_RX_rxgen_decode_crc_data(35),
      I2 => BU2_U0_G_RX_rxgen_decode_crc_data(49),
      I3 => BU2_U0_G_RX_rxgen_decode_crc_data(61),
      O => BU2_U0_G_RX_rxgen_calculate_crc_xor0152
    );
  BU2_U0_G_RX_rxgen_calculate_crc_rx_crc32_64_02_xo_4_1 : LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_calculate_crc_xor0155,
      I1 => BU2_U0_G_RX_rxgen_calculate_crc_xor0157,
      I2 => BU2_U0_G_RX_rxgen_calculate_crc_rx_crc32_64_02_xo(1),
      I3 => BU2_U0_G_RX_rxgen_calculate_crc_rx_crc32_64_02_xo(2),
      O => BU2_U0_G_RX_rxgen_calculate_crc_xor0026
    );
  BU2_U0_G_RX_rxgen_calculate_crc_rx_crc32_64_024_xo_2_1 : LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_calculate_crc_xor0098,
      I1 => BU2_U0_G_RX_rxgen_calculate_crc_xor0353,
      I2 => BU2_U0_G_RX_rxgen_decode_crc_data(21),
      I3 => BU2_U0_G_RX_rxgen_decode_crc_data(29),
      O => BU2_U0_G_RX_rxgen_calculate_crc_xor0131
    );
  BU2_U0_G_RX_rxgen_calculate_crc_not00851 : LUT4
    generic map(
      INIT => X"9669"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_calculate_crc_xor0310,
      I1 => BU2_U0_G_RX_rxgen_calculate_crc_xor0315,
      I2 => BU2_U0_G_RX_rxgen_calculate_crc_rx_crc32_64_014_xo_0_Q,
      I3 => BU2_U0_G_RX_rxgen_calculate_crc_rx_crc32_64_014_xo_4_Q,
      O => BU2_U0_G_RX_rxgen_calculate_crc_not0085
    );
  BU2_U0_G_RX_rxgen_calculate_crc_rx_crc32_64_0124_xo_5_1 : LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_calculate_crc_xor0247,
      I1 => BU2_U0_G_RX_rxgen_calculate_crc_xor0252,
      I2 => BU2_U0_G_RX_rxgen_calculate_crc_rx_crc32_64_0124_xo_1_Q,
      I3 => BU2_U0_G_RX_rxgen_calculate_crc_rx_crc32_64_0124_xo_4_Q,
      O => BU2_U0_G_RX_rxgen_calculate_crc_xor0060
    );
  BU2_U0_G_RX_rxgen_calculate_crc_rx_crc32_64_0119_xo_4_1 : LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_calculate_crc_xor0237,
      I1 => BU2_U0_G_RX_rxgen_calculate_crc_xor0247,
      I2 => BU2_U0_G_RX_rxgen_calculate_crc_rx_crc32_64_0119_xo_0_Q,
      I3 => BU2_U0_G_RX_rxgen_calculate_crc_rx_crc32_64_0119_xo_2_Q,
      O => BU2_U0_G_RX_rxgen_calculate_crc_xor0057
    );
  BU2_U0_G_RX_rxgen_calculate_crc_rx_crc32_64_0118_xo_4_1 : LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_calculate_crc_xor0226,
      I1 => BU2_U0_G_RX_rxgen_calculate_crc_xor0231,
      I2 => BU2_U0_G_RX_rxgen_calculate_crc_xor0237,
      I3 => BU2_U0_G_RX_rxgen_calculate_crc_xor0239,
      O => BU2_U0_G_RX_rxgen_calculate_crc_rx_crc32_64_0118_xo(4)
    );
  BU2_U0_G_RX_rxgen_calculate_crc_rx_crc32_64_0110_xo_5_1 : LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_calculate_crc_xor0200,
      I1 => BU2_U0_G_RX_rxgen_calculate_crc_xor0208,
      I2 => BU2_U0_G_RX_rxgen_calculate_crc_rx_crc32_64_0110_xo_1_Q,
      I3 => BU2_U0_G_RX_rxgen_calculate_crc_rx_crc32_64_0110_xo_4_Q,
      O => BU2_U0_G_RX_rxgen_calculate_crc_xor0042
    );
  BU2_U0_G_RX_rxgen_calculate_crc_rx_crc32_64_0112_xo_5_1 : LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_calculate_crc_xor0208,
      I1 => BU2_U0_G_RX_rxgen_calculate_crc_xor0216,
      I2 => BU2_U0_G_RX_rxgen_calculate_crc_rx_crc32_64_0112_xo_0_Q,
      I3 => BU2_U0_G_RX_rxgen_calculate_crc_rx_crc32_64_0112_xo_4_Q,
      O => BU2_U0_G_RX_rxgen_calculate_crc_xor0045
    );
  BU2_U0_G_RX_rxgen_calculate_crc_rx_crc32_64_0109_xo_3_1 : LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_calculate_crc_xor0173,
      I1 => BU2_U0_G_RX_rxgen_calculate_crc_xor0190,
      I2 => BU2_U0_G_RX_rxgen_calculate_crc_xor0195,
      I3 => BU2_U0_G_RX_rxgen_calculate_crc_xor0202,
      O => BU2_U0_G_RX_rxgen_calculate_crc_rx_crc32_64_0109_xo(3)
    );
  BU2_U0_G_RX_rxgen_calculate_crc_rx_crc32_64_0108_xo_5_1 : LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_calculate_crc_xor0200,
      I1 => BU2_U0_G_RX_rxgen_calculate_crc_xor0201,
      I2 => BU2_U0_G_RX_rxgen_calculate_crc_rx_crc32_64_0108_xo_0_Q,
      I3 => BU2_U0_G_RX_rxgen_calculate_crc_rx_crc32_64_0108_xo_4_Q,
      O => BU2_U0_G_RX_rxgen_calculate_crc_xor0039
    );
  BU2_U0_G_RX_rxgen_calculate_crc_rx_crc32_64_0106_xo_6_1 : LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_calculate_crc_xor0186,
      I1 => BU2_U0_G_RX_rxgen_calculate_crc_xor0193,
      I2 => BU2_U0_G_RX_rxgen_calculate_crc_rx_crc32_64_0106_xo_0_Q,
      I3 => BU2_U0_G_RX_rxgen_calculate_crc_rx_crc32_64_0106_xo_5_Q,
      O => BU2_U0_G_RX_rxgen_calculate_crc_xor0036
    );
  BU2_U0_G_RX_rxgen_calculate_crc_rx_crc32_64_0104_xo_5_1 : LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_calculate_crc_xor0185,
      I1 => BU2_U0_G_RX_rxgen_calculate_crc_xor0186,
      I2 => BU2_U0_G_RX_rxgen_calculate_crc_rx_crc32_64_0104_xo_0_Q,
      I3 => BU2_U0_G_RX_rxgen_calculate_crc_rx_crc32_64_0104_xo_4_Q,
      O => BU2_U0_G_RX_rxgen_calculate_crc_xor0033
    );
  BU2_U0_G_RX_rxgen_calculate_crc_rx_crc32_64_097_xo_3_1 : LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_calculate_crc_xor0125,
      I1 => BU2_U0_G_RX_rxgen_calculate_crc_xor0152,
      I2 => BU2_U0_G_RX_rxgen_calculate_crc_xor0160,
      I3 => BU2_U0_G_RX_rxgen_calculate_crc_rx_crc32_64_097_xo(1),
      O => BU2_U0_G_RX_rxgen_calculate_crc_xor0024
    );
  BU2_U0_G_RX_rxgen_calculate_crc_rx_crc32_64_095_xo_3_1 : LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_calculate_crc_xor0152,
      I1 => BU2_U0_G_RX_rxgen_calculate_crc_xor0153,
      I2 => BU2_U0_G_RX_rxgen_decode_crc_data(48),
      I3 => BU2_U0_G_RX_rxgen_calculate_crc_rx_crc32_64_095_xo(0),
      O => BU2_U0_G_RX_rxgen_calculate_crc_xor0021
    );
  BU2_U0_G_RX_rxgen_calculate_crc_rx_crc32_64_092_xo_5_1 : LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_calculate_crc_xor0140,
      I1 => BU2_U0_G_RX_rxgen_decode_crc_data(63),
      I2 => BU2_U0_G_RX_rxgen_calculate_crc_rx_crc32_64_092_xo_0_Q,
      I3 => BU2_U0_G_RX_rxgen_calculate_crc_rx_crc32_64_092_xo_4_Q,
      O => BU2_U0_G_RX_rxgen_calculate_crc_xor0016
    );
  BU2_U0_G_RX_rxgen_calculate_crc_rx_crc32_64_088_xo_4_1 : LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_calculate_crc_xor0128,
      I1 => BU2_U0_G_RX_rxgen_calculate_crc_xor0133,
      I2 => BU2_U0_G_RX_rxgen_calculate_crc_rx_crc32_64_088_xo_0_Q,
      I3 => BU2_U0_G_RX_rxgen_calculate_crc_rx_crc32_64_088_xo_2_Q,
      O => BU2_U0_G_RX_rxgen_calculate_crc_xor0013
    );
  BU2_U0_G_RX_rxgen_calculate_crc_rx_crc32_64_087_xo_5_1 : LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_calculate_crc_xor0107,
      I1 => BU2_U0_G_RX_rxgen_calculate_crc_xor0128,
      I2 => BU2_U0_G_RX_rxgen_calculate_crc_rx_crc32_64_087_xo_1_Q,
      I3 => BU2_U0_G_RX_rxgen_calculate_crc_rx_crc32_64_087_xo_4_Q,
      O => BU2_U0_G_RX_rxgen_calculate_crc_xor0011
    );
  BU2_U0_G_RX_rxgen_calculate_crc_rx_crc32_64_086_xo_5_1 : LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_calculate_crc_xor0113,
      I1 => BU2_U0_G_RX_rxgen_calculate_crc_xor0126,
      I2 => BU2_U0_G_RX_rxgen_calculate_crc_rx_crc32_64_086_xo_1_Q,
      I3 => BU2_U0_G_RX_rxgen_calculate_crc_rx_crc32_64_086_xo_4_Q,
      O => BU2_U0_G_RX_rxgen_calculate_crc_xor0010
    );
  BU2_U0_G_RX_rxgen_calculate_crc_rx_crc32_64_085_xo_4_1 : LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_calculate_crc_xor0126,
      I1 => BU2_U0_G_RX_rxgen_calculate_crc_xor0131,
      I2 => BU2_U0_G_RX_rxgen_calculate_crc_rx_crc32_64_085_xo_0_Q,
      I3 => BU2_U0_G_RX_rxgen_calculate_crc_rx_crc32_64_085_xo_2_Q,
      O => BU2_U0_G_RX_rxgen_calculate_crc_xor0012
    );
  BU2_U0_G_RX_rxgen_calculate_crc_rx_crc32_64_083_xo_5_1 : LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_calculate_crc_xor0102,
      I1 => BU2_U0_G_RX_rxgen_calculate_crc_xor0112,
      I2 => BU2_U0_G_RX_rxgen_calculate_crc_rx_crc32_64_083_xo(1),
      I3 => BU2_U0_G_RX_rxgen_calculate_crc_rx_crc32_64_086_xo_4_Q,
      O => BU2_U0_G_RX_rxgen_calculate_crc_xor0008
    );
  BU2_U0_G_RX_rxgen_calculate_crc_rx_crc32_64_082_xo_4_1 : LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_calculate_crc_xor0112,
      I1 => BU2_U0_G_RX_rxgen_calculate_crc_xor0113,
      I2 => BU2_U0_G_RX_rxgen_calculate_crc_rx_crc32_64_082_xo_0_Q,
      I3 => BU2_U0_G_RX_rxgen_calculate_crc_rx_crc32_64_082_xo_2_Q,
      O => BU2_U0_G_RX_rxgen_calculate_crc_xor0006
    );
  BU2_U0_G_RX_rxgen_calculate_crc_rx_crc32_64_081_xo_5_1 : LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_calculate_crc_xor0110,
      I1 => BU2_U0_G_RX_rxgen_calculate_crc_xor0111,
      I2 => BU2_U0_G_RX_rxgen_calculate_crc_rx_crc32_64_081_xo_1_Q,
      I3 => BU2_U0_G_RX_rxgen_calculate_crc_rx_crc32_64_081_xo_4_Q,
      O => BU2_U0_G_RX_rxgen_calculate_crc_xor0005
    );
  BU2_U0_G_RX_rxgen_calculate_crc_rx_crc32_64_080_xo_5_1 : LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_calculate_crc_xor0106,
      I1 => BU2_U0_G_RX_rxgen_calculate_crc_xor0110,
      I2 => BU2_U0_G_RX_rxgen_calculate_crc_rx_crc32_64_080_xo_1_Q,
      I3 => BU2_U0_G_RX_rxgen_calculate_crc_rx_crc32_64_080_xo_4_Q,
      O => BU2_U0_G_RX_rxgen_calculate_crc_xor0007
    );
  BU2_U0_G_RX_rxgen_calculate_crc_rx_crc32_64_018_xo_2_1 : LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_calculate_crc_xor0133,
      I1 => BU2_U0_G_RX_rxgen_calculate_crc_xor0346,
      I2 => BU2_U0_G_RX_rxgen_calculate_crc_xor0347,
      I3 => BU2_U0_G_RX_rxgen_decode_crc_data(36),
      O => BU2_U0_G_RX_rxgen_calculate_crc_xor0110
    );
  BU2_U0_G_RX_rxgen_calculate_crc_rx_crc32_64_0151_xo_2_1 : LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_calculate_crc_xor0255,
      I1 => BU2_U0_G_RX_rxgen_calculate_crc_xor0257,
      I2 => BU2_U0_G_RX_rxgen_calculate_crc_xor0340,
      I3 => BU2_U0_G_RX_rxgen_decode_crc_data(26),
      O => BU2_U0_G_RX_rxgen_calculate_crc_xor0096
    );
  BU2_U0_G_RX_rxgen_calculate_crc_not00901 : LUT4
    generic map(
      INIT => X"9669"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_calculate_crc_xor0329,
      I1 => BU2_U0_G_RX_rxgen_calculate_crc_seta(30),
      I2 => BU2_U0_G_RX_rxgen_calculate_crc_setb(30),
      I3 => BU2_U0_G_RX_rxgen_calculate_crc_rx_crc32_64_0146_xo(3),
      O => BU2_U0_G_RX_rxgen_calculate_crc_not0090
    );
  BU2_U0_G_RX_rxgen_calculate_crc_not00771 : LUT4
    generic map(
      INIT => X"9669"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_calculate_crc_xor0288,
      I1 => BU2_U0_G_RX_rxgen_calculate_crc_xor0290,
      I2 => BU2_U0_G_RX_rxgen_calculate_crc_rx_crc32_64_0134_xo_0_Q,
      I3 => BU2_U0_G_RX_rxgen_calculate_crc_rx_crc32_64_0134_xo_5_Q,
      O => BU2_U0_G_RX_rxgen_calculate_crc_not0077
    );
  BU2_U0_G_RX_rxgen_calculate_crc_not00721 : LUT4
    generic map(
      INIT => X"9669"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_calculate_crc_xor0279,
      I1 => BU2_U0_G_RX_rxgen_calculate_crc_xor0282,
      I2 => BU2_U0_G_RX_rxgen_calculate_crc_rx_crc32_64_0129_xo_0_Q,
      I3 => BU2_U0_G_RX_rxgen_calculate_crc_rx_crc32_64_0129_xo_4_Q,
      O => BU2_U0_G_RX_rxgen_calculate_crc_not0072
    );
  BU2_U0_G_RX_rxgen_calculate_crc_rx_crc32_64_0126_xo_3_1 : LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_calculate_crc_xor0241,
      I1 => BU2_U0_G_RX_rxgen_calculate_crc_xor0256,
      I2 => BU2_U0_G_RX_rxgen_decode_crc_data(18),
      I3 => BU2_U0_G_RX_rxgen_calculate_crc_rx_crc32_64_0126_xo(1),
      O => BU2_U0_G_RX_rxgen_calculate_crc_xor0063
    );
  BU2_U0_G_RX_rxgen_calculate_crc_rx_crc32_64_0122_xo_4_1 : LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_calculate_crc_xor0250,
      I1 => BU2_U0_G_RX_rxgen_calculate_crc_xor0251,
      I2 => BU2_U0_G_RX_rxgen_calculate_crc_rx_crc32_64_0122_xo_0_Q,
      I3 => BU2_U0_G_RX_rxgen_calculate_crc_rx_crc32_64_0122_xo_2_Q,
      O => BU2_U0_G_RX_rxgen_calculate_crc_xor0059
    );
  BU2_U0_G_RX_rxgen_calculate_crc_rx_crc32_64_0116_xo_4_1 : LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_calculate_crc_xor0225,
      I1 => BU2_U0_G_RX_rxgen_calculate_crc_xor0231,
      I2 => BU2_U0_G_RX_rxgen_calculate_crc_rx_crc32_64_0116_xo_0_Q,
      I3 => BU2_U0_G_RX_rxgen_calculate_crc_rx_crc32_64_0116_xo_2_Q,
      O => BU2_U0_G_RX_rxgen_calculate_crc_xor0051
    );
  BU2_U0_G_RX_rxgen_calculate_crc_rx_crc32_64_0120_xo_5_1 : LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_calculate_crc_xor0233,
      I1 => BU2_U0_G_RX_rxgen_calculate_crc_xor0241,
      I2 => BU2_U0_G_RX_rxgen_calculate_crc_rx_crc32_64_0120_xo_0_Q,
      I3 => BU2_U0_G_RX_rxgen_calculate_crc_rx_crc32_64_0120_xo_4_Q,
      O => BU2_U0_G_RX_rxgen_calculate_crc_xor0055
    );
  BU2_U0_G_RX_rxgen_calculate_crc_rx_crc32_64_0114_xo_3_1 : LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_calculate_crc_xor0216,
      I1 => BU2_U0_G_RX_rxgen_calculate_crc_xor0225,
      I2 => BU2_U0_G_RX_rxgen_calculate_crc_xor0226,
      I3 => BU2_U0_G_RX_rxgen_calculate_crc_rx_crc32_64_0114_xo(0),
      O => BU2_U0_G_RX_rxgen_calculate_crc_xor0048
    );
  BU2_U0_G_RX_rxgen_calculate_crc_rx_crc32_64_0105_xo_6_1 : LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_calculate_crc_xor0099,
      I1 => BU2_U0_G_RX_rxgen_calculate_crc_xor0179,
      I2 => BU2_U0_G_RX_rxgen_calculate_crc_rx_crc32_64_0105_xo_1_Q,
      I3 => BU2_U0_G_RX_rxgen_calculate_crc_rx_crc32_64_0105_xo_5_Q,
      O => BU2_U0_G_RX_rxgen_calculate_crc_xor0037
    );
  BU2_U0_G_RX_rxgen_calculate_crc_rx_crc32_64_0101_xo_4_1 : LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_calculate_crc_xor0165,
      I1 => BU2_U0_G_RX_rxgen_calculate_crc_xor0168,
      I2 => BU2_U0_G_RX_rxgen_calculate_crc_rx_crc32_64_0101_xo_0_Q,
      I3 => BU2_U0_G_RX_rxgen_calculate_crc_rx_crc32_64_0101_xo_2_Q,
      O => BU2_U0_G_RX_rxgen_calculate_crc_xor0029
    );
  BU2_U0_G_RX_rxgen_calculate_crc_rx_crc32_64_0100_xo_5_1 : LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_calculate_crc_xor0161,
      I1 => BU2_U0_G_RX_rxgen_calculate_crc_xor0171,
      I2 => BU2_U0_G_RX_rxgen_calculate_crc_rx_crc32_64_0100_xo_0_Q,
      I3 => BU2_U0_G_RX_rxgen_calculate_crc_rx_crc32_64_0100_xo_4_Q,
      O => BU2_U0_G_RX_rxgen_calculate_crc_xor0028
    );
  BU2_U0_G_RX_rxgen_calculate_crc_rx_crc32_64_093_xo_4_1 : LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_calculate_crc_xor0138,
      I1 => BU2_U0_G_RX_rxgen_calculate_crc_xor0143,
      I2 => BU2_U0_G_RX_rxgen_calculate_crc_rx_crc32_64_093_xo_0_Q,
      I3 => BU2_U0_G_RX_rxgen_calculate_crc_rx_crc32_64_093_xo_2_Q,
      O => BU2_U0_G_RX_rxgen_calculate_crc_xor0018
    );
  BU2_U0_G_RX_rxgen_calculate_crc_rx_crc32_64_091_xo_5_1 : LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_calculate_crc_xor0131,
      I1 => BU2_U0_G_RX_rxgen_calculate_crc_xor0138,
      I2 => BU2_U0_G_RX_rxgen_calculate_crc_rx_crc32_64_091_xo_0_Q,
      I3 => BU2_U0_G_RX_rxgen_calculate_crc_rx_crc32_64_091_xo_4_Q,
      O => BU2_U0_G_RX_rxgen_calculate_crc_xor0015
    );
  BU2_U0_G_RX_rxgen_calculate_crc_rx_crc32_64_079_xo_3_1 : LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_calculate_crc_xor0103,
      I1 => BU2_U0_G_RX_rxgen_calculate_crc_xor0108,
      I2 => BU2_U0_G_RX_rxgen_calculate_crc_xor0109,
      I3 => BU2_U0_G_RX_rxgen_calculate_crc_rx_crc32_64_079_xo(0),
      O => BU2_U0_G_RX_rxgen_calculate_crc_xor0004
    );
  BU2_U0_G_RX_rxgen_calculate_crc_rx_crc32_64_028_xo_3_1 : LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_calculate_crc_xor0351,
      I1 => BU2_U0_G_RX_rxgen_decode_crc_data(17),
      I2 => BU2_U0_G_RX_rxgen_decode_crc_data(31),
      I3 => BU2_U0_G_RX_rxgen_calculate_crc_rx_crc32_64_028_xo(1),
      O => BU2_U0_G_RX_rxgen_calculate_crc_xor0138
    );
  BU2_U0_G_RX_rxgen_calculate_crc_rx_crc32_64_016_xo_3_1 : LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_calculate_crc_xor0241,
      I1 => BU2_U0_G_RX_rxgen_decode_crc_data(10),
      I2 => BU2_U0_G_RX_rxgen_decode_crc_data(27),
      I3 => BU2_U0_G_RX_rxgen_calculate_crc_rx_crc32_64_016_xo(1),
      O => BU2_U0_G_RX_rxgen_calculate_crc_xor0103
    );
  BU2_U0_G_RX_rxgen_calculate_crc_not00671 : LUT4
    generic map(
      INIT => X"9669"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_calculate_crc_xor0267,
      I1 => BU2_U0_G_RX_rxgen_calculate_crc_xor0269,
      I2 => BU2_U0_G_RX_rxgen_calculate_crc_rx_crc32_64_0157_xo_0_Q,
      I3 => BU2_U0_G_RX_rxgen_calculate_crc_rx_crc32_64_0157_xo_4_Q,
      O => BU2_U0_G_RX_rxgen_calculate_crc_not0067
    );
  BU2_U0_G_RX_rxgen_calculate_crc_rx_crc32_64_0155_xo_3_1 : LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_calculate_crc_xor0096,
      I1 => BU2_U0_G_RX_rxgen_calculate_crc_xor0100,
      I2 => BU2_U0_G_RX_rxgen_decode_crc_data(1),
      I3 => BU2_U0_G_RX_rxgen_calculate_crc_rx_crc32_64_0123_xo_0_Q,
      O => BU2_U0_G_RX_rxgen_calculate_crc_xor0001
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_mux01251 : LUT4
    generic map(
      INIT => X"7D28"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crcgen_enable_shift8_89,
      I1 => BU2_U0_G_TX_txgen_testgenframe_crcgen_N01,
      I2 => BU2_U0_G_TX_txgen_testgenframe_crcgen_TX_CRC32_64_026_xo(1),
      I3 => BU2_U0_G_TX_txgen_testgenframe_crcgen_reg1(1),
      O => BU2_U0_G_TX_txgen_testgenframe_crcgen_mux0125
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_mux01101 : LUT4
    generic map(
      INIT => X"D782"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crcgen_enable_shift8_89,
      I1 => BU2_U0_G_TX_txgen_testgenframe_crcgen_TX_CRC32_64_022_xo(2),
      I2 => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0395,
      I3 => BU2_U0_G_TX_txgen_testgenframe_crcgen_reg1(15),
      O => BU2_U0_G_TX_txgen_testgenframe_crcgen_mux0110
    );
  BU2_U0_G_TX_txgen_testgenio_mux02191 : LUT4
    generic map(
      INIT => X"E444"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenio_min_pkt_len_past_334,
      I1 => BU2_U0_G_TX_txgen_testgenio_int_crc_mode_300,
      I2 => BU2_U0_int_tx_data_avail(1),
      I3 => BU2_U0_G_TX_txgen_testgenio_N7,
      O => BU2_U0_G_TX_txgen_testgenio_mux0219
    );
  BU2_U0_G_TX_txgen_testgenio_mux02161 : LUT4
    generic map(
      INIT => X"E444"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenio_min_pkt_len_past_334,
      I1 => BU2_U0_G_TX_txgen_testgenio_int_crc_mode_300,
      I2 => BU2_U0_int_tx_data_avail(0),
      I3 => BU2_U0_G_TX_txgen_testgenio_N7,
      O => BU2_U0_G_TX_txgen_testgenio_mux0216
    );
  BU2_U0_G_TX_txgen_testgenio_mux0186_1_1 : LUT4
    generic map(
      INIT => X"FE54"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenio_xor0081,
      I1 => BU2_U0_G_TX_txgen_testgenio_byte_count_out(11),
      I2 => BU2_U0_G_TX_txgen_testgenio_reg_last_bytes(1),
      I3 => BU2_U0_G_TX_txgen_testgenio_last_bytes(1),
      O => BU2_U0_G_TX_txgen_testgenio_mux0186(1)
    );
  BU2_U0_G_TX_txgen_testgentx_byte0_6_1 : LUT4
    generic map(
      INIT => X"FEBA"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgentx_N29,
      I1 => BU2_U0_G_TX_txgen_testgentx_N102,
      I2 => BU2_U0_G_TX_txgen_testgentx_data_reg(6),
      I3 => BU2_U0_G_TX_txgen_testgentx_data_reg_reg(38),
      O => BU2_U0_G_TX_txgen_testgentx_byte0(6)
    );
  BU2_U0_G_TX_txgen_testgentx_byte0_4_1 : LUT4
    generic map(
      INIT => X"FEBA"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgentx_N29,
      I1 => BU2_U0_G_TX_txgen_testgentx_N102,
      I2 => BU2_U0_G_TX_txgen_testgentx_data_reg(4),
      I3 => BU2_U0_G_TX_txgen_testgentx_data_reg_reg(36),
      O => BU2_U0_G_TX_txgen_testgentx_byte0(4)
    );
  BU2_U0_G_TX_txgen_testgentx_byte7_2_1 : LUT4
    generic map(
      INIT => X"FEBA"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgentx_N82,
      I1 => BU2_U0_G_TX_txgen_testgentx_N02,
      I2 => BU2_U0_G_TX_txgen_testgentx_data_reg(58),
      I3 => BU2_U0_G_TX_txgen_testgentx_data_reg(26),
      O => BU2_U0_G_TX_txgen_testgentx_byte7(2)
    );
  BU2_U0_G_TX_txgen_testgentx_byte7_0_1 : LUT4
    generic map(
      INIT => X"FEBA"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgentx_N82,
      I1 => BU2_U0_G_TX_txgen_testgentx_N02,
      I2 => BU2_U0_G_TX_txgen_testgentx_data_reg(56),
      I3 => BU2_U0_G_TX_txgen_testgentx_data_reg(24),
      O => BU2_U0_G_TX_txgen_testgentx_byte7(0)
    );
  BU2_U0_G_RX_rxgen_decode_and00011 : LUT4
    generic map(
      INIT => X"0008"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_decode_rx_errors_stage1(6),
      I1 => BU2_U0_G_RX_rxgen_decode_N66,
      I2 => BU2_U0_G_RX_rxgen_decode_terminate_flags(5),
      I3 => BU2_U0_G_RX_rxgen_decode_terminate_flags(4),
      O => BU2_U0_G_RX_rxgen_decode_and0001
    );
  BU2_U0_G_TX_txgen_testgenio_and00061 : LUT4
    generic map(
      INIT => X"0C04"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenio_min_pkt_len_reached_337,
      I1 => BU2_U0_G_TX_txgen_testgenio_tx_state_FFd3_269,
      I2 => BU2_U0_G_TX_txgen_testgenio_reg_max_346,
      I3 => BU2_U0_int_tx_data_avail(4),
      O => BU2_U0_G_TX_txgen_testgenio_and0006
    );
  BU2_U0_G_TX_txgen_testgenio_and00091 : LUT4
    generic map(
      INIT => X"0C04"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenio_min_pkt_len_reached_337,
      I1 => BU2_U0_G_TX_txgen_testgenio_tx_state_FFd3_269,
      I2 => BU2_U0_G_TX_txgen_testgenio_reg_max_346,
      I3 => BU2_U0_int_tx_data_avail(7),
      O => BU2_U0_G_TX_txgen_testgenio_and0009
    );
  BU2_U0_G_TX_txgen_testgenio_and00051 : LUT4
    generic map(
      INIT => X"0C04"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenio_min_pkt_len_reached_337,
      I1 => BU2_U0_G_TX_txgen_testgenio_tx_state_FFd3_269,
      I2 => BU2_U0_G_TX_txgen_testgenio_reg_max_346,
      I3 => BU2_U0_int_tx_data_avail(3),
      O => BU2_U0_G_TX_txgen_testgenio_and0005
    );
  BU2_U0_G_TX_txgen_testgenio_and00041 : LUT4
    generic map(
      INIT => X"0C04"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenio_min_pkt_len_reached_337,
      I1 => BU2_U0_G_TX_txgen_testgenio_tx_state_FFd3_269,
      I2 => BU2_U0_G_TX_txgen_testgenio_reg_max_346,
      I3 => BU2_U0_int_tx_data_avail(2),
      O => BU2_U0_G_TX_txgen_testgenio_and0004
    );
  BU2_U0_G_TX_txgen_testgenio_and00031 : LUT4
    generic map(
      INIT => X"0C04"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenio_min_pkt_len_reached_337,
      I1 => BU2_U0_G_TX_txgen_testgenio_tx_state_FFd3_269,
      I2 => BU2_U0_G_TX_txgen_testgenio_reg_max_346,
      I3 => BU2_U0_int_tx_data_avail(1),
      O => BU2_U0_G_TX_txgen_testgenio_and0003
    );
  BU2_U0_G_TX_txgen_testgenio_and00021 : LUT4
    generic map(
      INIT => X"0C04"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenio_min_pkt_len_reached_337,
      I1 => BU2_U0_G_TX_txgen_testgenio_tx_state_FFd3_269,
      I2 => BU2_U0_G_TX_txgen_testgenio_reg_max_346,
      I3 => BU2_U0_int_tx_data_avail(0),
      O => BU2_U0_G_TX_txgen_testgenio_and0002
    );
  BU2_U0_G_TX_txgen_testgenio_and00071 : LUT4
    generic map(
      INIT => X"0C04"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenio_min_pkt_len_reached_337,
      I1 => BU2_U0_G_TX_txgen_testgenio_tx_state_FFd3_269,
      I2 => BU2_U0_G_TX_txgen_testgenio_reg_max_346,
      I3 => BU2_U0_int_tx_data_avail(5),
      O => BU2_U0_G_TX_txgen_testgenio_and0007
    );
  BU2_U0_G_TX_txgen_testgenio_and00081 : LUT4
    generic map(
      INIT => X"0C04"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenio_min_pkt_len_reached_337,
      I1 => BU2_U0_G_TX_txgen_testgenio_tx_state_FFd3_269,
      I2 => BU2_U0_G_TX_txgen_testgenio_reg_max_346,
      I3 => BU2_U0_int_tx_data_avail(6),
      O => BU2_U0_G_TX_txgen_testgenio_and0008
    );
  BU2_U0_G_TX_txgen_testgenio_tx_state_FFd1_In2 : LUT4
    generic map(
      INIT => X"88F8"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenio_N811,
      I1 => BU2_U0_G_TX_txgen_testgenio_int_ifs_mode_304,
      I2 => BU2_U0_G_TX_txgen_testgenio_tx_state_FFd1_268,
      I3 => BU2_U0_G_TX_txgen_testgenio_ifs_reached,
      O => BU2_U0_G_TX_txgen_testgenio_tx_state_FFd1_In
    );
  BU2_U0_G_TX_txgen_testgenio_control_fm1 : LUT4
    generic map(
      INIT => X"0080"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenio_N141,
      I1 => BU2_U0_G_TX_txgen_testgenio_len(11),
      I2 => BU2_U0_G_TX_txgen_testgenio_len(3),
      I3 => BU2_U0_G_TX_txgen_testgenio_len(0),
      O => BU2_U0_G_TX_txgen_testgenio_control_fm
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_TX_CRC32_64_0141_xo_0_1 : LUT3
    generic map(
      INIT => X"96"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0252,
      I1 => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(52),
      I2 => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(57),
      O => BU2_U0_G_TX_txgen_testgenframe_crcgen_TX_CRC32_64_0141_xo_0_Q
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_TX_CRC32_64_0109_xo_1_1 : LUT3
    generic map(
      INIT => X"96"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0164,
      I1 => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(52),
      I2 => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(57),
      O => BU2_U0_G_TX_txgen_testgenframe_crcgen_TX_CRC32_64_0109_xo_1_Q
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_TX_CRC32_64_0132_xo_1_1 : LUT3
    generic map(
      INIT => X"96"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0230,
      I1 => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(11),
      I2 => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(9),
      O => BU2_U0_G_TX_txgen_testgenframe_crcgen_TX_CRC32_64_0132_xo_1_Q
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_TX_CRC32_64_0118_xo_0_1 : LUT3
    generic map(
      INIT => X"96"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0155,
      I1 => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(16),
      I2 => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(24),
      O => BU2_U0_G_TX_txgen_testgenframe_crcgen_TX_CRC32_64_0118_xo_0_Q
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_TX_CRC32_64_0152_xo_1_1 : LUT3
    generic map(
      INIT => X"96"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0292,
      I1 => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(21),
      I2 => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(8),
      O => BU2_U0_G_TX_txgen_testgenframe_crcgen_TX_CRC32_64_0152_xo(1)
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_TX_CRC32_64_01_xo_3_1 : LUT3
    generic map(
      INIT => X"96"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(33),
      I1 => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(58),
      I2 => BU2_U0_G_TX_txgen_testgenframe_crcgen_TX_CRC32_64_01_xo(2),
      O => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0019
    );
  BU2_U0_G_RX_rxgen_calculate_crc_rx_crc32_64_0116_xo_0_1 : LUT3
    generic map(
      INIT => X"96"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_calculate_crc_xor0217,
      I1 => BU2_U0_G_RX_rxgen_decode_crc_data(52),
      I2 => BU2_U0_G_RX_rxgen_decode_crc_data(57),
      O => BU2_U0_G_RX_rxgen_calculate_crc_rx_crc32_64_0116_xo_0_Q
    );
  BU2_U0_G_RX_rxgen_calculate_crc_rx_crc32_64_087_xo_1_1 : LUT3
    generic map(
      INIT => X"96"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_calculate_crc_xor0129,
      I1 => BU2_U0_G_RX_rxgen_decode_crc_data(52),
      I2 => BU2_U0_G_RX_rxgen_decode_crc_data(57),
      O => BU2_U0_G_RX_rxgen_calculate_crc_rx_crc32_64_087_xo_1_Q
    );
  BU2_U0_G_RX_rxgen_calculate_crc_rx_crc32_64_0105_xo_1_1 : LUT3
    generic map(
      INIT => X"96"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_calculate_crc_xor0195,
      I1 => BU2_U0_G_RX_rxgen_decode_crc_data(11),
      I2 => BU2_U0_G_RX_rxgen_decode_crc_data(9),
      O => BU2_U0_G_RX_rxgen_calculate_crc_rx_crc32_64_0105_xo_1_Q
    );
  BU2_U0_G_RX_rxgen_calculate_crc_rx_crc32_64_0126_xo_1_1 : LUT3
    generic map(
      INIT => X"96"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_calculate_crc_xor0257,
      I1 => BU2_U0_G_RX_rxgen_decode_crc_data(21),
      I2 => BU2_U0_G_RX_rxgen_decode_crc_data(8),
      O => BU2_U0_G_RX_rxgen_calculate_crc_rx_crc32_64_0126_xo(1)
    );
  BU2_U0_G_FLOWCONTROL_flwctrl_tx_data_out_16_1 : LUT4
    generic map(
      INIT => X"88F8"
    )
    port map (
      I0 => BU2_U0_G_FLOWCONTROL_flwctrl_tx_N31,
      I1 => BU2_U0_G_FLOWCONTROL_flwctrl_tx_pause_source_held(32),
      I2 => BU2_U0_G_FLOWCONTROL_flwctrl_tx_data_int(16),
      I3 => BU2_U0_G_FLOWCONTROL_flwctrl_tx_mux_control_state_FFd2_258,
      O => BU2_U0_int_tx_data(16)
    );
  BU2_U0_G_FLOWCONTROL_flwctrl_tx_data_out_18_1 : LUT4
    generic map(
      INIT => X"88F8"
    )
    port map (
      I0 => BU2_U0_G_FLOWCONTROL_flwctrl_tx_N31,
      I1 => BU2_U0_G_FLOWCONTROL_flwctrl_tx_pause_source_held(34),
      I2 => BU2_U0_G_FLOWCONTROL_flwctrl_tx_data_int(18),
      I3 => BU2_U0_G_FLOWCONTROL_flwctrl_tx_mux_control_state_FFd2_258,
      O => BU2_U0_int_tx_data(18)
    );
  BU2_U0_G_FLOWCONTROL_flwctrl_tx_data_out_19_1 : LUT4
    generic map(
      INIT => X"88F8"
    )
    port map (
      I0 => BU2_U0_G_FLOWCONTROL_flwctrl_tx_N31,
      I1 => BU2_U0_G_FLOWCONTROL_flwctrl_tx_pause_source_held(35),
      I2 => BU2_U0_G_FLOWCONTROL_flwctrl_tx_data_int(19),
      I3 => BU2_U0_G_FLOWCONTROL_flwctrl_tx_mux_control_state_FFd2_258,
      O => BU2_U0_int_tx_data(19)
    );
  BU2_U0_G_FLOWCONTROL_flwctrl_tx_data_out_20_1 : LUT4
    generic map(
      INIT => X"88F8"
    )
    port map (
      I0 => BU2_U0_G_FLOWCONTROL_flwctrl_tx_N31,
      I1 => BU2_U0_G_FLOWCONTROL_flwctrl_tx_pause_source_held(36),
      I2 => BU2_U0_G_FLOWCONTROL_flwctrl_tx_data_int(20),
      I3 => BU2_U0_G_FLOWCONTROL_flwctrl_tx_mux_control_state_FFd2_258,
      O => BU2_U0_int_tx_data(20)
    );
  BU2_U0_G_FLOWCONTROL_flwctrl_tx_data_out_24_1 : LUT4
    generic map(
      INIT => X"88F8"
    )
    port map (
      I0 => BU2_U0_G_FLOWCONTROL_flwctrl_tx_N31,
      I1 => BU2_U0_G_FLOWCONTROL_flwctrl_tx_pause_source_held(40),
      I2 => BU2_U0_G_FLOWCONTROL_flwctrl_tx_data_int(24),
      I3 => BU2_U0_G_FLOWCONTROL_flwctrl_tx_mux_control_state_FFd2_258,
      O => BU2_U0_int_tx_data(24)
    );
  BU2_U0_G_FLOWCONTROL_flwctrl_tx_data_out_21_1 : LUT4
    generic map(
      INIT => X"88F8"
    )
    port map (
      I0 => BU2_U0_G_FLOWCONTROL_flwctrl_tx_N31,
      I1 => BU2_U0_G_FLOWCONTROL_flwctrl_tx_pause_source_held(37),
      I2 => BU2_U0_G_FLOWCONTROL_flwctrl_tx_data_int(21),
      I3 => BU2_U0_G_FLOWCONTROL_flwctrl_tx_mux_control_state_FFd2_258,
      O => BU2_U0_int_tx_data(21)
    );
  BU2_U0_G_FLOWCONTROL_flwctrl_tx_data_out_25_1 : LUT4
    generic map(
      INIT => X"88F8"
    )
    port map (
      I0 => BU2_U0_G_FLOWCONTROL_flwctrl_tx_N31,
      I1 => BU2_U0_G_FLOWCONTROL_flwctrl_tx_pause_source_held(41),
      I2 => BU2_U0_G_FLOWCONTROL_flwctrl_tx_data_int(25),
      I3 => BU2_U0_G_FLOWCONTROL_flwctrl_tx_mux_control_state_FFd2_258,
      O => BU2_U0_int_tx_data(25)
    );
  BU2_U0_G_FLOWCONTROL_flwctrl_tx_data_out_26_1 : LUT4
    generic map(
      INIT => X"88F8"
    )
    port map (
      I0 => BU2_U0_G_FLOWCONTROL_flwctrl_tx_N31,
      I1 => BU2_U0_G_FLOWCONTROL_flwctrl_tx_pause_source_held(42),
      I2 => BU2_U0_G_FLOWCONTROL_flwctrl_tx_data_int(26),
      I3 => BU2_U0_G_FLOWCONTROL_flwctrl_tx_mux_control_state_FFd2_258,
      O => BU2_U0_int_tx_data(26)
    );
  BU2_U0_G_FLOWCONTROL_flwctrl_tx_data_out_27_1 : LUT4
    generic map(
      INIT => X"88F8"
    )
    port map (
      I0 => BU2_U0_G_FLOWCONTROL_flwctrl_tx_N31,
      I1 => BU2_U0_G_FLOWCONTROL_flwctrl_tx_pause_source_held(43),
      I2 => BU2_U0_G_FLOWCONTROL_flwctrl_tx_data_int(27),
      I3 => BU2_U0_G_FLOWCONTROL_flwctrl_tx_mux_control_state_FFd2_258,
      O => BU2_U0_int_tx_data(27)
    );
  BU2_U0_G_FLOWCONTROL_flwctrl_tx_data_out_28_1 : LUT4
    generic map(
      INIT => X"88F8"
    )
    port map (
      I0 => BU2_U0_G_FLOWCONTROL_flwctrl_tx_N31,
      I1 => BU2_U0_G_FLOWCONTROL_flwctrl_tx_pause_source_held(44),
      I2 => BU2_U0_G_FLOWCONTROL_flwctrl_tx_data_int(28),
      I3 => BU2_U0_G_FLOWCONTROL_flwctrl_tx_mux_control_state_FFd2_258,
      O => BU2_U0_int_tx_data(28)
    );
  BU2_U0_G_FLOWCONTROL_flwctrl_tx_data_out_29_1 : LUT4
    generic map(
      INIT => X"88F8"
    )
    port map (
      I0 => BU2_U0_G_FLOWCONTROL_flwctrl_tx_N31,
      I1 => BU2_U0_G_FLOWCONTROL_flwctrl_tx_pause_source_held(45),
      I2 => BU2_U0_G_FLOWCONTROL_flwctrl_tx_data_int(29),
      I3 => BU2_U0_G_FLOWCONTROL_flwctrl_tx_mux_control_state_FFd2_258,
      O => BU2_U0_int_tx_data(29)
    );
  BU2_U0_G_FLOWCONTROL_flwctrl_tx_data_out_30_1 : LUT4
    generic map(
      INIT => X"88F8"
    )
    port map (
      I0 => BU2_U0_G_FLOWCONTROL_flwctrl_tx_N31,
      I1 => BU2_U0_G_FLOWCONTROL_flwctrl_tx_pause_source_held(46),
      I2 => BU2_U0_G_FLOWCONTROL_flwctrl_tx_data_int(30),
      I3 => BU2_U0_G_FLOWCONTROL_flwctrl_tx_mux_control_state_FFd2_258,
      O => BU2_U0_int_tx_data(30)
    );
  BU2_U0_G_FLOWCONTROL_flwctrl_tx_data_out_31_1 : LUT4
    generic map(
      INIT => X"88F8"
    )
    port map (
      I0 => BU2_N6646,
      I1 => BU2_U0_G_FLOWCONTROL_flwctrl_tx_pause_source_held(47),
      I2 => BU2_U0_G_FLOWCONTROL_flwctrl_tx_data_int(31),
      I3 => BU2_U0_G_FLOWCONTROL_flwctrl_tx_mux_control_state_FFd2_258,
      O => BU2_U0_int_tx_data(31)
    );
  BU2_U0_G_FLOWCONTROL_flwctrl_tx_data_out_48_1 : LUT4
    generic map(
      INIT => X"88F8"
    )
    port map (
      I0 => BU2_U0_G_FLOWCONTROL_flwctrl_tx_N21,
      I1 => BU2_U0_G_FLOWCONTROL_flwctrl_tx_pause_source_held(0),
      I2 => BU2_U0_G_FLOWCONTROL_flwctrl_tx_data_int(48),
      I3 => BU2_U0_G_FLOWCONTROL_flwctrl_tx_mux_control_state_FFd2_258,
      O => BU2_U0_int_tx_data(48)
    );
  BU2_U0_G_FLOWCONTROL_flwctrl_tx_data_out_49_1 : LUT4
    generic map(
      INIT => X"88F8"
    )
    port map (
      I0 => BU2_U0_G_FLOWCONTROL_flwctrl_tx_N21,
      I1 => BU2_U0_G_FLOWCONTROL_flwctrl_tx_pause_source_held(1),
      I2 => BU2_U0_G_FLOWCONTROL_flwctrl_tx_data_int(49),
      I3 => BU2_U0_G_FLOWCONTROL_flwctrl_tx_mux_control_state_FFd2_258,
      O => BU2_U0_int_tx_data(49)
    );
  BU2_U0_G_FLOWCONTROL_flwctrl_tx_data_out_50_1 : LUT4
    generic map(
      INIT => X"88F8"
    )
    port map (
      I0 => BU2_U0_G_FLOWCONTROL_flwctrl_tx_N21,
      I1 => BU2_U0_G_FLOWCONTROL_flwctrl_tx_pause_source_held(2),
      I2 => BU2_U0_G_FLOWCONTROL_flwctrl_tx_data_int(50),
      I3 => BU2_U0_G_FLOWCONTROL_flwctrl_tx_mux_control_state_FFd2_258,
      O => BU2_U0_int_tx_data(50)
    );
  BU2_U0_G_FLOWCONTROL_flwctrl_tx_data_out_51_1 : LUT4
    generic map(
      INIT => X"88F8"
    )
    port map (
      I0 => BU2_U0_G_FLOWCONTROL_flwctrl_tx_N21,
      I1 => BU2_U0_G_FLOWCONTROL_flwctrl_tx_pause_source_held(3),
      I2 => BU2_U0_G_FLOWCONTROL_flwctrl_tx_data_int(51),
      I3 => BU2_U0_G_FLOWCONTROL_flwctrl_tx_mux_control_state_FFd2_258,
      O => BU2_U0_int_tx_data(51)
    );
  BU2_U0_G_FLOWCONTROL_flwctrl_tx_data_out_52_1 : LUT4
    generic map(
      INIT => X"88F8"
    )
    port map (
      I0 => BU2_U0_G_FLOWCONTROL_flwctrl_tx_N21,
      I1 => BU2_U0_G_FLOWCONTROL_flwctrl_tx_pause_source_held(4),
      I2 => BU2_U0_G_FLOWCONTROL_flwctrl_tx_data_int(52),
      I3 => BU2_U0_G_FLOWCONTROL_flwctrl_tx_mux_control_state_FFd2_258,
      O => BU2_U0_int_tx_data(52)
    );
  BU2_U0_G_FLOWCONTROL_flwctrl_tx_data_out_53_1 : LUT4
    generic map(
      INIT => X"88F8"
    )
    port map (
      I0 => BU2_U0_G_FLOWCONTROL_flwctrl_tx_N21,
      I1 => BU2_U0_G_FLOWCONTROL_flwctrl_tx_pause_source_held(5),
      I2 => BU2_U0_G_FLOWCONTROL_flwctrl_tx_data_int(53),
      I3 => BU2_U0_G_FLOWCONTROL_flwctrl_tx_mux_control_state_FFd2_258,
      O => BU2_U0_int_tx_data(53)
    );
  BU2_U0_G_FLOWCONTROL_flwctrl_tx_data_out_54_1 : LUT4
    generic map(
      INIT => X"88F8"
    )
    port map (
      I0 => BU2_U0_G_FLOWCONTROL_flwctrl_tx_N21,
      I1 => BU2_U0_G_FLOWCONTROL_flwctrl_tx_pause_source_held(6),
      I2 => BU2_U0_G_FLOWCONTROL_flwctrl_tx_data_int(54),
      I3 => BU2_U0_G_FLOWCONTROL_flwctrl_tx_mux_control_state_FFd2_258,
      O => BU2_U0_int_tx_data(54)
    );
  BU2_U0_G_FLOWCONTROL_flwctrl_tx_data_out_55_1 : LUT4
    generic map(
      INIT => X"88F8"
    )
    port map (
      I0 => BU2_U0_G_FLOWCONTROL_flwctrl_tx_N21,
      I1 => BU2_U0_G_FLOWCONTROL_flwctrl_tx_pause_source_held(7),
      I2 => BU2_U0_G_FLOWCONTROL_flwctrl_tx_data_int(55),
      I3 => BU2_U0_G_FLOWCONTROL_flwctrl_tx_mux_control_state_FFd2_258,
      O => BU2_U0_int_tx_data(55)
    );
  BU2_U0_G_FLOWCONTROL_flwctrl_tx_data_out_58_1 : LUT4
    generic map(
      INIT => X"88F8"
    )
    port map (
      I0 => BU2_U0_G_FLOWCONTROL_flwctrl_tx_N21,
      I1 => BU2_U0_G_FLOWCONTROL_flwctrl_tx_pause_source_held(10),
      I2 => BU2_U0_G_FLOWCONTROL_flwctrl_tx_data_int(58),
      I3 => BU2_U0_G_FLOWCONTROL_flwctrl_tx_mux_control_state_FFd2_258,
      O => BU2_U0_int_tx_data(58)
    );
  BU2_U0_G_FLOWCONTROL_flwctrl_tx_data_out_57_1 : LUT4
    generic map(
      INIT => X"88F8"
    )
    port map (
      I0 => BU2_U0_G_FLOWCONTROL_flwctrl_tx_N21,
      I1 => BU2_U0_G_FLOWCONTROL_flwctrl_tx_pause_source_held(9),
      I2 => BU2_U0_G_FLOWCONTROL_flwctrl_tx_data_int(57),
      I3 => BU2_U0_G_FLOWCONTROL_flwctrl_tx_mux_control_state_FFd2_258,
      O => BU2_U0_int_tx_data(57)
    );
  BU2_U0_G_FLOWCONTROL_flwctrl_tx_data_out_59_1 : LUT4
    generic map(
      INIT => X"88F8"
    )
    port map (
      I0 => BU2_U0_G_FLOWCONTROL_flwctrl_tx_N21,
      I1 => BU2_U0_G_FLOWCONTROL_flwctrl_tx_pause_source_held(11),
      I2 => BU2_U0_G_FLOWCONTROL_flwctrl_tx_data_int(59),
      I3 => BU2_U0_G_FLOWCONTROL_flwctrl_tx_mux_control_state_FFd2_258,
      O => BU2_U0_int_tx_data(59)
    );
  BU2_U0_G_FLOWCONTROL_flwctrl_tx_data_out_60_1 : LUT4
    generic map(
      INIT => X"88F8"
    )
    port map (
      I0 => BU2_U0_G_FLOWCONTROL_flwctrl_tx_N21,
      I1 => BU2_U0_G_FLOWCONTROL_flwctrl_tx_pause_source_held(12),
      I2 => BU2_U0_G_FLOWCONTROL_flwctrl_tx_data_int(60),
      I3 => BU2_U0_G_FLOWCONTROL_flwctrl_tx_mux_control_state_FFd2_258,
      O => BU2_U0_int_tx_data(60)
    );
  BU2_U0_G_FLOWCONTROL_flwctrl_tx_data_out_61_1 : LUT4
    generic map(
      INIT => X"88F8"
    )
    port map (
      I0 => BU2_U0_G_FLOWCONTROL_flwctrl_tx_N21,
      I1 => BU2_U0_G_FLOWCONTROL_flwctrl_tx_pause_source_held(13),
      I2 => BU2_U0_G_FLOWCONTROL_flwctrl_tx_data_int(61),
      I3 => BU2_U0_G_FLOWCONTROL_flwctrl_tx_mux_control_state_FFd2_258,
      O => BU2_U0_int_tx_data(61)
    );
  BU2_U0_G_FLOWCONTROL_flwctrl_tx_data_out_62_1 : LUT4
    generic map(
      INIT => X"88F8"
    )
    port map (
      I0 => BU2_N6645,
      I1 => BU2_U0_G_FLOWCONTROL_flwctrl_tx_pause_source_held(14),
      I2 => BU2_U0_G_FLOWCONTROL_flwctrl_tx_data_int(62),
      I3 => BU2_U0_G_FLOWCONTROL_flwctrl_tx_mux_control_state_FFd2_258,
      O => BU2_U0_int_tx_data(62)
    );
  BU2_U0_G_FLOWCONTROL_flwctrl_tx_data_out_63_1 : LUT4
    generic map(
      INIT => X"88F8"
    )
    port map (
      I0 => BU2_U0_G_FLOWCONTROL_flwctrl_tx_N21,
      I1 => BU2_U0_G_FLOWCONTROL_flwctrl_tx_pause_source_held(15),
      I2 => BU2_U0_G_FLOWCONTROL_flwctrl_tx_data_int(63),
      I3 => BU2_U0_G_FLOWCONTROL_flwctrl_tx_mux_control_state_FFd2_258,
      O => BU2_U0_int_tx_data(63)
    );
  BU2_U0_G_RX_rxgen_calculate_crc_rx_crc32_64_09_xo_3_1 : LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_calculate_crc_xor0214,
      I1 => BU2_U0_G_RX_rxgen_calculate_crc_xor0220,
      I2 => BU2_U0_G_RX_rxgen_calculate_crc_xor0222,
      I3 => BU2_U0_G_RX_rxgen_calculate_crc_xor0227,
      O => BU2_U0_G_RX_rxgen_calculate_crc_rx_crc32_64_09_xo(3)
    );
  BU2_U0_G_RX_rxgen_calculate_crc_rx_crc32_64_0_xo_2_1 : LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_calculate_crc_xor0111,
      I1 => BU2_U0_G_RX_rxgen_calculate_crc_xor0141,
      I2 => BU2_U0_G_RX_rxgen_calculate_crc_xor0146,
      I3 => BU2_U0_G_RX_rxgen_calculate_crc_xor0147,
      O => BU2_U0_G_RX_rxgen_calculate_crc_rx_crc32_64_0_xo(2)
    );
  BU2_U0_G_RX_rxgen_calculate_crc_rx_crc32_64_0_xo_3_1 : LUT3
    generic map(
      INIT => X"96"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_decode_crc_data(33),
      I1 => BU2_U0_G_RX_rxgen_decode_crc_data(58),
      I2 => BU2_U0_G_RX_rxgen_calculate_crc_rx_crc32_64_0_xo(2),
      O => BU2_U0_G_RX_rxgen_calculate_crc_xor0019
    );
  BU2_U0_G_RX_rxgen_decode_and005111 : LUT3
    generic map(
      INIT => X"02"
    )
    port map (
      I0 => BU2_N6647,
      I1 => BU2_U0_G_RX_rxgen_decode_terminate_flags(2),
      I2 => BU2_U0_G_RX_rxgen_decode_terminate_flags(3),
      O => BU2_U0_G_RX_rxgen_decode_N66
    );
  BU2_U0_G_RX_rxgen_decode_and00001 : LUT3
    generic map(
      INIT => X"20"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_decode_N66,
      I1 => BU2_U0_G_RX_rxgen_decode_terminate_flags(4),
      I2 => BU2_U0_G_RX_rxgen_decode_rx_errors_stage1(5),
      O => BU2_U0_G_RX_rxgen_decode_and0000
    );
  BU2_U0_G_RX_rxgen_decode_and00271 : LUT3
    generic map(
      INIT => X"C8"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_decode_crc_bytes_valid(7),
      I1 => BU2_U0_G_RX_rxgen_decode_N66,
      I2 => BU2_U0_G_RX_rxgen_frame_start_reg2_233,
      O => BU2_U0_G_RX_rxgen_decode_and0027
    );
  BU2_U0_G_RX_rxgen_synchronise_and00001 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_synchronise_ifg_lower_ok_216,
      I1 => BU2_U0_G_RX_rxgen_synchronise_N01,
      O => BU2_U0_G_RX_rxgen_synchronise_and0000
    );
  BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_pause_tx_pause_control_i_mux00021 : LUT2
    generic map(
      INIT => X"7"
    )
    port map (
      I0 => BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_pause_tx_pause_control_i_cmp_eq0001,
      I1 => BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_pause_tx_pause_control_i_pause_status_int_254,
      O => BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_pause_tx_pause_control_i_mux0002
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_Mxor_xor0176_Result1 : LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(32),
      I1 => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(41),
      I2 => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(50),
      I3 => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(54),
      O => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0176
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_TX_CRC32_64_0151_xo_0_1 : LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(14),
      I1 => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(17),
      I2 => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(30),
      I3 => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(7),
      O => BU2_U0_G_TX_txgen_testgenframe_crcgen_TX_CRC32_64_0151_xo_0_Q
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_TX_CRC32_64_0106_xo_0_1 : LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(14),
      I1 => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(17),
      I2 => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(26),
      I3 => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(4),
      O => BU2_U0_G_TX_txgen_testgenframe_crcgen_TX_CRC32_64_0106_xo_0_Q
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_Mxor_xor0181_Result1 : LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(36),
      I1 => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(40),
      I2 => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(45),
      I3 => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(49),
      O => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0181
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_TX_CRC32_64_059_xo_1_1 : LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(13),
      I1 => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(16),
      I2 => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(6),
      I3 => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(9),
      O => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0206
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_TX_CRC32_64_054_xo_1_1 : LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(27),
      I1 => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(3),
      I2 => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(5),
      I3 => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(8),
      O => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0178
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_TX_CRC32_64_077_xo_2_1 : LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(0),
      I1 => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(16),
      I2 => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(29),
      I3 => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(3),
      O => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0292
    );
  BU2_U0_G_RX_rxgen_calculate_crc_Mxor_xor0141_Result1 : LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_decode_crc_data(32),
      I1 => BU2_U0_G_RX_rxgen_decode_crc_data(41),
      I2 => BU2_U0_G_RX_rxgen_decode_crc_data(50),
      I3 => BU2_U0_G_RX_rxgen_decode_crc_data(54),
      O => BU2_U0_G_RX_rxgen_calculate_crc_xor0141
    );
  BU2_U0_G_RX_rxgen_calculate_crc_Mxor_xor0146_Result1 : LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_decode_crc_data(36),
      I1 => BU2_U0_G_RX_rxgen_decode_crc_data(40),
      I2 => BU2_U0_G_RX_rxgen_decode_crc_data(45),
      I3 => BU2_U0_G_RX_rxgen_decode_crc_data(49),
      O => BU2_U0_G_RX_rxgen_calculate_crc_xor0146
    );
  BU2_U0_G_RX_rxgen_calculate_crc_rx_crc32_64_034_xo_1_1 : LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_decode_crc_data(13),
      I1 => BU2_U0_G_RX_rxgen_decode_crc_data(16),
      I2 => BU2_U0_G_RX_rxgen_decode_crc_data(6),
      I3 => BU2_U0_G_RX_rxgen_decode_crc_data(9),
      O => BU2_U0_G_RX_rxgen_calculate_crc_xor0171
    );
  BU2_U0_G_RX_rxgen_calculate_crc_rx_crc32_64_029_xo_1_1 : LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_decode_crc_data(27),
      I1 => BU2_U0_G_RX_rxgen_decode_crc_data(3),
      I2 => BU2_U0_G_RX_rxgen_decode_crc_data(5),
      I3 => BU2_U0_G_RX_rxgen_decode_crc_data(8),
      O => BU2_U0_G_RX_rxgen_calculate_crc_xor0143
    );
  BU2_U0_G_RX_rxgen_calculate_crc_rx_crc32_64_054_xo_2_1 : LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_decode_crc_data(0),
      I1 => BU2_U0_G_RX_rxgen_decode_crc_data(16),
      I2 => BU2_U0_G_RX_rxgen_decode_crc_data(29),
      I3 => BU2_U0_G_RX_rxgen_decode_crc_data(3),
      O => BU2_U0_G_RX_rxgen_calculate_crc_xor0257
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_TX_CRC32_64_0154_xo_5_1 : LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crcgen_seta(4),
      I1 => BU2_U0_G_TX_txgen_testgenframe_crcgen_setb(4),
      I2 => BU2_U0_G_TX_txgen_testgenframe_crcgen_reg1(15),
      I3 => BU2_U0_G_TX_txgen_testgenframe_crcgen_reg1(16),
      O => BU2_U0_G_TX_txgen_testgenframe_crcgen_TX_CRC32_64_0154_xo_5_Q
    );
  BU2_U0_G_RX_rxgen_decode_and0013111 : LUT4
    generic map(
      INIT => X"8000"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_synchronise_rxd_out(62),
      I1 => BU2_U0_G_RX_rxgen_synchronise_rxd_out(63),
      I2 => BU2_U0_G_RX_rxgen_synchronise_rxd_out(58),
      I3 => BU2_U0_G_RX_rxgen_synchronise_rxd_out(60),
      O => BU2_U0_G_RX_rxgen_decode_N63
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_Mxor_xor0270_Result1 : LUT3
    generic map(
      INIT => X"96"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(16),
      I1 => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(24),
      I2 => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(3),
      O => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0270
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_Mxor_xor0266_Result1 : LUT3
    generic map(
      INIT => X"96"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(38),
      I1 => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(41),
      I2 => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(55),
      O => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0266
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_Mxor_xor0184_Result1 : LUT3
    generic map(
      INIT => X"96"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(32),
      I1 => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(37),
      I2 => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(44),
      O => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0184
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_Mxor_xor0159_Result1 : LUT3
    generic map(
      INIT => X"96"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(41),
      I1 => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(44),
      I2 => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(50),
      O => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0159
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_TX_CRC32_64_016_xo_0_1 : LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crcgen_reg1(24),
      I1 => BU2_U0_G_TX_txgen_testgenframe_crcgen_reg1(2),
      I2 => BU2_U0_G_TX_txgen_testgenframe_crcgen_reg1(12),
      O => BU2_U0_G_TX_txgen_testgenframe_crcgen_TX_CRC32_64_016_xo_0_Q
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_Mxor_xor0314_Result1 : LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crcgen_reg1(6),
      I1 => BU2_U0_G_TX_txgen_testgenframe_crcgen_reg1(8),
      I2 => BU2_U0_G_TX_txgen_testgenframe_crcgen_reg1(27),
      O => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0314
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_Mxor_xor0225_Result1 : LUT3
    generic map(
      INIT => X"96"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(13),
      I1 => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(3),
      I2 => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(6),
      O => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0225
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_Mxor_xor0264_Result1 : LUT3
    generic map(
      INIT => X"96"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(14),
      I1 => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(16),
      I2 => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(3),
      O => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0264
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_Mxor_xor0164_Result1 : LUT3
    generic map(
      INIT => X"96"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(37),
      I1 => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(40),
      I2 => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(46),
      O => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0164
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_Mxor_xor0207_Result1 : LUT3
    generic map(
      INIT => X"96"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(20),
      I1 => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(5),
      I2 => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(8),
      O => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0207
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_TX_CRC32_64_069_xo_1_1 : LUT3
    generic map(
      INIT => X"96"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(40),
      I1 => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(53),
      I2 => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(60),
      O => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0272
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_TX_CRC32_64_067_xo_1_1 : LUT3
    generic map(
      INIT => X"96"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(33),
      I1 => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(34),
      I2 => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(61),
      O => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0252
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_TX_CRC32_64_060_xo_1_1 : LUT3
    generic map(
      INIT => X"96"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(10),
      I1 => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(30),
      I2 => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(8),
      O => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0230
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_TX_CRC32_64_045_xo_1_1 : LUT3
    generic map(
      INIT => X"96"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(10),
      I1 => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(19),
      I2 => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(2),
      O => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0155
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_TX_CRC32_64_0101_xo_1_1 : LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crcgen_reg1(26),
      I1 => BU2_U0_G_TX_txgen_testgenframe_crcgen_reg1(5),
      I2 => BU2_U0_G_TX_txgen_testgenframe_crcgen_reg1(21),
      O => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0441
    );
  BU2_U0_G_RX_rxgen_calculate_crc_Mxor_xor0149_Result1 : LUT3
    generic map(
      INIT => X"96"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_decode_crc_data(32),
      I1 => BU2_U0_G_RX_rxgen_decode_crc_data(37),
      I2 => BU2_U0_G_RX_rxgen_decode_crc_data(44),
      O => BU2_U0_G_RX_rxgen_calculate_crc_xor0149
    );
  BU2_U0_G_RX_rxgen_calculate_crc_Mxor_xor0231_Result1 : LUT3
    generic map(
      INIT => X"96"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_decode_crc_data(38),
      I1 => BU2_U0_G_RX_rxgen_decode_crc_data(41),
      I2 => BU2_U0_G_RX_rxgen_decode_crc_data(55),
      O => BU2_U0_G_RX_rxgen_calculate_crc_xor0231
    );
  BU2_U0_G_RX_rxgen_calculate_crc_Mxor_xor0124_Result1 : LUT3
    generic map(
      INIT => X"96"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_decode_crc_data(41),
      I1 => BU2_U0_G_RX_rxgen_decode_crc_data(44),
      I2 => BU2_U0_G_RX_rxgen_decode_crc_data(50),
      O => BU2_U0_G_RX_rxgen_calculate_crc_xor0124
    );
  BU2_U0_G_RX_rxgen_calculate_crc_Mxor_xor0108_Result1 : LUT3
    generic map(
      INIT => X"96"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_decode_crc_data(23),
      I1 => BU2_U0_G_RX_rxgen_decode_crc_data(25),
      I2 => BU2_U0_G_RX_rxgen_decode_crc_data(4),
      O => BU2_U0_G_RX_rxgen_calculate_crc_xor0108
    );
  BU2_U0_G_RX_rxgen_calculate_crc_rx_crc32_64_012_xo_0_1 : LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_calculate_crc_reg1(24),
      I1 => BU2_U0_G_RX_rxgen_calculate_crc_reg1(2),
      I2 => BU2_U0_G_RX_rxgen_calculate_crc_reg1(12),
      O => BU2_U0_G_RX_rxgen_calculate_crc_rx_crc32_64_012_xo_0_Q
    );
  BU2_U0_G_RX_rxgen_calculate_crc_Mxor_xor0229_Result1 : LUT3
    generic map(
      INIT => X"96"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_decode_crc_data(14),
      I1 => BU2_U0_G_RX_rxgen_decode_crc_data(16),
      I2 => BU2_U0_G_RX_rxgen_decode_crc_data(3),
      O => BU2_U0_G_RX_rxgen_calculate_crc_xor0229
    );
  BU2_U0_G_RX_rxgen_calculate_crc_Mxor_xor0190_Result1 : LUT3
    generic map(
      INIT => X"96"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_decode_crc_data(13),
      I1 => BU2_U0_G_RX_rxgen_decode_crc_data(3),
      I2 => BU2_U0_G_RX_rxgen_decode_crc_data(6),
      O => BU2_U0_G_RX_rxgen_calculate_crc_xor0190
    );
  BU2_U0_G_RX_rxgen_calculate_crc_Mxor_xor0129_Result1 : LUT3
    generic map(
      INIT => X"96"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_decode_crc_data(37),
      I1 => BU2_U0_G_RX_rxgen_decode_crc_data(40),
      I2 => BU2_U0_G_RX_rxgen_decode_crc_data(46),
      O => BU2_U0_G_RX_rxgen_calculate_crc_xor0129
    );
  BU2_U0_G_RX_rxgen_calculate_crc_rx_crc32_64_050_xo_1_1 : LUT3
    generic map(
      INIT => X"96"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_decode_crc_data(40),
      I1 => BU2_U0_G_RX_rxgen_decode_crc_data(53),
      I2 => BU2_U0_G_RX_rxgen_decode_crc_data(60),
      O => BU2_U0_G_RX_rxgen_calculate_crc_xor0237
    );
  BU2_U0_G_RX_rxgen_calculate_crc_Mxor_xor0172_Result1 : LUT3
    generic map(
      INIT => X"96"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_decode_crc_data(20),
      I1 => BU2_U0_G_RX_rxgen_decode_crc_data(5),
      I2 => BU2_U0_G_RX_rxgen_decode_crc_data(8),
      O => BU2_U0_G_RX_rxgen_calculate_crc_xor0172
    );
  BU2_U0_G_RX_rxgen_calculate_crc_rx_crc32_64_045_xo_1_1 : LUT3
    generic map(
      INIT => X"96"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_decode_crc_data(33),
      I1 => BU2_U0_G_RX_rxgen_decode_crc_data(34),
      I2 => BU2_U0_G_RX_rxgen_decode_crc_data(61),
      O => BU2_U0_G_RX_rxgen_calculate_crc_xor0217
    );
  BU2_U0_G_RX_rxgen_calculate_crc_rx_crc32_64_041_xo_1_1 : LUT3
    generic map(
      INIT => X"96"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_decode_crc_data(10),
      I1 => BU2_U0_G_RX_rxgen_decode_crc_data(30),
      I2 => BU2_U0_G_RX_rxgen_decode_crc_data(8),
      O => BU2_U0_G_RX_rxgen_calculate_crc_xor0195
    );
  BU2_U0_G_RX_rxgen_calculate_crc_rx_crc32_64_076_xo_1_1 : LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_calculate_crc_reg1(26),
      I1 => BU2_U0_G_RX_rxgen_calculate_crc_reg1(5),
      I2 => BU2_U0_G_RX_rxgen_calculate_crc_reg1(21),
      O => BU2_U0_G_RX_rxgen_calculate_crc_xor0359
    );
  BU2_U0_G_TX_txgen_testgenio_xor00811 : LUT3
    generic map(
      INIT => X"20"
    )
    port map (
      I0 => NlwRenamedSig_OI_tx_statistics_vector_19_Q,
      I1 => BU2_U0_G_TX_txgen_testgenio_int_crc_mode_300,
      I2 => BU2_U0_G_TX_txgen_testgenio_reg_reg_reg_max_305,
      O => BU2_U0_G_TX_txgen_testgenio_xor0081
    );
  BU2_U0_G_TX_txgen_testgentx_byte7_1_411 : LUT3
    generic map(
      INIT => X"80"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgentx_enablepreamble_4_Q,
      I1 => BU2_U0_G_TX_txgen_preamble_en_reg_357,
      I2 => BU2_U0_G_TX_txgen_testgentx_start_in_0_348,
      O => BU2_U0_G_TX_txgen_testgentx_N24
    );
  BU2_U0_rsgen_G_RX_detect_link_fail_or0003121 : LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => BU2_U0_rsgen_G_RX_detect_link_fail_seq_type_lower_reg(0),
      I1 => BU2_U0_rsgen_G_RX_detect_link_fail_seq_type_upper_reg(0),
      O => BU2_U0_rsgen_G_RX_detect_link_fail_N111
    );
  BU2_U0_rsgen_G_RX_detect_link_fail_or0003111 : LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => BU2_U0_rsgen_G_RX_detect_link_fail_seq_type_lower_reg(1),
      I1 => BU2_U0_rsgen_G_RX_detect_link_fail_seq_type_upper_reg(1),
      O => BU2_U0_rsgen_G_RX_detect_link_fail_N5
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_TX_CRC32_64_051_xo_1_1 : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(28),
      I1 => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(30),
      O => BU2_U0_G_TX_txgen_testgenframe_crcgen_TX_CRC32_64_051_xo(1)
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_TX_CRC32_64_039_xo_1_1 : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(24),
      I1 => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(26),
      O => BU2_U0_G_TX_txgen_testgenframe_crcgen_TX_CRC32_64_039_xo(1)
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_Mxor_xor0133_Result1 : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(9),
      I1 => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(18),
      O => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0133
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_Mxor_xor0139_Result1 : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(6),
      I1 => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(19),
      O => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0139
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_Mxor_xor0146_Result1 : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(38),
      I1 => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(43),
      O => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0146
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_Mxor_xor0144_Result1 : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(3),
      I1 => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(31),
      O => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0144
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_Mxor_xor0157_Result1 : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(47),
      I1 => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(58),
      O => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0157
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_Mxor_xor0158_Result1 : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(35),
      I1 => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(38),
      O => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0158
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_Mxor_xor0168_Result1 : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(39),
      I1 => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(51),
      O => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0168
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_Mxor_xor0177_Result1 : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(39),
      I1 => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(53),
      O => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0177
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_Mxor_xor0180_Result1 : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(25),
      I1 => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(29),
      O => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0180
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_Mxor_xor0182_Result1 : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(57),
      I1 => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(62),
      O => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0182
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_Mxor_xor0185_Result1 : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(34),
      I1 => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(63),
      O => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0185
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_Mxor_xor0188_Result1 : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(40),
      I1 => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(57),
      O => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0188
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_Mxor_xor0191_Result1 : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(37),
      I1 => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(54),
      O => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0191
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_Mxor_xor0193_Result1 : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(33),
      I1 => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(36),
      O => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0193
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_Mxor_xor0195_Result1 : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(46),
      I1 => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(47),
      O => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0195
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_Mxor_xor0200_Result1 : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(35),
      I1 => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(60),
      O => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0200
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_Mxor_xor0205_Result1 : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(49),
      I1 => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(56),
      O => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0205
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_Mxor_xor0209_Result1 : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(23),
      I1 => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(27),
      O => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0209
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_Mxor_xor0210_Result1 : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(32),
      I1 => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(38),
      O => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0210
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_Mxor_xor0208_Result1 : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(18),
      I1 => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(19),
      O => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0208
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_Mxor_xor0213_Result1 : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(10),
      I1 => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(12),
      O => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0213
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_Mxor_xor0215_Result1 : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(2),
      I1 => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(22),
      O => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0215
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_Mxor_xor0218_Result1 : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(33),
      I1 => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(57),
      O => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0218
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_Mxor_xor0219_Result1 : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(32),
      I1 => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(47),
      O => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0219
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_Mxor_xor0220_Result1 : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(56),
      I1 => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(62),
      O => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0220
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_Mxor_xor0226_Result1 : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(15),
      I1 => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(16),
      O => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0226
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_Mxor_xor0232_Result1 : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(5),
      I1 => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(20),
      O => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0232
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_Mxor_xor0227_Result1 : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(50),
      I1 => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(54),
      O => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0227
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_Mxor_xor0233_Result1 : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(37),
      I1 => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(57),
      O => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0233
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_Mxor_xor0236_Result1 : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(34),
      I1 => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(50),
      O => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0236
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_Mxor_xor0237_Result1 : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(11),
      I1 => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(29),
      O => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0237
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_Mxor_xor0240_Result1 : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(15),
      I1 => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(27),
      O => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0240
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_Mxor_xor0246_Result1 : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(26),
      I1 => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(28),
      O => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0246
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_Mxor_xor0248_Result1 : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(2),
      I1 => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(11),
      O => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0248
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_Mxor_xor0249_Result1 : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(10),
      I1 => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(29),
      O => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0249
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_Mxor_xor0257_Result1 : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(15),
      I1 => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(26),
      O => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0257
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_Mxor_xor0255_Result1 : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(5),
      I1 => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(14),
      O => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0255
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_Mxor_xor0259_Result1 : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(19),
      I1 => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(22),
      O => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0259
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_Mxor_xor0261_Result1 : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(35),
      I1 => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(63),
      O => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0261
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_Mxor_xor0262_Result1 : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(13),
      I1 => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(24),
      O => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0262
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_Mxor_xor0271_Result1 : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(8),
      I1 => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(13),
      O => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0271
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_Mxor_xor0274_Result1 : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(42),
      I1 => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(56),
      O => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0274
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_Mxor_xor0275_Result1 : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(47),
      I1 => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(48),
      O => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0275
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_Mxor_xor0277_Result1 : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(1),
      I1 => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(14),
      O => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0277
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_Mxor_xor0276_Result1 : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(5),
      I1 => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(11),
      O => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0276
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_Mxor_xor0289_Result1 : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(0),
      I1 => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(2),
      O => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0289
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_Mxor_xor0290_Result1 : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(5),
      I1 => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(10),
      O => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0290
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_Mxor_xor0306_Result1 : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crcgen_reg1(0),
      I1 => BU2_U0_G_TX_txgen_testgenframe_crcgen_reg1(23),
      O => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0306
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_Mxor_xor0311_Result1 : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crcgen_reg1(14),
      I1 => BU2_U0_G_TX_txgen_testgenframe_crcgen_reg1(17),
      O => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0311
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_Mxor_xor0329_Result1 : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crcgen_reg1(14),
      I1 => BU2_U0_G_TX_txgen_testgenframe_crcgen_reg1(20),
      O => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0329
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_Mxor_xor0332_Result1 : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crcgen_reg1(20),
      I1 => BU2_U0_G_TX_txgen_testgenframe_crcgen_reg1(28),
      O => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0332
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_Mxor_xor0351_Result1 : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crcgen_reg1(16),
      I1 => BU2_U0_G_TX_txgen_testgenframe_crcgen_reg1(25),
      O => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0351
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_Mxor_xor0420_Result1 : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(13),
      I1 => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(19),
      O => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0420
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_Mxor_xor0361_Result1 : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crcgen_reg1(14),
      I1 => BU2_U0_G_TX_txgen_testgenframe_crcgen_reg1(26),
      O => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0361
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_Mxor_xor0425_Result1 : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(58),
      I1 => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(61),
      O => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0425
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_Mxor_xor0427_Result1 : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(46),
      I1 => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(62),
      O => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0427
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_Mxor_xor0426_Result1 : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(48),
      I1 => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(59),
      O => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0426
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_Mxor_xor0428_Result1 : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(13),
      I1 => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(22),
      O => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0428
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_Mxor_xor0429_Result1 : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(33),
      I1 => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(42),
      O => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0429
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_Mxor_xor0431_Result1 : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(11),
      I1 => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(20),
      O => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0431
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_Mxor_xor0433_Result1 : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(6),
      I1 => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(12),
      O => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0433
    );
  BU2_U0_G_RX_rxgen_calculate_crc_rx_crc32_64_028_xo_1_1 : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_decode_crc_data(28),
      I1 => BU2_U0_G_RX_rxgen_decode_crc_data(30),
      O => BU2_U0_G_RX_rxgen_calculate_crc_rx_crc32_64_028_xo(1)
    );
  BU2_U0_G_RX_rxgen_calculate_crc_rx_crc32_64_016_xo_1_1 : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_decode_crc_data(24),
      I1 => BU2_U0_G_RX_rxgen_decode_crc_data(26),
      O => BU2_U0_G_RX_rxgen_calculate_crc_rx_crc32_64_016_xo(1)
    );
  BU2_U0_G_RX_rxgen_calculate_crc_Mxor_xor0098_Result1 : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_decode_crc_data(9),
      I1 => BU2_U0_G_RX_rxgen_decode_crc_data(18),
      O => BU2_U0_G_RX_rxgen_calculate_crc_xor0098
    );
  BU2_U0_G_RX_rxgen_calculate_crc_Mxor_xor0104_Result1 : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_decode_crc_data(6),
      I1 => BU2_U0_G_RX_rxgen_decode_crc_data(19),
      O => BU2_U0_G_RX_rxgen_calculate_crc_xor0104
    );
  BU2_U0_G_RX_rxgen_calculate_crc_Mxor_xor0109_Result1 : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_decode_crc_data(3),
      I1 => BU2_U0_G_RX_rxgen_decode_crc_data(31),
      O => BU2_U0_G_RX_rxgen_calculate_crc_xor0109
    );
  BU2_U0_G_RX_rxgen_calculate_crc_Mxor_xor0111_Result1 : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_decode_crc_data(38),
      I1 => BU2_U0_G_RX_rxgen_decode_crc_data(43),
      O => BU2_U0_G_RX_rxgen_calculate_crc_xor0111
    );
  BU2_U0_G_RX_rxgen_calculate_crc_Mxor_xor0123_Result1 : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_decode_crc_data(35),
      I1 => BU2_U0_G_RX_rxgen_decode_crc_data(38),
      O => BU2_U0_G_RX_rxgen_calculate_crc_xor0123
    );
  BU2_U0_G_RX_rxgen_calculate_crc_Mxor_xor0122_Result1 : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_decode_crc_data(47),
      I1 => BU2_U0_G_RX_rxgen_decode_crc_data(58),
      O => BU2_U0_G_RX_rxgen_calculate_crc_xor0122
    );
  BU2_U0_G_RX_rxgen_calculate_crc_Mxor_xor0133_Result1 : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_decode_crc_data(39),
      I1 => BU2_U0_G_RX_rxgen_decode_crc_data(51),
      O => BU2_U0_G_RX_rxgen_calculate_crc_xor0133
    );
  BU2_U0_G_RX_rxgen_calculate_crc_Mxor_xor0142_Result1 : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_decode_crc_data(39),
      I1 => BU2_U0_G_RX_rxgen_decode_crc_data(53),
      O => BU2_U0_G_RX_rxgen_calculate_crc_xor0142
    );
  BU2_U0_G_RX_rxgen_calculate_crc_Mxor_xor0145_Result1 : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_decode_crc_data(25),
      I1 => BU2_U0_G_RX_rxgen_decode_crc_data(29),
      O => BU2_U0_G_RX_rxgen_calculate_crc_xor0145
    );
  BU2_U0_G_RX_rxgen_calculate_crc_Mxor_xor0147_Result1 : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_decode_crc_data(57),
      I1 => BU2_U0_G_RX_rxgen_decode_crc_data(62),
      O => BU2_U0_G_RX_rxgen_calculate_crc_xor0147
    );
  BU2_U0_G_RX_rxgen_calculate_crc_Mxor_xor0150_Result1 : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_decode_crc_data(34),
      I1 => BU2_U0_G_RX_rxgen_decode_crc_data(63),
      O => BU2_U0_G_RX_rxgen_calculate_crc_xor0150
    );
  BU2_U0_G_RX_rxgen_calculate_crc_Mxor_xor0153_Result1 : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_decode_crc_data(40),
      I1 => BU2_U0_G_RX_rxgen_decode_crc_data(57),
      O => BU2_U0_G_RX_rxgen_calculate_crc_xor0153
    );
  BU2_U0_G_RX_rxgen_calculate_crc_Mxor_xor0156_Result1 : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_decode_crc_data(37),
      I1 => BU2_U0_G_RX_rxgen_decode_crc_data(54),
      O => BU2_U0_G_RX_rxgen_calculate_crc_xor0156
    );
  BU2_U0_G_RX_rxgen_calculate_crc_Mxor_xor0158_Result1 : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_decode_crc_data(33),
      I1 => BU2_U0_G_RX_rxgen_decode_crc_data(36),
      O => BU2_U0_G_RX_rxgen_calculate_crc_xor0158
    );
  BU2_U0_G_RX_rxgen_calculate_crc_Mxor_xor0160_Result1 : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_decode_crc_data(46),
      I1 => BU2_U0_G_RX_rxgen_decode_crc_data(47),
      O => BU2_U0_G_RX_rxgen_calculate_crc_xor0160
    );
  BU2_U0_G_RX_rxgen_calculate_crc_Mxor_xor0165_Result1 : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_decode_crc_data(35),
      I1 => BU2_U0_G_RX_rxgen_decode_crc_data(60),
      O => BU2_U0_G_RX_rxgen_calculate_crc_xor0165
    );
  BU2_U0_G_RX_rxgen_calculate_crc_Mxor_xor0170_Result1 : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_decode_crc_data(49),
      I1 => BU2_U0_G_RX_rxgen_decode_crc_data(56),
      O => BU2_U0_G_RX_rxgen_calculate_crc_xor0170
    );
  BU2_U0_G_RX_rxgen_calculate_crc_Mxor_xor0173_Result1 : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_decode_crc_data(18),
      I1 => BU2_U0_G_RX_rxgen_decode_crc_data(19),
      O => BU2_U0_G_RX_rxgen_calculate_crc_xor0173
    );
  BU2_U0_G_RX_rxgen_calculate_crc_Mxor_xor0174_Result1 : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_decode_crc_data(23),
      I1 => BU2_U0_G_RX_rxgen_decode_crc_data(27),
      O => BU2_U0_G_RX_rxgen_calculate_crc_xor0174
    );
  BU2_U0_G_RX_rxgen_calculate_crc_Mxor_xor0175_Result1 : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_decode_crc_data(32),
      I1 => BU2_U0_G_RX_rxgen_decode_crc_data(38),
      O => BU2_U0_G_RX_rxgen_calculate_crc_xor0175
    );
  BU2_U0_G_RX_rxgen_calculate_crc_Mxor_xor0180_Result1 : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_decode_crc_data(2),
      I1 => BU2_U0_G_RX_rxgen_decode_crc_data(22),
      O => BU2_U0_G_RX_rxgen_calculate_crc_xor0180
    );
  BU2_U0_G_RX_rxgen_calculate_crc_Mxor_xor0178_Result1 : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_decode_crc_data(10),
      I1 => BU2_U0_G_RX_rxgen_decode_crc_data(12),
      O => BU2_U0_G_RX_rxgen_calculate_crc_xor0178
    );
  BU2_U0_G_RX_rxgen_calculate_crc_Mxor_xor0183_Result1 : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_decode_crc_data(33),
      I1 => BU2_U0_G_RX_rxgen_decode_crc_data(57),
      O => BU2_U0_G_RX_rxgen_calculate_crc_xor0183
    );
  BU2_U0_G_RX_rxgen_calculate_crc_Mxor_xor0184_Result1 : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_decode_crc_data(32),
      I1 => BU2_U0_G_RX_rxgen_decode_crc_data(47),
      O => BU2_U0_G_RX_rxgen_calculate_crc_xor0184
    );
  BU2_U0_G_RX_rxgen_calculate_crc_Mxor_xor0185_Result1 : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_decode_crc_data(56),
      I1 => BU2_U0_G_RX_rxgen_decode_crc_data(62),
      O => BU2_U0_G_RX_rxgen_calculate_crc_xor0185
    );
  BU2_U0_G_RX_rxgen_calculate_crc_Mxor_xor0191_Result1 : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_decode_crc_data(15),
      I1 => BU2_U0_G_RX_rxgen_decode_crc_data(16),
      O => BU2_U0_G_RX_rxgen_calculate_crc_xor0191
    );
  BU2_U0_G_RX_rxgen_calculate_crc_Mxor_xor0192_Result1 : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_decode_crc_data(50),
      I1 => BU2_U0_G_RX_rxgen_decode_crc_data(54),
      O => BU2_U0_G_RX_rxgen_calculate_crc_xor0192
    );
  BU2_U0_G_RX_rxgen_calculate_crc_Mxor_xor0197_Result1 : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_decode_crc_data(5),
      I1 => BU2_U0_G_RX_rxgen_decode_crc_data(20),
      O => BU2_U0_G_RX_rxgen_calculate_crc_xor0197
    );
  BU2_U0_G_RX_rxgen_calculate_crc_Mxor_xor0201_Result1 : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_decode_crc_data(34),
      I1 => BU2_U0_G_RX_rxgen_decode_crc_data(50),
      O => BU2_U0_G_RX_rxgen_calculate_crc_xor0201
    );
  BU2_U0_G_RX_rxgen_calculate_crc_Mxor_xor0198_Result1 : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_decode_crc_data(37),
      I1 => BU2_U0_G_RX_rxgen_decode_crc_data(57),
      O => BU2_U0_G_RX_rxgen_calculate_crc_xor0198
    );
  BU2_U0_G_RX_rxgen_calculate_crc_Mxor_xor0202_Result1 : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_decode_crc_data(11),
      I1 => BU2_U0_G_RX_rxgen_decode_crc_data(29),
      O => BU2_U0_G_RX_rxgen_calculate_crc_xor0202
    );
  BU2_U0_G_RX_rxgen_calculate_crc_Mxor_xor0205_Result1 : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_decode_crc_data(15),
      I1 => BU2_U0_G_RX_rxgen_decode_crc_data(27),
      O => BU2_U0_G_RX_rxgen_calculate_crc_xor0205
    );
  BU2_U0_G_RX_rxgen_calculate_crc_Mxor_xor0211_Result1 : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_decode_crc_data(26),
      I1 => BU2_U0_G_RX_rxgen_decode_crc_data(28),
      O => BU2_U0_G_RX_rxgen_calculate_crc_xor0211
    );
  BU2_U0_G_RX_rxgen_calculate_crc_Mxor_xor0213_Result1 : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_decode_crc_data(2),
      I1 => BU2_U0_G_RX_rxgen_decode_crc_data(11),
      O => BU2_U0_G_RX_rxgen_calculate_crc_xor0213
    );
  BU2_U0_G_RX_rxgen_calculate_crc_Mxor_xor0214_Result1 : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_decode_crc_data(10),
      I1 => BU2_U0_G_RX_rxgen_decode_crc_data(29),
      O => BU2_U0_G_RX_rxgen_calculate_crc_xor0214
    );
  BU2_U0_G_RX_rxgen_calculate_crc_Mxor_xor0220_Result1 : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_decode_crc_data(5),
      I1 => BU2_U0_G_RX_rxgen_decode_crc_data(14),
      O => BU2_U0_G_RX_rxgen_calculate_crc_xor0220
    );
  BU2_U0_G_RX_rxgen_calculate_crc_Mxor_xor0226_Result1 : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_decode_crc_data(35),
      I1 => BU2_U0_G_RX_rxgen_decode_crc_data(63),
      O => BU2_U0_G_RX_rxgen_calculate_crc_xor0226
    );
  BU2_U0_G_RX_rxgen_calculate_crc_Mxor_xor0222_Result1 : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_decode_crc_data(15),
      I1 => BU2_U0_G_RX_rxgen_decode_crc_data(26),
      O => BU2_U0_G_RX_rxgen_calculate_crc_xor0222
    );
  BU2_U0_G_RX_rxgen_calculate_crc_Mxor_xor0224_Result1 : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_decode_crc_data(19),
      I1 => BU2_U0_G_RX_rxgen_decode_crc_data(22),
      O => BU2_U0_G_RX_rxgen_calculate_crc_xor0224
    );
  BU2_U0_G_RX_rxgen_calculate_crc_Mxor_xor0227_Result1 : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_decode_crc_data(13),
      I1 => BU2_U0_G_RX_rxgen_decode_crc_data(24),
      O => BU2_U0_G_RX_rxgen_calculate_crc_xor0227
    );
  BU2_U0_G_RX_rxgen_calculate_crc_Mxor_xor0236_Result1 : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_decode_crc_data(8),
      I1 => BU2_U0_G_RX_rxgen_decode_crc_data(13),
      O => BU2_U0_G_RX_rxgen_calculate_crc_xor0236
    );
  BU2_U0_G_RX_rxgen_calculate_crc_Mxor_xor0239_Result1 : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_decode_crc_data(42),
      I1 => BU2_U0_G_RX_rxgen_decode_crc_data(56),
      O => BU2_U0_G_RX_rxgen_calculate_crc_xor0239
    );
  BU2_U0_G_RX_rxgen_calculate_crc_Mxor_xor0240_Result1 : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_decode_crc_data(47),
      I1 => BU2_U0_G_RX_rxgen_decode_crc_data(48),
      O => BU2_U0_G_RX_rxgen_calculate_crc_xor0240
    );
  BU2_U0_G_RX_rxgen_calculate_crc_Mxor_xor0241_Result1 : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_decode_crc_data(5),
      I1 => BU2_U0_G_RX_rxgen_decode_crc_data(11),
      O => BU2_U0_G_RX_rxgen_calculate_crc_xor0241
    );
  BU2_U0_G_RX_rxgen_calculate_crc_Mxor_xor0242_Result1 : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_decode_crc_data(1),
      I1 => BU2_U0_G_RX_rxgen_decode_crc_data(14),
      O => BU2_U0_G_RX_rxgen_calculate_crc_xor0242
    );
  BU2_U0_G_RX_rxgen_calculate_crc_Mxor_xor0254_Result1 : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_decode_crc_data(0),
      I1 => BU2_U0_G_RX_rxgen_decode_crc_data(2),
      O => BU2_U0_G_RX_rxgen_calculate_crc_xor0254
    );
  BU2_U0_G_RX_rxgen_calculate_crc_Mxor_xor0255_Result1 : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_decode_crc_data(5),
      I1 => BU2_U0_G_RX_rxgen_decode_crc_data(10),
      O => BU2_U0_G_RX_rxgen_calculate_crc_xor0255
    );
  BU2_U0_G_RX_rxgen_calculate_crc_Mxor_xor0261_Result1 : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_calculate_crc_reg1(0),
      I1 => BU2_U0_G_RX_rxgen_calculate_crc_reg1(23),
      O => BU2_U0_G_RX_rxgen_calculate_crc_xor0261
    );
  BU2_U0_G_RX_rxgen_calculate_crc_Mxor_xor0266_Result1 : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_calculate_crc_reg1(14),
      I1 => BU2_U0_G_RX_rxgen_calculate_crc_reg1(17),
      O => BU2_U0_G_RX_rxgen_calculate_crc_xor0266
    );
  BU2_U0_G_RX_rxgen_calculate_crc_Mxor_xor0284_Result1 : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_calculate_crc_reg1(14),
      I1 => BU2_U0_G_RX_rxgen_calculate_crc_reg1(20),
      O => BU2_U0_G_RX_rxgen_calculate_crc_xor0284
    );
  BU2_U0_G_RX_rxgen_calculate_crc_Mxor_xor0287_Result1 : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_calculate_crc_reg1(20),
      I1 => BU2_U0_G_RX_rxgen_calculate_crc_reg1(28),
      O => BU2_U0_G_RX_rxgen_calculate_crc_xor0287
    );
  BU2_U0_G_RX_rxgen_calculate_crc_Mxor_xor0306_Result1 : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_calculate_crc_reg1(16),
      I1 => BU2_U0_G_RX_rxgen_calculate_crc_reg1(25),
      O => BU2_U0_G_RX_rxgen_calculate_crc_xor0306
    );
  BU2_U0_G_RX_rxgen_calculate_crc_Mxor_xor0316_Result1 : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_calculate_crc_reg1(14),
      I1 => BU2_U0_G_RX_rxgen_calculate_crc_reg1(26),
      O => BU2_U0_G_RX_rxgen_calculate_crc_xor0316
    );
  BU2_U0_G_RX_rxgen_calculate_crc_Mxor_xor0340_Result1 : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_decode_crc_data(13),
      I1 => BU2_U0_G_RX_rxgen_decode_crc_data(19),
      O => BU2_U0_G_RX_rxgen_calculate_crc_xor0340
    );
  BU2_U0_G_RX_rxgen_calculate_crc_Mxor_xor0345_Result1 : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_decode_crc_data(58),
      I1 => BU2_U0_G_RX_rxgen_decode_crc_data(61),
      O => BU2_U0_G_RX_rxgen_calculate_crc_xor0345
    );
  BU2_U0_G_RX_rxgen_calculate_crc_Mxor_xor0346_Result1 : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_decode_crc_data(48),
      I1 => BU2_U0_G_RX_rxgen_decode_crc_data(59),
      O => BU2_U0_G_RX_rxgen_calculate_crc_xor0346
    );
  BU2_U0_G_RX_rxgen_calculate_crc_Mxor_xor0347_Result1 : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_decode_crc_data(46),
      I1 => BU2_U0_G_RX_rxgen_decode_crc_data(62),
      O => BU2_U0_G_RX_rxgen_calculate_crc_xor0347
    );
  BU2_U0_G_RX_rxgen_calculate_crc_Mxor_xor0349_Result1 : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_decode_crc_data(33),
      I1 => BU2_U0_G_RX_rxgen_decode_crc_data(42),
      O => BU2_U0_G_RX_rxgen_calculate_crc_xor0349
    );
  BU2_U0_G_RX_rxgen_calculate_crc_Mxor_xor0351_Result1 : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_decode_crc_data(11),
      I1 => BU2_U0_G_RX_rxgen_decode_crc_data(20),
      O => BU2_U0_G_RX_rxgen_calculate_crc_xor0351
    );
  BU2_U0_G_RX_rxgen_calculate_crc_Mxor_xor0353_Result1 : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_decode_crc_data(6),
      I1 => BU2_U0_G_RX_rxgen_decode_crc_data(12),
      O => BU2_U0_G_RX_rxgen_calculate_crc_xor0353
    );
  BU2_U0_G_TX_txgen_testgenio_and00121 : LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenio_int_data_avail(0),
      I1 => BU2_U0_G_TX_txgen_testgenio_int_data_avail(7),
      O => BU2_U0_G_TX_txgen_testgenio_and0012
    );
  BU2_U0_G_TX_txgen_testgentx_mux011911 : LUT2
    generic map(
      INIT => X"D"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgentx_last_start_in_0_347,
      I1 => BU2_U0_G_TX_txgen_testgentx_enablepreamble_0_Q,
      O => BU2_U0_G_TX_txgen_testgentx_N102
    );
  BU2_U0_G_TX_txgen_testgentx_byte7_1_12 : LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgentx_enablepreamble_4_Q,
      I1 => BU2_U0_G_TX_txgen_testgentx_last_start_in_0_347,
      O => BU2_U0_G_TX_txgen_testgentx_N92
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_TX_CRC32_64_072_xo_1_1 : LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(14),
      I1 => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(1),
      I2 => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(20),
      I3 => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(3),
      O => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0286
    );
  BU2_U0_G_RX_rxgen_calculate_crc_rx_crc32_64_052_xo_1_1 : LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_decode_crc_data(14),
      I1 => BU2_U0_G_RX_rxgen_decode_crc_data(1),
      I2 => BU2_U0_G_RX_rxgen_decode_crc_data(20),
      I3 => BU2_U0_G_RX_rxgen_decode_crc_data(3),
      O => BU2_U0_G_RX_rxgen_calculate_crc_xor0251
    );
  BU2_U0_rsgen_G_RX_detect_link_fail_and00011 : LUT4
    generic map(
      INIT => X"8000"
    )
    port map (
      I0 => BU2_U0_rsgen_G_RX_detect_link_fail_seq_upper_reg_99,
      I1 => BU2_U0_rsgen_G_RX_detect_link_fail_seq_lower_reg_98,
      I2 => BU2_U0_rsgen_G_RX_detect_link_fail_N111,
      I3 => BU2_U0_rsgen_G_RX_detect_link_fail_N5,
      O => BU2_U0_rsgen_G_RX_detect_link_fail_and0001
    );
  BU2_U0_G_TX_txgen_testgentx_or001811 : LUT3
    generic map(
      INIT => X"02"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenio_error_301,
      I1 => BU2_U0_G_TX_txgen_testgentx_terminate(0),
      I2 => BU2_U0_G_TX_txgen_testgentx_enablepreamble_0_Q,
      O => BU2_U0_G_TX_txgen_testgentx_N26
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_Mxor_xor0160_Result1 : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(53),
      I1 => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(62),
      O => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0160
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_Mxor_xor0228_Result1 : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(39),
      I1 => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(55),
      O => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0228
    );
  BU2_U0_G_RX_rxgen_calculate_crc_Mxor_xor0125_Result1 : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_decode_crc_data(53),
      I1 => BU2_U0_G_RX_rxgen_decode_crc_data(62),
      O => BU2_U0_G_RX_rxgen_calculate_crc_xor0125
    );
  BU2_U0_G_RX_rxgen_calculate_crc_Mxor_xor0193_Result1 : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_decode_crc_data(39),
      I1 => BU2_U0_G_RX_rxgen_decode_crc_data(55),
      O => BU2_U0_G_RX_rxgen_calculate_crc_xor0193
    );
  BU2_U0_G_TX_txgen_testgentx_mux01208 : LUT3
    generic map(
      INIT => X"72"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgentx_enablepreamble_0_Q,
      I1 => BU2_U0_G_TX_txgen_testgentx_start_in_0_348,
      I2 => BU2_U0_G_TX_txgen_testgentx_terminate(1),
      O => BU2_U0_G_TX_txgen_testgentx_mux0120
    );
  BU2_U0_G_TX_txgen_testgentx_mux01218 : LUT3
    generic map(
      INIT => X"72"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgentx_enablepreamble_0_Q,
      I1 => BU2_U0_G_TX_txgen_testgentx_start_in_0_348,
      I2 => BU2_U0_G_TX_txgen_testgentx_terminate(2),
      O => BU2_U0_G_TX_txgen_testgentx_mux0121
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_Mxor_xor0241_Result1 : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(3),
      I1 => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(8),
      O => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0241
    );
  BU2_U0_G_RX_rxgen_calculate_crc_Mxor_xor0206_Result1 : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_decode_crc_data(3),
      I1 => BU2_U0_G_RX_rxgen_decode_crc_data(8),
      O => BU2_U0_G_RX_rxgen_calculate_crc_xor0206
    );
  BU2_U0_G_RX_rxgen_decode_not00101 : LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_synchronise_rxc_out(5),
      I1 => BU2_U0_G_RX_rxgen_synchronise_rxc_out(4),
      I2 => BU2_U0_G_RX_rxgen_synchronise_rxc_out(1),
      I3 => BU2_N2643,
      O => BU2_U0_G_RX_rxgen_decode_N59
    );
  BU2_U0_G_RX_rxgen_decode_not00101_SW0 : LUT3
    generic map(
      INIT => X"FE"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_synchronise_rxc_out(0),
      I1 => BU2_U0_G_RX_rxgen_synchronise_rxc_out(3),
      I2 => BU2_U0_G_RX_rxgen_synchronise_rxc_out(2),
      O => BU2_N2643
    );
  BU2_U0_G_RX_rxgen_decode_not00102 : LUT3
    generic map(
      INIT => X"F8"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_frame_start_reg1_235,
      I1 => BU2_U0_G_RX_rxgen_decode_N59,
      I2 => BU2_U0_G_RX_rxgen_decode_start_flag_243,
      O => BU2_U0_G_RX_rxgen_decode_not0010
    );
  BU2_U0_G_RX_rxgen_decode_and001677 : LUT4
    generic map(
      INIT => X"8000"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_decode_and0016_map2898,
      I1 => BU2_U0_G_RX_rxgen_decode_and0016_map2905,
      I2 => BU2_U0_G_RX_rxgen_decode_and0016_map2915,
      I3 => BU2_U0_G_RX_rxgen_decode_and0016_map2922,
      O => BU2_U0_G_RX_rxgen_decode_and0016
    );
  BU2_U0_G_RX_rxgen_decode_and001661 : LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_synchronise_rxd_out(45),
      I1 => BU2_U0_G_RX_rxgen_synchronise_rxd_out(44),
      I2 => BU2_U0_G_RX_rxgen_synchronise_rxd_out(39),
      I3 => BU2_U0_G_RX_rxgen_synchronise_rxd_out(38),
      O => BU2_U0_G_RX_rxgen_decode_and0016_map2922
    );
  BU2_U0_G_RX_rxgen_decode_and001619 : LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_synchronise_rxd_out(37),
      I1 => BU2_U0_G_RX_rxgen_synchronise_rxd_out(36),
      I2 => BU2_U0_G_RX_rxgen_synchronise_rxd_out(35),
      I3 => BU2_U0_G_RX_rxgen_synchronise_rxd_out(34),
      O => BU2_U0_G_RX_rxgen_decode_and0016_map2905
    );
  BU2_U0_G_RX_rxgen_decode_and00166 : LUT3
    generic map(
      INIT => X"02"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_frame_start_reg1_235,
      I1 => BU2_U0_G_RX_rxgen_synchronise_rxd_out(33),
      I2 => BU2_U0_G_RX_rxgen_synchronise_rxd_out(32),
      O => BU2_U0_G_RX_rxgen_decode_and0016_map2898
    );
  BU2_U0_G_RX_rxgen_error_detection_and001537 : LUT4
    generic map(
      INIT => X"FFF8"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_decode_padding_179,
      I1 => BU2_U0_G_RX_rxgen_error_detection_and0015_map2887,
      I2 => NlwRenamedSig_OI_rx_statistics_vector_28_Q,
      I3 => BU2_U0_G_RX_rxgen_error_detection_and0015_map2881,
      O => BU2_U0_G_RX_rxgen_error_detection_and0015_map2889
    );
  BU2_U0_G_RX_rxgen_error_detection_and001528 : LUT4
    generic map(
      INIT => X"22F2"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_error_detection_end_crc_pipeline_160,
      I1 => BU2_U0_G_RX_rxgen_exceed_min_frame_srl16_234,
      I2 => BU2_U0_G_RX_rxgen_decode_padding_length_match_181,
      I3 => BU2_U0_G_RX_rxgen_error_detection_terminate_reg1(0),
      O => BU2_U0_G_RX_rxgen_error_detection_and0015_map2887
    );
  BU2_U0_G_RX_rxgen_error_detection_and001511 : LUT4
    generic map(
      INIT => X"0004"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_error_detection_frame_complete_reg_161,
      I1 => BU2_U0_G_RX_rxgen_error_detection_frame_complete_ext2_167,
      I2 => BU2_U0_G_RX_rxgen_error_detection_terminate_ok_159,
      I3 => BU2_U0_G_RX_rxgen_decode_padding_179,
      O => BU2_U0_G_RX_rxgen_error_detection_and0015_map2881
    );
  BU2_U0_G_RX_rxgen_error_detection_mux002837 : LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_rxc_sync_reg1(6),
      I1 => BU2_U0_G_RX_rxgen_rxc_sync_reg1(5),
      I2 => BU2_U0_G_RX_rxgen_rxc_sync_reg1(4),
      I3 => BU2_U0_G_RX_rxgen_rxc_sync_reg1(3),
      O => BU2_U0_G_RX_rxgen_error_detection_mux00283_map2872
    );
  BU2_U0_G_TX_txgen_mux0002_2_40 : LUT4
    generic map(
      INIT => X"5540"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_tx_data_avail(7),
      I1 => BU2_U0_G_TX_txgen_mux0002_2_map2863,
      I2 => BU2_U0_G_TX_txgen_mux0002_2_map2857,
      I3 => BU2_U0_G_TX_txgen_N7,
      O => BU2_U0_G_TX_txgen_mux0002(2)
    );
  BU2_U0_G_TX_txgen_mux0002_2_16 : LUT4
    generic map(
      INIT => X"0004"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_tx_data_avail(3),
      I1 => BU2_U0_G_TX_txgen_testgenframe_tx_data_avail(1),
      I2 => BU2_U0_G_TX_txgen_testgenframe_tx_data_avail(5),
      I3 => BU2_U0_G_TX_txgen_testgenframe_tx_data_avail(4),
      O => BU2_U0_G_TX_txgen_mux0002_2_map2863
    );
  BU2_U0_G_TX_txgen_mux0002_2_4 : LUT3
    generic map(
      INIT => X"20"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_bc_state_353,
      I1 => BU2_U0_G_TX_txgen_testgenframe_tx_data_avail(6),
      I2 => BU2_U0_G_TX_txgen_testgenframe_tx_data_avail(0),
      O => BU2_U0_G_TX_txgen_mux0002_2_map2857
    );
  BU2_U0_G_TX_txgen_testgenframe_xor00009 : LUT4
    generic map(
      INIT => X"8000"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenio_int_data_avail(7),
      I1 => BU2_U0_G_TX_txgen_testgenio_int_data_avail(6),
      I2 => BU2_U0_G_TX_txgen_testgenio_int_data_avail(5),
      I3 => BU2_U0_G_TX_txgen_testgenio_int_data_avail(4),
      O => BU2_U0_G_TX_txgen_testgenframe_xor0000_map2838
    );
  BU2_U0_G_TX_txgen_testgenframe_xor00004 : LUT4
    generic map(
      INIT => X"8000"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenio_int_data_avail(3),
      I1 => BU2_U0_G_TX_txgen_testgenio_int_data_avail(2),
      I2 => BU2_U0_G_TX_txgen_testgenio_int_data_avail(1),
      I3 => BU2_U0_G_TX_txgen_testgenio_int_data_avail(0),
      O => BU2_U0_G_TX_txgen_testgenframe_xor0000_map2835
    );
  BU2_U0_G_RX_rxgen_decode_and003919 : LUT4
    generic map(
      INIT => X"8000"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_synchronise_rxd_out(50),
      I1 => BU2_U0_G_RX_rxgen_synchronise_rxd_out(52),
      I2 => BU2_U0_G_RX_rxgen_synchronise_rxd_out(51),
      I3 => BU2_U0_G_RX_rxgen_synchronise_rxd_out(53),
      O => BU2_U0_G_RX_rxgen_decode_and00391_map2831
    );
  BU2_U0_G_RX_rxgen_decode_and003914 : LUT4
    generic map(
      INIT => X"8000"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_synchronise_rxd_out(54),
      I1 => BU2_U0_G_RX_rxgen_synchronise_rxd_out(55),
      I2 => BU2_U0_G_RX_rxgen_synchronise_rxc_out(6),
      I3 => BU2_U0_G_RX_rxgen_decode_frame_197,
      O => BU2_U0_G_RX_rxgen_decode_and00391_map2828
    );
  BU2_U0_G_RX_rxgen_error_detection_and0000116 : LUT4
    generic map(
      INIT => X"0004"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_decode_counter(9),
      I1 => BU2_U0_G_RX_rxgen_decode_counter(10),
      I2 => BU2_U0_G_RX_rxgen_jumbo_frames_held_237,
      I3 => BU2_U0_G_RX_rxgen_start_code_found_reg_238,
      O => BU2_U0_G_RX_rxgen_error_detection_and00001_map2824
    );
  BU2_U0_G_RX_rxgen_error_detection_and000014 : LUT4
    generic map(
      INIT => X"8000"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_decode_counter(5),
      I1 => BU2_U0_G_RX_rxgen_decode_counter(7),
      I2 => BU2_U0_G_RX_rxgen_decode_counter(6),
      I3 => BU2_U0_G_RX_rxgen_decode_counter(8),
      O => BU2_U0_G_RX_rxgen_error_detection_and00001_map2818
    );
  BU2_U0_G_RX_rxgen_decode_and003119 : LUT4
    generic map(
      INIT => X"8000"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_synchronise_rxd_out(18),
      I1 => BU2_U0_G_RX_rxgen_synchronise_rxd_out(20),
      I2 => BU2_U0_G_RX_rxgen_synchronise_rxd_out(19),
      I3 => BU2_U0_G_RX_rxgen_synchronise_rxd_out(21),
      O => BU2_U0_G_RX_rxgen_decode_and00311_map2814
    );
  BU2_U0_G_RX_rxgen_decode_and003114 : LUT4
    generic map(
      INIT => X"8000"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_synchronise_rxd_out(23),
      I1 => BU2_U0_G_RX_rxgen_synchronise_rxd_out(22),
      I2 => BU2_U0_G_RX_rxgen_synchronise_rxc_out(2),
      I3 => BU2_U0_G_RX_rxgen_decode_frame_197,
      O => BU2_U0_G_RX_rxgen_decode_and00311_map2811
    );
  BU2_U0_G_RX_rxgen_decode_and003319 : LUT4
    generic map(
      INIT => X"8000"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_synchronise_rxd_out(26),
      I1 => BU2_U0_G_RX_rxgen_synchronise_rxd_out(27),
      I2 => BU2_U0_G_RX_rxgen_synchronise_rxd_out(28),
      I3 => BU2_U0_G_RX_rxgen_synchronise_rxd_out(29),
      O => BU2_U0_G_RX_rxgen_decode_and00331_map2807
    );
  BU2_U0_G_RX_rxgen_decode_and003314 : LUT4
    generic map(
      INIT => X"8000"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_synchronise_rxd_out(30),
      I1 => BU2_U0_G_RX_rxgen_synchronise_rxd_out(31),
      I2 => BU2_U0_G_RX_rxgen_synchronise_rxc_out(3),
      I3 => BU2_U0_G_RX_rxgen_decode_frame_197,
      O => BU2_U0_G_RX_rxgen_decode_and00331_map2804
    );
  BU2_U0_G_RX_rxgen_decode_and003519 : LUT4
    generic map(
      INIT => X"8000"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_synchronise_rxc_out(4),
      I1 => BU2_U0_G_RX_rxgen_synchronise_rxd_out(34),
      I2 => BU2_U0_G_RX_rxgen_synchronise_rxd_out(36),
      I3 => BU2_U0_G_RX_rxgen_synchronise_rxd_out(35),
      O => BU2_U0_G_RX_rxgen_decode_and00351_map2800
    );
  BU2_U0_G_RX_rxgen_decode_and003514 : LUT4
    generic map(
      INIT => X"8000"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_synchronise_rxd_out(37),
      I1 => BU2_U0_G_RX_rxgen_synchronise_rxd_out(39),
      I2 => BU2_U0_G_RX_rxgen_synchronise_rxd_out(38),
      I3 => BU2_U0_G_RX_rxgen_decode_frame_197,
      O => BU2_U0_G_RX_rxgen_decode_and00351_map2797
    );
  BU2_U0_G_RX_rxgen_decode_and003719 : LUT4
    generic map(
      INIT => X"8000"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_synchronise_rxc_out(5),
      I1 => BU2_U0_G_RX_rxgen_synchronise_rxd_out(42),
      I2 => BU2_U0_G_RX_rxgen_synchronise_rxd_out(43),
      I3 => BU2_U0_G_RX_rxgen_synchronise_rxd_out(44),
      O => BU2_U0_G_RX_rxgen_decode_and00371_map2793
    );
  BU2_U0_G_RX_rxgen_decode_and003714 : LUT4
    generic map(
      INIT => X"8000"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_synchronise_rxd_out(46),
      I1 => BU2_U0_G_RX_rxgen_synchronise_rxd_out(45),
      I2 => BU2_U0_G_RX_rxgen_synchronise_rxd_out(47),
      I3 => BU2_U0_G_RX_rxgen_decode_frame_197,
      O => BU2_U0_G_RX_rxgen_decode_and00371_map2790
    );
  BU2_U0_G_RX_rxgen_decode_and002919 : LUT4
    generic map(
      INIT => X"8000"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_synchronise_rxd_out(10),
      I1 => BU2_U0_G_RX_rxgen_synchronise_rxd_out(11),
      I2 => BU2_U0_G_RX_rxgen_synchronise_rxd_out(13),
      I3 => BU2_U0_G_RX_rxgen_synchronise_rxd_out(12),
      O => BU2_U0_G_RX_rxgen_decode_and00291_map2786
    );
  BU2_U0_G_RX_rxgen_decode_and002914 : LUT4
    generic map(
      INIT => X"8000"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_synchronise_rxd_out(14),
      I1 => BU2_U0_G_RX_rxgen_synchronise_rxd_out(15),
      I2 => BU2_U0_G_RX_rxgen_synchronise_rxc_out(1),
      I3 => BU2_U0_G_RX_rxgen_decode_frame_197,
      O => BU2_U0_G_RX_rxgen_decode_and00291_map2783
    );
  BU2_U0_G_RX_rxgen_decode_and002619 : LUT4
    generic map(
      INIT => X"8000"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_synchronise_rxd_out(2),
      I1 => BU2_U0_G_RX_rxgen_synchronise_rxd_out(3),
      I2 => BU2_U0_G_RX_rxgen_synchronise_rxd_out(4),
      I3 => BU2_U0_G_RX_rxgen_synchronise_rxd_out(5),
      O => BU2_U0_G_RX_rxgen_decode_and00261_map2779
    );
  BU2_U0_G_RX_rxgen_decode_and002614 : LUT4
    generic map(
      INIT => X"8000"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_synchronise_rxd_out(7),
      I1 => BU2_U0_G_RX_rxgen_synchronise_rxd_out(6),
      I2 => BU2_U0_G_RX_rxgen_synchronise_rxc_out(0),
      I3 => BU2_U0_G_RX_rxgen_decode_frame_197,
      O => BU2_U0_G_RX_rxgen_decode_and00261_map2776
    );
  BU2_U0_G_TX_txgen_testgentx_byte4_3_SW0 : LUT4
    generic map(
      INIT => X"E040"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgentx_enablepreamble_4_Q,
      I1 => BU2_U0_G_TX_txgen_testgentx_last_start_in_0_347,
      I2 => BU2_U0_G_TX_txgen_testgentx_data_reg(35),
      I3 => BU2_U0_G_TX_txgen_preamble_en_reg_357,
      O => BU2_N2319
    );
  BU2_U0_G_TX_txgen_testgentx_byte4_5_SW0 : LUT4
    generic map(
      INIT => X"E040"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgentx_enablepreamble_4_Q,
      I1 => BU2_U0_G_TX_txgen_testgentx_last_start_in_0_347,
      I2 => BU2_U0_G_TX_txgen_testgentx_data_reg(37),
      I3 => BU2_U0_G_TX_txgen_preamble_en_reg_357,
      O => BU2_N2317
    );
  BU2_U0_G_TX_txgen_testgentx_byte4_7_SW0 : LUT4
    generic map(
      INIT => X"E040"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgentx_enablepreamble_4_Q,
      I1 => BU2_U0_G_TX_txgen_testgentx_last_start_in_0_347,
      I2 => BU2_U0_G_TX_txgen_testgentx_data_reg(39),
      I3 => BU2_U0_G_TX_txgen_preamble_en_reg_357,
      O => BU2_N2315
    );
  BU2_U0_G_TX_txgen_mux0002_2_31 : LUT4
    generic map(
      INIT => X"8000"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_tx_data_avail(5),
      I1 => BU2_U0_G_TX_txgen_testgenframe_tx_data_avail(4),
      I2 => BU2_U0_G_TX_txgen_testgenframe_tx_data_avail(3),
      I3 => BU2_U0_G_TX_txgen_mux0002_1_map2682,
      O => BU2_U0_G_TX_txgen_N7
    );
  BU2_U0_G_RX_rxgen_decode_and00421 : LUT4
    generic map(
      INIT => X"8000"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_decode_N63,
      I1 => BU2_U0_G_RX_rxgen_synchronise_rxd_out(61),
      I2 => BU2_U0_G_RX_rxgen_synchronise_rxd_out(59),
      I3 => BU2_N2295,
      O => BU2_U0_G_RX_rxgen_decode_N25
    );
  BU2_U0_G_RX_rxgen_decode_and00421_SW0 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_synchronise_rxc_out(7),
      I1 => BU2_U0_G_RX_rxgen_decode_frame_197,
      O => BU2_N2295
    );
  BU2_U0_G_TX_txgen_testgenio_vlan_on : LUT4
    generic map(
      INIT => X"0004"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenio_len(3),
      I1 => BU2_U0_G_TX_txgen_testgenio_N141,
      I2 => BU2_U0_G_TX_txgen_testgenio_len(11),
      I3 => BU2_N2289,
      O => BU2_U0_G_TX_txgen_testgenio_vlan_on_296
    );
  BU2_U0_G_TX_txgen_testgenio_vlan_on_SW0 : LUT2
    generic map(
      INIT => X"7"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenio_len(0),
      I1 => BU2_U0_G_TX_txgen_testgenio_int_vlan_308,
      O => BU2_N2289
    );
  BU2_U0_G_RX_rxgen_decode_and00422 : LUT4
    generic map(
      INIT => X"0008"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_decode_N25,
      I1 => BU2_U0_G_RX_rxgen_synchronise_rxd_out(57),
      I2 => BU2_U0_G_RX_rxgen_synchronise_rxd_out(56),
      I3 => BU2_U0_G_RX_rxgen_decode_terminate_flag_212,
      O => BU2_U0_G_RX_rxgen_decode_and0042
    );
  BU2_U0_G_TX_txgen_testgenio_and00111 : LUT4
    generic map(
      INIT => X"0008"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenio_N151,
      I1 => BU2_U0_G_TX_txgen_testgenio_int_ifg_delay(2),
      I2 => BU2_U0_G_TX_txgen_testgenio_int_ifg_delay(1),
      I3 => BU2_U0_G_TX_txgen_testgenio_int_ifg_delay(0),
      O => BU2_U0_G_TX_txgen_testgenio_and0011
    );
  BU2_U0_G_TX_txgen_testgenio_and00102 : LUT4
    generic map(
      INIT => X"0080"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenio_int_ifg_delay(1),
      I1 => BU2_U0_G_TX_txgen_testgenio_int_ifg_delay(0),
      I2 => BU2_U0_G_TX_txgen_testgenio_N151,
      I3 => BU2_U0_G_TX_txgen_testgenio_int_ifg_delay(2),
      O => BU2_U0_G_TX_txgen_testgenio_and0010
    );
  BU2_U0_G_RX_rxgen_decode_and00141 : LUT3
    generic map(
      INIT => X"20"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_decode_N25,
      I1 => BU2_U0_G_RX_rxgen_synchronise_rxd_out(57),
      I2 => BU2_U0_G_RX_rxgen_synchronise_rxd_out(56),
      O => BU2_U0_G_RX_rxgen_decode_and0014
    );
  BU2_U0_G_TX_txgen_testgenio_or00001 : LUT3
    generic map(
      INIT => X"4F"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenio_int_ifg_delay(2),
      I1 => BU2_U0_G_TX_txgen_testgenio_N151,
      I2 => BU2_U0_G_TX_txgen_testgenio_int_ifg_ext_mode_306,
      O => BU2_U0_G_TX_txgen_testgenio_or0000
    );
  BU2_U0_G_TX_txgen_mux0002_0_1 : LUT3
    generic map(
      INIT => X"80"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_N7,
      I1 => BU2_U0_G_TX_txgen_testgenframe_tx_data_avail(7),
      I2 => BU2_U0_G_TX_txgen_testgenframe_tx_data_avail(6),
      O => BU2_U0_G_TX_txgen_mux0002(0)
    );
  BU2_U0_G_RX_rxgen_decode_and00451 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_synchronise_rxd_out(0),
      I1 => BU2_U0_G_RX_rxgen_decode_N59,
      O => BU2_U0_G_RX_rxgen_decode_and0045
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_cmp_eq0000_inv26 : LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crcgen_cmp_eq0000_inv_map2765,
      I1 => BU2_U0_G_TX_txgen_testgenframe_crcgen_cmp_eq0000_inv_map2772,
      O => BU2_U0_G_TX_txgen_testgenframe_crcgen_cmp_eq0000_inv
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_cmp_eq0000_inv25 : LUT4
    generic map(
      INIT => X"7FFF"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_data_avail_pipe_0_1_154,
      I1 => BU2_U0_G_TX_txgen_testgenframe_data_avail_pipe_0_0_155,
      I2 => BU2_U0_G_TX_txgen_testgenframe_data_avail_pipe_0_7_148,
      I3 => BU2_U0_G_TX_txgen_testgenframe_data_avail_pipe_0_6_149,
      O => BU2_U0_G_TX_txgen_testgenframe_crcgen_cmp_eq0000_inv_map2772
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_cmp_eq0000_inv12 : LUT4
    generic map(
      INIT => X"7FFF"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_data_avail_pipe_0_5_150,
      I1 => BU2_U0_G_TX_txgen_testgenframe_data_avail_pipe_0_4_151,
      I2 => BU2_U0_G_TX_txgen_testgenframe_data_avail_pipe_0_3_152,
      I3 => BU2_U0_G_TX_txgen_testgenframe_data_avail_pipe_0_2_153,
      O => BU2_U0_G_TX_txgen_testgenframe_crcgen_cmp_eq0000_inv_map2765
    );
  BU2_U0_G_TX_txgen_testgentx_and000038 : LUT3
    generic map(
      INIT => X"C8"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgentx_and0000_map2749,
      I1 => BU2_U0_G_TX_txgen_testgenframe_first_cycle_349,
      I2 => BU2_U0_G_TX_txgen_testgentx_and0000_map2756,
      O => BU2_U0_G_TX_txgen_testgentx_and0000
    );
  BU2_U0_G_TX_txgen_testgentx_and000025 : LUT4
    generic map(
      INIT => X"7FFF"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_tx_data_avail(7),
      I1 => BU2_U0_G_TX_txgen_testgenframe_tx_data_avail(6),
      I2 => BU2_U0_G_TX_txgen_testgenframe_tx_data_avail(5),
      I3 => BU2_U0_G_TX_txgen_testgenframe_tx_data_avail(4),
      O => BU2_U0_G_TX_txgen_testgentx_and0000_map2756
    );
  BU2_U0_G_TX_txgen_testgentx_and000012 : LUT4
    generic map(
      INIT => X"7FFF"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_tx_data_avail(3),
      I1 => BU2_U0_G_TX_txgen_testgenframe_tx_data_avail(2),
      I2 => BU2_U0_G_TX_txgen_testgenframe_tx_data_avail(1),
      I3 => BU2_U0_G_TX_txgen_testgenframe_tx_data_avail(0),
      O => BU2_U0_G_TX_txgen_testgentx_and0000_map2749
    );
  BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_pause_tx_pause_control_i_not0005 : LUT4
    generic map(
      INIT => X"FF20"
    )
    port map (
      I0 => BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_pause_tx_pause_control_i_pause_quanta(2),
      I1 => BU2_N2181,
      I2 => BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_pause_tx_pause_control_i_pause_status_int_254,
      I3 => BU2_N6662,
      O => BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_pause_tx_pause_control_i_not0005_248
    );
  BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_pause_tx_pause_control_i_not0005_SW0 : LUT3
    generic map(
      INIT => X"F7"
    )
    port map (
      I0 => BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_pause_tx_pause_control_i_pause_quanta(1),
      I1 => BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_pause_tx_pause_control_i_pause_quanta(0),
      I2 => BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_pause_tx_pause_control_i_count_set_249,
      O => BU2_N2181
    );
  BU2_U0_rsgen_G_RX_detect_link_fail_not00051 : LUT4
    generic map(
      INIT => X"FF32"
    )
    port map (
      I0 => BU2_U0_rsgen_G_RX_detect_link_fail_seq_lower_reg2_95,
      I1 => BU2_U0_rsgen_G_RX_detect_link_fail_seq_cnt(2),
      I2 => BU2_U0_rsgen_G_RX_detect_link_fail_seq_upper_reg2_96,
      I3 => BU2_U0_rsgen_G_RX_detect_link_fail_or0001,
      O => BU2_U0_rsgen_G_RX_detect_link_fail_not0005
    );
  BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_rx_not00061 : LUT4
    generic map(
      INIT => X"FF2A"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_data_valid(0),
      I1 => BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_rx_data_count(0),
      I2 => BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_rx_data_count(1),
      I3 => BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_rx_or0000,
      O => BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_rx_not0006
    );
  BU2_U0_G_FLOWCONTROL_flwctrl_tx_not00051 : LUT4
    generic map(
      INIT => X"FF80"
    )
    port map (
      I0 => BU2_U0_G_FLOWCONTROL_flwctrl_tx_mux_control_state_FFd2_258,
      I1 => BU2_U0_G_FLOWCONTROL_flwctrl_tx_pause_req_int_265,
      I2 => BU2_U0_G_FLOWCONTROL_flwctrl_tx_state_count_FFd1_257,
      I3 => BU2_N6657,
      O => BU2_U0_G_FLOWCONTROL_flwctrl_tx_not0005
    );
  BU2_U0_G_TX_txgen_testgenio_not00241 : LUT4
    generic map(
      INIT => X"FF20"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenio_tx_state_FFd3_269,
      I1 => BU2_U0_G_TX_txgen_testgenio_tx_state_FFd2_267,
      I2 => BU2_U0_int_underrun,
      I3 => BU2_U0_G_TX_txgen_testgenio_reg_tx_valid_342,
      O => BU2_U0_G_TX_txgen_testgenio_not0024
    );
  BU2_U0_rsgen_G_RX_detect_link_fail_or00011 : LUT3
    generic map(
      INIT => X"FB"
    )
    port map (
      I0 => BU2_U0_rsgen_G_RX_detect_link_fail_seq_upper_mismatch_100,
      I1 => BU2_U0_rsgen_G_RX_detect_link_fail_sm_active_103,
      I2 => BU2_U0_rsgen_G_RX_detect_link_fail_seq_lower_mismatch_107,
      O => BU2_U0_rsgen_G_RX_detect_link_fail_or0001
    );
  BU2_U0_G_RX_rxgen_address_decoding_and00041 : LUT3
    generic map(
      INIT => X"20"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_decode_dest_add(0),
      I1 => BU2_U0_G_RX_rxgen_address_decoding_broad_add_match_207,
      I2 => BU2_U0_G_RX_rxgen_frame_start_reg2_233,
      O => BU2_U0_G_RX_rxgen_address_decoding_and0004
    );
  BU2_U0_G_RX_rxgen_address_decoding_and00051 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_frame_start_reg2_233,
      I1 => BU2_U0_G_RX_rxgen_address_decoding_broad_add_match_207,
      O => BU2_U0_G_RX_rxgen_address_decoding_and0005
    );
  BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_rx_or00001 : LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => NlwRenamedSig_OI_rx_statistics_vector_0_Q,
      I1 => NlwRenamedSig_OI_rx_statistics_vector_1_Q,
      O => BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_rx_or0000
    );
  BU2_U0_G_FLOWCONTROL_flwctrl_tx_and00011 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => BU2_U0_G_FLOWCONTROL_flwctrl_tx_start_reg_264,
      I1 => BU2_U0_G_FLOWCONTROL_flwctrl_tx_start_disable_261,
      O => BU2_U0_G_FLOWCONTROL_flwctrl_tx_and0001
    );
  BU2_U0_G_FLOWCONTROL_flwctrl_tx_underrun_out1 : LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => BU2_U0_G_FLOWCONTROL_flwctrl_tx_underrun_int_363,
      I1 => BU2_U0_G_FLOWCONTROL_flwctrl_tx_mux_control_state_FFd2_258,
      O => BU2_U0_int_underrun
    );
  BU2_U0_G_RX_rxgen_decode_counter_Eqn_121 : LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_decode_counter(15),
      I1 => BU2_U0_G_RX_rxgen_decode_start_flag_243,
      O => BU2_U0_G_RX_rxgen_decode_counter_Eqn_12
    );
  BU2_U0_G_TX_txgen_testgenio_byte_count_Eqn_111 : LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenio_byte_count(11),
      I1 => BU2_U0_G_TX_txgen_testgenio_first_tx_cycle_325,
      O => BU2_U0_G_TX_txgen_testgenio_byte_count_Eqn_11_271
    );
  BU2_U0_G_RX_rxgen_decode_cmp_eq002856 : LUT3
    generic map(
      INIT => X"80"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_decode_cmp_eq0028_map2725,
      I1 => BU2_U0_G_RX_rxgen_decode_cmp_eq0028_map2732,
      I2 => BU2_U0_G_RX_rxgen_decode_cmp_eq0028_map2741,
      O => BU2_U0_G_RX_rxgen_decode_cmp_eq0028
    );
  BU2_U0_G_RX_rxgen_decode_cmp_eq002824 : LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_decode_counter(12),
      I1 => BU2_U0_G_RX_rxgen_decode_counter(11),
      I2 => BU2_U0_G_RX_rxgen_decode_counter(10),
      I3 => BU2_U0_G_RX_rxgen_decode_counter(9),
      O => BU2_U0_G_RX_rxgen_decode_cmp_eq0028_map2732
    );
  BU2_U0_G_RX_rxgen_decode_cmp_eq002811 : LUT4
    generic map(
      INIT => X"0004"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_decode_counter(6),
      I1 => BU2_U0_G_RX_rxgen_decode_counter(5),
      I2 => BU2_U0_G_RX_rxgen_decode_counter(8),
      I3 => BU2_U0_G_RX_rxgen_decode_counter(7),
      O => BU2_U0_G_RX_rxgen_decode_cmp_eq0028_map2725
    );
  BU2_U0_G_RX_rxgen_error_detection_and000132 : LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_decode_terminate_flags(5),
      I1 => BU2_U0_G_RX_rxgen_decode_terminate_flags(4),
      I2 => BU2_U0_G_RX_rxgen_decode_terminate_flags(3),
      I3 => BU2_U0_G_RX_rxgen_decode_terminate_flags(2),
      O => BU2_U0_G_RX_rxgen_error_detection_and0001_map2718
    );
  BU2_U0_G_RX_rxgen_decode_cmp_eq002937 : LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_decode_length(13),
      I1 => BU2_U0_G_RX_rxgen_decode_length(12),
      I2 => BU2_U0_G_RX_rxgen_decode_length(11),
      I3 => BU2_U0_G_RX_rxgen_decode_length(10),
      O => BU2_U0_G_RX_rxgen_decode_cmp_eq0029_map2701
    );
  BU2_U0_G_TX_txgen_mux0002_1_24 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_mux0002_1_map2679,
      I1 => BU2_U0_G_TX_txgen_mux0002_1_map2682,
      O => BU2_U0_G_TX_txgen_mux0002(1)
    );
  BU2_U0_G_TX_txgen_mux0002_1_23 : LUT4
    generic map(
      INIT => X"8000"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_tx_data_avail(2),
      I1 => BU2_U0_G_TX_txgen_testgenframe_tx_data_avail(1),
      I2 => BU2_U0_G_TX_txgen_testgenframe_tx_data_avail(0),
      I3 => BU2_U0_G_TX_txgen_bc_state_353,
      O => BU2_U0_G_TX_txgen_mux0002_1_map2682
    );
  BU2_U0_G_RX_rxgen_error_detection_and000318 : LUT3
    generic map(
      INIT => X"C8"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_error_detection_and0003_map2666,
      I1 => BU2_U0_G_RX_rxgen_error_detection_crc_delay_srl16(4),
      I2 => BU2_U0_G_RX_rxgen_error_detection_and0003_map2669,
      O => BU2_U0_G_RX_rxgen_error_detection_and0003
    );
  BU2_U0_G_RX_rxgen_error_detection_and00039 : LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_error_detection_crc_invalid(7),
      I1 => BU2_U0_G_RX_rxgen_error_detection_crc_invalid(6),
      I2 => BU2_U0_G_RX_rxgen_error_detection_crc_invalid(5),
      I3 => BU2_U0_G_RX_rxgen_error_detection_crc_invalid(4),
      O => BU2_U0_G_RX_rxgen_error_detection_and0003_map2669
    );
  BU2_U0_G_RX_rxgen_error_detection_and00034 : LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_error_detection_crc_invalid(3),
      I1 => BU2_U0_G_RX_rxgen_error_detection_crc_invalid(2),
      I2 => BU2_U0_G_RX_rxgen_error_detection_crc_invalid(1),
      I3 => BU2_U0_G_RX_rxgen_error_detection_crc_invalid(0),
      O => BU2_U0_G_RX_rxgen_error_detection_and0003_map2666
    );
  BU2_U0_G_RX_rxgen_decode_mux0117_5_20 : LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_decode_mux0117_5_map2656,
      I1 => BU2_U0_G_RX_rxgen_decode_mux0117_5_map2662,
      O => BU2_U0_G_RX_rxgen_decode_mux0117(5)
    );
  BU2_U0_G_RX_rxgen_decode_mux0117_5_19 : LUT4
    generic map(
      INIT => X"0E04"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_decode_padding_179,
      I1 => BU2_U0_G_RX_rxgen_decode_crc_bytes_valid(2),
      I2 => BU2_U0_G_RX_rxgen_crc_mode_held_242,
      I3 => BU2_U0_G_RX_rxgen_decode_data_bytes_valid(2),
      O => BU2_U0_G_RX_rxgen_decode_mux0117_5_map2662
    );
  BU2_U0_G_RX_rxgen_decode_mux0117_5_4 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_decode_preserve_preamble_reg3_180,
      I1 => BU2_U0_G_RX_rxgen_frame_start_reg2_233,
      I2 => BU2_U0_G_RX_rxgen_crc_mode_held_242,
      I3 => BU2_U0_G_RX_rxgen_decode_full_bytes_valid(2),
      O => BU2_U0_G_RX_rxgen_decode_mux0117_5_map2656
    );
  BU2_U0_G_RX_rxgen_decode_mux0117_6_20 : LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_decode_mux0117_6_map2646,
      I1 => BU2_U0_G_RX_rxgen_decode_mux0117_6_map2652,
      O => BU2_U0_G_RX_rxgen_decode_mux0117(6)
    );
  BU2_U0_G_RX_rxgen_decode_mux0117_6_19 : LUT4
    generic map(
      INIT => X"0E04"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_decode_padding_179,
      I1 => BU2_U0_G_RX_rxgen_decode_crc_bytes_valid(1),
      I2 => BU2_U0_G_RX_rxgen_crc_mode_held_242,
      I3 => BU2_U0_G_RX_rxgen_decode_data_bytes_valid(1),
      O => BU2_U0_G_RX_rxgen_decode_mux0117_6_map2652
    );
  BU2_U0_G_RX_rxgen_decode_mux0117_6_4 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_decode_preserve_preamble_reg3_180,
      I1 => BU2_U0_G_RX_rxgen_frame_start_reg2_233,
      I2 => BU2_U0_G_RX_rxgen_crc_mode_held_242,
      I3 => BU2_U0_G_RX_rxgen_decode_full_bytes_valid(1),
      O => BU2_U0_G_RX_rxgen_decode_mux0117_6_map2646
    );
  BU2_U0_G_RX_rxgen_decode_mux0117_4_20 : LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_decode_mux0117_4_map2636,
      I1 => BU2_U0_G_RX_rxgen_decode_mux0117_4_map2642,
      O => BU2_U0_G_RX_rxgen_decode_mux0117(4)
    );
  BU2_U0_G_RX_rxgen_decode_mux0117_4_19 : LUT4
    generic map(
      INIT => X"0E04"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_decode_padding_179,
      I1 => BU2_U0_G_RX_rxgen_decode_crc_bytes_valid(3),
      I2 => BU2_U0_G_RX_rxgen_crc_mode_held_242,
      I3 => BU2_U0_G_RX_rxgen_decode_data_bytes_valid(3),
      O => BU2_U0_G_RX_rxgen_decode_mux0117_4_map2642
    );
  BU2_U0_G_RX_rxgen_decode_mux0117_4_4 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_decode_preserve_preamble_reg3_180,
      I1 => BU2_U0_G_RX_rxgen_frame_start_reg2_233,
      I2 => BU2_U0_G_RX_rxgen_crc_mode_held_242,
      I3 => BU2_U0_G_RX_rxgen_decode_full_bytes_valid(3),
      O => BU2_U0_G_RX_rxgen_decode_mux0117_4_map2636
    );
  BU2_U0_G_RX_rxgen_decode_mux0117_3_20 : LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_decode_mux0117_3_map2626,
      I1 => BU2_U0_G_RX_rxgen_decode_mux0117_3_map2632,
      O => BU2_U0_G_RX_rxgen_decode_mux0117(3)
    );
  BU2_U0_G_RX_rxgen_decode_mux0117_3_19 : LUT4
    generic map(
      INIT => X"0E04"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_decode_padding_179,
      I1 => BU2_U0_G_RX_rxgen_decode_crc_bytes_valid(4),
      I2 => BU2_U0_G_RX_rxgen_crc_mode_held_242,
      I3 => BU2_U0_G_RX_rxgen_decode_data_bytes_valid(4),
      O => BU2_U0_G_RX_rxgen_decode_mux0117_3_map2632
    );
  BU2_U0_G_RX_rxgen_decode_mux0117_3_4 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_decode_preserve_preamble_reg3_180,
      I1 => BU2_U0_G_RX_rxgen_frame_start_reg2_233,
      I2 => BU2_U0_G_RX_rxgen_crc_mode_held_242,
      I3 => BU2_U0_G_RX_rxgen_decode_full_bytes_valid(4),
      O => BU2_U0_G_RX_rxgen_decode_mux0117_3_map2626
    );
  BU2_U0_G_RX_rxgen_decode_mux0117_2_20 : LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_decode_mux0117_2_map2616,
      I1 => BU2_U0_G_RX_rxgen_decode_mux0117_2_map2622,
      O => BU2_U0_G_RX_rxgen_decode_mux0117(2)
    );
  BU2_U0_G_RX_rxgen_decode_mux0117_2_19 : LUT4
    generic map(
      INIT => X"0E04"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_decode_padding_179,
      I1 => BU2_U0_G_RX_rxgen_decode_crc_bytes_valid(5),
      I2 => BU2_U0_G_RX_rxgen_crc_mode_held_242,
      I3 => BU2_U0_G_RX_rxgen_decode_data_bytes_valid(5),
      O => BU2_U0_G_RX_rxgen_decode_mux0117_2_map2622
    );
  BU2_U0_G_RX_rxgen_decode_mux0117_2_4 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_decode_preserve_preamble_reg3_180,
      I1 => BU2_U0_G_RX_rxgen_frame_start_reg2_233,
      I2 => BU2_U0_G_RX_rxgen_crc_mode_held_242,
      I3 => BU2_U0_G_RX_rxgen_decode_full_bytes_valid(5),
      O => BU2_U0_G_RX_rxgen_decode_mux0117_2_map2616
    );
  BU2_U0_G_RX_rxgen_decode_mux0117_1_20 : LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_decode_mux0117_1_map2606,
      I1 => BU2_U0_G_RX_rxgen_decode_mux0117_1_map2612,
      O => BU2_U0_G_RX_rxgen_decode_mux0117(1)
    );
  BU2_U0_G_RX_rxgen_decode_mux0117_1_19 : LUT4
    generic map(
      INIT => X"0E04"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_decode_padding_179,
      I1 => BU2_U0_G_RX_rxgen_decode_crc_bytes_valid(6),
      I2 => BU2_U0_G_RX_rxgen_crc_mode_held_242,
      I3 => BU2_U0_G_RX_rxgen_decode_data_bytes_valid(6),
      O => BU2_U0_G_RX_rxgen_decode_mux0117_1_map2612
    );
  BU2_U0_G_RX_rxgen_decode_mux0117_1_4 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_decode_preserve_preamble_reg3_180,
      I1 => BU2_U0_G_RX_rxgen_frame_start_reg2_233,
      I2 => BU2_U0_G_RX_rxgen_crc_mode_held_242,
      I3 => BU2_U0_G_RX_rxgen_decode_full_bytes_valid(6),
      O => BU2_U0_G_RX_rxgen_decode_mux0117_1_map2606
    );
  BU2_U0_G_RX_rxgen_decode_mux0117_0_20 : LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_decode_mux0117_0_map2596,
      I1 => BU2_U0_G_RX_rxgen_decode_mux0117_0_map2602,
      O => BU2_U0_G_RX_rxgen_decode_mux0117(0)
    );
  BU2_U0_G_RX_rxgen_decode_mux0117_0_19 : LUT4
    generic map(
      INIT => X"0E04"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_decode_padding_179,
      I1 => BU2_U0_G_RX_rxgen_decode_crc_bytes_valid(7),
      I2 => BU2_U0_G_RX_rxgen_crc_mode_held_242,
      I3 => BU2_U0_G_RX_rxgen_decode_data_bytes_valid(7),
      O => BU2_U0_G_RX_rxgen_decode_mux0117_0_map2602
    );
  BU2_U0_G_RX_rxgen_decode_mux0117_0_4 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_decode_preserve_preamble_reg3_180,
      I1 => BU2_U0_G_RX_rxgen_frame_start_reg2_233,
      I2 => BU2_U0_G_RX_rxgen_crc_mode_held_242,
      I3 => BU2_U0_G_RX_rxgen_decode_full_bytes_valid(7),
      O => BU2_U0_G_RX_rxgen_decode_mux0117_0_map2596
    );
  BU2_U0_G_RX_rxgen_decode_mux0117_7_20 : LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_decode_mux0117_7_map2586,
      I1 => BU2_U0_G_RX_rxgen_decode_mux0117_7_map2592,
      O => BU2_U0_G_RX_rxgen_decode_mux0117(7)
    );
  BU2_U0_G_RX_rxgen_decode_mux0117_7_19 : LUT4
    generic map(
      INIT => X"0E04"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_decode_padding_179,
      I1 => BU2_U0_G_RX_rxgen_decode_crc_bytes_valid(0),
      I2 => BU2_U0_G_RX_rxgen_crc_mode_held_242,
      I3 => BU2_U0_G_RX_rxgen_decode_data_bytes_valid(0),
      O => BU2_U0_G_RX_rxgen_decode_mux0117_7_map2592
    );
  BU2_U0_G_RX_rxgen_decode_mux0117_7_4 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_decode_preserve_preamble_reg3_180,
      I1 => BU2_U0_G_RX_rxgen_frame_start_reg2_233,
      I2 => BU2_U0_G_RX_rxgen_crc_mode_held_242,
      I3 => BU2_U0_G_RX_rxgen_decode_full_bytes_valid(0),
      O => BU2_U0_G_RX_rxgen_decode_mux0117_7_map2586
    );
  BU2_U0_rsgen_G_RX_detect_link_fail_and0004 : LUT3
    generic map(
      INIT => X"20"
    )
    port map (
      I0 => BU2_U0_rsgen_G_RX_detect_link_fail_seq_lower_reg_98,
      I1 => BU2_N1812,
      I2 => BU2_U0_rsgen_G_RX_detect_link_fail_sm_active_103,
      O => BU2_U0_rsgen_G_RX_detect_link_fail_and0004_108
    );
  BU2_U0_rsgen_G_RX_detect_link_fail_and0004_SW0 : LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => BU2_U0_rsgen_G_RX_detect_link_fail_seq_type_lower_reg(1),
      I1 => BU2_U0_rsgen_G_RX_detect_link_fail_last_seq_type(1),
      I2 => BU2_U0_rsgen_G_RX_detect_link_fail_seq_type_lower_reg(0),
      I3 => BU2_U0_rsgen_G_RX_detect_link_fail_last_seq_type(0),
      O => BU2_N1812
    );
  BU2_U0_G_RX_rxgen_decode_or0007 : LUT4
    generic map(
      INIT => X"FF80"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_decode_data_bytes_valid(7),
      I1 => BU2_U0_G_RX_rxgen_decode_data_bytes_valid(1),
      I2 => BU2_N1810,
      I3 => BU2_U0_G_RX_rxgen_frame_start_reg2_233,
      O => BU2_U0_G_RX_rxgen_decode_or0007_192
    );
  BU2_U0_G_RX_rxgen_decode_or0007_SW0 : LUT3
    generic map(
      INIT => X"F1"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_decode_less_than_2bytes_185,
      I1 => BU2_U0_G_RX_rxgen_decode_length_match_reg2_183,
      I2 => BU2_U0_G_RX_rxgen_decode_data_bytes_ctrl(1),
      O => BU2_N1810
    );
  BU2_U0_G_RX_rxgen_decode_or0006 : LUT4
    generic map(
      INIT => X"FF80"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_decode_data_bytes_valid(7),
      I1 => BU2_U0_G_RX_rxgen_decode_data_bytes_valid(0),
      I2 => BU2_N1808,
      I3 => BU2_U0_G_RX_rxgen_frame_start_reg2_233,
      O => BU2_U0_G_RX_rxgen_decode_or0006_193
    );
  BU2_U0_G_RX_rxgen_decode_or0006_SW0 : LUT3
    generic map(
      INIT => X"F1"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_decode_less_than_2bytes_185,
      I1 => BU2_U0_G_RX_rxgen_decode_length_match_reg2_183,
      I2 => BU2_U0_G_RX_rxgen_decode_data_bytes_ctrl(0),
      O => BU2_N1808
    );
  BU2_U0_G_RX_rxgen_decode_or0008 : LUT4
    generic map(
      INIT => X"FF80"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_decode_data_bytes_valid(7),
      I1 => BU2_U0_G_RX_rxgen_decode_data_bytes_valid(2),
      I2 => BU2_N1806,
      I3 => BU2_U0_G_RX_rxgen_frame_start_reg2_233,
      O => BU2_U0_G_RX_rxgen_decode_or0008_191
    );
  BU2_U0_G_RX_rxgen_decode_or0008_SW0 : LUT3
    generic map(
      INIT => X"F1"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_decode_less_than_2bytes_185,
      I1 => BU2_U0_G_RX_rxgen_decode_length_match_reg2_183,
      I2 => BU2_U0_G_RX_rxgen_decode_data_bytes_ctrl(2),
      O => BU2_N1806
    );
  BU2_U0_G_RX_rxgen_decode_or0009 : LUT4
    generic map(
      INIT => X"FF80"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_decode_data_bytes_valid(7),
      I1 => BU2_U0_G_RX_rxgen_decode_data_bytes_valid(3),
      I2 => BU2_N1804,
      I3 => BU2_U0_G_RX_rxgen_frame_start_reg2_233,
      O => BU2_U0_G_RX_rxgen_decode_or0009_190
    );
  BU2_U0_G_RX_rxgen_decode_or0009_SW0 : LUT3
    generic map(
      INIT => X"F1"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_decode_less_than_2bytes_185,
      I1 => BU2_U0_G_RX_rxgen_decode_length_match_reg2_183,
      I2 => BU2_U0_G_RX_rxgen_decode_data_bytes_ctrl(3),
      O => BU2_N1804
    );
  BU2_U0_G_RX_rxgen_decode_or0011 : LUT4
    generic map(
      INIT => X"FF80"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_decode_data_bytes_valid(7),
      I1 => BU2_U0_G_RX_rxgen_decode_data_bytes_valid(5),
      I2 => BU2_N1802,
      I3 => BU2_U0_G_RX_rxgen_frame_start_reg2_233,
      O => BU2_U0_G_RX_rxgen_decode_or0011_187
    );
  BU2_U0_G_RX_rxgen_decode_or0011_SW0 : LUT3
    generic map(
      INIT => X"F1"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_decode_less_than_2bytes_185,
      I1 => BU2_U0_G_RX_rxgen_decode_length_match_reg2_183,
      I2 => BU2_U0_G_RX_rxgen_decode_data_bytes_ctrl(5),
      O => BU2_N1802
    );
  BU2_U0_G_RX_rxgen_decode_or0010 : LUT4
    generic map(
      INIT => X"FF80"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_decode_data_bytes_valid(7),
      I1 => BU2_U0_G_RX_rxgen_decode_data_bytes_valid(4),
      I2 => BU2_N1800,
      I3 => BU2_U0_G_RX_rxgen_frame_start_reg2_233,
      O => BU2_U0_G_RX_rxgen_decode_or0010_189
    );
  BU2_U0_G_RX_rxgen_decode_or0010_SW0 : LUT3
    generic map(
      INIT => X"F1"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_decode_less_than_2bytes_185,
      I1 => BU2_U0_G_RX_rxgen_decode_length_match_reg2_183,
      I2 => BU2_U0_G_RX_rxgen_decode_data_bytes_ctrl(4),
      O => BU2_N1800
    );
  BU2_U0_G_RX_rxgen_decode_or0012 : LUT4
    generic map(
      INIT => X"FF80"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_decode_data_bytes_valid(7),
      I1 => BU2_U0_G_RX_rxgen_decode_data_bytes_valid(6),
      I2 => BU2_N1798,
      I3 => BU2_U0_G_RX_rxgen_frame_start_reg2_233,
      O => BU2_U0_G_RX_rxgen_decode_or0012_186
    );
  BU2_U0_G_RX_rxgen_decode_or0012_SW0 : LUT3
    generic map(
      INIT => X"F1"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_decode_less_than_2bytes_185,
      I1 => BU2_U0_G_RX_rxgen_decode_length_match_reg2_183,
      I2 => BU2_U0_G_RX_rxgen_decode_data_bytes_ctrl(6),
      O => BU2_N1798
    );
  BU2_U0_G_TX_txgen_testgenio_mux0190 : LUT4
    generic map(
      INIT => X"5554"
    )
    port map (
      I0 => BU2_N1792,
      I1 => BU2_U0_G_TX_txgen_testgenio_count(1),
      I2 => BU2_U0_G_TX_txgen_testgenio_count(0),
      I3 => BU2_U0_G_TX_txgen_testgenio_count(2),
      O => BU2_U0_G_TX_txgen_testgenio_mux0190_335
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_TX_CRC32_64_0103_xo_4_1 : LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(32),
      I1 => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(37),
      I2 => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(47),
      I3 => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(54),
      O => BU2_U0_G_TX_txgen_testgenframe_crcgen_TX_CRC32_64_0103_xo_4_Q
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_Mxor_xor0235_Result1 : LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(32),
      I1 => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(54),
      I2 => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(56),
      I3 => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(60),
      O => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0235
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_TX_CRC32_64_0119_xo_0_1 : LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(39),
      I1 => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(52),
      I2 => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(56),
      I3 => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(60),
      O => BU2_U0_G_TX_txgen_testgenframe_crcgen_TX_CRC32_64_0119_xo_0_Q
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_TX_CRC32_64_0148_xo_0_1 : LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(10),
      I1 => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(17),
      I2 => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(27),
      I3 => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(30),
      O => BU2_U0_G_TX_txgen_testgenframe_crcgen_TX_CRC32_64_0148_xo_0_Q
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_TX_CRC32_64_010_xo_0_1 : LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(12),
      I1 => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(13),
      I2 => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(25),
      I3 => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(30),
      O => BU2_U0_G_TX_txgen_testgenframe_crcgen_TX_CRC32_64_010_xo_0_Q
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_TX_CRC32_64_0135_xo_1_1 : LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(36),
      I1 => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(44),
      I2 => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(49),
      I3 => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(53),
      O => BU2_U0_G_TX_txgen_testgenframe_crcgen_TX_CRC32_64_0135_xo_1_Q
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_TX_CRC32_64_0129_xo_0_1 : LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(34),
      I1 => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(36),
      I2 => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(38),
      I3 => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(39),
      O => BU2_U0_G_TX_txgen_testgenframe_crcgen_TX_CRC32_64_0129_xo_0_Q
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_TX_CRC32_64_0127_xo_0_1 : LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(33),
      I1 => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(48),
      I2 => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(52),
      I3 => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(58),
      O => BU2_U0_G_TX_txgen_testgenframe_crcgen_TX_CRC32_64_0127_xo_0_Q
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_TX_CRC32_64_0126_xo_0_1 : LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(12),
      I1 => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(15),
      I2 => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(22),
      I3 => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(30),
      O => BU2_U0_G_TX_txgen_testgenframe_crcgen_TX_CRC32_64_0126_xo_0_Q
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_TX_CRC32_64_0116_xo_0_1 : LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(25),
      I1 => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(26),
      I2 => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(3),
      I3 => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(4),
      O => BU2_U0_G_TX_txgen_testgenframe_crcgen_TX_CRC32_64_0116_xo_0_Q
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_TX_CRC32_64_053_xo_1_1 : LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(34),
      I1 => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(37),
      I2 => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(46),
      I3 => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(58),
      O => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0175
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_TX_CRC32_64_063_xo_2_1 : LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(39),
      I1 => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(43),
      I2 => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(57),
      I3 => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(60),
      O => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0251
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_TX_CRC32_64_058_xo_2_1 : LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(34),
      I1 => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(35),
      I2 => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(40),
      I3 => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(55),
      O => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0204
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_TX_CRC32_64_0127_xo_4_1 : LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0204,
      I1 => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0210,
      I2 => BU2_U0_G_TX_txgen_testgenframe_crcgen_TX_CRC32_64_0127_xo_0_Q,
      I3 => BU2_U0_G_TX_txgen_testgenframe_crcgen_TX_CRC32_64_0127_xo_2_Q,
      O => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0030
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_TX_CRC32_64_010_xo_4_1 : LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0263,
      I1 => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0264,
      I2 => BU2_U0_G_TX_txgen_testgenframe_crcgen_TX_CRC32_64_010_xo_0_Q,
      I3 => BU2_U0_G_TX_txgen_testgenframe_crcgen_TX_CRC32_64_010_xo_2_Q,
      O => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0052
    );
  BU2_U0_G_RX_rxgen_calculate_crc_Mxor_xor0200_Result1 : LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_decode_crc_data(32),
      I1 => BU2_U0_G_RX_rxgen_decode_crc_data(54),
      I2 => BU2_U0_G_RX_rxgen_decode_crc_data(56),
      I3 => BU2_U0_G_RX_rxgen_decode_crc_data(60),
      O => BU2_U0_G_RX_rxgen_calculate_crc_xor0200
    );
  BU2_U0_G_RX_rxgen_calculate_crc_rx_crc32_64_081_xo_4_1 : LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_decode_crc_data(32),
      I1 => BU2_U0_G_RX_rxgen_decode_crc_data(37),
      I2 => BU2_U0_G_RX_rxgen_decode_crc_data(47),
      I3 => BU2_U0_G_RX_rxgen_decode_crc_data(54),
      O => BU2_U0_G_RX_rxgen_calculate_crc_rx_crc32_64_081_xo_4_Q
    );
  BU2_U0_G_RX_rxgen_calculate_crc_rx_crc32_64_096_xo_0_1 : LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_decode_crc_data(39),
      I1 => BU2_U0_G_RX_rxgen_decode_crc_data(52),
      I2 => BU2_U0_G_RX_rxgen_decode_crc_data(56),
      I3 => BU2_U0_G_RX_rxgen_decode_crc_data(60),
      O => BU2_U0_G_RX_rxgen_calculate_crc_rx_crc32_64_096_xo_0_Q
    );
  BU2_U0_G_RX_rxgen_calculate_crc_rx_crc32_64_0122_xo_0_1 : LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_decode_crc_data(10),
      I1 => BU2_U0_G_RX_rxgen_decode_crc_data(17),
      I2 => BU2_U0_G_RX_rxgen_decode_crc_data(27),
      I3 => BU2_U0_G_RX_rxgen_decode_crc_data(30),
      O => BU2_U0_G_RX_rxgen_calculate_crc_rx_crc32_64_0122_xo_0_Q
    );
  BU2_U0_G_RX_rxgen_calculate_crc_rx_crc32_64_010_xo_0_1 : LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_decode_crc_data(12),
      I1 => BU2_U0_G_RX_rxgen_decode_crc_data(13),
      I2 => BU2_U0_G_RX_rxgen_decode_crc_data(25),
      I3 => BU2_U0_G_RX_rxgen_decode_crc_data(30),
      O => BU2_U0_G_RX_rxgen_calculate_crc_rx_crc32_64_010_xo_0_Q
    );
  BU2_U0_G_RX_rxgen_calculate_crc_rx_crc32_64_0110_xo_1_1 : LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_decode_crc_data(36),
      I1 => BU2_U0_G_RX_rxgen_decode_crc_data(44),
      I2 => BU2_U0_G_RX_rxgen_decode_crc_data(49),
      I3 => BU2_U0_G_RX_rxgen_decode_crc_data(53),
      O => BU2_U0_G_RX_rxgen_calculate_crc_rx_crc32_64_0110_xo_1_Q
    );
  BU2_U0_G_RX_rxgen_calculate_crc_rx_crc32_64_0104_xo_0_1 : LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_decode_crc_data(34),
      I1 => BU2_U0_G_RX_rxgen_decode_crc_data(36),
      I2 => BU2_U0_G_RX_rxgen_decode_crc_data(38),
      I3 => BU2_U0_G_RX_rxgen_decode_crc_data(39),
      O => BU2_U0_G_RX_rxgen_calculate_crc_rx_crc32_64_0104_xo_0_Q
    );
  BU2_U0_G_RX_rxgen_calculate_crc_rx_crc32_64_0102_xo_0_1 : LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_decode_crc_data(33),
      I1 => BU2_U0_G_RX_rxgen_decode_crc_data(48),
      I2 => BU2_U0_G_RX_rxgen_decode_crc_data(52),
      I3 => BU2_U0_G_RX_rxgen_decode_crc_data(58),
      O => BU2_U0_G_RX_rxgen_calculate_crc_rx_crc32_64_0102_xo_0_Q
    );
  BU2_U0_G_RX_rxgen_calculate_crc_rx_crc32_64_0100_xo_0_1 : LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_decode_crc_data(12),
      I1 => BU2_U0_G_RX_rxgen_decode_crc_data(15),
      I2 => BU2_U0_G_RX_rxgen_decode_crc_data(22),
      I3 => BU2_U0_G_RX_rxgen_decode_crc_data(30),
      O => BU2_U0_G_RX_rxgen_calculate_crc_rx_crc32_64_0100_xo_0_Q
    );
  BU2_U0_G_RX_rxgen_calculate_crc_rx_crc32_64_031_xo_1_1 : LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_decode_crc_data(34),
      I1 => BU2_U0_G_RX_rxgen_decode_crc_data(37),
      I2 => BU2_U0_G_RX_rxgen_decode_crc_data(46),
      I3 => BU2_U0_G_RX_rxgen_decode_crc_data(58),
      O => BU2_U0_G_RX_rxgen_calculate_crc_xor0140
    );
  BU2_U0_G_RX_rxgen_calculate_crc_rx_crc32_64_082_xo_2_1 : LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_decode_crc_data(15),
      I1 => BU2_U0_G_RX_rxgen_decode_crc_data(17),
      I2 => BU2_U0_G_RX_rxgen_decode_crc_data(30),
      I3 => BU2_U0_G_RX_rxgen_decode_crc_data(5),
      O => BU2_U0_G_RX_rxgen_calculate_crc_rx_crc32_64_082_xo_2_Q
    );
  BU2_U0_G_RX_rxgen_calculate_crc_rx_crc32_64_020_xo_1_1 : LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_decode_crc_data(0),
      I1 => BU2_U0_G_RX_rxgen_decode_crc_data(13),
      I2 => BU2_U0_G_RX_rxgen_decode_crc_data(22),
      I3 => BU2_U0_G_RX_rxgen_decode_crc_data(24),
      O => BU2_U0_G_RX_rxgen_calculate_crc_xor0112
    );
  BU2_U0_G_RX_rxgen_calculate_crc_rx_crc32_64_043_xo_2_1 : LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_decode_crc_data(39),
      I1 => BU2_U0_G_RX_rxgen_decode_crc_data(43),
      I2 => BU2_U0_G_RX_rxgen_decode_crc_data(57),
      I3 => BU2_U0_G_RX_rxgen_decode_crc_data(60),
      O => BU2_U0_G_RX_rxgen_calculate_crc_xor0216
    );
  BU2_U0_G_RX_rxgen_calculate_crc_rx_crc32_64_036_xo_2_1 : LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_decode_crc_data(34),
      I1 => BU2_U0_G_RX_rxgen_decode_crc_data(35),
      I2 => BU2_U0_G_RX_rxgen_decode_crc_data(40),
      I3 => BU2_U0_G_RX_rxgen_decode_crc_data(55),
      O => BU2_U0_G_RX_rxgen_calculate_crc_xor0169
    );
  BU2_U0_G_RX_rxgen_calculate_crc_rx_crc32_64_010_xo_4_1 : LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_calculate_crc_xor0228,
      I1 => BU2_U0_G_RX_rxgen_calculate_crc_xor0229,
      I2 => BU2_U0_G_RX_rxgen_calculate_crc_rx_crc32_64_010_xo_0_Q,
      I3 => BU2_U0_G_RX_rxgen_calculate_crc_rx_crc32_64_010_xo_2_Q,
      O => BU2_U0_G_RX_rxgen_calculate_crc_xor0052
    );
  BU2_U0_G_RX_rxgen_calculate_crc_rx_crc32_64_0102_xo_4_1 : LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_calculate_crc_xor0169,
      I1 => BU2_U0_G_RX_rxgen_calculate_crc_xor0175,
      I2 => BU2_U0_G_RX_rxgen_calculate_crc_rx_crc32_64_0102_xo_0_Q,
      I3 => BU2_U0_G_RX_rxgen_calculate_crc_rx_crc32_64_0102_xo_2_Q,
      O => BU2_U0_G_RX_rxgen_calculate_crc_xor0030
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_TX_CRC32_64_0185_xo_1_1 : LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crcgen_reg1(22),
      I1 => BU2_U0_G_TX_txgen_testgenframe_crcgen_reg1(29),
      I2 => BU2_U0_G_TX_txgen_testgenframe_crcgen_reg1(13),
      I3 => BU2_U0_G_TX_txgen_testgenframe_crcgen_reg1(16),
      O => BU2_U0_G_TX_txgen_testgenframe_crcgen_TX_CRC32_64_0185_xo(1)
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_TX_CRC32_64_0162_xo_5_1 : LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crcgen_seta(8),
      I1 => BU2_U0_G_TX_txgen_testgenframe_crcgen_setb(8),
      I2 => BU2_U0_G_TX_txgen_testgenframe_crcgen_reg1(5),
      I3 => BU2_U0_G_TX_txgen_testgenframe_crcgen_reg1(8),
      O => BU2_U0_G_TX_txgen_testgenframe_crcgen_TX_CRC32_64_0162_xo(5)
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_TX_CRC32_64_0160_xo_4_1 : LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crcgen_seta(7),
      I1 => BU2_U0_G_TX_txgen_testgenframe_crcgen_setb(7),
      I2 => BU2_U0_G_TX_txgen_testgenframe_crcgen_reg1(24),
      I3 => BU2_U0_G_TX_txgen_testgenframe_crcgen_reg1(2),
      O => BU2_U0_G_TX_txgen_testgenframe_crcgen_TX_CRC32_64_0160_xo_4_Q
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_TX_CRC32_64_0156_xo_5_1 : LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crcgen_seta(5),
      I1 => BU2_U0_G_TX_txgen_testgenframe_crcgen_setb(5),
      I2 => BU2_U0_G_TX_txgen_testgenframe_crcgen_reg1(10),
      I3 => BU2_U0_G_TX_txgen_testgenframe_crcgen_reg1(27),
      O => BU2_U0_G_TX_txgen_testgenframe_crcgen_TX_CRC32_64_0156_xo(5)
    );
  BU2_U0_G_RX_rxgen_calculate_crc_rx_crc32_64_0156_xo_1_1 : LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_calculate_crc_reg1(22),
      I1 => BU2_U0_G_RX_rxgen_calculate_crc_reg1(29),
      I2 => BU2_U0_G_RX_rxgen_calculate_crc_reg1(13),
      I3 => BU2_U0_G_RX_rxgen_calculate_crc_reg1(16),
      O => BU2_U0_G_RX_rxgen_calculate_crc_rx_crc32_64_0156_xo(1)
    );
  BU2_U0_G_RX_rxgen_calculate_crc_rx_crc32_64_0133_xo_4_1 : LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_calculate_crc_seta(7),
      I1 => BU2_U0_G_RX_rxgen_calculate_crc_setb(7),
      I2 => BU2_U0_G_RX_rxgen_calculate_crc_reg1(24),
      I3 => BU2_U0_G_RX_rxgen_calculate_crc_reg1(2),
      O => BU2_U0_G_RX_rxgen_calculate_crc_rx_crc32_64_0133_xo_4_Q
    );
  BU2_U0_G_RX_rxgen_calculate_crc_rx_crc32_64_0136_xo_5_1 : LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_calculate_crc_seta(8),
      I1 => BU2_U0_G_RX_rxgen_calculate_crc_setb(8),
      I2 => BU2_U0_G_RX_rxgen_calculate_crc_reg1(5),
      I3 => BU2_U0_G_RX_rxgen_calculate_crc_reg1(8),
      O => BU2_U0_G_RX_rxgen_calculate_crc_rx_crc32_64_0136_xo(5)
    );
  BU2_U0_rsgen_G_RX_detect_link_fail_mux00241 : LUT4
    generic map(
      INIT => X"1444"
    )
    port map (
      I0 => BU2_U0_rsgen_G_RX_detect_link_fail_or0000,
      I1 => BU2_U0_rsgen_G_RX_detect_link_fail_col_cnt(3),
      I2 => BU2_U0_rsgen_G_RX_detect_link_fail_col_cnt(1),
      I3 => BU2_U0_rsgen_G_RX_detect_link_fail_col_cnt(2),
      O => BU2_U0_rsgen_G_RX_detect_link_fail_mux0024
    );
  BU2_U0_rsgen_G_RX_detect_link_fail_mux0020_0_1 : LUT4
    generic map(
      INIT => X"BE14"
    )
    port map (
      I0 => BU2_U0_rsgen_G_RX_detect_link_fail_or0001,
      I1 => BU2_U0_rsgen_G_RX_detect_link_fail_seq_cnt(0),
      I2 => BU2_U0_rsgen_G_RX_detect_link_fail_seq_cnt_inc(1),
      I3 => BU2_U0_rsgen_G_RX_detect_link_fail_seq_cnt_rst_val(0),
      O => BU2_U0_rsgen_G_RX_detect_link_fail_mux0020(0)
    );
  BU2_U0_rsgen_G_RX_detect_link_fail_mux00301 : LUT4
    generic map(
      INIT => X"1444"
    )
    port map (
      I0 => BU2_U0_rsgen_G_RX_detect_link_fail_or0000,
      I1 => BU2_U0_rsgen_G_RX_detect_link_fail_col_cnt(6),
      I2 => BU2_U0_rsgen_G_RX_detect_link_fail_Madd_add0000_cy(3),
      I3 => BU2_U0_rsgen_G_RX_detect_link_fail_col_cnt(5),
      O => BU2_U0_rsgen_G_RX_detect_link_fail_mux0030
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_mux01241 : LUT4
    generic map(
      INIT => X"7D28"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crcgen_enable_shift8_89,
      I1 => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0387,
      I2 => BU2_U0_G_TX_txgen_testgenframe_crcgen_reg2(23),
      I3 => BU2_U0_G_TX_txgen_testgenframe_crcgen_reg1(31),
      O => BU2_U0_G_TX_txgen_testgenframe_crcgen_mux0124
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_mux01151 : LUT4
    generic map(
      INIT => X"7D28"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crcgen_enable_shift8_89,
      I1 => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0383,
      I2 => BU2_U0_G_TX_txgen_testgenframe_crcgen_reg2(14),
      I3 => BU2_U0_G_TX_txgen_testgenframe_crcgen_reg1(22),
      O => BU2_U0_G_TX_txgen_testgenframe_crcgen_mux0115
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_mux01131 : LUT4
    generic map(
      INIT => X"7D28"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crcgen_enable_shift8_89,
      I1 => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0387,
      I2 => BU2_U0_G_TX_txgen_testgenframe_crcgen_reg2(13),
      I3 => BU2_U0_G_TX_txgen_testgenframe_crcgen_reg1(21),
      O => BU2_U0_G_TX_txgen_testgenframe_crcgen_mux0113
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_mux01111 : LUT4
    generic map(
      INIT => X"7D28"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crcgen_enable_shift8_89,
      I1 => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0298,
      I2 => BU2_U0_G_TX_txgen_testgenframe_crcgen_reg2(12),
      I3 => BU2_U0_G_TX_txgen_testgenframe_crcgen_reg1(20),
      O => BU2_U0_G_TX_txgen_testgenframe_crcgen_mux0111
    );
  BU2_U0_G_TX_txgen_testgenio_mux021611 : LUT4
    generic map(
      INIT => X"FF7F"
    )
    port map (
      I0 => NlwRenamedSig_OI_tx_statistics_vector_19_Q,
      I1 => BU2_U0_G_TX_txgen_testgenio_int_crc_mode_300,
      I2 => BU2_U0_G_TX_txgen_testgenio_reg_max_346,
      I3 => BU2_U0_G_TX_txgen_testgenio_max_pkt_len_reached_311,
      O => BU2_U0_G_TX_txgen_testgenio_N7
    );
  BU2_U0_rsgen_G_RX_detect_link_fail_Madd_add0000_cy_3_11 : LUT4
    generic map(
      INIT => X"8000"
    )
    port map (
      I0 => BU2_U0_rsgen_G_RX_detect_link_fail_col_cnt(3),
      I1 => BU2_U0_rsgen_G_RX_detect_link_fail_col_cnt(4),
      I2 => BU2_U0_rsgen_G_RX_detect_link_fail_col_cnt(1),
      I3 => BU2_U0_rsgen_G_RX_detect_link_fail_col_cnt(2),
      O => BU2_U0_rsgen_G_RX_detect_link_fail_Madd_add0000_cy(3)
    );
  BU2_U0_G_RX_rxgen_decode_and00251 : LUT4
    generic map(
      INIT => X"0C08"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_frame_start_reg2_233,
      I1 => BU2_U0_G_RX_rxgen_decode_N60,
      I2 => BU2_U0_G_RX_rxgen_decode_terminate_flags(2),
      I3 => BU2_U0_G_RX_rxgen_decode_crc_bytes_valid(6),
      O => BU2_U0_G_RX_rxgen_decode_and0025
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_TX_CRC32_64_0113_xo_2_1 : LUT3
    generic map(
      INIT => X"96"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(16),
      I1 => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(24),
      I2 => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(26),
      O => BU2_U0_G_TX_txgen_testgenframe_crcgen_TX_CRC32_64_0113_xo_2_Q
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_TX_CRC32_64_0116_xo_4_1 : LUT3
    generic map(
      INIT => X"96"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(0),
      I1 => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(13),
      I2 => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(23),
      O => BU2_U0_G_TX_txgen_testgenframe_crcgen_TX_CRC32_64_0116_xo_4_Q
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_TX_CRC32_64_010_xo_2_1 : LUT3
    generic map(
      INIT => X"96"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(23),
      I1 => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(28),
      I2 => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(9),
      O => BU2_U0_G_TX_txgen_testgenframe_crcgen_TX_CRC32_64_010_xo_2_Q
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_TX_CRC32_64_0127_xo_2_1 : LUT3
    generic map(
      INIT => X"96"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(36),
      I1 => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(39),
      I2 => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(54),
      O => BU2_U0_G_TX_txgen_testgenframe_crcgen_TX_CRC32_64_0127_xo_2_Q
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_TX_CRC32_64_02_xo_2_1 : LUT3
    generic map(
      INIT => X"96"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(42),
      I1 => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(45),
      I2 => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(61),
      O => BU2_U0_G_TX_txgen_testgenframe_crcgen_TX_CRC32_64_02_xo(2)
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_TX_CRC32_64_0111_xo_1_1 : LUT3
    generic map(
      INIT => X"96"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(1),
      I1 => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(25),
      I2 => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(3),
      O => BU2_U0_G_TX_txgen_testgenframe_crcgen_TX_CRC32_64_0111_xo_1_Q
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_Mxor_xor0243_Result1 : LUT3
    generic map(
      INIT => X"96"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(38),
      I1 => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(48),
      I2 => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(55),
      O => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0243
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_Mxor_xor0190_Result1 : LUT3
    generic map(
      INIT => X"96"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(32),
      I1 => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(44),
      I2 => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(46),
      O => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0190
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_Mxor_xor0143_Result1 : LUT3
    generic map(
      INIT => X"96"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(23),
      I1 => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(25),
      I2 => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(4),
      O => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0143
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_TX_CRC32_64_0146_xo_2_1 : LUT3
    generic map(
      INIT => X"96"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(41),
      I1 => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(46),
      I2 => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(55),
      O => BU2_U0_G_TX_txgen_testgenframe_crcgen_TX_CRC32_64_0146_xo_2_Q
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_TX_CRC32_64_0149_xo_1_1 : LUT3
    generic map(
      INIT => X"96"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(40),
      I1 => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(45),
      I2 => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(50),
      O => BU2_U0_G_TX_txgen_testgenframe_crcgen_TX_CRC32_64_0149_xo_1_Q
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_Mxor_xor0192_Result1 : LUT3
    generic map(
      INIT => X"96"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(34),
      I1 => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(41),
      I2 => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(55),
      O => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0192
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_TX_CRC32_64_0108_xo_4_1 : LUT3
    generic map(
      INIT => X"96"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(32),
      I1 => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(45),
      I2 => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(57),
      O => BU2_U0_G_TX_txgen_testgenframe_crcgen_TX_CRC32_64_0108_xo_4_Q
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_TX_CRC32_64_061_xo_1_1 : LUT3
    generic map(
      INIT => X"96"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(37),
      I1 => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(43),
      I2 => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(58),
      O => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0221
    );
  BU2_U0_G_RX_rxgen_calculate_crc_rx_crc32_64_091_xo_4_1 : LUT3
    generic map(
      INIT => X"96"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_decode_crc_data(0),
      I1 => BU2_U0_G_RX_rxgen_decode_crc_data(13),
      I2 => BU2_U0_G_RX_rxgen_decode_crc_data(23),
      O => BU2_U0_G_RX_rxgen_calculate_crc_rx_crc32_64_091_xo_4_Q
    );
  BU2_U0_G_RX_rxgen_calculate_crc_rx_crc32_64_010_xo_2_1 : LUT3
    generic map(
      INIT => X"96"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_decode_crc_data(23),
      I1 => BU2_U0_G_RX_rxgen_decode_crc_data(28),
      I2 => BU2_U0_G_RX_rxgen_decode_crc_data(9),
      O => BU2_U0_G_RX_rxgen_calculate_crc_rx_crc32_64_010_xo_2_Q
    );
  BU2_U0_G_RX_rxgen_calculate_crc_rx_crc32_64_0102_xo_2_1 : LUT3
    generic map(
      INIT => X"96"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_decode_crc_data(36),
      I1 => BU2_U0_G_RX_rxgen_decode_crc_data(39),
      I2 => BU2_U0_G_RX_rxgen_decode_crc_data(54),
      O => BU2_U0_G_RX_rxgen_calculate_crc_rx_crc32_64_0102_xo_2_Q
    );
  BU2_U0_G_RX_rxgen_calculate_crc_rx_crc32_64_02_xo_2_1 : LUT3
    generic map(
      INIT => X"96"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_decode_crc_data(42),
      I1 => BU2_U0_G_RX_rxgen_decode_crc_data(45),
      I2 => BU2_U0_G_RX_rxgen_decode_crc_data(61),
      O => BU2_U0_G_RX_rxgen_calculate_crc_rx_crc32_64_02_xo(2)
    );
  BU2_U0_G_RX_rxgen_calculate_crc_rx_crc32_64_086_xo_1_1 : LUT3
    generic map(
      INIT => X"96"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_decode_crc_data(1),
      I1 => BU2_U0_G_RX_rxgen_decode_crc_data(25),
      I2 => BU2_U0_G_RX_rxgen_decode_crc_data(3),
      O => BU2_U0_G_RX_rxgen_calculate_crc_rx_crc32_64_086_xo_1_Q
    );
  BU2_U0_G_RX_rxgen_calculate_crc_Mxor_xor0208_Result1 : LUT3
    generic map(
      INIT => X"96"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_decode_crc_data(38),
      I1 => BU2_U0_G_RX_rxgen_decode_crc_data(48),
      I2 => BU2_U0_G_RX_rxgen_decode_crc_data(55),
      O => BU2_U0_G_RX_rxgen_calculate_crc_xor0208
    );
  BU2_U0_G_RX_rxgen_calculate_crc_Mxor_xor0155_Result1 : LUT3
    generic map(
      INIT => X"96"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_decode_crc_data(32),
      I1 => BU2_U0_G_RX_rxgen_decode_crc_data(44),
      I2 => BU2_U0_G_RX_rxgen_decode_crc_data(46),
      O => BU2_U0_G_RX_rxgen_calculate_crc_xor0155
    );
  BU2_U0_G_RX_rxgen_calculate_crc_rx_crc32_64_0124_xo_1_1 : LUT3
    generic map(
      INIT => X"96"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_decode_crc_data(40),
      I1 => BU2_U0_G_RX_rxgen_decode_crc_data(45),
      I2 => BU2_U0_G_RX_rxgen_decode_crc_data(50),
      O => BU2_U0_G_RX_rxgen_calculate_crc_rx_crc32_64_0124_xo_1_Q
    );
  BU2_U0_G_RX_rxgen_calculate_crc_rx_crc32_64_0119_xo_2_1 : LUT3
    generic map(
      INIT => X"96"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_decode_crc_data(41),
      I1 => BU2_U0_G_RX_rxgen_decode_crc_data(46),
      I2 => BU2_U0_G_RX_rxgen_decode_crc_data(55),
      O => BU2_U0_G_RX_rxgen_calculate_crc_rx_crc32_64_0119_xo_2_Q
    );
  BU2_U0_G_RX_rxgen_calculate_crc_Mxor_xor0157_Result1 : LUT3
    generic map(
      INIT => X"96"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_decode_crc_data(34),
      I1 => BU2_U0_G_RX_rxgen_decode_crc_data(41),
      I2 => BU2_U0_G_RX_rxgen_decode_crc_data(55),
      O => BU2_U0_G_RX_rxgen_calculate_crc_xor0157
    );
  BU2_U0_G_RX_rxgen_calculate_crc_rx_crc32_64_080_xo_4_1 : LUT3
    generic map(
      INIT => X"96"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_decode_crc_data(32),
      I1 => BU2_U0_G_RX_rxgen_decode_crc_data(45),
      I2 => BU2_U0_G_RX_rxgen_decode_crc_data(57),
      O => BU2_U0_G_RX_rxgen_calculate_crc_rx_crc32_64_080_xo_4_Q
    );
  BU2_U0_G_RX_rxgen_calculate_crc_rx_crc32_64_038_xo_1_1 : LUT3
    generic map(
      INIT => X"96"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_decode_crc_data(37),
      I1 => BU2_U0_G_RX_rxgen_decode_crc_data(43),
      I2 => BU2_U0_G_RX_rxgen_decode_crc_data(58),
      O => BU2_U0_G_RX_rxgen_calculate_crc_xor0186
    );
  BU2_U0_G_TX_txgen_testgentx_byte7_0_11 : LUT3
    generic map(
      INIT => X"72"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgentx_enablepreamble_4_Q,
      I1 => BU2_U0_G_TX_txgen_preamble_en_reg_357,
      I2 => BU2_U0_G_TX_txgen_testgentx_terminate(7),
      O => BU2_U0_G_TX_txgen_testgentx_N82
    );
  BU2_U0_G_TX_txgen_testgenframe_and0006111 : LUT3
    generic map(
      INIT => X"FE"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_pos_reg_reg(7),
      I1 => BU2_U0_G_TX_txgen_testgenframe_pos_reg_reg(6),
      I2 => BU2_U0_G_TX_txgen_testgenframe_pos_reg(0),
      O => BU2_U0_G_TX_txgen_testgenframe_N12
    );
  BU2_U0_G_TX_txgen_testgenframe_and0004111 : LUT3
    generic map(
      INIT => X"FE"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_pos_reg(2),
      I1 => BU2_U0_G_TX_txgen_testgenframe_pos_reg(1),
      I2 => BU2_U0_G_TX_txgen_testgenframe_pos_reg(0),
      O => BU2_U0_G_TX_txgen_testgenframe_N11
    );
  BU2_U0_G_TX_txgen_testgenframe_and0002111 : LUT3
    generic map(
      INIT => X"FE"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_pos_reg(4),
      I1 => BU2_U0_G_TX_txgen_testgenframe_pos_reg(3),
      I2 => BU2_U0_G_TX_txgen_testgenframe_pos_reg(2),
      O => BU2_U0_G_TX_txgen_testgenframe_N10
    );
  BU2_U0_G_TX_txgen_testgenframe_and0000111 : LUT3
    generic map(
      INIT => X"FE"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_pos_reg(6),
      I1 => BU2_U0_G_TX_txgen_testgenframe_pos_reg(5),
      I2 => BU2_U0_G_TX_txgen_testgenframe_pos_reg(4),
      O => BU2_U0_G_TX_txgen_testgenframe_N9
    );
  BU2_U0_G_RX_rxgen_decode_and00501 : LUT3
    generic map(
      INIT => X"20"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_decode_N60,
      I1 => BU2_U0_G_RX_rxgen_decode_terminate_flags(2),
      I2 => BU2_U0_G_RX_rxgen_decode_rx_errors_stage1(3),
      O => BU2_U0_G_RX_rxgen_decode_and0050
    );
  BU2_U0_G_RX_rxgen_decode_and00241 : LUT3
    generic map(
      INIT => X"C8"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_decode_crc_bytes_valid(5),
      I1 => BU2_U0_G_RX_rxgen_decode_N60,
      I2 => BU2_U0_G_RX_rxgen_frame_start_reg2_233,
      O => BU2_U0_G_RX_rxgen_decode_and0024
    );
  BU2_U0_G_TX_txgen_testgenio_ifg_ext_count_mux0000_0_11 : LUT3
    generic map(
      INIT => X"FB"
    )
    port map (
      I0 => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_370,
      I1 => BU2_U0_G_TX_txgen_testgenio_tx_state_FFd2_267,
      I2 => BU2_U0_G_TX_txgen_testgenio_tx_state_FFd3_269,
      O => BU2_U0_G_TX_txgen_testgenio_N5
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_TX_CRC32_64_0144_xo_3_1 : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(34),
      I1 => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(39),
      O => BU2_U0_G_TX_txgen_testgenframe_crcgen_TX_CRC32_64_0144_xo(3)
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_TX_CRC32_64_0148_xo_2_1 : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(16),
      I1 => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(4),
      O => BU2_U0_G_TX_txgen_testgenframe_crcgen_TX_CRC32_64_0148_xo_2_Q
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_TX_CRC32_64_0141_xo_2_1 : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(43),
      I1 => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(49),
      O => BU2_U0_G_TX_txgen_testgenframe_crcgen_TX_CRC32_64_0141_xo_2_Q
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_Mxor_xor0132_Result1 : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(8),
      I1 => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(31),
      O => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0132
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_Mxor_xor0142_Result1 : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(34),
      I1 => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(44),
      O => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0142
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_Mxor_xor0263_Result1 : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(4),
      I1 => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(31),
      O => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0263
    );
  BU2_U0_G_RX_rxgen_calculate_crc_rx_crc32_64_0118_xo_3_1 : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_decode_crc_data(34),
      I1 => BU2_U0_G_RX_rxgen_decode_crc_data(39),
      O => BU2_U0_G_RX_rxgen_calculate_crc_rx_crc32_64_0118_xo(3)
    );
  BU2_U0_G_RX_rxgen_calculate_crc_rx_crc32_64_0122_xo_2_1 : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_decode_crc_data(16),
      I1 => BU2_U0_G_RX_rxgen_decode_crc_data(4),
      O => BU2_U0_G_RX_rxgen_calculate_crc_rx_crc32_64_0122_xo_2_Q
    );
  BU2_U0_G_RX_rxgen_calculate_crc_rx_crc32_64_0116_xo_2_1 : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_decode_crc_data(43),
      I1 => BU2_U0_G_RX_rxgen_decode_crc_data(49),
      O => BU2_U0_G_RX_rxgen_calculate_crc_rx_crc32_64_0116_xo_2_Q
    );
  BU2_U0_G_RX_rxgen_calculate_crc_Mxor_xor0097_Result1 : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_decode_crc_data(8),
      I1 => BU2_U0_G_RX_rxgen_decode_crc_data(31),
      O => BU2_U0_G_RX_rxgen_calculate_crc_xor0097
    );
  BU2_U0_G_RX_rxgen_calculate_crc_Mxor_xor0107_Result1 : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_decode_crc_data(34),
      I1 => BU2_U0_G_RX_rxgen_decode_crc_data(44),
      O => BU2_U0_G_RX_rxgen_calculate_crc_xor0107
    );
  BU2_U0_G_TX_txgen_testgenio_ext_swap11 : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenio_int_ifg_delay_lane(0),
      I1 => BU2_U0_G_TX_txgen_testgenio_int_start_lane_328,
      O => BU2_U0_G_TX_txgen_testgenio_N01
    );
  BU2_U0_G_RX_rxgen_calculate_crc_Mxor_xor0228_Result1 : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_decode_crc_data(4),
      I1 => BU2_U0_G_RX_rxgen_decode_crc_data(31),
      O => BU2_U0_G_RX_rxgen_calculate_crc_xor0228
    );
  BU2_U0_rsgen_G_RX_detect_link_fail_and00071 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => BU2_U0_rsgen_G_RX_detect_link_fail_seq_upper_reg_99,
      I1 => BU2_U0_rsgen_G_RX_detect_link_fail_seq_lower_reg_98,
      O => BU2_U0_rsgen_G_RX_detect_link_fail_and0007
    );
  BU2_U0_rsgen_G_RX_detect_link_fail_and00031 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => BU2_U0_rsgen_G_RX_detect_link_fail_stage10_102,
      I1 => BU2_U0_rsgen_G_RX_detect_link_fail_stage20_101,
      O => BU2_U0_rsgen_G_RX_detect_link_fail_and0003
    );
  BU2_U0_rsgen_G_RX_detect_link_fail_and00001 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => BU2_U0_rsgen_G_RX_detect_link_fail_stage1_104,
      I1 => BU2_U0_rsgen_G_RX_detect_link_fail_stage2_106,
      O => BU2_U0_rsgen_G_RX_detect_link_fail_and0000
    );
  BU2_U0_rsgen_G_RX_detect_link_fail_or00001 : LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => BU2_U0_rsgen_G_RX_detect_link_fail_seq_lower_105,
      I1 => BU2_U0_rsgen_G_RX_detect_link_fail_seq_upper_109,
      O => BU2_U0_rsgen_G_RX_detect_link_fail_or0000
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_and00001 : LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crcgen_full_reg_115,
      I1 => BU2_U0_G_TX_txgen_testgenframe_crcgen_full_130,
      O => BU2_U0_G_TX_txgen_testgenframe_crcgen_and0000
    );
  BU2_U0_G_FLOWCONTROL_flwctrl_tx_data_out_32_1 : LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => BU2_U0_G_FLOWCONTROL_flwctrl_tx_data_int(32),
      I1 => BU2_U0_G_FLOWCONTROL_flwctrl_tx_mux_control_state_FFd2_258,
      O => BU2_U0_int_tx_data(32)
    );
  BU2_U0_G_FLOWCONTROL_flwctrl_tx_data_out_33_1 : LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => BU2_U0_G_FLOWCONTROL_flwctrl_tx_data_int(33),
      I1 => BU2_U0_G_FLOWCONTROL_flwctrl_tx_mux_control_state_FFd2_258,
      O => BU2_U0_int_tx_data(33)
    );
  BU2_U0_G_FLOWCONTROL_flwctrl_tx_data_out_34_1 : LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => BU2_U0_G_FLOWCONTROL_flwctrl_tx_data_int(34),
      I1 => BU2_U0_G_FLOWCONTROL_flwctrl_tx_mux_control_state_FFd2_258,
      O => BU2_U0_int_tx_data(34)
    );
  BU2_U0_G_FLOWCONTROL_flwctrl_tx_data_out_36_1 : LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => BU2_U0_G_FLOWCONTROL_flwctrl_tx_data_int(36),
      I1 => BU2_U0_G_FLOWCONTROL_flwctrl_tx_mux_control_state_FFd2_258,
      O => BU2_U0_int_tx_data(36)
    );
  BU2_U0_G_FLOWCONTROL_flwctrl_tx_data_out_37_1 : LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => BU2_U0_G_FLOWCONTROL_flwctrl_tx_data_int(37),
      I1 => BU2_U0_G_FLOWCONTROL_flwctrl_tx_mux_control_state_FFd2_258,
      O => BU2_U0_int_tx_data(37)
    );
  BU2_U0_G_FLOWCONTROL_flwctrl_tx_data_out_38_1 : LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => BU2_U0_G_FLOWCONTROL_flwctrl_tx_data_int(38),
      I1 => BU2_U0_G_FLOWCONTROL_flwctrl_tx_mux_control_state_FFd2_258,
      O => BU2_U0_int_tx_data(38)
    );
  BU2_U0_G_FLOWCONTROL_flwctrl_tx_data_out_41_1 : LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => BU2_U0_G_FLOWCONTROL_flwctrl_tx_data_int(41),
      I1 => BU2_U0_G_FLOWCONTROL_flwctrl_tx_mux_control_state_FFd2_258,
      O => BU2_U0_int_tx_data(41)
    );
  BU2_U0_G_FLOWCONTROL_flwctrl_tx_data_out_44_1 : LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => BU2_U0_G_FLOWCONTROL_flwctrl_tx_data_int(44),
      I1 => BU2_U0_G_FLOWCONTROL_flwctrl_tx_mux_control_state_FFd2_258,
      O => BU2_U0_int_tx_data(44)
    );
  BU2_U0_G_FLOWCONTROL_flwctrl_tx_data_out_42_1 : LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => BU2_U0_G_FLOWCONTROL_flwctrl_tx_data_int(42),
      I1 => BU2_U0_G_FLOWCONTROL_flwctrl_tx_mux_control_state_FFd2_258,
      O => BU2_U0_int_tx_data(42)
    );
  BU2_U0_G_FLOWCONTROL_flwctrl_tx_data_out_45_1 : LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => BU2_U0_G_FLOWCONTROL_flwctrl_tx_data_int(45),
      I1 => BU2_U0_G_FLOWCONTROL_flwctrl_tx_mux_control_state_FFd2_258,
      O => BU2_U0_int_tx_data(45)
    );
  BU2_U0_G_FLOWCONTROL_flwctrl_tx_data_out_46_1 : LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => BU2_U0_G_FLOWCONTROL_flwctrl_tx_data_int(46),
      I1 => BU2_U0_G_FLOWCONTROL_flwctrl_tx_mux_control_state_FFd2_258,
      O => BU2_U0_int_tx_data(46)
    );
  BU2_U0_G_FLOWCONTROL_flwctrl_tx_data_out_47_1 : LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => BU2_U0_G_FLOWCONTROL_flwctrl_tx_data_int(47),
      I1 => BU2_U0_G_FLOWCONTROL_flwctrl_tx_mux_control_state_FFd2_258,
      O => BU2_U0_int_tx_data(47)
    );
  BU2_U0_G_FLOWCONTROL_flwctrl_tx_crc_enable_out1 : LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => configuration_vector_392(57),
      I1 => BU2_U0_G_FLOWCONTROL_flwctrl_tx_mux_control_state_FFd2_258,
      O => BU2_U0_int_tx_crc_mode_control
    );
  BU2_U0_G_TX_txgen_testgenframe_or007110 : LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_or0071_map2579,
      I1 => BU2_U0_G_TX_txgen_testgenframe_or0071_map2582,
      O => BU2_U0_G_TX_txgen_testgenframe_crc5(0)
    );
  BU2_U0_G_TX_txgen_testgenframe_or00719 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crc_latched_op(8),
      I1 => BU2_U0_G_TX_txgen_testgenframe_pos_reg(4),
      I2 => BU2_U0_G_TX_txgen_testgenframe_crc_latched_op(0),
      I3 => BU2_U0_G_TX_txgen_testgenframe_pos_reg(5),
      O => BU2_U0_G_TX_txgen_testgenframe_or0071_map2582
    );
  BU2_U0_G_TX_txgen_testgenframe_or00714 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crc_latched_op(24),
      I1 => BU2_U0_G_TX_txgen_testgenframe_pos_reg(2),
      I2 => BU2_U0_G_TX_txgen_testgenframe_crc_latched_op(16),
      I3 => BU2_U0_G_TX_txgen_testgenframe_pos_reg(3),
      O => BU2_U0_G_TX_txgen_testgenframe_or0071_map2579
    );
  BU2_U0_G_TX_txgen_testgenframe_or007010 : LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_or0070_map2572,
      I1 => BU2_U0_G_TX_txgen_testgenframe_or0070_map2575,
      O => BU2_U0_G_TX_txgen_testgenframe_crc5(1)
    );
  BU2_U0_G_TX_txgen_testgenframe_or00709 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crc_latched_op(9),
      I1 => BU2_U0_G_TX_txgen_testgenframe_pos_reg(4),
      I2 => BU2_U0_G_TX_txgen_testgenframe_crc_latched_op(1),
      I3 => BU2_U0_G_TX_txgen_testgenframe_pos_reg(5),
      O => BU2_U0_G_TX_txgen_testgenframe_or0070_map2575
    );
  BU2_U0_G_TX_txgen_testgenframe_or00704 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crc_latched_op(25),
      I1 => BU2_U0_G_TX_txgen_testgenframe_pos_reg(2),
      I2 => BU2_U0_G_TX_txgen_testgenframe_crc_latched_op(17),
      I3 => BU2_U0_G_TX_txgen_testgenframe_pos_reg(3),
      O => BU2_U0_G_TX_txgen_testgenframe_or0070_map2572
    );
  BU2_U0_G_TX_txgen_testgenframe_or006810 : LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_or0068_map2565,
      I1 => BU2_U0_G_TX_txgen_testgenframe_or0068_map2568,
      O => BU2_U0_G_TX_txgen_testgenframe_crc2(0)
    );
  BU2_U0_G_TX_txgen_testgenframe_or00689 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crc_latched_op(8),
      I1 => BU2_U0_G_TX_txgen_testgenframe_pos_reg(1),
      I2 => BU2_U0_G_TX_txgen_testgenframe_crc_latched_op(0),
      I3 => BU2_U0_G_TX_txgen_testgenframe_pos_reg(2),
      O => BU2_U0_G_TX_txgen_testgenframe_or0068_map2568
    );
  BU2_U0_G_TX_txgen_testgenframe_or00684 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crc_latched_op(24),
      I1 => BU2_U0_G_TX_txgen_testgenframe_pos_reg_reg(7),
      I2 => BU2_U0_G_TX_txgen_testgenframe_crc_latched_op(16),
      I3 => BU2_U0_G_TX_txgen_testgenframe_pos_reg(0),
      O => BU2_U0_G_TX_txgen_testgenframe_or0068_map2565
    );
  BU2_U0_G_TX_txgen_testgenframe_or006910 : LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_or0069_map2558,
      I1 => BU2_U0_G_TX_txgen_testgenframe_or0069_map2561,
      O => BU2_U0_G_TX_txgen_testgenframe_crc5(2)
    );
  BU2_U0_G_TX_txgen_testgenframe_or00699 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crc_latched_op(10),
      I1 => BU2_U0_G_TX_txgen_testgenframe_pos_reg(4),
      I2 => BU2_U0_G_TX_txgen_testgenframe_crc_latched_op(2),
      I3 => BU2_U0_G_TX_txgen_testgenframe_pos_reg(5),
      O => BU2_U0_G_TX_txgen_testgenframe_or0069_map2561
    );
  BU2_U0_G_TX_txgen_testgenframe_or00694 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crc_latched_op(26),
      I1 => BU2_U0_G_TX_txgen_testgenframe_pos_reg(2),
      I2 => BU2_U0_G_TX_txgen_testgenframe_crc_latched_op(18),
      I3 => BU2_U0_G_TX_txgen_testgenframe_pos_reg(3),
      O => BU2_U0_G_TX_txgen_testgenframe_or0069_map2558
    );
  BU2_U0_G_TX_txgen_testgenframe_or006710 : LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_or0067_map2551,
      I1 => BU2_U0_G_TX_txgen_testgenframe_or0067_map2554,
      O => BU2_U0_G_TX_txgen_testgenframe_crc5(3)
    );
  BU2_U0_G_TX_txgen_testgenframe_or00679 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crc_latched_op(11),
      I1 => BU2_U0_G_TX_txgen_testgenframe_pos_reg(4),
      I2 => BU2_U0_G_TX_txgen_testgenframe_crc_latched_op(3),
      I3 => BU2_U0_G_TX_txgen_testgenframe_pos_reg(5),
      O => BU2_U0_G_TX_txgen_testgenframe_or0067_map2554
    );
  BU2_U0_G_TX_txgen_testgenframe_or00674 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crc_latched_op(27),
      I1 => BU2_U0_G_TX_txgen_testgenframe_pos_reg(2),
      I2 => BU2_U0_G_TX_txgen_testgenframe_crc_latched_op(19),
      I3 => BU2_U0_G_TX_txgen_testgenframe_pos_reg(3),
      O => BU2_U0_G_TX_txgen_testgenframe_or0067_map2551
    );
  BU2_U0_G_TX_txgen_testgenframe_or006610 : LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_or0066_map2544,
      I1 => BU2_U0_G_TX_txgen_testgenframe_or0066_map2547,
      O => BU2_U0_G_TX_txgen_testgenframe_crc2(1)
    );
  BU2_U0_G_TX_txgen_testgenframe_or00669 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crc_latched_op(9),
      I1 => BU2_U0_G_TX_txgen_testgenframe_pos_reg(1),
      I2 => BU2_U0_G_TX_txgen_testgenframe_crc_latched_op(1),
      I3 => BU2_U0_G_TX_txgen_testgenframe_pos_reg(2),
      O => BU2_U0_G_TX_txgen_testgenframe_or0066_map2547
    );
  BU2_U0_G_TX_txgen_testgenframe_or00664 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crc_latched_op(25),
      I1 => BU2_U0_G_TX_txgen_testgenframe_pos_reg_reg(7),
      I2 => BU2_U0_G_TX_txgen_testgenframe_crc_latched_op(17),
      I3 => BU2_U0_G_TX_txgen_testgenframe_pos_reg(0),
      O => BU2_U0_G_TX_txgen_testgenframe_or0066_map2544
    );
  BU2_U0_G_TX_txgen_testgenframe_or006510 : LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_or0065_map2537,
      I1 => BU2_U0_G_TX_txgen_testgenframe_or0065_map2540,
      O => BU2_U0_G_TX_txgen_testgenframe_crc5(4)
    );
  BU2_U0_G_TX_txgen_testgenframe_or00659 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crc_latched_op(12),
      I1 => BU2_U0_G_TX_txgen_testgenframe_pos_reg(4),
      I2 => BU2_U0_G_TX_txgen_testgenframe_crc_latched_op(4),
      I3 => BU2_U0_G_TX_txgen_testgenframe_pos_reg(5),
      O => BU2_U0_G_TX_txgen_testgenframe_or0065_map2540
    );
  BU2_U0_G_TX_txgen_testgenframe_or00654 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crc_latched_op(28),
      I1 => BU2_U0_G_TX_txgen_testgenframe_pos_reg(2),
      I2 => BU2_U0_G_TX_txgen_testgenframe_crc_latched_op(20),
      I3 => BU2_U0_G_TX_txgen_testgenframe_pos_reg(3),
      O => BU2_U0_G_TX_txgen_testgenframe_or0065_map2537
    );
  BU2_U0_G_TX_txgen_testgenframe_or006410 : LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_or0064_map2530,
      I1 => BU2_U0_G_TX_txgen_testgenframe_or0064_map2533,
      O => BU2_U0_G_TX_txgen_testgenframe_crc2(2)
    );
  BU2_U0_G_TX_txgen_testgenframe_or00649 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crc_latched_op(10),
      I1 => BU2_U0_G_TX_txgen_testgenframe_pos_reg(1),
      I2 => BU2_U0_G_TX_txgen_testgenframe_crc_latched_op(2),
      I3 => BU2_U0_G_TX_txgen_testgenframe_pos_reg(2),
      O => BU2_U0_G_TX_txgen_testgenframe_or0064_map2533
    );
  BU2_U0_G_TX_txgen_testgenframe_or00644 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crc_latched_op(26),
      I1 => BU2_U0_G_TX_txgen_testgenframe_pos_reg_reg(7),
      I2 => BU2_U0_G_TX_txgen_testgenframe_crc_latched_op(18),
      I3 => BU2_U0_G_TX_txgen_testgenframe_pos_reg(0),
      O => BU2_U0_G_TX_txgen_testgenframe_or0064_map2530
    );
  BU2_U0_G_TX_txgen_testgenframe_or006310 : LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_or0063_map2523,
      I1 => BU2_U0_G_TX_txgen_testgenframe_or0063_map2526,
      O => BU2_U0_G_TX_txgen_testgenframe_crc5(5)
    );
  BU2_U0_G_TX_txgen_testgenframe_or00639 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crc_latched_op(13),
      I1 => BU2_U0_G_TX_txgen_testgenframe_pos_reg(4),
      I2 => BU2_U0_G_TX_txgen_testgenframe_crc_latched_op(5),
      I3 => BU2_U0_G_TX_txgen_testgenframe_pos_reg(5),
      O => BU2_U0_G_TX_txgen_testgenframe_or0063_map2526
    );
  BU2_U0_G_TX_txgen_testgenframe_or00634 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crc_latched_op(29),
      I1 => BU2_U0_G_TX_txgen_testgenframe_pos_reg(2),
      I2 => BU2_U0_G_TX_txgen_testgenframe_crc_latched_op(21),
      I3 => BU2_U0_G_TX_txgen_testgenframe_pos_reg(3),
      O => BU2_U0_G_TX_txgen_testgenframe_or0063_map2523
    );
  BU2_U0_G_TX_txgen_testgenframe_or006210 : LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_or0062_map2516,
      I1 => BU2_U0_G_TX_txgen_testgenframe_or0062_map2519,
      O => BU2_U0_G_TX_txgen_testgenframe_crc2(3)
    );
  BU2_U0_G_TX_txgen_testgenframe_or00629 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crc_latched_op(11),
      I1 => BU2_U0_G_TX_txgen_testgenframe_pos_reg(1),
      I2 => BU2_U0_G_TX_txgen_testgenframe_crc_latched_op(3),
      I3 => BU2_U0_G_TX_txgen_testgenframe_pos_reg(2),
      O => BU2_U0_G_TX_txgen_testgenframe_or0062_map2519
    );
  BU2_U0_G_TX_txgen_testgenframe_or00624 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crc_latched_op(27),
      I1 => BU2_U0_G_TX_txgen_testgenframe_pos_reg_reg(7),
      I2 => BU2_U0_G_TX_txgen_testgenframe_crc_latched_op(19),
      I3 => BU2_U0_G_TX_txgen_testgenframe_pos_reg(0),
      O => BU2_U0_G_TX_txgen_testgenframe_or0062_map2516
    );
  BU2_U0_G_TX_txgen_testgenframe_or005910 : LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_or0059_map2509,
      I1 => BU2_U0_G_TX_txgen_testgenframe_or0059_map2512,
      O => BU2_U0_G_TX_txgen_testgenframe_crc5(7)
    );
  BU2_U0_G_TX_txgen_testgenframe_or00599 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crc_latched_op(15),
      I1 => BU2_U0_G_TX_txgen_testgenframe_pos_reg(4),
      I2 => BU2_U0_G_TX_txgen_testgenframe_crc_latched_op(7),
      I3 => BU2_U0_G_TX_txgen_testgenframe_pos_reg(5),
      O => BU2_U0_G_TX_txgen_testgenframe_or0059_map2512
    );
  BU2_U0_G_TX_txgen_testgenframe_or00594 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crc_latched_op(31),
      I1 => BU2_U0_G_TX_txgen_testgenframe_pos_reg(2),
      I2 => BU2_U0_G_TX_txgen_testgenframe_crc_latched_op(23),
      I3 => BU2_U0_G_TX_txgen_testgenframe_pos_reg(3),
      O => BU2_U0_G_TX_txgen_testgenframe_or0059_map2509
    );
  BU2_U0_G_TX_txgen_testgenframe_or006110 : LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_or0061_map2502,
      I1 => BU2_U0_G_TX_txgen_testgenframe_or0061_map2505,
      O => BU2_U0_G_TX_txgen_testgenframe_crc5(6)
    );
  BU2_U0_G_TX_txgen_testgenframe_or00619 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crc_latched_op(14),
      I1 => BU2_U0_G_TX_txgen_testgenframe_pos_reg(4),
      I2 => BU2_U0_G_TX_txgen_testgenframe_crc_latched_op(6),
      I3 => BU2_U0_G_TX_txgen_testgenframe_pos_reg(5),
      O => BU2_U0_G_TX_txgen_testgenframe_or0061_map2505
    );
  BU2_U0_G_TX_txgen_testgenframe_or00614 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crc_latched_op(30),
      I1 => BU2_U0_G_TX_txgen_testgenframe_pos_reg(2),
      I2 => BU2_U0_G_TX_txgen_testgenframe_crc_latched_op(22),
      I3 => BU2_U0_G_TX_txgen_testgenframe_pos_reg(3),
      O => BU2_U0_G_TX_txgen_testgenframe_or0061_map2502
    );
  BU2_U0_G_TX_txgen_testgenframe_or006010 : LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_or0060_map2495,
      I1 => BU2_U0_G_TX_txgen_testgenframe_or0060_map2498,
      O => BU2_U0_G_TX_txgen_testgenframe_crc2(4)
    );
  BU2_U0_G_TX_txgen_testgenframe_or00609 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crc_latched_op(12),
      I1 => BU2_U0_G_TX_txgen_testgenframe_pos_reg(1),
      I2 => BU2_U0_G_TX_txgen_testgenframe_crc_latched_op(4),
      I3 => BU2_U0_G_TX_txgen_testgenframe_pos_reg(2),
      O => BU2_U0_G_TX_txgen_testgenframe_or0060_map2498
    );
  BU2_U0_G_TX_txgen_testgenframe_or00604 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crc_latched_op(28),
      I1 => BU2_U0_G_TX_txgen_testgenframe_pos_reg_reg(7),
      I2 => BU2_U0_G_TX_txgen_testgenframe_crc_latched_op(20),
      I3 => BU2_U0_G_TX_txgen_testgenframe_pos_reg(0),
      O => BU2_U0_G_TX_txgen_testgenframe_or0060_map2495
    );
  BU2_U0_G_TX_txgen_testgenframe_or005810 : LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_or0058_map2488,
      I1 => BU2_U0_G_TX_txgen_testgenframe_or0058_map2491,
      O => BU2_U0_G_TX_txgen_testgenframe_crc2(5)
    );
  BU2_U0_G_TX_txgen_testgenframe_or00589 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crc_latched_op(13),
      I1 => BU2_U0_G_TX_txgen_testgenframe_pos_reg(1),
      I2 => BU2_U0_G_TX_txgen_testgenframe_crc_latched_op(5),
      I3 => BU2_U0_G_TX_txgen_testgenframe_pos_reg(2),
      O => BU2_U0_G_TX_txgen_testgenframe_or0058_map2491
    );
  BU2_U0_G_TX_txgen_testgenframe_or00584 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crc_latched_op(29),
      I1 => BU2_U0_G_TX_txgen_testgenframe_pos_reg_reg(7),
      I2 => BU2_U0_G_TX_txgen_testgenframe_crc_latched_op(21),
      I3 => BU2_U0_G_TX_txgen_testgenframe_pos_reg(0),
      O => BU2_U0_G_TX_txgen_testgenframe_or0058_map2488
    );
  BU2_U0_G_TX_txgen_testgenframe_or005710 : LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_or0057_map2481,
      I1 => BU2_U0_G_TX_txgen_testgenframe_or0057_map2484,
      O => BU2_U0_G_TX_txgen_testgenframe_crc2(6)
    );
  BU2_U0_G_TX_txgen_testgenframe_or00579 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crc_latched_op(14),
      I1 => BU2_U0_G_TX_txgen_testgenframe_pos_reg(1),
      I2 => BU2_U0_G_TX_txgen_testgenframe_crc_latched_op(6),
      I3 => BU2_U0_G_TX_txgen_testgenframe_pos_reg(2),
      O => BU2_U0_G_TX_txgen_testgenframe_or0057_map2484
    );
  BU2_U0_G_TX_txgen_testgenframe_or00574 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crc_latched_op(30),
      I1 => BU2_U0_G_TX_txgen_testgenframe_pos_reg_reg(7),
      I2 => BU2_U0_G_TX_txgen_testgenframe_crc_latched_op(22),
      I3 => BU2_U0_G_TX_txgen_testgenframe_pos_reg(0),
      O => BU2_U0_G_TX_txgen_testgenframe_or0057_map2481
    );
  BU2_U0_G_TX_txgen_testgenframe_or005610 : LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_or0056_map2474,
      I1 => BU2_U0_G_TX_txgen_testgenframe_or0056_map2477,
      O => BU2_U0_G_TX_txgen_testgenframe_crc2(7)
    );
  BU2_U0_G_TX_txgen_testgenframe_or00569 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crc_latched_op(15),
      I1 => BU2_U0_G_TX_txgen_testgenframe_pos_reg(1),
      I2 => BU2_U0_G_TX_txgen_testgenframe_crc_latched_op(7),
      I3 => BU2_U0_G_TX_txgen_testgenframe_pos_reg(2),
      O => BU2_U0_G_TX_txgen_testgenframe_or0056_map2477
    );
  BU2_U0_G_TX_txgen_testgenframe_or00564 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crc_latched_op(31),
      I1 => BU2_U0_G_TX_txgen_testgenframe_pos_reg_reg(7),
      I2 => BU2_U0_G_TX_txgen_testgenframe_crc_latched_op(23),
      I3 => BU2_U0_G_TX_txgen_testgenframe_pos_reg(0),
      O => BU2_U0_G_TX_txgen_testgenframe_or0056_map2474
    );
  BU2_U0_G_TX_txgen_testgenframe_or005510 : LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_or0055_map2467,
      I1 => BU2_U0_G_TX_txgen_testgenframe_or0055_map2470,
      O => BU2_U0_G_TX_txgen_testgenframe_crc6(0)
    );
  BU2_U0_G_TX_txgen_testgenframe_or00559 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crc_latched_op(8),
      I1 => BU2_U0_G_TX_txgen_testgenframe_pos_reg(5),
      I2 => BU2_U0_G_TX_txgen_testgenframe_crc_latched_op(0),
      I3 => BU2_U0_G_TX_txgen_testgenframe_pos_reg(6),
      O => BU2_U0_G_TX_txgen_testgenframe_or0055_map2470
    );
  BU2_U0_G_TX_txgen_testgenframe_or00554 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crc_latched_op(24),
      I1 => BU2_U0_G_TX_txgen_testgenframe_pos_reg(3),
      I2 => BU2_U0_G_TX_txgen_testgenframe_crc_latched_op(16),
      I3 => BU2_U0_G_TX_txgen_testgenframe_pos_reg(4),
      O => BU2_U0_G_TX_txgen_testgenframe_or0055_map2467
    );
  BU2_U0_G_TX_txgen_testgenframe_or005410 : LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_or0054_map2460,
      I1 => BU2_U0_G_TX_txgen_testgenframe_or0054_map2463,
      O => BU2_U0_G_TX_txgen_testgenframe_crc6(1)
    );
  BU2_U0_G_TX_txgen_testgenframe_or00549 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crc_latched_op(9),
      I1 => BU2_U0_G_TX_txgen_testgenframe_pos_reg(5),
      I2 => BU2_U0_G_TX_txgen_testgenframe_crc_latched_op(1),
      I3 => BU2_U0_G_TX_txgen_testgenframe_pos_reg(6),
      O => BU2_U0_G_TX_txgen_testgenframe_or0054_map2463
    );
  BU2_U0_G_TX_txgen_testgenframe_or00544 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crc_latched_op(25),
      I1 => BU2_U0_G_TX_txgen_testgenframe_pos_reg(3),
      I2 => BU2_U0_G_TX_txgen_testgenframe_crc_latched_op(17),
      I3 => BU2_U0_G_TX_txgen_testgenframe_pos_reg(4),
      O => BU2_U0_G_TX_txgen_testgenframe_or0054_map2460
    );
  BU2_U0_G_TX_txgen_testgenframe_or005310 : LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_or0053_map2453,
      I1 => BU2_U0_G_TX_txgen_testgenframe_or0053_map2456,
      O => BU2_U0_G_TX_txgen_testgenframe_crc6(2)
    );
  BU2_U0_G_TX_txgen_testgenframe_or00539 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crc_latched_op(10),
      I1 => BU2_U0_G_TX_txgen_testgenframe_pos_reg(5),
      I2 => BU2_U0_G_TX_txgen_testgenframe_crc_latched_op(2),
      I3 => BU2_U0_G_TX_txgen_testgenframe_pos_reg(6),
      O => BU2_U0_G_TX_txgen_testgenframe_or0053_map2456
    );
  BU2_U0_G_TX_txgen_testgenframe_or00534 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crc_latched_op(26),
      I1 => BU2_U0_G_TX_txgen_testgenframe_pos_reg(3),
      I2 => BU2_U0_G_TX_txgen_testgenframe_crc_latched_op(18),
      I3 => BU2_U0_G_TX_txgen_testgenframe_pos_reg(4),
      O => BU2_U0_G_TX_txgen_testgenframe_or0053_map2453
    );
  BU2_U0_G_TX_txgen_testgenframe_or005010 : LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_or0050_map2446,
      I1 => BU2_U0_G_TX_txgen_testgenframe_or0050_map2449,
      O => BU2_U0_G_TX_txgen_testgenframe_crc3(1)
    );
  BU2_U0_G_TX_txgen_testgenframe_or00509 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crc_latched_op(9),
      I1 => BU2_U0_G_TX_txgen_testgenframe_pos_reg(2),
      I2 => BU2_U0_G_TX_txgen_testgenframe_crc_latched_op(1),
      I3 => BU2_U0_G_TX_txgen_testgenframe_pos_reg(3),
      O => BU2_U0_G_TX_txgen_testgenframe_or0050_map2449
    );
  BU2_U0_G_TX_txgen_testgenframe_or00504 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crc_latched_op(25),
      I1 => BU2_U0_G_TX_txgen_testgenframe_pos_reg(0),
      I2 => BU2_U0_G_TX_txgen_testgenframe_crc_latched_op(17),
      I3 => BU2_U0_G_TX_txgen_testgenframe_pos_reg(1),
      O => BU2_U0_G_TX_txgen_testgenframe_or0050_map2446
    );
  BU2_U0_G_TX_txgen_testgenframe_or005210 : LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_or0052_map2439,
      I1 => BU2_U0_G_TX_txgen_testgenframe_or0052_map2442,
      O => BU2_U0_G_TX_txgen_testgenframe_crc3(0)
    );
  BU2_U0_G_TX_txgen_testgenframe_or00529 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crc_latched_op(8),
      I1 => BU2_U0_G_TX_txgen_testgenframe_pos_reg(2),
      I2 => BU2_U0_G_TX_txgen_testgenframe_crc_latched_op(0),
      I3 => BU2_U0_G_TX_txgen_testgenframe_pos_reg(3),
      O => BU2_U0_G_TX_txgen_testgenframe_or0052_map2442
    );
  BU2_U0_G_TX_txgen_testgenframe_or00524 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crc_latched_op(24),
      I1 => BU2_U0_G_TX_txgen_testgenframe_pos_reg(0),
      I2 => BU2_U0_G_TX_txgen_testgenframe_crc_latched_op(16),
      I3 => BU2_U0_G_TX_txgen_testgenframe_pos_reg(1),
      O => BU2_U0_G_TX_txgen_testgenframe_or0052_map2439
    );
  BU2_U0_G_TX_txgen_testgenframe_or005110 : LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_or0051_map2432,
      I1 => BU2_U0_G_TX_txgen_testgenframe_or0051_map2435,
      O => BU2_U0_G_TX_txgen_testgenframe_crc6(3)
    );
  BU2_U0_G_TX_txgen_testgenframe_or00519 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crc_latched_op(11),
      I1 => BU2_U0_G_TX_txgen_testgenframe_pos_reg(5),
      I2 => BU2_U0_G_TX_txgen_testgenframe_crc_latched_op(3),
      I3 => BU2_U0_G_TX_txgen_testgenframe_pos_reg(6),
      O => BU2_U0_G_TX_txgen_testgenframe_or0051_map2435
    );
  BU2_U0_G_TX_txgen_testgenframe_or00514 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crc_latched_op(27),
      I1 => BU2_U0_G_TX_txgen_testgenframe_pos_reg(3),
      I2 => BU2_U0_G_TX_txgen_testgenframe_crc_latched_op(19),
      I3 => BU2_U0_G_TX_txgen_testgenframe_pos_reg(4),
      O => BU2_U0_G_TX_txgen_testgenframe_or0051_map2432
    );
  BU2_U0_G_TX_txgen_testgenframe_or004910 : LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_or0049_map2425,
      I1 => BU2_U0_G_TX_txgen_testgenframe_or0049_map2428,
      O => BU2_U0_G_TX_txgen_testgenframe_crc6(4)
    );
  BU2_U0_G_TX_txgen_testgenframe_or00499 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crc_latched_op(12),
      I1 => BU2_U0_G_TX_txgen_testgenframe_pos_reg(5),
      I2 => BU2_U0_G_TX_txgen_testgenframe_crc_latched_op(4),
      I3 => BU2_U0_G_TX_txgen_testgenframe_pos_reg(6),
      O => BU2_U0_G_TX_txgen_testgenframe_or0049_map2428
    );
  BU2_U0_G_TX_txgen_testgenframe_or00494 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crc_latched_op(28),
      I1 => BU2_U0_G_TX_txgen_testgenframe_pos_reg(3),
      I2 => BU2_U0_G_TX_txgen_testgenframe_crc_latched_op(20),
      I3 => BU2_U0_G_TX_txgen_testgenframe_pos_reg(4),
      O => BU2_U0_G_TX_txgen_testgenframe_or0049_map2425
    );
  BU2_U0_G_TX_txgen_testgenframe_or004810 : LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_or0048_map2418,
      I1 => BU2_U0_G_TX_txgen_testgenframe_or0048_map2421,
      O => BU2_U0_G_TX_txgen_testgenframe_crc3(2)
    );
  BU2_U0_G_TX_txgen_testgenframe_or00489 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crc_latched_op(10),
      I1 => BU2_U0_G_TX_txgen_testgenframe_pos_reg(2),
      I2 => BU2_U0_G_TX_txgen_testgenframe_crc_latched_op(2),
      I3 => BU2_U0_G_TX_txgen_testgenframe_pos_reg(3),
      O => BU2_U0_G_TX_txgen_testgenframe_or0048_map2421
    );
  BU2_U0_G_TX_txgen_testgenframe_or00484 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crc_latched_op(26),
      I1 => BU2_U0_G_TX_txgen_testgenframe_pos_reg(0),
      I2 => BU2_U0_G_TX_txgen_testgenframe_crc_latched_op(18),
      I3 => BU2_U0_G_TX_txgen_testgenframe_pos_reg(1),
      O => BU2_U0_G_TX_txgen_testgenframe_or0048_map2418
    );
  BU2_U0_G_TX_txgen_testgenframe_or004710 : LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_or0047_map2411,
      I1 => BU2_U0_G_TX_txgen_testgenframe_or0047_map2414,
      O => BU2_U0_G_TX_txgen_testgenframe_crc6(5)
    );
  BU2_U0_G_TX_txgen_testgenframe_or00479 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crc_latched_op(13),
      I1 => BU2_U0_G_TX_txgen_testgenframe_pos_reg(5),
      I2 => BU2_U0_G_TX_txgen_testgenframe_crc_latched_op(5),
      I3 => BU2_U0_G_TX_txgen_testgenframe_pos_reg(6),
      O => BU2_U0_G_TX_txgen_testgenframe_or0047_map2414
    );
  BU2_U0_G_TX_txgen_testgenframe_or00474 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crc_latched_op(29),
      I1 => BU2_U0_G_TX_txgen_testgenframe_pos_reg(3),
      I2 => BU2_U0_G_TX_txgen_testgenframe_crc_latched_op(21),
      I3 => BU2_U0_G_TX_txgen_testgenframe_pos_reg(4),
      O => BU2_U0_G_TX_txgen_testgenframe_or0047_map2411
    );
  BU2_U0_G_TX_txgen_testgenframe_or004610 : LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_or0046_map2404,
      I1 => BU2_U0_G_TX_txgen_testgenframe_or0046_map2407,
      O => BU2_U0_G_TX_txgen_testgenframe_crc0(0)
    );
  BU2_U0_G_TX_txgen_testgenframe_or00469 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crc_latched_op(8),
      I1 => BU2_U0_G_TX_txgen_testgenframe_pos_reg_reg(7),
      I2 => BU2_U0_G_TX_txgen_testgenframe_crc_latched_op(0),
      I3 => BU2_U0_G_TX_txgen_testgenframe_pos_reg(0),
      O => BU2_U0_G_TX_txgen_testgenframe_or0046_map2407
    );
  BU2_U0_G_TX_txgen_testgenframe_or00464 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crc_latched_op(24),
      I1 => BU2_U0_G_TX_txgen_testgenframe_pos_reg_reg(5),
      I2 => BU2_U0_G_TX_txgen_testgenframe_crc_latched_op(16),
      I3 => BU2_U0_G_TX_txgen_testgenframe_pos_reg_reg(6),
      O => BU2_U0_G_TX_txgen_testgenframe_or0046_map2404
    );
  BU2_U0_G_TX_txgen_testgenframe_or004510 : LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_or0045_map2397,
      I1 => BU2_U0_G_TX_txgen_testgenframe_or0045_map2400,
      O => BU2_U0_G_TX_txgen_testgenframe_crc3(3)
    );
  BU2_U0_G_TX_txgen_testgenframe_or00459 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crc_latched_op(11),
      I1 => BU2_U0_G_TX_txgen_testgenframe_pos_reg(2),
      I2 => BU2_U0_G_TX_txgen_testgenframe_crc_latched_op(3),
      I3 => BU2_U0_G_TX_txgen_testgenframe_pos_reg(3),
      O => BU2_U0_G_TX_txgen_testgenframe_or0045_map2400
    );
  BU2_U0_G_TX_txgen_testgenframe_or00454 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crc_latched_op(27),
      I1 => BU2_U0_G_TX_txgen_testgenframe_pos_reg(0),
      I2 => BU2_U0_G_TX_txgen_testgenframe_crc_latched_op(19),
      I3 => BU2_U0_G_TX_txgen_testgenframe_pos_reg(1),
      O => BU2_U0_G_TX_txgen_testgenframe_or0045_map2397
    );
  BU2_U0_G_TX_txgen_testgenframe_or004410 : LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_or0044_map2390,
      I1 => BU2_U0_G_TX_txgen_testgenframe_or0044_map2393,
      O => BU2_U0_G_TX_txgen_testgenframe_crc6(6)
    );
  BU2_U0_G_TX_txgen_testgenframe_or00449 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crc_latched_op(14),
      I1 => BU2_U0_G_TX_txgen_testgenframe_pos_reg(5),
      I2 => BU2_U0_G_TX_txgen_testgenframe_crc_latched_op(6),
      I3 => BU2_U0_G_TX_txgen_testgenframe_pos_reg(6),
      O => BU2_U0_G_TX_txgen_testgenframe_or0044_map2393
    );
  BU2_U0_G_TX_txgen_testgenframe_or00444 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crc_latched_op(30),
      I1 => BU2_U0_G_TX_txgen_testgenframe_pos_reg(3),
      I2 => BU2_U0_G_TX_txgen_testgenframe_crc_latched_op(22),
      I3 => BU2_U0_G_TX_txgen_testgenframe_pos_reg(4),
      O => BU2_U0_G_TX_txgen_testgenframe_or0044_map2390
    );
  BU2_U0_G_TX_txgen_testgenframe_or004210 : LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_or0042_map2383,
      I1 => BU2_U0_G_TX_txgen_testgenframe_or0042_map2386,
      O => BU2_U0_G_TX_txgen_testgenframe_crc3(4)
    );
  BU2_U0_G_TX_txgen_testgenframe_or00429 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crc_latched_op(12),
      I1 => BU2_U0_G_TX_txgen_testgenframe_pos_reg(2),
      I2 => BU2_U0_G_TX_txgen_testgenframe_crc_latched_op(4),
      I3 => BU2_U0_G_TX_txgen_testgenframe_pos_reg(3),
      O => BU2_U0_G_TX_txgen_testgenframe_or0042_map2386
    );
  BU2_U0_G_TX_txgen_testgenframe_or00424 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crc_latched_op(28),
      I1 => BU2_U0_G_TX_txgen_testgenframe_pos_reg(0),
      I2 => BU2_U0_G_TX_txgen_testgenframe_crc_latched_op(20),
      I3 => BU2_U0_G_TX_txgen_testgenframe_pos_reg(1),
      O => BU2_U0_G_TX_txgen_testgenframe_or0042_map2383
    );
  BU2_U0_G_TX_txgen_testgenframe_or004310 : LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_or0043_map2376,
      I1 => BU2_U0_G_TX_txgen_testgenframe_or0043_map2379,
      O => BU2_U0_G_TX_txgen_testgenframe_crc0(1)
    );
  BU2_U0_G_TX_txgen_testgenframe_or00439 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crc_latched_op(9),
      I1 => BU2_U0_G_TX_txgen_testgenframe_pos_reg_reg(7),
      I2 => BU2_U0_G_TX_txgen_testgenframe_crc_latched_op(1),
      I3 => BU2_U0_G_TX_txgen_testgenframe_pos_reg(0),
      O => BU2_U0_G_TX_txgen_testgenframe_or0043_map2379
    );
  BU2_U0_G_TX_txgen_testgenframe_or00434 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crc_latched_op(25),
      I1 => BU2_U0_G_TX_txgen_testgenframe_pos_reg_reg(5),
      I2 => BU2_U0_G_TX_txgen_testgenframe_crc_latched_op(17),
      I3 => BU2_U0_G_TX_txgen_testgenframe_pos_reg_reg(6),
      O => BU2_U0_G_TX_txgen_testgenframe_or0043_map2376
    );
  BU2_U0_G_TX_txgen_testgenframe_or004110 : LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_or0041_map2369,
      I1 => BU2_U0_G_TX_txgen_testgenframe_or0041_map2372,
      O => BU2_U0_G_TX_txgen_testgenframe_crc6(7)
    );
  BU2_U0_G_TX_txgen_testgenframe_or00419 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crc_latched_op(15),
      I1 => BU2_U0_G_TX_txgen_testgenframe_pos_reg(5),
      I2 => BU2_U0_G_TX_txgen_testgenframe_crc_latched_op(7),
      I3 => BU2_U0_G_TX_txgen_testgenframe_pos_reg(6),
      O => BU2_U0_G_TX_txgen_testgenframe_or0041_map2372
    );
  BU2_U0_G_TX_txgen_testgenframe_or00414 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crc_latched_op(31),
      I1 => BU2_U0_G_TX_txgen_testgenframe_pos_reg(3),
      I2 => BU2_U0_G_TX_txgen_testgenframe_crc_latched_op(23),
      I3 => BU2_U0_G_TX_txgen_testgenframe_pos_reg(4),
      O => BU2_U0_G_TX_txgen_testgenframe_or0041_map2369
    );
  BU2_U0_G_TX_txgen_testgenframe_or004010 : LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_or0040_map2362,
      I1 => BU2_U0_G_TX_txgen_testgenframe_or0040_map2365,
      O => BU2_U0_G_TX_txgen_testgenframe_crc0(2)
    );
  BU2_U0_G_TX_txgen_testgenframe_or00409 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crc_latched_op(10),
      I1 => BU2_U0_G_TX_txgen_testgenframe_pos_reg_reg(7),
      I2 => BU2_U0_G_TX_txgen_testgenframe_crc_latched_op(2),
      I3 => BU2_U0_G_TX_txgen_testgenframe_pos_reg(0),
      O => BU2_U0_G_TX_txgen_testgenframe_or0040_map2365
    );
  BU2_U0_G_TX_txgen_testgenframe_or00404 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crc_latched_op(26),
      I1 => BU2_U0_G_TX_txgen_testgenframe_pos_reg_reg(5),
      I2 => BU2_U0_G_TX_txgen_testgenframe_crc_latched_op(18),
      I3 => BU2_U0_G_TX_txgen_testgenframe_pos_reg_reg(6),
      O => BU2_U0_G_TX_txgen_testgenframe_or0040_map2362
    );
  BU2_U0_G_TX_txgen_testgenframe_or003910 : LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_or0039_map2355,
      I1 => BU2_U0_G_TX_txgen_testgenframe_or0039_map2358,
      O => BU2_U0_G_TX_txgen_testgenframe_crc3(5)
    );
  BU2_U0_G_TX_txgen_testgenframe_or00399 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crc_latched_op(13),
      I1 => BU2_U0_G_TX_txgen_testgenframe_pos_reg(2),
      I2 => BU2_U0_G_TX_txgen_testgenframe_crc_latched_op(5),
      I3 => BU2_U0_G_TX_txgen_testgenframe_pos_reg(3),
      O => BU2_U0_G_TX_txgen_testgenframe_or0039_map2358
    );
  BU2_U0_G_TX_txgen_testgenframe_or00394 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crc_latched_op(29),
      I1 => BU2_U0_G_TX_txgen_testgenframe_pos_reg(0),
      I2 => BU2_U0_G_TX_txgen_testgenframe_crc_latched_op(21),
      I3 => BU2_U0_G_TX_txgen_testgenframe_pos_reg(1),
      O => BU2_U0_G_TX_txgen_testgenframe_or0039_map2355
    );
  BU2_U0_G_TX_txgen_testgenframe_or003810 : LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_or0038_map2348,
      I1 => BU2_U0_G_TX_txgen_testgenframe_or0038_map2351,
      O => BU2_U0_G_TX_txgen_testgenframe_crc0(3)
    );
  BU2_U0_G_TX_txgen_testgenframe_or00389 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crc_latched_op(11),
      I1 => BU2_U0_G_TX_txgen_testgenframe_pos_reg_reg(7),
      I2 => BU2_U0_G_TX_txgen_testgenframe_crc_latched_op(3),
      I3 => BU2_U0_G_TX_txgen_testgenframe_pos_reg(0),
      O => BU2_U0_G_TX_txgen_testgenframe_or0038_map2351
    );
  BU2_U0_G_TX_txgen_testgenframe_or00384 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crc_latched_op(27),
      I1 => BU2_U0_G_TX_txgen_testgenframe_pos_reg_reg(5),
      I2 => BU2_U0_G_TX_txgen_testgenframe_crc_latched_op(19),
      I3 => BU2_U0_G_TX_txgen_testgenframe_pos_reg_reg(6),
      O => BU2_U0_G_TX_txgen_testgenframe_or0038_map2348
    );
  BU2_U0_G_TX_txgen_testgenframe_or003710 : LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_or0037_map2341,
      I1 => BU2_U0_G_TX_txgen_testgenframe_or0037_map2344,
      O => BU2_U0_G_TX_txgen_testgenframe_crc3(6)
    );
  BU2_U0_G_TX_txgen_testgenframe_or00379 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crc_latched_op(14),
      I1 => BU2_U0_G_TX_txgen_testgenframe_pos_reg(2),
      I2 => BU2_U0_G_TX_txgen_testgenframe_crc_latched_op(6),
      I3 => BU2_U0_G_TX_txgen_testgenframe_pos_reg(3),
      O => BU2_U0_G_TX_txgen_testgenframe_or0037_map2344
    );
  BU2_U0_G_TX_txgen_testgenframe_or00374 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crc_latched_op(30),
      I1 => BU2_U0_G_TX_txgen_testgenframe_pos_reg(0),
      I2 => BU2_U0_G_TX_txgen_testgenframe_crc_latched_op(22),
      I3 => BU2_U0_G_TX_txgen_testgenframe_pos_reg(1),
      O => BU2_U0_G_TX_txgen_testgenframe_or0037_map2341
    );
  BU2_U0_G_TX_txgen_testgenframe_or003610 : LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_or0036_map2334,
      I1 => BU2_U0_G_TX_txgen_testgenframe_or0036_map2337,
      O => BU2_U0_G_TX_txgen_testgenframe_crc0(4)
    );
  BU2_U0_G_TX_txgen_testgenframe_or00369 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crc_latched_op(12),
      I1 => BU2_U0_G_TX_txgen_testgenframe_pos_reg_reg(7),
      I2 => BU2_U0_G_TX_txgen_testgenframe_crc_latched_op(4),
      I3 => BU2_U0_G_TX_txgen_testgenframe_pos_reg(0),
      O => BU2_U0_G_TX_txgen_testgenframe_or0036_map2337
    );
  BU2_U0_G_TX_txgen_testgenframe_or00364 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crc_latched_op(28),
      I1 => BU2_U0_G_TX_txgen_testgenframe_pos_reg_reg(5),
      I2 => BU2_U0_G_TX_txgen_testgenframe_crc_latched_op(20),
      I3 => BU2_U0_G_TX_txgen_testgenframe_pos_reg_reg(6),
      O => BU2_U0_G_TX_txgen_testgenframe_or0036_map2334
    );
  BU2_U0_G_TX_txgen_testgenframe_or003510 : LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_or0035_map2327,
      I1 => BU2_U0_G_TX_txgen_testgenframe_or0035_map2330,
      O => BU2_U0_G_TX_txgen_testgenframe_crc3(7)
    );
  BU2_U0_G_TX_txgen_testgenframe_or00359 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crc_latched_op(15),
      I1 => BU2_U0_G_TX_txgen_testgenframe_pos_reg(2),
      I2 => BU2_U0_G_TX_txgen_testgenframe_crc_latched_op(7),
      I3 => BU2_U0_G_TX_txgen_testgenframe_pos_reg(3),
      O => BU2_U0_G_TX_txgen_testgenframe_or0035_map2330
    );
  BU2_U0_G_TX_txgen_testgenframe_or00354 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crc_latched_op(31),
      I1 => BU2_U0_G_TX_txgen_testgenframe_pos_reg(0),
      I2 => BU2_U0_G_TX_txgen_testgenframe_crc_latched_op(23),
      I3 => BU2_U0_G_TX_txgen_testgenframe_pos_reg(1),
      O => BU2_U0_G_TX_txgen_testgenframe_or0035_map2327
    );
  BU2_U0_G_TX_txgen_testgenframe_or003310 : LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_or0033_map2320,
      I1 => BU2_U0_G_TX_txgen_testgenframe_or0033_map2323,
      O => BU2_U0_G_TX_txgen_testgenframe_crc0(6)
    );
  BU2_U0_G_TX_txgen_testgenframe_or00339 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crc_latched_op(14),
      I1 => BU2_U0_G_TX_txgen_testgenframe_pos_reg_reg(7),
      I2 => BU2_U0_G_TX_txgen_testgenframe_crc_latched_op(6),
      I3 => BU2_U0_G_TX_txgen_testgenframe_pos_reg(0),
      O => BU2_U0_G_TX_txgen_testgenframe_or0033_map2323
    );
  BU2_U0_G_TX_txgen_testgenframe_or00334 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crc_latched_op(30),
      I1 => BU2_U0_G_TX_txgen_testgenframe_pos_reg_reg(5),
      I2 => BU2_U0_G_TX_txgen_testgenframe_crc_latched_op(22),
      I3 => BU2_U0_G_TX_txgen_testgenframe_pos_reg_reg(6),
      O => BU2_U0_G_TX_txgen_testgenframe_or0033_map2320
    );
  BU2_U0_G_TX_txgen_testgenframe_or003410 : LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_or0034_map2313,
      I1 => BU2_U0_G_TX_txgen_testgenframe_or0034_map2316,
      O => BU2_U0_G_TX_txgen_testgenframe_crc0(5)
    );
  BU2_U0_G_TX_txgen_testgenframe_or00349 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crc_latched_op(13),
      I1 => BU2_U0_G_TX_txgen_testgenframe_pos_reg_reg(7),
      I2 => BU2_U0_G_TX_txgen_testgenframe_crc_latched_op(5),
      I3 => BU2_U0_G_TX_txgen_testgenframe_pos_reg(0),
      O => BU2_U0_G_TX_txgen_testgenframe_or0034_map2316
    );
  BU2_U0_G_TX_txgen_testgenframe_or00344 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crc_latched_op(29),
      I1 => BU2_U0_G_TX_txgen_testgenframe_pos_reg_reg(5),
      I2 => BU2_U0_G_TX_txgen_testgenframe_crc_latched_op(21),
      I3 => BU2_U0_G_TX_txgen_testgenframe_pos_reg_reg(6),
      O => BU2_U0_G_TX_txgen_testgenframe_or0034_map2313
    );
  BU2_U0_G_TX_txgen_testgenframe_or003210 : LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_or0032_map2306,
      I1 => BU2_U0_G_TX_txgen_testgenframe_or0032_map2309,
      O => BU2_U0_G_TX_txgen_testgenframe_crc0(7)
    );
  BU2_U0_G_TX_txgen_testgenframe_or00329 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crc_latched_op(15),
      I1 => BU2_U0_G_TX_txgen_testgenframe_pos_reg_reg(7),
      I2 => BU2_U0_G_TX_txgen_testgenframe_crc_latched_op(7),
      I3 => BU2_U0_G_TX_txgen_testgenframe_pos_reg(0),
      O => BU2_U0_G_TX_txgen_testgenframe_or0032_map2309
    );
  BU2_U0_G_TX_txgen_testgenframe_or00324 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crc_latched_op(31),
      I1 => BU2_U0_G_TX_txgen_testgenframe_pos_reg_reg(5),
      I2 => BU2_U0_G_TX_txgen_testgenframe_crc_latched_op(23),
      I3 => BU2_U0_G_TX_txgen_testgenframe_pos_reg_reg(6),
      O => BU2_U0_G_TX_txgen_testgenframe_or0032_map2306
    );
  BU2_U0_G_TX_txgen_testgenframe_or002310 : LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_or0023_map2299,
      I1 => BU2_U0_G_TX_txgen_testgenframe_or0023_map2302,
      O => BU2_U0_G_TX_txgen_testgenframe_crc7(0)
    );
  BU2_U0_G_TX_txgen_testgenframe_or00239 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crc_latched_op(8),
      I1 => BU2_U0_G_TX_txgen_testgenframe_pos_reg(6),
      I2 => BU2_U0_G_TX_txgen_testgenframe_crc_latched_op(0),
      I3 => BU2_U0_G_TX_txgen_testgenframe_pos_reg(7),
      O => BU2_U0_G_TX_txgen_testgenframe_or0023_map2302
    );
  BU2_U0_G_TX_txgen_testgenframe_or00234 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crc_latched_op(24),
      I1 => BU2_U0_G_TX_txgen_testgenframe_pos_reg(4),
      I2 => BU2_U0_G_TX_txgen_testgenframe_crc_latched_op(16),
      I3 => BU2_U0_G_TX_txgen_testgenframe_pos_reg(5),
      O => BU2_U0_G_TX_txgen_testgenframe_or0023_map2299
    );
  BU2_U0_G_TX_txgen_testgenframe_or002210 : LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_or0022_map2292,
      I1 => BU2_U0_G_TX_txgen_testgenframe_or0022_map2295,
      O => BU2_U0_G_TX_txgen_testgenframe_crc7(1)
    );
  BU2_U0_G_TX_txgen_testgenframe_or00229 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crc_latched_op(9),
      I1 => BU2_U0_G_TX_txgen_testgenframe_pos_reg(6),
      I2 => BU2_U0_G_TX_txgen_testgenframe_crc_latched_op(1),
      I3 => BU2_U0_G_TX_txgen_testgenframe_pos_reg(7),
      O => BU2_U0_G_TX_txgen_testgenframe_or0022_map2295
    );
  BU2_U0_G_TX_txgen_testgenframe_or00224 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crc_latched_op(25),
      I1 => BU2_U0_G_TX_txgen_testgenframe_pos_reg(4),
      I2 => BU2_U0_G_TX_txgen_testgenframe_crc_latched_op(17),
      I3 => BU2_U0_G_TX_txgen_testgenframe_pos_reg(5),
      O => BU2_U0_G_TX_txgen_testgenframe_or0022_map2292
    );
  BU2_U0_G_TX_txgen_testgenframe_or002110 : LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_or0021_map2285,
      I1 => BU2_U0_G_TX_txgen_testgenframe_or0021_map2288,
      O => BU2_U0_G_TX_txgen_testgenframe_crc7(2)
    );
  BU2_U0_G_TX_txgen_testgenframe_or00219 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crc_latched_op(10),
      I1 => BU2_U0_G_TX_txgen_testgenframe_pos_reg(6),
      I2 => BU2_U0_G_TX_txgen_testgenframe_crc_latched_op(2),
      I3 => BU2_U0_G_TX_txgen_testgenframe_pos_reg(7),
      O => BU2_U0_G_TX_txgen_testgenframe_or0021_map2288
    );
  BU2_U0_G_TX_txgen_testgenframe_or00214 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crc_latched_op(26),
      I1 => BU2_U0_G_TX_txgen_testgenframe_pos_reg(4),
      I2 => BU2_U0_G_TX_txgen_testgenframe_crc_latched_op(18),
      I3 => BU2_U0_G_TX_txgen_testgenframe_pos_reg(5),
      O => BU2_U0_G_TX_txgen_testgenframe_or0021_map2285
    );
  BU2_U0_G_TX_txgen_testgenframe_or002010 : LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_or0020_map2278,
      I1 => BU2_U0_G_TX_txgen_testgenframe_or0020_map2281,
      O => BU2_U0_G_TX_txgen_testgenframe_crc4(0)
    );
  BU2_U0_G_TX_txgen_testgenframe_or00209 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crc_latched_op(8),
      I1 => BU2_U0_G_TX_txgen_testgenframe_pos_reg(3),
      I2 => BU2_U0_G_TX_txgen_testgenframe_crc_latched_op(0),
      I3 => BU2_U0_G_TX_txgen_testgenframe_pos_reg(4),
      O => BU2_U0_G_TX_txgen_testgenframe_or0020_map2281
    );
  BU2_U0_G_TX_txgen_testgenframe_or00204 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crc_latched_op(24),
      I1 => BU2_U0_G_TX_txgen_testgenframe_pos_reg(1),
      I2 => BU2_U0_G_TX_txgen_testgenframe_crc_latched_op(16),
      I3 => BU2_U0_G_TX_txgen_testgenframe_pos_reg(2),
      O => BU2_U0_G_TX_txgen_testgenframe_or0020_map2278
    );
  BU2_U0_G_TX_txgen_testgenframe_or001910 : LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_or0019_map2271,
      I1 => BU2_U0_G_TX_txgen_testgenframe_or0019_map2274,
      O => BU2_U0_G_TX_txgen_testgenframe_crc7(3)
    );
  BU2_U0_G_TX_txgen_testgenframe_or00199 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crc_latched_op(11),
      I1 => BU2_U0_G_TX_txgen_testgenframe_pos_reg(6),
      I2 => BU2_U0_G_TX_txgen_testgenframe_crc_latched_op(3),
      I3 => BU2_U0_G_TX_txgen_testgenframe_pos_reg(7),
      O => BU2_U0_G_TX_txgen_testgenframe_or0019_map2274
    );
  BU2_U0_G_TX_txgen_testgenframe_or00194 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crc_latched_op(27),
      I1 => BU2_U0_G_TX_txgen_testgenframe_pos_reg(4),
      I2 => BU2_U0_G_TX_txgen_testgenframe_crc_latched_op(19),
      I3 => BU2_U0_G_TX_txgen_testgenframe_pos_reg(5),
      O => BU2_U0_G_TX_txgen_testgenframe_or0019_map2271
    );
  BU2_U0_G_TX_txgen_testgenframe_or001710 : LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_or0017_map2264,
      I1 => BU2_U0_G_TX_txgen_testgenframe_or0017_map2267,
      O => BU2_U0_G_TX_txgen_testgenframe_crc7(4)
    );
  BU2_U0_G_TX_txgen_testgenframe_or00179 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crc_latched_op(12),
      I1 => BU2_U0_G_TX_txgen_testgenframe_pos_reg(6),
      I2 => BU2_U0_G_TX_txgen_testgenframe_crc_latched_op(4),
      I3 => BU2_U0_G_TX_txgen_testgenframe_pos_reg(7),
      O => BU2_U0_G_TX_txgen_testgenframe_or0017_map2267
    );
  BU2_U0_G_TX_txgen_testgenframe_or00174 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crc_latched_op(28),
      I1 => BU2_U0_G_TX_txgen_testgenframe_pos_reg(4),
      I2 => BU2_U0_G_TX_txgen_testgenframe_crc_latched_op(20),
      I3 => BU2_U0_G_TX_txgen_testgenframe_pos_reg(5),
      O => BU2_U0_G_TX_txgen_testgenframe_or0017_map2264
    );
  BU2_U0_G_TX_txgen_testgenframe_or001810 : LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_or0018_map2257,
      I1 => BU2_U0_G_TX_txgen_testgenframe_or0018_map2260,
      O => BU2_U0_G_TX_txgen_testgenframe_crc4(1)
    );
  BU2_U0_G_TX_txgen_testgenframe_or00189 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crc_latched_op(9),
      I1 => BU2_U0_G_TX_txgen_testgenframe_pos_reg(3),
      I2 => BU2_U0_G_TX_txgen_testgenframe_crc_latched_op(1),
      I3 => BU2_U0_G_TX_txgen_testgenframe_pos_reg(4),
      O => BU2_U0_G_TX_txgen_testgenframe_or0018_map2260
    );
  BU2_U0_G_TX_txgen_testgenframe_or00184 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crc_latched_op(25),
      I1 => BU2_U0_G_TX_txgen_testgenframe_pos_reg(1),
      I2 => BU2_U0_G_TX_txgen_testgenframe_crc_latched_op(17),
      I3 => BU2_U0_G_TX_txgen_testgenframe_pos_reg(2),
      O => BU2_U0_G_TX_txgen_testgenframe_or0018_map2257
    );
  BU2_U0_G_TX_txgen_testgenframe_or001610 : LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_or0016_map2250,
      I1 => BU2_U0_G_TX_txgen_testgenframe_or0016_map2253,
      O => BU2_U0_G_TX_txgen_testgenframe_crc4(2)
    );
  BU2_U0_G_TX_txgen_testgenframe_or00169 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crc_latched_op(10),
      I1 => BU2_U0_G_TX_txgen_testgenframe_pos_reg(3),
      I2 => BU2_U0_G_TX_txgen_testgenframe_crc_latched_op(2),
      I3 => BU2_U0_G_TX_txgen_testgenframe_pos_reg(4),
      O => BU2_U0_G_TX_txgen_testgenframe_or0016_map2253
    );
  BU2_U0_G_TX_txgen_testgenframe_or00164 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crc_latched_op(26),
      I1 => BU2_U0_G_TX_txgen_testgenframe_pos_reg(1),
      I2 => BU2_U0_G_TX_txgen_testgenframe_crc_latched_op(18),
      I3 => BU2_U0_G_TX_txgen_testgenframe_pos_reg(2),
      O => BU2_U0_G_TX_txgen_testgenframe_or0016_map2250
    );
  BU2_U0_G_TX_txgen_testgenframe_or001510 : LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_or0015_map2243,
      I1 => BU2_U0_G_TX_txgen_testgenframe_or0015_map2246,
      O => BU2_U0_G_TX_txgen_testgenframe_crc7(5)
    );
  BU2_U0_G_TX_txgen_testgenframe_or00159 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crc_latched_op(13),
      I1 => BU2_U0_G_TX_txgen_testgenframe_pos_reg(6),
      I2 => BU2_U0_G_TX_txgen_testgenframe_crc_latched_op(5),
      I3 => BU2_U0_G_TX_txgen_testgenframe_pos_reg(7),
      O => BU2_U0_G_TX_txgen_testgenframe_or0015_map2246
    );
  BU2_U0_G_TX_txgen_testgenframe_or00154 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crc_latched_op(29),
      I1 => BU2_U0_G_TX_txgen_testgenframe_pos_reg(4),
      I2 => BU2_U0_G_TX_txgen_testgenframe_crc_latched_op(21),
      I3 => BU2_U0_G_TX_txgen_testgenframe_pos_reg(5),
      O => BU2_U0_G_TX_txgen_testgenframe_or0015_map2243
    );
  BU2_U0_G_TX_txgen_testgenframe_or001410 : LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_or0014_map2236,
      I1 => BU2_U0_G_TX_txgen_testgenframe_or0014_map2239,
      O => BU2_U0_G_TX_txgen_testgenframe_crc1(0)
    );
  BU2_U0_G_TX_txgen_testgenframe_or00149 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crc_latched_op(8),
      I1 => BU2_U0_G_TX_txgen_testgenframe_pos_reg(0),
      I2 => BU2_U0_G_TX_txgen_testgenframe_crc_latched_op(0),
      I3 => BU2_U0_G_TX_txgen_testgenframe_pos_reg(1),
      O => BU2_U0_G_TX_txgen_testgenframe_or0014_map2239
    );
  BU2_U0_G_TX_txgen_testgenframe_or00144 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crc_latched_op(24),
      I1 => BU2_U0_G_TX_txgen_testgenframe_pos_reg_reg(6),
      I2 => BU2_U0_G_TX_txgen_testgenframe_crc_latched_op(16),
      I3 => BU2_U0_G_TX_txgen_testgenframe_pos_reg_reg(7),
      O => BU2_U0_G_TX_txgen_testgenframe_or0014_map2236
    );
  BU2_U0_G_TX_txgen_testgenframe_or001310 : LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_or0013_map2229,
      I1 => BU2_U0_G_TX_txgen_testgenframe_or0013_map2232,
      O => BU2_U0_G_TX_txgen_testgenframe_crc4(3)
    );
  BU2_U0_G_TX_txgen_testgenframe_or00139 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crc_latched_op(11),
      I1 => BU2_U0_G_TX_txgen_testgenframe_pos_reg(3),
      I2 => BU2_U0_G_TX_txgen_testgenframe_crc_latched_op(3),
      I3 => BU2_U0_G_TX_txgen_testgenframe_pos_reg(4),
      O => BU2_U0_G_TX_txgen_testgenframe_or0013_map2232
    );
  BU2_U0_G_TX_txgen_testgenframe_or00134 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crc_latched_op(27),
      I1 => BU2_U0_G_TX_txgen_testgenframe_pos_reg(1),
      I2 => BU2_U0_G_TX_txgen_testgenframe_crc_latched_op(19),
      I3 => BU2_U0_G_TX_txgen_testgenframe_pos_reg(2),
      O => BU2_U0_G_TX_txgen_testgenframe_or0013_map2229
    );
  BU2_U0_G_TX_txgen_testgenframe_or001210 : LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_or0012_map2222,
      I1 => BU2_U0_G_TX_txgen_testgenframe_or0012_map2225,
      O => BU2_U0_G_TX_txgen_testgenframe_crc7(6)
    );
  BU2_U0_G_TX_txgen_testgenframe_or00129 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crc_latched_op(14),
      I1 => BU2_U0_G_TX_txgen_testgenframe_pos_reg(6),
      I2 => BU2_U0_G_TX_txgen_testgenframe_crc_latched_op(6),
      I3 => BU2_U0_G_TX_txgen_testgenframe_pos_reg(7),
      O => BU2_U0_G_TX_txgen_testgenframe_or0012_map2225
    );
  BU2_U0_G_TX_txgen_testgenframe_or00124 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crc_latched_op(30),
      I1 => BU2_U0_G_TX_txgen_testgenframe_pos_reg(4),
      I2 => BU2_U0_G_TX_txgen_testgenframe_crc_latched_op(22),
      I3 => BU2_U0_G_TX_txgen_testgenframe_pos_reg(5),
      O => BU2_U0_G_TX_txgen_testgenframe_or0012_map2222
    );
  BU2_U0_G_TX_txgen_testgenframe_or001110 : LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_or0011_map2215,
      I1 => BU2_U0_G_TX_txgen_testgenframe_or0011_map2218,
      O => BU2_U0_G_TX_txgen_testgenframe_crc1(1)
    );
  BU2_U0_G_TX_txgen_testgenframe_or00119 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crc_latched_op(9),
      I1 => BU2_U0_G_TX_txgen_testgenframe_pos_reg(0),
      I2 => BU2_U0_G_TX_txgen_testgenframe_crc_latched_op(1),
      I3 => BU2_U0_G_TX_txgen_testgenframe_pos_reg(1),
      O => BU2_U0_G_TX_txgen_testgenframe_or0011_map2218
    );
  BU2_U0_G_TX_txgen_testgenframe_or00114 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crc_latched_op(25),
      I1 => BU2_U0_G_TX_txgen_testgenframe_pos_reg_reg(6),
      I2 => BU2_U0_G_TX_txgen_testgenframe_crc_latched_op(17),
      I3 => BU2_U0_G_TX_txgen_testgenframe_pos_reg_reg(7),
      O => BU2_U0_G_TX_txgen_testgenframe_or0011_map2215
    );
  BU2_U0_G_TX_txgen_testgenframe_or001010 : LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_or0010_map2208,
      I1 => BU2_U0_G_TX_txgen_testgenframe_or0010_map2211,
      O => BU2_U0_G_TX_txgen_testgenframe_crc4(4)
    );
  BU2_U0_G_TX_txgen_testgenframe_or00109 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crc_latched_op(12),
      I1 => BU2_U0_G_TX_txgen_testgenframe_pos_reg(3),
      I2 => BU2_U0_G_TX_txgen_testgenframe_crc_latched_op(4),
      I3 => BU2_U0_G_TX_txgen_testgenframe_pos_reg(4),
      O => BU2_U0_G_TX_txgen_testgenframe_or0010_map2211
    );
  BU2_U0_G_TX_txgen_testgenframe_or00104 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crc_latched_op(28),
      I1 => BU2_U0_G_TX_txgen_testgenframe_pos_reg(1),
      I2 => BU2_U0_G_TX_txgen_testgenframe_crc_latched_op(20),
      I3 => BU2_U0_G_TX_txgen_testgenframe_pos_reg(2),
      O => BU2_U0_G_TX_txgen_testgenframe_or0010_map2208
    );
  BU2_U0_G_TX_txgen_testgenframe_or000910 : LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_or0009_map2201,
      I1 => BU2_U0_G_TX_txgen_testgenframe_or0009_map2204,
      O => BU2_U0_G_TX_txgen_testgenframe_crc7(7)
    );
  BU2_U0_G_TX_txgen_testgenframe_or00099 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crc_latched_op(15),
      I1 => BU2_U0_G_TX_txgen_testgenframe_pos_reg(6),
      I2 => BU2_U0_G_TX_txgen_testgenframe_crc_latched_op(7),
      I3 => BU2_U0_G_TX_txgen_testgenframe_pos_reg(7),
      O => BU2_U0_G_TX_txgen_testgenframe_or0009_map2204
    );
  BU2_U0_G_TX_txgen_testgenframe_or00094 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crc_latched_op(31),
      I1 => BU2_U0_G_TX_txgen_testgenframe_pos_reg(4),
      I2 => BU2_U0_G_TX_txgen_testgenframe_crc_latched_op(23),
      I3 => BU2_U0_G_TX_txgen_testgenframe_pos_reg(5),
      O => BU2_U0_G_TX_txgen_testgenframe_or0009_map2201
    );
  BU2_U0_G_TX_txgen_testgenframe_or000810 : LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_or0008_map2194,
      I1 => BU2_U0_G_TX_txgen_testgenframe_or0008_map2197,
      O => BU2_U0_G_TX_txgen_testgenframe_crc1(2)
    );
  BU2_U0_G_TX_txgen_testgenframe_or00089 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crc_latched_op(10),
      I1 => BU2_U0_G_TX_txgen_testgenframe_pos_reg(0),
      I2 => BU2_U0_G_TX_txgen_testgenframe_crc_latched_op(2),
      I3 => BU2_U0_G_TX_txgen_testgenframe_pos_reg(1),
      O => BU2_U0_G_TX_txgen_testgenframe_or0008_map2197
    );
  BU2_U0_G_TX_txgen_testgenframe_or00084 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crc_latched_op(26),
      I1 => BU2_U0_G_TX_txgen_testgenframe_pos_reg_reg(6),
      I2 => BU2_U0_G_TX_txgen_testgenframe_crc_latched_op(18),
      I3 => BU2_U0_G_TX_txgen_testgenframe_pos_reg_reg(7),
      O => BU2_U0_G_TX_txgen_testgenframe_or0008_map2194
    );
  BU2_U0_G_TX_txgen_testgenframe_or000610 : LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_or0006_map2187,
      I1 => BU2_U0_G_TX_txgen_testgenframe_or0006_map2190,
      O => BU2_U0_G_TX_txgen_testgenframe_crc1(3)
    );
  BU2_U0_G_TX_txgen_testgenframe_or00069 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crc_latched_op(11),
      I1 => BU2_U0_G_TX_txgen_testgenframe_pos_reg(0),
      I2 => BU2_U0_G_TX_txgen_testgenframe_crc_latched_op(3),
      I3 => BU2_U0_G_TX_txgen_testgenframe_pos_reg(1),
      O => BU2_U0_G_TX_txgen_testgenframe_or0006_map2190
    );
  BU2_U0_G_TX_txgen_testgenframe_or00064 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crc_latched_op(27),
      I1 => BU2_U0_G_TX_txgen_testgenframe_pos_reg_reg(6),
      I2 => BU2_U0_G_TX_txgen_testgenframe_crc_latched_op(19),
      I3 => BU2_U0_G_TX_txgen_testgenframe_pos_reg_reg(7),
      O => BU2_U0_G_TX_txgen_testgenframe_or0006_map2187
    );
  BU2_U0_G_TX_txgen_testgenframe_or000710 : LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_or0007_map2180,
      I1 => BU2_U0_G_TX_txgen_testgenframe_or0007_map2183,
      O => BU2_U0_G_TX_txgen_testgenframe_crc4(5)
    );
  BU2_U0_G_TX_txgen_testgenframe_or00079 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crc_latched_op(13),
      I1 => BU2_U0_G_TX_txgen_testgenframe_pos_reg(3),
      I2 => BU2_U0_G_TX_txgen_testgenframe_crc_latched_op(5),
      I3 => BU2_U0_G_TX_txgen_testgenframe_pos_reg(4),
      O => BU2_U0_G_TX_txgen_testgenframe_or0007_map2183
    );
  BU2_U0_G_TX_txgen_testgenframe_or00074 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crc_latched_op(29),
      I1 => BU2_U0_G_TX_txgen_testgenframe_pos_reg(1),
      I2 => BU2_U0_G_TX_txgen_testgenframe_crc_latched_op(21),
      I3 => BU2_U0_G_TX_txgen_testgenframe_pos_reg(2),
      O => BU2_U0_G_TX_txgen_testgenframe_or0007_map2180
    );
  BU2_U0_G_TX_txgen_testgenframe_or000510 : LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_or0005_map2173,
      I1 => BU2_U0_G_TX_txgen_testgenframe_or0005_map2176,
      O => BU2_U0_G_TX_txgen_testgenframe_crc4(6)
    );
  BU2_U0_G_TX_txgen_testgenframe_or00059 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crc_latched_op(14),
      I1 => BU2_U0_G_TX_txgen_testgenframe_pos_reg(3),
      I2 => BU2_U0_G_TX_txgen_testgenframe_crc_latched_op(6),
      I3 => BU2_U0_G_TX_txgen_testgenframe_pos_reg(4),
      O => BU2_U0_G_TX_txgen_testgenframe_or0005_map2176
    );
  BU2_U0_G_TX_txgen_testgenframe_or00054 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crc_latched_op(30),
      I1 => BU2_U0_G_TX_txgen_testgenframe_pos_reg(1),
      I2 => BU2_U0_G_TX_txgen_testgenframe_crc_latched_op(22),
      I3 => BU2_U0_G_TX_txgen_testgenframe_pos_reg(2),
      O => BU2_U0_G_TX_txgen_testgenframe_or0005_map2173
    );
  BU2_U0_G_TX_txgen_testgenframe_or000410 : LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_or0004_map2166,
      I1 => BU2_U0_G_TX_txgen_testgenframe_or0004_map2169,
      O => BU2_U0_G_TX_txgen_testgenframe_crc1(4)
    );
  BU2_U0_G_TX_txgen_testgenframe_or00049 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crc_latched_op(12),
      I1 => BU2_U0_G_TX_txgen_testgenframe_pos_reg(0),
      I2 => BU2_U0_G_TX_txgen_testgenframe_crc_latched_op(4),
      I3 => BU2_U0_G_TX_txgen_testgenframe_pos_reg(1),
      O => BU2_U0_G_TX_txgen_testgenframe_or0004_map2169
    );
  BU2_U0_G_TX_txgen_testgenframe_or00044 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crc_latched_op(28),
      I1 => BU2_U0_G_TX_txgen_testgenframe_pos_reg_reg(6),
      I2 => BU2_U0_G_TX_txgen_testgenframe_crc_latched_op(20),
      I3 => BU2_U0_G_TX_txgen_testgenframe_pos_reg_reg(7),
      O => BU2_U0_G_TX_txgen_testgenframe_or0004_map2166
    );
  BU2_U0_G_TX_txgen_testgenframe_or000310 : LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_or0003_map2159,
      I1 => BU2_U0_G_TX_txgen_testgenframe_or0003_map2162,
      O => BU2_U0_G_TX_txgen_testgenframe_crc4(7)
    );
  BU2_U0_G_TX_txgen_testgenframe_or00039 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crc_latched_op(15),
      I1 => BU2_U0_G_TX_txgen_testgenframe_pos_reg(3),
      I2 => BU2_U0_G_TX_txgen_testgenframe_crc_latched_op(7),
      I3 => BU2_U0_G_TX_txgen_testgenframe_pos_reg(4),
      O => BU2_U0_G_TX_txgen_testgenframe_or0003_map2162
    );
  BU2_U0_G_TX_txgen_testgenframe_or00034 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crc_latched_op(31),
      I1 => BU2_U0_G_TX_txgen_testgenframe_pos_reg(1),
      I2 => BU2_U0_G_TX_txgen_testgenframe_crc_latched_op(23),
      I3 => BU2_U0_G_TX_txgen_testgenframe_pos_reg(2),
      O => BU2_U0_G_TX_txgen_testgenframe_or0003_map2159
    );
  BU2_U0_G_TX_txgen_testgenframe_or000210 : LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_or0002_map2152,
      I1 => BU2_U0_G_TX_txgen_testgenframe_or0002_map2155,
      O => BU2_U0_G_TX_txgen_testgenframe_crc1(5)
    );
  BU2_U0_G_TX_txgen_testgenframe_or00029 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crc_latched_op(13),
      I1 => BU2_U0_G_TX_txgen_testgenframe_pos_reg(0),
      I2 => BU2_U0_G_TX_txgen_testgenframe_crc_latched_op(5),
      I3 => BU2_U0_G_TX_txgen_testgenframe_pos_reg(1),
      O => BU2_U0_G_TX_txgen_testgenframe_or0002_map2155
    );
  BU2_U0_G_TX_txgen_testgenframe_or00024 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crc_latched_op(29),
      I1 => BU2_U0_G_TX_txgen_testgenframe_pos_reg_reg(6),
      I2 => BU2_U0_G_TX_txgen_testgenframe_crc_latched_op(21),
      I3 => BU2_U0_G_TX_txgen_testgenframe_pos_reg_reg(7),
      O => BU2_U0_G_TX_txgen_testgenframe_or0002_map2152
    );
  BU2_U0_G_TX_txgen_testgenframe_or000010 : LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_or0000_map2145,
      I1 => BU2_U0_G_TX_txgen_testgenframe_or0000_map2148,
      O => BU2_U0_G_TX_txgen_testgenframe_crc1(7)
    );
  BU2_U0_G_TX_txgen_testgenframe_or00009 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crc_latched_op(15),
      I1 => BU2_U0_G_TX_txgen_testgenframe_pos_reg(0),
      I2 => BU2_U0_G_TX_txgen_testgenframe_crc_latched_op(7),
      I3 => BU2_U0_G_TX_txgen_testgenframe_pos_reg(1),
      O => BU2_U0_G_TX_txgen_testgenframe_or0000_map2148
    );
  BU2_U0_G_TX_txgen_testgenframe_or00004 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crc_latched_op(31),
      I1 => BU2_U0_G_TX_txgen_testgenframe_pos_reg_reg(6),
      I2 => BU2_U0_G_TX_txgen_testgenframe_crc_latched_op(23),
      I3 => BU2_U0_G_TX_txgen_testgenframe_pos_reg_reg(7),
      O => BU2_U0_G_TX_txgen_testgenframe_or0000_map2145
    );
  BU2_U0_G_TX_txgen_testgenframe_or000110 : LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_or0001_map2138,
      I1 => BU2_U0_G_TX_txgen_testgenframe_or0001_map2141,
      O => BU2_U0_G_TX_txgen_testgenframe_crc1(6)
    );
  BU2_U0_G_TX_txgen_testgenframe_or00019 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crc_latched_op(14),
      I1 => BU2_U0_G_TX_txgen_testgenframe_pos_reg(0),
      I2 => BU2_U0_G_TX_txgen_testgenframe_crc_latched_op(6),
      I3 => BU2_U0_G_TX_txgen_testgenframe_pos_reg(1),
      O => BU2_U0_G_TX_txgen_testgenframe_or0001_map2141
    );
  BU2_U0_G_TX_txgen_testgenframe_or00014 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crc_latched_op(30),
      I1 => BU2_U0_G_TX_txgen_testgenframe_pos_reg_reg(6),
      I2 => BU2_U0_G_TX_txgen_testgenframe_crc_latched_op(22),
      I3 => BU2_U0_G_TX_txgen_testgenframe_pos_reg_reg(7),
      O => BU2_U0_G_TX_txgen_testgenframe_or0001_map2138
    );
  BU2_U0_G_RX_rxgen_error_detection_not000410 : LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_error_detection_not0004_map2131,
      I1 => BU2_U0_G_RX_rxgen_error_detection_not0004_map2134,
      O => BU2_U0_G_RX_rxgen_error_detection_not0004
    );
  BU2_U0_G_RX_rxgen_error_detection_not00049 : LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_decode_rx_errors_stage2(1),
      I1 => BU2_U0_G_RX_rxgen_decode_rx_errors_stage2(0),
      I2 => BU2_U0_G_RX_rxgen_decode_rx_errors_stage2(7),
      I3 => BU2_U0_G_RX_rxgen_decode_rx_errors_stage2(6),
      O => BU2_U0_G_RX_rxgen_error_detection_not0004_map2134
    );
  BU2_U0_G_RX_rxgen_error_detection_not00044 : LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_decode_rx_errors_stage2(5),
      I1 => BU2_U0_G_RX_rxgen_decode_rx_errors_stage2(4),
      I2 => BU2_U0_G_RX_rxgen_decode_rx_errors_stage2(3),
      I3 => BU2_U0_G_RX_rxgen_decode_rx_errors_stage2(2),
      O => BU2_U0_G_RX_rxgen_error_detection_not0004_map2131
    );
  BU2_U0_G_RX_rxgen_address_decoding_not0004 : LUT4
    generic map(
      INIT => X"FFF8"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_decode_length(9),
      I1 => BU2_U0_G_RX_rxgen_decode_length(10),
      I2 => BU2_U0_G_RX_rxgen_decode_length(15),
      I3 => BU2_N626,
      O => BU2_U0_G_RX_rxgen_address_decoding_not0004_210
    );
  BU2_U0_G_RX_rxgen_address_decoding_not0004_SW0 : LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_decode_length(14),
      I1 => BU2_U0_G_RX_rxgen_decode_length(13),
      I2 => BU2_U0_G_RX_rxgen_decode_length(12),
      I3 => BU2_U0_G_RX_rxgen_decode_length(11),
      O => BU2_N626
    );
  BU2_U0_G_RX_rxgen_error_detection_not0003 : LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_error_detection_start_errors(6),
      I1 => BU2_U0_G_RX_rxgen_error_detection_start_errors(5),
      I2 => BU2_U0_G_RX_rxgen_error_detection_start_errors(4),
      I3 => BU2_N624,
      O => BU2_U0_G_RX_rxgen_error_detection_not0003_176
    );
  BU2_U0_G_RX_rxgen_error_detection_not0003_SW0 : LUT3
    generic map(
      INIT => X"FE"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_error_detection_start_errors(3),
      I1 => BU2_U0_G_RX_rxgen_error_detection_start_errors(2),
      I2 => BU2_U0_G_RX_rxgen_error_detection_start_errors(1),
      O => BU2_N624
    );
  BU2_U0_G_RX_rxgen_decode_not00091 : LUT4
    generic map(
      INIT => X"AABA"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_decode_start_flag_243,
      I1 => BU2_U0_G_RX_rxgen_synchronise_rxc_out(1),
      I2 => BU2_U0_G_RX_rxgen_frame_start_reg2_233,
      I3 => BU2_U0_G_RX_rxgen_synchronise_rxc_out(0),
      O => BU2_U0_G_RX_rxgen_decode_not0009
    );
  BU2_U0_G_TX_txgen_testgenio_not00221 : LUT4
    generic map(
      INIT => X"5557"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenio_tx_state_FFd1_268,
      I1 => BU2_U0_G_TX_txgen_testgenio_counta(2),
      I2 => BU2_U0_G_TX_txgen_testgenio_counta(1),
      I3 => BU2_U0_G_TX_txgen_testgenio_counta(0),
      O => BU2_U0_G_TX_txgen_testgenio_not0022
    );
  BU2_U0_G_TX_txgen_not00031 : LUT3
    generic map(
      INIT => X"72"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_bc_state_353,
      I1 => BU2_U0_G_TX_txgen_testgenframe_tx_data_avail(7),
      I2 => BU2_U0_G_TX_txgen_testgenframe_tx_data_avail(0),
      O => BU2_U0_G_TX_txgen_not0003
    );
  BU2_U0_G_TX_txgen_testgenio_stop1 : LUT3
    generic map(
      INIT => X"01"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenio_counta(0),
      I1 => BU2_U0_G_TX_txgen_testgenio_counta(2),
      I2 => BU2_U0_G_TX_txgen_testgenio_counta(1),
      O => BU2_U0_G_TX_txgen_testgenio_stop
    );
  BU2_U0_G_TX_txgen_testgenio_not00271 : LUT3
    generic map(
      INIT => X"C8"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenio_reg_first_tx_cycle_313,
      I1 => BU2_U0_G_TX_txgen_testgenio_tx_state_FFd3_269,
      I2 => BU2_U0_G_TX_txgen_testgenio_second_tx_cycle_302,
      O => BU2_U0_G_TX_txgen_testgenio_not0027
    );
  BU2_U0_G_TX_txgen_testgenio_not00321 : LUT3
    generic map(
      INIT => X"F2"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenio_max_count_enable_307,
      I1 => BU2_U0_G_TX_txgen_testgenio_int_jumbo_303,
      I2 => BU2_U0_G_TX_txgen_testgenio_load_max_count_338,
      O => BU2_U0_G_TX_txgen_testgenio_not0032
    );
  BU2_U0_G_TX_txgen_testgenio_not00291 : LUT3
    generic map(
      INIT => X"F2"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenio_int_data_avail(7),
      I1 => BU2_U0_G_TX_txgen_testgenio_byte_count(11),
      I2 => BU2_U0_G_TX_txgen_testgenio_first_tx_cycle_325,
      O => BU2_U0_G_TX_txgen_testgenio_not0029
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_not00991 : LUT2
    generic map(
      INIT => X"D"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crcgen_enable_shift8_89,
      I1 => BU2_U0_G_TX_txgen_testgenframe_crcgen_byte_en_reg(0),
      O => BU2_U0_G_TX_txgen_testgenframe_crcgen_not0099
    );
  BU2_U0_G_RX_rxgen_decode_not00141 : LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_decode_frame_197,
      I1 => BU2_U0_G_RX_rxgen_decode_start_flag_243,
      O => BU2_U0_G_RX_rxgen_decode_not0014
    );
  BU2_U0_G_RX_rxgen_decode_not00111 : LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_decode_counter(14),
      I1 => BU2_U0_G_RX_rxgen_decode_start_flag_243,
      O => BU2_U0_G_RX_rxgen_decode_not0011
    );
  BU2_U0_G_RX_rxgen_decode_xor00001 : LUT2
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_decode_stop_wrap_around_198,
      I1 => BU2_U0_G_RX_rxgen_decode_counter(14),
      O => BU2_U0_G_RX_rxgen_decode_xor0000
    );
  BU2_U0_G_RX_rxgen_decode_not00081 : LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_decode_counter(6),
      I1 => BU2_U0_G_RX_rxgen_decode_start_flag_243,
      O => BU2_U0_G_RX_rxgen_decode_not0008
    );
  BU2_U0_G_TX_txgen_testgenio_not00361 : LUT2
    generic map(
      INIT => X"D"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenio_min_pkt_len_past_334,
      I1 => BU2_U0_G_TX_txgen_testgenio_first_tx_cycle_325,
      O => BU2_U0_G_TX_txgen_testgenio_not0036
    );
  BU2_U0_G_RX_rxgen_error_detection_reset_inv1 : LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_378,
      O => BU2_U0_G_RX_rxgen_error_detection_reset_inv
    );
  BU2_U0_G_TX_txgen_testgenio_mux0185_4_1 : LUT4
    generic map(
      INIT => X"AA6A"
    )
    port map (
      I0 => tx_ifg_delay_388(4),
      I1 => tx_ifg_delay_388(3),
      I2 => BU2_U0_G_TX_txgen_testgenio_Madd_addsub0006_cy_2_Q,
      I3 => BU2_U0_G_TX_txgen_testgenio_int_start_lane_328,
      O => BU2_U0_G_TX_txgen_testgenio_mux0185(4)
    );
  BU2_U0_G_TX_txgen_testgenio_mux0185_2_1 : LUT4
    generic map(
      INIT => X"AA6A"
    )
    port map (
      I0 => tx_ifg_delay_388(2),
      I1 => tx_ifg_delay_388(1),
      I2 => tx_ifg_delay_388(0),
      I3 => BU2_U0_G_TX_txgen_testgenio_int_start_lane_328,
      O => BU2_U0_G_TX_txgen_testgenio_mux0185(2)
    );
  BU2_U0_G_TX_txgen_testgenio_mux0185_7_1 : LUT4
    generic map(
      INIT => X"AA6A"
    )
    port map (
      I0 => tx_ifg_delay_388(7),
      I1 => tx_ifg_delay_388(6),
      I2 => BU2_U0_G_TX_txgen_testgenio_Madd_addsub0006_cy_5_Q,
      I3 => BU2_U0_G_TX_txgen_testgenio_int_start_lane_328,
      O => BU2_U0_G_TX_txgen_testgenio_mux0185(7)
    );
  BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_pause_tx_pause_control_i_pause_quanta_mux0000_2_1 : LUT4
    generic map(
      INIT => X"1444"
    )
    port map (
      I0 => BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_pause_tx_pause_control_i_count_set_249,
      I1 => BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_pause_tx_pause_control_i_pause_quanta(2),
      I2 => BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_pause_tx_pause_control_i_pause_quanta(0),
      I3 => BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_pause_tx_pause_control_i_pause_quanta(1),
      O => BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_pause_tx_pause_control_i_pause_quanta_mux0000(2)
    );
  BU2_U0_G_TX_txgen_testgenio_count_mux0000_2_1 : LUT4
    generic map(
      INIT => X"1444"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenio_first_tx_cycle_325,
      I1 => BU2_U0_G_TX_txgen_testgenio_count(2),
      I2 => BU2_U0_G_TX_txgen_testgenio_count(0),
      I3 => BU2_U0_G_TX_txgen_testgenio_count(1),
      O => BU2_U0_G_TX_txgen_testgenio_count_mux0000(2)
    );
  BU2_U0_G_TX_txgen_testgenio_counta_mux0000_1_1 : LUT4
    generic map(
      INIT => X"9998"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenio_counta(0),
      I1 => BU2_U0_G_TX_txgen_testgenio_counta(1),
      I2 => BU2_U0_G_TX_txgen_testgenio_counta(2),
      I3 => BU2_U0_G_TX_txgen_testgenio_counta_start_val(1),
      O => BU2_U0_G_TX_txgen_testgenio_counta_mux0000(1)
    );
  BU2_U0_G_TX_txgen_testgentx_or00141 : LUT4
    generic map(
      INIT => X"FEBA"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgentx_terminate_pre_dly(7),
      I1 => BU2_U0_G_TX_txgen_testgentx_start_in_0_348,
      I2 => BU2_U0_G_TX_txgen_testgenframe_tx_data_avail(3),
      I3 => BU2_U0_G_TX_txgen_testgenframe_tx_data_avail(7),
      O => BU2_U0_G_TX_txgen_testgentx_or0014
    );
  BU2_U0_G_TX_txgen_testgentx_or00111 : LUT4
    generic map(
      INIT => X"FEBA"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgentx_terminate_pre_dly(6),
      I1 => BU2_U0_G_TX_txgen_testgentx_start_in_0_348,
      I2 => BU2_U0_G_TX_txgen_testgenframe_tx_data_avail(2),
      I3 => BU2_U0_G_TX_txgen_testgenframe_tx_data_avail(6),
      O => BU2_U0_G_TX_txgen_testgentx_or0011
    );
  BU2_U0_G_TX_txgen_testgentx_or00091 : LUT4
    generic map(
      INIT => X"FEBA"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgentx_terminate_pre_dly(5),
      I1 => BU2_U0_G_TX_txgen_testgentx_start_in_0_348,
      I2 => BU2_U0_G_TX_txgen_testgenframe_tx_data_avail(1),
      I3 => BU2_U0_G_TX_txgen_testgenframe_tx_data_avail(5),
      O => BU2_U0_G_TX_txgen_testgentx_or0009
    );
  BU2_U0_G_TX_txgen_testgentx_or00071 : LUT4
    generic map(
      INIT => X"FEBA"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgentx_terminate_pre_dly(4),
      I1 => BU2_U0_G_TX_txgen_testgentx_start_in_0_348,
      I2 => BU2_U0_G_TX_txgen_testgenframe_tx_data_avail(0),
      I3 => BU2_U0_G_TX_txgen_testgenframe_tx_data_avail(4),
      O => BU2_U0_G_TX_txgen_testgentx_or0007
    );
  BU2_U0_G_TX_txgen_testgentx_or00051 : LUT4
    generic map(
      INIT => X"FEBA"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgentx_terminate_pre_dly(3),
      I1 => BU2_U0_G_TX_txgen_testgentx_start_in_0_348,
      I2 => BU2_U0_G_TX_txgen_testgentx_data_avail_reg(7),
      I3 => BU2_U0_G_TX_txgen_testgenframe_tx_data_avail(3),
      O => BU2_U0_G_TX_txgen_testgentx_or0005
    );
  BU2_U0_G_TX_txgen_testgentx_or00021 : LUT4
    generic map(
      INIT => X"FEBA"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgentx_terminate_pre_dly(2),
      I1 => BU2_U0_G_TX_txgen_testgentx_start_in_0_348,
      I2 => BU2_U0_G_TX_txgen_testgentx_data_avail_reg(6),
      I3 => BU2_U0_G_TX_txgen_testgenframe_tx_data_avail(2),
      O => BU2_U0_G_TX_txgen_testgentx_or0002
    );
  BU2_U0_G_TX_txgen_testgentx_or00011 : LUT4
    generic map(
      INIT => X"FEBA"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgentx_terminate_pre_dly(1),
      I1 => BU2_U0_G_TX_txgen_testgentx_start_in_0_348,
      I2 => BU2_U0_G_TX_txgen_testgentx_data_avail_reg(5),
      I3 => BU2_U0_G_TX_txgen_testgenframe_tx_data_avail(1),
      O => BU2_U0_G_TX_txgen_testgentx_or0001
    );
  BU2_U0_G_TX_txgen_testgentx_or00001 : LUT4
    generic map(
      INIT => X"FEBA"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgentx_terminate_pre_dly(0),
      I1 => BU2_U0_G_TX_txgen_testgentx_start_in_0_348,
      I2 => BU2_U0_G_TX_txgen_testgentx_data_avail_reg(4),
      I3 => BU2_U0_G_TX_txgen_testgenframe_tx_data_avail(0),
      O => BU2_U0_G_TX_txgen_testgentx_or0000
    );
  BU2_U0_rsgen_G_TX_transmit_link_fail_mux0005_59_1 : LUT4
    generic map(
      INIT => X"DD8C"
    )
    port map (
      I0 => BU2_U0_rsgen_G_TX_transmit_link_fail_rs_disable_reg_364,
      I1 => BU2_U0_G_TX_txgen_testgentx_tx_op(4),
      I2 => BU2_U0_rsgen_remote_fail_reg_367,
      I3 => BU2_U0_rsgen_local_fail_reg_365,
      O => BU2_U0_rsgen_G_TX_transmit_link_fail_mux0005(59)
    );
  BU2_U0_rsgen_G_TX_transmit_link_fail_mux0005_60_1 : LUT4
    generic map(
      INIT => X"DD8C"
    )
    port map (
      I0 => BU2_U0_rsgen_G_TX_transmit_link_fail_rs_disable_reg_364,
      I1 => BU2_U0_G_TX_txgen_testgentx_tx_op(3),
      I2 => BU2_U0_rsgen_remote_fail_reg_367,
      I3 => BU2_U0_rsgen_local_fail_reg_365,
      O => BU2_U0_rsgen_G_TX_transmit_link_fail_mux0005(60)
    );
  BU2_U0_rsgen_G_TX_transmit_link_fail_mux0005_56_1 : LUT4
    generic map(
      INIT => X"DD8C"
    )
    port map (
      I0 => BU2_U0_rsgen_G_TX_transmit_link_fail_rs_disable_reg_364,
      I1 => BU2_U0_G_TX_txgen_testgentx_tx_op(7),
      I2 => BU2_U0_rsgen_remote_fail_reg_367,
      I3 => BU2_U0_rsgen_local_fail_reg_365,
      O => BU2_U0_rsgen_G_TX_transmit_link_fail_mux0005(56)
    );
  BU2_U0_rsgen_G_TX_transmit_link_fail_mux0005_28_1 : LUT4
    generic map(
      INIT => X"DD8C"
    )
    port map (
      I0 => BU2_U0_rsgen_G_TX_transmit_link_fail_rs_disable_reg_364,
      I1 => BU2_U0_G_TX_txgen_testgentx_tx_op(35),
      I2 => BU2_U0_rsgen_remote_fail_reg_367,
      I3 => BU2_U0_rsgen_local_fail_reg_365,
      O => BU2_U0_rsgen_G_TX_transmit_link_fail_mux0005(28)
    );
  BU2_U0_rsgen_G_TX_transmit_link_fail_mux0005_27_1 : LUT4
    generic map(
      INIT => X"DD8C"
    )
    port map (
      I0 => BU2_U0_rsgen_G_TX_transmit_link_fail_rs_disable_reg_364,
      I1 => BU2_U0_G_TX_txgen_testgentx_tx_op(36),
      I2 => BU2_U0_rsgen_remote_fail_reg_367,
      I3 => BU2_U0_rsgen_local_fail_reg_365,
      O => BU2_U0_rsgen_G_TX_transmit_link_fail_mux0005(27)
    );
  BU2_U0_rsgen_G_TX_transmit_link_fail_mux0005_24_1 : LUT4
    generic map(
      INIT => X"DD8C"
    )
    port map (
      I0 => BU2_U0_rsgen_G_TX_transmit_link_fail_rs_disable_reg_364,
      I1 => BU2_U0_G_TX_txgen_testgentx_tx_op(39),
      I2 => BU2_U0_rsgen_remote_fail_reg_367,
      I3 => BU2_U0_rsgen_local_fail_reg_365,
      O => BU2_U0_rsgen_G_TX_transmit_link_fail_mux0005(24)
    );
  BU2_U0_G_RX_rxgen_error_detection_and00131 : LUT4
    generic map(
      INIT => X"5554"
    )
    port map (
      I0 => NlwRenamedSig_OI_rx_statistics_valid,
      I1 => NlwRenamedSig_OI_rx_statistics_vector_20_Q,
      I2 => BU2_U0_G_RX_rxgen_error_detection_exceed_vlan_frame_165,
      I3 => BU2_U0_G_RX_rxgen_error_detection_exceed_normal_frame_173,
      O => BU2_U0_G_RX_rxgen_error_detection_and0013
    );
  BU2_U0_G_RX_rxgen_decode_and00231 : LUT4
    generic map(
      INIT => X"1110"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_decode_terminate_flags(0),
      I1 => BU2_U0_G_RX_rxgen_decode_terminate_flag_212,
      I2 => BU2_U0_G_RX_rxgen_decode_crc_bytes_valid(4),
      I3 => BU2_U0_G_RX_rxgen_frame_start_reg2_233,
      O => BU2_U0_G_RX_rxgen_decode_and0023
    );
  BU2_U0_G_RX_rxgen_decode_or00131 : LUT4
    generic map(
      INIT => X"AABA"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_frame_start_reg2_233,
      I1 => BU2_U0_G_RX_rxgen_decode_less_than_2bytes_185,
      I2 => BU2_U0_G_RX_rxgen_decode_data_bytes_valid(7),
      I3 => BU2_U0_G_RX_rxgen_decode_length_match_reg2_183,
      O => BU2_U0_G_RX_rxgen_decode_or0013
    );
  BU2_U0_G_RX_rxgen_decode_and00461 : LUT4
    generic map(
      INIT => X"0004"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_decode_length(3),
      I1 => BU2_U0_G_RX_rxgen_decode_less_than_10bytes_196,
      I2 => BU2_U0_G_RX_rxgen_decode_length(2),
      I3 => BU2_U0_G_RX_rxgen_decode_length(1),
      O => BU2_U0_G_RX_rxgen_decode_and0046
    );
  BU2_U0_G_RX_rxgen_decode_and00221 : LUT4
    generic map(
      INIT => X"5540"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_decode_terminate_flag_212,
      I1 => BU2_U0_G_RX_rxgen_decode_crc_bytes_valid(3),
      I2 => BU2_U0_G_RX_rxgen_decode_crc_bytes_valid(7),
      I3 => BU2_U0_G_RX_rxgen_frame_start_reg2_233,
      O => BU2_U0_G_RX_rxgen_decode_and0022
    );
  BU2_U0_G_RX_rxgen_decode_or00021 : LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_decode_terminate_flags(7),
      I1 => BU2_U0_G_RX_rxgen_decode_terminate_flags(6),
      I2 => BU2_U0_G_RX_rxgen_decode_terminate_flags(5),
      I3 => BU2_U0_G_RX_rxgen_decode_terminate_flags(4),
      O => BU2_U0_G_RX_rxgen_decode_or0002
    );
  BU2_U0_G_RX_rxgen_decode_or00011 : LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_decode_terminate_flags(7),
      I1 => BU2_U0_G_RX_rxgen_decode_terminate_flags(6),
      I2 => BU2_U0_G_RX_rxgen_decode_terminate_flags(3),
      I3 => BU2_U0_G_RX_rxgen_decode_terminate_flags(2),
      O => BU2_U0_G_RX_rxgen_decode_or0001
    );
  BU2_U0_G_RX_rxgen_decode_or00001 : LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_decode_terminate_flags(7),
      I1 => BU2_U0_G_RX_rxgen_decode_terminate_flags(5),
      I2 => BU2_U0_G_RX_rxgen_decode_terminate_flags(3),
      I3 => BU2_U0_G_RX_rxgen_decode_terminate_flags(1),
      O => BU2_U0_G_RX_rxgen_decode_or0000
    );
  BU2_U0_G_RX_rxgen_address_decoding_and00011 : LUT4
    generic map(
      INIT => X"5540"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_decode_terminate_flag_212,
      I1 => BU2_U0_G_RX_rxgen_address_decoding_frame_start_reg3_203,
      I2 => BU2_U0_G_RX_rxgen_address_decoding_type_not_length_209,
      I3 => BU2_U0_G_RX_rxgen_address_decoding_frame_is_type_223,
      O => BU2_U0_G_RX_rxgen_address_decoding_and0001
    );
  BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_rx_good_frame_out1 : LUT4
    generic map(
      INIT => X"A2AA"
    )
    port map (
      I0 => NlwRenamedSig_OI_rx_statistics_vector_0_Q,
      I1 => BU2_U0_G_FLOWCONTROL_flwctrl_rx_enable_reg_360,
      I2 => BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_rx_bad_opcode_int_245,
      I3 => BU2_U0_G_RX_rxgen_add_pause_frame_srl16_228,
      O => BU2_U0_G_FLOWCONTROL_flwctrl_rx_good_frame_comb
    );
  BU2_U0_G_TX_txgen_testgentx_or00041 : LUT4
    generic map(
      INIT => X"FF5D"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgentx_tx_on(0),
      I1 => BU2_U0_G_TX_txgen_testgenio_error_301,
      I2 => BU2_U0_G_TX_txgen_testgentx_enablepreamble_0_Q,
      I3 => BU2_U0_G_TX_txgen_testgentx_terminate(0),
      O => BU2_U0_G_TX_txgen_testgentx_or0004
    );
  BU2_U0_G_TX_txgen_testgenio_counta_mux0000_0_1 : LUT4
    generic map(
      INIT => X"5554"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenio_counta(0),
      I1 => BU2_U0_G_TX_txgen_testgenio_counta_start_val(0),
      I2 => BU2_U0_G_TX_txgen_testgenio_counta(2),
      I3 => BU2_U0_G_TX_txgen_testgenio_counta(1),
      O => BU2_U0_G_TX_txgen_testgenio_counta_mux0000(0)
    );
  BU2_U0_rsgen_G_TX_transmit_link_fail_mux0004_7_1 : LUT4
    generic map(
      INIT => X"FF32"
    )
    port map (
      I0 => BU2_U0_rsgen_local_fail_reg_365,
      I1 => BU2_U0_rsgen_G_TX_transmit_link_fail_rs_disable_reg_364,
      I2 => BU2_U0_rsgen_remote_fail_reg_367,
      I3 => BU2_U0_G_TX_txgen_testgentx_txc(0),
      O => BU2_U0_rsgen_G_TX_transmit_link_fail_mux0004(7)
    );
  BU2_U0_rsgen_G_TX_transmit_link_fail_mux0004_3_1 : LUT4
    generic map(
      INIT => X"FF32"
    )
    port map (
      I0 => BU2_U0_rsgen_local_fail_reg_365,
      I1 => BU2_U0_rsgen_G_TX_transmit_link_fail_rs_disable_reg_364,
      I2 => BU2_U0_rsgen_remote_fail_reg_367,
      I3 => BU2_U0_G_TX_txgen_testgentx_txc(4),
      O => BU2_U0_rsgen_G_TX_transmit_link_fail_mux0004(3)
    );
  BU2_U0_rsgen_G_TX_transmit_link_fail_mux0005_6_1 : LUT4
    generic map(
      INIT => X"FF32"
    )
    port map (
      I0 => BU2_U0_rsgen_local_fail_reg_365,
      I1 => BU2_U0_rsgen_G_TX_transmit_link_fail_rs_disable_reg_364,
      I2 => BU2_U0_rsgen_remote_fail_reg_367,
      I3 => BU2_U0_G_TX_txgen_testgentx_tx_op(57),
      O => BU2_U0_rsgen_G_TX_transmit_link_fail_mux0005(6)
    );
  BU2_U0_rsgen_G_TX_transmit_link_fail_mux0005_61_1 : LUT4
    generic map(
      INIT => X"FF32"
    )
    port map (
      I0 => BU2_U0_rsgen_local_fail_reg_365,
      I1 => BU2_U0_rsgen_G_TX_transmit_link_fail_rs_disable_reg_364,
      I2 => BU2_U0_rsgen_remote_fail_reg_367,
      I3 => BU2_U0_G_TX_txgen_testgentx_tx_op(2),
      O => BU2_U0_rsgen_G_TX_transmit_link_fail_mux0005(61)
    );
  BU2_U0_rsgen_G_TX_transmit_link_fail_mux0005_38_1 : LUT4
    generic map(
      INIT => X"FF32"
    )
    port map (
      I0 => BU2_U0_rsgen_local_fail_reg_365,
      I1 => BU2_U0_rsgen_G_TX_transmit_link_fail_rs_disable_reg_364,
      I2 => BU2_U0_rsgen_remote_fail_reg_367,
      I3 => BU2_U0_G_TX_txgen_testgentx_tx_op(25),
      O => BU2_U0_rsgen_G_TX_transmit_link_fail_mux0005(38)
    );
  BU2_U0_rsgen_G_TX_transmit_link_fail_mux0005_29_1 : LUT4
    generic map(
      INIT => X"FF32"
    )
    port map (
      I0 => BU2_U0_rsgen_local_fail_reg_365,
      I1 => BU2_U0_rsgen_G_TX_transmit_link_fail_rs_disable_reg_364,
      I2 => BU2_U0_rsgen_remote_fail_reg_367,
      I3 => BU2_U0_G_TX_txgen_testgentx_tx_op(34),
      O => BU2_U0_rsgen_G_TX_transmit_link_fail_mux0005(29)
    );
  BU2_U0_G_TX_txgen_testgenio_counta_mux0000_2_1 : LUT3
    generic map(
      INIT => X"A9"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenio_counta(2),
      I1 => BU2_U0_G_TX_txgen_testgenio_counta(1),
      I2 => BU2_U0_G_TX_txgen_testgenio_counta(0),
      O => BU2_U0_G_TX_txgen_testgenio_counta_mux0000(2)
    );
  BU2_U0_G_TX_txgen_testgenio_mux0185_3_1 : LUT3
    generic map(
      INIT => X"9C"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenio_int_start_lane_328,
      I1 => tx_ifg_delay_388(3),
      I2 => BU2_U0_G_TX_txgen_testgenio_Madd_addsub0006_cy_2_Q,
      O => BU2_U0_G_TX_txgen_testgenio_mux0185(3)
    );
  BU2_U0_G_TX_txgen_testgenio_mux0185_1_1 : LUT3
    generic map(
      INIT => X"9C"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenio_int_start_lane_328,
      I1 => tx_ifg_delay_388(1),
      I2 => tx_ifg_delay_388(0),
      O => BU2_U0_G_TX_txgen_testgenio_mux0185(1)
    );
  BU2_U0_G_TX_txgen_testgenio_mux0185_5_1 : LUT3
    generic map(
      INIT => X"9C"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenio_int_start_lane_328,
      I1 => tx_ifg_delay_388(5),
      I2 => BU2_U0_G_TX_txgen_testgenio_Madd_addsub0006_cy_4_Q,
      O => BU2_U0_G_TX_txgen_testgenio_mux0185(5)
    );
  BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_pause_tx_pause_control_i_pause_quanta_mux0000_1_1 : LUT3
    generic map(
      INIT => X"14"
    )
    port map (
      I0 => BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_pause_tx_pause_control_i_count_set_249,
      I1 => BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_pause_tx_pause_control_i_pause_quanta(0),
      I2 => BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_pause_tx_pause_control_i_pause_quanta(1),
      O => BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_pause_tx_pause_control_i_pause_quanta_mux0000(1)
    );
  BU2_U0_G_TX_txgen_testgenio_count_mux0000_1_1 : LUT3
    generic map(
      INIT => X"F6"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenio_count(0),
      I1 => BU2_U0_G_TX_txgen_testgenio_count(1),
      I2 => BU2_U0_G_TX_txgen_testgenio_first_tx_cycle_325,
      O => BU2_U0_G_TX_txgen_testgenio_count_mux0000(1)
    );
  BU2_U0_rsgen_G_RX_detect_link_fail_mux0029_0_1 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => BU2_U0_rsgen_G_RX_detect_link_fail_seq_upper_109,
      I1 => BU2_U0_rsgen_G_RX_detect_link_fail_seq_type_lower(0),
      I2 => BU2_U0_rsgen_G_RX_detect_link_fail_seq_type_upper(0),
      O => BU2_U0_rsgen_G_RX_detect_link_fail_mux0029(0)
    );
  BU2_U0_rsgen_G_RX_detect_link_fail_mux0029_1_1 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => BU2_U0_rsgen_G_RX_detect_link_fail_seq_upper_109,
      I1 => BU2_U0_rsgen_G_RX_detect_link_fail_seq_type_lower(1),
      I2 => BU2_U0_rsgen_G_RX_detect_link_fail_seq_type_upper(1),
      O => BU2_U0_rsgen_G_RX_detect_link_fail_mux0029(1)
    );
  BU2_U0_G_TX_txgen_testgenframe_state_FFd2_In1 : LUT3
    generic map(
      INIT => X"72"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_state_FFd2_157,
      I1 => BU2_U0_G_TX_txgen_testgenframe_state_FFd1_135,
      I2 => BU2_U0_G_TX_txgen_testgenio_int_data_avail(0),
      O => BU2_U0_G_TX_txgen_testgenframe_state_FFd2_In
    );
  BU2_U0_G_RX_rxgen_synchronise_mux0018_0_1 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_synchronise_mux_control_215,
      I1 => BU2_U0_G_RX_rxgen_synchronise_rxd_reg2(0),
      I2 => BU2_U0_G_RX_rxgen_synchronise_rxd_reg3(32),
      O => BU2_U0_G_RX_rxgen_synchronise_mux0018(0)
    );
  BU2_U0_G_RX_rxgen_synchronise_mux0018_2_1 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_synchronise_mux_control_215,
      I1 => BU2_U0_G_RX_rxgen_synchronise_rxd_reg2(2),
      I2 => BU2_U0_G_RX_rxgen_synchronise_rxd_reg3(34),
      O => BU2_U0_G_RX_rxgen_synchronise_mux0018(2)
    );
  BU2_U0_G_RX_rxgen_synchronise_mux0018_1_1 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_synchronise_mux_control_215,
      I1 => BU2_U0_G_RX_rxgen_synchronise_rxd_reg2(1),
      I2 => BU2_U0_G_RX_rxgen_synchronise_rxd_reg3(33),
      O => BU2_U0_G_RX_rxgen_synchronise_mux0018(1)
    );
  BU2_U0_G_RX_rxgen_synchronise_mux0018_3_1 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_synchronise_mux_control_215,
      I1 => BU2_U0_G_RX_rxgen_synchronise_rxd_reg2(3),
      I2 => BU2_U0_G_RX_rxgen_synchronise_rxd_reg3(35),
      O => BU2_U0_G_RX_rxgen_synchronise_mux0018(3)
    );
  BU2_U0_G_RX_rxgen_synchronise_mux0018_4_1 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_synchronise_mux_control_215,
      I1 => BU2_U0_G_RX_rxgen_synchronise_rxd_reg2(4),
      I2 => BU2_U0_G_RX_rxgen_synchronise_rxd_reg3(36),
      O => BU2_U0_G_RX_rxgen_synchronise_mux0018(4)
    );
  BU2_U0_G_RX_rxgen_synchronise_mux0018_5_1 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_synchronise_mux_control_215,
      I1 => BU2_U0_G_RX_rxgen_synchronise_rxd_reg2(5),
      I2 => BU2_U0_G_RX_rxgen_synchronise_rxd_reg3(37),
      O => BU2_U0_G_RX_rxgen_synchronise_mux0018(5)
    );
  BU2_U0_G_RX_rxgen_synchronise_mux0018_6_1 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_synchronise_mux_control_215,
      I1 => BU2_U0_G_RX_rxgen_synchronise_rxd_reg2(6),
      I2 => BU2_U0_G_RX_rxgen_synchronise_rxd_reg3(38),
      O => BU2_U0_G_RX_rxgen_synchronise_mux0018(6)
    );
  BU2_U0_G_RX_rxgen_synchronise_mux0018_7_1 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_synchronise_mux_control_215,
      I1 => BU2_U0_G_RX_rxgen_synchronise_rxd_reg2(7),
      I2 => BU2_U0_G_RX_rxgen_synchronise_rxd_reg3(39),
      O => BU2_U0_G_RX_rxgen_synchronise_mux0018(7)
    );
  BU2_U0_G_RX_rxgen_synchronise_mux0018_9_1 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_synchronise_mux_control_215,
      I1 => BU2_U0_G_RX_rxgen_synchronise_rxd_reg2(9),
      I2 => BU2_U0_G_RX_rxgen_synchronise_rxd_reg3(41),
      O => BU2_U0_G_RX_rxgen_synchronise_mux0018(9)
    );
  BU2_U0_G_RX_rxgen_synchronise_mux0018_8_1 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_synchronise_mux_control_215,
      I1 => BU2_U0_G_RX_rxgen_synchronise_rxd_reg2(8),
      I2 => BU2_U0_G_RX_rxgen_synchronise_rxd_reg3(40),
      O => BU2_U0_G_RX_rxgen_synchronise_mux0018(8)
    );
  BU2_U0_G_RX_rxgen_synchronise_mux0018_10_1 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_synchronise_mux_control_215,
      I1 => BU2_U0_G_RX_rxgen_synchronise_rxd_reg2(10),
      I2 => BU2_U0_G_RX_rxgen_synchronise_rxd_reg3(42),
      O => BU2_U0_G_RX_rxgen_synchronise_mux0018(10)
    );
  BU2_U0_G_RX_rxgen_synchronise_mux0018_11_1 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_synchronise_mux_control_215,
      I1 => BU2_U0_G_RX_rxgen_synchronise_rxd_reg2(11),
      I2 => BU2_U0_G_RX_rxgen_synchronise_rxd_reg3(43),
      O => BU2_U0_G_RX_rxgen_synchronise_mux0018(11)
    );
  BU2_U0_G_RX_rxgen_synchronise_mux0018_12_1 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_synchronise_mux_control_215,
      I1 => BU2_U0_G_RX_rxgen_synchronise_rxd_reg2(12),
      I2 => BU2_U0_G_RX_rxgen_synchronise_rxd_reg3(44),
      O => BU2_U0_G_RX_rxgen_synchronise_mux0018(12)
    );
  BU2_U0_G_RX_rxgen_synchronise_mux0018_13_1 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_synchronise_mux_control_215,
      I1 => BU2_U0_G_RX_rxgen_synchronise_rxd_reg2(13),
      I2 => BU2_U0_G_RX_rxgen_synchronise_rxd_reg3(45),
      O => BU2_U0_G_RX_rxgen_synchronise_mux0018(13)
    );
  BU2_U0_G_RX_rxgen_synchronise_mux0018_14_1 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_synchronise_mux_control_215,
      I1 => BU2_U0_G_RX_rxgen_synchronise_rxd_reg2(14),
      I2 => BU2_U0_G_RX_rxgen_synchronise_rxd_reg3(46),
      O => BU2_U0_G_RX_rxgen_synchronise_mux0018(14)
    );
  BU2_U0_G_RX_rxgen_synchronise_mux0018_15_1 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_synchronise_mux_control_215,
      I1 => BU2_U0_G_RX_rxgen_synchronise_rxd_reg2(15),
      I2 => BU2_U0_G_RX_rxgen_synchronise_rxd_reg3(47),
      O => BU2_U0_G_RX_rxgen_synchronise_mux0018(15)
    );
  BU2_U0_G_RX_rxgen_synchronise_mux0018_16_1 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_synchronise_mux_control_215,
      I1 => BU2_U0_G_RX_rxgen_synchronise_rxd_reg2(16),
      I2 => BU2_U0_G_RX_rxgen_synchronise_rxd_reg3(48),
      O => BU2_U0_G_RX_rxgen_synchronise_mux0018(16)
    );
  BU2_U0_G_RX_rxgen_synchronise_mux0018_19_1 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_synchronise_mux_control_215,
      I1 => BU2_U0_G_RX_rxgen_synchronise_rxd_reg2(19),
      I2 => BU2_U0_G_RX_rxgen_synchronise_rxd_reg3(51),
      O => BU2_U0_G_RX_rxgen_synchronise_mux0018(19)
    );
  BU2_U0_G_RX_rxgen_synchronise_mux0018_17_1 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_synchronise_mux_control_215,
      I1 => BU2_U0_G_RX_rxgen_synchronise_rxd_reg2(17),
      I2 => BU2_U0_G_RX_rxgen_synchronise_rxd_reg3(49),
      O => BU2_U0_G_RX_rxgen_synchronise_mux0018(17)
    );
  BU2_U0_G_RX_rxgen_synchronise_mux0018_18_1 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_synchronise_mux_control_215,
      I1 => BU2_U0_G_RX_rxgen_synchronise_rxd_reg2(18),
      I2 => BU2_U0_G_RX_rxgen_synchronise_rxd_reg3(50),
      O => BU2_U0_G_RX_rxgen_synchronise_mux0018(18)
    );
  BU2_U0_G_RX_rxgen_synchronise_mux0018_20_1 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_synchronise_mux_control_215,
      I1 => BU2_U0_G_RX_rxgen_synchronise_rxd_reg2(20),
      I2 => BU2_U0_G_RX_rxgen_synchronise_rxd_reg3(52),
      O => BU2_U0_G_RX_rxgen_synchronise_mux0018(20)
    );
  BU2_U0_G_RX_rxgen_synchronise_mux0018_21_1 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_synchronise_mux_control_215,
      I1 => BU2_U0_G_RX_rxgen_synchronise_rxd_reg2(21),
      I2 => BU2_U0_G_RX_rxgen_synchronise_rxd_reg3(53),
      O => BU2_U0_G_RX_rxgen_synchronise_mux0018(21)
    );
  BU2_U0_G_RX_rxgen_synchronise_mux0018_22_1 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_synchronise_mux_control_215,
      I1 => BU2_U0_G_RX_rxgen_synchronise_rxd_reg2(22),
      I2 => BU2_U0_G_RX_rxgen_synchronise_rxd_reg3(54),
      O => BU2_U0_G_RX_rxgen_synchronise_mux0018(22)
    );
  BU2_U0_G_RX_rxgen_synchronise_mux0018_23_1 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_synchronise_mux_control_215,
      I1 => BU2_U0_G_RX_rxgen_synchronise_rxd_reg2(23),
      I2 => BU2_U0_G_RX_rxgen_synchronise_rxd_reg3(55),
      O => BU2_U0_G_RX_rxgen_synchronise_mux0018(23)
    );
  BU2_U0_G_RX_rxgen_synchronise_mux0018_24_1 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_synchronise_mux_control_215,
      I1 => BU2_U0_G_RX_rxgen_synchronise_rxd_reg2(24),
      I2 => BU2_U0_G_RX_rxgen_synchronise_rxd_reg3(56),
      O => BU2_U0_G_RX_rxgen_synchronise_mux0018(24)
    );
  BU2_U0_G_RX_rxgen_synchronise_mux0018_25_1 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_synchronise_mux_control_215,
      I1 => BU2_U0_G_RX_rxgen_synchronise_rxd_reg2(25),
      I2 => BU2_U0_G_RX_rxgen_synchronise_rxd_reg3(57),
      O => BU2_U0_G_RX_rxgen_synchronise_mux0018(25)
    );
  BU2_U0_G_RX_rxgen_synchronise_mux0018_28_1 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_synchronise_mux_control_215,
      I1 => BU2_U0_G_RX_rxgen_synchronise_rxd_reg2(28),
      I2 => BU2_U0_G_RX_rxgen_synchronise_rxd_reg3(60),
      O => BU2_U0_G_RX_rxgen_synchronise_mux0018(28)
    );
  BU2_U0_G_RX_rxgen_synchronise_mux0018_26_1 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_synchronise_mux_control_215,
      I1 => BU2_U0_G_RX_rxgen_synchronise_rxd_reg2(26),
      I2 => BU2_U0_G_RX_rxgen_synchronise_rxd_reg3(58),
      O => BU2_U0_G_RX_rxgen_synchronise_mux0018(26)
    );
  BU2_U0_G_RX_rxgen_synchronise_mux0018_27_1 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_synchronise_mux_control_215,
      I1 => BU2_U0_G_RX_rxgen_synchronise_rxd_reg2(27),
      I2 => BU2_U0_G_RX_rxgen_synchronise_rxd_reg3(59),
      O => BU2_U0_G_RX_rxgen_synchronise_mux0018(27)
    );
  BU2_U0_G_RX_rxgen_synchronise_mux0018_29_1 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_synchronise_mux_control_215,
      I1 => BU2_U0_G_RX_rxgen_synchronise_rxd_reg2(29),
      I2 => BU2_U0_G_RX_rxgen_synchronise_rxd_reg3(61),
      O => BU2_U0_G_RX_rxgen_synchronise_mux0018(29)
    );
  BU2_U0_G_RX_rxgen_synchronise_mux0018_30_1 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_synchronise_mux_control_215,
      I1 => BU2_U0_G_RX_rxgen_synchronise_rxd_reg2(30),
      I2 => BU2_U0_G_RX_rxgen_synchronise_rxd_reg3(62),
      O => BU2_U0_G_RX_rxgen_synchronise_mux0018(30)
    );
  BU2_U0_G_RX_rxgen_synchronise_mux0018_31_1 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_synchronise_mux_control_215,
      I1 => BU2_U0_G_RX_rxgen_synchronise_rxd_reg2(31),
      I2 => BU2_U0_G_RX_rxgen_synchronise_rxd_reg3(63),
      O => BU2_U0_G_RX_rxgen_synchronise_mux0018(31)
    );
  BU2_U0_G_RX_rxgen_synchronise_mux0018_32_1 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_synchronise_mux_control_215,
      I1 => BU2_U0_G_RX_rxgen_synchronise_rxd_reg2(32),
      I2 => BU2_U0_G_RX_rxgen_synchronise_rxd_reg2(0),
      O => BU2_U0_G_RX_rxgen_synchronise_mux0018(32)
    );
  BU2_U0_G_RX_rxgen_synchronise_mux0018_33_1 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_synchronise_mux_control_215,
      I1 => BU2_U0_G_RX_rxgen_synchronise_rxd_reg2(33),
      I2 => BU2_U0_G_RX_rxgen_synchronise_rxd_reg2(1),
      O => BU2_U0_G_RX_rxgen_synchronise_mux0018(33)
    );
  BU2_U0_G_RX_rxgen_synchronise_mux0018_34_1 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_synchronise_mux_control_215,
      I1 => BU2_U0_G_RX_rxgen_synchronise_rxd_reg2(34),
      I2 => BU2_U0_G_RX_rxgen_synchronise_rxd_reg2(2),
      O => BU2_U0_G_RX_rxgen_synchronise_mux0018(34)
    );
  BU2_U0_G_RX_rxgen_synchronise_mux0018_35_1 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_synchronise_mux_control_215,
      I1 => BU2_U0_G_RX_rxgen_synchronise_rxd_reg2(35),
      I2 => BU2_U0_G_RX_rxgen_synchronise_rxd_reg2(3),
      O => BU2_U0_G_RX_rxgen_synchronise_mux0018(35)
    );
  BU2_U0_G_RX_rxgen_synchronise_mux0018_37_1 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_synchronise_mux_control_215,
      I1 => BU2_U0_G_RX_rxgen_synchronise_rxd_reg2(37),
      I2 => BU2_U0_G_RX_rxgen_synchronise_rxd_reg2(5),
      O => BU2_U0_G_RX_rxgen_synchronise_mux0018(37)
    );
  BU2_U0_G_RX_rxgen_synchronise_mux0018_36_1 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_synchronise_mux_control_215,
      I1 => BU2_U0_G_RX_rxgen_synchronise_rxd_reg2(36),
      I2 => BU2_U0_G_RX_rxgen_synchronise_rxd_reg2(4),
      O => BU2_U0_G_RX_rxgen_synchronise_mux0018(36)
    );
  BU2_U0_G_RX_rxgen_synchronise_mux0018_38_1 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_synchronise_mux_control_215,
      I1 => BU2_U0_G_RX_rxgen_synchronise_rxd_reg2(38),
      I2 => BU2_U0_G_RX_rxgen_synchronise_rxd_reg2(6),
      O => BU2_U0_G_RX_rxgen_synchronise_mux0018(38)
    );
  BU2_U0_G_RX_rxgen_synchronise_mux0018_39_1 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_synchronise_mux_control_215,
      I1 => BU2_U0_G_RX_rxgen_synchronise_rxd_reg2(39),
      I2 => BU2_U0_G_RX_rxgen_synchronise_rxd_reg2(7),
      O => BU2_U0_G_RX_rxgen_synchronise_mux0018(39)
    );
  BU2_U0_G_RX_rxgen_synchronise_mux0018_40_1 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_synchronise_mux_control_215,
      I1 => BU2_U0_G_RX_rxgen_synchronise_rxd_reg2(40),
      I2 => BU2_U0_G_RX_rxgen_synchronise_rxd_reg2(8),
      O => BU2_U0_G_RX_rxgen_synchronise_mux0018(40)
    );
  BU2_U0_G_RX_rxgen_synchronise_mux0018_41_1 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_synchronise_mux_control_215,
      I1 => BU2_U0_G_RX_rxgen_synchronise_rxd_reg2(41),
      I2 => BU2_U0_G_RX_rxgen_synchronise_rxd_reg2(9),
      O => BU2_U0_G_RX_rxgen_synchronise_mux0018(41)
    );
  BU2_U0_G_RX_rxgen_synchronise_mux0018_42_1 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_synchronise_mux_control_215,
      I1 => BU2_U0_G_RX_rxgen_synchronise_rxd_reg2(42),
      I2 => BU2_U0_G_RX_rxgen_synchronise_rxd_reg2(10),
      O => BU2_U0_G_RX_rxgen_synchronise_mux0018(42)
    );
  BU2_U0_G_RX_rxgen_synchronise_mux0018_44_1 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_synchronise_mux_control_215,
      I1 => BU2_U0_G_RX_rxgen_synchronise_rxd_reg2(44),
      I2 => BU2_U0_G_RX_rxgen_synchronise_rxd_reg2(12),
      O => BU2_U0_G_RX_rxgen_synchronise_mux0018(44)
    );
  BU2_U0_G_RX_rxgen_synchronise_mux0018_43_1 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_synchronise_mux_control_215,
      I1 => BU2_U0_G_RX_rxgen_synchronise_rxd_reg2(43),
      I2 => BU2_U0_G_RX_rxgen_synchronise_rxd_reg2(11),
      O => BU2_U0_G_RX_rxgen_synchronise_mux0018(43)
    );
  BU2_U0_G_RX_rxgen_synchronise_mux0018_45_1 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_synchronise_mux_control_215,
      I1 => BU2_U0_G_RX_rxgen_synchronise_rxd_reg2(45),
      I2 => BU2_U0_G_RX_rxgen_synchronise_rxd_reg2(13),
      O => BU2_U0_G_RX_rxgen_synchronise_mux0018(45)
    );
  BU2_U0_G_RX_rxgen_synchronise_mux0018_46_1 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_synchronise_mux_control_215,
      I1 => BU2_U0_G_RX_rxgen_synchronise_rxd_reg2(46),
      I2 => BU2_U0_G_RX_rxgen_synchronise_rxd_reg2(14),
      O => BU2_U0_G_RX_rxgen_synchronise_mux0018(46)
    );
  BU2_U0_G_RX_rxgen_synchronise_mux0018_47_1 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_synchronise_mux_control_215,
      I1 => BU2_U0_G_RX_rxgen_synchronise_rxd_reg2(47),
      I2 => BU2_U0_G_RX_rxgen_synchronise_rxd_reg2(15),
      O => BU2_U0_G_RX_rxgen_synchronise_mux0018(47)
    );
  BU2_U0_G_RX_rxgen_synchronise_mux0018_48_1 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_synchronise_mux_control_215,
      I1 => BU2_U0_G_RX_rxgen_synchronise_rxd_reg2(48),
      I2 => BU2_U0_G_RX_rxgen_synchronise_rxd_reg2(16),
      O => BU2_U0_G_RX_rxgen_synchronise_mux0018(48)
    );
  BU2_U0_G_RX_rxgen_synchronise_mux0018_49_1 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_synchronise_mux_control_215,
      I1 => BU2_U0_G_RX_rxgen_synchronise_rxd_reg2(49),
      I2 => BU2_U0_G_RX_rxgen_synchronise_rxd_reg2(17),
      O => BU2_U0_G_RX_rxgen_synchronise_mux0018(49)
    );
  BU2_U0_G_RX_rxgen_synchronise_mux0018_50_1 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_synchronise_mux_control_215,
      I1 => BU2_U0_G_RX_rxgen_synchronise_rxd_reg2(50),
      I2 => BU2_U0_G_RX_rxgen_synchronise_rxd_reg2(18),
      O => BU2_U0_G_RX_rxgen_synchronise_mux0018(50)
    );
  BU2_U0_G_RX_rxgen_synchronise_mux0018_51_1 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_synchronise_mux_control_215,
      I1 => BU2_U0_G_RX_rxgen_synchronise_rxd_reg2(51),
      I2 => BU2_U0_G_RX_rxgen_synchronise_rxd_reg2(19),
      O => BU2_U0_G_RX_rxgen_synchronise_mux0018(51)
    );
  BU2_U0_G_RX_rxgen_synchronise_mux0018_52_1 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_synchronise_mux_control_215,
      I1 => BU2_U0_G_RX_rxgen_synchronise_rxd_reg2(52),
      I2 => BU2_U0_G_RX_rxgen_synchronise_rxd_reg2(20),
      O => BU2_U0_G_RX_rxgen_synchronise_mux0018(52)
    );
  BU2_U0_G_RX_rxgen_synchronise_mux0018_54_1 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_synchronise_mux_control_215,
      I1 => BU2_U0_G_RX_rxgen_synchronise_rxd_reg2(54),
      I2 => BU2_U0_G_RX_rxgen_synchronise_rxd_reg2(22),
      O => BU2_U0_G_RX_rxgen_synchronise_mux0018(54)
    );
  BU2_U0_G_RX_rxgen_synchronise_mux0018_53_1 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_synchronise_mux_control_215,
      I1 => BU2_U0_G_RX_rxgen_synchronise_rxd_reg2(53),
      I2 => BU2_U0_G_RX_rxgen_synchronise_rxd_reg2(21),
      O => BU2_U0_G_RX_rxgen_synchronise_mux0018(53)
    );
  BU2_U0_G_RX_rxgen_synchronise_mux0018_55_1 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_synchronise_mux_control_215,
      I1 => BU2_U0_G_RX_rxgen_synchronise_rxd_reg2(55),
      I2 => BU2_U0_G_RX_rxgen_synchronise_rxd_reg2(23),
      O => BU2_U0_G_RX_rxgen_synchronise_mux0018(55)
    );
  BU2_U0_G_RX_rxgen_synchronise_mux0018_56_1 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_synchronise_mux_control_215,
      I1 => BU2_U0_G_RX_rxgen_synchronise_rxd_reg2(56),
      I2 => BU2_U0_G_RX_rxgen_synchronise_rxd_reg2(24),
      O => BU2_U0_G_RX_rxgen_synchronise_mux0018(56)
    );
  BU2_U0_G_RX_rxgen_synchronise_mux0018_57_1 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_synchronise_mux_control_215,
      I1 => BU2_U0_G_RX_rxgen_synchronise_rxd_reg2(57),
      I2 => BU2_U0_G_RX_rxgen_synchronise_rxd_reg2(25),
      O => BU2_U0_G_RX_rxgen_synchronise_mux0018(57)
    );
  BU2_U0_G_RX_rxgen_synchronise_mux0018_58_1 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_synchronise_mux_control_215,
      I1 => BU2_U0_G_RX_rxgen_synchronise_rxd_reg2(58),
      I2 => BU2_U0_G_RX_rxgen_synchronise_rxd_reg2(26),
      O => BU2_U0_G_RX_rxgen_synchronise_mux0018(58)
    );
  BU2_U0_G_RX_rxgen_synchronise_mux0018_59_1 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_synchronise_mux_control_215,
      I1 => BU2_U0_G_RX_rxgen_synchronise_rxd_reg2(59),
      I2 => BU2_U0_G_RX_rxgen_synchronise_rxd_reg2(27),
      O => BU2_U0_G_RX_rxgen_synchronise_mux0018(59)
    );
  BU2_U0_G_RX_rxgen_synchronise_mux0018_61_1 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_synchronise_mux_control_215,
      I1 => BU2_U0_G_RX_rxgen_synchronise_rxd_reg2(61),
      I2 => BU2_U0_G_RX_rxgen_synchronise_rxd_reg2(29),
      O => BU2_U0_G_RX_rxgen_synchronise_mux0018(61)
    );
  BU2_U0_G_RX_rxgen_synchronise_mux0018_60_1 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_synchronise_mux_control_215,
      I1 => BU2_U0_G_RX_rxgen_synchronise_rxd_reg2(60),
      I2 => BU2_U0_G_RX_rxgen_synchronise_rxd_reg2(28),
      O => BU2_U0_G_RX_rxgen_synchronise_mux0018(60)
    );
  BU2_U0_G_RX_rxgen_synchronise_mux0018_63_1 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_synchronise_mux_control_215,
      I1 => BU2_U0_G_RX_rxgen_synchronise_rxd_reg2(63),
      I2 => BU2_U0_G_RX_rxgen_synchronise_rxd_reg2(31),
      O => BU2_U0_G_RX_rxgen_synchronise_mux0018(63)
    );
  BU2_U0_G_RX_rxgen_synchronise_mux0018_62_1 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_synchronise_mux_control_215,
      I1 => BU2_U0_G_RX_rxgen_synchronise_rxd_reg2(62),
      I2 => BU2_U0_G_RX_rxgen_synchronise_rxd_reg2(30),
      O => BU2_U0_G_RX_rxgen_synchronise_mux0018(62)
    );
  BU2_U0_G_RX_rxgen_synchronise_mux0016_0_1 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_synchronise_mux_control_215,
      I1 => BU2_U0_G_RX_rxgen_synchronise_rxc_reg2(0),
      I2 => BU2_U0_G_RX_rxgen_synchronise_rxc_reg3(4),
      O => BU2_U0_G_RX_rxgen_synchronise_mux0016(0)
    );
  BU2_U0_G_RX_rxgen_synchronise_mux0016_1_1 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_synchronise_mux_control_215,
      I1 => BU2_U0_G_RX_rxgen_synchronise_rxc_reg2(1),
      I2 => BU2_U0_G_RX_rxgen_synchronise_rxc_reg3(5),
      O => BU2_U0_G_RX_rxgen_synchronise_mux0016(1)
    );
  BU2_U0_G_RX_rxgen_synchronise_mux0016_2_1 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_synchronise_mux_control_215,
      I1 => BU2_U0_G_RX_rxgen_synchronise_rxc_reg2(2),
      I2 => BU2_U0_G_RX_rxgen_synchronise_rxc_reg3(6),
      O => BU2_U0_G_RX_rxgen_synchronise_mux0016(2)
    );
  BU2_U0_G_RX_rxgen_synchronise_mux0016_3_1 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_synchronise_mux_control_215,
      I1 => BU2_U0_G_RX_rxgen_synchronise_rxc_reg2(3),
      I2 => BU2_U0_G_RX_rxgen_synchronise_rxc_reg3(7),
      O => BU2_U0_G_RX_rxgen_synchronise_mux0016(3)
    );
  BU2_U0_G_RX_rxgen_synchronise_mux0016_4_1 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_synchronise_mux_control_215,
      I1 => BU2_U0_G_RX_rxgen_synchronise_rxc_reg2(4),
      I2 => BU2_U0_G_RX_rxgen_synchronise_rxc_reg2(0),
      O => BU2_U0_G_RX_rxgen_synchronise_mux0016(4)
    );
  BU2_U0_G_RX_rxgen_synchronise_mux0016_5_1 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_synchronise_mux_control_215,
      I1 => BU2_U0_G_RX_rxgen_synchronise_rxc_reg2(5),
      I2 => BU2_U0_G_RX_rxgen_synchronise_rxc_reg2(1),
      O => BU2_U0_G_RX_rxgen_synchronise_mux0016(5)
    );
  BU2_U0_G_RX_rxgen_synchronise_mux0016_7_1 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_synchronise_mux_control_215,
      I1 => BU2_U0_G_RX_rxgen_synchronise_rxc_reg2(7),
      I2 => BU2_U0_G_RX_rxgen_synchronise_rxc_reg2(3),
      O => BU2_U0_G_RX_rxgen_synchronise_mux0016(7)
    );
  BU2_U0_G_RX_rxgen_synchronise_mux0016_6_1 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_synchronise_mux_control_215,
      I1 => BU2_U0_G_RX_rxgen_synchronise_rxc_reg2(6),
      I2 => BU2_U0_G_RX_rxgen_synchronise_rxc_reg2(2),
      O => BU2_U0_G_RX_rxgen_synchronise_mux0016(6)
    );
  BU2_U0_G_TX_txgen_testgentx_int_terminate_pos_1_1 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgentx_start_in_0_348,
      I1 => BU2_U0_G_TX_txgen_testgentx_terminate_pos_reg_reg(5),
      I2 => BU2_U0_G_TX_txgen_testgentx_terminate_pos_reg(1),
      O => BU2_U0_G_TX_txgen_testgentx_int_terminate_pos(1)
    );
  BU2_U0_G_TX_txgen_testgentx_int_terminate_pos_0_1 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgentx_start_in_0_348,
      I1 => BU2_U0_G_TX_txgen_testgentx_terminate_pos_reg_reg(4),
      I2 => BU2_U0_G_TX_txgen_testgentx_terminate_pos_reg(0),
      O => BU2_U0_G_TX_txgen_testgentx_int_terminate_pos(0)
    );
  BU2_U0_G_TX_txgen_testgentx_int_terminate_pos_2_1 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgentx_start_in_0_348,
      I1 => BU2_U0_G_TX_txgen_testgentx_terminate_pos_reg_reg(6),
      I2 => BU2_U0_G_TX_txgen_testgentx_terminate_pos_reg(2),
      O => BU2_U0_G_TX_txgen_testgentx_int_terminate_pos(2)
    );
  BU2_U0_G_TX_txgen_testgentx_int_terminate_pos_3_1 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgentx_start_in_0_348,
      I1 => BU2_U0_G_TX_txgen_testgentx_terminate_pos_reg_reg(7),
      I2 => BU2_U0_G_TX_txgen_testgentx_terminate_pos_reg(3),
      O => BU2_U0_G_TX_txgen_testgentx_int_terminate_pos(3)
    );
  BU2_U0_G_TX_txgen_testgentx_int_terminate_pos_4_1 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgentx_start_in_0_348,
      I1 => BU2_U0_G_TX_txgen_testgentx_terminate_pos_reg(0),
      I2 => BU2_U0_G_TX_txgen_testgentx_terminate_pos_reg(4),
      O => BU2_U0_G_TX_txgen_testgentx_int_terminate_pos(4)
    );
  BU2_U0_G_TX_txgen_testgentx_int_terminate_pos_6_1 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgentx_start_in_0_348,
      I1 => BU2_U0_G_TX_txgen_testgentx_terminate_pos_reg(2),
      I2 => BU2_U0_G_TX_txgen_testgentx_terminate_pos_reg(6),
      O => BU2_U0_G_TX_txgen_testgentx_int_terminate_pos(6)
    );
  BU2_U0_G_TX_txgen_testgentx_int_terminate_pos_5_1 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgentx_start_in_0_348,
      I1 => BU2_U0_G_TX_txgen_testgentx_terminate_pos_reg(1),
      I2 => BU2_U0_G_TX_txgen_testgentx_terminate_pos_reg(5),
      O => BU2_U0_G_TX_txgen_testgentx_int_terminate_pos(5)
    );
  BU2_U0_G_TX_txgen_testgentx_int_terminate_pos_7_1 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgentx_start_in_0_348,
      I1 => BU2_U0_G_TX_txgen_testgentx_terminate_pos_reg(3),
      I2 => BU2_U0_G_TX_txgen_testgentx_terminate_pos_reg(7),
      O => BU2_U0_G_TX_txgen_testgentx_int_terminate_pos(7)
    );
  BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_pause_rx_pause_control_i_or00001 : LUT3
    generic map(
      INIT => X"FE"
    )
    port map (
      I0 => BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_pause_rx_pause_control_i_good_frame_in2_112,
      I1 => BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_pause_rx_pause_control_i_good_frame_in1_114,
      I2 => BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_pause_rx_pause_control_i_good_frame_in3_111,
      O => BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_pause_rx_pause_control_i_or0000
    );
  BU2_U0_G_TX_txgen_testgenframe_mux00661 : LUT3
    generic map(
      INIT => X"D5"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_state_FFd2_157,
      I1 => BU2_U0_G_TX_txgen_testgenframe_state_FFd1_135,
      I2 => BU2_U0_G_TX_txgen_testgenframe_idle_state_147,
      O => BU2_U0_G_TX_txgen_testgenframe_mux0066
    );
  BU2_U0_G_RX_rxgen_error_detection_or00011 : LUT3
    generic map(
      INIT => X"FE"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_decode_length_match_reg2_183,
      I1 => BU2_U0_G_RX_rxgen_error_detection_frame_complete_166,
      I2 => BU2_U0_G_RX_rxgen_error_detection_frame_complete_ext1_168,
      O => BU2_U0_G_RX_rxgen_error_detection_or0001
    );
  BU2_U0_G_RX_rxgen_decode_and00481 : LUT3
    generic map(
      INIT => X"02"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_decode_rx_errors_stage1(1),
      I1 => BU2_U0_G_RX_rxgen_decode_terminate_flags(0),
      I2 => BU2_U0_G_RX_rxgen_decode_terminate_flag_212,
      O => BU2_U0_G_RX_rxgen_decode_and0048
    );
  BU2_U0_G_RX_rxgen_decode_and00441 : LUT3
    generic map(
      INIT => X"32"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_decode_full_bytes_valid(7),
      I1 => BU2_U0_G_RX_rxgen_decode_terminate_flag_212,
      I2 => BU2_U0_G_RX_rxgen_frame_start_reg2_233,
      O => BU2_U0_G_RX_rxgen_decode_and0044
    );
  BU2_U0_G_RX_rxgen_decode_mux01081 : LUT3
    generic map(
      INIT => X"FB"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_decode_terminate_control(0),
      I1 => BU2_U0_G_RX_rxgen_decode_terminate_flag_212,
      I2 => BU2_U0_G_RX_rxgen_decode_stop_wrap_around_198,
      O => BU2_U0_G_RX_rxgen_decode_mux0108
    );
  BU2_U0_G_RX_rxgen_decode_mux01101 : LUT3
    generic map(
      INIT => X"FB"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_decode_terminate_control(1),
      I1 => BU2_U0_G_RX_rxgen_decode_terminate_flag_212,
      I2 => BU2_U0_G_RX_rxgen_decode_stop_wrap_around_198,
      O => BU2_U0_G_RX_rxgen_decode_mux0110
    );
  BU2_U0_G_RX_rxgen_decode_mux01121 : LUT3
    generic map(
      INIT => X"FB"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_decode_terminate_control(2),
      I1 => BU2_U0_G_RX_rxgen_decode_terminate_flag_212,
      I2 => BU2_U0_G_RX_rxgen_decode_stop_wrap_around_198,
      O => BU2_U0_G_RX_rxgen_decode_mux0112
    );
  BU2_U0_G_RX_rxgen_decode_or00041 : LUT3
    generic map(
      INIT => X"FE"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_decode_terminate_flags(6),
      I1 => BU2_U0_G_RX_rxgen_decode_terminate_flags(7),
      I2 => BU2_U0_G_RX_rxgen_decode_terminate_flags(5),
      O => BU2_U0_G_RX_rxgen_decode_or0004
    );
  BU2_U0_G_RX_rxgen_decode_and00431 : LUT3
    generic map(
      INIT => X"01"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_decode_terminate_flags(2),
      I1 => BU2_U0_G_RX_rxgen_decode_terminate_flags(1),
      I2 => BU2_U0_G_RX_rxgen_decode_terminate_flags(0),
      O => BU2_U0_G_RX_rxgen_decode_and0043
    );
  BU2_U0_G_RX_rxgen_decode_and00181 : LUT3
    generic map(
      INIT => X"01"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_decode_terminate_flags(6),
      I1 => BU2_U0_G_RX_rxgen_decode_terminate_flags(5),
      I2 => BU2_U0_G_RX_rxgen_decode_terminate_flags(4),
      O => BU2_U0_G_RX_rxgen_decode_and0018
    );
  BU2_U0_G_RX_rxgen_decode_or00031 : LUT3
    generic map(
      INIT => X"F2"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_decode_frame_197,
      I1 => BU2_U0_G_RX_rxgen_decode_terminate_flag_212,
      I2 => BU2_U0_G_RX_rxgen_decode_start_flag_243,
      O => BU2_U0_G_RX_rxgen_decode_or0003
    );
  BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_rx_pause_req1 : LUT3
    generic map(
      INIT => X"80"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_add_pause_frame_srl16_228,
      I1 => BU2_U0_G_FLOWCONTROL_flwctrl_rx_enable_reg_360,
      I2 => BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_rx_pause_req_int_246,
      O => BU2_U0_G_FLOWCONTROL_flwctrl_pause_req_local
    );
  BU2_U0_G_TX_txgen_testgenio_and00001 : LUT3
    generic map(
      INIT => X"20"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenio_tx_state_FFd3_269,
      I1 => BU2_U0_G_TX_txgen_testgenio_tx_state_FFd2_267,
      I2 => BU2_U0_G_TX_txgen_testgenio_max_pkt_len_reached_311,
      O => BU2_U0_G_TX_txgen_testgenio_and0000
    );
  BU2_U0_G_FLOWCONTROL_flwctrl_tx_data_count_mux0000_1_1 : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => BU2_U0_G_FLOWCONTROL_flwctrl_tx_data_count(1),
      I1 => BU2_U0_G_FLOWCONTROL_flwctrl_tx_data_count(0),
      O => BU2_U0_G_FLOWCONTROL_flwctrl_tx_data_count_mux0000(1)
    );
  BU2_U0_G_TX_txgen_testgenio_mux0185_0_1 : LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenio_int_start_lane_328,
      I1 => tx_ifg_delay_388(0),
      O => BU2_U0_G_TX_txgen_testgenio_mux0185(0)
    );
  BU2_U0_G_TX_txgen_testgenframe_and00151 : LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_da7_136,
      I1 => BU2_U0_G_TX_txgen_testgenframe_data_avail_pipe_1_0_144,
      O => BU2_U0_G_TX_txgen_testgenframe_pos(0)
    );
  BU2_U0_G_TX_txgen_testgenframe_and00141 : LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_data_avail_pipe_1_0_144,
      I1 => BU2_U0_G_TX_txgen_testgenframe_data_avail_pipe_1_1_143,
      O => BU2_U0_G_TX_txgen_testgenframe_pos(1)
    );
  BU2_U0_G_TX_txgen_testgenframe_and00131 : LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_data_avail_pipe_1_1_143,
      I1 => BU2_U0_G_TX_txgen_testgenframe_data_avail_pipe_1_2_142,
      O => BU2_U0_G_TX_txgen_testgenframe_pos(2)
    );
  BU2_U0_G_TX_txgen_testgenframe_and00121 : LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_data_avail_pipe_1_2_142,
      I1 => BU2_U0_G_TX_txgen_testgenframe_data_avail_pipe_1_3_141,
      O => BU2_U0_G_TX_txgen_testgenframe_pos(3)
    );
  BU2_U0_G_TX_txgen_testgenframe_and00111 : LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_data_avail_pipe_1_3_141,
      I1 => BU2_U0_G_TX_txgen_testgenframe_data_avail_pipe_1_4_140,
      O => BU2_U0_G_TX_txgen_testgenframe_pos(4)
    );
  BU2_U0_G_TX_txgen_testgenframe_and00101 : LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_data_avail_pipe_1_4_140,
      I1 => BU2_U0_G_TX_txgen_testgenframe_data_avail_pipe_1_5_139,
      O => BU2_U0_G_TX_txgen_testgenframe_pos(5)
    );
  BU2_U0_G_TX_txgen_testgenframe_and00091 : LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_data_avail_pipe_1_5_139,
      I1 => BU2_U0_G_TX_txgen_testgenframe_data_avail_pipe_1_6_138,
      O => BU2_U0_G_TX_txgen_testgenframe_pos(6)
    );
  BU2_U0_G_TX_txgen_testgenframe_and00081 : LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_data_avail_pipe_1_6_138,
      I1 => BU2_U0_G_TX_txgen_testgenframe_data_avail_pipe_1_7_137,
      O => BU2_U0_G_TX_txgen_testgenframe_pos(7)
    );
  BU2_U0_G_RX_rxgen_error_detection_and00191 : LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_address_decoding_control_enable_225,
      I1 => BU2_U0_G_RX_rxgen_error_detection_terminate_reg1(0),
      O => BU2_U0_G_RX_rxgen_error_detection_and0019
    );
  BU2_U0_G_RX_rxgen_error_detection_or00001 : LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_error_detection_frame_complete_166,
      I1 => BU2_U0_G_RX_rxgen_decode_length_match_reg2_183,
      O => BU2_U0_G_RX_rxgen_error_detection_or0000
    );
  BU2_U0_G_RX_rxgen_decode_and00471 : LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_decode_rx_errors_stage1(0),
      I1 => BU2_U0_G_RX_rxgen_decode_terminate_flag_212,
      O => BU2_U0_G_RX_rxgen_decode_and0047
    );
  BU2_U0_G_RX_rxgen_decode_or00051 : LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_decode_terminate_flags(7),
      I1 => BU2_U0_G_RX_rxgen_decode_terminate_flags(6),
      O => BU2_U0_G_RX_rxgen_decode_or0005
    );
  BU2_U0_G_RX_rxgen_decode_and00401 : LUT2
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_decode_terminate_flags(0),
      I1 => BU2_U0_G_RX_rxgen_decode_terminate_flags(1),
      O => BU2_U0_G_RX_rxgen_decode_and0040
    );
  BU2_U0_G_RX_rxgen_decode_and00171 : LUT2
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_decode_terminate_flags(4),
      I1 => BU2_U0_G_RX_rxgen_decode_terminate_flags(5),
      O => BU2_U0_G_RX_rxgen_decode_and0017
    );
  BU2_U0_G_RX_rxgen_decode_and00051 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_decode_stage1_195,
      I1 => BU2_U0_G_RX_rxgen_decode_stage2_178,
      O => BU2_U0_G_RX_rxgen_decode_and0005
    );
  BU2_U0_G_RX_rxgen_decode_and00041 : LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_decode_full_bytes_valid(3),
      I1 => BU2_U0_G_RX_rxgen_decode_full_bytes_valid(7),
      O => BU2_U0_G_RX_rxgen_decode_and0004
    );
  BU2_U0_G_TX_txgen_testgenio_count_mux0000_0_1 : LUT2
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenio_first_tx_cycle_325,
      I1 => BU2_U0_G_TX_txgen_testgenio_count(0),
      O => BU2_U0_G_TX_txgen_testgenio_count_mux0000(0)
    );
  BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_pause_tx_pause_control_i_pause_quanta_mux0000_0_1 : LUT2
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_pause_tx_pause_control_i_count_set_249,
      I1 => BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_pause_tx_pause_control_i_pause_quanta(0),
      O => BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_pause_tx_pause_control_i_pause_quanta_mux0000(0)
    );
  BU2_U0_G_TX_txgen_testgenio_mux01721 : LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_tx_en_reg_358,
      I1 => BU2_U0_G_TX_txgen_testgenio_first_tx_cycle_325,
      O => BU2_U0_G_TX_txgen_testgenio_mux0172
    );
  BU2_U0_G_TX_txgen_testgentx_or00171 : LUT2
    generic map(
      INIT => X"D"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgentx_tx_on(7),
      I1 => BU2_U0_G_TX_txgen_testgentx_terminate(7),
      O => BU2_U0_G_TX_txgen_testgentx_or0017
    );
  BU2_U0_G_TX_txgen_testgentx_or00161 : LUT2
    generic map(
      INIT => X"D"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgentx_tx_on(6),
      I1 => BU2_U0_G_TX_txgen_testgentx_terminate(6),
      O => BU2_U0_G_TX_txgen_testgentx_or0016
    );
  BU2_U0_G_TX_txgen_testgentx_or00151 : LUT2
    generic map(
      INIT => X"D"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgentx_tx_on(5),
      I1 => BU2_U0_G_TX_txgen_testgentx_terminate(5),
      O => BU2_U0_G_TX_txgen_testgentx_or0015
    );
  BU2_U0_G_TX_txgen_testgentx_or00131 : LUT2
    generic map(
      INIT => X"D"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgentx_tx_on(4),
      I1 => BU2_U0_G_TX_txgen_testgentx_terminate(4),
      O => BU2_U0_G_TX_txgen_testgentx_or0013
    );
  BU2_U0_G_TX_txgen_testgentx_or00081 : LUT2
    generic map(
      INIT => X"D"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgentx_tx_on(2),
      I1 => BU2_U0_G_TX_txgen_testgentx_terminate(2),
      O => BU2_U0_G_TX_txgen_testgentx_or0008
    );
  BU2_U0_G_TX_txgen_testgentx_or00101 : LUT2
    generic map(
      INIT => X"D"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgentx_tx_on(3),
      I1 => BU2_U0_G_TX_txgen_testgentx_terminate(3),
      O => BU2_U0_G_TX_txgen_testgentx_or0010
    );
  BU2_U0_G_TX_txgen_srl_preamble_en_comb1 : LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_srl_preamble_en_reg_350,
      I1 => BU2_U0_G_TX_txgen_srl_preamble_en_351,
      O => BU2_U0_G_TX_txgen_srl_preamble_en_comb
    );
  BU2_U0_G_TX_txgen_testgentx_or00061 : LUT2
    generic map(
      INIT => X"D"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgentx_tx_on(1),
      I1 => BU2_U0_G_TX_txgen_testgentx_terminate(1),
      O => BU2_U0_G_TX_txgen_testgentx_or0006
    );
  BU2_U0_G_RX_rxgen_synchronise_or0001229 : LUT3
    generic map(
      INIT => X"02"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_synchronise_or0001_map2127,
      I1 => xgmii_rxd_395(6),
      I2 => xgmii_rxd_395(5),
      O => BU2_U0_G_RX_rxgen_synchronise_or0001
    );
  BU2_U0_G_RX_rxgen_synchronise_or0001187 : LUT4
    generic map(
      INIT => X"8000"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_synchronise_or0001_map2081,
      I1 => BU2_U0_G_RX_rxgen_synchronise_or0001_map2086,
      I2 => BU2_U0_G_RX_rxgen_synchronise_or0001_map2097,
      I3 => BU2_U0_G_RX_rxgen_synchronise_or0001_map2124,
      O => BU2_U0_G_RX_rxgen_synchronise_or0001_map2125
    );
  BU2_U0_G_RX_rxgen_synchronise_or0001159 : LUT4
    generic map(
      INIT => X"0004"
    )
    port map (
      I0 => xgmii_rxd_395(23),
      I1 => xgmii_rxd_395(24),
      I2 => xgmii_rxd_395(22),
      I3 => xgmii_rxd_395(21),
      O => BU2_U0_G_RX_rxgen_synchronise_or0001_map2122
    );
  BU2_U0_G_RX_rxgen_synchronise_or0001147 : LUT4
    generic map(
      INIT => X"0008"
    )
    port map (
      I0 => xgmii_rxd_395(26),
      I1 => xgmii_rxd_395(25),
      I2 => xgmii_rxd_395(28),
      I3 => xgmii_rxd_395(27),
      O => BU2_U0_G_RX_rxgen_synchronise_or0001_map2116
    );
  BU2_U0_G_RX_rxgen_synchronise_or0001128 : LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      I0 => xgmii_rxd_395(3),
      I1 => xgmii_rxd_395(31),
      I2 => xgmii_rxd_395(30),
      I3 => xgmii_rxd_395(29),
      O => BU2_U0_G_RX_rxgen_synchronise_or0001_map2110
    );
  BU2_U0_G_RX_rxgen_synchronise_or000183 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_synchronise_or0001_map2093,
      I1 => BU2_U0_G_RX_rxgen_synchronise_or0001_map2096,
      O => BU2_U0_G_RX_rxgen_synchronise_or0001_map2097
    );
  BU2_U0_G_RX_rxgen_synchronise_or000182 : LUT4
    generic map(
      INIT => X"8000"
    )
    port map (
      I0 => xgmii_rxd_395(0),
      I1 => xgmii_rxc_396(3),
      I2 => xgmii_rxc_396(2),
      I3 => xgmii_rxc_396(1),
      O => BU2_U0_G_RX_rxgen_synchronise_or0001_map2096
    );
  BU2_U0_G_RX_rxgen_synchronise_or000177 : LUT4
    generic map(
      INIT => X"0004"
    )
    port map (
      I0 => xgmii_rxd_395(13),
      I1 => xgmii_rxd_395(10),
      I2 => xgmii_rxd_395(12),
      I3 => xgmii_rxd_395(11),
      O => BU2_U0_G_RX_rxgen_synchronise_or0001_map2093
    );
  BU2_U0_G_RX_rxgen_synchronise_or000155 : LUT4
    generic map(
      INIT => X"0008"
    )
    port map (
      I0 => xgmii_rxd_395(17),
      I1 => xgmii_rxd_395(16),
      I2 => xgmii_rxd_395(15),
      I3 => xgmii_rxd_395(14),
      O => BU2_U0_G_RX_rxgen_synchronise_or0001_map2086
    );
  BU2_U0_G_RX_rxgen_synchronise_or000146 : LUT4
    generic map(
      INIT => X"0008"
    )
    port map (
      I0 => xgmii_rxd_395(1),
      I1 => xgmii_rxd_395(18),
      I2 => xgmii_rxd_395(20),
      I3 => xgmii_rxd_395(19),
      O => BU2_U0_G_RX_rxgen_synchronise_or0001_map2081
    );
  BU2_U0_G_RX_rxgen_synchronise_or000125 : LUT4
    generic map(
      INIT => X"0080"
    )
    port map (
      I0 => xgmii_rxd_395(7),
      I1 => xgmii_rxd_395(4),
      I2 => xgmii_rxd_395(3),
      I3 => xgmii_rxd_395(1),
      O => BU2_U0_G_RX_rxgen_synchronise_or0001_map2075
    );
  BU2_U0_G_RX_rxgen_synchronise_or000117 : LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      I0 => xgmii_rxd_395(0),
      I1 => xgmii_rxc_396(3),
      I2 => xgmii_rxc_396(2),
      I3 => xgmii_rxc_396(1),
      O => BU2_U0_G_RX_rxgen_synchronise_or0001_map2071
    );
  BU2_U0_rsgen_G_RX_detect_link_fail_and000975 : LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      I0 => xgmii_rxd_395(27),
      I1 => xgmii_rxd_395(26),
      I2 => xgmii_rxd_395(23),
      I3 => xgmii_rxd_395(22),
      O => BU2_U0_rsgen_G_RX_detect_link_fail_and0009_map2058
    );
  BU2_U0_rsgen_G_RX_detect_link_fail_and000962 : LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      I0 => xgmii_rxd_395(31),
      I1 => xgmii_rxd_395(30),
      I2 => xgmii_rxd_395(29),
      I3 => xgmii_rxd_395(28),
      O => BU2_U0_rsgen_G_RX_detect_link_fail_and0009_map2051
    );
  BU2_U0_rsgen_G_RX_detect_link_fail_and000935 : LUT4
    generic map(
      INIT => X"0110"
    )
    port map (
      I0 => xgmii_rxd_395(17),
      I1 => xgmii_rxd_395(16),
      I2 => xgmii_rxd_395(24),
      I3 => xgmii_rxd_395(25),
      O => BU2_U0_rsgen_G_RX_detect_link_fail_and0009_map2043
    );
  BU2_U0_rsgen_G_RX_detect_link_fail_and000575 : LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      I0 => xgmii_rxd_395(59),
      I1 => xgmii_rxd_395(58),
      I2 => xgmii_rxd_395(55),
      I3 => xgmii_rxd_395(54),
      O => BU2_U0_rsgen_G_RX_detect_link_fail_and0005_map2025
    );
  BU2_U0_rsgen_G_RX_detect_link_fail_and000562 : LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      I0 => xgmii_rxd_395(63),
      I1 => xgmii_rxd_395(62),
      I2 => xgmii_rxd_395(61),
      I3 => xgmii_rxd_395(60),
      O => BU2_U0_rsgen_G_RX_detect_link_fail_and0005_map2018
    );
  BU2_U0_rsgen_G_RX_detect_link_fail_and000535 : LUT4
    generic map(
      INIT => X"0110"
    )
    port map (
      I0 => xgmii_rxd_395(49),
      I1 => xgmii_rxd_395(48),
      I2 => xgmii_rxd_395(56),
      I3 => xgmii_rxd_395(57),
      O => BU2_U0_rsgen_G_RX_detect_link_fail_and0005_map2010
    );
  BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_pause_tx_pause_control_i_cmp_eq000062 : LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      I0 => BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_pause_rx_pause_control_i_pause_value_to_tx(11),
      I1 => BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_pause_rx_pause_control_i_pause_value_to_tx(10),
      I2 => BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_pause_rx_pause_control_i_pause_value_to_tx(9),
      I3 => BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_pause_rx_pause_control_i_pause_value_to_tx(8),
      O => BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_pause_tx_pause_control_i_cmp_eq0000_map1992
    );
  BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_pause_tx_pause_control_i_cmp_eq000049 : LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      I0 => BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_pause_rx_pause_control_i_pause_value_to_tx(15),
      I1 => BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_pause_rx_pause_control_i_pause_value_to_tx(14),
      I2 => BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_pause_rx_pause_control_i_pause_value_to_tx(13),
      I3 => BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_pause_rx_pause_control_i_pause_value_to_tx(12),
      O => BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_pause_tx_pause_control_i_cmp_eq0000_map1985
    );
  BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_pause_tx_pause_control_i_cmp_eq000025 : LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      I0 => BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_pause_rx_pause_control_i_pause_value_to_tx(3),
      I1 => BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_pause_rx_pause_control_i_pause_value_to_tx(2),
      I2 => BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_pause_rx_pause_control_i_pause_value_to_tx(1),
      I3 => BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_pause_rx_pause_control_i_pause_value_to_tx(0),
      O => BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_pause_tx_pause_control_i_cmp_eq0000_map1977
    );
  BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_pause_tx_pause_control_i_cmp_eq000012 : LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      I0 => BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_pause_rx_pause_control_i_pause_value_to_tx(7),
      I1 => BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_pause_rx_pause_control_i_pause_value_to_tx(6),
      I2 => BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_pause_rx_pause_control_i_pause_value_to_tx(5),
      I3 => BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_pause_rx_pause_control_i_pause_value_to_tx(4),
      O => BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_pause_tx_pause_control_i_cmp_eq0000_map1970
    );
  BU2_U0_G_TX_txgen_testgenio_ifg_ext_count_0_and00011 : LUT4
    generic map(
      INIT => X"2228"
    )
    port map (
      I0 => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_1_368,
      I1 => BU2_U0_G_TX_txgen_testgenio_int_ifg_delay_lane(1),
      I2 => BU2_U0_G_TX_txgen_testgenio_and0013,
      I3 => BU2_U0_G_TX_txgen_testgenio_ext_col2,
      O => BU2_U0_G_TX_txgen_testgenio_ifg_ext_count_0_and0001
    );
  BU2_U0_G_TX_txgen_testgenio_ifg_ext_count_0_and00001 : LUT4
    generic map(
      INIT => X"8882"
    )
    port map (
      I0 => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_1_368,
      I1 => BU2_U0_G_TX_txgen_testgenio_int_ifg_delay_lane(1),
      I2 => BU2_U0_G_TX_txgen_testgenio_and0013,
      I3 => BU2_U0_G_TX_txgen_testgenio_ext_col2,
      O => BU2_U0_G_TX_txgen_testgenio_ifg_ext_count_0_and0000
    );
  BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_rx_bad_opcode1 : LUT3
    generic map(
      INIT => X"80"
    )
    port map (
      I0 => NlwRenamedSig_OI_rx_statistics_vector_0_Q,
      I1 => NlwRenamedSig_OI_rx_statistics_vector_19_Q,
      I2 => BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_rx_bad_opcode_int_245,
      O => rx_statistics_vector(27)
    );
  BU2_U0_G_TX_txgen_testgenio_Madd_addsub0006_cy_4_11 : LUT3
    generic map(
      INIT => X"80"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenio_Madd_addsub0006_cy_2_Q,
      I1 => tx_ifg_delay_388(3),
      I2 => tx_ifg_delay_388(4),
      O => BU2_U0_G_TX_txgen_testgenio_Madd_addsub0006_cy_4_Q
    );
  BU2_U0_G_TX_txgen_testgenio_Madd_addsub0006_cy_2_11 : LUT3
    generic map(
      INIT => X"80"
    )
    port map (
      I0 => tx_ifg_delay_388(0),
      I1 => tx_ifg_delay_388(1),
      I2 => tx_ifg_delay_388(2),
      O => BU2_U0_G_TX_txgen_testgenio_Madd_addsub0006_cy_2_Q
    );
  BU2_U0_G_TX_txgen_testgenio_tx_success1 : LUT3
    generic map(
      INIT => X"02"
    )
    port map (
      I0 => NlwRenamedSig_OI_tx_statistics_valid,
      I1 => BU2_U0_G_TX_txgen_testgenio_tx_error_343,
      I2 => NlwRenamedSig_OI_tx_statistics_vector_3_Q,
      O => tx_statistics_vector(0)
    );
  BU2_U0_G_RX_rxgen_error_detection_crc_error1 : LUT2
    generic map(
      INIT => X"D"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_exceed_18bytes_srl16_232,
      I1 => BU2_U0_G_RX_rxgen_error_detection_fcs_error_169,
      O => rx_statistics_vector(2)
    );
  BU2_U0_G_TX_txgen_testgenio_ifg_ext_count_1_and00011 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_1_368,
      I1 => BU2_U0_G_TX_txgen_testgenio_and0013_mmx_out5,
      O => BU2_U0_G_TX_txgen_testgenio_ifg_ext_count_1_and0001
    );
  BU2_U0_G_TX_txgen_testgenio_ifg_ext_count_2_and00011 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_1_368,
      I1 => BU2_U0_G_TX_txgen_testgenio_and0013_mmx_out4_90,
      O => BU2_U0_G_TX_txgen_testgenio_ifg_ext_count_2_and0001
    );
  BU2_U0_G_TX_txgen_testgenio_ifg_ext_count_1_and00001 : LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_1_368,
      I1 => BU2_U0_G_TX_txgen_testgenio_and0013_mmx_out5,
      O => BU2_U0_G_TX_txgen_testgenio_ifg_ext_count_1_and0000
    );
  BU2_U0_G_TX_txgen_testgenio_ifg_ext_count_3_and00011 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_1_368,
      I1 => BU2_U0_G_TX_txgen_testgenio_and0013_mmx_out2_91,
      O => BU2_U0_G_TX_txgen_testgenio_ifg_ext_count_3_and0001
    );
  BU2_U0_G_TX_txgen_testgenio_ifg_ext_count_2_and00001 : LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_1_368,
      I1 => BU2_U0_G_TX_txgen_testgenio_and0013_mmx_out4_90,
      O => BU2_U0_G_TX_txgen_testgenio_ifg_ext_count_2_and0000
    );
  BU2_U0_G_TX_txgen_testgenio_ifg_ext_count_3_and00001 : LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_1_368,
      I1 => BU2_U0_G_TX_txgen_testgenio_and0013_mmx_out2_91,
      O => BU2_U0_G_TX_txgen_testgenio_ifg_ext_count_3_and0000
    );
  BU2_U0_G_TX_txgen_testgenio_ifg_ext_count_4_and00011 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_1_368,
      I1 => BU2_U0_G_TX_txgen_testgenio_and0013_mmx_out1_92,
      O => BU2_U0_G_TX_txgen_testgenio_ifg_ext_count_4_and0001
    );
  BU2_U0_G_TX_txgen_testgenio_ifg_ext_count_4_and00001 : LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_1_368,
      I1 => BU2_U0_G_TX_txgen_testgenio_and0013_mmx_out1_92,
      O => BU2_U0_G_TX_txgen_testgenio_ifg_ext_count_4_and0000
    );
  BU2_U0_G_TX_txgen_testgenio_ifg_ext_count_5_and00011 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_1_368,
      I1 => BU2_U0_G_TX_txgen_testgenio_and0013_mmx_out_93,
      O => BU2_U0_G_TX_txgen_testgenio_ifg_ext_count_5_and0001
    );
  BU2_U0_G_TX_txgen_testgenio_ifg_ext_count_5_and00001 : LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_1_368,
      I1 => BU2_U0_G_TX_txgen_testgenio_and0013_mmx_out_93,
      O => BU2_U0_G_TX_txgen_testgenio_ifg_ext_count_5_and0000
    );
  BU2_U0_G_TX_txgen_testgenio_ifg_ext_count_6_and00001 : LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_1_368,
      I1 => BU2_U0_G_TX_txgen_testgenio_and0013_mmx_out3_94,
      O => BU2_U0_G_TX_txgen_testgenio_ifg_ext_count_6_and0000
    );
  BU2_U0_G_TX_txgen_testgenio_ifg_ext_count_6_and00011 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_1_368,
      I1 => BU2_U0_G_TX_txgen_testgenio_and0013_mmx_out3_94,
      O => BU2_U0_G_TX_txgen_testgenio_ifg_ext_count_6_and0001
    );
  BU2_U0_G_FLOWCONTROL_flwctrl_tx_start_en1 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => tx_start,
      I1 => configuration_vector_392(56),
      O => BU2_U0_G_FLOWCONTROL_flwctrl_tx_start_en
    );
  BU2_U0_G_FLOWCONTROL_flwctrl_and00001 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => pause_req,
      I1 => configuration_vector_392(56),
      O => BU2_U0_G_FLOWCONTROL_flwctrl_and0000
    );
  BU2_U0_int_tx_rst_asynch1 : LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => reset,
      I1 => configuration_vector_392(59),
      O => BU2_U0_int_tx_rst_asynch
    );
  BU2_U0_int_flow_ctrl_rx_rst_asynch1 : LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => reset,
      I1 => configuration_vector_392(63),
      O => BU2_U0_int_flow_ctrl_rx_rst_asynch
    );
  BU2_U0_int_rx_rst_asynch1 : LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => reset,
      I1 => configuration_vector_392(52),
      O => BU2_U0_int_rx_rst_asynch
    );
  BU2_U0_rsgen_G_RX_detect_link_fail_and0010_wg_cy_4_Q : MUXCY
    port map (
      CI => BU2_U0_rsgen_G_RX_detect_link_fail_and0010_wg_cy(3),
      DI => BU2_host_rd_data(0),
      S => BU2_N30,
      O => BU2_U0_rsgen_G_RX_detect_link_fail_and0010_wg_cy(4)
    );
  BU2_U0_rsgen_G_RX_detect_link_fail_and0010_wg_lut_4_Q : LUT4
    generic map(
      INIT => X"0004"
    )
    port map (
      I0 => xgmii_rxc_396(2),
      I1 => xgmii_rxc_396(0),
      I2 => xgmii_rxd_395(10),
      I3 => xgmii_rxc_396(3),
      O => BU2_N30
    );
  BU2_U0_rsgen_G_RX_detect_link_fail_and0010_wg_cy_3_Q : MUXCY
    port map (
      CI => BU2_U0_rsgen_G_RX_detect_link_fail_and0010_wg_cy(2),
      DI => BU2_host_rd_data(0),
      S => BU2_N29,
      O => BU2_U0_rsgen_G_RX_detect_link_fail_and0010_wg_cy(3)
    );
  BU2_U0_rsgen_G_RX_detect_link_fail_and0010_wg_lut_3_Q : LUT4
    generic map(
      INIT => X"0004"
    )
    port map (
      I0 => xgmii_rxd_395(6),
      I1 => xgmii_rxd_395(7),
      I2 => xgmii_rxc_396(1),
      I3 => xgmii_rxd_395(8),
      O => BU2_N29
    );
  BU2_U0_rsgen_G_RX_detect_link_fail_and0010_wg_cy_2_Q : MUXCY
    port map (
      CI => BU2_U0_rsgen_G_RX_detect_link_fail_and0010_wg_cy(1),
      DI => BU2_host_rd_data(0),
      S => BU2_N28,
      O => BU2_U0_rsgen_G_RX_detect_link_fail_and0010_wg_cy(2)
    );
  BU2_U0_rsgen_G_RX_detect_link_fail_and0010_wg_lut_2_Q : LUT4
    generic map(
      INIT => X"0008"
    )
    port map (
      I0 => xgmii_rxd_395(2),
      I1 => xgmii_rxd_395(3),
      I2 => xgmii_rxd_395(9),
      I3 => xgmii_rxd_395(5),
      O => BU2_N28
    );
  BU2_U0_rsgen_G_RX_detect_link_fail_and0010_wg_cy_1_Q : MUXCY
    port map (
      CI => BU2_U0_rsgen_G_RX_detect_link_fail_and0010_wg_cy(0),
      DI => BU2_host_rd_data(0),
      S => BU2_N27,
      O => BU2_U0_rsgen_G_RX_detect_link_fail_and0010_wg_cy(1)
    );
  BU2_U0_rsgen_G_RX_detect_link_fail_and0010_wg_lut_1_Q : LUT4
    generic map(
      INIT => X"0004"
    )
    port map (
      I0 => xgmii_rxd_395(0),
      I1 => xgmii_rxd_395(4),
      I2 => xgmii_rxd_395(1),
      I3 => xgmii_rxd_395(11),
      O => BU2_N27
    );
  BU2_U0_rsgen_G_RX_detect_link_fail_and0010_wg_cy_0_Q : MUXCY
    port map (
      CI => BU2_N1,
      DI => BU2_host_rd_data(0),
      S => BU2_N26,
      O => BU2_U0_rsgen_G_RX_detect_link_fail_and0010_wg_cy(0)
    );
  BU2_U0_rsgen_G_RX_detect_link_fail_and0010_wg_lut_0_Q : LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      I0 => xgmii_rxd_395(15),
      I1 => xgmii_rxd_395(13),
      I2 => xgmii_rxd_395(12),
      I3 => xgmii_rxd_395(14),
      O => BU2_N26
    );
  BU2_U0_rsgen_G_RX_detect_link_fail_and0006_wg_cy_4_Q : MUXCY
    port map (
      CI => BU2_U0_rsgen_G_RX_detect_link_fail_and0006_wg_cy(3),
      DI => BU2_host_rd_data(0),
      S => BU2_N25,
      O => BU2_U0_rsgen_G_RX_detect_link_fail_and0006_wg_cy(4)
    );
  BU2_U0_rsgen_G_RX_detect_link_fail_and0006_wg_lut_4_Q : LUT4
    generic map(
      INIT => X"0004"
    )
    port map (
      I0 => xgmii_rxc_396(6),
      I1 => xgmii_rxc_396(4),
      I2 => xgmii_rxd_395(42),
      I3 => xgmii_rxc_396(7),
      O => BU2_N25
    );
  BU2_U0_rsgen_G_RX_detect_link_fail_and0006_wg_cy_3_Q : MUXCY
    port map (
      CI => BU2_U0_rsgen_G_RX_detect_link_fail_and0006_wg_cy(2),
      DI => BU2_host_rd_data(0),
      S => BU2_N24,
      O => BU2_U0_rsgen_G_RX_detect_link_fail_and0006_wg_cy(3)
    );
  BU2_U0_rsgen_G_RX_detect_link_fail_and0006_wg_lut_3_Q : LUT4
    generic map(
      INIT => X"0004"
    )
    port map (
      I0 => xgmii_rxd_395(38),
      I1 => xgmii_rxd_395(39),
      I2 => xgmii_rxc_396(5),
      I3 => xgmii_rxd_395(40),
      O => BU2_N24
    );
  BU2_U0_rsgen_G_RX_detect_link_fail_and0006_wg_cy_2_Q : MUXCY
    port map (
      CI => BU2_U0_rsgen_G_RX_detect_link_fail_and0006_wg_cy(1),
      DI => BU2_host_rd_data(0),
      S => BU2_N23,
      O => BU2_U0_rsgen_G_RX_detect_link_fail_and0006_wg_cy(2)
    );
  BU2_U0_rsgen_G_RX_detect_link_fail_and0006_wg_lut_2_Q : LUT4
    generic map(
      INIT => X"0008"
    )
    port map (
      I0 => xgmii_rxd_395(34),
      I1 => xgmii_rxd_395(35),
      I2 => xgmii_rxd_395(41),
      I3 => xgmii_rxd_395(37),
      O => BU2_N23
    );
  BU2_U0_rsgen_G_RX_detect_link_fail_and0006_wg_cy_1_Q : MUXCY
    port map (
      CI => BU2_U0_rsgen_G_RX_detect_link_fail_and0006_wg_cy(0),
      DI => BU2_host_rd_data(0),
      S => BU2_N22,
      O => BU2_U0_rsgen_G_RX_detect_link_fail_and0006_wg_cy(1)
    );
  BU2_U0_rsgen_G_RX_detect_link_fail_and0006_wg_lut_1_Q : LUT4
    generic map(
      INIT => X"0004"
    )
    port map (
      I0 => xgmii_rxd_395(32),
      I1 => xgmii_rxd_395(36),
      I2 => xgmii_rxd_395(33),
      I3 => xgmii_rxd_395(43),
      O => BU2_N22
    );
  BU2_U0_rsgen_G_RX_detect_link_fail_and0006_wg_cy_0_Q : MUXCY
    port map (
      CI => BU2_N1,
      DI => BU2_host_rd_data(0),
      S => BU2_N21,
      O => BU2_U0_rsgen_G_RX_detect_link_fail_and0006_wg_cy(0)
    );
  BU2_U0_rsgen_G_RX_detect_link_fail_and0006_wg_lut_0_Q : LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      I0 => xgmii_rxd_395(47),
      I1 => xgmii_rxd_395(45),
      I2 => xgmii_rxd_395(44),
      I3 => xgmii_rxd_395(46),
      O => BU2_N21
    );
  BU2_U0_G_RX_rxgen_error_detection_and000411_wg_cy_4_Q : MUXCY
    port map (
      CI => BU2_U0_G_RX_rxgen_error_detection_and000411_wg_cy(3),
      DI => BU2_N1,
      S => BU2_N20,
      O => BU2_U0_G_RX_rxgen_error_detection_and000411_wg_cy(4)
    );
  BU2_U0_G_RX_rxgen_error_detection_and000411_wg_lut_4_Q : LUT4
    generic map(
      INIT => X"0080"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_calculate_crc_reg1(26),
      I1 => BU2_U0_G_RX_rxgen_calculate_crc_reg1(0),
      I2 => BU2_U0_G_RX_rxgen_calculate_crc_reg1(1),
      I3 => BU2_U0_G_RX_rxgen_calculate_crc_reg1(13),
      O => BU2_N20
    );
  BU2_U0_G_RX_rxgen_error_detection_and000411_wg_cy_3_Q : MUXCY
    port map (
      CI => BU2_U0_G_RX_rxgen_error_detection_and000411_wg_cy(2),
      DI => BU2_N1,
      S => BU2_N19,
      O => BU2_U0_G_RX_rxgen_error_detection_and000411_wg_cy(3)
    );
  BU2_U0_G_RX_rxgen_error_detection_and000411_wg_lut_3_Q : LUT4
    generic map(
      INIT => X"0080"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_calculate_crc_reg1(29),
      I1 => BU2_U0_G_RX_rxgen_calculate_crc_reg1(2),
      I2 => BU2_U0_G_RX_rxgen_calculate_crc_reg1(6),
      I3 => BU2_U0_G_RX_rxgen_calculate_crc_reg1(31),
      O => BU2_N19
    );
  BU2_U0_G_RX_rxgen_error_detection_and000411_wg_cy_2_Q : MUXCY
    port map (
      CI => BU2_U0_G_RX_rxgen_error_detection_and000411_wg_cy(1),
      DI => BU2_N1,
      S => BU2_N18,
      O => BU2_U0_G_RX_rxgen_error_detection_and000411_wg_cy(2)
    );
  BU2_U0_G_RX_rxgen_error_detection_and000411_wg_lut_2_Q : LUT4
    generic map(
      INIT => X"0008"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_calculate_crc_reg1(30),
      I1 => BU2_U0_G_RX_rxgen_calculate_crc_reg1(12),
      I2 => BU2_U0_G_RX_rxgen_calculate_crc_reg1(22),
      I3 => BU2_U0_G_RX_rxgen_calculate_crc_reg1(16),
      O => BU2_N18
    );
  BU2_U0_G_RX_rxgen_error_detection_and000411_wg_cy_1_Q : MUXCY
    port map (
      CI => BU2_U0_G_RX_rxgen_error_detection_and000411_wg_cy(0),
      DI => BU2_N1,
      S => BU2_N17,
      O => BU2_U0_G_RX_rxgen_error_detection_and000411_wg_cy(1)
    );
  BU2_U0_G_RX_rxgen_error_detection_and000411_wg_lut_1_Q : LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_calculate_crc_reg1(4),
      I1 => BU2_U0_G_RX_rxgen_calculate_crc_reg1(3),
      I2 => BU2_U0_G_RX_rxgen_calculate_crc_reg1(11),
      I3 => BU2_U0_G_RX_rxgen_calculate_crc_reg1(23),
      O => BU2_N17
    );
  BU2_U0_G_RX_rxgen_error_detection_and000411_wg_cy_0_Q : MUXCY
    port map (
      CI => BU2_host_rd_data(0),
      DI => BU2_N1,
      S => BU2_N16,
      O => BU2_U0_G_RX_rxgen_error_detection_and000411_wg_cy(0)
    );
  BU2_U0_G_RX_rxgen_error_detection_and000411_wg_lut_0_Q : LUT2
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_calculate_crc_reg1(10),
      I1 => BU2_U0_G_RX_rxgen_calculate_crc_reg1(9),
      O => BU2_N16
    );
  BU2_U0_G_RX_rxgen_error_detection_and000211_wg_cy_4_Q : MUXCY
    port map (
      CI => BU2_U0_G_RX_rxgen_error_detection_and000211_wg_cy(3),
      DI => BU2_N1,
      S => BU2_N15,
      O => BU2_U0_G_RX_rxgen_error_detection_and000211_wg_cy(4)
    );
  BU2_U0_G_RX_rxgen_error_detection_and000211_wg_lut_4_Q : LUT4
    generic map(
      INIT => X"0080"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_calculate_crc_reg1(23),
      I1 => BU2_U0_G_RX_rxgen_calculate_crc_reg1(24),
      I2 => BU2_U0_G_RX_rxgen_calculate_crc_reg1(26),
      I3 => BU2_U0_G_RX_rxgen_calculate_crc_reg1(17),
      O => BU2_N15
    );
  BU2_U0_G_RX_rxgen_error_detection_and000211_wg_cy_3_Q : MUXCY
    port map (
      CI => BU2_U0_G_RX_rxgen_error_detection_and000211_wg_cy(2),
      DI => BU2_N1,
      S => BU2_N14,
      O => BU2_U0_G_RX_rxgen_error_detection_and000211_wg_cy(3)
    );
  BU2_U0_G_RX_rxgen_error_detection_and000211_wg_lut_3_Q : LUT4
    generic map(
      INIT => X"0080"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_calculate_crc_reg1(2),
      I1 => BU2_U0_G_RX_rxgen_calculate_crc_reg1(7),
      I2 => BU2_U0_G_RX_rxgen_calculate_crc_reg1(8),
      I3 => BU2_U0_G_RX_rxgen_calculate_crc_reg1(21),
      O => BU2_N14
    );
  BU2_U0_G_RX_rxgen_error_detection_and000211_wg_cy_2_Q : MUXCY
    port map (
      CI => BU2_U0_G_RX_rxgen_error_detection_and000211_wg_cy(1),
      DI => BU2_N1,
      S => BU2_N13,
      O => BU2_U0_G_RX_rxgen_error_detection_and000211_wg_cy(2)
    );
  BU2_U0_G_RX_rxgen_error_detection_and000211_wg_lut_2_Q : LUT4
    generic map(
      INIT => X"0080"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_calculate_crc_reg1(16),
      I1 => BU2_U0_G_RX_rxgen_calculate_crc_reg1(18),
      I2 => BU2_U0_G_RX_rxgen_calculate_crc_reg1(14),
      I3 => BU2_U0_G_RX_rxgen_calculate_crc_reg1(20),
      O => BU2_N13
    );
  BU2_U0_G_RX_rxgen_error_detection_and000211_wg_cy_1_Q : MUXCY
    port map (
      CI => BU2_U0_G_RX_rxgen_error_detection_and000211_wg_cy(0),
      DI => BU2_N1,
      S => BU2_N12,
      O => BU2_U0_G_RX_rxgen_error_detection_and000211_wg_cy(1)
    );
  BU2_U0_G_RX_rxgen_error_detection_and000211_wg_lut_1_Q : LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_calculate_crc_reg1(5),
      I1 => BU2_U0_G_RX_rxgen_calculate_crc_reg1(27),
      I2 => BU2_U0_G_RX_rxgen_calculate_crc_reg1(12),
      I3 => BU2_U0_G_RX_rxgen_calculate_crc_reg1(22),
      O => BU2_N12
    );
  BU2_U0_G_RX_rxgen_error_detection_and000211_wg_cy_0_Q : MUXCY
    port map (
      CI => BU2_host_rd_data(0),
      DI => BU2_N1,
      S => BU2_N11,
      O => BU2_U0_G_RX_rxgen_error_detection_and000211_wg_cy(0)
    );
  BU2_U0_G_RX_rxgen_error_detection_and000211_wg_lut_0_Q : LUT2
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_calculate_crc_reg1(11),
      I1 => BU2_U0_G_RX_rxgen_calculate_crc_reg1(10),
      O => BU2_N11
    );
  BU2_U0_G_TX_txgen_testgenio_and0026_wg_cy_4_Q : MUXCY
    port map (
      CI => BU2_U0_G_TX_txgen_testgenio_and0026_wg_cy(3),
      DI => BU2_host_rd_data(0),
      S => BU2_N10,
      O => BU2_U0_G_TX_txgen_testgenio_and0026_wg_cy(4)
    );
  BU2_U0_G_TX_txgen_testgenio_and0026_wg_lut_4_Q : LUT4
    generic map(
      INIT => X"0004"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenio_max_count(8),
      I1 => BU2_U0_int_tx_data_avail(0),
      I2 => BU2_U0_G_TX_txgen_testgenio_max_count(9),
      I3 => BU2_U0_G_TX_txgen_testgenio_max_count(10),
      O => BU2_N10
    );
  BU2_U0_G_TX_txgen_testgenio_and0026_wg_cy_3_Q : MUXCY
    port map (
      CI => BU2_U0_G_TX_txgen_testgenio_and0026_wg_cy(2),
      DI => BU2_host_rd_data(0),
      S => BU2_N9,
      O => BU2_U0_G_TX_txgen_testgenio_and0026_wg_cy(3)
    );
  BU2_U0_G_TX_txgen_testgenio_and0026_wg_lut_3_Q : LUT4
    generic map(
      INIT => X"0004"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenio_max_count(4),
      I1 => BU2_U0_int_tx_data_avail(1),
      I2 => BU2_U0_G_TX_txgen_testgenio_max_count(5),
      I3 => BU2_U0_G_TX_txgen_testgenio_max_count(7),
      O => BU2_N9
    );
  BU2_U0_G_TX_txgen_testgenio_and0026_wg_cy_2_Q : MUXCY
    port map (
      CI => BU2_U0_G_TX_txgen_testgenio_and0026_wg_cy(1),
      DI => BU2_host_rd_data(0),
      S => BU2_N8,
      O => BU2_U0_G_TX_txgen_testgenio_and0026_wg_cy(2)
    );
  BU2_U0_G_TX_txgen_testgenio_and0026_wg_lut_2_Q : LUT4
    generic map(
      INIT => X"0010"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenio_max_count(6),
      I1 => BU2_U0_G_TX_txgen_testgenio_max_count(2),
      I2 => BU2_U0_int_tx_data_avail(2),
      I3 => BU2_U0_G_TX_txgen_testgenio_max_count(3),
      O => BU2_N8
    );
  BU2_U0_G_TX_txgen_testgenio_and0026_wg_cy_1_Q : MUXCY
    port map (
      CI => BU2_U0_G_TX_txgen_testgenio_and0026_wg_cy(0),
      DI => BU2_host_rd_data(0),
      S => BU2_N7,
      O => BU2_U0_G_TX_txgen_testgenio_and0026_wg_cy(1)
    );
  BU2_U0_G_TX_txgen_testgenio_and0026_wg_lut_1_Q : LUT4
    generic map(
      INIT => X"1000"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenio_max_count(0),
      I1 => BU2_U0_G_TX_txgen_testgenio_max_count(1),
      I2 => BU2_U0_int_tx_data_avail(5),
      I3 => BU2_U0_G_TX_txgen_testgenio_max_count_enable_307,
      O => BU2_N7
    );
  BU2_U0_G_TX_txgen_testgenio_and0026_wg_cy_0_Q : MUXCY
    port map (
      CI => BU2_N1,
      DI => BU2_host_rd_data(0),
      S => BU2_N6,
      O => BU2_U0_G_TX_txgen_testgenio_and0026_wg_cy(0)
    );
  BU2_U0_G_TX_txgen_testgenio_and0026_wg_lut_0_Q : LUT4
    generic map(
      INIT => X"8000"
    )
    port map (
      I0 => BU2_U0_int_tx_data_avail(7),
      I1 => BU2_U0_int_tx_data_avail(3),
      I2 => BU2_U0_int_tx_data_avail(6),
      I3 => BU2_U0_int_tx_data_avail(4),
      O => BU2_N6
    );
  BU2_U0_rsgen_G_RX_detect_link_fail_seq_lower_reg2 : FDC
    port map (
      D => BU2_U0_rsgen_G_RX_detect_link_fail_seq_lower_reg_98,
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_1_240,
      C => rx_clk0,
      Q => BU2_U0_rsgen_G_RX_detect_link_fail_seq_lower_reg2_95
    );
  BU2_U0_rsgen_G_RX_detect_link_fail_seq_upper_reg2 : FDC
    port map (
      D => BU2_U0_rsgen_G_RX_detect_link_fail_seq_upper_reg_99,
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_1_240,
      C => rx_clk0,
      Q => BU2_U0_rsgen_G_RX_detect_link_fail_seq_upper_reg2_96
    );
  BU2_U0_rsgen_G_RX_detect_link_fail_sm_active_reg : FDC
    port map (
      D => BU2_U0_rsgen_G_RX_detect_link_fail_sm_active_103,
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_1_240,
      C => rx_clk0,
      Q => BU2_U0_rsgen_G_RX_detect_link_fail_sm_active_reg_97
    );
  BU2_U0_rsgen_G_RX_detect_link_fail_last_seq_type_1 : FDCE
    port map (
      D => BU2_U0_rsgen_G_RX_detect_link_fail_seq_type(1),
      CE => BU2_U0_rsgen_G_RX_detect_link_fail_or0000,
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_1_240,
      C => rx_clk0,
      Q => BU2_U0_rsgen_G_RX_detect_link_fail_last_seq_type(1)
    );
  BU2_U0_rsgen_G_RX_detect_link_fail_last_seq_type_0 : FDCE
    port map (
      D => BU2_U0_rsgen_G_RX_detect_link_fail_seq_type(0),
      CE => BU2_U0_rsgen_G_RX_detect_link_fail_or0000,
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_1_240,
      C => rx_clk0,
      Q => BU2_U0_rsgen_G_RX_detect_link_fail_last_seq_type(0)
    );
  BU2_U0_rsgen_G_RX_detect_link_fail_seq_lower_reg : FDC
    port map (
      D => BU2_U0_rsgen_G_RX_detect_link_fail_seq_lower_105,
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_1_240,
      C => rx_clk0,
      Q => BU2_U0_rsgen_G_RX_detect_link_fail_seq_lower_reg_98
    );
  BU2_U0_rsgen_G_RX_detect_link_fail_seq_upper_reg : FDC
    port map (
      D => BU2_U0_rsgen_G_RX_detect_link_fail_seq_upper_109,
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_1_240,
      C => rx_clk0,
      Q => BU2_U0_rsgen_G_RX_detect_link_fail_seq_upper_reg_99
    );
  BU2_U0_rsgen_G_RX_detect_link_fail_seq_cnt_rst_val_1 : FDC
    port map (
      D => BU2_U0_rsgen_G_RX_detect_link_fail_and0001,
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_1_240,
      C => rx_clk0,
      Q => BU2_U0_rsgen_G_RX_detect_link_fail_seq_cnt_rst_val(1)
    );
  BU2_U0_rsgen_G_RX_detect_link_fail_seq_cnt_rst_val_0 : FDC
    port map (
      D => BU2_U0_rsgen_G_RX_detect_link_fail_N2,
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_1_240,
      C => rx_clk0,
      Q => BU2_U0_rsgen_G_RX_detect_link_fail_seq_cnt_rst_val(0)
    );
  BU2_U0_rsgen_G_RX_detect_link_fail_seq_type_lower_reg_1 : FDC
    port map (
      D => BU2_U0_rsgen_G_RX_detect_link_fail_seq_type_lower(1),
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_1_240,
      C => rx_clk0,
      Q => BU2_U0_rsgen_G_RX_detect_link_fail_seq_type_lower_reg(1)
    );
  BU2_U0_rsgen_G_RX_detect_link_fail_seq_type_lower_reg_0 : FDC
    port map (
      D => BU2_U0_rsgen_G_RX_detect_link_fail_seq_type_lower(0),
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_1_240,
      C => rx_clk0,
      Q => BU2_U0_rsgen_G_RX_detect_link_fail_seq_type_lower_reg(0)
    );
  BU2_U0_rsgen_G_RX_detect_link_fail_seq_type_upper_reg_1 : FDC
    port map (
      D => BU2_U0_rsgen_G_RX_detect_link_fail_seq_type_upper(1),
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_1_240,
      C => rx_clk0,
      Q => BU2_U0_rsgen_G_RX_detect_link_fail_seq_type_upper_reg(1)
    );
  BU2_U0_rsgen_G_RX_detect_link_fail_seq_type_upper_reg_0 : FDC
    port map (
      D => BU2_U0_rsgen_G_RX_detect_link_fail_seq_type_upper(0),
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_1_240,
      C => rx_clk0,
      Q => BU2_U0_rsgen_G_RX_detect_link_fail_seq_type_upper_reg(0)
    );
  BU2_U0_rsgen_G_RX_detect_link_fail_seq_cnt_inc_0 : FDC
    port map (
      D => BU2_U0_rsgen_G_RX_detect_link_fail_and0007,
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_1_240,
      C => rx_clk0,
      Q => BU2_U0_rsgen_G_RX_detect_link_fail_seq_cnt_inc(0)
    );
  BU2_U0_rsgen_G_RX_detect_link_fail_seq_cnt_inc_1 : FDC
    port map (
      D => BU2_U0_rsgen_G_RX_detect_link_fail_mux0039(2),
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_1_240,
      C => rx_clk0,
      Q => BU2_U0_rsgen_G_RX_detect_link_fail_seq_cnt_inc(1)
    );
  BU2_U0_rsgen_G_RX_detect_link_fail_seq_upper_mismatch : FDC
    port map (
      D => BU2_U0_rsgen_G_RX_detect_link_fail_or0003,
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_1_240,
      C => rx_clk0,
      Q => BU2_U0_rsgen_G_RX_detect_link_fail_seq_upper_mismatch_100
    );
  BU2_U0_rsgen_G_RX_detect_link_fail_stage20 : FDC
    port map (
      D => BU2_U0_rsgen_G_RX_detect_link_fail_and0010_wg_cy(4),
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_1_240,
      C => rx_clk0,
      Q => BU2_U0_rsgen_G_RX_detect_link_fail_stage20_101
    );
  BU2_U0_rsgen_G_RX_detect_link_fail_stage10 : FDC
    port map (
      D => BU2_U0_rsgen_G_RX_detect_link_fail_and0009,
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_1_240,
      C => rx_clk0,
      Q => BU2_U0_rsgen_G_RX_detect_link_fail_stage10_102
    );
  BU2_U0_rsgen_G_RX_detect_link_fail_sm_active : FDCE
    port map (
      D => BU2_U0_rsgen_G_RX_detect_link_fail_mux0040,
      CE => BU2_U0_rsgen_G_RX_detect_link_fail_not0009,
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_1_240,
      C => rx_clk0,
      Q => BU2_U0_rsgen_G_RX_detect_link_fail_sm_active_103
    );
  BU2_U0_rsgen_G_RX_detect_link_fail_stage1 : FDC
    port map (
      D => BU2_U0_rsgen_G_RX_detect_link_fail_and0005,
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_1_240,
      C => rx_clk0,
      Q => BU2_U0_rsgen_G_RX_detect_link_fail_stage1_104
    );
  BU2_U0_rsgen_G_RX_detect_link_fail_seq_lower : FDC
    port map (
      D => BU2_U0_rsgen_G_RX_detect_link_fail_and0003,
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_1_240,
      C => rx_clk0,
      Q => BU2_U0_rsgen_G_RX_detect_link_fail_seq_lower_105
    );
  BU2_U0_rsgen_G_RX_detect_link_fail_stage2 : FDC
    port map (
      D => BU2_U0_rsgen_G_RX_detect_link_fail_and0006_wg_cy(4),
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_1_240,
      C => rx_clk0,
      Q => BU2_U0_rsgen_G_RX_detect_link_fail_stage2_106
    );
  BU2_U0_rsgen_G_RX_detect_link_fail_seq_lower_mismatch : FDC
    port map (
      D => BU2_U0_rsgen_G_RX_detect_link_fail_and0004_108,
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_1_240,
      C => rx_clk0,
      Q => BU2_U0_rsgen_G_RX_detect_link_fail_seq_lower_mismatch_107
    );
  BU2_U0_rsgen_G_RX_detect_link_fail_local_failure : FDCE
    port map (
      D => BU2_U0_rsgen_G_RX_detect_link_fail_mux0034,
      CE => BU2_U0_rsgen_G_RX_detect_link_fail_not0007,
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_1_240,
      C => rx_clk0,
      Q => BU2_U0_rsgen_G_RX_detect_link_fail_local_failure_366
    );
  BU2_U0_rsgen_G_RX_detect_link_fail_seq_upper : FDC
    port map (
      D => BU2_U0_rsgen_G_RX_detect_link_fail_and0000,
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_1_240,
      C => rx_clk0,
      Q => BU2_U0_rsgen_G_RX_detect_link_fail_seq_upper_109
    );
  BU2_U0_rsgen_G_RX_detect_link_fail_seq_type_lower_1 : FDC
    port map (
      D => BU2_U0_rsgen_G_RX_detect_link_fail_mux0031(25),
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_1_240,
      C => rx_clk0,
      Q => BU2_U0_rsgen_G_RX_detect_link_fail_seq_type_lower(1)
    );
  BU2_U0_rsgen_G_RX_detect_link_fail_seq_type_lower_0 : FDC
    port map (
      D => BU2_U0_rsgen_G_RX_detect_link_fail_mux0031(24),
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_1_240,
      C => rx_clk0,
      Q => BU2_U0_rsgen_G_RX_detect_link_fail_seq_type_lower(0)
    );
  BU2_U0_rsgen_G_RX_detect_link_fail_col_cnt_6 : FDC
    port map (
      D => BU2_U0_rsgen_G_RX_detect_link_fail_mux0030,
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_1_240,
      C => rx_clk0,
      Q => BU2_U0_rsgen_G_RX_detect_link_fail_col_cnt(6)
    );
  BU2_U0_rsgen_G_RX_detect_link_fail_col_cnt_5 : FDC
    port map (
      D => BU2_U0_rsgen_G_RX_detect_link_fail_mux0028,
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_1_240,
      C => rx_clk0,
      Q => BU2_U0_rsgen_G_RX_detect_link_fail_col_cnt(5)
    );
  BU2_U0_rsgen_G_RX_detect_link_fail_seq_type_1 : FDCE
    port map (
      D => BU2_U0_rsgen_G_RX_detect_link_fail_mux0029(1),
      CE => BU2_U0_rsgen_G_RX_detect_link_fail_or0000,
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_1_240,
      C => rx_clk0,
      Q => BU2_U0_rsgen_G_RX_detect_link_fail_seq_type(1)
    );
  BU2_U0_rsgen_G_RX_detect_link_fail_seq_type_0 : FDCE
    port map (
      D => BU2_U0_rsgen_G_RX_detect_link_fail_mux0029(0),
      CE => BU2_U0_rsgen_G_RX_detect_link_fail_or0000,
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_1_240,
      C => rx_clk0,
      Q => BU2_U0_rsgen_G_RX_detect_link_fail_seq_type(0)
    );
  BU2_U0_rsgen_G_RX_detect_link_fail_col_cnt_4 : FDC
    port map (
      D => BU2_U0_rsgen_G_RX_detect_link_fail_mux0026_110,
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_1_240,
      C => rx_clk0,
      Q => BU2_U0_rsgen_G_RX_detect_link_fail_col_cnt(4)
    );
  BU2_U0_rsgen_G_RX_detect_link_fail_col_cnt_3 : FDC
    port map (
      D => BU2_U0_rsgen_G_RX_detect_link_fail_mux0024,
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_1_240,
      C => rx_clk0,
      Q => BU2_U0_rsgen_G_RX_detect_link_fail_col_cnt(3)
    );
  BU2_U0_rsgen_G_RX_detect_link_fail_seq_type_upper_1 : FDC
    port map (
      D => BU2_U0_rsgen_G_RX_detect_link_fail_mux0023(57),
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_1_240,
      C => rx_clk0,
      Q => BU2_U0_rsgen_G_RX_detect_link_fail_seq_type_upper(1)
    );
  BU2_U0_rsgen_G_RX_detect_link_fail_seq_type_upper_0 : FDC
    port map (
      D => BU2_U0_rsgen_G_RX_detect_link_fail_mux0023(56),
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_1_240,
      C => rx_clk0,
      Q => BU2_U0_rsgen_G_RX_detect_link_fail_seq_type_upper(0)
    );
  BU2_U0_rsgen_G_RX_detect_link_fail_remote_failure : FDCE
    port map (
      D => BU2_U0_rsgen_G_RX_detect_link_fail_mux0025,
      CE => BU2_U0_rsgen_G_RX_detect_link_fail_not0007,
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_1_240,
      C => rx_clk0,
      Q => BU2_U0_rsgen_G_RX_detect_link_fail_remote_failure_369
    );
  BU2_U0_rsgen_G_RX_detect_link_fail_col_cnt_1 : FDC
    port map (
      D => BU2_U0_rsgen_G_RX_detect_link_fail_mux0021,
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_1_240,
      C => rx_clk0,
      Q => BU2_U0_rsgen_G_RX_detect_link_fail_col_cnt(1)
    );
  BU2_U0_rsgen_G_RX_detect_link_fail_col_cnt_0 : FDCE
    port map (
      D => BU2_U0_rsgen_G_RX_detect_link_fail_not0006,
      CE => BU2_U0_rsgen_G_RX_detect_link_fail_or0000,
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_1_240,
      C => rx_clk0,
      Q => BU2_U0_rsgen_G_RX_detect_link_fail_col_cnt(0)
    );
  BU2_U0_rsgen_G_RX_detect_link_fail_col_cnt_2 : FDC
    port map (
      D => BU2_U0_rsgen_G_RX_detect_link_fail_mux0022,
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_1_240,
      C => rx_clk0,
      Q => BU2_U0_rsgen_G_RX_detect_link_fail_col_cnt(2)
    );
  BU2_U0_rsgen_G_RX_detect_link_fail_seq_cnt_2 : FDCE
    port map (
      D => BU2_U0_rsgen_G_RX_detect_link_fail_mux0020(2),
      CE => BU2_U0_rsgen_G_RX_detect_link_fail_not0005,
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_1_240,
      C => rx_clk0,
      Q => BU2_U0_rsgen_G_RX_detect_link_fail_seq_cnt(2)
    );
  BU2_U0_rsgen_G_RX_detect_link_fail_seq_cnt_1 : FDCE
    port map (
      D => BU2_U0_rsgen_G_RX_detect_link_fail_mux0020(1),
      CE => BU2_U0_rsgen_G_RX_detect_link_fail_not0005,
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_1_240,
      C => rx_clk0,
      Q => BU2_U0_rsgen_G_RX_detect_link_fail_seq_cnt(1)
    );
  BU2_U0_rsgen_G_RX_detect_link_fail_seq_cnt_0 : FDCE
    port map (
      D => BU2_U0_rsgen_G_RX_detect_link_fail_mux0020(0),
      CE => BU2_U0_rsgen_G_RX_detect_link_fail_not0005,
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_1_240,
      C => rx_clk0,
      Q => BU2_U0_rsgen_G_RX_detect_link_fail_seq_cnt(0)
    );
  BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_pause_rx_pause_control_i_good_frame_in3 : FDC
    port map (
      D => BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_pause_rx_pause_control_i_good_frame_in2_112,
      CLR => BU2_U0_G_RX_RESET_sync_flow_ctrl_rx_reset_i_reset_out_382,
      C => rx_clk0,
      Q => BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_pause_rx_pause_control_i_good_frame_in3_111
    );
  BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_pause_rx_pause_control_i_good_frame_in2 : FDC
    port map (
      D => BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_pause_rx_pause_control_i_good_frame_in1_114,
      CLR => BU2_U0_G_RX_RESET_sync_flow_ctrl_rx_reset_i_reset_out_382,
      C => rx_clk0,
      Q => BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_pause_rx_pause_control_i_good_frame_in2_112
    );
  BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_pause_rx_pause_control_i_pause_value_to_tx_15 : FDCE
    port map (
      D => BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_rx_pause_value(15),
      CE => NlwRenamedSig_OI_rx_statistics_vector_0_Q,
      CLR => BU2_U0_G_RX_RESET_sync_flow_ctrl_rx_reset_i_reset_out_382,
      C => rx_clk0,
      Q => BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_pause_rx_pause_control_i_pause_value_to_tx(15)
    );
  BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_pause_rx_pause_control_i_pause_value_to_tx_14 : FDCE
    port map (
      D => BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_rx_pause_value(14),
      CE => NlwRenamedSig_OI_rx_statistics_vector_0_Q,
      CLR => BU2_U0_G_RX_RESET_sync_flow_ctrl_rx_reset_i_reset_out_382,
      C => rx_clk0,
      Q => BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_pause_rx_pause_control_i_pause_value_to_tx(14)
    );
  BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_pause_rx_pause_control_i_pause_value_to_tx_13 : FDCE
    port map (
      D => BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_rx_pause_value(13),
      CE => NlwRenamedSig_OI_rx_statistics_vector_0_Q,
      CLR => BU2_U0_G_RX_RESET_sync_flow_ctrl_rx_reset_i_reset_out_382,
      C => rx_clk0,
      Q => BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_pause_rx_pause_control_i_pause_value_to_tx(13)
    );
  BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_pause_rx_pause_control_i_pause_value_to_tx_12 : FDCE
    port map (
      D => BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_rx_pause_value(12),
      CE => NlwRenamedSig_OI_rx_statistics_vector_0_Q,
      CLR => BU2_U0_G_RX_RESET_sync_flow_ctrl_rx_reset_i_reset_out_382,
      C => rx_clk0,
      Q => BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_pause_rx_pause_control_i_pause_value_to_tx(12)
    );
  BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_pause_rx_pause_control_i_pause_value_to_tx_11 : FDCE
    port map (
      D => BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_rx_pause_value(11),
      CE => NlwRenamedSig_OI_rx_statistics_vector_0_Q,
      CLR => BU2_U0_G_RX_RESET_sync_flow_ctrl_rx_reset_i_reset_out_382,
      C => rx_clk0,
      Q => BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_pause_rx_pause_control_i_pause_value_to_tx(11)
    );
  BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_pause_rx_pause_control_i_pause_value_to_tx_10 : FDCE
    port map (
      D => BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_rx_pause_value(10),
      CE => NlwRenamedSig_OI_rx_statistics_vector_0_Q,
      CLR => BU2_U0_G_RX_RESET_sync_flow_ctrl_rx_reset_i_reset_out_382,
      C => rx_clk0,
      Q => BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_pause_rx_pause_control_i_pause_value_to_tx(10)
    );
  BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_pause_rx_pause_control_i_pause_value_to_tx_9 : FDCE
    port map (
      D => BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_rx_pause_value(9),
      CE => NlwRenamedSig_OI_rx_statistics_vector_0_Q,
      CLR => BU2_U0_G_RX_RESET_sync_flow_ctrl_rx_reset_i_reset_out_382,
      C => rx_clk0,
      Q => BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_pause_rx_pause_control_i_pause_value_to_tx(9)
    );
  BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_pause_rx_pause_control_i_pause_value_to_tx_8 : FDCE
    port map (
      D => BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_rx_pause_value(8),
      CE => NlwRenamedSig_OI_rx_statistics_vector_0_Q,
      CLR => BU2_U0_G_RX_RESET_sync_flow_ctrl_rx_reset_i_reset_out_382,
      C => rx_clk0,
      Q => BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_pause_rx_pause_control_i_pause_value_to_tx(8)
    );
  BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_pause_rx_pause_control_i_pause_value_to_tx_7 : FDCE
    port map (
      D => BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_rx_pause_value(7),
      CE => NlwRenamedSig_OI_rx_statistics_vector_0_Q,
      CLR => BU2_U0_G_RX_RESET_sync_flow_ctrl_rx_reset_i_reset_out_382,
      C => rx_clk0,
      Q => BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_pause_rx_pause_control_i_pause_value_to_tx(7)
    );
  BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_pause_rx_pause_control_i_pause_value_to_tx_6 : FDCE
    port map (
      D => BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_rx_pause_value(6),
      CE => NlwRenamedSig_OI_rx_statistics_vector_0_Q,
      CLR => BU2_U0_G_RX_RESET_sync_flow_ctrl_rx_reset_i_reset_out_382,
      C => rx_clk0,
      Q => BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_pause_rx_pause_control_i_pause_value_to_tx(6)
    );
  BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_pause_rx_pause_control_i_pause_value_to_tx_5 : FDCE
    port map (
      D => BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_rx_pause_value(5),
      CE => NlwRenamedSig_OI_rx_statistics_vector_0_Q,
      CLR => BU2_U0_G_RX_RESET_sync_flow_ctrl_rx_reset_i_reset_out_382,
      C => rx_clk0,
      Q => BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_pause_rx_pause_control_i_pause_value_to_tx(5)
    );
  BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_pause_rx_pause_control_i_pause_value_to_tx_4 : FDCE
    port map (
      D => BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_rx_pause_value(4),
      CE => NlwRenamedSig_OI_rx_statistics_vector_0_Q,
      CLR => BU2_U0_G_RX_RESET_sync_flow_ctrl_rx_reset_i_reset_out_382,
      C => rx_clk0,
      Q => BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_pause_rx_pause_control_i_pause_value_to_tx(4)
    );
  BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_pause_rx_pause_control_i_pause_value_to_tx_3 : FDCE
    port map (
      D => BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_rx_pause_value(3),
      CE => NlwRenamedSig_OI_rx_statistics_vector_0_Q,
      CLR => BU2_U0_G_RX_RESET_sync_flow_ctrl_rx_reset_i_reset_out_382,
      C => rx_clk0,
      Q => BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_pause_rx_pause_control_i_pause_value_to_tx(3)
    );
  BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_pause_rx_pause_control_i_pause_value_to_tx_2 : FDCE
    port map (
      D => BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_rx_pause_value(2),
      CE => NlwRenamedSig_OI_rx_statistics_vector_0_Q,
      CLR => BU2_U0_G_RX_RESET_sync_flow_ctrl_rx_reset_i_reset_out_382,
      C => rx_clk0,
      Q => BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_pause_rx_pause_control_i_pause_value_to_tx(2)
    );
  BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_pause_rx_pause_control_i_pause_value_to_tx_1 : FDCE
    port map (
      D => BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_rx_pause_value(1),
      CE => NlwRenamedSig_OI_rx_statistics_vector_0_Q,
      CLR => BU2_U0_G_RX_RESET_sync_flow_ctrl_rx_reset_i_reset_out_382,
      C => rx_clk0,
      Q => BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_pause_rx_pause_control_i_pause_value_to_tx(1)
    );
  BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_pause_rx_pause_control_i_pause_value_to_tx_0 : FDCE
    port map (
      D => BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_rx_pause_value(0),
      CE => NlwRenamedSig_OI_rx_statistics_vector_0_Q,
      CLR => BU2_U0_G_RX_RESET_sync_flow_ctrl_rx_reset_i_reset_out_382,
      C => rx_clk0,
      Q => BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_pause_rx_pause_control_i_pause_value_to_tx(0)
    );
  BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_pause_rx_pause_control_i_pause_req_to_tx : FDCE
    port map (
      D => BU2_U0_G_FLOWCONTROL_flwctrl_pause_req_local,
      CE => NlwRenamedSig_OI_rx_statistics_vector_0_Q,
      CLR => BU2_U0_G_RX_RESET_sync_flow_ctrl_rx_reset_i_reset_out_382,
      C => rx_clk0,
      Q => BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_pause_rx_pause_control_i_pause_req_to_tx_113
    );
  BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_pause_rx_pause_control_i_good_frame_to_tx : FDC
    port map (
      D => BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_pause_rx_pause_control_i_or0000,
      CLR => BU2_U0_G_RX_RESET_sync_flow_ctrl_rx_reset_i_reset_out_382,
      C => rx_clk0,
      Q => BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_pause_rx_pause_control_i_good_frame_to_tx_253
    );
  BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_pause_rx_pause_control_i_good_frame_in1 : FDC
    port map (
      D => NlwRenamedSig_OI_rx_statistics_vector_0_Q,
      CLR => BU2_U0_G_RX_RESET_sync_flow_ctrl_rx_reset_i_reset_out_382,
      C => rx_clk0,
      Q => BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_pause_rx_pause_control_i_good_frame_in1_114
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_TX_CRC32_64_0175_xo_1_Q : LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0379,
      I1 => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0385,
      I2 => BU2_U0_G_TX_txgen_testgenframe_crcgen_seta(27),
      I3 => BU2_U0_G_TX_txgen_testgenframe_crcgen_setb(27),
      O => BU2_U0_G_TX_txgen_testgenframe_crcgen_N63
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_TX_CRC32_64_0147_xo_3_Q : LUT3
    generic map(
      INIT => X"96"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crcgen_N54,
      I1 => BU2_U0_G_TX_txgen_testgenframe_crcgen_N55,
      I2 => BU2_U0_G_TX_txgen_testgenframe_crcgen_TX_CRC32_64_0145_xo_4_Q,
      O => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0061
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_TX_CRC32_64_0147_xo_2_Q : LUT3
    generic map(
      INIT => X"96"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(18),
      I1 => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(21),
      I2 => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(7),
      O => BU2_U0_G_TX_txgen_testgenframe_crcgen_TX_CRC32_64_0145_xo_4_Q
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_TX_CRC32_64_0147_xo_1_Q : LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(15),
      I1 => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(23),
      I2 => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(24),
      I3 => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(31),
      O => BU2_U0_G_TX_txgen_testgenframe_crcgen_N55
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_TX_CRC32_64_0147_xo_0_Q : LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0271,
      I1 => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0286,
      I2 => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0289,
      I3 => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0290,
      O => BU2_U0_G_TX_txgen_testgenframe_crcgen_N54
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_TX_CRC32_64_0157_xo_0_Q : LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0319,
      I1 => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0321,
      I2 => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0324,
      I3 => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0325,
      O => BU2_U0_G_TX_txgen_testgenframe_crcgen_N26
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_TX_CRC32_64_0138_xo_1_Q : LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0254,
      I1 => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0257,
      I2 => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0259,
      I3 => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(1),
      O => BU2_U0_G_TX_txgen_testgenframe_crcgen_N19
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_TX_CRC32_64_0138_xo_0_Q : LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0180,
      I1 => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0232,
      I2 => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0241,
      I3 => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0248,
      O => BU2_U0_G_TX_txgen_testgenframe_crcgen_N18
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_TX_CRC32_64_0130_xo_1_Q : LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0233,
      I1 => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(33),
      I2 => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(63),
      I3 => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0427,
      O => BU2_U0_G_TX_txgen_testgenframe_crcgen_N15
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_TX_CRC32_64_0178_xo_0_Q : LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0381,
      I1 => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0385,
      I2 => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0389,
      I3 => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0392,
      O => BU2_U0_G_TX_txgen_testgenframe_crcgen_N10
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_TX_CRC32_64_0165_xo_1_Q : LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0352,
      I1 => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0354,
      I2 => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0356,
      I3 => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0359,
      O => BU2_U0_G_TX_txgen_testgenframe_crcgen_N7
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_TX_CRC32_64_018_xo_1_Q : LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0365,
      I1 => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0367,
      I2 => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0368,
      I3 => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0369,
      O => BU2_U0_G_TX_txgen_testgenframe_crcgen_N3
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_setb_29 : FDR
    port map (
      D => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0063,
      R => BU2_U0_G_TX_txgen_testgenframe_crc_reset_156,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenframe_crcgen_setb(29)
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_setb_28 : FDR
    port map (
      D => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0062,
      R => BU2_U0_G_TX_txgen_testgenframe_crc_reset_156,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenframe_crcgen_setb(28)
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_setb_27 : FDR
    port map (
      D => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0061,
      R => BU2_U0_G_TX_txgen_testgenframe_crc_reset_156,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenframe_crcgen_setb(27)
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_seta_9 : FDR
    port map (
      D => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0060,
      R => BU2_U0_G_TX_txgen_testgenframe_crc_reset_156,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenframe_crcgen_seta(9)
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_setb_31 : FDR
    port map (
      D => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0059,
      R => BU2_U0_G_TX_txgen_testgenframe_crc_reset_156,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenframe_crcgen_setb(31)
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_setb_26 : FDR
    port map (
      D => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0058,
      R => BU2_U0_G_TX_txgen_testgenframe_crc_reset_156,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenframe_crcgen_setb(26)
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_seta_8 : FDR
    port map (
      D => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0057,
      R => BU2_U0_G_TX_txgen_testgenframe_crc_reset_156,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenframe_crcgen_seta(8)
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_setb_25 : FDR
    port map (
      D => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0055,
      R => BU2_U0_G_TX_txgen_testgenframe_crc_reset_156,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenframe_crcgen_setb(25)
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_setb_30 : FDR
    port map (
      D => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0056,
      R => BU2_U0_G_TX_txgen_testgenframe_crc_reset_156,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenframe_crcgen_setb(30)
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_seta_7 : FDR
    port map (
      D => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0054,
      R => BU2_U0_G_TX_txgen_testgenframe_crc_reset_156,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenframe_crcgen_seta(7)
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_setb_24 : FDR
    port map (
      D => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0053,
      R => BU2_U0_G_TX_txgen_testgenframe_crc_reset_156,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenframe_crcgen_setb(24)
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_setb_19 : FDR
    port map (
      D => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0052,
      R => BU2_U0_G_TX_txgen_testgenframe_crc_reset_156,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenframe_crcgen_setb(19)
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_seta_6 : FDR
    port map (
      D => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0051,
      R => BU2_U0_G_TX_txgen_testgenframe_crc_reset_156,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenframe_crcgen_seta(6)
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_setb_23 : FDR
    port map (
      D => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0050,
      R => BU2_U0_G_TX_txgen_testgenframe_crc_reset_156,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenframe_crcgen_setb(23)
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_seta_5 : FDR
    port map (
      D => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0048,
      R => BU2_U0_G_TX_txgen_testgenframe_crc_reset_156,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenframe_crcgen_seta(5)
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_setb_22 : FDR
    port map (
      D => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0047,
      R => BU2_U0_G_TX_txgen_testgenframe_crc_reset_156,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenframe_crcgen_setb(22)
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_setb_17 : FDR
    port map (
      D => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0046,
      R => BU2_U0_G_TX_txgen_testgenframe_crc_reset_156,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenframe_crcgen_setb(17)
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_seta_4 : FDR
    port map (
      D => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0045,
      R => BU2_U0_G_TX_txgen_testgenframe_crc_reset_156,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenframe_crcgen_seta(4)
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_setb_21 : FDR
    port map (
      D => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0044,
      R => BU2_U0_G_TX_txgen_testgenframe_crc_reset_156,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenframe_crcgen_setb(21)
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_seta_3 : FDR
    port map (
      D => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0042,
      R => BU2_U0_G_TX_txgen_testgenframe_crc_reset_156,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenframe_crcgen_seta(3)
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_setb_15 : FDR
    port map (
      D => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0040,
      R => BU2_U0_G_TX_txgen_testgenframe_crc_reset_156,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenframe_crcgen_setb(15)
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_seta_29 : FDR
    port map (
      D => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0039,
      R => BU2_U0_G_TX_txgen_testgenframe_crc_reset_156,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenframe_crcgen_seta(29)
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_seta_2 : FDR
    port map (
      D => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0038,
      R => BU2_U0_G_TX_txgen_testgenframe_crc_reset_156,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenframe_crcgen_seta(2)
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_setb_14 : FDR
    port map (
      D => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0037,
      R => BU2_U0_G_TX_txgen_testgenframe_crc_reset_156,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenframe_crcgen_setb(14)
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_seta_28 : FDR
    port map (
      D => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0036,
      R => BU2_U0_G_TX_txgen_testgenframe_crc_reset_156,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenframe_crcgen_seta(28)
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_seta_1 : FDR
    port map (
      D => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0035,
      R => BU2_U0_G_TX_txgen_testgenframe_crc_reset_156,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenframe_crcgen_seta(1)
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_setb_13 : FDR
    port map (
      D => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0034,
      R => BU2_U0_G_TX_txgen_testgenframe_crc_reset_156,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenframe_crcgen_setb(13)
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_seta_0 : FDR
    port map (
      D => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0032,
      R => BU2_U0_G_TX_txgen_testgenframe_crc_reset_156,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenframe_crcgen_seta(0)
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_setb_12 : FDR
    port map (
      D => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0031,
      R => BU2_U0_G_TX_txgen_testgenframe_crc_reset_156,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenframe_crcgen_setb(12)
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_seta_26 : FDR
    port map (
      D => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0029,
      R => BU2_U0_G_TX_txgen_testgenframe_crc_reset_156,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenframe_crcgen_seta(26)
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_setb_11 : FDR
    port map (
      D => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0028,
      R => BU2_U0_G_TX_txgen_testgenframe_crc_reset_156,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenframe_crcgen_setb(11)
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_seta_30 : FDR
    port map (
      D => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0027,
      R => BU2_U0_G_TX_txgen_testgenframe_crc_reset_156,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenframe_crcgen_seta(30)
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_seta_25 : FDR
    port map (
      D => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0026,
      R => BU2_U0_G_TX_txgen_testgenframe_crc_reset_156,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenframe_crcgen_seta(25)
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_setb_10 : FDR
    port map (
      D => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0025,
      R => BU2_U0_G_TX_txgen_testgenframe_crc_reset_156,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenframe_crcgen_setb(10)
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_seta_24 : FDR
    port map (
      D => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0024,
      R => BU2_U0_G_TX_txgen_testgenframe_crc_reset_156,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenframe_crcgen_seta(24)
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_seta_19 : FDR
    port map (
      D => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0023,
      R => BU2_U0_G_TX_txgen_testgenframe_crc_reset_156,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenframe_crcgen_seta(19)
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_seta_23 : FDR
    port map (
      D => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0022,
      R => BU2_U0_G_TX_txgen_testgenframe_crc_reset_156,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenframe_crcgen_seta(23)
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_seta_18 : FDR
    port map (
      D => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0021,
      R => BU2_U0_G_TX_txgen_testgenframe_crc_reset_156,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenframe_crcgen_seta(18)
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_seta_22 : FDR
    port map (
      D => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0020,
      R => BU2_U0_G_TX_txgen_testgenframe_crc_reset_156,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenframe_crcgen_seta(22)
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_seta_17 : FDR
    port map (
      D => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0019,
      R => BU2_U0_G_TX_txgen_testgenframe_crc_reset_156,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenframe_crcgen_seta(17)
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_setb_9 : FDR
    port map (
      D => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0018,
      R => BU2_U0_G_TX_txgen_testgenframe_crc_reset_156,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenframe_crcgen_setb(9)
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_seta_21 : FDR
    port map (
      D => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0017,
      R => BU2_U0_G_TX_txgen_testgenframe_crc_reset_156,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenframe_crcgen_seta(21)
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_seta_16 : FDR
    port map (
      D => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0016,
      R => BU2_U0_G_TX_txgen_testgenframe_crc_reset_156,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenframe_crcgen_seta(16)
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_setb_8 : FDR
    port map (
      D => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0015,
      R => BU2_U0_G_TX_txgen_testgenframe_crc_reset_156,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenframe_crcgen_setb(8)
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_seta_20 : FDR
    port map (
      D => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0014,
      R => BU2_U0_G_TX_txgen_testgenframe_crc_reset_156,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenframe_crcgen_seta(20)
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_setb_7 : FDR
    port map (
      D => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0012,
      R => BU2_U0_G_TX_txgen_testgenframe_crc_reset_156,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenframe_crcgen_setb(7)
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_seta_14 : FDR
    port map (
      D => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0011,
      R => BU2_U0_G_TX_txgen_testgenframe_crc_reset_156,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenframe_crcgen_seta(14)
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_seta_15 : FDR
    port map (
      D => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0013,
      R => BU2_U0_G_TX_txgen_testgenframe_crc_reset_156,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenframe_crcgen_seta(15)
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_setb_6 : FDR
    port map (
      D => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0010,
      R => BU2_U0_G_TX_txgen_testgenframe_crc_reset_156,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenframe_crcgen_setb(6)
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_seta_13 : FDR
    port map (
      D => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0009,
      R => BU2_U0_G_TX_txgen_testgenframe_crc_reset_156,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenframe_crcgen_seta(13)
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_setb_5 : FDR
    port map (
      D => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0008,
      R => BU2_U0_G_TX_txgen_testgenframe_crc_reset_156,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenframe_crcgen_setb(5)
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_seta_12 : FDR
    port map (
      D => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0007,
      R => BU2_U0_G_TX_txgen_testgenframe_crc_reset_156,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenframe_crcgen_seta(12)
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_setb_4 : FDR
    port map (
      D => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0006,
      R => BU2_U0_G_TX_txgen_testgenframe_crc_reset_156,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenframe_crcgen_setb(4)
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_seta_11 : FDR
    port map (
      D => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0005,
      R => BU2_U0_G_TX_txgen_testgenframe_crc_reset_156,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenframe_crcgen_seta(11)
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_setb_3 : FDR
    port map (
      D => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0004,
      R => BU2_U0_G_TX_txgen_testgenframe_crc_reset_156,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenframe_crcgen_setb(3)
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_seta_10 : FDR
    port map (
      D => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0003,
      R => BU2_U0_G_TX_txgen_testgenframe_crc_reset_156,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenframe_crcgen_seta(10)
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_setb_2 : FDR
    port map (
      D => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0002,
      R => BU2_U0_G_TX_txgen_testgenframe_crc_reset_156,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenframe_crcgen_setb(2)
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_setb_1 : FDR
    port map (
      D => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0001,
      R => BU2_U0_G_TX_txgen_testgenframe_crc_reset_156,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenframe_crcgen_setb(1)
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_setb_0 : FDR
    port map (
      D => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0000,
      R => BU2_U0_G_TX_txgen_testgenframe_crc_reset_156,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenframe_crcgen_setb(0)
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_setb_18 : FDR
    port map (
      D => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0049,
      R => BU2_U0_G_TX_txgen_testgenframe_crc_reset_156,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenframe_crcgen_setb(18)
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_setb_16 : FDR
    port map (
      D => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0043,
      R => BU2_U0_G_TX_txgen_testgenframe_crc_reset_156,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenframe_crcgen_setb(16)
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_setb_20 : FDR
    port map (
      D => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0041,
      R => BU2_U0_G_TX_txgen_testgenframe_crc_reset_156,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenframe_crcgen_setb(20)
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_seta_27 : FDR
    port map (
      D => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0033,
      R => BU2_U0_G_TX_txgen_testgenframe_crc_reset_156,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenframe_crcgen_seta(27)
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_seta_31 : FDR
    port map (
      D => BU2_U0_G_TX_txgen_testgenframe_crcgen_xor0030,
      R => BU2_U0_G_TX_txgen_testgenframe_crc_reset_156,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenframe_crcgen_seta(31)
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_full_reg : FD
    generic map(
      INIT => '0'
    )
    port map (
      D => BU2_U0_G_TX_txgen_testgenframe_crcgen_full_130,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenframe_crcgen_full_reg_115
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_reg1_29 : FDR
    port map (
      D => BU2_U0_G_TX_txgen_testgenframe_crcgen_not0132,
      R => BU2_U0_G_TX_txgen_testgenframe_crcgen_reset_reg_128,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenframe_crcgen_reg1(29)
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_reg1_28 : FDR
    port map (
      D => BU2_U0_G_TX_txgen_testgenframe_crcgen_not0131,
      R => BU2_U0_G_TX_txgen_testgenframe_crcgen_reset_reg_128,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenframe_crcgen_reg1(28)
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_reg1_27 : FDR
    port map (
      D => BU2_U0_G_TX_txgen_testgenframe_crcgen_not0130,
      R => BU2_U0_G_TX_txgen_testgenframe_crcgen_reset_reg_128,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenframe_crcgen_reg1(27)
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_reg1_31 : FDR
    port map (
      D => BU2_U0_G_TX_txgen_testgenframe_crcgen_not0129,
      R => BU2_U0_G_TX_txgen_testgenframe_crcgen_reset_reg_128,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenframe_crcgen_reg1(31)
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_reg1_26 : FDR
    port map (
      D => BU2_U0_G_TX_txgen_testgenframe_crcgen_not0128,
      R => BU2_U0_G_TX_txgen_testgenframe_crcgen_reset_reg_128,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenframe_crcgen_reg1(26)
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_reg1_30 : FDR
    port map (
      D => BU2_U0_G_TX_txgen_testgenframe_crcgen_not0127,
      R => BU2_U0_G_TX_txgen_testgenframe_crcgen_reset_reg_128,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenframe_crcgen_reg1(30)
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_reg1_25 : FDR
    port map (
      D => BU2_U0_G_TX_txgen_testgenframe_crcgen_not0126,
      R => BU2_U0_G_TX_txgen_testgenframe_crcgen_reset_reg_128,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenframe_crcgen_reg1(25)
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_reg1_24 : FDR
    port map (
      D => BU2_U0_G_TX_txgen_testgenframe_crcgen_not0125,
      R => BU2_U0_G_TX_txgen_testgenframe_crcgen_reset_reg_128,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenframe_crcgen_reg1(24)
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_reg1_19 : FDR
    port map (
      D => BU2_U0_G_TX_txgen_testgenframe_crcgen_not0124,
      R => BU2_U0_G_TX_txgen_testgenframe_crcgen_reset_reg_128,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenframe_crcgen_reg1(19)
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_reg1_23 : FDR
    port map (
      D => BU2_U0_G_TX_txgen_testgenframe_crcgen_not0123,
      R => BU2_U0_G_TX_txgen_testgenframe_crcgen_reset_reg_128,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenframe_crcgen_reg1(23)
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_reg1_18 : FDR
    port map (
      D => BU2_U0_G_TX_txgen_testgenframe_crcgen_not0122,
      R => BU2_U0_G_TX_txgen_testgenframe_crcgen_reset_reg_128,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenframe_crcgen_reg1(18)
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_reg1_22 : FDR
    port map (
      D => BU2_U0_G_TX_txgen_testgenframe_crcgen_not0121,
      R => BU2_U0_G_TX_txgen_testgenframe_crcgen_reset_reg_128,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenframe_crcgen_reg1(22)
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_reg1_17 : FDR
    port map (
      D => BU2_U0_G_TX_txgen_testgenframe_crcgen_not0120,
      R => BU2_U0_G_TX_txgen_testgenframe_crcgen_reset_reg_128,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenframe_crcgen_reg1(17)
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_reg1_21 : FDR
    port map (
      D => BU2_U0_G_TX_txgen_testgenframe_crcgen_not0119,
      R => BU2_U0_G_TX_txgen_testgenframe_crcgen_reset_reg_128,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenframe_crcgen_reg1(21)
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_reg1_16 : FDR
    port map (
      D => BU2_U0_G_TX_txgen_testgenframe_crcgen_not0118,
      R => BU2_U0_G_TX_txgen_testgenframe_crcgen_reset_reg_128,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenframe_crcgen_reg1(16)
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_reg1_15 : FDR
    port map (
      D => BU2_U0_G_TX_txgen_testgenframe_crcgen_not0116,
      R => BU2_U0_G_TX_txgen_testgenframe_crcgen_reset_reg_128,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenframe_crcgen_reg1(15)
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_reg1_20 : FDR
    port map (
      D => BU2_U0_G_TX_txgen_testgenframe_crcgen_not0117,
      R => BU2_U0_G_TX_txgen_testgenframe_crcgen_reset_reg_128,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenframe_crcgen_reg1(20)
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_reg1_9 : FDR
    port map (
      D => BU2_U0_G_TX_txgen_testgenframe_crcgen_not0115,
      R => BU2_U0_G_TX_txgen_testgenframe_crcgen_reset_reg_128,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenframe_crcgen_reg1(9)
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_reg1_14 : FDR
    port map (
      D => BU2_U0_G_TX_txgen_testgenframe_crcgen_not0114,
      R => BU2_U0_G_TX_txgen_testgenframe_crcgen_reset_reg_128,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenframe_crcgen_reg1(14)
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_reg1_8 : FDR
    port map (
      D => BU2_U0_G_TX_txgen_testgenframe_crcgen_not0113,
      R => BU2_U0_G_TX_txgen_testgenframe_crcgen_reset_reg_128,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenframe_crcgen_reg1(8)
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_reg1_13 : FDR
    port map (
      D => BU2_U0_G_TX_txgen_testgenframe_crcgen_not0112,
      R => BU2_U0_G_TX_txgen_testgenframe_crcgen_reset_reg_128,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenframe_crcgen_reg1(13)
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_reg1_7 : FDR
    port map (
      D => BU2_U0_G_TX_txgen_testgenframe_crcgen_not0111,
      R => BU2_U0_G_TX_txgen_testgenframe_crcgen_reset_reg_128,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenframe_crcgen_reg1(7)
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_reg1_12 : FDR
    port map (
      D => BU2_U0_G_TX_txgen_testgenframe_crcgen_not0110,
      R => BU2_U0_G_TX_txgen_testgenframe_crcgen_reset_reg_128,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenframe_crcgen_reg1(12)
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_reg1_6 : FDR
    port map (
      D => BU2_U0_G_TX_txgen_testgenframe_crcgen_not0109,
      R => BU2_U0_G_TX_txgen_testgenframe_crcgen_reset_reg_128,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenframe_crcgen_reg1(6)
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_reg1_11 : FDR
    port map (
      D => BU2_U0_G_TX_txgen_testgenframe_crcgen_not0108,
      R => BU2_U0_G_TX_txgen_testgenframe_crcgen_reset_reg_128,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenframe_crcgen_reg1(11)
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_reg1_5 : FDR
    port map (
      D => BU2_U0_G_TX_txgen_testgenframe_crcgen_not0107,
      R => BU2_U0_G_TX_txgen_testgenframe_crcgen_reset_reg_128,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenframe_crcgen_reg1(5)
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_reg1_10 : FDR
    port map (
      D => BU2_U0_G_TX_txgen_testgenframe_crcgen_not0106,
      R => BU2_U0_G_TX_txgen_testgenframe_crcgen_reset_reg_128,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenframe_crcgen_reg1(10)
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_reg1_4 : FDR
    port map (
      D => BU2_U0_G_TX_txgen_testgenframe_crcgen_not0105,
      R => BU2_U0_G_TX_txgen_testgenframe_crcgen_reset_reg_128,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenframe_crcgen_reg1(4)
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_reg1_3 : FDR
    port map (
      D => BU2_U0_G_TX_txgen_testgenframe_crcgen_not0104,
      R => BU2_U0_G_TX_txgen_testgenframe_crcgen_reset_reg_128,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenframe_crcgen_reg1(3)
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_reg1_2 : FDR
    port map (
      D => BU2_U0_G_TX_txgen_testgenframe_crcgen_not0103,
      R => BU2_U0_G_TX_txgen_testgenframe_crcgen_reset_reg_128,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenframe_crcgen_reg1(2)
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_reg1_1 : FDR
    port map (
      D => BU2_U0_G_TX_txgen_testgenframe_crcgen_not0102,
      R => BU2_U0_G_TX_txgen_testgenframe_crcgen_reset_reg_128,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenframe_crcgen_reg1(1)
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_reg1_0 : FDR
    port map (
      D => BU2_U0_G_TX_txgen_testgenframe_crcgen_not0101,
      R => BU2_U0_G_TX_txgen_testgenframe_crcgen_reset_reg_128,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenframe_crcgen_reg1(0)
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_reg2_29 : FDE
    port map (
      D => BU2_U0_G_TX_txgen_testgenframe_crcgen_mux0131_116,
      CE => BU2_U0_G_TX_txgen_testgenframe_crcgen_not0099,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenframe_crcgen_reg2(29)
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_reg2_3 : FDE
    port map (
      D => BU2_U0_G_TX_txgen_testgenframe_crcgen_mux0130_117,
      CE => BU2_U0_G_TX_txgen_testgenframe_crcgen_not0099,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenframe_crcgen_reg2(3)
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_reg2_28 : FDE
    port map (
      D => BU2_U0_G_TX_txgen_testgenframe_crcgen_mux0129_118,
      CE => BU2_U0_G_TX_txgen_testgenframe_crcgen_not0099,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenframe_crcgen_reg2(28)
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_reg2_2 : FDE
    port map (
      D => BU2_U0_G_TX_txgen_testgenframe_crcgen_mux0128_119,
      CE => BU2_U0_G_TX_txgen_testgenframe_crcgen_not0099,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenframe_crcgen_reg2(2)
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_last_data_55 : FD
    port map (
      D => BU2_U0_G_TX_txgen_testgenframe_crcgen_mux0127(55),
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenframe_crcgen_last_data(55)
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_last_data_54 : FD
    port map (
      D => BU2_U0_G_TX_txgen_testgenframe_crcgen_mux0127(54),
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenframe_crcgen_last_data(54)
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_last_data_53 : FD
    port map (
      D => BU2_U0_G_TX_txgen_testgenframe_crcgen_mux0127(53),
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenframe_crcgen_last_data(53)
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_last_data_52 : FD
    port map (
      D => BU2_U0_G_TX_txgen_testgenframe_crcgen_mux0127(52),
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenframe_crcgen_last_data(52)
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_last_data_51 : FD
    port map (
      D => BU2_U0_G_TX_txgen_testgenframe_crcgen_mux0127(51),
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenframe_crcgen_last_data(51)
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_last_data_50 : FD
    port map (
      D => BU2_U0_G_TX_txgen_testgenframe_crcgen_mux0127(50),
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenframe_crcgen_last_data(50)
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_last_data_49 : FD
    port map (
      D => BU2_U0_G_TX_txgen_testgenframe_crcgen_mux0127(49),
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenframe_crcgen_last_data(49)
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_last_data_48 : FD
    port map (
      D => BU2_U0_G_TX_txgen_testgenframe_crcgen_mux0127(48),
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenframe_crcgen_last_data(48)
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_last_data_47 : FD
    port map (
      D => BU2_U0_G_TX_txgen_testgenframe_crcgen_mux0127(47),
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenframe_crcgen_last_data(47)
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_last_data_46 : FD
    port map (
      D => BU2_U0_G_TX_txgen_testgenframe_crcgen_mux0127(46),
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenframe_crcgen_last_data(46)
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_last_data_45 : FD
    port map (
      D => BU2_U0_G_TX_txgen_testgenframe_crcgen_mux0127(45),
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenframe_crcgen_last_data(45)
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_last_data_44 : FD
    port map (
      D => BU2_U0_G_TX_txgen_testgenframe_crcgen_mux0127(44),
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenframe_crcgen_last_data(44)
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_last_data_43 : FD
    port map (
      D => BU2_U0_G_TX_txgen_testgenframe_crcgen_mux0127(43),
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenframe_crcgen_last_data(43)
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_last_data_42 : FD
    port map (
      D => BU2_U0_G_TX_txgen_testgenframe_crcgen_mux0127(42),
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenframe_crcgen_last_data(42)
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_last_data_41 : FD
    port map (
      D => BU2_U0_G_TX_txgen_testgenframe_crcgen_mux0127(41),
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenframe_crcgen_last_data(41)
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_last_data_40 : FD
    port map (
      D => BU2_U0_G_TX_txgen_testgenframe_crcgen_mux0127(40),
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenframe_crcgen_last_data(40)
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_last_data_39 : FD
    port map (
      D => BU2_U0_G_TX_txgen_testgenframe_crcgen_mux0127(39),
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenframe_crcgen_last_data(39)
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_last_data_38 : FD
    port map (
      D => BU2_U0_G_TX_txgen_testgenframe_crcgen_mux0127(38),
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenframe_crcgen_last_data(38)
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_last_data_37 : FD
    port map (
      D => BU2_U0_G_TX_txgen_testgenframe_crcgen_mux0127(37),
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenframe_crcgen_last_data(37)
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_last_data_36 : FD
    port map (
      D => BU2_U0_G_TX_txgen_testgenframe_crcgen_mux0127(36),
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenframe_crcgen_last_data(36)
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_last_data_35 : FD
    port map (
      D => BU2_U0_G_TX_txgen_testgenframe_crcgen_mux0127(35),
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenframe_crcgen_last_data(35)
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_last_data_34 : FD
    port map (
      D => BU2_U0_G_TX_txgen_testgenframe_crcgen_mux0127(34),
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenframe_crcgen_last_data(34)
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_last_data_33 : FD
    port map (
      D => BU2_U0_G_TX_txgen_testgenframe_crcgen_mux0127(33),
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenframe_crcgen_last_data(33)
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_last_data_32 : FD
    port map (
      D => BU2_U0_G_TX_txgen_testgenframe_crcgen_mux0127(32),
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenframe_crcgen_last_data(32)
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_last_data_31 : FD
    port map (
      D => BU2_U0_G_TX_txgen_testgenframe_crcgen_mux0127(31),
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenframe_crcgen_last_data(31)
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_last_data_30 : FD
    port map (
      D => BU2_U0_G_TX_txgen_testgenframe_crcgen_mux0127(30),
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenframe_crcgen_last_data(30)
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_last_data_29 : FD
    port map (
      D => BU2_U0_G_TX_txgen_testgenframe_crcgen_mux0127(29),
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenframe_crcgen_last_data(29)
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_last_data_28 : FD
    port map (
      D => BU2_U0_G_TX_txgen_testgenframe_crcgen_mux0127(28),
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenframe_crcgen_last_data(28)
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_last_data_27 : FD
    port map (
      D => BU2_U0_G_TX_txgen_testgenframe_crcgen_mux0127(27),
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenframe_crcgen_last_data(27)
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_last_data_26 : FD
    port map (
      D => BU2_U0_G_TX_txgen_testgenframe_crcgen_mux0127(26),
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenframe_crcgen_last_data(26)
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_last_data_25 : FD
    port map (
      D => BU2_U0_G_TX_txgen_testgenframe_crcgen_mux0127(25),
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenframe_crcgen_last_data(25)
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_last_data_24 : FD
    port map (
      D => BU2_U0_G_TX_txgen_testgenframe_crcgen_mux0127(24),
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenframe_crcgen_last_data(24)
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_last_data_23 : FD
    port map (
      D => BU2_U0_G_TX_txgen_testgenframe_crcgen_mux0127(23),
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenframe_crcgen_last_data(23)
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_last_data_22 : FD
    port map (
      D => BU2_U0_G_TX_txgen_testgenframe_crcgen_mux0127(22),
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenframe_crcgen_last_data(22)
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_last_data_21 : FD
    port map (
      D => BU2_U0_G_TX_txgen_testgenframe_crcgen_mux0127(21),
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenframe_crcgen_last_data(21)
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_last_data_20 : FD
    port map (
      D => BU2_U0_G_TX_txgen_testgenframe_crcgen_mux0127(20),
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenframe_crcgen_last_data(20)
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_last_data_19 : FD
    port map (
      D => BU2_U0_G_TX_txgen_testgenframe_crcgen_mux0127(19),
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenframe_crcgen_last_data(19)
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_last_data_18 : FD
    port map (
      D => BU2_U0_G_TX_txgen_testgenframe_crcgen_mux0127(18),
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenframe_crcgen_last_data(18)
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_last_data_17 : FD
    port map (
      D => BU2_U0_G_TX_txgen_testgenframe_crcgen_mux0127(17),
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenframe_crcgen_last_data(17)
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_last_data_16 : FD
    port map (
      D => BU2_U0_G_TX_txgen_testgenframe_crcgen_mux0127(16),
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenframe_crcgen_last_data(16)
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_last_data_15 : FD
    port map (
      D => BU2_U0_G_TX_txgen_testgenframe_crcgen_mux0127(15),
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenframe_crcgen_last_data(15)
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_last_data_14 : FD
    port map (
      D => BU2_U0_G_TX_txgen_testgenframe_crcgen_mux0127(14),
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenframe_crcgen_last_data(14)
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_last_data_13 : FD
    port map (
      D => BU2_U0_G_TX_txgen_testgenframe_crcgen_mux0127(13),
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenframe_crcgen_last_data(13)
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_last_data_12 : FD
    port map (
      D => BU2_U0_G_TX_txgen_testgenframe_crcgen_mux0127(12),
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenframe_crcgen_last_data(12)
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_last_data_11 : FD
    port map (
      D => BU2_U0_G_TX_txgen_testgenframe_crcgen_mux0127(11),
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenframe_crcgen_last_data(11)
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_last_data_10 : FD
    port map (
      D => BU2_U0_G_TX_txgen_testgenframe_crcgen_mux0127(10),
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenframe_crcgen_last_data(10)
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_last_data_9 : FD
    port map (
      D => BU2_U0_G_TX_txgen_testgenframe_crcgen_mux0127(9),
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenframe_crcgen_last_data(9)
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_last_data_8 : FD
    port map (
      D => BU2_U0_G_TX_txgen_testgenframe_crcgen_mux0127(8),
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenframe_crcgen_last_data(8)
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_reg2_27 : FDE
    port map (
      D => BU2_U0_G_TX_txgen_testgenframe_crcgen_mux0126_120,
      CE => BU2_U0_G_TX_txgen_testgenframe_crcgen_not0099,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenframe_crcgen_reg2(27)
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_reg2_1 : FDE
    port map (
      D => BU2_U0_G_TX_txgen_testgenframe_crcgen_mux0125,
      CE => BU2_U0_G_TX_txgen_testgenframe_crcgen_not0099,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenframe_crcgen_reg2(1)
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_reg2_31 : FDE
    port map (
      D => BU2_U0_G_TX_txgen_testgenframe_crcgen_mux0124,
      CE => BU2_U0_G_TX_txgen_testgenframe_crcgen_not0099,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenframe_crcgen_reg2(31)
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_reg2_26 : FDE
    port map (
      D => BU2_U0_G_TX_txgen_testgenframe_crcgen_mux0123_121,
      CE => BU2_U0_G_TX_txgen_testgenframe_crcgen_not0099,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenframe_crcgen_reg2(26)
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_reg2_0 : FDE
    port map (
      D => BU2_U0_G_TX_txgen_testgenframe_crcgen_mux0122,
      CE => BU2_U0_G_TX_txgen_testgenframe_crcgen_not0099,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenframe_crcgen_reg2(0)
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_reg2_30 : FDE
    port map (
      D => BU2_U0_G_TX_txgen_testgenframe_crcgen_mux0121,
      CE => BU2_U0_G_TX_txgen_testgenframe_crcgen_not0099,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenframe_crcgen_reg2(30)
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_reg2_24 : FDE
    port map (
      D => BU2_U0_G_TX_txgen_testgenframe_crcgen_mux0119,
      CE => BU2_U0_G_TX_txgen_testgenframe_crcgen_not0099,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenframe_crcgen_reg2(24)
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_reg2_19 : FDE
    port map (
      D => BU2_U0_G_TX_txgen_testgenframe_crcgen_mux0118,
      CE => BU2_U0_G_TX_txgen_testgenframe_crcgen_not0099,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenframe_crcgen_reg2(19)
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_reg2_25 : FDE
    port map (
      D => BU2_U0_G_TX_txgen_testgenframe_crcgen_mux0120,
      CE => BU2_U0_G_TX_txgen_testgenframe_crcgen_not0099,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenframe_crcgen_reg2(25)
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_reg2_23 : FDE
    port map (
      D => BU2_U0_G_TX_txgen_testgenframe_crcgen_mux0117,
      CE => BU2_U0_G_TX_txgen_testgenframe_crcgen_not0099,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenframe_crcgen_reg2(23)
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_reg2_18 : FDE
    port map (
      D => BU2_U0_G_TX_txgen_testgenframe_crcgen_mux0116_122,
      CE => BU2_U0_G_TX_txgen_testgenframe_crcgen_not0099,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenframe_crcgen_reg2(18)
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_reg2_22 : FDE
    port map (
      D => BU2_U0_G_TX_txgen_testgenframe_crcgen_mux0115,
      CE => BU2_U0_G_TX_txgen_testgenframe_crcgen_not0099,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenframe_crcgen_reg2(22)
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_reg2_17 : FDE
    port map (
      D => BU2_U0_G_TX_txgen_testgenframe_crcgen_mux0114,
      CE => BU2_U0_G_TX_txgen_testgenframe_crcgen_not0099,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenframe_crcgen_reg2(17)
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_reg2_21 : FDE
    port map (
      D => BU2_U0_G_TX_txgen_testgenframe_crcgen_mux0113,
      CE => BU2_U0_G_TX_txgen_testgenframe_crcgen_not0099,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenframe_crcgen_reg2(21)
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_reg2_16 : FDE
    port map (
      D => BU2_U0_G_TX_txgen_testgenframe_crcgen_mux0112_123,
      CE => BU2_U0_G_TX_txgen_testgenframe_crcgen_not0099,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenframe_crcgen_reg2(16)
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_reg2_20 : FDE
    port map (
      D => BU2_U0_G_TX_txgen_testgenframe_crcgen_mux0111,
      CE => BU2_U0_G_TX_txgen_testgenframe_crcgen_not0099,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenframe_crcgen_reg2(20)
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_reg2_15 : FDE
    port map (
      D => BU2_U0_G_TX_txgen_testgenframe_crcgen_mux0110,
      CE => BU2_U0_G_TX_txgen_testgenframe_crcgen_not0099,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenframe_crcgen_reg2(15)
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_reg2_14 : FDE
    port map (
      D => BU2_U0_G_TX_txgen_testgenframe_crcgen_mux0109_124,
      CE => BU2_U0_G_TX_txgen_testgenframe_crcgen_not0099,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenframe_crcgen_reg2(14)
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_reg2_13 : FDE
    port map (
      D => BU2_U0_G_TX_txgen_testgenframe_crcgen_mux0108_125,
      CE => BU2_U0_G_TX_txgen_testgenframe_crcgen_not0099,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenframe_crcgen_reg2(13)
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_reg2_12 : FDE
    port map (
      D => BU2_U0_G_TX_txgen_testgenframe_crcgen_mux0107_126,
      CE => BU2_U0_G_TX_txgen_testgenframe_crcgen_not0099,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenframe_crcgen_reg2(12)
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_reg2_11 : FDE
    port map (
      D => BU2_U0_G_TX_txgen_testgenframe_crcgen_mux0106_127,
      CE => BU2_U0_G_TX_txgen_testgenframe_crcgen_not0099,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenframe_crcgen_reg2(11)
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_reset_reg : FD
    port map (
      D => BU2_U0_G_TX_txgen_testgenframe_crc_reset_156,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenframe_crcgen_reset_reg_128
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_reg2_10 : FDE
    port map (
      D => BU2_U0_G_TX_txgen_testgenframe_crcgen_mux0105_129,
      CE => BU2_U0_G_TX_txgen_testgenframe_crcgen_not0099,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenframe_crcgen_reg2(10)
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_full : FDR
    generic map(
      INIT => '0'
    )
    port map (
      D => BU2_N1,
      R => BU2_U0_G_TX_txgen_testgenframe_crcgen_cmp_eq0000_inv,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenframe_crcgen_full_130
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_byte_en_reg_6 : FDE
    port map (
      D => BU2_U0_G_TX_txgen_testgenframe_crcgen_mux0104(6),
      CE => BU2_U0_G_TX_txgen_testgenframe_crcgen_not0100,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenframe_crcgen_byte_en_reg(6)
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_byte_en_reg_5 : FDE
    port map (
      D => BU2_U0_G_TX_txgen_testgenframe_crcgen_mux0104(5),
      CE => BU2_U0_G_TX_txgen_testgenframe_crcgen_not0100,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenframe_crcgen_byte_en_reg(5)
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_byte_en_reg_4 : FDE
    port map (
      D => BU2_U0_G_TX_txgen_testgenframe_crcgen_mux0104(4),
      CE => BU2_U0_G_TX_txgen_testgenframe_crcgen_not0100,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenframe_crcgen_byte_en_reg(4)
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_byte_en_reg_3 : FDE
    port map (
      D => BU2_U0_G_TX_txgen_testgenframe_crcgen_mux0104(3),
      CE => BU2_U0_G_TX_txgen_testgenframe_crcgen_not0100,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenframe_crcgen_byte_en_reg(3)
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_byte_en_reg_2 : FDE
    port map (
      D => BU2_U0_G_TX_txgen_testgenframe_crcgen_mux0104(2),
      CE => BU2_U0_G_TX_txgen_testgenframe_crcgen_not0100,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenframe_crcgen_byte_en_reg(2)
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_byte_en_reg_1 : FDE
    port map (
      D => BU2_U0_G_TX_txgen_testgenframe_crcgen_mux0104(1),
      CE => BU2_U0_G_TX_txgen_testgenframe_crcgen_not0100,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenframe_crcgen_byte_en_reg(1)
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_byte_en_reg_0 : FDE
    port map (
      D => BU2_U0_G_TX_txgen_testgenframe_crcgen_mux0104(0),
      CE => BU2_U0_G_TX_txgen_testgenframe_crcgen_not0100,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenframe_crcgen_byte_en_reg(0)
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_reg2_9 : FDE
    port map (
      D => BU2_U0_G_TX_txgen_testgenframe_crcgen_mux0103_131,
      CE => BU2_U0_G_TX_txgen_testgenframe_crcgen_not0099,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenframe_crcgen_reg2(9)
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_reg2_8 : FDE
    port map (
      D => BU2_U0_G_TX_txgen_testgenframe_crcgen_mux0102_132,
      CE => BU2_U0_G_TX_txgen_testgenframe_crcgen_not0099,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenframe_crcgen_reg2(8)
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_reg2_7 : FDE
    port map (
      D => BU2_U0_G_TX_txgen_testgenframe_crcgen_mux0101_133,
      CE => BU2_U0_G_TX_txgen_testgenframe_crcgen_not0099,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenframe_crcgen_reg2(7)
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_reg2_6 : FDE
    port map (
      D => BU2_U0_G_TX_txgen_testgenframe_crcgen_mux0100_134,
      CE => BU2_U0_G_TX_txgen_testgenframe_crcgen_not0099,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenframe_crcgen_reg2(6)
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_reg2_5 : FDE
    port map (
      D => BU2_U0_G_TX_txgen_testgenframe_crcgen_mux0099,
      CE => BU2_U0_G_TX_txgen_testgenframe_crcgen_not0099,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenframe_crcgen_reg2(5)
    );
  BU2_U0_G_TX_txgen_testgenframe_crcgen_reg2_4 : FDE
    port map (
      D => BU2_U0_G_TX_txgen_testgenframe_crcgen_mux0098,
      CE => BU2_U0_G_TX_txgen_testgenframe_crcgen_not0099,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenframe_crcgen_reg2(4)
    );
  BU2_U0_G_TX_txgen_testgenframe_firstcycgen : SRL16
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => BU2_host_rd_data(0),
      A1 => BU2_N1,
      A2 => BU2_host_rd_data(0),
      A3 => BU2_N1,
      CLK => tx_clk0,
      D => BU2_U0_G_TX_txgen_testgenframe_idle_state_147,
      Q => BU2_U0_G_TX_txgen_testgenframe_int_first_cycle
    );
  BU2_U0_G_TX_txgen_testgenframe_txdapipegen_7_srldt : SRL16
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => BU2_N1,
      A1 => BU2_N1,
      A2 => BU2_host_rd_data(0),
      A3 => BU2_N1,
      CLK => tx_clk0,
      D => BU2_U0_G_TX_txgen_testgenframe_data_avail_pipe_0_7_148,
      Q => BU2_U0_G_TX_txgen_testgenframe_da_srl_out(7)
    );
  BU2_U0_G_TX_txgen_testgenframe_txdapipegen_6_srldt : SRL16
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => BU2_N1,
      A1 => BU2_N1,
      A2 => BU2_host_rd_data(0),
      A3 => BU2_N1,
      CLK => tx_clk0,
      D => BU2_U0_G_TX_txgen_testgenframe_data_avail_pipe_0_6_149,
      Q => BU2_U0_G_TX_txgen_testgenframe_da_srl_out(6)
    );
  BU2_U0_G_TX_txgen_testgenframe_txdapipegen_5_srldt : SRL16
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => BU2_N1,
      A1 => BU2_N1,
      A2 => BU2_host_rd_data(0),
      A3 => BU2_N1,
      CLK => tx_clk0,
      D => BU2_U0_G_TX_txgen_testgenframe_data_avail_pipe_0_5_150,
      Q => BU2_U0_G_TX_txgen_testgenframe_da_srl_out(5)
    );
  BU2_U0_G_TX_txgen_testgenframe_txdapipegen_4_srldt : SRL16
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => BU2_N1,
      A1 => BU2_N1,
      A2 => BU2_host_rd_data(0),
      A3 => BU2_N1,
      CLK => tx_clk0,
      D => BU2_U0_G_TX_txgen_testgenframe_data_avail_pipe_0_4_151,
      Q => BU2_U0_G_TX_txgen_testgenframe_da_srl_out(4)
    );
  BU2_U0_G_TX_txgen_testgenframe_txdapipegen_3_srldt : SRL16
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => BU2_N1,
      A1 => BU2_N1,
      A2 => BU2_host_rd_data(0),
      A3 => BU2_N1,
      CLK => tx_clk0,
      D => BU2_U0_G_TX_txgen_testgenframe_data_avail_pipe_0_3_152,
      Q => BU2_U0_G_TX_txgen_testgenframe_da_srl_out(3)
    );
  BU2_U0_G_TX_txgen_testgenframe_txdapipegen_2_srldt : SRL16
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => BU2_N1,
      A1 => BU2_N1,
      A2 => BU2_host_rd_data(0),
      A3 => BU2_N1,
      CLK => tx_clk0,
      D => BU2_U0_G_TX_txgen_testgenframe_data_avail_pipe_0_2_153,
      Q => BU2_U0_G_TX_txgen_testgenframe_da_srl_out(2)
    );
  BU2_U0_G_TX_txgen_testgenframe_txdapipegen_1_srldt : SRL16
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => BU2_N1,
      A1 => BU2_N1,
      A2 => BU2_host_rd_data(0),
      A3 => BU2_N1,
      CLK => tx_clk0,
      D => BU2_U0_G_TX_txgen_testgenframe_data_avail_pipe_0_1_154,
      Q => BU2_U0_G_TX_txgen_testgenframe_da_srl_out(1)
    );
  BU2_U0_G_TX_txgen_testgenframe_txdapipegen_0_srldt : SRL16
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => BU2_N1,
      A1 => BU2_N1,
      A2 => BU2_host_rd_data(0),
      A3 => BU2_N1,
      CLK => tx_clk0,
      D => BU2_U0_G_TX_txgen_testgenframe_data_avail_pipe_0_0_155,
      Q => BU2_U0_G_TX_txgen_testgenframe_da_srl_out(0)
    );
  BU2_U0_G_TX_txgen_testgenframe_txdpipegen_63_srldt : SRL16
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => BU2_host_rd_data(0),
      A1 => BU2_N1,
      A2 => BU2_host_rd_data(0),
      A3 => BU2_N1,
      CLK => tx_clk0,
      D => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(63),
      Q => BU2_U0_G_TX_txgen_testgenframe_txd_pipe(63)
    );
  BU2_U0_G_TX_txgen_testgenframe_txdpipegen_62_srldt : SRL16
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => BU2_host_rd_data(0),
      A1 => BU2_N1,
      A2 => BU2_host_rd_data(0),
      A3 => BU2_N1,
      CLK => tx_clk0,
      D => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(62),
      Q => BU2_U0_G_TX_txgen_testgenframe_txd_pipe(62)
    );
  BU2_U0_G_TX_txgen_testgenframe_txdpipegen_61_srldt : SRL16
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => BU2_host_rd_data(0),
      A1 => BU2_N1,
      A2 => BU2_host_rd_data(0),
      A3 => BU2_N1,
      CLK => tx_clk0,
      D => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(61),
      Q => BU2_U0_G_TX_txgen_testgenframe_txd_pipe(61)
    );
  BU2_U0_G_TX_txgen_testgenframe_txdpipegen_60_srldt : SRL16
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => BU2_host_rd_data(0),
      A1 => BU2_N1,
      A2 => BU2_host_rd_data(0),
      A3 => BU2_N1,
      CLK => tx_clk0,
      D => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(60),
      Q => BU2_U0_G_TX_txgen_testgenframe_txd_pipe(60)
    );
  BU2_U0_G_TX_txgen_testgenframe_txdpipegen_59_srldt : SRL16
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => BU2_host_rd_data(0),
      A1 => BU2_N1,
      A2 => BU2_host_rd_data(0),
      A3 => BU2_N1,
      CLK => tx_clk0,
      D => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(59),
      Q => BU2_U0_G_TX_txgen_testgenframe_txd_pipe(59)
    );
  BU2_U0_G_TX_txgen_testgenframe_txdpipegen_58_srldt : SRL16
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => BU2_host_rd_data(0),
      A1 => BU2_N1,
      A2 => BU2_host_rd_data(0),
      A3 => BU2_N1,
      CLK => tx_clk0,
      D => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(58),
      Q => BU2_U0_G_TX_txgen_testgenframe_txd_pipe(58)
    );
  BU2_U0_G_TX_txgen_testgenframe_txdpipegen_57_srldt : SRL16
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => BU2_host_rd_data(0),
      A1 => BU2_N1,
      A2 => BU2_host_rd_data(0),
      A3 => BU2_N1,
      CLK => tx_clk0,
      D => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(57),
      Q => BU2_U0_G_TX_txgen_testgenframe_txd_pipe(57)
    );
  BU2_U0_G_TX_txgen_testgenframe_txdpipegen_56_srldt : SRL16
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => BU2_host_rd_data(0),
      A1 => BU2_N1,
      A2 => BU2_host_rd_data(0),
      A3 => BU2_N1,
      CLK => tx_clk0,
      D => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(56),
      Q => BU2_U0_G_TX_txgen_testgenframe_txd_pipe(56)
    );
  BU2_U0_G_TX_txgen_testgenframe_txdpipegen_55_srldt : SRL16
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => BU2_host_rd_data(0),
      A1 => BU2_N1,
      A2 => BU2_host_rd_data(0),
      A3 => BU2_N1,
      CLK => tx_clk0,
      D => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(55),
      Q => BU2_U0_G_TX_txgen_testgenframe_txd_pipe(55)
    );
  BU2_U0_G_TX_txgen_testgenframe_txdpipegen_54_srldt : SRL16
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => BU2_host_rd_data(0),
      A1 => BU2_N1,
      A2 => BU2_host_rd_data(0),
      A3 => BU2_N1,
      CLK => tx_clk0,
      D => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(54),
      Q => BU2_U0_G_TX_txgen_testgenframe_txd_pipe(54)
    );
  BU2_U0_G_TX_txgen_testgenframe_txdpipegen_53_srldt : SRL16
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => BU2_host_rd_data(0),
      A1 => BU2_N1,
      A2 => BU2_host_rd_data(0),
      A3 => BU2_N1,
      CLK => tx_clk0,
      D => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(53),
      Q => BU2_U0_G_TX_txgen_testgenframe_txd_pipe(53)
    );
  BU2_U0_G_TX_txgen_testgenframe_txdpipegen_52_srldt : SRL16
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => BU2_host_rd_data(0),
      A1 => BU2_N1,
      A2 => BU2_host_rd_data(0),
      A3 => BU2_N1,
      CLK => tx_clk0,
      D => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(52),
      Q => BU2_U0_G_TX_txgen_testgenframe_txd_pipe(52)
    );
  BU2_U0_G_TX_txgen_testgenframe_txdpipegen_51_srldt : SRL16
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => BU2_host_rd_data(0),
      A1 => BU2_N1,
      A2 => BU2_host_rd_data(0),
      A3 => BU2_N1,
      CLK => tx_clk0,
      D => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(51),
      Q => BU2_U0_G_TX_txgen_testgenframe_txd_pipe(51)
    );
  BU2_U0_G_TX_txgen_testgenframe_txdpipegen_50_srldt : SRL16
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => BU2_host_rd_data(0),
      A1 => BU2_N1,
      A2 => BU2_host_rd_data(0),
      A3 => BU2_N1,
      CLK => tx_clk0,
      D => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(50),
      Q => BU2_U0_G_TX_txgen_testgenframe_txd_pipe(50)
    );
  BU2_U0_G_TX_txgen_testgenframe_txdpipegen_49_srldt : SRL16
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => BU2_host_rd_data(0),
      A1 => BU2_N1,
      A2 => BU2_host_rd_data(0),
      A3 => BU2_N1,
      CLK => tx_clk0,
      D => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(49),
      Q => BU2_U0_G_TX_txgen_testgenframe_txd_pipe(49)
    );
  BU2_U0_G_TX_txgen_testgenframe_txdpipegen_48_srldt : SRL16
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => BU2_host_rd_data(0),
      A1 => BU2_N1,
      A2 => BU2_host_rd_data(0),
      A3 => BU2_N1,
      CLK => tx_clk0,
      D => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(48),
      Q => BU2_U0_G_TX_txgen_testgenframe_txd_pipe(48)
    );
  BU2_U0_G_TX_txgen_testgenframe_txdpipegen_47_srldt : SRL16
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => BU2_host_rd_data(0),
      A1 => BU2_N1,
      A2 => BU2_host_rd_data(0),
      A3 => BU2_N1,
      CLK => tx_clk0,
      D => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(47),
      Q => BU2_U0_G_TX_txgen_testgenframe_txd_pipe(47)
    );
  BU2_U0_G_TX_txgen_testgenframe_txdpipegen_46_srldt : SRL16
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => BU2_host_rd_data(0),
      A1 => BU2_N1,
      A2 => BU2_host_rd_data(0),
      A3 => BU2_N1,
      CLK => tx_clk0,
      D => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(46),
      Q => BU2_U0_G_TX_txgen_testgenframe_txd_pipe(46)
    );
  BU2_U0_G_TX_txgen_testgenframe_txdpipegen_45_srldt : SRL16
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => BU2_host_rd_data(0),
      A1 => BU2_N1,
      A2 => BU2_host_rd_data(0),
      A3 => BU2_N1,
      CLK => tx_clk0,
      D => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(45),
      Q => BU2_U0_G_TX_txgen_testgenframe_txd_pipe(45)
    );
  BU2_U0_G_TX_txgen_testgenframe_txdpipegen_44_srldt : SRL16
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => BU2_host_rd_data(0),
      A1 => BU2_N1,
      A2 => BU2_host_rd_data(0),
      A3 => BU2_N1,
      CLK => tx_clk0,
      D => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(44),
      Q => BU2_U0_G_TX_txgen_testgenframe_txd_pipe(44)
    );
  BU2_U0_G_TX_txgen_testgenframe_txdpipegen_43_srldt : SRL16
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => BU2_host_rd_data(0),
      A1 => BU2_N1,
      A2 => BU2_host_rd_data(0),
      A3 => BU2_N1,
      CLK => tx_clk0,
      D => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(43),
      Q => BU2_U0_G_TX_txgen_testgenframe_txd_pipe(43)
    );
  BU2_U0_G_TX_txgen_testgenframe_txdpipegen_42_srldt : SRL16
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => BU2_host_rd_data(0),
      A1 => BU2_N1,
      A2 => BU2_host_rd_data(0),
      A3 => BU2_N1,
      CLK => tx_clk0,
      D => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(42),
      Q => BU2_U0_G_TX_txgen_testgenframe_txd_pipe(42)
    );
  BU2_U0_G_TX_txgen_testgenframe_txdpipegen_41_srldt : SRL16
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => BU2_host_rd_data(0),
      A1 => BU2_N1,
      A2 => BU2_host_rd_data(0),
      A3 => BU2_N1,
      CLK => tx_clk0,
      D => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(41),
      Q => BU2_U0_G_TX_txgen_testgenframe_txd_pipe(41)
    );
  BU2_U0_G_TX_txgen_testgenframe_txdpipegen_40_srldt : SRL16
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => BU2_host_rd_data(0),
      A1 => BU2_N1,
      A2 => BU2_host_rd_data(0),
      A3 => BU2_N1,
      CLK => tx_clk0,
      D => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(40),
      Q => BU2_U0_G_TX_txgen_testgenframe_txd_pipe(40)
    );
  BU2_U0_G_TX_txgen_testgenframe_txdpipegen_39_srldt : SRL16
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => BU2_host_rd_data(0),
      A1 => BU2_N1,
      A2 => BU2_host_rd_data(0),
      A3 => BU2_N1,
      CLK => tx_clk0,
      D => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(39),
      Q => BU2_U0_G_TX_txgen_testgenframe_txd_pipe(39)
    );
  BU2_U0_G_TX_txgen_testgenframe_txdpipegen_38_srldt : SRL16
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => BU2_host_rd_data(0),
      A1 => BU2_N1,
      A2 => BU2_host_rd_data(0),
      A3 => BU2_N1,
      CLK => tx_clk0,
      D => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(38),
      Q => BU2_U0_G_TX_txgen_testgenframe_txd_pipe(38)
    );
  BU2_U0_G_TX_txgen_testgenframe_txdpipegen_37_srldt : SRL16
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => BU2_host_rd_data(0),
      A1 => BU2_N1,
      A2 => BU2_host_rd_data(0),
      A3 => BU2_N1,
      CLK => tx_clk0,
      D => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(37),
      Q => BU2_U0_G_TX_txgen_testgenframe_txd_pipe(37)
    );
  BU2_U0_G_TX_txgen_testgenframe_txdpipegen_36_srldt : SRL16
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => BU2_host_rd_data(0),
      A1 => BU2_N1,
      A2 => BU2_host_rd_data(0),
      A3 => BU2_N1,
      CLK => tx_clk0,
      D => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(36),
      Q => BU2_U0_G_TX_txgen_testgenframe_txd_pipe(36)
    );
  BU2_U0_G_TX_txgen_testgenframe_txdpipegen_35_srldt : SRL16
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => BU2_host_rd_data(0),
      A1 => BU2_N1,
      A2 => BU2_host_rd_data(0),
      A3 => BU2_N1,
      CLK => tx_clk0,
      D => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(35),
      Q => BU2_U0_G_TX_txgen_testgenframe_txd_pipe(35)
    );
  BU2_U0_G_TX_txgen_testgenframe_txdpipegen_34_srldt : SRL16
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => BU2_host_rd_data(0),
      A1 => BU2_N1,
      A2 => BU2_host_rd_data(0),
      A3 => BU2_N1,
      CLK => tx_clk0,
      D => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(34),
      Q => BU2_U0_G_TX_txgen_testgenframe_txd_pipe(34)
    );
  BU2_U0_G_TX_txgen_testgenframe_txdpipegen_33_srldt : SRL16
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => BU2_host_rd_data(0),
      A1 => BU2_N1,
      A2 => BU2_host_rd_data(0),
      A3 => BU2_N1,
      CLK => tx_clk0,
      D => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(33),
      Q => BU2_U0_G_TX_txgen_testgenframe_txd_pipe(33)
    );
  BU2_U0_G_TX_txgen_testgenframe_txdpipegen_32_srldt : SRL16
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => BU2_host_rd_data(0),
      A1 => BU2_N1,
      A2 => BU2_host_rd_data(0),
      A3 => BU2_N1,
      CLK => tx_clk0,
      D => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(32),
      Q => BU2_U0_G_TX_txgen_testgenframe_txd_pipe(32)
    );
  BU2_U0_G_TX_txgen_testgenframe_txdpipegen_31_srldt : SRL16
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => BU2_host_rd_data(0),
      A1 => BU2_N1,
      A2 => BU2_host_rd_data(0),
      A3 => BU2_N1,
      CLK => tx_clk0,
      D => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(31),
      Q => BU2_U0_G_TX_txgen_testgenframe_txd_pipe(31)
    );
  BU2_U0_G_TX_txgen_testgenframe_txdpipegen_30_srldt : SRL16
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => BU2_host_rd_data(0),
      A1 => BU2_N1,
      A2 => BU2_host_rd_data(0),
      A3 => BU2_N1,
      CLK => tx_clk0,
      D => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(30),
      Q => BU2_U0_G_TX_txgen_testgenframe_txd_pipe(30)
    );
  BU2_U0_G_TX_txgen_testgenframe_txdpipegen_29_srldt : SRL16
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => BU2_host_rd_data(0),
      A1 => BU2_N1,
      A2 => BU2_host_rd_data(0),
      A3 => BU2_N1,
      CLK => tx_clk0,
      D => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(29),
      Q => BU2_U0_G_TX_txgen_testgenframe_txd_pipe(29)
    );
  BU2_U0_G_TX_txgen_testgenframe_txdpipegen_28_srldt : SRL16
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => BU2_host_rd_data(0),
      A1 => BU2_N1,
      A2 => BU2_host_rd_data(0),
      A3 => BU2_N1,
      CLK => tx_clk0,
      D => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(28),
      Q => BU2_U0_G_TX_txgen_testgenframe_txd_pipe(28)
    );
  BU2_U0_G_TX_txgen_testgenframe_txdpipegen_27_srldt : SRL16
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => BU2_host_rd_data(0),
      A1 => BU2_N1,
      A2 => BU2_host_rd_data(0),
      A3 => BU2_N1,
      CLK => tx_clk0,
      D => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(27),
      Q => BU2_U0_G_TX_txgen_testgenframe_txd_pipe(27)
    );
  BU2_U0_G_TX_txgen_testgenframe_txdpipegen_26_srldt : SRL16
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => BU2_host_rd_data(0),
      A1 => BU2_N1,
      A2 => BU2_host_rd_data(0),
      A3 => BU2_N1,
      CLK => tx_clk0,
      D => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(26),
      Q => BU2_U0_G_TX_txgen_testgenframe_txd_pipe(26)
    );
  BU2_U0_G_TX_txgen_testgenframe_txdpipegen_25_srldt : SRL16
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => BU2_host_rd_data(0),
      A1 => BU2_N1,
      A2 => BU2_host_rd_data(0),
      A3 => BU2_N1,
      CLK => tx_clk0,
      D => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(25),
      Q => BU2_U0_G_TX_txgen_testgenframe_txd_pipe(25)
    );
  BU2_U0_G_TX_txgen_testgenframe_txdpipegen_24_srldt : SRL16
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => BU2_host_rd_data(0),
      A1 => BU2_N1,
      A2 => BU2_host_rd_data(0),
      A3 => BU2_N1,
      CLK => tx_clk0,
      D => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(24),
      Q => BU2_U0_G_TX_txgen_testgenframe_txd_pipe(24)
    );
  BU2_U0_G_TX_txgen_testgenframe_txdpipegen_23_srldt : SRL16
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => BU2_host_rd_data(0),
      A1 => BU2_N1,
      A2 => BU2_host_rd_data(0),
      A3 => BU2_N1,
      CLK => tx_clk0,
      D => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(23),
      Q => BU2_U0_G_TX_txgen_testgenframe_txd_pipe(23)
    );
  BU2_U0_G_TX_txgen_testgenframe_txdpipegen_22_srldt : SRL16
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => BU2_host_rd_data(0),
      A1 => BU2_N1,
      A2 => BU2_host_rd_data(0),
      A3 => BU2_N1,
      CLK => tx_clk0,
      D => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(22),
      Q => BU2_U0_G_TX_txgen_testgenframe_txd_pipe(22)
    );
  BU2_U0_G_TX_txgen_testgenframe_txdpipegen_21_srldt : SRL16
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => BU2_host_rd_data(0),
      A1 => BU2_N1,
      A2 => BU2_host_rd_data(0),
      A3 => BU2_N1,
      CLK => tx_clk0,
      D => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(21),
      Q => BU2_U0_G_TX_txgen_testgenframe_txd_pipe(21)
    );
  BU2_U0_G_TX_txgen_testgenframe_txdpipegen_20_srldt : SRL16
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => BU2_host_rd_data(0),
      A1 => BU2_N1,
      A2 => BU2_host_rd_data(0),
      A3 => BU2_N1,
      CLK => tx_clk0,
      D => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(20),
      Q => BU2_U0_G_TX_txgen_testgenframe_txd_pipe(20)
    );
  BU2_U0_G_TX_txgen_testgenframe_txdpipegen_19_srldt : SRL16
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => BU2_host_rd_data(0),
      A1 => BU2_N1,
      A2 => BU2_host_rd_data(0),
      A3 => BU2_N1,
      CLK => tx_clk0,
      D => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(19),
      Q => BU2_U0_G_TX_txgen_testgenframe_txd_pipe(19)
    );
  BU2_U0_G_TX_txgen_testgenframe_txdpipegen_18_srldt : SRL16
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => BU2_host_rd_data(0),
      A1 => BU2_N1,
      A2 => BU2_host_rd_data(0),
      A3 => BU2_N1,
      CLK => tx_clk0,
      D => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(18),
      Q => BU2_U0_G_TX_txgen_testgenframe_txd_pipe(18)
    );
  BU2_U0_G_TX_txgen_testgenframe_txdpipegen_17_srldt : SRL16
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => BU2_host_rd_data(0),
      A1 => BU2_N1,
      A2 => BU2_host_rd_data(0),
      A3 => BU2_N1,
      CLK => tx_clk0,
      D => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(17),
      Q => BU2_U0_G_TX_txgen_testgenframe_txd_pipe(17)
    );
  BU2_U0_G_TX_txgen_testgenframe_txdpipegen_16_srldt : SRL16
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => BU2_host_rd_data(0),
      A1 => BU2_N1,
      A2 => BU2_host_rd_data(0),
      A3 => BU2_N1,
      CLK => tx_clk0,
      D => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(16),
      Q => BU2_U0_G_TX_txgen_testgenframe_txd_pipe(16)
    );
  BU2_U0_G_TX_txgen_testgenframe_txdpipegen_15_srldt : SRL16
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => BU2_host_rd_data(0),
      A1 => BU2_N1,
      A2 => BU2_host_rd_data(0),
      A3 => BU2_N1,
      CLK => tx_clk0,
      D => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(15),
      Q => BU2_U0_G_TX_txgen_testgenframe_txd_pipe(15)
    );
  BU2_U0_G_TX_txgen_testgenframe_txdpipegen_14_srldt : SRL16
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => BU2_host_rd_data(0),
      A1 => BU2_N1,
      A2 => BU2_host_rd_data(0),
      A3 => BU2_N1,
      CLK => tx_clk0,
      D => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(14),
      Q => BU2_U0_G_TX_txgen_testgenframe_txd_pipe(14)
    );
  BU2_U0_G_TX_txgen_testgenframe_txdpipegen_13_srldt : SRL16
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => BU2_host_rd_data(0),
      A1 => BU2_N1,
      A2 => BU2_host_rd_data(0),
      A3 => BU2_N1,
      CLK => tx_clk0,
      D => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(13),
      Q => BU2_U0_G_TX_txgen_testgenframe_txd_pipe(13)
    );
  BU2_U0_G_TX_txgen_testgenframe_txdpipegen_12_srldt : SRL16
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => BU2_host_rd_data(0),
      A1 => BU2_N1,
      A2 => BU2_host_rd_data(0),
      A3 => BU2_N1,
      CLK => tx_clk0,
      D => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(12),
      Q => BU2_U0_G_TX_txgen_testgenframe_txd_pipe(12)
    );
  BU2_U0_G_TX_txgen_testgenframe_txdpipegen_11_srldt : SRL16
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => BU2_host_rd_data(0),
      A1 => BU2_N1,
      A2 => BU2_host_rd_data(0),
      A3 => BU2_N1,
      CLK => tx_clk0,
      D => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(11),
      Q => BU2_U0_G_TX_txgen_testgenframe_txd_pipe(11)
    );
  BU2_U0_G_TX_txgen_testgenframe_txdpipegen_10_srldt : SRL16
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => BU2_host_rd_data(0),
      A1 => BU2_N1,
      A2 => BU2_host_rd_data(0),
      A3 => BU2_N1,
      CLK => tx_clk0,
      D => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(10),
      Q => BU2_U0_G_TX_txgen_testgenframe_txd_pipe(10)
    );
  BU2_U0_G_TX_txgen_testgenframe_txdpipegen_9_srldt : SRL16
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => BU2_host_rd_data(0),
      A1 => BU2_N1,
      A2 => BU2_host_rd_data(0),
      A3 => BU2_N1,
      CLK => tx_clk0,
      D => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(9),
      Q => BU2_U0_G_TX_txgen_testgenframe_txd_pipe(9)
    );
  BU2_U0_G_TX_txgen_testgenframe_txdpipegen_8_srldt : SRL16
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => BU2_host_rd_data(0),
      A1 => BU2_N1,
      A2 => BU2_host_rd_data(0),
      A3 => BU2_N1,
      CLK => tx_clk0,
      D => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(8),
      Q => BU2_U0_G_TX_txgen_testgenframe_txd_pipe(8)
    );
  BU2_U0_G_TX_txgen_testgenframe_txdpipegen_7_srldt : SRL16
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => BU2_host_rd_data(0),
      A1 => BU2_N1,
      A2 => BU2_host_rd_data(0),
      A3 => BU2_N1,
      CLK => tx_clk0,
      D => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(7),
      Q => BU2_U0_G_TX_txgen_testgenframe_txd_pipe(7)
    );
  BU2_U0_G_TX_txgen_testgenframe_txdpipegen_6_srldt : SRL16
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => BU2_host_rd_data(0),
      A1 => BU2_N1,
      A2 => BU2_host_rd_data(0),
      A3 => BU2_N1,
      CLK => tx_clk0,
      D => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(6),
      Q => BU2_U0_G_TX_txgen_testgenframe_txd_pipe(6)
    );
  BU2_U0_G_TX_txgen_testgenframe_txdpipegen_5_srldt : SRL16
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => BU2_host_rd_data(0),
      A1 => BU2_N1,
      A2 => BU2_host_rd_data(0),
      A3 => BU2_N1,
      CLK => tx_clk0,
      D => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(5),
      Q => BU2_U0_G_TX_txgen_testgenframe_txd_pipe(5)
    );
  BU2_U0_G_TX_txgen_testgenframe_txdpipegen_4_srldt : SRL16
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => BU2_host_rd_data(0),
      A1 => BU2_N1,
      A2 => BU2_host_rd_data(0),
      A3 => BU2_N1,
      CLK => tx_clk0,
      D => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(4),
      Q => BU2_U0_G_TX_txgen_testgenframe_txd_pipe(4)
    );
  BU2_U0_G_TX_txgen_testgenframe_txdpipegen_3_srldt : SRL16
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => BU2_host_rd_data(0),
      A1 => BU2_N1,
      A2 => BU2_host_rd_data(0),
      A3 => BU2_N1,
      CLK => tx_clk0,
      D => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(3),
      Q => BU2_U0_G_TX_txgen_testgenframe_txd_pipe(3)
    );
  BU2_U0_G_TX_txgen_testgenframe_txdpipegen_2_srldt : SRL16
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => BU2_host_rd_data(0),
      A1 => BU2_N1,
      A2 => BU2_host_rd_data(0),
      A3 => BU2_N1,
      CLK => tx_clk0,
      D => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(2),
      Q => BU2_U0_G_TX_txgen_testgenframe_txd_pipe(2)
    );
  BU2_U0_G_TX_txgen_testgenframe_txdpipegen_1_srldt : SRL16
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => BU2_host_rd_data(0),
      A1 => BU2_N1,
      A2 => BU2_host_rd_data(0),
      A3 => BU2_N1,
      CLK => tx_clk0,
      D => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(1),
      Q => BU2_U0_G_TX_txgen_testgenframe_txd_pipe(1)
    );
  BU2_U0_G_TX_txgen_testgenframe_txdpipegen_0_srldt : SRL16
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => BU2_host_rd_data(0),
      A1 => BU2_N1,
      A2 => BU2_host_rd_data(0),
      A3 => BU2_N1,
      CLK => tx_clk0,
      D => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(0),
      Q => BU2_U0_G_TX_txgen_testgenframe_txd_pipe(0)
    );
  BU2_U0_G_TX_txgen_testgenframe_srlcrcsamp : SRL16
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => BU2_host_rd_data(0),
      A1 => BU2_host_rd_data(0),
      A2 => BU2_host_rd_data(0),
      A3 => BU2_N1,
      CLK => tx_clk0,
      D => BU2_U0_G_TX_txgen_testgenframe_crc_sample_146,
      Q => BU2_U0_G_TX_txgen_testgenframe_crc_sample_reg
    );
  BU2_U0_G_TX_txgen_testgenframe_srlcrcgen_7_srlcrcpos : SRL16
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => BU2_host_rd_data(0),
      A1 => BU2_N1,
      A2 => BU2_N1,
      A3 => BU2_host_rd_data(0),
      CLK => tx_clk0,
      D => BU2_U0_G_TX_txgen_testgenframe_pos_reg_pre_delay(7),
      Q => BU2_U0_G_TX_txgen_testgenframe_pos_pre_reg(7)
    );
  BU2_U0_G_TX_txgen_testgenframe_srlcrcgen_6_srlcrcpos : SRL16
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => BU2_host_rd_data(0),
      A1 => BU2_N1,
      A2 => BU2_N1,
      A3 => BU2_host_rd_data(0),
      CLK => tx_clk0,
      D => BU2_U0_G_TX_txgen_testgenframe_pos_reg_pre_delay(6),
      Q => BU2_U0_G_TX_txgen_testgenframe_pos_pre_reg(6)
    );
  BU2_U0_G_TX_txgen_testgenframe_srlcrcgen_5_srlcrcpos : SRL16
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => BU2_host_rd_data(0),
      A1 => BU2_N1,
      A2 => BU2_N1,
      A3 => BU2_host_rd_data(0),
      CLK => tx_clk0,
      D => BU2_U0_G_TX_txgen_testgenframe_pos_reg_pre_delay(5),
      Q => BU2_U0_G_TX_txgen_testgenframe_pos_pre_reg(5)
    );
  BU2_U0_G_TX_txgen_testgenframe_srlcrcgen_4_srlcrcpos : SRL16
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => BU2_host_rd_data(0),
      A1 => BU2_N1,
      A2 => BU2_N1,
      A3 => BU2_host_rd_data(0),
      CLK => tx_clk0,
      D => BU2_U0_G_TX_txgen_testgenframe_pos_reg_pre_delay(4),
      Q => BU2_U0_G_TX_txgen_testgenframe_pos_pre_reg(4)
    );
  BU2_U0_G_TX_txgen_testgenframe_srlcrcgen_3_srlcrcpos : SRL16
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => BU2_host_rd_data(0),
      A1 => BU2_N1,
      A2 => BU2_N1,
      A3 => BU2_host_rd_data(0),
      CLK => tx_clk0,
      D => BU2_U0_G_TX_txgen_testgenframe_pos_reg_pre_delay(3),
      Q => BU2_U0_G_TX_txgen_testgenframe_pos_pre_reg(3)
    );
  BU2_U0_G_TX_txgen_testgenframe_srlcrcgen_2_srlcrcpos : SRL16
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => BU2_host_rd_data(0),
      A1 => BU2_N1,
      A2 => BU2_N1,
      A3 => BU2_host_rd_data(0),
      CLK => tx_clk0,
      D => BU2_U0_G_TX_txgen_testgenframe_pos_reg_pre_delay(2),
      Q => BU2_U0_G_TX_txgen_testgenframe_pos_pre_reg(2)
    );
  BU2_U0_G_TX_txgen_testgenframe_srlcrcgen_1_srlcrcpos : SRL16
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => BU2_host_rd_data(0),
      A1 => BU2_N1,
      A2 => BU2_N1,
      A3 => BU2_host_rd_data(0),
      CLK => tx_clk0,
      D => BU2_U0_G_TX_txgen_testgenframe_pos_reg_pre_delay(1),
      Q => BU2_U0_G_TX_txgen_testgenframe_pos_pre_reg(1)
    );
  BU2_U0_G_TX_txgen_testgenframe_srlcrcgen_0_srlcrcpos : SRL16
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => BU2_host_rd_data(0),
      A1 => BU2_N1,
      A2 => BU2_N1,
      A3 => BU2_host_rd_data(0),
      CLK => tx_clk0,
      D => BU2_U0_G_TX_txgen_testgenframe_pos_reg_pre_delay(0),
      Q => BU2_U0_G_TX_txgen_testgenframe_pos_pre_reg(0)
    );
  BU2_U0_G_TX_txgen_testgenframe_crcmodedly : SRL16
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => BU2_N1,
      A1 => BU2_host_rd_data(0),
      A2 => BU2_host_rd_data(0),
      A3 => BU2_N1,
      CLK => tx_clk0,
      D => BU2_U0_G_TX_txgen_testgenframe_int_crc_mode_pre_dly_145,
      Q => BU2_U0_G_TX_txgen_testgenframe_int_crc_mode
    );
  BU2_U0_G_TX_txgen_testgenframe_state_FFd2 : FDC
    generic map(
      INIT => '0'
    )
    port map (
      D => BU2_U0_G_TX_txgen_testgenframe_state_FFd2_In,
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_370,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenframe_state_FFd2_157
    );
  BU2_U0_G_TX_txgen_testgenframe_state_FFd1 : FDC
    generic map(
      INIT => '0'
    )
    port map (
      D => BU2_U0_G_TX_txgen_testgenframe_state_FFd1_In,
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_370,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenframe_state_FFd1_135
    );
  BU2_U0_G_TX_txgen_testgenframe_pos_reg_reg_7 : FDC
    port map (
      D => BU2_U0_G_TX_txgen_testgenframe_pos_reg(7),
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_370,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenframe_pos_reg_reg(7)
    );
  BU2_U0_G_TX_txgen_testgenframe_pos_reg_reg_6 : FDC
    port map (
      D => BU2_U0_G_TX_txgen_testgenframe_pos_reg(6),
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_370,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenframe_pos_reg_reg(6)
    );
  BU2_U0_G_TX_txgen_testgenframe_pos_reg_reg_5 : FDC
    port map (
      D => BU2_U0_G_TX_txgen_testgenframe_pos_reg(5),
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_370,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenframe_pos_reg_reg(5)
    );
  BU2_U0_G_TX_txgen_testgenframe_pos_reg_reg_4 : FDC
    port map (
      D => BU2_U0_G_TX_txgen_testgenframe_pos_reg(4),
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_370,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenframe_pos_reg_reg(4)
    );
  BU2_U0_G_TX_txgen_testgenframe_da7 : FDC
    port map (
      D => BU2_U0_G_TX_txgen_testgenframe_data_avail_pipe_1_7_137,
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_370,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenframe_da7_136
    );
  BU2_U0_G_TX_txgen_testgenframe_crc_latched_op_31 : FDE
    port map (
      D => BU2_U0_G_TX_txgen_testgenframe_crcgen_reg2(0),
      CE => BU2_U0_G_TX_txgen_testgenframe_crc_sample_reg,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenframe_crc_latched_op(31)
    );
  BU2_U0_G_TX_txgen_testgenframe_crc_latched_op_30 : FDE
    port map (
      D => BU2_U0_G_TX_txgen_testgenframe_crcgen_reg2(1),
      CE => BU2_U0_G_TX_txgen_testgenframe_crc_sample_reg,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenframe_crc_latched_op(30)
    );
  BU2_U0_G_TX_txgen_testgenframe_crc_latched_op_29 : FDE
    port map (
      D => BU2_U0_G_TX_txgen_testgenframe_crcgen_reg2(2),
      CE => BU2_U0_G_TX_txgen_testgenframe_crc_sample_reg,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenframe_crc_latched_op(29)
    );
  BU2_U0_G_TX_txgen_testgenframe_crc_latched_op_28 : FDE
    port map (
      D => BU2_U0_G_TX_txgen_testgenframe_crcgen_reg2(3),
      CE => BU2_U0_G_TX_txgen_testgenframe_crc_sample_reg,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenframe_crc_latched_op(28)
    );
  BU2_U0_G_TX_txgen_testgenframe_crc_latched_op_27 : FDE
    port map (
      D => BU2_U0_G_TX_txgen_testgenframe_crcgen_reg2(4),
      CE => BU2_U0_G_TX_txgen_testgenframe_crc_sample_reg,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenframe_crc_latched_op(27)
    );
  BU2_U0_G_TX_txgen_testgenframe_crc_latched_op_26 : FDE
    port map (
      D => BU2_U0_G_TX_txgen_testgenframe_crcgen_reg2(5),
      CE => BU2_U0_G_TX_txgen_testgenframe_crc_sample_reg,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenframe_crc_latched_op(26)
    );
  BU2_U0_G_TX_txgen_testgenframe_crc_latched_op_25 : FDE
    port map (
      D => BU2_U0_G_TX_txgen_testgenframe_crcgen_reg2(6),
      CE => BU2_U0_G_TX_txgen_testgenframe_crc_sample_reg,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenframe_crc_latched_op(25)
    );
  BU2_U0_G_TX_txgen_testgenframe_crc_latched_op_24 : FDE
    port map (
      D => BU2_U0_G_TX_txgen_testgenframe_crcgen_reg2(7),
      CE => BU2_U0_G_TX_txgen_testgenframe_crc_sample_reg,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenframe_crc_latched_op(24)
    );
  BU2_U0_G_TX_txgen_testgenframe_crc_latched_op_23 : FDE
    port map (
      D => BU2_U0_G_TX_txgen_testgenframe_crcgen_reg2(8),
      CE => BU2_U0_G_TX_txgen_testgenframe_crc_sample_reg,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenframe_crc_latched_op(23)
    );
  BU2_U0_G_TX_txgen_testgenframe_crc_latched_op_22 : FDE
    port map (
      D => BU2_U0_G_TX_txgen_testgenframe_crcgen_reg2(9),
      CE => BU2_U0_G_TX_txgen_testgenframe_crc_sample_reg,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenframe_crc_latched_op(22)
    );
  BU2_U0_G_TX_txgen_testgenframe_crc_latched_op_21 : FDE
    port map (
      D => BU2_U0_G_TX_txgen_testgenframe_crcgen_reg2(10),
      CE => BU2_U0_G_TX_txgen_testgenframe_crc_sample_reg,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenframe_crc_latched_op(21)
    );
  BU2_U0_G_TX_txgen_testgenframe_crc_latched_op_20 : FDE
    port map (
      D => BU2_U0_G_TX_txgen_testgenframe_crcgen_reg2(11),
      CE => BU2_U0_G_TX_txgen_testgenframe_crc_sample_reg,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenframe_crc_latched_op(20)
    );
  BU2_U0_G_TX_txgen_testgenframe_crc_latched_op_19 : FDE
    port map (
      D => BU2_U0_G_TX_txgen_testgenframe_crcgen_reg2(12),
      CE => BU2_U0_G_TX_txgen_testgenframe_crc_sample_reg,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenframe_crc_latched_op(19)
    );
  BU2_U0_G_TX_txgen_testgenframe_crc_latched_op_18 : FDE
    port map (
      D => BU2_U0_G_TX_txgen_testgenframe_crcgen_reg2(13),
      CE => BU2_U0_G_TX_txgen_testgenframe_crc_sample_reg,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenframe_crc_latched_op(18)
    );
  BU2_U0_G_TX_txgen_testgenframe_crc_latched_op_17 : FDE
    port map (
      D => BU2_U0_G_TX_txgen_testgenframe_crcgen_reg2(14),
      CE => BU2_U0_G_TX_txgen_testgenframe_crc_sample_reg,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenframe_crc_latched_op(17)
    );
  BU2_U0_G_TX_txgen_testgenframe_crc_latched_op_16 : FDE
    port map (
      D => BU2_U0_G_TX_txgen_testgenframe_crcgen_reg2(15),
      CE => BU2_U0_G_TX_txgen_testgenframe_crc_sample_reg,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenframe_crc_latched_op(16)
    );
  BU2_U0_G_TX_txgen_testgenframe_crc_latched_op_15 : FDE
    port map (
      D => BU2_U0_G_TX_txgen_testgenframe_crcgen_reg2(16),
      CE => BU2_U0_G_TX_txgen_testgenframe_crc_sample_reg,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenframe_crc_latched_op(15)
    );
  BU2_U0_G_TX_txgen_testgenframe_crc_latched_op_14 : FDE
    port map (
      D => BU2_U0_G_TX_txgen_testgenframe_crcgen_reg2(17),
      CE => BU2_U0_G_TX_txgen_testgenframe_crc_sample_reg,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenframe_crc_latched_op(14)
    );
  BU2_U0_G_TX_txgen_testgenframe_crc_latched_op_13 : FDE
    port map (
      D => BU2_U0_G_TX_txgen_testgenframe_crcgen_reg2(18),
      CE => BU2_U0_G_TX_txgen_testgenframe_crc_sample_reg,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenframe_crc_latched_op(13)
    );
  BU2_U0_G_TX_txgen_testgenframe_crc_latched_op_12 : FDE
    port map (
      D => BU2_U0_G_TX_txgen_testgenframe_crcgen_reg2(19),
      CE => BU2_U0_G_TX_txgen_testgenframe_crc_sample_reg,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenframe_crc_latched_op(12)
    );
  BU2_U0_G_TX_txgen_testgenframe_crc_latched_op_11 : FDE
    port map (
      D => BU2_U0_G_TX_txgen_testgenframe_crcgen_reg2(20),
      CE => BU2_U0_G_TX_txgen_testgenframe_crc_sample_reg,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenframe_crc_latched_op(11)
    );
  BU2_U0_G_TX_txgen_testgenframe_crc_latched_op_10 : FDE
    port map (
      D => BU2_U0_G_TX_txgen_testgenframe_crcgen_reg2(21),
      CE => BU2_U0_G_TX_txgen_testgenframe_crc_sample_reg,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenframe_crc_latched_op(10)
    );
  BU2_U0_G_TX_txgen_testgenframe_crc_latched_op_9 : FDE
    port map (
      D => BU2_U0_G_TX_txgen_testgenframe_crcgen_reg2(22),
      CE => BU2_U0_G_TX_txgen_testgenframe_crc_sample_reg,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenframe_crc_latched_op(9)
    );
  BU2_U0_G_TX_txgen_testgenframe_crc_latched_op_8 : FDE
    port map (
      D => BU2_U0_G_TX_txgen_testgenframe_crcgen_reg2(23),
      CE => BU2_U0_G_TX_txgen_testgenframe_crc_sample_reg,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenframe_crc_latched_op(8)
    );
  BU2_U0_G_TX_txgen_testgenframe_crc_latched_op_7 : FDE
    port map (
      D => BU2_U0_G_TX_txgen_testgenframe_crcgen_reg2(24),
      CE => BU2_U0_G_TX_txgen_testgenframe_crc_sample_reg,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenframe_crc_latched_op(7)
    );
  BU2_U0_G_TX_txgen_testgenframe_crc_latched_op_6 : FDE
    port map (
      D => BU2_U0_G_TX_txgen_testgenframe_crcgen_reg2(25),
      CE => BU2_U0_G_TX_txgen_testgenframe_crc_sample_reg,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenframe_crc_latched_op(6)
    );
  BU2_U0_G_TX_txgen_testgenframe_crc_latched_op_5 : FDE
    port map (
      D => BU2_U0_G_TX_txgen_testgenframe_crcgen_reg2(26),
      CE => BU2_U0_G_TX_txgen_testgenframe_crc_sample_reg,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenframe_crc_latched_op(5)
    );
  BU2_U0_G_TX_txgen_testgenframe_crc_latched_op_4 : FDE
    port map (
      D => BU2_U0_G_TX_txgen_testgenframe_crcgen_reg2(27),
      CE => BU2_U0_G_TX_txgen_testgenframe_crc_sample_reg,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenframe_crc_latched_op(4)
    );
  BU2_U0_G_TX_txgen_testgenframe_crc_latched_op_3 : FDE
    port map (
      D => BU2_U0_G_TX_txgen_testgenframe_crcgen_reg2(28),
      CE => BU2_U0_G_TX_txgen_testgenframe_crc_sample_reg,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenframe_crc_latched_op(3)
    );
  BU2_U0_G_TX_txgen_testgenframe_crc_latched_op_2 : FDE
    port map (
      D => BU2_U0_G_TX_txgen_testgenframe_crcgen_reg2(29),
      CE => BU2_U0_G_TX_txgen_testgenframe_crc_sample_reg,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenframe_crc_latched_op(2)
    );
  BU2_U0_G_TX_txgen_testgenframe_crc_latched_op_1 : FDE
    port map (
      D => BU2_U0_G_TX_txgen_testgenframe_crcgen_reg2(30),
      CE => BU2_U0_G_TX_txgen_testgenframe_crc_sample_reg,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenframe_crc_latched_op(1)
    );
  BU2_U0_G_TX_txgen_testgenframe_crc_latched_op_0 : FDE
    port map (
      D => BU2_U0_G_TX_txgen_testgenframe_crcgen_reg2(31),
      CE => BU2_U0_G_TX_txgen_testgenframe_crc_sample_reg,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenframe_crc_latched_op(0)
    );
  BU2_U0_G_TX_txgen_testgenframe_pos_reg_7 : FDC
    port map (
      D => BU2_U0_G_TX_txgen_testgenframe_pos_pre_reg(7),
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_370,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenframe_pos_reg(7)
    );
  BU2_U0_G_TX_txgen_testgenframe_pos_reg_6 : FDC
    port map (
      D => BU2_U0_G_TX_txgen_testgenframe_pos_pre_reg(6),
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_370,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenframe_pos_reg(6)
    );
  BU2_U0_G_TX_txgen_testgenframe_pos_reg_5 : FDC
    port map (
      D => BU2_U0_G_TX_txgen_testgenframe_pos_pre_reg(5),
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_370,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenframe_pos_reg(5)
    );
  BU2_U0_G_TX_txgen_testgenframe_pos_reg_4 : FDC
    port map (
      D => BU2_U0_G_TX_txgen_testgenframe_pos_pre_reg(4),
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_370,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenframe_pos_reg(4)
    );
  BU2_U0_G_TX_txgen_testgenframe_pos_reg_3 : FDC
    port map (
      D => BU2_U0_G_TX_txgen_testgenframe_pos_pre_reg(3),
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_370,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenframe_pos_reg(3)
    );
  BU2_U0_G_TX_txgen_testgenframe_pos_reg_2 : FDC
    port map (
      D => BU2_U0_G_TX_txgen_testgenframe_pos_pre_reg(2),
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_370,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenframe_pos_reg(2)
    );
  BU2_U0_G_TX_txgen_testgenframe_pos_reg_1 : FDC
    port map (
      D => BU2_U0_G_TX_txgen_testgenframe_pos_pre_reg(1),
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_370,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenframe_pos_reg(1)
    );
  BU2_U0_G_TX_txgen_testgenframe_pos_reg_0 : FDC
    port map (
      D => BU2_U0_G_TX_txgen_testgenframe_pos_pre_reg(0),
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_370,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenframe_pos_reg(0)
    );
  BU2_U0_G_TX_txgen_testgenframe_first_cycle : FD
    port map (
      D => BU2_U0_G_TX_txgen_testgenframe_int_first_cycle,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenframe_first_cycle_349
    );
  BU2_U0_G_TX_txgen_testgenframe_crc_insert_dly_1_7 : FDC
    port map (
      D => BU2_U0_G_TX_txgen_testgenframe_crc_insert(7),
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_370,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenframe_crc_insert_dly_1(7)
    );
  BU2_U0_G_TX_txgen_testgenframe_crc_insert_dly_1_6 : FDC
    port map (
      D => BU2_U0_G_TX_txgen_testgenframe_crc_insert(6),
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_370,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenframe_crc_insert_dly_1(6)
    );
  BU2_U0_G_TX_txgen_testgenframe_crc_insert_dly_1_5 : FDC
    port map (
      D => BU2_U0_G_TX_txgen_testgenframe_crc_insert(5),
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_370,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenframe_crc_insert_dly_1(5)
    );
  BU2_U0_G_TX_txgen_testgenframe_crc_insert_dly_1_4 : FDC
    port map (
      D => BU2_U0_G_TX_txgen_testgenframe_crc_insert(4),
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_370,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenframe_crc_insert_dly_1(4)
    );
  BU2_U0_G_TX_txgen_testgenframe_crc_insert_dly_1_3 : FDC
    port map (
      D => BU2_U0_G_TX_txgen_testgenframe_crc_insert(3),
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_370,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenframe_crc_insert_dly_1(3)
    );
  BU2_U0_G_TX_txgen_testgenframe_crc_insert_dly_1_2 : FDC
    port map (
      D => BU2_U0_G_TX_txgen_testgenframe_crc_insert(2),
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_370,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenframe_crc_insert_dly_1(2)
    );
  BU2_U0_G_TX_txgen_testgenframe_crc_insert_dly_1_1 : FDC
    port map (
      D => BU2_U0_G_TX_txgen_testgenframe_crc_insert(1),
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_370,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenframe_crc_insert_dly_1(1)
    );
  BU2_U0_G_TX_txgen_testgenframe_crc_insert_dly_1_0 : FDC
    port map (
      D => BU2_U0_G_TX_txgen_testgenframe_crc_insert(0),
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_370,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenframe_crc_insert_dly_1(0)
    );
  BU2_U0_G_TX_txgen_testgenframe_data_avail_pipe_1_7 : FDC
    port map (
      D => BU2_U0_G_TX_txgen_testgenframe_data_avail_pipe_0_7_148,
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_370,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenframe_data_avail_pipe_1_7_137
    );
  BU2_U0_G_TX_txgen_testgenframe_data_avail_pipe_1_6 : FDC
    port map (
      D => BU2_U0_G_TX_txgen_testgenframe_data_avail_pipe_0_6_149,
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_370,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenframe_data_avail_pipe_1_6_138
    );
  BU2_U0_G_TX_txgen_testgenframe_data_avail_pipe_1_5 : FDC
    port map (
      D => BU2_U0_G_TX_txgen_testgenframe_data_avail_pipe_0_5_150,
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_370,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenframe_data_avail_pipe_1_5_139
    );
  BU2_U0_G_TX_txgen_testgenframe_data_avail_pipe_1_4 : FDC
    port map (
      D => BU2_U0_G_TX_txgen_testgenframe_data_avail_pipe_0_4_151,
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_370,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenframe_data_avail_pipe_1_4_140
    );
  BU2_U0_G_TX_txgen_testgenframe_data_avail_pipe_1_3 : FDC
    port map (
      D => BU2_U0_G_TX_txgen_testgenframe_data_avail_pipe_0_3_152,
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_370,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenframe_data_avail_pipe_1_3_141
    );
  BU2_U0_G_TX_txgen_testgenframe_data_avail_pipe_1_2 : FDC
    port map (
      D => BU2_U0_G_TX_txgen_testgenframe_data_avail_pipe_0_2_153,
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_370,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenframe_data_avail_pipe_1_2_142
    );
  BU2_U0_G_TX_txgen_testgenframe_data_avail_pipe_1_1 : FDC
    port map (
      D => BU2_U0_G_TX_txgen_testgenframe_data_avail_pipe_0_1_154,
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_370,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenframe_data_avail_pipe_1_1_143
    );
  BU2_U0_G_TX_txgen_testgenframe_data_avail_pipe_1_0 : FDC
    port map (
      D => BU2_U0_G_TX_txgen_testgenframe_data_avail_pipe_0_0_155,
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_370,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenframe_data_avail_pipe_1_0_144
    );
  BU2_U0_G_TX_txgen_testgenframe_int_crc_mode_pre_dly : FDCE
    port map (
      D => BU2_U0_G_TX_txgen_crc_mode_reg_352,
      CE => BU2_U0_G_TX_txgen_testgenframe_cmp_eq0000,
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_370,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenframe_int_crc_mode_pre_dly_145
    );
  BU2_U0_G_TX_txgen_testgenframe_crc7_reg_7 : FDC
    port map (
      D => BU2_U0_G_TX_txgen_testgenframe_crc7(7),
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_370,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenframe_crc7_reg(7)
    );
  BU2_U0_G_TX_txgen_testgenframe_crc7_reg_6 : FDC
    port map (
      D => BU2_U0_G_TX_txgen_testgenframe_crc7(6),
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_370,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenframe_crc7_reg(6)
    );
  BU2_U0_G_TX_txgen_testgenframe_crc7_reg_5 : FDC
    port map (
      D => BU2_U0_G_TX_txgen_testgenframe_crc7(5),
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_370,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenframe_crc7_reg(5)
    );
  BU2_U0_G_TX_txgen_testgenframe_crc7_reg_4 : FDC
    port map (
      D => BU2_U0_G_TX_txgen_testgenframe_crc7(4),
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_370,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenframe_crc7_reg(4)
    );
  BU2_U0_G_TX_txgen_testgenframe_crc7_reg_3 : FDC
    port map (
      D => BU2_U0_G_TX_txgen_testgenframe_crc7(3),
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_370,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenframe_crc7_reg(3)
    );
  BU2_U0_G_TX_txgen_testgenframe_crc7_reg_2 : FDC
    port map (
      D => BU2_U0_G_TX_txgen_testgenframe_crc7(2),
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_370,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenframe_crc7_reg(2)
    );
  BU2_U0_G_TX_txgen_testgenframe_crc7_reg_1 : FDC
    port map (
      D => BU2_U0_G_TX_txgen_testgenframe_crc7(1),
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_370,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenframe_crc7_reg(1)
    );
  BU2_U0_G_TX_txgen_testgenframe_crc7_reg_0 : FDC
    port map (
      D => BU2_U0_G_TX_txgen_testgenframe_crc7(0),
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_370,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenframe_crc7_reg(0)
    );
  BU2_U0_G_TX_txgen_testgenframe_pos_reg_pre_delay_6 : FDC
    port map (
      D => BU2_U0_G_TX_txgen_testgenframe_pos(6),
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_370,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenframe_pos_reg_pre_delay(6)
    );
  BU2_U0_G_TX_txgen_testgenframe_pos_reg_pre_delay_7 : FDC
    port map (
      D => BU2_U0_G_TX_txgen_testgenframe_pos(7),
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_370,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenframe_pos_reg_pre_delay(7)
    );
  BU2_U0_G_TX_txgen_testgenframe_pos_reg_pre_delay_5 : FDC
    port map (
      D => BU2_U0_G_TX_txgen_testgenframe_pos(5),
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_370,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenframe_pos_reg_pre_delay(5)
    );
  BU2_U0_G_TX_txgen_testgenframe_crc2_reg_7 : FDC
    port map (
      D => BU2_U0_G_TX_txgen_testgenframe_crc2(7),
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_370,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenframe_crc2_reg(7)
    );
  BU2_U0_G_TX_txgen_testgenframe_crc2_reg_6 : FDC
    port map (
      D => BU2_U0_G_TX_txgen_testgenframe_crc2(6),
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_370,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenframe_crc2_reg(6)
    );
  BU2_U0_G_TX_txgen_testgenframe_crc2_reg_5 : FDC
    port map (
      D => BU2_U0_G_TX_txgen_testgenframe_crc2(5),
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_370,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenframe_crc2_reg(5)
    );
  BU2_U0_G_TX_txgen_testgenframe_crc2_reg_4 : FDC
    port map (
      D => BU2_U0_G_TX_txgen_testgenframe_crc2(4),
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_370,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenframe_crc2_reg(4)
    );
  BU2_U0_G_TX_txgen_testgenframe_crc2_reg_3 : FDC
    port map (
      D => BU2_U0_G_TX_txgen_testgenframe_crc2(3),
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_370,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenframe_crc2_reg(3)
    );
  BU2_U0_G_TX_txgen_testgenframe_crc2_reg_2 : FDC
    port map (
      D => BU2_U0_G_TX_txgen_testgenframe_crc2(2),
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_370,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenframe_crc2_reg(2)
    );
  BU2_U0_G_TX_txgen_testgenframe_crc2_reg_1 : FDC
    port map (
      D => BU2_U0_G_TX_txgen_testgenframe_crc2(1),
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_370,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenframe_crc2_reg(1)
    );
  BU2_U0_G_TX_txgen_testgenframe_crc2_reg_0 : FDC
    port map (
      D => BU2_U0_G_TX_txgen_testgenframe_crc2(0),
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_370,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenframe_crc2_reg(0)
    );
  BU2_U0_G_TX_txgen_testgenframe_pos_reg_pre_delay_4 : FDC
    port map (
      D => BU2_U0_G_TX_txgen_testgenframe_pos(4),
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_370,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenframe_pos_reg_pre_delay(4)
    );
  BU2_U0_G_TX_txgen_testgenframe_pos_reg_pre_delay_3 : FDC
    port map (
      D => BU2_U0_G_TX_txgen_testgenframe_pos(3),
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_370,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenframe_pos_reg_pre_delay(3)
    );
  BU2_U0_G_TX_txgen_testgenframe_pos_reg_pre_delay_2 : FDC
    port map (
      D => BU2_U0_G_TX_txgen_testgenframe_pos(2),
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_370,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenframe_pos_reg_pre_delay(2)
    );
  BU2_U0_G_TX_txgen_testgenframe_pos_reg_pre_delay_1 : FDC
    port map (
      D => BU2_U0_G_TX_txgen_testgenframe_pos(1),
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_370,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenframe_pos_reg_pre_delay(1)
    );
  BU2_U0_G_TX_txgen_testgenframe_pos_reg_pre_delay_0 : FDC
    port map (
      D => BU2_U0_G_TX_txgen_testgenframe_pos(0),
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_370,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenframe_pos_reg_pre_delay(0)
    );
  BU2_U0_G_TX_txgen_testgenframe_crc5_reg_7 : FDC
    port map (
      D => BU2_U0_G_TX_txgen_testgenframe_crc5(7),
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_370,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenframe_crc5_reg(7)
    );
  BU2_U0_G_TX_txgen_testgenframe_crc5_reg_6 : FDC
    port map (
      D => BU2_U0_G_TX_txgen_testgenframe_crc5(6),
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_370,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenframe_crc5_reg(6)
    );
  BU2_U0_G_TX_txgen_testgenframe_crc5_reg_5 : FDC
    port map (
      D => BU2_U0_G_TX_txgen_testgenframe_crc5(5),
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_370,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenframe_crc5_reg(5)
    );
  BU2_U0_G_TX_txgen_testgenframe_crc5_reg_4 : FDC
    port map (
      D => BU2_U0_G_TX_txgen_testgenframe_crc5(4),
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_370,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenframe_crc5_reg(4)
    );
  BU2_U0_G_TX_txgen_testgenframe_crc5_reg_3 : FDC
    port map (
      D => BU2_U0_G_TX_txgen_testgenframe_crc5(3),
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_370,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenframe_crc5_reg(3)
    );
  BU2_U0_G_TX_txgen_testgenframe_crc5_reg_2 : FDC
    port map (
      D => BU2_U0_G_TX_txgen_testgenframe_crc5(2),
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_370,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenframe_crc5_reg(2)
    );
  BU2_U0_G_TX_txgen_testgenframe_crc5_reg_1 : FDC
    port map (
      D => BU2_U0_G_TX_txgen_testgenframe_crc5(1),
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_370,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenframe_crc5_reg(1)
    );
  BU2_U0_G_TX_txgen_testgenframe_crc5_reg_0 : FDC
    port map (
      D => BU2_U0_G_TX_txgen_testgenframe_crc5(0),
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_370,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenframe_crc5_reg(0)
    );
  BU2_U0_G_TX_txgen_testgenframe_crc0_reg_7 : FDC
    port map (
      D => BU2_U0_G_TX_txgen_testgenframe_crc0(7),
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_370,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenframe_crc0_reg(7)
    );
  BU2_U0_G_TX_txgen_testgenframe_crc0_reg_6 : FDC
    port map (
      D => BU2_U0_G_TX_txgen_testgenframe_crc0(6),
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_370,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenframe_crc0_reg(6)
    );
  BU2_U0_G_TX_txgen_testgenframe_crc0_reg_5 : FDC
    port map (
      D => BU2_U0_G_TX_txgen_testgenframe_crc0(5),
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_370,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenframe_crc0_reg(5)
    );
  BU2_U0_G_TX_txgen_testgenframe_crc0_reg_4 : FDC
    port map (
      D => BU2_U0_G_TX_txgen_testgenframe_crc0(4),
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_370,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenframe_crc0_reg(4)
    );
  BU2_U0_G_TX_txgen_testgenframe_crc0_reg_3 : FDC
    port map (
      D => BU2_U0_G_TX_txgen_testgenframe_crc0(3),
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_370,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenframe_crc0_reg(3)
    );
  BU2_U0_G_TX_txgen_testgenframe_crc0_reg_2 : FDC
    port map (
      D => BU2_U0_G_TX_txgen_testgenframe_crc0(2),
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_370,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenframe_crc0_reg(2)
    );
  BU2_U0_G_TX_txgen_testgenframe_crc0_reg_1 : FDC
    port map (
      D => BU2_U0_G_TX_txgen_testgenframe_crc0(1),
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_370,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenframe_crc0_reg(1)
    );
  BU2_U0_G_TX_txgen_testgenframe_crc0_reg_0 : FDC
    port map (
      D => BU2_U0_G_TX_txgen_testgenframe_crc0(0),
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_370,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenframe_crc0_reg(0)
    );
  BU2_U0_G_TX_txgen_testgenframe_terminate_pos_7 : FDC
    port map (
      D => BU2_U0_G_TX_txgen_testgenframe_mux0077(7),
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_370,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenframe_terminate_pos(7)
    );
  BU2_U0_G_TX_txgen_testgenframe_terminate_pos_6 : FDC
    port map (
      D => BU2_U0_G_TX_txgen_testgenframe_mux0077(6),
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_370,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenframe_terminate_pos(6)
    );
  BU2_U0_G_TX_txgen_testgenframe_terminate_pos_5 : FDC
    port map (
      D => BU2_U0_G_TX_txgen_testgenframe_mux0077(5),
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_370,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenframe_terminate_pos(5)
    );
  BU2_U0_G_TX_txgen_testgenframe_terminate_pos_4 : FDC
    port map (
      D => BU2_U0_G_TX_txgen_testgenframe_mux0077(4),
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_370,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenframe_terminate_pos(4)
    );
  BU2_U0_G_TX_txgen_testgenframe_terminate_pos_3 : FDC
    port map (
      D => BU2_U0_G_TX_txgen_testgenframe_mux0077(3),
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_370,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenframe_terminate_pos(3)
    );
  BU2_U0_G_TX_txgen_testgenframe_terminate_pos_2 : FDC
    port map (
      D => BU2_U0_G_TX_txgen_testgenframe_mux0077(2),
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_370,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenframe_terminate_pos(2)
    );
  BU2_U0_G_TX_txgen_testgenframe_terminate_pos_1 : FDC
    port map (
      D => BU2_U0_G_TX_txgen_testgenframe_mux0077(1),
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_370,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenframe_terminate_pos(1)
    );
  BU2_U0_G_TX_txgen_testgenframe_terminate_pos_0 : FDC
    port map (
      D => BU2_U0_G_TX_txgen_testgenframe_mux0077(0),
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_370,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenframe_terminate_pos(0)
    );
  BU2_U0_G_TX_txgen_testgenframe_crc3_reg_7 : FDC
    port map (
      D => BU2_U0_G_TX_txgen_testgenframe_crc3(7),
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_370,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenframe_crc3_reg(7)
    );
  BU2_U0_G_TX_txgen_testgenframe_crc3_reg_6 : FDC
    port map (
      D => BU2_U0_G_TX_txgen_testgenframe_crc3(6),
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_370,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenframe_crc3_reg(6)
    );
  BU2_U0_G_TX_txgen_testgenframe_crc3_reg_5 : FDC
    port map (
      D => BU2_U0_G_TX_txgen_testgenframe_crc3(5),
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_370,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenframe_crc3_reg(5)
    );
  BU2_U0_G_TX_txgen_testgenframe_crc3_reg_4 : FDC
    port map (
      D => BU2_U0_G_TX_txgen_testgenframe_crc3(4),
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_370,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenframe_crc3_reg(4)
    );
  BU2_U0_G_TX_txgen_testgenframe_crc3_reg_3 : FDC
    port map (
      D => BU2_U0_G_TX_txgen_testgenframe_crc3(3),
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_370,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenframe_crc3_reg(3)
    );
  BU2_U0_G_TX_txgen_testgenframe_crc3_reg_2 : FDC
    port map (
      D => BU2_U0_G_TX_txgen_testgenframe_crc3(2),
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_370,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenframe_crc3_reg(2)
    );
  BU2_U0_G_TX_txgen_testgenframe_crc3_reg_1 : FDC
    port map (
      D => BU2_U0_G_TX_txgen_testgenframe_crc3(1),
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_370,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenframe_crc3_reg(1)
    );
  BU2_U0_G_TX_txgen_testgenframe_crc3_reg_0 : FDC
    port map (
      D => BU2_U0_G_TX_txgen_testgenframe_crc3(0),
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_370,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenframe_crc3_reg(0)
    );
  BU2_U0_G_TX_txgen_testgenframe_crc_data_in_63 : FDC
    port map (
      D => BU2_U0_G_TX_txgen_testgenio_data_out(63),
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_370,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(63)
    );
  BU2_U0_G_TX_txgen_testgenframe_crc_data_in_62 : FDC
    port map (
      D => BU2_U0_G_TX_txgen_testgenio_data_out(62),
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_370,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(62)
    );
  BU2_U0_G_TX_txgen_testgenframe_crc_data_in_61 : FDC
    port map (
      D => BU2_U0_G_TX_txgen_testgenio_data_out(61),
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_370,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(61)
    );
  BU2_U0_G_TX_txgen_testgenframe_crc_data_in_60 : FDC
    port map (
      D => BU2_U0_G_TX_txgen_testgenio_data_out(60),
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_370,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(60)
    );
  BU2_U0_G_TX_txgen_testgenframe_crc_data_in_59 : FDC
    port map (
      D => BU2_U0_G_TX_txgen_testgenio_data_out(59),
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_370,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(59)
    );
  BU2_U0_G_TX_txgen_testgenframe_crc_data_in_58 : FDC
    port map (
      D => BU2_U0_G_TX_txgen_testgenio_data_out(58),
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_370,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(58)
    );
  BU2_U0_G_TX_txgen_testgenframe_crc_data_in_57 : FDC
    port map (
      D => BU2_U0_G_TX_txgen_testgenio_data_out(57),
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_370,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(57)
    );
  BU2_U0_G_TX_txgen_testgenframe_crc_data_in_56 : FDC
    port map (
      D => BU2_U0_G_TX_txgen_testgenio_data_out(56),
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_370,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(56)
    );
  BU2_U0_G_TX_txgen_testgenframe_crc_data_in_55 : FDC
    port map (
      D => BU2_U0_G_TX_txgen_testgenio_data_out(55),
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_370,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(55)
    );
  BU2_U0_G_TX_txgen_testgenframe_crc_data_in_54 : FDC
    port map (
      D => BU2_U0_G_TX_txgen_testgenio_data_out(54),
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_370,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(54)
    );
  BU2_U0_G_TX_txgen_testgenframe_crc_data_in_53 : FDC
    port map (
      D => BU2_U0_G_TX_txgen_testgenio_data_out(53),
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_370,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(53)
    );
  BU2_U0_G_TX_txgen_testgenframe_crc_data_in_52 : FDC
    port map (
      D => BU2_U0_G_TX_txgen_testgenio_data_out(52),
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_370,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(52)
    );
  BU2_U0_G_TX_txgen_testgenframe_crc_data_in_51 : FDC
    port map (
      D => BU2_U0_G_TX_txgen_testgenio_data_out(51),
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_370,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(51)
    );
  BU2_U0_G_TX_txgen_testgenframe_crc_data_in_50 : FDC
    port map (
      D => BU2_U0_G_TX_txgen_testgenio_data_out(50),
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_370,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(50)
    );
  BU2_U0_G_TX_txgen_testgenframe_crc_data_in_49 : FDC
    port map (
      D => BU2_U0_G_TX_txgen_testgenio_data_out(49),
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_370,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(49)
    );
  BU2_U0_G_TX_txgen_testgenframe_crc_data_in_48 : FDC
    port map (
      D => BU2_U0_G_TX_txgen_testgenio_data_out(48),
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_370,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(48)
    );
  BU2_U0_G_TX_txgen_testgenframe_crc_data_in_47 : FDC
    port map (
      D => BU2_U0_G_TX_txgen_testgenio_data_out(47),
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_370,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(47)
    );
  BU2_U0_G_TX_txgen_testgenframe_crc_data_in_46 : FDC
    port map (
      D => BU2_U0_G_TX_txgen_testgenio_data_out(46),
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_370,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(46)
    );
  BU2_U0_G_TX_txgen_testgenframe_crc_data_in_45 : FDC
    port map (
      D => BU2_U0_G_TX_txgen_testgenio_data_out(45),
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_370,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(45)
    );
  BU2_U0_G_TX_txgen_testgenframe_crc_data_in_44 : FDC
    port map (
      D => BU2_U0_G_TX_txgen_testgenio_data_out(44),
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_370,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(44)
    );
  BU2_U0_G_TX_txgen_testgenframe_crc_data_in_43 : FDC
    port map (
      D => BU2_U0_G_TX_txgen_testgenio_data_out(43),
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_370,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(43)
    );
  BU2_U0_G_TX_txgen_testgenframe_crc_data_in_42 : FDC
    port map (
      D => BU2_U0_G_TX_txgen_testgenio_data_out(42),
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_370,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(42)
    );
  BU2_U0_G_TX_txgen_testgenframe_crc_data_in_41 : FDC
    port map (
      D => BU2_U0_G_TX_txgen_testgenio_data_out(41),
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_370,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(41)
    );
  BU2_U0_G_TX_txgen_testgenframe_crc_data_in_40 : FDC
    port map (
      D => BU2_U0_G_TX_txgen_testgenio_data_out(40),
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_370,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(40)
    );
  BU2_U0_G_TX_txgen_testgenframe_crc_data_in_39 : FDC
    port map (
      D => BU2_U0_G_TX_txgen_testgenio_data_out(39),
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_370,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(39)
    );
  BU2_U0_G_TX_txgen_testgenframe_crc_data_in_38 : FDC
    port map (
      D => BU2_U0_G_TX_txgen_testgenio_data_out(38),
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_370,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(38)
    );
  BU2_U0_G_TX_txgen_testgenframe_crc_data_in_37 : FDC
    port map (
      D => BU2_U0_G_TX_txgen_testgenio_data_out(37),
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_370,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(37)
    );
  BU2_U0_G_TX_txgen_testgenframe_crc_data_in_36 : FDC
    port map (
      D => BU2_U0_G_TX_txgen_testgenio_data_out(36),
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_370,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(36)
    );
  BU2_U0_G_TX_txgen_testgenframe_crc_data_in_35 : FDC
    port map (
      D => BU2_U0_G_TX_txgen_testgenio_data_out(35),
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_370,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(35)
    );
  BU2_U0_G_TX_txgen_testgenframe_crc_data_in_34 : FDC
    port map (
      D => BU2_U0_G_TX_txgen_testgenio_data_out(34),
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_370,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(34)
    );
  BU2_U0_G_TX_txgen_testgenframe_crc_data_in_33 : FDC
    port map (
      D => BU2_U0_G_TX_txgen_testgenio_data_out(33),
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_370,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(33)
    );
  BU2_U0_G_TX_txgen_testgenframe_crc_data_in_32 : FDC
    port map (
      D => BU2_U0_G_TX_txgen_testgenio_data_out(32),
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_370,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(32)
    );
  BU2_U0_G_TX_txgen_testgenframe_crc_data_in_31 : FDC
    port map (
      D => BU2_U0_G_TX_txgen_testgenio_data_out(31),
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_370,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(31)
    );
  BU2_U0_G_TX_txgen_testgenframe_crc_data_in_30 : FDC
    port map (
      D => BU2_U0_G_TX_txgen_testgenio_data_out(30),
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_370,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(30)
    );
  BU2_U0_G_TX_txgen_testgenframe_crc_data_in_29 : FDC
    port map (
      D => BU2_U0_G_TX_txgen_testgenio_data_out(29),
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_370,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(29)
    );
  BU2_U0_G_TX_txgen_testgenframe_crc_data_in_28 : FDC
    port map (
      D => BU2_U0_G_TX_txgen_testgenio_data_out(28),
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_370,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(28)
    );
  BU2_U0_G_TX_txgen_testgenframe_crc_data_in_27 : FDC
    port map (
      D => BU2_U0_G_TX_txgen_testgenio_data_out(27),
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_370,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(27)
    );
  BU2_U0_G_TX_txgen_testgenframe_crc_data_in_26 : FDC
    port map (
      D => BU2_U0_G_TX_txgen_testgenio_data_out(26),
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_370,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(26)
    );
  BU2_U0_G_TX_txgen_testgenframe_crc_data_in_25 : FDC
    port map (
      D => BU2_U0_G_TX_txgen_testgenio_data_out(25),
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_370,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(25)
    );
  BU2_U0_G_TX_txgen_testgenframe_crc_data_in_24 : FDC
    port map (
      D => BU2_U0_G_TX_txgen_testgenio_data_out(24),
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_370,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(24)
    );
  BU2_U0_G_TX_txgen_testgenframe_crc_data_in_23 : FDC
    port map (
      D => BU2_U0_G_TX_txgen_testgenio_data_out(23),
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_370,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(23)
    );
  BU2_U0_G_TX_txgen_testgenframe_crc_data_in_22 : FDC
    port map (
      D => BU2_U0_G_TX_txgen_testgenio_data_out(22),
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_370,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(22)
    );
  BU2_U0_G_TX_txgen_testgenframe_crc_data_in_21 : FDC
    port map (
      D => BU2_U0_G_TX_txgen_testgenio_data_out(21),
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_370,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(21)
    );
  BU2_U0_G_TX_txgen_testgenframe_crc_data_in_20 : FDC
    port map (
      D => BU2_U0_G_TX_txgen_testgenio_data_out(20),
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_370,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(20)
    );
  BU2_U0_G_TX_txgen_testgenframe_crc_data_in_19 : FDC
    port map (
      D => BU2_U0_G_TX_txgen_testgenio_data_out(19),
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_370,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(19)
    );
  BU2_U0_G_TX_txgen_testgenframe_crc_data_in_18 : FDC
    port map (
      D => BU2_U0_G_TX_txgen_testgenio_data_out(18),
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_370,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(18)
    );
  BU2_U0_G_TX_txgen_testgenframe_crc_data_in_17 : FDC
    port map (
      D => BU2_U0_G_TX_txgen_testgenio_data_out(17),
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_370,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(17)
    );
  BU2_U0_G_TX_txgen_testgenframe_crc_data_in_16 : FDC
    port map (
      D => BU2_U0_G_TX_txgen_testgenio_data_out(16),
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_370,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(16)
    );
  BU2_U0_G_TX_txgen_testgenframe_crc_data_in_15 : FDC
    port map (
      D => BU2_U0_G_TX_txgen_testgenio_data_out(15),
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_370,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(15)
    );
  BU2_U0_G_TX_txgen_testgenframe_crc_data_in_14 : FDC
    port map (
      D => BU2_U0_G_TX_txgen_testgenio_data_out(14),
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_370,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(14)
    );
  BU2_U0_G_TX_txgen_testgenframe_crc_data_in_13 : FDC
    port map (
      D => BU2_U0_G_TX_txgen_testgenio_data_out(13),
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_370,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(13)
    );
  BU2_U0_G_TX_txgen_testgenframe_crc_data_in_12 : FDC
    port map (
      D => BU2_U0_G_TX_txgen_testgenio_data_out(12),
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_370,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(12)
    );
  BU2_U0_G_TX_txgen_testgenframe_crc_data_in_11 : FDC
    port map (
      D => BU2_U0_G_TX_txgen_testgenio_data_out(11),
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_370,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(11)
    );
  BU2_U0_G_TX_txgen_testgenframe_crc_data_in_10 : FDC
    port map (
      D => BU2_U0_G_TX_txgen_testgenio_data_out(10),
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_370,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(10)
    );
  BU2_U0_G_TX_txgen_testgenframe_crc_data_in_9 : FDC
    port map (
      D => BU2_U0_G_TX_txgen_testgenio_data_out(9),
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_370,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(9)
    );
  BU2_U0_G_TX_txgen_testgenframe_crc_data_in_8 : FDC
    port map (
      D => BU2_U0_G_TX_txgen_testgenio_data_out(8),
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_370,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(8)
    );
  BU2_U0_G_TX_txgen_testgenframe_crc_data_in_7 : FDC
    port map (
      D => BU2_U0_G_TX_txgen_testgenio_data_out(7),
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_370,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(7)
    );
  BU2_U0_G_TX_txgen_testgenframe_crc_data_in_6 : FDC
    port map (
      D => BU2_U0_G_TX_txgen_testgenio_data_out(6),
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_370,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(6)
    );
  BU2_U0_G_TX_txgen_testgenframe_crc_data_in_5 : FDC
    port map (
      D => BU2_U0_G_TX_txgen_testgenio_data_out(5),
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_370,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(5)
    );
  BU2_U0_G_TX_txgen_testgenframe_crc_data_in_4 : FDC
    port map (
      D => BU2_U0_G_TX_txgen_testgenio_data_out(4),
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_370,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(4)
    );
  BU2_U0_G_TX_txgen_testgenframe_crc_data_in_3 : FDC
    port map (
      D => BU2_U0_G_TX_txgen_testgenio_data_out(3),
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_370,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(3)
    );
  BU2_U0_G_TX_txgen_testgenframe_crc_data_in_2 : FDC
    port map (
      D => BU2_U0_G_TX_txgen_testgenio_data_out(2),
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_370,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(2)
    );
  BU2_U0_G_TX_txgen_testgenframe_crc_data_in_1 : FDC
    port map (
      D => BU2_U0_G_TX_txgen_testgenio_data_out(1),
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_370,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(1)
    );
  BU2_U0_G_TX_txgen_testgenframe_crc_data_in_0 : FDC
    port map (
      D => BU2_U0_G_TX_txgen_testgenio_data_out(0),
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_370,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenframe_crc_data_in(0)
    );
  BU2_U0_G_TX_txgen_testgenframe_tx_data_avail_7 : FDC
    port map (
      D => BU2_U0_G_TX_txgen_testgenframe_data_avail_out(7),
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_370,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenframe_tx_data_avail(7)
    );
  BU2_U0_G_TX_txgen_testgenframe_tx_data_avail_6 : FDC
    port map (
      D => BU2_U0_G_TX_txgen_testgenframe_data_avail_out(6),
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_370,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenframe_tx_data_avail(6)
    );
  BU2_U0_G_TX_txgen_testgenframe_tx_data_avail_5 : FDC
    port map (
      D => BU2_U0_G_TX_txgen_testgenframe_data_avail_out(5),
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_370,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenframe_tx_data_avail(5)
    );
  BU2_U0_G_TX_txgen_testgenframe_tx_data_avail_4 : FDC
    port map (
      D => BU2_U0_G_TX_txgen_testgenframe_data_avail_out(4),
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_370,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenframe_tx_data_avail(4)
    );
  BU2_U0_G_TX_txgen_testgenframe_tx_data_avail_3 : FDC
    port map (
      D => BU2_U0_G_TX_txgen_testgenframe_data_avail_out(3),
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_370,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenframe_tx_data_avail(3)
    );
  BU2_U0_G_TX_txgen_testgenframe_tx_data_avail_2 : FDC
    port map (
      D => BU2_U0_G_TX_txgen_testgenframe_data_avail_out(2),
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_370,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenframe_tx_data_avail(2)
    );
  BU2_U0_G_TX_txgen_testgenframe_tx_data_avail_1 : FDC
    port map (
      D => BU2_U0_G_TX_txgen_testgenframe_data_avail_out(1),
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_370,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenframe_tx_data_avail(1)
    );
  BU2_U0_G_TX_txgen_testgenframe_tx_data_avail_0 : FDC
    port map (
      D => BU2_U0_G_TX_txgen_testgenframe_data_avail_out(0),
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_370,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenframe_tx_data_avail(0)
    );
  BU2_U0_G_TX_txgen_testgenframe_crc1_reg_7 : FDC
    port map (
      D => BU2_U0_G_TX_txgen_testgenframe_crc1(7),
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_370,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenframe_crc1_reg(7)
    );
  BU2_U0_G_TX_txgen_testgenframe_crc1_reg_6 : FDC
    port map (
      D => BU2_U0_G_TX_txgen_testgenframe_crc1(6),
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_370,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenframe_crc1_reg(6)
    );
  BU2_U0_G_TX_txgen_testgenframe_crc1_reg_5 : FDC
    port map (
      D => BU2_U0_G_TX_txgen_testgenframe_crc1(5),
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_370,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenframe_crc1_reg(5)
    );
  BU2_U0_G_TX_txgen_testgenframe_crc1_reg_4 : FDC
    port map (
      D => BU2_U0_G_TX_txgen_testgenframe_crc1(4),
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_370,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenframe_crc1_reg(4)
    );
  BU2_U0_G_TX_txgen_testgenframe_crc1_reg_3 : FDC
    port map (
      D => BU2_U0_G_TX_txgen_testgenframe_crc1(3),
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_370,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenframe_crc1_reg(3)
    );
  BU2_U0_G_TX_txgen_testgenframe_crc1_reg_2 : FDC
    port map (
      D => BU2_U0_G_TX_txgen_testgenframe_crc1(2),
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_370,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenframe_crc1_reg(2)
    );
  BU2_U0_G_TX_txgen_testgenframe_crc1_reg_1 : FDC
    port map (
      D => BU2_U0_G_TX_txgen_testgenframe_crc1(1),
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_370,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenframe_crc1_reg(1)
    );
  BU2_U0_G_TX_txgen_testgenframe_crc1_reg_0 : FDC
    port map (
      D => BU2_U0_G_TX_txgen_testgenframe_crc1(0),
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_370,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenframe_crc1_reg(0)
    );
  BU2_U0_G_TX_txgen_testgenframe_crc6_reg_7 : FDC
    port map (
      D => BU2_U0_G_TX_txgen_testgenframe_crc6(7),
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_370,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenframe_crc6_reg(7)
    );
  BU2_U0_G_TX_txgen_testgenframe_crc6_reg_6 : FDC
    port map (
      D => BU2_U0_G_TX_txgen_testgenframe_crc6(6),
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_370,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenframe_crc6_reg(6)
    );
  BU2_U0_G_TX_txgen_testgenframe_crc6_reg_5 : FDC
    port map (
      D => BU2_U0_G_TX_txgen_testgenframe_crc6(5),
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_370,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenframe_crc6_reg(5)
    );
  BU2_U0_G_TX_txgen_testgenframe_crc6_reg_4 : FDC
    port map (
      D => BU2_U0_G_TX_txgen_testgenframe_crc6(4),
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_370,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenframe_crc6_reg(4)
    );
  BU2_U0_G_TX_txgen_testgenframe_crc6_reg_3 : FDC
    port map (
      D => BU2_U0_G_TX_txgen_testgenframe_crc6(3),
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_370,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenframe_crc6_reg(3)
    );
  BU2_U0_G_TX_txgen_testgenframe_crc6_reg_2 : FDC
    port map (
      D => BU2_U0_G_TX_txgen_testgenframe_crc6(2),
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_370,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenframe_crc6_reg(2)
    );
  BU2_U0_G_TX_txgen_testgenframe_crc6_reg_1 : FDC
    port map (
      D => BU2_U0_G_TX_txgen_testgenframe_crc6(1),
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_370,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenframe_crc6_reg(1)
    );
  BU2_U0_G_TX_txgen_testgenframe_crc6_reg_0 : FDC
    port map (
      D => BU2_U0_G_TX_txgen_testgenframe_crc6(0),
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_370,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenframe_crc6_reg(0)
    );
  BU2_U0_G_TX_txgen_testgenframe_crc_sample : FDC
    port map (
      D => BU2_U0_G_TX_txgen_testgenframe_mux0067,
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_370,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenframe_crc_sample_146
    );
  BU2_U0_G_TX_txgen_testgenframe_idle_state : FDP
    port map (
      D => BU2_U0_G_TX_txgen_testgenframe_mux0066,
      PRE => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_370,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenframe_idle_state_147
    );
  BU2_U0_G_TX_txgen_testgenframe_data_avail_pipe_0_7 : FDC
    port map (
      D => BU2_U0_G_TX_txgen_testgenio_int_data_avail(7),
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_370,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenframe_data_avail_pipe_0_7_148
    );
  BU2_U0_G_TX_txgen_testgenframe_data_avail_pipe_0_6 : FDC
    port map (
      D => BU2_U0_G_TX_txgen_testgenio_int_data_avail(6),
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_370,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenframe_data_avail_pipe_0_6_149
    );
  BU2_U0_G_TX_txgen_testgenframe_data_avail_pipe_0_5 : FDC
    port map (
      D => BU2_U0_G_TX_txgen_testgenio_int_data_avail(5),
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_370,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenframe_data_avail_pipe_0_5_150
    );
  BU2_U0_G_TX_txgen_testgenframe_data_avail_pipe_0_4 : FDC
    port map (
      D => BU2_U0_G_TX_txgen_testgenio_int_data_avail(4),
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_370,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenframe_data_avail_pipe_0_4_151
    );
  BU2_U0_G_TX_txgen_testgenframe_data_avail_pipe_0_3 : FDC
    port map (
      D => BU2_U0_G_TX_txgen_testgenio_int_data_avail(3),
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_370,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenframe_data_avail_pipe_0_3_152
    );
  BU2_U0_G_TX_txgen_testgenframe_data_avail_pipe_0_2 : FDC
    port map (
      D => BU2_U0_G_TX_txgen_testgenio_int_data_avail(2),
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_370,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenframe_data_avail_pipe_0_2_153
    );
  BU2_U0_G_TX_txgen_testgenframe_data_avail_pipe_0_1 : FDC
    port map (
      D => BU2_U0_G_TX_txgen_testgenio_int_data_avail(1),
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_370,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenframe_data_avail_pipe_0_1_154
    );
  BU2_U0_G_TX_txgen_testgenframe_data_avail_pipe_0_0 : FDC
    port map (
      D => BU2_U0_G_TX_txgen_testgenio_int_data_avail(0),
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_370,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenframe_data_avail_pipe_0_0_155
    );
  BU2_U0_G_TX_txgen_testgenframe_crc_reset : FDR
    port map (
      D => BU2_N1,
      R => BU2_U0_G_TX_txgen_testgenframe_state_FFd2_157,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenframe_crc_reset_156
    );
  BU2_U0_G_TX_txgen_testgenframe_crc_insert_7 : FDC
    port map (
      D => BU2_U0_G_TX_txgen_testgenframe_crc_insert_1_397(7),
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_370,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenframe_crc_insert(7)
    );
  BU2_U0_G_TX_txgen_testgenframe_crc_insert_6 : FDC
    port map (
      D => BU2_U0_G_TX_txgen_testgenframe_crc_insert_1_397(6),
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_370,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenframe_crc_insert(6)
    );
  BU2_U0_G_TX_txgen_testgenframe_crc_insert_5 : FDC
    port map (
      D => BU2_U0_G_TX_txgen_testgenframe_crc_insert_1_397(5),
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_370,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenframe_crc_insert(5)
    );
  BU2_U0_G_TX_txgen_testgenframe_crc_insert_4 : FDC
    port map (
      D => BU2_U0_G_TX_txgen_testgenframe_crc_insert_1_397(4),
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_370,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenframe_crc_insert(4)
    );
  BU2_U0_G_TX_txgen_testgenframe_crc_insert_3 : FDC
    port map (
      D => BU2_U0_G_TX_txgen_testgenframe_crc_insert_1_397(3),
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_370,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenframe_crc_insert(3)
    );
  BU2_U0_G_TX_txgen_testgenframe_crc_insert_2 : FDC
    port map (
      D => BU2_U0_G_TX_txgen_testgenframe_crc_insert_1_397(2),
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_370,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenframe_crc_insert(2)
    );
  BU2_U0_G_TX_txgen_testgenframe_crc_insert_1 : FDC
    port map (
      D => BU2_U0_G_TX_txgen_testgenframe_crc_insert_1_397(1),
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_370,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenframe_crc_insert(1)
    );
  BU2_U0_G_TX_txgen_testgenframe_crc_insert_0 : FDC
    port map (
      D => BU2_U0_G_TX_txgen_testgenframe_crc_insert_1_397(0),
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_370,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenframe_crc_insert(0)
    );
  BU2_U0_G_TX_txgen_testgenframe_crc4_reg_7 : FDC
    port map (
      D => BU2_U0_G_TX_txgen_testgenframe_crc4(7),
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_370,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenframe_crc4_reg(7)
    );
  BU2_U0_G_TX_txgen_testgenframe_crc4_reg_6 : FDC
    port map (
      D => BU2_U0_G_TX_txgen_testgenframe_crc4(6),
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_370,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenframe_crc4_reg(6)
    );
  BU2_U0_G_TX_txgen_testgenframe_crc4_reg_5 : FDC
    port map (
      D => BU2_U0_G_TX_txgen_testgenframe_crc4(5),
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_370,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenframe_crc4_reg(5)
    );
  BU2_U0_G_TX_txgen_testgenframe_crc4_reg_4 : FDC
    port map (
      D => BU2_U0_G_TX_txgen_testgenframe_crc4(4),
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_370,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenframe_crc4_reg(4)
    );
  BU2_U0_G_TX_txgen_testgenframe_crc4_reg_3 : FDC
    port map (
      D => BU2_U0_G_TX_txgen_testgenframe_crc4(3),
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_370,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenframe_crc4_reg(3)
    );
  BU2_U0_G_TX_txgen_testgenframe_crc4_reg_2 : FDC
    port map (
      D => BU2_U0_G_TX_txgen_testgenframe_crc4(2),
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_370,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenframe_crc4_reg(2)
    );
  BU2_U0_G_TX_txgen_testgenframe_crc4_reg_1 : FDC
    port map (
      D => BU2_U0_G_TX_txgen_testgenframe_crc4(1),
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_370,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenframe_crc4_reg(1)
    );
  BU2_U0_G_TX_txgen_testgenframe_crc4_reg_0 : FDC
    port map (
      D => BU2_U0_G_TX_txgen_testgenframe_crc4(0),
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_370,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenframe_crc4_reg(0)
    );
  BU2_U0_G_RX_rxgen_error_detection_delay_term_bus_1_delay_term_bits : SRL16
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => BU2_host_rd_data(0),
      A1 => BU2_N1,
      A2 => BU2_host_rd_data(0),
      A3 => BU2_host_rd_data(0),
      CLK => rx_clk0,
      D => BU2_U0_G_RX_rxgen_error_detection_terminate_reg1(1),
      Q => BU2_U0_G_RX_rxgen_error_detection_terminate_reg4(1)
    );
  BU2_U0_G_RX_rxgen_error_detection_delay_term_bus_2_delay_term_bits : SRL16
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => BU2_host_rd_data(0),
      A1 => BU2_N1,
      A2 => BU2_host_rd_data(0),
      A3 => BU2_host_rd_data(0),
      CLK => rx_clk0,
      D => BU2_U0_G_RX_rxgen_error_detection_terminate_reg1(2),
      Q => BU2_U0_G_RX_rxgen_error_detection_terminate_reg4(2)
    );
  BU2_U0_G_RX_rxgen_error_detection_delay_term_bus_3_delay_term_bits : SRL16
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => BU2_host_rd_data(0),
      A1 => BU2_N1,
      A2 => BU2_host_rd_data(0),
      A3 => BU2_host_rd_data(0),
      CLK => rx_clk0,
      D => BU2_U0_G_RX_rxgen_error_detection_terminate_reg1(3),
      Q => BU2_U0_G_RX_rxgen_error_detection_terminate_reg4(3)
    );
  BU2_U0_G_RX_rxgen_error_detection_delay_term_bus_4_delay_term_bits : SRL16
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => BU2_host_rd_data(0),
      A1 => BU2_N1,
      A2 => BU2_host_rd_data(0),
      A3 => BU2_host_rd_data(0),
      CLK => rx_clk0,
      D => BU2_U0_G_RX_rxgen_error_detection_terminate_reg1(4),
      Q => BU2_U0_G_RX_rxgen_error_detection_terminate_reg4(4)
    );
  BU2_U0_G_RX_rxgen_error_detection_delay_term_bus_5_delay_term_bits : SRL16
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => BU2_host_rd_data(0),
      A1 => BU2_N1,
      A2 => BU2_host_rd_data(0),
      A3 => BU2_host_rd_data(0),
      CLK => rx_clk0,
      D => BU2_U0_G_RX_rxgen_error_detection_terminate_reg1(5),
      Q => BU2_U0_G_RX_rxgen_error_detection_terminate_reg4(5)
    );
  BU2_U0_G_RX_rxgen_error_detection_delay_term_bus_6_delay_term_bits : SRL16
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => BU2_host_rd_data(0),
      A1 => BU2_N1,
      A2 => BU2_host_rd_data(0),
      A3 => BU2_host_rd_data(0),
      CLK => rx_clk0,
      D => BU2_U0_G_RX_rxgen_error_detection_terminate_reg1(6),
      Q => BU2_U0_G_RX_rxgen_error_detection_terminate_reg4(6)
    );
  BU2_U0_G_RX_rxgen_error_detection_delay_term_bus_7_delay_term_bits : SRL16
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => BU2_host_rd_data(0),
      A1 => BU2_N1,
      A2 => BU2_host_rd_data(0),
      A3 => BU2_host_rd_data(0),
      CLK => rx_clk0,
      D => BU2_U0_G_RX_rxgen_decode_full_bytes_ctrl_6_Q,
      Q => BU2_U0_G_RX_rxgen_error_detection_terminate_reg4(7)
    );
  BU2_U0_G_RX_rxgen_error_detection_delay_term_0 : SRL16
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => BU2_N1,
      A1 => BU2_host_rd_data(0),
      A2 => BU2_host_rd_data(0),
      A3 => BU2_host_rd_data(0),
      CLK => rx_clk0,
      D => BU2_U0_G_RX_rxgen_error_detection_terminate_reg1(0),
      Q => BU2_U0_G_RX_rxgen_error_detection_terminate_reg3_0
    );
  BU2_U0_G_RX_rxgen_error_detection_delay_data_rx_error_bits : SRL16
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => BU2_host_rd_data(0),
      A1 => BU2_host_rd_data(0),
      A2 => BU2_N1,
      A3 => BU2_host_rd_data(0),
      CLK => rx_clk0,
      D => BU2_U0_G_RX_rxgen_error_detection_receive_error_164,
      Q => BU2_U0_G_RX_rxgen_error_detection_receive_error_srl16
    );
  BU2_U0_G_RX_rxgen_error_detection_delay_start_error : SRL16
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => BU2_N1,
      A1 => BU2_host_rd_data(0),
      A2 => BU2_N1,
      A3 => BU2_host_rd_data(0),
      CLK => rx_clk0,
      D => BU2_U0_G_RX_rxgen_error_detection_start_error_175,
      Q => BU2_U0_G_RX_rxgen_error_detection_start_error_srl16
    );
  BU2_U0_G_RX_rxgen_error_detection_Mmux_mux0032_f6 : MUXF6
    port map (
      I0 => BU2_U0_G_RX_rxgen_error_detection_length_type_1_f51,
      I1 => BU2_U0_G_RX_rxgen_error_detection_length_type_1_f5_158,
      S => BU2_U0_G_RX_rxgen_decode_length(2),
      O => BU2_U0_G_RX_rxgen_error_detection_mux0032
    );
  BU2_U0_G_RX_rxgen_error_detection_length_type_1_f5_0 : MUXF5
    port map (
      I0 => BU2_U0_G_RX_rxgen_error_detection_N5,
      I1 => BU2_U0_G_RX_rxgen_error_detection_N4,
      S => BU2_U0_G_RX_rxgen_decode_length(1),
      O => BU2_U0_G_RX_rxgen_error_detection_length_type_1_f51
    );
  BU2_U0_G_RX_rxgen_error_detection_length_type_0_3 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_decode_length(0),
      I1 => BU2_U0_G_RX_rxgen_decode_terminate_flags(2),
      I2 => BU2_U0_G_RX_rxgen_decode_terminate_flags(3),
      O => BU2_U0_G_RX_rxgen_error_detection_N5
    );
  BU2_U0_G_RX_rxgen_error_detection_length_type_0_2 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_decode_length(0),
      I1 => BU2_U0_G_RX_rxgen_error_detection_terminate_reg1(4),
      I2 => BU2_U0_G_RX_rxgen_error_detection_terminate_reg1(5),
      O => BU2_U0_G_RX_rxgen_error_detection_N4
    );
  BU2_U0_G_RX_rxgen_error_detection_length_type_1_f5 : MUXF5
    port map (
      I0 => BU2_U0_G_RX_rxgen_error_detection_N3,
      I1 => BU2_U0_G_RX_rxgen_error_detection_N2,
      S => BU2_U0_G_RX_rxgen_decode_length(1),
      O => BU2_U0_G_RX_rxgen_error_detection_length_type_1_f5_158
    );
  BU2_U0_G_RX_rxgen_error_detection_length_type_0_1 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_decode_length(0),
      I1 => BU2_U0_G_RX_rxgen_error_detection_terminate_reg1(6),
      I2 => BU2_U0_G_RX_rxgen_decode_full_bytes_ctrl_6_Q,
      O => BU2_U0_G_RX_rxgen_error_detection_N3
    );
  BU2_U0_G_RX_rxgen_error_detection_length_type_0_Q : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_decode_length(0),
      I1 => BU2_U0_G_RX_rxgen_decode_terminate_flags(0),
      I2 => BU2_U0_G_RX_rxgen_decode_terminate_flags(1),
      O => BU2_U0_G_RX_rxgen_error_detection_N2
    );
  BU2_U0_G_RX_rxgen_error_detection_terminate_reg5_7 : FDC
    port map (
      D => BU2_U0_G_RX_rxgen_error_detection_terminate_reg4(7),
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_378,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_error_detection_terminate_reg5(7)
    );
  BU2_U0_G_RX_rxgen_error_detection_terminate_reg5_6 : FDC
    port map (
      D => BU2_U0_G_RX_rxgen_error_detection_terminate_reg4(6),
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_378,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_error_detection_terminate_reg5(6)
    );
  BU2_U0_G_RX_rxgen_error_detection_terminate_reg5_5 : FDC
    port map (
      D => BU2_U0_G_RX_rxgen_error_detection_terminate_reg4(5),
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_378,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_error_detection_terminate_reg5(5)
    );
  BU2_U0_G_RX_rxgen_error_detection_terminate_reg5_4 : FDC
    port map (
      D => BU2_U0_G_RX_rxgen_error_detection_terminate_reg4(4),
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_378,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_error_detection_terminate_reg5(4)
    );
  BU2_U0_G_RX_rxgen_error_detection_terminate_reg5_3 : FDC
    port map (
      D => BU2_U0_G_RX_rxgen_error_detection_terminate_reg4(3),
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_378,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_error_detection_terminate_reg5(3)
    );
  BU2_U0_G_RX_rxgen_error_detection_terminate_reg5_2 : FDC
    port map (
      D => BU2_U0_G_RX_rxgen_error_detection_terminate_reg4(2),
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_378,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_error_detection_terminate_reg5(2)
    );
  BU2_U0_G_RX_rxgen_error_detection_terminate_reg5_1 : FDC
    port map (
      D => BU2_U0_G_RX_rxgen_error_detection_terminate_reg4(1),
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_378,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_error_detection_terminate_reg5(1)
    );
  BU2_U0_G_RX_rxgen_error_detection_statistics_valid : FDC
    port map (
      D => BU2_U0_G_RX_rxgen_error_detection_end_crc_pipeline_160,
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_378,
      C => rx_clk0,
      Q => NlwRenamedSig_OI_rx_statistics_valid
    );
  BU2_U0_G_RX_rxgen_error_detection_terminate_ok : FDC
    port map (
      D => BU2_U0_G_RX_rxgen_error_detection_mux0032,
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_378,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_error_detection_terminate_ok_159
    );
  BU2_U0_G_RX_rxgen_error_detection_terminate_reg4_0 : FDC
    port map (
      D => BU2_U0_G_RX_rxgen_error_detection_terminate_reg3_0,
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_378,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_error_detection_terminate_reg4(0)
    );
  BU2_U0_G_RX_rxgen_error_detection_end_crc_pipeline : FDC
    port map (
      D => BU2_U0_G_RX_rxgen_error_detection_crc_delay_srl16(4),
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_378,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_error_detection_end_crc_pipeline_160
    );
  BU2_U0_G_RX_rxgen_error_detection_frame_complete_reg : FDC
    port map (
      D => BU2_U0_G_RX_rxgen_error_detection_frame_complete_ext2_167,
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_378,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_error_detection_frame_complete_reg_161
    );
  BU2_U0_G_RX_rxgen_error_detection_crc_invalid_0 : FDC
    port map (
      D => BU2_U0_G_RX_rxgen_error_detection_crc_invalid_early_0_163,
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_378,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_error_detection_crc_invalid(0)
    );
  BU2_U0_G_RX_rxgen_error_detection_control_len_error : FDCE
    port map (
      D => BU2_U0_G_RX_rxgen_error_detection_and0019,
      CE => BU2_U0_G_RX_rxgen_decode_padding_length_match_181,
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_378,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_error_detection_control_len_error_162
    );
  BU2_U0_G_RX_rxgen_error_detection_crc_invalid_early_0 : FDC
    port map (
      D => BU2_U0_G_RX_rxgen_error_detection_and0018,
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_378,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_error_detection_crc_invalid_early_0_163
    );
  BU2_U0_G_RX_rxgen_error_detection_receive_error : FDC
    port map (
      D => BU2_U0_G_RX_rxgen_error_detection_not0004,
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_378,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_error_detection_receive_error_164
    );
  BU2_U0_G_RX_rxgen_error_detection_terminate_reg1_6 : FDC
    port map (
      D => BU2_U0_G_RX_rxgen_decode_terminate_flags(6),
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_378,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_error_detection_terminate_reg1(6)
    );
  BU2_U0_G_RX_rxgen_error_detection_terminate_reg1_5 : FDC
    port map (
      D => BU2_U0_G_RX_rxgen_decode_terminate_flags(5),
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_378,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_error_detection_terminate_reg1(5)
    );
  BU2_U0_G_RX_rxgen_error_detection_terminate_reg1_4 : FDC
    port map (
      D => BU2_U0_G_RX_rxgen_decode_terminate_flags(4),
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_378,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_error_detection_terminate_reg1(4)
    );
  BU2_U0_G_RX_rxgen_error_detection_terminate_reg1_3 : FDC
    port map (
      D => BU2_U0_G_RX_rxgen_decode_terminate_flags(3),
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_378,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_error_detection_terminate_reg1(3)
    );
  BU2_U0_G_RX_rxgen_error_detection_terminate_reg1_2 : FDC
    port map (
      D => BU2_U0_G_RX_rxgen_decode_terminate_flags(2),
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_378,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_error_detection_terminate_reg1(2)
    );
  BU2_U0_G_RX_rxgen_error_detection_terminate_reg1_1 : FDC
    port map (
      D => BU2_U0_G_RX_rxgen_decode_terminate_flags(1),
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_378,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_error_detection_terminate_reg1(1)
    );
  BU2_U0_G_RX_rxgen_error_detection_terminate_reg1_0 : FDC
    port map (
      D => BU2_U0_G_RX_rxgen_decode_terminate_flags(0),
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_378,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_error_detection_terminate_reg1(0)
    );
  BU2_U0_G_RX_rxgen_error_detection_exceed_vlan_frame : FDC
    port map (
      D => BU2_U0_G_RX_rxgen_error_detection_and0014,
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_378,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_error_detection_exceed_vlan_frame_165
    );
  BU2_U0_G_RX_rxgen_error_detection_max_length_error : FDC
    port map (
      D => BU2_U0_G_RX_rxgen_error_detection_and0013,
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_378,
      C => rx_clk0,
      Q => NlwRenamedSig_OI_rx_statistics_vector_20_Q
    );
  BU2_U0_G_RX_rxgen_error_detection_frame_len_error_stats : FDC
    port map (
      D => BU2_U0_G_RX_rxgen_error_detection_and0015,
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_378,
      C => rx_clk0,
      Q => NlwRenamedSig_OI_rx_statistics_vector_28_Q
    );
  BU2_U0_G_RX_rxgen_error_detection_frame_complete : FDC
    port map (
      D => BU2_U0_G_RX_rxgen_decode_length_match_reg2_183,
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_378,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_error_detection_frame_complete_166
    );
  BU2_U0_G_RX_rxgen_error_detection_start_errors_6 : FDC
    port map (
      D => BU2_U0_G_RX_rxgen_error_detection_mux0034,
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_378,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_error_detection_start_errors(6)
    );
  BU2_U0_G_RX_rxgen_error_detection_bad_frame : FDC
    port map (
      D => BU2_U0_G_RX_rxgen_error_detection_and0012,
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_378,
      C => rx_clk0,
      Q => NlwRenamedSig_OI_rx_statistics_vector_1_Q
    );
  BU2_U0_G_RX_rxgen_error_detection_frame_complete_ext2 : FDC
    port map (
      D => BU2_U0_G_RX_rxgen_error_detection_or0001,
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_378,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_error_detection_frame_complete_ext2_167
    );
  BU2_U0_G_RX_rxgen_error_detection_frame_complete_ext1 : FDC
    port map (
      D => BU2_U0_G_RX_rxgen_error_detection_or0000,
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_378,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_error_detection_frame_complete_ext1_168
    );
  BU2_U0_G_RX_rxgen_error_detection_good_frame : FDC
    port map (
      D => BU2_U0_G_RX_rxgen_error_detection_and0011,
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_378,
      C => rx_clk0,
      Q => NlwRenamedSig_OI_rx_statistics_vector_0_Q
    );
  BU2_U0_G_RX_rxgen_error_detection_start_errors_5 : FDC
    port map (
      D => BU2_U0_G_RX_rxgen_error_detection_mux0033,
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_378,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_error_detection_start_errors(5)
    );
  BU2_U0_G_RX_rxgen_error_detection_start_errors_4 : FDC
    port map (
      D => BU2_U0_G_RX_rxgen_error_detection_mux0031,
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_378,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_error_detection_start_errors(4)
    );
  BU2_U0_G_RX_rxgen_error_detection_fcs_error : FDC
    port map (
      D => BU2_U0_G_RX_rxgen_error_detection_and0010_170,
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_378,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_error_detection_fcs_error_169
    );
  BU2_U0_G_RX_rxgen_error_detection_start_errors_3 : FDC
    port map (
      D => BU2_U0_G_RX_rxgen_error_detection_mux0030,
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_378,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_error_detection_start_errors(3)
    );
  BU2_U0_G_RX_rxgen_error_detection_crc_invalid_7 : FDC
    port map (
      D => BU2_U0_G_RX_rxgen_error_detection_and0009,
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_378,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_error_detection_crc_invalid(7)
    );
  BU2_U0_G_RX_rxgen_error_detection_crc_invalid_6 : FDC
    port map (
      D => BU2_U0_G_RX_rxgen_error_detection_and0008,
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_378,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_error_detection_crc_invalid(6)
    );
  BU2_U0_G_RX_rxgen_error_detection_start_errors_1 : FDC
    port map (
      D => BU2_U0_G_RX_rxgen_error_detection_mux0028,
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_378,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_error_detection_start_errors(1)
    );
  BU2_U0_G_RX_rxgen_error_detection_start_errors_2 : FDC
    port map (
      D => BU2_U0_G_RX_rxgen_error_detection_mux0029,
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_378,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_error_detection_start_errors(2)
    );
  BU2_U0_G_RX_rxgen_error_detection_crc_invalid_5 : FDC
    port map (
      D => BU2_U0_G_RX_rxgen_error_detection_and0007,
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_378,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_error_detection_crc_invalid(5)
    );
  BU2_U0_G_RX_rxgen_error_detection_crc_invalid_4 : FDC
    port map (
      D => BU2_U0_G_RX_rxgen_error_detection_and0006,
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_378,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_error_detection_crc_invalid(4)
    );
  BU2_U0_G_RX_rxgen_error_detection_crc_invalid_2 : FDC
    port map (
      D => BU2_U0_G_RX_rxgen_error_detection_and0004,
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_378,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_error_detection_crc_invalid(2)
    );
  BU2_U0_G_RX_rxgen_error_detection_bad_crc : FDC
    port map (
      D => BU2_U0_G_RX_rxgen_error_detection_and0003,
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_378,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_error_detection_bad_crc_171
    );
  BU2_U0_G_RX_rxgen_error_detection_crc_invalid_3 : FDC
    port map (
      D => BU2_U0_G_RX_rxgen_error_detection_and0005,
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_378,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_error_detection_crc_invalid(3)
    );
  BU2_U0_G_RX_rxgen_error_detection_crc_invalid_1 : FDC
    port map (
      D => BU2_U0_G_RX_rxgen_error_detection_and0002,
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_378,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_error_detection_crc_invalid(1)
    );
  BU2_U0_G_RX_rxgen_error_detection_termination_error : FDP
    port map (
      D => BU2_U0_G_RX_rxgen_error_detection_and0001,
      PRE => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_378,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_error_detection_termination_error_172
    );
  BU2_U0_G_RX_rxgen_error_detection_exceed_normal_frame : FDC
    port map (
      D => BU2_U0_G_RX_rxgen_error_detection_and0000_174,
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_378,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_error_detection_exceed_normal_frame_173
    );
  BU2_U0_G_RX_rxgen_error_detection_start_error : FDC
    port map (
      D => BU2_U0_G_RX_rxgen_error_detection_not0003_176,
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_378,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_error_detection_start_error_175
    );
  BU2_U0_G_RX_rxgen_decode_delay_stats_length_0_stats_length_bits : SRL16
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => BU2_host_rd_data(0),
      A1 => BU2_host_rd_data(0),
      A2 => BU2_N1,
      A3 => BU2_host_rd_data(0),
      CLK => rx_clk0,
      D => BU2_U0_G_RX_rxgen_decode_stats_length(0),
      Q => BU2_U0_G_RX_rxgen_decode_stats_length_srl16(0)
    );
  BU2_U0_G_RX_rxgen_decode_delay_stats_length_1_stats_length_bits : SRL16
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => BU2_host_rd_data(0),
      A1 => BU2_host_rd_data(0),
      A2 => BU2_N1,
      A3 => BU2_host_rd_data(0),
      CLK => rx_clk0,
      D => BU2_U0_G_RX_rxgen_decode_stats_length(1),
      Q => BU2_U0_G_RX_rxgen_decode_stats_length_srl16(1)
    );
  BU2_U0_G_RX_rxgen_decode_delay_stats_length_2_stats_length_bits : SRL16
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => BU2_host_rd_data(0),
      A1 => BU2_host_rd_data(0),
      A2 => BU2_N1,
      A3 => BU2_host_rd_data(0),
      CLK => rx_clk0,
      D => BU2_U0_G_RX_rxgen_decode_stats_length(2),
      Q => BU2_U0_G_RX_rxgen_decode_stats_length_srl16(2)
    );
  BU2_U0_G_RX_rxgen_decode_delay_stats_length_3_stats_length_bits : SRL16
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => BU2_host_rd_data(0),
      A1 => BU2_host_rd_data(0),
      A2 => BU2_N1,
      A3 => BU2_host_rd_data(0),
      CLK => rx_clk0,
      D => BU2_U0_G_RX_rxgen_decode_stats_length(3),
      Q => BU2_U0_G_RX_rxgen_decode_stats_length_srl16(3)
    );
  BU2_U0_G_RX_rxgen_decode_delay_stats_length_4_stats_length_bits : SRL16
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => BU2_host_rd_data(0),
      A1 => BU2_host_rd_data(0),
      A2 => BU2_N1,
      A3 => BU2_host_rd_data(0),
      CLK => rx_clk0,
      D => BU2_U0_G_RX_rxgen_decode_stats_length(4),
      Q => BU2_U0_G_RX_rxgen_decode_stats_length_srl16(4)
    );
  BU2_U0_G_RX_rxgen_decode_delay_stats_length_5_stats_length_bits : SRL16
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => BU2_host_rd_data(0),
      A1 => BU2_host_rd_data(0),
      A2 => BU2_N1,
      A3 => BU2_host_rd_data(0),
      CLK => rx_clk0,
      D => BU2_U0_G_RX_rxgen_decode_stats_length(5),
      Q => BU2_U0_G_RX_rxgen_decode_stats_length_srl16(5)
    );
  BU2_U0_G_RX_rxgen_decode_delay_stats_length_6_stats_length_bits : SRL16
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => BU2_host_rd_data(0),
      A1 => BU2_host_rd_data(0),
      A2 => BU2_N1,
      A3 => BU2_host_rd_data(0),
      CLK => rx_clk0,
      D => BU2_U0_G_RX_rxgen_decode_stats_length(6),
      Q => BU2_U0_G_RX_rxgen_decode_stats_length_srl16(6)
    );
  BU2_U0_G_RX_rxgen_decode_delay_stats_length_7_stats_length_bits : SRL16
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => BU2_host_rd_data(0),
      A1 => BU2_host_rd_data(0),
      A2 => BU2_N1,
      A3 => BU2_host_rd_data(0),
      CLK => rx_clk0,
      D => BU2_U0_G_RX_rxgen_decode_stats_length(7),
      Q => BU2_U0_G_RX_rxgen_decode_stats_length_srl16(7)
    );
  BU2_U0_G_RX_rxgen_decode_delay_stats_length_8_stats_length_bits : SRL16
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => BU2_host_rd_data(0),
      A1 => BU2_host_rd_data(0),
      A2 => BU2_N1,
      A3 => BU2_host_rd_data(0),
      CLK => rx_clk0,
      D => BU2_U0_G_RX_rxgen_decode_stats_length(8),
      Q => BU2_U0_G_RX_rxgen_decode_stats_length_srl16(8)
    );
  BU2_U0_G_RX_rxgen_decode_delay_stats_length_9_stats_length_bits : SRL16
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => BU2_host_rd_data(0),
      A1 => BU2_host_rd_data(0),
      A2 => BU2_N1,
      A3 => BU2_host_rd_data(0),
      CLK => rx_clk0,
      D => BU2_U0_G_RX_rxgen_decode_stats_length(9),
      Q => BU2_U0_G_RX_rxgen_decode_stats_length_srl16(9)
    );
  BU2_U0_G_RX_rxgen_decode_delay_stats_length_10_stats_length_bits : SRL16
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => BU2_host_rd_data(0),
      A1 => BU2_host_rd_data(0),
      A2 => BU2_N1,
      A3 => BU2_host_rd_data(0),
      CLK => rx_clk0,
      D => BU2_U0_G_RX_rxgen_decode_stats_length(10),
      Q => BU2_U0_G_RX_rxgen_decode_stats_length_srl16(10)
    );
  BU2_U0_G_RX_rxgen_decode_delay_stats_length_11_stats_length_bits : SRL16
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => BU2_host_rd_data(0),
      A1 => BU2_host_rd_data(0),
      A2 => BU2_N1,
      A3 => BU2_host_rd_data(0),
      CLK => rx_clk0,
      D => BU2_U0_G_RX_rxgen_decode_stats_length(11),
      Q => BU2_U0_G_RX_rxgen_decode_stats_length_srl16(11)
    );
  BU2_U0_G_RX_rxgen_decode_delay_stats_length_12_stats_length_bits : SRL16
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => BU2_host_rd_data(0),
      A1 => BU2_host_rd_data(0),
      A2 => BU2_N1,
      A3 => BU2_host_rd_data(0),
      CLK => rx_clk0,
      D => BU2_U0_G_RX_rxgen_decode_stats_length(12),
      Q => BU2_U0_G_RX_rxgen_decode_stats_length_srl16(12)
    );
  BU2_U0_G_RX_rxgen_decode_delay_stats_length_13_stats_length_bits : SRL16
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => BU2_host_rd_data(0),
      A1 => BU2_host_rd_data(0),
      A2 => BU2_N1,
      A3 => BU2_host_rd_data(0),
      CLK => rx_clk0,
      D => BU2_U0_G_RX_rxgen_decode_stats_length(13),
      Q => BU2_U0_G_RX_rxgen_decode_stats_length_srl16(13)
    );
  BU2_U0_G_RX_rxgen_decode_Mcount_counter_xor_12_Q : XORCY
    port map (
      CI => BU2_U0_G_RX_rxgen_decode_Mcount_counter_cy(11),
      LI => BU2_U0_G_RX_rxgen_decode_counter_Eqn_12,
      O => BU2_U0_G_RX_rxgen_decode_Result(12)
    );
  BU2_U0_G_RX_rxgen_decode_Mcount_counter_xor_11_Q : XORCY
    port map (
      CI => BU2_U0_G_RX_rxgen_decode_Mcount_counter_cy(10),
      LI => BU2_U0_G_RX_rxgen_decode_counter_Eqn_11_177,
      O => BU2_U0_G_RX_rxgen_decode_Result(11)
    );
  BU2_U0_G_RX_rxgen_decode_Mcount_counter_cy_11_Q : MUXCY
    port map (
      CI => BU2_U0_G_RX_rxgen_decode_Mcount_counter_cy(10),
      DI => BU2_host_rd_data(0),
      S => BU2_U0_G_RX_rxgen_decode_counter_Eqn_11_177,
      O => BU2_U0_G_RX_rxgen_decode_Mcount_counter_cy(11)
    );
  BU2_U0_G_RX_rxgen_decode_Mcount_counter_xor_10_Q : XORCY
    port map (
      CI => BU2_U0_G_RX_rxgen_decode_Mcount_counter_cy(9),
      LI => BU2_U0_G_RX_rxgen_decode_counter_Eqn_10,
      O => BU2_U0_G_RX_rxgen_decode_Result(10)
    );
  BU2_U0_G_RX_rxgen_decode_Mcount_counter_cy_10_Q : MUXCY
    port map (
      CI => BU2_U0_G_RX_rxgen_decode_Mcount_counter_cy(9),
      DI => BU2_host_rd_data(0),
      S => BU2_U0_G_RX_rxgen_decode_counter_Eqn_10,
      O => BU2_U0_G_RX_rxgen_decode_Mcount_counter_cy(10)
    );
  BU2_U0_G_RX_rxgen_decode_Mcount_counter_xor_9_Q : XORCY
    port map (
      CI => BU2_U0_G_RX_rxgen_decode_Mcount_counter_cy(8),
      LI => BU2_U0_G_RX_rxgen_decode_counter_Eqn_9,
      O => BU2_U0_G_RX_rxgen_decode_Result(9)
    );
  BU2_U0_G_RX_rxgen_decode_Mcount_counter_cy_9_Q : MUXCY
    port map (
      CI => BU2_U0_G_RX_rxgen_decode_Mcount_counter_cy(8),
      DI => BU2_host_rd_data(0),
      S => BU2_U0_G_RX_rxgen_decode_counter_Eqn_9,
      O => BU2_U0_G_RX_rxgen_decode_Mcount_counter_cy(9)
    );
  BU2_U0_G_RX_rxgen_decode_Mcount_counter_xor_8_Q : XORCY
    port map (
      CI => BU2_U0_G_RX_rxgen_decode_Mcount_counter_cy(7),
      LI => BU2_U0_G_RX_rxgen_decode_counter_Eqn_8,
      O => BU2_U0_G_RX_rxgen_decode_Result(8)
    );
  BU2_U0_G_RX_rxgen_decode_Mcount_counter_cy_8_Q : MUXCY
    port map (
      CI => BU2_U0_G_RX_rxgen_decode_Mcount_counter_cy(7),
      DI => BU2_host_rd_data(0),
      S => BU2_U0_G_RX_rxgen_decode_counter_Eqn_8,
      O => BU2_U0_G_RX_rxgen_decode_Mcount_counter_cy(8)
    );
  BU2_U0_G_RX_rxgen_decode_Mcount_counter_xor_7_Q : XORCY
    port map (
      CI => BU2_U0_G_RX_rxgen_decode_Mcount_counter_cy(6),
      LI => BU2_U0_G_RX_rxgen_decode_counter_Eqn_7,
      O => BU2_U0_G_RX_rxgen_decode_Result(7)
    );
  BU2_U0_G_RX_rxgen_decode_Mcount_counter_cy_7_Q : MUXCY
    port map (
      CI => BU2_U0_G_RX_rxgen_decode_Mcount_counter_cy(6),
      DI => BU2_host_rd_data(0),
      S => BU2_U0_G_RX_rxgen_decode_counter_Eqn_7,
      O => BU2_U0_G_RX_rxgen_decode_Mcount_counter_cy(7)
    );
  BU2_U0_G_RX_rxgen_decode_Mcount_counter_xor_6_Q : XORCY
    port map (
      CI => BU2_U0_G_RX_rxgen_decode_Mcount_counter_cy(5),
      LI => BU2_U0_G_RX_rxgen_decode_counter_Eqn_6,
      O => BU2_U0_G_RX_rxgen_decode_Result(6)
    );
  BU2_U0_G_RX_rxgen_decode_Mcount_counter_cy_6_Q : MUXCY
    port map (
      CI => BU2_U0_G_RX_rxgen_decode_Mcount_counter_cy(5),
      DI => BU2_host_rd_data(0),
      S => BU2_U0_G_RX_rxgen_decode_counter_Eqn_6,
      O => BU2_U0_G_RX_rxgen_decode_Mcount_counter_cy(6)
    );
  BU2_U0_G_RX_rxgen_decode_Mcount_counter_xor_5_Q : XORCY
    port map (
      CI => BU2_U0_G_RX_rxgen_decode_Mcount_counter_cy(4),
      LI => BU2_U0_G_RX_rxgen_decode_counter_Eqn_5,
      O => BU2_U0_G_RX_rxgen_decode_Result(5)
    );
  BU2_U0_G_RX_rxgen_decode_Mcount_counter_cy_5_Q : MUXCY
    port map (
      CI => BU2_U0_G_RX_rxgen_decode_Mcount_counter_cy(4),
      DI => BU2_host_rd_data(0),
      S => BU2_U0_G_RX_rxgen_decode_counter_Eqn_5,
      O => BU2_U0_G_RX_rxgen_decode_Mcount_counter_cy(5)
    );
  BU2_U0_G_RX_rxgen_decode_Mcount_counter_xor_4_Q : XORCY
    port map (
      CI => BU2_U0_G_RX_rxgen_decode_Mcount_counter_cy(3),
      LI => BU2_U0_G_RX_rxgen_decode_counter_Eqn_4,
      O => BU2_U0_G_RX_rxgen_decode_Result(4)
    );
  BU2_U0_G_RX_rxgen_decode_Mcount_counter_cy_4_Q : MUXCY
    port map (
      CI => BU2_U0_G_RX_rxgen_decode_Mcount_counter_cy(3),
      DI => BU2_host_rd_data(0),
      S => BU2_U0_G_RX_rxgen_decode_counter_Eqn_4,
      O => BU2_U0_G_RX_rxgen_decode_Mcount_counter_cy(4)
    );
  BU2_U0_G_RX_rxgen_decode_Mcount_counter_xor_3_Q : XORCY
    port map (
      CI => BU2_U0_G_RX_rxgen_decode_Mcount_counter_cy(2),
      LI => BU2_U0_G_RX_rxgen_decode_counter_Eqn_3,
      O => BU2_U0_G_RX_rxgen_decode_Result(3)
    );
  BU2_U0_G_RX_rxgen_decode_Mcount_counter_cy_3_Q : MUXCY
    port map (
      CI => BU2_U0_G_RX_rxgen_decode_Mcount_counter_cy(2),
      DI => BU2_host_rd_data(0),
      S => BU2_U0_G_RX_rxgen_decode_counter_Eqn_3,
      O => BU2_U0_G_RX_rxgen_decode_Mcount_counter_cy(3)
    );
  BU2_U0_G_RX_rxgen_decode_Mcount_counter_xor_2_Q : XORCY
    port map (
      CI => BU2_U0_G_RX_rxgen_decode_Mcount_counter_cy(1),
      LI => BU2_U0_G_RX_rxgen_decode_counter_Eqn_2,
      O => BU2_U0_G_RX_rxgen_decode_Result(2)
    );
  BU2_U0_G_RX_rxgen_decode_Mcount_counter_cy_2_Q : MUXCY
    port map (
      CI => BU2_U0_G_RX_rxgen_decode_Mcount_counter_cy(1),
      DI => BU2_host_rd_data(0),
      S => BU2_U0_G_RX_rxgen_decode_counter_Eqn_2,
      O => BU2_U0_G_RX_rxgen_decode_Mcount_counter_cy(2)
    );
  BU2_U0_G_RX_rxgen_decode_Mcount_counter_xor_1_Q : XORCY
    port map (
      CI => BU2_U0_G_RX_rxgen_decode_Mcount_counter_cy(0),
      LI => BU2_U0_G_RX_rxgen_decode_counter_Eqn_1,
      O => BU2_U0_G_RX_rxgen_decode_Result(1)
    );
  BU2_U0_G_RX_rxgen_decode_Mcount_counter_cy_1_Q : MUXCY
    port map (
      CI => BU2_U0_G_RX_rxgen_decode_Mcount_counter_cy(0),
      DI => BU2_host_rd_data(0),
      S => BU2_U0_G_RX_rxgen_decode_counter_Eqn_1,
      O => BU2_U0_G_RX_rxgen_decode_Mcount_counter_cy(1)
    );
  BU2_U0_G_RX_rxgen_decode_Mcount_counter_cy_0_Q : MUXCY
    port map (
      CI => BU2_host_rd_data(0),
      DI => BU2_U0_G_RX_rxgen_decode_counter_Eqn_0_mand1,
      S => BU2_U0_G_RX_rxgen_decode_Result(0),
      O => BU2_U0_G_RX_rxgen_decode_Mcount_counter_cy(0)
    );
  BU2_U0_G_RX_rxgen_decode_Mcount_counter_lut_0_Q : LUT3
    generic map(
      INIT => X"87"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_decode_counter(3),
      I1 => BU2_U0_G_RX_rxgen_decode_counter_Eqn_0_mand_199,
      I2 => BU2_U0_G_RX_rxgen_decode_start_flag_243,
      O => BU2_U0_G_RX_rxgen_decode_Result(0)
    );
  BU2_U0_G_RX_rxgen_decode_counter_Eqn_0_mand : MULT_AND
    port map (
      I0 => BU2_U0_G_RX_rxgen_decode_counter(3),
      I1 => BU2_U0_G_RX_rxgen_decode_counter_Eqn_0_mand_199,
      LO => BU2_U0_G_RX_rxgen_decode_counter_Eqn_0_mand1
    );
  BU2_U0_G_RX_rxgen_decode_Mcompar_cmp_eq0027_cy_6_Q : MUXCY
    port map (
      CI => BU2_U0_G_RX_rxgen_decode_Mcompar_cmp_eq0027_cy(5),
      DI => BU2_host_rd_data(0),
      S => BU2_U0_G_RX_rxgen_decode_N18,
      O => BU2_U0_G_RX_rxgen_decode_Mcompar_cmp_eq0027_cy(6)
    );
  BU2_U0_G_RX_rxgen_decode_Mcompar_cmp_eq0027_lut_6_Q : LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_decode_counter(15),
      I1 => BU2_U0_G_RX_rxgen_decode_length(15),
      O => BU2_U0_G_RX_rxgen_decode_N18
    );
  BU2_U0_G_RX_rxgen_decode_Mcompar_cmp_eq0027_cy_5_Q : MUXCY
    port map (
      CI => BU2_U0_G_RX_rxgen_decode_Mcompar_cmp_eq0027_cy(4),
      DI => BU2_host_rd_data(0),
      S => BU2_U0_G_RX_rxgen_decode_N17,
      O => BU2_U0_G_RX_rxgen_decode_Mcompar_cmp_eq0027_cy(5)
    );
  BU2_U0_G_RX_rxgen_decode_Mcompar_cmp_eq0027_lut_5_Q : LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_decode_counter(13),
      I1 => BU2_U0_G_RX_rxgen_decode_length(13),
      I2 => BU2_U0_G_RX_rxgen_decode_counter(14),
      I3 => BU2_U0_G_RX_rxgen_decode_length(14),
      O => BU2_U0_G_RX_rxgen_decode_N17
    );
  BU2_U0_G_RX_rxgen_decode_Mcompar_cmp_eq0027_cy_4_Q : MUXCY
    port map (
      CI => BU2_U0_G_RX_rxgen_decode_Mcompar_cmp_eq0027_cy(3),
      DI => BU2_host_rd_data(0),
      S => BU2_U0_G_RX_rxgen_decode_N16,
      O => BU2_U0_G_RX_rxgen_decode_Mcompar_cmp_eq0027_cy(4)
    );
  BU2_U0_G_RX_rxgen_decode_Mcompar_cmp_eq0027_lut_4_Q : LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_decode_counter(11),
      I1 => BU2_U0_G_RX_rxgen_decode_length(11),
      I2 => BU2_U0_G_RX_rxgen_decode_counter(12),
      I3 => BU2_U0_G_RX_rxgen_decode_length(12),
      O => BU2_U0_G_RX_rxgen_decode_N16
    );
  BU2_U0_G_RX_rxgen_decode_Mcompar_cmp_eq0027_cy_3_Q : MUXCY
    port map (
      CI => BU2_U0_G_RX_rxgen_decode_Mcompar_cmp_eq0027_cy(2),
      DI => BU2_host_rd_data(0),
      S => BU2_U0_G_RX_rxgen_decode_N15,
      O => BU2_U0_G_RX_rxgen_decode_Mcompar_cmp_eq0027_cy(3)
    );
  BU2_U0_G_RX_rxgen_decode_Mcompar_cmp_eq0027_lut_3_Q : LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_decode_counter(9),
      I1 => BU2_U0_G_RX_rxgen_decode_length(9),
      I2 => BU2_U0_G_RX_rxgen_decode_counter(10),
      I3 => BU2_U0_G_RX_rxgen_decode_length(10),
      O => BU2_U0_G_RX_rxgen_decode_N15
    );
  BU2_U0_G_RX_rxgen_decode_Mcompar_cmp_eq0027_cy_2_Q : MUXCY
    port map (
      CI => BU2_U0_G_RX_rxgen_decode_Mcompar_cmp_eq0027_cy(1),
      DI => BU2_host_rd_data(0),
      S => BU2_U0_G_RX_rxgen_decode_N14,
      O => BU2_U0_G_RX_rxgen_decode_Mcompar_cmp_eq0027_cy(2)
    );
  BU2_U0_G_RX_rxgen_decode_Mcompar_cmp_eq0027_lut_2_Q : LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_decode_counter(7),
      I1 => BU2_U0_G_RX_rxgen_decode_length(7),
      I2 => BU2_U0_G_RX_rxgen_decode_counter(8),
      I3 => BU2_U0_G_RX_rxgen_decode_length(8),
      O => BU2_U0_G_RX_rxgen_decode_N14
    );
  BU2_U0_G_RX_rxgen_decode_Mcompar_cmp_eq0027_cy_1_Q : MUXCY
    port map (
      CI => BU2_U0_G_RX_rxgen_decode_Mcompar_cmp_eq0027_cy(0),
      DI => BU2_host_rd_data(0),
      S => BU2_U0_G_RX_rxgen_decode_N13,
      O => BU2_U0_G_RX_rxgen_decode_Mcompar_cmp_eq0027_cy(1)
    );
  BU2_U0_G_RX_rxgen_decode_Mcompar_cmp_eq0027_lut_1_Q : LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_decode_counter(5),
      I1 => BU2_U0_G_RX_rxgen_decode_length(5),
      I2 => BU2_U0_G_RX_rxgen_decode_counter(6),
      I3 => BU2_U0_G_RX_rxgen_decode_length(6),
      O => BU2_U0_G_RX_rxgen_decode_N13
    );
  BU2_U0_G_RX_rxgen_decode_Mcompar_cmp_eq0027_cy_0_Q : MUXCY
    port map (
      CI => BU2_N1,
      DI => BU2_host_rd_data(0),
      S => BU2_U0_G_RX_rxgen_decode_N12,
      O => BU2_U0_G_RX_rxgen_decode_Mcompar_cmp_eq0027_cy(0)
    );
  BU2_U0_G_RX_rxgen_decode_Mcompar_cmp_eq0027_lut_0_Q : LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_decode_counter(3),
      I1 => BU2_U0_G_RX_rxgen_decode_length(3),
      I2 => BU2_U0_G_RX_rxgen_decode_counter(4),
      I3 => BU2_U0_G_RX_rxgen_decode_length(4),
      O => BU2_U0_G_RX_rxgen_decode_N12
    );
  BU2_U0_G_RX_rxgen_decode_counter_15 : FDCE
    port map (
      D => BU2_U0_G_RX_rxgen_decode_Result(12),
      CE => BU2_U0_G_RX_rxgen_decode_not0014,
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_378,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_decode_counter(15)
    );
  BU2_U0_G_RX_rxgen_decode_counter_14 : FDCE
    port map (
      D => BU2_U0_G_RX_rxgen_decode_Result(11),
      CE => BU2_U0_G_RX_rxgen_decode_not0014,
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_378,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_decode_counter(14)
    );
  BU2_U0_G_RX_rxgen_decode_counter_13 : FDCE
    port map (
      D => BU2_U0_G_RX_rxgen_decode_Result(10),
      CE => BU2_U0_G_RX_rxgen_decode_not0014,
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_378,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_decode_counter(13)
    );
  BU2_U0_G_RX_rxgen_decode_counter_12 : FDCE
    port map (
      D => BU2_U0_G_RX_rxgen_decode_Result(9),
      CE => BU2_U0_G_RX_rxgen_decode_not0014,
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_378,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_decode_counter(12)
    );
  BU2_U0_G_RX_rxgen_decode_counter_11 : FDCE
    port map (
      D => BU2_U0_G_RX_rxgen_decode_Result(8),
      CE => BU2_U0_G_RX_rxgen_decode_not0014,
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_378,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_decode_counter(11)
    );
  BU2_U0_G_RX_rxgen_decode_counter_10 : FDCE
    port map (
      D => BU2_U0_G_RX_rxgen_decode_Result(7),
      CE => BU2_U0_G_RX_rxgen_decode_not0014,
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_378,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_decode_counter(10)
    );
  BU2_U0_G_RX_rxgen_decode_counter_9 : FDCE
    port map (
      D => BU2_U0_G_RX_rxgen_decode_Result(6),
      CE => BU2_U0_G_RX_rxgen_decode_not0014,
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_378,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_decode_counter(9)
    );
  BU2_U0_G_RX_rxgen_decode_counter_8 : FDCE
    port map (
      D => BU2_U0_G_RX_rxgen_decode_Result(5),
      CE => BU2_U0_G_RX_rxgen_decode_not0014,
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_378,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_decode_counter(8)
    );
  BU2_U0_G_RX_rxgen_decode_counter_7 : FDCE
    port map (
      D => BU2_U0_G_RX_rxgen_decode_Result(4),
      CE => BU2_U0_G_RX_rxgen_decode_not0014,
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_378,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_decode_counter(7)
    );
  BU2_U0_G_RX_rxgen_decode_counter_6 : FDCE
    port map (
      D => BU2_U0_G_RX_rxgen_decode_Result(3),
      CE => BU2_U0_G_RX_rxgen_decode_not0014,
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_378,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_decode_counter(6)
    );
  BU2_U0_G_RX_rxgen_decode_counter_5 : FDCE
    port map (
      D => BU2_U0_G_RX_rxgen_decode_Result(2),
      CE => BU2_U0_G_RX_rxgen_decode_not0014,
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_378,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_decode_counter(5)
    );
  BU2_U0_G_RX_rxgen_decode_counter_4 : FDCE
    port map (
      D => BU2_U0_G_RX_rxgen_decode_Result(1),
      CE => BU2_U0_G_RX_rxgen_decode_not0014,
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_378,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_decode_counter(4)
    );
  BU2_U0_G_RX_rxgen_decode_counter_3 : FDCE
    port map (
      D => BU2_U0_G_RX_rxgen_decode_Result(0),
      CE => BU2_U0_G_RX_rxgen_decode_not0014,
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_378,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_decode_counter(3)
    );
  BU2_U0_G_RX_rxgen_decode_Mrom_mux01137 : LUT3
    generic map(
      INIT => X"02"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_decode_length(0),
      I1 => BU2_U0_G_RX_rxgen_decode_length(1),
      I2 => BU2_U0_G_RX_rxgen_decode_length(2),
      O => BU2_U0_G_RX_rxgen_decode_N10
    );
  BU2_U0_G_RX_rxgen_decode_Mrom_mux01136 : LUT2
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_decode_length(1),
      I1 => BU2_U0_G_RX_rxgen_decode_length(2),
      O => BU2_U0_G_RX_rxgen_decode_N9
    );
  BU2_U0_G_RX_rxgen_decode_Mrom_mux01135 : LUT3
    generic map(
      INIT => X"91"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_decode_length(1),
      I1 => BU2_U0_G_RX_rxgen_decode_length(2),
      I2 => BU2_U0_G_RX_rxgen_decode_length(0),
      O => BU2_U0_G_RX_rxgen_decode_N8
    );
  BU2_U0_G_RX_rxgen_decode_Mrom_mux01134 : LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_decode_length(1),
      I1 => BU2_U0_G_RX_rxgen_decode_length(2),
      O => BU2_U0_G_RX_rxgen_decode_N7
    );
  BU2_U0_G_RX_rxgen_decode_Mrom_mux01133 : LUT3
    generic map(
      INIT => X"B9"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_decode_length(2),
      I1 => BU2_U0_G_RX_rxgen_decode_length(1),
      I2 => BU2_U0_G_RX_rxgen_decode_length(0),
      O => BU2_U0_G_RX_rxgen_decode_N6
    );
  BU2_U0_G_RX_rxgen_decode_Mrom_mux01132 : LUT2
    generic map(
      INIT => X"D"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_decode_length(1),
      I1 => BU2_U0_G_RX_rxgen_decode_length(2),
      O => BU2_U0_G_RX_rxgen_decode_N5
    );
  BU2_U0_G_RX_rxgen_decode_Mrom_mux01131 : LUT3
    generic map(
      INIT => X"FB"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_decode_length(2),
      I1 => BU2_U0_G_RX_rxgen_decode_length(1),
      I2 => BU2_U0_G_RX_rxgen_decode_length(0),
      O => BU2_U0_G_RX_rxgen_decode_N4
    );
  BU2_U0_G_RX_rxgen_decode_statistics_length_13 : FDC
    port map (
      D => BU2_U0_G_RX_rxgen_decode_stats_length_srl16(13),
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_378,
      C => rx_clk0,
      Q => rx_statistics_vector(18)
    );
  BU2_U0_G_RX_rxgen_decode_statistics_length_12 : FDC
    port map (
      D => BU2_U0_G_RX_rxgen_decode_stats_length_srl16(12),
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_378,
      C => rx_clk0,
      Q => rx_statistics_vector(17)
    );
  BU2_U0_G_RX_rxgen_decode_statistics_length_11 : FDC
    port map (
      D => BU2_U0_G_RX_rxgen_decode_stats_length_srl16(11),
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_378,
      C => rx_clk0,
      Q => rx_statistics_vector(16)
    );
  BU2_U0_G_RX_rxgen_decode_statistics_length_10 : FDC
    port map (
      D => BU2_U0_G_RX_rxgen_decode_stats_length_srl16(10),
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_378,
      C => rx_clk0,
      Q => rx_statistics_vector(15)
    );
  BU2_U0_G_RX_rxgen_decode_statistics_length_9 : FDC
    port map (
      D => BU2_U0_G_RX_rxgen_decode_stats_length_srl16(9),
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_378,
      C => rx_clk0,
      Q => rx_statistics_vector(14)
    );
  BU2_U0_G_RX_rxgen_decode_statistics_length_8 : FDC
    port map (
      D => BU2_U0_G_RX_rxgen_decode_stats_length_srl16(8),
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_378,
      C => rx_clk0,
      Q => rx_statistics_vector(13)
    );
  BU2_U0_G_RX_rxgen_decode_statistics_length_7 : FDC
    port map (
      D => BU2_U0_G_RX_rxgen_decode_stats_length_srl16(7),
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_378,
      C => rx_clk0,
      Q => rx_statistics_vector(12)
    );
  BU2_U0_G_RX_rxgen_decode_statistics_length_6 : FDC
    port map (
      D => BU2_U0_G_RX_rxgen_decode_stats_length_srl16(6),
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_378,
      C => rx_clk0,
      Q => rx_statistics_vector(11)
    );
  BU2_U0_G_RX_rxgen_decode_statistics_length_5 : FDC
    port map (
      D => BU2_U0_G_RX_rxgen_decode_stats_length_srl16(5),
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_378,
      C => rx_clk0,
      Q => rx_statistics_vector(10)
    );
  BU2_U0_G_RX_rxgen_decode_statistics_length_4 : FDC
    port map (
      D => BU2_U0_G_RX_rxgen_decode_stats_length_srl16(4),
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_378,
      C => rx_clk0,
      Q => rx_statistics_vector(9)
    );
  BU2_U0_G_RX_rxgen_decode_statistics_length_3 : FDC
    port map (
      D => BU2_U0_G_RX_rxgen_decode_stats_length_srl16(3),
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_378,
      C => rx_clk0,
      Q => rx_statistics_vector(8)
    );
  BU2_U0_G_RX_rxgen_decode_statistics_length_2 : FDC
    port map (
      D => BU2_U0_G_RX_rxgen_decode_stats_length_srl16(2),
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_378,
      C => rx_clk0,
      Q => rx_statistics_vector(7)
    );
  BU2_U0_G_RX_rxgen_decode_statistics_length_1 : FDC
    port map (
      D => BU2_U0_G_RX_rxgen_decode_stats_length_srl16(1),
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_378,
      C => rx_clk0,
      Q => rx_statistics_vector(6)
    );
  BU2_U0_G_RX_rxgen_decode_statistics_length_0 : FDC
    port map (
      D => BU2_U0_G_RX_rxgen_decode_stats_length_srl16(0),
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_378,
      C => rx_clk0,
      Q => rx_statistics_vector(5)
    );
  BU2_U0_G_RX_rxgen_decode_stage2 : FDC
    port map (
      D => BU2_U0_G_RX_rxgen_decode_cmp_lt0001,
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_378,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_decode_stage2_178
    );
  BU2_U0_G_RX_rxgen_decode_data_bytes_ctrl_6 : FDC
    port map (
      D => BU2_U0_G_RX_rxgen_decode_N10,
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_378,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_decode_data_bytes_ctrl(6)
    );
  BU2_U0_G_RX_rxgen_decode_data_bytes_ctrl_5 : FDC
    port map (
      D => BU2_U0_G_RX_rxgen_decode_N9,
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_378,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_decode_data_bytes_ctrl(5)
    );
  BU2_U0_G_RX_rxgen_decode_data_bytes_ctrl_4 : FDC
    port map (
      D => BU2_U0_G_RX_rxgen_decode_N8,
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_378,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_decode_data_bytes_ctrl(4)
    );
  BU2_U0_G_RX_rxgen_decode_data_bytes_ctrl_3 : FDC
    port map (
      D => BU2_U0_G_RX_rxgen_decode_N7,
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_378,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_decode_data_bytes_ctrl(3)
    );
  BU2_U0_G_RX_rxgen_decode_data_bytes_ctrl_2 : FDC
    port map (
      D => BU2_U0_G_RX_rxgen_decode_N6,
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_378,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_decode_data_bytes_ctrl(2)
    );
  BU2_U0_G_RX_rxgen_decode_data_bytes_ctrl_1 : FDC
    port map (
      D => BU2_U0_G_RX_rxgen_decode_N5,
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_378,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_decode_data_bytes_ctrl(1)
    );
  BU2_U0_G_RX_rxgen_decode_data_bytes_ctrl_0 : FDC
    port map (
      D => BU2_U0_G_RX_rxgen_decode_N4,
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_378,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_decode_data_bytes_ctrl(0)
    );
  BU2_U0_G_RX_rxgen_decode_padding : FDCE
    port map (
      D => BU2_U0_G_RX_rxgen_decode_and0005,
      CE => BU2_U0_G_RX_rxgen_address_decoding_frame_start_reg3_203,
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_378,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_decode_padding_179
    );
  BU2_U0_G_RX_rxgen_decode_stats_length_13 : FDCE
    port map (
      D => BU2_U0_G_RX_rxgen_decode_counter_reg(13),
      CE => BU2_U0_G_RX_rxgen_decode_terminate_flag_212,
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_378,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_decode_stats_length(13)
    );
  BU2_U0_G_RX_rxgen_decode_stats_length_12 : FDCE
    port map (
      D => BU2_U0_G_RX_rxgen_decode_counter_reg(12),
      CE => BU2_U0_G_RX_rxgen_decode_terminate_flag_212,
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_378,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_decode_stats_length(12)
    );
  BU2_U0_G_RX_rxgen_decode_stats_length_11 : FDCE
    port map (
      D => BU2_U0_G_RX_rxgen_decode_counter_reg(11),
      CE => BU2_U0_G_RX_rxgen_decode_terminate_flag_212,
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_378,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_decode_stats_length(11)
    );
  BU2_U0_G_RX_rxgen_decode_stats_length_10 : FDCE
    port map (
      D => BU2_U0_G_RX_rxgen_decode_counter_reg(10),
      CE => BU2_U0_G_RX_rxgen_decode_terminate_flag_212,
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_378,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_decode_stats_length(10)
    );
  BU2_U0_G_RX_rxgen_decode_stats_length_9 : FDCE
    port map (
      D => BU2_U0_G_RX_rxgen_decode_counter_reg(9),
      CE => BU2_U0_G_RX_rxgen_decode_terminate_flag_212,
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_378,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_decode_stats_length(9)
    );
  BU2_U0_G_RX_rxgen_decode_stats_length_8 : FDCE
    port map (
      D => BU2_U0_G_RX_rxgen_decode_counter_reg(8),
      CE => BU2_U0_G_RX_rxgen_decode_terminate_flag_212,
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_378,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_decode_stats_length(8)
    );
  BU2_U0_G_RX_rxgen_decode_stats_length_7 : FDCE
    port map (
      D => BU2_U0_G_RX_rxgen_decode_counter_reg(7),
      CE => BU2_U0_G_RX_rxgen_decode_terminate_flag_212,
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_378,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_decode_stats_length(7)
    );
  BU2_U0_G_RX_rxgen_decode_stats_length_6 : FDCE
    port map (
      D => BU2_U0_G_RX_rxgen_decode_counter_reg(6),
      CE => BU2_U0_G_RX_rxgen_decode_terminate_flag_212,
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_378,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_decode_stats_length(6)
    );
  BU2_U0_G_RX_rxgen_decode_stats_length_5 : FDCE
    port map (
      D => BU2_U0_G_RX_rxgen_decode_counter_reg(5),
      CE => BU2_U0_G_RX_rxgen_decode_terminate_flag_212,
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_378,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_decode_stats_length(5)
    );
  BU2_U0_G_RX_rxgen_decode_stats_length_4 : FDCE
    port map (
      D => BU2_U0_G_RX_rxgen_decode_counter_reg(4),
      CE => BU2_U0_G_RX_rxgen_decode_terminate_flag_212,
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_378,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_decode_stats_length(4)
    );
  BU2_U0_G_RX_rxgen_decode_stats_length_3 : FDCE
    port map (
      D => BU2_U0_G_RX_rxgen_decode_counter_reg(3),
      CE => BU2_U0_G_RX_rxgen_decode_terminate_flag_212,
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_378,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_decode_stats_length(3)
    );
  BU2_U0_G_RX_rxgen_decode_length_10 : FDPE
    port map (
      D => BU2_U0_G_RX_rxgen_synchronise_rxd_out(34),
      CE => BU2_U0_G_RX_rxgen_frame_start_reg1_235,
      PRE => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_378,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_decode_length(10)
    );
  BU2_U0_G_RX_rxgen_decode_length_9 : FDPE
    port map (
      D => BU2_U0_G_RX_rxgen_synchronise_rxd_out(33),
      CE => BU2_U0_G_RX_rxgen_frame_start_reg1_235,
      PRE => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_378,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_decode_length(9)
    );
  BU2_U0_G_RX_rxgen_decode_length_8 : FDPE
    port map (
      D => BU2_U0_G_RX_rxgen_synchronise_rxd_out(32),
      CE => BU2_U0_G_RX_rxgen_frame_start_reg1_235,
      PRE => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_378,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_decode_length(8)
    );
  BU2_U0_G_RX_rxgen_decode_length_7 : FDPE
    port map (
      D => BU2_U0_G_RX_rxgen_synchronise_rxd_out(47),
      CE => BU2_U0_G_RX_rxgen_frame_start_reg1_235,
      PRE => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_378,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_decode_length(7)
    );
  BU2_U0_G_RX_rxgen_decode_length_6 : FDPE
    port map (
      D => BU2_U0_G_RX_rxgen_synchronise_rxd_out(46),
      CE => BU2_U0_G_RX_rxgen_frame_start_reg1_235,
      PRE => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_378,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_decode_length(6)
    );
  BU2_U0_G_RX_rxgen_decode_length_5 : FDPE
    port map (
      D => BU2_U0_G_RX_rxgen_synchronise_rxd_out(45),
      CE => BU2_U0_G_RX_rxgen_frame_start_reg1_235,
      PRE => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_378,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_decode_length(5)
    );
  BU2_U0_G_RX_rxgen_decode_length_4 : FDPE
    port map (
      D => BU2_U0_G_RX_rxgen_synchronise_rxd_out(44),
      CE => BU2_U0_G_RX_rxgen_frame_start_reg1_235,
      PRE => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_378,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_decode_length(4)
    );
  BU2_U0_G_RX_rxgen_decode_length_3 : FDPE
    port map (
      D => BU2_U0_G_RX_rxgen_synchronise_rxd_out(43),
      CE => BU2_U0_G_RX_rxgen_frame_start_reg1_235,
      PRE => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_378,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_decode_length(3)
    );
  BU2_U0_G_RX_rxgen_decode_length_2 : FDPE
    port map (
      D => BU2_U0_G_RX_rxgen_synchronise_rxd_out(42),
      CE => BU2_U0_G_RX_rxgen_frame_start_reg1_235,
      PRE => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_378,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_decode_length(2)
    );
  BU2_U0_G_RX_rxgen_decode_length_1 : FDPE
    port map (
      D => BU2_U0_G_RX_rxgen_synchronise_rxd_out(41),
      CE => BU2_U0_G_RX_rxgen_frame_start_reg1_235,
      PRE => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_378,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_decode_length(1)
    );
  BU2_U0_G_RX_rxgen_decode_length_0 : FDPE
    port map (
      D => BU2_U0_G_RX_rxgen_synchronise_rxd_out(40),
      CE => BU2_U0_G_RX_rxgen_frame_start_reg1_235,
      PRE => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_378,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_decode_length(0)
    );
  BU2_U0_G_RX_rxgen_decode_counter_reg_13 : FDCE
    port map (
      D => BU2_U0_G_RX_rxgen_decode_counter(13),
      CE => BU2_U0_G_RX_rxgen_decode_xor0000,
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_378,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_decode_counter_reg(13)
    );
  BU2_U0_G_RX_rxgen_decode_counter_reg_12 : FDCE
    port map (
      D => BU2_U0_G_RX_rxgen_decode_counter(12),
      CE => BU2_U0_G_RX_rxgen_decode_xor0000,
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_378,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_decode_counter_reg(12)
    );
  BU2_U0_G_RX_rxgen_decode_counter_reg_11 : FDCE
    port map (
      D => BU2_U0_G_RX_rxgen_decode_counter(11),
      CE => BU2_U0_G_RX_rxgen_decode_xor0000,
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_378,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_decode_counter_reg(11)
    );
  BU2_U0_G_RX_rxgen_decode_counter_reg_10 : FDCE
    port map (
      D => BU2_U0_G_RX_rxgen_decode_counter(10),
      CE => BU2_U0_G_RX_rxgen_decode_xor0000,
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_378,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_decode_counter_reg(10)
    );
  BU2_U0_G_RX_rxgen_decode_counter_reg_9 : FDCE
    port map (
      D => BU2_U0_G_RX_rxgen_decode_counter(9),
      CE => BU2_U0_G_RX_rxgen_decode_xor0000,
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_378,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_decode_counter_reg(9)
    );
  BU2_U0_G_RX_rxgen_decode_counter_reg_8 : FDCE
    port map (
      D => BU2_U0_G_RX_rxgen_decode_counter(8),
      CE => BU2_U0_G_RX_rxgen_decode_xor0000,
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_378,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_decode_counter_reg(8)
    );
  BU2_U0_G_RX_rxgen_decode_counter_reg_7 : FDCE
    port map (
      D => BU2_U0_G_RX_rxgen_decode_counter(7),
      CE => BU2_U0_G_RX_rxgen_decode_xor0000,
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_378,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_decode_counter_reg(7)
    );
  BU2_U0_G_RX_rxgen_decode_counter_reg_6 : FDCE
    port map (
      D => BU2_U0_G_RX_rxgen_decode_counter(6),
      CE => BU2_U0_G_RX_rxgen_decode_xor0000,
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_378,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_decode_counter_reg(6)
    );
  BU2_U0_G_RX_rxgen_decode_counter_reg_5 : FDCE
    port map (
      D => BU2_U0_G_RX_rxgen_decode_counter(5),
      CE => BU2_U0_G_RX_rxgen_decode_xor0000,
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_378,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_decode_counter_reg(5)
    );
  BU2_U0_G_RX_rxgen_decode_counter_reg_4 : FDCE
    port map (
      D => BU2_U0_G_RX_rxgen_decode_counter(4),
      CE => BU2_U0_G_RX_rxgen_decode_xor0000,
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_378,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_decode_counter_reg(4)
    );
  BU2_U0_G_RX_rxgen_decode_counter_reg_3 : FDCE
    port map (
      D => BU2_U0_G_RX_rxgen_decode_counter(3),
      CE => BU2_U0_G_RX_rxgen_decode_xor0000,
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_378,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_decode_counter_reg(3)
    );
  BU2_U0_G_RX_rxgen_decode_preserve_preamble_reg3 : FDC
    port map (
      D => BU2_U0_G_RX_rxgen_decode_preserve_preamble_reg2_184,
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_378,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_decode_preserve_preamble_reg3_180
    );
  BU2_U0_G_RX_rxgen_decode_padding_length_match : FDC
    port map (
      D => BU2_U0_G_RX_rxgen_decode_end_of_padding_reg_182,
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_378,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_decode_padding_length_match_181
    );
  BU2_U0_G_RX_rxgen_decode_length_15 : FDPE
    port map (
      D => BU2_U0_G_RX_rxgen_synchronise_rxd_out(39),
      CE => BU2_U0_G_RX_rxgen_frame_start_reg1_235,
      PRE => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_378,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_decode_length(15)
    );
  BU2_U0_G_RX_rxgen_decode_length_14 : FDPE
    port map (
      D => BU2_U0_G_RX_rxgen_synchronise_rxd_out(38),
      CE => BU2_U0_G_RX_rxgen_frame_start_reg1_235,
      PRE => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_378,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_decode_length(14)
    );
  BU2_U0_G_RX_rxgen_decode_length_13 : FDPE
    port map (
      D => BU2_U0_G_RX_rxgen_synchronise_rxd_out(37),
      CE => BU2_U0_G_RX_rxgen_frame_start_reg1_235,
      PRE => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_378,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_decode_length(13)
    );
  BU2_U0_G_RX_rxgen_decode_length_12 : FDPE
    port map (
      D => BU2_U0_G_RX_rxgen_synchronise_rxd_out(36),
      CE => BU2_U0_G_RX_rxgen_frame_start_reg1_235,
      PRE => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_378,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_decode_length(12)
    );
  BU2_U0_G_RX_rxgen_decode_length_11 : FDPE
    port map (
      D => BU2_U0_G_RX_rxgen_synchronise_rxd_out(35),
      CE => BU2_U0_G_RX_rxgen_frame_start_reg1_235,
      PRE => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_378,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_decode_length(11)
    );
  BU2_U0_G_RX_rxgen_decode_dest_add_8 : FDCE
    port map (
      D => BU2_U0_G_RX_rxgen_synchronise_rxd_out(8),
      CE => BU2_U0_G_RX_rxgen_decode_start_flag_243,
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_378,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_decode_dest_add(8)
    );
  BU2_U0_G_RX_rxgen_decode_crc_data_23 : FDR
    port map (
      D => BU2_U0_G_RX_rxgen_rxd_sync_reg3(23),
      R => BU2_U0_G_RX_rxgen_decode_full_bytes_valid_2_inv,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_decode_crc_data(23)
    );
  BU2_U0_G_RX_rxgen_decode_crc_data_18 : FDR
    port map (
      D => BU2_U0_G_RX_rxgen_rxd_sync_reg3(18),
      R => BU2_U0_G_RX_rxgen_decode_full_bytes_valid_2_inv,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_decode_crc_data(18)
    );
  BU2_U0_G_RX_rxgen_decode_dest_add_7 : FDCE
    port map (
      D => BU2_U0_G_RX_rxgen_synchronise_rxd_out(7),
      CE => BU2_U0_G_RX_rxgen_decode_start_flag_243,
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_378,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_decode_dest_add(7)
    );
  BU2_U0_G_RX_rxgen_decode_crc_data_22 : FDR
    port map (
      D => BU2_U0_G_RX_rxgen_rxd_sync_reg3(22),
      R => BU2_U0_G_RX_rxgen_decode_full_bytes_valid_2_inv,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_decode_crc_data(22)
    );
  BU2_U0_G_RX_rxgen_decode_crc_data_17 : FDR
    port map (
      D => BU2_U0_G_RX_rxgen_rxd_sync_reg3(17),
      R => BU2_U0_G_RX_rxgen_decode_full_bytes_valid_2_inv,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_decode_crc_data(17)
    );
  BU2_U0_G_RX_rxgen_decode_dest_add_6 : FDCE
    port map (
      D => BU2_U0_G_RX_rxgen_synchronise_rxd_out(6),
      CE => BU2_U0_G_RX_rxgen_decode_start_flag_243,
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_378,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_decode_dest_add(6)
    );
  BU2_U0_G_RX_rxgen_decode_crc_data_21 : FDR
    port map (
      D => BU2_U0_G_RX_rxgen_rxd_sync_reg3(21),
      R => BU2_U0_G_RX_rxgen_decode_full_bytes_valid_2_inv,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_decode_crc_data(21)
    );
  BU2_U0_G_RX_rxgen_decode_crc_data_16 : FDR
    port map (
      D => BU2_U0_G_RX_rxgen_rxd_sync_reg3(16),
      R => BU2_U0_G_RX_rxgen_decode_full_bytes_valid_2_inv,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_decode_crc_data(16)
    );
  BU2_U0_G_RX_rxgen_decode_crc_data_15 : FDR
    port map (
      D => BU2_U0_G_RX_rxgen_rxd_sync_reg3(15),
      R => BU2_U0_G_RX_rxgen_decode_full_bytes_valid_1_inv,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_decode_crc_data(15)
    );
  BU2_U0_G_RX_rxgen_decode_dest_add_5 : FDCE
    port map (
      D => BU2_U0_G_RX_rxgen_synchronise_rxd_out(5),
      CE => BU2_U0_G_RX_rxgen_decode_start_flag_243,
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_378,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_decode_dest_add(5)
    );
  BU2_U0_G_RX_rxgen_decode_crc_data_20 : FDR
    port map (
      D => BU2_U0_G_RX_rxgen_rxd_sync_reg3(20),
      R => BU2_U0_G_RX_rxgen_decode_full_bytes_valid_2_inv,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_decode_crc_data(20)
    );
  BU2_U0_G_RX_rxgen_decode_crc_data_14 : FDR
    port map (
      D => BU2_U0_G_RX_rxgen_rxd_sync_reg3(14),
      R => BU2_U0_G_RX_rxgen_decode_full_bytes_valid_1_inv,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_decode_crc_data(14)
    );
  BU2_U0_G_RX_rxgen_decode_dest_add_4 : FDCE
    port map (
      D => BU2_U0_G_RX_rxgen_synchronise_rxd_out(4),
      CE => BU2_U0_G_RX_rxgen_decode_start_flag_243,
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_378,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_decode_dest_add(4)
    );
  BU2_U0_G_RX_rxgen_decode_crc_data_13 : FDR
    port map (
      D => BU2_U0_G_RX_rxgen_rxd_sync_reg3(13),
      R => BU2_U0_G_RX_rxgen_decode_full_bytes_valid_1_inv,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_decode_crc_data(13)
    );
  BU2_U0_G_RX_rxgen_decode_dest_add_3 : FDCE
    port map (
      D => BU2_U0_G_RX_rxgen_synchronise_rxd_out(3),
      CE => BU2_U0_G_RX_rxgen_decode_start_flag_243,
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_378,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_decode_dest_add(3)
    );
  BU2_U0_G_RX_rxgen_decode_crc_data_12 : FDR
    port map (
      D => BU2_U0_G_RX_rxgen_rxd_sync_reg3(12),
      R => BU2_U0_G_RX_rxgen_decode_full_bytes_valid_1_inv,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_decode_crc_data(12)
    );
  BU2_U0_G_RX_rxgen_decode_dest_add_2 : FDCE
    port map (
      D => BU2_U0_G_RX_rxgen_synchronise_rxd_out(2),
      CE => BU2_U0_G_RX_rxgen_decode_start_flag_243,
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_378,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_decode_dest_add(2)
    );
  BU2_U0_G_RX_rxgen_decode_crc_data_11 : FDR
    port map (
      D => BU2_U0_G_RX_rxgen_rxd_sync_reg3(11),
      R => BU2_U0_G_RX_rxgen_decode_full_bytes_valid_1_inv,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_decode_crc_data(11)
    );
  BU2_U0_G_RX_rxgen_decode_dest_add_1 : FDCE
    port map (
      D => BU2_U0_G_RX_rxgen_synchronise_rxd_out(1),
      CE => BU2_U0_G_RX_rxgen_decode_start_flag_243,
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_378,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_decode_dest_add(1)
    );
  BU2_U0_G_RX_rxgen_decode_crc_data_10 : FDR
    port map (
      D => BU2_U0_G_RX_rxgen_rxd_sync_reg3(10),
      R => BU2_U0_G_RX_rxgen_decode_full_bytes_valid_1_inv,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_decode_crc_data(10)
    );
  BU2_U0_G_RX_rxgen_decode_dest_add_0 : FDCE
    port map (
      D => BU2_U0_G_RX_rxgen_decode_and0045,
      CE => BU2_U0_G_RX_rxgen_decode_start_flag_243,
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_378,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_decode_dest_add(0)
    );
  BU2_U0_G_RX_rxgen_decode_full_bytes_ctrl_6 : FDC
    port map (
      D => BU2_U0_G_RX_rxgen_decode_terminate_flags(7),
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_378,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_decode_full_bytes_ctrl_6_Q
    );
  BU2_U0_G_RX_rxgen_decode_dest_add_47 : FDCE
    port map (
      D => BU2_U0_G_RX_rxgen_synchronise_rxd_out(47),
      CE => BU2_U0_G_RX_rxgen_decode_start_flag_243,
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_378,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_decode_dest_add(47)
    );
  BU2_U0_G_RX_rxgen_decode_dest_add_46 : FDCE
    port map (
      D => BU2_U0_G_RX_rxgen_synchronise_rxd_out(46),
      CE => BU2_U0_G_RX_rxgen_decode_start_flag_243,
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_378,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_decode_dest_add(46)
    );
  BU2_U0_G_RX_rxgen_decode_dest_add_45 : FDCE
    port map (
      D => BU2_U0_G_RX_rxgen_synchronise_rxd_out(45),
      CE => BU2_U0_G_RX_rxgen_decode_start_flag_243,
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_378,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_decode_dest_add(45)
    );
  BU2_U0_G_RX_rxgen_decode_dest_add_39 : FDCE
    port map (
      D => BU2_U0_G_RX_rxgen_synchronise_rxd_out(39),
      CE => BU2_U0_G_RX_rxgen_decode_start_flag_243,
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_378,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_decode_dest_add(39)
    );
  BU2_U0_G_RX_rxgen_decode_dest_add_44 : FDCE
    port map (
      D => BU2_U0_G_RX_rxgen_synchronise_rxd_out(44),
      CE => BU2_U0_G_RX_rxgen_decode_start_flag_243,
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_378,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_decode_dest_add(44)
    );
  BU2_U0_G_RX_rxgen_decode_end_of_padding_reg : FDC
    port map (
      D => BU2_U0_G_RX_rxgen_decode_end_of_padding_202,
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_378,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_decode_end_of_padding_reg_182
    );
  BU2_U0_G_RX_rxgen_decode_dest_add_38 : FDCE
    port map (
      D => BU2_U0_G_RX_rxgen_synchronise_rxd_out(38),
      CE => BU2_U0_G_RX_rxgen_decode_start_flag_243,
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_378,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_decode_dest_add(38)
    );
  BU2_U0_G_RX_rxgen_decode_dest_add_43 : FDCE
    port map (
      D => BU2_U0_G_RX_rxgen_synchronise_rxd_out(43),
      CE => BU2_U0_G_RX_rxgen_decode_start_flag_243,
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_378,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_decode_dest_add(43)
    );
  BU2_U0_G_RX_rxgen_decode_dest_add_37 : FDCE
    port map (
      D => BU2_U0_G_RX_rxgen_synchronise_rxd_out(37),
      CE => BU2_U0_G_RX_rxgen_decode_start_flag_243,
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_378,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_decode_dest_add(37)
    );
  BU2_U0_G_RX_rxgen_decode_dest_add_42 : FDCE
    port map (
      D => BU2_U0_G_RX_rxgen_synchronise_rxd_out(42),
      CE => BU2_U0_G_RX_rxgen_decode_start_flag_243,
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_378,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_decode_dest_add(42)
    );
  BU2_U0_G_RX_rxgen_decode_dest_add_36 : FDCE
    port map (
      D => BU2_U0_G_RX_rxgen_synchronise_rxd_out(36),
      CE => BU2_U0_G_RX_rxgen_decode_start_flag_243,
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_378,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_decode_dest_add(36)
    );
  BU2_U0_G_RX_rxgen_decode_dest_add_41 : FDCE
    port map (
      D => BU2_U0_G_RX_rxgen_synchronise_rxd_out(41),
      CE => BU2_U0_G_RX_rxgen_decode_start_flag_243,
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_378,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_decode_dest_add(41)
    );
  BU2_U0_G_RX_rxgen_decode_dest_add_35 : FDCE
    port map (
      D => BU2_U0_G_RX_rxgen_synchronise_rxd_out(35),
      CE => BU2_U0_G_RX_rxgen_decode_start_flag_243,
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_378,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_decode_dest_add(35)
    );
  BU2_U0_G_RX_rxgen_decode_dest_add_40 : FDCE
    port map (
      D => BU2_U0_G_RX_rxgen_synchronise_rxd_out(40),
      CE => BU2_U0_G_RX_rxgen_decode_start_flag_243,
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_378,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_decode_dest_add(40)
    );
  BU2_U0_G_RX_rxgen_decode_dest_add_29 : FDCE
    port map (
      D => BU2_U0_G_RX_rxgen_synchronise_rxd_out(29),
      CE => BU2_U0_G_RX_rxgen_decode_start_flag_243,
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_378,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_decode_dest_add(29)
    );
  BU2_U0_G_RX_rxgen_decode_dest_add_34 : FDCE
    port map (
      D => BU2_U0_G_RX_rxgen_synchronise_rxd_out(34),
      CE => BU2_U0_G_RX_rxgen_decode_start_flag_243,
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_378,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_decode_dest_add(34)
    );
  BU2_U0_G_RX_rxgen_decode_dest_add_28 : FDCE
    port map (
      D => BU2_U0_G_RX_rxgen_synchronise_rxd_out(28),
      CE => BU2_U0_G_RX_rxgen_decode_start_flag_243,
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_378,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_decode_dest_add(28)
    );
  BU2_U0_G_RX_rxgen_decode_dest_add_33 : FDCE
    port map (
      D => BU2_U0_G_RX_rxgen_synchronise_rxd_out(33),
      CE => BU2_U0_G_RX_rxgen_decode_start_flag_243,
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_378,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_decode_dest_add(33)
    );
  BU2_U0_G_RX_rxgen_decode_dest_add_27 : FDCE
    port map (
      D => BU2_U0_G_RX_rxgen_synchronise_rxd_out(27),
      CE => BU2_U0_G_RX_rxgen_decode_start_flag_243,
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_378,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_decode_dest_add(27)
    );
  BU2_U0_G_RX_rxgen_decode_dest_add_32 : FDCE
    port map (
      D => BU2_U0_G_RX_rxgen_synchronise_rxd_out(32),
      CE => BU2_U0_G_RX_rxgen_decode_start_flag_243,
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_378,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_decode_dest_add(32)
    );
  BU2_U0_G_RX_rxgen_decode_dest_add_26 : FDCE
    port map (
      D => BU2_U0_G_RX_rxgen_synchronise_rxd_out(26),
      CE => BU2_U0_G_RX_rxgen_decode_start_flag_243,
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_378,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_decode_dest_add(26)
    );
  BU2_U0_G_RX_rxgen_decode_dest_add_31 : FDCE
    port map (
      D => BU2_U0_G_RX_rxgen_synchronise_rxd_out(31),
      CE => BU2_U0_G_RX_rxgen_decode_start_flag_243,
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_378,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_decode_dest_add(31)
    );
  BU2_U0_G_RX_rxgen_decode_dest_add_25 : FDCE
    port map (
      D => BU2_U0_G_RX_rxgen_synchronise_rxd_out(25),
      CE => BU2_U0_G_RX_rxgen_decode_start_flag_243,
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_378,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_decode_dest_add(25)
    );
  BU2_U0_G_RX_rxgen_decode_dest_add_30 : FDCE
    port map (
      D => BU2_U0_G_RX_rxgen_synchronise_rxd_out(30),
      CE => BU2_U0_G_RX_rxgen_decode_start_flag_243,
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_378,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_decode_dest_add(30)
    );
  BU2_U0_G_RX_rxgen_decode_dest_add_19 : FDCE
    port map (
      D => BU2_U0_G_RX_rxgen_synchronise_rxd_out(19),
      CE => BU2_U0_G_RX_rxgen_decode_start_flag_243,
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_378,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_decode_dest_add(19)
    );
  BU2_U0_G_RX_rxgen_decode_dest_add_24 : FDCE
    port map (
      D => BU2_U0_G_RX_rxgen_synchronise_rxd_out(24),
      CE => BU2_U0_G_RX_rxgen_decode_start_flag_243,
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_378,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_decode_dest_add(24)
    );
  BU2_U0_G_RX_rxgen_decode_dest_add_18 : FDCE
    port map (
      D => BU2_U0_G_RX_rxgen_synchronise_rxd_out(18),
      CE => BU2_U0_G_RX_rxgen_decode_start_flag_243,
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_378,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_decode_dest_add(18)
    );
  BU2_U0_G_RX_rxgen_decode_dest_add_23 : FDCE
    port map (
      D => BU2_U0_G_RX_rxgen_synchronise_rxd_out(23),
      CE => BU2_U0_G_RX_rxgen_decode_start_flag_243,
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_378,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_decode_dest_add(23)
    );
  BU2_U0_G_RX_rxgen_decode_dest_add_17 : FDCE
    port map (
      D => BU2_U0_G_RX_rxgen_synchronise_rxd_out(17),
      CE => BU2_U0_G_RX_rxgen_decode_start_flag_243,
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_378,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_decode_dest_add(17)
    );
  BU2_U0_G_RX_rxgen_decode_dest_add_22 : FDCE
    port map (
      D => BU2_U0_G_RX_rxgen_synchronise_rxd_out(22),
      CE => BU2_U0_G_RX_rxgen_decode_start_flag_243,
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_378,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_decode_dest_add(22)
    );
  BU2_U0_G_RX_rxgen_decode_dest_add_16 : FDCE
    port map (
      D => BU2_U0_G_RX_rxgen_synchronise_rxd_out(16),
      CE => BU2_U0_G_RX_rxgen_decode_start_flag_243,
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_378,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_decode_dest_add(16)
    );
  BU2_U0_G_RX_rxgen_decode_dest_add_21 : FDCE
    port map (
      D => BU2_U0_G_RX_rxgen_synchronise_rxd_out(21),
      CE => BU2_U0_G_RX_rxgen_decode_start_flag_243,
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_378,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_decode_dest_add(21)
    );
  BU2_U0_G_RX_rxgen_decode_dest_add_15 : FDCE
    port map (
      D => BU2_U0_G_RX_rxgen_synchronise_rxd_out(15),
      CE => BU2_U0_G_RX_rxgen_decode_start_flag_243,
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_378,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_decode_dest_add(15)
    );
  BU2_U0_G_RX_rxgen_decode_dest_add_20 : FDCE
    port map (
      D => BU2_U0_G_RX_rxgen_synchronise_rxd_out(20),
      CE => BU2_U0_G_RX_rxgen_decode_start_flag_243,
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_378,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_decode_dest_add(20)
    );
  BU2_U0_G_RX_rxgen_decode_dest_add_14 : FDCE
    port map (
      D => BU2_U0_G_RX_rxgen_synchronise_rxd_out(14),
      CE => BU2_U0_G_RX_rxgen_decode_start_flag_243,
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_378,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_decode_dest_add(14)
    );
  BU2_U0_G_RX_rxgen_decode_dest_add_13 : FDCE
    port map (
      D => BU2_U0_G_RX_rxgen_synchronise_rxd_out(13),
      CE => BU2_U0_G_RX_rxgen_decode_start_flag_243,
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_378,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_decode_dest_add(13)
    );
  BU2_U0_G_RX_rxgen_decode_dest_add_12 : FDCE
    port map (
      D => BU2_U0_G_RX_rxgen_synchronise_rxd_out(12),
      CE => BU2_U0_G_RX_rxgen_decode_start_flag_243,
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_378,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_decode_dest_add(12)
    );
  BU2_U0_G_RX_rxgen_decode_dest_add_11 : FDCE
    port map (
      D => BU2_U0_G_RX_rxgen_synchronise_rxd_out(11),
      CE => BU2_U0_G_RX_rxgen_decode_start_flag_243,
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_378,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_decode_dest_add(11)
    );
  BU2_U0_G_RX_rxgen_decode_length_match_reg2 : FDC
    port map (
      D => BU2_U0_G_RX_rxgen_decode_length_match_reg1_194,
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_378,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_decode_length_match_reg2_183
    );
  BU2_U0_G_RX_rxgen_decode_dest_add_10 : FDCE
    port map (
      D => BU2_U0_G_RX_rxgen_synchronise_rxd_out(10),
      CE => BU2_U0_G_RX_rxgen_decode_start_flag_243,
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_378,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_decode_dest_add(10)
    );
  BU2_U0_G_RX_rxgen_decode_crc_data_9 : FDR
    port map (
      D => BU2_U0_G_RX_rxgen_rxd_sync_reg3(9),
      R => BU2_U0_G_RX_rxgen_decode_full_bytes_valid_1_inv,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_decode_crc_data(9)
    );
  BU2_U0_G_RX_rxgen_decode_crc_data_8 : FDR
    port map (
      D => BU2_U0_G_RX_rxgen_rxd_sync_reg3(8),
      R => BU2_U0_G_RX_rxgen_decode_full_bytes_valid_1_inv,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_decode_crc_data(8)
    );
  BU2_U0_G_RX_rxgen_decode_crc_data_7 : FDR
    port map (
      D => BU2_U0_G_RX_rxgen_rxd_sync_reg3(7),
      R => BU2_U0_G_RX_rxgen_decode_full_bytes_valid_0_inv,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_decode_crc_data(7)
    );
  BU2_U0_G_RX_rxgen_decode_crc_data_59 : FDR
    port map (
      D => BU2_U0_G_RX_rxgen_rxd_sync_reg3(59),
      R => BU2_U0_G_RX_rxgen_decode_full_bytes_valid_7_inv,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_decode_crc_data(59)
    );
  BU2_U0_G_RX_rxgen_decode_crc_data_6 : FDR
    port map (
      D => BU2_U0_G_RX_rxgen_rxd_sync_reg3(6),
      R => BU2_U0_G_RX_rxgen_decode_full_bytes_valid_0_inv,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_decode_crc_data(6)
    );
  BU2_U0_G_RX_rxgen_decode_crc_data_63 : FDR
    port map (
      D => BU2_U0_G_RX_rxgen_rxd_sync_reg3(63),
      R => BU2_U0_G_RX_rxgen_decode_full_bytes_valid_7_inv,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_decode_crc_data(63)
    );
  BU2_U0_G_RX_rxgen_decode_crc_data_58 : FDR
    port map (
      D => BU2_U0_G_RX_rxgen_rxd_sync_reg3(58),
      R => BU2_U0_G_RX_rxgen_decode_full_bytes_valid_7_inv,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_decode_crc_data(58)
    );
  BU2_U0_G_RX_rxgen_decode_crc_data_5 : FDR
    port map (
      D => BU2_U0_G_RX_rxgen_rxd_sync_reg3(5),
      R => BU2_U0_G_RX_rxgen_decode_full_bytes_valid_0_inv,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_decode_crc_data(5)
    );
  BU2_U0_G_RX_rxgen_decode_crc_data_62 : FDR
    port map (
      D => BU2_U0_G_RX_rxgen_rxd_sync_reg3(62),
      R => BU2_U0_G_RX_rxgen_decode_full_bytes_valid_7_inv,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_decode_crc_data(62)
    );
  BU2_U0_G_RX_rxgen_decode_crc_data_57 : FDR
    port map (
      D => BU2_U0_G_RX_rxgen_rxd_sync_reg3(57),
      R => BU2_U0_G_RX_rxgen_decode_full_bytes_valid_7_inv,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_decode_crc_data(57)
    );
  BU2_U0_G_RX_rxgen_decode_crc_data_4 : FDR
    port map (
      D => BU2_U0_G_RX_rxgen_rxd_sync_reg3(4),
      R => BU2_U0_G_RX_rxgen_decode_full_bytes_valid_0_inv,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_decode_crc_data(4)
    );
  BU2_U0_G_RX_rxgen_decode_crc_data_61 : FDR
    port map (
      D => BU2_U0_G_RX_rxgen_rxd_sync_reg3(61),
      R => BU2_U0_G_RX_rxgen_decode_full_bytes_valid_7_inv,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_decode_crc_data(61)
    );
  BU2_U0_G_RX_rxgen_decode_crc_data_56 : FDR
    port map (
      D => BU2_U0_G_RX_rxgen_rxd_sync_reg3(56),
      R => BU2_U0_G_RX_rxgen_decode_full_bytes_valid_7_inv,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_decode_crc_data(56)
    );
  BU2_U0_G_RX_rxgen_decode_preserve_preamble_reg2 : FDC
    port map (
      D => BU2_U0_G_RX_rxgen_decode_preserve_preamble_reg_188,
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_378,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_decode_preserve_preamble_reg2_184
    );
  BU2_U0_G_RX_rxgen_decode_crc_data_3 : FDR
    port map (
      D => BU2_U0_G_RX_rxgen_rxd_sync_reg3(3),
      R => BU2_U0_G_RX_rxgen_decode_full_bytes_valid_0_inv,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_decode_crc_data(3)
    );
  BU2_U0_G_RX_rxgen_decode_crc_data_55 : FDR
    port map (
      D => BU2_U0_G_RX_rxgen_rxd_sync_reg3(55),
      R => BU2_U0_G_RX_rxgen_decode_full_bytes_valid_6_inv,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_decode_crc_data(55)
    );
  BU2_U0_G_RX_rxgen_decode_crc_data_60 : FDR
    port map (
      D => BU2_U0_G_RX_rxgen_rxd_sync_reg3(60),
      R => BU2_U0_G_RX_rxgen_decode_full_bytes_valid_7_inv,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_decode_crc_data(60)
    );
  BU2_U0_G_RX_rxgen_decode_crc_data_2 : FDR
    port map (
      D => BU2_U0_G_RX_rxgen_rxd_sync_reg3(2),
      R => BU2_U0_G_RX_rxgen_decode_full_bytes_valid_0_inv,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_decode_crc_data(2)
    );
  BU2_U0_G_RX_rxgen_decode_crc_data_54 : FDR
    port map (
      D => BU2_U0_G_RX_rxgen_rxd_sync_reg3(54),
      R => BU2_U0_G_RX_rxgen_decode_full_bytes_valid_6_inv,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_decode_crc_data(54)
    );
  BU2_U0_G_RX_rxgen_decode_crc_data_49 : FDR
    port map (
      D => BU2_U0_G_RX_rxgen_rxd_sync_reg3(49),
      R => BU2_U0_G_RX_rxgen_decode_full_bytes_valid_6_inv,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_decode_crc_data(49)
    );
  BU2_U0_G_RX_rxgen_decode_crc_data_1 : FDR
    port map (
      D => BU2_U0_G_RX_rxgen_rxd_sync_reg3(1),
      R => BU2_U0_G_RX_rxgen_decode_full_bytes_valid_0_inv,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_decode_crc_data(1)
    );
  BU2_U0_G_RX_rxgen_decode_crc_data_53 : FDR
    port map (
      D => BU2_U0_G_RX_rxgen_rxd_sync_reg3(53),
      R => BU2_U0_G_RX_rxgen_decode_full_bytes_valid_6_inv,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_decode_crc_data(53)
    );
  BU2_U0_G_RX_rxgen_decode_crc_data_48 : FDR
    port map (
      D => BU2_U0_G_RX_rxgen_rxd_sync_reg3(48),
      R => BU2_U0_G_RX_rxgen_decode_full_bytes_valid_6_inv,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_decode_crc_data(48)
    );
  BU2_U0_G_RX_rxgen_decode_crc_data_0 : FDR
    port map (
      D => BU2_U0_G_RX_rxgen_rxd_sync_reg3(0),
      R => BU2_U0_G_RX_rxgen_decode_full_bytes_valid_0_inv,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_decode_crc_data(0)
    );
  BU2_U0_G_RX_rxgen_decode_number_of_bytes_3 : FDC
    port map (
      D => BU2_U0_G_RX_rxgen_decode_full_bytes_valid(7),
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_378,
      C => rx_clk0,
      Q => rx_statistics_vector(25)
    );
  BU2_U0_G_RX_rxgen_decode_crc_data_47 : FDR
    port map (
      D => BU2_U0_G_RX_rxgen_rxd_sync_reg3(47),
      R => BU2_U0_G_RX_rxgen_decode_full_bytes_valid_5_inv,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_decode_crc_data(47)
    );
  BU2_U0_G_RX_rxgen_decode_crc_data_52 : FDR
    port map (
      D => BU2_U0_G_RX_rxgen_rxd_sync_reg3(52),
      R => BU2_U0_G_RX_rxgen_decode_full_bytes_valid_6_inv,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_decode_crc_data(52)
    );
  BU2_U0_G_RX_rxgen_decode_crc_data_46 : FDR
    port map (
      D => BU2_U0_G_RX_rxgen_rxd_sync_reg3(46),
      R => BU2_U0_G_RX_rxgen_decode_full_bytes_valid_5_inv,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_decode_crc_data(46)
    );
  BU2_U0_G_RX_rxgen_decode_crc_data_51 : FDR
    port map (
      D => BU2_U0_G_RX_rxgen_rxd_sync_reg3(51),
      R => BU2_U0_G_RX_rxgen_decode_full_bytes_valid_6_inv,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_decode_crc_data(51)
    );
  BU2_U0_G_RX_rxgen_decode_number_of_bytes_1 : FDC
    port map (
      D => BU2_U0_G_RX_rxgen_decode_N2,
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_378,
      C => rx_clk0,
      Q => rx_statistics_vector(23)
    );
  BU2_U0_G_RX_rxgen_decode_crc_data_45 : FDR
    port map (
      D => BU2_U0_G_RX_rxgen_rxd_sync_reg3(45),
      R => BU2_U0_G_RX_rxgen_decode_full_bytes_valid_5_inv,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_decode_crc_data(45)
    );
  BU2_U0_G_RX_rxgen_decode_crc_data_50 : FDR
    port map (
      D => BU2_U0_G_RX_rxgen_rxd_sync_reg3(50),
      R => BU2_U0_G_RX_rxgen_decode_full_bytes_valid_6_inv,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_decode_crc_data(50)
    );
  BU2_U0_G_RX_rxgen_decode_number_of_bytes_0 : FDC
    port map (
      D => BU2_U0_G_RX_rxgen_decode_N3,
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_378,
      C => rx_clk0,
      Q => rx_statistics_vector(22)
    );
  BU2_U0_G_RX_rxgen_decode_crc_data_39 : FDR
    port map (
      D => BU2_U0_G_RX_rxgen_rxd_sync_reg3(39),
      R => BU2_U0_G_RX_rxgen_decode_full_bytes_valid_4_inv,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_decode_crc_data(39)
    );
  BU2_U0_G_RX_rxgen_decode_crc_data_44 : FDR
    port map (
      D => BU2_U0_G_RX_rxgen_rxd_sync_reg3(44),
      R => BU2_U0_G_RX_rxgen_decode_full_bytes_valid_5_inv,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_decode_crc_data(44)
    );
  BU2_U0_G_RX_rxgen_decode_crc_data_38 : FDR
    port map (
      D => BU2_U0_G_RX_rxgen_rxd_sync_reg3(38),
      R => BU2_U0_G_RX_rxgen_decode_full_bytes_valid_4_inv,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_decode_crc_data(38)
    );
  BU2_U0_G_RX_rxgen_decode_crc_data_43 : FDR
    port map (
      D => BU2_U0_G_RX_rxgen_rxd_sync_reg3(43),
      R => BU2_U0_G_RX_rxgen_decode_full_bytes_valid_5_inv,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_decode_crc_data(43)
    );
  BU2_U0_G_RX_rxgen_decode_crc_data_37 : FDR
    port map (
      D => BU2_U0_G_RX_rxgen_rxd_sync_reg3(37),
      R => BU2_U0_G_RX_rxgen_decode_full_bytes_valid_4_inv,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_decode_crc_data(37)
    );
  BU2_U0_G_RX_rxgen_decode_crc_data_42 : FDR
    port map (
      D => BU2_U0_G_RX_rxgen_rxd_sync_reg3(42),
      R => BU2_U0_G_RX_rxgen_decode_full_bytes_valid_5_inv,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_decode_crc_data(42)
    );
  BU2_U0_G_RX_rxgen_decode_crc_data_36 : FDR
    port map (
      D => BU2_U0_G_RX_rxgen_rxd_sync_reg3(36),
      R => BU2_U0_G_RX_rxgen_decode_full_bytes_valid_4_inv,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_decode_crc_data(36)
    );
  BU2_U0_G_RX_rxgen_decode_crc_data_41 : FDR
    port map (
      D => BU2_U0_G_RX_rxgen_rxd_sync_reg3(41),
      R => BU2_U0_G_RX_rxgen_decode_full_bytes_valid_5_inv,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_decode_crc_data(41)
    );
  BU2_U0_G_RX_rxgen_decode_crc_data_35 : FDR
    port map (
      D => BU2_U0_G_RX_rxgen_rxd_sync_reg3(35),
      R => BU2_U0_G_RX_rxgen_decode_full_bytes_valid_4_inv,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_decode_crc_data(35)
    );
  BU2_U0_G_RX_rxgen_decode_crc_data_40 : FDR
    port map (
      D => BU2_U0_G_RX_rxgen_rxd_sync_reg3(40),
      R => BU2_U0_G_RX_rxgen_decode_full_bytes_valid_5_inv,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_decode_crc_data(40)
    );
  BU2_U0_G_RX_rxgen_decode_crc_data_29 : FDR
    port map (
      D => BU2_U0_G_RX_rxgen_rxd_sync_reg3(29),
      R => BU2_U0_G_RX_rxgen_decode_full_bytes_valid_3_inv,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_decode_crc_data(29)
    );
  BU2_U0_G_RX_rxgen_decode_crc_data_34 : FDR
    port map (
      D => BU2_U0_G_RX_rxgen_rxd_sync_reg3(34),
      R => BU2_U0_G_RX_rxgen_decode_full_bytes_valid_4_inv,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_decode_crc_data(34)
    );
  BU2_U0_G_RX_rxgen_decode_crc_data_28 : FDR
    port map (
      D => BU2_U0_G_RX_rxgen_rxd_sync_reg3(28),
      R => BU2_U0_G_RX_rxgen_decode_full_bytes_valid_3_inv,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_decode_crc_data(28)
    );
  BU2_U0_G_RX_rxgen_decode_crc_data_33 : FDR
    port map (
      D => BU2_U0_G_RX_rxgen_rxd_sync_reg3(33),
      R => BU2_U0_G_RX_rxgen_decode_full_bytes_valid_4_inv,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_decode_crc_data(33)
    );
  BU2_U0_G_RX_rxgen_decode_crc_data_27 : FDR
    port map (
      D => BU2_U0_G_RX_rxgen_rxd_sync_reg3(27),
      R => BU2_U0_G_RX_rxgen_decode_full_bytes_valid_3_inv,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_decode_crc_data(27)
    );
  BU2_U0_G_RX_rxgen_decode_crc_data_32 : FDR
    port map (
      D => BU2_U0_G_RX_rxgen_rxd_sync_reg3(32),
      R => BU2_U0_G_RX_rxgen_decode_full_bytes_valid_4_inv,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_decode_crc_data(32)
    );
  BU2_U0_G_RX_rxgen_decode_crc_data_31 : FDR
    port map (
      D => BU2_U0_G_RX_rxgen_rxd_sync_reg3(31),
      R => BU2_U0_G_RX_rxgen_decode_full_bytes_valid_3_inv,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_decode_crc_data(31)
    );
  BU2_U0_G_RX_rxgen_decode_crc_data_26 : FDR
    port map (
      D => BU2_U0_G_RX_rxgen_rxd_sync_reg3(26),
      R => BU2_U0_G_RX_rxgen_decode_full_bytes_valid_3_inv,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_decode_crc_data(26)
    );
  BU2_U0_G_RX_rxgen_decode_crc_data_30 : FDR
    port map (
      D => BU2_U0_G_RX_rxgen_rxd_sync_reg3(30),
      R => BU2_U0_G_RX_rxgen_decode_full_bytes_valid_3_inv,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_decode_crc_data(30)
    );
  BU2_U0_G_RX_rxgen_decode_crc_data_25 : FDR
    port map (
      D => BU2_U0_G_RX_rxgen_rxd_sync_reg3(25),
      R => BU2_U0_G_RX_rxgen_decode_full_bytes_valid_3_inv,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_decode_crc_data(25)
    );
  BU2_U0_G_RX_rxgen_decode_dest_add_9 : FDCE
    port map (
      D => BU2_U0_G_RX_rxgen_synchronise_rxd_out(9),
      CE => BU2_U0_G_RX_rxgen_decode_start_flag_243,
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_378,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_decode_dest_add(9)
    );
  BU2_U0_G_RX_rxgen_decode_crc_data_19 : FDR
    port map (
      D => BU2_U0_G_RX_rxgen_rxd_sync_reg3(19),
      R => BU2_U0_G_RX_rxgen_decode_full_bytes_valid_2_inv,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_decode_crc_data(19)
    );
  BU2_U0_G_RX_rxgen_decode_crc_data_24 : FDR
    port map (
      D => BU2_U0_G_RX_rxgen_rxd_sync_reg3(24),
      R => BU2_U0_G_RX_rxgen_decode_full_bytes_valid_3_inv,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_decode_crc_data(24)
    );
  BU2_U0_G_RX_rxgen_decode_rx_errors_stage2_4 : FDC
    port map (
      D => BU2_U0_G_RX_rxgen_decode_and0051,
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_378,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_decode_rx_errors_stage2(4)
    );
  BU2_U0_G_RX_rxgen_decode_rx_errors_stage2_3 : FDC
    port map (
      D => BU2_U0_G_RX_rxgen_decode_and0050,
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_378,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_decode_rx_errors_stage2(3)
    );
  BU2_U0_G_RX_rxgen_decode_rx_errors_stage2_2 : FDC
    port map (
      D => BU2_U0_G_RX_rxgen_decode_and0049,
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_378,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_decode_rx_errors_stage2(2)
    );
  BU2_U0_G_RX_rxgen_decode_rx_errors_stage2_1 : FDC
    port map (
      D => BU2_U0_G_RX_rxgen_decode_and0048,
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_378,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_decode_rx_errors_stage2(1)
    );
  BU2_U0_G_RX_rxgen_decode_rx_errors_stage2_0 : FDC
    port map (
      D => BU2_U0_G_RX_rxgen_decode_and0047,
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_378,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_decode_rx_errors_stage2(0)
    );
  BU2_U0_G_RX_rxgen_decode_less_than_2bytes : FDC
    port map (
      D => BU2_U0_G_RX_rxgen_decode_and0046,
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_378,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_decode_less_than_2bytes_185
    );
  BU2_U0_G_RX_rxgen_decode_data_bytes_valid_7 : FDC
    port map (
      D => BU2_U0_G_RX_rxgen_decode_or0013,
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_378,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_decode_data_bytes_valid(7)
    );
  BU2_U0_G_RX_rxgen_decode_data_bytes_valid_6 : FDC
    port map (
      D => BU2_U0_G_RX_rxgen_decode_or0012_186,
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_378,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_decode_data_bytes_valid(6)
    );
  BU2_U0_G_RX_rxgen_decode_data_bytes_valid_5 : FDC
    port map (
      D => BU2_U0_G_RX_rxgen_decode_or0011_187,
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_378,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_decode_data_bytes_valid(5)
    );
  BU2_U0_G_RX_rxgen_decode_preserve_preamble_reg : FDC
    port map (
      D => BU2_U0_G_RX_rxgen_rx_preamble_reg_244,
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_378,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_decode_preserve_preamble_reg_188
    );
  BU2_U0_G_RX_rxgen_decode_data_bytes_valid_4 : FDC
    port map (
      D => BU2_U0_G_RX_rxgen_decode_or0010_189,
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_378,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_decode_data_bytes_valid(4)
    );
  BU2_U0_G_RX_rxgen_decode_data_bytes_valid_3 : FDC
    port map (
      D => BU2_U0_G_RX_rxgen_decode_or0009_190,
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_378,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_decode_data_bytes_valid(3)
    );
  BU2_U0_G_RX_rxgen_decode_data_bytes_valid_2 : FDC
    port map (
      D => BU2_U0_G_RX_rxgen_decode_or0008_191,
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_378,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_decode_data_bytes_valid(2)
    );
  BU2_U0_G_RX_rxgen_decode_data_bytes_valid_1 : FDC
    port map (
      D => BU2_U0_G_RX_rxgen_decode_or0007_192,
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_378,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_decode_data_bytes_valid(1)
    );
  BU2_U0_G_RX_rxgen_decode_data_bytes_valid_0 : FDC
    port map (
      D => BU2_U0_G_RX_rxgen_decode_or0006_193,
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_378,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_decode_data_bytes_valid(0)
    );
  BU2_U0_G_RX_rxgen_decode_full_bytes_ctrl_5 : FDC
    port map (
      D => BU2_U0_G_RX_rxgen_decode_or0005,
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_378,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_decode_full_bytes_ctrl_5_Q
    );
  BU2_U0_G_RX_rxgen_decode_full_bytes_ctrl_4 : FDC
    port map (
      D => BU2_U0_G_RX_rxgen_decode_or0004,
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_378,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_decode_full_bytes_ctrl_4_Q
    );
  BU2_U0_G_RX_rxgen_decode_full_bytes_valid_7 : FDC
    port map (
      D => BU2_U0_G_RX_rxgen_decode_and0044,
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_378,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_decode_full_bytes_valid(7)
    );
  BU2_U0_G_RX_rxgen_decode_full_bytes_ctrl_2 : FDC
    port map (
      D => BU2_U0_G_RX_rxgen_decode_and0043,
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_378,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_decode_full_bytes_ctrl_2_Q
    );
  BU2_U0_G_RX_rxgen_decode_rx_errors_stage1_7 : FDC
    port map (
      D => BU2_U0_G_RX_rxgen_decode_and0042,
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_378,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_decode_rx_errors_stage1(7)
    );
  BU2_U0_G_RX_rxgen_decode_full_bytes_valid_6 : FDC
    port map (
      D => BU2_U0_G_RX_rxgen_decode_and0041,
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_378,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_decode_full_bytes_valid(6)
    );
  BU2_U0_G_RX_rxgen_decode_full_bytes_ctrl_1 : FDC
    port map (
      D => BU2_U0_G_RX_rxgen_decode_and0040,
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_378,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_decode_full_bytes_ctrl_1_Q
    );
  BU2_U0_G_RX_rxgen_decode_rx_errors_stage1_6 : FDC
    port map (
      D => BU2_U0_G_RX_rxgen_decode_and0039,
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_378,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_decode_rx_errors_stage1(6)
    );
  BU2_U0_G_RX_rxgen_decode_full_bytes_valid_5 : FDC
    port map (
      D => BU2_U0_G_RX_rxgen_decode_and0038,
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_378,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_decode_full_bytes_valid(5)
    );
  BU2_U0_G_RX_rxgen_decode_full_bytes_ctrl_0 : FDC
    port map (
      D => BU2_U0_G_RX_rxgen_decode_not0015,
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_378,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_decode_full_bytes_ctrl_0_Q
    );
  BU2_U0_G_RX_rxgen_decode_rx_errors_stage1_5 : FDC
    port map (
      D => BU2_U0_G_RX_rxgen_decode_and0037,
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_378,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_decode_rx_errors_stage1(5)
    );
  BU2_U0_G_RX_rxgen_decode_full_bytes_valid_4 : FDC
    port map (
      D => BU2_U0_G_RX_rxgen_decode_and0036,
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_378,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_decode_full_bytes_valid(4)
    );
  BU2_U0_G_RX_rxgen_decode_rx_errors_stage1_4 : FDC
    port map (
      D => BU2_U0_G_RX_rxgen_decode_and0035,
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_378,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_decode_rx_errors_stage1(4)
    );
  BU2_U0_G_RX_rxgen_decode_full_bytes_valid_3 : FDC
    port map (
      D => BU2_U0_G_RX_rxgen_decode_and0034,
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_378,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_decode_full_bytes_valid(3)
    );
  BU2_U0_G_RX_rxgen_decode_rx_errors_stage1_3 : FDC
    port map (
      D => BU2_U0_G_RX_rxgen_decode_and0033,
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_378,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_decode_rx_errors_stage1(3)
    );
  BU2_U0_G_RX_rxgen_decode_full_bytes_valid_2 : FDC
    port map (
      D => BU2_U0_G_RX_rxgen_decode_and0032,
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_378,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_decode_full_bytes_valid(2)
    );
  BU2_U0_G_RX_rxgen_decode_rx_errors_stage1_2 : FDC
    port map (
      D => BU2_U0_G_RX_rxgen_decode_and0031,
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_378,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_decode_rx_errors_stage1(2)
    );
  BU2_U0_G_RX_rxgen_decode_full_bytes_valid_1 : FDC
    port map (
      D => BU2_U0_G_RX_rxgen_decode_and0030,
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_378,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_decode_full_bytes_valid(1)
    );
  BU2_U0_G_RX_rxgen_decode_rx_errors_stage1_1 : FDC
    port map (
      D => BU2_U0_G_RX_rxgen_decode_and0029,
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_378,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_decode_rx_errors_stage1(1)
    );
  BU2_U0_G_RX_rxgen_decode_full_bytes_valid_0 : FDC
    port map (
      D => BU2_U0_G_RX_rxgen_decode_and0028,
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_378,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_decode_full_bytes_valid(0)
    );
  BU2_U0_G_RX_rxgen_decode_crc_bytes_valid_7 : FDC
    port map (
      D => BU2_U0_G_RX_rxgen_decode_and0027,
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_378,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_decode_crc_bytes_valid(7)
    );
  BU2_U0_G_RX_rxgen_decode_rx_errors_stage1_0 : FDC
    port map (
      D => BU2_U0_G_RX_rxgen_decode_and0026,
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_378,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_decode_rx_errors_stage1(0)
    );
  BU2_U0_G_RX_rxgen_decode_crc_bytes_valid_6 : FDC
    port map (
      D => BU2_U0_G_RX_rxgen_decode_and0025,
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_378,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_decode_crc_bytes_valid(6)
    );
  BU2_U0_G_RX_rxgen_decode_crc_bytes_valid_5 : FDC
    port map (
      D => BU2_U0_G_RX_rxgen_decode_and0024,
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_378,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_decode_crc_bytes_valid(5)
    );
  BU2_U0_G_RX_rxgen_decode_crc_bytes_valid_4 : FDC
    port map (
      D => BU2_U0_G_RX_rxgen_decode_and0023,
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_378,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_decode_crc_bytes_valid(4)
    );
  BU2_U0_G_RX_rxgen_decode_crc_bytes_valid_3 : FDC
    port map (
      D => BU2_U0_G_RX_rxgen_decode_and0022,
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_378,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_decode_crc_bytes_valid(3)
    );
  BU2_U0_G_RX_rxgen_decode_crc_bytes_valid_2 : FDC
    port map (
      D => BU2_U0_G_RX_rxgen_decode_and0021,
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_378,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_decode_crc_bytes_valid(2)
    );
  BU2_U0_G_RX_rxgen_decode_crc_bytes_valid_1 : FDC
    port map (
      D => BU2_U0_G_RX_rxgen_decode_and0020,
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_378,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_decode_crc_bytes_valid(1)
    );
  BU2_U0_G_RX_rxgen_decode_crc_bytes_valid_0 : FDC
    port map (
      D => BU2_U0_G_RX_rxgen_decode_and0019,
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_378,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_decode_crc_bytes_valid(0)
    );
  BU2_U0_G_RX_rxgen_decode_data_valid_7 : FDC
    port map (
      D => BU2_U0_G_RX_rxgen_decode_mux0117(0),
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_378,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_decode_data_valid(7)
    );
  BU2_U0_G_RX_rxgen_decode_data_valid_6 : FDC
    port map (
      D => BU2_U0_G_RX_rxgen_decode_mux0117(1),
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_378,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_decode_data_valid(6)
    );
  BU2_U0_G_RX_rxgen_decode_data_valid_5 : FDC
    port map (
      D => BU2_U0_G_RX_rxgen_decode_mux0117(2),
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_378,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_decode_data_valid(5)
    );
  BU2_U0_G_RX_rxgen_decode_data_valid_4 : FDC
    port map (
      D => BU2_U0_G_RX_rxgen_decode_mux0117(3),
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_378,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_decode_data_valid(4)
    );
  BU2_U0_G_RX_rxgen_decode_data_valid_3 : FDC
    port map (
      D => BU2_U0_G_RX_rxgen_decode_mux0117(4),
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_378,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_decode_data_valid(3)
    );
  BU2_U0_G_RX_rxgen_decode_data_valid_2 : FDC
    port map (
      D => BU2_U0_G_RX_rxgen_decode_mux0117(5),
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_378,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_decode_data_valid(2)
    );
  BU2_U0_G_RX_rxgen_decode_data_valid_1 : FDC
    port map (
      D => BU2_U0_G_RX_rxgen_decode_mux0117(6),
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_378,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_decode_data_valid(1)
    );
  BU2_U0_G_RX_rxgen_decode_data_valid_0 : FDC
    port map (
      D => BU2_U0_G_RX_rxgen_decode_mux0117(7),
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_378,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_decode_data_valid(0)
    );
  BU2_U0_G_RX_rxgen_decode_crc_bytes_ctrl_2 : FDP
    port map (
      D => BU2_U0_G_RX_rxgen_decode_and0018,
      PRE => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_378,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_decode_crc_bytes_ctrl(2)
    );
  BU2_U0_G_RX_rxgen_decode_crc_bytes_ctrl_1 : FDP
    port map (
      D => BU2_U0_G_RX_rxgen_decode_and0017,
      PRE => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_378,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_decode_crc_bytes_ctrl(1)
    );
  BU2_U0_G_RX_rxgen_decode_crc_bytes_ctrl_0 : FDP
    port map (
      D => BU2_U0_G_RX_rxgen_decode_not0013,
      PRE => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_378,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_decode_crc_bytes_ctrl(0)
    );
  BU2_U0_G_RX_rxgen_decode_length_match_reg1 : FDC
    port map (
      D => BU2_U0_G_RX_rxgen_decode_mux0116,
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_378,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_decode_length_match_reg1_194
    );
  BU2_U0_G_RX_rxgen_decode_stage1 : FDC
    port map (
      D => BU2_U0_G_RX_rxgen_decode_cmp_eq0029,
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_378,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_decode_stage1_195
    );
  BU2_U0_G_RX_rxgen_decode_less_than_10bytes : FDC
    port map (
      D => BU2_U0_G_RX_rxgen_decode_and0016,
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_378,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_decode_less_than_10bytes_196
    );
  BU2_U0_G_RX_rxgen_decode_terminate_flag : FDC
    port map (
      D => BU2_U0_G_RX_rxgen_decode_and0015,
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_378,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_decode_terminate_flag_212
    );
  BU2_U0_G_RX_rxgen_decode_frame : FDC
    port map (
      D => BU2_U0_G_RX_rxgen_decode_or0003,
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_378,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_decode_frame_197
    );
  BU2_U0_G_RX_rxgen_decode_terminate_flags_7 : FDC
    port map (
      D => BU2_U0_G_RX_rxgen_decode_and0014,
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_378,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_decode_terminate_flags(7)
    );
  BU2_U0_G_RX_rxgen_decode_terminate_control_2 : FDC
    port map (
      D => BU2_U0_G_RX_rxgen_decode_or0002,
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_378,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_decode_terminate_control(2)
    );
  BU2_U0_G_RX_rxgen_decode_start_flag : FDC
    port map (
      D => BU2_U0_G_RX_rxgen_decode_and0013,
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_378,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_decode_start_flag_243
    );
  BU2_U0_G_RX_rxgen_decode_terminate_flags_6 : FDC
    port map (
      D => BU2_U0_G_RX_rxgen_decode_and0012,
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_378,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_decode_terminate_flags(6)
    );
  BU2_U0_G_RX_rxgen_decode_terminate_control_1 : FDC
    port map (
      D => BU2_U0_G_RX_rxgen_decode_or0001,
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_378,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_decode_terminate_control(1)
    );
  BU2_U0_G_RX_rxgen_decode_terminate_flags_5 : FDC
    port map (
      D => BU2_U0_G_RX_rxgen_decode_and0011,
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_378,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_decode_terminate_flags(5)
    );
  BU2_U0_G_RX_rxgen_decode_terminate_control_0 : FDC
    port map (
      D => BU2_U0_G_RX_rxgen_decode_or0000,
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_378,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_decode_terminate_control(0)
    );
  BU2_U0_G_RX_rxgen_decode_terminate_flags_4 : FDC
    port map (
      D => BU2_U0_G_RX_rxgen_decode_and0010,
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_378,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_decode_terminate_flags(4)
    );
  BU2_U0_G_RX_rxgen_decode_terminate_flags_3 : FDC
    port map (
      D => BU2_U0_G_RX_rxgen_decode_and0009,
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_378,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_decode_terminate_flags(3)
    );
  BU2_U0_G_RX_rxgen_decode_terminate_flags_2 : FDC
    port map (
      D => BU2_U0_G_RX_rxgen_decode_and0008,
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_378,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_decode_terminate_flags(2)
    );
  BU2_U0_G_RX_rxgen_decode_terminate_flags_1 : FDC
    port map (
      D => BU2_U0_G_RX_rxgen_decode_and0007,
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_378,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_decode_terminate_flags(1)
    );
  BU2_U0_G_RX_rxgen_decode_terminate_flags_0 : FDC
    port map (
      D => BU2_U0_G_RX_rxgen_decode_and0006,
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_378,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_decode_terminate_flags(0)
    );
  BU2_U0_G_RX_rxgen_decode_stop_wrap_around : FDCE
    port map (
      D => BU2_U0_G_RX_rxgen_decode_counter_Eqn_0_mand_199,
      CE => BU2_U0_G_RX_rxgen_decode_not0011,
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_378,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_decode_stop_wrap_around_198
    );
  BU2_U0_G_RX_rxgen_decode_exceed_length_type : FDCE
    port map (
      D => BU2_U0_G_RX_rxgen_decode_counter_Eqn_0_mand_199,
      CE => BU2_U0_G_RX_rxgen_decode_not0010,
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_378,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_decode_exceed_length_type_220
    );
  BU2_U0_G_RX_rxgen_decode_number_of_bytes_2 : FDC
    port map (
      D => BU2_U0_G_RX_rxgen_decode_and0004,
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_378,
      C => rx_clk0,
      Q => rx_statistics_vector(24)
    );
  BU2_U0_G_RX_rxgen_decode_stats_length_2 : FDC
    port map (
      D => BU2_U0_G_RX_rxgen_decode_mux0112,
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_378,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_decode_stats_length(2)
    );
  BU2_U0_G_RX_rxgen_decode_stats_length_1 : FDC
    port map (
      D => BU2_U0_G_RX_rxgen_decode_mux0110,
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_378,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_decode_stats_length(1)
    );
  BU2_U0_G_RX_rxgen_decode_stats_length_0 : FDC
    port map (
      D => BU2_U0_G_RX_rxgen_decode_mux0108,
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_378,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_decode_stats_length(0)
    );
  BU2_U0_G_RX_rxgen_decode_exceed_18bytes : FDCE
    port map (
      D => BU2_U0_G_RX_rxgen_decode_counter_Eqn_0_mand_199,
      CE => BU2_U0_G_RX_rxgen_decode_not0009,
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_378,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_decode_exceed_18bytes_219
    );
  BU2_U0_G_RX_rxgen_decode_exceed_min_length : FDCE
    port map (
      D => BU2_U0_G_RX_rxgen_decode_counter_Eqn_0_mand_199,
      CE => BU2_U0_G_RX_rxgen_decode_not0008,
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_378,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_decode_exceed_min_length_221
    );
  BU2_U0_G_RX_rxgen_decode_length_match : FDC
    port map (
      D => BU2_U0_G_RX_rxgen_decode_and0003,
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_378,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_decode_length_match_200
    );
  BU2_U0_G_RX_rxgen_decode_rx_errors_stage2_7 : FDC
    port map (
      D => BU2_U0_G_RX_rxgen_decode_and0002_201,
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_378,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_decode_rx_errors_stage2(7)
    );
  BU2_U0_G_RX_rxgen_decode_end_of_padding : FDC
    port map (
      D => BU2_U0_G_RX_rxgen_decode_cmp_eq0028,
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_378,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_decode_end_of_padding_202
    );
  BU2_U0_G_RX_rxgen_decode_rx_errors_stage2_6 : FDC
    port map (
      D => BU2_U0_G_RX_rxgen_decode_and0001,
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_378,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_decode_rx_errors_stage2(6)
    );
  BU2_U0_G_RX_rxgen_decode_rx_errors_stage2_5 : FDC
    port map (
      D => BU2_U0_G_RX_rxgen_decode_and0000,
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_378,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_decode_rx_errors_stage2(5)
    );
  BU2_U0_G_RX_rxgen_address_decoding_Mcompar_cmp_eq0007_cy_11_Q : MUXCY
    port map (
      CI => BU2_U0_G_RX_rxgen_address_decoding_Mcompar_cmp_eq0007_cy(10),
      DI => BU2_host_rd_data(0),
      S => BU2_U0_G_RX_rxgen_address_decoding_N50,
      O => BU2_U0_G_RX_rxgen_address_decoding_Mcompar_cmp_eq0007_cy(11)
    );
  BU2_U0_G_RX_rxgen_address_decoding_Mcompar_cmp_eq0007_lut_11_Q : LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_decode_dest_add(22),
      I1 => BU2_U0_G_RX_rxgen_pause_add_held(22),
      I2 => BU2_U0_G_RX_rxgen_decode_dest_add(23),
      I3 => BU2_U0_G_RX_rxgen_pause_add_held(23),
      O => BU2_U0_G_RX_rxgen_address_decoding_N50
    );
  BU2_U0_G_RX_rxgen_address_decoding_Mcompar_cmp_eq0007_cy_10_Q : MUXCY
    port map (
      CI => BU2_U0_G_RX_rxgen_address_decoding_Mcompar_cmp_eq0007_cy(9),
      DI => BU2_host_rd_data(0),
      S => BU2_U0_G_RX_rxgen_address_decoding_N49,
      O => BU2_U0_G_RX_rxgen_address_decoding_Mcompar_cmp_eq0007_cy(10)
    );
  BU2_U0_G_RX_rxgen_address_decoding_Mcompar_cmp_eq0007_lut_10_Q : LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_decode_dest_add(20),
      I1 => BU2_U0_G_RX_rxgen_pause_add_held(20),
      I2 => BU2_U0_G_RX_rxgen_decode_dest_add(21),
      I3 => BU2_U0_G_RX_rxgen_pause_add_held(21),
      O => BU2_U0_G_RX_rxgen_address_decoding_N49
    );
  BU2_U0_G_RX_rxgen_address_decoding_Mcompar_cmp_eq0007_cy_9_Q : MUXCY
    port map (
      CI => BU2_U0_G_RX_rxgen_address_decoding_Mcompar_cmp_eq0007_cy(8),
      DI => BU2_host_rd_data(0),
      S => BU2_U0_G_RX_rxgen_address_decoding_N48,
      O => BU2_U0_G_RX_rxgen_address_decoding_Mcompar_cmp_eq0007_cy(9)
    );
  BU2_U0_G_RX_rxgen_address_decoding_Mcompar_cmp_eq0007_lut_9_Q : LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_decode_dest_add(18),
      I1 => BU2_U0_G_RX_rxgen_pause_add_held(18),
      I2 => BU2_U0_G_RX_rxgen_decode_dest_add(19),
      I3 => BU2_U0_G_RX_rxgen_pause_add_held(19),
      O => BU2_U0_G_RX_rxgen_address_decoding_N48
    );
  BU2_U0_G_RX_rxgen_address_decoding_Mcompar_cmp_eq0007_cy_8_Q : MUXCY
    port map (
      CI => BU2_U0_G_RX_rxgen_address_decoding_Mcompar_cmp_eq0007_cy(7),
      DI => BU2_host_rd_data(0),
      S => BU2_U0_G_RX_rxgen_address_decoding_N47,
      O => BU2_U0_G_RX_rxgen_address_decoding_Mcompar_cmp_eq0007_cy(8)
    );
  BU2_U0_G_RX_rxgen_address_decoding_Mcompar_cmp_eq0007_lut_8_Q : LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_decode_dest_add(16),
      I1 => BU2_U0_G_RX_rxgen_pause_add_held(16),
      I2 => BU2_U0_G_RX_rxgen_decode_dest_add(17),
      I3 => BU2_U0_G_RX_rxgen_pause_add_held(17),
      O => BU2_U0_G_RX_rxgen_address_decoding_N47
    );
  BU2_U0_G_RX_rxgen_address_decoding_Mcompar_cmp_eq0007_cy_7_Q : MUXCY
    port map (
      CI => BU2_U0_G_RX_rxgen_address_decoding_Mcompar_cmp_eq0007_cy(6),
      DI => BU2_host_rd_data(0),
      S => BU2_U0_G_RX_rxgen_address_decoding_N46,
      O => BU2_U0_G_RX_rxgen_address_decoding_Mcompar_cmp_eq0007_cy(7)
    );
  BU2_U0_G_RX_rxgen_address_decoding_Mcompar_cmp_eq0007_lut_7_Q : LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_decode_dest_add(14),
      I1 => BU2_U0_G_RX_rxgen_pause_add_held(14),
      I2 => BU2_U0_G_RX_rxgen_decode_dest_add(15),
      I3 => BU2_U0_G_RX_rxgen_pause_add_held(15),
      O => BU2_U0_G_RX_rxgen_address_decoding_N46
    );
  BU2_U0_G_RX_rxgen_address_decoding_Mcompar_cmp_eq0007_cy_6_Q : MUXCY
    port map (
      CI => BU2_U0_G_RX_rxgen_address_decoding_Mcompar_cmp_eq0007_cy(5),
      DI => BU2_host_rd_data(0),
      S => BU2_U0_G_RX_rxgen_address_decoding_N45,
      O => BU2_U0_G_RX_rxgen_address_decoding_Mcompar_cmp_eq0007_cy(6)
    );
  BU2_U0_G_RX_rxgen_address_decoding_Mcompar_cmp_eq0007_lut_6_Q : LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_decode_dest_add(12),
      I1 => BU2_U0_G_RX_rxgen_pause_add_held(12),
      I2 => BU2_U0_G_RX_rxgen_decode_dest_add(13),
      I3 => BU2_U0_G_RX_rxgen_pause_add_held(13),
      O => BU2_U0_G_RX_rxgen_address_decoding_N45
    );
  BU2_U0_G_RX_rxgen_address_decoding_Mcompar_cmp_eq0007_cy_5_Q : MUXCY
    port map (
      CI => BU2_U0_G_RX_rxgen_address_decoding_Mcompar_cmp_eq0007_cy(4),
      DI => BU2_host_rd_data(0),
      S => BU2_U0_G_RX_rxgen_address_decoding_N44,
      O => BU2_U0_G_RX_rxgen_address_decoding_Mcompar_cmp_eq0007_cy(5)
    );
  BU2_U0_G_RX_rxgen_address_decoding_Mcompar_cmp_eq0007_lut_5_Q : LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_decode_dest_add(10),
      I1 => BU2_U0_G_RX_rxgen_pause_add_held(10),
      I2 => BU2_U0_G_RX_rxgen_decode_dest_add(11),
      I3 => BU2_U0_G_RX_rxgen_pause_add_held(11),
      O => BU2_U0_G_RX_rxgen_address_decoding_N44
    );
  BU2_U0_G_RX_rxgen_address_decoding_Mcompar_cmp_eq0007_cy_4_Q : MUXCY
    port map (
      CI => BU2_U0_G_RX_rxgen_address_decoding_Mcompar_cmp_eq0007_cy(3),
      DI => BU2_host_rd_data(0),
      S => BU2_U0_G_RX_rxgen_address_decoding_N43,
      O => BU2_U0_G_RX_rxgen_address_decoding_Mcompar_cmp_eq0007_cy(4)
    );
  BU2_U0_G_RX_rxgen_address_decoding_Mcompar_cmp_eq0007_lut_4_Q : LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_decode_dest_add(8),
      I1 => BU2_U0_G_RX_rxgen_pause_add_held(8),
      I2 => BU2_U0_G_RX_rxgen_decode_dest_add(9),
      I3 => BU2_U0_G_RX_rxgen_pause_add_held(9),
      O => BU2_U0_G_RX_rxgen_address_decoding_N43
    );
  BU2_U0_G_RX_rxgen_address_decoding_Mcompar_cmp_eq0007_cy_3_Q : MUXCY
    port map (
      CI => BU2_U0_G_RX_rxgen_address_decoding_Mcompar_cmp_eq0007_cy(2),
      DI => BU2_host_rd_data(0),
      S => BU2_U0_G_RX_rxgen_address_decoding_N42,
      O => BU2_U0_G_RX_rxgen_address_decoding_Mcompar_cmp_eq0007_cy(3)
    );
  BU2_U0_G_RX_rxgen_address_decoding_Mcompar_cmp_eq0007_lut_3_Q : LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_decode_dest_add(6),
      I1 => BU2_U0_G_RX_rxgen_pause_add_held(6),
      I2 => BU2_U0_G_RX_rxgen_decode_dest_add(7),
      I3 => BU2_U0_G_RX_rxgen_pause_add_held(7),
      O => BU2_U0_G_RX_rxgen_address_decoding_N42
    );
  BU2_U0_G_RX_rxgen_address_decoding_Mcompar_cmp_eq0007_cy_2_Q : MUXCY
    port map (
      CI => BU2_U0_G_RX_rxgen_address_decoding_Mcompar_cmp_eq0007_cy(1),
      DI => BU2_host_rd_data(0),
      S => BU2_U0_G_RX_rxgen_address_decoding_N41,
      O => BU2_U0_G_RX_rxgen_address_decoding_Mcompar_cmp_eq0007_cy(2)
    );
  BU2_U0_G_RX_rxgen_address_decoding_Mcompar_cmp_eq0007_lut_2_Q : LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_decode_dest_add(4),
      I1 => BU2_U0_G_RX_rxgen_pause_add_held(4),
      I2 => BU2_U0_G_RX_rxgen_decode_dest_add(5),
      I3 => BU2_U0_G_RX_rxgen_pause_add_held(5),
      O => BU2_U0_G_RX_rxgen_address_decoding_N41
    );
  BU2_U0_G_RX_rxgen_address_decoding_Mcompar_cmp_eq0007_cy_1_Q : MUXCY
    port map (
      CI => BU2_U0_G_RX_rxgen_address_decoding_Mcompar_cmp_eq0007_cy(0),
      DI => BU2_host_rd_data(0),
      S => BU2_U0_G_RX_rxgen_address_decoding_N40,
      O => BU2_U0_G_RX_rxgen_address_decoding_Mcompar_cmp_eq0007_cy(1)
    );
  BU2_U0_G_RX_rxgen_address_decoding_Mcompar_cmp_eq0007_lut_1_Q : LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_decode_dest_add(2),
      I1 => BU2_U0_G_RX_rxgen_pause_add_held(2),
      I2 => BU2_U0_G_RX_rxgen_decode_dest_add(3),
      I3 => BU2_U0_G_RX_rxgen_pause_add_held(3),
      O => BU2_U0_G_RX_rxgen_address_decoding_N40
    );
  BU2_U0_G_RX_rxgen_address_decoding_Mcompar_cmp_eq0007_cy_0_Q : MUXCY
    port map (
      CI => BU2_N1,
      DI => BU2_host_rd_data(0),
      S => BU2_U0_G_RX_rxgen_address_decoding_N39,
      O => BU2_U0_G_RX_rxgen_address_decoding_Mcompar_cmp_eq0007_cy(0)
    );
  BU2_U0_G_RX_rxgen_address_decoding_Mcompar_cmp_eq0007_lut_0_Q : LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_decode_dest_add(0),
      I1 => BU2_U0_G_RX_rxgen_pause_add_held(0),
      I2 => BU2_U0_G_RX_rxgen_decode_dest_add(1),
      I3 => BU2_U0_G_RX_rxgen_pause_add_held(1),
      O => BU2_U0_G_RX_rxgen_address_decoding_N39
    );
  BU2_U0_G_RX_rxgen_address_decoding_Mcompar_cmp_eq0006_cy_11_Q : MUXCY
    port map (
      CI => BU2_U0_G_RX_rxgen_address_decoding_Mcompar_cmp_eq0006_cy(10),
      DI => BU2_host_rd_data(0),
      S => BU2_U0_G_RX_rxgen_address_decoding_N38,
      O => BU2_U0_G_RX_rxgen_address_decoding_Mcompar_cmp_eq0006_cy(11)
    );
  BU2_U0_G_RX_rxgen_address_decoding_Mcompar_cmp_eq0006_lut_11_Q : LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_decode_dest_add(46),
      I1 => BU2_U0_G_RX_rxgen_pause_add_held(46),
      I2 => BU2_U0_G_RX_rxgen_decode_dest_add(47),
      I3 => BU2_U0_G_RX_rxgen_pause_add_held(47),
      O => BU2_U0_G_RX_rxgen_address_decoding_N38
    );
  BU2_U0_G_RX_rxgen_address_decoding_Mcompar_cmp_eq0006_cy_10_Q : MUXCY
    port map (
      CI => BU2_U0_G_RX_rxgen_address_decoding_Mcompar_cmp_eq0006_cy(9),
      DI => BU2_host_rd_data(0),
      S => BU2_U0_G_RX_rxgen_address_decoding_N37,
      O => BU2_U0_G_RX_rxgen_address_decoding_Mcompar_cmp_eq0006_cy(10)
    );
  BU2_U0_G_RX_rxgen_address_decoding_Mcompar_cmp_eq0006_lut_10_Q : LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_decode_dest_add(44),
      I1 => BU2_U0_G_RX_rxgen_pause_add_held(44),
      I2 => BU2_U0_G_RX_rxgen_decode_dest_add(45),
      I3 => BU2_U0_G_RX_rxgen_pause_add_held(45),
      O => BU2_U0_G_RX_rxgen_address_decoding_N37
    );
  BU2_U0_G_RX_rxgen_address_decoding_Mcompar_cmp_eq0006_cy_9_Q : MUXCY
    port map (
      CI => BU2_U0_G_RX_rxgen_address_decoding_Mcompar_cmp_eq0006_cy(8),
      DI => BU2_host_rd_data(0),
      S => BU2_U0_G_RX_rxgen_address_decoding_N36,
      O => BU2_U0_G_RX_rxgen_address_decoding_Mcompar_cmp_eq0006_cy(9)
    );
  BU2_U0_G_RX_rxgen_address_decoding_Mcompar_cmp_eq0006_lut_9_Q : LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_decode_dest_add(42),
      I1 => BU2_U0_G_RX_rxgen_pause_add_held(42),
      I2 => BU2_U0_G_RX_rxgen_decode_dest_add(43),
      I3 => BU2_U0_G_RX_rxgen_pause_add_held(43),
      O => BU2_U0_G_RX_rxgen_address_decoding_N36
    );
  BU2_U0_G_RX_rxgen_address_decoding_Mcompar_cmp_eq0006_cy_8_Q : MUXCY
    port map (
      CI => BU2_U0_G_RX_rxgen_address_decoding_Mcompar_cmp_eq0006_cy(7),
      DI => BU2_host_rd_data(0),
      S => BU2_U0_G_RX_rxgen_address_decoding_N35,
      O => BU2_U0_G_RX_rxgen_address_decoding_Mcompar_cmp_eq0006_cy(8)
    );
  BU2_U0_G_RX_rxgen_address_decoding_Mcompar_cmp_eq0006_lut_8_Q : LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_decode_dest_add(40),
      I1 => BU2_U0_G_RX_rxgen_pause_add_held(40),
      I2 => BU2_U0_G_RX_rxgen_decode_dest_add(41),
      I3 => BU2_U0_G_RX_rxgen_pause_add_held(41),
      O => BU2_U0_G_RX_rxgen_address_decoding_N35
    );
  BU2_U0_G_RX_rxgen_address_decoding_Mcompar_cmp_eq0006_cy_7_Q : MUXCY
    port map (
      CI => BU2_U0_G_RX_rxgen_address_decoding_Mcompar_cmp_eq0006_cy(6),
      DI => BU2_host_rd_data(0),
      S => BU2_U0_G_RX_rxgen_address_decoding_N34,
      O => BU2_U0_G_RX_rxgen_address_decoding_Mcompar_cmp_eq0006_cy(7)
    );
  BU2_U0_G_RX_rxgen_address_decoding_Mcompar_cmp_eq0006_lut_7_Q : LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_decode_dest_add(38),
      I1 => BU2_U0_G_RX_rxgen_pause_add_held(38),
      I2 => BU2_U0_G_RX_rxgen_decode_dest_add(39),
      I3 => BU2_U0_G_RX_rxgen_pause_add_held(39),
      O => BU2_U0_G_RX_rxgen_address_decoding_N34
    );
  BU2_U0_G_RX_rxgen_address_decoding_Mcompar_cmp_eq0006_cy_6_Q : MUXCY
    port map (
      CI => BU2_U0_G_RX_rxgen_address_decoding_Mcompar_cmp_eq0006_cy(5),
      DI => BU2_host_rd_data(0),
      S => BU2_U0_G_RX_rxgen_address_decoding_N33,
      O => BU2_U0_G_RX_rxgen_address_decoding_Mcompar_cmp_eq0006_cy(6)
    );
  BU2_U0_G_RX_rxgen_address_decoding_Mcompar_cmp_eq0006_lut_6_Q : LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_decode_dest_add(36),
      I1 => BU2_U0_G_RX_rxgen_pause_add_held(36),
      I2 => BU2_U0_G_RX_rxgen_decode_dest_add(37),
      I3 => BU2_U0_G_RX_rxgen_pause_add_held(37),
      O => BU2_U0_G_RX_rxgen_address_decoding_N33
    );
  BU2_U0_G_RX_rxgen_address_decoding_Mcompar_cmp_eq0006_cy_5_Q : MUXCY
    port map (
      CI => BU2_U0_G_RX_rxgen_address_decoding_Mcompar_cmp_eq0006_cy(4),
      DI => BU2_host_rd_data(0),
      S => BU2_U0_G_RX_rxgen_address_decoding_N32,
      O => BU2_U0_G_RX_rxgen_address_decoding_Mcompar_cmp_eq0006_cy(5)
    );
  BU2_U0_G_RX_rxgen_address_decoding_Mcompar_cmp_eq0006_lut_5_Q : LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_decode_dest_add(34),
      I1 => BU2_U0_G_RX_rxgen_pause_add_held(34),
      I2 => BU2_U0_G_RX_rxgen_decode_dest_add(35),
      I3 => BU2_U0_G_RX_rxgen_pause_add_held(35),
      O => BU2_U0_G_RX_rxgen_address_decoding_N32
    );
  BU2_U0_G_RX_rxgen_address_decoding_Mcompar_cmp_eq0006_cy_4_Q : MUXCY
    port map (
      CI => BU2_U0_G_RX_rxgen_address_decoding_Mcompar_cmp_eq0006_cy(3),
      DI => BU2_host_rd_data(0),
      S => BU2_U0_G_RX_rxgen_address_decoding_N31,
      O => BU2_U0_G_RX_rxgen_address_decoding_Mcompar_cmp_eq0006_cy(4)
    );
  BU2_U0_G_RX_rxgen_address_decoding_Mcompar_cmp_eq0006_lut_4_Q : LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_decode_dest_add(32),
      I1 => BU2_U0_G_RX_rxgen_pause_add_held(32),
      I2 => BU2_U0_G_RX_rxgen_decode_dest_add(33),
      I3 => BU2_U0_G_RX_rxgen_pause_add_held(33),
      O => BU2_U0_G_RX_rxgen_address_decoding_N31
    );
  BU2_U0_G_RX_rxgen_address_decoding_Mcompar_cmp_eq0006_cy_3_Q : MUXCY
    port map (
      CI => BU2_U0_G_RX_rxgen_address_decoding_Mcompar_cmp_eq0006_cy(2),
      DI => BU2_host_rd_data(0),
      S => BU2_U0_G_RX_rxgen_address_decoding_N30,
      O => BU2_U0_G_RX_rxgen_address_decoding_Mcompar_cmp_eq0006_cy(3)
    );
  BU2_U0_G_RX_rxgen_address_decoding_Mcompar_cmp_eq0006_lut_3_Q : LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_decode_dest_add(30),
      I1 => BU2_U0_G_RX_rxgen_pause_add_held(30),
      I2 => BU2_U0_G_RX_rxgen_decode_dest_add(31),
      I3 => BU2_U0_G_RX_rxgen_pause_add_held(31),
      O => BU2_U0_G_RX_rxgen_address_decoding_N30
    );
  BU2_U0_G_RX_rxgen_address_decoding_Mcompar_cmp_eq0006_cy_2_Q : MUXCY
    port map (
      CI => BU2_U0_G_RX_rxgen_address_decoding_Mcompar_cmp_eq0006_cy(1),
      DI => BU2_host_rd_data(0),
      S => BU2_U0_G_RX_rxgen_address_decoding_N29,
      O => BU2_U0_G_RX_rxgen_address_decoding_Mcompar_cmp_eq0006_cy(2)
    );
  BU2_U0_G_RX_rxgen_address_decoding_Mcompar_cmp_eq0006_lut_2_Q : LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_decode_dest_add(28),
      I1 => BU2_U0_G_RX_rxgen_pause_add_held(28),
      I2 => BU2_U0_G_RX_rxgen_decode_dest_add(29),
      I3 => BU2_U0_G_RX_rxgen_pause_add_held(29),
      O => BU2_U0_G_RX_rxgen_address_decoding_N29
    );
  BU2_U0_G_RX_rxgen_address_decoding_Mcompar_cmp_eq0006_cy_1_Q : MUXCY
    port map (
      CI => BU2_U0_G_RX_rxgen_address_decoding_Mcompar_cmp_eq0006_cy(0),
      DI => BU2_host_rd_data(0),
      S => BU2_U0_G_RX_rxgen_address_decoding_N28,
      O => BU2_U0_G_RX_rxgen_address_decoding_Mcompar_cmp_eq0006_cy(1)
    );
  BU2_U0_G_RX_rxgen_address_decoding_Mcompar_cmp_eq0006_lut_1_Q : LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_decode_dest_add(26),
      I1 => BU2_U0_G_RX_rxgen_pause_add_held(26),
      I2 => BU2_U0_G_RX_rxgen_decode_dest_add(27),
      I3 => BU2_U0_G_RX_rxgen_pause_add_held(27),
      O => BU2_U0_G_RX_rxgen_address_decoding_N28
    );
  BU2_U0_G_RX_rxgen_address_decoding_Mcompar_cmp_eq0006_cy_0_Q : MUXCY
    port map (
      CI => BU2_N1,
      DI => BU2_host_rd_data(0),
      S => BU2_U0_G_RX_rxgen_address_decoding_N27,
      O => BU2_U0_G_RX_rxgen_address_decoding_Mcompar_cmp_eq0006_cy(0)
    );
  BU2_U0_G_RX_rxgen_address_decoding_Mcompar_cmp_eq0006_lut_0_Q : LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_decode_dest_add(24),
      I1 => BU2_U0_G_RX_rxgen_pause_add_held(24),
      I2 => BU2_U0_G_RX_rxgen_decode_dest_add(25),
      I3 => BU2_U0_G_RX_rxgen_pause_add_held(25),
      O => BU2_U0_G_RX_rxgen_address_decoding_N27
    );
  BU2_U0_G_RX_rxgen_address_decoding_Mcompar_cmp_eq0005_cy_12_Q : MUXCY
    port map (
      CI => BU2_U0_G_RX_rxgen_address_decoding_Mcompar_cmp_eq0005_cy(11),
      DI => BU2_host_rd_data(0),
      S => BU2_U0_G_RX_rxgen_address_decoding_N26,
      O => BU2_U0_G_RX_rxgen_address_decoding_Mcompar_cmp_eq0005_cy(12)
    );
  BU2_U0_G_RX_rxgen_address_decoding_Mcompar_cmp_eq0005_lut_12_Q : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_decode_dest_add(23),
      I1 => BU2_U0_G_RX_rxgen_decode_dest_add(40),
      O => BU2_U0_G_RX_rxgen_address_decoding_N26
    );
  BU2_U0_G_RX_rxgen_address_decoding_Mcompar_cmp_eq0005_cy_11_Q : MUXCY
    port map (
      CI => BU2_U0_G_RX_rxgen_address_decoding_Mcompar_cmp_eq0005_cy(10),
      DI => BU2_host_rd_data(0),
      S => BU2_U0_G_RX_rxgen_address_decoding_N25,
      O => BU2_U0_G_RX_rxgen_address_decoding_Mcompar_cmp_eq0005_cy(11)
    );
  BU2_U0_G_RX_rxgen_address_decoding_Mcompar_cmp_eq0005_lut_11_Q : LUT4
    generic map(
      INIT => X"8000"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_decode_dest_add(0),
      I1 => BU2_U0_G_RX_rxgen_decode_dest_add(15),
      I2 => BU2_U0_G_RX_rxgen_decode_dest_add(17),
      I3 => BU2_U0_G_RX_rxgen_decode_dest_add(22),
      O => BU2_U0_G_RX_rxgen_address_decoding_N25
    );
  BU2_U0_G_RX_rxgen_address_decoding_Mcompar_cmp_eq0005_cy_10_Q : MUXCY
    port map (
      CI => BU2_U0_G_RX_rxgen_address_decoding_Mcompar_cmp_eq0005_cy(9),
      DI => BU2_host_rd_data(0),
      S => BU2_U0_G_RX_rxgen_address_decoding_N24,
      O => BU2_U0_G_RX_rxgen_address_decoding_Mcompar_cmp_eq0005_cy(10)
    );
  BU2_U0_G_RX_rxgen_address_decoding_Mcompar_cmp_eq0005_lut_10_Q : LUT2
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_decode_dest_add(46),
      I1 => BU2_U0_G_RX_rxgen_decode_dest_add(47),
      O => BU2_U0_G_RX_rxgen_address_decoding_N24
    );
  BU2_U0_G_RX_rxgen_address_decoding_Mcompar_cmp_eq0005_cy_9_Q : MUXCY
    port map (
      CI => BU2_U0_G_RX_rxgen_address_decoding_Mcompar_cmp_eq0005_cy(8),
      DI => BU2_host_rd_data(0),
      S => BU2_U0_G_RX_rxgen_address_decoding_N23,
      O => BU2_U0_G_RX_rxgen_address_decoding_Mcompar_cmp_eq0005_cy(9)
    );
  BU2_U0_G_RX_rxgen_address_decoding_Mcompar_cmp_eq0005_lut_9_Q : LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_decode_dest_add(42),
      I1 => BU2_U0_G_RX_rxgen_decode_dest_add(43),
      I2 => BU2_U0_G_RX_rxgen_decode_dest_add(44),
      I3 => BU2_U0_G_RX_rxgen_decode_dest_add(45),
      O => BU2_U0_G_RX_rxgen_address_decoding_N23
    );
  BU2_U0_G_RX_rxgen_address_decoding_Mcompar_cmp_eq0005_cy_8_Q : MUXCY
    port map (
      CI => BU2_U0_G_RX_rxgen_address_decoding_Mcompar_cmp_eq0005_cy(7),
      DI => BU2_host_rd_data(0),
      S => BU2_U0_G_RX_rxgen_address_decoding_N22,
      O => BU2_U0_G_RX_rxgen_address_decoding_Mcompar_cmp_eq0005_cy(8)
    );
  BU2_U0_G_RX_rxgen_address_decoding_Mcompar_cmp_eq0005_lut_8_Q : LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_decode_dest_add(37),
      I1 => BU2_U0_G_RX_rxgen_decode_dest_add(38),
      I2 => BU2_U0_G_RX_rxgen_decode_dest_add(39),
      I3 => BU2_U0_G_RX_rxgen_decode_dest_add(41),
      O => BU2_U0_G_RX_rxgen_address_decoding_N22
    );
  BU2_U0_G_RX_rxgen_address_decoding_Mcompar_cmp_eq0005_cy_7_Q : MUXCY
    port map (
      CI => BU2_U0_G_RX_rxgen_address_decoding_Mcompar_cmp_eq0005_cy(6),
      DI => BU2_host_rd_data(0),
      S => BU2_U0_G_RX_rxgen_address_decoding_N21,
      O => BU2_U0_G_RX_rxgen_address_decoding_Mcompar_cmp_eq0005_cy(7)
    );
  BU2_U0_G_RX_rxgen_address_decoding_Mcompar_cmp_eq0005_lut_7_Q : LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_decode_dest_add(33),
      I1 => BU2_U0_G_RX_rxgen_decode_dest_add(34),
      I2 => BU2_U0_G_RX_rxgen_decode_dest_add(35),
      I3 => BU2_U0_G_RX_rxgen_decode_dest_add(36),
      O => BU2_U0_G_RX_rxgen_address_decoding_N21
    );
  BU2_U0_G_RX_rxgen_address_decoding_Mcompar_cmp_eq0005_cy_6_Q : MUXCY
    port map (
      CI => BU2_U0_G_RX_rxgen_address_decoding_Mcompar_cmp_eq0005_cy(5),
      DI => BU2_host_rd_data(0),
      S => BU2_U0_G_RX_rxgen_address_decoding_N20,
      O => BU2_U0_G_RX_rxgen_address_decoding_Mcompar_cmp_eq0005_cy(6)
    );
  BU2_U0_G_RX_rxgen_address_decoding_Mcompar_cmp_eq0005_lut_6_Q : LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_decode_dest_add(29),
      I1 => BU2_U0_G_RX_rxgen_decode_dest_add(30),
      I2 => BU2_U0_G_RX_rxgen_decode_dest_add(31),
      I3 => BU2_U0_G_RX_rxgen_decode_dest_add(32),
      O => BU2_U0_G_RX_rxgen_address_decoding_N20
    );
  BU2_U0_G_RX_rxgen_address_decoding_Mcompar_cmp_eq0005_cy_5_Q : MUXCY
    port map (
      CI => BU2_U0_G_RX_rxgen_address_decoding_Mcompar_cmp_eq0005_cy(4),
      DI => BU2_host_rd_data(0),
      S => BU2_U0_G_RX_rxgen_address_decoding_N19,
      O => BU2_U0_G_RX_rxgen_address_decoding_Mcompar_cmp_eq0005_cy(5)
    );
  BU2_U0_G_RX_rxgen_address_decoding_Mcompar_cmp_eq0005_lut_5_Q : LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_decode_dest_add(25),
      I1 => BU2_U0_G_RX_rxgen_decode_dest_add(26),
      I2 => BU2_U0_G_RX_rxgen_decode_dest_add(27),
      I3 => BU2_U0_G_RX_rxgen_decode_dest_add(28),
      O => BU2_U0_G_RX_rxgen_address_decoding_N19
    );
  BU2_U0_G_RX_rxgen_address_decoding_Mcompar_cmp_eq0005_cy_4_Q : MUXCY
    port map (
      CI => BU2_U0_G_RX_rxgen_address_decoding_Mcompar_cmp_eq0005_cy(3),
      DI => BU2_host_rd_data(0),
      S => BU2_U0_G_RX_rxgen_address_decoding_N18,
      O => BU2_U0_G_RX_rxgen_address_decoding_Mcompar_cmp_eq0005_cy(4)
    );
  BU2_U0_G_RX_rxgen_address_decoding_Mcompar_cmp_eq0005_lut_4_Q : LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_decode_dest_add(19),
      I1 => BU2_U0_G_RX_rxgen_decode_dest_add(20),
      I2 => BU2_U0_G_RX_rxgen_decode_dest_add(21),
      I3 => BU2_U0_G_RX_rxgen_decode_dest_add(24),
      O => BU2_U0_G_RX_rxgen_address_decoding_N18
    );
  BU2_U0_G_RX_rxgen_address_decoding_Mcompar_cmp_eq0005_cy_3_Q : MUXCY
    port map (
      CI => BU2_U0_G_RX_rxgen_address_decoding_Mcompar_cmp_eq0005_cy(2),
      DI => BU2_host_rd_data(0),
      S => BU2_U0_G_RX_rxgen_address_decoding_N17,
      O => BU2_U0_G_RX_rxgen_address_decoding_Mcompar_cmp_eq0005_cy(3)
    );
  BU2_U0_G_RX_rxgen_address_decoding_Mcompar_cmp_eq0005_lut_3_Q : LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_decode_dest_add(13),
      I1 => BU2_U0_G_RX_rxgen_decode_dest_add(14),
      I2 => BU2_U0_G_RX_rxgen_decode_dest_add(16),
      I3 => BU2_U0_G_RX_rxgen_decode_dest_add(18),
      O => BU2_U0_G_RX_rxgen_address_decoding_N17
    );
  BU2_U0_G_RX_rxgen_address_decoding_Mcompar_cmp_eq0005_cy_2_Q : MUXCY
    port map (
      CI => BU2_U0_G_RX_rxgen_address_decoding_Mcompar_cmp_eq0005_cy(1),
      DI => BU2_host_rd_data(0),
      S => BU2_U0_G_RX_rxgen_address_decoding_N16,
      O => BU2_U0_G_RX_rxgen_address_decoding_Mcompar_cmp_eq0005_cy(2)
    );
  BU2_U0_G_RX_rxgen_address_decoding_Mcompar_cmp_eq0005_lut_2_Q : LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_decode_dest_add(9),
      I1 => BU2_U0_G_RX_rxgen_decode_dest_add(10),
      I2 => BU2_U0_G_RX_rxgen_decode_dest_add(11),
      I3 => BU2_U0_G_RX_rxgen_decode_dest_add(12),
      O => BU2_U0_G_RX_rxgen_address_decoding_N16
    );
  BU2_U0_G_RX_rxgen_address_decoding_Mcompar_cmp_eq0005_cy_1_Q : MUXCY
    port map (
      CI => BU2_U0_G_RX_rxgen_address_decoding_Mcompar_cmp_eq0005_cy(0),
      DI => BU2_host_rd_data(0),
      S => BU2_U0_G_RX_rxgen_address_decoding_N15,
      O => BU2_U0_G_RX_rxgen_address_decoding_Mcompar_cmp_eq0005_cy(1)
    );
  BU2_U0_G_RX_rxgen_address_decoding_Mcompar_cmp_eq0005_lut_1_Q : LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_decode_dest_add(5),
      I1 => BU2_U0_G_RX_rxgen_decode_dest_add(6),
      I2 => BU2_U0_G_RX_rxgen_decode_dest_add(7),
      I3 => BU2_U0_G_RX_rxgen_decode_dest_add(8),
      O => BU2_U0_G_RX_rxgen_address_decoding_N15
    );
  BU2_U0_G_RX_rxgen_address_decoding_Mcompar_cmp_eq0005_cy_0_Q : MUXCY
    port map (
      CI => BU2_N1,
      DI => BU2_host_rd_data(0),
      S => BU2_U0_G_RX_rxgen_address_decoding_N14,
      O => BU2_U0_G_RX_rxgen_address_decoding_Mcompar_cmp_eq0005_cy(0)
    );
  BU2_U0_G_RX_rxgen_address_decoding_Mcompar_cmp_eq0005_lut_0_Q : LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_decode_dest_add(1),
      I1 => BU2_U0_G_RX_rxgen_decode_dest_add(2),
      I2 => BU2_U0_G_RX_rxgen_decode_dest_add(3),
      I3 => BU2_U0_G_RX_rxgen_decode_dest_add(4),
      O => BU2_U0_G_RX_rxgen_address_decoding_N14
    );
  BU2_U0_G_RX_rxgen_address_decoding_Mcompar_cmp_eq0004_cy_11_Q : MUXCY
    port map (
      CI => BU2_U0_G_RX_rxgen_address_decoding_Mcompar_cmp_eq0004_cy(10),
      DI => BU2_host_rd_data(0),
      S => BU2_U0_G_RX_rxgen_address_decoding_N13,
      O => BU2_U0_G_RX_rxgen_address_decoding_Mcompar_cmp_eq0004_cy(11)
    );
  BU2_U0_G_RX_rxgen_address_decoding_Mcompar_cmp_eq0004_lut_11_Q : LUT4
    generic map(
      INIT => X"8000"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_decode_dest_add(44),
      I1 => BU2_U0_G_RX_rxgen_decode_dest_add(45),
      I2 => BU2_U0_G_RX_rxgen_decode_dest_add(46),
      I3 => BU2_U0_G_RX_rxgen_decode_dest_add(47),
      O => BU2_U0_G_RX_rxgen_address_decoding_N13
    );
  BU2_U0_G_RX_rxgen_address_decoding_Mcompar_cmp_eq0004_cy_10_Q : MUXCY
    port map (
      CI => BU2_U0_G_RX_rxgen_address_decoding_Mcompar_cmp_eq0004_cy(9),
      DI => BU2_host_rd_data(0),
      S => BU2_U0_G_RX_rxgen_address_decoding_N12,
      O => BU2_U0_G_RX_rxgen_address_decoding_Mcompar_cmp_eq0004_cy(10)
    );
  BU2_U0_G_RX_rxgen_address_decoding_Mcompar_cmp_eq0004_lut_10_Q : LUT4
    generic map(
      INIT => X"8000"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_decode_dest_add(40),
      I1 => BU2_U0_G_RX_rxgen_decode_dest_add(41),
      I2 => BU2_U0_G_RX_rxgen_decode_dest_add(42),
      I3 => BU2_U0_G_RX_rxgen_decode_dest_add(43),
      O => BU2_U0_G_RX_rxgen_address_decoding_N12
    );
  BU2_U0_G_RX_rxgen_address_decoding_Mcompar_cmp_eq0004_cy_9_Q : MUXCY
    port map (
      CI => BU2_U0_G_RX_rxgen_address_decoding_Mcompar_cmp_eq0004_cy(8),
      DI => BU2_host_rd_data(0),
      S => BU2_U0_G_RX_rxgen_address_decoding_N11,
      O => BU2_U0_G_RX_rxgen_address_decoding_Mcompar_cmp_eq0004_cy(9)
    );
  BU2_U0_G_RX_rxgen_address_decoding_Mcompar_cmp_eq0004_lut_9_Q : LUT4
    generic map(
      INIT => X"8000"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_decode_dest_add(36),
      I1 => BU2_U0_G_RX_rxgen_decode_dest_add(37),
      I2 => BU2_U0_G_RX_rxgen_decode_dest_add(38),
      I3 => BU2_U0_G_RX_rxgen_decode_dest_add(39),
      O => BU2_U0_G_RX_rxgen_address_decoding_N11
    );
  BU2_U0_G_RX_rxgen_address_decoding_Mcompar_cmp_eq0004_cy_8_Q : MUXCY
    port map (
      CI => BU2_U0_G_RX_rxgen_address_decoding_Mcompar_cmp_eq0004_cy(7),
      DI => BU2_host_rd_data(0),
      S => BU2_U0_G_RX_rxgen_address_decoding_N10,
      O => BU2_U0_G_RX_rxgen_address_decoding_Mcompar_cmp_eq0004_cy(8)
    );
  BU2_U0_G_RX_rxgen_address_decoding_Mcompar_cmp_eq0004_lut_8_Q : LUT4
    generic map(
      INIT => X"8000"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_decode_dest_add(32),
      I1 => BU2_U0_G_RX_rxgen_decode_dest_add(33),
      I2 => BU2_U0_G_RX_rxgen_decode_dest_add(34),
      I3 => BU2_U0_G_RX_rxgen_decode_dest_add(35),
      O => BU2_U0_G_RX_rxgen_address_decoding_N10
    );
  BU2_U0_G_RX_rxgen_address_decoding_Mcompar_cmp_eq0004_cy_7_Q : MUXCY
    port map (
      CI => BU2_U0_G_RX_rxgen_address_decoding_Mcompar_cmp_eq0004_cy(6),
      DI => BU2_host_rd_data(0),
      S => BU2_U0_G_RX_rxgen_address_decoding_N9,
      O => BU2_U0_G_RX_rxgen_address_decoding_Mcompar_cmp_eq0004_cy(7)
    );
  BU2_U0_G_RX_rxgen_address_decoding_Mcompar_cmp_eq0004_lut_7_Q : LUT4
    generic map(
      INIT => X"8000"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_decode_dest_add(28),
      I1 => BU2_U0_G_RX_rxgen_decode_dest_add(29),
      I2 => BU2_U0_G_RX_rxgen_decode_dest_add(30),
      I3 => BU2_U0_G_RX_rxgen_decode_dest_add(31),
      O => BU2_U0_G_RX_rxgen_address_decoding_N9
    );
  BU2_U0_G_RX_rxgen_address_decoding_Mcompar_cmp_eq0004_cy_6_Q : MUXCY
    port map (
      CI => BU2_U0_G_RX_rxgen_address_decoding_Mcompar_cmp_eq0004_cy(5),
      DI => BU2_host_rd_data(0),
      S => BU2_U0_G_RX_rxgen_address_decoding_N8,
      O => BU2_U0_G_RX_rxgen_address_decoding_Mcompar_cmp_eq0004_cy(6)
    );
  BU2_U0_G_RX_rxgen_address_decoding_Mcompar_cmp_eq0004_lut_6_Q : LUT4
    generic map(
      INIT => X"8000"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_decode_dest_add(24),
      I1 => BU2_U0_G_RX_rxgen_decode_dest_add(25),
      I2 => BU2_U0_G_RX_rxgen_decode_dest_add(26),
      I3 => BU2_U0_G_RX_rxgen_decode_dest_add(27),
      O => BU2_U0_G_RX_rxgen_address_decoding_N8
    );
  BU2_U0_G_RX_rxgen_address_decoding_Mcompar_cmp_eq0004_cy_5_Q : MUXCY
    port map (
      CI => BU2_U0_G_RX_rxgen_address_decoding_Mcompar_cmp_eq0004_cy(4),
      DI => BU2_host_rd_data(0),
      S => BU2_U0_G_RX_rxgen_address_decoding_N7,
      O => BU2_U0_G_RX_rxgen_address_decoding_Mcompar_cmp_eq0004_cy(5)
    );
  BU2_U0_G_RX_rxgen_address_decoding_Mcompar_cmp_eq0004_lut_5_Q : LUT4
    generic map(
      INIT => X"8000"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_decode_dest_add(20),
      I1 => BU2_U0_G_RX_rxgen_decode_dest_add(21),
      I2 => BU2_U0_G_RX_rxgen_decode_dest_add(22),
      I3 => BU2_U0_G_RX_rxgen_decode_dest_add(23),
      O => BU2_U0_G_RX_rxgen_address_decoding_N7
    );
  BU2_U0_G_RX_rxgen_address_decoding_Mcompar_cmp_eq0004_cy_4_Q : MUXCY
    port map (
      CI => BU2_U0_G_RX_rxgen_address_decoding_Mcompar_cmp_eq0004_cy(3),
      DI => BU2_host_rd_data(0),
      S => BU2_U0_G_RX_rxgen_address_decoding_N6,
      O => BU2_U0_G_RX_rxgen_address_decoding_Mcompar_cmp_eq0004_cy(4)
    );
  BU2_U0_G_RX_rxgen_address_decoding_Mcompar_cmp_eq0004_lut_4_Q : LUT4
    generic map(
      INIT => X"8000"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_decode_dest_add(16),
      I1 => BU2_U0_G_RX_rxgen_decode_dest_add(17),
      I2 => BU2_U0_G_RX_rxgen_decode_dest_add(18),
      I3 => BU2_U0_G_RX_rxgen_decode_dest_add(19),
      O => BU2_U0_G_RX_rxgen_address_decoding_N6
    );
  BU2_U0_G_RX_rxgen_address_decoding_Mcompar_cmp_eq0004_cy_3_Q : MUXCY
    port map (
      CI => BU2_U0_G_RX_rxgen_address_decoding_Mcompar_cmp_eq0004_cy(2),
      DI => BU2_host_rd_data(0),
      S => BU2_U0_G_RX_rxgen_address_decoding_N5,
      O => BU2_U0_G_RX_rxgen_address_decoding_Mcompar_cmp_eq0004_cy(3)
    );
  BU2_U0_G_RX_rxgen_address_decoding_Mcompar_cmp_eq0004_lut_3_Q : LUT4
    generic map(
      INIT => X"8000"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_decode_dest_add(12),
      I1 => BU2_U0_G_RX_rxgen_decode_dest_add(13),
      I2 => BU2_U0_G_RX_rxgen_decode_dest_add(14),
      I3 => BU2_U0_G_RX_rxgen_decode_dest_add(15),
      O => BU2_U0_G_RX_rxgen_address_decoding_N5
    );
  BU2_U0_G_RX_rxgen_address_decoding_Mcompar_cmp_eq0004_cy_2_Q : MUXCY
    port map (
      CI => BU2_U0_G_RX_rxgen_address_decoding_Mcompar_cmp_eq0004_cy(1),
      DI => BU2_host_rd_data(0),
      S => BU2_U0_G_RX_rxgen_address_decoding_N4,
      O => BU2_U0_G_RX_rxgen_address_decoding_Mcompar_cmp_eq0004_cy(2)
    );
  BU2_U0_G_RX_rxgen_address_decoding_Mcompar_cmp_eq0004_lut_2_Q : LUT4
    generic map(
      INIT => X"8000"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_decode_dest_add(8),
      I1 => BU2_U0_G_RX_rxgen_decode_dest_add(9),
      I2 => BU2_U0_G_RX_rxgen_decode_dest_add(10),
      I3 => BU2_U0_G_RX_rxgen_decode_dest_add(11),
      O => BU2_U0_G_RX_rxgen_address_decoding_N4
    );
  BU2_U0_G_RX_rxgen_address_decoding_Mcompar_cmp_eq0004_cy_1_Q : MUXCY
    port map (
      CI => BU2_U0_G_RX_rxgen_address_decoding_Mcompar_cmp_eq0004_cy(0),
      DI => BU2_host_rd_data(0),
      S => BU2_U0_G_RX_rxgen_address_decoding_N3,
      O => BU2_U0_G_RX_rxgen_address_decoding_Mcompar_cmp_eq0004_cy(1)
    );
  BU2_U0_G_RX_rxgen_address_decoding_Mcompar_cmp_eq0004_lut_1_Q : LUT4
    generic map(
      INIT => X"8000"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_decode_dest_add(4),
      I1 => BU2_U0_G_RX_rxgen_decode_dest_add(5),
      I2 => BU2_U0_G_RX_rxgen_decode_dest_add(6),
      I3 => BU2_U0_G_RX_rxgen_decode_dest_add(7),
      O => BU2_U0_G_RX_rxgen_address_decoding_N3
    );
  BU2_U0_G_RX_rxgen_address_decoding_Mcompar_cmp_eq0004_cy_0_Q : MUXCY
    port map (
      CI => BU2_N1,
      DI => BU2_host_rd_data(0),
      S => BU2_U0_G_RX_rxgen_address_decoding_N2,
      O => BU2_U0_G_RX_rxgen_address_decoding_Mcompar_cmp_eq0004_cy(0)
    );
  BU2_U0_G_RX_rxgen_address_decoding_Mcompar_cmp_eq0004_lut_0_Q : LUT4
    generic map(
      INIT => X"8000"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_decode_dest_add(0),
      I1 => BU2_U0_G_RX_rxgen_decode_dest_add(1),
      I2 => BU2_U0_G_RX_rxgen_decode_dest_add(2),
      I3 => BU2_U0_G_RX_rxgen_decode_dest_add(3),
      O => BU2_U0_G_RX_rxgen_address_decoding_N2
    );
  BU2_U0_G_RX_rxgen_address_decoding_frame_start_reg3 : FDC
    port map (
      D => BU2_U0_G_RX_rxgen_frame_start_reg2_233,
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_378,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_address_decoding_frame_start_reg3_203
    );
  BU2_U0_G_RX_rxgen_address_decoding_add_match_lower : FDC
    port map (
      D => BU2_U0_G_RX_rxgen_address_decoding_Mcompar_cmp_eq0007_cy(11),
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_378,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_address_decoding_add_match_lower_204
    );
  BU2_U0_G_RX_rxgen_address_decoding_add_match_upper : FDC
    port map (
      D => BU2_U0_G_RX_rxgen_address_decoding_Mcompar_cmp_eq0006_cy(11),
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_378,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_address_decoding_add_match_upper_205
    );
  BU2_U0_G_RX_rxgen_address_decoding_multicast_pause : FDC
    port map (
      D => BU2_U0_G_RX_rxgen_address_decoding_Mcompar_cmp_eq0005_cy(12),
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_378,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_address_decoding_multicast_pause_206
    );
  BU2_U0_G_RX_rxgen_address_decoding_broad_add_match : FDC
    port map (
      D => BU2_U0_G_RX_rxgen_address_decoding_Mcompar_cmp_eq0004_cy(11),
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_378,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_address_decoding_broad_add_match_207
    );
  BU2_U0_G_RX_rxgen_address_decoding_frame_is_vlan : FDC
    port map (
      D => BU2_U0_G_RX_rxgen_address_decoding_and0003,
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_378,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_address_decoding_frame_is_vlan_222
    );
  BU2_U0_G_RX_rxgen_address_decoding_add_control_enable : FDC
    port map (
      D => BU2_U0_G_RX_rxgen_address_decoding_and0002_208,
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_378,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_address_decoding_add_control_enable_224
    );
  BU2_U0_G_RX_rxgen_address_decoding_frame_is_type : FDC
    port map (
      D => BU2_U0_G_RX_rxgen_address_decoding_and0001,
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_378,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_address_decoding_frame_is_type_223
    );
  BU2_U0_G_RX_rxgen_address_decoding_broadcast_match : FDCE
    port map (
      D => BU2_U0_G_RX_rxgen_address_decoding_and0005,
      CE => BU2_U0_G_RX_rxgen_address_decoding_not0005,
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_378,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_address_decoding_broadcast_match_227
    );
  BU2_U0_G_RX_rxgen_address_decoding_type_not_length : FDC
    port map (
      D => BU2_U0_G_RX_rxgen_address_decoding_not0004_210,
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_378,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_address_decoding_type_not_length_209
    );
  BU2_U0_G_RX_rxgen_address_decoding_control_enable : FDC
    port map (
      D => BU2_U0_G_RX_rxgen_address_decoding_and0000,
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_378,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_address_decoding_control_enable_225
    );
  BU2_U0_G_RX_rxgen_address_decoding_end_of_frame_reg : FDC
    port map (
      D => BU2_U0_G_RX_rxgen_decode_terminate_flag_212,
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_378,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_address_decoding_end_of_frame_reg_211
    );
  BU2_U0_G_RX_rxgen_address_decoding_multicast_match : FDCE
    port map (
      D => BU2_U0_G_RX_rxgen_address_decoding_and0004,
      CE => BU2_U0_G_RX_rxgen_address_decoding_not0003,
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_378,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_address_decoding_multicast_match_226
    );
  BU2_U0_G_RX_rxgen_calculate_crc_rx_crc32_64_0148_xo_1_Q : LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_calculate_crc_xor0331,
      I1 => BU2_U0_G_RX_rxgen_calculate_crc_xor0335,
      I2 => BU2_U0_G_RX_rxgen_calculate_crc_seta(27),
      I3 => BU2_U0_G_RX_rxgen_calculate_crc_setb(27),
      O => BU2_U0_G_RX_rxgen_calculate_crc_N67
    );
  BU2_U0_G_RX_rxgen_calculate_crc_rx_crc32_64_0125_xo_3_Q : LUT3
    generic map(
      INIT => X"96"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_calculate_crc_N54,
      I1 => BU2_U0_G_RX_rxgen_calculate_crc_N55,
      I2 => BU2_U0_G_RX_rxgen_calculate_crc_rx_crc32_64_0121_xo_4_Q,
      O => BU2_U0_G_RX_rxgen_calculate_crc_xor0061
    );
  BU2_U0_G_RX_rxgen_calculate_crc_rx_crc32_64_0125_xo_2_Q : LUT3
    generic map(
      INIT => X"96"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_decode_crc_data(18),
      I1 => BU2_U0_G_RX_rxgen_decode_crc_data(21),
      I2 => BU2_U0_G_RX_rxgen_decode_crc_data(7),
      O => BU2_U0_G_RX_rxgen_calculate_crc_rx_crc32_64_0121_xo_4_Q
    );
  BU2_U0_G_RX_rxgen_calculate_crc_rx_crc32_64_0125_xo_1_Q : LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_decode_crc_data(15),
      I1 => BU2_U0_G_RX_rxgen_decode_crc_data(23),
      I2 => BU2_U0_G_RX_rxgen_decode_crc_data(24),
      I3 => BU2_U0_G_RX_rxgen_decode_crc_data(31),
      O => BU2_U0_G_RX_rxgen_calculate_crc_N55
    );
  BU2_U0_G_RX_rxgen_calculate_crc_rx_crc32_64_0125_xo_0_Q : LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_calculate_crc_xor0236,
      I1 => BU2_U0_G_RX_rxgen_calculate_crc_xor0251,
      I2 => BU2_U0_G_RX_rxgen_calculate_crc_xor0254,
      I3 => BU2_U0_G_RX_rxgen_calculate_crc_xor0255,
      O => BU2_U0_G_RX_rxgen_calculate_crc_N54
    );
  BU2_U0_G_RX_rxgen_calculate_crc_rx_crc32_64_0113_xo_1_Q : LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_calculate_crc_xor0219,
      I1 => BU2_U0_G_RX_rxgen_calculate_crc_xor0222,
      I2 => BU2_U0_G_RX_rxgen_calculate_crc_xor0224,
      I3 => BU2_U0_G_RX_rxgen_decode_crc_data(1),
      O => BU2_U0_G_RX_rxgen_calculate_crc_N19
    );
  BU2_U0_G_RX_rxgen_calculate_crc_rx_crc32_64_0113_xo_0_Q : LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_calculate_crc_xor0145,
      I1 => BU2_U0_G_RX_rxgen_calculate_crc_xor0197,
      I2 => BU2_U0_G_RX_rxgen_calculate_crc_xor0206,
      I3 => BU2_U0_G_RX_rxgen_calculate_crc_xor0213,
      O => BU2_U0_G_RX_rxgen_calculate_crc_N18
    );
  BU2_U0_G_RX_rxgen_calculate_crc_rx_crc32_64_0107_xo_1_Q : LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_calculate_crc_xor0198,
      I1 => BU2_U0_G_RX_rxgen_decode_crc_data(33),
      I2 => BU2_U0_G_RX_rxgen_decode_crc_data(63),
      I3 => BU2_U0_G_RX_rxgen_calculate_crc_xor0347,
      O => BU2_U0_G_RX_rxgen_calculate_crc_N15
    );
  BU2_U0_G_RX_rxgen_calculate_crc_rx_crc32_64_0150_xo_0_Q : LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_calculate_crc_xor0333,
      I1 => BU2_U0_G_RX_rxgen_calculate_crc_xor0335,
      I2 => BU2_U0_G_RX_rxgen_calculate_crc_xor0336,
      I3 => BU2_U0_G_RX_rxgen_calculate_crc_xor0338,
      O => BU2_U0_G_RX_rxgen_calculate_crc_N10
    );
  BU2_U0_G_RX_rxgen_calculate_crc_rx_crc32_64_0141_xo_1_Q : LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_calculate_crc_xor0307,
      I1 => BU2_U0_G_RX_rxgen_calculate_crc_xor0309,
      I2 => BU2_U0_G_RX_rxgen_calculate_crc_xor0311,
      I3 => BU2_U0_G_RX_rxgen_calculate_crc_xor0314,
      O => BU2_U0_G_RX_rxgen_calculate_crc_N7
    );
  BU2_U0_G_RX_rxgen_calculate_crc_rx_crc32_64_015_xo_1_Q : LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      I0 => BU2_U0_G_RX_rxgen_calculate_crc_xor0320,
      I1 => BU2_U0_G_RX_rxgen_calculate_crc_xor0322,
      I2 => BU2_U0_G_RX_rxgen_calculate_crc_xor0323,
      I3 => BU2_U0_G_RX_rxgen_calculate_crc_xor0324,
      O => BU2_U0_G_RX_rxgen_calculate_crc_N3
    );
  BU2_U0_G_RX_rxgen_calculate_crc_setb_29 : FDR
    port map (
      D => BU2_U0_G_RX_rxgen_calculate_crc_xor0063,
      R => BU2_U0_G_RX_rxgen_crc_reset_230,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_calculate_crc_setb(29)
    );
  BU2_U0_G_RX_rxgen_calculate_crc_setb_28 : FDR
    port map (
      D => BU2_U0_G_RX_rxgen_calculate_crc_xor0062,
      R => BU2_U0_G_RX_rxgen_crc_reset_230,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_calculate_crc_setb(28)
    );
  BU2_U0_G_RX_rxgen_calculate_crc_setb_27 : FDR
    port map (
      D => BU2_U0_G_RX_rxgen_calculate_crc_xor0061,
      R => BU2_U0_G_RX_rxgen_crc_reset_230,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_calculate_crc_setb(27)
    );
  BU2_U0_G_RX_rxgen_calculate_crc_setb_31 : FDR
    port map (
      D => BU2_U0_G_RX_rxgen_calculate_crc_xor0059,
      R => BU2_U0_G_RX_rxgen_crc_reset_230,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_calculate_crc_setb(31)
    );
  BU2_U0_G_RX_rxgen_calculate_crc_setb_26 : FDR
    port map (
      D => BU2_U0_G_RX_rxgen_calculate_crc_xor0058,
      R => BU2_U0_G_RX_rxgen_crc_reset_230,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_calculate_crc_setb(26)
    );
  BU2_U0_G_RX_rxgen_calculate_crc_seta_9 : FDR
    port map (
      D => BU2_U0_G_RX_rxgen_calculate_crc_xor0060,
      R => BU2_U0_G_RX_rxgen_crc_reset_230,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_calculate_crc_seta(9)
    );
  BU2_U0_G_RX_rxgen_calculate_crc_seta_8 : FDR
    port map (
      D => BU2_U0_G_RX_rxgen_calculate_crc_xor0057,
      R => BU2_U0_G_RX_rxgen_crc_reset_230,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_calculate_crc_seta(8)
    );
  BU2_U0_G_RX_rxgen_calculate_crc_setb_25 : FDR
    port map (
      D => BU2_U0_G_RX_rxgen_calculate_crc_xor0055,
      R => BU2_U0_G_RX_rxgen_crc_reset_230,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_calculate_crc_setb(25)
    );
  BU2_U0_G_RX_rxgen_calculate_crc_setb_30 : FDR
    port map (
      D => BU2_U0_G_RX_rxgen_calculate_crc_xor0056,
      R => BU2_U0_G_RX_rxgen_crc_reset_230,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_calculate_crc_setb(30)
    );
  BU2_U0_G_RX_rxgen_calculate_crc_seta_7 : FDR
    port map (
      D => BU2_U0_G_RX_rxgen_calculate_crc_xor0054,
      R => BU2_U0_G_RX_rxgen_crc_reset_230,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_calculate_crc_seta(7)
    );
  BU2_U0_G_RX_rxgen_calculate_crc_setb_24 : FDR
    port map (
      D => BU2_U0_G_RX_rxgen_calculate_crc_xor0053,
      R => BU2_U0_G_RX_rxgen_crc_reset_230,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_calculate_crc_setb(24)
    );
  BU2_U0_G_RX_rxgen_calculate_crc_setb_19 : FDR
    port map (
      D => BU2_U0_G_RX_rxgen_calculate_crc_xor0052,
      R => BU2_U0_G_RX_rxgen_crc_reset_230,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_calculate_crc_setb(19)
    );
  BU2_U0_G_RX_rxgen_calculate_crc_seta_6 : FDR
    port map (
      D => BU2_U0_G_RX_rxgen_calculate_crc_xor0051,
      R => BU2_U0_G_RX_rxgen_crc_reset_230,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_calculate_crc_seta(6)
    );
  BU2_U0_G_RX_rxgen_calculate_crc_setb_23 : FDR
    port map (
      D => BU2_U0_G_RX_rxgen_calculate_crc_xor0050,
      R => BU2_U0_G_RX_rxgen_crc_reset_230,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_calculate_crc_setb(23)
    );
  BU2_U0_G_RX_rxgen_calculate_crc_seta_5 : FDR
    port map (
      D => BU2_U0_G_RX_rxgen_calculate_crc_xor0048,
      R => BU2_U0_G_RX_rxgen_crc_reset_230,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_calculate_crc_seta(5)
    );
  BU2_U0_G_RX_rxgen_calculate_crc_setb_22 : FDR
    port map (
      D => BU2_U0_G_RX_rxgen_calculate_crc_xor0047,
      R => BU2_U0_G_RX_rxgen_crc_reset_230,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_calculate_crc_setb(22)
    );
  BU2_U0_G_RX_rxgen_calculate_crc_setb_17 : FDR
    port map (
      D => BU2_U0_G_RX_rxgen_calculate_crc_xor0046,
      R => BU2_U0_G_RX_rxgen_crc_reset_230,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_calculate_crc_setb(17)
    );
  BU2_U0_G_RX_rxgen_calculate_crc_seta_4 : FDR
    port map (
      D => BU2_U0_G_RX_rxgen_calculate_crc_xor0045,
      R => BU2_U0_G_RX_rxgen_crc_reset_230,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_calculate_crc_seta(4)
    );
  BU2_U0_G_RX_rxgen_calculate_crc_setb_21 : FDR
    port map (
      D => BU2_U0_G_RX_rxgen_calculate_crc_xor0044,
      R => BU2_U0_G_RX_rxgen_crc_reset_230,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_calculate_crc_setb(21)
    );
  BU2_U0_G_RX_rxgen_calculate_crc_seta_3 : FDR
    port map (
      D => BU2_U0_G_RX_rxgen_calculate_crc_xor0042,
      R => BU2_U0_G_RX_rxgen_crc_reset_230,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_calculate_crc_seta(3)
    );
  BU2_U0_G_RX_rxgen_calculate_crc_setb_15 : FDR
    port map (
      D => BU2_U0_G_RX_rxgen_calculate_crc_xor0040,
      R => BU2_U0_G_RX_rxgen_crc_reset_230,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_calculate_crc_setb(15)
    );
  BU2_U0_G_RX_rxgen_calculate_crc_seta_29 : FDR
    port map (
      D => BU2_U0_G_RX_rxgen_calculate_crc_xor0039,
      R => BU2_U0_G_RX_rxgen_crc_reset_230,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_calculate_crc_seta(29)
    );
  BU2_U0_G_RX_rxgen_calculate_crc_seta_2 : FDR
    port map (
      D => BU2_U0_G_RX_rxgen_calculate_crc_xor0038,
      R => BU2_U0_G_RX_rxgen_crc_reset_230,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_calculate_crc_seta(2)
    );
  BU2_U0_G_RX_rxgen_calculate_crc_setb_14 : FDR
    port map (
      D => BU2_U0_G_RX_rxgen_calculate_crc_xor0037,
      R => BU2_U0_G_RX_rxgen_crc_reset_230,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_calculate_crc_setb(14)
    );
  BU2_U0_G_RX_rxgen_calculate_crc_seta_28 : FDR
    port map (
      D => BU2_U0_G_RX_rxgen_calculate_crc_xor0036,
      R => BU2_U0_G_RX_rxgen_crc_reset_230,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_calculate_crc_seta(28)
    );
  BU2_U0_G_RX_rxgen_calculate_crc_seta_1 : FDR
    port map (
      D => BU2_U0_G_RX_rxgen_calculate_crc_xor0035,
      R => BU2_U0_G_RX_rxgen_crc_reset_230,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_calculate_crc_seta(1)
    );
  BU2_U0_G_RX_rxgen_calculate_crc_setb_13 : FDR
    port map (
      D => BU2_U0_G_RX_rxgen_calculate_crc_xor0034,
      R => BU2_U0_G_RX_rxgen_crc_reset_230,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_calculate_crc_setb(13)
    );
  BU2_U0_G_RX_rxgen_calculate_crc_seta_0 : FDR
    port map (
      D => BU2_U0_G_RX_rxgen_calculate_crc_xor0032,
      R => BU2_U0_G_RX_rxgen_crc_reset_230,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_calculate_crc_seta(0)
    );
  BU2_U0_G_RX_rxgen_calculate_crc_setb_12 : FDR
    port map (
      D => BU2_U0_G_RX_rxgen_calculate_crc_xor0031,
      R => BU2_U0_G_RX_rxgen_crc_reset_230,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_calculate_crc_setb(12)
    );
  BU2_U0_G_RX_rxgen_calculate_crc_seta_26 : FDR
    port map (
      D => BU2_U0_G_RX_rxgen_calculate_crc_xor0029,
      R => BU2_U0_G_RX_rxgen_crc_reset_230,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_calculate_crc_seta(26)
    );
  BU2_U0_G_RX_rxgen_calculate_crc_setb_11 : FDR
    port map (
      D => BU2_U0_G_RX_rxgen_calculate_crc_xor0028,
      R => BU2_U0_G_RX_rxgen_crc_reset_230,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_calculate_crc_setb(11)
    );
  BU2_U0_G_RX_rxgen_calculate_crc_seta_30 : FDR
    port map (
      D => BU2_U0_G_RX_rxgen_calculate_crc_xor0027,
      R => BU2_U0_G_RX_rxgen_crc_reset_230,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_calculate_crc_seta(30)
    );
  BU2_U0_G_RX_rxgen_calculate_crc_seta_25 : FDR
    port map (
      D => BU2_U0_G_RX_rxgen_calculate_crc_xor0026,
      R => BU2_U0_G_RX_rxgen_crc_reset_230,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_calculate_crc_seta(25)
    );
  BU2_U0_G_RX_rxgen_calculate_crc_setb_10 : FDR
    port map (
      D => BU2_U0_G_RX_rxgen_calculate_crc_xor0025,
      R => BU2_U0_G_RX_rxgen_crc_reset_230,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_calculate_crc_setb(10)
    );
  BU2_U0_G_RX_rxgen_calculate_crc_seta_19 : FDR
    port map (
      D => BU2_U0_G_RX_rxgen_calculate_crc_xor0023,
      R => BU2_U0_G_RX_rxgen_crc_reset_230,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_calculate_crc_seta(19)
    );
  BU2_U0_G_RX_rxgen_calculate_crc_seta_24 : FDR
    port map (
      D => BU2_U0_G_RX_rxgen_calculate_crc_xor0024,
      R => BU2_U0_G_RX_rxgen_crc_reset_230,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_calculate_crc_seta(24)
    );
  BU2_U0_G_RX_rxgen_calculate_crc_seta_23 : FDR
    port map (
      D => BU2_U0_G_RX_rxgen_calculate_crc_xor0022,
      R => BU2_U0_G_RX_rxgen_crc_reset_230,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_calculate_crc_seta(23)
    );
  BU2_U0_G_RX_rxgen_calculate_crc_seta_18 : FDR
    port map (
      D => BU2_U0_G_RX_rxgen_calculate_crc_xor0021,
      R => BU2_U0_G_RX_rxgen_crc_reset_230,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_calculate_crc_seta(18)
    );
  BU2_U0_G_RX_rxgen_calculate_crc_seta_22 : FDR
    port map (
      D => BU2_U0_G_RX_rxgen_calculate_crc_xor0020,
      R => BU2_U0_G_RX_rxgen_crc_reset_230,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_calculate_crc_seta(22)
    );
  BU2_U0_G_RX_rxgen_calculate_crc_setb_9 : FDR
    port map (
      D => BU2_U0_G_RX_rxgen_calculate_crc_xor0018,
      R => BU2_U0_G_RX_rxgen_crc_reset_230,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_calculate_crc_setb(9)
    );
  BU2_U0_G_RX_rxgen_calculate_crc_seta_17 : FDR
    port map (
      D => BU2_U0_G_RX_rxgen_calculate_crc_xor0019,
      R => BU2_U0_G_RX_rxgen_crc_reset_230,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_calculate_crc_seta(17)
    );
  BU2_U0_G_RX_rxgen_calculate_crc_seta_21 : FDR
    port map (
      D => BU2_U0_G_RX_rxgen_calculate_crc_xor0017,
      R => BU2_U0_G_RX_rxgen_crc_reset_230,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_calculate_crc_seta(21)
    );
  BU2_U0_G_RX_rxgen_calculate_crc_seta_16 : FDR
    port map (
      D => BU2_U0_G_RX_rxgen_calculate_crc_xor0016,
      R => BU2_U0_G_RX_rxgen_crc_reset_230,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_calculate_crc_seta(16)
    );
  BU2_U0_G_RX_rxgen_calculate_crc_setb_8 : FDR
    port map (
      D => BU2_U0_G_RX_rxgen_calculate_crc_xor0015,
      R => BU2_U0_G_RX_rxgen_crc_reset_230,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_calculate_crc_setb(8)
    );
  BU2_U0_G_RX_rxgen_calculate_crc_seta_15 : FDR
    port map (
      D => BU2_U0_G_RX_rxgen_calculate_crc_xor0013,
      R => BU2_U0_G_RX_rxgen_crc_reset_230,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_calculate_crc_seta(15)
    );
  BU2_U0_G_RX_rxgen_calculate_crc_setb_7 : FDR
    port map (
      D => BU2_U0_G_RX_rxgen_calculate_crc_xor0012,
      R => BU2_U0_G_RX_rxgen_crc_reset_230,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_calculate_crc_setb(7)
    );
  BU2_U0_G_RX_rxgen_calculate_crc_seta_20 : FDR
    port map (
      D => BU2_U0_G_RX_rxgen_calculate_crc_xor0014,
      R => BU2_U0_G_RX_rxgen_crc_reset_230,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_calculate_crc_seta(20)
    );
  BU2_U0_G_RX_rxgen_calculate_crc_seta_14 : FDR
    port map (
      D => BU2_U0_G_RX_rxgen_calculate_crc_xor0011,
      R => BU2_U0_G_RX_rxgen_crc_reset_230,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_calculate_crc_seta(14)
    );
  BU2_U0_G_RX_rxgen_calculate_crc_setb_6 : FDR
    port map (
      D => BU2_U0_G_RX_rxgen_calculate_crc_xor0010,
      R => BU2_U0_G_RX_rxgen_crc_reset_230,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_calculate_crc_setb(6)
    );
  BU2_U0_G_RX_rxgen_calculate_crc_seta_13 : FDR
    port map (
      D => BU2_U0_G_RX_rxgen_calculate_crc_xor0009,
      R => BU2_U0_G_RX_rxgen_crc_reset_230,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_calculate_crc_seta(13)
    );
  BU2_U0_G_RX_rxgen_calculate_crc_setb_5 : FDR
    port map (
      D => BU2_U0_G_RX_rxgen_calculate_crc_xor0008,
      R => BU2_U0_G_RX_rxgen_crc_reset_230,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_calculate_crc_setb(5)
    );
  BU2_U0_G_RX_rxgen_calculate_crc_seta_12 : FDR
    port map (
      D => BU2_U0_G_RX_rxgen_calculate_crc_xor0007,
      R => BU2_U0_G_RX_rxgen_crc_reset_230,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_calculate_crc_seta(12)
    );
  BU2_U0_G_RX_rxgen_calculate_crc_setb_4 : FDR
    port map (
      D => BU2_U0_G_RX_rxgen_calculate_crc_xor0006,
      R => BU2_U0_G_RX_rxgen_crc_reset_230,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_calculate_crc_setb(4)
    );
  BU2_U0_G_RX_rxgen_calculate_crc_seta_11 : FDR
    port map (
      D => BU2_U0_G_RX_rxgen_calculate_crc_xor0005,
      R => BU2_U0_G_RX_rxgen_crc_reset_230,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_calculate_crc_seta(11)
    );
  BU2_U0_G_RX_rxgen_calculate_crc_setb_3 : FDR
    port map (
      D => BU2_U0_G_RX_rxgen_calculate_crc_xor0004,
      R => BU2_U0_G_RX_rxgen_crc_reset_230,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_calculate_crc_setb(3)
    );
  BU2_U0_G_RX_rxgen_calculate_crc_seta_10 : FDR
    port map (
      D => BU2_U0_G_RX_rxgen_calculate_crc_xor0003,
      R => BU2_U0_G_RX_rxgen_crc_reset_230,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_calculate_crc_seta(10)
    );
  BU2_U0_G_RX_rxgen_calculate_crc_setb_2 : FDR
    port map (
      D => BU2_U0_G_RX_rxgen_calculate_crc_xor0002,
      R => BU2_U0_G_RX_rxgen_crc_reset_230,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_calculate_crc_setb(2)
    );
  BU2_U0_G_RX_rxgen_calculate_crc_setb_1 : FDR
    port map (
      D => BU2_U0_G_RX_rxgen_calculate_crc_xor0001,
      R => BU2_U0_G_RX_rxgen_crc_reset_230,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_calculate_crc_setb(1)
    );
  BU2_U0_G_RX_rxgen_calculate_crc_setb_0 : FDR
    port map (
      D => BU2_U0_G_RX_rxgen_calculate_crc_xor0000,
      R => BU2_U0_G_RX_rxgen_crc_reset_230,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_calculate_crc_setb(0)
    );
  BU2_U0_G_RX_rxgen_calculate_crc_setb_18 : FDR
    port map (
      D => BU2_U0_G_RX_rxgen_calculate_crc_xor0049,
      R => BU2_U0_G_RX_rxgen_crc_reset_230,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_calculate_crc_setb(18)
    );
  BU2_U0_G_RX_rxgen_calculate_crc_setb_16 : FDR
    port map (
      D => BU2_U0_G_RX_rxgen_calculate_crc_xor0043,
      R => BU2_U0_G_RX_rxgen_crc_reset_230,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_calculate_crc_setb(16)
    );
  BU2_U0_G_RX_rxgen_calculate_crc_setb_20 : FDR
    port map (
      D => BU2_U0_G_RX_rxgen_calculate_crc_xor0041,
      R => BU2_U0_G_RX_rxgen_crc_reset_230,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_calculate_crc_setb(20)
    );
  BU2_U0_G_RX_rxgen_calculate_crc_seta_27 : FDR
    port map (
      D => BU2_U0_G_RX_rxgen_calculate_crc_xor0033,
      R => BU2_U0_G_RX_rxgen_crc_reset_230,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_calculate_crc_seta(27)
    );
  BU2_U0_G_RX_rxgen_calculate_crc_seta_31 : FDR
    port map (
      D => BU2_U0_G_RX_rxgen_calculate_crc_xor0030,
      R => BU2_U0_G_RX_rxgen_crc_reset_230,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_calculate_crc_seta(31)
    );
  BU2_U0_G_RX_rxgen_calculate_crc_reg1_29 : FDR
    port map (
      D => BU2_U0_G_RX_rxgen_calculate_crc_not0095,
      R => BU2_U0_G_RX_rxgen_calculate_crc_reset_reg_213,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_calculate_crc_reg1(29)
    );
  BU2_U0_G_RX_rxgen_calculate_crc_reg1_28 : FDR
    port map (
      D => BU2_U0_G_RX_rxgen_calculate_crc_not0094,
      R => BU2_U0_G_RX_rxgen_calculate_crc_reset_reg_213,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_calculate_crc_reg1(28)
    );
  BU2_U0_G_RX_rxgen_calculate_crc_reg1_27 : FDR
    port map (
      D => BU2_U0_G_RX_rxgen_calculate_crc_not0093,
      R => BU2_U0_G_RX_rxgen_calculate_crc_reset_reg_213,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_calculate_crc_reg1(27)
    );
  BU2_U0_G_RX_rxgen_calculate_crc_reg1_31 : FDR
    port map (
      D => BU2_U0_G_RX_rxgen_calculate_crc_not0092,
      R => BU2_U0_G_RX_rxgen_calculate_crc_reset_reg_213,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_calculate_crc_reg1(31)
    );
  BU2_U0_G_RX_rxgen_calculate_crc_reg1_26 : FDR
    port map (
      D => BU2_U0_G_RX_rxgen_calculate_crc_not0091,
      R => BU2_U0_G_RX_rxgen_calculate_crc_reset_reg_213,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_calculate_crc_reg1(26)
    );
  BU2_U0_G_RX_rxgen_calculate_crc_reg1_30 : FDR
    port map (
      D => BU2_U0_G_RX_rxgen_calculate_crc_not0090,
      R => BU2_U0_G_RX_rxgen_calculate_crc_reset_reg_213,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_calculate_crc_reg1(30)
    );
  BU2_U0_G_RX_rxgen_calculate_crc_reg1_25 : FDR
    port map (
      D => BU2_U0_G_RX_rxgen_calculate_crc_not0089,
      R => BU2_U0_G_RX_rxgen_calculate_crc_reset_reg_213,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_calculate_crc_reg1(25)
    );
  BU2_U0_G_RX_rxgen_calculate_crc_reg1_24 : FDR
    port map (
      D => BU2_U0_G_RX_rxgen_calculate_crc_not0088,
      R => BU2_U0_G_RX_rxgen_calculate_crc_reset_reg_213,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_calculate_crc_reg1(24)
    );
  BU2_U0_G_RX_rxgen_calculate_crc_reg1_19 : FDR
    port map (
      D => BU2_U0_G_RX_rxgen_calculate_crc_not0087,
      R => BU2_U0_G_RX_rxgen_calculate_crc_reset_reg_213,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_calculate_crc_reg1(19)
    );
  BU2_U0_G_RX_rxgen_calculate_crc_reg1_23 : FDR
    port map (
      D => BU2_U0_G_RX_rxgen_calculate_crc_not0086,
      R => BU2_U0_G_RX_rxgen_calculate_crc_reset_reg_213,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_calculate_crc_reg1(23)
    );
  BU2_U0_G_RX_rxgen_calculate_crc_reg1_18 : FDR
    port map (
      D => BU2_U0_G_RX_rxgen_calculate_crc_not0085,
      R => BU2_U0_G_RX_rxgen_calculate_crc_reset_reg_213,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_calculate_crc_reg1(18)
    );
  BU2_U0_G_RX_rxgen_calculate_crc_reg1_17 : FDR
    port map (
      D => BU2_U0_G_RX_rxgen_calculate_crc_not0083,
      R => BU2_U0_G_RX_rxgen_calculate_crc_reset_reg_213,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_calculate_crc_reg1(17)
    );
  BU2_U0_G_RX_rxgen_calculate_crc_reg1_22 : FDR
    port map (
      D => BU2_U0_G_RX_rxgen_calculate_crc_not0084,
      R => BU2_U0_G_RX_rxgen_calculate_crc_reset_reg_213,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_calculate_crc_reg1(22)
    );
  BU2_U0_G_RX_rxgen_calculate_crc_reg1_21 : FDR
    port map (
      D => BU2_U0_G_RX_rxgen_calculate_crc_not0082,
      R => BU2_U0_G_RX_rxgen_calculate_crc_reset_reg_213,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_calculate_crc_reg1(21)
    );
  BU2_U0_G_RX_rxgen_calculate_crc_reg1_16 : FDR
    port map (
      D => BU2_U0_G_RX_rxgen_calculate_crc_not0081,
      R => BU2_U0_G_RX_rxgen_calculate_crc_reset_reg_213,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_calculate_crc_reg1(16)
    );
  BU2_U0_G_RX_rxgen_calculate_crc_reg1_20 : FDR
    port map (
      D => BU2_U0_G_RX_rxgen_calculate_crc_not0080,
      R => BU2_U0_G_RX_rxgen_calculate_crc_reset_reg_213,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_calculate_crc_reg1(20)
    );
  BU2_U0_G_RX_rxgen_calculate_crc_reg1_15 : FDR
    port map (
      D => BU2_U0_G_RX_rxgen_calculate_crc_not0079,
      R => BU2_U0_G_RX_rxgen_calculate_crc_reset_reg_213,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_calculate_crc_reg1(15)
    );
  BU2_U0_G_RX_rxgen_calculate_crc_reg1_14 : FDR
    port map (
      D => BU2_U0_G_RX_rxgen_calculate_crc_not0077,
      R => BU2_U0_G_RX_rxgen_calculate_crc_reset_reg_213,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_calculate_crc_reg1(14)
    );
  BU2_U0_G_RX_rxgen_calculate_crc_reg1_9 : FDR
    port map (
      D => BU2_U0_G_RX_rxgen_calculate_crc_not0078,
      R => BU2_U0_G_RX_rxgen_calculate_crc_reset_reg_213,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_calculate_crc_reg1(9)
    );
  BU2_U0_G_RX_rxgen_calculate_crc_reg1_8 : FDR
    port map (
      D => BU2_U0_G_RX_rxgen_calculate_crc_not0076,
      R => BU2_U0_G_RX_rxgen_calculate_crc_reset_reg_213,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_calculate_crc_reg1(8)
    );
  BU2_U0_G_RX_rxgen_calculate_crc_reg1_13 : FDR
    port map (
      D => BU2_U0_G_RX_rxgen_calculate_crc_not0075,
      R => BU2_U0_G_RX_rxgen_calculate_crc_reset_reg_213,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_calculate_crc_reg1(13)
    );
  BU2_U0_G_RX_rxgen_calculate_crc_reg1_7 : FDR
    port map (
      D => BU2_U0_G_RX_rxgen_calculate_crc_not0074,
      R => BU2_U0_G_RX_rxgen_calculate_crc_reset_reg_213,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_calculate_crc_reg1(7)
    );
  BU2_U0_G_RX_rxgen_calculate_crc_reg1_12 : FDR
    port map (
      D => BU2_U0_G_RX_rxgen_calculate_crc_not0073,
      R => BU2_U0_G_RX_rxgen_calculate_crc_reset_reg_213,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_calculate_crc_reg1(12)
    );
  BU2_U0_G_RX_rxgen_calculate_crc_reg1_6 : FDR
    port map (
      D => BU2_U0_G_RX_rxgen_calculate_crc_not0072,
      R => BU2_U0_G_RX_rxgen_calculate_crc_reset_reg_213,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_calculate_crc_reg1(6)
    );
  BU2_U0_G_RX_rxgen_calculate_crc_reg1_11 : FDR
    port map (
      D => BU2_U0_G_RX_rxgen_calculate_crc_not0071,
      R => BU2_U0_G_RX_rxgen_calculate_crc_reset_reg_213,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_calculate_crc_reg1(11)
    );
  BU2_U0_G_RX_rxgen_calculate_crc_reg1_5 : FDR
    port map (
      D => BU2_U0_G_RX_rxgen_calculate_crc_not0070,
      R => BU2_U0_G_RX_rxgen_calculate_crc_reset_reg_213,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_calculate_crc_reg1(5)
    );
  BU2_U0_G_RX_rxgen_calculate_crc_reg1_10 : FDR
    port map (
      D => BU2_U0_G_RX_rxgen_calculate_crc_not0069,
      R => BU2_U0_G_RX_rxgen_calculate_crc_reset_reg_213,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_calculate_crc_reg1(10)
    );
  BU2_U0_G_RX_rxgen_calculate_crc_reg1_4 : FDR
    port map (
      D => BU2_U0_G_RX_rxgen_calculate_crc_not0068,
      R => BU2_U0_G_RX_rxgen_calculate_crc_reset_reg_213,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_calculate_crc_reg1(4)
    );
  BU2_U0_G_RX_rxgen_calculate_crc_reg1_3 : FDR
    port map (
      D => BU2_U0_G_RX_rxgen_calculate_crc_not0067,
      R => BU2_U0_G_RX_rxgen_calculate_crc_reset_reg_213,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_calculate_crc_reg1(3)
    );
  BU2_U0_G_RX_rxgen_calculate_crc_reg1_2 : FDR
    port map (
      D => BU2_U0_G_RX_rxgen_calculate_crc_not0066,
      R => BU2_U0_G_RX_rxgen_calculate_crc_reset_reg_213,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_calculate_crc_reg1(2)
    );
  BU2_U0_G_RX_rxgen_calculate_crc_reg1_1 : FDR
    port map (
      D => BU2_U0_G_RX_rxgen_calculate_crc_not0065,
      R => BU2_U0_G_RX_rxgen_calculate_crc_reset_reg_213,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_calculate_crc_reg1(1)
    );
  BU2_U0_G_RX_rxgen_calculate_crc_reg1_0 : FDR
    port map (
      D => BU2_U0_G_RX_rxgen_calculate_crc_not0064,
      R => BU2_U0_G_RX_rxgen_calculate_crc_reset_reg_213,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_calculate_crc_reg1(0)
    );
  BU2_U0_G_RX_rxgen_calculate_crc_reset_reg : FD
    port map (
      D => BU2_U0_G_RX_rxgen_crc_reset_230,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_calculate_crc_reset_reg_213
    );
  BU2_U0_G_RX_rxgen_synchronise_rxc_reg3_7 : FDP
    port map (
      D => BU2_U0_G_RX_rxgen_synchronise_rxc_reg2(7),
      PRE => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_1_240,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_synchronise_rxc_reg3(7)
    );
  BU2_U0_G_RX_rxgen_synchronise_rxc_reg3_6 : FDP
    port map (
      D => BU2_U0_G_RX_rxgen_synchronise_rxc_reg2(6),
      PRE => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_1_240,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_synchronise_rxc_reg3(6)
    );
  BU2_U0_G_RX_rxgen_synchronise_rxc_reg3_5 : FDP
    port map (
      D => BU2_U0_G_RX_rxgen_synchronise_rxc_reg2(5),
      PRE => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_1_240,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_synchronise_rxc_reg3(5)
    );
  BU2_U0_G_RX_rxgen_synchronise_rxc_reg3_4 : FDP
    port map (
      D => BU2_U0_G_RX_rxgen_synchronise_rxc_reg2(4),
      PRE => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_1_240,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_synchronise_rxc_reg3(4)
    );
  BU2_U0_G_RX_rxgen_synchronise_rxd_reg3_63 : FDC
    port map (
      D => BU2_U0_G_RX_rxgen_synchronise_rxd_reg2(63),
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_1_240,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_synchronise_rxd_reg3(63)
    );
  BU2_U0_G_RX_rxgen_synchronise_rxd_reg3_62 : FDC
    port map (
      D => BU2_U0_G_RX_rxgen_synchronise_rxd_reg2(62),
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_1_240,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_synchronise_rxd_reg3(62)
    );
  BU2_U0_G_RX_rxgen_synchronise_rxd_reg3_61 : FDC
    port map (
      D => BU2_U0_G_RX_rxgen_synchronise_rxd_reg2(61),
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_1_240,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_synchronise_rxd_reg3(61)
    );
  BU2_U0_G_RX_rxgen_synchronise_rxd_reg3_60 : FDC
    port map (
      D => BU2_U0_G_RX_rxgen_synchronise_rxd_reg2(60),
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_1_240,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_synchronise_rxd_reg3(60)
    );
  BU2_U0_G_RX_rxgen_synchronise_rxd_reg3_59 : FDC
    port map (
      D => BU2_U0_G_RX_rxgen_synchronise_rxd_reg2(59),
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_1_240,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_synchronise_rxd_reg3(59)
    );
  BU2_U0_G_RX_rxgen_synchronise_rxd_reg3_58 : FDC
    port map (
      D => BU2_U0_G_RX_rxgen_synchronise_rxd_reg2(58),
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_1_240,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_synchronise_rxd_reg3(58)
    );
  BU2_U0_G_RX_rxgen_synchronise_rxd_reg3_57 : FDC
    port map (
      D => BU2_U0_G_RX_rxgen_synchronise_rxd_reg2(57),
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_1_240,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_synchronise_rxd_reg3(57)
    );
  BU2_U0_G_RX_rxgen_synchronise_rxd_reg3_56 : FDC
    port map (
      D => BU2_U0_G_RX_rxgen_synchronise_rxd_reg2(56),
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_1_240,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_synchronise_rxd_reg3(56)
    );
  BU2_U0_G_RX_rxgen_synchronise_rxd_reg3_55 : FDC
    port map (
      D => BU2_U0_G_RX_rxgen_synchronise_rxd_reg2(55),
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_1_240,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_synchronise_rxd_reg3(55)
    );
  BU2_U0_G_RX_rxgen_synchronise_rxd_reg3_54 : FDC
    port map (
      D => BU2_U0_G_RX_rxgen_synchronise_rxd_reg2(54),
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_1_240,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_synchronise_rxd_reg3(54)
    );
  BU2_U0_G_RX_rxgen_synchronise_rxd_reg3_53 : FDC
    port map (
      D => BU2_U0_G_RX_rxgen_synchronise_rxd_reg2(53),
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_1_240,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_synchronise_rxd_reg3(53)
    );
  BU2_U0_G_RX_rxgen_synchronise_rxd_reg3_52 : FDC
    port map (
      D => BU2_U0_G_RX_rxgen_synchronise_rxd_reg2(52),
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_1_240,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_synchronise_rxd_reg3(52)
    );
  BU2_U0_G_RX_rxgen_synchronise_rxd_reg3_51 : FDC
    port map (
      D => BU2_U0_G_RX_rxgen_synchronise_rxd_reg2(51),
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_1_240,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_synchronise_rxd_reg3(51)
    );
  BU2_U0_G_RX_rxgen_synchronise_rxd_reg3_50 : FDC
    port map (
      D => BU2_U0_G_RX_rxgen_synchronise_rxd_reg2(50),
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_1_240,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_synchronise_rxd_reg3(50)
    );
  BU2_U0_G_RX_rxgen_synchronise_rxd_reg3_49 : FDC
    port map (
      D => BU2_U0_G_RX_rxgen_synchronise_rxd_reg2(49),
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_1_240,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_synchronise_rxd_reg3(49)
    );
  BU2_U0_G_RX_rxgen_synchronise_rxd_reg3_48 : FDC
    port map (
      D => BU2_U0_G_RX_rxgen_synchronise_rxd_reg2(48),
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_1_240,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_synchronise_rxd_reg3(48)
    );
  BU2_U0_G_RX_rxgen_synchronise_rxd_reg3_47 : FDC
    port map (
      D => BU2_U0_G_RX_rxgen_synchronise_rxd_reg2(47),
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_1_240,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_synchronise_rxd_reg3(47)
    );
  BU2_U0_G_RX_rxgen_synchronise_rxd_reg3_46 : FDC
    port map (
      D => BU2_U0_G_RX_rxgen_synchronise_rxd_reg2(46),
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_1_240,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_synchronise_rxd_reg3(46)
    );
  BU2_U0_G_RX_rxgen_synchronise_rxd_reg3_45 : FDC
    port map (
      D => BU2_U0_G_RX_rxgen_synchronise_rxd_reg2(45),
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_1_240,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_synchronise_rxd_reg3(45)
    );
  BU2_U0_G_RX_rxgen_synchronise_rxd_reg3_44 : FDC
    port map (
      D => BU2_U0_G_RX_rxgen_synchronise_rxd_reg2(44),
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_1_240,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_synchronise_rxd_reg3(44)
    );
  BU2_U0_G_RX_rxgen_synchronise_rxd_reg3_43 : FDC
    port map (
      D => BU2_U0_G_RX_rxgen_synchronise_rxd_reg2(43),
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_1_240,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_synchronise_rxd_reg3(43)
    );
  BU2_U0_G_RX_rxgen_synchronise_rxd_reg3_42 : FDC
    port map (
      D => BU2_U0_G_RX_rxgen_synchronise_rxd_reg2(42),
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_1_240,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_synchronise_rxd_reg3(42)
    );
  BU2_U0_G_RX_rxgen_synchronise_rxd_reg3_41 : FDC
    port map (
      D => BU2_U0_G_RX_rxgen_synchronise_rxd_reg2(41),
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_1_240,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_synchronise_rxd_reg3(41)
    );
  BU2_U0_G_RX_rxgen_synchronise_rxd_reg3_40 : FDC
    port map (
      D => BU2_U0_G_RX_rxgen_synchronise_rxd_reg2(40),
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_1_240,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_synchronise_rxd_reg3(40)
    );
  BU2_U0_G_RX_rxgen_synchronise_rxd_reg3_39 : FDC
    port map (
      D => BU2_U0_G_RX_rxgen_synchronise_rxd_reg2(39),
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_1_240,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_synchronise_rxd_reg3(39)
    );
  BU2_U0_G_RX_rxgen_synchronise_rxd_reg3_38 : FDC
    port map (
      D => BU2_U0_G_RX_rxgen_synchronise_rxd_reg2(38),
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_1_240,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_synchronise_rxd_reg3(38)
    );
  BU2_U0_G_RX_rxgen_synchronise_rxd_reg3_37 : FDC
    port map (
      D => BU2_U0_G_RX_rxgen_synchronise_rxd_reg2(37),
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_1_240,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_synchronise_rxd_reg3(37)
    );
  BU2_U0_G_RX_rxgen_synchronise_rxd_reg3_36 : FDC
    port map (
      D => BU2_U0_G_RX_rxgen_synchronise_rxd_reg2(36),
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_1_240,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_synchronise_rxd_reg3(36)
    );
  BU2_U0_G_RX_rxgen_synchronise_rxd_reg3_35 : FDC
    port map (
      D => BU2_U0_G_RX_rxgen_synchronise_rxd_reg2(35),
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_1_240,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_synchronise_rxd_reg3(35)
    );
  BU2_U0_G_RX_rxgen_synchronise_rxd_reg3_34 : FDC
    port map (
      D => BU2_U0_G_RX_rxgen_synchronise_rxd_reg2(34),
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_1_240,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_synchronise_rxd_reg3(34)
    );
  BU2_U0_G_RX_rxgen_synchronise_rxd_reg3_33 : FDC
    port map (
      D => BU2_U0_G_RX_rxgen_synchronise_rxd_reg2(33),
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_1_240,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_synchronise_rxd_reg3(33)
    );
  BU2_U0_G_RX_rxgen_synchronise_rxd_reg3_32 : FDC
    port map (
      D => BU2_U0_G_RX_rxgen_synchronise_rxd_reg2(32),
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_1_240,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_synchronise_rxd_reg3(32)
    );
  BU2_U0_G_RX_rxgen_synchronise_rxc_reg2_7 : FDP
    port map (
      D => BU2_U0_G_RX_rxgen_synchronise_rxc_reg1(7),
      PRE => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_1_240,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_synchronise_rxc_reg2(7)
    );
  BU2_U0_G_RX_rxgen_synchronise_rxc_reg2_6 : FDP
    port map (
      D => BU2_U0_G_RX_rxgen_synchronise_rxc_reg1(6),
      PRE => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_1_240,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_synchronise_rxc_reg2(6)
    );
  BU2_U0_G_RX_rxgen_synchronise_rxc_reg2_5 : FDP
    port map (
      D => BU2_U0_G_RX_rxgen_synchronise_rxc_reg1(5),
      PRE => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_1_240,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_synchronise_rxc_reg2(5)
    );
  BU2_U0_G_RX_rxgen_synchronise_rxc_reg2_4 : FDP
    port map (
      D => BU2_U0_G_RX_rxgen_synchronise_rxc_reg1(4),
      PRE => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_1_240,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_synchronise_rxc_reg2(4)
    );
  BU2_U0_G_RX_rxgen_synchronise_rxc_reg2_3 : FDP
    port map (
      D => BU2_U0_G_RX_rxgen_synchronise_rxc_reg1(3),
      PRE => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_1_240,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_synchronise_rxc_reg2(3)
    );
  BU2_U0_G_RX_rxgen_synchronise_rxc_reg2_2 : FDP
    port map (
      D => BU2_U0_G_RX_rxgen_synchronise_rxc_reg1(2),
      PRE => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_1_240,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_synchronise_rxc_reg2(2)
    );
  BU2_U0_G_RX_rxgen_synchronise_rxc_reg2_1 : FDP
    port map (
      D => BU2_U0_G_RX_rxgen_synchronise_rxc_reg1(1),
      PRE => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_1_240,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_synchronise_rxc_reg2(1)
    );
  BU2_U0_G_RX_rxgen_synchronise_rxc_reg2_0 : FDP
    port map (
      D => BU2_U0_G_RX_rxgen_synchronise_rxc_reg1(0),
      PRE => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_1_240,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_synchronise_rxc_reg2(0)
    );
  BU2_U0_G_RX_rxgen_synchronise_rxd_reg2_63 : FDC
    port map (
      D => BU2_U0_G_RX_rxgen_synchronise_rxd_reg1(63),
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_1_240,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_synchronise_rxd_reg2(63)
    );
  BU2_U0_G_RX_rxgen_synchronise_rxd_reg2_62 : FDC
    port map (
      D => BU2_U0_G_RX_rxgen_synchronise_rxd_reg1(62),
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_1_240,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_synchronise_rxd_reg2(62)
    );
  BU2_U0_G_RX_rxgen_synchronise_rxd_reg2_61 : FDC
    port map (
      D => BU2_U0_G_RX_rxgen_synchronise_rxd_reg1(61),
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_1_240,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_synchronise_rxd_reg2(61)
    );
  BU2_U0_G_RX_rxgen_synchronise_rxd_reg2_60 : FDC
    port map (
      D => BU2_U0_G_RX_rxgen_synchronise_rxd_reg1(60),
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_1_240,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_synchronise_rxd_reg2(60)
    );
  BU2_U0_G_RX_rxgen_synchronise_rxd_reg2_59 : FDC
    port map (
      D => BU2_U0_G_RX_rxgen_synchronise_rxd_reg1(59),
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_1_240,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_synchronise_rxd_reg2(59)
    );
  BU2_U0_G_RX_rxgen_synchronise_rxd_reg2_58 : FDC
    port map (
      D => BU2_U0_G_RX_rxgen_synchronise_rxd_reg1(58),
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_1_240,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_synchronise_rxd_reg2(58)
    );
  BU2_U0_G_RX_rxgen_synchronise_rxd_reg2_57 : FDC
    port map (
      D => BU2_U0_G_RX_rxgen_synchronise_rxd_reg1(57),
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_1_240,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_synchronise_rxd_reg2(57)
    );
  BU2_U0_G_RX_rxgen_synchronise_rxd_reg2_56 : FDC
    port map (
      D => BU2_U0_G_RX_rxgen_synchronise_rxd_reg1(56),
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_1_240,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_synchronise_rxd_reg2(56)
    );
  BU2_U0_G_RX_rxgen_synchronise_rxd_reg2_55 : FDC
    port map (
      D => BU2_U0_G_RX_rxgen_synchronise_rxd_reg1(55),
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_1_240,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_synchronise_rxd_reg2(55)
    );
  BU2_U0_G_RX_rxgen_synchronise_rxd_reg2_54 : FDC
    port map (
      D => BU2_U0_G_RX_rxgen_synchronise_rxd_reg1(54),
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_1_240,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_synchronise_rxd_reg2(54)
    );
  BU2_U0_G_RX_rxgen_synchronise_rxd_reg2_53 : FDC
    port map (
      D => BU2_U0_G_RX_rxgen_synchronise_rxd_reg1(53),
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_1_240,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_synchronise_rxd_reg2(53)
    );
  BU2_U0_G_RX_rxgen_synchronise_rxd_reg2_52 : FDC
    port map (
      D => BU2_U0_G_RX_rxgen_synchronise_rxd_reg1(52),
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_1_240,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_synchronise_rxd_reg2(52)
    );
  BU2_U0_G_RX_rxgen_synchronise_rxd_reg2_51 : FDC
    port map (
      D => BU2_U0_G_RX_rxgen_synchronise_rxd_reg1(51),
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_1_240,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_synchronise_rxd_reg2(51)
    );
  BU2_U0_G_RX_rxgen_synchronise_rxd_reg2_50 : FDC
    port map (
      D => BU2_U0_G_RX_rxgen_synchronise_rxd_reg1(50),
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_1_240,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_synchronise_rxd_reg2(50)
    );
  BU2_U0_G_RX_rxgen_synchronise_rxd_reg2_49 : FDC
    port map (
      D => BU2_U0_G_RX_rxgen_synchronise_rxd_reg1(49),
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_1_240,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_synchronise_rxd_reg2(49)
    );
  BU2_U0_G_RX_rxgen_synchronise_rxd_reg2_48 : FDC
    port map (
      D => BU2_U0_G_RX_rxgen_synchronise_rxd_reg1(48),
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_1_240,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_synchronise_rxd_reg2(48)
    );
  BU2_U0_G_RX_rxgen_synchronise_rxd_reg2_47 : FDC
    port map (
      D => BU2_U0_G_RX_rxgen_synchronise_rxd_reg1(47),
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_1_240,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_synchronise_rxd_reg2(47)
    );
  BU2_U0_G_RX_rxgen_synchronise_rxd_reg2_46 : FDC
    port map (
      D => BU2_U0_G_RX_rxgen_synchronise_rxd_reg1(46),
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_1_240,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_synchronise_rxd_reg2(46)
    );
  BU2_U0_G_RX_rxgen_synchronise_rxd_reg2_45 : FDC
    port map (
      D => BU2_U0_G_RX_rxgen_synchronise_rxd_reg1(45),
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_1_240,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_synchronise_rxd_reg2(45)
    );
  BU2_U0_G_RX_rxgen_synchronise_rxd_reg2_44 : FDC
    port map (
      D => BU2_U0_G_RX_rxgen_synchronise_rxd_reg1(44),
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_1_240,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_synchronise_rxd_reg2(44)
    );
  BU2_U0_G_RX_rxgen_synchronise_rxd_reg2_43 : FDC
    port map (
      D => BU2_U0_G_RX_rxgen_synchronise_rxd_reg1(43),
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_1_240,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_synchronise_rxd_reg2(43)
    );
  BU2_U0_G_RX_rxgen_synchronise_rxd_reg2_42 : FDC
    port map (
      D => BU2_U0_G_RX_rxgen_synchronise_rxd_reg1(42),
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_1_240,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_synchronise_rxd_reg2(42)
    );
  BU2_U0_G_RX_rxgen_synchronise_rxd_reg2_41 : FDC
    port map (
      D => BU2_U0_G_RX_rxgen_synchronise_rxd_reg1(41),
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_1_240,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_synchronise_rxd_reg2(41)
    );
  BU2_U0_G_RX_rxgen_synchronise_rxd_reg2_40 : FDC
    port map (
      D => BU2_U0_G_RX_rxgen_synchronise_rxd_reg1(40),
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_1_240,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_synchronise_rxd_reg2(40)
    );
  BU2_U0_G_RX_rxgen_synchronise_rxd_reg2_39 : FDC
    port map (
      D => BU2_U0_G_RX_rxgen_synchronise_rxd_reg1(39),
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_1_240,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_synchronise_rxd_reg2(39)
    );
  BU2_U0_G_RX_rxgen_synchronise_rxd_reg2_38 : FDC
    port map (
      D => BU2_U0_G_RX_rxgen_synchronise_rxd_reg1(38),
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_1_240,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_synchronise_rxd_reg2(38)
    );
  BU2_U0_G_RX_rxgen_synchronise_rxd_reg2_37 : FDC
    port map (
      D => BU2_U0_G_RX_rxgen_synchronise_rxd_reg1(37),
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_1_240,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_synchronise_rxd_reg2(37)
    );
  BU2_U0_G_RX_rxgen_synchronise_rxd_reg2_36 : FDC
    port map (
      D => BU2_U0_G_RX_rxgen_synchronise_rxd_reg1(36),
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_1_240,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_synchronise_rxd_reg2(36)
    );
  BU2_U0_G_RX_rxgen_synchronise_rxd_reg2_35 : FDC
    port map (
      D => BU2_U0_G_RX_rxgen_synchronise_rxd_reg1(35),
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_1_240,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_synchronise_rxd_reg2(35)
    );
  BU2_U0_G_RX_rxgen_synchronise_rxd_reg2_34 : FDC
    port map (
      D => BU2_U0_G_RX_rxgen_synchronise_rxd_reg1(34),
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_1_240,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_synchronise_rxd_reg2(34)
    );
  BU2_U0_G_RX_rxgen_synchronise_rxd_reg2_33 : FDC
    port map (
      D => BU2_U0_G_RX_rxgen_synchronise_rxd_reg1(33),
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_1_240,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_synchronise_rxd_reg2(33)
    );
  BU2_U0_G_RX_rxgen_synchronise_rxd_reg2_32 : FDC
    port map (
      D => BU2_U0_G_RX_rxgen_synchronise_rxd_reg1(32),
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_1_240,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_synchronise_rxd_reg2(32)
    );
  BU2_U0_G_RX_rxgen_synchronise_rxd_reg2_31 : FDC
    port map (
      D => BU2_U0_G_RX_rxgen_synchronise_rxd_reg1(31),
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_1_240,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_synchronise_rxd_reg2(31)
    );
  BU2_U0_G_RX_rxgen_synchronise_rxd_reg2_30 : FDC
    port map (
      D => BU2_U0_G_RX_rxgen_synchronise_rxd_reg1(30),
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_1_240,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_synchronise_rxd_reg2(30)
    );
  BU2_U0_G_RX_rxgen_synchronise_rxd_reg2_29 : FDC
    port map (
      D => BU2_U0_G_RX_rxgen_synchronise_rxd_reg1(29),
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_1_240,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_synchronise_rxd_reg2(29)
    );
  BU2_U0_G_RX_rxgen_synchronise_rxd_reg2_28 : FDC
    port map (
      D => BU2_U0_G_RX_rxgen_synchronise_rxd_reg1(28),
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_1_240,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_synchronise_rxd_reg2(28)
    );
  BU2_U0_G_RX_rxgen_synchronise_rxd_reg2_27 : FDC
    port map (
      D => BU2_U0_G_RX_rxgen_synchronise_rxd_reg1(27),
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_1_240,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_synchronise_rxd_reg2(27)
    );
  BU2_U0_G_RX_rxgen_synchronise_rxd_reg2_26 : FDC
    port map (
      D => BU2_U0_G_RX_rxgen_synchronise_rxd_reg1(26),
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_1_240,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_synchronise_rxd_reg2(26)
    );
  BU2_U0_G_RX_rxgen_synchronise_rxd_reg2_25 : FDC
    port map (
      D => BU2_U0_G_RX_rxgen_synchronise_rxd_reg1(25),
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_1_240,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_synchronise_rxd_reg2(25)
    );
  BU2_U0_G_RX_rxgen_synchronise_rxd_reg2_24 : FDC
    port map (
      D => BU2_U0_G_RX_rxgen_synchronise_rxd_reg1(24),
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_1_240,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_synchronise_rxd_reg2(24)
    );
  BU2_U0_G_RX_rxgen_synchronise_rxd_reg2_23 : FDC
    port map (
      D => BU2_U0_G_RX_rxgen_synchronise_rxd_reg1(23),
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_1_240,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_synchronise_rxd_reg2(23)
    );
  BU2_U0_G_RX_rxgen_synchronise_rxd_reg2_22 : FDC
    port map (
      D => BU2_U0_G_RX_rxgen_synchronise_rxd_reg1(22),
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_1_240,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_synchronise_rxd_reg2(22)
    );
  BU2_U0_G_RX_rxgen_synchronise_rxd_reg2_21 : FDC
    port map (
      D => BU2_U0_G_RX_rxgen_synchronise_rxd_reg1(21),
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_1_240,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_synchronise_rxd_reg2(21)
    );
  BU2_U0_G_RX_rxgen_synchronise_rxd_reg2_20 : FDC
    port map (
      D => BU2_U0_G_RX_rxgen_synchronise_rxd_reg1(20),
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_1_240,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_synchronise_rxd_reg2(20)
    );
  BU2_U0_G_RX_rxgen_synchronise_rxd_reg2_19 : FDC
    port map (
      D => BU2_U0_G_RX_rxgen_synchronise_rxd_reg1(19),
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_1_240,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_synchronise_rxd_reg2(19)
    );
  BU2_U0_G_RX_rxgen_synchronise_rxd_reg2_18 : FDC
    port map (
      D => BU2_U0_G_RX_rxgen_synchronise_rxd_reg1(18),
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_1_240,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_synchronise_rxd_reg2(18)
    );
  BU2_U0_G_RX_rxgen_synchronise_rxd_reg2_17 : FDC
    port map (
      D => BU2_U0_G_RX_rxgen_synchronise_rxd_reg1(17),
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_1_240,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_synchronise_rxd_reg2(17)
    );
  BU2_U0_G_RX_rxgen_synchronise_rxd_reg2_16 : FDC
    port map (
      D => BU2_U0_G_RX_rxgen_synchronise_rxd_reg1(16),
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_1_240,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_synchronise_rxd_reg2(16)
    );
  BU2_U0_G_RX_rxgen_synchronise_rxd_reg2_15 : FDC
    port map (
      D => BU2_U0_G_RX_rxgen_synchronise_rxd_reg1(15),
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_1_240,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_synchronise_rxd_reg2(15)
    );
  BU2_U0_G_RX_rxgen_synchronise_rxd_reg2_14 : FDC
    port map (
      D => BU2_U0_G_RX_rxgen_synchronise_rxd_reg1(14),
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_1_240,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_synchronise_rxd_reg2(14)
    );
  BU2_U0_G_RX_rxgen_synchronise_rxd_reg2_13 : FDC
    port map (
      D => BU2_U0_G_RX_rxgen_synchronise_rxd_reg1(13),
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_1_240,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_synchronise_rxd_reg2(13)
    );
  BU2_U0_G_RX_rxgen_synchronise_rxd_reg2_12 : FDC
    port map (
      D => BU2_U0_G_RX_rxgen_synchronise_rxd_reg1(12),
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_1_240,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_synchronise_rxd_reg2(12)
    );
  BU2_U0_G_RX_rxgen_synchronise_rxd_reg2_11 : FDC
    port map (
      D => BU2_U0_G_RX_rxgen_synchronise_rxd_reg1(11),
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_1_240,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_synchronise_rxd_reg2(11)
    );
  BU2_U0_G_RX_rxgen_synchronise_rxd_reg2_10 : FDC
    port map (
      D => BU2_U0_G_RX_rxgen_synchronise_rxd_reg1(10),
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_1_240,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_synchronise_rxd_reg2(10)
    );
  BU2_U0_G_RX_rxgen_synchronise_rxd_reg2_9 : FDC
    port map (
      D => BU2_U0_G_RX_rxgen_synchronise_rxd_reg1(9),
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_1_240,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_synchronise_rxd_reg2(9)
    );
  BU2_U0_G_RX_rxgen_synchronise_rxd_reg2_8 : FDC
    port map (
      D => BU2_U0_G_RX_rxgen_synchronise_rxd_reg1(8),
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_1_240,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_synchronise_rxd_reg2(8)
    );
  BU2_U0_G_RX_rxgen_synchronise_rxd_reg2_7 : FDC
    port map (
      D => BU2_U0_G_RX_rxgen_synchronise_rxd_reg1(7),
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_1_240,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_synchronise_rxd_reg2(7)
    );
  BU2_U0_G_RX_rxgen_synchronise_rxd_reg2_6 : FDC
    port map (
      D => BU2_U0_G_RX_rxgen_synchronise_rxd_reg1(6),
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_1_240,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_synchronise_rxd_reg2(6)
    );
  BU2_U0_G_RX_rxgen_synchronise_rxd_reg2_5 : FDC
    port map (
      D => BU2_U0_G_RX_rxgen_synchronise_rxd_reg1(5),
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_1_240,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_synchronise_rxd_reg2(5)
    );
  BU2_U0_G_RX_rxgen_synchronise_rxd_reg2_4 : FDC
    port map (
      D => BU2_U0_G_RX_rxgen_synchronise_rxd_reg1(4),
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_1_240,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_synchronise_rxd_reg2(4)
    );
  BU2_U0_G_RX_rxgen_synchronise_rxd_reg2_3 : FDC
    port map (
      D => BU2_U0_G_RX_rxgen_synchronise_rxd_reg1(3),
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_1_240,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_synchronise_rxd_reg2(3)
    );
  BU2_U0_G_RX_rxgen_synchronise_rxd_reg2_2 : FDC
    port map (
      D => BU2_U0_G_RX_rxgen_synchronise_rxd_reg1(2),
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_1_240,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_synchronise_rxd_reg2(2)
    );
  BU2_U0_G_RX_rxgen_synchronise_rxd_reg2_1 : FDC
    port map (
      D => BU2_U0_G_RX_rxgen_synchronise_rxd_reg1(1),
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_1_240,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_synchronise_rxd_reg2(1)
    );
  BU2_U0_G_RX_rxgen_synchronise_rxd_reg2_0 : FDC
    port map (
      D => BU2_U0_G_RX_rxgen_synchronise_rxd_reg1(0),
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_1_240,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_synchronise_rxd_reg2(0)
    );
  BU2_U0_G_RX_rxgen_synchronise_start_code_found : FDC
    port map (
      D => BU2_U0_G_RX_rxgen_synchronise_start_found_214,
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_1_240,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_synchronise_start_code_found_239
    );
  BU2_U0_G_RX_rxgen_synchronise_rxc_reg1_7 : FDP
    port map (
      D => xgmii_rxc_396(7),
      PRE => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_1_240,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_synchronise_rxc_reg1(7)
    );
  BU2_U0_G_RX_rxgen_synchronise_rxc_reg1_6 : FDP
    port map (
      D => xgmii_rxc_396(6),
      PRE => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_1_240,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_synchronise_rxc_reg1(6)
    );
  BU2_U0_G_RX_rxgen_synchronise_rxc_reg1_5 : FDP
    port map (
      D => xgmii_rxc_396(5),
      PRE => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_1_240,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_synchronise_rxc_reg1(5)
    );
  BU2_U0_G_RX_rxgen_synchronise_rxc_reg1_4 : FDP
    port map (
      D => xgmii_rxc_396(4),
      PRE => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_1_240,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_synchronise_rxc_reg1(4)
    );
  BU2_U0_G_RX_rxgen_synchronise_rxc_reg1_3 : FDP
    port map (
      D => xgmii_rxc_396(3),
      PRE => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_1_240,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_synchronise_rxc_reg1(3)
    );
  BU2_U0_G_RX_rxgen_synchronise_rxc_reg1_2 : FDP
    port map (
      D => xgmii_rxc_396(2),
      PRE => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_1_240,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_synchronise_rxc_reg1(2)
    );
  BU2_U0_G_RX_rxgen_synchronise_rxc_reg1_1 : FDP
    port map (
      D => xgmii_rxc_396(1),
      PRE => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_1_240,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_synchronise_rxc_reg1(1)
    );
  BU2_U0_G_RX_rxgen_synchronise_rxc_reg1_0 : FDP
    port map (
      D => xgmii_rxc_396(0),
      PRE => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_1_240,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_synchronise_rxc_reg1(0)
    );
  BU2_U0_G_RX_rxgen_synchronise_start_found : FDC
    port map (
      D => BU2_U0_G_RX_rxgen_synchronise_or0002,
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_1_240,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_synchronise_start_found_214
    );
  BU2_U0_G_RX_rxgen_synchronise_rxd_out_63 : FDC
    port map (
      D => BU2_U0_G_RX_rxgen_synchronise_mux0018(63),
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_1_240,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_synchronise_rxd_out(63)
    );
  BU2_U0_G_RX_rxgen_synchronise_rxd_out_62 : FDC
    port map (
      D => BU2_U0_G_RX_rxgen_synchronise_mux0018(62),
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_1_240,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_synchronise_rxd_out(62)
    );
  BU2_U0_G_RX_rxgen_synchronise_rxd_out_61 : FDC
    port map (
      D => BU2_U0_G_RX_rxgen_synchronise_mux0018(61),
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_1_240,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_synchronise_rxd_out(61)
    );
  BU2_U0_G_RX_rxgen_synchronise_rxd_out_60 : FDC
    port map (
      D => BU2_U0_G_RX_rxgen_synchronise_mux0018(60),
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_1_240,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_synchronise_rxd_out(60)
    );
  BU2_U0_G_RX_rxgen_synchronise_rxd_out_59 : FDC
    port map (
      D => BU2_U0_G_RX_rxgen_synchronise_mux0018(59),
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_1_240,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_synchronise_rxd_out(59)
    );
  BU2_U0_G_RX_rxgen_synchronise_rxd_out_58 : FDC
    port map (
      D => BU2_U0_G_RX_rxgen_synchronise_mux0018(58),
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_1_240,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_synchronise_rxd_out(58)
    );
  BU2_U0_G_RX_rxgen_synchronise_rxd_out_57 : FDC
    port map (
      D => BU2_U0_G_RX_rxgen_synchronise_mux0018(57),
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_1_240,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_synchronise_rxd_out(57)
    );
  BU2_U0_G_RX_rxgen_synchronise_rxd_out_56 : FDC
    port map (
      D => BU2_U0_G_RX_rxgen_synchronise_mux0018(56),
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_1_240,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_synchronise_rxd_out(56)
    );
  BU2_U0_G_RX_rxgen_synchronise_rxd_out_55 : FDC
    port map (
      D => BU2_U0_G_RX_rxgen_synchronise_mux0018(55),
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_1_240,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_synchronise_rxd_out(55)
    );
  BU2_U0_G_RX_rxgen_synchronise_rxd_out_54 : FDC
    port map (
      D => BU2_U0_G_RX_rxgen_synchronise_mux0018(54),
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_1_240,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_synchronise_rxd_out(54)
    );
  BU2_U0_G_RX_rxgen_synchronise_rxd_out_53 : FDC
    port map (
      D => BU2_U0_G_RX_rxgen_synchronise_mux0018(53),
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_1_240,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_synchronise_rxd_out(53)
    );
  BU2_U0_G_RX_rxgen_synchronise_rxd_out_52 : FDC
    port map (
      D => BU2_U0_G_RX_rxgen_synchronise_mux0018(52),
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_1_240,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_synchronise_rxd_out(52)
    );
  BU2_U0_G_RX_rxgen_synchronise_rxd_out_51 : FDC
    port map (
      D => BU2_U0_G_RX_rxgen_synchronise_mux0018(51),
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_1_240,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_synchronise_rxd_out(51)
    );
  BU2_U0_G_RX_rxgen_synchronise_rxd_out_50 : FDC
    port map (
      D => BU2_U0_G_RX_rxgen_synchronise_mux0018(50),
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_1_240,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_synchronise_rxd_out(50)
    );
  BU2_U0_G_RX_rxgen_synchronise_rxd_out_49 : FDC
    port map (
      D => BU2_U0_G_RX_rxgen_synchronise_mux0018(49),
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_1_240,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_synchronise_rxd_out(49)
    );
  BU2_U0_G_RX_rxgen_synchronise_rxd_out_48 : FDC
    port map (
      D => BU2_U0_G_RX_rxgen_synchronise_mux0018(48),
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_1_240,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_synchronise_rxd_out(48)
    );
  BU2_U0_G_RX_rxgen_synchronise_rxd_out_47 : FDC
    port map (
      D => BU2_U0_G_RX_rxgen_synchronise_mux0018(47),
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_1_240,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_synchronise_rxd_out(47)
    );
  BU2_U0_G_RX_rxgen_synchronise_rxd_out_46 : FDC
    port map (
      D => BU2_U0_G_RX_rxgen_synchronise_mux0018(46),
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_1_240,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_synchronise_rxd_out(46)
    );
  BU2_U0_G_RX_rxgen_synchronise_rxd_out_45 : FDC
    port map (
      D => BU2_U0_G_RX_rxgen_synchronise_mux0018(45),
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_1_240,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_synchronise_rxd_out(45)
    );
  BU2_U0_G_RX_rxgen_synchronise_rxd_out_44 : FDC
    port map (
      D => BU2_U0_G_RX_rxgen_synchronise_mux0018(44),
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_1_240,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_synchronise_rxd_out(44)
    );
  BU2_U0_G_RX_rxgen_synchronise_rxd_out_43 : FDC
    port map (
      D => BU2_U0_G_RX_rxgen_synchronise_mux0018(43),
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_1_240,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_synchronise_rxd_out(43)
    );
  BU2_U0_G_RX_rxgen_synchronise_rxd_out_42 : FDC
    port map (
      D => BU2_U0_G_RX_rxgen_synchronise_mux0018(42),
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_1_240,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_synchronise_rxd_out(42)
    );
  BU2_U0_G_RX_rxgen_synchronise_rxd_out_41 : FDC
    port map (
      D => BU2_U0_G_RX_rxgen_synchronise_mux0018(41),
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_1_240,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_synchronise_rxd_out(41)
    );
  BU2_U0_G_RX_rxgen_synchronise_rxd_out_40 : FDC
    port map (
      D => BU2_U0_G_RX_rxgen_synchronise_mux0018(40),
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_1_240,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_synchronise_rxd_out(40)
    );
  BU2_U0_G_RX_rxgen_synchronise_rxd_out_39 : FDC
    port map (
      D => BU2_U0_G_RX_rxgen_synchronise_mux0018(39),
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_1_240,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_synchronise_rxd_out(39)
    );
  BU2_U0_G_RX_rxgen_synchronise_rxd_out_38 : FDC
    port map (
      D => BU2_U0_G_RX_rxgen_synchronise_mux0018(38),
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_1_240,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_synchronise_rxd_out(38)
    );
  BU2_U0_G_RX_rxgen_synchronise_rxd_out_37 : FDC
    port map (
      D => BU2_U0_G_RX_rxgen_synchronise_mux0018(37),
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_1_240,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_synchronise_rxd_out(37)
    );
  BU2_U0_G_RX_rxgen_synchronise_rxd_out_36 : FDC
    port map (
      D => BU2_U0_G_RX_rxgen_synchronise_mux0018(36),
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_1_240,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_synchronise_rxd_out(36)
    );
  BU2_U0_G_RX_rxgen_synchronise_rxd_out_35 : FDC
    port map (
      D => BU2_U0_G_RX_rxgen_synchronise_mux0018(35),
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_1_240,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_synchronise_rxd_out(35)
    );
  BU2_U0_G_RX_rxgen_synchronise_rxd_out_34 : FDC
    port map (
      D => BU2_U0_G_RX_rxgen_synchronise_mux0018(34),
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_1_240,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_synchronise_rxd_out(34)
    );
  BU2_U0_G_RX_rxgen_synchronise_rxd_out_33 : FDC
    port map (
      D => BU2_U0_G_RX_rxgen_synchronise_mux0018(33),
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_1_240,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_synchronise_rxd_out(33)
    );
  BU2_U0_G_RX_rxgen_synchronise_rxd_out_32 : FDC
    port map (
      D => BU2_U0_G_RX_rxgen_synchronise_mux0018(32),
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_1_240,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_synchronise_rxd_out(32)
    );
  BU2_U0_G_RX_rxgen_synchronise_rxd_out_31 : FDC
    port map (
      D => BU2_U0_G_RX_rxgen_synchronise_mux0018(31),
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_1_240,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_synchronise_rxd_out(31)
    );
  BU2_U0_G_RX_rxgen_synchronise_rxd_out_30 : FDC
    port map (
      D => BU2_U0_G_RX_rxgen_synchronise_mux0018(30),
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_1_240,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_synchronise_rxd_out(30)
    );
  BU2_U0_G_RX_rxgen_synchronise_rxd_out_29 : FDC
    port map (
      D => BU2_U0_G_RX_rxgen_synchronise_mux0018(29),
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_1_240,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_synchronise_rxd_out(29)
    );
  BU2_U0_G_RX_rxgen_synchronise_rxd_out_28 : FDC
    port map (
      D => BU2_U0_G_RX_rxgen_synchronise_mux0018(28),
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_1_240,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_synchronise_rxd_out(28)
    );
  BU2_U0_G_RX_rxgen_synchronise_rxd_out_27 : FDC
    port map (
      D => BU2_U0_G_RX_rxgen_synchronise_mux0018(27),
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_1_240,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_synchronise_rxd_out(27)
    );
  BU2_U0_G_RX_rxgen_synchronise_rxd_out_26 : FDC
    port map (
      D => BU2_U0_G_RX_rxgen_synchronise_mux0018(26),
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_1_240,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_synchronise_rxd_out(26)
    );
  BU2_U0_G_RX_rxgen_synchronise_rxd_out_25 : FDC
    port map (
      D => BU2_U0_G_RX_rxgen_synchronise_mux0018(25),
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_1_240,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_synchronise_rxd_out(25)
    );
  BU2_U0_G_RX_rxgen_synchronise_rxd_out_24 : FDC
    port map (
      D => BU2_U0_G_RX_rxgen_synchronise_mux0018(24),
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_1_240,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_synchronise_rxd_out(24)
    );
  BU2_U0_G_RX_rxgen_synchronise_rxd_out_23 : FDC
    port map (
      D => BU2_U0_G_RX_rxgen_synchronise_mux0018(23),
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_1_240,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_synchronise_rxd_out(23)
    );
  BU2_U0_G_RX_rxgen_synchronise_rxd_out_22 : FDC
    port map (
      D => BU2_U0_G_RX_rxgen_synchronise_mux0018(22),
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_1_240,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_synchronise_rxd_out(22)
    );
  BU2_U0_G_RX_rxgen_synchronise_rxd_out_21 : FDC
    port map (
      D => BU2_U0_G_RX_rxgen_synchronise_mux0018(21),
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_1_240,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_synchronise_rxd_out(21)
    );
  BU2_U0_G_RX_rxgen_synchronise_rxd_out_20 : FDC
    port map (
      D => BU2_U0_G_RX_rxgen_synchronise_mux0018(20),
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_1_240,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_synchronise_rxd_out(20)
    );
  BU2_U0_G_RX_rxgen_synchronise_rxd_out_19 : FDC
    port map (
      D => BU2_U0_G_RX_rxgen_synchronise_mux0018(19),
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_1_240,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_synchronise_rxd_out(19)
    );
  BU2_U0_G_RX_rxgen_synchronise_rxd_out_18 : FDC
    port map (
      D => BU2_U0_G_RX_rxgen_synchronise_mux0018(18),
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_1_240,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_synchronise_rxd_out(18)
    );
  BU2_U0_G_RX_rxgen_synchronise_rxd_out_17 : FDC
    port map (
      D => BU2_U0_G_RX_rxgen_synchronise_mux0018(17),
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_1_240,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_synchronise_rxd_out(17)
    );
  BU2_U0_G_RX_rxgen_synchronise_rxd_out_16 : FDC
    port map (
      D => BU2_U0_G_RX_rxgen_synchronise_mux0018(16),
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_1_240,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_synchronise_rxd_out(16)
    );
  BU2_U0_G_RX_rxgen_synchronise_rxd_out_15 : FDC
    port map (
      D => BU2_U0_G_RX_rxgen_synchronise_mux0018(15),
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_1_240,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_synchronise_rxd_out(15)
    );
  BU2_U0_G_RX_rxgen_synchronise_rxd_out_14 : FDC
    port map (
      D => BU2_U0_G_RX_rxgen_synchronise_mux0018(14),
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_1_240,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_synchronise_rxd_out(14)
    );
  BU2_U0_G_RX_rxgen_synchronise_rxd_out_13 : FDC
    port map (
      D => BU2_U0_G_RX_rxgen_synchronise_mux0018(13),
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_1_240,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_synchronise_rxd_out(13)
    );
  BU2_U0_G_RX_rxgen_synchronise_rxd_out_12 : FDC
    port map (
      D => BU2_U0_G_RX_rxgen_synchronise_mux0018(12),
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_1_240,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_synchronise_rxd_out(12)
    );
  BU2_U0_G_RX_rxgen_synchronise_rxd_out_11 : FDC
    port map (
      D => BU2_U0_G_RX_rxgen_synchronise_mux0018(11),
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_1_240,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_synchronise_rxd_out(11)
    );
  BU2_U0_G_RX_rxgen_synchronise_rxd_out_10 : FDC
    port map (
      D => BU2_U0_G_RX_rxgen_synchronise_mux0018(10),
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_1_240,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_synchronise_rxd_out(10)
    );
  BU2_U0_G_RX_rxgen_synchronise_rxd_out_9 : FDC
    port map (
      D => BU2_U0_G_RX_rxgen_synchronise_mux0018(9),
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_1_240,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_synchronise_rxd_out(9)
    );
  BU2_U0_G_RX_rxgen_synchronise_rxd_out_8 : FDC
    port map (
      D => BU2_U0_G_RX_rxgen_synchronise_mux0018(8),
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_1_240,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_synchronise_rxd_out(8)
    );
  BU2_U0_G_RX_rxgen_synchronise_rxd_out_7 : FDC
    port map (
      D => BU2_U0_G_RX_rxgen_synchronise_mux0018(7),
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_1_240,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_synchronise_rxd_out(7)
    );
  BU2_U0_G_RX_rxgen_synchronise_rxd_out_6 : FDC
    port map (
      D => BU2_U0_G_RX_rxgen_synchronise_mux0018(6),
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_1_240,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_synchronise_rxd_out(6)
    );
  BU2_U0_G_RX_rxgen_synchronise_rxd_out_5 : FDC
    port map (
      D => BU2_U0_G_RX_rxgen_synchronise_mux0018(5),
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_1_240,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_synchronise_rxd_out(5)
    );
  BU2_U0_G_RX_rxgen_synchronise_rxd_out_4 : FDC
    port map (
      D => BU2_U0_G_RX_rxgen_synchronise_mux0018(4),
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_1_240,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_synchronise_rxd_out(4)
    );
  BU2_U0_G_RX_rxgen_synchronise_rxd_out_3 : FDC
    port map (
      D => BU2_U0_G_RX_rxgen_synchronise_mux0018(3),
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_1_240,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_synchronise_rxd_out(3)
    );
  BU2_U0_G_RX_rxgen_synchronise_rxd_out_2 : FDC
    port map (
      D => BU2_U0_G_RX_rxgen_synchronise_mux0018(2),
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_1_240,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_synchronise_rxd_out(2)
    );
  BU2_U0_G_RX_rxgen_synchronise_rxd_out_1 : FDC
    port map (
      D => BU2_U0_G_RX_rxgen_synchronise_mux0018(1),
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_1_240,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_synchronise_rxd_out(1)
    );
  BU2_U0_G_RX_rxgen_synchronise_rxd_out_0 : FDC
    port map (
      D => BU2_U0_G_RX_rxgen_synchronise_mux0018(0),
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_1_240,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_synchronise_rxd_out(0)
    );
  BU2_U0_G_RX_rxgen_synchronise_mux_control : FDCE
    port map (
      D => BU2_U0_G_RX_rxgen_synchronise_mux0017,
      CE => BU2_U0_G_RX_rxgen_synchronise_not0002,
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_1_240,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_synchronise_mux_control_215
    );
  BU2_U0_G_RX_rxgen_synchronise_rxc_out_7 : FDP
    port map (
      D => BU2_U0_G_RX_rxgen_synchronise_mux0016(7),
      PRE => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_1_240,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_synchronise_rxc_out(7)
    );
  BU2_U0_G_RX_rxgen_synchronise_rxc_out_6 : FDP
    port map (
      D => BU2_U0_G_RX_rxgen_synchronise_mux0016(6),
      PRE => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_1_240,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_synchronise_rxc_out(6)
    );
  BU2_U0_G_RX_rxgen_synchronise_rxc_out_5 : FDP
    port map (
      D => BU2_U0_G_RX_rxgen_synchronise_mux0016(5),
      PRE => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_1_240,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_synchronise_rxc_out(5)
    );
  BU2_U0_G_RX_rxgen_synchronise_rxc_out_4 : FDP
    port map (
      D => BU2_U0_G_RX_rxgen_synchronise_mux0016(4),
      PRE => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_1_240,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_synchronise_rxc_out(4)
    );
  BU2_U0_G_RX_rxgen_synchronise_rxc_out_3 : FDP
    port map (
      D => BU2_U0_G_RX_rxgen_synchronise_mux0016(3),
      PRE => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_1_240,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_synchronise_rxc_out(3)
    );
  BU2_U0_G_RX_rxgen_synchronise_rxc_out_2 : FDP
    port map (
      D => BU2_U0_G_RX_rxgen_synchronise_mux0016(2),
      PRE => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_1_240,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_synchronise_rxc_out(2)
    );
  BU2_U0_G_RX_rxgen_synchronise_rxc_out_1 : FDP
    port map (
      D => BU2_U0_G_RX_rxgen_synchronise_mux0016(1),
      PRE => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_1_240,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_synchronise_rxc_out(1)
    );
  BU2_U0_G_RX_rxgen_synchronise_rxc_out_0 : FDP
    port map (
      D => BU2_U0_G_RX_rxgen_synchronise_mux0016(0),
      PRE => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_1_240,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_synchronise_rxc_out(0)
    );
  BU2_U0_G_RX_rxgen_synchronise_ifg_lower_ok : FDC
    port map (
      D => BU2_U0_G_RX_rxgen_synchronise_or0001,
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_1_240,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_synchronise_ifg_lower_ok_216
    );
  BU2_U0_G_RX_rxgen_synchronise_start_found_lane4 : FDC
    port map (
      D => BU2_U0_G_RX_rxgen_synchronise_and0000,
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_1_240,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_synchronise_start_found_lane4_217
    );
  BU2_U0_G_RX_rxgen_synchronise_rxd_reg1_63 : FDC
    port map (
      D => xgmii_rxd_395(63),
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_1_240,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_synchronise_rxd_reg1(63)
    );
  BU2_U0_G_RX_rxgen_synchronise_rxd_reg1_62 : FDC
    port map (
      D => xgmii_rxd_395(62),
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_1_240,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_synchronise_rxd_reg1(62)
    );
  BU2_U0_G_RX_rxgen_synchronise_rxd_reg1_61 : FDC
    port map (
      D => xgmii_rxd_395(61),
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_1_240,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_synchronise_rxd_reg1(61)
    );
  BU2_U0_G_RX_rxgen_synchronise_rxd_reg1_60 : FDC
    port map (
      D => xgmii_rxd_395(60),
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_1_240,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_synchronise_rxd_reg1(60)
    );
  BU2_U0_G_RX_rxgen_synchronise_rxd_reg1_59 : FDC
    port map (
      D => xgmii_rxd_395(59),
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_1_240,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_synchronise_rxd_reg1(59)
    );
  BU2_U0_G_RX_rxgen_synchronise_rxd_reg1_58 : FDC
    port map (
      D => xgmii_rxd_395(58),
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_1_240,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_synchronise_rxd_reg1(58)
    );
  BU2_U0_G_RX_rxgen_synchronise_rxd_reg1_57 : FDC
    port map (
      D => xgmii_rxd_395(57),
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_1_240,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_synchronise_rxd_reg1(57)
    );
  BU2_U0_G_RX_rxgen_synchronise_rxd_reg1_56 : FDC
    port map (
      D => xgmii_rxd_395(56),
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_1_240,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_synchronise_rxd_reg1(56)
    );
  BU2_U0_G_RX_rxgen_synchronise_rxd_reg1_55 : FDC
    port map (
      D => xgmii_rxd_395(55),
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_1_240,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_synchronise_rxd_reg1(55)
    );
  BU2_U0_G_RX_rxgen_synchronise_rxd_reg1_54 : FDC
    port map (
      D => xgmii_rxd_395(54),
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_1_240,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_synchronise_rxd_reg1(54)
    );
  BU2_U0_G_RX_rxgen_synchronise_rxd_reg1_53 : FDC
    port map (
      D => xgmii_rxd_395(53),
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_1_240,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_synchronise_rxd_reg1(53)
    );
  BU2_U0_G_RX_rxgen_synchronise_rxd_reg1_52 : FDC
    port map (
      D => xgmii_rxd_395(52),
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_1_240,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_synchronise_rxd_reg1(52)
    );
  BU2_U0_G_RX_rxgen_synchronise_rxd_reg1_51 : FDC
    port map (
      D => xgmii_rxd_395(51),
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_1_240,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_synchronise_rxd_reg1(51)
    );
  BU2_U0_G_RX_rxgen_synchronise_rxd_reg1_50 : FDC
    port map (
      D => xgmii_rxd_395(50),
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_1_240,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_synchronise_rxd_reg1(50)
    );
  BU2_U0_G_RX_rxgen_synchronise_rxd_reg1_49 : FDC
    port map (
      D => xgmii_rxd_395(49),
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_1_240,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_synchronise_rxd_reg1(49)
    );
  BU2_U0_G_RX_rxgen_synchronise_rxd_reg1_48 : FDC
    port map (
      D => xgmii_rxd_395(48),
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_1_240,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_synchronise_rxd_reg1(48)
    );
  BU2_U0_G_RX_rxgen_synchronise_rxd_reg1_47 : FDC
    port map (
      D => xgmii_rxd_395(47),
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_1_240,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_synchronise_rxd_reg1(47)
    );
  BU2_U0_G_RX_rxgen_synchronise_rxd_reg1_46 : FDC
    port map (
      D => xgmii_rxd_395(46),
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_1_240,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_synchronise_rxd_reg1(46)
    );
  BU2_U0_G_RX_rxgen_synchronise_rxd_reg1_45 : FDC
    port map (
      D => xgmii_rxd_395(45),
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_1_240,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_synchronise_rxd_reg1(45)
    );
  BU2_U0_G_RX_rxgen_synchronise_rxd_reg1_44 : FDC
    port map (
      D => xgmii_rxd_395(44),
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_1_240,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_synchronise_rxd_reg1(44)
    );
  BU2_U0_G_RX_rxgen_synchronise_rxd_reg1_43 : FDC
    port map (
      D => xgmii_rxd_395(43),
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_1_240,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_synchronise_rxd_reg1(43)
    );
  BU2_U0_G_RX_rxgen_synchronise_rxd_reg1_42 : FDC
    port map (
      D => xgmii_rxd_395(42),
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_1_240,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_synchronise_rxd_reg1(42)
    );
  BU2_U0_G_RX_rxgen_synchronise_rxd_reg1_41 : FDC
    port map (
      D => xgmii_rxd_395(41),
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_1_240,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_synchronise_rxd_reg1(41)
    );
  BU2_U0_G_RX_rxgen_synchronise_rxd_reg1_40 : FDC
    port map (
      D => xgmii_rxd_395(40),
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_1_240,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_synchronise_rxd_reg1(40)
    );
  BU2_U0_G_RX_rxgen_synchronise_rxd_reg1_39 : FDC
    port map (
      D => xgmii_rxd_395(39),
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_1_240,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_synchronise_rxd_reg1(39)
    );
  BU2_U0_G_RX_rxgen_synchronise_rxd_reg1_38 : FDC
    port map (
      D => xgmii_rxd_395(38),
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_1_240,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_synchronise_rxd_reg1(38)
    );
  BU2_U0_G_RX_rxgen_synchronise_rxd_reg1_37 : FDC
    port map (
      D => xgmii_rxd_395(37),
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_1_240,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_synchronise_rxd_reg1(37)
    );
  BU2_U0_G_RX_rxgen_synchronise_rxd_reg1_36 : FDC
    port map (
      D => xgmii_rxd_395(36),
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_1_240,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_synchronise_rxd_reg1(36)
    );
  BU2_U0_G_RX_rxgen_synchronise_rxd_reg1_35 : FDC
    port map (
      D => xgmii_rxd_395(35),
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_1_240,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_synchronise_rxd_reg1(35)
    );
  BU2_U0_G_RX_rxgen_synchronise_rxd_reg1_34 : FDC
    port map (
      D => xgmii_rxd_395(34),
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_1_240,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_synchronise_rxd_reg1(34)
    );
  BU2_U0_G_RX_rxgen_synchronise_rxd_reg1_33 : FDC
    port map (
      D => xgmii_rxd_395(33),
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_1_240,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_synchronise_rxd_reg1(33)
    );
  BU2_U0_G_RX_rxgen_synchronise_rxd_reg1_32 : FDC
    port map (
      D => xgmii_rxd_395(32),
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_1_240,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_synchronise_rxd_reg1(32)
    );
  BU2_U0_G_RX_rxgen_synchronise_rxd_reg1_31 : FDC
    port map (
      D => xgmii_rxd_395(31),
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_1_240,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_synchronise_rxd_reg1(31)
    );
  BU2_U0_G_RX_rxgen_synchronise_rxd_reg1_30 : FDC
    port map (
      D => xgmii_rxd_395(30),
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_1_240,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_synchronise_rxd_reg1(30)
    );
  BU2_U0_G_RX_rxgen_synchronise_rxd_reg1_29 : FDC
    port map (
      D => xgmii_rxd_395(29),
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_1_240,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_synchronise_rxd_reg1(29)
    );
  BU2_U0_G_RX_rxgen_synchronise_rxd_reg1_28 : FDC
    port map (
      D => xgmii_rxd_395(28),
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_1_240,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_synchronise_rxd_reg1(28)
    );
  BU2_U0_G_RX_rxgen_synchronise_rxd_reg1_27 : FDC
    port map (
      D => xgmii_rxd_395(27),
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_1_240,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_synchronise_rxd_reg1(27)
    );
  BU2_U0_G_RX_rxgen_synchronise_rxd_reg1_26 : FDC
    port map (
      D => xgmii_rxd_395(26),
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_1_240,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_synchronise_rxd_reg1(26)
    );
  BU2_U0_G_RX_rxgen_synchronise_rxd_reg1_25 : FDC
    port map (
      D => xgmii_rxd_395(25),
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_1_240,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_synchronise_rxd_reg1(25)
    );
  BU2_U0_G_RX_rxgen_synchronise_rxd_reg1_24 : FDC
    port map (
      D => xgmii_rxd_395(24),
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_1_240,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_synchronise_rxd_reg1(24)
    );
  BU2_U0_G_RX_rxgen_synchronise_rxd_reg1_23 : FDC
    port map (
      D => xgmii_rxd_395(23),
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_1_240,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_synchronise_rxd_reg1(23)
    );
  BU2_U0_G_RX_rxgen_synchronise_rxd_reg1_22 : FDC
    port map (
      D => xgmii_rxd_395(22),
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_1_240,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_synchronise_rxd_reg1(22)
    );
  BU2_U0_G_RX_rxgen_synchronise_rxd_reg1_21 : FDC
    port map (
      D => xgmii_rxd_395(21),
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_1_240,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_synchronise_rxd_reg1(21)
    );
  BU2_U0_G_RX_rxgen_synchronise_rxd_reg1_20 : FDC
    port map (
      D => xgmii_rxd_395(20),
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_1_240,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_synchronise_rxd_reg1(20)
    );
  BU2_U0_G_RX_rxgen_synchronise_rxd_reg1_19 : FDC
    port map (
      D => xgmii_rxd_395(19),
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_1_240,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_synchronise_rxd_reg1(19)
    );
  BU2_U0_G_RX_rxgen_synchronise_rxd_reg1_18 : FDC
    port map (
      D => xgmii_rxd_395(18),
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_1_240,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_synchronise_rxd_reg1(18)
    );
  BU2_U0_G_RX_rxgen_synchronise_rxd_reg1_17 : FDC
    port map (
      D => xgmii_rxd_395(17),
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_1_240,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_synchronise_rxd_reg1(17)
    );
  BU2_U0_G_RX_rxgen_synchronise_rxd_reg1_16 : FDC
    port map (
      D => xgmii_rxd_395(16),
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_1_240,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_synchronise_rxd_reg1(16)
    );
  BU2_U0_G_RX_rxgen_synchronise_rxd_reg1_15 : FDC
    port map (
      D => xgmii_rxd_395(15),
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_1_240,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_synchronise_rxd_reg1(15)
    );
  BU2_U0_G_RX_rxgen_synchronise_rxd_reg1_14 : FDC
    port map (
      D => xgmii_rxd_395(14),
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_1_240,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_synchronise_rxd_reg1(14)
    );
  BU2_U0_G_RX_rxgen_synchronise_rxd_reg1_13 : FDC
    port map (
      D => xgmii_rxd_395(13),
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_1_240,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_synchronise_rxd_reg1(13)
    );
  BU2_U0_G_RX_rxgen_synchronise_rxd_reg1_12 : FDC
    port map (
      D => xgmii_rxd_395(12),
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_1_240,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_synchronise_rxd_reg1(12)
    );
  BU2_U0_G_RX_rxgen_synchronise_rxd_reg1_11 : FDC
    port map (
      D => xgmii_rxd_395(11),
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_1_240,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_synchronise_rxd_reg1(11)
    );
  BU2_U0_G_RX_rxgen_synchronise_rxd_reg1_10 : FDC
    port map (
      D => xgmii_rxd_395(10),
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_1_240,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_synchronise_rxd_reg1(10)
    );
  BU2_U0_G_RX_rxgen_synchronise_rxd_reg1_9 : FDC
    port map (
      D => xgmii_rxd_395(9),
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_1_240,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_synchronise_rxd_reg1(9)
    );
  BU2_U0_G_RX_rxgen_synchronise_rxd_reg1_8 : FDC
    port map (
      D => xgmii_rxd_395(8),
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_1_240,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_synchronise_rxd_reg1(8)
    );
  BU2_U0_G_RX_rxgen_synchronise_rxd_reg1_7 : FDC
    port map (
      D => xgmii_rxd_395(7),
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_1_240,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_synchronise_rxd_reg1(7)
    );
  BU2_U0_G_RX_rxgen_synchronise_rxd_reg1_6 : FDC
    port map (
      D => xgmii_rxd_395(6),
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_1_240,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_synchronise_rxd_reg1(6)
    );
  BU2_U0_G_RX_rxgen_synchronise_rxd_reg1_5 : FDC
    port map (
      D => xgmii_rxd_395(5),
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_1_240,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_synchronise_rxd_reg1(5)
    );
  BU2_U0_G_RX_rxgen_synchronise_rxd_reg1_4 : FDC
    port map (
      D => xgmii_rxd_395(4),
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_1_240,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_synchronise_rxd_reg1(4)
    );
  BU2_U0_G_RX_rxgen_synchronise_rxd_reg1_3 : FDC
    port map (
      D => xgmii_rxd_395(3),
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_1_240,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_synchronise_rxd_reg1(3)
    );
  BU2_U0_G_RX_rxgen_synchronise_rxd_reg1_2 : FDC
    port map (
      D => xgmii_rxd_395(2),
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_1_240,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_synchronise_rxd_reg1(2)
    );
  BU2_U0_G_RX_rxgen_synchronise_rxd_reg1_1 : FDC
    port map (
      D => xgmii_rxd_395(1),
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_1_240,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_synchronise_rxd_reg1(1)
    );
  BU2_U0_G_RX_rxgen_synchronise_rxd_reg1_0 : FDC
    port map (
      D => xgmii_rxd_395(0),
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_1_240,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_synchronise_rxd_reg1(0)
    );
  BU2_U0_G_RX_rxgen_synchronise_ifg_upper_ok : FDC
    port map (
      D => BU2_U0_G_RX_rxgen_synchronise_or0000,
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_1_240,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_synchronise_ifg_upper_ok_218
    );
  BU2_U0_G_RX_rxgen_delay_control_bus_0_delay_control_bits : SRL16
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => BU2_N1,
      A1 => BU2_N1,
      A2 => BU2_host_rd_data(0),
      A3 => BU2_host_rd_data(0),
      CLK => rx_clk0,
      D => BU2_U0_G_RX_rxgen_decode_data_valid(0),
      Q => BU2_U0_G_RX_rxgen_data_valid_srl16(0)
    );
  BU2_U0_G_RX_rxgen_delay_control_bus_1_delay_control_bits : SRL16
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => BU2_N1,
      A1 => BU2_N1,
      A2 => BU2_host_rd_data(0),
      A3 => BU2_host_rd_data(0),
      CLK => rx_clk0,
      D => BU2_U0_G_RX_rxgen_decode_data_valid(1),
      Q => BU2_U0_G_RX_rxgen_data_valid_srl16(1)
    );
  BU2_U0_G_RX_rxgen_delay_control_bus_2_delay_control_bits : SRL16
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => BU2_N1,
      A1 => BU2_N1,
      A2 => BU2_host_rd_data(0),
      A3 => BU2_host_rd_data(0),
      CLK => rx_clk0,
      D => BU2_U0_G_RX_rxgen_decode_data_valid(2),
      Q => BU2_U0_G_RX_rxgen_data_valid_srl16(2)
    );
  BU2_U0_G_RX_rxgen_delay_control_bus_3_delay_control_bits : SRL16
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => BU2_N1,
      A1 => BU2_N1,
      A2 => BU2_host_rd_data(0),
      A3 => BU2_host_rd_data(0),
      CLK => rx_clk0,
      D => BU2_U0_G_RX_rxgen_decode_data_valid(3),
      Q => BU2_U0_G_RX_rxgen_data_valid_srl16(3)
    );
  BU2_U0_G_RX_rxgen_delay_control_bus_4_delay_control_bits : SRL16
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => BU2_N1,
      A1 => BU2_N1,
      A2 => BU2_host_rd_data(0),
      A3 => BU2_host_rd_data(0),
      CLK => rx_clk0,
      D => BU2_U0_G_RX_rxgen_decode_data_valid(4),
      Q => BU2_U0_G_RX_rxgen_data_valid_srl16(4)
    );
  BU2_U0_G_RX_rxgen_delay_control_bus_5_delay_control_bits : SRL16
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => BU2_N1,
      A1 => BU2_N1,
      A2 => BU2_host_rd_data(0),
      A3 => BU2_host_rd_data(0),
      CLK => rx_clk0,
      D => BU2_U0_G_RX_rxgen_decode_data_valid(5),
      Q => BU2_U0_G_RX_rxgen_data_valid_srl16(5)
    );
  BU2_U0_G_RX_rxgen_delay_control_bus_6_delay_control_bits : SRL16
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => BU2_N1,
      A1 => BU2_N1,
      A2 => BU2_host_rd_data(0),
      A3 => BU2_host_rd_data(0),
      CLK => rx_clk0,
      D => BU2_U0_G_RX_rxgen_decode_data_valid(6),
      Q => BU2_U0_G_RX_rxgen_data_valid_srl16(6)
    );
  BU2_U0_G_RX_rxgen_delay_control_bus_7_delay_control_bits : SRL16
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => BU2_N1,
      A1 => BU2_N1,
      A2 => BU2_host_rd_data(0),
      A3 => BU2_host_rd_data(0),
      CLK => rx_clk0,
      D => BU2_U0_G_RX_rxgen_decode_data_valid(7),
      Q => BU2_U0_G_RX_rxgen_data_valid_srl16(7)
    );
  BU2_U0_G_RX_rxgen_delay_data_bus_0_delay_data_bits : SRL16
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => BU2_host_rd_data(0),
      A1 => BU2_host_rd_data(0),
      A2 => BU2_N1,
      A3 => BU2_host_rd_data(0),
      CLK => rx_clk0,
      D => BU2_U0_G_RX_rxgen_rxd_sync_reg3(0),
      Q => BU2_U0_G_RX_rxgen_data_srl16(0)
    );
  BU2_U0_G_RX_rxgen_delay_data_bus_1_delay_data_bits : SRL16
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => BU2_host_rd_data(0),
      A1 => BU2_host_rd_data(0),
      A2 => BU2_N1,
      A3 => BU2_host_rd_data(0),
      CLK => rx_clk0,
      D => BU2_U0_G_RX_rxgen_rxd_sync_reg3(1),
      Q => BU2_U0_G_RX_rxgen_data_srl16(1)
    );
  BU2_U0_G_RX_rxgen_delay_data_bus_2_delay_data_bits : SRL16
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => BU2_host_rd_data(0),
      A1 => BU2_host_rd_data(0),
      A2 => BU2_N1,
      A3 => BU2_host_rd_data(0),
      CLK => rx_clk0,
      D => BU2_U0_G_RX_rxgen_rxd_sync_reg3(2),
      Q => BU2_U0_G_RX_rxgen_data_srl16(2)
    );
  BU2_U0_G_RX_rxgen_delay_data_bus_3_delay_data_bits : SRL16
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => BU2_host_rd_data(0),
      A1 => BU2_host_rd_data(0),
      A2 => BU2_N1,
      A3 => BU2_host_rd_data(0),
      CLK => rx_clk0,
      D => BU2_U0_G_RX_rxgen_rxd_sync_reg3(3),
      Q => BU2_U0_G_RX_rxgen_data_srl16(3)
    );
  BU2_U0_G_RX_rxgen_delay_data_bus_4_delay_data_bits : SRL16
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => BU2_host_rd_data(0),
      A1 => BU2_host_rd_data(0),
      A2 => BU2_N1,
      A3 => BU2_host_rd_data(0),
      CLK => rx_clk0,
      D => BU2_U0_G_RX_rxgen_rxd_sync_reg3(4),
      Q => BU2_U0_G_RX_rxgen_data_srl16(4)
    );
  BU2_U0_G_RX_rxgen_delay_data_bus_5_delay_data_bits : SRL16
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => BU2_host_rd_data(0),
      A1 => BU2_host_rd_data(0),
      A2 => BU2_N1,
      A3 => BU2_host_rd_data(0),
      CLK => rx_clk0,
      D => BU2_U0_G_RX_rxgen_rxd_sync_reg3(5),
      Q => BU2_U0_G_RX_rxgen_data_srl16(5)
    );
  BU2_U0_G_RX_rxgen_delay_data_bus_6_delay_data_bits : SRL16
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => BU2_host_rd_data(0),
      A1 => BU2_host_rd_data(0),
      A2 => BU2_N1,
      A3 => BU2_host_rd_data(0),
      CLK => rx_clk0,
      D => BU2_U0_G_RX_rxgen_rxd_sync_reg3(6),
      Q => BU2_U0_G_RX_rxgen_data_srl16(6)
    );
  BU2_U0_G_RX_rxgen_delay_data_bus_7_delay_data_bits : SRL16
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => BU2_host_rd_data(0),
      A1 => BU2_host_rd_data(0),
      A2 => BU2_N1,
      A3 => BU2_host_rd_data(0),
      CLK => rx_clk0,
      D => BU2_U0_G_RX_rxgen_rxd_sync_reg3(7),
      Q => BU2_U0_G_RX_rxgen_data_srl16(7)
    );
  BU2_U0_G_RX_rxgen_delay_data_bus_8_delay_data_bits : SRL16
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => BU2_host_rd_data(0),
      A1 => BU2_host_rd_data(0),
      A2 => BU2_N1,
      A3 => BU2_host_rd_data(0),
      CLK => rx_clk0,
      D => BU2_U0_G_RX_rxgen_rxd_sync_reg3(8),
      Q => BU2_U0_G_RX_rxgen_data_srl16(8)
    );
  BU2_U0_G_RX_rxgen_delay_data_bus_9_delay_data_bits : SRL16
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => BU2_host_rd_data(0),
      A1 => BU2_host_rd_data(0),
      A2 => BU2_N1,
      A3 => BU2_host_rd_data(0),
      CLK => rx_clk0,
      D => BU2_U0_G_RX_rxgen_rxd_sync_reg3(9),
      Q => BU2_U0_G_RX_rxgen_data_srl16(9)
    );
  BU2_U0_G_RX_rxgen_delay_data_bus_10_delay_data_bits : SRL16
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => BU2_host_rd_data(0),
      A1 => BU2_host_rd_data(0),
      A2 => BU2_N1,
      A3 => BU2_host_rd_data(0),
      CLK => rx_clk0,
      D => BU2_U0_G_RX_rxgen_rxd_sync_reg3(10),
      Q => BU2_U0_G_RX_rxgen_data_srl16(10)
    );
  BU2_U0_G_RX_rxgen_delay_data_bus_11_delay_data_bits : SRL16
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => BU2_host_rd_data(0),
      A1 => BU2_host_rd_data(0),
      A2 => BU2_N1,
      A3 => BU2_host_rd_data(0),
      CLK => rx_clk0,
      D => BU2_U0_G_RX_rxgen_rxd_sync_reg3(11),
      Q => BU2_U0_G_RX_rxgen_data_srl16(11)
    );
  BU2_U0_G_RX_rxgen_delay_data_bus_12_delay_data_bits : SRL16
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => BU2_host_rd_data(0),
      A1 => BU2_host_rd_data(0),
      A2 => BU2_N1,
      A3 => BU2_host_rd_data(0),
      CLK => rx_clk0,
      D => BU2_U0_G_RX_rxgen_rxd_sync_reg3(12),
      Q => BU2_U0_G_RX_rxgen_data_srl16(12)
    );
  BU2_U0_G_RX_rxgen_delay_data_bus_13_delay_data_bits : SRL16
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => BU2_host_rd_data(0),
      A1 => BU2_host_rd_data(0),
      A2 => BU2_N1,
      A3 => BU2_host_rd_data(0),
      CLK => rx_clk0,
      D => BU2_U0_G_RX_rxgen_rxd_sync_reg3(13),
      Q => BU2_U0_G_RX_rxgen_data_srl16(13)
    );
  BU2_U0_G_RX_rxgen_delay_data_bus_14_delay_data_bits : SRL16
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => BU2_host_rd_data(0),
      A1 => BU2_host_rd_data(0),
      A2 => BU2_N1,
      A3 => BU2_host_rd_data(0),
      CLK => rx_clk0,
      D => BU2_U0_G_RX_rxgen_rxd_sync_reg3(14),
      Q => BU2_U0_G_RX_rxgen_data_srl16(14)
    );
  BU2_U0_G_RX_rxgen_delay_data_bus_15_delay_data_bits : SRL16
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => BU2_host_rd_data(0),
      A1 => BU2_host_rd_data(0),
      A2 => BU2_N1,
      A3 => BU2_host_rd_data(0),
      CLK => rx_clk0,
      D => BU2_U0_G_RX_rxgen_rxd_sync_reg3(15),
      Q => BU2_U0_G_RX_rxgen_data_srl16(15)
    );
  BU2_U0_G_RX_rxgen_delay_data_bus_16_delay_data_bits : SRL16
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => BU2_host_rd_data(0),
      A1 => BU2_host_rd_data(0),
      A2 => BU2_N1,
      A3 => BU2_host_rd_data(0),
      CLK => rx_clk0,
      D => BU2_U0_G_RX_rxgen_rxd_sync_reg3(16),
      Q => BU2_U0_G_RX_rxgen_data_srl16(16)
    );
  BU2_U0_G_RX_rxgen_delay_data_bus_17_delay_data_bits : SRL16
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => BU2_host_rd_data(0),
      A1 => BU2_host_rd_data(0),
      A2 => BU2_N1,
      A3 => BU2_host_rd_data(0),
      CLK => rx_clk0,
      D => BU2_U0_G_RX_rxgen_rxd_sync_reg3(17),
      Q => BU2_U0_G_RX_rxgen_data_srl16(17)
    );
  BU2_U0_G_RX_rxgen_delay_data_bus_18_delay_data_bits : SRL16
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => BU2_host_rd_data(0),
      A1 => BU2_host_rd_data(0),
      A2 => BU2_N1,
      A3 => BU2_host_rd_data(0),
      CLK => rx_clk0,
      D => BU2_U0_G_RX_rxgen_rxd_sync_reg3(18),
      Q => BU2_U0_G_RX_rxgen_data_srl16(18)
    );
  BU2_U0_G_RX_rxgen_delay_data_bus_19_delay_data_bits : SRL16
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => BU2_host_rd_data(0),
      A1 => BU2_host_rd_data(0),
      A2 => BU2_N1,
      A3 => BU2_host_rd_data(0),
      CLK => rx_clk0,
      D => BU2_U0_G_RX_rxgen_rxd_sync_reg3(19),
      Q => BU2_U0_G_RX_rxgen_data_srl16(19)
    );
  BU2_U0_G_RX_rxgen_delay_data_bus_20_delay_data_bits : SRL16
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => BU2_host_rd_data(0),
      A1 => BU2_host_rd_data(0),
      A2 => BU2_N1,
      A3 => BU2_host_rd_data(0),
      CLK => rx_clk0,
      D => BU2_U0_G_RX_rxgen_rxd_sync_reg3(20),
      Q => BU2_U0_G_RX_rxgen_data_srl16(20)
    );
  BU2_U0_G_RX_rxgen_delay_data_bus_21_delay_data_bits : SRL16
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => BU2_host_rd_data(0),
      A1 => BU2_host_rd_data(0),
      A2 => BU2_N1,
      A3 => BU2_host_rd_data(0),
      CLK => rx_clk0,
      D => BU2_U0_G_RX_rxgen_rxd_sync_reg3(21),
      Q => BU2_U0_G_RX_rxgen_data_srl16(21)
    );
  BU2_U0_G_RX_rxgen_delay_data_bus_22_delay_data_bits : SRL16
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => BU2_host_rd_data(0),
      A1 => BU2_host_rd_data(0),
      A2 => BU2_N1,
      A3 => BU2_host_rd_data(0),
      CLK => rx_clk0,
      D => BU2_U0_G_RX_rxgen_rxd_sync_reg3(22),
      Q => BU2_U0_G_RX_rxgen_data_srl16(22)
    );
  BU2_U0_G_RX_rxgen_delay_data_bus_23_delay_data_bits : SRL16
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => BU2_host_rd_data(0),
      A1 => BU2_host_rd_data(0),
      A2 => BU2_N1,
      A3 => BU2_host_rd_data(0),
      CLK => rx_clk0,
      D => BU2_U0_G_RX_rxgen_rxd_sync_reg3(23),
      Q => BU2_U0_G_RX_rxgen_data_srl16(23)
    );
  BU2_U0_G_RX_rxgen_delay_data_bus_24_delay_data_bits : SRL16
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => BU2_host_rd_data(0),
      A1 => BU2_host_rd_data(0),
      A2 => BU2_N1,
      A3 => BU2_host_rd_data(0),
      CLK => rx_clk0,
      D => BU2_U0_G_RX_rxgen_rxd_sync_reg3(24),
      Q => BU2_U0_G_RX_rxgen_data_srl16(24)
    );
  BU2_U0_G_RX_rxgen_delay_data_bus_25_delay_data_bits : SRL16
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => BU2_host_rd_data(0),
      A1 => BU2_host_rd_data(0),
      A2 => BU2_N1,
      A3 => BU2_host_rd_data(0),
      CLK => rx_clk0,
      D => BU2_U0_G_RX_rxgen_rxd_sync_reg3(25),
      Q => BU2_U0_G_RX_rxgen_data_srl16(25)
    );
  BU2_U0_G_RX_rxgen_delay_data_bus_26_delay_data_bits : SRL16
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => BU2_host_rd_data(0),
      A1 => BU2_host_rd_data(0),
      A2 => BU2_N1,
      A3 => BU2_host_rd_data(0),
      CLK => rx_clk0,
      D => BU2_U0_G_RX_rxgen_rxd_sync_reg3(26),
      Q => BU2_U0_G_RX_rxgen_data_srl16(26)
    );
  BU2_U0_G_RX_rxgen_delay_data_bus_27_delay_data_bits : SRL16
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => BU2_host_rd_data(0),
      A1 => BU2_host_rd_data(0),
      A2 => BU2_N1,
      A3 => BU2_host_rd_data(0),
      CLK => rx_clk0,
      D => BU2_U0_G_RX_rxgen_rxd_sync_reg3(27),
      Q => BU2_U0_G_RX_rxgen_data_srl16(27)
    );
  BU2_U0_G_RX_rxgen_delay_data_bus_28_delay_data_bits : SRL16
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => BU2_host_rd_data(0),
      A1 => BU2_host_rd_data(0),
      A2 => BU2_N1,
      A3 => BU2_host_rd_data(0),
      CLK => rx_clk0,
      D => BU2_U0_G_RX_rxgen_rxd_sync_reg3(28),
      Q => BU2_U0_G_RX_rxgen_data_srl16(28)
    );
  BU2_U0_G_RX_rxgen_delay_data_bus_29_delay_data_bits : SRL16
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => BU2_host_rd_data(0),
      A1 => BU2_host_rd_data(0),
      A2 => BU2_N1,
      A3 => BU2_host_rd_data(0),
      CLK => rx_clk0,
      D => BU2_U0_G_RX_rxgen_rxd_sync_reg3(29),
      Q => BU2_U0_G_RX_rxgen_data_srl16(29)
    );
  BU2_U0_G_RX_rxgen_delay_data_bus_30_delay_data_bits : SRL16
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => BU2_host_rd_data(0),
      A1 => BU2_host_rd_data(0),
      A2 => BU2_N1,
      A3 => BU2_host_rd_data(0),
      CLK => rx_clk0,
      D => BU2_U0_G_RX_rxgen_rxd_sync_reg3(30),
      Q => BU2_U0_G_RX_rxgen_data_srl16(30)
    );
  BU2_U0_G_RX_rxgen_delay_data_bus_31_delay_data_bits : SRL16
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => BU2_host_rd_data(0),
      A1 => BU2_host_rd_data(0),
      A2 => BU2_N1,
      A3 => BU2_host_rd_data(0),
      CLK => rx_clk0,
      D => BU2_U0_G_RX_rxgen_rxd_sync_reg3(31),
      Q => BU2_U0_G_RX_rxgen_data_srl16(31)
    );
  BU2_U0_G_RX_rxgen_delay_data_bus_32_delay_data_bits : SRL16
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => BU2_host_rd_data(0),
      A1 => BU2_host_rd_data(0),
      A2 => BU2_N1,
      A3 => BU2_host_rd_data(0),
      CLK => rx_clk0,
      D => BU2_U0_G_RX_rxgen_rxd_sync_reg3(32),
      Q => BU2_U0_G_RX_rxgen_data_srl16(32)
    );
  BU2_U0_G_RX_rxgen_delay_data_bus_33_delay_data_bits : SRL16
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => BU2_host_rd_data(0),
      A1 => BU2_host_rd_data(0),
      A2 => BU2_N1,
      A3 => BU2_host_rd_data(0),
      CLK => rx_clk0,
      D => BU2_U0_G_RX_rxgen_rxd_sync_reg3(33),
      Q => BU2_U0_G_RX_rxgen_data_srl16(33)
    );
  BU2_U0_G_RX_rxgen_delay_data_bus_34_delay_data_bits : SRL16
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => BU2_host_rd_data(0),
      A1 => BU2_host_rd_data(0),
      A2 => BU2_N1,
      A3 => BU2_host_rd_data(0),
      CLK => rx_clk0,
      D => BU2_U0_G_RX_rxgen_rxd_sync_reg3(34),
      Q => BU2_U0_G_RX_rxgen_data_srl16(34)
    );
  BU2_U0_G_RX_rxgen_delay_data_bus_35_delay_data_bits : SRL16
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => BU2_host_rd_data(0),
      A1 => BU2_host_rd_data(0),
      A2 => BU2_N1,
      A3 => BU2_host_rd_data(0),
      CLK => rx_clk0,
      D => BU2_U0_G_RX_rxgen_rxd_sync_reg3(35),
      Q => BU2_U0_G_RX_rxgen_data_srl16(35)
    );
  BU2_U0_G_RX_rxgen_delay_data_bus_36_delay_data_bits : SRL16
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => BU2_host_rd_data(0),
      A1 => BU2_host_rd_data(0),
      A2 => BU2_N1,
      A3 => BU2_host_rd_data(0),
      CLK => rx_clk0,
      D => BU2_U0_G_RX_rxgen_rxd_sync_reg3(36),
      Q => BU2_U0_G_RX_rxgen_data_srl16(36)
    );
  BU2_U0_G_RX_rxgen_delay_data_bus_37_delay_data_bits : SRL16
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => BU2_host_rd_data(0),
      A1 => BU2_host_rd_data(0),
      A2 => BU2_N1,
      A3 => BU2_host_rd_data(0),
      CLK => rx_clk0,
      D => BU2_U0_G_RX_rxgen_rxd_sync_reg3(37),
      Q => BU2_U0_G_RX_rxgen_data_srl16(37)
    );
  BU2_U0_G_RX_rxgen_delay_data_bus_38_delay_data_bits : SRL16
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => BU2_host_rd_data(0),
      A1 => BU2_host_rd_data(0),
      A2 => BU2_N1,
      A3 => BU2_host_rd_data(0),
      CLK => rx_clk0,
      D => BU2_U0_G_RX_rxgen_rxd_sync_reg3(38),
      Q => BU2_U0_G_RX_rxgen_data_srl16(38)
    );
  BU2_U0_G_RX_rxgen_delay_data_bus_39_delay_data_bits : SRL16
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => BU2_host_rd_data(0),
      A1 => BU2_host_rd_data(0),
      A2 => BU2_N1,
      A3 => BU2_host_rd_data(0),
      CLK => rx_clk0,
      D => BU2_U0_G_RX_rxgen_rxd_sync_reg3(39),
      Q => BU2_U0_G_RX_rxgen_data_srl16(39)
    );
  BU2_U0_G_RX_rxgen_delay_data_bus_40_delay_data_bits : SRL16
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => BU2_host_rd_data(0),
      A1 => BU2_host_rd_data(0),
      A2 => BU2_N1,
      A3 => BU2_host_rd_data(0),
      CLK => rx_clk0,
      D => BU2_U0_G_RX_rxgen_rxd_sync_reg3(40),
      Q => BU2_U0_G_RX_rxgen_data_srl16(40)
    );
  BU2_U0_G_RX_rxgen_delay_data_bus_41_delay_data_bits : SRL16
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => BU2_host_rd_data(0),
      A1 => BU2_host_rd_data(0),
      A2 => BU2_N1,
      A3 => BU2_host_rd_data(0),
      CLK => rx_clk0,
      D => BU2_U0_G_RX_rxgen_rxd_sync_reg3(41),
      Q => BU2_U0_G_RX_rxgen_data_srl16(41)
    );
  BU2_U0_G_RX_rxgen_delay_data_bus_42_delay_data_bits : SRL16
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => BU2_host_rd_data(0),
      A1 => BU2_host_rd_data(0),
      A2 => BU2_N1,
      A3 => BU2_host_rd_data(0),
      CLK => rx_clk0,
      D => BU2_U0_G_RX_rxgen_rxd_sync_reg3(42),
      Q => BU2_U0_G_RX_rxgen_data_srl16(42)
    );
  BU2_U0_G_RX_rxgen_delay_data_bus_43_delay_data_bits : SRL16
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => BU2_host_rd_data(0),
      A1 => BU2_host_rd_data(0),
      A2 => BU2_N1,
      A3 => BU2_host_rd_data(0),
      CLK => rx_clk0,
      D => BU2_U0_G_RX_rxgen_rxd_sync_reg3(43),
      Q => BU2_U0_G_RX_rxgen_data_srl16(43)
    );
  BU2_U0_G_RX_rxgen_delay_data_bus_44_delay_data_bits : SRL16
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => BU2_host_rd_data(0),
      A1 => BU2_host_rd_data(0),
      A2 => BU2_N1,
      A3 => BU2_host_rd_data(0),
      CLK => rx_clk0,
      D => BU2_U0_G_RX_rxgen_rxd_sync_reg3(44),
      Q => BU2_U0_G_RX_rxgen_data_srl16(44)
    );
  BU2_U0_G_RX_rxgen_delay_data_bus_45_delay_data_bits : SRL16
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => BU2_host_rd_data(0),
      A1 => BU2_host_rd_data(0),
      A2 => BU2_N1,
      A3 => BU2_host_rd_data(0),
      CLK => rx_clk0,
      D => BU2_U0_G_RX_rxgen_rxd_sync_reg3(45),
      Q => BU2_U0_G_RX_rxgen_data_srl16(45)
    );
  BU2_U0_G_RX_rxgen_delay_data_bus_46_delay_data_bits : SRL16
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => BU2_host_rd_data(0),
      A1 => BU2_host_rd_data(0),
      A2 => BU2_N1,
      A3 => BU2_host_rd_data(0),
      CLK => rx_clk0,
      D => BU2_U0_G_RX_rxgen_rxd_sync_reg3(46),
      Q => BU2_U0_G_RX_rxgen_data_srl16(46)
    );
  BU2_U0_G_RX_rxgen_delay_data_bus_47_delay_data_bits : SRL16
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => BU2_host_rd_data(0),
      A1 => BU2_host_rd_data(0),
      A2 => BU2_N1,
      A3 => BU2_host_rd_data(0),
      CLK => rx_clk0,
      D => BU2_U0_G_RX_rxgen_rxd_sync_reg3(47),
      Q => BU2_U0_G_RX_rxgen_data_srl16(47)
    );
  BU2_U0_G_RX_rxgen_delay_data_bus_48_delay_data_bits : SRL16
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => BU2_host_rd_data(0),
      A1 => BU2_host_rd_data(0),
      A2 => BU2_N1,
      A3 => BU2_host_rd_data(0),
      CLK => rx_clk0,
      D => BU2_U0_G_RX_rxgen_rxd_sync_reg3(48),
      Q => BU2_U0_G_RX_rxgen_data_srl16(48)
    );
  BU2_U0_G_RX_rxgen_delay_data_bus_49_delay_data_bits : SRL16
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => BU2_host_rd_data(0),
      A1 => BU2_host_rd_data(0),
      A2 => BU2_N1,
      A3 => BU2_host_rd_data(0),
      CLK => rx_clk0,
      D => BU2_U0_G_RX_rxgen_rxd_sync_reg3(49),
      Q => BU2_U0_G_RX_rxgen_data_srl16(49)
    );
  BU2_U0_G_RX_rxgen_delay_data_bus_50_delay_data_bits : SRL16
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => BU2_host_rd_data(0),
      A1 => BU2_host_rd_data(0),
      A2 => BU2_N1,
      A3 => BU2_host_rd_data(0),
      CLK => rx_clk0,
      D => BU2_U0_G_RX_rxgen_rxd_sync_reg3(50),
      Q => BU2_U0_G_RX_rxgen_data_srl16(50)
    );
  BU2_U0_G_RX_rxgen_delay_data_bus_51_delay_data_bits : SRL16
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => BU2_host_rd_data(0),
      A1 => BU2_host_rd_data(0),
      A2 => BU2_N1,
      A3 => BU2_host_rd_data(0),
      CLK => rx_clk0,
      D => BU2_U0_G_RX_rxgen_rxd_sync_reg3(51),
      Q => BU2_U0_G_RX_rxgen_data_srl16(51)
    );
  BU2_U0_G_RX_rxgen_delay_data_bus_52_delay_data_bits : SRL16
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => BU2_host_rd_data(0),
      A1 => BU2_host_rd_data(0),
      A2 => BU2_N1,
      A3 => BU2_host_rd_data(0),
      CLK => rx_clk0,
      D => BU2_U0_G_RX_rxgen_rxd_sync_reg3(52),
      Q => BU2_U0_G_RX_rxgen_data_srl16(52)
    );
  BU2_U0_G_RX_rxgen_delay_data_bus_53_delay_data_bits : SRL16
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => BU2_host_rd_data(0),
      A1 => BU2_host_rd_data(0),
      A2 => BU2_N1,
      A3 => BU2_host_rd_data(0),
      CLK => rx_clk0,
      D => BU2_U0_G_RX_rxgen_rxd_sync_reg3(53),
      Q => BU2_U0_G_RX_rxgen_data_srl16(53)
    );
  BU2_U0_G_RX_rxgen_delay_data_bus_54_delay_data_bits : SRL16
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => BU2_host_rd_data(0),
      A1 => BU2_host_rd_data(0),
      A2 => BU2_N1,
      A3 => BU2_host_rd_data(0),
      CLK => rx_clk0,
      D => BU2_U0_G_RX_rxgen_rxd_sync_reg3(54),
      Q => BU2_U0_G_RX_rxgen_data_srl16(54)
    );
  BU2_U0_G_RX_rxgen_delay_data_bus_55_delay_data_bits : SRL16
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => BU2_host_rd_data(0),
      A1 => BU2_host_rd_data(0),
      A2 => BU2_N1,
      A3 => BU2_host_rd_data(0),
      CLK => rx_clk0,
      D => BU2_U0_G_RX_rxgen_rxd_sync_reg3(55),
      Q => BU2_U0_G_RX_rxgen_data_srl16(55)
    );
  BU2_U0_G_RX_rxgen_delay_data_bus_56_delay_data_bits : SRL16
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => BU2_host_rd_data(0),
      A1 => BU2_host_rd_data(0),
      A2 => BU2_N1,
      A3 => BU2_host_rd_data(0),
      CLK => rx_clk0,
      D => BU2_U0_G_RX_rxgen_rxd_sync_reg3(56),
      Q => BU2_U0_G_RX_rxgen_data_srl16(56)
    );
  BU2_U0_G_RX_rxgen_delay_data_bus_57_delay_data_bits : SRL16
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => BU2_host_rd_data(0),
      A1 => BU2_host_rd_data(0),
      A2 => BU2_N1,
      A3 => BU2_host_rd_data(0),
      CLK => rx_clk0,
      D => BU2_U0_G_RX_rxgen_rxd_sync_reg3(57),
      Q => BU2_U0_G_RX_rxgen_data_srl16(57)
    );
  BU2_U0_G_RX_rxgen_delay_data_bus_58_delay_data_bits : SRL16
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => BU2_host_rd_data(0),
      A1 => BU2_host_rd_data(0),
      A2 => BU2_N1,
      A3 => BU2_host_rd_data(0),
      CLK => rx_clk0,
      D => BU2_U0_G_RX_rxgen_rxd_sync_reg3(58),
      Q => BU2_U0_G_RX_rxgen_data_srl16(58)
    );
  BU2_U0_G_RX_rxgen_delay_data_bus_59_delay_data_bits : SRL16
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => BU2_host_rd_data(0),
      A1 => BU2_host_rd_data(0),
      A2 => BU2_N1,
      A3 => BU2_host_rd_data(0),
      CLK => rx_clk0,
      D => BU2_U0_G_RX_rxgen_rxd_sync_reg3(59),
      Q => BU2_U0_G_RX_rxgen_data_srl16(59)
    );
  BU2_U0_G_RX_rxgen_delay_data_bus_60_delay_data_bits : SRL16
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => BU2_host_rd_data(0),
      A1 => BU2_host_rd_data(0),
      A2 => BU2_N1,
      A3 => BU2_host_rd_data(0),
      CLK => rx_clk0,
      D => BU2_U0_G_RX_rxgen_rxd_sync_reg3(60),
      Q => BU2_U0_G_RX_rxgen_data_srl16(60)
    );
  BU2_U0_G_RX_rxgen_delay_data_bus_61_delay_data_bits : SRL16
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => BU2_host_rd_data(0),
      A1 => BU2_host_rd_data(0),
      A2 => BU2_N1,
      A3 => BU2_host_rd_data(0),
      CLK => rx_clk0,
      D => BU2_U0_G_RX_rxgen_rxd_sync_reg3(61),
      Q => BU2_U0_G_RX_rxgen_data_srl16(61)
    );
  BU2_U0_G_RX_rxgen_delay_data_bus_62_delay_data_bits : SRL16
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => BU2_host_rd_data(0),
      A1 => BU2_host_rd_data(0),
      A2 => BU2_N1,
      A3 => BU2_host_rd_data(0),
      CLK => rx_clk0,
      D => BU2_U0_G_RX_rxgen_rxd_sync_reg3(62),
      Q => BU2_U0_G_RX_rxgen_data_srl16(62)
    );
  BU2_U0_G_RX_rxgen_delay_data_bus_63_delay_data_bits : SRL16
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => BU2_host_rd_data(0),
      A1 => BU2_host_rd_data(0),
      A2 => BU2_N1,
      A3 => BU2_host_rd_data(0),
      CLK => rx_clk0,
      D => BU2_U0_G_RX_rxgen_rxd_sync_reg3(63),
      Q => BU2_U0_G_RX_rxgen_data_srl16(63)
    );
  BU2_U0_G_RX_rxgen_delay_exceed_18bytes : SRL16
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => BU2_host_rd_data(0),
      A1 => BU2_N1,
      A2 => BU2_N1,
      A3 => BU2_host_rd_data(0),
      CLK => rx_clk0,
      D => BU2_U0_G_RX_rxgen_decode_exceed_18bytes_219,
      Q => BU2_U0_G_RX_rxgen_exceed_18bytes_srl16_temp
    );
  BU2_U0_G_RX_rxgen_delay_exceed_length_type : SRL16
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => BU2_host_rd_data(0),
      A1 => BU2_host_rd_data(0),
      A2 => BU2_N1,
      A3 => BU2_host_rd_data(0),
      CLK => rx_clk0,
      D => BU2_U0_G_RX_rxgen_decode_exceed_length_type_220,
      Q => BU2_U0_G_RX_rxgen_exceed_length_type_srl16_temp
    );
  BU2_U0_G_RX_rxgen_delay_exceed_min_frame : SRL16
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => BU2_host_rd_data(0),
      A1 => BU2_host_rd_data(0),
      A2 => BU2_N1,
      A3 => BU2_host_rd_data(0),
      CLK => rx_clk0,
      D => BU2_U0_G_RX_rxgen_decode_exceed_min_length_221,
      Q => BU2_U0_G_RX_rxgen_exceed_min_frame_srl16_temp
    );
  BU2_U0_G_RX_rxgen_delay_vlan_frame : SRL16
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => BU2_N1,
      A1 => BU2_host_rd_data(0),
      A2 => BU2_N1,
      A3 => BU2_host_rd_data(0),
      CLK => rx_clk0,
      D => BU2_U0_G_RX_rxgen_address_decoding_frame_is_vlan_222,
      Q => BU2_U0_G_RX_rxgen_vlan_frame_srl16_temp
    );
  BU2_U0_G_RX_rxgen_delay_type_frame : SRL16
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => BU2_host_rd_data(0),
      A1 => BU2_host_rd_data(0),
      A2 => BU2_N1,
      A3 => BU2_host_rd_data(0),
      CLK => rx_clk0,
      D => BU2_U0_G_RX_rxgen_address_decoding_frame_is_type_223,
      Q => BU2_U0_G_RX_rxgen_type_frame_srl16_temp
    );
  BU2_U0_G_RX_rxgen_delay_add_pause_frame : SRL16
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => BU2_N1,
      A1 => BU2_host_rd_data(0),
      A2 => BU2_N1,
      A3 => BU2_host_rd_data(0),
      CLK => rx_clk0,
      D => BU2_U0_G_RX_rxgen_address_decoding_add_control_enable_224,
      Q => BU2_U0_G_RX_rxgen_add_pause_frame_srl16_temp
    );
  BU2_U0_G_RX_rxgen_delay_pause_frame : SRL16
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => BU2_N1,
      A1 => BU2_host_rd_data(0),
      A2 => BU2_N1,
      A3 => BU2_host_rd_data(0),
      CLK => rx_clk0,
      D => BU2_U0_G_RX_rxgen_address_decoding_control_enable_225,
      Q => BU2_U0_G_RX_rxgen_pause_frame_srl16_temp
    );
  BU2_U0_G_RX_rxgen_delay_multicast : SRL16
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => BU2_host_rd_data(0),
      A1 => BU2_host_rd_data(0),
      A2 => BU2_N1,
      A3 => BU2_host_rd_data(0),
      CLK => rx_clk0,
      D => BU2_U0_G_RX_rxgen_address_decoding_multicast_match_226,
      Q => BU2_U0_G_RX_rxgen_multicast_frame_srl16_temp
    );
  BU2_U0_G_RX_rxgen_delay_broadcast : SRL16
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => BU2_host_rd_data(0),
      A1 => BU2_host_rd_data(0),
      A2 => BU2_N1,
      A3 => BU2_host_rd_data(0),
      CLK => rx_clk0,
      D => BU2_U0_G_RX_rxgen_address_decoding_broadcast_match_227,
      Q => BU2_U0_G_RX_rxgen_broadcast_frame_srl16_temp
    );
  BU2_U0_G_RX_rxgen_vlan_frame_srl16 : FD
    generic map(
      INIT => '0'
    )
    port map (
      D => BU2_U0_G_RX_rxgen_vlan_frame_srl16_temp,
      C => rx_clk0,
      Q => NlwRenamedSig_OI_rx_statistics_vector_21_Q
    );
  BU2_U0_G_RX_rxgen_multicast_frame_srl16 : FD
    generic map(
      INIT => '0'
    )
    port map (
      D => BU2_U0_G_RX_rxgen_multicast_frame_srl16_temp,
      C => rx_clk0,
      Q => rx_statistics_vector(4)
    );
  BU2_U0_G_RX_rxgen_pause_frame_srl16 : FD
    generic map(
      INIT => '0'
    )
    port map (
      D => BU2_U0_G_RX_rxgen_pause_frame_srl16_temp,
      C => rx_clk0,
      Q => NlwRenamedSig_OI_rx_statistics_vector_19_Q
    );
  BU2_U0_G_RX_rxgen_add_pause_frame_srl16 : FD
    generic map(
      INIT => '0'
    )
    port map (
      D => BU2_U0_G_RX_rxgen_add_pause_frame_srl16_temp,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_add_pause_frame_srl16_228
    );
  BU2_U0_G_RX_rxgen_broadcast_frame_srl16 : FD
    generic map(
      INIT => '0'
    )
    port map (
      D => BU2_U0_G_RX_rxgen_broadcast_frame_srl16_temp,
      C => rx_clk0,
      Q => rx_statistics_vector(3)
    );
  BU2_U0_G_RX_rxgen_type_frame_srl16 : FD
    port map (
      D => BU2_U0_G_RX_rxgen_type_frame_srl16_temp,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_type_frame_srl16_229
    );
  BU2_U0_G_RX_rxgen_crc_reset : FDP
    port map (
      D => BU2_U0_G_RX_rxgen_frame_start_reg2_233,
      PRE => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_378,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_crc_reset_230
    );
  BU2_U0_G_RX_rxgen_exceed_length_type_srl16 : FD
    generic map(
      INIT => '0'
    )
    port map (
      D => BU2_U0_G_RX_rxgen_exceed_length_type_srl16_temp,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_exceed_length_type_srl16_231
    );
  BU2_U0_G_RX_rxgen_exceed_18bytes_srl16 : FD
    generic map(
      INIT => '0'
    )
    port map (
      D => BU2_U0_G_RX_rxgen_exceed_18bytes_srl16_temp,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_exceed_18bytes_srl16_232
    );
  BU2_U0_G_RX_rxgen_data_valid_7 : FDC
    port map (
      D => BU2_U0_G_RX_rxgen_data_valid_srl16(7),
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_378,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_data_valid(7)
    );
  BU2_U0_G_RX_rxgen_data_valid_6 : FDC
    port map (
      D => BU2_U0_G_RX_rxgen_data_valid_srl16(6),
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_378,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_data_valid(6)
    );
  BU2_U0_G_RX_rxgen_data_valid_5 : FDC
    port map (
      D => BU2_U0_G_RX_rxgen_data_valid_srl16(5),
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_378,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_data_valid(5)
    );
  BU2_U0_G_RX_rxgen_data_valid_4 : FDC
    port map (
      D => BU2_U0_G_RX_rxgen_data_valid_srl16(4),
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_378,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_data_valid(4)
    );
  BU2_U0_G_RX_rxgen_data_valid_3 : FDC
    port map (
      D => BU2_U0_G_RX_rxgen_data_valid_srl16(3),
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_378,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_data_valid(3)
    );
  BU2_U0_G_RX_rxgen_data_valid_2 : FDC
    port map (
      D => BU2_U0_G_RX_rxgen_data_valid_srl16(2),
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_378,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_data_valid(2)
    );
  BU2_U0_G_RX_rxgen_data_valid_1 : FDC
    port map (
      D => BU2_U0_G_RX_rxgen_data_valid_srl16(1),
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_378,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_data_valid(1)
    );
  BU2_U0_G_RX_rxgen_data_valid_0 : FDC
    port map (
      D => BU2_U0_G_RX_rxgen_data_valid_srl16(0),
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_378,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_data_valid(0)
    );
  BU2_U0_G_RX_rxgen_frame_start_reg2 : FDC
    port map (
      D => BU2_U0_G_RX_rxgen_frame_start_reg1_235,
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_378,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_frame_start_reg2_233
    );
  BU2_U0_G_RX_rxgen_exceed_min_frame_srl16 : FD
    generic map(
      INIT => '0'
    )
    port map (
      D => BU2_U0_G_RX_rxgen_exceed_min_frame_srl16_temp,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_exceed_min_frame_srl16_234
    );
  BU2_U0_G_RX_rxgen_data_63 : FDC
    port map (
      D => BU2_U0_G_RX_rxgen_data_srl16(63),
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_378,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_data(63)
    );
  BU2_U0_G_RX_rxgen_data_62 : FDC
    port map (
      D => BU2_U0_G_RX_rxgen_data_srl16(62),
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_378,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_data(62)
    );
  BU2_U0_G_RX_rxgen_data_61 : FDC
    port map (
      D => BU2_U0_G_RX_rxgen_data_srl16(61),
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_378,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_data(61)
    );
  BU2_U0_G_RX_rxgen_data_60 : FDC
    port map (
      D => BU2_U0_G_RX_rxgen_data_srl16(60),
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_378,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_data(60)
    );
  BU2_U0_G_RX_rxgen_data_59 : FDC
    port map (
      D => BU2_U0_G_RX_rxgen_data_srl16(59),
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_378,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_data(59)
    );
  BU2_U0_G_RX_rxgen_data_58 : FDC
    port map (
      D => BU2_U0_G_RX_rxgen_data_srl16(58),
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_378,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_data(58)
    );
  BU2_U0_G_RX_rxgen_data_57 : FDC
    port map (
      D => BU2_U0_G_RX_rxgen_data_srl16(57),
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_378,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_data(57)
    );
  BU2_U0_G_RX_rxgen_data_56 : FDC
    port map (
      D => BU2_U0_G_RX_rxgen_data_srl16(56),
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_378,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_data(56)
    );
  BU2_U0_G_RX_rxgen_data_55 : FDC
    port map (
      D => BU2_U0_G_RX_rxgen_data_srl16(55),
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_378,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_data(55)
    );
  BU2_U0_G_RX_rxgen_data_54 : FDC
    port map (
      D => BU2_U0_G_RX_rxgen_data_srl16(54),
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_378,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_data(54)
    );
  BU2_U0_G_RX_rxgen_data_53 : FDC
    port map (
      D => BU2_U0_G_RX_rxgen_data_srl16(53),
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_378,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_data(53)
    );
  BU2_U0_G_RX_rxgen_data_52 : FDC
    port map (
      D => BU2_U0_G_RX_rxgen_data_srl16(52),
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_378,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_data(52)
    );
  BU2_U0_G_RX_rxgen_data_51 : FDC
    port map (
      D => BU2_U0_G_RX_rxgen_data_srl16(51),
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_378,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_data(51)
    );
  BU2_U0_G_RX_rxgen_data_50 : FDC
    port map (
      D => BU2_U0_G_RX_rxgen_data_srl16(50),
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_378,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_data(50)
    );
  BU2_U0_G_RX_rxgen_data_49 : FDC
    port map (
      D => BU2_U0_G_RX_rxgen_data_srl16(49),
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_378,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_data(49)
    );
  BU2_U0_G_RX_rxgen_data_48 : FDC
    port map (
      D => BU2_U0_G_RX_rxgen_data_srl16(48),
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_378,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_data(48)
    );
  BU2_U0_G_RX_rxgen_data_47 : FDC
    port map (
      D => BU2_U0_G_RX_rxgen_data_srl16(47),
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_378,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_data(47)
    );
  BU2_U0_G_RX_rxgen_data_46 : FDC
    port map (
      D => BU2_U0_G_RX_rxgen_data_srl16(46),
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_378,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_data(46)
    );
  BU2_U0_G_RX_rxgen_data_45 : FDC
    port map (
      D => BU2_U0_G_RX_rxgen_data_srl16(45),
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_378,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_data(45)
    );
  BU2_U0_G_RX_rxgen_data_44 : FDC
    port map (
      D => BU2_U0_G_RX_rxgen_data_srl16(44),
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_378,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_data(44)
    );
  BU2_U0_G_RX_rxgen_data_43 : FDC
    port map (
      D => BU2_U0_G_RX_rxgen_data_srl16(43),
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_378,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_data(43)
    );
  BU2_U0_G_RX_rxgen_data_42 : FDC
    port map (
      D => BU2_U0_G_RX_rxgen_data_srl16(42),
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_378,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_data(42)
    );
  BU2_U0_G_RX_rxgen_data_41 : FDC
    port map (
      D => BU2_U0_G_RX_rxgen_data_srl16(41),
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_378,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_data(41)
    );
  BU2_U0_G_RX_rxgen_data_40 : FDC
    port map (
      D => BU2_U0_G_RX_rxgen_data_srl16(40),
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_378,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_data(40)
    );
  BU2_U0_G_RX_rxgen_data_39 : FDC
    port map (
      D => BU2_U0_G_RX_rxgen_data_srl16(39),
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_378,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_data(39)
    );
  BU2_U0_G_RX_rxgen_data_38 : FDC
    port map (
      D => BU2_U0_G_RX_rxgen_data_srl16(38),
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_378,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_data(38)
    );
  BU2_U0_G_RX_rxgen_data_37 : FDC
    port map (
      D => BU2_U0_G_RX_rxgen_data_srl16(37),
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_378,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_data(37)
    );
  BU2_U0_G_RX_rxgen_data_36 : FDC
    port map (
      D => BU2_U0_G_RX_rxgen_data_srl16(36),
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_378,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_data(36)
    );
  BU2_U0_G_RX_rxgen_data_35 : FDC
    port map (
      D => BU2_U0_G_RX_rxgen_data_srl16(35),
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_378,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_data(35)
    );
  BU2_U0_G_RX_rxgen_data_34 : FDC
    port map (
      D => BU2_U0_G_RX_rxgen_data_srl16(34),
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_378,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_data(34)
    );
  BU2_U0_G_RX_rxgen_data_33 : FDC
    port map (
      D => BU2_U0_G_RX_rxgen_data_srl16(33),
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_378,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_data(33)
    );
  BU2_U0_G_RX_rxgen_data_32 : FDC
    port map (
      D => BU2_U0_G_RX_rxgen_data_srl16(32),
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_378,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_data(32)
    );
  BU2_U0_G_RX_rxgen_data_31 : FDC
    port map (
      D => BU2_U0_G_RX_rxgen_data_srl16(31),
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_378,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_data(31)
    );
  BU2_U0_G_RX_rxgen_data_30 : FDC
    port map (
      D => BU2_U0_G_RX_rxgen_data_srl16(30),
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_378,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_data(30)
    );
  BU2_U0_G_RX_rxgen_data_29 : FDC
    port map (
      D => BU2_U0_G_RX_rxgen_data_srl16(29),
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_378,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_data(29)
    );
  BU2_U0_G_RX_rxgen_data_28 : FDC
    port map (
      D => BU2_U0_G_RX_rxgen_data_srl16(28),
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_378,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_data(28)
    );
  BU2_U0_G_RX_rxgen_data_27 : FDC
    port map (
      D => BU2_U0_G_RX_rxgen_data_srl16(27),
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_378,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_data(27)
    );
  BU2_U0_G_RX_rxgen_data_26 : FDC
    port map (
      D => BU2_U0_G_RX_rxgen_data_srl16(26),
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_378,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_data(26)
    );
  BU2_U0_G_RX_rxgen_data_25 : FDC
    port map (
      D => BU2_U0_G_RX_rxgen_data_srl16(25),
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_378,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_data(25)
    );
  BU2_U0_G_RX_rxgen_data_24 : FDC
    port map (
      D => BU2_U0_G_RX_rxgen_data_srl16(24),
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_378,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_data(24)
    );
  BU2_U0_G_RX_rxgen_data_23 : FDC
    port map (
      D => BU2_U0_G_RX_rxgen_data_srl16(23),
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_378,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_data(23)
    );
  BU2_U0_G_RX_rxgen_data_22 : FDC
    port map (
      D => BU2_U0_G_RX_rxgen_data_srl16(22),
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_378,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_data(22)
    );
  BU2_U0_G_RX_rxgen_data_21 : FDC
    port map (
      D => BU2_U0_G_RX_rxgen_data_srl16(21),
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_378,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_data(21)
    );
  BU2_U0_G_RX_rxgen_data_20 : FDC
    port map (
      D => BU2_U0_G_RX_rxgen_data_srl16(20),
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_378,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_data(20)
    );
  BU2_U0_G_RX_rxgen_data_19 : FDC
    port map (
      D => BU2_U0_G_RX_rxgen_data_srl16(19),
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_378,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_data(19)
    );
  BU2_U0_G_RX_rxgen_data_18 : FDC
    port map (
      D => BU2_U0_G_RX_rxgen_data_srl16(18),
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_378,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_data(18)
    );
  BU2_U0_G_RX_rxgen_data_17 : FDC
    port map (
      D => BU2_U0_G_RX_rxgen_data_srl16(17),
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_378,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_data(17)
    );
  BU2_U0_G_RX_rxgen_data_16 : FDC
    port map (
      D => BU2_U0_G_RX_rxgen_data_srl16(16),
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_378,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_data(16)
    );
  BU2_U0_G_RX_rxgen_data_15 : FDC
    port map (
      D => BU2_U0_G_RX_rxgen_data_srl16(15),
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_378,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_data(15)
    );
  BU2_U0_G_RX_rxgen_data_14 : FDC
    port map (
      D => BU2_U0_G_RX_rxgen_data_srl16(14),
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_378,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_data(14)
    );
  BU2_U0_G_RX_rxgen_data_13 : FDC
    port map (
      D => BU2_U0_G_RX_rxgen_data_srl16(13),
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_378,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_data(13)
    );
  BU2_U0_G_RX_rxgen_data_12 : FDC
    port map (
      D => BU2_U0_G_RX_rxgen_data_srl16(12),
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_378,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_data(12)
    );
  BU2_U0_G_RX_rxgen_data_11 : FDC
    port map (
      D => BU2_U0_G_RX_rxgen_data_srl16(11),
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_378,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_data(11)
    );
  BU2_U0_G_RX_rxgen_data_10 : FDC
    port map (
      D => BU2_U0_G_RX_rxgen_data_srl16(10),
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_378,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_data(10)
    );
  BU2_U0_G_RX_rxgen_data_9 : FDC
    port map (
      D => BU2_U0_G_RX_rxgen_data_srl16(9),
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_378,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_data(9)
    );
  BU2_U0_G_RX_rxgen_data_8 : FDC
    port map (
      D => BU2_U0_G_RX_rxgen_data_srl16(8),
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_378,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_data(8)
    );
  BU2_U0_G_RX_rxgen_data_7 : FDC
    port map (
      D => BU2_U0_G_RX_rxgen_data_srl16(7),
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_378,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_data(7)
    );
  BU2_U0_G_RX_rxgen_data_6 : FDC
    port map (
      D => BU2_U0_G_RX_rxgen_data_srl16(6),
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_378,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_data(6)
    );
  BU2_U0_G_RX_rxgen_data_5 : FDC
    port map (
      D => BU2_U0_G_RX_rxgen_data_srl16(5),
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_378,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_data(5)
    );
  BU2_U0_G_RX_rxgen_data_4 : FDC
    port map (
      D => BU2_U0_G_RX_rxgen_data_srl16(4),
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_378,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_data(4)
    );
  BU2_U0_G_RX_rxgen_data_3 : FDC
    port map (
      D => BU2_U0_G_RX_rxgen_data_srl16(3),
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_378,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_data(3)
    );
  BU2_U0_G_RX_rxgen_data_2 : FDC
    port map (
      D => BU2_U0_G_RX_rxgen_data_srl16(2),
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_378,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_data(2)
    );
  BU2_U0_G_RX_rxgen_data_1 : FDC
    port map (
      D => BU2_U0_G_RX_rxgen_data_srl16(1),
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_378,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_data(1)
    );
  BU2_U0_G_RX_rxgen_data_0 : FDC
    port map (
      D => BU2_U0_G_RX_rxgen_data_srl16(0),
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_378,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_data(0)
    );
  BU2_U0_G_RX_rxgen_frame_start_reg1 : FDC
    port map (
      D => BU2_U0_G_RX_rxgen_decode_start_flag_243,
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_378,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_frame_start_reg1_235
    );
  BU2_U0_G_RX_rxgen_pause_add_held_47 : FDCE
    port map (
      D => configuration_vector_392(47),
      CE => BU2_U0_G_RX_rxgen_decode_start_flag_243,
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_378,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_pause_add_held(47)
    );
  BU2_U0_G_RX_rxgen_pause_add_held_46 : FDCE
    port map (
      D => configuration_vector_392(46),
      CE => BU2_U0_G_RX_rxgen_decode_start_flag_243,
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_378,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_pause_add_held(46)
    );
  BU2_U0_G_RX_rxgen_pause_add_held_45 : FDCE
    port map (
      D => configuration_vector_392(45),
      CE => BU2_U0_G_RX_rxgen_decode_start_flag_243,
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_378,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_pause_add_held(45)
    );
  BU2_U0_G_RX_rxgen_pause_add_held_44 : FDCE
    port map (
      D => configuration_vector_392(44),
      CE => BU2_U0_G_RX_rxgen_decode_start_flag_243,
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_378,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_pause_add_held(44)
    );
  BU2_U0_G_RX_rxgen_pause_add_held_43 : FDCE
    port map (
      D => configuration_vector_392(43),
      CE => BU2_U0_G_RX_rxgen_decode_start_flag_243,
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_378,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_pause_add_held(43)
    );
  BU2_U0_G_RX_rxgen_pause_add_held_42 : FDCE
    port map (
      D => configuration_vector_392(42),
      CE => BU2_U0_G_RX_rxgen_decode_start_flag_243,
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_378,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_pause_add_held(42)
    );
  BU2_U0_G_RX_rxgen_pause_add_held_41 : FDCE
    port map (
      D => configuration_vector_392(41),
      CE => BU2_U0_G_RX_rxgen_decode_start_flag_243,
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_378,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_pause_add_held(41)
    );
  BU2_U0_G_RX_rxgen_pause_add_held_40 : FDCE
    port map (
      D => configuration_vector_392(40),
      CE => BU2_U0_G_RX_rxgen_decode_start_flag_243,
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_378,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_pause_add_held(40)
    );
  BU2_U0_G_RX_rxgen_pause_add_held_39 : FDCE
    port map (
      D => configuration_vector_392(39),
      CE => BU2_U0_G_RX_rxgen_decode_start_flag_243,
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_378,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_pause_add_held(39)
    );
  BU2_U0_G_RX_rxgen_pause_add_held_38 : FDCE
    port map (
      D => configuration_vector_392(38),
      CE => BU2_U0_G_RX_rxgen_decode_start_flag_243,
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_378,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_pause_add_held(38)
    );
  BU2_U0_G_RX_rxgen_pause_add_held_37 : FDCE
    port map (
      D => configuration_vector_392(37),
      CE => BU2_U0_G_RX_rxgen_decode_start_flag_243,
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_378,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_pause_add_held(37)
    );
  BU2_U0_G_RX_rxgen_pause_add_held_36 : FDCE
    port map (
      D => configuration_vector_392(36),
      CE => BU2_U0_G_RX_rxgen_decode_start_flag_243,
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_378,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_pause_add_held(36)
    );
  BU2_U0_G_RX_rxgen_pause_add_held_35 : FDCE
    port map (
      D => configuration_vector_392(35),
      CE => BU2_U0_G_RX_rxgen_decode_start_flag_243,
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_378,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_pause_add_held(35)
    );
  BU2_U0_G_RX_rxgen_pause_add_held_34 : FDCE
    port map (
      D => configuration_vector_392(34),
      CE => BU2_U0_G_RX_rxgen_decode_start_flag_243,
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_378,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_pause_add_held(34)
    );
  BU2_U0_G_RX_rxgen_pause_add_held_33 : FDCE
    port map (
      D => configuration_vector_392(33),
      CE => BU2_U0_G_RX_rxgen_decode_start_flag_243,
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_378,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_pause_add_held(33)
    );
  BU2_U0_G_RX_rxgen_pause_add_held_32 : FDCE
    port map (
      D => configuration_vector_392(32),
      CE => BU2_U0_G_RX_rxgen_decode_start_flag_243,
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_378,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_pause_add_held(32)
    );
  BU2_U0_G_RX_rxgen_pause_add_held_31 : FDCE
    port map (
      D => configuration_vector_392(31),
      CE => BU2_U0_G_RX_rxgen_decode_start_flag_243,
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_378,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_pause_add_held(31)
    );
  BU2_U0_G_RX_rxgen_pause_add_held_30 : FDCE
    port map (
      D => configuration_vector_392(30),
      CE => BU2_U0_G_RX_rxgen_decode_start_flag_243,
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_378,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_pause_add_held(30)
    );
  BU2_U0_G_RX_rxgen_pause_add_held_29 : FDCE
    port map (
      D => configuration_vector_392(29),
      CE => BU2_U0_G_RX_rxgen_decode_start_flag_243,
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_378,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_pause_add_held(29)
    );
  BU2_U0_G_RX_rxgen_pause_add_held_28 : FDCE
    port map (
      D => configuration_vector_392(28),
      CE => BU2_U0_G_RX_rxgen_decode_start_flag_243,
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_378,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_pause_add_held(28)
    );
  BU2_U0_G_RX_rxgen_pause_add_held_27 : FDCE
    port map (
      D => configuration_vector_392(27),
      CE => BU2_U0_G_RX_rxgen_decode_start_flag_243,
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_378,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_pause_add_held(27)
    );
  BU2_U0_G_RX_rxgen_pause_add_held_26 : FDCE
    port map (
      D => configuration_vector_392(26),
      CE => BU2_U0_G_RX_rxgen_decode_start_flag_243,
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_378,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_pause_add_held(26)
    );
  BU2_U0_G_RX_rxgen_pause_add_held_25 : FDCE
    port map (
      D => configuration_vector_392(25),
      CE => BU2_U0_G_RX_rxgen_decode_start_flag_243,
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_378,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_pause_add_held(25)
    );
  BU2_U0_G_RX_rxgen_pause_add_held_24 : FDCE
    port map (
      D => configuration_vector_392(24),
      CE => BU2_U0_G_RX_rxgen_decode_start_flag_243,
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_378,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_pause_add_held(24)
    );
  BU2_U0_G_RX_rxgen_pause_add_held_23 : FDCE
    port map (
      D => configuration_vector_392(23),
      CE => BU2_U0_G_RX_rxgen_decode_start_flag_243,
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_378,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_pause_add_held(23)
    );
  BU2_U0_G_RX_rxgen_pause_add_held_22 : FDCE
    port map (
      D => configuration_vector_392(22),
      CE => BU2_U0_G_RX_rxgen_decode_start_flag_243,
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_378,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_pause_add_held(22)
    );
  BU2_U0_G_RX_rxgen_pause_add_held_21 : FDCE
    port map (
      D => configuration_vector_392(21),
      CE => BU2_U0_G_RX_rxgen_decode_start_flag_243,
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_378,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_pause_add_held(21)
    );
  BU2_U0_G_RX_rxgen_pause_add_held_20 : FDCE
    port map (
      D => configuration_vector_392(20),
      CE => BU2_U0_G_RX_rxgen_decode_start_flag_243,
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_378,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_pause_add_held(20)
    );
  BU2_U0_G_RX_rxgen_pause_add_held_19 : FDCE
    port map (
      D => configuration_vector_392(19),
      CE => BU2_U0_G_RX_rxgen_decode_start_flag_243,
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_378,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_pause_add_held(19)
    );
  BU2_U0_G_RX_rxgen_pause_add_held_18 : FDCE
    port map (
      D => configuration_vector_392(18),
      CE => BU2_U0_G_RX_rxgen_decode_start_flag_243,
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_378,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_pause_add_held(18)
    );
  BU2_U0_G_RX_rxgen_pause_add_held_17 : FDCE
    port map (
      D => configuration_vector_392(17),
      CE => BU2_U0_G_RX_rxgen_decode_start_flag_243,
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_378,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_pause_add_held(17)
    );
  BU2_U0_G_RX_rxgen_pause_add_held_16 : FDCE
    port map (
      D => configuration_vector_392(16),
      CE => BU2_U0_G_RX_rxgen_decode_start_flag_243,
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_378,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_pause_add_held(16)
    );
  BU2_U0_G_RX_rxgen_pause_add_held_15 : FDCE
    port map (
      D => configuration_vector_392(15),
      CE => BU2_U0_G_RX_rxgen_decode_start_flag_243,
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_378,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_pause_add_held(15)
    );
  BU2_U0_G_RX_rxgen_pause_add_held_14 : FDCE
    port map (
      D => configuration_vector_392(14),
      CE => BU2_U0_G_RX_rxgen_decode_start_flag_243,
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_378,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_pause_add_held(14)
    );
  BU2_U0_G_RX_rxgen_pause_add_held_13 : FDCE
    port map (
      D => configuration_vector_392(13),
      CE => BU2_U0_G_RX_rxgen_decode_start_flag_243,
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_378,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_pause_add_held(13)
    );
  BU2_U0_G_RX_rxgen_pause_add_held_12 : FDCE
    port map (
      D => configuration_vector_392(12),
      CE => BU2_U0_G_RX_rxgen_decode_start_flag_243,
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_378,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_pause_add_held(12)
    );
  BU2_U0_G_RX_rxgen_pause_add_held_11 : FDCE
    port map (
      D => configuration_vector_392(11),
      CE => BU2_U0_G_RX_rxgen_decode_start_flag_243,
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_378,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_pause_add_held(11)
    );
  BU2_U0_G_RX_rxgen_pause_add_held_10 : FDCE
    port map (
      D => configuration_vector_392(10),
      CE => BU2_U0_G_RX_rxgen_decode_start_flag_243,
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_378,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_pause_add_held(10)
    );
  BU2_U0_G_RX_rxgen_pause_add_held_9 : FDCE
    port map (
      D => configuration_vector_392(9),
      CE => BU2_U0_G_RX_rxgen_decode_start_flag_243,
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_378,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_pause_add_held(9)
    );
  BU2_U0_G_RX_rxgen_pause_add_held_8 : FDCE
    port map (
      D => configuration_vector_392(8),
      CE => BU2_U0_G_RX_rxgen_decode_start_flag_243,
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_378,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_pause_add_held(8)
    );
  BU2_U0_G_RX_rxgen_pause_add_held_7 : FDCE
    port map (
      D => configuration_vector_392(7),
      CE => BU2_U0_G_RX_rxgen_decode_start_flag_243,
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_378,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_pause_add_held(7)
    );
  BU2_U0_G_RX_rxgen_pause_add_held_6 : FDCE
    port map (
      D => configuration_vector_392(6),
      CE => BU2_U0_G_RX_rxgen_decode_start_flag_243,
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_378,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_pause_add_held(6)
    );
  BU2_U0_G_RX_rxgen_pause_add_held_5 : FDCE
    port map (
      D => configuration_vector_392(5),
      CE => BU2_U0_G_RX_rxgen_decode_start_flag_243,
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_378,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_pause_add_held(5)
    );
  BU2_U0_G_RX_rxgen_pause_add_held_4 : FDCE
    port map (
      D => configuration_vector_392(4),
      CE => BU2_U0_G_RX_rxgen_decode_start_flag_243,
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_378,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_pause_add_held(4)
    );
  BU2_U0_G_RX_rxgen_pause_add_held_3 : FDCE
    port map (
      D => configuration_vector_392(3),
      CE => BU2_U0_G_RX_rxgen_decode_start_flag_243,
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_378,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_pause_add_held(3)
    );
  BU2_U0_G_RX_rxgen_pause_add_held_2 : FDCE
    port map (
      D => configuration_vector_392(2),
      CE => BU2_U0_G_RX_rxgen_decode_start_flag_243,
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_378,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_pause_add_held(2)
    );
  BU2_U0_G_RX_rxgen_pause_add_held_1 : FDCE
    port map (
      D => configuration_vector_392(1),
      CE => BU2_U0_G_RX_rxgen_decode_start_flag_243,
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_378,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_pause_add_held(1)
    );
  BU2_U0_G_RX_rxgen_pause_add_held_0 : FDCE
    port map (
      D => configuration_vector_392(0),
      CE => BU2_U0_G_RX_rxgen_decode_start_flag_243,
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_378,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_pause_add_held(0)
    );
  BU2_U0_G_RX_rxgen_vlan_enable_held : FDCE
    port map (
      D => configuration_vector_392(48),
      CE => BU2_U0_G_RX_rxgen_decode_start_flag_243,
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_1_240,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_vlan_enable_held_236
    );
  BU2_U0_G_RX_rxgen_jumbo_frames_held : FDCE
    port map (
      D => configuration_vector_392(51),
      CE => BU2_U0_G_RX_rxgen_decode_start_flag_243,
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_378,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_jumbo_frames_held_237
    );
  BU2_U0_G_RX_rxgen_rxd_sync_reg3_63 : FDC
    port map (
      D => BU2_U0_G_RX_rxgen_rxd_sync_reg2(63),
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_1_240,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_rxd_sync_reg3(63)
    );
  BU2_U0_G_RX_rxgen_rxd_sync_reg3_62 : FDC
    port map (
      D => BU2_U0_G_RX_rxgen_rxd_sync_reg2(62),
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_1_240,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_rxd_sync_reg3(62)
    );
  BU2_U0_G_RX_rxgen_rxd_sync_reg3_61 : FDC
    port map (
      D => BU2_U0_G_RX_rxgen_rxd_sync_reg2(61),
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_1_240,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_rxd_sync_reg3(61)
    );
  BU2_U0_G_RX_rxgen_rxd_sync_reg3_60 : FDC
    port map (
      D => BU2_U0_G_RX_rxgen_rxd_sync_reg2(60),
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_1_240,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_rxd_sync_reg3(60)
    );
  BU2_U0_G_RX_rxgen_rxd_sync_reg3_59 : FDC
    port map (
      D => BU2_U0_G_RX_rxgen_rxd_sync_reg2(59),
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_1_240,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_rxd_sync_reg3(59)
    );
  BU2_U0_G_RX_rxgen_rxd_sync_reg3_58 : FDC
    port map (
      D => BU2_U0_G_RX_rxgen_rxd_sync_reg2(58),
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_1_240,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_rxd_sync_reg3(58)
    );
  BU2_U0_G_RX_rxgen_rxd_sync_reg3_57 : FDC
    port map (
      D => BU2_U0_G_RX_rxgen_rxd_sync_reg2(57),
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_1_240,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_rxd_sync_reg3(57)
    );
  BU2_U0_G_RX_rxgen_rxd_sync_reg3_56 : FDC
    port map (
      D => BU2_U0_G_RX_rxgen_rxd_sync_reg2(56),
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_1_240,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_rxd_sync_reg3(56)
    );
  BU2_U0_G_RX_rxgen_rxd_sync_reg3_55 : FDC
    port map (
      D => BU2_U0_G_RX_rxgen_rxd_sync_reg2(55),
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_1_240,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_rxd_sync_reg3(55)
    );
  BU2_U0_G_RX_rxgen_rxd_sync_reg3_54 : FDC
    port map (
      D => BU2_U0_G_RX_rxgen_rxd_sync_reg2(54),
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_1_240,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_rxd_sync_reg3(54)
    );
  BU2_U0_G_RX_rxgen_rxd_sync_reg3_53 : FDC
    port map (
      D => BU2_U0_G_RX_rxgen_rxd_sync_reg2(53),
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_1_240,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_rxd_sync_reg3(53)
    );
  BU2_U0_G_RX_rxgen_rxd_sync_reg3_52 : FDC
    port map (
      D => BU2_U0_G_RX_rxgen_rxd_sync_reg2(52),
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_1_240,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_rxd_sync_reg3(52)
    );
  BU2_U0_G_RX_rxgen_rxd_sync_reg3_51 : FDC
    port map (
      D => BU2_U0_G_RX_rxgen_rxd_sync_reg2(51),
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_1_240,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_rxd_sync_reg3(51)
    );
  BU2_U0_G_RX_rxgen_rxd_sync_reg3_50 : FDC
    port map (
      D => BU2_U0_G_RX_rxgen_rxd_sync_reg2(50),
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_1_240,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_rxd_sync_reg3(50)
    );
  BU2_U0_G_RX_rxgen_rxd_sync_reg3_49 : FDC
    port map (
      D => BU2_U0_G_RX_rxgen_rxd_sync_reg2(49),
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_1_240,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_rxd_sync_reg3(49)
    );
  BU2_U0_G_RX_rxgen_rxd_sync_reg3_48 : FDC
    port map (
      D => BU2_U0_G_RX_rxgen_rxd_sync_reg2(48),
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_1_240,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_rxd_sync_reg3(48)
    );
  BU2_U0_G_RX_rxgen_rxd_sync_reg3_47 : FDC
    port map (
      D => BU2_U0_G_RX_rxgen_rxd_sync_reg2(47),
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_1_240,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_rxd_sync_reg3(47)
    );
  BU2_U0_G_RX_rxgen_rxd_sync_reg3_46 : FDC
    port map (
      D => BU2_U0_G_RX_rxgen_rxd_sync_reg2(46),
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_1_240,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_rxd_sync_reg3(46)
    );
  BU2_U0_G_RX_rxgen_rxd_sync_reg3_45 : FDC
    port map (
      D => BU2_U0_G_RX_rxgen_rxd_sync_reg2(45),
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_1_240,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_rxd_sync_reg3(45)
    );
  BU2_U0_G_RX_rxgen_rxd_sync_reg3_44 : FDC
    port map (
      D => BU2_U0_G_RX_rxgen_rxd_sync_reg2(44),
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_1_240,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_rxd_sync_reg3(44)
    );
  BU2_U0_G_RX_rxgen_rxd_sync_reg3_43 : FDC
    port map (
      D => BU2_U0_G_RX_rxgen_rxd_sync_reg2(43),
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_1_240,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_rxd_sync_reg3(43)
    );
  BU2_U0_G_RX_rxgen_rxd_sync_reg3_42 : FDC
    port map (
      D => BU2_U0_G_RX_rxgen_rxd_sync_reg2(42),
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_1_240,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_rxd_sync_reg3(42)
    );
  BU2_U0_G_RX_rxgen_rxd_sync_reg3_41 : FDC
    port map (
      D => BU2_U0_G_RX_rxgen_rxd_sync_reg2(41),
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_1_240,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_rxd_sync_reg3(41)
    );
  BU2_U0_G_RX_rxgen_rxd_sync_reg3_40 : FDC
    port map (
      D => BU2_U0_G_RX_rxgen_rxd_sync_reg2(40),
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_1_240,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_rxd_sync_reg3(40)
    );
  BU2_U0_G_RX_rxgen_rxd_sync_reg3_39 : FDC
    port map (
      D => BU2_U0_G_RX_rxgen_rxd_sync_reg2(39),
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_1_240,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_rxd_sync_reg3(39)
    );
  BU2_U0_G_RX_rxgen_rxd_sync_reg3_38 : FDC
    port map (
      D => BU2_U0_G_RX_rxgen_rxd_sync_reg2(38),
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_1_240,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_rxd_sync_reg3(38)
    );
  BU2_U0_G_RX_rxgen_rxd_sync_reg3_37 : FDC
    port map (
      D => BU2_U0_G_RX_rxgen_rxd_sync_reg2(37),
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_1_240,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_rxd_sync_reg3(37)
    );
  BU2_U0_G_RX_rxgen_rxd_sync_reg3_36 : FDC
    port map (
      D => BU2_U0_G_RX_rxgen_rxd_sync_reg2(36),
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_1_240,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_rxd_sync_reg3(36)
    );
  BU2_U0_G_RX_rxgen_rxd_sync_reg3_35 : FDC
    port map (
      D => BU2_U0_G_RX_rxgen_rxd_sync_reg2(35),
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_1_240,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_rxd_sync_reg3(35)
    );
  BU2_U0_G_RX_rxgen_rxd_sync_reg3_34 : FDC
    port map (
      D => BU2_U0_G_RX_rxgen_rxd_sync_reg2(34),
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_1_240,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_rxd_sync_reg3(34)
    );
  BU2_U0_G_RX_rxgen_rxd_sync_reg3_33 : FDC
    port map (
      D => BU2_U0_G_RX_rxgen_rxd_sync_reg2(33),
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_1_240,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_rxd_sync_reg3(33)
    );
  BU2_U0_G_RX_rxgen_rxd_sync_reg3_32 : FDC
    port map (
      D => BU2_U0_G_RX_rxgen_rxd_sync_reg2(32),
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_1_240,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_rxd_sync_reg3(32)
    );
  BU2_U0_G_RX_rxgen_rxd_sync_reg3_31 : FDC
    port map (
      D => BU2_U0_G_RX_rxgen_rxd_sync_reg2(31),
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_1_240,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_rxd_sync_reg3(31)
    );
  BU2_U0_G_RX_rxgen_rxd_sync_reg3_30 : FDC
    port map (
      D => BU2_U0_G_RX_rxgen_rxd_sync_reg2(30),
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_1_240,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_rxd_sync_reg3(30)
    );
  BU2_U0_G_RX_rxgen_rxd_sync_reg3_29 : FDC
    port map (
      D => BU2_U0_G_RX_rxgen_rxd_sync_reg2(29),
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_1_240,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_rxd_sync_reg3(29)
    );
  BU2_U0_G_RX_rxgen_rxd_sync_reg3_28 : FDC
    port map (
      D => BU2_U0_G_RX_rxgen_rxd_sync_reg2(28),
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_1_240,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_rxd_sync_reg3(28)
    );
  BU2_U0_G_RX_rxgen_rxd_sync_reg3_27 : FDC
    port map (
      D => BU2_U0_G_RX_rxgen_rxd_sync_reg2(27),
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_1_240,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_rxd_sync_reg3(27)
    );
  BU2_U0_G_RX_rxgen_rxd_sync_reg3_26 : FDC
    port map (
      D => BU2_U0_G_RX_rxgen_rxd_sync_reg2(26),
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_1_240,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_rxd_sync_reg3(26)
    );
  BU2_U0_G_RX_rxgen_rxd_sync_reg3_25 : FDC
    port map (
      D => BU2_U0_G_RX_rxgen_rxd_sync_reg2(25),
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_1_240,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_rxd_sync_reg3(25)
    );
  BU2_U0_G_RX_rxgen_rxd_sync_reg3_24 : FDC
    port map (
      D => BU2_U0_G_RX_rxgen_rxd_sync_reg2(24),
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_1_240,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_rxd_sync_reg3(24)
    );
  BU2_U0_G_RX_rxgen_rxd_sync_reg3_23 : FDC
    port map (
      D => BU2_U0_G_RX_rxgen_rxd_sync_reg2(23),
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_1_240,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_rxd_sync_reg3(23)
    );
  BU2_U0_G_RX_rxgen_rxd_sync_reg3_22 : FDC
    port map (
      D => BU2_U0_G_RX_rxgen_rxd_sync_reg2(22),
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_1_240,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_rxd_sync_reg3(22)
    );
  BU2_U0_G_RX_rxgen_rxd_sync_reg3_21 : FDC
    port map (
      D => BU2_U0_G_RX_rxgen_rxd_sync_reg2(21),
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_1_240,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_rxd_sync_reg3(21)
    );
  BU2_U0_G_RX_rxgen_rxd_sync_reg3_20 : FDC
    port map (
      D => BU2_U0_G_RX_rxgen_rxd_sync_reg2(20),
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_1_240,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_rxd_sync_reg3(20)
    );
  BU2_U0_G_RX_rxgen_rxd_sync_reg3_19 : FDC
    port map (
      D => BU2_U0_G_RX_rxgen_rxd_sync_reg2(19),
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_1_240,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_rxd_sync_reg3(19)
    );
  BU2_U0_G_RX_rxgen_rxd_sync_reg3_18 : FDC
    port map (
      D => BU2_U0_G_RX_rxgen_rxd_sync_reg2(18),
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_1_240,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_rxd_sync_reg3(18)
    );
  BU2_U0_G_RX_rxgen_rxd_sync_reg3_17 : FDC
    port map (
      D => BU2_U0_G_RX_rxgen_rxd_sync_reg2(17),
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_1_240,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_rxd_sync_reg3(17)
    );
  BU2_U0_G_RX_rxgen_rxd_sync_reg3_16 : FDC
    port map (
      D => BU2_U0_G_RX_rxgen_rxd_sync_reg2(16),
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_1_240,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_rxd_sync_reg3(16)
    );
  BU2_U0_G_RX_rxgen_rxd_sync_reg3_15 : FDC
    port map (
      D => BU2_U0_G_RX_rxgen_rxd_sync_reg2(15),
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_1_240,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_rxd_sync_reg3(15)
    );
  BU2_U0_G_RX_rxgen_rxd_sync_reg3_14 : FDC
    port map (
      D => BU2_U0_G_RX_rxgen_rxd_sync_reg2(14),
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_1_240,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_rxd_sync_reg3(14)
    );
  BU2_U0_G_RX_rxgen_rxd_sync_reg3_13 : FDC
    port map (
      D => BU2_U0_G_RX_rxgen_rxd_sync_reg2(13),
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_1_240,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_rxd_sync_reg3(13)
    );
  BU2_U0_G_RX_rxgen_rxd_sync_reg3_12 : FDC
    port map (
      D => BU2_U0_G_RX_rxgen_rxd_sync_reg2(12),
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_1_240,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_rxd_sync_reg3(12)
    );
  BU2_U0_G_RX_rxgen_rxd_sync_reg3_11 : FDC
    port map (
      D => BU2_U0_G_RX_rxgen_rxd_sync_reg2(11),
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_1_240,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_rxd_sync_reg3(11)
    );
  BU2_U0_G_RX_rxgen_rxd_sync_reg3_10 : FDC
    port map (
      D => BU2_U0_G_RX_rxgen_rxd_sync_reg2(10),
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_1_240,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_rxd_sync_reg3(10)
    );
  BU2_U0_G_RX_rxgen_rxd_sync_reg3_9 : FDC
    port map (
      D => BU2_U0_G_RX_rxgen_rxd_sync_reg2(9),
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_1_240,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_rxd_sync_reg3(9)
    );
  BU2_U0_G_RX_rxgen_rxd_sync_reg3_8 : FDC
    port map (
      D => BU2_U0_G_RX_rxgen_rxd_sync_reg2(8),
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_1_240,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_rxd_sync_reg3(8)
    );
  BU2_U0_G_RX_rxgen_rxd_sync_reg3_7 : FDC
    port map (
      D => BU2_U0_G_RX_rxgen_rxd_sync_reg2(7),
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_1_240,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_rxd_sync_reg3(7)
    );
  BU2_U0_G_RX_rxgen_rxd_sync_reg3_6 : FDC
    port map (
      D => BU2_U0_G_RX_rxgen_rxd_sync_reg2(6),
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_1_240,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_rxd_sync_reg3(6)
    );
  BU2_U0_G_RX_rxgen_rxd_sync_reg3_5 : FDC
    port map (
      D => BU2_U0_G_RX_rxgen_rxd_sync_reg2(5),
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_1_240,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_rxd_sync_reg3(5)
    );
  BU2_U0_G_RX_rxgen_rxd_sync_reg3_4 : FDC
    port map (
      D => BU2_U0_G_RX_rxgen_rxd_sync_reg2(4),
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_1_240,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_rxd_sync_reg3(4)
    );
  BU2_U0_G_RX_rxgen_rxd_sync_reg3_3 : FDC
    port map (
      D => BU2_U0_G_RX_rxgen_rxd_sync_reg2(3),
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_1_240,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_rxd_sync_reg3(3)
    );
  BU2_U0_G_RX_rxgen_rxd_sync_reg3_2 : FDC
    port map (
      D => BU2_U0_G_RX_rxgen_rxd_sync_reg2(2),
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_1_240,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_rxd_sync_reg3(2)
    );
  BU2_U0_G_RX_rxgen_rxd_sync_reg3_1 : FDC
    port map (
      D => BU2_U0_G_RX_rxgen_rxd_sync_reg2(1),
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_1_240,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_rxd_sync_reg3(1)
    );
  BU2_U0_G_RX_rxgen_rxd_sync_reg3_0 : FDC
    port map (
      D => BU2_U0_G_RX_rxgen_rxd_sync_reg2(0),
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_1_240,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_rxd_sync_reg3(0)
    );
  BU2_U0_G_RX_rxgen_rxd_sync_reg2_63 : FDC
    port map (
      D => BU2_U0_G_RX_rxgen_rxd_sync_reg1(63),
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_1_240,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_rxd_sync_reg2(63)
    );
  BU2_U0_G_RX_rxgen_rxd_sync_reg2_62 : FDC
    port map (
      D => BU2_U0_G_RX_rxgen_rxd_sync_reg1(62),
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_1_240,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_rxd_sync_reg2(62)
    );
  BU2_U0_G_RX_rxgen_rxd_sync_reg2_61 : FDC
    port map (
      D => BU2_U0_G_RX_rxgen_rxd_sync_reg1(61),
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_1_240,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_rxd_sync_reg2(61)
    );
  BU2_U0_G_RX_rxgen_rxd_sync_reg2_60 : FDC
    port map (
      D => BU2_U0_G_RX_rxgen_rxd_sync_reg1(60),
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_1_240,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_rxd_sync_reg2(60)
    );
  BU2_U0_G_RX_rxgen_rxd_sync_reg2_59 : FDC
    port map (
      D => BU2_U0_G_RX_rxgen_rxd_sync_reg1(59),
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_1_240,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_rxd_sync_reg2(59)
    );
  BU2_U0_G_RX_rxgen_rxd_sync_reg2_58 : FDC
    port map (
      D => BU2_U0_G_RX_rxgen_rxd_sync_reg1(58),
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_1_240,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_rxd_sync_reg2(58)
    );
  BU2_U0_G_RX_rxgen_rxd_sync_reg2_57 : FDC
    port map (
      D => BU2_U0_G_RX_rxgen_rxd_sync_reg1(57),
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_1_240,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_rxd_sync_reg2(57)
    );
  BU2_U0_G_RX_rxgen_rxd_sync_reg2_56 : FDC
    port map (
      D => BU2_U0_G_RX_rxgen_rxd_sync_reg1(56),
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_1_240,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_rxd_sync_reg2(56)
    );
  BU2_U0_G_RX_rxgen_rxd_sync_reg2_55 : FDC
    port map (
      D => BU2_U0_G_RX_rxgen_rxd_sync_reg1(55),
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_1_240,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_rxd_sync_reg2(55)
    );
  BU2_U0_G_RX_rxgen_rxd_sync_reg2_54 : FDC
    port map (
      D => BU2_U0_G_RX_rxgen_rxd_sync_reg1(54),
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_1_240,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_rxd_sync_reg2(54)
    );
  BU2_U0_G_RX_rxgen_rxd_sync_reg2_53 : FDC
    port map (
      D => BU2_U0_G_RX_rxgen_rxd_sync_reg1(53),
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_1_240,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_rxd_sync_reg2(53)
    );
  BU2_U0_G_RX_rxgen_rxd_sync_reg2_52 : FDC
    port map (
      D => BU2_U0_G_RX_rxgen_rxd_sync_reg1(52),
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_1_240,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_rxd_sync_reg2(52)
    );
  BU2_U0_G_RX_rxgen_rxd_sync_reg2_51 : FDC
    port map (
      D => BU2_U0_G_RX_rxgen_rxd_sync_reg1(51),
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_1_240,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_rxd_sync_reg2(51)
    );
  BU2_U0_G_RX_rxgen_rxd_sync_reg2_50 : FDC
    port map (
      D => BU2_U0_G_RX_rxgen_rxd_sync_reg1(50),
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_1_240,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_rxd_sync_reg2(50)
    );
  BU2_U0_G_RX_rxgen_rxd_sync_reg2_49 : FDC
    port map (
      D => BU2_U0_G_RX_rxgen_rxd_sync_reg1(49),
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_1_240,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_rxd_sync_reg2(49)
    );
  BU2_U0_G_RX_rxgen_rxd_sync_reg2_48 : FDC
    port map (
      D => BU2_U0_G_RX_rxgen_rxd_sync_reg1(48),
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_1_240,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_rxd_sync_reg2(48)
    );
  BU2_U0_G_RX_rxgen_rxd_sync_reg2_47 : FDC
    port map (
      D => BU2_U0_G_RX_rxgen_rxd_sync_reg1(47),
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_1_240,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_rxd_sync_reg2(47)
    );
  BU2_U0_G_RX_rxgen_rxd_sync_reg2_46 : FDC
    port map (
      D => BU2_U0_G_RX_rxgen_rxd_sync_reg1(46),
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_1_240,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_rxd_sync_reg2(46)
    );
  BU2_U0_G_RX_rxgen_rxd_sync_reg2_45 : FDC
    port map (
      D => BU2_U0_G_RX_rxgen_rxd_sync_reg1(45),
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_1_240,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_rxd_sync_reg2(45)
    );
  BU2_U0_G_RX_rxgen_rxd_sync_reg2_44 : FDC
    port map (
      D => BU2_U0_G_RX_rxgen_rxd_sync_reg1(44),
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_1_240,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_rxd_sync_reg2(44)
    );
  BU2_U0_G_RX_rxgen_rxd_sync_reg2_43 : FDC
    port map (
      D => BU2_U0_G_RX_rxgen_rxd_sync_reg1(43),
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_1_240,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_rxd_sync_reg2(43)
    );
  BU2_U0_G_RX_rxgen_rxd_sync_reg2_42 : FDC
    port map (
      D => BU2_U0_G_RX_rxgen_rxd_sync_reg1(42),
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_1_240,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_rxd_sync_reg2(42)
    );
  BU2_U0_G_RX_rxgen_rxd_sync_reg2_41 : FDC
    port map (
      D => BU2_U0_G_RX_rxgen_rxd_sync_reg1(41),
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_1_240,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_rxd_sync_reg2(41)
    );
  BU2_U0_G_RX_rxgen_rxd_sync_reg2_40 : FDC
    port map (
      D => BU2_U0_G_RX_rxgen_rxd_sync_reg1(40),
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_1_240,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_rxd_sync_reg2(40)
    );
  BU2_U0_G_RX_rxgen_rxd_sync_reg2_39 : FDC
    port map (
      D => BU2_U0_G_RX_rxgen_rxd_sync_reg1(39),
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_1_240,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_rxd_sync_reg2(39)
    );
  BU2_U0_G_RX_rxgen_rxd_sync_reg2_38 : FDC
    port map (
      D => BU2_U0_G_RX_rxgen_rxd_sync_reg1(38),
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_1_240,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_rxd_sync_reg2(38)
    );
  BU2_U0_G_RX_rxgen_rxd_sync_reg2_37 : FDC
    port map (
      D => BU2_U0_G_RX_rxgen_rxd_sync_reg1(37),
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_1_240,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_rxd_sync_reg2(37)
    );
  BU2_U0_G_RX_rxgen_rxd_sync_reg2_36 : FDC
    port map (
      D => BU2_U0_G_RX_rxgen_rxd_sync_reg1(36),
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_1_240,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_rxd_sync_reg2(36)
    );
  BU2_U0_G_RX_rxgen_rxd_sync_reg2_35 : FDC
    port map (
      D => BU2_U0_G_RX_rxgen_rxd_sync_reg1(35),
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_1_240,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_rxd_sync_reg2(35)
    );
  BU2_U0_G_RX_rxgen_rxd_sync_reg2_34 : FDC
    port map (
      D => BU2_U0_G_RX_rxgen_rxd_sync_reg1(34),
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_1_240,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_rxd_sync_reg2(34)
    );
  BU2_U0_G_RX_rxgen_rxd_sync_reg2_33 : FDC
    port map (
      D => BU2_U0_G_RX_rxgen_rxd_sync_reg1(33),
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_1_240,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_rxd_sync_reg2(33)
    );
  BU2_U0_G_RX_rxgen_rxd_sync_reg2_32 : FDC
    port map (
      D => BU2_U0_G_RX_rxgen_rxd_sync_reg1(32),
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_1_240,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_rxd_sync_reg2(32)
    );
  BU2_U0_G_RX_rxgen_rxd_sync_reg2_31 : FDC
    port map (
      D => BU2_U0_G_RX_rxgen_rxd_sync_reg1(31),
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_1_240,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_rxd_sync_reg2(31)
    );
  BU2_U0_G_RX_rxgen_rxd_sync_reg2_30 : FDC
    port map (
      D => BU2_U0_G_RX_rxgen_rxd_sync_reg1(30),
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_1_240,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_rxd_sync_reg2(30)
    );
  BU2_U0_G_RX_rxgen_rxd_sync_reg2_29 : FDC
    port map (
      D => BU2_U0_G_RX_rxgen_rxd_sync_reg1(29),
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_1_240,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_rxd_sync_reg2(29)
    );
  BU2_U0_G_RX_rxgen_rxd_sync_reg2_28 : FDC
    port map (
      D => BU2_U0_G_RX_rxgen_rxd_sync_reg1(28),
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_1_240,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_rxd_sync_reg2(28)
    );
  BU2_U0_G_RX_rxgen_rxd_sync_reg2_27 : FDC
    port map (
      D => BU2_U0_G_RX_rxgen_rxd_sync_reg1(27),
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_1_240,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_rxd_sync_reg2(27)
    );
  BU2_U0_G_RX_rxgen_rxd_sync_reg2_26 : FDC
    port map (
      D => BU2_U0_G_RX_rxgen_rxd_sync_reg1(26),
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_1_240,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_rxd_sync_reg2(26)
    );
  BU2_U0_G_RX_rxgen_rxd_sync_reg2_25 : FDC
    port map (
      D => BU2_U0_G_RX_rxgen_rxd_sync_reg1(25),
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_1_240,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_rxd_sync_reg2(25)
    );
  BU2_U0_G_RX_rxgen_rxd_sync_reg2_24 : FDC
    port map (
      D => BU2_U0_G_RX_rxgen_rxd_sync_reg1(24),
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_1_240,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_rxd_sync_reg2(24)
    );
  BU2_U0_G_RX_rxgen_rxd_sync_reg2_23 : FDC
    port map (
      D => BU2_U0_G_RX_rxgen_rxd_sync_reg1(23),
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_1_240,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_rxd_sync_reg2(23)
    );
  BU2_U0_G_RX_rxgen_rxd_sync_reg2_22 : FDC
    port map (
      D => BU2_U0_G_RX_rxgen_rxd_sync_reg1(22),
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_1_240,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_rxd_sync_reg2(22)
    );
  BU2_U0_G_RX_rxgen_rxd_sync_reg2_21 : FDC
    port map (
      D => BU2_U0_G_RX_rxgen_rxd_sync_reg1(21),
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_1_240,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_rxd_sync_reg2(21)
    );
  BU2_U0_G_RX_rxgen_rxd_sync_reg2_20 : FDC
    port map (
      D => BU2_U0_G_RX_rxgen_rxd_sync_reg1(20),
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_1_240,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_rxd_sync_reg2(20)
    );
  BU2_U0_G_RX_rxgen_rxd_sync_reg2_19 : FDC
    port map (
      D => BU2_U0_G_RX_rxgen_rxd_sync_reg1(19),
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_1_240,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_rxd_sync_reg2(19)
    );
  BU2_U0_G_RX_rxgen_rxd_sync_reg2_18 : FDC
    port map (
      D => BU2_U0_G_RX_rxgen_rxd_sync_reg1(18),
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_1_240,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_rxd_sync_reg2(18)
    );
  BU2_U0_G_RX_rxgen_rxd_sync_reg2_17 : FDC
    port map (
      D => BU2_U0_G_RX_rxgen_rxd_sync_reg1(17),
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_1_240,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_rxd_sync_reg2(17)
    );
  BU2_U0_G_RX_rxgen_rxd_sync_reg2_16 : FDC
    port map (
      D => BU2_U0_G_RX_rxgen_rxd_sync_reg1(16),
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_1_240,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_rxd_sync_reg2(16)
    );
  BU2_U0_G_RX_rxgen_rxd_sync_reg2_15 : FDC
    port map (
      D => BU2_U0_G_RX_rxgen_rxd_sync_reg1(15),
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_1_240,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_rxd_sync_reg2(15)
    );
  BU2_U0_G_RX_rxgen_rxd_sync_reg2_14 : FDC
    port map (
      D => BU2_U0_G_RX_rxgen_rxd_sync_reg1(14),
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_1_240,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_rxd_sync_reg2(14)
    );
  BU2_U0_G_RX_rxgen_rxd_sync_reg2_13 : FDC
    port map (
      D => BU2_U0_G_RX_rxgen_rxd_sync_reg1(13),
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_1_240,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_rxd_sync_reg2(13)
    );
  BU2_U0_G_RX_rxgen_rxd_sync_reg2_12 : FDC
    port map (
      D => BU2_U0_G_RX_rxgen_rxd_sync_reg1(12),
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_1_240,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_rxd_sync_reg2(12)
    );
  BU2_U0_G_RX_rxgen_rxd_sync_reg2_11 : FDC
    port map (
      D => BU2_U0_G_RX_rxgen_rxd_sync_reg1(11),
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_1_240,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_rxd_sync_reg2(11)
    );
  BU2_U0_G_RX_rxgen_rxd_sync_reg2_10 : FDC
    port map (
      D => BU2_U0_G_RX_rxgen_rxd_sync_reg1(10),
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_1_240,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_rxd_sync_reg2(10)
    );
  BU2_U0_G_RX_rxgen_rxd_sync_reg2_9 : FDC
    port map (
      D => BU2_U0_G_RX_rxgen_rxd_sync_reg1(9),
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_1_240,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_rxd_sync_reg2(9)
    );
  BU2_U0_G_RX_rxgen_rxd_sync_reg2_8 : FDC
    port map (
      D => BU2_U0_G_RX_rxgen_rxd_sync_reg1(8),
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_1_240,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_rxd_sync_reg2(8)
    );
  BU2_U0_G_RX_rxgen_rxd_sync_reg2_7 : FDC
    port map (
      D => BU2_U0_G_RX_rxgen_rxd_sync_reg1(7),
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_1_240,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_rxd_sync_reg2(7)
    );
  BU2_U0_G_RX_rxgen_rxd_sync_reg2_6 : FDC
    port map (
      D => BU2_U0_G_RX_rxgen_rxd_sync_reg1(6),
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_1_240,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_rxd_sync_reg2(6)
    );
  BU2_U0_G_RX_rxgen_rxd_sync_reg2_5 : FDC
    port map (
      D => BU2_U0_G_RX_rxgen_rxd_sync_reg1(5),
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_1_240,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_rxd_sync_reg2(5)
    );
  BU2_U0_G_RX_rxgen_rxd_sync_reg2_4 : FDC
    port map (
      D => BU2_U0_G_RX_rxgen_rxd_sync_reg1(4),
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_1_240,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_rxd_sync_reg2(4)
    );
  BU2_U0_G_RX_rxgen_rxd_sync_reg2_3 : FDC
    port map (
      D => BU2_U0_G_RX_rxgen_rxd_sync_reg1(3),
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_1_240,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_rxd_sync_reg2(3)
    );
  BU2_U0_G_RX_rxgen_rxd_sync_reg2_2 : FDC
    port map (
      D => BU2_U0_G_RX_rxgen_rxd_sync_reg1(2),
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_1_240,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_rxd_sync_reg2(2)
    );
  BU2_U0_G_RX_rxgen_rxd_sync_reg2_1 : FDC
    port map (
      D => BU2_U0_G_RX_rxgen_rxd_sync_reg1(1),
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_1_240,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_rxd_sync_reg2(1)
    );
  BU2_U0_G_RX_rxgen_rxd_sync_reg2_0 : FDC
    port map (
      D => BU2_U0_G_RX_rxgen_rxd_sync_reg1(0),
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_1_240,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_rxd_sync_reg2(0)
    );
  BU2_U0_G_RX_rxgen_rxc_sync_reg1_7 : FDP
    port map (
      D => BU2_U0_G_RX_rxgen_synchronise_rxc_out(7),
      PRE => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_378,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_rxc_sync_reg1(7)
    );
  BU2_U0_G_RX_rxgen_rxc_sync_reg1_6 : FDP
    port map (
      D => BU2_U0_G_RX_rxgen_synchronise_rxc_out(6),
      PRE => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_378,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_rxc_sync_reg1(6)
    );
  BU2_U0_G_RX_rxgen_rxc_sync_reg1_5 : FDP
    port map (
      D => BU2_U0_G_RX_rxgen_synchronise_rxc_out(5),
      PRE => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_378,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_rxc_sync_reg1(5)
    );
  BU2_U0_G_RX_rxgen_rxc_sync_reg1_4 : FDP
    port map (
      D => BU2_U0_G_RX_rxgen_synchronise_rxc_out(4),
      PRE => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_378,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_rxc_sync_reg1(4)
    );
  BU2_U0_G_RX_rxgen_rxc_sync_reg1_3 : FDP
    port map (
      D => BU2_U0_G_RX_rxgen_synchronise_rxc_out(3),
      PRE => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_378,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_rxc_sync_reg1(3)
    );
  BU2_U0_G_RX_rxgen_rxc_sync_reg1_2 : FDP
    port map (
      D => BU2_U0_G_RX_rxgen_synchronise_rxc_out(2),
      PRE => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_378,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_rxc_sync_reg1(2)
    );
  BU2_U0_G_RX_rxgen_rxc_sync_reg1_1 : FDP
    port map (
      D => BU2_U0_G_RX_rxgen_synchronise_rxc_out(1),
      PRE => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_378,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_rxc_sync_reg1(1)
    );
  BU2_U0_G_RX_rxgen_rxc_sync_reg1_0 : FDP
    port map (
      D => BU2_U0_G_RX_rxgen_synchronise_rxc_out(0),
      PRE => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_378,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_rxc_sync_reg1(0)
    );
  BU2_U0_G_RX_rxgen_start_code_found_reg : FDC
    port map (
      D => BU2_U0_G_RX_rxgen_synchronise_start_code_found_239,
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_1_240,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_start_code_found_reg_238
    );
  BU2_U0_G_RX_rxgen_rxd_sync_reg1_63 : FDC
    port map (
      D => BU2_U0_G_RX_rxgen_synchronise_rxd_out(63),
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_1_240,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_rxd_sync_reg1(63)
    );
  BU2_U0_G_RX_rxgen_rxd_sync_reg1_62 : FDC
    port map (
      D => BU2_U0_G_RX_rxgen_synchronise_rxd_out(62),
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_1_240,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_rxd_sync_reg1(62)
    );
  BU2_U0_G_RX_rxgen_rxd_sync_reg1_61 : FDC
    port map (
      D => BU2_U0_G_RX_rxgen_synchronise_rxd_out(61),
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_1_240,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_rxd_sync_reg1(61)
    );
  BU2_U0_G_RX_rxgen_rxd_sync_reg1_60 : FDC
    port map (
      D => BU2_U0_G_RX_rxgen_synchronise_rxd_out(60),
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_1_240,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_rxd_sync_reg1(60)
    );
  BU2_U0_G_RX_rxgen_rxd_sync_reg1_59 : FDC
    port map (
      D => BU2_U0_G_RX_rxgen_synchronise_rxd_out(59),
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_1_240,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_rxd_sync_reg1(59)
    );
  BU2_U0_G_RX_rxgen_rxd_sync_reg1_58 : FDC
    port map (
      D => BU2_U0_G_RX_rxgen_synchronise_rxd_out(58),
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_1_240,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_rxd_sync_reg1(58)
    );
  BU2_U0_G_RX_rxgen_rxd_sync_reg1_57 : FDC
    port map (
      D => BU2_U0_G_RX_rxgen_synchronise_rxd_out(57),
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_1_240,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_rxd_sync_reg1(57)
    );
  BU2_U0_G_RX_rxgen_rxd_sync_reg1_56 : FDC
    port map (
      D => BU2_U0_G_RX_rxgen_synchronise_rxd_out(56),
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_1_240,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_rxd_sync_reg1(56)
    );
  BU2_U0_G_RX_rxgen_rxd_sync_reg1_55 : FDC
    port map (
      D => BU2_U0_G_RX_rxgen_synchronise_rxd_out(55),
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_1_240,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_rxd_sync_reg1(55)
    );
  BU2_U0_G_RX_rxgen_rxd_sync_reg1_54 : FDC
    port map (
      D => BU2_U0_G_RX_rxgen_synchronise_rxd_out(54),
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_1_240,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_rxd_sync_reg1(54)
    );
  BU2_U0_G_RX_rxgen_rxd_sync_reg1_53 : FDC
    port map (
      D => BU2_U0_G_RX_rxgen_synchronise_rxd_out(53),
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_1_240,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_rxd_sync_reg1(53)
    );
  BU2_U0_G_RX_rxgen_rxd_sync_reg1_52 : FDC
    port map (
      D => BU2_U0_G_RX_rxgen_synchronise_rxd_out(52),
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_1_240,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_rxd_sync_reg1(52)
    );
  BU2_U0_G_RX_rxgen_rxd_sync_reg1_51 : FDC
    port map (
      D => BU2_U0_G_RX_rxgen_synchronise_rxd_out(51),
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_1_240,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_rxd_sync_reg1(51)
    );
  BU2_U0_G_RX_rxgen_rxd_sync_reg1_50 : FDC
    port map (
      D => BU2_U0_G_RX_rxgen_synchronise_rxd_out(50),
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_1_240,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_rxd_sync_reg1(50)
    );
  BU2_U0_G_RX_rxgen_rxd_sync_reg1_49 : FDC
    port map (
      D => BU2_U0_G_RX_rxgen_synchronise_rxd_out(49),
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_1_240,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_rxd_sync_reg1(49)
    );
  BU2_U0_G_RX_rxgen_rxd_sync_reg1_48 : FDC
    port map (
      D => BU2_U0_G_RX_rxgen_synchronise_rxd_out(48),
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_1_240,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_rxd_sync_reg1(48)
    );
  BU2_U0_G_RX_rxgen_rxd_sync_reg1_47 : FDC
    port map (
      D => BU2_U0_G_RX_rxgen_synchronise_rxd_out(47),
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_1_240,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_rxd_sync_reg1(47)
    );
  BU2_U0_G_RX_rxgen_rxd_sync_reg1_46 : FDC
    port map (
      D => BU2_U0_G_RX_rxgen_synchronise_rxd_out(46),
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_1_240,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_rxd_sync_reg1(46)
    );
  BU2_U0_G_RX_rxgen_rxd_sync_reg1_45 : FDC
    port map (
      D => BU2_U0_G_RX_rxgen_synchronise_rxd_out(45),
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_1_240,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_rxd_sync_reg1(45)
    );
  BU2_U0_G_RX_rxgen_rxd_sync_reg1_44 : FDC
    port map (
      D => BU2_U0_G_RX_rxgen_synchronise_rxd_out(44),
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_378,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_rxd_sync_reg1(44)
    );
  BU2_U0_G_RX_rxgen_rxd_sync_reg1_43 : FDC
    port map (
      D => BU2_U0_G_RX_rxgen_synchronise_rxd_out(43),
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_378,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_rxd_sync_reg1(43)
    );
  BU2_U0_G_RX_rxgen_rxd_sync_reg1_42 : FDC
    port map (
      D => BU2_U0_G_RX_rxgen_synchronise_rxd_out(42),
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_378,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_rxd_sync_reg1(42)
    );
  BU2_U0_G_RX_rxgen_rxd_sync_reg1_41 : FDC
    port map (
      D => BU2_U0_G_RX_rxgen_synchronise_rxd_out(41),
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_378,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_rxd_sync_reg1(41)
    );
  BU2_U0_G_RX_rxgen_rxd_sync_reg1_40 : FDC
    port map (
      D => BU2_U0_G_RX_rxgen_synchronise_rxd_out(40),
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_378,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_rxd_sync_reg1(40)
    );
  BU2_U0_G_RX_rxgen_rxd_sync_reg1_39 : FDC
    port map (
      D => BU2_U0_G_RX_rxgen_synchronise_rxd_out(39),
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_378,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_rxd_sync_reg1(39)
    );
  BU2_U0_G_RX_rxgen_rxd_sync_reg1_38 : FDC
    port map (
      D => BU2_U0_G_RX_rxgen_synchronise_rxd_out(38),
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_378,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_rxd_sync_reg1(38)
    );
  BU2_U0_G_RX_rxgen_rxd_sync_reg1_37 : FDC
    port map (
      D => BU2_U0_G_RX_rxgen_synchronise_rxd_out(37),
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_378,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_rxd_sync_reg1(37)
    );
  BU2_U0_G_RX_rxgen_rxd_sync_reg1_36 : FDC
    port map (
      D => BU2_U0_G_RX_rxgen_synchronise_rxd_out(36),
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_378,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_rxd_sync_reg1(36)
    );
  BU2_U0_G_RX_rxgen_rxd_sync_reg1_35 : FDC
    port map (
      D => BU2_U0_G_RX_rxgen_synchronise_rxd_out(35),
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_378,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_rxd_sync_reg1(35)
    );
  BU2_U0_G_RX_rxgen_rxd_sync_reg1_34 : FDC
    port map (
      D => BU2_U0_G_RX_rxgen_synchronise_rxd_out(34),
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_378,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_rxd_sync_reg1(34)
    );
  BU2_U0_G_RX_rxgen_rxd_sync_reg1_33 : FDC
    port map (
      D => BU2_U0_G_RX_rxgen_synchronise_rxd_out(33),
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_378,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_rxd_sync_reg1(33)
    );
  BU2_U0_G_RX_rxgen_rxd_sync_reg1_32 : FDC
    port map (
      D => BU2_U0_G_RX_rxgen_synchronise_rxd_out(32),
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_378,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_rxd_sync_reg1(32)
    );
  BU2_U0_G_RX_rxgen_rxd_sync_reg1_31 : FDC
    port map (
      D => BU2_U0_G_RX_rxgen_synchronise_rxd_out(31),
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_378,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_rxd_sync_reg1(31)
    );
  BU2_U0_G_RX_rxgen_rxd_sync_reg1_30 : FDC
    port map (
      D => BU2_U0_G_RX_rxgen_synchronise_rxd_out(30),
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_378,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_rxd_sync_reg1(30)
    );
  BU2_U0_G_RX_rxgen_rxd_sync_reg1_29 : FDC
    port map (
      D => BU2_U0_G_RX_rxgen_synchronise_rxd_out(29),
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_378,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_rxd_sync_reg1(29)
    );
  BU2_U0_G_RX_rxgen_rxd_sync_reg1_28 : FDC
    port map (
      D => BU2_U0_G_RX_rxgen_synchronise_rxd_out(28),
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_378,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_rxd_sync_reg1(28)
    );
  BU2_U0_G_RX_rxgen_rxd_sync_reg1_27 : FDC
    port map (
      D => BU2_U0_G_RX_rxgen_synchronise_rxd_out(27),
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_378,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_rxd_sync_reg1(27)
    );
  BU2_U0_G_RX_rxgen_rxd_sync_reg1_26 : FDC
    port map (
      D => BU2_U0_G_RX_rxgen_synchronise_rxd_out(26),
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_378,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_rxd_sync_reg1(26)
    );
  BU2_U0_G_RX_rxgen_rxd_sync_reg1_25 : FDC
    port map (
      D => BU2_U0_G_RX_rxgen_synchronise_rxd_out(25),
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_378,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_rxd_sync_reg1(25)
    );
  BU2_U0_G_RX_rxgen_rxd_sync_reg1_24 : FDC
    port map (
      D => BU2_U0_G_RX_rxgen_synchronise_rxd_out(24),
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_378,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_rxd_sync_reg1(24)
    );
  BU2_U0_G_RX_rxgen_rxd_sync_reg1_23 : FDC
    port map (
      D => BU2_U0_G_RX_rxgen_synchronise_rxd_out(23),
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_378,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_rxd_sync_reg1(23)
    );
  BU2_U0_G_RX_rxgen_rxd_sync_reg1_22 : FDC
    port map (
      D => BU2_U0_G_RX_rxgen_synchronise_rxd_out(22),
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_378,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_rxd_sync_reg1(22)
    );
  BU2_U0_G_RX_rxgen_rxd_sync_reg1_21 : FDC
    port map (
      D => BU2_U0_G_RX_rxgen_synchronise_rxd_out(21),
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_378,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_rxd_sync_reg1(21)
    );
  BU2_U0_G_RX_rxgen_rxd_sync_reg1_20 : FDC
    port map (
      D => BU2_U0_G_RX_rxgen_synchronise_rxd_out(20),
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_378,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_rxd_sync_reg1(20)
    );
  BU2_U0_G_RX_rxgen_rxd_sync_reg1_19 : FDC
    port map (
      D => BU2_U0_G_RX_rxgen_synchronise_rxd_out(19),
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_378,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_rxd_sync_reg1(19)
    );
  BU2_U0_G_RX_rxgen_rxd_sync_reg1_18 : FDC
    port map (
      D => BU2_U0_G_RX_rxgen_synchronise_rxd_out(18),
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_378,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_rxd_sync_reg1(18)
    );
  BU2_U0_G_RX_rxgen_rxd_sync_reg1_17 : FDC
    port map (
      D => BU2_U0_G_RX_rxgen_synchronise_rxd_out(17),
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_378,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_rxd_sync_reg1(17)
    );
  BU2_U0_G_RX_rxgen_rxd_sync_reg1_16 : FDC
    port map (
      D => BU2_U0_G_RX_rxgen_synchronise_rxd_out(16),
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_378,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_rxd_sync_reg1(16)
    );
  BU2_U0_G_RX_rxgen_rxd_sync_reg1_15 : FDC
    port map (
      D => BU2_U0_G_RX_rxgen_synchronise_rxd_out(15),
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_378,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_rxd_sync_reg1(15)
    );
  BU2_U0_G_RX_rxgen_rxd_sync_reg1_14 : FDC
    port map (
      D => BU2_U0_G_RX_rxgen_synchronise_rxd_out(14),
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_378,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_rxd_sync_reg1(14)
    );
  BU2_U0_G_RX_rxgen_rxd_sync_reg1_13 : FDC
    port map (
      D => BU2_U0_G_RX_rxgen_synchronise_rxd_out(13),
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_378,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_rxd_sync_reg1(13)
    );
  BU2_U0_G_RX_rxgen_rxd_sync_reg1_12 : FDC
    port map (
      D => BU2_U0_G_RX_rxgen_synchronise_rxd_out(12),
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_378,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_rxd_sync_reg1(12)
    );
  BU2_U0_G_RX_rxgen_rxd_sync_reg1_11 : FDC
    port map (
      D => BU2_U0_G_RX_rxgen_synchronise_rxd_out(11),
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_378,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_rxd_sync_reg1(11)
    );
  BU2_U0_G_RX_rxgen_rxd_sync_reg1_10 : FDC
    port map (
      D => BU2_U0_G_RX_rxgen_synchronise_rxd_out(10),
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_378,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_rxd_sync_reg1(10)
    );
  BU2_U0_G_RX_rxgen_rxd_sync_reg1_9 : FDC
    port map (
      D => BU2_U0_G_RX_rxgen_synchronise_rxd_out(9),
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_1_240,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_rxd_sync_reg1(9)
    );
  BU2_U0_G_RX_rxgen_rxd_sync_reg1_8 : FDC
    port map (
      D => BU2_U0_G_RX_rxgen_synchronise_rxd_out(8),
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_1_240,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_rxd_sync_reg1(8)
    );
  BU2_U0_G_RX_rxgen_rxd_sync_reg1_7 : FDC
    port map (
      D => BU2_U0_G_RX_rxgen_synchronise_rxd_out(7),
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_1_240,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_rxd_sync_reg1(7)
    );
  BU2_U0_G_RX_rxgen_rxd_sync_reg1_6 : FDC
    port map (
      D => BU2_U0_G_RX_rxgen_synchronise_rxd_out(6),
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_1_240,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_rxd_sync_reg1(6)
    );
  BU2_U0_G_RX_rxgen_rxd_sync_reg1_5 : FDC
    port map (
      D => BU2_U0_G_RX_rxgen_synchronise_rxd_out(5),
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_1_240,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_rxd_sync_reg1(5)
    );
  BU2_U0_G_RX_rxgen_rxd_sync_reg1_4 : FDC
    port map (
      D => BU2_U0_G_RX_rxgen_synchronise_rxd_out(4),
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_378,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_rxd_sync_reg1(4)
    );
  BU2_U0_G_RX_rxgen_rxd_sync_reg1_3 : FDC
    port map (
      D => BU2_U0_G_RX_rxgen_synchronise_rxd_out(3),
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_378,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_rxd_sync_reg1(3)
    );
  BU2_U0_G_RX_rxgen_rxd_sync_reg1_2 : FDC
    port map (
      D => BU2_U0_G_RX_rxgen_synchronise_rxd_out(2),
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_378,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_rxd_sync_reg1(2)
    );
  BU2_U0_G_RX_rxgen_rxd_sync_reg1_1 : FDC
    port map (
      D => BU2_U0_G_RX_rxgen_synchronise_rxd_out(1),
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_378,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_rxd_sync_reg1(1)
    );
  BU2_U0_G_RX_rxgen_rxd_sync_reg1_0 : FDC
    port map (
      D => BU2_U0_G_RX_rxgen_synchronise_rxd_out(0),
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_378,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_rxd_sync_reg1(0)
    );
  BU2_U0_G_RX_rxgen_enable_reg : FDC
    port map (
      D => configuration_vector_392(49),
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_378,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_enable_reg_241
    );
  BU2_U0_G_RX_rxgen_crc_mode_held : FDCE
    port map (
      D => configuration_vector_392(50),
      CE => BU2_U0_G_RX_rxgen_decode_start_flag_243,
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_378,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_crc_mode_held_242
    );
  BU2_U0_G_RX_rxgen_rx_preamble_reg : FDC
    port map (
      D => configuration_vector_392(66),
      CLR => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_378,
      C => rx_clk0,
      Q => BU2_U0_G_RX_rxgen_rx_preamble_reg_244
    );
  BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_rx_data_count_1 : FDCE
    port map (
      D => BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_rx_data_count_mux0000(1),
      CE => BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_rx_not0006,
      CLR => BU2_U0_G_RX_RESET_sync_flow_ctrl_rx_reset_i_reset_out_382,
      C => rx_clk0,
      Q => BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_rx_data_count(1)
    );
  BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_rx_data_count_0 : FDCE
    port map (
      D => BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_rx_data_count_mux0000(0),
      CE => BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_rx_not0006,
      CLR => BU2_U0_G_RX_RESET_sync_flow_ctrl_rx_reset_i_reset_out_382,
      C => rx_clk0,
      Q => BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_rx_data_count(0)
    );
  BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_rx_pause_value_0 : FDCE
    port map (
      D => BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_rx_mux0016,
      CE => BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_rx_not0004,
      CLR => BU2_U0_G_RX_RESET_sync_flow_ctrl_rx_reset_i_reset_out_382,
      C => rx_clk0,
      Q => BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_rx_pause_value(0)
    );
  BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_rx_pause_value_15 : FDCE
    port map (
      D => BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_rx_mux0015,
      CE => BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_rx_not0004,
      CLR => BU2_U0_G_RX_RESET_sync_flow_ctrl_rx_reset_i_reset_out_382,
      C => rx_clk0,
      Q => BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_rx_pause_value(15)
    );
  BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_rx_pause_value_14 : FDCE
    port map (
      D => BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_rx_mux0014,
      CE => BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_rx_not0004,
      CLR => BU2_U0_G_RX_RESET_sync_flow_ctrl_rx_reset_i_reset_out_382,
      C => rx_clk0,
      Q => BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_rx_pause_value(14)
    );
  BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_rx_pause_value_13 : FDCE
    port map (
      D => BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_rx_mux0013,
      CE => BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_rx_not0004,
      CLR => BU2_U0_G_RX_RESET_sync_flow_ctrl_rx_reset_i_reset_out_382,
      C => rx_clk0,
      Q => BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_rx_pause_value(13)
    );
  BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_rx_pause_value_12 : FDCE
    port map (
      D => BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_rx_mux0012,
      CE => BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_rx_not0004,
      CLR => BU2_U0_G_RX_RESET_sync_flow_ctrl_rx_reset_i_reset_out_382,
      C => rx_clk0,
      Q => BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_rx_pause_value(12)
    );
  BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_rx_pause_value_11 : FDCE
    port map (
      D => BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_rx_mux0011,
      CE => BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_rx_not0004,
      CLR => BU2_U0_G_RX_RESET_sync_flow_ctrl_rx_reset_i_reset_out_382,
      C => rx_clk0,
      Q => BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_rx_pause_value(11)
    );
  BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_rx_bad_opcode_int : FDCE
    port map (
      D => BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_rx_mux0009,
      CE => BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_rx_not0007,
      CLR => BU2_U0_G_RX_RESET_sync_flow_ctrl_rx_reset_i_reset_out_382,
      C => rx_clk0,
      Q => BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_rx_bad_opcode_int_245
    );
  BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_rx_pause_value_10 : FDCE
    port map (
      D => BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_rx_mux0010,
      CE => BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_rx_not0004,
      CLR => BU2_U0_G_RX_RESET_sync_flow_ctrl_rx_reset_i_reset_out_382,
      C => rx_clk0,
      Q => BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_rx_pause_value(10)
    );
  BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_rx_pause_req_int : FDCE
    port map (
      D => BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_rx_mux0009,
      CE => BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_rx_not0005,
      CLR => BU2_U0_G_RX_RESET_sync_flow_ctrl_rx_reset_i_reset_out_382,
      C => rx_clk0,
      Q => BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_rx_pause_req_int_246
    );
  BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_rx_pause_value_9 : FDCE
    port map (
      D => BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_rx_mux0008,
      CE => BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_rx_not0004,
      CLR => BU2_U0_G_RX_RESET_sync_flow_ctrl_rx_reset_i_reset_out_382,
      C => rx_clk0,
      Q => BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_rx_pause_value(9)
    );
  BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_rx_pause_value_7 : FDCE
    port map (
      D => BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_rx_mux0006,
      CE => BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_rx_not0004,
      CLR => BU2_U0_G_RX_RESET_sync_flow_ctrl_rx_reset_i_reset_out_382,
      C => rx_clk0,
      Q => BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_rx_pause_value(7)
    );
  BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_rx_pause_value_6 : FDCE
    port map (
      D => BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_rx_mux0005,
      CE => BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_rx_not0004,
      CLR => BU2_U0_G_RX_RESET_sync_flow_ctrl_rx_reset_i_reset_out_382,
      C => rx_clk0,
      Q => BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_rx_pause_value(6)
    );
  BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_rx_pause_value_8 : FDCE
    port map (
      D => BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_rx_mux0007,
      CE => BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_rx_not0004,
      CLR => BU2_U0_G_RX_RESET_sync_flow_ctrl_rx_reset_i_reset_out_382,
      C => rx_clk0,
      Q => BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_rx_pause_value(8)
    );
  BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_rx_pause_value_5 : FDCE
    port map (
      D => BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_rx_mux0004,
      CE => BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_rx_not0004,
      CLR => BU2_U0_G_RX_RESET_sync_flow_ctrl_rx_reset_i_reset_out_382,
      C => rx_clk0,
      Q => BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_rx_pause_value(5)
    );
  BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_rx_pause_value_4 : FDCE
    port map (
      D => BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_rx_mux0003,
      CE => BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_rx_not0004,
      CLR => BU2_U0_G_RX_RESET_sync_flow_ctrl_rx_reset_i_reset_out_382,
      C => rx_clk0,
      Q => BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_rx_pause_value(4)
    );
  BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_rx_pause_value_2 : FDCE
    port map (
      D => BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_rx_mux0001,
      CE => BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_rx_not0004,
      CLR => BU2_U0_G_RX_RESET_sync_flow_ctrl_rx_reset_i_reset_out_382,
      C => rx_clk0,
      Q => BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_rx_pause_value(2)
    );
  BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_rx_pause_value_1 : FDCE
    port map (
      D => BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_rx_mux0000,
      CE => BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_rx_not0004,
      CLR => BU2_U0_G_RX_RESET_sync_flow_ctrl_rx_reset_i_reset_out_382,
      C => rx_clk0,
      Q => BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_rx_pause_value(1)
    );
  BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_rx_pause_value_3 : FDCE
    port map (
      D => BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_rx_mux0002,
      CE => BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_rx_not0004,
      CLR => BU2_U0_G_RX_RESET_sync_flow_ctrl_rx_reset_i_reset_out_382,
      C => rx_clk0,
      Q => BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_rx_pause_value(3)
    );
  BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_pause_tx_pause_control_i_Mcount_pause_count_xor_15_Q : XORCY
    port map (
      CI => BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_pause_tx_pause_control_i_Mcount_pause_count_cy(14),
      LI => BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_pause_tx_pause_control_i_N19,
      O => BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_pause_tx_pause_control_i_Result(15)
    );
  BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_pause_tx_pause_control_i_Mcount_pause_count_xor_14_Q : XORCY
    port map (
      CI => BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_pause_tx_pause_control_i_Mcount_pause_count_cy(13),
      LI => BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_pause_tx_pause_control_i_N18,
      O => BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_pause_tx_pause_control_i_Result(14)
    );
  BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_pause_tx_pause_control_i_Mcount_pause_count_cy_14_Q : MUXCY
    port map (
      CI => BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_pause_tx_pause_control_i_Mcount_pause_count_cy(13),
      DI => BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_pause_tx_pause_control_i_pause_count_Eqn_14,
      S => BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_pause_tx_pause_control_i_N18,
      O => BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_pause_tx_pause_control_i_Mcount_pause_count_cy(14)
    );
  BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_pause_tx_pause_control_i_Mcount_pause_count_xor_13_Q : XORCY
    port map (
      CI => BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_pause_tx_pause_control_i_Mcount_pause_count_cy(12),
      LI => BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_pause_tx_pause_control_i_N17,
      O => BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_pause_tx_pause_control_i_Result(13)
    );
  BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_pause_tx_pause_control_i_Mcount_pause_count_cy_13_Q : MUXCY
    port map (
      CI => BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_pause_tx_pause_control_i_Mcount_pause_count_cy(12),
      DI => BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_pause_tx_pause_control_i_pause_count_Eqn_13,
      S => BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_pause_tx_pause_control_i_N17,
      O => BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_pause_tx_pause_control_i_Mcount_pause_count_cy(13)
    );
  BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_pause_tx_pause_control_i_Mcount_pause_count_xor_12_Q : XORCY
    port map (
      CI => BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_pause_tx_pause_control_i_Mcount_pause_count_cy(11),
      LI => BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_pause_tx_pause_control_i_N16,
      O => BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_pause_tx_pause_control_i_Result(12)
    );
  BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_pause_tx_pause_control_i_Mcount_pause_count_cy_12_Q : MUXCY
    port map (
      CI => BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_pause_tx_pause_control_i_Mcount_pause_count_cy(11),
      DI => BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_pause_tx_pause_control_i_pause_count_Eqn_12,
      S => BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_pause_tx_pause_control_i_N16,
      O => BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_pause_tx_pause_control_i_Mcount_pause_count_cy(12)
    );
  BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_pause_tx_pause_control_i_Mcount_pause_count_xor_11_Q : XORCY
    port map (
      CI => BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_pause_tx_pause_control_i_Mcount_pause_count_cy(10),
      LI => BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_pause_tx_pause_control_i_N15,
      O => BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_pause_tx_pause_control_i_Result(11)
    );
  BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_pause_tx_pause_control_i_Mcount_pause_count_cy_11_Q : MUXCY
    port map (
      CI => BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_pause_tx_pause_control_i_Mcount_pause_count_cy(10),
      DI => BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_pause_tx_pause_control_i_pause_count_Eqn_11_247,
      S => BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_pause_tx_pause_control_i_N15,
      O => BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_pause_tx_pause_control_i_Mcount_pause_count_cy(11)
    );
  BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_pause_tx_pause_control_i_Mcount_pause_count_xor_10_Q : XORCY
    port map (
      CI => BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_pause_tx_pause_control_i_Mcount_pause_count_cy(9),
      LI => BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_pause_tx_pause_control_i_N14,
      O => BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_pause_tx_pause_control_i_Result(10)
    );
  BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_pause_tx_pause_control_i_Mcount_pause_count_cy_10_Q : MUXCY
    port map (
      CI => BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_pause_tx_pause_control_i_Mcount_pause_count_cy(9),
      DI => BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_pause_tx_pause_control_i_pause_count_Eqn_10,
      S => BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_pause_tx_pause_control_i_N14,
      O => BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_pause_tx_pause_control_i_Mcount_pause_count_cy(10)
    );
  BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_pause_tx_pause_control_i_Mcount_pause_count_xor_9_Q : XORCY
    port map (
      CI => BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_pause_tx_pause_control_i_Mcount_pause_count_cy(8),
      LI => BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_pause_tx_pause_control_i_N13,
      O => BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_pause_tx_pause_control_i_Result(9)
    );
  BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_pause_tx_pause_control_i_Mcount_pause_count_cy_9_Q : MUXCY
    port map (
      CI => BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_pause_tx_pause_control_i_Mcount_pause_count_cy(8),
      DI => BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_pause_tx_pause_control_i_pause_count_Eqn_9,
      S => BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_pause_tx_pause_control_i_N13,
      O => BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_pause_tx_pause_control_i_Mcount_pause_count_cy(9)
    );
  BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_pause_tx_pause_control_i_Mcount_pause_count_xor_8_Q : XORCY
    port map (
      CI => BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_pause_tx_pause_control_i_Mcount_pause_count_cy(7),
      LI => BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_pause_tx_pause_control_i_N12,
      O => BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_pause_tx_pause_control_i_Result(8)
    );
  BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_pause_tx_pause_control_i_Mcount_pause_count_cy_8_Q : MUXCY
    port map (
      CI => BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_pause_tx_pause_control_i_Mcount_pause_count_cy(7),
      DI => BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_pause_tx_pause_control_i_pause_count_Eqn_8,
      S => BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_pause_tx_pause_control_i_N12,
      O => BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_pause_tx_pause_control_i_Mcount_pause_count_cy(8)
    );
  BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_pause_tx_pause_control_i_Mcount_pause_count_xor_7_Q : XORCY
    port map (
      CI => BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_pause_tx_pause_control_i_Mcount_pause_count_cy(6),
      LI => BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_pause_tx_pause_control_i_N11,
      O => BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_pause_tx_pause_control_i_Result(7)
    );
  BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_pause_tx_pause_control_i_Mcount_pause_count_cy_7_Q : MUXCY
    port map (
      CI => BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_pause_tx_pause_control_i_Mcount_pause_count_cy(6),
      DI => BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_pause_tx_pause_control_i_pause_count_Eqn_7,
      S => BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_pause_tx_pause_control_i_N11,
      O => BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_pause_tx_pause_control_i_Mcount_pause_count_cy(7)
    );
  BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_pause_tx_pause_control_i_Mcount_pause_count_xor_6_Q : XORCY
    port map (
      CI => BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_pause_tx_pause_control_i_Mcount_pause_count_cy(5),
      LI => BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_pause_tx_pause_control_i_N10,
      O => BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_pause_tx_pause_control_i_Result(6)
    );
  BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_pause_tx_pause_control_i_Mcount_pause_count_cy_6_Q : MUXCY
    port map (
      CI => BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_pause_tx_pause_control_i_Mcount_pause_count_cy(5),
      DI => BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_pause_tx_pause_control_i_pause_count_Eqn_6,
      S => BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_pause_tx_pause_control_i_N10,
      O => BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_pause_tx_pause_control_i_Mcount_pause_count_cy(6)
    );
  BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_pause_tx_pause_control_i_Mcount_pause_count_xor_5_Q : XORCY
    port map (
      CI => BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_pause_tx_pause_control_i_Mcount_pause_count_cy(4),
      LI => BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_pause_tx_pause_control_i_N9,
      O => BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_pause_tx_pause_control_i_Result(5)
    );
  BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_pause_tx_pause_control_i_Mcount_pause_count_cy_5_Q : MUXCY
    port map (
      CI => BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_pause_tx_pause_control_i_Mcount_pause_count_cy(4),
      DI => BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_pause_tx_pause_control_i_pause_count_Eqn_5,
      S => BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_pause_tx_pause_control_i_N9,
      O => BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_pause_tx_pause_control_i_Mcount_pause_count_cy(5)
    );
  BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_pause_tx_pause_control_i_Mcount_pause_count_xor_4_Q : XORCY
    port map (
      CI => BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_pause_tx_pause_control_i_Mcount_pause_count_cy(3),
      LI => BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_pause_tx_pause_control_i_N8,
      O => BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_pause_tx_pause_control_i_Result(4)
    );
  BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_pause_tx_pause_control_i_Mcount_pause_count_cy_4_Q : MUXCY
    port map (
      CI => BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_pause_tx_pause_control_i_Mcount_pause_count_cy(3),
      DI => BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_pause_tx_pause_control_i_pause_count_Eqn_4,
      S => BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_pause_tx_pause_control_i_N8,
      O => BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_pause_tx_pause_control_i_Mcount_pause_count_cy(4)
    );
  BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_pause_tx_pause_control_i_Mcount_pause_count_xor_3_Q : XORCY
    port map (
      CI => BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_pause_tx_pause_control_i_Mcount_pause_count_cy(2),
      LI => BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_pause_tx_pause_control_i_N7,
      O => BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_pause_tx_pause_control_i_Result(3)
    );
  BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_pause_tx_pause_control_i_Mcount_pause_count_cy_3_Q : MUXCY
    port map (
      CI => BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_pause_tx_pause_control_i_Mcount_pause_count_cy(2),
      DI => BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_pause_tx_pause_control_i_pause_count_Eqn_3,
      S => BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_pause_tx_pause_control_i_N7,
      O => BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_pause_tx_pause_control_i_Mcount_pause_count_cy(3)
    );
  BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_pause_tx_pause_control_i_Mcount_pause_count_xor_2_Q : XORCY
    port map (
      CI => BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_pause_tx_pause_control_i_Mcount_pause_count_cy(1),
      LI => BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_pause_tx_pause_control_i_N6,
      O => BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_pause_tx_pause_control_i_Result(2)
    );
  BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_pause_tx_pause_control_i_Mcount_pause_count_cy_2_Q : MUXCY
    port map (
      CI => BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_pause_tx_pause_control_i_Mcount_pause_count_cy(1),
      DI => BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_pause_tx_pause_control_i_pause_count_Eqn_2,
      S => BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_pause_tx_pause_control_i_N6,
      O => BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_pause_tx_pause_control_i_Mcount_pause_count_cy(2)
    );
  BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_pause_tx_pause_control_i_Mcount_pause_count_xor_1_Q : XORCY
    port map (
      CI => BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_pause_tx_pause_control_i_Mcount_pause_count_cy(0),
      LI => BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_pause_tx_pause_control_i_N5,
      O => BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_pause_tx_pause_control_i_Result(1)
    );
  BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_pause_tx_pause_control_i_Mcount_pause_count_cy_1_Q : MUXCY
    port map (
      CI => BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_pause_tx_pause_control_i_Mcount_pause_count_cy(0),
      DI => BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_pause_tx_pause_control_i_pause_count_Eqn_1,
      S => BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_pause_tx_pause_control_i_N5,
      O => BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_pause_tx_pause_control_i_Mcount_pause_count_cy(1)
    );
  BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_pause_tx_pause_control_i_Mcount_pause_count_xor_0_Q : XORCY
    port map (
      CI => BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_pause_tx_pause_control_i_pause_count_eqn,
      LI => BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_pause_tx_pause_control_i_N4,
      O => BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_pause_tx_pause_control_i_Result(0)
    );
  BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_pause_tx_pause_control_i_Mcount_pause_count_cy_0_Q : MUXCY
    port map (
      CI => BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_pause_tx_pause_control_i_pause_count_eqn,
      DI => BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_pause_tx_pause_control_i_pause_count_Eqn_0,
      S => BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_pause_tx_pause_control_i_N4,
      O => BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_pause_tx_pause_control_i_Mcount_pause_count_cy(0)
    );
  BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_pause_tx_pause_control_i_pause_count_15 : FDCE
    port map (
      D => BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_pause_tx_pause_control_i_Result(15),
      CE => BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_pause_tx_pause_control_i_not0005_248,
      CLR => BU2_U0_G_TX_RESET_sync_flow_ctrl_tx_reset_i_reset_out_374,
      C => tx_clk0,
      Q => BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_pause_tx_pause_control_i_pause_count(15)
    );
  BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_pause_tx_pause_control_i_pause_count_14 : FDCE
    port map (
      D => BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_pause_tx_pause_control_i_Result(14),
      CE => BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_pause_tx_pause_control_i_not0005_248,
      CLR => BU2_U0_G_TX_RESET_sync_flow_ctrl_tx_reset_i_reset_out_374,
      C => tx_clk0,
      Q => BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_pause_tx_pause_control_i_pause_count(14)
    );
  BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_pause_tx_pause_control_i_pause_count_13 : FDCE
    port map (
      D => BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_pause_tx_pause_control_i_Result(13),
      CE => BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_pause_tx_pause_control_i_not0005_248,
      CLR => BU2_U0_G_TX_RESET_sync_flow_ctrl_tx_reset_i_reset_out_374,
      C => tx_clk0,
      Q => BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_pause_tx_pause_control_i_pause_count(13)
    );
  BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_pause_tx_pause_control_i_pause_count_12 : FDCE
    port map (
      D => BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_pause_tx_pause_control_i_Result(12),
      CE => BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_pause_tx_pause_control_i_not0005_248,
      CLR => BU2_U0_G_TX_RESET_sync_flow_ctrl_tx_reset_i_reset_out_374,
      C => tx_clk0,
      Q => BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_pause_tx_pause_control_i_pause_count(12)
    );
  BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_pause_tx_pause_control_i_pause_count_11 : FDCE
    port map (
      D => BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_pause_tx_pause_control_i_Result(11),
      CE => BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_pause_tx_pause_control_i_not0005_248,
      CLR => BU2_U0_G_TX_RESET_sync_flow_ctrl_tx_reset_i_reset_out_374,
      C => tx_clk0,
      Q => BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_pause_tx_pause_control_i_pause_count(11)
    );
  BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_pause_tx_pause_control_i_pause_count_10 : FDCE
    port map (
      D => BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_pause_tx_pause_control_i_Result(10),
      CE => BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_pause_tx_pause_control_i_not0005_248,
      CLR => BU2_U0_G_TX_RESET_sync_flow_ctrl_tx_reset_i_reset_out_374,
      C => tx_clk0,
      Q => BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_pause_tx_pause_control_i_pause_count(10)
    );
  BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_pause_tx_pause_control_i_pause_count_9 : FDCE
    port map (
      D => BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_pause_tx_pause_control_i_Result(9),
      CE => BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_pause_tx_pause_control_i_not0005_248,
      CLR => BU2_U0_G_TX_RESET_sync_flow_ctrl_tx_reset_i_reset_out_374,
      C => tx_clk0,
      Q => BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_pause_tx_pause_control_i_pause_count(9)
    );
  BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_pause_tx_pause_control_i_pause_count_8 : FDCE
    port map (
      D => BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_pause_tx_pause_control_i_Result(8),
      CE => BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_pause_tx_pause_control_i_not0005_248,
      CLR => BU2_U0_G_TX_RESET_sync_flow_ctrl_tx_reset_i_reset_out_374,
      C => tx_clk0,
      Q => BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_pause_tx_pause_control_i_pause_count(8)
    );
  BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_pause_tx_pause_control_i_pause_count_7 : FDCE
    port map (
      D => BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_pause_tx_pause_control_i_Result(7),
      CE => BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_pause_tx_pause_control_i_not0005_248,
      CLR => BU2_U0_G_TX_RESET_sync_flow_ctrl_tx_reset_i_reset_out_374,
      C => tx_clk0,
      Q => BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_pause_tx_pause_control_i_pause_count(7)
    );
  BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_pause_tx_pause_control_i_pause_count_6 : FDCE
    port map (
      D => BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_pause_tx_pause_control_i_Result(6),
      CE => BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_pause_tx_pause_control_i_not0005_248,
      CLR => BU2_U0_G_TX_RESET_sync_flow_ctrl_tx_reset_i_reset_out_374,
      C => tx_clk0,
      Q => BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_pause_tx_pause_control_i_pause_count(6)
    );
  BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_pause_tx_pause_control_i_pause_count_5 : FDCE
    port map (
      D => BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_pause_tx_pause_control_i_Result(5),
      CE => BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_pause_tx_pause_control_i_not0005_248,
      CLR => BU2_U0_G_TX_RESET_sync_flow_ctrl_tx_reset_i_reset_out_374,
      C => tx_clk0,
      Q => BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_pause_tx_pause_control_i_pause_count(5)
    );
  BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_pause_tx_pause_control_i_pause_count_4 : FDCE
    port map (
      D => BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_pause_tx_pause_control_i_Result(4),
      CE => BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_pause_tx_pause_control_i_not0005_248,
      CLR => BU2_U0_G_TX_RESET_sync_flow_ctrl_tx_reset_i_reset_out_374,
      C => tx_clk0,
      Q => BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_pause_tx_pause_control_i_pause_count(4)
    );
  BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_pause_tx_pause_control_i_pause_count_3 : FDCE
    port map (
      D => BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_pause_tx_pause_control_i_Result(3),
      CE => BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_pause_tx_pause_control_i_not0005_248,
      CLR => BU2_U0_G_TX_RESET_sync_flow_ctrl_tx_reset_i_reset_out_374,
      C => tx_clk0,
      Q => BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_pause_tx_pause_control_i_pause_count(3)
    );
  BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_pause_tx_pause_control_i_pause_count_2 : FDCE
    port map (
      D => BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_pause_tx_pause_control_i_Result(2),
      CE => BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_pause_tx_pause_control_i_not0005_248,
      CLR => BU2_U0_G_TX_RESET_sync_flow_ctrl_tx_reset_i_reset_out_374,
      C => tx_clk0,
      Q => BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_pause_tx_pause_control_i_pause_count(2)
    );
  BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_pause_tx_pause_control_i_pause_count_1 : FDCE
    port map (
      D => BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_pause_tx_pause_control_i_Result(1),
      CE => BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_pause_tx_pause_control_i_not0005_248,
      CLR => BU2_U0_G_TX_RESET_sync_flow_ctrl_tx_reset_i_reset_out_374,
      C => tx_clk0,
      Q => BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_pause_tx_pause_control_i_pause_count(1)
    );
  BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_pause_tx_pause_control_i_pause_count_0 : FDCE
    port map (
      D => BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_pause_tx_pause_control_i_Result(0),
      CE => BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_pause_tx_pause_control_i_not0005_248,
      CLR => BU2_U0_G_TX_RESET_sync_flow_ctrl_tx_reset_i_reset_out_374,
      C => tx_clk0,
      Q => BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_pause_tx_pause_control_i_pause_count(0)
    );
  BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_pause_tx_pause_control_i_pause_quanta_2 : FDC
    port map (
      D => BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_pause_tx_pause_control_i_pause_quanta_mux0000(2),
      CLR => BU2_U0_G_TX_RESET_sync_flow_ctrl_tx_reset_i_reset_out_374,
      C => tx_clk0,
      Q => BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_pause_tx_pause_control_i_pause_quanta(2)
    );
  BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_pause_tx_pause_control_i_pause_quanta_1 : FDC
    port map (
      D => BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_pause_tx_pause_control_i_pause_quanta_mux0000(1),
      CLR => BU2_U0_G_TX_RESET_sync_flow_ctrl_tx_reset_i_reset_out_374,
      C => tx_clk0,
      Q => BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_pause_tx_pause_control_i_pause_quanta(1)
    );
  BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_pause_tx_pause_control_i_pause_quanta_0 : FDC
    port map (
      D => BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_pause_tx_pause_control_i_pause_quanta_mux0000(0),
      CLR => BU2_U0_G_TX_RESET_sync_flow_ctrl_tx_reset_i_reset_out_374,
      C => tx_clk0,
      Q => BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_pause_tx_pause_control_i_pause_quanta(0)
    );
  BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_pause_tx_pause_control_i_count_set : FDC
    port map (
      D => BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_pause_tx_pause_control_i_count_set_int_250,
      CLR => BU2_U0_G_TX_RESET_sync_flow_ctrl_tx_reset_i_reset_out_374,
      C => tx_clk0,
      Q => BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_pause_tx_pause_control_i_count_set_249
    );
  BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_pause_tx_pause_control_i_count_set_int : FDCE
    port map (
      D => BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_pause_tx_pause_control_i_N2,
      CE => BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_pause_tx_pause_control_i_not0004,
      CLR => BU2_U0_G_TX_RESET_sync_flow_ctrl_tx_reset_i_reset_out_374,
      C => tx_clk0,
      Q => BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_pause_tx_pause_control_i_count_set_int_250
    );
  BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_pause_tx_pause_control_i_good_frame_in_tx_reg : FDC
    port map (
      D => BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_pause_tx_pause_control_i_good_frame_in_tx_252,
      CLR => BU2_U0_G_TX_RESET_sync_flow_ctrl_tx_reset_i_reset_out_374,
      C => tx_clk0,
      Q => BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_pause_tx_pause_control_i_good_frame_in_tx_reg_251
    );
  BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_pause_tx_pause_control_i_good_frame_in_tx : FDC
    port map (
      D => BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_pause_rx_pause_control_i_good_frame_to_tx_253,
      CLR => BU2_U0_G_TX_RESET_sync_flow_ctrl_tx_reset_i_reset_out_374,
      C => tx_clk0,
      Q => BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_pause_tx_pause_control_i_good_frame_in_tx_252
    );
  BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_pause_tx_pause_control_i_pause_status_int : FDCE
    port map (
      D => BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_pause_tx_pause_control_i_mux0002,
      CE => BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_pause_tx_pause_control_i_not0003_255,
      CLR => BU2_U0_G_TX_RESET_sync_flow_ctrl_tx_reset_i_reset_out_374,
      C => tx_clk0,
      Q => BU2_U0_G_FLOWCONTROL_flwctrl_G_RX_pause_tx_pause_control_i_pause_status_int_254
    );
  BU2_U0_G_FLOWCONTROL_flwctrl_tx_MUX_ACK_OUT : MUXF5
    port map (
      I0 => BU2_U0_int_data_ack,
      I1 => BU2_host_rd_data(0),
      S => BU2_U0_G_FLOWCONTROL_flwctrl_tx_mux_control_ack_260,
      O => BU2_U0_G_FLOWCONTROL_flwctrl_tx_ack_comb
    );
  BU2_U0_G_FLOWCONTROL_flwctrl_tx_Mrom_data_avail_control1 : LUT2
    generic map(
      INIT => X"7"
    )
    port map (
      I0 => BU2_U0_G_FLOWCONTROL_flwctrl_tx_data_count(0),
      I1 => BU2_U0_G_FLOWCONTROL_flwctrl_tx_data_count(1),
      O => BU2_U0_G_FLOWCONTROL_flwctrl_tx_mux0006
    );
  BU2_U0_G_FLOWCONTROL_flwctrl_tx_state_count_FFd2 : FDC
    port map (
      D => BU2_U0_G_FLOWCONTROL_flwctrl_tx_state_count_FFd2_In,
      CLR => BU2_U0_G_TX_RESET_sync_flow_ctrl_tx_reset_i_reset_out_374,
      C => tx_clk0,
      Q => BU2_U0_G_FLOWCONTROL_flwctrl_tx_state_count_FFd2_256
    );
  BU2_U0_G_FLOWCONTROL_flwctrl_tx_state_count_FFd1 : FDC
    port map (
      D => BU2_U0_G_FLOWCONTROL_flwctrl_tx_state_count_FFd1_In,
      CLR => BU2_U0_G_TX_RESET_sync_flow_ctrl_tx_reset_i_reset_out_374,
      C => tx_clk0,
      Q => BU2_U0_G_FLOWCONTROL_flwctrl_tx_state_count_FFd1_257
    );
  BU2_U0_G_FLOWCONTROL_flwctrl_tx_mux_control_state_FFd2 : FDP
    generic map(
      INIT => '0'
    )
    port map (
      D => BU2_U0_G_FLOWCONTROL_flwctrl_tx_mux0005,
      PRE => BU2_U0_G_TX_RESET_sync_flow_ctrl_tx_reset_i_reset_out_374,
      C => tx_clk0,
      Q => BU2_U0_G_FLOWCONTROL_flwctrl_tx_mux_control_state_FFd2_258
    );
  BU2_U0_G_FLOWCONTROL_flwctrl_tx_mux_control_state_FFd1 : FDC
    generic map(
      INIT => '0'
    )
    port map (
      D => BU2_U0_G_FLOWCONTROL_flwctrl_tx_mux_control_state_FFd1_In,
      CLR => BU2_U0_G_TX_RESET_sync_flow_ctrl_tx_reset_i_reset_out_374,
      C => tx_clk0,
      Q => BU2_U0_G_FLOWCONTROL_flwctrl_tx_mux_control_state_FFd1_259
    );
  BU2_U0_G_FLOWCONTROL_flwctrl_tx_data_count_1 : FDCE
    port map (
      D => BU2_U0_G_FLOWCONTROL_flwctrl_tx_data_count_mux0000(1),
      CE => BU2_U0_G_FLOWCONTROL_flwctrl_tx_not0005,
      CLR => BU2_U0_G_TX_RESET_sync_flow_ctrl_tx_reset_i_reset_out_374,
      C => tx_clk0,
      Q => BU2_U0_G_FLOWCONTROL_flwctrl_tx_data_count(1)
    );
  BU2_U0_G_FLOWCONTROL_flwctrl_tx_data_count_0 : FDCE
    port map (
      D => BU2_U0_G_FLOWCONTROL_flwctrl_tx_data_count_mux0000(0),
      CE => BU2_U0_G_FLOWCONTROL_flwctrl_tx_not0005,
      CLR => BU2_U0_G_TX_RESET_sync_flow_ctrl_tx_reset_i_reset_out_374,
      C => tx_clk0,
      Q => BU2_U0_G_FLOWCONTROL_flwctrl_tx_data_count(0)
    );
  BU2_U0_G_FLOWCONTROL_flwctrl_tx_ack_out : FDC
    port map (
      D => BU2_U0_G_FLOWCONTROL_flwctrl_tx_ack_comb,
      CLR => BU2_U0_G_TX_RESET_sync_flow_ctrl_tx_reset_i_reset_out_374,
      C => tx_clk0,
      Q => tx_ack
    );
  BU2_U0_G_FLOWCONTROL_flwctrl_tx_mux_control_ack : FDP
    port map (
      D => BU2_U0_G_FLOWCONTROL_flwctrl_tx_cmp_eq0006,
      PRE => BU2_U0_G_TX_RESET_sync_flow_ctrl_tx_reset_i_reset_out_374,
      C => tx_clk0,
      Q => BU2_U0_G_FLOWCONTROL_flwctrl_tx_mux_control_ack_260
    );
  BU2_U0_G_FLOWCONTROL_flwctrl_tx_start_disable : FDC
    port map (
      D => BU2_U0_G_FLOWCONTROL_flwctrl_tx_mux0003,
      CLR => BU2_U0_G_TX_RESET_sync_flow_ctrl_tx_reset_i_reset_out_374,
      C => tx_clk0,
      Q => BU2_U0_G_FLOWCONTROL_flwctrl_tx_start_disable_261
    );
  BU2_U0_G_FLOWCONTROL_flwctrl_tx_start_control : FDC
    port map (
      D => BU2_U0_G_FLOWCONTROL_flwctrl_tx_or0000,
      CLR => BU2_U0_G_TX_RESET_sync_flow_ctrl_tx_reset_i_reset_out_374,
      C => tx_clk0,
      Q => BU2_U0_G_FLOWCONTROL_flwctrl_tx_start_control_262
    );
  BU2_U0_G_FLOWCONTROL_flwctrl_tx_start_int : FDCE
    port map (
      D => BU2_U0_G_FLOWCONTROL_flwctrl_tx_and0001,
      CE => BU2_U0_G_FLOWCONTROL_flwctrl_tx_not0006,
      CLR => BU2_U0_G_TX_RESET_sync_flow_ctrl_tx_reset_i_reset_out_374,
      C => tx_clk0,
      Q => BU2_U0_G_FLOWCONTROL_flwctrl_tx_start_int_263
    );
  BU2_U0_G_FLOWCONTROL_flwctrl_tx_start_reg : FDC
    port map (
      D => BU2_U0_G_FLOWCONTROL_flwctrl_tx_start_en,
      CLR => BU2_U0_G_TX_RESET_sync_flow_ctrl_tx_reset_i_reset_out_374,
      C => tx_clk0,
      Q => BU2_U0_G_FLOWCONTROL_flwctrl_tx_start_reg_264
    );
  BU2_U0_G_FLOWCONTROL_flwctrl_tx_pause_source_held_47 : FDCE
    port map (
      D => configuration_vector_392(47),
      CE => BU2_U0_G_FLOWCONTROL_flwctrl_tx_and0000,
      CLR => BU2_U0_G_TX_RESET_sync_flow_ctrl_tx_reset_i_reset_out_374,
      C => tx_clk0,
      Q => BU2_U0_G_FLOWCONTROL_flwctrl_tx_pause_source_held(47)
    );
  BU2_U0_G_FLOWCONTROL_flwctrl_tx_pause_source_held_46 : FDCE
    port map (
      D => configuration_vector_392(46),
      CE => BU2_U0_G_FLOWCONTROL_flwctrl_tx_and0000,
      CLR => BU2_U0_G_TX_RESET_sync_flow_ctrl_tx_reset_i_reset_out_374,
      C => tx_clk0,
      Q => BU2_U0_G_FLOWCONTROL_flwctrl_tx_pause_source_held(46)
    );
  BU2_U0_G_FLOWCONTROL_flwctrl_tx_pause_source_held_45 : FDCE
    port map (
      D => configuration_vector_392(45),
      CE => BU2_U0_G_FLOWCONTROL_flwctrl_tx_and0000,
      CLR => BU2_U0_G_TX_RESET_sync_flow_ctrl_tx_reset_i_reset_out_374,
      C => tx_clk0,
      Q => BU2_U0_G_FLOWCONTROL_flwctrl_tx_pause_source_held(45)
    );
  BU2_U0_G_FLOWCONTROL_flwctrl_tx_pause_source_held_44 : FDCE
    port map (
      D => configuration_vector_392(44),
      CE => BU2_U0_G_FLOWCONTROL_flwctrl_tx_and0000,
      CLR => BU2_U0_G_TX_RESET_sync_flow_ctrl_tx_reset_i_reset_out_374,
      C => tx_clk0,
      Q => BU2_U0_G_FLOWCONTROL_flwctrl_tx_pause_source_held(44)
    );
  BU2_U0_G_FLOWCONTROL_flwctrl_tx_pause_source_held_43 : FDCE
    port map (
      D => configuration_vector_392(43),
      CE => BU2_U0_G_FLOWCONTROL_flwctrl_tx_and0000,
      CLR => BU2_U0_G_TX_RESET_sync_flow_ctrl_tx_reset_i_reset_out_374,
      C => tx_clk0,
      Q => BU2_U0_G_FLOWCONTROL_flwctrl_tx_pause_source_held(43)
    );
  BU2_U0_G_FLOWCONTROL_flwctrl_tx_pause_source_held_42 : FDCE
    port map (
      D => configuration_vector_392(42),
      CE => BU2_U0_G_FLOWCONTROL_flwctrl_tx_and0000,
      CLR => BU2_U0_G_TX_RESET_sync_flow_ctrl_tx_reset_i_reset_out_374,
      C => tx_clk0,
      Q => BU2_U0_G_FLOWCONTROL_flwctrl_tx_pause_source_held(42)
    );
  BU2_U0_G_FLOWCONTROL_flwctrl_tx_pause_source_held_41 : FDCE
    port map (
      D => configuration_vector_392(41),
      CE => BU2_U0_G_FLOWCONTROL_flwctrl_tx_and0000,
      CLR => BU2_U0_G_TX_RESET_sync_flow_ctrl_tx_reset_i_reset_out_374,
      C => tx_clk0,
      Q => BU2_U0_G_FLOWCONTROL_flwctrl_tx_pause_source_held(41)
    );
  BU2_U0_G_FLOWCONTROL_flwctrl_tx_pause_source_held_40 : FDCE
    port map (
      D => configuration_vector_392(40),
      CE => BU2_U0_G_FLOWCONTROL_flwctrl_tx_and0000,
      CLR => BU2_U0_G_TX_RESET_sync_flow_ctrl_tx_reset_i_reset_out_374,
      C => tx_clk0,
      Q => BU2_U0_G_FLOWCONTROL_flwctrl_tx_pause_source_held(40)
    );
  BU2_U0_G_FLOWCONTROL_flwctrl_tx_pause_source_held_39 : FDCE
    port map (
      D => configuration_vector_392(39),
      CE => BU2_U0_G_FLOWCONTROL_flwctrl_tx_and0000,
      CLR => BU2_U0_G_TX_RESET_sync_flow_ctrl_tx_reset_i_reset_out_374,
      C => tx_clk0,
      Q => BU2_U0_G_FLOWCONTROL_flwctrl_tx_pause_source_held(39)
    );
  BU2_U0_G_FLOWCONTROL_flwctrl_tx_pause_source_held_38 : FDCE
    port map (
      D => configuration_vector_392(38),
      CE => BU2_U0_G_FLOWCONTROL_flwctrl_tx_and0000,
      CLR => BU2_U0_G_TX_RESET_sync_flow_ctrl_tx_reset_i_reset_out_374,
      C => tx_clk0,
      Q => BU2_U0_G_FLOWCONTROL_flwctrl_tx_pause_source_held(38)
    );
  BU2_U0_G_FLOWCONTROL_flwctrl_tx_pause_source_held_37 : FDCE
    port map (
      D => configuration_vector_392(37),
      CE => BU2_U0_G_FLOWCONTROL_flwctrl_tx_and0000,
      CLR => BU2_U0_G_TX_RESET_sync_flow_ctrl_tx_reset_i_reset_out_374,
      C => tx_clk0,
      Q => BU2_U0_G_FLOWCONTROL_flwctrl_tx_pause_source_held(37)
    );
  BU2_U0_G_FLOWCONTROL_flwctrl_tx_pause_source_held_36 : FDCE
    port map (
      D => configuration_vector_392(36),
      CE => BU2_U0_G_FLOWCONTROL_flwctrl_tx_and0000,
      CLR => BU2_U0_G_TX_RESET_sync_flow_ctrl_tx_reset_i_reset_out_374,
      C => tx_clk0,
      Q => BU2_U0_G_FLOWCONTROL_flwctrl_tx_pause_source_held(36)
    );
  BU2_U0_G_FLOWCONTROL_flwctrl_tx_pause_source_held_35 : FDCE
    port map (
      D => configuration_vector_392(35),
      CE => BU2_U0_G_FLOWCONTROL_flwctrl_tx_and0000,
      CLR => BU2_U0_G_TX_RESET_sync_flow_ctrl_tx_reset_i_reset_out_374,
      C => tx_clk0,
      Q => BU2_U0_G_FLOWCONTROL_flwctrl_tx_pause_source_held(35)
    );
  BU2_U0_G_FLOWCONTROL_flwctrl_tx_pause_source_held_34 : FDCE
    port map (
      D => configuration_vector_392(34),
      CE => BU2_U0_G_FLOWCONTROL_flwctrl_tx_and0000,
      CLR => BU2_U0_G_TX_RESET_sync_flow_ctrl_tx_reset_i_reset_out_374,
      C => tx_clk0,
      Q => BU2_U0_G_FLOWCONTROL_flwctrl_tx_pause_source_held(34)
    );
  BU2_U0_G_FLOWCONTROL_flwctrl_tx_pause_source_held_33 : FDCE
    port map (
      D => configuration_vector_392(33),
      CE => BU2_U0_G_FLOWCONTROL_flwctrl_tx_and0000,
      CLR => BU2_U0_G_TX_RESET_sync_flow_ctrl_tx_reset_i_reset_out_374,
      C => tx_clk0,
      Q => BU2_U0_G_FLOWCONTROL_flwctrl_tx_pause_source_held(33)
    );
  BU2_U0_G_FLOWCONTROL_flwctrl_tx_pause_source_held_32 : FDCE
    port map (
      D => configuration_vector_392(32),
      CE => BU2_U0_G_FLOWCONTROL_flwctrl_tx_and0000,
      CLR => BU2_U0_G_TX_RESET_sync_flow_ctrl_tx_reset_i_reset_out_374,
      C => tx_clk0,
      Q => BU2_U0_G_FLOWCONTROL_flwctrl_tx_pause_source_held(32)
    );
  BU2_U0_G_FLOWCONTROL_flwctrl_tx_pause_source_held_31 : FDCE
    port map (
      D => configuration_vector_392(31),
      CE => BU2_U0_G_FLOWCONTROL_flwctrl_tx_and0000,
      CLR => BU2_U0_G_TX_RESET_sync_flow_ctrl_tx_reset_i_reset_out_374,
      C => tx_clk0,
      Q => BU2_U0_G_FLOWCONTROL_flwctrl_tx_pause_source_held(31)
    );
  BU2_U0_G_FLOWCONTROL_flwctrl_tx_pause_source_held_30 : FDCE
    port map (
      D => configuration_vector_392(30),
      CE => BU2_U0_G_FLOWCONTROL_flwctrl_tx_and0000,
      CLR => BU2_U0_G_TX_RESET_sync_flow_ctrl_tx_reset_i_reset_out_374,
      C => tx_clk0,
      Q => BU2_U0_G_FLOWCONTROL_flwctrl_tx_pause_source_held(30)
    );
  BU2_U0_G_FLOWCONTROL_flwctrl_tx_pause_source_held_29 : FDCE
    port map (
      D => configuration_vector_392(29),
      CE => BU2_U0_G_FLOWCONTROL_flwctrl_tx_and0000,
      CLR => BU2_U0_G_TX_RESET_sync_flow_ctrl_tx_reset_i_reset_out_374,
      C => tx_clk0,
      Q => BU2_U0_G_FLOWCONTROL_flwctrl_tx_pause_source_held(29)
    );
  BU2_U0_G_FLOWCONTROL_flwctrl_tx_pause_source_held_28 : FDCE
    port map (
      D => configuration_vector_392(28),
      CE => BU2_U0_G_FLOWCONTROL_flwctrl_tx_and0000,
      CLR => BU2_U0_G_TX_RESET_sync_flow_ctrl_tx_reset_i_reset_out_374,
      C => tx_clk0,
      Q => BU2_U0_G_FLOWCONTROL_flwctrl_tx_pause_source_held(28)
    );
  BU2_U0_G_FLOWCONTROL_flwctrl_tx_pause_source_held_27 : FDCE
    port map (
      D => configuration_vector_392(27),
      CE => BU2_U0_G_FLOWCONTROL_flwctrl_tx_and0000,
      CLR => BU2_U0_G_TX_RESET_sync_flow_ctrl_tx_reset_i_reset_out_374,
      C => tx_clk0,
      Q => BU2_U0_G_FLOWCONTROL_flwctrl_tx_pause_source_held(27)
    );
  BU2_U0_G_FLOWCONTROL_flwctrl_tx_pause_source_held_26 : FDCE
    port map (
      D => configuration_vector_392(26),
      CE => BU2_U0_G_FLOWCONTROL_flwctrl_tx_and0000,
      CLR => BU2_U0_G_TX_RESET_sync_flow_ctrl_tx_reset_i_reset_out_374,
      C => tx_clk0,
      Q => BU2_U0_G_FLOWCONTROL_flwctrl_tx_pause_source_held(26)
    );
  BU2_U0_G_FLOWCONTROL_flwctrl_tx_pause_source_held_25 : FDCE
    port map (
      D => configuration_vector_392(25),
      CE => BU2_U0_G_FLOWCONTROL_flwctrl_tx_and0000,
      CLR => BU2_U0_G_TX_RESET_sync_flow_ctrl_tx_reset_i_reset_out_374,
      C => tx_clk0,
      Q => BU2_U0_G_FLOWCONTROL_flwctrl_tx_pause_source_held(25)
    );
  BU2_U0_G_FLOWCONTROL_flwctrl_tx_pause_source_held_24 : FDCE
    port map (
      D => configuration_vector_392(24),
      CE => BU2_U0_G_FLOWCONTROL_flwctrl_tx_and0000,
      CLR => BU2_U0_G_TX_RESET_sync_flow_ctrl_tx_reset_i_reset_out_374,
      C => tx_clk0,
      Q => BU2_U0_G_FLOWCONTROL_flwctrl_tx_pause_source_held(24)
    );
  BU2_U0_G_FLOWCONTROL_flwctrl_tx_pause_source_held_23 : FDCE
    port map (
      D => configuration_vector_392(23),
      CE => BU2_U0_G_FLOWCONTROL_flwctrl_tx_and0000,
      CLR => BU2_U0_G_TX_RESET_sync_flow_ctrl_tx_reset_i_reset_out_374,
      C => tx_clk0,
      Q => BU2_U0_G_FLOWCONTROL_flwctrl_tx_pause_source_held(23)
    );
  BU2_U0_G_FLOWCONTROL_flwctrl_tx_pause_source_held_22 : FDCE
    port map (
      D => configuration_vector_392(22),
      CE => BU2_U0_G_FLOWCONTROL_flwctrl_tx_and0000,
      CLR => BU2_U0_G_TX_RESET_sync_flow_ctrl_tx_reset_i_reset_out_374,
      C => tx_clk0,
      Q => BU2_U0_G_FLOWCONTROL_flwctrl_tx_pause_source_held(22)
    );
  BU2_U0_G_FLOWCONTROL_flwctrl_tx_pause_source_held_21 : FDCE
    port map (
      D => configuration_vector_392(21),
      CE => BU2_U0_G_FLOWCONTROL_flwctrl_tx_and0000,
      CLR => BU2_U0_G_TX_RESET_sync_flow_ctrl_tx_reset_i_reset_out_374,
      C => tx_clk0,
      Q => BU2_U0_G_FLOWCONTROL_flwctrl_tx_pause_source_held(21)
    );
  BU2_U0_G_FLOWCONTROL_flwctrl_tx_pause_source_held_20 : FDCE
    port map (
      D => configuration_vector_392(20),
      CE => BU2_U0_G_FLOWCONTROL_flwctrl_tx_and0000,
      CLR => BU2_U0_G_TX_RESET_sync_flow_ctrl_tx_reset_i_reset_out_374,
      C => tx_clk0,
      Q => BU2_U0_G_FLOWCONTROL_flwctrl_tx_pause_source_held(20)
    );
  BU2_U0_G_FLOWCONTROL_flwctrl_tx_pause_source_held_19 : FDCE
    port map (
      D => configuration_vector_392(19),
      CE => BU2_U0_G_FLOWCONTROL_flwctrl_tx_and0000,
      CLR => BU2_U0_G_TX_RESET_sync_flow_ctrl_tx_reset_i_reset_out_374,
      C => tx_clk0,
      Q => BU2_U0_G_FLOWCONTROL_flwctrl_tx_pause_source_held(19)
    );
  BU2_U0_G_FLOWCONTROL_flwctrl_tx_pause_source_held_18 : FDCE
    port map (
      D => configuration_vector_392(18),
      CE => BU2_U0_G_FLOWCONTROL_flwctrl_tx_and0000,
      CLR => BU2_U0_G_TX_RESET_sync_flow_ctrl_tx_reset_i_reset_out_374,
      C => tx_clk0,
      Q => BU2_U0_G_FLOWCONTROL_flwctrl_tx_pause_source_held(18)
    );
  BU2_U0_G_FLOWCONTROL_flwctrl_tx_pause_source_held_17 : FDCE
    port map (
      D => configuration_vector_392(17),
      CE => BU2_U0_G_FLOWCONTROL_flwctrl_tx_and0000,
      CLR => BU2_U0_G_TX_RESET_sync_flow_ctrl_tx_reset_i_reset_out_374,
      C => tx_clk0,
      Q => BU2_U0_G_FLOWCONTROL_flwctrl_tx_pause_source_held(17)
    );
  BU2_U0_G_FLOWCONTROL_flwctrl_tx_pause_source_held_16 : FDCE
    port map (
      D => configuration_vector_392(16),
      CE => BU2_U0_G_FLOWCONTROL_flwctrl_tx_and0000,
      CLR => BU2_U0_G_TX_RESET_sync_flow_ctrl_tx_reset_i_reset_out_374,
      C => tx_clk0,
      Q => BU2_U0_G_FLOWCONTROL_flwctrl_tx_pause_source_held(16)
    );
  BU2_U0_G_FLOWCONTROL_flwctrl_tx_pause_source_held_15 : FDCE
    port map (
      D => configuration_vector_392(15),
      CE => BU2_U0_G_FLOWCONTROL_flwctrl_tx_and0000,
      CLR => BU2_U0_G_TX_RESET_sync_flow_ctrl_tx_reset_i_reset_out_374,
      C => tx_clk0,
      Q => BU2_U0_G_FLOWCONTROL_flwctrl_tx_pause_source_held(15)
    );
  BU2_U0_G_FLOWCONTROL_flwctrl_tx_pause_source_held_14 : FDCE
    port map (
      D => configuration_vector_392(14),
      CE => BU2_U0_G_FLOWCONTROL_flwctrl_tx_and0000,
      CLR => BU2_U0_G_TX_RESET_sync_flow_ctrl_tx_reset_i_reset_out_374,
      C => tx_clk0,
      Q => BU2_U0_G_FLOWCONTROL_flwctrl_tx_pause_source_held(14)
    );
  BU2_U0_G_FLOWCONTROL_flwctrl_tx_pause_source_held_13 : FDCE
    port map (
      D => configuration_vector_392(13),
      CE => BU2_U0_G_FLOWCONTROL_flwctrl_tx_and0000,
      CLR => BU2_U0_G_TX_RESET_sync_flow_ctrl_tx_reset_i_reset_out_374,
      C => tx_clk0,
      Q => BU2_U0_G_FLOWCONTROL_flwctrl_tx_pause_source_held(13)
    );
  BU2_U0_G_FLOWCONTROL_flwctrl_tx_pause_source_held_12 : FDCE
    port map (
      D => configuration_vector_392(12),
      CE => BU2_U0_G_FLOWCONTROL_flwctrl_tx_and0000,
      CLR => BU2_U0_G_TX_RESET_sync_flow_ctrl_tx_reset_i_reset_out_374,
      C => tx_clk0,
      Q => BU2_U0_G_FLOWCONTROL_flwctrl_tx_pause_source_held(12)
    );
  BU2_U0_G_FLOWCONTROL_flwctrl_tx_pause_source_held_11 : FDCE
    port map (
      D => configuration_vector_392(11),
      CE => BU2_U0_G_FLOWCONTROL_flwctrl_tx_and0000,
      CLR => BU2_U0_G_TX_RESET_sync_flow_ctrl_tx_reset_i_reset_out_374,
      C => tx_clk0,
      Q => BU2_U0_G_FLOWCONTROL_flwctrl_tx_pause_source_held(11)
    );
  BU2_U0_G_FLOWCONTROL_flwctrl_tx_pause_source_held_10 : FDCE
    port map (
      D => configuration_vector_392(10),
      CE => BU2_U0_G_FLOWCONTROL_flwctrl_tx_and0000,
      CLR => BU2_U0_G_TX_RESET_sync_flow_ctrl_tx_reset_i_reset_out_374,
      C => tx_clk0,
      Q => BU2_U0_G_FLOWCONTROL_flwctrl_tx_pause_source_held(10)
    );
  BU2_U0_G_FLOWCONTROL_flwctrl_tx_pause_source_held_9 : FDCE
    port map (
      D => configuration_vector_392(9),
      CE => BU2_U0_G_FLOWCONTROL_flwctrl_tx_and0000,
      CLR => BU2_U0_G_TX_RESET_sync_flow_ctrl_tx_reset_i_reset_out_374,
      C => tx_clk0,
      Q => BU2_U0_G_FLOWCONTROL_flwctrl_tx_pause_source_held(9)
    );
  BU2_U0_G_FLOWCONTROL_flwctrl_tx_pause_source_held_8 : FDCE
    port map (
      D => configuration_vector_392(8),
      CE => BU2_U0_G_FLOWCONTROL_flwctrl_tx_and0000,
      CLR => BU2_U0_G_TX_RESET_sync_flow_ctrl_tx_reset_i_reset_out_374,
      C => tx_clk0,
      Q => BU2_U0_G_FLOWCONTROL_flwctrl_tx_pause_source_held(8)
    );
  BU2_U0_G_FLOWCONTROL_flwctrl_tx_pause_source_held_7 : FDCE
    port map (
      D => configuration_vector_392(7),
      CE => BU2_U0_G_FLOWCONTROL_flwctrl_tx_and0000,
      CLR => BU2_U0_G_TX_RESET_sync_flow_ctrl_tx_reset_i_reset_out_374,
      C => tx_clk0,
      Q => BU2_U0_G_FLOWCONTROL_flwctrl_tx_pause_source_held(7)
    );
  BU2_U0_G_FLOWCONTROL_flwctrl_tx_pause_source_held_6 : FDCE
    port map (
      D => configuration_vector_392(6),
      CE => BU2_U0_G_FLOWCONTROL_flwctrl_tx_and0000,
      CLR => BU2_U0_G_TX_RESET_sync_flow_ctrl_tx_reset_i_reset_out_374,
      C => tx_clk0,
      Q => BU2_U0_G_FLOWCONTROL_flwctrl_tx_pause_source_held(6)
    );
  BU2_U0_G_FLOWCONTROL_flwctrl_tx_pause_source_held_5 : FDCE
    port map (
      D => configuration_vector_392(5),
      CE => BU2_U0_G_FLOWCONTROL_flwctrl_tx_and0000,
      CLR => BU2_U0_G_TX_RESET_sync_flow_ctrl_tx_reset_i_reset_out_374,
      C => tx_clk0,
      Q => BU2_U0_G_FLOWCONTROL_flwctrl_tx_pause_source_held(5)
    );
  BU2_U0_G_FLOWCONTROL_flwctrl_tx_pause_source_held_4 : FDCE
    port map (
      D => configuration_vector_392(4),
      CE => BU2_U0_G_FLOWCONTROL_flwctrl_tx_and0000,
      CLR => BU2_U0_G_TX_RESET_sync_flow_ctrl_tx_reset_i_reset_out_374,
      C => tx_clk0,
      Q => BU2_U0_G_FLOWCONTROL_flwctrl_tx_pause_source_held(4)
    );
  BU2_U0_G_FLOWCONTROL_flwctrl_tx_pause_source_held_3 : FDCE
    port map (
      D => configuration_vector_392(3),
      CE => BU2_U0_G_FLOWCONTROL_flwctrl_tx_and0000,
      CLR => BU2_U0_G_TX_RESET_sync_flow_ctrl_tx_reset_i_reset_out_374,
      C => tx_clk0,
      Q => BU2_U0_G_FLOWCONTROL_flwctrl_tx_pause_source_held(3)
    );
  BU2_U0_G_FLOWCONTROL_flwctrl_tx_pause_source_held_2 : FDCE
    port map (
      D => configuration_vector_392(2),
      CE => BU2_U0_G_FLOWCONTROL_flwctrl_tx_and0000,
      CLR => BU2_U0_G_TX_RESET_sync_flow_ctrl_tx_reset_i_reset_out_374,
      C => tx_clk0,
      Q => BU2_U0_G_FLOWCONTROL_flwctrl_tx_pause_source_held(2)
    );
  BU2_U0_G_FLOWCONTROL_flwctrl_tx_pause_source_held_1 : FDCE
    port map (
      D => configuration_vector_392(1),
      CE => BU2_U0_G_FLOWCONTROL_flwctrl_tx_and0000,
      CLR => BU2_U0_G_TX_RESET_sync_flow_ctrl_tx_reset_i_reset_out_374,
      C => tx_clk0,
      Q => BU2_U0_G_FLOWCONTROL_flwctrl_tx_pause_source_held(1)
    );
  BU2_U0_G_FLOWCONTROL_flwctrl_tx_pause_source_held_0 : FDCE
    port map (
      D => configuration_vector_392(0),
      CE => BU2_U0_G_FLOWCONTROL_flwctrl_tx_and0000,
      CLR => BU2_U0_G_TX_RESET_sync_flow_ctrl_tx_reset_i_reset_out_374,
      C => tx_clk0,
      Q => BU2_U0_G_FLOWCONTROL_flwctrl_tx_pause_source_held(0)
    );
  BU2_U0_G_FLOWCONTROL_flwctrl_tx_pause_req_int : FDCE
    port map (
      D => BU2_U0_G_FLOWCONTROL_flwctrl_tx_mux0006,
      CE => BU2_U0_G_FLOWCONTROL_flwctrl_tx_not0004,
      CLR => BU2_U0_G_TX_RESET_sync_flow_ctrl_tx_reset_i_reset_out_374,
      C => tx_clk0,
      Q => BU2_U0_G_FLOWCONTROL_flwctrl_tx_pause_req_int_265
    );
  BU2_U0_G_FLOWCONTROL_flwctrl_tx_data_avail_in_reg_7 : FDC
    port map (
      D => tx_data_valid_387(7),
      CLR => BU2_U0_G_TX_RESET_sync_flow_ctrl_tx_reset_i_reset_out_374,
      C => tx_clk0,
      Q => BU2_U0_G_FLOWCONTROL_flwctrl_tx_data_avail_in_reg(7)
    );
  BU2_U0_G_FLOWCONTROL_flwctrl_tx_data_avail_in_reg_6 : FDC
    port map (
      D => tx_data_valid_387(6),
      CLR => BU2_U0_G_TX_RESET_sync_flow_ctrl_tx_reset_i_reset_out_374,
      C => tx_clk0,
      Q => BU2_U0_G_FLOWCONTROL_flwctrl_tx_data_avail_in_reg(6)
    );
  BU2_U0_G_FLOWCONTROL_flwctrl_tx_data_avail_in_reg_5 : FDC
    port map (
      D => tx_data_valid_387(5),
      CLR => BU2_U0_G_TX_RESET_sync_flow_ctrl_tx_reset_i_reset_out_374,
      C => tx_clk0,
      Q => BU2_U0_G_FLOWCONTROL_flwctrl_tx_data_avail_in_reg(5)
    );
  BU2_U0_G_FLOWCONTROL_flwctrl_tx_data_avail_in_reg_4 : FDC
    port map (
      D => tx_data_valid_387(4),
      CLR => BU2_U0_G_TX_RESET_sync_flow_ctrl_tx_reset_i_reset_out_374,
      C => tx_clk0,
      Q => BU2_U0_G_FLOWCONTROL_flwctrl_tx_data_avail_in_reg(4)
    );
  BU2_U0_G_FLOWCONTROL_flwctrl_tx_data_avail_in_reg_3 : FDC
    port map (
      D => tx_data_valid_387(3),
      CLR => BU2_U0_G_TX_RESET_sync_flow_ctrl_tx_reset_i_reset_out_374,
      C => tx_clk0,
      Q => BU2_U0_G_FLOWCONTROL_flwctrl_tx_data_avail_in_reg(3)
    );
  BU2_U0_G_FLOWCONTROL_flwctrl_tx_data_avail_in_reg_2 : FDC
    port map (
      D => tx_data_valid_387(2),
      CLR => BU2_U0_G_TX_RESET_sync_flow_ctrl_tx_reset_i_reset_out_374,
      C => tx_clk0,
      Q => BU2_U0_G_FLOWCONTROL_flwctrl_tx_data_avail_in_reg(2)
    );
  BU2_U0_G_FLOWCONTROL_flwctrl_tx_data_avail_in_reg_1 : FDC
    port map (
      D => tx_data_valid_387(1),
      CLR => BU2_U0_G_TX_RESET_sync_flow_ctrl_tx_reset_i_reset_out_374,
      C => tx_clk0,
      Q => BU2_U0_G_FLOWCONTROL_flwctrl_tx_data_avail_in_reg(1)
    );
  BU2_U0_G_FLOWCONTROL_flwctrl_tx_data_avail_in_reg_0 : FDC
    port map (
      D => tx_data_valid_387(0),
      CLR => BU2_U0_G_TX_RESET_sync_flow_ctrl_tx_reset_i_reset_out_374,
      C => tx_clk0,
      Q => BU2_U0_G_FLOWCONTROL_flwctrl_tx_data_avail_in_reg(0)
    );
  BU2_U0_G_FLOWCONTROL_flwctrl_tx_pause_value_held_15 : FDCE
    port map (
      D => BU2_U0_G_FLOWCONTROL_flwctrl_pause_value_int(15),
      CE => BU2_U0_G_FLOWCONTROL_flwctrl_pause_req_int_362,
      CLR => BU2_U0_G_TX_RESET_sync_flow_ctrl_tx_reset_i_reset_out_374,
      C => tx_clk0,
      Q => BU2_U0_G_FLOWCONTROL_flwctrl_tx_pause_value_held(15)
    );
  BU2_U0_G_FLOWCONTROL_flwctrl_tx_pause_value_held_14 : FDCE
    port map (
      D => BU2_U0_G_FLOWCONTROL_flwctrl_pause_value_int(14),
      CE => BU2_U0_G_FLOWCONTROL_flwctrl_pause_req_int_362,
      CLR => BU2_U0_G_TX_RESET_sync_flow_ctrl_tx_reset_i_reset_out_374,
      C => tx_clk0,
      Q => BU2_U0_G_FLOWCONTROL_flwctrl_tx_pause_value_held(14)
    );
  BU2_U0_G_FLOWCONTROL_flwctrl_tx_pause_value_held_13 : FDCE
    port map (
      D => BU2_U0_G_FLOWCONTROL_flwctrl_pause_value_int(13),
      CE => BU2_U0_G_FLOWCONTROL_flwctrl_pause_req_int_362,
      CLR => BU2_U0_G_TX_RESET_sync_flow_ctrl_tx_reset_i_reset_out_374,
      C => tx_clk0,
      Q => BU2_U0_G_FLOWCONTROL_flwctrl_tx_pause_value_held(13)
    );
  BU2_U0_G_FLOWCONTROL_flwctrl_tx_pause_value_held_12 : FDCE
    port map (
      D => BU2_U0_G_FLOWCONTROL_flwctrl_pause_value_int(12),
      CE => BU2_U0_G_FLOWCONTROL_flwctrl_pause_req_int_362,
      CLR => BU2_U0_G_TX_RESET_sync_flow_ctrl_tx_reset_i_reset_out_374,
      C => tx_clk0,
      Q => BU2_U0_G_FLOWCONTROL_flwctrl_tx_pause_value_held(12)
    );
  BU2_U0_G_FLOWCONTROL_flwctrl_tx_pause_value_held_11 : FDCE
    port map (
      D => BU2_U0_G_FLOWCONTROL_flwctrl_pause_value_int(11),
      CE => BU2_U0_G_FLOWCONTROL_flwctrl_pause_req_int_362,
      CLR => BU2_U0_G_TX_RESET_sync_flow_ctrl_tx_reset_i_reset_out_374,
      C => tx_clk0,
      Q => BU2_U0_G_FLOWCONTROL_flwctrl_tx_pause_value_held(11)
    );
  BU2_U0_G_FLOWCONTROL_flwctrl_tx_pause_value_held_10 : FDCE
    port map (
      D => BU2_U0_G_FLOWCONTROL_flwctrl_pause_value_int(10),
      CE => BU2_U0_G_FLOWCONTROL_flwctrl_pause_req_int_362,
      CLR => BU2_U0_G_TX_RESET_sync_flow_ctrl_tx_reset_i_reset_out_374,
      C => tx_clk0,
      Q => BU2_U0_G_FLOWCONTROL_flwctrl_tx_pause_value_held(10)
    );
  BU2_U0_G_FLOWCONTROL_flwctrl_tx_pause_value_held_9 : FDCE
    port map (
      D => BU2_U0_G_FLOWCONTROL_flwctrl_pause_value_int(9),
      CE => BU2_U0_G_FLOWCONTROL_flwctrl_pause_req_int_362,
      CLR => BU2_U0_G_TX_RESET_sync_flow_ctrl_tx_reset_i_reset_out_374,
      C => tx_clk0,
      Q => BU2_U0_G_FLOWCONTROL_flwctrl_tx_pause_value_held(9)
    );
  BU2_U0_G_FLOWCONTROL_flwctrl_tx_pause_value_held_8 : FDCE
    port map (
      D => BU2_U0_G_FLOWCONTROL_flwctrl_pause_value_int(8),
      CE => BU2_U0_G_FLOWCONTROL_flwctrl_pause_req_int_362,
      CLR => BU2_U0_G_TX_RESET_sync_flow_ctrl_tx_reset_i_reset_out_374,
      C => tx_clk0,
      Q => BU2_U0_G_FLOWCONTROL_flwctrl_tx_pause_value_held(8)
    );
  BU2_U0_G_FLOWCONTROL_flwctrl_tx_pause_value_held_7 : FDCE
    port map (
      D => BU2_U0_G_FLOWCONTROL_flwctrl_pause_value_int(7),
      CE => BU2_U0_G_FLOWCONTROL_flwctrl_pause_req_int_362,
      CLR => BU2_U0_G_TX_RESET_sync_flow_ctrl_tx_reset_i_reset_out_374,
      C => tx_clk0,
      Q => BU2_U0_G_FLOWCONTROL_flwctrl_tx_pause_value_held(7)
    );
  BU2_U0_G_FLOWCONTROL_flwctrl_tx_pause_value_held_6 : FDCE
    port map (
      D => BU2_U0_G_FLOWCONTROL_flwctrl_pause_value_int(6),
      CE => BU2_U0_G_FLOWCONTROL_flwctrl_pause_req_int_362,
      CLR => BU2_U0_G_TX_RESET_sync_flow_ctrl_tx_reset_i_reset_out_374,
      C => tx_clk0,
      Q => BU2_U0_G_FLOWCONTROL_flwctrl_tx_pause_value_held(6)
    );
  BU2_U0_G_FLOWCONTROL_flwctrl_tx_pause_value_held_5 : FDCE
    port map (
      D => BU2_U0_G_FLOWCONTROL_flwctrl_pause_value_int(5),
      CE => BU2_U0_G_FLOWCONTROL_flwctrl_pause_req_int_362,
      CLR => BU2_U0_G_TX_RESET_sync_flow_ctrl_tx_reset_i_reset_out_374,
      C => tx_clk0,
      Q => BU2_U0_G_FLOWCONTROL_flwctrl_tx_pause_value_held(5)
    );
  BU2_U0_G_FLOWCONTROL_flwctrl_tx_pause_value_held_4 : FDCE
    port map (
      D => BU2_U0_G_FLOWCONTROL_flwctrl_pause_value_int(4),
      CE => BU2_U0_G_FLOWCONTROL_flwctrl_pause_req_int_362,
      CLR => BU2_U0_G_TX_RESET_sync_flow_ctrl_tx_reset_i_reset_out_374,
      C => tx_clk0,
      Q => BU2_U0_G_FLOWCONTROL_flwctrl_tx_pause_value_held(4)
    );
  BU2_U0_G_FLOWCONTROL_flwctrl_tx_pause_value_held_3 : FDCE
    port map (
      D => BU2_U0_G_FLOWCONTROL_flwctrl_pause_value_int(3),
      CE => BU2_U0_G_FLOWCONTROL_flwctrl_pause_req_int_362,
      CLR => BU2_U0_G_TX_RESET_sync_flow_ctrl_tx_reset_i_reset_out_374,
      C => tx_clk0,
      Q => BU2_U0_G_FLOWCONTROL_flwctrl_tx_pause_value_held(3)
    );
  BU2_U0_G_FLOWCONTROL_flwctrl_tx_pause_value_held_2 : FDCE
    port map (
      D => BU2_U0_G_FLOWCONTROL_flwctrl_pause_value_int(2),
      CE => BU2_U0_G_FLOWCONTROL_flwctrl_pause_req_int_362,
      CLR => BU2_U0_G_TX_RESET_sync_flow_ctrl_tx_reset_i_reset_out_374,
      C => tx_clk0,
      Q => BU2_U0_G_FLOWCONTROL_flwctrl_tx_pause_value_held(2)
    );
  BU2_U0_G_FLOWCONTROL_flwctrl_tx_pause_value_held_1 : FDCE
    port map (
      D => BU2_U0_G_FLOWCONTROL_flwctrl_pause_value_int(1),
      CE => BU2_U0_G_FLOWCONTROL_flwctrl_pause_req_int_362,
      CLR => BU2_U0_G_TX_RESET_sync_flow_ctrl_tx_reset_i_reset_out_374,
      C => tx_clk0,
      Q => BU2_U0_G_FLOWCONTROL_flwctrl_tx_pause_value_held(1)
    );
  BU2_U0_G_FLOWCONTROL_flwctrl_tx_pause_value_held_0 : FDCE
    port map (
      D => BU2_U0_G_FLOWCONTROL_flwctrl_pause_value_int(0),
      CE => BU2_U0_G_FLOWCONTROL_flwctrl_pause_req_int_362,
      CLR => BU2_U0_G_TX_RESET_sync_flow_ctrl_tx_reset_i_reset_out_374,
      C => tx_clk0,
      Q => BU2_U0_G_FLOWCONTROL_flwctrl_tx_pause_value_held(0)
    );
  BU2_U0_G_FLOWCONTROL_flwctrl_tx_ack_int : FDC
    port map (
      D => BU2_U0_int_data_ack,
      CLR => BU2_U0_G_TX_RESET_sync_flow_ctrl_tx_reset_i_reset_out_374,
      C => tx_clk0,
      Q => BU2_U0_G_FLOWCONTROL_flwctrl_tx_ack_int_266
    );
  BU2_U0_G_TX_txgen_testgenio_tx_state_FFd2 : FDC
    generic map(
      INIT => '0'
    )
    port map (
      D => BU2_U0_G_TX_txgen_testgenio_tx_state_FFd2_In,
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_1_368,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenio_tx_state_FFd2_267
    );
  BU2_U0_G_TX_txgen_testgenio_tx_state_FFd1 : FDC
    generic map(
      INIT => '0'
    )
    port map (
      D => BU2_U0_G_TX_txgen_testgenio_tx_state_FFd1_In,
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_1_368,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenio_tx_state_FFd1_268
    );
  BU2_U0_G_TX_txgen_testgenio_tx_state_FFd3 : FDC
    generic map(
      INIT => '0'
    )
    port map (
      D => BU2_U0_G_TX_txgen_testgenio_tx_state_FFd3_In,
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_1_368,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenio_tx_state_FFd3_269
    );
  BU2_U0_G_TX_txgen_testgenio_ERRDLYGEN : SRL16
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => BU2_N1,
      A1 => BU2_N1,
      A2 => BU2_host_rd_data(0),
      A3 => BU2_N1,
      CLK => tx_clk0,
      D => BU2_U0_G_TX_txgen_testgenio_reg_error_321,
      Q => BU2_U0_G_TX_txgen_testgenio_error_temp
    );
  BU2_U0_G_TX_txgen_testgenio_sldlygen : SRL16
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => BU2_host_rd_data(0),
      A1 => BU2_N1,
      A2 => BU2_N1,
      A3 => BU2_N1,
      CLK => tx_clk0,
      D => BU2_U0_G_TX_txgen_testgenio_int_start_lane_328,
      Q => BU2_U0_G_TX_txgen_start_lane
    );
  BU2_U0_G_TX_txgen_testgenio_seccycgen : SRL16
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => BU2_N1,
      A1 => BU2_host_rd_data(0),
      A2 => BU2_host_rd_data(0),
      A3 => BU2_host_rd_data(0),
      CLK => tx_clk0,
      D => BU2_U0_G_TX_txgen_testgenio_reg_data_ack_336,
      Q => BU2_U0_G_TX_txgen_testgenio_second_tx_cycle_temp
    );
  BU2_U0_G_TX_txgen_testgenio_Mcount_max_count_xor_10_Q : XORCY
    port map (
      CI => BU2_U0_G_TX_txgen_testgenio_Mcount_max_count_cy(9),
      LI => BU2_U0_G_TX_txgen_testgenio_N49,
      O => BU2_U0_G_TX_txgen_testgenio_Result_10_1
    );
  BU2_U0_G_TX_txgen_testgenio_Mcount_max_count_lut_10_Q : LUT3
    generic map(
      INIT => X"93"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenio_max_count_eqn,
      I1 => BU2_U0_G_TX_txgen_testgenio_load_max_count_338,
      I2 => BU2_U0_G_TX_txgen_testgenio_max_count(10),
      O => BU2_U0_G_TX_txgen_testgenio_N49
    );
  BU2_U0_G_TX_txgen_testgenio_Mcount_max_count_xor_9_Q : XORCY
    port map (
      CI => BU2_U0_G_TX_txgen_testgenio_Mcount_max_count_cy(8),
      LI => BU2_U0_G_TX_txgen_testgenio_N48,
      O => BU2_U0_G_TX_txgen_testgenio_Result_9_1
    );
  BU2_U0_G_TX_txgen_testgenio_Mcount_max_count_cy_9_Q : MUXCY
    port map (
      CI => BU2_U0_G_TX_txgen_testgenio_Mcount_max_count_cy(8),
      DI => BU2_U0_G_TX_txgen_testgenio_max_count_Eqn_9_mand1,
      S => BU2_U0_G_TX_txgen_testgenio_N48,
      O => BU2_U0_G_TX_txgen_testgenio_Mcount_max_count_cy(9)
    );
  BU2_U0_G_TX_txgen_testgenio_Mcount_max_count_lut_9_Q : LUT3
    generic map(
      INIT => X"87"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenio_max_count(9),
      I1 => BU2_U0_G_TX_txgen_testgenio_max_count_eqn,
      I2 => BU2_U0_G_TX_txgen_testgenio_load_max_count_338,
      O => BU2_U0_G_TX_txgen_testgenio_N48
    );
  BU2_U0_G_TX_txgen_testgenio_max_count_Eqn_9_mand : MULT_AND
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenio_max_count(9),
      I1 => BU2_U0_G_TX_txgen_testgenio_max_count_eqn,
      LO => BU2_U0_G_TX_txgen_testgenio_max_count_Eqn_9_mand1
    );
  BU2_U0_G_TX_txgen_testgenio_Mcount_max_count_xor_8_Q : XORCY
    port map (
      CI => BU2_U0_G_TX_txgen_testgenio_Mcount_max_count_cy(7),
      LI => BU2_U0_G_TX_txgen_testgenio_N47,
      O => BU2_U0_G_TX_txgen_testgenio_Result_8_2
    );
  BU2_U0_G_TX_txgen_testgenio_Mcount_max_count_cy_8_Q : MUXCY
    port map (
      CI => BU2_U0_G_TX_txgen_testgenio_Mcount_max_count_cy(7),
      DI => BU2_U0_G_TX_txgen_testgenio_max_count_Eqn_8_mand1,
      S => BU2_U0_G_TX_txgen_testgenio_N47,
      O => BU2_U0_G_TX_txgen_testgenio_Mcount_max_count_cy(8)
    );
  BU2_U0_G_TX_txgen_testgenio_Mcount_max_count_lut_8_Q : LUT3
    generic map(
      INIT => X"87"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenio_max_count(8),
      I1 => BU2_U0_G_TX_txgen_testgenio_max_count_eqn,
      I2 => BU2_U0_G_TX_txgen_testgenio_load_max_count_338,
      O => BU2_U0_G_TX_txgen_testgenio_N47
    );
  BU2_U0_G_TX_txgen_testgenio_max_count_Eqn_8_mand : MULT_AND
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenio_max_count(8),
      I1 => BU2_U0_G_TX_txgen_testgenio_max_count_eqn,
      LO => BU2_U0_G_TX_txgen_testgenio_max_count_Eqn_8_mand1
    );
  BU2_U0_G_TX_txgen_testgenio_Mcount_max_count_xor_7_Q : XORCY
    port map (
      CI => BU2_U0_G_TX_txgen_testgenio_Mcount_max_count_cy(6),
      LI => BU2_U0_G_TX_txgen_testgenio_N46,
      O => BU2_U0_G_TX_txgen_testgenio_Result_7_2
    );
  BU2_U0_G_TX_txgen_testgenio_Mcount_max_count_cy_7_Q : MUXCY
    port map (
      CI => BU2_U0_G_TX_txgen_testgenio_Mcount_max_count_cy(6),
      DI => BU2_U0_G_TX_txgen_testgenio_max_count_Eqn_7,
      S => BU2_U0_G_TX_txgen_testgenio_N46,
      O => BU2_U0_G_TX_txgen_testgenio_Mcount_max_count_cy(7)
    );
  BU2_U0_G_TX_txgen_testgenio_Mcount_max_count_xor_6_Q : XORCY
    port map (
      CI => BU2_U0_G_TX_txgen_testgenio_Mcount_max_count_cy(5),
      LI => BU2_U0_G_TX_txgen_testgenio_N45,
      O => BU2_U0_G_TX_txgen_testgenio_Result_6_2
    );
  BU2_U0_G_TX_txgen_testgenio_Mcount_max_count_cy_6_Q : MUXCY
    port map (
      CI => BU2_U0_G_TX_txgen_testgenio_Mcount_max_count_cy(5),
      DI => BU2_U0_G_TX_txgen_testgenio_max_count_Eqn_6_mand1,
      S => BU2_U0_G_TX_txgen_testgenio_N45,
      O => BU2_U0_G_TX_txgen_testgenio_Mcount_max_count_cy(6)
    );
  BU2_U0_G_TX_txgen_testgenio_Mcount_max_count_lut_6_Q : LUT3
    generic map(
      INIT => X"87"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenio_max_count(6),
      I1 => BU2_U0_G_TX_txgen_testgenio_max_count_eqn,
      I2 => BU2_U0_G_TX_txgen_testgenio_load_max_count_338,
      O => BU2_U0_G_TX_txgen_testgenio_N45
    );
  BU2_U0_G_TX_txgen_testgenio_max_count_Eqn_6_mand : MULT_AND
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenio_max_count(6),
      I1 => BU2_U0_G_TX_txgen_testgenio_max_count_eqn,
      LO => BU2_U0_G_TX_txgen_testgenio_max_count_Eqn_6_mand1
    );
  BU2_U0_G_TX_txgen_testgenio_Mcount_max_count_xor_5_Q : XORCY
    port map (
      CI => BU2_U0_G_TX_txgen_testgenio_Mcount_max_count_cy(4),
      LI => BU2_U0_G_TX_txgen_testgenio_N44,
      O => BU2_U0_G_TX_txgen_testgenio_Result_5_2
    );
  BU2_U0_G_TX_txgen_testgenio_Mcount_max_count_cy_5_Q : MUXCY
    port map (
      CI => BU2_U0_G_TX_txgen_testgenio_Mcount_max_count_cy(4),
      DI => BU2_U0_G_TX_txgen_testgenio_max_count_Eqn_5,
      S => BU2_U0_G_TX_txgen_testgenio_N44,
      O => BU2_U0_G_TX_txgen_testgenio_Mcount_max_count_cy(5)
    );
  BU2_U0_G_TX_txgen_testgenio_Mcount_max_count_xor_4_Q : XORCY
    port map (
      CI => BU2_U0_G_TX_txgen_testgenio_Mcount_max_count_cy(3),
      LI => BU2_U0_G_TX_txgen_testgenio_N43,
      O => BU2_U0_G_TX_txgen_testgenio_Result_4_2
    );
  BU2_U0_G_TX_txgen_testgenio_Mcount_max_count_cy_4_Q : MUXCY
    port map (
      CI => BU2_U0_G_TX_txgen_testgenio_Mcount_max_count_cy(3),
      DI => BU2_U0_G_TX_txgen_testgenio_max_count_Eqn_4,
      S => BU2_U0_G_TX_txgen_testgenio_N43,
      O => BU2_U0_G_TX_txgen_testgenio_Mcount_max_count_cy(4)
    );
  BU2_U0_G_TX_txgen_testgenio_Mcount_max_count_xor_3_Q : XORCY
    port map (
      CI => BU2_U0_G_TX_txgen_testgenio_Mcount_max_count_cy(2),
      LI => BU2_U0_G_TX_txgen_testgenio_N42,
      O => BU2_U0_G_TX_txgen_testgenio_Result_3_2
    );
  BU2_U0_G_TX_txgen_testgenio_Mcount_max_count_cy_3_Q : MUXCY
    port map (
      CI => BU2_U0_G_TX_txgen_testgenio_Mcount_max_count_cy(2),
      DI => BU2_U0_G_TX_txgen_testgenio_max_count_Eqn_3,
      S => BU2_U0_G_TX_txgen_testgenio_N42,
      O => BU2_U0_G_TX_txgen_testgenio_Mcount_max_count_cy(3)
    );
  BU2_U0_G_TX_txgen_testgenio_Mcount_max_count_xor_2_Q : XORCY
    port map (
      CI => BU2_U0_G_TX_txgen_testgenio_Mcount_max_count_cy(1),
      LI => BU2_U0_G_TX_txgen_testgenio_N41,
      O => BU2_U0_G_TX_txgen_testgenio_Result_2_2
    );
  BU2_U0_G_TX_txgen_testgenio_Mcount_max_count_cy_2_Q : MUXCY
    port map (
      CI => BU2_U0_G_TX_txgen_testgenio_Mcount_max_count_cy(1),
      DI => BU2_U0_G_TX_txgen_testgenio_max_count_Eqn_2_mand1,
      S => BU2_U0_G_TX_txgen_testgenio_N41,
      O => BU2_U0_G_TX_txgen_testgenio_Mcount_max_count_cy(2)
    );
  BU2_U0_G_TX_txgen_testgenio_Mcount_max_count_lut_2_Q : LUT3
    generic map(
      INIT => X"87"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenio_max_count(2),
      I1 => BU2_U0_G_TX_txgen_testgenio_max_count_eqn,
      I2 => BU2_U0_G_TX_txgen_testgenio_load_max_count_338,
      O => BU2_U0_G_TX_txgen_testgenio_N41
    );
  BU2_U0_G_TX_txgen_testgenio_max_count_Eqn_2_mand : MULT_AND
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenio_max_count(2),
      I1 => BU2_U0_G_TX_txgen_testgenio_max_count_eqn,
      LO => BU2_U0_G_TX_txgen_testgenio_max_count_Eqn_2_mand1
    );
  BU2_U0_G_TX_txgen_testgenio_Mcount_max_count_xor_1_Q : XORCY
    port map (
      CI => BU2_U0_G_TX_txgen_testgenio_Mcount_max_count_cy(0),
      LI => BU2_U0_G_TX_txgen_testgenio_N40,
      O => BU2_U0_G_TX_txgen_testgenio_Result_1_2
    );
  BU2_U0_G_TX_txgen_testgenio_Mcount_max_count_cy_1_Q : MUXCY
    port map (
      CI => BU2_U0_G_TX_txgen_testgenio_Mcount_max_count_cy(0),
      DI => BU2_U0_G_TX_txgen_testgenio_max_count_Eqn_1,
      S => BU2_U0_G_TX_txgen_testgenio_N40,
      O => BU2_U0_G_TX_txgen_testgenio_Mcount_max_count_cy(1)
    );
  BU2_U0_G_TX_txgen_testgenio_Mcount_max_count_xor_0_Q : XORCY
    port map (
      CI => BU2_U0_G_TX_txgen_testgenio_max_count_eqn,
      LI => BU2_U0_G_TX_txgen_testgenio_N39,
      O => BU2_U0_G_TX_txgen_testgenio_Result_0_2
    );
  BU2_U0_G_TX_txgen_testgenio_Mcount_max_count_cy_0_Q : MUXCY
    port map (
      CI => BU2_U0_G_TX_txgen_testgenio_max_count_eqn,
      DI => BU2_host_rd_data(0),
      S => BU2_U0_G_TX_txgen_testgenio_N39,
      O => BU2_U0_G_TX_txgen_testgenio_Mcount_max_count_cy(0)
    );
  BU2_U0_G_TX_txgen_testgenio_Maccum_countb_xor_8_Q : XORCY
    port map (
      CI => BU2_U0_G_TX_txgen_testgenio_Maccum_countb_cy(7),
      LI => BU2_U0_G_TX_txgen_testgenio_N38,
      O => BU2_U0_G_TX_txgen_testgenio_Result_8_1
    );
  BU2_U0_G_TX_txgen_testgenio_Maccum_countb_lut_8_Q : LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenio_countb(8),
      I1 => BU2_U0_G_TX_txgen_testgenio_and0001,
      O => BU2_U0_G_TX_txgen_testgenio_N38
    );
  BU2_U0_G_TX_txgen_testgenio_Maccum_countb_xor_7_Q : XORCY
    port map (
      CI => BU2_U0_G_TX_txgen_testgenio_Maccum_countb_cy(6),
      LI => BU2_U0_G_TX_txgen_testgenio_N37,
      O => BU2_U0_G_TX_txgen_testgenio_Result_7_1
    );
  BU2_U0_G_TX_txgen_testgenio_Maccum_countb_cy_7_Q : MUXCY
    port map (
      CI => BU2_U0_G_TX_txgen_testgenio_Maccum_countb_cy(6),
      DI => BU2_U0_G_TX_txgen_testgenio_countb(7),
      S => BU2_U0_G_TX_txgen_testgenio_N37,
      O => BU2_U0_G_TX_txgen_testgenio_Maccum_countb_cy(7)
    );
  BU2_U0_G_TX_txgen_testgenio_Maccum_countb_lut_7_Q : LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenio_countb(7),
      I1 => BU2_U0_G_TX_txgen_testgenio_and0001,
      O => BU2_U0_G_TX_txgen_testgenio_N37
    );
  BU2_U0_G_TX_txgen_testgenio_Maccum_countb_xor_6_Q : XORCY
    port map (
      CI => BU2_U0_G_TX_txgen_testgenio_Maccum_countb_cy(5),
      LI => BU2_U0_G_TX_txgen_testgenio_N36,
      O => BU2_U0_G_TX_txgen_testgenio_Result_6_1
    );
  BU2_U0_G_TX_txgen_testgenio_Maccum_countb_cy_6_Q : MUXCY
    port map (
      CI => BU2_U0_G_TX_txgen_testgenio_Maccum_countb_cy(5),
      DI => BU2_U0_G_TX_txgen_testgenio_countb(6),
      S => BU2_U0_G_TX_txgen_testgenio_N36,
      O => BU2_U0_G_TX_txgen_testgenio_Maccum_countb_cy(6)
    );
  BU2_U0_G_TX_txgen_testgenio_Maccum_countb_lut_6_Q : LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenio_countb(6),
      I1 => BU2_U0_G_TX_txgen_testgenio_and0001,
      O => BU2_U0_G_TX_txgen_testgenio_N36
    );
  BU2_U0_G_TX_txgen_testgenio_Maccum_countb_xor_5_Q : XORCY
    port map (
      CI => BU2_U0_G_TX_txgen_testgenio_Maccum_countb_cy(4),
      LI => BU2_U0_G_TX_txgen_testgenio_N35,
      O => BU2_U0_G_TX_txgen_testgenio_Result_5_1
    );
  BU2_U0_G_TX_txgen_testgenio_Maccum_countb_cy_5_Q : MUXCY
    port map (
      CI => BU2_U0_G_TX_txgen_testgenio_Maccum_countb_cy(4),
      DI => BU2_U0_G_TX_txgen_testgenio_countb(5),
      S => BU2_U0_G_TX_txgen_testgenio_N35,
      O => BU2_U0_G_TX_txgen_testgenio_Maccum_countb_cy(5)
    );
  BU2_U0_G_TX_txgen_testgenio_Maccum_countb_lut_5_Q : LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenio_countb(5),
      I1 => BU2_U0_G_TX_txgen_testgenio_and0001,
      O => BU2_U0_G_TX_txgen_testgenio_N35
    );
  BU2_U0_G_TX_txgen_testgenio_Maccum_countb_xor_4_Q : XORCY
    port map (
      CI => BU2_U0_G_TX_txgen_testgenio_Maccum_countb_cy(3),
      LI => BU2_U0_G_TX_txgen_testgenio_N34,
      O => BU2_U0_G_TX_txgen_testgenio_Result_4_1
    );
  BU2_U0_G_TX_txgen_testgenio_Maccum_countb_cy_4_Q : MUXCY
    port map (
      CI => BU2_U0_G_TX_txgen_testgenio_Maccum_countb_cy(3),
      DI => BU2_U0_G_TX_txgen_testgenio_countb(4),
      S => BU2_U0_G_TX_txgen_testgenio_N34,
      O => BU2_U0_G_TX_txgen_testgenio_Maccum_countb_cy(4)
    );
  BU2_U0_G_TX_txgen_testgenio_Maccum_countb_lut_4_Q : LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenio_countb(4),
      I1 => BU2_U0_G_TX_txgen_testgenio_and0001,
      O => BU2_U0_G_TX_txgen_testgenio_N34
    );
  BU2_U0_G_TX_txgen_testgenio_Maccum_countb_xor_3_Q : XORCY
    port map (
      CI => BU2_U0_G_TX_txgen_testgenio_Maccum_countb_cy(2),
      LI => BU2_U0_G_TX_txgen_testgenio_N33,
      O => BU2_U0_G_TX_txgen_testgenio_Result_3_1
    );
  BU2_U0_G_TX_txgen_testgenio_Maccum_countb_cy_3_Q : MUXCY
    port map (
      CI => BU2_U0_G_TX_txgen_testgenio_Maccum_countb_cy(2),
      DI => BU2_U0_G_TX_txgen_testgenio_countb(3),
      S => BU2_U0_G_TX_txgen_testgenio_N33,
      O => BU2_U0_G_TX_txgen_testgenio_Maccum_countb_cy(3)
    );
  BU2_U0_G_TX_txgen_testgenio_Maccum_countb_lut_3_Q : LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenio_countb(3),
      I1 => BU2_U0_G_TX_txgen_testgenio_and0001,
      O => BU2_U0_G_TX_txgen_testgenio_N33
    );
  BU2_U0_G_TX_txgen_testgenio_Maccum_countb_xor_2_Q : XORCY
    port map (
      CI => BU2_U0_G_TX_txgen_testgenio_Maccum_countb_cy(1),
      LI => BU2_U0_G_TX_txgen_testgenio_N32,
      O => BU2_U0_G_TX_txgen_testgenio_Result_2_1
    );
  BU2_U0_G_TX_txgen_testgenio_Maccum_countb_cy_2_Q : MUXCY
    port map (
      CI => BU2_U0_G_TX_txgen_testgenio_Maccum_countb_cy(1),
      DI => BU2_U0_G_TX_txgen_testgenio_countb(2),
      S => BU2_U0_G_TX_txgen_testgenio_N32,
      O => BU2_U0_G_TX_txgen_testgenio_Maccum_countb_cy(2)
    );
  BU2_U0_G_TX_txgen_testgenio_Maccum_countb_lut_2_Q : LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenio_countb(2),
      I1 => BU2_U0_G_TX_txgen_testgenio_and0001,
      O => BU2_U0_G_TX_txgen_testgenio_N32
    );
  BU2_U0_G_TX_txgen_testgenio_Maccum_countb_xor_1_Q : XORCY
    port map (
      CI => BU2_U0_G_TX_txgen_testgenio_Maccum_countb_cy(0),
      LI => BU2_U0_G_TX_txgen_testgenio_countb_1_rt_270,
      O => BU2_U0_G_TX_txgen_testgenio_Result_1_1
    );
  BU2_U0_G_TX_txgen_testgenio_Maccum_countb_cy_1_Q : MUXCY
    port map (
      CI => BU2_U0_G_TX_txgen_testgenio_Maccum_countb_cy(0),
      DI => BU2_host_rd_data(0),
      S => BU2_U0_G_TX_txgen_testgenio_countb_1_rt_270,
      O => BU2_U0_G_TX_txgen_testgenio_Maccum_countb_cy(1)
    );
  BU2_U0_G_TX_txgen_testgenio_Maccum_countb_xor_0_Q : XORCY
    port map (
      CI => BU2_U0_G_TX_txgen_testgenio_N29,
      LI => BU2_U0_G_TX_txgen_testgenio_N30,
      O => BU2_U0_G_TX_txgen_testgenio_Result_0_1
    );
  BU2_U0_G_TX_txgen_testgenio_Maccum_countb_cy_0_Q : MUXCY
    port map (
      CI => BU2_U0_G_TX_txgen_testgenio_N29,
      DI => BU2_U0_G_TX_txgen_testgenio_countb(0),
      S => BU2_U0_G_TX_txgen_testgenio_N30,
      O => BU2_U0_G_TX_txgen_testgenio_Maccum_countb_cy(0)
    );
  BU2_U0_G_TX_txgen_testgenio_Mcount_byte_count_xor_11_Q : XORCY
    port map (
      CI => BU2_U0_G_TX_txgen_testgenio_Mcount_byte_count_cy(10),
      LI => BU2_U0_G_TX_txgen_testgenio_byte_count_Eqn_11_271,
      O => BU2_U0_G_TX_txgen_testgenio_Result(11)
    );
  BU2_U0_G_TX_txgen_testgenio_Mcount_byte_count_xor_10_Q : XORCY
    port map (
      CI => BU2_U0_G_TX_txgen_testgenio_Mcount_byte_count_cy(9),
      LI => BU2_U0_G_TX_txgen_testgenio_byte_count_Eqn_10,
      O => BU2_U0_G_TX_txgen_testgenio_Result(10)
    );
  BU2_U0_G_TX_txgen_testgenio_Mcount_byte_count_cy_10_Q : MUXCY
    port map (
      CI => BU2_U0_G_TX_txgen_testgenio_Mcount_byte_count_cy(9),
      DI => BU2_host_rd_data(0),
      S => BU2_U0_G_TX_txgen_testgenio_byte_count_Eqn_10,
      O => BU2_U0_G_TX_txgen_testgenio_Mcount_byte_count_cy(10)
    );
  BU2_U0_G_TX_txgen_testgenio_Mcount_byte_count_xor_9_Q : XORCY
    port map (
      CI => BU2_U0_G_TX_txgen_testgenio_Mcount_byte_count_cy(8),
      LI => BU2_U0_G_TX_txgen_testgenio_byte_count_Eqn_9,
      O => BU2_U0_G_TX_txgen_testgenio_Result(9)
    );
  BU2_U0_G_TX_txgen_testgenio_Mcount_byte_count_cy_9_Q : MUXCY
    port map (
      CI => BU2_U0_G_TX_txgen_testgenio_Mcount_byte_count_cy(8),
      DI => BU2_host_rd_data(0),
      S => BU2_U0_G_TX_txgen_testgenio_byte_count_Eqn_9,
      O => BU2_U0_G_TX_txgen_testgenio_Mcount_byte_count_cy(9)
    );
  BU2_U0_G_TX_txgen_testgenio_Mcount_byte_count_xor_8_Q : XORCY
    port map (
      CI => BU2_U0_G_TX_txgen_testgenio_Mcount_byte_count_cy(7),
      LI => BU2_U0_G_TX_txgen_testgenio_byte_count_Eqn_8,
      O => BU2_U0_G_TX_txgen_testgenio_Result(8)
    );
  BU2_U0_G_TX_txgen_testgenio_Mcount_byte_count_cy_8_Q : MUXCY
    port map (
      CI => BU2_U0_G_TX_txgen_testgenio_Mcount_byte_count_cy(7),
      DI => BU2_host_rd_data(0),
      S => BU2_U0_G_TX_txgen_testgenio_byte_count_Eqn_8,
      O => BU2_U0_G_TX_txgen_testgenio_Mcount_byte_count_cy(8)
    );
  BU2_U0_G_TX_txgen_testgenio_Mcount_byte_count_xor_7_Q : XORCY
    port map (
      CI => BU2_U0_G_TX_txgen_testgenio_Mcount_byte_count_cy(6),
      LI => BU2_U0_G_TX_txgen_testgenio_byte_count_Eqn_7,
      O => BU2_U0_G_TX_txgen_testgenio_Result(7)
    );
  BU2_U0_G_TX_txgen_testgenio_Mcount_byte_count_cy_7_Q : MUXCY
    port map (
      CI => BU2_U0_G_TX_txgen_testgenio_Mcount_byte_count_cy(6),
      DI => BU2_host_rd_data(0),
      S => BU2_U0_G_TX_txgen_testgenio_byte_count_Eqn_7,
      O => BU2_U0_G_TX_txgen_testgenio_Mcount_byte_count_cy(7)
    );
  BU2_U0_G_TX_txgen_testgenio_Mcount_byte_count_xor_6_Q : XORCY
    port map (
      CI => BU2_U0_G_TX_txgen_testgenio_Mcount_byte_count_cy(5),
      LI => BU2_U0_G_TX_txgen_testgenio_byte_count_Eqn_6,
      O => BU2_U0_G_TX_txgen_testgenio_Result(6)
    );
  BU2_U0_G_TX_txgen_testgenio_Mcount_byte_count_cy_6_Q : MUXCY
    port map (
      CI => BU2_U0_G_TX_txgen_testgenio_Mcount_byte_count_cy(5),
      DI => BU2_host_rd_data(0),
      S => BU2_U0_G_TX_txgen_testgenio_byte_count_Eqn_6,
      O => BU2_U0_G_TX_txgen_testgenio_Mcount_byte_count_cy(6)
    );
  BU2_U0_G_TX_txgen_testgenio_Mcount_byte_count_xor_5_Q : XORCY
    port map (
      CI => BU2_U0_G_TX_txgen_testgenio_Mcount_byte_count_cy(4),
      LI => BU2_U0_G_TX_txgen_testgenio_byte_count_Eqn_5,
      O => BU2_U0_G_TX_txgen_testgenio_Result(5)
    );
  BU2_U0_G_TX_txgen_testgenio_Mcount_byte_count_cy_5_Q : MUXCY
    port map (
      CI => BU2_U0_G_TX_txgen_testgenio_Mcount_byte_count_cy(4),
      DI => BU2_host_rd_data(0),
      S => BU2_U0_G_TX_txgen_testgenio_byte_count_Eqn_5,
      O => BU2_U0_G_TX_txgen_testgenio_Mcount_byte_count_cy(5)
    );
  BU2_U0_G_TX_txgen_testgenio_Mcount_byte_count_xor_4_Q : XORCY
    port map (
      CI => BU2_U0_G_TX_txgen_testgenio_Mcount_byte_count_cy(3),
      LI => BU2_U0_G_TX_txgen_testgenio_byte_count_Eqn_4,
      O => BU2_U0_G_TX_txgen_testgenio_Result(4)
    );
  BU2_U0_G_TX_txgen_testgenio_Mcount_byte_count_cy_4_Q : MUXCY
    port map (
      CI => BU2_U0_G_TX_txgen_testgenio_Mcount_byte_count_cy(3),
      DI => BU2_host_rd_data(0),
      S => BU2_U0_G_TX_txgen_testgenio_byte_count_Eqn_4,
      O => BU2_U0_G_TX_txgen_testgenio_Mcount_byte_count_cy(4)
    );
  BU2_U0_G_TX_txgen_testgenio_Mcount_byte_count_xor_3_Q : XORCY
    port map (
      CI => BU2_U0_G_TX_txgen_testgenio_Mcount_byte_count_cy(2),
      LI => BU2_U0_G_TX_txgen_testgenio_byte_count_Eqn_3,
      O => BU2_U0_G_TX_txgen_testgenio_Result(3)
    );
  BU2_U0_G_TX_txgen_testgenio_Mcount_byte_count_cy_3_Q : MUXCY
    port map (
      CI => BU2_U0_G_TX_txgen_testgenio_Mcount_byte_count_cy(2),
      DI => BU2_host_rd_data(0),
      S => BU2_U0_G_TX_txgen_testgenio_byte_count_Eqn_3,
      O => BU2_U0_G_TX_txgen_testgenio_Mcount_byte_count_cy(3)
    );
  BU2_U0_G_TX_txgen_testgenio_Mcount_byte_count_xor_2_Q : XORCY
    port map (
      CI => BU2_U0_G_TX_txgen_testgenio_Mcount_byte_count_cy(1),
      LI => BU2_U0_G_TX_txgen_testgenio_byte_count_Eqn_2,
      O => BU2_U0_G_TX_txgen_testgenio_Result(2)
    );
  BU2_U0_G_TX_txgen_testgenio_Mcount_byte_count_cy_2_Q : MUXCY
    port map (
      CI => BU2_U0_G_TX_txgen_testgenio_Mcount_byte_count_cy(1),
      DI => BU2_host_rd_data(0),
      S => BU2_U0_G_TX_txgen_testgenio_byte_count_Eqn_2,
      O => BU2_U0_G_TX_txgen_testgenio_Mcount_byte_count_cy(2)
    );
  BU2_U0_G_TX_txgen_testgenio_Mcount_byte_count_xor_1_Q : XORCY
    port map (
      CI => BU2_U0_G_TX_txgen_testgenio_Mcount_byte_count_cy(0),
      LI => BU2_U0_G_TX_txgen_testgenio_byte_count_Eqn_1,
      O => BU2_U0_G_TX_txgen_testgenio_Result(1)
    );
  BU2_U0_G_TX_txgen_testgenio_Mcount_byte_count_cy_1_Q : MUXCY
    port map (
      CI => BU2_U0_G_TX_txgen_testgenio_Mcount_byte_count_cy(0),
      DI => BU2_host_rd_data(0),
      S => BU2_U0_G_TX_txgen_testgenio_byte_count_Eqn_1,
      O => BU2_U0_G_TX_txgen_testgenio_Mcount_byte_count_cy(1)
    );
  BU2_U0_G_TX_txgen_testgenio_Mcount_byte_count_cy_0_Q : MUXCY
    port map (
      CI => BU2_host_rd_data(0),
      DI => BU2_U0_G_TX_txgen_testgenio_byte_count_Eqn_0_mand1,
      S => BU2_U0_G_TX_txgen_testgenio_Result(0),
      O => BU2_U0_G_TX_txgen_testgenio_Mcount_byte_count_cy(0)
    );
  BU2_U0_G_TX_txgen_testgenio_Mcount_byte_count_lut_0_Q : LUT3
    generic map(
      INIT => X"87"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenio_byte_count(0),
      I1 => BU2_U0_G_TX_txgen_testgenio_byte_count_Eqn_0_mand_272,
      I2 => BU2_U0_G_TX_txgen_testgenio_first_tx_cycle_325,
      O => BU2_U0_G_TX_txgen_testgenio_Result(0)
    );
  BU2_U0_G_TX_txgen_testgenio_byte_count_Eqn_0_mand : MULT_AND
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenio_byte_count(0),
      I1 => BU2_U0_G_TX_txgen_testgenio_byte_count_Eqn_0_mand_272,
      LO => BU2_U0_G_TX_txgen_testgenio_byte_count_Eqn_0_mand1
    );
  BU2_U0_G_TX_txgen_testgenio_Mcompar_cmp_eq0006_cy_11_Q : MUXCY
    port map (
      CI => BU2_U0_G_TX_txgen_testgenio_Mcompar_cmp_eq0006_cy(10),
      DI => BU2_host_rd_data(0),
      S => BU2_U0_G_TX_txgen_testgenio_N27,
      O => BU2_U0_G_TX_txgen_testgenio_Mcompar_cmp_eq0006_cy(11)
    );
  BU2_U0_G_TX_txgen_testgenio_Mcompar_cmp_eq0006_lut_11_Q : LUT4
    generic map(
      INIT => X"8000"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenio_dst_addr(44),
      I1 => BU2_U0_G_TX_txgen_testgenio_dst_addr(45),
      I2 => BU2_U0_G_TX_txgen_testgenio_dst_addr(46),
      I3 => BU2_U0_G_TX_txgen_testgenio_dst_addr(47),
      O => BU2_U0_G_TX_txgen_testgenio_N27
    );
  BU2_U0_G_TX_txgen_testgenio_Mcompar_cmp_eq0006_cy_10_Q : MUXCY
    port map (
      CI => BU2_U0_G_TX_txgen_testgenio_Mcompar_cmp_eq0006_cy(9),
      DI => BU2_host_rd_data(0),
      S => BU2_U0_G_TX_txgen_testgenio_N26,
      O => BU2_U0_G_TX_txgen_testgenio_Mcompar_cmp_eq0006_cy(10)
    );
  BU2_U0_G_TX_txgen_testgenio_Mcompar_cmp_eq0006_lut_10_Q : LUT4
    generic map(
      INIT => X"8000"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenio_dst_addr(40),
      I1 => BU2_U0_G_TX_txgen_testgenio_dst_addr(41),
      I2 => BU2_U0_G_TX_txgen_testgenio_dst_addr(42),
      I3 => BU2_U0_G_TX_txgen_testgenio_dst_addr(43),
      O => BU2_U0_G_TX_txgen_testgenio_N26
    );
  BU2_U0_G_TX_txgen_testgenio_Mcompar_cmp_eq0006_cy_9_Q : MUXCY
    port map (
      CI => BU2_U0_G_TX_txgen_testgenio_Mcompar_cmp_eq0006_cy(8),
      DI => BU2_host_rd_data(0),
      S => BU2_U0_G_TX_txgen_testgenio_N25,
      O => BU2_U0_G_TX_txgen_testgenio_Mcompar_cmp_eq0006_cy(9)
    );
  BU2_U0_G_TX_txgen_testgenio_Mcompar_cmp_eq0006_lut_9_Q : LUT4
    generic map(
      INIT => X"8000"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenio_dst_addr(36),
      I1 => BU2_U0_G_TX_txgen_testgenio_dst_addr(37),
      I2 => BU2_U0_G_TX_txgen_testgenio_dst_addr(38),
      I3 => BU2_U0_G_TX_txgen_testgenio_dst_addr(39),
      O => BU2_U0_G_TX_txgen_testgenio_N25
    );
  BU2_U0_G_TX_txgen_testgenio_Mcompar_cmp_eq0006_cy_8_Q : MUXCY
    port map (
      CI => BU2_U0_G_TX_txgen_testgenio_Mcompar_cmp_eq0006_cy(7),
      DI => BU2_host_rd_data(0),
      S => BU2_U0_G_TX_txgen_testgenio_N24,
      O => BU2_U0_G_TX_txgen_testgenio_Mcompar_cmp_eq0006_cy(8)
    );
  BU2_U0_G_TX_txgen_testgenio_Mcompar_cmp_eq0006_lut_8_Q : LUT4
    generic map(
      INIT => X"8000"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenio_dst_addr(32),
      I1 => BU2_U0_G_TX_txgen_testgenio_dst_addr(33),
      I2 => BU2_U0_G_TX_txgen_testgenio_dst_addr(34),
      I3 => BU2_U0_G_TX_txgen_testgenio_dst_addr(35),
      O => BU2_U0_G_TX_txgen_testgenio_N24
    );
  BU2_U0_G_TX_txgen_testgenio_Mcompar_cmp_eq0006_cy_7_Q : MUXCY
    port map (
      CI => BU2_U0_G_TX_txgen_testgenio_Mcompar_cmp_eq0006_cy(6),
      DI => BU2_host_rd_data(0),
      S => BU2_U0_G_TX_txgen_testgenio_N23,
      O => BU2_U0_G_TX_txgen_testgenio_Mcompar_cmp_eq0006_cy(7)
    );
  BU2_U0_G_TX_txgen_testgenio_Mcompar_cmp_eq0006_lut_7_Q : LUT4
    generic map(
      INIT => X"8000"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenio_dst_addr(28),
      I1 => BU2_U0_G_TX_txgen_testgenio_dst_addr(29),
      I2 => BU2_U0_G_TX_txgen_testgenio_dst_addr(30),
      I3 => BU2_U0_G_TX_txgen_testgenio_dst_addr(31),
      O => BU2_U0_G_TX_txgen_testgenio_N23
    );
  BU2_U0_G_TX_txgen_testgenio_Mcompar_cmp_eq0006_cy_6_Q : MUXCY
    port map (
      CI => BU2_U0_G_TX_txgen_testgenio_Mcompar_cmp_eq0006_cy(5),
      DI => BU2_host_rd_data(0),
      S => BU2_U0_G_TX_txgen_testgenio_N22,
      O => BU2_U0_G_TX_txgen_testgenio_Mcompar_cmp_eq0006_cy(6)
    );
  BU2_U0_G_TX_txgen_testgenio_Mcompar_cmp_eq0006_lut_6_Q : LUT4
    generic map(
      INIT => X"8000"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenio_dst_addr(24),
      I1 => BU2_U0_G_TX_txgen_testgenio_dst_addr(25),
      I2 => BU2_U0_G_TX_txgen_testgenio_dst_addr(26),
      I3 => BU2_U0_G_TX_txgen_testgenio_dst_addr(27),
      O => BU2_U0_G_TX_txgen_testgenio_N22
    );
  BU2_U0_G_TX_txgen_testgenio_Mcompar_cmp_eq0006_cy_5_Q : MUXCY
    port map (
      CI => BU2_U0_G_TX_txgen_testgenio_Mcompar_cmp_eq0006_cy(4),
      DI => BU2_host_rd_data(0),
      S => BU2_U0_G_TX_txgen_testgenio_N21,
      O => BU2_U0_G_TX_txgen_testgenio_Mcompar_cmp_eq0006_cy(5)
    );
  BU2_U0_G_TX_txgen_testgenio_Mcompar_cmp_eq0006_lut_5_Q : LUT4
    generic map(
      INIT => X"8000"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenio_dst_addr(20),
      I1 => BU2_U0_G_TX_txgen_testgenio_dst_addr(21),
      I2 => BU2_U0_G_TX_txgen_testgenio_dst_addr(22),
      I3 => BU2_U0_G_TX_txgen_testgenio_dst_addr(23),
      O => BU2_U0_G_TX_txgen_testgenio_N21
    );
  BU2_U0_G_TX_txgen_testgenio_Mcompar_cmp_eq0006_cy_4_Q : MUXCY
    port map (
      CI => BU2_U0_G_TX_txgen_testgenio_Mcompar_cmp_eq0006_cy(3),
      DI => BU2_host_rd_data(0),
      S => BU2_U0_G_TX_txgen_testgenio_N20,
      O => BU2_U0_G_TX_txgen_testgenio_Mcompar_cmp_eq0006_cy(4)
    );
  BU2_U0_G_TX_txgen_testgenio_Mcompar_cmp_eq0006_lut_4_Q : LUT4
    generic map(
      INIT => X"8000"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenio_dst_addr(16),
      I1 => BU2_U0_G_TX_txgen_testgenio_dst_addr(17),
      I2 => BU2_U0_G_TX_txgen_testgenio_dst_addr(18),
      I3 => BU2_U0_G_TX_txgen_testgenio_dst_addr(19),
      O => BU2_U0_G_TX_txgen_testgenio_N20
    );
  BU2_U0_G_TX_txgen_testgenio_Mcompar_cmp_eq0006_cy_3_Q : MUXCY
    port map (
      CI => BU2_U0_G_TX_txgen_testgenio_Mcompar_cmp_eq0006_cy(2),
      DI => BU2_host_rd_data(0),
      S => BU2_U0_G_TX_txgen_testgenio_N19,
      O => BU2_U0_G_TX_txgen_testgenio_Mcompar_cmp_eq0006_cy(3)
    );
  BU2_U0_G_TX_txgen_testgenio_Mcompar_cmp_eq0006_lut_3_Q : LUT4
    generic map(
      INIT => X"8000"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenio_dst_addr(12),
      I1 => BU2_U0_G_TX_txgen_testgenio_dst_addr(13),
      I2 => BU2_U0_G_TX_txgen_testgenio_dst_addr(14),
      I3 => BU2_U0_G_TX_txgen_testgenio_dst_addr(15),
      O => BU2_U0_G_TX_txgen_testgenio_N19
    );
  BU2_U0_G_TX_txgen_testgenio_Mcompar_cmp_eq0006_cy_2_Q : MUXCY
    port map (
      CI => BU2_U0_G_TX_txgen_testgenio_Mcompar_cmp_eq0006_cy(1),
      DI => BU2_host_rd_data(0),
      S => BU2_U0_G_TX_txgen_testgenio_N18,
      O => BU2_U0_G_TX_txgen_testgenio_Mcompar_cmp_eq0006_cy(2)
    );
  BU2_U0_G_TX_txgen_testgenio_Mcompar_cmp_eq0006_lut_2_Q : LUT4
    generic map(
      INIT => X"8000"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenio_dst_addr(8),
      I1 => BU2_U0_G_TX_txgen_testgenio_dst_addr(9),
      I2 => BU2_U0_G_TX_txgen_testgenio_dst_addr(10),
      I3 => BU2_U0_G_TX_txgen_testgenio_dst_addr(11),
      O => BU2_U0_G_TX_txgen_testgenio_N18
    );
  BU2_U0_G_TX_txgen_testgenio_Mcompar_cmp_eq0006_cy_1_Q : MUXCY
    port map (
      CI => BU2_U0_G_TX_txgen_testgenio_Mcompar_cmp_eq0006_cy(0),
      DI => BU2_host_rd_data(0),
      S => BU2_U0_G_TX_txgen_testgenio_N17,
      O => BU2_U0_G_TX_txgen_testgenio_Mcompar_cmp_eq0006_cy(1)
    );
  BU2_U0_G_TX_txgen_testgenio_Mcompar_cmp_eq0006_lut_1_Q : LUT4
    generic map(
      INIT => X"8000"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenio_dst_addr(4),
      I1 => BU2_U0_G_TX_txgen_testgenio_dst_addr(5),
      I2 => BU2_U0_G_TX_txgen_testgenio_dst_addr(6),
      I3 => BU2_U0_G_TX_txgen_testgenio_dst_addr(7),
      O => BU2_U0_G_TX_txgen_testgenio_N17
    );
  BU2_U0_G_TX_txgen_testgenio_Mcompar_cmp_eq0006_cy_0_Q : MUXCY
    port map (
      CI => BU2_N1,
      DI => BU2_host_rd_data(0),
      S => BU2_U0_G_TX_txgen_testgenio_N16,
      O => BU2_U0_G_TX_txgen_testgenio_Mcompar_cmp_eq0006_cy(0)
    );
  BU2_U0_G_TX_txgen_testgenio_Mcompar_cmp_eq0006_lut_0_Q : LUT4
    generic map(
      INIT => X"8000"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenio_dst_addr(0),
      I1 => BU2_U0_G_TX_txgen_testgenio_dst_addr(1),
      I2 => BU2_U0_G_TX_txgen_testgenio_dst_addr(2),
      I3 => BU2_U0_G_TX_txgen_testgenio_dst_addr(3),
      O => BU2_U0_G_TX_txgen_testgenio_N16
    );
  BU2_U0_G_TX_txgen_testgenio_Madd_addsub0008_xor_11_Q : XORCY
    port map (
      CI => BU2_U0_G_TX_txgen_testgenio_Madd_addsub0008_cy(10),
      LI => BU2_U0_G_TX_txgen_testgenio_byte_count_11_rt_273,
      O => BU2_U0_G_TX_txgen_testgenio_addsub0008(11)
    );
  BU2_U0_G_TX_txgen_testgenio_Madd_addsub0008_xor_10_Q : XORCY
    port map (
      CI => BU2_U0_G_TX_txgen_testgenio_Madd_addsub0008_cy(9),
      LI => BU2_U0_G_TX_txgen_testgenio_byte_count_10_rt_274,
      O => BU2_U0_G_TX_txgen_testgenio_addsub0008(10)
    );
  BU2_U0_G_TX_txgen_testgenio_Madd_addsub0008_cy_10_Q : MUXCY
    port map (
      CI => BU2_U0_G_TX_txgen_testgenio_Madd_addsub0008_cy(9),
      DI => BU2_host_rd_data(0),
      S => BU2_U0_G_TX_txgen_testgenio_byte_count_10_rt_274,
      O => BU2_U0_G_TX_txgen_testgenio_Madd_addsub0008_cy(10)
    );
  BU2_U0_G_TX_txgen_testgenio_Madd_addsub0008_xor_9_Q : XORCY
    port map (
      CI => BU2_U0_G_TX_txgen_testgenio_Madd_addsub0008_cy(8),
      LI => BU2_U0_G_TX_txgen_testgenio_byte_count_9_rt_275,
      O => BU2_U0_G_TX_txgen_testgenio_addsub0008(9)
    );
  BU2_U0_G_TX_txgen_testgenio_Madd_addsub0008_cy_9_Q : MUXCY
    port map (
      CI => BU2_U0_G_TX_txgen_testgenio_Madd_addsub0008_cy(8),
      DI => BU2_host_rd_data(0),
      S => BU2_U0_G_TX_txgen_testgenio_byte_count_9_rt_275,
      O => BU2_U0_G_TX_txgen_testgenio_Madd_addsub0008_cy(9)
    );
  BU2_U0_G_TX_txgen_testgenio_Madd_addsub0008_xor_8_Q : XORCY
    port map (
      CI => BU2_U0_G_TX_txgen_testgenio_Madd_addsub0008_cy(7),
      LI => BU2_U0_G_TX_txgen_testgenio_byte_count_8_rt_276,
      O => BU2_U0_G_TX_txgen_testgenio_addsub0008(8)
    );
  BU2_U0_G_TX_txgen_testgenio_Madd_addsub0008_cy_8_Q : MUXCY
    port map (
      CI => BU2_U0_G_TX_txgen_testgenio_Madd_addsub0008_cy(7),
      DI => BU2_host_rd_data(0),
      S => BU2_U0_G_TX_txgen_testgenio_byte_count_8_rt_276,
      O => BU2_U0_G_TX_txgen_testgenio_Madd_addsub0008_cy(8)
    );
  BU2_U0_G_TX_txgen_testgenio_Madd_addsub0008_xor_7_Q : XORCY
    port map (
      CI => BU2_U0_G_TX_txgen_testgenio_Madd_addsub0008_cy(6),
      LI => BU2_U0_G_TX_txgen_testgenio_byte_count_7_rt_277,
      O => BU2_U0_G_TX_txgen_testgenio_addsub0008(7)
    );
  BU2_U0_G_TX_txgen_testgenio_Madd_addsub0008_cy_7_Q : MUXCY
    port map (
      CI => BU2_U0_G_TX_txgen_testgenio_Madd_addsub0008_cy(6),
      DI => BU2_host_rd_data(0),
      S => BU2_U0_G_TX_txgen_testgenio_byte_count_7_rt_277,
      O => BU2_U0_G_TX_txgen_testgenio_Madd_addsub0008_cy(7)
    );
  BU2_U0_G_TX_txgen_testgenio_Madd_addsub0008_xor_6_Q : XORCY
    port map (
      CI => BU2_U0_G_TX_txgen_testgenio_Madd_addsub0008_cy(5),
      LI => BU2_U0_G_TX_txgen_testgenio_byte_count_6_rt_278,
      O => BU2_U0_G_TX_txgen_testgenio_addsub0008(6)
    );
  BU2_U0_G_TX_txgen_testgenio_Madd_addsub0008_cy_6_Q : MUXCY
    port map (
      CI => BU2_U0_G_TX_txgen_testgenio_Madd_addsub0008_cy(5),
      DI => BU2_host_rd_data(0),
      S => BU2_U0_G_TX_txgen_testgenio_byte_count_6_rt_278,
      O => BU2_U0_G_TX_txgen_testgenio_Madd_addsub0008_cy(6)
    );
  BU2_U0_G_TX_txgen_testgenio_Madd_addsub0008_xor_5_Q : XORCY
    port map (
      CI => BU2_U0_G_TX_txgen_testgenio_Madd_addsub0008_cy(4),
      LI => BU2_U0_G_TX_txgen_testgenio_byte_count_5_rt_279,
      O => BU2_U0_G_TX_txgen_testgenio_addsub0008(5)
    );
  BU2_U0_G_TX_txgen_testgenio_Madd_addsub0008_cy_5_Q : MUXCY
    port map (
      CI => BU2_U0_G_TX_txgen_testgenio_Madd_addsub0008_cy(4),
      DI => BU2_host_rd_data(0),
      S => BU2_U0_G_TX_txgen_testgenio_byte_count_5_rt_279,
      O => BU2_U0_G_TX_txgen_testgenio_Madd_addsub0008_cy(5)
    );
  BU2_U0_G_TX_txgen_testgenio_Madd_addsub0008_xor_4_Q : XORCY
    port map (
      CI => BU2_U0_G_TX_txgen_testgenio_Madd_addsub0008_cy(3),
      LI => BU2_U0_G_TX_txgen_testgenio_byte_count_4_rt_280,
      O => BU2_U0_G_TX_txgen_testgenio_addsub0008(4)
    );
  BU2_U0_G_TX_txgen_testgenio_Madd_addsub0008_cy_4_Q : MUXCY
    port map (
      CI => BU2_U0_G_TX_txgen_testgenio_Madd_addsub0008_cy(3),
      DI => BU2_host_rd_data(0),
      S => BU2_U0_G_TX_txgen_testgenio_byte_count_4_rt_280,
      O => BU2_U0_G_TX_txgen_testgenio_Madd_addsub0008_cy(4)
    );
  BU2_U0_G_TX_txgen_testgenio_Madd_addsub0008_xor_3_Q : XORCY
    port map (
      CI => BU2_U0_G_TX_txgen_testgenio_Madd_addsub0008_cy(2),
      LI => BU2_U0_G_TX_txgen_testgenio_byte_count_3_rt_281,
      O => BU2_U0_G_TX_txgen_testgenio_addsub0008(3)
    );
  BU2_U0_G_TX_txgen_testgenio_Madd_addsub0008_cy_3_Q : MUXCY
    port map (
      CI => BU2_U0_G_TX_txgen_testgenio_Madd_addsub0008_cy(2),
      DI => BU2_host_rd_data(0),
      S => BU2_U0_G_TX_txgen_testgenio_byte_count_3_rt_281,
      O => BU2_U0_G_TX_txgen_testgenio_Madd_addsub0008_cy(3)
    );
  BU2_U0_G_TX_txgen_testgenio_Madd_addsub0008_xor_2_Q : XORCY
    port map (
      CI => BU2_U0_G_TX_txgen_testgenio_Madd_addsub0008_cy(1),
      LI => BU2_U0_G_TX_txgen_testgenio_byte_count_2_rt_282,
      O => BU2_U0_G_TX_txgen_testgenio_addsub0008(2)
    );
  BU2_U0_G_TX_txgen_testgenio_Madd_addsub0008_cy_2_Q : MUXCY
    port map (
      CI => BU2_U0_G_TX_txgen_testgenio_Madd_addsub0008_cy(1),
      DI => BU2_host_rd_data(0),
      S => BU2_U0_G_TX_txgen_testgenio_byte_count_2_rt_282,
      O => BU2_U0_G_TX_txgen_testgenio_Madd_addsub0008_cy(2)
    );
  BU2_U0_G_TX_txgen_testgenio_Madd_addsub0008_xor_1_Q : XORCY
    port map (
      CI => BU2_U0_G_TX_txgen_testgenio_Madd_addsub0008_cy(0),
      LI => BU2_U0_G_TX_txgen_testgenio_byte_count_1_rt_283,
      O => BU2_U0_G_TX_txgen_testgenio_addsub0008(1)
    );
  BU2_U0_G_TX_txgen_testgenio_Madd_addsub0008_cy_1_Q : MUXCY
    port map (
      CI => BU2_U0_G_TX_txgen_testgenio_Madd_addsub0008_cy(0),
      DI => BU2_host_rd_data(0),
      S => BU2_U0_G_TX_txgen_testgenio_byte_count_1_rt_283,
      O => BU2_U0_G_TX_txgen_testgenio_Madd_addsub0008_cy(1)
    );
  BU2_U0_G_TX_txgen_testgenio_Madd_addsub0008_cy_0_Q : MUXCY
    port map (
      CI => BU2_host_rd_data(0),
      DI => BU2_N1,
      S => BU2_U0_G_TX_txgen_testgenio_N15,
      O => BU2_U0_G_TX_txgen_testgenio_Madd_addsub0008_cy(0)
    );
  BU2_U0_G_TX_txgen_testgenio_Madd_addsub0007_xor_13_Q : XORCY
    port map (
      CI => BU2_U0_G_TX_txgen_testgenio_Madd_addsub0007_cy(12),
      LI => BU2_U0_G_TX_txgen_testgenio_byte_count_out_10_rt_284,
      O => BU2_U0_G_TX_txgen_testgenio_addsub0007(13)
    );
  BU2_U0_G_TX_txgen_testgenio_Madd_addsub0007_xor_12_Q : XORCY
    port map (
      CI => BU2_U0_G_TX_txgen_testgenio_Madd_addsub0007_cy(11),
      LI => BU2_U0_G_TX_txgen_testgenio_byte_count_out_9_rt_285,
      O => BU2_U0_G_TX_txgen_testgenio_addsub0007(12)
    );
  BU2_U0_G_TX_txgen_testgenio_Madd_addsub0007_cy_12_Q : MUXCY
    port map (
      CI => BU2_U0_G_TX_txgen_testgenio_Madd_addsub0007_cy(11),
      DI => BU2_host_rd_data(0),
      S => BU2_U0_G_TX_txgen_testgenio_byte_count_out_9_rt_285,
      O => BU2_U0_G_TX_txgen_testgenio_Madd_addsub0007_cy(12)
    );
  BU2_U0_G_TX_txgen_testgenio_Madd_addsub0007_xor_11_Q : XORCY
    port map (
      CI => BU2_U0_G_TX_txgen_testgenio_Madd_addsub0007_cy(10),
      LI => BU2_U0_G_TX_txgen_testgenio_byte_count_out_8_rt_286,
      O => BU2_U0_G_TX_txgen_testgenio_addsub0007(11)
    );
  BU2_U0_G_TX_txgen_testgenio_Madd_addsub0007_cy_11_Q : MUXCY
    port map (
      CI => BU2_U0_G_TX_txgen_testgenio_Madd_addsub0007_cy(10),
      DI => BU2_host_rd_data(0),
      S => BU2_U0_G_TX_txgen_testgenio_byte_count_out_8_rt_286,
      O => BU2_U0_G_TX_txgen_testgenio_Madd_addsub0007_cy(11)
    );
  BU2_U0_G_TX_txgen_testgenio_Madd_addsub0007_xor_10_Q : XORCY
    port map (
      CI => BU2_U0_G_TX_txgen_testgenio_Madd_addsub0007_cy(9),
      LI => BU2_U0_G_TX_txgen_testgenio_byte_count_out_7_rt_287,
      O => BU2_U0_G_TX_txgen_testgenio_addsub0007(10)
    );
  BU2_U0_G_TX_txgen_testgenio_Madd_addsub0007_cy_10_Q : MUXCY
    port map (
      CI => BU2_U0_G_TX_txgen_testgenio_Madd_addsub0007_cy(9),
      DI => BU2_host_rd_data(0),
      S => BU2_U0_G_TX_txgen_testgenio_byte_count_out_7_rt_287,
      O => BU2_U0_G_TX_txgen_testgenio_Madd_addsub0007_cy(10)
    );
  BU2_U0_G_TX_txgen_testgenio_Madd_addsub0007_xor_9_Q : XORCY
    port map (
      CI => BU2_U0_G_TX_txgen_testgenio_Madd_addsub0007_cy(8),
      LI => BU2_U0_G_TX_txgen_testgenio_byte_count_out_6_rt_288,
      O => BU2_U0_G_TX_txgen_testgenio_addsub0007(9)
    );
  BU2_U0_G_TX_txgen_testgenio_Madd_addsub0007_cy_9_Q : MUXCY
    port map (
      CI => BU2_U0_G_TX_txgen_testgenio_Madd_addsub0007_cy(8),
      DI => BU2_host_rd_data(0),
      S => BU2_U0_G_TX_txgen_testgenio_byte_count_out_6_rt_288,
      O => BU2_U0_G_TX_txgen_testgenio_Madd_addsub0007_cy(9)
    );
  BU2_U0_G_TX_txgen_testgenio_Madd_addsub0007_xor_8_Q : XORCY
    port map (
      CI => BU2_U0_G_TX_txgen_testgenio_Madd_addsub0007_cy(7),
      LI => BU2_U0_G_TX_txgen_testgenio_byte_count_out_5_rt_289,
      O => BU2_U0_G_TX_txgen_testgenio_addsub0007(8)
    );
  BU2_U0_G_TX_txgen_testgenio_Madd_addsub0007_cy_8_Q : MUXCY
    port map (
      CI => BU2_U0_G_TX_txgen_testgenio_Madd_addsub0007_cy(7),
      DI => BU2_host_rd_data(0),
      S => BU2_U0_G_TX_txgen_testgenio_byte_count_out_5_rt_289,
      O => BU2_U0_G_TX_txgen_testgenio_Madd_addsub0007_cy(8)
    );
  BU2_U0_G_TX_txgen_testgenio_Madd_addsub0007_xor_7_Q : XORCY
    port map (
      CI => BU2_U0_G_TX_txgen_testgenio_Madd_addsub0007_cy(6),
      LI => BU2_U0_G_TX_txgen_testgenio_byte_count_out_4_rt_290,
      O => BU2_U0_G_TX_txgen_testgenio_addsub0007(7)
    );
  BU2_U0_G_TX_txgen_testgenio_Madd_addsub0007_cy_7_Q : MUXCY
    port map (
      CI => BU2_U0_G_TX_txgen_testgenio_Madd_addsub0007_cy(6),
      DI => BU2_host_rd_data(0),
      S => BU2_U0_G_TX_txgen_testgenio_byte_count_out_4_rt_290,
      O => BU2_U0_G_TX_txgen_testgenio_Madd_addsub0007_cy(7)
    );
  BU2_U0_G_TX_txgen_testgenio_Madd_addsub0007_xor_6_Q : XORCY
    port map (
      CI => BU2_U0_G_TX_txgen_testgenio_Madd_addsub0007_cy(5),
      LI => BU2_U0_G_TX_txgen_testgenio_byte_count_out_3_rt_291,
      O => BU2_U0_G_TX_txgen_testgenio_addsub0007(6)
    );
  BU2_U0_G_TX_txgen_testgenio_Madd_addsub0007_cy_6_Q : MUXCY
    port map (
      CI => BU2_U0_G_TX_txgen_testgenio_Madd_addsub0007_cy(5),
      DI => BU2_host_rd_data(0),
      S => BU2_U0_G_TX_txgen_testgenio_byte_count_out_3_rt_291,
      O => BU2_U0_G_TX_txgen_testgenio_Madd_addsub0007_cy(6)
    );
  BU2_U0_G_TX_txgen_testgenio_Madd_addsub0007_xor_5_Q : XORCY
    port map (
      CI => BU2_U0_G_TX_txgen_testgenio_Madd_addsub0007_cy(4),
      LI => BU2_U0_G_TX_txgen_testgenio_byte_count_out_2_rt_292,
      O => BU2_U0_G_TX_txgen_testgenio_addsub0007(5)
    );
  BU2_U0_G_TX_txgen_testgenio_Madd_addsub0007_cy_5_Q : MUXCY
    port map (
      CI => BU2_U0_G_TX_txgen_testgenio_Madd_addsub0007_cy(4),
      DI => BU2_host_rd_data(0),
      S => BU2_U0_G_TX_txgen_testgenio_byte_count_out_2_rt_292,
      O => BU2_U0_G_TX_txgen_testgenio_Madd_addsub0007_cy(5)
    );
  BU2_U0_G_TX_txgen_testgenio_Madd_addsub0007_xor_4_Q : XORCY
    port map (
      CI => BU2_U0_G_TX_txgen_testgenio_Madd_addsub0007_cy(3),
      LI => BU2_U0_G_TX_txgen_testgenio_byte_count_out_1_rt_293,
      O => BU2_U0_G_TX_txgen_testgenio_addsub0007(4)
    );
  BU2_U0_G_TX_txgen_testgenio_Madd_addsub0007_cy_4_Q : MUXCY
    port map (
      CI => BU2_U0_G_TX_txgen_testgenio_Madd_addsub0007_cy(3),
      DI => BU2_host_rd_data(0),
      S => BU2_U0_G_TX_txgen_testgenio_byte_count_out_1_rt_293,
      O => BU2_U0_G_TX_txgen_testgenio_Madd_addsub0007_cy(4)
    );
  BU2_U0_G_TX_txgen_testgenio_Madd_addsub0007_xor_3_Q : XORCY
    port map (
      CI => BU2_U0_G_TX_txgen_testgenio_Madd_addsub0007_cy(2),
      LI => BU2_U0_G_TX_txgen_testgenio_byte_count_out_0_rt_294,
      O => BU2_U0_G_TX_txgen_testgenio_addsub0007(3)
    );
  BU2_U0_G_TX_txgen_testgenio_Madd_addsub0007_cy_3_Q : MUXCY
    port map (
      CI => BU2_U0_G_TX_txgen_testgenio_Madd_addsub0007_cy(2),
      DI => BU2_host_rd_data(0),
      S => BU2_U0_G_TX_txgen_testgenio_byte_count_out_0_rt_294,
      O => BU2_U0_G_TX_txgen_testgenio_Madd_addsub0007_cy(3)
    );
  BU2_U0_G_TX_txgen_testgenio_Madd_addsub0007_cy_2_Q : MUXCY
    port map (
      CI => BU2_host_rd_data(0),
      DI => BU2_N1,
      S => BU2_U0_G_TX_txgen_testgenio_N14,
      O => BU2_U0_G_TX_txgen_testgenio_Madd_addsub0007_cy(2)
    );
  BU2_U0_G_TX_txgen_testgenio_max_count_10 : FDCE
    port map (
      D => BU2_U0_G_TX_txgen_testgenio_Result_10_1,
      CE => BU2_U0_G_TX_txgen_testgenio_not0032,
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_1_368,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenio_max_count(10)
    );
  BU2_U0_G_TX_txgen_testgenio_max_count_9 : FDCE
    port map (
      D => BU2_U0_G_TX_txgen_testgenio_Result_9_1,
      CE => BU2_U0_G_TX_txgen_testgenio_not0032,
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_1_368,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenio_max_count(9)
    );
  BU2_U0_G_TX_txgen_testgenio_max_count_8 : FDCE
    port map (
      D => BU2_U0_G_TX_txgen_testgenio_Result_8_2,
      CE => BU2_U0_G_TX_txgen_testgenio_not0032,
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_1_368,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenio_max_count(8)
    );
  BU2_U0_G_TX_txgen_testgenio_max_count_7 : FDPE
    port map (
      D => BU2_U0_G_TX_txgen_testgenio_Result_7_2,
      CE => BU2_U0_G_TX_txgen_testgenio_not0032,
      PRE => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_1_368,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenio_max_count(7)
    );
  BU2_U0_G_TX_txgen_testgenio_max_count_6 : FDCE
    port map (
      D => BU2_U0_G_TX_txgen_testgenio_Result_6_2,
      CE => BU2_U0_G_TX_txgen_testgenio_not0032,
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_1_368,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenio_max_count(6)
    );
  BU2_U0_G_TX_txgen_testgenio_max_count_5 : FDPE
    port map (
      D => BU2_U0_G_TX_txgen_testgenio_Result_5_2,
      CE => BU2_U0_G_TX_txgen_testgenio_not0032,
      PRE => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_1_368,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenio_max_count(5)
    );
  BU2_U0_G_TX_txgen_testgenio_max_count_4 : FDPE
    port map (
      D => BU2_U0_G_TX_txgen_testgenio_Result_4_2,
      CE => BU2_U0_G_TX_txgen_testgenio_not0032,
      PRE => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_1_368,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenio_max_count(4)
    );
  BU2_U0_G_TX_txgen_testgenio_max_count_3 : FDPE
    port map (
      D => BU2_U0_G_TX_txgen_testgenio_Result_3_2,
      CE => BU2_U0_G_TX_txgen_testgenio_not0032,
      PRE => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_1_368,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenio_max_count(3)
    );
  BU2_U0_G_TX_txgen_testgenio_max_count_2 : FDCE
    port map (
      D => BU2_U0_G_TX_txgen_testgenio_Result_2_2,
      CE => BU2_U0_G_TX_txgen_testgenio_not0032,
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_1_368,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenio_max_count(2)
    );
  BU2_U0_G_TX_txgen_testgenio_max_count_1 : FDPE
    port map (
      D => BU2_U0_G_TX_txgen_testgenio_Result_1_2,
      CE => BU2_U0_G_TX_txgen_testgenio_not0032,
      PRE => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_1_368,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenio_max_count(1)
    );
  BU2_U0_G_TX_txgen_testgenio_max_count_0 : FDCE
    port map (
      D => BU2_U0_G_TX_txgen_testgenio_Result_0_2,
      CE => BU2_U0_G_TX_txgen_testgenio_not0032,
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_1_368,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenio_max_count(0)
    );
  BU2_U0_G_TX_txgen_testgenio_byte_count_11 : FDCE
    port map (
      D => BU2_U0_G_TX_txgen_testgenio_Result(11),
      CE => BU2_U0_G_TX_txgen_testgenio_not0029,
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_370,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenio_byte_count(11)
    );
  BU2_U0_G_TX_txgen_testgenio_byte_count_10 : FDCE
    port map (
      D => BU2_U0_G_TX_txgen_testgenio_Result(10),
      CE => BU2_U0_G_TX_txgen_testgenio_not0029,
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_370,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenio_byte_count(10)
    );
  BU2_U0_G_TX_txgen_testgenio_byte_count_9 : FDCE
    port map (
      D => BU2_U0_G_TX_txgen_testgenio_Result(9),
      CE => BU2_U0_G_TX_txgen_testgenio_not0029,
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_370,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenio_byte_count(9)
    );
  BU2_U0_G_TX_txgen_testgenio_byte_count_8 : FDCE
    port map (
      D => BU2_U0_G_TX_txgen_testgenio_Result(8),
      CE => BU2_U0_G_TX_txgen_testgenio_not0029,
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_370,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenio_byte_count(8)
    );
  BU2_U0_G_TX_txgen_testgenio_byte_count_7 : FDCE
    port map (
      D => BU2_U0_G_TX_txgen_testgenio_Result(7),
      CE => BU2_U0_G_TX_txgen_testgenio_not0029,
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_370,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenio_byte_count(7)
    );
  BU2_U0_G_TX_txgen_testgenio_byte_count_6 : FDCE
    port map (
      D => BU2_U0_G_TX_txgen_testgenio_Result(6),
      CE => BU2_U0_G_TX_txgen_testgenio_not0029,
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_370,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenio_byte_count(6)
    );
  BU2_U0_G_TX_txgen_testgenio_byte_count_5 : FDCE
    port map (
      D => BU2_U0_G_TX_txgen_testgenio_Result(5),
      CE => BU2_U0_G_TX_txgen_testgenio_not0029,
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_370,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenio_byte_count(5)
    );
  BU2_U0_G_TX_txgen_testgenio_byte_count_4 : FDCE
    port map (
      D => BU2_U0_G_TX_txgen_testgenio_Result(4),
      CE => BU2_U0_G_TX_txgen_testgenio_not0029,
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_370,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenio_byte_count(4)
    );
  BU2_U0_G_TX_txgen_testgenio_byte_count_3 : FDCE
    port map (
      D => BU2_U0_G_TX_txgen_testgenio_Result(3),
      CE => BU2_U0_G_TX_txgen_testgenio_not0029,
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_370,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenio_byte_count(3)
    );
  BU2_U0_G_TX_txgen_testgenio_byte_count_2 : FDCE
    port map (
      D => BU2_U0_G_TX_txgen_testgenio_Result(2),
      CE => BU2_U0_G_TX_txgen_testgenio_not0029,
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_370,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenio_byte_count(2)
    );
  BU2_U0_G_TX_txgen_testgenio_byte_count_1 : FDCE
    port map (
      D => BU2_U0_G_TX_txgen_testgenio_Result(1),
      CE => BU2_U0_G_TX_txgen_testgenio_not0029,
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_370,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenio_byte_count(1)
    );
  BU2_U0_G_TX_txgen_testgenio_byte_count_0 : FDCE
    port map (
      D => BU2_U0_G_TX_txgen_testgenio_Result(0),
      CE => BU2_U0_G_TX_txgen_testgenio_not0029,
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_370,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenio_byte_count(0)
    );
  BU2_U0_G_TX_txgen_testgenio_countb_8 : FDCE
    port map (
      D => BU2_U0_G_TX_txgen_testgenio_Result_8_1,
      CE => BU2_U0_G_TX_txgen_testgenio_not0023_295,
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_370,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenio_countb(8)
    );
  BU2_U0_G_TX_txgen_testgenio_countb_7 : FDCE
    port map (
      D => BU2_U0_G_TX_txgen_testgenio_Result_7_1,
      CE => BU2_U0_G_TX_txgen_testgenio_not0023_295,
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_370,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenio_countb(7)
    );
  BU2_U0_G_TX_txgen_testgenio_countb_6 : FDCE
    port map (
      D => BU2_U0_G_TX_txgen_testgenio_Result_6_1,
      CE => BU2_U0_G_TX_txgen_testgenio_not0023_295,
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_370,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenio_countb(6)
    );
  BU2_U0_G_TX_txgen_testgenio_countb_5 : FDCE
    port map (
      D => BU2_U0_G_TX_txgen_testgenio_Result_5_1,
      CE => BU2_U0_G_TX_txgen_testgenio_not0023_295,
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_370,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenio_countb(5)
    );
  BU2_U0_G_TX_txgen_testgenio_countb_4 : FDCE
    port map (
      D => BU2_U0_G_TX_txgen_testgenio_Result_4_1,
      CE => BU2_U0_G_TX_txgen_testgenio_not0023_295,
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_370,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenio_countb(4)
    );
  BU2_U0_G_TX_txgen_testgenio_countb_3 : FDCE
    port map (
      D => BU2_U0_G_TX_txgen_testgenio_Result_3_1,
      CE => BU2_U0_G_TX_txgen_testgenio_not0023_295,
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_370,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenio_countb(3)
    );
  BU2_U0_G_TX_txgen_testgenio_countb_2 : FDCE
    port map (
      D => BU2_U0_G_TX_txgen_testgenio_Result_2_1,
      CE => BU2_U0_G_TX_txgen_testgenio_not0023_295,
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_370,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenio_countb(2)
    );
  BU2_U0_G_TX_txgen_testgenio_countb_1 : FDCE
    port map (
      D => BU2_U0_G_TX_txgen_testgenio_Result_1_1,
      CE => BU2_U0_G_TX_txgen_testgenio_not0023_295,
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_370,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenio_countb(1)
    );
  BU2_U0_G_TX_txgen_testgenio_countb_0 : FDCE
    port map (
      D => BU2_U0_G_TX_txgen_testgenio_Result_0_1,
      CE => BU2_U0_G_TX_txgen_testgenio_not0023_295,
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_370,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenio_countb(0)
    );
  BU2_U0_G_TX_txgen_testgenio_Mrom_multicast1 : LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgenio_dst_addr(0),
      I1 => BU2_U0_G_TX_txgen_testgenio_Mcompar_cmp_eq0006_cy(11),
      O => BU2_U0_G_TX_txgen_testgenio_N3
    );
  BU2_U0_G_TX_txgen_testgenio_counta_1 : FDPE
    port map (
      D => BU2_U0_G_TX_txgen_testgenio_counta_mux0000(1),
      CE => BU2_U0_G_TX_txgen_testgenio_not0022,
      PRE => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_370,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenio_counta(1)
    );
  BU2_U0_G_TX_txgen_testgenio_counta_0 : FDCE
    port map (
      D => BU2_U0_G_TX_txgen_testgenio_counta_mux0000(0),
      CE => BU2_U0_G_TX_txgen_testgenio_not0022,
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_370,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenio_counta(0)
    );
  BU2_U0_G_TX_txgen_testgenio_counta_2 : FDPE
    port map (
      D => BU2_U0_G_TX_txgen_testgenio_counta_mux0000(2),
      CE => BU2_U0_G_TX_txgen_testgenio_not0022,
      PRE => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_370,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenio_counta(2)
    );
  BU2_U0_G_TX_txgen_testgenio_ifg_ext_count_0 : FDCP
    port map (
      D => BU2_U0_G_TX_txgen_testgenio_ifg_ext_count_mux0000(0),
      CLR => BU2_U0_G_TX_txgen_testgenio_ifg_ext_count_0_and0000,
      PRE => BU2_U0_G_TX_txgen_testgenio_ifg_ext_count_0_and0001,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenio_ifg_ext_count(0)
    );
  BU2_U0_G_TX_txgen_testgenio_ifg_ext_count_1 : FDCP
    port map (
      D => BU2_U0_G_TX_txgen_testgenio_ifg_ext_count_mux0000(1),
      CLR => BU2_U0_G_TX_txgen_testgenio_ifg_ext_count_1_and0000,
      PRE => BU2_U0_G_TX_txgen_testgenio_ifg_ext_count_1_and0001,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenio_ifg_ext_count(1)
    );
  BU2_U0_G_TX_txgen_testgenio_ifg_ext_count_2 : FDCP
    port map (
      D => BU2_U0_G_TX_txgen_testgenio_ifg_ext_count_mux0000(2),
      CLR => BU2_U0_G_TX_txgen_testgenio_ifg_ext_count_2_and0000,
      PRE => BU2_U0_G_TX_txgen_testgenio_ifg_ext_count_2_and0001,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenio_ifg_ext_count(2)
    );
  BU2_U0_G_TX_txgen_testgenio_ifg_ext_count_3 : FDCP
    port map (
      D => BU2_U0_G_TX_txgen_testgenio_ifg_ext_count_mux0000(3),
      CLR => BU2_U0_G_TX_txgen_testgenio_ifg_ext_count_3_and0000,
      PRE => BU2_U0_G_TX_txgen_testgenio_ifg_ext_count_3_and0001,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenio_ifg_ext_count(3)
    );
  BU2_U0_G_TX_txgen_testgenio_ifg_ext_count_4 : FDCP
    port map (
      D => BU2_U0_G_TX_txgen_testgenio_ifg_ext_count_mux0000(4),
      CLR => BU2_U0_G_TX_txgen_testgenio_ifg_ext_count_4_and0000,
      PRE => BU2_U0_G_TX_txgen_testgenio_ifg_ext_count_4_and0001,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenio_ifg_ext_count(4)
    );
  BU2_U0_G_TX_txgen_testgenio_ifg_ext_count_5 : FDCP
    port map (
      D => BU2_U0_G_TX_txgen_testgenio_ifg_ext_count_mux0000(5),
      CLR => BU2_U0_G_TX_txgen_testgenio_ifg_ext_count_5_and0000,
      PRE => BU2_U0_G_TX_txgen_testgenio_ifg_ext_count_5_and0001,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenio_ifg_ext_count(5)
    );
  BU2_U0_G_TX_txgen_testgenio_ifg_ext_count_6 : FDCP
    port map (
      D => BU2_U0_G_TX_txgen_testgenio_ifg_ext_count_mux0000(6),
      CLR => BU2_U0_G_TX_txgen_testgenio_ifg_ext_count_6_and0000,
      PRE => BU2_U0_G_TX_txgen_testgenio_ifg_ext_count_6_and0001,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenio_ifg_ext_count(6)
    );
  BU2_U0_G_TX_txgen_testgenio_count_3 : FDCE
    port map (
      D => BU2_U0_G_TX_txgen_testgenio_count_mux0000(3),
      CE => BU2_U0_G_TX_txgen_testgenio_not0036,
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_370,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenio_count(3)
    );
  BU2_U0_G_TX_txgen_testgenio_count_2 : FDCE
    port map (
      D => BU2_U0_G_TX_txgen_testgenio_count_mux0000(2),
      CE => BU2_U0_G_TX_txgen_testgenio_not0036,
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_370,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenio_count(2)
    );
  BU2_U0_G_TX_txgen_testgenio_count_1 : FDPE
    port map (
      D => BU2_U0_G_TX_txgen_testgenio_count_mux0000(1),
      CE => BU2_U0_G_TX_txgen_testgenio_not0036,
      PRE => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_370,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenio_count(1)
    );
  BU2_U0_G_TX_txgen_testgenio_count_0 : FDCE
    port map (
      D => BU2_U0_G_TX_txgen_testgenio_count_mux0000(0),
      CE => BU2_U0_G_TX_txgen_testgenio_not0036,
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_370,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenio_count(0)
    );
  BU2_U0_G_TX_txgen_testgenio_counta_start_val_1 : FDPE
    port map (
      D => BU2_U0_G_TX_txgen_testgenio_mux0149(1),
      CE => BU2_U0_G_TX_txgen_testgenio_not0020,
      PRE => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_370,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenio_counta_start_val(1)
    );
  BU2_U0_G_TX_txgen_testgenio_counta_start_val_0 : FDCE
    port map (
      D => BU2_U0_G_TX_txgen_testgenio_and0017,
      CE => BU2_U0_G_TX_txgen_testgenio_not0020,
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_370,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenio_counta_start_val(0)
    );
  BU2_U0_G_TX_txgen_testgenio_tx_multicast : FDCE
    port map (
      D => BU2_U0_G_TX_txgen_testgenio_N3,
      CE => BU2_U0_G_TX_txgen_testgenio_reg_reg_second_tx_cycle_298,
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_1_368,
      C => tx_clk0,
      Q => tx_statistics_vector(2)
    );
  BU2_U0_G_TX_txgen_testgenio_tx_control : FDCE
    port map (
      D => BU2_U0_G_TX_txgen_testgenio_control_fm,
      CE => BU2_U0_G_TX_txgen_testgenio_reg_reg_second_tx_cycle_298,
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_1_368,
      C => tx_clk0,
      Q => tx_statistics_vector(4)
    );
  BU2_U0_G_TX_txgen_testgenio_tx_vlan : FDCE
    port map (
      D => BU2_U0_G_TX_txgen_testgenio_vlan_on_296,
      CE => BU2_U0_G_TX_txgen_testgenio_reg_reg_second_tx_cycle_298,
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_1_368,
      C => tx_clk0,
      Q => NlwRenamedSig_OI_tx_statistics_vector_19_Q
    );
  BU2_U0_G_TX_txgen_testgenio_tx_broadcast : FDCE
    port map (
      D => BU2_U0_G_TX_txgen_testgenio_Mcompar_cmp_eq0006_cy(11),
      CE => BU2_U0_G_TX_txgen_testgenio_reg_reg_second_tx_cycle_298,
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_1_368,
      C => tx_clk0,
      Q => tx_statistics_vector(1)
    );
  BU2_U0_G_TX_txgen_testgenio_state3_dly : FDC
    port map (
      D => BU2_U0_G_TX_txgen_testgenio_state3,
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_1_368,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenio_state3_dly_297
    );
  BU2_U0_G_TX_txgen_testgenio_len_15 : FDCE
    port map (
      D => BU2_U0_G_TX_txgen_testgenio_first_data(47),
      CE => BU2_U0_G_TX_txgen_testgenio_reg_second_tx_cycle_299,
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_1_368,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenio_len(15)
    );
  BU2_U0_G_TX_txgen_testgenio_len_14 : FDCE
    port map (
      D => BU2_U0_G_TX_txgen_testgenio_first_data(46),
      CE => BU2_U0_G_TX_txgen_testgenio_reg_second_tx_cycle_299,
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_1_368,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenio_len(14)
    );
  BU2_U0_G_TX_txgen_testgenio_len_13 : FDCE
    port map (
      D => BU2_U0_G_TX_txgen_testgenio_first_data(45),
      CE => BU2_U0_G_TX_txgen_testgenio_reg_second_tx_cycle_299,
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_1_368,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenio_len(13)
    );
  BU2_U0_G_TX_txgen_testgenio_len_12 : FDCE
    port map (
      D => BU2_U0_G_TX_txgen_testgenio_first_data(44),
      CE => BU2_U0_G_TX_txgen_testgenio_reg_second_tx_cycle_299,
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_1_368,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenio_len(12)
    );
  BU2_U0_G_TX_txgen_testgenio_len_11 : FDCE
    port map (
      D => BU2_U0_G_TX_txgen_testgenio_first_data(43),
      CE => BU2_U0_G_TX_txgen_testgenio_reg_second_tx_cycle_299,
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_1_368,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenio_len(11)
    );
  BU2_U0_G_TX_txgen_testgenio_len_10 : FDCE
    port map (
      D => BU2_U0_G_TX_txgen_testgenio_first_data(42),
      CE => BU2_U0_G_TX_txgen_testgenio_reg_second_tx_cycle_299,
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_1_368,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenio_len(10)
    );
  BU2_U0_G_TX_txgen_testgenio_len_9 : FDCE
    port map (
      D => BU2_U0_G_TX_txgen_testgenio_first_data(41),
      CE => BU2_U0_G_TX_txgen_testgenio_reg_second_tx_cycle_299,
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_1_368,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenio_len(9)
    );
  BU2_U0_G_TX_txgen_testgenio_len_8 : FDCE
    port map (
      D => BU2_U0_G_TX_txgen_testgenio_first_data(40),
      CE => BU2_U0_G_TX_txgen_testgenio_reg_second_tx_cycle_299,
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_1_368,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenio_len(8)
    );
  BU2_U0_G_TX_txgen_testgenio_len_7 : FDCE
    port map (
      D => BU2_U0_G_TX_txgen_testgenio_first_data(39),
      CE => BU2_U0_G_TX_txgen_testgenio_reg_second_tx_cycle_299,
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_1_368,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenio_len(7)
    );
  BU2_U0_G_TX_txgen_testgenio_len_6 : FDCE
    port map (
      D => BU2_U0_G_TX_txgen_testgenio_first_data(38),
      CE => BU2_U0_G_TX_txgen_testgenio_reg_second_tx_cycle_299,
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_1_368,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenio_len(6)
    );
  BU2_U0_G_TX_txgen_testgenio_len_5 : FDCE
    port map (
      D => BU2_U0_G_TX_txgen_testgenio_first_data(37),
      CE => BU2_U0_G_TX_txgen_testgenio_reg_second_tx_cycle_299,
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_1_368,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenio_len(5)
    );
  BU2_U0_G_TX_txgen_testgenio_len_4 : FDCE
    port map (
      D => BU2_U0_G_TX_txgen_testgenio_first_data(36),
      CE => BU2_U0_G_TX_txgen_testgenio_reg_second_tx_cycle_299,
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_1_368,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenio_len(4)
    );
  BU2_U0_G_TX_txgen_testgenio_len_3 : FDCE
    port map (
      D => BU2_U0_G_TX_txgen_testgenio_first_data(35),
      CE => BU2_U0_G_TX_txgen_testgenio_reg_second_tx_cycle_299,
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_1_368,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenio_len(3)
    );
  BU2_U0_G_TX_txgen_testgenio_len_2 : FDCE
    port map (
      D => BU2_U0_G_TX_txgen_testgenio_first_data(34),
      CE => BU2_U0_G_TX_txgen_testgenio_reg_second_tx_cycle_299,
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_1_368,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenio_len(2)
    );
  BU2_U0_G_TX_txgen_testgenio_len_1 : FDCE
    port map (
      D => BU2_U0_G_TX_txgen_testgenio_first_data(33),
      CE => BU2_U0_G_TX_txgen_testgenio_reg_second_tx_cycle_299,
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_1_368,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenio_len(1)
    );
  BU2_U0_G_TX_txgen_testgenio_len_0 : FDCE
    port map (
      D => BU2_U0_G_TX_txgen_testgenio_first_data(32),
      CE => BU2_U0_G_TX_txgen_testgenio_reg_second_tx_cycle_299,
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_1_368,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenio_len(0)
    );
  BU2_U0_G_TX_txgen_testgenio_reg_reg_second_tx_cycle : FDC
    port map (
      D => BU2_U0_G_TX_txgen_testgenio_reg_second_tx_cycle_299,
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_1_368,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenio_reg_reg_second_tx_cycle_298
    );
  BU2_U0_G_TX_txgen_testgenio_dst_addr_47 : FDCE
    port map (
      D => BU2_U0_G_TX_txgen_testgenio_first_data(47),
      CE => BU2_U0_G_TX_txgen_testgenio_second_tx_cycle_302,
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_1_368,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenio_dst_addr(47)
    );
  BU2_U0_G_TX_txgen_testgenio_dst_addr_46 : FDCE
    port map (
      D => BU2_U0_G_TX_txgen_testgenio_first_data(46),
      CE => BU2_U0_G_TX_txgen_testgenio_second_tx_cycle_302,
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_1_368,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenio_dst_addr(46)
    );
  BU2_U0_G_TX_txgen_testgenio_dst_addr_45 : FDCE
    port map (
      D => BU2_U0_G_TX_txgen_testgenio_first_data(45),
      CE => BU2_U0_G_TX_txgen_testgenio_second_tx_cycle_302,
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_1_368,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenio_dst_addr(45)
    );
  BU2_U0_G_TX_txgen_testgenio_dst_addr_44 : FDCE
    port map (
      D => BU2_U0_G_TX_txgen_testgenio_first_data(44),
      CE => BU2_U0_G_TX_txgen_testgenio_second_tx_cycle_302,
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_1_368,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenio_dst_addr(44)
    );
  BU2_U0_G_TX_txgen_testgenio_dst_addr_43 : FDCE
    port map (
      D => BU2_U0_G_TX_txgen_testgenio_first_data(43),
      CE => BU2_U0_G_TX_txgen_testgenio_second_tx_cycle_302,
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_1_368,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenio_dst_addr(43)
    );
  BU2_U0_G_TX_txgen_testgenio_dst_addr_42 : FDCE
    port map (
      D => BU2_U0_G_TX_txgen_testgenio_first_data(42),
      CE => BU2_U0_G_TX_txgen_testgenio_second_tx_cycle_302,
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_1_368,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenio_dst_addr(42)
    );
  BU2_U0_G_TX_txgen_testgenio_dst_addr_41 : FDCE
    port map (
      D => BU2_U0_G_TX_txgen_testgenio_first_data(41),
      CE => BU2_U0_G_TX_txgen_testgenio_second_tx_cycle_302,
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_1_368,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenio_dst_addr(41)
    );
  BU2_U0_G_TX_txgen_testgenio_dst_addr_40 : FDCE
    port map (
      D => BU2_U0_G_TX_txgen_testgenio_first_data(40),
      CE => BU2_U0_G_TX_txgen_testgenio_second_tx_cycle_302,
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_1_368,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenio_dst_addr(40)
    );
  BU2_U0_G_TX_txgen_testgenio_dst_addr_39 : FDCE
    port map (
      D => BU2_U0_G_TX_txgen_testgenio_first_data(39),
      CE => BU2_U0_G_TX_txgen_testgenio_second_tx_cycle_302,
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_1_368,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenio_dst_addr(39)
    );
  BU2_U0_G_TX_txgen_testgenio_dst_addr_38 : FDCE
    port map (
      D => BU2_U0_G_TX_txgen_testgenio_first_data(38),
      CE => BU2_U0_G_TX_txgen_testgenio_second_tx_cycle_302,
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_1_368,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenio_dst_addr(38)
    );
  BU2_U0_G_TX_txgen_testgenio_dst_addr_37 : FDCE
    port map (
      D => BU2_U0_G_TX_txgen_testgenio_first_data(37),
      CE => BU2_U0_G_TX_txgen_testgenio_second_tx_cycle_302,
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_1_368,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenio_dst_addr(37)
    );
  BU2_U0_G_TX_txgen_testgenio_dst_addr_36 : FDCE
    port map (
      D => BU2_U0_G_TX_txgen_testgenio_first_data(36),
      CE => BU2_U0_G_TX_txgen_testgenio_second_tx_cycle_302,
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_1_368,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenio_dst_addr(36)
    );
  BU2_U0_G_TX_txgen_testgenio_dst_addr_35 : FDCE
    port map (
      D => BU2_U0_G_TX_txgen_testgenio_first_data(35),
      CE => BU2_U0_G_TX_txgen_testgenio_second_tx_cycle_302,
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_1_368,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenio_dst_addr(35)
    );
  BU2_U0_G_TX_txgen_testgenio_dst_addr_34 : FDCE
    port map (
      D => BU2_U0_G_TX_txgen_testgenio_first_data(34),
      CE => BU2_U0_G_TX_txgen_testgenio_second_tx_cycle_302,
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_1_368,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenio_dst_addr(34)
    );
  BU2_U0_G_TX_txgen_testgenio_dst_addr_33 : FDCE
    port map (
      D => BU2_U0_G_TX_txgen_testgenio_first_data(33),
      CE => BU2_U0_G_TX_txgen_testgenio_second_tx_cycle_302,
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_1_368,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenio_dst_addr(33)
    );
  BU2_U0_G_TX_txgen_testgenio_dst_addr_32 : FDCE
    port map (
      D => BU2_U0_G_TX_txgen_testgenio_first_data(32),
      CE => BU2_U0_G_TX_txgen_testgenio_second_tx_cycle_302,
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_1_368,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenio_dst_addr(32)
    );
  BU2_U0_G_TX_txgen_testgenio_dst_addr_31 : FDCE
    port map (
      D => BU2_U0_G_TX_txgen_testgenio_first_data(31),
      CE => BU2_U0_G_TX_txgen_testgenio_second_tx_cycle_302,
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_1_368,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenio_dst_addr(31)
    );
  BU2_U0_G_TX_txgen_testgenio_dst_addr_30 : FDCE
    port map (
      D => BU2_U0_G_TX_txgen_testgenio_first_data(30),
      CE => BU2_U0_G_TX_txgen_testgenio_second_tx_cycle_302,
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_1_368,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenio_dst_addr(30)
    );
  BU2_U0_G_TX_txgen_testgenio_dst_addr_29 : FDCE
    port map (
      D => BU2_U0_G_TX_txgen_testgenio_first_data(29),
      CE => BU2_U0_G_TX_txgen_testgenio_second_tx_cycle_302,
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_1_368,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenio_dst_addr(29)
    );
  BU2_U0_G_TX_txgen_testgenio_dst_addr_28 : FDCE
    port map (
      D => BU2_U0_G_TX_txgen_testgenio_first_data(28),
      CE => BU2_U0_G_TX_txgen_testgenio_second_tx_cycle_302,
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_1_368,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenio_dst_addr(28)
    );
  BU2_U0_G_TX_txgen_testgenio_dst_addr_27 : FDCE
    port map (
      D => BU2_U0_G_TX_txgen_testgenio_first_data(27),
      CE => BU2_U0_G_TX_txgen_testgenio_second_tx_cycle_302,
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_1_368,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenio_dst_addr(27)
    );
  BU2_U0_G_TX_txgen_testgenio_dst_addr_26 : FDCE
    port map (
      D => BU2_U0_G_TX_txgen_testgenio_first_data(26),
      CE => BU2_U0_G_TX_txgen_testgenio_second_tx_cycle_302,
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_1_368,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenio_dst_addr(26)
    );
  BU2_U0_G_TX_txgen_testgenio_dst_addr_25 : FDCE
    port map (
      D => BU2_U0_G_TX_txgen_testgenio_first_data(25),
      CE => BU2_U0_G_TX_txgen_testgenio_second_tx_cycle_302,
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_1_368,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenio_dst_addr(25)
    );
  BU2_U0_G_TX_txgen_testgenio_dst_addr_24 : FDCE
    port map (
      D => BU2_U0_G_TX_txgen_testgenio_first_data(24),
      CE => BU2_U0_G_TX_txgen_testgenio_second_tx_cycle_302,
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_1_368,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenio_dst_addr(24)
    );
  BU2_U0_G_TX_txgen_testgenio_dst_addr_23 : FDCE
    port map (
      D => BU2_U0_G_TX_txgen_testgenio_first_data(23),
      CE => BU2_U0_G_TX_txgen_testgenio_second_tx_cycle_302,
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_1_368,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenio_dst_addr(23)
    );
  BU2_U0_G_TX_txgen_testgenio_dst_addr_22 : FDCE
    port map (
      D => BU2_U0_G_TX_txgen_testgenio_first_data(22),
      CE => BU2_U0_G_TX_txgen_testgenio_second_tx_cycle_302,
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_1_368,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenio_dst_addr(22)
    );
  BU2_U0_G_TX_txgen_testgenio_dst_addr_21 : FDCE
    port map (
      D => BU2_U0_G_TX_txgen_testgenio_first_data(21),
      CE => BU2_U0_G_TX_txgen_testgenio_second_tx_cycle_302,
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_1_368,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenio_dst_addr(21)
    );
  BU2_U0_G_TX_txgen_testgenio_dst_addr_20 : FDCE
    port map (
      D => BU2_U0_G_TX_txgen_testgenio_first_data(20),
      CE => BU2_U0_G_TX_txgen_testgenio_second_tx_cycle_302,
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_1_368,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenio_dst_addr(20)
    );
  BU2_U0_G_TX_txgen_testgenio_dst_addr_19 : FDCE
    port map (
      D => BU2_U0_G_TX_txgen_testgenio_first_data(19),
      CE => BU2_U0_G_TX_txgen_testgenio_second_tx_cycle_302,
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_1_368,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenio_dst_addr(19)
    );
  BU2_U0_G_TX_txgen_testgenio_dst_addr_18 : FDCE
    port map (
      D => BU2_U0_G_TX_txgen_testgenio_first_data(18),
      CE => BU2_U0_G_TX_txgen_testgenio_second_tx_cycle_302,
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_1_368,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenio_dst_addr(18)
    );
  BU2_U0_G_TX_txgen_testgenio_dst_addr_17 : FDCE
    port map (
      D => BU2_U0_G_TX_txgen_testgenio_first_data(17),
      CE => BU2_U0_G_TX_txgen_testgenio_second_tx_cycle_302,
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_1_368,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenio_dst_addr(17)
    );
  BU2_U0_G_TX_txgen_testgenio_dst_addr_16 : FDCE
    port map (
      D => BU2_U0_G_TX_txgen_testgenio_first_data(16),
      CE => BU2_U0_G_TX_txgen_testgenio_second_tx_cycle_302,
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_1_368,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenio_dst_addr(16)
    );
  BU2_U0_G_TX_txgen_testgenio_dst_addr_15 : FDCE
    port map (
      D => BU2_U0_G_TX_txgen_testgenio_first_data(15),
      CE => BU2_U0_G_TX_txgen_testgenio_second_tx_cycle_302,
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_1_368,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenio_dst_addr(15)
    );
  BU2_U0_G_TX_txgen_testgenio_dst_addr_14 : FDCE
    port map (
      D => BU2_U0_G_TX_txgen_testgenio_first_data(14),
      CE => BU2_U0_G_TX_txgen_testgenio_second_tx_cycle_302,
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_1_368,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenio_dst_addr(14)
    );
  BU2_U0_G_TX_txgen_testgenio_dst_addr_13 : FDCE
    port map (
      D => BU2_U0_G_TX_txgen_testgenio_first_data(13),
      CE => BU2_U0_G_TX_txgen_testgenio_second_tx_cycle_302,
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_1_368,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenio_dst_addr(13)
    );
  BU2_U0_G_TX_txgen_testgenio_dst_addr_12 : FDCE
    port map (
      D => BU2_U0_G_TX_txgen_testgenio_first_data(12),
      CE => BU2_U0_G_TX_txgen_testgenio_second_tx_cycle_302,
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_1_368,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenio_dst_addr(12)
    );
  BU2_U0_G_TX_txgen_testgenio_dst_addr_11 : FDCE
    port map (
      D => BU2_U0_G_TX_txgen_testgenio_first_data(11),
      CE => BU2_U0_G_TX_txgen_testgenio_second_tx_cycle_302,
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_1_368,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenio_dst_addr(11)
    );
  BU2_U0_G_TX_txgen_testgenio_dst_addr_10 : FDCE
    port map (
      D => BU2_U0_G_TX_txgen_testgenio_first_data(10),
      CE => BU2_U0_G_TX_txgen_testgenio_second_tx_cycle_302,
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_1_368,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenio_dst_addr(10)
    );
  BU2_U0_G_TX_txgen_testgenio_dst_addr_9 : FDCE
    port map (
      D => BU2_U0_G_TX_txgen_testgenio_first_data(9),
      CE => BU2_U0_G_TX_txgen_testgenio_second_tx_cycle_302,
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_1_368,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenio_dst_addr(9)
    );
  BU2_U0_G_TX_txgen_testgenio_dst_addr_8 : FDCE
    port map (
      D => BU2_U0_G_TX_txgen_testgenio_first_data(8),
      CE => BU2_U0_G_TX_txgen_testgenio_second_tx_cycle_302,
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_1_368,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenio_dst_addr(8)
    );
  BU2_U0_G_TX_txgen_testgenio_dst_addr_7 : FDCE
    port map (
      D => BU2_U0_G_TX_txgen_testgenio_first_data(7),
      CE => BU2_U0_G_TX_txgen_testgenio_second_tx_cycle_302,
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_1_368,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenio_dst_addr(7)
    );
  BU2_U0_G_TX_txgen_testgenio_dst_addr_6 : FDCE
    port map (
      D => BU2_U0_G_TX_txgen_testgenio_first_data(6),
      CE => BU2_U0_G_TX_txgen_testgenio_second_tx_cycle_302,
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_1_368,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenio_dst_addr(6)
    );
  BU2_U0_G_TX_txgen_testgenio_dst_addr_5 : FDCE
    port map (
      D => BU2_U0_G_TX_txgen_testgenio_first_data(5),
      CE => BU2_U0_G_TX_txgen_testgenio_second_tx_cycle_302,
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_1_368,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenio_dst_addr(5)
    );
  BU2_U0_G_TX_txgen_testgenio_dst_addr_4 : FDCE
    port map (
      D => BU2_U0_G_TX_txgen_testgenio_first_data(4),
      CE => BU2_U0_G_TX_txgen_testgenio_second_tx_cycle_302,
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_1_368,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenio_dst_addr(4)
    );
  BU2_U0_G_TX_txgen_testgenio_dst_addr_3 : FDCE
    port map (
      D => BU2_U0_G_TX_txgen_testgenio_first_data(3),
      CE => BU2_U0_G_TX_txgen_testgenio_second_tx_cycle_302,
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_1_368,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenio_dst_addr(3)
    );
  BU2_U0_G_TX_txgen_testgenio_dst_addr_2 : FDCE
    port map (
      D => BU2_U0_G_TX_txgen_testgenio_first_data(2),
      CE => BU2_U0_G_TX_txgen_testgenio_second_tx_cycle_302,
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_1_368,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenio_dst_addr(2)
    );
  BU2_U0_G_TX_txgen_testgenio_dst_addr_1 : FDCE
    port map (
      D => BU2_U0_G_TX_txgen_testgenio_first_data(1),
      CE => BU2_U0_G_TX_txgen_testgenio_second_tx_cycle_302,
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_1_368,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenio_dst_addr(1)
    );
  BU2_U0_G_TX_txgen_testgenio_dst_addr_0 : FDCE
    port map (
      D => BU2_U0_G_TX_txgen_testgenio_first_data(0),
      CE => BU2_U0_G_TX_txgen_testgenio_second_tx_cycle_302,
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_1_368,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenio_dst_addr(0)
    );
  BU2_U0_G_TX_txgen_testgenio_reg_second_tx_cycle : FDC
    port map (
      D => BU2_U0_G_TX_txgen_testgenio_second_tx_cycle_302,
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_1_368,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenio_reg_second_tx_cycle_299
    );
  BU2_U0_G_TX_txgen_testgenio_int_crc_mode : FDE
    port map (
      D => BU2_U0_G_TX_txgen_crc_mode_reg_352,
      CE => BU2_U0_G_TX_txgen_testgenio_reg_first_tx_cycle_313,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenio_int_crc_mode_300
    );
  BU2_U0_G_TX_txgen_testgenio_error : FD
    port map (
      D => BU2_U0_G_TX_txgen_testgenio_error_temp,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenio_error_301
    );
  BU2_U0_G_TX_txgen_testgenio_second_tx_cycle : FD
    port map (
      D => BU2_U0_G_TX_txgen_testgenio_second_tx_cycle_temp,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenio_second_tx_cycle_302
    );
  BU2_U0_G_TX_txgen_testgenio_int_ifg_delay_7 : FDE
    port map (
      D => tx_ifg_delay_388(7),
      CE => BU2_U0_G_TX_txgen_testgenio_reg_first_tx_cycle_313,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenio_int_ifg_delay(7)
    );
  BU2_U0_G_TX_txgen_testgenio_int_ifg_delay_6 : FDE
    port map (
      D => tx_ifg_delay_388(6),
      CE => BU2_U0_G_TX_txgen_testgenio_reg_first_tx_cycle_313,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenio_int_ifg_delay(6)
    );
  BU2_U0_G_TX_txgen_testgenio_int_ifg_delay_5 : FDE
    port map (
      D => tx_ifg_delay_388(5),
      CE => BU2_U0_G_TX_txgen_testgenio_reg_first_tx_cycle_313,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenio_int_ifg_delay(5)
    );
  BU2_U0_G_TX_txgen_testgenio_int_ifg_delay_4 : FDE
    port map (
      D => tx_ifg_delay_388(4),
      CE => BU2_U0_G_TX_txgen_testgenio_reg_first_tx_cycle_313,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenio_int_ifg_delay(4)
    );
  BU2_U0_G_TX_txgen_testgenio_int_ifg_delay_3 : FDE
    port map (
      D => tx_ifg_delay_388(3),
      CE => BU2_U0_G_TX_txgen_testgenio_reg_first_tx_cycle_313,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenio_int_ifg_delay(3)
    );
  BU2_U0_G_TX_txgen_testgenio_int_ifg_delay_2 : FDE
    port map (
      D => tx_ifg_delay_388(2),
      CE => BU2_U0_G_TX_txgen_testgenio_reg_first_tx_cycle_313,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenio_int_ifg_delay(2)
    );
  BU2_U0_G_TX_txgen_testgenio_int_ifg_delay_1 : FDE
    port map (
      D => tx_ifg_delay_388(1),
      CE => BU2_U0_G_TX_txgen_testgenio_reg_first_tx_cycle_313,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenio_int_ifg_delay(1)
    );
  BU2_U0_G_TX_txgen_testgenio_int_ifg_delay_0 : FDE
    port map (
      D => tx_ifg_delay_388(0),
      CE => BU2_U0_G_TX_txgen_testgenio_reg_first_tx_cycle_313,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenio_int_ifg_delay(0)
    );
  BU2_U0_G_TX_txgen_testgenio_int_jumbo : FDE
    port map (
      D => BU2_U0_G_TX_txgen_jumbo_en_reg_354,
      CE => BU2_U0_G_TX_txgen_testgenio_reg_first_tx_cycle_313,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenio_int_jumbo_303
    );
  BU2_U0_G_TX_txgen_testgenio_int_ifs_mode : FDE
    port map (
      D => BU2_U0_G_TX_txgen_ifs_mode_reg_355,
      CE => BU2_U0_G_TX_txgen_testgenio_reg_first_tx_cycle_313,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenio_int_ifs_mode_304
    );
  BU2_U0_G_TX_txgen_testgenio_reg_reg_reg_max : FDC
    port map (
      D => BU2_U0_G_TX_txgen_testgenio_reg_reg_max_312,
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_1_368,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenio_reg_reg_reg_max_305
    );
  BU2_U0_G_TX_txgen_testgenio_int_ifg_delay_lane_7 : FDE
    port map (
      D => BU2_U0_G_TX_txgen_testgenio_mux0185(7),
      CE => BU2_U0_G_TX_txgen_testgenio_reg_first_tx_cycle_313,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenio_int_ifg_delay_lane(7)
    );
  BU2_U0_G_TX_txgen_testgenio_int_ifg_delay_lane_6 : FDE
    port map (
      D => BU2_U0_G_TX_txgen_testgenio_mux0185(6),
      CE => BU2_U0_G_TX_txgen_testgenio_reg_first_tx_cycle_313,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenio_int_ifg_delay_lane(6)
    );
  BU2_U0_G_TX_txgen_testgenio_int_ifg_delay_lane_5 : FDE
    port map (
      D => BU2_U0_G_TX_txgen_testgenio_mux0185(5),
      CE => BU2_U0_G_TX_txgen_testgenio_reg_first_tx_cycle_313,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenio_int_ifg_delay_lane(5)
    );
  BU2_U0_G_TX_txgen_testgenio_int_ifg_delay_lane_4 : FDE
    port map (
      D => BU2_U0_G_TX_txgen_testgenio_mux0185(4),
      CE => BU2_U0_G_TX_txgen_testgenio_reg_first_tx_cycle_313,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenio_int_ifg_delay_lane(4)
    );
  BU2_U0_G_TX_txgen_testgenio_int_ifg_delay_lane_3 : FDE
    port map (
      D => BU2_U0_G_TX_txgen_testgenio_mux0185(3),
      CE => BU2_U0_G_TX_txgen_testgenio_reg_first_tx_cycle_313,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenio_int_ifg_delay_lane(3)
    );
  BU2_U0_G_TX_txgen_testgenio_int_ifg_delay_lane_2 : FDE
    port map (
      D => BU2_U0_G_TX_txgen_testgenio_mux0185(2),
      CE => BU2_U0_G_TX_txgen_testgenio_reg_first_tx_cycle_313,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenio_int_ifg_delay_lane(2)
    );
  BU2_U0_G_TX_txgen_testgenio_int_ifg_delay_lane_1 : FDE
    port map (
      D => BU2_U0_G_TX_txgen_testgenio_mux0185(1),
      CE => BU2_U0_G_TX_txgen_testgenio_reg_first_tx_cycle_313,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenio_int_ifg_delay_lane(1)
    );
  BU2_U0_G_TX_txgen_testgenio_int_ifg_delay_lane_0 : FDE
    port map (
      D => BU2_U0_G_TX_txgen_testgenio_mux0185(0),
      CE => BU2_U0_G_TX_txgen_testgenio_reg_first_tx_cycle_313,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenio_int_ifg_delay_lane(0)
    );
  BU2_U0_G_TX_txgen_testgenio_int_ifg_ext_mode : FDE
    port map (
      D => BU2_U0_G_TX_txgen_ifg_extension_reg_356,
      CE => BU2_U0_G_TX_txgen_testgenio_reg_first_tx_cycle_313,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenio_int_ifg_ext_mode_306
    );
  BU2_U0_G_TX_txgen_testgenio_max_count_enable : FDCE
    port map (
      D => BU2_U0_G_TX_txgen_testgenio_reg_reg_data_ack_316,
      CE => BU2_U0_G_TX_txgen_testgenio_not0028,
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_1_368,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenio_max_count_enable_307
    );
  BU2_U0_G_TX_txgen_testgenio_tx_valid_reg_reg : FDC
    port map (
      D => BU2_U0_G_TX_txgen_testgenio_tx_valid_reg_310,
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_1_368,
      C => tx_clk0,
      Q => NlwRenamedSig_OI_tx_statistics_valid
    );
  BU2_U0_G_TX_txgen_testgenio_int_vlan : FDE
    port map (
      D => BU2_U0_G_TX_txgen_vlan_en_reg_309,
      CE => BU2_U0_G_TX_txgen_testgenio_reg_first_tx_cycle_313,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenio_int_vlan_308
    );
  BU2_U0_G_TX_txgen_testgenio_tx_underrun_reg : FDC
    port map (
      D => BU2_U0_G_TX_txgen_testgenio_tx_underrun_315,
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_1_368,
      C => tx_clk0,
      Q => NlwRenamedSig_OI_tx_statistics_vector_3_Q
    );
  BU2_U0_G_TX_txgen_testgenio_tx_valid_reg : FDC
    port map (
      D => BU2_U0_G_TX_txgen_testgenio_reg_tx_valid_342,
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_1_368,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenio_tx_valid_reg_310
    );
  BU2_U0_G_TX_txgen_testgenio_max_pkt_len_reached : FDC
    port map (
      D => BU2_U0_G_TX_txgen_testgenio_N2,
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_1_368,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenio_max_pkt_len_reached_311
    );
  BU2_U0_G_TX_txgen_testgenio_reg_reg_max : FDC
    port map (
      D => BU2_U0_G_TX_txgen_testgenio_reg_max_346,
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_1_368,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenio_reg_reg_max_312
    );
  BU2_U0_G_TX_txgen_testgenio_reg_first_tx_cycle : FDC
    port map (
      D => BU2_U0_G_TX_txgen_testgenio_first_tx_cycle_325,
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_1_368,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenio_reg_first_tx_cycle_313
    );
  BU2_U0_G_TX_txgen_testgenio_reg_min_past : FDC
    port map (
      D => BU2_U0_G_TX_txgen_testgenio_min_pkt_len_past_334,
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_1_368,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenio_reg_min_past_314
    );
  BU2_U0_G_TX_txgen_testgenio_tx_underrun : FDC
    port map (
      D => BU2_U0_G_TX_txgen_testgenio_int_underrun_344,
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_1_368,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenio_tx_underrun_315
    );
  BU2_U0_G_TX_txgen_testgenio_first_data_47 : FDCE
    port map (
      D => BU2_U0_G_TX_txgen_testgenio_data_reg(47),
      CE => BU2_U0_G_TX_txgen_testgenio_not0027,
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_1_368,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenio_first_data(47)
    );
  BU2_U0_G_TX_txgen_testgenio_first_data_46 : FDCE
    port map (
      D => BU2_U0_G_TX_txgen_testgenio_data_reg(46),
      CE => BU2_U0_G_TX_txgen_testgenio_not0027,
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_1_368,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenio_first_data(46)
    );
  BU2_U0_G_TX_txgen_testgenio_first_data_45 : FDCE
    port map (
      D => BU2_U0_G_TX_txgen_testgenio_data_reg(45),
      CE => BU2_U0_G_TX_txgen_testgenio_not0027,
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_1_368,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenio_first_data(45)
    );
  BU2_U0_G_TX_txgen_testgenio_first_data_44 : FDCE
    port map (
      D => BU2_U0_G_TX_txgen_testgenio_data_reg(44),
      CE => BU2_U0_G_TX_txgen_testgenio_not0027,
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_1_368,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenio_first_data(44)
    );
  BU2_U0_G_TX_txgen_testgenio_first_data_43 : FDCE
    port map (
      D => BU2_U0_G_TX_txgen_testgenio_data_reg(43),
      CE => BU2_U0_G_TX_txgen_testgenio_not0027,
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_1_368,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenio_first_data(43)
    );
  BU2_U0_G_TX_txgen_testgenio_first_data_42 : FDCE
    port map (
      D => BU2_U0_G_TX_txgen_testgenio_data_reg(42),
      CE => BU2_U0_G_TX_txgen_testgenio_not0027,
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_1_368,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenio_first_data(42)
    );
  BU2_U0_G_TX_txgen_testgenio_first_data_41 : FDCE
    port map (
      D => BU2_U0_G_TX_txgen_testgenio_data_reg(41),
      CE => BU2_U0_G_TX_txgen_testgenio_not0027,
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_1_368,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenio_first_data(41)
    );
  BU2_U0_G_TX_txgen_testgenio_first_data_40 : FDCE
    port map (
      D => BU2_U0_G_TX_txgen_testgenio_data_reg(40),
      CE => BU2_U0_G_TX_txgen_testgenio_not0027,
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_1_368,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenio_first_data(40)
    );
  BU2_U0_G_TX_txgen_testgenio_first_data_39 : FDCE
    port map (
      D => BU2_U0_G_TX_txgen_testgenio_data_reg(39),
      CE => BU2_U0_G_TX_txgen_testgenio_not0027,
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_1_368,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenio_first_data(39)
    );
  BU2_U0_G_TX_txgen_testgenio_first_data_38 : FDCE
    port map (
      D => BU2_U0_G_TX_txgen_testgenio_data_reg(38),
      CE => BU2_U0_G_TX_txgen_testgenio_not0027,
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_1_368,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenio_first_data(38)
    );
  BU2_U0_G_TX_txgen_testgenio_first_data_37 : FDCE
    port map (
      D => BU2_U0_G_TX_txgen_testgenio_data_reg(37),
      CE => BU2_U0_G_TX_txgen_testgenio_not0027,
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_1_368,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenio_first_data(37)
    );
  BU2_U0_G_TX_txgen_testgenio_first_data_36 : FDCE
    port map (
      D => BU2_U0_G_TX_txgen_testgenio_data_reg(36),
      CE => BU2_U0_G_TX_txgen_testgenio_not0027,
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_1_368,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenio_first_data(36)
    );
  BU2_U0_G_TX_txgen_testgenio_first_data_35 : FDCE
    port map (
      D => BU2_U0_G_TX_txgen_testgenio_data_reg(35),
      CE => BU2_U0_G_TX_txgen_testgenio_not0027,
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_1_368,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenio_first_data(35)
    );
  BU2_U0_G_TX_txgen_testgenio_first_data_34 : FDCE
    port map (
      D => BU2_U0_G_TX_txgen_testgenio_data_reg(34),
      CE => BU2_U0_G_TX_txgen_testgenio_not0027,
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_1_368,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenio_first_data(34)
    );
  BU2_U0_G_TX_txgen_testgenio_first_data_33 : FDCE
    port map (
      D => BU2_U0_G_TX_txgen_testgenio_data_reg(33),
      CE => BU2_U0_G_TX_txgen_testgenio_not0027,
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_1_368,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenio_first_data(33)
    );
  BU2_U0_G_TX_txgen_testgenio_first_data_32 : FDCE
    port map (
      D => BU2_U0_G_TX_txgen_testgenio_data_reg(32),
      CE => BU2_U0_G_TX_txgen_testgenio_not0027,
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_1_368,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenio_first_data(32)
    );
  BU2_U0_G_TX_txgen_testgenio_first_data_31 : FDCE
    port map (
      D => BU2_U0_G_TX_txgen_testgenio_data_reg(31),
      CE => BU2_U0_G_TX_txgen_testgenio_not0027,
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_1_368,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenio_first_data(31)
    );
  BU2_U0_G_TX_txgen_testgenio_first_data_30 : FDCE
    port map (
      D => BU2_U0_G_TX_txgen_testgenio_data_reg(30),
      CE => BU2_U0_G_TX_txgen_testgenio_not0027,
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_1_368,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenio_first_data(30)
    );
  BU2_U0_G_TX_txgen_testgenio_first_data_29 : FDCE
    port map (
      D => BU2_U0_G_TX_txgen_testgenio_data_reg(29),
      CE => BU2_U0_G_TX_txgen_testgenio_not0027,
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_1_368,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenio_first_data(29)
    );
  BU2_U0_G_TX_txgen_testgenio_first_data_28 : FDCE
    port map (
      D => BU2_U0_G_TX_txgen_testgenio_data_reg(28),
      CE => BU2_U0_G_TX_txgen_testgenio_not0027,
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_1_368,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenio_first_data(28)
    );
  BU2_U0_G_TX_txgen_testgenio_first_data_27 : FDCE
    port map (
      D => BU2_U0_G_TX_txgen_testgenio_data_reg(27),
      CE => BU2_U0_G_TX_txgen_testgenio_not0027,
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_1_368,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenio_first_data(27)
    );
  BU2_U0_G_TX_txgen_testgenio_first_data_26 : FDCE
    port map (
      D => BU2_U0_G_TX_txgen_testgenio_data_reg(26),
      CE => BU2_U0_G_TX_txgen_testgenio_not0027,
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_1_368,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenio_first_data(26)
    );
  BU2_U0_G_TX_txgen_testgenio_first_data_25 : FDCE
    port map (
      D => BU2_U0_G_TX_txgen_testgenio_data_reg(25),
      CE => BU2_U0_G_TX_txgen_testgenio_not0027,
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_1_368,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenio_first_data(25)
    );
  BU2_U0_G_TX_txgen_testgenio_first_data_24 : FDCE
    port map (
      D => BU2_U0_G_TX_txgen_testgenio_data_reg(24),
      CE => BU2_U0_G_TX_txgen_testgenio_not0027,
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_1_368,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenio_first_data(24)
    );
  BU2_U0_G_TX_txgen_testgenio_first_data_23 : FDCE
    port map (
      D => BU2_U0_G_TX_txgen_testgenio_data_reg(23),
      CE => BU2_U0_G_TX_txgen_testgenio_not0027,
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_1_368,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenio_first_data(23)
    );
  BU2_U0_G_TX_txgen_testgenio_first_data_22 : FDCE
    port map (
      D => BU2_U0_G_TX_txgen_testgenio_data_reg(22),
      CE => BU2_U0_G_TX_txgen_testgenio_not0027,
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_1_368,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenio_first_data(22)
    );
  BU2_U0_G_TX_txgen_testgenio_first_data_21 : FDCE
    port map (
      D => BU2_U0_G_TX_txgen_testgenio_data_reg(21),
      CE => BU2_U0_G_TX_txgen_testgenio_not0027,
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_1_368,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenio_first_data(21)
    );
  BU2_U0_G_TX_txgen_testgenio_first_data_20 : FDCE
    port map (
      D => BU2_U0_G_TX_txgen_testgenio_data_reg(20),
      CE => BU2_U0_G_TX_txgen_testgenio_not0027,
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_1_368,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenio_first_data(20)
    );
  BU2_U0_G_TX_txgen_testgenio_first_data_19 : FDCE
    port map (
      D => BU2_U0_G_TX_txgen_testgenio_data_reg(19),
      CE => BU2_U0_G_TX_txgen_testgenio_not0027,
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_1_368,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenio_first_data(19)
    );
  BU2_U0_G_TX_txgen_testgenio_first_data_18 : FDCE
    port map (
      D => BU2_U0_G_TX_txgen_testgenio_data_reg(18),
      CE => BU2_U0_G_TX_txgen_testgenio_not0027,
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_1_368,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenio_first_data(18)
    );
  BU2_U0_G_TX_txgen_testgenio_first_data_17 : FDCE
    port map (
      D => BU2_U0_G_TX_txgen_testgenio_data_reg(17),
      CE => BU2_U0_G_TX_txgen_testgenio_not0027,
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_1_368,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenio_first_data(17)
    );
  BU2_U0_G_TX_txgen_testgenio_first_data_16 : FDCE
    port map (
      D => BU2_U0_G_TX_txgen_testgenio_data_reg(16),
      CE => BU2_U0_G_TX_txgen_testgenio_not0027,
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_1_368,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenio_first_data(16)
    );
  BU2_U0_G_TX_txgen_testgenio_first_data_15 : FDCE
    port map (
      D => BU2_U0_G_TX_txgen_testgenio_data_reg(15),
      CE => BU2_U0_G_TX_txgen_testgenio_not0027,
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_1_368,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenio_first_data(15)
    );
  BU2_U0_G_TX_txgen_testgenio_first_data_14 : FDCE
    port map (
      D => BU2_U0_G_TX_txgen_testgenio_data_reg(14),
      CE => BU2_U0_G_TX_txgen_testgenio_not0027,
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_1_368,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenio_first_data(14)
    );
  BU2_U0_G_TX_txgen_testgenio_first_data_13 : FDCE
    port map (
      D => BU2_U0_G_TX_txgen_testgenio_data_reg(13),
      CE => BU2_U0_G_TX_txgen_testgenio_not0027,
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_1_368,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenio_first_data(13)
    );
  BU2_U0_G_TX_txgen_testgenio_first_data_12 : FDCE
    port map (
      D => BU2_U0_G_TX_txgen_testgenio_data_reg(12),
      CE => BU2_U0_G_TX_txgen_testgenio_not0027,
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_1_368,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenio_first_data(12)
    );
  BU2_U0_G_TX_txgen_testgenio_first_data_11 : FDCE
    port map (
      D => BU2_U0_G_TX_txgen_testgenio_data_reg(11),
      CE => BU2_U0_G_TX_txgen_testgenio_not0027,
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_1_368,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenio_first_data(11)
    );
  BU2_U0_G_TX_txgen_testgenio_first_data_10 : FDCE
    port map (
      D => BU2_U0_G_TX_txgen_testgenio_data_reg(10),
      CE => BU2_U0_G_TX_txgen_testgenio_not0027,
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_1_368,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenio_first_data(10)
    );
  BU2_U0_G_TX_txgen_testgenio_first_data_9 : FDCE
    port map (
      D => BU2_U0_G_TX_txgen_testgenio_data_reg(9),
      CE => BU2_U0_G_TX_txgen_testgenio_not0027,
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_1_368,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenio_first_data(9)
    );
  BU2_U0_G_TX_txgen_testgenio_first_data_8 : FDCE
    port map (
      D => BU2_U0_G_TX_txgen_testgenio_data_reg(8),
      CE => BU2_U0_G_TX_txgen_testgenio_not0027,
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_1_368,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenio_first_data(8)
    );
  BU2_U0_G_TX_txgen_testgenio_first_data_7 : FDCE
    port map (
      D => BU2_U0_G_TX_txgen_testgenio_data_reg(7),
      CE => BU2_U0_G_TX_txgen_testgenio_not0027,
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_1_368,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenio_first_data(7)
    );
  BU2_U0_G_TX_txgen_testgenio_first_data_6 : FDCE
    port map (
      D => BU2_U0_G_TX_txgen_testgenio_data_reg(6),
      CE => BU2_U0_G_TX_txgen_testgenio_not0027,
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_1_368,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenio_first_data(6)
    );
  BU2_U0_G_TX_txgen_testgenio_first_data_5 : FDCE
    port map (
      D => BU2_U0_G_TX_txgen_testgenio_data_reg(5),
      CE => BU2_U0_G_TX_txgen_testgenio_not0027,
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_1_368,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenio_first_data(5)
    );
  BU2_U0_G_TX_txgen_testgenio_first_data_4 : FDCE
    port map (
      D => BU2_U0_G_TX_txgen_testgenio_data_reg(4),
      CE => BU2_U0_G_TX_txgen_testgenio_not0027,
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_1_368,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenio_first_data(4)
    );
  BU2_U0_G_TX_txgen_testgenio_first_data_3 : FDCE
    port map (
      D => BU2_U0_G_TX_txgen_testgenio_data_reg(3),
      CE => BU2_U0_G_TX_txgen_testgenio_not0027,
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_1_368,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenio_first_data(3)
    );
  BU2_U0_G_TX_txgen_testgenio_first_data_2 : FDCE
    port map (
      D => BU2_U0_G_TX_txgen_testgenio_data_reg(2),
      CE => BU2_U0_G_TX_txgen_testgenio_not0027,
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_1_368,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenio_first_data(2)
    );
  BU2_U0_G_TX_txgen_testgenio_first_data_1 : FDCE
    port map (
      D => BU2_U0_G_TX_txgen_testgenio_data_reg(1),
      CE => BU2_U0_G_TX_txgen_testgenio_not0027,
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_1_368,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenio_first_data(1)
    );
  BU2_U0_G_TX_txgen_testgenio_first_data_0 : FDCE
    port map (
      D => BU2_U0_G_TX_txgen_testgenio_data_reg(0),
      CE => BU2_U0_G_TX_txgen_testgenio_not0027,
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_1_368,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenio_first_data(0)
    );
  BU2_U0_G_TX_txgen_testgenio_reg_reg_data_ack : FDC
    port map (
      D => BU2_U0_G_TX_txgen_testgenio_reg_data_ack_336,
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_1_368,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenio_reg_reg_data_ack_316
    );
  BU2_U0_G_TX_txgen_testgenio_reg_min : FDC
    port map (
      D => BU2_U0_G_TX_txgen_testgenio_min_pkt_len_reached_337,
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_1_368,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenio_reg_min_317
    );
  BU2_U0_G_TX_txgen_testgenio_data_out_33 : FDC
    port map (
      D => BU2_U0_G_TX_txgen_testgenio_mux0236,
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_370,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenio_data_out(33)
    );
  BU2_U0_G_TX_txgen_testgenio_data_out_28 : FDC
    port map (
      D => BU2_U0_G_TX_txgen_testgenio_mux0235,
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_370,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenio_data_out(28)
    );
  BU2_U0_G_TX_txgen_testgenio_data_out_32 : FDC
    port map (
      D => BU2_U0_G_TX_txgen_testgenio_mux0233,
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_370,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenio_data_out(32)
    );
  BU2_U0_G_TX_txgen_testgenio_data_out_27 : FDC
    port map (
      D => BU2_U0_G_TX_txgen_testgenio_mux0232,
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_370,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenio_data_out(27)
    );
  BU2_U0_G_TX_txgen_testgenio_last_d_a_6 : FDC
    port map (
      D => BU2_U0_G_TX_txgen_testgenio_mux0234_318,
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_1_368,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenio_last_d_a(6)
    );
  BU2_U0_G_TX_txgen_testgenio_last_d_a_5 : FDC
    port map (
      D => BU2_U0_G_TX_txgen_testgenio_mux0231,
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_1_368,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenio_last_d_a(5)
    );
  BU2_U0_G_TX_txgen_testgenio_data_out_31 : FDC
    port map (
      D => BU2_U0_G_TX_txgen_testgenio_mux0229,
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_370,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenio_data_out(31)
    );
  BU2_U0_G_TX_txgen_testgenio_last_d_a_4 : FDC
    port map (
      D => BU2_U0_G_TX_txgen_testgenio_mux0228,
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_1_368,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenio_last_d_a(4)
    );
  BU2_U0_G_TX_txgen_testgenio_data_out_26 : FDC
    port map (
      D => BU2_U0_G_TX_txgen_testgenio_mux0230,
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_370,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenio_data_out(26)
    );
  BU2_U0_G_TX_txgen_testgenio_data_out_25 : FDC
    port map (
      D => BU2_U0_G_TX_txgen_testgenio_mux0227,
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_370,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenio_data_out(25)
    );
  BU2_U0_G_TX_txgen_testgenio_last_d_a_3 : FDC
    port map (
      D => BU2_U0_G_TX_txgen_testgenio_mux0225,
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_1_368,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenio_last_d_a(3)
    );
  BU2_U0_G_TX_txgen_testgenio_data_out_30 : FDC
    port map (
      D => BU2_U0_G_TX_txgen_testgenio_mux0226,
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_370,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenio_data_out(30)
    );
  BU2_U0_G_TX_txgen_testgenio_ifg_delay_is_4 : FDC
    port map (
      D => BU2_U0_G_TX_txgen_testgenio_and0011,
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_1_368,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenio_ifg_delay_is_4_319
    );
  BU2_U0_G_TX_txgen_testgenio_ifg_delay_is_3 : FDC
    port map (
      D => BU2_U0_G_TX_txgen_testgenio_and0010,
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_1_368,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenio_ifg_delay_is_3_320
    );
  BU2_U0_G_TX_txgen_testgenio_reg_error : FDC
    port map (
      D => BU2_U0_G_TX_txgen_testgenio_int_error,
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_1_368,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenio_reg_error_321
    );
  BU2_U0_G_TX_txgen_testgenio_data_out_19 : FDC
    port map (
      D => BU2_U0_G_TX_txgen_testgenio_mux0223,
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_370,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenio_data_out(19)
    );
  BU2_U0_G_TX_txgen_testgenio_last_d_a_2 : FDC
    port map (
      D => BU2_U0_G_TX_txgen_testgenio_mux0222,
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_1_368,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenio_last_d_a(2)
    );
  BU2_U0_G_TX_txgen_testgenio_data_out_24 : FDC
    port map (
      D => BU2_U0_G_TX_txgen_testgenio_mux0224,
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_370,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenio_data_out(24)
    );
  BU2_U0_G_TX_txgen_testgenio_data_out_23 : FDC
    port map (
      D => BU2_U0_G_TX_txgen_testgenio_mux0220,
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_370,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenio_data_out(23)
    );
  BU2_U0_G_TX_txgen_testgenio_last_d_a_1 : FDC
    port map (
      D => BU2_U0_G_TX_txgen_testgenio_mux0219,
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_1_368,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenio_last_d_a(1)
    );
  BU2_U0_G_TX_txgen_testgenio_data_out_18 : FDC
    port map (
      D => BU2_U0_G_TX_txgen_testgenio_mux0221,
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_370,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenio_data_out(18)
    );
  BU2_U0_G_TX_txgen_testgenio_data_out_17 : FDC
    port map (
      D => BU2_U0_G_TX_txgen_testgenio_mux0218,
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_370,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenio_data_out(17)
    );
  BU2_U0_G_TX_txgen_testgenio_data_out_22 : FDC
    port map (
      D => BU2_U0_G_TX_txgen_testgenio_mux0217,
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_370,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenio_data_out(22)
    );
  BU2_U0_G_TX_txgen_testgenio_data_out_16 : FDC
    port map (
      D => BU2_U0_G_TX_txgen_testgenio_mux0215,
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_370,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenio_data_out(16)
    );
  BU2_U0_G_TX_txgen_testgenio_data_out_21 : FDC
    port map (
      D => BU2_U0_G_TX_txgen_testgenio_mux0214,
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_370,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenio_data_out(21)
    );
  BU2_U0_G_TX_txgen_testgenio_last_d_a_0 : FDC
    port map (
      D => BU2_U0_G_TX_txgen_testgenio_mux0216,
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_1_368,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenio_last_d_a(0)
    );
  BU2_U0_G_TX_txgen_testgenio_reg_max_error : FDC
    port map (
      D => BU2_U0_G_TX_txgen_testgenio_mux0212_323,
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_1_368,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenio_reg_max_error_322
    );
  BU2_U0_G_TX_txgen_testgenio_data_out_20 : FDC
    port map (
      D => BU2_U0_G_TX_txgen_testgenio_mux0211,
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_370,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenio_data_out(20)
    );
  BU2_U0_G_TX_txgen_testgenio_data_reg_63 : FDC
    port map (
      D => BU2_U0_G_TX_txgen_testgenio_mux0213(63),
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_1_368,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenio_data_reg(63)
    );
  BU2_U0_G_TX_txgen_testgenio_data_reg_62 : FDC
    port map (
      D => BU2_U0_G_TX_txgen_testgenio_mux0213(62),
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_1_368,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenio_data_reg(62)
    );
  BU2_U0_G_TX_txgen_testgenio_data_reg_61 : FDC
    port map (
      D => BU2_U0_G_TX_txgen_testgenio_mux0213(61),
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_1_368,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenio_data_reg(61)
    );
  BU2_U0_G_TX_txgen_testgenio_data_reg_60 : FDC
    port map (
      D => BU2_U0_G_TX_txgen_testgenio_mux0213(60),
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_1_368,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenio_data_reg(60)
    );
  BU2_U0_G_TX_txgen_testgenio_data_reg_59 : FDC
    port map (
      D => BU2_U0_G_TX_txgen_testgenio_mux0213(59),
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_370,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenio_data_reg(59)
    );
  BU2_U0_G_TX_txgen_testgenio_data_reg_58 : FDC
    port map (
      D => BU2_U0_G_TX_txgen_testgenio_mux0213(58),
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_370,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenio_data_reg(58)
    );
  BU2_U0_G_TX_txgen_testgenio_data_reg_57 : FDC
    port map (
      D => BU2_U0_G_TX_txgen_testgenio_mux0213(57),
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_370,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenio_data_reg(57)
    );
  BU2_U0_G_TX_txgen_testgenio_data_reg_56 : FDC
    port map (
      D => BU2_U0_G_TX_txgen_testgenio_mux0213(56),
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_370,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenio_data_reg(56)
    );
  BU2_U0_G_TX_txgen_testgenio_data_reg_55 : FDC
    port map (
      D => BU2_U0_G_TX_txgen_testgenio_mux0213(55),
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_370,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenio_data_reg(55)
    );
  BU2_U0_G_TX_txgen_testgenio_data_reg_54 : FDC
    port map (
      D => BU2_U0_G_TX_txgen_testgenio_mux0213(54),
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_370,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenio_data_reg(54)
    );
  BU2_U0_G_TX_txgen_testgenio_data_reg_53 : FDC
    port map (
      D => BU2_U0_G_TX_txgen_testgenio_mux0213(53),
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_370,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenio_data_reg(53)
    );
  BU2_U0_G_TX_txgen_testgenio_data_reg_52 : FDC
    port map (
      D => BU2_U0_G_TX_txgen_testgenio_mux0213(52),
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_370,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenio_data_reg(52)
    );
  BU2_U0_G_TX_txgen_testgenio_data_reg_51 : FDC
    port map (
      D => BU2_U0_G_TX_txgen_testgenio_mux0213(51),
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_370,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenio_data_reg(51)
    );
  BU2_U0_G_TX_txgen_testgenio_data_reg_50 : FDC
    port map (
      D => BU2_U0_G_TX_txgen_testgenio_mux0213(50),
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_370,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenio_data_reg(50)
    );
  BU2_U0_G_TX_txgen_testgenio_data_reg_49 : FDC
    port map (
      D => BU2_U0_G_TX_txgen_testgenio_mux0213(49),
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_370,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenio_data_reg(49)
    );
  BU2_U0_G_TX_txgen_testgenio_data_reg_48 : FDC
    port map (
      D => BU2_U0_G_TX_txgen_testgenio_mux0213(48),
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_370,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenio_data_reg(48)
    );
  BU2_U0_G_TX_txgen_testgenio_data_reg_47 : FDC
    port map (
      D => BU2_U0_G_TX_txgen_testgenio_mux0213(47),
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_370,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenio_data_reg(47)
    );
  BU2_U0_G_TX_txgen_testgenio_data_reg_46 : FDC
    port map (
      D => BU2_U0_G_TX_txgen_testgenio_mux0213(46),
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_370,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenio_data_reg(46)
    );
  BU2_U0_G_TX_txgen_testgenio_data_reg_45 : FDC
    port map (
      D => BU2_U0_G_TX_txgen_testgenio_mux0213(45),
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_370,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenio_data_reg(45)
    );
  BU2_U0_G_TX_txgen_testgenio_data_reg_44 : FDC
    port map (
      D => BU2_U0_G_TX_txgen_testgenio_mux0213(44),
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_370,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenio_data_reg(44)
    );
  BU2_U0_G_TX_txgen_testgenio_data_reg_43 : FDC
    port map (
      D => BU2_U0_G_TX_txgen_testgenio_mux0213(43),
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_370,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenio_data_reg(43)
    );
  BU2_U0_G_TX_txgen_testgenio_data_reg_42 : FDC
    port map (
      D => BU2_U0_G_TX_txgen_testgenio_mux0213(42),
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_370,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenio_data_reg(42)
    );
  BU2_U0_G_TX_txgen_testgenio_data_reg_41 : FDC
    port map (
      D => BU2_U0_G_TX_txgen_testgenio_mux0213(41),
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_370,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenio_data_reg(41)
    );
  BU2_U0_G_TX_txgen_testgenio_data_reg_40 : FDC
    port map (
      D => BU2_U0_G_TX_txgen_testgenio_mux0213(40),
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_370,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenio_data_reg(40)
    );
  BU2_U0_G_TX_txgen_testgenio_data_reg_39 : FDC
    port map (
      D => BU2_U0_G_TX_txgen_testgenio_mux0213(39),
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_370,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenio_data_reg(39)
    );
  BU2_U0_G_TX_txgen_testgenio_data_reg_38 : FDC
    port map (
      D => BU2_U0_G_TX_txgen_testgenio_mux0213(38),
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_370,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenio_data_reg(38)
    );
  BU2_U0_G_TX_txgen_testgenio_data_reg_37 : FDC
    port map (
      D => BU2_U0_G_TX_txgen_testgenio_mux0213(37),
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_370,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenio_data_reg(37)
    );
  BU2_U0_G_TX_txgen_testgenio_data_reg_36 : FDC
    port map (
      D => BU2_U0_G_TX_txgen_testgenio_mux0213(36),
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_370,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenio_data_reg(36)
    );
  BU2_U0_G_TX_txgen_testgenio_data_reg_35 : FDC
    port map (
      D => BU2_U0_G_TX_txgen_testgenio_mux0213(35),
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_370,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenio_data_reg(35)
    );
  BU2_U0_G_TX_txgen_testgenio_data_reg_34 : FDC
    port map (
      D => BU2_U0_G_TX_txgen_testgenio_mux0213(34),
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_370,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenio_data_reg(34)
    );
  BU2_U0_G_TX_txgen_testgenio_data_reg_33 : FDC
    port map (
      D => BU2_U0_G_TX_txgen_testgenio_mux0213(33),
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_370,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenio_data_reg(33)
    );
  BU2_U0_G_TX_txgen_testgenio_data_reg_32 : FDC
    port map (
      D => BU2_U0_G_TX_txgen_testgenio_mux0213(32),
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_370,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenio_data_reg(32)
    );
  BU2_U0_G_TX_txgen_testgenio_data_reg_31 : FDC
    port map (
      D => BU2_U0_G_TX_txgen_testgenio_mux0213(31),
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_370,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenio_data_reg(31)
    );
  BU2_U0_G_TX_txgen_testgenio_data_reg_30 : FDC
    port map (
      D => BU2_U0_G_TX_txgen_testgenio_mux0213(30),
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_370,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenio_data_reg(30)
    );
  BU2_U0_G_TX_txgen_testgenio_data_reg_29 : FDC
    port map (
      D => BU2_U0_G_TX_txgen_testgenio_mux0213(29),
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_370,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenio_data_reg(29)
    );
  BU2_U0_G_TX_txgen_testgenio_data_reg_28 : FDC
    port map (
      D => BU2_U0_G_TX_txgen_testgenio_mux0213(28),
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_370,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenio_data_reg(28)
    );
  BU2_U0_G_TX_txgen_testgenio_data_reg_27 : FDC
    port map (
      D => BU2_U0_G_TX_txgen_testgenio_mux0213(27),
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_370,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenio_data_reg(27)
    );
  BU2_U0_G_TX_txgen_testgenio_data_reg_26 : FDC
    port map (
      D => BU2_U0_G_TX_txgen_testgenio_mux0213(26),
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_370,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenio_data_reg(26)
    );
  BU2_U0_G_TX_txgen_testgenio_data_reg_25 : FDC
    port map (
      D => BU2_U0_G_TX_txgen_testgenio_mux0213(25),
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_370,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenio_data_reg(25)
    );
  BU2_U0_G_TX_txgen_testgenio_data_reg_24 : FDC
    port map (
      D => BU2_U0_G_TX_txgen_testgenio_mux0213(24),
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_370,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenio_data_reg(24)
    );
  BU2_U0_G_TX_txgen_testgenio_data_reg_23 : FDC
    port map (
      D => BU2_U0_G_TX_txgen_testgenio_mux0213(23),
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_370,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenio_data_reg(23)
    );
  BU2_U0_G_TX_txgen_testgenio_data_reg_22 : FDC
    port map (
      D => BU2_U0_G_TX_txgen_testgenio_mux0213(22),
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_370,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenio_data_reg(22)
    );
  BU2_U0_G_TX_txgen_testgenio_data_reg_21 : FDC
    port map (
      D => BU2_U0_G_TX_txgen_testgenio_mux0213(21),
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_370,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenio_data_reg(21)
    );
  BU2_U0_G_TX_txgen_testgenio_data_reg_20 : FDC
    port map (
      D => BU2_U0_G_TX_txgen_testgenio_mux0213(20),
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_370,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenio_data_reg(20)
    );
  BU2_U0_G_TX_txgen_testgenio_data_reg_19 : FDC
    port map (
      D => BU2_U0_G_TX_txgen_testgenio_mux0213(19),
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_370,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenio_data_reg(19)
    );
  BU2_U0_G_TX_txgen_testgenio_data_reg_18 : FDC
    port map (
      D => BU2_U0_G_TX_txgen_testgenio_mux0213(18),
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_370,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenio_data_reg(18)
    );
  BU2_U0_G_TX_txgen_testgenio_data_reg_17 : FDC
    port map (
      D => BU2_U0_G_TX_txgen_testgenio_mux0213(17),
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_370,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenio_data_reg(17)
    );
  BU2_U0_G_TX_txgen_testgenio_data_reg_16 : FDC
    port map (
      D => BU2_U0_G_TX_txgen_testgenio_mux0213(16),
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_370,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenio_data_reg(16)
    );
  BU2_U0_G_TX_txgen_testgenio_data_reg_15 : FDC
    port map (
      D => BU2_U0_G_TX_txgen_testgenio_mux0213(15),
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_370,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenio_data_reg(15)
    );
  BU2_U0_G_TX_txgen_testgenio_data_reg_14 : FDC
    port map (
      D => BU2_U0_G_TX_txgen_testgenio_mux0213(14),
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_370,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenio_data_reg(14)
    );
  BU2_U0_G_TX_txgen_testgenio_data_reg_13 : FDC
    port map (
      D => BU2_U0_G_TX_txgen_testgenio_mux0213(13),
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_370,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenio_data_reg(13)
    );
  BU2_U0_G_TX_txgen_testgenio_data_reg_12 : FDC
    port map (
      D => BU2_U0_G_TX_txgen_testgenio_mux0213(12),
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_370,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenio_data_reg(12)
    );
  BU2_U0_G_TX_txgen_testgenio_data_reg_11 : FDC
    port map (
      D => BU2_U0_G_TX_txgen_testgenio_mux0213(11),
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_370,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenio_data_reg(11)
    );
  BU2_U0_G_TX_txgen_testgenio_data_reg_10 : FDC
    port map (
      D => BU2_U0_G_TX_txgen_testgenio_mux0213(10),
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_370,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenio_data_reg(10)
    );
  BU2_U0_G_TX_txgen_testgenio_data_reg_9 : FDC
    port map (
      D => BU2_U0_G_TX_txgen_testgenio_mux0213(9),
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_1_368,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenio_data_reg(9)
    );
  BU2_U0_G_TX_txgen_testgenio_data_reg_8 : FDC
    port map (
      D => BU2_U0_G_TX_txgen_testgenio_mux0213(8),
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_1_368,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenio_data_reg(8)
    );
  BU2_U0_G_TX_txgen_testgenio_data_reg_7 : FDC
    port map (
      D => BU2_U0_G_TX_txgen_testgenio_mux0213(7),
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_1_368,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenio_data_reg(7)
    );
  BU2_U0_G_TX_txgen_testgenio_data_reg_6 : FDC
    port map (
      D => BU2_U0_G_TX_txgen_testgenio_mux0213(6),
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_370,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenio_data_reg(6)
    );
  BU2_U0_G_TX_txgen_testgenio_data_reg_5 : FDC
    port map (
      D => BU2_U0_G_TX_txgen_testgenio_mux0213(5),
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_370,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenio_data_reg(5)
    );
  BU2_U0_G_TX_txgen_testgenio_data_reg_4 : FDC
    port map (
      D => BU2_U0_G_TX_txgen_testgenio_mux0213(4),
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_370,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenio_data_reg(4)
    );
  BU2_U0_G_TX_txgen_testgenio_data_reg_3 : FDC
    port map (
      D => BU2_U0_G_TX_txgen_testgenio_mux0213(3),
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_370,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenio_data_reg(3)
    );
  BU2_U0_G_TX_txgen_testgenio_data_reg_2 : FDC
    port map (
      D => BU2_U0_G_TX_txgen_testgenio_mux0213(2),
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_370,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenio_data_reg(2)
    );
  BU2_U0_G_TX_txgen_testgenio_data_reg_1 : FDC
    port map (
      D => BU2_U0_G_TX_txgen_testgenio_mux0213(1),
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_370,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenio_data_reg(1)
    );
  BU2_U0_G_TX_txgen_testgenio_data_reg_0 : FDC
    port map (
      D => BU2_U0_G_TX_txgen_testgenio_mux0213(0),
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_370,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenio_data_reg(0)
    );
  BU2_U0_G_TX_txgen_testgenio_data_out_14 : FDC
    port map (
      D => BU2_U0_G_TX_txgen_testgenio_mux0208,
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_370,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenio_data_out(14)
    );
  BU2_U0_G_TX_txgen_testgenio_data_out_15 : FDC
    port map (
      D => BU2_U0_G_TX_txgen_testgenio_mux0210,
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_370,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenio_data_out(15)
    );
  BU2_U0_G_TX_txgen_testgenio_underrun_reg : FDC
    port map (
      D => BU2_U0_int_underrun,
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_1_368,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenio_underrun_reg_324
    );
  BU2_U0_G_TX_txgen_testgenio_data_out_12 : FDC
    port map (
      D => BU2_U0_G_TX_txgen_testgenio_mux0206,
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_370,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenio_data_out(12)
    );
  BU2_U0_G_TX_txgen_testgenio_first_tx_cycle : FDPE
    port map (
      D => BU2_U0_G_TX_txgen_testgenio_or0012_326,
      CE => BU2_U0_G_TX_txgen_testgenio_not0035,
      PRE => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_1_368,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenio_first_tx_cycle_325
    );
  BU2_U0_G_TX_txgen_testgenio_data_out_13 : FDC
    port map (
      D => BU2_U0_G_TX_txgen_testgenio_mux0207,
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_370,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenio_data_out(13)
    );
  BU2_U0_G_TX_txgen_testgenio_data_out_10 : FDC
    port map (
      D => BU2_U0_G_TX_txgen_testgenio_mux0203,
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_370,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenio_data_out(10)
    );
  BU2_U0_G_TX_txgen_testgenio_data_out_11 : FDC
    port map (
      D => BU2_U0_G_TX_txgen_testgenio_mux0204,
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_370,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenio_data_out(11)
    );
  BU2_U0_G_TX_txgen_testgenio_reg_d_a_6 : FDC
    port map (
      D => BU2_U0_G_TX_txgen_testgenio_and0008,
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_1_368,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenio_reg_d_a(6)
    );
  BU2_U0_G_TX_txgen_testgenio_ext_swap_reg : FDC
    port map (
      D => BU2_U0_G_TX_txgen_testgenio_ext_swap,
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_1_368,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenio_ext_swap_reg_327
    );
  BU2_U0_G_TX_txgen_testgenio_reg_d_a_7 : FDC
    port map (
      D => BU2_U0_G_TX_txgen_testgenio_and0009,
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_1_368,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenio_reg_d_a(7)
    );
  BU2_U0_G_TX_txgen_testgenio_reg_d_a_5 : FDC
    port map (
      D => BU2_U0_G_TX_txgen_testgenio_and0007,
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_1_368,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenio_reg_d_a(5)
    );
  BU2_U0_G_TX_txgen_testgenio_reg_d_a_4 : FDC
    port map (
      D => BU2_U0_G_TX_txgen_testgenio_and0006,
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_1_368,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenio_reg_d_a(4)
    );
  BU2_U0_G_TX_txgen_testgenio_reg_d_a_3 : FDC
    port map (
      D => BU2_U0_G_TX_txgen_testgenio_and0005,
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_1_368,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenio_reg_d_a(3)
    );
  BU2_U0_G_TX_txgen_testgenio_reg_d_a_2 : FDC
    port map (
      D => BU2_U0_G_TX_txgen_testgenio_and0004,
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_1_368,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenio_reg_d_a(2)
    );
  BU2_U0_G_TX_txgen_testgenio_data_avail_reg_7 : FDC
    port map (
      D => BU2_U0_int_tx_data_avail(7),
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_370,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenio_data_avail_reg(7)
    );
  BU2_U0_G_TX_txgen_testgenio_data_avail_reg_6 : FDC
    port map (
      D => BU2_U0_int_tx_data_avail(6),
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_370,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenio_data_avail_reg(6)
    );
  BU2_U0_G_TX_txgen_testgenio_data_avail_reg_5 : FDC
    port map (
      D => BU2_U0_int_tx_data_avail(5),
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_370,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenio_data_avail_reg(5)
    );
  BU2_U0_G_TX_txgen_testgenio_data_avail_reg_4 : FDC
    port map (
      D => BU2_U0_int_tx_data_avail(4),
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_370,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenio_data_avail_reg(4)
    );
  BU2_U0_G_TX_txgen_testgenio_data_avail_reg_3 : FDC
    port map (
      D => BU2_U0_int_tx_data_avail(3),
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_370,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenio_data_avail_reg(3)
    );
  BU2_U0_G_TX_txgen_testgenio_data_avail_reg_2 : FDC
    port map (
      D => BU2_U0_int_tx_data_avail(2),
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_370,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenio_data_avail_reg(2)
    );
  BU2_U0_G_TX_txgen_testgenio_data_avail_reg_1 : FDC
    port map (
      D => BU2_U0_int_tx_data_avail(1),
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_370,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenio_data_avail_reg(1)
    );
  BU2_U0_G_TX_txgen_testgenio_data_avail_reg_0 : FDC
    port map (
      D => BU2_U0_int_tx_data_avail(0),
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_370,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenio_data_avail_reg(0)
    );
  BU2_U0_G_TX_txgen_testgenio_reg_d_a_1 : FDC
    port map (
      D => BU2_U0_G_TX_txgen_testgenio_and0003,
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_1_368,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenio_reg_d_a(1)
    );
  BU2_U0_G_TX_txgen_testgenio_reg_d_a_0 : FDC
    port map (
      D => BU2_U0_G_TX_txgen_testgenio_and0002,
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_1_368,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenio_reg_d_a(0)
    );
  BU2_U0_G_TX_txgen_testgenio_data_out_9 : FDC
    port map (
      D => BU2_U0_G_TX_txgen_testgenio_mux0202,
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_370,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenio_data_out(9)
    );
  BU2_U0_G_TX_txgen_testgenio_int_data_avail_6 : FDC
    port map (
      D => BU2_U0_G_TX_txgen_testgenio_or0008,
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_1_368,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenio_int_data_avail(6)
    );
  BU2_U0_G_TX_txgen_testgenio_int_data_avail_7 : FDC
    port map (
      D => BU2_U0_G_TX_txgen_testgenio_or0009,
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_1_368,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenio_int_data_avail(7)
    );
  BU2_U0_G_TX_txgen_testgenio_data_out_8 : FDC
    port map (
      D => BU2_U0_G_TX_txgen_testgenio_mux0201,
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_370,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenio_data_out(8)
    );
  BU2_U0_G_TX_txgen_testgenio_data_out_7 : FDC
    port map (
      D => BU2_U0_G_TX_txgen_testgenio_mux0200,
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_370,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenio_data_out(7)
    );
  BU2_U0_G_TX_txgen_testgenio_int_start_lane : FDPE
    port map (
      D => BU2_U0_G_TX_txgen_testgenio_mux0199,
      CE => BU2_U0_G_TX_txgen_testgenio_not0034_329,
      PRE => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_1_368,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenio_int_start_lane_328
    );
  BU2_U0_G_TX_txgen_testgenio_int_data_avail_5 : FDC
    port map (
      D => BU2_U0_G_TX_txgen_testgenio_or0007,
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_1_368,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenio_int_data_avail(5)
    );
  BU2_U0_G_TX_txgen_testgenio_int_data_avail_4 : FDC
    port map (
      D => BU2_U0_G_TX_txgen_testgenio_or0006,
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_1_368,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenio_int_data_avail(4)
    );
  BU2_U0_G_TX_txgen_testgenio_data_out_6 : FDC
    port map (
      D => BU2_U0_G_TX_txgen_testgenio_mux0198,
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_370,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenio_data_out(6)
    );
  BU2_U0_G_TX_txgen_testgenio_int_data_avail_3 : FDC
    port map (
      D => BU2_U0_G_TX_txgen_testgenio_or0005,
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_1_368,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenio_int_data_avail(3)
    );
  BU2_U0_G_TX_txgen_testgenio_data_out_4 : FDC
    port map (
      D => BU2_U0_G_TX_txgen_testgenio_mux0196,
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_370,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenio_data_out(4)
    );
  BU2_U0_G_TX_txgen_testgenio_data_out_5 : FDC
    port map (
      D => BU2_U0_G_TX_txgen_testgenio_mux0197,
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_370,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenio_data_out(5)
    );
  BU2_U0_G_TX_txgen_testgenio_int_data_avail_2 : FDC
    port map (
      D => BU2_U0_G_TX_txgen_testgenio_or0004,
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_1_368,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenio_int_data_avail(2)
    );
  BU2_U0_G_TX_txgen_testgenio_int_data_avail_1 : FDC
    port map (
      D => BU2_U0_G_TX_txgen_testgenio_or0003,
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_1_368,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenio_int_data_avail(1)
    );
  BU2_U0_G_TX_txgen_testgenio_data_out_2 : FDC
    port map (
      D => BU2_U0_G_TX_txgen_testgenio_mux0194,
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_370,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenio_data_out(2)
    );
  BU2_U0_G_TX_txgen_testgenio_data_out_3 : FDC
    port map (
      D => BU2_U0_G_TX_txgen_testgenio_mux0195,
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_370,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenio_data_out(3)
    );
  BU2_U0_G_TX_txgen_testgenio_int_data_avail_0 : FDC
    port map (
      D => BU2_U0_G_TX_txgen_testgenio_or0002,
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_1_368,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenio_int_data_avail(0)
    );
  BU2_U0_G_TX_txgen_testgenio_toggle : FDCE
    port map (
      D => BU2_U0_G_TX_txgen_testgenio_not0033,
      CE => BU2_U0_G_TX_txgen_testgenio_stop,
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_1_368,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenio_toggle_330
    );
  BU2_U0_G_TX_txgen_testgenio_reg_last_bytes_2 : FDC
    port map (
      D => BU2_U0_G_TX_txgen_testgenio_last_bytes(2),
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_1_368,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenio_reg_last_bytes(2)
    );
  BU2_U0_G_TX_txgen_testgenio_reg_last_bytes_1 : FDC
    port map (
      D => BU2_U0_G_TX_txgen_testgenio_last_bytes(1),
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_1_368,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenio_reg_last_bytes(1)
    );
  BU2_U0_G_TX_txgen_testgenio_reg_last_bytes_0 : FDC
    port map (
      D => BU2_U0_G_TX_txgen_testgenio_last_bytes(0),
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_1_368,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenio_reg_last_bytes(0)
    );
  BU2_U0_G_TX_txgen_testgenio_state4_dly : FDC
    port map (
      D => BU2_U0_G_TX_txgen_testgenio_state4,
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_1_368,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenio_state4_dly_331
    );
  BU2_U0_G_TX_txgen_testgenio_data_out_1 : FDC
    port map (
      D => BU2_U0_G_TX_txgen_testgenio_mux0193,
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_370,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenio_data_out(1)
    );
  BU2_U0_G_TX_txgen_testgenio_data_out_0 : FDC
    port map (
      D => BU2_U0_G_TX_txgen_testgenio_mux0192,
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_370,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenio_data_out(0)
    );
  BU2_U0_G_TX_txgen_testgenio_start_ifg : FDC
    port map (
      D => BU2_U0_G_TX_txgen_testgenio_mux0191_333,
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_1_368,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenio_start_ifg_332
    );
  BU2_U0_G_TX_txgen_testgenio_min_pkt_len_past : FDC
    port map (
      D => BU2_U0_G_TX_txgen_testgenio_mux0190_335,
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_1_368,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenio_min_pkt_len_past_334
    );
  BU2_U0_G_TX_txgen_testgenio_byte_count_out_11 : FDCE
    port map (
      D => BU2_U0_G_TX_txgen_testgenio_mux0189(11),
      CE => BU2_U0_G_TX_txgen_testgenio_tx_valid,
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_370,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenio_byte_count_out(11)
    );
  BU2_U0_G_TX_txgen_testgenio_byte_count_out_10 : FDCE
    port map (
      D => BU2_U0_G_TX_txgen_testgenio_mux0189(10),
      CE => BU2_U0_G_TX_txgen_testgenio_tx_valid,
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_370,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenio_byte_count_out(10)
    );
  BU2_U0_G_TX_txgen_testgenio_byte_count_out_9 : FDCE
    port map (
      D => BU2_U0_G_TX_txgen_testgenio_mux0189(9),
      CE => BU2_U0_G_TX_txgen_testgenio_tx_valid,
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_370,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenio_byte_count_out(9)
    );
  BU2_U0_G_TX_txgen_testgenio_byte_count_out_8 : FDCE
    port map (
      D => BU2_U0_G_TX_txgen_testgenio_mux0189(8),
      CE => BU2_U0_G_TX_txgen_testgenio_tx_valid,
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_370,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenio_byte_count_out(8)
    );
  BU2_U0_G_TX_txgen_testgenio_byte_count_out_7 : FDCE
    port map (
      D => BU2_U0_G_TX_txgen_testgenio_mux0189(7),
      CE => BU2_U0_G_TX_txgen_testgenio_tx_valid,
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_370,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenio_byte_count_out(7)
    );
  BU2_U0_G_TX_txgen_testgenio_byte_count_out_6 : FDCE
    port map (
      D => BU2_U0_G_TX_txgen_testgenio_mux0189(6),
      CE => BU2_U0_G_TX_txgen_testgenio_tx_valid,
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_370,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenio_byte_count_out(6)
    );
  BU2_U0_G_TX_txgen_testgenio_byte_count_out_5 : FDCE
    port map (
      D => BU2_U0_G_TX_txgen_testgenio_mux0189(5),
      CE => BU2_U0_G_TX_txgen_testgenio_tx_valid,
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_370,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenio_byte_count_out(5)
    );
  BU2_U0_G_TX_txgen_testgenio_byte_count_out_4 : FDCE
    port map (
      D => BU2_U0_G_TX_txgen_testgenio_mux0189(4),
      CE => BU2_U0_G_TX_txgen_testgenio_tx_valid,
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_370,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenio_byte_count_out(4)
    );
  BU2_U0_G_TX_txgen_testgenio_byte_count_out_3 : FDCE
    port map (
      D => BU2_U0_G_TX_txgen_testgenio_mux0189(3),
      CE => BU2_U0_G_TX_txgen_testgenio_tx_valid,
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_370,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenio_byte_count_out(3)
    );
  BU2_U0_G_TX_txgen_testgenio_byte_count_out_2 : FDCE
    port map (
      D => BU2_U0_G_TX_txgen_testgenio_mux0189(2),
      CE => BU2_U0_G_TX_txgen_testgenio_tx_valid,
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_370,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenio_byte_count_out(2)
    );
  BU2_U0_G_TX_txgen_testgenio_byte_count_out_1 : FDCE
    port map (
      D => BU2_U0_G_TX_txgen_testgenio_mux0189(1),
      CE => BU2_U0_G_TX_txgen_testgenio_tx_valid,
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_370,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenio_byte_count_out(1)
    );
  BU2_U0_G_TX_txgen_testgenio_byte_count_out_0 : FDCE
    port map (
      D => BU2_U0_G_TX_txgen_testgenio_mux0189(0),
      CE => BU2_U0_G_TX_txgen_testgenio_tx_valid,
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_370,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenio_byte_count_out(0)
    );
  BU2_U0_G_TX_txgen_testgenio_reg_data_ack : FDC
    port map (
      D => BU2_U0_int_data_ack,
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_1_368,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenio_reg_data_ack_336
    );
  BU2_U0_G_TX_txgen_testgenio_min_pkt_len_reached : FDC
    port map (
      D => BU2_U0_G_TX_txgen_testgenio_mux0187,
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_1_368,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenio_min_pkt_len_reached_337
    );
  BU2_U0_G_TX_txgen_testgenio_byte_count_reg_13 : FDC
    port map (
      D => BU2_U0_G_TX_txgen_testgenio_mux0186(13),
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_370,
      C => tx_clk0,
      Q => tx_statistics_vector(18)
    );
  BU2_U0_G_TX_txgen_testgenio_byte_count_reg_12 : FDC
    port map (
      D => BU2_U0_G_TX_txgen_testgenio_mux0186(12),
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_370,
      C => tx_clk0,
      Q => tx_statistics_vector(17)
    );
  BU2_U0_G_TX_txgen_testgenio_byte_count_reg_11 : FDC
    port map (
      D => BU2_U0_G_TX_txgen_testgenio_mux0186(11),
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_370,
      C => tx_clk0,
      Q => tx_statistics_vector(16)
    );
  BU2_U0_G_TX_txgen_testgenio_byte_count_reg_10 : FDC
    port map (
      D => BU2_U0_G_TX_txgen_testgenio_mux0186(10),
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_370,
      C => tx_clk0,
      Q => tx_statistics_vector(15)
    );
  BU2_U0_G_TX_txgen_testgenio_byte_count_reg_9 : FDC
    port map (
      D => BU2_U0_G_TX_txgen_testgenio_mux0186(9),
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_370,
      C => tx_clk0,
      Q => tx_statistics_vector(14)
    );
  BU2_U0_G_TX_txgen_testgenio_byte_count_reg_8 : FDC
    port map (
      D => BU2_U0_G_TX_txgen_testgenio_mux0186(8),
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_370,
      C => tx_clk0,
      Q => tx_statistics_vector(13)
    );
  BU2_U0_G_TX_txgen_testgenio_byte_count_reg_7 : FDC
    port map (
      D => BU2_U0_G_TX_txgen_testgenio_mux0186(7),
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_370,
      C => tx_clk0,
      Q => tx_statistics_vector(12)
    );
  BU2_U0_G_TX_txgen_testgenio_byte_count_reg_6 : FDC
    port map (
      D => BU2_U0_G_TX_txgen_testgenio_mux0186(6),
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_370,
      C => tx_clk0,
      Q => tx_statistics_vector(11)
    );
  BU2_U0_G_TX_txgen_testgenio_byte_count_reg_5 : FDC
    port map (
      D => BU2_U0_G_TX_txgen_testgenio_mux0186(5),
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_370,
      C => tx_clk0,
      Q => tx_statistics_vector(10)
    );
  BU2_U0_G_TX_txgen_testgenio_byte_count_reg_4 : FDC
    port map (
      D => BU2_U0_G_TX_txgen_testgenio_mux0186(4),
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_370,
      C => tx_clk0,
      Q => tx_statistics_vector(9)
    );
  BU2_U0_G_TX_txgen_testgenio_byte_count_reg_3 : FDC
    port map (
      D => BU2_U0_G_TX_txgen_testgenio_mux0186(3),
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_370,
      C => tx_clk0,
      Q => tx_statistics_vector(8)
    );
  BU2_U0_G_TX_txgen_testgenio_byte_count_reg_2 : FDC
    port map (
      D => BU2_U0_G_TX_txgen_testgenio_mux0186(2),
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_370,
      C => tx_clk0,
      Q => tx_statistics_vector(7)
    );
  BU2_U0_G_TX_txgen_testgenio_byte_count_reg_1 : FDC
    port map (
      D => BU2_U0_G_TX_txgen_testgenio_mux0186(1),
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_370,
      C => tx_clk0,
      Q => tx_statistics_vector(6)
    );
  BU2_U0_G_TX_txgen_testgenio_byte_count_reg_0 : FDC
    port map (
      D => BU2_U0_G_TX_txgen_testgenio_mux0186(0),
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_370,
      C => tx_clk0,
      Q => tx_statistics_vector(5)
    );
  BU2_U0_G_TX_txgen_testgenio_load_max_count : FDP
    port map (
      D => BU2_U0_G_TX_txgen_testgenio_not0030,
      PRE => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_1_368,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenio_load_max_count_338
    );
  BU2_U0_G_TX_txgen_testgenio_no_ifg_delay : FDC
    port map (
      D => BU2_U0_G_TX_txgen_testgenio_or0000,
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_1_368,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenio_no_ifg_delay_339
    );
  BU2_U0_G_TX_txgen_testgenio_ifs_start : FDC
    port map (
      D => BU2_U0_G_TX_txgen_testgenio_or0001,
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_1_368,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenio_ifs_start_340
    );
  BU2_U0_G_TX_txgen_testgenio_data_out_58 : FDC
    port map (
      D => BU2_U0_G_TX_txgen_testgenio_mux0182,
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_370,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenio_data_out(58)
    );
  BU2_U0_G_TX_txgen_testgenio_data_out_63 : FDC
    port map (
      D => BU2_U0_G_TX_txgen_testgenio_mux0181,
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_370,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenio_data_out(63)
    );
  BU2_U0_G_TX_txgen_testgenio_data_out_59 : FDC
    port map (
      D => BU2_U0_G_TX_txgen_testgenio_mux0183,
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_370,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenio_data_out(59)
    );
  BU2_U0_G_TX_txgen_testgenio_data_out_57 : FDC
    port map (
      D => BU2_U0_G_TX_txgen_testgenio_mux0180,
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_370,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenio_data_out(57)
    );
  BU2_U0_G_TX_txgen_testgenio_data_out_62 : FDC
    port map (
      D => BU2_U0_G_TX_txgen_testgenio_mux0179,
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_370,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenio_data_out(62)
    );
  BU2_U0_G_TX_txgen_testgenio_data_out_56 : FDC
    port map (
      D => BU2_U0_G_TX_txgen_testgenio_mux0178,
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_370,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenio_data_out(56)
    );
  BU2_U0_G_TX_txgen_testgenio_data_out_61 : FDC
    port map (
      D => BU2_U0_G_TX_txgen_testgenio_mux0177,
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_370,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenio_data_out(61)
    );
  BU2_U0_G_TX_txgen_testgenio_data_out_60 : FDC
    port map (
      D => BU2_U0_G_TX_txgen_testgenio_mux0176,
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_370,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenio_data_out(60)
    );
  BU2_U0_G_TX_txgen_testgenio_data_out_49 : FDC
    port map (
      D => BU2_U0_G_TX_txgen_testgenio_mux0174,
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_370,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenio_data_out(49)
    );
  BU2_U0_G_TX_txgen_testgenio_data_out_54 : FDC
    port map (
      D => BU2_U0_G_TX_txgen_testgenio_mux0173,
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_370,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenio_data_out(54)
    );
  BU2_U0_G_TX_txgen_testgenio_data_out_55 : FDC
    port map (
      D => BU2_U0_G_TX_txgen_testgenio_mux0175,
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_370,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenio_data_out(55)
    );
  BU2_U0_G_TX_txgen_testgenio_start_reg : FDCE
    port map (
      D => BU2_U0_G_TX_txgen_testgenio_mux0172,
      CE => BU2_U0_G_TX_txgen_testgenio_not0026,
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_1_368,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenio_start_reg_341
    );
  BU2_U0_G_TX_txgen_testgenio_data_out_48 : FDC
    port map (
      D => BU2_U0_G_TX_txgen_testgenio_mux0171,
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_370,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenio_data_out(48)
    );
  BU2_U0_G_TX_txgen_testgenio_reg_tx_valid : FDC
    port map (
      D => BU2_U0_G_TX_txgen_testgenio_tx_valid,
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_1_368,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenio_reg_tx_valid_342
    );
  BU2_U0_G_TX_txgen_testgenio_data_out_52 : FDC
    port map (
      D => BU2_U0_G_TX_txgen_testgenio_mux0169,
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_370,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenio_data_out(52)
    );
  BU2_U0_G_TX_txgen_testgenio_data_out_53 : FDC
    port map (
      D => BU2_U0_G_TX_txgen_testgenio_mux0170,
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_370,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenio_data_out(53)
    );
  BU2_U0_G_TX_txgen_testgenio_data_out_47 : FDC
    port map (
      D => BU2_U0_G_TX_txgen_testgenio_mux0168,
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_370,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenio_data_out(47)
    );
  BU2_U0_G_TX_txgen_testgenio_data_out_51 : FDC
    port map (
      D => BU2_U0_G_TX_txgen_testgenio_mux0167,
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_370,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenio_data_out(51)
    );
  BU2_U0_G_TX_txgen_testgenio_tx_error : FDCE
    port map (
      D => BU2_U0_G_FLOWCONTROL_flwctrl_mux0000,
      CE => BU2_U0_G_TX_txgen_testgenio_not0025,
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_1_368,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenio_tx_error_343
    );
  BU2_U0_G_TX_txgen_testgenio_data_out_50 : FDC
    port map (
      D => BU2_U0_G_TX_txgen_testgenio_mux0164,
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_370,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenio_data_out(50)
    );
  BU2_U0_G_TX_txgen_testgenio_data_out_46 : FDC
    port map (
      D => BU2_U0_G_TX_txgen_testgenio_mux0166,
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_370,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenio_data_out(46)
    );
  BU2_U0_G_TX_txgen_testgenio_data_out_44 : FDC
    port map (
      D => BU2_U0_G_TX_txgen_testgenio_mux0162,
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_370,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenio_data_out(44)
    );
  BU2_U0_G_TX_txgen_testgenio_data_out_45 : FDC
    port map (
      D => BU2_U0_G_TX_txgen_testgenio_mux0163,
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_370,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenio_data_out(45)
    );
  BU2_U0_G_TX_txgen_testgenio_int_underrun : FDCE
    port map (
      D => BU2_U0_G_TX_txgen_testgenio_mux0160,
      CE => BU2_U0_G_TX_txgen_testgenio_not0024,
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_1_368,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenio_int_underrun_344
    );
  BU2_U0_G_TX_txgen_testgenio_data_out_39 : FDC
    port map (
      D => BU2_U0_G_TX_txgen_testgenio_mux0161,
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_370,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenio_data_out(39)
    );
  BU2_U0_G_TX_txgen_testgenio_data_out_43 : FDC
    port map (
      D => BU2_U0_G_TX_txgen_testgenio_mux0158,
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_370,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenio_data_out(43)
    );
  BU2_U0_G_TX_txgen_testgenio_data_out_38 : FDC
    port map (
      D => BU2_U0_G_TX_txgen_testgenio_mux0157,
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_370,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenio_data_out(38)
    );
  BU2_U0_G_TX_txgen_testgenio_data_out_42 : FDC
    port map (
      D => BU2_U0_G_TX_txgen_testgenio_mux0156,
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_370,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenio_data_out(42)
    );
  BU2_U0_G_TX_txgen_testgenio_data_out_37 : FDC
    port map (
      D => BU2_U0_G_TX_txgen_testgenio_mux0155,
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_370,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenio_data_out(37)
    );
  BU2_U0_G_TX_txgen_testgenio_data_out_41 : FDC
    port map (
      D => BU2_U0_G_TX_txgen_testgenio_mux0153,
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_370,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenio_data_out(41)
    );
  BU2_U0_G_TX_txgen_testgenio_data_out_36 : FDC
    port map (
      D => BU2_U0_G_TX_txgen_testgenio_mux0152,
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_370,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenio_data_out(36)
    );
  BU2_U0_G_TX_txgen_testgenio_dic_1 : FDCE
    port map (
      D => BU2_U0_G_TX_txgen_testgenio_mux0154(0),
      CE => BU2_U0_G_TX_txgen_testgenio_not0021,
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_1_368,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenio_dic(1)
    );
  BU2_U0_G_TX_txgen_testgenio_dic_0 : FDCE
    port map (
      D => BU2_U0_G_TX_txgen_testgenio_mux0154(1),
      CE => BU2_U0_G_TX_txgen_testgenio_not0021,
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_1_368,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenio_dic(0)
    );
  BU2_U0_G_TX_txgen_testgenio_data_out_40 : FDC
    port map (
      D => BU2_U0_G_TX_txgen_testgenio_mux0151,
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_370,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenio_data_out(40)
    );
  BU2_U0_G_TX_txgen_testgenio_data_out_35 : FDC
    port map (
      D => BU2_U0_G_TX_txgen_testgenio_mux0150,
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_370,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenio_data_out(35)
    );
  BU2_U0_G_TX_txgen_testgenio_data_out_29 : FDC
    port map (
      D => BU2_U0_G_TX_txgen_testgenio_mux0147,
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_370,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenio_data_out(29)
    );
  BU2_U0_G_TX_txgen_testgenio_last_d_a_7 : FDC
    port map (
      D => BU2_U0_G_TX_txgen_testgenio_mux0146_345,
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_1_368,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenio_last_d_a(7)
    );
  BU2_U0_G_TX_txgen_testgenio_data_out_34 : FDC
    port map (
      D => BU2_U0_G_TX_txgen_testgenio_mux0148,
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_370,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenio_data_out(34)
    );
  BU2_U0_G_TX_txgen_testgenio_reg_max : FDC
    port map (
      D => BU2_U0_G_TX_txgen_testgenio_and0000,
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_1_368,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgenio_reg_max_346
    );
  BU2_U0_G_TX_txgen_testgentx_Mmux_byte6_f5_6 : MUXF5
    port map (
      I0 => BU2_U0_G_TX_txgen_testgentx_N151234,
      I1 => BU2_U0_G_TX_txgen_testgentx_N141234,
      S => BU2_U0_G_TX_txgen_testgentx_enablepreamble_4_Q,
      O => BU2_U0_G_TX_txgen_testgentx_byte6(7)
    );
  BU2_U0_G_TX_txgen_testgentx_preserve_preamble73 : LUT4
    generic map(
      INIT => X"E040"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgentx_mux0124,
      I1 => BU2_U0_G_TX_txgen_testgentx_data_reg(55),
      I2 => BU2_U0_G_TX_txgen_preamble_en_reg_357,
      I3 => BU2_U0_G_TX_txgen_testgentx_data_reg(23),
      O => BU2_U0_G_TX_txgen_testgentx_N141234
    );
  BU2_U0_G_TX_txgen_testgentx_Mmux_byte6_f5_5 : MUXF5
    port map (
      I0 => BU2_U0_G_TX_txgen_testgentx_N131234,
      I1 => BU2_U0_G_TX_txgen_testgentx_N121234,
      S => BU2_U0_G_TX_txgen_testgentx_enablepreamble_4_Q,
      O => BU2_U0_G_TX_txgen_testgentx_byte6(6)
    );
  BU2_U0_G_TX_txgen_testgentx_preserve_preamble63 : LUT4
    generic map(
      INIT => X"EF4F"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgentx_mux0124,
      I1 => BU2_U0_G_TX_txgen_testgentx_data_reg(54),
      I2 => BU2_U0_G_TX_txgen_preamble_en_reg_357,
      I3 => BU2_U0_G_TX_txgen_testgentx_data_reg(22),
      O => BU2_U0_G_TX_txgen_testgentx_N121234
    );
  BU2_U0_G_TX_txgen_testgentx_Mmux_byte6_f5_4 : MUXF5
    port map (
      I0 => BU2_U0_G_TX_txgen_testgentx_N1111234,
      I1 => BU2_U0_G_TX_txgen_testgentx_N101234,
      S => BU2_U0_G_TX_txgen_testgentx_enablepreamble_4_Q,
      O => BU2_U0_G_TX_txgen_testgentx_byte6(5)
    );
  BU2_U0_G_TX_txgen_testgentx_preserve_preamble53 : LUT4
    generic map(
      INIT => X"E040"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgentx_mux0124,
      I1 => BU2_U0_G_TX_txgen_testgentx_data_reg(53),
      I2 => BU2_U0_G_TX_txgen_preamble_en_reg_357,
      I3 => BU2_U0_G_TX_txgen_testgentx_data_reg(21),
      O => BU2_U0_G_TX_txgen_testgentx_N101234
    );
  BU2_U0_G_TX_txgen_testgentx_Mmux_byte6_f5_3 : MUXF5
    port map (
      I0 => BU2_U0_G_TX_txgen_testgentx_N91234,
      I1 => BU2_U0_G_TX_txgen_testgentx_N81234,
      S => BU2_U0_G_TX_txgen_testgentx_enablepreamble_4_Q,
      O => BU2_U0_G_TX_txgen_testgentx_byte6(4)
    );
  BU2_U0_G_TX_txgen_testgentx_preserve_preamble43 : LUT4
    generic map(
      INIT => X"EF4F"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgentx_mux0124,
      I1 => BU2_U0_G_TX_txgen_testgentx_data_reg(52),
      I2 => BU2_U0_G_TX_txgen_preamble_en_reg_357,
      I3 => BU2_U0_G_TX_txgen_testgentx_data_reg(20),
      O => BU2_U0_G_TX_txgen_testgentx_N81234
    );
  BU2_U0_G_TX_txgen_testgentx_Mmux_byte6_f5_2 : MUXF5
    port map (
      I0 => BU2_U0_G_TX_txgen_testgentx_N71234,
      I1 => BU2_U0_G_TX_txgen_testgentx_N61234,
      S => BU2_U0_G_TX_txgen_testgentx_enablepreamble_4_Q,
      O => BU2_U0_G_TX_txgen_testgentx_byte6(3)
    );
  BU2_U0_G_TX_txgen_testgentx_preserve_preamble33 : LUT4
    generic map(
      INIT => X"E040"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgentx_mux0124,
      I1 => BU2_U0_G_TX_txgen_testgentx_data_reg(51),
      I2 => BU2_U0_G_TX_txgen_preamble_en_reg_357,
      I3 => BU2_U0_G_TX_txgen_testgentx_data_reg(19),
      O => BU2_U0_G_TX_txgen_testgentx_N61234
    );
  BU2_U0_G_TX_txgen_testgentx_Mmux_byte6_f5_1 : MUXF5
    port map (
      I0 => BU2_U0_G_TX_txgen_testgentx_N51234,
      I1 => BU2_U0_G_TX_txgen_testgentx_N41234,
      S => BU2_U0_G_TX_txgen_testgentx_enablepreamble_4_Q,
      O => BU2_U0_G_TX_txgen_testgentx_byte6(2)
    );
  BU2_U0_G_TX_txgen_testgentx_preserve_preamble23 : LUT4
    generic map(
      INIT => X"EF4F"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgentx_mux0124,
      I1 => BU2_U0_G_TX_txgen_testgentx_data_reg(50),
      I2 => BU2_U0_G_TX_txgen_preamble_en_reg_357,
      I3 => BU2_U0_G_TX_txgen_testgentx_data_reg(18),
      O => BU2_U0_G_TX_txgen_testgentx_N41234
    );
  BU2_U0_G_TX_txgen_testgentx_Mmux_byte6_f5_0 : MUXF5
    port map (
      I0 => BU2_U0_G_TX_txgen_testgentx_N31234,
      I1 => BU2_U0_G_TX_txgen_testgentx_N21234,
      S => BU2_U0_G_TX_txgen_testgentx_enablepreamble_4_Q,
      O => BU2_U0_G_TX_txgen_testgentx_byte6(1)
    );
  BU2_U0_G_TX_txgen_testgentx_preserve_preamble13 : LUT4
    generic map(
      INIT => X"E040"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgentx_mux0124,
      I1 => BU2_U0_G_TX_txgen_testgentx_data_reg(49),
      I2 => BU2_U0_G_TX_txgen_preamble_en_reg_357,
      I3 => BU2_U0_G_TX_txgen_testgentx_data_reg(17),
      O => BU2_U0_G_TX_txgen_testgentx_N21234
    );
  BU2_U0_G_TX_txgen_testgentx_Mmux_byte6_f5 : MUXF5
    port map (
      I0 => BU2_U0_G_TX_txgen_testgentx_N1112345,
      I1 => BU2_U0_G_TX_txgen_testgentx_N01234,
      S => BU2_U0_G_TX_txgen_testgentx_enablepreamble_4_Q,
      O => BU2_U0_G_TX_txgen_testgentx_byte6(0)
    );
  BU2_U0_G_TX_txgen_testgentx_preserve_preamble10 : LUT4
    generic map(
      INIT => X"EF4F"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgentx_mux0124,
      I1 => BU2_U0_G_TX_txgen_testgentx_data_reg(48),
      I2 => BU2_U0_G_TX_txgen_preamble_en_reg_357,
      I3 => BU2_U0_G_TX_txgen_testgentx_data_reg(16),
      O => BU2_U0_G_TX_txgen_testgentx_N01234
    );
  BU2_U0_G_TX_txgen_testgentx_Mmux_byte5_f5_6 : MUXF5
    port map (
      I0 => BU2_U0_G_TX_txgen_testgentx_N15123,
      I1 => BU2_U0_G_TX_txgen_testgentx_N14123,
      S => BU2_U0_G_TX_txgen_testgentx_enablepreamble_4_Q,
      O => BU2_U0_G_TX_txgen_testgentx_byte5(7)
    );
  BU2_U0_G_TX_txgen_testgentx_preserve_preamble72 : LUT4
    generic map(
      INIT => X"E040"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgentx_mux0123,
      I1 => BU2_U0_G_TX_txgen_testgentx_data_reg(47),
      I2 => BU2_U0_G_TX_txgen_preamble_en_reg_357,
      I3 => BU2_U0_G_TX_txgen_testgentx_data_reg(15),
      O => BU2_U0_G_TX_txgen_testgentx_N14123
    );
  BU2_U0_G_TX_txgen_testgentx_Mmux_byte5_f5_5 : MUXF5
    port map (
      I0 => BU2_U0_G_TX_txgen_testgentx_N13123,
      I1 => BU2_U0_G_TX_txgen_testgentx_N12123,
      S => BU2_U0_G_TX_txgen_testgentx_enablepreamble_4_Q,
      O => BU2_U0_G_TX_txgen_testgentx_byte5(6)
    );
  BU2_U0_G_TX_txgen_testgentx_preserve_preamble62 : LUT4
    generic map(
      INIT => X"EF4F"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgentx_mux0123,
      I1 => BU2_U0_G_TX_txgen_testgentx_data_reg(46),
      I2 => BU2_U0_G_TX_txgen_preamble_en_reg_357,
      I3 => BU2_U0_G_TX_txgen_testgentx_data_reg(14),
      O => BU2_U0_G_TX_txgen_testgentx_N12123
    );
  BU2_U0_G_TX_txgen_testgentx_Mmux_byte5_f5_4 : MUXF5
    port map (
      I0 => BU2_U0_G_TX_txgen_testgentx_N111123,
      I1 => BU2_U0_G_TX_txgen_testgentx_N10123,
      S => BU2_U0_G_TX_txgen_testgentx_enablepreamble_4_Q,
      O => BU2_U0_G_TX_txgen_testgentx_byte5(5)
    );
  BU2_U0_G_TX_txgen_testgentx_preserve_preamble52 : LUT4
    generic map(
      INIT => X"E040"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgentx_mux0123,
      I1 => BU2_U0_G_TX_txgen_testgentx_data_reg(45),
      I2 => BU2_U0_G_TX_txgen_preamble_en_reg_357,
      I3 => BU2_U0_G_TX_txgen_testgentx_data_reg(13),
      O => BU2_U0_G_TX_txgen_testgentx_N10123
    );
  BU2_U0_G_TX_txgen_testgentx_Mmux_byte5_f5_3 : MUXF5
    port map (
      I0 => BU2_U0_G_TX_txgen_testgentx_N9123,
      I1 => BU2_U0_G_TX_txgen_testgentx_N8123,
      S => BU2_U0_G_TX_txgen_testgentx_enablepreamble_4_Q,
      O => BU2_U0_G_TX_txgen_testgentx_byte5(4)
    );
  BU2_U0_G_TX_txgen_testgentx_preserve_preamble42 : LUT4
    generic map(
      INIT => X"EF4F"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgentx_mux0123,
      I1 => BU2_U0_G_TX_txgen_testgentx_data_reg(44),
      I2 => BU2_U0_G_TX_txgen_preamble_en_reg_357,
      I3 => BU2_U0_G_TX_txgen_testgentx_data_reg(12),
      O => BU2_U0_G_TX_txgen_testgentx_N8123
    );
  BU2_U0_G_TX_txgen_testgentx_Mmux_byte5_f5_2 : MUXF5
    port map (
      I0 => BU2_U0_G_TX_txgen_testgentx_N7123,
      I1 => BU2_U0_G_TX_txgen_testgentx_N6123,
      S => BU2_U0_G_TX_txgen_testgentx_enablepreamble_4_Q,
      O => BU2_U0_G_TX_txgen_testgentx_byte5(3)
    );
  BU2_U0_G_TX_txgen_testgentx_preserve_preamble32 : LUT4
    generic map(
      INIT => X"E040"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgentx_mux0123,
      I1 => BU2_U0_G_TX_txgen_testgentx_data_reg(43),
      I2 => BU2_U0_G_TX_txgen_preamble_en_reg_357,
      I3 => BU2_U0_G_TX_txgen_testgentx_data_reg(11),
      O => BU2_U0_G_TX_txgen_testgentx_N6123
    );
  BU2_U0_G_TX_txgen_testgentx_Mmux_byte5_f5_1 : MUXF5
    port map (
      I0 => BU2_U0_G_TX_txgen_testgentx_N5123,
      I1 => BU2_U0_G_TX_txgen_testgentx_N4123,
      S => BU2_U0_G_TX_txgen_testgentx_enablepreamble_4_Q,
      O => BU2_U0_G_TX_txgen_testgentx_byte5(2)
    );
  BU2_U0_G_TX_txgen_testgentx_preserve_preamble22 : LUT4
    generic map(
      INIT => X"EF4F"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgentx_mux0123,
      I1 => BU2_U0_G_TX_txgen_testgentx_data_reg(42),
      I2 => BU2_U0_G_TX_txgen_preamble_en_reg_357,
      I3 => BU2_U0_G_TX_txgen_testgentx_data_reg(10),
      O => BU2_U0_G_TX_txgen_testgentx_N4123
    );
  BU2_U0_G_TX_txgen_testgentx_Mmux_byte5_f5_0 : MUXF5
    port map (
      I0 => BU2_U0_G_TX_txgen_testgentx_N3123,
      I1 => BU2_U0_G_TX_txgen_testgentx_N2123,
      S => BU2_U0_G_TX_txgen_testgentx_enablepreamble_4_Q,
      O => BU2_U0_G_TX_txgen_testgentx_byte5(1)
    );
  BU2_U0_G_TX_txgen_testgentx_preserve_preamble12 : LUT4
    generic map(
      INIT => X"E040"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgentx_mux0123,
      I1 => BU2_U0_G_TX_txgen_testgentx_data_reg(41),
      I2 => BU2_U0_G_TX_txgen_preamble_en_reg_357,
      I3 => BU2_U0_G_TX_txgen_testgentx_data_reg(9),
      O => BU2_U0_G_TX_txgen_testgentx_N2123
    );
  BU2_U0_G_TX_txgen_testgentx_Mmux_byte5_f5 : MUXF5
    port map (
      I0 => BU2_U0_G_TX_txgen_testgentx_N111234,
      I1 => BU2_U0_G_TX_txgen_testgentx_N0123,
      S => BU2_U0_G_TX_txgen_testgentx_enablepreamble_4_Q,
      O => BU2_U0_G_TX_txgen_testgentx_byte5(0)
    );
  BU2_U0_G_TX_txgen_testgentx_preserve_preamble9 : LUT4
    generic map(
      INIT => X"EF4F"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgentx_mux0123,
      I1 => BU2_U0_G_TX_txgen_testgentx_data_reg(40),
      I2 => BU2_U0_G_TX_txgen_preamble_en_reg_357,
      I3 => BU2_U0_G_TX_txgen_testgentx_data_reg(8),
      O => BU2_U0_G_TX_txgen_testgentx_N0123
    );
  BU2_U0_G_TX_txgen_testgentx_Mmux_byte2_f5_6 : MUXF5
    port map (
      I0 => BU2_U0_G_TX_txgen_testgentx_N1512,
      I1 => BU2_U0_G_TX_txgen_testgentx_N1412,
      S => BU2_U0_G_TX_txgen_testgentx_enablepreamble_0_Q,
      O => BU2_U0_G_TX_txgen_testgentx_byte2(7)
    );
  BU2_U0_G_TX_txgen_testgentx_preserve_preamble71 : LUT4
    generic map(
      INIT => X"E040"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgentx_mux0121,
      I1 => BU2_U0_G_TX_txgen_testgentx_data_reg(23),
      I2 => BU2_U0_G_TX_txgen_preamble_en_reg_357,
      I3 => BU2_U0_G_TX_txgen_testgentx_data_reg_reg(55),
      O => BU2_U0_G_TX_txgen_testgentx_N1412
    );
  BU2_U0_G_TX_txgen_testgentx_Mmux_byte2_f5_5 : MUXF5
    port map (
      I0 => BU2_U0_G_TX_txgen_testgentx_N1312,
      I1 => BU2_U0_G_TX_txgen_testgentx_N1212,
      S => BU2_U0_G_TX_txgen_testgentx_enablepreamble_0_Q,
      O => BU2_U0_G_TX_txgen_testgentx_byte2(6)
    );
  BU2_U0_G_TX_txgen_testgentx_preserve_preamble61 : LUT4
    generic map(
      INIT => X"EF4F"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgentx_mux0121,
      I1 => BU2_U0_G_TX_txgen_testgentx_data_reg(22),
      I2 => BU2_U0_G_TX_txgen_preamble_en_reg_357,
      I3 => BU2_U0_G_TX_txgen_testgentx_data_reg_reg(54),
      O => BU2_U0_G_TX_txgen_testgentx_N1212
    );
  BU2_U0_G_TX_txgen_testgentx_Mmux_byte2_f5_4 : MUXF5
    port map (
      I0 => BU2_U0_G_TX_txgen_testgentx_N11112,
      I1 => BU2_U0_G_TX_txgen_testgentx_N1012,
      S => BU2_U0_G_TX_txgen_testgentx_enablepreamble_0_Q,
      O => BU2_U0_G_TX_txgen_testgentx_byte2(5)
    );
  BU2_U0_G_TX_txgen_testgentx_preserve_preamble51 : LUT4
    generic map(
      INIT => X"E040"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgentx_mux0121,
      I1 => BU2_U0_G_TX_txgen_testgentx_data_reg(21),
      I2 => BU2_U0_G_TX_txgen_preamble_en_reg_357,
      I3 => BU2_U0_G_TX_txgen_testgentx_data_reg_reg(53),
      O => BU2_U0_G_TX_txgen_testgentx_N1012
    );
  BU2_U0_G_TX_txgen_testgentx_Mmux_byte2_f5_3 : MUXF5
    port map (
      I0 => BU2_U0_G_TX_txgen_testgentx_N912,
      I1 => BU2_U0_G_TX_txgen_testgentx_N812,
      S => BU2_U0_G_TX_txgen_testgentx_enablepreamble_0_Q,
      O => BU2_U0_G_TX_txgen_testgentx_byte2(4)
    );
  BU2_U0_G_TX_txgen_testgentx_preserve_preamble41 : LUT4
    generic map(
      INIT => X"EF4F"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgentx_mux0121,
      I1 => BU2_U0_G_TX_txgen_testgentx_data_reg(20),
      I2 => BU2_U0_G_TX_txgen_preamble_en_reg_357,
      I3 => BU2_U0_G_TX_txgen_testgentx_data_reg_reg(52),
      O => BU2_U0_G_TX_txgen_testgentx_N812
    );
  BU2_U0_G_TX_txgen_testgentx_Mmux_byte2_f5_2 : MUXF5
    port map (
      I0 => BU2_U0_G_TX_txgen_testgentx_N712,
      I1 => BU2_U0_G_TX_txgen_testgentx_N612,
      S => BU2_U0_G_TX_txgen_testgentx_enablepreamble_0_Q,
      O => BU2_U0_G_TX_txgen_testgentx_byte2(3)
    );
  BU2_U0_G_TX_txgen_testgentx_preserve_preamble31 : LUT4
    generic map(
      INIT => X"E040"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgentx_mux0121,
      I1 => BU2_U0_G_TX_txgen_testgentx_data_reg(19),
      I2 => BU2_U0_G_TX_txgen_preamble_en_reg_357,
      I3 => BU2_U0_G_TX_txgen_testgentx_data_reg_reg(51),
      O => BU2_U0_G_TX_txgen_testgentx_N612
    );
  BU2_U0_G_TX_txgen_testgentx_Mmux_byte2_f5_1 : MUXF5
    port map (
      I0 => BU2_U0_G_TX_txgen_testgentx_N512,
      I1 => BU2_U0_G_TX_txgen_testgentx_N412,
      S => BU2_U0_G_TX_txgen_testgentx_enablepreamble_0_Q,
      O => BU2_U0_G_TX_txgen_testgentx_byte2(2)
    );
  BU2_U0_G_TX_txgen_testgentx_preserve_preamble21 : LUT4
    generic map(
      INIT => X"EF4F"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgentx_mux0121,
      I1 => BU2_U0_G_TX_txgen_testgentx_data_reg(18),
      I2 => BU2_U0_G_TX_txgen_preamble_en_reg_357,
      I3 => BU2_U0_G_TX_txgen_testgentx_data_reg_reg(50),
      O => BU2_U0_G_TX_txgen_testgentx_N412
    );
  BU2_U0_G_TX_txgen_testgentx_Mmux_byte2_f5_0 : MUXF5
    port map (
      I0 => BU2_U0_G_TX_txgen_testgentx_N312,
      I1 => BU2_U0_G_TX_txgen_testgentx_N212,
      S => BU2_U0_G_TX_txgen_testgentx_enablepreamble_0_Q,
      O => BU2_U0_G_TX_txgen_testgentx_byte2(1)
    );
  BU2_U0_G_TX_txgen_testgentx_preserve_preamble11 : LUT4
    generic map(
      INIT => X"E040"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgentx_mux0121,
      I1 => BU2_U0_G_TX_txgen_testgentx_data_reg(17),
      I2 => BU2_U0_G_TX_txgen_preamble_en_reg_357,
      I3 => BU2_U0_G_TX_txgen_testgentx_data_reg_reg(49),
      O => BU2_U0_G_TX_txgen_testgentx_N212
    );
  BU2_U0_G_TX_txgen_testgentx_Mmux_byte2_f5 : MUXF5
    port map (
      I0 => BU2_U0_G_TX_txgen_testgentx_N11123,
      I1 => BU2_U0_G_TX_txgen_testgentx_N012,
      S => BU2_U0_G_TX_txgen_testgentx_enablepreamble_0_Q,
      O => BU2_U0_G_TX_txgen_testgentx_byte2(0)
    );
  BU2_U0_G_TX_txgen_testgentx_preserve_preamble8 : LUT4
    generic map(
      INIT => X"EF4F"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgentx_mux0121,
      I1 => BU2_U0_G_TX_txgen_testgentx_data_reg(16),
      I2 => BU2_U0_G_TX_txgen_preamble_en_reg_357,
      I3 => BU2_U0_G_TX_txgen_testgentx_data_reg_reg(48),
      O => BU2_U0_G_TX_txgen_testgentx_N012
    );
  BU2_U0_G_TX_txgen_testgentx_Mmux_byte1_f5_6 : MUXF5
    port map (
      I0 => BU2_U0_G_TX_txgen_testgentx_N151,
      I1 => BU2_U0_G_TX_txgen_testgentx_N141,
      S => BU2_U0_G_TX_txgen_testgentx_enablepreamble_0_Q,
      O => BU2_U0_G_TX_txgen_testgentx_byte1(7)
    );
  BU2_U0_G_TX_txgen_testgentx_preserve_preamble7 : LUT4
    generic map(
      INIT => X"E040"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgentx_mux0120,
      I1 => BU2_U0_G_TX_txgen_testgentx_data_reg(15),
      I2 => BU2_U0_G_TX_txgen_preamble_en_reg_357,
      I3 => BU2_U0_G_TX_txgen_testgentx_data_reg_reg(47),
      O => BU2_U0_G_TX_txgen_testgentx_N141
    );
  BU2_U0_G_TX_txgen_testgentx_Mmux_byte1_f5_5 : MUXF5
    port map (
      I0 => BU2_U0_G_TX_txgen_testgentx_N131,
      I1 => BU2_U0_G_TX_txgen_testgentx_N121,
      S => BU2_U0_G_TX_txgen_testgentx_enablepreamble_0_Q,
      O => BU2_U0_G_TX_txgen_testgentx_byte1(6)
    );
  BU2_U0_G_TX_txgen_testgentx_preserve_preamble6 : LUT4
    generic map(
      INIT => X"EF4F"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgentx_mux0120,
      I1 => BU2_U0_G_TX_txgen_testgentx_data_reg(14),
      I2 => BU2_U0_G_TX_txgen_preamble_en_reg_357,
      I3 => BU2_U0_G_TX_txgen_testgentx_data_reg_reg(46),
      O => BU2_U0_G_TX_txgen_testgentx_N121
    );
  BU2_U0_G_TX_txgen_testgentx_Mmux_byte1_f5_4 : MUXF5
    port map (
      I0 => BU2_U0_G_TX_txgen_testgentx_N1111,
      I1 => BU2_U0_G_TX_txgen_testgentx_N101,
      S => BU2_U0_G_TX_txgen_testgentx_enablepreamble_0_Q,
      O => BU2_U0_G_TX_txgen_testgentx_byte1(5)
    );
  BU2_U0_G_TX_txgen_testgentx_preserve_preamble5 : LUT4
    generic map(
      INIT => X"E040"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgentx_mux0120,
      I1 => BU2_U0_G_TX_txgen_testgentx_data_reg(13),
      I2 => BU2_U0_G_TX_txgen_preamble_en_reg_357,
      I3 => BU2_U0_G_TX_txgen_testgentx_data_reg_reg(45),
      O => BU2_U0_G_TX_txgen_testgentx_N101
    );
  BU2_U0_G_TX_txgen_testgentx_Mmux_byte1_f5_3 : MUXF5
    port map (
      I0 => BU2_U0_G_TX_txgen_testgentx_N91,
      I1 => BU2_U0_G_TX_txgen_testgentx_N81,
      S => BU2_U0_G_TX_txgen_testgentx_enablepreamble_0_Q,
      O => BU2_U0_G_TX_txgen_testgentx_byte1(4)
    );
  BU2_U0_G_TX_txgen_testgentx_preserve_preamble4 : LUT4
    generic map(
      INIT => X"EF4F"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgentx_mux0120,
      I1 => BU2_U0_G_TX_txgen_testgentx_data_reg(12),
      I2 => BU2_U0_G_TX_txgen_preamble_en_reg_357,
      I3 => BU2_U0_G_TX_txgen_testgentx_data_reg_reg(44),
      O => BU2_U0_G_TX_txgen_testgentx_N81
    );
  BU2_U0_G_TX_txgen_testgentx_Mmux_byte1_f5_2 : MUXF5
    port map (
      I0 => BU2_U0_G_TX_txgen_testgentx_N71,
      I1 => BU2_U0_G_TX_txgen_testgentx_N61,
      S => BU2_U0_G_TX_txgen_testgentx_enablepreamble_0_Q,
      O => BU2_U0_G_TX_txgen_testgentx_byte1(3)
    );
  BU2_U0_G_TX_txgen_testgentx_preserve_preamble3 : LUT4
    generic map(
      INIT => X"E040"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgentx_mux0120,
      I1 => BU2_U0_G_TX_txgen_testgentx_data_reg(11),
      I2 => BU2_U0_G_TX_txgen_preamble_en_reg_357,
      I3 => BU2_U0_G_TX_txgen_testgentx_data_reg_reg(43),
      O => BU2_U0_G_TX_txgen_testgentx_N61
    );
  BU2_U0_G_TX_txgen_testgentx_Mmux_byte1_f5_1 : MUXF5
    port map (
      I0 => BU2_U0_G_TX_txgen_testgentx_N51,
      I1 => BU2_U0_G_TX_txgen_testgentx_N41,
      S => BU2_U0_G_TX_txgen_testgentx_enablepreamble_0_Q,
      O => BU2_U0_G_TX_txgen_testgentx_byte1(2)
    );
  BU2_U0_G_TX_txgen_testgentx_preserve_preamble2 : LUT4
    generic map(
      INIT => X"EF4F"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgentx_mux0120,
      I1 => BU2_U0_G_TX_txgen_testgentx_data_reg(10),
      I2 => BU2_U0_G_TX_txgen_preamble_en_reg_357,
      I3 => BU2_U0_G_TX_txgen_testgentx_data_reg_reg(42),
      O => BU2_U0_G_TX_txgen_testgentx_N41
    );
  BU2_U0_G_TX_txgen_testgentx_Mmux_byte1_f5_0 : MUXF5
    port map (
      I0 => BU2_U0_G_TX_txgen_testgentx_N31,
      I1 => BU2_U0_G_TX_txgen_testgentx_N21,
      S => BU2_U0_G_TX_txgen_testgentx_enablepreamble_0_Q,
      O => BU2_U0_G_TX_txgen_testgentx_byte1(1)
    );
  BU2_U0_G_TX_txgen_testgentx_preserve_preamble1 : LUT4
    generic map(
      INIT => X"E040"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgentx_mux0120,
      I1 => BU2_U0_G_TX_txgen_testgentx_data_reg(9),
      I2 => BU2_U0_G_TX_txgen_preamble_en_reg_357,
      I3 => BU2_U0_G_TX_txgen_testgentx_data_reg_reg(41),
      O => BU2_U0_G_TX_txgen_testgentx_N21
    );
  BU2_U0_G_TX_txgen_testgentx_Mmux_byte1_f5 : MUXF5
    port map (
      I0 => BU2_U0_G_TX_txgen_testgentx_N1112,
      I1 => BU2_U0_G_TX_txgen_testgentx_N01,
      S => BU2_U0_G_TX_txgen_testgentx_enablepreamble_0_Q,
      O => BU2_U0_G_TX_txgen_testgentx_byte1(0)
    );
  BU2_U0_G_TX_txgen_testgentx_preserve_preamble : LUT4
    generic map(
      INIT => X"EF4F"
    )
    port map (
      I0 => BU2_U0_G_TX_txgen_testgentx_mux0120,
      I1 => BU2_U0_G_TX_txgen_testgentx_data_reg(8),
      I2 => BU2_U0_G_TX_txgen_preamble_en_reg_357,
      I3 => BU2_U0_G_TX_txgen_testgentx_data_reg_reg(40),
      O => BU2_U0_G_TX_txgen_testgentx_N01
    );
  BU2_U0_G_TX_txgen_testgentx_tx_op_25 : FDS
    port map (
      D => BU2_U0_G_TX_txgen_testgentx_byte3(1),
      S => BU2_U0_G_TX_txgen_testgentx_tx_on_3_inv,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgentx_tx_op(25)
    );
  BU2_U0_G_TX_txgen_testgentx_tx_op_30 : FDR
    port map (
      D => BU2_U0_G_TX_txgen_testgentx_byte3(6),
      R => BU2_U0_G_TX_txgen_testgentx_tx_on_3_inv,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgentx_tx_op(30)
    );
  BU2_U0_G_TX_txgen_testgentx_tx_op_24 : FDS
    port map (
      D => BU2_U0_G_TX_txgen_testgentx_byte3(0),
      S => BU2_U0_G_TX_txgen_testgentx_tx_on_3_inv,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgentx_tx_op(24)
    );
  BU2_U0_G_TX_txgen_testgentx_tx_op_19 : FDR
    port map (
      D => BU2_U0_G_TX_txgen_testgentx_byte2(3),
      R => BU2_U0_G_TX_txgen_testgentx_tx_on_2_inv,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgentx_tx_op(19)
    );
  BU2_U0_G_TX_txgen_testgentx_tx_op_23 : FDR
    port map (
      D => BU2_U0_G_TX_txgen_testgentx_byte2(7),
      R => BU2_U0_G_TX_txgen_testgentx_tx_on_2_inv,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgentx_tx_op(23)
    );
  BU2_U0_G_TX_txgen_testgentx_tx_op_18 : FDS
    port map (
      D => BU2_U0_G_TX_txgen_testgentx_byte2(2),
      S => BU2_U0_G_TX_txgen_testgentx_tx_on_2_inv,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgentx_tx_op(18)
    );
  BU2_U0_G_TX_txgen_testgentx_tx_op_17 : FDS
    port map (
      D => BU2_U0_G_TX_txgen_testgentx_byte2(1),
      S => BU2_U0_G_TX_txgen_testgentx_tx_on_2_inv,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgentx_tx_op(17)
    );
  BU2_U0_G_TX_txgen_testgentx_tx_op_22 : FDR
    port map (
      D => BU2_U0_G_TX_txgen_testgentx_byte2(6),
      R => BU2_U0_G_TX_txgen_testgentx_tx_on_2_inv,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgentx_tx_op(22)
    );
  BU2_U0_G_TX_txgen_testgentx_tx_op_16 : FDS
    port map (
      D => BU2_U0_G_TX_txgen_testgentx_byte2(0),
      S => BU2_U0_G_TX_txgen_testgentx_tx_on_2_inv,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgentx_tx_op(16)
    );
  BU2_U0_G_TX_txgen_testgentx_tx_op_15 : FDR
    port map (
      D => BU2_U0_G_TX_txgen_testgentx_byte1(7),
      R => BU2_U0_G_TX_txgen_testgentx_tx_on_1_inv,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgentx_tx_op(15)
    );
  BU2_U0_G_TX_txgen_testgentx_tx_op_21 : FDR
    port map (
      D => BU2_U0_G_TX_txgen_testgentx_byte2(5),
      R => BU2_U0_G_TX_txgen_testgentx_tx_on_2_inv,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgentx_tx_op(21)
    );
  BU2_U0_G_TX_txgen_testgentx_tx_op_20 : FDR
    port map (
      D => BU2_U0_G_TX_txgen_testgentx_byte2(4),
      R => BU2_U0_G_TX_txgen_testgentx_tx_on_2_inv,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgentx_tx_op(20)
    );
  BU2_U0_G_TX_txgen_testgentx_tx_op_14 : FDR
    port map (
      D => BU2_U0_G_TX_txgen_testgentx_byte1(6),
      R => BU2_U0_G_TX_txgen_testgentx_tx_on_1_inv,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgentx_tx_op(14)
    );
  BU2_U0_G_TX_txgen_testgentx_tx_op_13 : FDR
    port map (
      D => BU2_U0_G_TX_txgen_testgentx_byte1(5),
      R => BU2_U0_G_TX_txgen_testgentx_tx_on_1_inv,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgentx_tx_op(13)
    );
  BU2_U0_G_TX_txgen_testgentx_tx_op_12 : FDR
    port map (
      D => BU2_U0_G_TX_txgen_testgentx_byte1(4),
      R => BU2_U0_G_TX_txgen_testgentx_tx_on_1_inv,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgentx_tx_op(12)
    );
  BU2_U0_G_TX_txgen_testgentx_tx_op_11 : FDR
    port map (
      D => BU2_U0_G_TX_txgen_testgentx_byte1(3),
      R => BU2_U0_G_TX_txgen_testgentx_tx_on_1_inv,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgentx_tx_op(11)
    );
  BU2_U0_G_TX_txgen_testgentx_tx_op_8 : FDS
    port map (
      D => BU2_U0_G_TX_txgen_testgentx_byte1(0),
      S => BU2_U0_G_TX_txgen_testgentx_tx_on_1_inv,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgentx_tx_op(8)
    );
  BU2_U0_G_TX_txgen_testgentx_tx_op_9 : FDS
    port map (
      D => BU2_U0_G_TX_txgen_testgentx_byte1(1),
      S => BU2_U0_G_TX_txgen_testgentx_tx_on_1_inv,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgentx_tx_op(9)
    );
  BU2_U0_G_TX_txgen_testgentx_tx_op_10 : FDS
    port map (
      D => BU2_U0_G_TX_txgen_testgentx_byte1(2),
      S => BU2_U0_G_TX_txgen_testgentx_tx_on_1_inv,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgentx_tx_op(10)
    );
  BU2_U0_G_TX_txgen_testgentx_tx_op_29 : FDR
    port map (
      D => BU2_U0_G_TX_txgen_testgentx_byte3(5),
      R => BU2_U0_G_TX_txgen_testgentx_tx_on_3_inv,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgentx_tx_op(29)
    );
  BU2_U0_G_TX_txgen_testgentx_tx_op_28 : FDR
    port map (
      D => BU2_U0_G_TX_txgen_testgentx_byte3(4),
      R => BU2_U0_G_TX_txgen_testgentx_tx_on_3_inv,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgentx_tx_op(28)
    );
  BU2_U0_G_TX_txgen_testgentx_tx_op_27 : FDR
    port map (
      D => BU2_U0_G_TX_txgen_testgentx_byte3(3),
      R => BU2_U0_G_TX_txgen_testgentx_tx_on_3_inv,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgentx_tx_op(27)
    );
  BU2_U0_G_TX_txgen_testgentx_tx_op_31 : FDR
    port map (
      D => BU2_U0_G_TX_txgen_testgentx_byte3(7),
      R => BU2_U0_G_TX_txgen_testgentx_tx_on_3_inv,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgentx_tx_op(31)
    );
  BU2_U0_G_TX_txgen_testgentx_tx_op_26 : FDS
    port map (
      D => BU2_U0_G_TX_txgen_testgentx_byte3(2),
      S => BU2_U0_G_TX_txgen_testgentx_tx_on_3_inv,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgentx_tx_op(26)
    );
  BU2_U0_G_TX_txgen_testgentx_tx_op_55 : FDR
    port map (
      D => BU2_U0_G_TX_txgen_testgentx_byte6(7),
      R => BU2_U0_G_TX_txgen_testgentx_tx_on_6_inv,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgentx_tx_op(55)
    );
  BU2_U0_G_TX_txgen_testgentx_tx_op_54 : FDR
    port map (
      D => BU2_U0_G_TX_txgen_testgentx_byte6(6),
      R => BU2_U0_G_TX_txgen_testgentx_tx_on_6_inv,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgentx_tx_op(54)
    );
  BU2_U0_G_TX_txgen_testgentx_tx_op_49 : FDS
    port map (
      D => BU2_U0_G_TX_txgen_testgentx_byte6(1),
      S => BU2_U0_G_TX_txgen_testgentx_tx_on_6_inv,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgentx_tx_op(49)
    );
  BU2_U0_G_TX_txgen_testgentx_tx_op_53 : FDR
    port map (
      D => BU2_U0_G_TX_txgen_testgentx_byte6(5),
      R => BU2_U0_G_TX_txgen_testgentx_tx_on_6_inv,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgentx_tx_op(53)
    );
  BU2_U0_G_TX_txgen_testgentx_tx_op_48 : FDS
    port map (
      D => BU2_U0_G_TX_txgen_testgentx_byte6(0),
      S => BU2_U0_G_TX_txgen_testgentx_tx_on_6_inv,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgentx_tx_op(48)
    );
  BU2_U0_G_TX_txgen_testgentx_tx_op_47 : FDR
    port map (
      D => BU2_U0_G_TX_txgen_testgentx_byte5(7),
      R => BU2_U0_G_TX_txgen_testgentx_tx_on_5_inv,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgentx_tx_op(47)
    );
  BU2_U0_G_TX_txgen_testgentx_tx_op_52 : FDR
    port map (
      D => BU2_U0_G_TX_txgen_testgentx_byte6(4),
      R => BU2_U0_G_TX_txgen_testgentx_tx_on_6_inv,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgentx_tx_op(52)
    );
  BU2_U0_G_TX_txgen_testgentx_tx_op_51 : FDR
    port map (
      D => BU2_U0_G_TX_txgen_testgentx_byte6(3),
      R => BU2_U0_G_TX_txgen_testgentx_tx_on_6_inv,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgentx_tx_op(51)
    );
  BU2_U0_G_TX_txgen_testgentx_tx_op_46 : FDR
    port map (
      D => BU2_U0_G_TX_txgen_testgentx_byte5(6),
      R => BU2_U0_G_TX_txgen_testgentx_tx_on_5_inv,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgentx_tx_op(46)
    );
  BU2_U0_G_TX_txgen_testgentx_tx_op_50 : FDS
    port map (
      D => BU2_U0_G_TX_txgen_testgentx_byte6(2),
      S => BU2_U0_G_TX_txgen_testgentx_tx_on_6_inv,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgentx_tx_op(50)
    );
  BU2_U0_G_TX_txgen_testgentx_tx_op_45 : FDR
    port map (
      D => BU2_U0_G_TX_txgen_testgentx_byte5(5),
      R => BU2_U0_G_TX_txgen_testgentx_tx_on_5_inv,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgentx_tx_op(45)
    );
  BU2_U0_G_TX_txgen_testgentx_tx_op_44 : FDR
    port map (
      D => BU2_U0_G_TX_txgen_testgentx_byte5(4),
      R => BU2_U0_G_TX_txgen_testgentx_tx_on_5_inv,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgentx_tx_op(44)
    );
  BU2_U0_G_TX_txgen_testgentx_tx_op_43 : FDR
    port map (
      D => BU2_U0_G_TX_txgen_testgentx_byte5(3),
      R => BU2_U0_G_TX_txgen_testgentx_tx_on_5_inv,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgentx_tx_op(43)
    );
  BU2_U0_G_TX_txgen_testgentx_tx_op_42 : FDS
    port map (
      D => BU2_U0_G_TX_txgen_testgentx_byte5(2),
      S => BU2_U0_G_TX_txgen_testgentx_tx_on_5_inv,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgentx_tx_op(42)
    );
  BU2_U0_G_TX_txgen_testgentx_tx_op_41 : FDS
    port map (
      D => BU2_U0_G_TX_txgen_testgentx_byte5(1),
      S => BU2_U0_G_TX_txgen_testgentx_tx_on_5_inv,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgentx_tx_op(41)
    );
  BU2_U0_G_TX_txgen_testgentx_tx_op_40 : FDS
    port map (
      D => BU2_U0_G_TX_txgen_testgentx_byte5(0),
      S => BU2_U0_G_TX_txgen_testgentx_tx_on_5_inv,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgentx_tx_op(40)
    );
  BU2_U0_G_TX_txgen_testgentx_terminate_pos_reg_reg_7 : FDC
    port map (
      D => BU2_U0_G_TX_txgen_testgentx_terminate_pos_reg(7),
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_1_368,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgentx_terminate_pos_reg_reg(7)
    );
  BU2_U0_G_TX_txgen_testgentx_terminate_pos_reg_reg_6 : FDC
    port map (
      D => BU2_U0_G_TX_txgen_testgentx_terminate_pos_reg(6),
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_1_368,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgentx_terminate_pos_reg_reg(6)
    );
  BU2_U0_G_TX_txgen_testgentx_terminate_pos_reg_reg_5 : FDC
    port map (
      D => BU2_U0_G_TX_txgen_testgentx_terminate_pos_reg(5),
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_1_368,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgentx_terminate_pos_reg_reg(5)
    );
  BU2_U0_G_TX_txgen_testgentx_terminate_pos_reg_reg_4 : FDC
    port map (
      D => BU2_U0_G_TX_txgen_testgentx_terminate_pos_reg(4),
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_1_368,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgentx_terminate_pos_reg_reg(4)
    );
  BU2_U0_G_TX_txgen_testgentx_tx_op_7 : FDRS
    port map (
      D => BU2_U0_G_TX_txgen_testgentx_byte0(7),
      R => BU2_U0_G_TX_txgen_testgentx_tx_on_0_inv,
      S => BU2_U0_G_TX_txgen_testgentx_N26,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgentx_tx_op(7)
    );
  BU2_U0_G_TX_txgen_testgentx_tx_op_6 : FDRS
    port map (
      D => BU2_U0_G_TX_txgen_testgentx_byte0(6),
      R => BU2_U0_G_TX_txgen_testgentx_tx_on_0_inv,
      S => BU2_U0_G_TX_txgen_testgentx_N26,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgentx_tx_op(6)
    );
  BU2_U0_G_TX_txgen_testgentx_tx_op_4 : FDRS
    port map (
      D => BU2_U0_G_TX_txgen_testgentx_byte0(4),
      R => BU2_U0_G_TX_txgen_testgentx_tx_on_0_inv,
      S => BU2_U0_G_TX_txgen_testgentx_N26,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgentx_tx_op(4)
    );
  BU2_U0_G_TX_txgen_testgentx_tx_op_5 : FDRS
    port map (
      D => BU2_U0_G_TX_txgen_testgentx_byte0(5),
      R => BU2_U0_G_TX_txgen_testgentx_tx_on_0_inv,
      S => BU2_U0_G_TX_txgen_testgentx_N26,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgentx_tx_op(5)
    );
  BU2_U0_G_TX_txgen_testgentx_tx_op_3 : FDRS
    port map (
      D => BU2_U0_G_TX_txgen_testgentx_byte0(3),
      R => BU2_U0_G_TX_txgen_testgentx_tx_on_0_inv,
      S => BU2_U0_G_TX_txgen_testgentx_N26,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgentx_tx_op(3)
    );
  BU2_U0_G_TX_txgen_testgentx_tx_op_0 : FDS
    port map (
      D => BU2_U0_G_TX_txgen_testgentx_mux0119,
      S => BU2_U0_G_TX_txgen_testgentx_tx_on_0_inv,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgentx_tx_op(0)
    );
  BU2_U0_G_TX_txgen_testgentx_data_reg_reg_63 : FD
    port map (
      D => BU2_U0_G_TX_txgen_testgentx_data_reg(63),
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgentx_data_reg_reg(63)
    );
  BU2_U0_G_TX_txgen_testgentx_data_reg_reg_62 : FD
    port map (
      D => BU2_U0_G_TX_txgen_testgentx_data_reg(62),
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgentx_data_reg_reg(62)
    );
  BU2_U0_G_TX_txgen_testgentx_data_reg_reg_61 : FD
    port map (
      D => BU2_U0_G_TX_txgen_testgentx_data_reg(61),
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgentx_data_reg_reg(61)
    );
  BU2_U0_G_TX_txgen_testgentx_data_reg_reg_60 : FD
    port map (
      D => BU2_U0_G_TX_txgen_testgentx_data_reg(60),
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgentx_data_reg_reg(60)
    );
  BU2_U0_G_TX_txgen_testgentx_data_reg_reg_59 : FD
    port map (
      D => BU2_U0_G_TX_txgen_testgentx_data_reg(59),
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgentx_data_reg_reg(59)
    );
  BU2_U0_G_TX_txgen_testgentx_data_reg_reg_58 : FD
    port map (
      D => BU2_U0_G_TX_txgen_testgentx_data_reg(58),
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgentx_data_reg_reg(58)
    );
  BU2_U0_G_TX_txgen_testgentx_data_reg_reg_57 : FD
    port map (
      D => BU2_U0_G_TX_txgen_testgentx_data_reg(57),
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgentx_data_reg_reg(57)
    );
  BU2_U0_G_TX_txgen_testgentx_data_reg_reg_56 : FD
    port map (
      D => BU2_U0_G_TX_txgen_testgentx_data_reg(56),
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgentx_data_reg_reg(56)
    );
  BU2_U0_G_TX_txgen_testgentx_data_reg_reg_55 : FD
    port map (
      D => BU2_U0_G_TX_txgen_testgentx_data_reg(55),
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgentx_data_reg_reg(55)
    );
  BU2_U0_G_TX_txgen_testgentx_data_reg_reg_54 : FD
    port map (
      D => BU2_U0_G_TX_txgen_testgentx_data_reg(54),
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgentx_data_reg_reg(54)
    );
  BU2_U0_G_TX_txgen_testgentx_data_reg_reg_53 : FD
    port map (
      D => BU2_U0_G_TX_txgen_testgentx_data_reg(53),
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgentx_data_reg_reg(53)
    );
  BU2_U0_G_TX_txgen_testgentx_data_reg_reg_52 : FD
    port map (
      D => BU2_U0_G_TX_txgen_testgentx_data_reg(52),
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgentx_data_reg_reg(52)
    );
  BU2_U0_G_TX_txgen_testgentx_data_reg_reg_51 : FD
    port map (
      D => BU2_U0_G_TX_txgen_testgentx_data_reg(51),
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgentx_data_reg_reg(51)
    );
  BU2_U0_G_TX_txgen_testgentx_data_reg_reg_50 : FD
    port map (
      D => BU2_U0_G_TX_txgen_testgentx_data_reg(50),
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgentx_data_reg_reg(50)
    );
  BU2_U0_G_TX_txgen_testgentx_data_reg_reg_49 : FD
    port map (
      D => BU2_U0_G_TX_txgen_testgentx_data_reg(49),
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgentx_data_reg_reg(49)
    );
  BU2_U0_G_TX_txgen_testgentx_data_reg_reg_48 : FD
    port map (
      D => BU2_U0_G_TX_txgen_testgentx_data_reg(48),
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgentx_data_reg_reg(48)
    );
  BU2_U0_G_TX_txgen_testgentx_data_reg_reg_47 : FD
    port map (
      D => BU2_U0_G_TX_txgen_testgentx_data_reg(47),
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgentx_data_reg_reg(47)
    );
  BU2_U0_G_TX_txgen_testgentx_data_reg_reg_46 : FD
    port map (
      D => BU2_U0_G_TX_txgen_testgentx_data_reg(46),
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgentx_data_reg_reg(46)
    );
  BU2_U0_G_TX_txgen_testgentx_data_reg_reg_45 : FD
    port map (
      D => BU2_U0_G_TX_txgen_testgentx_data_reg(45),
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgentx_data_reg_reg(45)
    );
  BU2_U0_G_TX_txgen_testgentx_data_reg_reg_44 : FD
    port map (
      D => BU2_U0_G_TX_txgen_testgentx_data_reg(44),
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgentx_data_reg_reg(44)
    );
  BU2_U0_G_TX_txgen_testgentx_data_reg_reg_43 : FD
    port map (
      D => BU2_U0_G_TX_txgen_testgentx_data_reg(43),
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgentx_data_reg_reg(43)
    );
  BU2_U0_G_TX_txgen_testgentx_data_reg_reg_42 : FD
    port map (
      D => BU2_U0_G_TX_txgen_testgentx_data_reg(42),
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgentx_data_reg_reg(42)
    );
  BU2_U0_G_TX_txgen_testgentx_data_reg_reg_41 : FD
    port map (
      D => BU2_U0_G_TX_txgen_testgentx_data_reg(41),
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgentx_data_reg_reg(41)
    );
  BU2_U0_G_TX_txgen_testgentx_data_reg_reg_40 : FD
    port map (
      D => BU2_U0_G_TX_txgen_testgentx_data_reg(40),
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgentx_data_reg_reg(40)
    );
  BU2_U0_G_TX_txgen_testgentx_data_reg_reg_39 : FD
    port map (
      D => BU2_U0_G_TX_txgen_testgentx_data_reg(39),
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgentx_data_reg_reg(39)
    );
  BU2_U0_G_TX_txgen_testgentx_data_reg_reg_38 : FD
    port map (
      D => BU2_U0_G_TX_txgen_testgentx_data_reg(38),
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgentx_data_reg_reg(38)
    );
  BU2_U0_G_TX_txgen_testgentx_data_reg_reg_37 : FD
    port map (
      D => BU2_U0_G_TX_txgen_testgentx_data_reg(37),
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgentx_data_reg_reg(37)
    );
  BU2_U0_G_TX_txgen_testgentx_data_reg_reg_36 : FD
    port map (
      D => BU2_U0_G_TX_txgen_testgentx_data_reg(36),
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgentx_data_reg_reg(36)
    );
  BU2_U0_G_TX_txgen_testgentx_data_reg_reg_35 : FD
    port map (
      D => BU2_U0_G_TX_txgen_testgentx_data_reg(35),
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgentx_data_reg_reg(35)
    );
  BU2_U0_G_TX_txgen_testgentx_data_reg_reg_34 : FD
    port map (
      D => BU2_U0_G_TX_txgen_testgentx_data_reg(34),
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgentx_data_reg_reg(34)
    );
  BU2_U0_G_TX_txgen_testgentx_data_reg_reg_33 : FD
    port map (
      D => BU2_U0_G_TX_txgen_testgentx_data_reg(33),
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgentx_data_reg_reg(33)
    );
  BU2_U0_G_TX_txgen_testgentx_data_reg_reg_32 : FD
    port map (
      D => BU2_U0_G_TX_txgen_testgentx_data_reg(32),
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgentx_data_reg_reg(32)
    );
  BU2_U0_G_TX_txgen_testgentx_tx_op_58 : FDS
    port map (
      D => BU2_U0_G_TX_txgen_testgentx_byte7(2),
      S => BU2_U0_G_TX_txgen_testgentx_tx_on_7_inv,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgentx_tx_op(58)
    );
  BU2_U0_G_TX_txgen_testgentx_last_start_in_0 : FDP
    port map (
      D => BU2_U0_G_TX_txgen_testgentx_start_in_0_348,
      PRE => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_1_368,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgentx_last_start_in_0_347
    );
  BU2_U0_G_TX_txgen_testgentx_tx_op_57 : FDS
    port map (
      D => BU2_U0_G_TX_txgen_testgentx_byte7(1),
      S => BU2_U0_G_TX_txgen_testgentx_tx_on_7_inv,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgentx_tx_op(57)
    );
  BU2_U0_G_TX_txgen_testgentx_tx_op_56 : FDS
    port map (
      D => BU2_U0_G_TX_txgen_testgentx_byte7(0),
      S => BU2_U0_G_TX_txgen_testgentx_tx_on_7_inv,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgentx_tx_op(56)
    );
  BU2_U0_G_TX_txgen_testgentx_terminate_7 : FDC
    port map (
      D => BU2_U0_G_TX_txgen_testgentx_terminate_pre_dly(7),
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_1_368,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgentx_terminate(7)
    );
  BU2_U0_G_TX_txgen_testgentx_terminate_6 : FDC
    port map (
      D => BU2_U0_G_TX_txgen_testgentx_terminate_pre_dly(6),
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_1_368,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgentx_terminate(6)
    );
  BU2_U0_G_TX_txgen_testgentx_terminate_5 : FDC
    port map (
      D => BU2_U0_G_TX_txgen_testgentx_terminate_pre_dly(5),
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_1_368,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgentx_terminate(5)
    );
  BU2_U0_G_TX_txgen_testgentx_terminate_4 : FDC
    port map (
      D => BU2_U0_G_TX_txgen_testgentx_terminate_pre_dly(4),
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_1_368,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgentx_terminate(4)
    );
  BU2_U0_G_TX_txgen_testgentx_terminate_3 : FDC
    port map (
      D => BU2_U0_G_TX_txgen_testgentx_terminate_pre_dly(3),
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_1_368,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgentx_terminate(3)
    );
  BU2_U0_G_TX_txgen_testgentx_terminate_2 : FDC
    port map (
      D => BU2_U0_G_TX_txgen_testgentx_terminate_pre_dly(2),
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_1_368,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgentx_terminate(2)
    );
  BU2_U0_G_TX_txgen_testgentx_terminate_1 : FDC
    port map (
      D => BU2_U0_G_TX_txgen_testgentx_terminate_pre_dly(1),
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_1_368,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgentx_terminate(1)
    );
  BU2_U0_G_TX_txgen_testgentx_terminate_0 : FDC
    port map (
      D => BU2_U0_G_TX_txgen_testgentx_terminate_pre_dly(0),
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_1_368,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgentx_terminate(0)
    );
  BU2_U0_G_TX_txgen_testgentx_tx_op_34 : FDS
    port map (
      D => BU2_U0_G_TX_txgen_testgentx_byte4(2),
      S => BU2_U0_G_TX_txgen_testgentx_tx_on_4_inv,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgentx_tx_op(34)
    );
  BU2_U0_G_TX_txgen_testgentx_tx_op_33 : FDS
    port map (
      D => BU2_U0_G_TX_txgen_testgentx_byte4(1),
      S => BU2_U0_G_TX_txgen_testgentx_tx_on_4_inv,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgentx_tx_op(33)
    );
  BU2_U0_G_TX_txgen_testgentx_tx_op_32 : FDS
    port map (
      D => BU2_U0_G_TX_txgen_testgentx_byte4(0),
      S => BU2_U0_G_TX_txgen_testgentx_tx_on_4_inv,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgentx_tx_op(32)
    );
  BU2_U0_G_TX_txgen_testgentx_terminate_pre_dly_7 : FDC
    port map (
      D => BU2_U0_G_TX_txgen_testgentx_int_terminate_pos(7),
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_1_368,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgentx_terminate_pre_dly(7)
    );
  BU2_U0_G_TX_txgen_testgentx_terminate_pre_dly_6 : FDC
    port map (
      D => BU2_U0_G_TX_txgen_testgentx_int_terminate_pos(6),
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_1_368,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgentx_terminate_pre_dly(6)
    );
  BU2_U0_G_TX_txgen_testgentx_terminate_pre_dly_5 : FDC
    port map (
      D => BU2_U0_G_TX_txgen_testgentx_int_terminate_pos(5),
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_1_368,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgentx_terminate_pre_dly(5)
    );
  BU2_U0_G_TX_txgen_testgentx_terminate_pre_dly_4 : FDC
    port map (
      D => BU2_U0_G_TX_txgen_testgentx_int_terminate_pos(4),
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_1_368,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgentx_terminate_pre_dly(4)
    );
  BU2_U0_G_TX_txgen_testgentx_terminate_pre_dly_3 : FDC
    port map (
      D => BU2_U0_G_TX_txgen_testgentx_int_terminate_pos(3),
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_1_368,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgentx_terminate_pre_dly(3)
    );
  BU2_U0_G_TX_txgen_testgentx_terminate_pre_dly_2 : FDC
    port map (
      D => BU2_U0_G_TX_txgen_testgentx_int_terminate_pos(2),
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_1_368,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgentx_terminate_pre_dly(2)
    );
  BU2_U0_G_TX_txgen_testgentx_terminate_pre_dly_1 : FDC
    port map (
      D => BU2_U0_G_TX_txgen_testgentx_int_terminate_pos(1),
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_1_368,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgentx_terminate_pre_dly(1)
    );
  BU2_U0_G_TX_txgen_testgentx_terminate_pre_dly_0 : FDC
    port map (
      D => BU2_U0_G_TX_txgen_testgentx_int_terminate_pos(0),
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_1_368,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgentx_terminate_pre_dly(0)
    );
  BU2_U0_G_TX_txgen_testgentx_start_in_0 : FDPE
    port map (
      D => BU2_U0_G_TX_txgen_start_lane,
      CE => BU2_U0_G_TX_txgen_testgentx_and0000,
      PRE => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_1_368,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgentx_start_in_0_348
    );
  BU2_U0_G_TX_txgen_testgentx_data_avail_reg_7 : FDC
    port map (
      D => BU2_U0_G_TX_txgen_testgenframe_tx_data_avail(7),
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_1_368,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgentx_data_avail_reg(7)
    );
  BU2_U0_G_TX_txgen_testgentx_data_avail_reg_6 : FDC
    port map (
      D => BU2_U0_G_TX_txgen_testgenframe_tx_data_avail(6),
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_1_368,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgentx_data_avail_reg(6)
    );
  BU2_U0_G_TX_txgen_testgentx_data_avail_reg_5 : FDC
    port map (
      D => BU2_U0_G_TX_txgen_testgenframe_tx_data_avail(5),
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_1_368,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgentx_data_avail_reg(5)
    );
  BU2_U0_G_TX_txgen_testgentx_data_avail_reg_4 : FDC
    port map (
      D => BU2_U0_G_TX_txgen_testgenframe_tx_data_avail(4),
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_1_368,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgentx_data_avail_reg(4)
    );
  BU2_U0_G_TX_txgen_testgentx_tx_op_2 : FDS
    port map (
      D => BU2_U0_G_TX_txgen_testgentx_byte0(2),
      S => BU2_U0_G_TX_txgen_testgentx_or0018,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgentx_tx_op(2)
    );
  BU2_U0_G_TX_txgen_testgentx_tx_op_1 : FDS
    port map (
      D => BU2_U0_G_TX_txgen_testgentx_byte0(1),
      S => BU2_U0_G_TX_txgen_testgentx_or0018,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgentx_tx_op(1)
    );
  BU2_U0_G_TX_txgen_testgentx_txc_7 : FDS
    port map (
      D => BU2_U0_G_TX_txgen_testgentx_or0017,
      S => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_370,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgentx_txc(7)
    );
  BU2_U0_G_TX_txgen_testgentx_enablepreamble_4 : FD
    port map (
      D => BU2_U0_G_TX_txgen_testgentx_first_cycle_reg(0),
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgentx_enablepreamble_4_Q
    );
  BU2_U0_G_TX_txgen_testgentx_txc_6 : FDS
    port map (
      D => BU2_U0_G_TX_txgen_testgentx_or0016,
      S => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_370,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgentx_txc(6)
    );
  BU2_U0_G_TX_txgen_testgentx_txc_5 : FDS
    port map (
      D => BU2_U0_G_TX_txgen_testgentx_or0015,
      S => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_370,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgentx_txc(5)
    );
  BU2_U0_G_TX_txgen_testgentx_tx_on_7 : FDC
    port map (
      D => BU2_U0_G_TX_txgen_testgentx_or0014,
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_1_368,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgentx_tx_on(7)
    );
  BU2_U0_G_TX_txgen_testgentx_txc_4 : FDS
    port map (
      D => BU2_U0_G_TX_txgen_testgentx_or0013,
      S => BU2_U0_G_TX_txgen_testgentx_or0012,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgentx_txc(4)
    );
  BU2_U0_G_TX_txgen_testgentx_tx_on_6 : FDC
    port map (
      D => BU2_U0_G_TX_txgen_testgentx_or0011,
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_1_368,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgentx_tx_on(6)
    );
  BU2_U0_G_TX_txgen_testgentx_txc_3 : FDS
    port map (
      D => BU2_U0_G_TX_txgen_testgentx_or0010,
      S => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_370,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgentx_txc(3)
    );
  BU2_U0_G_TX_txgen_testgentx_tx_on_5 : FDC
    port map (
      D => BU2_U0_G_TX_txgen_testgentx_or0009,
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_1_368,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgentx_tx_on(5)
    );
  BU2_U0_G_TX_txgen_testgentx_txc_2 : FDS
    port map (
      D => BU2_U0_G_TX_txgen_testgentx_or0008,
      S => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_370,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgentx_txc(2)
    );
  BU2_U0_G_TX_txgen_testgentx_tx_on_4 : FDC
    port map (
      D => BU2_U0_G_TX_txgen_testgentx_or0007,
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_1_368,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgentx_tx_on(4)
    );
  BU2_U0_G_TX_txgen_testgentx_tx_on_3 : FDC
    port map (
      D => BU2_U0_G_TX_txgen_testgentx_or0005,
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_1_368,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgentx_tx_on(3)
    );
  BU2_U0_G_TX_txgen_testgentx_txc_1 : FDS
    port map (
      D => BU2_U0_G_TX_txgen_testgentx_or0006,
      S => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_370,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgentx_txc(1)
    );
  BU2_U0_G_TX_txgen_testgentx_terminate_pos_reg_7 : FDC
    port map (
      D => BU2_U0_G_TX_txgen_testgenframe_terminate_pos(7),
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_1_368,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgentx_terminate_pos_reg(7)
    );
  BU2_U0_G_TX_txgen_testgentx_terminate_pos_reg_6 : FDC
    port map (
      D => BU2_U0_G_TX_txgen_testgenframe_terminate_pos(6),
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_1_368,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgentx_terminate_pos_reg(6)
    );
  BU2_U0_G_TX_txgen_testgentx_terminate_pos_reg_5 : FDC
    port map (
      D => BU2_U0_G_TX_txgen_testgenframe_terminate_pos(5),
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_1_368,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgentx_terminate_pos_reg(5)
    );
  BU2_U0_G_TX_txgen_testgentx_terminate_pos_reg_4 : FDC
    port map (
      D => BU2_U0_G_TX_txgen_testgenframe_terminate_pos(4),
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_1_368,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgentx_terminate_pos_reg(4)
    );
  BU2_U0_G_TX_txgen_testgentx_terminate_pos_reg_3 : FDC
    port map (
      D => BU2_U0_G_TX_txgen_testgenframe_terminate_pos(3),
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_1_368,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgentx_terminate_pos_reg(3)
    );
  BU2_U0_G_TX_txgen_testgentx_terminate_pos_reg_2 : FDC
    port map (
      D => BU2_U0_G_TX_txgen_testgenframe_terminate_pos(2),
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_1_368,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgentx_terminate_pos_reg(2)
    );
  BU2_U0_G_TX_txgen_testgentx_terminate_pos_reg_1 : FDC
    port map (
      D => BU2_U0_G_TX_txgen_testgenframe_terminate_pos(1),
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_1_368,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgentx_terminate_pos_reg(1)
    );
  BU2_U0_G_TX_txgen_testgentx_terminate_pos_reg_0 : FDC
    port map (
      D => BU2_U0_G_TX_txgen_testgenframe_terminate_pos(0),
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_1_368,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgentx_terminate_pos_reg(0)
    );
  BU2_U0_G_TX_txgen_testgentx_txc_0 : FDS
    port map (
      D => BU2_U0_G_TX_txgen_testgentx_or0004,
      S => BU2_U0_G_TX_txgen_testgentx_or0003,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgentx_txc(0)
    );
  BU2_U0_G_TX_txgen_testgentx_tx_on_2 : FDC
    port map (
      D => BU2_U0_G_TX_txgen_testgentx_or0002,
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_1_368,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgentx_tx_on(2)
    );
  BU2_U0_G_TX_txgen_testgentx_tx_on_1 : FDC
    port map (
      D => BU2_U0_G_TX_txgen_testgentx_or0001,
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_1_368,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgentx_tx_on(1)
    );
  BU2_U0_G_TX_txgen_testgentx_tx_on_0 : FDC
    port map (
      D => BU2_U0_G_TX_txgen_testgentx_or0000,
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_1_368,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgentx_tx_on(0)
    );
  BU2_U0_G_TX_txgen_testgentx_first_cycle_reg_0 : FD
    port map (
      D => BU2_U0_G_TX_txgen_testgenframe_first_cycle_349,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_testgentx_first_cycle_reg(0)
    );
  BU2_U0_G_TX_txgen_custpreamblegen : SRL16
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => BU2_N1,
      A1 => BU2_N1,
      A2 => BU2_N1,
      A3 => BU2_N1,
      CLK => tx_clk0,
      D => BU2_U0_G_TX_txgen_int_preamble_en,
      Q => BU2_U0_G_TX_txgen_int_srl_preamble_en
    );
  BU2_U0_G_TX_txgen_srl_preamble_en_reg : FDC
    port map (
      D => BU2_U0_G_TX_txgen_srl_preamble_en_351,
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_370,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_srl_preamble_en_reg_350
    );
  BU2_U0_G_TX_txgen_srl_preamble_en : FD
    port map (
      D => BU2_U0_G_TX_txgen_int_srl_preamble_en,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_srl_preamble_en_351
    );
  BU2_U0_G_TX_txgen_crc_mode_reg : FDR
    port map (
      D => BU2_N1,
      R => BU2_U0_int_tx_crc_mode_control,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_crc_mode_reg_352
    );
  BU2_U0_G_TX_txgen_number_of_bytes_3 : FDC
    port map (
      D => BU2_U0_G_TX_txgen_mux0002(0),
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_370,
      C => tx_clk0,
      Q => tx_statistics_vector(23)
    );
  BU2_U0_G_TX_txgen_number_of_bytes_2 : FDC
    port map (
      D => BU2_U0_G_TX_txgen_mux0002(1),
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_370,
      C => tx_clk0,
      Q => tx_statistics_vector(22)
    );
  BU2_U0_G_TX_txgen_number_of_bytes_1 : FDC
    port map (
      D => BU2_U0_G_TX_txgen_mux0002(2),
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_370,
      C => tx_clk0,
      Q => tx_statistics_vector(21)
    );
  BU2_U0_G_TX_txgen_number_of_bytes_0 : FDC
    port map (
      D => BU2_U0_G_TX_txgen_mux0002(3),
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_370,
      C => tx_clk0,
      Q => tx_statistics_vector(20)
    );
  BU2_U0_G_TX_txgen_tx_preamble_store_63 : FDCE
    port map (
      D => BU2_U0_int_tx_data(63),
      CE => BU2_U0_start_reg,
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_1_368,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_tx_preamble_store(63)
    );
  BU2_U0_G_TX_txgen_tx_preamble_store_62 : FDCE
    port map (
      D => BU2_U0_int_tx_data(62),
      CE => BU2_U0_start_reg,
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_1_368,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_tx_preamble_store(62)
    );
  BU2_U0_G_TX_txgen_tx_preamble_store_61 : FDCE
    port map (
      D => BU2_U0_int_tx_data(61),
      CE => BU2_U0_start_reg,
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_1_368,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_tx_preamble_store(61)
    );
  BU2_U0_G_TX_txgen_tx_preamble_store_60 : FDCE
    port map (
      D => BU2_U0_int_tx_data(60),
      CE => BU2_U0_start_reg,
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_1_368,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_tx_preamble_store(60)
    );
  BU2_U0_G_TX_txgen_tx_preamble_store_59 : FDCE
    port map (
      D => BU2_U0_int_tx_data(59),
      CE => BU2_U0_start_reg,
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_1_368,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_tx_preamble_store(59)
    );
  BU2_U0_G_TX_txgen_tx_preamble_store_58 : FDCE
    port map (
      D => BU2_U0_int_tx_data(58),
      CE => BU2_U0_start_reg,
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_1_368,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_tx_preamble_store(58)
    );
  BU2_U0_G_TX_txgen_tx_preamble_store_57 : FDCE
    port map (
      D => BU2_U0_int_tx_data(57),
      CE => BU2_U0_start_reg,
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_1_368,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_tx_preamble_store(57)
    );
  BU2_U0_G_TX_txgen_tx_preamble_store_56 : FDCE
    port map (
      D => BU2_U0_int_tx_data(56),
      CE => BU2_U0_start_reg,
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_1_368,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_tx_preamble_store(56)
    );
  BU2_U0_G_TX_txgen_tx_preamble_store_55 : FDCE
    port map (
      D => BU2_U0_int_tx_data(55),
      CE => BU2_U0_start_reg,
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_1_368,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_tx_preamble_store(55)
    );
  BU2_U0_G_TX_txgen_tx_preamble_store_54 : FDCE
    port map (
      D => BU2_U0_int_tx_data(54),
      CE => BU2_U0_start_reg,
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_1_368,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_tx_preamble_store(54)
    );
  BU2_U0_G_TX_txgen_tx_preamble_store_53 : FDCE
    port map (
      D => BU2_U0_int_tx_data(53),
      CE => BU2_U0_start_reg,
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_1_368,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_tx_preamble_store(53)
    );
  BU2_U0_G_TX_txgen_tx_preamble_store_52 : FDCE
    port map (
      D => BU2_U0_int_tx_data(52),
      CE => BU2_U0_start_reg,
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_1_368,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_tx_preamble_store(52)
    );
  BU2_U0_G_TX_txgen_tx_preamble_store_51 : FDCE
    port map (
      D => BU2_U0_int_tx_data(51),
      CE => BU2_U0_start_reg,
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_1_368,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_tx_preamble_store(51)
    );
  BU2_U0_G_TX_txgen_tx_preamble_store_50 : FDCE
    port map (
      D => BU2_U0_int_tx_data(50),
      CE => BU2_U0_start_reg,
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_1_368,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_tx_preamble_store(50)
    );
  BU2_U0_G_TX_txgen_tx_preamble_store_49 : FDCE
    port map (
      D => BU2_U0_int_tx_data(49),
      CE => BU2_U0_start_reg,
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_1_368,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_tx_preamble_store(49)
    );
  BU2_U0_G_TX_txgen_tx_preamble_store_48 : FDCE
    port map (
      D => BU2_U0_int_tx_data(48),
      CE => BU2_U0_start_reg,
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_1_368,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_tx_preamble_store(48)
    );
  BU2_U0_G_TX_txgen_tx_preamble_store_47 : FDCE
    port map (
      D => BU2_U0_int_tx_data(47),
      CE => BU2_U0_start_reg,
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_1_368,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_tx_preamble_store(47)
    );
  BU2_U0_G_TX_txgen_tx_preamble_store_46 : FDCE
    port map (
      D => BU2_U0_int_tx_data(46),
      CE => BU2_U0_start_reg,
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_1_368,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_tx_preamble_store(46)
    );
  BU2_U0_G_TX_txgen_tx_preamble_store_45 : FDCE
    port map (
      D => BU2_U0_int_tx_data(45),
      CE => BU2_U0_start_reg,
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_1_368,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_tx_preamble_store(45)
    );
  BU2_U0_G_TX_txgen_tx_preamble_store_44 : FDCE
    port map (
      D => BU2_U0_int_tx_data(44),
      CE => BU2_U0_start_reg,
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_1_368,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_tx_preamble_store(44)
    );
  BU2_U0_G_TX_txgen_tx_preamble_store_43 : FDCE
    port map (
      D => BU2_U0_int_tx_data(43),
      CE => BU2_U0_start_reg,
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_1_368,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_tx_preamble_store(43)
    );
  BU2_U0_G_TX_txgen_tx_preamble_store_42 : FDCE
    port map (
      D => BU2_U0_int_tx_data(42),
      CE => BU2_U0_start_reg,
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_1_368,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_tx_preamble_store(42)
    );
  BU2_U0_G_TX_txgen_tx_preamble_store_41 : FDCE
    port map (
      D => BU2_U0_int_tx_data(41),
      CE => BU2_U0_start_reg,
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_1_368,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_tx_preamble_store(41)
    );
  BU2_U0_G_TX_txgen_tx_preamble_store_40 : FDCE
    port map (
      D => BU2_U0_int_tx_data(40),
      CE => BU2_U0_start_reg,
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_1_368,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_tx_preamble_store(40)
    );
  BU2_U0_G_TX_txgen_tx_preamble_store_39 : FDCE
    port map (
      D => BU2_U0_int_tx_data(39),
      CE => BU2_U0_start_reg,
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_1_368,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_tx_preamble_store(39)
    );
  BU2_U0_G_TX_txgen_tx_preamble_store_38 : FDCE
    port map (
      D => BU2_U0_int_tx_data(38),
      CE => BU2_U0_start_reg,
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_1_368,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_tx_preamble_store(38)
    );
  BU2_U0_G_TX_txgen_tx_preamble_store_37 : FDCE
    port map (
      D => BU2_U0_int_tx_data(37),
      CE => BU2_U0_start_reg,
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_1_368,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_tx_preamble_store(37)
    );
  BU2_U0_G_TX_txgen_tx_preamble_store_36 : FDCE
    port map (
      D => BU2_U0_int_tx_data(36),
      CE => BU2_U0_start_reg,
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_1_368,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_tx_preamble_store(36)
    );
  BU2_U0_G_TX_txgen_tx_preamble_store_35 : FDCE
    port map (
      D => BU2_U0_int_tx_data(35),
      CE => BU2_U0_start_reg,
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_1_368,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_tx_preamble_store(35)
    );
  BU2_U0_G_TX_txgen_tx_preamble_store_34 : FDCE
    port map (
      D => BU2_U0_int_tx_data(34),
      CE => BU2_U0_start_reg,
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_1_368,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_tx_preamble_store(34)
    );
  BU2_U0_G_TX_txgen_tx_preamble_store_33 : FDCE
    port map (
      D => BU2_U0_int_tx_data(33),
      CE => BU2_U0_start_reg,
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_1_368,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_tx_preamble_store(33)
    );
  BU2_U0_G_TX_txgen_tx_preamble_store_32 : FDCE
    port map (
      D => BU2_U0_int_tx_data(32),
      CE => BU2_U0_start_reg,
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_1_368,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_tx_preamble_store(32)
    );
  BU2_U0_G_TX_txgen_tx_preamble_store_31 : FDCE
    port map (
      D => BU2_U0_int_tx_data(31),
      CE => BU2_U0_start_reg,
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_1_368,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_tx_preamble_store(31)
    );
  BU2_U0_G_TX_txgen_tx_preamble_store_30 : FDCE
    port map (
      D => BU2_U0_int_tx_data(30),
      CE => BU2_U0_start_reg,
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_1_368,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_tx_preamble_store(30)
    );
  BU2_U0_G_TX_txgen_tx_preamble_store_29 : FDCE
    port map (
      D => BU2_U0_int_tx_data(29),
      CE => BU2_U0_start_reg,
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_1_368,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_tx_preamble_store(29)
    );
  BU2_U0_G_TX_txgen_tx_preamble_store_28 : FDCE
    port map (
      D => BU2_U0_int_tx_data(28),
      CE => BU2_U0_start_reg,
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_1_368,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_tx_preamble_store(28)
    );
  BU2_U0_G_TX_txgen_tx_preamble_store_27 : FDCE
    port map (
      D => BU2_U0_int_tx_data(27),
      CE => BU2_U0_start_reg,
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_1_368,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_tx_preamble_store(27)
    );
  BU2_U0_G_TX_txgen_tx_preamble_store_26 : FDCE
    port map (
      D => BU2_U0_int_tx_data(26),
      CE => BU2_U0_start_reg,
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_1_368,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_tx_preamble_store(26)
    );
  BU2_U0_G_TX_txgen_tx_preamble_store_25 : FDCE
    port map (
      D => BU2_U0_int_tx_data(25),
      CE => BU2_U0_start_reg,
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_1_368,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_tx_preamble_store(25)
    );
  BU2_U0_G_TX_txgen_tx_preamble_store_24 : FDCE
    port map (
      D => BU2_U0_int_tx_data(24),
      CE => BU2_U0_start_reg,
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_1_368,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_tx_preamble_store(24)
    );
  BU2_U0_G_TX_txgen_tx_preamble_store_23 : FDCE
    port map (
      D => BU2_U0_int_tx_data(23),
      CE => BU2_U0_start_reg,
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_1_368,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_tx_preamble_store(23)
    );
  BU2_U0_G_TX_txgen_tx_preamble_store_22 : FDCE
    port map (
      D => BU2_U0_int_tx_data(22),
      CE => BU2_U0_start_reg,
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_1_368,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_tx_preamble_store(22)
    );
  BU2_U0_G_TX_txgen_tx_preamble_store_21 : FDCE
    port map (
      D => BU2_U0_int_tx_data(21),
      CE => BU2_U0_start_reg,
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_1_368,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_tx_preamble_store(21)
    );
  BU2_U0_G_TX_txgen_tx_preamble_store_20 : FDCE
    port map (
      D => BU2_U0_int_tx_data(20),
      CE => BU2_U0_start_reg,
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_1_368,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_tx_preamble_store(20)
    );
  BU2_U0_G_TX_txgen_tx_preamble_store_19 : FDCE
    port map (
      D => BU2_U0_int_tx_data(19),
      CE => BU2_U0_start_reg,
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_1_368,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_tx_preamble_store(19)
    );
  BU2_U0_G_TX_txgen_tx_preamble_store_18 : FDCE
    port map (
      D => BU2_U0_int_tx_data(18),
      CE => BU2_U0_start_reg,
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_1_368,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_tx_preamble_store(18)
    );
  BU2_U0_G_TX_txgen_tx_preamble_store_17 : FDCE
    port map (
      D => BU2_U0_int_tx_data(17),
      CE => BU2_U0_start_reg,
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_1_368,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_tx_preamble_store(17)
    );
  BU2_U0_G_TX_txgen_tx_preamble_store_16 : FDCE
    port map (
      D => BU2_U0_int_tx_data(16),
      CE => BU2_U0_start_reg,
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_1_368,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_tx_preamble_store(16)
    );
  BU2_U0_G_TX_txgen_tx_preamble_store_15 : FDCE
    port map (
      D => BU2_U0_int_tx_data(15),
      CE => BU2_U0_start_reg,
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_1_368,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_tx_preamble_store(15)
    );
  BU2_U0_G_TX_txgen_tx_preamble_store_14 : FDCE
    port map (
      D => BU2_U0_int_tx_data(14),
      CE => BU2_U0_start_reg,
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_1_368,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_tx_preamble_store(14)
    );
  BU2_U0_G_TX_txgen_tx_preamble_store_13 : FDCE
    port map (
      D => BU2_U0_int_tx_data(13),
      CE => BU2_U0_start_reg,
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_1_368,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_tx_preamble_store(13)
    );
  BU2_U0_G_TX_txgen_tx_preamble_store_12 : FDCE
    port map (
      D => BU2_U0_int_tx_data(12),
      CE => BU2_U0_start_reg,
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_1_368,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_tx_preamble_store(12)
    );
  BU2_U0_G_TX_txgen_tx_preamble_store_11 : FDCE
    port map (
      D => BU2_U0_int_tx_data(11),
      CE => BU2_U0_start_reg,
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_1_368,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_tx_preamble_store(11)
    );
  BU2_U0_G_TX_txgen_tx_preamble_store_10 : FDCE
    port map (
      D => BU2_U0_int_tx_data(10),
      CE => BU2_U0_start_reg,
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_1_368,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_tx_preamble_store(10)
    );
  BU2_U0_G_TX_txgen_tx_preamble_store_9 : FDCE
    port map (
      D => BU2_U0_int_tx_data(9),
      CE => BU2_U0_start_reg,
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_1_368,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_tx_preamble_store(9)
    );
  BU2_U0_G_TX_txgen_tx_preamble_store_8 : FDCE
    port map (
      D => BU2_U0_int_tx_data(8),
      CE => BU2_U0_start_reg,
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_1_368,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_tx_preamble_store(8)
    );
  BU2_U0_G_TX_txgen_tx_preamble_store_7 : FDCE
    port map (
      D => BU2_U0_int_tx_data(7),
      CE => BU2_U0_start_reg,
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_1_368,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_tx_preamble_store(7)
    );
  BU2_U0_G_TX_txgen_tx_preamble_store_6 : FDCE
    port map (
      D => BU2_U0_int_tx_data(6),
      CE => BU2_U0_start_reg,
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_1_368,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_tx_preamble_store(6)
    );
  BU2_U0_G_TX_txgen_tx_preamble_store_5 : FDCE
    port map (
      D => BU2_U0_int_tx_data(5),
      CE => BU2_U0_start_reg,
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_1_368,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_tx_preamble_store(5)
    );
  BU2_U0_G_TX_txgen_tx_preamble_store_4 : FDCE
    port map (
      D => BU2_U0_int_tx_data(4),
      CE => BU2_U0_start_reg,
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_1_368,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_tx_preamble_store(4)
    );
  BU2_U0_G_TX_txgen_tx_preamble_store_3 : FDCE
    port map (
      D => BU2_U0_int_tx_data(3),
      CE => BU2_U0_start_reg,
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_1_368,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_tx_preamble_store(3)
    );
  BU2_U0_G_TX_txgen_tx_preamble_store_2 : FDCE
    port map (
      D => BU2_U0_int_tx_data(2),
      CE => BU2_U0_start_reg,
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_1_368,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_tx_preamble_store(2)
    );
  BU2_U0_G_TX_txgen_tx_preamble_store_1 : FDCE
    port map (
      D => BU2_U0_int_tx_data(1),
      CE => BU2_U0_start_reg,
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_1_368,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_tx_preamble_store(1)
    );
  BU2_U0_G_TX_txgen_tx_preamble_store_0 : FDCE
    port map (
      D => BU2_U0_int_tx_data(0),
      CE => BU2_U0_start_reg,
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_1_368,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_tx_preamble_store(0)
    );
  BU2_U0_G_TX_txgen_bc_state : FDCE
    port map (
      D => BU2_U0_G_TX_txgen_mux0001,
      CE => BU2_U0_G_TX_txgen_not0003,
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_370,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_bc_state_353
    );
  BU2_U0_G_TX_txgen_jumbo_en_reg : FD
    port map (
      D => configuration_vector_392(58),
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_jumbo_en_reg_354
    );
  BU2_U0_G_TX_txgen_ifs_mode_reg : FD
    port map (
      D => configuration_vector_392(53),
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_ifs_mode_reg_355
    );
  BU2_U0_G_TX_txgen_ifg_extension_reg : FD
    port map (
      D => configuration_vector_392(54),
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_ifg_extension_reg_356
    );
  BU2_U0_G_TX_txgen_preamble_en_reg : FDC
    port map (
      D => BU2_U0_G_TX_txgen_srl_preamble_en_comb,
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_370,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_preamble_en_reg_357
    );
  BU2_U0_G_TX_txgen_tx_en_reg : FD
    port map (
      D => configuration_vector_392(56),
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_tx_en_reg_358
    );
  BU2_U0_G_TX_txgen_tx_preamble_reg : FDCE
    port map (
      D => configuration_vector_392(65),
      CE => BU2_U0_start_reg,
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_1_368,
      C => tx_clk0,
      Q => BU2_U0_G_TX_txgen_tx_preamble_reg_359
    );
  BU2_U0_G_FLOWCONTROL_flwctrl_rx_good_frame_int : FDC
    port map (
      D => BU2_U0_G_FLOWCONTROL_flwctrl_rx_good_frame_comb,
      CLR => BU2_U0_G_RX_RESET_sync_flow_ctrl_rx_reset_i_reset_out_382,
      C => rx_clk0,
      Q => rx_good_frame
    );
  BU2_U0_G_FLOWCONTROL_flwctrl_rx_bad_frame_int : FDC
    port map (
      D => BU2_U0_G_FLOWCONTROL_flwctrl_rx_bad_frame_comb,
      CLR => BU2_U0_G_RX_RESET_sync_flow_ctrl_rx_reset_i_reset_out_382,
      C => rx_clk0,
      Q => rx_bad_frame
    );
  BU2_U0_G_FLOWCONTROL_flwctrl_rx_enable_reg : FDC
    port map (
      D => configuration_vector_392(60),
      CLR => BU2_U0_G_RX_RESET_sync_flow_ctrl_rx_reset_i_reset_out_382,
      C => rx_clk0,
      Q => BU2_U0_G_FLOWCONTROL_flwctrl_rx_enable_reg_360
    );
  BU2_U0_G_FLOWCONTROL_flwctrl_pause_vector_0 : FDCE
    port map (
      D => BU2_U0_G_FLOWCONTROL_flwctrl_mux0000,
      CE => BU2_U0_G_FLOWCONTROL_flwctrl_not0001,
      CLR => BU2_U0_G_TX_RESET_sync_flow_ctrl_tx_reset_i_reset_out_374,
      C => tx_clk0,
      Q => tx_statistics_vector(24)
    );
  BU2_U0_G_FLOWCONTROL_flwctrl_tx_data_int_63 : FDC
    port map (
      D => tx_data_386(63),
      CLR => BU2_U0_G_TX_RESET_sync_flow_ctrl_tx_reset_i_reset_out_374,
      C => tx_clk0,
      Q => BU2_U0_G_FLOWCONTROL_flwctrl_tx_data_int(63)
    );
  BU2_U0_G_FLOWCONTROL_flwctrl_tx_data_int_62 : FDC
    port map (
      D => tx_data_386(62),
      CLR => BU2_U0_G_TX_RESET_sync_flow_ctrl_tx_reset_i_reset_out_374,
      C => tx_clk0,
      Q => BU2_U0_G_FLOWCONTROL_flwctrl_tx_data_int(62)
    );
  BU2_U0_G_FLOWCONTROL_flwctrl_tx_data_int_61 : FDC
    port map (
      D => tx_data_386(61),
      CLR => BU2_U0_G_TX_RESET_sync_flow_ctrl_tx_reset_i_reset_out_374,
      C => tx_clk0,
      Q => BU2_U0_G_FLOWCONTROL_flwctrl_tx_data_int(61)
    );
  BU2_U0_G_FLOWCONTROL_flwctrl_tx_data_int_60 : FDC
    port map (
      D => tx_data_386(60),
      CLR => BU2_U0_G_TX_RESET_sync_flow_ctrl_tx_reset_i_reset_out_374,
      C => tx_clk0,
      Q => BU2_U0_G_FLOWCONTROL_flwctrl_tx_data_int(60)
    );
  BU2_U0_G_FLOWCONTROL_flwctrl_tx_data_int_59 : FDC
    port map (
      D => tx_data_386(59),
      CLR => BU2_U0_G_TX_RESET_sync_flow_ctrl_tx_reset_i_reset_out_374,
      C => tx_clk0,
      Q => BU2_U0_G_FLOWCONTROL_flwctrl_tx_data_int(59)
    );
  BU2_U0_G_FLOWCONTROL_flwctrl_tx_data_int_58 : FDC
    port map (
      D => tx_data_386(58),
      CLR => BU2_U0_G_TX_RESET_sync_flow_ctrl_tx_reset_i_reset_out_374,
      C => tx_clk0,
      Q => BU2_U0_G_FLOWCONTROL_flwctrl_tx_data_int(58)
    );
  BU2_U0_G_FLOWCONTROL_flwctrl_tx_data_int_57 : FDC
    port map (
      D => tx_data_386(57),
      CLR => BU2_U0_G_TX_RESET_sync_flow_ctrl_tx_reset_i_reset_out_374,
      C => tx_clk0,
      Q => BU2_U0_G_FLOWCONTROL_flwctrl_tx_data_int(57)
    );
  BU2_U0_G_FLOWCONTROL_flwctrl_tx_data_int_56 : FDC
    port map (
      D => tx_data_386(56),
      CLR => BU2_U0_G_TX_RESET_sync_flow_ctrl_tx_reset_i_reset_out_374,
      C => tx_clk0,
      Q => BU2_U0_G_FLOWCONTROL_flwctrl_tx_data_int(56)
    );
  BU2_U0_G_FLOWCONTROL_flwctrl_tx_data_int_55 : FDC
    port map (
      D => tx_data_386(55),
      CLR => BU2_U0_G_TX_RESET_sync_flow_ctrl_tx_reset_i_reset_out_374,
      C => tx_clk0,
      Q => BU2_U0_G_FLOWCONTROL_flwctrl_tx_data_int(55)
    );
  BU2_U0_G_FLOWCONTROL_flwctrl_tx_data_int_54 : FDC
    port map (
      D => tx_data_386(54),
      CLR => BU2_U0_G_TX_RESET_sync_flow_ctrl_tx_reset_i_reset_out_374,
      C => tx_clk0,
      Q => BU2_U0_G_FLOWCONTROL_flwctrl_tx_data_int(54)
    );
  BU2_U0_G_FLOWCONTROL_flwctrl_tx_data_int_53 : FDC
    port map (
      D => tx_data_386(53),
      CLR => BU2_U0_G_TX_RESET_sync_flow_ctrl_tx_reset_i_reset_out_374,
      C => tx_clk0,
      Q => BU2_U0_G_FLOWCONTROL_flwctrl_tx_data_int(53)
    );
  BU2_U0_G_FLOWCONTROL_flwctrl_tx_data_int_52 : FDC
    port map (
      D => tx_data_386(52),
      CLR => BU2_U0_G_TX_RESET_sync_flow_ctrl_tx_reset_i_reset_out_374,
      C => tx_clk0,
      Q => BU2_U0_G_FLOWCONTROL_flwctrl_tx_data_int(52)
    );
  BU2_U0_G_FLOWCONTROL_flwctrl_tx_data_int_51 : FDC
    port map (
      D => tx_data_386(51),
      CLR => BU2_U0_G_TX_RESET_sync_flow_ctrl_tx_reset_i_reset_out_374,
      C => tx_clk0,
      Q => BU2_U0_G_FLOWCONTROL_flwctrl_tx_data_int(51)
    );
  BU2_U0_G_FLOWCONTROL_flwctrl_tx_data_int_50 : FDC
    port map (
      D => tx_data_386(50),
      CLR => BU2_U0_G_TX_RESET_sync_flow_ctrl_tx_reset_i_reset_out_374,
      C => tx_clk0,
      Q => BU2_U0_G_FLOWCONTROL_flwctrl_tx_data_int(50)
    );
  BU2_U0_G_FLOWCONTROL_flwctrl_tx_data_int_49 : FDC
    port map (
      D => tx_data_386(49),
      CLR => BU2_U0_G_TX_RESET_sync_flow_ctrl_tx_reset_i_reset_out_374,
      C => tx_clk0,
      Q => BU2_U0_G_FLOWCONTROL_flwctrl_tx_data_int(49)
    );
  BU2_U0_G_FLOWCONTROL_flwctrl_tx_data_int_48 : FDC
    port map (
      D => tx_data_386(48),
      CLR => BU2_U0_G_TX_RESET_sync_flow_ctrl_tx_reset_i_reset_out_374,
      C => tx_clk0,
      Q => BU2_U0_G_FLOWCONTROL_flwctrl_tx_data_int(48)
    );
  BU2_U0_G_FLOWCONTROL_flwctrl_tx_data_int_47 : FDC
    port map (
      D => tx_data_386(47),
      CLR => BU2_U0_G_TX_RESET_sync_flow_ctrl_tx_reset_i_reset_out_374,
      C => tx_clk0,
      Q => BU2_U0_G_FLOWCONTROL_flwctrl_tx_data_int(47)
    );
  BU2_U0_G_FLOWCONTROL_flwctrl_tx_data_int_46 : FDC
    port map (
      D => tx_data_386(46),
      CLR => BU2_U0_G_TX_RESET_sync_flow_ctrl_tx_reset_i_reset_out_374,
      C => tx_clk0,
      Q => BU2_U0_G_FLOWCONTROL_flwctrl_tx_data_int(46)
    );
  BU2_U0_G_FLOWCONTROL_flwctrl_tx_data_int_45 : FDC
    port map (
      D => tx_data_386(45),
      CLR => BU2_U0_G_TX_RESET_sync_flow_ctrl_tx_reset_i_reset_out_374,
      C => tx_clk0,
      Q => BU2_U0_G_FLOWCONTROL_flwctrl_tx_data_int(45)
    );
  BU2_U0_G_FLOWCONTROL_flwctrl_tx_data_int_44 : FDC
    port map (
      D => tx_data_386(44),
      CLR => BU2_U0_G_TX_RESET_sync_flow_ctrl_tx_reset_i_reset_out_374,
      C => tx_clk0,
      Q => BU2_U0_G_FLOWCONTROL_flwctrl_tx_data_int(44)
    );
  BU2_U0_G_FLOWCONTROL_flwctrl_tx_data_int_43 : FDC
    port map (
      D => tx_data_386(43),
      CLR => BU2_U0_G_TX_RESET_sync_flow_ctrl_tx_reset_i_reset_out_374,
      C => tx_clk0,
      Q => BU2_U0_G_FLOWCONTROL_flwctrl_tx_data_int(43)
    );
  BU2_U0_G_FLOWCONTROL_flwctrl_tx_data_int_42 : FDC
    port map (
      D => tx_data_386(42),
      CLR => BU2_U0_G_TX_RESET_sync_flow_ctrl_tx_reset_i_reset_out_374,
      C => tx_clk0,
      Q => BU2_U0_G_FLOWCONTROL_flwctrl_tx_data_int(42)
    );
  BU2_U0_G_FLOWCONTROL_flwctrl_tx_data_int_41 : FDC
    port map (
      D => tx_data_386(41),
      CLR => BU2_U0_G_TX_RESET_sync_flow_ctrl_tx_reset_i_reset_out_374,
      C => tx_clk0,
      Q => BU2_U0_G_FLOWCONTROL_flwctrl_tx_data_int(41)
    );
  BU2_U0_G_FLOWCONTROL_flwctrl_tx_data_int_40 : FDC
    port map (
      D => tx_data_386(40),
      CLR => BU2_U0_G_TX_RESET_sync_flow_ctrl_tx_reset_i_reset_out_374,
      C => tx_clk0,
      Q => BU2_U0_G_FLOWCONTROL_flwctrl_tx_data_int(40)
    );
  BU2_U0_G_FLOWCONTROL_flwctrl_tx_data_int_39 : FDC
    port map (
      D => tx_data_386(39),
      CLR => BU2_U0_G_TX_RESET_sync_flow_ctrl_tx_reset_i_reset_out_374,
      C => tx_clk0,
      Q => BU2_U0_G_FLOWCONTROL_flwctrl_tx_data_int(39)
    );
  BU2_U0_G_FLOWCONTROL_flwctrl_tx_data_int_38 : FDC
    port map (
      D => tx_data_386(38),
      CLR => BU2_U0_G_TX_RESET_sync_flow_ctrl_tx_reset_i_reset_out_374,
      C => tx_clk0,
      Q => BU2_U0_G_FLOWCONTROL_flwctrl_tx_data_int(38)
    );
  BU2_U0_G_FLOWCONTROL_flwctrl_tx_data_int_37 : FDC
    port map (
      D => tx_data_386(37),
      CLR => BU2_U0_G_TX_RESET_sync_flow_ctrl_tx_reset_i_reset_out_374,
      C => tx_clk0,
      Q => BU2_U0_G_FLOWCONTROL_flwctrl_tx_data_int(37)
    );
  BU2_U0_G_FLOWCONTROL_flwctrl_tx_data_int_36 : FDC
    port map (
      D => tx_data_386(36),
      CLR => BU2_U0_G_TX_RESET_sync_flow_ctrl_tx_reset_i_reset_out_374,
      C => tx_clk0,
      Q => BU2_U0_G_FLOWCONTROL_flwctrl_tx_data_int(36)
    );
  BU2_U0_G_FLOWCONTROL_flwctrl_tx_data_int_35 : FDC
    port map (
      D => tx_data_386(35),
      CLR => BU2_U0_G_TX_RESET_sync_flow_ctrl_tx_reset_i_reset_out_374,
      C => tx_clk0,
      Q => BU2_U0_G_FLOWCONTROL_flwctrl_tx_data_int(35)
    );
  BU2_U0_G_FLOWCONTROL_flwctrl_tx_data_int_34 : FDC
    port map (
      D => tx_data_386(34),
      CLR => BU2_U0_G_TX_RESET_sync_flow_ctrl_tx_reset_i_reset_out_374,
      C => tx_clk0,
      Q => BU2_U0_G_FLOWCONTROL_flwctrl_tx_data_int(34)
    );
  BU2_U0_G_FLOWCONTROL_flwctrl_tx_data_int_33 : FDC
    port map (
      D => tx_data_386(33),
      CLR => BU2_U0_G_TX_RESET_sync_flow_ctrl_tx_reset_i_reset_out_374,
      C => tx_clk0,
      Q => BU2_U0_G_FLOWCONTROL_flwctrl_tx_data_int(33)
    );
  BU2_U0_G_FLOWCONTROL_flwctrl_tx_data_int_32 : FDC
    port map (
      D => tx_data_386(32),
      CLR => BU2_U0_G_TX_RESET_sync_flow_ctrl_tx_reset_i_reset_out_374,
      C => tx_clk0,
      Q => BU2_U0_G_FLOWCONTROL_flwctrl_tx_data_int(32)
    );
  BU2_U0_G_FLOWCONTROL_flwctrl_tx_data_int_31 : FDC
    port map (
      D => tx_data_386(31),
      CLR => BU2_U0_G_TX_RESET_sync_flow_ctrl_tx_reset_i_reset_out_374,
      C => tx_clk0,
      Q => BU2_U0_G_FLOWCONTROL_flwctrl_tx_data_int(31)
    );
  BU2_U0_G_FLOWCONTROL_flwctrl_tx_data_int_30 : FDC
    port map (
      D => tx_data_386(30),
      CLR => BU2_U0_G_TX_RESET_sync_flow_ctrl_tx_reset_i_reset_out_374,
      C => tx_clk0,
      Q => BU2_U0_G_FLOWCONTROL_flwctrl_tx_data_int(30)
    );
  BU2_U0_G_FLOWCONTROL_flwctrl_tx_data_int_29 : FDC
    port map (
      D => tx_data_386(29),
      CLR => BU2_U0_G_TX_RESET_sync_flow_ctrl_tx_reset_i_reset_out_374,
      C => tx_clk0,
      Q => BU2_U0_G_FLOWCONTROL_flwctrl_tx_data_int(29)
    );
  BU2_U0_G_FLOWCONTROL_flwctrl_tx_data_int_28 : FDC
    port map (
      D => tx_data_386(28),
      CLR => BU2_U0_G_TX_RESET_sync_flow_ctrl_tx_reset_i_reset_out_374,
      C => tx_clk0,
      Q => BU2_U0_G_FLOWCONTROL_flwctrl_tx_data_int(28)
    );
  BU2_U0_G_FLOWCONTROL_flwctrl_tx_data_int_27 : FDC
    port map (
      D => tx_data_386(27),
      CLR => BU2_U0_G_TX_RESET_sync_flow_ctrl_tx_reset_i_reset_out_374,
      C => tx_clk0,
      Q => BU2_U0_G_FLOWCONTROL_flwctrl_tx_data_int(27)
    );
  BU2_U0_G_FLOWCONTROL_flwctrl_tx_data_int_26 : FDC
    port map (
      D => tx_data_386(26),
      CLR => BU2_U0_G_TX_RESET_sync_flow_ctrl_tx_reset_i_reset_out_374,
      C => tx_clk0,
      Q => BU2_U0_G_FLOWCONTROL_flwctrl_tx_data_int(26)
    );
  BU2_U0_G_FLOWCONTROL_flwctrl_tx_data_int_25 : FDC
    port map (
      D => tx_data_386(25),
      CLR => BU2_U0_G_TX_RESET_sync_flow_ctrl_tx_reset_i_reset_out_374,
      C => tx_clk0,
      Q => BU2_U0_G_FLOWCONTROL_flwctrl_tx_data_int(25)
    );
  BU2_U0_G_FLOWCONTROL_flwctrl_tx_data_int_24 : FDC
    port map (
      D => tx_data_386(24),
      CLR => BU2_U0_G_TX_RESET_sync_flow_ctrl_tx_reset_i_reset_out_374,
      C => tx_clk0,
      Q => BU2_U0_G_FLOWCONTROL_flwctrl_tx_data_int(24)
    );
  BU2_U0_G_FLOWCONTROL_flwctrl_tx_data_int_23 : FDC
    port map (
      D => tx_data_386(23),
      CLR => BU2_U0_G_TX_RESET_sync_flow_ctrl_tx_reset_i_reset_out_374,
      C => tx_clk0,
      Q => BU2_U0_G_FLOWCONTROL_flwctrl_tx_data_int(23)
    );
  BU2_U0_G_FLOWCONTROL_flwctrl_tx_data_int_22 : FDC
    port map (
      D => tx_data_386(22),
      CLR => BU2_U0_G_TX_RESET_sync_flow_ctrl_tx_reset_i_reset_out_374,
      C => tx_clk0,
      Q => BU2_U0_G_FLOWCONTROL_flwctrl_tx_data_int(22)
    );
  BU2_U0_G_FLOWCONTROL_flwctrl_tx_data_int_21 : FDC
    port map (
      D => tx_data_386(21),
      CLR => BU2_U0_G_TX_RESET_sync_flow_ctrl_tx_reset_i_reset_out_374,
      C => tx_clk0,
      Q => BU2_U0_G_FLOWCONTROL_flwctrl_tx_data_int(21)
    );
  BU2_U0_G_FLOWCONTROL_flwctrl_tx_data_int_20 : FDC
    port map (
      D => tx_data_386(20),
      CLR => BU2_U0_G_TX_RESET_sync_flow_ctrl_tx_reset_i_reset_out_374,
      C => tx_clk0,
      Q => BU2_U0_G_FLOWCONTROL_flwctrl_tx_data_int(20)
    );
  BU2_U0_G_FLOWCONTROL_flwctrl_tx_data_int_19 : FDC
    port map (
      D => tx_data_386(19),
      CLR => BU2_U0_G_TX_RESET_sync_flow_ctrl_tx_reset_i_reset_out_374,
      C => tx_clk0,
      Q => BU2_U0_G_FLOWCONTROL_flwctrl_tx_data_int(19)
    );
  BU2_U0_G_FLOWCONTROL_flwctrl_tx_data_int_18 : FDC
    port map (
      D => tx_data_386(18),
      CLR => BU2_U0_G_TX_RESET_sync_flow_ctrl_tx_reset_i_reset_out_374,
      C => tx_clk0,
      Q => BU2_U0_G_FLOWCONTROL_flwctrl_tx_data_int(18)
    );
  BU2_U0_G_FLOWCONTROL_flwctrl_tx_data_int_17 : FDC
    port map (
      D => tx_data_386(17),
      CLR => BU2_U0_G_TX_RESET_sync_flow_ctrl_tx_reset_i_reset_out_374,
      C => tx_clk0,
      Q => BU2_U0_G_FLOWCONTROL_flwctrl_tx_data_int(17)
    );
  BU2_U0_G_FLOWCONTROL_flwctrl_tx_data_int_16 : FDC
    port map (
      D => tx_data_386(16),
      CLR => BU2_U0_G_TX_RESET_sync_flow_ctrl_tx_reset_i_reset_out_374,
      C => tx_clk0,
      Q => BU2_U0_G_FLOWCONTROL_flwctrl_tx_data_int(16)
    );
  BU2_U0_G_FLOWCONTROL_flwctrl_tx_data_int_15 : FDC
    port map (
      D => tx_data_386(15),
      CLR => BU2_U0_G_TX_RESET_sync_flow_ctrl_tx_reset_i_reset_out_374,
      C => tx_clk0,
      Q => BU2_U0_G_FLOWCONTROL_flwctrl_tx_data_int(15)
    );
  BU2_U0_G_FLOWCONTROL_flwctrl_tx_data_int_14 : FDC
    port map (
      D => tx_data_386(14),
      CLR => BU2_U0_G_TX_RESET_sync_flow_ctrl_tx_reset_i_reset_out_374,
      C => tx_clk0,
      Q => BU2_U0_G_FLOWCONTROL_flwctrl_tx_data_int(14)
    );
  BU2_U0_G_FLOWCONTROL_flwctrl_tx_data_int_13 : FDC
    port map (
      D => tx_data_386(13),
      CLR => BU2_U0_G_TX_RESET_sync_flow_ctrl_tx_reset_i_reset_out_374,
      C => tx_clk0,
      Q => BU2_U0_G_FLOWCONTROL_flwctrl_tx_data_int(13)
    );
  BU2_U0_G_FLOWCONTROL_flwctrl_tx_data_int_12 : FDC
    port map (
      D => tx_data_386(12),
      CLR => BU2_U0_G_TX_RESET_sync_flow_ctrl_tx_reset_i_reset_out_374,
      C => tx_clk0,
      Q => BU2_U0_G_FLOWCONTROL_flwctrl_tx_data_int(12)
    );
  BU2_U0_G_FLOWCONTROL_flwctrl_tx_data_int_11 : FDC
    port map (
      D => tx_data_386(11),
      CLR => BU2_U0_G_TX_RESET_sync_flow_ctrl_tx_reset_i_reset_out_374,
      C => tx_clk0,
      Q => BU2_U0_G_FLOWCONTROL_flwctrl_tx_data_int(11)
    );
  BU2_U0_G_FLOWCONTROL_flwctrl_tx_data_int_10 : FDC
    port map (
      D => tx_data_386(10),
      CLR => BU2_U0_G_TX_RESET_sync_flow_ctrl_tx_reset_i_reset_out_374,
      C => tx_clk0,
      Q => BU2_U0_G_FLOWCONTROL_flwctrl_tx_data_int(10)
    );
  BU2_U0_G_FLOWCONTROL_flwctrl_tx_data_int_9 : FDC
    port map (
      D => tx_data_386(9),
      CLR => BU2_U0_G_TX_RESET_sync_flow_ctrl_tx_reset_i_reset_out_374,
      C => tx_clk0,
      Q => BU2_U0_G_FLOWCONTROL_flwctrl_tx_data_int(9)
    );
  BU2_U0_G_FLOWCONTROL_flwctrl_tx_data_int_8 : FDC
    port map (
      D => tx_data_386(8),
      CLR => BU2_U0_G_TX_RESET_sync_flow_ctrl_tx_reset_i_reset_out_374,
      C => tx_clk0,
      Q => BU2_U0_G_FLOWCONTROL_flwctrl_tx_data_int(8)
    );
  BU2_U0_G_FLOWCONTROL_flwctrl_tx_data_int_7 : FDC
    port map (
      D => tx_data_386(7),
      CLR => BU2_U0_G_TX_RESET_sync_flow_ctrl_tx_reset_i_reset_out_374,
      C => tx_clk0,
      Q => BU2_U0_G_FLOWCONTROL_flwctrl_tx_data_int(7)
    );
  BU2_U0_G_FLOWCONTROL_flwctrl_tx_data_int_6 : FDC
    port map (
      D => tx_data_386(6),
      CLR => BU2_U0_G_TX_RESET_sync_flow_ctrl_tx_reset_i_reset_out_374,
      C => tx_clk0,
      Q => BU2_U0_G_FLOWCONTROL_flwctrl_tx_data_int(6)
    );
  BU2_U0_G_FLOWCONTROL_flwctrl_tx_data_int_5 : FDC
    port map (
      D => tx_data_386(5),
      CLR => BU2_U0_G_TX_RESET_sync_flow_ctrl_tx_reset_i_reset_out_374,
      C => tx_clk0,
      Q => BU2_U0_G_FLOWCONTROL_flwctrl_tx_data_int(5)
    );
  BU2_U0_G_FLOWCONTROL_flwctrl_tx_data_int_4 : FDC
    port map (
      D => tx_data_386(4),
      CLR => BU2_U0_G_TX_RESET_sync_flow_ctrl_tx_reset_i_reset_out_374,
      C => tx_clk0,
      Q => BU2_U0_G_FLOWCONTROL_flwctrl_tx_data_int(4)
    );
  BU2_U0_G_FLOWCONTROL_flwctrl_tx_data_int_3 : FDC
    port map (
      D => tx_data_386(3),
      CLR => BU2_U0_G_TX_RESET_sync_flow_ctrl_tx_reset_i_reset_out_374,
      C => tx_clk0,
      Q => BU2_U0_G_FLOWCONTROL_flwctrl_tx_data_int(3)
    );
  BU2_U0_G_FLOWCONTROL_flwctrl_tx_data_int_2 : FDC
    port map (
      D => tx_data_386(2),
      CLR => BU2_U0_G_TX_RESET_sync_flow_ctrl_tx_reset_i_reset_out_374,
      C => tx_clk0,
      Q => BU2_U0_G_FLOWCONTROL_flwctrl_tx_data_int(2)
    );
  BU2_U0_G_FLOWCONTROL_flwctrl_tx_data_int_1 : FDC
    port map (
      D => tx_data_386(1),
      CLR => BU2_U0_G_TX_RESET_sync_flow_ctrl_tx_reset_i_reset_out_374,
      C => tx_clk0,
      Q => BU2_U0_G_FLOWCONTROL_flwctrl_tx_data_int(1)
    );
  BU2_U0_G_FLOWCONTROL_flwctrl_tx_data_int_0 : FDC
    port map (
      D => tx_data_386(0),
      CLR => BU2_U0_G_TX_RESET_sync_flow_ctrl_tx_reset_i_reset_out_374,
      C => tx_clk0,
      Q => BU2_U0_G_FLOWCONTROL_flwctrl_tx_data_int(0)
    );
  BU2_U0_G_FLOWCONTROL_flwctrl_rx_data_int_63 : FDC
    port map (
      D => BU2_U0_G_RX_rxgen_data(63),
      CLR => BU2_U0_G_RX_RESET_sync_flow_ctrl_rx_reset_i_reset_out_382,
      C => rx_clk0,
      Q => rx_data_389(63)
    );
  BU2_U0_G_FLOWCONTROL_flwctrl_rx_data_int_62 : FDC
    port map (
      D => BU2_U0_G_RX_rxgen_data(62),
      CLR => BU2_U0_G_RX_RESET_sync_flow_ctrl_rx_reset_i_reset_out_382,
      C => rx_clk0,
      Q => rx_data_389(62)
    );
  BU2_U0_G_FLOWCONTROL_flwctrl_rx_data_int_61 : FDC
    port map (
      D => BU2_U0_G_RX_rxgen_data(61),
      CLR => BU2_U0_G_RX_RESET_sync_flow_ctrl_rx_reset_i_reset_out_382,
      C => rx_clk0,
      Q => rx_data_389(61)
    );
  BU2_U0_G_FLOWCONTROL_flwctrl_rx_data_int_60 : FDC
    port map (
      D => BU2_U0_G_RX_rxgen_data(60),
      CLR => BU2_U0_G_RX_RESET_sync_flow_ctrl_rx_reset_i_reset_out_382,
      C => rx_clk0,
      Q => rx_data_389(60)
    );
  BU2_U0_G_FLOWCONTROL_flwctrl_rx_data_int_59 : FDC
    port map (
      D => BU2_U0_G_RX_rxgen_data(59),
      CLR => BU2_U0_G_RX_RESET_sync_flow_ctrl_rx_reset_i_reset_out_382,
      C => rx_clk0,
      Q => rx_data_389(59)
    );
  BU2_U0_G_FLOWCONTROL_flwctrl_rx_data_int_58 : FDC
    port map (
      D => BU2_U0_G_RX_rxgen_data(58),
      CLR => BU2_U0_G_RX_RESET_sync_flow_ctrl_rx_reset_i_reset_out_382,
      C => rx_clk0,
      Q => rx_data_389(58)
    );
  BU2_U0_G_FLOWCONTROL_flwctrl_rx_data_int_57 : FDC
    port map (
      D => BU2_U0_G_RX_rxgen_data(57),
      CLR => BU2_U0_G_RX_RESET_sync_flow_ctrl_rx_reset_i_reset_out_382,
      C => rx_clk0,
      Q => rx_data_389(57)
    );
  BU2_U0_G_FLOWCONTROL_flwctrl_rx_data_int_56 : FDC
    port map (
      D => BU2_U0_G_RX_rxgen_data(56),
      CLR => BU2_U0_G_RX_RESET_sync_flow_ctrl_rx_reset_i_reset_out_382,
      C => rx_clk0,
      Q => rx_data_389(56)
    );
  BU2_U0_G_FLOWCONTROL_flwctrl_rx_data_int_55 : FDC
    port map (
      D => BU2_U0_G_RX_rxgen_data(55),
      CLR => BU2_U0_G_RX_RESET_sync_flow_ctrl_rx_reset_i_reset_out_382,
      C => rx_clk0,
      Q => rx_data_389(55)
    );
  BU2_U0_G_FLOWCONTROL_flwctrl_rx_data_int_54 : FDC
    port map (
      D => BU2_U0_G_RX_rxgen_data(54),
      CLR => BU2_U0_G_RX_RESET_sync_flow_ctrl_rx_reset_i_reset_out_382,
      C => rx_clk0,
      Q => rx_data_389(54)
    );
  BU2_U0_G_FLOWCONTROL_flwctrl_rx_data_int_53 : FDC
    port map (
      D => BU2_U0_G_RX_rxgen_data(53),
      CLR => BU2_U0_G_RX_RESET_sync_flow_ctrl_rx_reset_i_reset_out_382,
      C => rx_clk0,
      Q => rx_data_389(53)
    );
  BU2_U0_G_FLOWCONTROL_flwctrl_rx_data_int_52 : FDC
    port map (
      D => BU2_U0_G_RX_rxgen_data(52),
      CLR => BU2_U0_G_RX_RESET_sync_flow_ctrl_rx_reset_i_reset_out_382,
      C => rx_clk0,
      Q => rx_data_389(52)
    );
  BU2_U0_G_FLOWCONTROL_flwctrl_rx_data_int_51 : FDC
    port map (
      D => BU2_U0_G_RX_rxgen_data(51),
      CLR => BU2_U0_G_RX_RESET_sync_flow_ctrl_rx_reset_i_reset_out_382,
      C => rx_clk0,
      Q => rx_data_389(51)
    );
  BU2_U0_G_FLOWCONTROL_flwctrl_rx_data_int_50 : FDC
    port map (
      D => BU2_U0_G_RX_rxgen_data(50),
      CLR => BU2_U0_G_RX_RESET_sync_flow_ctrl_rx_reset_i_reset_out_382,
      C => rx_clk0,
      Q => rx_data_389(50)
    );
  BU2_U0_G_FLOWCONTROL_flwctrl_rx_data_int_49 : FDC
    port map (
      D => BU2_U0_G_RX_rxgen_data(49),
      CLR => BU2_U0_G_RX_RESET_sync_flow_ctrl_rx_reset_i_reset_out_382,
      C => rx_clk0,
      Q => rx_data_389(49)
    );
  BU2_U0_G_FLOWCONTROL_flwctrl_rx_data_int_48 : FDC
    port map (
      D => BU2_U0_G_RX_rxgen_data(48),
      CLR => BU2_U0_G_RX_RESET_sync_flow_ctrl_rx_reset_i_reset_out_382,
      C => rx_clk0,
      Q => rx_data_389(48)
    );
  BU2_U0_G_FLOWCONTROL_flwctrl_rx_data_int_47 : FDC
    port map (
      D => BU2_U0_G_RX_rxgen_data(47),
      CLR => BU2_U0_G_RX_RESET_sync_flow_ctrl_rx_reset_i_reset_out_382,
      C => rx_clk0,
      Q => rx_data_389(47)
    );
  BU2_U0_G_FLOWCONTROL_flwctrl_rx_data_int_46 : FDC
    port map (
      D => BU2_U0_G_RX_rxgen_data(46),
      CLR => BU2_U0_G_RX_RESET_sync_flow_ctrl_rx_reset_i_reset_out_382,
      C => rx_clk0,
      Q => rx_data_389(46)
    );
  BU2_U0_G_FLOWCONTROL_flwctrl_rx_data_int_45 : FDC
    port map (
      D => BU2_U0_G_RX_rxgen_data(45),
      CLR => BU2_U0_G_RX_RESET_sync_flow_ctrl_rx_reset_i_reset_out_382,
      C => rx_clk0,
      Q => rx_data_389(45)
    );
  BU2_U0_G_FLOWCONTROL_flwctrl_rx_data_int_44 : FDC
    port map (
      D => BU2_U0_G_RX_rxgen_data(44),
      CLR => BU2_U0_G_RX_RESET_sync_flow_ctrl_rx_reset_i_reset_out_382,
      C => rx_clk0,
      Q => rx_data_389(44)
    );
  BU2_U0_G_FLOWCONTROL_flwctrl_rx_data_int_43 : FDC
    port map (
      D => BU2_U0_G_RX_rxgen_data(43),
      CLR => BU2_U0_G_RX_RESET_sync_flow_ctrl_rx_reset_i_reset_out_382,
      C => rx_clk0,
      Q => rx_data_389(43)
    );
  BU2_U0_G_FLOWCONTROL_flwctrl_rx_data_int_42 : FDC
    port map (
      D => BU2_U0_G_RX_rxgen_data(42),
      CLR => BU2_U0_G_RX_RESET_sync_flow_ctrl_rx_reset_i_reset_out_382,
      C => rx_clk0,
      Q => rx_data_389(42)
    );
  BU2_U0_G_FLOWCONTROL_flwctrl_rx_data_int_41 : FDC
    port map (
      D => BU2_U0_G_RX_rxgen_data(41),
      CLR => BU2_U0_G_RX_RESET_sync_flow_ctrl_rx_reset_i_reset_out_382,
      C => rx_clk0,
      Q => rx_data_389(41)
    );
  BU2_U0_G_FLOWCONTROL_flwctrl_rx_data_int_40 : FDC
    port map (
      D => BU2_U0_G_RX_rxgen_data(40),
      CLR => BU2_U0_G_RX_RESET_sync_flow_ctrl_rx_reset_i_reset_out_382,
      C => rx_clk0,
      Q => rx_data_389(40)
    );
  BU2_U0_G_FLOWCONTROL_flwctrl_rx_data_int_39 : FDC
    port map (
      D => BU2_U0_G_RX_rxgen_data(39),
      CLR => BU2_U0_G_RX_RESET_sync_flow_ctrl_rx_reset_i_reset_out_382,
      C => rx_clk0,
      Q => rx_data_389(39)
    );
  BU2_U0_G_FLOWCONTROL_flwctrl_rx_data_int_38 : FDC
    port map (
      D => BU2_U0_G_RX_rxgen_data(38),
      CLR => BU2_U0_G_RX_RESET_sync_flow_ctrl_rx_reset_i_reset_out_382,
      C => rx_clk0,
      Q => rx_data_389(38)
    );
  BU2_U0_G_FLOWCONTROL_flwctrl_rx_data_int_37 : FDC
    port map (
      D => BU2_U0_G_RX_rxgen_data(37),
      CLR => BU2_U0_G_RX_RESET_sync_flow_ctrl_rx_reset_i_reset_out_382,
      C => rx_clk0,
      Q => rx_data_389(37)
    );
  BU2_U0_G_FLOWCONTROL_flwctrl_rx_data_int_36 : FDC
    port map (
      D => BU2_U0_G_RX_rxgen_data(36),
      CLR => BU2_U0_G_RX_RESET_sync_flow_ctrl_rx_reset_i_reset_out_382,
      C => rx_clk0,
      Q => rx_data_389(36)
    );
  BU2_U0_G_FLOWCONTROL_flwctrl_rx_data_int_35 : FDC
    port map (
      D => BU2_U0_G_RX_rxgen_data(35),
      CLR => BU2_U0_G_RX_RESET_sync_flow_ctrl_rx_reset_i_reset_out_382,
      C => rx_clk0,
      Q => rx_data_389(35)
    );
  BU2_U0_G_FLOWCONTROL_flwctrl_rx_data_int_34 : FDC
    port map (
      D => BU2_U0_G_RX_rxgen_data(34),
      CLR => BU2_U0_G_RX_RESET_sync_flow_ctrl_rx_reset_i_reset_out_382,
      C => rx_clk0,
      Q => rx_data_389(34)
    );
  BU2_U0_G_FLOWCONTROL_flwctrl_rx_data_int_33 : FDC
    port map (
      D => BU2_U0_G_RX_rxgen_data(33),
      CLR => BU2_U0_G_RX_RESET_sync_flow_ctrl_rx_reset_i_reset_out_382,
      C => rx_clk0,
      Q => rx_data_389(33)
    );
  BU2_U0_G_FLOWCONTROL_flwctrl_rx_data_int_32 : FDC
    port map (
      D => BU2_U0_G_RX_rxgen_data(32),
      CLR => BU2_U0_G_RX_RESET_sync_flow_ctrl_rx_reset_i_reset_out_382,
      C => rx_clk0,
      Q => rx_data_389(32)
    );
  BU2_U0_G_FLOWCONTROL_flwctrl_rx_data_int_31 : FDC
    port map (
      D => BU2_U0_G_RX_rxgen_data(31),
      CLR => BU2_U0_G_RX_RESET_sync_flow_ctrl_rx_reset_i_reset_out_382,
      C => rx_clk0,
      Q => rx_data_389(31)
    );
  BU2_U0_G_FLOWCONTROL_flwctrl_rx_data_int_30 : FDC
    port map (
      D => BU2_U0_G_RX_rxgen_data(30),
      CLR => BU2_U0_G_RX_RESET_sync_flow_ctrl_rx_reset_i_reset_out_382,
      C => rx_clk0,
      Q => rx_data_389(30)
    );
  BU2_U0_G_FLOWCONTROL_flwctrl_rx_data_int_29 : FDC
    port map (
      D => BU2_U0_G_RX_rxgen_data(29),
      CLR => BU2_U0_G_RX_RESET_sync_flow_ctrl_rx_reset_i_reset_out_382,
      C => rx_clk0,
      Q => rx_data_389(29)
    );
  BU2_U0_G_FLOWCONTROL_flwctrl_rx_data_int_28 : FDC
    port map (
      D => BU2_U0_G_RX_rxgen_data(28),
      CLR => BU2_U0_G_RX_RESET_sync_flow_ctrl_rx_reset_i_reset_out_382,
      C => rx_clk0,
      Q => rx_data_389(28)
    );
  BU2_U0_G_FLOWCONTROL_flwctrl_rx_data_int_27 : FDC
    port map (
      D => BU2_U0_G_RX_rxgen_data(27),
      CLR => BU2_U0_G_RX_RESET_sync_flow_ctrl_rx_reset_i_reset_out_382,
      C => rx_clk0,
      Q => rx_data_389(27)
    );
  BU2_U0_G_FLOWCONTROL_flwctrl_rx_data_int_26 : FDC
    port map (
      D => BU2_U0_G_RX_rxgen_data(26),
      CLR => BU2_U0_G_RX_RESET_sync_flow_ctrl_rx_reset_i_reset_out_382,
      C => rx_clk0,
      Q => rx_data_389(26)
    );
  BU2_U0_G_FLOWCONTROL_flwctrl_rx_data_int_25 : FDC
    port map (
      D => BU2_U0_G_RX_rxgen_data(25),
      CLR => BU2_U0_G_RX_RESET_sync_flow_ctrl_rx_reset_i_reset_out_382,
      C => rx_clk0,
      Q => rx_data_389(25)
    );
  BU2_U0_G_FLOWCONTROL_flwctrl_rx_data_int_24 : FDC
    port map (
      D => BU2_U0_G_RX_rxgen_data(24),
      CLR => BU2_U0_G_RX_RESET_sync_flow_ctrl_rx_reset_i_reset_out_382,
      C => rx_clk0,
      Q => rx_data_389(24)
    );
  BU2_U0_G_FLOWCONTROL_flwctrl_rx_data_int_23 : FDC
    port map (
      D => BU2_U0_G_RX_rxgen_data(23),
      CLR => BU2_U0_G_RX_RESET_sync_flow_ctrl_rx_reset_i_reset_out_382,
      C => rx_clk0,
      Q => rx_data_389(23)
    );
  BU2_U0_G_FLOWCONTROL_flwctrl_rx_data_int_22 : FDC
    port map (
      D => BU2_U0_G_RX_rxgen_data(22),
      CLR => BU2_U0_G_RX_RESET_sync_flow_ctrl_rx_reset_i_reset_out_382,
      C => rx_clk0,
      Q => rx_data_389(22)
    );
  BU2_U0_G_FLOWCONTROL_flwctrl_rx_data_int_21 : FDC
    port map (
      D => BU2_U0_G_RX_rxgen_data(21),
      CLR => BU2_U0_G_RX_RESET_sync_flow_ctrl_rx_reset_i_reset_out_382,
      C => rx_clk0,
      Q => rx_data_389(21)
    );
  BU2_U0_G_FLOWCONTROL_flwctrl_rx_data_int_20 : FDC
    port map (
      D => BU2_U0_G_RX_rxgen_data(20),
      CLR => BU2_U0_G_RX_RESET_sync_flow_ctrl_rx_reset_i_reset_out_382,
      C => rx_clk0,
      Q => rx_data_389(20)
    );
  BU2_U0_G_FLOWCONTROL_flwctrl_rx_data_int_19 : FDC
    port map (
      D => BU2_U0_G_RX_rxgen_data(19),
      CLR => BU2_U0_G_RX_RESET_sync_flow_ctrl_rx_reset_i_reset_out_382,
      C => rx_clk0,
      Q => rx_data_389(19)
    );
  BU2_U0_G_FLOWCONTROL_flwctrl_rx_data_int_18 : FDC
    port map (
      D => BU2_U0_G_RX_rxgen_data(18),
      CLR => BU2_U0_G_RX_RESET_sync_flow_ctrl_rx_reset_i_reset_out_382,
      C => rx_clk0,
      Q => rx_data_389(18)
    );
  BU2_U0_G_FLOWCONTROL_flwctrl_rx_data_int_17 : FDC
    port map (
      D => BU2_U0_G_RX_rxgen_data(17),
      CLR => BU2_U0_G_RX_RESET_sync_flow_ctrl_rx_reset_i_reset_out_382,
      C => rx_clk0,
      Q => rx_data_389(17)
    );
  BU2_U0_G_FLOWCONTROL_flwctrl_rx_data_int_16 : FDC
    port map (
      D => BU2_U0_G_RX_rxgen_data(16),
      CLR => BU2_U0_G_RX_RESET_sync_flow_ctrl_rx_reset_i_reset_out_382,
      C => rx_clk0,
      Q => rx_data_389(16)
    );
  BU2_U0_G_FLOWCONTROL_flwctrl_rx_data_int_15 : FDC
    port map (
      D => BU2_U0_G_RX_rxgen_data(15),
      CLR => BU2_U0_G_RX_RESET_sync_flow_ctrl_rx_reset_i_reset_out_382,
      C => rx_clk0,
      Q => rx_data_389(15)
    );
  BU2_U0_G_FLOWCONTROL_flwctrl_rx_data_int_14 : FDC
    port map (
      D => BU2_U0_G_RX_rxgen_data(14),
      CLR => BU2_U0_G_RX_RESET_sync_flow_ctrl_rx_reset_i_reset_out_382,
      C => rx_clk0,
      Q => rx_data_389(14)
    );
  BU2_U0_G_FLOWCONTROL_flwctrl_rx_data_int_13 : FDC
    port map (
      D => BU2_U0_G_RX_rxgen_data(13),
      CLR => BU2_U0_G_RX_RESET_sync_flow_ctrl_rx_reset_i_reset_out_382,
      C => rx_clk0,
      Q => rx_data_389(13)
    );
  BU2_U0_G_FLOWCONTROL_flwctrl_rx_data_int_12 : FDC
    port map (
      D => BU2_U0_G_RX_rxgen_data(12),
      CLR => BU2_U0_G_RX_RESET_sync_flow_ctrl_rx_reset_i_reset_out_382,
      C => rx_clk0,
      Q => rx_data_389(12)
    );
  BU2_U0_G_FLOWCONTROL_flwctrl_rx_data_int_11 : FDC
    port map (
      D => BU2_U0_G_RX_rxgen_data(11),
      CLR => BU2_U0_G_RX_RESET_sync_flow_ctrl_rx_reset_i_reset_out_382,
      C => rx_clk0,
      Q => rx_data_389(11)
    );
  BU2_U0_G_FLOWCONTROL_flwctrl_rx_data_int_10 : FDC
    port map (
      D => BU2_U0_G_RX_rxgen_data(10),
      CLR => BU2_U0_G_RX_RESET_sync_flow_ctrl_rx_reset_i_reset_out_382,
      C => rx_clk0,
      Q => rx_data_389(10)
    );
  BU2_U0_G_FLOWCONTROL_flwctrl_rx_data_int_9 : FDC
    port map (
      D => BU2_U0_G_RX_rxgen_data(9),
      CLR => BU2_U0_G_RX_RESET_sync_flow_ctrl_rx_reset_i_reset_out_382,
      C => rx_clk0,
      Q => rx_data_389(9)
    );
  BU2_U0_G_FLOWCONTROL_flwctrl_rx_data_int_8 : FDC
    port map (
      D => BU2_U0_G_RX_rxgen_data(8),
      CLR => BU2_U0_G_RX_RESET_sync_flow_ctrl_rx_reset_i_reset_out_382,
      C => rx_clk0,
      Q => rx_data_389(8)
    );
  BU2_U0_G_FLOWCONTROL_flwctrl_rx_data_int_7 : FDC
    port map (
      D => BU2_U0_G_RX_rxgen_data(7),
      CLR => BU2_U0_G_RX_RESET_sync_flow_ctrl_rx_reset_i_reset_out_382,
      C => rx_clk0,
      Q => rx_data_389(7)
    );
  BU2_U0_G_FLOWCONTROL_flwctrl_rx_data_int_6 : FDC
    port map (
      D => BU2_U0_G_RX_rxgen_data(6),
      CLR => BU2_U0_G_RX_RESET_sync_flow_ctrl_rx_reset_i_reset_out_382,
      C => rx_clk0,
      Q => rx_data_389(6)
    );
  BU2_U0_G_FLOWCONTROL_flwctrl_rx_data_int_5 : FDC
    port map (
      D => BU2_U0_G_RX_rxgen_data(5),
      CLR => BU2_U0_G_RX_RESET_sync_flow_ctrl_rx_reset_i_reset_out_382,
      C => rx_clk0,
      Q => rx_data_389(5)
    );
  BU2_U0_G_FLOWCONTROL_flwctrl_rx_data_int_4 : FDC
    port map (
      D => BU2_U0_G_RX_rxgen_data(4),
      CLR => BU2_U0_G_RX_RESET_sync_flow_ctrl_rx_reset_i_reset_out_382,
      C => rx_clk0,
      Q => rx_data_389(4)
    );
  BU2_U0_G_FLOWCONTROL_flwctrl_rx_data_int_3 : FDC
    port map (
      D => BU2_U0_G_RX_rxgen_data(3),
      CLR => BU2_U0_G_RX_RESET_sync_flow_ctrl_rx_reset_i_reset_out_382,
      C => rx_clk0,
      Q => rx_data_389(3)
    );
  BU2_U0_G_FLOWCONTROL_flwctrl_rx_data_int_2 : FDC
    port map (
      D => BU2_U0_G_RX_rxgen_data(2),
      CLR => BU2_U0_G_RX_RESET_sync_flow_ctrl_rx_reset_i_reset_out_382,
      C => rx_clk0,
      Q => rx_data_389(2)
    );
  BU2_U0_G_FLOWCONTROL_flwctrl_rx_data_int_1 : FDC
    port map (
      D => BU2_U0_G_RX_rxgen_data(1),
      CLR => BU2_U0_G_RX_RESET_sync_flow_ctrl_rx_reset_i_reset_out_382,
      C => rx_clk0,
      Q => rx_data_389(1)
    );
  BU2_U0_G_FLOWCONTROL_flwctrl_rx_data_int_0 : FDC
    port map (
      D => BU2_U0_G_RX_rxgen_data(0),
      CLR => BU2_U0_G_RX_RESET_sync_flow_ctrl_rx_reset_i_reset_out_382,
      C => rx_clk0,
      Q => rx_data_389(0)
    );
  BU2_U0_G_FLOWCONTROL_flwctrl_pause_value_int_15 : FDC
    port map (
      D => pause_val_391(15),
      CLR => BU2_U0_G_TX_RESET_sync_flow_ctrl_tx_reset_i_reset_out_374,
      C => tx_clk0,
      Q => BU2_U0_G_FLOWCONTROL_flwctrl_pause_value_int(15)
    );
  BU2_U0_G_FLOWCONTROL_flwctrl_pause_value_int_14 : FDC
    port map (
      D => pause_val_391(14),
      CLR => BU2_U0_G_TX_RESET_sync_flow_ctrl_tx_reset_i_reset_out_374,
      C => tx_clk0,
      Q => BU2_U0_G_FLOWCONTROL_flwctrl_pause_value_int(14)
    );
  BU2_U0_G_FLOWCONTROL_flwctrl_pause_value_int_13 : FDC
    port map (
      D => pause_val_391(13),
      CLR => BU2_U0_G_TX_RESET_sync_flow_ctrl_tx_reset_i_reset_out_374,
      C => tx_clk0,
      Q => BU2_U0_G_FLOWCONTROL_flwctrl_pause_value_int(13)
    );
  BU2_U0_G_FLOWCONTROL_flwctrl_pause_value_int_12 : FDC
    port map (
      D => pause_val_391(12),
      CLR => BU2_U0_G_TX_RESET_sync_flow_ctrl_tx_reset_i_reset_out_374,
      C => tx_clk0,
      Q => BU2_U0_G_FLOWCONTROL_flwctrl_pause_value_int(12)
    );
  BU2_U0_G_FLOWCONTROL_flwctrl_pause_value_int_11 : FDC
    port map (
      D => pause_val_391(11),
      CLR => BU2_U0_G_TX_RESET_sync_flow_ctrl_tx_reset_i_reset_out_374,
      C => tx_clk0,
      Q => BU2_U0_G_FLOWCONTROL_flwctrl_pause_value_int(11)
    );
  BU2_U0_G_FLOWCONTROL_flwctrl_pause_value_int_10 : FDC
    port map (
      D => pause_val_391(10),
      CLR => BU2_U0_G_TX_RESET_sync_flow_ctrl_tx_reset_i_reset_out_374,
      C => tx_clk0,
      Q => BU2_U0_G_FLOWCONTROL_flwctrl_pause_value_int(10)
    );
  BU2_U0_G_FLOWCONTROL_flwctrl_pause_value_int_9 : FDC
    port map (
      D => pause_val_391(9),
      CLR => BU2_U0_G_TX_RESET_sync_flow_ctrl_tx_reset_i_reset_out_374,
      C => tx_clk0,
      Q => BU2_U0_G_FLOWCONTROL_flwctrl_pause_value_int(9)
    );
  BU2_U0_G_FLOWCONTROL_flwctrl_pause_value_int_8 : FDC
    port map (
      D => pause_val_391(8),
      CLR => BU2_U0_G_TX_RESET_sync_flow_ctrl_tx_reset_i_reset_out_374,
      C => tx_clk0,
      Q => BU2_U0_G_FLOWCONTROL_flwctrl_pause_value_int(8)
    );
  BU2_U0_G_FLOWCONTROL_flwctrl_pause_value_int_7 : FDC
    port map (
      D => pause_val_391(7),
      CLR => BU2_U0_G_TX_RESET_sync_flow_ctrl_tx_reset_i_reset_out_374,
      C => tx_clk0,
      Q => BU2_U0_G_FLOWCONTROL_flwctrl_pause_value_int(7)
    );
  BU2_U0_G_FLOWCONTROL_flwctrl_pause_value_int_6 : FDC
    port map (
      D => pause_val_391(6),
      CLR => BU2_U0_G_TX_RESET_sync_flow_ctrl_tx_reset_i_reset_out_374,
      C => tx_clk0,
      Q => BU2_U0_G_FLOWCONTROL_flwctrl_pause_value_int(6)
    );
  BU2_U0_G_FLOWCONTROL_flwctrl_pause_value_int_5 : FDC
    port map (
      D => pause_val_391(5),
      CLR => BU2_U0_G_TX_RESET_sync_flow_ctrl_tx_reset_i_reset_out_374,
      C => tx_clk0,
      Q => BU2_U0_G_FLOWCONTROL_flwctrl_pause_value_int(5)
    );
  BU2_U0_G_FLOWCONTROL_flwctrl_pause_value_int_4 : FDC
    port map (
      D => pause_val_391(4),
      CLR => BU2_U0_G_TX_RESET_sync_flow_ctrl_tx_reset_i_reset_out_374,
      C => tx_clk0,
      Q => BU2_U0_G_FLOWCONTROL_flwctrl_pause_value_int(4)
    );
  BU2_U0_G_FLOWCONTROL_flwctrl_pause_value_int_3 : FDC
    port map (
      D => pause_val_391(3),
      CLR => BU2_U0_G_TX_RESET_sync_flow_ctrl_tx_reset_i_reset_out_374,
      C => tx_clk0,
      Q => BU2_U0_G_FLOWCONTROL_flwctrl_pause_value_int(3)
    );
  BU2_U0_G_FLOWCONTROL_flwctrl_pause_value_int_2 : FDC
    port map (
      D => pause_val_391(2),
      CLR => BU2_U0_G_TX_RESET_sync_flow_ctrl_tx_reset_i_reset_out_374,
      C => tx_clk0,
      Q => BU2_U0_G_FLOWCONTROL_flwctrl_pause_value_int(2)
    );
  BU2_U0_G_FLOWCONTROL_flwctrl_pause_value_int_1 : FDC
    port map (
      D => pause_val_391(1),
      CLR => BU2_U0_G_TX_RESET_sync_flow_ctrl_tx_reset_i_reset_out_374,
      C => tx_clk0,
      Q => BU2_U0_G_FLOWCONTROL_flwctrl_pause_value_int(1)
    );
  BU2_U0_G_FLOWCONTROL_flwctrl_pause_value_int_0 : FDC
    port map (
      D => pause_val_391(0),
      CLR => BU2_U0_G_TX_RESET_sync_flow_ctrl_tx_reset_i_reset_out_374,
      C => tx_clk0,
      Q => BU2_U0_G_FLOWCONTROL_flwctrl_pause_value_int(0)
    );
  BU2_U0_G_FLOWCONTROL_flwctrl_tx_enable_reg : FDC
    port map (
      D => configuration_vector_392(61),
      CLR => BU2_U0_G_TX_RESET_sync_flow_ctrl_tx_reset_i_reset_out_374,
      C => tx_clk0,
      Q => BU2_U0_G_FLOWCONTROL_flwctrl_tx_enable_reg_361
    );
  BU2_U0_G_FLOWCONTROL_flwctrl_pause_req_int : FDC
    port map (
      D => BU2_U0_G_FLOWCONTROL_flwctrl_and0000,
      CLR => BU2_U0_G_TX_RESET_sync_flow_ctrl_tx_reset_i_reset_out_374,
      C => tx_clk0,
      Q => BU2_U0_G_FLOWCONTROL_flwctrl_pause_req_int_362
    );
  BU2_U0_G_FLOWCONTROL_flwctrl_rx_data_valid_int_7 : FDC
    port map (
      D => BU2_U0_G_RX_rxgen_data_valid(7),
      CLR => BU2_U0_G_RX_RESET_sync_flow_ctrl_rx_reset_i_reset_out_382,
      C => rx_clk0,
      Q => rx_data_valid_390(7)
    );
  BU2_U0_G_FLOWCONTROL_flwctrl_rx_data_valid_int_6 : FDC
    port map (
      D => BU2_U0_G_RX_rxgen_data_valid(6),
      CLR => BU2_U0_G_RX_RESET_sync_flow_ctrl_rx_reset_i_reset_out_382,
      C => rx_clk0,
      Q => rx_data_valid_390(6)
    );
  BU2_U0_G_FLOWCONTROL_flwctrl_rx_data_valid_int_5 : FDC
    port map (
      D => BU2_U0_G_RX_rxgen_data_valid(5),
      CLR => BU2_U0_G_RX_RESET_sync_flow_ctrl_rx_reset_i_reset_out_382,
      C => rx_clk0,
      Q => rx_data_valid_390(5)
    );
  BU2_U0_G_FLOWCONTROL_flwctrl_rx_data_valid_int_4 : FDC
    port map (
      D => BU2_U0_G_RX_rxgen_data_valid(4),
      CLR => BU2_U0_G_RX_RESET_sync_flow_ctrl_rx_reset_i_reset_out_382,
      C => rx_clk0,
      Q => rx_data_valid_390(4)
    );
  BU2_U0_G_FLOWCONTROL_flwctrl_rx_data_valid_int_3 : FDC
    port map (
      D => BU2_U0_G_RX_rxgen_data_valid(3),
      CLR => BU2_U0_G_RX_RESET_sync_flow_ctrl_rx_reset_i_reset_out_382,
      C => rx_clk0,
      Q => rx_data_valid_390(3)
    );
  BU2_U0_G_FLOWCONTROL_flwctrl_rx_data_valid_int_2 : FDC
    port map (
      D => BU2_U0_G_RX_rxgen_data_valid(2),
      CLR => BU2_U0_G_RX_RESET_sync_flow_ctrl_rx_reset_i_reset_out_382,
      C => rx_clk0,
      Q => rx_data_valid_390(2)
    );
  BU2_U0_G_FLOWCONTROL_flwctrl_rx_data_valid_int_1 : FDC
    port map (
      D => BU2_U0_G_RX_rxgen_data_valid(1),
      CLR => BU2_U0_G_RX_RESET_sync_flow_ctrl_rx_reset_i_reset_out_382,
      C => rx_clk0,
      Q => rx_data_valid_390(1)
    );
  BU2_U0_G_FLOWCONTROL_flwctrl_rx_data_valid_int_0 : FDC
    port map (
      D => BU2_U0_G_RX_rxgen_data_valid(0),
      CLR => BU2_U0_G_RX_RESET_sync_flow_ctrl_rx_reset_i_reset_out_382,
      C => rx_clk0,
      Q => rx_data_valid_390(0)
    );
  BU2_U0_G_FLOWCONTROL_flwctrl_tx_underrun_int : FDC
    port map (
      D => tx_underrun,
      CLR => BU2_U0_G_TX_RESET_sync_flow_ctrl_tx_reset_i_reset_out_374,
      C => tx_clk0,
      Q => BU2_U0_G_FLOWCONTROL_flwctrl_tx_underrun_int_363
    );
  BU2_U0_rsgen_G_TX_transmit_link_fail_txd_out_63 : FDC
    port map (
      D => BU2_U0_rsgen_G_TX_transmit_link_fail_mux0005(0),
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_1_368,
      C => tx_clk0,
      Q => xgmii_txd_393(63)
    );
  BU2_U0_rsgen_G_TX_transmit_link_fail_txd_out_62 : FDC
    port map (
      D => BU2_U0_rsgen_G_TX_transmit_link_fail_mux0005(1),
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_1_368,
      C => tx_clk0,
      Q => xgmii_txd_393(62)
    );
  BU2_U0_rsgen_G_TX_transmit_link_fail_txd_out_61 : FDC
    port map (
      D => BU2_U0_rsgen_G_TX_transmit_link_fail_mux0005(2),
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_1_368,
      C => tx_clk0,
      Q => xgmii_txd_393(61)
    );
  BU2_U0_rsgen_G_TX_transmit_link_fail_txd_out_60 : FDC
    port map (
      D => BU2_U0_rsgen_G_TX_transmit_link_fail_mux0005(3),
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_1_368,
      C => tx_clk0,
      Q => xgmii_txd_393(60)
    );
  BU2_U0_rsgen_G_TX_transmit_link_fail_txd_out_59 : FDC
    port map (
      D => BU2_U0_rsgen_G_TX_transmit_link_fail_mux0005(4),
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_1_368,
      C => tx_clk0,
      Q => xgmii_txd_393(59)
    );
  BU2_U0_rsgen_G_TX_transmit_link_fail_txd_out_58 : FDP
    port map (
      D => BU2_U0_rsgen_G_TX_transmit_link_fail_mux0005(5),
      PRE => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_1_368,
      C => tx_clk0,
      Q => xgmii_txd_393(58)
    );
  BU2_U0_rsgen_G_TX_transmit_link_fail_txd_out_57 : FDP
    port map (
      D => BU2_U0_rsgen_G_TX_transmit_link_fail_mux0005(6),
      PRE => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_1_368,
      C => tx_clk0,
      Q => xgmii_txd_393(57)
    );
  BU2_U0_rsgen_G_TX_transmit_link_fail_txd_out_56 : FDP
    port map (
      D => BU2_U0_rsgen_G_TX_transmit_link_fail_mux0005(7),
      PRE => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_1_368,
      C => tx_clk0,
      Q => xgmii_txd_393(56)
    );
  BU2_U0_rsgen_G_TX_transmit_link_fail_txd_out_55 : FDC
    port map (
      D => BU2_U0_rsgen_G_TX_transmit_link_fail_mux0005(8),
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_1_368,
      C => tx_clk0,
      Q => xgmii_txd_393(55)
    );
  BU2_U0_rsgen_G_TX_transmit_link_fail_txd_out_54 : FDC
    port map (
      D => BU2_U0_rsgen_G_TX_transmit_link_fail_mux0005(9),
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_1_368,
      C => tx_clk0,
      Q => xgmii_txd_393(54)
    );
  BU2_U0_rsgen_G_TX_transmit_link_fail_txd_out_53 : FDC
    port map (
      D => BU2_U0_rsgen_G_TX_transmit_link_fail_mux0005(10),
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_1_368,
      C => tx_clk0,
      Q => xgmii_txd_393(53)
    );
  BU2_U0_rsgen_G_TX_transmit_link_fail_txd_out_52 : FDC
    port map (
      D => BU2_U0_rsgen_G_TX_transmit_link_fail_mux0005(11),
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_1_368,
      C => tx_clk0,
      Q => xgmii_txd_393(52)
    );
  BU2_U0_rsgen_G_TX_transmit_link_fail_txd_out_51 : FDC
    port map (
      D => BU2_U0_rsgen_G_TX_transmit_link_fail_mux0005(12),
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_1_368,
      C => tx_clk0,
      Q => xgmii_txd_393(51)
    );
  BU2_U0_rsgen_G_TX_transmit_link_fail_txd_out_50 : FDP
    port map (
      D => BU2_U0_rsgen_G_TX_transmit_link_fail_mux0005(13),
      PRE => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_1_368,
      C => tx_clk0,
      Q => xgmii_txd_393(50)
    );
  BU2_U0_rsgen_G_TX_transmit_link_fail_txd_out_49 : FDP
    port map (
      D => BU2_U0_rsgen_G_TX_transmit_link_fail_mux0005(14),
      PRE => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_1_368,
      C => tx_clk0,
      Q => xgmii_txd_393(49)
    );
  BU2_U0_rsgen_G_TX_transmit_link_fail_txd_out_48 : FDP
    port map (
      D => BU2_U0_rsgen_G_TX_transmit_link_fail_mux0005(15),
      PRE => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_1_368,
      C => tx_clk0,
      Q => xgmii_txd_393(48)
    );
  BU2_U0_rsgen_G_TX_transmit_link_fail_txd_out_47 : FDC
    port map (
      D => BU2_U0_rsgen_G_TX_transmit_link_fail_mux0005(16),
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_1_368,
      C => tx_clk0,
      Q => xgmii_txd_393(47)
    );
  BU2_U0_rsgen_G_TX_transmit_link_fail_txd_out_46 : FDC
    port map (
      D => BU2_U0_rsgen_G_TX_transmit_link_fail_mux0005(17),
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_1_368,
      C => tx_clk0,
      Q => xgmii_txd_393(46)
    );
  BU2_U0_rsgen_G_TX_transmit_link_fail_txd_out_45 : FDC
    port map (
      D => BU2_U0_rsgen_G_TX_transmit_link_fail_mux0005(18),
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_1_368,
      C => tx_clk0,
      Q => xgmii_txd_393(45)
    );
  BU2_U0_rsgen_G_TX_transmit_link_fail_txd_out_44 : FDC
    port map (
      D => BU2_U0_rsgen_G_TX_transmit_link_fail_mux0005(19),
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_1_368,
      C => tx_clk0,
      Q => xgmii_txd_393(44)
    );
  BU2_U0_rsgen_G_TX_transmit_link_fail_txd_out_43 : FDC
    port map (
      D => BU2_U0_rsgen_G_TX_transmit_link_fail_mux0005(20),
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_1_368,
      C => tx_clk0,
      Q => xgmii_txd_393(43)
    );
  BU2_U0_rsgen_G_TX_transmit_link_fail_txd_out_42 : FDP
    port map (
      D => BU2_U0_rsgen_G_TX_transmit_link_fail_mux0005(21),
      PRE => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_1_368,
      C => tx_clk0,
      Q => xgmii_txd_393(42)
    );
  BU2_U0_rsgen_G_TX_transmit_link_fail_txd_out_41 : FDP
    port map (
      D => BU2_U0_rsgen_G_TX_transmit_link_fail_mux0005(22),
      PRE => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_1_368,
      C => tx_clk0,
      Q => xgmii_txd_393(41)
    );
  BU2_U0_rsgen_G_TX_transmit_link_fail_txd_out_40 : FDP
    port map (
      D => BU2_U0_rsgen_G_TX_transmit_link_fail_mux0005(23),
      PRE => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_1_368,
      C => tx_clk0,
      Q => xgmii_txd_393(40)
    );
  BU2_U0_rsgen_G_TX_transmit_link_fail_txd_out_39 : FDC
    port map (
      D => BU2_U0_rsgen_G_TX_transmit_link_fail_mux0005(24),
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_1_368,
      C => tx_clk0,
      Q => xgmii_txd_393(39)
    );
  BU2_U0_rsgen_G_TX_transmit_link_fail_txd_out_38 : FDC
    port map (
      D => BU2_U0_rsgen_G_TX_transmit_link_fail_mux0005(25),
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_1_368,
      C => tx_clk0,
      Q => xgmii_txd_393(38)
    );
  BU2_U0_rsgen_G_TX_transmit_link_fail_txd_out_37 : FDC
    port map (
      D => BU2_U0_rsgen_G_TX_transmit_link_fail_mux0005(26),
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_1_368,
      C => tx_clk0,
      Q => xgmii_txd_393(37)
    );
  BU2_U0_rsgen_G_TX_transmit_link_fail_txd_out_36 : FDC
    port map (
      D => BU2_U0_rsgen_G_TX_transmit_link_fail_mux0005(27),
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_1_368,
      C => tx_clk0,
      Q => xgmii_txd_393(36)
    );
  BU2_U0_rsgen_G_TX_transmit_link_fail_txd_out_35 : FDC
    port map (
      D => BU2_U0_rsgen_G_TX_transmit_link_fail_mux0005(28),
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_1_368,
      C => tx_clk0,
      Q => xgmii_txd_393(35)
    );
  BU2_U0_rsgen_G_TX_transmit_link_fail_txd_out_34 : FDP
    port map (
      D => BU2_U0_rsgen_G_TX_transmit_link_fail_mux0005(29),
      PRE => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_1_368,
      C => tx_clk0,
      Q => xgmii_txd_393(34)
    );
  BU2_U0_rsgen_G_TX_transmit_link_fail_txd_out_33 : FDP
    port map (
      D => BU2_U0_rsgen_G_TX_transmit_link_fail_mux0005(30),
      PRE => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_1_368,
      C => tx_clk0,
      Q => xgmii_txd_393(33)
    );
  BU2_U0_rsgen_G_TX_transmit_link_fail_txd_out_32 : FDP
    port map (
      D => BU2_U0_rsgen_G_TX_transmit_link_fail_mux0005(31),
      PRE => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_1_368,
      C => tx_clk0,
      Q => xgmii_txd_393(32)
    );
  BU2_U0_rsgen_G_TX_transmit_link_fail_txd_out_31 : FDC
    port map (
      D => BU2_U0_rsgen_G_TX_transmit_link_fail_mux0005(32),
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_1_368,
      C => tx_clk0,
      Q => xgmii_txd_393(31)
    );
  BU2_U0_rsgen_G_TX_transmit_link_fail_txd_out_30 : FDC
    port map (
      D => BU2_U0_rsgen_G_TX_transmit_link_fail_mux0005(33),
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_1_368,
      C => tx_clk0,
      Q => xgmii_txd_393(30)
    );
  BU2_U0_rsgen_G_TX_transmit_link_fail_txd_out_29 : FDC
    port map (
      D => BU2_U0_rsgen_G_TX_transmit_link_fail_mux0005(34),
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_1_368,
      C => tx_clk0,
      Q => xgmii_txd_393(29)
    );
  BU2_U0_rsgen_G_TX_transmit_link_fail_txd_out_28 : FDC
    port map (
      D => BU2_U0_rsgen_G_TX_transmit_link_fail_mux0005(35),
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_1_368,
      C => tx_clk0,
      Q => xgmii_txd_393(28)
    );
  BU2_U0_rsgen_G_TX_transmit_link_fail_txd_out_27 : FDC
    port map (
      D => BU2_U0_rsgen_G_TX_transmit_link_fail_mux0005(36),
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_1_368,
      C => tx_clk0,
      Q => xgmii_txd_393(27)
    );
  BU2_U0_rsgen_G_TX_transmit_link_fail_txd_out_26 : FDP
    port map (
      D => BU2_U0_rsgen_G_TX_transmit_link_fail_mux0005(37),
      PRE => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_1_368,
      C => tx_clk0,
      Q => xgmii_txd_393(26)
    );
  BU2_U0_rsgen_G_TX_transmit_link_fail_txd_out_25 : FDP
    port map (
      D => BU2_U0_rsgen_G_TX_transmit_link_fail_mux0005(38),
      PRE => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_1_368,
      C => tx_clk0,
      Q => xgmii_txd_393(25)
    );
  BU2_U0_rsgen_G_TX_transmit_link_fail_txd_out_24 : FDP
    port map (
      D => BU2_U0_rsgen_G_TX_transmit_link_fail_mux0005(39),
      PRE => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_1_368,
      C => tx_clk0,
      Q => xgmii_txd_393(24)
    );
  BU2_U0_rsgen_G_TX_transmit_link_fail_txd_out_23 : FDC
    port map (
      D => BU2_U0_rsgen_G_TX_transmit_link_fail_mux0005(40),
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_1_368,
      C => tx_clk0,
      Q => xgmii_txd_393(23)
    );
  BU2_U0_rsgen_G_TX_transmit_link_fail_txd_out_22 : FDC
    port map (
      D => BU2_U0_rsgen_G_TX_transmit_link_fail_mux0005(41),
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_1_368,
      C => tx_clk0,
      Q => xgmii_txd_393(22)
    );
  BU2_U0_rsgen_G_TX_transmit_link_fail_txd_out_21 : FDC
    port map (
      D => BU2_U0_rsgen_G_TX_transmit_link_fail_mux0005(42),
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_1_368,
      C => tx_clk0,
      Q => xgmii_txd_393(21)
    );
  BU2_U0_rsgen_G_TX_transmit_link_fail_txd_out_20 : FDC
    port map (
      D => BU2_U0_rsgen_G_TX_transmit_link_fail_mux0005(43),
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_1_368,
      C => tx_clk0,
      Q => xgmii_txd_393(20)
    );
  BU2_U0_rsgen_G_TX_transmit_link_fail_txd_out_19 : FDC
    port map (
      D => BU2_U0_rsgen_G_TX_transmit_link_fail_mux0005(44),
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_1_368,
      C => tx_clk0,
      Q => xgmii_txd_393(19)
    );
  BU2_U0_rsgen_G_TX_transmit_link_fail_txd_out_18 : FDP
    port map (
      D => BU2_U0_rsgen_G_TX_transmit_link_fail_mux0005(45),
      PRE => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_1_368,
      C => tx_clk0,
      Q => xgmii_txd_393(18)
    );
  BU2_U0_rsgen_G_TX_transmit_link_fail_txd_out_17 : FDP
    port map (
      D => BU2_U0_rsgen_G_TX_transmit_link_fail_mux0005(46),
      PRE => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_1_368,
      C => tx_clk0,
      Q => xgmii_txd_393(17)
    );
  BU2_U0_rsgen_G_TX_transmit_link_fail_txd_out_16 : FDP
    port map (
      D => BU2_U0_rsgen_G_TX_transmit_link_fail_mux0005(47),
      PRE => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_1_368,
      C => tx_clk0,
      Q => xgmii_txd_393(16)
    );
  BU2_U0_rsgen_G_TX_transmit_link_fail_txd_out_15 : FDC
    port map (
      D => BU2_U0_rsgen_G_TX_transmit_link_fail_mux0005(48),
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_1_368,
      C => tx_clk0,
      Q => xgmii_txd_393(15)
    );
  BU2_U0_rsgen_G_TX_transmit_link_fail_txd_out_14 : FDC
    port map (
      D => BU2_U0_rsgen_G_TX_transmit_link_fail_mux0005(49),
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_1_368,
      C => tx_clk0,
      Q => xgmii_txd_393(14)
    );
  BU2_U0_rsgen_G_TX_transmit_link_fail_txd_out_13 : FDC
    port map (
      D => BU2_U0_rsgen_G_TX_transmit_link_fail_mux0005(50),
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_1_368,
      C => tx_clk0,
      Q => xgmii_txd_393(13)
    );
  BU2_U0_rsgen_G_TX_transmit_link_fail_txd_out_12 : FDC
    port map (
      D => BU2_U0_rsgen_G_TX_transmit_link_fail_mux0005(51),
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_1_368,
      C => tx_clk0,
      Q => xgmii_txd_393(12)
    );
  BU2_U0_rsgen_G_TX_transmit_link_fail_txd_out_11 : FDC
    port map (
      D => BU2_U0_rsgen_G_TX_transmit_link_fail_mux0005(52),
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_1_368,
      C => tx_clk0,
      Q => xgmii_txd_393(11)
    );
  BU2_U0_rsgen_G_TX_transmit_link_fail_txd_out_10 : FDP
    port map (
      D => BU2_U0_rsgen_G_TX_transmit_link_fail_mux0005(53),
      PRE => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_1_368,
      C => tx_clk0,
      Q => xgmii_txd_393(10)
    );
  BU2_U0_rsgen_G_TX_transmit_link_fail_txd_out_9 : FDP
    port map (
      D => BU2_U0_rsgen_G_TX_transmit_link_fail_mux0005(54),
      PRE => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_1_368,
      C => tx_clk0,
      Q => xgmii_txd_393(9)
    );
  BU2_U0_rsgen_G_TX_transmit_link_fail_txd_out_8 : FDP
    port map (
      D => BU2_U0_rsgen_G_TX_transmit_link_fail_mux0005(55),
      PRE => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_1_368,
      C => tx_clk0,
      Q => xgmii_txd_393(8)
    );
  BU2_U0_rsgen_G_TX_transmit_link_fail_txd_out_7 : FDC
    port map (
      D => BU2_U0_rsgen_G_TX_transmit_link_fail_mux0005(56),
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_1_368,
      C => tx_clk0,
      Q => xgmii_txd_393(7)
    );
  BU2_U0_rsgen_G_TX_transmit_link_fail_txd_out_6 : FDC
    port map (
      D => BU2_U0_rsgen_G_TX_transmit_link_fail_mux0005(57),
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_1_368,
      C => tx_clk0,
      Q => xgmii_txd_393(6)
    );
  BU2_U0_rsgen_G_TX_transmit_link_fail_txd_out_5 : FDC
    port map (
      D => BU2_U0_rsgen_G_TX_transmit_link_fail_mux0005(58),
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_1_368,
      C => tx_clk0,
      Q => xgmii_txd_393(5)
    );
  BU2_U0_rsgen_G_TX_transmit_link_fail_txd_out_4 : FDC
    port map (
      D => BU2_U0_rsgen_G_TX_transmit_link_fail_mux0005(59),
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_1_368,
      C => tx_clk0,
      Q => xgmii_txd_393(4)
    );
  BU2_U0_rsgen_G_TX_transmit_link_fail_txd_out_3 : FDC
    port map (
      D => BU2_U0_rsgen_G_TX_transmit_link_fail_mux0005(60),
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_1_368,
      C => tx_clk0,
      Q => xgmii_txd_393(3)
    );
  BU2_U0_rsgen_G_TX_transmit_link_fail_txd_out_2 : FDP
    port map (
      D => BU2_U0_rsgen_G_TX_transmit_link_fail_mux0005(61),
      PRE => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_1_368,
      C => tx_clk0,
      Q => xgmii_txd_393(2)
    );
  BU2_U0_rsgen_G_TX_transmit_link_fail_txd_out_1 : FDP
    port map (
      D => BU2_U0_rsgen_G_TX_transmit_link_fail_mux0005(62),
      PRE => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_1_368,
      C => tx_clk0,
      Q => xgmii_txd_393(1)
    );
  BU2_U0_rsgen_G_TX_transmit_link_fail_txd_out_0 : FDP
    port map (
      D => BU2_U0_rsgen_G_TX_transmit_link_fail_mux0005(63),
      PRE => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_1_368,
      C => tx_clk0,
      Q => xgmii_txd_393(0)
    );
  BU2_U0_rsgen_G_TX_transmit_link_fail_txc_out_7 : FDP
    port map (
      D => BU2_U0_rsgen_G_TX_transmit_link_fail_mux0004(0),
      PRE => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_1_368,
      C => tx_clk0,
      Q => xgmii_txc_394(7)
    );
  BU2_U0_rsgen_G_TX_transmit_link_fail_txc_out_6 : FDP
    port map (
      D => BU2_U0_rsgen_G_TX_transmit_link_fail_mux0004(1),
      PRE => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_1_368,
      C => tx_clk0,
      Q => xgmii_txc_394(6)
    );
  BU2_U0_rsgen_G_TX_transmit_link_fail_txc_out_5 : FDP
    port map (
      D => BU2_U0_rsgen_G_TX_transmit_link_fail_mux0004(2),
      PRE => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_1_368,
      C => tx_clk0,
      Q => xgmii_txc_394(5)
    );
  BU2_U0_rsgen_G_TX_transmit_link_fail_txc_out_4 : FDP
    port map (
      D => BU2_U0_rsgen_G_TX_transmit_link_fail_mux0004(3),
      PRE => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_1_368,
      C => tx_clk0,
      Q => xgmii_txc_394(4)
    );
  BU2_U0_rsgen_G_TX_transmit_link_fail_txc_out_3 : FDP
    port map (
      D => BU2_U0_rsgen_G_TX_transmit_link_fail_mux0004(4),
      PRE => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_1_368,
      C => tx_clk0,
      Q => xgmii_txc_394(3)
    );
  BU2_U0_rsgen_G_TX_transmit_link_fail_txc_out_2 : FDP
    port map (
      D => BU2_U0_rsgen_G_TX_transmit_link_fail_mux0004(5),
      PRE => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_1_368,
      C => tx_clk0,
      Q => xgmii_txc_394(2)
    );
  BU2_U0_rsgen_G_TX_transmit_link_fail_txc_out_1 : FDP
    port map (
      D => BU2_U0_rsgen_G_TX_transmit_link_fail_mux0004(6),
      PRE => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_1_368,
      C => tx_clk0,
      Q => xgmii_txc_394(1)
    );
  BU2_U0_rsgen_G_TX_transmit_link_fail_txc_out_0 : FDP
    port map (
      D => BU2_U0_rsgen_G_TX_transmit_link_fail_mux0004(7),
      PRE => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_1_368,
      C => tx_clk0,
      Q => xgmii_txc_394(0)
    );
  BU2_U0_rsgen_G_TX_transmit_link_fail_rs_disable_reg : FDC
    port map (
      D => configuration_vector_392(64),
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_1_368,
      C => tx_clk0,
      Q => BU2_U0_rsgen_G_TX_transmit_link_fail_rs_disable_reg_364
    );
  BU2_U0_rsgen_local_fail_reg : FDC
    port map (
      D => BU2_U0_rsgen_G_RX_detect_link_fail_local_failure_366,
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_1_368,
      C => tx_clk0,
      Q => BU2_U0_rsgen_local_fail_reg_365
    );
  BU2_U0_rsgen_remote_fail_reg : FDC
    port map (
      D => BU2_U0_rsgen_G_RX_detect_link_fail_remote_failure_369,
      CLR => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_1_368,
      C => tx_clk0,
      Q => BU2_U0_rsgen_remote_fail_reg_367
    );
  BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out : FDP
    port map (
      D => BU2_U0_G_TX_RESET_sync_tx_reset_i_r3_371,
      PRE => BU2_U0_int_tx_rst_asynch,
      C => tx_clk0,
      Q => BU2_U0_G_TX_RESET_sync_tx_reset_i_reset_out_370
    );
  BU2_U0_G_TX_RESET_sync_tx_reset_i_r3 : FDP
    port map (
      D => BU2_U0_G_TX_RESET_sync_tx_reset_i_r2_372,
      PRE => BU2_U0_int_tx_rst_asynch,
      C => tx_clk0,
      Q => BU2_U0_G_TX_RESET_sync_tx_reset_i_r3_371
    );
  BU2_U0_G_TX_RESET_sync_tx_reset_i_r2 : FDP
    port map (
      D => BU2_U0_G_TX_RESET_sync_tx_reset_i_r1_373,
      PRE => BU2_U0_int_tx_rst_asynch,
      C => tx_clk0,
      Q => BU2_U0_G_TX_RESET_sync_tx_reset_i_r2_372
    );
  BU2_U0_G_TX_RESET_sync_tx_reset_i_r1 : FDP
    port map (
      D => BU2_host_rd_data(0),
      PRE => BU2_U0_int_tx_rst_asynch,
      C => tx_clk0,
      Q => BU2_U0_G_TX_RESET_sync_tx_reset_i_r1_373
    );
  BU2_U0_G_TX_RESET_sync_flow_ctrl_tx_reset_i_reset_out : FDP
    port map (
      D => BU2_U0_G_TX_RESET_sync_flow_ctrl_tx_reset_i_r3_375,
      PRE => BU2_U0_int_flow_ctrl_rx_rst_asynch,
      C => tx_clk0,
      Q => BU2_U0_G_TX_RESET_sync_flow_ctrl_tx_reset_i_reset_out_374
    );
  BU2_U0_G_TX_RESET_sync_flow_ctrl_tx_reset_i_r3 : FDP
    port map (
      D => BU2_U0_G_TX_RESET_sync_flow_ctrl_tx_reset_i_r2_376,
      PRE => BU2_U0_int_flow_ctrl_rx_rst_asynch,
      C => tx_clk0,
      Q => BU2_U0_G_TX_RESET_sync_flow_ctrl_tx_reset_i_r3_375
    );
  BU2_U0_G_TX_RESET_sync_flow_ctrl_tx_reset_i_r2 : FDP
    port map (
      D => BU2_U0_G_TX_RESET_sync_flow_ctrl_tx_reset_i_r1_377,
      PRE => BU2_U0_int_flow_ctrl_rx_rst_asynch,
      C => tx_clk0,
      Q => BU2_U0_G_TX_RESET_sync_flow_ctrl_tx_reset_i_r2_376
    );
  BU2_U0_G_TX_RESET_sync_flow_ctrl_tx_reset_i_r1 : FDP
    port map (
      D => BU2_host_rd_data(0),
      PRE => BU2_U0_int_flow_ctrl_rx_rst_asynch,
      C => tx_clk0,
      Q => BU2_U0_G_TX_RESET_sync_flow_ctrl_tx_reset_i_r1_377
    );
  BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out : FDP
    port map (
      D => BU2_U0_G_RX_RESET_sync_rx_reset_i_r3_379,
      PRE => BU2_U0_int_rx_rst_asynch,
      C => rx_clk0,
      Q => BU2_U0_G_RX_RESET_sync_rx_reset_i_reset_out_378
    );
  BU2_U0_G_RX_RESET_sync_rx_reset_i_r3 : FDP
    port map (
      D => BU2_U0_G_RX_RESET_sync_rx_reset_i_r2_380,
      PRE => BU2_U0_int_rx_rst_asynch,
      C => rx_clk0,
      Q => BU2_U0_G_RX_RESET_sync_rx_reset_i_r3_379
    );
  BU2_U0_G_RX_RESET_sync_rx_reset_i_r2 : FDP
    port map (
      D => BU2_U0_G_RX_RESET_sync_rx_reset_i_r1_381,
      PRE => BU2_U0_int_rx_rst_asynch,
      C => rx_clk0,
      Q => BU2_U0_G_RX_RESET_sync_rx_reset_i_r2_380
    );
  BU2_U0_G_RX_RESET_sync_rx_reset_i_r1 : FDP
    port map (
      D => BU2_host_rd_data(0),
      PRE => BU2_U0_int_rx_rst_asynch,
      C => rx_clk0,
      Q => BU2_U0_G_RX_RESET_sync_rx_reset_i_r1_381
    );
  BU2_U0_G_RX_RESET_sync_flow_ctrl_rx_reset_i_reset_out : FDP
    port map (
      D => BU2_U0_G_RX_RESET_sync_flow_ctrl_rx_reset_i_r3_383,
      PRE => BU2_U0_int_flow_ctrl_rx_rst_asynch,
      C => rx_clk0,
      Q => BU2_U0_G_RX_RESET_sync_flow_ctrl_rx_reset_i_reset_out_382
    );
  BU2_U0_G_RX_RESET_sync_flow_ctrl_rx_reset_i_r3 : FDP
    port map (
      D => BU2_U0_G_RX_RESET_sync_flow_ctrl_rx_reset_i_r2_384,
      PRE => BU2_U0_int_flow_ctrl_rx_rst_asynch,
      C => rx_clk0,
      Q => BU2_U0_G_RX_RESET_sync_flow_ctrl_rx_reset_i_r3_383
    );
  BU2_U0_G_RX_RESET_sync_flow_ctrl_rx_reset_i_r2 : FDP
    port map (
      D => BU2_U0_G_RX_RESET_sync_flow_ctrl_rx_reset_i_r1_385,
      PRE => BU2_U0_int_flow_ctrl_rx_rst_asynch,
      C => rx_clk0,
      Q => BU2_U0_G_RX_RESET_sync_flow_ctrl_rx_reset_i_r2_384
    );
  BU2_U0_G_RX_RESET_sync_flow_ctrl_rx_reset_i_r1 : FDP
    port map (
      D => BU2_host_rd_data(0),
      PRE => BU2_U0_int_flow_ctrl_rx_rst_asynch,
      C => rx_clk0,
      Q => BU2_U0_G_RX_RESET_sync_flow_ctrl_rx_reset_i_r1_385
    );
  BU2_XST_VCC : VCC
    port map (
      P => BU2_N1
    );
  BU2_XST_GND : GND
    port map (
      G => BU2_host_rd_data(0)
    );

end STRUCTURE;

-- synopsys translate_on
