{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1625816183091 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1625816183091 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jul  9 09:36:22 2021 " "Processing started: Fri Jul  9 09:36:22 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1625816183091 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625816183091 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off 03-RAM -c 03-RAM " "Command: quartus_map --read_settings_files=on --write_settings_files=off 03-RAM -c 03-RAM" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625816183091 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1625816183357 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "RAM.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file RAM.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RAM-BHV " "Found design unit 1: RAM-BHV" {  } { { "RAM.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/04-RAM/RAM.vhdl" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625816191885 ""} { "Info" "ISGN_ENTITY_NAME" "1 RAM " "Found entity 1: RAM" {  } { { "RAM.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/04-RAM/RAM.vhdl" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625816191885 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625816191885 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "RAM_TB.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file RAM_TB.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RAM_TB-BHV " "Found design unit 1: RAM_TB-BHV" {  } { { "RAM_TB.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/04-RAM/RAM_TB.vhdl" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625816191886 ""} { "Info" "ISGN_ENTITY_NAME" "1 RAM_TB " "Found entity 1: RAM_TB" {  } { { "RAM_TB.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/04-RAM/RAM_TB.vhdl" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625816191886 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625816191886 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "RAM " "Elaborating entity \"RAM\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1625816191944 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "out_en RAM.vhdl(14) " "VHDL Signal Declaration warning at RAM.vhdl(14): used implicit default value for signal \"out_en\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "RAM.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/04-RAM/RAM.vhdl" 14 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1625816191946 "|RAM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "en RAM.vhdl(36) " "VHDL Process Statement warning at RAM.vhdl(36): signal \"en\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "RAM.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/04-RAM/RAM.vhdl" 36 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1625816191948 "|RAM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cnt RAM.vhdl(56) " "VHDL Process Statement warning at RAM.vhdl(56): signal \"cnt\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "RAM.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/04-RAM/RAM.vhdl" 56 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1625816191949 "|RAM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "temp RAM.vhdl(56) " "VHDL Process Statement warning at RAM.vhdl(56): signal \"temp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "RAM.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/04-RAM/RAM.vhdl" 56 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1625816191949 "|RAM"}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "memory " "RAM logic \"memory\" is uninferred due to asynchronous read logic" {  } { { "RAM.vhdl" "memory" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/04-RAM/RAM.vhdl" 24 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1625816192241 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1625816192241 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "rm\[0\]~reg0 rm\[0\]~reg0_emulated rm\[0\]~1 " "Register \"rm\[0\]~reg0\" is converted into an equivalent circuit using register \"rm\[0\]~reg0_emulated\" and latch \"rm\[0\]~1\"" {  } { { "RAM.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/04-RAM/RAM.vhdl" 36 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1625816193820 "|RAM|rm[0]~reg0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "rm\[1\]~reg0 rm\[1\]~reg0_emulated rm\[1\]~5 " "Register \"rm\[1\]~reg0\" is converted into an equivalent circuit using register \"rm\[1\]~reg0_emulated\" and latch \"rm\[1\]~5\"" {  } { { "RAM.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/04-RAM/RAM.vhdl" 36 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1625816193820 "|RAM|rm[1]~reg0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "rm\[2\]~reg0 rm\[2\]~reg0_emulated rm\[2\]~9 " "Register \"rm\[2\]~reg0\" is converted into an equivalent circuit using register \"rm\[2\]~reg0_emulated\" and latch \"rm\[2\]~9\"" {  } { { "RAM.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/04-RAM/RAM.vhdl" 36 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1625816193820 "|RAM|rm[2]~reg0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "rm\[3\]~reg0 rm\[3\]~reg0_emulated rm\[3\]~13 " "Register \"rm\[3\]~reg0\" is converted into an equivalent circuit using register \"rm\[3\]~reg0_emulated\" and latch \"rm\[3\]~13\"" {  } { { "RAM.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/04-RAM/RAM.vhdl" 36 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1625816193820 "|RAM|rm[3]~reg0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "rm\[4\]~reg0 rm\[4\]~reg0_emulated rm\[4\]~17 " "Register \"rm\[4\]~reg0\" is converted into an equivalent circuit using register \"rm\[4\]~reg0_emulated\" and latch \"rm\[4\]~17\"" {  } { { "RAM.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/04-RAM/RAM.vhdl" 36 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1625816193820 "|RAM|rm[4]~reg0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "rm\[5\]~reg0 rm\[5\]~reg0_emulated rm\[5\]~21 " "Register \"rm\[5\]~reg0\" is converted into an equivalent circuit using register \"rm\[5\]~reg0_emulated\" and latch \"rm\[5\]~21\"" {  } { { "RAM.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/04-RAM/RAM.vhdl" 36 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1625816193820 "|RAM|rm[5]~reg0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "rm\[6\]~reg0 rm\[6\]~reg0_emulated rm\[6\]~25 " "Register \"rm\[6\]~reg0\" is converted into an equivalent circuit using register \"rm\[6\]~reg0_emulated\" and latch \"rm\[6\]~25\"" {  } { { "RAM.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/04-RAM/RAM.vhdl" 36 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1625816193820 "|RAM|rm[6]~reg0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "rm\[7\]~reg0 rm\[7\]~reg0_emulated rm\[7\]~29 " "Register \"rm\[7\]~reg0\" is converted into an equivalent circuit using register \"rm\[7\]~reg0_emulated\" and latch \"rm\[7\]~29\"" {  } { { "RAM.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/04-RAM/RAM.vhdl" 36 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1625816193820 "|RAM|rm[7]~reg0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "rm\[8\]~reg0 rm\[8\]~reg0_emulated rm\[8\]~33 " "Register \"rm\[8\]~reg0\" is converted into an equivalent circuit using register \"rm\[8\]~reg0_emulated\" and latch \"rm\[8\]~33\"" {  } { { "RAM.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/04-RAM/RAM.vhdl" 36 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1625816193820 "|RAM|rm[8]~reg0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "rm\[9\]~reg0 rm\[9\]~reg0_emulated rm\[9\]~37 " "Register \"rm\[9\]~reg0\" is converted into an equivalent circuit using register \"rm\[9\]~reg0_emulated\" and latch \"rm\[9\]~37\"" {  } { { "RAM.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/04-RAM/RAM.vhdl" 36 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1625816193820 "|RAM|rm[9]~reg0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "rm\[10\]~reg0 rm\[10\]~reg0_emulated rm\[10\]~41 " "Register \"rm\[10\]~reg0\" is converted into an equivalent circuit using register \"rm\[10\]~reg0_emulated\" and latch \"rm\[10\]~41\"" {  } { { "RAM.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/04-RAM/RAM.vhdl" 36 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1625816193820 "|RAM|rm[10]~reg0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "rm\[11\]~reg0 rm\[11\]~reg0_emulated rm\[11\]~45 " "Register \"rm\[11\]~reg0\" is converted into an equivalent circuit using register \"rm\[11\]~reg0_emulated\" and latch \"rm\[11\]~45\"" {  } { { "RAM.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/04-RAM/RAM.vhdl" 36 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1625816193820 "|RAM|rm[11]~reg0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "rm\[12\]~reg0 rm\[12\]~reg0_emulated rm\[12\]~49 " "Register \"rm\[12\]~reg0\" is converted into an equivalent circuit using register \"rm\[12\]~reg0_emulated\" and latch \"rm\[12\]~49\"" {  } { { "RAM.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/04-RAM/RAM.vhdl" 36 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1625816193820 "|RAM|rm[12]~reg0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "rm\[13\]~reg0 rm\[13\]~reg0_emulated rm\[13\]~53 " "Register \"rm\[13\]~reg0\" is converted into an equivalent circuit using register \"rm\[13\]~reg0_emulated\" and latch \"rm\[13\]~53\"" {  } { { "RAM.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/04-RAM/RAM.vhdl" 36 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1625816193820 "|RAM|rm[13]~reg0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "rm\[14\]~reg0 rm\[14\]~reg0_emulated rm\[14\]~57 " "Register \"rm\[14\]~reg0\" is converted into an equivalent circuit using register \"rm\[14\]~reg0_emulated\" and latch \"rm\[14\]~57\"" {  } { { "RAM.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/04-RAM/RAM.vhdl" 36 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1625816193820 "|RAM|rm[14]~reg0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "rm\[15\]~reg0 rm\[15\]~reg0_emulated rm\[15\]~61 " "Register \"rm\[15\]~reg0\" is converted into an equivalent circuit using register \"rm\[15\]~reg0_emulated\" and latch \"rm\[15\]~61\"" {  } { { "RAM.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/04-RAM/RAM.vhdl" 36 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1625816193820 "|RAM|rm[15]~reg0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "rm\[16\]~reg0 rm\[16\]~reg0_emulated rm\[16\]~65 " "Register \"rm\[16\]~reg0\" is converted into an equivalent circuit using register \"rm\[16\]~reg0_emulated\" and latch \"rm\[16\]~65\"" {  } { { "RAM.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/04-RAM/RAM.vhdl" 36 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1625816193820 "|RAM|rm[16]~reg0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "rm\[17\]~reg0 rm\[17\]~reg0_emulated rm\[17\]~69 " "Register \"rm\[17\]~reg0\" is converted into an equivalent circuit using register \"rm\[17\]~reg0_emulated\" and latch \"rm\[17\]~69\"" {  } { { "RAM.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/04-RAM/RAM.vhdl" 36 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1625816193820 "|RAM|rm[17]~reg0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "rm\[18\]~reg0 rm\[18\]~reg0_emulated rm\[18\]~73 " "Register \"rm\[18\]~reg0\" is converted into an equivalent circuit using register \"rm\[18\]~reg0_emulated\" and latch \"rm\[18\]~73\"" {  } { { "RAM.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/04-RAM/RAM.vhdl" 36 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1625816193820 "|RAM|rm[18]~reg0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "rm\[19\]~reg0 rm\[19\]~reg0_emulated rm\[19\]~77 " "Register \"rm\[19\]~reg0\" is converted into an equivalent circuit using register \"rm\[19\]~reg0_emulated\" and latch \"rm\[19\]~77\"" {  } { { "RAM.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/04-RAM/RAM.vhdl" 36 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1625816193820 "|RAM|rm[19]~reg0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "rm\[20\]~reg0 rm\[20\]~reg0_emulated rm\[20\]~81 " "Register \"rm\[20\]~reg0\" is converted into an equivalent circuit using register \"rm\[20\]~reg0_emulated\" and latch \"rm\[20\]~81\"" {  } { { "RAM.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/04-RAM/RAM.vhdl" 36 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1625816193820 "|RAM|rm[20]~reg0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "rm\[21\]~reg0 rm\[21\]~reg0_emulated rm\[21\]~85 " "Register \"rm\[21\]~reg0\" is converted into an equivalent circuit using register \"rm\[21\]~reg0_emulated\" and latch \"rm\[21\]~85\"" {  } { { "RAM.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/04-RAM/RAM.vhdl" 36 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1625816193820 "|RAM|rm[21]~reg0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "rm\[22\]~reg0 rm\[22\]~reg0_emulated rm\[22\]~89 " "Register \"rm\[22\]~reg0\" is converted into an equivalent circuit using register \"rm\[22\]~reg0_emulated\" and latch \"rm\[22\]~89\"" {  } { { "RAM.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/04-RAM/RAM.vhdl" 36 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1625816193820 "|RAM|rm[22]~reg0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "rm\[23\]~reg0 rm\[23\]~reg0_emulated rm\[23\]~93 " "Register \"rm\[23\]~reg0\" is converted into an equivalent circuit using register \"rm\[23\]~reg0_emulated\" and latch \"rm\[23\]~93\"" {  } { { "RAM.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/04-RAM/RAM.vhdl" 36 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1625816193820 "|RAM|rm[23]~reg0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "rm\[24\]~reg0 rm\[24\]~reg0_emulated rm\[24\]~97 " "Register \"rm\[24\]~reg0\" is converted into an equivalent circuit using register \"rm\[24\]~reg0_emulated\" and latch \"rm\[24\]~97\"" {  } { { "RAM.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/04-RAM/RAM.vhdl" 36 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1625816193820 "|RAM|rm[24]~reg0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "rm\[25\]~reg0 rm\[25\]~reg0_emulated rm\[25\]~101 " "Register \"rm\[25\]~reg0\" is converted into an equivalent circuit using register \"rm\[25\]~reg0_emulated\" and latch \"rm\[25\]~101\"" {  } { { "RAM.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/04-RAM/RAM.vhdl" 36 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1625816193820 "|RAM|rm[25]~reg0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "rm\[26\]~reg0 rm\[26\]~reg0_emulated rm\[26\]~105 " "Register \"rm\[26\]~reg0\" is converted into an equivalent circuit using register \"rm\[26\]~reg0_emulated\" and latch \"rm\[26\]~105\"" {  } { { "RAM.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/04-RAM/RAM.vhdl" 36 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1625816193820 "|RAM|rm[26]~reg0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "rm\[27\]~reg0 rm\[27\]~reg0_emulated rm\[27\]~109 " "Register \"rm\[27\]~reg0\" is converted into an equivalent circuit using register \"rm\[27\]~reg0_emulated\" and latch \"rm\[27\]~109\"" {  } { { "RAM.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/04-RAM/RAM.vhdl" 36 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1625816193820 "|RAM|rm[27]~reg0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "rm\[28\]~reg0 rm\[28\]~reg0_emulated rm\[28\]~113 " "Register \"rm\[28\]~reg0\" is converted into an equivalent circuit using register \"rm\[28\]~reg0_emulated\" and latch \"rm\[28\]~113\"" {  } { { "RAM.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/04-RAM/RAM.vhdl" 36 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1625816193820 "|RAM|rm[28]~reg0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "rm\[29\]~reg0 rm\[29\]~reg0_emulated rm\[29\]~117 " "Register \"rm\[29\]~reg0\" is converted into an equivalent circuit using register \"rm\[29\]~reg0_emulated\" and latch \"rm\[29\]~117\"" {  } { { "RAM.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/04-RAM/RAM.vhdl" 36 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1625816193820 "|RAM|rm[29]~reg0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "rm\[30\]~reg0 rm\[30\]~reg0_emulated rm\[30\]~121 " "Register \"rm\[30\]~reg0\" is converted into an equivalent circuit using register \"rm\[30\]~reg0_emulated\" and latch \"rm\[30\]~121\"" {  } { { "RAM.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/04-RAM/RAM.vhdl" 36 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1625816193820 "|RAM|rm[30]~reg0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "rm\[31\]~reg0 rm\[31\]~reg0_emulated rm\[31\]~125 " "Register \"rm\[31\]~reg0\" is converted into an equivalent circuit using register \"rm\[31\]~reg0_emulated\" and latch \"rm\[31\]~125\"" {  } { { "RAM.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/04-RAM/RAM.vhdl" 36 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1625816193820 "|RAM|rm[31]~reg0"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 -1 1625816193820 ""}
{ "Warning" "WMLS_MLS_DISABLED_OE" "" "TRI or OPNDRN buffers permanently disabled" { { "Warning" "WMLS_MLS_NODE_NAME" "rm\[0\]~synth " "Node \"rm\[0\]~synth\"" {  } { { "RAM.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/04-RAM/RAM.vhdl" 36 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1625816194796 ""} { "Warning" "WMLS_MLS_NODE_NAME" "rm\[1\]~synth " "Node \"rm\[1\]~synth\"" {  } { { "RAM.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/04-RAM/RAM.vhdl" 36 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1625816194796 ""} { "Warning" "WMLS_MLS_NODE_NAME" "rm\[2\]~synth " "Node \"rm\[2\]~synth\"" {  } { { "RAM.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/04-RAM/RAM.vhdl" 36 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1625816194796 ""} { "Warning" "WMLS_MLS_NODE_NAME" "rm\[3\]~synth " "Node \"rm\[3\]~synth\"" {  } { { "RAM.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/04-RAM/RAM.vhdl" 36 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1625816194796 ""} { "Warning" "WMLS_MLS_NODE_NAME" "rm\[4\]~synth " "Node \"rm\[4\]~synth\"" {  } { { "RAM.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/04-RAM/RAM.vhdl" 36 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1625816194796 ""} { "Warning" "WMLS_MLS_NODE_NAME" "rm\[5\]~synth " "Node \"rm\[5\]~synth\"" {  } { { "RAM.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/04-RAM/RAM.vhdl" 36 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1625816194796 ""} { "Warning" "WMLS_MLS_NODE_NAME" "rm\[6\]~synth " "Node \"rm\[6\]~synth\"" {  } { { "RAM.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/04-RAM/RAM.vhdl" 36 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1625816194796 ""} { "Warning" "WMLS_MLS_NODE_NAME" "rm\[7\]~synth " "Node \"rm\[7\]~synth\"" {  } { { "RAM.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/04-RAM/RAM.vhdl" 36 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1625816194796 ""} { "Warning" "WMLS_MLS_NODE_NAME" "rm\[8\]~synth " "Node \"rm\[8\]~synth\"" {  } { { "RAM.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/04-RAM/RAM.vhdl" 36 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1625816194796 ""} { "Warning" "WMLS_MLS_NODE_NAME" "rm\[9\]~synth " "Node \"rm\[9\]~synth\"" {  } { { "RAM.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/04-RAM/RAM.vhdl" 36 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1625816194796 ""} { "Warning" "WMLS_MLS_NODE_NAME" "rm\[10\]~synth " "Node \"rm\[10\]~synth\"" {  } { { "RAM.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/04-RAM/RAM.vhdl" 36 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1625816194796 ""} { "Warning" "WMLS_MLS_NODE_NAME" "rm\[11\]~synth " "Node \"rm\[11\]~synth\"" {  } { { "RAM.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/04-RAM/RAM.vhdl" 36 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1625816194796 ""} { "Warning" "WMLS_MLS_NODE_NAME" "rm\[12\]~synth " "Node \"rm\[12\]~synth\"" {  } { { "RAM.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/04-RAM/RAM.vhdl" 36 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1625816194796 ""} { "Warning" "WMLS_MLS_NODE_NAME" "rm\[13\]~synth " "Node \"rm\[13\]~synth\"" {  } { { "RAM.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/04-RAM/RAM.vhdl" 36 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1625816194796 ""} { "Warning" "WMLS_MLS_NODE_NAME" "rm\[14\]~synth " "Node \"rm\[14\]~synth\"" {  } { { "RAM.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/04-RAM/RAM.vhdl" 36 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1625816194796 ""} { "Warning" "WMLS_MLS_NODE_NAME" "rm\[15\]~synth " "Node \"rm\[15\]~synth\"" {  } { { "RAM.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/04-RAM/RAM.vhdl" 36 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1625816194796 ""} { "Warning" "WMLS_MLS_NODE_NAME" "rm\[16\]~synth " "Node \"rm\[16\]~synth\"" {  } { { "RAM.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/04-RAM/RAM.vhdl" 36 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1625816194796 ""} { "Warning" "WMLS_MLS_NODE_NAME" "rm\[17\]~synth " "Node \"rm\[17\]~synth\"" {  } { { "RAM.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/04-RAM/RAM.vhdl" 36 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1625816194796 ""} { "Warning" "WMLS_MLS_NODE_NAME" "rm\[18\]~synth " "Node \"rm\[18\]~synth\"" {  } { { "RAM.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/04-RAM/RAM.vhdl" 36 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1625816194796 ""} { "Warning" "WMLS_MLS_NODE_NAME" "rm\[19\]~synth " "Node \"rm\[19\]~synth\"" {  } { { "RAM.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/04-RAM/RAM.vhdl" 36 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1625816194796 ""} { "Warning" "WMLS_MLS_NODE_NAME" "rm\[20\]~synth " "Node \"rm\[20\]~synth\"" {  } { { "RAM.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/04-RAM/RAM.vhdl" 36 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1625816194796 ""} { "Warning" "WMLS_MLS_NODE_NAME" "rm\[21\]~synth " "Node \"rm\[21\]~synth\"" {  } { { "RAM.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/04-RAM/RAM.vhdl" 36 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1625816194796 ""} { "Warning" "WMLS_MLS_NODE_NAME" "rm\[22\]~synth " "Node \"rm\[22\]~synth\"" {  } { { "RAM.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/04-RAM/RAM.vhdl" 36 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1625816194796 ""} { "Warning" "WMLS_MLS_NODE_NAME" "rm\[23\]~synth " "Node \"rm\[23\]~synth\"" {  } { { "RAM.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/04-RAM/RAM.vhdl" 36 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1625816194796 ""} { "Warning" "WMLS_MLS_NODE_NAME" "rm\[24\]~synth " "Node \"rm\[24\]~synth\"" {  } { { "RAM.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/04-RAM/RAM.vhdl" 36 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1625816194796 ""} { "Warning" "WMLS_MLS_NODE_NAME" "rm\[25\]~synth " "Node \"rm\[25\]~synth\"" {  } { { "RAM.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/04-RAM/RAM.vhdl" 36 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1625816194796 ""} { "Warning" "WMLS_MLS_NODE_NAME" "rm\[26\]~synth " "Node \"rm\[26\]~synth\"" {  } { { "RAM.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/04-RAM/RAM.vhdl" 36 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1625816194796 ""} { "Warning" "WMLS_MLS_NODE_NAME" "rm\[27\]~synth " "Node \"rm\[27\]~synth\"" {  } { { "RAM.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/04-RAM/RAM.vhdl" 36 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1625816194796 ""} { "Warning" "WMLS_MLS_NODE_NAME" "rm\[28\]~synth " "Node \"rm\[28\]~synth\"" {  } { { "RAM.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/04-RAM/RAM.vhdl" 36 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1625816194796 ""} { "Warning" "WMLS_MLS_NODE_NAME" "rm\[29\]~synth " "Node \"rm\[29\]~synth\"" {  } { { "RAM.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/04-RAM/RAM.vhdl" 36 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1625816194796 ""} { "Warning" "WMLS_MLS_NODE_NAME" "rm\[30\]~synth " "Node \"rm\[30\]~synth\"" {  } { { "RAM.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/04-RAM/RAM.vhdl" 36 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1625816194796 ""} { "Warning" "WMLS_MLS_NODE_NAME" "rm\[31\]~synth " "Node \"rm\[31\]~synth\"" {  } { { "RAM.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/04-RAM/RAM.vhdl" 36 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1625816194796 ""}  } {  } 0 13008 "TRI or OPNDRN buffers permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1625816194796 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "out_en GND " "Pin \"out_en\" is stuck at GND" {  } { { "RAM.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/04-RAM/RAM.vhdl" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1625816194797 "|RAM|out_en"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1625816194797 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1625816195129 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1625816204296 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625816204296 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "23 " "Design contains 23 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "addr\[7\] " "No output dependent on input pin \"addr\[7\]\"" {  } { { "RAM.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/04-RAM/RAM.vhdl" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1625816204832 "|RAM|addr[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "addr\[8\] " "No output dependent on input pin \"addr\[8\]\"" {  } { { "RAM.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/04-RAM/RAM.vhdl" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1625816204832 "|RAM|addr[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "addr\[9\] " "No output dependent on input pin \"addr\[9\]\"" {  } { { "RAM.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/04-RAM/RAM.vhdl" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1625816204832 "|RAM|addr[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "addr\[10\] " "No output dependent on input pin \"addr\[10\]\"" {  } { { "RAM.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/04-RAM/RAM.vhdl" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1625816204832 "|RAM|addr[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "addr\[11\] " "No output dependent on input pin \"addr\[11\]\"" {  } { { "RAM.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/04-RAM/RAM.vhdl" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1625816204832 "|RAM|addr[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "addr\[12\] " "No output dependent on input pin \"addr\[12\]\"" {  } { { "RAM.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/04-RAM/RAM.vhdl" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1625816204832 "|RAM|addr[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "addr\[13\] " "No output dependent on input pin \"addr\[13\]\"" {  } { { "RAM.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/04-RAM/RAM.vhdl" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1625816204832 "|RAM|addr[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "addr\[14\] " "No output dependent on input pin \"addr\[14\]\"" {  } { { "RAM.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/04-RAM/RAM.vhdl" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1625816204832 "|RAM|addr[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "addr\[15\] " "No output dependent on input pin \"addr\[15\]\"" {  } { { "RAM.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/04-RAM/RAM.vhdl" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1625816204832 "|RAM|addr[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "addr\[16\] " "No output dependent on input pin \"addr\[16\]\"" {  } { { "RAM.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/04-RAM/RAM.vhdl" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1625816204832 "|RAM|addr[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "addr\[17\] " "No output dependent on input pin \"addr\[17\]\"" {  } { { "RAM.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/04-RAM/RAM.vhdl" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1625816204832 "|RAM|addr[17]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "addr\[18\] " "No output dependent on input pin \"addr\[18\]\"" {  } { { "RAM.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/04-RAM/RAM.vhdl" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1625816204832 "|RAM|addr[18]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "addr\[19\] " "No output dependent on input pin \"addr\[19\]\"" {  } { { "RAM.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/04-RAM/RAM.vhdl" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1625816204832 "|RAM|addr[19]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "addr\[20\] " "No output dependent on input pin \"addr\[20\]\"" {  } { { "RAM.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/04-RAM/RAM.vhdl" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1625816204832 "|RAM|addr[20]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "addr\[21\] " "No output dependent on input pin \"addr\[21\]\"" {  } { { "RAM.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/04-RAM/RAM.vhdl" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1625816204832 "|RAM|addr[21]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "addr\[22\] " "No output dependent on input pin \"addr\[22\]\"" {  } { { "RAM.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/04-RAM/RAM.vhdl" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1625816204832 "|RAM|addr[22]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "addr\[23\] " "No output dependent on input pin \"addr\[23\]\"" {  } { { "RAM.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/04-RAM/RAM.vhdl" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1625816204832 "|RAM|addr[23]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "addr\[24\] " "No output dependent on input pin \"addr\[24\]\"" {  } { { "RAM.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/04-RAM/RAM.vhdl" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1625816204832 "|RAM|addr[24]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "addr\[25\] " "No output dependent on input pin \"addr\[25\]\"" {  } { { "RAM.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/04-RAM/RAM.vhdl" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1625816204832 "|RAM|addr[25]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "addr\[26\] " "No output dependent on input pin \"addr\[26\]\"" {  } { { "RAM.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/04-RAM/RAM.vhdl" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1625816204832 "|RAM|addr[26]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "addr\[27\] " "No output dependent on input pin \"addr\[27\]\"" {  } { { "RAM.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/04-RAM/RAM.vhdl" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1625816204832 "|RAM|addr[27]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "addr\[28\] " "No output dependent on input pin \"addr\[28\]\"" {  } { { "RAM.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/04-RAM/RAM.vhdl" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1625816204832 "|RAM|addr[28]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "addr\[29\] " "No output dependent on input pin \"addr\[29\]\"" {  } { { "RAM.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/04-RAM/RAM.vhdl" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1625816204832 "|RAM|addr[29]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1625816204832 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "7538 " "Implemented 7538 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "65 " "Implemented 65 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1625816204833 ""} { "Info" "ICUT_CUT_TM_OPINS" "34 " "Implemented 34 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1625816204833 ""} { "Info" "ICUT_CUT_TM_LCELLS" "7439 " "Implemented 7439 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1625816204833 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1625816204833 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 96 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 96 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "479 " "Peak virtual memory: 479 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1625816204850 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jul  9 09:36:44 2021 " "Processing ended: Fri Jul  9 09:36:44 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1625816204850 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:22 " "Elapsed time: 00:00:22" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1625816204850 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:38 " "Total CPU time (on all processors): 00:00:38" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1625816204850 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1625816204850 ""}
