// Seed: 3963607122
module module_0 (
    id_1
);
  inout wire id_1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout reg id_4;
  input wire id_3;
  input wire id_2;
  inout reg id_1;
  always #1 begin : LABEL_0
    id_4 = {-1, id_3, id_1 - id_2};
    id_1 = -1;
  end
  assign id_1 = 1;
  assign id_1 = id_1;
  localparam id_5 = 1;
  logic id_6;
  ;
  module_0 modCall_1 (id_5);
  assign id_6 = 1;
endmodule
module module_2 #(
    parameter id_3 = 32'd99
) (
    id_1,
    id_2,
    _id_3,
    id_4
);
  input wire id_4;
  inout wire _id_3;
  output wire id_2;
  output wire id_1;
  wire [-1 : id_3] id_5;
  wire id_6 = id_6;
  module_0 modCall_1 (id_5);
endmodule
