<?xml version="1.0" encoding="UTF-8"?>
<simPackage>
 <file
   path="intADC/testbench/intADC_tb/simulation/submodules/altera_modular_adc_control.v"
   type="VERILOG"
   library="control_internal" />
 <file
   path="intADC/testbench/intADC_tb/simulation/submodules/altera_modular_adc_control_avrg_fifo.v"
   type="VERILOG"
   library="control_internal" />
 <file
   path="intADC/testbench/intADC_tb/simulation/submodules/altera_modular_adc_control_fsm.v"
   type="VERILOG"
   library="control_internal" />
 <file
   path="intADC/testbench/intADC_tb/simulation/submodules/chsel_code_converter_sw_to_hw.v"
   type="VERILOG"
   library="control_internal" />
 <file
   path="intADC/testbench/intADC_tb/simulation/submodules/fiftyfivenm_adcblock_primitive_wrapper.v"
   type="VERILOG"
   library="control_internal" />
 <file
   path="intADC/testbench/intADC_tb/simulation/submodules/fiftyfivenm_adcblock_top_wrapper.v"
   type="VERILOG"
   library="control_internal" />
 <file
   path="intADC/testbench/intADC_tb/simulation/submodules/intADC_modular_adc_0.vhd"
   type="VHDL"
   library="modular_adc_0" />
 <file
   path="intADC/testbench/intADC_tb/simulation/submodules/altera_avalon_reset_source.vhd"
   type="VHDL"
   library="intADC_inst_reset_sink_bfm" />
 <file
   path="intADC/testbench/intADC_tb/simulation/submodules/altera_avalon_clock_source.vhd"
   type="VHDL"
   library="intADC_inst_adc_pll_clock_bfm" />
 <file
   path="intADC/testbench/intADC_tb/simulation/submodules/intADC.vhd"
   type="VHDL"
   library="intADC_inst" />
 <file
   path="intADC/testbench/intADC_tb/simulation/intADC_tb.vhd"
   type="VHDL" />
 <topLevel name="intADC_tb" />
 <deviceFamily name="max10" />
</simPackage>
