// Seed: 1113570236
module module_0 (
    input supply0 id_0
    , id_6,
    input tri0 id_1,
    input tri1 id_2,
    input wor id_3,
    input tri0 id_4
);
  always id_6 <= 1'h0;
  wire id_7;
  wire id_8;
  wire id_9;
endmodule
module module_1 (
    output tri id_0,
    input supply1 id_1,
    input wire id_2,
    output supply0 id_3,
    output uwire id_4,
    input uwire id_5,
    input uwire id_6,
    input wor id_7,
    input tri id_8,
    output wire id_9
    , id_39,
    output tri1 id_10,
    input supply1 id_11,
    input tri1 id_12,
    output tri id_13,
    input wand id_14,
    input supply0 id_15,
    input wand id_16,
    input wor id_17,
    output wor id_18,
    output uwire id_19,
    input uwire id_20,
    input tri id_21,
    input wand id_22,
    output wire id_23,
    input wor id_24,
    input supply0 id_25,
    input supply1 id_26
    , id_40,
    output wand id_27,
    input supply1 id_28,
    input supply0 id_29,
    input supply1 id_30,
    input tri id_31,
    input wor id_32,
    input tri1 id_33,
    input tri id_34,
    output wand id_35,
    input supply1 id_36,
    input wand id_37
);
  assign id_18 = id_24;
  module_0(
      id_34, id_14, id_30, id_2, id_2
  );
endmodule
