ARM GAS  /tmp/ccBLs42C.s 			page 1


   1              		.cpu cortex-m4
   2              		.eabi_attribute 27, 1
   3              		.eabi_attribute 28, 1
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"main.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.text.my_thread_entry,"ax",%progbits
  18              		.align	1
  19              		.global	my_thread_entry
  20              		.syntax unified
  21              		.thumb
  22              		.thumb_func
  23              		.fpu fpv4-sp-d16
  25              	my_thread_entry:
  26              	.LFB139:
  27              		.file 1 "Core/Src/main.c"
   1:Core/Src/main.c **** #include "main.h"
   2:Core/Src/main.c **** #include "gpio.h"
   3:Core/Src/main.c **** #include "tx_api.h"
   4:Core/Src/main.c **** #define  APP_CFG_TASK_START_STK_SIZE                    4096u
   5:Core/Src/main.c **** static  uint64_t    AppTaskStartStk[APP_CFG_TASK_START_STK_SIZE/8];
   6:Core/Src/main.c **** 
   7:Core/Src/main.c **** void tx_application_define(void *first_unused_memory);
   8:Core/Src/main.c **** void SystemClock_Config(void);
   9:Core/Src/main.c **** void my_thread_entry(ULONG thread_input);
  10:Core/Src/main.c **** unsigned long my_thread_counter = 0;
  11:Core/Src/main.c **** TX_THREAD my_thread;
  12:Core/Src/main.c **** 
  13:Core/Src/main.c **** void tx_application_define(void *first_unused_memory)
  14:Core/Src/main.c **** {
  15:Core/Src/main.c ****     /* Create my_thread! */
  16:Core/Src/main.c ****     tx_thread_create(&my_thread, "My Thread",
  17:Core/Src/main.c ****     my_thread_entry, 0, &AppTaskStartStk[0], APP_CFG_TASK_START_STK_SIZE,
  18:Core/Src/main.c ****     3, 3, TX_NO_TIME_SLICE, TX_AUTO_START);
  19:Core/Src/main.c **** }
  20:Core/Src/main.c **** void my_thread_entry(ULONG thread_input)
  21:Core/Src/main.c **** {
  28              		.loc 1 21 0
  29              		.cfi_startproc
  30              		@ Volatile: function does not return.
  31              		@ args = 0, pretend = 0, frame = 0
  32              		@ frame_needed = 0, uses_anonymous_args = 0
  33              	.LVL0:
  34 0000 08B5     		push	{r3, lr}
  35              	.LCFI0:
  36              		.cfi_def_cfa_offset 8
  37              		.cfi_offset 3, -8
ARM GAS  /tmp/ccBLs42C.s 			page 2


  38              		.cfi_offset 14, -4
  39              	.LVL1:
  40              	.L2:
  22:Core/Src/main.c ****     /* Enter into a forever loop. */
  23:Core/Src/main.c ****     while(1)
  24:Core/Src/main.c ****     {
  25:Core/Src/main.c ****         /* Increment thread counter. */
  26:Core/Src/main.c ****         my_thread_counter++;
  41              		.loc 1 26 0 discriminator 1
  42 0002 0B4A     		ldr	r2, .L4
  43 0004 1368     		ldr	r3, [r2]
  44 0006 0133     		adds	r3, r3, #1
  45 0008 1360     		str	r3, [r2]
  27:Core/Src/main.c ****         /* Sleep for 1 tick. */
  28:Core/Src/main.c **** 
  29:Core/Src/main.c ****         HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
  46              		.loc 1 29 0 discriminator 1
  47 000a 0A4C     		ldr	r4, .L4+4
  48 000c 0022     		movs	r2, #0
  49 000e 2021     		movs	r1, #32
  50 0010 2046     		mov	r0, r4
  51 0012 FFF7FEFF 		bl	HAL_GPIO_WritePin
  52              	.LVL2:
  30:Core/Src/main.c ****         tx_thread_sleep(100);
  53              		.loc 1 30 0 discriminator 1
  54 0016 6420     		movs	r0, #100
  55 0018 FFF7FEFF 		bl	_tx_thread_sleep
  56              	.LVL3:
  31:Core/Src/main.c ****         HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_SET);
  57              		.loc 1 31 0 discriminator 1
  58 001c 0122     		movs	r2, #1
  59 001e 2021     		movs	r1, #32
  60 0020 2046     		mov	r0, r4
  61 0022 FFF7FEFF 		bl	HAL_GPIO_WritePin
  62              	.LVL4:
  32:Core/Src/main.c ****         tx_thread_sleep(100);
  63              		.loc 1 32 0 discriminator 1
  64 0026 6420     		movs	r0, #100
  65 0028 FFF7FEFF 		bl	_tx_thread_sleep
  66              	.LVL5:
  67 002c E9E7     		b	.L2
  68              	.L5:
  69 002e 00BF     		.align	2
  70              	.L4:
  71 0030 00000000 		.word	.LANCHOR0
  72 0034 00000240 		.word	1073872896
  73              		.cfi_endproc
  74              	.LFE139:
  76              		.section	.text.tx_application_define,"ax",%progbits
  77              		.align	1
  78              		.global	tx_application_define
  79              		.syntax unified
  80              		.thumb
  81              		.thumb_func
  82              		.fpu fpv4-sp-d16
  84              	tx_application_define:
  85              	.LFB138:
ARM GAS  /tmp/ccBLs42C.s 			page 3


  14:Core/Src/main.c ****     /* Create my_thread! */
  86              		.loc 1 14 0
  87              		.cfi_startproc
  88              		@ args = 0, pretend = 0, frame = 0
  89              		@ frame_needed = 0, uses_anonymous_args = 0
  90              	.LVL6:
  91 0000 00B5     		push	{lr}
  92              	.LCFI1:
  93              		.cfi_def_cfa_offset 4
  94              		.cfi_offset 14, -4
  95 0002 89B0     		sub	sp, sp, #36
  96              	.LCFI2:
  97              		.cfi_def_cfa_offset 40
  16:Core/Src/main.c ****     my_thread_entry, 0, &AppTaskStartStk[0], APP_CFG_TASK_START_STK_SIZE,
  98              		.loc 1 16 0
  99 0004 B423     		movs	r3, #180
 100 0006 0693     		str	r3, [sp, #24]
 101 0008 0123     		movs	r3, #1
 102 000a 0593     		str	r3, [sp, #20]
 103 000c 0023     		movs	r3, #0
 104 000e 0493     		str	r3, [sp, #16]
 105 0010 0322     		movs	r2, #3
 106 0012 0392     		str	r2, [sp, #12]
 107 0014 0292     		str	r2, [sp, #8]
 108 0016 4FF48052 		mov	r2, #4096
 109 001a 0192     		str	r2, [sp, #4]
 110 001c 044A     		ldr	r2, .L8
 111 001e 0092     		str	r2, [sp]
 112 0020 044A     		ldr	r2, .L8+4
 113 0022 0549     		ldr	r1, .L8+8
 114 0024 0548     		ldr	r0, .L8+12
 115              	.LVL7:
 116 0026 FFF7FEFF 		bl	_txe_thread_create
 117              	.LVL8:
  19:Core/Src/main.c **** void my_thread_entry(ULONG thread_input)
 118              		.loc 1 19 0
 119 002a 09B0     		add	sp, sp, #36
 120              	.LCFI3:
 121              		.cfi_def_cfa_offset 4
 122              		@ sp needed
 123 002c 5DF804FB 		ldr	pc, [sp], #4
 124              	.L9:
 125              		.align	2
 126              	.L8:
 127 0030 00000000 		.word	AppTaskStartStk
 128 0034 00000000 		.word	my_thread_entry
 129 0038 00000000 		.word	.LC0
 130 003c 00000000 		.word	my_thread
 131              		.cfi_endproc
 132              	.LFE138:
 134              		.section	.text.HAL_TIM_PeriodElapsedCallback,"ax",%progbits
 135              		.align	1
 136              		.global	HAL_TIM_PeriodElapsedCallback
 137              		.syntax unified
 138              		.thumb
 139              		.thumb_func
 140              		.fpu fpv4-sp-d16
ARM GAS  /tmp/ccBLs42C.s 			page 4


 142              	HAL_TIM_PeriodElapsedCallback:
 143              	.LFB142:
  33:Core/Src/main.c ****     }
  34:Core/Src/main.c **** }
  35:Core/Src/main.c **** int main(void)
  36:Core/Src/main.c **** {
  37:Core/Src/main.c ****         HAL_Init();
  38:Core/Src/main.c ****         SystemClock_Config();
  39:Core/Src/main.c ****         MX_GPIO_Init();
  40:Core/Src/main.c ****         tx_kernel_enter();
  41:Core/Src/main.c ****         while (1) {
  42:Core/Src/main.c **** 
  43:Core/Src/main.c ****         }
  44:Core/Src/main.c **** }
  45:Core/Src/main.c **** 
  46:Core/Src/main.c **** 
  47:Core/Src/main.c **** /**
  48:Core/Src/main.c ****   * @brief System Clock Configuration
  49:Core/Src/main.c ****   * @retval None
  50:Core/Src/main.c ****   */
  51:Core/Src/main.c **** void SystemClock_Config(void)
  52:Core/Src/main.c **** {
  53:Core/Src/main.c ****         RCC_OscInitTypeDef RCC_OscInitStruct = {0};
  54:Core/Src/main.c ****         RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
  55:Core/Src/main.c **** 
  56:Core/Src/main.c ****         /** Configure the main internal regulator output voltage
  57:Core/Src/main.c ****         */
  58:Core/Src/main.c ****         __HAL_RCC_PWR_CLK_ENABLE();
  59:Core/Src/main.c ****         __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
  60:Core/Src/main.c ****         /** Initializes the RCC Oscillators according to the specified parameters
  61:Core/Src/main.c ****         * in the RCC_OscInitTypeDef structure.
  62:Core/Src/main.c ****         */
  63:Core/Src/main.c ****         RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
  64:Core/Src/main.c ****         RCC_OscInitStruct.HSIState = RCC_HSI_ON;
  65:Core/Src/main.c ****         RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
  66:Core/Src/main.c ****         RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
  67:Core/Src/main.c ****         RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
  68:Core/Src/main.c ****         RCC_OscInitStruct.PLL.PLLM = 8;
  69:Core/Src/main.c ****         RCC_OscInitStruct.PLL.PLLN = 100;
  70:Core/Src/main.c ****         RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
  71:Core/Src/main.c ****         RCC_OscInitStruct.PLL.PLLQ = 4;
  72:Core/Src/main.c ****         if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK) {
  73:Core/Src/main.c ****                 Error_Handler();
  74:Core/Src/main.c ****         }
  75:Core/Src/main.c ****         /** Initializes the CPU, AHB and APB buses clocks
  76:Core/Src/main.c ****         */
  77:Core/Src/main.c ****         RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
  78:Core/Src/main.c ****                       |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  79:Core/Src/main.c ****         RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
  80:Core/Src/main.c ****         RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
  81:Core/Src/main.c ****         RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
  82:Core/Src/main.c ****         RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
  83:Core/Src/main.c **** 
  84:Core/Src/main.c ****         if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK) {
  85:Core/Src/main.c ****                 Error_Handler();
  86:Core/Src/main.c ****         }
  87:Core/Src/main.c **** }
ARM GAS  /tmp/ccBLs42C.s 			page 5


  88:Core/Src/main.c **** 
  89:Core/Src/main.c **** 
  90:Core/Src/main.c **** 
  91:Core/Src/main.c **** /**
  92:Core/Src/main.c ****   * @brief  Period elapsed callback in non blocking mode
  93:Core/Src/main.c ****   * @note   This function is called  when TIM5 interrupt took place, inside
  94:Core/Src/main.c ****   * HAL_TIM_IRQHandler(). It makes a direct call to HAL_IncTick() to increment
  95:Core/Src/main.c ****   * a global variable "uwTick" used as application time base.
  96:Core/Src/main.c ****   * @param  htim : TIM handle
  97:Core/Src/main.c ****   * @retval None
  98:Core/Src/main.c ****   */
  99:Core/Src/main.c **** void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
 100:Core/Src/main.c **** {
 144              		.loc 1 100 0
 145              		.cfi_startproc
 146              		@ args = 0, pretend = 0, frame = 0
 147              		@ frame_needed = 0, uses_anonymous_args = 0
 148              	.LVL9:
 149 0000 08B5     		push	{r3, lr}
 150              	.LCFI4:
 151              		.cfi_def_cfa_offset 8
 152              		.cfi_offset 3, -8
 153              		.cfi_offset 14, -4
 101:Core/Src/main.c ****         if (htim->Instance == TIM5) {
 154              		.loc 1 101 0
 155 0002 0268     		ldr	r2, [r0]
 156 0004 034B     		ldr	r3, .L14
 157 0006 9A42     		cmp	r2, r3
 158 0008 00D0     		beq	.L13
 159              	.LVL10:
 160              	.L10:
 102:Core/Src/main.c ****                 HAL_IncTick();
 103:Core/Src/main.c ****         }
 104:Core/Src/main.c **** }
 161              		.loc 1 104 0
 162 000a 08BD     		pop	{r3, pc}
 163              	.LVL11:
 164              	.L13:
 102:Core/Src/main.c ****                 HAL_IncTick();
 165              		.loc 1 102 0
 166 000c FFF7FEFF 		bl	HAL_IncTick
 167              	.LVL12:
 168              		.loc 1 104 0
 169 0010 FBE7     		b	.L10
 170              	.L15:
 171 0012 00BF     		.align	2
 172              	.L14:
 173 0014 000C0040 		.word	1073744896
 174              		.cfi_endproc
 175              	.LFE142:
 177              		.section	.text.Error_Handler,"ax",%progbits
 178              		.align	1
 179              		.global	Error_Handler
 180              		.syntax unified
 181              		.thumb
 182              		.thumb_func
 183              		.fpu fpv4-sp-d16
ARM GAS  /tmp/ccBLs42C.s 			page 6


 185              	Error_Handler:
 186              	.LFB143:
 105:Core/Src/main.c **** 
 106:Core/Src/main.c **** 
 107:Core/Src/main.c **** void Error_Handler(void)
 108:Core/Src/main.c **** {
 187              		.loc 1 108 0
 188              		.cfi_startproc
 189              		@ Volatile: function does not return.
 190              		@ args = 0, pretend = 0, frame = 0
 191              		@ frame_needed = 0, uses_anonymous_args = 0
 192              		@ link register save eliminated.
 193              	.LBB4:
 194              	.LBB5:
 195              		.file 2 "Drivers/CMSIS/Include/cmsis_gcc.h"
   1:Drivers/CMSIS/Include/cmsis_gcc.h **** /**************************************************************************//**
   2:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @file     cmsis_gcc.h
   3:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @brief    CMSIS compiler GCC header file
   4:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @version  V5.0.4
   5:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @date     09. April 2018
   6:Drivers/CMSIS/Include/cmsis_gcc.h ****  ******************************************************************************/
   7:Drivers/CMSIS/Include/cmsis_gcc.h **** /*
   8:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Copyright (c) 2009-2018 Arm Limited. All rights reserved.
   9:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  10:Drivers/CMSIS/Include/cmsis_gcc.h ****  * SPDX-License-Identifier: Apache-2.0
  11:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  12:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:Drivers/CMSIS/Include/cmsis_gcc.h ****  * not use this file except in compliance with the License.
  14:Drivers/CMSIS/Include/cmsis_gcc.h ****  * You may obtain a copy of the License at
  15:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  16:Drivers/CMSIS/Include/cmsis_gcc.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  18:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Unless required by applicable law or agreed to in writing, software
  19:Drivers/CMSIS/Include/cmsis_gcc.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:Drivers/CMSIS/Include/cmsis_gcc.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:Drivers/CMSIS/Include/cmsis_gcc.h ****  * See the License for the specific language governing permissions and
  22:Drivers/CMSIS/Include/cmsis_gcc.h ****  * limitations under the License.
  23:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
  24:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  25:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __CMSIS_GCC_H
  26:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_H
  27:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  28:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ignore some GCC warnings */
  29:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic push
  30:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wsign-conversion"
  31:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wconversion"
  32:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wunused-parameter"
  33:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  34:Drivers/CMSIS/Include/cmsis_gcc.h **** /* Fallback for __has_builtin */
  35:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __has_builtin
  36:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __has_builtin(x) (0)
  37:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  38:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  39:Drivers/CMSIS/Include/cmsis_gcc.h **** /* CMSIS compiler specific defines */
  40:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ASM
  41:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ASM                                  __asm
  42:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
ARM GAS  /tmp/ccBLs42C.s 			page 7


  43:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __INLINE
  44:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __INLINE                               inline
  45:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  46:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_INLINE
  47:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_INLINE                        static inline
  48:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  49:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_FORCEINLINE                 
  50:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_FORCEINLINE                   __attribute__((always_inline)) static inline
  51:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif                                           
  52:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __NO_RETURN
  53:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __NO_RETURN                            __attribute__((__noreturn__))
  54:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  55:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __USED
  56:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __USED                                 __attribute__((used))
  57:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  58:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __WEAK
  59:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __WEAK                                 __attribute__((weak))
  60:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  61:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED
  62:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED                               __attribute__((packed, aligned(1)))
  63:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  64:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_STRUCT
  65:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_STRUCT                        struct __attribute__((packed, aligned(1)))
  66:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  67:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_UNION
  68:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_UNION                         union __attribute__((packed, aligned(1)))
  69:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  70:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32        /* deprecated */
  71:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  72:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  73:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  74:Drivers/CMSIS/Include/cmsis_gcc.h ****   struct __attribute__((packed)) T_UINT32 { uint32_t v; };
  75:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  76:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32(x)                  (((struct T_UINT32 *)(x))->v)
  77:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  78:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_WRITE
  79:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  80:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  81:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  82:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_WRITE { uint16_t v; };
  83:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  84:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_WRITE(addr, val)    (void)((((struct T_UINT16_WRITE *)(void *)(addr))-
  85:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  86:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_READ
  87:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  88:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  89:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  90:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_READ { uint16_t v; };
  91:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  92:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_READ(addr)          (((const struct T_UINT16_READ *)(const void *)(add
  93:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  94:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_WRITE
  95:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  96:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  97:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  98:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_WRITE { uint32_t v; };
  99:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
ARM GAS  /tmp/ccBLs42C.s 			page 8


 100:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_WRITE(addr, val)    (void)((((struct T_UINT32_WRITE *)(void *)(addr))-
 101:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 102:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_READ
 103:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
 104:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
 105:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
 106:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_READ { uint32_t v; };
 107:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 108:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_READ(addr)          (((const struct T_UINT32_READ *)(const void *)(add
 109:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 110:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ALIGNED
 111:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ALIGNED(x)                           __attribute__((aligned(x)))
 112:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 113:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __RESTRICT
 114:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __RESTRICT                             __restrict
 115:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 116:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 117:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 118:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ###########################  Core Function Access  ########################### */
 119:Drivers/CMSIS/Include/cmsis_gcc.h **** /** \ingroup  CMSIS_Core_FunctionInterface
 120:Drivers/CMSIS/Include/cmsis_gcc.h ****     \defgroup CMSIS_Core_RegAccFunctions CMSIS Core Register Access Functions
 121:Drivers/CMSIS/Include/cmsis_gcc.h ****   @{
 122:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 123:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 124:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 125:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Enable IRQ Interrupts
 126:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Enables IRQ interrupts by clearing the I-bit in the CPSR.
 127:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 128:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 129:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __enable_irq(void)
 130:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 131:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsie i" : : : "memory");
 132:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 133:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 134:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 135:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 136:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Disable IRQ Interrupts
 137:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Disables IRQ interrupts by setting the I-bit in the CPSR.
 138:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 139:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 140:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __disable_irq(void)
 141:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 142:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsid i" : : : "memory");
 196              		.loc 2 142 0
 197              		.syntax unified
 198              	@ 142 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 199 0000 72B6     		cpsid i
 200              	@ 0 "" 2
 201              		.thumb
 202              		.syntax unified
 203              	.L17:
 204 0002 FEE7     		b	.L17
 205              	.LBE5:
 206              	.LBE4:
 207              		.cfi_endproc
 208              	.LFE143:
 210              		.section	.text.SystemClock_Config,"ax",%progbits
ARM GAS  /tmp/ccBLs42C.s 			page 9


 211              		.align	1
 212              		.global	SystemClock_Config
 213              		.syntax unified
 214              		.thumb
 215              		.thumb_func
 216              		.fpu fpv4-sp-d16
 218              	SystemClock_Config:
 219              	.LFB141:
  52:Core/Src/main.c ****         RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 220              		.loc 1 52 0
 221              		.cfi_startproc
 222              		@ args = 0, pretend = 0, frame = 80
 223              		@ frame_needed = 0, uses_anonymous_args = 0
 224 0000 00B5     		push	{lr}
 225              	.LCFI5:
 226              		.cfi_def_cfa_offset 4
 227              		.cfi_offset 14, -4
 228 0002 95B0     		sub	sp, sp, #84
 229              	.LCFI6:
 230              		.cfi_def_cfa_offset 88
  53:Core/Src/main.c ****         RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 231              		.loc 1 53 0
 232 0004 3022     		movs	r2, #48
 233 0006 0021     		movs	r1, #0
 234 0008 08A8     		add	r0, sp, #32
 235 000a FFF7FEFF 		bl	memset
 236              	.LVL13:
  54:Core/Src/main.c **** 
 237              		.loc 1 54 0
 238 000e 0023     		movs	r3, #0
 239 0010 0393     		str	r3, [sp, #12]
 240 0012 0493     		str	r3, [sp, #16]
 241 0014 0593     		str	r3, [sp, #20]
 242 0016 0693     		str	r3, [sp, #24]
 243 0018 0793     		str	r3, [sp, #28]
 244              	.LBB6:
  58:Core/Src/main.c ****         __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 245              		.loc 1 58 0
 246 001a 0193     		str	r3, [sp, #4]
 247 001c 1E4A     		ldr	r2, .L24
 248 001e 116C     		ldr	r1, [r2, #64]
 249 0020 41F08051 		orr	r1, r1, #268435456
 250 0024 1164     		str	r1, [r2, #64]
 251 0026 126C     		ldr	r2, [r2, #64]
 252 0028 02F08052 		and	r2, r2, #268435456
 253 002c 0192     		str	r2, [sp, #4]
 254 002e 019A     		ldr	r2, [sp, #4]
 255              	.LBE6:
 256              	.LBB7:
  59:Core/Src/main.c ****         /** Initializes the RCC Oscillators according to the specified parameters
 257              		.loc 1 59 0
 258 0030 0293     		str	r3, [sp, #8]
 259 0032 1A4A     		ldr	r2, .L24+4
 260 0034 1168     		ldr	r1, [r2]
 261 0036 41F44041 		orr	r1, r1, #49152
 262 003a 1160     		str	r1, [r2]
 263 003c 1268     		ldr	r2, [r2]
ARM GAS  /tmp/ccBLs42C.s 			page 10


 264 003e 02F44042 		and	r2, r2, #49152
 265 0042 0292     		str	r2, [sp, #8]
 266 0044 029A     		ldr	r2, [sp, #8]
 267              	.LBE7:
  63:Core/Src/main.c ****         RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 268              		.loc 1 63 0
 269 0046 0222     		movs	r2, #2
 270 0048 0892     		str	r2, [sp, #32]
  64:Core/Src/main.c ****         RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 271              		.loc 1 64 0
 272 004a 0121     		movs	r1, #1
 273 004c 0B91     		str	r1, [sp, #44]
  65:Core/Src/main.c ****         RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 274              		.loc 1 65 0
 275 004e 1021     		movs	r1, #16
 276 0050 0C91     		str	r1, [sp, #48]
  66:Core/Src/main.c ****         RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 277              		.loc 1 66 0
 278 0052 0E92     		str	r2, [sp, #56]
  67:Core/Src/main.c ****         RCC_OscInitStruct.PLL.PLLM = 8;
 279              		.loc 1 67 0
 280 0054 0F93     		str	r3, [sp, #60]
  68:Core/Src/main.c ****         RCC_OscInitStruct.PLL.PLLN = 100;
 281              		.loc 1 68 0
 282 0056 0823     		movs	r3, #8
 283 0058 1093     		str	r3, [sp, #64]
  69:Core/Src/main.c ****         RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 284              		.loc 1 69 0
 285 005a 6423     		movs	r3, #100
 286 005c 1193     		str	r3, [sp, #68]
  70:Core/Src/main.c ****         RCC_OscInitStruct.PLL.PLLQ = 4;
 287              		.loc 1 70 0
 288 005e 1292     		str	r2, [sp, #72]
  71:Core/Src/main.c ****         if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK) {
 289              		.loc 1 71 0
 290 0060 0423     		movs	r3, #4
 291 0062 1393     		str	r3, [sp, #76]
  72:Core/Src/main.c ****                 Error_Handler();
 292              		.loc 1 72 0
 293 0064 08A8     		add	r0, sp, #32
 294 0066 FFF7FEFF 		bl	HAL_RCC_OscConfig
 295              	.LVL14:
 296 006a 88B9     		cbnz	r0, .L22
  77:Core/Src/main.c ****                       |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 297              		.loc 1 77 0
 298 006c 0F23     		movs	r3, #15
 299 006e 0393     		str	r3, [sp, #12]
  79:Core/Src/main.c ****         RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 300              		.loc 1 79 0
 301 0070 0223     		movs	r3, #2
 302 0072 0493     		str	r3, [sp, #16]
  80:Core/Src/main.c ****         RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 303              		.loc 1 80 0
 304 0074 0023     		movs	r3, #0
 305 0076 0593     		str	r3, [sp, #20]
  81:Core/Src/main.c ****         RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 306              		.loc 1 81 0
ARM GAS  /tmp/ccBLs42C.s 			page 11


 307 0078 4FF48052 		mov	r2, #4096
 308 007c 0692     		str	r2, [sp, #24]
  82:Core/Src/main.c **** 
 309              		.loc 1 82 0
 310 007e 0793     		str	r3, [sp, #28]
  84:Core/Src/main.c ****                 Error_Handler();
 311              		.loc 1 84 0
 312 0080 0321     		movs	r1, #3
 313 0082 03A8     		add	r0, sp, #12
 314 0084 FFF7FEFF 		bl	HAL_RCC_ClockConfig
 315              	.LVL15:
 316 0088 20B9     		cbnz	r0, .L23
  87:Core/Src/main.c **** 
 317              		.loc 1 87 0
 318 008a 15B0     		add	sp, sp, #84
 319              	.LCFI7:
 320              		.cfi_remember_state
 321              		.cfi_def_cfa_offset 4
 322              		@ sp needed
 323 008c 5DF804FB 		ldr	pc, [sp], #4
 324              	.L22:
 325              	.LCFI8:
 326              		.cfi_restore_state
  73:Core/Src/main.c ****         }
 327              		.loc 1 73 0
 328 0090 FFF7FEFF 		bl	Error_Handler
 329              	.LVL16:
 330              	.L23:
  85:Core/Src/main.c ****         }
 331              		.loc 1 85 0
 332 0094 FFF7FEFF 		bl	Error_Handler
 333              	.LVL17:
 334              	.L25:
 335              		.align	2
 336              	.L24:
 337 0098 00380240 		.word	1073887232
 338 009c 00700040 		.word	1073770496
 339              		.cfi_endproc
 340              	.LFE141:
 342              		.section	.text.main,"ax",%progbits
 343              		.align	1
 344              		.global	main
 345              		.syntax unified
 346              		.thumb
 347              		.thumb_func
 348              		.fpu fpv4-sp-d16
 350              	main:
 351              	.LFB140:
  36:Core/Src/main.c ****         HAL_Init();
 352              		.loc 1 36 0
 353              		.cfi_startproc
 354              		@ Volatile: function does not return.
 355              		@ args = 0, pretend = 0, frame = 0
 356              		@ frame_needed = 0, uses_anonymous_args = 0
 357 0000 08B5     		push	{r3, lr}
 358              	.LCFI9:
 359              		.cfi_def_cfa_offset 8
ARM GAS  /tmp/ccBLs42C.s 			page 12


 360              		.cfi_offset 3, -8
 361              		.cfi_offset 14, -4
  37:Core/Src/main.c ****         SystemClock_Config();
 362              		.loc 1 37 0
 363 0002 FFF7FEFF 		bl	HAL_Init
 364              	.LVL18:
  38:Core/Src/main.c ****         MX_GPIO_Init();
 365              		.loc 1 38 0
 366 0006 FFF7FEFF 		bl	SystemClock_Config
 367              	.LVL19:
  39:Core/Src/main.c ****         tx_kernel_enter();
 368              		.loc 1 39 0
 369 000a FFF7FEFF 		bl	MX_GPIO_Init
 370              	.LVL20:
  40:Core/Src/main.c ****         while (1) {
 371              		.loc 1 40 0
 372 000e FFF7FEFF 		bl	_tx_initialize_kernel_enter
 373              	.LVL21:
 374              	.L27:
 375 0012 FEE7     		b	.L27
 376              		.cfi_endproc
 377              	.LFE140:
 379              		.comm	my_thread,180,4
 380              		.global	my_thread_counter
 381              		.section	.bss.AppTaskStartStk,"aw",%nobits
 382              		.align	3
 385              	AppTaskStartStk:
 386 0000 00000000 		.space	4096
 386      00000000 
 386      00000000 
 386      00000000 
 386      00000000 
 387              		.section	.bss.my_thread_counter,"aw",%nobits
 388              		.align	2
 389              		.set	.LANCHOR0,. + 0
 392              	my_thread_counter:
 393 0000 00000000 		.space	4
 394              		.section	.rodata.tx_application_define.str1.4,"aMS",%progbits,1
 395              		.align	2
 396              	.LC0:
 397 0000 4D792054 		.ascii	"My Thread\000"
 397      68726561 
 397      6400
 398              		.text
 399              	.Letext0:
 400              		.file 3 "/usr/include/newlib/machine/_default_types.h"
 401              		.file 4 "/usr/include/newlib/sys/_stdint.h"
 402              		.file 5 "Drivers/CMSIS/Include/core_cm4.h"
 403              		.file 6 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/system_stm32f4xx.h"
 404              		.file 7 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f411xe.h"
 405              		.file 8 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_def.h"
 406              		.file 9 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_rcc_ex.h"
 407              		.file 10 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_rcc.h"
 408              		.file 11 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_gpio.h"
 409              		.file 12 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_dma.h"
 410              		.file 13 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_tim.h"
 411              		.file 14 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal.h"
ARM GAS  /tmp/ccBLs42C.s 			page 13


 412              		.file 15 "/usr/include/newlib/sys/lock.h"
 413              		.file 16 "/usr/include/newlib/sys/_types.h"
 414              		.file 17 "/usr/lib/gcc/arm-none-eabi/7.3.1/include/stddef.h"
 415              		.file 18 "/usr/include/newlib/sys/reent.h"
 416              		.file 19 "/usr/include/newlib/stdlib.h"
 417              		.file 20 "ThreadX/ports/cortex_m4/gnu/inc/tx_port.h"
 418              		.file 21 "ThreadX/common/inc/tx_api.h"
 419              		.file 22 "Core/Inc/gpio.h"
 420              		.file 23 "<built-in>"
ARM GAS  /tmp/ccBLs42C.s 			page 14


DEFINED SYMBOLS
                            *ABS*:0000000000000000 main.c
     /tmp/ccBLs42C.s:18     .text.my_thread_entry:0000000000000000 $t
     /tmp/ccBLs42C.s:25     .text.my_thread_entry:0000000000000000 my_thread_entry
     /tmp/ccBLs42C.s:71     .text.my_thread_entry:0000000000000030 $d
     /tmp/ccBLs42C.s:77     .text.tx_application_define:0000000000000000 $t
     /tmp/ccBLs42C.s:84     .text.tx_application_define:0000000000000000 tx_application_define
     /tmp/ccBLs42C.s:127    .text.tx_application_define:0000000000000030 $d
     /tmp/ccBLs42C.s:385    .bss.AppTaskStartStk:0000000000000000 AppTaskStartStk
                            *COM*:00000000000000b4 my_thread
     /tmp/ccBLs42C.s:135    .text.HAL_TIM_PeriodElapsedCallback:0000000000000000 $t
     /tmp/ccBLs42C.s:142    .text.HAL_TIM_PeriodElapsedCallback:0000000000000000 HAL_TIM_PeriodElapsedCallback
     /tmp/ccBLs42C.s:173    .text.HAL_TIM_PeriodElapsedCallback:0000000000000014 $d
     /tmp/ccBLs42C.s:178    .text.Error_Handler:0000000000000000 $t
     /tmp/ccBLs42C.s:185    .text.Error_Handler:0000000000000000 Error_Handler
     /tmp/ccBLs42C.s:211    .text.SystemClock_Config:0000000000000000 $t
     /tmp/ccBLs42C.s:218    .text.SystemClock_Config:0000000000000000 SystemClock_Config
     /tmp/ccBLs42C.s:337    .text.SystemClock_Config:0000000000000098 $d
     /tmp/ccBLs42C.s:343    .text.main:0000000000000000 $t
     /tmp/ccBLs42C.s:350    .text.main:0000000000000000 main
     /tmp/ccBLs42C.s:392    .bss.my_thread_counter:0000000000000000 my_thread_counter
     /tmp/ccBLs42C.s:382    .bss.AppTaskStartStk:0000000000000000 $d
     /tmp/ccBLs42C.s:388    .bss.my_thread_counter:0000000000000000 $d
     /tmp/ccBLs42C.s:395    .rodata.tx_application_define.str1.4:0000000000000000 $d

UNDEFINED SYMBOLS
HAL_GPIO_WritePin
_tx_thread_sleep
_txe_thread_create
HAL_IncTick
memset
HAL_RCC_OscConfig
HAL_RCC_ClockConfig
HAL_Init
MX_GPIO_Init
_tx_initialize_kernel_enter
