TestCase:[2/72], Kernel 0, Shape 1, II=4
Test passed !
TestCase:[2/72], Kernel 0, Shape 1, II=4
Test passed !

D:\Project\ISCA2024_DynMap\DynMap_VitisHLS\DynMap\solution1\sim\verilog>set PATH= 

D:\Project\ISCA2024_DynMap\DynMap_VitisHLS\DynMap\solution1\sim\verilog>call E:/Xilinx/Vivado/2021.2/bin/xelab xil_defaultlib.apatb_runOne_top glbl -Oenable_linking_all_libraries  -prj runOne.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm  -L floating_point_v7_0_19 -L floating_point_v7_1_13 --lib "ieee_proposed=./ieee_proposed" -s runOne  
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe xil_defaultlib.apatb_runOne_top glbl -Oenable_linking_all_libraries -prj runOne.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm -L floating_point_v7_0_19 -L floating_point_v7_1_13 --lib ieee_proposed=./ieee_proposed -s runOne 
Multi-threading is on. Using 18 slave threads.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/sim/verilog/ip/xil_defaultlib/runOne_ddiv_64ns_64ns_64_31_no_dsp_1_ip.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module runOne_ddiv_64ns_64ns_64_31_no_dsp_1_ip
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/sim/verilog/ip/xil_defaultlib/runOne_sitodp_32ns_64_5_no_dsp_1_ip.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module runOne_sitodp_32ns_64_5_no_dsp_1_ip
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/sim/verilog/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/sim/verilog/runOne.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_runOne_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/sim/verilog/runOne.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module runOne
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/sim/verilog/runOne_BypassOptPlacement_Gen_Record.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module runOne_BypassOptPlacement_Gen_Record
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/sim/verilog/runOne_BypassOptPlacement_Gen_Record_Pipeline_VITIS_LOOP_188_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module runOne_BypassOptPlacement_Gen_Record_Pipeline_VITIS_LOOP_188_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/sim/verilog/runOne_BypassOptPlacement_Gen_Record_Pipeline_VITIS_LOOP_199_2_VITIS_LOOP_233_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module runOne_BypassOptPlacement_Gen_Record_Pipeline_VITIS_LOOP_199_2_VITIS_LOOP_233_3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/sim/verilog/runOne_BypassOptPlacement_Gen_Record_Pipeline_VITIS_LOOP_199_2_VITIS_LOOP_233_3_bpsSlbW.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module runOne_BypassOptPlacement_Gen_Record_Pipeline_VITIS_LOOP_199_2_VITIS_LOOP_233_3_bpsSlbW
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/sim/verilog/runOne_BypassOptPlacement_Gen_Record_Pipeline_VITIS_LOOP_199_2_VITIS_LOOP_233_3_bpsSmb6.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module runOne_BypassOptPlacement_Gen_Record_Pipeline_VITIS_LOOP_199_2_VITIS_LOOP_233_3_bpsSmb6
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/sim/verilog/runOne_BypassOptPlacement_Gen_Record_Pipeline_VITIS_LOOP_199_2_VITIS_LOOP_233_3_xy2Tncg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module runOne_BypassOptPlacement_Gen_Record_Pipeline_VITIS_LOOP_199_2_VITIS_LOOP_233_3_xy2Tncg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/sim/verilog/runOne_BypassOptPlacement_Gen_Record_Pipeline_VITIS_LOOP_249_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module runOne_BypassOptPlacement_Gen_Record_Pipeline_VITIS_LOOP_249_4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/sim/verilog/runOne_BypassOptPlacement_Gen_Record_Pipeline_VITIS_LOOP_255_5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module runOne_BypassOptPlacement_Gen_Record_Pipeline_VITIS_LOOP_255_5
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/sim/verilog/runOne_BypassOptPlacement_Gen_Record_Tile2XY_0_ROM_AUTO_1R.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module runOne_BypassOptPlacement_Gen_Record_Tile2XY_0_ROM_AUTO_1R
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/sim/verilog/runOne_BypassOptPlacement_Gen_Record_Tile2XY_1_ROM_AUTO_1R.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module runOne_BypassOptPlacement_Gen_Record_Tile2XY_1_ROM_AUTO_1R
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/sim/verilog/runOne_CurOptPotentialPlacement_List_BypassLess_Gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module runOne_CurOptPotentialPlacement_List_BypassLess_Gen
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/sim/verilog/runOne_CurOptPotentialPlacement_List_BypassLess_Gen_CGRA_NumTiles_shapes_values_ROM_g8j.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module runOne_CurOptPotentialPlacement_List_BypassLess_Gen_CGRA_NumTiles_shapes_values_ROM_g8j
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/sim/verilog/runOne_CurOptPotentialPlacement_List_BypassLess_Gen_CurOptPotentialPlacement_List_Byhbi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module runOne_CurOptPotentialPlacement_List_BypassLess_Gen_CurOptPotentialPlacement_List_Byhbi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/sim/verilog/runOne_CurOptPotentialPlacement_List_BypassLess_Gen_intersection_RAM_AUTO_1R1W.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module runOne_CurOptPotentialPlacement_List_BypassLess_Gen_intersection_RAM_AUTO_1R1W
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/sim/verilog/runOne_CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_453_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module runOne_CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_453_4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/sim/verilog/runOne_CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_453_4_allocaeOg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module runOne_CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_453_4_allocaeOg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/sim/verilog/runOne_CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_470_5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module runOne_CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_470_5
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/sim/verilog/runOne_CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_480_7.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module runOne_CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_480_7
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/sim/verilog/runOne_CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_497_8_VITIS_LOOP_498_9.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module runOne_CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_497_8_VITIS_LOOP_498_9
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/sim/verilog/runOne_CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_508_10.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module runOne_CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_508_10
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/sim/verilog/runOne_CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_518_12.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module runOne_CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_518_12
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/sim/verilog/runOne_CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_562_14.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module runOne_CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_562_14
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/sim/verilog/runOne_CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_577_16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module runOne_CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_577_16
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/sim/verilog/runOne_CurOptPotentialPlacement_List_BypassLess_Gen_potentialPlacement_AllPreds_RAM_jbC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module runOne_CurOptPotentialPlacement_List_BypassLess_Gen_potentialPlacement_AllPreds_RAM_jbC
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/sim/verilog/runOne_curOptPotentialPlacement_RAM_AUTO_1R1W.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module runOne_curOptPotentialPlacement_RAM_AUTO_1R1W
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/sim/verilog/runOne_ddiv_64ns_64ns_64_31_no_dsp_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module runOne_ddiv_64ns_64ns_64_31_no_dsp_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/sim/verilog/runOne_dependency_predecessor_values_RAM_AUTO_1R1W.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module runOne_dependency_predecessor_values_RAM_AUTO_1R1W
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/sim/verilog/runOne_dependency_successor_values_RAM_AUTO_1R1W.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module runOne_dependency_successor_values_RAM_AUTO_1R1W
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/sim/verilog/runOne_Dependency_Update_BypassMode_SrcTgt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module runOne_Dependency_Update_BypassMode_SrcTgt
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/sim/verilog/runOne_Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_102_7.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module runOne_Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_102_7
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/sim/verilog/runOne_Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_108_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module runOne_Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_108_8
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/sim/verilog/runOne_Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_116_9.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module runOne_Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_116_9
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/sim/verilog/runOne_Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_53_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module runOne_Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_53_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/sim/verilog/runOne_Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_61_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module runOne_Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_61_2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/sim/verilog/runOne_Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_69_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module runOne_Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_69_3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/sim/verilog/runOne_Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_75_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module runOne_Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_75_4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/sim/verilog/runOne_Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_83_5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module runOne_Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_83_5
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/sim/verilog/runOne_Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_94_6.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module runOne_Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_94_6
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/sim/verilog/runOne_DFG_NodesCount_kernels_values_ROM_AUTO_1R.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module runOne_DFG_NodesCount_kernels_values_ROM_AUTO_1R
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/sim/verilog/runOne_dynamic_placement_routing.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module runOne_dynamic_placement_routing
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/sim/verilog/runOne_dynamic_placement_routing_allocated_tiles_levelsValidLen_shapes_values_ROM_AUrcU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module runOne_dynamic_placement_routing_allocated_tiles_levelsValidLen_shapes_values_ROM_AUrcU
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/sim/verilog/runOne_dynamic_placement_routing_allocated_tiles_levels_dynamic_shapes_values_ROM_AUsc4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module runOne_dynamic_placement_routing_allocated_tiles_levels_dynamic_shapes_values_ROM_AUsc4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/sim/verilog/runOne_dynamic_placement_routing_allocated_tiles_Maxlevels_dynamic_shapes_values_ROMqcK.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module runOne_dynamic_placement_routing_allocated_tiles_Maxlevels_dynamic_shapes_values_ROMqcK
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/sim/verilog/runOne_dynamic_placement_routing_Pipeline_VITIS_LOOP_377_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module runOne_dynamic_placement_routing_Pipeline_VITIS_LOOP_377_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/sim/verilog/runOne_dynamic_placement_routing_Pipeline_VITIS_LOOP_377_1_placement_static_Tile2LevkbM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module runOne_dynamic_placement_routing_Pipeline_VITIS_LOOP_377_1_placement_static_Tile2LevkbM
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/sim/verilog/runOne_dynamic_placement_routing_Pipeline_VITIS_LOOP_388_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module runOne_dynamic_placement_routing_Pipeline_VITIS_LOOP_388_2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/sim/verilog/runOne_dynamic_placement_routing_Pipeline_VITIS_LOOP_398_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module runOne_dynamic_placement_routing_Pipeline_VITIS_LOOP_398_3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/sim/verilog/runOne_dynamic_placement_routing_Pipeline_VITIS_LOOP_415_5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module runOne_dynamic_placement_routing_Pipeline_VITIS_LOOP_415_5
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/sim/verilog/runOne_dynamic_placement_routing_Pipeline_VITIS_LOOP_601_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module runOne_dynamic_placement_routing_Pipeline_VITIS_LOOP_601_2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/sim/verilog/runOne_dynamic_placement_routing_Pipeline_VITIS_LOOP_611_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module runOne_dynamic_placement_routing_Pipeline_VITIS_LOOP_611_4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/sim/verilog/runOne_dynamic_placement_routing_Pipeline_VITIS_LOOP_618_5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module runOne_dynamic_placement_routing_Pipeline_VITIS_LOOP_618_5
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/sim/verilog/runOne_dynamic_placement_routing_Pipeline_VITIS_LOOP_624_6.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module runOne_dynamic_placement_routing_Pipeline_VITIS_LOOP_624_6
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/sim/verilog/runOne_dynamic_placement_routing_placement_static_Opt2Tile_kernels_values1_ROM_AUTO_1R.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module runOne_dynamic_placement_routing_placement_static_Opt2Tile_kernels_values1_ROM_AUTO_1R
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/sim/verilog/runOne_dynamic_placement_routing_placement_static_Tile2Level_values_ROM_AUTO_1R.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module runOne_dynamic_placement_routing_placement_static_Tile2Level_values_ROM_AUTO_1R
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/sim/verilog/runOne_dynamic_placement_routing_predOpt_idx_List_RAM_AUTO_1R1W.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module runOne_dynamic_placement_routing_predOpt_idx_List_RAM_AUTO_1R1W
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/sim/verilog/runOne_flow_control_loop_pipe_sequential_init.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module runOne_flow_control_loop_pipe_sequential_init
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/sim/verilog/runOne_mac_muladd_3ns_7ns_8s_10_4_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module runOne_mac_muladd_3ns_7ns_8s_10_4_1_DSP48_1
INFO: [VRFC 10-311] analyzing module runOne_mac_muladd_3ns_7ns_8s_10_4_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/sim/verilog/runOne_mac_muladd_4ns_7ns_7ns_10_4_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module runOne_mac_muladd_4ns_7ns_7ns_10_4_1_DSP48_0
INFO: [VRFC 10-311] analyzing module runOne_mac_muladd_4ns_7ns_7ns_10_4_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/sim/verilog/runOne_mask_table_ROM_AUTO_1R.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module runOne_mask_table_ROM_AUTO_1R
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/sim/verilog/runOne_mul_3ns_8ns_10_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module runOne_mul_3ns_8ns_10_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/sim/verilog/runOne_mul_7ns_8ns_15_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module runOne_mul_7ns_8ns_15_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/sim/verilog/runOne_mul_8s_10ns_18_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module runOne_mul_8s_10ns_18_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/sim/verilog/runOne_placement_done_values_RAM_AUTO_1R1W.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module runOne_placement_done_values_RAM_AUTO_1R1W
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/sim/verilog/runOne_placement_dynamic_bypass_occupy_RAM_AUTO_1R1W.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module runOne_placement_dynamic_bypass_occupy_RAM_AUTO_1R1W
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/sim/verilog/runOne_placement_dynamic_bypass_RAM_AUTO_1R1W.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module runOne_placement_dynamic_bypass_RAM_AUTO_1R1W
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/sim/verilog/runOne_placement_dynamic_dict_Opt2PC_keys_RAM_AUTO_1R1W.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module runOne_placement_dynamic_dict_Opt2PC_keys_RAM_AUTO_1R1W
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/sim/verilog/runOne_placement_dynamic_dict_Opt2Tile_values_RAM_AUTO_1R1W.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module runOne_placement_dynamic_dict_Opt2Tile_values_RAM_AUTO_1R1W
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/sim/verilog/runOne_placement_dynamic_occupy_RAM_AUTO_1R1W.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module runOne_placement_dynamic_occupy_RAM_AUTO_1R1W
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/sim/verilog/runOne_predecessors_RAM_AUTO_1R1W.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module runOne_predecessors_RAM_AUTO_1R1W
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/sim/verilog/runOne_Reset.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module runOne_Reset
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/sim/verilog/runOne_Reset_Pipeline_VITIS_LOOP_685_5_VITIS_LOOP_686_6_VITIS_LOOP_687_7.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module runOne_Reset_Pipeline_VITIS_LOOP_685_5_VITIS_LOOP_686_6_VITIS_LOOP_687_7
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/sim/verilog/runOne_Reset_Pipeline_VITIS_LOOP_692_8_VITIS_LOOP_693_9.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module runOne_Reset_Pipeline_VITIS_LOOP_692_8_VITIS_LOOP_693_9
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/sim/verilog/runOne_Reset_Pipeline_VITIS_LOOP_697_10_VITIS_LOOP_698_11_VITIS_LOOP_699_12.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module runOne_Reset_Pipeline_VITIS_LOOP_697_10_VITIS_LOOP_698_11_VITIS_LOOP_699_12
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/sim/verilog/runOne_Reset_Pipeline_VITIS_LOOP_704_13.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module runOne_Reset_Pipeline_VITIS_LOOP_704_13
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/sim/verilog/runOne_Reset_Pipeline_VITIS_LOOP_707_14.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module runOne_Reset_Pipeline_VITIS_LOOP_707_14
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/sim/verilog/runOne_Reset_Pipeline_VITIS_LOOP_710_15.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module runOne_Reset_Pipeline_VITIS_LOOP_710_15
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/sim/verilog/runOne_Reset_Pipeline_VITIS_LOOP_713_16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module runOne_Reset_Pipeline_VITIS_LOOP_713_16
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/sim/verilog/runOne_Reset_Pipeline_VITIS_LOOP_716_17.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module runOne_Reset_Pipeline_VITIS_LOOP_716_17
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/sim/verilog/runOne_Reset_Pipeline_VITIS_LOOP_719_18.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module runOne_Reset_Pipeline_VITIS_LOOP_719_18
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/sim/verilog/runOne_Reset_Pipeline_VITIS_LOOP_719_18_placement_static_kernels_values_ROM_AUTO_1R.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module runOne_Reset_Pipeline_VITIS_LOOP_719_18_placement_static_kernels_values_ROM_AUTO_1R
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/sim/verilog/runOne_Reset_Pipeline_VITIS_LOOP_724_19_VITIS_LOOP_726_20.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module runOne_Reset_Pipeline_VITIS_LOOP_724_19_VITIS_LOOP_726_20
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/sim/verilog/runOne_Reset_Pipeline_VITIS_LOOP_724_19_VITIS_LOOP_726_20_dependency_predecessors_kebkb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module runOne_Reset_Pipeline_VITIS_LOOP_724_19_VITIS_LOOP_726_20_dependency_predecessors_kebkb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/sim/verilog/runOne_Reset_Pipeline_VITIS_LOOP_736_21_VITIS_LOOP_738_22.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module runOne_Reset_Pipeline_VITIS_LOOP_736_21_VITIS_LOOP_738_22
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/sim/verilog/runOne_Reset_Pipeline_VITIS_LOOP_736_21_VITIS_LOOP_738_22_dependency_successors_kerncud.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module runOne_Reset_Pipeline_VITIS_LOOP_736_21_VITIS_LOOP_738_22_dependency_successors_kerncud
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/sim/verilog/runOne_RoutingAvailability_CheckPredecessor_and_Placement.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module runOne_RoutingAvailability_CheckPredecessor_and_Placement
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/sim/verilog/runOne_RoutingAvailability_CheckPredecessor_and_Placement_bypassPreds_RAM_AUTO_1R1W.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module runOne_RoutingAvailability_CheckPredecessor_and_Placement_bypassPreds_RAM_AUTO_1R1W
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/sim/verilog/runOne_RoutingAvailability_CheckPredecessor_and_Placement_Pipeline_VITIS_LOOP_127_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module runOne_RoutingAvailability_CheckPredecessor_and_Placement_Pipeline_VITIS_LOOP_127_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/sim/verilog/runOne_RoutingAvailability_CheckPredecessor_and_Placement_Pipeline_VITIS_LOOP_14_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module runOne_RoutingAvailability_CheckPredecessor_and_Placement_Pipeline_VITIS_LOOP_14_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/sim/verilog/runOne_RoutingAvailability_CheckPredecessor_and_Placement_Pipeline_VITIS_LOOP_32_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module runOne_RoutingAvailability_CheckPredecessor_and_Placement_Pipeline_VITIS_LOOP_32_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/sim/verilog/runOne_RoutingAvailability_CheckPredecessor_and_Placement_Pipeline_VITIS_LOOP_354_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module runOne_RoutingAvailability_CheckPredecessor_and_Placement_Pipeline_VITIS_LOOP_354_4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/sim/verilog/runOne_RoutingAvailability_CheckPredecessor_and_Placement_Pipeline_VITIS_LOOP_39_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module runOne_RoutingAvailability_CheckPredecessor_and_Placement_Pipeline_VITIS_LOOP_39_2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/sim/verilog/runOne_sitodp_32ns_64_5_no_dsp_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module runOne_sitodp_32ns_64_5_no_dsp_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/sim/verilog/runOne_srem_8ns_8ns_7_12_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module runOne_srem_8ns_8ns_7_12_1_divider
INFO: [VRFC 10-311] analyzing module runOne_srem_8ns_8ns_7_12_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/sim/verilog/runOne_srem_8ns_8ns_7_12_seq_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module runOne_srem_8ns_8ns_7_12_seq_1_divseq
INFO: [VRFC 10-311] analyzing module runOne_srem_8ns_8ns_7_12_seq_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/sim/verilog/runOne_srem_8ns_8ns_8_12_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module runOne_srem_8ns_8ns_8_12_1_divider
INFO: [VRFC 10-311] analyzing module runOne_srem_8ns_8ns_8_12_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/sim/verilog/runOne_srem_8s_5ns_8_12_seq_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module runOne_srem_8s_5ns_8_12_seq_1_divseq
INFO: [VRFC 10-311] analyzing module runOne_srem_8s_5ns_8_12_seq_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/sim/verilog/dataflow_monitor.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataflow_monitor
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package floating_point_v7_1_13.floating_point_v7_1_13_viv_comp
Compiling package ieee.numeric_std
Compiling package xbip_utils_v3_0_10.xbip_utils_v3_0_10_pkg
Compiling package axi_utils_v2_0_6.axi_utils_v2_0_6_pkg
Compiling package floating_point_v7_1_13.floating_point_v7_1_13_consts
Compiling package ieee.math_real
Compiling package floating_point_v7_1_13.floating_point_v7_1_13_exp_table...
Compiling package mult_gen_v12_0_17.mult_gen_v12_0_17_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package floating_point_v7_1_13.floating_point_v7_1_13_pkg
Compiling package floating_point_v7_1_13.flt_utils
Compiling package unisim.vcomponents
Compiling package xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv_comp
Compiling package floating_point_v7_1_13.vt2mutils
Compiling package floating_point_v7_1_13.vt2mcomps
Compiling package xil_defaultlib.$unit_dataflow_monitor_sv
Compiling module xil_defaultlib.runOne_DFG_NodesCount_kernels_va...
Compiling module xil_defaultlib.runOne_CurOptPotentialPlacement_...
Compiling module xil_defaultlib.runOne_mask_table_ROM_AUTO_1R
Compiling module xil_defaultlib.runOne_predecessors_RAM_AUTO_1R1...
Compiling module xil_defaultlib.runOne_placement_dynamic_bypass_...
Compiling module xil_defaultlib.runOne_placement_dynamic_occupy_...
Compiling module xil_defaultlib.runOne_placement_dynamic_bypass_...
Compiling module xil_defaultlib.runOne_placement_dynamic_dict_Op...
Compiling module xil_defaultlib.runOne_placement_dynamic_dict_Op...
Compiling module xil_defaultlib.runOne_placement_done_values_RAM...
Compiling module xil_defaultlib.runOne_Reset_Pipeline_VITIS_LOOP...
Compiling module xil_defaultlib.runOne_dependency_predecessor_va...
Compiling module xil_defaultlib.runOne_dependency_successor_valu...
Compiling module xil_defaultlib.runOne_curOptPotentialPlacement_...
Compiling module xil_defaultlib.runOne_mac_muladd_4ns_7ns_7ns_10...
Compiling module xil_defaultlib.runOne_mac_muladd_4ns_7ns_7ns_10...
Compiling module xil_defaultlib.runOne_flow_control_loop_pipe_se...
Compiling module xil_defaultlib.runOne_Reset_Pipeline_VITIS_LOOP...
Compiling module xil_defaultlib.runOne_Reset_Pipeline_VITIS_LOOP...
Compiling module xil_defaultlib.runOne_Reset_Pipeline_VITIS_LOOP...
Compiling module xil_defaultlib.runOne_Reset_Pipeline_VITIS_LOOP...
Compiling module xil_defaultlib.runOne_Reset_Pipeline_VITIS_LOOP...
Compiling module xil_defaultlib.runOne_Reset_Pipeline_VITIS_LOOP...
Compiling module xil_defaultlib.runOne_Reset_Pipeline_VITIS_LOOP...
Compiling module xil_defaultlib.runOne_Reset_Pipeline_VITIS_LOOP...
Compiling module xil_defaultlib.runOne_Reset_Pipeline_VITIS_LOOP...
Compiling module xil_defaultlib.runOne_Reset_Pipeline_VITIS_LOOP...
Compiling module xil_defaultlib.runOne_Reset_Pipeline_VITIS_LOOP...
Compiling module xil_defaultlib.runOne_Reset_Pipeline_VITIS_LOOP...
Compiling module xil_defaultlib.runOne_Reset_Pipeline_VITIS_LOOP...
Compiling module xil_defaultlib.runOne_mul_3ns_8ns_10_1_1(NUM_ST...
Compiling module xil_defaultlib.runOne_Reset
Compiling module xil_defaultlib.runOne_dynamic_placement_routing...
Compiling module xil_defaultlib.runOne_dynamic_placement_routing...
Compiling module xil_defaultlib.runOne_dynamic_placement_routing...
Compiling module xil_defaultlib.runOne_dynamic_placement_routing...
Compiling module xil_defaultlib.runOne_dynamic_placement_routing...
Compiling module xil_defaultlib.runOne_dynamic_placement_routing...
Compiling module xil_defaultlib.runOne_BypassOptPlacement_Gen_Re...
Compiling module xil_defaultlib.runOne_BypassOptPlacement_Gen_Re...
Compiling module xil_defaultlib.runOne_BypassOptPlacement_Gen_Re...
Compiling module xil_defaultlib.runOne_CurOptPotentialPlacement_...
Compiling module xil_defaultlib.runOne_dynamic_placement_routing...
Compiling module xil_defaultlib.runOne_dynamic_placement_routing...
Compiling module xil_defaultlib.runOne_dynamic_placement_routing...
Compiling module xil_defaultlib.runOne_dynamic_placement_routing...
Compiling module xil_defaultlib.runOne_CurOptPotentialPlacement_...
Compiling module xil_defaultlib.runOne_CurOptPotentialPlacement_...
Compiling module xil_defaultlib.runOne_CurOptPotentialPlacement_...
Compiling module xil_defaultlib.runOne_CurOptPotentialPlacement_...
Compiling module xil_defaultlib.runOne_CurOptPotentialPlacement_...
Compiling module xil_defaultlib.runOne_CurOptPotentialPlacement_...
Compiling module xil_defaultlib.runOne_CurOptPotentialPlacement_...
Compiling module xil_defaultlib.runOne_CurOptPotentialPlacement_...
Compiling module xil_defaultlib.runOne_CurOptPotentialPlacement_...
Compiling module xil_defaultlib.runOne_CurOptPotentialPlacement_...
Compiling module xil_defaultlib.runOne_CurOptPotentialPlacement_...
Compiling module xil_defaultlib.runOne_mul_7ns_8ns_15_1_1(NUM_ST...
Compiling module xil_defaultlib.runOne_CurOptPotentialPlacement_...
Compiling module xil_defaultlib.runOne_dynamic_placement_routing...
Compiling module xil_defaultlib.runOne_dynamic_placement_routing...
Compiling module xil_defaultlib.runOne_dynamic_placement_routing...
Compiling module xil_defaultlib.runOne_dynamic_placement_routing...
Compiling module xil_defaultlib.runOne_RoutingAvailability_Check...
Compiling module xil_defaultlib.runOne_RoutingAvailability_Check...
Compiling module xil_defaultlib.runOne_RoutingAvailability_Check...
Compiling module xil_defaultlib.runOne_RoutingAvailability_Check...
Compiling module xil_defaultlib.runOne_BypassOptPlacement_Gen_Re...
Compiling module xil_defaultlib.runOne_BypassOptPlacement_Gen_Re...
Compiling module xil_defaultlib.runOne_BypassOptPlacement_Gen_Re...
Compiling module xil_defaultlib.runOne_BypassOptPlacement_Gen_Re...
Compiling module xil_defaultlib.runOne_srem_8ns_8ns_8_12_1_divid...
Compiling module xil_defaultlib.runOne_srem_8ns_8ns_8_12_1(NUM_S...
Compiling module xil_defaultlib.runOne_BypassOptPlacement_Gen_Re...
Compiling module xil_defaultlib.runOne_BypassOptPlacement_Gen_Re...
Compiling module xil_defaultlib.runOne_BypassOptPlacement_Gen_Re...
Compiling module xil_defaultlib.runOne_Dependency_Update_BypassM...
Compiling module xil_defaultlib.runOne_Dependency_Update_BypassM...
Compiling module xil_defaultlib.runOne_Dependency_Update_BypassM...
Compiling module xil_defaultlib.runOne_Dependency_Update_BypassM...
Compiling module xil_defaultlib.runOne_Dependency_Update_BypassM...
Compiling module xil_defaultlib.runOne_Dependency_Update_BypassM...
Compiling module xil_defaultlib.runOne_Dependency_Update_BypassM...
Compiling module xil_defaultlib.runOne_Dependency_Update_BypassM...
Compiling module xil_defaultlib.runOne_Dependency_Update_BypassM...
Compiling module xil_defaultlib.runOne_Dependency_Update_BypassM...
Compiling module xil_defaultlib.runOne_RoutingAvailability_Check...
Compiling module xil_defaultlib.runOne_srem_8ns_8ns_7_12_1_divid...
Compiling module xil_defaultlib.runOne_srem_8ns_8ns_7_12_1(NUM_S...
Compiling module xil_defaultlib.runOne_RoutingAvailability_Check...
Compiling module xil_defaultlib.runOne_srem_8ns_8ns_7_12_seq_1_d...
Compiling module xil_defaultlib.runOne_srem_8ns_8ns_7_12_seq_1(N...
Compiling module xil_defaultlib.runOne_mac_muladd_3ns_7ns_8s_10_...
Compiling module xil_defaultlib.runOne_mac_muladd_3ns_7ns_8s_10_...
Compiling module xil_defaultlib.runOne_RoutingAvailability_Check...
Compiling module xil_defaultlib.runOne_dynamic_placement_routing...
Compiling module xil_defaultlib.runOne_dynamic_placement_routing
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=52,length=0)\]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=54,length=0,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_13.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_13.flt_div_mant_addsub [\flt_div_mant_addsub(c_xdevicefa...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=55,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=52)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=53,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=54,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_13.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_13.flt_div_mant_addsub [\flt_div_mant_addsub(c_xdevicefa...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=55)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [delay_default]
Compiling architecture virtex of entity floating_point_v7_1_13.flt_div_mant [\flt_div_mant(c_xdevicefamily="z...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=13,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=2,length=0,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(length=0,fast_input=true)...]
Compiling architecture rtl of entity floating_point_v7_1_13.special_detect [\special_detect(c_xdevicefamily=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(length=28,fast_input=true...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=2,fast_input=true)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(fast_input=true)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=4,length=0,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=11,length=27)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(length=27,fast_input=true...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=3,length=27,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=4,length=27,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=14,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_13.flt_div_exp [\flt_div_exp(c_xdevicefamily="no...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=11,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=26,length=0,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_13.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=27,length=0,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_13.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture struct of entity floating_point_v7_1_13.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=28,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=29,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=3,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=2,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_13.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture rtl of entity floating_point_v7_1_13.flt_round_bit [\flt_round_bit(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_13.renorm_and_round_logic [\renorm_and_round_logic(c_xdevic...]
Compiling architecture synth of entity floating_point_v7_1_13.flt_dec_op_lat [\flt_dec_op_lat(c_xdevicefamily=...]
Compiling architecture virtex of entity floating_point_v7_1_13.flt_div [\flt_div(c_xdevicefamily="zynq",...]
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=64,length=0)\]
Compiling architecture xilinx of entity floating_point_v7_1_13.floating_point_v7_1_13_viv [\floating_point_v7_1_13_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_13.floating_point_v7_1_13 [\floating_point_v7_1_13(c_xdevic...]
Compiling module xil_defaultlib.runOne_ddiv_64ns_64ns_64_31_no_d...
Compiling module xil_defaultlib.runOne_ddiv_64ns_64ns_64_31_no_d...
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=31,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=32)\]
Compiling architecture struct of entity floating_point_v7_1_13.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=32,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_13.mux4 [\mux4(c_xdevicefamily="zynq",wid...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=2)\]
Compiling architecture rtl of entity floating_point_v7_1_13.mux4 [\mux4(c_xdevicefamily="zynq",wid...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=8,length=0,fast_inp...]
Compiling architecture struct of entity floating_point_v7_1_13.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture rtl of entity floating_point_v7_1_13.lead_zero_encode [\lead_zero_encode(c_xdevicefamil...]
Compiling architecture rtl of entity floating_point_v7_1_13.shift_msb_first [\shift_msb_first(a_width=32,dist...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=26,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_13.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=27,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_13.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=54,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_13.renorm_and_round_logic [\renorm_and_round_logic(c_xdevic...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(length=2)\]
Compiling architecture synth of entity floating_point_v7_1_13.fix_to_flt_conv_exp [\fix_to_flt_conv_exp(c_xdevicefa...]
Compiling architecture synth of entity floating_point_v7_1_13.flt_dec_op [\flt_dec_op(c_xdevicefamily="zyn...]
Compiling architecture struct of entity floating_point_v7_1_13.fix_to_flt_conv [\fix_to_flt_conv(c_xdevicefamily...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture xilinx of entity floating_point_v7_1_13.floating_point_v7_1_13_viv [\floating_point_v7_1_13_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_13.floating_point_v7_1_13 [\floating_point_v7_1_13(c_xdevic...]
Compiling module xil_defaultlib.runOne_sitodp_32ns_64_5_no_dsp_1...
Compiling module xil_defaultlib.runOne_sitodp_32ns_64_5_no_dsp_1...
Compiling module xil_defaultlib.runOne_mul_8s_10ns_18_1_1(NUM_ST...
Compiling module xil_defaultlib.runOne_srem_8s_5ns_8_12_seq_1_di...
Compiling module xil_defaultlib.runOne_srem_8s_5ns_8_12_seq_1(NU...
Compiling module xil_defaultlib.runOne
Compiling module xil_defaultlib.nodf_module_intf
Compiling module xil_defaultlib.pp_loop_intf(FSM_WIDTH=15)
Compiling module xil_defaultlib.seq_loop_intf(FSM_WIDTH=59)
Compiling module xil_defaultlib.seq_loop_intf(FSM_WIDTH=7)
Compiling module xil_defaultlib.seq_loop_intf(FSM_WIDTH=30)
Compiling module xil_defaultlib.seq_loop_intf(FSM_WIDTH=5)
Compiling module xil_defaultlib.seq_loop_intf(FSM_WIDTH=39)
Compiling module xil_defaultlib.seq_loop_intf(FSM_WIDTH=57)
Compiling module xil_defaultlib.upc_loop_intf(FSM_WIDTH=1)
Compiling module xil_defaultlib.upc_loop_intf
Compiling module xil_defaultlib.dataflow_monitor_1
Compiling module xil_defaultlib.apatb_runOne_top
Compiling module work.glbl
Built simulation snapshot runOne

****** xsim v2021.2 (64-bit)
  **** SW Build 3367213 on Tue Oct 19 02:48:09 MDT 2021
  **** IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source xsim.dir/runOne/xsim_script.tcl
# xsim {runOne} -autoloadwcfg -tclbatch {runOne.tcl}
Time resolution is 1 ps
source runOne.tcl
## run all
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 1 [n/a] @ "125000"
// RTL Simulation : 1 / 1 [n/a] @ "3217615000"
////////////////////////////////////////////////////////////////////////////////////
$finish called at time : 3217675 ns : File "D:/Project/ISCA2024_DynMap/DynMap_VitisHLS/DynMap/solution1/sim/verilog/runOne.autotb.v" Line 263
run: Time (s): cpu = 00:00:00 ; elapsed = 00:00:35 . Memory (MB): peak = 1176.867 ; gain = 0.000
## quit
INFO: xsimkernel Simulation Memory Usage: 39704 KB (Peak: 39704 KB), Simulation CPU Usage: 12843 ms
INFO: [Common 17-206] Exiting xsim at Wed Jan  3 23:46:51 2024...
Test passed !
