==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [HLS 200-1505] Using default flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xcu50-fsvh2104-2-e 
INFO: [HLS 200-10] Setting target device to 'xcu50-fsvh2104-2-e'
INFO: [HLS 200-1510] Running: create_clock -period 3.33 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3.33ns.
INFO: [HLS 200-1510] Running: csim_design 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0.53 seconds. CPU system time: 0.35 seconds. Elapsed time: 0.54 seconds; current allocated memory: 195.848 MB.
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.01 seconds; current allocated memory: 196.068 MB.
INFO: [HLS 200-10] Analyzing design file 'mm.cpp' ... 
WARNING: [HLS 207-1017] unknown pragma ignored: mm.cpp:21:9
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.16 seconds. CPU system time: 0.26 seconds. Elapsed time: 0.65 seconds; current allocated memory: 197.192 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-178] Inlining function 'load_A(float*, float*, int)' into 'mm(float*, float*, float*, float, float)' (mm.cpp:66:0)
INFO: [HLS 214-178] Inlining function 'load_C(float*, float*, int, float)' into 'mm(float*, float*, float*, float, float)' (mm.cpp:66:0)
INFO: [HLS 214-178] Inlining function 'load_B(float*, float*, int)' into 'mm(float*, float*, float*, float, float)' (mm.cpp:66:0)
INFO: [HLS 214-178] Inlining function 'compute(float*, float*, float*, int, float)' into 'mm(float*, float*, float*, float, float)' (mm.cpp:66:0)
INFO: [HLS 214-178] Inlining function 'store(float*, float*, int)' into 'mm(float*, float*, float*, float, float)' (mm.cpp:66:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.07 seconds. CPU system time: 0.38 seconds. Elapsed time: 3.61 seconds; current allocated memory: 199.040 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 199.041 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 200.482 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 199.641 MB.
INFO: [XFORM 203-510] Pipelining loop 'INNER_LOOP' (mm.cpp:67) in function 'mm' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'INNER_LOOP' (mm.cpp:67) in function 'mm' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'MULT_LOOP' (mm.cpp:55) in function 'mm' completely with a factor of 32.
INFO: [XFORM 203-101] Partitioning array 'A_buff' (mm.cpp:68) in dimension 1 with a block factor 2.
INFO: [XFORM 203-101] Partitioning array 'B_buff' (mm.cpp:68) in dimension 1 with a cyclic factor 2.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'A_buff[0]' in function 'mm' (mm.cpp:10:2).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'A_buff[1]' in function 'mm' (mm.cpp:10:2).
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 220.716 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'OUTER_LOOP_B' (mm.cpp:15:58) in function 'mm'.
WARNING: [HLS 200-960] Cannot flatten loop 'COUNT_LOOP' (mm.cpp:67:18) in function 'mm' more than one sub loop.
WARNING: [HLS 200-960] Cannot flatten loop 'OUTER_LOOP' (mm.cpp:67:9) in function 'mm' more than one sub loop.
INFO: [HLS 200-472] Inferring partial write operation for 'C_buff' (mm.cpp:36:12)
INFO: [HLS 200-472] Inferring partial write operation for 'C_buff' (mm.cpp:61:15)
INFO: [HLS 200-472] Inferring partial write operation for 'A_buff[0]' (mm.cpp:10:12)
INFO: [HLS 200-472] Inferring partial write operation for 'B_buff[0]' (mm.cpp:25:22)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 214.977 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'mm' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'B_buff_1'. Use bind_storage pragma to overwrite if needed.
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'B_buff_0'. Use bind_storage pragma to overwrite if needed.
INFO: [SCHED 204-61] Pipelining loop 'COPY_LOOP_A'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'COPY_LOOP_A'
INFO: [SCHED 204-61] Pipelining loop 'COPY_LOOP_C'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 7, loop 'COPY_LOOP_C'
INFO: [SCHED 204-61] Pipelining loop 'OUTER_LOOP_B_COPY_LOOP_B'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'OUTER_LOOP_B_COPY_LOOP_B'
INFO: [SCHED 204-61] Pipelining loop 'INNER_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 231, loop 'INNER_LOOP'
INFO: [SCHED 204-61] Pipelining loop 'COPY_LOOP_STORE'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'COPY_LOOP_STORE'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.91 seconds. CPU system time: 0 seconds. Elapsed time: 0.92 seconds; current allocated memory: 217.133 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.3 seconds. CPU system time: 0 seconds. Elapsed time: 1.31 seconds; current allocated memory: 220.507 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'mm/C' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mm/A' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mm/B' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mm/alpha' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mm/beta' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'mm' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-104] Estimated max fanout for 'mm' is 112472 from HDL expression: (1'b0 == ap_block_pp3_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 32 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 32 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mm'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.35 seconds. CPU system time: 0 seconds. Elapsed time: 1.34 seconds; current allocated memory: 232.483 MB.
INFO: [RTMG 210-278] Implementing memory 'mm_A_buff_0_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'mm_B_buff_0_ram (RAM_1WnR)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'mm_C_buff_ram (RAM)' using auto RAMs.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 2.97 seconds. CPU system time: 0.03 seconds. Elapsed time: 3.02 seconds; current allocated memory: 247.679 MB.
