## NOTE:  Do not edit this file.
## Autogenerated by ProjNav (creatfdo.pl) on Fri Feb 27 16:58:26 2004 GMT
##
vlib work
vcom -just e -93 -explicit   reg.vhd
vcom -skip e -93 -explicit   reg.vhd
vcom -just e -93 -explicit   reg_tb.vhw
vcom -skip e -93 -explicit   reg_tb.vhw
vsim -t 1ps  -L xilinxcorelib   -lib work testbench
do reg_tb.udo
view wave
add wave *
view structure
view signals
run 1000ns
