// Seed: 2122475170
module module_0 ();
  logic id_1;
  ;
  assign id_1#(-1, -1'b0 == 1 >= -1) = id_1;
  assign id_1 = id_1;
  assign module_1.id_2 = 0;
  always @(*) #1;
endmodule
module module_1 (
    output tri id_0,
    output wire id_1,
    output wor id_2,
    input tri1 id_3,
    input tri1 id_4,
    input wor id_5,
    output wand id_6,
    output uwire id_7,
    output wor id_8,
    output supply1 id_9,
    inout wor id_10,
    input uwire id_11,
    output wor id_12,
    input uwire id_13,
    input tri0 id_14,
    input wor id_15
);
  parameter id_17 = -1'h0;
  module_0 modCall_1 ();
  wire id_18;
  wire id_19;
endmodule
