/**
 * @file    bsp.c
 * @version 0.1.0
 * @authors Anton Chernov
 * @date    2026-08-04
 * @date    @showdate "%Y-%m-%d"
 */

/******************************** Included files ******************************/
#include "RTE_Components.h"
#include CMSIS_device_header
#include "bsp.h"
#include "nux_sched.h"

/********************************* Definitions ********************************/
#ifndef VECT_TAB_OFFSET
/**
 * @def VECT_TAB_OFFSET
 * @brief Vector Table base offset field. This value must be a multiple of 0x200.
 */
#define VECT_TAB_OFFSET         0x00000000UL
#endif /* VECT_TAB_OFFSET */

#define UART_ENABLED

/**
 * @def NVIC_PRIORITYGROUP_4
 * @brief 4 bits for pre-emption priority, 0 bits for subpriority.
 */
#define NVIC_PRIORITYGROUP_4    0x3U

/*
 * Clock configuration: HSE (8 MHz crystal) → PLL (×9) → SYSCLK = 72 MHz
 *   HCLK   = SYSCLK / 1 = 72 MHz  (HPRE  = /1)
 *   PCLK1  = HCLK   / 2 = 36 MHz  (PPRE1 = /2, must be ≤ 36 MHz on F103)
 *   PCLK2  = HCLK   / 1 = 72 MHz  (PPRE2 = /1)
 * STM32F103C8 maximum SYSCLK is 72 MHz. The Blue Pill board carries an
 * external 8 MHz crystal (HSE) populated.
 */
#define SYSTEM_CLOCK_HZ         72000000U

/*
 * USART1 is on APB2 (72 MHz).
 * USARTDIV = FCLK / (16 × BAUD) = 72000000 / (16 × 115200) = 39.0625
 * DIV_Mantissa = 39, DIV_Fraction = round(0.0625 × 16) = 1
 * BRR = (39 << 4) | 1 = 625  →  actual baud = 115200 (0 % error)
 */
#define BAUD_RATE               115200U
#define BRR_VALUE               625U

/****************************** Module variables ******************************/

static uint32_t system_clock_hz __attribute__((section(".bss.noinit")));

/***************************** Private prototypes *****************************/

/** @brief Configures Flash wait states and prefetch. */
static void flash_config(void);

/**
 * @brief Configures RCC for 72 MHz SYSCLK from the HSE PLL.
 * @note  HSE 8 MHz → PLL ×9 = 72 MHz SYSCLK. HPRE=/1, PPRE1=/2, PPRE2=/1.
 */
static void rcc_config(void);

/** @brief Configures GPIO pins used by the BSP. */
static void gpio_config(void);

/**
 * @brief Configures SysTick for 1 kHz operation.
 * @param[in] ticks - reload value (core-clock ticks per period).
 */
static void systick_config(unsigned int ticks);

#ifdef UART_ENABLED
/**
 * @brief Configures USART1 for 115200 8N1 on PA9/PA10.
 * @note  USART1 is clocked from APB2 at 72 MHz.
 */
static void uart_config(void);
#endif /* UART_ENABLED */

/********************* Application Programming Interface **********************/

/** @fn SystemInit */
void SystemInit(void) {
#ifdef DEBUG
    /* Keep debug connection alive during low-power modes and halt */
    DBGMCU->CR |= DBGMCU_CR_DBG_SLEEP |
                  DBGMCU_CR_DBG_STOP  |
                  DBGMCU_CR_DBG_STANDBY;
#endif

    /* Disable interrupts during initialization */
    __disable_irq();

    /* Configure Flash latency (must be done before raising SYSCLK) */
    flash_config();

    /* Configure PLL and switch SYSCLK to 72 MHz */
    rcc_config();

    /* Configure GPIO ports */
    gpio_config();

#ifdef UART_ENABLED
    uart_config();
#endif /* UART_ENABLED */

    /* Relocate vector table to Flash */
#ifdef VECT_TAB_SRAM
    SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET;
#else
    SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET;
#endif

    NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
}
/*----------------------------------------------------------------------------*/

/** @fn get_system_core_clock */
uint32_t get_system_core_clock(void) {
    return system_clock_hz;
}
/*----------------------------------------------------------------------------*/

/** @fn bspInit */
void bspInit(void) {
    systick_config(system_clock_hz / BSP_TICKS_PER_SEC);

    /* Enable the configurable fault exceptions (MemManage, BusFault,
     * UsageFault) so they trap to their own handlers in handlers.c instead
     * of escalating to HardFault. */
    SCB->SHCSR |= (SCB_SHCSR_MEMFAULTENA_Msk |
                   SCB_SHCSR_BUSFAULTENA_Msk |
                   SCB_SHCSR_USGFAULTENA_Msk);

    __enable_irq();
}
/*----------------------------------------------------------------------------*/

/** @fn SysTick_Handler */
void SysTick_Handler(void) {
    nuxSchedTick();
}
/*----------------------------------------------------------------------------*/

/** @fn reset_mcu */
void reset_mcu(void) {
    NVIC_SystemReset();
}
/*----------------------------------------------------------------------------*/

/** @fn reset_cause */
unsigned short reset_cause(void) {
    unsigned int csr = RCC->CSR;

    /* Clear all reset flags for the next reset cycle */
    RCC->CSR |= RCC_CSR_RMVF;

    if (csr & RCC_CSR_SFTRSTF)  { return eSoftware; }
    if (csr & RCC_CSR_IWDGRSTF) { return eWatchDog; }
    if (csr & RCC_CSR_WWDGRSTF) { return eWatchDog; }
    if (csr & RCC_CSR_LPWRRSTF) { return eLowPower; }
    if (csr & RCC_CSR_PORRSTF)  { return eBrownOut; }
    if (csr & RCC_CSR_PINRSTF)  { return ePin;      }
    return eUnknown;
}
/*----------------------------------------------------------------------------*/

/** @fn bspWatchdogStart */
void bspWatchdogStart(void) {
    IWDG->KR  = 0x0000CCCCU;    /* Enable IWDG (also forces the LSI on)     */
    IWDG->KR  = 0x00005555U;    /* Enable write access to PR and RLR        */
    IWDG->PR  = 3U;             /* Prescaler /32: LSI ~40 kHz -> ~1.25 kHz  */
    IWDG->RLR = 2500U;          /* Reload 2500 -> ~2 s nominal timeout      */
    while (IWDG->SR != 0U) { }  /* Wait until PR/RLR have been accepted     */
    IWDG->KR  = 0x0000AAAAU;    /* Reload the counter                       */
}
/*----------------------------------------------------------------------------*/

/** @fn bspWatchdogKick */
void bspWatchdogKick(void) {
    IWDG->KR = 0x0000AAAAU;     /* Reload to postpone the watchdog reset    */
}

/****************************** Private functions *****************************/

/** @fn flash_config */
static void flash_config(void) {
    /* 2 wait states required for 48 MHz < SYSCLK ≤ 72 MHz */
    FLASH->ACR = (FLASH->ACR & ~FLASH_ACR_LATENCY) | FLASH_ACR_LATENCY_2;
    /* Enable prefetch buffer */
    FLASH->ACR |= FLASH_ACR_PRFTBE;
}
/*----------------------------------------------------------------------------*/

/** @fn rcc_config */
static void rcc_config(void) {
    /* Enable HSE (external 8 MHz crystal) and wait for it to stabilise */
    RCC->CR |= RCC_CR_HSEON;
    while ((RCC->CR & RCC_CR_HSERDY) == 0U);

    /*
     * Configure PLL before enabling it:
     *   PLLSRC = HSE  (bit 16 = 1) → 8 MHz into PLL (PLLXTPRE = /1, default)
     *   PLLMUL = ×9   (bits [21:18] = 0111) → 8 MHz × 9 = 72 MHz
     *   HPRE   = /1   (bits [7:4] = 0000, default)
     *   PPRE1  = /2   (bits [10:8] = 100; PCLK1 ≤ 36 MHz on F103)
     *   PPRE2  = /1   (bits [13:11] = 000, default)
     */
    RCC->CFGR = RCC_CFGR_PLLSRC
              | RCC_CFGR_PLLMULL9
              | RCC_CFGR_PPRE1_DIV2;

    /* Enable PLL and wait for lock */
    RCC->CR |= RCC_CR_PLLON;
    while ((RCC->CR & RCC_CR_PLLRDY) == 0U);

    /* Switch SYSCLK to PLL */
    RCC->CFGR |= RCC_CFGR_SW_PLL;
    while ((RCC->CFGR & RCC_CFGR_SWS) != RCC_CFGR_SWS_PLL);

    /* Enable peripheral clocks */
    RCC->APB2ENR |= RCC_APB2ENR_IOPAEN    /* GPIOA — USART1 pins */
                  | RCC_APB2ENR_USART1EN; /* USART1              */

    system_clock_hz = SYSTEM_CLOCK_HZ;
}
/*----------------------------------------------------------------------------*/

/** @fn gpio_config */
static void gpio_config(void) {
#ifdef UART_ENABLED
    /*
     * PA9  (USART1_TX): AF push-pull, 50 MHz → CNF=10, MODE=11 → 0xB
     *                   bits [7:4] of GPIOA->CRH
     * PA10 (USART1_RX): floating input → CNF=01, MODE=00 → 0x4
     *                   bits [11:8] of GPIOA->CRH
     */
    GPIOA->CRH = (GPIOA->CRH & ~(0xFFUL << 4U))
               | (0xBUL << 4U)    /* PA9  TX: AF-PP 50 MHz */
               | (0x4UL << 8U);   /* PA10 RX: float input  */
#endif /* UART_ENABLED */
}
/*----------------------------------------------------------------------------*/

/** @fn systick_config */
static void systick_config(unsigned int ticks) {
    if ((ticks - 1U) > 0xFFFFFFU) {
        return;
    }

    SysTick->LOAD = (unsigned int)(ticks - 1U);
    NVIC_SetPriority(SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL);
    SysTick->VAL  = 0U;
    SysTick->CTRL = SysTick_CTRL_CLKSOURCE_Msk |
                    SysTick_CTRL_TICKINT_Msk    |
                    SysTick_CTRL_ENABLE_Msk;
}

#ifdef UART_ENABLED
/*----------------------------------------------------------------------------*/

/** @fn uart_config */
static void uart_config(void) {
    /*
     * BRR = 625 for 115200 baud at PCLK2 = 72 MHz
     * (DIV_Mantissa = 39, DIV_Fraction = 1)
     */
    USART1->BRR = BRR_VALUE;
    USART1->CR1 = USART_CR1_UE | USART_CR1_TE | USART_CR1_RE;
}
#endif /* UART_ENABLED */

/********************* Application Programming Interface *********************/

/** @fn uartSendChar */
void uartSendChar(char c) {
#ifdef UART_ENABLED
    while ((USART1->SR & USART_SR_TXE) == 0U) { }
    USART1->DR = (uint8_t)c;
#else
    (void)c;
#endif /* UART_ENABLED */
}
/*----------------------------------------------------------------------------*/

/** @fn uartSendStr */
void uartSendStr(const char *str) {
    while (*str != '\0') {
        uartSendChar(*str);
        str++;
    }
}
/*----------------------------------------------------------------------------*/

/** @fn uartSendUint8 */
void uartSendUint8(uint8_t n) {
    if (n >= 10U) {
        uartSendChar((char)('0' + (n / 10U)));
    }
    uartSendChar((char)('0' + (n % 10U)));
}
/*----------------------------------------------------------------------------*/

/** @fn uartSendUint16 */
void uartSendUint16(uint16_t n) {
    uint16_t div_val;
    uint8_t  digit;
    uint8_t  ucStarted = 0U;

    for (div_val = 10000U; div_val >= 1U; div_val /= 10U) {
        digit = (uint8_t)(n / div_val);
        n     = (uint16_t)(n % div_val);
        if ((digit != 0U) || (ucStarted != 0U) || (div_val == 1U)) {
            uartSendChar((char)('0' + digit));
            ucStarted = 1U;
        }
    }
}
/******************************************************************************/
