

================================================================
== Vivado HLS Report for 'matmul_hw'
================================================================
* Date:           Thu Apr 20 16:46:18 2017

* Version:        2016.4 (Build 1733598 on Wed Dec 14 22:59:20 MST 2016)
* Project:        hls_matmul_float
* Solution:       matmul_2b
* Product family: artix7
* Target device:  xc7a100tcsg324-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.26|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  119|  119|  120|  120|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- L_col   |  117|  117|        28|          6|          1|    16|    yes   |
        +----------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|   1858|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      5|     379|    504|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|    223|
|Register         |        -|      -|    1138|     39|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      5|    1517|   2624|
+-----------------+---------+-------+--------+-------+
|Available        |      270|    240|  126800|  63400|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      2|       1|      4|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +-------------------------+----------------------+---------+-------+-----+-----+
    |         Instance        |        Module        | BRAM_18K| DSP48E|  FF | LUT |
    +-------------------------+----------------------+---------+-------+-----+-----+
    |matmul_hw_fadd_32bkb_U1  |matmul_hw_fadd_32bkb  |        0|      2|  205|  205|
    |matmul_hw_fmul_32cud_U2  |matmul_hw_fmul_32cud  |        0|      3|  143|  140|
    |matmul_hw_mux_42_dEe_U3  |matmul_hw_mux_42_dEe  |        0|      0|    0|   32|
    |matmul_hw_mux_42_dEe_U4  |matmul_hw_mux_42_dEe  |        0|      0|    0|   32|
    |matmul_hw_mux_42_dEe_U5  |matmul_hw_mux_42_dEe  |        0|      0|    0|   32|
    |matmul_hw_mux_42_dEe_U6  |matmul_hw_mux_42_dEe  |        0|      0|    0|   32|
    |matmul_hw_urem_4neOg_U7  |matmul_hw_urem_4neOg  |        0|      0|   31|   31|
    +-------------------------+----------------------+---------+-------+-----+-----+
    |Total                    |                      |        0|      5|  379|  504|
    +-------------------------+----------------------+---------+-------+-----+-----+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------------+----------+-------+---+----+------------+------------+
    |         Variable Name         | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------------+----------+-------+---+----+------------+------------+
    |i_1_fu_319_p2                  |     +    |      0|  0|   3|           1|           3|
    |indvar_flatten_next_fu_313_p2  |     +    |      0|  0|   5|           5|           1|
    |j_1_fu_910_p2                  |     +    |      0|  0|   3|           1|           3|
    |tmp_19_fu_585_p2               |     +    |      0|  0|   5|           5|           5|
    |tmp_20_fu_795_p2               |     +    |      0|  0|   4|           3|           4|
    |tmp_21_fu_1131_p2              |     +    |      0|  0|   6|           6|           6|
    |exitcond_flatten_fu_307_p2     |   icmp   |      0|  0|   3|           5|           6|
    |exitcond_fu_325_p2             |   icmp   |      0|  0|   2|           3|           4|
    |sel_tmp2_fu_436_p2             |   icmp   |      0|  0|   1|           2|           1|
    |sel_tmp4_fu_449_p2             |   icmp   |      0|  0|   1|           2|           1|
    |sel_tmp_fu_423_p2              |   icmp   |      0|  0|   2|           2|           3|
    |tmp1_fu_337_p2                 |   icmp   |      0|  0|   2|           3|           1|
    |tmp_5_fu_418_p2                |   icmp   |      0|  0|   2|           3|           1|
    |tmp_mid1_fu_331_p2             |   icmp   |      0|  0|   2|           3|           1|
    |tmp_11_fu_404_p2               |    or    |      0|  0|   6|           5|           1|
    |tmp_13_fu_613_p2               |    or    |      0|  0|   6|           5|           2|
    |tmp_15_fu_770_p2               |    or    |      0|  0|   6|           5|           2|
    |a_row_load_1_fu_784_p3         |  select  |      0|  0|  32|           1|          32|
    |a_row_load_2_fu_965_p3         |  select  |      0|  0|  32|           1|          32|
    |a_row_load_3_fu_958_p3         |  select  |      0|  0|  32|           1|          32|
    |a_row_load_fu_574_p3           |  select  |      0|  0|  32|           1|          32|
    |b_copy_0_3_14_fu_494_p3        |  select  |      0|  0|  32|           1|          32|
    |b_copy_0_3_15_fu_502_p3        |  select  |      0|  0|  32|           1|          32|
    |b_copy_0_3_16_fu_517_p3        |  select  |      0|  0|  32|           1|          32|
    |b_copy_0_3_17_fu_524_p3        |  select  |      0|  0|  32|           1|          32|
    |b_copy_0_3_18_fu_531_p3        |  select  |      0|  0|  32|           1|          32|
    |b_copy_0_3_2_fu_454_p3         |  select  |      0|  0|  32|           1|          32|
    |b_copy_0_3_3_fu_510_p3         |  select  |      0|  0|  32|           1|          32|
    |b_copy_0_3_4_fu_441_p3         |  select  |      0|  0|  32|           1|          32|
    |b_copy_0_3_5_fu_462_p3         |  select  |      0|  0|  32|           1|          32|
    |b_copy_0_3_6_fu_470_p3         |  select  |      0|  0|  32|           1|          32|
    |b_copy_0_3_7_fu_478_p3         |  select  |      0|  0|  32|           1|          32|
    |b_copy_0_3_9_fu_486_p3         |  select  |      0|  0|  32|           1|          32|
    |b_copy_0_3_fu_428_p3           |  select  |      0|  0|  32|           1|          32|
    |b_copy_1_3_14_fu_680_p3        |  select  |      0|  0|  32|           1|          32|
    |b_copy_1_3_15_fu_687_p3        |  select  |      0|  0|  32|           1|          32|
    |b_copy_1_3_16_fu_701_p3        |  select  |      0|  0|  32|           1|          32|
    |b_copy_1_3_17_fu_708_p3        |  select  |      0|  0|  32|           1|          32|
    |b_copy_1_3_18_fu_715_p3        |  select  |      0|  0|  32|           1|          32|
    |b_copy_1_3_2_fu_645_p3         |  select  |      0|  0|  32|           1|          32|
    |b_copy_1_3_3_fu_694_p3         |  select  |      0|  0|  32|           1|          32|
    |b_copy_1_3_4_fu_638_p3         |  select  |      0|  0|  32|           1|          32|
    |b_copy_1_3_5_fu_652_p3         |  select  |      0|  0|  32|           1|          32|
    |b_copy_1_3_6_fu_659_p3         |  select  |      0|  0|  32|           1|          32|
    |b_copy_1_3_7_fu_666_p3         |  select  |      0|  0|  32|           1|          32|
    |b_copy_1_3_9_fu_673_p3         |  select  |      0|  0|  32|           1|          32|
    |b_copy_1_3_fu_631_p3           |  select  |      0|  0|  32|           1|          32|
    |b_copy_2_3_14_fu_855_p3        |  select  |      0|  0|  32|           1|          32|
    |b_copy_2_3_15_fu_862_p3        |  select  |      0|  0|  32|           1|          32|
    |b_copy_2_3_16_fu_876_p3        |  select  |      0|  0|  32|           1|          32|
    |b_copy_2_3_17_fu_883_p3        |  select  |      0|  0|  32|           1|          32|
    |b_copy_2_3_18_fu_890_p3        |  select  |      0|  0|  32|           1|          32|
    |b_copy_2_3_2_fu_820_p3         |  select  |      0|  0|  32|           1|          32|
    |b_copy_2_3_3_fu_869_p3         |  select  |      0|  0|  32|           1|          32|
    |b_copy_2_3_4_fu_813_p3         |  select  |      0|  0|  32|           1|          32|
    |b_copy_2_3_5_fu_827_p3         |  select  |      0|  0|  32|           1|          32|
    |b_copy_2_3_6_fu_834_p3         |  select  |      0|  0|  32|           1|          32|
    |b_copy_2_3_7_fu_841_p3         |  select  |      0|  0|  32|           1|          32|
    |b_copy_2_3_9_fu_848_p3         |  select  |      0|  0|  32|           1|          32|
    |b_copy_2_3_fu_806_p3           |  select  |      0|  0|  32|           1|          32|
    |b_copy_3_3_14_fu_1022_p3       |  select  |      0|  0|  32|           1|          32|
    |b_copy_3_3_15_fu_1029_p3       |  select  |      0|  0|  32|           1|          32|
    |b_copy_3_3_16_fu_1043_p3       |  select  |      0|  0|  32|           1|          32|
    |b_copy_3_3_17_fu_1050_p3       |  select  |      0|  0|  32|           1|          32|
    |b_copy_3_3_18_fu_1057_p3       |  select  |      0|  0|  32|           1|          32|
    |b_copy_3_3_2_fu_987_p3         |  select  |      0|  0|  32|           1|          32|
    |b_copy_3_3_3_fu_1036_p3        |  select  |      0|  0|  32|           1|          32|
    |b_copy_3_3_4_fu_980_p3         |  select  |      0|  0|  32|           1|          32|
    |b_copy_3_3_5_fu_994_p3         |  select  |      0|  0|  32|           1|          32|
    |b_copy_3_3_6_fu_1001_p3        |  select  |      0|  0|  32|           1|          32|
    |b_copy_3_3_7_fu_1008_p3        |  select  |      0|  0|  32|           1|          32|
    |b_copy_3_3_9_fu_1015_p3        |  select  |      0|  0|  32|           1|          32|
    |b_copy_3_3_fu_973_p3           |  select  |      0|  0|  32|           1|          32|
    |i2_mid2_v_fu_351_p3            |  select  |      0|  0|   3|           1|           3|
    |j_mid2_fu_372_p3               |  select  |      0|  0|   3|           1|           1|
    |tmp_mid2_fu_343_p3             |  select  |      0|  0|   1|           1|           1|
    +-------------------------------+----------+-------+---+----+------------+------------+
    |Total                          |          |      0|  0|1858|         118|        1842|
    +-------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------+----+-----------+-----+-----------+
    |             Name             | LUT| Input Size| Bits| Total Bits|
    +------------------------------+----+-----------+-----+-----------+
    |a_0_Addr_A_orig               |  32|          7|   32|        224|
    |a_1_Addr_A_orig               |  32|          4|   32|        128|
    |a_1_WEN_A                     |   4|          2|    4|          8|
    |ap_NS_fsm                     |   4|          9|    1|          9|
    |ap_enable_reg_pp0_iter4       |   1|          2|    1|          2|
    |grp_fu_288_p0                 |  32|          5|   32|        160|
    |grp_fu_288_p1                 |  32|          5|   32|        160|
    |grp_fu_293_p0                 |  32|          5|   32|        160|
    |grp_fu_293_p1                 |  32|          5|   32|        160|
    |i_phi_fu_269_p4               |   3|          2|    3|          6|
    |i_reg_265                     |   3|          2|    3|          6|
    |indvar_flatten_phi_fu_258_p4  |   5|          2|    5|         10|
    |indvar_flatten_reg_254        |   5|          2|    5|         10|
    |j_phi_fu_280_p4               |   3|          2|    3|          6|
    |j_reg_276                     |   3|          2|    3|          6|
    +------------------------------+----+-----------+-----+-----------+
    |Total                         | 223|         56|  220|       1055|
    +------------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------------+----+----+-----+-----------+
    |                     Name                    | FF | LUT| Bits| Const Bits|
    +---------------------------------------------+----+----+-----+-----------+
    |a_row_load_3_reg_1447                        |  32|   0|   32|          0|
    |a_row_load_7_fu_106                          |  32|   0|   32|          0|
    |a_row_load_8_fu_102                          |  32|   0|   32|          0|
    |a_row_load_9_fu_98                           |  32|   0|   32|          0|
    |a_row_load_s_fu_94                           |  32|   0|   32|          0|
    |ap_CS_fsm                                    |   8|   0|    8|          0|
    |ap_enable_reg_pp0_iter0                      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3                      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4                      |   1|   0|    1|          0|
    |ap_pipeline_reg_pp0_iter2_tmp_11_2_reg_1472  |  32|   0|   32|          0|
    |b_copy_0_3_11_fu_110                         |  32|   0|   32|          0|
    |b_copy_0_3_12_fu_118                         |  32|   0|   32|          0|
    |b_copy_0_3_1_fu_122                          |  32|   0|   32|          0|
    |b_copy_0_3_8_fu_114                          |  32|   0|   32|          0|
    |b_copy_1_3_11_fu_126                         |  32|   0|   32|          0|
    |b_copy_1_3_12_fu_134                         |  32|   0|   32|          0|
    |b_copy_1_3_1_fu_138                          |  32|   0|   32|          0|
    |b_copy_1_3_8_fu_130                          |  32|   0|   32|          0|
    |b_copy_2_3_11_fu_142                         |  32|   0|   32|          0|
    |b_copy_2_3_12_fu_150                         |  32|   0|   32|          0|
    |b_copy_2_3_1_fu_154                          |  32|   0|   32|          0|
    |b_copy_2_3_8_fu_146                          |  32|   0|   32|          0|
    |b_copy_3_3_11_fu_158                         |  32|   0|   32|          0|
    |b_copy_3_3_12_fu_166                         |  32|   0|   32|          0|
    |b_copy_3_3_1_fu_170                          |  32|   0|   32|          0|
    |b_copy_3_3_8_fu_162                          |  32|   0|   32|          0|
    |exitcond_flatten_reg_1262                    |   1|   0|    1|          0|
    |exitcond_reg_1271                            |   1|   0|    1|          0|
    |i2_mid2_v_reg_1296                           |   3|   0|    3|          0|
    |i_reg_265                                    |   3|   0|    3|          0|
    |indvar_flatten_next_reg_1266                 |   5|   0|    5|          0|
    |indvar_flatten_reg_254                       |   5|   0|    5|          0|
    |j_1_reg_1442                                 |   3|   0|    3|          0|
    |j_mid2_reg_1314                              |   3|   0|    3|          0|
    |j_reg_276                                    |   3|   0|    3|          0|
    |reg_297                                      |  32|   0|   32|          0|
    |reg_301                                      |  32|   0|   32|          0|
    |sel_tmp2_reg_1363                            |   1|   0|    1|          0|
    |sel_tmp4_reg_1376                            |   1|   0|    1|          0|
    |sel_tmp_reg_1353                             |   1|   0|    1|          0|
    |tmp_11_1_reg_1467                            |  32|   0|   32|          0|
    |tmp_11_2_reg_1472                            |  32|   0|   32|          0|
    |tmp_11_3_reg_1477                            |  32|   0|   32|          0|
    |tmp_12_1_reg_1487                            |  32|   0|   32|          0|
    |tmp_1_reg_1302                               |   3|   0|    5|          2|
    |tmp_3_reg_1392                               |  32|   0|   32|          0|
    |tmp_4_reg_1482                               |  32|   0|   32|          0|
    |tmp_5_reg_1345                               |   1|   0|    1|          0|
    |tmp_6_reg_1417                               |  32|   0|   32|          0|
    |tmp_7_reg_1437                               |  32|   0|   32|          0|
    |tmp_9_reg_1462                               |  32|   0|   32|          0|
    |tmp_mid2_reg_1276                            |   1|   0|    1|          0|
    |tmp_reg_1329                                 |   2|   0|    2|          0|
    |tmp_s_reg_1457                               |  32|   0|   32|          0|
    |exitcond_flatten_reg_1262                    |   0|   1|    1|          0|
    |i2_mid2_v_reg_1296                           |   0|   3|    3|          0|
    |j_mid2_reg_1314                              |   0|   3|    3|          0|
    |tmp_11_3_reg_1477                            |   0|  32|   32|          0|
    +---------------------------------------------+----+----+-----+-----------+
    |Total                                        |1138|  39| 1179|          2|
    +---------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------+-----+-----+------------+--------------+--------------+
|  RTL Ports | Dir | Bits|  Protocol  | Source Object|    C Type    |
+------------+-----+-----+------------+--------------+--------------+
|ap_clk      |  in |    1| ap_ctrl_hs |   matmul_hw  | return value |
|ap_rst      |  in |    1| ap_ctrl_hs |   matmul_hw  | return value |
|ap_start    |  in |    1| ap_ctrl_hs |   matmul_hw  | return value |
|ap_done     | out |    1| ap_ctrl_hs |   matmul_hw  | return value |
|ap_idle     | out |    1| ap_ctrl_hs |   matmul_hw  | return value |
|ap_ready    | out |    1| ap_ctrl_hs |   matmul_hw  | return value |
|a_0_Addr_A  | out |   32|    bram    |      a_0     |     array    |
|a_0_EN_A    | out |    1|    bram    |      a_0     |     array    |
|a_0_WEN_A   | out |    4|    bram    |      a_0     |     array    |
|a_0_Din_A   | out |   32|    bram    |      a_0     |     array    |
|a_0_Dout_A  |  in |   32|    bram    |      a_0     |     array    |
|a_0_Clk_A   | out |    1|    bram    |      a_0     |     array    |
|a_0_Rst_A   | out |    1|    bram    |      a_0     |     array    |
|a_1_Addr_A  | out |   32|    bram    |      a_1     |     array    |
|a_1_EN_A    | out |    1|    bram    |      a_1     |     array    |
|a_1_WEN_A   | out |    4|    bram    |      a_1     |     array    |
|a_1_Din_A   | out |   32|    bram    |      a_1     |     array    |
|a_1_Dout_A  |  in |   32|    bram    |      a_1     |     array    |
|a_1_Clk_A   | out |    1|    bram    |      a_1     |     array    |
|a_1_Rst_A   | out |    1|    bram    |      a_1     |     array    |
+------------+-----+-----+------------+--------------+--------------+

