

================================================================
== Vitis HLS Report for 'A_IO_L2_in_boundary_x0'
================================================================
* Date:           Fri Sep 16 05:55:01 2022

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        top
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.417 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+----------+----------+-----------+---------+----------+---------+
    |  Latency (cycles)  |  Latency (absolute)  |      Interval      | Pipeline|
    |   min   |    max   |    min   |    max    |   min   |    max   |   Type  |
    +---------+----------+----------+-----------+---------+----------+---------+
    |  1716227|  31603715|  5.720 ms|  0.105 sec|  1716227|  31603715|     none|
    +---------+----------+----------+-----------+---------+----------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------------------------------------------------------------------------------+---------+----------+-------------+-----------+-----------+------+----------+
        |                                                                                                 |  Latency (cycles)  |  Iteration  |  Initiation Interval  | Trip |          |
        |                                            Loop Name                                            |   min   |    max   |   Latency   |  achieved |   target  | Count| Pipelined|
        +-------------------------------------------------------------------------------------------------+---------+----------+-------------+-----------+-----------+------+----------+
        |- A_IO_L2_in_boundary_x0_loop_1_A_IO_L2_in_boundary_x0_loop_2_A_IO_L2_in_boundary_x0_loop_3      |  1683456|  31570944|  548 ~ 10277|          -|          -|  3072|        no|
        | + A_IO_L2_in_boundary_x0_loop_5_A_IO_L2_in_boundary_x0_loop_6                                   |      544|       544|           17|         17|         17|    32|       yes|
        | + A_IO_L2_in_boundary_x0_loop_8_A_IO_L2_in_boundary_x0_loop_9_A_IO_L2_in_boundary_x0_loop_10    |     9728|      9728|           19|         19|         19|   512|       yes|
        | + A_IO_L2_in_boundary_x0_loop_14_A_IO_L2_in_boundary_x0_loop_15                                 |      544|       544|           17|         17|         17|    32|       yes|
        | + A_IO_L2_in_boundary_x0_loop_17_A_IO_L2_in_boundary_x0_loop_18_A_IO_L2_in_boundary_x0_loop_19  |     9728|      9728|           19|         19|         19|   512|       yes|
        |- A_IO_L2_in_boundary_x0_loop_22_A_IO_L2_in_boundary_x0_loop_24_A_IO_L2_in_boundary_x0_loop_25   |    32768|     32768|            4|          4|          4|  8192|       yes|
        +-------------------------------------------------------------------------------------------------+---------+----------+-------------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 17, depth = 17
  * Pipeline-1: initiation interval (II) = 19, depth = 19
  * Pipeline-2: initiation interval (II) = 17, depth = 17
  * Pipeline-3: initiation interval (II) = 19, depth = 19
  * Pipeline-4: initiation interval (II) = 4, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 82
* Pipeline : 5
  Pipeline-0 : II = 17, D = 17, States = { 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 }
  Pipeline-1 : II = 19, D = 19, States = { 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 }
  Pipeline-2 : II = 17, D = 17, States = { 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 }
  Pipeline-3 : II = 19, D = 19, States = { 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 }
  Pipeline-4 : II = 4, D = 4, States = { 78 79 80 81 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 41 78 
3 --> 20 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 3 
20 --> 40 21 
21 --> 40 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 21 
40 --> 2 
41 --> 58 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 41 
58 --> 40 59 
59 --> 40 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 71 
71 --> 72 
72 --> 73 
73 --> 74 
74 --> 75 
75 --> 76 
76 --> 77 
77 --> 59 
78 --> 82 79 
79 --> 80 
80 --> 81 
81 --> 78 
82 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.38>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i256 %fifo_A_PE_3_0_x052, i64 666, i64 10, i64 18446744073709551615"   --->   Operation 83 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_A_A_IO_L2_in_3_x08, i64 666, i64 10, i64 18446744073709551615"   --->   Operation 84 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %fifo_A_PE_3_0_x052, void @empty_7, i32 0, i32 0, void @empty_49, i32 0, i32 0, void @empty_49, void @empty_49, void @empty_49, i32 0, i32 0, i32 0, i32 0, void @empty_49, void @empty_49"   --->   Operation 85 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_A_A_IO_L2_in_3_x08, void @empty_7, i32 0, i32 0, void @empty_49, i32 0, i32 0, void @empty_49, void @empty_49, void @empty_49, i32 0, i32 0, i32 0, i32 0, void @empty_49, void @empty_49"   --->   Operation 86 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%local_A_ping_V = alloca i64 1" [./dut.cpp:842]   --->   Operation 87 'alloca' 'local_A_ping_V' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 512> <RAM>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%local_A_pong_V = alloca i64 1" [./dut.cpp:843]   --->   Operation 88 'alloca' 'local_A_pong_V' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 512> <RAM>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%specmemcore_ln842 = specmemcore void @_ssdm_op_SpecMemCore, i512 %local_A_ping_V, i64 666, i64 22, i64 18446744073709551615" [./dut.cpp:842]   --->   Operation 89 'specmemcore' 'specmemcore_ln842' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%specmemcore_ln843 = specmemcore void @_ssdm_op_SpecMemCore, i512 %local_A_pong_V, i64 666, i64 22, i64 18446744073709551615" [./dut.cpp:843]   --->   Operation 90 'specmemcore' 'specmemcore_ln843' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (0.38ns)   --->   "%br_ln853 = br void" [./dut.cpp:853]   --->   Operation 91 'br' 'br_ln853' <Predicate = true> <Delay = 0.38>

State 2 <SV = 1> <Delay = 0.98>
ST_2 : Operation 92 [1/1] (0.00ns)   --->   "%indvar_flatten117 = phi i12 0, void, i12 %add_ln890_416, void %.loopexit1110"   --->   Operation 92 'phi' 'indvar_flatten117' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 93 [1/1] (0.00ns)   --->   "%indvar_flatten103 = phi i11 0, void, i11 %select_ln890_640, void %.loopexit1110"   --->   Operation 93 'phi' 'indvar_flatten103' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 94 [1/1] (0.00ns)   --->   "%intra_trans_en = phi i1 0, void, i1 1, void %.loopexit1110"   --->   Operation 94 'phi' 'intra_trans_en' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 95 [1/1] (0.00ns)   --->   "%arb_34 = phi i1 0, void, i1 %arb, void %.loopexit1110"   --->   Operation 95 'phi' 'arb_34' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 96 [1/1] (0.00ns)   --->   "%c2_V = phi i8 0, void, i8 %c2_V_128, void %.loopexit1110"   --->   Operation 96 'phi' 'c2_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 97 [1/1] (0.74ns)   --->   "%add_ln890_416 = add i12 %indvar_flatten117, i12 1"   --->   Operation 97 'add' 'add_ln890_416' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 98 [1/1] (0.62ns)   --->   "%icmp_ln890 = icmp_eq  i12 %indvar_flatten117, i12 3072"   --->   Operation 98 'icmp' 'icmp_ln890' <Predicate = true> <Delay = 0.62> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 99 [1/1] (0.00ns)   --->   "%br_ln890 = br i1 %icmp_ln890, void %.split62, void %.preheader177.preheader.preheader"   --->   Operation 99 'br' 'br_ln890' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 100 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @A_IO_L2_in_boundary_x0_loop_1_A_IO_L2_in_boundary_x0_loop_2_A_IO_L2_in_boundary_x0_loop_3_str"   --->   Operation 100 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln890)> <Delay = 0.00>
ST_2 : Operation 101 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 3072, i64 3072, i64 3072"   --->   Operation 101 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = (!icmp_ln890)> <Delay = 0.00>
ST_2 : Operation 102 [1/1] (0.61ns)   --->   "%icmp_ln890582 = icmp_eq  i11 %indvar_flatten103, i11 768"   --->   Operation 102 'icmp' 'icmp_ln890582' <Predicate = (!icmp_ln890)> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 103 [1/1] (0.00ns) (grouped into LUT with out node or_ln854)   --->   "%or_ln853 = or i1 %icmp_ln890582, i1 %intra_trans_en" [./dut.cpp:853]   --->   Operation 103 'or' 'or_ln853' <Predicate = (!icmp_ln890)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 104 [1/1] (0.12ns)   --->   "%xor_ln853 = xor i1 %icmp_ln890582, i1 1" [./dut.cpp:853]   --->   Operation 104 'xor' 'xor_ln853' <Predicate = (!icmp_ln890)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 105 [1/1] (0.00ns) (grouped into LUT with out node and_ln854)   --->   "%and_ln853 = and i1 %arb_34, i1 %xor_ln853" [./dut.cpp:853]   --->   Operation 105 'and' 'and_ln853' <Predicate = (!icmp_ln890)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 106 [1/1] (0.58ns)   --->   "%icmp_ln855 = icmp_eq  i8 %c2_V, i8 128" [./dut.cpp:855]   --->   Operation 106 'icmp' 'icmp_ln855' <Predicate = (!icmp_ln890)> <Delay = 0.58> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 107 [1/1] (0.12ns)   --->   "%and_ln853_1 = and i1 %icmp_ln855, i1 %xor_ln853" [./dut.cpp:853]   --->   Operation 107 'and' 'and_ln853_1' <Predicate = (!icmp_ln890)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 108 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @A_IO_L2_in_boundary_x0_loop_2_A_IO_L2_in_boundary_x0_loop_3_str"   --->   Operation 108 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln890)> <Delay = 0.00>
ST_2 : Operation 109 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln854 = or i1 %and_ln853_1, i1 %or_ln853" [./dut.cpp:854]   --->   Operation 109 'or' 'or_ln854' <Predicate = (!icmp_ln890)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 110 [1/1] (0.00ns) (grouped into LUT with out node and_ln854)   --->   "%xor_ln854 = xor i1 %icmp_ln855, i1 1" [./dut.cpp:854]   --->   Operation 110 'xor' 'xor_ln854' <Predicate = (!icmp_ln890)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 111 [1/1] (0.00ns) (grouped into LUT with out node and_ln854)   --->   "%or_ln854_1 = or i1 %icmp_ln890582, i1 %xor_ln854" [./dut.cpp:854]   --->   Operation 111 'or' 'or_ln854_1' <Predicate = (!icmp_ln890)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 112 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln854 = and i1 %and_ln853, i1 %or_ln854_1" [./dut.cpp:854]   --->   Operation 112 'and' 'and_ln854' <Predicate = (!icmp_ln890)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 113 [1/1] (0.00ns)   --->   "%specloopname_ln855 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1657" [./dut.cpp:855]   --->   Operation 113 'specloopname' 'specloopname_ln855' <Predicate = (!icmp_ln890)> <Delay = 0.00>
ST_2 : Operation 114 [1/1] (0.00ns)   --->   "%br_ln859 = br i1 %and_ln854, void %.preheader8.preheader.preheader, void %.preheader5.preheader.preheader" [./dut.cpp:859]   --->   Operation 114 'br' 'br_ln859' <Predicate = (!icmp_ln890)> <Delay = 0.00>
ST_2 : Operation 115 [1/1] (0.38ns)   --->   "%br_ln865 = br void %.preheader8.preheader" [./dut.cpp:865]   --->   Operation 115 'br' 'br_ln865' <Predicate = (!icmp_ln890 & !and_ln854)> <Delay = 0.38>
ST_2 : Operation 116 [1/1] (0.38ns)   --->   "%br_ln916 = br void %.preheader5.preheader" [./dut.cpp:916]   --->   Operation 116 'br' 'br_ln916' <Predicate = (!icmp_ln890 & and_ln854)> <Delay = 0.38>
ST_2 : Operation 117 [1/1] (0.38ns)   --->   "%br_ln975 = br void %.preheader177.preheader" [./dut.cpp:975]   --->   Operation 117 'br' 'br_ln975' <Predicate = (icmp_ln890)> <Delay = 0.38>

State 3 <SV = 2> <Delay = 0.98>
ST_3 : Operation 118 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i6 %add_ln890_410, void %.preheader8, i6 0, void %.preheader8.preheader.preheader"   --->   Operation 118 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 119 [1/1] (0.00ns)   --->   "%c4_V_104 = phi i5 %select_ln890_629, void %.preheader8, i5 0, void %.preheader8.preheader.preheader"   --->   Operation 119 'phi' 'c4_V_104' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 120 [1/1] (0.00ns)   --->   "%c5_V_144 = phi i2 %add_ln691_1728, void %.preheader8, i2 0, void %.preheader8.preheader.preheader"   --->   Operation 120 'phi' 'c5_V_144' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 121 [1/1] (0.70ns)   --->   "%add_ln890_410 = add i6 %indvar_flatten, i6 1"   --->   Operation 121 'add' 'add_ln890_410' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 122 [1/1] (0.61ns)   --->   "%icmp_ln890_1797 = icmp_eq  i6 %indvar_flatten, i6 32"   --->   Operation 122 'icmp' 'icmp_ln890_1797' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 123 [1/1] (0.00ns)   --->   "%br_ln890 = br i1 %icmp_ln890_1797, void %.preheader8, void %.loopexit1108"   --->   Operation 123 'br' 'br_ln890' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 124 [1/1] (0.70ns)   --->   "%add_ln691_1727 = add i5 %c4_V_104, i5 1"   --->   Operation 124 'add' 'add_ln691_1727' <Predicate = (!icmp_ln890_1797)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 125 [1/1] (0.34ns)   --->   "%icmp_ln890_1799 = icmp_eq  i2 %c5_V_144, i2 2"   --->   Operation 125 'icmp' 'icmp_ln890_1799' <Predicate = (!icmp_ln890_1797)> <Delay = 0.34> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 126 [1/1] (0.27ns)   --->   "%select_ln890_628 = select i1 %icmp_ln890_1799, i2 0, i2 %c5_V_144"   --->   Operation 126 'select' 'select_ln890_628' <Predicate = (!icmp_ln890_1797)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 127 [1/1] (0.27ns)   --->   "%select_ln890_629 = select i1 %icmp_ln890_1799, i5 %add_ln691_1727, i5 %c4_V_104"   --->   Operation 127 'select' 'select_ln890_629' <Predicate = (!icmp_ln890_1797)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 4 <SV = 3> <Delay = 2.41>
ST_4 : Operation 128 [1/1] (0.00ns)   --->   "%tmp_39 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i5.i1, i5 %select_ln890_629, i1 0" [./dut.cpp:875]   --->   Operation 128 'bitconcatenate' 'tmp_39' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 129 [1/1] (0.00ns)   --->   "%zext_ln890_129 = zext i6 %tmp_39"   --->   Operation 129 'zext' 'zext_ln890_129' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 130 [1/1] (0.00ns)   --->   "%zext_ln875 = zext i2 %select_ln890_628" [./dut.cpp:875]   --->   Operation 130 'zext' 'zext_ln875' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 131 [1/1] (0.70ns)   --->   "%add_ln875 = add i7 %zext_ln890_129, i7 %zext_ln875" [./dut.cpp:875]   --->   Operation 131 'add' 'add_ln875' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 132 [1/1] (0.00ns)   --->   "%trunc_ln875 = trunc i7 %add_ln875" [./dut.cpp:875]   --->   Operation 132 'trunc' 'trunc_ln875' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 133 [1/1] (0.00ns)   --->   "%tmp_681 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i7.i4, i7 %add_ln875, i4 0" [./dut.cpp:875]   --->   Operation 133 'bitconcatenate' 'tmp_681' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 134 [1/1] (0.00ns)   --->   "%zext_ln875_1 = zext i11 %tmp_681" [./dut.cpp:875]   --->   Operation 134 'zext' 'zext_ln875_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 135 [1/1] (0.00ns)   --->   "%local_A_pong_V_addr = getelementptr i512 %local_A_pong_V, i64 0, i64 %zext_ln875_1" [./dut.cpp:875]   --->   Operation 135 'getelementptr' 'local_A_pong_V_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 136 [1/1] (1.21ns)   --->   "%fifo_A_A_IO_L2_in_3_x08_read_16 = read i512 @_ssdm_op_Read.ap_fifo.volatile.i512P0A, i512 %fifo_A_A_IO_L2_in_3_x08" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 136 'read' 'fifo_A_A_IO_L2_in_3_x08_read_16' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>
ST_4 : Operation 137 [1/1] (1.20ns)   --->   "%store_ln875 = store i512 %fifo_A_A_IO_L2_in_3_x08_read_16, i9 %local_A_pong_V_addr" [./dut.cpp:875]   --->   Operation 137 'store' 'store_ln875' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 512> <RAM>

State 5 <SV = 4> <Delay = 2.41>
ST_5 : Operation 138 [1/1] (0.00ns)   --->   "%tmp_722_cast = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i5.i4, i5 %trunc_ln875, i4 0" [./dut.cpp:875]   --->   Operation 138 'bitconcatenate' 'tmp_722_cast' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 139 [1/1] (0.00ns)   --->   "%or_ln875 = or i9 %tmp_722_cast, i9 1" [./dut.cpp:875]   --->   Operation 139 'or' 'or_ln875' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 140 [1/1] (0.00ns)   --->   "%zext_ln875_2 = zext i9 %or_ln875" [./dut.cpp:875]   --->   Operation 140 'zext' 'zext_ln875_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 141 [1/1] (0.00ns)   --->   "%local_A_pong_V_addr_1 = getelementptr i512 %local_A_pong_V, i64 0, i64 %zext_ln875_2" [./dut.cpp:875]   --->   Operation 141 'getelementptr' 'local_A_pong_V_addr_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 142 [1/1] (1.21ns)   --->   "%fifo_A_A_IO_L2_in_3_x08_read_17 = read i512 @_ssdm_op_Read.ap_fifo.volatile.i512P0A, i512 %fifo_A_A_IO_L2_in_3_x08" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 142 'read' 'fifo_A_A_IO_L2_in_3_x08_read_17' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>
ST_5 : Operation 143 [1/1] (1.20ns)   --->   "%store_ln875 = store i512 %fifo_A_A_IO_L2_in_3_x08_read_17, i9 %local_A_pong_V_addr_1" [./dut.cpp:875]   --->   Operation 143 'store' 'store_ln875' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 512> <RAM>

State 6 <SV = 5> <Delay = 2.41>
ST_6 : Operation 144 [1/1] (0.00ns)   --->   "%or_ln875_1 = or i9 %tmp_722_cast, i9 2" [./dut.cpp:875]   --->   Operation 144 'or' 'or_ln875_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 145 [1/1] (0.00ns)   --->   "%zext_ln875_3 = zext i9 %or_ln875_1" [./dut.cpp:875]   --->   Operation 145 'zext' 'zext_ln875_3' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 146 [1/1] (0.00ns)   --->   "%local_A_pong_V_addr_2 = getelementptr i512 %local_A_pong_V, i64 0, i64 %zext_ln875_3" [./dut.cpp:875]   --->   Operation 146 'getelementptr' 'local_A_pong_V_addr_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 147 [1/1] (1.21ns)   --->   "%fifo_A_A_IO_L2_in_3_x08_read_18 = read i512 @_ssdm_op_Read.ap_fifo.volatile.i512P0A, i512 %fifo_A_A_IO_L2_in_3_x08" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 147 'read' 'fifo_A_A_IO_L2_in_3_x08_read_18' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>
ST_6 : Operation 148 [1/1] (1.20ns)   --->   "%store_ln875 = store i512 %fifo_A_A_IO_L2_in_3_x08_read_18, i9 %local_A_pong_V_addr_2" [./dut.cpp:875]   --->   Operation 148 'store' 'store_ln875' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 512> <RAM>

State 7 <SV = 6> <Delay = 2.41>
ST_7 : Operation 149 [1/1] (0.00ns)   --->   "%or_ln875_2 = or i9 %tmp_722_cast, i9 3" [./dut.cpp:875]   --->   Operation 149 'or' 'or_ln875_2' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 150 [1/1] (0.00ns)   --->   "%zext_ln875_4 = zext i9 %or_ln875_2" [./dut.cpp:875]   --->   Operation 150 'zext' 'zext_ln875_4' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 151 [1/1] (0.00ns)   --->   "%local_A_pong_V_addr_3 = getelementptr i512 %local_A_pong_V, i64 0, i64 %zext_ln875_4" [./dut.cpp:875]   --->   Operation 151 'getelementptr' 'local_A_pong_V_addr_3' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 152 [1/1] (1.21ns)   --->   "%fifo_A_A_IO_L2_in_3_x08_read_19 = read i512 @_ssdm_op_Read.ap_fifo.volatile.i512P0A, i512 %fifo_A_A_IO_L2_in_3_x08" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 152 'read' 'fifo_A_A_IO_L2_in_3_x08_read_19' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>
ST_7 : Operation 153 [1/1] (1.20ns)   --->   "%store_ln875 = store i512 %fifo_A_A_IO_L2_in_3_x08_read_19, i9 %local_A_pong_V_addr_3" [./dut.cpp:875]   --->   Operation 153 'store' 'store_ln875' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 512> <RAM>

State 8 <SV = 7> <Delay = 2.41>
ST_8 : Operation 154 [1/1] (0.00ns)   --->   "%or_ln875_3 = or i9 %tmp_722_cast, i9 4" [./dut.cpp:875]   --->   Operation 154 'or' 'or_ln875_3' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 155 [1/1] (0.00ns)   --->   "%zext_ln875_5 = zext i9 %or_ln875_3" [./dut.cpp:875]   --->   Operation 155 'zext' 'zext_ln875_5' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 156 [1/1] (0.00ns)   --->   "%local_A_pong_V_addr_4 = getelementptr i512 %local_A_pong_V, i64 0, i64 %zext_ln875_5" [./dut.cpp:875]   --->   Operation 156 'getelementptr' 'local_A_pong_V_addr_4' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 157 [1/1] (1.21ns)   --->   "%fifo_A_A_IO_L2_in_3_x08_read_20 = read i512 @_ssdm_op_Read.ap_fifo.volatile.i512P0A, i512 %fifo_A_A_IO_L2_in_3_x08" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 157 'read' 'fifo_A_A_IO_L2_in_3_x08_read_20' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>
ST_8 : Operation 158 [1/1] (1.20ns)   --->   "%store_ln875 = store i512 %fifo_A_A_IO_L2_in_3_x08_read_20, i9 %local_A_pong_V_addr_4" [./dut.cpp:875]   --->   Operation 158 'store' 'store_ln875' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 512> <RAM>

State 9 <SV = 8> <Delay = 2.41>
ST_9 : Operation 159 [1/1] (0.00ns)   --->   "%or_ln875_4 = or i9 %tmp_722_cast, i9 5" [./dut.cpp:875]   --->   Operation 159 'or' 'or_ln875_4' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 160 [1/1] (0.00ns)   --->   "%zext_ln875_6 = zext i9 %or_ln875_4" [./dut.cpp:875]   --->   Operation 160 'zext' 'zext_ln875_6' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 161 [1/1] (0.00ns)   --->   "%local_A_pong_V_addr_5 = getelementptr i512 %local_A_pong_V, i64 0, i64 %zext_ln875_6" [./dut.cpp:875]   --->   Operation 161 'getelementptr' 'local_A_pong_V_addr_5' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 162 [1/1] (1.21ns)   --->   "%fifo_A_A_IO_L2_in_3_x08_read_21 = read i512 @_ssdm_op_Read.ap_fifo.volatile.i512P0A, i512 %fifo_A_A_IO_L2_in_3_x08" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 162 'read' 'fifo_A_A_IO_L2_in_3_x08_read_21' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>
ST_9 : Operation 163 [1/1] (1.20ns)   --->   "%store_ln875 = store i512 %fifo_A_A_IO_L2_in_3_x08_read_21, i9 %local_A_pong_V_addr_5" [./dut.cpp:875]   --->   Operation 163 'store' 'store_ln875' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 512> <RAM>

State 10 <SV = 9> <Delay = 2.41>
ST_10 : Operation 164 [1/1] (0.00ns)   --->   "%or_ln875_5 = or i9 %tmp_722_cast, i9 6" [./dut.cpp:875]   --->   Operation 164 'or' 'or_ln875_5' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 165 [1/1] (0.00ns)   --->   "%zext_ln875_7 = zext i9 %or_ln875_5" [./dut.cpp:875]   --->   Operation 165 'zext' 'zext_ln875_7' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 166 [1/1] (0.00ns)   --->   "%local_A_pong_V_addr_6 = getelementptr i512 %local_A_pong_V, i64 0, i64 %zext_ln875_7" [./dut.cpp:875]   --->   Operation 166 'getelementptr' 'local_A_pong_V_addr_6' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 167 [1/1] (1.21ns)   --->   "%fifo_A_A_IO_L2_in_3_x08_read_22 = read i512 @_ssdm_op_Read.ap_fifo.volatile.i512P0A, i512 %fifo_A_A_IO_L2_in_3_x08" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 167 'read' 'fifo_A_A_IO_L2_in_3_x08_read_22' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>
ST_10 : Operation 168 [1/1] (1.20ns)   --->   "%store_ln875 = store i512 %fifo_A_A_IO_L2_in_3_x08_read_22, i9 %local_A_pong_V_addr_6" [./dut.cpp:875]   --->   Operation 168 'store' 'store_ln875' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 512> <RAM>

State 11 <SV = 10> <Delay = 2.41>
ST_11 : Operation 169 [1/1] (0.00ns)   --->   "%or_ln875_6 = or i9 %tmp_722_cast, i9 7" [./dut.cpp:875]   --->   Operation 169 'or' 'or_ln875_6' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 170 [1/1] (0.00ns)   --->   "%zext_ln875_8 = zext i9 %or_ln875_6" [./dut.cpp:875]   --->   Operation 170 'zext' 'zext_ln875_8' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 171 [1/1] (0.00ns)   --->   "%local_A_pong_V_addr_7 = getelementptr i512 %local_A_pong_V, i64 0, i64 %zext_ln875_8" [./dut.cpp:875]   --->   Operation 171 'getelementptr' 'local_A_pong_V_addr_7' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 172 [1/1] (1.21ns)   --->   "%fifo_A_A_IO_L2_in_3_x08_read_23 = read i512 @_ssdm_op_Read.ap_fifo.volatile.i512P0A, i512 %fifo_A_A_IO_L2_in_3_x08" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 172 'read' 'fifo_A_A_IO_L2_in_3_x08_read_23' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>
ST_11 : Operation 173 [1/1] (1.20ns)   --->   "%store_ln875 = store i512 %fifo_A_A_IO_L2_in_3_x08_read_23, i9 %local_A_pong_V_addr_7" [./dut.cpp:875]   --->   Operation 173 'store' 'store_ln875' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 512> <RAM>

State 12 <SV = 11> <Delay = 2.41>
ST_12 : Operation 174 [1/1] (0.00ns)   --->   "%or_ln875_7 = or i9 %tmp_722_cast, i9 8" [./dut.cpp:875]   --->   Operation 174 'or' 'or_ln875_7' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 175 [1/1] (0.00ns)   --->   "%zext_ln875_9 = zext i9 %or_ln875_7" [./dut.cpp:875]   --->   Operation 175 'zext' 'zext_ln875_9' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 176 [1/1] (0.00ns)   --->   "%local_A_pong_V_addr_8 = getelementptr i512 %local_A_pong_V, i64 0, i64 %zext_ln875_9" [./dut.cpp:875]   --->   Operation 176 'getelementptr' 'local_A_pong_V_addr_8' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 177 [1/1] (1.21ns)   --->   "%fifo_A_A_IO_L2_in_3_x08_read_24 = read i512 @_ssdm_op_Read.ap_fifo.volatile.i512P0A, i512 %fifo_A_A_IO_L2_in_3_x08" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 177 'read' 'fifo_A_A_IO_L2_in_3_x08_read_24' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>
ST_12 : Operation 178 [1/1] (1.20ns)   --->   "%store_ln875 = store i512 %fifo_A_A_IO_L2_in_3_x08_read_24, i9 %local_A_pong_V_addr_8" [./dut.cpp:875]   --->   Operation 178 'store' 'store_ln875' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 512> <RAM>

State 13 <SV = 12> <Delay = 2.41>
ST_13 : Operation 179 [1/1] (0.00ns)   --->   "%or_ln875_8 = or i9 %tmp_722_cast, i9 9" [./dut.cpp:875]   --->   Operation 179 'or' 'or_ln875_8' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 180 [1/1] (0.00ns)   --->   "%zext_ln875_10 = zext i9 %or_ln875_8" [./dut.cpp:875]   --->   Operation 180 'zext' 'zext_ln875_10' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 181 [1/1] (0.00ns)   --->   "%local_A_pong_V_addr_9 = getelementptr i512 %local_A_pong_V, i64 0, i64 %zext_ln875_10" [./dut.cpp:875]   --->   Operation 181 'getelementptr' 'local_A_pong_V_addr_9' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 182 [1/1] (1.21ns)   --->   "%fifo_A_A_IO_L2_in_3_x08_read_25 = read i512 @_ssdm_op_Read.ap_fifo.volatile.i512P0A, i512 %fifo_A_A_IO_L2_in_3_x08" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 182 'read' 'fifo_A_A_IO_L2_in_3_x08_read_25' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>
ST_13 : Operation 183 [1/1] (1.20ns)   --->   "%store_ln875 = store i512 %fifo_A_A_IO_L2_in_3_x08_read_25, i9 %local_A_pong_V_addr_9" [./dut.cpp:875]   --->   Operation 183 'store' 'store_ln875' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 512> <RAM>

State 14 <SV = 13> <Delay = 2.41>
ST_14 : Operation 184 [1/1] (0.00ns)   --->   "%or_ln875_9 = or i9 %tmp_722_cast, i9 10" [./dut.cpp:875]   --->   Operation 184 'or' 'or_ln875_9' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 185 [1/1] (0.00ns)   --->   "%zext_ln875_11 = zext i9 %or_ln875_9" [./dut.cpp:875]   --->   Operation 185 'zext' 'zext_ln875_11' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 186 [1/1] (0.00ns)   --->   "%local_A_pong_V_addr_10 = getelementptr i512 %local_A_pong_V, i64 0, i64 %zext_ln875_11" [./dut.cpp:875]   --->   Operation 186 'getelementptr' 'local_A_pong_V_addr_10' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 187 [1/1] (1.21ns)   --->   "%fifo_A_A_IO_L2_in_3_x08_read_26 = read i512 @_ssdm_op_Read.ap_fifo.volatile.i512P0A, i512 %fifo_A_A_IO_L2_in_3_x08" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 187 'read' 'fifo_A_A_IO_L2_in_3_x08_read_26' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>
ST_14 : Operation 188 [1/1] (1.20ns)   --->   "%store_ln875 = store i512 %fifo_A_A_IO_L2_in_3_x08_read_26, i9 %local_A_pong_V_addr_10" [./dut.cpp:875]   --->   Operation 188 'store' 'store_ln875' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 512> <RAM>

State 15 <SV = 14> <Delay = 2.41>
ST_15 : Operation 189 [1/1] (0.00ns)   --->   "%or_ln875_10 = or i9 %tmp_722_cast, i9 11" [./dut.cpp:875]   --->   Operation 189 'or' 'or_ln875_10' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 190 [1/1] (0.00ns)   --->   "%zext_ln875_12 = zext i9 %or_ln875_10" [./dut.cpp:875]   --->   Operation 190 'zext' 'zext_ln875_12' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 191 [1/1] (0.00ns)   --->   "%local_A_pong_V_addr_11 = getelementptr i512 %local_A_pong_V, i64 0, i64 %zext_ln875_12" [./dut.cpp:875]   --->   Operation 191 'getelementptr' 'local_A_pong_V_addr_11' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 192 [1/1] (1.21ns)   --->   "%fifo_A_A_IO_L2_in_3_x08_read_27 = read i512 @_ssdm_op_Read.ap_fifo.volatile.i512P0A, i512 %fifo_A_A_IO_L2_in_3_x08" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 192 'read' 'fifo_A_A_IO_L2_in_3_x08_read_27' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>
ST_15 : Operation 193 [1/1] (1.20ns)   --->   "%store_ln875 = store i512 %fifo_A_A_IO_L2_in_3_x08_read_27, i9 %local_A_pong_V_addr_11" [./dut.cpp:875]   --->   Operation 193 'store' 'store_ln875' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 512> <RAM>

State 16 <SV = 15> <Delay = 2.41>
ST_16 : Operation 194 [1/1] (0.00ns)   --->   "%or_ln875_11 = or i9 %tmp_722_cast, i9 12" [./dut.cpp:875]   --->   Operation 194 'or' 'or_ln875_11' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 195 [1/1] (0.00ns)   --->   "%zext_ln875_13 = zext i9 %or_ln875_11" [./dut.cpp:875]   --->   Operation 195 'zext' 'zext_ln875_13' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 196 [1/1] (0.00ns)   --->   "%local_A_pong_V_addr_12 = getelementptr i512 %local_A_pong_V, i64 0, i64 %zext_ln875_13" [./dut.cpp:875]   --->   Operation 196 'getelementptr' 'local_A_pong_V_addr_12' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 197 [1/1] (1.21ns)   --->   "%fifo_A_A_IO_L2_in_3_x08_read_28 = read i512 @_ssdm_op_Read.ap_fifo.volatile.i512P0A, i512 %fifo_A_A_IO_L2_in_3_x08" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 197 'read' 'fifo_A_A_IO_L2_in_3_x08_read_28' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>
ST_16 : Operation 198 [1/1] (1.20ns)   --->   "%store_ln875 = store i512 %fifo_A_A_IO_L2_in_3_x08_read_28, i9 %local_A_pong_V_addr_12" [./dut.cpp:875]   --->   Operation 198 'store' 'store_ln875' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 512> <RAM>

State 17 <SV = 16> <Delay = 2.41>
ST_17 : Operation 199 [1/1] (0.00ns)   --->   "%or_ln875_12 = or i9 %tmp_722_cast, i9 13" [./dut.cpp:875]   --->   Operation 199 'or' 'or_ln875_12' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 200 [1/1] (0.00ns)   --->   "%zext_ln875_14 = zext i9 %or_ln875_12" [./dut.cpp:875]   --->   Operation 200 'zext' 'zext_ln875_14' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 201 [1/1] (0.00ns)   --->   "%local_A_pong_V_addr_13 = getelementptr i512 %local_A_pong_V, i64 0, i64 %zext_ln875_14" [./dut.cpp:875]   --->   Operation 201 'getelementptr' 'local_A_pong_V_addr_13' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 202 [1/1] (1.21ns)   --->   "%fifo_A_A_IO_L2_in_3_x08_read_29 = read i512 @_ssdm_op_Read.ap_fifo.volatile.i512P0A, i512 %fifo_A_A_IO_L2_in_3_x08" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 202 'read' 'fifo_A_A_IO_L2_in_3_x08_read_29' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>
ST_17 : Operation 203 [1/1] (1.20ns)   --->   "%store_ln875 = store i512 %fifo_A_A_IO_L2_in_3_x08_read_29, i9 %local_A_pong_V_addr_13" [./dut.cpp:875]   --->   Operation 203 'store' 'store_ln875' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 512> <RAM>

State 18 <SV = 17> <Delay = 2.41>
ST_18 : Operation 204 [1/1] (0.00ns)   --->   "%or_ln875_13 = or i9 %tmp_722_cast, i9 14" [./dut.cpp:875]   --->   Operation 204 'or' 'or_ln875_13' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 205 [1/1] (0.00ns)   --->   "%zext_ln875_15 = zext i9 %or_ln875_13" [./dut.cpp:875]   --->   Operation 205 'zext' 'zext_ln875_15' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 206 [1/1] (0.00ns)   --->   "%local_A_pong_V_addr_14 = getelementptr i512 %local_A_pong_V, i64 0, i64 %zext_ln875_15" [./dut.cpp:875]   --->   Operation 206 'getelementptr' 'local_A_pong_V_addr_14' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 207 [1/1] (1.21ns)   --->   "%fifo_A_A_IO_L2_in_3_x08_read_30 = read i512 @_ssdm_op_Read.ap_fifo.volatile.i512P0A, i512 %fifo_A_A_IO_L2_in_3_x08" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 207 'read' 'fifo_A_A_IO_L2_in_3_x08_read_30' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>
ST_18 : Operation 208 [1/1] (1.20ns)   --->   "%store_ln875 = store i512 %fifo_A_A_IO_L2_in_3_x08_read_30, i9 %local_A_pong_V_addr_14" [./dut.cpp:875]   --->   Operation 208 'store' 'store_ln875' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 512> <RAM>

State 19 <SV = 18> <Delay = 2.41>
ST_19 : Operation 209 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @A_IO_L2_in_boundary_x0_loop_5_A_IO_L2_in_boundary_x0_loop_6_str"   --->   Operation 209 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 210 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32"   --->   Operation 210 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 211 [1/1] (0.00ns)   --->   "%or_ln875_14 = or i9 %tmp_722_cast, i9 15" [./dut.cpp:875]   --->   Operation 211 'or' 'or_ln875_14' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 212 [1/1] (0.00ns)   --->   "%zext_ln875_16 = zext i9 %or_ln875_14" [./dut.cpp:875]   --->   Operation 212 'zext' 'zext_ln875_16' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 213 [1/1] (0.00ns)   --->   "%local_A_pong_V_addr_15 = getelementptr i512 %local_A_pong_V, i64 0, i64 %zext_ln875_16" [./dut.cpp:875]   --->   Operation 213 'getelementptr' 'local_A_pong_V_addr_15' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 214 [1/1] (0.00ns)   --->   "%specpipeline_ln866 = specpipeline void @_ssdm_op_SpecPipeline, i32 17, i32 0, i32 0, i32 0, void @empty_49" [./dut.cpp:866]   --->   Operation 214 'specpipeline' 'specpipeline_ln866' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 215 [1/1] (0.00ns)   --->   "%specloopname_ln866 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1166" [./dut.cpp:866]   --->   Operation 215 'specloopname' 'specloopname_ln866' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 216 [1/1] (1.21ns)   --->   "%fifo_A_A_IO_L2_in_3_x08_read_31 = read i512 @_ssdm_op_Read.ap_fifo.volatile.i512P0A, i512 %fifo_A_A_IO_L2_in_3_x08" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 216 'read' 'fifo_A_A_IO_L2_in_3_x08_read_31' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>
ST_19 : Operation 217 [1/1] (1.20ns)   --->   "%store_ln875 = store i512 %fifo_A_A_IO_L2_in_3_x08_read_31, i9 %local_A_pong_V_addr_15" [./dut.cpp:875]   --->   Operation 217 'store' 'store_ln875' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 512> <RAM>
ST_19 : Operation 218 [1/1] (0.43ns)   --->   "%add_ln691_1728 = add i2 %select_ln890_628, i2 1"   --->   Operation 218 'add' 'add_ln691_1728' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 219 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader8.preheader"   --->   Operation 219 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 20 <SV = 3> <Delay = 0.38>
ST_20 : Operation 220 [1/1] (0.00ns)   --->   "%br_ln885 = br i1 %or_ln854, void %.loopexit1110, void %.preheader6.preheader.preheader" [./dut.cpp:885]   --->   Operation 220 'br' 'br_ln885' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 221 [1/1] (0.38ns)   --->   "%br_ln886 = br void %.preheader6.preheader" [./dut.cpp:886]   --->   Operation 221 'br' 'br_ln886' <Predicate = (or_ln854)> <Delay = 0.38>

State 21 <SV = 4> <Delay = 1.95>
ST_21 : Operation 222 [1/1] (0.00ns)   --->   "%indvar_flatten43 = phi i10 %add_ln890_414, void %.preheader6, i10 0, void %.preheader6.preheader.preheader"   --->   Operation 222 'phi' 'indvar_flatten43' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 223 [1/1] (0.00ns)   --->   "%c5_V_146 = phi i2 %select_ln890_636, void %.preheader6, i2 0, void %.preheader6.preheader.preheader"   --->   Operation 223 'phi' 'c5_V_146' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 224 [1/1] (0.00ns)   --->   "%indvar_flatten23 = phi i10 %select_ln890_639, void %.preheader6, i10 0, void %.preheader6.preheader.preheader"   --->   Operation 224 'phi' 'indvar_flatten23' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 225 [1/1] (0.00ns)   --->   "%c6_V_180 = phi i6 %select_ln890_638, void %.preheader6, i6 0, void %.preheader6.preheader.preheader"   --->   Operation 225 'phi' 'c6_V_180' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 226 [1/1] (0.00ns)   --->   "%c7_V_97 = phi i4 %select_ln691_33, void %.preheader6, i4 0, void %.preheader6.preheader.preheader"   --->   Operation 226 'phi' 'c7_V_97' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 227 [1/1] (0.72ns)   --->   "%add_ln890_414 = add i10 %indvar_flatten43, i10 1"   --->   Operation 227 'add' 'add_ln890_414' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 228 [1/1] (0.00ns)   --->   "%div_i_i4 = partselect i4 @_ssdm_op_PartSelect.i4.i6.i32.i32, i6 %c6_V_180, i32 1, i32 4"   --->   Operation 228 'partselect' 'div_i_i4' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 229 [1/1] (0.00ns)   --->   "%empty = trunc i6 %c6_V_180"   --->   Operation 229 'trunc' 'empty' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 230 [1/1] (0.60ns)   --->   "%icmp_ln890_1801 = icmp_eq  i10 %indvar_flatten43, i10 512"   --->   Operation 230 'icmp' 'icmp_ln890_1801' <Predicate = true> <Delay = 0.60> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 231 [1/1] (0.00ns)   --->   "%br_ln890 = br i1 %icmp_ln890_1801, void %.preheader6, void %.loopexit1110.loopexit736"   --->   Operation 231 'br' 'br_ln890' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 232 [1/1] (0.43ns)   --->   "%add_ln691_1732 = add i2 %c5_V_146, i2 1"   --->   Operation 232 'add' 'add_ln691_1732' <Predicate = (!icmp_ln890_1801)> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 233 [1/1] (0.60ns)   --->   "%icmp_ln890_1804 = icmp_eq  i10 %indvar_flatten23, i10 256"   --->   Operation 233 'icmp' 'icmp_ln890_1804' <Predicate = (!icmp_ln890_1801)> <Delay = 0.60> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 234 [1/1] (0.29ns)   --->   "%select_ln890_635 = select i1 %icmp_ln890_1804, i6 0, i6 %c6_V_180"   --->   Operation 234 'select' 'select_ln890_635' <Predicate = (!icmp_ln890_1801)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 235 [1/1] (0.27ns)   --->   "%select_ln890_636 = select i1 %icmp_ln890_1804, i2 %add_ln691_1732, i2 %c5_V_146"   --->   Operation 235 'select' 'select_ln890_636' <Predicate = (!icmp_ln890_1801)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 236 [1/1] (0.00ns) (grouped into LUT with out node select_ln887)   --->   "%select_ln890_637 = select i1 %icmp_ln890_1804, i4 0, i4 %div_i_i4"   --->   Operation 236 'select' 'select_ln890_637' <Predicate = (!icmp_ln890_1801)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 237 [1/1] (0.12ns)   --->   "%xor_ln890_6 = xor i1 %icmp_ln890_1804, i1 1"   --->   Operation 237 'xor' 'xor_ln890_6' <Predicate = (!icmp_ln890_1801)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 238 [1/1] (0.00ns) (grouped into LUT with out node select_ln887_1)   --->   "%and_ln890_15 = and i1 %empty, i1 %xor_ln890_6"   --->   Operation 238 'and' 'and_ln890_15' <Predicate = (!icmp_ln890_1801)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 239 [1/1] (0.65ns)   --->   "%icmp_ln890_1805 = icmp_eq  i4 %c7_V_97, i4 8"   --->   Operation 239 'icmp' 'icmp_ln890_1805' <Predicate = (!icmp_ln890_1801)> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 240 [1/1] (0.12ns)   --->   "%and_ln890_16 = and i1 %icmp_ln890_1805, i1 %xor_ln890_6"   --->   Operation 240 'and' 'and_ln890_16' <Predicate = (!icmp_ln890_1801)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 241 [1/1] (0.70ns)   --->   "%add_ln691_1733 = add i6 %select_ln890_635, i6 1"   --->   Operation 241 'add' 'add_ln691_1733' <Predicate = (!icmp_ln890_1801)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 242 [1/1] (0.00ns) (grouped into LUT with out node select_ln887)   --->   "%div_i_i579_mid1 = partselect i4 @_ssdm_op_PartSelect.i4.i6.i32.i32, i6 %add_ln691_1733, i32 1, i32 4"   --->   Operation 242 'partselect' 'div_i_i579_mid1' <Predicate = (!icmp_ln890_1801)> <Delay = 0.00>
ST_21 : Operation 243 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln887 = select i1 %and_ln890_16, i4 %div_i_i579_mid1, i4 %select_ln890_637" [./dut.cpp:887]   --->   Operation 243 'select' 'select_ln887' <Predicate = (!icmp_ln890_1801)> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 244 [1/1] (0.00ns) (grouped into LUT with out node select_ln887_1)   --->   "%empty_2522 = trunc i6 %add_ln691_1733"   --->   Operation 244 'trunc' 'empty_2522' <Predicate = (!icmp_ln890_1801)> <Delay = 0.00>
ST_21 : Operation 245 [1/1] (0.27ns) (out node of the LUT)   --->   "%select_ln887_1 = select i1 %and_ln890_16, i1 %empty_2522, i1 %and_ln890_15" [./dut.cpp:887]   --->   Operation 245 'select' 'select_ln887_1' <Predicate = (!icmp_ln890_1801)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 246 [1/1] (0.29ns)   --->   "%select_ln890_638 = select i1 %and_ln890_16, i6 %add_ln691_1733, i6 %select_ln890_635"   --->   Operation 246 'select' 'select_ln890_638' <Predicate = (!icmp_ln890_1801)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 247 [1/1] (0.70ns)   --->   "%add_ln691_1734 = add i4 %c7_V_97, i4 1"   --->   Operation 247 'add' 'add_ln691_1734' <Predicate = (!icmp_ln890_1801)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 248 [1/1] (0.00ns) (grouped into LUT with out node select_ln691_33)   --->   "%or_ln691_1 = or i1 %and_ln890_16, i1 %icmp_ln890_1804"   --->   Operation 248 'or' 'or_ln691_1' <Predicate = (!icmp_ln890_1801)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 249 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln691_33 = select i1 %or_ln691_1, i4 1, i4 %add_ln691_1734"   --->   Operation 249 'select' 'select_ln691_33' <Predicate = (!icmp_ln890_1801)> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 250 [1/1] (0.72ns)   --->   "%add_ln890_413 = add i10 %indvar_flatten23, i10 1"   --->   Operation 250 'add' 'add_ln890_413' <Predicate = (!icmp_ln890_1801)> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 251 [1/1] (0.30ns)   --->   "%select_ln890_639 = select i1 %icmp_ln890_1804, i10 1, i10 %add_ln890_413"   --->   Operation 251 'select' 'select_ln890_639' <Predicate = (!icmp_ln890_1801)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 22 <SV = 5> <Delay = 2.13>
ST_22 : Operation 252 [1/1] (0.00ns)   --->   "%tmp_42 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i2.i4, i2 %select_ln890_636, i4 0" [./dut.cpp:897]   --->   Operation 252 'bitconcatenate' 'tmp_42' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 253 [1/1] (0.00ns)   --->   "%zext_ln897_2 = zext i6 %tmp_42" [./dut.cpp:897]   --->   Operation 253 'zext' 'zext_ln897_2' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 254 [1/1] (0.70ns)   --->   "%add_ln897 = add i7 %zext_ln897_2, i7 32" [./dut.cpp:897]   --->   Operation 254 'add' 'add_ln897' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 255 [1/1] (0.00ns)   --->   "%tmp_43 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i58.i2.i4, i58 0, i2 %select_ln890_636, i4 %select_ln887" [./dut.cpp:897]   --->   Operation 255 'bitconcatenate' 'tmp_43' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 256 [1/1] (0.00ns)   --->   "%local_A_ping_V_addr_19 = getelementptr i512 %local_A_ping_V, i64 0, i64 %tmp_43" [./dut.cpp:897]   --->   Operation 256 'getelementptr' 'local_A_ping_V_addr_19' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 257 [1/1] (0.00ns)   --->   "%trunc_ln897 = trunc i7 %add_ln897" [./dut.cpp:897]   --->   Operation 257 'trunc' 'trunc_ln897' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 258 [1/1] (0.22ns)   --->   "%or_ln897 = or i4 %trunc_ln897, i4 %select_ln887" [./dut.cpp:897]   --->   Operation 258 'or' 'or_ln897' <Predicate = true> <Delay = 0.22> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 259 [1/1] (0.00ns)   --->   "%tmp_689 = partselect i3 @_ssdm_op_PartSelect.i3.i7.i32.i32, i7 %add_ln897, i32 4, i32 6" [./dut.cpp:897]   --->   Operation 259 'partselect' 'tmp_689' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 260 [1/1] (0.00ns)   --->   "%or_ln897_1 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i3.i4, i3 %tmp_689, i4 %or_ln897" [./dut.cpp:897]   --->   Operation 260 'bitconcatenate' 'or_ln897_1' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 261 [1/1] (0.00ns)   --->   "%zext_ln897_3 = zext i7 %or_ln897_1" [./dut.cpp:897]   --->   Operation 261 'zext' 'zext_ln897_3' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 262 [1/1] (0.00ns)   --->   "%local_A_ping_V_addr_20 = getelementptr i512 %local_A_ping_V, i64 0, i64 %zext_ln897_3" [./dut.cpp:897]   --->   Operation 262 'getelementptr' 'local_A_ping_V_addr_20' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 263 [2/2] (1.20ns)   --->   "%local_A_ping_V_load = load i9 %local_A_ping_V_addr_19" [./dut.cpp:897]   --->   Operation 263 'load' 'local_A_ping_V_load' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 512> <RAM>
ST_22 : Operation 264 [2/2] (1.20ns)   --->   "%local_A_ping_V_load_1 = load i9 %local_A_ping_V_addr_20" [./dut.cpp:897]   --->   Operation 264 'load' 'local_A_ping_V_load_1' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 512> <RAM>

State 23 <SV = 6> <Delay = 2.13>
ST_23 : Operation 265 [1/1] (0.00ns)   --->   "%zext_ln897_1 = zext i6 %tmp_42" [./dut.cpp:897]   --->   Operation 265 'zext' 'zext_ln897_1' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 266 [1/1] (0.70ns)   --->   "%add_ln897_1 = add i8 %zext_ln897_1, i8 96" [./dut.cpp:897]   --->   Operation 266 'add' 'add_ln897_1' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 267 [1/1] (0.00ns)   --->   "%tmp_730_cast = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i3.i2.i4, i3 0, i2 %select_ln890_636, i4 %select_ln887" [./dut.cpp:897]   --->   Operation 267 'bitconcatenate' 'tmp_730_cast' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 268 [1/1] (0.00ns)   --->   "%or_ln897_2 = or i9 %tmp_730_cast, i9 64" [./dut.cpp:897]   --->   Operation 268 'or' 'or_ln897_2' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 269 [1/1] (0.00ns)   --->   "%zext_ln897_4 = zext i9 %or_ln897_2" [./dut.cpp:897]   --->   Operation 269 'zext' 'zext_ln897_4' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 270 [1/1] (0.00ns)   --->   "%local_A_ping_V_addr_21 = getelementptr i512 %local_A_ping_V, i64 0, i64 %zext_ln897_4" [./dut.cpp:897]   --->   Operation 270 'getelementptr' 'local_A_ping_V_addr_21' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 271 [1/1] (0.00ns)   --->   "%trunc_ln897_1 = trunc i8 %add_ln897_1" [./dut.cpp:897]   --->   Operation 271 'trunc' 'trunc_ln897_1' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 272 [1/1] (0.22ns)   --->   "%or_ln897_13 = or i4 %trunc_ln897_1, i4 %select_ln887" [./dut.cpp:897]   --->   Operation 272 'or' 'or_ln897_13' <Predicate = true> <Delay = 0.22> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 273 [1/1] (0.00ns)   --->   "%tmp_690 = partselect i4 @_ssdm_op_PartSelect.i4.i8.i32.i32, i8 %add_ln897_1, i32 4, i32 7" [./dut.cpp:897]   --->   Operation 273 'partselect' 'tmp_690' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 274 [1/1] (0.00ns)   --->   "%or_ln897_3 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i4.i4, i4 %tmp_690, i4 %or_ln897_13" [./dut.cpp:897]   --->   Operation 274 'bitconcatenate' 'or_ln897_3' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 275 [1/1] (0.00ns)   --->   "%zext_ln897_5 = zext i8 %or_ln897_3" [./dut.cpp:897]   --->   Operation 275 'zext' 'zext_ln897_5' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 276 [1/1] (0.00ns)   --->   "%local_A_ping_V_addr_22 = getelementptr i512 %local_A_ping_V, i64 0, i64 %zext_ln897_5" [./dut.cpp:897]   --->   Operation 276 'getelementptr' 'local_A_ping_V_addr_22' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 277 [1/2] (1.20ns)   --->   "%local_A_ping_V_load = load i9 %local_A_ping_V_addr_19" [./dut.cpp:897]   --->   Operation 277 'load' 'local_A_ping_V_load' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 512> <RAM>
ST_23 : Operation 278 [1/1] (0.00ns)   --->   "%data_split_V_0_115 = trunc i512 %local_A_ping_V_load"   --->   Operation 278 'trunc' 'data_split_V_0_115' <Predicate = (!select_ln887_1)> <Delay = 0.00>
ST_23 : Operation 279 [1/1] (0.00ns)   --->   "%data_split_V_1_156 = partselect i256 @_ssdm_op_PartSelect.i256.i512.i32.i32, i512 %local_A_ping_V_load, i32 256, i32 511"   --->   Operation 279 'partselect' 'data_split_V_1_156' <Predicate = (select_ln887_1)> <Delay = 0.00>
ST_23 : Operation 280 [1/1] (0.42ns)   --->   "%select_ln903 = select i1 %select_ln887_1, i256 %data_split_V_1_156, i256 %data_split_V_0_115" [./dut.cpp:903]   --->   Operation 280 'select' 'select_ln903' <Predicate = true> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_23 : Operation 281 [1/2] (1.20ns)   --->   "%local_A_ping_V_load_1 = load i9 %local_A_ping_V_addr_20" [./dut.cpp:897]   --->   Operation 281 'load' 'local_A_ping_V_load_1' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 512> <RAM>
ST_23 : Operation 282 [1/1] (0.00ns)   --->   "%data_split_V_0_116 = trunc i512 %local_A_ping_V_load_1"   --->   Operation 282 'trunc' 'data_split_V_0_116' <Predicate = (!select_ln887_1)> <Delay = 0.00>
ST_23 : Operation 283 [1/1] (0.00ns)   --->   "%data_split_V_1_157 = partselect i256 @_ssdm_op_PartSelect.i256.i512.i32.i32, i512 %local_A_ping_V_load_1, i32 256, i32 511"   --->   Operation 283 'partselect' 'data_split_V_1_157' <Predicate = (select_ln887_1)> <Delay = 0.00>
ST_23 : Operation 284 [1/1] (0.42ns)   --->   "%select_ln903_1 = select i1 %select_ln887_1, i256 %data_split_V_1_157, i256 %data_split_V_0_116" [./dut.cpp:903]   --->   Operation 284 'select' 'select_ln903_1' <Predicate = true> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_23 : Operation 285 [2/2] (1.20ns)   --->   "%local_A_ping_V_load_2 = load i9 %local_A_ping_V_addr_21" [./dut.cpp:897]   --->   Operation 285 'load' 'local_A_ping_V_load_2' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 512> <RAM>
ST_23 : Operation 286 [2/2] (1.20ns)   --->   "%local_A_ping_V_load_3 = load i9 %local_A_ping_V_addr_22" [./dut.cpp:897]   --->   Operation 286 'load' 'local_A_ping_V_load_3' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 512> <RAM>

State 24 <SV = 7> <Delay = 2.13>
ST_24 : Operation 287 [1/1] (0.70ns)   --->   "%add_ln897_2 = add i8 %zext_ln897_1, i8 160" [./dut.cpp:897]   --->   Operation 287 'add' 'add_ln897_2' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 288 [1/1] (0.00ns)   --->   "%or_ln897_4 = or i9 %tmp_730_cast, i9 128" [./dut.cpp:897]   --->   Operation 288 'or' 'or_ln897_4' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 289 [1/1] (0.00ns)   --->   "%zext_ln897_6 = zext i9 %or_ln897_4" [./dut.cpp:897]   --->   Operation 289 'zext' 'zext_ln897_6' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 290 [1/1] (0.00ns)   --->   "%local_A_ping_V_addr_23 = getelementptr i512 %local_A_ping_V, i64 0, i64 %zext_ln897_6" [./dut.cpp:897]   --->   Operation 290 'getelementptr' 'local_A_ping_V_addr_23' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 291 [1/1] (0.00ns)   --->   "%trunc_ln897_2 = trunc i8 %add_ln897_2" [./dut.cpp:897]   --->   Operation 291 'trunc' 'trunc_ln897_2' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 292 [1/1] (0.22ns)   --->   "%or_ln897_16 = or i4 %trunc_ln897_2, i4 %select_ln887" [./dut.cpp:897]   --->   Operation 292 'or' 'or_ln897_16' <Predicate = true> <Delay = 0.22> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 293 [1/1] (0.00ns)   --->   "%tmp_691 = partselect i4 @_ssdm_op_PartSelect.i4.i8.i32.i32, i8 %add_ln897_2, i32 4, i32 7" [./dut.cpp:897]   --->   Operation 293 'partselect' 'tmp_691' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 294 [1/1] (0.00ns)   --->   "%or_ln897_5 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i4.i4, i4 %tmp_691, i4 %or_ln897_16" [./dut.cpp:897]   --->   Operation 294 'bitconcatenate' 'or_ln897_5' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 295 [1/1] (0.00ns)   --->   "%zext_ln897_7 = zext i8 %or_ln897_5" [./dut.cpp:897]   --->   Operation 295 'zext' 'zext_ln897_7' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 296 [1/1] (0.00ns)   --->   "%local_A_ping_V_addr_24 = getelementptr i512 %local_A_ping_V, i64 0, i64 %zext_ln897_7" [./dut.cpp:897]   --->   Operation 296 'getelementptr' 'local_A_ping_V_addr_24' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 297 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %fifo_A_PE_3_0_x052, i256 %select_ln903" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 297 'write' 'write_ln174' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 2> <FIFO>
ST_24 : Operation 298 [1/2] (1.20ns)   --->   "%local_A_ping_V_load_2 = load i9 %local_A_ping_V_addr_21" [./dut.cpp:897]   --->   Operation 298 'load' 'local_A_ping_V_load_2' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 512> <RAM>
ST_24 : Operation 299 [1/1] (0.00ns)   --->   "%data_split_V_0_117 = trunc i512 %local_A_ping_V_load_2"   --->   Operation 299 'trunc' 'data_split_V_0_117' <Predicate = (!select_ln887_1)> <Delay = 0.00>
ST_24 : Operation 300 [1/1] (0.00ns)   --->   "%data_split_V_1_158 = partselect i256 @_ssdm_op_PartSelect.i256.i512.i32.i32, i512 %local_A_ping_V_load_2, i32 256, i32 511"   --->   Operation 300 'partselect' 'data_split_V_1_158' <Predicate = (select_ln887_1)> <Delay = 0.00>
ST_24 : Operation 301 [1/1] (0.42ns)   --->   "%select_ln903_2 = select i1 %select_ln887_1, i256 %data_split_V_1_158, i256 %data_split_V_0_117" [./dut.cpp:903]   --->   Operation 301 'select' 'select_ln903_2' <Predicate = true> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_24 : Operation 302 [1/2] (1.20ns)   --->   "%local_A_ping_V_load_3 = load i9 %local_A_ping_V_addr_22" [./dut.cpp:897]   --->   Operation 302 'load' 'local_A_ping_V_load_3' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 512> <RAM>
ST_24 : Operation 303 [1/1] (0.00ns)   --->   "%data_split_V_0_118 = trunc i512 %local_A_ping_V_load_3"   --->   Operation 303 'trunc' 'data_split_V_0_118' <Predicate = (!select_ln887_1)> <Delay = 0.00>
ST_24 : Operation 304 [1/1] (0.00ns)   --->   "%data_split_V_1_159 = partselect i256 @_ssdm_op_PartSelect.i256.i512.i32.i32, i512 %local_A_ping_V_load_3, i32 256, i32 511"   --->   Operation 304 'partselect' 'data_split_V_1_159' <Predicate = (select_ln887_1)> <Delay = 0.00>
ST_24 : Operation 305 [1/1] (0.42ns)   --->   "%select_ln903_3 = select i1 %select_ln887_1, i256 %data_split_V_1_159, i256 %data_split_V_0_118" [./dut.cpp:903]   --->   Operation 305 'select' 'select_ln903_3' <Predicate = true> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_24 : Operation 306 [2/2] (1.20ns)   --->   "%local_A_ping_V_load_4 = load i9 %local_A_ping_V_addr_23" [./dut.cpp:897]   --->   Operation 306 'load' 'local_A_ping_V_load_4' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 512> <RAM>
ST_24 : Operation 307 [2/2] (1.20ns)   --->   "%local_A_ping_V_load_5 = load i9 %local_A_ping_V_addr_24" [./dut.cpp:897]   --->   Operation 307 'load' 'local_A_ping_V_load_5' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 512> <RAM>

State 25 <SV = 8> <Delay = 2.14>
ST_25 : Operation 308 [1/1] (0.00ns)   --->   "%zext_ln897 = zext i6 %tmp_42" [./dut.cpp:897]   --->   Operation 308 'zext' 'zext_ln897' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 309 [1/1] (0.71ns)   --->   "%add_ln897_3 = add i9 %zext_ln897, i9 224" [./dut.cpp:897]   --->   Operation 309 'add' 'add_ln897_3' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 310 [1/1] (0.12ns)   --->   "%xor_ln897 = xor i6 %tmp_42, i6 32" [./dut.cpp:897]   --->   Operation 310 'xor' 'xor_ln897' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 311 [1/1] (0.00ns)   --->   "%or_ln897_6 = or i9 %tmp_730_cast, i9 192" [./dut.cpp:897]   --->   Operation 311 'or' 'or_ln897_6' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 312 [1/1] (0.00ns)   --->   "%zext_ln897_8 = zext i9 %or_ln897_6" [./dut.cpp:897]   --->   Operation 312 'zext' 'zext_ln897_8' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 313 [1/1] (0.00ns)   --->   "%local_A_ping_V_addr_25 = getelementptr i512 %local_A_ping_V, i64 0, i64 %zext_ln897_8" [./dut.cpp:897]   --->   Operation 313 'getelementptr' 'local_A_ping_V_addr_25' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 314 [1/1] (0.00ns)   --->   "%trunc_ln897_3 = trunc i9 %add_ln897_3" [./dut.cpp:897]   --->   Operation 314 'trunc' 'trunc_ln897_3' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 315 [1/1] (0.22ns)   --->   "%or_ln897_17 = or i4 %trunc_ln897_3, i4 %select_ln887" [./dut.cpp:897]   --->   Operation 315 'or' 'or_ln897_17' <Predicate = true> <Delay = 0.22> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 316 [1/1] (0.00ns)   --->   "%tmp_692 = partselect i5 @_ssdm_op_PartSelect.i5.i9.i32.i32, i9 %add_ln897_3, i32 4, i32 8" [./dut.cpp:897]   --->   Operation 316 'partselect' 'tmp_692' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 317 [1/1] (0.00ns)   --->   "%or_ln897_7 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i5.i4, i5 %tmp_692, i4 %or_ln897_17" [./dut.cpp:897]   --->   Operation 317 'bitconcatenate' 'or_ln897_7' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 318 [1/1] (0.00ns)   --->   "%zext_ln897_9 = zext i9 %or_ln897_7" [./dut.cpp:897]   --->   Operation 318 'zext' 'zext_ln897_9' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 319 [1/1] (0.00ns)   --->   "%local_A_ping_V_addr_26 = getelementptr i512 %local_A_ping_V, i64 0, i64 %zext_ln897_9" [./dut.cpp:897]   --->   Operation 319 'getelementptr' 'local_A_ping_V_addr_26' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 320 [1/1] (0.00ns)   --->   "%trunc_ln897_6 = trunc i6 %xor_ln897" [./dut.cpp:897]   --->   Operation 320 'trunc' 'trunc_ln897_6' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 321 [1/1] (0.22ns)   --->   "%or_ln897_20 = or i4 %trunc_ln897_6, i4 %select_ln887" [./dut.cpp:897]   --->   Operation 321 'or' 'or_ln897_20' <Predicate = true> <Delay = 0.22> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 322 [1/1] (0.00ns)   --->   "%tmp_695 = partselect i2 @_ssdm_op_PartSelect.i2.i6.i32.i32, i6 %xor_ln897, i32 4, i32 5" [./dut.cpp:897]   --->   Operation 322 'partselect' 'tmp_695' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 323 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %fifo_A_PE_3_0_x052, i256 %select_ln903_1" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 323 'write' 'write_ln174' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 2> <FIFO>
ST_25 : Operation 324 [1/2] (1.20ns)   --->   "%local_A_ping_V_load_4 = load i9 %local_A_ping_V_addr_23" [./dut.cpp:897]   --->   Operation 324 'load' 'local_A_ping_V_load_4' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 512> <RAM>
ST_25 : Operation 325 [1/1] (0.00ns)   --->   "%data_split_V_0_119 = trunc i512 %local_A_ping_V_load_4"   --->   Operation 325 'trunc' 'data_split_V_0_119' <Predicate = (!select_ln887_1)> <Delay = 0.00>
ST_25 : Operation 326 [1/1] (0.00ns)   --->   "%data_split_V_1_160 = partselect i256 @_ssdm_op_PartSelect.i256.i512.i32.i32, i512 %local_A_ping_V_load_4, i32 256, i32 511"   --->   Operation 326 'partselect' 'data_split_V_1_160' <Predicate = (select_ln887_1)> <Delay = 0.00>
ST_25 : Operation 327 [1/1] (0.42ns)   --->   "%select_ln903_4 = select i1 %select_ln887_1, i256 %data_split_V_1_160, i256 %data_split_V_0_119" [./dut.cpp:903]   --->   Operation 327 'select' 'select_ln903_4' <Predicate = true> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_25 : Operation 328 [1/2] (1.20ns)   --->   "%local_A_ping_V_load_5 = load i9 %local_A_ping_V_addr_24" [./dut.cpp:897]   --->   Operation 328 'load' 'local_A_ping_V_load_5' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 512> <RAM>
ST_25 : Operation 329 [1/1] (0.00ns)   --->   "%data_split_V_0_120 = trunc i512 %local_A_ping_V_load_5"   --->   Operation 329 'trunc' 'data_split_V_0_120' <Predicate = (!select_ln887_1)> <Delay = 0.00>
ST_25 : Operation 330 [1/1] (0.00ns)   --->   "%data_split_V_1_161 = partselect i256 @_ssdm_op_PartSelect.i256.i512.i32.i32, i512 %local_A_ping_V_load_5, i32 256, i32 511"   --->   Operation 330 'partselect' 'data_split_V_1_161' <Predicate = (select_ln887_1)> <Delay = 0.00>
ST_25 : Operation 331 [1/1] (0.42ns)   --->   "%select_ln903_5 = select i1 %select_ln887_1, i256 %data_split_V_1_161, i256 %data_split_V_0_120" [./dut.cpp:903]   --->   Operation 331 'select' 'select_ln903_5' <Predicate = true> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_25 : Operation 332 [2/2] (1.20ns)   --->   "%local_A_ping_V_load_6 = load i9 %local_A_ping_V_addr_25" [./dut.cpp:897]   --->   Operation 332 'load' 'local_A_ping_V_load_6' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 512> <RAM>
ST_25 : Operation 333 [2/2] (1.20ns)   --->   "%local_A_ping_V_load_7 = load i9 %local_A_ping_V_addr_26" [./dut.cpp:897]   --->   Operation 333 'load' 'local_A_ping_V_load_7' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 512> <RAM>

State 26 <SV = 9> <Delay = 2.14>
ST_26 : Operation 334 [1/1] (0.71ns)   --->   "%add_ln897_4 = add i9 %zext_ln897, i9 288" [./dut.cpp:897]   --->   Operation 334 'add' 'add_ln897_4' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 335 [1/1] (0.71ns)   --->   "%add_ln897_5 = add i9 %zext_ln897, i9 352" [./dut.cpp:897]   --->   Operation 335 'add' 'add_ln897_5' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 336 [1/1] (0.00ns)   --->   "%or_ln897_8 = or i9 %tmp_730_cast, i9 256" [./dut.cpp:897]   --->   Operation 336 'or' 'or_ln897_8' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 337 [1/1] (0.00ns)   --->   "%zext_ln897_10 = zext i9 %or_ln897_8" [./dut.cpp:897]   --->   Operation 337 'zext' 'zext_ln897_10' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 338 [1/1] (0.00ns)   --->   "%local_A_ping_V_addr_27 = getelementptr i512 %local_A_ping_V, i64 0, i64 %zext_ln897_10" [./dut.cpp:897]   --->   Operation 338 'getelementptr' 'local_A_ping_V_addr_27' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 339 [1/1] (0.00ns)   --->   "%trunc_ln897_4 = trunc i9 %add_ln897_4" [./dut.cpp:897]   --->   Operation 339 'trunc' 'trunc_ln897_4' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 340 [1/1] (0.22ns)   --->   "%or_ln897_18 = or i4 %trunc_ln897_4, i4 %select_ln887" [./dut.cpp:897]   --->   Operation 340 'or' 'or_ln897_18' <Predicate = true> <Delay = 0.22> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 341 [1/1] (0.00ns)   --->   "%tmp_693 = partselect i5 @_ssdm_op_PartSelect.i5.i9.i32.i32, i9 %add_ln897_4, i32 4, i32 8" [./dut.cpp:897]   --->   Operation 341 'partselect' 'tmp_693' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 342 [1/1] (0.00ns)   --->   "%or_ln897_9 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i5.i4, i5 %tmp_693, i4 %or_ln897_18" [./dut.cpp:897]   --->   Operation 342 'bitconcatenate' 'or_ln897_9' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 343 [1/1] (0.00ns)   --->   "%zext_ln897_11 = zext i9 %or_ln897_9" [./dut.cpp:897]   --->   Operation 343 'zext' 'zext_ln897_11' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 344 [1/1] (0.00ns)   --->   "%local_A_ping_V_addr_28 = getelementptr i512 %local_A_ping_V, i64 0, i64 %zext_ln897_11" [./dut.cpp:897]   --->   Operation 344 'getelementptr' 'local_A_ping_V_addr_28' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 345 [1/1] (0.00ns)   --->   "%trunc_ln897_5 = trunc i9 %add_ln897_5" [./dut.cpp:897]   --->   Operation 345 'trunc' 'trunc_ln897_5' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 346 [1/1] (0.22ns)   --->   "%or_ln897_19 = or i4 %trunc_ln897_5, i4 %select_ln887" [./dut.cpp:897]   --->   Operation 346 'or' 'or_ln897_19' <Predicate = true> <Delay = 0.22> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 347 [1/1] (0.00ns)   --->   "%tmp_694 = partselect i5 @_ssdm_op_PartSelect.i5.i9.i32.i32, i9 %add_ln897_5, i32 4, i32 8" [./dut.cpp:897]   --->   Operation 347 'partselect' 'tmp_694' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 348 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %fifo_A_PE_3_0_x052, i256 %select_ln903_2" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 348 'write' 'write_ln174' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 2> <FIFO>
ST_26 : Operation 349 [1/2] (1.20ns)   --->   "%local_A_ping_V_load_6 = load i9 %local_A_ping_V_addr_25" [./dut.cpp:897]   --->   Operation 349 'load' 'local_A_ping_V_load_6' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 512> <RAM>
ST_26 : Operation 350 [1/1] (0.00ns)   --->   "%data_split_V_0_121 = trunc i512 %local_A_ping_V_load_6"   --->   Operation 350 'trunc' 'data_split_V_0_121' <Predicate = (!select_ln887_1)> <Delay = 0.00>
ST_26 : Operation 351 [1/1] (0.00ns)   --->   "%data_split_V_1_162 = partselect i256 @_ssdm_op_PartSelect.i256.i512.i32.i32, i512 %local_A_ping_V_load_6, i32 256, i32 511"   --->   Operation 351 'partselect' 'data_split_V_1_162' <Predicate = (select_ln887_1)> <Delay = 0.00>
ST_26 : Operation 352 [1/1] (0.42ns)   --->   "%select_ln903_6 = select i1 %select_ln887_1, i256 %data_split_V_1_162, i256 %data_split_V_0_121" [./dut.cpp:903]   --->   Operation 352 'select' 'select_ln903_6' <Predicate = true> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 353 [1/2] (1.20ns)   --->   "%local_A_ping_V_load_7 = load i9 %local_A_ping_V_addr_26" [./dut.cpp:897]   --->   Operation 353 'load' 'local_A_ping_V_load_7' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 512> <RAM>
ST_26 : Operation 354 [1/1] (0.00ns)   --->   "%data_split_V_0_122 = trunc i512 %local_A_ping_V_load_7"   --->   Operation 354 'trunc' 'data_split_V_0_122' <Predicate = (!select_ln887_1)> <Delay = 0.00>
ST_26 : Operation 355 [1/1] (0.00ns)   --->   "%data_split_V_1_163 = partselect i256 @_ssdm_op_PartSelect.i256.i512.i32.i32, i512 %local_A_ping_V_load_7, i32 256, i32 511"   --->   Operation 355 'partselect' 'data_split_V_1_163' <Predicate = (select_ln887_1)> <Delay = 0.00>
ST_26 : Operation 356 [1/1] (0.42ns)   --->   "%select_ln903_7 = select i1 %select_ln887_1, i256 %data_split_V_1_163, i256 %data_split_V_0_122" [./dut.cpp:903]   --->   Operation 356 'select' 'select_ln903_7' <Predicate = true> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 357 [2/2] (1.20ns)   --->   "%local_A_ping_V_load_8 = load i9 %local_A_ping_V_addr_27" [./dut.cpp:897]   --->   Operation 357 'load' 'local_A_ping_V_load_8' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 512> <RAM>
ST_26 : Operation 358 [2/2] (1.20ns)   --->   "%local_A_ping_V_load_9 = load i9 %local_A_ping_V_addr_28" [./dut.cpp:897]   --->   Operation 358 'load' 'local_A_ping_V_load_9' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 512> <RAM>

State 27 <SV = 10> <Delay = 1.62>
ST_27 : Operation 359 [1/1] (0.00ns)   --->   "%or_ln897_10 = or i9 %tmp_730_cast, i9 320" [./dut.cpp:897]   --->   Operation 359 'or' 'or_ln897_10' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 360 [1/1] (0.00ns)   --->   "%zext_ln897_12 = zext i9 %or_ln897_10" [./dut.cpp:897]   --->   Operation 360 'zext' 'zext_ln897_12' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 361 [1/1] (0.00ns)   --->   "%local_A_ping_V_addr_29 = getelementptr i512 %local_A_ping_V, i64 0, i64 %zext_ln897_12" [./dut.cpp:897]   --->   Operation 361 'getelementptr' 'local_A_ping_V_addr_29' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 362 [1/1] (0.00ns)   --->   "%or_ln897_s = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i5.i4, i5 %tmp_694, i4 %or_ln897_19" [./dut.cpp:897]   --->   Operation 362 'bitconcatenate' 'or_ln897_s' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 363 [1/1] (0.00ns)   --->   "%zext_ln897_13 = zext i9 %or_ln897_s" [./dut.cpp:897]   --->   Operation 363 'zext' 'zext_ln897_13' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 364 [1/1] (0.00ns)   --->   "%local_A_ping_V_addr_30 = getelementptr i512 %local_A_ping_V, i64 0, i64 %zext_ln897_13" [./dut.cpp:897]   --->   Operation 364 'getelementptr' 'local_A_ping_V_addr_30' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 365 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %fifo_A_PE_3_0_x052, i256 %select_ln903_3" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 365 'write' 'write_ln174' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 2> <FIFO>
ST_27 : Operation 366 [1/2] (1.20ns)   --->   "%local_A_ping_V_load_8 = load i9 %local_A_ping_V_addr_27" [./dut.cpp:897]   --->   Operation 366 'load' 'local_A_ping_V_load_8' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 512> <RAM>
ST_27 : Operation 367 [1/1] (0.00ns)   --->   "%data_split_V_0_123 = trunc i512 %local_A_ping_V_load_8"   --->   Operation 367 'trunc' 'data_split_V_0_123' <Predicate = (!select_ln887_1)> <Delay = 0.00>
ST_27 : Operation 368 [1/1] (0.00ns)   --->   "%data_split_V_1_164 = partselect i256 @_ssdm_op_PartSelect.i256.i512.i32.i32, i512 %local_A_ping_V_load_8, i32 256, i32 511"   --->   Operation 368 'partselect' 'data_split_V_1_164' <Predicate = (select_ln887_1)> <Delay = 0.00>
ST_27 : Operation 369 [1/1] (0.42ns)   --->   "%select_ln903_8 = select i1 %select_ln887_1, i256 %data_split_V_1_164, i256 %data_split_V_0_123" [./dut.cpp:903]   --->   Operation 369 'select' 'select_ln903_8' <Predicate = true> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_27 : Operation 370 [1/2] (1.20ns)   --->   "%local_A_ping_V_load_9 = load i9 %local_A_ping_V_addr_28" [./dut.cpp:897]   --->   Operation 370 'load' 'local_A_ping_V_load_9' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 512> <RAM>
ST_27 : Operation 371 [1/1] (0.00ns)   --->   "%data_split_V_0_124 = trunc i512 %local_A_ping_V_load_9"   --->   Operation 371 'trunc' 'data_split_V_0_124' <Predicate = (!select_ln887_1)> <Delay = 0.00>
ST_27 : Operation 372 [1/1] (0.00ns)   --->   "%data_split_V_1_165 = partselect i256 @_ssdm_op_PartSelect.i256.i512.i32.i32, i512 %local_A_ping_V_load_9, i32 256, i32 511"   --->   Operation 372 'partselect' 'data_split_V_1_165' <Predicate = (select_ln887_1)> <Delay = 0.00>
ST_27 : Operation 373 [1/1] (0.42ns)   --->   "%select_ln903_9 = select i1 %select_ln887_1, i256 %data_split_V_1_165, i256 %data_split_V_0_124" [./dut.cpp:903]   --->   Operation 373 'select' 'select_ln903_9' <Predicate = true> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_27 : Operation 374 [2/2] (1.20ns)   --->   "%local_A_ping_V_load_10 = load i9 %local_A_ping_V_addr_29" [./dut.cpp:897]   --->   Operation 374 'load' 'local_A_ping_V_load_10' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 512> <RAM>
ST_27 : Operation 375 [2/2] (1.20ns)   --->   "%local_A_ping_V_load_11 = load i9 %local_A_ping_V_addr_30" [./dut.cpp:897]   --->   Operation 375 'load' 'local_A_ping_V_load_11' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 512> <RAM>

State 28 <SV = 11> <Delay = 1.62>
ST_28 : Operation 376 [1/1] (0.00ns)   --->   "%or_ln897_12 = or i9 %tmp_730_cast, i9 384" [./dut.cpp:897]   --->   Operation 376 'or' 'or_ln897_12' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 377 [1/1] (0.00ns)   --->   "%zext_ln897_14 = zext i9 %or_ln897_12" [./dut.cpp:897]   --->   Operation 377 'zext' 'zext_ln897_14' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 378 [1/1] (0.00ns)   --->   "%local_A_ping_V_addr_31 = getelementptr i512 %local_A_ping_V, i64 0, i64 %zext_ln897_14" [./dut.cpp:897]   --->   Operation 378 'getelementptr' 'local_A_ping_V_addr_31' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 379 [1/1] (0.00ns)   --->   "%sext_ln897 = sext i8 %or_ln897_5" [./dut.cpp:897]   --->   Operation 379 'sext' 'sext_ln897' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 380 [1/1] (0.00ns)   --->   "%zext_ln897_15 = zext i9 %sext_ln897" [./dut.cpp:897]   --->   Operation 380 'zext' 'zext_ln897_15' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 381 [1/1] (0.00ns)   --->   "%local_A_ping_V_addr_32 = getelementptr i512 %local_A_ping_V, i64 0, i64 %zext_ln897_15" [./dut.cpp:897]   --->   Operation 381 'getelementptr' 'local_A_ping_V_addr_32' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 382 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %fifo_A_PE_3_0_x052, i256 %select_ln903_4" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 382 'write' 'write_ln174' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 2> <FIFO>
ST_28 : Operation 383 [1/2] (1.20ns)   --->   "%local_A_ping_V_load_10 = load i9 %local_A_ping_V_addr_29" [./dut.cpp:897]   --->   Operation 383 'load' 'local_A_ping_V_load_10' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 512> <RAM>
ST_28 : Operation 384 [1/1] (0.00ns)   --->   "%data_split_V_0_125 = trunc i512 %local_A_ping_V_load_10"   --->   Operation 384 'trunc' 'data_split_V_0_125' <Predicate = (!select_ln887_1)> <Delay = 0.00>
ST_28 : Operation 385 [1/1] (0.00ns)   --->   "%data_split_V_1_166 = partselect i256 @_ssdm_op_PartSelect.i256.i512.i32.i32, i512 %local_A_ping_V_load_10, i32 256, i32 511"   --->   Operation 385 'partselect' 'data_split_V_1_166' <Predicate = (select_ln887_1)> <Delay = 0.00>
ST_28 : Operation 386 [1/1] (0.42ns)   --->   "%select_ln903_10 = select i1 %select_ln887_1, i256 %data_split_V_1_166, i256 %data_split_V_0_125" [./dut.cpp:903]   --->   Operation 386 'select' 'select_ln903_10' <Predicate = true> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 387 [1/2] (1.20ns)   --->   "%local_A_ping_V_load_11 = load i9 %local_A_ping_V_addr_30" [./dut.cpp:897]   --->   Operation 387 'load' 'local_A_ping_V_load_11' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 512> <RAM>
ST_28 : Operation 388 [1/1] (0.00ns)   --->   "%data_split_V_0_126 = trunc i512 %local_A_ping_V_load_11"   --->   Operation 388 'trunc' 'data_split_V_0_126' <Predicate = (!select_ln887_1)> <Delay = 0.00>
ST_28 : Operation 389 [1/1] (0.00ns)   --->   "%data_split_V_1_167 = partselect i256 @_ssdm_op_PartSelect.i256.i512.i32.i32, i512 %local_A_ping_V_load_11, i32 256, i32 511"   --->   Operation 389 'partselect' 'data_split_V_1_167' <Predicate = (select_ln887_1)> <Delay = 0.00>
ST_28 : Operation 390 [1/1] (0.42ns)   --->   "%select_ln903_11 = select i1 %select_ln887_1, i256 %data_split_V_1_167, i256 %data_split_V_0_126" [./dut.cpp:903]   --->   Operation 390 'select' 'select_ln903_11' <Predicate = true> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 391 [2/2] (1.20ns)   --->   "%local_A_ping_V_load_12 = load i9 %local_A_ping_V_addr_31" [./dut.cpp:897]   --->   Operation 391 'load' 'local_A_ping_V_load_12' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 512> <RAM>
ST_28 : Operation 392 [2/2] (1.20ns)   --->   "%local_A_ping_V_load_13 = load i9 %local_A_ping_V_addr_32" [./dut.cpp:897]   --->   Operation 392 'load' 'local_A_ping_V_load_13' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 512> <RAM>

State 29 <SV = 12> <Delay = 1.62>
ST_29 : Operation 393 [1/1] (0.00ns)   --->   "%or_ln897_14 = or i9 %tmp_730_cast, i9 448" [./dut.cpp:897]   --->   Operation 393 'or' 'or_ln897_14' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 394 [1/1] (0.00ns)   --->   "%zext_ln897_16 = zext i9 %or_ln897_14" [./dut.cpp:897]   --->   Operation 394 'zext' 'zext_ln897_16' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 395 [1/1] (0.00ns)   --->   "%local_A_ping_V_addr_33 = getelementptr i512 %local_A_ping_V, i64 0, i64 %zext_ln897_16" [./dut.cpp:897]   --->   Operation 395 'getelementptr' 'local_A_ping_V_addr_33' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 396 [1/1] (0.00ns)   --->   "%or_ln897_11 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i2.i4, i2 %tmp_695, i4 %or_ln897_20" [./dut.cpp:897]   --->   Operation 396 'bitconcatenate' 'or_ln897_11' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 397 [1/1] (0.00ns)   --->   "%sext_ln897_1 = sext i6 %or_ln897_11" [./dut.cpp:897]   --->   Operation 397 'sext' 'sext_ln897_1' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 398 [1/1] (0.00ns)   --->   "%zext_ln897_17 = zext i9 %sext_ln897_1" [./dut.cpp:897]   --->   Operation 398 'zext' 'zext_ln897_17' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 399 [1/1] (0.00ns)   --->   "%local_A_ping_V_addr_34 = getelementptr i512 %local_A_ping_V, i64 0, i64 %zext_ln897_17" [./dut.cpp:897]   --->   Operation 399 'getelementptr' 'local_A_ping_V_addr_34' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 400 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %fifo_A_PE_3_0_x052, i256 %select_ln903_5" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 400 'write' 'write_ln174' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 2> <FIFO>
ST_29 : Operation 401 [1/2] (1.20ns)   --->   "%local_A_ping_V_load_12 = load i9 %local_A_ping_V_addr_31" [./dut.cpp:897]   --->   Operation 401 'load' 'local_A_ping_V_load_12' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 512> <RAM>
ST_29 : Operation 402 [1/1] (0.00ns)   --->   "%data_split_V_0_127 = trunc i512 %local_A_ping_V_load_12"   --->   Operation 402 'trunc' 'data_split_V_0_127' <Predicate = (!select_ln887_1)> <Delay = 0.00>
ST_29 : Operation 403 [1/1] (0.00ns)   --->   "%data_split_V_1_168 = partselect i256 @_ssdm_op_PartSelect.i256.i512.i32.i32, i512 %local_A_ping_V_load_12, i32 256, i32 511"   --->   Operation 403 'partselect' 'data_split_V_1_168' <Predicate = (select_ln887_1)> <Delay = 0.00>
ST_29 : Operation 404 [1/1] (0.42ns)   --->   "%select_ln903_12 = select i1 %select_ln887_1, i256 %data_split_V_1_168, i256 %data_split_V_0_127" [./dut.cpp:903]   --->   Operation 404 'select' 'select_ln903_12' <Predicate = true> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 405 [1/2] (1.20ns)   --->   "%local_A_ping_V_load_13 = load i9 %local_A_ping_V_addr_32" [./dut.cpp:897]   --->   Operation 405 'load' 'local_A_ping_V_load_13' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 512> <RAM>
ST_29 : Operation 406 [1/1] (0.00ns)   --->   "%data_split_V_0_128 = trunc i512 %local_A_ping_V_load_13"   --->   Operation 406 'trunc' 'data_split_V_0_128' <Predicate = (!select_ln887_1)> <Delay = 0.00>
ST_29 : Operation 407 [1/1] (0.00ns)   --->   "%data_split_V_1_169 = partselect i256 @_ssdm_op_PartSelect.i256.i512.i32.i32, i512 %local_A_ping_V_load_13, i32 256, i32 511"   --->   Operation 407 'partselect' 'data_split_V_1_169' <Predicate = (select_ln887_1)> <Delay = 0.00>
ST_29 : Operation 408 [1/1] (0.42ns)   --->   "%select_ln903_13 = select i1 %select_ln887_1, i256 %data_split_V_1_169, i256 %data_split_V_0_128" [./dut.cpp:903]   --->   Operation 408 'select' 'select_ln903_13' <Predicate = true> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 409 [2/2] (1.20ns)   --->   "%local_A_ping_V_load_14 = load i9 %local_A_ping_V_addr_33" [./dut.cpp:897]   --->   Operation 409 'load' 'local_A_ping_V_load_14' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 512> <RAM>
ST_29 : Operation 410 [2/2] (1.20ns)   --->   "%local_A_ping_V_load_15 = load i9 %local_A_ping_V_addr_34" [./dut.cpp:897]   --->   Operation 410 'load' 'local_A_ping_V_load_15' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 512> <RAM>

State 30 <SV = 13> <Delay = 1.62>
ST_30 : Operation 411 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %fifo_A_PE_3_0_x052, i256 %select_ln903_6" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 411 'write' 'write_ln174' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 2> <FIFO>
ST_30 : Operation 412 [1/2] (1.20ns)   --->   "%local_A_ping_V_load_14 = load i9 %local_A_ping_V_addr_33" [./dut.cpp:897]   --->   Operation 412 'load' 'local_A_ping_V_load_14' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 512> <RAM>
ST_30 : Operation 413 [1/1] (0.00ns)   --->   "%data_split_V_0_129 = trunc i512 %local_A_ping_V_load_14"   --->   Operation 413 'trunc' 'data_split_V_0_129' <Predicate = (!select_ln887_1)> <Delay = 0.00>
ST_30 : Operation 414 [1/1] (0.00ns)   --->   "%data_split_V_1_170 = partselect i256 @_ssdm_op_PartSelect.i256.i512.i32.i32, i512 %local_A_ping_V_load_14, i32 256, i32 511"   --->   Operation 414 'partselect' 'data_split_V_1_170' <Predicate = (select_ln887_1)> <Delay = 0.00>
ST_30 : Operation 415 [1/1] (0.42ns)   --->   "%select_ln903_14 = select i1 %select_ln887_1, i256 %data_split_V_1_170, i256 %data_split_V_0_129" [./dut.cpp:903]   --->   Operation 415 'select' 'select_ln903_14' <Predicate = true> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_30 : Operation 416 [1/2] (1.20ns)   --->   "%local_A_ping_V_load_15 = load i9 %local_A_ping_V_addr_34" [./dut.cpp:897]   --->   Operation 416 'load' 'local_A_ping_V_load_15' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 512> <RAM>
ST_30 : Operation 417 [1/1] (0.00ns)   --->   "%data_split_V_0_130 = trunc i512 %local_A_ping_V_load_15"   --->   Operation 417 'trunc' 'data_split_V_0_130' <Predicate = (!select_ln887_1)> <Delay = 0.00>
ST_30 : Operation 418 [1/1] (0.00ns)   --->   "%data_split_V_1_171 = partselect i256 @_ssdm_op_PartSelect.i256.i512.i32.i32, i512 %local_A_ping_V_load_15, i32 256, i32 511"   --->   Operation 418 'partselect' 'data_split_V_1_171' <Predicate = (select_ln887_1)> <Delay = 0.00>
ST_30 : Operation 419 [1/1] (0.42ns)   --->   "%select_ln903_15 = select i1 %select_ln887_1, i256 %data_split_V_1_171, i256 %data_split_V_0_130" [./dut.cpp:903]   --->   Operation 419 'select' 'select_ln903_15' <Predicate = true> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 31 <SV = 14> <Delay = 1.21>
ST_31 : Operation 420 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %fifo_A_PE_3_0_x052, i256 %select_ln903_7" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 420 'write' 'write_ln174' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 2> <FIFO>

State 32 <SV = 15> <Delay = 1.21>
ST_32 : Operation 421 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %fifo_A_PE_3_0_x052, i256 %select_ln903_8" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 421 'write' 'write_ln174' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 2> <FIFO>

State 33 <SV = 16> <Delay = 1.21>
ST_33 : Operation 422 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %fifo_A_PE_3_0_x052, i256 %select_ln903_9" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 422 'write' 'write_ln174' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 2> <FIFO>

State 34 <SV = 17> <Delay = 1.21>
ST_34 : Operation 423 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %fifo_A_PE_3_0_x052, i256 %select_ln903_10" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 423 'write' 'write_ln174' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 2> <FIFO>

State 35 <SV = 18> <Delay = 1.21>
ST_35 : Operation 424 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %fifo_A_PE_3_0_x052, i256 %select_ln903_11" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 424 'write' 'write_ln174' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 2> <FIFO>

State 36 <SV = 19> <Delay = 1.21>
ST_36 : Operation 425 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %fifo_A_PE_3_0_x052, i256 %select_ln903_12" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 425 'write' 'write_ln174' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 2> <FIFO>

State 37 <SV = 20> <Delay = 1.21>
ST_37 : Operation 426 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %fifo_A_PE_3_0_x052, i256 %select_ln903_13" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 426 'write' 'write_ln174' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 2> <FIFO>

State 38 <SV = 21> <Delay = 1.21>
ST_38 : Operation 427 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %fifo_A_PE_3_0_x052, i256 %select_ln903_14" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 427 'write' 'write_ln174' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 2> <FIFO>

State 39 <SV = 22> <Delay = 1.21>
ST_39 : Operation 428 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @A_IO_L2_in_boundary_x0_loop_8_A_IO_L2_in_boundary_x0_loop_9_A_IO_L2_in_boundary_x0_loop_10_str"   --->   Operation 428 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 429 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 512, i64 512, i64 512"   --->   Operation 429 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 430 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @A_IO_L2_in_boundary_x0_loop_9_A_IO_L2_in_boundary_x0_loop_10_str"   --->   Operation 430 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 431 [1/1] (0.00ns)   --->   "%specpipeline_ln889 = specpipeline void @_ssdm_op_SpecPipeline, i32 19, i32 0, i32 0, i32 0, void @empty_49" [./dut.cpp:889]   --->   Operation 431 'specpipeline' 'specpipeline_ln889' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 432 [1/1] (0.00ns)   --->   "%specloopname_ln889 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1192" [./dut.cpp:889]   --->   Operation 432 'specloopname' 'specloopname_ln889' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 433 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %fifo_A_PE_3_0_x052, i256 %select_ln903_15" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 433 'write' 'write_ln174' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 2> <FIFO>
ST_39 : Operation 434 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader6.preheader"   --->   Operation 434 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 40 <SV = 5> <Delay = 1.03>
ST_40 : Operation 435 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.loopexit1110"   --->   Operation 435 'br' 'br_ln0' <Predicate = (!and_ln854 & or_ln854)> <Delay = 0.00>
ST_40 : Operation 436 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.loopexit1110"   --->   Operation 436 'br' 'br_ln0' <Predicate = (and_ln854 & or_ln854)> <Delay = 0.00>
ST_40 : Operation 437 [1/1] (0.12ns)   --->   "%arb = xor i1 %and_ln854, i1 1" [./dut.cpp:963]   --->   Operation 437 'xor' 'arb' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 438 [1/1] (0.70ns)   --->   "%add_ln691_1735 = add i8 %c2_V, i8 1"   --->   Operation 438 'add' 'add_ln691_1735' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 439 [1/1] (0.00ns) (grouped into LUT with out node c2_V_128)   --->   "%or_ln691_2 = or i1 %and_ln853_1, i1 %icmp_ln890582"   --->   Operation 439 'or' 'or_ln691_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 440 [1/1] (0.30ns) (out node of the LUT)   --->   "%c2_V_128 = select i1 %or_ln691_2, i8 1, i8 %add_ln691_1735"   --->   Operation 440 'select' 'c2_V_128' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_40 : Operation 441 [1/1] (0.73ns)   --->   "%add_ln890_415 = add i11 %indvar_flatten103, i11 1"   --->   Operation 441 'add' 'add_ln890_415' <Predicate = (!icmp_ln890582)> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 442 [1/1] (0.30ns)   --->   "%select_ln890_640 = select i1 %icmp_ln890582, i11 1, i11 %add_ln890_415"   --->   Operation 442 'select' 'select_ln890_640' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_40 : Operation 443 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 443 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 41 <SV = 2> <Delay = 0.98>
ST_41 : Operation 444 [1/1] (0.00ns)   --->   "%indvar_flatten51 = phi i6 %add_ln890_409, void %.preheader5, i6 0, void %.preheader5.preheader.preheader"   --->   Operation 444 'phi' 'indvar_flatten51' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 445 [1/1] (0.00ns)   --->   "%c4_V = phi i5 %select_ln890_627, void %.preheader5, i5 0, void %.preheader5.preheader.preheader"   --->   Operation 445 'phi' 'c4_V' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 446 [1/1] (0.00ns)   --->   "%c5_V_143 = phi i2 %add_ln691_1726, void %.preheader5, i2 0, void %.preheader5.preheader.preheader"   --->   Operation 446 'phi' 'c5_V_143' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 447 [1/1] (0.70ns)   --->   "%add_ln890_409 = add i6 %indvar_flatten51, i6 1"   --->   Operation 447 'add' 'add_ln890_409' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 448 [1/1] (0.61ns)   --->   "%icmp_ln890_1796 = icmp_eq  i6 %indvar_flatten51, i6 32"   --->   Operation 448 'icmp' 'icmp_ln890_1796' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 449 [1/1] (0.00ns)   --->   "%br_ln890 = br i1 %icmp_ln890_1796, void %.preheader5, void %.loopexit1109"   --->   Operation 449 'br' 'br_ln890' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 450 [1/1] (0.70ns)   --->   "%add_ln691_1725 = add i5 %c4_V, i5 1"   --->   Operation 450 'add' 'add_ln691_1725' <Predicate = (!icmp_ln890_1796)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 451 [1/1] (0.34ns)   --->   "%icmp_ln890_1798 = icmp_eq  i2 %c5_V_143, i2 2"   --->   Operation 451 'icmp' 'icmp_ln890_1798' <Predicate = (!icmp_ln890_1796)> <Delay = 0.34> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 452 [1/1] (0.27ns)   --->   "%select_ln890_626 = select i1 %icmp_ln890_1798, i2 0, i2 %c5_V_143"   --->   Operation 452 'select' 'select_ln890_626' <Predicate = (!icmp_ln890_1796)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_41 : Operation 453 [1/1] (0.27ns)   --->   "%select_ln890_627 = select i1 %icmp_ln890_1798, i5 %add_ln691_1725, i5 %c4_V"   --->   Operation 453 'select' 'select_ln890_627' <Predicate = (!icmp_ln890_1796)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 42 <SV = 3> <Delay = 2.41>
ST_42 : Operation 454 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i5.i1, i5 %select_ln890_627, i1 0" [./dut.cpp:926]   --->   Operation 454 'bitconcatenate' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 455 [1/1] (0.00ns)   --->   "%zext_ln890 = zext i6 %tmp_s"   --->   Operation 455 'zext' 'zext_ln890' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 456 [1/1] (0.00ns)   --->   "%zext_ln926 = zext i2 %select_ln890_626" [./dut.cpp:926]   --->   Operation 456 'zext' 'zext_ln926' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 457 [1/1] (0.70ns)   --->   "%add_ln926 = add i7 %zext_ln890, i7 %zext_ln926" [./dut.cpp:926]   --->   Operation 457 'add' 'add_ln926' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 458 [1/1] (0.00ns)   --->   "%trunc_ln926 = trunc i7 %add_ln926" [./dut.cpp:926]   --->   Operation 458 'trunc' 'trunc_ln926' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 459 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i7.i4, i7 %add_ln926, i4 0" [./dut.cpp:926]   --->   Operation 459 'bitconcatenate' 'tmp' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 460 [1/1] (0.00ns)   --->   "%zext_ln926_1 = zext i11 %tmp" [./dut.cpp:926]   --->   Operation 460 'zext' 'zext_ln926_1' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 461 [1/1] (0.00ns)   --->   "%local_A_ping_V_addr_3 = getelementptr i512 %local_A_ping_V, i64 0, i64 %zext_ln926_1" [./dut.cpp:926]   --->   Operation 461 'getelementptr' 'local_A_ping_V_addr_3' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 462 [1/1] (1.21ns)   --->   "%fifo_A_A_IO_L2_in_3_x08_read = read i512 @_ssdm_op_Read.ap_fifo.volatile.i512P0A, i512 %fifo_A_A_IO_L2_in_3_x08" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 462 'read' 'fifo_A_A_IO_L2_in_3_x08_read' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>
ST_42 : Operation 463 [1/1] (1.20ns)   --->   "%store_ln926 = store i512 %fifo_A_A_IO_L2_in_3_x08_read, i9 %local_A_ping_V_addr_3" [./dut.cpp:926]   --->   Operation 463 'store' 'store_ln926' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 512> <RAM>

State 43 <SV = 4> <Delay = 2.41>
ST_43 : Operation 464 [1/1] (0.00ns)   --->   "%tmp_719_cast = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i5.i4, i5 %trunc_ln926, i4 0" [./dut.cpp:926]   --->   Operation 464 'bitconcatenate' 'tmp_719_cast' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 465 [1/1] (0.00ns)   --->   "%or_ln926 = or i9 %tmp_719_cast, i9 1" [./dut.cpp:926]   --->   Operation 465 'or' 'or_ln926' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 466 [1/1] (0.00ns)   --->   "%zext_ln926_2 = zext i9 %or_ln926" [./dut.cpp:926]   --->   Operation 466 'zext' 'zext_ln926_2' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 467 [1/1] (0.00ns)   --->   "%local_A_ping_V_addr_4 = getelementptr i512 %local_A_ping_V, i64 0, i64 %zext_ln926_2" [./dut.cpp:926]   --->   Operation 467 'getelementptr' 'local_A_ping_V_addr_4' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 468 [1/1] (1.21ns)   --->   "%fifo_A_A_IO_L2_in_3_x08_read_1 = read i512 @_ssdm_op_Read.ap_fifo.volatile.i512P0A, i512 %fifo_A_A_IO_L2_in_3_x08" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 468 'read' 'fifo_A_A_IO_L2_in_3_x08_read_1' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>
ST_43 : Operation 469 [1/1] (1.20ns)   --->   "%store_ln926 = store i512 %fifo_A_A_IO_L2_in_3_x08_read_1, i9 %local_A_ping_V_addr_4" [./dut.cpp:926]   --->   Operation 469 'store' 'store_ln926' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 512> <RAM>

State 44 <SV = 5> <Delay = 2.41>
ST_44 : Operation 470 [1/1] (0.00ns)   --->   "%or_ln926_1 = or i9 %tmp_719_cast, i9 2" [./dut.cpp:926]   --->   Operation 470 'or' 'or_ln926_1' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 471 [1/1] (0.00ns)   --->   "%zext_ln926_3 = zext i9 %or_ln926_1" [./dut.cpp:926]   --->   Operation 471 'zext' 'zext_ln926_3' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 472 [1/1] (0.00ns)   --->   "%local_A_ping_V_addr_5 = getelementptr i512 %local_A_ping_V, i64 0, i64 %zext_ln926_3" [./dut.cpp:926]   --->   Operation 472 'getelementptr' 'local_A_ping_V_addr_5' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 473 [1/1] (1.21ns)   --->   "%fifo_A_A_IO_L2_in_3_x08_read_2 = read i512 @_ssdm_op_Read.ap_fifo.volatile.i512P0A, i512 %fifo_A_A_IO_L2_in_3_x08" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 473 'read' 'fifo_A_A_IO_L2_in_3_x08_read_2' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>
ST_44 : Operation 474 [1/1] (1.20ns)   --->   "%store_ln926 = store i512 %fifo_A_A_IO_L2_in_3_x08_read_2, i9 %local_A_ping_V_addr_5" [./dut.cpp:926]   --->   Operation 474 'store' 'store_ln926' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 512> <RAM>

State 45 <SV = 6> <Delay = 2.41>
ST_45 : Operation 475 [1/1] (0.00ns)   --->   "%or_ln926_2 = or i9 %tmp_719_cast, i9 3" [./dut.cpp:926]   --->   Operation 475 'or' 'or_ln926_2' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 476 [1/1] (0.00ns)   --->   "%zext_ln926_4 = zext i9 %or_ln926_2" [./dut.cpp:926]   --->   Operation 476 'zext' 'zext_ln926_4' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 477 [1/1] (0.00ns)   --->   "%local_A_ping_V_addr_6 = getelementptr i512 %local_A_ping_V, i64 0, i64 %zext_ln926_4" [./dut.cpp:926]   --->   Operation 477 'getelementptr' 'local_A_ping_V_addr_6' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 478 [1/1] (1.21ns)   --->   "%fifo_A_A_IO_L2_in_3_x08_read_3 = read i512 @_ssdm_op_Read.ap_fifo.volatile.i512P0A, i512 %fifo_A_A_IO_L2_in_3_x08" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 478 'read' 'fifo_A_A_IO_L2_in_3_x08_read_3' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>
ST_45 : Operation 479 [1/1] (1.20ns)   --->   "%store_ln926 = store i512 %fifo_A_A_IO_L2_in_3_x08_read_3, i9 %local_A_ping_V_addr_6" [./dut.cpp:926]   --->   Operation 479 'store' 'store_ln926' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 512> <RAM>

State 46 <SV = 7> <Delay = 2.41>
ST_46 : Operation 480 [1/1] (0.00ns)   --->   "%or_ln926_3 = or i9 %tmp_719_cast, i9 4" [./dut.cpp:926]   --->   Operation 480 'or' 'or_ln926_3' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 481 [1/1] (0.00ns)   --->   "%zext_ln926_5 = zext i9 %or_ln926_3" [./dut.cpp:926]   --->   Operation 481 'zext' 'zext_ln926_5' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 482 [1/1] (0.00ns)   --->   "%local_A_ping_V_addr_7 = getelementptr i512 %local_A_ping_V, i64 0, i64 %zext_ln926_5" [./dut.cpp:926]   --->   Operation 482 'getelementptr' 'local_A_ping_V_addr_7' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 483 [1/1] (1.21ns)   --->   "%fifo_A_A_IO_L2_in_3_x08_read_4 = read i512 @_ssdm_op_Read.ap_fifo.volatile.i512P0A, i512 %fifo_A_A_IO_L2_in_3_x08" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 483 'read' 'fifo_A_A_IO_L2_in_3_x08_read_4' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>
ST_46 : Operation 484 [1/1] (1.20ns)   --->   "%store_ln926 = store i512 %fifo_A_A_IO_L2_in_3_x08_read_4, i9 %local_A_ping_V_addr_7" [./dut.cpp:926]   --->   Operation 484 'store' 'store_ln926' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 512> <RAM>

State 47 <SV = 8> <Delay = 2.41>
ST_47 : Operation 485 [1/1] (0.00ns)   --->   "%or_ln926_4 = or i9 %tmp_719_cast, i9 5" [./dut.cpp:926]   --->   Operation 485 'or' 'or_ln926_4' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 486 [1/1] (0.00ns)   --->   "%zext_ln926_6 = zext i9 %or_ln926_4" [./dut.cpp:926]   --->   Operation 486 'zext' 'zext_ln926_6' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 487 [1/1] (0.00ns)   --->   "%local_A_ping_V_addr_8 = getelementptr i512 %local_A_ping_V, i64 0, i64 %zext_ln926_6" [./dut.cpp:926]   --->   Operation 487 'getelementptr' 'local_A_ping_V_addr_8' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 488 [1/1] (1.21ns)   --->   "%fifo_A_A_IO_L2_in_3_x08_read_5 = read i512 @_ssdm_op_Read.ap_fifo.volatile.i512P0A, i512 %fifo_A_A_IO_L2_in_3_x08" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 488 'read' 'fifo_A_A_IO_L2_in_3_x08_read_5' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>
ST_47 : Operation 489 [1/1] (1.20ns)   --->   "%store_ln926 = store i512 %fifo_A_A_IO_L2_in_3_x08_read_5, i9 %local_A_ping_V_addr_8" [./dut.cpp:926]   --->   Operation 489 'store' 'store_ln926' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 512> <RAM>

State 48 <SV = 9> <Delay = 2.41>
ST_48 : Operation 490 [1/1] (0.00ns)   --->   "%or_ln926_5 = or i9 %tmp_719_cast, i9 6" [./dut.cpp:926]   --->   Operation 490 'or' 'or_ln926_5' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 491 [1/1] (0.00ns)   --->   "%zext_ln926_7 = zext i9 %or_ln926_5" [./dut.cpp:926]   --->   Operation 491 'zext' 'zext_ln926_7' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 492 [1/1] (0.00ns)   --->   "%local_A_ping_V_addr_9 = getelementptr i512 %local_A_ping_V, i64 0, i64 %zext_ln926_7" [./dut.cpp:926]   --->   Operation 492 'getelementptr' 'local_A_ping_V_addr_9' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 493 [1/1] (1.21ns)   --->   "%fifo_A_A_IO_L2_in_3_x08_read_6 = read i512 @_ssdm_op_Read.ap_fifo.volatile.i512P0A, i512 %fifo_A_A_IO_L2_in_3_x08" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 493 'read' 'fifo_A_A_IO_L2_in_3_x08_read_6' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>
ST_48 : Operation 494 [1/1] (1.20ns)   --->   "%store_ln926 = store i512 %fifo_A_A_IO_L2_in_3_x08_read_6, i9 %local_A_ping_V_addr_9" [./dut.cpp:926]   --->   Operation 494 'store' 'store_ln926' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 512> <RAM>

State 49 <SV = 10> <Delay = 2.41>
ST_49 : Operation 495 [1/1] (0.00ns)   --->   "%or_ln926_6 = or i9 %tmp_719_cast, i9 7" [./dut.cpp:926]   --->   Operation 495 'or' 'or_ln926_6' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 496 [1/1] (0.00ns)   --->   "%zext_ln926_8 = zext i9 %or_ln926_6" [./dut.cpp:926]   --->   Operation 496 'zext' 'zext_ln926_8' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 497 [1/1] (0.00ns)   --->   "%local_A_ping_V_addr_10 = getelementptr i512 %local_A_ping_V, i64 0, i64 %zext_ln926_8" [./dut.cpp:926]   --->   Operation 497 'getelementptr' 'local_A_ping_V_addr_10' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 498 [1/1] (1.21ns)   --->   "%fifo_A_A_IO_L2_in_3_x08_read_7 = read i512 @_ssdm_op_Read.ap_fifo.volatile.i512P0A, i512 %fifo_A_A_IO_L2_in_3_x08" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 498 'read' 'fifo_A_A_IO_L2_in_3_x08_read_7' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>
ST_49 : Operation 499 [1/1] (1.20ns)   --->   "%store_ln926 = store i512 %fifo_A_A_IO_L2_in_3_x08_read_7, i9 %local_A_ping_V_addr_10" [./dut.cpp:926]   --->   Operation 499 'store' 'store_ln926' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 512> <RAM>

State 50 <SV = 11> <Delay = 2.41>
ST_50 : Operation 500 [1/1] (0.00ns)   --->   "%or_ln926_7 = or i9 %tmp_719_cast, i9 8" [./dut.cpp:926]   --->   Operation 500 'or' 'or_ln926_7' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 501 [1/1] (0.00ns)   --->   "%zext_ln926_9 = zext i9 %or_ln926_7" [./dut.cpp:926]   --->   Operation 501 'zext' 'zext_ln926_9' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 502 [1/1] (0.00ns)   --->   "%local_A_ping_V_addr_11 = getelementptr i512 %local_A_ping_V, i64 0, i64 %zext_ln926_9" [./dut.cpp:926]   --->   Operation 502 'getelementptr' 'local_A_ping_V_addr_11' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 503 [1/1] (1.21ns)   --->   "%fifo_A_A_IO_L2_in_3_x08_read_8 = read i512 @_ssdm_op_Read.ap_fifo.volatile.i512P0A, i512 %fifo_A_A_IO_L2_in_3_x08" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 503 'read' 'fifo_A_A_IO_L2_in_3_x08_read_8' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>
ST_50 : Operation 504 [1/1] (1.20ns)   --->   "%store_ln926 = store i512 %fifo_A_A_IO_L2_in_3_x08_read_8, i9 %local_A_ping_V_addr_11" [./dut.cpp:926]   --->   Operation 504 'store' 'store_ln926' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 512> <RAM>

State 51 <SV = 12> <Delay = 2.41>
ST_51 : Operation 505 [1/1] (0.00ns)   --->   "%or_ln926_8 = or i9 %tmp_719_cast, i9 9" [./dut.cpp:926]   --->   Operation 505 'or' 'or_ln926_8' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 506 [1/1] (0.00ns)   --->   "%zext_ln926_10 = zext i9 %or_ln926_8" [./dut.cpp:926]   --->   Operation 506 'zext' 'zext_ln926_10' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 507 [1/1] (0.00ns)   --->   "%local_A_ping_V_addr_12 = getelementptr i512 %local_A_ping_V, i64 0, i64 %zext_ln926_10" [./dut.cpp:926]   --->   Operation 507 'getelementptr' 'local_A_ping_V_addr_12' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 508 [1/1] (1.21ns)   --->   "%fifo_A_A_IO_L2_in_3_x08_read_9 = read i512 @_ssdm_op_Read.ap_fifo.volatile.i512P0A, i512 %fifo_A_A_IO_L2_in_3_x08" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 508 'read' 'fifo_A_A_IO_L2_in_3_x08_read_9' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>
ST_51 : Operation 509 [1/1] (1.20ns)   --->   "%store_ln926 = store i512 %fifo_A_A_IO_L2_in_3_x08_read_9, i9 %local_A_ping_V_addr_12" [./dut.cpp:926]   --->   Operation 509 'store' 'store_ln926' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 512> <RAM>

State 52 <SV = 13> <Delay = 2.41>
ST_52 : Operation 510 [1/1] (0.00ns)   --->   "%or_ln926_9 = or i9 %tmp_719_cast, i9 10" [./dut.cpp:926]   --->   Operation 510 'or' 'or_ln926_9' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 511 [1/1] (0.00ns)   --->   "%zext_ln926_11 = zext i9 %or_ln926_9" [./dut.cpp:926]   --->   Operation 511 'zext' 'zext_ln926_11' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 512 [1/1] (0.00ns)   --->   "%local_A_ping_V_addr_13 = getelementptr i512 %local_A_ping_V, i64 0, i64 %zext_ln926_11" [./dut.cpp:926]   --->   Operation 512 'getelementptr' 'local_A_ping_V_addr_13' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 513 [1/1] (1.21ns)   --->   "%fifo_A_A_IO_L2_in_3_x08_read_10 = read i512 @_ssdm_op_Read.ap_fifo.volatile.i512P0A, i512 %fifo_A_A_IO_L2_in_3_x08" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 513 'read' 'fifo_A_A_IO_L2_in_3_x08_read_10' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>
ST_52 : Operation 514 [1/1] (1.20ns)   --->   "%store_ln926 = store i512 %fifo_A_A_IO_L2_in_3_x08_read_10, i9 %local_A_ping_V_addr_13" [./dut.cpp:926]   --->   Operation 514 'store' 'store_ln926' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 512> <RAM>

State 53 <SV = 14> <Delay = 2.41>
ST_53 : Operation 515 [1/1] (0.00ns)   --->   "%or_ln926_10 = or i9 %tmp_719_cast, i9 11" [./dut.cpp:926]   --->   Operation 515 'or' 'or_ln926_10' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 516 [1/1] (0.00ns)   --->   "%zext_ln926_12 = zext i9 %or_ln926_10" [./dut.cpp:926]   --->   Operation 516 'zext' 'zext_ln926_12' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 517 [1/1] (0.00ns)   --->   "%local_A_ping_V_addr_14 = getelementptr i512 %local_A_ping_V, i64 0, i64 %zext_ln926_12" [./dut.cpp:926]   --->   Operation 517 'getelementptr' 'local_A_ping_V_addr_14' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 518 [1/1] (1.21ns)   --->   "%fifo_A_A_IO_L2_in_3_x08_read_11 = read i512 @_ssdm_op_Read.ap_fifo.volatile.i512P0A, i512 %fifo_A_A_IO_L2_in_3_x08" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 518 'read' 'fifo_A_A_IO_L2_in_3_x08_read_11' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>
ST_53 : Operation 519 [1/1] (1.20ns)   --->   "%store_ln926 = store i512 %fifo_A_A_IO_L2_in_3_x08_read_11, i9 %local_A_ping_V_addr_14" [./dut.cpp:926]   --->   Operation 519 'store' 'store_ln926' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 512> <RAM>

State 54 <SV = 15> <Delay = 2.41>
ST_54 : Operation 520 [1/1] (0.00ns)   --->   "%or_ln926_11 = or i9 %tmp_719_cast, i9 12" [./dut.cpp:926]   --->   Operation 520 'or' 'or_ln926_11' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 521 [1/1] (0.00ns)   --->   "%zext_ln926_13 = zext i9 %or_ln926_11" [./dut.cpp:926]   --->   Operation 521 'zext' 'zext_ln926_13' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 522 [1/1] (0.00ns)   --->   "%local_A_ping_V_addr_15 = getelementptr i512 %local_A_ping_V, i64 0, i64 %zext_ln926_13" [./dut.cpp:926]   --->   Operation 522 'getelementptr' 'local_A_ping_V_addr_15' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 523 [1/1] (1.21ns)   --->   "%fifo_A_A_IO_L2_in_3_x08_read_12 = read i512 @_ssdm_op_Read.ap_fifo.volatile.i512P0A, i512 %fifo_A_A_IO_L2_in_3_x08" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 523 'read' 'fifo_A_A_IO_L2_in_3_x08_read_12' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>
ST_54 : Operation 524 [1/1] (1.20ns)   --->   "%store_ln926 = store i512 %fifo_A_A_IO_L2_in_3_x08_read_12, i9 %local_A_ping_V_addr_15" [./dut.cpp:926]   --->   Operation 524 'store' 'store_ln926' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 512> <RAM>

State 55 <SV = 16> <Delay = 2.41>
ST_55 : Operation 525 [1/1] (0.00ns)   --->   "%or_ln926_12 = or i9 %tmp_719_cast, i9 13" [./dut.cpp:926]   --->   Operation 525 'or' 'or_ln926_12' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 526 [1/1] (0.00ns)   --->   "%zext_ln926_14 = zext i9 %or_ln926_12" [./dut.cpp:926]   --->   Operation 526 'zext' 'zext_ln926_14' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 527 [1/1] (0.00ns)   --->   "%local_A_ping_V_addr_16 = getelementptr i512 %local_A_ping_V, i64 0, i64 %zext_ln926_14" [./dut.cpp:926]   --->   Operation 527 'getelementptr' 'local_A_ping_V_addr_16' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 528 [1/1] (1.21ns)   --->   "%fifo_A_A_IO_L2_in_3_x08_read_13 = read i512 @_ssdm_op_Read.ap_fifo.volatile.i512P0A, i512 %fifo_A_A_IO_L2_in_3_x08" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 528 'read' 'fifo_A_A_IO_L2_in_3_x08_read_13' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>
ST_55 : Operation 529 [1/1] (1.20ns)   --->   "%store_ln926 = store i512 %fifo_A_A_IO_L2_in_3_x08_read_13, i9 %local_A_ping_V_addr_16" [./dut.cpp:926]   --->   Operation 529 'store' 'store_ln926' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 512> <RAM>

State 56 <SV = 17> <Delay = 2.41>
ST_56 : Operation 530 [1/1] (0.00ns)   --->   "%or_ln926_13 = or i9 %tmp_719_cast, i9 14" [./dut.cpp:926]   --->   Operation 530 'or' 'or_ln926_13' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 531 [1/1] (0.00ns)   --->   "%zext_ln926_15 = zext i9 %or_ln926_13" [./dut.cpp:926]   --->   Operation 531 'zext' 'zext_ln926_15' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 532 [1/1] (0.00ns)   --->   "%local_A_ping_V_addr_17 = getelementptr i512 %local_A_ping_V, i64 0, i64 %zext_ln926_15" [./dut.cpp:926]   --->   Operation 532 'getelementptr' 'local_A_ping_V_addr_17' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 533 [1/1] (1.21ns)   --->   "%fifo_A_A_IO_L2_in_3_x08_read_14 = read i512 @_ssdm_op_Read.ap_fifo.volatile.i512P0A, i512 %fifo_A_A_IO_L2_in_3_x08" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 533 'read' 'fifo_A_A_IO_L2_in_3_x08_read_14' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>
ST_56 : Operation 534 [1/1] (1.20ns)   --->   "%store_ln926 = store i512 %fifo_A_A_IO_L2_in_3_x08_read_14, i9 %local_A_ping_V_addr_17" [./dut.cpp:926]   --->   Operation 534 'store' 'store_ln926' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 512> <RAM>

State 57 <SV = 18> <Delay = 2.41>
ST_57 : Operation 535 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @A_IO_L2_in_boundary_x0_loop_14_A_IO_L2_in_boundary_x0_loop_15_str"   --->   Operation 535 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 536 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32"   --->   Operation 536 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 537 [1/1] (0.00ns)   --->   "%or_ln926_14 = or i9 %tmp_719_cast, i9 15" [./dut.cpp:926]   --->   Operation 537 'or' 'or_ln926_14' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 538 [1/1] (0.00ns)   --->   "%zext_ln926_16 = zext i9 %or_ln926_14" [./dut.cpp:926]   --->   Operation 538 'zext' 'zext_ln926_16' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 539 [1/1] (0.00ns)   --->   "%local_A_ping_V_addr_18 = getelementptr i512 %local_A_ping_V, i64 0, i64 %zext_ln926_16" [./dut.cpp:926]   --->   Operation 539 'getelementptr' 'local_A_ping_V_addr_18' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 540 [1/1] (0.00ns)   --->   "%specpipeline_ln917 = specpipeline void @_ssdm_op_SpecPipeline, i32 17, i32 0, i32 0, i32 0, void @empty_49" [./dut.cpp:917]   --->   Operation 540 'specpipeline' 'specpipeline_ln917' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 541 [1/1] (0.00ns)   --->   "%specloopname_ln917 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1638" [./dut.cpp:917]   --->   Operation 541 'specloopname' 'specloopname_ln917' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 542 [1/1] (1.21ns)   --->   "%fifo_A_A_IO_L2_in_3_x08_read_15 = read i512 @_ssdm_op_Read.ap_fifo.volatile.i512P0A, i512 %fifo_A_A_IO_L2_in_3_x08" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 542 'read' 'fifo_A_A_IO_L2_in_3_x08_read_15' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>
ST_57 : Operation 543 [1/1] (1.20ns)   --->   "%store_ln926 = store i512 %fifo_A_A_IO_L2_in_3_x08_read_15, i9 %local_A_ping_V_addr_18" [./dut.cpp:926]   --->   Operation 543 'store' 'store_ln926' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 512> <RAM>
ST_57 : Operation 544 [1/1] (0.43ns)   --->   "%add_ln691_1726 = add i2 %select_ln890_626, i2 1"   --->   Operation 544 'add' 'add_ln691_1726' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 545 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader5.preheader"   --->   Operation 545 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 58 <SV = 3> <Delay = 0.38>
ST_58 : Operation 546 [1/1] (0.00ns)   --->   "%br_ln936 = br i1 %or_ln854, void %.loopexit1110, void %.preheader.preheader.preheader" [./dut.cpp:936]   --->   Operation 546 'br' 'br_ln936' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 547 [1/1] (0.38ns)   --->   "%br_ln937 = br void %.preheader.preheader" [./dut.cpp:937]   --->   Operation 547 'br' 'br_ln937' <Predicate = (or_ln854)> <Delay = 0.38>

State 59 <SV = 4> <Delay = 1.95>
ST_59 : Operation 548 [1/1] (0.00ns)   --->   "%indvar_flatten95 = phi i10 %add_ln890_412, void %.preheader, i10 0, void %.preheader.preheader.preheader"   --->   Operation 548 'phi' 'indvar_flatten95' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 549 [1/1] (0.00ns)   --->   "%c5_V_145 = phi i2 %select_ln890_631, void %.preheader, i2 0, void %.preheader.preheader.preheader"   --->   Operation 549 'phi' 'c5_V_145' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 550 [1/1] (0.00ns)   --->   "%indvar_flatten75 = phi i10 %select_ln890_634, void %.preheader, i10 0, void %.preheader.preheader.preheader"   --->   Operation 550 'phi' 'indvar_flatten75' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 551 [1/1] (0.00ns)   --->   "%c6_V_179 = phi i6 %select_ln890_633, void %.preheader, i6 0, void %.preheader.preheader.preheader"   --->   Operation 551 'phi' 'c6_V_179' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 552 [1/1] (0.00ns)   --->   "%c7_V = phi i4 %select_ln691, void %.preheader, i4 0, void %.preheader.preheader.preheader"   --->   Operation 552 'phi' 'c7_V' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 553 [1/1] (0.72ns)   --->   "%add_ln890_412 = add i10 %indvar_flatten95, i10 1"   --->   Operation 553 'add' 'add_ln890_412' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 554 [1/1] (0.00ns)   --->   "%div_i_i3 = partselect i4 @_ssdm_op_PartSelect.i4.i6.i32.i32, i6 %c6_V_179, i32 1, i32 4"   --->   Operation 554 'partselect' 'div_i_i3' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 555 [1/1] (0.00ns)   --->   "%empty_2523 = trunc i6 %c6_V_179"   --->   Operation 555 'trunc' 'empty_2523' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 556 [1/1] (0.60ns)   --->   "%icmp_ln890_1800 = icmp_eq  i10 %indvar_flatten95, i10 512"   --->   Operation 556 'icmp' 'icmp_ln890_1800' <Predicate = true> <Delay = 0.60> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 557 [1/1] (0.00ns)   --->   "%br_ln890 = br i1 %icmp_ln890_1800, void %.preheader, void %.loopexit1110.loopexit"   --->   Operation 557 'br' 'br_ln890' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 558 [1/1] (0.43ns)   --->   "%add_ln691_1729 = add i2 %c5_V_145, i2 1"   --->   Operation 558 'add' 'add_ln691_1729' <Predicate = (!icmp_ln890_1800)> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 559 [1/1] (0.60ns)   --->   "%icmp_ln890_1802 = icmp_eq  i10 %indvar_flatten75, i10 256"   --->   Operation 559 'icmp' 'icmp_ln890_1802' <Predicate = (!icmp_ln890_1800)> <Delay = 0.60> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 560 [1/1] (0.29ns)   --->   "%select_ln890_630 = select i1 %icmp_ln890_1802, i6 0, i6 %c6_V_179"   --->   Operation 560 'select' 'select_ln890_630' <Predicate = (!icmp_ln890_1800)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_59 : Operation 561 [1/1] (0.27ns)   --->   "%select_ln890_631 = select i1 %icmp_ln890_1802, i2 %add_ln691_1729, i2 %c5_V_145"   --->   Operation 561 'select' 'select_ln890_631' <Predicate = (!icmp_ln890_1800)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_59 : Operation 562 [1/1] (0.00ns) (grouped into LUT with out node select_ln938)   --->   "%select_ln890_632 = select i1 %icmp_ln890_1802, i4 0, i4 %div_i_i3"   --->   Operation 562 'select' 'select_ln890_632' <Predicate = (!icmp_ln890_1800)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_59 : Operation 563 [1/1] (0.12ns)   --->   "%xor_ln890_5 = xor i1 %icmp_ln890_1802, i1 1"   --->   Operation 563 'xor' 'xor_ln890_5' <Predicate = (!icmp_ln890_1800)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 564 [1/1] (0.00ns) (grouped into LUT with out node select_ln938_1)   --->   "%and_ln890_13 = and i1 %empty_2523, i1 %xor_ln890_5"   --->   Operation 564 'and' 'and_ln890_13' <Predicate = (!icmp_ln890_1800)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 565 [1/1] (0.65ns)   --->   "%icmp_ln890_1803 = icmp_eq  i4 %c7_V, i4 8"   --->   Operation 565 'icmp' 'icmp_ln890_1803' <Predicate = (!icmp_ln890_1800)> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 566 [1/1] (0.12ns)   --->   "%and_ln890_14 = and i1 %icmp_ln890_1803, i1 %xor_ln890_5"   --->   Operation 566 'and' 'and_ln890_14' <Predicate = (!icmp_ln890_1800)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 567 [1/1] (0.70ns)   --->   "%add_ln691_1730 = add i6 %select_ln890_630, i6 1"   --->   Operation 567 'add' 'add_ln691_1730' <Predicate = (!icmp_ln890_1800)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 568 [1/1] (0.00ns) (grouped into LUT with out node select_ln938)   --->   "%div_i_i367_mid1 = partselect i4 @_ssdm_op_PartSelect.i4.i6.i32.i32, i6 %add_ln691_1730, i32 1, i32 4"   --->   Operation 568 'partselect' 'div_i_i367_mid1' <Predicate = (!icmp_ln890_1800)> <Delay = 0.00>
ST_59 : Operation 569 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln938 = select i1 %and_ln890_14, i4 %div_i_i367_mid1, i4 %select_ln890_632" [./dut.cpp:938]   --->   Operation 569 'select' 'select_ln938' <Predicate = (!icmp_ln890_1800)> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_59 : Operation 570 [1/1] (0.00ns) (grouped into LUT with out node select_ln938_1)   --->   "%empty_2524 = trunc i6 %add_ln691_1730"   --->   Operation 570 'trunc' 'empty_2524' <Predicate = (!icmp_ln890_1800)> <Delay = 0.00>
ST_59 : Operation 571 [1/1] (0.27ns) (out node of the LUT)   --->   "%select_ln938_1 = select i1 %and_ln890_14, i1 %empty_2524, i1 %and_ln890_13" [./dut.cpp:938]   --->   Operation 571 'select' 'select_ln938_1' <Predicate = (!icmp_ln890_1800)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_59 : Operation 572 [1/1] (0.29ns)   --->   "%select_ln890_633 = select i1 %and_ln890_14, i6 %add_ln691_1730, i6 %select_ln890_630"   --->   Operation 572 'select' 'select_ln890_633' <Predicate = (!icmp_ln890_1800)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_59 : Operation 573 [1/1] (0.70ns)   --->   "%add_ln691_1731 = add i4 %c7_V, i4 1"   --->   Operation 573 'add' 'add_ln691_1731' <Predicate = (!icmp_ln890_1800)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 574 [1/1] (0.00ns) (grouped into LUT with out node select_ln691)   --->   "%or_ln691 = or i1 %and_ln890_14, i1 %icmp_ln890_1802"   --->   Operation 574 'or' 'or_ln691' <Predicate = (!icmp_ln890_1800)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 575 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln691 = select i1 %or_ln691, i4 1, i4 %add_ln691_1731"   --->   Operation 575 'select' 'select_ln691' <Predicate = (!icmp_ln890_1800)> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_59 : Operation 576 [1/1] (0.72ns)   --->   "%add_ln890_411 = add i10 %indvar_flatten75, i10 1"   --->   Operation 576 'add' 'add_ln890_411' <Predicate = (!icmp_ln890_1800)> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 577 [1/1] (0.30ns)   --->   "%select_ln890_634 = select i1 %icmp_ln890_1802, i10 1, i10 %add_ln890_411"   --->   Operation 577 'select' 'select_ln890_634' <Predicate = (!icmp_ln890_1800)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 60 <SV = 5> <Delay = 2.13>
ST_60 : Operation 578 [1/1] (0.00ns)   --->   "%tmp_40 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i2.i4, i2 %select_ln890_631, i4 0" [./dut.cpp:948]   --->   Operation 578 'bitconcatenate' 'tmp_40' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 579 [1/1] (0.00ns)   --->   "%zext_ln948_2 = zext i6 %tmp_40" [./dut.cpp:948]   --->   Operation 579 'zext' 'zext_ln948_2' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 580 [1/1] (0.70ns)   --->   "%add_ln948 = add i7 %zext_ln948_2, i7 32" [./dut.cpp:948]   --->   Operation 580 'add' 'add_ln948' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 581 [1/1] (0.00ns)   --->   "%tmp_41 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i58.i2.i4, i58 0, i2 %select_ln890_631, i4 %select_ln938" [./dut.cpp:948]   --->   Operation 581 'bitconcatenate' 'tmp_41' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 582 [1/1] (0.00ns)   --->   "%local_A_pong_V_addr_16 = getelementptr i512 %local_A_pong_V, i64 0, i64 %tmp_41" [./dut.cpp:948]   --->   Operation 582 'getelementptr' 'local_A_pong_V_addr_16' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 583 [1/1] (0.00ns)   --->   "%trunc_ln948 = trunc i7 %add_ln948" [./dut.cpp:948]   --->   Operation 583 'trunc' 'trunc_ln948' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 584 [1/1] (0.22ns)   --->   "%or_ln948 = or i4 %trunc_ln948, i4 %select_ln938" [./dut.cpp:948]   --->   Operation 584 'or' 'or_ln948' <Predicate = true> <Delay = 0.22> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 585 [1/1] (0.00ns)   --->   "%tmp_682 = partselect i3 @_ssdm_op_PartSelect.i3.i7.i32.i32, i7 %add_ln948, i32 4, i32 6" [./dut.cpp:948]   --->   Operation 585 'partselect' 'tmp_682' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 586 [1/1] (0.00ns)   --->   "%or_ln948_1 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i3.i4, i3 %tmp_682, i4 %or_ln948" [./dut.cpp:948]   --->   Operation 586 'bitconcatenate' 'or_ln948_1' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 587 [1/1] (0.00ns)   --->   "%zext_ln948_3 = zext i7 %or_ln948_1" [./dut.cpp:948]   --->   Operation 587 'zext' 'zext_ln948_3' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 588 [1/1] (0.00ns)   --->   "%local_A_pong_V_addr_17 = getelementptr i512 %local_A_pong_V, i64 0, i64 %zext_ln948_3" [./dut.cpp:948]   --->   Operation 588 'getelementptr' 'local_A_pong_V_addr_17' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 589 [2/2] (1.20ns)   --->   "%local_A_pong_V_load = load i9 %local_A_pong_V_addr_16" [./dut.cpp:948]   --->   Operation 589 'load' 'local_A_pong_V_load' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 512> <RAM>
ST_60 : Operation 590 [2/2] (1.20ns)   --->   "%local_A_pong_V_load_1 = load i9 %local_A_pong_V_addr_17" [./dut.cpp:948]   --->   Operation 590 'load' 'local_A_pong_V_load_1' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 512> <RAM>

State 61 <SV = 6> <Delay = 2.13>
ST_61 : Operation 591 [1/1] (0.00ns)   --->   "%zext_ln948_1 = zext i6 %tmp_40" [./dut.cpp:948]   --->   Operation 591 'zext' 'zext_ln948_1' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 592 [1/1] (0.70ns)   --->   "%add_ln948_1 = add i8 %zext_ln948_1, i8 96" [./dut.cpp:948]   --->   Operation 592 'add' 'add_ln948_1' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 593 [1/1] (0.00ns)   --->   "%tmp_726_cast = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i3.i2.i4, i3 0, i2 %select_ln890_631, i4 %select_ln938" [./dut.cpp:948]   --->   Operation 593 'bitconcatenate' 'tmp_726_cast' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 594 [1/1] (0.00ns)   --->   "%or_ln948_2 = or i9 %tmp_726_cast, i9 64" [./dut.cpp:948]   --->   Operation 594 'or' 'or_ln948_2' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 595 [1/1] (0.00ns)   --->   "%zext_ln948_4 = zext i9 %or_ln948_2" [./dut.cpp:948]   --->   Operation 595 'zext' 'zext_ln948_4' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 596 [1/1] (0.00ns)   --->   "%local_A_pong_V_addr_18 = getelementptr i512 %local_A_pong_V, i64 0, i64 %zext_ln948_4" [./dut.cpp:948]   --->   Operation 596 'getelementptr' 'local_A_pong_V_addr_18' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 597 [1/1] (0.00ns)   --->   "%trunc_ln948_1 = trunc i8 %add_ln948_1" [./dut.cpp:948]   --->   Operation 597 'trunc' 'trunc_ln948_1' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 598 [1/1] (0.22ns)   --->   "%or_ln948_13 = or i4 %trunc_ln948_1, i4 %select_ln938" [./dut.cpp:948]   --->   Operation 598 'or' 'or_ln948_13' <Predicate = true> <Delay = 0.22> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 599 [1/1] (0.00ns)   --->   "%tmp_683 = partselect i4 @_ssdm_op_PartSelect.i4.i8.i32.i32, i8 %add_ln948_1, i32 4, i32 7" [./dut.cpp:948]   --->   Operation 599 'partselect' 'tmp_683' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 600 [1/1] (0.00ns)   --->   "%or_ln948_3 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i4.i4, i4 %tmp_683, i4 %or_ln948_13" [./dut.cpp:948]   --->   Operation 600 'bitconcatenate' 'or_ln948_3' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 601 [1/1] (0.00ns)   --->   "%zext_ln948_5 = zext i8 %or_ln948_3" [./dut.cpp:948]   --->   Operation 601 'zext' 'zext_ln948_5' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 602 [1/1] (0.00ns)   --->   "%local_A_pong_V_addr_19 = getelementptr i512 %local_A_pong_V, i64 0, i64 %zext_ln948_5" [./dut.cpp:948]   --->   Operation 602 'getelementptr' 'local_A_pong_V_addr_19' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 603 [1/2] (1.20ns)   --->   "%local_A_pong_V_load = load i9 %local_A_pong_V_addr_16" [./dut.cpp:948]   --->   Operation 603 'load' 'local_A_pong_V_load' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 512> <RAM>
ST_61 : Operation 604 [1/1] (0.00ns)   --->   "%data_split_V_0_99 = trunc i512 %local_A_pong_V_load"   --->   Operation 604 'trunc' 'data_split_V_0_99' <Predicate = (!select_ln938_1)> <Delay = 0.00>
ST_61 : Operation 605 [1/1] (0.00ns)   --->   "%data_split_V_1_140 = partselect i256 @_ssdm_op_PartSelect.i256.i512.i32.i32, i512 %local_A_pong_V_load, i32 256, i32 511"   --->   Operation 605 'partselect' 'data_split_V_1_140' <Predicate = (select_ln938_1)> <Delay = 0.00>
ST_61 : Operation 606 [1/1] (0.42ns)   --->   "%select_ln954 = select i1 %select_ln938_1, i256 %data_split_V_1_140, i256 %data_split_V_0_99" [./dut.cpp:954]   --->   Operation 606 'select' 'select_ln954' <Predicate = true> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_61 : Operation 607 [1/2] (1.20ns)   --->   "%local_A_pong_V_load_1 = load i9 %local_A_pong_V_addr_17" [./dut.cpp:948]   --->   Operation 607 'load' 'local_A_pong_V_load_1' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 512> <RAM>
ST_61 : Operation 608 [1/1] (0.00ns)   --->   "%data_split_V_0_100 = trunc i512 %local_A_pong_V_load_1"   --->   Operation 608 'trunc' 'data_split_V_0_100' <Predicate = (!select_ln938_1)> <Delay = 0.00>
ST_61 : Operation 609 [1/1] (0.00ns)   --->   "%data_split_V_1_141 = partselect i256 @_ssdm_op_PartSelect.i256.i512.i32.i32, i512 %local_A_pong_V_load_1, i32 256, i32 511"   --->   Operation 609 'partselect' 'data_split_V_1_141' <Predicate = (select_ln938_1)> <Delay = 0.00>
ST_61 : Operation 610 [1/1] (0.42ns)   --->   "%select_ln954_1 = select i1 %select_ln938_1, i256 %data_split_V_1_141, i256 %data_split_V_0_100" [./dut.cpp:954]   --->   Operation 610 'select' 'select_ln954_1' <Predicate = true> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_61 : Operation 611 [2/2] (1.20ns)   --->   "%local_A_pong_V_load_2 = load i9 %local_A_pong_V_addr_18" [./dut.cpp:948]   --->   Operation 611 'load' 'local_A_pong_V_load_2' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 512> <RAM>
ST_61 : Operation 612 [2/2] (1.20ns)   --->   "%local_A_pong_V_load_3 = load i9 %local_A_pong_V_addr_19" [./dut.cpp:948]   --->   Operation 612 'load' 'local_A_pong_V_load_3' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 512> <RAM>

State 62 <SV = 7> <Delay = 2.13>
ST_62 : Operation 613 [1/1] (0.70ns)   --->   "%add_ln948_2 = add i8 %zext_ln948_1, i8 160" [./dut.cpp:948]   --->   Operation 613 'add' 'add_ln948_2' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 614 [1/1] (0.00ns)   --->   "%or_ln948_4 = or i9 %tmp_726_cast, i9 128" [./dut.cpp:948]   --->   Operation 614 'or' 'or_ln948_4' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 615 [1/1] (0.00ns)   --->   "%zext_ln948_6 = zext i9 %or_ln948_4" [./dut.cpp:948]   --->   Operation 615 'zext' 'zext_ln948_6' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 616 [1/1] (0.00ns)   --->   "%local_A_pong_V_addr_20 = getelementptr i512 %local_A_pong_V, i64 0, i64 %zext_ln948_6" [./dut.cpp:948]   --->   Operation 616 'getelementptr' 'local_A_pong_V_addr_20' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 617 [1/1] (0.00ns)   --->   "%trunc_ln948_2 = trunc i8 %add_ln948_2" [./dut.cpp:948]   --->   Operation 617 'trunc' 'trunc_ln948_2' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 618 [1/1] (0.22ns)   --->   "%or_ln948_16 = or i4 %trunc_ln948_2, i4 %select_ln938" [./dut.cpp:948]   --->   Operation 618 'or' 'or_ln948_16' <Predicate = true> <Delay = 0.22> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 619 [1/1] (0.00ns)   --->   "%tmp_684 = partselect i4 @_ssdm_op_PartSelect.i4.i8.i32.i32, i8 %add_ln948_2, i32 4, i32 7" [./dut.cpp:948]   --->   Operation 619 'partselect' 'tmp_684' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 620 [1/1] (0.00ns)   --->   "%or_ln948_5 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i4.i4, i4 %tmp_684, i4 %or_ln948_16" [./dut.cpp:948]   --->   Operation 620 'bitconcatenate' 'or_ln948_5' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 621 [1/1] (0.00ns)   --->   "%zext_ln948_7 = zext i8 %or_ln948_5" [./dut.cpp:948]   --->   Operation 621 'zext' 'zext_ln948_7' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 622 [1/1] (0.00ns)   --->   "%local_A_pong_V_addr_21 = getelementptr i512 %local_A_pong_V, i64 0, i64 %zext_ln948_7" [./dut.cpp:948]   --->   Operation 622 'getelementptr' 'local_A_pong_V_addr_21' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 623 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %fifo_A_PE_3_0_x052, i256 %select_ln954" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 623 'write' 'write_ln174' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 2> <FIFO>
ST_62 : Operation 624 [1/2] (1.20ns)   --->   "%local_A_pong_V_load_2 = load i9 %local_A_pong_V_addr_18" [./dut.cpp:948]   --->   Operation 624 'load' 'local_A_pong_V_load_2' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 512> <RAM>
ST_62 : Operation 625 [1/1] (0.00ns)   --->   "%data_split_V_0_101 = trunc i512 %local_A_pong_V_load_2"   --->   Operation 625 'trunc' 'data_split_V_0_101' <Predicate = (!select_ln938_1)> <Delay = 0.00>
ST_62 : Operation 626 [1/1] (0.00ns)   --->   "%data_split_V_1_142 = partselect i256 @_ssdm_op_PartSelect.i256.i512.i32.i32, i512 %local_A_pong_V_load_2, i32 256, i32 511"   --->   Operation 626 'partselect' 'data_split_V_1_142' <Predicate = (select_ln938_1)> <Delay = 0.00>
ST_62 : Operation 627 [1/1] (0.42ns)   --->   "%select_ln954_2 = select i1 %select_ln938_1, i256 %data_split_V_1_142, i256 %data_split_V_0_101" [./dut.cpp:954]   --->   Operation 627 'select' 'select_ln954_2' <Predicate = true> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_62 : Operation 628 [1/2] (1.20ns)   --->   "%local_A_pong_V_load_3 = load i9 %local_A_pong_V_addr_19" [./dut.cpp:948]   --->   Operation 628 'load' 'local_A_pong_V_load_3' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 512> <RAM>
ST_62 : Operation 629 [1/1] (0.00ns)   --->   "%data_split_V_0_102 = trunc i512 %local_A_pong_V_load_3"   --->   Operation 629 'trunc' 'data_split_V_0_102' <Predicate = (!select_ln938_1)> <Delay = 0.00>
ST_62 : Operation 630 [1/1] (0.00ns)   --->   "%data_split_V_1_143 = partselect i256 @_ssdm_op_PartSelect.i256.i512.i32.i32, i512 %local_A_pong_V_load_3, i32 256, i32 511"   --->   Operation 630 'partselect' 'data_split_V_1_143' <Predicate = (select_ln938_1)> <Delay = 0.00>
ST_62 : Operation 631 [1/1] (0.42ns)   --->   "%select_ln954_3 = select i1 %select_ln938_1, i256 %data_split_V_1_143, i256 %data_split_V_0_102" [./dut.cpp:954]   --->   Operation 631 'select' 'select_ln954_3' <Predicate = true> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_62 : Operation 632 [2/2] (1.20ns)   --->   "%local_A_pong_V_load_4 = load i9 %local_A_pong_V_addr_20" [./dut.cpp:948]   --->   Operation 632 'load' 'local_A_pong_V_load_4' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 512> <RAM>
ST_62 : Operation 633 [2/2] (1.20ns)   --->   "%local_A_pong_V_load_5 = load i9 %local_A_pong_V_addr_21" [./dut.cpp:948]   --->   Operation 633 'load' 'local_A_pong_V_load_5' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 512> <RAM>

State 63 <SV = 8> <Delay = 2.14>
ST_63 : Operation 634 [1/1] (0.00ns)   --->   "%zext_ln948 = zext i6 %tmp_40" [./dut.cpp:948]   --->   Operation 634 'zext' 'zext_ln948' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 635 [1/1] (0.71ns)   --->   "%add_ln948_3 = add i9 %zext_ln948, i9 224" [./dut.cpp:948]   --->   Operation 635 'add' 'add_ln948_3' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 636 [1/1] (0.00ns)   --->   "%or_ln948_6 = or i9 %tmp_726_cast, i9 192" [./dut.cpp:948]   --->   Operation 636 'or' 'or_ln948_6' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 637 [1/1] (0.00ns)   --->   "%zext_ln948_8 = zext i9 %or_ln948_6" [./dut.cpp:948]   --->   Operation 637 'zext' 'zext_ln948_8' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 638 [1/1] (0.00ns)   --->   "%local_A_pong_V_addr_22 = getelementptr i512 %local_A_pong_V, i64 0, i64 %zext_ln948_8" [./dut.cpp:948]   --->   Operation 638 'getelementptr' 'local_A_pong_V_addr_22' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 639 [1/1] (0.00ns)   --->   "%trunc_ln948_3 = trunc i9 %add_ln948_3" [./dut.cpp:948]   --->   Operation 639 'trunc' 'trunc_ln948_3' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 640 [1/1] (0.22ns)   --->   "%or_ln948_17 = or i4 %trunc_ln948_3, i4 %select_ln938" [./dut.cpp:948]   --->   Operation 640 'or' 'or_ln948_17' <Predicate = true> <Delay = 0.22> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 641 [1/1] (0.00ns)   --->   "%tmp_685 = partselect i5 @_ssdm_op_PartSelect.i5.i9.i32.i32, i9 %add_ln948_3, i32 4, i32 8" [./dut.cpp:948]   --->   Operation 641 'partselect' 'tmp_685' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 642 [1/1] (0.00ns)   --->   "%or_ln948_7 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i5.i4, i5 %tmp_685, i4 %or_ln948_17" [./dut.cpp:948]   --->   Operation 642 'bitconcatenate' 'or_ln948_7' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 643 [1/1] (0.00ns)   --->   "%zext_ln948_9 = zext i9 %or_ln948_7" [./dut.cpp:948]   --->   Operation 643 'zext' 'zext_ln948_9' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 644 [1/1] (0.00ns)   --->   "%local_A_pong_V_addr_23 = getelementptr i512 %local_A_pong_V, i64 0, i64 %zext_ln948_9" [./dut.cpp:948]   --->   Operation 644 'getelementptr' 'local_A_pong_V_addr_23' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 645 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %fifo_A_PE_3_0_x052, i256 %select_ln954_1" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 645 'write' 'write_ln174' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 2> <FIFO>
ST_63 : Operation 646 [1/2] (1.20ns)   --->   "%local_A_pong_V_load_4 = load i9 %local_A_pong_V_addr_20" [./dut.cpp:948]   --->   Operation 646 'load' 'local_A_pong_V_load_4' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 512> <RAM>
ST_63 : Operation 647 [1/1] (0.00ns)   --->   "%data_split_V_0_103 = trunc i512 %local_A_pong_V_load_4"   --->   Operation 647 'trunc' 'data_split_V_0_103' <Predicate = (!select_ln938_1)> <Delay = 0.00>
ST_63 : Operation 648 [1/1] (0.00ns)   --->   "%data_split_V_1_144 = partselect i256 @_ssdm_op_PartSelect.i256.i512.i32.i32, i512 %local_A_pong_V_load_4, i32 256, i32 511"   --->   Operation 648 'partselect' 'data_split_V_1_144' <Predicate = (select_ln938_1)> <Delay = 0.00>
ST_63 : Operation 649 [1/1] (0.42ns)   --->   "%select_ln954_4 = select i1 %select_ln938_1, i256 %data_split_V_1_144, i256 %data_split_V_0_103" [./dut.cpp:954]   --->   Operation 649 'select' 'select_ln954_4' <Predicate = true> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_63 : Operation 650 [1/2] (1.20ns)   --->   "%local_A_pong_V_load_5 = load i9 %local_A_pong_V_addr_21" [./dut.cpp:948]   --->   Operation 650 'load' 'local_A_pong_V_load_5' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 512> <RAM>
ST_63 : Operation 651 [1/1] (0.00ns)   --->   "%data_split_V_0_104 = trunc i512 %local_A_pong_V_load_5"   --->   Operation 651 'trunc' 'data_split_V_0_104' <Predicate = (!select_ln938_1)> <Delay = 0.00>
ST_63 : Operation 652 [1/1] (0.00ns)   --->   "%data_split_V_1_145 = partselect i256 @_ssdm_op_PartSelect.i256.i512.i32.i32, i512 %local_A_pong_V_load_5, i32 256, i32 511"   --->   Operation 652 'partselect' 'data_split_V_1_145' <Predicate = (select_ln938_1)> <Delay = 0.00>
ST_63 : Operation 653 [1/1] (0.42ns)   --->   "%select_ln954_5 = select i1 %select_ln938_1, i256 %data_split_V_1_145, i256 %data_split_V_0_104" [./dut.cpp:954]   --->   Operation 653 'select' 'select_ln954_5' <Predicate = true> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_63 : Operation 654 [2/2] (1.20ns)   --->   "%local_A_pong_V_load_6 = load i9 %local_A_pong_V_addr_22" [./dut.cpp:948]   --->   Operation 654 'load' 'local_A_pong_V_load_6' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 512> <RAM>
ST_63 : Operation 655 [2/2] (1.20ns)   --->   "%local_A_pong_V_load_7 = load i9 %local_A_pong_V_addr_23" [./dut.cpp:948]   --->   Operation 655 'load' 'local_A_pong_V_load_7' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 512> <RAM>

State 64 <SV = 9> <Delay = 2.14>
ST_64 : Operation 656 [1/1] (0.71ns)   --->   "%add_ln948_4 = add i9 %zext_ln948, i9 288" [./dut.cpp:948]   --->   Operation 656 'add' 'add_ln948_4' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 657 [1/1] (0.71ns)   --->   "%add_ln948_5 = add i9 %zext_ln948, i9 352" [./dut.cpp:948]   --->   Operation 657 'add' 'add_ln948_5' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 658 [1/1] (0.12ns)   --->   "%xor_ln948 = xor i6 %tmp_40, i6 32" [./dut.cpp:948]   --->   Operation 658 'xor' 'xor_ln948' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 659 [1/1] (0.00ns)   --->   "%or_ln948_8 = or i9 %tmp_726_cast, i9 256" [./dut.cpp:948]   --->   Operation 659 'or' 'or_ln948_8' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 660 [1/1] (0.00ns)   --->   "%zext_ln948_10 = zext i9 %or_ln948_8" [./dut.cpp:948]   --->   Operation 660 'zext' 'zext_ln948_10' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 661 [1/1] (0.00ns)   --->   "%local_A_pong_V_addr_24 = getelementptr i512 %local_A_pong_V, i64 0, i64 %zext_ln948_10" [./dut.cpp:948]   --->   Operation 661 'getelementptr' 'local_A_pong_V_addr_24' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 662 [1/1] (0.00ns)   --->   "%trunc_ln948_4 = trunc i9 %add_ln948_4" [./dut.cpp:948]   --->   Operation 662 'trunc' 'trunc_ln948_4' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 663 [1/1] (0.22ns)   --->   "%or_ln948_18 = or i4 %trunc_ln948_4, i4 %select_ln938" [./dut.cpp:948]   --->   Operation 663 'or' 'or_ln948_18' <Predicate = true> <Delay = 0.22> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 664 [1/1] (0.00ns)   --->   "%tmp_686 = partselect i5 @_ssdm_op_PartSelect.i5.i9.i32.i32, i9 %add_ln948_4, i32 4, i32 8" [./dut.cpp:948]   --->   Operation 664 'partselect' 'tmp_686' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 665 [1/1] (0.00ns)   --->   "%or_ln948_9 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i5.i4, i5 %tmp_686, i4 %or_ln948_18" [./dut.cpp:948]   --->   Operation 665 'bitconcatenate' 'or_ln948_9' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 666 [1/1] (0.00ns)   --->   "%zext_ln948_11 = zext i9 %or_ln948_9" [./dut.cpp:948]   --->   Operation 666 'zext' 'zext_ln948_11' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 667 [1/1] (0.00ns)   --->   "%local_A_pong_V_addr_25 = getelementptr i512 %local_A_pong_V, i64 0, i64 %zext_ln948_11" [./dut.cpp:948]   --->   Operation 667 'getelementptr' 'local_A_pong_V_addr_25' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 668 [1/1] (0.00ns)   --->   "%trunc_ln948_5 = trunc i9 %add_ln948_5" [./dut.cpp:948]   --->   Operation 668 'trunc' 'trunc_ln948_5' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 669 [1/1] (0.22ns)   --->   "%or_ln948_19 = or i4 %trunc_ln948_5, i4 %select_ln938" [./dut.cpp:948]   --->   Operation 669 'or' 'or_ln948_19' <Predicate = true> <Delay = 0.22> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 670 [1/1] (0.00ns)   --->   "%tmp_687 = partselect i5 @_ssdm_op_PartSelect.i5.i9.i32.i32, i9 %add_ln948_5, i32 4, i32 8" [./dut.cpp:948]   --->   Operation 670 'partselect' 'tmp_687' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 671 [1/1] (0.00ns)   --->   "%trunc_ln948_6 = trunc i6 %xor_ln948" [./dut.cpp:948]   --->   Operation 671 'trunc' 'trunc_ln948_6' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 672 [1/1] (0.22ns)   --->   "%or_ln948_20 = or i4 %trunc_ln948_6, i4 %select_ln938" [./dut.cpp:948]   --->   Operation 672 'or' 'or_ln948_20' <Predicate = true> <Delay = 0.22> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 673 [1/1] (0.00ns)   --->   "%tmp_688 = partselect i2 @_ssdm_op_PartSelect.i2.i6.i32.i32, i6 %xor_ln948, i32 4, i32 5" [./dut.cpp:948]   --->   Operation 673 'partselect' 'tmp_688' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 674 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %fifo_A_PE_3_0_x052, i256 %select_ln954_2" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 674 'write' 'write_ln174' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 2> <FIFO>
ST_64 : Operation 675 [1/2] (1.20ns)   --->   "%local_A_pong_V_load_6 = load i9 %local_A_pong_V_addr_22" [./dut.cpp:948]   --->   Operation 675 'load' 'local_A_pong_V_load_6' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 512> <RAM>
ST_64 : Operation 676 [1/1] (0.00ns)   --->   "%data_split_V_0_105 = trunc i512 %local_A_pong_V_load_6"   --->   Operation 676 'trunc' 'data_split_V_0_105' <Predicate = (!select_ln938_1)> <Delay = 0.00>
ST_64 : Operation 677 [1/1] (0.00ns)   --->   "%data_split_V_1_146 = partselect i256 @_ssdm_op_PartSelect.i256.i512.i32.i32, i512 %local_A_pong_V_load_6, i32 256, i32 511"   --->   Operation 677 'partselect' 'data_split_V_1_146' <Predicate = (select_ln938_1)> <Delay = 0.00>
ST_64 : Operation 678 [1/1] (0.42ns)   --->   "%select_ln954_6 = select i1 %select_ln938_1, i256 %data_split_V_1_146, i256 %data_split_V_0_105" [./dut.cpp:954]   --->   Operation 678 'select' 'select_ln954_6' <Predicate = true> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_64 : Operation 679 [1/2] (1.20ns)   --->   "%local_A_pong_V_load_7 = load i9 %local_A_pong_V_addr_23" [./dut.cpp:948]   --->   Operation 679 'load' 'local_A_pong_V_load_7' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 512> <RAM>
ST_64 : Operation 680 [1/1] (0.00ns)   --->   "%data_split_V_0_106 = trunc i512 %local_A_pong_V_load_7"   --->   Operation 680 'trunc' 'data_split_V_0_106' <Predicate = (!select_ln938_1)> <Delay = 0.00>
ST_64 : Operation 681 [1/1] (0.00ns)   --->   "%data_split_V_1_147 = partselect i256 @_ssdm_op_PartSelect.i256.i512.i32.i32, i512 %local_A_pong_V_load_7, i32 256, i32 511"   --->   Operation 681 'partselect' 'data_split_V_1_147' <Predicate = (select_ln938_1)> <Delay = 0.00>
ST_64 : Operation 682 [1/1] (0.42ns)   --->   "%select_ln954_7 = select i1 %select_ln938_1, i256 %data_split_V_1_147, i256 %data_split_V_0_106" [./dut.cpp:954]   --->   Operation 682 'select' 'select_ln954_7' <Predicate = true> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_64 : Operation 683 [2/2] (1.20ns)   --->   "%local_A_pong_V_load_8 = load i9 %local_A_pong_V_addr_24" [./dut.cpp:948]   --->   Operation 683 'load' 'local_A_pong_V_load_8' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 512> <RAM>
ST_64 : Operation 684 [2/2] (1.20ns)   --->   "%local_A_pong_V_load_9 = load i9 %local_A_pong_V_addr_25" [./dut.cpp:948]   --->   Operation 684 'load' 'local_A_pong_V_load_9' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 512> <RAM>

State 65 <SV = 10> <Delay = 1.62>
ST_65 : Operation 685 [1/1] (0.00ns)   --->   "%or_ln948_10 = or i9 %tmp_726_cast, i9 320" [./dut.cpp:948]   --->   Operation 685 'or' 'or_ln948_10' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 686 [1/1] (0.00ns)   --->   "%zext_ln948_12 = zext i9 %or_ln948_10" [./dut.cpp:948]   --->   Operation 686 'zext' 'zext_ln948_12' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 687 [1/1] (0.00ns)   --->   "%local_A_pong_V_addr_26 = getelementptr i512 %local_A_pong_V, i64 0, i64 %zext_ln948_12" [./dut.cpp:948]   --->   Operation 687 'getelementptr' 'local_A_pong_V_addr_26' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 688 [1/1] (0.00ns)   --->   "%or_ln948_s = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i5.i4, i5 %tmp_687, i4 %or_ln948_19" [./dut.cpp:948]   --->   Operation 688 'bitconcatenate' 'or_ln948_s' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 689 [1/1] (0.00ns)   --->   "%zext_ln948_13 = zext i9 %or_ln948_s" [./dut.cpp:948]   --->   Operation 689 'zext' 'zext_ln948_13' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 690 [1/1] (0.00ns)   --->   "%local_A_pong_V_addr_27 = getelementptr i512 %local_A_pong_V, i64 0, i64 %zext_ln948_13" [./dut.cpp:948]   --->   Operation 690 'getelementptr' 'local_A_pong_V_addr_27' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 691 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %fifo_A_PE_3_0_x052, i256 %select_ln954_3" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 691 'write' 'write_ln174' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 2> <FIFO>
ST_65 : Operation 692 [1/2] (1.20ns)   --->   "%local_A_pong_V_load_8 = load i9 %local_A_pong_V_addr_24" [./dut.cpp:948]   --->   Operation 692 'load' 'local_A_pong_V_load_8' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 512> <RAM>
ST_65 : Operation 693 [1/1] (0.00ns)   --->   "%data_split_V_0_107 = trunc i512 %local_A_pong_V_load_8"   --->   Operation 693 'trunc' 'data_split_V_0_107' <Predicate = (!select_ln938_1)> <Delay = 0.00>
ST_65 : Operation 694 [1/1] (0.00ns)   --->   "%data_split_V_1_148 = partselect i256 @_ssdm_op_PartSelect.i256.i512.i32.i32, i512 %local_A_pong_V_load_8, i32 256, i32 511"   --->   Operation 694 'partselect' 'data_split_V_1_148' <Predicate = (select_ln938_1)> <Delay = 0.00>
ST_65 : Operation 695 [1/1] (0.42ns)   --->   "%select_ln954_8 = select i1 %select_ln938_1, i256 %data_split_V_1_148, i256 %data_split_V_0_107" [./dut.cpp:954]   --->   Operation 695 'select' 'select_ln954_8' <Predicate = true> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_65 : Operation 696 [1/2] (1.20ns)   --->   "%local_A_pong_V_load_9 = load i9 %local_A_pong_V_addr_25" [./dut.cpp:948]   --->   Operation 696 'load' 'local_A_pong_V_load_9' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 512> <RAM>
ST_65 : Operation 697 [1/1] (0.00ns)   --->   "%data_split_V_0_108 = trunc i512 %local_A_pong_V_load_9"   --->   Operation 697 'trunc' 'data_split_V_0_108' <Predicate = (!select_ln938_1)> <Delay = 0.00>
ST_65 : Operation 698 [1/1] (0.00ns)   --->   "%data_split_V_1_149 = partselect i256 @_ssdm_op_PartSelect.i256.i512.i32.i32, i512 %local_A_pong_V_load_9, i32 256, i32 511"   --->   Operation 698 'partselect' 'data_split_V_1_149' <Predicate = (select_ln938_1)> <Delay = 0.00>
ST_65 : Operation 699 [1/1] (0.42ns)   --->   "%select_ln954_9 = select i1 %select_ln938_1, i256 %data_split_V_1_149, i256 %data_split_V_0_108" [./dut.cpp:954]   --->   Operation 699 'select' 'select_ln954_9' <Predicate = true> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_65 : Operation 700 [2/2] (1.20ns)   --->   "%local_A_pong_V_load_10 = load i9 %local_A_pong_V_addr_26" [./dut.cpp:948]   --->   Operation 700 'load' 'local_A_pong_V_load_10' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 512> <RAM>
ST_65 : Operation 701 [2/2] (1.20ns)   --->   "%local_A_pong_V_load_11 = load i9 %local_A_pong_V_addr_27" [./dut.cpp:948]   --->   Operation 701 'load' 'local_A_pong_V_load_11' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 512> <RAM>

State 66 <SV = 11> <Delay = 1.62>
ST_66 : Operation 702 [1/1] (0.00ns)   --->   "%or_ln948_12 = or i9 %tmp_726_cast, i9 384" [./dut.cpp:948]   --->   Operation 702 'or' 'or_ln948_12' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 703 [1/1] (0.00ns)   --->   "%zext_ln948_14 = zext i9 %or_ln948_12" [./dut.cpp:948]   --->   Operation 703 'zext' 'zext_ln948_14' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 704 [1/1] (0.00ns)   --->   "%local_A_pong_V_addr_28 = getelementptr i512 %local_A_pong_V, i64 0, i64 %zext_ln948_14" [./dut.cpp:948]   --->   Operation 704 'getelementptr' 'local_A_pong_V_addr_28' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 705 [1/1] (0.00ns)   --->   "%sext_ln948 = sext i8 %or_ln948_5" [./dut.cpp:948]   --->   Operation 705 'sext' 'sext_ln948' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 706 [1/1] (0.00ns)   --->   "%zext_ln948_15 = zext i9 %sext_ln948" [./dut.cpp:948]   --->   Operation 706 'zext' 'zext_ln948_15' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 707 [1/1] (0.00ns)   --->   "%local_A_pong_V_addr_29 = getelementptr i512 %local_A_pong_V, i64 0, i64 %zext_ln948_15" [./dut.cpp:948]   --->   Operation 707 'getelementptr' 'local_A_pong_V_addr_29' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 708 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %fifo_A_PE_3_0_x052, i256 %select_ln954_4" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 708 'write' 'write_ln174' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 2> <FIFO>
ST_66 : Operation 709 [1/2] (1.20ns)   --->   "%local_A_pong_V_load_10 = load i9 %local_A_pong_V_addr_26" [./dut.cpp:948]   --->   Operation 709 'load' 'local_A_pong_V_load_10' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 512> <RAM>
ST_66 : Operation 710 [1/1] (0.00ns)   --->   "%data_split_V_0_109 = trunc i512 %local_A_pong_V_load_10"   --->   Operation 710 'trunc' 'data_split_V_0_109' <Predicate = (!select_ln938_1)> <Delay = 0.00>
ST_66 : Operation 711 [1/1] (0.00ns)   --->   "%data_split_V_1_150 = partselect i256 @_ssdm_op_PartSelect.i256.i512.i32.i32, i512 %local_A_pong_V_load_10, i32 256, i32 511"   --->   Operation 711 'partselect' 'data_split_V_1_150' <Predicate = (select_ln938_1)> <Delay = 0.00>
ST_66 : Operation 712 [1/1] (0.42ns)   --->   "%select_ln954_10 = select i1 %select_ln938_1, i256 %data_split_V_1_150, i256 %data_split_V_0_109" [./dut.cpp:954]   --->   Operation 712 'select' 'select_ln954_10' <Predicate = true> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_66 : Operation 713 [1/2] (1.20ns)   --->   "%local_A_pong_V_load_11 = load i9 %local_A_pong_V_addr_27" [./dut.cpp:948]   --->   Operation 713 'load' 'local_A_pong_V_load_11' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 512> <RAM>
ST_66 : Operation 714 [1/1] (0.00ns)   --->   "%data_split_V_0_110 = trunc i512 %local_A_pong_V_load_11"   --->   Operation 714 'trunc' 'data_split_V_0_110' <Predicate = (!select_ln938_1)> <Delay = 0.00>
ST_66 : Operation 715 [1/1] (0.00ns)   --->   "%data_split_V_1_151 = partselect i256 @_ssdm_op_PartSelect.i256.i512.i32.i32, i512 %local_A_pong_V_load_11, i32 256, i32 511"   --->   Operation 715 'partselect' 'data_split_V_1_151' <Predicate = (select_ln938_1)> <Delay = 0.00>
ST_66 : Operation 716 [1/1] (0.42ns)   --->   "%select_ln954_11 = select i1 %select_ln938_1, i256 %data_split_V_1_151, i256 %data_split_V_0_110" [./dut.cpp:954]   --->   Operation 716 'select' 'select_ln954_11' <Predicate = true> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_66 : Operation 717 [2/2] (1.20ns)   --->   "%local_A_pong_V_load_12 = load i9 %local_A_pong_V_addr_28" [./dut.cpp:948]   --->   Operation 717 'load' 'local_A_pong_V_load_12' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 512> <RAM>
ST_66 : Operation 718 [2/2] (1.20ns)   --->   "%local_A_pong_V_load_13 = load i9 %local_A_pong_V_addr_29" [./dut.cpp:948]   --->   Operation 718 'load' 'local_A_pong_V_load_13' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 512> <RAM>

State 67 <SV = 12> <Delay = 1.62>
ST_67 : Operation 719 [1/1] (0.00ns)   --->   "%or_ln948_14 = or i9 %tmp_726_cast, i9 448" [./dut.cpp:948]   --->   Operation 719 'or' 'or_ln948_14' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 720 [1/1] (0.00ns)   --->   "%zext_ln948_16 = zext i9 %or_ln948_14" [./dut.cpp:948]   --->   Operation 720 'zext' 'zext_ln948_16' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 721 [1/1] (0.00ns)   --->   "%local_A_pong_V_addr_30 = getelementptr i512 %local_A_pong_V, i64 0, i64 %zext_ln948_16" [./dut.cpp:948]   --->   Operation 721 'getelementptr' 'local_A_pong_V_addr_30' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 722 [1/1] (0.00ns)   --->   "%or_ln948_11 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i2.i4, i2 %tmp_688, i4 %or_ln948_20" [./dut.cpp:948]   --->   Operation 722 'bitconcatenate' 'or_ln948_11' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 723 [1/1] (0.00ns)   --->   "%sext_ln948_1 = sext i6 %or_ln948_11" [./dut.cpp:948]   --->   Operation 723 'sext' 'sext_ln948_1' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 724 [1/1] (0.00ns)   --->   "%zext_ln948_17 = zext i9 %sext_ln948_1" [./dut.cpp:948]   --->   Operation 724 'zext' 'zext_ln948_17' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 725 [1/1] (0.00ns)   --->   "%local_A_pong_V_addr_31 = getelementptr i512 %local_A_pong_V, i64 0, i64 %zext_ln948_17" [./dut.cpp:948]   --->   Operation 725 'getelementptr' 'local_A_pong_V_addr_31' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 726 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %fifo_A_PE_3_0_x052, i256 %select_ln954_5" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 726 'write' 'write_ln174' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 2> <FIFO>
ST_67 : Operation 727 [1/2] (1.20ns)   --->   "%local_A_pong_V_load_12 = load i9 %local_A_pong_V_addr_28" [./dut.cpp:948]   --->   Operation 727 'load' 'local_A_pong_V_load_12' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 512> <RAM>
ST_67 : Operation 728 [1/1] (0.00ns)   --->   "%data_split_V_0_111 = trunc i512 %local_A_pong_V_load_12"   --->   Operation 728 'trunc' 'data_split_V_0_111' <Predicate = (!select_ln938_1)> <Delay = 0.00>
ST_67 : Operation 729 [1/1] (0.00ns)   --->   "%data_split_V_1_152 = partselect i256 @_ssdm_op_PartSelect.i256.i512.i32.i32, i512 %local_A_pong_V_load_12, i32 256, i32 511"   --->   Operation 729 'partselect' 'data_split_V_1_152' <Predicate = (select_ln938_1)> <Delay = 0.00>
ST_67 : Operation 730 [1/1] (0.42ns)   --->   "%select_ln954_12 = select i1 %select_ln938_1, i256 %data_split_V_1_152, i256 %data_split_V_0_111" [./dut.cpp:954]   --->   Operation 730 'select' 'select_ln954_12' <Predicate = true> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_67 : Operation 731 [1/2] (1.20ns)   --->   "%local_A_pong_V_load_13 = load i9 %local_A_pong_V_addr_29" [./dut.cpp:948]   --->   Operation 731 'load' 'local_A_pong_V_load_13' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 512> <RAM>
ST_67 : Operation 732 [1/1] (0.00ns)   --->   "%data_split_V_0_112 = trunc i512 %local_A_pong_V_load_13"   --->   Operation 732 'trunc' 'data_split_V_0_112' <Predicate = (!select_ln938_1)> <Delay = 0.00>
ST_67 : Operation 733 [1/1] (0.00ns)   --->   "%data_split_V_1_153 = partselect i256 @_ssdm_op_PartSelect.i256.i512.i32.i32, i512 %local_A_pong_V_load_13, i32 256, i32 511"   --->   Operation 733 'partselect' 'data_split_V_1_153' <Predicate = (select_ln938_1)> <Delay = 0.00>
ST_67 : Operation 734 [1/1] (0.42ns)   --->   "%select_ln954_13 = select i1 %select_ln938_1, i256 %data_split_V_1_153, i256 %data_split_V_0_112" [./dut.cpp:954]   --->   Operation 734 'select' 'select_ln954_13' <Predicate = true> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_67 : Operation 735 [2/2] (1.20ns)   --->   "%local_A_pong_V_load_14 = load i9 %local_A_pong_V_addr_30" [./dut.cpp:948]   --->   Operation 735 'load' 'local_A_pong_V_load_14' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 512> <RAM>
ST_67 : Operation 736 [2/2] (1.20ns)   --->   "%local_A_pong_V_load_15 = load i9 %local_A_pong_V_addr_31" [./dut.cpp:948]   --->   Operation 736 'load' 'local_A_pong_V_load_15' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 512> <RAM>

State 68 <SV = 13> <Delay = 1.62>
ST_68 : Operation 737 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %fifo_A_PE_3_0_x052, i256 %select_ln954_6" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 737 'write' 'write_ln174' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 2> <FIFO>
ST_68 : Operation 738 [1/2] (1.20ns)   --->   "%local_A_pong_V_load_14 = load i9 %local_A_pong_V_addr_30" [./dut.cpp:948]   --->   Operation 738 'load' 'local_A_pong_V_load_14' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 512> <RAM>
ST_68 : Operation 739 [1/1] (0.00ns)   --->   "%data_split_V_0_113 = trunc i512 %local_A_pong_V_load_14"   --->   Operation 739 'trunc' 'data_split_V_0_113' <Predicate = (!select_ln938_1)> <Delay = 0.00>
ST_68 : Operation 740 [1/1] (0.00ns)   --->   "%data_split_V_1_154 = partselect i256 @_ssdm_op_PartSelect.i256.i512.i32.i32, i512 %local_A_pong_V_load_14, i32 256, i32 511"   --->   Operation 740 'partselect' 'data_split_V_1_154' <Predicate = (select_ln938_1)> <Delay = 0.00>
ST_68 : Operation 741 [1/1] (0.42ns)   --->   "%select_ln954_14 = select i1 %select_ln938_1, i256 %data_split_V_1_154, i256 %data_split_V_0_113" [./dut.cpp:954]   --->   Operation 741 'select' 'select_ln954_14' <Predicate = true> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_68 : Operation 742 [1/2] (1.20ns)   --->   "%local_A_pong_V_load_15 = load i9 %local_A_pong_V_addr_31" [./dut.cpp:948]   --->   Operation 742 'load' 'local_A_pong_V_load_15' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 512> <RAM>
ST_68 : Operation 743 [1/1] (0.00ns)   --->   "%data_split_V_0_114 = trunc i512 %local_A_pong_V_load_15"   --->   Operation 743 'trunc' 'data_split_V_0_114' <Predicate = (!select_ln938_1)> <Delay = 0.00>
ST_68 : Operation 744 [1/1] (0.00ns)   --->   "%data_split_V_1_155 = partselect i256 @_ssdm_op_PartSelect.i256.i512.i32.i32, i512 %local_A_pong_V_load_15, i32 256, i32 511"   --->   Operation 744 'partselect' 'data_split_V_1_155' <Predicate = (select_ln938_1)> <Delay = 0.00>
ST_68 : Operation 745 [1/1] (0.42ns)   --->   "%select_ln954_15 = select i1 %select_ln938_1, i256 %data_split_V_1_155, i256 %data_split_V_0_114" [./dut.cpp:954]   --->   Operation 745 'select' 'select_ln954_15' <Predicate = true> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 69 <SV = 14> <Delay = 1.21>
ST_69 : Operation 746 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %fifo_A_PE_3_0_x052, i256 %select_ln954_7" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 746 'write' 'write_ln174' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 2> <FIFO>

State 70 <SV = 15> <Delay = 1.21>
ST_70 : Operation 747 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %fifo_A_PE_3_0_x052, i256 %select_ln954_8" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 747 'write' 'write_ln174' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 2> <FIFO>

State 71 <SV = 16> <Delay = 1.21>
ST_71 : Operation 748 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %fifo_A_PE_3_0_x052, i256 %select_ln954_9" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 748 'write' 'write_ln174' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 2> <FIFO>

State 72 <SV = 17> <Delay = 1.21>
ST_72 : Operation 749 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %fifo_A_PE_3_0_x052, i256 %select_ln954_10" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 749 'write' 'write_ln174' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 2> <FIFO>

State 73 <SV = 18> <Delay = 1.21>
ST_73 : Operation 750 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %fifo_A_PE_3_0_x052, i256 %select_ln954_11" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 750 'write' 'write_ln174' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 2> <FIFO>

State 74 <SV = 19> <Delay = 1.21>
ST_74 : Operation 751 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %fifo_A_PE_3_0_x052, i256 %select_ln954_12" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 751 'write' 'write_ln174' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 2> <FIFO>

State 75 <SV = 20> <Delay = 1.21>
ST_75 : Operation 752 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %fifo_A_PE_3_0_x052, i256 %select_ln954_13" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 752 'write' 'write_ln174' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 2> <FIFO>

State 76 <SV = 21> <Delay = 1.21>
ST_76 : Operation 753 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %fifo_A_PE_3_0_x052, i256 %select_ln954_14" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 753 'write' 'write_ln174' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 2> <FIFO>

State 77 <SV = 22> <Delay = 1.21>
ST_77 : Operation 754 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @A_IO_L2_in_boundary_x0_loop_17_A_IO_L2_in_boundary_x0_loop_18_A_IO_L2_in_boundary_x0_loop_19_str"   --->   Operation 754 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 755 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 512, i64 512, i64 512"   --->   Operation 755 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 756 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @A_IO_L2_in_boundary_x0_loop_18_A_IO_L2_in_boundary_x0_loop_19_str"   --->   Operation 756 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 757 [1/1] (0.00ns)   --->   "%specpipeline_ln940 = specpipeline void @_ssdm_op_SpecPipeline, i32 19, i32 0, i32 0, i32 0, void @empty_49" [./dut.cpp:940]   --->   Operation 757 'specpipeline' 'specpipeline_ln940' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 758 [1/1] (0.00ns)   --->   "%specloopname_ln940 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1636" [./dut.cpp:940]   --->   Operation 758 'specloopname' 'specloopname_ln940' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 759 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %fifo_A_PE_3_0_x052, i256 %select_ln954_15" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 759 'write' 'write_ln174' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 2> <FIFO>
ST_77 : Operation 760 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader.preheader"   --->   Operation 760 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 78 <SV = 2> <Delay = 1.29>
ST_78 : Operation 761 [1/1] (0.00ns)   --->   "%indvar_flatten165 = phi i14 %add_ln890_408, void %.preheader177, i14 0, void %.preheader177.preheader.preheader"   --->   Operation 761 'phi' 'indvar_flatten165' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 762 [1/1] (0.00ns)   --->   "%c5_V = phi i2 %select_ln890_621, void %.preheader177, i2 0, void %.preheader177.preheader.preheader"   --->   Operation 762 'phi' 'c5_V' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 763 [1/1] (0.00ns)   --->   "%indvar_flatten137 = phi i14 %select_ln890_625, void %.preheader177, i14 0, void %.preheader177.preheader.preheader"   --->   Operation 763 'phi' 'indvar_flatten137' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 764 [1/1] (0.00ns)   --->   "%c6_V = phi i6 %select_ln890_623, void %.preheader177, i6 0, void %.preheader177.preheader.preheader"   --->   Operation 764 'phi' 'c6_V' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 765 [1/1] (0.00ns)   --->   "%indvar_flatten125 = phi i9 %select_ln890_624, void %.preheader177, i9 0, void %.preheader177.preheader.preheader"   --->   Operation 765 'phi' 'indvar_flatten125' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 766 [1/1] (0.00ns)   --->   "%c8_V = phi i5 %add_ln691_1724, void %.preheader177, i5 0, void %.preheader177.preheader.preheader"   --->   Operation 766 'phi' 'c8_V' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 767 [1/1] (0.76ns)   --->   "%add_ln890_408 = add i14 %indvar_flatten165, i14 1"   --->   Operation 767 'add' 'add_ln890_408' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 768 [1/1] (0.00ns)   --->   "%div_i_i = partselect i4 @_ssdm_op_PartSelect.i4.i6.i32.i32, i6 %c6_V, i32 1, i32 4"   --->   Operation 768 'partselect' 'div_i_i' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 769 [1/1] (0.00ns)   --->   "%empty_2525 = trunc i6 %c6_V"   --->   Operation 769 'trunc' 'empty_2525' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 770 [1/1] (0.65ns)   --->   "%icmp_ln890_1792 = icmp_eq  i14 %indvar_flatten165, i14 8192"   --->   Operation 770 'icmp' 'icmp_ln890_1792' <Predicate = true> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 771 [1/1] (0.00ns)   --->   "%br_ln890 = br i1 %icmp_ln890_1792, void %.preheader177, void %.loopexit"   --->   Operation 771 'br' 'br_ln890' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 772 [1/1] (0.43ns)   --->   "%add_ln691 = add i2 %c5_V, i2 1"   --->   Operation 772 'add' 'add_ln691' <Predicate = (!icmp_ln890_1792)> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 773 [1/1] (0.65ns)   --->   "%icmp_ln890_1793 = icmp_eq  i14 %indvar_flatten137, i14 4096"   --->   Operation 773 'icmp' 'icmp_ln890_1793' <Predicate = (!icmp_ln890_1792)> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 774 [1/1] (0.29ns)   --->   "%select_ln890 = select i1 %icmp_ln890_1793, i6 0, i6 %c6_V"   --->   Operation 774 'select' 'select_ln890' <Predicate = (!icmp_ln890_1792)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_78 : Operation 775 [1/1] (0.27ns)   --->   "%select_ln890_621 = select i1 %icmp_ln890_1793, i2 %add_ln691, i2 %c5_V"   --->   Operation 775 'select' 'select_ln890_621' <Predicate = (!icmp_ln890_1792)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_78 : Operation 776 [1/1] (0.12ns)   --->   "%xor_ln890 = xor i1 %icmp_ln890_1793, i1 1"   --->   Operation 776 'xor' 'xor_ln890' <Predicate = (!icmp_ln890_1792)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 777 [1/1] (0.63ns)   --->   "%icmp_ln890_1794 = icmp_eq  i5 %c8_V, i5 16"   --->   Operation 777 'icmp' 'icmp_ln890_1794' <Predicate = (!icmp_ln890_1792)> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 778 [1/1] (0.00ns) (grouped into LUT with out node or_ln978_1)   --->   "%and_ln890_11 = and i1 %icmp_ln890_1794, i1 %xor_ln890"   --->   Operation 778 'and' 'and_ln890_11' <Predicate = (!icmp_ln890_1792)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 779 [1/1] (0.59ns)   --->   "%icmp_ln890_1795 = icmp_eq  i9 %indvar_flatten125, i9 128"   --->   Operation 779 'icmp' 'icmp_ln890_1795' <Predicate = (!icmp_ln890_1792)> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 780 [1/1] (0.12ns)   --->   "%and_ln890_12 = and i1 %icmp_ln890_1795, i1 %xor_ln890"   --->   Operation 780 'and' 'and_ln890_12' <Predicate = (!icmp_ln890_1792)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 781 [1/1] (0.00ns) (grouped into LUT with out node or_ln978_1)   --->   "%xor_ln976 = xor i1 %icmp_ln890_1795, i1 1" [./dut.cpp:976]   --->   Operation 781 'xor' 'xor_ln976' <Predicate = (!icmp_ln890_1792)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 782 [1/1] (0.00ns) (grouped into LUT with out node or_ln978_1)   --->   "%or_ln976 = or i1 %icmp_ln890_1793, i1 %xor_ln976" [./dut.cpp:976]   --->   Operation 782 'or' 'or_ln976' <Predicate = (!icmp_ln890_1792)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 783 [1/1] (0.00ns) (grouped into LUT with out node or_ln978_1)   --->   "%and_ln976 = and i1 %and_ln890_11, i1 %or_ln976" [./dut.cpp:976]   --->   Operation 783 'and' 'and_ln976' <Predicate = (!icmp_ln890_1792)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 784 [1/1] (0.00ns) (grouped into LUT with out node or_ln978_1)   --->   "%or_ln978 = or i1 %and_ln976, i1 %and_ln890_12" [./dut.cpp:978]   --->   Operation 784 'or' 'or_ln978' <Predicate = (!icmp_ln890_1792)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 785 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln978_1 = or i1 %or_ln978, i1 %icmp_ln890_1793" [./dut.cpp:978]   --->   Operation 785 'or' 'or_ln978_1' <Predicate = (!icmp_ln890_1792)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 786 [1/1] (0.27ns) (out node of the LUT)   --->   "%select_ln978 = select i1 %or_ln978_1, i5 0, i5 %c8_V" [./dut.cpp:978]   --->   Operation 786 'select' 'select_ln978' <Predicate = (!icmp_ln890_1792)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_78 : Operation 787 [1/1] (0.71ns)   --->   "%add_ln890 = add i9 %indvar_flatten125, i9 1"   --->   Operation 787 'add' 'add_ln890' <Predicate = (!icmp_ln890_1792)> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 788 [1/1] (0.00ns) (grouped into LUT with out node select_ln890_624)   --->   "%or_ln890 = or i1 %and_ln890_12, i1 %icmp_ln890_1793"   --->   Operation 788 'or' 'or_ln890' <Predicate = (!icmp_ln890_1792)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 789 [1/1] (0.30ns) (out node of the LUT)   --->   "%select_ln890_624 = select i1 %or_ln890, i9 1, i9 %add_ln890"   --->   Operation 789 'select' 'select_ln890_624' <Predicate = (!icmp_ln890_1792)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_78 : Operation 790 [1/1] (0.76ns)   --->   "%add_ln890_407 = add i14 %indvar_flatten137, i14 1"   --->   Operation 790 'add' 'add_ln890_407' <Predicate = (!icmp_ln890_1792)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 791 [1/1] (0.34ns)   --->   "%select_ln890_625 = select i1 %icmp_ln890_1793, i14 1, i14 %add_ln890_407"   --->   Operation 791 'select' 'select_ln890_625' <Predicate = (!icmp_ln890_1792)> <Delay = 0.34> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 79 <SV = 3> <Delay = 2.25>
ST_79 : Operation 792 [1/1] (0.00ns) (grouped into LUT with out node add_ln986)   --->   "%zext_ln986 = zext i2 %select_ln890_621" [./dut.cpp:986]   --->   Operation 792 'zext' 'zext_ln986' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 793 [1/1] (0.00ns) (grouped into LUT with out node select_ln976)   --->   "%select_ln890_622 = select i1 %icmp_ln890_1793, i4 0, i4 %div_i_i"   --->   Operation 793 'select' 'select_ln890_622' <Predicate = (!and_ln890_12)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_79 : Operation 794 [1/1] (0.70ns)   --->   "%add_ln691_1723 = add i6 %select_ln890, i6 1"   --->   Operation 794 'add' 'add_ln691_1723' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 795 [1/1] (0.00ns) (grouped into LUT with out node select_ln976)   --->   "%div_i_i203_mid1 = partselect i4 @_ssdm_op_PartSelect.i4.i6.i32.i32, i6 %add_ln691_1723, i32 1, i32 4"   --->   Operation 795 'partselect' 'div_i_i203_mid1' <Predicate = (and_ln890_12)> <Delay = 0.00>
ST_79 : Operation 796 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln976 = select i1 %and_ln890_12, i4 %div_i_i203_mid1, i4 %select_ln890_622" [./dut.cpp:976]   --->   Operation 796 'select' 'select_ln976' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_79 : Operation 797 [1/1] (0.29ns)   --->   "%select_ln890_623 = select i1 %and_ln890_12, i6 %add_ln691_1723, i6 %select_ln890"   --->   Operation 797 'select' 'select_ln890_623' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_79 : Operation 798 [1/1] (0.00ns) (grouped into LUT with out node add_ln986)   --->   "%shl_ln986 = shl i5 %select_ln978, i5 1" [./dut.cpp:986]   --->   Operation 798 'shl' 'shl_ln986' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 799 [1/1] (0.70ns) (out node of the LUT)   --->   "%add_ln986 = add i5 %shl_ln986, i5 %zext_ln986" [./dut.cpp:986]   --->   Operation 799 'add' 'add_ln986' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 800 [1/1] (0.00ns)   --->   "%or_ln = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i5.i4, i5 %add_ln986, i4 %select_ln976" [./dut.cpp:986]   --->   Operation 800 'bitconcatenate' 'or_ln' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 801 [1/1] (0.00ns)   --->   "%zext_ln986_1 = zext i9 %or_ln" [./dut.cpp:986]   --->   Operation 801 'zext' 'zext_ln986_1' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 802 [1/1] (0.00ns)   --->   "%local_A_ping_V_addr = getelementptr i512 %local_A_ping_V, i64 0, i64 %zext_ln986_1" [./dut.cpp:986]   --->   Operation 802 'getelementptr' 'local_A_ping_V_addr' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 803 [2/2] (1.20ns)   --->   "%in_data_V = load i9 %local_A_ping_V_addr" [./dut.cpp:986]   --->   Operation 803 'load' 'in_data_V' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 512> <RAM>
ST_79 : Operation 804 [1/1] (0.70ns)   --->   "%add_ln691_1724 = add i5 %select_ln978, i5 1"   --->   Operation 804 'add' 'add_ln691_1724' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 80 <SV = 4> <Delay = 1.62>
ST_80 : Operation 805 [1/1] (0.00ns) (grouped into LUT with out node select_ln992)   --->   "%and_ln890 = and i1 %empty_2525, i1 %xor_ln890"   --->   Operation 805 'and' 'and_ln890' <Predicate = (!and_ln890_12)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 806 [1/1] (0.00ns) (grouped into LUT with out node select_ln992)   --->   "%empty_2526 = trunc i6 %add_ln691_1723"   --->   Operation 806 'trunc' 'empty_2526' <Predicate = (and_ln890_12)> <Delay = 0.00>
ST_80 : Operation 807 [1/1] (0.00ns) (grouped into LUT with out node select_ln992)   --->   "%select_ln976_1 = select i1 %and_ln890_12, i1 %empty_2526, i1 %and_ln890" [./dut.cpp:976]   --->   Operation 807 'select' 'select_ln976_1' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_80 : Operation 808 [1/2] (1.20ns)   --->   "%in_data_V = load i9 %local_A_ping_V_addr" [./dut.cpp:986]   --->   Operation 808 'load' 'in_data_V' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 512> <RAM>
ST_80 : Operation 809 [1/1] (0.00ns) (grouped into LUT with out node select_ln992)   --->   "%data_split_V_0 = trunc i512 %in_data_V"   --->   Operation 809 'trunc' 'data_split_V_0' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 810 [1/1] (0.00ns) (grouped into LUT with out node select_ln992)   --->   "%data_split_V_1 = partselect i256 @_ssdm_op_PartSelect.i256.i512.i32.i32, i512 %in_data_V, i32 256, i32 511"   --->   Operation 810 'partselect' 'data_split_V_1' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 811 [1/1] (0.42ns) (out node of the LUT)   --->   "%select_ln992 = select i1 %select_ln976_1, i256 %data_split_V_1, i256 %data_split_V_0" [./dut.cpp:992]   --->   Operation 811 'select' 'select_ln992' <Predicate = true> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 81 <SV = 5> <Delay = 1.21>
ST_81 : Operation 812 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @A_IO_L2_in_boundary_x0_loop_22_A_IO_L2_in_boundary_x0_loop_24_A_IO_L2_in_boundary_x0_loop_25_str"   --->   Operation 812 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 813 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8192, i64 8192, i64 8192"   --->   Operation 813 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 814 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @A_IO_L2_in_boundary_x0_loop_23_A_IO_L2_in_boundary_x0_loop_24_A_IO_L2_in_boundary_x0_loop_25_str"   --->   Operation 814 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 815 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @A_IO_L2_in_boundary_x0_loop_24_A_IO_L2_in_boundary_x0_loop_25_str"   --->   Operation 815 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 816 [1/1] (0.00ns)   --->   "%specpipeline_ln980 = specpipeline void @_ssdm_op_SpecPipeline, i32 4, i32 0, i32 0, i32 0, void @empty_49" [./dut.cpp:980]   --->   Operation 816 'specpipeline' 'specpipeline_ln980' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 817 [1/1] (0.00ns)   --->   "%specloopname_ln980 = specloopname void @_ssdm_op_SpecLoopName, void @empty_314" [./dut.cpp:980]   --->   Operation 817 'specloopname' 'specloopname_ln980' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 818 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %fifo_A_PE_3_0_x052, i256 %select_ln992" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 818 'write' 'write_ln174' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 2> <FIFO>
ST_81 : Operation 819 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader177.preheader"   --->   Operation 819 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 82 <SV = 3> <Delay = 0.00>
ST_82 : Operation 820 [1/1] (0.00ns)   --->   "%ret_ln1031 = ret" [./dut.cpp:1031]   --->   Operation 820 'ret' 'ret_ln1031' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 3.33ns, clock uncertainty: 0.9ns.

 <State 1>: 0.387ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('indvar_flatten117') with incoming values : ('add_ln890_416') [13]  (0.387 ns)

 <State 2>: 0.983ns
The critical path consists of the following:
	'phi' operation ('indvar_flatten103') with incoming values : ('select_ln890_640') [14]  (0 ns)
	'icmp' operation ('icmp_ln890582') [24]  (0.617 ns)
	'xor' operation ('xor_ln853', ./dut.cpp:853) [26]  (0.122 ns)
	'and' operation ('and_ln853_1', ./dut.cpp:853) [29]  (0.122 ns)
	'or' operation ('or_ln854', ./dut.cpp:854) [31]  (0.122 ns)

 <State 3>: 0.985ns
The critical path consists of the following:
	'phi' operation ('c4.V') with incoming values : ('select_ln890_629') [41]  (0 ns)
	'add' operation ('add_ln691_1727') [47]  (0.707 ns)
	'select' operation ('select_ln890_629') [52]  (0.278 ns)

 <State 4>: 2.42ns
The critical path consists of the following:
	fifo read on port 'fifo_A_A_IO_L2_in_3_x08' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145) [109]  (1.22 ns)
	'store' operation ('store_ln875', ./dut.cpp:875) of variable 'fifo_A_A_IO_L2_in_3_x08_read_16', /home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145 on array 'local_A_pong.V', ./dut.cpp:843 [110]  (1.2 ns)

 <State 5>: 2.42ns
The critical path consists of the following:
	fifo read on port 'fifo_A_A_IO_L2_in_3_x08' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145) [111]  (1.22 ns)
	'store' operation ('store_ln875', ./dut.cpp:875) of variable 'fifo_A_A_IO_L2_in_3_x08_read_17', /home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145 on array 'local_A_pong.V', ./dut.cpp:843 [112]  (1.2 ns)

 <State 6>: 2.42ns
The critical path consists of the following:
	fifo read on port 'fifo_A_A_IO_L2_in_3_x08' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145) [113]  (1.22 ns)
	'store' operation ('store_ln875', ./dut.cpp:875) of variable 'fifo_A_A_IO_L2_in_3_x08_read_18', /home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145 on array 'local_A_pong.V', ./dut.cpp:843 [114]  (1.2 ns)

 <State 7>: 2.42ns
The critical path consists of the following:
	fifo read on port 'fifo_A_A_IO_L2_in_3_x08' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145) [115]  (1.22 ns)
	'store' operation ('store_ln875', ./dut.cpp:875) of variable 'fifo_A_A_IO_L2_in_3_x08_read_19', /home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145 on array 'local_A_pong.V', ./dut.cpp:843 [116]  (1.2 ns)

 <State 8>: 2.42ns
The critical path consists of the following:
	fifo read on port 'fifo_A_A_IO_L2_in_3_x08' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145) [117]  (1.22 ns)
	'store' operation ('store_ln875', ./dut.cpp:875) of variable 'fifo_A_A_IO_L2_in_3_x08_read_20', /home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145 on array 'local_A_pong.V', ./dut.cpp:843 [118]  (1.2 ns)

 <State 9>: 2.42ns
The critical path consists of the following:
	fifo read on port 'fifo_A_A_IO_L2_in_3_x08' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145) [119]  (1.22 ns)
	'store' operation ('store_ln875', ./dut.cpp:875) of variable 'fifo_A_A_IO_L2_in_3_x08_read_21', /home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145 on array 'local_A_pong.V', ./dut.cpp:843 [120]  (1.2 ns)

 <State 10>: 2.42ns
The critical path consists of the following:
	fifo read on port 'fifo_A_A_IO_L2_in_3_x08' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145) [121]  (1.22 ns)
	'store' operation ('store_ln875', ./dut.cpp:875) of variable 'fifo_A_A_IO_L2_in_3_x08_read_22', /home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145 on array 'local_A_pong.V', ./dut.cpp:843 [122]  (1.2 ns)

 <State 11>: 2.42ns
The critical path consists of the following:
	fifo read on port 'fifo_A_A_IO_L2_in_3_x08' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145) [123]  (1.22 ns)
	'store' operation ('store_ln875', ./dut.cpp:875) of variable 'fifo_A_A_IO_L2_in_3_x08_read_23', /home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145 on array 'local_A_pong.V', ./dut.cpp:843 [124]  (1.2 ns)

 <State 12>: 2.42ns
The critical path consists of the following:
	fifo read on port 'fifo_A_A_IO_L2_in_3_x08' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145) [125]  (1.22 ns)
	'store' operation ('store_ln875', ./dut.cpp:875) of variable 'fifo_A_A_IO_L2_in_3_x08_read_24', /home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145 on array 'local_A_pong.V', ./dut.cpp:843 [126]  (1.2 ns)

 <State 13>: 2.42ns
The critical path consists of the following:
	fifo read on port 'fifo_A_A_IO_L2_in_3_x08' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145) [127]  (1.22 ns)
	'store' operation ('store_ln875', ./dut.cpp:875) of variable 'fifo_A_A_IO_L2_in_3_x08_read_25', /home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145 on array 'local_A_pong.V', ./dut.cpp:843 [128]  (1.2 ns)

 <State 14>: 2.42ns
The critical path consists of the following:
	fifo read on port 'fifo_A_A_IO_L2_in_3_x08' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145) [129]  (1.22 ns)
	'store' operation ('store_ln875', ./dut.cpp:875) of variable 'fifo_A_A_IO_L2_in_3_x08_read_26', /home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145 on array 'local_A_pong.V', ./dut.cpp:843 [130]  (1.2 ns)

 <State 15>: 2.42ns
The critical path consists of the following:
	fifo read on port 'fifo_A_A_IO_L2_in_3_x08' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145) [131]  (1.22 ns)
	'store' operation ('store_ln875', ./dut.cpp:875) of variable 'fifo_A_A_IO_L2_in_3_x08_read_27', /home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145 on array 'local_A_pong.V', ./dut.cpp:843 [132]  (1.2 ns)

 <State 16>: 2.42ns
The critical path consists of the following:
	fifo read on port 'fifo_A_A_IO_L2_in_3_x08' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145) [133]  (1.22 ns)
	'store' operation ('store_ln875', ./dut.cpp:875) of variable 'fifo_A_A_IO_L2_in_3_x08_read_28', /home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145 on array 'local_A_pong.V', ./dut.cpp:843 [134]  (1.2 ns)

 <State 17>: 2.42ns
The critical path consists of the following:
	fifo read on port 'fifo_A_A_IO_L2_in_3_x08' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145) [135]  (1.22 ns)
	'store' operation ('store_ln875', ./dut.cpp:875) of variable 'fifo_A_A_IO_L2_in_3_x08_read_29', /home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145 on array 'local_A_pong.V', ./dut.cpp:843 [136]  (1.2 ns)

 <State 18>: 2.42ns
The critical path consists of the following:
	fifo read on port 'fifo_A_A_IO_L2_in_3_x08' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145) [137]  (1.22 ns)
	'store' operation ('store_ln875', ./dut.cpp:875) of variable 'fifo_A_A_IO_L2_in_3_x08_read_30', /home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145 on array 'local_A_pong.V', ./dut.cpp:843 [138]  (1.2 ns)

 <State 19>: 2.42ns
The critical path consists of the following:
	fifo read on port 'fifo_A_A_IO_L2_in_3_x08' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145) [139]  (1.22 ns)
	'store' operation ('store_ln875', ./dut.cpp:875) of variable 'fifo_A_A_IO_L2_in_3_x08_read_31', /home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145 on array 'local_A_pong.V', ./dut.cpp:843 [140]  (1.2 ns)

 <State 20>: 0.387ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('indvar_flatten43') with incoming values : ('add_ln890_414') [148]  (0.387 ns)

 <State 21>: 1.96ns
The critical path consists of the following:
	'phi' operation ('indvar_flatten23') with incoming values : ('select_ln890_639') [150]  (0 ns)
	'icmp' operation ('icmp_ln890_1804') [162]  (0.605 ns)
	'select' operation ('select_ln890_635') [163]  (0.293 ns)
	'add' operation ('add_ln691_1733') [181]  (0.706 ns)
	'select' operation ('select_ln887', ./dut.cpp:887) [184]  (0.351 ns)

 <State 22>: 2.13ns
The critical path consists of the following:
	'add' operation ('add_ln897', ./dut.cpp:897) [169]  (0.706 ns)
	'or' operation ('or_ln897', ./dut.cpp:897) [189]  (0.228 ns)
	'getelementptr' operation ('local_A_ping_V_addr_20', ./dut.cpp:897) [193]  (0 ns)
	'load' operation ('local_A_ping_V_load_1', ./dut.cpp:897) on array 'local_A_ping.V', ./dut.cpp:842 [265]  (1.2 ns)

 <State 23>: 2.13ns
The critical path consists of the following:
	'add' operation ('add_ln897_1', ./dut.cpp:897) [170]  (0.705 ns)
	'or' operation ('or_ln897_13', ./dut.cpp:897) [198]  (0.228 ns)
	'getelementptr' operation ('local_A_ping_V_addr_22', ./dut.cpp:897) [202]  (0 ns)
	'load' operation ('local_A_ping_V_load_3', ./dut.cpp:897) on array 'local_A_ping.V', ./dut.cpp:842 [275]  (1.2 ns)

 <State 24>: 2.13ns
The critical path consists of the following:
	'add' operation ('add_ln897_2', ./dut.cpp:897) [171]  (0.705 ns)
	'or' operation ('or_ln897_16', ./dut.cpp:897) [207]  (0.228 ns)
	'getelementptr' operation ('local_A_ping_V_addr_24', ./dut.cpp:897) [211]  (0 ns)
	'load' operation ('local_A_ping_V_load_5', ./dut.cpp:897) on array 'local_A_ping.V', ./dut.cpp:842 [285]  (1.2 ns)

 <State 25>: 2.14ns
The critical path consists of the following:
	'add' operation ('add_ln897_3', ./dut.cpp:897) [172]  (0.715 ns)
	'or' operation ('or_ln897_17', ./dut.cpp:897) [216]  (0.228 ns)
	'getelementptr' operation ('local_A_ping_V_addr_26', ./dut.cpp:897) [220]  (0 ns)
	'load' operation ('local_A_ping_V_load_7', ./dut.cpp:897) on array 'local_A_ping.V', ./dut.cpp:842 [295]  (1.2 ns)

 <State 26>: 2.14ns
The critical path consists of the following:
	'add' operation ('add_ln897_4', ./dut.cpp:897) [173]  (0.715 ns)
	'or' operation ('or_ln897_18', ./dut.cpp:897) [225]  (0.228 ns)
	'getelementptr' operation ('local_A_ping_V_addr_28', ./dut.cpp:897) [229]  (0 ns)
	'load' operation ('local_A_ping_V_load_9', ./dut.cpp:897) on array 'local_A_ping.V', ./dut.cpp:842 [305]  (1.2 ns)

 <State 27>: 1.63ns
The critical path consists of the following:
	'load' operation ('local_A_ping_V_load_8', ./dut.cpp:897) on array 'local_A_ping.V', ./dut.cpp:842 [300]  (1.2 ns)
	'select' operation ('select_ln903_8', ./dut.cpp:903) [303]  (0.426 ns)

 <State 28>: 1.63ns
The critical path consists of the following:
	'load' operation ('local_A_ping_V_load_10', ./dut.cpp:897) on array 'local_A_ping.V', ./dut.cpp:842 [310]  (1.2 ns)
	'select' operation ('select_ln903_10', ./dut.cpp:903) [313]  (0.426 ns)

 <State 29>: 1.63ns
The critical path consists of the following:
	'load' operation ('local_A_ping_V_load_12', ./dut.cpp:897) on array 'local_A_ping.V', ./dut.cpp:842 [320]  (1.2 ns)
	'select' operation ('select_ln903_12', ./dut.cpp:903) [323]  (0.426 ns)

 <State 30>: 1.63ns
The critical path consists of the following:
	'load' operation ('local_A_ping_V_load_14', ./dut.cpp:897) on array 'local_A_ping.V', ./dut.cpp:842 [330]  (1.2 ns)
	'select' operation ('select_ln903_14', ./dut.cpp:903) [333]  (0.426 ns)

 <State 31>: 1.22ns
The critical path consists of the following:
	fifo write on port 'fifo_A_PE_3_0_x052' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174) [299]  (1.22 ns)

 <State 32>: 1.22ns
The critical path consists of the following:
	fifo write on port 'fifo_A_PE_3_0_x052' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174) [304]  (1.22 ns)

 <State 33>: 1.22ns
The critical path consists of the following:
	fifo write on port 'fifo_A_PE_3_0_x052' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174) [309]  (1.22 ns)

 <State 34>: 1.22ns
The critical path consists of the following:
	fifo write on port 'fifo_A_PE_3_0_x052' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174) [314]  (1.22 ns)

 <State 35>: 1.22ns
The critical path consists of the following:
	fifo write on port 'fifo_A_PE_3_0_x052' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174) [319]  (1.22 ns)

 <State 36>: 1.22ns
The critical path consists of the following:
	fifo write on port 'fifo_A_PE_3_0_x052' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174) [324]  (1.22 ns)

 <State 37>: 1.22ns
The critical path consists of the following:
	fifo write on port 'fifo_A_PE_3_0_x052' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174) [329]  (1.22 ns)

 <State 38>: 1.22ns
The critical path consists of the following:
	fifo write on port 'fifo_A_PE_3_0_x052' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174) [334]  (1.22 ns)

 <State 39>: 1.22ns
The critical path consists of the following:
	fifo write on port 'fifo_A_PE_3_0_x052' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174) [339]  (1.22 ns)

 <State 40>: 1.04ns
The critical path consists of the following:
	'add' operation ('add_ln890_415') [664]  (0.735 ns)
	'select' operation ('select_ln890_640') [665]  (0.301 ns)

 <State 41>: 0.985ns
The critical path consists of the following:
	'phi' operation ('c4.V') with incoming values : ('select_ln890_627') [352]  (0 ns)
	'add' operation ('add_ln691_1725') [358]  (0.707 ns)
	'select' operation ('select_ln890_627') [363]  (0.278 ns)

 <State 42>: 2.42ns
The critical path consists of the following:
	fifo read on port 'fifo_A_A_IO_L2_in_3_x08' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145) [420]  (1.22 ns)
	'store' operation ('store_ln926', ./dut.cpp:926) of variable 'fifo_A_A_IO_L2_in_3_x08_read', /home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145 on array 'local_A_ping.V', ./dut.cpp:842 [421]  (1.2 ns)

 <State 43>: 2.42ns
The critical path consists of the following:
	fifo read on port 'fifo_A_A_IO_L2_in_3_x08' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145) [422]  (1.22 ns)
	'store' operation ('store_ln926', ./dut.cpp:926) of variable 'fifo_A_A_IO_L2_in_3_x08_read_1', /home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145 on array 'local_A_ping.V', ./dut.cpp:842 [423]  (1.2 ns)

 <State 44>: 2.42ns
The critical path consists of the following:
	fifo read on port 'fifo_A_A_IO_L2_in_3_x08' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145) [424]  (1.22 ns)
	'store' operation ('store_ln926', ./dut.cpp:926) of variable 'fifo_A_A_IO_L2_in_3_x08_read_2', /home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145 on array 'local_A_ping.V', ./dut.cpp:842 [425]  (1.2 ns)

 <State 45>: 2.42ns
The critical path consists of the following:
	fifo read on port 'fifo_A_A_IO_L2_in_3_x08' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145) [426]  (1.22 ns)
	'store' operation ('store_ln926', ./dut.cpp:926) of variable 'fifo_A_A_IO_L2_in_3_x08_read_3', /home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145 on array 'local_A_ping.V', ./dut.cpp:842 [427]  (1.2 ns)

 <State 46>: 2.42ns
The critical path consists of the following:
	fifo read on port 'fifo_A_A_IO_L2_in_3_x08' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145) [428]  (1.22 ns)
	'store' operation ('store_ln926', ./dut.cpp:926) of variable 'fifo_A_A_IO_L2_in_3_x08_read_4', /home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145 on array 'local_A_ping.V', ./dut.cpp:842 [429]  (1.2 ns)

 <State 47>: 2.42ns
The critical path consists of the following:
	fifo read on port 'fifo_A_A_IO_L2_in_3_x08' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145) [430]  (1.22 ns)
	'store' operation ('store_ln926', ./dut.cpp:926) of variable 'fifo_A_A_IO_L2_in_3_x08_read_5', /home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145 on array 'local_A_ping.V', ./dut.cpp:842 [431]  (1.2 ns)

 <State 48>: 2.42ns
The critical path consists of the following:
	fifo read on port 'fifo_A_A_IO_L2_in_3_x08' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145) [432]  (1.22 ns)
	'store' operation ('store_ln926', ./dut.cpp:926) of variable 'fifo_A_A_IO_L2_in_3_x08_read_6', /home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145 on array 'local_A_ping.V', ./dut.cpp:842 [433]  (1.2 ns)

 <State 49>: 2.42ns
The critical path consists of the following:
	fifo read on port 'fifo_A_A_IO_L2_in_3_x08' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145) [434]  (1.22 ns)
	'store' operation ('store_ln926', ./dut.cpp:926) of variable 'fifo_A_A_IO_L2_in_3_x08_read_7', /home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145 on array 'local_A_ping.V', ./dut.cpp:842 [435]  (1.2 ns)

 <State 50>: 2.42ns
The critical path consists of the following:
	fifo read on port 'fifo_A_A_IO_L2_in_3_x08' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145) [436]  (1.22 ns)
	'store' operation ('store_ln926', ./dut.cpp:926) of variable 'fifo_A_A_IO_L2_in_3_x08_read_8', /home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145 on array 'local_A_ping.V', ./dut.cpp:842 [437]  (1.2 ns)

 <State 51>: 2.42ns
The critical path consists of the following:
	fifo read on port 'fifo_A_A_IO_L2_in_3_x08' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145) [438]  (1.22 ns)
	'store' operation ('store_ln926', ./dut.cpp:926) of variable 'fifo_A_A_IO_L2_in_3_x08_read_9', /home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145 on array 'local_A_ping.V', ./dut.cpp:842 [439]  (1.2 ns)

 <State 52>: 2.42ns
The critical path consists of the following:
	fifo read on port 'fifo_A_A_IO_L2_in_3_x08' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145) [440]  (1.22 ns)
	'store' operation ('store_ln926', ./dut.cpp:926) of variable 'fifo_A_A_IO_L2_in_3_x08_read_10', /home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145 on array 'local_A_ping.V', ./dut.cpp:842 [441]  (1.2 ns)

 <State 53>: 2.42ns
The critical path consists of the following:
	fifo read on port 'fifo_A_A_IO_L2_in_3_x08' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145) [442]  (1.22 ns)
	'store' operation ('store_ln926', ./dut.cpp:926) of variable 'fifo_A_A_IO_L2_in_3_x08_read_11', /home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145 on array 'local_A_ping.V', ./dut.cpp:842 [443]  (1.2 ns)

 <State 54>: 2.42ns
The critical path consists of the following:
	fifo read on port 'fifo_A_A_IO_L2_in_3_x08' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145) [444]  (1.22 ns)
	'store' operation ('store_ln926', ./dut.cpp:926) of variable 'fifo_A_A_IO_L2_in_3_x08_read_12', /home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145 on array 'local_A_ping.V', ./dut.cpp:842 [445]  (1.2 ns)

 <State 55>: 2.42ns
The critical path consists of the following:
	fifo read on port 'fifo_A_A_IO_L2_in_3_x08' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145) [446]  (1.22 ns)
	'store' operation ('store_ln926', ./dut.cpp:926) of variable 'fifo_A_A_IO_L2_in_3_x08_read_13', /home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145 on array 'local_A_ping.V', ./dut.cpp:842 [447]  (1.2 ns)

 <State 56>: 2.42ns
The critical path consists of the following:
	fifo read on port 'fifo_A_A_IO_L2_in_3_x08' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145) [448]  (1.22 ns)
	'store' operation ('store_ln926', ./dut.cpp:926) of variable 'fifo_A_A_IO_L2_in_3_x08_read_14', /home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145 on array 'local_A_ping.V', ./dut.cpp:842 [449]  (1.2 ns)

 <State 57>: 2.42ns
The critical path consists of the following:
	fifo read on port 'fifo_A_A_IO_L2_in_3_x08' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145) [450]  (1.22 ns)
	'store' operation ('store_ln926', ./dut.cpp:926) of variable 'fifo_A_A_IO_L2_in_3_x08_read_15', /home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145 on array 'local_A_ping.V', ./dut.cpp:842 [451]  (1.2 ns)

 <State 58>: 0.387ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('indvar_flatten95') with incoming values : ('add_ln890_412') [459]  (0.387 ns)

 <State 59>: 1.96ns
The critical path consists of the following:
	'phi' operation ('indvar_flatten75') with incoming values : ('select_ln890_634') [461]  (0 ns)
	'icmp' operation ('icmp_ln890_1802') [473]  (0.605 ns)
	'select' operation ('select_ln890_630') [474]  (0.293 ns)
	'add' operation ('add_ln691_1730') [492]  (0.706 ns)
	'select' operation ('select_ln938', ./dut.cpp:938) [495]  (0.351 ns)

 <State 60>: 2.13ns
The critical path consists of the following:
	'add' operation ('add_ln948', ./dut.cpp:948) [480]  (0.706 ns)
	'or' operation ('or_ln948', ./dut.cpp:948) [500]  (0.228 ns)
	'getelementptr' operation ('local_A_pong_V_addr_17', ./dut.cpp:948) [504]  (0 ns)
	'load' operation ('local_A_pong_V_load_1', ./dut.cpp:948) on array 'local_A_pong.V', ./dut.cpp:843 [576]  (1.2 ns)

 <State 61>: 2.13ns
The critical path consists of the following:
	'add' operation ('add_ln948_1', ./dut.cpp:948) [481]  (0.705 ns)
	'or' operation ('or_ln948_13', ./dut.cpp:948) [509]  (0.228 ns)
	'getelementptr' operation ('local_A_pong_V_addr_19', ./dut.cpp:948) [513]  (0 ns)
	'load' operation ('local_A_pong_V_load_3', ./dut.cpp:948) on array 'local_A_pong.V', ./dut.cpp:843 [586]  (1.2 ns)

 <State 62>: 2.13ns
The critical path consists of the following:
	'add' operation ('add_ln948_2', ./dut.cpp:948) [482]  (0.705 ns)
	'or' operation ('or_ln948_16', ./dut.cpp:948) [518]  (0.228 ns)
	'getelementptr' operation ('local_A_pong_V_addr_21', ./dut.cpp:948) [522]  (0 ns)
	'load' operation ('local_A_pong_V_load_5', ./dut.cpp:948) on array 'local_A_pong.V', ./dut.cpp:843 [596]  (1.2 ns)

 <State 63>: 2.14ns
The critical path consists of the following:
	'add' operation ('add_ln948_3', ./dut.cpp:948) [483]  (0.715 ns)
	'or' operation ('or_ln948_17', ./dut.cpp:948) [527]  (0.228 ns)
	'getelementptr' operation ('local_A_pong_V_addr_23', ./dut.cpp:948) [531]  (0 ns)
	'load' operation ('local_A_pong_V_load_7', ./dut.cpp:948) on array 'local_A_pong.V', ./dut.cpp:843 [606]  (1.2 ns)

 <State 64>: 2.14ns
The critical path consists of the following:
	'add' operation ('add_ln948_4', ./dut.cpp:948) [484]  (0.715 ns)
	'or' operation ('or_ln948_18', ./dut.cpp:948) [536]  (0.228 ns)
	'getelementptr' operation ('local_A_pong_V_addr_25', ./dut.cpp:948) [540]  (0 ns)
	'load' operation ('local_A_pong_V_load_9', ./dut.cpp:948) on array 'local_A_pong.V', ./dut.cpp:843 [616]  (1.2 ns)

 <State 65>: 1.63ns
The critical path consists of the following:
	'load' operation ('local_A_pong_V_load_8', ./dut.cpp:948) on array 'local_A_pong.V', ./dut.cpp:843 [611]  (1.2 ns)
	'select' operation ('select_ln954_8', ./dut.cpp:954) [614]  (0.426 ns)

 <State 66>: 1.63ns
The critical path consists of the following:
	'load' operation ('local_A_pong_V_load_10', ./dut.cpp:948) on array 'local_A_pong.V', ./dut.cpp:843 [621]  (1.2 ns)
	'select' operation ('select_ln954_10', ./dut.cpp:954) [624]  (0.426 ns)

 <State 67>: 1.63ns
The critical path consists of the following:
	'load' operation ('local_A_pong_V_load_12', ./dut.cpp:948) on array 'local_A_pong.V', ./dut.cpp:843 [631]  (1.2 ns)
	'select' operation ('select_ln954_12', ./dut.cpp:954) [634]  (0.426 ns)

 <State 68>: 1.63ns
The critical path consists of the following:
	'load' operation ('local_A_pong_V_load_14', ./dut.cpp:948) on array 'local_A_pong.V', ./dut.cpp:843 [641]  (1.2 ns)
	'select' operation ('select_ln954_14', ./dut.cpp:954) [644]  (0.426 ns)

 <State 69>: 1.22ns
The critical path consists of the following:
	fifo write on port 'fifo_A_PE_3_0_x052' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174) [610]  (1.22 ns)

 <State 70>: 1.22ns
The critical path consists of the following:
	fifo write on port 'fifo_A_PE_3_0_x052' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174) [615]  (1.22 ns)

 <State 71>: 1.22ns
The critical path consists of the following:
	fifo write on port 'fifo_A_PE_3_0_x052' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174) [620]  (1.22 ns)

 <State 72>: 1.22ns
The critical path consists of the following:
	fifo write on port 'fifo_A_PE_3_0_x052' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174) [625]  (1.22 ns)

 <State 73>: 1.22ns
The critical path consists of the following:
	fifo write on port 'fifo_A_PE_3_0_x052' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174) [630]  (1.22 ns)

 <State 74>: 1.22ns
The critical path consists of the following:
	fifo write on port 'fifo_A_PE_3_0_x052' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174) [635]  (1.22 ns)

 <State 75>: 1.22ns
The critical path consists of the following:
	fifo write on port 'fifo_A_PE_3_0_x052' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174) [640]  (1.22 ns)

 <State 76>: 1.22ns
The critical path consists of the following:
	fifo write on port 'fifo_A_PE_3_0_x052' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174) [645]  (1.22 ns)

 <State 77>: 1.22ns
The critical path consists of the following:
	fifo write on port 'fifo_A_PE_3_0_x052' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174) [650]  (1.22 ns)

 <State 78>: 1.3ns
The critical path consists of the following:
	'phi' operation ('indvar_flatten137') with incoming values : ('select_ln890_625') [672]  (0 ns)
	'icmp' operation ('icmp_ln890_1793') [685]  (0.652 ns)
	'xor' operation ('xor_ln890') [690]  (0.122 ns)
	'and' operation ('and_ln890_12') [695]  (0.122 ns)
	'or' operation ('or_ln978', ./dut.cpp:978) [707]  (0 ns)
	'or' operation ('or_ln978_1', ./dut.cpp:978) [708]  (0.122 ns)
	'select' operation ('select_ln978', ./dut.cpp:978) [709]  (0.278 ns)

 <State 79>: 2.26ns
The critical path consists of the following:
	'add' operation ('add_ln691_1723') [696]  (0.706 ns)
	'select' operation ('select_ln976', ./dut.cpp:976) [699]  (0.351 ns)
	'getelementptr' operation ('local_A_ping_V_addr', ./dut.cpp:986) [714]  (0 ns)
	'load' operation ('in_data.V', ./dut.cpp:986) on array 'local_A_ping.V', ./dut.cpp:842 [717]  (1.2 ns)

 <State 80>: 1.63ns
The critical path consists of the following:
	'load' operation ('in_data.V', ./dut.cpp:986) on array 'local_A_ping.V', ./dut.cpp:842 [717]  (1.2 ns)
	'select' operation ('select_ln992', ./dut.cpp:992) [720]  (0.426 ns)

 <State 81>: 1.22ns
The critical path consists of the following:
	fifo write on port 'fifo_A_PE_3_0_x052' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174) [721]  (1.22 ns)

 <State 82>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79
	State 80
	State 81
	State 82


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
