Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: E:/Application/VIVADO/Vivado/2024.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pc
Compiling module xil_defaultlib.imem
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.sign_extend
Compiling module xil_defaultlib.sl1
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.dmem
Compiling module xil_defaultlib.plus2adder
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.mux_2x1
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_tb_behav
