  % Handle batch mode
  % to overcome problems with too many open files
  \let\mypdfximage\pdfximage\def\pdfximage{\immediate\mypdfximage}
  % Set document class depending on configuration
  \documentclass[twoside]{book}
  %% moved from doxygen.sty due to workaround for LaTex 2019 version and unmaintained tabu package
  \usepackage{ifthen}
  \ifx\requestedLaTeXdate\undefined
    \usepackage{array}
  \else
    \usepackage{array}[=2016-10-06]
  \fi
  %%
  % Packages required by doxygen
  \usepackage{fixltx2e} % for \textsubscript
  \usepackage{doxygen}
  \usepackage{graphicx}
  \usepackage[utf8]{inputenc}
  \usepackage{makeidx}
  \PassOptionsToPackage{warn}{textcomp}
  \usepackage{textcomp}
  \usepackage[nointegrals]{wasysym}
  \usepackage{ifxetex}
  % NLS support packages
  % Define default fonts
  % Font selection
  \usepackage[T1]{fontenc}
  % set main and monospaced font
  \usepackage[scaled=.90]{helvet}
\usepackage{courier}
\renewcommand{\familydefault}{\sfdefault}
  \usepackage{sectsty}
  \allsectionsfont{%
    \fontseries{bc}\selectfont%
    \color{darkgray}%
  }
  \renewcommand{\DoxyLabelFont}{%
    \fontseries{bc}\selectfont%
    \color{darkgray}%
  }
  \newcommand{\+}{\discretionary{\mbox{\scriptsize$\hookleftarrow$}}{}{}}
   % Arguments of doxygenemoji:
   % 1) ':<text>:' form of the emoji, already LaTeX-escaped
   % 2) file with the name of the emoji without the .png extension
   % in case image exist use this otherwise use the ':<text>:' form
   \newcommand{\doxygenemoji}[2]{%
     \IfFileExists{./#2.png}{\raisebox{-0.1em}{\includegraphics[height=0.9em]{./#2.png}}}{#1}%
   }
  % Page & text layout
  \usepackage{geometry}
  \geometry{%
    a4paper,%
    top=2.5cm,%
    bottom=2.5cm,%
    left=2.5cm,%
    right=2.5cm%
  }
  % Allow a bit of overflow to go unnoticed by other means
  \tolerance=750
  \hfuzz=15pt
  \hbadness=750
  \setlength{\emergencystretch}{15pt}
  \setlength{\parindent}{0cm}
  \newcommand{\doxynormalparskip}{\setlength{\parskip}{3ex plus 2ex minus 2ex}}
  \newcommand{\doxytocparskip}{\setlength{\parskip}{1ex plus 0ex minus 0ex}}
  \doxynormalparskip
  % Redefine paragraph/subparagraph environments, using sectsty fonts
  \makeatletter
  \renewcommand{\paragraph}{%
    \@startsection{paragraph}{4}{0ex}{-1.0ex}{1.0ex}{%
      \normalfont\normalsize\bfseries\SS@parafont%
    }%
  }
  \renewcommand{\subparagraph}{%
    \@startsection{subparagraph}{5}{0ex}{-1.0ex}{1.0ex}{%
      \normalfont\normalsize\bfseries\SS@subparafont%
    }%
  }
  \makeatother
  \makeatletter
  \newcommand\hrulefilll{\leavevmode\leaders\hrule\hskip 0pt plus 1filll\kern\z@}
  \makeatother
  % Headers & footers
  \usepackage{fancyhdr}
  \pagestyle{fancyplain}
  \renewcommand{\footrulewidth}{0.4pt}
  \fancypagestyle{fancyplain}{
    \fancyhf{}
    \fancyhead[LE, RO]{\bfseries\thepage}
    \fancyhead[LO]{\bfseries\rightmark}
    \fancyhead[RE]{\bfseries\leftmark}
    \fancyfoot[LO, RE]{\bfseries\scriptsize Generated by Doxygen }
  }
  \fancypagestyle{plain}{
    \fancyhf{}
    \fancyfoot[LO, RE]{\bfseries\scriptsize Generated by Doxygen }
    \renewcommand{\headrulewidth}{0pt}
  }
  \pagestyle{fancyplain}
  \renewcommand{\chaptermark}[1]{%
    \markboth{#1}{}%
  }
  \renewcommand{\sectionmark}[1]{%
    \markright{\thesection\ #1}%
  }
  % ToC, LoF, LoT, bibliography, and index
  % Indices & bibliography
  \usepackage{natbib}
  \usepackage[titles]{tocloft}
  \setcounter{tocdepth}{3}
  \setcounter{secnumdepth}{5}
  % creating indexes
  \makeindex
  \usepackage{newunicodechar}
  \newunicodechar{⁻}{${}^{-}$}% Superscript minus
  \newunicodechar{²}{${}^{2}$}% Superscript two
  \newunicodechar{³}{${}^{3}$}% Superscript three
  % Hyperlinks
    % Hyperlinks (required, but should be loaded last)
    \ifpdf
      \usepackage[pdftex,pagebackref=true]{hyperref}
    \else
      \ifxetex
        \usepackage[pagebackref=true]{hyperref}
      \else
        \usepackage[ps2pdf,pagebackref=true]{hyperref}
      \fi
    \fi
    \hypersetup{%
      colorlinks=true,%
      linkcolor=blue,%
      citecolor=blue,%
      unicode,%
      pdftitle={New\+\_\+\+RTOS\+\_\+\+Sailboat},%
      pdfsubject={}%
    }
  % Custom commands used by the header
  % Custom commands
  \newcommand{\clearemptydoublepage}{%
    \newpage{\pagestyle{empty}\cleardoublepage}%
  }
  % caption style definition
  \usepackage{caption}
  \captionsetup{labelsep=space,justification=centering,font={bf},singlelinecheck=off,skip=4pt,position=top}
  % in page table of contents
  \usepackage{etoc}
  \etocsettocstyle{\doxytocparskip}{\doxynormalparskip}
  % prevent numbers overlap the titles in toc
  \renewcommand{\numberline}[1]{#1~}
% End of preamble, now comes the document contents
%===== C O N T E N T S =====
\begin{document}
  \raggedbottom
  % Titlepage & ToC
    % To avoid duplicate page anchors due to reuse of same numbers for
    % the index (be it as roman numbers)
    \hypersetup{pageanchor=false,
                bookmarksnumbered=true,
                pdfencoding=unicode
               }
  \pagenumbering{alph}
  \begin{titlepage}
  \vspace*{7cm}
  \begin{center}%
  {\Large New\+\_\+\+RTOS\+\_\+\+Sailboat}\\
  \vspace*{1cm}
  {\large Generated by Doxygen 1.9.5}\\
  \end{center}
  \end{titlepage}
  \clearemptydoublepage
  \pagenumbering{roman}
  \tableofcontents
  \clearemptydoublepage
  \pagenumbering{arabic}
  % re-enable anchors again
  \hypersetup{pageanchor=true}
%--- Begin generated contents ---
\chapter{CMSIS DSP Software Library}
\label{index}\hypertarget{index}{}\input{index}
\chapter{License}
\label{_license}
\Hypertarget{_license}
\input{_license}
\chapter{Extra Information for ADC Driver}
\label{asfdoc_sam0_adc_extra}
\Hypertarget{asfdoc_sam0_adc_extra}
\input{asfdoc_sam0_adc_extra}
\chapter{Examples for ADC Driver}
\label{asfdoc_sam0_adc_exqsg}
\Hypertarget{asfdoc_sam0_adc_exqsg}
\input{asfdoc_sam0_adc_exqsg}
\chapter{Document Revision History}
\label{asfdoc_sam0_adc_document_revision_history}
\Hypertarget{asfdoc_sam0_adc_document_revision_history}
\input{asfdoc_sam0_adc_document_revision_history}
\chapter{Extra Information for PORT Driver}
\label{asfdoc_sam0_port_extra}
\Hypertarget{asfdoc_sam0_port_extra}
\input{asfdoc_sam0_port_extra}
\chapter{Examples for PORT Driver}
\label{asfdoc_sam0_port_exqsg}
\Hypertarget{asfdoc_sam0_port_exqsg}
\input{asfdoc_sam0_port_exqsg}
\chapter{Document Revision History}
\label{asfdoc_sam0_port_document_revision_history}
\Hypertarget{asfdoc_sam0_port_document_revision_history}
\input{asfdoc_sam0_port_document_revision_history}
\chapter{Extra Information for RTC COUNT Driver}
\label{asfdoc_sam0_rtc_count_extra}
\Hypertarget{asfdoc_sam0_rtc_count_extra}
\input{asfdoc_sam0_rtc_count_extra}
\chapter{Examples for RTC (COUNT) Driver}
\label{asfdoc_sam0_rtc_count_exqsg}
\Hypertarget{asfdoc_sam0_rtc_count_exqsg}
\input{asfdoc_sam0_rtc_count_exqsg}
\chapter{Document Revision History}
\label{asfdoc_sam0_rtc_count_document_revision_history}
\Hypertarget{asfdoc_sam0_rtc_count_document_revision_history}
\input{asfdoc_sam0_rtc_count_document_revision_history}
\chapter{Quick Start Guide for SERCOM I2C Master -\/ Basic}
\label{asfdoc_sam0_sercom_i2c_master_basic_use_case}
\Hypertarget{asfdoc_sam0_sercom_i2c_master_basic_use_case}
\input{asfdoc_sam0_sercom_i2c_master_basic_use_case}
\chapter{Quick Start Guide for SERCOM I2C Master -\/ Callback}
\label{asfdoc_sam0_sercom_i2c_master_callback_use_case}
\Hypertarget{asfdoc_sam0_sercom_i2c_master_callback_use_case}
\input{asfdoc_sam0_sercom_i2c_master_callback_use_case}
\chapter{Quick Start Guide for Using DMA with SERCOM I2C Master}
\label{asfdoc_sam0_sercom_i2c_master_dma_use_case}
\Hypertarget{asfdoc_sam0_sercom_i2c_master_dma_use_case}
\input{asfdoc_sam0_sercom_i2c_master_dma_use_case}
\chapter{Extra Information for SERCOM I2C Driver}
\label{asfdoc_sam0_sercom_i2c_extra_info_page}
\Hypertarget{asfdoc_sam0_sercom_i2c_extra_info_page}
\input{asfdoc_sam0_sercom_i2c_extra_info_page}
\chapter{Examples for SERCOM I2C Driver}
\label{asfdoc_sam0_sercom_i2c_exqsg}
\Hypertarget{asfdoc_sam0_sercom_i2c_exqsg}
\input{asfdoc_sam0_sercom_i2c_exqsg}
\chapter{Document Revision History}
\label{asfdoc_sam0_sercom_i2c_document_revision_history}
\Hypertarget{asfdoc_sam0_sercom_i2c_document_revision_history}
\input{asfdoc_sam0_sercom_i2c_document_revision_history}
\chapter{Quick Start Guide for SERCOM USART -\/ Callback}
\label{asfdoc_sam0_sercom_usart_callback_use_case}
\Hypertarget{asfdoc_sam0_sercom_usart_callback_use_case}
\input{asfdoc_sam0_sercom_usart_callback_use_case}
\chapter{Extra Information for SERCOM USART Driver}
\label{asfdoc_sam0_sercom_usart_extra}
\Hypertarget{asfdoc_sam0_sercom_usart_extra}
\input{asfdoc_sam0_sercom_usart_extra}
\chapter{Examples for SERCOM USART Driver}
\label{asfdoc_sam0_sercom_usart_exqsg}
\Hypertarget{asfdoc_sam0_sercom_usart_exqsg}
\input{asfdoc_sam0_sercom_usart_exqsg}
\chapter{SERCOM USART MUX Settings}
\label{asfdoc_sam0_sercom_usart_mux_settings}
\Hypertarget{asfdoc_sam0_sercom_usart_mux_settings}
\input{asfdoc_sam0_sercom_usart_mux_settings}
\chapter{Document Revision History}
\label{asfdoc_sam0_sercom_usart_document_revision_history}
\Hypertarget{asfdoc_sam0_sercom_usart_document_revision_history}
\input{asfdoc_sam0_sercom_usart_document_revision_history}
\chapter{Extra Information for SYSTEM CLOCK Driver}
\label{asfdoc_sam0_system_clock_extra}
\Hypertarget{asfdoc_sam0_system_clock_extra}
\input{asfdoc_sam0_system_clock_extra}
\chapter{Examples for System Clock Driver}
\label{asfdoc_sam0_system_clock_exqsg}
\Hypertarget{asfdoc_sam0_system_clock_exqsg}
\input{asfdoc_sam0_system_clock_exqsg}
\chapter{Document Revision History}
\label{asfdoc_sam0_system_clock_document_revision_history}
\Hypertarget{asfdoc_sam0_system_clock_document_revision_history}
\input{asfdoc_sam0_system_clock_document_revision_history}
\chapter{Extra Information for SYSTEM INTERRUPT Driver}
\label{asfdoc_sam0_system_interrupt_extra}
\Hypertarget{asfdoc_sam0_system_interrupt_extra}
\input{asfdoc_sam0_system_interrupt_extra}
\chapter{Examples for SYSTEM INTERRUPT Driver}
\label{asfdoc_sam0_system_interrupt_exqsg}
\Hypertarget{asfdoc_sam0_system_interrupt_exqsg}
\input{asfdoc_sam0_system_interrupt_exqsg}
\chapter{Document Revision History}
\label{asfdoc_sam0_system_interrupt_document_revision_history}
\Hypertarget{asfdoc_sam0_system_interrupt_document_revision_history}
\input{asfdoc_sam0_system_interrupt_document_revision_history}
\chapter{Extra Information for SYSTEM PINMUX Driver}
\label{asfdoc_sam0_system_pinmux_extra}
\Hypertarget{asfdoc_sam0_system_pinmux_extra}
\input{asfdoc_sam0_system_pinmux_extra}
\chapter{Examples for SYSTEM PINMUX Driver}
\label{asfdoc_sam0_system_pinmux_exqsg}
\Hypertarget{asfdoc_sam0_system_pinmux_exqsg}
\input{asfdoc_sam0_system_pinmux_exqsg}
\chapter{Document Revision History}
\label{asfdoc_sam0_system_pinmux_document_revision_history}
\Hypertarget{asfdoc_sam0_system_pinmux_document_revision_history}
\input{asfdoc_sam0_system_pinmux_document_revision_history}
\chapter{Extra Information for SYSTEM Driver}
\label{asfdoc_sam0_system_extra}
\Hypertarget{asfdoc_sam0_system_extra}
\input{asfdoc_sam0_system_extra}
\chapter{Document Revision History}
\label{asfdoc_sam0_system_document_revision_history}
\Hypertarget{asfdoc_sam0_system_document_revision_history}
\input{asfdoc_sam0_system_document_revision_history}
\chapter{Extra Information for TC Driver}
\label{asfdoc_sam0_tc_extra}
\Hypertarget{asfdoc_sam0_tc_extra}
\input{asfdoc_sam0_tc_extra}
\chapter{Examples for TC Driver}
\label{asfdoc_sam0_tc_exqsg}
\Hypertarget{asfdoc_sam0_tc_exqsg}
\input{asfdoc_sam0_tc_exqsg}
\chapter{Document Revision History}
\label{asfdoc_sam0_tc_document_revision_history}
\Hypertarget{asfdoc_sam0_tc_document_revision_history}
\input{asfdoc_sam0_tc_document_revision_history}
\chapter{Quick Start Guide for WDT -\/ Callback}
\label{asfdoc_sam0_wdt_callback_use_case}
\Hypertarget{asfdoc_sam0_wdt_callback_use_case}
\input{asfdoc_sam0_wdt_callback_use_case}
\chapter{Extra Information for WDT Driver}
\label{asfdoc_sam0_wdt_extra}
\Hypertarget{asfdoc_sam0_wdt_extra}
\input{asfdoc_sam0_wdt_extra}
\chapter{Examples for WDT Driver}
\label{asfdoc_sam0_wdt_exqsg}
\Hypertarget{asfdoc_sam0_wdt_exqsg}
\input{asfdoc_sam0_wdt_exqsg}
\chapter{Document Revision History}
\label{asfdoc_sam0_wdt_document_revision_history}
\Hypertarget{asfdoc_sam0_wdt_document_revision_history}
\input{asfdoc_sam0_wdt_document_revision_history}
\chapter{MISRA-\/C\+:2004 Compliance Exceptions}
\label{_c_m_s_i_s__m_i_s_r_a__exceptions}
\Hypertarget{_c_m_s_i_s__m_i_s_r_a__exceptions}
\input{_c_m_s_i_s__m_i_s_r_a__exceptions}
\chapter{Deprecated List}
\label{deprecated}
\Hypertarget{deprecated}
\input{deprecated}
\chapter{Module Index}
\input{modules}
\chapter{Class Index}
\input{annotated}
\chapter{File Index}
\input{files}
\chapter{Module Documentation}
\input{group__group__common__boards}
\input{group__asfdoc__common__freertos__dbg__print__group}
\input{group__interrupt__group}
\input{group__interrupt__deprecated__group}
\input{group__part__macros__group}
\input{group__uc3__part__macros__group}
\input{group__xmega__part__macros__group}
\input{group__mega__part__macros__group}
\input{group__sam__part__macros__group}
\input{group__group__common__services__delay}
\input{group__samd20__xplained__pro__group}
\input{group__samd20__xplained__pro__features__group}
\input{group__asfdoc__sam0__adc__group}
\input{group__asfdoc__sam0__port__group}
\input{group__asfdoc__sam0__rtc__count__group}
\input{group__asfdoc__sam0__sercom__usart__group}
\input{group__asfdoc__sam0__system__clock__group}
\input{group__asfdoc__sam0__system__interrupt__group}
\input{group__asfdoc__sam0__system__pinmux__group}
\input{group__asfdoc__sam0__system__group}
\input{group__asfdoc__sam0__tc__group}
\input{group__asfdoc__sam0__wdt__group}
\input{group___s_a_m_d20__definitions}
\input{group___s_a_m_d20_e14__cmsis}
\input{group___s_a_m_d20_e14__api}
\input{group___s_a_m_d20_e14__reg}
\input{group___s_a_m_d20_e14__id}
\input{group___s_a_m_d20_e14__base}
\input{group___s_a_m_d20_e14__port}
\input{group___s_a_m_d20_e14_b__cmsis}
\input{group___s_a_m_d20_e14_b__api}
\input{group___s_a_m_d20_e14_b__reg}
\input{group___s_a_m_d20_e14_b__id}
\input{group___s_a_m_d20_e14_b__base}
\input{group___s_a_m_d20_e14_b__port}
\input{group___s_a_m_d20_e15__cmsis}
\input{group___s_a_m_d20_e15__api}
\input{group___s_a_m_d20_e15__reg}
\input{group___s_a_m_d20_e15__id}
\input{group___s_a_m_d20_e15__base}
\input{group___s_a_m_d20_e15__port}
\input{group___s_a_m_d20_e15_b__cmsis}
\input{group___s_a_m_d20_e15_b__api}
\input{group___s_a_m_d20_e15_b__reg}
\input{group___s_a_m_d20_e15_b__id}
\input{group___s_a_m_d20_e15_b__base}
\input{group___s_a_m_d20_e15_b__port}
\input{group___s_a_m_d20_e16__cmsis}
\input{group___s_a_m_d20_e16__api}
\input{group___s_a_m_d20_e16__reg}
\input{group___s_a_m_d20_e16__id}
\input{group___s_a_m_d20_e16__base}
\input{group___s_a_m_d20_e16__port}
\input{group___s_a_m_d20_e16_b__cmsis}
\input{group___s_a_m_d20_e16_b__api}
\input{group___s_a_m_d20_e16_b__reg}
\input{group___s_a_m_d20_e16_b__id}
\input{group___s_a_m_d20_e16_b__base}
\input{group___s_a_m_d20_e16_b__port}
\input{group___s_a_m_d20_e17__cmsis}
\input{group___s_a_m_d20_e17__api}
\input{group___s_a_m_d20_e17__reg}
\input{group___s_a_m_d20_e17__id}
\input{group___s_a_m_d20_e17__base}
\input{group___s_a_m_d20_e17__port}
\input{group___s_a_m_d20_e18__cmsis}
\input{group___s_a_m_d20_e18__api}
\input{group___s_a_m_d20_e18__reg}
\input{group___s_a_m_d20_e18__id}
\input{group___s_a_m_d20_e18__base}
\input{group___s_a_m_d20_e18__port}
\input{group___s_a_m_d20_g14__cmsis}
\input{group___s_a_m_d20_g14__api}
\input{group___s_a_m_d20_g14__reg}
\input{group___s_a_m_d20_g14__id}
\input{group___s_a_m_d20_g14__base}
\input{group___s_a_m_d20_g14__port}
\input{group___s_a_m_d20_g14_b__cmsis}
\input{group___s_a_m_d20_g14_b__api}
\input{group___s_a_m_d20_g14_b__reg}
\input{group___s_a_m_d20_g14_b__id}
\input{group___s_a_m_d20_g14_b__base}
\input{group___s_a_m_d20_g14_b__port}
\input{group___s_a_m_d20_g15__cmsis}
\input{group___s_a_m_d20_g15__api}
\input{group___s_a_m_d20_g15__reg}
\input{group___s_a_m_d20_g15__id}
\input{group___s_a_m_d20_g15__base}
\input{group___s_a_m_d20_g15__port}
\input{group___s_a_m_d20_g15_b__cmsis}
\input{group___s_a_m_d20_g15_b__api}
\input{group___s_a_m_d20_g15_b__reg}
\input{group___s_a_m_d20_g15_b__id}
\input{group___s_a_m_d20_g15_b__base}
\input{group___s_a_m_d20_g15_b__port}
\input{group___s_a_m_d20_g16__cmsis}
\input{group___s_a_m_d20_g16__api}
\input{group___s_a_m_d20_g16__reg}
\input{group___s_a_m_d20_g16__id}
\input{group___s_a_m_d20_g16__base}
\input{group___s_a_m_d20_g16__port}
\input{group___s_a_m_d20_g16_b__cmsis}
\input{group___s_a_m_d20_g16_b__api}
\input{group___s_a_m_d20_g16_b__reg}
\input{group___s_a_m_d20_g16_b__id}
\input{group___s_a_m_d20_g16_b__base}
\input{group___s_a_m_d20_g16_b__port}
\input{group___s_a_m_d20_g17__cmsis}
\input{group___s_a_m_d20_g17__api}
\input{group___s_a_m_d20_g17__reg}
\input{group___s_a_m_d20_g17__id}
\input{group___s_a_m_d20_g17__base}
\input{group___s_a_m_d20_g17__port}
\input{group___s_a_m_d20_g17_u__cmsis}
\input{group___s_a_m_d20_g17_u__api}
\input{group___s_a_m_d20_g17_u__reg}
\input{group___s_a_m_d20_g17_u__id}
\input{group___s_a_m_d20_g17_u__base}
\input{group___s_a_m_d20_g17_u__port}
\input{group___s_a_m_d20_g18__cmsis}
\input{group___s_a_m_d20_g18__api}
\input{group___s_a_m_d20_g18__reg}
\input{group___s_a_m_d20_g18__id}
\input{group___s_a_m_d20_g18__base}
\input{group___s_a_m_d20_g18__port}
\input{group___s_a_m_d20_g18_u__cmsis}
\input{group___s_a_m_d20_g18_u__api}
\input{group___s_a_m_d20_g18_u__reg}
\input{group___s_a_m_d20_g18_u__id}
\input{group___s_a_m_d20_g18_u__base}
\input{group___s_a_m_d20_g18_u__port}
\input{group___s_a_m_d20_j14__cmsis}
\input{group___s_a_m_d20_j14__api}
\input{group___s_a_m_d20_j14__reg}
\input{group___s_a_m_d20_j14__id}
\input{group___s_a_m_d20_j14__base}
\input{group___s_a_m_d20_j14__port}
\input{group___s_a_m_d20_j14_b__cmsis}
\input{group___s_a_m_d20_j14_b__api}
\input{group___s_a_m_d20_j14_b__reg}
\input{group___s_a_m_d20_j14_b__id}
\input{group___s_a_m_d20_j14_b__base}
\input{group___s_a_m_d20_j14_b__port}
\input{group___s_a_m_d20_j15__cmsis}
\input{group___s_a_m_d20_j15__api}
\input{group___s_a_m_d20_j15__reg}
\input{group___s_a_m_d20_j15__id}
\input{group___s_a_m_d20_j15__base}
\input{group___s_a_m_d20_j15__port}
\input{group___s_a_m_d20_j15_b__cmsis}
\input{group___s_a_m_d20_j15_b__api}
\input{group___s_a_m_d20_j15_b__reg}
\input{group___s_a_m_d20_j15_b__id}
\input{group___s_a_m_d20_j15_b__base}
\input{group___s_a_m_d20_j15_b__port}
\input{group___s_a_m_d20_j16__cmsis}
\input{group___s_a_m_d20_j16__api}
\input{group___s_a_m_d20_j16__reg}
\input{group___s_a_m_d20_j16__id}
\input{group___s_a_m_d20_j16__base}
\input{group___s_a_m_d20_j16__port}
\input{group___s_a_m_d20_j16_b__cmsis}
\input{group___s_a_m_d20_j16_b__api}
\input{group___s_a_m_d20_j16_b__reg}
\input{group___s_a_m_d20_j16_b__id}
\input{group___s_a_m_d20_j16_b__base}
\input{group___s_a_m_d20_j16_b__port}
\input{group___s_a_m_d20_j17__cmsis}
\input{group___s_a_m_d20_j17__api}
\input{group___s_a_m_d20_j17__reg}
\input{group___s_a_m_d20_j17__id}
\input{group___s_a_m_d20_j17__base}
\input{group___s_a_m_d20_j17__port}
\input{group___s_a_m_d20_j18__cmsis}
\input{group___s_a_m_d20_j18__api}
\input{group___s_a_m_d20_j18__reg}
\input{group___s_a_m_d20_j18__id}
\input{group___s_a_m_d20_j18__base}
\input{group___s_a_m_d20_j18__port}
\input{group__group__sam0__utils__mrecursion}
\input{group__group__sam0__utils__mrepeat}
\input{group__group__sam0__utils__stringz}
\input{group__group__sam0__utils__tpaste}
\input{group__group__sam0__utils}
\input{group__group__sam0__utils__status__codes}
\input{group__group_math}
\input{group__group_fast_math}
\input{group__group_cmplx_math}
\input{group__group_filters}
\input{group__group_matrix}
\input{group__group_transforms}
\input{group__group_controller}
\input{group__group_stats}
\input{group__group_support}
\input{group__group_interpolation}
\input{group__group_examples}
\input{group___p_i_d}
\input{group__clarke}
\input{group__inv__clarke}
\input{group__park}
\input{group__inv__park}
\input{group___linear_interpolate}
\input{group___s_q_r_t}
\input{group___bilinear_interpolate}
\input{group___c_m_s_i_s___core___reg_acc_functions}
\input{group___c_m_s_i_s___core___instruction_interface}
\input{group___c_m_s_i_s___s_i_m_d__intrinsics}
\input{group___c_m_s_i_s__glob__defs}
\input{group___c_m_s_i_s__core__register}
\input{group___c_m_s_i_s___c_o_r_e}
\input{group___c_m_s_i_s___n_v_i_c}
\input{group___c_m_s_i_s___s_c_b}
\input{group___c_m_s_i_s___sys_tick}
\input{group___c_m_s_i_s___core_debug}
\input{group___c_m_s_i_s__core__bitfield}
\input{group___c_m_s_i_s__core__base}
\input{group___c_m_s_i_s___core___function_interface}
\input{group___c_m_s_i_s___core___n_v_i_c_functions}
\input{group___c_m_s_i_s___core___fpu_functions}
\input{group___c_m_s_i_s___core___sys_tick_functions}
\input{group__x_co_routine_create}
\input{group__v_co_routine_schedule}
\input{group__cr_s_t_a_r_t}
\input{group__cr_d_e_l_a_y}
\input{group__cr_q_u_e_u_e___s_e_n_d}
\input{group__cr_q_u_e_u_e___r_e_c_e_i_v_e}
\input{group__cr_q_u_e_u_e___s_e_n_d___f_r_o_m___i_s_r}
\input{group__cr_q_u_e_u_e___r_e_c_e_i_v_e___f_r_o_m___i_s_r}
\input{group___event_group}
\input{group___event_group_handle__t}
\input{group__x_event_group_create}
\input{group__x_event_group_wait_bits}
\input{group__x_event_group_clear_bits}
\input{group__x_event_group_clear_bits_from_i_s_r}
\input{group__x_event_group_set_bits}
\input{group__x_event_group_set_bits_from_i_s_r}
\input{group__x_event_group_sync}
\input{group__x_event_group_get_bits}
\input{group__x_event_group_get_bits_from_i_s_r}
\input{group__x_message_buffer_create}
\input{group__x_message_buffer_create_static}
\input{group__x_message_buffer_send}
\input{group__x_message_buffer_send_from_i_s_r}
\input{group__x_message_buffer_receive}
\input{group__x_message_buffer_receive_from_i_s_r}
\input{group__x_message_buffer_reset}
\input{group__x_message_buffer_space_available}
\input{group__x_message_buffer_send_completed_from_i_s_r}
\input{group__x_message_buffer_receive_completed_from_i_s_r}
\input{group__x_queue_create}
\input{group__x_queue_create_static}
\input{group__x_queue_send}
\input{group__x_queue_overwrite}
\input{group__x_queue_peek}
\input{group__x_queue_peek_from_i_s_r}
\input{group__x_queue_receive}
\input{group__ux_queue_messages_waiting}
\input{group__v_queue_delete}
\input{group__x_queue_send_from_i_s_r}
\input{group__x_queue_overwrite_from_i_s_r}
\input{group__x_queue_receive_from_i_s_r}
\input{group__v_semaphore_create_binary}
\input{group__x_semaphore_create_binary}
\input{group__x_semaphore_create_binary_static}
\input{group__x_semaphore_take}
\input{group__x_semaphore_take_recursive}
\input{group__x_semaphore_give}
\input{group__x_semaphore_give_recursive}
\input{group__x_semaphore_give_from_i_s_r}
\input{group__x_semaphore_create_mutex}
\input{group__x_semaphore_create_mutex_static}
\input{group__x_semaphore_create_recursive_mutex}
\input{group__x_semaphore_create_recursive_mutex_static}
\input{group__x_semaphore_create_counting}
\input{group__x_semaphore_create_counting_static}
\input{group__v_semaphore_delete}
\input{group__x_stream_buffer_create}
\input{group__x_stream_buffer_create_static}
\input{group__x_stream_buffer_send}
\input{group__x_stream_buffer_send_from_i_s_r}
\input{group__x_stream_buffer_receive}
\input{group__x_stream_buffer_receive_from_i_s_r}
\input{group__v_stream_buffer_delete}
\input{group__x_stream_buffer_is_full}
\input{group__x_stream_buffer_is_empty}
\input{group__x_stream_buffer_reset}
\input{group__x_stream_buffer_spaces_available}
\input{group__x_stream_buffer_bytes_available}
\input{group__x_stream_buffer_set_trigger_level}
\input{group__x_stream_buffer_send_completed_from_i_s_r}
\input{group__x_stream_buffer_receive_completed_from_i_s_r}
\input{group___task_handle__t}
\input{group__task_y_i_e_l_d}
\input{group__task_e_n_t_e_r___c_r_i_t_i_c_a_l}
\input{group__task_e_x_i_t___c_r_i_t_i_c_a_l}
\input{group__task_d_i_s_a_b_l_e___i_n_t_e_r_r_u_p_t_s}
\input{group__task_e_n_a_b_l_e___i_n_t_e_r_r_u_p_t_s}
\input{group__x_task_create}
\input{group__x_task_create_static}
\input{group__x_task_create_restricted}
\input{group__x_task_create_restricted_static}
\input{group__v_task_delete}
\input{group__v_task_delay}
\input{group__v_task_delay_until}
\input{group__x_task_abort_delay}
\input{group__ux_task_priority_get}
\input{group__v_task_get_info}
\input{group__v_task_priority_set}
\input{group__v_task_suspend}
\input{group__v_task_resume}
\input{group__v_task_resume_from_i_s_r}
\input{group__v_task_start_scheduler}
\input{group__v_task_end_scheduler}
\input{group__v_task_suspend_all}
\input{group__x_task_resume_all}
\input{group__x_task_get_tick_count}
\input{group__x_task_get_tick_count_from_i_s_r}
\input{group__ux_task_get_number_of_tasks}
\input{group__pc_task_get_name}
\input{group__pc_task_get_handle}
\input{group__v_task_list}
\input{group__v_task_get_run_time_stats}
\input{group__x_task_notify}
\input{group__x_task_notify_wait}
\input{group__x_task_notify_give}
\input{group__ul_task_notify_take}
\input{group__x_task_notify_state_clear}
\input{group__asfdoc__sam0__sercom__i2c__group}
\input{group___s_a_m_d20___a_c}
\input{group___s_a_m_d20___a_d_c}
\input{group___s_a_m_d20___d_a_c}
\input{group___s_a_m_d20___d_s_u}
\input{group___s_a_m_d20___e_i_c}
\input{group___s_a_m_d20___e_v_s_y_s}
\input{group___s_a_m_d20___g_c_l_k}
\input{group___s_a_m_d20___n_v_m_c_t_r_l}
\input{group__fuses__api}
\input{group___s_a_m_d20___p_a_c}
\input{group___s_a_m_d20___p_m}
\input{group___s_a_m_d20___p_o_r_t}
\input{group___s_a_m_d20___r_t_c}
\input{group___s_a_m_d20___s_e_r_c_o_m}
\input{group___s_a_m_d20___s_y_s_c_t_r_l}
\input{group___s_a_m_d20___t_c}
\input{group___s_a_m_d20___w_d_t}
\input{group___s_a_m_d20_e14__definitions}
\input{group___s_a_m_d20_e14_b__definitions}
\input{group___s_a_m_d20_e15__definitions}
\input{group___s_a_m_d20_e15_b__definitions}
\input{group___s_a_m_d20_e16__definitions}
\input{group___s_a_m_d20_e16_b__definitions}
\input{group___s_a_m_d20_e17__definitions}
\input{group___s_a_m_d20_e18__definitions}
\input{group___s_a_m_d20_g14__definitions}
\input{group___s_a_m_d20_g14_b__definitions}
\input{group___s_a_m_d20_g15__definitions}
\input{group___s_a_m_d20_g15_b__definitions}
\input{group___s_a_m_d20_g16__definitions}
\input{group___s_a_m_d20_g16_b__definitions}
\input{group___s_a_m_d20_g17__definitions}
\input{group___s_a_m_d20_g17_u__definitions}
\input{group___s_a_m_d20_g18__definitions}
\input{group___s_a_m_d20_g18_u__definitions}
\input{group___s_a_m_d20_j14__definitions}
\input{group___s_a_m_d20_j14_b__definitions}
\input{group___s_a_m_d20_j15__definitions}
\input{group___s_a_m_d20_j15_b__definitions}
\input{group___s_a_m_d20_j16__definitions}
\input{group___s_a_m_d20_j16_b__definitions}
\input{group___s_a_m_d20_j17__definitions}
\input{group___s_a_m_d20_j18__definitions}
\chapter{Class Documentation}
\input{struct___device_vectors}
\input{struct__sercom__conf}
\input{struct__system__clock__dfll__config}
\input{struct__system__clock__module}
\input{struct__system__clock__xosc__config}
\input{struct_ac}
\input{union_a_c___c_o_m_p_c_t_r_l___type}
\input{union_a_c___c_t_r_l_a___type}
\input{union_a_c___c_t_r_l_b___type}
\input{union_a_c___e_v_c_t_r_l___type}
\input{union_a_c___i_n_t_e_n_c_l_r___type}
\input{union_a_c___i_n_t_e_n_s_e_t___type}
\input{union_a_c___i_n_t_f_l_a_g___type}
\input{union_a_c___s_c_a_l_e_r___type}
\input{union_a_c___s_t_a_t_u_s_a___type}
\input{union_a_c___s_t_a_t_u_s_b___type}
\input{union_a_c___s_t_a_t_u_s_c___type}
\input{union_a_c___w_i_n_c_t_r_l___type}
\input{struct_adc}
\input{union_a_d_c___a_v_g_c_t_r_l___type}
\input{union_a_d_c___c_a_l_i_b___type}
\input{structadc__config}
\input{structadc__correction__config}
\input{union_a_d_c___c_t_r_l_a___type}
\input{union_a_d_c___c_t_r_l_b___type}
\input{union_a_d_c___d_b_g_c_t_r_l___type}
\input{union_a_d_c___e_v_c_t_r_l___type}
\input{structadc__events}
\input{union_a_d_c___g_a_i_n_c_o_r_r___type}
\input{union_a_d_c___i_n_p_u_t_c_t_r_l___type}
\input{union_a_d_c___i_n_t_e_n_c_l_r___type}
\input{union_a_d_c___i_n_t_e_n_s_e_t___type}
\input{union_a_d_c___i_n_t_f_l_a_g___type}
\input{structadc__module}
\input{union_a_d_c___o_f_f_s_e_t_c_o_r_r___type}
\input{structadc__pin__scan__config}
\input{union_a_d_c___r_e_f_c_t_r_l___type}
\input{union_a_d_c___r_e_s_u_l_t___type}
\input{union_a_d_c___s_a_m_p_c_t_r_l___type}
\input{union_a_d_c___s_t_a_t_u_s___type}
\input{union_a_d_c___s_w_t_r_i_g___type}
\input{union_a_d_c___w_i_n_c_t_r_l___type}
\input{structadc__window__config}
\input{union_a_d_c___w_i_n_l_t___type}
\input{union_a_d_c___w_i_n_u_t___type}
\input{union_a_p_s_r___type}
\input{structarm__bilinear__interp__instance__f32}
\input{structarm__bilinear__interp__instance__q15}
\input{structarm__bilinear__interp__instance__q31}
\input{structarm__bilinear__interp__instance__q7}
\input{structarm__biquad__cas__df1__32x64__ins__q31}
\input{structarm__biquad__cascade__df2_t__instance__f32}
\input{structarm__biquad__cascade__df2_t__instance__f64}
\input{structarm__biquad__cascade__stereo__df2_t__instance__f32}
\input{structarm__biquad__casd__df1__inst__f32}
\input{structarm__biquad__casd__df1__inst__q15}
\input{structarm__biquad__casd__df1__inst__q31}
\input{structarm__cfft__instance__f32}
\input{structarm__cfft__instance__q15}
\input{structarm__cfft__instance__q31}
\input{structarm__cfft__radix2__instance__f32}
\input{structarm__cfft__radix2__instance__q15}
\input{structarm__cfft__radix2__instance__q31}
\input{structarm__cfft__radix4__instance__f32}
\input{structarm__cfft__radix4__instance__q15}
\input{structarm__cfft__radix4__instance__q31}
\input{structarm__dct4__instance__f32}
\input{structarm__dct4__instance__q15}
\input{structarm__dct4__instance__q31}
\input{structarm__fir__decimate__instance__f32}
\input{structarm__fir__decimate__instance__q15}
\input{structarm__fir__decimate__instance__q31}
\input{structarm__fir__instance__f32}
\input{structarm__fir__instance__q15}
\input{structarm__fir__instance__q31}
\input{structarm__fir__instance__q7}
\input{structarm__fir__interpolate__instance__f32}
\input{structarm__fir__interpolate__instance__q15}
\input{structarm__fir__interpolate__instance__q31}
\input{structarm__fir__lattice__instance__f32}
\input{structarm__fir__lattice__instance__q15}
\input{structarm__fir__lattice__instance__q31}
\input{structarm__fir__sparse__instance__f32}
\input{structarm__fir__sparse__instance__q15}
\input{structarm__fir__sparse__instance__q31}
\input{structarm__fir__sparse__instance__q7}
\input{structarm__iir__lattice__instance__f32}
\input{structarm__iir__lattice__instance__q15}
\input{structarm__iir__lattice__instance__q31}
\input{structarm__linear__interp__instance__f32}
\input{structarm__lms__instance__f32}
\input{structarm__lms__instance__q15}
\input{structarm__lms__instance__q31}
\input{structarm__lms__norm__instance__f32}
\input{structarm__lms__norm__instance__q15}
\input{structarm__lms__norm__instance__q31}
\input{structarm__matrix__instance__f32}
\input{structarm__matrix__instance__f64}
\input{structarm__matrix__instance__q15}
\input{structarm__matrix__instance__q31}
\input{struct_a_r_m___m_p_u___region__t}
\input{structarm__pid__instance__f32}
\input{structarm__pid__instance__q15}
\input{structarm__pid__instance__q31}
\input{structarm__rfft__fast__instance__f32}
\input{structarm__rfft__instance__f32}
\input{structarm__rfft__instance__q15}
\input{structarm__rfft__instance__q31}
\input{struct_b_u_f_f___module}
\input{struct_c_o_m_p___accel_data}
\input{struct_c_o_m_p___heading_data}
\input{struct_c_o_m_p___mag_data}
\input{struct_c_o_m_p___reading}
\input{struct_c_o_m_p___tilt_data}
\input{union_c_o_n_t_r_o_l___type}
\input{structcor_co_routine_control_block}
\input{struct_dac}
\input{union_d_a_c___c_t_r_l_a___type}
\input{union_d_a_c___c_t_r_l_b___type}
\input{union_d_a_c___d_a_t_a___type}
\input{union_d_a_c___d_a_t_a_b_u_f___type}
\input{union_d_a_c___e_v_c_t_r_l___type}
\input{union_d_a_c___i_n_t_e_n_c_l_r___type}
\input{union_d_a_c___i_n_t_e_n_s_e_t___type}
\input{union_d_a_c___i_n_t_f_l_a_g___type}
\input{union_d_a_c___s_t_a_t_u_s___type}
\input{struct_dsu}
\input{union_d_s_u___a_d_d_r___type}
\input{union_d_s_u___c_i_d0___type}
\input{union_d_s_u___c_i_d1___type}
\input{union_d_s_u___c_i_d2___type}
\input{union_d_s_u___c_i_d3___type}
\input{union_d_s_u___c_t_r_l___type}
\input{union_d_s_u___d_a_t_a___type}
\input{union_d_s_u___d_c_c___type}
\input{union_d_s_u___d_c_f_g___type}
\input{union_d_s_u___d_i_d___type}
\input{union_d_s_u___e_n_d___type}
\input{union_d_s_u___e_n_t_r_y0___type}
\input{union_d_s_u___e_n_t_r_y1___type}
\input{union_d_s_u___e_n_t_r_y___type}
\input{union_d_s_u___l_e_n_g_t_h___type}
\input{union_d_s_u___m_e_m_t_y_p_e___type}
\input{union_d_s_u___p_i_d0___type}
\input{union_d_s_u___p_i_d1___type}
\input{union_d_s_u___p_i_d2___type}
\input{union_d_s_u___p_i_d3___type}
\input{union_d_s_u___p_i_d4___type}
\input{union_d_s_u___p_i_d5___type}
\input{union_d_s_u___p_i_d6___type}
\input{union_d_s_u___p_i_d7___type}
\input{union_d_s_u___s_t_a_t_u_s_a___type}
\input{union_d_s_u___s_t_a_t_u_s_b___type}
\input{union_e_e_p_r_o_m___entry}
\input{struct_e_e_p_r_o_m___way_point}
\input{struct_eic}
\input{union_e_i_c___c_o_n_f_i_g___type}
\input{union_e_i_c___c_t_r_l___type}
\input{union_e_i_c___e_v_c_t_r_l___type}
\input{union_e_i_c___i_n_t_e_n_c_l_r___type}
\input{union_e_i_c___i_n_t_e_n_s_e_t___type}
\input{union_e_i_c___i_n_t_f_l_a_g___type}
\input{union_e_i_c___n_m_i_c_t_r_l___type}
\input{union_e_i_c___n_m_i_f_l_a_g___type}
\input{union_e_i_c___s_t_a_t_u_s___type}
\input{union_e_i_c___w_a_k_e_u_p___type}
\input{structe_n_m_e_a___g_p_g_g_a}
\input{structe_n_m_e_a___g_p_v_t_g}
\input{structe_n_m_e_a___h_c_h_d_t}
\input{structe_n_m_e_a___w_i_m_w_v}
\input{structe_n_m_e_a___y_x_x_d_r}
\input{struct_evsys}
\input{union_e_v_s_y_s___c_h_a_n_n_e_l___type}
\input{union_e_v_s_y_s___c_h_s_t_a_t_u_s___type}
\input{union_e_v_s_y_s___c_t_r_l___type}
\input{union_e_v_s_y_s___i_n_t_e_n_c_l_r___type}
\input{union_e_v_s_y_s___i_n_t_e_n_s_e_t___type}
\input{union_e_v_s_y_s___i_n_t_f_l_a_g___type}
\input{union_e_v_s_y_s___u_s_e_r___type}
\input{struct_gclk}
\input{union_g_c_l_k___c_l_k_c_t_r_l___type}
\input{union_g_c_l_k___c_t_r_l___type}
\input{union_g_c_l_k___g_e_n_c_t_r_l___type}
\input{union_g_c_l_k___g_e_n_d_i_v___type}
\input{union_g_c_l_k___s_t_a_t_u_s___type}
\input{struct_g_p_s___all_msgs}
\input{struct_g_p_s___msg_raw_data}
\input{struct_g_p_s___reading}
\input{struct_heap_region}
\input{structi2c__master__config}
\input{structi2c__master__module}
\input{structi2c__master__packet}
\input{union_i_p_s_r___type}
\input{structlatitude__info}
\input{structlongitude__info}
\input{struct_n_m_e_a___all_msgs}
\input{struct_n_m_e_a___generic_msg}
\input{struct_n_m_e_a___t_y_p_e_s___i_n_f_o}
\input{struct_n_v_i_c___type}
\input{struct_nvmctrl}
\input{union_n_v_m_c_t_r_l___a_d_d_r___type}
\input{union_n_v_m_c_t_r_l___c_t_r_l_a___type}
\input{union_n_v_m_c_t_r_l___c_t_r_l_b___type}
\input{union_n_v_m_c_t_r_l___i_n_t_e_n_c_l_r___type}
\input{union_n_v_m_c_t_r_l___i_n_t_e_n_s_e_t___type}
\input{union_n_v_m_c_t_r_l___i_n_t_f_l_a_g___type}
\input{union_n_v_m_c_t_r_l___l_o_c_k___type}
\input{union_n_v_m_c_t_r_l___p_a_r_a_m___type}
\input{union_n_v_m_c_t_r_l___s_t_a_t_u_s___type}
\input{struct_pac}
\input{union_p_a_c___w_p_c_l_r___type}
\input{union_p_a_c___w_p_s_e_t___type}
\input{struct_pm}
\input{union_p_m___a_h_b_m_a_s_k___type}
\input{union_p_m___a_p_b_a_m_a_s_k___type}
\input{union_p_m___a_p_b_a_s_e_l___type}
\input{union_p_m___a_p_b_b_m_a_s_k___type}
\input{union_p_m___a_p_b_b_s_e_l___type}
\input{union_p_m___a_p_b_c_m_a_s_k___type}
\input{union_p_m___a_p_b_c_s_e_l___type}
\input{union_p_m___c_p_u_s_e_l___type}
\input{union_p_m___c_t_r_l___type}
\input{union_p_m___i_n_t_e_n_c_l_r___type}
\input{union_p_m___i_n_t_e_n_s_e_t___type}
\input{union_p_m___i_n_t_f_l_a_g___type}
\input{union_p_m___r_c_a_u_s_e___type}
\input{union_p_m___s_l_e_e_p___type}
\input{struct_port}
\input{structport__config}
\input{union_p_o_r_t___c_t_r_l___type}
\input{union_p_o_r_t___d_i_r___type}
\input{union_p_o_r_t___d_i_r_c_l_r___type}
\input{union_p_o_r_t___d_i_r_s_e_t___type}
\input{union_p_o_r_t___d_i_r_t_g_l___type}
\input{union_p_o_r_t___i_n___type}
\input{union_p_o_r_t___o_u_t___type}
\input{union_p_o_r_t___o_u_t_c_l_r___type}
\input{union_p_o_r_t___o_u_t_s_e_t___type}
\input{union_p_o_r_t___o_u_t_t_g_l___type}
\input{union_p_o_r_t___p_i_n_c_f_g___type}
\input{union_p_o_r_t___p_m_u_x___type}
\input{union_p_o_r_t___w_r_c_o_n_f_i_g___type}
\input{struct_port_group}
\input{struct_queue_definition}
\input{struct_r_a_d_i_o___ack_data}
\input{struct_r_a_d_i_o___comp_data}
\input{struct_r_a_d_i_o___config_data}
\input{union_r_a_d_i_o___generic_msg_1_1_r_a_d_i_o___generic_data_union}
\input{struct_r_a_d_i_o___generic_msg}
\input{struct_r_a_d_i_o___g_p_s_data}
\input{struct_r_a_d_i_o___mode_data}
\input{struct_r_a_d_i_o___msg_raw_data}
\input{struct_r_a_d_i_o___nav_data}
\input{struct_r_a_d_i_o___remote_data}
\input{struct_r_a_d_i_o___reset_data}
\input{struct_r_a_d_i_o___state_data}
\input{struct_r_a_d_i_o___way_point_data}
\input{struct_r_a_d_i_o___wind_data}
\input{union_rtc}
\input{structrtc__count__config}
\input{structrtc__count__events}
\input{union_r_t_c___d_b_g_c_t_r_l___type}
\input{union_r_t_c___f_r_e_q_c_o_r_r___type}
\input{union_r_t_c___m_o_d_e0___c_o_m_p___type}
\input{union_r_t_c___m_o_d_e0___c_o_u_n_t___type}
\input{union_r_t_c___m_o_d_e0___c_t_r_l___type}
\input{union_r_t_c___m_o_d_e0___e_v_c_t_r_l___type}
\input{union_r_t_c___m_o_d_e0___i_n_t_e_n_c_l_r___type}
\input{union_r_t_c___m_o_d_e0___i_n_t_e_n_s_e_t___type}
\input{union_r_t_c___m_o_d_e0___i_n_t_f_l_a_g___type}
\input{union_r_t_c___m_o_d_e1___c_o_m_p___type}
\input{union_r_t_c___m_o_d_e1___c_o_u_n_t___type}
\input{union_r_t_c___m_o_d_e1___c_t_r_l___type}
\input{union_r_t_c___m_o_d_e1___e_v_c_t_r_l___type}
\input{union_r_t_c___m_o_d_e1___i_n_t_e_n_c_l_r___type}
\input{union_r_t_c___m_o_d_e1___i_n_t_e_n_s_e_t___type}
\input{union_r_t_c___m_o_d_e1___i_n_t_f_l_a_g___type}
\input{union_r_t_c___m_o_d_e1___p_e_r___type}
\input{union_r_t_c___m_o_d_e2___a_l_a_r_m___type}
\input{union_r_t_c___m_o_d_e2___c_l_o_c_k___type}
\input{union_r_t_c___m_o_d_e2___c_t_r_l___type}
\input{union_r_t_c___m_o_d_e2___e_v_c_t_r_l___type}
\input{union_r_t_c___m_o_d_e2___i_n_t_e_n_c_l_r___type}
\input{union_r_t_c___m_o_d_e2___i_n_t_e_n_s_e_t___type}
\input{union_r_t_c___m_o_d_e2___i_n_t_f_l_a_g___type}
\input{union_r_t_c___m_o_d_e2___m_a_s_k___type}
\input{structrtc__module}
\input{union_r_t_c___r_e_a_d_r_e_q___type}
\input{union_r_t_c___s_t_a_t_u_s___type}
\input{struct_rtc_mode0}
\input{struct_rtc_mode1}
\input{struct_rtc_mode2}
\input{struct_rtc_mode2_alarm}
\input{struct_s_c_b___type}
\input{union_sercom}
\input{union_s_e_r_c_o_m___i2_c_m___a_d_d_r___type}
\input{union_s_e_r_c_o_m___i2_c_m___b_a_u_d___type}
\input{union_s_e_r_c_o_m___i2_c_m___c_t_r_l_a___type}
\input{union_s_e_r_c_o_m___i2_c_m___c_t_r_l_b___type}
\input{union_s_e_r_c_o_m___i2_c_m___d_a_t_a___type}
\input{union_s_e_r_c_o_m___i2_c_m___d_b_g_c_t_r_l___type}
\input{union_s_e_r_c_o_m___i2_c_m___i_n_t_e_n_c_l_r___type}
\input{union_s_e_r_c_o_m___i2_c_m___i_n_t_e_n_s_e_t___type}
\input{union_s_e_r_c_o_m___i2_c_m___i_n_t_f_l_a_g___type}
\input{union_s_e_r_c_o_m___i2_c_m___s_t_a_t_u_s___type}
\input{union_s_e_r_c_o_m___i2_c_s___a_d_d_r___type}
\input{union_s_e_r_c_o_m___i2_c_s___c_t_r_l_a___type}
\input{union_s_e_r_c_o_m___i2_c_s___c_t_r_l_b___type}
\input{union_s_e_r_c_o_m___i2_c_s___d_a_t_a___type}
\input{union_s_e_r_c_o_m___i2_c_s___i_n_t_e_n_c_l_r___type}
\input{union_s_e_r_c_o_m___i2_c_s___i_n_t_e_n_s_e_t___type}
\input{union_s_e_r_c_o_m___i2_c_s___i_n_t_f_l_a_g___type}
\input{union_s_e_r_c_o_m___i2_c_s___s_t_a_t_u_s___type}
\input{union_s_e_r_c_o_m___s_p_i___a_d_d_r___type}
\input{union_s_e_r_c_o_m___s_p_i___b_a_u_d___type}
\input{union_s_e_r_c_o_m___s_p_i___c_t_r_l_a___type}
\input{union_s_e_r_c_o_m___s_p_i___c_t_r_l_b___type}
\input{union_s_e_r_c_o_m___s_p_i___d_a_t_a___type}
\input{union_s_e_r_c_o_m___s_p_i___d_b_g_c_t_r_l___type}
\input{union_s_e_r_c_o_m___s_p_i___i_n_t_e_n_c_l_r___type}
\input{union_s_e_r_c_o_m___s_p_i___i_n_t_e_n_s_e_t___type}
\input{union_s_e_r_c_o_m___s_p_i___i_n_t_f_l_a_g___type}
\input{union_s_e_r_c_o_m___s_p_i___s_t_a_t_u_s___type}
\input{union_s_e_r_c_o_m___u_s_a_r_t___b_a_u_d___type}
\input{union_s_e_r_c_o_m___u_s_a_r_t___c_t_r_l_a___type}
\input{union_s_e_r_c_o_m___u_s_a_r_t___c_t_r_l_b___type}
\input{union_s_e_r_c_o_m___u_s_a_r_t___d_a_t_a___type}
\input{union_s_e_r_c_o_m___u_s_a_r_t___d_b_g_c_t_r_l___type}
\input{union_s_e_r_c_o_m___u_s_a_r_t___i_n_t_e_n_c_l_r___type}
\input{union_s_e_r_c_o_m___u_s_a_r_t___i_n_t_e_n_s_e_t___type}
\input{union_s_e_r_c_o_m___u_s_a_r_t___i_n_t_f_l_a_g___type}
\input{union_s_e_r_c_o_m___u_s_a_r_t___s_t_a_t_u_s___type}
\input{struct_sercom_i2cm}
\input{struct_sercom_i2cs}
\input{struct_sercom_spi}
\input{struct_sercom_usart}
\input{struct_struct_c_ptr}
\input{struct_struct_c_v_ptr}
\input{struct_struct_ptr}
\input{struct_struct_v_ptr}
\input{struct_sysctrl}
\input{union_s_y_s_c_t_r_l___b_o_d33___type}
\input{union_s_y_s_c_t_r_l___d_f_l_l_c_t_r_l___type}
\input{union_s_y_s_c_t_r_l___d_f_l_l_m_u_l___type}
\input{union_s_y_s_c_t_r_l___d_f_l_l_s_y_n_c___type}
\input{union_s_y_s_c_t_r_l___d_f_l_l_v_a_l___type}
\input{union_s_y_s_c_t_r_l___i_n_t_e_n_c_l_r___type}
\input{union_s_y_s_c_t_r_l___i_n_t_e_n_s_e_t___type}
\input{union_s_y_s_c_t_r_l___i_n_t_f_l_a_g___type}
\input{union_s_y_s_c_t_r_l___o_s_c32_k___type}
\input{union_s_y_s_c_t_r_l___o_s_c8_m___type}
\input{union_s_y_s_c_t_r_l___o_s_c_u_l_p32_k___type}
\input{union_s_y_s_c_t_r_l___p_c_l_k_s_r___type}
\input{union_s_y_s_c_t_r_l___v_r_e_f___type}
\input{union_s_y_s_c_t_r_l___v_r_e_g___type}
\input{union_s_y_s_c_t_r_l___x_o_s_c32_k___type}
\input{union_s_y_s_c_t_r_l___x_o_s_c___type}
\input{structsystem__clock__source__dfll__config}
\input{structsystem__clock__source__osc32k__config}
\input{structsystem__clock__source__osc8m__config}
\input{structsystem__clock__source__xosc32k__config}
\input{structsystem__clock__source__xosc__config}
\input{structsystem__gclk__chan__config}
\input{structsystem__gclk__gen__config}
\input{structsystem__pinmux__config}
\input{struct_sys_tick___type}
\input{union_tc}
\input{structtc__16bit__config}
\input{structtc__32bit__config}
\input{structtc__8bit__config}
\input{structtc__config}
\input{union_t_c___c_o_u_n_t16___c_c___type}
\input{union_t_c___c_o_u_n_t16___c_o_u_n_t___type}
\input{union_t_c___c_o_u_n_t32___c_c___type}
\input{union_t_c___c_o_u_n_t32___c_o_u_n_t___type}
\input{union_t_c___c_o_u_n_t8___c_c___type}
\input{union_t_c___c_o_u_n_t8___c_o_u_n_t___type}
\input{union_t_c___c_o_u_n_t8___p_e_r___type}
\input{union_t_c___c_t_r_l_a___type}
\input{union_t_c___c_t_r_l_b_c_l_r___type}
\input{union_t_c___c_t_r_l_b_s_e_t___type}
\input{union_t_c___c_t_r_l_c___type}
\input{union_t_c___d_b_g_c_t_r_l___type}
\input{union_t_c___e_v_c_t_r_l___type}
\input{structtc__events}
\input{union_t_c___i_n_t_e_n_c_l_r___type}
\input{union_t_c___i_n_t_e_n_s_e_t___type}
\input{union_t_c___i_n_t_f_l_a_g___type}
\input{structtc__module}
\input{structtc__pwm__channel}
\input{union_t_c___r_e_a_d_r_e_q___type}
\input{union_t_c___s_t_a_t_u_s___type}
\input{struct_tc_count16}
\input{struct_tc_count32}
\input{struct_tc_count8}
\input{structtsk_task_control_block}
\input{union_union16}
\input{union_union32}
\input{union_union64}
\input{union_union_c_ptr}
\input{union_union_c_v_ptr}
\input{union_union_ptr}
\input{union_union_v_ptr}
\input{structusart__config}
\input{structusart__module}
\input{struct_wdt}
\input{union_w_d_t___c_l_e_a_r___type}
\input{structwdt__conf}
\input{union_w_d_t___c_o_n_f_i_g___type}
\input{union_w_d_t___c_t_r_l___type}
\input{union_w_d_t___e_w_c_t_r_l___type}
\input{union_w_d_t___i_n_t_e_n_c_l_r___type}
\input{union_w_d_t___i_n_t_e_n_s_e_t___type}
\input{union_w_d_t___i_n_t_f_l_a_g___type}
\input{union_w_d_t___s_t_a_t_u_s___type}
\input{union_n_m_e_a___generic_msg_1_1_w_e_a_t_h_e_r_s_e_n_s_o_r___generic_data_union}
\input{struct_w_e_a_t_h_e_r_s_e_n_s_o_r___msg_raw_data}
\input{struct_w_i_n_d___reading}
\input{structx_event_group_definition}
\input{structx_l_i_s_t}
\input{structx_l_i_s_t___i_t_e_m}
\input{structx_m_e_m_o_r_y___r_e_g_i_o_n}
\input{structx_m_i_n_i___l_i_s_t___i_t_e_m}
\input{unionx_p_s_r___type}
\input{structx_s_t_a_t_i_c___e_v_e_n_t___g_r_o_u_p}
\input{structx_s_t_a_t_i_c___l_i_s_t}
\input{structx_s_t_a_t_i_c___l_i_s_t___i_t_e_m}
\input{structx_s_t_a_t_i_c___m_i_n_i___l_i_s_t___i_t_e_m}
\input{structx_s_t_a_t_i_c___q_u_e_u_e}
\input{structx_s_t_a_t_i_c___s_t_r_e_a_m___b_u_f_f_e_r}
\input{structx_s_t_a_t_i_c___t_c_b}
\input{structx_s_t_a_t_i_c___t_i_m_e_r}
\input{structx_s_t_r_e_a_m___b_u_f_f_e_r}
\input{structx_t_a_s_k___p_a_r_a_m_e_t_e_r_s}
\input{structx_t_a_s_k___s_t_a_t_u_s}
\input{structx_t_i_m_e___o_u_t}
\chapter{File Documentation}
\input{asf_8h}
\input{asf_8h_source}
\input{board_8h}
\input{board_8h_source}
\input{dbg__print_8c}
\input{dbg__print_8h}
\input{dbg__print_8h_source}
\input{qs__dbg__print__basic_8h}
\input{qs__dbg__print__basic_8h_source}
\input{interrupt_8h}
\input{interrupt_8h_source}
\input{interrupt__sam__nvic_8c}
\input{interrupt__sam__nvic_8h}
\input{interrupt__sam__nvic_8h_source}
\input{parts_8h}
\input{parts_8h_source}
\input{delay_8h}
\input{delay_8h_source}
\input{cycle__counter_8c}
\input{cycle__counter_8h}
\input{cycle__counter_8h_source}
\input{board__init_8c}
\input{samd20__xplained__pro_8h}
\input{samd20__xplained__pro_8h_source}
\input{drivers_2adc_2adc_8h}
\input{drivers_2adc_2adc_8h_source}
\input{utils_2cmsis_2samd20_2include_2component_2adc_8h}
\input{utils_2cmsis_2samd20_2include_2component_2adc_8h_source}
\input{utils_2cmsis_2samd20_2include_2instance_2adc_8h}
\input{utils_2cmsis_2samd20_2include_2instance_2adc_8h_source}
\input{adc__callback_8h}
\input{adc__callback_8h_source}
\input{adc_8c}
\input{adc__callback_8c}
\input{adc__feature_8h}
\input{adc__feature_8h_source}
\input{sam0_2drivers_2port_2port_8c}
\input{drivers_2port_2port_8h}
\input{drivers_2port_2port_8h_source}
\input{utils_2cmsis_2samd20_2include_2component_2port_8h}
\input{utils_2cmsis_2samd20_2include_2component_2port_8h_source}
\input{utils_2cmsis_2samd20_2include_2instance_2port_8h}
\input{utils_2cmsis_2samd20_2include_2instance_2port_8h_source}
\input{qs__port__basic_8h}
\input{qs__port__basic_8h_source}
\input{rtc__count_8h}
\input{rtc__count_8h_source}
\input{rtc__count__interrupt_8h}
\input{rtc__count__interrupt_8h_source}
\input{rtc__count_8c}
\input{rtc__count__interrupt_8c}
\input{rtc__tamper_8h}
\input{rtc__tamper_8h_source}
\input{i2c__common_8h}
\input{i2c__common_8h_source}
\input{i2c__master_8h}
\input{i2c__master_8h_source}
\input{i2c__master__interrupt_8h}
\input{i2c__master__interrupt_8h_source}
\input{i2c__master_8c}
\input{i2c__master__interrupt_8c}
\input{qs__i2c__master__basic__use_8h}
\input{qs__i2c__master__basic__use_8h_source}
\input{qs__i2c__master__callback_8h}
\input{qs__i2c__master__callback_8h_source}
\input{qs__i2c__master__dma_8h}
\input{qs__i2c__master__dma_8h_source}
\input{sercom_8c}
\input{drivers_2sercom_2sercom_8h}
\input{drivers_2sercom_2sercom_8h_source}
\input{utils_2cmsis_2samd20_2include_2component_2sercom_8h}
\input{utils_2cmsis_2samd20_2include_2component_2sercom_8h_source}
\input{sercom__interrupt_8c}
\input{sercom__interrupt_8h}
\input{sercom__interrupt_8h_source}
\input{sercom__pinout_8h}
\input{sercom__pinout_8h_source}
\input{qs__usart__basic__use_8h}
\input{qs__usart__basic__use_8h_source}
\input{qs__usart__callback_8h}
\input{qs__usart__callback_8h_source}
\input{qs__usart__dma__use_8h}
\input{qs__usart__dma__use_8h_source}
\input{qs__lin_8h}
\input{qs__lin_8h_source}
\input{usart_8c}
\input{usart_8h}
\input{usart_8h_source}
\input{usart__interrupt_8c}
\input{usart__interrupt_8h}
\input{usart__interrupt_8h_source}
\input{clock_8h}
\input{clock_8h_source}
\input{clock_8c}
\input{clock__config__check_8h}
\input{clock__config__check_8h_source}
\input{clock__feature_8h}
\input{clock__feature_8h_source}
\input{gclk_8c}
\input{drivers_2system_2clock_2gclk_8h}
\input{drivers_2system_2clock_2gclk_8h_source}
\input{utils_2cmsis_2samd20_2include_2component_2gclk_8h}
\input{utils_2cmsis_2samd20_2include_2component_2gclk_8h_source}
\input{utils_2cmsis_2samd20_2include_2instance_2gclk_8h}
\input{utils_2cmsis_2samd20_2include_2instance_2gclk_8h_source}
\input{system__interrupt_8c}
\input{system__interrupt_8h}
\input{system__interrupt_8h_source}
\input{system__interrupt__features_8h}
\input{system__interrupt__features_8h_source}
\input{pinmux_8c}
\input{pinmux_8h}
\input{pinmux_8h_source}
\input{qs__pinmux__basic_8h}
\input{qs__pinmux__basic_8h_source}
\input{power_8h}
\input{power_8h_source}
\input{reset_8h}
\input{reset_8h_source}
\input{system_8c}
\input{system_8h}
\input{system_8h_source}
\input{drivers_2tc_2tc_8h}
\input{drivers_2tc_2tc_8h_source}
\input{utils_2cmsis_2samd20_2include_2component_2tc_8h}
\input{utils_2cmsis_2samd20_2include_2component_2tc_8h_source}
\input{tc__interrupt_8c}
\input{tc__interrupt_8h}
\input{tc__interrupt_8h_source}
\input{tc_8c}
\input{qs__wdt__basic_8h}
\input{qs__wdt__basic_8h_source}
\input{qs__wdt__callback_8h}
\input{qs__wdt__callback_8h_source}
\input{wdt_8c}
\input{drivers_2wdt_2wdt_8h}
\input{drivers_2wdt_2wdt_8h_source}
\input{utils_2cmsis_2samd20_2include_2component_2wdt_8h}
\input{utils_2cmsis_2samd20_2include_2component_2wdt_8h_source}
\input{utils_2cmsis_2samd20_2include_2instance_2wdt_8h}
\input{utils_2cmsis_2samd20_2include_2instance_2wdt_8h_source}
\input{wdt__callback_8c}
\input{wdt__callback_8h}
\input{wdt__callback_8h_source}
\input{component_2ac_8h}
\input{component_2ac_8h_source}
\input{instance_2ac_8h}
\input{instance_2ac_8h_source}
\input{component_2dac_8h}
\input{component_2dac_8h_source}
\input{instance_2dac_8h}
\input{instance_2dac_8h_source}
\input{component_2dsu_8h}
\input{component_2dsu_8h_source}
\input{instance_2dsu_8h}
\input{instance_2dsu_8h_source}
\input{component_2eic_8h}
\input{component_2eic_8h_source}
\input{instance_2eic_8h}
\input{instance_2eic_8h_source}
\input{component_2evsys_8h}
\input{component_2evsys_8h_source}
\input{instance_2evsys_8h}
\input{instance_2evsys_8h_source}
\input{component_2nvmctrl_8h}
\input{component_2nvmctrl_8h_source}
\input{instance_2nvmctrl_8h}
\input{instance_2nvmctrl_8h_source}
\input{pac_8h}
\input{pac_8h_source}
\input{component_2pm_8h}
\input{component_2pm_8h_source}
\input{instance_2pm_8h}
\input{instance_2pm_8h_source}
\input{component_2rtc_8h}
\input{component_2rtc_8h_source}
\input{instance_2rtc_8h}
\input{instance_2rtc_8h_source}
\input{component_2sysctrl_8h}
\input{component_2sysctrl_8h_source}
\input{instance_2sysctrl_8h}
\input{instance_2sysctrl_8h_source}
\input{pac0_8h}
\input{pac0_8h_source}
\input{pac1_8h}
\input{pac1_8h_source}
\input{pac2_8h}
\input{pac2_8h_source}
\input{sercom0_8h}
\input{sercom0_8h_source}
\input{sercom1_8h}
\input{sercom1_8h_source}
\input{sercom2_8h}
\input{sercom2_8h_source}
\input{sercom3_8h}
\input{sercom3_8h_source}
\input{sercom4_8h}
\input{sercom4_8h_source}
\input{sercom5_8h}
\input{sercom5_8h_source}
\input{tc0_8h}
\input{tc0_8h_source}
\input{tc1_8h}
\input{tc1_8h_source}
\input{tc2_8h}
\input{tc2_8h_source}
\input{tc3_8h}
\input{tc3_8h_source}
\input{tc4_8h}
\input{tc4_8h_source}
\input{tc5_8h}
\input{tc5_8h_source}
\input{tc6_8h}
\input{tc6_8h_source}
\input{tc7_8h}
\input{tc7_8h_source}
\input{pio_2samd20e14_8h}
\input{pio_2samd20e14_8h_source}
\input{samd20e14_8h}
\input{samd20e14_8h_source}
\input{pio_2samd20e14b_8h}
\input{pio_2samd20e14b_8h_source}
\input{samd20e14b_8h}
\input{samd20e14b_8h_source}
\input{pio_2samd20e15_8h}
\input{pio_2samd20e15_8h_source}
\input{samd20e15_8h}
\input{samd20e15_8h_source}
\input{pio_2samd20e15b_8h}
\input{pio_2samd20e15b_8h_source}
\input{samd20e15b_8h}
\input{samd20e15b_8h_source}
\input{pio_2samd20e16_8h}
\input{pio_2samd20e16_8h_source}
\input{samd20e16_8h}
\input{samd20e16_8h_source}
\input{pio_2samd20e16b_8h}
\input{pio_2samd20e16b_8h_source}
\input{samd20e16b_8h}
\input{samd20e16b_8h_source}
\input{pio_2samd20e17_8h}
\input{pio_2samd20e17_8h_source}
\input{samd20e17_8h}
\input{samd20e17_8h_source}
\input{pio_2samd20e18_8h}
\input{pio_2samd20e18_8h_source}
\input{samd20e18_8h}
\input{samd20e18_8h_source}
\input{pio_2samd20g14_8h}
\input{pio_2samd20g14_8h_source}
\input{samd20g14_8h}
\input{samd20g14_8h_source}
\input{pio_2samd20g14b_8h}
\input{pio_2samd20g14b_8h_source}
\input{samd20g14b_8h}
\input{samd20g14b_8h_source}
\input{pio_2samd20g15_8h}
\input{pio_2samd20g15_8h_source}
\input{samd20g15_8h}
\input{samd20g15_8h_source}
\input{pio_2samd20g15b_8h}
\input{pio_2samd20g15b_8h_source}
\input{samd20g15b_8h}
\input{samd20g15b_8h_source}
\input{pio_2samd20g16_8h}
\input{pio_2samd20g16_8h_source}
\input{samd20g16_8h}
\input{samd20g16_8h_source}
\input{pio_2samd20g16b_8h}
\input{pio_2samd20g16b_8h_source}
\input{samd20g16b_8h}
\input{samd20g16b_8h_source}
\input{pio_2samd20g17_8h}
\input{pio_2samd20g17_8h_source}
\input{samd20g17_8h}
\input{samd20g17_8h_source}
\input{pio_2samd20g17u_8h}
\input{pio_2samd20g17u_8h_source}
\input{samd20g17u_8h}
\input{samd20g17u_8h_source}
\input{pio_2samd20g18_8h}
\input{pio_2samd20g18_8h_source}
\input{samd20g18_8h}
\input{samd20g18_8h_source}
\input{pio_2samd20g18u_8h}
\input{pio_2samd20g18u_8h_source}
\input{samd20g18u_8h}
\input{samd20g18u_8h_source}
\input{pio_2samd20j14_8h}
\input{pio_2samd20j14_8h_source}
\input{samd20j14_8h}
\input{samd20j14_8h_source}
\input{pio_2samd20j14b_8h}
\input{pio_2samd20j14b_8h_source}
\input{samd20j14b_8h}
\input{samd20j14b_8h_source}
\input{pio_2samd20j15_8h}
\input{pio_2samd20j15_8h_source}
\input{samd20j15_8h}
\input{samd20j15_8h_source}
\input{pio_2samd20j15b_8h}
\input{pio_2samd20j15b_8h_source}
\input{samd20j15b_8h}
\input{samd20j15b_8h_source}
\input{pio_2samd20j16_8h}
\input{pio_2samd20j16_8h_source}
\input{samd20j16_8h}
\input{samd20j16_8h_source}
\input{pio_2samd20j16b_8h}
\input{pio_2samd20j16b_8h_source}
\input{samd20j16b_8h}
\input{samd20j16b_8h_source}
\input{pio_2samd20j17_8h}
\input{pio_2samd20j17_8h_source}
\input{samd20j17_8h}
\input{samd20j17_8h_source}
\input{pio_2samd20j18_8h}
\input{pio_2samd20j18_8h_source}
\input{samd20j18_8h}
\input{samd20j18_8h_source}
\input{samd20_8h}
\input{samd20_8h_source}
\input{startup__samd20_8c}
\input{system__samd20_8c}
\input{system__samd20_8h}
\input{system__samd20_8h_source}
\input{compiler_8h}
\input{compiler_8h_source}
\input{io_8h}
\input{io_8h_source}
\input{mrecursion_8h}
\input{mrecursion_8h_source}
\input{mrepeat_8h}
\input{mrepeat_8h_source}
\input{preprocessor_8h}
\input{preprocessor_8h_source}
\input{stringz_8h}
\input{stringz_8h_source}
\input{tpaste_8h}
\input{tpaste_8h_source}
\input{status__codes_8h}
\input{status__codes_8h_source}
\input{syscalls_8c}
\input{arm__math_8h_source}
\input{cmsis__compiler_8h}
\input{cmsis__compiler_8h_source}
\input{cmsis__gcc_8h}
\input{cmsis__gcc_8h_source}
\input{cmsis__version_8h}
\input{cmsis__version_8h_source}
\input{core__cm0plus_8h}
\input{core__cm0plus_8h_source}
\input{mpu__armv7_8h_source}
\input{croutine_8h_source}
\input{deprecated__definitions_8h_source}
\input{event__groups_8h_source}
\input{_free_r_t_o_s_8h_source}
\input{list_8h_source}
\input{message__buffer_8h_source}
\input{mpu__wrappers_8h_source}
\input{portable_8h_source}
\input{projdefs_8h_source}
\input{queue_8h_source}
\input{semphr_8h_source}
\input{stack__macros_8h_source}
\input{_stack_macros_8h_source}
\input{stream__buffer_8h_source}
\input{task_8h_source}
\input{timers_8h_source}
\input{portmacro_8h_source}
\input{conf__board_8h}
\input{conf__board_8h_source}
\input{conf__clocks_8h}
\input{conf__clocks_8h_source}
\input{conf__dbg__print_8h}
\input{conf__dbg__print_8h_source}
\input{_free_r_t_o_s_config_8h_source}
\input{sail__adc_8h_source}
\input{sail__buffer_8h_source}
\input{sail__comp_8h_source}
\input{sail__ctrl_8h_source}
\input{sail__debug_8h_source}
\input{sail__eeprom_8h_source}
\input{sail__gps_8h_source}
\input{sail__i2c_8h_source}
\input{sail__math_8h_source}
\input{sail__motor_8h_source}
\input{sail__nav_8h_source}
\input{sail__nmea_8h_source}
\input{sail__pwm_8h_source}
\input{sail__radio_8h_source}
\input{sail__tasksinit_8h_source}
\input{sail__types_8h_source}
\input{sail__uart_8h_source}
\input{_sail___w_e_a_t_h_e_r_s_t_a_t_i_o_n_8h_source}
\input{sail__wind_8h_source}
%--- End generated contents ---
% Index
  \backmatter
  \newpage
  \phantomsection
  \clearemptydoublepage
  \addcontentsline{toc}{chapter}{\indexname}
  \printindex
% Required for some languages (in combination with latexdocumentpre from the header)
\end{document}
