// Seed: 1444256282
module module_0 #(
    parameter id_4 = 32'd50,
    parameter id_5 = 32'd25
) (
    output supply0 id_0,
    output supply0 id_1,
    output supply0 id_2
    , _id_4
);
  wire [1 'b0 : id_4] _id_5;
  wire [id_5 : -1] id_6;
endmodule
module module_1 (
    output logic id_0,
    input tri id_1,
    input supply0 id_2,
    input uwire id_3,
    output tri id_4,
    input supply0 id_5,
    output supply0 id_6,
    input wire id_7,
    input wor id_8,
    input tri id_9,
    output tri1 id_10,
    input wand id_11,
    input wor id_12
);
  logic id_14;
  real ["" : -1] id_15;
  assign id_10 = -1;
  always id_0 <= id_2;
  module_0 modCall_1 (
      id_6,
      id_6,
      id_4
  );
  assign modCall_1.id_2 = 0;
endmodule
