###############################################################
#  Generated by:      Cadence Encounter 14.28-s033_1
#  OS:                Linux x86_64(Host ID Cadence_SERVER)
#  Generated on:      Fri Nov 25 23:45:00 2022
#  Design:            Integrator
#  Command:           timeDesign -postRoute -hold -pathReports -slackReports -numPaths 50 -prefix Integrator_postRoute -outDir ../Reports/timingReports
###############################################################
Path 1: MET Hold Check with Pin Delay_out1_reg[11]/CN 
Endpoint:   Delay_out1_reg[11]/SE (^) checked with trailing edge of 'clk'
Beginpoint: clk_enable            (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: TYPview
Other End Arrival Time         25.994
+ Hold                         -0.127
+ Phase Shift                 -50.000
+ Uncertainty                   1.000
= Required Time               -23.133
  Arrival Time                  0.002
  Slack Time                   23.135
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                       |       |            |             |       |  Time   |   Time   | 
     |-----------------------+-------+------------+-------------+-------+---------+----------| 
     | clk_enable            |   ^   | clk_enable |             |       |   0.000 |  -23.135 | 
     | Delay_out1_reg[11]/SE |   ^   | clk_enable | SDFFRQ_5VX1 | 0.002 |   0.002 |  -23.133 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                       |       |            |             |       |  Time   |   Time   | 
     |-----------------------+-------+------------+-------------+-------+---------+----------| 
     | clk                   |   v   | clk        |             |       |  25.000 |   48.135 | 
     | clk__L1_I0/A          |   v   | clk        | IN_5VX16    | 0.001 |  25.001 |   48.136 | 
     | clk__L1_I0/Q          |   ^   | clk__L1_N0 | IN_5VX16    | 0.496 |  25.497 |   48.632 | 
     | clk__L2_I4/A          |   ^   | clk__L1_N0 | IN_5VX16    | 0.004 |  25.501 |   48.635 | 
     | clk__L2_I4/Q          |   v   | clk__L2_N4 | IN_5VX16    | 0.489 |  25.990 |   49.125 | 
     | Delay_out1_reg[11]/CN |   v   | clk__L2_N4 | SDFFRQ_5VX1 | 0.004 |  25.994 |   49.129 | 
     +---------------------------------------------------------------------------------------+ 
Path 2: MET Hold Check with Pin Delay_out1_reg[13]/CN 
Endpoint:   Delay_out1_reg[13]/SE (^) checked with trailing edge of 'clk'
Beginpoint: clk_enable            (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: TYPview
Other End Arrival Time         25.994
+ Hold                         -0.127
+ Phase Shift                 -50.000
+ Uncertainty                   1.000
= Required Time               -23.133
  Arrival Time                  0.002
  Slack Time                   23.135
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                       |       |            |             |       |  Time   |   Time   | 
     |-----------------------+-------+------------+-------------+-------+---------+----------| 
     | clk_enable            |   ^   | clk_enable |             |       |   0.000 |  -23.135 | 
     | Delay_out1_reg[13]/SE |   ^   | clk_enable | SDFFRQ_5VX1 | 0.002 |   0.002 |  -23.133 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                       |       |            |             |       |  Time   |   Time   | 
     |-----------------------+-------+------------+-------------+-------+---------+----------| 
     | clk                   |   v   | clk        |             |       |  25.000 |   48.135 | 
     | clk__L1_I0/A          |   v   | clk        | IN_5VX16    | 0.001 |  25.001 |   48.136 | 
     | clk__L1_I0/Q          |   ^   | clk__L1_N0 | IN_5VX16    | 0.496 |  25.497 |   48.632 | 
     | clk__L2_I4/A          |   ^   | clk__L1_N0 | IN_5VX16    | 0.004 |  25.501 |   48.636 | 
     | clk__L2_I4/Q          |   v   | clk__L2_N4 | IN_5VX16    | 0.489 |  25.990 |   49.125 | 
     | Delay_out1_reg[13]/CN |   v   | clk__L2_N4 | SDFFRQ_5VX1 | 0.004 |  25.994 |   49.129 | 
     +---------------------------------------------------------------------------------------+ 
Path 3: MET Hold Check with Pin Delay1_out1_reg[13]/CN 
Endpoint:   Delay1_out1_reg[13]/SE (^) checked with trailing edge of 'clk'
Beginpoint: clk_enable             (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: TYPview
Other End Arrival Time         25.994
+ Hold                         -0.127
+ Phase Shift                 -50.000
+ Uncertainty                   1.000
= Required Time               -23.133
  Arrival Time                  0.002
  Slack Time                   23.135
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                        |       |            |             |       |  Time   |   Time   | 
     |------------------------+-------+------------+-------------+-------+---------+----------| 
     | clk_enable             |   ^   | clk_enable |             |       |   0.000 |  -23.135 | 
     | Delay1_out1_reg[13]/SE |   ^   | clk_enable | SDFFRQ_5VX1 | 0.002 |   0.002 |  -23.133 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                        |       |            |             |       |  Time   |   Time   | 
     |------------------------+-------+------------+-------------+-------+---------+----------| 
     | clk                    |   v   | clk        |             |       |  25.000 |   48.135 | 
     | clk__L1_I0/A           |   v   | clk        | IN_5VX16    | 0.001 |  25.001 |   48.136 | 
     | clk__L1_I0/Q           |   ^   | clk__L1_N0 | IN_5VX16    | 0.496 |  25.497 |   48.632 | 
     | clk__L2_I4/A           |   ^   | clk__L1_N0 | IN_5VX16    | 0.004 |  25.501 |   48.636 | 
     | clk__L2_I4/Q           |   v   | clk__L2_N4 | IN_5VX16    | 0.489 |  25.990 |   49.125 | 
     | Delay1_out1_reg[13]/CN |   v   | clk__L2_N4 | SDFFRQ_5VX1 | 0.004 |  25.994 |   49.129 | 
     +----------------------------------------------------------------------------------------+ 
Path 4: MET Hold Check with Pin Delay_out1_reg[17]/CN 
Endpoint:   Delay_out1_reg[17]/SD (^) checked with trailing edge of 'clk'
Beginpoint: In[17]                (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: TYPview
Other End Arrival Time         26.002
+ Hold                         -0.137
+ Phase Shift                 -50.000
+ Uncertainty                   1.000
= Required Time               -23.135
  Arrival Time                  0.000
  Slack Time                   23.135
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |  Net   |    Cell     | Delay | Arrival | Required | 
     |                       |       |        |             |       |  Time   |   Time   | 
     |-----------------------+-------+--------+-------------+-------+---------+----------| 
     | In[17]                |   ^   | In[17] |             |       |   0.000 |  -23.135 | 
     | Delay_out1_reg[17]/SD |   ^   | In[17] | SDFFRQ_5VX1 | 0.000 |   0.000 |  -23.135 | 
     +-----------------------------------------------------------------------------------+ 
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                       |       |            |             |       |  Time   |   Time   | 
     |-----------------------+-------+------------+-------------+-------+---------+----------| 
     | clk                   |   v   | clk        |             |       |  25.000 |   48.135 | 
     | clk__L1_I0/A          |   v   | clk        | IN_5VX16    | 0.001 |  25.001 |   48.137 | 
     | clk__L1_I0/Q          |   ^   | clk__L1_N0 | IN_5VX16    | 0.496 |  25.497 |   48.632 | 
     | clk__L2_I5/A          |   ^   | clk__L1_N0 | IN_5VX16    | 0.003 |  25.499 |   48.635 | 
     | clk__L2_I5/Q          |   v   | clk__L2_N5 | IN_5VX16    | 0.500 |  25.999 |   49.135 | 
     | Delay_out1_reg[17]/CN |   v   | clk__L2_N5 | SDFFRQ_5VX1 | 0.002 |  26.002 |   49.137 | 
     +---------------------------------------------------------------------------------------+ 
Path 5: MET Hold Check with Pin Delay_out1_reg[15]/CN 
Endpoint:   Delay_out1_reg[15]/SD (^) checked with trailing edge of 'clk'
Beginpoint: In[15]                (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: TYPview
Other End Arrival Time         26.002
+ Hold                         -0.137
+ Phase Shift                 -50.000
+ Uncertainty                   1.000
= Required Time               -23.136
  Arrival Time                  0.001
  Slack Time                   23.136
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |  Net   |    Cell     | Delay | Arrival | Required | 
     |                       |       |        |             |       |  Time   |   Time   | 
     |-----------------------+-------+--------+-------------+-------+---------+----------| 
     | In[15]                |   ^   | In[15] |             |       |   0.000 |  -23.136 | 
     | Delay_out1_reg[15]/SD |   ^   | In[15] | SDFFRQ_5VX1 | 0.001 |   0.001 |  -23.136 | 
     +-----------------------------------------------------------------------------------+ 
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                       |       |            |             |       |  Time   |   Time   | 
     |-----------------------+-------+------------+-------------+-------+---------+----------| 
     | clk                   |   v   | clk        |             |       |  25.000 |   48.136 | 
     | clk__L1_I0/A          |   v   | clk        | IN_5VX16    | 0.001 |  25.001 |   48.137 | 
     | clk__L1_I0/Q          |   ^   | clk__L1_N0 | IN_5VX16    | 0.496 |  25.497 |   48.633 | 
     | clk__L2_I5/A          |   ^   | clk__L1_N0 | IN_5VX16    | 0.003 |  25.499 |   48.636 | 
     | clk__L2_I5/Q          |   v   | clk__L2_N5 | IN_5VX16    | 0.500 |  26.000 |   49.136 | 
     | Delay_out1_reg[15]/CN |   v   | clk__L2_N5 | SDFFRQ_5VX1 | 0.002 |  26.002 |   49.138 | 
     +---------------------------------------------------------------------------------------+ 
Path 6: MET Hold Check with Pin Delay_out1_reg[16]/CN 
Endpoint:   Delay_out1_reg[16]/SD (^) checked with trailing edge of 'clk'
Beginpoint: In[16]                (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: TYPview
Other End Arrival Time         26.002
+ Hold                         -0.137
+ Phase Shift                 -50.000
+ Uncertainty                   1.000
= Required Time               -23.136
  Arrival Time                  0.001
  Slack Time                   23.136
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |  Net   |    Cell     | Delay | Arrival | Required | 
     |                       |       |        |             |       |  Time   |   Time   | 
     |-----------------------+-------+--------+-------------+-------+---------+----------| 
     | In[16]                |   ^   | In[16] |             |       |   0.000 |  -23.136 | 
     | Delay_out1_reg[16]/SD |   ^   | In[16] | SDFFRQ_5VX1 | 0.001 |   0.001 |  -23.136 | 
     +-----------------------------------------------------------------------------------+ 
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                       |       |            |             |       |  Time   |   Time   | 
     |-----------------------+-------+------------+-------------+-------+---------+----------| 
     | clk                   |   v   | clk        |             |       |  25.000 |   48.136 | 
     | clk__L1_I0/A          |   v   | clk        | IN_5VX16    | 0.001 |  25.001 |   48.138 | 
     | clk__L1_I0/Q          |   ^   | clk__L1_N0 | IN_5VX16    | 0.496 |  25.497 |   48.633 | 
     | clk__L2_I5/A          |   ^   | clk__L1_N0 | IN_5VX16    | 0.003 |  25.499 |   48.636 | 
     | clk__L2_I5/Q          |   v   | clk__L2_N5 | IN_5VX16    | 0.500 |  26.000 |   49.136 | 
     | Delay_out1_reg[16]/CN |   v   | clk__L2_N5 | SDFFRQ_5VX1 | 0.002 |  26.002 |   49.138 | 
     +---------------------------------------------------------------------------------------+ 
Path 7: MET Hold Check with Pin Delay_out1_reg[10]/CN 
Endpoint:   Delay_out1_reg[10]/SE (^) checked with trailing edge of 'clk'
Beginpoint: clk_enable            (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: TYPview
Other End Arrival Time         25.994
+ Hold                         -0.127
+ Phase Shift                 -50.000
+ Uncertainty                   1.000
= Required Time               -23.133
  Arrival Time                  0.003
  Slack Time                   23.137
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                       |       |            |             |       |  Time   |   Time   | 
     |-----------------------+-------+------------+-------------+-------+---------+----------| 
     | clk_enable            |   ^   | clk_enable |             |       |   0.000 |  -23.137 | 
     | Delay_out1_reg[10]/SE |   ^   | clk_enable | SDFFRQ_5VX1 | 0.003 |   0.003 |  -23.133 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                       |       |            |             |       |  Time   |   Time   | 
     |-----------------------+-------+------------+-------------+-------+---------+----------| 
     | clk                   |   v   | clk        |             |       |  25.000 |   48.137 | 
     | clk__L1_I0/A          |   v   | clk        | IN_5VX16    | 0.001 |  25.001 |   48.138 | 
     | clk__L1_I0/Q          |   ^   | clk__L1_N0 | IN_5VX16    | 0.496 |  25.497 |   48.633 | 
     | clk__L2_I4/A          |   ^   | clk__L1_N0 | IN_5VX16    | 0.004 |  25.501 |   48.637 | 
     | clk__L2_I4/Q          |   v   | clk__L2_N4 | IN_5VX16    | 0.489 |  25.990 |   49.126 | 
     | Delay_out1_reg[10]/CN |   v   | clk__L2_N4 | SDFFRQ_5VX1 | 0.004 |  25.994 |   49.131 | 
     +---------------------------------------------------------------------------------------+ 
Path 8: MET Hold Check with Pin Delay1_out1_reg[12]/CN 
Endpoint:   Delay1_out1_reg[12]/SE (^) checked with trailing edge of 'clk'
Beginpoint: clk_enable             (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: TYPview
Other End Arrival Time         25.994
+ Hold                         -0.127
+ Phase Shift                 -50.000
+ Uncertainty                   1.000
= Required Time               -23.133
  Arrival Time                  0.003
  Slack Time                   23.137
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                        |       |            |             |       |  Time   |   Time   | 
     |------------------------+-------+------------+-------------+-------+---------+----------| 
     | clk_enable             |   ^   | clk_enable |             |       |   0.000 |  -23.137 | 
     | Delay1_out1_reg[12]/SE |   ^   | clk_enable | SDFFRQ_5VX1 | 0.003 |   0.003 |  -23.133 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                        |       |            |             |       |  Time   |   Time   | 
     |------------------------+-------+------------+-------------+-------+---------+----------| 
     | clk                    |   v   | clk        |             |       |  25.000 |   48.137 | 
     | clk__L1_I0/A           |   v   | clk        | IN_5VX16    | 0.001 |  25.001 |   48.138 | 
     | clk__L1_I0/Q           |   ^   | clk__L1_N0 | IN_5VX16    | 0.496 |  25.497 |   48.633 | 
     | clk__L2_I4/A           |   ^   | clk__L1_N0 | IN_5VX16    | 0.004 |  25.501 |   48.637 | 
     | clk__L2_I4/Q           |   v   | clk__L2_N4 | IN_5VX16    | 0.489 |  25.990 |   49.126 | 
     | Delay1_out1_reg[12]/CN |   v   | clk__L2_N4 | SDFFRQ_5VX1 | 0.004 |  25.994 |   49.131 | 
     +----------------------------------------------------------------------------------------+ 
Path 9: MET Hold Check with Pin Delay_out1_reg[12]/CN 
Endpoint:   Delay_out1_reg[12]/SE (^) checked with trailing edge of 'clk'
Beginpoint: clk_enable            (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: TYPview
Other End Arrival Time         25.994
+ Hold                         -0.127
+ Phase Shift                 -50.000
+ Uncertainty                   1.000
= Required Time               -23.134
  Arrival Time                  0.004
  Slack Time                   23.137
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                       |       |            |             |       |  Time   |   Time   | 
     |-----------------------+-------+------------+-------------+-------+---------+----------| 
     | clk_enable            |   ^   | clk_enable |             |       |   0.000 |  -23.137 | 
     | Delay_out1_reg[12]/SE |   ^   | clk_enable | SDFFRQ_5VX1 | 0.004 |   0.004 |  -23.134 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                       |       |            |             |       |  Time   |   Time   | 
     |-----------------------+-------+------------+-------------+-------+---------+----------| 
     | clk                   |   v   | clk        |             |       |  25.000 |   48.138 | 
     | clk__L1_I0/A          |   v   | clk        | IN_5VX16    | 0.001 |  25.001 |   48.139 | 
     | clk__L1_I0/Q          |   ^   | clk__L1_N0 | IN_5VX16    | 0.496 |  25.497 |   48.634 | 
     | clk__L2_I4/A          |   ^   | clk__L1_N0 | IN_5VX16    | 0.004 |  25.501 |   48.638 | 
     | clk__L2_I4/Q          |   v   | clk__L2_N4 | IN_5VX16    | 0.489 |  25.990 |   49.127 | 
     | Delay_out1_reg[12]/CN |   v   | clk__L2_N4 | SDFFRQ_5VX1 | 0.004 |  25.994 |   49.131 | 
     +---------------------------------------------------------------------------------------+ 
Path 10: MET Hold Check with Pin Delay1_out1_reg[7]/CN 
Endpoint:   Delay1_out1_reg[7]/SE (^) checked with trailing edge of 'clk'
Beginpoint: clk_enable            (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: TYPview
Other End Arrival Time         25.994
+ Hold                         -0.127
+ Phase Shift                 -50.000
+ Uncertainty                   1.000
= Required Time               -23.134
  Arrival Time                  0.004
  Slack Time                   23.138
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                       |       |            |             |       |  Time   |   Time   | 
     |-----------------------+-------+------------+-------------+-------+---------+----------| 
     | clk_enable            |   ^   | clk_enable |             |       |   0.000 |  -23.138 | 
     | Delay1_out1_reg[7]/SE |   ^   | clk_enable | SDFFRQ_5VX1 | 0.004 |   0.004 |  -23.134 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                       |       |            |             |       |  Time   |   Time   | 
     |-----------------------+-------+------------+-------------+-------+---------+----------| 
     | clk                   |   v   | clk        |             |       |  25.000 |   48.138 | 
     | clk__L1_I0/A          |   v   | clk        | IN_5VX16    | 0.001 |  25.001 |   48.139 | 
     | clk__L1_I0/Q          |   ^   | clk__L1_N0 | IN_5VX16    | 0.496 |  25.497 |   48.634 | 
     | clk__L2_I4/A          |   ^   | clk__L1_N0 | IN_5VX16    | 0.004 |  25.501 |   48.638 | 
     | clk__L2_I4/Q          |   v   | clk__L2_N4 | IN_5VX16    | 0.489 |  25.990 |   49.127 | 
     | Delay1_out1_reg[7]/CN |   v   | clk__L2_N4 | SDFFRQ_5VX1 | 0.004 |  25.994 |   49.131 | 
     +---------------------------------------------------------------------------------------+ 
Path 11: MET Hold Check with Pin Delay_out1_reg[7]/CN 
Endpoint:   Delay_out1_reg[7]/SE (^) checked with trailing edge of 'clk'
Beginpoint: clk_enable           (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: TYPview
Other End Arrival Time         25.993
+ Hold                         -0.127
+ Phase Shift                 -50.000
+ Uncertainty                   1.000
= Required Time               -23.134
  Arrival Time                  0.004
  Slack Time                   23.138
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                      |       |            |             |       |  Time   |   Time   | 
     |----------------------+-------+------------+-------------+-------+---------+----------| 
     | clk_enable           |   ^   | clk_enable |             |       |   0.000 |  -23.138 | 
     | Delay_out1_reg[7]/SE |   ^   | clk_enable | SDFFRQ_5VX1 | 0.004 |   0.004 |  -23.134 | 
     +--------------------------------------------------------------------------------------+ 
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                      |       |            |             |       |  Time   |   Time   | 
     |----------------------+-------+------------+-------------+-------+---------+----------| 
     | clk                  |   v   | clk        |             |       |  25.000 |   48.138 | 
     | clk__L1_I0/A         |   v   | clk        | IN_5VX16    | 0.001 |  25.001 |   48.139 | 
     | clk__L1_I0/Q         |   ^   | clk__L1_N0 | IN_5VX16    | 0.496 |  25.497 |   48.635 | 
     | clk__L2_I4/A         |   ^   | clk__L1_N0 | IN_5VX16    | 0.004 |  25.501 |   48.639 | 
     | clk__L2_I4/Q         |   v   | clk__L2_N4 | IN_5VX16    | 0.489 |  25.990 |   49.128 | 
     | Delay_out1_reg[7]/CN |   v   | clk__L2_N4 | SDFFRQ_5VX1 | 0.004 |  25.994 |   49.131 | 
     +--------------------------------------------------------------------------------------+ 
Path 12: MET Hold Check with Pin Delay_out1_reg[5]/CN 
Endpoint:   Delay_out1_reg[5]/SE (^) checked with trailing edge of 'clk'
Beginpoint: clk_enable           (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: TYPview
Other End Arrival Time         25.993
+ Hold                         -0.127
+ Phase Shift                 -50.000
+ Uncertainty                   1.000
= Required Time               -23.134
  Arrival Time                  0.004
  Slack Time                   23.139
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                      |       |            |             |       |  Time   |   Time   | 
     |----------------------+-------+------------+-------------+-------+---------+----------| 
     | clk_enable           |   ^   | clk_enable |             |       |   0.000 |  -23.139 | 
     | Delay_out1_reg[5]/SE |   ^   | clk_enable | SDFFRQ_5VX1 | 0.004 |   0.004 |  -23.134 | 
     +--------------------------------------------------------------------------------------+ 
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                      |       |            |             |       |  Time   |   Time   | 
     |----------------------+-------+------------+-------------+-------+---------+----------| 
     | clk                  |   v   | clk        |             |       |  25.000 |   48.139 | 
     | clk__L1_I0/A         |   v   | clk        | IN_5VX16    | 0.001 |  25.001 |   48.140 | 
     | clk__L1_I0/Q         |   ^   | clk__L1_N0 | IN_5VX16    | 0.496 |  25.497 |   48.635 | 
     | clk__L2_I4/A         |   ^   | clk__L1_N0 | IN_5VX16    | 0.004 |  25.501 |   48.639 | 
     | clk__L2_I4/Q         |   v   | clk__L2_N4 | IN_5VX16    | 0.489 |  25.990 |   49.128 | 
     | Delay_out1_reg[5]/CN |   v   | clk__L2_N4 | SDFFRQ_5VX1 | 0.004 |  25.993 |   49.132 | 
     +--------------------------------------------------------------------------------------+ 
Path 13: MET Hold Check with Pin Delay_out1_reg[8]/CN 
Endpoint:   Delay_out1_reg[8]/SD (^) checked with trailing edge of 'clk'
Beginpoint: In[8]                (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: TYPview
Other End Arrival Time         26.002
+ Hold                         -0.138
+ Phase Shift                 -50.000
+ Uncertainty                   1.000
= Required Time               -23.136
  Arrival Time                  0.003
  Slack Time                   23.139
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |  Net  |    Cell     | Delay | Arrival | Required | 
     |                      |       |       |             |       |  Time   |   Time   | 
     |----------------------+-------+-------+-------------+-------+---------+----------| 
     | In[8]                |   ^   | In[8] |             |       |   0.000 |  -23.139 | 
     | Delay_out1_reg[8]/SD |   ^   | In[8] | SDFFRQ_5VX1 | 0.003 |   0.003 |  -23.136 | 
     +---------------------------------------------------------------------------------+ 
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                      |       |            |             |       |  Time   |   Time   | 
     |----------------------+-------+------------+-------------+-------+---------+----------| 
     | clk                  |   v   | clk        |             |       |  25.000 |   48.139 | 
     | clk__L1_I0/A         |   v   | clk        | IN_5VX16    | 0.001 |  25.001 |   48.140 | 
     | clk__L1_I0/Q         |   ^   | clk__L1_N0 | IN_5VX16    | 0.496 |  25.497 |   48.636 | 
     | clk__L2_I5/A         |   ^   | clk__L1_N0 | IN_5VX16    | 0.003 |  25.499 |   48.638 | 
     | clk__L2_I5/Q         |   v   | clk__L2_N5 | IN_5VX16    | 0.500 |  26.000 |   49.139 | 
     | Delay_out1_reg[8]/CN |   v   | clk__L2_N5 | SDFFRQ_5VX1 | 0.002 |  26.002 |   49.141 | 
     +--------------------------------------------------------------------------------------+ 
Path 14: MET Hold Check with Pin Delay1_out1_reg[4]/CN 
Endpoint:   Delay1_out1_reg[4]/SE (^) checked with trailing edge of 'clk'
Beginpoint: clk_enable            (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: TYPview
Other End Arrival Time         25.993
+ Hold                         -0.127
+ Phase Shift                 -50.000
+ Uncertainty                   1.000
= Required Time               -23.134
  Arrival Time                  0.005
  Slack Time                   23.140
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                       |       |            |             |       |  Time   |   Time   | 
     |-----------------------+-------+------------+-------------+-------+---------+----------| 
     | clk_enable            |   ^   | clk_enable |             |       |   0.000 |  -23.140 | 
     | Delay1_out1_reg[4]/SE |   ^   | clk_enable | SDFFRQ_5VX1 | 0.005 |   0.005 |  -23.134 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                       |       |            |             |       |  Time   |   Time   | 
     |-----------------------+-------+------------+-------------+-------+---------+----------| 
     | clk                   |   v   | clk        |             |       |  25.000 |   48.140 | 
     | clk__L1_I0/A          |   v   | clk        | IN_5VX16    | 0.001 |  25.001 |   48.141 | 
     | clk__L1_I0/Q          |   ^   | clk__L1_N0 | IN_5VX16    | 0.496 |  25.497 |   48.637 | 
     | clk__L2_I4/A          |   ^   | clk__L1_N0 | IN_5VX16    | 0.004 |  25.501 |   48.640 | 
     | clk__L2_I4/Q          |   v   | clk__L2_N4 | IN_5VX16    | 0.489 |  25.990 |   49.130 | 
     | Delay1_out1_reg[4]/CN |   v   | clk__L2_N4 | SDFFRQ_5VX1 | 0.003 |  25.993 |   49.133 | 
     +---------------------------------------------------------------------------------------+ 
Path 15: MET Hold Check with Pin Delay_out1_reg[1]/CN 
Endpoint:   Delay_out1_reg[1]/SD (^) checked with trailing edge of 'clk'
Beginpoint: In[1]                (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: TYPview
Other End Arrival Time         26.001
+ Hold                         -0.138
+ Phase Shift                 -50.000
+ Uncertainty                   1.000
= Required Time               -23.136
  Arrival Time                  0.003
  Slack Time                   23.140
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |  Net  |    Cell     | Delay | Arrival | Required | 
     |                      |       |       |             |       |  Time   |   Time   | 
     |----------------------+-------+-------+-------------+-------+---------+----------| 
     | In[1]                |   ^   | In[1] |             |       |   0.000 |  -23.140 | 
     | Delay_out1_reg[1]/SD |   ^   | In[1] | SDFFRQ_5VX1 | 0.003 |   0.003 |  -23.136 | 
     +---------------------------------------------------------------------------------+ 
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                      |       |            |             |       |  Time   |   Time   | 
     |----------------------+-------+------------+-------------+-------+---------+----------| 
     | clk                  |   v   | clk        |             |       |  25.000 |   48.140 | 
     | clk__L1_I0/A         |   v   | clk        | IN_5VX16    | 0.001 |  25.001 |   48.141 | 
     | clk__L1_I0/Q         |   ^   | clk__L1_N0 | IN_5VX16    | 0.496 |  25.497 |   48.637 | 
     | clk__L2_I5/A         |   ^   | clk__L1_N0 | IN_5VX16    | 0.003 |  25.499 |   48.639 | 
     | clk__L2_I5/Q         |   v   | clk__L2_N5 | IN_5VX16    | 0.500 |  25.999 |   49.139 | 
     | Delay_out1_reg[1]/CN |   v   | clk__L2_N5 | SDFFRQ_5VX1 | 0.002 |  26.001 |   49.141 | 
     +--------------------------------------------------------------------------------------+ 
Path 16: MET Hold Check with Pin Delay_out1_reg[4]/CN 
Endpoint:   Delay_out1_reg[4]/SE (^) checked with trailing edge of 'clk'
Beginpoint: clk_enable           (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: TYPview
Other End Arrival Time         25.993
+ Hold                         -0.127
+ Phase Shift                 -50.000
+ Uncertainty                   1.000
= Required Time               -23.135
  Arrival Time                  0.006
  Slack Time                   23.141
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                      |       |            |             |       |  Time   |   Time   | 
     |----------------------+-------+------------+-------------+-------+---------+----------| 
     | clk_enable           |   ^   | clk_enable |             |       |   0.000 |  -23.141 | 
     | Delay_out1_reg[4]/SE |   ^   | clk_enable | SDFFRQ_5VX1 | 0.006 |   0.006 |  -23.135 | 
     +--------------------------------------------------------------------------------------+ 
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                      |       |            |             |       |  Time   |   Time   | 
     |----------------------+-------+------------+-------------+-------+---------+----------| 
     | clk                  |   v   | clk        |             |       |  25.000 |   48.141 | 
     | clk__L1_I0/A         |   v   | clk        | IN_5VX16    | 0.001 |  25.001 |   48.142 | 
     | clk__L1_I0/Q         |   ^   | clk__L1_N0 | IN_5VX16    | 0.496 |  25.497 |   48.638 | 
     | clk__L2_I4/A         |   ^   | clk__L1_N0 | IN_5VX16    | 0.004 |  25.501 |   48.641 | 
     | clk__L2_I4/Q         |   v   | clk__L2_N4 | IN_5VX16    | 0.489 |  25.990 |   49.131 | 
     | Delay_out1_reg[4]/CN |   v   | clk__L2_N4 | SDFFRQ_5VX1 | 0.003 |  25.993 |   49.134 | 
     +--------------------------------------------------------------------------------------+ 
Path 17: MET Hold Check with Pin Delay_out1_reg[6]/CN 
Endpoint:   Delay_out1_reg[6]/SE (^) checked with trailing edge of 'clk'
Beginpoint: clk_enable           (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: TYPview
Other End Arrival Time         25.990
+ Hold                         -0.128
+ Phase Shift                 -50.000
+ Uncertainty                   1.000
= Required Time               -23.139
  Arrival Time                  0.006
  Slack Time                   23.145
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                      |       |            |             |       |  Time   |   Time   | 
     |----------------------+-------+------------+-------------+-------+---------+----------| 
     | clk_enable           |   ^   | clk_enable |             |       |   0.000 |  -23.145 | 
     | Delay_out1_reg[6]/SE |   ^   | clk_enable | SDFFRQ_5VX1 | 0.006 |   0.006 |  -23.139 | 
     +--------------------------------------------------------------------------------------+ 
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                      |       |            |             |       |  Time   |   Time   | 
     |----------------------+-------+------------+-------------+-------+---------+----------| 
     | clk                  |   v   | clk        |             |       |  25.000 |   48.145 | 
     | clk__L1_I0/A         |   v   | clk        | IN_5VX16    | 0.001 |  25.001 |   48.146 | 
     | clk__L1_I0/Q         |   ^   | clk__L1_N0 | IN_5VX16    | 0.496 |  25.497 |   48.642 | 
     | clk__L2_I1/A         |   ^   | clk__L1_N0 | IN_5VX16    | 0.003 |  25.500 |   48.645 | 
     | clk__L2_I1/Q         |   v   | clk__L2_N1 | IN_5VX16    | 0.486 |  25.987 |   49.132 | 
     | Delay_out1_reg[6]/CN |   v   | clk__L2_N1 | SDFFRQ_5VX1 | 0.003 |  25.990 |   49.134 | 
     +--------------------------------------------------------------------------------------+ 
Path 18: MET Hold Check with Pin Delay1_out1_reg[3]/CN 
Endpoint:   Delay1_out1_reg[3]/SE (^) checked with trailing edge of 'clk'
Beginpoint: clk_enable            (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: TYPview
Other End Arrival Time         25.990
+ Hold                         -0.128
+ Phase Shift                 -50.000
+ Uncertainty                   1.000
= Required Time               -23.138
  Arrival Time                  0.007
  Slack Time                   23.145
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                       |       |            |             |       |  Time   |   Time   | 
     |-----------------------+-------+------------+-------------+-------+---------+----------| 
     | clk_enable            |   ^   | clk_enable |             |       |   0.000 |  -23.145 | 
     | Delay1_out1_reg[3]/SE |   ^   | clk_enable | SDFFRQ_5VX1 | 0.007 |   0.007 |  -23.138 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                       |       |            |             |       |  Time   |   Time   | 
     |-----------------------+-------+------------+-------------+-------+---------+----------| 
     | clk                   |   v   | clk        |             |       |  25.000 |   48.145 | 
     | clk__L1_I0/A          |   v   | clk        | IN_5VX16    | 0.001 |  25.001 |   48.146 | 
     | clk__L1_I0/Q          |   ^   | clk__L1_N0 | IN_5VX16    | 0.496 |  25.497 |   48.642 | 
     | clk__L2_I1/A          |   ^   | clk__L1_N0 | IN_5VX16    | 0.003 |  25.500 |   48.645 | 
     | clk__L2_I1/Q          |   v   | clk__L2_N1 | IN_5VX16    | 0.486 |  25.987 |   49.132 | 
     | Delay1_out1_reg[3]/CN |   v   | clk__L2_N1 | SDFFRQ_5VX1 | 0.004 |  25.990 |   49.135 | 
     +---------------------------------------------------------------------------------------+ 
Path 19: MET Hold Check with Pin Delay1_out1_reg[5]/CN 
Endpoint:   Delay1_out1_reg[5]/SE (^) checked with trailing edge of 'clk'
Beginpoint: clk_enable            (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: TYPview
Other End Arrival Time         25.991
+ Hold                         -0.128
+ Phase Shift                 -50.000
+ Uncertainty                   1.000
= Required Time               -23.137
  Arrival Time                  0.008
  Slack Time                   23.145
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                       |       |            |             |       |  Time   |   Time   | 
     |-----------------------+-------+------------+-------------+-------+---------+----------| 
     | clk_enable            |   ^   | clk_enable |             |       |   0.000 |  -23.145 | 
     | Delay1_out1_reg[5]/SE |   ^   | clk_enable | SDFFRQ_5VX1 | 0.008 |   0.008 |  -23.137 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                       |       |            |             |       |  Time   |   Time   | 
     |-----------------------+-------+------------+-------------+-------+---------+----------| 
     | clk                   |   v   | clk        |             |       |  25.000 |   48.145 | 
     | clk__L1_I0/A          |   v   | clk        | IN_5VX16    | 0.001 |  25.001 |   48.146 | 
     | clk__L1_I0/Q          |   ^   | clk__L1_N0 | IN_5VX16    | 0.496 |  25.497 |   48.642 | 
     | clk__L2_I1/A          |   ^   | clk__L1_N0 | IN_5VX16    | 0.003 |  25.500 |   48.645 | 
     | clk__L2_I1/Q          |   v   | clk__L2_N1 | IN_5VX16    | 0.486 |  25.987 |   49.132 | 
     | Delay1_out1_reg[5]/CN |   v   | clk__L2_N1 | SDFFRQ_5VX1 | 0.004 |  25.991 |   49.136 | 
     +---------------------------------------------------------------------------------------+ 
Path 20: MET Hold Check with Pin Delay_out1_reg[3]/CN 
Endpoint:   Delay_out1_reg[3]/SE (^) checked with trailing edge of 'clk'
Beginpoint: clk_enable           (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: TYPview
Other End Arrival Time         25.990
+ Hold                         -0.128
+ Phase Shift                 -50.000
+ Uncertainty                   1.000
= Required Time               -23.138
  Arrival Time                  0.007
  Slack Time                   23.145
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                      |       |            |             |       |  Time   |   Time   | 
     |----------------------+-------+------------+-------------+-------+---------+----------| 
     | clk_enable           |   ^   | clk_enable |             |       |   0.000 |  -23.145 | 
     | Delay_out1_reg[3]/SE |   ^   | clk_enable | SDFFRQ_5VX1 | 0.007 |   0.007 |  -23.138 | 
     +--------------------------------------------------------------------------------------+ 
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                      |       |            |             |       |  Time   |   Time   | 
     |----------------------+-------+------------+-------------+-------+---------+----------| 
     | clk                  |   v   | clk        |             |       |  25.000 |   48.145 | 
     | clk__L1_I0/A         |   v   | clk        | IN_5VX16    | 0.001 |  25.001 |   48.146 | 
     | clk__L1_I0/Q         |   ^   | clk__L1_N0 | IN_5VX16    | 0.496 |  25.497 |   48.642 | 
     | clk__L2_I1/A         |   ^   | clk__L1_N0 | IN_5VX16    | 0.003 |  25.500 |   48.645 | 
     | clk__L2_I1/Q         |   v   | clk__L2_N1 | IN_5VX16    | 0.486 |  25.987 |   49.132 | 
     | Delay_out1_reg[3]/CN |   v   | clk__L2_N1 | SDFFRQ_5VX1 | 0.004 |  25.990 |   49.135 | 
     +--------------------------------------------------------------------------------------+ 
Path 21: MET Hold Check with Pin Delay_out1_reg[2]/CN 
Endpoint:   Delay_out1_reg[2]/SE (^) checked with trailing edge of 'clk'
Beginpoint: clk_enable           (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: TYPview
Other End Arrival Time         25.991
+ Hold                         -0.128
+ Phase Shift                 -50.000
+ Uncertainty                   1.000
= Required Time               -23.137
  Arrival Time                  0.008
  Slack Time                   23.145
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                      |       |            |             |       |  Time   |   Time   | 
     |----------------------+-------+------------+-------------+-------+---------+----------| 
     | clk_enable           |   ^   | clk_enable |             |       |   0.000 |  -23.145 | 
     | Delay_out1_reg[2]/SE |   ^   | clk_enable | SDFFRQ_5VX1 | 0.008 |   0.008 |  -23.137 | 
     +--------------------------------------------------------------------------------------+ 
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                      |       |            |             |       |  Time   |   Time   | 
     |----------------------+-------+------------+-------------+-------+---------+----------| 
     | clk                  |   v   | clk        |             |       |  25.000 |   48.145 | 
     | clk__L1_I0/A         |   v   | clk        | IN_5VX16    | 0.001 |  25.001 |   48.146 | 
     | clk__L1_I0/Q         |   ^   | clk__L1_N0 | IN_5VX16    | 0.496 |  25.497 |   48.642 | 
     | clk__L2_I1/A         |   ^   | clk__L1_N0 | IN_5VX16    | 0.003 |  25.500 |   48.646 | 
     | clk__L2_I1/Q         |   v   | clk__L2_N1 | IN_5VX16    | 0.486 |  25.987 |   49.132 | 
     | Delay_out1_reg[2]/CN |   v   | clk__L2_N1 | SDFFRQ_5VX1 | 0.004 |  25.991 |   49.136 | 
     +--------------------------------------------------------------------------------------+ 
Path 22: MET Hold Check with Pin Delay1_out1_reg[6]/CN 
Endpoint:   Delay1_out1_reg[6]/SE (^) checked with trailing edge of 'clk'
Beginpoint: clk_enable            (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: TYPview
Other End Arrival Time         25.990
+ Hold                         -0.128
+ Phase Shift                 -50.000
+ Uncertainty                   1.000
= Required Time               -23.138
  Arrival Time                  0.008
  Slack Time                   23.145
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                       |       |            |             |       |  Time   |   Time   | 
     |-----------------------+-------+------------+-------------+-------+---------+----------| 
     | clk_enable            |   ^   | clk_enable |             |       |   0.000 |  -23.145 | 
     | Delay1_out1_reg[6]/SE |   ^   | clk_enable | SDFFRQ_5VX1 | 0.008 |   0.008 |  -23.138 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                       |       |            |             |       |  Time   |   Time   | 
     |-----------------------+-------+------------+-------------+-------+---------+----------| 
     | clk                   |   v   | clk        |             |       |  25.000 |   48.145 | 
     | clk__L1_I0/A          |   v   | clk        | IN_5VX16    | 0.001 |  25.001 |   48.146 | 
     | clk__L1_I0/Q          |   ^   | clk__L1_N0 | IN_5VX16    | 0.496 |  25.497 |   48.642 | 
     | clk__L2_I1/A          |   ^   | clk__L1_N0 | IN_5VX16    | 0.003 |  25.500 |   48.646 | 
     | clk__L2_I1/Q          |   v   | clk__L2_N1 | IN_5VX16    | 0.486 |  25.987 |   49.132 | 
     | Delay1_out1_reg[6]/CN |   v   | clk__L2_N1 | SDFFRQ_5VX1 | 0.004 |  25.990 |   49.136 | 
     +---------------------------------------------------------------------------------------+ 
Path 23: MET Hold Check with Pin Delay2_reg_reg[1][11]/CN 
Endpoint:   Delay2_reg_reg[1][11]/SE (^) checked with trailing edge of 'clk'
Beginpoint: clk_enable               (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: TYPview
Other End Arrival Time         25.992
+ Hold                         -0.128
+ Phase Shift                 -50.000
+ Uncertainty                   1.000
= Required Time               -23.136
  Arrival Time                  0.009
  Slack Time                   23.146
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |           Pin            |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                          |       |            |             |       |  Time   |   Time   | 
     |--------------------------+-------+------------+-------------+-------+---------+----------| 
     | clk_enable               |   ^   | clk_enable |             |       |   0.000 |  -23.146 | 
     | Delay2_reg_reg[1][11]/SE |   ^   | clk_enable | SDFFRQ_5VX1 | 0.009 |   0.009 |  -23.136 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |           Pin            |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                          |       |            |             |       |  Time   |   Time   | 
     |--------------------------+-------+------------+-------------+-------+---------+----------| 
     | clk                      |   v   | clk        |             |       |  25.000 |   48.146 | 
     | clk__L1_I0/A             |   v   | clk        | IN_5VX16    | 0.001 |  25.001 |   48.147 | 
     | clk__L1_I0/Q             |   ^   | clk__L1_N0 | IN_5VX16    | 0.496 |  25.497 |   48.642 | 
     | clk__L2_I1/A             |   ^   | clk__L1_N0 | IN_5VX16    | 0.003 |  25.500 |   48.646 | 
     | clk__L2_I1/Q             |   v   | clk__L2_N1 | IN_5VX16    | 0.486 |  25.987 |   49.132 | 
     | Delay2_reg_reg[1][11]/CN |   v   | clk__L2_N1 | SDFFRQ_5VX1 | 0.005 |  25.992 |   49.137 | 
     +------------------------------------------------------------------------------------------+ 
Path 24: MET Hold Check with Pin Delay2_reg_reg[0][10]/CN 
Endpoint:   Delay2_reg_reg[0][10]/SE (^) checked with trailing edge of 'clk'
Beginpoint: clk_enable               (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: TYPview
Other End Arrival Time         25.991
+ Hold                         -0.128
+ Phase Shift                 -50.000
+ Uncertainty                   1.000
= Required Time               -23.137
  Arrival Time                  0.008
  Slack Time                   23.146
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |           Pin            |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                          |       |            |             |       |  Time   |   Time   | 
     |--------------------------+-------+------------+-------------+-------+---------+----------| 
     | clk_enable               |   ^   | clk_enable |             |       |   0.000 |  -23.146 | 
     | Delay2_reg_reg[0][10]/SE |   ^   | clk_enable | SDFFRQ_5VX1 | 0.008 |   0.008 |  -23.137 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |           Pin            |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                          |       |            |             |       |  Time   |   Time   | 
     |--------------------------+-------+------------+-------------+-------+---------+----------| 
     | clk                      |   v   | clk        |             |       |  25.000 |   48.146 | 
     | clk__L1_I0/A             |   v   | clk        | IN_5VX16    | 0.001 |  25.001 |   48.147 | 
     | clk__L1_I0/Q             |   ^   | clk__L1_N0 | IN_5VX16    | 0.496 |  25.497 |   48.642 | 
     | clk__L2_I1/A             |   ^   | clk__L1_N0 | IN_5VX16    | 0.003 |  25.500 |   48.646 | 
     | clk__L2_I1/Q             |   v   | clk__L2_N1 | IN_5VX16    | 0.486 |  25.987 |   49.132 | 
     | Delay2_reg_reg[0][10]/CN |   v   | clk__L2_N1 | SDFFRQ_5VX1 | 0.004 |  25.991 |   49.136 | 
     +------------------------------------------------------------------------------------------+ 
Path 25: MET Hold Check with Pin Delay_out1_reg[14]/CN 
Endpoint:   Delay_out1_reg[14]/SD (^) checked with trailing edge of 'clk'
Beginpoint: In[14]                (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: TYPview
Other End Arrival Time         25.994
+ Hold                         -0.139
+ Phase Shift                 -50.000
+ Uncertainty                   1.000
= Required Time               -23.145
  Arrival Time                  0.001
  Slack Time                   23.146
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |  Net   |    Cell     | Delay | Arrival | Required | 
     |                       |       |        |             |       |  Time   |   Time   | 
     |-----------------------+-------+--------+-------------+-------+---------+----------| 
     | In[14]                |   ^   | In[14] |             |       |   0.000 |  -23.146 | 
     | Delay_out1_reg[14]/SD |   ^   | In[14] | SDFFRQ_5VX1 | 0.001 |   0.001 |  -23.145 | 
     +-----------------------------------------------------------------------------------+ 
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                       |       |            |             |       |  Time   |   Time   | 
     |-----------------------+-------+------------+-------------+-------+---------+----------| 
     | clk                   |   v   | clk        |             |       |  25.000 |   48.146 | 
     | clk__L1_I0/A          |   v   | clk        | IN_5VX16    | 0.001 |  25.001 |   48.147 | 
     | clk__L1_I0/Q          |   ^   | clk__L1_N0 | IN_5VX16    | 0.496 |  25.497 |   48.643 | 
     | clk__L2_I4/A          |   ^   | clk__L1_N0 | IN_5VX16    | 0.004 |  25.501 |   48.646 | 
     | clk__L2_I4/Q          |   v   | clk__L2_N4 | IN_5VX16    | 0.489 |  25.990 |   49.135 | 
     | Delay_out1_reg[14]/CN |   v   | clk__L2_N4 | SDFFRQ_5VX1 | 0.005 |  25.994 |   49.140 | 
     +---------------------------------------------------------------------------------------+ 
Path 26: MET Hold Check with Pin Delay2_reg_reg[1][10]/CN 
Endpoint:   Delay2_reg_reg[1][10]/SE (^) checked with trailing edge of 'clk'
Beginpoint: clk_enable               (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: TYPview
Other End Arrival Time         25.991
+ Hold                         -0.128
+ Phase Shift                 -50.000
+ Uncertainty                   1.000
= Required Time               -23.137
  Arrival Time                  0.009
  Slack Time                   23.146
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |           Pin            |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                          |       |            |             |       |  Time   |   Time   | 
     |--------------------------+-------+------------+-------------+-------+---------+----------| 
     | clk_enable               |   ^   | clk_enable |             |       |   0.000 |  -23.146 | 
     | Delay2_reg_reg[1][10]/SE |   ^   | clk_enable | SDFFRQ_5VX1 | 0.009 |   0.009 |  -23.137 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |           Pin            |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                          |       |            |             |       |  Time   |   Time   | 
     |--------------------------+-------+------------+-------------+-------+---------+----------| 
     | clk                      |   v   | clk        |             |       |  25.000 |   48.146 | 
     | clk__L1_I0/A             |   v   | clk        | IN_5VX16    | 0.001 |  25.001 |   48.147 | 
     | clk__L1_I0/Q             |   ^   | clk__L1_N0 | IN_5VX16    | 0.496 |  25.497 |   48.643 | 
     | clk__L2_I1/A             |   ^   | clk__L1_N0 | IN_5VX16    | 0.003 |  25.500 |   48.646 | 
     | clk__L2_I1/Q             |   v   | clk__L2_N1 | IN_5VX16    | 0.486 |  25.987 |   49.132 | 
     | Delay2_reg_reg[1][10]/CN |   v   | clk__L2_N1 | SDFFRQ_5VX1 | 0.004 |  25.991 |   49.137 | 
     +------------------------------------------------------------------------------------------+ 
Path 27: MET Hold Check with Pin Delay_out1_reg[13]/CN 
Endpoint:   Delay_out1_reg[13]/SD (^) checked with trailing edge of 'clk'
Beginpoint: In[13]                (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: TYPview
Other End Arrival Time         25.994
+ Hold                         -0.139
+ Phase Shift                 -50.000
+ Uncertainty                   1.000
= Required Time               -23.145
  Arrival Time                  0.001
  Slack Time                   23.146
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |  Net   |    Cell     | Delay | Arrival | Required | 
     |                       |       |        |             |       |  Time   |   Time   | 
     |-----------------------+-------+--------+-------------+-------+---------+----------| 
     | In[13]                |   ^   | In[13] |             |       |   0.000 |  -23.146 | 
     | Delay_out1_reg[13]/SD |   ^   | In[13] | SDFFRQ_5VX1 | 0.001 |   0.001 |  -23.145 | 
     +-----------------------------------------------------------------------------------+ 
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                       |       |            |             |       |  Time   |   Time   | 
     |-----------------------+-------+------------+-------------+-------+---------+----------| 
     | clk                   |   v   | clk        |             |       |  25.000 |   48.146 | 
     | clk__L1_I0/A          |   v   | clk        | IN_5VX16    | 0.001 |  25.001 |   48.147 | 
     | clk__L1_I0/Q          |   ^   | clk__L1_N0 | IN_5VX16    | 0.496 |  25.497 |   48.643 | 
     | clk__L2_I4/A          |   ^   | clk__L1_N0 | IN_5VX16    | 0.004 |  25.501 |   48.647 | 
     | clk__L2_I4/Q          |   v   | clk__L2_N4 | IN_5VX16    | 0.489 |  25.990 |   49.136 | 
     | Delay_out1_reg[13]/CN |   v   | clk__L2_N4 | SDFFRQ_5VX1 | 0.004 |  25.994 |   49.140 | 
     +---------------------------------------------------------------------------------------+ 
Path 28: MET Hold Check with Pin Delay_out1_reg[11]/CN 
Endpoint:   Delay_out1_reg[11]/SD (^) checked with trailing edge of 'clk'
Beginpoint: In[11]                (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: TYPview
Other End Arrival Time         25.994
+ Hold                         -0.139
+ Phase Shift                 -50.000
+ Uncertainty                   1.000
= Required Time               -23.145
  Arrival Time                  0.001
  Slack Time                   23.146
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |  Net   |    Cell     | Delay | Arrival | Required | 
     |                       |       |        |             |       |  Time   |   Time   | 
     |-----------------------+-------+--------+-------------+-------+---------+----------| 
     | In[11]                |   ^   | In[11] |             |       |   0.000 |  -23.146 | 
     | Delay_out1_reg[11]/SD |   ^   | In[11] | SDFFRQ_5VX1 | 0.001 |   0.001 |  -23.145 | 
     +-----------------------------------------------------------------------------------+ 
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                       |       |            |             |       |  Time   |   Time   | 
     |-----------------------+-------+------------+-------------+-------+---------+----------| 
     | clk                   |   v   | clk        |             |       |  25.000 |   48.146 | 
     | clk__L1_I0/A          |   v   | clk        | IN_5VX16    | 0.001 |  25.001 |   48.147 | 
     | clk__L1_I0/Q          |   ^   | clk__L1_N0 | IN_5VX16    | 0.496 |  25.497 |   48.643 | 
     | clk__L2_I4/A          |   ^   | clk__L1_N0 | IN_5VX16    | 0.004 |  25.501 |   48.647 | 
     | clk__L2_I4/Q          |   v   | clk__L2_N4 | IN_5VX16    | 0.489 |  25.990 |   49.136 | 
     | Delay_out1_reg[11]/CN |   v   | clk__L2_N4 | SDFFRQ_5VX1 | 0.004 |  25.994 |   49.140 | 
     +---------------------------------------------------------------------------------------+ 
Path 29: MET Hold Check with Pin Delay_out1_reg[7]/CN 
Endpoint:   Delay_out1_reg[7]/SD (^) checked with trailing edge of 'clk'
Beginpoint: In[7]                (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: TYPview
Other End Arrival Time         25.993
+ Hold                         -0.139
+ Phase Shift                 -50.000
+ Uncertainty                   1.000
= Required Time               -23.146
  Arrival Time                  0.000
  Slack Time                   23.146
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |  Net  |    Cell     | Delay | Arrival | Required | 
     |                      |       |       |             |       |  Time   |   Time   | 
     |----------------------+-------+-------+-------------+-------+---------+----------| 
     | In[7]                |   ^   | In[7] |             |       |   0.000 |  -23.146 | 
     | Delay_out1_reg[7]/SD |   ^   | In[7] | SDFFRQ_5VX1 | 0.001 |   0.000 |  -23.146 | 
     +---------------------------------------------------------------------------------+ 
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                      |       |            |             |       |  Time   |   Time   | 
     |----------------------+-------+------------+-------------+-------+---------+----------| 
     | clk                  |   v   | clk        |             |       |  25.000 |   48.146 | 
     | clk__L1_I0/A         |   v   | clk        | IN_5VX16    | 0.001 |  25.001 |   48.148 | 
     | clk__L1_I0/Q         |   ^   | clk__L1_N0 | IN_5VX16    | 0.496 |  25.497 |   48.643 | 
     | clk__L2_I4/A         |   ^   | clk__L1_N0 | IN_5VX16    | 0.004 |  25.501 |   48.647 | 
     | clk__L2_I4/Q         |   v   | clk__L2_N4 | IN_5VX16    | 0.489 |  25.990 |   49.136 | 
     | Delay_out1_reg[7]/CN |   v   | clk__L2_N4 | SDFFRQ_5VX1 | 0.004 |  25.993 |   49.140 | 
     +--------------------------------------------------------------------------------------+ 
Path 30: MET Hold Check with Pin Delay_out1_reg[12]/CN 
Endpoint:   Delay_out1_reg[12]/SD (^) checked with trailing edge of 'clk'
Beginpoint: In[12]                (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: TYPview
Other End Arrival Time         25.994
+ Hold                         -0.139
+ Phase Shift                 -50.000
+ Uncertainty                   1.000
= Required Time               -23.146
  Arrival Time                  0.001
  Slack Time                   23.147
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |  Net   |    Cell     | Delay | Arrival | Required | 
     |                       |       |        |             |       |  Time   |   Time   | 
     |-----------------------+-------+--------+-------------+-------+---------+----------| 
     | In[12]                |   ^   | In[12] |             |       |   0.000 |  -23.147 | 
     | Delay_out1_reg[12]/SD |   ^   | In[12] | SDFFRQ_5VX1 | 0.001 |   0.001 |  -23.146 | 
     +-----------------------------------------------------------------------------------+ 
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                       |       |            |             |       |  Time   |   Time   | 
     |-----------------------+-------+------------+-------------+-------+---------+----------| 
     | clk                   |   v   | clk        |             |       |  25.000 |   48.147 | 
     | clk__L1_I0/A          |   v   | clk        | IN_5VX16    | 0.001 |  25.001 |   48.148 | 
     | clk__L1_I0/Q          |   ^   | clk__L1_N0 | IN_5VX16    | 0.496 |  25.497 |   48.644 | 
     | clk__L2_I4/A          |   ^   | clk__L1_N0 | IN_5VX16    | 0.004 |  25.501 |   48.648 | 
     | clk__L2_I4/Q          |   v   | clk__L2_N4 | IN_5VX16    | 0.489 |  25.990 |   49.137 | 
     | Delay_out1_reg[12]/CN |   v   | clk__L2_N4 | SDFFRQ_5VX1 | 0.004 |  25.994 |   49.141 | 
     +---------------------------------------------------------------------------------------+ 
Path 31: MET Hold Check with Pin Delay_out1_reg[10]/CN 
Endpoint:   Delay_out1_reg[10]/SD (^) checked with trailing edge of 'clk'
Beginpoint: In[10]                (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: TYPview
Other End Arrival Time         25.994
+ Hold                         -0.139
+ Phase Shift                 -50.000
+ Uncertainty                   1.000
= Required Time               -23.145
  Arrival Time                  0.002
  Slack Time                   23.147
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |  Net   |    Cell     | Delay | Arrival | Required | 
     |                       |       |        |             |       |  Time   |   Time   | 
     |-----------------------+-------+--------+-------------+-------+---------+----------| 
     | In[10]                |   ^   | In[10] |             |       |   0.000 |  -23.147 | 
     | Delay_out1_reg[10]/SD |   ^   | In[10] | SDFFRQ_5VX1 | 0.002 |   0.002 |  -23.145 | 
     +-----------------------------------------------------------------------------------+ 
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                       |       |            |             |       |  Time   |   Time   | 
     |-----------------------+-------+------------+-------------+-------+---------+----------| 
     | clk                   |   v   | clk        |             |       |  25.000 |   48.147 | 
     | clk__L1_I0/A          |   v   | clk        | IN_5VX16    | 0.001 |  25.001 |   48.148 | 
     | clk__L1_I0/Q          |   ^   | clk__L1_N0 | IN_5VX16    | 0.496 |  25.497 |   48.644 | 
     | clk__L2_I4/A          |   ^   | clk__L1_N0 | IN_5VX16    | 0.004 |  25.501 |   48.648 | 
     | clk__L2_I4/Q          |   v   | clk__L2_N4 | IN_5VX16    | 0.489 |  25.990 |   49.137 | 
     | Delay_out1_reg[10]/CN |   v   | clk__L2_N4 | SDFFRQ_5VX1 | 0.004 |  25.994 |   49.141 | 
     +---------------------------------------------------------------------------------------+ 
Path 32: MET Hold Check with Pin Delay_out1_reg[4]/CN 
Endpoint:   Delay_out1_reg[4]/SD (^) checked with trailing edge of 'clk'
Beginpoint: In[4]                (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: TYPview
Other End Arrival Time         25.993
+ Hold                         -0.139
+ Phase Shift                 -50.000
+ Uncertainty                   1.000
= Required Time               -23.147
  Arrival Time                  0.001
  Slack Time                   23.147
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |  Net  |    Cell     | Delay | Arrival | Required | 
     |                      |       |       |             |       |  Time   |   Time   | 
     |----------------------+-------+-------+-------------+-------+---------+----------| 
     | In[4]                |   ^   | In[4] |             |       |   0.000 |  -23.147 | 
     | Delay_out1_reg[4]/SD |   ^   | In[4] | SDFFRQ_5VX1 | 0.001 |   0.001 |  -23.147 | 
     +---------------------------------------------------------------------------------+ 
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                      |       |            |             |       |  Time   |   Time   | 
     |----------------------+-------+------------+-------------+-------+---------+----------| 
     | clk                  |   v   | clk        |             |       |  25.000 |   48.147 | 
     | clk__L1_I0/A         |   v   | clk        | IN_5VX16    | 0.001 |  25.001 |   48.148 | 
     | clk__L1_I0/Q         |   ^   | clk__L1_N0 | IN_5VX16    | 0.496 |  25.497 |   48.644 | 
     | clk__L2_I4/A         |   ^   | clk__L1_N0 | IN_5VX16    | 0.004 |  25.501 |   48.648 | 
     | clk__L2_I4/Q         |   v   | clk__L2_N4 | IN_5VX16    | 0.489 |  25.990 |   49.137 | 
     | Delay_out1_reg[4]/CN |   v   | clk__L2_N4 | SDFFRQ_5VX1 | 0.003 |  25.993 |   49.140 | 
     +--------------------------------------------------------------------------------------+ 
Path 33: MET Hold Check with Pin Delay_out1_reg[9]/CN 
Endpoint:   Delay_out1_reg[9]/SD (^) checked with trailing edge of 'clk'
Beginpoint: In[9]                (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: TYPview
Other End Arrival Time         25.994
+ Hold                         -0.139
+ Phase Shift                 -50.000
+ Uncertainty                   1.000
= Required Time               -23.145
  Arrival Time                  0.002
  Slack Time                   23.147
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |  Net  |    Cell     | Delay | Arrival | Required | 
     |                      |       |       |             |       |  Time   |   Time   | 
     |----------------------+-------+-------+-------------+-------+---------+----------| 
     | In[9]                |   ^   | In[9] |             |       |   0.000 |  -23.147 | 
     | Delay_out1_reg[9]/SD |   ^   | In[9] | SDFFRQ_5VX1 | 0.002 |   0.002 |  -23.145 | 
     +---------------------------------------------------------------------------------+ 
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                      |       |            |             |       |  Time   |   Time   | 
     |----------------------+-------+------------+-------------+-------+---------+----------| 
     | clk                  |   v   | clk        |             |       |  25.000 |   48.147 | 
     | clk__L1_I0/A         |   v   | clk        | IN_5VX16    | 0.001 |  25.001 |   48.149 | 
     | clk__L1_I0/Q         |   ^   | clk__L1_N0 | IN_5VX16    | 0.496 |  25.497 |   48.644 | 
     | clk__L2_I4/A         |   ^   | clk__L1_N0 | IN_5VX16    | 0.004 |  25.501 |   48.648 | 
     | clk__L2_I4/Q         |   v   | clk__L2_N4 | IN_5VX16    | 0.489 |  25.990 |   49.137 | 
     | Delay_out1_reg[9]/CN |   v   | clk__L2_N4 | SDFFRQ_5VX1 | 0.005 |  25.994 |   49.142 | 
     +--------------------------------------------------------------------------------------+ 
Path 34: MET Hold Check with Pin Delay_out1_reg[5]/CN 
Endpoint:   Delay_out1_reg[5]/SD (^) checked with trailing edge of 'clk'
Beginpoint: In[5]                (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: TYPview
Other End Arrival Time         25.993
+ Hold                         -0.139
+ Phase Shift                 -50.000
+ Uncertainty                   1.000
= Required Time               -23.146
  Arrival Time                  0.001
  Slack Time                   23.147
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |  Net  |    Cell     | Delay | Arrival | Required | 
     |                      |       |       |             |       |  Time   |   Time   | 
     |----------------------+-------+-------+-------------+-------+---------+----------| 
     | In[5]                |   ^   | In[5] |             |       |   0.000 |  -23.147 | 
     | Delay_out1_reg[5]/SD |   ^   | In[5] | SDFFRQ_5VX1 | 0.001 |   0.001 |  -23.146 | 
     +---------------------------------------------------------------------------------+ 
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                      |       |            |             |       |  Time   |   Time   | 
     |----------------------+-------+------------+-------------+-------+---------+----------| 
     | clk                  |   v   | clk        |             |       |  25.000 |   48.147 | 
     | clk__L1_I0/A         |   v   | clk        | IN_5VX16    | 0.001 |  25.001 |   48.149 | 
     | clk__L1_I0/Q         |   ^   | clk__L1_N0 | IN_5VX16    | 0.496 |  25.497 |   48.644 | 
     | clk__L2_I4/A         |   ^   | clk__L1_N0 | IN_5VX16    | 0.004 |  25.501 |   48.648 | 
     | clk__L2_I4/Q         |   v   | clk__L2_N4 | IN_5VX16    | 0.489 |  25.990 |   49.137 | 
     | Delay_out1_reg[5]/CN |   v   | clk__L2_N4 | SDFFRQ_5VX1 | 0.004 |  25.993 |   49.141 | 
     +--------------------------------------------------------------------------------------+ 
Path 35: MET Hold Check with Pin Delay2_reg_reg[0][11]/CN 
Endpoint:   Delay2_reg_reg[0][11]/SE (^) checked with trailing edge of 'clk'
Beginpoint: clk_enable               (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: TYPview
Other End Arrival Time         25.992
+ Hold                         -0.128
+ Phase Shift                 -50.000
+ Uncertainty                   1.000
= Required Time               -23.136
  Arrival Time                  0.011
  Slack Time                   23.148
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |           Pin            |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                          |       |            |             |       |  Time   |   Time   | 
     |--------------------------+-------+------------+-------------+-------+---------+----------| 
     | clk_enable               |   ^   | clk_enable |             |       |   0.000 |  -23.148 | 
     | Delay2_reg_reg[0][11]/SE |   ^   | clk_enable | SDFFRQ_5VX1 | 0.011 |   0.011 |  -23.136 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |           Pin            |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                          |       |            |             |       |  Time   |   Time   | 
     |--------------------------+-------+------------+-------------+-------+---------+----------| 
     | clk                      |   v   | clk        |             |       |  25.000 |   48.148 | 
     | clk__L1_I0/A             |   v   | clk        | IN_5VX16    | 0.001 |  25.001 |   48.149 | 
     | clk__L1_I0/Q             |   ^   | clk__L1_N0 | IN_5VX16    | 0.496 |  25.497 |   48.645 | 
     | clk__L2_I1/A             |   ^   | clk__L1_N0 | IN_5VX16    | 0.003 |  25.500 |   48.648 | 
     | clk__L2_I1/Q             |   v   | clk__L2_N1 | IN_5VX16    | 0.486 |  25.987 |   49.134 | 
     | Delay2_reg_reg[0][11]/CN |   v   | clk__L2_N1 | SDFFRQ_5VX1 | 0.005 |  25.992 |   49.139 | 
     +------------------------------------------------------------------------------------------+ 
Path 36: MET Hold Check with Pin Delay2_reg_reg[1][12]/CN 
Endpoint:   Delay2_reg_reg[1][12]/SE (^) checked with trailing edge of 'clk'
Beginpoint: clk_enable               (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: TYPview
Other End Arrival Time         25.992
+ Hold                         -0.128
+ Phase Shift                 -50.000
+ Uncertainty                   1.000
= Required Time               -23.136
  Arrival Time                  0.012
  Slack Time                   23.148
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |           Pin            |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                          |       |            |             |       |  Time   |   Time   | 
     |--------------------------+-------+------------+-------------+-------+---------+----------| 
     | clk_enable               |   ^   | clk_enable |             |       |   0.000 |  -23.148 | 
     | Delay2_reg_reg[1][12]/SE |   ^   | clk_enable | SDFFRQ_5VX1 | 0.012 |   0.012 |  -23.136 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |           Pin            |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                          |       |            |             |       |  Time   |   Time   | 
     |--------------------------+-------+------------+-------------+-------+---------+----------| 
     | clk                      |   v   | clk        |             |       |  25.000 |   48.148 | 
     | clk__L1_I0/A             |   v   | clk        | IN_5VX16    | 0.001 |  25.001 |   48.149 | 
     | clk__L1_I0/Q             |   ^   | clk__L1_N0 | IN_5VX16    | 0.496 |  25.497 |   48.645 | 
     | clk__L2_I1/A             |   ^   | clk__L1_N0 | IN_5VX16    | 0.003 |  25.500 |   48.648 | 
     | clk__L2_I1/Q             |   v   | clk__L2_N1 | IN_5VX16    | 0.486 |  25.987 |   49.135 | 
     | Delay2_reg_reg[1][12]/CN |   v   | clk__L2_N1 | SDFFRQ_5VX1 | 0.005 |  25.992 |   49.140 | 
     +------------------------------------------------------------------------------------------+ 
Path 37: MET Hold Check with Pin Delay2_reg_reg[0][12]/CN 
Endpoint:   Delay2_reg_reg[0][12]/SE (^) checked with trailing edge of 'clk'
Beginpoint: clk_enable               (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: TYPview
Other End Arrival Time         25.992
+ Hold                         -0.128
+ Phase Shift                 -50.000
+ Uncertainty                   1.000
= Required Time               -23.136
  Arrival Time                  0.012
  Slack Time                   23.148
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |           Pin            |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                          |       |            |             |       |  Time   |   Time   | 
     |--------------------------+-------+------------+-------------+-------+---------+----------| 
     | clk_enable               |   ^   | clk_enable |             |       |   0.000 |  -23.148 | 
     | Delay2_reg_reg[0][12]/SE |   ^   | clk_enable | SDFFRQ_5VX1 | 0.012 |   0.012 |  -23.136 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |           Pin            |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                          |       |            |             |       |  Time   |   Time   | 
     |--------------------------+-------+------------+-------------+-------+---------+----------| 
     | clk                      |   v   | clk        |             |       |  25.000 |   48.148 | 
     | clk__L1_I0/A             |   v   | clk        | IN_5VX16    | 0.001 |  25.001 |   48.149 | 
     | clk__L1_I0/Q             |   ^   | clk__L1_N0 | IN_5VX16    | 0.496 |  25.497 |   48.645 | 
     | clk__L2_I1/A             |   ^   | clk__L1_N0 | IN_5VX16    | 0.003 |  25.500 |   48.648 | 
     | clk__L2_I1/Q             |   v   | clk__L2_N1 | IN_5VX16    | 0.486 |  25.987 |   49.135 | 
     | Delay2_reg_reg[0][12]/CN |   v   | clk__L2_N1 | SDFFRQ_5VX1 | 0.005 |  25.992 |   49.140 | 
     +------------------------------------------------------------------------------------------+ 
Path 38: MET Hold Check with Pin Delay_out1_reg[2]/CN 
Endpoint:   Delay_out1_reg[2]/SD (^) checked with trailing edge of 'clk'
Beginpoint: In[2]                (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: TYPview
Other End Arrival Time         25.991
+ Hold                         -0.140
+ Phase Shift                 -50.000
+ Uncertainty                   1.000
= Required Time               -23.149
  Arrival Time                  0.000
  Slack Time                   23.150
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |  Net  |    Cell     | Delay | Arrival | Required | 
     |                      |       |       |             |       |  Time   |   Time   | 
     |----------------------+-------+-------+-------------+-------+---------+----------| 
     | In[2]                |   ^   | In[2] |             |       |   0.000 |  -23.150 | 
     | Delay_out1_reg[2]/SD |   ^   | In[2] | SDFFRQ_5VX1 | 0.001 |   0.000 |  -23.149 | 
     +---------------------------------------------------------------------------------+ 
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                      |       |            |             |       |  Time   |   Time   | 
     |----------------------+-------+------------+-------------+-------+---------+----------| 
     | clk                  |   v   | clk        |             |       |  25.000 |   48.150 | 
     | clk__L1_I0/A         |   v   | clk        | IN_5VX16    | 0.001 |  25.001 |   48.151 | 
     | clk__L1_I0/Q         |   ^   | clk__L1_N0 | IN_5VX16    | 0.496 |  25.497 |   48.646 | 
     | clk__L2_I1/A         |   ^   | clk__L1_N0 | IN_5VX16    | 0.003 |  25.500 |   48.650 | 
     | clk__L2_I1/Q         |   v   | clk__L2_N1 | IN_5VX16    | 0.486 |  25.987 |   49.136 | 
     | Delay_out1_reg[2]/CN |   v   | clk__L2_N1 | SDFFRQ_5VX1 | 0.004 |  25.991 |   49.141 | 
     +--------------------------------------------------------------------------------------+ 
Path 39: MET Hold Check with Pin Delay_out1_reg[3]/CN 
Endpoint:   Delay_out1_reg[3]/SD (^) checked with trailing edge of 'clk'
Beginpoint: In[3]                (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: TYPview
Other End Arrival Time         25.990
+ Hold                         -0.140
+ Phase Shift                 -50.000
+ Uncertainty                   1.000
= Required Time               -23.150
  Arrival Time                  0.000
  Slack Time                   23.150
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |  Net  |    Cell     | Delay | Arrival | Required | 
     |                      |       |       |             |       |  Time   |   Time   | 
     |----------------------+-------+-------+-------------+-------+---------+----------| 
     | In[3]                |   ^   | In[3] |             |       |   0.000 |  -23.150 | 
     | Delay_out1_reg[3]/SD |   ^   | In[3] | SDFFRQ_5VX1 | 0.000 |   0.000 |  -23.150 | 
     +---------------------------------------------------------------------------------+ 
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                      |       |            |             |       |  Time   |   Time   | 
     |----------------------+-------+------------+-------------+-------+---------+----------| 
     | clk                  |   v   | clk        |             |       |  25.000 |   48.150 | 
     | clk__L1_I0/A         |   v   | clk        | IN_5VX16    | 0.001 |  25.001 |   48.151 | 
     | clk__L1_I0/Q         |   ^   | clk__L1_N0 | IN_5VX16    | 0.496 |  25.497 |   48.647 | 
     | clk__L2_I1/A         |   ^   | clk__L1_N0 | IN_5VX16    | 0.003 |  25.500 |   48.650 | 
     | clk__L2_I1/Q         |   v   | clk__L2_N1 | IN_5VX16    | 0.486 |  25.987 |   49.137 | 
     | Delay_out1_reg[3]/CN |   v   | clk__L2_N1 | SDFFRQ_5VX1 | 0.004 |  25.990 |   49.141 | 
     +--------------------------------------------------------------------------------------+ 
Path 40: MET Hold Check with Pin Delay2_reg_reg[1][13]/CN 
Endpoint:   Delay2_reg_reg[1][13]/SE (^) checked with trailing edge of 'clk'
Beginpoint: clk_enable               (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: TYPview
Other End Arrival Time         25.992
+ Hold                         -0.128
+ Phase Shift                 -50.000
+ Uncertainty                   1.000
= Required Time               -23.136
  Arrival Time                  0.014
  Slack Time                   23.151
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |           Pin            |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                          |       |            |             |       |  Time   |   Time   | 
     |--------------------------+-------+------------+-------------+-------+---------+----------| 
     | clk_enable               |   ^   | clk_enable |             |       |   0.000 |  -23.151 | 
     | Delay2_reg_reg[1][13]/SE |   ^   | clk_enable | SDFFRQ_5VX1 | 0.014 |   0.014 |  -23.136 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |           Pin            |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                          |       |            |             |       |  Time   |   Time   | 
     |--------------------------+-------+------------+-------------+-------+---------+----------| 
     | clk                      |   v   | clk        |             |       |  25.000 |   48.151 | 
     | clk__L1_I0/A             |   v   | clk        | IN_5VX16    | 0.001 |  25.001 |   48.152 | 
     | clk__L1_I0/Q             |   ^   | clk__L1_N0 | IN_5VX16    | 0.496 |  25.497 |   48.648 | 
     | clk__L2_I1/A             |   ^   | clk__L1_N0 | IN_5VX16    | 0.003 |  25.500 |   48.651 | 
     | clk__L2_I1/Q             |   v   | clk__L2_N1 | IN_5VX16    | 0.486 |  25.987 |   49.137 | 
     | Delay2_reg_reg[1][13]/CN |   v   | clk__L2_N1 | SDFFRQ_5VX1 | 0.005 |  25.992 |   49.142 | 
     +------------------------------------------------------------------------------------------+ 
Path 41: MET Hold Check with Pin Delay_out1_reg[6]/CN 
Endpoint:   Delay_out1_reg[6]/SD (^) checked with trailing edge of 'clk'
Beginpoint: In[6]                (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: TYPview
Other End Arrival Time         25.990
+ Hold                         -0.140
+ Phase Shift                 -50.000
+ Uncertainty                   1.000
= Required Time               -23.151
  Arrival Time                  0.001
  Slack Time                   23.152
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |  Net  |    Cell     | Delay | Arrival | Required | 
     |                      |       |       |             |       |  Time   |   Time   | 
     |----------------------+-------+-------+-------------+-------+---------+----------| 
     | In[6]                |   ^   | In[6] |             |       |   0.000 |  -23.152 | 
     | Delay_out1_reg[6]/SD |   ^   | In[6] | SDFFRQ_5VX1 | 0.001 |   0.001 |  -23.151 | 
     +---------------------------------------------------------------------------------+ 
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                      |       |            |             |       |  Time   |   Time   | 
     |----------------------+-------+------------+-------------+-------+---------+----------| 
     | clk                  |   v   | clk        |             |       |  25.000 |   48.152 | 
     | clk__L1_I0/A         |   v   | clk        | IN_5VX16    | 0.001 |  25.001 |   48.153 | 
     | clk__L1_I0/Q         |   ^   | clk__L1_N0 | IN_5VX16    | 0.496 |  25.497 |   48.649 | 
     | clk__L2_I1/A         |   ^   | clk__L1_N0 | IN_5VX16    | 0.003 |  25.500 |   48.652 | 
     | clk__L2_I1/Q         |   v   | clk__L2_N1 | IN_5VX16    | 0.486 |  25.987 |   49.139 | 
     | Delay_out1_reg[6]/CN |   v   | clk__L2_N1 | SDFFRQ_5VX1 | 0.003 |  25.990 |   49.141 | 
     +--------------------------------------------------------------------------------------+ 
Path 42: MET Hold Check with Pin Delay_out1_reg[0]/CN 
Endpoint:   Delay_out1_reg[0]/SD (^) checked with trailing edge of 'clk'
Beginpoint: In[0]                (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: TYPview
Other End Arrival Time         25.989
+ Hold                         -0.140
+ Phase Shift                 -50.000
+ Uncertainty                   1.000
= Required Time               -23.151
  Arrival Time                  0.002
  Slack Time                   23.153
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |  Net  |    Cell     | Delay | Arrival | Required | 
     |                      |       |       |             |       |  Time   |   Time   | 
     |----------------------+-------+-------+-------------+-------+---------+----------| 
     | In[0]                |   ^   | In[0] |             |       |   0.000 |  -23.153 | 
     | Delay_out1_reg[0]/SD |   ^   | In[0] | SDFFRQ_5VX1 | 0.002 |   0.002 |  -23.151 | 
     +---------------------------------------------------------------------------------+ 
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                      |       |            |             |       |  Time   |   Time   | 
     |----------------------+-------+------------+-------------+-------+---------+----------| 
     | clk                  |   v   | clk        |             |       |  25.000 |   48.153 | 
     | clk__L1_I0/A         |   v   | clk        | IN_5VX16    | 0.001 |  25.001 |   48.154 | 
     | clk__L1_I0/Q         |   ^   | clk__L1_N0 | IN_5VX16    | 0.496 |  25.497 |   48.650 | 
     | clk__L2_I2/A         |   ^   | clk__L1_N0 | IN_5VX16    | 0.004 |  25.501 |   48.654 | 
     | clk__L2_I2/Q         |   v   | clk__L2_N2 | IN_5VX16    | 0.486 |  25.987 |   49.140 | 
     | Delay_out1_reg[0]/CN |   v   | clk__L2_N2 | SDFFRQ_5VX1 | 0.003 |  25.989 |   49.142 | 
     +--------------------------------------------------------------------------------------+ 
Path 43: MET Hold Check with Pin Delay2_reg_reg[0][13]/CN 
Endpoint:   Delay2_reg_reg[0][13]/SE (^) checked with trailing edge of 'clk'
Beginpoint: clk_enable               (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: TYPview
Other End Arrival Time         25.992
+ Hold                         -0.128
+ Phase Shift                 -50.000
+ Uncertainty                   1.000
= Required Time               -23.136
  Arrival Time                  0.017
  Slack Time                   23.153
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |           Pin            |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                          |       |            |             |       |  Time   |   Time   | 
     |--------------------------+-------+------------+-------------+-------+---------+----------| 
     | clk_enable               |   ^   | clk_enable |             |       |   0.000 |  -23.153 | 
     | Delay2_reg_reg[0][13]/SE |   ^   | clk_enable | SDFFRQ_5VX1 | 0.017 |   0.017 |  -23.136 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |           Pin            |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                          |       |            |             |       |  Time   |   Time   | 
     |--------------------------+-------+------------+-------------+-------+---------+----------| 
     | clk                      |   v   | clk        |             |       |  25.000 |   48.153 | 
     | clk__L1_I0/A             |   v   | clk        | IN_5VX16    | 0.001 |  25.001 |   48.154 | 
     | clk__L1_I0/Q             |   ^   | clk__L1_N0 | IN_5VX16    | 0.496 |  25.497 |   48.650 | 
     | clk__L2_I1/A             |   ^   | clk__L1_N0 | IN_5VX16    | 0.003 |  25.500 |   48.653 | 
     | clk__L2_I1/Q             |   v   | clk__L2_N1 | IN_5VX16    | 0.486 |  25.987 |   49.140 | 
     | Delay2_reg_reg[0][13]/CN |   v   | clk__L2_N1 | SDFFRQ_5VX1 | 0.005 |  25.992 |   49.145 | 
     +------------------------------------------------------------------------------------------+ 
Path 44: MET Hold Check with Pin Delay2_reg_reg[0][14]/CN 
Endpoint:   Delay2_reg_reg[0][14]/SE (^) checked with trailing edge of 'clk'
Beginpoint: clk_enable               (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: TYPview
Other End Arrival Time         25.991
+ Hold                         -0.128
+ Phase Shift                 -50.000
+ Uncertainty                   1.000
= Required Time               -23.137
  Arrival Time                  0.018
  Slack Time                   23.155
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |           Pin            |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                          |       |            |             |       |  Time   |   Time   | 
     |--------------------------+-------+------------+-------------+-------+---------+----------| 
     | clk_enable               |   ^   | clk_enable |             |       |   0.000 |  -23.155 | 
     | Delay2_reg_reg[0][14]/SE |   ^   | clk_enable | SDFFRQ_5VX1 | 0.018 |   0.018 |  -23.137 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |           Pin            |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                          |       |            |             |       |  Time   |   Time   | 
     |--------------------------+-------+------------+-------------+-------+---------+----------| 
     | clk                      |   v   | clk        |             |       |  25.000 |   48.155 | 
     | clk__L1_I0/A             |   v   | clk        | IN_5VX16    | 0.001 |  25.001 |   48.156 | 
     | clk__L1_I0/Q             |   ^   | clk__L1_N0 | IN_5VX16    | 0.496 |  25.497 |   48.652 | 
     | clk__L2_I2/A             |   ^   | clk__L1_N0 | IN_5VX16    | 0.004 |  25.501 |   48.656 | 
     | clk__L2_I2/Q             |   v   | clk__L2_N2 | IN_5VX16    | 0.486 |  25.987 |   49.142 | 
     | Delay2_reg_reg[0][14]/CN |   v   | clk__L2_N2 | SDFFRQ_5VX1 | 0.005 |  25.991 |   49.146 | 
     +------------------------------------------------------------------------------------------+ 
Path 45: MET Hold Check with Pin Delay1_out1_reg[2]/CN 
Endpoint:   Delay1_out1_reg[2]/SE (^) checked with trailing edge of 'clk'
Beginpoint: clk_enable            (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: TYPview
Other End Arrival Time         25.991
+ Hold                         -0.128
+ Phase Shift                 -50.000
+ Uncertainty                   1.000
= Required Time               -23.137
  Arrival Time                  0.018
  Slack Time                   23.155
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                       |       |            |             |       |  Time   |   Time   | 
     |-----------------------+-------+------------+-------------+-------+---------+----------| 
     | clk_enable            |   ^   | clk_enable |             |       |   0.000 |  -23.155 | 
     | Delay1_out1_reg[2]/SE |   ^   | clk_enable | SDFFRQ_5VX1 | 0.018 |   0.018 |  -23.137 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                       |       |            |             |       |  Time   |   Time   | 
     |-----------------------+-------+------------+-------------+-------+---------+----------| 
     | clk                   |   v   | clk        |             |       |  25.000 |   48.155 | 
     | clk__L1_I0/A          |   v   | clk        | IN_5VX16    | 0.001 |  25.001 |   48.156 | 
     | clk__L1_I0/Q          |   ^   | clk__L1_N0 | IN_5VX16    | 0.496 |  25.497 |   48.652 | 
     | clk__L2_I2/A          |   ^   | clk__L1_N0 | IN_5VX16    | 0.004 |  25.501 |   48.656 | 
     | clk__L2_I2/Q          |   v   | clk__L2_N2 | IN_5VX16    | 0.486 |  25.987 |   49.142 | 
     | Delay1_out1_reg[2]/CN |   v   | clk__L2_N2 | SDFFRQ_5VX1 | 0.005 |  25.991 |   49.146 | 
     +---------------------------------------------------------------------------------------+ 
Path 46: MET Hold Check with Pin Delay1_out1_reg[1]/CN 
Endpoint:   Delay1_out1_reg[1]/SE (^) checked with trailing edge of 'clk'
Beginpoint: clk_enable            (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: TYPview
Other End Arrival Time         26.001
+ Hold                         -0.125
+ Phase Shift                 -50.000
+ Uncertainty                   1.000
= Required Time               -23.124
  Arrival Time                  0.031
  Slack Time                   23.155
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                       |       |            |             |       |  Time   |   Time   | 
     |-----------------------+-------+------------+-------------+-------+---------+----------| 
     | clk_enable            |   ^   | clk_enable |             |       |   0.000 |  -23.155 | 
     | Delay1_out1_reg[1]/SE |   ^   | clk_enable | SDFFRQ_5VX1 | 0.031 |   0.031 |  -23.124 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                       |       |            |             |       |  Time   |   Time   | 
     |-----------------------+-------+------------+-------------+-------+---------+----------| 
     | clk                   |   v   | clk        |             |       |  25.000 |   48.155 | 
     | clk__L1_I0/A          |   v   | clk        | IN_5VX16    | 0.001 |  25.001 |   48.156 | 
     | clk__L1_I0/Q          |   ^   | clk__L1_N0 | IN_5VX16    | 0.496 |  25.497 |   48.652 | 
     | clk__L2_I5/A          |   ^   | clk__L1_N0 | IN_5VX16    | 0.003 |  25.499 |   48.654 | 
     | clk__L2_I5/Q          |   v   | clk__L2_N5 | IN_5VX16    | 0.500 |  25.999 |   49.155 | 
     | Delay1_out1_reg[1]/CN |   v   | clk__L2_N5 | SDFFRQ_5VX1 | 0.002 |  26.001 |   49.156 | 
     +---------------------------------------------------------------------------------------+ 
Path 47: MET Hold Check with Pin Delay_out1_reg[20]/CN 
Endpoint:   Delay_out1_reg[20]/SD (^) checked with trailing edge of 'clk'
Beginpoint: In[20]                (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: TYPview
Other End Arrival Time         25.986
+ Hold                         -0.143
+ Phase Shift                 -50.000
+ Uncertainty                   1.000
= Required Time               -23.156
  Arrival Time                  0.000
  Slack Time                   23.156
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |  Net   |    Cell     | Delay | Arrival | Required | 
     |                       |       |        |             |       |  Time   |   Time   | 
     |-----------------------+-------+--------+-------------+-------+---------+----------| 
     | In[20]                |   ^   | In[20] |             |       |   0.000 |  -23.156 | 
     | Delay_out1_reg[20]/SD |   ^   | In[20] | SDFFRQ_5VX1 | 0.000 |   0.000 |  -23.156 | 
     +-----------------------------------------------------------------------------------+ 
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                       |       |            |             |       |  Time   |   Time   | 
     |-----------------------+-------+------------+-------------+-------+---------+----------| 
     | clk                   |   v   | clk        |             |       |  25.000 |   48.157 | 
     | clk__L1_I0/A          |   v   | clk        | IN_5VX16    | 0.001 |  25.001 |   48.158 | 
     | clk__L1_I0/Q          |   ^   | clk__L1_N0 | IN_5VX16    | 0.496 |  25.497 |   48.653 | 
     | clk__L2_I3/A          |   ^   | clk__L1_N0 | IN_5VX16    | 0.004 |  25.501 |   48.657 | 
     | clk__L2_I3/Q          |   v   | clk__L2_N3 | IN_5VX16    | 0.483 |  25.984 |   49.140 | 
     | Delay_out1_reg[20]/CN |   v   | clk__L2_N3 | SDFFRQ_5VX1 | 0.002 |  25.986 |   49.143 | 
     +---------------------------------------------------------------------------------------+ 
Path 48: MET Hold Check with Pin Delay_out1_reg[19]/CN 
Endpoint:   Delay_out1_reg[19]/SD (^) checked with trailing edge of 'clk'
Beginpoint: In[19]                (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: TYPview
Other End Arrival Time         25.986
+ Hold                         -0.143
+ Phase Shift                 -50.000
+ Uncertainty                   1.000
= Required Time               -23.156
  Arrival Time                  0.000
  Slack Time                   23.156
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |  Net   |    Cell     | Delay | Arrival | Required | 
     |                       |       |        |             |       |  Time   |   Time   | 
     |-----------------------+-------+--------+-------------+-------+---------+----------| 
     | In[19]                |   ^   | In[19] |             |       |   0.000 |  -23.156 | 
     | Delay_out1_reg[19]/SD |   ^   | In[19] | SDFFRQ_5VX1 | 0.000 |   0.000 |  -23.156 | 
     +-----------------------------------------------------------------------------------+ 
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                       |       |            |             |       |  Time   |   Time   | 
     |-----------------------+-------+------------+-------------+-------+---------+----------| 
     | clk                   |   v   | clk        |             |       |  25.000 |   48.157 | 
     | clk__L1_I0/A          |   v   | clk        | IN_5VX16    | 0.001 |  25.001 |   48.158 | 
     | clk__L1_I0/Q          |   ^   | clk__L1_N0 | IN_5VX16    | 0.496 |  25.497 |   48.653 | 
     | clk__L2_I3/A          |   ^   | clk__L1_N0 | IN_5VX16    | 0.004 |  25.501 |   48.657 | 
     | clk__L2_I3/Q          |   v   | clk__L2_N3 | IN_5VX16    | 0.483 |  25.984 |   49.140 | 
     | Delay_out1_reg[19]/CN |   v   | clk__L2_N3 | SDFFRQ_5VX1 | 0.002 |  25.986 |   49.143 | 
     +---------------------------------------------------------------------------------------+ 
Path 49: MET Hold Check with Pin Delay_out1_reg[18]/CN 
Endpoint:   Delay_out1_reg[18]/SD (^) checked with trailing edge of 'clk'
Beginpoint: In[18]                (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: TYPview
Other End Arrival Time         25.986
+ Hold                         -0.143
+ Phase Shift                 -50.000
+ Uncertainty                   1.000
= Required Time               -23.157
  Arrival Time                  0.000
  Slack Time                   23.157
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |  Net   |    Cell     | Delay | Arrival | Required | 
     |                       |       |        |             |       |  Time   |   Time   | 
     |-----------------------+-------+--------+-------------+-------+---------+----------| 
     | In[18]                |   ^   | In[18] |             |       |   0.000 |  -23.157 | 
     | Delay_out1_reg[18]/SD |   ^   | In[18] | SDFFRQ_5VX1 | 0.000 |   0.000 |  -23.157 | 
     +-----------------------------------------------------------------------------------+ 
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                       |       |            |             |       |  Time   |   Time   | 
     |-----------------------+-------+------------+-------------+-------+---------+----------| 
     | clk                   |   v   | clk        |             |       |  25.000 |   48.157 | 
     | clk__L1_I0/A          |   v   | clk        | IN_5VX16    | 0.001 |  25.001 |   48.158 | 
     | clk__L1_I0/Q          |   ^   | clk__L1_N0 | IN_5VX16    | 0.496 |  25.497 |   48.653 | 
     | clk__L2_I3/A          |   ^   | clk__L1_N0 | IN_5VX16    | 0.004 |  25.501 |   48.657 | 
     | clk__L2_I3/Q          |   v   | clk__L2_N3 | IN_5VX16    | 0.483 |  25.984 |   49.140 | 
     | Delay_out1_reg[18]/CN |   v   | clk__L2_N3 | SDFFRQ_5VX1 | 0.002 |  25.986 |   49.143 | 
     +---------------------------------------------------------------------------------------+ 
Path 50: MET Hold Check with Pin Delay2_reg_reg[1][14]/CN 
Endpoint:   Delay2_reg_reg[1][14]/SE (^) checked with trailing edge of 'clk'
Beginpoint: clk_enable               (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: TYPview
Other End Arrival Time         25.991
+ Hold                         -0.128
+ Phase Shift                 -50.000
+ Uncertainty                   1.000
= Required Time               -23.137
  Arrival Time                  0.021
  Slack Time                   23.158
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |           Pin            |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                          |       |            |             |       |  Time   |   Time   | 
     |--------------------------+-------+------------+-------------+-------+---------+----------| 
     | clk_enable               |   ^   | clk_enable |             |       |   0.000 |  -23.158 | 
     | Delay2_reg_reg[1][14]/SE |   ^   | clk_enable | SDFFRQ_5VX1 | 0.021 |   0.021 |  -23.137 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |           Pin            |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                          |       |            |             |       |  Time   |   Time   | 
     |--------------------------+-------+------------+-------------+-------+---------+----------| 
     | clk                      |   v   | clk        |             |       |  25.000 |   48.158 | 
     | clk__L1_I0/A             |   v   | clk        | IN_5VX16    | 0.001 |  25.001 |   48.159 | 
     | clk__L1_I0/Q             |   ^   | clk__L1_N0 | IN_5VX16    | 0.496 |  25.497 |   48.655 | 
     | clk__L2_I2/A             |   ^   | clk__L1_N0 | IN_5VX16    | 0.004 |  25.501 |   48.659 | 
     | clk__L2_I2/Q             |   v   | clk__L2_N2 | IN_5VX16    | 0.486 |  25.987 |   49.145 | 
     | Delay2_reg_reg[1][14]/CN |   v   | clk__L2_N2 | SDFFRQ_5VX1 | 0.005 |  25.991 |   49.149 | 
     +------------------------------------------------------------------------------------------+ 

