// Seed: 1449956598
module module_0 (
    input tri id_0,
    input tri0 id_1,
    input wire id_2,
    input tri id_3,
    output tri0 id_4,
    input uwire id_5,
    input tri1 id_6,
    input supply1 id_7,
    input tri0 id_8,
    output wor id_9,
    input wire id_10,
    output wand id_11,
    input tri0 id_12,
    input wand id_13,
    output tri0 id_14,
    input tri1 id_15,
    input wire id_16,
    output wand id_17
);
  reg id_19;
  id_20(
      .id_0(id_12), .id_1(id_4), .id_2(1), .id_3(1'h0), .id_4(id_1), .id_5(1)
  );
  always id_19 <= 1'b0;
  assign id_14 = 1;
  assign module_1.id_4 = 0;
  assign id_4 = id_1;
  wire id_21;
endmodule
module module_1 (
    input tri0 id_0#(1 <-> 1, 1),
    input tri1 id_1,
    input wand id_2,
    output supply1 id_3,
    output supply1 id_4
);
  assign id_4 = id_0 == ~1;
  module_0 modCall_1 (
      id_0,
      id_2,
      id_2,
      id_0,
      id_3,
      id_1,
      id_0,
      id_0,
      id_1,
      id_4,
      id_2,
      id_4,
      id_0,
      id_0,
      id_3,
      id_0,
      id_1,
      id_3
  );
  assign id_4 = id_2;
endmodule
