{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1712918797525 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1712918797525 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 12 11:46:37 2024 " "Processing started: Fri Apr 12 11:46:37 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1712918797525 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712918797525 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MiniProg24_Demo -c MiniProg24_Demo " "Command: quartus_map --read_settings_files=on --write_settings_files=off MiniProg24_Demo -c MiniProg24_Demo" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712918797526 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1712918797670 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1712918797670 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controlador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file controlador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 controlador-Behavioral " "Found design unit 1: controlador-Behavioral" {  } { { "controlador.vhd" "" { Text "/home/tomtom/Documents/UNI/LSD/MiniProg24/controlador.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712918804614 ""} { "Info" "ISGN_ENTITY_NAME" "1 controlador " "Found entity 1: controlador" {  } { { "controlador.vhd" "" { Text "/home/tomtom/Documents/UNI/LSD/MiniProg24/controlador.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712918804614 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712918804614 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Bin7SegDecoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Bin7SegDecoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Bin7SegDecoder-Behavioral " "Found design unit 1: Bin7SegDecoder-Behavioral" {  } { { "Bin7SegDecoder.vhd" "" { Text "/home/tomtom/Documents/UNI/LSD/MiniProg24/Bin7SegDecoder.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712918804615 ""} { "Info" "ISGN_ENTITY_NAME" "1 Bin7SegDecoder " "Found entity 1: Bin7SegDecoder" {  } { { "Bin7SegDecoder.vhd" "" { Text "/home/tomtom/Documents/UNI/LSD/MiniProg24/Bin7SegDecoder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712918804615 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712918804615 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pulse_gen.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pulse_gen.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pulse_gen-Behavioral " "Found design unit 1: pulse_gen-Behavioral" {  } { { "pulse_gen.vhd" "" { Text "/home/tomtom/Documents/UNI/LSD/MiniProg24/pulse_gen.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712918804616 ""} { "Info" "ISGN_ENTITY_NAME" "1 pulse_gen " "Found entity 1: pulse_gen" {  } { { "pulse_gen.vhd" "" { Text "/home/tomtom/Documents/UNI/LSD/MiniProg24/pulse_gen.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712918804616 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712918804616 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "miniProjDemo.bdf 1 1 " "Found 1 design units, including 1 entities, in source file miniProjDemo.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 miniProjDemo " "Found entity 1: miniProjDemo" {  } { { "miniProjDemo.bdf" "" { Schematic "/home/tomtom/Documents/UNI/LSD/MiniProg24/miniProjDemo.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712918804616 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712918804616 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\";\";  expecting \")\", or \",\" miniProjDemo.vhd(61) " "VHDL syntax error at miniProjDemo.vhd(61) near text \";\";  expecting \")\", or \",\"" {  } { { "miniProjDemo.vhd" "" { Text "/home/tomtom/Documents/UNI/LSD/MiniProg24/miniProjDemo.vhd" 61 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712918804616 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "miniProjDemo.vhd 0 0 " "Found 0 design units, including 0 entities, in source file miniProjDemo.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712918804616 ""}
{ "Critical Warning" "WSGN_DUPLICATE_DESIGN_UNIT" "pulse_gen-Behavioral pulse_gen.vhd " "Ignored duplicate design unit \"pulse_gen-Behavioral\" in file pulse_gen.vhd" {  } { { "pulse_gen.vhd" "" { Text "/home/tomtom/Documents/UNI/LSD/MiniProg24/pulse_gen.vhd" 12 -1 0 } }  } 1 12048 "Ignored duplicate design unit \"%1!s!\" in file %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712918804617 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pulse_gen2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pulse_gen2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pulse_gen-Behavioral " "Found design unit 1: pulse_gen-Behavioral" {  } { { "pulse_gen2.vhd" "" { Text "/home/tomtom/Documents/UNI/LSD/MiniProg24/pulse_gen2.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712918804617 ""} { "Info" "ISGN_ENTITY_NAME" "1 pulse_gen2 " "Found entity 1: pulse_gen2" {  } { { "pulse_gen2.vhd" "" { Text "/home/tomtom/Documents/UNI/LSD/MiniProg24/pulse_gen2.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712918804617 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712918804617 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"use\";  expecting \";\", or \",\" bin2BCD.vhd(2) " "VHDL syntax error at bin2BCD.vhd(2) near text \"use\";  expecting \";\", or \",\"" {  } { { "bin2BCD.vhd" "" { Text "/home/tomtom/Documents/UNI/LSD/MiniProg24/bin2BCD.vhd" 2 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712918804617 ""}
{ "Error" "EVRFX_VHDL_UNIT_INGONRED_ERR" "bin2BCD bin2BCD.vhd(5) " "Ignored construct bin2BCD at bin2BCD.vhd(5) due to previous errors" {  } { { "bin2BCD.vhd" "" { Text "/home/tomtom/Documents/UNI/LSD/MiniProg24/bin2BCD.vhd" 5 0 0 } }  } 0 10523 "Ignored construct %1!s! at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1712918804617 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"unsigned\";  expecting \":\", or \",\" bin2BCD.vhd(11) " "VHDL syntax error at bin2BCD.vhd(11) near text \"unsigned\";  expecting \":\", or \",\"" {  } { { "bin2BCD.vhd" "" { Text "/home/tomtom/Documents/UNI/LSD/MiniProg24/bin2BCD.vhd" 11 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712918804617 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bin2BCD.vhd 0 0 " "Found 0 design units, including 0 entities, in source file bin2BCD.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712918804617 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"use\";  expecting \";\", or \",\" bin2BCD2.vhd(2) " "VHDL syntax error at bin2BCD2.vhd(2) near text \"use\";  expecting \";\", or \",\"" {  } { { "bin2BCD2.vhd" "" { Text "/home/tomtom/Documents/UNI/LSD/MiniProg24/bin2BCD2.vhd" 2 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712918804618 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"architecture\";  expecting \"end\", or \"begin\", or a declaration statement bin2BCD2.vhd(9) " "VHDL syntax error at bin2BCD2.vhd(9) near text \"architecture\";  expecting \"end\", or \"begin\", or a declaration statement" {  } { { "bin2BCD2.vhd" "" { Text "/home/tomtom/Documents/UNI/LSD/MiniProg24/bin2BCD2.vhd" 9 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712918804618 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bin2BCD2.vhd 0 0 " "Found 0 design units, including 0 entities, in source file bin2BCD2.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712918804618 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 6 s 2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 6 errors, 2 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "407 " "Peak virtual memory: 407 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1712918804696 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Apr 12 11:46:44 2024 " "Processing ended: Fri Apr 12 11:46:44 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1712918804696 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1712918804696 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1712918804696 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1712918804696 ""}
