Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Mon Jul  7 10:57:51 2025
| Host         : APS-GROUP9 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file pmod_add_timing_summary_routed.rpt -pb pmod_add_timing_summary_routed.pb -rpx pmod_add_timing_summary_routed.rpx -warn_on_violation
| Design       : pmod_add
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   20          inf        0.000                      0                   20           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            20 Endpoints
Min Delay            20 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vga_in
                            (input port)
  Destination:            led_vga[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.754ns  (logic 4.960ns (38.892%)  route 7.793ns (61.108%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H2                                                0.000     0.000 r  vga_in (IN)
                         net (fo=0)                   0.000     0.000    vga_in
    H2                   IBUF (Prop_ibuf_I_O)         1.454     1.454 r  vga_in_IBUF_inst/O
                         net (fo=16, routed)          7.793     9.247    led_vga_OBUF[0]
    U14                  OBUF (Prop_obuf_I_O)         3.506    12.754 r  led_vga_OBUF[5]_inst/O
                         net (fo=0)                   0.000    12.754    led_vga[5]
    U14                                                               r  led_vga[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_in
                            (input port)
  Destination:            led_vga[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.608ns  (logic 4.955ns (39.298%)  route 7.653ns (60.702%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H2                                                0.000     0.000 r  vga_in (IN)
                         net (fo=0)                   0.000     0.000    vga_in
    H2                   IBUF (Prop_ibuf_I_O)         1.454     1.454 r  vga_in_IBUF_inst/O
                         net (fo=16, routed)          7.653     9.107    led_vga_OBUF[0]
    V14                  OBUF (Prop_obuf_I_O)         3.501    12.608 r  led_vga_OBUF[4]_inst/O
                         net (fo=0)                   0.000    12.608    led_vga[4]
    V14                                                               r  led_vga[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_in
                            (input port)
  Destination:            led_vga[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.462ns  (logic 4.958ns (39.787%)  route 7.503ns (60.213%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H2                                                0.000     0.000 r  vga_in (IN)
                         net (fo=0)                   0.000     0.000    vga_in
    H2                   IBUF (Prop_ibuf_I_O)         1.454     1.454 r  vga_in_IBUF_inst/O
                         net (fo=16, routed)          7.503     8.958    led_vga_OBUF[0]
    V13                  OBUF (Prop_obuf_I_O)         3.504    12.462 r  led_vga_OBUF[3]_inst/O
                         net (fo=0)                   0.000    12.462    led_vga[3]
    V13                                                               r  led_vga[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_in
                            (input port)
  Destination:            led_vga[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.312ns  (logic 4.959ns (40.275%)  route 7.354ns (59.725%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H2                                                0.000     0.000 r  vga_in (IN)
                         net (fo=0)                   0.000     0.000    vga_in
    H2                   IBUF (Prop_ibuf_I_O)         1.454     1.454 r  vga_in_IBUF_inst/O
                         net (fo=16, routed)          7.354     8.808    led_vga_OBUF[0]
    U16                  OBUF (Prop_obuf_I_O)         3.505    12.312 r  led_vga_OBUF[11]_inst/O
                         net (fo=0)                   0.000    12.312    led_vga[11]
    U16                                                               r  led_vga[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_in
                            (input port)
  Destination:            led_vga[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.172ns  (logic 4.969ns (40.819%)  route 7.204ns (59.181%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H2                                                0.000     0.000 r  vga_in (IN)
                         net (fo=0)                   0.000     0.000    vga_in
    H2                   IBUF (Prop_ibuf_I_O)         1.454     1.454 r  vga_in_IBUF_inst/O
                         net (fo=16, routed)          7.204     8.658    led_vga_OBUF[0]
    U15                  OBUF (Prop_obuf_I_O)         3.514    12.172 r  led_vga_OBUF[6]_inst/O
                         net (fo=0)                   0.000    12.172    led_vga[6]
    U15                                                               r  led_vga[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_in
                            (input port)
  Destination:            led_vga[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.603ns  (logic 4.963ns (42.770%)  route 6.640ns (57.230%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H2                                                0.000     0.000 r  vga_in (IN)
                         net (fo=0)                   0.000     0.000    vga_in
    H2                   IBUF (Prop_ibuf_I_O)         1.454     1.454 r  vga_in_IBUF_inst/O
                         net (fo=16, routed)          6.640     8.094    led_vga_OBUF[0]
    W18                  OBUF (Prop_obuf_I_O)         3.509    11.603 r  led_vga_OBUF[7]_inst/O
                         net (fo=0)                   0.000    11.603    led_vga[7]
    W18                                                               r  led_vga[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_in
                            (input port)
  Destination:            led_vga[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.463ns  (logic 4.963ns (43.294%)  route 6.500ns (56.706%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H2                                                0.000     0.000 r  vga_in (IN)
                         net (fo=0)                   0.000     0.000    vga_in
    H2                   IBUF (Prop_ibuf_I_O)         1.454     1.454 r  vga_in_IBUF_inst/O
                         net (fo=16, routed)          6.500     7.954    led_vga_OBUF[0]
    V19                  OBUF (Prop_obuf_I_O)         3.509    11.463 r  led_vga_OBUF[8]_inst/O
                         net (fo=0)                   0.000    11.463    led_vga[8]
    V19                                                               r  led_vga[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_in
                            (input port)
  Destination:            led_vga[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.296ns  (logic 4.955ns (43.867%)  route 6.341ns (56.133%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H2                                                0.000     0.000 r  vga_in (IN)
                         net (fo=0)                   0.000     0.000    vga_in
    H2                   IBUF (Prop_ibuf_I_O)         1.454     1.454 r  vga_in_IBUF_inst/O
                         net (fo=16, routed)          6.341     7.795    led_vga_OBUF[0]
    U19                  OBUF (Prop_obuf_I_O)         3.501    11.296 r  led_vga_OBUF[9]_inst/O
                         net (fo=0)                   0.000    11.296    led_vga[9]
    U19                                                               r  led_vga[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 v_sync_in
                            (input port)
  Destination:            v_sync_out
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.083ns  (logic 4.955ns (44.710%)  route 6.128ns (55.290%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K2                                                0.000     0.000 r  v_sync_in (IN)
                         net (fo=0)                   0.000     0.000    v_sync_in
    K2                   IBUF (Prop_ibuf_I_O)         1.452     1.452 r  v_sync_in_IBUF_inst/O
                         net (fo=2, routed)           6.128     7.580    led_v_OBUF
    R19                  OBUF (Prop_obuf_I_O)         3.503    11.083 r  v_sync_out_OBUF_inst/O
                         net (fo=0)                   0.000    11.083    v_sync_out
    R19                                                               r  v_sync_out (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 h_sync_in
                            (input port)
  Destination:            h_sync_out
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.932ns  (logic 4.946ns (45.246%)  route 5.986ns (54.754%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H1                                                0.000     0.000 r  h_sync_in (IN)
                         net (fo=0)                   0.000     0.000    h_sync_in
    H1                   IBUF (Prop_ibuf_I_O)         1.450     1.450 r  h_sync_in_IBUF_inst/O
                         net (fo=2, routed)           5.986     7.435    led_h_OBUF
    P19                  OBUF (Prop_obuf_I_O)         3.497    10.932 r  h_sync_out_OBUF_inst/O
                         net (fo=0)                   0.000    10.932    h_sync_out
    P19                                                               r  h_sync_out (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 h_sync_in
                            (input port)
  Destination:            led_h
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.904ns  (logic 1.440ns (75.626%)  route 0.464ns (24.374%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H1                                                0.000     0.000 r  h_sync_in (IN)
                         net (fo=0)                   0.000     0.000    h_sync_in
    H1                   IBUF (Prop_ibuf_I_O)         0.218     0.218 r  h_sync_in_IBUF_inst/O
                         net (fo=2, routed)           0.464     0.682    led_h_OBUF
    L1                   OBUF (Prop_obuf_I_O)         1.222     1.904 r  led_h_OBUF_inst/O
                         net (fo=0)                   0.000     1.904    led_h
    L1                                                                r  led_h (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 v_sync_in
                            (input port)
  Destination:            led_v
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.263ns  (logic 1.436ns (63.464%)  route 0.827ns (36.536%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K2                                                0.000     0.000 r  v_sync_in (IN)
                         net (fo=0)                   0.000     0.000    v_sync_in
    K2                   IBUF (Prop_ibuf_I_O)         0.220     0.220 r  v_sync_in_IBUF_inst/O
                         net (fo=2, routed)           0.827     1.047    led_v_OBUF
    P1                   OBUF (Prop_obuf_I_O)         1.216     2.263 r  led_v_OBUF_inst/O
                         net (fo=0)                   0.000     2.263    led_v
    P1                                                                r  led_v (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_in
                            (input port)
  Destination:            led_vga[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.375ns  (logic 1.431ns (60.276%)  route 0.943ns (39.724%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H2                                                0.000     0.000 r  vga_in (IN)
                         net (fo=0)                   0.000     0.000    vga_in
    H2                   IBUF (Prop_ibuf_I_O)         0.222     0.222 r  vga_in_IBUF_inst/O
                         net (fo=16, routed)          0.943     1.166    led_vga_OBUF[0]
    V3                   OBUF (Prop_obuf_I_O)         1.209     2.375 r  led_vga_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.375    led_vga[2]
    V3                                                                r  led_vga[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_in
                            (input port)
  Destination:            led_vga[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.444ns  (logic 1.427ns (58.388%)  route 1.017ns (41.612%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H2                                                0.000     0.000 r  vga_in (IN)
                         net (fo=0)                   0.000     0.000    vga_in
    H2                   IBUF (Prop_ibuf_I_O)         0.222     0.222 r  vga_in_IBUF_inst/O
                         net (fo=16, routed)          1.017     1.239    led_vga_OBUF[0]
    U3                   OBUF (Prop_obuf_I_O)         1.205     2.444 r  led_vga_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.444    led_vga[0]
    U3                                                                r  led_vga[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_in
                            (input port)
  Destination:            led_vga[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.445ns  (logic 1.448ns (59.244%)  route 0.996ns (40.756%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H2                                                0.000     0.000 r  vga_in (IN)
                         net (fo=0)                   0.000     0.000    vga_in
    H2                   IBUF (Prop_ibuf_I_O)         0.222     0.222 r  vga_in_IBUF_inst/O
                         net (fo=16, routed)          0.996     1.219    led_vga_OBUF[0]
    W3                   OBUF (Prop_obuf_I_O)         1.226     2.445 r  led_vga_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.445    led_vga[1]
    W3                                                                r  led_vga[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_in
                            (input port)
  Destination:            vga_out[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.145ns  (logic 1.453ns (46.210%)  route 1.692ns (53.790%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H2                                                0.000     0.000 r  vga_in (IN)
                         net (fo=0)                   0.000     0.000    vga_in
    H2                   IBUF (Prop_ibuf_I_O)         0.222     0.222 r  vga_in_IBUF_inst/O
                         net (fo=16, routed)          1.692     1.914    led_vga_OBUF[0]
    D17                  OBUF (Prop_obuf_I_O)         1.231     3.145 r  vga_out_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.145    vga_out[7]
    D17                                                               r  vga_out[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_in
                            (input port)
  Destination:            vga_out[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.333ns  (logic 1.429ns (42.868%)  route 1.904ns (57.132%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H2                                                0.000     0.000 r  vga_in (IN)
                         net (fo=0)                   0.000     0.000    vga_in
    H2                   IBUF (Prop_ibuf_I_O)         0.222     0.222 r  vga_in_IBUF_inst/O
                         net (fo=16, routed)          1.904     2.126    led_vga_OBUF[0]
    H17                  OBUF (Prop_obuf_I_O)         1.207     3.333 r  vga_out_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.333    vga_out[5]
    H17                                                               r  vga_out[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_in
                            (input port)
  Destination:            led_vga[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.343ns  (logic 1.453ns (43.462%)  route 1.890ns (56.538%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H2                                                0.000     0.000 r  vga_in (IN)
                         net (fo=0)                   0.000     0.000    vga_in
    H2                   IBUF (Prop_ibuf_I_O)         0.222     0.222 r  vga_in_IBUF_inst/O
                         net (fo=16, routed)          1.890     2.112    led_vga_OBUF[0]
    E19                  OBUF (Prop_obuf_I_O)         1.231     3.343 r  led_vga_OBUF[10]_inst/O
                         net (fo=0)                   0.000     3.343    led_vga[10]
    E19                                                               r  led_vga[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_in
                            (input port)
  Destination:            vga_out[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.419ns  (logic 1.452ns (42.471%)  route 1.967ns (57.529%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H2                                                0.000     0.000 r  vga_in (IN)
                         net (fo=0)                   0.000     0.000    vga_in
    H2                   IBUF (Prop_ibuf_I_O)         0.222     0.222 r  vga_in_IBUF_inst/O
                         net (fo=16, routed)          1.967     2.189    led_vga_OBUF[0]
    G17                  OBUF (Prop_obuf_I_O)         1.230     3.419 r  vga_out_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.419    vga_out[6]
    G17                                                               r  vga_out[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_in
                            (input port)
  Destination:            vga_out[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.534ns  (logic 1.444ns (40.857%)  route 2.090ns (59.143%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H2                                                0.000     0.000 r  vga_in (IN)
                         net (fo=0)                   0.000     0.000    vga_in
    H2                   IBUF (Prop_ibuf_I_O)         0.222     0.222 r  vga_in_IBUF_inst/O
                         net (fo=16, routed)          2.090     2.312    led_vga_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         1.222     3.534 r  vga_out_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.534    vga_out[4]
    J17                                                               r  vga_out[4] (OUT)
  -------------------------------------------------------------------    -------------------





