// Seed: 1167467672
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    module_0,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13
);
  inout wire id_14;
  output wire id_13;
  inout wire id_12;
  output wire id_11;
  inout wire id_10;
  input wire id_9;
  input wire id_8;
  input wire id_7;
  inout wire id_6;
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  wire id_15;
  wire id_16 = id_6;
endmodule
module module_1 (
    output supply0 id_0,
    output logic   id_1,
    input  supply1 id_2,
    output supply0 id_3
);
  initial begin
    id_1 <= id_2 == 1'b0;
  end
  final $display(1);
  wire id_5;
  module_0(
      id_5, id_5, id_5, id_5, id_5, id_5, id_5, id_5, id_5, id_5, id_5, id_5, id_5, id_5
  );
  wire id_6;
  wire id_7;
endmodule
