<stg><name>top_kernel_Pipeline_VITIS_LOOP_46_2_VITIS_LOOP_48_3</name>


<trans_list>

<trans id="121" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="118" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="24" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %empty = alloca i32 1

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="7" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %j_1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="j_1"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="9" op_0_bw="32">
<![CDATA[
newFuncRoot:2 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="15" op_0_bw="32">
<![CDATA[
newFuncRoot:3 %indvar_flatten = alloca i32 1

]]></Node>
<StgValue><ssdm name="indvar_flatten"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="62" op_0_bw="62" op_1_bw="62">
<![CDATA[
newFuncRoot:4 %sext_ln46_read = read i62 @_ssdm_op_Read.ap_auto.i62, i62 %sext_ln46

]]></Node>
<StgValue><ssdm name="sext_ln46_read"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="64" op_0_bw="62">
<![CDATA[
newFuncRoot:5 %sext_ln46_cast = sext i62 %sext_ln46_read

]]></Node>
<StgValue><ssdm name="sext_ln46_cast"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:6 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i24 %denom_row, i64 666, i64 18, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:7 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i24 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_7, i64 666, i64 30, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:8 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i24 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_6, i64 666, i64 30, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:9 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i24 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_5, i64 666, i64 30, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:10 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i24 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_4, i64 666, i64 30, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:11 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i24 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_3, i64 666, i64 30, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:12 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i24 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_2, i64 666, i64 30, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:13 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i24 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_1, i64 666, i64 30, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:14 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i24 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A, i64 666, i64 30, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
newFuncRoot:15 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %A, void @empty_7, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty, void @empty_5, void @empty_6, i32 16, i32 16, i32 16, i32 16, void @empty_6, void @empty_6, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="15" op_1_bw="15">
<![CDATA[
newFuncRoot:16 %store_ln0 = store i15 0, i15 %indvar_flatten

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="9" op_1_bw="9">
<![CDATA[
newFuncRoot:17 %store_ln46 = store i9 0, i9 %i

]]></Node>
<StgValue><ssdm name="store_ln46"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="7" op_1_bw="7">
<![CDATA[
newFuncRoot:18 %store_ln48 = store i7 0, i7 %j_1

]]></Node>
<StgValue><ssdm name="store_ln48"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:19 %store_ln0 = store i24 0, i24 %empty

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:20 %br_ln0 = br void %for.body9

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="15" op_0_bw="15" op_1_bw="0">
<![CDATA[
for.body9:0 %indvar_flatten_load = load i15 %indvar_flatten

]]></Node>
<StgValue><ssdm name="indvar_flatten_load"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
for.body9:1 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %A

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="1" op_0_bw="15" op_1_bw="15">
<![CDATA[
for.body9:2 %icmp_ln46 = icmp_eq  i15 %indvar_flatten_load, i15 16384

]]></Node>
<StgValue><ssdm name="icmp_ln46"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
for.body9:3 %add_ln46_1 = add i15 %indvar_flatten_load, i15 1

]]></Node>
<StgValue><ssdm name="add_ln46_1"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body9:4 %br_ln46 = br i1 %icmp_ln46, void %for.end20, void %VITIS_LOOP_65_6.preheader.exitStub

]]></Node>
<StgValue><ssdm name="br_ln46"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="0" op_0_bw="15" op_1_bw="15" op_2_bw="0" op_3_bw="0">
<![CDATA[
new.latch.arrayidx176.exit:0 %store_ln46 = store i15 %add_ln46_1, i15 %indvar_flatten

]]></Node>
<StgValue><ssdm name="store_ln46"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="33" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.end20:3 %A_addr = getelementptr i32 %A, i64 %sext_ln46_cast

]]></Node>
<StgValue><ssdm name="A_addr"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.end20:26 %A_addr_read = read i32 @_ssdm_op_Read.m_axi.p1i32, i64 %A_addr

]]></Node>
<StgValue><ssdm name="A_addr_read"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="24" op_0_bw="32">
<![CDATA[
for.end20:27 %a = trunc i32 %A_addr_read

]]></Node>
<StgValue><ssdm name="a"/></StgValue>
</operation>

<operation id="109" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="0">
<![CDATA[
VITIS_LOOP_65_6.preheader.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="36" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="24" op_0_bw="24" op_1_bw="0">
<![CDATA[
for.end20:0 %p_load = load i24 %empty

]]></Node>
<StgValue><ssdm name="p_load"/></StgValue>
</operation>

<operation id="37" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
for.end20:1 %j_1_load = load i7 %j_1

]]></Node>
<StgValue><ssdm name="j_1_load"/></StgValue>
</operation>

<operation id="38" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="9" op_0_bw="9" op_1_bw="0">
<![CDATA[
for.end20:2 %i_load = load i9 %i

]]></Node>
<StgValue><ssdm name="i_load"/></StgValue>
</operation>

<operation id="39" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.end20:4 %add_ln46 = add i9 %i_load, i9 1

]]></Node>
<StgValue><ssdm name="add_ln46"/></StgValue>
</operation>

<operation id="40" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.end20:5 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_46_2_VITIS_LOOP_48_3_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="41" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.end20:6 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 16384, i64 16384, i64 16384

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="42" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.end20:7 %icmp_ln48 = icmp_eq  i7 %j_1_load, i7 64

]]></Node>
<StgValue><ssdm name="icmp_ln48"/></StgValue>
</operation>

<operation id="43" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
for.end20:8 %select_ln46 = select i1 %icmp_ln48, i7 0, i7 %j_1_load

]]></Node>
<StgValue><ssdm name="select_ln46"/></StgValue>
</operation>

<operation id="44" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
for.end20:9 %select_ln46_1 = select i1 %icmp_ln48, i24 0, i24 %p_load

]]></Node>
<StgValue><ssdm name="select_ln46_1"/></StgValue>
</operation>

<operation id="45" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
for.end20:10 %select_ln46_2 = select i1 %icmp_ln48, i9 %add_ln46, i9 %i_load

]]></Node>
<StgValue><ssdm name="select_ln46_2"/></StgValue>
</operation>

<operation id="46" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="8" op_0_bw="9">
<![CDATA[
for.end20:11 %trunc_ln46 = trunc i9 %select_ln46_2

]]></Node>
<StgValue><ssdm name="trunc_ln46"/></StgValue>
</operation>

<operation id="47" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="64" op_0_bw="9">
<![CDATA[
for.end20:12 %zext_ln46 = zext i9 %select_ln46_2

]]></Node>
<StgValue><ssdm name="zext_ln46"/></StgValue>
</operation>

<operation id="48" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="3" op_0_bw="7">
<![CDATA[
for.end20:13 %trunc_ln48 = trunc i7 %select_ln46

]]></Node>
<StgValue><ssdm name="trunc_ln48"/></StgValue>
</operation>

<operation id="49" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.end20:14 %specpipeline_ln49 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_6

]]></Node>
<StgValue><ssdm name="specpipeline_ln49"/></StgValue>
</operation>

<operation id="50" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="3" op_0_bw="3" op_1_bw="7" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.end20:15 %lshr_ln1 = partselect i3 @_ssdm_op_PartSelect.i3.i7.i32.i32, i7 %select_ln46, i32 3, i32 5

]]></Node>
<StgValue><ssdm name="lshr_ln1"/></StgValue>
</operation>

<operation id="51" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="11" op_0_bw="11" op_1_bw="8" op_2_bw="3">
<![CDATA[
for.end20:16 %tmp_3 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %trunc_ln46, i3 %lshr_ln1

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="52" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="64" op_0_bw="11">
<![CDATA[
for.end20:17 %zext_ln51 = zext i11 %tmp_3

]]></Node>
<StgValue><ssdm name="zext_ln51"/></StgValue>
</operation>

<operation id="53" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="11" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.end20:18 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_7_addr = getelementptr i24 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_7, i64 0, i64 %zext_ln51

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_7_addr"/></StgValue>
</operation>

<operation id="54" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="11" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.end20:19 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_6_addr = getelementptr i24 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_6, i64 0, i64 %zext_ln51

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_6_addr"/></StgValue>
</operation>

<operation id="55" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="11" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.end20:20 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_5_addr = getelementptr i24 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_5, i64 0, i64 %zext_ln51

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_5_addr"/></StgValue>
</operation>

<operation id="56" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="11" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.end20:21 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_4_addr = getelementptr i24 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_4, i64 0, i64 %zext_ln51

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_4_addr"/></StgValue>
</operation>

<operation id="57" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="11" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.end20:22 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_3_addr = getelementptr i24 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_3, i64 0, i64 %zext_ln51

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_3_addr"/></StgValue>
</operation>

<operation id="58" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="11" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.end20:23 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_2_addr = getelementptr i24 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_2, i64 0, i64 %zext_ln51

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_2_addr"/></StgValue>
</operation>

<operation id="59" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="11" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.end20:24 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_1_addr = getelementptr i24 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_1, i64 0, i64 %zext_ln51

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_1_addr"/></StgValue>
</operation>

<operation id="60" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="11" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.end20:25 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_addr = getelementptr i24 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A, i64 0, i64 %zext_ln51

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_addr"/></StgValue>
</operation>

<operation id="61" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0" op_10_bw="3" op_11_bw="0" op_12_bw="3" op_13_bw="0" op_14_bw="3" op_15_bw="0">
<![CDATA[
for.end20:28 %switch_ln51 = switch i3 %trunc_ln48, void %arrayidx176.case.7, i3 0, void %arrayidx176.case.0, i3 1, void %arrayidx176.case.1, i3 2, void %arrayidx176.case.2, i3 3, void %arrayidx176.case.3, i3 4, void %arrayidx176.case.4, i3 5, void %arrayidx176.case.5, i3 6, void %arrayidx176.case.6

]]></Node>
<StgValue><ssdm name="switch_ln51"/></StgValue>
</operation>

<operation id="62" st_id="3" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln48" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="0" op_0_bw="24" op_1_bw="11">
<![CDATA[
arrayidx176.case.6:0 %store_ln51 = store i24 %a, i11 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_1_addr

]]></Node>
<StgValue><ssdm name="store_ln51"/></StgValue>
</operation>

<operation id="63" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln48" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="0" op_0_bw="0">
<![CDATA[
arrayidx176.case.6:1 %br_ln51 = br void %arrayidx176.exit

]]></Node>
<StgValue><ssdm name="br_ln51"/></StgValue>
</operation>

<operation id="64" st_id="3" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln48" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="0" op_0_bw="24" op_1_bw="11">
<![CDATA[
arrayidx176.case.5:0 %store_ln51 = store i24 %a, i11 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_2_addr

]]></Node>
<StgValue><ssdm name="store_ln51"/></StgValue>
</operation>

<operation id="65" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln48" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="0" op_0_bw="0">
<![CDATA[
arrayidx176.case.5:1 %br_ln51 = br void %arrayidx176.exit

]]></Node>
<StgValue><ssdm name="br_ln51"/></StgValue>
</operation>

<operation id="66" st_id="3" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln48" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="0" op_0_bw="24" op_1_bw="11">
<![CDATA[
arrayidx176.case.4:0 %store_ln51 = store i24 %a, i11 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_3_addr

]]></Node>
<StgValue><ssdm name="store_ln51"/></StgValue>
</operation>

<operation id="67" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln48" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="0" op_0_bw="0">
<![CDATA[
arrayidx176.case.4:1 %br_ln51 = br void %arrayidx176.exit

]]></Node>
<StgValue><ssdm name="br_ln51"/></StgValue>
</operation>

<operation id="68" st_id="3" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln48" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="0" op_0_bw="24" op_1_bw="11">
<![CDATA[
arrayidx176.case.3:0 %store_ln51 = store i24 %a, i11 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_4_addr

]]></Node>
<StgValue><ssdm name="store_ln51"/></StgValue>
</operation>

<operation id="69" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln48" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="0" op_0_bw="0">
<![CDATA[
arrayidx176.case.3:1 %br_ln51 = br void %arrayidx176.exit

]]></Node>
<StgValue><ssdm name="br_ln51"/></StgValue>
</operation>

<operation id="70" st_id="3" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln48" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="0" op_0_bw="24" op_1_bw="11">
<![CDATA[
arrayidx176.case.2:0 %store_ln51 = store i24 %a, i11 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_5_addr

]]></Node>
<StgValue><ssdm name="store_ln51"/></StgValue>
</operation>

<operation id="71" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln48" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="0" op_0_bw="0">
<![CDATA[
arrayidx176.case.2:1 %br_ln51 = br void %arrayidx176.exit

]]></Node>
<StgValue><ssdm name="br_ln51"/></StgValue>
</operation>

<operation id="72" st_id="3" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln48" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="0" op_0_bw="24" op_1_bw="11">
<![CDATA[
arrayidx176.case.1:0 %store_ln51 = store i24 %a, i11 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_6_addr

]]></Node>
<StgValue><ssdm name="store_ln51"/></StgValue>
</operation>

<operation id="73" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln48" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="0" op_0_bw="0">
<![CDATA[
arrayidx176.case.1:1 %br_ln51 = br void %arrayidx176.exit

]]></Node>
<StgValue><ssdm name="br_ln51"/></StgValue>
</operation>

<operation id="74" st_id="3" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="0" op_0_bw="24" op_1_bw="11">
<![CDATA[
arrayidx176.case.0:0 %store_ln51 = store i24 %a, i11 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_7_addr

]]></Node>
<StgValue><ssdm name="store_ln51"/></StgValue>
</operation>

<operation id="75" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="0" op_0_bw="0">
<![CDATA[
arrayidx176.case.0:1 %br_ln51 = br void %arrayidx176.exit

]]></Node>
<StgValue><ssdm name="br_ln51"/></StgValue>
</operation>

<operation id="76" st_id="3" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln48" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="0" op_0_bw="24" op_1_bw="11">
<![CDATA[
arrayidx176.case.7:0 %store_ln51 = store i24 %a, i11 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_addr

]]></Node>
<StgValue><ssdm name="store_ln51"/></StgValue>
</operation>

<operation id="77" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln48" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="0" op_0_bw="0">
<![CDATA[
arrayidx176.case.7:1 %br_ln51 = br void %arrayidx176.exit

]]></Node>
<StgValue><ssdm name="br_ln51"/></StgValue>
</operation>

<operation id="78" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="25" op_0_bw="24">
<![CDATA[
arrayidx176.exit:0 %sext_ln52 = sext i24 %select_ln46_1

]]></Node>
<StgValue><ssdm name="sext_ln52"/></StgValue>
</operation>

<operation id="79" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="25" op_0_bw="24">
<![CDATA[
arrayidx176.exit:1 %sext_ln52_1 = sext i24 %a

]]></Node>
<StgValue><ssdm name="sext_ln52_1"/></StgValue>
</operation>

<operation id="80" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
arrayidx176.exit:2 %add_ln52 = add i24 %a, i24 %select_ln46_1

]]></Node>
<StgValue><ssdm name="add_ln52"/></StgValue>
</operation>

<operation id="81" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
arrayidx176.exit:3 %add_ln52_1 = add i25 %sext_ln52_1, i25 %sext_ln52

]]></Node>
<StgValue><ssdm name="add_ln52_1"/></StgValue>
</operation>

<operation id="82" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="1" op_0_bw="1" op_1_bw="25" op_2_bw="32">
<![CDATA[
arrayidx176.exit:4 %tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i25.i32, i25 %add_ln52_1, i32 24

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="83" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="1" op_0_bw="1" op_1_bw="24" op_2_bw="32">
<![CDATA[
arrayidx176.exit:5 %tmp_61 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln52, i32 23

]]></Node>
<StgValue><ssdm name="tmp_61"/></StgValue>
</operation>

<operation id="84" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayidx176.exit:6 %xor_ln52 = xor i1 %tmp, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln52"/></StgValue>
</operation>

<operation id="85" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayidx176.exit:7 %and_ln52 = and i1 %tmp_61, i1 %xor_ln52

]]></Node>
<StgValue><ssdm name="and_ln52"/></StgValue>
</operation>

<operation id="86" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayidx176.exit:8 %xor_ln52_1 = xor i1 %tmp, i1 %tmp_61

]]></Node>
<StgValue><ssdm name="xor_ln52_1"/></StgValue>
</operation>

<operation id="87" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
arrayidx176.exit:9 %select_ln52 = select i1 %and_ln52, i24 8388607, i24 8388608

]]></Node>
<StgValue><ssdm name="select_ln52"/></StgValue>
</operation>

<operation id="88" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
arrayidx176.exit:10 %select_ln52_1 = select i1 %xor_ln52_1, i24 %select_ln52, i24 %add_ln52

]]></Node>
<StgValue><ssdm name="select_ln52_1"/></StgValue>
</operation>

<operation id="89" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
arrayidx176.exit:11 %add_ln48 = add i7 %select_ln46, i7 1

]]></Node>
<StgValue><ssdm name="add_ln48"/></StgValue>
</operation>

<operation id="90" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
arrayidx176.exit:12 %icmp_ln48_1 = icmp_eq  i7 %add_ln48, i7 64

]]></Node>
<StgValue><ssdm name="icmp_ln48_1"/></StgValue>
</operation>

<operation id="91" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="25" op_0_bw="24">
<![CDATA[
arrayidx176.exit:13 %sext_ln54 = sext i24 %select_ln52_1

]]></Node>
<StgValue><ssdm name="sext_ln54"/></StgValue>
</operation>

<operation id="92" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
arrayidx176.exit:14 %add_ln54 = add i25 %sext_ln54, i25 16384

]]></Node>
<StgValue><ssdm name="add_ln54"/></StgValue>
</operation>

<operation id="93" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="1" op_0_bw="1" op_1_bw="25" op_2_bw="32">
<![CDATA[
arrayidx176.exit:15 %tmp_62 = bitselect i1 @_ssdm_op_BitSelect.i1.i25.i32, i25 %add_ln54, i32 24

]]></Node>
<StgValue><ssdm name="tmp_62"/></StgValue>
</operation>

<operation id="94" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="24" op_0_bw="25">
<![CDATA[
arrayidx176.exit:16 %trunc_ln54 = trunc i25 %add_ln54

]]></Node>
<StgValue><ssdm name="trunc_ln54"/></StgValue>
</operation>

<operation id="95" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="1" op_0_bw="1" op_1_bw="25" op_2_bw="32">
<![CDATA[
arrayidx176.exit:17 %tmp_63 = bitselect i1 @_ssdm_op_BitSelect.i1.i25.i32, i25 %add_ln54, i32 23

]]></Node>
<StgValue><ssdm name="tmp_63"/></StgValue>
</operation>

<operation id="96" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayidx176.exit:18 %xor_ln54 = xor i1 %tmp_62, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln54"/></StgValue>
</operation>

<operation id="97" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayidx176.exit:19 %and_ln54 = and i1 %tmp_63, i1 %xor_ln54

]]></Node>
<StgValue><ssdm name="and_ln54"/></StgValue>
</operation>

<operation id="98" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayidx176.exit:20 %xor_ln54_1 = xor i1 %tmp_62, i1 %tmp_63

]]></Node>
<StgValue><ssdm name="xor_ln54_1"/></StgValue>
</operation>

<operation id="99" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
arrayidx176.exit:21 %select_ln54 = select i1 %and_ln54, i24 8388607, i24 8388608

]]></Node>
<StgValue><ssdm name="select_ln54"/></StgValue>
</operation>

<operation id="100" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
arrayidx176.exit:22 %select_ln54_1 = select i1 %xor_ln54_1, i24 %select_ln54, i24 %trunc_ln54

]]></Node>
<StgValue><ssdm name="select_ln54_1"/></StgValue>
</operation>

<operation id="101" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="8" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx176.exit:23 %denom_row_addr = getelementptr i24 %denom_row, i64 0, i64 %zext_ln46

]]></Node>
<StgValue><ssdm name="denom_row_addr"/></StgValue>
</operation>

<operation id="102" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx176.exit:24 %br_ln48 = br i1 %icmp_ln48_1, void %new.latch.arrayidx176.exit, void %last.iter.arrayidx176.exit

]]></Node>
<StgValue><ssdm name="br_ln48"/></StgValue>
</operation>

<operation id="103" st_id="3" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="0" op_0_bw="24" op_1_bw="8">
<![CDATA[
last.iter.arrayidx176.exit:0 %store_ln54 = store i24 %select_ln54_1, i8 %denom_row_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="104" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="0" op_0_bw="0">
<![CDATA[
last.iter.arrayidx176.exit:1 %br_ln48 = br void %new.latch.arrayidx176.exit

]]></Node>
<StgValue><ssdm name="br_ln48"/></StgValue>
</operation>

<operation id="105" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="0" op_0_bw="9" op_1_bw="9" op_2_bw="0" op_3_bw="0">
<![CDATA[
new.latch.arrayidx176.exit:1 %store_ln46 = store i9 %select_ln46_2, i9 %i

]]></Node>
<StgValue><ssdm name="store_ln46"/></StgValue>
</operation>

<operation id="106" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="0" op_0_bw="7" op_1_bw="7" op_2_bw="0" op_3_bw="0">
<![CDATA[
new.latch.arrayidx176.exit:2 %store_ln48 = store i7 %add_ln48, i7 %j_1

]]></Node>
<StgValue><ssdm name="store_ln48"/></StgValue>
</operation>

<operation id="107" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="0" op_0_bw="24" op_1_bw="24" op_2_bw="0" op_3_bw="0">
<![CDATA[
new.latch.arrayidx176.exit:3 %store_ln52 = store i24 %select_ln52_1, i24 %empty

]]></Node>
<StgValue><ssdm name="store_ln52"/></StgValue>
</operation>

<operation id="108" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="0" op_0_bw="0">
<![CDATA[
new.latch.arrayidx176.exit:4 %br_ln48 = br void %for.body9

]]></Node>
<StgValue><ssdm name="br_ln48"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="122" name="A" dir="0" iftype="4">
<core>NULL</core><StgValue><ssdm name="A"/><MemPortTyVec>0 </MemPortTyVec>
</StgValue>
</port>
<port id="123" name="sext_ln46" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="sext_ln46"/></StgValue>
</port>
<port id="124" name="denom_row" dir="1" iftype="1">
<core>RAM_1P_BRAM</core><StgValue><ssdm name="denom_row"/><MemPortTyVec>0 </MemPortTyVec>
</StgValue>
</port>
<port id="125" name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_7" dir="1" iftype="1">
<core>RAM_T2P_BRAM</core><StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_7"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="126" name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_6" dir="1" iftype="1">
<core>RAM_T2P_BRAM</core><StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_6"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="127" name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_5" dir="1" iftype="1">
<core>RAM_T2P_BRAM</core><StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_5"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="128" name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_4" dir="1" iftype="1">
<core>RAM_T2P_BRAM</core><StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_4"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="129" name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_3" dir="1" iftype="1">
<core>RAM_T2P_BRAM</core><StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_3"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="130" name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_2" dir="1" iftype="1">
<core>RAM_T2P_BRAM</core><StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_2"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="131" name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_1" dir="1" iftype="1">
<core>RAM_T2P_BRAM</core><StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_1"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="132" name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A" dir="1" iftype="1">
<core>RAM_T2P_BRAM</core><StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="134" from="StgValue_133" to="empty" fromId="133" toId="6">
</dataflow>
<dataflow id="135" from="StgValue_133" to="j_1" fromId="133" toId="7">
</dataflow>
<dataflow id="136" from="StgValue_133" to="i" fromId="133" toId="8">
</dataflow>
<dataflow id="137" from="StgValue_133" to="indvar_flatten" fromId="133" toId="9">
</dataflow>
<dataflow id="139" from="_ssdm_op_Read.ap_auto.i62" to="sext_ln46_read" fromId="138" toId="10">
</dataflow>
<dataflow id="140" from="sext_ln46" to="sext_ln46_read" fromId="123" toId="10">
</dataflow>
<dataflow id="141" from="sext_ln46_read" to="sext_ln46_cast" fromId="10" toId="11">
</dataflow>
<dataflow id="143" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="142" toId="12">
</dataflow>
<dataflow id="144" from="denom_row" to="specmemcore_ln0" fromId="124" toId="12">
</dataflow>
<dataflow id="146" from="StgValue_145" to="specmemcore_ln0" fromId="145" toId="12">
</dataflow>
<dataflow id="148" from="StgValue_147" to="specmemcore_ln0" fromId="147" toId="12">
</dataflow>
<dataflow id="150" from="StgValue_149" to="specmemcore_ln0" fromId="149" toId="12">
</dataflow>
<dataflow id="151" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="142" toId="13">
</dataflow>
<dataflow id="152" from="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_7" to="specmemcore_ln0" fromId="125" toId="13">
</dataflow>
<dataflow id="153" from="StgValue_145" to="specmemcore_ln0" fromId="145" toId="13">
</dataflow>
<dataflow id="155" from="StgValue_154" to="specmemcore_ln0" fromId="154" toId="13">
</dataflow>
<dataflow id="156" from="StgValue_149" to="specmemcore_ln0" fromId="149" toId="13">
</dataflow>
<dataflow id="157" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="142" toId="14">
</dataflow>
<dataflow id="158" from="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_6" to="specmemcore_ln0" fromId="126" toId="14">
</dataflow>
<dataflow id="159" from="StgValue_145" to="specmemcore_ln0" fromId="145" toId="14">
</dataflow>
<dataflow id="160" from="StgValue_154" to="specmemcore_ln0" fromId="154" toId="14">
</dataflow>
<dataflow id="161" from="StgValue_149" to="specmemcore_ln0" fromId="149" toId="14">
</dataflow>
<dataflow id="162" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="142" toId="15">
</dataflow>
<dataflow id="163" from="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_5" to="specmemcore_ln0" fromId="127" toId="15">
</dataflow>
<dataflow id="164" from="StgValue_145" to="specmemcore_ln0" fromId="145" toId="15">
</dataflow>
<dataflow id="165" from="StgValue_154" to="specmemcore_ln0" fromId="154" toId="15">
</dataflow>
<dataflow id="166" from="StgValue_149" to="specmemcore_ln0" fromId="149" toId="15">
</dataflow>
<dataflow id="167" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="142" toId="16">
</dataflow>
<dataflow id="168" from="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_4" to="specmemcore_ln0" fromId="128" toId="16">
</dataflow>
<dataflow id="169" from="StgValue_145" to="specmemcore_ln0" fromId="145" toId="16">
</dataflow>
<dataflow id="170" from="StgValue_154" to="specmemcore_ln0" fromId="154" toId="16">
</dataflow>
<dataflow id="171" from="StgValue_149" to="specmemcore_ln0" fromId="149" toId="16">
</dataflow>
<dataflow id="172" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="142" toId="17">
</dataflow>
<dataflow id="173" from="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_3" to="specmemcore_ln0" fromId="129" toId="17">
</dataflow>
<dataflow id="174" from="StgValue_145" to="specmemcore_ln0" fromId="145" toId="17">
</dataflow>
<dataflow id="175" from="StgValue_154" to="specmemcore_ln0" fromId="154" toId="17">
</dataflow>
<dataflow id="176" from="StgValue_149" to="specmemcore_ln0" fromId="149" toId="17">
</dataflow>
<dataflow id="177" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="142" toId="18">
</dataflow>
<dataflow id="178" from="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_2" to="specmemcore_ln0" fromId="130" toId="18">
</dataflow>
<dataflow id="179" from="StgValue_145" to="specmemcore_ln0" fromId="145" toId="18">
</dataflow>
<dataflow id="180" from="StgValue_154" to="specmemcore_ln0" fromId="154" toId="18">
</dataflow>
<dataflow id="181" from="StgValue_149" to="specmemcore_ln0" fromId="149" toId="18">
</dataflow>
<dataflow id="182" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="142" toId="19">
</dataflow>
<dataflow id="183" from="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_1" to="specmemcore_ln0" fromId="131" toId="19">
</dataflow>
<dataflow id="184" from="StgValue_145" to="specmemcore_ln0" fromId="145" toId="19">
</dataflow>
<dataflow id="185" from="StgValue_154" to="specmemcore_ln0" fromId="154" toId="19">
</dataflow>
<dataflow id="186" from="StgValue_149" to="specmemcore_ln0" fromId="149" toId="19">
</dataflow>
<dataflow id="187" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="142" toId="20">
</dataflow>
<dataflow id="188" from="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A" to="specmemcore_ln0" fromId="132" toId="20">
</dataflow>
<dataflow id="189" from="StgValue_145" to="specmemcore_ln0" fromId="145" toId="20">
</dataflow>
<dataflow id="190" from="StgValue_154" to="specmemcore_ln0" fromId="154" toId="20">
</dataflow>
<dataflow id="191" from="StgValue_149" to="specmemcore_ln0" fromId="149" toId="20">
</dataflow>
<dataflow id="193" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="192" toId="21">
</dataflow>
<dataflow id="194" from="A" to="specinterface_ln0" fromId="122" toId="21">
</dataflow>
<dataflow id="196" from="empty_7" to="specinterface_ln0" fromId="195" toId="21">
</dataflow>
<dataflow id="198" from="StgValue_197" to="specinterface_ln0" fromId="197" toId="21">
</dataflow>
<dataflow id="199" from="StgValue_197" to="specinterface_ln0" fromId="197" toId="21">
</dataflow>
<dataflow id="201" from="empty_6" to="specinterface_ln0" fromId="200" toId="21">
</dataflow>
<dataflow id="202" from="StgValue_197" to="specinterface_ln0" fromId="197" toId="21">
</dataflow>
<dataflow id="203" from="StgValue_197" to="specinterface_ln0" fromId="197" toId="21">
</dataflow>
<dataflow id="205" from="empty" to="specinterface_ln0" fromId="204" toId="21">
</dataflow>
<dataflow id="207" from="empty_5" to="specinterface_ln0" fromId="206" toId="21">
</dataflow>
<dataflow id="208" from="empty_6" to="specinterface_ln0" fromId="200" toId="21">
</dataflow>
<dataflow id="210" from="StgValue_209" to="specinterface_ln0" fromId="209" toId="21">
</dataflow>
<dataflow id="211" from="StgValue_209" to="specinterface_ln0" fromId="209" toId="21">
</dataflow>
<dataflow id="212" from="StgValue_209" to="specinterface_ln0" fromId="209" toId="21">
</dataflow>
<dataflow id="213" from="StgValue_209" to="specinterface_ln0" fromId="209" toId="21">
</dataflow>
<dataflow id="214" from="empty_6" to="specinterface_ln0" fromId="200" toId="21">
</dataflow>
<dataflow id="215" from="empty_6" to="specinterface_ln0" fromId="200" toId="21">
</dataflow>
<dataflow id="217" from="StgValue_216" to="specinterface_ln0" fromId="216" toId="21">
</dataflow>
<dataflow id="218" from="StgValue_197" to="specinterface_ln0" fromId="197" toId="21">
</dataflow>
<dataflow id="219" from="StgValue_197" to="specinterface_ln0" fromId="197" toId="21">
</dataflow>
<dataflow id="221" from="StgValue_220" to="store_ln0" fromId="220" toId="22">
</dataflow>
<dataflow id="222" from="indvar_flatten" to="store_ln0" fromId="9" toId="22">
</dataflow>
<dataflow id="224" from="StgValue_223" to="store_ln46" fromId="223" toId="23">
</dataflow>
<dataflow id="225" from="i" to="store_ln46" fromId="8" toId="23">
</dataflow>
<dataflow id="227" from="StgValue_226" to="store_ln48" fromId="226" toId="24">
</dataflow>
<dataflow id="228" from="j_1" to="store_ln48" fromId="7" toId="24">
</dataflow>
<dataflow id="230" from="StgValue_229" to="store_ln0" fromId="229" toId="25">
</dataflow>
<dataflow id="231" from="empty" to="store_ln0" fromId="6" toId="25">
</dataflow>
<dataflow id="232" from="indvar_flatten" to="indvar_flatten_load" fromId="9" toId="27">
</dataflow>
<dataflow id="234" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="233" toId="28">
</dataflow>
<dataflow id="235" from="A" to="specbitsmap_ln0" fromId="122" toId="28">
</dataflow>
<dataflow id="236" from="indvar_flatten_load" to="icmp_ln46" fromId="27" toId="29">
</dataflow>
<dataflow id="238" from="StgValue_237" to="icmp_ln46" fromId="237" toId="29">
</dataflow>
<dataflow id="239" from="indvar_flatten_load" to="add_ln46_1" fromId="27" toId="30">
</dataflow>
<dataflow id="241" from="StgValue_240" to="add_ln46_1" fromId="240" toId="30">
</dataflow>
<dataflow id="242" from="icmp_ln46" to="br_ln46" fromId="29" toId="31">
</dataflow>
<dataflow id="243" from="add_ln46_1" to="store_ln46" fromId="30" toId="32">
</dataflow>
<dataflow id="244" from="indvar_flatten" to="store_ln46" fromId="9" toId="32">
</dataflow>
<dataflow id="245" from="A" to="A_addr" fromId="122" toId="33">
</dataflow>
<dataflow id="246" from="sext_ln46_cast" to="A_addr" fromId="11" toId="33">
</dataflow>
<dataflow id="248" from="_ssdm_op_Read.m_axi.p1i32" to="A_addr_read" fromId="247" toId="34">
</dataflow>
<dataflow id="249" from="A_addr" to="A_addr_read" fromId="33" toId="34">
</dataflow>
<dataflow id="250" from="A_addr_read" to="a" fromId="34" toId="35">
</dataflow>
<dataflow id="251" from="empty" to="p_load" fromId="6" toId="36">
</dataflow>
<dataflow id="252" from="j_1" to="j_1_load" fromId="7" toId="37">
</dataflow>
<dataflow id="253" from="i" to="i_load" fromId="8" toId="38">
</dataflow>
<dataflow id="254" from="i_load" to="add_ln46" fromId="38" toId="39">
</dataflow>
<dataflow id="256" from="StgValue_255" to="add_ln46" fromId="255" toId="39">
</dataflow>
<dataflow id="258" from="_ssdm_op_SpecLoopName" to="specloopname_ln0" fromId="257" toId="40">
</dataflow>
<dataflow id="260" from="VITIS_LOOP_46_2_VITIS_LOOP_48_3_str" to="specloopname_ln0" fromId="259" toId="40">
</dataflow>
<dataflow id="262" from="_ssdm_op_SpecLoopTripCount" to="speclooptripcount_ln0" fromId="261" toId="41">
</dataflow>
<dataflow id="264" from="StgValue_263" to="speclooptripcount_ln0" fromId="263" toId="41">
</dataflow>
<dataflow id="265" from="StgValue_263" to="speclooptripcount_ln0" fromId="263" toId="41">
</dataflow>
<dataflow id="266" from="StgValue_263" to="speclooptripcount_ln0" fromId="263" toId="41">
</dataflow>
<dataflow id="267" from="j_1_load" to="icmp_ln48" fromId="37" toId="42">
</dataflow>
<dataflow id="269" from="StgValue_268" to="icmp_ln48" fromId="268" toId="42">
</dataflow>
<dataflow id="270" from="icmp_ln48" to="select_ln46" fromId="42" toId="43">
</dataflow>
<dataflow id="271" from="StgValue_226" to="select_ln46" fromId="226" toId="43">
</dataflow>
<dataflow id="272" from="j_1_load" to="select_ln46" fromId="37" toId="43">
</dataflow>
<dataflow id="273" from="icmp_ln48" to="select_ln46_1" fromId="42" toId="44">
</dataflow>
<dataflow id="274" from="StgValue_229" to="select_ln46_1" fromId="229" toId="44">
</dataflow>
<dataflow id="275" from="p_load" to="select_ln46_1" fromId="36" toId="44">
</dataflow>
<dataflow id="276" from="icmp_ln48" to="select_ln46_2" fromId="42" toId="45">
</dataflow>
<dataflow id="277" from="add_ln46" to="select_ln46_2" fromId="39" toId="45">
</dataflow>
<dataflow id="278" from="i_load" to="select_ln46_2" fromId="38" toId="45">
</dataflow>
<dataflow id="279" from="select_ln46_2" to="trunc_ln46" fromId="45" toId="46">
</dataflow>
<dataflow id="280" from="select_ln46_2" to="zext_ln46" fromId="45" toId="47">
</dataflow>
<dataflow id="281" from="select_ln46" to="trunc_ln48" fromId="43" toId="48">
</dataflow>
<dataflow id="283" from="_ssdm_op_SpecPipeline" to="specpipeline_ln49" fromId="282" toId="49">
</dataflow>
<dataflow id="284" from="StgValue_133" to="specpipeline_ln49" fromId="133" toId="49">
</dataflow>
<dataflow id="285" from="StgValue_197" to="specpipeline_ln49" fromId="197" toId="49">
</dataflow>
<dataflow id="286" from="StgValue_197" to="specpipeline_ln49" fromId="197" toId="49">
</dataflow>
<dataflow id="287" from="StgValue_197" to="specpipeline_ln49" fromId="197" toId="49">
</dataflow>
<dataflow id="288" from="empty_6" to="specpipeline_ln49" fromId="200" toId="49">
</dataflow>
<dataflow id="290" from="_ssdm_op_PartSelect.i3.i7.i32.i32" to="lshr_ln1" fromId="289" toId="50">
</dataflow>
<dataflow id="291" from="select_ln46" to="lshr_ln1" fromId="43" toId="50">
</dataflow>
<dataflow id="293" from="StgValue_292" to="lshr_ln1" fromId="292" toId="50">
</dataflow>
<dataflow id="295" from="StgValue_294" to="lshr_ln1" fromId="294" toId="50">
</dataflow>
<dataflow id="297" from="_ssdm_op_BitConcatenate.i11.i8.i3" to="tmp_3" fromId="296" toId="51">
</dataflow>
<dataflow id="298" from="trunc_ln46" to="tmp_3" fromId="46" toId="51">
</dataflow>
<dataflow id="299" from="lshr_ln1" to="tmp_3" fromId="50" toId="51">
</dataflow>
<dataflow id="300" from="tmp_3" to="zext_ln51" fromId="51" toId="52">
</dataflow>
<dataflow id="301" from="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_7" to="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_7_addr" fromId="125" toId="53">
</dataflow>
<dataflow id="303" from="StgValue_302" to="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_7_addr" fromId="302" toId="53">
</dataflow>
<dataflow id="304" from="zext_ln51" to="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_7_addr" fromId="52" toId="53">
</dataflow>
<dataflow id="305" from="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_6" to="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_6_addr" fromId="126" toId="54">
</dataflow>
<dataflow id="306" from="StgValue_302" to="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_6_addr" fromId="302" toId="54">
</dataflow>
<dataflow id="307" from="zext_ln51" to="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_6_addr" fromId="52" toId="54">
</dataflow>
<dataflow id="308" from="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_5" to="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_5_addr" fromId="127" toId="55">
</dataflow>
<dataflow id="309" from="StgValue_302" to="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_5_addr" fromId="302" toId="55">
</dataflow>
<dataflow id="310" from="zext_ln51" to="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_5_addr" fromId="52" toId="55">
</dataflow>
<dataflow id="311" from="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_4" to="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_4_addr" fromId="128" toId="56">
</dataflow>
<dataflow id="312" from="StgValue_302" to="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_4_addr" fromId="302" toId="56">
</dataflow>
<dataflow id="313" from="zext_ln51" to="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_4_addr" fromId="52" toId="56">
</dataflow>
<dataflow id="314" from="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_3" to="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_3_addr" fromId="129" toId="57">
</dataflow>
<dataflow id="315" from="StgValue_302" to="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_3_addr" fromId="302" toId="57">
</dataflow>
<dataflow id="316" from="zext_ln51" to="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_3_addr" fromId="52" toId="57">
</dataflow>
<dataflow id="317" from="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_2" to="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_2_addr" fromId="130" toId="58">
</dataflow>
<dataflow id="318" from="StgValue_302" to="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_2_addr" fromId="302" toId="58">
</dataflow>
<dataflow id="319" from="zext_ln51" to="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_2_addr" fromId="52" toId="58">
</dataflow>
<dataflow id="320" from="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_1" to="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_1_addr" fromId="131" toId="59">
</dataflow>
<dataflow id="321" from="StgValue_302" to="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_1_addr" fromId="302" toId="59">
</dataflow>
<dataflow id="322" from="zext_ln51" to="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_1_addr" fromId="52" toId="59">
</dataflow>
<dataflow id="323" from="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A" to="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_addr" fromId="132" toId="60">
</dataflow>
<dataflow id="324" from="StgValue_302" to="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_addr" fromId="302" toId="60">
</dataflow>
<dataflow id="325" from="zext_ln51" to="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_addr" fromId="52" toId="60">
</dataflow>
<dataflow id="326" from="trunc_ln48" to="switch_ln51" fromId="48" toId="61">
</dataflow>
<dataflow id="328" from="StgValue_327" to="switch_ln51" fromId="327" toId="61">
</dataflow>
<dataflow id="330" from="StgValue_329" to="switch_ln51" fromId="329" toId="61">
</dataflow>
<dataflow id="332" from="StgValue_331" to="switch_ln51" fromId="331" toId="61">
</dataflow>
<dataflow id="334" from="StgValue_333" to="switch_ln51" fromId="333" toId="61">
</dataflow>
<dataflow id="336" from="StgValue_335" to="switch_ln51" fromId="335" toId="61">
</dataflow>
<dataflow id="338" from="StgValue_337" to="switch_ln51" fromId="337" toId="61">
</dataflow>
<dataflow id="340" from="StgValue_339" to="switch_ln51" fromId="339" toId="61">
</dataflow>
<dataflow id="341" from="a" to="store_ln51" fromId="35" toId="62">
</dataflow>
<dataflow id="342" from="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_1_addr" to="store_ln51" fromId="59" toId="62">
</dataflow>
<dataflow id="343" from="a" to="store_ln51" fromId="35" toId="64">
</dataflow>
<dataflow id="344" from="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_2_addr" to="store_ln51" fromId="58" toId="64">
</dataflow>
<dataflow id="345" from="a" to="store_ln51" fromId="35" toId="66">
</dataflow>
<dataflow id="346" from="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_3_addr" to="store_ln51" fromId="57" toId="66">
</dataflow>
<dataflow id="347" from="a" to="store_ln51" fromId="35" toId="68">
</dataflow>
<dataflow id="348" from="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_4_addr" to="store_ln51" fromId="56" toId="68">
</dataflow>
<dataflow id="349" from="a" to="store_ln51" fromId="35" toId="70">
</dataflow>
<dataflow id="350" from="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_5_addr" to="store_ln51" fromId="55" toId="70">
</dataflow>
<dataflow id="351" from="a" to="store_ln51" fromId="35" toId="72">
</dataflow>
<dataflow id="352" from="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_6_addr" to="store_ln51" fromId="54" toId="72">
</dataflow>
<dataflow id="353" from="a" to="store_ln51" fromId="35" toId="74">
</dataflow>
<dataflow id="354" from="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_7_addr" to="store_ln51" fromId="53" toId="74">
</dataflow>
<dataflow id="355" from="a" to="store_ln51" fromId="35" toId="76">
</dataflow>
<dataflow id="356" from="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_addr" to="store_ln51" fromId="60" toId="76">
</dataflow>
<dataflow id="357" from="select_ln46_1" to="sext_ln52" fromId="44" toId="78">
</dataflow>
<dataflow id="358" from="a" to="sext_ln52_1" fromId="35" toId="79">
</dataflow>
<dataflow id="359" from="a" to="add_ln52" fromId="35" toId="80">
</dataflow>
<dataflow id="360" from="select_ln46_1" to="add_ln52" fromId="44" toId="80">
</dataflow>
<dataflow id="361" from="sext_ln52_1" to="add_ln52_1" fromId="79" toId="81">
</dataflow>
<dataflow id="362" from="sext_ln52" to="add_ln52_1" fromId="78" toId="81">
</dataflow>
<dataflow id="364" from="_ssdm_op_BitSelect.i1.i25.i32" to="tmp" fromId="363" toId="82">
</dataflow>
<dataflow id="365" from="add_ln52_1" to="tmp" fromId="81" toId="82">
</dataflow>
<dataflow id="367" from="StgValue_366" to="tmp" fromId="366" toId="82">
</dataflow>
<dataflow id="369" from="_ssdm_op_BitSelect.i1.i24.i32" to="tmp_61" fromId="368" toId="83">
</dataflow>
<dataflow id="370" from="add_ln52" to="tmp_61" fromId="80" toId="83">
</dataflow>
<dataflow id="372" from="StgValue_371" to="tmp_61" fromId="371" toId="83">
</dataflow>
<dataflow id="373" from="tmp" to="xor_ln52" fromId="82" toId="84">
</dataflow>
<dataflow id="375" from="StgValue_374" to="xor_ln52" fromId="374" toId="84">
</dataflow>
<dataflow id="376" from="tmp_61" to="and_ln52" fromId="83" toId="85">
</dataflow>
<dataflow id="377" from="xor_ln52" to="and_ln52" fromId="84" toId="85">
</dataflow>
<dataflow id="378" from="tmp" to="xor_ln52_1" fromId="82" toId="86">
</dataflow>
<dataflow id="379" from="tmp_61" to="xor_ln52_1" fromId="83" toId="86">
</dataflow>
<dataflow id="380" from="and_ln52" to="select_ln52" fromId="85" toId="87">
</dataflow>
<dataflow id="382" from="StgValue_381" to="select_ln52" fromId="381" toId="87">
</dataflow>
<dataflow id="384" from="StgValue_383" to="select_ln52" fromId="383" toId="87">
</dataflow>
<dataflow id="385" from="xor_ln52_1" to="select_ln52_1" fromId="86" toId="88">
</dataflow>
<dataflow id="386" from="select_ln52" to="select_ln52_1" fromId="87" toId="88">
</dataflow>
<dataflow id="387" from="add_ln52" to="select_ln52_1" fromId="80" toId="88">
</dataflow>
<dataflow id="388" from="select_ln46" to="add_ln48" fromId="43" toId="89">
</dataflow>
<dataflow id="390" from="StgValue_389" to="add_ln48" fromId="389" toId="89">
</dataflow>
<dataflow id="391" from="add_ln48" to="icmp_ln48_1" fromId="89" toId="90">
</dataflow>
<dataflow id="392" from="StgValue_268" to="icmp_ln48_1" fromId="268" toId="90">
</dataflow>
<dataflow id="393" from="select_ln52_1" to="sext_ln54" fromId="88" toId="91">
</dataflow>
<dataflow id="394" from="sext_ln54" to="add_ln54" fromId="91" toId="92">
</dataflow>
<dataflow id="396" from="StgValue_395" to="add_ln54" fromId="395" toId="92">
</dataflow>
<dataflow id="397" from="_ssdm_op_BitSelect.i1.i25.i32" to="tmp_62" fromId="363" toId="93">
</dataflow>
<dataflow id="398" from="add_ln54" to="tmp_62" fromId="92" toId="93">
</dataflow>
<dataflow id="399" from="StgValue_366" to="tmp_62" fromId="366" toId="93">
</dataflow>
<dataflow id="400" from="add_ln54" to="trunc_ln54" fromId="92" toId="94">
</dataflow>
<dataflow id="401" from="_ssdm_op_BitSelect.i1.i25.i32" to="tmp_63" fromId="363" toId="95">
</dataflow>
<dataflow id="402" from="add_ln54" to="tmp_63" fromId="92" toId="95">
</dataflow>
<dataflow id="403" from="StgValue_371" to="tmp_63" fromId="371" toId="95">
</dataflow>
<dataflow id="404" from="tmp_62" to="xor_ln54" fromId="93" toId="96">
</dataflow>
<dataflow id="405" from="StgValue_374" to="xor_ln54" fromId="374" toId="96">
</dataflow>
<dataflow id="406" from="tmp_63" to="and_ln54" fromId="95" toId="97">
</dataflow>
<dataflow id="407" from="xor_ln54" to="and_ln54" fromId="96" toId="97">
</dataflow>
<dataflow id="408" from="tmp_62" to="xor_ln54_1" fromId="93" toId="98">
</dataflow>
<dataflow id="409" from="tmp_63" to="xor_ln54_1" fromId="95" toId="98">
</dataflow>
<dataflow id="410" from="and_ln54" to="select_ln54" fromId="97" toId="99">
</dataflow>
<dataflow id="411" from="StgValue_381" to="select_ln54" fromId="381" toId="99">
</dataflow>
<dataflow id="412" from="StgValue_383" to="select_ln54" fromId="383" toId="99">
</dataflow>
<dataflow id="413" from="xor_ln54_1" to="select_ln54_1" fromId="98" toId="100">
</dataflow>
<dataflow id="414" from="select_ln54" to="select_ln54_1" fromId="99" toId="100">
</dataflow>
<dataflow id="415" from="trunc_ln54" to="select_ln54_1" fromId="94" toId="100">
</dataflow>
<dataflow id="416" from="denom_row" to="denom_row_addr" fromId="124" toId="101">
</dataflow>
<dataflow id="417" from="StgValue_302" to="denom_row_addr" fromId="302" toId="101">
</dataflow>
<dataflow id="418" from="zext_ln46" to="denom_row_addr" fromId="47" toId="101">
</dataflow>
<dataflow id="419" from="icmp_ln48_1" to="br_ln48" fromId="90" toId="102">
</dataflow>
<dataflow id="420" from="select_ln54_1" to="store_ln54" fromId="100" toId="103">
</dataflow>
<dataflow id="421" from="denom_row_addr" to="store_ln54" fromId="101" toId="103">
</dataflow>
<dataflow id="422" from="select_ln46_2" to="store_ln46" fromId="45" toId="105">
</dataflow>
<dataflow id="423" from="i" to="store_ln46" fromId="8" toId="105">
</dataflow>
<dataflow id="424" from="add_ln48" to="store_ln48" fromId="89" toId="106">
</dataflow>
<dataflow id="425" from="j_1" to="store_ln48" fromId="7" toId="106">
</dataflow>
<dataflow id="426" from="select_ln52_1" to="store_ln52" fromId="88" toId="107">
</dataflow>
<dataflow id="427" from="empty" to="store_ln52" fromId="6" toId="107">
</dataflow>
<dataflow id="428" from="icmp_ln46" to="StgValue_2" fromId="29" toId="2">
</dataflow>
<dataflow id="429" from="trunc_ln48" to="StgValue_4" fromId="48" toId="4">
</dataflow>
<dataflow id="430" from="icmp_ln48_1" to="StgValue_4" fromId="90" toId="4">
</dataflow>
<dataflow id="431" from="icmp_ln46" to="StgValue_3" fromId="29" toId="3">
</dataflow>
</dataflows>


</stg>
