

================================================================
== Vitis HLS Report for 'load_data_1920_16_10_45_22_17_1_s'
================================================================
* Date:           Thu Mar 25 14:59:27 2021

* Version:        2020.1.1 (Build 2960000 on Wed Aug 05 23:18:37 MDT 2020)
* Project:        pyr_dense_optical_flow_accel
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 6.67 ns | 3.075 ns |   1.80 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval  | Pipeline|
    |   min   |   max   |    min    |    max    | min |  max |   Type  |
    +---------+---------+-----------+-----------+-----+------+---------+
    |        4|     1925| 26.668 ns | 12.834 us |    4|  1925|   none  |
    +---------+---------+-----------+-----------+-----+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+----------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  |   Trip   |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  |   Count  | Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+----------+----------+
        |- VITIS_LOOP_44_1  |        1|     1920|         2|          1|          1| 1 ~ 1920 |    yes   |
        +-------------------+---------+---------+----------+-----------+-----------+----------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 7
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 5 6 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 7 5 
5 --> 7 6 
6 --> 5 
7 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.07>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%scaleI_read = read i17 @_ssdm_op_Read.ap_auto.i17, i17 %scaleI"   --->   Operation 8 'read' 'scaleI_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%inCurrRow_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %inCurrRow"   --->   Operation 9 'read' 'inCurrRow_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%zext_ln731 = zext i16 %inCurrRow_read"   --->   Operation 10 'zext' 'zext_ln731' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%zext_ln731_1 = zext i17 %scaleI_read"   --->   Operation 11 'zext' 'zext_ln731_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [4/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln731 = mul i33 %zext_ln731_1, i33 %zext_ln731"   --->   Operation 12 'mul' 'mul_ln731' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%tmp = partselect i15 @_ssdm_op_PartSelect.i15.i16.i32.i32, i16 %inCurrRow_read, i32, i32" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/video/xf_pyr_dense_optical_flow_scale.hpp:41]   --->   Operation 13 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (1.07ns)   --->   "%icmp_ln41_1 = icmp_eq  i15 %tmp, i15" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/video/xf_pyr_dense_optical_flow_scale.hpp:41]   --->   Operation 14 'icmp' 'icmp_ln41_1' <Predicate = true> <Delay = 1.07> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 0.53>
ST_2 : Operation 15 [3/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln731 = mul i33 %zext_ln731_1, i33 %zext_ln731"   --->   Operation 15 'mul' 'mul_ln731' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>

State 3 <SV = 2> <Delay = 0.53>
ST_3 : Operation 16 [2/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln731 = mul i33 %zext_ln731_1, i33 %zext_ln731"   --->   Operation 16 'mul' 'mul_ln731' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>

State 4 <SV = 3> <Delay = 2.89>
ST_4 : Operation 17 [1/1] (0.00ns)   --->   "%prevIceil_read_1 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %prevIceil_read"   --->   Operation 17 'read' 'prevIceil_read_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 18 [1/1] (0.00ns)   --->   "%prevIceil_read_3 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %prevIceil_read_5"   --->   Operation 18 'read' 'prevIceil_read_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 19 [1/1] (0.00ns)   --->   "%cols_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %cols"   --->   Operation 19 'read' 'cols_read' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 20 [1/1] (0.00ns)   --->   "%rows_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %rows"   --->   Operation 20 'read' 'rows_read' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 21 [1/1] (0.00ns)   --->   "%rows_cast3 = zext i16 %rows_read"   --->   Operation 21 'zext' 'rows_cast3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 22 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %strmFlowU_split15, void @empty_35, i32, i32, void @empty_25, i32, i32, void @empty_25, void @empty_25, void @empty_25, i32, i32, i32, i32, void @empty_25, void @empty_25"   --->   Operation 22 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 23 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln731 = mul i33 %zext_ln731_1, i33 %zext_ln731"   --->   Operation 23 'mul' 'mul_ln731' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 24 [1/1] (0.00ns)   --->   "%iSmallFloor = partselect i17 @_ssdm_op_PartSelect.i17.i33.i32.i32, i33 %mul_ln731, i32, i32"   --->   Operation 24 'partselect' 'iSmallFloor' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 25 [1/1] (0.00ns)   --->   "%zext_ln36 = zext i17 %iSmallFloor" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/video/xf_pyr_dense_optical_flow_scale.hpp:36]   --->   Operation 25 'zext' 'zext_ln36' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 26 [1/1] (0.86ns)   --->   "%add_ln41 = add i18 %zext_ln36, i18" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/video/xf_pyr_dense_optical_flow_scale.hpp:41]   --->   Operation 26 'add' 'add_ln41' <Predicate = true> <Delay = 0.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 27 [1/1] (0.00ns)   --->   "%zext_ln41 = zext i18 %add_ln41" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/video/xf_pyr_dense_optical_flow_scale.hpp:41]   --->   Operation 27 'zext' 'zext_ln41' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 28 [1/1] (0.99ns)   --->   "%icmp_ln41 = icmp_sgt  i32 %zext_ln41, i32 %prevIceil_read_1" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/video/xf_pyr_dense_optical_flow_scale.hpp:41]   --->   Operation 28 'icmp' 'icmp_ln41' <Predicate = true> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 29 [1/1] (0.00ns) (grouped into LUT with out node and_ln41)   --->   "%or_ln41 = or i1 %icmp_ln41, i1 %icmp_ln41_1" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/video/xf_pyr_dense_optical_flow_scale.hpp:41]   --->   Operation 29 'or' 'or_ln41' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 30 [1/1] (0.85ns)   --->   "%add_ln41_1 = add i17 %rows_cast3, i17" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/video/xf_pyr_dense_optical_flow_scale.hpp:41]   --->   Operation 30 'add' 'add_ln41_1' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 31 [1/1] (0.00ns)   --->   "%sext_ln41 = sext i17 %add_ln41_1" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/video/xf_pyr_dense_optical_flow_scale.hpp:41]   --->   Operation 31 'sext' 'sext_ln41' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 32 [1/1] (1.09ns)   --->   "%icmp_ln41_2 = icmp_slt  i18 %zext_ln36, i18 %sext_ln41" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/video/xf_pyr_dense_optical_flow_scale.hpp:41]   --->   Operation 32 'icmp' 'icmp_ln41_2' <Predicate = true> <Delay = 1.09> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 33 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln41 = and i1 %or_ln41, i1 %icmp_ln41_2" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/video/xf_pyr_dense_optical_flow_scale.hpp:41]   --->   Operation 33 'and' 'and_ln41' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 34 [1/1] (0.65ns)   --->   "%br_ln41 = br i1 %and_ln41, void %._crit_edge.loopexit, void %bb.preheader" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/video/xf_pyr_dense_optical_flow_scale.hpp:41]   --->   Operation 34 'br' 'br_ln41' <Predicate = true> <Delay = 0.65>
ST_4 : Operation 35 [1/1] (0.65ns)   --->   "%br_ln44 = br void %bb" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/video/xf_pyr_dense_optical_flow_scale.hpp:44]   --->   Operation 35 'br' 'br_ln44' <Predicate = (and_ln41)> <Delay = 0.65>

State 5 <SV = 4> <Delay = 1.10>
ST_5 : Operation 36 [1/1] (0.00ns)   --->   "%i = phi i16 %add_ln44, void %bb.split, i16, void %bb.preheader" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/video/xf_pyr_dense_optical_flow_scale.hpp:44]   --->   Operation 36 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 37 [1/1] (0.00ns)   --->   "%zext_ln44 = zext i16 %i" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/video/xf_pyr_dense_optical_flow_scale.hpp:44]   --->   Operation 37 'zext' 'zext_ln44' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 38 [1/1] (1.10ns)   --->   "%icmp_ln44 = icmp_eq  i16 %i, i16 %cols_read" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/video/xf_pyr_dense_optical_flow_scale.hpp:44]   --->   Operation 38 'icmp' 'icmp_ln44' <Predicate = true> <Delay = 1.10> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 39 [1/1] (0.85ns)   --->   "%add_ln44 = add i16 %i, i16" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/video/xf_pyr_dense_optical_flow_scale.hpp:44]   --->   Operation 39 'add' 'add_ln44' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 40 [1/1] (0.00ns)   --->   "%br_ln44 = br i1 %icmp_ln44, void %bb.split, void %._crit_edge.loopexit.loopexit" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/video/xf_pyr_dense_optical_flow_scale.hpp:44]   --->   Operation 40 'br' 'br_ln44' <Predicate = true> <Delay = 0.00>

State 6 <SV = 5> <Delay = 3.07>
ST_6 : Operation 41 [1/1] (0.00ns)   --->   "%specpipeline_ln44 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @empty_25" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/video/xf_pyr_dense_optical_flow_scale.hpp:44]   --->   Operation 41 'specpipeline' 'specpipeline_ln44' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_6 : Operation 42 [1/1] (0.00ns)   --->   "%speclooptripcount_ln44 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64, i64, i64" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/video/xf_pyr_dense_optical_flow_scale.hpp:44]   --->   Operation 42 'speclooptripcount' 'speclooptripcount_ln44' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_6 : Operation 43 [1/1] (0.00ns)   --->   "%specloopname_ln44 = specloopname void @_ssdm_op_SpecLoopName, void @empty_7" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/video/xf_pyr_dense_optical_flow_scale.hpp:44]   --->   Operation 43 'specloopname' 'specloopname_ln44' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_6 : Operation 44 [1/1] (1.83ns)   --->   "%strmFlowU_split15_read = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P, i16 %strmFlowU_split15" [/tools/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 44 'read' 'strmFlowU_split15_read' <Predicate = (!icmp_ln44)> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_6 : Operation 45 [1/1] (0.00ns)   --->   "%buf_addr = getelementptr i16 %buf_r, i64, i64 %zext_ln44" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/video/xf_pyr_dense_optical_flow_scale.hpp:50]   --->   Operation 45 'getelementptr' 'buf_addr' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_6 : Operation 46 [1/1] (1.23ns)   --->   "%store_ln205 = store i16 %strmFlowU_split15_read, i11 %buf_addr"   --->   Operation 46 'store' 'store_ln205' <Predicate = (!icmp_ln44)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1920> <RAM>
ST_6 : Operation 47 [1/1] (0.00ns)   --->   "%br_ln0 = br void %bb"   --->   Operation 47 'br' 'br_ln0' <Predicate = (!icmp_ln44)> <Delay = 0.00>

State 7 <SV = 5> <Delay = 0.65>
ST_7 : Operation 48 [1/1] (0.65ns)   --->   "%br_ln0 = br void %._crit_edge.loopexit"   --->   Operation 48 'br' 'br_ln0' <Predicate = (and_ln41)> <Delay = 0.65>
ST_7 : Operation 49 [1/1] (0.00ns)   --->   "%flagLoaded_write_assign = phi i1, void %_ZN8ap_fixedILi45ELi22EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi49ELi33ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit, i1, void %._crit_edge.loopexit.loopexit"   --->   Operation 49 'phi' 'flagLoaded_write_assign' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 50 [1/1] (0.00ns)   --->   "%phi_ln58 = phi i32 %prevIceil_read_3, void %_ZN8ap_fixedILi45ELi22EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi49ELi33ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit, i32 %zext_ln41, void %._crit_edge.loopexit.loopexit" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/video/xf_pyr_dense_optical_flow_scale.hpp:58]   --->   Operation 50 'phi' 'phi_ln58' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 51 [1/1] (0.00ns)   --->   "%newret = insertvalue i33, i1 %flagLoaded_write_assign"   --->   Operation 51 'insertvalue' 'newret' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 52 [1/1] (0.00ns)   --->   "%newret2 = insertvalue i33 %newret, i32 %phi_ln58" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/video/xf_pyr_dense_optical_flow_scale.hpp:58]   --->   Operation 52 'insertvalue' 'newret2' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 53 [1/1] (0.00ns)   --->   "%ret_ln58 = ret i33 %newret2" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/video/xf_pyr_dense_optical_flow_scale.hpp:58]   --->   Operation 53 'ret' 'ret_ln58' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 6.67ns, clock uncertainty: 1.8ns.

 <State 1>: 1.07ns
The critical path consists of the following:
	wire read on port 'inCurrRow' [12]  (0 ns)
	'icmp' operation ('icmp_ln41_1', /tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/video/xf_pyr_dense_optical_flow_scale.hpp:41) [26]  (1.07 ns)

 <State 2>: 0.535ns
The critical path consists of the following:
	'mul' operation of DSP[19] ('mul_ln731') [19]  (0.535 ns)

 <State 3>: 0.535ns
The critical path consists of the following:
	'mul' operation of DSP[19] ('mul_ln731') [19]  (0.535 ns)

 <State 4>: 2.89ns
The critical path consists of the following:
	wire read on port 'rows' [14]  (0 ns)
	'add' operation ('add_ln41_1', /tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/video/xf_pyr_dense_optical_flow_scale.hpp:41) [28]  (0.853 ns)
	'icmp' operation ('icmp_ln41_2', /tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/video/xf_pyr_dense_optical_flow_scale.hpp:41) [30]  (1.1 ns)
	'and' operation ('and_ln41', /tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/video/xf_pyr_dense_optical_flow_scale.hpp:41) [31]  (0.287 ns)
	multiplexor before 'phi' operation ('flagLoaded') [52]  (0.656 ns)

 <State 5>: 1.1ns
The critical path consists of the following:
	'phi' operation ('i', /tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/video/xf_pyr_dense_optical_flow_scale.hpp:44) with incoming values : ('add_ln44', /tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/video/xf_pyr_dense_optical_flow_scale.hpp:44) [36]  (0 ns)
	'icmp' operation ('icmp_ln44', /tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/video/xf_pyr_dense_optical_flow_scale.hpp:44) [38]  (1.1 ns)

 <State 6>: 3.08ns
The critical path consists of the following:
	fifo read on port 'strmFlowU_split15' (/tools/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:145) [45]  (1.84 ns)
	'store' operation ('store_ln205') of variable 'strmFlowU_split15_read', /tools/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:145 on array 'buf_r' [47]  (1.24 ns)

 <State 7>: 0.656ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('flagLoaded') [52]  (0.656 ns)
	'phi' operation ('flagLoaded') [52]  (0 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
