
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.003450                       # Number of seconds simulated
sim_ticks                                  3449773000                       # Number of ticks simulated
final_tick                                 3449773000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 215056                       # Simulator instruction rate (inst/s)
host_op_rate                                   250794                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              163479482                       # Simulator tick rate (ticks/s)
host_mem_usage                                 653608                       # Number of bytes of host memory used
host_seconds                                    21.10                       # Real time elapsed on the host
sim_insts                                     4538148                       # Number of instructions simulated
sim_ops                                       5292292                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                           500                       # Clock period in ticks
system.mem_ctrls.bytes_read::cpu.inst         3273536                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data           58560                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            3332096                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst      3273536                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       3273536                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks        30656                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total           30656                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst            51149                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data              915                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               52064                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks           479                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total                479                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst          948913450                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data           16975030                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             965888480                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst     948913450                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        948913450                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks         8886382                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total              8886382                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks         8886382                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst         948913450                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data          16975030                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            974774862                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                       52065                       # Number of read requests accepted
system.mem_ctrls.writeReqs                        479                       # Number of write requests accepted
system.mem_ctrls.readBursts                     52065                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                      479                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                3330880                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    1280                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                   27968                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 3332160                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                30656                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                     20                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    11                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              1107                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              6530                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             12006                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             10050                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              2612                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                49                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               110                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              4596                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             14017                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                38                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10               88                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              182                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              162                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              202                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              156                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              140                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                10                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                74                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                27                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 2                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 2                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                43                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                20                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 6                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                4                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11              101                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12               99                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13               49                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                    3449771500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 52065                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                  479                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   47045                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    4675                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     260                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      50                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      14                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     11                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                     26                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                     27                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                     27                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                     27                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                     27                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                     27                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                     27                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                     27                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                     27                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                     27                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                     27                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                     27                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                     27                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                     27                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                     26                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                     27                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         5397                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    622.271632                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   449.130662                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   371.873642                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          664     12.30%     12.30% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          576     10.67%     22.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          487      9.02%     32.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          351      6.50%     38.50% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          407      7.54%     46.04% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          455      8.43%     54.47% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          312      5.78%     60.26% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          294      5.45%     65.70% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         1851     34.30%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         5397                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples           26                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    1999.384615                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    876.803975                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1630.703825                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255             6     23.08%     23.08% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511            1      3.85%     26.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-1023            2      7.69%     34.62% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1535            4     15.38%     50.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1791            1      3.85%     53.85% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2304-2559            1      3.85%     57.69% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2560-2815            2      7.69%     65.38% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2816-3071            2      7.69%     73.08% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3328-3583            2      7.69%     80.77% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3584-3839            2      7.69%     88.46% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4608-4863            2      7.69%     96.15% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4864-5119            1      3.85%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total            26                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples           26                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.807692                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.780569                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.980581                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16               15     57.69%     57.69% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                1      3.85%     61.54% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               10     38.46%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total            26                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                    214269500                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat              1190113250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                  260225000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                      4117.00                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                22867.00                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       965.54                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         8.11                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    965.91                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      8.89                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         7.61                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     7.54                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.06                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.10                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.89                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                    46706                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                     375                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 89.74                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                80.13                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                      65654.91                       # Average gap between requests
system.mem_ctrls.pageHitRate                    89.66                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                 30580200                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                 16685625                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy               289044600                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                1023840                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy            225292080                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy           2304408825                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy             48330000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy             2915365170                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            845.139025                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE     68518000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF     115180000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT    3266023500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy                 10221120                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                  5577000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy               116851800                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                1807920                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy            225292080                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy           2191536855                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy            147340500                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy             2698627275                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            782.308593                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE    224970500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF     115180000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT    3109432000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu.branchPred.lookups                 1312074                       # Number of BP lookups
system.cpu.branchPred.condPredicted            941266                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             73255                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups               561247                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                  520102                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             92.669003                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                  169710                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect               4233                       # Number of incorrect RAS predictions.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dstage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.istage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.workload.num_syscalls                   21                       # Number of system calls
system.cpu.numCycles                          6899547                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles            2378877                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                        7259775                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                     1312074                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches             689812                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                       1689903                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                  159353                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                  157                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles           261                       # Number of stall cycles due to pending traps
system.cpu.fetch.IcacheWaitRetryStallCycles           59                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                   1016668                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                 44063                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples            4148933                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              2.029380                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             3.091367                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  2542335     61.28%     61.28% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                   242362      5.84%     67.12% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                   208650      5.03%     72.15% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                   101275      2.44%     74.59% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                   110243      2.66%     77.25% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                    74190      1.79%     79.03% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                    88593      2.14%     81.17% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                   137486      3.31%     84.48% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                   643799     15.52%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              4148933                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.190168                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.052210                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                  2044998                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles                598575                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                   1327348                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles                100541                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                  77471                       # Number of cycles decode is squashing
system.cpu.decode.BranchResolved               216345                       # Number of times decode resolved a branch
system.cpu.decode.BranchMispred                  2277                       # Number of times decode detected a branch misprediction
system.cpu.decode.DecodedInsts                8010329                       # Number of instructions handled by decode
system.cpu.decode.SquashedInsts                  4519                       # Number of squashed instructions handled by decode
system.cpu.rename.SquashCycles                  77471                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                  2101343                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                  249515                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles         204316                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                   1369997                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles                146291                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts                7815934                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                     3                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                 106687                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                    146                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                  15443                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands            11184572                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups              36440043                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups         10607647                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups               356                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps               7421138                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                  3763434                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts              16518                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts           6426                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                    303978                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads               563020                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              501359                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads             24483                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores           146369                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                    7425621                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                6462                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                   6151731                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued              4964                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined         2139791                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined      6538153                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved             14                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples       4148933                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.482726                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.852949                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             1837712     44.29%     44.29% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              782146     18.85%     63.15% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              566178     13.65%     76.79% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              294310      7.09%     83.89% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              287958      6.94%     90.83% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5              177795      4.29%     95.11% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              137412      3.31%     98.42% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7               34356      0.83%     99.25% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8               31066      0.75%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         4148933                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                   64714     78.42%     78.42% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     78.42% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     78.42% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     78.42% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     78.42% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     78.42% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     78.42% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     78.42% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     78.42% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     78.42% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     78.42% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%     78.42% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     78.42% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     78.42% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     78.42% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     78.42% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     78.42% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     78.42% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     78.42% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     78.42% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     78.42% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     78.42% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     78.42% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     78.42% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     78.42% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     78.42% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     78.42% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     78.42% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     78.42% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                   5962      7.22%     85.65% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                 11846     14.35%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass                 0      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               5058243     82.22%     82.22% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult               111107      1.81%     84.03% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     84.03% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   0      0.00%     84.03% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     84.03% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     84.03% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     84.03% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     84.03% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     84.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     84.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     84.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     84.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     84.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     84.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     84.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     84.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     84.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     84.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     84.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     84.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd             109      0.00%     84.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     84.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     84.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     84.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               7      0.00%     84.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc          14784      0.24%     84.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     84.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     84.27% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               529664      8.61%     92.88% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              437817      7.12%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                6151731                       # Type of FU issued
system.cpu.iq.rate                           0.891614                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                       82522                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.013414                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads           16538936                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes           9570954                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses      6014623                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads                 945                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes               1014                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses          421                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses                6233777                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                     476                       # Number of floating point alu accesses
system.cpu.iew.lsq.thread0.forwLoads            10660                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads       162720                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses            3                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation           98                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores       105401                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads        29061                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked            23                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                  77471                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                  236955                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                   548                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts             7432095                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts             25649                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts                563020                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts               501359                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts               6416                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                    286                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                   218                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents             98                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect          48174                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect        38264                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts                86438                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts               6078684                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts                503090                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             73047                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                            12                       # number of nop insts executed
system.cpu.iew.exec_refs                       933756                       # number of memory reference insts executed
system.cpu.iew.exec_branches                   927915                       # Number of branches executed
system.cpu.iew.exec_stores                     430666                       # Number of stores executed
system.cpu.iew.exec_rate                     0.881027                       # Inst execution rate
system.cpu.iew.wb_sent                        6025505                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                       6015044                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                   3950149                       # num instructions producing a value
system.cpu.iew.wb_consumers                  10480622                       # num instructions consuming a value
system.cpu.iew.wb_penalized                         0                       # number of instrctions required to write to 'other' IQ
system.cpu.iew.wb_rate                       0.871803                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.376900                       # average fanout of values written-back
system.cpu.iew.wb_penalized_rate                    0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu.commit.commitSquashedInsts         2139824                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls            6448                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts             71050                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples      3838661                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.378682                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.978233                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      1789027     46.61%     46.61% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       928203     24.18%     70.79% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       369923      9.64%     80.42% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3       250531      6.53%     86.95% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4       153477      4.00%     90.95% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5        96930      2.53%     93.47% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6        98802      2.57%     96.05% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7        32864      0.86%     96.90% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8       118904      3.10%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      3838661                       # Number of insts commited each cycle
system.cpu.commit.committedInsts              4538148                       # Number of instructions committed
system.cpu.commit.committedOps                5292292                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                         796258                       # Number of memory references committed
system.cpu.commit.loads                        400300                       # Number of loads committed
system.cpu.commit.membars                          46                       # Number of memory barriers committed
system.cpu.commit.branches                     809992                       # Number of branches committed
system.cpu.commit.fp_insts                         16                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                   4765687                       # Number of committed integer instructions.
system.cpu.commit.function_calls               135110                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          4371990     82.61%     82.61% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult          109260      2.06%     84.68% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv                0      0.00%     84.68% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              0      0.00%     84.68% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     84.68% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     84.68% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     84.68% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     84.68% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     84.68% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     84.68% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     84.68% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0      0.00%     84.68% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     84.68% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     84.68% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0      0.00%     84.68% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     84.68% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     84.68% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     84.68% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     84.68% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     84.68% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     84.68% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     84.68% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     84.68% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     84.68% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     84.68% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc        14784      0.28%     84.95% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     84.95% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     84.95% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     84.95% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          400300      7.56%     92.52% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite         395958      7.48%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           5292292                       # Class of committed instruction
system.cpu.commit.bw_lim_events                118904                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                     11145277                       # The number of ROB reads
system.cpu.rob.rob_writes                    15168555                       # The number of ROB writes
system.cpu.timesIdled                           43400                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                         2750614                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                     4538148                       # Number of Instructions Simulated
system.cpu.committedOps                       5292292                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.520344                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.520344                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.657746                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.657746                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                  7568260                       # number of integer regfile reads
system.cpu.int_regfile_writes                 4541554                       # number of integer regfile writes
system.cpu.fp_regfile_reads                       264                       # number of floating regfile reads
system.cpu.fp_regfile_writes                      389                       # number of floating regfile writes
system.cpu.cc_regfile_reads                  19588034                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  3885607                       # number of cc regfile writes
system.cpu.misc_regfile_reads                  922030                       # number of misc regfile reads
system.cpu.misc_regfile_writes                   6427                       # number of misc regfile writes
system.cpu.dcache.tags.replacements               659                       # number of replacements
system.cpu.dcache.tags.tagsinuse           252.462697                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              782756                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               915                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            855.471038                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle        2162448750                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data   252.462697                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.986182                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.986182                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           36                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            4                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           52                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          164                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           1572897                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          1572897                       # Number of data accesses
system.cpu.dcache.ReadReq_hits::cpu.data       390116                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          390116                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data       392550                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         392550                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::cpu.data           45                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           45                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::cpu.data           45                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           45                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::cpu.data        782666                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           782666                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data       782666                       # number of overall hits
system.cpu.dcache.overall_hits::total          782666                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data          814                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           814                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data         2418                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         2418                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::cpu.data            3                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            3                       # number of LoadLockedReq misses
system.cpu.dcache.demand_misses::cpu.data         3232                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           3232                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data         3232                       # number of overall misses
system.cpu.dcache.overall_misses::total          3232                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data     43495750                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     43495750                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data    116028248                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    116028248                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::cpu.data       175500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       175500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data    159523998                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    159523998                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data    159523998                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    159523998                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data       390930                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       390930                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data       394968                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       394968                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::cpu.data           48                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           48                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::cpu.data           45                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           45                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data       785898                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       785898                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data       785898                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       785898                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.002082                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.002082                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.006122                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.006122                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::cpu.data     0.062500                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.062500                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.004112                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.004112                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.004112                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.004112                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 53434.582310                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 53434.582310                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 47985.214227                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 47985.214227                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::cpu.data        58500                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        58500                       # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 49357.672649                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 49357.672649                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 49357.672649                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 49357.672649                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          481                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 8                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    60.125000                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks          479                       # number of writebacks
system.cpu.dcache.writebacks::total               479                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data          494                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          494                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data         1823                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         1823                       # number of WriteReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::cpu.data            3                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            3                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data         2317                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         2317                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data         2317                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         2317                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data          320                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          320                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data          595                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          595                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data          915                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          915                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data          915                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          915                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data     17176750                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     17176750                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data     34998000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     34998000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data     52174750                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     52174750                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data     52174750                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     52174750                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.000819                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000819                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.001506                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.001506                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.001164                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.001164                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.001164                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.001164                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 53677.343750                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 53677.343750                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 58820.168067                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 58820.168067                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 57021.584699                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 57021.584699                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 57021.584699                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 57021.584699                       # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.icache.tags.replacements             51083                       # number of replacements
system.cpu.icache.tags.tagsinuse            63.967824                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              945609                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             51147                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             18.488064                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle           4335750                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst    63.967824                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.999497                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999497                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024           64                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           64                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           4117803                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          4117803                       # Number of data accesses
system.cpu.icache.ReadReq_hits::cpu.inst       945609                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          945609                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst        945609                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           945609                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst       945609                       # number of overall hits
system.cpu.icache.overall_hits::total          945609                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst        71055                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         71055                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst        71055                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          71055                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst        71055                       # number of overall misses
system.cpu.icache.overall_misses::total         71055                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst   3217196248                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   3217196248                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst   3217196248                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   3217196248                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst   3217196248                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   3217196248                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst      1016664                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1016664                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst      1016664                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1016664                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst      1016664                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1016664                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.069890                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.069890                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.069890                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.069890                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.069890                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.069890                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 45277.549054                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 45277.549054                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 45277.549054                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 45277.549054                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 45277.549054                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 45277.549054                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         1617                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                25                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    64.680000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::cpu.inst        19905                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total        19905                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst        19905                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total        19905                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst        19905                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total        19905                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst        51150                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        51150                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst        51150                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        51150                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst        51150                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        51150                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst   2413198749                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   2413198749                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst   2413198749                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   2413198749                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst   2413198749                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   2413198749                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.050312                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.050312                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.050312                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.050312                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.050312                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.050312                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 47178.861173                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 47178.861173                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 47178.861173                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 47178.861173                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 47178.861173                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 47178.861173                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadReq               51470                       # Transaction distribution
system.membus.trans_dist::ReadResp              51467                       # Transaction distribution
system.membus.trans_dist::Writeback               479                       # Transaction distribution
system.membus.trans_dist::ReadExReq               595                       # Transaction distribution
system.membus.trans_dist::ReadExResp              595                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port       102297                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port         2309                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 104606                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port      3273408                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port        89216                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 3362624                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoop_fanout::samples             52544                       # Request fanout histogram
system.membus.snoop_fanout::mean                    1                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                   52544    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               1                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total               52544                       # Request fanout histogram
system.membus.reqLayer0.occupancy            27230000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.8                       # Layer utilization (%)
system.membus.respLayer1.occupancy          139486000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              4.0                       # Layer utilization (%)
system.membus.respLayer2.occupancy            2479750                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.1                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
