
open-mv-camh7-drone.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000298  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00010728  080002a0  080002a0  000102a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000b18  080109c8  080109c8  000209c8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080114e0  080114e0  00030484  2**0
                  CONTENTS
  4 .ARM          00000008  080114e0  080114e0  000214e0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080114e8  080114e8  00030484  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080114e8  080114e8  000214e8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080114ec  080114ec  000214ec  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000484  24000000  080114f0  00030000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000978  24000484  08011974  00030484  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  24000dfc  08011974  00030dfc  2**0
                  ALLOC
 11 .ARM.attributes 0000002e  00000000  00000000  00030484  2**0
                  CONTENTS, READONLY
 12 .debug_info   00038d52  00000000  00000000  000304b2  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 000062b8  00000000  00000000  00069204  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00001b30  00000000  00000000  0006f4c0  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 000019c8  00000000  00000000  00070ff0  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  0003cdd1  00000000  00000000  000729b8  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   0001fd93  00000000  00000000  000af789  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    0016404a  00000000  00000000  000cf51c  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  00233566  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00007560  00000000  00000000  002335e4  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080002a0 <__do_global_dtors_aux>:
 80002a0:	b510      	push	{r4, lr}
 80002a2:	4c05      	ldr	r4, [pc, #20]	; (80002b8 <__do_global_dtors_aux+0x18>)
 80002a4:	7823      	ldrb	r3, [r4, #0]
 80002a6:	b933      	cbnz	r3, 80002b6 <__do_global_dtors_aux+0x16>
 80002a8:	4b04      	ldr	r3, [pc, #16]	; (80002bc <__do_global_dtors_aux+0x1c>)
 80002aa:	b113      	cbz	r3, 80002b2 <__do_global_dtors_aux+0x12>
 80002ac:	4804      	ldr	r0, [pc, #16]	; (80002c0 <__do_global_dtors_aux+0x20>)
 80002ae:	f3af 8000 	nop.w
 80002b2:	2301      	movs	r3, #1
 80002b4:	7023      	strb	r3, [r4, #0]
 80002b6:	bd10      	pop	{r4, pc}
 80002b8:	24000484 	.word	0x24000484
 80002bc:	00000000 	.word	0x00000000
 80002c0:	080109b0 	.word	0x080109b0

080002c4 <frame_dummy>:
 80002c4:	b508      	push	{r3, lr}
 80002c6:	4b03      	ldr	r3, [pc, #12]	; (80002d4 <frame_dummy+0x10>)
 80002c8:	b11b      	cbz	r3, 80002d2 <frame_dummy+0xe>
 80002ca:	4903      	ldr	r1, [pc, #12]	; (80002d8 <frame_dummy+0x14>)
 80002cc:	4803      	ldr	r0, [pc, #12]	; (80002dc <frame_dummy+0x18>)
 80002ce:	f3af 8000 	nop.w
 80002d2:	bd08      	pop	{r3, pc}
 80002d4:	00000000 	.word	0x00000000
 80002d8:	24000488 	.word	0x24000488
 80002dc:	080109b0 	.word	0x080109b0

080002e0 <strcmp>:
 80002e0:	f810 2b01 	ldrb.w	r2, [r0], #1
 80002e4:	f811 3b01 	ldrb.w	r3, [r1], #1
 80002e8:	2a01      	cmp	r2, #1
 80002ea:	bf28      	it	cs
 80002ec:	429a      	cmpcs	r2, r3
 80002ee:	d0f7      	beq.n	80002e0 <strcmp>
 80002f0:	1ad0      	subs	r0, r2, r3
 80002f2:	4770      	bx	lr
	...

08000300 <memchr>:
 8000300:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000304:	2a10      	cmp	r2, #16
 8000306:	db2b      	blt.n	8000360 <memchr+0x60>
 8000308:	f010 0f07 	tst.w	r0, #7
 800030c:	d008      	beq.n	8000320 <memchr+0x20>
 800030e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000312:	3a01      	subs	r2, #1
 8000314:	428b      	cmp	r3, r1
 8000316:	d02d      	beq.n	8000374 <memchr+0x74>
 8000318:	f010 0f07 	tst.w	r0, #7
 800031c:	b342      	cbz	r2, 8000370 <memchr+0x70>
 800031e:	d1f6      	bne.n	800030e <memchr+0xe>
 8000320:	b4f0      	push	{r4, r5, r6, r7}
 8000322:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000326:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800032a:	f022 0407 	bic.w	r4, r2, #7
 800032e:	f07f 0700 	mvns.w	r7, #0
 8000332:	2300      	movs	r3, #0
 8000334:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000338:	3c08      	subs	r4, #8
 800033a:	ea85 0501 	eor.w	r5, r5, r1
 800033e:	ea86 0601 	eor.w	r6, r6, r1
 8000342:	fa85 f547 	uadd8	r5, r5, r7
 8000346:	faa3 f587 	sel	r5, r3, r7
 800034a:	fa86 f647 	uadd8	r6, r6, r7
 800034e:	faa5 f687 	sel	r6, r5, r7
 8000352:	b98e      	cbnz	r6, 8000378 <memchr+0x78>
 8000354:	d1ee      	bne.n	8000334 <memchr+0x34>
 8000356:	bcf0      	pop	{r4, r5, r6, r7}
 8000358:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800035c:	f002 0207 	and.w	r2, r2, #7
 8000360:	b132      	cbz	r2, 8000370 <memchr+0x70>
 8000362:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000366:	3a01      	subs	r2, #1
 8000368:	ea83 0301 	eor.w	r3, r3, r1
 800036c:	b113      	cbz	r3, 8000374 <memchr+0x74>
 800036e:	d1f8      	bne.n	8000362 <memchr+0x62>
 8000370:	2000      	movs	r0, #0
 8000372:	4770      	bx	lr
 8000374:	3801      	subs	r0, #1
 8000376:	4770      	bx	lr
 8000378:	2d00      	cmp	r5, #0
 800037a:	bf06      	itte	eq
 800037c:	4635      	moveq	r5, r6
 800037e:	3803      	subeq	r0, #3
 8000380:	3807      	subne	r0, #7
 8000382:	f015 0f01 	tst.w	r5, #1
 8000386:	d107      	bne.n	8000398 <memchr+0x98>
 8000388:	3001      	adds	r0, #1
 800038a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800038e:	bf02      	ittt	eq
 8000390:	3001      	addeq	r0, #1
 8000392:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000396:	3001      	addeq	r0, #1
 8000398:	bcf0      	pop	{r4, r5, r6, r7}
 800039a:	3801      	subs	r0, #1
 800039c:	4770      	bx	lr
 800039e:	bf00      	nop

080003a0 <__aeabi_uldivmod>:
 80003a0:	b953      	cbnz	r3, 80003b8 <__aeabi_uldivmod+0x18>
 80003a2:	b94a      	cbnz	r2, 80003b8 <__aeabi_uldivmod+0x18>
 80003a4:	2900      	cmp	r1, #0
 80003a6:	bf08      	it	eq
 80003a8:	2800      	cmpeq	r0, #0
 80003aa:	bf1c      	itt	ne
 80003ac:	f04f 31ff 	movne.w	r1, #4294967295
 80003b0:	f04f 30ff 	movne.w	r0, #4294967295
 80003b4:	f000 b972 	b.w	800069c <__aeabi_idiv0>
 80003b8:	f1ad 0c08 	sub.w	ip, sp, #8
 80003bc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80003c0:	f000 f806 	bl	80003d0 <__udivmoddi4>
 80003c4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80003c8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80003cc:	b004      	add	sp, #16
 80003ce:	4770      	bx	lr

080003d0 <__udivmoddi4>:
 80003d0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80003d4:	9e08      	ldr	r6, [sp, #32]
 80003d6:	4604      	mov	r4, r0
 80003d8:	4688      	mov	r8, r1
 80003da:	2b00      	cmp	r3, #0
 80003dc:	d14b      	bne.n	8000476 <__udivmoddi4+0xa6>
 80003de:	428a      	cmp	r2, r1
 80003e0:	4615      	mov	r5, r2
 80003e2:	d967      	bls.n	80004b4 <__udivmoddi4+0xe4>
 80003e4:	fab2 f282 	clz	r2, r2
 80003e8:	b14a      	cbz	r2, 80003fe <__udivmoddi4+0x2e>
 80003ea:	f1c2 0720 	rsb	r7, r2, #32
 80003ee:	fa01 f302 	lsl.w	r3, r1, r2
 80003f2:	fa20 f707 	lsr.w	r7, r0, r7
 80003f6:	4095      	lsls	r5, r2
 80003f8:	ea47 0803 	orr.w	r8, r7, r3
 80003fc:	4094      	lsls	r4, r2
 80003fe:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000402:	0c23      	lsrs	r3, r4, #16
 8000404:	fbb8 f7fe 	udiv	r7, r8, lr
 8000408:	fa1f fc85 	uxth.w	ip, r5
 800040c:	fb0e 8817 	mls	r8, lr, r7, r8
 8000410:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000414:	fb07 f10c 	mul.w	r1, r7, ip
 8000418:	4299      	cmp	r1, r3
 800041a:	d909      	bls.n	8000430 <__udivmoddi4+0x60>
 800041c:	18eb      	adds	r3, r5, r3
 800041e:	f107 30ff 	add.w	r0, r7, #4294967295
 8000422:	f080 811b 	bcs.w	800065c <__udivmoddi4+0x28c>
 8000426:	4299      	cmp	r1, r3
 8000428:	f240 8118 	bls.w	800065c <__udivmoddi4+0x28c>
 800042c:	3f02      	subs	r7, #2
 800042e:	442b      	add	r3, r5
 8000430:	1a5b      	subs	r3, r3, r1
 8000432:	b2a4      	uxth	r4, r4
 8000434:	fbb3 f0fe 	udiv	r0, r3, lr
 8000438:	fb0e 3310 	mls	r3, lr, r0, r3
 800043c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000440:	fb00 fc0c 	mul.w	ip, r0, ip
 8000444:	45a4      	cmp	ip, r4
 8000446:	d909      	bls.n	800045c <__udivmoddi4+0x8c>
 8000448:	192c      	adds	r4, r5, r4
 800044a:	f100 33ff 	add.w	r3, r0, #4294967295
 800044e:	f080 8107 	bcs.w	8000660 <__udivmoddi4+0x290>
 8000452:	45a4      	cmp	ip, r4
 8000454:	f240 8104 	bls.w	8000660 <__udivmoddi4+0x290>
 8000458:	3802      	subs	r0, #2
 800045a:	442c      	add	r4, r5
 800045c:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 8000460:	eba4 040c 	sub.w	r4, r4, ip
 8000464:	2700      	movs	r7, #0
 8000466:	b11e      	cbz	r6, 8000470 <__udivmoddi4+0xa0>
 8000468:	40d4      	lsrs	r4, r2
 800046a:	2300      	movs	r3, #0
 800046c:	e9c6 4300 	strd	r4, r3, [r6]
 8000470:	4639      	mov	r1, r7
 8000472:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000476:	428b      	cmp	r3, r1
 8000478:	d909      	bls.n	800048e <__udivmoddi4+0xbe>
 800047a:	2e00      	cmp	r6, #0
 800047c:	f000 80eb 	beq.w	8000656 <__udivmoddi4+0x286>
 8000480:	2700      	movs	r7, #0
 8000482:	e9c6 0100 	strd	r0, r1, [r6]
 8000486:	4638      	mov	r0, r7
 8000488:	4639      	mov	r1, r7
 800048a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800048e:	fab3 f783 	clz	r7, r3
 8000492:	2f00      	cmp	r7, #0
 8000494:	d147      	bne.n	8000526 <__udivmoddi4+0x156>
 8000496:	428b      	cmp	r3, r1
 8000498:	d302      	bcc.n	80004a0 <__udivmoddi4+0xd0>
 800049a:	4282      	cmp	r2, r0
 800049c:	f200 80fa 	bhi.w	8000694 <__udivmoddi4+0x2c4>
 80004a0:	1a84      	subs	r4, r0, r2
 80004a2:	eb61 0303 	sbc.w	r3, r1, r3
 80004a6:	2001      	movs	r0, #1
 80004a8:	4698      	mov	r8, r3
 80004aa:	2e00      	cmp	r6, #0
 80004ac:	d0e0      	beq.n	8000470 <__udivmoddi4+0xa0>
 80004ae:	e9c6 4800 	strd	r4, r8, [r6]
 80004b2:	e7dd      	b.n	8000470 <__udivmoddi4+0xa0>
 80004b4:	b902      	cbnz	r2, 80004b8 <__udivmoddi4+0xe8>
 80004b6:	deff      	udf	#255	; 0xff
 80004b8:	fab2 f282 	clz	r2, r2
 80004bc:	2a00      	cmp	r2, #0
 80004be:	f040 808f 	bne.w	80005e0 <__udivmoddi4+0x210>
 80004c2:	1b49      	subs	r1, r1, r5
 80004c4:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 80004c8:	fa1f f885 	uxth.w	r8, r5
 80004cc:	2701      	movs	r7, #1
 80004ce:	fbb1 fcfe 	udiv	ip, r1, lr
 80004d2:	0c23      	lsrs	r3, r4, #16
 80004d4:	fb0e 111c 	mls	r1, lr, ip, r1
 80004d8:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80004dc:	fb08 f10c 	mul.w	r1, r8, ip
 80004e0:	4299      	cmp	r1, r3
 80004e2:	d907      	bls.n	80004f4 <__udivmoddi4+0x124>
 80004e4:	18eb      	adds	r3, r5, r3
 80004e6:	f10c 30ff 	add.w	r0, ip, #4294967295
 80004ea:	d202      	bcs.n	80004f2 <__udivmoddi4+0x122>
 80004ec:	4299      	cmp	r1, r3
 80004ee:	f200 80cd 	bhi.w	800068c <__udivmoddi4+0x2bc>
 80004f2:	4684      	mov	ip, r0
 80004f4:	1a59      	subs	r1, r3, r1
 80004f6:	b2a3      	uxth	r3, r4
 80004f8:	fbb1 f0fe 	udiv	r0, r1, lr
 80004fc:	fb0e 1410 	mls	r4, lr, r0, r1
 8000500:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 8000504:	fb08 f800 	mul.w	r8, r8, r0
 8000508:	45a0      	cmp	r8, r4
 800050a:	d907      	bls.n	800051c <__udivmoddi4+0x14c>
 800050c:	192c      	adds	r4, r5, r4
 800050e:	f100 33ff 	add.w	r3, r0, #4294967295
 8000512:	d202      	bcs.n	800051a <__udivmoddi4+0x14a>
 8000514:	45a0      	cmp	r8, r4
 8000516:	f200 80b6 	bhi.w	8000686 <__udivmoddi4+0x2b6>
 800051a:	4618      	mov	r0, r3
 800051c:	eba4 0408 	sub.w	r4, r4, r8
 8000520:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000524:	e79f      	b.n	8000466 <__udivmoddi4+0x96>
 8000526:	f1c7 0c20 	rsb	ip, r7, #32
 800052a:	40bb      	lsls	r3, r7
 800052c:	fa22 fe0c 	lsr.w	lr, r2, ip
 8000530:	ea4e 0e03 	orr.w	lr, lr, r3
 8000534:	fa01 f407 	lsl.w	r4, r1, r7
 8000538:	fa20 f50c 	lsr.w	r5, r0, ip
 800053c:	fa21 f30c 	lsr.w	r3, r1, ip
 8000540:	ea4f 481e 	mov.w	r8, lr, lsr #16
 8000544:	4325      	orrs	r5, r4
 8000546:	fbb3 f9f8 	udiv	r9, r3, r8
 800054a:	0c2c      	lsrs	r4, r5, #16
 800054c:	fb08 3319 	mls	r3, r8, r9, r3
 8000550:	fa1f fa8e 	uxth.w	sl, lr
 8000554:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
 8000558:	fb09 f40a 	mul.w	r4, r9, sl
 800055c:	429c      	cmp	r4, r3
 800055e:	fa02 f207 	lsl.w	r2, r2, r7
 8000562:	fa00 f107 	lsl.w	r1, r0, r7
 8000566:	d90b      	bls.n	8000580 <__udivmoddi4+0x1b0>
 8000568:	eb1e 0303 	adds.w	r3, lr, r3
 800056c:	f109 30ff 	add.w	r0, r9, #4294967295
 8000570:	f080 8087 	bcs.w	8000682 <__udivmoddi4+0x2b2>
 8000574:	429c      	cmp	r4, r3
 8000576:	f240 8084 	bls.w	8000682 <__udivmoddi4+0x2b2>
 800057a:	f1a9 0902 	sub.w	r9, r9, #2
 800057e:	4473      	add	r3, lr
 8000580:	1b1b      	subs	r3, r3, r4
 8000582:	b2ad      	uxth	r5, r5
 8000584:	fbb3 f0f8 	udiv	r0, r3, r8
 8000588:	fb08 3310 	mls	r3, r8, r0, r3
 800058c:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
 8000590:	fb00 fa0a 	mul.w	sl, r0, sl
 8000594:	45a2      	cmp	sl, r4
 8000596:	d908      	bls.n	80005aa <__udivmoddi4+0x1da>
 8000598:	eb1e 0404 	adds.w	r4, lr, r4
 800059c:	f100 33ff 	add.w	r3, r0, #4294967295
 80005a0:	d26b      	bcs.n	800067a <__udivmoddi4+0x2aa>
 80005a2:	45a2      	cmp	sl, r4
 80005a4:	d969      	bls.n	800067a <__udivmoddi4+0x2aa>
 80005a6:	3802      	subs	r0, #2
 80005a8:	4474      	add	r4, lr
 80005aa:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 80005ae:	fba0 8902 	umull	r8, r9, r0, r2
 80005b2:	eba4 040a 	sub.w	r4, r4, sl
 80005b6:	454c      	cmp	r4, r9
 80005b8:	46c2      	mov	sl, r8
 80005ba:	464b      	mov	r3, r9
 80005bc:	d354      	bcc.n	8000668 <__udivmoddi4+0x298>
 80005be:	d051      	beq.n	8000664 <__udivmoddi4+0x294>
 80005c0:	2e00      	cmp	r6, #0
 80005c2:	d069      	beq.n	8000698 <__udivmoddi4+0x2c8>
 80005c4:	ebb1 050a 	subs.w	r5, r1, sl
 80005c8:	eb64 0403 	sbc.w	r4, r4, r3
 80005cc:	fa04 fc0c 	lsl.w	ip, r4, ip
 80005d0:	40fd      	lsrs	r5, r7
 80005d2:	40fc      	lsrs	r4, r7
 80005d4:	ea4c 0505 	orr.w	r5, ip, r5
 80005d8:	e9c6 5400 	strd	r5, r4, [r6]
 80005dc:	2700      	movs	r7, #0
 80005de:	e747      	b.n	8000470 <__udivmoddi4+0xa0>
 80005e0:	f1c2 0320 	rsb	r3, r2, #32
 80005e4:	fa20 f703 	lsr.w	r7, r0, r3
 80005e8:	4095      	lsls	r5, r2
 80005ea:	fa01 f002 	lsl.w	r0, r1, r2
 80005ee:	fa21 f303 	lsr.w	r3, r1, r3
 80005f2:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 80005f6:	4338      	orrs	r0, r7
 80005f8:	0c01      	lsrs	r1, r0, #16
 80005fa:	fbb3 f7fe 	udiv	r7, r3, lr
 80005fe:	fa1f f885 	uxth.w	r8, r5
 8000602:	fb0e 3317 	mls	r3, lr, r7, r3
 8000606:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800060a:	fb07 f308 	mul.w	r3, r7, r8
 800060e:	428b      	cmp	r3, r1
 8000610:	fa04 f402 	lsl.w	r4, r4, r2
 8000614:	d907      	bls.n	8000626 <__udivmoddi4+0x256>
 8000616:	1869      	adds	r1, r5, r1
 8000618:	f107 3cff 	add.w	ip, r7, #4294967295
 800061c:	d22f      	bcs.n	800067e <__udivmoddi4+0x2ae>
 800061e:	428b      	cmp	r3, r1
 8000620:	d92d      	bls.n	800067e <__udivmoddi4+0x2ae>
 8000622:	3f02      	subs	r7, #2
 8000624:	4429      	add	r1, r5
 8000626:	1acb      	subs	r3, r1, r3
 8000628:	b281      	uxth	r1, r0
 800062a:	fbb3 f0fe 	udiv	r0, r3, lr
 800062e:	fb0e 3310 	mls	r3, lr, r0, r3
 8000632:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000636:	fb00 f308 	mul.w	r3, r0, r8
 800063a:	428b      	cmp	r3, r1
 800063c:	d907      	bls.n	800064e <__udivmoddi4+0x27e>
 800063e:	1869      	adds	r1, r5, r1
 8000640:	f100 3cff 	add.w	ip, r0, #4294967295
 8000644:	d217      	bcs.n	8000676 <__udivmoddi4+0x2a6>
 8000646:	428b      	cmp	r3, r1
 8000648:	d915      	bls.n	8000676 <__udivmoddi4+0x2a6>
 800064a:	3802      	subs	r0, #2
 800064c:	4429      	add	r1, r5
 800064e:	1ac9      	subs	r1, r1, r3
 8000650:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 8000654:	e73b      	b.n	80004ce <__udivmoddi4+0xfe>
 8000656:	4637      	mov	r7, r6
 8000658:	4630      	mov	r0, r6
 800065a:	e709      	b.n	8000470 <__udivmoddi4+0xa0>
 800065c:	4607      	mov	r7, r0
 800065e:	e6e7      	b.n	8000430 <__udivmoddi4+0x60>
 8000660:	4618      	mov	r0, r3
 8000662:	e6fb      	b.n	800045c <__udivmoddi4+0x8c>
 8000664:	4541      	cmp	r1, r8
 8000666:	d2ab      	bcs.n	80005c0 <__udivmoddi4+0x1f0>
 8000668:	ebb8 0a02 	subs.w	sl, r8, r2
 800066c:	eb69 020e 	sbc.w	r2, r9, lr
 8000670:	3801      	subs	r0, #1
 8000672:	4613      	mov	r3, r2
 8000674:	e7a4      	b.n	80005c0 <__udivmoddi4+0x1f0>
 8000676:	4660      	mov	r0, ip
 8000678:	e7e9      	b.n	800064e <__udivmoddi4+0x27e>
 800067a:	4618      	mov	r0, r3
 800067c:	e795      	b.n	80005aa <__udivmoddi4+0x1da>
 800067e:	4667      	mov	r7, ip
 8000680:	e7d1      	b.n	8000626 <__udivmoddi4+0x256>
 8000682:	4681      	mov	r9, r0
 8000684:	e77c      	b.n	8000580 <__udivmoddi4+0x1b0>
 8000686:	3802      	subs	r0, #2
 8000688:	442c      	add	r4, r5
 800068a:	e747      	b.n	800051c <__udivmoddi4+0x14c>
 800068c:	f1ac 0c02 	sub.w	ip, ip, #2
 8000690:	442b      	add	r3, r5
 8000692:	e72f      	b.n	80004f4 <__udivmoddi4+0x124>
 8000694:	4638      	mov	r0, r7
 8000696:	e708      	b.n	80004aa <__udivmoddi4+0xda>
 8000698:	4637      	mov	r7, r6
 800069a:	e6e9      	b.n	8000470 <__udivmoddi4+0xa0>

0800069c <__aeabi_idiv0>:
 800069c:	4770      	bx	lr
 800069e:	bf00      	nop

080006a0 <MX_DCMI_Init>:
DCMI_HandleTypeDef hdcmi;
DMA_HandleTypeDef hdma_dcmi;

/* DCMI init function */
void MX_DCMI_Init(void)
{
 80006a0:	b580      	push	{r7, lr}
 80006a2:	af00      	add	r7, sp, #0

  hdcmi.Instance = DCMI;
 80006a4:	4b17      	ldr	r3, [pc, #92]	; (8000704 <MX_DCMI_Init+0x64>)
 80006a6:	4a18      	ldr	r2, [pc, #96]	; (8000708 <MX_DCMI_Init+0x68>)
 80006a8:	601a      	str	r2, [r3, #0]
  hdcmi.Init.SynchroMode = DCMI_SYNCHRO_HARDWARE;
 80006aa:	4b16      	ldr	r3, [pc, #88]	; (8000704 <MX_DCMI_Init+0x64>)
 80006ac:	2200      	movs	r2, #0
 80006ae:	605a      	str	r2, [r3, #4]
  hdcmi.Init.PCKPolarity = DCMI_PCKPOLARITY_FALLING;
 80006b0:	4b14      	ldr	r3, [pc, #80]	; (8000704 <MX_DCMI_Init+0x64>)
 80006b2:	2200      	movs	r2, #0
 80006b4:	609a      	str	r2, [r3, #8]
  hdcmi.Init.VSPolarity = DCMI_VSPOLARITY_LOW;
 80006b6:	4b13      	ldr	r3, [pc, #76]	; (8000704 <MX_DCMI_Init+0x64>)
 80006b8:	2200      	movs	r2, #0
 80006ba:	60da      	str	r2, [r3, #12]
  hdcmi.Init.HSPolarity = DCMI_HSPOLARITY_LOW;
 80006bc:	4b11      	ldr	r3, [pc, #68]	; (8000704 <MX_DCMI_Init+0x64>)
 80006be:	2200      	movs	r2, #0
 80006c0:	611a      	str	r2, [r3, #16]
  hdcmi.Init.CaptureRate = DCMI_CR_ALL_FRAME;
 80006c2:	4b10      	ldr	r3, [pc, #64]	; (8000704 <MX_DCMI_Init+0x64>)
 80006c4:	2200      	movs	r2, #0
 80006c6:	615a      	str	r2, [r3, #20]
  hdcmi.Init.ExtendedDataMode = DCMI_EXTEND_DATA_10B;
 80006c8:	4b0e      	ldr	r3, [pc, #56]	; (8000704 <MX_DCMI_Init+0x64>)
 80006ca:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80006ce:	619a      	str	r2, [r3, #24]
  hdcmi.Init.JPEGMode = DCMI_JPEG_DISABLE;
 80006d0:	4b0c      	ldr	r3, [pc, #48]	; (8000704 <MX_DCMI_Init+0x64>)
 80006d2:	2200      	movs	r2, #0
 80006d4:	621a      	str	r2, [r3, #32]
  hdcmi.Init.ByteSelectMode = DCMI_BSM_ALL;
 80006d6:	4b0b      	ldr	r3, [pc, #44]	; (8000704 <MX_DCMI_Init+0x64>)
 80006d8:	2200      	movs	r2, #0
 80006da:	625a      	str	r2, [r3, #36]	; 0x24
  hdcmi.Init.ByteSelectStart = DCMI_OEBS_ODD;
 80006dc:	4b09      	ldr	r3, [pc, #36]	; (8000704 <MX_DCMI_Init+0x64>)
 80006de:	2200      	movs	r2, #0
 80006e0:	629a      	str	r2, [r3, #40]	; 0x28
  hdcmi.Init.LineSelectMode = DCMI_LSM_ALL;
 80006e2:	4b08      	ldr	r3, [pc, #32]	; (8000704 <MX_DCMI_Init+0x64>)
 80006e4:	2200      	movs	r2, #0
 80006e6:	62da      	str	r2, [r3, #44]	; 0x2c
  hdcmi.Init.LineSelectStart = DCMI_OELS_ODD;
 80006e8:	4b06      	ldr	r3, [pc, #24]	; (8000704 <MX_DCMI_Init+0x64>)
 80006ea:	2200      	movs	r2, #0
 80006ec:	631a      	str	r2, [r3, #48]	; 0x30
  if (HAL_DCMI_Init(&hdcmi) != HAL_OK)
 80006ee:	4805      	ldr	r0, [pc, #20]	; (8000704 <MX_DCMI_Init+0x64>)
 80006f0:	f001 fb28 	bl	8001d44 <HAL_DCMI_Init>
 80006f4:	4603      	mov	r3, r0
 80006f6:	2b00      	cmp	r3, #0
 80006f8:	d001      	beq.n	80006fe <MX_DCMI_Init+0x5e>
  {
    Error_Handler();
 80006fa:	f000 fcff 	bl	80010fc <Error_Handler>
  }

}
 80006fe:	bf00      	nop
 8000700:	bd80      	pop	{r7, pc}
 8000702:	bf00      	nop
 8000704:	24000a6c 	.word	0x24000a6c
 8000708:	48020000 	.word	0x48020000

0800070c <HAL_DCMI_MspInit>:

void HAL_DCMI_MspInit(DCMI_HandleTypeDef* dcmiHandle)
{
 800070c:	b580      	push	{r7, lr}
 800070e:	b08c      	sub	sp, #48	; 0x30
 8000710:	af00      	add	r7, sp, #0
 8000712:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000714:	f107 031c 	add.w	r3, r7, #28
 8000718:	2200      	movs	r2, #0
 800071a:	601a      	str	r2, [r3, #0]
 800071c:	605a      	str	r2, [r3, #4]
 800071e:	609a      	str	r2, [r3, #8]
 8000720:	60da      	str	r2, [r3, #12]
 8000722:	611a      	str	r2, [r3, #16]
  if(dcmiHandle->Instance==DCMI)
 8000724:	687b      	ldr	r3, [r7, #4]
 8000726:	681b      	ldr	r3, [r3, #0]
 8000728:	4a65      	ldr	r2, [pc, #404]	; (80008c0 <HAL_DCMI_MspInit+0x1b4>)
 800072a:	4293      	cmp	r3, r2
 800072c:	f040 80c3 	bne.w	80008b6 <HAL_DCMI_MspInit+0x1aa>
  {
  /* USER CODE BEGIN DCMI_MspInit 0 */

  /* USER CODE END DCMI_MspInit 0 */
    /* DCMI clock enable */
    __HAL_RCC_DCMI_CLK_ENABLE();
 8000730:	4b64      	ldr	r3, [pc, #400]	; (80008c4 <HAL_DCMI_MspInit+0x1b8>)
 8000732:	f8d3 30dc 	ldr.w	r3, [r3, #220]	; 0xdc
 8000736:	4a63      	ldr	r2, [pc, #396]	; (80008c4 <HAL_DCMI_MspInit+0x1b8>)
 8000738:	f043 0301 	orr.w	r3, r3, #1
 800073c:	f8c2 30dc 	str.w	r3, [r2, #220]	; 0xdc
 8000740:	4b60      	ldr	r3, [pc, #384]	; (80008c4 <HAL_DCMI_MspInit+0x1b8>)
 8000742:	f8d3 30dc 	ldr.w	r3, [r3, #220]	; 0xdc
 8000746:	f003 0301 	and.w	r3, r3, #1
 800074a:	61bb      	str	r3, [r7, #24]
 800074c:	69bb      	ldr	r3, [r7, #24]
  
    __HAL_RCC_GPIOE_CLK_ENABLE();
 800074e:	4b5d      	ldr	r3, [pc, #372]	; (80008c4 <HAL_DCMI_MspInit+0x1b8>)
 8000750:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000754:	4a5b      	ldr	r2, [pc, #364]	; (80008c4 <HAL_DCMI_MspInit+0x1b8>)
 8000756:	f043 0310 	orr.w	r3, r3, #16
 800075a:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 800075e:	4b59      	ldr	r3, [pc, #356]	; (80008c4 <HAL_DCMI_MspInit+0x1b8>)
 8000760:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000764:	f003 0310 	and.w	r3, r3, #16
 8000768:	617b      	str	r3, [r7, #20]
 800076a:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800076c:	4b55      	ldr	r3, [pc, #340]	; (80008c4 <HAL_DCMI_MspInit+0x1b8>)
 800076e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000772:	4a54      	ldr	r2, [pc, #336]	; (80008c4 <HAL_DCMI_MspInit+0x1b8>)
 8000774:	f043 0301 	orr.w	r3, r3, #1
 8000778:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 800077c:	4b51      	ldr	r3, [pc, #324]	; (80008c4 <HAL_DCMI_MspInit+0x1b8>)
 800077e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000782:	f003 0301 	and.w	r3, r3, #1
 8000786:	613b      	str	r3, [r7, #16]
 8000788:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 800078a:	4b4e      	ldr	r3, [pc, #312]	; (80008c4 <HAL_DCMI_MspInit+0x1b8>)
 800078c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000790:	4a4c      	ldr	r2, [pc, #304]	; (80008c4 <HAL_DCMI_MspInit+0x1b8>)
 8000792:	f043 0304 	orr.w	r3, r3, #4
 8000796:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 800079a:	4b4a      	ldr	r3, [pc, #296]	; (80008c4 <HAL_DCMI_MspInit+0x1b8>)
 800079c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80007a0:	f003 0304 	and.w	r3, r3, #4
 80007a4:	60fb      	str	r3, [r7, #12]
 80007a6:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80007a8:	4b46      	ldr	r3, [pc, #280]	; (80008c4 <HAL_DCMI_MspInit+0x1b8>)
 80007aa:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80007ae:	4a45      	ldr	r2, [pc, #276]	; (80008c4 <HAL_DCMI_MspInit+0x1b8>)
 80007b0:	f043 0302 	orr.w	r3, r3, #2
 80007b4:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 80007b8:	4b42      	ldr	r3, [pc, #264]	; (80008c4 <HAL_DCMI_MspInit+0x1b8>)
 80007ba:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80007be:	f003 0302 	and.w	r3, r3, #2
 80007c2:	60bb      	str	r3, [r7, #8]
 80007c4:	68bb      	ldr	r3, [r7, #8]
    PB6     ------> DCMI_D5
    PB7     ------> DCMI_VSYNC
    PE0     ------> DCMI_D2
    PE1     ------> DCMI_D3 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_0 
 80007c6:	2373      	movs	r3, #115	; 0x73
 80007c8:	61fb      	str	r3, [r7, #28]
                          |GPIO_PIN_1;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80007ca:	2302      	movs	r3, #2
 80007cc:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80007ce:	2300      	movs	r3, #0
 80007d0:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80007d2:	2300      	movs	r3, #0
 80007d4:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF13_DCMI;
 80007d6:	230d      	movs	r3, #13
 80007d8:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80007da:	f107 031c 	add.w	r3, r7, #28
 80007de:	4619      	mov	r1, r3
 80007e0:	4839      	ldr	r0, [pc, #228]	; (80008c8 <HAL_DCMI_MspInit+0x1bc>)
 80007e2:	f003 fb7f 	bl	8003ee4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_6;
 80007e6:	2350      	movs	r3, #80	; 0x50
 80007e8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80007ea:	2302      	movs	r3, #2
 80007ec:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80007ee:	2300      	movs	r3, #0
 80007f0:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80007f2:	2300      	movs	r3, #0
 80007f4:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF13_DCMI;
 80007f6:	230d      	movs	r3, #13
 80007f8:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80007fa:	f107 031c 	add.w	r3, r7, #28
 80007fe:	4619      	mov	r1, r3
 8000800:	4832      	ldr	r0, [pc, #200]	; (80008cc <HAL_DCMI_MspInit+0x1c0>)
 8000802:	f003 fb6f 	bl	8003ee4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_10|GPIO_PIN_12;
 8000806:	f44f 53a6 	mov.w	r3, #5312	; 0x14c0
 800080a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800080c:	2302      	movs	r3, #2
 800080e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000810:	2300      	movs	r3, #0
 8000812:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000814:	2300      	movs	r3, #0
 8000816:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF13_DCMI;
 8000818:	230d      	movs	r3, #13
 800081a:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800081c:	f107 031c 	add.w	r3, r7, #28
 8000820:	4619      	mov	r1, r3
 8000822:	482b      	ldr	r0, [pc, #172]	; (80008d0 <HAL_DCMI_MspInit+0x1c4>)
 8000824:	f003 fb5e 	bl	8003ee4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8000828:	23c0      	movs	r3, #192	; 0xc0
 800082a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800082c:	2302      	movs	r3, #2
 800082e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000830:	2300      	movs	r3, #0
 8000832:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000834:	2300      	movs	r3, #0
 8000836:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF13_DCMI;
 8000838:	230d      	movs	r3, #13
 800083a:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800083c:	f107 031c 	add.w	r3, r7, #28
 8000840:	4619      	mov	r1, r3
 8000842:	4824      	ldr	r0, [pc, #144]	; (80008d4 <HAL_DCMI_MspInit+0x1c8>)
 8000844:	f003 fb4e 	bl	8003ee4 <HAL_GPIO_Init>

    /* DCMI DMA Init */
    /* DCMI Init */
    hdma_dcmi.Instance = DMA1_Stream0;
 8000848:	4b23      	ldr	r3, [pc, #140]	; (80008d8 <HAL_DCMI_MspInit+0x1cc>)
 800084a:	4a24      	ldr	r2, [pc, #144]	; (80008dc <HAL_DCMI_MspInit+0x1d0>)
 800084c:	601a      	str	r2, [r3, #0]
    hdma_dcmi.Init.Request = DMA_REQUEST_DCMI;
 800084e:	4b22      	ldr	r3, [pc, #136]	; (80008d8 <HAL_DCMI_MspInit+0x1cc>)
 8000850:	224b      	movs	r2, #75	; 0x4b
 8000852:	605a      	str	r2, [r3, #4]
    hdma_dcmi.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8000854:	4b20      	ldr	r3, [pc, #128]	; (80008d8 <HAL_DCMI_MspInit+0x1cc>)
 8000856:	2200      	movs	r2, #0
 8000858:	609a      	str	r2, [r3, #8]
    hdma_dcmi.Init.PeriphInc = DMA_PINC_DISABLE;
 800085a:	4b1f      	ldr	r3, [pc, #124]	; (80008d8 <HAL_DCMI_MspInit+0x1cc>)
 800085c:	2200      	movs	r2, #0
 800085e:	60da      	str	r2, [r3, #12]
    hdma_dcmi.Init.MemInc = DMA_MINC_ENABLE;
 8000860:	4b1d      	ldr	r3, [pc, #116]	; (80008d8 <HAL_DCMI_MspInit+0x1cc>)
 8000862:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8000866:	611a      	str	r2, [r3, #16]
    hdma_dcmi.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8000868:	4b1b      	ldr	r3, [pc, #108]	; (80008d8 <HAL_DCMI_MspInit+0x1cc>)
 800086a:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 800086e:	615a      	str	r2, [r3, #20]
    hdma_dcmi.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8000870:	4b19      	ldr	r3, [pc, #100]	; (80008d8 <HAL_DCMI_MspInit+0x1cc>)
 8000872:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8000876:	619a      	str	r2, [r3, #24]
    hdma_dcmi.Init.Mode = DMA_NORMAL;
 8000878:	4b17      	ldr	r3, [pc, #92]	; (80008d8 <HAL_DCMI_MspInit+0x1cc>)
 800087a:	2200      	movs	r2, #0
 800087c:	61da      	str	r2, [r3, #28]
    hdma_dcmi.Init.Priority = DMA_PRIORITY_LOW;
 800087e:	4b16      	ldr	r3, [pc, #88]	; (80008d8 <HAL_DCMI_MspInit+0x1cc>)
 8000880:	2200      	movs	r2, #0
 8000882:	621a      	str	r2, [r3, #32]
    hdma_dcmi.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8000884:	4b14      	ldr	r3, [pc, #80]	; (80008d8 <HAL_DCMI_MspInit+0x1cc>)
 8000886:	2200      	movs	r2, #0
 8000888:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_dcmi) != HAL_OK)
 800088a:	4813      	ldr	r0, [pc, #76]	; (80008d8 <HAL_DCMI_MspInit+0x1cc>)
 800088c:	f001 fc44 	bl	8002118 <HAL_DMA_Init>
 8000890:	4603      	mov	r3, r0
 8000892:	2b00      	cmp	r3, #0
 8000894:	d001      	beq.n	800089a <HAL_DCMI_MspInit+0x18e>
    {
      Error_Handler();
 8000896:	f000 fc31 	bl	80010fc <Error_Handler>
    }

    __HAL_LINKDMA(dcmiHandle,DMA_Handle,hdma_dcmi);
 800089a:	687b      	ldr	r3, [r7, #4]
 800089c:	4a0e      	ldr	r2, [pc, #56]	; (80008d8 <HAL_DCMI_MspInit+0x1cc>)
 800089e:	649a      	str	r2, [r3, #72]	; 0x48
 80008a0:	4a0d      	ldr	r2, [pc, #52]	; (80008d8 <HAL_DCMI_MspInit+0x1cc>)
 80008a2:	687b      	ldr	r3, [r7, #4]
 80008a4:	6393      	str	r3, [r2, #56]	; 0x38

    /* DCMI interrupt Init */
    HAL_NVIC_SetPriority(DCMI_IRQn, 0, 0);
 80008a6:	2200      	movs	r2, #0
 80008a8:	2100      	movs	r1, #0
 80008aa:	204e      	movs	r0, #78	; 0x4e
 80008ac:	f001 f9e4 	bl	8001c78 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(DCMI_IRQn);
 80008b0:	204e      	movs	r0, #78	; 0x4e
 80008b2:	f001 fa0b 	bl	8001ccc <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN DCMI_MspInit 1 */

  /* USER CODE END DCMI_MspInit 1 */
  }
}
 80008b6:	bf00      	nop
 80008b8:	3730      	adds	r7, #48	; 0x30
 80008ba:	46bd      	mov	sp, r7
 80008bc:	bd80      	pop	{r7, pc}
 80008be:	bf00      	nop
 80008c0:	48020000 	.word	0x48020000
 80008c4:	58024400 	.word	0x58024400
 80008c8:	58021000 	.word	0x58021000
 80008cc:	58020000 	.word	0x58020000
 80008d0:	58020800 	.word	0x58020800
 80008d4:	58020400 	.word	0x58020400
 80008d8:	240009f4 	.word	0x240009f4
 80008dc:	40020010 	.word	0x40020010

080008e0 <MX_DMA_Init>:

/** 
  * Enable DMA controller clock
  */
void MX_DMA_Init(void) 
{
 80008e0:	b580      	push	{r7, lr}
 80008e2:	b082      	sub	sp, #8
 80008e4:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 80008e6:	4b0d      	ldr	r3, [pc, #52]	; (800091c <MX_DMA_Init+0x3c>)
 80008e8:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 80008ec:	4a0b      	ldr	r2, [pc, #44]	; (800091c <MX_DMA_Init+0x3c>)
 80008ee:	f043 0301 	orr.w	r3, r3, #1
 80008f2:	f8c2 30d8 	str.w	r3, [r2, #216]	; 0xd8
 80008f6:	4b09      	ldr	r3, [pc, #36]	; (800091c <MX_DMA_Init+0x3c>)
 80008f8:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 80008fc:	f003 0301 	and.w	r3, r3, #1
 8000900:	607b      	str	r3, [r7, #4]
 8000902:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream0_IRQn, 0, 0);
 8000904:	2200      	movs	r2, #0
 8000906:	2100      	movs	r1, #0
 8000908:	200b      	movs	r0, #11
 800090a:	f001 f9b5 	bl	8001c78 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream0_IRQn);
 800090e:	200b      	movs	r0, #11
 8000910:	f001 f9dc 	bl	8001ccc <HAL_NVIC_EnableIRQ>

}
 8000914:	bf00      	nop
 8000916:	3708      	adds	r7, #8
 8000918:	46bd      	mov	sp, r7
 800091a:	bd80      	pop	{r7, pc}
 800091c:	58024400 	.word	0x58024400

08000920 <MX_GPIO_Init>:
     PH1-OSC_OUT (PH1)   ------> RCC_OSC_OUT
     PA13 (JTMS/SWDIO)   ------> DEBUG_JTMS-SWDIO
     PA14 (JTCK/SWCLK)   ------> DEBUG_JTCK-SWCLK
*/
void MX_GPIO_Init(void)
{
 8000920:	b580      	push	{r7, lr}
 8000922:	b08c      	sub	sp, #48	; 0x30
 8000924:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000926:	f107 031c 	add.w	r3, r7, #28
 800092a:	2200      	movs	r2, #0
 800092c:	601a      	str	r2, [r3, #0]
 800092e:	605a      	str	r2, [r3, #4]
 8000930:	609a      	str	r2, [r3, #8]
 8000932:	60da      	str	r2, [r3, #12]
 8000934:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8000936:	4b4f      	ldr	r3, [pc, #316]	; (8000a74 <MX_GPIO_Init+0x154>)
 8000938:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800093c:	4a4d      	ldr	r2, [pc, #308]	; (8000a74 <MX_GPIO_Init+0x154>)
 800093e:	f043 0310 	orr.w	r3, r3, #16
 8000942:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8000946:	4b4b      	ldr	r3, [pc, #300]	; (8000a74 <MX_GPIO_Init+0x154>)
 8000948:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800094c:	f003 0310 	and.w	r3, r3, #16
 8000950:	61bb      	str	r3, [r7, #24]
 8000952:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000954:	4b47      	ldr	r3, [pc, #284]	; (8000a74 <MX_GPIO_Init+0x154>)
 8000956:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800095a:	4a46      	ldr	r2, [pc, #280]	; (8000a74 <MX_GPIO_Init+0x154>)
 800095c:	f043 0304 	orr.w	r3, r3, #4
 8000960:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8000964:	4b43      	ldr	r3, [pc, #268]	; (8000a74 <MX_GPIO_Init+0x154>)
 8000966:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800096a:	f003 0304 	and.w	r3, r3, #4
 800096e:	617b      	str	r3, [r7, #20]
 8000970:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000972:	4b40      	ldr	r3, [pc, #256]	; (8000a74 <MX_GPIO_Init+0x154>)
 8000974:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000978:	4a3e      	ldr	r2, [pc, #248]	; (8000a74 <MX_GPIO_Init+0x154>)
 800097a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800097e:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8000982:	4b3c      	ldr	r3, [pc, #240]	; (8000a74 <MX_GPIO_Init+0x154>)
 8000984:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000988:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800098c:	613b      	str	r3, [r7, #16]
 800098e:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000990:	4b38      	ldr	r3, [pc, #224]	; (8000a74 <MX_GPIO_Init+0x154>)
 8000992:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000996:	4a37      	ldr	r2, [pc, #220]	; (8000a74 <MX_GPIO_Init+0x154>)
 8000998:	f043 0301 	orr.w	r3, r3, #1
 800099c:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 80009a0:	4b34      	ldr	r3, [pc, #208]	; (8000a74 <MX_GPIO_Init+0x154>)
 80009a2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80009a6:	f003 0301 	and.w	r3, r3, #1
 80009aa:	60fb      	str	r3, [r7, #12]
 80009ac:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80009ae:	4b31      	ldr	r3, [pc, #196]	; (8000a74 <MX_GPIO_Init+0x154>)
 80009b0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80009b4:	4a2f      	ldr	r2, [pc, #188]	; (8000a74 <MX_GPIO_Init+0x154>)
 80009b6:	f043 0302 	orr.w	r3, r3, #2
 80009ba:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 80009be:	4b2d      	ldr	r3, [pc, #180]	; (8000a74 <MX_GPIO_Init+0x154>)
 80009c0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80009c4:	f003 0302 	and.w	r3, r3, #2
 80009c8:	60bb      	str	r3, [r7, #8]
 80009ca:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80009cc:	4b29      	ldr	r3, [pc, #164]	; (8000a74 <MX_GPIO_Init+0x154>)
 80009ce:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80009d2:	4a28      	ldr	r2, [pc, #160]	; (8000a74 <MX_GPIO_Init+0x154>)
 80009d4:	f043 0308 	orr.w	r3, r3, #8
 80009d8:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 80009dc:	4b25      	ldr	r3, [pc, #148]	; (8000a74 <MX_GPIO_Init+0x154>)
 80009de:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80009e2:	f003 0308 	and.w	r3, r3, #8
 80009e6:	607b      	str	r3, [r7, #4]
 80009e8:	687b      	ldr	r3, [r7, #4]
//  HAL_GPIO_WritePin(WIFI_RESET_N_GPIO_Port, WIFI_RESET_N_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pins : PE2 PE3 PE7 PE8 
                           PE9 PE10 PE11 PE12 
                           PE13 PE14 PE15 */
  GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3|GPIO_PIN_7|GPIO_PIN_8 
 80009ea:	f64f 738c 	movw	r3, #65420	; 0xff8c
 80009ee:	61fb      	str	r3, [r7, #28]
                          |GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12 
                          |GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80009f0:	2303      	movs	r3, #3
 80009f2:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009f4:	2300      	movs	r3, #0
 80009f6:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80009f8:	f107 031c 	add.w	r3, r7, #28
 80009fc:	4619      	mov	r1, r3
 80009fe:	481e      	ldr	r0, [pc, #120]	; (8000a78 <MX_GPIO_Init+0x158>)
 8000a00:	f003 fa70 	bl	8003ee4 <HAL_GPIO_Init>

  /*Configure GPIO pins : PC13 PC14 PC15 PC3 
                           PC4 PC5 PC8 PC9 
                           PC11 */
  GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15|GPIO_PIN_3 
 8000a04:	f64e 3338 	movw	r3, #60216	; 0xeb38
 8000a08:	61fb      	str	r3, [r7, #28]
                          |GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_8|GPIO_PIN_9 
                          |GPIO_PIN_11;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000a0a:	2303      	movs	r3, #3
 8000a0c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a0e:	2300      	movs	r3, #0
 8000a10:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000a12:	f107 031c 	add.w	r3, r7, #28
 8000a16:	4619      	mov	r1, r3
 8000a18:	4818      	ldr	r0, [pc, #96]	; (8000a7c <MX_GPIO_Init+0x15c>)
 8000a1a:	f003 fa63 	bl	8003ee4 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA0 PA1 PA2 PA3 
                           PA7 PA8 PA9 PA10 
                           PA11 PA12 PA15 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3 
 8000a1e:	f649 738f 	movw	r3, #40847	; 0x9f8f
 8000a22:	61fb      	str	r3, [r7, #28]
                          |GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10 
                          |GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_15;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000a24:	2303      	movs	r3, #3
 8000a26:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a28:	2300      	movs	r3, #0
 8000a2a:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000a2c:	f107 031c 	add.w	r3, r7, #28
 8000a30:	4619      	mov	r1, r3
 8000a32:	4813      	ldr	r0, [pc, #76]	; (8000a80 <MX_GPIO_Init+0x160>)
 8000a34:	f003 fa56 	bl	8003ee4 <HAL_GPIO_Init>
//  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
//  HAL_GPIO_Init(WIFI_CHIP_EN_GPIO_Port, &GPIO_InitStruct);

  /*Configure GPIO pins : PB0 PB1 PB2 PB10 
                           PB11 PB3 PB4 PB5 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_10 
 8000a38:	f640 433f 	movw	r3, #3135	; 0xc3f
 8000a3c:	61fb      	str	r3, [r7, #28]
                          |GPIO_PIN_11|GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000a3e:	2303      	movs	r3, #3
 8000a40:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a42:	2300      	movs	r3, #0
 8000a44:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000a46:	f107 031c 	add.w	r3, r7, #28
 8000a4a:	4619      	mov	r1, r3
 8000a4c:	480d      	ldr	r0, [pc, #52]	; (8000a84 <MX_GPIO_Init+0x164>)
 8000a4e:	f003 fa49 	bl	8003ee4 <HAL_GPIO_Init>

  /*Configure GPIO pins : PD8 PD9 PD10 PD11 
                           PD14 PD15 PD0 PD1 
                           PD2 PD3 PD4 PD7 */
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11 
 8000a52:	f64c 739f 	movw	r3, #53151	; 0xcf9f
 8000a56:	61fb      	str	r3, [r7, #28]
                          |GPIO_PIN_14|GPIO_PIN_15|GPIO_PIN_0|GPIO_PIN_1 
                          |GPIO_PIN_2|GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_7;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000a58:	2303      	movs	r3, #3
 8000a5a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a5c:	2300      	movs	r3, #0
 8000a5e:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000a60:	f107 031c 	add.w	r3, r7, #28
 8000a64:	4619      	mov	r1, r3
 8000a66:	4808      	ldr	r0, [pc, #32]	; (8000a88 <MX_GPIO_Init+0x168>)
 8000a68:	f003 fa3c 	bl	8003ee4 <HAL_GPIO_Init>
//
//  /* EXTI interrupt init*/
//  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
//  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);

}
 8000a6c:	bf00      	nop
 8000a6e:	3730      	adds	r7, #48	; 0x30
 8000a70:	46bd      	mov	sp, r7
 8000a72:	bd80      	pop	{r7, pc}
 8000a74:	58024400 	.word	0x58024400
 8000a78:	58021000 	.word	0x58021000
 8000a7c:	58020800 	.word	0x58020800
 8000a80:	58020000 	.word	0x58020000
 8000a84:	58020400 	.word	0x58020400
 8000a88:	58020c00 	.word	0x58020c00

08000a8c <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 8000a8c:	b580      	push	{r7, lr}
 8000a8e:	af00      	add	r7, sp, #0

  hi2c1.Instance = I2C1;
 8000a90:	4b1b      	ldr	r3, [pc, #108]	; (8000b00 <MX_I2C1_Init+0x74>)
 8000a92:	4a1c      	ldr	r2, [pc, #112]	; (8000b04 <MX_I2C1_Init+0x78>)
 8000a94:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x10707DBC;
 8000a96:	4b1a      	ldr	r3, [pc, #104]	; (8000b00 <MX_I2C1_Init+0x74>)
 8000a98:	4a1b      	ldr	r2, [pc, #108]	; (8000b08 <MX_I2C1_Init+0x7c>)
 8000a9a:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8000a9c:	4b18      	ldr	r3, [pc, #96]	; (8000b00 <MX_I2C1_Init+0x74>)
 8000a9e:	2200      	movs	r2, #0
 8000aa0:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000aa2:	4b17      	ldr	r3, [pc, #92]	; (8000b00 <MX_I2C1_Init+0x74>)
 8000aa4:	2201      	movs	r2, #1
 8000aa6:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000aa8:	4b15      	ldr	r3, [pc, #84]	; (8000b00 <MX_I2C1_Init+0x74>)
 8000aaa:	2200      	movs	r2, #0
 8000aac:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 8000aae:	4b14      	ldr	r3, [pc, #80]	; (8000b00 <MX_I2C1_Init+0x74>)
 8000ab0:	2200      	movs	r2, #0
 8000ab2:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8000ab4:	4b12      	ldr	r3, [pc, #72]	; (8000b00 <MX_I2C1_Init+0x74>)
 8000ab6:	2200      	movs	r2, #0
 8000ab8:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000aba:	4b11      	ldr	r3, [pc, #68]	; (8000b00 <MX_I2C1_Init+0x74>)
 8000abc:	2200      	movs	r2, #0
 8000abe:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000ac0:	4b0f      	ldr	r3, [pc, #60]	; (8000b00 <MX_I2C1_Init+0x74>)
 8000ac2:	2200      	movs	r2, #0
 8000ac4:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8000ac6:	480e      	ldr	r0, [pc, #56]	; (8000b00 <MX_I2C1_Init+0x74>)
 8000ac8:	f003 fd30 	bl	800452c <HAL_I2C_Init>
 8000acc:	4603      	mov	r3, r0
 8000ace:	2b00      	cmp	r3, #0
 8000ad0:	d001      	beq.n	8000ad6 <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 8000ad2:	f000 fb13 	bl	80010fc <Error_Handler>
  }
  /** Configure Analogue filter 
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8000ad6:	2100      	movs	r1, #0
 8000ad8:	4809      	ldr	r0, [pc, #36]	; (8000b00 <MX_I2C1_Init+0x74>)
 8000ada:	f003 fe49 	bl	8004770 <HAL_I2CEx_ConfigAnalogFilter>
 8000ade:	4603      	mov	r3, r0
 8000ae0:	2b00      	cmp	r3, #0
 8000ae2:	d001      	beq.n	8000ae8 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 8000ae4:	f000 fb0a 	bl	80010fc <Error_Handler>
  }
  /** Configure Digital filter 
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8000ae8:	2100      	movs	r1, #0
 8000aea:	4805      	ldr	r0, [pc, #20]	; (8000b00 <MX_I2C1_Init+0x74>)
 8000aec:	f003 feb6 	bl	800485c <HAL_I2CEx_ConfigDigitalFilter>
 8000af0:	4603      	mov	r3, r0
 8000af2:	2b00      	cmp	r3, #0
 8000af4:	d001      	beq.n	8000afa <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 8000af6:	f000 fb01 	bl	80010fc <Error_Handler>
  }

}
 8000afa:	bf00      	nop
 8000afc:	bd80      	pop	{r7, pc}
 8000afe:	bf00      	nop
 8000b00:	24000abc 	.word	0x24000abc
 8000b04:	40005400 	.word	0x40005400
 8000b08:	10707dbc 	.word	0x10707dbc

08000b0c <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8000b0c:	b580      	push	{r7, lr}
 8000b0e:	b08a      	sub	sp, #40	; 0x28
 8000b10:	af00      	add	r7, sp, #0
 8000b12:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000b14:	f107 0314 	add.w	r3, r7, #20
 8000b18:	2200      	movs	r2, #0
 8000b1a:	601a      	str	r2, [r3, #0]
 8000b1c:	605a      	str	r2, [r3, #4]
 8000b1e:	609a      	str	r2, [r3, #8]
 8000b20:	60da      	str	r2, [r3, #12]
 8000b22:	611a      	str	r2, [r3, #16]
  if(i2cHandle->Instance==I2C1)
 8000b24:	687b      	ldr	r3, [r7, #4]
 8000b26:	681b      	ldr	r3, [r3, #0]
 8000b28:	4a1a      	ldr	r2, [pc, #104]	; (8000b94 <HAL_I2C_MspInit+0x88>)
 8000b2a:	4293      	cmp	r3, r2
 8000b2c:	d12e      	bne.n	8000b8c <HAL_I2C_MspInit+0x80>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */
  
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000b2e:	4b1a      	ldr	r3, [pc, #104]	; (8000b98 <HAL_I2C_MspInit+0x8c>)
 8000b30:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000b34:	4a18      	ldr	r2, [pc, #96]	; (8000b98 <HAL_I2C_MspInit+0x8c>)
 8000b36:	f043 0302 	orr.w	r3, r3, #2
 8000b3a:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8000b3e:	4b16      	ldr	r3, [pc, #88]	; (8000b98 <HAL_I2C_MspInit+0x8c>)
 8000b40:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000b44:	f003 0302 	and.w	r3, r3, #2
 8000b48:	613b      	str	r3, [r7, #16]
 8000b4a:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration    
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8000b4c:	f44f 7340 	mov.w	r3, #768	; 0x300
 8000b50:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000b52:	2312      	movs	r3, #18
 8000b54:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b56:	2300      	movs	r3, #0
 8000b58:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000b5a:	2300      	movs	r3, #0
 8000b5c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8000b5e:	2304      	movs	r3, #4
 8000b60:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000b62:	f107 0314 	add.w	r3, r7, #20
 8000b66:	4619      	mov	r1, r3
 8000b68:	480c      	ldr	r0, [pc, #48]	; (8000b9c <HAL_I2C_MspInit+0x90>)
 8000b6a:	f003 f9bb 	bl	8003ee4 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8000b6e:	4b0a      	ldr	r3, [pc, #40]	; (8000b98 <HAL_I2C_MspInit+0x8c>)
 8000b70:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8000b74:	4a08      	ldr	r2, [pc, #32]	; (8000b98 <HAL_I2C_MspInit+0x8c>)
 8000b76:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8000b7a:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
 8000b7e:	4b06      	ldr	r3, [pc, #24]	; (8000b98 <HAL_I2C_MspInit+0x8c>)
 8000b80:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8000b84:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8000b88:	60fb      	str	r3, [r7, #12]
 8000b8a:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 8000b8c:	bf00      	nop
 8000b8e:	3728      	adds	r7, #40	; 0x28
 8000b90:	46bd      	mov	sp, r7
 8000b92:	bd80      	pop	{r7, pc}
 8000b94:	40005400 	.word	0x40005400
 8000b98:	58024400 	.word	0x58024400
 8000b9c:	58020400 	.word	0x58020400

08000ba0 <MX_JPEG_Init>:

JPEG_HandleTypeDef hjpeg;

/* JPEG init function */
void MX_JPEG_Init(void)
{
 8000ba0:	b580      	push	{r7, lr}
 8000ba2:	af00      	add	r7, sp, #0

  hjpeg.Instance = JPEG;
 8000ba4:	4b06      	ldr	r3, [pc, #24]	; (8000bc0 <MX_JPEG_Init+0x20>)
 8000ba6:	4a07      	ldr	r2, [pc, #28]	; (8000bc4 <MX_JPEG_Init+0x24>)
 8000ba8:	601a      	str	r2, [r3, #0]
  if (HAL_JPEG_Init(&hjpeg) != HAL_OK)
 8000baa:	4805      	ldr	r0, [pc, #20]	; (8000bc0 <MX_JPEG_Init+0x20>)
 8000bac:	f003 feca 	bl	8004944 <HAL_JPEG_Init>
 8000bb0:	4603      	mov	r3, r0
 8000bb2:	2b00      	cmp	r3, #0
 8000bb4:	d001      	beq.n	8000bba <MX_JPEG_Init+0x1a>
  {
    Error_Handler();
 8000bb6:	f000 faa1 	bl	80010fc <Error_Handler>
  }

}
 8000bba:	bf00      	nop
 8000bbc:	bd80      	pop	{r7, pc}
 8000bbe:	bf00      	nop
 8000bc0:	24000b08 	.word	0x24000b08
 8000bc4:	52003000 	.word	0x52003000

08000bc8 <HAL_JPEG_MspInit>:

void HAL_JPEG_MspInit(JPEG_HandleTypeDef* jpegHandle)
{
 8000bc8:	b480      	push	{r7}
 8000bca:	b085      	sub	sp, #20
 8000bcc:	af00      	add	r7, sp, #0
 8000bce:	6078      	str	r0, [r7, #4]

  if(jpegHandle->Instance==JPEG)
 8000bd0:	687b      	ldr	r3, [r7, #4]
 8000bd2:	681b      	ldr	r3, [r3, #0]
 8000bd4:	4a0b      	ldr	r2, [pc, #44]	; (8000c04 <HAL_JPEG_MspInit+0x3c>)
 8000bd6:	4293      	cmp	r3, r2
 8000bd8:	d10e      	bne.n	8000bf8 <HAL_JPEG_MspInit+0x30>
  {
  /* USER CODE BEGIN JPEG_MspInit 0 */

  /* USER CODE END JPEG_MspInit 0 */
    /* JPEG clock enable */
    __HAL_RCC_JPEG_CLK_ENABLE();
 8000bda:	4b0b      	ldr	r3, [pc, #44]	; (8000c08 <HAL_JPEG_MspInit+0x40>)
 8000bdc:	f8d3 30d4 	ldr.w	r3, [r3, #212]	; 0xd4
 8000be0:	4a09      	ldr	r2, [pc, #36]	; (8000c08 <HAL_JPEG_MspInit+0x40>)
 8000be2:	f043 0320 	orr.w	r3, r3, #32
 8000be6:	f8c2 30d4 	str.w	r3, [r2, #212]	; 0xd4
 8000bea:	4b07      	ldr	r3, [pc, #28]	; (8000c08 <HAL_JPEG_MspInit+0x40>)
 8000bec:	f8d3 30d4 	ldr.w	r3, [r3, #212]	; 0xd4
 8000bf0:	f003 0320 	and.w	r3, r3, #32
 8000bf4:	60fb      	str	r3, [r7, #12]
 8000bf6:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN JPEG_MspInit 1 */

  /* USER CODE END JPEG_MspInit 1 */
  }
}
 8000bf8:	bf00      	nop
 8000bfa:	3714      	adds	r7, #20
 8000bfc:	46bd      	mov	sp, r7
 8000bfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c02:	4770      	bx	lr
 8000c04:	52003000 	.word	0x52003000
 8000c08:	58024400 	.word	0x58024400

08000c0c <LED_Init>:

/* ================
void LED_Init(void)
================ */
void LED_Init(void)
{
 8000c0c:	b580      	push	{r7, lr}
 8000c0e:	b086      	sub	sp, #24
 8000c10:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000c12:	1d3b      	adds	r3, r7, #4
 8000c14:	2200      	movs	r2, #0
 8000c16:	601a      	str	r2, [r3, #0]
 8000c18:	605a      	str	r2, [r3, #4]
 8000c1a:	609a      	str	r2, [r3, #8]
 8000c1c:	60da      	str	r2, [r3, #12]
 8000c1e:	611a      	str	r2, [r3, #16]
	/*Configure GPIO pins : PCPin PCPin PCPin */
	GPIO_InitStruct.Pin = LED_R_Pin|LED_G_Pin|LED_B_Pin;
 8000c20:	2307      	movs	r3, #7
 8000c22:	607b      	str	r3, [r7, #4]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000c24:	2301      	movs	r3, #1
 8000c26:	60bb      	str	r3, [r7, #8]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c28:	2300      	movs	r3, #0
 8000c2a:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000c2c:	2300      	movs	r3, #0
 8000c2e:	613b      	str	r3, [r7, #16]
	HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000c30:	1d3b      	adds	r3, r7, #4
 8000c32:	4619      	mov	r1, r3
 8000c34:	4804      	ldr	r0, [pc, #16]	; (8000c48 <LED_Init+0x3c>)
 8000c36:	f003 f955 	bl	8003ee4 <HAL_GPIO_Init>

	LED_SetState(eLedStates_all_off);
 8000c3a:	2000      	movs	r0, #0
 8000c3c:	f000 f806 	bl	8000c4c <LED_SetState>
}
 8000c40:	bf00      	nop
 8000c42:	3718      	adds	r7, #24
 8000c44:	46bd      	mov	sp, r7
 8000c46:	bd80      	pop	{r7, pc}
 8000c48:	58020800 	.word	0x58020800

08000c4c <LED_SetState>:

/* ================
void LED_SetState( eLedStates a_eLedStates)
================ */
void LED_SetState( eLedStates a_eLedStates)
{
 8000c4c:	b580      	push	{r7, lr}
 8000c4e:	b082      	sub	sp, #8
 8000c50:	af00      	add	r7, sp, #0
 8000c52:	4603      	mov	r3, r0
 8000c54:	71fb      	strb	r3, [r7, #7]
	switch (a_eLedStates) {
 8000c56:	79fb      	ldrb	r3, [r7, #7]
 8000c58:	2b07      	cmp	r3, #7
 8000c5a:	f200 8093 	bhi.w	8000d84 <LED_SetState+0x138>
 8000c5e:	a201      	add	r2, pc, #4	; (adr r2, 8000c64 <LED_SetState+0x18>)
 8000c60:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000c64:	08000c85 	.word	0x08000c85
 8000c68:	08000ca5 	.word	0x08000ca5
 8000c6c:	08000cc5 	.word	0x08000cc5
 8000c70:	08000d05 	.word	0x08000d05
 8000c74:	08000ce5 	.word	0x08000ce5
 8000c78:	08000d25 	.word	0x08000d25
 8000c7c:	08000d45 	.word	0x08000d45
 8000c80:	08000d65 	.word	0x08000d65
		case eLedStates_all_off:
		{
			HAL_GPIO_WritePin(GPIOC, LED_R_Pin, GPIO_PIN_SET);
 8000c84:	2201      	movs	r2, #1
 8000c86:	2101      	movs	r1, #1
 8000c88:	4848      	ldr	r0, [pc, #288]	; (8000dac <LED_SetState+0x160>)
 8000c8a:	f003 fc03 	bl	8004494 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOC, LED_G_Pin, GPIO_PIN_SET);
 8000c8e:	2201      	movs	r2, #1
 8000c90:	2102      	movs	r1, #2
 8000c92:	4846      	ldr	r0, [pc, #280]	; (8000dac <LED_SetState+0x160>)
 8000c94:	f003 fbfe 	bl	8004494 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOC, LED_B_Pin, GPIO_PIN_SET);
 8000c98:	2201      	movs	r2, #1
 8000c9a:	2104      	movs	r1, #4
 8000c9c:	4843      	ldr	r0, [pc, #268]	; (8000dac <LED_SetState+0x160>)
 8000c9e:	f003 fbf9 	bl	8004494 <HAL_GPIO_WritePin>
		}
			break;
 8000ca2:	e07f      	b.n	8000da4 <LED_SetState+0x158>
		case eLedStates_red:
		{
			HAL_GPIO_WritePin(GPIOC, LED_R_Pin, GPIO_PIN_RESET);
 8000ca4:	2200      	movs	r2, #0
 8000ca6:	2101      	movs	r1, #1
 8000ca8:	4840      	ldr	r0, [pc, #256]	; (8000dac <LED_SetState+0x160>)
 8000caa:	f003 fbf3 	bl	8004494 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOC, LED_G_Pin, GPIO_PIN_SET);
 8000cae:	2201      	movs	r2, #1
 8000cb0:	2102      	movs	r1, #2
 8000cb2:	483e      	ldr	r0, [pc, #248]	; (8000dac <LED_SetState+0x160>)
 8000cb4:	f003 fbee 	bl	8004494 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOC, LED_B_Pin, GPIO_PIN_SET);
 8000cb8:	2201      	movs	r2, #1
 8000cba:	2104      	movs	r1, #4
 8000cbc:	483b      	ldr	r0, [pc, #236]	; (8000dac <LED_SetState+0x160>)
 8000cbe:	f003 fbe9 	bl	8004494 <HAL_GPIO_WritePin>
		}
			break;
 8000cc2:	e06f      	b.n	8000da4 <LED_SetState+0x158>
		case eLedStates_green:
		{
			HAL_GPIO_WritePin(GPIOC, LED_R_Pin, GPIO_PIN_SET);
 8000cc4:	2201      	movs	r2, #1
 8000cc6:	2101      	movs	r1, #1
 8000cc8:	4838      	ldr	r0, [pc, #224]	; (8000dac <LED_SetState+0x160>)
 8000cca:	f003 fbe3 	bl	8004494 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOC, LED_G_Pin, GPIO_PIN_RESET);
 8000cce:	2200      	movs	r2, #0
 8000cd0:	2102      	movs	r1, #2
 8000cd2:	4836      	ldr	r0, [pc, #216]	; (8000dac <LED_SetState+0x160>)
 8000cd4:	f003 fbde 	bl	8004494 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOC, LED_B_Pin, GPIO_PIN_SET);
 8000cd8:	2201      	movs	r2, #1
 8000cda:	2104      	movs	r1, #4
 8000cdc:	4833      	ldr	r0, [pc, #204]	; (8000dac <LED_SetState+0x160>)
 8000cde:	f003 fbd9 	bl	8004494 <HAL_GPIO_WritePin>
		}
			break;
 8000ce2:	e05f      	b.n	8000da4 <LED_SetState+0x158>
		case eLedStates_blue:
		{
			HAL_GPIO_WritePin(GPIOC, LED_R_Pin, GPIO_PIN_SET);
 8000ce4:	2201      	movs	r2, #1
 8000ce6:	2101      	movs	r1, #1
 8000ce8:	4830      	ldr	r0, [pc, #192]	; (8000dac <LED_SetState+0x160>)
 8000cea:	f003 fbd3 	bl	8004494 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOC, LED_G_Pin, GPIO_PIN_SET);
 8000cee:	2201      	movs	r2, #1
 8000cf0:	2102      	movs	r1, #2
 8000cf2:	482e      	ldr	r0, [pc, #184]	; (8000dac <LED_SetState+0x160>)
 8000cf4:	f003 fbce 	bl	8004494 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOC, LED_B_Pin, GPIO_PIN_RESET);
 8000cf8:	2200      	movs	r2, #0
 8000cfa:	2104      	movs	r1, #4
 8000cfc:	482b      	ldr	r0, [pc, #172]	; (8000dac <LED_SetState+0x160>)
 8000cfe:	f003 fbc9 	bl	8004494 <HAL_GPIO_WritePin>
		}
			break;
 8000d02:	e04f      	b.n	8000da4 <LED_SetState+0x158>
		case eLedStates_red_green:
		{
			HAL_GPIO_WritePin(GPIOC, LED_R_Pin, GPIO_PIN_RESET);
 8000d04:	2200      	movs	r2, #0
 8000d06:	2101      	movs	r1, #1
 8000d08:	4828      	ldr	r0, [pc, #160]	; (8000dac <LED_SetState+0x160>)
 8000d0a:	f003 fbc3 	bl	8004494 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOC, LED_G_Pin, GPIO_PIN_RESET);
 8000d0e:	2200      	movs	r2, #0
 8000d10:	2102      	movs	r1, #2
 8000d12:	4826      	ldr	r0, [pc, #152]	; (8000dac <LED_SetState+0x160>)
 8000d14:	f003 fbbe 	bl	8004494 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOC, LED_B_Pin, GPIO_PIN_SET);
 8000d18:	2201      	movs	r2, #1
 8000d1a:	2104      	movs	r1, #4
 8000d1c:	4823      	ldr	r0, [pc, #140]	; (8000dac <LED_SetState+0x160>)
 8000d1e:	f003 fbb9 	bl	8004494 <HAL_GPIO_WritePin>
		}
			break;
 8000d22:	e03f      	b.n	8000da4 <LED_SetState+0x158>
		case eLedStates_red_blue:
		{
			HAL_GPIO_WritePin(GPIOC, LED_R_Pin, GPIO_PIN_RESET);
 8000d24:	2200      	movs	r2, #0
 8000d26:	2101      	movs	r1, #1
 8000d28:	4820      	ldr	r0, [pc, #128]	; (8000dac <LED_SetState+0x160>)
 8000d2a:	f003 fbb3 	bl	8004494 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOC, LED_G_Pin, GPIO_PIN_SET);
 8000d2e:	2201      	movs	r2, #1
 8000d30:	2102      	movs	r1, #2
 8000d32:	481e      	ldr	r0, [pc, #120]	; (8000dac <LED_SetState+0x160>)
 8000d34:	f003 fbae 	bl	8004494 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOC, LED_B_Pin, GPIO_PIN_RESET);
 8000d38:	2200      	movs	r2, #0
 8000d3a:	2104      	movs	r1, #4
 8000d3c:	481b      	ldr	r0, [pc, #108]	; (8000dac <LED_SetState+0x160>)
 8000d3e:	f003 fba9 	bl	8004494 <HAL_GPIO_WritePin>
		}
			break;
 8000d42:	e02f      	b.n	8000da4 <LED_SetState+0x158>
		case eLedStates_blue_green:
		{
			HAL_GPIO_WritePin(GPIOC, LED_R_Pin, GPIO_PIN_SET);
 8000d44:	2201      	movs	r2, #1
 8000d46:	2101      	movs	r1, #1
 8000d48:	4818      	ldr	r0, [pc, #96]	; (8000dac <LED_SetState+0x160>)
 8000d4a:	f003 fba3 	bl	8004494 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOC, LED_G_Pin, GPIO_PIN_RESET);
 8000d4e:	2200      	movs	r2, #0
 8000d50:	2102      	movs	r1, #2
 8000d52:	4816      	ldr	r0, [pc, #88]	; (8000dac <LED_SetState+0x160>)
 8000d54:	f003 fb9e 	bl	8004494 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOC, LED_B_Pin, GPIO_PIN_RESET);
 8000d58:	2200      	movs	r2, #0
 8000d5a:	2104      	movs	r1, #4
 8000d5c:	4813      	ldr	r0, [pc, #76]	; (8000dac <LED_SetState+0x160>)
 8000d5e:	f003 fb99 	bl	8004494 <HAL_GPIO_WritePin>
		}
			break;
 8000d62:	e01f      	b.n	8000da4 <LED_SetState+0x158>
		case eLedStates_all_on:
		{
			HAL_GPIO_WritePin(GPIOC, LED_R_Pin, GPIO_PIN_RESET);
 8000d64:	2200      	movs	r2, #0
 8000d66:	2101      	movs	r1, #1
 8000d68:	4810      	ldr	r0, [pc, #64]	; (8000dac <LED_SetState+0x160>)
 8000d6a:	f003 fb93 	bl	8004494 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOC, LED_G_Pin, GPIO_PIN_RESET);
 8000d6e:	2200      	movs	r2, #0
 8000d70:	2102      	movs	r1, #2
 8000d72:	480e      	ldr	r0, [pc, #56]	; (8000dac <LED_SetState+0x160>)
 8000d74:	f003 fb8e 	bl	8004494 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOC, LED_B_Pin, GPIO_PIN_RESET);
 8000d78:	2200      	movs	r2, #0
 8000d7a:	2104      	movs	r1, #4
 8000d7c:	480b      	ldr	r0, [pc, #44]	; (8000dac <LED_SetState+0x160>)
 8000d7e:	f003 fb89 	bl	8004494 <HAL_GPIO_WritePin>
		}
			break;
 8000d82:	e00f      	b.n	8000da4 <LED_SetState+0x158>
		default: // all off
			HAL_GPIO_WritePin(GPIOC, LED_R_Pin, GPIO_PIN_SET);
 8000d84:	2201      	movs	r2, #1
 8000d86:	2101      	movs	r1, #1
 8000d88:	4808      	ldr	r0, [pc, #32]	; (8000dac <LED_SetState+0x160>)
 8000d8a:	f003 fb83 	bl	8004494 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOC, LED_G_Pin, GPIO_PIN_SET);
 8000d8e:	2201      	movs	r2, #1
 8000d90:	2102      	movs	r1, #2
 8000d92:	4806      	ldr	r0, [pc, #24]	; (8000dac <LED_SetState+0x160>)
 8000d94:	f003 fb7e 	bl	8004494 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOC, LED_B_Pin, GPIO_PIN_SET);
 8000d98:	2201      	movs	r2, #1
 8000d9a:	2104      	movs	r1, #4
 8000d9c:	4803      	ldr	r0, [pc, #12]	; (8000dac <LED_SetState+0x160>)
 8000d9e:	f003 fb79 	bl	8004494 <HAL_GPIO_WritePin>
			break;
 8000da2:	bf00      	nop
	}
}
 8000da4:	bf00      	nop
 8000da6:	3708      	adds	r7, #8
 8000da8:	46bd      	mov	sp, r7
 8000daa:	bd80      	pop	{r7, pc}
 8000dac:	58020800 	.word	0x58020800

08000db0 <LED_GetState>:

/* ================
eLedStates LED_GetState(void)
================ */
eLedStates LED_GetState(void)
{
 8000db0:	b598      	push	{r3, r4, r7, lr}
 8000db2:	af00      	add	r7, sp, #0
	return (eLedStates)(RGB_TO_ENUM(HAL_GPIO_ReadPin(GPIOC, LED_R_Pin),\
 8000db4:	2101      	movs	r1, #1
 8000db6:	4812      	ldr	r0, [pc, #72]	; (8000e00 <LED_GetState+0x50>)
 8000db8:	f003 fb44 	bl	8004444 <HAL_GPIO_ReadPin>
 8000dbc:	4603      	mov	r3, r0
 8000dbe:	2b00      	cmp	r3, #0
 8000dc0:	bf0c      	ite	eq
 8000dc2:	2301      	moveq	r3, #1
 8000dc4:	2300      	movne	r3, #0
 8000dc6:	b2db      	uxtb	r3, r3
 8000dc8:	461c      	mov	r4, r3
 8000dca:	2102      	movs	r1, #2
 8000dcc:	480c      	ldr	r0, [pc, #48]	; (8000e00 <LED_GetState+0x50>)
 8000dce:	f003 fb39 	bl	8004444 <HAL_GPIO_ReadPin>
 8000dd2:	4603      	mov	r3, r0
 8000dd4:	2b00      	cmp	r3, #0
 8000dd6:	d101      	bne.n	8000ddc <LED_GetState+0x2c>
 8000dd8:	2302      	movs	r3, #2
 8000dda:	e000      	b.n	8000dde <LED_GetState+0x2e>
 8000ddc:	2300      	movs	r3, #0
 8000dde:	4423      	add	r3, r4
 8000de0:	b2dc      	uxtb	r4, r3
 8000de2:	2104      	movs	r1, #4
 8000de4:	4806      	ldr	r0, [pc, #24]	; (8000e00 <LED_GetState+0x50>)
 8000de6:	f003 fb2d 	bl	8004444 <HAL_GPIO_ReadPin>
 8000dea:	4603      	mov	r3, r0
 8000dec:	2b00      	cmp	r3, #0
 8000dee:	d101      	bne.n	8000df4 <LED_GetState+0x44>
 8000df0:	2304      	movs	r3, #4
 8000df2:	e000      	b.n	8000df6 <LED_GetState+0x46>
 8000df4:	2300      	movs	r3, #0
 8000df6:	4423      	add	r3, r4
 8000df8:	b2db      	uxtb	r3, r3
									HAL_GPIO_ReadPin(GPIOC, LED_G_Pin),\
									HAL_GPIO_ReadPin(GPIOC, LED_B_Pin)));
}
 8000dfa:	4618      	mov	r0, r3
 8000dfc:	bd98      	pop	{r3, r4, r7, pc}
 8000dfe:	bf00      	nop
 8000e00:	58020800 	.word	0x58020800

08000e04 <ITM_SendChar>:
           \li Is blocking when a debugger is connected, but the previous character sent has not been transmitted.
  \param [in]     ch  Character to transmit.
  \returns            Character to transmit.
 */
__STATIC_INLINE uint32_t ITM_SendChar (uint32_t ch)
{
 8000e04:	b480      	push	{r7}
 8000e06:	b083      	sub	sp, #12
 8000e08:	af00      	add	r7, sp, #0
 8000e0a:	6078      	str	r0, [r7, #4]
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 8000e0c:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 8000e10:	f8d3 3e80 	ldr.w	r3, [r3, #3712]	; 0xe80
 8000e14:	f003 0301 	and.w	r3, r3, #1
 8000e18:	2b00      	cmp	r3, #0
 8000e1a:	d013      	beq.n	8000e44 <ITM_SendChar+0x40>
      ((ITM->TER & 1UL               ) != 0UL)   )     /* ITM Port #0 enabled */
 8000e1c:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 8000e20:	f8d3 3e00 	ldr.w	r3, [r3, #3584]	; 0xe00
 8000e24:	f003 0301 	and.w	r3, r3, #1
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 8000e28:	2b00      	cmp	r3, #0
 8000e2a:	d00b      	beq.n	8000e44 <ITM_SendChar+0x40>
  {
    while (ITM->PORT[0U].u32 == 0UL)
 8000e2c:	e000      	b.n	8000e30 <ITM_SendChar+0x2c>
    {
      __NOP();
 8000e2e:	bf00      	nop
    while (ITM->PORT[0U].u32 == 0UL)
 8000e30:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 8000e34:	681b      	ldr	r3, [r3, #0]
 8000e36:	2b00      	cmp	r3, #0
 8000e38:	d0f9      	beq.n	8000e2e <ITM_SendChar+0x2a>
    }
    ITM->PORT[0U].u8 = (uint8_t)ch;
 8000e3a:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 8000e3e:	687a      	ldr	r2, [r7, #4]
 8000e40:	b2d2      	uxtb	r2, r2
 8000e42:	701a      	strb	r2, [r3, #0]
  }
  return (ch);
 8000e44:	687b      	ldr	r3, [r7, #4]
}
 8000e46:	4618      	mov	r0, r3
 8000e48:	370c      	adds	r7, #12
 8000e4a:	46bd      	mov	sp, r7
 8000e4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e50:	4770      	bx	lr

08000e52 <_write>:
 extern "C" {
#endif
#include <stdio.h>

 int _write(int file, char *ptr, int len)
 {
 8000e52:	b580      	push	{r7, lr}
 8000e54:	b086      	sub	sp, #24
 8000e56:	af00      	add	r7, sp, #0
 8000e58:	60f8      	str	r0, [r7, #12]
 8000e5a:	60b9      	str	r1, [r7, #8]
 8000e5c:	607a      	str	r2, [r7, #4]
   /* Implement your write code here, this is used by puts and printf for example */
   int i=0;
 8000e5e:	2300      	movs	r3, #0
 8000e60:	617b      	str	r3, [r7, #20]
   for(i=0 ; i<len ; i++)
 8000e62:	2300      	movs	r3, #0
 8000e64:	617b      	str	r3, [r7, #20]
 8000e66:	e009      	b.n	8000e7c <_write+0x2a>
     ITM_SendChar((*ptr++));
 8000e68:	68bb      	ldr	r3, [r7, #8]
 8000e6a:	1c5a      	adds	r2, r3, #1
 8000e6c:	60ba      	str	r2, [r7, #8]
 8000e6e:	781b      	ldrb	r3, [r3, #0]
 8000e70:	4618      	mov	r0, r3
 8000e72:	f7ff ffc7 	bl	8000e04 <ITM_SendChar>
   for(i=0 ; i<len ; i++)
 8000e76:	697b      	ldr	r3, [r7, #20]
 8000e78:	3301      	adds	r3, #1
 8000e7a:	617b      	str	r3, [r7, #20]
 8000e7c:	697a      	ldr	r2, [r7, #20]
 8000e7e:	687b      	ldr	r3, [r7, #4]
 8000e80:	429a      	cmp	r2, r3
 8000e82:	dbf1      	blt.n	8000e68 <_write+0x16>
   return len;
 8000e84:	687b      	ldr	r3, [r7, #4]
 }
 8000e86:	4618      	mov	r0, r3
 8000e88:	3718      	adds	r7, #24
 8000e8a:	46bd      	mov	sp, r7
 8000e8c:	bd80      	pop	{r7, pc}

08000e8e <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000e8e:	b580      	push	{r7, lr}
 8000e90:	af00      	add	r7, sp, #0
	HAL_Init();
 8000e92:	f000 fd23 	bl	80018dc <HAL_Init>
	SystemClock_Config();
 8000e96:	f000 f813 	bl	8000ec0 <SystemClock_Config>

	/* Initialize the BSP. */
	/* Initialize all configured peripherals */
	MX_GPIO_Init();
 8000e9a:	f7ff fd41 	bl	8000920 <MX_GPIO_Init>
	MX_DCMI_Init();
 8000e9e:	f7ff fbff 	bl	80006a0 <MX_DCMI_Init>
	MX_I2C1_Init();
 8000ea2:	f7ff fdf3 	bl	8000a8c <MX_I2C1_Init>
	MX_JPEG_Init();
 8000ea6:	f7ff fe7b 	bl	8000ba0 <MX_JPEG_Init>
	MX_USART2_UART_Init();
 8000eaa:	f000 fa91 	bl	80013d0 <MX_USART2_UART_Init>
	MX_DMA_Init();
 8000eae:	f7ff fd17 	bl	80008e0 <MX_DMA_Init>
	LED_Init();
 8000eb2:	f7ff feab 	bl	8000c0c <LED_Init>

	WifiMngr_Init();
 8000eb6:	f000 fb21 	bl	80014fc <WifiMngr_Init>

	while (true)
	{
		WifiMngr_HandleEvents();
 8000eba:	f000 fb8f 	bl	80015dc <WifiMngr_HandleEvents>
 8000ebe:	e7fc      	b.n	8000eba <main+0x2c>

08000ec0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000ec0:	b580      	push	{r7, lr}
 8000ec2:	b0ce      	sub	sp, #312	; 0x138
 8000ec4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000ec6:	f107 03ec 	add.w	r3, r7, #236	; 0xec
 8000eca:	224c      	movs	r2, #76	; 0x4c
 8000ecc:	2100      	movs	r1, #0
 8000ece:	4618      	mov	r0, r3
 8000ed0:	f00e fdd4 	bl	800fa7c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000ed4:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 8000ed8:	2220      	movs	r2, #32
 8000eda:	2100      	movs	r1, #0
 8000edc:	4618      	mov	r0, r3
 8000ede:	f00e fdcd 	bl	800fa7c <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000ee2:	f107 0310 	add.w	r3, r7, #16
 8000ee6:	4618      	mov	r0, r3
 8000ee8:	23bc      	movs	r3, #188	; 0xbc
 8000eea:	461a      	mov	r2, r3
 8000eec:	2100      	movs	r1, #0
 8000eee:	f00e fdc5 	bl	800fa7c <memset>

  /** Supply configuration update enable 
  */
  HAL_PWREx_ConfigSupply(PWR_LDO_SUPPLY);
 8000ef2:	2002      	movs	r0, #2
 8000ef4:	f004 faea 	bl	80054cc <HAL_PWREx_ConfigSupply>
  /** Configure the main internal regulator output voltage 
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 8000ef8:	f107 030c 	add.w	r3, r7, #12
 8000efc:	2200      	movs	r2, #0
 8000efe:	601a      	str	r2, [r3, #0]
 8000f00:	4b68      	ldr	r3, [pc, #416]	; (80010a4 <SystemClock_Config+0x1e4>)
 8000f02:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000f04:	4a67      	ldr	r2, [pc, #412]	; (80010a4 <SystemClock_Config+0x1e4>)
 8000f06:	f023 0301 	bic.w	r3, r3, #1
 8000f0a:	62d3      	str	r3, [r2, #44]	; 0x2c
 8000f0c:	4b65      	ldr	r3, [pc, #404]	; (80010a4 <SystemClock_Config+0x1e4>)
 8000f0e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000f10:	f003 0201 	and.w	r2, r3, #1
 8000f14:	f107 030c 	add.w	r3, r7, #12
 8000f18:	601a      	str	r2, [r3, #0]
 8000f1a:	4b63      	ldr	r3, [pc, #396]	; (80010a8 <SystemClock_Config+0x1e8>)
 8000f1c:	699b      	ldr	r3, [r3, #24]
 8000f1e:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 8000f22:	4a61      	ldr	r2, [pc, #388]	; (80010a8 <SystemClock_Config+0x1e8>)
 8000f24:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000f28:	6193      	str	r3, [r2, #24]
 8000f2a:	4b5f      	ldr	r3, [pc, #380]	; (80010a8 <SystemClock_Config+0x1e8>)
 8000f2c:	699b      	ldr	r3, [r3, #24]
 8000f2e:	f403 4240 	and.w	r2, r3, #49152	; 0xc000
 8000f32:	f107 030c 	add.w	r3, r7, #12
 8000f36:	601a      	str	r2, [r3, #0]
 8000f38:	f107 030c 	add.w	r3, r7, #12
 8000f3c:	681b      	ldr	r3, [r3, #0]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 8000f3e:	bf00      	nop
 8000f40:	4b59      	ldr	r3, [pc, #356]	; (80010a8 <SystemClock_Config+0x1e8>)
 8000f42:	699b      	ldr	r3, [r3, #24]
 8000f44:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8000f48:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8000f4c:	d1f8      	bne.n	8000f40 <SystemClock_Config+0x80>
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000f4e:	2302      	movs	r3, #2
 8000f50:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
  RCC_OscInitStruct.HSIState = RCC_HSI_DIV1;
 8000f54:	2301      	movs	r3, #1
 8000f56:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000f5a:	2320      	movs	r3, #32
 8000f5c:	f8c7 30fc 	str.w	r3, [r7, #252]	; 0xfc
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000f60:	2302      	movs	r3, #2
 8000f62:	f8c7 3110 	str.w	r3, [r7, #272]	; 0x110
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000f66:	2300      	movs	r3, #0
 8000f68:	f8c7 3114 	str.w	r3, [r7, #276]	; 0x114
  RCC_OscInitStruct.PLL.PLLM = 32;//4;
 8000f6c:	2320      	movs	r3, #32
 8000f6e:	f8c7 3118 	str.w	r3, [r7, #280]	; 0x118
  RCC_OscInitStruct.PLL.PLLN = 129;//12;
 8000f72:	2381      	movs	r3, #129	; 0x81
 8000f74:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c
  RCC_OscInitStruct.PLL.PLLP = 2;
 8000f78:	2302      	movs	r3, #2
 8000f7a:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
  RCC_OscInitStruct.PLL.PLLQ = 2;//4;
 8000f7e:	2302      	movs	r3, #2
 8000f80:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
  RCC_OscInitStruct.PLL.PLLR = 2;
 8000f84:	2302      	movs	r3, #2
 8000f86:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_1;//RCC_PLL1VCIRANGE_3;
 8000f8a:	2304      	movs	r3, #4
 8000f8c:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
  RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOWIDE;
 8000f90:	2300      	movs	r3, #0
 8000f92:	f8c7 3130 	str.w	r3, [r7, #304]	; 0x130
  RCC_OscInitStruct.PLL.PLLFRACN = 0;
 8000f96:	2300      	movs	r3, #0
 8000f98:	f8c7 3134 	str.w	r3, [r7, #308]	; 0x134
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000f9c:	f107 03ec 	add.w	r3, r7, #236	; 0xec
 8000fa0:	4618      	mov	r0, r3
 8000fa2:	f004 fad7 	bl	8005554 <HAL_RCC_OscConfig>
 8000fa6:	4603      	mov	r3, r0
 8000fa8:	2b00      	cmp	r3, #0
 8000faa:	d001      	beq.n	8000fb0 <SystemClock_Config+0xf0>
  {
    Error_Handler();
 8000fac:	f000 f8a6 	bl	80010fc <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000fb0:	233f      	movs	r3, #63	; 0x3f
 8000fb2:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_D3PCLK1|RCC_CLOCKTYPE_D1PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8000fb6:	2300      	movs	r3, #0
 8000fb8:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 8000fbc:	2300      	movs	r3, #0
 8000fbe:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV1;
 8000fc2:	2300      	movs	r3, #0
 8000fc4:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV1;
 8000fc8:	2300      	movs	r3, #0
 8000fca:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV1;
 8000fce:	2300      	movs	r3, #0
 8000fd0:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV1;
 8000fd4:	2300      	movs	r3, #0
 8000fd6:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV1;
 8000fda:	2300      	movs	r3, #0
 8000fdc:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8000fe0:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 8000fe4:	2100      	movs	r1, #0
 8000fe6:	4618      	mov	r0, r3
 8000fe8:	f004 ff94 	bl	8005f14 <HAL_RCC_ClockConfig>
 8000fec:	4603      	mov	r3, r0
 8000fee:	2b00      	cmp	r3, #0
 8000ff0:	d001      	beq.n	8000ff6 <SystemClock_Config+0x136>
  {
    Error_Handler();
 8000ff2:	f000 f883 	bl	80010fc <Error_Handler>
  }
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART2|RCC_PERIPHCLK_SPI2
 8000ff6:	f107 0310 	add.w	r3, r7, #16
 8000ffa:	f241 020a 	movw	r2, #4106	; 0x100a
 8000ffe:	601a      	str	r2, [r3, #0]
                              |RCC_PERIPHCLK_I2C1;
  PeriphClkInitStruct.Spi123ClockSelection = RCC_SPI123CLKSOURCE_PLL;
 8001000:	f107 0310 	add.w	r3, r7, #16
 8001004:	2200      	movs	r2, #0
 8001006:	65da      	str	r2, [r3, #92]	; 0x5c
  PeriphClkInitStruct.Usart234578ClockSelection = RCC_USART234578CLKSOURCE_D2PCLK1;
 8001008:	f107 0310 	add.w	r3, r7, #16
 800100c:	2200      	movs	r2, #0
 800100e:	675a      	str	r2, [r3, #116]	; 0x74
  PeriphClkInitStruct.I2c123ClockSelection = RCC_I2C123CLKSOURCE_D2PCLK1;
 8001010:	f107 0310 	add.w	r3, r7, #16
 8001014:	2200      	movs	r2, #0
 8001016:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800101a:	f107 0310 	add.w	r3, r7, #16
 800101e:	4618      	mov	r0, r3
 8001020:	f005 fc90 	bl	8006944 <HAL_RCCEx_PeriphCLKConfig>
 8001024:	4603      	mov	r3, r0
 8001026:	2b00      	cmp	r3, #0
 8001028:	d001      	beq.n	800102e <SystemClock_Config+0x16e>
  {
    Error_Handler();
 800102a:	f000 f867 	bl	80010fc <Error_Handler>
  }
	/* GPIO Ports Clock Enable */
	__GPIOC_CLK_ENABLE();
 800102e:	4b1f      	ldr	r3, [pc, #124]	; (80010ac <SystemClock_Config+0x1ec>)
 8001030:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8001034:	4a1d      	ldr	r2, [pc, #116]	; (80010ac <SystemClock_Config+0x1ec>)
 8001036:	f043 0304 	orr.w	r3, r3, #4
 800103a:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 800103e:	4b1b      	ldr	r3, [pc, #108]	; (80010ac <SystemClock_Config+0x1ec>)
 8001040:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8001044:	f003 0204 	and.w	r2, r3, #4
 8001048:	f107 0308 	add.w	r3, r7, #8
 800104c:	601a      	str	r2, [r3, #0]
 800104e:	f107 0308 	add.w	r3, r7, #8
 8001052:	681b      	ldr	r3, [r3, #0]
	__GPIOA_CLK_ENABLE();
 8001054:	4b15      	ldr	r3, [pc, #84]	; (80010ac <SystemClock_Config+0x1ec>)
 8001056:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800105a:	4a14      	ldr	r2, [pc, #80]	; (80010ac <SystemClock_Config+0x1ec>)
 800105c:	f043 0301 	orr.w	r3, r3, #1
 8001060:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8001064:	4b11      	ldr	r3, [pc, #68]	; (80010ac <SystemClock_Config+0x1ec>)
 8001066:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800106a:	f003 0201 	and.w	r2, r3, #1
 800106e:	1d3b      	adds	r3, r7, #4
 8001070:	601a      	str	r2, [r3, #0]
 8001072:	1d3b      	adds	r3, r7, #4
 8001074:	681b      	ldr	r3, [r3, #0]
	__GPIOB_CLK_ENABLE();
 8001076:	4b0d      	ldr	r3, [pc, #52]	; (80010ac <SystemClock_Config+0x1ec>)
 8001078:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800107c:	4a0b      	ldr	r2, [pc, #44]	; (80010ac <SystemClock_Config+0x1ec>)
 800107e:	f043 0302 	orr.w	r3, r3, #2
 8001082:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8001086:	4b09      	ldr	r3, [pc, #36]	; (80010ac <SystemClock_Config+0x1ec>)
 8001088:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800108c:	f003 0202 	and.w	r2, r3, #2
 8001090:	463b      	mov	r3, r7
 8001092:	601a      	str	r2, [r3, #0]
 8001094:	463b      	mov	r3, r7
 8001096:	681b      	ldr	r3, [r3, #0]
}
 8001098:	bf00      	nop
 800109a:	f507 779c 	add.w	r7, r7, #312	; 0x138
 800109e:	46bd      	mov	sp, r7
 80010a0:	bd80      	pop	{r7, pc}
 80010a2:	bf00      	nop
 80010a4:	58000400 	.word	0x58000400
 80010a8:	58024800 	.word	0x58024800
 80010ac:	58024400 	.word	0x58024400

080010b0 <EXTI15_10_IRQHandler>:

///* USER CODE BEGIN 4 */
void EXTI15_10_IRQHandler(void)
{
 80010b0:	b580      	push	{r7, lr}
 80010b2:	b082      	sub	sp, #8
 80010b4:	af00      	add	r7, sp, #0
    uint16_t GPIO_Pin;

    /* Get GPIO_Pin */
    if (__HAL_GPIO_EXTI_GET_IT(CONF_WINC_SPI_INT_PIN))
 80010b6:	4b08      	ldr	r3, [pc, #32]	; (80010d8 <EXTI15_10_IRQHandler+0x28>)
 80010b8:	689b      	ldr	r3, [r3, #8]
 80010ba:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80010be:	2b00      	cmp	r3, #0
 80010c0:	d002      	beq.n	80010c8 <EXTI15_10_IRQHandler+0x18>
    {
        GPIO_Pin = CONF_WINC_SPI_INT_PIN;
 80010c2:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80010c6:	80fb      	strh	r3, [r7, #6]
    }

    HAL_GPIO_EXTI_IRQHandler(GPIO_Pin);
 80010c8:	88fb      	ldrh	r3, [r7, #6]
 80010ca:	4618      	mov	r0, r3
 80010cc:	f003 fa16 	bl	80044fc <HAL_GPIO_EXTI_IRQHandler>
}
 80010d0:	bf00      	nop
 80010d2:	3708      	adds	r7, #8
 80010d4:	46bd      	mov	sp, r7
 80010d6:	bd80      	pop	{r7, pc}
 80010d8:	58000080 	.word	0x58000080

080010dc <HAL_GPIO_EXTI_Callback>:

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 80010dc:	b580      	push	{r7, lr}
 80010de:	b082      	sub	sp, #8
 80010e0:	af00      	add	r7, sp, #0
 80010e2:	4603      	mov	r3, r0
 80010e4:	80fb      	strh	r3, [r7, #6]
	if(GPIO_Pin == CONF_WINC_SPI_INT_PIN)
 80010e6:	88fb      	ldrh	r3, [r7, #6]
 80010e8:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80010ec:	d101      	bne.n	80010f2 <HAL_GPIO_EXTI_Callback+0x16>
    {
        isr();
 80010ee:	f00b fb05 	bl	800c6fc <isr>
    }
}
 80010f2:	bf00      	nop
 80010f4:	3708      	adds	r7, #8
 80010f6:	46bd      	mov	sp, r7
 80010f8:	bd80      	pop	{r7, pc}
	...

080010fc <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80010fc:	b580      	push	{r7, lr}
 80010fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  printf("\r\n***Error_handler***\r\n");
 8001100:	4808      	ldr	r0, [pc, #32]	; (8001124 <Error_Handler+0x28>)
 8001102:	f00e fd4b 	bl	800fb9c <puts>
  while (true)
  {
	  HAL_Delay(500);
 8001106:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 800110a:	f000 fc75 	bl	80019f8 <HAL_Delay>
	  LED_SetState(eLedStates_red);
 800110e:	2001      	movs	r0, #1
 8001110:	f7ff fd9c 	bl	8000c4c <LED_SetState>
	  HAL_Delay(500);
 8001114:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8001118:	f000 fc6e 	bl	80019f8 <HAL_Delay>
	  LED_SetState(eLedStates_all_off);
 800111c:	2000      	movs	r0, #0
 800111e:	f7ff fd95 	bl	8000c4c <LED_SetState>
	  HAL_Delay(500);
 8001122:	e7f0      	b.n	8001106 <Error_Handler+0xa>
 8001124:	080109c8 	.word	0x080109c8

08001128 <assert_failed>:
  * @param  file: pointer to the source file name
  * @param  line: assert_param error line source number
  * @retval None
  */
void assert_failed(uint8_t *file, uint32_t line)
{ 
 8001128:	b480      	push	{r7}
 800112a:	b083      	sub	sp, #12
 800112c:	af00      	add	r7, sp, #0
 800112e:	6078      	str	r0, [r7, #4]
 8001130:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
	/* User can add his own implementation to report the file name and line number,
	 tex: printf("Wrong parameters value: file %s on line %d\r\n", file, line) */
  /* USER CODE END 6 */
  while (true)
 8001132:	e7fe      	b.n	8001132 <assert_failed+0xa>

08001134 <HAL_SPI_MspInit>:
  }

}

void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8001134:	b580      	push	{r7, lr}
 8001136:	b082      	sub	sp, #8
 8001138:	af00      	add	r7, sp, #0
 800113a:	6078      	str	r0, [r7, #4]
	if(hspi->Instance==SPI_WIFI)
 800113c:	687b      	ldr	r3, [r7, #4]
 800113e:	681b      	ldr	r3, [r3, #0]
 8001140:	4a04      	ldr	r2, [pc, #16]	; (8001154 <HAL_SPI_MspInit+0x20>)
 8001142:	4293      	cmp	r3, r2
 8001144:	d102      	bne.n	800114c <HAL_SPI_MspInit+0x18>
	{
	    nm_bus_wifi_spi_init(hspi);
 8001146:	6878      	ldr	r0, [r7, #4]
 8001148:	f00b f9c8 	bl	800c4dc <nm_bus_wifi_spi_init>
//    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
//
//  /* USER CODE BEGIN SPI2_MspInit 1 */
//
//  /* USER CODE END SPI2_MspInit 1 */
}
 800114c:	bf00      	nop
 800114e:	3708      	adds	r7, #8
 8001150:	46bd      	mov	sp, r7
 8001152:	bd80      	pop	{r7, pc}
 8001154:	40003800 	.word	0x40003800

08001158 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001158:	b480      	push	{r7}
 800115a:	b083      	sub	sp, #12
 800115c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800115e:	4b0a      	ldr	r3, [pc, #40]	; (8001188 <HAL_MspInit+0x30>)
 8001160:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8001164:	4a08      	ldr	r2, [pc, #32]	; (8001188 <HAL_MspInit+0x30>)
 8001166:	f043 0302 	orr.w	r3, r3, #2
 800116a:	f8c2 30f4 	str.w	r3, [r2, #244]	; 0xf4
 800116e:	4b06      	ldr	r3, [pc, #24]	; (8001188 <HAL_MspInit+0x30>)
 8001170:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8001174:	f003 0302 	and.w	r3, r3, #2
 8001178:	607b      	str	r3, [r7, #4]
 800117a:	687b      	ldr	r3, [r7, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800117c:	bf00      	nop
 800117e:	370c      	adds	r7, #12
 8001180:	46bd      	mov	sp, r7
 8001182:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001186:	4770      	bx	lr
 8001188:	58024400 	.word	0x58024400

0800118c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800118c:	b480      	push	{r7}
 800118e:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8001190:	bf00      	nop
 8001192:	46bd      	mov	sp, r7
 8001194:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001198:	4770      	bx	lr

0800119a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800119a:	b480      	push	{r7}
 800119c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800119e:	e7fe      	b.n	800119e <HardFault_Handler+0x4>

080011a0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80011a0:	b480      	push	{r7}
 80011a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80011a4:	e7fe      	b.n	80011a4 <MemManage_Handler+0x4>

080011a6 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80011a6:	b480      	push	{r7}
 80011a8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80011aa:	e7fe      	b.n	80011aa <BusFault_Handler+0x4>

080011ac <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80011ac:	b480      	push	{r7}
 80011ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80011b0:	e7fe      	b.n	80011b0 <UsageFault_Handler+0x4>

080011b2 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80011b2:	b480      	push	{r7}
 80011b4:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80011b6:	bf00      	nop
 80011b8:	46bd      	mov	sp, r7
 80011ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011be:	4770      	bx	lr

080011c0 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80011c0:	b480      	push	{r7}
 80011c2:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80011c4:	bf00      	nop
 80011c6:	46bd      	mov	sp, r7
 80011c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011cc:	4770      	bx	lr

080011ce <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80011ce:	b480      	push	{r7}
 80011d0:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80011d2:	bf00      	nop
 80011d4:	46bd      	mov	sp, r7
 80011d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011da:	4770      	bx	lr

080011dc <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80011dc:	b580      	push	{r7, lr}
 80011de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80011e0:	f000 fbea 	bl	80019b8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80011e4:	bf00      	nop
 80011e6:	bd80      	pop	{r7, pc}

080011e8 <DMA1_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA1 stream0 global interrupt.
  */
void DMA1_Stream0_IRQHandler(void)
{
 80011e8:	b580      	push	{r7, lr}
 80011ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream0_IRQn 0 */

  /* USER CODE END DMA1_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_dcmi);
 80011ec:	4802      	ldr	r0, [pc, #8]	; (80011f8 <DMA1_Stream0_IRQHandler+0x10>)
 80011ee:	f001 fd13 	bl	8002c18 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream0_IRQn 1 */

  /* USER CODE END DMA1_Stream0_IRQn 1 */
}
 80011f2:	bf00      	nop
 80011f4:	bd80      	pop	{r7, pc}
 80011f6:	bf00      	nop
 80011f8:	240009f4 	.word	0x240009f4

080011fc <DCMI_IRQHandler>:

/**
  * @brief This function handles DCMI global interrupt.
  */
void DCMI_IRQHandler(void)
{
 80011fc:	b580      	push	{r7, lr}
 80011fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DCMI_IRQn 0 */

  /* USER CODE END DCMI_IRQn 0 */
  HAL_DCMI_IRQHandler(&hdcmi);
 8001200:	4802      	ldr	r0, [pc, #8]	; (800120c <DCMI_IRQHandler+0x10>)
 8001202:	f000 fec1 	bl	8001f88 <HAL_DCMI_IRQHandler>
  /* USER CODE BEGIN DCMI_IRQn 1 */

  /* USER CODE END DCMI_IRQn 1 */
}
 8001206:	bf00      	nop
 8001208:	bd80      	pop	{r7, pc}
 800120a:	bf00      	nop
 800120c:	24000a6c 	.word	0x24000a6c

08001210 <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001210:	b580      	push	{r7, lr}
 8001212:	b086      	sub	sp, #24
 8001214:	af00      	add	r7, sp, #0
 8001216:	60f8      	str	r0, [r7, #12]
 8001218:	60b9      	str	r1, [r7, #8]
 800121a:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800121c:	2300      	movs	r3, #0
 800121e:	617b      	str	r3, [r7, #20]
 8001220:	e00a      	b.n	8001238 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8001222:	f3af 8000 	nop.w
 8001226:	4601      	mov	r1, r0
 8001228:	68bb      	ldr	r3, [r7, #8]
 800122a:	1c5a      	adds	r2, r3, #1
 800122c:	60ba      	str	r2, [r7, #8]
 800122e:	b2ca      	uxtb	r2, r1
 8001230:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001232:	697b      	ldr	r3, [r7, #20]
 8001234:	3301      	adds	r3, #1
 8001236:	617b      	str	r3, [r7, #20]
 8001238:	697a      	ldr	r2, [r7, #20]
 800123a:	687b      	ldr	r3, [r7, #4]
 800123c:	429a      	cmp	r2, r3
 800123e:	dbf0      	blt.n	8001222 <_read+0x12>
	}

return len;
 8001240:	687b      	ldr	r3, [r7, #4]
}
 8001242:	4618      	mov	r0, r3
 8001244:	3718      	adds	r7, #24
 8001246:	46bd      	mov	sp, r7
 8001248:	bd80      	pop	{r7, pc}

0800124a <_close>:
	}
	return len;
}

int _close(int file)
{
 800124a:	b480      	push	{r7}
 800124c:	b083      	sub	sp, #12
 800124e:	af00      	add	r7, sp, #0
 8001250:	6078      	str	r0, [r7, #4]
	return -1;
 8001252:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001256:	4618      	mov	r0, r3
 8001258:	370c      	adds	r7, #12
 800125a:	46bd      	mov	sp, r7
 800125c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001260:	4770      	bx	lr

08001262 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001262:	b480      	push	{r7}
 8001264:	b083      	sub	sp, #12
 8001266:	af00      	add	r7, sp, #0
 8001268:	6078      	str	r0, [r7, #4]
 800126a:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 800126c:	683b      	ldr	r3, [r7, #0]
 800126e:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001272:	605a      	str	r2, [r3, #4]
	return 0;
 8001274:	2300      	movs	r3, #0
}
 8001276:	4618      	mov	r0, r3
 8001278:	370c      	adds	r7, #12
 800127a:	46bd      	mov	sp, r7
 800127c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001280:	4770      	bx	lr

08001282 <_isatty>:

int _isatty(int file)
{
 8001282:	b480      	push	{r7}
 8001284:	b083      	sub	sp, #12
 8001286:	af00      	add	r7, sp, #0
 8001288:	6078      	str	r0, [r7, #4]
	return 1;
 800128a:	2301      	movs	r3, #1
}
 800128c:	4618      	mov	r0, r3
 800128e:	370c      	adds	r7, #12
 8001290:	46bd      	mov	sp, r7
 8001292:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001296:	4770      	bx	lr

08001298 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001298:	b480      	push	{r7}
 800129a:	b085      	sub	sp, #20
 800129c:	af00      	add	r7, sp, #0
 800129e:	60f8      	str	r0, [r7, #12]
 80012a0:	60b9      	str	r1, [r7, #8]
 80012a2:	607a      	str	r2, [r7, #4]
	return 0;
 80012a4:	2300      	movs	r3, #0
}
 80012a6:	4618      	mov	r0, r3
 80012a8:	3714      	adds	r7, #20
 80012aa:	46bd      	mov	sp, r7
 80012ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012b0:	4770      	bx	lr
	...

080012b4 <_sbrk>:
/**
 _sbrk
 Increase program data space. Malloc and related functions depend on this
**/
caddr_t _sbrk(int incr)
{
 80012b4:	b580      	push	{r7, lr}
 80012b6:	b084      	sub	sp, #16
 80012b8:	af00      	add	r7, sp, #0
 80012ba:	6078      	str	r0, [r7, #4]
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 80012bc:	4b11      	ldr	r3, [pc, #68]	; (8001304 <_sbrk+0x50>)
 80012be:	681b      	ldr	r3, [r3, #0]
 80012c0:	2b00      	cmp	r3, #0
 80012c2:	d102      	bne.n	80012ca <_sbrk+0x16>
		heap_end = &end;
 80012c4:	4b0f      	ldr	r3, [pc, #60]	; (8001304 <_sbrk+0x50>)
 80012c6:	4a10      	ldr	r2, [pc, #64]	; (8001308 <_sbrk+0x54>)
 80012c8:	601a      	str	r2, [r3, #0]

	prev_heap_end = heap_end;
 80012ca:	4b0e      	ldr	r3, [pc, #56]	; (8001304 <_sbrk+0x50>)
 80012cc:	681b      	ldr	r3, [r3, #0]
 80012ce:	60fb      	str	r3, [r7, #12]
	if (heap_end + incr > stack_ptr)
 80012d0:	4b0c      	ldr	r3, [pc, #48]	; (8001304 <_sbrk+0x50>)
 80012d2:	681a      	ldr	r2, [r3, #0]
 80012d4:	687b      	ldr	r3, [r7, #4]
 80012d6:	4413      	add	r3, r2
 80012d8:	466a      	mov	r2, sp
 80012da:	4293      	cmp	r3, r2
 80012dc:	d907      	bls.n	80012ee <_sbrk+0x3a>
	{
		errno = ENOMEM;
 80012de:	f00e fba3 	bl	800fa28 <__errno>
 80012e2:	4602      	mov	r2, r0
 80012e4:	230c      	movs	r3, #12
 80012e6:	6013      	str	r3, [r2, #0]
		return (caddr_t) -1;
 80012e8:	f04f 33ff 	mov.w	r3, #4294967295
 80012ec:	e006      	b.n	80012fc <_sbrk+0x48>
	}

	heap_end += incr;
 80012ee:	4b05      	ldr	r3, [pc, #20]	; (8001304 <_sbrk+0x50>)
 80012f0:	681a      	ldr	r2, [r3, #0]
 80012f2:	687b      	ldr	r3, [r7, #4]
 80012f4:	4413      	add	r3, r2
 80012f6:	4a03      	ldr	r2, [pc, #12]	; (8001304 <_sbrk+0x50>)
 80012f8:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap_end;
 80012fa:	68fb      	ldr	r3, [r7, #12]
}
 80012fc:	4618      	mov	r0, r3
 80012fe:	3710      	adds	r7, #16
 8001300:	46bd      	mov	sp, r7
 8001302:	bd80      	pop	{r7, pc}
 8001304:	240004a0 	.word	0x240004a0
 8001308:	24000e00 	.word	0x24000e00

0800130c <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 800130c:	b480      	push	{r7}
 800130e:	af00      	add	r7, sp, #0
 __IO uint32_t tmpreg;
#endif /* DATA_IN_D2_SRAM */

  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8001310:	4b29      	ldr	r3, [pc, #164]	; (80013b8 <SystemInit+0xac>)
 8001312:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001316:	4a28      	ldr	r2, [pc, #160]	; (80013b8 <SystemInit+0xac>)
 8001318:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800131c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= RCC_CR_HSION;
 8001320:	4b26      	ldr	r3, [pc, #152]	; (80013bc <SystemInit+0xb0>)
 8001322:	681b      	ldr	r3, [r3, #0]
 8001324:	4a25      	ldr	r2, [pc, #148]	; (80013bc <SystemInit+0xb0>)
 8001326:	f043 0301 	orr.w	r3, r3, #1
 800132a:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 800132c:	4b23      	ldr	r3, [pc, #140]	; (80013bc <SystemInit+0xb0>)
 800132e:	2200      	movs	r2, #0
 8001330:	611a      	str	r2, [r3, #16]

  /* Reset HSEON, CSSON , CSION,RC48ON, CSIKERON PLL1ON, PLL2ON and PLL3ON bits */
  RCC->CR &= 0xEAF6ED7FU;
 8001332:	4b22      	ldr	r3, [pc, #136]	; (80013bc <SystemInit+0xb0>)
 8001334:	681a      	ldr	r2, [r3, #0]
 8001336:	4921      	ldr	r1, [pc, #132]	; (80013bc <SystemInit+0xb0>)
 8001338:	4b21      	ldr	r3, [pc, #132]	; (80013c0 <SystemInit+0xb4>)
 800133a:	4013      	ands	r3, r2
 800133c:	600b      	str	r3, [r1, #0]

  /* Reset D1CFGR register */
  RCC->D1CFGR = 0x00000000;
 800133e:	4b1f      	ldr	r3, [pc, #124]	; (80013bc <SystemInit+0xb0>)
 8001340:	2200      	movs	r2, #0
 8001342:	619a      	str	r2, [r3, #24]

  /* Reset D2CFGR register */
  RCC->D2CFGR = 0x00000000;
 8001344:	4b1d      	ldr	r3, [pc, #116]	; (80013bc <SystemInit+0xb0>)
 8001346:	2200      	movs	r2, #0
 8001348:	61da      	str	r2, [r3, #28]

  /* Reset D3CFGR register */
  RCC->D3CFGR = 0x00000000;
 800134a:	4b1c      	ldr	r3, [pc, #112]	; (80013bc <SystemInit+0xb0>)
 800134c:	2200      	movs	r2, #0
 800134e:	621a      	str	r2, [r3, #32]

  /* Reset PLLCKSELR register */
  RCC->PLLCKSELR = 0x00000000;
 8001350:	4b1a      	ldr	r3, [pc, #104]	; (80013bc <SystemInit+0xb0>)
 8001352:	2200      	movs	r2, #0
 8001354:	629a      	str	r2, [r3, #40]	; 0x28

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x00000000;
 8001356:	4b19      	ldr	r3, [pc, #100]	; (80013bc <SystemInit+0xb0>)
 8001358:	2200      	movs	r2, #0
 800135a:	62da      	str	r2, [r3, #44]	; 0x2c
  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x00000000;
 800135c:	4b17      	ldr	r3, [pc, #92]	; (80013bc <SystemInit+0xb0>)
 800135e:	2200      	movs	r2, #0
 8001360:	631a      	str	r2, [r3, #48]	; 0x30
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000;
 8001362:	4b16      	ldr	r3, [pc, #88]	; (80013bc <SystemInit+0xb0>)
 8001364:	2200      	movs	r2, #0
 8001366:	635a      	str	r2, [r3, #52]	; 0x34

  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x00000000;
 8001368:	4b14      	ldr	r3, [pc, #80]	; (80013bc <SystemInit+0xb0>)
 800136a:	2200      	movs	r2, #0
 800136c:	639a      	str	r2, [r3, #56]	; 0x38

  /* Reset PLL2FRACR register */

  RCC->PLL2FRACR = 0x00000000;
 800136e:	4b13      	ldr	r3, [pc, #76]	; (80013bc <SystemInit+0xb0>)
 8001370:	2200      	movs	r2, #0
 8001372:	63da      	str	r2, [r3, #60]	; 0x3c
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x00000000;
 8001374:	4b11      	ldr	r3, [pc, #68]	; (80013bc <SystemInit+0xb0>)
 8001376:	2200      	movs	r2, #0
 8001378:	641a      	str	r2, [r3, #64]	; 0x40

  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000;
 800137a:	4b10      	ldr	r3, [pc, #64]	; (80013bc <SystemInit+0xb0>)
 800137c:	2200      	movs	r2, #0
 800137e:	645a      	str	r2, [r3, #68]	; 0x44

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8001380:	4b0e      	ldr	r3, [pc, #56]	; (80013bc <SystemInit+0xb0>)
 8001382:	681b      	ldr	r3, [r3, #0]
 8001384:	4a0d      	ldr	r2, [pc, #52]	; (80013bc <SystemInit+0xb0>)
 8001386:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800138a:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 800138c:	4b0b      	ldr	r3, [pc, #44]	; (80013bc <SystemInit+0xb0>)
 800138e:	2200      	movs	r2, #0
 8001390:	661a      	str	r2, [r3, #96]	; 0x60
  SCB->VTOR = FLASH_BANK2_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
#endif /* VECT_TAB_SRAM */

#else
  /* dual core CM7 or single core line */
  if((DBGMCU->IDCODE & 0xFFFF0000U) < 0x20000000U)
 8001392:	4b0c      	ldr	r3, [pc, #48]	; (80013c4 <SystemInit+0xb8>)
 8001394:	681a      	ldr	r2, [r3, #0]
 8001396:	4b0c      	ldr	r3, [pc, #48]	; (80013c8 <SystemInit+0xbc>)
 8001398:	4013      	ands	r3, r2
 800139a:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800139e:	d202      	bcs.n	80013a6 <SystemInit+0x9a>
  {
    /* if stm32h7 revY*/
    /* Change  the switch matrix read issuing capability to 1 for the AXI SRAM target (Target 7) */
    *((__IO uint32_t*)0x51008108) = 0x000000001U;
 80013a0:	4b0a      	ldr	r3, [pc, #40]	; (80013cc <SystemInit+0xc0>)
 80013a2:	2201      	movs	r2, #1
 80013a4:	601a      	str	r2, [r3, #0]

  /* Configure the Vector Table location add offset address for cortex-M7 ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = D1_AXISRAM_BASE  | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D1 AXI-RAM */
#else
  SCB->VTOR = FLASH_BANK1_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 80013a6:	4b04      	ldr	r3, [pc, #16]	; (80013b8 <SystemInit+0xac>)
 80013a8:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 80013ac:	609a      	str	r2, [r3, #8]
#endif

#endif /*DUAL_CORE && CORE_CM4*/

}
 80013ae:	bf00      	nop
 80013b0:	46bd      	mov	sp, r7
 80013b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013b6:	4770      	bx	lr
 80013b8:	e000ed00 	.word	0xe000ed00
 80013bc:	58024400 	.word	0x58024400
 80013c0:	eaf6ed7f 	.word	0xeaf6ed7f
 80013c4:	5c001000 	.word	0x5c001000
 80013c8:	ffff0000 	.word	0xffff0000
 80013cc:	51008108 	.word	0x51008108

080013d0 <MX_USART2_UART_Init>:
UART_HandleTypeDef huart2;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 80013d0:	b580      	push	{r7, lr}
 80013d2:	af00      	add	r7, sp, #0

  huart2.Instance = USART2;
 80013d4:	4b22      	ldr	r3, [pc, #136]	; (8001460 <MX_USART2_UART_Init+0x90>)
 80013d6:	4a23      	ldr	r2, [pc, #140]	; (8001464 <MX_USART2_UART_Init+0x94>)
 80013d8:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 80013da:	4b21      	ldr	r3, [pc, #132]	; (8001460 <MX_USART2_UART_Init+0x90>)
 80013dc:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80013e0:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80013e2:	4b1f      	ldr	r3, [pc, #124]	; (8001460 <MX_USART2_UART_Init+0x90>)
 80013e4:	2200      	movs	r2, #0
 80013e6:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80013e8:	4b1d      	ldr	r3, [pc, #116]	; (8001460 <MX_USART2_UART_Init+0x90>)
 80013ea:	2200      	movs	r2, #0
 80013ec:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80013ee:	4b1c      	ldr	r3, [pc, #112]	; (8001460 <MX_USART2_UART_Init+0x90>)
 80013f0:	2200      	movs	r2, #0
 80013f2:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80013f4:	4b1a      	ldr	r3, [pc, #104]	; (8001460 <MX_USART2_UART_Init+0x90>)
 80013f6:	220c      	movs	r2, #12
 80013f8:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80013fa:	4b19      	ldr	r3, [pc, #100]	; (8001460 <MX_USART2_UART_Init+0x90>)
 80013fc:	2200      	movs	r2, #0
 80013fe:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001400:	4b17      	ldr	r3, [pc, #92]	; (8001460 <MX_USART2_UART_Init+0x90>)
 8001402:	2200      	movs	r2, #0
 8001404:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001406:	4b16      	ldr	r3, [pc, #88]	; (8001460 <MX_USART2_UART_Init+0x90>)
 8001408:	2200      	movs	r2, #0
 800140a:	621a      	str	r2, [r3, #32]
  huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 800140c:	4b14      	ldr	r3, [pc, #80]	; (8001460 <MX_USART2_UART_Init+0x90>)
 800140e:	2200      	movs	r2, #0
 8001410:	625a      	str	r2, [r3, #36]	; 0x24
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001412:	4b13      	ldr	r3, [pc, #76]	; (8001460 <MX_USART2_UART_Init+0x90>)
 8001414:	2200      	movs	r2, #0
 8001416:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001418:	4811      	ldr	r0, [pc, #68]	; (8001460 <MX_USART2_UART_Init+0x90>)
 800141a:	f007 ffc9 	bl	80093b0 <HAL_UART_Init>
 800141e:	4603      	mov	r3, r0
 8001420:	2b00      	cmp	r3, #0
 8001422:	d001      	beq.n	8001428 <MX_USART2_UART_Init+0x58>
  {
    Error_Handler();
 8001424:	f7ff fe6a 	bl	80010fc <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart2, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001428:	2100      	movs	r1, #0
 800142a:	480d      	ldr	r0, [pc, #52]	; (8001460 <MX_USART2_UART_Init+0x90>)
 800142c:	f00a fda2 	bl	800bf74 <HAL_UARTEx_SetTxFifoThreshold>
 8001430:	4603      	mov	r3, r0
 8001432:	2b00      	cmp	r3, #0
 8001434:	d001      	beq.n	800143a <MX_USART2_UART_Init+0x6a>
  {
    Error_Handler();
 8001436:	f7ff fe61 	bl	80010fc <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart2, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 800143a:	2100      	movs	r1, #0
 800143c:	4808      	ldr	r0, [pc, #32]	; (8001460 <MX_USART2_UART_Init+0x90>)
 800143e:	f00a fe33 	bl	800c0a8 <HAL_UARTEx_SetRxFifoThreshold>
 8001442:	4603      	mov	r3, r0
 8001444:	2b00      	cmp	r3, #0
 8001446:	d001      	beq.n	800144c <MX_USART2_UART_Init+0x7c>
  {
    Error_Handler();
 8001448:	f7ff fe58 	bl	80010fc <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart2) != HAL_OK)
 800144c:	4804      	ldr	r0, [pc, #16]	; (8001460 <MX_USART2_UART_Init+0x90>)
 800144e:	f00a fd1b 	bl	800be88 <HAL_UARTEx_DisableFifoMode>
 8001452:	4603      	mov	r3, r0
 8001454:	2b00      	cmp	r3, #0
 8001456:	d001      	beq.n	800145c <MX_USART2_UART_Init+0x8c>
  {
    Error_Handler();
 8001458:	f7ff fe50 	bl	80010fc <Error_Handler>
  }

}
 800145c:	bf00      	nop
 800145e:	bd80      	pop	{r7, pc}
 8001460:	24000b60 	.word	0x24000b60
 8001464:	40004400 	.word	0x40004400

08001468 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8001468:	b580      	push	{r7, lr}
 800146a:	b08a      	sub	sp, #40	; 0x28
 800146c:	af00      	add	r7, sp, #0
 800146e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001470:	f107 0314 	add.w	r3, r7, #20
 8001474:	2200      	movs	r2, #0
 8001476:	601a      	str	r2, [r3, #0]
 8001478:	605a      	str	r2, [r3, #4]
 800147a:	609a      	str	r2, [r3, #8]
 800147c:	60da      	str	r2, [r3, #12]
 800147e:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART2)
 8001480:	687b      	ldr	r3, [r7, #4]
 8001482:	681b      	ldr	r3, [r3, #0]
 8001484:	4a1a      	ldr	r2, [pc, #104]	; (80014f0 <HAL_UART_MspInit+0x88>)
 8001486:	4293      	cmp	r3, r2
 8001488:	d12d      	bne.n	80014e6 <HAL_UART_MspInit+0x7e>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 800148a:	4b1a      	ldr	r3, [pc, #104]	; (80014f4 <HAL_UART_MspInit+0x8c>)
 800148c:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8001490:	4a18      	ldr	r2, [pc, #96]	; (80014f4 <HAL_UART_MspInit+0x8c>)
 8001492:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001496:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
 800149a:	4b16      	ldr	r3, [pc, #88]	; (80014f4 <HAL_UART_MspInit+0x8c>)
 800149c:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 80014a0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80014a4:	613b      	str	r3, [r7, #16]
 80014a6:	693b      	ldr	r3, [r7, #16]
  
    __HAL_RCC_GPIOD_CLK_ENABLE();
 80014a8:	4b12      	ldr	r3, [pc, #72]	; (80014f4 <HAL_UART_MspInit+0x8c>)
 80014aa:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80014ae:	4a11      	ldr	r2, [pc, #68]	; (80014f4 <HAL_UART_MspInit+0x8c>)
 80014b0:	f043 0308 	orr.w	r3, r3, #8
 80014b4:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 80014b8:	4b0e      	ldr	r3, [pc, #56]	; (80014f4 <HAL_UART_MspInit+0x8c>)
 80014ba:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80014be:	f003 0308 	and.w	r3, r3, #8
 80014c2:	60fb      	str	r3, [r7, #12]
 80014c4:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration    
    PD5     ------> USART2_TX
    PD6     ------> USART2_RX 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6;
 80014c6:	2360      	movs	r3, #96	; 0x60
 80014c8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80014ca:	2302      	movs	r3, #2
 80014cc:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014ce:	2300      	movs	r3, #0
 80014d0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80014d2:	2300      	movs	r3, #0
 80014d4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80014d6:	2307      	movs	r3, #7
 80014d8:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80014da:	f107 0314 	add.w	r3, r7, #20
 80014de:	4619      	mov	r1, r3
 80014e0:	4805      	ldr	r0, [pc, #20]	; (80014f8 <HAL_UART_MspInit+0x90>)
 80014e2:	f002 fcff 	bl	8003ee4 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 80014e6:	bf00      	nop
 80014e8:	3728      	adds	r7, #40	; 0x28
 80014ea:	46bd      	mov	sp, r7
 80014ec:	bd80      	pop	{r7, pc}
 80014ee:	bf00      	nop
 80014f0:	40004400 	.word	0x40004400
 80014f4:	58024400 	.word	0x58024400
 80014f8:	58020c00 	.word	0x58020c00

080014fc <WifiMngr_Init>:

/* ================
int8_t WifiMngr_Init(void)
================ */
int8_t WifiMngr_Init(void)
{
 80014fc:	b590      	push	{r4, r7, lr}
 80014fe:	b089      	sub	sp, #36	; 0x24
 8001500:	af00      	add	r7, sp, #0
	tstrWifiInitParam param;
	int8_t ret;

	nm_bsp_init();
 8001502:	f00a ff01 	bl	800c308 <nm_bsp_init>

	/* Initialize Wi-Fi parameters structure. */
	memset((uint8_t *)&param, 0, sizeof(tstrWifiInitParam));
 8001506:	1d3b      	adds	r3, r7, #4
 8001508:	2218      	movs	r2, #24
 800150a:	2100      	movs	r1, #0
 800150c:	4618      	mov	r0, r3
 800150e:	f00e fab5 	bl	800fa7c <memset>

	/* ===== MAX PA GAIN ====== */ // SO: see if it changes something... ?
	m2m_wifi_set_tx_power(TX_PWR_HIGH);
 8001512:	2001      	movs	r0, #1
 8001514:	f00c f90f 	bl	800d736 <m2m_wifi_set_tx_power>

	/* =================  Initialize Wi-Fi driver with data and status callbacks. ================= */
	//param.pfAppWifiCb = wifi_cb;
	param.pfAppWifiCb = (tpfAppWifiCb)wifi_cb;
 8001518:	4b2a      	ldr	r3, [pc, #168]	; (80015c4 <WifiMngr_Init+0xc8>)
 800151a:	607b      	str	r3, [r7, #4]
	ret = m2m_wifi_init(&param);
 800151c:	1d3b      	adds	r3, r7, #4
 800151e:	4618      	mov	r0, r3
 8001520:	f00c f852 	bl	800d5c8 <m2m_wifi_init>
 8001524:	4603      	mov	r3, r0
 8001526:	77fb      	strb	r3, [r7, #31]
	if (M2M_SUCCESS != ret)
 8001528:	f997 301f 	ldrsb.w	r3, [r7, #31]
 800152c:	2b00      	cmp	r3, #0
 800152e:	d001      	beq.n	8001534 <WifiMngr_Init+0x38>
	{
		Error_Handler();
 8001530:	f7ff fde4 	bl	80010fc <Error_Handler>
	}

	/* Initialize socket address structure. */
	g_stSockAdd.sin_family = AF_INET;
 8001534:	4b24      	ldr	r3, [pc, #144]	; (80015c8 <WifiMngr_Init+0xcc>)
 8001536:	2202      	movs	r2, #2
 8001538:	801a      	strh	r2, [r3, #0]
	g_stSockAdd.sin_port = _htons((MAIN_WIFI_M2M_SERVER_PORT));
 800153a:	4b23      	ldr	r3, [pc, #140]	; (80015c8 <WifiMngr_Init+0xcc>)
 800153c:	f640 221a 	movw	r2, #2586	; 0xa1a
 8001540:	805a      	strh	r2, [r3, #2]
	g_stSockAdd.sin_addr.s_addr = 0;
 8001542:	4b21      	ldr	r3, [pc, #132]	; (80015c8 <WifiMngr_Init+0xcc>)
 8001544:	2200      	movs	r2, #0
 8001546:	605a      	str	r2, [r3, #4]
	/* Initialize Socket module */
	socketInit();
 8001548:	f00d fe98 	bl	800f27c <socketInit>
	registerSocketCallback(socket_cb, NULL);
 800154c:	2100      	movs	r1, #0
 800154e:	481f      	ldr	r0, [pc, #124]	; (80015cc <WifiMngr_Init+0xd0>)
 8001550:	f00d feb4 	bl	800f2bc <registerSocketCallback>

	/* Initialize AP mode parameters structure with SSID, channel and OPEN security type. */
	memset(&g_stAccPoint, 0x00, sizeof(tstrM2MAPConfig));
 8001554:	2288      	movs	r2, #136	; 0x88
 8001556:	2100      	movs	r1, #0
 8001558:	481d      	ldr	r0, [pc, #116]	; (80015d0 <WifiMngr_Init+0xd4>)
 800155a:	f00e fa8f 	bl	800fa7c <memset>
	strcpy((char *)&g_stAccPoint.au8SSID, MAIN_WLAN_SSID);
 800155e:	4a1c      	ldr	r2, [pc, #112]	; (80015d0 <WifiMngr_Init+0xd4>)
 8001560:	4b1c      	ldr	r3, [pc, #112]	; (80015d4 <WifiMngr_Init+0xd8>)
 8001562:	4614      	mov	r4, r2
 8001564:	cb07      	ldmia	r3!, {r0, r1, r2}
 8001566:	6020      	str	r0, [r4, #0]
 8001568:	6061      	str	r1, [r4, #4]
 800156a:	60a2      	str	r2, [r4, #8]
	g_stAccPoint.u8ListenChannel = MAIN_WLAN_CHANNEL;
 800156c:	4b18      	ldr	r3, [pc, #96]	; (80015d0 <WifiMngr_Init+0xd4>)
 800156e:	2206      	movs	r2, #6
 8001570:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
	g_stAccPoint.u8SecType = MAIN_WLAN_AUTH;
 8001574:	4b16      	ldr	r3, [pc, #88]	; (80015d0 <WifiMngr_Init+0xd4>)
 8001576:	2201      	movs	r2, #1
 8001578:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
	g_stAccPoint.au8DHCPServerIP[0] = ATWINC_AP_IP_BYTE0;
 800157c:	4b14      	ldr	r3, [pc, #80]	; (80015d0 <WifiMngr_Init+0xd4>)
 800157e:	22c0      	movs	r2, #192	; 0xc0
 8001580:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
	g_stAccPoint.au8DHCPServerIP[1] = ATWINC_AP_IP_BYTE1;
 8001584:	4b12      	ldr	r3, [pc, #72]	; (80015d0 <WifiMngr_Init+0xd4>)
 8001586:	22a8      	movs	r2, #168	; 0xa8
 8001588:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
	g_stAccPoint.au8DHCPServerIP[2] = ATWINC_AP_IP_BYTE2;
 800158c:	4b10      	ldr	r3, [pc, #64]	; (80015d0 <WifiMngr_Init+0xd4>)
 800158e:	2201      	movs	r2, #1
 8001590:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
	g_stAccPoint.au8DHCPServerIP[3] = ATWINC_AP_IP_BYTE3;
 8001594:	4b0e      	ldr	r3, [pc, #56]	; (80015d0 <WifiMngr_Init+0xd4>)
 8001596:	2201      	movs	r2, #1
 8001598:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44

	/* Bring up AP mode with parameters structure. */
	ret = m2m_wifi_enable_ap(&g_stAccPoint);
 800159c:	480c      	ldr	r0, [pc, #48]	; (80015d0 <WifiMngr_Init+0xd4>)
 800159e:	f00c f8aa 	bl	800d6f6 <m2m_wifi_enable_ap>
 80015a2:	4603      	mov	r3, r0
 80015a4:	77fb      	strb	r3, [r7, #31]
	if (M2M_SUCCESS != ret) {
 80015a6:	f997 301f 	ldrsb.w	r3, [r7, #31]
 80015aa:	2b00      	cmp	r3, #0
 80015ac:	d004      	beq.n	80015b8 <WifiMngr_Init+0xbc>
		printf("main: m2m_wifi_enable_ap call error!\r\n");
 80015ae:	480a      	ldr	r0, [pc, #40]	; (80015d8 <WifiMngr_Init+0xdc>)
 80015b0:	f00e faf4 	bl	800fb9c <puts>
		Error_Handler();
 80015b4:	f7ff fda2 	bl	80010fc <Error_Handler>
	}
	return ret;
 80015b8:	f997 301f 	ldrsb.w	r3, [r7, #31]
}
 80015bc:	4618      	mov	r0, r3
 80015be:	3724      	adds	r7, #36	; 0x24
 80015c0:	46bd      	mov	sp, r7
 80015c2:	bd90      	pop	{r4, r7, pc}
 80015c4:	0800169d 	.word	0x0800169d
 80015c8:	24000bec 	.word	0x24000bec
 80015cc:	080016e1 	.word	0x080016e1
 80015d0:	24000bfc 	.word	0x24000bfc
 80015d4:	080109e0 	.word	0x080109e0
 80015d8:	080109ec 	.word	0x080109ec

080015dc <WifiMngr_HandleEvents>:

/* ================
 void	WifiMngr_HandleEvents(void)
================ */
sint8	WifiMngr_HandleEvents(void)
{
 80015dc:	b580      	push	{r7, lr}
 80015de:	b082      	sub	sp, #8
 80015e0:	af00      	add	r7, sp, #0
//	return m2m_wifi_handle_events(NULL);

	sint8 ret = m2m_wifi_handle_events(NULL);
 80015e2:	2000      	movs	r0, #0
 80015e4:	f00c f874 	bl	800d6d0 <m2m_wifi_handle_events>
 80015e8:	4603      	mov	r3, r0
 80015ea:	71fb      	strb	r3, [r7, #7]

	if (tcp_server_socket < 0) {
 80015ec:	4b24      	ldr	r3, [pc, #144]	; (8001680 <WifiMngr_HandleEvents+0xa4>)
 80015ee:	f993 3000 	ldrsb.w	r3, [r3]
 80015f2:	2b00      	cmp	r3, #0
 80015f4:	da19      	bge.n	800162a <WifiMngr_HandleEvents+0x4e>
		/* Open TCP server socket */
		if ((tcp_server_socket = socket(AF_INET, SOCK_STREAM, 0)) < 0) {
 80015f6:	2200      	movs	r2, #0
 80015f8:	2101      	movs	r1, #1
 80015fa:	2002      	movs	r0, #2
 80015fc:	f00d fe74 	bl	800f2e8 <socket>
 8001600:	4603      	mov	r3, r0
 8001602:	461a      	mov	r2, r3
 8001604:	4b1e      	ldr	r3, [pc, #120]	; (8001680 <WifiMngr_HandleEvents+0xa4>)
 8001606:	701a      	strb	r2, [r3, #0]
 8001608:	4b1d      	ldr	r3, [pc, #116]	; (8001680 <WifiMngr_HandleEvents+0xa4>)
 800160a:	f993 3000 	ldrsb.w	r3, [r3]
 800160e:	2b00      	cmp	r3, #0
 8001610:	da02      	bge.n	8001618 <WifiMngr_HandleEvents+0x3c>
//			printf("main: failed to create TCP server socket error!\r\n");
			return ret;
 8001612:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001616:	e02f      	b.n	8001678 <WifiMngr_HandleEvents+0x9c>
		}

		/* Bind service*/
		bind(tcp_server_socket, (struct sockaddr *)&g_stSockAdd, sizeof(struct sockaddr_in));
 8001618:	4b19      	ldr	r3, [pc, #100]	; (8001680 <WifiMngr_HandleEvents+0xa4>)
 800161a:	f993 3000 	ldrsb.w	r3, [r3]
 800161e:	2210      	movs	r2, #16
 8001620:	4918      	ldr	r1, [pc, #96]	; (8001684 <WifiMngr_HandleEvents+0xa8>)
 8001622:	4618      	mov	r0, r3
 8001624:	f00d ff1e 	bl	800f464 <bind>
 8001628:	e024      	b.n	8001674 <WifiMngr_HandleEvents+0x98>
	}
	else
	{
		if(g_IsSendPhaseBegin == true)
 800162a:	4b17      	ldr	r3, [pc, #92]	; (8001688 <WifiMngr_HandleEvents+0xac>)
 800162c:	681b      	ldr	r3, [r3, #0]
 800162e:	2b01      	cmp	r3, #1
 8001630:	d120      	bne.n	8001674 <WifiMngr_HandleEvents+0x98>
		{
#ifdef CALC_TX_AVG_TIME
		WifiMngr_Calc();
#endif // CALC_TX_AVG_TIME
		if( g_u32Ctr%SIZE_OF_AVG_JPEG_IMAGE_KB == 0) // adding timestamp once every SIZE_OF_AVG_JPEG_IMAGE_KB sent
 8001632:	4b16      	ldr	r3, [pc, #88]	; (800168c <WifiMngr_HandleEvents+0xb0>)
 8001634:	6819      	ldr	r1, [r3, #0]
 8001636:	4b16      	ldr	r3, [pc, #88]	; (8001690 <WifiMngr_HandleEvents+0xb4>)
 8001638:	fba3 2301 	umull	r2, r3, r3, r1
 800163c:	08da      	lsrs	r2, r3, #3
 800163e:	4613      	mov	r3, r2
 8001640:	011b      	lsls	r3, r3, #4
 8001642:	1a9b      	subs	r3, r3, r2
 8001644:	1aca      	subs	r2, r1, r3
 8001646:	2a00      	cmp	r2, #0
 8001648:	d106      	bne.n	8001658 <WifiMngr_HandleEvents+0x7c>
		{
			uint32_t CurrTick = HAL_GetTick();
 800164a:	f000 f9c9 	bl	80019e0 <HAL_GetTick>
 800164e:	4603      	mov	r3, r0
 8001650:	603b      	str	r3, [r7, #0]
			memcpy(TstBuff,&CurrTick,sizeof(uint32_t));
 8001652:	683b      	ldr	r3, [r7, #0]
 8001654:	4a0f      	ldr	r2, [pc, #60]	; (8001694 <WifiMngr_HandleEvents+0xb8>)
 8001656:	6013      	str	r3, [r2, #0]
		}

		send(tcp_client_socket, TstBuff, 1024, 0); // about 9-10 msec
 8001658:	4b0f      	ldr	r3, [pc, #60]	; (8001698 <WifiMngr_HandleEvents+0xbc>)
 800165a:	f993 0000 	ldrsb.w	r0, [r3]
 800165e:	2300      	movs	r3, #0
 8001660:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001664:	490b      	ldr	r1, [pc, #44]	; (8001694 <WifiMngr_HandleEvents+0xb8>)
 8001666:	f00d ffc1 	bl	800f5ec <send>
		g_u32Ctr++;
 800166a:	4b08      	ldr	r3, [pc, #32]	; (800168c <WifiMngr_HandleEvents+0xb0>)
 800166c:	681b      	ldr	r3, [r3, #0]
 800166e:	3301      	adds	r3, #1
 8001670:	4a06      	ldr	r2, [pc, #24]	; (800168c <WifiMngr_HandleEvents+0xb0>)
 8001672:	6013      	str	r3, [r2, #0]
		}
	}
	return ret;
 8001674:	f997 3007 	ldrsb.w	r3, [r7, #7]
}
 8001678:	4618      	mov	r0, r3
 800167a:	3708      	adds	r7, #8
 800167c:	46bd      	mov	sp, r7
 800167e:	bd80      	pop	{r7, pc}
 8001680:	24000410 	.word	0x24000410
 8001684:	24000bec 	.word	0x24000bec
 8001688:	240008a8 	.word	0x240008a8
 800168c:	240008a4 	.word	0x240008a4
 8001690:	88888889 	.word	0x88888889
 8001694:	24000010 	.word	0x24000010
 8001698:	24000411 	.word	0x24000411

0800169c <wifi_cb>:

/* ================
static void wifi_cb(uint8_t u8MsgType, void *pvMsg)
================ */
static void wifi_cb(uint8_t u8MsgType, void *pvMsg)
{
 800169c:	b580      	push	{r7, lr}
 800169e:	b084      	sub	sp, #16
 80016a0:	af00      	add	r7, sp, #0
 80016a2:	4603      	mov	r3, r0
 80016a4:	6039      	str	r1, [r7, #0]
 80016a6:	71fb      	strb	r3, [r7, #7]
	switch (u8MsgType) {
 80016a8:	79fb      	ldrb	r3, [r7, #7]
 80016aa:	2b2c      	cmp	r3, #44	; 0x2c
 80016ac:	d002      	beq.n	80016b4 <wifi_cb+0x18>
 80016ae:	2b32      	cmp	r3, #50	; 0x32
 80016b0:	d00c      	beq.n	80016cc <wifi_cb+0x30>
//		uint8_t *pu8IPAddress = (uint8_t*)pvMsg;
	}
	break;

	default:
		break;
 80016b2:	e010      	b.n	80016d6 <wifi_cb+0x3a>
		LED_SetState(eLedStates_red_green);
 80016b4:	2003      	movs	r0, #3
 80016b6:	f7ff fac9 	bl	8000c4c <LED_SetState>
		tstrM2mWifiStateChanged *pstrWifiState = (tstrM2mWifiStateChanged *)pvMsg;
 80016ba:	683b      	ldr	r3, [r7, #0]
 80016bc:	60fb      	str	r3, [r7, #12]
		if (pstrWifiState->u8CurrState == M2M_WIFI_CONNECTED) {
 80016be:	68fb      	ldr	r3, [r7, #12]
 80016c0:	781b      	ldrb	r3, [r3, #0]
 80016c2:	2b01      	cmp	r3, #1
 80016c4:	d106      	bne.n	80016d4 <wifi_cb+0x38>
			m2m_wifi_request_dhcp_client();
 80016c6:	f00c f80e 	bl	800d6e6 <m2m_wifi_request_dhcp_client>
	break;
 80016ca:	e003      	b.n	80016d4 <wifi_cb+0x38>
		LED_SetState(eLedStates_all_on);
 80016cc:	2007      	movs	r0, #7
 80016ce:	f7ff fabd 	bl	8000c4c <LED_SetState>
	break;
 80016d2:	e000      	b.n	80016d6 <wifi_cb+0x3a>
	break;
 80016d4:	bf00      	nop
	}
}
 80016d6:	bf00      	nop
 80016d8:	3710      	adds	r7, #16
 80016da:	46bd      	mov	sp, r7
 80016dc:	bd80      	pop	{r7, pc}
	...

080016e0 <socket_cb>:

/* ================
static void socket_cb(SOCKET sock, uint8_t u8Msg, void *pvMsg)
================ */
static void socket_cb(SOCKET sock, uint8_t u8Msg, void *pvMsg)
{
 80016e0:	b580      	push	{r7, lr}
 80016e2:	b086      	sub	sp, #24
 80016e4:	af00      	add	r7, sp, #0
 80016e6:	4603      	mov	r3, r0
 80016e8:	603a      	str	r2, [r7, #0]
 80016ea:	71fb      	strb	r3, [r7, #7]
 80016ec:	460b      	mov	r3, r1
 80016ee:	71bb      	strb	r3, [r7, #6]
	switch (u8Msg) {
 80016f0:	79bb      	ldrb	r3, [r7, #6]
 80016f2:	3b01      	subs	r3, #1
 80016f4:	2b06      	cmp	r3, #6
 80016f6:	f200 80b3 	bhi.w	8001860 <socket_cb+0x180>
 80016fa:	a201      	add	r2, pc, #4	; (adr r2, 8001700 <socket_cb+0x20>)
 80016fc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001700:	0800171d 	.word	0x0800171d
 8001704:	0800175b 	.word	0x0800175b
 8001708:	08001861 	.word	0x08001861
 800170c:	0800179b 	.word	0x0800179b
 8001710:	08001861 	.word	0x08001861
 8001714:	080017ed 	.word	0x080017ed
 8001718:	08001849 	.word	0x08001849
	/* Socket bind */
	case SOCKET_MSG_BIND:
	{
		LED_SetState(eLedStates_red);
 800171c:	2001      	movs	r0, #1
 800171e:	f7ff fa95 	bl	8000c4c <LED_SetState>
		tstrSocketBindMsg* pstrBind = (tstrSocketBindMsg*) pvMsg;
 8001722:	683b      	ldr	r3, [r7, #0]
 8001724:	60bb      	str	r3, [r7, #8]
		if (pstrBind && pstrBind->status == 0) {
 8001726:	68bb      	ldr	r3, [r7, #8]
 8001728:	2b00      	cmp	r3, #0
 800172a:	d00c      	beq.n	8001746 <socket_cb+0x66>
 800172c:	68bb      	ldr	r3, [r7, #8]
 800172e:	f993 3000 	ldrsb.w	r3, [r3]
 8001732:	2b00      	cmp	r3, #0
 8001734:	d107      	bne.n	8001746 <socket_cb+0x66>
			listen(tcp_server_socket, 0);
 8001736:	4b4d      	ldr	r3, [pc, #308]	; (800186c <socket_cb+0x18c>)
 8001738:	f993 3000 	ldrsb.w	r3, [r3]
 800173c:	2100      	movs	r1, #0
 800173e:	4618      	mov	r0, r3
 8001740:	f00d feee 	bl	800f520 <listen>
//			printf("socket_cb: bind error!\r\n");
			close(tcp_server_socket);
			tcp_server_socket = -1;
		}
	}
	break;
 8001744:	e08d      	b.n	8001862 <socket_cb+0x182>
			close(tcp_server_socket);
 8001746:	4b49      	ldr	r3, [pc, #292]	; (800186c <socket_cb+0x18c>)
 8001748:	f993 3000 	ldrsb.w	r3, [r3]
 800174c:	4618      	mov	r0, r3
 800174e:	f00e f849 	bl	800f7e4 <close>
			tcp_server_socket = -1;
 8001752:	4b46      	ldr	r3, [pc, #280]	; (800186c <socket_cb+0x18c>)
 8001754:	22ff      	movs	r2, #255	; 0xff
 8001756:	701a      	strb	r2, [r3, #0]
	break;
 8001758:	e083      	b.n	8001862 <socket_cb+0x182>

	/* Socket listen */
	case SOCKET_MSG_LISTEN:
	{
		LED_SetState(eLedStates_green);
 800175a:	2002      	movs	r0, #2
 800175c:	f7ff fa76 	bl	8000c4c <LED_SetState>
		tstrSocketListenMsg *pstrListen = (tstrSocketListenMsg *)pvMsg;
 8001760:	683b      	ldr	r3, [r7, #0]
 8001762:	60fb      	str	r3, [r7, #12]
		if (pstrListen && pstrListen->status == 0) {
 8001764:	68fb      	ldr	r3, [r7, #12]
 8001766:	2b00      	cmp	r3, #0
 8001768:	d00d      	beq.n	8001786 <socket_cb+0xa6>
 800176a:	68fb      	ldr	r3, [r7, #12]
 800176c:	f993 3000 	ldrsb.w	r3, [r3]
 8001770:	2b00      	cmp	r3, #0
 8001772:	d108      	bne.n	8001786 <socket_cb+0xa6>
			accept(tcp_server_socket, NULL, NULL);
 8001774:	4b3d      	ldr	r3, [pc, #244]	; (800186c <socket_cb+0x18c>)
 8001776:	f993 3000 	ldrsb.w	r3, [r3]
 800177a:	2200      	movs	r2, #0
 800177c:	2100      	movs	r1, #0
 800177e:	4618      	mov	r0, r3
 8001780:	f00d ff10 	bl	800f5a4 <accept>
		} else {
			close(tcp_server_socket);
			tcp_server_socket = -1;
		}
	}
	break;
 8001784:	e06d      	b.n	8001862 <socket_cb+0x182>
			close(tcp_server_socket);
 8001786:	4b39      	ldr	r3, [pc, #228]	; (800186c <socket_cb+0x18c>)
 8001788:	f993 3000 	ldrsb.w	r3, [r3]
 800178c:	4618      	mov	r0, r3
 800178e:	f00e f829 	bl	800f7e4 <close>
			tcp_server_socket = -1;
 8001792:	4b36      	ldr	r3, [pc, #216]	; (800186c <socket_cb+0x18c>)
 8001794:	22ff      	movs	r2, #255	; 0xff
 8001796:	701a      	strb	r2, [r3, #0]
	break;
 8001798:	e063      	b.n	8001862 <socket_cb+0x182>

	/* Connect accept */
	case SOCKET_MSG_ACCEPT:
	{
		LED_SetState(eLedStates_blue);
 800179a:	2004      	movs	r0, #4
 800179c:	f7ff fa56 	bl	8000c4c <LED_SetState>
		tstrSocketAcceptMsg *pstrAccept = (tstrSocketAcceptMsg *)pvMsg;
 80017a0:	683b      	ldr	r3, [r7, #0]
 80017a2:	613b      	str	r3, [r7, #16]
		if (pstrAccept) {
 80017a4:	693b      	ldr	r3, [r7, #16]
 80017a6:	2b00      	cmp	r3, #0
 80017a8:	d016      	beq.n	80017d8 <socket_cb+0xf8>
			accept(tcp_server_socket, NULL, NULL);
 80017aa:	4b30      	ldr	r3, [pc, #192]	; (800186c <socket_cb+0x18c>)
 80017ac:	f993 3000 	ldrsb.w	r3, [r3]
 80017b0:	2200      	movs	r2, #0
 80017b2:	2100      	movs	r1, #0
 80017b4:	4618      	mov	r0, r3
 80017b6:	f00d fef5 	bl	800f5a4 <accept>
			tcp_client_socket = pstrAccept->sock;
 80017ba:	693b      	ldr	r3, [r7, #16]
 80017bc:	f993 2000 	ldrsb.w	r2, [r3]
 80017c0:	4b2b      	ldr	r3, [pc, #172]	; (8001870 <socket_cb+0x190>)
 80017c2:	701a      	strb	r2, [r3, #0]
//			printf("socket_cb: Client socket is created.\r\n");
			recv(tcp_client_socket, gau8SocketTestBuffer, sizeof(gau8SocketTestBuffer), 0);
 80017c4:	4b2a      	ldr	r3, [pc, #168]	; (8001870 <socket_cb+0x190>)
 80017c6:	f993 0000 	ldrsb.w	r0, [r3]
 80017ca:	2300      	movs	r3, #0
 80017cc:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80017d0:	4928      	ldr	r1, [pc, #160]	; (8001874 <socket_cb+0x194>)
 80017d2:	f00d ff81 	bl	800f6d8 <recv>
//			printf("socket_cb: accept error!\r\n");
			close(tcp_server_socket);
			tcp_server_socket = -1;
		}
	}
	break;
 80017d6:	e044      	b.n	8001862 <socket_cb+0x182>
			close(tcp_server_socket);
 80017d8:	4b24      	ldr	r3, [pc, #144]	; (800186c <socket_cb+0x18c>)
 80017da:	f993 3000 	ldrsb.w	r3, [r3]
 80017de:	4618      	mov	r0, r3
 80017e0:	f00e f800 	bl	800f7e4 <close>
			tcp_server_socket = -1;
 80017e4:	4b21      	ldr	r3, [pc, #132]	; (800186c <socket_cb+0x18c>)
 80017e6:	22ff      	movs	r2, #255	; 0xff
 80017e8:	701a      	strb	r2, [r3, #0]
	break;
 80017ea:	e03a      	b.n	8001862 <socket_cb+0x182>

	/* Message receive */
	case SOCKET_MSG_RECV:
	{
		LED_SetState(eLedStates_red_green);
 80017ec:	2003      	movs	r0, #3
 80017ee:	f7ff fa2d 	bl	8000c4c <LED_SetState>

		tstrSocketRecvMsg *pstrRecv = (tstrSocketRecvMsg *)pvMsg;
 80017f2:	683b      	ldr	r3, [r7, #0]
 80017f4:	617b      	str	r3, [r7, #20]
		if (pstrRecv && pstrRecv->s16BufferSize > 0) {
 80017f6:	697b      	ldr	r3, [r7, #20]
 80017f8:	2b00      	cmp	r3, #0
 80017fa:	d017      	beq.n	800182c <socket_cb+0x14c>
 80017fc:	697b      	ldr	r3, [r7, #20]
 80017fe:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8001802:	2b00      	cmp	r3, #0
 8001804:	dd12      	ble.n	800182c <socket_cb+0x14c>
			if( strcmp(pstrRecv->pu8Buffer,g_Start_cmd) == 0)
 8001806:	697b      	ldr	r3, [r7, #20]
 8001808:	681b      	ldr	r3, [r3, #0]
 800180a:	491b      	ldr	r1, [pc, #108]	; (8001878 <socket_cb+0x198>)
 800180c:	4618      	mov	r0, r3
 800180e:	f7fe fd67 	bl	80002e0 <strcmp>
 8001812:	4603      	mov	r3, r0
 8001814:	2b00      	cmp	r3, #0
 8001816:	d116      	bne.n	8001846 <socket_cb+0x166>
			{
					send(tcp_client_socket, TstBuff, 1024, 0);
 8001818:	4b15      	ldr	r3, [pc, #84]	; (8001870 <socket_cb+0x190>)
 800181a:	f993 0000 	ldrsb.w	r0, [r3]
 800181e:	2300      	movs	r3, #0
 8001820:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001824:	4915      	ldr	r1, [pc, #84]	; (800187c <socket_cb+0x19c>)
 8001826:	f00d fee1 	bl	800f5ec <send>
			if( strcmp(pstrRecv->pu8Buffer,g_Start_cmd) == 0)
 800182a:	e00c      	b.n	8001846 <socket_cb+0x166>
			}
		}
		else
		{
			printf("socket_cb: recv error!\r\n");
 800182c:	4814      	ldr	r0, [pc, #80]	; (8001880 <socket_cb+0x1a0>)
 800182e:	f00e f9b5 	bl	800fb9c <puts>
			close(tcp_server_socket);
 8001832:	4b0e      	ldr	r3, [pc, #56]	; (800186c <socket_cb+0x18c>)
 8001834:	f993 3000 	ldrsb.w	r3, [r3]
 8001838:	4618      	mov	r0, r3
 800183a:	f00d ffd3 	bl	800f7e4 <close>
			tcp_server_socket = -1;
 800183e:	4b0b      	ldr	r3, [pc, #44]	; (800186c <socket_cb+0x18c>)
 8001840:	22ff      	movs	r2, #255	; 0xff
 8001842:	701a      	strb	r2, [r3, #0]
		}
	}
	break;
 8001844:	e00d      	b.n	8001862 <socket_cb+0x182>
 8001846:	e00c      	b.n	8001862 <socket_cb+0x182>
	case SOCKET_MSG_SEND:
	{
		if( LED_GetState() != eLedStates_blue_green)
 8001848:	f7ff fab2 	bl	8000db0 <LED_GetState>
 800184c:	4603      	mov	r3, r0
 800184e:	2b06      	cmp	r3, #6
 8001850:	d002      	beq.n	8001858 <socket_cb+0x178>
		{
			LED_SetState(eLedStates_blue_green);
 8001852:	2006      	movs	r0, #6
 8001854:	f7ff f9fa 	bl	8000c4c <LED_SetState>

		}

		g_IsSendPhaseBegin = true;
 8001858:	4b0a      	ldr	r3, [pc, #40]	; (8001884 <socket_cb+0x1a4>)
 800185a:	2201      	movs	r2, #1
 800185c:	601a      	str	r2, [r3, #0]
	}
	break;
 800185e:	e000      	b.n	8001862 <socket_cb+0x182>
	default:
		break;
 8001860:	bf00      	nop
	}
}
 8001862:	bf00      	nop
 8001864:	3718      	adds	r7, #24
 8001866:	46bd      	mov	sp, r7
 8001868:	bd80      	pop	{r7, pc}
 800186a:	bf00      	nop
 800186c:	24000410 	.word	0x24000410
 8001870:	24000411 	.word	0x24000411
 8001874:	240004a4 	.word	0x240004a4
 8001878:	24000008 	.word	0x24000008
 800187c:	24000010 	.word	0x24000010
 8001880:	08010a14 	.word	0x08010a14
 8001884:	240008a8 	.word	0x240008a8

08001888 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8001888:	f8df d034 	ldr.w	sp, [pc, #52]	; 80018c0 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 800188c:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 800188e:	e003      	b.n	8001898 <LoopCopyDataInit>

08001890 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8001890:	4b0c      	ldr	r3, [pc, #48]	; (80018c4 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 8001892:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8001894:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 8001896:	3104      	adds	r1, #4

08001898 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8001898:	480b      	ldr	r0, [pc, #44]	; (80018c8 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 800189a:	4b0c      	ldr	r3, [pc, #48]	; (80018cc <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 800189c:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 800189e:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 80018a0:	d3f6      	bcc.n	8001890 <CopyDataInit>
  ldr  r2, =_sbss
 80018a2:	4a0b      	ldr	r2, [pc, #44]	; (80018d0 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 80018a4:	e002      	b.n	80018ac <LoopFillZerobss>

080018a6 <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 80018a6:	2300      	movs	r3, #0
  str  r3, [r2], #4
 80018a8:	f842 3b04 	str.w	r3, [r2], #4

080018ac <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 80018ac:	4b09      	ldr	r3, [pc, #36]	; (80018d4 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 80018ae:	429a      	cmp	r2, r3
  bcc  FillZerobss
 80018b0:	d3f9      	bcc.n	80018a6 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 80018b2:	f7ff fd2b 	bl	800130c <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80018b6:	f00e f8bd 	bl	800fa34 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80018ba:	f7ff fae8 	bl	8000e8e <main>
  bx  lr    
 80018be:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 80018c0:	24080000 	.word	0x24080000
  ldr  r3, =_sidata
 80018c4:	080114f0 	.word	0x080114f0
  ldr  r0, =_sdata
 80018c8:	24000000 	.word	0x24000000
  ldr  r3, =_edata
 80018cc:	24000484 	.word	0x24000484
  ldr  r2, =_sbss
 80018d0:	24000484 	.word	0x24000484
  ldr  r3, = _ebss
 80018d4:	24000dfc 	.word	0x24000dfc

080018d8 <ADC3_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80018d8:	e7fe      	b.n	80018d8 <ADC3_IRQHandler>
	...

080018dc <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80018dc:	b580      	push	{r7, lr}
 80018de:	af00      	add	r7, sp, #0
   __HAL_ART_CONFIG_BASE_ADDRESS(0x08100000UL);  /* Configure the Cortex-M4 ART Base address to the Flash Bank 2 : */
   __HAL_ART_ENABLE();                           /* Enable the Cortex-M4 ART */
#endif /* DUAL_CORE &&  CORE_CM4 */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80018e0:	2003      	movs	r0, #3
 80018e2:	f000 f9a9 	bl	8001c38 <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 80018e6:	f004 fe73 	bl	80065d0 <HAL_RCC_GetSysClockFreq>
 80018ea:	4601      	mov	r1, r0
 80018ec:	4b13      	ldr	r3, [pc, #76]	; (800193c <HAL_Init+0x60>)
 80018ee:	699b      	ldr	r3, [r3, #24]
 80018f0:	0a1b      	lsrs	r3, r3, #8
 80018f2:	f003 030f 	and.w	r3, r3, #15
 80018f6:	4a12      	ldr	r2, [pc, #72]	; (8001940 <HAL_Init+0x64>)
 80018f8:	5cd3      	ldrb	r3, [r2, r3]
 80018fa:	f003 031f 	and.w	r3, r3, #31
 80018fe:	fa21 f303 	lsr.w	r3, r1, r3
 8001902:	4a10      	ldr	r2, [pc, #64]	; (8001944 <HAL_Init+0x68>)
 8001904:	6013      	str	r3, [r2, #0]

  /* Update the SystemD2Clock global variable */
  SystemD2Clock = (SystemCoreClock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8001906:	4b0f      	ldr	r3, [pc, #60]	; (8001944 <HAL_Init+0x68>)
 8001908:	681a      	ldr	r2, [r3, #0]
 800190a:	4b0c      	ldr	r3, [pc, #48]	; (800193c <HAL_Init+0x60>)
 800190c:	699b      	ldr	r3, [r3, #24]
 800190e:	f003 030f 	and.w	r3, r3, #15
 8001912:	490b      	ldr	r1, [pc, #44]	; (8001940 <HAL_Init+0x64>)
 8001914:	5ccb      	ldrb	r3, [r1, r3]
 8001916:	f003 031f 	and.w	r3, r3, #31
 800191a:	fa22 f303 	lsr.w	r3, r2, r3
 800191e:	4a0a      	ldr	r2, [pc, #40]	; (8001948 <HAL_Init+0x6c>)
 8001920:	6013      	str	r3, [r2, #0]

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001922:	2000      	movs	r0, #0
 8001924:	f000 f812 	bl	800194c <HAL_InitTick>
 8001928:	4603      	mov	r3, r0
 800192a:	2b00      	cmp	r3, #0
 800192c:	d001      	beq.n	8001932 <HAL_Init+0x56>
  {
    return HAL_ERROR;
 800192e:	2301      	movs	r3, #1
 8001930:	e002      	b.n	8001938 <HAL_Init+0x5c>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 8001932:	f7ff fc11 	bl	8001158 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001936:	2300      	movs	r3, #0
}
 8001938:	4618      	mov	r0, r3
 800193a:	bd80      	pop	{r7, pc}
 800193c:	58024400 	.word	0x58024400
 8001940:	080110d0 	.word	0x080110d0
 8001944:	24000000 	.word	0x24000000
 8001948:	24000004 	.word	0x24000004

0800194c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800194c:	b580      	push	{r7, lr}
 800194e:	b082      	sub	sp, #8
 8001950:	af00      	add	r7, sp, #0
 8001952:	6078      	str	r0, [r7, #4]
  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if((uint32_t)uwTickFreq == 0UL)
 8001954:	4b15      	ldr	r3, [pc, #84]	; (80019ac <HAL_InitTick+0x60>)
 8001956:	781b      	ldrb	r3, [r3, #0]
 8001958:	2b00      	cmp	r3, #0
 800195a:	d101      	bne.n	8001960 <HAL_InitTick+0x14>
  {
    return HAL_ERROR;
 800195c:	2301      	movs	r3, #1
 800195e:	e021      	b.n	80019a4 <HAL_InitTick+0x58>
      return HAL_ERROR;
    }
  }
#else
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000UL / (uint32_t)uwTickFreq)) > 0U)
 8001960:	4b13      	ldr	r3, [pc, #76]	; (80019b0 <HAL_InitTick+0x64>)
 8001962:	681a      	ldr	r2, [r3, #0]
 8001964:	4b11      	ldr	r3, [pc, #68]	; (80019ac <HAL_InitTick+0x60>)
 8001966:	781b      	ldrb	r3, [r3, #0]
 8001968:	4619      	mov	r1, r3
 800196a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800196e:	fbb3 f3f1 	udiv	r3, r3, r1
 8001972:	fbb2 f3f3 	udiv	r3, r2, r3
 8001976:	4618      	mov	r0, r3
 8001978:	f000 f9d8 	bl	8001d2c <HAL_SYSTICK_Config>
 800197c:	4603      	mov	r3, r0
 800197e:	2b00      	cmp	r3, #0
 8001980:	d001      	beq.n	8001986 <HAL_InitTick+0x3a>
  {
    return HAL_ERROR;
 8001982:	2301      	movs	r3, #1
 8001984:	e00e      	b.n	80019a4 <HAL_InitTick+0x58>
  }
#endif

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001986:	687b      	ldr	r3, [r7, #4]
 8001988:	2b0f      	cmp	r3, #15
 800198a:	d80a      	bhi.n	80019a2 <HAL_InitTick+0x56>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800198c:	2200      	movs	r2, #0
 800198e:	6879      	ldr	r1, [r7, #4]
 8001990:	f04f 30ff 	mov.w	r0, #4294967295
 8001994:	f000 f970 	bl	8001c78 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001998:	4a06      	ldr	r2, [pc, #24]	; (80019b4 <HAL_InitTick+0x68>)
 800199a:	687b      	ldr	r3, [r7, #4]
 800199c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800199e:	2300      	movs	r3, #0
 80019a0:	e000      	b.n	80019a4 <HAL_InitTick+0x58>
    return HAL_ERROR;
 80019a2:	2301      	movs	r3, #1
}
 80019a4:	4618      	mov	r0, r3
 80019a6:	3708      	adds	r7, #8
 80019a8:	46bd      	mov	sp, r7
 80019aa:	bd80      	pop	{r7, pc}
 80019ac:	24000418 	.word	0x24000418
 80019b0:	24000000 	.word	0x24000000
 80019b4:	24000414 	.word	0x24000414

080019b8 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80019b8:	b480      	push	{r7}
 80019ba:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 80019bc:	4b06      	ldr	r3, [pc, #24]	; (80019d8 <HAL_IncTick+0x20>)
 80019be:	781b      	ldrb	r3, [r3, #0]
 80019c0:	461a      	mov	r2, r3
 80019c2:	4b06      	ldr	r3, [pc, #24]	; (80019dc <HAL_IncTick+0x24>)
 80019c4:	681b      	ldr	r3, [r3, #0]
 80019c6:	4413      	add	r3, r2
 80019c8:	4a04      	ldr	r2, [pc, #16]	; (80019dc <HAL_IncTick+0x24>)
 80019ca:	6013      	str	r3, [r2, #0]
}
 80019cc:	bf00      	nop
 80019ce:	46bd      	mov	sp, r7
 80019d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019d4:	4770      	bx	lr
 80019d6:	bf00      	nop
 80019d8:	24000418 	.word	0x24000418
 80019dc:	24000c84 	.word	0x24000c84

080019e0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80019e0:	b480      	push	{r7}
 80019e2:	af00      	add	r7, sp, #0
  return uwTick;
 80019e4:	4b03      	ldr	r3, [pc, #12]	; (80019f4 <HAL_GetTick+0x14>)
 80019e6:	681b      	ldr	r3, [r3, #0]
}
 80019e8:	4618      	mov	r0, r3
 80019ea:	46bd      	mov	sp, r7
 80019ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019f0:	4770      	bx	lr
 80019f2:	bf00      	nop
 80019f4:	24000c84 	.word	0x24000c84

080019f8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80019f8:	b580      	push	{r7, lr}
 80019fa:	b084      	sub	sp, #16
 80019fc:	af00      	add	r7, sp, #0
 80019fe:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001a00:	f7ff ffee 	bl	80019e0 <HAL_GetTick>
 8001a04:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001a06:	687b      	ldr	r3, [r7, #4]
 8001a08:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001a0a:	68fb      	ldr	r3, [r7, #12]
 8001a0c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001a10:	d005      	beq.n	8001a1e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001a12:	4b09      	ldr	r3, [pc, #36]	; (8001a38 <HAL_Delay+0x40>)
 8001a14:	781b      	ldrb	r3, [r3, #0]
 8001a16:	461a      	mov	r2, r3
 8001a18:	68fb      	ldr	r3, [r7, #12]
 8001a1a:	4413      	add	r3, r2
 8001a1c:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001a1e:	bf00      	nop
 8001a20:	f7ff ffde 	bl	80019e0 <HAL_GetTick>
 8001a24:	4602      	mov	r2, r0
 8001a26:	68bb      	ldr	r3, [r7, #8]
 8001a28:	1ad3      	subs	r3, r2, r3
 8001a2a:	68fa      	ldr	r2, [r7, #12]
 8001a2c:	429a      	cmp	r2, r3
 8001a2e:	d8f7      	bhi.n	8001a20 <HAL_Delay+0x28>
  {
  }
}
 8001a30:	bf00      	nop
 8001a32:	3710      	adds	r7, #16
 8001a34:	46bd      	mov	sp, r7
 8001a36:	bd80      	pop	{r7, pc}
 8001a38:	24000418 	.word	0x24000418

08001a3c <HAL_GetREVID>:
/**
  * @brief  Returns the device revision identifier.
  * @retval Device revision identifier
  */
uint32_t HAL_GetREVID(void)
{
 8001a3c:	b480      	push	{r7}
 8001a3e:	af00      	add	r7, sp, #0
   return((DBGMCU->IDCODE) >> 16);
 8001a40:	4b03      	ldr	r3, [pc, #12]	; (8001a50 <HAL_GetREVID+0x14>)
 8001a42:	681b      	ldr	r3, [r3, #0]
 8001a44:	0c1b      	lsrs	r3, r3, #16
}
 8001a46:	4618      	mov	r0, r3
 8001a48:	46bd      	mov	sp, r7
 8001a4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a4e:	4770      	bx	lr
 8001a50:	5c001000 	.word	0x5c001000

08001a54 <__NVIC_SetPriorityGrouping>:
{
 8001a54:	b480      	push	{r7}
 8001a56:	b085      	sub	sp, #20
 8001a58:	af00      	add	r7, sp, #0
 8001a5a:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001a5c:	687b      	ldr	r3, [r7, #4]
 8001a5e:	f003 0307 	and.w	r3, r3, #7
 8001a62:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001a64:	4b0b      	ldr	r3, [pc, #44]	; (8001a94 <__NVIC_SetPriorityGrouping+0x40>)
 8001a66:	68db      	ldr	r3, [r3, #12]
 8001a68:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001a6a:	68ba      	ldr	r2, [r7, #8]
 8001a6c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001a70:	4013      	ands	r3, r2
 8001a72:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001a74:	68fb      	ldr	r3, [r7, #12]
 8001a76:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001a78:	68bb      	ldr	r3, [r7, #8]
 8001a7a:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8001a7c:	4b06      	ldr	r3, [pc, #24]	; (8001a98 <__NVIC_SetPriorityGrouping+0x44>)
 8001a7e:	4313      	orrs	r3, r2
 8001a80:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001a82:	4a04      	ldr	r2, [pc, #16]	; (8001a94 <__NVIC_SetPriorityGrouping+0x40>)
 8001a84:	68bb      	ldr	r3, [r7, #8]
 8001a86:	60d3      	str	r3, [r2, #12]
}
 8001a88:	bf00      	nop
 8001a8a:	3714      	adds	r7, #20
 8001a8c:	46bd      	mov	sp, r7
 8001a8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a92:	4770      	bx	lr
 8001a94:	e000ed00 	.word	0xe000ed00
 8001a98:	05fa0000 	.word	0x05fa0000

08001a9c <__NVIC_GetPriorityGrouping>:
{
 8001a9c:	b480      	push	{r7}
 8001a9e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001aa0:	4b04      	ldr	r3, [pc, #16]	; (8001ab4 <__NVIC_GetPriorityGrouping+0x18>)
 8001aa2:	68db      	ldr	r3, [r3, #12]
 8001aa4:	0a1b      	lsrs	r3, r3, #8
 8001aa6:	f003 0307 	and.w	r3, r3, #7
}
 8001aaa:	4618      	mov	r0, r3
 8001aac:	46bd      	mov	sp, r7
 8001aae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ab2:	4770      	bx	lr
 8001ab4:	e000ed00 	.word	0xe000ed00

08001ab8 <__NVIC_EnableIRQ>:
{
 8001ab8:	b480      	push	{r7}
 8001aba:	b083      	sub	sp, #12
 8001abc:	af00      	add	r7, sp, #0
 8001abe:	4603      	mov	r3, r0
 8001ac0:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8001ac2:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001ac6:	2b00      	cmp	r3, #0
 8001ac8:	db0b      	blt.n	8001ae2 <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001aca:	88fb      	ldrh	r3, [r7, #6]
 8001acc:	f003 021f 	and.w	r2, r3, #31
 8001ad0:	4907      	ldr	r1, [pc, #28]	; (8001af0 <__NVIC_EnableIRQ+0x38>)
 8001ad2:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001ad6:	095b      	lsrs	r3, r3, #5
 8001ad8:	2001      	movs	r0, #1
 8001ada:	fa00 f202 	lsl.w	r2, r0, r2
 8001ade:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8001ae2:	bf00      	nop
 8001ae4:	370c      	adds	r7, #12
 8001ae6:	46bd      	mov	sp, r7
 8001ae8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001aec:	4770      	bx	lr
 8001aee:	bf00      	nop
 8001af0:	e000e100 	.word	0xe000e100

08001af4 <__NVIC_DisableIRQ>:
{
 8001af4:	b480      	push	{r7}
 8001af6:	b083      	sub	sp, #12
 8001af8:	af00      	add	r7, sp, #0
 8001afa:	4603      	mov	r3, r0
 8001afc:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8001afe:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001b02:	2b00      	cmp	r3, #0
 8001b04:	db10      	blt.n	8001b28 <__NVIC_DisableIRQ+0x34>
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001b06:	88fb      	ldrh	r3, [r7, #6]
 8001b08:	f003 021f 	and.w	r2, r3, #31
 8001b0c:	4909      	ldr	r1, [pc, #36]	; (8001b34 <__NVIC_DisableIRQ+0x40>)
 8001b0e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001b12:	095b      	lsrs	r3, r3, #5
 8001b14:	2001      	movs	r0, #1
 8001b16:	fa00 f202 	lsl.w	r2, r0, r2
 8001b1a:	3320      	adds	r3, #32
 8001b1c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8001b20:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 8001b24:	f3bf 8f6f 	isb	sy
}
 8001b28:	bf00      	nop
 8001b2a:	370c      	adds	r7, #12
 8001b2c:	46bd      	mov	sp, r7
 8001b2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b32:	4770      	bx	lr
 8001b34:	e000e100 	.word	0xe000e100

08001b38 <__NVIC_SetPriority>:
{
 8001b38:	b480      	push	{r7}
 8001b3a:	b083      	sub	sp, #12
 8001b3c:	af00      	add	r7, sp, #0
 8001b3e:	4603      	mov	r3, r0
 8001b40:	6039      	str	r1, [r7, #0]
 8001b42:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8001b44:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001b48:	2b00      	cmp	r3, #0
 8001b4a:	db0a      	blt.n	8001b62 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001b4c:	683b      	ldr	r3, [r7, #0]
 8001b4e:	b2da      	uxtb	r2, r3
 8001b50:	490c      	ldr	r1, [pc, #48]	; (8001b84 <__NVIC_SetPriority+0x4c>)
 8001b52:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001b56:	0112      	lsls	r2, r2, #4
 8001b58:	b2d2      	uxtb	r2, r2
 8001b5a:	440b      	add	r3, r1
 8001b5c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8001b60:	e00a      	b.n	8001b78 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001b62:	683b      	ldr	r3, [r7, #0]
 8001b64:	b2da      	uxtb	r2, r3
 8001b66:	4908      	ldr	r1, [pc, #32]	; (8001b88 <__NVIC_SetPriority+0x50>)
 8001b68:	88fb      	ldrh	r3, [r7, #6]
 8001b6a:	f003 030f 	and.w	r3, r3, #15
 8001b6e:	3b04      	subs	r3, #4
 8001b70:	0112      	lsls	r2, r2, #4
 8001b72:	b2d2      	uxtb	r2, r2
 8001b74:	440b      	add	r3, r1
 8001b76:	761a      	strb	r2, [r3, #24]
}
 8001b78:	bf00      	nop
 8001b7a:	370c      	adds	r7, #12
 8001b7c:	46bd      	mov	sp, r7
 8001b7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b82:	4770      	bx	lr
 8001b84:	e000e100 	.word	0xe000e100
 8001b88:	e000ed00 	.word	0xe000ed00

08001b8c <NVIC_EncodePriority>:
{
 8001b8c:	b480      	push	{r7}
 8001b8e:	b089      	sub	sp, #36	; 0x24
 8001b90:	af00      	add	r7, sp, #0
 8001b92:	60f8      	str	r0, [r7, #12]
 8001b94:	60b9      	str	r1, [r7, #8]
 8001b96:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001b98:	68fb      	ldr	r3, [r7, #12]
 8001b9a:	f003 0307 	and.w	r3, r3, #7
 8001b9e:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001ba0:	69fb      	ldr	r3, [r7, #28]
 8001ba2:	f1c3 0307 	rsb	r3, r3, #7
 8001ba6:	2b04      	cmp	r3, #4
 8001ba8:	bf28      	it	cs
 8001baa:	2304      	movcs	r3, #4
 8001bac:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001bae:	69fb      	ldr	r3, [r7, #28]
 8001bb0:	3304      	adds	r3, #4
 8001bb2:	2b06      	cmp	r3, #6
 8001bb4:	d902      	bls.n	8001bbc <NVIC_EncodePriority+0x30>
 8001bb6:	69fb      	ldr	r3, [r7, #28]
 8001bb8:	3b03      	subs	r3, #3
 8001bba:	e000      	b.n	8001bbe <NVIC_EncodePriority+0x32>
 8001bbc:	2300      	movs	r3, #0
 8001bbe:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001bc0:	f04f 32ff 	mov.w	r2, #4294967295
 8001bc4:	69bb      	ldr	r3, [r7, #24]
 8001bc6:	fa02 f303 	lsl.w	r3, r2, r3
 8001bca:	43da      	mvns	r2, r3
 8001bcc:	68bb      	ldr	r3, [r7, #8]
 8001bce:	401a      	ands	r2, r3
 8001bd0:	697b      	ldr	r3, [r7, #20]
 8001bd2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001bd4:	f04f 31ff 	mov.w	r1, #4294967295
 8001bd8:	697b      	ldr	r3, [r7, #20]
 8001bda:	fa01 f303 	lsl.w	r3, r1, r3
 8001bde:	43d9      	mvns	r1, r3
 8001be0:	687b      	ldr	r3, [r7, #4]
 8001be2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001be4:	4313      	orrs	r3, r2
}
 8001be6:	4618      	mov	r0, r3
 8001be8:	3724      	adds	r7, #36	; 0x24
 8001bea:	46bd      	mov	sp, r7
 8001bec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bf0:	4770      	bx	lr
	...

08001bf4 <SysTick_Config>:
{
 8001bf4:	b580      	push	{r7, lr}
 8001bf6:	b082      	sub	sp, #8
 8001bf8:	af00      	add	r7, sp, #0
 8001bfa:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001bfc:	687b      	ldr	r3, [r7, #4]
 8001bfe:	3b01      	subs	r3, #1
 8001c00:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001c04:	d301      	bcc.n	8001c0a <SysTick_Config+0x16>
    return (1UL);                                                   /* Reload value impossible */
 8001c06:	2301      	movs	r3, #1
 8001c08:	e00f      	b.n	8001c2a <SysTick_Config+0x36>
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001c0a:	4a0a      	ldr	r2, [pc, #40]	; (8001c34 <SysTick_Config+0x40>)
 8001c0c:	687b      	ldr	r3, [r7, #4]
 8001c0e:	3b01      	subs	r3, #1
 8001c10:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001c12:	210f      	movs	r1, #15
 8001c14:	f04f 30ff 	mov.w	r0, #4294967295
 8001c18:	f7ff ff8e 	bl	8001b38 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001c1c:	4b05      	ldr	r3, [pc, #20]	; (8001c34 <SysTick_Config+0x40>)
 8001c1e:	2200      	movs	r2, #0
 8001c20:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001c22:	4b04      	ldr	r3, [pc, #16]	; (8001c34 <SysTick_Config+0x40>)
 8001c24:	2207      	movs	r2, #7
 8001c26:	601a      	str	r2, [r3, #0]
  return (0UL);                                                     /* Function successful */
 8001c28:	2300      	movs	r3, #0
}
 8001c2a:	4618      	mov	r0, r3
 8001c2c:	3708      	adds	r7, #8
 8001c2e:	46bd      	mov	sp, r7
 8001c30:	bd80      	pop	{r7, pc}
 8001c32:	bf00      	nop
 8001c34:	e000e010 	.word	0xe000e010

08001c38 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001c38:	b580      	push	{r7, lr}
 8001c3a:	b082      	sub	sp, #8
 8001c3c:	af00      	add	r7, sp, #0
 8001c3e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
 8001c40:	687b      	ldr	r3, [r7, #4]
 8001c42:	2b07      	cmp	r3, #7
 8001c44:	d00f      	beq.n	8001c66 <HAL_NVIC_SetPriorityGrouping+0x2e>
 8001c46:	687b      	ldr	r3, [r7, #4]
 8001c48:	2b06      	cmp	r3, #6
 8001c4a:	d00c      	beq.n	8001c66 <HAL_NVIC_SetPriorityGrouping+0x2e>
 8001c4c:	687b      	ldr	r3, [r7, #4]
 8001c4e:	2b05      	cmp	r3, #5
 8001c50:	d009      	beq.n	8001c66 <HAL_NVIC_SetPriorityGrouping+0x2e>
 8001c52:	687b      	ldr	r3, [r7, #4]
 8001c54:	2b04      	cmp	r3, #4
 8001c56:	d006      	beq.n	8001c66 <HAL_NVIC_SetPriorityGrouping+0x2e>
 8001c58:	687b      	ldr	r3, [r7, #4]
 8001c5a:	2b03      	cmp	r3, #3
 8001c5c:	d003      	beq.n	8001c66 <HAL_NVIC_SetPriorityGrouping+0x2e>
 8001c5e:	2192      	movs	r1, #146	; 0x92
 8001c60:	4804      	ldr	r0, [pc, #16]	; (8001c74 <HAL_NVIC_SetPriorityGrouping+0x3c>)
 8001c62:	f7ff fa61 	bl	8001128 <assert_failed>

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001c66:	6878      	ldr	r0, [r7, #4]
 8001c68:	f7ff fef4 	bl	8001a54 <__NVIC_SetPriorityGrouping>
}
 8001c6c:	bf00      	nop
 8001c6e:	3708      	adds	r7, #8
 8001c70:	46bd      	mov	sp, r7
 8001c72:	bd80      	pop	{r7, pc}
 8001c74:	08010a2c 	.word	0x08010a2c

08001c78 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001c78:	b580      	push	{r7, lr}
 8001c7a:	b086      	sub	sp, #24
 8001c7c:	af00      	add	r7, sp, #0
 8001c7e:	4603      	mov	r3, r0
 8001c80:	60b9      	str	r1, [r7, #8]
 8001c82:	607a      	str	r2, [r7, #4]
 8001c84:	81fb      	strh	r3, [r7, #14]
  uint32_t prioritygroup;

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
 8001c86:	687b      	ldr	r3, [r7, #4]
 8001c88:	2b0f      	cmp	r3, #15
 8001c8a:	d903      	bls.n	8001c94 <HAL_NVIC_SetPriority+0x1c>
 8001c8c:	21aa      	movs	r1, #170	; 0xaa
 8001c8e:	480e      	ldr	r0, [pc, #56]	; (8001cc8 <HAL_NVIC_SetPriority+0x50>)
 8001c90:	f7ff fa4a 	bl	8001128 <assert_failed>
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
 8001c94:	68bb      	ldr	r3, [r7, #8]
 8001c96:	2b0f      	cmp	r3, #15
 8001c98:	d903      	bls.n	8001ca2 <HAL_NVIC_SetPriority+0x2a>
 8001c9a:	21ab      	movs	r1, #171	; 0xab
 8001c9c:	480a      	ldr	r0, [pc, #40]	; (8001cc8 <HAL_NVIC_SetPriority+0x50>)
 8001c9e:	f7ff fa43 	bl	8001128 <assert_failed>

  prioritygroup = NVIC_GetPriorityGrouping();
 8001ca2:	f7ff fefb 	bl	8001a9c <__NVIC_GetPriorityGrouping>
 8001ca6:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001ca8:	687a      	ldr	r2, [r7, #4]
 8001caa:	68b9      	ldr	r1, [r7, #8]
 8001cac:	6978      	ldr	r0, [r7, #20]
 8001cae:	f7ff ff6d 	bl	8001b8c <NVIC_EncodePriority>
 8001cb2:	4602      	mov	r2, r0
 8001cb4:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8001cb8:	4611      	mov	r1, r2
 8001cba:	4618      	mov	r0, r3
 8001cbc:	f7ff ff3c 	bl	8001b38 <__NVIC_SetPriority>
}
 8001cc0:	bf00      	nop
 8001cc2:	3718      	adds	r7, #24
 8001cc4:	46bd      	mov	sp, r7
 8001cc6:	bd80      	pop	{r7, pc}
 8001cc8:	08010a2c 	.word	0x08010a2c

08001ccc <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32h7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001ccc:	b580      	push	{r7, lr}
 8001cce:	b082      	sub	sp, #8
 8001cd0:	af00      	add	r7, sp, #0
 8001cd2:	4603      	mov	r3, r0
 8001cd4:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
 8001cd6:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001cda:	2b00      	cmp	r3, #0
 8001cdc:	da03      	bge.n	8001ce6 <HAL_NVIC_EnableIRQ+0x1a>
 8001cde:	21be      	movs	r1, #190	; 0xbe
 8001ce0:	4805      	ldr	r0, [pc, #20]	; (8001cf8 <HAL_NVIC_EnableIRQ+0x2c>)
 8001ce2:	f7ff fa21 	bl	8001128 <assert_failed>

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001ce6:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001cea:	4618      	mov	r0, r3
 8001cec:	f7ff fee4 	bl	8001ab8 <__NVIC_EnableIRQ>
}
 8001cf0:	bf00      	nop
 8001cf2:	3708      	adds	r7, #8
 8001cf4:	46bd      	mov	sp, r7
 8001cf6:	bd80      	pop	{r7, pc}
 8001cf8:	08010a2c 	.word	0x08010a2c

08001cfc <HAL_NVIC_DisableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32h7xxxx.h))
  * @retval None
  */
void HAL_NVIC_DisableIRQ(IRQn_Type IRQn)
{
 8001cfc:	b580      	push	{r7, lr}
 8001cfe:	b082      	sub	sp, #8
 8001d00:	af00      	add	r7, sp, #0
 8001d02:	4603      	mov	r3, r0
 8001d04:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
 8001d06:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001d0a:	2b00      	cmp	r3, #0
 8001d0c:	da03      	bge.n	8001d16 <HAL_NVIC_DisableIRQ+0x1a>
 8001d0e:	21ce      	movs	r1, #206	; 0xce
 8001d10:	4805      	ldr	r0, [pc, #20]	; (8001d28 <HAL_NVIC_DisableIRQ+0x2c>)
 8001d12:	f7ff fa09 	bl	8001128 <assert_failed>

  /* Disable interrupt */
  NVIC_DisableIRQ(IRQn);
 8001d16:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001d1a:	4618      	mov	r0, r3
 8001d1c:	f7ff feea 	bl	8001af4 <__NVIC_DisableIRQ>
}
 8001d20:	bf00      	nop
 8001d22:	3708      	adds	r7, #8
 8001d24:	46bd      	mov	sp, r7
 8001d26:	bd80      	pop	{r7, pc}
 8001d28:	08010a2c 	.word	0x08010a2c

08001d2c <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status   - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001d2c:	b580      	push	{r7, lr}
 8001d2e:	b082      	sub	sp, #8
 8001d30:	af00      	add	r7, sp, #0
 8001d32:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001d34:	6878      	ldr	r0, [r7, #4]
 8001d36:	f7ff ff5d 	bl	8001bf4 <SysTick_Config>
 8001d3a:	4603      	mov	r3, r0
}
 8001d3c:	4618      	mov	r0, r3
 8001d3e:	3708      	adds	r7, #8
 8001d40:	46bd      	mov	sp, r7
 8001d42:	bd80      	pop	{r7, pc}

08001d44 <HAL_DCMI_Init>:
  * @param  hdcmi pointer to a DCMI_HandleTypeDef structure that contains
  *               the configuration information for DCMI.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DCMI_Init(DCMI_HandleTypeDef *hdcmi)
{
 8001d44:	b580      	push	{r7, lr}
 8001d46:	b082      	sub	sp, #8
 8001d48:	af00      	add	r7, sp, #0
 8001d4a:	6078      	str	r0, [r7, #4]
  /* Check the DCMI peripheral state */
  if(hdcmi == NULL)
 8001d4c:	687b      	ldr	r3, [r7, #4]
 8001d4e:	2b00      	cmp	r3, #0
 8001d50:	d101      	bne.n	8001d56 <HAL_DCMI_Init+0x12>
  {
     return HAL_ERROR;
 8001d52:	2301      	movs	r3, #1
 8001d54:	e10e      	b.n	8001f74 <HAL_DCMI_Init+0x230>
  }

  /* Check function parameters */
  assert_param(IS_DCMI_ALL_INSTANCE(hdcmi->Instance));
 8001d56:	687b      	ldr	r3, [r7, #4]
 8001d58:	681b      	ldr	r3, [r3, #0]
 8001d5a:	4a88      	ldr	r2, [pc, #544]	; (8001f7c <HAL_DCMI_Init+0x238>)
 8001d5c:	4293      	cmp	r3, r2
 8001d5e:	d003      	beq.n	8001d68 <HAL_DCMI_Init+0x24>
 8001d60:	21b6      	movs	r1, #182	; 0xb6
 8001d62:	4887      	ldr	r0, [pc, #540]	; (8001f80 <HAL_DCMI_Init+0x23c>)
 8001d64:	f7ff f9e0 	bl	8001128 <assert_failed>
  assert_param(IS_DCMI_PCKPOLARITY(hdcmi->Init.PCKPolarity));
 8001d68:	687b      	ldr	r3, [r7, #4]
 8001d6a:	689b      	ldr	r3, [r3, #8]
 8001d6c:	2b00      	cmp	r3, #0
 8001d6e:	d007      	beq.n	8001d80 <HAL_DCMI_Init+0x3c>
 8001d70:	687b      	ldr	r3, [r7, #4]
 8001d72:	689b      	ldr	r3, [r3, #8]
 8001d74:	2b20      	cmp	r3, #32
 8001d76:	d003      	beq.n	8001d80 <HAL_DCMI_Init+0x3c>
 8001d78:	21b7      	movs	r1, #183	; 0xb7
 8001d7a:	4881      	ldr	r0, [pc, #516]	; (8001f80 <HAL_DCMI_Init+0x23c>)
 8001d7c:	f7ff f9d4 	bl	8001128 <assert_failed>
  assert_param(IS_DCMI_VSPOLARITY(hdcmi->Init.VSPolarity));
 8001d80:	687b      	ldr	r3, [r7, #4]
 8001d82:	68db      	ldr	r3, [r3, #12]
 8001d84:	2b00      	cmp	r3, #0
 8001d86:	d007      	beq.n	8001d98 <HAL_DCMI_Init+0x54>
 8001d88:	687b      	ldr	r3, [r7, #4]
 8001d8a:	68db      	ldr	r3, [r3, #12]
 8001d8c:	2b80      	cmp	r3, #128	; 0x80
 8001d8e:	d003      	beq.n	8001d98 <HAL_DCMI_Init+0x54>
 8001d90:	21b8      	movs	r1, #184	; 0xb8
 8001d92:	487b      	ldr	r0, [pc, #492]	; (8001f80 <HAL_DCMI_Init+0x23c>)
 8001d94:	f7ff f9c8 	bl	8001128 <assert_failed>
  assert_param(IS_DCMI_HSPOLARITY(hdcmi->Init.HSPolarity));
 8001d98:	687b      	ldr	r3, [r7, #4]
 8001d9a:	691b      	ldr	r3, [r3, #16]
 8001d9c:	2b00      	cmp	r3, #0
 8001d9e:	d007      	beq.n	8001db0 <HAL_DCMI_Init+0x6c>
 8001da0:	687b      	ldr	r3, [r7, #4]
 8001da2:	691b      	ldr	r3, [r3, #16]
 8001da4:	2b40      	cmp	r3, #64	; 0x40
 8001da6:	d003      	beq.n	8001db0 <HAL_DCMI_Init+0x6c>
 8001da8:	21b9      	movs	r1, #185	; 0xb9
 8001daa:	4875      	ldr	r0, [pc, #468]	; (8001f80 <HAL_DCMI_Init+0x23c>)
 8001dac:	f7ff f9bc 	bl	8001128 <assert_failed>
  assert_param(IS_DCMI_SYNCHRO(hdcmi->Init.SynchroMode));
 8001db0:	687b      	ldr	r3, [r7, #4]
 8001db2:	685b      	ldr	r3, [r3, #4]
 8001db4:	2b00      	cmp	r3, #0
 8001db6:	d007      	beq.n	8001dc8 <HAL_DCMI_Init+0x84>
 8001db8:	687b      	ldr	r3, [r7, #4]
 8001dba:	685b      	ldr	r3, [r3, #4]
 8001dbc:	2b10      	cmp	r3, #16
 8001dbe:	d003      	beq.n	8001dc8 <HAL_DCMI_Init+0x84>
 8001dc0:	21ba      	movs	r1, #186	; 0xba
 8001dc2:	486f      	ldr	r0, [pc, #444]	; (8001f80 <HAL_DCMI_Init+0x23c>)
 8001dc4:	f7ff f9b0 	bl	8001128 <assert_failed>
  assert_param(IS_DCMI_CAPTURE_RATE(hdcmi->Init.CaptureRate));
 8001dc8:	687b      	ldr	r3, [r7, #4]
 8001dca:	695b      	ldr	r3, [r3, #20]
 8001dcc:	2b00      	cmp	r3, #0
 8001dce:	d00d      	beq.n	8001dec <HAL_DCMI_Init+0xa8>
 8001dd0:	687b      	ldr	r3, [r7, #4]
 8001dd2:	695b      	ldr	r3, [r3, #20]
 8001dd4:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8001dd8:	d008      	beq.n	8001dec <HAL_DCMI_Init+0xa8>
 8001dda:	687b      	ldr	r3, [r7, #4]
 8001ddc:	695b      	ldr	r3, [r3, #20]
 8001dde:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8001de2:	d003      	beq.n	8001dec <HAL_DCMI_Init+0xa8>
 8001de4:	21bb      	movs	r1, #187	; 0xbb
 8001de6:	4866      	ldr	r0, [pc, #408]	; (8001f80 <HAL_DCMI_Init+0x23c>)
 8001de8:	f7ff f99e 	bl	8001128 <assert_failed>
  assert_param(IS_DCMI_EXTENDED_DATA(hdcmi->Init.ExtendedDataMode));
 8001dec:	687b      	ldr	r3, [r7, #4]
 8001dee:	699b      	ldr	r3, [r3, #24]
 8001df0:	2b00      	cmp	r3, #0
 8001df2:	d012      	beq.n	8001e1a <HAL_DCMI_Init+0xd6>
 8001df4:	687b      	ldr	r3, [r7, #4]
 8001df6:	699b      	ldr	r3, [r3, #24]
 8001df8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001dfc:	d00d      	beq.n	8001e1a <HAL_DCMI_Init+0xd6>
 8001dfe:	687b      	ldr	r3, [r7, #4]
 8001e00:	699b      	ldr	r3, [r3, #24]
 8001e02:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8001e06:	d008      	beq.n	8001e1a <HAL_DCMI_Init+0xd6>
 8001e08:	687b      	ldr	r3, [r7, #4]
 8001e0a:	699b      	ldr	r3, [r3, #24]
 8001e0c:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8001e10:	d003      	beq.n	8001e1a <HAL_DCMI_Init+0xd6>
 8001e12:	21bc      	movs	r1, #188	; 0xbc
 8001e14:	485a      	ldr	r0, [pc, #360]	; (8001f80 <HAL_DCMI_Init+0x23c>)
 8001e16:	f7ff f987 	bl	8001128 <assert_failed>
  assert_param(IS_DCMI_MODE_JPEG(hdcmi->Init.JPEGMode));
 8001e1a:	687b      	ldr	r3, [r7, #4]
 8001e1c:	6a1b      	ldr	r3, [r3, #32]
 8001e1e:	2b00      	cmp	r3, #0
 8001e20:	d007      	beq.n	8001e32 <HAL_DCMI_Init+0xee>
 8001e22:	687b      	ldr	r3, [r7, #4]
 8001e24:	6a1b      	ldr	r3, [r3, #32]
 8001e26:	2b08      	cmp	r3, #8
 8001e28:	d003      	beq.n	8001e32 <HAL_DCMI_Init+0xee>
 8001e2a:	21bd      	movs	r1, #189	; 0xbd
 8001e2c:	4854      	ldr	r0, [pc, #336]	; (8001f80 <HAL_DCMI_Init+0x23c>)
 8001e2e:	f7ff f97b 	bl	8001128 <assert_failed>

  assert_param(IS_DCMI_BYTE_SELECT_MODE(hdcmi->Init.ByteSelectMode));
 8001e32:	687b      	ldr	r3, [r7, #4]
 8001e34:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001e36:	2b00      	cmp	r3, #0
 8001e38:	d012      	beq.n	8001e60 <HAL_DCMI_Init+0x11c>
 8001e3a:	687b      	ldr	r3, [r7, #4]
 8001e3c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001e3e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001e42:	d00d      	beq.n	8001e60 <HAL_DCMI_Init+0x11c>
 8001e44:	687b      	ldr	r3, [r7, #4]
 8001e46:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001e48:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8001e4c:	d008      	beq.n	8001e60 <HAL_DCMI_Init+0x11c>
 8001e4e:	687b      	ldr	r3, [r7, #4]
 8001e50:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001e52:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 8001e56:	d003      	beq.n	8001e60 <HAL_DCMI_Init+0x11c>
 8001e58:	21bf      	movs	r1, #191	; 0xbf
 8001e5a:	4849      	ldr	r0, [pc, #292]	; (8001f80 <HAL_DCMI_Init+0x23c>)
 8001e5c:	f7ff f964 	bl	8001128 <assert_failed>
  assert_param(IS_DCMI_BYTE_SELECT_START(hdcmi->Init.ByteSelectStart));
 8001e60:	687b      	ldr	r3, [r7, #4]
 8001e62:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001e64:	2b00      	cmp	r3, #0
 8001e66:	d008      	beq.n	8001e7a <HAL_DCMI_Init+0x136>
 8001e68:	687b      	ldr	r3, [r7, #4]
 8001e6a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001e6c:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8001e70:	d003      	beq.n	8001e7a <HAL_DCMI_Init+0x136>
 8001e72:	21c0      	movs	r1, #192	; 0xc0
 8001e74:	4842      	ldr	r0, [pc, #264]	; (8001f80 <HAL_DCMI_Init+0x23c>)
 8001e76:	f7ff f957 	bl	8001128 <assert_failed>
  assert_param(IS_DCMI_LINE_SELECT_MODE(hdcmi->Init.LineSelectMode));
 8001e7a:	687b      	ldr	r3, [r7, #4]
 8001e7c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001e7e:	2b00      	cmp	r3, #0
 8001e80:	d008      	beq.n	8001e94 <HAL_DCMI_Init+0x150>
 8001e82:	687b      	ldr	r3, [r7, #4]
 8001e84:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001e86:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 8001e8a:	d003      	beq.n	8001e94 <HAL_DCMI_Init+0x150>
 8001e8c:	21c1      	movs	r1, #193	; 0xc1
 8001e8e:	483c      	ldr	r0, [pc, #240]	; (8001f80 <HAL_DCMI_Init+0x23c>)
 8001e90:	f7ff f94a 	bl	8001128 <assert_failed>
  assert_param(IS_DCMI_LINE_SELECT_START(hdcmi->Init.LineSelectStart));
 8001e94:	687b      	ldr	r3, [r7, #4]
 8001e96:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001e98:	2b00      	cmp	r3, #0
 8001e9a:	d008      	beq.n	8001eae <HAL_DCMI_Init+0x16a>
 8001e9c:	687b      	ldr	r3, [r7, #4]
 8001e9e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001ea0:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8001ea4:	d003      	beq.n	8001eae <HAL_DCMI_Init+0x16a>
 8001ea6:	21c2      	movs	r1, #194	; 0xc2
 8001ea8:	4835      	ldr	r0, [pc, #212]	; (8001f80 <HAL_DCMI_Init+0x23c>)
 8001eaa:	f7ff f93d 	bl	8001128 <assert_failed>
    /* Init the low level hardware */
    hdcmi->MspInitCallback(hdcmi);
  }

#else
  if(hdcmi->State == HAL_DCMI_STATE_RESET)
 8001eae:	687b      	ldr	r3, [r7, #4]
 8001eb0:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8001eb4:	b2db      	uxtb	r3, r3
 8001eb6:	2b00      	cmp	r3, #0
 8001eb8:	d102      	bne.n	8001ec0 <HAL_DCMI_Init+0x17c>
  {
    /* Init the low level hardware */
    HAL_DCMI_MspInit(hdcmi);
 8001eba:	6878      	ldr	r0, [r7, #4]
 8001ebc:	f7fe fc26 	bl	800070c <HAL_DCMI_MspInit>
  }
#endif /* USE_HAL_DCMI_REGISTER_CALLBACKS */

  /* Change the DCMI state */
  hdcmi->State = HAL_DCMI_STATE_BUSY;
 8001ec0:	687b      	ldr	r3, [r7, #4]
 8001ec2:	2202      	movs	r2, #2
 8001ec4:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
                          /* Configures the HS, VS, DE and PC polarity */
  hdcmi->Instance->CR &= ~(DCMI_CR_PCKPOL | DCMI_CR_HSPOL  | DCMI_CR_VSPOL  | DCMI_CR_EDM_0 |\
 8001ec8:	687b      	ldr	r3, [r7, #4]
 8001eca:	681b      	ldr	r3, [r3, #0]
 8001ecc:	6819      	ldr	r1, [r3, #0]
 8001ece:	687b      	ldr	r3, [r7, #4]
 8001ed0:	681a      	ldr	r2, [r3, #0]
 8001ed2:	4b2c      	ldr	r3, [pc, #176]	; (8001f84 <HAL_DCMI_Init+0x240>)
 8001ed4:	400b      	ands	r3, r1
 8001ed6:	6013      	str	r3, [r2, #0]
                           DCMI_CR_EDM_1  | DCMI_CR_FCRC_0 | DCMI_CR_FCRC_1 | DCMI_CR_JPEG  |\
                           DCMI_CR_ESS | DCMI_CR_BSM_0 | DCMI_CR_BSM_1 | DCMI_CR_OEBS |\
                           DCMI_CR_LSM | DCMI_CR_OELS);

  hdcmi->Instance->CR |=  (uint32_t)(hdcmi->Init.SynchroMode | hdcmi->Init.CaptureRate |\
 8001ed8:	687b      	ldr	r3, [r7, #4]
 8001eda:	681b      	ldr	r3, [r3, #0]
 8001edc:	6819      	ldr	r1, [r3, #0]
 8001ede:	687b      	ldr	r3, [r7, #4]
 8001ee0:	685a      	ldr	r2, [r3, #4]
 8001ee2:	687b      	ldr	r3, [r7, #4]
 8001ee4:	695b      	ldr	r3, [r3, #20]
 8001ee6:	431a      	orrs	r2, r3
                                     hdcmi->Init.VSPolarity  | hdcmi->Init.HSPolarity  |\
 8001ee8:	687b      	ldr	r3, [r7, #4]
 8001eea:	68db      	ldr	r3, [r3, #12]
  hdcmi->Instance->CR |=  (uint32_t)(hdcmi->Init.SynchroMode | hdcmi->Init.CaptureRate |\
 8001eec:	431a      	orrs	r2, r3
                                     hdcmi->Init.VSPolarity  | hdcmi->Init.HSPolarity  |\
 8001eee:	687b      	ldr	r3, [r7, #4]
 8001ef0:	691b      	ldr	r3, [r3, #16]
 8001ef2:	431a      	orrs	r2, r3
                                     hdcmi->Init.PCKPolarity | hdcmi->Init.ExtendedDataMode |\
 8001ef4:	687b      	ldr	r3, [r7, #4]
 8001ef6:	689b      	ldr	r3, [r3, #8]
                                     hdcmi->Init.VSPolarity  | hdcmi->Init.HSPolarity  |\
 8001ef8:	431a      	orrs	r2, r3
                                     hdcmi->Init.PCKPolarity | hdcmi->Init.ExtendedDataMode |\
 8001efa:	687b      	ldr	r3, [r7, #4]
 8001efc:	699b      	ldr	r3, [r3, #24]
 8001efe:	431a      	orrs	r2, r3
                                     hdcmi->Init.JPEGMode | hdcmi->Init.ByteSelectMode |\
 8001f00:	687b      	ldr	r3, [r7, #4]
 8001f02:	6a1b      	ldr	r3, [r3, #32]
                                     hdcmi->Init.PCKPolarity | hdcmi->Init.ExtendedDataMode |\
 8001f04:	431a      	orrs	r2, r3
                                     hdcmi->Init.JPEGMode | hdcmi->Init.ByteSelectMode |\
 8001f06:	687b      	ldr	r3, [r7, #4]
 8001f08:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001f0a:	431a      	orrs	r2, r3
                                     hdcmi->Init.ByteSelectStart | hdcmi->Init.LineSelectMode |\
 8001f0c:	687b      	ldr	r3, [r7, #4]
 8001f0e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
                                     hdcmi->Init.JPEGMode | hdcmi->Init.ByteSelectMode |\
 8001f10:	431a      	orrs	r2, r3
                                     hdcmi->Init.ByteSelectStart | hdcmi->Init.LineSelectMode |\
 8001f12:	687b      	ldr	r3, [r7, #4]
 8001f14:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001f16:	431a      	orrs	r2, r3
                                     hdcmi->Init.LineSelectStart);
 8001f18:	687b      	ldr	r3, [r7, #4]
 8001f1a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
                                     hdcmi->Init.ByteSelectStart | hdcmi->Init.LineSelectMode |\
 8001f1c:	431a      	orrs	r2, r3
  hdcmi->Instance->CR |=  (uint32_t)(hdcmi->Init.SynchroMode | hdcmi->Init.CaptureRate |\
 8001f1e:	687b      	ldr	r3, [r7, #4]
 8001f20:	681b      	ldr	r3, [r3, #0]
 8001f22:	430a      	orrs	r2, r1
 8001f24:	601a      	str	r2, [r3, #0]

  if(hdcmi->Init.SynchroMode == DCMI_SYNCHRO_EMBEDDED)
 8001f26:	687b      	ldr	r3, [r7, #4]
 8001f28:	685b      	ldr	r3, [r3, #4]
 8001f2a:	2b10      	cmp	r3, #16
 8001f2c:	d112      	bne.n	8001f54 <HAL_DCMI_Init+0x210>
  {
    hdcmi->Instance->ESCR = (((uint32_t)hdcmi->Init.SyncroCode.FrameStartCode)    |\
 8001f2e:	687b      	ldr	r3, [r7, #4]
 8001f30:	7f1b      	ldrb	r3, [r3, #28]
 8001f32:	461a      	mov	r2, r3
                             ((uint32_t)hdcmi->Init.SyncroCode.LineStartCode << DCMI_ESCR_LSC_Pos)|\
 8001f34:	687b      	ldr	r3, [r7, #4]
 8001f36:	7f5b      	ldrb	r3, [r3, #29]
 8001f38:	021b      	lsls	r3, r3, #8
    hdcmi->Instance->ESCR = (((uint32_t)hdcmi->Init.SyncroCode.FrameStartCode)    |\
 8001f3a:	431a      	orrs	r2, r3
                             ((uint32_t)hdcmi->Init.SyncroCode.LineEndCode << DCMI_ESCR_LEC_Pos) |\
 8001f3c:	687b      	ldr	r3, [r7, #4]
 8001f3e:	7f9b      	ldrb	r3, [r3, #30]
 8001f40:	041b      	lsls	r3, r3, #16
                             ((uint32_t)hdcmi->Init.SyncroCode.LineStartCode << DCMI_ESCR_LSC_Pos)|\
 8001f42:	ea42 0103 	orr.w	r1, r2, r3
                             ((uint32_t)hdcmi->Init.SyncroCode.FrameEndCode << DCMI_ESCR_FEC_Pos));
 8001f46:	687b      	ldr	r3, [r7, #4]
 8001f48:	7fdb      	ldrb	r3, [r3, #31]
 8001f4a:	061a      	lsls	r2, r3, #24
    hdcmi->Instance->ESCR = (((uint32_t)hdcmi->Init.SyncroCode.FrameStartCode)    |\
 8001f4c:	687b      	ldr	r3, [r7, #4]
 8001f4e:	681b      	ldr	r3, [r3, #0]
                             ((uint32_t)hdcmi->Init.SyncroCode.LineEndCode << DCMI_ESCR_LEC_Pos) |\
 8001f50:	430a      	orrs	r2, r1
    hdcmi->Instance->ESCR = (((uint32_t)hdcmi->Init.SyncroCode.FrameStartCode)    |\
 8001f52:	619a      	str	r2, [r3, #24]

  }

  /* Enable the Line, Vsync, Error and Overrun interrupts */
  __HAL_DCMI_ENABLE_IT(hdcmi, DCMI_IT_LINE | DCMI_IT_VSYNC | DCMI_IT_ERR | DCMI_IT_OVR);
 8001f54:	687b      	ldr	r3, [r7, #4]
 8001f56:	681b      	ldr	r3, [r3, #0]
 8001f58:	68da      	ldr	r2, [r3, #12]
 8001f5a:	687b      	ldr	r3, [r7, #4]
 8001f5c:	681b      	ldr	r3, [r3, #0]
 8001f5e:	f042 021e 	orr.w	r2, r2, #30
 8001f62:	60da      	str	r2, [r3, #12]

  /* Update error code */
  hdcmi->ErrorCode = HAL_DCMI_ERROR_NONE;
 8001f64:	687b      	ldr	r3, [r7, #4]
 8001f66:	2200      	movs	r2, #0
 8001f68:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Initialize the DCMI state*/
  hdcmi->State  = HAL_DCMI_STATE_READY;
 8001f6a:	687b      	ldr	r3, [r7, #4]
 8001f6c:	2201      	movs	r2, #1
 8001f6e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 8001f72:	2300      	movs	r3, #0
}
 8001f74:	4618      	mov	r0, r3
 8001f76:	3708      	adds	r7, #8
 8001f78:	46bd      	mov	sp, r7
 8001f7a:	bd80      	pop	{r7, pc}
 8001f7c:	48020000 	.word	0x48020000
 8001f80:	08010a68 	.word	0x08010a68
 8001f84:	ffe0f007 	.word	0xffe0f007

08001f88 <HAL_DCMI_IRQHandler>:
  * @param  hdcmi pointer to a DCMI_HandleTypeDef structure that contains
  *               the configuration information for the DCMI.
  * @retval None
  */
void HAL_DCMI_IRQHandler(DCMI_HandleTypeDef *hdcmi)
{
 8001f88:	b580      	push	{r7, lr}
 8001f8a:	b084      	sub	sp, #16
 8001f8c:	af00      	add	r7, sp, #0
 8001f8e:	6078      	str	r0, [r7, #4]
  uint32_t isr_value = READ_REG(hdcmi->Instance->MISR);
 8001f90:	687b      	ldr	r3, [r7, #4]
 8001f92:	681b      	ldr	r3, [r3, #0]
 8001f94:	691b      	ldr	r3, [r3, #16]
 8001f96:	60fb      	str	r3, [r7, #12]

  /* Synchronization error interrupt management *******************************/
  if((isr_value & DCMI_FLAG_ERRRI) == DCMI_FLAG_ERRRI)
 8001f98:	68fb      	ldr	r3, [r7, #12]
 8001f9a:	f003 0304 	and.w	r3, r3, #4
 8001f9e:	2b00      	cmp	r3, #0
 8001fa0:	d016      	beq.n	8001fd0 <HAL_DCMI_IRQHandler+0x48>
  {
    /* Clear the Synchronization error flag */
    __HAL_DCMI_CLEAR_FLAG(hdcmi, DCMI_FLAG_ERRRI);
 8001fa2:	687b      	ldr	r3, [r7, #4]
 8001fa4:	681b      	ldr	r3, [r3, #0]
 8001fa6:	2204      	movs	r2, #4
 8001fa8:	615a      	str	r2, [r3, #20]

    /* Update error code */
    hdcmi->ErrorCode |= HAL_DCMI_ERROR_SYNC;
 8001faa:	687b      	ldr	r3, [r7, #4]
 8001fac:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001fae:	f043 0202 	orr.w	r2, r3, #2
 8001fb2:	687b      	ldr	r3, [r7, #4]
 8001fb4:	64da      	str	r2, [r3, #76]	; 0x4c

    /* Change DCMI state */
    hdcmi->State = HAL_DCMI_STATE_ERROR;
 8001fb6:	687b      	ldr	r3, [r7, #4]
 8001fb8:	2204      	movs	r2, #4
 8001fba:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

    /* Set the synchronization error callback */
    hdcmi->DMA_Handle->XferAbortCallback = DCMI_DMAError;
 8001fbe:	687b      	ldr	r3, [r7, #4]
 8001fc0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001fc2:	4a31      	ldr	r2, [pc, #196]	; (8002088 <HAL_DCMI_IRQHandler+0x100>)
 8001fc4:	651a      	str	r2, [r3, #80]	; 0x50

    /* Abort the DMA Transfer */
    (void)HAL_DMA_Abort_IT(hdcmi->DMA_Handle);
 8001fc6:	687b      	ldr	r3, [r7, #4]
 8001fc8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001fca:	4618      	mov	r0, r3
 8001fcc:	f000 fc8e 	bl	80028ec <HAL_DMA_Abort_IT>
  }
  /* Overflow interrupt management ********************************************/
  if((isr_value & DCMI_FLAG_OVRRI) == DCMI_FLAG_OVRRI)
 8001fd0:	68fb      	ldr	r3, [r7, #12]
 8001fd2:	f003 0302 	and.w	r3, r3, #2
 8001fd6:	2b00      	cmp	r3, #0
 8001fd8:	d016      	beq.n	8002008 <HAL_DCMI_IRQHandler+0x80>
  {
    /* Clear the Overflow flag */
    __HAL_DCMI_CLEAR_FLAG(hdcmi, DCMI_FLAG_OVRRI);
 8001fda:	687b      	ldr	r3, [r7, #4]
 8001fdc:	681b      	ldr	r3, [r3, #0]
 8001fde:	2202      	movs	r2, #2
 8001fe0:	615a      	str	r2, [r3, #20]

    /* Update error code */
    hdcmi->ErrorCode |= HAL_DCMI_ERROR_OVR;
 8001fe2:	687b      	ldr	r3, [r7, #4]
 8001fe4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001fe6:	f043 0201 	orr.w	r2, r3, #1
 8001fea:	687b      	ldr	r3, [r7, #4]
 8001fec:	64da      	str	r2, [r3, #76]	; 0x4c

    /* Change DCMI state */
    hdcmi->State = HAL_DCMI_STATE_ERROR;
 8001fee:	687b      	ldr	r3, [r7, #4]
 8001ff0:	2204      	movs	r2, #4
 8001ff2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

    /* Set the overflow callback */
    hdcmi->DMA_Handle->XferAbortCallback = DCMI_DMAError;
 8001ff6:	687b      	ldr	r3, [r7, #4]
 8001ff8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001ffa:	4a23      	ldr	r2, [pc, #140]	; (8002088 <HAL_DCMI_IRQHandler+0x100>)
 8001ffc:	651a      	str	r2, [r3, #80]	; 0x50

    /* Abort the DMA Transfer */
    (void)HAL_DMA_Abort_IT(hdcmi->DMA_Handle);
 8001ffe:	687b      	ldr	r3, [r7, #4]
 8002000:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002002:	4618      	mov	r0, r3
 8002004:	f000 fc72 	bl	80028ec <HAL_DMA_Abort_IT>
  }
  /* Line Interrupt management ************************************************/
  if((isr_value & DCMI_FLAG_LINERI) == DCMI_FLAG_LINERI)
 8002008:	68fb      	ldr	r3, [r7, #12]
 800200a:	f003 0310 	and.w	r3, r3, #16
 800200e:	2b00      	cmp	r3, #0
 8002010:	d006      	beq.n	8002020 <HAL_DCMI_IRQHandler+0x98>
  {
    /* Clear the Line interrupt flag */
    __HAL_DCMI_CLEAR_FLAG(hdcmi, DCMI_FLAG_LINERI);
 8002012:	687b      	ldr	r3, [r7, #4]
 8002014:	681b      	ldr	r3, [r3, #0]
 8002016:	2210      	movs	r2, #16
 8002018:	615a      	str	r2, [r3, #20]

    /* Line interrupt Callback */
#if (USE_HAL_DCMI_REGISTER_CALLBACKS == 1)
    hdcmi->LineEventCallback(hdcmi);
#else
    HAL_DCMI_LineEventCallback(hdcmi);
 800201a:	6878      	ldr	r0, [r7, #4]
 800201c:	f000 f840 	bl	80020a0 <HAL_DCMI_LineEventCallback>
#endif /* USE_HAL_DCMI_REGISTER_CALLBACKS */

  }
  /* VSYNC interrupt management ***********************************************/
  if((isr_value & DCMI_FLAG_VSYNCRI) == DCMI_FLAG_VSYNCRI)
 8002020:	68fb      	ldr	r3, [r7, #12]
 8002022:	f003 0308 	and.w	r3, r3, #8
 8002026:	2b00      	cmp	r3, #0
 8002028:	d006      	beq.n	8002038 <HAL_DCMI_IRQHandler+0xb0>
  {
    /* Clear the VSYNC flag */
    __HAL_DCMI_CLEAR_FLAG(hdcmi, DCMI_FLAG_VSYNCRI);
 800202a:	687b      	ldr	r3, [r7, #4]
 800202c:	681b      	ldr	r3, [r3, #0]
 800202e:	2208      	movs	r2, #8
 8002030:	615a      	str	r2, [r3, #20]

    /* VSYNC Callback */
#if (USE_HAL_DCMI_REGISTER_CALLBACKS == 1)
    hdcmi->VsyncEventCallback(hdcmi);
#else
    HAL_DCMI_VsyncEventCallback(hdcmi);
 8002032:	6878      	ldr	r0, [r7, #4]
 8002034:	f000 f83e 	bl	80020b4 <HAL_DCMI_VsyncEventCallback>
#endif /* USE_HAL_DCMI_REGISTER_CALLBACKS */
  }
  /* FRAME interrupt management ***********************************************/
  if((isr_value & DCMI_FLAG_FRAMERI) == DCMI_FLAG_FRAMERI)
 8002038:	68fb      	ldr	r3, [r7, #12]
 800203a:	f003 0301 	and.w	r3, r3, #1
 800203e:	2b00      	cmp	r3, #0
 8002040:	d01d      	beq.n	800207e <HAL_DCMI_IRQHandler+0xf6>
  {
    /* When snapshot mode, disable Vsync, Error and Overrun interrupts */
    if((hdcmi->Instance->CR & DCMI_CR_CM) == DCMI_MODE_SNAPSHOT)
 8002042:	687b      	ldr	r3, [r7, #4]
 8002044:	681b      	ldr	r3, [r3, #0]
 8002046:	681b      	ldr	r3, [r3, #0]
 8002048:	f003 0302 	and.w	r3, r3, #2
 800204c:	2b02      	cmp	r3, #2
 800204e:	d107      	bne.n	8002060 <HAL_DCMI_IRQHandler+0xd8>
    {
      /* Disable the Line, Vsync, Error and Overrun interrupts */
      __HAL_DCMI_DISABLE_IT(hdcmi, DCMI_IT_LINE | DCMI_IT_VSYNC | DCMI_IT_ERR | DCMI_IT_OVR);
 8002050:	687b      	ldr	r3, [r7, #4]
 8002052:	681b      	ldr	r3, [r3, #0]
 8002054:	68da      	ldr	r2, [r3, #12]
 8002056:	687b      	ldr	r3, [r7, #4]
 8002058:	681b      	ldr	r3, [r3, #0]
 800205a:	f022 021e 	bic.w	r2, r2, #30
 800205e:	60da      	str	r2, [r3, #12]
    }

    /* Disable the Frame interrupt */
    __HAL_DCMI_DISABLE_IT(hdcmi, DCMI_IT_FRAME);
 8002060:	687b      	ldr	r3, [r7, #4]
 8002062:	681b      	ldr	r3, [r3, #0]
 8002064:	68da      	ldr	r2, [r3, #12]
 8002066:	687b      	ldr	r3, [r7, #4]
 8002068:	681b      	ldr	r3, [r3, #0]
 800206a:	f022 0201 	bic.w	r2, r2, #1
 800206e:	60da      	str	r2, [r3, #12]

    /* Clear the End of Frame flag */
    __HAL_DCMI_CLEAR_FLAG(hdcmi, DCMI_FLAG_FRAMERI);
 8002070:	687b      	ldr	r3, [r7, #4]
 8002072:	681b      	ldr	r3, [r3, #0]
 8002074:	2201      	movs	r2, #1
 8002076:	615a      	str	r2, [r3, #20]

    /* Frame Callback */
#if (USE_HAL_DCMI_REGISTER_CALLBACKS == 1)
    hdcmi->FrameEventCallback(hdcmi);
#else
    HAL_DCMI_FrameEventCallback(hdcmi);
 8002078:	6878      	ldr	r0, [r7, #4]
 800207a:	f000 f825 	bl	80020c8 <HAL_DCMI_FrameEventCallback>
#endif /* USE_HAL_DCMI_REGISTER_CALLBACKS */

  }
}
 800207e:	bf00      	nop
 8002080:	3710      	adds	r7, #16
 8002082:	46bd      	mov	sp, r7
 8002084:	bd80      	pop	{r7, pc}
 8002086:	bf00      	nop
 8002088:	080020dd 	.word	0x080020dd

0800208c <HAL_DCMI_ErrorCallback>:
  * @param  hdcmi pointer to a DCMI_HandleTypeDef structure that contains
  *               the configuration information for DCMI.
  * @retval None
  */
__weak void HAL_DCMI_ErrorCallback(DCMI_HandleTypeDef *hdcmi)
{
 800208c:	b480      	push	{r7}
 800208e:	b083      	sub	sp, #12
 8002090:	af00      	add	r7, sp, #0
 8002092:	6078      	str	r0, [r7, #4]
  UNUSED(hdcmi);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_DCMI_ErrorCallback could be implemented in the user file
   */
}
 8002094:	bf00      	nop
 8002096:	370c      	adds	r7, #12
 8002098:	46bd      	mov	sp, r7
 800209a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800209e:	4770      	bx	lr

080020a0 <HAL_DCMI_LineEventCallback>:
  * @param  hdcmi pointer to a DCMI_HandleTypeDef structure that contains
  *               the configuration information for DCMI.
  * @retval None
  */
__weak void HAL_DCMI_LineEventCallback(DCMI_HandleTypeDef *hdcmi)
{
 80020a0:	b480      	push	{r7}
 80020a2:	b083      	sub	sp, #12
 80020a4:	af00      	add	r7, sp, #0
 80020a6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hdcmi);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_DCMI_LineEventCallback could be implemented in the user file
   */
}
 80020a8:	bf00      	nop
 80020aa:	370c      	adds	r7, #12
 80020ac:	46bd      	mov	sp, r7
 80020ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020b2:	4770      	bx	lr

080020b4 <HAL_DCMI_VsyncEventCallback>:
  * @param  hdcmi pointer to a DCMI_HandleTypeDef structure that contains
  *               the configuration information for DCMI.
  * @retval None
  */
__weak void HAL_DCMI_VsyncEventCallback(DCMI_HandleTypeDef *hdcmi)
{
 80020b4:	b480      	push	{r7}
 80020b6:	b083      	sub	sp, #12
 80020b8:	af00      	add	r7, sp, #0
 80020ba:	6078      	str	r0, [r7, #4]
  UNUSED(hdcmi);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_DCMI_VsyncEventCallback could be implemented in the user file
   */
}
 80020bc:	bf00      	nop
 80020be:	370c      	adds	r7, #12
 80020c0:	46bd      	mov	sp, r7
 80020c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020c6:	4770      	bx	lr

080020c8 <HAL_DCMI_FrameEventCallback>:
  * @param  hdcmi pointer to a DCMI_HandleTypeDef structure that contains
  *               the configuration information for DCMI.
  * @retval None
  */
__weak void HAL_DCMI_FrameEventCallback(DCMI_HandleTypeDef *hdcmi)
{
 80020c8:	b480      	push	{r7}
 80020ca:	b083      	sub	sp, #12
 80020cc:	af00      	add	r7, sp, #0
 80020ce:	6078      	str	r0, [r7, #4]
  UNUSED(hdcmi);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_DCMI_FrameEventCallback could be implemented in the user file
   */
}
 80020d0:	bf00      	nop
 80020d2:	370c      	adds	r7, #12
 80020d4:	46bd      	mov	sp, r7
 80020d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020da:	4770      	bx	lr

080020dc <DCMI_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA module.
  * @retval None
  */
static void DCMI_DMAError(DMA_HandleTypeDef *hdma)
{
 80020dc:	b580      	push	{r7, lr}
 80020de:	b084      	sub	sp, #16
 80020e0:	af00      	add	r7, sp, #0
 80020e2:	6078      	str	r0, [r7, #4]
  DCMI_HandleTypeDef* hdcmi = ( DCMI_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 80020e4:	687b      	ldr	r3, [r7, #4]
 80020e6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80020e8:	60fb      	str	r3, [r7, #12]

  if(hdcmi->DMA_Handle->ErrorCode != HAL_DMA_ERROR_FE)
 80020ea:	68fb      	ldr	r3, [r7, #12]
 80020ec:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80020ee:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80020f0:	2b02      	cmp	r3, #2
 80020f2:	d009      	beq.n	8002108 <DCMI_DMAError+0x2c>
  {
    /* Initialize the DCMI state*/
    hdcmi->State = HAL_DCMI_STATE_READY;
 80020f4:	68fb      	ldr	r3, [r7, #12]
 80020f6:	2201      	movs	r2, #1
 80020f8:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

    /* Set DCMI Error Code */
    hdcmi->ErrorCode |= HAL_DCMI_ERROR_DMA;
 80020fc:	68fb      	ldr	r3, [r7, #12]
 80020fe:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002100:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8002104:	68fb      	ldr	r3, [r7, #12]
 8002106:	64da      	str	r2, [r3, #76]	; 0x4c

  /* DCMI error Callback */
#if (USE_HAL_DCMI_REGISTER_CALLBACKS == 1)
  hdcmi->ErrorCallback(hdcmi);
#else
  HAL_DCMI_ErrorCallback(hdcmi);
 8002108:	68f8      	ldr	r0, [r7, #12]
 800210a:	f7ff ffbf 	bl	800208c <HAL_DCMI_ErrorCallback>
#endif /* USE_HAL_DCMI_REGISTER_CALLBACKS */
}
 800210e:	bf00      	nop
 8002110:	3710      	adds	r7, #16
 8002112:	46bd      	mov	sp, r7
 8002114:	bd80      	pop	{r7, pc}
	...

08002118 <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8002118:	b580      	push	{r7, lr}
 800211a:	b086      	sub	sp, #24
 800211c:	af00      	add	r7, sp, #0
 800211e:	6078      	str	r0, [r7, #4]
  uint32_t registerValue;
  uint32_t tickstart = HAL_GetTick();
 8002120:	f7ff fc5e 	bl	80019e0 <HAL_GetTick>
 8002124:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs_dma;
  BDMA_Base_Registers *regs_bdma;

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 8002126:	687b      	ldr	r3, [r7, #4]
 8002128:	2b00      	cmp	r3, #0
 800212a:	d101      	bne.n	8002130 <HAL_DMA_Init+0x18>
  {
    return HAL_ERROR;
 800212c:	2301      	movs	r3, #1
 800212e:	e3d8      	b.n	80028e2 <HAL_DMA_Init+0x7ca>
  }

  /* Check the parameters */
  assert_param(IS_DMA_ALL_INSTANCE(hdma->Instance));
 8002130:	687b      	ldr	r3, [r7, #4]
 8002132:	681b      	ldr	r3, [r3, #0]
 8002134:	4a96      	ldr	r2, [pc, #600]	; (8002390 <HAL_DMA_Init+0x278>)
 8002136:	4293      	cmp	r3, r2
 8002138:	d076      	beq.n	8002228 <HAL_DMA_Init+0x110>
 800213a:	687b      	ldr	r3, [r7, #4]
 800213c:	681b      	ldr	r3, [r3, #0]
 800213e:	4a95      	ldr	r2, [pc, #596]	; (8002394 <HAL_DMA_Init+0x27c>)
 8002140:	4293      	cmp	r3, r2
 8002142:	d071      	beq.n	8002228 <HAL_DMA_Init+0x110>
 8002144:	687b      	ldr	r3, [r7, #4]
 8002146:	681b      	ldr	r3, [r3, #0]
 8002148:	4a93      	ldr	r2, [pc, #588]	; (8002398 <HAL_DMA_Init+0x280>)
 800214a:	4293      	cmp	r3, r2
 800214c:	d06c      	beq.n	8002228 <HAL_DMA_Init+0x110>
 800214e:	687b      	ldr	r3, [r7, #4]
 8002150:	681b      	ldr	r3, [r3, #0]
 8002152:	4a92      	ldr	r2, [pc, #584]	; (800239c <HAL_DMA_Init+0x284>)
 8002154:	4293      	cmp	r3, r2
 8002156:	d067      	beq.n	8002228 <HAL_DMA_Init+0x110>
 8002158:	687b      	ldr	r3, [r7, #4]
 800215a:	681b      	ldr	r3, [r3, #0]
 800215c:	4a90      	ldr	r2, [pc, #576]	; (80023a0 <HAL_DMA_Init+0x288>)
 800215e:	4293      	cmp	r3, r2
 8002160:	d062      	beq.n	8002228 <HAL_DMA_Init+0x110>
 8002162:	687b      	ldr	r3, [r7, #4]
 8002164:	681b      	ldr	r3, [r3, #0]
 8002166:	4a8f      	ldr	r2, [pc, #572]	; (80023a4 <HAL_DMA_Init+0x28c>)
 8002168:	4293      	cmp	r3, r2
 800216a:	d05d      	beq.n	8002228 <HAL_DMA_Init+0x110>
 800216c:	687b      	ldr	r3, [r7, #4]
 800216e:	681b      	ldr	r3, [r3, #0]
 8002170:	4a8d      	ldr	r2, [pc, #564]	; (80023a8 <HAL_DMA_Init+0x290>)
 8002172:	4293      	cmp	r3, r2
 8002174:	d058      	beq.n	8002228 <HAL_DMA_Init+0x110>
 8002176:	687b      	ldr	r3, [r7, #4]
 8002178:	681b      	ldr	r3, [r3, #0]
 800217a:	4a8c      	ldr	r2, [pc, #560]	; (80023ac <HAL_DMA_Init+0x294>)
 800217c:	4293      	cmp	r3, r2
 800217e:	d053      	beq.n	8002228 <HAL_DMA_Init+0x110>
 8002180:	687b      	ldr	r3, [r7, #4]
 8002182:	681b      	ldr	r3, [r3, #0]
 8002184:	4a8a      	ldr	r2, [pc, #552]	; (80023b0 <HAL_DMA_Init+0x298>)
 8002186:	4293      	cmp	r3, r2
 8002188:	d04e      	beq.n	8002228 <HAL_DMA_Init+0x110>
 800218a:	687b      	ldr	r3, [r7, #4]
 800218c:	681b      	ldr	r3, [r3, #0]
 800218e:	4a89      	ldr	r2, [pc, #548]	; (80023b4 <HAL_DMA_Init+0x29c>)
 8002190:	4293      	cmp	r3, r2
 8002192:	d049      	beq.n	8002228 <HAL_DMA_Init+0x110>
 8002194:	687b      	ldr	r3, [r7, #4]
 8002196:	681b      	ldr	r3, [r3, #0]
 8002198:	4a87      	ldr	r2, [pc, #540]	; (80023b8 <HAL_DMA_Init+0x2a0>)
 800219a:	4293      	cmp	r3, r2
 800219c:	d044      	beq.n	8002228 <HAL_DMA_Init+0x110>
 800219e:	687b      	ldr	r3, [r7, #4]
 80021a0:	681b      	ldr	r3, [r3, #0]
 80021a2:	4a86      	ldr	r2, [pc, #536]	; (80023bc <HAL_DMA_Init+0x2a4>)
 80021a4:	4293      	cmp	r3, r2
 80021a6:	d03f      	beq.n	8002228 <HAL_DMA_Init+0x110>
 80021a8:	687b      	ldr	r3, [r7, #4]
 80021aa:	681b      	ldr	r3, [r3, #0]
 80021ac:	4a84      	ldr	r2, [pc, #528]	; (80023c0 <HAL_DMA_Init+0x2a8>)
 80021ae:	4293      	cmp	r3, r2
 80021b0:	d03a      	beq.n	8002228 <HAL_DMA_Init+0x110>
 80021b2:	687b      	ldr	r3, [r7, #4]
 80021b4:	681b      	ldr	r3, [r3, #0]
 80021b6:	4a83      	ldr	r2, [pc, #524]	; (80023c4 <HAL_DMA_Init+0x2ac>)
 80021b8:	4293      	cmp	r3, r2
 80021ba:	d035      	beq.n	8002228 <HAL_DMA_Init+0x110>
 80021bc:	687b      	ldr	r3, [r7, #4]
 80021be:	681b      	ldr	r3, [r3, #0]
 80021c0:	4a81      	ldr	r2, [pc, #516]	; (80023c8 <HAL_DMA_Init+0x2b0>)
 80021c2:	4293      	cmp	r3, r2
 80021c4:	d030      	beq.n	8002228 <HAL_DMA_Init+0x110>
 80021c6:	687b      	ldr	r3, [r7, #4]
 80021c8:	681b      	ldr	r3, [r3, #0]
 80021ca:	4a80      	ldr	r2, [pc, #512]	; (80023cc <HAL_DMA_Init+0x2b4>)
 80021cc:	4293      	cmp	r3, r2
 80021ce:	d02b      	beq.n	8002228 <HAL_DMA_Init+0x110>
 80021d0:	687b      	ldr	r3, [r7, #4]
 80021d2:	681b      	ldr	r3, [r3, #0]
 80021d4:	4a7e      	ldr	r2, [pc, #504]	; (80023d0 <HAL_DMA_Init+0x2b8>)
 80021d6:	4293      	cmp	r3, r2
 80021d8:	d026      	beq.n	8002228 <HAL_DMA_Init+0x110>
 80021da:	687b      	ldr	r3, [r7, #4]
 80021dc:	681b      	ldr	r3, [r3, #0]
 80021de:	4a7d      	ldr	r2, [pc, #500]	; (80023d4 <HAL_DMA_Init+0x2bc>)
 80021e0:	4293      	cmp	r3, r2
 80021e2:	d021      	beq.n	8002228 <HAL_DMA_Init+0x110>
 80021e4:	687b      	ldr	r3, [r7, #4]
 80021e6:	681b      	ldr	r3, [r3, #0]
 80021e8:	4a7b      	ldr	r2, [pc, #492]	; (80023d8 <HAL_DMA_Init+0x2c0>)
 80021ea:	4293      	cmp	r3, r2
 80021ec:	d01c      	beq.n	8002228 <HAL_DMA_Init+0x110>
 80021ee:	687b      	ldr	r3, [r7, #4]
 80021f0:	681b      	ldr	r3, [r3, #0]
 80021f2:	4a7a      	ldr	r2, [pc, #488]	; (80023dc <HAL_DMA_Init+0x2c4>)
 80021f4:	4293      	cmp	r3, r2
 80021f6:	d017      	beq.n	8002228 <HAL_DMA_Init+0x110>
 80021f8:	687b      	ldr	r3, [r7, #4]
 80021fa:	681b      	ldr	r3, [r3, #0]
 80021fc:	4a78      	ldr	r2, [pc, #480]	; (80023e0 <HAL_DMA_Init+0x2c8>)
 80021fe:	4293      	cmp	r3, r2
 8002200:	d012      	beq.n	8002228 <HAL_DMA_Init+0x110>
 8002202:	687b      	ldr	r3, [r7, #4]
 8002204:	681b      	ldr	r3, [r3, #0]
 8002206:	4a77      	ldr	r2, [pc, #476]	; (80023e4 <HAL_DMA_Init+0x2cc>)
 8002208:	4293      	cmp	r3, r2
 800220a:	d00d      	beq.n	8002228 <HAL_DMA_Init+0x110>
 800220c:	687b      	ldr	r3, [r7, #4]
 800220e:	681b      	ldr	r3, [r3, #0]
 8002210:	4a75      	ldr	r2, [pc, #468]	; (80023e8 <HAL_DMA_Init+0x2d0>)
 8002212:	4293      	cmp	r3, r2
 8002214:	d008      	beq.n	8002228 <HAL_DMA_Init+0x110>
 8002216:	687b      	ldr	r3, [r7, #4]
 8002218:	681b      	ldr	r3, [r3, #0]
 800221a:	4a74      	ldr	r2, [pc, #464]	; (80023ec <HAL_DMA_Init+0x2d4>)
 800221c:	4293      	cmp	r3, r2
 800221e:	d003      	beq.n	8002228 <HAL_DMA_Init+0x110>
 8002220:	21d4      	movs	r1, #212	; 0xd4
 8002222:	4873      	ldr	r0, [pc, #460]	; (80023f0 <HAL_DMA_Init+0x2d8>)
 8002224:	f7fe ff80 	bl	8001128 <assert_failed>
  assert_param(IS_DMA_DIRECTION(hdma->Init.Direction));
 8002228:	687b      	ldr	r3, [r7, #4]
 800222a:	689b      	ldr	r3, [r3, #8]
 800222c:	2b00      	cmp	r3, #0
 800222e:	d00b      	beq.n	8002248 <HAL_DMA_Init+0x130>
 8002230:	687b      	ldr	r3, [r7, #4]
 8002232:	689b      	ldr	r3, [r3, #8]
 8002234:	2b40      	cmp	r3, #64	; 0x40
 8002236:	d007      	beq.n	8002248 <HAL_DMA_Init+0x130>
 8002238:	687b      	ldr	r3, [r7, #4]
 800223a:	689b      	ldr	r3, [r3, #8]
 800223c:	2b80      	cmp	r3, #128	; 0x80
 800223e:	d003      	beq.n	8002248 <HAL_DMA_Init+0x130>
 8002240:	21d5      	movs	r1, #213	; 0xd5
 8002242:	486b      	ldr	r0, [pc, #428]	; (80023f0 <HAL_DMA_Init+0x2d8>)
 8002244:	f7fe ff70 	bl	8001128 <assert_failed>
  assert_param(IS_DMA_PERIPHERAL_INC_STATE(hdma->Init.PeriphInc));
 8002248:	687b      	ldr	r3, [r7, #4]
 800224a:	68db      	ldr	r3, [r3, #12]
 800224c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8002250:	d007      	beq.n	8002262 <HAL_DMA_Init+0x14a>
 8002252:	687b      	ldr	r3, [r7, #4]
 8002254:	68db      	ldr	r3, [r3, #12]
 8002256:	2b00      	cmp	r3, #0
 8002258:	d003      	beq.n	8002262 <HAL_DMA_Init+0x14a>
 800225a:	21d6      	movs	r1, #214	; 0xd6
 800225c:	4864      	ldr	r0, [pc, #400]	; (80023f0 <HAL_DMA_Init+0x2d8>)
 800225e:	f7fe ff63 	bl	8001128 <assert_failed>
  assert_param(IS_DMA_MEMORY_INC_STATE(hdma->Init.MemInc));
 8002262:	687b      	ldr	r3, [r7, #4]
 8002264:	691b      	ldr	r3, [r3, #16]
 8002266:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800226a:	d007      	beq.n	800227c <HAL_DMA_Init+0x164>
 800226c:	687b      	ldr	r3, [r7, #4]
 800226e:	691b      	ldr	r3, [r3, #16]
 8002270:	2b00      	cmp	r3, #0
 8002272:	d003      	beq.n	800227c <HAL_DMA_Init+0x164>
 8002274:	21d7      	movs	r1, #215	; 0xd7
 8002276:	485e      	ldr	r0, [pc, #376]	; (80023f0 <HAL_DMA_Init+0x2d8>)
 8002278:	f7fe ff56 	bl	8001128 <assert_failed>
  assert_param(IS_DMA_PERIPHERAL_DATA_SIZE(hdma->Init.PeriphDataAlignment));
 800227c:	687b      	ldr	r3, [r7, #4]
 800227e:	695b      	ldr	r3, [r3, #20]
 8002280:	2b00      	cmp	r3, #0
 8002282:	d00d      	beq.n	80022a0 <HAL_DMA_Init+0x188>
 8002284:	687b      	ldr	r3, [r7, #4]
 8002286:	695b      	ldr	r3, [r3, #20]
 8002288:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800228c:	d008      	beq.n	80022a0 <HAL_DMA_Init+0x188>
 800228e:	687b      	ldr	r3, [r7, #4]
 8002290:	695b      	ldr	r3, [r3, #20]
 8002292:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002296:	d003      	beq.n	80022a0 <HAL_DMA_Init+0x188>
 8002298:	21d8      	movs	r1, #216	; 0xd8
 800229a:	4855      	ldr	r0, [pc, #340]	; (80023f0 <HAL_DMA_Init+0x2d8>)
 800229c:	f7fe ff44 	bl	8001128 <assert_failed>
  assert_param(IS_DMA_MEMORY_DATA_SIZE(hdma->Init.MemDataAlignment));
 80022a0:	687b      	ldr	r3, [r7, #4]
 80022a2:	699b      	ldr	r3, [r3, #24]
 80022a4:	2b00      	cmp	r3, #0
 80022a6:	d00d      	beq.n	80022c4 <HAL_DMA_Init+0x1ac>
 80022a8:	687b      	ldr	r3, [r7, #4]
 80022aa:	699b      	ldr	r3, [r3, #24]
 80022ac:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80022b0:	d008      	beq.n	80022c4 <HAL_DMA_Init+0x1ac>
 80022b2:	687b      	ldr	r3, [r7, #4]
 80022b4:	699b      	ldr	r3, [r3, #24]
 80022b6:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80022ba:	d003      	beq.n	80022c4 <HAL_DMA_Init+0x1ac>
 80022bc:	21d9      	movs	r1, #217	; 0xd9
 80022be:	484c      	ldr	r0, [pc, #304]	; (80023f0 <HAL_DMA_Init+0x2d8>)
 80022c0:	f7fe ff32 	bl	8001128 <assert_failed>
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
 80022c4:	687b      	ldr	r3, [r7, #4]
 80022c6:	69db      	ldr	r3, [r3, #28]
 80022c8:	2b00      	cmp	r3, #0
 80022ca:	d016      	beq.n	80022fa <HAL_DMA_Init+0x1e2>
 80022cc:	687b      	ldr	r3, [r7, #4]
 80022ce:	69db      	ldr	r3, [r3, #28]
 80022d0:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80022d4:	d011      	beq.n	80022fa <HAL_DMA_Init+0x1e2>
 80022d6:	687b      	ldr	r3, [r7, #4]
 80022d8:	69db      	ldr	r3, [r3, #28]
 80022da:	2b20      	cmp	r3, #32
 80022dc:	d00d      	beq.n	80022fa <HAL_DMA_Init+0x1e2>
 80022de:	687b      	ldr	r3, [r7, #4]
 80022e0:	69db      	ldr	r3, [r3, #28]
 80022e2:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 80022e6:	d008      	beq.n	80022fa <HAL_DMA_Init+0x1e2>
 80022e8:	687b      	ldr	r3, [r7, #4]
 80022ea:	69db      	ldr	r3, [r3, #28]
 80022ec:	f5b3 2f40 	cmp.w	r3, #786432	; 0xc0000
 80022f0:	d003      	beq.n	80022fa <HAL_DMA_Init+0x1e2>
 80022f2:	21da      	movs	r1, #218	; 0xda
 80022f4:	483e      	ldr	r0, [pc, #248]	; (80023f0 <HAL_DMA_Init+0x2d8>)
 80022f6:	f7fe ff17 	bl	8001128 <assert_failed>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));
 80022fa:	687b      	ldr	r3, [r7, #4]
 80022fc:	6a1b      	ldr	r3, [r3, #32]
 80022fe:	2b00      	cmp	r3, #0
 8002300:	d012      	beq.n	8002328 <HAL_DMA_Init+0x210>
 8002302:	687b      	ldr	r3, [r7, #4]
 8002304:	6a1b      	ldr	r3, [r3, #32]
 8002306:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800230a:	d00d      	beq.n	8002328 <HAL_DMA_Init+0x210>
 800230c:	687b      	ldr	r3, [r7, #4]
 800230e:	6a1b      	ldr	r3, [r3, #32]
 8002310:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8002314:	d008      	beq.n	8002328 <HAL_DMA_Init+0x210>
 8002316:	687b      	ldr	r3, [r7, #4]
 8002318:	6a1b      	ldr	r3, [r3, #32]
 800231a:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 800231e:	d003      	beq.n	8002328 <HAL_DMA_Init+0x210>
 8002320:	21db      	movs	r1, #219	; 0xdb
 8002322:	4833      	ldr	r0, [pc, #204]	; (80023f0 <HAL_DMA_Init+0x2d8>)
 8002324:	f7fe ff00 	bl	8001128 <assert_failed>

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8002328:	687b      	ldr	r3, [r7, #4]
 800232a:	681b      	ldr	r3, [r3, #0]
 800232c:	4a18      	ldr	r2, [pc, #96]	; (8002390 <HAL_DMA_Init+0x278>)
 800232e:	4293      	cmp	r3, r2
 8002330:	d07e      	beq.n	8002430 <HAL_DMA_Init+0x318>
 8002332:	687b      	ldr	r3, [r7, #4]
 8002334:	681b      	ldr	r3, [r3, #0]
 8002336:	4a17      	ldr	r2, [pc, #92]	; (8002394 <HAL_DMA_Init+0x27c>)
 8002338:	4293      	cmp	r3, r2
 800233a:	d079      	beq.n	8002430 <HAL_DMA_Init+0x318>
 800233c:	687b      	ldr	r3, [r7, #4]
 800233e:	681b      	ldr	r3, [r3, #0]
 8002340:	4a15      	ldr	r2, [pc, #84]	; (8002398 <HAL_DMA_Init+0x280>)
 8002342:	4293      	cmp	r3, r2
 8002344:	d074      	beq.n	8002430 <HAL_DMA_Init+0x318>
 8002346:	687b      	ldr	r3, [r7, #4]
 8002348:	681b      	ldr	r3, [r3, #0]
 800234a:	4a14      	ldr	r2, [pc, #80]	; (800239c <HAL_DMA_Init+0x284>)
 800234c:	4293      	cmp	r3, r2
 800234e:	d06f      	beq.n	8002430 <HAL_DMA_Init+0x318>
 8002350:	687b      	ldr	r3, [r7, #4]
 8002352:	681b      	ldr	r3, [r3, #0]
 8002354:	4a12      	ldr	r2, [pc, #72]	; (80023a0 <HAL_DMA_Init+0x288>)
 8002356:	4293      	cmp	r3, r2
 8002358:	d06a      	beq.n	8002430 <HAL_DMA_Init+0x318>
 800235a:	687b      	ldr	r3, [r7, #4]
 800235c:	681b      	ldr	r3, [r3, #0]
 800235e:	4a11      	ldr	r2, [pc, #68]	; (80023a4 <HAL_DMA_Init+0x28c>)
 8002360:	4293      	cmp	r3, r2
 8002362:	d065      	beq.n	8002430 <HAL_DMA_Init+0x318>
 8002364:	687b      	ldr	r3, [r7, #4]
 8002366:	681b      	ldr	r3, [r3, #0]
 8002368:	4a0f      	ldr	r2, [pc, #60]	; (80023a8 <HAL_DMA_Init+0x290>)
 800236a:	4293      	cmp	r3, r2
 800236c:	d060      	beq.n	8002430 <HAL_DMA_Init+0x318>
 800236e:	687b      	ldr	r3, [r7, #4]
 8002370:	681b      	ldr	r3, [r3, #0]
 8002372:	4a0e      	ldr	r2, [pc, #56]	; (80023ac <HAL_DMA_Init+0x294>)
 8002374:	4293      	cmp	r3, r2
 8002376:	d05b      	beq.n	8002430 <HAL_DMA_Init+0x318>
 8002378:	687b      	ldr	r3, [r7, #4]
 800237a:	681b      	ldr	r3, [r3, #0]
 800237c:	4a0c      	ldr	r2, [pc, #48]	; (80023b0 <HAL_DMA_Init+0x298>)
 800237e:	4293      	cmp	r3, r2
 8002380:	d056      	beq.n	8002430 <HAL_DMA_Init+0x318>
 8002382:	687b      	ldr	r3, [r7, #4]
 8002384:	681b      	ldr	r3, [r3, #0]
 8002386:	4a0b      	ldr	r2, [pc, #44]	; (80023b4 <HAL_DMA_Init+0x29c>)
 8002388:	4293      	cmp	r3, r2
 800238a:	d051      	beq.n	8002430 <HAL_DMA_Init+0x318>
 800238c:	e032      	b.n	80023f4 <HAL_DMA_Init+0x2dc>
 800238e:	bf00      	nop
 8002390:	40020010 	.word	0x40020010
 8002394:	40020028 	.word	0x40020028
 8002398:	40020040 	.word	0x40020040
 800239c:	40020058 	.word	0x40020058
 80023a0:	40020070 	.word	0x40020070
 80023a4:	40020088 	.word	0x40020088
 80023a8:	400200a0 	.word	0x400200a0
 80023ac:	400200b8 	.word	0x400200b8
 80023b0:	40020410 	.word	0x40020410
 80023b4:	40020428 	.word	0x40020428
 80023b8:	40020440 	.word	0x40020440
 80023bc:	40020458 	.word	0x40020458
 80023c0:	40020470 	.word	0x40020470
 80023c4:	40020488 	.word	0x40020488
 80023c8:	400204a0 	.word	0x400204a0
 80023cc:	400204b8 	.word	0x400204b8
 80023d0:	58025408 	.word	0x58025408
 80023d4:	5802541c 	.word	0x5802541c
 80023d8:	58025430 	.word	0x58025430
 80023dc:	58025444 	.word	0x58025444
 80023e0:	58025458 	.word	0x58025458
 80023e4:	5802546c 	.word	0x5802546c
 80023e8:	58025480 	.word	0x58025480
 80023ec:	58025494 	.word	0x58025494
 80023f0:	08010aa4 	.word	0x08010aa4
 80023f4:	687b      	ldr	r3, [r7, #4]
 80023f6:	681b      	ldr	r3, [r3, #0]
 80023f8:	4a7a      	ldr	r2, [pc, #488]	; (80025e4 <HAL_DMA_Init+0x4cc>)
 80023fa:	4293      	cmp	r3, r2
 80023fc:	d018      	beq.n	8002430 <HAL_DMA_Init+0x318>
 80023fe:	687b      	ldr	r3, [r7, #4]
 8002400:	681b      	ldr	r3, [r3, #0]
 8002402:	4a79      	ldr	r2, [pc, #484]	; (80025e8 <HAL_DMA_Init+0x4d0>)
 8002404:	4293      	cmp	r3, r2
 8002406:	d013      	beq.n	8002430 <HAL_DMA_Init+0x318>
 8002408:	687b      	ldr	r3, [r7, #4]
 800240a:	681b      	ldr	r3, [r3, #0]
 800240c:	4a77      	ldr	r2, [pc, #476]	; (80025ec <HAL_DMA_Init+0x4d4>)
 800240e:	4293      	cmp	r3, r2
 8002410:	d00e      	beq.n	8002430 <HAL_DMA_Init+0x318>
 8002412:	687b      	ldr	r3, [r7, #4]
 8002414:	681b      	ldr	r3, [r3, #0]
 8002416:	4a76      	ldr	r2, [pc, #472]	; (80025f0 <HAL_DMA_Init+0x4d8>)
 8002418:	4293      	cmp	r3, r2
 800241a:	d009      	beq.n	8002430 <HAL_DMA_Init+0x318>
 800241c:	687b      	ldr	r3, [r7, #4]
 800241e:	681b      	ldr	r3, [r3, #0]
 8002420:	4a74      	ldr	r2, [pc, #464]	; (80025f4 <HAL_DMA_Init+0x4dc>)
 8002422:	4293      	cmp	r3, r2
 8002424:	d004      	beq.n	8002430 <HAL_DMA_Init+0x318>
 8002426:	687b      	ldr	r3, [r7, #4]
 8002428:	681b      	ldr	r3, [r3, #0]
 800242a:	4a73      	ldr	r2, [pc, #460]	; (80025f8 <HAL_DMA_Init+0x4e0>)
 800242c:	4293      	cmp	r3, r2
 800242e:	d101      	bne.n	8002434 <HAL_DMA_Init+0x31c>
 8002430:	2301      	movs	r3, #1
 8002432:	e000      	b.n	8002436 <HAL_DMA_Init+0x31e>
 8002434:	2300      	movs	r3, #0
 8002436:	2b00      	cmp	r3, #0
 8002438:	f000 8167 	beq.w	800270a <HAL_DMA_Init+0x5f2>
  {
    assert_param(IS_DMA_REQUEST(hdma->Init.Request));
 800243c:	687b      	ldr	r3, [r7, #4]
 800243e:	685b      	ldr	r3, [r3, #4]
 8002440:	2b73      	cmp	r3, #115	; 0x73
 8002442:	d903      	bls.n	800244c <HAL_DMA_Init+0x334>
 8002444:	21df      	movs	r1, #223	; 0xdf
 8002446:	486d      	ldr	r0, [pc, #436]	; (80025fc <HAL_DMA_Init+0x4e4>)
 8002448:	f7fe fe6e 	bl	8001128 <assert_failed>
    assert_param(IS_DMA_FIFO_MODE_STATE(hdma->Init.FIFOMode));
 800244c:	687b      	ldr	r3, [r7, #4]
 800244e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002450:	2b00      	cmp	r3, #0
 8002452:	d007      	beq.n	8002464 <HAL_DMA_Init+0x34c>
 8002454:	687b      	ldr	r3, [r7, #4]
 8002456:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002458:	2b04      	cmp	r3, #4
 800245a:	d003      	beq.n	8002464 <HAL_DMA_Init+0x34c>
 800245c:	21e0      	movs	r1, #224	; 0xe0
 800245e:	4867      	ldr	r0, [pc, #412]	; (80025fc <HAL_DMA_Init+0x4e4>)
 8002460:	f7fe fe62 	bl	8001128 <assert_failed>
    /* Check the memory burst, peripheral burst and FIFO threshold parameters only
       when FIFO mode is enabled */
    if(hdma->Init.FIFOMode != DMA_FIFOMODE_DISABLE)
 8002464:	687b      	ldr	r3, [r7, #4]
 8002466:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002468:	2b00      	cmp	r3, #0
 800246a:	d041      	beq.n	80024f0 <HAL_DMA_Init+0x3d8>
    {
      assert_param(IS_DMA_FIFO_THRESHOLD(hdma->Init.FIFOThreshold));
 800246c:	687b      	ldr	r3, [r7, #4]
 800246e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002470:	2b00      	cmp	r3, #0
 8002472:	d00f      	beq.n	8002494 <HAL_DMA_Init+0x37c>
 8002474:	687b      	ldr	r3, [r7, #4]
 8002476:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002478:	2b01      	cmp	r3, #1
 800247a:	d00b      	beq.n	8002494 <HAL_DMA_Init+0x37c>
 800247c:	687b      	ldr	r3, [r7, #4]
 800247e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002480:	2b02      	cmp	r3, #2
 8002482:	d007      	beq.n	8002494 <HAL_DMA_Init+0x37c>
 8002484:	687b      	ldr	r3, [r7, #4]
 8002486:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002488:	2b03      	cmp	r3, #3
 800248a:	d003      	beq.n	8002494 <HAL_DMA_Init+0x37c>
 800248c:	21e5      	movs	r1, #229	; 0xe5
 800248e:	485b      	ldr	r0, [pc, #364]	; (80025fc <HAL_DMA_Init+0x4e4>)
 8002490:	f7fe fe4a 	bl	8001128 <assert_failed>
      assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
 8002494:	687b      	ldr	r3, [r7, #4]
 8002496:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002498:	2b00      	cmp	r3, #0
 800249a:	d012      	beq.n	80024c2 <HAL_DMA_Init+0x3aa>
 800249c:	687b      	ldr	r3, [r7, #4]
 800249e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80024a0:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 80024a4:	d00d      	beq.n	80024c2 <HAL_DMA_Init+0x3aa>
 80024a6:	687b      	ldr	r3, [r7, #4]
 80024a8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80024aa:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80024ae:	d008      	beq.n	80024c2 <HAL_DMA_Init+0x3aa>
 80024b0:	687b      	ldr	r3, [r7, #4]
 80024b2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80024b4:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 80024b8:	d003      	beq.n	80024c2 <HAL_DMA_Init+0x3aa>
 80024ba:	21e6      	movs	r1, #230	; 0xe6
 80024bc:	484f      	ldr	r0, [pc, #316]	; (80025fc <HAL_DMA_Init+0x4e4>)
 80024be:	f7fe fe33 	bl	8001128 <assert_failed>
      assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
 80024c2:	687b      	ldr	r3, [r7, #4]
 80024c4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80024c6:	2b00      	cmp	r3, #0
 80024c8:	d012      	beq.n	80024f0 <HAL_DMA_Init+0x3d8>
 80024ca:	687b      	ldr	r3, [r7, #4]
 80024cc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80024ce:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 80024d2:	d00d      	beq.n	80024f0 <HAL_DMA_Init+0x3d8>
 80024d4:	687b      	ldr	r3, [r7, #4]
 80024d6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80024d8:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80024dc:	d008      	beq.n	80024f0 <HAL_DMA_Init+0x3d8>
 80024de:	687b      	ldr	r3, [r7, #4]
 80024e0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80024e2:	f5b3 0fc0 	cmp.w	r3, #6291456	; 0x600000
 80024e6:	d003      	beq.n	80024f0 <HAL_DMA_Init+0x3d8>
 80024e8:	21e7      	movs	r1, #231	; 0xe7
 80024ea:	4844      	ldr	r0, [pc, #272]	; (80025fc <HAL_DMA_Init+0x4e4>)
 80024ec:	f7fe fe1c 	bl	8001128 <assert_failed>
    }

    /* Allocate lock resource */
    __HAL_UNLOCK(hdma);
 80024f0:	687b      	ldr	r3, [r7, #4]
 80024f2:	2200      	movs	r2, #0
 80024f4:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80024f8:	687b      	ldr	r3, [r7, #4]
 80024fa:	2202      	movs	r2, #2
 80024fc:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8002500:	687b      	ldr	r3, [r7, #4]
 8002502:	681b      	ldr	r3, [r3, #0]
 8002504:	4a3e      	ldr	r2, [pc, #248]	; (8002600 <HAL_DMA_Init+0x4e8>)
 8002506:	4293      	cmp	r3, r2
 8002508:	d04a      	beq.n	80025a0 <HAL_DMA_Init+0x488>
 800250a:	687b      	ldr	r3, [r7, #4]
 800250c:	681b      	ldr	r3, [r3, #0]
 800250e:	4a3d      	ldr	r2, [pc, #244]	; (8002604 <HAL_DMA_Init+0x4ec>)
 8002510:	4293      	cmp	r3, r2
 8002512:	d045      	beq.n	80025a0 <HAL_DMA_Init+0x488>
 8002514:	687b      	ldr	r3, [r7, #4]
 8002516:	681b      	ldr	r3, [r3, #0]
 8002518:	4a3b      	ldr	r2, [pc, #236]	; (8002608 <HAL_DMA_Init+0x4f0>)
 800251a:	4293      	cmp	r3, r2
 800251c:	d040      	beq.n	80025a0 <HAL_DMA_Init+0x488>
 800251e:	687b      	ldr	r3, [r7, #4]
 8002520:	681b      	ldr	r3, [r3, #0]
 8002522:	4a3a      	ldr	r2, [pc, #232]	; (800260c <HAL_DMA_Init+0x4f4>)
 8002524:	4293      	cmp	r3, r2
 8002526:	d03b      	beq.n	80025a0 <HAL_DMA_Init+0x488>
 8002528:	687b      	ldr	r3, [r7, #4]
 800252a:	681b      	ldr	r3, [r3, #0]
 800252c:	4a38      	ldr	r2, [pc, #224]	; (8002610 <HAL_DMA_Init+0x4f8>)
 800252e:	4293      	cmp	r3, r2
 8002530:	d036      	beq.n	80025a0 <HAL_DMA_Init+0x488>
 8002532:	687b      	ldr	r3, [r7, #4]
 8002534:	681b      	ldr	r3, [r3, #0]
 8002536:	4a37      	ldr	r2, [pc, #220]	; (8002614 <HAL_DMA_Init+0x4fc>)
 8002538:	4293      	cmp	r3, r2
 800253a:	d031      	beq.n	80025a0 <HAL_DMA_Init+0x488>
 800253c:	687b      	ldr	r3, [r7, #4]
 800253e:	681b      	ldr	r3, [r3, #0]
 8002540:	4a35      	ldr	r2, [pc, #212]	; (8002618 <HAL_DMA_Init+0x500>)
 8002542:	4293      	cmp	r3, r2
 8002544:	d02c      	beq.n	80025a0 <HAL_DMA_Init+0x488>
 8002546:	687b      	ldr	r3, [r7, #4]
 8002548:	681b      	ldr	r3, [r3, #0]
 800254a:	4a34      	ldr	r2, [pc, #208]	; (800261c <HAL_DMA_Init+0x504>)
 800254c:	4293      	cmp	r3, r2
 800254e:	d027      	beq.n	80025a0 <HAL_DMA_Init+0x488>
 8002550:	687b      	ldr	r3, [r7, #4]
 8002552:	681b      	ldr	r3, [r3, #0]
 8002554:	4a32      	ldr	r2, [pc, #200]	; (8002620 <HAL_DMA_Init+0x508>)
 8002556:	4293      	cmp	r3, r2
 8002558:	d022      	beq.n	80025a0 <HAL_DMA_Init+0x488>
 800255a:	687b      	ldr	r3, [r7, #4]
 800255c:	681b      	ldr	r3, [r3, #0]
 800255e:	4a31      	ldr	r2, [pc, #196]	; (8002624 <HAL_DMA_Init+0x50c>)
 8002560:	4293      	cmp	r3, r2
 8002562:	d01d      	beq.n	80025a0 <HAL_DMA_Init+0x488>
 8002564:	687b      	ldr	r3, [r7, #4]
 8002566:	681b      	ldr	r3, [r3, #0]
 8002568:	4a1e      	ldr	r2, [pc, #120]	; (80025e4 <HAL_DMA_Init+0x4cc>)
 800256a:	4293      	cmp	r3, r2
 800256c:	d018      	beq.n	80025a0 <HAL_DMA_Init+0x488>
 800256e:	687b      	ldr	r3, [r7, #4]
 8002570:	681b      	ldr	r3, [r3, #0]
 8002572:	4a1d      	ldr	r2, [pc, #116]	; (80025e8 <HAL_DMA_Init+0x4d0>)
 8002574:	4293      	cmp	r3, r2
 8002576:	d013      	beq.n	80025a0 <HAL_DMA_Init+0x488>
 8002578:	687b      	ldr	r3, [r7, #4]
 800257a:	681b      	ldr	r3, [r3, #0]
 800257c:	4a1b      	ldr	r2, [pc, #108]	; (80025ec <HAL_DMA_Init+0x4d4>)
 800257e:	4293      	cmp	r3, r2
 8002580:	d00e      	beq.n	80025a0 <HAL_DMA_Init+0x488>
 8002582:	687b      	ldr	r3, [r7, #4]
 8002584:	681b      	ldr	r3, [r3, #0]
 8002586:	4a1a      	ldr	r2, [pc, #104]	; (80025f0 <HAL_DMA_Init+0x4d8>)
 8002588:	4293      	cmp	r3, r2
 800258a:	d009      	beq.n	80025a0 <HAL_DMA_Init+0x488>
 800258c:	687b      	ldr	r3, [r7, #4]
 800258e:	681b      	ldr	r3, [r3, #0]
 8002590:	4a18      	ldr	r2, [pc, #96]	; (80025f4 <HAL_DMA_Init+0x4dc>)
 8002592:	4293      	cmp	r3, r2
 8002594:	d004      	beq.n	80025a0 <HAL_DMA_Init+0x488>
 8002596:	687b      	ldr	r3, [r7, #4]
 8002598:	681b      	ldr	r3, [r3, #0]
 800259a:	4a17      	ldr	r2, [pc, #92]	; (80025f8 <HAL_DMA_Init+0x4e0>)
 800259c:	4293      	cmp	r3, r2
 800259e:	d108      	bne.n	80025b2 <HAL_DMA_Init+0x49a>
 80025a0:	687b      	ldr	r3, [r7, #4]
 80025a2:	681b      	ldr	r3, [r3, #0]
 80025a4:	681a      	ldr	r2, [r3, #0]
 80025a6:	687b      	ldr	r3, [r7, #4]
 80025a8:	681b      	ldr	r3, [r3, #0]
 80025aa:	f022 0201 	bic.w	r2, r2, #1
 80025ae:	601a      	str	r2, [r3, #0]
 80025b0:	e007      	b.n	80025c2 <HAL_DMA_Init+0x4aa>
 80025b2:	687b      	ldr	r3, [r7, #4]
 80025b4:	681b      	ldr	r3, [r3, #0]
 80025b6:	681a      	ldr	r2, [r3, #0]
 80025b8:	687b      	ldr	r3, [r7, #4]
 80025ba:	681b      	ldr	r3, [r3, #0]
 80025bc:	f022 0201 	bic.w	r2, r2, #1
 80025c0:	601a      	str	r2, [r3, #0]

    /* Check if the DMA Stream is effectively disabled */
    while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 80025c2:	e031      	b.n	8002628 <HAL_DMA_Init+0x510>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80025c4:	f7ff fa0c 	bl	80019e0 <HAL_GetTick>
 80025c8:	4602      	mov	r2, r0
 80025ca:	693b      	ldr	r3, [r7, #16]
 80025cc:	1ad3      	subs	r3, r2, r3
 80025ce:	2b05      	cmp	r3, #5
 80025d0:	d92a      	bls.n	8002628 <HAL_DMA_Init+0x510>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80025d2:	687b      	ldr	r3, [r7, #4]
 80025d4:	2220      	movs	r2, #32
 80025d6:	655a      	str	r2, [r3, #84]	; 0x54

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_ERROR;
 80025d8:	687b      	ldr	r3, [r7, #4]
 80025da:	2203      	movs	r2, #3
 80025dc:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        return HAL_ERROR;
 80025e0:	2301      	movs	r3, #1
 80025e2:	e17e      	b.n	80028e2 <HAL_DMA_Init+0x7ca>
 80025e4:	40020440 	.word	0x40020440
 80025e8:	40020458 	.word	0x40020458
 80025ec:	40020470 	.word	0x40020470
 80025f0:	40020488 	.word	0x40020488
 80025f4:	400204a0 	.word	0x400204a0
 80025f8:	400204b8 	.word	0x400204b8
 80025fc:	08010aa4 	.word	0x08010aa4
 8002600:	40020010 	.word	0x40020010
 8002604:	40020028 	.word	0x40020028
 8002608:	40020040 	.word	0x40020040
 800260c:	40020058 	.word	0x40020058
 8002610:	40020070 	.word	0x40020070
 8002614:	40020088 	.word	0x40020088
 8002618:	400200a0 	.word	0x400200a0
 800261c:	400200b8 	.word	0x400200b8
 8002620:	40020410 	.word	0x40020410
 8002624:	40020428 	.word	0x40020428
    while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 8002628:	687b      	ldr	r3, [r7, #4]
 800262a:	681b      	ldr	r3, [r3, #0]
 800262c:	681b      	ldr	r3, [r3, #0]
 800262e:	f003 0301 	and.w	r3, r3, #1
 8002632:	2b00      	cmp	r3, #0
 8002634:	d1c6      	bne.n	80025c4 <HAL_DMA_Init+0x4ac>
      }
    }

    /* Get the CR register value */
    registerValue = ((DMA_Stream_TypeDef   *)hdma->Instance)->CR;
 8002636:	687b      	ldr	r3, [r7, #4]
 8002638:	681b      	ldr	r3, [r3, #0]
 800263a:	681b      	ldr	r3, [r3, #0]
 800263c:	617b      	str	r3, [r7, #20]

    /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
    registerValue &= ((uint32_t)~(DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 800263e:	697a      	ldr	r2, [r7, #20]
 8002640:	4b92      	ldr	r3, [pc, #584]	; (800288c <HAL_DMA_Init+0x774>)
 8002642:	4013      	ands	r3, r2
 8002644:	617b      	str	r3, [r7, #20]
                        DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                        DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                        DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

    /* Prepare the DMA Stream configuration */
    registerValue |=  hdma->Init.Direction           |
 8002646:	687b      	ldr	r3, [r7, #4]
 8002648:	689a      	ldr	r2, [r3, #8]
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800264a:	687b      	ldr	r3, [r7, #4]
 800264c:	68db      	ldr	r3, [r3, #12]
    registerValue |=  hdma->Init.Direction           |
 800264e:	431a      	orrs	r2, r3
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002650:	687b      	ldr	r3, [r7, #4]
 8002652:	691b      	ldr	r3, [r3, #16]
 8002654:	431a      	orrs	r2, r3
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002656:	687b      	ldr	r3, [r7, #4]
 8002658:	695b      	ldr	r3, [r3, #20]
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800265a:	431a      	orrs	r2, r3
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800265c:	687b      	ldr	r3, [r7, #4]
 800265e:	699b      	ldr	r3, [r3, #24]
 8002660:	431a      	orrs	r2, r3
            hdma->Init.Mode                | hdma->Init.Priority;
 8002662:	687b      	ldr	r3, [r7, #4]
 8002664:	69db      	ldr	r3, [r3, #28]
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002666:	431a      	orrs	r2, r3
            hdma->Init.Mode                | hdma->Init.Priority;
 8002668:	687b      	ldr	r3, [r7, #4]
 800266a:	6a1b      	ldr	r3, [r3, #32]
 800266c:	4313      	orrs	r3, r2
    registerValue |=  hdma->Init.Direction           |
 800266e:	697a      	ldr	r2, [r7, #20]
 8002670:	4313      	orrs	r3, r2
 8002672:	617b      	str	r3, [r7, #20]

    /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8002674:	687b      	ldr	r3, [r7, #4]
 8002676:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002678:	2b04      	cmp	r3, #4
 800267a:	d107      	bne.n	800268c <HAL_DMA_Init+0x574>
    {
      /* Get memory burst and peripheral burst */
      registerValue |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 800267c:	687b      	ldr	r3, [r7, #4]
 800267e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002680:	687b      	ldr	r3, [r7, #4]
 8002682:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002684:	4313      	orrs	r3, r2
 8002686:	697a      	ldr	r2, [r7, #20]
 8002688:	4313      	orrs	r3, r2
 800268a:	617b      	str	r3, [r7, #20]
    }

    /* Write to DMA Stream CR register */
    ((DMA_Stream_TypeDef   *)hdma->Instance)->CR = registerValue;
 800268c:	687b      	ldr	r3, [r7, #4]
 800268e:	681b      	ldr	r3, [r3, #0]
 8002690:	697a      	ldr	r2, [r7, #20]
 8002692:	601a      	str	r2, [r3, #0]

    /* Get the FCR register value */
    registerValue = ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR;
 8002694:	687b      	ldr	r3, [r7, #4]
 8002696:	681b      	ldr	r3, [r3, #0]
 8002698:	695b      	ldr	r3, [r3, #20]
 800269a:	617b      	str	r3, [r7, #20]

    /* Clear Direct mode and FIFO threshold bits */
    registerValue &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 800269c:	697b      	ldr	r3, [r7, #20]
 800269e:	f023 0307 	bic.w	r3, r3, #7
 80026a2:	617b      	str	r3, [r7, #20]

    /* Prepare the DMA Stream FIFO configuration */
    registerValue |= hdma->Init.FIFOMode;
 80026a4:	687b      	ldr	r3, [r7, #4]
 80026a6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80026a8:	697a      	ldr	r2, [r7, #20]
 80026aa:	4313      	orrs	r3, r2
 80026ac:	617b      	str	r3, [r7, #20]

    /* the FIFO threshold is not used when the FIFO mode is disabled */
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80026ae:	687b      	ldr	r3, [r7, #4]
 80026b0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80026b2:	2b04      	cmp	r3, #4
 80026b4:	d117      	bne.n	80026e6 <HAL_DMA_Init+0x5ce>
    {
      /* Get the FIFO threshold */
      registerValue |= hdma->Init.FIFOThreshold;
 80026b6:	687b      	ldr	r3, [r7, #4]
 80026b8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80026ba:	697a      	ldr	r2, [r7, #20]
 80026bc:	4313      	orrs	r3, r2
 80026be:	617b      	str	r3, [r7, #20]

      /* Check compatibility between FIFO threshold level and size of the memory burst */
      /* for INCR4, INCR8, INCR16 */
      if(hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 80026c0:	687b      	ldr	r3, [r7, #4]
 80026c2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80026c4:	2b00      	cmp	r3, #0
 80026c6:	d00e      	beq.n	80026e6 <HAL_DMA_Init+0x5ce>
      {
        if (DMA_CheckFifoParam(hdma) != HAL_OK)
 80026c8:	6878      	ldr	r0, [r7, #4]
 80026ca:	f001 fa81 	bl	8003bd0 <DMA_CheckFifoParam>
 80026ce:	4603      	mov	r3, r0
 80026d0:	2b00      	cmp	r3, #0
 80026d2:	d008      	beq.n	80026e6 <HAL_DMA_Init+0x5ce>
        {
          /* Update error code */
          hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 80026d4:	687b      	ldr	r3, [r7, #4]
 80026d6:	2240      	movs	r2, #64	; 0x40
 80026d8:	655a      	str	r2, [r3, #84]	; 0x54

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 80026da:	687b      	ldr	r3, [r7, #4]
 80026dc:	2201      	movs	r2, #1
 80026de:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          return HAL_ERROR;
 80026e2:	2301      	movs	r3, #1
 80026e4:	e0fd      	b.n	80028e2 <HAL_DMA_Init+0x7ca>
        }
      }
    }

    /* Write to DMA Stream FCR */
    ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR = registerValue;
 80026e6:	687b      	ldr	r3, [r7, #4]
 80026e8:	681b      	ldr	r3, [r3, #0]
 80026ea:	697a      	ldr	r2, [r7, #20]
 80026ec:	615a      	str	r2, [r3, #20]

    /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
       DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
    regs_dma = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 80026ee:	6878      	ldr	r0, [r7, #4]
 80026f0:	f001 f9bc 	bl	8003a6c <DMA_CalcBaseAndBitshift>
 80026f4:	4603      	mov	r3, r0
 80026f6:	60bb      	str	r3, [r7, #8]

    /* Clear all interrupt flags */
    regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 80026f8:	687b      	ldr	r3, [r7, #4]
 80026fa:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80026fc:	f003 031f 	and.w	r3, r3, #31
 8002700:	223f      	movs	r2, #63	; 0x3f
 8002702:	409a      	lsls	r2, r3
 8002704:	68bb      	ldr	r3, [r7, #8]
 8002706:	609a      	str	r2, [r3, #8]
 8002708:	e095      	b.n	8002836 <HAL_DMA_Init+0x71e>
  }
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U) /* BDMA instance(s) */
 800270a:	687b      	ldr	r3, [r7, #4]
 800270c:	681b      	ldr	r3, [r3, #0]
 800270e:	4a60      	ldr	r2, [pc, #384]	; (8002890 <HAL_DMA_Init+0x778>)
 8002710:	4293      	cmp	r3, r2
 8002712:	d022      	beq.n	800275a <HAL_DMA_Init+0x642>
 8002714:	687b      	ldr	r3, [r7, #4]
 8002716:	681b      	ldr	r3, [r3, #0]
 8002718:	4a5e      	ldr	r2, [pc, #376]	; (8002894 <HAL_DMA_Init+0x77c>)
 800271a:	4293      	cmp	r3, r2
 800271c:	d01d      	beq.n	800275a <HAL_DMA_Init+0x642>
 800271e:	687b      	ldr	r3, [r7, #4]
 8002720:	681b      	ldr	r3, [r3, #0]
 8002722:	4a5d      	ldr	r2, [pc, #372]	; (8002898 <HAL_DMA_Init+0x780>)
 8002724:	4293      	cmp	r3, r2
 8002726:	d018      	beq.n	800275a <HAL_DMA_Init+0x642>
 8002728:	687b      	ldr	r3, [r7, #4]
 800272a:	681b      	ldr	r3, [r3, #0]
 800272c:	4a5b      	ldr	r2, [pc, #364]	; (800289c <HAL_DMA_Init+0x784>)
 800272e:	4293      	cmp	r3, r2
 8002730:	d013      	beq.n	800275a <HAL_DMA_Init+0x642>
 8002732:	687b      	ldr	r3, [r7, #4]
 8002734:	681b      	ldr	r3, [r3, #0]
 8002736:	4a5a      	ldr	r2, [pc, #360]	; (80028a0 <HAL_DMA_Init+0x788>)
 8002738:	4293      	cmp	r3, r2
 800273a:	d00e      	beq.n	800275a <HAL_DMA_Init+0x642>
 800273c:	687b      	ldr	r3, [r7, #4]
 800273e:	681b      	ldr	r3, [r3, #0]
 8002740:	4a58      	ldr	r2, [pc, #352]	; (80028a4 <HAL_DMA_Init+0x78c>)
 8002742:	4293      	cmp	r3, r2
 8002744:	d009      	beq.n	800275a <HAL_DMA_Init+0x642>
 8002746:	687b      	ldr	r3, [r7, #4]
 8002748:	681b      	ldr	r3, [r3, #0]
 800274a:	4a57      	ldr	r2, [pc, #348]	; (80028a8 <HAL_DMA_Init+0x790>)
 800274c:	4293      	cmp	r3, r2
 800274e:	d004      	beq.n	800275a <HAL_DMA_Init+0x642>
 8002750:	687b      	ldr	r3, [r7, #4]
 8002752:	681b      	ldr	r3, [r3, #0]
 8002754:	4a55      	ldr	r2, [pc, #340]	; (80028ac <HAL_DMA_Init+0x794>)
 8002756:	4293      	cmp	r3, r2
 8002758:	d101      	bne.n	800275e <HAL_DMA_Init+0x646>
 800275a:	2301      	movs	r3, #1
 800275c:	e000      	b.n	8002760 <HAL_DMA_Init+0x648>
 800275e:	2300      	movs	r3, #0
 8002760:	2b00      	cmp	r3, #0
 8002762:	d05f      	beq.n	8002824 <HAL_DMA_Init+0x70c>
  {
    /* Check the request parameter */
    assert_param(IS_BDMA_REQUEST(hdma->Init.Request));
 8002764:	687b      	ldr	r3, [r7, #4]
 8002766:	685b      	ldr	r3, [r3, #4]
 8002768:	2b11      	cmp	r3, #17
 800276a:	d904      	bls.n	8002776 <HAL_DMA_Init+0x65e>
 800276c:	f240 1149 	movw	r1, #329	; 0x149
 8002770:	484f      	ldr	r0, [pc, #316]	; (80028b0 <HAL_DMA_Init+0x798>)
 8002772:	f7fe fcd9 	bl	8001128 <assert_failed>

    /* Allocate lock resource */
    __HAL_UNLOCK(hdma);
 8002776:	687b      	ldr	r3, [r7, #4]
 8002778:	2200      	movs	r2, #0
 800277a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 800277e:	687b      	ldr	r3, [r7, #4]
 8002780:	2202      	movs	r2, #2
 8002782:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

    /* Get the CR register value */
    registerValue = ((BDMA_Channel_TypeDef *)hdma->Instance)->CCR;
 8002786:	687b      	ldr	r3, [r7, #4]
 8002788:	681b      	ldr	r3, [r3, #0]
 800278a:	681b      	ldr	r3, [r3, #0]
 800278c:	617b      	str	r3, [r7, #20]

    /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, MEM2MEM, DBM and CT bits */
    registerValue &= ((uint32_t)~(BDMA_CCR_PL    | BDMA_CCR_MSIZE   | BDMA_CCR_PSIZE  | \
 800278e:	697a      	ldr	r2, [r7, #20]
 8002790:	4b48      	ldr	r3, [pc, #288]	; (80028b4 <HAL_DMA_Init+0x79c>)
 8002792:	4013      	ands	r3, r2
 8002794:	617b      	str	r3, [r7, #20]
                                  BDMA_CCR_MINC  | BDMA_CCR_PINC    | BDMA_CCR_CIRC   | \
                                  BDMA_CCR_DIR   | BDMA_CCR_MEM2MEM | BDMA_CCR_DBM    | \
                                  BDMA_CCR_CT));

    /* Prepare the DMA Channel configuration */
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            | \
 8002796:	687b      	ldr	r3, [r7, #4]
 8002798:	689b      	ldr	r3, [r3, #8]
 800279a:	2b40      	cmp	r3, #64	; 0x40
 800279c:	d008      	beq.n	80027b0 <HAL_DMA_Init+0x698>
 800279e:	687b      	ldr	r3, [r7, #4]
 80027a0:	689b      	ldr	r3, [r3, #8]
 80027a2:	2b80      	cmp	r3, #128	; 0x80
 80027a4:	d102      	bne.n	80027ac <HAL_DMA_Init+0x694>
 80027a6:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 80027aa:	e002      	b.n	80027b2 <HAL_DMA_Init+0x69a>
 80027ac:	2300      	movs	r3, #0
 80027ae:	e000      	b.n	80027b2 <HAL_DMA_Init+0x69a>
 80027b0:	2310      	movs	r3, #16
                      DMA_TO_BDMA_PERIPHERAL_INC(hdma->Init.PeriphInc)       | \
 80027b2:	687a      	ldr	r2, [r7, #4]
 80027b4:	68d2      	ldr	r2, [r2, #12]
 80027b6:	08d2      	lsrs	r2, r2, #3
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            | \
 80027b8:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MEMORY_INC(hdma->Init.MemInc)              | \
 80027ba:	687b      	ldr	r3, [r7, #4]
 80027bc:	691b      	ldr	r3, [r3, #16]
 80027be:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_PERIPHERAL_INC(hdma->Init.PeriphInc)       | \
 80027c0:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_PDATA_SIZE(hdma->Init.PeriphDataAlignment) | \
 80027c2:	687b      	ldr	r3, [r7, #4]
 80027c4:	695b      	ldr	r3, [r3, #20]
 80027c6:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_MEMORY_INC(hdma->Init.MemInc)              | \
 80027c8:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MDATA_SIZE(hdma->Init.MemDataAlignment)    | \
 80027ca:	687b      	ldr	r3, [r7, #4]
 80027cc:	699b      	ldr	r3, [r3, #24]
 80027ce:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_PDATA_SIZE(hdma->Init.PeriphDataAlignment) | \
 80027d0:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MODE(hdma->Init.Mode)                      | \
 80027d2:	687b      	ldr	r3, [r7, #4]
 80027d4:	69db      	ldr	r3, [r3, #28]
 80027d6:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_MDATA_SIZE(hdma->Init.MemDataAlignment)    | \
 80027d8:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_PRIORITY(hdma->Init.Priority);
 80027da:	687b      	ldr	r3, [r7, #4]
 80027dc:	6a1b      	ldr	r3, [r3, #32]
 80027de:	091b      	lsrs	r3, r3, #4
                      DMA_TO_BDMA_MODE(hdma->Init.Mode)                      | \
 80027e0:	4313      	orrs	r3, r2
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            | \
 80027e2:	697a      	ldr	r2, [r7, #20]
 80027e4:	4313      	orrs	r3, r2
 80027e6:	617b      	str	r3, [r7, #20]

    /* Write to DMA Channel CR register */
    ((BDMA_Channel_TypeDef *)hdma->Instance)->CCR = registerValue;
 80027e8:	687b      	ldr	r3, [r7, #4]
 80027ea:	681b      	ldr	r3, [r3, #0]
 80027ec:	697a      	ldr	r2, [r7, #20]
 80027ee:	601a      	str	r2, [r3, #0]

    /* calculation of the channel index */
    hdma->StreamIndex = (((uint32_t)((uint32_t*)hdma->Instance) - (uint32_t)BDMA_Channel0) / ((uint32_t)BDMA_Channel1 - (uint32_t)BDMA_Channel0)) << 2U;
 80027f0:	687b      	ldr	r3, [r7, #4]
 80027f2:	681b      	ldr	r3, [r3, #0]
 80027f4:	461a      	mov	r2, r3
 80027f6:	4b30      	ldr	r3, [pc, #192]	; (80028b8 <HAL_DMA_Init+0x7a0>)
 80027f8:	4413      	add	r3, r2
 80027fa:	4a30      	ldr	r2, [pc, #192]	; (80028bc <HAL_DMA_Init+0x7a4>)
 80027fc:	fba2 2303 	umull	r2, r3, r2, r3
 8002800:	091b      	lsrs	r3, r3, #4
 8002802:	009a      	lsls	r2, r3, #2
 8002804:	687b      	ldr	r3, [r7, #4]
 8002806:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
    DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
    regs_bdma = (BDMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8002808:	6878      	ldr	r0, [r7, #4]
 800280a:	f001 f92f 	bl	8003a6c <DMA_CalcBaseAndBitshift>
 800280e:	4603      	mov	r3, r0
 8002810:	60fb      	str	r3, [r7, #12]

    /* Clear all interrupt flags */
    regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 8002812:	687b      	ldr	r3, [r7, #4]
 8002814:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002816:	f003 031f 	and.w	r3, r3, #31
 800281a:	2201      	movs	r2, #1
 800281c:	409a      	lsls	r2, r3
 800281e:	68fb      	ldr	r3, [r7, #12]
 8002820:	605a      	str	r2, [r3, #4]
 8002822:	e008      	b.n	8002836 <HAL_DMA_Init+0x71e>
  }
  else
  {
    hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8002824:	687b      	ldr	r3, [r7, #4]
 8002826:	2240      	movs	r2, #64	; 0x40
 8002828:	655a      	str	r2, [r3, #84]	; 0x54
    hdma->State     = HAL_DMA_STATE_ERROR;
 800282a:	687b      	ldr	r3, [r7, #4]
 800282c:	2203      	movs	r2, #3
 800282e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

    return HAL_ERROR;
 8002832:	2301      	movs	r3, #1
 8002834:	e055      	b.n	80028e2 <HAL_DMA_Init+0x7ca>
  }

  /* Initialize parameters for DMAMUX channel :
  DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
  */
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 8002836:	6878      	ldr	r0, [r7, #4]
 8002838:	f001 fa46 	bl	8003cc8 <DMA_CalcDMAMUXChannelBaseAndMask>

  if(hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 800283c:	687b      	ldr	r3, [r7, #4]
 800283e:	689b      	ldr	r3, [r3, #8]
 8002840:	2b80      	cmp	r3, #128	; 0x80
 8002842:	d102      	bne.n	800284a <HAL_DMA_Init+0x732>
  {
    /* if memory to memory force the request to 0*/
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 8002844:	687b      	ldr	r3, [r7, #4]
 8002846:	2200      	movs	r2, #0
 8002848:	605a      	str	r2, [r3, #4]
  }

  /* Set peripheral request  to DMAMUX channel */
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 800284a:	687b      	ldr	r3, [r7, #4]
 800284c:	685a      	ldr	r2, [r3, #4]
 800284e:	687b      	ldr	r3, [r7, #4]
 8002850:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002852:	b2d2      	uxtb	r2, r2
 8002854:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8002856:	687b      	ldr	r3, [r7, #4]
 8002858:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800285a:	687a      	ldr	r2, [r7, #4]
 800285c:	6e92      	ldr	r2, [r2, #104]	; 0x68
 800285e:	605a      	str	r2, [r3, #4]

  /* Initialize parameters for DMAMUX request generator :
  if the DMA request is DMA_REQUEST_GENERATOR0 to DMA_REQUEST_GENERATOR7
  */
  if((hdma->Init.Request >= DMA_REQUEST_GENERATOR0) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR7))
 8002860:	687b      	ldr	r3, [r7, #4]
 8002862:	685b      	ldr	r3, [r3, #4]
 8002864:	2b00      	cmp	r3, #0
 8002866:	d02b      	beq.n	80028c0 <HAL_DMA_Init+0x7a8>
 8002868:	687b      	ldr	r3, [r7, #4]
 800286a:	685b      	ldr	r3, [r3, #4]
 800286c:	2b08      	cmp	r3, #8
 800286e:	d827      	bhi.n	80028c0 <HAL_DMA_Init+0x7a8>
  {
    /* Initialize parameters for DMAMUX request generator :
    DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 8002870:	6878      	ldr	r0, [r7, #4]
 8002872:	f001 fac3 	bl	8003dfc <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register */
    hdma->DMAmuxRequestGen->RGCR = 0U;
 8002876:	687b      	ldr	r3, [r7, #4]
 8002878:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800287a:	2200      	movs	r2, #0
 800287c:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800287e:	687b      	ldr	r3, [r7, #4]
 8002880:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002882:	687a      	ldr	r2, [r7, #4]
 8002884:	6f52      	ldr	r2, [r2, #116]	; 0x74
 8002886:	605a      	str	r2, [r3, #4]
 8002888:	e023      	b.n	80028d2 <HAL_DMA_Init+0x7ba>
 800288a:	bf00      	nop
 800288c:	fe10803f 	.word	0xfe10803f
 8002890:	58025408 	.word	0x58025408
 8002894:	5802541c 	.word	0x5802541c
 8002898:	58025430 	.word	0x58025430
 800289c:	58025444 	.word	0x58025444
 80028a0:	58025458 	.word	0x58025458
 80028a4:	5802546c 	.word	0x5802546c
 80028a8:	58025480 	.word	0x58025480
 80028ac:	58025494 	.word	0x58025494
 80028b0:	08010aa4 	.word	0x08010aa4
 80028b4:	fffe000f 	.word	0xfffe000f
 80028b8:	a7fdabf8 	.word	0xa7fdabf8
 80028bc:	cccccccd 	.word	0xcccccccd
  }
  else
  {
    hdma->DMAmuxRequestGen = 0U;
 80028c0:	687b      	ldr	r3, [r7, #4]
 80028c2:	2200      	movs	r2, #0
 80028c4:	66da      	str	r2, [r3, #108]	; 0x6c
    hdma->DMAmuxRequestGenStatus = 0U;
 80028c6:	687b      	ldr	r3, [r7, #4]
 80028c8:	2200      	movs	r2, #0
 80028ca:	671a      	str	r2, [r3, #112]	; 0x70
    hdma->DMAmuxRequestGenStatusMask = 0U;
 80028cc:	687b      	ldr	r3, [r7, #4]
 80028ce:	2200      	movs	r2, #0
 80028d0:	675a      	str	r2, [r3, #116]	; 0x74
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80028d2:	687b      	ldr	r3, [r7, #4]
 80028d4:	2200      	movs	r2, #0
 80028d6:	655a      	str	r2, [r3, #84]	; 0x54

  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 80028d8:	687b      	ldr	r3, [r7, #4]
 80028da:	2201      	movs	r2, #1
 80028dc:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 80028e0:	2300      	movs	r3, #0
}
 80028e2:	4618      	mov	r0, r3
 80028e4:	3718      	adds	r7, #24
 80028e6:	46bd      	mov	sp, r7
 80028e8:	bd80      	pop	{r7, pc}
 80028ea:	bf00      	nop

080028ec <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80028ec:	b580      	push	{r7, lr}
 80028ee:	b084      	sub	sp, #16
 80028f0:	af00      	add	r7, sp, #0
 80028f2:	6078      	str	r0, [r7, #4]
  BDMA_Base_Registers *regs_bdma;

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 80028f4:	687b      	ldr	r3, [r7, #4]
 80028f6:	2b00      	cmp	r3, #0
 80028f8:	d101      	bne.n	80028fe <HAL_DMA_Abort_IT+0x12>
  {
    return HAL_ERROR;
 80028fa:	2301      	movs	r3, #1
 80028fc:	e188      	b.n	8002c10 <HAL_DMA_Abort_IT+0x324>
  }

  if(hdma->State != HAL_DMA_STATE_BUSY)
 80028fe:	687b      	ldr	r3, [r7, #4]
 8002900:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8002904:	b2db      	uxtb	r3, r3
 8002906:	2b02      	cmp	r3, #2
 8002908:	d004      	beq.n	8002914 <HAL_DMA_Abort_IT+0x28>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800290a:	687b      	ldr	r3, [r7, #4]
 800290c:	2280      	movs	r2, #128	; 0x80
 800290e:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8002910:	2301      	movs	r3, #1
 8002912:	e17d      	b.n	8002c10 <HAL_DMA_Abort_IT+0x324>
  }
  else
  {
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8002914:	687b      	ldr	r3, [r7, #4]
 8002916:	681b      	ldr	r3, [r3, #0]
 8002918:	4a8c      	ldr	r2, [pc, #560]	; (8002b4c <HAL_DMA_Abort_IT+0x260>)
 800291a:	4293      	cmp	r3, r2
 800291c:	d04a      	beq.n	80029b4 <HAL_DMA_Abort_IT+0xc8>
 800291e:	687b      	ldr	r3, [r7, #4]
 8002920:	681b      	ldr	r3, [r3, #0]
 8002922:	4a8b      	ldr	r2, [pc, #556]	; (8002b50 <HAL_DMA_Abort_IT+0x264>)
 8002924:	4293      	cmp	r3, r2
 8002926:	d045      	beq.n	80029b4 <HAL_DMA_Abort_IT+0xc8>
 8002928:	687b      	ldr	r3, [r7, #4]
 800292a:	681b      	ldr	r3, [r3, #0]
 800292c:	4a89      	ldr	r2, [pc, #548]	; (8002b54 <HAL_DMA_Abort_IT+0x268>)
 800292e:	4293      	cmp	r3, r2
 8002930:	d040      	beq.n	80029b4 <HAL_DMA_Abort_IT+0xc8>
 8002932:	687b      	ldr	r3, [r7, #4]
 8002934:	681b      	ldr	r3, [r3, #0]
 8002936:	4a88      	ldr	r2, [pc, #544]	; (8002b58 <HAL_DMA_Abort_IT+0x26c>)
 8002938:	4293      	cmp	r3, r2
 800293a:	d03b      	beq.n	80029b4 <HAL_DMA_Abort_IT+0xc8>
 800293c:	687b      	ldr	r3, [r7, #4]
 800293e:	681b      	ldr	r3, [r3, #0]
 8002940:	4a86      	ldr	r2, [pc, #536]	; (8002b5c <HAL_DMA_Abort_IT+0x270>)
 8002942:	4293      	cmp	r3, r2
 8002944:	d036      	beq.n	80029b4 <HAL_DMA_Abort_IT+0xc8>
 8002946:	687b      	ldr	r3, [r7, #4]
 8002948:	681b      	ldr	r3, [r3, #0]
 800294a:	4a85      	ldr	r2, [pc, #532]	; (8002b60 <HAL_DMA_Abort_IT+0x274>)
 800294c:	4293      	cmp	r3, r2
 800294e:	d031      	beq.n	80029b4 <HAL_DMA_Abort_IT+0xc8>
 8002950:	687b      	ldr	r3, [r7, #4]
 8002952:	681b      	ldr	r3, [r3, #0]
 8002954:	4a83      	ldr	r2, [pc, #524]	; (8002b64 <HAL_DMA_Abort_IT+0x278>)
 8002956:	4293      	cmp	r3, r2
 8002958:	d02c      	beq.n	80029b4 <HAL_DMA_Abort_IT+0xc8>
 800295a:	687b      	ldr	r3, [r7, #4]
 800295c:	681b      	ldr	r3, [r3, #0]
 800295e:	4a82      	ldr	r2, [pc, #520]	; (8002b68 <HAL_DMA_Abort_IT+0x27c>)
 8002960:	4293      	cmp	r3, r2
 8002962:	d027      	beq.n	80029b4 <HAL_DMA_Abort_IT+0xc8>
 8002964:	687b      	ldr	r3, [r7, #4]
 8002966:	681b      	ldr	r3, [r3, #0]
 8002968:	4a80      	ldr	r2, [pc, #512]	; (8002b6c <HAL_DMA_Abort_IT+0x280>)
 800296a:	4293      	cmp	r3, r2
 800296c:	d022      	beq.n	80029b4 <HAL_DMA_Abort_IT+0xc8>
 800296e:	687b      	ldr	r3, [r7, #4]
 8002970:	681b      	ldr	r3, [r3, #0]
 8002972:	4a7f      	ldr	r2, [pc, #508]	; (8002b70 <HAL_DMA_Abort_IT+0x284>)
 8002974:	4293      	cmp	r3, r2
 8002976:	d01d      	beq.n	80029b4 <HAL_DMA_Abort_IT+0xc8>
 8002978:	687b      	ldr	r3, [r7, #4]
 800297a:	681b      	ldr	r3, [r3, #0]
 800297c:	4a7d      	ldr	r2, [pc, #500]	; (8002b74 <HAL_DMA_Abort_IT+0x288>)
 800297e:	4293      	cmp	r3, r2
 8002980:	d018      	beq.n	80029b4 <HAL_DMA_Abort_IT+0xc8>
 8002982:	687b      	ldr	r3, [r7, #4]
 8002984:	681b      	ldr	r3, [r3, #0]
 8002986:	4a7c      	ldr	r2, [pc, #496]	; (8002b78 <HAL_DMA_Abort_IT+0x28c>)
 8002988:	4293      	cmp	r3, r2
 800298a:	d013      	beq.n	80029b4 <HAL_DMA_Abort_IT+0xc8>
 800298c:	687b      	ldr	r3, [r7, #4]
 800298e:	681b      	ldr	r3, [r3, #0]
 8002990:	4a7a      	ldr	r2, [pc, #488]	; (8002b7c <HAL_DMA_Abort_IT+0x290>)
 8002992:	4293      	cmp	r3, r2
 8002994:	d00e      	beq.n	80029b4 <HAL_DMA_Abort_IT+0xc8>
 8002996:	687b      	ldr	r3, [r7, #4]
 8002998:	681b      	ldr	r3, [r3, #0]
 800299a:	4a79      	ldr	r2, [pc, #484]	; (8002b80 <HAL_DMA_Abort_IT+0x294>)
 800299c:	4293      	cmp	r3, r2
 800299e:	d009      	beq.n	80029b4 <HAL_DMA_Abort_IT+0xc8>
 80029a0:	687b      	ldr	r3, [r7, #4]
 80029a2:	681b      	ldr	r3, [r3, #0]
 80029a4:	4a77      	ldr	r2, [pc, #476]	; (8002b84 <HAL_DMA_Abort_IT+0x298>)
 80029a6:	4293      	cmp	r3, r2
 80029a8:	d004      	beq.n	80029b4 <HAL_DMA_Abort_IT+0xc8>
 80029aa:	687b      	ldr	r3, [r7, #4]
 80029ac:	681b      	ldr	r3, [r3, #0]
 80029ae:	4a76      	ldr	r2, [pc, #472]	; (8002b88 <HAL_DMA_Abort_IT+0x29c>)
 80029b0:	4293      	cmp	r3, r2
 80029b2:	d101      	bne.n	80029b8 <HAL_DMA_Abort_IT+0xcc>
 80029b4:	2301      	movs	r3, #1
 80029b6:	e000      	b.n	80029ba <HAL_DMA_Abort_IT+0xce>
 80029b8:	2300      	movs	r3, #0
 80029ba:	2b00      	cmp	r3, #0
 80029bc:	d065      	beq.n	8002a8a <HAL_DMA_Abort_IT+0x19e>
    {
      /* Set Abort State  */
      hdma->State = HAL_DMA_STATE_ABORT;
 80029be:	687b      	ldr	r3, [r7, #4]
 80029c0:	2204      	movs	r2, #4
 80029c2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 80029c6:	687b      	ldr	r3, [r7, #4]
 80029c8:	681b      	ldr	r3, [r3, #0]
 80029ca:	4a60      	ldr	r2, [pc, #384]	; (8002b4c <HAL_DMA_Abort_IT+0x260>)
 80029cc:	4293      	cmp	r3, r2
 80029ce:	d04a      	beq.n	8002a66 <HAL_DMA_Abort_IT+0x17a>
 80029d0:	687b      	ldr	r3, [r7, #4]
 80029d2:	681b      	ldr	r3, [r3, #0]
 80029d4:	4a5e      	ldr	r2, [pc, #376]	; (8002b50 <HAL_DMA_Abort_IT+0x264>)
 80029d6:	4293      	cmp	r3, r2
 80029d8:	d045      	beq.n	8002a66 <HAL_DMA_Abort_IT+0x17a>
 80029da:	687b      	ldr	r3, [r7, #4]
 80029dc:	681b      	ldr	r3, [r3, #0]
 80029de:	4a5d      	ldr	r2, [pc, #372]	; (8002b54 <HAL_DMA_Abort_IT+0x268>)
 80029e0:	4293      	cmp	r3, r2
 80029e2:	d040      	beq.n	8002a66 <HAL_DMA_Abort_IT+0x17a>
 80029e4:	687b      	ldr	r3, [r7, #4]
 80029e6:	681b      	ldr	r3, [r3, #0]
 80029e8:	4a5b      	ldr	r2, [pc, #364]	; (8002b58 <HAL_DMA_Abort_IT+0x26c>)
 80029ea:	4293      	cmp	r3, r2
 80029ec:	d03b      	beq.n	8002a66 <HAL_DMA_Abort_IT+0x17a>
 80029ee:	687b      	ldr	r3, [r7, #4]
 80029f0:	681b      	ldr	r3, [r3, #0]
 80029f2:	4a5a      	ldr	r2, [pc, #360]	; (8002b5c <HAL_DMA_Abort_IT+0x270>)
 80029f4:	4293      	cmp	r3, r2
 80029f6:	d036      	beq.n	8002a66 <HAL_DMA_Abort_IT+0x17a>
 80029f8:	687b      	ldr	r3, [r7, #4]
 80029fa:	681b      	ldr	r3, [r3, #0]
 80029fc:	4a58      	ldr	r2, [pc, #352]	; (8002b60 <HAL_DMA_Abort_IT+0x274>)
 80029fe:	4293      	cmp	r3, r2
 8002a00:	d031      	beq.n	8002a66 <HAL_DMA_Abort_IT+0x17a>
 8002a02:	687b      	ldr	r3, [r7, #4]
 8002a04:	681b      	ldr	r3, [r3, #0]
 8002a06:	4a57      	ldr	r2, [pc, #348]	; (8002b64 <HAL_DMA_Abort_IT+0x278>)
 8002a08:	4293      	cmp	r3, r2
 8002a0a:	d02c      	beq.n	8002a66 <HAL_DMA_Abort_IT+0x17a>
 8002a0c:	687b      	ldr	r3, [r7, #4]
 8002a0e:	681b      	ldr	r3, [r3, #0]
 8002a10:	4a55      	ldr	r2, [pc, #340]	; (8002b68 <HAL_DMA_Abort_IT+0x27c>)
 8002a12:	4293      	cmp	r3, r2
 8002a14:	d027      	beq.n	8002a66 <HAL_DMA_Abort_IT+0x17a>
 8002a16:	687b      	ldr	r3, [r7, #4]
 8002a18:	681b      	ldr	r3, [r3, #0]
 8002a1a:	4a54      	ldr	r2, [pc, #336]	; (8002b6c <HAL_DMA_Abort_IT+0x280>)
 8002a1c:	4293      	cmp	r3, r2
 8002a1e:	d022      	beq.n	8002a66 <HAL_DMA_Abort_IT+0x17a>
 8002a20:	687b      	ldr	r3, [r7, #4]
 8002a22:	681b      	ldr	r3, [r3, #0]
 8002a24:	4a52      	ldr	r2, [pc, #328]	; (8002b70 <HAL_DMA_Abort_IT+0x284>)
 8002a26:	4293      	cmp	r3, r2
 8002a28:	d01d      	beq.n	8002a66 <HAL_DMA_Abort_IT+0x17a>
 8002a2a:	687b      	ldr	r3, [r7, #4]
 8002a2c:	681b      	ldr	r3, [r3, #0]
 8002a2e:	4a51      	ldr	r2, [pc, #324]	; (8002b74 <HAL_DMA_Abort_IT+0x288>)
 8002a30:	4293      	cmp	r3, r2
 8002a32:	d018      	beq.n	8002a66 <HAL_DMA_Abort_IT+0x17a>
 8002a34:	687b      	ldr	r3, [r7, #4]
 8002a36:	681b      	ldr	r3, [r3, #0]
 8002a38:	4a4f      	ldr	r2, [pc, #316]	; (8002b78 <HAL_DMA_Abort_IT+0x28c>)
 8002a3a:	4293      	cmp	r3, r2
 8002a3c:	d013      	beq.n	8002a66 <HAL_DMA_Abort_IT+0x17a>
 8002a3e:	687b      	ldr	r3, [r7, #4]
 8002a40:	681b      	ldr	r3, [r3, #0]
 8002a42:	4a4e      	ldr	r2, [pc, #312]	; (8002b7c <HAL_DMA_Abort_IT+0x290>)
 8002a44:	4293      	cmp	r3, r2
 8002a46:	d00e      	beq.n	8002a66 <HAL_DMA_Abort_IT+0x17a>
 8002a48:	687b      	ldr	r3, [r7, #4]
 8002a4a:	681b      	ldr	r3, [r3, #0]
 8002a4c:	4a4c      	ldr	r2, [pc, #304]	; (8002b80 <HAL_DMA_Abort_IT+0x294>)
 8002a4e:	4293      	cmp	r3, r2
 8002a50:	d009      	beq.n	8002a66 <HAL_DMA_Abort_IT+0x17a>
 8002a52:	687b      	ldr	r3, [r7, #4]
 8002a54:	681b      	ldr	r3, [r3, #0]
 8002a56:	4a4b      	ldr	r2, [pc, #300]	; (8002b84 <HAL_DMA_Abort_IT+0x298>)
 8002a58:	4293      	cmp	r3, r2
 8002a5a:	d004      	beq.n	8002a66 <HAL_DMA_Abort_IT+0x17a>
 8002a5c:	687b      	ldr	r3, [r7, #4]
 8002a5e:	681b      	ldr	r3, [r3, #0]
 8002a60:	4a49      	ldr	r2, [pc, #292]	; (8002b88 <HAL_DMA_Abort_IT+0x29c>)
 8002a62:	4293      	cmp	r3, r2
 8002a64:	d108      	bne.n	8002a78 <HAL_DMA_Abort_IT+0x18c>
 8002a66:	687b      	ldr	r3, [r7, #4]
 8002a68:	681b      	ldr	r3, [r3, #0]
 8002a6a:	681a      	ldr	r2, [r3, #0]
 8002a6c:	687b      	ldr	r3, [r7, #4]
 8002a6e:	681b      	ldr	r3, [r3, #0]
 8002a70:	f022 0201 	bic.w	r2, r2, #1
 8002a74:	601a      	str	r2, [r3, #0]
 8002a76:	e0ca      	b.n	8002c0e <HAL_DMA_Abort_IT+0x322>
 8002a78:	687b      	ldr	r3, [r7, #4]
 8002a7a:	681b      	ldr	r3, [r3, #0]
 8002a7c:	681a      	ldr	r2, [r3, #0]
 8002a7e:	687b      	ldr	r3, [r7, #4]
 8002a80:	681b      	ldr	r3, [r3, #0]
 8002a82:	f022 0201 	bic.w	r2, r2, #1
 8002a86:	601a      	str	r2, [r3, #0]
 8002a88:	e0c1      	b.n	8002c0e <HAL_DMA_Abort_IT+0x322>
    }
    else /* BDMA channel */
    {
      /* Disable DMA All Interrupts  */
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  &= ~(BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE);
 8002a8a:	687b      	ldr	r3, [r7, #4]
 8002a8c:	681b      	ldr	r3, [r3, #0]
 8002a8e:	681a      	ldr	r2, [r3, #0]
 8002a90:	687b      	ldr	r3, [r7, #4]
 8002a92:	681b      	ldr	r3, [r3, #0]
 8002a94:	f022 020e 	bic.w	r2, r2, #14
 8002a98:	601a      	str	r2, [r3, #0]

      /* Disable the channel */
      __HAL_DMA_DISABLE(hdma);
 8002a9a:	687b      	ldr	r3, [r7, #4]
 8002a9c:	681b      	ldr	r3, [r3, #0]
 8002a9e:	4a2b      	ldr	r2, [pc, #172]	; (8002b4c <HAL_DMA_Abort_IT+0x260>)
 8002aa0:	4293      	cmp	r3, r2
 8002aa2:	d04a      	beq.n	8002b3a <HAL_DMA_Abort_IT+0x24e>
 8002aa4:	687b      	ldr	r3, [r7, #4]
 8002aa6:	681b      	ldr	r3, [r3, #0]
 8002aa8:	4a29      	ldr	r2, [pc, #164]	; (8002b50 <HAL_DMA_Abort_IT+0x264>)
 8002aaa:	4293      	cmp	r3, r2
 8002aac:	d045      	beq.n	8002b3a <HAL_DMA_Abort_IT+0x24e>
 8002aae:	687b      	ldr	r3, [r7, #4]
 8002ab0:	681b      	ldr	r3, [r3, #0]
 8002ab2:	4a28      	ldr	r2, [pc, #160]	; (8002b54 <HAL_DMA_Abort_IT+0x268>)
 8002ab4:	4293      	cmp	r3, r2
 8002ab6:	d040      	beq.n	8002b3a <HAL_DMA_Abort_IT+0x24e>
 8002ab8:	687b      	ldr	r3, [r7, #4]
 8002aba:	681b      	ldr	r3, [r3, #0]
 8002abc:	4a26      	ldr	r2, [pc, #152]	; (8002b58 <HAL_DMA_Abort_IT+0x26c>)
 8002abe:	4293      	cmp	r3, r2
 8002ac0:	d03b      	beq.n	8002b3a <HAL_DMA_Abort_IT+0x24e>
 8002ac2:	687b      	ldr	r3, [r7, #4]
 8002ac4:	681b      	ldr	r3, [r3, #0]
 8002ac6:	4a25      	ldr	r2, [pc, #148]	; (8002b5c <HAL_DMA_Abort_IT+0x270>)
 8002ac8:	4293      	cmp	r3, r2
 8002aca:	d036      	beq.n	8002b3a <HAL_DMA_Abort_IT+0x24e>
 8002acc:	687b      	ldr	r3, [r7, #4]
 8002ace:	681b      	ldr	r3, [r3, #0]
 8002ad0:	4a23      	ldr	r2, [pc, #140]	; (8002b60 <HAL_DMA_Abort_IT+0x274>)
 8002ad2:	4293      	cmp	r3, r2
 8002ad4:	d031      	beq.n	8002b3a <HAL_DMA_Abort_IT+0x24e>
 8002ad6:	687b      	ldr	r3, [r7, #4]
 8002ad8:	681b      	ldr	r3, [r3, #0]
 8002ada:	4a22      	ldr	r2, [pc, #136]	; (8002b64 <HAL_DMA_Abort_IT+0x278>)
 8002adc:	4293      	cmp	r3, r2
 8002ade:	d02c      	beq.n	8002b3a <HAL_DMA_Abort_IT+0x24e>
 8002ae0:	687b      	ldr	r3, [r7, #4]
 8002ae2:	681b      	ldr	r3, [r3, #0]
 8002ae4:	4a20      	ldr	r2, [pc, #128]	; (8002b68 <HAL_DMA_Abort_IT+0x27c>)
 8002ae6:	4293      	cmp	r3, r2
 8002ae8:	d027      	beq.n	8002b3a <HAL_DMA_Abort_IT+0x24e>
 8002aea:	687b      	ldr	r3, [r7, #4]
 8002aec:	681b      	ldr	r3, [r3, #0]
 8002aee:	4a1f      	ldr	r2, [pc, #124]	; (8002b6c <HAL_DMA_Abort_IT+0x280>)
 8002af0:	4293      	cmp	r3, r2
 8002af2:	d022      	beq.n	8002b3a <HAL_DMA_Abort_IT+0x24e>
 8002af4:	687b      	ldr	r3, [r7, #4]
 8002af6:	681b      	ldr	r3, [r3, #0]
 8002af8:	4a1d      	ldr	r2, [pc, #116]	; (8002b70 <HAL_DMA_Abort_IT+0x284>)
 8002afa:	4293      	cmp	r3, r2
 8002afc:	d01d      	beq.n	8002b3a <HAL_DMA_Abort_IT+0x24e>
 8002afe:	687b      	ldr	r3, [r7, #4]
 8002b00:	681b      	ldr	r3, [r3, #0]
 8002b02:	4a1c      	ldr	r2, [pc, #112]	; (8002b74 <HAL_DMA_Abort_IT+0x288>)
 8002b04:	4293      	cmp	r3, r2
 8002b06:	d018      	beq.n	8002b3a <HAL_DMA_Abort_IT+0x24e>
 8002b08:	687b      	ldr	r3, [r7, #4]
 8002b0a:	681b      	ldr	r3, [r3, #0]
 8002b0c:	4a1a      	ldr	r2, [pc, #104]	; (8002b78 <HAL_DMA_Abort_IT+0x28c>)
 8002b0e:	4293      	cmp	r3, r2
 8002b10:	d013      	beq.n	8002b3a <HAL_DMA_Abort_IT+0x24e>
 8002b12:	687b      	ldr	r3, [r7, #4]
 8002b14:	681b      	ldr	r3, [r3, #0]
 8002b16:	4a19      	ldr	r2, [pc, #100]	; (8002b7c <HAL_DMA_Abort_IT+0x290>)
 8002b18:	4293      	cmp	r3, r2
 8002b1a:	d00e      	beq.n	8002b3a <HAL_DMA_Abort_IT+0x24e>
 8002b1c:	687b      	ldr	r3, [r7, #4]
 8002b1e:	681b      	ldr	r3, [r3, #0]
 8002b20:	4a17      	ldr	r2, [pc, #92]	; (8002b80 <HAL_DMA_Abort_IT+0x294>)
 8002b22:	4293      	cmp	r3, r2
 8002b24:	d009      	beq.n	8002b3a <HAL_DMA_Abort_IT+0x24e>
 8002b26:	687b      	ldr	r3, [r7, #4]
 8002b28:	681b      	ldr	r3, [r3, #0]
 8002b2a:	4a16      	ldr	r2, [pc, #88]	; (8002b84 <HAL_DMA_Abort_IT+0x298>)
 8002b2c:	4293      	cmp	r3, r2
 8002b2e:	d004      	beq.n	8002b3a <HAL_DMA_Abort_IT+0x24e>
 8002b30:	687b      	ldr	r3, [r7, #4]
 8002b32:	681b      	ldr	r3, [r3, #0]
 8002b34:	4a14      	ldr	r2, [pc, #80]	; (8002b88 <HAL_DMA_Abort_IT+0x29c>)
 8002b36:	4293      	cmp	r3, r2
 8002b38:	d128      	bne.n	8002b8c <HAL_DMA_Abort_IT+0x2a0>
 8002b3a:	687b      	ldr	r3, [r7, #4]
 8002b3c:	681b      	ldr	r3, [r3, #0]
 8002b3e:	681a      	ldr	r2, [r3, #0]
 8002b40:	687b      	ldr	r3, [r7, #4]
 8002b42:	681b      	ldr	r3, [r3, #0]
 8002b44:	f022 0201 	bic.w	r2, r2, #1
 8002b48:	601a      	str	r2, [r3, #0]
 8002b4a:	e027      	b.n	8002b9c <HAL_DMA_Abort_IT+0x2b0>
 8002b4c:	40020010 	.word	0x40020010
 8002b50:	40020028 	.word	0x40020028
 8002b54:	40020040 	.word	0x40020040
 8002b58:	40020058 	.word	0x40020058
 8002b5c:	40020070 	.word	0x40020070
 8002b60:	40020088 	.word	0x40020088
 8002b64:	400200a0 	.word	0x400200a0
 8002b68:	400200b8 	.word	0x400200b8
 8002b6c:	40020410 	.word	0x40020410
 8002b70:	40020428 	.word	0x40020428
 8002b74:	40020440 	.word	0x40020440
 8002b78:	40020458 	.word	0x40020458
 8002b7c:	40020470 	.word	0x40020470
 8002b80:	40020488 	.word	0x40020488
 8002b84:	400204a0 	.word	0x400204a0
 8002b88:	400204b8 	.word	0x400204b8
 8002b8c:	687b      	ldr	r3, [r7, #4]
 8002b8e:	681b      	ldr	r3, [r3, #0]
 8002b90:	681a      	ldr	r2, [r3, #0]
 8002b92:	687b      	ldr	r3, [r7, #4]
 8002b94:	681b      	ldr	r3, [r3, #0]
 8002b96:	f022 0201 	bic.w	r2, r2, #1
 8002b9a:	601a      	str	r2, [r3, #0]

      /* disable the DMAMUX sync overrun IT */
      hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8002b9c:	687b      	ldr	r3, [r7, #4]
 8002b9e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002ba0:	681a      	ldr	r2, [r3, #0]
 8002ba2:	687b      	ldr	r3, [r7, #4]
 8002ba4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002ba6:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8002baa:	601a      	str	r2, [r3, #0]

      /* Clear all flags */
      regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 8002bac:	687b      	ldr	r3, [r7, #4]
 8002bae:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002bb0:	60fb      	str	r3, [r7, #12]
      regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 8002bb2:	687b      	ldr	r3, [r7, #4]
 8002bb4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002bb6:	f003 031f 	and.w	r3, r3, #31
 8002bba:	2201      	movs	r2, #1
 8002bbc:	409a      	lsls	r2, r3
 8002bbe:	68fb      	ldr	r3, [r7, #12]
 8002bc0:	605a      	str	r2, [r3, #4]

      /* Clear the DMAMUX synchro overrun flag */
      hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8002bc2:	687b      	ldr	r3, [r7, #4]
 8002bc4:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8002bc6:	687a      	ldr	r2, [r7, #4]
 8002bc8:	6e92      	ldr	r2, [r2, #104]	; 0x68
 8002bca:	605a      	str	r2, [r3, #4]

      if(hdma->DMAmuxRequestGen != 0U)
 8002bcc:	687b      	ldr	r3, [r7, #4]
 8002bce:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8002bd0:	2b00      	cmp	r3, #0
 8002bd2:	d00c      	beq.n	8002bee <HAL_DMA_Abort_IT+0x302>
      {
        /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
        /* disable the request gen overrun IT */
        hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8002bd4:	687b      	ldr	r3, [r7, #4]
 8002bd6:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8002bd8:	681a      	ldr	r2, [r3, #0]
 8002bda:	687b      	ldr	r3, [r7, #4]
 8002bdc:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8002bde:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8002be2:	601a      	str	r2, [r3, #0]

        /* Clear the DMAMUX request generator overrun flag */
        hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8002be4:	687b      	ldr	r3, [r7, #4]
 8002be6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002be8:	687a      	ldr	r2, [r7, #4]
 8002bea:	6f52      	ldr	r2, [r2, #116]	; 0x74
 8002bec:	605a      	str	r2, [r3, #4]
      }

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8002bee:	687b      	ldr	r3, [r7, #4]
 8002bf0:	2200      	movs	r2, #0
 8002bf2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8002bf6:	687b      	ldr	r3, [r7, #4]
 8002bf8:	2201      	movs	r2, #1
 8002bfa:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Call User Abort callback */
      if(hdma->XferAbortCallback != NULL)
 8002bfe:	687b      	ldr	r3, [r7, #4]
 8002c00:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002c02:	2b00      	cmp	r3, #0
 8002c04:	d003      	beq.n	8002c0e <HAL_DMA_Abort_IT+0x322>
      {
        hdma->XferAbortCallback(hdma);
 8002c06:	687b      	ldr	r3, [r7, #4]
 8002c08:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002c0a:	6878      	ldr	r0, [r7, #4]
 8002c0c:	4798      	blx	r3
      }
    }
  }

  return HAL_OK;
 8002c0e:	2300      	movs	r3, #0
}
 8002c10:	4618      	mov	r0, r3
 8002c12:	3710      	adds	r7, #16
 8002c14:	46bd      	mov	sp, r7
 8002c16:	bd80      	pop	{r7, pc}

08002c18 <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8002c18:	b580      	push	{r7, lr}
 8002c1a:	b08a      	sub	sp, #40	; 0x28
 8002c1c:	af00      	add	r7, sp, #0
 8002c1e:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr_dma, tmpisr_bdma;
  uint32_t ccr_reg;
  __IO uint32_t count = 0U;
 8002c20:	2300      	movs	r3, #0
 8002c22:	60fb      	str	r3, [r7, #12]
  uint32_t timeout = SystemCoreClock / 9600U;
 8002c24:	4b67      	ldr	r3, [pc, #412]	; (8002dc4 <HAL_DMA_IRQHandler+0x1ac>)
 8002c26:	681b      	ldr	r3, [r3, #0]
 8002c28:	4a67      	ldr	r2, [pc, #412]	; (8002dc8 <HAL_DMA_IRQHandler+0x1b0>)
 8002c2a:	fba2 2303 	umull	r2, r3, r2, r3
 8002c2e:	0a9b      	lsrs	r3, r3, #10
 8002c30:	627b      	str	r3, [r7, #36]	; 0x24

  /* calculate DMA base and stream number */
  DMA_Base_Registers  *regs_dma  = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002c32:	687b      	ldr	r3, [r7, #4]
 8002c34:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002c36:	623b      	str	r3, [r7, #32]
  BDMA_Base_Registers *regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 8002c38:	687b      	ldr	r3, [r7, #4]
 8002c3a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002c3c:	61fb      	str	r3, [r7, #28]

  tmpisr_dma  = regs_dma->ISR;
 8002c3e:	6a3b      	ldr	r3, [r7, #32]
 8002c40:	681b      	ldr	r3, [r3, #0]
 8002c42:	61bb      	str	r3, [r7, #24]
  tmpisr_bdma = regs_bdma->ISR;
 8002c44:	69fb      	ldr	r3, [r7, #28]
 8002c46:	681b      	ldr	r3, [r3, #0]
 8002c48:	617b      	str	r3, [r7, #20]

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U)  /* DMA1 or DMA2 instance */
 8002c4a:	687b      	ldr	r3, [r7, #4]
 8002c4c:	681b      	ldr	r3, [r3, #0]
 8002c4e:	4a5f      	ldr	r2, [pc, #380]	; (8002dcc <HAL_DMA_IRQHandler+0x1b4>)
 8002c50:	4293      	cmp	r3, r2
 8002c52:	d04a      	beq.n	8002cea <HAL_DMA_IRQHandler+0xd2>
 8002c54:	687b      	ldr	r3, [r7, #4]
 8002c56:	681b      	ldr	r3, [r3, #0]
 8002c58:	4a5d      	ldr	r2, [pc, #372]	; (8002dd0 <HAL_DMA_IRQHandler+0x1b8>)
 8002c5a:	4293      	cmp	r3, r2
 8002c5c:	d045      	beq.n	8002cea <HAL_DMA_IRQHandler+0xd2>
 8002c5e:	687b      	ldr	r3, [r7, #4]
 8002c60:	681b      	ldr	r3, [r3, #0]
 8002c62:	4a5c      	ldr	r2, [pc, #368]	; (8002dd4 <HAL_DMA_IRQHandler+0x1bc>)
 8002c64:	4293      	cmp	r3, r2
 8002c66:	d040      	beq.n	8002cea <HAL_DMA_IRQHandler+0xd2>
 8002c68:	687b      	ldr	r3, [r7, #4]
 8002c6a:	681b      	ldr	r3, [r3, #0]
 8002c6c:	4a5a      	ldr	r2, [pc, #360]	; (8002dd8 <HAL_DMA_IRQHandler+0x1c0>)
 8002c6e:	4293      	cmp	r3, r2
 8002c70:	d03b      	beq.n	8002cea <HAL_DMA_IRQHandler+0xd2>
 8002c72:	687b      	ldr	r3, [r7, #4]
 8002c74:	681b      	ldr	r3, [r3, #0]
 8002c76:	4a59      	ldr	r2, [pc, #356]	; (8002ddc <HAL_DMA_IRQHandler+0x1c4>)
 8002c78:	4293      	cmp	r3, r2
 8002c7a:	d036      	beq.n	8002cea <HAL_DMA_IRQHandler+0xd2>
 8002c7c:	687b      	ldr	r3, [r7, #4]
 8002c7e:	681b      	ldr	r3, [r3, #0]
 8002c80:	4a57      	ldr	r2, [pc, #348]	; (8002de0 <HAL_DMA_IRQHandler+0x1c8>)
 8002c82:	4293      	cmp	r3, r2
 8002c84:	d031      	beq.n	8002cea <HAL_DMA_IRQHandler+0xd2>
 8002c86:	687b      	ldr	r3, [r7, #4]
 8002c88:	681b      	ldr	r3, [r3, #0]
 8002c8a:	4a56      	ldr	r2, [pc, #344]	; (8002de4 <HAL_DMA_IRQHandler+0x1cc>)
 8002c8c:	4293      	cmp	r3, r2
 8002c8e:	d02c      	beq.n	8002cea <HAL_DMA_IRQHandler+0xd2>
 8002c90:	687b      	ldr	r3, [r7, #4]
 8002c92:	681b      	ldr	r3, [r3, #0]
 8002c94:	4a54      	ldr	r2, [pc, #336]	; (8002de8 <HAL_DMA_IRQHandler+0x1d0>)
 8002c96:	4293      	cmp	r3, r2
 8002c98:	d027      	beq.n	8002cea <HAL_DMA_IRQHandler+0xd2>
 8002c9a:	687b      	ldr	r3, [r7, #4]
 8002c9c:	681b      	ldr	r3, [r3, #0]
 8002c9e:	4a53      	ldr	r2, [pc, #332]	; (8002dec <HAL_DMA_IRQHandler+0x1d4>)
 8002ca0:	4293      	cmp	r3, r2
 8002ca2:	d022      	beq.n	8002cea <HAL_DMA_IRQHandler+0xd2>
 8002ca4:	687b      	ldr	r3, [r7, #4]
 8002ca6:	681b      	ldr	r3, [r3, #0]
 8002ca8:	4a51      	ldr	r2, [pc, #324]	; (8002df0 <HAL_DMA_IRQHandler+0x1d8>)
 8002caa:	4293      	cmp	r3, r2
 8002cac:	d01d      	beq.n	8002cea <HAL_DMA_IRQHandler+0xd2>
 8002cae:	687b      	ldr	r3, [r7, #4]
 8002cb0:	681b      	ldr	r3, [r3, #0]
 8002cb2:	4a50      	ldr	r2, [pc, #320]	; (8002df4 <HAL_DMA_IRQHandler+0x1dc>)
 8002cb4:	4293      	cmp	r3, r2
 8002cb6:	d018      	beq.n	8002cea <HAL_DMA_IRQHandler+0xd2>
 8002cb8:	687b      	ldr	r3, [r7, #4]
 8002cba:	681b      	ldr	r3, [r3, #0]
 8002cbc:	4a4e      	ldr	r2, [pc, #312]	; (8002df8 <HAL_DMA_IRQHandler+0x1e0>)
 8002cbe:	4293      	cmp	r3, r2
 8002cc0:	d013      	beq.n	8002cea <HAL_DMA_IRQHandler+0xd2>
 8002cc2:	687b      	ldr	r3, [r7, #4]
 8002cc4:	681b      	ldr	r3, [r3, #0]
 8002cc6:	4a4d      	ldr	r2, [pc, #308]	; (8002dfc <HAL_DMA_IRQHandler+0x1e4>)
 8002cc8:	4293      	cmp	r3, r2
 8002cca:	d00e      	beq.n	8002cea <HAL_DMA_IRQHandler+0xd2>
 8002ccc:	687b      	ldr	r3, [r7, #4]
 8002cce:	681b      	ldr	r3, [r3, #0]
 8002cd0:	4a4b      	ldr	r2, [pc, #300]	; (8002e00 <HAL_DMA_IRQHandler+0x1e8>)
 8002cd2:	4293      	cmp	r3, r2
 8002cd4:	d009      	beq.n	8002cea <HAL_DMA_IRQHandler+0xd2>
 8002cd6:	687b      	ldr	r3, [r7, #4]
 8002cd8:	681b      	ldr	r3, [r3, #0]
 8002cda:	4a4a      	ldr	r2, [pc, #296]	; (8002e04 <HAL_DMA_IRQHandler+0x1ec>)
 8002cdc:	4293      	cmp	r3, r2
 8002cde:	d004      	beq.n	8002cea <HAL_DMA_IRQHandler+0xd2>
 8002ce0:	687b      	ldr	r3, [r7, #4]
 8002ce2:	681b      	ldr	r3, [r3, #0]
 8002ce4:	4a48      	ldr	r2, [pc, #288]	; (8002e08 <HAL_DMA_IRQHandler+0x1f0>)
 8002ce6:	4293      	cmp	r3, r2
 8002ce8:	d101      	bne.n	8002cee <HAL_DMA_IRQHandler+0xd6>
 8002cea:	2301      	movs	r3, #1
 8002cec:	e000      	b.n	8002cf0 <HAL_DMA_IRQHandler+0xd8>
 8002cee:	2300      	movs	r3, #0
 8002cf0:	2b00      	cmp	r3, #0
 8002cf2:	f000 842b 	beq.w	800354c <HAL_DMA_IRQHandler+0x934>
  {
    /* Transfer Error Interrupt management ***************************************/
    if ((tmpisr_dma & (DMA_FLAG_TEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8002cf6:	687b      	ldr	r3, [r7, #4]
 8002cf8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002cfa:	f003 031f 	and.w	r3, r3, #31
 8002cfe:	2208      	movs	r2, #8
 8002d00:	409a      	lsls	r2, r3
 8002d02:	69bb      	ldr	r3, [r7, #24]
 8002d04:	4013      	ands	r3, r2
 8002d06:	2b00      	cmp	r3, #0
 8002d08:	f000 80a2 	beq.w	8002e50 <HAL_DMA_IRQHandler+0x238>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != 0U)
 8002d0c:	687b      	ldr	r3, [r7, #4]
 8002d0e:	681b      	ldr	r3, [r3, #0]
 8002d10:	4a2e      	ldr	r2, [pc, #184]	; (8002dcc <HAL_DMA_IRQHandler+0x1b4>)
 8002d12:	4293      	cmp	r3, r2
 8002d14:	d04a      	beq.n	8002dac <HAL_DMA_IRQHandler+0x194>
 8002d16:	687b      	ldr	r3, [r7, #4]
 8002d18:	681b      	ldr	r3, [r3, #0]
 8002d1a:	4a2d      	ldr	r2, [pc, #180]	; (8002dd0 <HAL_DMA_IRQHandler+0x1b8>)
 8002d1c:	4293      	cmp	r3, r2
 8002d1e:	d045      	beq.n	8002dac <HAL_DMA_IRQHandler+0x194>
 8002d20:	687b      	ldr	r3, [r7, #4]
 8002d22:	681b      	ldr	r3, [r3, #0]
 8002d24:	4a2b      	ldr	r2, [pc, #172]	; (8002dd4 <HAL_DMA_IRQHandler+0x1bc>)
 8002d26:	4293      	cmp	r3, r2
 8002d28:	d040      	beq.n	8002dac <HAL_DMA_IRQHandler+0x194>
 8002d2a:	687b      	ldr	r3, [r7, #4]
 8002d2c:	681b      	ldr	r3, [r3, #0]
 8002d2e:	4a2a      	ldr	r2, [pc, #168]	; (8002dd8 <HAL_DMA_IRQHandler+0x1c0>)
 8002d30:	4293      	cmp	r3, r2
 8002d32:	d03b      	beq.n	8002dac <HAL_DMA_IRQHandler+0x194>
 8002d34:	687b      	ldr	r3, [r7, #4]
 8002d36:	681b      	ldr	r3, [r3, #0]
 8002d38:	4a28      	ldr	r2, [pc, #160]	; (8002ddc <HAL_DMA_IRQHandler+0x1c4>)
 8002d3a:	4293      	cmp	r3, r2
 8002d3c:	d036      	beq.n	8002dac <HAL_DMA_IRQHandler+0x194>
 8002d3e:	687b      	ldr	r3, [r7, #4]
 8002d40:	681b      	ldr	r3, [r3, #0]
 8002d42:	4a27      	ldr	r2, [pc, #156]	; (8002de0 <HAL_DMA_IRQHandler+0x1c8>)
 8002d44:	4293      	cmp	r3, r2
 8002d46:	d031      	beq.n	8002dac <HAL_DMA_IRQHandler+0x194>
 8002d48:	687b      	ldr	r3, [r7, #4]
 8002d4a:	681b      	ldr	r3, [r3, #0]
 8002d4c:	4a25      	ldr	r2, [pc, #148]	; (8002de4 <HAL_DMA_IRQHandler+0x1cc>)
 8002d4e:	4293      	cmp	r3, r2
 8002d50:	d02c      	beq.n	8002dac <HAL_DMA_IRQHandler+0x194>
 8002d52:	687b      	ldr	r3, [r7, #4]
 8002d54:	681b      	ldr	r3, [r3, #0]
 8002d56:	4a24      	ldr	r2, [pc, #144]	; (8002de8 <HAL_DMA_IRQHandler+0x1d0>)
 8002d58:	4293      	cmp	r3, r2
 8002d5a:	d027      	beq.n	8002dac <HAL_DMA_IRQHandler+0x194>
 8002d5c:	687b      	ldr	r3, [r7, #4]
 8002d5e:	681b      	ldr	r3, [r3, #0]
 8002d60:	4a22      	ldr	r2, [pc, #136]	; (8002dec <HAL_DMA_IRQHandler+0x1d4>)
 8002d62:	4293      	cmp	r3, r2
 8002d64:	d022      	beq.n	8002dac <HAL_DMA_IRQHandler+0x194>
 8002d66:	687b      	ldr	r3, [r7, #4]
 8002d68:	681b      	ldr	r3, [r3, #0]
 8002d6a:	4a21      	ldr	r2, [pc, #132]	; (8002df0 <HAL_DMA_IRQHandler+0x1d8>)
 8002d6c:	4293      	cmp	r3, r2
 8002d6e:	d01d      	beq.n	8002dac <HAL_DMA_IRQHandler+0x194>
 8002d70:	687b      	ldr	r3, [r7, #4]
 8002d72:	681b      	ldr	r3, [r3, #0]
 8002d74:	4a1f      	ldr	r2, [pc, #124]	; (8002df4 <HAL_DMA_IRQHandler+0x1dc>)
 8002d76:	4293      	cmp	r3, r2
 8002d78:	d018      	beq.n	8002dac <HAL_DMA_IRQHandler+0x194>
 8002d7a:	687b      	ldr	r3, [r7, #4]
 8002d7c:	681b      	ldr	r3, [r3, #0]
 8002d7e:	4a1e      	ldr	r2, [pc, #120]	; (8002df8 <HAL_DMA_IRQHandler+0x1e0>)
 8002d80:	4293      	cmp	r3, r2
 8002d82:	d013      	beq.n	8002dac <HAL_DMA_IRQHandler+0x194>
 8002d84:	687b      	ldr	r3, [r7, #4]
 8002d86:	681b      	ldr	r3, [r3, #0]
 8002d88:	4a1c      	ldr	r2, [pc, #112]	; (8002dfc <HAL_DMA_IRQHandler+0x1e4>)
 8002d8a:	4293      	cmp	r3, r2
 8002d8c:	d00e      	beq.n	8002dac <HAL_DMA_IRQHandler+0x194>
 8002d8e:	687b      	ldr	r3, [r7, #4]
 8002d90:	681b      	ldr	r3, [r3, #0]
 8002d92:	4a1b      	ldr	r2, [pc, #108]	; (8002e00 <HAL_DMA_IRQHandler+0x1e8>)
 8002d94:	4293      	cmp	r3, r2
 8002d96:	d009      	beq.n	8002dac <HAL_DMA_IRQHandler+0x194>
 8002d98:	687b      	ldr	r3, [r7, #4]
 8002d9a:	681b      	ldr	r3, [r3, #0]
 8002d9c:	4a19      	ldr	r2, [pc, #100]	; (8002e04 <HAL_DMA_IRQHandler+0x1ec>)
 8002d9e:	4293      	cmp	r3, r2
 8002da0:	d004      	beq.n	8002dac <HAL_DMA_IRQHandler+0x194>
 8002da2:	687b      	ldr	r3, [r7, #4]
 8002da4:	681b      	ldr	r3, [r3, #0]
 8002da6:	4a18      	ldr	r2, [pc, #96]	; (8002e08 <HAL_DMA_IRQHandler+0x1f0>)
 8002da8:	4293      	cmp	r3, r2
 8002daa:	d12f      	bne.n	8002e0c <HAL_DMA_IRQHandler+0x1f4>
 8002dac:	687b      	ldr	r3, [r7, #4]
 8002dae:	681b      	ldr	r3, [r3, #0]
 8002db0:	681b      	ldr	r3, [r3, #0]
 8002db2:	f003 0304 	and.w	r3, r3, #4
 8002db6:	2b00      	cmp	r3, #0
 8002db8:	bf14      	ite	ne
 8002dba:	2301      	movne	r3, #1
 8002dbc:	2300      	moveq	r3, #0
 8002dbe:	b2db      	uxtb	r3, r3
 8002dc0:	e02e      	b.n	8002e20 <HAL_DMA_IRQHandler+0x208>
 8002dc2:	bf00      	nop
 8002dc4:	24000000 	.word	0x24000000
 8002dc8:	1b4e81b5 	.word	0x1b4e81b5
 8002dcc:	40020010 	.word	0x40020010
 8002dd0:	40020028 	.word	0x40020028
 8002dd4:	40020040 	.word	0x40020040
 8002dd8:	40020058 	.word	0x40020058
 8002ddc:	40020070 	.word	0x40020070
 8002de0:	40020088 	.word	0x40020088
 8002de4:	400200a0 	.word	0x400200a0
 8002de8:	400200b8 	.word	0x400200b8
 8002dec:	40020410 	.word	0x40020410
 8002df0:	40020428 	.word	0x40020428
 8002df4:	40020440 	.word	0x40020440
 8002df8:	40020458 	.word	0x40020458
 8002dfc:	40020470 	.word	0x40020470
 8002e00:	40020488 	.word	0x40020488
 8002e04:	400204a0 	.word	0x400204a0
 8002e08:	400204b8 	.word	0x400204b8
 8002e0c:	687b      	ldr	r3, [r7, #4]
 8002e0e:	681b      	ldr	r3, [r3, #0]
 8002e10:	681b      	ldr	r3, [r3, #0]
 8002e12:	f003 0308 	and.w	r3, r3, #8
 8002e16:	2b00      	cmp	r3, #0
 8002e18:	bf14      	ite	ne
 8002e1a:	2301      	movne	r3, #1
 8002e1c:	2300      	moveq	r3, #0
 8002e1e:	b2db      	uxtb	r3, r3
 8002e20:	2b00      	cmp	r3, #0
 8002e22:	d015      	beq.n	8002e50 <HAL_DMA_IRQHandler+0x238>
      {
        /* Disable the transfer error interrupt */
        ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TE);
 8002e24:	687b      	ldr	r3, [r7, #4]
 8002e26:	681b      	ldr	r3, [r3, #0]
 8002e28:	681a      	ldr	r2, [r3, #0]
 8002e2a:	687b      	ldr	r3, [r7, #4]
 8002e2c:	681b      	ldr	r3, [r3, #0]
 8002e2e:	f022 0204 	bic.w	r2, r2, #4
 8002e32:	601a      	str	r2, [r3, #0]

        /* Clear the transfer error flag */
        regs_dma->IFCR = DMA_FLAG_TEIF0_4 << (hdma->StreamIndex & 0x1FU);
 8002e34:	687b      	ldr	r3, [r7, #4]
 8002e36:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002e38:	f003 031f 	and.w	r3, r3, #31
 8002e3c:	2208      	movs	r2, #8
 8002e3e:	409a      	lsls	r2, r3
 8002e40:	6a3b      	ldr	r3, [r7, #32]
 8002e42:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8002e44:	687b      	ldr	r3, [r7, #4]
 8002e46:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002e48:	f043 0201 	orr.w	r2, r3, #1
 8002e4c:	687b      	ldr	r3, [r7, #4]
 8002e4e:	655a      	str	r2, [r3, #84]	; 0x54
      }
    }
    /* FIFO Error Interrupt management ******************************************/
    if ((tmpisr_dma & (DMA_FLAG_FEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8002e50:	687b      	ldr	r3, [r7, #4]
 8002e52:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002e54:	f003 031f 	and.w	r3, r3, #31
 8002e58:	69ba      	ldr	r2, [r7, #24]
 8002e5a:	fa22 f303 	lsr.w	r3, r2, r3
 8002e5e:	f003 0301 	and.w	r3, r3, #1
 8002e62:	2b00      	cmp	r3, #0
 8002e64:	d06e      	beq.n	8002f44 <HAL_DMA_IRQHandler+0x32c>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != 0U)
 8002e66:	687b      	ldr	r3, [r7, #4]
 8002e68:	681b      	ldr	r3, [r3, #0]
 8002e6a:	4a69      	ldr	r2, [pc, #420]	; (8003010 <HAL_DMA_IRQHandler+0x3f8>)
 8002e6c:	4293      	cmp	r3, r2
 8002e6e:	d04a      	beq.n	8002f06 <HAL_DMA_IRQHandler+0x2ee>
 8002e70:	687b      	ldr	r3, [r7, #4]
 8002e72:	681b      	ldr	r3, [r3, #0]
 8002e74:	4a67      	ldr	r2, [pc, #412]	; (8003014 <HAL_DMA_IRQHandler+0x3fc>)
 8002e76:	4293      	cmp	r3, r2
 8002e78:	d045      	beq.n	8002f06 <HAL_DMA_IRQHandler+0x2ee>
 8002e7a:	687b      	ldr	r3, [r7, #4]
 8002e7c:	681b      	ldr	r3, [r3, #0]
 8002e7e:	4a66      	ldr	r2, [pc, #408]	; (8003018 <HAL_DMA_IRQHandler+0x400>)
 8002e80:	4293      	cmp	r3, r2
 8002e82:	d040      	beq.n	8002f06 <HAL_DMA_IRQHandler+0x2ee>
 8002e84:	687b      	ldr	r3, [r7, #4]
 8002e86:	681b      	ldr	r3, [r3, #0]
 8002e88:	4a64      	ldr	r2, [pc, #400]	; (800301c <HAL_DMA_IRQHandler+0x404>)
 8002e8a:	4293      	cmp	r3, r2
 8002e8c:	d03b      	beq.n	8002f06 <HAL_DMA_IRQHandler+0x2ee>
 8002e8e:	687b      	ldr	r3, [r7, #4]
 8002e90:	681b      	ldr	r3, [r3, #0]
 8002e92:	4a63      	ldr	r2, [pc, #396]	; (8003020 <HAL_DMA_IRQHandler+0x408>)
 8002e94:	4293      	cmp	r3, r2
 8002e96:	d036      	beq.n	8002f06 <HAL_DMA_IRQHandler+0x2ee>
 8002e98:	687b      	ldr	r3, [r7, #4]
 8002e9a:	681b      	ldr	r3, [r3, #0]
 8002e9c:	4a61      	ldr	r2, [pc, #388]	; (8003024 <HAL_DMA_IRQHandler+0x40c>)
 8002e9e:	4293      	cmp	r3, r2
 8002ea0:	d031      	beq.n	8002f06 <HAL_DMA_IRQHandler+0x2ee>
 8002ea2:	687b      	ldr	r3, [r7, #4]
 8002ea4:	681b      	ldr	r3, [r3, #0]
 8002ea6:	4a60      	ldr	r2, [pc, #384]	; (8003028 <HAL_DMA_IRQHandler+0x410>)
 8002ea8:	4293      	cmp	r3, r2
 8002eaa:	d02c      	beq.n	8002f06 <HAL_DMA_IRQHandler+0x2ee>
 8002eac:	687b      	ldr	r3, [r7, #4]
 8002eae:	681b      	ldr	r3, [r3, #0]
 8002eb0:	4a5e      	ldr	r2, [pc, #376]	; (800302c <HAL_DMA_IRQHandler+0x414>)
 8002eb2:	4293      	cmp	r3, r2
 8002eb4:	d027      	beq.n	8002f06 <HAL_DMA_IRQHandler+0x2ee>
 8002eb6:	687b      	ldr	r3, [r7, #4]
 8002eb8:	681b      	ldr	r3, [r3, #0]
 8002eba:	4a5d      	ldr	r2, [pc, #372]	; (8003030 <HAL_DMA_IRQHandler+0x418>)
 8002ebc:	4293      	cmp	r3, r2
 8002ebe:	d022      	beq.n	8002f06 <HAL_DMA_IRQHandler+0x2ee>
 8002ec0:	687b      	ldr	r3, [r7, #4]
 8002ec2:	681b      	ldr	r3, [r3, #0]
 8002ec4:	4a5b      	ldr	r2, [pc, #364]	; (8003034 <HAL_DMA_IRQHandler+0x41c>)
 8002ec6:	4293      	cmp	r3, r2
 8002ec8:	d01d      	beq.n	8002f06 <HAL_DMA_IRQHandler+0x2ee>
 8002eca:	687b      	ldr	r3, [r7, #4]
 8002ecc:	681b      	ldr	r3, [r3, #0]
 8002ece:	4a5a      	ldr	r2, [pc, #360]	; (8003038 <HAL_DMA_IRQHandler+0x420>)
 8002ed0:	4293      	cmp	r3, r2
 8002ed2:	d018      	beq.n	8002f06 <HAL_DMA_IRQHandler+0x2ee>
 8002ed4:	687b      	ldr	r3, [r7, #4]
 8002ed6:	681b      	ldr	r3, [r3, #0]
 8002ed8:	4a58      	ldr	r2, [pc, #352]	; (800303c <HAL_DMA_IRQHandler+0x424>)
 8002eda:	4293      	cmp	r3, r2
 8002edc:	d013      	beq.n	8002f06 <HAL_DMA_IRQHandler+0x2ee>
 8002ede:	687b      	ldr	r3, [r7, #4]
 8002ee0:	681b      	ldr	r3, [r3, #0]
 8002ee2:	4a57      	ldr	r2, [pc, #348]	; (8003040 <HAL_DMA_IRQHandler+0x428>)
 8002ee4:	4293      	cmp	r3, r2
 8002ee6:	d00e      	beq.n	8002f06 <HAL_DMA_IRQHandler+0x2ee>
 8002ee8:	687b      	ldr	r3, [r7, #4]
 8002eea:	681b      	ldr	r3, [r3, #0]
 8002eec:	4a55      	ldr	r2, [pc, #340]	; (8003044 <HAL_DMA_IRQHandler+0x42c>)
 8002eee:	4293      	cmp	r3, r2
 8002ef0:	d009      	beq.n	8002f06 <HAL_DMA_IRQHandler+0x2ee>
 8002ef2:	687b      	ldr	r3, [r7, #4]
 8002ef4:	681b      	ldr	r3, [r3, #0]
 8002ef6:	4a54      	ldr	r2, [pc, #336]	; (8003048 <HAL_DMA_IRQHandler+0x430>)
 8002ef8:	4293      	cmp	r3, r2
 8002efa:	d004      	beq.n	8002f06 <HAL_DMA_IRQHandler+0x2ee>
 8002efc:	687b      	ldr	r3, [r7, #4]
 8002efe:	681b      	ldr	r3, [r3, #0]
 8002f00:	4a52      	ldr	r2, [pc, #328]	; (800304c <HAL_DMA_IRQHandler+0x434>)
 8002f02:	4293      	cmp	r3, r2
 8002f04:	d10a      	bne.n	8002f1c <HAL_DMA_IRQHandler+0x304>
 8002f06:	687b      	ldr	r3, [r7, #4]
 8002f08:	681b      	ldr	r3, [r3, #0]
 8002f0a:	695b      	ldr	r3, [r3, #20]
 8002f0c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002f10:	2b00      	cmp	r3, #0
 8002f12:	bf14      	ite	ne
 8002f14:	2301      	movne	r3, #1
 8002f16:	2300      	moveq	r3, #0
 8002f18:	b2db      	uxtb	r3, r3
 8002f1a:	e003      	b.n	8002f24 <HAL_DMA_IRQHandler+0x30c>
 8002f1c:	687b      	ldr	r3, [r7, #4]
 8002f1e:	681b      	ldr	r3, [r3, #0]
 8002f20:	681b      	ldr	r3, [r3, #0]
 8002f22:	2300      	movs	r3, #0
 8002f24:	2b00      	cmp	r3, #0
 8002f26:	d00d      	beq.n	8002f44 <HAL_DMA_IRQHandler+0x32c>
      {
        /* Clear the FIFO error flag */
        regs_dma->IFCR = DMA_FLAG_FEIF0_4 << (hdma->StreamIndex & 0x1FU);
 8002f28:	687b      	ldr	r3, [r7, #4]
 8002f2a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002f2c:	f003 031f 	and.w	r3, r3, #31
 8002f30:	2201      	movs	r2, #1
 8002f32:	409a      	lsls	r2, r3
 8002f34:	6a3b      	ldr	r3, [r7, #32]
 8002f36:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8002f38:	687b      	ldr	r3, [r7, #4]
 8002f3a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002f3c:	f043 0202 	orr.w	r2, r3, #2
 8002f40:	687b      	ldr	r3, [r7, #4]
 8002f42:	655a      	str	r2, [r3, #84]	; 0x54
      }
    }
    /* Direct Mode Error Interrupt management ***********************************/
    if ((tmpisr_dma & (DMA_FLAG_DMEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8002f44:	687b      	ldr	r3, [r7, #4]
 8002f46:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002f48:	f003 031f 	and.w	r3, r3, #31
 8002f4c:	2204      	movs	r2, #4
 8002f4e:	409a      	lsls	r2, r3
 8002f50:	69bb      	ldr	r3, [r7, #24]
 8002f52:	4013      	ands	r3, r2
 8002f54:	2b00      	cmp	r3, #0
 8002f56:	f000 808f 	beq.w	8003078 <HAL_DMA_IRQHandler+0x460>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != 0U)
 8002f5a:	687b      	ldr	r3, [r7, #4]
 8002f5c:	681b      	ldr	r3, [r3, #0]
 8002f5e:	4a2c      	ldr	r2, [pc, #176]	; (8003010 <HAL_DMA_IRQHandler+0x3f8>)
 8002f60:	4293      	cmp	r3, r2
 8002f62:	d04a      	beq.n	8002ffa <HAL_DMA_IRQHandler+0x3e2>
 8002f64:	687b      	ldr	r3, [r7, #4]
 8002f66:	681b      	ldr	r3, [r3, #0]
 8002f68:	4a2a      	ldr	r2, [pc, #168]	; (8003014 <HAL_DMA_IRQHandler+0x3fc>)
 8002f6a:	4293      	cmp	r3, r2
 8002f6c:	d045      	beq.n	8002ffa <HAL_DMA_IRQHandler+0x3e2>
 8002f6e:	687b      	ldr	r3, [r7, #4]
 8002f70:	681b      	ldr	r3, [r3, #0]
 8002f72:	4a29      	ldr	r2, [pc, #164]	; (8003018 <HAL_DMA_IRQHandler+0x400>)
 8002f74:	4293      	cmp	r3, r2
 8002f76:	d040      	beq.n	8002ffa <HAL_DMA_IRQHandler+0x3e2>
 8002f78:	687b      	ldr	r3, [r7, #4]
 8002f7a:	681b      	ldr	r3, [r3, #0]
 8002f7c:	4a27      	ldr	r2, [pc, #156]	; (800301c <HAL_DMA_IRQHandler+0x404>)
 8002f7e:	4293      	cmp	r3, r2
 8002f80:	d03b      	beq.n	8002ffa <HAL_DMA_IRQHandler+0x3e2>
 8002f82:	687b      	ldr	r3, [r7, #4]
 8002f84:	681b      	ldr	r3, [r3, #0]
 8002f86:	4a26      	ldr	r2, [pc, #152]	; (8003020 <HAL_DMA_IRQHandler+0x408>)
 8002f88:	4293      	cmp	r3, r2
 8002f8a:	d036      	beq.n	8002ffa <HAL_DMA_IRQHandler+0x3e2>
 8002f8c:	687b      	ldr	r3, [r7, #4]
 8002f8e:	681b      	ldr	r3, [r3, #0]
 8002f90:	4a24      	ldr	r2, [pc, #144]	; (8003024 <HAL_DMA_IRQHandler+0x40c>)
 8002f92:	4293      	cmp	r3, r2
 8002f94:	d031      	beq.n	8002ffa <HAL_DMA_IRQHandler+0x3e2>
 8002f96:	687b      	ldr	r3, [r7, #4]
 8002f98:	681b      	ldr	r3, [r3, #0]
 8002f9a:	4a23      	ldr	r2, [pc, #140]	; (8003028 <HAL_DMA_IRQHandler+0x410>)
 8002f9c:	4293      	cmp	r3, r2
 8002f9e:	d02c      	beq.n	8002ffa <HAL_DMA_IRQHandler+0x3e2>
 8002fa0:	687b      	ldr	r3, [r7, #4]
 8002fa2:	681b      	ldr	r3, [r3, #0]
 8002fa4:	4a21      	ldr	r2, [pc, #132]	; (800302c <HAL_DMA_IRQHandler+0x414>)
 8002fa6:	4293      	cmp	r3, r2
 8002fa8:	d027      	beq.n	8002ffa <HAL_DMA_IRQHandler+0x3e2>
 8002faa:	687b      	ldr	r3, [r7, #4]
 8002fac:	681b      	ldr	r3, [r3, #0]
 8002fae:	4a20      	ldr	r2, [pc, #128]	; (8003030 <HAL_DMA_IRQHandler+0x418>)
 8002fb0:	4293      	cmp	r3, r2
 8002fb2:	d022      	beq.n	8002ffa <HAL_DMA_IRQHandler+0x3e2>
 8002fb4:	687b      	ldr	r3, [r7, #4]
 8002fb6:	681b      	ldr	r3, [r3, #0]
 8002fb8:	4a1e      	ldr	r2, [pc, #120]	; (8003034 <HAL_DMA_IRQHandler+0x41c>)
 8002fba:	4293      	cmp	r3, r2
 8002fbc:	d01d      	beq.n	8002ffa <HAL_DMA_IRQHandler+0x3e2>
 8002fbe:	687b      	ldr	r3, [r7, #4]
 8002fc0:	681b      	ldr	r3, [r3, #0]
 8002fc2:	4a1d      	ldr	r2, [pc, #116]	; (8003038 <HAL_DMA_IRQHandler+0x420>)
 8002fc4:	4293      	cmp	r3, r2
 8002fc6:	d018      	beq.n	8002ffa <HAL_DMA_IRQHandler+0x3e2>
 8002fc8:	687b      	ldr	r3, [r7, #4]
 8002fca:	681b      	ldr	r3, [r3, #0]
 8002fcc:	4a1b      	ldr	r2, [pc, #108]	; (800303c <HAL_DMA_IRQHandler+0x424>)
 8002fce:	4293      	cmp	r3, r2
 8002fd0:	d013      	beq.n	8002ffa <HAL_DMA_IRQHandler+0x3e2>
 8002fd2:	687b      	ldr	r3, [r7, #4]
 8002fd4:	681b      	ldr	r3, [r3, #0]
 8002fd6:	4a1a      	ldr	r2, [pc, #104]	; (8003040 <HAL_DMA_IRQHandler+0x428>)
 8002fd8:	4293      	cmp	r3, r2
 8002fda:	d00e      	beq.n	8002ffa <HAL_DMA_IRQHandler+0x3e2>
 8002fdc:	687b      	ldr	r3, [r7, #4]
 8002fde:	681b      	ldr	r3, [r3, #0]
 8002fe0:	4a18      	ldr	r2, [pc, #96]	; (8003044 <HAL_DMA_IRQHandler+0x42c>)
 8002fe2:	4293      	cmp	r3, r2
 8002fe4:	d009      	beq.n	8002ffa <HAL_DMA_IRQHandler+0x3e2>
 8002fe6:	687b      	ldr	r3, [r7, #4]
 8002fe8:	681b      	ldr	r3, [r3, #0]
 8002fea:	4a17      	ldr	r2, [pc, #92]	; (8003048 <HAL_DMA_IRQHandler+0x430>)
 8002fec:	4293      	cmp	r3, r2
 8002fee:	d004      	beq.n	8002ffa <HAL_DMA_IRQHandler+0x3e2>
 8002ff0:	687b      	ldr	r3, [r7, #4]
 8002ff2:	681b      	ldr	r3, [r3, #0]
 8002ff4:	4a15      	ldr	r2, [pc, #84]	; (800304c <HAL_DMA_IRQHandler+0x434>)
 8002ff6:	4293      	cmp	r3, r2
 8002ff8:	d12a      	bne.n	8003050 <HAL_DMA_IRQHandler+0x438>
 8002ffa:	687b      	ldr	r3, [r7, #4]
 8002ffc:	681b      	ldr	r3, [r3, #0]
 8002ffe:	681b      	ldr	r3, [r3, #0]
 8003000:	f003 0302 	and.w	r3, r3, #2
 8003004:	2b00      	cmp	r3, #0
 8003006:	bf14      	ite	ne
 8003008:	2301      	movne	r3, #1
 800300a:	2300      	moveq	r3, #0
 800300c:	b2db      	uxtb	r3, r3
 800300e:	e023      	b.n	8003058 <HAL_DMA_IRQHandler+0x440>
 8003010:	40020010 	.word	0x40020010
 8003014:	40020028 	.word	0x40020028
 8003018:	40020040 	.word	0x40020040
 800301c:	40020058 	.word	0x40020058
 8003020:	40020070 	.word	0x40020070
 8003024:	40020088 	.word	0x40020088
 8003028:	400200a0 	.word	0x400200a0
 800302c:	400200b8 	.word	0x400200b8
 8003030:	40020410 	.word	0x40020410
 8003034:	40020428 	.word	0x40020428
 8003038:	40020440 	.word	0x40020440
 800303c:	40020458 	.word	0x40020458
 8003040:	40020470 	.word	0x40020470
 8003044:	40020488 	.word	0x40020488
 8003048:	400204a0 	.word	0x400204a0
 800304c:	400204b8 	.word	0x400204b8
 8003050:	687b      	ldr	r3, [r7, #4]
 8003052:	681b      	ldr	r3, [r3, #0]
 8003054:	681b      	ldr	r3, [r3, #0]
 8003056:	2300      	movs	r3, #0
 8003058:	2b00      	cmp	r3, #0
 800305a:	d00d      	beq.n	8003078 <HAL_DMA_IRQHandler+0x460>
      {
        /* Clear the direct mode error flag */
        regs_dma->IFCR = DMA_FLAG_DMEIF0_4 << (hdma->StreamIndex & 0x1FU);
 800305c:	687b      	ldr	r3, [r7, #4]
 800305e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003060:	f003 031f 	and.w	r3, r3, #31
 8003064:	2204      	movs	r2, #4
 8003066:	409a      	lsls	r2, r3
 8003068:	6a3b      	ldr	r3, [r7, #32]
 800306a:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 800306c:	687b      	ldr	r3, [r7, #4]
 800306e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003070:	f043 0204 	orr.w	r2, r3, #4
 8003074:	687b      	ldr	r3, [r7, #4]
 8003076:	655a      	str	r2, [r3, #84]	; 0x54
      }
    }
    /* Half Transfer Complete Interrupt management ******************************/
    if ((tmpisr_dma & (DMA_FLAG_HTIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8003078:	687b      	ldr	r3, [r7, #4]
 800307a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800307c:	f003 031f 	and.w	r3, r3, #31
 8003080:	2210      	movs	r2, #16
 8003082:	409a      	lsls	r2, r3
 8003084:	69bb      	ldr	r3, [r7, #24]
 8003086:	4013      	ands	r3, r2
 8003088:	2b00      	cmp	r3, #0
 800308a:	f000 80a6 	beq.w	80031da <HAL_DMA_IRQHandler+0x5c2>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != 0U)
 800308e:	687b      	ldr	r3, [r7, #4]
 8003090:	681b      	ldr	r3, [r3, #0]
 8003092:	4a85      	ldr	r2, [pc, #532]	; (80032a8 <HAL_DMA_IRQHandler+0x690>)
 8003094:	4293      	cmp	r3, r2
 8003096:	d04a      	beq.n	800312e <HAL_DMA_IRQHandler+0x516>
 8003098:	687b      	ldr	r3, [r7, #4]
 800309a:	681b      	ldr	r3, [r3, #0]
 800309c:	4a83      	ldr	r2, [pc, #524]	; (80032ac <HAL_DMA_IRQHandler+0x694>)
 800309e:	4293      	cmp	r3, r2
 80030a0:	d045      	beq.n	800312e <HAL_DMA_IRQHandler+0x516>
 80030a2:	687b      	ldr	r3, [r7, #4]
 80030a4:	681b      	ldr	r3, [r3, #0]
 80030a6:	4a82      	ldr	r2, [pc, #520]	; (80032b0 <HAL_DMA_IRQHandler+0x698>)
 80030a8:	4293      	cmp	r3, r2
 80030aa:	d040      	beq.n	800312e <HAL_DMA_IRQHandler+0x516>
 80030ac:	687b      	ldr	r3, [r7, #4]
 80030ae:	681b      	ldr	r3, [r3, #0]
 80030b0:	4a80      	ldr	r2, [pc, #512]	; (80032b4 <HAL_DMA_IRQHandler+0x69c>)
 80030b2:	4293      	cmp	r3, r2
 80030b4:	d03b      	beq.n	800312e <HAL_DMA_IRQHandler+0x516>
 80030b6:	687b      	ldr	r3, [r7, #4]
 80030b8:	681b      	ldr	r3, [r3, #0]
 80030ba:	4a7f      	ldr	r2, [pc, #508]	; (80032b8 <HAL_DMA_IRQHandler+0x6a0>)
 80030bc:	4293      	cmp	r3, r2
 80030be:	d036      	beq.n	800312e <HAL_DMA_IRQHandler+0x516>
 80030c0:	687b      	ldr	r3, [r7, #4]
 80030c2:	681b      	ldr	r3, [r3, #0]
 80030c4:	4a7d      	ldr	r2, [pc, #500]	; (80032bc <HAL_DMA_IRQHandler+0x6a4>)
 80030c6:	4293      	cmp	r3, r2
 80030c8:	d031      	beq.n	800312e <HAL_DMA_IRQHandler+0x516>
 80030ca:	687b      	ldr	r3, [r7, #4]
 80030cc:	681b      	ldr	r3, [r3, #0]
 80030ce:	4a7c      	ldr	r2, [pc, #496]	; (80032c0 <HAL_DMA_IRQHandler+0x6a8>)
 80030d0:	4293      	cmp	r3, r2
 80030d2:	d02c      	beq.n	800312e <HAL_DMA_IRQHandler+0x516>
 80030d4:	687b      	ldr	r3, [r7, #4]
 80030d6:	681b      	ldr	r3, [r3, #0]
 80030d8:	4a7a      	ldr	r2, [pc, #488]	; (80032c4 <HAL_DMA_IRQHandler+0x6ac>)
 80030da:	4293      	cmp	r3, r2
 80030dc:	d027      	beq.n	800312e <HAL_DMA_IRQHandler+0x516>
 80030de:	687b      	ldr	r3, [r7, #4]
 80030e0:	681b      	ldr	r3, [r3, #0]
 80030e2:	4a79      	ldr	r2, [pc, #484]	; (80032c8 <HAL_DMA_IRQHandler+0x6b0>)
 80030e4:	4293      	cmp	r3, r2
 80030e6:	d022      	beq.n	800312e <HAL_DMA_IRQHandler+0x516>
 80030e8:	687b      	ldr	r3, [r7, #4]
 80030ea:	681b      	ldr	r3, [r3, #0]
 80030ec:	4a77      	ldr	r2, [pc, #476]	; (80032cc <HAL_DMA_IRQHandler+0x6b4>)
 80030ee:	4293      	cmp	r3, r2
 80030f0:	d01d      	beq.n	800312e <HAL_DMA_IRQHandler+0x516>
 80030f2:	687b      	ldr	r3, [r7, #4]
 80030f4:	681b      	ldr	r3, [r3, #0]
 80030f6:	4a76      	ldr	r2, [pc, #472]	; (80032d0 <HAL_DMA_IRQHandler+0x6b8>)
 80030f8:	4293      	cmp	r3, r2
 80030fa:	d018      	beq.n	800312e <HAL_DMA_IRQHandler+0x516>
 80030fc:	687b      	ldr	r3, [r7, #4]
 80030fe:	681b      	ldr	r3, [r3, #0]
 8003100:	4a74      	ldr	r2, [pc, #464]	; (80032d4 <HAL_DMA_IRQHandler+0x6bc>)
 8003102:	4293      	cmp	r3, r2
 8003104:	d013      	beq.n	800312e <HAL_DMA_IRQHandler+0x516>
 8003106:	687b      	ldr	r3, [r7, #4]
 8003108:	681b      	ldr	r3, [r3, #0]
 800310a:	4a73      	ldr	r2, [pc, #460]	; (80032d8 <HAL_DMA_IRQHandler+0x6c0>)
 800310c:	4293      	cmp	r3, r2
 800310e:	d00e      	beq.n	800312e <HAL_DMA_IRQHandler+0x516>
 8003110:	687b      	ldr	r3, [r7, #4]
 8003112:	681b      	ldr	r3, [r3, #0]
 8003114:	4a71      	ldr	r2, [pc, #452]	; (80032dc <HAL_DMA_IRQHandler+0x6c4>)
 8003116:	4293      	cmp	r3, r2
 8003118:	d009      	beq.n	800312e <HAL_DMA_IRQHandler+0x516>
 800311a:	687b      	ldr	r3, [r7, #4]
 800311c:	681b      	ldr	r3, [r3, #0]
 800311e:	4a70      	ldr	r2, [pc, #448]	; (80032e0 <HAL_DMA_IRQHandler+0x6c8>)
 8003120:	4293      	cmp	r3, r2
 8003122:	d004      	beq.n	800312e <HAL_DMA_IRQHandler+0x516>
 8003124:	687b      	ldr	r3, [r7, #4]
 8003126:	681b      	ldr	r3, [r3, #0]
 8003128:	4a6e      	ldr	r2, [pc, #440]	; (80032e4 <HAL_DMA_IRQHandler+0x6cc>)
 800312a:	4293      	cmp	r3, r2
 800312c:	d10a      	bne.n	8003144 <HAL_DMA_IRQHandler+0x52c>
 800312e:	687b      	ldr	r3, [r7, #4]
 8003130:	681b      	ldr	r3, [r3, #0]
 8003132:	681b      	ldr	r3, [r3, #0]
 8003134:	f003 0308 	and.w	r3, r3, #8
 8003138:	2b00      	cmp	r3, #0
 800313a:	bf14      	ite	ne
 800313c:	2301      	movne	r3, #1
 800313e:	2300      	moveq	r3, #0
 8003140:	b2db      	uxtb	r3, r3
 8003142:	e009      	b.n	8003158 <HAL_DMA_IRQHandler+0x540>
 8003144:	687b      	ldr	r3, [r7, #4]
 8003146:	681b      	ldr	r3, [r3, #0]
 8003148:	681b      	ldr	r3, [r3, #0]
 800314a:	f003 0304 	and.w	r3, r3, #4
 800314e:	2b00      	cmp	r3, #0
 8003150:	bf14      	ite	ne
 8003152:	2301      	movne	r3, #1
 8003154:	2300      	moveq	r3, #0
 8003156:	b2db      	uxtb	r3, r3
 8003158:	2b00      	cmp	r3, #0
 800315a:	d03e      	beq.n	80031da <HAL_DMA_IRQHandler+0x5c2>
      {
        /* Clear the half transfer complete flag */
        regs_dma->IFCR = DMA_FLAG_HTIF0_4 << (hdma->StreamIndex & 0x1FU);
 800315c:	687b      	ldr	r3, [r7, #4]
 800315e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003160:	f003 031f 	and.w	r3, r3, #31
 8003164:	2210      	movs	r2, #16
 8003166:	409a      	lsls	r2, r3
 8003168:	6a3b      	ldr	r3, [r7, #32]
 800316a:	609a      	str	r2, [r3, #8]

        /* Multi_Buffering mode enabled */
        if(((((DMA_Stream_TypeDef   *)hdma->Instance)->CR) & (uint32_t)(DMA_SxCR_DBM)) != 0U)
 800316c:	687b      	ldr	r3, [r7, #4]
 800316e:	681b      	ldr	r3, [r3, #0]
 8003170:	681b      	ldr	r3, [r3, #0]
 8003172:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003176:	2b00      	cmp	r3, #0
 8003178:	d018      	beq.n	80031ac <HAL_DMA_IRQHandler+0x594>
        {
          /* Current memory buffer used is Memory 0 */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CT) == 0U)
 800317a:	687b      	ldr	r3, [r7, #4]
 800317c:	681b      	ldr	r3, [r3, #0]
 800317e:	681b      	ldr	r3, [r3, #0]
 8003180:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8003184:	2b00      	cmp	r3, #0
 8003186:	d108      	bne.n	800319a <HAL_DMA_IRQHandler+0x582>
          {
            if(hdma->XferHalfCpltCallback != NULL)
 8003188:	687b      	ldr	r3, [r7, #4]
 800318a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800318c:	2b00      	cmp	r3, #0
 800318e:	d024      	beq.n	80031da <HAL_DMA_IRQHandler+0x5c2>
            {
              /* Half transfer callback */
              hdma->XferHalfCpltCallback(hdma);
 8003190:	687b      	ldr	r3, [r7, #4]
 8003192:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003194:	6878      	ldr	r0, [r7, #4]
 8003196:	4798      	blx	r3
 8003198:	e01f      	b.n	80031da <HAL_DMA_IRQHandler+0x5c2>
            }
          }
          /* Current memory buffer used is Memory 1 */
          else
          {
            if(hdma->XferM1HalfCpltCallback != NULL)
 800319a:	687b      	ldr	r3, [r7, #4]
 800319c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800319e:	2b00      	cmp	r3, #0
 80031a0:	d01b      	beq.n	80031da <HAL_DMA_IRQHandler+0x5c2>
            {
              /* Half transfer callback */
              hdma->XferM1HalfCpltCallback(hdma);
 80031a2:	687b      	ldr	r3, [r7, #4]
 80031a4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80031a6:	6878      	ldr	r0, [r7, #4]
 80031a8:	4798      	blx	r3
 80031aa:	e016      	b.n	80031da <HAL_DMA_IRQHandler+0x5c2>
          }
        }
        else
        {
          /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CIRC) == 0U)
 80031ac:	687b      	ldr	r3, [r7, #4]
 80031ae:	681b      	ldr	r3, [r3, #0]
 80031b0:	681b      	ldr	r3, [r3, #0]
 80031b2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80031b6:	2b00      	cmp	r3, #0
 80031b8:	d107      	bne.n	80031ca <HAL_DMA_IRQHandler+0x5b2>
          {
            /* Disable the half transfer interrupt */
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_HT);
 80031ba:	687b      	ldr	r3, [r7, #4]
 80031bc:	681b      	ldr	r3, [r3, #0]
 80031be:	681a      	ldr	r2, [r3, #0]
 80031c0:	687b      	ldr	r3, [r7, #4]
 80031c2:	681b      	ldr	r3, [r3, #0]
 80031c4:	f022 0208 	bic.w	r2, r2, #8
 80031c8:	601a      	str	r2, [r3, #0]
          }

          if(hdma->XferHalfCpltCallback != NULL)
 80031ca:	687b      	ldr	r3, [r7, #4]
 80031cc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80031ce:	2b00      	cmp	r3, #0
 80031d0:	d003      	beq.n	80031da <HAL_DMA_IRQHandler+0x5c2>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 80031d2:	687b      	ldr	r3, [r7, #4]
 80031d4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80031d6:	6878      	ldr	r0, [r7, #4]
 80031d8:	4798      	blx	r3
          }
        }
      }
    }
    /* Transfer Complete Interrupt management ***********************************/
    if ((tmpisr_dma & (DMA_FLAG_TCIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 80031da:	687b      	ldr	r3, [r7, #4]
 80031dc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80031de:	f003 031f 	and.w	r3, r3, #31
 80031e2:	2220      	movs	r2, #32
 80031e4:	409a      	lsls	r2, r3
 80031e6:	69bb      	ldr	r3, [r7, #24]
 80031e8:	4013      	ands	r3, r2
 80031ea:	2b00      	cmp	r3, #0
 80031ec:	f000 8110 	beq.w	8003410 <HAL_DMA_IRQHandler+0x7f8>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != 0U)
 80031f0:	687b      	ldr	r3, [r7, #4]
 80031f2:	681b      	ldr	r3, [r3, #0]
 80031f4:	4a2c      	ldr	r2, [pc, #176]	; (80032a8 <HAL_DMA_IRQHandler+0x690>)
 80031f6:	4293      	cmp	r3, r2
 80031f8:	d04a      	beq.n	8003290 <HAL_DMA_IRQHandler+0x678>
 80031fa:	687b      	ldr	r3, [r7, #4]
 80031fc:	681b      	ldr	r3, [r3, #0]
 80031fe:	4a2b      	ldr	r2, [pc, #172]	; (80032ac <HAL_DMA_IRQHandler+0x694>)
 8003200:	4293      	cmp	r3, r2
 8003202:	d045      	beq.n	8003290 <HAL_DMA_IRQHandler+0x678>
 8003204:	687b      	ldr	r3, [r7, #4]
 8003206:	681b      	ldr	r3, [r3, #0]
 8003208:	4a29      	ldr	r2, [pc, #164]	; (80032b0 <HAL_DMA_IRQHandler+0x698>)
 800320a:	4293      	cmp	r3, r2
 800320c:	d040      	beq.n	8003290 <HAL_DMA_IRQHandler+0x678>
 800320e:	687b      	ldr	r3, [r7, #4]
 8003210:	681b      	ldr	r3, [r3, #0]
 8003212:	4a28      	ldr	r2, [pc, #160]	; (80032b4 <HAL_DMA_IRQHandler+0x69c>)
 8003214:	4293      	cmp	r3, r2
 8003216:	d03b      	beq.n	8003290 <HAL_DMA_IRQHandler+0x678>
 8003218:	687b      	ldr	r3, [r7, #4]
 800321a:	681b      	ldr	r3, [r3, #0]
 800321c:	4a26      	ldr	r2, [pc, #152]	; (80032b8 <HAL_DMA_IRQHandler+0x6a0>)
 800321e:	4293      	cmp	r3, r2
 8003220:	d036      	beq.n	8003290 <HAL_DMA_IRQHandler+0x678>
 8003222:	687b      	ldr	r3, [r7, #4]
 8003224:	681b      	ldr	r3, [r3, #0]
 8003226:	4a25      	ldr	r2, [pc, #148]	; (80032bc <HAL_DMA_IRQHandler+0x6a4>)
 8003228:	4293      	cmp	r3, r2
 800322a:	d031      	beq.n	8003290 <HAL_DMA_IRQHandler+0x678>
 800322c:	687b      	ldr	r3, [r7, #4]
 800322e:	681b      	ldr	r3, [r3, #0]
 8003230:	4a23      	ldr	r2, [pc, #140]	; (80032c0 <HAL_DMA_IRQHandler+0x6a8>)
 8003232:	4293      	cmp	r3, r2
 8003234:	d02c      	beq.n	8003290 <HAL_DMA_IRQHandler+0x678>
 8003236:	687b      	ldr	r3, [r7, #4]
 8003238:	681b      	ldr	r3, [r3, #0]
 800323a:	4a22      	ldr	r2, [pc, #136]	; (80032c4 <HAL_DMA_IRQHandler+0x6ac>)
 800323c:	4293      	cmp	r3, r2
 800323e:	d027      	beq.n	8003290 <HAL_DMA_IRQHandler+0x678>
 8003240:	687b      	ldr	r3, [r7, #4]
 8003242:	681b      	ldr	r3, [r3, #0]
 8003244:	4a20      	ldr	r2, [pc, #128]	; (80032c8 <HAL_DMA_IRQHandler+0x6b0>)
 8003246:	4293      	cmp	r3, r2
 8003248:	d022      	beq.n	8003290 <HAL_DMA_IRQHandler+0x678>
 800324a:	687b      	ldr	r3, [r7, #4]
 800324c:	681b      	ldr	r3, [r3, #0]
 800324e:	4a1f      	ldr	r2, [pc, #124]	; (80032cc <HAL_DMA_IRQHandler+0x6b4>)
 8003250:	4293      	cmp	r3, r2
 8003252:	d01d      	beq.n	8003290 <HAL_DMA_IRQHandler+0x678>
 8003254:	687b      	ldr	r3, [r7, #4]
 8003256:	681b      	ldr	r3, [r3, #0]
 8003258:	4a1d      	ldr	r2, [pc, #116]	; (80032d0 <HAL_DMA_IRQHandler+0x6b8>)
 800325a:	4293      	cmp	r3, r2
 800325c:	d018      	beq.n	8003290 <HAL_DMA_IRQHandler+0x678>
 800325e:	687b      	ldr	r3, [r7, #4]
 8003260:	681b      	ldr	r3, [r3, #0]
 8003262:	4a1c      	ldr	r2, [pc, #112]	; (80032d4 <HAL_DMA_IRQHandler+0x6bc>)
 8003264:	4293      	cmp	r3, r2
 8003266:	d013      	beq.n	8003290 <HAL_DMA_IRQHandler+0x678>
 8003268:	687b      	ldr	r3, [r7, #4]
 800326a:	681b      	ldr	r3, [r3, #0]
 800326c:	4a1a      	ldr	r2, [pc, #104]	; (80032d8 <HAL_DMA_IRQHandler+0x6c0>)
 800326e:	4293      	cmp	r3, r2
 8003270:	d00e      	beq.n	8003290 <HAL_DMA_IRQHandler+0x678>
 8003272:	687b      	ldr	r3, [r7, #4]
 8003274:	681b      	ldr	r3, [r3, #0]
 8003276:	4a19      	ldr	r2, [pc, #100]	; (80032dc <HAL_DMA_IRQHandler+0x6c4>)
 8003278:	4293      	cmp	r3, r2
 800327a:	d009      	beq.n	8003290 <HAL_DMA_IRQHandler+0x678>
 800327c:	687b      	ldr	r3, [r7, #4]
 800327e:	681b      	ldr	r3, [r3, #0]
 8003280:	4a17      	ldr	r2, [pc, #92]	; (80032e0 <HAL_DMA_IRQHandler+0x6c8>)
 8003282:	4293      	cmp	r3, r2
 8003284:	d004      	beq.n	8003290 <HAL_DMA_IRQHandler+0x678>
 8003286:	687b      	ldr	r3, [r7, #4]
 8003288:	681b      	ldr	r3, [r3, #0]
 800328a:	4a16      	ldr	r2, [pc, #88]	; (80032e4 <HAL_DMA_IRQHandler+0x6cc>)
 800328c:	4293      	cmp	r3, r2
 800328e:	d12b      	bne.n	80032e8 <HAL_DMA_IRQHandler+0x6d0>
 8003290:	687b      	ldr	r3, [r7, #4]
 8003292:	681b      	ldr	r3, [r3, #0]
 8003294:	681b      	ldr	r3, [r3, #0]
 8003296:	f003 0310 	and.w	r3, r3, #16
 800329a:	2b00      	cmp	r3, #0
 800329c:	bf14      	ite	ne
 800329e:	2301      	movne	r3, #1
 80032a0:	2300      	moveq	r3, #0
 80032a2:	b2db      	uxtb	r3, r3
 80032a4:	e02a      	b.n	80032fc <HAL_DMA_IRQHandler+0x6e4>
 80032a6:	bf00      	nop
 80032a8:	40020010 	.word	0x40020010
 80032ac:	40020028 	.word	0x40020028
 80032b0:	40020040 	.word	0x40020040
 80032b4:	40020058 	.word	0x40020058
 80032b8:	40020070 	.word	0x40020070
 80032bc:	40020088 	.word	0x40020088
 80032c0:	400200a0 	.word	0x400200a0
 80032c4:	400200b8 	.word	0x400200b8
 80032c8:	40020410 	.word	0x40020410
 80032cc:	40020428 	.word	0x40020428
 80032d0:	40020440 	.word	0x40020440
 80032d4:	40020458 	.word	0x40020458
 80032d8:	40020470 	.word	0x40020470
 80032dc:	40020488 	.word	0x40020488
 80032e0:	400204a0 	.word	0x400204a0
 80032e4:	400204b8 	.word	0x400204b8
 80032e8:	687b      	ldr	r3, [r7, #4]
 80032ea:	681b      	ldr	r3, [r3, #0]
 80032ec:	681b      	ldr	r3, [r3, #0]
 80032ee:	f003 0302 	and.w	r3, r3, #2
 80032f2:	2b00      	cmp	r3, #0
 80032f4:	bf14      	ite	ne
 80032f6:	2301      	movne	r3, #1
 80032f8:	2300      	moveq	r3, #0
 80032fa:	b2db      	uxtb	r3, r3
 80032fc:	2b00      	cmp	r3, #0
 80032fe:	f000 8087 	beq.w	8003410 <HAL_DMA_IRQHandler+0x7f8>
      {
        /* Clear the transfer complete flag */
        regs_dma->IFCR = DMA_FLAG_TCIF0_4 << (hdma->StreamIndex & 0x1FU);
 8003302:	687b      	ldr	r3, [r7, #4]
 8003304:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003306:	f003 031f 	and.w	r3, r3, #31
 800330a:	2220      	movs	r2, #32
 800330c:	409a      	lsls	r2, r3
 800330e:	6a3b      	ldr	r3, [r7, #32]
 8003310:	609a      	str	r2, [r3, #8]

        if(HAL_DMA_STATE_ABORT == hdma->State)
 8003312:	687b      	ldr	r3, [r7, #4]
 8003314:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8003318:	b2db      	uxtb	r3, r3
 800331a:	2b04      	cmp	r3, #4
 800331c:	d139      	bne.n	8003392 <HAL_DMA_IRQHandler+0x77a>
        {
          /* Disable all the transfer interrupts */
          ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 800331e:	687b      	ldr	r3, [r7, #4]
 8003320:	681b      	ldr	r3, [r3, #0]
 8003322:	681a      	ldr	r2, [r3, #0]
 8003324:	687b      	ldr	r3, [r7, #4]
 8003326:	681b      	ldr	r3, [r3, #0]
 8003328:	f022 0216 	bic.w	r2, r2, #22
 800332c:	601a      	str	r2, [r3, #0]
          ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR &= ~(DMA_IT_FE);
 800332e:	687b      	ldr	r3, [r7, #4]
 8003330:	681b      	ldr	r3, [r3, #0]
 8003332:	695a      	ldr	r2, [r3, #20]
 8003334:	687b      	ldr	r3, [r7, #4]
 8003336:	681b      	ldr	r3, [r3, #0]
 8003338:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800333c:	615a      	str	r2, [r3, #20]

          if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800333e:	687b      	ldr	r3, [r7, #4]
 8003340:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003342:	2b00      	cmp	r3, #0
 8003344:	d103      	bne.n	800334e <HAL_DMA_IRQHandler+0x736>
 8003346:	687b      	ldr	r3, [r7, #4]
 8003348:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800334a:	2b00      	cmp	r3, #0
 800334c:	d007      	beq.n	800335e <HAL_DMA_IRQHandler+0x746>
          {
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_HT);
 800334e:	687b      	ldr	r3, [r7, #4]
 8003350:	681b      	ldr	r3, [r3, #0]
 8003352:	681a      	ldr	r2, [r3, #0]
 8003354:	687b      	ldr	r3, [r7, #4]
 8003356:	681b      	ldr	r3, [r3, #0]
 8003358:	f022 0208 	bic.w	r2, r2, #8
 800335c:	601a      	str	r2, [r3, #0]
          }

          /* Clear all interrupt flags at correct offset within the register */
          regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 800335e:	687b      	ldr	r3, [r7, #4]
 8003360:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003362:	f003 031f 	and.w	r3, r3, #31
 8003366:	223f      	movs	r2, #63	; 0x3f
 8003368:	409a      	lsls	r2, r3
 800336a:	6a3b      	ldr	r3, [r7, #32]
 800336c:	609a      	str	r2, [r3, #8]

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 800336e:	687b      	ldr	r3, [r7, #4]
 8003370:	2200      	movs	r2, #0
 8003372:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8003376:	687b      	ldr	r3, [r7, #4]
 8003378:	2201      	movs	r2, #1
 800337a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          if(hdma->XferAbortCallback != NULL)
 800337e:	687b      	ldr	r3, [r7, #4]
 8003380:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003382:	2b00      	cmp	r3, #0
 8003384:	f000 834a 	beq.w	8003a1c <HAL_DMA_IRQHandler+0xe04>
          {
            hdma->XferAbortCallback(hdma);
 8003388:	687b      	ldr	r3, [r7, #4]
 800338a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800338c:	6878      	ldr	r0, [r7, #4]
 800338e:	4798      	blx	r3
          }
          return;
 8003390:	e344      	b.n	8003a1c <HAL_DMA_IRQHandler+0xe04>
        }

        if(((((DMA_Stream_TypeDef   *)hdma->Instance)->CR) & (uint32_t)(DMA_SxCR_DBM)) != 0U)
 8003392:	687b      	ldr	r3, [r7, #4]
 8003394:	681b      	ldr	r3, [r3, #0]
 8003396:	681b      	ldr	r3, [r3, #0]
 8003398:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800339c:	2b00      	cmp	r3, #0
 800339e:	d018      	beq.n	80033d2 <HAL_DMA_IRQHandler+0x7ba>
        {
          /* Current memory buffer used is Memory 0 */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CT) == 0U)
 80033a0:	687b      	ldr	r3, [r7, #4]
 80033a2:	681b      	ldr	r3, [r3, #0]
 80033a4:	681b      	ldr	r3, [r3, #0]
 80033a6:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80033aa:	2b00      	cmp	r3, #0
 80033ac:	d108      	bne.n	80033c0 <HAL_DMA_IRQHandler+0x7a8>
          {
            if(hdma->XferM1CpltCallback != NULL)
 80033ae:	687b      	ldr	r3, [r7, #4]
 80033b0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80033b2:	2b00      	cmp	r3, #0
 80033b4:	d02c      	beq.n	8003410 <HAL_DMA_IRQHandler+0x7f8>
            {
              /* Transfer complete Callback for memory1 */
              hdma->XferM1CpltCallback(hdma);
 80033b6:	687b      	ldr	r3, [r7, #4]
 80033b8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80033ba:	6878      	ldr	r0, [r7, #4]
 80033bc:	4798      	blx	r3
 80033be:	e027      	b.n	8003410 <HAL_DMA_IRQHandler+0x7f8>
            }
          }
          /* Current memory buffer used is Memory 1 */
          else
          {
            if(hdma->XferCpltCallback != NULL)
 80033c0:	687b      	ldr	r3, [r7, #4]
 80033c2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80033c4:	2b00      	cmp	r3, #0
 80033c6:	d023      	beq.n	8003410 <HAL_DMA_IRQHandler+0x7f8>
            {
              /* Transfer complete Callback for memory0 */
              hdma->XferCpltCallback(hdma);
 80033c8:	687b      	ldr	r3, [r7, #4]
 80033ca:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80033cc:	6878      	ldr	r0, [r7, #4]
 80033ce:	4798      	blx	r3
 80033d0:	e01e      	b.n	8003410 <HAL_DMA_IRQHandler+0x7f8>
          }
        }
        /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
        else
        {
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CIRC) == 0U)
 80033d2:	687b      	ldr	r3, [r7, #4]
 80033d4:	681b      	ldr	r3, [r3, #0]
 80033d6:	681b      	ldr	r3, [r3, #0]
 80033d8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80033dc:	2b00      	cmp	r3, #0
 80033de:	d10f      	bne.n	8003400 <HAL_DMA_IRQHandler+0x7e8>
          {
            /* Disable the transfer complete interrupt */
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC);
 80033e0:	687b      	ldr	r3, [r7, #4]
 80033e2:	681b      	ldr	r3, [r3, #0]
 80033e4:	681a      	ldr	r2, [r3, #0]
 80033e6:	687b      	ldr	r3, [r7, #4]
 80033e8:	681b      	ldr	r3, [r3, #0]
 80033ea:	f022 0210 	bic.w	r2, r2, #16
 80033ee:	601a      	str	r2, [r3, #0]

            /* Process Unlocked */
            __HAL_UNLOCK(hdma);
 80033f0:	687b      	ldr	r3, [r7, #4]
 80033f2:	2200      	movs	r2, #0
 80033f4:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

            /* Change the DMA state */
            hdma->State = HAL_DMA_STATE_READY;
 80033f8:	687b      	ldr	r3, [r7, #4]
 80033fa:	2201      	movs	r2, #1
 80033fc:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
          }

          if(hdma->XferCpltCallback != NULL)
 8003400:	687b      	ldr	r3, [r7, #4]
 8003402:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003404:	2b00      	cmp	r3, #0
 8003406:	d003      	beq.n	8003410 <HAL_DMA_IRQHandler+0x7f8>
          {
            /* Transfer complete callback */
            hdma->XferCpltCallback(hdma);
 8003408:	687b      	ldr	r3, [r7, #4]
 800340a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800340c:	6878      	ldr	r0, [r7, #4]
 800340e:	4798      	blx	r3
        }
      }
    }

    /* manage error case */
    if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8003410:	687b      	ldr	r3, [r7, #4]
 8003412:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003414:	2b00      	cmp	r3, #0
 8003416:	f000 8306 	beq.w	8003a26 <HAL_DMA_IRQHandler+0xe0e>
    {
      if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != 0U)
 800341a:	687b      	ldr	r3, [r7, #4]
 800341c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800341e:	f003 0301 	and.w	r3, r3, #1
 8003422:	2b00      	cmp	r3, #0
 8003424:	f000 8088 	beq.w	8003538 <HAL_DMA_IRQHandler+0x920>
      {
        hdma->State = HAL_DMA_STATE_ABORT;
 8003428:	687b      	ldr	r3, [r7, #4]
 800342a:	2204      	movs	r2, #4
 800342c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        /* Disable the stream */
        __HAL_DMA_DISABLE(hdma);
 8003430:	687b      	ldr	r3, [r7, #4]
 8003432:	681b      	ldr	r3, [r3, #0]
 8003434:	4a7a      	ldr	r2, [pc, #488]	; (8003620 <HAL_DMA_IRQHandler+0xa08>)
 8003436:	4293      	cmp	r3, r2
 8003438:	d04a      	beq.n	80034d0 <HAL_DMA_IRQHandler+0x8b8>
 800343a:	687b      	ldr	r3, [r7, #4]
 800343c:	681b      	ldr	r3, [r3, #0]
 800343e:	4a79      	ldr	r2, [pc, #484]	; (8003624 <HAL_DMA_IRQHandler+0xa0c>)
 8003440:	4293      	cmp	r3, r2
 8003442:	d045      	beq.n	80034d0 <HAL_DMA_IRQHandler+0x8b8>
 8003444:	687b      	ldr	r3, [r7, #4]
 8003446:	681b      	ldr	r3, [r3, #0]
 8003448:	4a77      	ldr	r2, [pc, #476]	; (8003628 <HAL_DMA_IRQHandler+0xa10>)
 800344a:	4293      	cmp	r3, r2
 800344c:	d040      	beq.n	80034d0 <HAL_DMA_IRQHandler+0x8b8>
 800344e:	687b      	ldr	r3, [r7, #4]
 8003450:	681b      	ldr	r3, [r3, #0]
 8003452:	4a76      	ldr	r2, [pc, #472]	; (800362c <HAL_DMA_IRQHandler+0xa14>)
 8003454:	4293      	cmp	r3, r2
 8003456:	d03b      	beq.n	80034d0 <HAL_DMA_IRQHandler+0x8b8>
 8003458:	687b      	ldr	r3, [r7, #4]
 800345a:	681b      	ldr	r3, [r3, #0]
 800345c:	4a74      	ldr	r2, [pc, #464]	; (8003630 <HAL_DMA_IRQHandler+0xa18>)
 800345e:	4293      	cmp	r3, r2
 8003460:	d036      	beq.n	80034d0 <HAL_DMA_IRQHandler+0x8b8>
 8003462:	687b      	ldr	r3, [r7, #4]
 8003464:	681b      	ldr	r3, [r3, #0]
 8003466:	4a73      	ldr	r2, [pc, #460]	; (8003634 <HAL_DMA_IRQHandler+0xa1c>)
 8003468:	4293      	cmp	r3, r2
 800346a:	d031      	beq.n	80034d0 <HAL_DMA_IRQHandler+0x8b8>
 800346c:	687b      	ldr	r3, [r7, #4]
 800346e:	681b      	ldr	r3, [r3, #0]
 8003470:	4a71      	ldr	r2, [pc, #452]	; (8003638 <HAL_DMA_IRQHandler+0xa20>)
 8003472:	4293      	cmp	r3, r2
 8003474:	d02c      	beq.n	80034d0 <HAL_DMA_IRQHandler+0x8b8>
 8003476:	687b      	ldr	r3, [r7, #4]
 8003478:	681b      	ldr	r3, [r3, #0]
 800347a:	4a70      	ldr	r2, [pc, #448]	; (800363c <HAL_DMA_IRQHandler+0xa24>)
 800347c:	4293      	cmp	r3, r2
 800347e:	d027      	beq.n	80034d0 <HAL_DMA_IRQHandler+0x8b8>
 8003480:	687b      	ldr	r3, [r7, #4]
 8003482:	681b      	ldr	r3, [r3, #0]
 8003484:	4a6e      	ldr	r2, [pc, #440]	; (8003640 <HAL_DMA_IRQHandler+0xa28>)
 8003486:	4293      	cmp	r3, r2
 8003488:	d022      	beq.n	80034d0 <HAL_DMA_IRQHandler+0x8b8>
 800348a:	687b      	ldr	r3, [r7, #4]
 800348c:	681b      	ldr	r3, [r3, #0]
 800348e:	4a6d      	ldr	r2, [pc, #436]	; (8003644 <HAL_DMA_IRQHandler+0xa2c>)
 8003490:	4293      	cmp	r3, r2
 8003492:	d01d      	beq.n	80034d0 <HAL_DMA_IRQHandler+0x8b8>
 8003494:	687b      	ldr	r3, [r7, #4]
 8003496:	681b      	ldr	r3, [r3, #0]
 8003498:	4a6b      	ldr	r2, [pc, #428]	; (8003648 <HAL_DMA_IRQHandler+0xa30>)
 800349a:	4293      	cmp	r3, r2
 800349c:	d018      	beq.n	80034d0 <HAL_DMA_IRQHandler+0x8b8>
 800349e:	687b      	ldr	r3, [r7, #4]
 80034a0:	681b      	ldr	r3, [r3, #0]
 80034a2:	4a6a      	ldr	r2, [pc, #424]	; (800364c <HAL_DMA_IRQHandler+0xa34>)
 80034a4:	4293      	cmp	r3, r2
 80034a6:	d013      	beq.n	80034d0 <HAL_DMA_IRQHandler+0x8b8>
 80034a8:	687b      	ldr	r3, [r7, #4]
 80034aa:	681b      	ldr	r3, [r3, #0]
 80034ac:	4a68      	ldr	r2, [pc, #416]	; (8003650 <HAL_DMA_IRQHandler+0xa38>)
 80034ae:	4293      	cmp	r3, r2
 80034b0:	d00e      	beq.n	80034d0 <HAL_DMA_IRQHandler+0x8b8>
 80034b2:	687b      	ldr	r3, [r7, #4]
 80034b4:	681b      	ldr	r3, [r3, #0]
 80034b6:	4a67      	ldr	r2, [pc, #412]	; (8003654 <HAL_DMA_IRQHandler+0xa3c>)
 80034b8:	4293      	cmp	r3, r2
 80034ba:	d009      	beq.n	80034d0 <HAL_DMA_IRQHandler+0x8b8>
 80034bc:	687b      	ldr	r3, [r7, #4]
 80034be:	681b      	ldr	r3, [r3, #0]
 80034c0:	4a65      	ldr	r2, [pc, #404]	; (8003658 <HAL_DMA_IRQHandler+0xa40>)
 80034c2:	4293      	cmp	r3, r2
 80034c4:	d004      	beq.n	80034d0 <HAL_DMA_IRQHandler+0x8b8>
 80034c6:	687b      	ldr	r3, [r7, #4]
 80034c8:	681b      	ldr	r3, [r3, #0]
 80034ca:	4a64      	ldr	r2, [pc, #400]	; (800365c <HAL_DMA_IRQHandler+0xa44>)
 80034cc:	4293      	cmp	r3, r2
 80034ce:	d108      	bne.n	80034e2 <HAL_DMA_IRQHandler+0x8ca>
 80034d0:	687b      	ldr	r3, [r7, #4]
 80034d2:	681b      	ldr	r3, [r3, #0]
 80034d4:	681a      	ldr	r2, [r3, #0]
 80034d6:	687b      	ldr	r3, [r7, #4]
 80034d8:	681b      	ldr	r3, [r3, #0]
 80034da:	f022 0201 	bic.w	r2, r2, #1
 80034de:	601a      	str	r2, [r3, #0]
 80034e0:	e007      	b.n	80034f2 <HAL_DMA_IRQHandler+0x8da>
 80034e2:	687b      	ldr	r3, [r7, #4]
 80034e4:	681b      	ldr	r3, [r3, #0]
 80034e6:	681a      	ldr	r2, [r3, #0]
 80034e8:	687b      	ldr	r3, [r7, #4]
 80034ea:	681b      	ldr	r3, [r3, #0]
 80034ec:	f022 0201 	bic.w	r2, r2, #1
 80034f0:	601a      	str	r2, [r3, #0]

        do
        {
          if (++count > timeout)
 80034f2:	68fb      	ldr	r3, [r7, #12]
 80034f4:	3301      	adds	r3, #1
 80034f6:	60fb      	str	r3, [r7, #12]
 80034f8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80034fa:	429a      	cmp	r2, r3
 80034fc:	d307      	bcc.n	800350e <HAL_DMA_IRQHandler+0x8f6>
          {
            break;
          }
        }
        while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U);
 80034fe:	687b      	ldr	r3, [r7, #4]
 8003500:	681b      	ldr	r3, [r3, #0]
 8003502:	681b      	ldr	r3, [r3, #0]
 8003504:	f003 0301 	and.w	r3, r3, #1
 8003508:	2b00      	cmp	r3, #0
 800350a:	d1f2      	bne.n	80034f2 <HAL_DMA_IRQHandler+0x8da>
 800350c:	e000      	b.n	8003510 <HAL_DMA_IRQHandler+0x8f8>
            break;
 800350e:	bf00      	nop

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8003510:	687b      	ldr	r3, [r7, #4]
 8003512:	2200      	movs	r2, #0
 8003514:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 8003518:	687b      	ldr	r3, [r7, #4]
 800351a:	681b      	ldr	r3, [r3, #0]
 800351c:	681b      	ldr	r3, [r3, #0]
 800351e:	f003 0301 	and.w	r3, r3, #1
 8003522:	2b00      	cmp	r3, #0
 8003524:	d004      	beq.n	8003530 <HAL_DMA_IRQHandler+0x918>
        {
          /* Change the DMA state to error if DMA disable fails */
          hdma->State = HAL_DMA_STATE_ERROR;
 8003526:	687b      	ldr	r3, [r7, #4]
 8003528:	2203      	movs	r2, #3
 800352a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
 800352e:	e003      	b.n	8003538 <HAL_DMA_IRQHandler+0x920>
        }
        else
        {
          /* Change the DMA state to Ready if DMA disable success */
          hdma->State = HAL_DMA_STATE_READY;
 8003530:	687b      	ldr	r3, [r7, #4]
 8003532:	2201      	movs	r2, #1
 8003534:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        }
      }

      if(hdma->XferErrorCallback != NULL)
 8003538:	687b      	ldr	r3, [r7, #4]
 800353a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800353c:	2b00      	cmp	r3, #0
 800353e:	f000 8272 	beq.w	8003a26 <HAL_DMA_IRQHandler+0xe0e>
      {
        /* Transfer error callback */
        hdma->XferErrorCallback(hdma);
 8003542:	687b      	ldr	r3, [r7, #4]
 8003544:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003546:	6878      	ldr	r0, [r7, #4]
 8003548:	4798      	blx	r3
 800354a:	e26c      	b.n	8003a26 <HAL_DMA_IRQHandler+0xe0e>
      }
    }
  }
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U)  /* BDMA instance(s) */
 800354c:	687b      	ldr	r3, [r7, #4]
 800354e:	681b      	ldr	r3, [r3, #0]
 8003550:	4a43      	ldr	r2, [pc, #268]	; (8003660 <HAL_DMA_IRQHandler+0xa48>)
 8003552:	4293      	cmp	r3, r2
 8003554:	d022      	beq.n	800359c <HAL_DMA_IRQHandler+0x984>
 8003556:	687b      	ldr	r3, [r7, #4]
 8003558:	681b      	ldr	r3, [r3, #0]
 800355a:	4a42      	ldr	r2, [pc, #264]	; (8003664 <HAL_DMA_IRQHandler+0xa4c>)
 800355c:	4293      	cmp	r3, r2
 800355e:	d01d      	beq.n	800359c <HAL_DMA_IRQHandler+0x984>
 8003560:	687b      	ldr	r3, [r7, #4]
 8003562:	681b      	ldr	r3, [r3, #0]
 8003564:	4a40      	ldr	r2, [pc, #256]	; (8003668 <HAL_DMA_IRQHandler+0xa50>)
 8003566:	4293      	cmp	r3, r2
 8003568:	d018      	beq.n	800359c <HAL_DMA_IRQHandler+0x984>
 800356a:	687b      	ldr	r3, [r7, #4]
 800356c:	681b      	ldr	r3, [r3, #0]
 800356e:	4a3f      	ldr	r2, [pc, #252]	; (800366c <HAL_DMA_IRQHandler+0xa54>)
 8003570:	4293      	cmp	r3, r2
 8003572:	d013      	beq.n	800359c <HAL_DMA_IRQHandler+0x984>
 8003574:	687b      	ldr	r3, [r7, #4]
 8003576:	681b      	ldr	r3, [r3, #0]
 8003578:	4a3d      	ldr	r2, [pc, #244]	; (8003670 <HAL_DMA_IRQHandler+0xa58>)
 800357a:	4293      	cmp	r3, r2
 800357c:	d00e      	beq.n	800359c <HAL_DMA_IRQHandler+0x984>
 800357e:	687b      	ldr	r3, [r7, #4]
 8003580:	681b      	ldr	r3, [r3, #0]
 8003582:	4a3c      	ldr	r2, [pc, #240]	; (8003674 <HAL_DMA_IRQHandler+0xa5c>)
 8003584:	4293      	cmp	r3, r2
 8003586:	d009      	beq.n	800359c <HAL_DMA_IRQHandler+0x984>
 8003588:	687b      	ldr	r3, [r7, #4]
 800358a:	681b      	ldr	r3, [r3, #0]
 800358c:	4a3a      	ldr	r2, [pc, #232]	; (8003678 <HAL_DMA_IRQHandler+0xa60>)
 800358e:	4293      	cmp	r3, r2
 8003590:	d004      	beq.n	800359c <HAL_DMA_IRQHandler+0x984>
 8003592:	687b      	ldr	r3, [r7, #4]
 8003594:	681b      	ldr	r3, [r3, #0]
 8003596:	4a39      	ldr	r2, [pc, #228]	; (800367c <HAL_DMA_IRQHandler+0xa64>)
 8003598:	4293      	cmp	r3, r2
 800359a:	d101      	bne.n	80035a0 <HAL_DMA_IRQHandler+0x988>
 800359c:	2301      	movs	r3, #1
 800359e:	e000      	b.n	80035a2 <HAL_DMA_IRQHandler+0x98a>
 80035a0:	2300      	movs	r3, #0
 80035a2:	2b00      	cmp	r3, #0
 80035a4:	f000 823f 	beq.w	8003a26 <HAL_DMA_IRQHandler+0xe0e>
  {
    ccr_reg = (((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR);
 80035a8:	687b      	ldr	r3, [r7, #4]
 80035aa:	681b      	ldr	r3, [r3, #0]
 80035ac:	681b      	ldr	r3, [r3, #0]
 80035ae:	613b      	str	r3, [r7, #16]

    /* Half Transfer Complete Interrupt management ******************************/
    if (((tmpisr_bdma & (BDMA_FLAG_HT0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_HTIE) != 0U))
 80035b0:	687b      	ldr	r3, [r7, #4]
 80035b2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80035b4:	f003 031f 	and.w	r3, r3, #31
 80035b8:	2204      	movs	r2, #4
 80035ba:	409a      	lsls	r2, r3
 80035bc:	697b      	ldr	r3, [r7, #20]
 80035be:	4013      	ands	r3, r2
 80035c0:	2b00      	cmp	r3, #0
 80035c2:	f000 80cd 	beq.w	8003760 <HAL_DMA_IRQHandler+0xb48>
 80035c6:	693b      	ldr	r3, [r7, #16]
 80035c8:	f003 0304 	and.w	r3, r3, #4
 80035cc:	2b00      	cmp	r3, #0
 80035ce:	f000 80c7 	beq.w	8003760 <HAL_DMA_IRQHandler+0xb48>
    {
      /* Clear the half transfer complete flag */
      regs_bdma->IFCR = (BDMA_ISR_HTIF0 << (hdma->StreamIndex & 0x1FU));
 80035d2:	687b      	ldr	r3, [r7, #4]
 80035d4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80035d6:	f003 031f 	and.w	r3, r3, #31
 80035da:	2204      	movs	r2, #4
 80035dc:	409a      	lsls	r2, r3
 80035de:	69fb      	ldr	r3, [r7, #28]
 80035e0:	605a      	str	r2, [r3, #4]

      /* Disable the transfer complete interrupt if the DMA mode is Double Buffering */
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 80035e2:	693b      	ldr	r3, [r7, #16]
 80035e4:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80035e8:	2b00      	cmp	r3, #0
 80035ea:	d049      	beq.n	8003680 <HAL_DMA_IRQHandler+0xa68>
      {
        /* Current memory buffer used is Memory 0 */
        if((ccr_reg & BDMA_CCR_CT) == 0U)
 80035ec:	693b      	ldr	r3, [r7, #16]
 80035ee:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80035f2:	2b00      	cmp	r3, #0
 80035f4:	d109      	bne.n	800360a <HAL_DMA_IRQHandler+0x9f2>
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 80035f6:	687b      	ldr	r3, [r7, #4]
 80035f8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80035fa:	2b00      	cmp	r3, #0
 80035fc:	f000 8210 	beq.w	8003a20 <HAL_DMA_IRQHandler+0xe08>
          {
            /* Half transfer Callback for Memory 1 */
            hdma->XferM1HalfCpltCallback(hdma);
 8003600:	687b      	ldr	r3, [r7, #4]
 8003602:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003604:	6878      	ldr	r0, [r7, #4]
 8003606:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8003608:	e20a      	b.n	8003a20 <HAL_DMA_IRQHandler+0xe08>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferHalfCpltCallback != NULL)
 800360a:	687b      	ldr	r3, [r7, #4]
 800360c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800360e:	2b00      	cmp	r3, #0
 8003610:	f000 8206 	beq.w	8003a20 <HAL_DMA_IRQHandler+0xe08>
          {
            /* Half transfer Callback for Memory 0 */
            hdma->XferHalfCpltCallback(hdma);
 8003614:	687b      	ldr	r3, [r7, #4]
 8003616:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003618:	6878      	ldr	r0, [r7, #4]
 800361a:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 800361c:	e200      	b.n	8003a20 <HAL_DMA_IRQHandler+0xe08>
 800361e:	bf00      	nop
 8003620:	40020010 	.word	0x40020010
 8003624:	40020028 	.word	0x40020028
 8003628:	40020040 	.word	0x40020040
 800362c:	40020058 	.word	0x40020058
 8003630:	40020070 	.word	0x40020070
 8003634:	40020088 	.word	0x40020088
 8003638:	400200a0 	.word	0x400200a0
 800363c:	400200b8 	.word	0x400200b8
 8003640:	40020410 	.word	0x40020410
 8003644:	40020428 	.word	0x40020428
 8003648:	40020440 	.word	0x40020440
 800364c:	40020458 	.word	0x40020458
 8003650:	40020470 	.word	0x40020470
 8003654:	40020488 	.word	0x40020488
 8003658:	400204a0 	.word	0x400204a0
 800365c:	400204b8 	.word	0x400204b8
 8003660:	58025408 	.word	0x58025408
 8003664:	5802541c 	.word	0x5802541c
 8003668:	58025430 	.word	0x58025430
 800366c:	58025444 	.word	0x58025444
 8003670:	58025458 	.word	0x58025458
 8003674:	5802546c 	.word	0x5802546c
 8003678:	58025480 	.word	0x58025480
 800367c:	58025494 	.word	0x58025494
          }
        }
      }
      else
      {
        if((ccr_reg & BDMA_CCR_CIRC) == 0U)
 8003680:	693b      	ldr	r3, [r7, #16]
 8003682:	f003 0320 	and.w	r3, r3, #32
 8003686:	2b00      	cmp	r3, #0
 8003688:	d160      	bne.n	800374c <HAL_DMA_IRQHandler+0xb34>
        {
          /* Disable the half transfer interrupt */
          __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 800368a:	687b      	ldr	r3, [r7, #4]
 800368c:	681b      	ldr	r3, [r3, #0]
 800368e:	4a8c      	ldr	r2, [pc, #560]	; (80038c0 <HAL_DMA_IRQHandler+0xca8>)
 8003690:	4293      	cmp	r3, r2
 8003692:	d04a      	beq.n	800372a <HAL_DMA_IRQHandler+0xb12>
 8003694:	687b      	ldr	r3, [r7, #4]
 8003696:	681b      	ldr	r3, [r3, #0]
 8003698:	4a8a      	ldr	r2, [pc, #552]	; (80038c4 <HAL_DMA_IRQHandler+0xcac>)
 800369a:	4293      	cmp	r3, r2
 800369c:	d045      	beq.n	800372a <HAL_DMA_IRQHandler+0xb12>
 800369e:	687b      	ldr	r3, [r7, #4]
 80036a0:	681b      	ldr	r3, [r3, #0]
 80036a2:	4a89      	ldr	r2, [pc, #548]	; (80038c8 <HAL_DMA_IRQHandler+0xcb0>)
 80036a4:	4293      	cmp	r3, r2
 80036a6:	d040      	beq.n	800372a <HAL_DMA_IRQHandler+0xb12>
 80036a8:	687b      	ldr	r3, [r7, #4]
 80036aa:	681b      	ldr	r3, [r3, #0]
 80036ac:	4a87      	ldr	r2, [pc, #540]	; (80038cc <HAL_DMA_IRQHandler+0xcb4>)
 80036ae:	4293      	cmp	r3, r2
 80036b0:	d03b      	beq.n	800372a <HAL_DMA_IRQHandler+0xb12>
 80036b2:	687b      	ldr	r3, [r7, #4]
 80036b4:	681b      	ldr	r3, [r3, #0]
 80036b6:	4a86      	ldr	r2, [pc, #536]	; (80038d0 <HAL_DMA_IRQHandler+0xcb8>)
 80036b8:	4293      	cmp	r3, r2
 80036ba:	d036      	beq.n	800372a <HAL_DMA_IRQHandler+0xb12>
 80036bc:	687b      	ldr	r3, [r7, #4]
 80036be:	681b      	ldr	r3, [r3, #0]
 80036c0:	4a84      	ldr	r2, [pc, #528]	; (80038d4 <HAL_DMA_IRQHandler+0xcbc>)
 80036c2:	4293      	cmp	r3, r2
 80036c4:	d031      	beq.n	800372a <HAL_DMA_IRQHandler+0xb12>
 80036c6:	687b      	ldr	r3, [r7, #4]
 80036c8:	681b      	ldr	r3, [r3, #0]
 80036ca:	4a83      	ldr	r2, [pc, #524]	; (80038d8 <HAL_DMA_IRQHandler+0xcc0>)
 80036cc:	4293      	cmp	r3, r2
 80036ce:	d02c      	beq.n	800372a <HAL_DMA_IRQHandler+0xb12>
 80036d0:	687b      	ldr	r3, [r7, #4]
 80036d2:	681b      	ldr	r3, [r3, #0]
 80036d4:	4a81      	ldr	r2, [pc, #516]	; (80038dc <HAL_DMA_IRQHandler+0xcc4>)
 80036d6:	4293      	cmp	r3, r2
 80036d8:	d027      	beq.n	800372a <HAL_DMA_IRQHandler+0xb12>
 80036da:	687b      	ldr	r3, [r7, #4]
 80036dc:	681b      	ldr	r3, [r3, #0]
 80036de:	4a80      	ldr	r2, [pc, #512]	; (80038e0 <HAL_DMA_IRQHandler+0xcc8>)
 80036e0:	4293      	cmp	r3, r2
 80036e2:	d022      	beq.n	800372a <HAL_DMA_IRQHandler+0xb12>
 80036e4:	687b      	ldr	r3, [r7, #4]
 80036e6:	681b      	ldr	r3, [r3, #0]
 80036e8:	4a7e      	ldr	r2, [pc, #504]	; (80038e4 <HAL_DMA_IRQHandler+0xccc>)
 80036ea:	4293      	cmp	r3, r2
 80036ec:	d01d      	beq.n	800372a <HAL_DMA_IRQHandler+0xb12>
 80036ee:	687b      	ldr	r3, [r7, #4]
 80036f0:	681b      	ldr	r3, [r3, #0]
 80036f2:	4a7d      	ldr	r2, [pc, #500]	; (80038e8 <HAL_DMA_IRQHandler+0xcd0>)
 80036f4:	4293      	cmp	r3, r2
 80036f6:	d018      	beq.n	800372a <HAL_DMA_IRQHandler+0xb12>
 80036f8:	687b      	ldr	r3, [r7, #4]
 80036fa:	681b      	ldr	r3, [r3, #0]
 80036fc:	4a7b      	ldr	r2, [pc, #492]	; (80038ec <HAL_DMA_IRQHandler+0xcd4>)
 80036fe:	4293      	cmp	r3, r2
 8003700:	d013      	beq.n	800372a <HAL_DMA_IRQHandler+0xb12>
 8003702:	687b      	ldr	r3, [r7, #4]
 8003704:	681b      	ldr	r3, [r3, #0]
 8003706:	4a7a      	ldr	r2, [pc, #488]	; (80038f0 <HAL_DMA_IRQHandler+0xcd8>)
 8003708:	4293      	cmp	r3, r2
 800370a:	d00e      	beq.n	800372a <HAL_DMA_IRQHandler+0xb12>
 800370c:	687b      	ldr	r3, [r7, #4]
 800370e:	681b      	ldr	r3, [r3, #0]
 8003710:	4a78      	ldr	r2, [pc, #480]	; (80038f4 <HAL_DMA_IRQHandler+0xcdc>)
 8003712:	4293      	cmp	r3, r2
 8003714:	d009      	beq.n	800372a <HAL_DMA_IRQHandler+0xb12>
 8003716:	687b      	ldr	r3, [r7, #4]
 8003718:	681b      	ldr	r3, [r3, #0]
 800371a:	4a77      	ldr	r2, [pc, #476]	; (80038f8 <HAL_DMA_IRQHandler+0xce0>)
 800371c:	4293      	cmp	r3, r2
 800371e:	d004      	beq.n	800372a <HAL_DMA_IRQHandler+0xb12>
 8003720:	687b      	ldr	r3, [r7, #4]
 8003722:	681b      	ldr	r3, [r3, #0]
 8003724:	4a75      	ldr	r2, [pc, #468]	; (80038fc <HAL_DMA_IRQHandler+0xce4>)
 8003726:	4293      	cmp	r3, r2
 8003728:	d108      	bne.n	800373c <HAL_DMA_IRQHandler+0xb24>
 800372a:	687b      	ldr	r3, [r7, #4]
 800372c:	681b      	ldr	r3, [r3, #0]
 800372e:	681a      	ldr	r2, [r3, #0]
 8003730:	687b      	ldr	r3, [r7, #4]
 8003732:	681b      	ldr	r3, [r3, #0]
 8003734:	f022 0208 	bic.w	r2, r2, #8
 8003738:	601a      	str	r2, [r3, #0]
 800373a:	e007      	b.n	800374c <HAL_DMA_IRQHandler+0xb34>
 800373c:	687b      	ldr	r3, [r7, #4]
 800373e:	681b      	ldr	r3, [r3, #0]
 8003740:	681a      	ldr	r2, [r3, #0]
 8003742:	687b      	ldr	r3, [r7, #4]
 8003744:	681b      	ldr	r3, [r3, #0]
 8003746:	f022 0204 	bic.w	r2, r2, #4
 800374a:	601a      	str	r2, [r3, #0]
        }

        /* DMA peripheral state is not updated in Half Transfer */
        /* but in Transfer Complete case */

       if(hdma->XferHalfCpltCallback != NULL)
 800374c:	687b      	ldr	r3, [r7, #4]
 800374e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003750:	2b00      	cmp	r3, #0
 8003752:	f000 8165 	beq.w	8003a20 <HAL_DMA_IRQHandler+0xe08>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8003756:	687b      	ldr	r3, [r7, #4]
 8003758:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800375a:	6878      	ldr	r0, [r7, #4]
 800375c:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 800375e:	e15f      	b.n	8003a20 <HAL_DMA_IRQHandler+0xe08>
        }
      }
    }

    /* Transfer Complete Interrupt management ***********************************/
    else if (((tmpisr_bdma & (BDMA_FLAG_TC0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_TCIE) != 0U))
 8003760:	687b      	ldr	r3, [r7, #4]
 8003762:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003764:	f003 031f 	and.w	r3, r3, #31
 8003768:	2202      	movs	r2, #2
 800376a:	409a      	lsls	r2, r3
 800376c:	697b      	ldr	r3, [r7, #20]
 800376e:	4013      	ands	r3, r2
 8003770:	2b00      	cmp	r3, #0
 8003772:	f000 80c5 	beq.w	8003900 <HAL_DMA_IRQHandler+0xce8>
 8003776:	693b      	ldr	r3, [r7, #16]
 8003778:	f003 0302 	and.w	r3, r3, #2
 800377c:	2b00      	cmp	r3, #0
 800377e:	f000 80bf 	beq.w	8003900 <HAL_DMA_IRQHandler+0xce8>
    {
      /* Clear the transfer complete flag */
      regs_bdma->IFCR = (BDMA_ISR_TCIF0) << (hdma->StreamIndex & 0x1FU);
 8003782:	687b      	ldr	r3, [r7, #4]
 8003784:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003786:	f003 031f 	and.w	r3, r3, #31
 800378a:	2202      	movs	r2, #2
 800378c:	409a      	lsls	r2, r3
 800378e:	69fb      	ldr	r3, [r7, #28]
 8003790:	605a      	str	r2, [r3, #4]

      /* Disable the transfer complete interrupt if the DMA mode is Double Buffering */
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8003792:	693b      	ldr	r3, [r7, #16]
 8003794:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8003798:	2b00      	cmp	r3, #0
 800379a:	d018      	beq.n	80037ce <HAL_DMA_IRQHandler+0xbb6>
      {
        /* Current memory buffer used is Memory 0 */
        if((ccr_reg & BDMA_CCR_CT) == 0U)
 800379c:	693b      	ldr	r3, [r7, #16]
 800379e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80037a2:	2b00      	cmp	r3, #0
 80037a4:	d109      	bne.n	80037ba <HAL_DMA_IRQHandler+0xba2>
        {
          if(hdma->XferM1CpltCallback != NULL)
 80037a6:	687b      	ldr	r3, [r7, #4]
 80037a8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80037aa:	2b00      	cmp	r3, #0
 80037ac:	f000 813a 	beq.w	8003a24 <HAL_DMA_IRQHandler+0xe0c>
          {
            /* Transfer complete Callback for Memory 1 */
            hdma->XferM1CpltCallback(hdma);
 80037b0:	687b      	ldr	r3, [r7, #4]
 80037b2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80037b4:	6878      	ldr	r0, [r7, #4]
 80037b6:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 80037b8:	e134      	b.n	8003a24 <HAL_DMA_IRQHandler+0xe0c>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 80037ba:	687b      	ldr	r3, [r7, #4]
 80037bc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80037be:	2b00      	cmp	r3, #0
 80037c0:	f000 8130 	beq.w	8003a24 <HAL_DMA_IRQHandler+0xe0c>
          {
            /* Transfer complete Callback for Memory 0 */
            hdma->XferCpltCallback(hdma);
 80037c4:	687b      	ldr	r3, [r7, #4]
 80037c6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80037c8:	6878      	ldr	r0, [r7, #4]
 80037ca:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 80037cc:	e12a      	b.n	8003a24 <HAL_DMA_IRQHandler+0xe0c>
          }
        }
      }
      else
      {
        if((ccr_reg & BDMA_CCR_CIRC) == 0U)
 80037ce:	693b      	ldr	r3, [r7, #16]
 80037d0:	f003 0320 	and.w	r3, r3, #32
 80037d4:	2b00      	cmp	r3, #0
 80037d6:	d168      	bne.n	80038aa <HAL_DMA_IRQHandler+0xc92>
        {
          /* Disable the transfer complete and error interrupt, if the DMA mode is not CIRCULAR */
          __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 80037d8:	687b      	ldr	r3, [r7, #4]
 80037da:	681b      	ldr	r3, [r3, #0]
 80037dc:	4a38      	ldr	r2, [pc, #224]	; (80038c0 <HAL_DMA_IRQHandler+0xca8>)
 80037de:	4293      	cmp	r3, r2
 80037e0:	d04a      	beq.n	8003878 <HAL_DMA_IRQHandler+0xc60>
 80037e2:	687b      	ldr	r3, [r7, #4]
 80037e4:	681b      	ldr	r3, [r3, #0]
 80037e6:	4a37      	ldr	r2, [pc, #220]	; (80038c4 <HAL_DMA_IRQHandler+0xcac>)
 80037e8:	4293      	cmp	r3, r2
 80037ea:	d045      	beq.n	8003878 <HAL_DMA_IRQHandler+0xc60>
 80037ec:	687b      	ldr	r3, [r7, #4]
 80037ee:	681b      	ldr	r3, [r3, #0]
 80037f0:	4a35      	ldr	r2, [pc, #212]	; (80038c8 <HAL_DMA_IRQHandler+0xcb0>)
 80037f2:	4293      	cmp	r3, r2
 80037f4:	d040      	beq.n	8003878 <HAL_DMA_IRQHandler+0xc60>
 80037f6:	687b      	ldr	r3, [r7, #4]
 80037f8:	681b      	ldr	r3, [r3, #0]
 80037fa:	4a34      	ldr	r2, [pc, #208]	; (80038cc <HAL_DMA_IRQHandler+0xcb4>)
 80037fc:	4293      	cmp	r3, r2
 80037fe:	d03b      	beq.n	8003878 <HAL_DMA_IRQHandler+0xc60>
 8003800:	687b      	ldr	r3, [r7, #4]
 8003802:	681b      	ldr	r3, [r3, #0]
 8003804:	4a32      	ldr	r2, [pc, #200]	; (80038d0 <HAL_DMA_IRQHandler+0xcb8>)
 8003806:	4293      	cmp	r3, r2
 8003808:	d036      	beq.n	8003878 <HAL_DMA_IRQHandler+0xc60>
 800380a:	687b      	ldr	r3, [r7, #4]
 800380c:	681b      	ldr	r3, [r3, #0]
 800380e:	4a31      	ldr	r2, [pc, #196]	; (80038d4 <HAL_DMA_IRQHandler+0xcbc>)
 8003810:	4293      	cmp	r3, r2
 8003812:	d031      	beq.n	8003878 <HAL_DMA_IRQHandler+0xc60>
 8003814:	687b      	ldr	r3, [r7, #4]
 8003816:	681b      	ldr	r3, [r3, #0]
 8003818:	4a2f      	ldr	r2, [pc, #188]	; (80038d8 <HAL_DMA_IRQHandler+0xcc0>)
 800381a:	4293      	cmp	r3, r2
 800381c:	d02c      	beq.n	8003878 <HAL_DMA_IRQHandler+0xc60>
 800381e:	687b      	ldr	r3, [r7, #4]
 8003820:	681b      	ldr	r3, [r3, #0]
 8003822:	4a2e      	ldr	r2, [pc, #184]	; (80038dc <HAL_DMA_IRQHandler+0xcc4>)
 8003824:	4293      	cmp	r3, r2
 8003826:	d027      	beq.n	8003878 <HAL_DMA_IRQHandler+0xc60>
 8003828:	687b      	ldr	r3, [r7, #4]
 800382a:	681b      	ldr	r3, [r3, #0]
 800382c:	4a2c      	ldr	r2, [pc, #176]	; (80038e0 <HAL_DMA_IRQHandler+0xcc8>)
 800382e:	4293      	cmp	r3, r2
 8003830:	d022      	beq.n	8003878 <HAL_DMA_IRQHandler+0xc60>
 8003832:	687b      	ldr	r3, [r7, #4]
 8003834:	681b      	ldr	r3, [r3, #0]
 8003836:	4a2b      	ldr	r2, [pc, #172]	; (80038e4 <HAL_DMA_IRQHandler+0xccc>)
 8003838:	4293      	cmp	r3, r2
 800383a:	d01d      	beq.n	8003878 <HAL_DMA_IRQHandler+0xc60>
 800383c:	687b      	ldr	r3, [r7, #4]
 800383e:	681b      	ldr	r3, [r3, #0]
 8003840:	4a29      	ldr	r2, [pc, #164]	; (80038e8 <HAL_DMA_IRQHandler+0xcd0>)
 8003842:	4293      	cmp	r3, r2
 8003844:	d018      	beq.n	8003878 <HAL_DMA_IRQHandler+0xc60>
 8003846:	687b      	ldr	r3, [r7, #4]
 8003848:	681b      	ldr	r3, [r3, #0]
 800384a:	4a28      	ldr	r2, [pc, #160]	; (80038ec <HAL_DMA_IRQHandler+0xcd4>)
 800384c:	4293      	cmp	r3, r2
 800384e:	d013      	beq.n	8003878 <HAL_DMA_IRQHandler+0xc60>
 8003850:	687b      	ldr	r3, [r7, #4]
 8003852:	681b      	ldr	r3, [r3, #0]
 8003854:	4a26      	ldr	r2, [pc, #152]	; (80038f0 <HAL_DMA_IRQHandler+0xcd8>)
 8003856:	4293      	cmp	r3, r2
 8003858:	d00e      	beq.n	8003878 <HAL_DMA_IRQHandler+0xc60>
 800385a:	687b      	ldr	r3, [r7, #4]
 800385c:	681b      	ldr	r3, [r3, #0]
 800385e:	4a25      	ldr	r2, [pc, #148]	; (80038f4 <HAL_DMA_IRQHandler+0xcdc>)
 8003860:	4293      	cmp	r3, r2
 8003862:	d009      	beq.n	8003878 <HAL_DMA_IRQHandler+0xc60>
 8003864:	687b      	ldr	r3, [r7, #4]
 8003866:	681b      	ldr	r3, [r3, #0]
 8003868:	4a23      	ldr	r2, [pc, #140]	; (80038f8 <HAL_DMA_IRQHandler+0xce0>)
 800386a:	4293      	cmp	r3, r2
 800386c:	d004      	beq.n	8003878 <HAL_DMA_IRQHandler+0xc60>
 800386e:	687b      	ldr	r3, [r7, #4]
 8003870:	681b      	ldr	r3, [r3, #0]
 8003872:	4a22      	ldr	r2, [pc, #136]	; (80038fc <HAL_DMA_IRQHandler+0xce4>)
 8003874:	4293      	cmp	r3, r2
 8003876:	d108      	bne.n	800388a <HAL_DMA_IRQHandler+0xc72>
 8003878:	687b      	ldr	r3, [r7, #4]
 800387a:	681b      	ldr	r3, [r3, #0]
 800387c:	681a      	ldr	r2, [r3, #0]
 800387e:	687b      	ldr	r3, [r7, #4]
 8003880:	681b      	ldr	r3, [r3, #0]
 8003882:	f022 0214 	bic.w	r2, r2, #20
 8003886:	601a      	str	r2, [r3, #0]
 8003888:	e007      	b.n	800389a <HAL_DMA_IRQHandler+0xc82>
 800388a:	687b      	ldr	r3, [r7, #4]
 800388c:	681b      	ldr	r3, [r3, #0]
 800388e:	681a      	ldr	r2, [r3, #0]
 8003890:	687b      	ldr	r3, [r7, #4]
 8003892:	681b      	ldr	r3, [r3, #0]
 8003894:	f022 020a 	bic.w	r2, r2, #10
 8003898:	601a      	str	r2, [r3, #0]

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 800389a:	687b      	ldr	r3, [r7, #4]
 800389c:	2200      	movs	r2, #0
 800389e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 80038a2:	687b      	ldr	r3, [r7, #4]
 80038a4:	2201      	movs	r2, #1
 80038a6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        }

        if(hdma->XferCpltCallback != NULL)
 80038aa:	687b      	ldr	r3, [r7, #4]
 80038ac:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80038ae:	2b00      	cmp	r3, #0
 80038b0:	f000 80b8 	beq.w	8003a24 <HAL_DMA_IRQHandler+0xe0c>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 80038b4:	687b      	ldr	r3, [r7, #4]
 80038b6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80038b8:	6878      	ldr	r0, [r7, #4]
 80038ba:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 80038bc:	e0b2      	b.n	8003a24 <HAL_DMA_IRQHandler+0xe0c>
 80038be:	bf00      	nop
 80038c0:	40020010 	.word	0x40020010
 80038c4:	40020028 	.word	0x40020028
 80038c8:	40020040 	.word	0x40020040
 80038cc:	40020058 	.word	0x40020058
 80038d0:	40020070 	.word	0x40020070
 80038d4:	40020088 	.word	0x40020088
 80038d8:	400200a0 	.word	0x400200a0
 80038dc:	400200b8 	.word	0x400200b8
 80038e0:	40020410 	.word	0x40020410
 80038e4:	40020428 	.word	0x40020428
 80038e8:	40020440 	.word	0x40020440
 80038ec:	40020458 	.word	0x40020458
 80038f0:	40020470 	.word	0x40020470
 80038f4:	40020488 	.word	0x40020488
 80038f8:	400204a0 	.word	0x400204a0
 80038fc:	400204b8 	.word	0x400204b8
        }
      }
    }
    /* Transfer Error Interrupt management **************************************/
    else if (((tmpisr_bdma & (BDMA_FLAG_TE0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_TEIE) != 0U))
 8003900:	687b      	ldr	r3, [r7, #4]
 8003902:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003904:	f003 031f 	and.w	r3, r3, #31
 8003908:	2208      	movs	r2, #8
 800390a:	409a      	lsls	r2, r3
 800390c:	697b      	ldr	r3, [r7, #20]
 800390e:	4013      	ands	r3, r2
 8003910:	2b00      	cmp	r3, #0
 8003912:	f000 8088 	beq.w	8003a26 <HAL_DMA_IRQHandler+0xe0e>
 8003916:	693b      	ldr	r3, [r7, #16]
 8003918:	f003 0308 	and.w	r3, r3, #8
 800391c:	2b00      	cmp	r3, #0
 800391e:	f000 8082 	beq.w	8003a26 <HAL_DMA_IRQHandler+0xe0e>
    {
      /* When a DMA transfer error occurs */
      /* A hardware clear of its EN bits is performed */
      /* Disable ALL DMA IT */
      __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003922:	687b      	ldr	r3, [r7, #4]
 8003924:	681b      	ldr	r3, [r3, #0]
 8003926:	4a41      	ldr	r2, [pc, #260]	; (8003a2c <HAL_DMA_IRQHandler+0xe14>)
 8003928:	4293      	cmp	r3, r2
 800392a:	d04a      	beq.n	80039c2 <HAL_DMA_IRQHandler+0xdaa>
 800392c:	687b      	ldr	r3, [r7, #4]
 800392e:	681b      	ldr	r3, [r3, #0]
 8003930:	4a3f      	ldr	r2, [pc, #252]	; (8003a30 <HAL_DMA_IRQHandler+0xe18>)
 8003932:	4293      	cmp	r3, r2
 8003934:	d045      	beq.n	80039c2 <HAL_DMA_IRQHandler+0xdaa>
 8003936:	687b      	ldr	r3, [r7, #4]
 8003938:	681b      	ldr	r3, [r3, #0]
 800393a:	4a3e      	ldr	r2, [pc, #248]	; (8003a34 <HAL_DMA_IRQHandler+0xe1c>)
 800393c:	4293      	cmp	r3, r2
 800393e:	d040      	beq.n	80039c2 <HAL_DMA_IRQHandler+0xdaa>
 8003940:	687b      	ldr	r3, [r7, #4]
 8003942:	681b      	ldr	r3, [r3, #0]
 8003944:	4a3c      	ldr	r2, [pc, #240]	; (8003a38 <HAL_DMA_IRQHandler+0xe20>)
 8003946:	4293      	cmp	r3, r2
 8003948:	d03b      	beq.n	80039c2 <HAL_DMA_IRQHandler+0xdaa>
 800394a:	687b      	ldr	r3, [r7, #4]
 800394c:	681b      	ldr	r3, [r3, #0]
 800394e:	4a3b      	ldr	r2, [pc, #236]	; (8003a3c <HAL_DMA_IRQHandler+0xe24>)
 8003950:	4293      	cmp	r3, r2
 8003952:	d036      	beq.n	80039c2 <HAL_DMA_IRQHandler+0xdaa>
 8003954:	687b      	ldr	r3, [r7, #4]
 8003956:	681b      	ldr	r3, [r3, #0]
 8003958:	4a39      	ldr	r2, [pc, #228]	; (8003a40 <HAL_DMA_IRQHandler+0xe28>)
 800395a:	4293      	cmp	r3, r2
 800395c:	d031      	beq.n	80039c2 <HAL_DMA_IRQHandler+0xdaa>
 800395e:	687b      	ldr	r3, [r7, #4]
 8003960:	681b      	ldr	r3, [r3, #0]
 8003962:	4a38      	ldr	r2, [pc, #224]	; (8003a44 <HAL_DMA_IRQHandler+0xe2c>)
 8003964:	4293      	cmp	r3, r2
 8003966:	d02c      	beq.n	80039c2 <HAL_DMA_IRQHandler+0xdaa>
 8003968:	687b      	ldr	r3, [r7, #4]
 800396a:	681b      	ldr	r3, [r3, #0]
 800396c:	4a36      	ldr	r2, [pc, #216]	; (8003a48 <HAL_DMA_IRQHandler+0xe30>)
 800396e:	4293      	cmp	r3, r2
 8003970:	d027      	beq.n	80039c2 <HAL_DMA_IRQHandler+0xdaa>
 8003972:	687b      	ldr	r3, [r7, #4]
 8003974:	681b      	ldr	r3, [r3, #0]
 8003976:	4a35      	ldr	r2, [pc, #212]	; (8003a4c <HAL_DMA_IRQHandler+0xe34>)
 8003978:	4293      	cmp	r3, r2
 800397a:	d022      	beq.n	80039c2 <HAL_DMA_IRQHandler+0xdaa>
 800397c:	687b      	ldr	r3, [r7, #4]
 800397e:	681b      	ldr	r3, [r3, #0]
 8003980:	4a33      	ldr	r2, [pc, #204]	; (8003a50 <HAL_DMA_IRQHandler+0xe38>)
 8003982:	4293      	cmp	r3, r2
 8003984:	d01d      	beq.n	80039c2 <HAL_DMA_IRQHandler+0xdaa>
 8003986:	687b      	ldr	r3, [r7, #4]
 8003988:	681b      	ldr	r3, [r3, #0]
 800398a:	4a32      	ldr	r2, [pc, #200]	; (8003a54 <HAL_DMA_IRQHandler+0xe3c>)
 800398c:	4293      	cmp	r3, r2
 800398e:	d018      	beq.n	80039c2 <HAL_DMA_IRQHandler+0xdaa>
 8003990:	687b      	ldr	r3, [r7, #4]
 8003992:	681b      	ldr	r3, [r3, #0]
 8003994:	4a30      	ldr	r2, [pc, #192]	; (8003a58 <HAL_DMA_IRQHandler+0xe40>)
 8003996:	4293      	cmp	r3, r2
 8003998:	d013      	beq.n	80039c2 <HAL_DMA_IRQHandler+0xdaa>
 800399a:	687b      	ldr	r3, [r7, #4]
 800399c:	681b      	ldr	r3, [r3, #0]
 800399e:	4a2f      	ldr	r2, [pc, #188]	; (8003a5c <HAL_DMA_IRQHandler+0xe44>)
 80039a0:	4293      	cmp	r3, r2
 80039a2:	d00e      	beq.n	80039c2 <HAL_DMA_IRQHandler+0xdaa>
 80039a4:	687b      	ldr	r3, [r7, #4]
 80039a6:	681b      	ldr	r3, [r3, #0]
 80039a8:	4a2d      	ldr	r2, [pc, #180]	; (8003a60 <HAL_DMA_IRQHandler+0xe48>)
 80039aa:	4293      	cmp	r3, r2
 80039ac:	d009      	beq.n	80039c2 <HAL_DMA_IRQHandler+0xdaa>
 80039ae:	687b      	ldr	r3, [r7, #4]
 80039b0:	681b      	ldr	r3, [r3, #0]
 80039b2:	4a2c      	ldr	r2, [pc, #176]	; (8003a64 <HAL_DMA_IRQHandler+0xe4c>)
 80039b4:	4293      	cmp	r3, r2
 80039b6:	d004      	beq.n	80039c2 <HAL_DMA_IRQHandler+0xdaa>
 80039b8:	687b      	ldr	r3, [r7, #4]
 80039ba:	681b      	ldr	r3, [r3, #0]
 80039bc:	4a2a      	ldr	r2, [pc, #168]	; (8003a68 <HAL_DMA_IRQHandler+0xe50>)
 80039be:	4293      	cmp	r3, r2
 80039c0:	d108      	bne.n	80039d4 <HAL_DMA_IRQHandler+0xdbc>
 80039c2:	687b      	ldr	r3, [r7, #4]
 80039c4:	681b      	ldr	r3, [r3, #0]
 80039c6:	681a      	ldr	r2, [r3, #0]
 80039c8:	687b      	ldr	r3, [r7, #4]
 80039ca:	681b      	ldr	r3, [r3, #0]
 80039cc:	f022 021c 	bic.w	r2, r2, #28
 80039d0:	601a      	str	r2, [r3, #0]
 80039d2:	e007      	b.n	80039e4 <HAL_DMA_IRQHandler+0xdcc>
 80039d4:	687b      	ldr	r3, [r7, #4]
 80039d6:	681b      	ldr	r3, [r3, #0]
 80039d8:	681a      	ldr	r2, [r3, #0]
 80039da:	687b      	ldr	r3, [r7, #4]
 80039dc:	681b      	ldr	r3, [r3, #0]
 80039de:	f022 020e 	bic.w	r2, r2, #14
 80039e2:	601a      	str	r2, [r3, #0]

      /* Clear all flags */
      regs_bdma->IFCR = (BDMA_ISR_GIF0) << (hdma->StreamIndex & 0x1FU);
 80039e4:	687b      	ldr	r3, [r7, #4]
 80039e6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80039e8:	f003 031f 	and.w	r3, r3, #31
 80039ec:	2201      	movs	r2, #1
 80039ee:	409a      	lsls	r2, r3
 80039f0:	69fb      	ldr	r3, [r7, #28]
 80039f2:	605a      	str	r2, [r3, #4]

      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TE;
 80039f4:	687b      	ldr	r3, [r7, #4]
 80039f6:	2201      	movs	r2, #1
 80039f8:	655a      	str	r2, [r3, #84]	; 0x54

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 80039fa:	687b      	ldr	r3, [r7, #4]
 80039fc:	2200      	movs	r2, #0
 80039fe:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8003a02:	687b      	ldr	r3, [r7, #4]
 8003a04:	2201      	movs	r2, #1
 8003a06:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      if (hdma->XferErrorCallback != NULL)
 8003a0a:	687b      	ldr	r3, [r7, #4]
 8003a0c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003a0e:	2b00      	cmp	r3, #0
 8003a10:	d009      	beq.n	8003a26 <HAL_DMA_IRQHandler+0xe0e>
      {
        /* Transfer error callback */
        hdma->XferErrorCallback(hdma);
 8003a12:	687b      	ldr	r3, [r7, #4]
 8003a14:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003a16:	6878      	ldr	r0, [r7, #4]
 8003a18:	4798      	blx	r3
 8003a1a:	e004      	b.n	8003a26 <HAL_DMA_IRQHandler+0xe0e>
          return;
 8003a1c:	bf00      	nop
 8003a1e:	e002      	b.n	8003a26 <HAL_DMA_IRQHandler+0xe0e>
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8003a20:	bf00      	nop
 8003a22:	e000      	b.n	8003a26 <HAL_DMA_IRQHandler+0xe0e>
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8003a24:	bf00      	nop
  }
  else
  {
    /* Nothing To Do */
  }
}
 8003a26:	3728      	adds	r7, #40	; 0x28
 8003a28:	46bd      	mov	sp, r7
 8003a2a:	bd80      	pop	{r7, pc}
 8003a2c:	40020010 	.word	0x40020010
 8003a30:	40020028 	.word	0x40020028
 8003a34:	40020040 	.word	0x40020040
 8003a38:	40020058 	.word	0x40020058
 8003a3c:	40020070 	.word	0x40020070
 8003a40:	40020088 	.word	0x40020088
 8003a44:	400200a0 	.word	0x400200a0
 8003a48:	400200b8 	.word	0x400200b8
 8003a4c:	40020410 	.word	0x40020410
 8003a50:	40020428 	.word	0x40020428
 8003a54:	40020440 	.word	0x40020440
 8003a58:	40020458 	.word	0x40020458
 8003a5c:	40020470 	.word	0x40020470
 8003a60:	40020488 	.word	0x40020488
 8003a64:	400204a0 	.word	0x400204a0
 8003a68:	400204b8 	.word	0x400204b8

08003a6c <DMA_CalcBaseAndBitshift>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8003a6c:	b480      	push	{r7}
 8003a6e:	b085      	sub	sp, #20
 8003a70:	af00      	add	r7, sp, #0
 8003a72:	6078      	str	r0, [r7, #4]
  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8003a74:	687b      	ldr	r3, [r7, #4]
 8003a76:	681b      	ldr	r3, [r3, #0]
 8003a78:	4a42      	ldr	r2, [pc, #264]	; (8003b84 <DMA_CalcBaseAndBitshift+0x118>)
 8003a7a:	4293      	cmp	r3, r2
 8003a7c:	d04a      	beq.n	8003b14 <DMA_CalcBaseAndBitshift+0xa8>
 8003a7e:	687b      	ldr	r3, [r7, #4]
 8003a80:	681b      	ldr	r3, [r3, #0]
 8003a82:	4a41      	ldr	r2, [pc, #260]	; (8003b88 <DMA_CalcBaseAndBitshift+0x11c>)
 8003a84:	4293      	cmp	r3, r2
 8003a86:	d045      	beq.n	8003b14 <DMA_CalcBaseAndBitshift+0xa8>
 8003a88:	687b      	ldr	r3, [r7, #4]
 8003a8a:	681b      	ldr	r3, [r3, #0]
 8003a8c:	4a3f      	ldr	r2, [pc, #252]	; (8003b8c <DMA_CalcBaseAndBitshift+0x120>)
 8003a8e:	4293      	cmp	r3, r2
 8003a90:	d040      	beq.n	8003b14 <DMA_CalcBaseAndBitshift+0xa8>
 8003a92:	687b      	ldr	r3, [r7, #4]
 8003a94:	681b      	ldr	r3, [r3, #0]
 8003a96:	4a3e      	ldr	r2, [pc, #248]	; (8003b90 <DMA_CalcBaseAndBitshift+0x124>)
 8003a98:	4293      	cmp	r3, r2
 8003a9a:	d03b      	beq.n	8003b14 <DMA_CalcBaseAndBitshift+0xa8>
 8003a9c:	687b      	ldr	r3, [r7, #4]
 8003a9e:	681b      	ldr	r3, [r3, #0]
 8003aa0:	4a3c      	ldr	r2, [pc, #240]	; (8003b94 <DMA_CalcBaseAndBitshift+0x128>)
 8003aa2:	4293      	cmp	r3, r2
 8003aa4:	d036      	beq.n	8003b14 <DMA_CalcBaseAndBitshift+0xa8>
 8003aa6:	687b      	ldr	r3, [r7, #4]
 8003aa8:	681b      	ldr	r3, [r3, #0]
 8003aaa:	4a3b      	ldr	r2, [pc, #236]	; (8003b98 <DMA_CalcBaseAndBitshift+0x12c>)
 8003aac:	4293      	cmp	r3, r2
 8003aae:	d031      	beq.n	8003b14 <DMA_CalcBaseAndBitshift+0xa8>
 8003ab0:	687b      	ldr	r3, [r7, #4]
 8003ab2:	681b      	ldr	r3, [r3, #0]
 8003ab4:	4a39      	ldr	r2, [pc, #228]	; (8003b9c <DMA_CalcBaseAndBitshift+0x130>)
 8003ab6:	4293      	cmp	r3, r2
 8003ab8:	d02c      	beq.n	8003b14 <DMA_CalcBaseAndBitshift+0xa8>
 8003aba:	687b      	ldr	r3, [r7, #4]
 8003abc:	681b      	ldr	r3, [r3, #0]
 8003abe:	4a38      	ldr	r2, [pc, #224]	; (8003ba0 <DMA_CalcBaseAndBitshift+0x134>)
 8003ac0:	4293      	cmp	r3, r2
 8003ac2:	d027      	beq.n	8003b14 <DMA_CalcBaseAndBitshift+0xa8>
 8003ac4:	687b      	ldr	r3, [r7, #4]
 8003ac6:	681b      	ldr	r3, [r3, #0]
 8003ac8:	4a36      	ldr	r2, [pc, #216]	; (8003ba4 <DMA_CalcBaseAndBitshift+0x138>)
 8003aca:	4293      	cmp	r3, r2
 8003acc:	d022      	beq.n	8003b14 <DMA_CalcBaseAndBitshift+0xa8>
 8003ace:	687b      	ldr	r3, [r7, #4]
 8003ad0:	681b      	ldr	r3, [r3, #0]
 8003ad2:	4a35      	ldr	r2, [pc, #212]	; (8003ba8 <DMA_CalcBaseAndBitshift+0x13c>)
 8003ad4:	4293      	cmp	r3, r2
 8003ad6:	d01d      	beq.n	8003b14 <DMA_CalcBaseAndBitshift+0xa8>
 8003ad8:	687b      	ldr	r3, [r7, #4]
 8003ada:	681b      	ldr	r3, [r3, #0]
 8003adc:	4a33      	ldr	r2, [pc, #204]	; (8003bac <DMA_CalcBaseAndBitshift+0x140>)
 8003ade:	4293      	cmp	r3, r2
 8003ae0:	d018      	beq.n	8003b14 <DMA_CalcBaseAndBitshift+0xa8>
 8003ae2:	687b      	ldr	r3, [r7, #4]
 8003ae4:	681b      	ldr	r3, [r3, #0]
 8003ae6:	4a32      	ldr	r2, [pc, #200]	; (8003bb0 <DMA_CalcBaseAndBitshift+0x144>)
 8003ae8:	4293      	cmp	r3, r2
 8003aea:	d013      	beq.n	8003b14 <DMA_CalcBaseAndBitshift+0xa8>
 8003aec:	687b      	ldr	r3, [r7, #4]
 8003aee:	681b      	ldr	r3, [r3, #0]
 8003af0:	4a30      	ldr	r2, [pc, #192]	; (8003bb4 <DMA_CalcBaseAndBitshift+0x148>)
 8003af2:	4293      	cmp	r3, r2
 8003af4:	d00e      	beq.n	8003b14 <DMA_CalcBaseAndBitshift+0xa8>
 8003af6:	687b      	ldr	r3, [r7, #4]
 8003af8:	681b      	ldr	r3, [r3, #0]
 8003afa:	4a2f      	ldr	r2, [pc, #188]	; (8003bb8 <DMA_CalcBaseAndBitshift+0x14c>)
 8003afc:	4293      	cmp	r3, r2
 8003afe:	d009      	beq.n	8003b14 <DMA_CalcBaseAndBitshift+0xa8>
 8003b00:	687b      	ldr	r3, [r7, #4]
 8003b02:	681b      	ldr	r3, [r3, #0]
 8003b04:	4a2d      	ldr	r2, [pc, #180]	; (8003bbc <DMA_CalcBaseAndBitshift+0x150>)
 8003b06:	4293      	cmp	r3, r2
 8003b08:	d004      	beq.n	8003b14 <DMA_CalcBaseAndBitshift+0xa8>
 8003b0a:	687b      	ldr	r3, [r7, #4]
 8003b0c:	681b      	ldr	r3, [r3, #0]
 8003b0e:	4a2c      	ldr	r2, [pc, #176]	; (8003bc0 <DMA_CalcBaseAndBitshift+0x154>)
 8003b10:	4293      	cmp	r3, r2
 8003b12:	d101      	bne.n	8003b18 <DMA_CalcBaseAndBitshift+0xac>
 8003b14:	2301      	movs	r3, #1
 8003b16:	e000      	b.n	8003b1a <DMA_CalcBaseAndBitshift+0xae>
 8003b18:	2300      	movs	r3, #0
 8003b1a:	2b00      	cmp	r3, #0
 8003b1c:	d024      	beq.n	8003b68 <DMA_CalcBaseAndBitshift+0xfc>
  {
    uint32_t stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 8003b1e:	687b      	ldr	r3, [r7, #4]
 8003b20:	681b      	ldr	r3, [r3, #0]
 8003b22:	b2db      	uxtb	r3, r3
 8003b24:	3b10      	subs	r3, #16
 8003b26:	4a27      	ldr	r2, [pc, #156]	; (8003bc4 <DMA_CalcBaseAndBitshift+0x158>)
 8003b28:	fba2 2303 	umull	r2, r3, r2, r3
 8003b2c:	091b      	lsrs	r3, r3, #4
 8003b2e:	60fb      	str	r3, [r7, #12]

    /* lookup table for necessary bitshift of flags within status registers */
    static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
    hdma->StreamIndex = flagBitshiftOffset[stream_number & 0x7U];
 8003b30:	68fb      	ldr	r3, [r7, #12]
 8003b32:	f003 0307 	and.w	r3, r3, #7
 8003b36:	4a24      	ldr	r2, [pc, #144]	; (8003bc8 <DMA_CalcBaseAndBitshift+0x15c>)
 8003b38:	5cd3      	ldrb	r3, [r2, r3]
 8003b3a:	461a      	mov	r2, r3
 8003b3c:	687b      	ldr	r3, [r7, #4]
 8003b3e:	65da      	str	r2, [r3, #92]	; 0x5c

    if (stream_number > 3U)
 8003b40:	68fb      	ldr	r3, [r7, #12]
 8003b42:	2b03      	cmp	r3, #3
 8003b44:	d908      	bls.n	8003b58 <DMA_CalcBaseAndBitshift+0xec>
    {
      /* return pointer to HISR and HIFCR */
      hdma->StreamBaseAddress = (((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0x3FFU)) + 4U);
 8003b46:	687b      	ldr	r3, [r7, #4]
 8003b48:	681b      	ldr	r3, [r3, #0]
 8003b4a:	461a      	mov	r2, r3
 8003b4c:	4b1f      	ldr	r3, [pc, #124]	; (8003bcc <DMA_CalcBaseAndBitshift+0x160>)
 8003b4e:	4013      	ands	r3, r2
 8003b50:	1d1a      	adds	r2, r3, #4
 8003b52:	687b      	ldr	r3, [r7, #4]
 8003b54:	659a      	str	r2, [r3, #88]	; 0x58
 8003b56:	e00d      	b.n	8003b74 <DMA_CalcBaseAndBitshift+0x108>
    }
    else
    {
      /* return pointer to LISR and LIFCR */
      hdma->StreamBaseAddress = ((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0x3FFU));
 8003b58:	687b      	ldr	r3, [r7, #4]
 8003b5a:	681b      	ldr	r3, [r3, #0]
 8003b5c:	461a      	mov	r2, r3
 8003b5e:	4b1b      	ldr	r3, [pc, #108]	; (8003bcc <DMA_CalcBaseAndBitshift+0x160>)
 8003b60:	4013      	ands	r3, r2
 8003b62:	687a      	ldr	r2, [r7, #4]
 8003b64:	6593      	str	r3, [r2, #88]	; 0x58
 8003b66:	e005      	b.n	8003b74 <DMA_CalcBaseAndBitshift+0x108>
    }
  }
  else /* BDMA instance(s) */
  {
    /* return pointer to ISR and IFCR */
    hdma->StreamBaseAddress = ((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0xFFU));
 8003b68:	687b      	ldr	r3, [r7, #4]
 8003b6a:	681b      	ldr	r3, [r3, #0]
 8003b6c:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 8003b70:	687b      	ldr	r3, [r7, #4]
 8003b72:	659a      	str	r2, [r3, #88]	; 0x58
  }

  return hdma->StreamBaseAddress;
 8003b74:	687b      	ldr	r3, [r7, #4]
 8003b76:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 8003b78:	4618      	mov	r0, r3
 8003b7a:	3714      	adds	r7, #20
 8003b7c:	46bd      	mov	sp, r7
 8003b7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b82:	4770      	bx	lr
 8003b84:	40020010 	.word	0x40020010
 8003b88:	40020028 	.word	0x40020028
 8003b8c:	40020040 	.word	0x40020040
 8003b90:	40020058 	.word	0x40020058
 8003b94:	40020070 	.word	0x40020070
 8003b98:	40020088 	.word	0x40020088
 8003b9c:	400200a0 	.word	0x400200a0
 8003ba0:	400200b8 	.word	0x400200b8
 8003ba4:	40020410 	.word	0x40020410
 8003ba8:	40020428 	.word	0x40020428
 8003bac:	40020440 	.word	0x40020440
 8003bb0:	40020458 	.word	0x40020458
 8003bb4:	40020470 	.word	0x40020470
 8003bb8:	40020488 	.word	0x40020488
 8003bbc:	400204a0 	.word	0x400204a0
 8003bc0:	400204b8 	.word	0x400204b8
 8003bc4:	aaaaaaab 	.word	0xaaaaaaab
 8003bc8:	080110e0 	.word	0x080110e0
 8003bcc:	fffffc00 	.word	0xfffffc00

08003bd0 <DMA_CheckFifoParam>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8003bd0:	b480      	push	{r7}
 8003bd2:	b085      	sub	sp, #20
 8003bd4:	af00      	add	r7, sp, #0
 8003bd6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003bd8:	2300      	movs	r3, #0
 8003bda:	73fb      	strb	r3, [r7, #15]

  /* Memory Data size equal to Byte */
  if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8003bdc:	687b      	ldr	r3, [r7, #4]
 8003bde:	699b      	ldr	r3, [r3, #24]
 8003be0:	2b00      	cmp	r3, #0
 8003be2:	d120      	bne.n	8003c26 <DMA_CheckFifoParam+0x56>
  {
    switch (hdma->Init.FIFOThreshold)
 8003be4:	687b      	ldr	r3, [r7, #4]
 8003be6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003be8:	2b03      	cmp	r3, #3
 8003bea:	d858      	bhi.n	8003c9e <DMA_CheckFifoParam+0xce>
 8003bec:	a201      	add	r2, pc, #4	; (adr r2, 8003bf4 <DMA_CheckFifoParam+0x24>)
 8003bee:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003bf2:	bf00      	nop
 8003bf4:	08003c05 	.word	0x08003c05
 8003bf8:	08003c17 	.word	0x08003c17
 8003bfc:	08003c05 	.word	0x08003c05
 8003c00:	08003c9f 	.word	0x08003c9f
    {
      case DMA_FIFO_THRESHOLD_1QUARTERFULL:
      case DMA_FIFO_THRESHOLD_3QUARTERSFULL:

        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003c04:	687b      	ldr	r3, [r7, #4]
 8003c06:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003c08:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003c0c:	2b00      	cmp	r3, #0
 8003c0e:	d048      	beq.n	8003ca2 <DMA_CheckFifoParam+0xd2>
        {
          status = HAL_ERROR;
 8003c10:	2301      	movs	r3, #1
 8003c12:	73fb      	strb	r3, [r7, #15]
        }
        break;
 8003c14:	e045      	b.n	8003ca2 <DMA_CheckFifoParam+0xd2>

      case DMA_FIFO_THRESHOLD_HALFFULL:
        if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8003c16:	687b      	ldr	r3, [r7, #4]
 8003c18:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003c1a:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8003c1e:	d142      	bne.n	8003ca6 <DMA_CheckFifoParam+0xd6>
        {
          status = HAL_ERROR;
 8003c20:	2301      	movs	r3, #1
 8003c22:	73fb      	strb	r3, [r7, #15]
        }
        break;
 8003c24:	e03f      	b.n	8003ca6 <DMA_CheckFifoParam+0xd6>
        break;
    }
  }

  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8003c26:	687b      	ldr	r3, [r7, #4]
 8003c28:	699b      	ldr	r3, [r3, #24]
 8003c2a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003c2e:	d123      	bne.n	8003c78 <DMA_CheckFifoParam+0xa8>
  {
    switch (hdma->Init.FIFOThreshold)
 8003c30:	687b      	ldr	r3, [r7, #4]
 8003c32:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003c34:	2b03      	cmp	r3, #3
 8003c36:	d838      	bhi.n	8003caa <DMA_CheckFifoParam+0xda>
 8003c38:	a201      	add	r2, pc, #4	; (adr r2, 8003c40 <DMA_CheckFifoParam+0x70>)
 8003c3a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003c3e:	bf00      	nop
 8003c40:	08003c51 	.word	0x08003c51
 8003c44:	08003c57 	.word	0x08003c57
 8003c48:	08003c51 	.word	0x08003c51
 8003c4c:	08003c69 	.word	0x08003c69
    {
      case DMA_FIFO_THRESHOLD_1QUARTERFULL:
      case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
        status = HAL_ERROR;
 8003c50:	2301      	movs	r3, #1
 8003c52:	73fb      	strb	r3, [r7, #15]
        break;
 8003c54:	e030      	b.n	8003cb8 <DMA_CheckFifoParam+0xe8>

      case DMA_FIFO_THRESHOLD_HALFFULL:
        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003c56:	687b      	ldr	r3, [r7, #4]
 8003c58:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003c5a:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003c5e:	2b00      	cmp	r3, #0
 8003c60:	d025      	beq.n	8003cae <DMA_CheckFifoParam+0xde>
        {
          status = HAL_ERROR;
 8003c62:	2301      	movs	r3, #1
 8003c64:	73fb      	strb	r3, [r7, #15]
        }
        break;
 8003c66:	e022      	b.n	8003cae <DMA_CheckFifoParam+0xde>

      case DMA_FIFO_THRESHOLD_FULL:
        if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8003c68:	687b      	ldr	r3, [r7, #4]
 8003c6a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003c6c:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8003c70:	d11f      	bne.n	8003cb2 <DMA_CheckFifoParam+0xe2>
        {
          status = HAL_ERROR;
 8003c72:	2301      	movs	r3, #1
 8003c74:	73fb      	strb	r3, [r7, #15]
        }
        break;
 8003c76:	e01c      	b.n	8003cb2 <DMA_CheckFifoParam+0xe2>
  }

  /* Memory Data size equal to Word */
  else
  {
    switch (hdma->Init.FIFOThreshold)
 8003c78:	687b      	ldr	r3, [r7, #4]
 8003c7a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003c7c:	2b02      	cmp	r3, #2
 8003c7e:	d902      	bls.n	8003c86 <DMA_CheckFifoParam+0xb6>
 8003c80:	2b03      	cmp	r3, #3
 8003c82:	d003      	beq.n	8003c8c <DMA_CheckFifoParam+0xbc>
          status = HAL_ERROR;
        }
    break;

      default:
        break;
 8003c84:	e018      	b.n	8003cb8 <DMA_CheckFifoParam+0xe8>
        status = HAL_ERROR;
 8003c86:	2301      	movs	r3, #1
 8003c88:	73fb      	strb	r3, [r7, #15]
        break;
 8003c8a:	e015      	b.n	8003cb8 <DMA_CheckFifoParam+0xe8>
        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003c8c:	687b      	ldr	r3, [r7, #4]
 8003c8e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003c90:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003c94:	2b00      	cmp	r3, #0
 8003c96:	d00e      	beq.n	8003cb6 <DMA_CheckFifoParam+0xe6>
          status = HAL_ERROR;
 8003c98:	2301      	movs	r3, #1
 8003c9a:	73fb      	strb	r3, [r7, #15]
    break;
 8003c9c:	e00b      	b.n	8003cb6 <DMA_CheckFifoParam+0xe6>
        break;
 8003c9e:	bf00      	nop
 8003ca0:	e00a      	b.n	8003cb8 <DMA_CheckFifoParam+0xe8>
        break;
 8003ca2:	bf00      	nop
 8003ca4:	e008      	b.n	8003cb8 <DMA_CheckFifoParam+0xe8>
        break;
 8003ca6:	bf00      	nop
 8003ca8:	e006      	b.n	8003cb8 <DMA_CheckFifoParam+0xe8>
        break;
 8003caa:	bf00      	nop
 8003cac:	e004      	b.n	8003cb8 <DMA_CheckFifoParam+0xe8>
        break;
 8003cae:	bf00      	nop
 8003cb0:	e002      	b.n	8003cb8 <DMA_CheckFifoParam+0xe8>
        break;
 8003cb2:	bf00      	nop
 8003cb4:	e000      	b.n	8003cb8 <DMA_CheckFifoParam+0xe8>
    break;
 8003cb6:	bf00      	nop
    }
  }

  return status;
 8003cb8:	7bfb      	ldrb	r3, [r7, #15]
}
 8003cba:	4618      	mov	r0, r3
 8003cbc:	3714      	adds	r7, #20
 8003cbe:	46bd      	mov	sp, r7
 8003cc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cc4:	4770      	bx	lr
 8003cc6:	bf00      	nop

08003cc8 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8003cc8:	b480      	push	{r7}
 8003cca:	b085      	sub	sp, #20
 8003ccc:	af00      	add	r7, sp, #0
 8003cce:	6078      	str	r0, [r7, #4]
  uint32_t stream_number;
  uint32_t stream_baseaddress = (uint32_t)((uint32_t*)hdma->Instance);
 8003cd0:	687b      	ldr	r3, [r7, #4]
 8003cd2:	681b      	ldr	r3, [r3, #0]
 8003cd4:	60bb      	str	r3, [r7, #8]

  if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 8003cd6:	687b      	ldr	r3, [r7, #4]
 8003cd8:	681b      	ldr	r3, [r3, #0]
 8003cda:	4a38      	ldr	r2, [pc, #224]	; (8003dbc <DMA_CalcDMAMUXChannelBaseAndMask+0xf4>)
 8003cdc:	4293      	cmp	r3, r2
 8003cde:	d022      	beq.n	8003d26 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8003ce0:	687b      	ldr	r3, [r7, #4]
 8003ce2:	681b      	ldr	r3, [r3, #0]
 8003ce4:	4a36      	ldr	r2, [pc, #216]	; (8003dc0 <DMA_CalcDMAMUXChannelBaseAndMask+0xf8>)
 8003ce6:	4293      	cmp	r3, r2
 8003ce8:	d01d      	beq.n	8003d26 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8003cea:	687b      	ldr	r3, [r7, #4]
 8003cec:	681b      	ldr	r3, [r3, #0]
 8003cee:	4a35      	ldr	r2, [pc, #212]	; (8003dc4 <DMA_CalcDMAMUXChannelBaseAndMask+0xfc>)
 8003cf0:	4293      	cmp	r3, r2
 8003cf2:	d018      	beq.n	8003d26 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8003cf4:	687b      	ldr	r3, [r7, #4]
 8003cf6:	681b      	ldr	r3, [r3, #0]
 8003cf8:	4a33      	ldr	r2, [pc, #204]	; (8003dc8 <DMA_CalcDMAMUXChannelBaseAndMask+0x100>)
 8003cfa:	4293      	cmp	r3, r2
 8003cfc:	d013      	beq.n	8003d26 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8003cfe:	687b      	ldr	r3, [r7, #4]
 8003d00:	681b      	ldr	r3, [r3, #0]
 8003d02:	4a32      	ldr	r2, [pc, #200]	; (8003dcc <DMA_CalcDMAMUXChannelBaseAndMask+0x104>)
 8003d04:	4293      	cmp	r3, r2
 8003d06:	d00e      	beq.n	8003d26 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8003d08:	687b      	ldr	r3, [r7, #4]
 8003d0a:	681b      	ldr	r3, [r3, #0]
 8003d0c:	4a30      	ldr	r2, [pc, #192]	; (8003dd0 <DMA_CalcDMAMUXChannelBaseAndMask+0x108>)
 8003d0e:	4293      	cmp	r3, r2
 8003d10:	d009      	beq.n	8003d26 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8003d12:	687b      	ldr	r3, [r7, #4]
 8003d14:	681b      	ldr	r3, [r3, #0]
 8003d16:	4a2f      	ldr	r2, [pc, #188]	; (8003dd4 <DMA_CalcDMAMUXChannelBaseAndMask+0x10c>)
 8003d18:	4293      	cmp	r3, r2
 8003d1a:	d004      	beq.n	8003d26 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8003d1c:	687b      	ldr	r3, [r7, #4]
 8003d1e:	681b      	ldr	r3, [r3, #0]
 8003d20:	4a2d      	ldr	r2, [pc, #180]	; (8003dd8 <DMA_CalcDMAMUXChannelBaseAndMask+0x110>)
 8003d22:	4293      	cmp	r3, r2
 8003d24:	d101      	bne.n	8003d2a <DMA_CalcDMAMUXChannelBaseAndMask+0x62>
 8003d26:	2301      	movs	r3, #1
 8003d28:	e000      	b.n	8003d2c <DMA_CalcDMAMUXChannelBaseAndMask+0x64>
 8003d2a:	2300      	movs	r3, #0
 8003d2c:	2b00      	cmp	r3, #0
 8003d2e:	d01a      	beq.n	8003d66 <DMA_CalcDMAMUXChannelBaseAndMask+0x9e>
  {
    /* BDMA Channels are connected to DMAMUX2 channels */
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 8U) / 20U;
 8003d30:	687b      	ldr	r3, [r7, #4]
 8003d32:	681b      	ldr	r3, [r3, #0]
 8003d34:	b2db      	uxtb	r3, r3
 8003d36:	3b08      	subs	r3, #8
 8003d38:	4a28      	ldr	r2, [pc, #160]	; (8003ddc <DMA_CalcDMAMUXChannelBaseAndMask+0x114>)
 8003d3a:	fba2 2303 	umull	r2, r3, r2, r3
 8003d3e:	091b      	lsrs	r3, r3, #4
 8003d40:	60fb      	str	r3, [r7, #12]
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_Channel0) + (stream_number * 4U)));
 8003d42:	68fa      	ldr	r2, [r7, #12]
 8003d44:	4b26      	ldr	r3, [pc, #152]	; (8003de0 <DMA_CalcDMAMUXChannelBaseAndMask+0x118>)
 8003d46:	4413      	add	r3, r2
 8003d48:	009b      	lsls	r3, r3, #2
 8003d4a:	461a      	mov	r2, r3
 8003d4c:	687b      	ldr	r3, [r7, #4]
 8003d4e:	661a      	str	r2, [r3, #96]	; 0x60
    hdma->DMAmuxChannelStatus = DMAMUX2_ChannelStatus;
 8003d50:	687b      	ldr	r3, [r7, #4]
 8003d52:	4a24      	ldr	r2, [pc, #144]	; (8003de4 <DMA_CalcDMAMUXChannelBaseAndMask+0x11c>)
 8003d54:	665a      	str	r2, [r3, #100]	; 0x64
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 8003d56:	68fb      	ldr	r3, [r7, #12]
 8003d58:	f003 031f 	and.w	r3, r3, #31
 8003d5c:	2201      	movs	r2, #1
 8003d5e:	409a      	lsls	r2, r3
 8003d60:	687b      	ldr	r3, [r7, #4]
 8003d62:	669a      	str	r2, [r3, #104]	; 0x68
    }
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_Channel0) + (stream_number * 4U)));
    hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
  }
}
 8003d64:	e024      	b.n	8003db0 <DMA_CalcDMAMUXChannelBaseAndMask+0xe8>
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 8003d66:	687b      	ldr	r3, [r7, #4]
 8003d68:	681b      	ldr	r3, [r3, #0]
 8003d6a:	b2db      	uxtb	r3, r3
 8003d6c:	3b10      	subs	r3, #16
 8003d6e:	4a1e      	ldr	r2, [pc, #120]	; (8003de8 <DMA_CalcDMAMUXChannelBaseAndMask+0x120>)
 8003d70:	fba2 2303 	umull	r2, r3, r2, r3
 8003d74:	091b      	lsrs	r3, r3, #4
 8003d76:	60fb      	str	r3, [r7, #12]
    if((stream_baseaddress <= ((uint32_t)DMA2_Stream7) ) && \
 8003d78:	68bb      	ldr	r3, [r7, #8]
 8003d7a:	4a1c      	ldr	r2, [pc, #112]	; (8003dec <DMA_CalcDMAMUXChannelBaseAndMask+0x124>)
 8003d7c:	4293      	cmp	r3, r2
 8003d7e:	d806      	bhi.n	8003d8e <DMA_CalcDMAMUXChannelBaseAndMask+0xc6>
 8003d80:	68bb      	ldr	r3, [r7, #8]
 8003d82:	4a1b      	ldr	r2, [pc, #108]	; (8003df0 <DMA_CalcDMAMUXChannelBaseAndMask+0x128>)
 8003d84:	4293      	cmp	r3, r2
 8003d86:	d902      	bls.n	8003d8e <DMA_CalcDMAMUXChannelBaseAndMask+0xc6>
      stream_number += 8U;
 8003d88:	68fb      	ldr	r3, [r7, #12]
 8003d8a:	3308      	adds	r3, #8
 8003d8c:	60fb      	str	r3, [r7, #12]
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_Channel0) + (stream_number * 4U)));
 8003d8e:	68fa      	ldr	r2, [r7, #12]
 8003d90:	4b18      	ldr	r3, [pc, #96]	; (8003df4 <DMA_CalcDMAMUXChannelBaseAndMask+0x12c>)
 8003d92:	4413      	add	r3, r2
 8003d94:	009b      	lsls	r3, r3, #2
 8003d96:	461a      	mov	r2, r3
 8003d98:	687b      	ldr	r3, [r7, #4]
 8003d9a:	661a      	str	r2, [r3, #96]	; 0x60
    hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 8003d9c:	687b      	ldr	r3, [r7, #4]
 8003d9e:	4a16      	ldr	r2, [pc, #88]	; (8003df8 <DMA_CalcDMAMUXChannelBaseAndMask+0x130>)
 8003da0:	665a      	str	r2, [r3, #100]	; 0x64
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 8003da2:	68fb      	ldr	r3, [r7, #12]
 8003da4:	f003 031f 	and.w	r3, r3, #31
 8003da8:	2201      	movs	r2, #1
 8003daa:	409a      	lsls	r2, r3
 8003dac:	687b      	ldr	r3, [r7, #4]
 8003dae:	669a      	str	r2, [r3, #104]	; 0x68
}
 8003db0:	bf00      	nop
 8003db2:	3714      	adds	r7, #20
 8003db4:	46bd      	mov	sp, r7
 8003db6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003dba:	4770      	bx	lr
 8003dbc:	58025408 	.word	0x58025408
 8003dc0:	5802541c 	.word	0x5802541c
 8003dc4:	58025430 	.word	0x58025430
 8003dc8:	58025444 	.word	0x58025444
 8003dcc:	58025458 	.word	0x58025458
 8003dd0:	5802546c 	.word	0x5802546c
 8003dd4:	58025480 	.word	0x58025480
 8003dd8:	58025494 	.word	0x58025494
 8003ddc:	cccccccd 	.word	0xcccccccd
 8003de0:	16009600 	.word	0x16009600
 8003de4:	58025880 	.word	0x58025880
 8003de8:	aaaaaaab 	.word	0xaaaaaaab
 8003dec:	400204b8 	.word	0x400204b8
 8003df0:	4002040f 	.word	0x4002040f
 8003df4:	10008200 	.word	0x10008200
 8003df8:	40020880 	.word	0x40020880

08003dfc <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8003dfc:	b480      	push	{r7}
 8003dfe:	b085      	sub	sp, #20
 8003e00:	af00      	add	r7, sp, #0
 8003e02:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 8003e04:	687b      	ldr	r3, [r7, #4]
 8003e06:	685b      	ldr	r3, [r3, #4]
 8003e08:	b2db      	uxtb	r3, r3
 8003e0a:	60fb      	str	r3, [r7, #12]

  if((request >= DMA_REQUEST_GENERATOR0) && (request <= DMA_REQUEST_GENERATOR7))
 8003e0c:	68fb      	ldr	r3, [r7, #12]
 8003e0e:	2b00      	cmp	r3, #0
 8003e10:	d04a      	beq.n	8003ea8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xac>
 8003e12:	68fb      	ldr	r3, [r7, #12]
 8003e14:	2b08      	cmp	r3, #8
 8003e16:	d847      	bhi.n	8003ea8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xac>
  {
    if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 8003e18:	687b      	ldr	r3, [r7, #4]
 8003e1a:	681b      	ldr	r3, [r3, #0]
 8003e1c:	4a25      	ldr	r2, [pc, #148]	; (8003eb4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xb8>)
 8003e1e:	4293      	cmp	r3, r2
 8003e20:	d022      	beq.n	8003e68 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8003e22:	687b      	ldr	r3, [r7, #4]
 8003e24:	681b      	ldr	r3, [r3, #0]
 8003e26:	4a24      	ldr	r2, [pc, #144]	; (8003eb8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xbc>)
 8003e28:	4293      	cmp	r3, r2
 8003e2a:	d01d      	beq.n	8003e68 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8003e2c:	687b      	ldr	r3, [r7, #4]
 8003e2e:	681b      	ldr	r3, [r3, #0]
 8003e30:	4a22      	ldr	r2, [pc, #136]	; (8003ebc <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc0>)
 8003e32:	4293      	cmp	r3, r2
 8003e34:	d018      	beq.n	8003e68 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8003e36:	687b      	ldr	r3, [r7, #4]
 8003e38:	681b      	ldr	r3, [r3, #0]
 8003e3a:	4a21      	ldr	r2, [pc, #132]	; (8003ec0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc4>)
 8003e3c:	4293      	cmp	r3, r2
 8003e3e:	d013      	beq.n	8003e68 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8003e40:	687b      	ldr	r3, [r7, #4]
 8003e42:	681b      	ldr	r3, [r3, #0]
 8003e44:	4a1f      	ldr	r2, [pc, #124]	; (8003ec4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc8>)
 8003e46:	4293      	cmp	r3, r2
 8003e48:	d00e      	beq.n	8003e68 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8003e4a:	687b      	ldr	r3, [r7, #4]
 8003e4c:	681b      	ldr	r3, [r3, #0]
 8003e4e:	4a1e      	ldr	r2, [pc, #120]	; (8003ec8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xcc>)
 8003e50:	4293      	cmp	r3, r2
 8003e52:	d009      	beq.n	8003e68 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8003e54:	687b      	ldr	r3, [r7, #4]
 8003e56:	681b      	ldr	r3, [r3, #0]
 8003e58:	4a1c      	ldr	r2, [pc, #112]	; (8003ecc <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd0>)
 8003e5a:	4293      	cmp	r3, r2
 8003e5c:	d004      	beq.n	8003e68 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8003e5e:	687b      	ldr	r3, [r7, #4]
 8003e60:	681b      	ldr	r3, [r3, #0]
 8003e62:	4a1b      	ldr	r2, [pc, #108]	; (8003ed0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd4>)
 8003e64:	4293      	cmp	r3, r2
 8003e66:	d101      	bne.n	8003e6c <DMA_CalcDMAMUXRequestGenBaseAndMask+0x70>
 8003e68:	2301      	movs	r3, #1
 8003e6a:	e000      	b.n	8003e6e <DMA_CalcDMAMUXRequestGenBaseAndMask+0x72>
 8003e6c:	2300      	movs	r3, #0
 8003e6e:	2b00      	cmp	r3, #0
 8003e70:	d00a      	beq.n	8003e88 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x8c>
    {
      /* BDMA Channels are connected to DMAMUX2 request generator blocks */
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_RequestGenerator0) + ((request - 1U) * 4U)));
 8003e72:	68fa      	ldr	r2, [r7, #12]
 8003e74:	4b17      	ldr	r3, [pc, #92]	; (8003ed4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd8>)
 8003e76:	4413      	add	r3, r2
 8003e78:	009b      	lsls	r3, r3, #2
 8003e7a:	461a      	mov	r2, r3
 8003e7c:	687b      	ldr	r3, [r7, #4]
 8003e7e:	66da      	str	r2, [r3, #108]	; 0x6c

      hdma->DMAmuxRequestGenStatus = DMAMUX2_RequestGenStatus;
 8003e80:	687b      	ldr	r3, [r7, #4]
 8003e82:	4a15      	ldr	r2, [pc, #84]	; (8003ed8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xdc>)
 8003e84:	671a      	str	r2, [r3, #112]	; 0x70
 8003e86:	e009      	b.n	8003e9c <DMA_CalcDMAMUXRequestGenBaseAndMask+0xa0>
    }
    else
    {
      /* DMA1 and DMA2 Streams use DMAMUX1 request generator blocks */
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8003e88:	68fa      	ldr	r2, [r7, #12]
 8003e8a:	4b14      	ldr	r3, [pc, #80]	; (8003edc <DMA_CalcDMAMUXRequestGenBaseAndMask+0xe0>)
 8003e8c:	4413      	add	r3, r2
 8003e8e:	009b      	lsls	r3, r3, #2
 8003e90:	461a      	mov	r2, r3
 8003e92:	687b      	ldr	r3, [r7, #4]
 8003e94:	66da      	str	r2, [r3, #108]	; 0x6c

      hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 8003e96:	687b      	ldr	r3, [r7, #4]
 8003e98:	4a11      	ldr	r2, [pc, #68]	; (8003ee0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xe4>)
 8003e9a:	671a      	str	r2, [r3, #112]	; 0x70
    }

    hdma->DMAmuxRequestGenStatusMask = 1UL << (request - 1U);
 8003e9c:	68fb      	ldr	r3, [r7, #12]
 8003e9e:	3b01      	subs	r3, #1
 8003ea0:	2201      	movs	r2, #1
 8003ea2:	409a      	lsls	r2, r3
 8003ea4:	687b      	ldr	r3, [r7, #4]
 8003ea6:	675a      	str	r2, [r3, #116]	; 0x74
  }
}
 8003ea8:	bf00      	nop
 8003eaa:	3714      	adds	r7, #20
 8003eac:	46bd      	mov	sp, r7
 8003eae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003eb2:	4770      	bx	lr
 8003eb4:	58025408 	.word	0x58025408
 8003eb8:	5802541c 	.word	0x5802541c
 8003ebc:	58025430 	.word	0x58025430
 8003ec0:	58025444 	.word	0x58025444
 8003ec4:	58025458 	.word	0x58025458
 8003ec8:	5802546c 	.word	0x5802546c
 8003ecc:	58025480 	.word	0x58025480
 8003ed0:	58025494 	.word	0x58025494
 8003ed4:	1600963f 	.word	0x1600963f
 8003ed8:	58025940 	.word	0x58025940
 8003edc:	1000823f 	.word	0x1000823f
 8003ee0:	40020940 	.word	0x40020940

08003ee4 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003ee4:	b580      	push	{r7, lr}
 8003ee6:	b088      	sub	sp, #32
 8003ee8:	af00      	add	r7, sp, #0
 8003eea:	6078      	str	r0, [r7, #4]
 8003eec:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8003eee:	2300      	movs	r3, #0
 8003ef0:	61fb      	str	r3, [r7, #28]
  EXTI_Core_TypeDef *EXTI_CurrentCPU;

#if defined(DUAL_CORE) && defined(CORE_CM4)
  EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */
#else
  EXTI_CurrentCPU = EXTI_D1; /* EXTI for CM7 CPU */
 8003ef2:	4b47      	ldr	r3, [pc, #284]	; (8004010 <HAL_GPIO_Init+0x12c>)
 8003ef4:	617b      	str	r3, [r7, #20]
#endif

  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
 8003ef6:	687b      	ldr	r3, [r7, #4]
 8003ef8:	4a46      	ldr	r2, [pc, #280]	; (8004014 <HAL_GPIO_Init+0x130>)
 8003efa:	4293      	cmp	r3, r2
 8003efc:	d02b      	beq.n	8003f56 <HAL_GPIO_Init+0x72>
 8003efe:	687b      	ldr	r3, [r7, #4]
 8003f00:	4a45      	ldr	r2, [pc, #276]	; (8004018 <HAL_GPIO_Init+0x134>)
 8003f02:	4293      	cmp	r3, r2
 8003f04:	d027      	beq.n	8003f56 <HAL_GPIO_Init+0x72>
 8003f06:	687b      	ldr	r3, [r7, #4]
 8003f08:	4a44      	ldr	r2, [pc, #272]	; (800401c <HAL_GPIO_Init+0x138>)
 8003f0a:	4293      	cmp	r3, r2
 8003f0c:	d023      	beq.n	8003f56 <HAL_GPIO_Init+0x72>
 8003f0e:	687b      	ldr	r3, [r7, #4]
 8003f10:	4a43      	ldr	r2, [pc, #268]	; (8004020 <HAL_GPIO_Init+0x13c>)
 8003f12:	4293      	cmp	r3, r2
 8003f14:	d01f      	beq.n	8003f56 <HAL_GPIO_Init+0x72>
 8003f16:	687b      	ldr	r3, [r7, #4]
 8003f18:	4a42      	ldr	r2, [pc, #264]	; (8004024 <HAL_GPIO_Init+0x140>)
 8003f1a:	4293      	cmp	r3, r2
 8003f1c:	d01b      	beq.n	8003f56 <HAL_GPIO_Init+0x72>
 8003f1e:	687b      	ldr	r3, [r7, #4]
 8003f20:	4a41      	ldr	r2, [pc, #260]	; (8004028 <HAL_GPIO_Init+0x144>)
 8003f22:	4293      	cmp	r3, r2
 8003f24:	d017      	beq.n	8003f56 <HAL_GPIO_Init+0x72>
 8003f26:	687b      	ldr	r3, [r7, #4]
 8003f28:	4a40      	ldr	r2, [pc, #256]	; (800402c <HAL_GPIO_Init+0x148>)
 8003f2a:	4293      	cmp	r3, r2
 8003f2c:	d013      	beq.n	8003f56 <HAL_GPIO_Init+0x72>
 8003f2e:	687b      	ldr	r3, [r7, #4]
 8003f30:	4a3f      	ldr	r2, [pc, #252]	; (8004030 <HAL_GPIO_Init+0x14c>)
 8003f32:	4293      	cmp	r3, r2
 8003f34:	d00f      	beq.n	8003f56 <HAL_GPIO_Init+0x72>
 8003f36:	687b      	ldr	r3, [r7, #4]
 8003f38:	4a3e      	ldr	r2, [pc, #248]	; (8004034 <HAL_GPIO_Init+0x150>)
 8003f3a:	4293      	cmp	r3, r2
 8003f3c:	d00b      	beq.n	8003f56 <HAL_GPIO_Init+0x72>
 8003f3e:	687b      	ldr	r3, [r7, #4]
 8003f40:	4a3d      	ldr	r2, [pc, #244]	; (8004038 <HAL_GPIO_Init+0x154>)
 8003f42:	4293      	cmp	r3, r2
 8003f44:	d007      	beq.n	8003f56 <HAL_GPIO_Init+0x72>
 8003f46:	687b      	ldr	r3, [r7, #4]
 8003f48:	4a3c      	ldr	r2, [pc, #240]	; (800403c <HAL_GPIO_Init+0x158>)
 8003f4a:	4293      	cmp	r3, r2
 8003f4c:	d003      	beq.n	8003f56 <HAL_GPIO_Init+0x72>
 8003f4e:	21bb      	movs	r1, #187	; 0xbb
 8003f50:	483b      	ldr	r0, [pc, #236]	; (8004040 <HAL_GPIO_Init+0x15c>)
 8003f52:	f7fd f8e9 	bl	8001128 <assert_failed>
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
 8003f56:	683b      	ldr	r3, [r7, #0]
 8003f58:	681b      	ldr	r3, [r3, #0]
 8003f5a:	b29b      	uxth	r3, r3
 8003f5c:	2b00      	cmp	r3, #0
 8003f5e:	d005      	beq.n	8003f6c <HAL_GPIO_Init+0x88>
 8003f60:	683b      	ldr	r3, [r7, #0]
 8003f62:	681a      	ldr	r2, [r3, #0]
 8003f64:	4b37      	ldr	r3, [pc, #220]	; (8004044 <HAL_GPIO_Init+0x160>)
 8003f66:	4013      	ands	r3, r2
 8003f68:	2b00      	cmp	r3, #0
 8003f6a:	d003      	beq.n	8003f74 <HAL_GPIO_Init+0x90>
 8003f6c:	21bc      	movs	r1, #188	; 0xbc
 8003f6e:	4834      	ldr	r0, [pc, #208]	; (8004040 <HAL_GPIO_Init+0x15c>)
 8003f70:	f7fd f8da 	bl	8001128 <assert_failed>
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
 8003f74:	683b      	ldr	r3, [r7, #0]
 8003f76:	685b      	ldr	r3, [r3, #4]
 8003f78:	2b00      	cmp	r3, #0
 8003f7a:	d035      	beq.n	8003fe8 <HAL_GPIO_Init+0x104>
 8003f7c:	683b      	ldr	r3, [r7, #0]
 8003f7e:	685b      	ldr	r3, [r3, #4]
 8003f80:	2b01      	cmp	r3, #1
 8003f82:	d031      	beq.n	8003fe8 <HAL_GPIO_Init+0x104>
 8003f84:	683b      	ldr	r3, [r7, #0]
 8003f86:	685b      	ldr	r3, [r3, #4]
 8003f88:	2b11      	cmp	r3, #17
 8003f8a:	d02d      	beq.n	8003fe8 <HAL_GPIO_Init+0x104>
 8003f8c:	683b      	ldr	r3, [r7, #0]
 8003f8e:	685b      	ldr	r3, [r3, #4]
 8003f90:	2b02      	cmp	r3, #2
 8003f92:	d029      	beq.n	8003fe8 <HAL_GPIO_Init+0x104>
 8003f94:	683b      	ldr	r3, [r7, #0]
 8003f96:	685b      	ldr	r3, [r3, #4]
 8003f98:	2b12      	cmp	r3, #18
 8003f9a:	d025      	beq.n	8003fe8 <HAL_GPIO_Init+0x104>
 8003f9c:	683b      	ldr	r3, [r7, #0]
 8003f9e:	685b      	ldr	r3, [r3, #4]
 8003fa0:	4a29      	ldr	r2, [pc, #164]	; (8004048 <HAL_GPIO_Init+0x164>)
 8003fa2:	4293      	cmp	r3, r2
 8003fa4:	d020      	beq.n	8003fe8 <HAL_GPIO_Init+0x104>
 8003fa6:	683b      	ldr	r3, [r7, #0]
 8003fa8:	685b      	ldr	r3, [r3, #4]
 8003faa:	4a28      	ldr	r2, [pc, #160]	; (800404c <HAL_GPIO_Init+0x168>)
 8003fac:	4293      	cmp	r3, r2
 8003fae:	d01b      	beq.n	8003fe8 <HAL_GPIO_Init+0x104>
 8003fb0:	683b      	ldr	r3, [r7, #0]
 8003fb2:	685b      	ldr	r3, [r3, #4]
 8003fb4:	4a26      	ldr	r2, [pc, #152]	; (8004050 <HAL_GPIO_Init+0x16c>)
 8003fb6:	4293      	cmp	r3, r2
 8003fb8:	d016      	beq.n	8003fe8 <HAL_GPIO_Init+0x104>
 8003fba:	683b      	ldr	r3, [r7, #0]
 8003fbc:	685b      	ldr	r3, [r3, #4]
 8003fbe:	4a25      	ldr	r2, [pc, #148]	; (8004054 <HAL_GPIO_Init+0x170>)
 8003fc0:	4293      	cmp	r3, r2
 8003fc2:	d011      	beq.n	8003fe8 <HAL_GPIO_Init+0x104>
 8003fc4:	683b      	ldr	r3, [r7, #0]
 8003fc6:	685b      	ldr	r3, [r3, #4]
 8003fc8:	4a23      	ldr	r2, [pc, #140]	; (8004058 <HAL_GPIO_Init+0x174>)
 8003fca:	4293      	cmp	r3, r2
 8003fcc:	d00c      	beq.n	8003fe8 <HAL_GPIO_Init+0x104>
 8003fce:	683b      	ldr	r3, [r7, #0]
 8003fd0:	685b      	ldr	r3, [r3, #4]
 8003fd2:	4a22      	ldr	r2, [pc, #136]	; (800405c <HAL_GPIO_Init+0x178>)
 8003fd4:	4293      	cmp	r3, r2
 8003fd6:	d007      	beq.n	8003fe8 <HAL_GPIO_Init+0x104>
 8003fd8:	683b      	ldr	r3, [r7, #0]
 8003fda:	685b      	ldr	r3, [r3, #4]
 8003fdc:	2b03      	cmp	r3, #3
 8003fde:	d003      	beq.n	8003fe8 <HAL_GPIO_Init+0x104>
 8003fe0:	21bd      	movs	r1, #189	; 0xbd
 8003fe2:	4817      	ldr	r0, [pc, #92]	; (8004040 <HAL_GPIO_Init+0x15c>)
 8003fe4:	f7fd f8a0 	bl	8001128 <assert_failed>
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
 8003fe8:	683b      	ldr	r3, [r7, #0]
 8003fea:	689b      	ldr	r3, [r3, #8]
 8003fec:	2b00      	cmp	r3, #0
 8003fee:	f000 821a 	beq.w	8004426 <HAL_GPIO_Init+0x542>
 8003ff2:	683b      	ldr	r3, [r7, #0]
 8003ff4:	689b      	ldr	r3, [r3, #8]
 8003ff6:	2b01      	cmp	r3, #1
 8003ff8:	f000 8215 	beq.w	8004426 <HAL_GPIO_Init+0x542>
 8003ffc:	683b      	ldr	r3, [r7, #0]
 8003ffe:	689b      	ldr	r3, [r3, #8]
 8004000:	2b02      	cmp	r3, #2
 8004002:	f000 8210 	beq.w	8004426 <HAL_GPIO_Init+0x542>
 8004006:	21be      	movs	r1, #190	; 0xbe
 8004008:	480d      	ldr	r0, [pc, #52]	; (8004040 <HAL_GPIO_Init+0x15c>)
 800400a:	f7fd f88d 	bl	8001128 <assert_failed>

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 800400e:	e20a      	b.n	8004426 <HAL_GPIO_Init+0x542>
 8004010:	58000080 	.word	0x58000080
 8004014:	58020000 	.word	0x58020000
 8004018:	58020400 	.word	0x58020400
 800401c:	58020800 	.word	0x58020800
 8004020:	58020c00 	.word	0x58020c00
 8004024:	58021000 	.word	0x58021000
 8004028:	58021400 	.word	0x58021400
 800402c:	58021800 	.word	0x58021800
 8004030:	58021c00 	.word	0x58021c00
 8004034:	58022000 	.word	0x58022000
 8004038:	58022400 	.word	0x58022400
 800403c:	58022800 	.word	0x58022800
 8004040:	08010adc 	.word	0x08010adc
 8004044:	ffff0000 	.word	0xffff0000
 8004048:	11110000 	.word	0x11110000
 800404c:	11210000 	.word	0x11210000
 8004050:	11310000 	.word	0x11310000
 8004054:	11120000 	.word	0x11120000
 8004058:	11220000 	.word	0x11220000
 800405c:	11320000 	.word	0x11320000
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8004060:	683b      	ldr	r3, [r7, #0]
 8004062:	681a      	ldr	r2, [r3, #0]
 8004064:	2101      	movs	r1, #1
 8004066:	69fb      	ldr	r3, [r7, #28]
 8004068:	fa01 f303 	lsl.w	r3, r1, r3
 800406c:	4013      	ands	r3, r2
 800406e:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00U)
 8004070:	693b      	ldr	r3, [r7, #16]
 8004072:	2b00      	cmp	r3, #0
 8004074:	f000 81d4 	beq.w	8004420 <HAL_GPIO_Init+0x53c>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8004078:	683b      	ldr	r3, [r7, #0]
 800407a:	685b      	ldr	r3, [r3, #4]
 800407c:	2b02      	cmp	r3, #2
 800407e:	d003      	beq.n	8004088 <HAL_GPIO_Init+0x1a4>
 8004080:	683b      	ldr	r3, [r7, #0]
 8004082:	685b      	ldr	r3, [r3, #4]
 8004084:	2b12      	cmp	r3, #18
 8004086:	d15b      	bne.n	8004140 <HAL_GPIO_Init+0x25c>
      {
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
 8004088:	687b      	ldr	r3, [r7, #4]
 800408a:	4aa2      	ldr	r2, [pc, #648]	; (8004314 <HAL_GPIO_Init+0x430>)
 800408c:	4293      	cmp	r3, r2
 800408e:	d02b      	beq.n	80040e8 <HAL_GPIO_Init+0x204>
 8004090:	687b      	ldr	r3, [r7, #4]
 8004092:	4aa1      	ldr	r2, [pc, #644]	; (8004318 <HAL_GPIO_Init+0x434>)
 8004094:	4293      	cmp	r3, r2
 8004096:	d027      	beq.n	80040e8 <HAL_GPIO_Init+0x204>
 8004098:	687b      	ldr	r3, [r7, #4]
 800409a:	4aa0      	ldr	r2, [pc, #640]	; (800431c <HAL_GPIO_Init+0x438>)
 800409c:	4293      	cmp	r3, r2
 800409e:	d023      	beq.n	80040e8 <HAL_GPIO_Init+0x204>
 80040a0:	687b      	ldr	r3, [r7, #4]
 80040a2:	4a9f      	ldr	r2, [pc, #636]	; (8004320 <HAL_GPIO_Init+0x43c>)
 80040a4:	4293      	cmp	r3, r2
 80040a6:	d01f      	beq.n	80040e8 <HAL_GPIO_Init+0x204>
 80040a8:	687b      	ldr	r3, [r7, #4]
 80040aa:	4a9e      	ldr	r2, [pc, #632]	; (8004324 <HAL_GPIO_Init+0x440>)
 80040ac:	4293      	cmp	r3, r2
 80040ae:	d01b      	beq.n	80040e8 <HAL_GPIO_Init+0x204>
 80040b0:	687b      	ldr	r3, [r7, #4]
 80040b2:	4a9d      	ldr	r2, [pc, #628]	; (8004328 <HAL_GPIO_Init+0x444>)
 80040b4:	4293      	cmp	r3, r2
 80040b6:	d017      	beq.n	80040e8 <HAL_GPIO_Init+0x204>
 80040b8:	687b      	ldr	r3, [r7, #4]
 80040ba:	4a9c      	ldr	r2, [pc, #624]	; (800432c <HAL_GPIO_Init+0x448>)
 80040bc:	4293      	cmp	r3, r2
 80040be:	d013      	beq.n	80040e8 <HAL_GPIO_Init+0x204>
 80040c0:	687b      	ldr	r3, [r7, #4]
 80040c2:	4a9b      	ldr	r2, [pc, #620]	; (8004330 <HAL_GPIO_Init+0x44c>)
 80040c4:	4293      	cmp	r3, r2
 80040c6:	d00f      	beq.n	80040e8 <HAL_GPIO_Init+0x204>
 80040c8:	687b      	ldr	r3, [r7, #4]
 80040ca:	4a9a      	ldr	r2, [pc, #616]	; (8004334 <HAL_GPIO_Init+0x450>)
 80040cc:	4293      	cmp	r3, r2
 80040ce:	d00b      	beq.n	80040e8 <HAL_GPIO_Init+0x204>
 80040d0:	687b      	ldr	r3, [r7, #4]
 80040d2:	4a99      	ldr	r2, [pc, #612]	; (8004338 <HAL_GPIO_Init+0x454>)
 80040d4:	4293      	cmp	r3, r2
 80040d6:	d007      	beq.n	80040e8 <HAL_GPIO_Init+0x204>
 80040d8:	687b      	ldr	r3, [r7, #4]
 80040da:	4a98      	ldr	r2, [pc, #608]	; (800433c <HAL_GPIO_Init+0x458>)
 80040dc:	4293      	cmp	r3, r2
 80040de:	d003      	beq.n	80040e8 <HAL_GPIO_Init+0x204>
 80040e0:	21cd      	movs	r1, #205	; 0xcd
 80040e2:	4897      	ldr	r0, [pc, #604]	; (8004340 <HAL_GPIO_Init+0x45c>)
 80040e4:	f7fd f820 	bl	8001128 <assert_failed>
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
 80040e8:	683b      	ldr	r3, [r7, #0]
 80040ea:	691b      	ldr	r3, [r3, #16]
 80040ec:	2b0f      	cmp	r3, #15
 80040ee:	d903      	bls.n	80040f8 <HAL_GPIO_Init+0x214>
 80040f0:	21ce      	movs	r1, #206	; 0xce
 80040f2:	4893      	ldr	r0, [pc, #588]	; (8004340 <HAL_GPIO_Init+0x45c>)
 80040f4:	f7fd f818 	bl	8001128 <assert_failed>

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80040f8:	69fb      	ldr	r3, [r7, #28]
 80040fa:	08da      	lsrs	r2, r3, #3
 80040fc:	687b      	ldr	r3, [r7, #4]
 80040fe:	3208      	adds	r2, #8
 8004100:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004104:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8004106:	69fb      	ldr	r3, [r7, #28]
 8004108:	f003 0307 	and.w	r3, r3, #7
 800410c:	009b      	lsls	r3, r3, #2
 800410e:	220f      	movs	r2, #15
 8004110:	fa02 f303 	lsl.w	r3, r2, r3
 8004114:	43db      	mvns	r3, r3
 8004116:	69ba      	ldr	r2, [r7, #24]
 8004118:	4013      	ands	r3, r2
 800411a:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 800411c:	683b      	ldr	r3, [r7, #0]
 800411e:	691a      	ldr	r2, [r3, #16]
 8004120:	69fb      	ldr	r3, [r7, #28]
 8004122:	f003 0307 	and.w	r3, r3, #7
 8004126:	009b      	lsls	r3, r3, #2
 8004128:	fa02 f303 	lsl.w	r3, r2, r3
 800412c:	69ba      	ldr	r2, [r7, #24]
 800412e:	4313      	orrs	r3, r2
 8004130:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8004132:	69fb      	ldr	r3, [r7, #28]
 8004134:	08da      	lsrs	r2, r3, #3
 8004136:	687b      	ldr	r3, [r7, #4]
 8004138:	3208      	adds	r2, #8
 800413a:	69b9      	ldr	r1, [r7, #24]
 800413c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8004140:	687b      	ldr	r3, [r7, #4]
 8004142:	681b      	ldr	r3, [r3, #0]
 8004144:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8004146:	69fb      	ldr	r3, [r7, #28]
 8004148:	005b      	lsls	r3, r3, #1
 800414a:	2203      	movs	r2, #3
 800414c:	fa02 f303 	lsl.w	r3, r2, r3
 8004150:	43db      	mvns	r3, r3
 8004152:	69ba      	ldr	r2, [r7, #24]
 8004154:	4013      	ands	r3, r2
 8004156:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8004158:	683b      	ldr	r3, [r7, #0]
 800415a:	685b      	ldr	r3, [r3, #4]
 800415c:	f003 0203 	and.w	r2, r3, #3
 8004160:	69fb      	ldr	r3, [r7, #28]
 8004162:	005b      	lsls	r3, r3, #1
 8004164:	fa02 f303 	lsl.w	r3, r2, r3
 8004168:	69ba      	ldr	r2, [r7, #24]
 800416a:	4313      	orrs	r3, r2
 800416c:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800416e:	687b      	ldr	r3, [r7, #4]
 8004170:	69ba      	ldr	r2, [r7, #24]
 8004172:	601a      	str	r2, [r3, #0]

      /* In case of Output or Alternate function mode selection */
      if ((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8004174:	683b      	ldr	r3, [r7, #0]
 8004176:	685b      	ldr	r3, [r3, #4]
 8004178:	2b01      	cmp	r3, #1
 800417a:	d00b      	beq.n	8004194 <HAL_GPIO_Init+0x2b0>
 800417c:	683b      	ldr	r3, [r7, #0]
 800417e:	685b      	ldr	r3, [r3, #4]
 8004180:	2b02      	cmp	r3, #2
 8004182:	d007      	beq.n	8004194 <HAL_GPIO_Init+0x2b0>
          (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8004184:	683b      	ldr	r3, [r7, #0]
 8004186:	685b      	ldr	r3, [r3, #4]
      if ((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8004188:	2b11      	cmp	r3, #17
 800418a:	d003      	beq.n	8004194 <HAL_GPIO_Init+0x2b0>
          (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800418c:	683b      	ldr	r3, [r7, #0]
 800418e:	685b      	ldr	r3, [r3, #4]
 8004190:	2b12      	cmp	r3, #18
 8004192:	d144      	bne.n	800421e <HAL_GPIO_Init+0x33a>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
 8004194:	683b      	ldr	r3, [r7, #0]
 8004196:	68db      	ldr	r3, [r3, #12]
 8004198:	2b00      	cmp	r3, #0
 800419a:	d00f      	beq.n	80041bc <HAL_GPIO_Init+0x2d8>
 800419c:	683b      	ldr	r3, [r7, #0]
 800419e:	68db      	ldr	r3, [r3, #12]
 80041a0:	2b01      	cmp	r3, #1
 80041a2:	d00b      	beq.n	80041bc <HAL_GPIO_Init+0x2d8>
 80041a4:	683b      	ldr	r3, [r7, #0]
 80041a6:	68db      	ldr	r3, [r3, #12]
 80041a8:	2b02      	cmp	r3, #2
 80041aa:	d007      	beq.n	80041bc <HAL_GPIO_Init+0x2d8>
 80041ac:	683b      	ldr	r3, [r7, #0]
 80041ae:	68db      	ldr	r3, [r3, #12]
 80041b0:	2b03      	cmp	r3, #3
 80041b2:	d003      	beq.n	80041bc <HAL_GPIO_Init+0x2d8>
 80041b4:	21e2      	movs	r1, #226	; 0xe2
 80041b6:	4862      	ldr	r0, [pc, #392]	; (8004340 <HAL_GPIO_Init+0x45c>)
 80041b8:	f7fc ffb6 	bl	8001128 <assert_failed>
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80041bc:	687b      	ldr	r3, [r7, #4]
 80041be:	689b      	ldr	r3, [r3, #8]
 80041c0:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 80041c2:	69fb      	ldr	r3, [r7, #28]
 80041c4:	005b      	lsls	r3, r3, #1
 80041c6:	2203      	movs	r2, #3
 80041c8:	fa02 f303 	lsl.w	r3, r2, r3
 80041cc:	43db      	mvns	r3, r3
 80041ce:	69ba      	ldr	r2, [r7, #24]
 80041d0:	4013      	ands	r3, r2
 80041d2:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80041d4:	683b      	ldr	r3, [r7, #0]
 80041d6:	68da      	ldr	r2, [r3, #12]
 80041d8:	69fb      	ldr	r3, [r7, #28]
 80041da:	005b      	lsls	r3, r3, #1
 80041dc:	fa02 f303 	lsl.w	r3, r2, r3
 80041e0:	69ba      	ldr	r2, [r7, #24]
 80041e2:	4313      	orrs	r3, r2
 80041e4:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80041e6:	687b      	ldr	r3, [r7, #4]
 80041e8:	69ba      	ldr	r2, [r7, #24]
 80041ea:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80041ec:	687b      	ldr	r3, [r7, #4]
 80041ee:	685b      	ldr	r3, [r3, #4]
 80041f0:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80041f2:	2201      	movs	r2, #1
 80041f4:	69fb      	ldr	r3, [r7, #28]
 80041f6:	fa02 f303 	lsl.w	r3, r2, r3
 80041fa:	43db      	mvns	r3, r3
 80041fc:	69ba      	ldr	r2, [r7, #24]
 80041fe:	4013      	ands	r3, r2
 8004200:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8004202:	683b      	ldr	r3, [r7, #0]
 8004204:	685b      	ldr	r3, [r3, #4]
 8004206:	091b      	lsrs	r3, r3, #4
 8004208:	f003 0201 	and.w	r2, r3, #1
 800420c:	69fb      	ldr	r3, [r7, #28]
 800420e:	fa02 f303 	lsl.w	r3, r2, r3
 8004212:	69ba      	ldr	r2, [r7, #24]
 8004214:	4313      	orrs	r3, r2
 8004216:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8004218:	687b      	ldr	r3, [r7, #4]
 800421a:	69ba      	ldr	r2, [r7, #24]
 800421c:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 800421e:	687b      	ldr	r3, [r7, #4]
 8004220:	68db      	ldr	r3, [r3, #12]
 8004222:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8004224:	69fb      	ldr	r3, [r7, #28]
 8004226:	005b      	lsls	r3, r3, #1
 8004228:	2203      	movs	r2, #3
 800422a:	fa02 f303 	lsl.w	r3, r2, r3
 800422e:	43db      	mvns	r3, r3
 8004230:	69ba      	ldr	r2, [r7, #24]
 8004232:	4013      	ands	r3, r2
 8004234:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8004236:	683b      	ldr	r3, [r7, #0]
 8004238:	689a      	ldr	r2, [r3, #8]
 800423a:	69fb      	ldr	r3, [r7, #28]
 800423c:	005b      	lsls	r3, r3, #1
 800423e:	fa02 f303 	lsl.w	r3, r2, r3
 8004242:	69ba      	ldr	r2, [r7, #24]
 8004244:	4313      	orrs	r3, r2
 8004246:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8004248:	687b      	ldr	r3, [r7, #4]
 800424a:	69ba      	ldr	r2, [r7, #24]
 800424c:	60da      	str	r2, [r3, #12]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800424e:	683b      	ldr	r3, [r7, #0]
 8004250:	685b      	ldr	r3, [r3, #4]
 8004252:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004256:	2b00      	cmp	r3, #0
 8004258:	f000 80e2 	beq.w	8004420 <HAL_GPIO_Init+0x53c>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800425c:	4b39      	ldr	r3, [pc, #228]	; (8004344 <HAL_GPIO_Init+0x460>)
 800425e:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8004262:	4a38      	ldr	r2, [pc, #224]	; (8004344 <HAL_GPIO_Init+0x460>)
 8004264:	f043 0302 	orr.w	r3, r3, #2
 8004268:	f8c2 30f4 	str.w	r3, [r2, #244]	; 0xf4
 800426c:	4b35      	ldr	r3, [pc, #212]	; (8004344 <HAL_GPIO_Init+0x460>)
 800426e:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8004272:	f003 0302 	and.w	r3, r3, #2
 8004276:	60fb      	str	r3, [r7, #12]
 8004278:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800427a:	4a33      	ldr	r2, [pc, #204]	; (8004348 <HAL_GPIO_Init+0x464>)
 800427c:	69fb      	ldr	r3, [r7, #28]
 800427e:	089b      	lsrs	r3, r3, #2
 8004280:	3302      	adds	r3, #2
 8004282:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004286:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8004288:	69fb      	ldr	r3, [r7, #28]
 800428a:	f003 0303 	and.w	r3, r3, #3
 800428e:	009b      	lsls	r3, r3, #2
 8004290:	220f      	movs	r2, #15
 8004292:	fa02 f303 	lsl.w	r3, r2, r3
 8004296:	43db      	mvns	r3, r3
 8004298:	69ba      	ldr	r2, [r7, #24]
 800429a:	4013      	ands	r3, r2
 800429c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 800429e:	687b      	ldr	r3, [r7, #4]
 80042a0:	4a1c      	ldr	r2, [pc, #112]	; (8004314 <HAL_GPIO_Init+0x430>)
 80042a2:	4293      	cmp	r3, r2
 80042a4:	d054      	beq.n	8004350 <HAL_GPIO_Init+0x46c>
 80042a6:	687b      	ldr	r3, [r7, #4]
 80042a8:	4a1b      	ldr	r2, [pc, #108]	; (8004318 <HAL_GPIO_Init+0x434>)
 80042aa:	4293      	cmp	r3, r2
 80042ac:	d04e      	beq.n	800434c <HAL_GPIO_Init+0x468>
 80042ae:	687b      	ldr	r3, [r7, #4]
 80042b0:	4a1a      	ldr	r2, [pc, #104]	; (800431c <HAL_GPIO_Init+0x438>)
 80042b2:	4293      	cmp	r3, r2
 80042b4:	d02b      	beq.n	800430e <HAL_GPIO_Init+0x42a>
 80042b6:	687b      	ldr	r3, [r7, #4]
 80042b8:	4a19      	ldr	r2, [pc, #100]	; (8004320 <HAL_GPIO_Init+0x43c>)
 80042ba:	4293      	cmp	r3, r2
 80042bc:	d025      	beq.n	800430a <HAL_GPIO_Init+0x426>
 80042be:	687b      	ldr	r3, [r7, #4]
 80042c0:	4a18      	ldr	r2, [pc, #96]	; (8004324 <HAL_GPIO_Init+0x440>)
 80042c2:	4293      	cmp	r3, r2
 80042c4:	d01f      	beq.n	8004306 <HAL_GPIO_Init+0x422>
 80042c6:	687b      	ldr	r3, [r7, #4]
 80042c8:	4a17      	ldr	r2, [pc, #92]	; (8004328 <HAL_GPIO_Init+0x444>)
 80042ca:	4293      	cmp	r3, r2
 80042cc:	d019      	beq.n	8004302 <HAL_GPIO_Init+0x41e>
 80042ce:	687b      	ldr	r3, [r7, #4]
 80042d0:	4a16      	ldr	r2, [pc, #88]	; (800432c <HAL_GPIO_Init+0x448>)
 80042d2:	4293      	cmp	r3, r2
 80042d4:	d013      	beq.n	80042fe <HAL_GPIO_Init+0x41a>
 80042d6:	687b      	ldr	r3, [r7, #4]
 80042d8:	4a15      	ldr	r2, [pc, #84]	; (8004330 <HAL_GPIO_Init+0x44c>)
 80042da:	4293      	cmp	r3, r2
 80042dc:	d00d      	beq.n	80042fa <HAL_GPIO_Init+0x416>
 80042de:	687b      	ldr	r3, [r7, #4]
 80042e0:	4a14      	ldr	r2, [pc, #80]	; (8004334 <HAL_GPIO_Init+0x450>)
 80042e2:	4293      	cmp	r3, r2
 80042e4:	d007      	beq.n	80042f6 <HAL_GPIO_Init+0x412>
 80042e6:	687b      	ldr	r3, [r7, #4]
 80042e8:	4a13      	ldr	r2, [pc, #76]	; (8004338 <HAL_GPIO_Init+0x454>)
 80042ea:	4293      	cmp	r3, r2
 80042ec:	d101      	bne.n	80042f2 <HAL_GPIO_Init+0x40e>
 80042ee:	2309      	movs	r3, #9
 80042f0:	e02f      	b.n	8004352 <HAL_GPIO_Init+0x46e>
 80042f2:	230a      	movs	r3, #10
 80042f4:	e02d      	b.n	8004352 <HAL_GPIO_Init+0x46e>
 80042f6:	2308      	movs	r3, #8
 80042f8:	e02b      	b.n	8004352 <HAL_GPIO_Init+0x46e>
 80042fa:	2307      	movs	r3, #7
 80042fc:	e029      	b.n	8004352 <HAL_GPIO_Init+0x46e>
 80042fe:	2306      	movs	r3, #6
 8004300:	e027      	b.n	8004352 <HAL_GPIO_Init+0x46e>
 8004302:	2305      	movs	r3, #5
 8004304:	e025      	b.n	8004352 <HAL_GPIO_Init+0x46e>
 8004306:	2304      	movs	r3, #4
 8004308:	e023      	b.n	8004352 <HAL_GPIO_Init+0x46e>
 800430a:	2303      	movs	r3, #3
 800430c:	e021      	b.n	8004352 <HAL_GPIO_Init+0x46e>
 800430e:	2302      	movs	r3, #2
 8004310:	e01f      	b.n	8004352 <HAL_GPIO_Init+0x46e>
 8004312:	bf00      	nop
 8004314:	58020000 	.word	0x58020000
 8004318:	58020400 	.word	0x58020400
 800431c:	58020800 	.word	0x58020800
 8004320:	58020c00 	.word	0x58020c00
 8004324:	58021000 	.word	0x58021000
 8004328:	58021400 	.word	0x58021400
 800432c:	58021800 	.word	0x58021800
 8004330:	58021c00 	.word	0x58021c00
 8004334:	58022000 	.word	0x58022000
 8004338:	58022400 	.word	0x58022400
 800433c:	58022800 	.word	0x58022800
 8004340:	08010adc 	.word	0x08010adc
 8004344:	58024400 	.word	0x58024400
 8004348:	58000400 	.word	0x58000400
 800434c:	2301      	movs	r3, #1
 800434e:	e000      	b.n	8004352 <HAL_GPIO_Init+0x46e>
 8004350:	2300      	movs	r3, #0
 8004352:	69fa      	ldr	r2, [r7, #28]
 8004354:	f002 0203 	and.w	r2, r2, #3
 8004358:	0092      	lsls	r2, r2, #2
 800435a:	4093      	lsls	r3, r2
 800435c:	69ba      	ldr	r2, [r7, #24]
 800435e:	4313      	orrs	r3, r2
 8004360:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8004362:	4937      	ldr	r1, [pc, #220]	; (8004440 <HAL_GPIO_Init+0x55c>)
 8004364:	69fb      	ldr	r3, [r7, #28]
 8004366:	089b      	lsrs	r3, r3, #2
 8004368:	3302      	adds	r3, #2
 800436a:	69ba      	ldr	r2, [r7, #24]
 800436c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
 8004370:	697b      	ldr	r3, [r7, #20]
 8004372:	681b      	ldr	r3, [r3, #0]
 8004374:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8004376:	693b      	ldr	r3, [r7, #16]
 8004378:	43db      	mvns	r3, r3
 800437a:	69ba      	ldr	r2, [r7, #24]
 800437c:	4013      	ands	r3, r2
 800437e:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8004380:	683b      	ldr	r3, [r7, #0]
 8004382:	685b      	ldr	r3, [r3, #4]
 8004384:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004388:	2b00      	cmp	r3, #0
 800438a:	d003      	beq.n	8004394 <HAL_GPIO_Init+0x4b0>
        {
          temp |= iocurrent;
 800438c:	69ba      	ldr	r2, [r7, #24]
 800438e:	693b      	ldr	r3, [r7, #16]
 8004390:	4313      	orrs	r3, r2
 8004392:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->IMR1 = temp;
 8004394:	697b      	ldr	r3, [r7, #20]
 8004396:	69ba      	ldr	r2, [r7, #24]
 8004398:	601a      	str	r2, [r3, #0]

        temp = EXTI_CurrentCPU->EMR1;
 800439a:	697b      	ldr	r3, [r7, #20]
 800439c:	685b      	ldr	r3, [r3, #4]
 800439e:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 80043a0:	693b      	ldr	r3, [r7, #16]
 80043a2:	43db      	mvns	r3, r3
 80043a4:	69ba      	ldr	r2, [r7, #24]
 80043a6:	4013      	ands	r3, r2
 80043a8:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80043aa:	683b      	ldr	r3, [r7, #0]
 80043ac:	685b      	ldr	r3, [r3, #4]
 80043ae:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80043b2:	2b00      	cmp	r3, #0
 80043b4:	d003      	beq.n	80043be <HAL_GPIO_Init+0x4da>
        {
          temp |= iocurrent;
 80043b6:	69ba      	ldr	r2, [r7, #24]
 80043b8:	693b      	ldr	r3, [r7, #16]
 80043ba:	4313      	orrs	r3, r2
 80043bc:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->EMR1 = temp;
 80043be:	697b      	ldr	r3, [r7, #20]
 80043c0:	69ba      	ldr	r2, [r7, #24]
 80043c2:	605a      	str	r2, [r3, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80043c4:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80043c8:	681b      	ldr	r3, [r3, #0]
 80043ca:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 80043cc:	693b      	ldr	r3, [r7, #16]
 80043ce:	43db      	mvns	r3, r3
 80043d0:	69ba      	ldr	r2, [r7, #24]
 80043d2:	4013      	ands	r3, r2
 80043d4:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80043d6:	683b      	ldr	r3, [r7, #0]
 80043d8:	685b      	ldr	r3, [r3, #4]
 80043da:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80043de:	2b00      	cmp	r3, #0
 80043e0:	d003      	beq.n	80043ea <HAL_GPIO_Init+0x506>
        {
          temp |= iocurrent;
 80043e2:	69ba      	ldr	r2, [r7, #24]
 80043e4:	693b      	ldr	r3, [r7, #16]
 80043e6:	4313      	orrs	r3, r2
 80043e8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR1 = temp;
 80043ea:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 80043ee:	69bb      	ldr	r3, [r7, #24]
 80043f0:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 80043f2:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80043f6:	685b      	ldr	r3, [r3, #4]
 80043f8:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 80043fa:	693b      	ldr	r3, [r7, #16]
 80043fc:	43db      	mvns	r3, r3
 80043fe:	69ba      	ldr	r2, [r7, #24]
 8004400:	4013      	ands	r3, r2
 8004402:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8004404:	683b      	ldr	r3, [r7, #0]
 8004406:	685b      	ldr	r3, [r3, #4]
 8004408:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800440c:	2b00      	cmp	r3, #0
 800440e:	d003      	beq.n	8004418 <HAL_GPIO_Init+0x534>
        {
          temp |= iocurrent;
 8004410:	69ba      	ldr	r2, [r7, #24]
 8004412:	693b      	ldr	r3, [r7, #16]
 8004414:	4313      	orrs	r3, r2
 8004416:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR1 = temp;
 8004418:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 800441c:	69bb      	ldr	r3, [r7, #24]
 800441e:	6053      	str	r3, [r2, #4]
      }
    }

    position++;
 8004420:	69fb      	ldr	r3, [r7, #28]
 8004422:	3301      	adds	r3, #1
 8004424:	61fb      	str	r3, [r7, #28]
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8004426:	683b      	ldr	r3, [r7, #0]
 8004428:	681a      	ldr	r2, [r3, #0]
 800442a:	69fb      	ldr	r3, [r7, #28]
 800442c:	fa22 f303 	lsr.w	r3, r2, r3
 8004430:	2b00      	cmp	r3, #0
 8004432:	f47f ae15 	bne.w	8004060 <HAL_GPIO_Init+0x17c>
  }
}
 8004436:	bf00      	nop
 8004438:	3720      	adds	r7, #32
 800443a:	46bd      	mov	sp, r7
 800443c:	bd80      	pop	{r7, pc}
 800443e:	bf00      	nop
 8004440:	58000400 	.word	0x58000400

08004444 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8004444:	b580      	push	{r7, lr}
 8004446:	b084      	sub	sp, #16
 8004448:	af00      	add	r7, sp, #0
 800444a:	6078      	str	r0, [r7, #4]
 800444c:	460b      	mov	r3, r1
 800444e:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
 8004450:	887b      	ldrh	r3, [r7, #2]
 8004452:	2b00      	cmp	r3, #0
 8004454:	d004      	beq.n	8004460 <HAL_GPIO_ReadPin+0x1c>
 8004456:	887a      	ldrh	r2, [r7, #2]
 8004458:	4b0c      	ldr	r3, [pc, #48]	; (800448c <HAL_GPIO_ReadPin+0x48>)
 800445a:	4013      	ands	r3, r2
 800445c:	2b00      	cmp	r3, #0
 800445e:	d004      	beq.n	800446a <HAL_GPIO_ReadPin+0x26>
 8004460:	f240 118d 	movw	r1, #397	; 0x18d
 8004464:	480a      	ldr	r0, [pc, #40]	; (8004490 <HAL_GPIO_ReadPin+0x4c>)
 8004466:	f7fc fe5f 	bl	8001128 <assert_failed>

  if ((GPIOx->IDR & GPIO_Pin) != 0x00U)
 800446a:	687b      	ldr	r3, [r7, #4]
 800446c:	691a      	ldr	r2, [r3, #16]
 800446e:	887b      	ldrh	r3, [r7, #2]
 8004470:	4013      	ands	r3, r2
 8004472:	2b00      	cmp	r3, #0
 8004474:	d002      	beq.n	800447c <HAL_GPIO_ReadPin+0x38>
  {
    bitstatus = GPIO_PIN_SET;
 8004476:	2301      	movs	r3, #1
 8004478:	73fb      	strb	r3, [r7, #15]
 800447a:	e001      	b.n	8004480 <HAL_GPIO_ReadPin+0x3c>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800447c:	2300      	movs	r3, #0
 800447e:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8004480:	7bfb      	ldrb	r3, [r7, #15]
}
 8004482:	4618      	mov	r0, r3
 8004484:	3710      	adds	r7, #16
 8004486:	46bd      	mov	sp, r7
 8004488:	bd80      	pop	{r7, pc}
 800448a:	bf00      	nop
 800448c:	ffff0000 	.word	0xffff0000
 8004490:	08010adc 	.word	0x08010adc

08004494 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8004494:	b580      	push	{r7, lr}
 8004496:	b082      	sub	sp, #8
 8004498:	af00      	add	r7, sp, #0
 800449a:	6078      	str	r0, [r7, #4]
 800449c:	460b      	mov	r3, r1
 800449e:	807b      	strh	r3, [r7, #2]
 80044a0:	4613      	mov	r3, r2
 80044a2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
 80044a4:	887b      	ldrh	r3, [r7, #2]
 80044a6:	2b00      	cmp	r3, #0
 80044a8:	d004      	beq.n	80044b4 <HAL_GPIO_WritePin+0x20>
 80044aa:	887a      	ldrh	r2, [r7, #2]
 80044ac:	4b11      	ldr	r3, [pc, #68]	; (80044f4 <HAL_GPIO_WritePin+0x60>)
 80044ae:	4013      	ands	r3, r2
 80044b0:	2b00      	cmp	r3, #0
 80044b2:	d004      	beq.n	80044be <HAL_GPIO_WritePin+0x2a>
 80044b4:	f240 11ad 	movw	r1, #429	; 0x1ad
 80044b8:	480f      	ldr	r0, [pc, #60]	; (80044f8 <HAL_GPIO_WritePin+0x64>)
 80044ba:	f7fc fe35 	bl	8001128 <assert_failed>
  assert_param(IS_GPIO_PIN_ACTION(PinState));
 80044be:	787b      	ldrb	r3, [r7, #1]
 80044c0:	2b00      	cmp	r3, #0
 80044c2:	d007      	beq.n	80044d4 <HAL_GPIO_WritePin+0x40>
 80044c4:	787b      	ldrb	r3, [r7, #1]
 80044c6:	2b01      	cmp	r3, #1
 80044c8:	d004      	beq.n	80044d4 <HAL_GPIO_WritePin+0x40>
 80044ca:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 80044ce:	480a      	ldr	r0, [pc, #40]	; (80044f8 <HAL_GPIO_WritePin+0x64>)
 80044d0:	f7fc fe2a 	bl	8001128 <assert_failed>

  if (PinState != GPIO_PIN_RESET)
 80044d4:	787b      	ldrb	r3, [r7, #1]
 80044d6:	2b00      	cmp	r3, #0
 80044d8:	d003      	beq.n	80044e2 <HAL_GPIO_WritePin+0x4e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80044da:	887a      	ldrh	r2, [r7, #2]
 80044dc:	687b      	ldr	r3, [r7, #4]
 80044de:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
  }
}
 80044e0:	e003      	b.n	80044ea <HAL_GPIO_WritePin+0x56>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 80044e2:	887b      	ldrh	r3, [r7, #2]
 80044e4:	041a      	lsls	r2, r3, #16
 80044e6:	687b      	ldr	r3, [r7, #4]
 80044e8:	619a      	str	r2, [r3, #24]
}
 80044ea:	bf00      	nop
 80044ec:	3708      	adds	r7, #8
 80044ee:	46bd      	mov	sp, r7
 80044f0:	bd80      	pop	{r7, pc}
 80044f2:	bf00      	nop
 80044f4:	ffff0000 	.word	0xffff0000
 80044f8:	08010adc 	.word	0x08010adc

080044fc <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin: Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 80044fc:	b580      	push	{r7, lr}
 80044fe:	b082      	sub	sp, #8
 8004500:	af00      	add	r7, sp, #0
 8004502:	4603      	mov	r3, r0
 8004504:	80fb      	strh	r3, [r7, #6]
    __HAL_GPIO_EXTID2_CLEAR_IT(GPIO_Pin);
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
  }
#else
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00U)
 8004506:	4b08      	ldr	r3, [pc, #32]	; (8004528 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8004508:	689a      	ldr	r2, [r3, #8]
 800450a:	88fb      	ldrh	r3, [r7, #6]
 800450c:	4013      	ands	r3, r2
 800450e:	2b00      	cmp	r3, #0
 8004510:	d006      	beq.n	8004520 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8004512:	4a05      	ldr	r2, [pc, #20]	; (8004528 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8004514:	88fb      	ldrh	r3, [r7, #6]
 8004516:	6093      	str	r3, [r2, #8]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8004518:	88fb      	ldrh	r3, [r7, #6]
 800451a:	4618      	mov	r0, r3
 800451c:	f7fc fdde 	bl	80010dc <HAL_GPIO_EXTI_Callback>
  }
#endif
}
 8004520:	bf00      	nop
 8004522:	3708      	adds	r7, #8
 8004524:	46bd      	mov	sp, r7
 8004526:	bd80      	pop	{r7, pc}
 8004528:	58000080 	.word	0x58000080

0800452c <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 800452c:	b580      	push	{r7, lr}
 800452e:	b082      	sub	sp, #8
 8004530:	af00      	add	r7, sp, #0
 8004532:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8004534:	687b      	ldr	r3, [r7, #4]
 8004536:	2b00      	cmp	r3, #0
 8004538:	d101      	bne.n	800453e <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800453a:	2301      	movs	r3, #1
 800453c:	e107      	b.n	800474e <HAL_I2C_Init+0x222>
  }

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
 800453e:	687b      	ldr	r3, [r7, #4]
 8004540:	681b      	ldr	r3, [r3, #0]
 8004542:	4a85      	ldr	r2, [pc, #532]	; (8004758 <HAL_I2C_Init+0x22c>)
 8004544:	4293      	cmp	r3, r2
 8004546:	d013      	beq.n	8004570 <HAL_I2C_Init+0x44>
 8004548:	687b      	ldr	r3, [r7, #4]
 800454a:	681b      	ldr	r3, [r3, #0]
 800454c:	4a83      	ldr	r2, [pc, #524]	; (800475c <HAL_I2C_Init+0x230>)
 800454e:	4293      	cmp	r3, r2
 8004550:	d00e      	beq.n	8004570 <HAL_I2C_Init+0x44>
 8004552:	687b      	ldr	r3, [r7, #4]
 8004554:	681b      	ldr	r3, [r3, #0]
 8004556:	4a82      	ldr	r2, [pc, #520]	; (8004760 <HAL_I2C_Init+0x234>)
 8004558:	4293      	cmp	r3, r2
 800455a:	d009      	beq.n	8004570 <HAL_I2C_Init+0x44>
 800455c:	687b      	ldr	r3, [r7, #4]
 800455e:	681b      	ldr	r3, [r3, #0]
 8004560:	4a80      	ldr	r2, [pc, #512]	; (8004764 <HAL_I2C_Init+0x238>)
 8004562:	4293      	cmp	r3, r2
 8004564:	d004      	beq.n	8004570 <HAL_I2C_Init+0x44>
 8004566:	f44f 71ef 	mov.w	r1, #478	; 0x1de
 800456a:	487f      	ldr	r0, [pc, #508]	; (8004768 <HAL_I2C_Init+0x23c>)
 800456c:	f7fc fddc 	bl	8001128 <assert_failed>
  assert_param(IS_I2C_OWN_ADDRESS1(hi2c->Init.OwnAddress1));
 8004570:	687b      	ldr	r3, [r7, #4]
 8004572:	689b      	ldr	r3, [r3, #8]
 8004574:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004578:	d304      	bcc.n	8004584 <HAL_I2C_Init+0x58>
 800457a:	f240 11df 	movw	r1, #479	; 0x1df
 800457e:	487a      	ldr	r0, [pc, #488]	; (8004768 <HAL_I2C_Init+0x23c>)
 8004580:	f7fc fdd2 	bl	8001128 <assert_failed>
  assert_param(IS_I2C_ADDRESSING_MODE(hi2c->Init.AddressingMode));
 8004584:	687b      	ldr	r3, [r7, #4]
 8004586:	68db      	ldr	r3, [r3, #12]
 8004588:	2b01      	cmp	r3, #1
 800458a:	d008      	beq.n	800459e <HAL_I2C_Init+0x72>
 800458c:	687b      	ldr	r3, [r7, #4]
 800458e:	68db      	ldr	r3, [r3, #12]
 8004590:	2b02      	cmp	r3, #2
 8004592:	d004      	beq.n	800459e <HAL_I2C_Init+0x72>
 8004594:	f44f 71f0 	mov.w	r1, #480	; 0x1e0
 8004598:	4873      	ldr	r0, [pc, #460]	; (8004768 <HAL_I2C_Init+0x23c>)
 800459a:	f7fc fdc5 	bl	8001128 <assert_failed>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
 800459e:	687b      	ldr	r3, [r7, #4]
 80045a0:	691b      	ldr	r3, [r3, #16]
 80045a2:	2b00      	cmp	r3, #0
 80045a4:	d009      	beq.n	80045ba <HAL_I2C_Init+0x8e>
 80045a6:	687b      	ldr	r3, [r7, #4]
 80045a8:	691b      	ldr	r3, [r3, #16]
 80045aa:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80045ae:	d004      	beq.n	80045ba <HAL_I2C_Init+0x8e>
 80045b0:	f240 11e1 	movw	r1, #481	; 0x1e1
 80045b4:	486c      	ldr	r0, [pc, #432]	; (8004768 <HAL_I2C_Init+0x23c>)
 80045b6:	f7fc fdb7 	bl	8001128 <assert_failed>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
 80045ba:	687b      	ldr	r3, [r7, #4]
 80045bc:	695b      	ldr	r3, [r3, #20]
 80045be:	2bff      	cmp	r3, #255	; 0xff
 80045c0:	d904      	bls.n	80045cc <HAL_I2C_Init+0xa0>
 80045c2:	f44f 71f1 	mov.w	r1, #482	; 0x1e2
 80045c6:	4868      	ldr	r0, [pc, #416]	; (8004768 <HAL_I2C_Init+0x23c>)
 80045c8:	f7fc fdae 	bl	8001128 <assert_failed>
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
 80045cc:	687b      	ldr	r3, [r7, #4]
 80045ce:	699b      	ldr	r3, [r3, #24]
 80045d0:	2b00      	cmp	r3, #0
 80045d2:	d020      	beq.n	8004616 <HAL_I2C_Init+0xea>
 80045d4:	687b      	ldr	r3, [r7, #4]
 80045d6:	699b      	ldr	r3, [r3, #24]
 80045d8:	2b01      	cmp	r3, #1
 80045da:	d01c      	beq.n	8004616 <HAL_I2C_Init+0xea>
 80045dc:	687b      	ldr	r3, [r7, #4]
 80045de:	699b      	ldr	r3, [r3, #24]
 80045e0:	2b02      	cmp	r3, #2
 80045e2:	d018      	beq.n	8004616 <HAL_I2C_Init+0xea>
 80045e4:	687b      	ldr	r3, [r7, #4]
 80045e6:	699b      	ldr	r3, [r3, #24]
 80045e8:	2b03      	cmp	r3, #3
 80045ea:	d014      	beq.n	8004616 <HAL_I2C_Init+0xea>
 80045ec:	687b      	ldr	r3, [r7, #4]
 80045ee:	699b      	ldr	r3, [r3, #24]
 80045f0:	2b04      	cmp	r3, #4
 80045f2:	d010      	beq.n	8004616 <HAL_I2C_Init+0xea>
 80045f4:	687b      	ldr	r3, [r7, #4]
 80045f6:	699b      	ldr	r3, [r3, #24]
 80045f8:	2b05      	cmp	r3, #5
 80045fa:	d00c      	beq.n	8004616 <HAL_I2C_Init+0xea>
 80045fc:	687b      	ldr	r3, [r7, #4]
 80045fe:	699b      	ldr	r3, [r3, #24]
 8004600:	2b06      	cmp	r3, #6
 8004602:	d008      	beq.n	8004616 <HAL_I2C_Init+0xea>
 8004604:	687b      	ldr	r3, [r7, #4]
 8004606:	699b      	ldr	r3, [r3, #24]
 8004608:	2b07      	cmp	r3, #7
 800460a:	d004      	beq.n	8004616 <HAL_I2C_Init+0xea>
 800460c:	f240 11e3 	movw	r1, #483	; 0x1e3
 8004610:	4855      	ldr	r0, [pc, #340]	; (8004768 <HAL_I2C_Init+0x23c>)
 8004612:	f7fc fd89 	bl	8001128 <assert_failed>
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
 8004616:	687b      	ldr	r3, [r7, #4]
 8004618:	69db      	ldr	r3, [r3, #28]
 800461a:	2b00      	cmp	r3, #0
 800461c:	d009      	beq.n	8004632 <HAL_I2C_Init+0x106>
 800461e:	687b      	ldr	r3, [r7, #4]
 8004620:	69db      	ldr	r3, [r3, #28]
 8004622:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 8004626:	d004      	beq.n	8004632 <HAL_I2C_Init+0x106>
 8004628:	f44f 71f2 	mov.w	r1, #484	; 0x1e4
 800462c:	484e      	ldr	r0, [pc, #312]	; (8004768 <HAL_I2C_Init+0x23c>)
 800462e:	f7fc fd7b 	bl	8001128 <assert_failed>
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));
 8004632:	687b      	ldr	r3, [r7, #4]
 8004634:	6a1b      	ldr	r3, [r3, #32]
 8004636:	2b00      	cmp	r3, #0
 8004638:	d009      	beq.n	800464e <HAL_I2C_Init+0x122>
 800463a:	687b      	ldr	r3, [r7, #4]
 800463c:	6a1b      	ldr	r3, [r3, #32]
 800463e:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8004642:	d004      	beq.n	800464e <HAL_I2C_Init+0x122>
 8004644:	f240 11e5 	movw	r1, #485	; 0x1e5
 8004648:	4847      	ldr	r0, [pc, #284]	; (8004768 <HAL_I2C_Init+0x23c>)
 800464a:	f7fc fd6d 	bl	8001128 <assert_failed>

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800464e:	687b      	ldr	r3, [r7, #4]
 8004650:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004654:	b2db      	uxtb	r3, r3
 8004656:	2b00      	cmp	r3, #0
 8004658:	d106      	bne.n	8004668 <HAL_I2C_Init+0x13c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800465a:	687b      	ldr	r3, [r7, #4]
 800465c:	2200      	movs	r2, #0
 800465e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8004662:	6878      	ldr	r0, [r7, #4]
 8004664:	f7fc fa52 	bl	8000b0c <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8004668:	687b      	ldr	r3, [r7, #4]
 800466a:	2224      	movs	r2, #36	; 0x24
 800466c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8004670:	687b      	ldr	r3, [r7, #4]
 8004672:	681b      	ldr	r3, [r3, #0]
 8004674:	681a      	ldr	r2, [r3, #0]
 8004676:	687b      	ldr	r3, [r7, #4]
 8004678:	681b      	ldr	r3, [r3, #0]
 800467a:	f022 0201 	bic.w	r2, r2, #1
 800467e:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8004680:	687b      	ldr	r3, [r7, #4]
 8004682:	685a      	ldr	r2, [r3, #4]
 8004684:	687b      	ldr	r3, [r7, #4]
 8004686:	681b      	ldr	r3, [r3, #0]
 8004688:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 800468c:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 800468e:	687b      	ldr	r3, [r7, #4]
 8004690:	681b      	ldr	r3, [r3, #0]
 8004692:	689a      	ldr	r2, [r3, #8]
 8004694:	687b      	ldr	r3, [r7, #4]
 8004696:	681b      	ldr	r3, [r3, #0]
 8004698:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800469c:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 800469e:	687b      	ldr	r3, [r7, #4]
 80046a0:	68db      	ldr	r3, [r3, #12]
 80046a2:	2b01      	cmp	r3, #1
 80046a4:	d107      	bne.n	80046b6 <HAL_I2C_Init+0x18a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 80046a6:	687b      	ldr	r3, [r7, #4]
 80046a8:	689a      	ldr	r2, [r3, #8]
 80046aa:	687b      	ldr	r3, [r7, #4]
 80046ac:	681b      	ldr	r3, [r3, #0]
 80046ae:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80046b2:	609a      	str	r2, [r3, #8]
 80046b4:	e006      	b.n	80046c4 <HAL_I2C_Init+0x198>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 80046b6:	687b      	ldr	r3, [r7, #4]
 80046b8:	689a      	ldr	r2, [r3, #8]
 80046ba:	687b      	ldr	r3, [r7, #4]
 80046bc:	681b      	ldr	r3, [r3, #0]
 80046be:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
 80046c2:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 80046c4:	687b      	ldr	r3, [r7, #4]
 80046c6:	68db      	ldr	r3, [r3, #12]
 80046c8:	2b02      	cmp	r3, #2
 80046ca:	d104      	bne.n	80046d6 <HAL_I2C_Init+0x1aa>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 80046cc:	687b      	ldr	r3, [r7, #4]
 80046ce:	681b      	ldr	r3, [r3, #0]
 80046d0:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80046d4:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 80046d6:	687b      	ldr	r3, [r7, #4]
 80046d8:	681b      	ldr	r3, [r3, #0]
 80046da:	6859      	ldr	r1, [r3, #4]
 80046dc:	687b      	ldr	r3, [r7, #4]
 80046de:	681a      	ldr	r2, [r3, #0]
 80046e0:	4b22      	ldr	r3, [pc, #136]	; (800476c <HAL_I2C_Init+0x240>)
 80046e2:	430b      	orrs	r3, r1
 80046e4:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 80046e6:	687b      	ldr	r3, [r7, #4]
 80046e8:	681b      	ldr	r3, [r3, #0]
 80046ea:	68da      	ldr	r2, [r3, #12]
 80046ec:	687b      	ldr	r3, [r7, #4]
 80046ee:	681b      	ldr	r3, [r3, #0]
 80046f0:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80046f4:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | (hi2c->Init.OwnAddress2Masks << 8));
 80046f6:	687b      	ldr	r3, [r7, #4]
 80046f8:	691a      	ldr	r2, [r3, #16]
 80046fa:	687b      	ldr	r3, [r7, #4]
 80046fc:	695b      	ldr	r3, [r3, #20]
 80046fe:	ea42 0103 	orr.w	r1, r2, r3
 8004702:	687b      	ldr	r3, [r7, #4]
 8004704:	699b      	ldr	r3, [r3, #24]
 8004706:	021a      	lsls	r2, r3, #8
 8004708:	687b      	ldr	r3, [r7, #4]
 800470a:	681b      	ldr	r3, [r3, #0]
 800470c:	430a      	orrs	r2, r1
 800470e:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8004710:	687b      	ldr	r3, [r7, #4]
 8004712:	69d9      	ldr	r1, [r3, #28]
 8004714:	687b      	ldr	r3, [r7, #4]
 8004716:	6a1a      	ldr	r2, [r3, #32]
 8004718:	687b      	ldr	r3, [r7, #4]
 800471a:	681b      	ldr	r3, [r3, #0]
 800471c:	430a      	orrs	r2, r1
 800471e:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8004720:	687b      	ldr	r3, [r7, #4]
 8004722:	681b      	ldr	r3, [r3, #0]
 8004724:	681a      	ldr	r2, [r3, #0]
 8004726:	687b      	ldr	r3, [r7, #4]
 8004728:	681b      	ldr	r3, [r3, #0]
 800472a:	f042 0201 	orr.w	r2, r2, #1
 800472e:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004730:	687b      	ldr	r3, [r7, #4]
 8004732:	2200      	movs	r2, #0
 8004734:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8004736:	687b      	ldr	r3, [r7, #4]
 8004738:	2220      	movs	r2, #32
 800473a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 800473e:	687b      	ldr	r3, [r7, #4]
 8004740:	2200      	movs	r2, #0
 8004742:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8004744:	687b      	ldr	r3, [r7, #4]
 8004746:	2200      	movs	r2, #0
 8004748:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  return HAL_OK;
 800474c:	2300      	movs	r3, #0
}
 800474e:	4618      	mov	r0, r3
 8004750:	3708      	adds	r7, #8
 8004752:	46bd      	mov	sp, r7
 8004754:	bd80      	pop	{r7, pc}
 8004756:	bf00      	nop
 8004758:	40005400 	.word	0x40005400
 800475c:	40005800 	.word	0x40005800
 8004760:	40005c00 	.word	0x40005c00
 8004764:	58001c00 	.word	0x58001c00
 8004768:	08010b18 	.word	0x08010b18
 800476c:	02008000 	.word	0x02008000

08004770 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8004770:	b580      	push	{r7, lr}
 8004772:	b082      	sub	sp, #8
 8004774:	af00      	add	r7, sp, #0
 8004776:	6078      	str	r0, [r7, #4]
 8004778:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
 800477a:	687b      	ldr	r3, [r7, #4]
 800477c:	681b      	ldr	r3, [r3, #0]
 800477e:	4a32      	ldr	r2, [pc, #200]	; (8004848 <HAL_I2CEx_ConfigAnalogFilter+0xd8>)
 8004780:	4293      	cmp	r3, r2
 8004782:	d012      	beq.n	80047aa <HAL_I2CEx_ConfigAnalogFilter+0x3a>
 8004784:	687b      	ldr	r3, [r7, #4]
 8004786:	681b      	ldr	r3, [r3, #0]
 8004788:	4a30      	ldr	r2, [pc, #192]	; (800484c <HAL_I2CEx_ConfigAnalogFilter+0xdc>)
 800478a:	4293      	cmp	r3, r2
 800478c:	d00d      	beq.n	80047aa <HAL_I2CEx_ConfigAnalogFilter+0x3a>
 800478e:	687b      	ldr	r3, [r7, #4]
 8004790:	681b      	ldr	r3, [r3, #0]
 8004792:	4a2f      	ldr	r2, [pc, #188]	; (8004850 <HAL_I2CEx_ConfigAnalogFilter+0xe0>)
 8004794:	4293      	cmp	r3, r2
 8004796:	d008      	beq.n	80047aa <HAL_I2CEx_ConfigAnalogFilter+0x3a>
 8004798:	687b      	ldr	r3, [r7, #4]
 800479a:	681b      	ldr	r3, [r3, #0]
 800479c:	4a2d      	ldr	r2, [pc, #180]	; (8004854 <HAL_I2CEx_ConfigAnalogFilter+0xe4>)
 800479e:	4293      	cmp	r3, r2
 80047a0:	d003      	beq.n	80047aa <HAL_I2CEx_ConfigAnalogFilter+0x3a>
 80047a2:	2164      	movs	r1, #100	; 0x64
 80047a4:	482c      	ldr	r0, [pc, #176]	; (8004858 <HAL_I2CEx_ConfigAnalogFilter+0xe8>)
 80047a6:	f7fc fcbf 	bl	8001128 <assert_failed>
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));
 80047aa:	683b      	ldr	r3, [r7, #0]
 80047ac:	2b00      	cmp	r3, #0
 80047ae:	d007      	beq.n	80047c0 <HAL_I2CEx_ConfigAnalogFilter+0x50>
 80047b0:	683b      	ldr	r3, [r7, #0]
 80047b2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80047b6:	d003      	beq.n	80047c0 <HAL_I2CEx_ConfigAnalogFilter+0x50>
 80047b8:	2165      	movs	r1, #101	; 0x65
 80047ba:	4827      	ldr	r0, [pc, #156]	; (8004858 <HAL_I2CEx_ConfigAnalogFilter+0xe8>)
 80047bc:	f7fc fcb4 	bl	8001128 <assert_failed>

  if (hi2c->State == HAL_I2C_STATE_READY)
 80047c0:	687b      	ldr	r3, [r7, #4]
 80047c2:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80047c6:	b2db      	uxtb	r3, r3
 80047c8:	2b20      	cmp	r3, #32
 80047ca:	d138      	bne.n	800483e <HAL_I2CEx_ConfigAnalogFilter+0xce>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80047cc:	687b      	ldr	r3, [r7, #4]
 80047ce:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80047d2:	2b01      	cmp	r3, #1
 80047d4:	d101      	bne.n	80047da <HAL_I2CEx_ConfigAnalogFilter+0x6a>
 80047d6:	2302      	movs	r3, #2
 80047d8:	e032      	b.n	8004840 <HAL_I2CEx_ConfigAnalogFilter+0xd0>
 80047da:	687b      	ldr	r3, [r7, #4]
 80047dc:	2201      	movs	r2, #1
 80047de:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 80047e2:	687b      	ldr	r3, [r7, #4]
 80047e4:	2224      	movs	r2, #36	; 0x24
 80047e6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80047ea:	687b      	ldr	r3, [r7, #4]
 80047ec:	681b      	ldr	r3, [r3, #0]
 80047ee:	681a      	ldr	r2, [r3, #0]
 80047f0:	687b      	ldr	r3, [r7, #4]
 80047f2:	681b      	ldr	r3, [r3, #0]
 80047f4:	f022 0201 	bic.w	r2, r2, #1
 80047f8:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 80047fa:	687b      	ldr	r3, [r7, #4]
 80047fc:	681b      	ldr	r3, [r3, #0]
 80047fe:	681a      	ldr	r2, [r3, #0]
 8004800:	687b      	ldr	r3, [r7, #4]
 8004802:	681b      	ldr	r3, [r3, #0]
 8004804:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8004808:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 800480a:	687b      	ldr	r3, [r7, #4]
 800480c:	681b      	ldr	r3, [r3, #0]
 800480e:	6819      	ldr	r1, [r3, #0]
 8004810:	687b      	ldr	r3, [r7, #4]
 8004812:	681b      	ldr	r3, [r3, #0]
 8004814:	683a      	ldr	r2, [r7, #0]
 8004816:	430a      	orrs	r2, r1
 8004818:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 800481a:	687b      	ldr	r3, [r7, #4]
 800481c:	681b      	ldr	r3, [r3, #0]
 800481e:	681a      	ldr	r2, [r3, #0]
 8004820:	687b      	ldr	r3, [r7, #4]
 8004822:	681b      	ldr	r3, [r3, #0]
 8004824:	f042 0201 	orr.w	r2, r2, #1
 8004828:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800482a:	687b      	ldr	r3, [r7, #4]
 800482c:	2220      	movs	r2, #32
 800482e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004832:	687b      	ldr	r3, [r7, #4]
 8004834:	2200      	movs	r2, #0
 8004836:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 800483a:	2300      	movs	r3, #0
 800483c:	e000      	b.n	8004840 <HAL_I2CEx_ConfigAnalogFilter+0xd0>
  }
  else
  {
    return HAL_BUSY;
 800483e:	2302      	movs	r3, #2
  }
}
 8004840:	4618      	mov	r0, r3
 8004842:	3708      	adds	r7, #8
 8004844:	46bd      	mov	sp, r7
 8004846:	bd80      	pop	{r7, pc}
 8004848:	40005400 	.word	0x40005400
 800484c:	40005800 	.word	0x40005800
 8004850:	40005c00 	.word	0x40005c00
 8004854:	58001c00 	.word	0x58001c00
 8004858:	08010b50 	.word	0x08010b50

0800485c <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 800485c:	b580      	push	{r7, lr}
 800485e:	b084      	sub	sp, #16
 8004860:	af00      	add	r7, sp, #0
 8004862:	6078      	str	r0, [r7, #4]
 8004864:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg;

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
 8004866:	687b      	ldr	r3, [r7, #4]
 8004868:	681b      	ldr	r3, [r3, #0]
 800486a:	4a31      	ldr	r2, [pc, #196]	; (8004930 <HAL_I2CEx_ConfigDigitalFilter+0xd4>)
 800486c:	4293      	cmp	r3, r2
 800486e:	d012      	beq.n	8004896 <HAL_I2CEx_ConfigDigitalFilter+0x3a>
 8004870:	687b      	ldr	r3, [r7, #4]
 8004872:	681b      	ldr	r3, [r3, #0]
 8004874:	4a2f      	ldr	r2, [pc, #188]	; (8004934 <HAL_I2CEx_ConfigDigitalFilter+0xd8>)
 8004876:	4293      	cmp	r3, r2
 8004878:	d00d      	beq.n	8004896 <HAL_I2CEx_ConfigDigitalFilter+0x3a>
 800487a:	687b      	ldr	r3, [r7, #4]
 800487c:	681b      	ldr	r3, [r3, #0]
 800487e:	4a2e      	ldr	r2, [pc, #184]	; (8004938 <HAL_I2CEx_ConfigDigitalFilter+0xdc>)
 8004880:	4293      	cmp	r3, r2
 8004882:	d008      	beq.n	8004896 <HAL_I2CEx_ConfigDigitalFilter+0x3a>
 8004884:	687b      	ldr	r3, [r7, #4]
 8004886:	681b      	ldr	r3, [r3, #0]
 8004888:	4a2c      	ldr	r2, [pc, #176]	; (800493c <HAL_I2CEx_ConfigDigitalFilter+0xe0>)
 800488a:	4293      	cmp	r3, r2
 800488c:	d003      	beq.n	8004896 <HAL_I2CEx_ConfigDigitalFilter+0x3a>
 800488e:	2192      	movs	r1, #146	; 0x92
 8004890:	482b      	ldr	r0, [pc, #172]	; (8004940 <HAL_I2CEx_ConfigDigitalFilter+0xe4>)
 8004892:	f7fc fc49 	bl	8001128 <assert_failed>
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));
 8004896:	683b      	ldr	r3, [r7, #0]
 8004898:	2b0f      	cmp	r3, #15
 800489a:	d903      	bls.n	80048a4 <HAL_I2CEx_ConfigDigitalFilter+0x48>
 800489c:	2193      	movs	r1, #147	; 0x93
 800489e:	4828      	ldr	r0, [pc, #160]	; (8004940 <HAL_I2CEx_ConfigDigitalFilter+0xe4>)
 80048a0:	f7fc fc42 	bl	8001128 <assert_failed>

  if (hi2c->State == HAL_I2C_STATE_READY)
 80048a4:	687b      	ldr	r3, [r7, #4]
 80048a6:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80048aa:	b2db      	uxtb	r3, r3
 80048ac:	2b20      	cmp	r3, #32
 80048ae:	d139      	bne.n	8004924 <HAL_I2CEx_ConfigDigitalFilter+0xc8>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80048b0:	687b      	ldr	r3, [r7, #4]
 80048b2:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80048b6:	2b01      	cmp	r3, #1
 80048b8:	d101      	bne.n	80048be <HAL_I2CEx_ConfigDigitalFilter+0x62>
 80048ba:	2302      	movs	r3, #2
 80048bc:	e033      	b.n	8004926 <HAL_I2CEx_ConfigDigitalFilter+0xca>
 80048be:	687b      	ldr	r3, [r7, #4]
 80048c0:	2201      	movs	r2, #1
 80048c2:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 80048c6:	687b      	ldr	r3, [r7, #4]
 80048c8:	2224      	movs	r2, #36	; 0x24
 80048ca:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80048ce:	687b      	ldr	r3, [r7, #4]
 80048d0:	681b      	ldr	r3, [r3, #0]
 80048d2:	681a      	ldr	r2, [r3, #0]
 80048d4:	687b      	ldr	r3, [r7, #4]
 80048d6:	681b      	ldr	r3, [r3, #0]
 80048d8:	f022 0201 	bic.w	r2, r2, #1
 80048dc:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 80048de:	687b      	ldr	r3, [r7, #4]
 80048e0:	681b      	ldr	r3, [r3, #0]
 80048e2:	681b      	ldr	r3, [r3, #0]
 80048e4:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 80048e6:	68fb      	ldr	r3, [r7, #12]
 80048e8:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 80048ec:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 80048ee:	683b      	ldr	r3, [r7, #0]
 80048f0:	021b      	lsls	r3, r3, #8
 80048f2:	68fa      	ldr	r2, [r7, #12]
 80048f4:	4313      	orrs	r3, r2
 80048f6:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 80048f8:	687b      	ldr	r3, [r7, #4]
 80048fa:	681b      	ldr	r3, [r3, #0]
 80048fc:	68fa      	ldr	r2, [r7, #12]
 80048fe:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8004900:	687b      	ldr	r3, [r7, #4]
 8004902:	681b      	ldr	r3, [r3, #0]
 8004904:	681a      	ldr	r2, [r3, #0]
 8004906:	687b      	ldr	r3, [r7, #4]
 8004908:	681b      	ldr	r3, [r3, #0]
 800490a:	f042 0201 	orr.w	r2, r2, #1
 800490e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8004910:	687b      	ldr	r3, [r7, #4]
 8004912:	2220      	movs	r2, #32
 8004914:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004918:	687b      	ldr	r3, [r7, #4]
 800491a:	2200      	movs	r2, #0
 800491c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8004920:	2300      	movs	r3, #0
 8004922:	e000      	b.n	8004926 <HAL_I2CEx_ConfigDigitalFilter+0xca>
  }
  else
  {
    return HAL_BUSY;
 8004924:	2302      	movs	r3, #2
  }
}
 8004926:	4618      	mov	r0, r3
 8004928:	3710      	adds	r7, #16
 800492a:	46bd      	mov	sp, r7
 800492c:	bd80      	pop	{r7, pc}
 800492e:	bf00      	nop
 8004930:	40005400 	.word	0x40005400
 8004934:	40005800 	.word	0x40005800
 8004938:	40005c00 	.word	0x40005c00
 800493c:	58001c00 	.word	0x58001c00
 8004940:	08010b50 	.word	0x08010b50

08004944 <HAL_JPEG_Init>:
  * @param  hjpeg pointer to a JPEG_HandleTypeDef structure that contains
  *         the configuration information for JPEG module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_JPEG_Init(JPEG_HandleTypeDef *hjpeg)
{
 8004944:	b580      	push	{r7, lr}
 8004946:	b082      	sub	sp, #8
 8004948:	af00      	add	r7, sp, #0
 800494a:	6078      	str	r0, [r7, #4]
    99,  99,  99,  99,  99,  99,  99,  99,
    99,  99,  99,  99,  99,  99,  99,  99
  };

  /* Check the JPEG handle allocation */
  if (hjpeg == NULL)
 800494c:	687b      	ldr	r3, [r7, #4]
 800494e:	2b00      	cmp	r3, #0
 8004950:	d101      	bne.n	8004956 <HAL_JPEG_Init+0x12>
  {
    return HAL_ERROR;
 8004952:	2301      	movs	r3, #1
 8004954:	e070      	b.n	8004a38 <HAL_JPEG_Init+0xf4>

    /* Init the low level hardware */
    hjpeg->MspInitCallback(hjpeg);
  }
#else
  if (hjpeg->State == HAL_JPEG_STATE_RESET)
 8004956:	687b      	ldr	r3, [r7, #4]
 8004958:	f893 304d 	ldrb.w	r3, [r3, #77]	; 0x4d
 800495c:	b2db      	uxtb	r3, r3
 800495e:	2b00      	cmp	r3, #0
 8004960:	d106      	bne.n	8004970 <HAL_JPEG_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hjpeg->Lock = HAL_UNLOCKED;
 8004962:	687b      	ldr	r3, [r7, #4]
 8004964:	2200      	movs	r2, #0
 8004966:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c

    /* Init the low level hardware : GPIO, CLOCK */
    HAL_JPEG_MspInit(hjpeg);
 800496a:	6878      	ldr	r0, [r7, #4]
 800496c:	f7fc f92c 	bl	8000bc8 <HAL_JPEG_MspInit>
  }
#endif /* USE_HAL_JPEG_REGISTER_CALLBACKS */

  /* Change the JPEG state */
  hjpeg->State = HAL_JPEG_STATE_BUSY;
 8004970:	687b      	ldr	r3, [r7, #4]
 8004972:	2202      	movs	r2, #2
 8004974:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d

  /* Start the JPEG Core*/
  __HAL_JPEG_ENABLE(hjpeg);
 8004978:	687b      	ldr	r3, [r7, #4]
 800497a:	681b      	ldr	r3, [r3, #0]
 800497c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800497e:	687b      	ldr	r3, [r7, #4]
 8004980:	681b      	ldr	r3, [r3, #0]
 8004982:	f042 0201 	orr.w	r2, r2, #1
 8004986:	631a      	str	r2, [r3, #48]	; 0x30

  /* Stop the JPEG encoding/decoding process*/
  hjpeg->Instance->CONFR0 &=  ~JPEG_CONFR0_START;
 8004988:	687b      	ldr	r3, [r7, #4]
 800498a:	681b      	ldr	r3, [r3, #0]
 800498c:	681a      	ldr	r2, [r3, #0]
 800498e:	687b      	ldr	r3, [r7, #4]
 8004990:	681b      	ldr	r3, [r3, #0]
 8004992:	f022 0201 	bic.w	r2, r2, #1
 8004996:	601a      	str	r2, [r3, #0]

  /* Disable All Interrupts */
  __HAL_JPEG_DISABLE_IT(hjpeg, JPEG_INTERRUPT_MASK);
 8004998:	687b      	ldr	r3, [r7, #4]
 800499a:	681b      	ldr	r3, [r3, #0]
 800499c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800499e:	687b      	ldr	r3, [r7, #4]
 80049a0:	681b      	ldr	r3, [r3, #0]
 80049a2:	f022 027e 	bic.w	r2, r2, #126	; 0x7e
 80049a6:	631a      	str	r2, [r3, #48]	; 0x30


  /* Flush input and output FIFOs*/
  hjpeg->Instance->CR |= JPEG_CR_IFF;
 80049a8:	687b      	ldr	r3, [r7, #4]
 80049aa:	681b      	ldr	r3, [r3, #0]
 80049ac:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80049ae:	687b      	ldr	r3, [r7, #4]
 80049b0:	681b      	ldr	r3, [r3, #0]
 80049b2:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80049b6:	631a      	str	r2, [r3, #48]	; 0x30
  hjpeg->Instance->CR |= JPEG_CR_OFF;
 80049b8:	687b      	ldr	r3, [r7, #4]
 80049ba:	681b      	ldr	r3, [r3, #0]
 80049bc:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80049be:	687b      	ldr	r3, [r7, #4]
 80049c0:	681b      	ldr	r3, [r3, #0]
 80049c2:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80049c6:	631a      	str	r2, [r3, #48]	; 0x30

  /* Clear all flags */
  __HAL_JPEG_CLEAR_FLAG(hjpeg, JPEG_FLAG_ALL);
 80049c8:	687b      	ldr	r3, [r7, #4]
 80049ca:	681b      	ldr	r3, [r3, #0]
 80049cc:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80049ce:	687b      	ldr	r3, [r7, #4]
 80049d0:	681b      	ldr	r3, [r3, #0]
 80049d2:	f042 0260 	orr.w	r2, r2, #96	; 0x60
 80049d6:	639a      	str	r2, [r3, #56]	; 0x38

  /* init default quantization tables*/
  hjpeg->QuantTable0 = (uint8_t *)((uint32_t)JPEG_LUM_QuantTable);
 80049d8:	687b      	ldr	r3, [r7, #4]
 80049da:	4a19      	ldr	r2, [pc, #100]	; (8004a40 <HAL_JPEG_Init+0xfc>)
 80049dc:	63da      	str	r2, [r3, #60]	; 0x3c
  hjpeg->QuantTable1 = (uint8_t *)((uint32_t)JPEG_CHROM_QuantTable);
 80049de:	687b      	ldr	r3, [r7, #4]
 80049e0:	4a18      	ldr	r2, [pc, #96]	; (8004a44 <HAL_JPEG_Init+0x100>)
 80049e2:	641a      	str	r2, [r3, #64]	; 0x40
  hjpeg->QuantTable2 = NULL;
 80049e4:	687b      	ldr	r3, [r7, #4]
 80049e6:	2200      	movs	r2, #0
 80049e8:	645a      	str	r2, [r3, #68]	; 0x44
  hjpeg->QuantTable3 = NULL;
 80049ea:	687b      	ldr	r3, [r7, #4]
 80049ec:	2200      	movs	r2, #0
 80049ee:	649a      	str	r2, [r3, #72]	; 0x48

  /* init the default Huffman tables*/
  if (JPEG_Set_HuffEnc_Mem(hjpeg) != HAL_OK)
 80049f0:	6878      	ldr	r0, [r7, #4]
 80049f2:	f000 fae9 	bl	8004fc8 <JPEG_Set_HuffEnc_Mem>
 80049f6:	4603      	mov	r3, r0
 80049f8:	2b00      	cmp	r3, #0
 80049fa:	d004      	beq.n	8004a06 <HAL_JPEG_Init+0xc2>
  {
    hjpeg->ErrorCode = HAL_JPEG_ERROR_HUFF_TABLE;
 80049fc:	687b      	ldr	r3, [r7, #4]
 80049fe:	2201      	movs	r2, #1
 8004a00:	651a      	str	r2, [r3, #80]	; 0x50

    return HAL_ERROR;
 8004a02:	2301      	movs	r3, #1
 8004a04:	e018      	b.n	8004a38 <HAL_JPEG_Init+0xf4>
  }

  /* Enable header processing*/
  hjpeg->Instance->CONFR1 |= JPEG_CONFR1_HDR;
 8004a06:	687b      	ldr	r3, [r7, #4]
 8004a08:	681b      	ldr	r3, [r3, #0]
 8004a0a:	685a      	ldr	r2, [r3, #4]
 8004a0c:	687b      	ldr	r3, [r7, #4]
 8004a0e:	681b      	ldr	r3, [r3, #0]
 8004a10:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8004a14:	605a      	str	r2, [r3, #4]

  /* Reset JpegInCount and JpegOutCount */
  hjpeg->JpegInCount = 0;
 8004a16:	687b      	ldr	r3, [r7, #4]
 8004a18:	2200      	movs	r2, #0
 8004a1a:	621a      	str	r2, [r3, #32]
  hjpeg->JpegOutCount = 0;
 8004a1c:	687b      	ldr	r3, [r7, #4]
 8004a1e:	2200      	movs	r2, #0
 8004a20:	625a      	str	r2, [r3, #36]	; 0x24

  /* Change the JPEG state */
  hjpeg->State = HAL_JPEG_STATE_READY;
 8004a22:	687b      	ldr	r3, [r7, #4]
 8004a24:	2201      	movs	r2, #1
 8004a26:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d

  /* Reset the JPEG ErrorCode */
  hjpeg->ErrorCode = HAL_JPEG_ERROR_NONE;
 8004a2a:	687b      	ldr	r3, [r7, #4]
 8004a2c:	2200      	movs	r2, #0
 8004a2e:	651a      	str	r2, [r3, #80]	; 0x50

  /*Clear the context filelds*/
  hjpeg->Context = 0;
 8004a30:	687b      	ldr	r3, [r7, #4]
 8004a32:	2200      	movs	r2, #0
 8004a34:	655a      	str	r2, [r3, #84]	; 0x54

  /* Return function status */
  return HAL_OK;
 8004a36:	2300      	movs	r3, #0
}
 8004a38:	4618      	mov	r0, r3
 8004a3a:	3708      	adds	r7, #8
 8004a3c:	46bd      	mov	sp, r7
 8004a3e:	bd80      	pop	{r7, pc}
 8004a40:	08011288 	.word	0x08011288
 8004a44:	080112c8 	.word	0x080112c8

08004a48 <JPEG_Bits_To_SizeCodes>:
  * @param  Huffcode pointer to codes table
  * @param  LastK pointer to last Coeff (table dimmension)
  * @retval HAL status
  */
static HAL_StatusTypeDef JPEG_Bits_To_SizeCodes(uint8_t *Bits, uint8_t *Huffsize, uint32_t *Huffcode, uint32_t *LastK)
{
 8004a48:	b480      	push	{r7}
 8004a4a:	b08b      	sub	sp, #44	; 0x2c
 8004a4c:	af00      	add	r7, sp, #0
 8004a4e:	60f8      	str	r0, [r7, #12]
 8004a50:	60b9      	str	r1, [r7, #8]
 8004a52:	607a      	str	r2, [r7, #4]
 8004a54:	603b      	str	r3, [r7, #0]
  uint32_t i, p, l, code, si;

  /* Figure C.1: Generation of table of Huffman code sizes */
  p = 0;
 8004a56:	2300      	movs	r3, #0
 8004a58:	623b      	str	r3, [r7, #32]
  for (l = 0; l < 16UL; l++)
 8004a5a:	2300      	movs	r3, #0
 8004a5c:	61fb      	str	r3, [r7, #28]
 8004a5e:	e020      	b.n	8004aa2 <JPEG_Bits_To_SizeCodes+0x5a>
  {
    i = (uint32_t)Bits[l];
 8004a60:	68fa      	ldr	r2, [r7, #12]
 8004a62:	69fb      	ldr	r3, [r7, #28]
 8004a64:	4413      	add	r3, r2
 8004a66:	781b      	ldrb	r3, [r3, #0]
 8004a68:	627b      	str	r3, [r7, #36]	; 0x24
    if ((p + i) > 256UL)
 8004a6a:	6a3a      	ldr	r2, [r7, #32]
 8004a6c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004a6e:	4413      	add	r3, r2
 8004a70:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004a74:	d90f      	bls.n	8004a96 <JPEG_Bits_To_SizeCodes+0x4e>
    {
      /* check for table overflow */
      return HAL_ERROR;
 8004a76:	2301      	movs	r3, #1
 8004a78:	e055      	b.n	8004b26 <JPEG_Bits_To_SizeCodes+0xde>
    }
    while (i != 0UL)
    {
      Huffsize[p] = (uint8_t) l + 1U;
 8004a7a:	69fb      	ldr	r3, [r7, #28]
 8004a7c:	b2da      	uxtb	r2, r3
 8004a7e:	68b9      	ldr	r1, [r7, #8]
 8004a80:	6a3b      	ldr	r3, [r7, #32]
 8004a82:	440b      	add	r3, r1
 8004a84:	3201      	adds	r2, #1
 8004a86:	b2d2      	uxtb	r2, r2
 8004a88:	701a      	strb	r2, [r3, #0]
      p++;
 8004a8a:	6a3b      	ldr	r3, [r7, #32]
 8004a8c:	3301      	adds	r3, #1
 8004a8e:	623b      	str	r3, [r7, #32]
      i--;
 8004a90:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004a92:	3b01      	subs	r3, #1
 8004a94:	627b      	str	r3, [r7, #36]	; 0x24
    while (i != 0UL)
 8004a96:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004a98:	2b00      	cmp	r3, #0
 8004a9a:	d1ee      	bne.n	8004a7a <JPEG_Bits_To_SizeCodes+0x32>
  for (l = 0; l < 16UL; l++)
 8004a9c:	69fb      	ldr	r3, [r7, #28]
 8004a9e:	3301      	adds	r3, #1
 8004aa0:	61fb      	str	r3, [r7, #28]
 8004aa2:	69fb      	ldr	r3, [r7, #28]
 8004aa4:	2b0f      	cmp	r3, #15
 8004aa6:	d9db      	bls.n	8004a60 <JPEG_Bits_To_SizeCodes+0x18>
    }
  }
  Huffsize[p] = 0;
 8004aa8:	68ba      	ldr	r2, [r7, #8]
 8004aaa:	6a3b      	ldr	r3, [r7, #32]
 8004aac:	4413      	add	r3, r2
 8004aae:	2200      	movs	r2, #0
 8004ab0:	701a      	strb	r2, [r3, #0]
  *LastK = p;
 8004ab2:	683b      	ldr	r3, [r7, #0]
 8004ab4:	6a3a      	ldr	r2, [r7, #32]
 8004ab6:	601a      	str	r2, [r3, #0]

  /* Figure C.2: Generation of table of Huffman codes */
  code = 0;
 8004ab8:	2300      	movs	r3, #0
 8004aba:	61bb      	str	r3, [r7, #24]
  si = Huffsize[0];
 8004abc:	68bb      	ldr	r3, [r7, #8]
 8004abe:	781b      	ldrb	r3, [r3, #0]
 8004ac0:	617b      	str	r3, [r7, #20]
  p = 0;
 8004ac2:	2300      	movs	r3, #0
 8004ac4:	623b      	str	r3, [r7, #32]
  while (Huffsize[p] != 0U)
 8004ac6:	e027      	b.n	8004b18 <JPEG_Bits_To_SizeCodes+0xd0>
  {
    while (((uint32_t) Huffsize[p]) == si)
    {
      Huffcode[p] = code;
 8004ac8:	6a3b      	ldr	r3, [r7, #32]
 8004aca:	009b      	lsls	r3, r3, #2
 8004acc:	687a      	ldr	r2, [r7, #4]
 8004ace:	4413      	add	r3, r2
 8004ad0:	69ba      	ldr	r2, [r7, #24]
 8004ad2:	601a      	str	r2, [r3, #0]
      p++;
 8004ad4:	6a3b      	ldr	r3, [r7, #32]
 8004ad6:	3301      	adds	r3, #1
 8004ad8:	623b      	str	r3, [r7, #32]
      code++;
 8004ada:	69bb      	ldr	r3, [r7, #24]
 8004adc:	3301      	adds	r3, #1
 8004ade:	61bb      	str	r3, [r7, #24]
    while (((uint32_t) Huffsize[p]) == si)
 8004ae0:	68ba      	ldr	r2, [r7, #8]
 8004ae2:	6a3b      	ldr	r3, [r7, #32]
 8004ae4:	4413      	add	r3, r2
 8004ae6:	781b      	ldrb	r3, [r3, #0]
 8004ae8:	461a      	mov	r2, r3
 8004aea:	697b      	ldr	r3, [r7, #20]
 8004aec:	4293      	cmp	r3, r2
 8004aee:	d0eb      	beq.n	8004ac8 <JPEG_Bits_To_SizeCodes+0x80>
    }
    /* code must fit in "size" bits (si), no code is allowed to be all ones*/
    if(si > 31UL)
 8004af0:	697b      	ldr	r3, [r7, #20]
 8004af2:	2b1f      	cmp	r3, #31
 8004af4:	d901      	bls.n	8004afa <JPEG_Bits_To_SizeCodes+0xb2>
    {
      return HAL_ERROR;
 8004af6:	2301      	movs	r3, #1
 8004af8:	e015      	b.n	8004b26 <JPEG_Bits_To_SizeCodes+0xde>
    }
    if (((uint32_t) code) >= (((uint32_t) 1) << si))
 8004afa:	2201      	movs	r2, #1
 8004afc:	697b      	ldr	r3, [r7, #20]
 8004afe:	fa02 f303 	lsl.w	r3, r2, r3
 8004b02:	69ba      	ldr	r2, [r7, #24]
 8004b04:	429a      	cmp	r2, r3
 8004b06:	d301      	bcc.n	8004b0c <JPEG_Bits_To_SizeCodes+0xc4>
    {
      return HAL_ERROR;
 8004b08:	2301      	movs	r3, #1
 8004b0a:	e00c      	b.n	8004b26 <JPEG_Bits_To_SizeCodes+0xde>
    }
    code <<= 1;
 8004b0c:	69bb      	ldr	r3, [r7, #24]
 8004b0e:	005b      	lsls	r3, r3, #1
 8004b10:	61bb      	str	r3, [r7, #24]
    si++;
 8004b12:	697b      	ldr	r3, [r7, #20]
 8004b14:	3301      	adds	r3, #1
 8004b16:	617b      	str	r3, [r7, #20]
  while (Huffsize[p] != 0U)
 8004b18:	68ba      	ldr	r2, [r7, #8]
 8004b1a:	6a3b      	ldr	r3, [r7, #32]
 8004b1c:	4413      	add	r3, r2
 8004b1e:	781b      	ldrb	r3, [r3, #0]
 8004b20:	2b00      	cmp	r3, #0
 8004b22:	d1dd      	bne.n	8004ae0 <JPEG_Bits_To_SizeCodes+0x98>
  }
  /* Return function status */
  return HAL_OK;
 8004b24:	2300      	movs	r3, #0
}
 8004b26:	4618      	mov	r0, r3
 8004b28:	372c      	adds	r7, #44	; 0x2c
 8004b2a:	46bd      	mov	sp, r7
 8004b2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b30:	4770      	bx	lr

08004b32 <JPEG_ACHuff_BitsVals_To_SizeCodes>:
  * @param  AC_SizeCodesTable pointer to AC huffman Sizes/Codes table
  * @retval HAL status
  */
static HAL_StatusTypeDef JPEG_ACHuff_BitsVals_To_SizeCodes(JPEG_ACHuffTableTypeDef *AC_BitsValsTable,
                                                           JPEG_AC_HuffCodeTableTypeDef *AC_SizeCodesTable)
{
 8004b32:	b580      	push	{r7, lr}
 8004b34:	f5ad 6da5 	sub.w	sp, sp, #1320	; 0x528
 8004b38:	af00      	add	r7, sp, #0
 8004b3a:	1d3b      	adds	r3, r7, #4
 8004b3c:	6018      	str	r0, [r3, #0]
 8004b3e:	463b      	mov	r3, r7
 8004b40:	6019      	str	r1, [r3, #0]
  uint32_t huffcode[257];
  uint32_t k;
  uint32_t l, lsb, msb;
  uint32_t lastK;

  error = JPEG_Bits_To_SizeCodes(AC_BitsValsTable->Bits, huffsize, huffcode, &lastK);
 8004b42:	1d3b      	adds	r3, r7, #4
 8004b44:	6818      	ldr	r0, [r3, #0]
 8004b46:	f107 0308 	add.w	r3, r7, #8
 8004b4a:	f107 020c 	add.w	r2, r7, #12
 8004b4e:	f507 6182 	add.w	r1, r7, #1040	; 0x410
 8004b52:	f7ff ff79 	bl	8004a48 <JPEG_Bits_To_SizeCodes>
 8004b56:	4603      	mov	r3, r0
 8004b58:	f887 351f 	strb.w	r3, [r7, #1311]	; 0x51f
  if (error != HAL_OK)
 8004b5c:	f897 351f 	ldrb.w	r3, [r7, #1311]	; 0x51f
 8004b60:	2b00      	cmp	r3, #0
 8004b62:	d002      	beq.n	8004b6a <JPEG_ACHuff_BitsVals_To_SizeCodes+0x38>
  {
    return  error;
 8004b64:	f897 351f 	ldrb.w	r3, [r7, #1311]	; 0x51f
 8004b68:	e066      	b.n	8004c38 <JPEG_ACHuff_BitsVals_To_SizeCodes+0x106>
  }

  /* Figure C.3: Ordering procedure for encoding procedure code tables */
  k = 0;
 8004b6a:	2300      	movs	r3, #0
 8004b6c:	f8c7 3524 	str.w	r3, [r7, #1316]	; 0x524

  while (k < lastK)
 8004b70:	e05a      	b.n	8004c28 <JPEG_ACHuff_BitsVals_To_SizeCodes+0xf6>
  {
    l = AC_BitsValsTable->HuffVal[k];
 8004b72:	1d3b      	adds	r3, r7, #4
 8004b74:	681a      	ldr	r2, [r3, #0]
 8004b76:	f8d7 3524 	ldr.w	r3, [r7, #1316]	; 0x524
 8004b7a:	4413      	add	r3, r2
 8004b7c:	3310      	adds	r3, #16
 8004b7e:	781b      	ldrb	r3, [r3, #0]
 8004b80:	f8c7 3520 	str.w	r3, [r7, #1312]	; 0x520
    if (l == 0UL)
 8004b84:	f8d7 3520 	ldr.w	r3, [r7, #1312]	; 0x520
 8004b88:	2b00      	cmp	r3, #0
 8004b8a:	d103      	bne.n	8004b94 <JPEG_ACHuff_BitsVals_To_SizeCodes+0x62>
    {
      l = 160; /*l = 0x00 EOB code*/
 8004b8c:	23a0      	movs	r3, #160	; 0xa0
 8004b8e:	f8c7 3520 	str.w	r3, [r7, #1312]	; 0x520
 8004b92:	e021      	b.n	8004bd8 <JPEG_ACHuff_BitsVals_To_SizeCodes+0xa6>
    }
    else if (l == 0xF0UL) /* l = 0xF0 ZRL code*/
 8004b94:	f8d7 3520 	ldr.w	r3, [r7, #1312]	; 0x520
 8004b98:	2bf0      	cmp	r3, #240	; 0xf0
 8004b9a:	d103      	bne.n	8004ba4 <JPEG_ACHuff_BitsVals_To_SizeCodes+0x72>
    {
      l = 161;
 8004b9c:	23a1      	movs	r3, #161	; 0xa1
 8004b9e:	f8c7 3520 	str.w	r3, [r7, #1312]	; 0x520
 8004ba2:	e019      	b.n	8004bd8 <JPEG_ACHuff_BitsVals_To_SizeCodes+0xa6>
    }
    else
    {
      msb = (l & 0xF0UL) >> 4;
 8004ba4:	f8d7 3520 	ldr.w	r3, [r7, #1312]	; 0x520
 8004ba8:	091b      	lsrs	r3, r3, #4
 8004baa:	f003 030f 	and.w	r3, r3, #15
 8004bae:	f8c7 3518 	str.w	r3, [r7, #1304]	; 0x518
      lsb = (l & 0x0FUL);
 8004bb2:	f8d7 3520 	ldr.w	r3, [r7, #1312]	; 0x520
 8004bb6:	f003 030f 	and.w	r3, r3, #15
 8004bba:	f8c7 3514 	str.w	r3, [r7, #1300]	; 0x514
      l = (msb * 10UL) + lsb - 1UL;
 8004bbe:	f8d7 2518 	ldr.w	r2, [r7, #1304]	; 0x518
 8004bc2:	4613      	mov	r3, r2
 8004bc4:	009b      	lsls	r3, r3, #2
 8004bc6:	4413      	add	r3, r2
 8004bc8:	005b      	lsls	r3, r3, #1
 8004bca:	461a      	mov	r2, r3
 8004bcc:	f8d7 3514 	ldr.w	r3, [r7, #1300]	; 0x514
 8004bd0:	4413      	add	r3, r2
 8004bd2:	3b01      	subs	r3, #1
 8004bd4:	f8c7 3520 	str.w	r3, [r7, #1312]	; 0x520
    }
    if (l >= JPEG_AC_HUFF_TABLE_SIZE)
 8004bd8:	f8d7 3520 	ldr.w	r3, [r7, #1312]	; 0x520
 8004bdc:	2ba1      	cmp	r3, #161	; 0xa1
 8004bde:	d901      	bls.n	8004be4 <JPEG_ACHuff_BitsVals_To_SizeCodes+0xb2>
    {
      return HAL_ERROR; /* Huffman Table overflow error*/
 8004be0:	2301      	movs	r3, #1
 8004be2:	e029      	b.n	8004c38 <JPEG_ACHuff_BitsVals_To_SizeCodes+0x106>
    }
    else
    {
      AC_SizeCodesTable->HuffmanCode[l] = huffcode[k];
 8004be4:	f107 030c 	add.w	r3, r7, #12
 8004be8:	f8d7 2524 	ldr.w	r2, [r7, #1316]	; 0x524
 8004bec:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8004bf0:	463b      	mov	r3, r7
 8004bf2:	6819      	ldr	r1, [r3, #0]
 8004bf4:	f8d7 3520 	ldr.w	r3, [r7, #1312]	; 0x520
 8004bf8:	3328      	adds	r3, #40	; 0x28
 8004bfa:	009b      	lsls	r3, r3, #2
 8004bfc:	440b      	add	r3, r1
 8004bfe:	605a      	str	r2, [r3, #4]
      AC_SizeCodesTable->CodeLength[l] = huffsize[k] - 1U;
 8004c00:	f507 6282 	add.w	r2, r7, #1040	; 0x410
 8004c04:	f8d7 3524 	ldr.w	r3, [r7, #1316]	; 0x524
 8004c08:	4413      	add	r3, r2
 8004c0a:	781b      	ldrb	r3, [r3, #0]
 8004c0c:	3b01      	subs	r3, #1
 8004c0e:	b2d9      	uxtb	r1, r3
 8004c10:	463b      	mov	r3, r7
 8004c12:	681a      	ldr	r2, [r3, #0]
 8004c14:	f8d7 3520 	ldr.w	r3, [r7, #1312]	; 0x520
 8004c18:	4413      	add	r3, r2
 8004c1a:	460a      	mov	r2, r1
 8004c1c:	701a      	strb	r2, [r3, #0]
      k++;
 8004c1e:	f8d7 3524 	ldr.w	r3, [r7, #1316]	; 0x524
 8004c22:	3301      	adds	r3, #1
 8004c24:	f8c7 3524 	str.w	r3, [r7, #1316]	; 0x524
  while (k < lastK)
 8004c28:	f107 0308 	add.w	r3, r7, #8
 8004c2c:	681b      	ldr	r3, [r3, #0]
 8004c2e:	f8d7 2524 	ldr.w	r2, [r7, #1316]	; 0x524
 8004c32:	429a      	cmp	r2, r3
 8004c34:	d39d      	bcc.n	8004b72 <JPEG_ACHuff_BitsVals_To_SizeCodes+0x40>
    }
  }

  /* Return function status */
  return HAL_OK;
 8004c36:	2300      	movs	r3, #0
}
 8004c38:	4618      	mov	r0, r3
 8004c3a:	f507 67a5 	add.w	r7, r7, #1320	; 0x528
 8004c3e:	46bd      	mov	sp, r7
 8004c40:	bd80      	pop	{r7, pc}

08004c42 <JPEG_DCHuff_BitsVals_To_SizeCodes>:
  * @param  DC_SizeCodesTable pointer to DC huffman Sizes/Codes table
  * @retval HAL status
  */
static HAL_StatusTypeDef JPEG_DCHuff_BitsVals_To_SizeCodes(JPEG_DCHuffTableTypeDef *DC_BitsValsTable,
                                                           JPEG_DC_HuffCodeTableTypeDef *DC_SizeCodesTable)
{
 8004c42:	b580      	push	{r7, lr}
 8004c44:	f5ad 6da4 	sub.w	sp, sp, #1312	; 0x520
 8004c48:	af00      	add	r7, sp, #0
 8004c4a:	1d3b      	adds	r3, r7, #4
 8004c4c:	6018      	str	r0, [r3, #0]
 8004c4e:	463b      	mov	r3, r7
 8004c50:	6019      	str	r1, [r3, #0]
  uint32_t k;
  uint32_t l;
  uint32_t lastK;
  uint8_t huffsize[257];
  uint32_t huffcode[257];
  error = JPEG_Bits_To_SizeCodes(DC_BitsValsTable->Bits, huffsize, huffcode, &lastK);
 8004c52:	1d3b      	adds	r3, r7, #4
 8004c54:	6818      	ldr	r0, [r3, #0]
 8004c56:	f507 63a2 	add.w	r3, r7, #1296	; 0x510
 8004c5a:	f107 0208 	add.w	r2, r7, #8
 8004c5e:	f207 410c 	addw	r1, r7, #1036	; 0x40c
 8004c62:	f7ff fef1 	bl	8004a48 <JPEG_Bits_To_SizeCodes>
 8004c66:	4603      	mov	r3, r0
 8004c68:	f887 351b 	strb.w	r3, [r7, #1307]	; 0x51b
  if (error != HAL_OK)
 8004c6c:	f897 351b 	ldrb.w	r3, [r7, #1307]	; 0x51b
 8004c70:	2b00      	cmp	r3, #0
 8004c72:	d002      	beq.n	8004c7a <JPEG_DCHuff_BitsVals_To_SizeCodes+0x38>
  {
    return  error;
 8004c74:	f897 351b 	ldrb.w	r3, [r7, #1307]	; 0x51b
 8004c78:	e03b      	b.n	8004cf2 <JPEG_DCHuff_BitsVals_To_SizeCodes+0xb0>
  }
  /* Figure C.3: ordering procedure for encoding procedure code tables */
  k = 0;
 8004c7a:	2300      	movs	r3, #0
 8004c7c:	f8c7 351c 	str.w	r3, [r7, #1308]	; 0x51c

  while (k < lastK)
 8004c80:	e030      	b.n	8004ce4 <JPEG_DCHuff_BitsVals_To_SizeCodes+0xa2>
  {
    l = DC_BitsValsTable->HuffVal[k];
 8004c82:	1d3b      	adds	r3, r7, #4
 8004c84:	681a      	ldr	r2, [r3, #0]
 8004c86:	f8d7 351c 	ldr.w	r3, [r7, #1308]	; 0x51c
 8004c8a:	4413      	add	r3, r2
 8004c8c:	3310      	adds	r3, #16
 8004c8e:	781b      	ldrb	r3, [r3, #0]
 8004c90:	f8c7 3514 	str.w	r3, [r7, #1300]	; 0x514
    if (l >= JPEG_DC_HUFF_TABLE_SIZE)
 8004c94:	f8d7 3514 	ldr.w	r3, [r7, #1300]	; 0x514
 8004c98:	2b0b      	cmp	r3, #11
 8004c9a:	d901      	bls.n	8004ca0 <JPEG_DCHuff_BitsVals_To_SizeCodes+0x5e>
    {
      return HAL_ERROR; /* Huffman Table overflow error*/
 8004c9c:	2301      	movs	r3, #1
 8004c9e:	e028      	b.n	8004cf2 <JPEG_DCHuff_BitsVals_To_SizeCodes+0xb0>
    }
    else
    {
      DC_SizeCodesTable->HuffmanCode[l] = huffcode[k];
 8004ca0:	f107 0308 	add.w	r3, r7, #8
 8004ca4:	f8d7 251c 	ldr.w	r2, [r7, #1308]	; 0x51c
 8004ca8:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8004cac:	463b      	mov	r3, r7
 8004cae:	6819      	ldr	r1, [r3, #0]
 8004cb0:	f8d7 3514 	ldr.w	r3, [r7, #1300]	; 0x514
 8004cb4:	3302      	adds	r3, #2
 8004cb6:	009b      	lsls	r3, r3, #2
 8004cb8:	440b      	add	r3, r1
 8004cba:	605a      	str	r2, [r3, #4]
      DC_SizeCodesTable->CodeLength[l] = huffsize[k] - 1U;
 8004cbc:	f207 420c 	addw	r2, r7, #1036	; 0x40c
 8004cc0:	f8d7 351c 	ldr.w	r3, [r7, #1308]	; 0x51c
 8004cc4:	4413      	add	r3, r2
 8004cc6:	781b      	ldrb	r3, [r3, #0]
 8004cc8:	3b01      	subs	r3, #1
 8004cca:	b2d9      	uxtb	r1, r3
 8004ccc:	463b      	mov	r3, r7
 8004cce:	681a      	ldr	r2, [r3, #0]
 8004cd0:	f8d7 3514 	ldr.w	r3, [r7, #1300]	; 0x514
 8004cd4:	4413      	add	r3, r2
 8004cd6:	460a      	mov	r2, r1
 8004cd8:	701a      	strb	r2, [r3, #0]
      k++;
 8004cda:	f8d7 351c 	ldr.w	r3, [r7, #1308]	; 0x51c
 8004cde:	3301      	adds	r3, #1
 8004ce0:	f8c7 351c 	str.w	r3, [r7, #1308]	; 0x51c
  while (k < lastK)
 8004ce4:	f8d7 3510 	ldr.w	r3, [r7, #1296]	; 0x510
 8004ce8:	f8d7 251c 	ldr.w	r2, [r7, #1308]	; 0x51c
 8004cec:	429a      	cmp	r2, r3
 8004cee:	d3c8      	bcc.n	8004c82 <JPEG_DCHuff_BitsVals_To_SizeCodes+0x40>
    }
  }

  /* Return function status */
  return HAL_OK;
 8004cf0:	2300      	movs	r3, #0
}
 8004cf2:	4618      	mov	r0, r3
 8004cf4:	f507 67a4 	add.w	r7, r7, #1312	; 0x520
 8004cf8:	46bd      	mov	sp, r7
 8004cfa:	bd80      	pop	{r7, pc}

08004cfc <JPEG_Set_HuffDC_Mem>:
  * @param  DCTableAddress Encoder DC huffman table address it could be HUFFENC_DC0 or HUFFENC_DC1.
  * @retval HAL status
  */
static HAL_StatusTypeDef JPEG_Set_HuffDC_Mem(JPEG_HandleTypeDef *hjpeg, JPEG_DCHuffTableTypeDef *HuffTableDC,
                                             const __IO uint32_t *DCTableAddress)
{
 8004cfc:	b580      	push	{r7, lr}
 8004cfe:	b09a      	sub	sp, #104	; 0x68
 8004d00:	af00      	add	r7, sp, #0
 8004d02:	60f8      	str	r0, [r7, #12]
 8004d04:	60b9      	str	r1, [r7, #8]
 8004d06:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef error;
  JPEG_DC_HuffCodeTableTypeDef dcSizeCodesTable;
  uint32_t i, lsb, msb;
  __IO uint32_t *address, *addressDef;

  if (DCTableAddress == (hjpeg->Instance->HUFFENC_DC0))
 8004d08:	68fb      	ldr	r3, [r7, #12]
 8004d0a:	681b      	ldr	r3, [r3, #0]
 8004d0c:	f503 63f8 	add.w	r3, r3, #1984	; 0x7c0
 8004d10:	687a      	ldr	r2, [r7, #4]
 8004d12:	429a      	cmp	r2, r3
 8004d14:	d106      	bne.n	8004d24 <JPEG_Set_HuffDC_Mem+0x28>
  {
    address = (hjpeg->Instance->HUFFENC_DC0 + (JPEG_DC_HUFF_TABLE_SIZE / 2UL));
 8004d16:	68fb      	ldr	r3, [r7, #12]
 8004d18:	681b      	ldr	r3, [r3, #0]
 8004d1a:	f503 63f8 	add.w	r3, r3, #1984	; 0x7c0
 8004d1e:	3318      	adds	r3, #24
 8004d20:	663b      	str	r3, [r7, #96]	; 0x60
 8004d22:	e00f      	b.n	8004d44 <JPEG_Set_HuffDC_Mem+0x48>
  }
  else if (DCTableAddress == (hjpeg->Instance->HUFFENC_DC1))
 8004d24:	68fb      	ldr	r3, [r7, #12]
 8004d26:	681b      	ldr	r3, [r3, #0]
 8004d28:	f503 63fc 	add.w	r3, r3, #2016	; 0x7e0
 8004d2c:	687a      	ldr	r2, [r7, #4]
 8004d2e:	429a      	cmp	r2, r3
 8004d30:	d106      	bne.n	8004d40 <JPEG_Set_HuffDC_Mem+0x44>
  {
    address = (hjpeg->Instance->HUFFENC_DC1 + (JPEG_DC_HUFF_TABLE_SIZE / 2UL));
 8004d32:	68fb      	ldr	r3, [r7, #12]
 8004d34:	681b      	ldr	r3, [r3, #0]
 8004d36:	f503 63fc 	add.w	r3, r3, #2016	; 0x7e0
 8004d3a:	3318      	adds	r3, #24
 8004d3c:	663b      	str	r3, [r7, #96]	; 0x60
 8004d3e:	e001      	b.n	8004d44 <JPEG_Set_HuffDC_Mem+0x48>
  }
  else
  {
    return HAL_ERROR;
 8004d40:	2301      	movs	r3, #1
 8004d42:	e05b      	b.n	8004dfc <JPEG_Set_HuffDC_Mem+0x100>
  }

  if (HuffTableDC != NULL)
 8004d44:	68bb      	ldr	r3, [r7, #8]
 8004d46:	2b00      	cmp	r3, #0
 8004d48:	d057      	beq.n	8004dfa <JPEG_Set_HuffDC_Mem+0xfe>
  {
    error = JPEG_DCHuff_BitsVals_To_SizeCodes(HuffTableDC, &dcSizeCodesTable);
 8004d4a:	f107 0314 	add.w	r3, r7, #20
 8004d4e:	4619      	mov	r1, r3
 8004d50:	68b8      	ldr	r0, [r7, #8]
 8004d52:	f7ff ff76 	bl	8004c42 <JPEG_DCHuff_BitsVals_To_SizeCodes>
 8004d56:	4603      	mov	r3, r0
 8004d58:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
    if (error != HAL_OK)
 8004d5c:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8004d60:	2b00      	cmp	r3, #0
 8004d62:	d002      	beq.n	8004d6a <JPEG_Set_HuffDC_Mem+0x6e>
    {
      return  error;
 8004d64:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8004d68:	e048      	b.n	8004dfc <JPEG_Set_HuffDC_Mem+0x100>
    }
    addressDef = address;
 8004d6a:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8004d6c:	65bb      	str	r3, [r7, #88]	; 0x58
    *addressDef = 0x0FFF0FFF;
 8004d6e:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8004d70:	f06f 22f0 	mvn.w	r2, #4026593280	; 0xf000f000
 8004d74:	601a      	str	r2, [r3, #0]
    addressDef++;
 8004d76:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8004d78:	3304      	adds	r3, #4
 8004d7a:	65bb      	str	r3, [r7, #88]	; 0x58
    *addressDef = 0x0FFF0FFF;
 8004d7c:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8004d7e:	f06f 22f0 	mvn.w	r2, #4026593280	; 0xf000f000
 8004d82:	601a      	str	r2, [r3, #0]

    i = JPEG_DC_HUFF_TABLE_SIZE;
 8004d84:	230c      	movs	r3, #12
 8004d86:	667b      	str	r3, [r7, #100]	; 0x64
    while (i > 1UL)
 8004d88:	e034      	b.n	8004df4 <JPEG_Set_HuffDC_Mem+0xf8>
    {
      i--;
 8004d8a:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8004d8c:	3b01      	subs	r3, #1
 8004d8e:	667b      	str	r3, [r7, #100]	; 0x64
      address --;
 8004d90:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8004d92:	3b04      	subs	r3, #4
 8004d94:	663b      	str	r3, [r7, #96]	; 0x60
      msb = ((uint32_t)(((uint32_t)dcSizeCodesTable.CodeLength[i] & 0xFU) << 8)) | ((uint32_t)dcSizeCodesTable.HuffmanCode[i] &
 8004d96:	f107 0214 	add.w	r2, r7, #20
 8004d9a:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8004d9c:	4413      	add	r3, r2
 8004d9e:	781b      	ldrb	r3, [r3, #0]
 8004da0:	021b      	lsls	r3, r3, #8
 8004da2:	f403 6270 	and.w	r2, r3, #3840	; 0xf00
 8004da6:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8004da8:	3302      	adds	r3, #2
 8004daa:	009b      	lsls	r3, r3, #2
 8004dac:	f107 0168 	add.w	r1, r7, #104	; 0x68
 8004db0:	440b      	add	r3, r1
 8004db2:	f853 3c50 	ldr.w	r3, [r3, #-80]
 8004db6:	b2db      	uxtb	r3, r3
 8004db8:	4313      	orrs	r3, r2
 8004dba:	657b      	str	r3, [r7, #84]	; 0x54
                                                                                   0xFFUL);
      i--;
 8004dbc:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8004dbe:	3b01      	subs	r3, #1
 8004dc0:	667b      	str	r3, [r7, #100]	; 0x64
      lsb = ((uint32_t)(((uint32_t)dcSizeCodesTable.CodeLength[i] & 0xFU) << 8)) | ((uint32_t)dcSizeCodesTable.HuffmanCode[i] &
 8004dc2:	f107 0214 	add.w	r2, r7, #20
 8004dc6:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8004dc8:	4413      	add	r3, r2
 8004dca:	781b      	ldrb	r3, [r3, #0]
 8004dcc:	021b      	lsls	r3, r3, #8
 8004dce:	f403 6270 	and.w	r2, r3, #3840	; 0xf00
 8004dd2:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8004dd4:	3302      	adds	r3, #2
 8004dd6:	009b      	lsls	r3, r3, #2
 8004dd8:	f107 0168 	add.w	r1, r7, #104	; 0x68
 8004ddc:	440b      	add	r3, r1
 8004dde:	f853 3c50 	ldr.w	r3, [r3, #-80]
 8004de2:	b2db      	uxtb	r3, r3
 8004de4:	4313      	orrs	r3, r2
 8004de6:	653b      	str	r3, [r7, #80]	; 0x50
                                                                                   0xFFUL);

      *address = lsb | (msb << 16);
 8004de8:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8004dea:	041a      	lsls	r2, r3, #16
 8004dec:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8004dee:	431a      	orrs	r2, r3
 8004df0:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8004df2:	601a      	str	r2, [r3, #0]
    while (i > 1UL)
 8004df4:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8004df6:	2b01      	cmp	r3, #1
 8004df8:	d8c7      	bhi.n	8004d8a <JPEG_Set_HuffDC_Mem+0x8e>
    }
  }

  /* Return function status */
  return HAL_OK;
 8004dfa:	2300      	movs	r3, #0
}
 8004dfc:	4618      	mov	r0, r3
 8004dfe:	3768      	adds	r7, #104	; 0x68
 8004e00:	46bd      	mov	sp, r7
 8004e02:	bd80      	pop	{r7, pc}

08004e04 <JPEG_Set_HuffAC_Mem>:
  * @param  ACTableAddress Encoder AC huffman table address it could be HUFFENC_AC0 or HUFFENC_AC1.
  * @retval HAL status
  */
static HAL_StatusTypeDef JPEG_Set_HuffAC_Mem(JPEG_HandleTypeDef *hjpeg, JPEG_ACHuffTableTypeDef *HuffTableAC,
                                             const __IO uint32_t *ACTableAddress)
{
 8004e04:	b580      	push	{r7, lr}
 8004e06:	f5ad 7d56 	sub.w	sp, sp, #856	; 0x358
 8004e0a:	af00      	add	r7, sp, #0
 8004e0c:	f107 030c 	add.w	r3, r7, #12
 8004e10:	6018      	str	r0, [r3, #0]
 8004e12:	f107 0308 	add.w	r3, r7, #8
 8004e16:	6019      	str	r1, [r3, #0]
 8004e18:	1d3b      	adds	r3, r7, #4
 8004e1a:	601a      	str	r2, [r3, #0]
  HAL_StatusTypeDef error;
  JPEG_AC_HuffCodeTableTypeDef acSizeCodesTable;
  uint32_t i, lsb, msb;
  __IO uint32_t *address, *addressDef;

  if (ACTableAddress == (hjpeg->Instance->HUFFENC_AC0))
 8004e1c:	f107 030c 	add.w	r3, r7, #12
 8004e20:	681b      	ldr	r3, [r3, #0]
 8004e22:	681b      	ldr	r3, [r3, #0]
 8004e24:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004e28:	1d3a      	adds	r2, r7, #4
 8004e2a:	6812      	ldr	r2, [r2, #0]
 8004e2c:	429a      	cmp	r2, r3
 8004e2e:	d10a      	bne.n	8004e46 <JPEG_Set_HuffAC_Mem+0x42>
  {
    address = (hjpeg->Instance->HUFFENC_AC0 + (JPEG_AC_HUFF_TABLE_SIZE / 2UL));
 8004e30:	f107 030c 	add.w	r3, r7, #12
 8004e34:	681b      	ldr	r3, [r3, #0]
 8004e36:	681b      	ldr	r3, [r3, #0]
 8004e38:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004e3c:	f503 73a2 	add.w	r3, r3, #324	; 0x144
 8004e40:	f8c7 3350 	str.w	r3, [r7, #848]	; 0x350
 8004e44:	e016      	b.n	8004e74 <JPEG_Set_HuffAC_Mem+0x70>
  }
  else if (ACTableAddress == (hjpeg->Instance->HUFFENC_AC1))
 8004e46:	f107 030c 	add.w	r3, r7, #12
 8004e4a:	681b      	ldr	r3, [r3, #0]
 8004e4c:	681b      	ldr	r3, [r3, #0]
 8004e4e:	f503 63cc 	add.w	r3, r3, #1632	; 0x660
 8004e52:	1d3a      	adds	r2, r7, #4
 8004e54:	6812      	ldr	r2, [r2, #0]
 8004e56:	429a      	cmp	r2, r3
 8004e58:	d10a      	bne.n	8004e70 <JPEG_Set_HuffAC_Mem+0x6c>
  {
    address = (hjpeg->Instance->HUFFENC_AC1 + (JPEG_AC_HUFF_TABLE_SIZE / 2UL));
 8004e5a:	f107 030c 	add.w	r3, r7, #12
 8004e5e:	681b      	ldr	r3, [r3, #0]
 8004e60:	681b      	ldr	r3, [r3, #0]
 8004e62:	f503 63cc 	add.w	r3, r3, #1632	; 0x660
 8004e66:	f503 73a2 	add.w	r3, r3, #324	; 0x144
 8004e6a:	f8c7 3350 	str.w	r3, [r7, #848]	; 0x350
 8004e6e:	e001      	b.n	8004e74 <JPEG_Set_HuffAC_Mem+0x70>
  }
  else
  {
    return HAL_ERROR;
 8004e70:	2301      	movs	r3, #1
 8004e72:	e09c      	b.n	8004fae <JPEG_Set_HuffAC_Mem+0x1aa>
  }

  if (HuffTableAC != NULL)
 8004e74:	f107 0308 	add.w	r3, r7, #8
 8004e78:	681b      	ldr	r3, [r3, #0]
 8004e7a:	2b00      	cmp	r3, #0
 8004e7c:	f000 8096 	beq.w	8004fac <JPEG_Set_HuffAC_Mem+0x1a8>
  {
    error = JPEG_ACHuff_BitsVals_To_SizeCodes(HuffTableAC, &acSizeCodesTable);
 8004e80:	f107 0214 	add.w	r2, r7, #20
 8004e84:	f107 0308 	add.w	r3, r7, #8
 8004e88:	4611      	mov	r1, r2
 8004e8a:	6818      	ldr	r0, [r3, #0]
 8004e8c:	f7ff fe51 	bl	8004b32 <JPEG_ACHuff_BitsVals_To_SizeCodes>
 8004e90:	4603      	mov	r3, r0
 8004e92:	f887 334b 	strb.w	r3, [r7, #843]	; 0x34b
    if (error != HAL_OK)
 8004e96:	f897 334b 	ldrb.w	r3, [r7, #843]	; 0x34b
 8004e9a:	2b00      	cmp	r3, #0
 8004e9c:	d002      	beq.n	8004ea4 <JPEG_Set_HuffAC_Mem+0xa0>
    {
      return  error;
 8004e9e:	f897 334b 	ldrb.w	r3, [r7, #843]	; 0x34b
 8004ea2:	e084      	b.n	8004fae <JPEG_Set_HuffAC_Mem+0x1aa>
    }
    /* Default values settings: 162:167 FFFh , 168:175 FD0h_FD7h */
    /* Locations 162:175 of each AC table contain information used internally by the core */

    addressDef = address;
 8004ea4:	f8d7 3350 	ldr.w	r3, [r7, #848]	; 0x350
 8004ea8:	f8c7 334c 	str.w	r3, [r7, #844]	; 0x34c
    for (i = 0; i < 3UL; i++)
 8004eac:	2300      	movs	r3, #0
 8004eae:	f8c7 3354 	str.w	r3, [r7, #852]	; 0x354
 8004eb2:	e00e      	b.n	8004ed2 <JPEG_Set_HuffAC_Mem+0xce>
    {
      *addressDef = 0x0FFF0FFF;
 8004eb4:	f8d7 334c 	ldr.w	r3, [r7, #844]	; 0x34c
 8004eb8:	f06f 22f0 	mvn.w	r2, #4026593280	; 0xf000f000
 8004ebc:	601a      	str	r2, [r3, #0]
      addressDef++;
 8004ebe:	f8d7 334c 	ldr.w	r3, [r7, #844]	; 0x34c
 8004ec2:	3304      	adds	r3, #4
 8004ec4:	f8c7 334c 	str.w	r3, [r7, #844]	; 0x34c
    for (i = 0; i < 3UL; i++)
 8004ec8:	f8d7 3354 	ldr.w	r3, [r7, #852]	; 0x354
 8004ecc:	3301      	adds	r3, #1
 8004ece:	f8c7 3354 	str.w	r3, [r7, #852]	; 0x354
 8004ed2:	f8d7 3354 	ldr.w	r3, [r7, #852]	; 0x354
 8004ed6:	2b02      	cmp	r3, #2
 8004ed8:	d9ec      	bls.n	8004eb4 <JPEG_Set_HuffAC_Mem+0xb0>
    }
    *addressDef = 0x0FD10FD0;
 8004eda:	f8d7 334c 	ldr.w	r3, [r7, #844]	; 0x34c
 8004ede:	4a36      	ldr	r2, [pc, #216]	; (8004fb8 <JPEG_Set_HuffAC_Mem+0x1b4>)
 8004ee0:	601a      	str	r2, [r3, #0]
    addressDef++;
 8004ee2:	f8d7 334c 	ldr.w	r3, [r7, #844]	; 0x34c
 8004ee6:	3304      	adds	r3, #4
 8004ee8:	f8c7 334c 	str.w	r3, [r7, #844]	; 0x34c
    *addressDef = 0x0FD30FD2;
 8004eec:	f8d7 334c 	ldr.w	r3, [r7, #844]	; 0x34c
 8004ef0:	4a32      	ldr	r2, [pc, #200]	; (8004fbc <JPEG_Set_HuffAC_Mem+0x1b8>)
 8004ef2:	601a      	str	r2, [r3, #0]
    addressDef++;
 8004ef4:	f8d7 334c 	ldr.w	r3, [r7, #844]	; 0x34c
 8004ef8:	3304      	adds	r3, #4
 8004efa:	f8c7 334c 	str.w	r3, [r7, #844]	; 0x34c
    *addressDef = 0x0FD50FD4;
 8004efe:	f8d7 334c 	ldr.w	r3, [r7, #844]	; 0x34c
 8004f02:	4a2f      	ldr	r2, [pc, #188]	; (8004fc0 <JPEG_Set_HuffAC_Mem+0x1bc>)
 8004f04:	601a      	str	r2, [r3, #0]
    addressDef++;
 8004f06:	f8d7 334c 	ldr.w	r3, [r7, #844]	; 0x34c
 8004f0a:	3304      	adds	r3, #4
 8004f0c:	f8c7 334c 	str.w	r3, [r7, #844]	; 0x34c
    *addressDef = 0x0FD70FD6;
 8004f10:	f8d7 334c 	ldr.w	r3, [r7, #844]	; 0x34c
 8004f14:	4a2b      	ldr	r2, [pc, #172]	; (8004fc4 <JPEG_Set_HuffAC_Mem+0x1c0>)
 8004f16:	601a      	str	r2, [r3, #0]
    /* end of Locations 162:175  */


    i = JPEG_AC_HUFF_TABLE_SIZE;
 8004f18:	23a2      	movs	r3, #162	; 0xa2
 8004f1a:	f8c7 3354 	str.w	r3, [r7, #852]	; 0x354
    while (i > 1UL)
 8004f1e:	e041      	b.n	8004fa4 <JPEG_Set_HuffAC_Mem+0x1a0>
    {
      i--;
 8004f20:	f8d7 3354 	ldr.w	r3, [r7, #852]	; 0x354
 8004f24:	3b01      	subs	r3, #1
 8004f26:	f8c7 3354 	str.w	r3, [r7, #852]	; 0x354
      address--;
 8004f2a:	f8d7 3350 	ldr.w	r3, [r7, #848]	; 0x350
 8004f2e:	3b04      	subs	r3, #4
 8004f30:	f8c7 3350 	str.w	r3, [r7, #848]	; 0x350
      msb = ((uint32_t)(((uint32_t)acSizeCodesTable.CodeLength[i] & 0xFU) << 8)) | ((uint32_t)acSizeCodesTable.HuffmanCode[i] &
 8004f34:	f107 0214 	add.w	r2, r7, #20
 8004f38:	f8d7 3354 	ldr.w	r3, [r7, #852]	; 0x354
 8004f3c:	4413      	add	r3, r2
 8004f3e:	781b      	ldrb	r3, [r3, #0]
 8004f40:	021b      	lsls	r3, r3, #8
 8004f42:	f403 6270 	and.w	r2, r3, #3840	; 0xf00
 8004f46:	f107 0114 	add.w	r1, r7, #20
 8004f4a:	f8d7 3354 	ldr.w	r3, [r7, #852]	; 0x354
 8004f4e:	3328      	adds	r3, #40	; 0x28
 8004f50:	009b      	lsls	r3, r3, #2
 8004f52:	440b      	add	r3, r1
 8004f54:	685b      	ldr	r3, [r3, #4]
 8004f56:	b2db      	uxtb	r3, r3
 8004f58:	4313      	orrs	r3, r2
 8004f5a:	f8c7 3344 	str.w	r3, [r7, #836]	; 0x344
                                                                                   0xFFUL);
      i--;
 8004f5e:	f8d7 3354 	ldr.w	r3, [r7, #852]	; 0x354
 8004f62:	3b01      	subs	r3, #1
 8004f64:	f8c7 3354 	str.w	r3, [r7, #852]	; 0x354
      lsb = ((uint32_t)(((uint32_t)acSizeCodesTable.CodeLength[i] & 0xFU) << 8)) | ((uint32_t)acSizeCodesTable.HuffmanCode[i] &
 8004f68:	f107 0214 	add.w	r2, r7, #20
 8004f6c:	f8d7 3354 	ldr.w	r3, [r7, #852]	; 0x354
 8004f70:	4413      	add	r3, r2
 8004f72:	781b      	ldrb	r3, [r3, #0]
 8004f74:	021b      	lsls	r3, r3, #8
 8004f76:	f403 6270 	and.w	r2, r3, #3840	; 0xf00
 8004f7a:	f107 0114 	add.w	r1, r7, #20
 8004f7e:	f8d7 3354 	ldr.w	r3, [r7, #852]	; 0x354
 8004f82:	3328      	adds	r3, #40	; 0x28
 8004f84:	009b      	lsls	r3, r3, #2
 8004f86:	440b      	add	r3, r1
 8004f88:	685b      	ldr	r3, [r3, #4]
 8004f8a:	b2db      	uxtb	r3, r3
 8004f8c:	4313      	orrs	r3, r2
 8004f8e:	f8c7 3340 	str.w	r3, [r7, #832]	; 0x340
                                                                                   0xFFUL);

      *address = lsb | (msb << 16);
 8004f92:	f8d7 3344 	ldr.w	r3, [r7, #836]	; 0x344
 8004f96:	041a      	lsls	r2, r3, #16
 8004f98:	f8d7 3340 	ldr.w	r3, [r7, #832]	; 0x340
 8004f9c:	431a      	orrs	r2, r3
 8004f9e:	f8d7 3350 	ldr.w	r3, [r7, #848]	; 0x350
 8004fa2:	601a      	str	r2, [r3, #0]
    while (i > 1UL)
 8004fa4:	f8d7 3354 	ldr.w	r3, [r7, #852]	; 0x354
 8004fa8:	2b01      	cmp	r3, #1
 8004faa:	d8b9      	bhi.n	8004f20 <JPEG_Set_HuffAC_Mem+0x11c>
    }
  }

  /* Return function status */
  return HAL_OK;
 8004fac:	2300      	movs	r3, #0
}
 8004fae:	4618      	mov	r0, r3
 8004fb0:	f507 7756 	add.w	r7, r7, #856	; 0x358
 8004fb4:	46bd      	mov	sp, r7
 8004fb6:	bd80      	pop	{r7, pc}
 8004fb8:	0fd10fd0 	.word	0x0fd10fd0
 8004fbc:	0fd30fd2 	.word	0x0fd30fd2
 8004fc0:	0fd50fd4 	.word	0x0fd50fd4
 8004fc4:	0fd70fd6 	.word	0x0fd70fd6

08004fc8 <JPEG_Set_HuffEnc_Mem>:
  * @param  hjpeg pointer to a JPEG_HandleTypeDef structure that contains
  *         the configuration information for JPEG module
  * @retval None
  */
static HAL_StatusTypeDef JPEG_Set_HuffEnc_Mem(JPEG_HandleTypeDef *hjpeg)
{
 8004fc8:	b580      	push	{r7, lr}
 8004fca:	b084      	sub	sp, #16
 8004fcc:	af00      	add	r7, sp, #0
 8004fce:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef error;

  JPEG_Set_Huff_DHTMem(hjpeg);
 8004fd0:	6878      	ldr	r0, [r7, #4]
 8004fd2:	f000 f84d 	bl	8005070 <JPEG_Set_Huff_DHTMem>
  error = JPEG_Set_HuffAC_Mem(hjpeg, (JPEG_ACHuffTableTypeDef *)(uint32_t)&JPEG_ACLUM_HuffTable,
                              (hjpeg->Instance->HUFFENC_AC0));
 8004fd6:	687b      	ldr	r3, [r7, #4]
 8004fd8:	681b      	ldr	r3, [r3, #0]
 8004fda:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
  error = JPEG_Set_HuffAC_Mem(hjpeg, (JPEG_ACHuffTableTypeDef *)(uint32_t)&JPEG_ACLUM_HuffTable,
 8004fde:	461a      	mov	r2, r3
 8004fe0:	491f      	ldr	r1, [pc, #124]	; (8005060 <JPEG_Set_HuffEnc_Mem+0x98>)
 8004fe2:	6878      	ldr	r0, [r7, #4]
 8004fe4:	f7ff ff0e 	bl	8004e04 <JPEG_Set_HuffAC_Mem>
 8004fe8:	4603      	mov	r3, r0
 8004fea:	73fb      	strb	r3, [r7, #15]
  if (error != HAL_OK)
 8004fec:	7bfb      	ldrb	r3, [r7, #15]
 8004fee:	2b00      	cmp	r3, #0
 8004ff0:	d001      	beq.n	8004ff6 <JPEG_Set_HuffEnc_Mem+0x2e>
  {
    return  error;
 8004ff2:	7bfb      	ldrb	r3, [r7, #15]
 8004ff4:	e030      	b.n	8005058 <JPEG_Set_HuffEnc_Mem+0x90>
  }

  error = JPEG_Set_HuffAC_Mem(hjpeg, (JPEG_ACHuffTableTypeDef *)(uint32_t)&JPEG_ACCHROM_HuffTable,
                              (hjpeg->Instance->HUFFENC_AC1));
 8004ff6:	687b      	ldr	r3, [r7, #4]
 8004ff8:	681b      	ldr	r3, [r3, #0]
 8004ffa:	f503 63cc 	add.w	r3, r3, #1632	; 0x660
  error = JPEG_Set_HuffAC_Mem(hjpeg, (JPEG_ACHuffTableTypeDef *)(uint32_t)&JPEG_ACCHROM_HuffTable,
 8004ffe:	461a      	mov	r2, r3
 8005000:	4918      	ldr	r1, [pc, #96]	; (8005064 <JPEG_Set_HuffEnc_Mem+0x9c>)
 8005002:	6878      	ldr	r0, [r7, #4]
 8005004:	f7ff fefe 	bl	8004e04 <JPEG_Set_HuffAC_Mem>
 8005008:	4603      	mov	r3, r0
 800500a:	73fb      	strb	r3, [r7, #15]
  if (error != HAL_OK)
 800500c:	7bfb      	ldrb	r3, [r7, #15]
 800500e:	2b00      	cmp	r3, #0
 8005010:	d001      	beq.n	8005016 <JPEG_Set_HuffEnc_Mem+0x4e>
  {
    return  error;
 8005012:	7bfb      	ldrb	r3, [r7, #15]
 8005014:	e020      	b.n	8005058 <JPEG_Set_HuffEnc_Mem+0x90>
  }

  error = JPEG_Set_HuffDC_Mem(hjpeg, (JPEG_DCHuffTableTypeDef *)(uint32_t)&JPEG_DCLUM_HuffTable,
                              hjpeg->Instance->HUFFENC_DC0);
 8005016:	687b      	ldr	r3, [r7, #4]
 8005018:	681b      	ldr	r3, [r3, #0]
 800501a:	f503 63f8 	add.w	r3, r3, #1984	; 0x7c0
  error = JPEG_Set_HuffDC_Mem(hjpeg, (JPEG_DCHuffTableTypeDef *)(uint32_t)&JPEG_DCLUM_HuffTable,
 800501e:	461a      	mov	r2, r3
 8005020:	4911      	ldr	r1, [pc, #68]	; (8005068 <JPEG_Set_HuffEnc_Mem+0xa0>)
 8005022:	6878      	ldr	r0, [r7, #4]
 8005024:	f7ff fe6a 	bl	8004cfc <JPEG_Set_HuffDC_Mem>
 8005028:	4603      	mov	r3, r0
 800502a:	73fb      	strb	r3, [r7, #15]
  if (error != HAL_OK)
 800502c:	7bfb      	ldrb	r3, [r7, #15]
 800502e:	2b00      	cmp	r3, #0
 8005030:	d001      	beq.n	8005036 <JPEG_Set_HuffEnc_Mem+0x6e>
  {
    return  error;
 8005032:	7bfb      	ldrb	r3, [r7, #15]
 8005034:	e010      	b.n	8005058 <JPEG_Set_HuffEnc_Mem+0x90>
  }

  error = JPEG_Set_HuffDC_Mem(hjpeg, (JPEG_DCHuffTableTypeDef *)(uint32_t)&JPEG_DCCHROM_HuffTable,
                              hjpeg->Instance->HUFFENC_DC1);
 8005036:	687b      	ldr	r3, [r7, #4]
 8005038:	681b      	ldr	r3, [r3, #0]
 800503a:	f503 63fc 	add.w	r3, r3, #2016	; 0x7e0
  error = JPEG_Set_HuffDC_Mem(hjpeg, (JPEG_DCHuffTableTypeDef *)(uint32_t)&JPEG_DCCHROM_HuffTable,
 800503e:	461a      	mov	r2, r3
 8005040:	490a      	ldr	r1, [pc, #40]	; (800506c <JPEG_Set_HuffEnc_Mem+0xa4>)
 8005042:	6878      	ldr	r0, [r7, #4]
 8005044:	f7ff fe5a 	bl	8004cfc <JPEG_Set_HuffDC_Mem>
 8005048:	4603      	mov	r3, r0
 800504a:	73fb      	strb	r3, [r7, #15]
  if (error != HAL_OK)
 800504c:	7bfb      	ldrb	r3, [r7, #15]
 800504e:	2b00      	cmp	r3, #0
 8005050:	d001      	beq.n	8005056 <JPEG_Set_HuffEnc_Mem+0x8e>
  {
    return  error;
 8005052:	7bfb      	ldrb	r3, [r7, #15]
 8005054:	e000      	b.n	8005058 <JPEG_Set_HuffEnc_Mem+0x90>
  }
  /* Return function status */
  return HAL_OK;
 8005056:	2300      	movs	r3, #0
}
 8005058:	4618      	mov	r0, r3
 800505a:	3710      	adds	r7, #16
 800505c:	46bd      	mov	sp, r7
 800505e:	bd80      	pop	{r7, pc}
 8005060:	08011120 	.word	0x08011120
 8005064:	080111d4 	.word	0x080111d4
 8005068:	080110e8 	.word	0x080110e8
 800506c:	08011104 	.word	0x08011104

08005070 <JPEG_Set_Huff_DHTMem>:
  * @param  hjpeg pointer to a JPEG_HandleTypeDef structure that contains
  *         the configuration information for JPEG module
  * @retval None
  */
static void JPEG_Set_Huff_DHTMem(JPEG_HandleTypeDef *hjpeg)
{
 8005070:	b480      	push	{r7}
 8005072:	b08b      	sub	sp, #44	; 0x2c
 8005074:	af00      	add	r7, sp, #0
 8005076:	6078      	str	r0, [r7, #4]
  JPEG_ACHuffTableTypeDef *HuffTableAC0 = (JPEG_ACHuffTableTypeDef *)(uint32_t)&JPEG_ACLUM_HuffTable;
 8005078:	4b80      	ldr	r3, [pc, #512]	; (800527c <JPEG_Set_Huff_DHTMem+0x20c>)
 800507a:	61fb      	str	r3, [r7, #28]
  JPEG_ACHuffTableTypeDef *HuffTableAC1 = (JPEG_ACHuffTableTypeDef *)(uint32_t)&JPEG_ACCHROM_HuffTable;
 800507c:	4b80      	ldr	r3, [pc, #512]	; (8005280 <JPEG_Set_Huff_DHTMem+0x210>)
 800507e:	61bb      	str	r3, [r7, #24]
  JPEG_DCHuffTableTypeDef *HuffTableDC0 = (JPEG_DCHuffTableTypeDef *)(uint32_t)&JPEG_DCLUM_HuffTable;
 8005080:	4b80      	ldr	r3, [pc, #512]	; (8005284 <JPEG_Set_Huff_DHTMem+0x214>)
 8005082:	617b      	str	r3, [r7, #20]
  JPEG_DCHuffTableTypeDef *HuffTableDC1 = (JPEG_DCHuffTableTypeDef *)(uint32_t)&JPEG_DCCHROM_HuffTable;
 8005084:	4b80      	ldr	r3, [pc, #512]	; (8005288 <JPEG_Set_Huff_DHTMem+0x218>)
 8005086:	613b      	str	r3, [r7, #16]
  uint32_t value, index;
  __IO uint32_t *address;

  /* DC0 Huffman Table : BITS*/
  /* DC0 BITS is a 16 Bytes table i.e 4x32bits words from DHTMEM base address to DHTMEM + 3*/
  address = (hjpeg->Instance->DHTMEM + 3);
 8005088:	687b      	ldr	r3, [r7, #4]
 800508a:	681b      	ldr	r3, [r3, #0]
 800508c:	f503 7358 	add.w	r3, r3, #864	; 0x360
 8005090:	330c      	adds	r3, #12
 8005092:	623b      	str	r3, [r7, #32]
  index = 16;
 8005094:	2310      	movs	r3, #16
 8005096:	627b      	str	r3, [r7, #36]	; 0x24
  while (index > 3UL)
 8005098:	e01d      	b.n	80050d6 <JPEG_Set_Huff_DHTMem+0x66>
  {

    *address = (((uint32_t)HuffTableDC0->Bits[index - 1UL] & 0xFFUL) << 24) |
 800509a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800509c:	3b01      	subs	r3, #1
 800509e:	697a      	ldr	r2, [r7, #20]
 80050a0:	5cd3      	ldrb	r3, [r2, r3]
 80050a2:	061a      	lsls	r2, r3, #24
               (((uint32_t)HuffTableDC0->Bits[index - 2UL] & 0xFFUL) << 16) |
 80050a4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80050a6:	3b02      	subs	r3, #2
 80050a8:	6979      	ldr	r1, [r7, #20]
 80050aa:	5ccb      	ldrb	r3, [r1, r3]
 80050ac:	041b      	lsls	r3, r3, #16
    *address = (((uint32_t)HuffTableDC0->Bits[index - 1UL] & 0xFFUL) << 24) |
 80050ae:	431a      	orrs	r2, r3
               (((uint32_t)HuffTableDC0->Bits[index - 3UL] & 0xFFUL) << 8) |
 80050b0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80050b2:	3b03      	subs	r3, #3
 80050b4:	6979      	ldr	r1, [r7, #20]
 80050b6:	5ccb      	ldrb	r3, [r1, r3]
 80050b8:	021b      	lsls	r3, r3, #8
               (((uint32_t)HuffTableDC0->Bits[index - 2UL] & 0xFFUL) << 16) |
 80050ba:	4313      	orrs	r3, r2
               ((uint32_t)HuffTableDC0->Bits[index - 4UL] & 0xFFUL);
 80050bc:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80050be:	3a04      	subs	r2, #4
 80050c0:	6979      	ldr	r1, [r7, #20]
 80050c2:	5c8a      	ldrb	r2, [r1, r2]
               (((uint32_t)HuffTableDC0->Bits[index - 3UL] & 0xFFUL) << 8) |
 80050c4:	431a      	orrs	r2, r3
    *address = (((uint32_t)HuffTableDC0->Bits[index - 1UL] & 0xFFUL) << 24) |
 80050c6:	6a3b      	ldr	r3, [r7, #32]
 80050c8:	601a      	str	r2, [r3, #0]
    address--;
 80050ca:	6a3b      	ldr	r3, [r7, #32]
 80050cc:	3b04      	subs	r3, #4
 80050ce:	623b      	str	r3, [r7, #32]
    index -= 4UL;
 80050d0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80050d2:	3b04      	subs	r3, #4
 80050d4:	627b      	str	r3, [r7, #36]	; 0x24
  while (index > 3UL)
 80050d6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80050d8:	2b03      	cmp	r3, #3
 80050da:	d8de      	bhi.n	800509a <JPEG_Set_Huff_DHTMem+0x2a>

  }
  /* DC0 Huffman Table : Val*/
  /* DC0 VALS is a 12 Bytes table i.e 3x32bits words from DHTMEM base address +4 to DHTMEM + 6 */
  address = (hjpeg->Instance->DHTMEM + 6);
 80050dc:	687b      	ldr	r3, [r7, #4]
 80050de:	681b      	ldr	r3, [r3, #0]
 80050e0:	f503 7358 	add.w	r3, r3, #864	; 0x360
 80050e4:	3318      	adds	r3, #24
 80050e6:	623b      	str	r3, [r7, #32]
  index = 12;
 80050e8:	230c      	movs	r3, #12
 80050ea:	627b      	str	r3, [r7, #36]	; 0x24
  while (index > 3UL)
 80050ec:	e021      	b.n	8005132 <JPEG_Set_Huff_DHTMem+0xc2>
  {
    *address = (((uint32_t)HuffTableDC0->HuffVal[index - 1UL] & 0xFFUL) << 24) |
 80050ee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80050f0:	3b01      	subs	r3, #1
 80050f2:	697a      	ldr	r2, [r7, #20]
 80050f4:	4413      	add	r3, r2
 80050f6:	7c1b      	ldrb	r3, [r3, #16]
 80050f8:	061a      	lsls	r2, r3, #24
               (((uint32_t)HuffTableDC0->HuffVal[index - 2UL] & 0xFFUL) << 16) |
 80050fa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80050fc:	3b02      	subs	r3, #2
 80050fe:	6979      	ldr	r1, [r7, #20]
 8005100:	440b      	add	r3, r1
 8005102:	7c1b      	ldrb	r3, [r3, #16]
 8005104:	041b      	lsls	r3, r3, #16
    *address = (((uint32_t)HuffTableDC0->HuffVal[index - 1UL] & 0xFFUL) << 24) |
 8005106:	431a      	orrs	r2, r3
               (((uint32_t)HuffTableDC0->HuffVal[index - 3UL] & 0xFFUL) << 8) |
 8005108:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800510a:	3b03      	subs	r3, #3
 800510c:	6979      	ldr	r1, [r7, #20]
 800510e:	440b      	add	r3, r1
 8005110:	7c1b      	ldrb	r3, [r3, #16]
 8005112:	021b      	lsls	r3, r3, #8
               (((uint32_t)HuffTableDC0->HuffVal[index - 2UL] & 0xFFUL) << 16) |
 8005114:	4313      	orrs	r3, r2
               ((uint32_t)HuffTableDC0->HuffVal[index - 4UL] & 0xFFUL);
 8005116:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005118:	3a04      	subs	r2, #4
 800511a:	6979      	ldr	r1, [r7, #20]
 800511c:	440a      	add	r2, r1
 800511e:	7c12      	ldrb	r2, [r2, #16]
               (((uint32_t)HuffTableDC0->HuffVal[index - 3UL] & 0xFFUL) << 8) |
 8005120:	431a      	orrs	r2, r3
    *address = (((uint32_t)HuffTableDC0->HuffVal[index - 1UL] & 0xFFUL) << 24) |
 8005122:	6a3b      	ldr	r3, [r7, #32]
 8005124:	601a      	str	r2, [r3, #0]
    address--;
 8005126:	6a3b      	ldr	r3, [r7, #32]
 8005128:	3b04      	subs	r3, #4
 800512a:	623b      	str	r3, [r7, #32]
    index -= 4UL;
 800512c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800512e:	3b04      	subs	r3, #4
 8005130:	627b      	str	r3, [r7, #36]	; 0x24
  while (index > 3UL)
 8005132:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005134:	2b03      	cmp	r3, #3
 8005136:	d8da      	bhi.n	80050ee <JPEG_Set_Huff_DHTMem+0x7e>
  }

  /* AC0 Huffman Table : BITS*/
  /* AC0 BITS is a 16 Bytes table i.e 4x32bits words from DHTMEM base address + 7 to DHTMEM + 10*/
  address = (hjpeg->Instance->DHTMEM + 10UL);
 8005138:	687b      	ldr	r3, [r7, #4]
 800513a:	681b      	ldr	r3, [r3, #0]
 800513c:	f503 7358 	add.w	r3, r3, #864	; 0x360
 8005140:	3328      	adds	r3, #40	; 0x28
 8005142:	623b      	str	r3, [r7, #32]
  index = 16;
 8005144:	2310      	movs	r3, #16
 8005146:	627b      	str	r3, [r7, #36]	; 0x24
  while (index > 3UL)
 8005148:	e01d      	b.n	8005186 <JPEG_Set_Huff_DHTMem+0x116>
  {

    *address = (((uint32_t)HuffTableAC0->Bits[index - 1UL] & 0xFFUL) << 24) |
 800514a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800514c:	3b01      	subs	r3, #1
 800514e:	69fa      	ldr	r2, [r7, #28]
 8005150:	5cd3      	ldrb	r3, [r2, r3]
 8005152:	061a      	lsls	r2, r3, #24
               (((uint32_t)HuffTableAC0->Bits[index - 2UL] & 0xFFUL) << 16) |
 8005154:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005156:	3b02      	subs	r3, #2
 8005158:	69f9      	ldr	r1, [r7, #28]
 800515a:	5ccb      	ldrb	r3, [r1, r3]
 800515c:	041b      	lsls	r3, r3, #16
    *address = (((uint32_t)HuffTableAC0->Bits[index - 1UL] & 0xFFUL) << 24) |
 800515e:	431a      	orrs	r2, r3
               (((uint32_t)HuffTableAC0->Bits[index - 3UL] & 0xFFUL) << 8) |
 8005160:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005162:	3b03      	subs	r3, #3
 8005164:	69f9      	ldr	r1, [r7, #28]
 8005166:	5ccb      	ldrb	r3, [r1, r3]
 8005168:	021b      	lsls	r3, r3, #8
               (((uint32_t)HuffTableAC0->Bits[index - 2UL] & 0xFFUL) << 16) |
 800516a:	4313      	orrs	r3, r2
               ((uint32_t)HuffTableAC0->Bits[index - 4UL] & 0xFFUL);
 800516c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800516e:	3a04      	subs	r2, #4
 8005170:	69f9      	ldr	r1, [r7, #28]
 8005172:	5c8a      	ldrb	r2, [r1, r2]
               (((uint32_t)HuffTableAC0->Bits[index - 3UL] & 0xFFUL) << 8) |
 8005174:	431a      	orrs	r2, r3
    *address = (((uint32_t)HuffTableAC0->Bits[index - 1UL] & 0xFFUL) << 24) |
 8005176:	6a3b      	ldr	r3, [r7, #32]
 8005178:	601a      	str	r2, [r3, #0]
    address--;
 800517a:	6a3b      	ldr	r3, [r7, #32]
 800517c:	3b04      	subs	r3, #4
 800517e:	623b      	str	r3, [r7, #32]
    index -= 4UL;
 8005180:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005182:	3b04      	subs	r3, #4
 8005184:	627b      	str	r3, [r7, #36]	; 0x24
  while (index > 3UL)
 8005186:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005188:	2b03      	cmp	r3, #3
 800518a:	d8de      	bhi.n	800514a <JPEG_Set_Huff_DHTMem+0xda>

  }
  /* AC0 Huffman Table : Val*/
  /* AC0 VALS is a 162 Bytes table i.e 41x32bits words from DHTMEM base address + 11 to DHTMEM + 51 */
  /* only Byte 0 and Byte 1 of the last word (@ DHTMEM + 51) belong to AC0 VALS table */
  address = (hjpeg->Instance->DHTMEM + 51);
 800518c:	687b      	ldr	r3, [r7, #4]
 800518e:	681b      	ldr	r3, [r3, #0]
 8005190:	f503 7358 	add.w	r3, r3, #864	; 0x360
 8005194:	33cc      	adds	r3, #204	; 0xcc
 8005196:	623b      	str	r3, [r7, #32]
  value = *address & 0xFFFF0000U;
 8005198:	6a3b      	ldr	r3, [r7, #32]
 800519a:	681a      	ldr	r2, [r3, #0]
 800519c:	4b3b      	ldr	r3, [pc, #236]	; (800528c <JPEG_Set_Huff_DHTMem+0x21c>)
 800519e:	4013      	ands	r3, r2
 80051a0:	60fb      	str	r3, [r7, #12]
  value = value | (((uint32_t)HuffTableAC0->HuffVal[161] & 0xFFUL) << 8) | ((uint32_t)HuffTableAC0->HuffVal[160] & 0xFFUL);
 80051a2:	69fb      	ldr	r3, [r7, #28]
 80051a4:	f893 30b1 	ldrb.w	r3, [r3, #177]	; 0xb1
 80051a8:	021a      	lsls	r2, r3, #8
 80051aa:	68fb      	ldr	r3, [r7, #12]
 80051ac:	4313      	orrs	r3, r2
 80051ae:	69fa      	ldr	r2, [r7, #28]
 80051b0:	f892 20b0 	ldrb.w	r2, [r2, #176]	; 0xb0
 80051b4:	4313      	orrs	r3, r2
 80051b6:	60fb      	str	r3, [r7, #12]
  *address = value;
 80051b8:	6a3b      	ldr	r3, [r7, #32]
 80051ba:	68fa      	ldr	r2, [r7, #12]
 80051bc:	601a      	str	r2, [r3, #0]

  /*continue setting 160 AC0 huffman values */
  address--; /* address = hjpeg->Instance->DHTMEM + 50*/
 80051be:	6a3b      	ldr	r3, [r7, #32]
 80051c0:	3b04      	subs	r3, #4
 80051c2:	623b      	str	r3, [r7, #32]
  index = 160;
 80051c4:	23a0      	movs	r3, #160	; 0xa0
 80051c6:	627b      	str	r3, [r7, #36]	; 0x24
  while (index > 3UL)
 80051c8:	e021      	b.n	800520e <JPEG_Set_Huff_DHTMem+0x19e>
  {
    *address = (((uint32_t)HuffTableAC0->HuffVal[index - 1UL] & 0xFFUL) << 24) |
 80051ca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80051cc:	3b01      	subs	r3, #1
 80051ce:	69fa      	ldr	r2, [r7, #28]
 80051d0:	4413      	add	r3, r2
 80051d2:	7c1b      	ldrb	r3, [r3, #16]
 80051d4:	061a      	lsls	r2, r3, #24
               (((uint32_t)HuffTableAC0->HuffVal[index - 2UL] & 0xFFUL) << 16) |
 80051d6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80051d8:	3b02      	subs	r3, #2
 80051da:	69f9      	ldr	r1, [r7, #28]
 80051dc:	440b      	add	r3, r1
 80051de:	7c1b      	ldrb	r3, [r3, #16]
 80051e0:	041b      	lsls	r3, r3, #16
    *address = (((uint32_t)HuffTableAC0->HuffVal[index - 1UL] & 0xFFUL) << 24) |
 80051e2:	431a      	orrs	r2, r3
               (((uint32_t)HuffTableAC0->HuffVal[index - 3UL] & 0xFFUL) << 8) |
 80051e4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80051e6:	3b03      	subs	r3, #3
 80051e8:	69f9      	ldr	r1, [r7, #28]
 80051ea:	440b      	add	r3, r1
 80051ec:	7c1b      	ldrb	r3, [r3, #16]
 80051ee:	021b      	lsls	r3, r3, #8
               (((uint32_t)HuffTableAC0->HuffVal[index - 2UL] & 0xFFUL) << 16) |
 80051f0:	4313      	orrs	r3, r2
               ((uint32_t)HuffTableAC0->HuffVal[index - 4UL] & 0xFFUL);
 80051f2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80051f4:	3a04      	subs	r2, #4
 80051f6:	69f9      	ldr	r1, [r7, #28]
 80051f8:	440a      	add	r2, r1
 80051fa:	7c12      	ldrb	r2, [r2, #16]
               (((uint32_t)HuffTableAC0->HuffVal[index - 3UL] & 0xFFUL) << 8) |
 80051fc:	431a      	orrs	r2, r3
    *address = (((uint32_t)HuffTableAC0->HuffVal[index - 1UL] & 0xFFUL) << 24) |
 80051fe:	6a3b      	ldr	r3, [r7, #32]
 8005200:	601a      	str	r2, [r3, #0]
    address--;
 8005202:	6a3b      	ldr	r3, [r7, #32]
 8005204:	3b04      	subs	r3, #4
 8005206:	623b      	str	r3, [r7, #32]
    index -= 4UL;
 8005208:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800520a:	3b04      	subs	r3, #4
 800520c:	627b      	str	r3, [r7, #36]	; 0x24
  while (index > 3UL)
 800520e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005210:	2b03      	cmp	r3, #3
 8005212:	d8da      	bhi.n	80051ca <JPEG_Set_Huff_DHTMem+0x15a>
  }

  /* DC1 Huffman Table : BITS*/
  /* DC1 BITS is a 16 Bytes table i.e 4x32bits words from DHTMEM + 51 base address to DHTMEM + 55*/
  /* only Byte 2 and Byte 3 of the first word (@ DHTMEM + 51) belong to DC1 Bits table */
  address = (hjpeg->Instance->DHTMEM + 51);
 8005214:	687b      	ldr	r3, [r7, #4]
 8005216:	681b      	ldr	r3, [r3, #0]
 8005218:	f503 7358 	add.w	r3, r3, #864	; 0x360
 800521c:	33cc      	adds	r3, #204	; 0xcc
 800521e:	623b      	str	r3, [r7, #32]
  value = *address & 0x0000FFFFU;
 8005220:	6a3b      	ldr	r3, [r7, #32]
 8005222:	681b      	ldr	r3, [r3, #0]
 8005224:	b29b      	uxth	r3, r3
 8005226:	60fb      	str	r3, [r7, #12]
  value = value | (((uint32_t)HuffTableDC1->Bits[1] & 0xFFUL) << 24) | (((uint32_t)HuffTableDC1->Bits[0] & 0xFFUL) << 16);
 8005228:	693b      	ldr	r3, [r7, #16]
 800522a:	785b      	ldrb	r3, [r3, #1]
 800522c:	061a      	lsls	r2, r3, #24
 800522e:	68fb      	ldr	r3, [r7, #12]
 8005230:	431a      	orrs	r2, r3
 8005232:	693b      	ldr	r3, [r7, #16]
 8005234:	781b      	ldrb	r3, [r3, #0]
 8005236:	041b      	lsls	r3, r3, #16
 8005238:	4313      	orrs	r3, r2
 800523a:	60fb      	str	r3, [r7, #12]
  *address = value;
 800523c:	6a3b      	ldr	r3, [r7, #32]
 800523e:	68fa      	ldr	r2, [r7, #12]
 8005240:	601a      	str	r2, [r3, #0]

  /* only Byte 0 and Byte 1 of the last word (@ DHTMEM + 55) belong to DC1 Bits table */
  address = (hjpeg->Instance->DHTMEM + 55);
 8005242:	687b      	ldr	r3, [r7, #4]
 8005244:	681b      	ldr	r3, [r3, #0]
 8005246:	f503 7358 	add.w	r3, r3, #864	; 0x360
 800524a:	33dc      	adds	r3, #220	; 0xdc
 800524c:	623b      	str	r3, [r7, #32]
  value = *address & 0xFFFF0000U;
 800524e:	6a3b      	ldr	r3, [r7, #32]
 8005250:	681a      	ldr	r2, [r3, #0]
 8005252:	4b0e      	ldr	r3, [pc, #56]	; (800528c <JPEG_Set_Huff_DHTMem+0x21c>)
 8005254:	4013      	ands	r3, r2
 8005256:	60fb      	str	r3, [r7, #12]
  value = value | (((uint32_t)HuffTableDC1->Bits[15] & 0xFFUL) << 8) | ((uint32_t)HuffTableDC1->Bits[14] & 0xFFUL);
 8005258:	693b      	ldr	r3, [r7, #16]
 800525a:	7bdb      	ldrb	r3, [r3, #15]
 800525c:	021a      	lsls	r2, r3, #8
 800525e:	68fb      	ldr	r3, [r7, #12]
 8005260:	4313      	orrs	r3, r2
 8005262:	693a      	ldr	r2, [r7, #16]
 8005264:	7b92      	ldrb	r2, [r2, #14]
 8005266:	4313      	orrs	r3, r2
 8005268:	60fb      	str	r3, [r7, #12]
  *address = value;
 800526a:	6a3b      	ldr	r3, [r7, #32]
 800526c:	68fa      	ldr	r2, [r7, #12]
 800526e:	601a      	str	r2, [r3, #0]

  /*continue setting 12 DC1 huffman Bits from DHTMEM + 54 down to DHTMEM + 52*/
  address--;
 8005270:	6a3b      	ldr	r3, [r7, #32]
 8005272:	3b04      	subs	r3, #4
 8005274:	623b      	str	r3, [r7, #32]
  index = 12;
 8005276:	230c      	movs	r3, #12
 8005278:	627b      	str	r3, [r7, #36]	; 0x24
  while (index > 3UL)
 800527a:	e027      	b.n	80052cc <JPEG_Set_Huff_DHTMem+0x25c>
 800527c:	08011120 	.word	0x08011120
 8005280:	080111d4 	.word	0x080111d4
 8005284:	080110e8 	.word	0x080110e8
 8005288:	08011104 	.word	0x08011104
 800528c:	ffff0000 	.word	0xffff0000
  {

    *address = (((uint32_t)HuffTableDC1->Bits[index + 1UL] & 0xFFUL) << 24) |
 8005290:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005292:	3301      	adds	r3, #1
 8005294:	693a      	ldr	r2, [r7, #16]
 8005296:	5cd3      	ldrb	r3, [r2, r3]
 8005298:	061a      	lsls	r2, r3, #24
               (((uint32_t)HuffTableDC1->Bits[index] & 0xFFUL) << 16) |
 800529a:	6939      	ldr	r1, [r7, #16]
 800529c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800529e:	440b      	add	r3, r1
 80052a0:	781b      	ldrb	r3, [r3, #0]
 80052a2:	041b      	lsls	r3, r3, #16
    *address = (((uint32_t)HuffTableDC1->Bits[index + 1UL] & 0xFFUL) << 24) |
 80052a4:	431a      	orrs	r2, r3
               (((uint32_t)HuffTableDC1->Bits[index - 1UL] & 0xFFUL) << 8) |
 80052a6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80052a8:	3b01      	subs	r3, #1
 80052aa:	6939      	ldr	r1, [r7, #16]
 80052ac:	5ccb      	ldrb	r3, [r1, r3]
 80052ae:	021b      	lsls	r3, r3, #8
               (((uint32_t)HuffTableDC1->Bits[index] & 0xFFUL) << 16) |
 80052b0:	4313      	orrs	r3, r2
               ((uint32_t)HuffTableDC1->Bits[index - 2UL] & 0xFFUL);
 80052b2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80052b4:	3a02      	subs	r2, #2
 80052b6:	6939      	ldr	r1, [r7, #16]
 80052b8:	5c8a      	ldrb	r2, [r1, r2]
               (((uint32_t)HuffTableDC1->Bits[index - 1UL] & 0xFFUL) << 8) |
 80052ba:	431a      	orrs	r2, r3
    *address = (((uint32_t)HuffTableDC1->Bits[index + 1UL] & 0xFFUL) << 24) |
 80052bc:	6a3b      	ldr	r3, [r7, #32]
 80052be:	601a      	str	r2, [r3, #0]
    address--;
 80052c0:	6a3b      	ldr	r3, [r7, #32]
 80052c2:	3b04      	subs	r3, #4
 80052c4:	623b      	str	r3, [r7, #32]
    index -= 4UL;
 80052c6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80052c8:	3b04      	subs	r3, #4
 80052ca:	627b      	str	r3, [r7, #36]	; 0x24
  while (index > 3UL)
 80052cc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80052ce:	2b03      	cmp	r3, #3
 80052d0:	d8de      	bhi.n	8005290 <JPEG_Set_Huff_DHTMem+0x220>

  }
  /* DC1 Huffman Table : Val*/
  /* DC1 VALS is a 12 Bytes table i.e 3x32bits words from DHTMEM base address +55 to DHTMEM + 58 */
  /* only Byte 2 and Byte 3 of the first word (@ DHTMEM + 55) belong to DC1 Val table */
  address = (hjpeg->Instance->DHTMEM + 55);
 80052d2:	687b      	ldr	r3, [r7, #4]
 80052d4:	681b      	ldr	r3, [r3, #0]
 80052d6:	f503 7358 	add.w	r3, r3, #864	; 0x360
 80052da:	33dc      	adds	r3, #220	; 0xdc
 80052dc:	623b      	str	r3, [r7, #32]
  value = *address & 0x0000FFFFUL;
 80052de:	6a3b      	ldr	r3, [r7, #32]
 80052e0:	681b      	ldr	r3, [r3, #0]
 80052e2:	b29b      	uxth	r3, r3
 80052e4:	60fb      	str	r3, [r7, #12]
  value = value | (((uint32_t)HuffTableDC1->HuffVal[1] & 0xFFUL) << 24) | (((uint32_t)HuffTableDC1->HuffVal[0] & 0xFFUL) <<
 80052e6:	693b      	ldr	r3, [r7, #16]
 80052e8:	7c5b      	ldrb	r3, [r3, #17]
 80052ea:	061a      	lsls	r2, r3, #24
 80052ec:	68fb      	ldr	r3, [r7, #12]
 80052ee:	431a      	orrs	r2, r3
 80052f0:	693b      	ldr	r3, [r7, #16]
 80052f2:	7c1b      	ldrb	r3, [r3, #16]
 80052f4:	041b      	lsls	r3, r3, #16
 80052f6:	4313      	orrs	r3, r2
 80052f8:	60fb      	str	r3, [r7, #12]
                                                                         16);
  *address = value;
 80052fa:	6a3b      	ldr	r3, [r7, #32]
 80052fc:	68fa      	ldr	r2, [r7, #12]
 80052fe:	601a      	str	r2, [r3, #0]

  /* only Byte 0 and Byte 1 of the last word (@ DHTMEM + 58) belong to DC1 Val table */
  address = (hjpeg->Instance->DHTMEM + 58);
 8005300:	687b      	ldr	r3, [r7, #4]
 8005302:	681b      	ldr	r3, [r3, #0]
 8005304:	f503 7358 	add.w	r3, r3, #864	; 0x360
 8005308:	33e8      	adds	r3, #232	; 0xe8
 800530a:	623b      	str	r3, [r7, #32]
  value = *address & 0xFFFF0000UL;
 800530c:	6a3b      	ldr	r3, [r7, #32]
 800530e:	681a      	ldr	r2, [r3, #0]
 8005310:	4b6d      	ldr	r3, [pc, #436]	; (80054c8 <JPEG_Set_Huff_DHTMem+0x458>)
 8005312:	4013      	ands	r3, r2
 8005314:	60fb      	str	r3, [r7, #12]
  value = value | (((uint32_t)HuffTableDC1->HuffVal[11] & 0xFFUL) << 8) | ((uint32_t)HuffTableDC1->HuffVal[10] & 0xFFUL);
 8005316:	693b      	ldr	r3, [r7, #16]
 8005318:	7edb      	ldrb	r3, [r3, #27]
 800531a:	021a      	lsls	r2, r3, #8
 800531c:	68fb      	ldr	r3, [r7, #12]
 800531e:	4313      	orrs	r3, r2
 8005320:	693a      	ldr	r2, [r7, #16]
 8005322:	7e92      	ldrb	r2, [r2, #26]
 8005324:	4313      	orrs	r3, r2
 8005326:	60fb      	str	r3, [r7, #12]
  *address = value;
 8005328:	6a3b      	ldr	r3, [r7, #32]
 800532a:	68fa      	ldr	r2, [r7, #12]
 800532c:	601a      	str	r2, [r3, #0]

  /*continue setting 8 DC1 huffman val from DHTMEM + 57 down to DHTMEM + 56*/
  address--;
 800532e:	6a3b      	ldr	r3, [r7, #32]
 8005330:	3b04      	subs	r3, #4
 8005332:	623b      	str	r3, [r7, #32]
  index = 8;
 8005334:	2308      	movs	r3, #8
 8005336:	627b      	str	r3, [r7, #36]	; 0x24
  while (index > 3UL)
 8005338:	e021      	b.n	800537e <JPEG_Set_Huff_DHTMem+0x30e>
  {
    *address = (((uint32_t)HuffTableDC1->HuffVal[index + 1UL] & 0xFFUL) << 24) |
 800533a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800533c:	3301      	adds	r3, #1
 800533e:	693a      	ldr	r2, [r7, #16]
 8005340:	4413      	add	r3, r2
 8005342:	7c1b      	ldrb	r3, [r3, #16]
 8005344:	061a      	lsls	r2, r3, #24
               (((uint32_t)HuffTableDC1->HuffVal[index] & 0xFFUL) << 16) |
 8005346:	6939      	ldr	r1, [r7, #16]
 8005348:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800534a:	440b      	add	r3, r1
 800534c:	3310      	adds	r3, #16
 800534e:	781b      	ldrb	r3, [r3, #0]
 8005350:	041b      	lsls	r3, r3, #16
    *address = (((uint32_t)HuffTableDC1->HuffVal[index + 1UL] & 0xFFUL) << 24) |
 8005352:	431a      	orrs	r2, r3
               (((uint32_t)HuffTableDC1->HuffVal[index - 1UL] & 0xFFUL) << 8) |
 8005354:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005356:	3b01      	subs	r3, #1
 8005358:	6939      	ldr	r1, [r7, #16]
 800535a:	440b      	add	r3, r1
 800535c:	7c1b      	ldrb	r3, [r3, #16]
 800535e:	021b      	lsls	r3, r3, #8
               (((uint32_t)HuffTableDC1->HuffVal[index] & 0xFFUL) << 16) |
 8005360:	4313      	orrs	r3, r2
               ((uint32_t)HuffTableDC1->HuffVal[index - 2UL] & 0xFFUL);
 8005362:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005364:	3a02      	subs	r2, #2
 8005366:	6939      	ldr	r1, [r7, #16]
 8005368:	440a      	add	r2, r1
 800536a:	7c12      	ldrb	r2, [r2, #16]
               (((uint32_t)HuffTableDC1->HuffVal[index - 1UL] & 0xFFUL) << 8) |
 800536c:	431a      	orrs	r2, r3
    *address = (((uint32_t)HuffTableDC1->HuffVal[index + 1UL] & 0xFFUL) << 24) |
 800536e:	6a3b      	ldr	r3, [r7, #32]
 8005370:	601a      	str	r2, [r3, #0]
    address--;
 8005372:	6a3b      	ldr	r3, [r7, #32]
 8005374:	3b04      	subs	r3, #4
 8005376:	623b      	str	r3, [r7, #32]
    index -= 4UL;
 8005378:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800537a:	3b04      	subs	r3, #4
 800537c:	627b      	str	r3, [r7, #36]	; 0x24
  while (index > 3UL)
 800537e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005380:	2b03      	cmp	r3, #3
 8005382:	d8da      	bhi.n	800533a <JPEG_Set_Huff_DHTMem+0x2ca>
  }

  /* AC1 Huffman Table : BITS*/
  /* AC1 BITS is a 16 Bytes table i.e 4x32bits words from DHTMEM base address + 58 to DHTMEM + 62*/
  /* only Byte 2 and Byte 3 of the first word (@ DHTMEM + 58) belong to AC1 Bits table */
  address = (hjpeg->Instance->DHTMEM + 58);
 8005384:	687b      	ldr	r3, [r7, #4]
 8005386:	681b      	ldr	r3, [r3, #0]
 8005388:	f503 7358 	add.w	r3, r3, #864	; 0x360
 800538c:	33e8      	adds	r3, #232	; 0xe8
 800538e:	623b      	str	r3, [r7, #32]
  value = *address & 0x0000FFFFU;
 8005390:	6a3b      	ldr	r3, [r7, #32]
 8005392:	681b      	ldr	r3, [r3, #0]
 8005394:	b29b      	uxth	r3, r3
 8005396:	60fb      	str	r3, [r7, #12]
  value = value | (((uint32_t)HuffTableAC1->Bits[1] & 0xFFUL) << 24) | (((uint32_t)HuffTableAC1->Bits[0] & 0xFFUL) << 16);
 8005398:	69bb      	ldr	r3, [r7, #24]
 800539a:	785b      	ldrb	r3, [r3, #1]
 800539c:	061a      	lsls	r2, r3, #24
 800539e:	68fb      	ldr	r3, [r7, #12]
 80053a0:	431a      	orrs	r2, r3
 80053a2:	69bb      	ldr	r3, [r7, #24]
 80053a4:	781b      	ldrb	r3, [r3, #0]
 80053a6:	041b      	lsls	r3, r3, #16
 80053a8:	4313      	orrs	r3, r2
 80053aa:	60fb      	str	r3, [r7, #12]
  *address = value;
 80053ac:	6a3b      	ldr	r3, [r7, #32]
 80053ae:	68fa      	ldr	r2, [r7, #12]
 80053b0:	601a      	str	r2, [r3, #0]

  /* only Byte 0 and Byte 1 of the last word (@ DHTMEM + 62) belong to Bits Val table */
  address = (hjpeg->Instance->DHTMEM + 62);
 80053b2:	687b      	ldr	r3, [r7, #4]
 80053b4:	681b      	ldr	r3, [r3, #0]
 80053b6:	f503 7358 	add.w	r3, r3, #864	; 0x360
 80053ba:	33f8      	adds	r3, #248	; 0xf8
 80053bc:	623b      	str	r3, [r7, #32]
  value = *address & 0xFFFF0000U;
 80053be:	6a3b      	ldr	r3, [r7, #32]
 80053c0:	681a      	ldr	r2, [r3, #0]
 80053c2:	4b41      	ldr	r3, [pc, #260]	; (80054c8 <JPEG_Set_Huff_DHTMem+0x458>)
 80053c4:	4013      	ands	r3, r2
 80053c6:	60fb      	str	r3, [r7, #12]
  value = value | (((uint32_t)HuffTableAC1->Bits[15] & 0xFFUL) << 8) | ((uint32_t)HuffTableAC1->Bits[14] & 0xFFUL);
 80053c8:	69bb      	ldr	r3, [r7, #24]
 80053ca:	7bdb      	ldrb	r3, [r3, #15]
 80053cc:	021a      	lsls	r2, r3, #8
 80053ce:	68fb      	ldr	r3, [r7, #12]
 80053d0:	4313      	orrs	r3, r2
 80053d2:	69ba      	ldr	r2, [r7, #24]
 80053d4:	7b92      	ldrb	r2, [r2, #14]
 80053d6:	4313      	orrs	r3, r2
 80053d8:	60fb      	str	r3, [r7, #12]
  *address = value;
 80053da:	6a3b      	ldr	r3, [r7, #32]
 80053dc:	68fa      	ldr	r2, [r7, #12]
 80053de:	601a      	str	r2, [r3, #0]

  /*continue setting 12 AC1 huffman Bits from DHTMEM + 61 down to DHTMEM + 59*/
  address--;
 80053e0:	6a3b      	ldr	r3, [r7, #32]
 80053e2:	3b04      	subs	r3, #4
 80053e4:	623b      	str	r3, [r7, #32]
  index = 12;
 80053e6:	230c      	movs	r3, #12
 80053e8:	627b      	str	r3, [r7, #36]	; 0x24
  while (index > 3UL)
 80053ea:	e01d      	b.n	8005428 <JPEG_Set_Huff_DHTMem+0x3b8>
  {

    *address = (((uint32_t)HuffTableAC1->Bits[index + 1UL] & 0xFFUL) << 24) |
 80053ec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80053ee:	3301      	adds	r3, #1
 80053f0:	69ba      	ldr	r2, [r7, #24]
 80053f2:	5cd3      	ldrb	r3, [r2, r3]
 80053f4:	061a      	lsls	r2, r3, #24
               (((uint32_t)HuffTableAC1->Bits[index] & 0xFFUL) << 16) |
 80053f6:	69b9      	ldr	r1, [r7, #24]
 80053f8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80053fa:	440b      	add	r3, r1
 80053fc:	781b      	ldrb	r3, [r3, #0]
 80053fe:	041b      	lsls	r3, r3, #16
    *address = (((uint32_t)HuffTableAC1->Bits[index + 1UL] & 0xFFUL) << 24) |
 8005400:	431a      	orrs	r2, r3
               (((uint32_t)HuffTableAC1->Bits[index - 1UL] & 0xFFUL) << 8) |
 8005402:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005404:	3b01      	subs	r3, #1
 8005406:	69b9      	ldr	r1, [r7, #24]
 8005408:	5ccb      	ldrb	r3, [r1, r3]
 800540a:	021b      	lsls	r3, r3, #8
               (((uint32_t)HuffTableAC1->Bits[index] & 0xFFUL) << 16) |
 800540c:	4313      	orrs	r3, r2
               ((uint32_t)HuffTableAC1->Bits[index - 2UL] & 0xFFUL);
 800540e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005410:	3a02      	subs	r2, #2
 8005412:	69b9      	ldr	r1, [r7, #24]
 8005414:	5c8a      	ldrb	r2, [r1, r2]
               (((uint32_t)HuffTableAC1->Bits[index - 1UL] & 0xFFUL) << 8) |
 8005416:	431a      	orrs	r2, r3
    *address = (((uint32_t)HuffTableAC1->Bits[index + 1UL] & 0xFFUL) << 24) |
 8005418:	6a3b      	ldr	r3, [r7, #32]
 800541a:	601a      	str	r2, [r3, #0]
    address--;
 800541c:	6a3b      	ldr	r3, [r7, #32]
 800541e:	3b04      	subs	r3, #4
 8005420:	623b      	str	r3, [r7, #32]
    index -= 4UL;
 8005422:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005424:	3b04      	subs	r3, #4
 8005426:	627b      	str	r3, [r7, #36]	; 0x24
  while (index > 3UL)
 8005428:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800542a:	2b03      	cmp	r3, #3
 800542c:	d8de      	bhi.n	80053ec <JPEG_Set_Huff_DHTMem+0x37c>

  }
  /* AC1 Huffman Table : Val*/
  /* AC1 VALS is a 162 Bytes table i.e 41x32bits words from DHTMEM base address + 62 to DHTMEM + 102 */
  /* only Byte 2 and Byte 3 of the first word (@ DHTMEM + 62) belong to AC1 VALS table */
  address = (hjpeg->Instance->DHTMEM + 62);
 800542e:	687b      	ldr	r3, [r7, #4]
 8005430:	681b      	ldr	r3, [r3, #0]
 8005432:	f503 7358 	add.w	r3, r3, #864	; 0x360
 8005436:	33f8      	adds	r3, #248	; 0xf8
 8005438:	623b      	str	r3, [r7, #32]
  value = *address & 0x0000FFFFUL;
 800543a:	6a3b      	ldr	r3, [r7, #32]
 800543c:	681b      	ldr	r3, [r3, #0]
 800543e:	b29b      	uxth	r3, r3
 8005440:	60fb      	str	r3, [r7, #12]
  value = value | (((uint32_t)HuffTableAC1->HuffVal[1] & 0xFFUL) << 24) | (((uint32_t)HuffTableAC1->HuffVal[0] & 0xFFUL) <<
 8005442:	69bb      	ldr	r3, [r7, #24]
 8005444:	7c5b      	ldrb	r3, [r3, #17]
 8005446:	061a      	lsls	r2, r3, #24
 8005448:	68fb      	ldr	r3, [r7, #12]
 800544a:	431a      	orrs	r2, r3
 800544c:	69bb      	ldr	r3, [r7, #24]
 800544e:	7c1b      	ldrb	r3, [r3, #16]
 8005450:	041b      	lsls	r3, r3, #16
 8005452:	4313      	orrs	r3, r2
 8005454:	60fb      	str	r3, [r7, #12]
                                                                         16);
  *address = value;
 8005456:	6a3b      	ldr	r3, [r7, #32]
 8005458:	68fa      	ldr	r2, [r7, #12]
 800545a:	601a      	str	r2, [r3, #0]

  /*continue setting 160 AC1 huffman values from DHTMEM + 63 to DHTMEM+102 */
  address = (hjpeg->Instance->DHTMEM + 102);
 800545c:	687b      	ldr	r3, [r7, #4]
 800545e:	681b      	ldr	r3, [r3, #0]
 8005460:	f503 7358 	add.w	r3, r3, #864	; 0x360
 8005464:	f503 73cc 	add.w	r3, r3, #408	; 0x198
 8005468:	623b      	str	r3, [r7, #32]
  index = 160;
 800546a:	23a0      	movs	r3, #160	; 0xa0
 800546c:	627b      	str	r3, [r7, #36]	; 0x24
  while (index > 3UL)
 800546e:	e021      	b.n	80054b4 <JPEG_Set_Huff_DHTMem+0x444>
  {
    *address = (((uint32_t)HuffTableAC1->HuffVal[index + 1UL] & 0xFFUL) << 24) |
 8005470:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005472:	3301      	adds	r3, #1
 8005474:	69ba      	ldr	r2, [r7, #24]
 8005476:	4413      	add	r3, r2
 8005478:	7c1b      	ldrb	r3, [r3, #16]
 800547a:	061a      	lsls	r2, r3, #24
               (((uint32_t)HuffTableAC1->HuffVal[index] & 0xFFUL) << 16) |
 800547c:	69b9      	ldr	r1, [r7, #24]
 800547e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005480:	440b      	add	r3, r1
 8005482:	3310      	adds	r3, #16
 8005484:	781b      	ldrb	r3, [r3, #0]
 8005486:	041b      	lsls	r3, r3, #16
    *address = (((uint32_t)HuffTableAC1->HuffVal[index + 1UL] & 0xFFUL) << 24) |
 8005488:	431a      	orrs	r2, r3
               (((uint32_t)HuffTableAC1->HuffVal[index - 1UL] & 0xFFUL) << 8) |
 800548a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800548c:	3b01      	subs	r3, #1
 800548e:	69b9      	ldr	r1, [r7, #24]
 8005490:	440b      	add	r3, r1
 8005492:	7c1b      	ldrb	r3, [r3, #16]
 8005494:	021b      	lsls	r3, r3, #8
               (((uint32_t)HuffTableAC1->HuffVal[index] & 0xFFUL) << 16) |
 8005496:	4313      	orrs	r3, r2
               ((uint32_t)HuffTableAC1->HuffVal[index - 2UL] & 0xFFUL);
 8005498:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800549a:	3a02      	subs	r2, #2
 800549c:	69b9      	ldr	r1, [r7, #24]
 800549e:	440a      	add	r2, r1
 80054a0:	7c12      	ldrb	r2, [r2, #16]
               (((uint32_t)HuffTableAC1->HuffVal[index - 1UL] & 0xFFUL) << 8) |
 80054a2:	431a      	orrs	r2, r3
    *address = (((uint32_t)HuffTableAC1->HuffVal[index + 1UL] & 0xFFUL) << 24) |
 80054a4:	6a3b      	ldr	r3, [r7, #32]
 80054a6:	601a      	str	r2, [r3, #0]
    address--;
 80054a8:	6a3b      	ldr	r3, [r7, #32]
 80054aa:	3b04      	subs	r3, #4
 80054ac:	623b      	str	r3, [r7, #32]
    index -= 4UL;
 80054ae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80054b0:	3b04      	subs	r3, #4
 80054b2:	627b      	str	r3, [r7, #36]	; 0x24
  while (index > 3UL)
 80054b4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80054b6:	2b03      	cmp	r3, #3
 80054b8:	d8da      	bhi.n	8005470 <JPEG_Set_Huff_DHTMem+0x400>
  }

}
 80054ba:	bf00      	nop
 80054bc:	372c      	adds	r7, #44	; 0x2c
 80054be:	46bd      	mov	sp, r7
 80054c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054c4:	4770      	bx	lr
 80054c6:	bf00      	nop
 80054c8:	ffff0000 	.word	0xffff0000

080054cc <HAL_PWREx_ConfigSupply>:
  *            @arg PWR_EXTERNAL_SOURCE_SUPPLY          The LDO regulator is Bypassed.
  *                                                     The Vcore Power Domains are supplied from external source.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply(uint32_t SupplySource)
{
 80054cc:	b580      	push	{r7, lr}
 80054ce:	b084      	sub	sp, #16
 80054d0:	af00      	add	r7, sp, #0
 80054d2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_PWR_SUPPLY(SupplySource));
 80054d4:	687b      	ldr	r3, [r7, #4]
 80054d6:	2b02      	cmp	r3, #2
 80054d8:	d006      	beq.n	80054e8 <HAL_PWREx_ConfigSupply+0x1c>
 80054da:	687b      	ldr	r3, [r7, #4]
 80054dc:	2b01      	cmp	r3, #1
 80054de:	d003      	beq.n	80054e8 <HAL_PWREx_ConfigSupply+0x1c>
 80054e0:	21ef      	movs	r1, #239	; 0xef
 80054e2:	481a      	ldr	r0, [pc, #104]	; (800554c <HAL_PWREx_ConfigSupply+0x80>)
 80054e4:	f7fb fe20 	bl	8001128 <assert_failed>

  if(!__HAL_PWR_GET_FLAG(PWR_FLAG_SCUEN))
 80054e8:	4b19      	ldr	r3, [pc, #100]	; (8005550 <HAL_PWREx_ConfigSupply+0x84>)
 80054ea:	68db      	ldr	r3, [r3, #12]
 80054ec:	f003 0304 	and.w	r3, r3, #4
 80054f0:	2b04      	cmp	r3, #4
 80054f2:	d008      	beq.n	8005506 <HAL_PWREx_ConfigSupply+0x3a>
  {
    if((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 80054f4:	4b16      	ldr	r3, [pc, #88]	; (8005550 <HAL_PWREx_ConfigSupply+0x84>)
 80054f6:	68db      	ldr	r3, [r3, #12]
 80054f8:	f003 0307 	and.w	r3, r3, #7
 80054fc:	687a      	ldr	r2, [r7, #4]
 80054fe:	429a      	cmp	r2, r3
 8005500:	d001      	beq.n	8005506 <HAL_PWREx_ConfigSupply+0x3a>
    {
      /* Supply configuration update locked, can't apply a new regulator config */
      return HAL_ERROR;
 8005502:	2301      	movs	r3, #1
 8005504:	e01d      	b.n	8005542 <HAL_PWREx_ConfigSupply+0x76>
    }
  }

  /* Set the power supply configuration */
  MODIFY_REG(PWR->CR3, PWR_SUPPLY_CONFIG_MASK, SupplySource);
 8005506:	4b12      	ldr	r3, [pc, #72]	; (8005550 <HAL_PWREx_ConfigSupply+0x84>)
 8005508:	68db      	ldr	r3, [r3, #12]
 800550a:	f023 0207 	bic.w	r2, r3, #7
 800550e:	4910      	ldr	r1, [pc, #64]	; (8005550 <HAL_PWREx_ConfigSupply+0x84>)
 8005510:	687b      	ldr	r3, [r7, #4]
 8005512:	4313      	orrs	r3, r2
 8005514:	60cb      	str	r3, [r1, #12]

  /* Get tick */
  tickstart = HAL_GetTick();
 8005516:	f7fc fa63 	bl	80019e0 <HAL_GetTick>
 800551a:	60f8      	str	r0, [r7, #12]

  /* Wait till voltage level flag is set */
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ACTVOSRDY))
 800551c:	e009      	b.n	8005532 <HAL_PWREx_ConfigSupply+0x66>
  {
    if((HAL_GetTick() - tickstart ) > PWR_FLAG_SETTING_DELAY_US)
 800551e:	f7fc fa5f 	bl	80019e0 <HAL_GetTick>
 8005522:	4602      	mov	r2, r0
 8005524:	68fb      	ldr	r3, [r7, #12]
 8005526:	1ad3      	subs	r3, r2, r3
 8005528:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800552c:	d901      	bls.n	8005532 <HAL_PWREx_ConfigSupply+0x66>
    {
      return HAL_TIMEOUT;
 800552e:	2303      	movs	r3, #3
 8005530:	e007      	b.n	8005542 <HAL_PWREx_ConfigSupply+0x76>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ACTVOSRDY))
 8005532:	4b07      	ldr	r3, [pc, #28]	; (8005550 <HAL_PWREx_ConfigSupply+0x84>)
 8005534:	685b      	ldr	r3, [r3, #4]
 8005536:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800553a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800553e:	d1ee      	bne.n	800551e <HAL_PWREx_ConfigSupply+0x52>
    }
  }

  return HAL_OK;
 8005540:	2300      	movs	r3, #0
}
 8005542:	4618      	mov	r0, r3
 8005544:	3710      	adds	r7, #16
 8005546:	46bd      	mov	sp, r7
 8005548:	bd80      	pop	{r7, pc}
 800554a:	bf00      	nop
 800554c:	08010b8c 	.word	0x08010b8c
 8005550:	58024800 	.word	0x58024800

08005554 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8005554:	b580      	push	{r7, lr}
 8005556:	b08a      	sub	sp, #40	; 0x28
 8005558:	af00      	add	r7, sp, #0
 800555a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

    /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 800555c:	687b      	ldr	r3, [r7, #4]
 800555e:	2b00      	cmp	r3, #0
 8005560:	d102      	bne.n	8005568 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8005562:	2301      	movs	r3, #1
 8005564:	f000 bcc9 	b.w	8005efa <HAL_RCC_OscConfig+0x9a6>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
 8005568:	687b      	ldr	r3, [r7, #4]
 800556a:	681b      	ldr	r3, [r3, #0]
 800556c:	2b00      	cmp	r3, #0
 800556e:	d028      	beq.n	80055c2 <HAL_RCC_OscConfig+0x6e>
 8005570:	687b      	ldr	r3, [r7, #4]
 8005572:	681b      	ldr	r3, [r3, #0]
 8005574:	f003 0301 	and.w	r3, r3, #1
 8005578:	2b00      	cmp	r3, #0
 800557a:	d122      	bne.n	80055c2 <HAL_RCC_OscConfig+0x6e>
 800557c:	687b      	ldr	r3, [r7, #4]
 800557e:	681b      	ldr	r3, [r3, #0]
 8005580:	f003 0302 	and.w	r3, r3, #2
 8005584:	2b00      	cmp	r3, #0
 8005586:	d11c      	bne.n	80055c2 <HAL_RCC_OscConfig+0x6e>
 8005588:	687b      	ldr	r3, [r7, #4]
 800558a:	681b      	ldr	r3, [r3, #0]
 800558c:	f003 0310 	and.w	r3, r3, #16
 8005590:	2b00      	cmp	r3, #0
 8005592:	d116      	bne.n	80055c2 <HAL_RCC_OscConfig+0x6e>
 8005594:	687b      	ldr	r3, [r7, #4]
 8005596:	681b      	ldr	r3, [r3, #0]
 8005598:	f003 0308 	and.w	r3, r3, #8
 800559c:	2b00      	cmp	r3, #0
 800559e:	d110      	bne.n	80055c2 <HAL_RCC_OscConfig+0x6e>
 80055a0:	687b      	ldr	r3, [r7, #4]
 80055a2:	681b      	ldr	r3, [r3, #0]
 80055a4:	f003 0304 	and.w	r3, r3, #4
 80055a8:	2b00      	cmp	r3, #0
 80055aa:	d10a      	bne.n	80055c2 <HAL_RCC_OscConfig+0x6e>
 80055ac:	687b      	ldr	r3, [r7, #4]
 80055ae:	681b      	ldr	r3, [r3, #0]
 80055b0:	f003 0320 	and.w	r3, r3, #32
 80055b4:	2b00      	cmp	r3, #0
 80055b6:	d104      	bne.n	80055c2 <HAL_RCC_OscConfig+0x6e>
 80055b8:	f44f 71b8 	mov.w	r1, #368	; 0x170
 80055bc:	48a2      	ldr	r0, [pc, #648]	; (8005848 <HAL_RCC_OscConfig+0x2f4>)
 80055be:	f7fb fdb3 	bl	8001128 <assert_failed>
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80055c2:	687b      	ldr	r3, [r7, #4]
 80055c4:	681b      	ldr	r3, [r3, #0]
 80055c6:	f003 0301 	and.w	r3, r3, #1
 80055ca:	2b00      	cmp	r3, #0
 80055cc:	f000 809d 	beq.w	800570a <HAL_RCC_OscConfig+0x1b6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
 80055d0:	687b      	ldr	r3, [r7, #4]
 80055d2:	685b      	ldr	r3, [r3, #4]
 80055d4:	2b00      	cmp	r3, #0
 80055d6:	d00e      	beq.n	80055f6 <HAL_RCC_OscConfig+0xa2>
 80055d8:	687b      	ldr	r3, [r7, #4]
 80055da:	685b      	ldr	r3, [r3, #4]
 80055dc:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80055e0:	d009      	beq.n	80055f6 <HAL_RCC_OscConfig+0xa2>
 80055e2:	687b      	ldr	r3, [r7, #4]
 80055e4:	685b      	ldr	r3, [r3, #4]
 80055e6:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80055ea:	d004      	beq.n	80055f6 <HAL_RCC_OscConfig+0xa2>
 80055ec:	f240 1175 	movw	r1, #373	; 0x175
 80055f0:	4895      	ldr	r0, [pc, #596]	; (8005848 <HAL_RCC_OscConfig+0x2f4>)
 80055f2:	f7fb fd99 	bl	8001128 <assert_failed>

    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80055f6:	4b95      	ldr	r3, [pc, #596]	; (800584c <HAL_RCC_OscConfig+0x2f8>)
 80055f8:	691b      	ldr	r3, [r3, #16]
 80055fa:	f003 0338 	and.w	r3, r3, #56	; 0x38
 80055fe:	627b      	str	r3, [r7, #36]	; 0x24
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8005600:	4b92      	ldr	r3, [pc, #584]	; (800584c <HAL_RCC_OscConfig+0x2f8>)
 8005602:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005604:	623b      	str	r3, [r7, #32]
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 8005606:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005608:	2b10      	cmp	r3, #16
 800560a:	d007      	beq.n	800561c <HAL_RCC_OscConfig+0xc8>
 800560c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800560e:	2b18      	cmp	r3, #24
 8005610:	d111      	bne.n	8005636 <HAL_RCC_OscConfig+0xe2>
 8005612:	6a3b      	ldr	r3, [r7, #32]
 8005614:	f003 0303 	and.w	r3, r3, #3
 8005618:	2b02      	cmp	r3, #2
 800561a:	d10c      	bne.n	8005636 <HAL_RCC_OscConfig+0xe2>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800561c:	4b8b      	ldr	r3, [pc, #556]	; (800584c <HAL_RCC_OscConfig+0x2f8>)
 800561e:	681b      	ldr	r3, [r3, #0]
 8005620:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005624:	2b00      	cmp	r3, #0
 8005626:	d06f      	beq.n	8005708 <HAL_RCC_OscConfig+0x1b4>
 8005628:	687b      	ldr	r3, [r7, #4]
 800562a:	685b      	ldr	r3, [r3, #4]
 800562c:	2b00      	cmp	r3, #0
 800562e:	d16b      	bne.n	8005708 <HAL_RCC_OscConfig+0x1b4>
      {
        return HAL_ERROR;
 8005630:	2301      	movs	r3, #1
 8005632:	f000 bc62 	b.w	8005efa <HAL_RCC_OscConfig+0x9a6>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8005636:	687b      	ldr	r3, [r7, #4]
 8005638:	685b      	ldr	r3, [r3, #4]
 800563a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800563e:	d106      	bne.n	800564e <HAL_RCC_OscConfig+0xfa>
 8005640:	4b82      	ldr	r3, [pc, #520]	; (800584c <HAL_RCC_OscConfig+0x2f8>)
 8005642:	681b      	ldr	r3, [r3, #0]
 8005644:	4a81      	ldr	r2, [pc, #516]	; (800584c <HAL_RCC_OscConfig+0x2f8>)
 8005646:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800564a:	6013      	str	r3, [r2, #0]
 800564c:	e02e      	b.n	80056ac <HAL_RCC_OscConfig+0x158>
 800564e:	687b      	ldr	r3, [r7, #4]
 8005650:	685b      	ldr	r3, [r3, #4]
 8005652:	2b00      	cmp	r3, #0
 8005654:	d10c      	bne.n	8005670 <HAL_RCC_OscConfig+0x11c>
 8005656:	4b7d      	ldr	r3, [pc, #500]	; (800584c <HAL_RCC_OscConfig+0x2f8>)
 8005658:	681b      	ldr	r3, [r3, #0]
 800565a:	4a7c      	ldr	r2, [pc, #496]	; (800584c <HAL_RCC_OscConfig+0x2f8>)
 800565c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005660:	6013      	str	r3, [r2, #0]
 8005662:	4b7a      	ldr	r3, [pc, #488]	; (800584c <HAL_RCC_OscConfig+0x2f8>)
 8005664:	681b      	ldr	r3, [r3, #0]
 8005666:	4a79      	ldr	r2, [pc, #484]	; (800584c <HAL_RCC_OscConfig+0x2f8>)
 8005668:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800566c:	6013      	str	r3, [r2, #0]
 800566e:	e01d      	b.n	80056ac <HAL_RCC_OscConfig+0x158>
 8005670:	687b      	ldr	r3, [r7, #4]
 8005672:	685b      	ldr	r3, [r3, #4]
 8005674:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8005678:	d10c      	bne.n	8005694 <HAL_RCC_OscConfig+0x140>
 800567a:	4b74      	ldr	r3, [pc, #464]	; (800584c <HAL_RCC_OscConfig+0x2f8>)
 800567c:	681b      	ldr	r3, [r3, #0]
 800567e:	4a73      	ldr	r2, [pc, #460]	; (800584c <HAL_RCC_OscConfig+0x2f8>)
 8005680:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8005684:	6013      	str	r3, [r2, #0]
 8005686:	4b71      	ldr	r3, [pc, #452]	; (800584c <HAL_RCC_OscConfig+0x2f8>)
 8005688:	681b      	ldr	r3, [r3, #0]
 800568a:	4a70      	ldr	r2, [pc, #448]	; (800584c <HAL_RCC_OscConfig+0x2f8>)
 800568c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005690:	6013      	str	r3, [r2, #0]
 8005692:	e00b      	b.n	80056ac <HAL_RCC_OscConfig+0x158>
 8005694:	4b6d      	ldr	r3, [pc, #436]	; (800584c <HAL_RCC_OscConfig+0x2f8>)
 8005696:	681b      	ldr	r3, [r3, #0]
 8005698:	4a6c      	ldr	r2, [pc, #432]	; (800584c <HAL_RCC_OscConfig+0x2f8>)
 800569a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800569e:	6013      	str	r3, [r2, #0]
 80056a0:	4b6a      	ldr	r3, [pc, #424]	; (800584c <HAL_RCC_OscConfig+0x2f8>)
 80056a2:	681b      	ldr	r3, [r3, #0]
 80056a4:	4a69      	ldr	r2, [pc, #420]	; (800584c <HAL_RCC_OscConfig+0x2f8>)
 80056a6:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80056aa:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80056ac:	687b      	ldr	r3, [r7, #4]
 80056ae:	685b      	ldr	r3, [r3, #4]
 80056b0:	2b00      	cmp	r3, #0
 80056b2:	d014      	beq.n	80056de <HAL_RCC_OscConfig+0x18a>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80056b4:	f7fc f994 	bl	80019e0 <HAL_GetTick>
 80056b8:	61f8      	str	r0, [r7, #28]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 80056ba:	e009      	b.n	80056d0 <HAL_RCC_OscConfig+0x17c>
        {
          if((uint32_t) (HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80056bc:	f7fc f990 	bl	80019e0 <HAL_GetTick>
 80056c0:	4602      	mov	r2, r0
 80056c2:	69fb      	ldr	r3, [r7, #28]
 80056c4:	1ad3      	subs	r3, r2, r3
 80056c6:	2b64      	cmp	r3, #100	; 0x64
 80056c8:	d902      	bls.n	80056d0 <HAL_RCC_OscConfig+0x17c>
          {
            return HAL_TIMEOUT;
 80056ca:	2303      	movs	r3, #3
 80056cc:	f000 bc15 	b.w	8005efa <HAL_RCC_OscConfig+0x9a6>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 80056d0:	4b5e      	ldr	r3, [pc, #376]	; (800584c <HAL_RCC_OscConfig+0x2f8>)
 80056d2:	681b      	ldr	r3, [r3, #0]
 80056d4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80056d8:	2b00      	cmp	r3, #0
 80056da:	d0ef      	beq.n	80056bc <HAL_RCC_OscConfig+0x168>
 80056dc:	e015      	b.n	800570a <HAL_RCC_OscConfig+0x1b6>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80056de:	f7fc f97f 	bl	80019e0 <HAL_GetTick>
 80056e2:	61f8      	str	r0, [r7, #28]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 80056e4:	e009      	b.n	80056fa <HAL_RCC_OscConfig+0x1a6>
        {
          if((uint32_t) (HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80056e6:	f7fc f97b 	bl	80019e0 <HAL_GetTick>
 80056ea:	4602      	mov	r2, r0
 80056ec:	69fb      	ldr	r3, [r7, #28]
 80056ee:	1ad3      	subs	r3, r2, r3
 80056f0:	2b64      	cmp	r3, #100	; 0x64
 80056f2:	d902      	bls.n	80056fa <HAL_RCC_OscConfig+0x1a6>
          {
            return HAL_TIMEOUT;
 80056f4:	2303      	movs	r3, #3
 80056f6:	f000 bc00 	b.w	8005efa <HAL_RCC_OscConfig+0x9a6>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 80056fa:	4b54      	ldr	r3, [pc, #336]	; (800584c <HAL_RCC_OscConfig+0x2f8>)
 80056fc:	681b      	ldr	r3, [r3, #0]
 80056fe:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005702:	2b00      	cmp	r3, #0
 8005704:	d1ef      	bne.n	80056e6 <HAL_RCC_OscConfig+0x192>
 8005706:	e000      	b.n	800570a <HAL_RCC_OscConfig+0x1b6>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005708:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800570a:	687b      	ldr	r3, [r7, #4]
 800570c:	681b      	ldr	r3, [r3, #0]
 800570e:	f003 0302 	and.w	r3, r3, #2
 8005712:	2b00      	cmp	r3, #0
 8005714:	f000 80d8 	beq.w	80058c8 <HAL_RCC_OscConfig+0x374>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
 8005718:	687b      	ldr	r3, [r7, #4]
 800571a:	68db      	ldr	r3, [r3, #12]
 800571c:	2b00      	cmp	r3, #0
 800571e:	d018      	beq.n	8005752 <HAL_RCC_OscConfig+0x1fe>
 8005720:	687b      	ldr	r3, [r7, #4]
 8005722:	68db      	ldr	r3, [r3, #12]
 8005724:	2b01      	cmp	r3, #1
 8005726:	d014      	beq.n	8005752 <HAL_RCC_OscConfig+0x1fe>
 8005728:	687b      	ldr	r3, [r7, #4]
 800572a:	68db      	ldr	r3, [r3, #12]
 800572c:	2b01      	cmp	r3, #1
 800572e:	d010      	beq.n	8005752 <HAL_RCC_OscConfig+0x1fe>
 8005730:	687b      	ldr	r3, [r7, #4]
 8005732:	68db      	ldr	r3, [r3, #12]
 8005734:	2b09      	cmp	r3, #9
 8005736:	d00c      	beq.n	8005752 <HAL_RCC_OscConfig+0x1fe>
 8005738:	687b      	ldr	r3, [r7, #4]
 800573a:	68db      	ldr	r3, [r3, #12]
 800573c:	2b11      	cmp	r3, #17
 800573e:	d008      	beq.n	8005752 <HAL_RCC_OscConfig+0x1fe>
 8005740:	687b      	ldr	r3, [r7, #4]
 8005742:	68db      	ldr	r3, [r3, #12]
 8005744:	2b19      	cmp	r3, #25
 8005746:	d004      	beq.n	8005752 <HAL_RCC_OscConfig+0x1fe>
 8005748:	f240 11a9 	movw	r1, #425	; 0x1a9
 800574c:	483e      	ldr	r0, [pc, #248]	; (8005848 <HAL_RCC_OscConfig+0x2f4>)
 800574e:	f7fb fceb 	bl	8001128 <assert_failed>
    assert_param(IS_RCC_HSICALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
 8005752:	687b      	ldr	r3, [r7, #4]
 8005754:	691b      	ldr	r3, [r3, #16]
 8005756:	2b7f      	cmp	r3, #127	; 0x7f
 8005758:	d904      	bls.n	8005764 <HAL_RCC_OscConfig+0x210>
 800575a:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 800575e:	483a      	ldr	r0, [pc, #232]	; (8005848 <HAL_RCC_OscConfig+0x2f4>)
 8005760:	f7fb fce2 	bl	8001128 <assert_failed>

    /* When the HSI is used as system clock it will not disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8005764:	4b39      	ldr	r3, [pc, #228]	; (800584c <HAL_RCC_OscConfig+0x2f8>)
 8005766:	691b      	ldr	r3, [r3, #16]
 8005768:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800576c:	61bb      	str	r3, [r7, #24]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 800576e:	4b37      	ldr	r3, [pc, #220]	; (800584c <HAL_RCC_OscConfig+0x2f8>)
 8005770:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005772:	617b      	str	r3, [r7, #20]
    if((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 8005774:	69bb      	ldr	r3, [r7, #24]
 8005776:	2b00      	cmp	r3, #0
 8005778:	d007      	beq.n	800578a <HAL_RCC_OscConfig+0x236>
 800577a:	69bb      	ldr	r3, [r7, #24]
 800577c:	2b18      	cmp	r3, #24
 800577e:	d149      	bne.n	8005814 <HAL_RCC_OscConfig+0x2c0>
 8005780:	697b      	ldr	r3, [r7, #20]
 8005782:	f003 0303 	and.w	r3, r3, #3
 8005786:	2b00      	cmp	r3, #0
 8005788:	d144      	bne.n	8005814 <HAL_RCC_OscConfig+0x2c0>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800578a:	4b30      	ldr	r3, [pc, #192]	; (800584c <HAL_RCC_OscConfig+0x2f8>)
 800578c:	681b      	ldr	r3, [r3, #0]
 800578e:	f003 0304 	and.w	r3, r3, #4
 8005792:	2b00      	cmp	r3, #0
 8005794:	d005      	beq.n	80057a2 <HAL_RCC_OscConfig+0x24e>
 8005796:	687b      	ldr	r3, [r7, #4]
 8005798:	68db      	ldr	r3, [r3, #12]
 800579a:	2b00      	cmp	r3, #0
 800579c:	d101      	bne.n	80057a2 <HAL_RCC_OscConfig+0x24e>
      {
        return HAL_ERROR;
 800579e:	2301      	movs	r3, #1
 80057a0:	e3ab      	b.n	8005efa <HAL_RCC_OscConfig+0x9a6>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
      /* Enable the Internal High Speed oscillator (HSI, HSIDIV2,HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 80057a2:	4b2a      	ldr	r3, [pc, #168]	; (800584c <HAL_RCC_OscConfig+0x2f8>)
 80057a4:	681b      	ldr	r3, [r3, #0]
 80057a6:	f023 0219 	bic.w	r2, r3, #25
 80057aa:	687b      	ldr	r3, [r7, #4]
 80057ac:	68db      	ldr	r3, [r3, #12]
 80057ae:	4927      	ldr	r1, [pc, #156]	; (800584c <HAL_RCC_OscConfig+0x2f8>)
 80057b0:	4313      	orrs	r3, r2
 80057b2:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80057b4:	f7fc f914 	bl	80019e0 <HAL_GetTick>
 80057b8:	61f8      	str	r0, [r7, #28]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80057ba:	e008      	b.n	80057ce <HAL_RCC_OscConfig+0x27a>
        {
          if((uint32_t) (HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80057bc:	f7fc f910 	bl	80019e0 <HAL_GetTick>
 80057c0:	4602      	mov	r2, r0
 80057c2:	69fb      	ldr	r3, [r7, #28]
 80057c4:	1ad3      	subs	r3, r2, r3
 80057c6:	2b02      	cmp	r3, #2
 80057c8:	d901      	bls.n	80057ce <HAL_RCC_OscConfig+0x27a>
          {
            return HAL_TIMEOUT;
 80057ca:	2303      	movs	r3, #3
 80057cc:	e395      	b.n	8005efa <HAL_RCC_OscConfig+0x9a6>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80057ce:	4b1f      	ldr	r3, [pc, #124]	; (800584c <HAL_RCC_OscConfig+0x2f8>)
 80057d0:	681b      	ldr	r3, [r3, #0]
 80057d2:	f003 0304 	and.w	r3, r3, #4
 80057d6:	2b00      	cmp	r3, #0
 80057d8:	d0f0      	beq.n	80057bc <HAL_RCC_OscConfig+0x268>
          }
        }
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80057da:	f7fc f92f 	bl	8001a3c <HAL_GetREVID>
 80057de:	4602      	mov	r2, r0
 80057e0:	f241 0303 	movw	r3, #4099	; 0x1003
 80057e4:	429a      	cmp	r2, r3
 80057e6:	d80a      	bhi.n	80057fe <HAL_RCC_OscConfig+0x2aa>
 80057e8:	4b18      	ldr	r3, [pc, #96]	; (800584c <HAL_RCC_OscConfig+0x2f8>)
 80057ea:	685b      	ldr	r3, [r3, #4]
 80057ec:	f423 327c 	bic.w	r2, r3, #258048	; 0x3f000
 80057f0:	687b      	ldr	r3, [r7, #4]
 80057f2:	691b      	ldr	r3, [r3, #16]
 80057f4:	031b      	lsls	r3, r3, #12
 80057f6:	4915      	ldr	r1, [pc, #84]	; (800584c <HAL_RCC_OscConfig+0x2f8>)
 80057f8:	4313      	orrs	r3, r2
 80057fa:	604b      	str	r3, [r1, #4]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80057fc:	e064      	b.n	80058c8 <HAL_RCC_OscConfig+0x374>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80057fe:	4b13      	ldr	r3, [pc, #76]	; (800584c <HAL_RCC_OscConfig+0x2f8>)
 8005800:	685b      	ldr	r3, [r3, #4]
 8005802:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8005806:	687b      	ldr	r3, [r7, #4]
 8005808:	691b      	ldr	r3, [r3, #16]
 800580a:	061b      	lsls	r3, r3, #24
 800580c:	490f      	ldr	r1, [pc, #60]	; (800584c <HAL_RCC_OscConfig+0x2f8>)
 800580e:	4313      	orrs	r3, r2
 8005810:	604b      	str	r3, [r1, #4]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8005812:	e059      	b.n	80058c8 <HAL_RCC_OscConfig+0x374>
    }

    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8005814:	687b      	ldr	r3, [r7, #4]
 8005816:	68db      	ldr	r3, [r3, #12]
 8005818:	2b00      	cmp	r3, #0
 800581a:	d03c      	beq.n	8005896 <HAL_RCC_OscConfig+0x342>
      {
     /* Enable the Internal High Speed oscillator (HSI, HSIDIV2,HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 800581c:	4b0b      	ldr	r3, [pc, #44]	; (800584c <HAL_RCC_OscConfig+0x2f8>)
 800581e:	681b      	ldr	r3, [r3, #0]
 8005820:	f023 0219 	bic.w	r2, r3, #25
 8005824:	687b      	ldr	r3, [r7, #4]
 8005826:	68db      	ldr	r3, [r3, #12]
 8005828:	4908      	ldr	r1, [pc, #32]	; (800584c <HAL_RCC_OscConfig+0x2f8>)
 800582a:	4313      	orrs	r3, r2
 800582c:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800582e:	f7fc f8d7 	bl	80019e0 <HAL_GetTick>
 8005832:	61f8      	str	r0, [r7, #28]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8005834:	e00c      	b.n	8005850 <HAL_RCC_OscConfig+0x2fc>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8005836:	f7fc f8d3 	bl	80019e0 <HAL_GetTick>
 800583a:	4602      	mov	r2, r0
 800583c:	69fb      	ldr	r3, [r7, #28]
 800583e:	1ad3      	subs	r3, r2, r3
 8005840:	2b02      	cmp	r3, #2
 8005842:	d905      	bls.n	8005850 <HAL_RCC_OscConfig+0x2fc>
          {
            return HAL_TIMEOUT;
 8005844:	2303      	movs	r3, #3
 8005846:	e358      	b.n	8005efa <HAL_RCC_OscConfig+0x9a6>
 8005848:	08010bc8 	.word	0x08010bc8
 800584c:	58024400 	.word	0x58024400
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8005850:	4b95      	ldr	r3, [pc, #596]	; (8005aa8 <HAL_RCC_OscConfig+0x554>)
 8005852:	681b      	ldr	r3, [r3, #0]
 8005854:	f003 0304 	and.w	r3, r3, #4
 8005858:	2b00      	cmp	r3, #0
 800585a:	d0ec      	beq.n	8005836 <HAL_RCC_OscConfig+0x2e2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800585c:	f7fc f8ee 	bl	8001a3c <HAL_GetREVID>
 8005860:	4602      	mov	r2, r0
 8005862:	f241 0303 	movw	r3, #4099	; 0x1003
 8005866:	429a      	cmp	r2, r3
 8005868:	d80a      	bhi.n	8005880 <HAL_RCC_OscConfig+0x32c>
 800586a:	4b8f      	ldr	r3, [pc, #572]	; (8005aa8 <HAL_RCC_OscConfig+0x554>)
 800586c:	685b      	ldr	r3, [r3, #4]
 800586e:	f423 327c 	bic.w	r2, r3, #258048	; 0x3f000
 8005872:	687b      	ldr	r3, [r7, #4]
 8005874:	691b      	ldr	r3, [r3, #16]
 8005876:	031b      	lsls	r3, r3, #12
 8005878:	498b      	ldr	r1, [pc, #556]	; (8005aa8 <HAL_RCC_OscConfig+0x554>)
 800587a:	4313      	orrs	r3, r2
 800587c:	604b      	str	r3, [r1, #4]
 800587e:	e023      	b.n	80058c8 <HAL_RCC_OscConfig+0x374>
 8005880:	4b89      	ldr	r3, [pc, #548]	; (8005aa8 <HAL_RCC_OscConfig+0x554>)
 8005882:	685b      	ldr	r3, [r3, #4]
 8005884:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8005888:	687b      	ldr	r3, [r7, #4]
 800588a:	691b      	ldr	r3, [r3, #16]
 800588c:	061b      	lsls	r3, r3, #24
 800588e:	4986      	ldr	r1, [pc, #536]	; (8005aa8 <HAL_RCC_OscConfig+0x554>)
 8005890:	4313      	orrs	r3, r2
 8005892:	604b      	str	r3, [r1, #4]
 8005894:	e018      	b.n	80058c8 <HAL_RCC_OscConfig+0x374>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8005896:	4b84      	ldr	r3, [pc, #528]	; (8005aa8 <HAL_RCC_OscConfig+0x554>)
 8005898:	681b      	ldr	r3, [r3, #0]
 800589a:	4a83      	ldr	r2, [pc, #524]	; (8005aa8 <HAL_RCC_OscConfig+0x554>)
 800589c:	f023 0301 	bic.w	r3, r3, #1
 80058a0:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80058a2:	f7fc f89d 	bl	80019e0 <HAL_GetTick>
 80058a6:	61f8      	str	r0, [r7, #28]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 80058a8:	e008      	b.n	80058bc <HAL_RCC_OscConfig+0x368>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80058aa:	f7fc f899 	bl	80019e0 <HAL_GetTick>
 80058ae:	4602      	mov	r2, r0
 80058b0:	69fb      	ldr	r3, [r7, #28]
 80058b2:	1ad3      	subs	r3, r2, r3
 80058b4:	2b02      	cmp	r3, #2
 80058b6:	d901      	bls.n	80058bc <HAL_RCC_OscConfig+0x368>
          {
            return HAL_TIMEOUT;
 80058b8:	2303      	movs	r3, #3
 80058ba:	e31e      	b.n	8005efa <HAL_RCC_OscConfig+0x9a6>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 80058bc:	4b7a      	ldr	r3, [pc, #488]	; (8005aa8 <HAL_RCC_OscConfig+0x554>)
 80058be:	681b      	ldr	r3, [r3, #0]
 80058c0:	f003 0304 	and.w	r3, r3, #4
 80058c4:	2b00      	cmp	r3, #0
 80058c6:	d1f0      	bne.n	80058aa <HAL_RCC_OscConfig+0x356>
        }
      }
    }
  }
  /*----------------------------- CSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 80058c8:	687b      	ldr	r3, [r7, #4]
 80058ca:	681b      	ldr	r3, [r3, #0]
 80058cc:	f003 0310 	and.w	r3, r3, #16
 80058d0:	2b00      	cmp	r3, #0
 80058d2:	f000 80a5 	beq.w	8005a20 <HAL_RCC_OscConfig+0x4cc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CSI(RCC_OscInitStruct->CSIState));
 80058d6:	687b      	ldr	r3, [r7, #4]
 80058d8:	69db      	ldr	r3, [r3, #28]
 80058da:	2b00      	cmp	r3, #0
 80058dc:	d008      	beq.n	80058f0 <HAL_RCC_OscConfig+0x39c>
 80058de:	687b      	ldr	r3, [r7, #4]
 80058e0:	69db      	ldr	r3, [r3, #28]
 80058e2:	2b80      	cmp	r3, #128	; 0x80
 80058e4:	d004      	beq.n	80058f0 <HAL_RCC_OscConfig+0x39c>
 80058e6:	f44f 71fd 	mov.w	r1, #506	; 0x1fa
 80058ea:	4870      	ldr	r0, [pc, #448]	; (8005aac <HAL_RCC_OscConfig+0x558>)
 80058ec:	f7fb fc1c 	bl	8001128 <assert_failed>
    assert_param(IS_RCC_CSICALIBRATION_VALUE(RCC_OscInitStruct->CSICalibrationValue));
 80058f0:	687b      	ldr	r3, [r7, #4]
 80058f2:	6a1b      	ldr	r3, [r3, #32]
 80058f4:	2b1f      	cmp	r3, #31
 80058f6:	d904      	bls.n	8005902 <HAL_RCC_OscConfig+0x3ae>
 80058f8:	f240 11fb 	movw	r1, #507	; 0x1fb
 80058fc:	486b      	ldr	r0, [pc, #428]	; (8005aac <HAL_RCC_OscConfig+0x558>)
 80058fe:	f7fb fc13 	bl	8001128 <assert_failed>

    /* When the CSI is used as system clock it will not disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8005902:	4b69      	ldr	r3, [pc, #420]	; (8005aa8 <HAL_RCC_OscConfig+0x554>)
 8005904:	691b      	ldr	r3, [r3, #16]
 8005906:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800590a:	613b      	str	r3, [r7, #16]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 800590c:	4b66      	ldr	r3, [pc, #408]	; (8005aa8 <HAL_RCC_OscConfig+0x554>)
 800590e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005910:	60fb      	str	r3, [r7, #12]
    if((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 8005912:	693b      	ldr	r3, [r7, #16]
 8005914:	2b08      	cmp	r3, #8
 8005916:	d007      	beq.n	8005928 <HAL_RCC_OscConfig+0x3d4>
 8005918:	693b      	ldr	r3, [r7, #16]
 800591a:	2b18      	cmp	r3, #24
 800591c:	d12d      	bne.n	800597a <HAL_RCC_OscConfig+0x426>
 800591e:	68fb      	ldr	r3, [r7, #12]
 8005920:	f003 0303 	and.w	r3, r3, #3
 8005924:	2b01      	cmp	r3, #1
 8005926:	d128      	bne.n	800597a <HAL_RCC_OscConfig+0x426>
    {
      /* When CSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8005928:	4b5f      	ldr	r3, [pc, #380]	; (8005aa8 <HAL_RCC_OscConfig+0x554>)
 800592a:	681b      	ldr	r3, [r3, #0]
 800592c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005930:	2b00      	cmp	r3, #0
 8005932:	d005      	beq.n	8005940 <HAL_RCC_OscConfig+0x3ec>
 8005934:	687b      	ldr	r3, [r7, #4]
 8005936:	69db      	ldr	r3, [r3, #28]
 8005938:	2b80      	cmp	r3, #128	; 0x80
 800593a:	d001      	beq.n	8005940 <HAL_RCC_OscConfig+0x3ec>
      {
        return HAL_ERROR;
 800593c:	2301      	movs	r3, #1
 800593e:	e2dc      	b.n	8005efa <HAL_RCC_OscConfig+0x9a6>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8005940:	f7fc f87c 	bl	8001a3c <HAL_GetREVID>
 8005944:	4602      	mov	r2, r0
 8005946:	f241 0303 	movw	r3, #4099	; 0x1003
 800594a:	429a      	cmp	r2, r3
 800594c:	d80a      	bhi.n	8005964 <HAL_RCC_OscConfig+0x410>
 800594e:	4b56      	ldr	r3, [pc, #344]	; (8005aa8 <HAL_RCC_OscConfig+0x554>)
 8005950:	685b      	ldr	r3, [r3, #4]
 8005952:	f023 42f8 	bic.w	r2, r3, #2080374784	; 0x7c000000
 8005956:	687b      	ldr	r3, [r7, #4]
 8005958:	6a1b      	ldr	r3, [r3, #32]
 800595a:	069b      	lsls	r3, r3, #26
 800595c:	4952      	ldr	r1, [pc, #328]	; (8005aa8 <HAL_RCC_OscConfig+0x554>)
 800595e:	4313      	orrs	r3, r2
 8005960:	604b      	str	r3, [r1, #4]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8005962:	e05d      	b.n	8005a20 <HAL_RCC_OscConfig+0x4cc>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8005964:	4b50      	ldr	r3, [pc, #320]	; (8005aa8 <HAL_RCC_OscConfig+0x554>)
 8005966:	68db      	ldr	r3, [r3, #12]
 8005968:	f023 527c 	bic.w	r2, r3, #1056964608	; 0x3f000000
 800596c:	687b      	ldr	r3, [r7, #4]
 800596e:	6a1b      	ldr	r3, [r3, #32]
 8005970:	061b      	lsls	r3, r3, #24
 8005972:	494d      	ldr	r1, [pc, #308]	; (8005aa8 <HAL_RCC_OscConfig+0x554>)
 8005974:	4313      	orrs	r3, r2
 8005976:	60cb      	str	r3, [r1, #12]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8005978:	e052      	b.n	8005a20 <HAL_RCC_OscConfig+0x4cc>
      }
    }
    else
    {
      /* Check the CSI State */
      if((RCC_OscInitStruct->CSIState)!= RCC_CSI_OFF)
 800597a:	687b      	ldr	r3, [r7, #4]
 800597c:	69db      	ldr	r3, [r3, #28]
 800597e:	2b00      	cmp	r3, #0
 8005980:	d035      	beq.n	80059ee <HAL_RCC_OscConfig+0x49a>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 8005982:	4b49      	ldr	r3, [pc, #292]	; (8005aa8 <HAL_RCC_OscConfig+0x554>)
 8005984:	681b      	ldr	r3, [r3, #0]
 8005986:	4a48      	ldr	r2, [pc, #288]	; (8005aa8 <HAL_RCC_OscConfig+0x554>)
 8005988:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800598c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800598e:	f7fc f827 	bl	80019e0 <HAL_GetTick>
 8005992:	61f8      	str	r0, [r7, #28]

        /* Wait till CSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8005994:	e008      	b.n	80059a8 <HAL_RCC_OscConfig+0x454>
        {
          if((HAL_GetTick() - tickstart ) > CSI_TIMEOUT_VALUE)
 8005996:	f7fc f823 	bl	80019e0 <HAL_GetTick>
 800599a:	4602      	mov	r2, r0
 800599c:	69fb      	ldr	r3, [r7, #28]
 800599e:	1ad3      	subs	r3, r2, r3
 80059a0:	2b02      	cmp	r3, #2
 80059a2:	d901      	bls.n	80059a8 <HAL_RCC_OscConfig+0x454>
          {
            return HAL_TIMEOUT;
 80059a4:	2303      	movs	r3, #3
 80059a6:	e2a8      	b.n	8005efa <HAL_RCC_OscConfig+0x9a6>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 80059a8:	4b3f      	ldr	r3, [pc, #252]	; (8005aa8 <HAL_RCC_OscConfig+0x554>)
 80059aa:	681b      	ldr	r3, [r3, #0]
 80059ac:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80059b0:	2b00      	cmp	r3, #0
 80059b2:	d0f0      	beq.n	8005996 <HAL_RCC_OscConfig+0x442>
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 80059b4:	f7fc f842 	bl	8001a3c <HAL_GetREVID>
 80059b8:	4602      	mov	r2, r0
 80059ba:	f241 0303 	movw	r3, #4099	; 0x1003
 80059be:	429a      	cmp	r2, r3
 80059c0:	d80a      	bhi.n	80059d8 <HAL_RCC_OscConfig+0x484>
 80059c2:	4b39      	ldr	r3, [pc, #228]	; (8005aa8 <HAL_RCC_OscConfig+0x554>)
 80059c4:	685b      	ldr	r3, [r3, #4]
 80059c6:	f023 42f8 	bic.w	r2, r3, #2080374784	; 0x7c000000
 80059ca:	687b      	ldr	r3, [r7, #4]
 80059cc:	6a1b      	ldr	r3, [r3, #32]
 80059ce:	069b      	lsls	r3, r3, #26
 80059d0:	4935      	ldr	r1, [pc, #212]	; (8005aa8 <HAL_RCC_OscConfig+0x554>)
 80059d2:	4313      	orrs	r3, r2
 80059d4:	604b      	str	r3, [r1, #4]
 80059d6:	e023      	b.n	8005a20 <HAL_RCC_OscConfig+0x4cc>
 80059d8:	4b33      	ldr	r3, [pc, #204]	; (8005aa8 <HAL_RCC_OscConfig+0x554>)
 80059da:	68db      	ldr	r3, [r3, #12]
 80059dc:	f023 527c 	bic.w	r2, r3, #1056964608	; 0x3f000000
 80059e0:	687b      	ldr	r3, [r7, #4]
 80059e2:	6a1b      	ldr	r3, [r3, #32]
 80059e4:	061b      	lsls	r3, r3, #24
 80059e6:	4930      	ldr	r1, [pc, #192]	; (8005aa8 <HAL_RCC_OscConfig+0x554>)
 80059e8:	4313      	orrs	r3, r2
 80059ea:	60cb      	str	r3, [r1, #12]
 80059ec:	e018      	b.n	8005a20 <HAL_RCC_OscConfig+0x4cc>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
 80059ee:	4b2e      	ldr	r3, [pc, #184]	; (8005aa8 <HAL_RCC_OscConfig+0x554>)
 80059f0:	681b      	ldr	r3, [r3, #0]
 80059f2:	4a2d      	ldr	r2, [pc, #180]	; (8005aa8 <HAL_RCC_OscConfig+0x554>)
 80059f4:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80059f8:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80059fa:	f7fb fff1 	bl	80019e0 <HAL_GetTick>
 80059fe:	61f8      	str	r0, [r7, #28]

        /* Wait till CSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8005a00:	e008      	b.n	8005a14 <HAL_RCC_OscConfig+0x4c0>
        {
          if((HAL_GetTick() - tickstart ) > CSI_TIMEOUT_VALUE)
 8005a02:	f7fb ffed 	bl	80019e0 <HAL_GetTick>
 8005a06:	4602      	mov	r2, r0
 8005a08:	69fb      	ldr	r3, [r7, #28]
 8005a0a:	1ad3      	subs	r3, r2, r3
 8005a0c:	2b02      	cmp	r3, #2
 8005a0e:	d901      	bls.n	8005a14 <HAL_RCC_OscConfig+0x4c0>
          {
            return HAL_TIMEOUT;
 8005a10:	2303      	movs	r3, #3
 8005a12:	e272      	b.n	8005efa <HAL_RCC_OscConfig+0x9a6>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8005a14:	4b24      	ldr	r3, [pc, #144]	; (8005aa8 <HAL_RCC_OscConfig+0x554>)
 8005a16:	681b      	ldr	r3, [r3, #0]
 8005a18:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005a1c:	2b00      	cmp	r3, #0
 8005a1e:	d1f0      	bne.n	8005a02 <HAL_RCC_OscConfig+0x4ae>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8005a20:	687b      	ldr	r3, [r7, #4]
 8005a22:	681b      	ldr	r3, [r3, #0]
 8005a24:	f003 0308 	and.w	r3, r3, #8
 8005a28:	2b00      	cmp	r3, #0
 8005a2a:	d047      	beq.n	8005abc <HAL_RCC_OscConfig+0x568>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
 8005a2c:	687b      	ldr	r3, [r7, #4]
 8005a2e:	695b      	ldr	r3, [r3, #20]
 8005a30:	2b00      	cmp	r3, #0
 8005a32:	d008      	beq.n	8005a46 <HAL_RCC_OscConfig+0x4f2>
 8005a34:	687b      	ldr	r3, [r7, #4]
 8005a36:	695b      	ldr	r3, [r3, #20]
 8005a38:	2b01      	cmp	r3, #1
 8005a3a:	d004      	beq.n	8005a46 <HAL_RCC_OscConfig+0x4f2>
 8005a3c:	f44f 710f 	mov.w	r1, #572	; 0x23c
 8005a40:	481a      	ldr	r0, [pc, #104]	; (8005aac <HAL_RCC_OscConfig+0x558>)
 8005a42:	f7fb fb71 	bl	8001128 <assert_failed>

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8005a46:	687b      	ldr	r3, [r7, #4]
 8005a48:	695b      	ldr	r3, [r3, #20]
 8005a4a:	2b00      	cmp	r3, #0
 8005a4c:	d019      	beq.n	8005a82 <HAL_RCC_OscConfig+0x52e>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8005a4e:	4b16      	ldr	r3, [pc, #88]	; (8005aa8 <HAL_RCC_OscConfig+0x554>)
 8005a50:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005a52:	4a15      	ldr	r2, [pc, #84]	; (8005aa8 <HAL_RCC_OscConfig+0x554>)
 8005a54:	f043 0301 	orr.w	r3, r3, #1
 8005a58:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005a5a:	f7fb ffc1 	bl	80019e0 <HAL_GetTick>
 8005a5e:	61f8      	str	r0, [r7, #28]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8005a60:	e008      	b.n	8005a74 <HAL_RCC_OscConfig+0x520>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8005a62:	f7fb ffbd 	bl	80019e0 <HAL_GetTick>
 8005a66:	4602      	mov	r2, r0
 8005a68:	69fb      	ldr	r3, [r7, #28]
 8005a6a:	1ad3      	subs	r3, r2, r3
 8005a6c:	2b02      	cmp	r3, #2
 8005a6e:	d901      	bls.n	8005a74 <HAL_RCC_OscConfig+0x520>
        {
          return HAL_TIMEOUT;
 8005a70:	2303      	movs	r3, #3
 8005a72:	e242      	b.n	8005efa <HAL_RCC_OscConfig+0x9a6>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8005a74:	4b0c      	ldr	r3, [pc, #48]	; (8005aa8 <HAL_RCC_OscConfig+0x554>)
 8005a76:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005a78:	f003 0302 	and.w	r3, r3, #2
 8005a7c:	2b00      	cmp	r3, #0
 8005a7e:	d0f0      	beq.n	8005a62 <HAL_RCC_OscConfig+0x50e>
 8005a80:	e01c      	b.n	8005abc <HAL_RCC_OscConfig+0x568>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8005a82:	4b09      	ldr	r3, [pc, #36]	; (8005aa8 <HAL_RCC_OscConfig+0x554>)
 8005a84:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005a86:	4a08      	ldr	r2, [pc, #32]	; (8005aa8 <HAL_RCC_OscConfig+0x554>)
 8005a88:	f023 0301 	bic.w	r3, r3, #1
 8005a8c:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005a8e:	f7fb ffa7 	bl	80019e0 <HAL_GetTick>
 8005a92:	61f8      	str	r0, [r7, #28]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8005a94:	e00c      	b.n	8005ab0 <HAL_RCC_OscConfig+0x55c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8005a96:	f7fb ffa3 	bl	80019e0 <HAL_GetTick>
 8005a9a:	4602      	mov	r2, r0
 8005a9c:	69fb      	ldr	r3, [r7, #28]
 8005a9e:	1ad3      	subs	r3, r2, r3
 8005aa0:	2b02      	cmp	r3, #2
 8005aa2:	d905      	bls.n	8005ab0 <HAL_RCC_OscConfig+0x55c>
        {
          return HAL_TIMEOUT;
 8005aa4:	2303      	movs	r3, #3
 8005aa6:	e228      	b.n	8005efa <HAL_RCC_OscConfig+0x9a6>
 8005aa8:	58024400 	.word	0x58024400
 8005aac:	08010bc8 	.word	0x08010bc8
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8005ab0:	4b71      	ldr	r3, [pc, #452]	; (8005c78 <HAL_RCC_OscConfig+0x724>)
 8005ab2:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005ab4:	f003 0302 	and.w	r3, r3, #2
 8005ab8:	2b00      	cmp	r3, #0
 8005aba:	d1ec      	bne.n	8005a96 <HAL_RCC_OscConfig+0x542>
      }
    }
  }

  /*------------------------------ HSI48 Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8005abc:	687b      	ldr	r3, [r7, #4]
 8005abe:	681b      	ldr	r3, [r3, #0]
 8005ac0:	f003 0320 	and.w	r3, r3, #32
 8005ac4:	2b00      	cmp	r3, #0
 8005ac6:	d043      	beq.n	8005b50 <HAL_RCC_OscConfig+0x5fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));
 8005ac8:	687b      	ldr	r3, [r7, #4]
 8005aca:	699b      	ldr	r3, [r3, #24]
 8005acc:	2b00      	cmp	r3, #0
 8005ace:	d008      	beq.n	8005ae2 <HAL_RCC_OscConfig+0x58e>
 8005ad0:	687b      	ldr	r3, [r7, #4]
 8005ad2:	699b      	ldr	r3, [r3, #24]
 8005ad4:	2b01      	cmp	r3, #1
 8005ad6:	d004      	beq.n	8005ae2 <HAL_RCC_OscConfig+0x58e>
 8005ad8:	f240 2167 	movw	r1, #615	; 0x267
 8005adc:	4867      	ldr	r0, [pc, #412]	; (8005c7c <HAL_RCC_OscConfig+0x728>)
 8005ade:	f7fb fb23 	bl	8001128 <assert_failed>

    /* Check the HSI48 State */
    if((RCC_OscInitStruct->HSI48State)!= RCC_HSI48_OFF)
 8005ae2:	687b      	ldr	r3, [r7, #4]
 8005ae4:	699b      	ldr	r3, [r3, #24]
 8005ae6:	2b00      	cmp	r3, #0
 8005ae8:	d019      	beq.n	8005b1e <HAL_RCC_OscConfig+0x5ca>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8005aea:	4b63      	ldr	r3, [pc, #396]	; (8005c78 <HAL_RCC_OscConfig+0x724>)
 8005aec:	681b      	ldr	r3, [r3, #0]
 8005aee:	4a62      	ldr	r2, [pc, #392]	; (8005c78 <HAL_RCC_OscConfig+0x724>)
 8005af0:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8005af4:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8005af6:	f7fb ff73 	bl	80019e0 <HAL_GetTick>
 8005afa:	61f8      	str	r0, [r7, #28]

      /* Wait till HSI48 is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8005afc:	e008      	b.n	8005b10 <HAL_RCC_OscConfig+0x5bc>
      {
        if((HAL_GetTick() - tickstart ) > HSI48_TIMEOUT_VALUE)
 8005afe:	f7fb ff6f 	bl	80019e0 <HAL_GetTick>
 8005b02:	4602      	mov	r2, r0
 8005b04:	69fb      	ldr	r3, [r7, #28]
 8005b06:	1ad3      	subs	r3, r2, r3
 8005b08:	2b02      	cmp	r3, #2
 8005b0a:	d901      	bls.n	8005b10 <HAL_RCC_OscConfig+0x5bc>
        {
          return HAL_TIMEOUT;
 8005b0c:	2303      	movs	r3, #3
 8005b0e:	e1f4      	b.n	8005efa <HAL_RCC_OscConfig+0x9a6>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8005b10:	4b59      	ldr	r3, [pc, #356]	; (8005c78 <HAL_RCC_OscConfig+0x724>)
 8005b12:	681b      	ldr	r3, [r3, #0]
 8005b14:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8005b18:	2b00      	cmp	r3, #0
 8005b1a:	d0f0      	beq.n	8005afe <HAL_RCC_OscConfig+0x5aa>
 8005b1c:	e018      	b.n	8005b50 <HAL_RCC_OscConfig+0x5fc>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8005b1e:	4b56      	ldr	r3, [pc, #344]	; (8005c78 <HAL_RCC_OscConfig+0x724>)
 8005b20:	681b      	ldr	r3, [r3, #0]
 8005b22:	4a55      	ldr	r2, [pc, #340]	; (8005c78 <HAL_RCC_OscConfig+0x724>)
 8005b24:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8005b28:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8005b2a:	f7fb ff59 	bl	80019e0 <HAL_GetTick>
 8005b2e:	61f8      	str	r0, [r7, #28]

      /* Wait till HSI48 is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8005b30:	e008      	b.n	8005b44 <HAL_RCC_OscConfig+0x5f0>
      {
        if((HAL_GetTick() - tickstart ) > HSI48_TIMEOUT_VALUE)
 8005b32:	f7fb ff55 	bl	80019e0 <HAL_GetTick>
 8005b36:	4602      	mov	r2, r0
 8005b38:	69fb      	ldr	r3, [r7, #28]
 8005b3a:	1ad3      	subs	r3, r2, r3
 8005b3c:	2b02      	cmp	r3, #2
 8005b3e:	d901      	bls.n	8005b44 <HAL_RCC_OscConfig+0x5f0>
        {
          return HAL_TIMEOUT;
 8005b40:	2303      	movs	r3, #3
 8005b42:	e1da      	b.n	8005efa <HAL_RCC_OscConfig+0x9a6>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8005b44:	4b4c      	ldr	r3, [pc, #304]	; (8005c78 <HAL_RCC_OscConfig+0x724>)
 8005b46:	681b      	ldr	r3, [r3, #0]
 8005b48:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8005b4c:	2b00      	cmp	r3, #0
 8005b4e:	d1f0      	bne.n	8005b32 <HAL_RCC_OscConfig+0x5de>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8005b50:	687b      	ldr	r3, [r7, #4]
 8005b52:	681b      	ldr	r3, [r3, #0]
 8005b54:	f003 0304 	and.w	r3, r3, #4
 8005b58:	2b00      	cmp	r3, #0
 8005b5a:	f000 8099 	beq.w	8005c90 <HAL_RCC_OscConfig+0x73c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));
 8005b5e:	687b      	ldr	r3, [r7, #4]
 8005b60:	689b      	ldr	r3, [r3, #8]
 8005b62:	2b00      	cmp	r3, #0
 8005b64:	d00c      	beq.n	8005b80 <HAL_RCC_OscConfig+0x62c>
 8005b66:	687b      	ldr	r3, [r7, #4]
 8005b68:	689b      	ldr	r3, [r3, #8]
 8005b6a:	2b01      	cmp	r3, #1
 8005b6c:	d008      	beq.n	8005b80 <HAL_RCC_OscConfig+0x62c>
 8005b6e:	687b      	ldr	r3, [r7, #4]
 8005b70:	689b      	ldr	r3, [r3, #8]
 8005b72:	2b05      	cmp	r3, #5
 8005b74:	d004      	beq.n	8005b80 <HAL_RCC_OscConfig+0x62c>
 8005b76:	f240 2191 	movw	r1, #657	; 0x291
 8005b7a:	4840      	ldr	r0, [pc, #256]	; (8005c7c <HAL_RCC_OscConfig+0x728>)
 8005b7c:	f7fb fad4 	bl	8001128 <assert_failed>

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8005b80:	4b3f      	ldr	r3, [pc, #252]	; (8005c80 <HAL_RCC_OscConfig+0x72c>)
 8005b82:	681b      	ldr	r3, [r3, #0]
 8005b84:	4a3e      	ldr	r2, [pc, #248]	; (8005c80 <HAL_RCC_OscConfig+0x72c>)
 8005b86:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005b8a:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8005b8c:	f7fb ff28 	bl	80019e0 <HAL_GetTick>
 8005b90:	61f8      	str	r0, [r7, #28]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8005b92:	e008      	b.n	8005ba6 <HAL_RCC_OscConfig+0x652>
    {
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 8005b94:	f7fb ff24 	bl	80019e0 <HAL_GetTick>
 8005b98:	4602      	mov	r2, r0
 8005b9a:	69fb      	ldr	r3, [r7, #28]
 8005b9c:	1ad3      	subs	r3, r2, r3
 8005b9e:	2b64      	cmp	r3, #100	; 0x64
 8005ba0:	d901      	bls.n	8005ba6 <HAL_RCC_OscConfig+0x652>
      {
        return HAL_TIMEOUT;
 8005ba2:	2303      	movs	r3, #3
 8005ba4:	e1a9      	b.n	8005efa <HAL_RCC_OscConfig+0x9a6>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8005ba6:	4b36      	ldr	r3, [pc, #216]	; (8005c80 <HAL_RCC_OscConfig+0x72c>)
 8005ba8:	681b      	ldr	r3, [r3, #0]
 8005baa:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005bae:	2b00      	cmp	r3, #0
 8005bb0:	d0f0      	beq.n	8005b94 <HAL_RCC_OscConfig+0x640>
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8005bb2:	687b      	ldr	r3, [r7, #4]
 8005bb4:	689b      	ldr	r3, [r3, #8]
 8005bb6:	2b01      	cmp	r3, #1
 8005bb8:	d106      	bne.n	8005bc8 <HAL_RCC_OscConfig+0x674>
 8005bba:	4b2f      	ldr	r3, [pc, #188]	; (8005c78 <HAL_RCC_OscConfig+0x724>)
 8005bbc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005bbe:	4a2e      	ldr	r2, [pc, #184]	; (8005c78 <HAL_RCC_OscConfig+0x724>)
 8005bc0:	f043 0301 	orr.w	r3, r3, #1
 8005bc4:	6713      	str	r3, [r2, #112]	; 0x70
 8005bc6:	e02d      	b.n	8005c24 <HAL_RCC_OscConfig+0x6d0>
 8005bc8:	687b      	ldr	r3, [r7, #4]
 8005bca:	689b      	ldr	r3, [r3, #8]
 8005bcc:	2b00      	cmp	r3, #0
 8005bce:	d10c      	bne.n	8005bea <HAL_RCC_OscConfig+0x696>
 8005bd0:	4b29      	ldr	r3, [pc, #164]	; (8005c78 <HAL_RCC_OscConfig+0x724>)
 8005bd2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005bd4:	4a28      	ldr	r2, [pc, #160]	; (8005c78 <HAL_RCC_OscConfig+0x724>)
 8005bd6:	f023 0301 	bic.w	r3, r3, #1
 8005bda:	6713      	str	r3, [r2, #112]	; 0x70
 8005bdc:	4b26      	ldr	r3, [pc, #152]	; (8005c78 <HAL_RCC_OscConfig+0x724>)
 8005bde:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005be0:	4a25      	ldr	r2, [pc, #148]	; (8005c78 <HAL_RCC_OscConfig+0x724>)
 8005be2:	f023 0304 	bic.w	r3, r3, #4
 8005be6:	6713      	str	r3, [r2, #112]	; 0x70
 8005be8:	e01c      	b.n	8005c24 <HAL_RCC_OscConfig+0x6d0>
 8005bea:	687b      	ldr	r3, [r7, #4]
 8005bec:	689b      	ldr	r3, [r3, #8]
 8005bee:	2b05      	cmp	r3, #5
 8005bf0:	d10c      	bne.n	8005c0c <HAL_RCC_OscConfig+0x6b8>
 8005bf2:	4b21      	ldr	r3, [pc, #132]	; (8005c78 <HAL_RCC_OscConfig+0x724>)
 8005bf4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005bf6:	4a20      	ldr	r2, [pc, #128]	; (8005c78 <HAL_RCC_OscConfig+0x724>)
 8005bf8:	f043 0304 	orr.w	r3, r3, #4
 8005bfc:	6713      	str	r3, [r2, #112]	; 0x70
 8005bfe:	4b1e      	ldr	r3, [pc, #120]	; (8005c78 <HAL_RCC_OscConfig+0x724>)
 8005c00:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005c02:	4a1d      	ldr	r2, [pc, #116]	; (8005c78 <HAL_RCC_OscConfig+0x724>)
 8005c04:	f043 0301 	orr.w	r3, r3, #1
 8005c08:	6713      	str	r3, [r2, #112]	; 0x70
 8005c0a:	e00b      	b.n	8005c24 <HAL_RCC_OscConfig+0x6d0>
 8005c0c:	4b1a      	ldr	r3, [pc, #104]	; (8005c78 <HAL_RCC_OscConfig+0x724>)
 8005c0e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005c10:	4a19      	ldr	r2, [pc, #100]	; (8005c78 <HAL_RCC_OscConfig+0x724>)
 8005c12:	f023 0301 	bic.w	r3, r3, #1
 8005c16:	6713      	str	r3, [r2, #112]	; 0x70
 8005c18:	4b17      	ldr	r3, [pc, #92]	; (8005c78 <HAL_RCC_OscConfig+0x724>)
 8005c1a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005c1c:	4a16      	ldr	r2, [pc, #88]	; (8005c78 <HAL_RCC_OscConfig+0x724>)
 8005c1e:	f023 0304 	bic.w	r3, r3, #4
 8005c22:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8005c24:	687b      	ldr	r3, [r7, #4]
 8005c26:	689b      	ldr	r3, [r3, #8]
 8005c28:	2b00      	cmp	r3, #0
 8005c2a:	d015      	beq.n	8005c58 <HAL_RCC_OscConfig+0x704>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005c2c:	f7fb fed8 	bl	80019e0 <HAL_GetTick>
 8005c30:	61f8      	str	r0, [r7, #28]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8005c32:	e00a      	b.n	8005c4a <HAL_RCC_OscConfig+0x6f6>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8005c34:	f7fb fed4 	bl	80019e0 <HAL_GetTick>
 8005c38:	4602      	mov	r2, r0
 8005c3a:	69fb      	ldr	r3, [r7, #28]
 8005c3c:	1ad3      	subs	r3, r2, r3
 8005c3e:	f241 3288 	movw	r2, #5000	; 0x1388
 8005c42:	4293      	cmp	r3, r2
 8005c44:	d901      	bls.n	8005c4a <HAL_RCC_OscConfig+0x6f6>
        {
          return HAL_TIMEOUT;
 8005c46:	2303      	movs	r3, #3
 8005c48:	e157      	b.n	8005efa <HAL_RCC_OscConfig+0x9a6>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8005c4a:	4b0b      	ldr	r3, [pc, #44]	; (8005c78 <HAL_RCC_OscConfig+0x724>)
 8005c4c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005c4e:	f003 0302 	and.w	r3, r3, #2
 8005c52:	2b00      	cmp	r3, #0
 8005c54:	d0ee      	beq.n	8005c34 <HAL_RCC_OscConfig+0x6e0>
 8005c56:	e01b      	b.n	8005c90 <HAL_RCC_OscConfig+0x73c>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005c58:	f7fb fec2 	bl	80019e0 <HAL_GetTick>
 8005c5c:	61f8      	str	r0, [r7, #28]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8005c5e:	e011      	b.n	8005c84 <HAL_RCC_OscConfig+0x730>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8005c60:	f7fb febe 	bl	80019e0 <HAL_GetTick>
 8005c64:	4602      	mov	r2, r0
 8005c66:	69fb      	ldr	r3, [r7, #28]
 8005c68:	1ad3      	subs	r3, r2, r3
 8005c6a:	f241 3288 	movw	r2, #5000	; 0x1388
 8005c6e:	4293      	cmp	r3, r2
 8005c70:	d908      	bls.n	8005c84 <HAL_RCC_OscConfig+0x730>
        {
          return HAL_TIMEOUT;
 8005c72:	2303      	movs	r3, #3
 8005c74:	e141      	b.n	8005efa <HAL_RCC_OscConfig+0x9a6>
 8005c76:	bf00      	nop
 8005c78:	58024400 	.word	0x58024400
 8005c7c:	08010bc8 	.word	0x08010bc8
 8005c80:	58024800 	.word	0x58024800
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8005c84:	4b9f      	ldr	r3, [pc, #636]	; (8005f04 <HAL_RCC_OscConfig+0x9b0>)
 8005c86:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005c88:	f003 0302 	and.w	r3, r3, #2
 8005c8c:	2b00      	cmp	r3, #0
 8005c8e:	d1e7      	bne.n	8005c60 <HAL_RCC_OscConfig+0x70c>
      }
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
 8005c90:	687b      	ldr	r3, [r7, #4]
 8005c92:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005c94:	2b00      	cmp	r3, #0
 8005c96:	d00c      	beq.n	8005cb2 <HAL_RCC_OscConfig+0x75e>
 8005c98:	687b      	ldr	r3, [r7, #4]
 8005c9a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005c9c:	2b01      	cmp	r3, #1
 8005c9e:	d008      	beq.n	8005cb2 <HAL_RCC_OscConfig+0x75e>
 8005ca0:	687b      	ldr	r3, [r7, #4]
 8005ca2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005ca4:	2b02      	cmp	r3, #2
 8005ca6:	d004      	beq.n	8005cb2 <HAL_RCC_OscConfig+0x75e>
 8005ca8:	f240 21c3 	movw	r1, #707	; 0x2c3
 8005cac:	4896      	ldr	r0, [pc, #600]	; (8005f08 <HAL_RCC_OscConfig+0x9b4>)
 8005cae:	f7fb fa3b 	bl	8001128 <assert_failed>
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8005cb2:	687b      	ldr	r3, [r7, #4]
 8005cb4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005cb6:	2b00      	cmp	r3, #0
 8005cb8:	f000 811e 	beq.w	8005ef8 <HAL_RCC_OscConfig+0x9a4>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
 8005cbc:	4b91      	ldr	r3, [pc, #580]	; (8005f04 <HAL_RCC_OscConfig+0x9b0>)
 8005cbe:	691b      	ldr	r3, [r3, #16]
 8005cc0:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8005cc4:	2b18      	cmp	r3, #24
 8005cc6:	f000 8115 	beq.w	8005ef4 <HAL_RCC_OscConfig+0x9a0>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8005cca:	687b      	ldr	r3, [r7, #4]
 8005ccc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005cce:	2b02      	cmp	r3, #2
 8005cd0:	f040 80f6 	bne.w	8005ec0 <HAL_RCC_OscConfig+0x96c>
      {
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
 8005cd4:	687b      	ldr	r3, [r7, #4]
 8005cd6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005cd8:	2b01      	cmp	r3, #1
 8005cda:	d010      	beq.n	8005cfe <HAL_RCC_OscConfig+0x7aa>
 8005cdc:	687b      	ldr	r3, [r7, #4]
 8005cde:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005ce0:	2b00      	cmp	r3, #0
 8005ce2:	d00c      	beq.n	8005cfe <HAL_RCC_OscConfig+0x7aa>
 8005ce4:	687b      	ldr	r3, [r7, #4]
 8005ce6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005ce8:	2b03      	cmp	r3, #3
 8005cea:	d008      	beq.n	8005cfe <HAL_RCC_OscConfig+0x7aa>
 8005cec:	687b      	ldr	r3, [r7, #4]
 8005cee:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005cf0:	2b02      	cmp	r3, #2
 8005cf2:	d004      	beq.n	8005cfe <HAL_RCC_OscConfig+0x7aa>
 8005cf4:	f44f 7133 	mov.w	r1, #716	; 0x2cc
 8005cf8:	4883      	ldr	r0, [pc, #524]	; (8005f08 <HAL_RCC_OscConfig+0x9b4>)
 8005cfa:	f7fb fa15 	bl	8001128 <assert_failed>
        assert_param(IS_RCC_PLLM_VALUE(RCC_OscInitStruct->PLL.PLLM));
 8005cfe:	687b      	ldr	r3, [r7, #4]
 8005d00:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005d02:	2b00      	cmp	r3, #0
 8005d04:	d003      	beq.n	8005d0e <HAL_RCC_OscConfig+0x7ba>
 8005d06:	687b      	ldr	r3, [r7, #4]
 8005d08:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005d0a:	2b3f      	cmp	r3, #63	; 0x3f
 8005d0c:	d904      	bls.n	8005d18 <HAL_RCC_OscConfig+0x7c4>
 8005d0e:	f240 21cd 	movw	r1, #717	; 0x2cd
 8005d12:	487d      	ldr	r0, [pc, #500]	; (8005f08 <HAL_RCC_OscConfig+0x9b4>)
 8005d14:	f7fb fa08 	bl	8001128 <assert_failed>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
 8005d18:	687b      	ldr	r3, [r7, #4]
 8005d1a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005d1c:	2b03      	cmp	r3, #3
 8005d1e:	d904      	bls.n	8005d2a <HAL_RCC_OscConfig+0x7d6>
 8005d20:	687b      	ldr	r3, [r7, #4]
 8005d22:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005d24:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8005d28:	d904      	bls.n	8005d34 <HAL_RCC_OscConfig+0x7e0>
 8005d2a:	f240 21ce 	movw	r1, #718	; 0x2ce
 8005d2e:	4876      	ldr	r0, [pc, #472]	; (8005f08 <HAL_RCC_OscConfig+0x9b4>)
 8005d30:	f7fb f9fa 	bl	8001128 <assert_failed>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
 8005d34:	687b      	ldr	r3, [r7, #4]
 8005d36:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005d38:	2b00      	cmp	r3, #0
 8005d3a:	d003      	beq.n	8005d44 <HAL_RCC_OscConfig+0x7f0>
 8005d3c:	687b      	ldr	r3, [r7, #4]
 8005d3e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005d40:	2b80      	cmp	r3, #128	; 0x80
 8005d42:	d904      	bls.n	8005d4e <HAL_RCC_OscConfig+0x7fa>
 8005d44:	f240 21cf 	movw	r1, #719	; 0x2cf
 8005d48:	486f      	ldr	r0, [pc, #444]	; (8005f08 <HAL_RCC_OscConfig+0x9b4>)
 8005d4a:	f7fb f9ed 	bl	8001128 <assert_failed>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
 8005d4e:	687b      	ldr	r3, [r7, #4]
 8005d50:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005d52:	2b00      	cmp	r3, #0
 8005d54:	d003      	beq.n	8005d5e <HAL_RCC_OscConfig+0x80a>
 8005d56:	687b      	ldr	r3, [r7, #4]
 8005d58:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005d5a:	2b80      	cmp	r3, #128	; 0x80
 8005d5c:	d904      	bls.n	8005d68 <HAL_RCC_OscConfig+0x814>
 8005d5e:	f44f 7134 	mov.w	r1, #720	; 0x2d0
 8005d62:	4869      	ldr	r0, [pc, #420]	; (8005f08 <HAL_RCC_OscConfig+0x9b4>)
 8005d64:	f7fb f9e0 	bl	8001128 <assert_failed>
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
 8005d68:	687b      	ldr	r3, [r7, #4]
 8005d6a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005d6c:	2b00      	cmp	r3, #0
 8005d6e:	d003      	beq.n	8005d78 <HAL_RCC_OscConfig+0x824>
 8005d70:	687b      	ldr	r3, [r7, #4]
 8005d72:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005d74:	2b80      	cmp	r3, #128	; 0x80
 8005d76:	d904      	bls.n	8005d82 <HAL_RCC_OscConfig+0x82e>
 8005d78:	f240 21d1 	movw	r1, #721	; 0x2d1
 8005d7c:	4862      	ldr	r0, [pc, #392]	; (8005f08 <HAL_RCC_OscConfig+0x9b4>)
 8005d7e:	f7fb f9d3 	bl	8001128 <assert_failed>
        assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));
 8005d82:	687b      	ldr	r3, [r7, #4]
 8005d84:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005d86:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005d8a:	d304      	bcc.n	8005d96 <HAL_RCC_OscConfig+0x842>
 8005d8c:	f240 21d2 	movw	r1, #722	; 0x2d2
 8005d90:	485d      	ldr	r0, [pc, #372]	; (8005f08 <HAL_RCC_OscConfig+0x9b4>)
 8005d92:	f7fb f9c9 	bl	8001128 <assert_failed>

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005d96:	4b5b      	ldr	r3, [pc, #364]	; (8005f04 <HAL_RCC_OscConfig+0x9b0>)
 8005d98:	681b      	ldr	r3, [r3, #0]
 8005d9a:	4a5a      	ldr	r2, [pc, #360]	; (8005f04 <HAL_RCC_OscConfig+0x9b0>)
 8005d9c:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8005da0:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005da2:	f7fb fe1d 	bl	80019e0 <HAL_GetTick>
 8005da6:	61f8      	str	r0, [r7, #28]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8005da8:	e008      	b.n	8005dbc <HAL_RCC_OscConfig+0x868>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8005daa:	f7fb fe19 	bl	80019e0 <HAL_GetTick>
 8005dae:	4602      	mov	r2, r0
 8005db0:	69fb      	ldr	r3, [r7, #28]
 8005db2:	1ad3      	subs	r3, r2, r3
 8005db4:	2b02      	cmp	r3, #2
 8005db6:	d901      	bls.n	8005dbc <HAL_RCC_OscConfig+0x868>
          {
            return HAL_TIMEOUT;
 8005db8:	2303      	movs	r3, #3
 8005dba:	e09e      	b.n	8005efa <HAL_RCC_OscConfig+0x9a6>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8005dbc:	4b51      	ldr	r3, [pc, #324]	; (8005f04 <HAL_RCC_OscConfig+0x9b0>)
 8005dbe:	681b      	ldr	r3, [r3, #0]
 8005dc0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005dc4:	2b00      	cmp	r3, #0
 8005dc6:	d1f0      	bne.n	8005daa <HAL_RCC_OscConfig+0x856>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8005dc8:	4b4e      	ldr	r3, [pc, #312]	; (8005f04 <HAL_RCC_OscConfig+0x9b0>)
 8005dca:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8005dcc:	4b4f      	ldr	r3, [pc, #316]	; (8005f0c <HAL_RCC_OscConfig+0x9b8>)
 8005dce:	4013      	ands	r3, r2
 8005dd0:	687a      	ldr	r2, [r7, #4]
 8005dd2:	6a91      	ldr	r1, [r2, #40]	; 0x28
 8005dd4:	687a      	ldr	r2, [r7, #4]
 8005dd6:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 8005dd8:	0112      	lsls	r2, r2, #4
 8005dda:	430a      	orrs	r2, r1
 8005ddc:	4949      	ldr	r1, [pc, #292]	; (8005f04 <HAL_RCC_OscConfig+0x9b0>)
 8005dde:	4313      	orrs	r3, r2
 8005de0:	628b      	str	r3, [r1, #40]	; 0x28
 8005de2:	687b      	ldr	r3, [r7, #4]
 8005de4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005de6:	3b01      	subs	r3, #1
 8005de8:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8005dec:	687b      	ldr	r3, [r7, #4]
 8005dee:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005df0:	3b01      	subs	r3, #1
 8005df2:	025b      	lsls	r3, r3, #9
 8005df4:	b29b      	uxth	r3, r3
 8005df6:	431a      	orrs	r2, r3
 8005df8:	687b      	ldr	r3, [r7, #4]
 8005dfa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005dfc:	3b01      	subs	r3, #1
 8005dfe:	041b      	lsls	r3, r3, #16
 8005e00:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 8005e04:	431a      	orrs	r2, r3
 8005e06:	687b      	ldr	r3, [r7, #4]
 8005e08:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005e0a:	3b01      	subs	r3, #1
 8005e0c:	061b      	lsls	r3, r3, #24
 8005e0e:	f003 43fe 	and.w	r3, r3, #2130706432	; 0x7f000000
 8005e12:	493c      	ldr	r1, [pc, #240]	; (8005f04 <HAL_RCC_OscConfig+0x9b0>)
 8005e14:	4313      	orrs	r3, r2
 8005e16:	630b      	str	r3, [r1, #48]	; 0x30
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

         /* Disable PLLFRACN . */
         __HAL_RCC_PLLFRACN_DISABLE();
 8005e18:	4b3a      	ldr	r3, [pc, #232]	; (8005f04 <HAL_RCC_OscConfig+0x9b0>)
 8005e1a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005e1c:	4a39      	ldr	r2, [pc, #228]	; (8005f04 <HAL_RCC_OscConfig+0x9b0>)
 8005e1e:	f023 0301 	bic.w	r3, r3, #1
 8005e22:	62d3      	str	r3, [r2, #44]	; 0x2c

         /* Configure PLL  PLL1FRACN */
         __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 8005e24:	4b37      	ldr	r3, [pc, #220]	; (8005f04 <HAL_RCC_OscConfig+0x9b0>)
 8005e26:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8005e28:	4b39      	ldr	r3, [pc, #228]	; (8005f10 <HAL_RCC_OscConfig+0x9bc>)
 8005e2a:	4013      	ands	r3, r2
 8005e2c:	687a      	ldr	r2, [r7, #4]
 8005e2e:	6c92      	ldr	r2, [r2, #72]	; 0x48
 8005e30:	00d2      	lsls	r2, r2, #3
 8005e32:	4934      	ldr	r1, [pc, #208]	; (8005f04 <HAL_RCC_OscConfig+0x9b0>)
 8005e34:	4313      	orrs	r3, r2
 8005e36:	634b      	str	r3, [r1, #52]	; 0x34

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL_VCIRANGE(RCC_OscInitStruct->PLL.PLLRGE) ;
 8005e38:	4b32      	ldr	r3, [pc, #200]	; (8005f04 <HAL_RCC_OscConfig+0x9b0>)
 8005e3a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005e3c:	f023 020c 	bic.w	r2, r3, #12
 8005e40:	687b      	ldr	r3, [r7, #4]
 8005e42:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005e44:	492f      	ldr	r1, [pc, #188]	; (8005f04 <HAL_RCC_OscConfig+0x9b0>)
 8005e46:	4313      	orrs	r3, r2
 8005e48:	62cb      	str	r3, [r1, #44]	; 0x2c

        /* Select PLL1 output frequency range : VCO */
        __HAL_RCC_PLL_VCORANGE(RCC_OscInitStruct->PLL.PLLVCOSEL) ;
 8005e4a:	4b2e      	ldr	r3, [pc, #184]	; (8005f04 <HAL_RCC_OscConfig+0x9b0>)
 8005e4c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005e4e:	f023 0202 	bic.w	r2, r3, #2
 8005e52:	687b      	ldr	r3, [r7, #4]
 8005e54:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005e56:	492b      	ldr	r1, [pc, #172]	; (8005f04 <HAL_RCC_OscConfig+0x9b0>)
 8005e58:	4313      	orrs	r3, r2
 8005e5a:	62cb      	str	r3, [r1, #44]	; 0x2c

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 8005e5c:	4b29      	ldr	r3, [pc, #164]	; (8005f04 <HAL_RCC_OscConfig+0x9b0>)
 8005e5e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005e60:	4a28      	ldr	r2, [pc, #160]	; (8005f04 <HAL_RCC_OscConfig+0x9b0>)
 8005e62:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005e66:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable PLL1Q Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005e68:	4b26      	ldr	r3, [pc, #152]	; (8005f04 <HAL_RCC_OscConfig+0x9b0>)
 8005e6a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005e6c:	4a25      	ldr	r2, [pc, #148]	; (8005f04 <HAL_RCC_OscConfig+0x9b0>)
 8005e6e:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8005e72:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable PLL1R  Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 8005e74:	4b23      	ldr	r3, [pc, #140]	; (8005f04 <HAL_RCC_OscConfig+0x9b0>)
 8005e76:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005e78:	4a22      	ldr	r2, [pc, #136]	; (8005f04 <HAL_RCC_OscConfig+0x9b0>)
 8005e7a:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8005e7e:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable PLL1FRACN . */
         __HAL_RCC_PLLFRACN_ENABLE();
 8005e80:	4b20      	ldr	r3, [pc, #128]	; (8005f04 <HAL_RCC_OscConfig+0x9b0>)
 8005e82:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005e84:	4a1f      	ldr	r2, [pc, #124]	; (8005f04 <HAL_RCC_OscConfig+0x9b0>)
 8005e86:	f043 0301 	orr.w	r3, r3, #1
 8005e8a:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8005e8c:	4b1d      	ldr	r3, [pc, #116]	; (8005f04 <HAL_RCC_OscConfig+0x9b0>)
 8005e8e:	681b      	ldr	r3, [r3, #0]
 8005e90:	4a1c      	ldr	r2, [pc, #112]	; (8005f04 <HAL_RCC_OscConfig+0x9b0>)
 8005e92:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8005e96:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005e98:	f7fb fda2 	bl	80019e0 <HAL_GetTick>
 8005e9c:	61f8      	str	r0, [r7, #28]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8005e9e:	e008      	b.n	8005eb2 <HAL_RCC_OscConfig+0x95e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8005ea0:	f7fb fd9e 	bl	80019e0 <HAL_GetTick>
 8005ea4:	4602      	mov	r2, r0
 8005ea6:	69fb      	ldr	r3, [r7, #28]
 8005ea8:	1ad3      	subs	r3, r2, r3
 8005eaa:	2b02      	cmp	r3, #2
 8005eac:	d901      	bls.n	8005eb2 <HAL_RCC_OscConfig+0x95e>
          {
            return HAL_TIMEOUT;
 8005eae:	2303      	movs	r3, #3
 8005eb0:	e023      	b.n	8005efa <HAL_RCC_OscConfig+0x9a6>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8005eb2:	4b14      	ldr	r3, [pc, #80]	; (8005f04 <HAL_RCC_OscConfig+0x9b0>)
 8005eb4:	681b      	ldr	r3, [r3, #0]
 8005eb6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005eba:	2b00      	cmp	r3, #0
 8005ebc:	d0f0      	beq.n	8005ea0 <HAL_RCC_OscConfig+0x94c>
 8005ebe:	e01b      	b.n	8005ef8 <HAL_RCC_OscConfig+0x9a4>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005ec0:	4b10      	ldr	r3, [pc, #64]	; (8005f04 <HAL_RCC_OscConfig+0x9b0>)
 8005ec2:	681b      	ldr	r3, [r3, #0]
 8005ec4:	4a0f      	ldr	r2, [pc, #60]	; (8005f04 <HAL_RCC_OscConfig+0x9b0>)
 8005ec6:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8005eca:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005ecc:	f7fb fd88 	bl	80019e0 <HAL_GetTick>
 8005ed0:	61f8      	str	r0, [r7, #28]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8005ed2:	e008      	b.n	8005ee6 <HAL_RCC_OscConfig+0x992>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8005ed4:	f7fb fd84 	bl	80019e0 <HAL_GetTick>
 8005ed8:	4602      	mov	r2, r0
 8005eda:	69fb      	ldr	r3, [r7, #28]
 8005edc:	1ad3      	subs	r3, r2, r3
 8005ede:	2b02      	cmp	r3, #2
 8005ee0:	d901      	bls.n	8005ee6 <HAL_RCC_OscConfig+0x992>
          {
            return HAL_TIMEOUT;
 8005ee2:	2303      	movs	r3, #3
 8005ee4:	e009      	b.n	8005efa <HAL_RCC_OscConfig+0x9a6>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8005ee6:	4b07      	ldr	r3, [pc, #28]	; (8005f04 <HAL_RCC_OscConfig+0x9b0>)
 8005ee8:	681b      	ldr	r3, [r3, #0]
 8005eea:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005eee:	2b00      	cmp	r3, #0
 8005ef0:	d1f0      	bne.n	8005ed4 <HAL_RCC_OscConfig+0x980>
 8005ef2:	e001      	b.n	8005ef8 <HAL_RCC_OscConfig+0x9a4>
        }
      }
    }
    else
    {
      return HAL_ERROR;
 8005ef4:	2301      	movs	r3, #1
 8005ef6:	e000      	b.n	8005efa <HAL_RCC_OscConfig+0x9a6>
    }
  }
  return HAL_OK;
 8005ef8:	2300      	movs	r3, #0
}
 8005efa:	4618      	mov	r0, r3
 8005efc:	3728      	adds	r7, #40	; 0x28
 8005efe:	46bd      	mov	sp, r7
 8005f00:	bd80      	pop	{r7, pc}
 8005f02:	bf00      	nop
 8005f04:	58024400 	.word	0x58024400
 8005f08:	08010bc8 	.word	0x08010bc8
 8005f0c:	fffffc0c 	.word	0xfffffc0c
 8005f10:	ffff0007 	.word	0xffff0007

08005f14 <HAL_RCC_ClockConfig>:
  *         D1CPRE[3:0] bits to ensure that  Domain1 core clock not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8005f14:	b580      	push	{r7, lr}
 8005f16:	b084      	sub	sp, #16
 8005f18:	af00      	add	r7, sp, #0
 8005f1a:	6078      	str	r0, [r7, #4]
 8005f1c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;

   /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8005f1e:	687b      	ldr	r3, [r7, #4]
 8005f20:	2b00      	cmp	r3, #0
 8005f22:	d101      	bne.n	8005f28 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8005f24:	2301      	movs	r3, #1
 8005f26:	e345      	b.n	80065b4 <HAL_RCC_ClockConfig+0x6a0>
  }

  /* Check the parameters */
  assert_param(IS_RCC_CLOCKTYPE(RCC_ClkInitStruct->ClockType));
 8005f28:	687b      	ldr	r3, [r7, #4]
 8005f2a:	681b      	ldr	r3, [r3, #0]
 8005f2c:	2b00      	cmp	r3, #0
 8005f2e:	d003      	beq.n	8005f38 <HAL_RCC_ClockConfig+0x24>
 8005f30:	687b      	ldr	r3, [r7, #4]
 8005f32:	681b      	ldr	r3, [r3, #0]
 8005f34:	2b3f      	cmp	r3, #63	; 0x3f
 8005f36:	d904      	bls.n	8005f42 <HAL_RCC_ClockConfig+0x2e>
 8005f38:	f240 3152 	movw	r1, #850	; 0x352
 8005f3c:	4827      	ldr	r0, [pc, #156]	; (8005fdc <HAL_RCC_ClockConfig+0xc8>)
 8005f3e:	f7fb f8f3 	bl	8001128 <assert_failed>
  assert_param(IS_FLASH_LATENCY(FLatency));
 8005f42:	683b      	ldr	r3, [r7, #0]
 8005f44:	2b00      	cmp	r3, #0
 8005f46:	d031      	beq.n	8005fac <HAL_RCC_ClockConfig+0x98>
 8005f48:	683b      	ldr	r3, [r7, #0]
 8005f4a:	2b01      	cmp	r3, #1
 8005f4c:	d02e      	beq.n	8005fac <HAL_RCC_ClockConfig+0x98>
 8005f4e:	683b      	ldr	r3, [r7, #0]
 8005f50:	2b02      	cmp	r3, #2
 8005f52:	d02b      	beq.n	8005fac <HAL_RCC_ClockConfig+0x98>
 8005f54:	683b      	ldr	r3, [r7, #0]
 8005f56:	2b03      	cmp	r3, #3
 8005f58:	d028      	beq.n	8005fac <HAL_RCC_ClockConfig+0x98>
 8005f5a:	683b      	ldr	r3, [r7, #0]
 8005f5c:	2b04      	cmp	r3, #4
 8005f5e:	d025      	beq.n	8005fac <HAL_RCC_ClockConfig+0x98>
 8005f60:	683b      	ldr	r3, [r7, #0]
 8005f62:	2b05      	cmp	r3, #5
 8005f64:	d022      	beq.n	8005fac <HAL_RCC_ClockConfig+0x98>
 8005f66:	683b      	ldr	r3, [r7, #0]
 8005f68:	2b06      	cmp	r3, #6
 8005f6a:	d01f      	beq.n	8005fac <HAL_RCC_ClockConfig+0x98>
 8005f6c:	683b      	ldr	r3, [r7, #0]
 8005f6e:	2b07      	cmp	r3, #7
 8005f70:	d01c      	beq.n	8005fac <HAL_RCC_ClockConfig+0x98>
 8005f72:	683b      	ldr	r3, [r7, #0]
 8005f74:	2b08      	cmp	r3, #8
 8005f76:	d019      	beq.n	8005fac <HAL_RCC_ClockConfig+0x98>
 8005f78:	683b      	ldr	r3, [r7, #0]
 8005f7a:	2b09      	cmp	r3, #9
 8005f7c:	d016      	beq.n	8005fac <HAL_RCC_ClockConfig+0x98>
 8005f7e:	683b      	ldr	r3, [r7, #0]
 8005f80:	2b0a      	cmp	r3, #10
 8005f82:	d013      	beq.n	8005fac <HAL_RCC_ClockConfig+0x98>
 8005f84:	683b      	ldr	r3, [r7, #0]
 8005f86:	2b0b      	cmp	r3, #11
 8005f88:	d010      	beq.n	8005fac <HAL_RCC_ClockConfig+0x98>
 8005f8a:	683b      	ldr	r3, [r7, #0]
 8005f8c:	2b0c      	cmp	r3, #12
 8005f8e:	d00d      	beq.n	8005fac <HAL_RCC_ClockConfig+0x98>
 8005f90:	683b      	ldr	r3, [r7, #0]
 8005f92:	2b0d      	cmp	r3, #13
 8005f94:	d00a      	beq.n	8005fac <HAL_RCC_ClockConfig+0x98>
 8005f96:	683b      	ldr	r3, [r7, #0]
 8005f98:	2b0e      	cmp	r3, #14
 8005f9a:	d007      	beq.n	8005fac <HAL_RCC_ClockConfig+0x98>
 8005f9c:	683b      	ldr	r3, [r7, #0]
 8005f9e:	2b0f      	cmp	r3, #15
 8005fa0:	d004      	beq.n	8005fac <HAL_RCC_ClockConfig+0x98>
 8005fa2:	f240 3153 	movw	r1, #851	; 0x353
 8005fa6:	480d      	ldr	r0, [pc, #52]	; (8005fdc <HAL_RCC_ClockConfig+0xc8>)
 8005fa8:	f7fb f8be 	bl	8001128 <assert_failed>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8005fac:	4b0c      	ldr	r3, [pc, #48]	; (8005fe0 <HAL_RCC_ClockConfig+0xcc>)
 8005fae:	681b      	ldr	r3, [r3, #0]
 8005fb0:	f003 030f 	and.w	r3, r3, #15
 8005fb4:	683a      	ldr	r2, [r7, #0]
 8005fb6:	429a      	cmp	r2, r3
 8005fb8:	d914      	bls.n	8005fe4 <HAL_RCC_ClockConfig+0xd0>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005fba:	4b09      	ldr	r3, [pc, #36]	; (8005fe0 <HAL_RCC_ClockConfig+0xcc>)
 8005fbc:	681b      	ldr	r3, [r3, #0]
 8005fbe:	f023 020f 	bic.w	r2, r3, #15
 8005fc2:	4907      	ldr	r1, [pc, #28]	; (8005fe0 <HAL_RCC_ClockConfig+0xcc>)
 8005fc4:	683b      	ldr	r3, [r7, #0]
 8005fc6:	4313      	orrs	r3, r2
 8005fc8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8005fca:	4b05      	ldr	r3, [pc, #20]	; (8005fe0 <HAL_RCC_ClockConfig+0xcc>)
 8005fcc:	681b      	ldr	r3, [r3, #0]
 8005fce:	f003 030f 	and.w	r3, r3, #15
 8005fd2:	683a      	ldr	r2, [r7, #0]
 8005fd4:	429a      	cmp	r2, r3
 8005fd6:	d005      	beq.n	8005fe4 <HAL_RCC_ClockConfig+0xd0>
    {
      return HAL_ERROR;
 8005fd8:	2301      	movs	r3, #1
 8005fda:	e2eb      	b.n	80065b4 <HAL_RCC_ClockConfig+0x6a0>
 8005fdc:	08010bc8 	.word	0x08010bc8
 8005fe0:	52002000 	.word	0x52002000

  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- D1PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8005fe4:	687b      	ldr	r3, [r7, #4]
 8005fe6:	681b      	ldr	r3, [r3, #0]
 8005fe8:	f003 0304 	and.w	r3, r3, #4
 8005fec:	2b00      	cmp	r3, #0
 8005fee:	d029      	beq.n	8006044 <HAL_RCC_ClockConfig+0x130>
  {
    if((RCC_ClkInitStruct->APB3CLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8005ff0:	687b      	ldr	r3, [r7, #4]
 8005ff2:	691a      	ldr	r2, [r3, #16]
 8005ff4:	4b9a      	ldr	r3, [pc, #616]	; (8006260 <HAL_RCC_ClockConfig+0x34c>)
 8005ff6:	699b      	ldr	r3, [r3, #24]
 8005ff8:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8005ffc:	429a      	cmp	r2, r3
 8005ffe:	d921      	bls.n	8006044 <HAL_RCC_ClockConfig+0x130>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
 8006000:	687b      	ldr	r3, [r7, #4]
 8006002:	691b      	ldr	r3, [r3, #16]
 8006004:	2b00      	cmp	r3, #0
 8006006:	d014      	beq.n	8006032 <HAL_RCC_ClockConfig+0x11e>
 8006008:	687b      	ldr	r3, [r7, #4]
 800600a:	691b      	ldr	r3, [r3, #16]
 800600c:	2b40      	cmp	r3, #64	; 0x40
 800600e:	d010      	beq.n	8006032 <HAL_RCC_ClockConfig+0x11e>
 8006010:	687b      	ldr	r3, [r7, #4]
 8006012:	691b      	ldr	r3, [r3, #16]
 8006014:	2b50      	cmp	r3, #80	; 0x50
 8006016:	d00c      	beq.n	8006032 <HAL_RCC_ClockConfig+0x11e>
 8006018:	687b      	ldr	r3, [r7, #4]
 800601a:	691b      	ldr	r3, [r3, #16]
 800601c:	2b60      	cmp	r3, #96	; 0x60
 800601e:	d008      	beq.n	8006032 <HAL_RCC_ClockConfig+0x11e>
 8006020:	687b      	ldr	r3, [r7, #4]
 8006022:	691b      	ldr	r3, [r3, #16]
 8006024:	2b70      	cmp	r3, #112	; 0x70
 8006026:	d004      	beq.n	8006032 <HAL_RCC_ClockConfig+0x11e>
 8006028:	f240 316e 	movw	r1, #878	; 0x36e
 800602c:	488d      	ldr	r0, [pc, #564]	; (8006264 <HAL_RCC_ClockConfig+0x350>)
 800602e:	f7fb f87b 	bl	8001128 <assert_failed>
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8006032:	4b8b      	ldr	r3, [pc, #556]	; (8006260 <HAL_RCC_ClockConfig+0x34c>)
 8006034:	699b      	ldr	r3, [r3, #24]
 8006036:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 800603a:	687b      	ldr	r3, [r7, #4]
 800603c:	691b      	ldr	r3, [r3, #16]
 800603e:	4988      	ldr	r1, [pc, #544]	; (8006260 <HAL_RCC_ClockConfig+0x34c>)
 8006040:	4313      	orrs	r3, r2
 8006042:	618b      	str	r3, [r1, #24]
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006044:	687b      	ldr	r3, [r7, #4]
 8006046:	681b      	ldr	r3, [r3, #0]
 8006048:	f003 0308 	and.w	r3, r3, #8
 800604c:	2b00      	cmp	r3, #0
 800604e:	d029      	beq.n	80060a4 <HAL_RCC_ClockConfig+0x190>
  {
    if((RCC_ClkInitStruct->APB1CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 8006050:	687b      	ldr	r3, [r7, #4]
 8006052:	695a      	ldr	r2, [r3, #20]
 8006054:	4b82      	ldr	r3, [pc, #520]	; (8006260 <HAL_RCC_ClockConfig+0x34c>)
 8006056:	69db      	ldr	r3, [r3, #28]
 8006058:	f003 0370 	and.w	r3, r3, #112	; 0x70
 800605c:	429a      	cmp	r2, r3
 800605e:	d921      	bls.n	80060a4 <HAL_RCC_ClockConfig+0x190>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
 8006060:	687b      	ldr	r3, [r7, #4]
 8006062:	695b      	ldr	r3, [r3, #20]
 8006064:	2b00      	cmp	r3, #0
 8006066:	d014      	beq.n	8006092 <HAL_RCC_ClockConfig+0x17e>
 8006068:	687b      	ldr	r3, [r7, #4]
 800606a:	695b      	ldr	r3, [r3, #20]
 800606c:	2b40      	cmp	r3, #64	; 0x40
 800606e:	d010      	beq.n	8006092 <HAL_RCC_ClockConfig+0x17e>
 8006070:	687b      	ldr	r3, [r7, #4]
 8006072:	695b      	ldr	r3, [r3, #20]
 8006074:	2b50      	cmp	r3, #80	; 0x50
 8006076:	d00c      	beq.n	8006092 <HAL_RCC_ClockConfig+0x17e>
 8006078:	687b      	ldr	r3, [r7, #4]
 800607a:	695b      	ldr	r3, [r3, #20]
 800607c:	2b60      	cmp	r3, #96	; 0x60
 800607e:	d008      	beq.n	8006092 <HAL_RCC_ClockConfig+0x17e>
 8006080:	687b      	ldr	r3, [r7, #4]
 8006082:	695b      	ldr	r3, [r3, #20]
 8006084:	2b70      	cmp	r3, #112	; 0x70
 8006086:	d004      	beq.n	8006092 <HAL_RCC_ClockConfig+0x17e>
 8006088:	f44f 715e 	mov.w	r1, #888	; 0x378
 800608c:	4875      	ldr	r0, [pc, #468]	; (8006264 <HAL_RCC_ClockConfig+0x350>)
 800608e:	f7fb f84b 	bl	8001128 <assert_failed>
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8006092:	4b73      	ldr	r3, [pc, #460]	; (8006260 <HAL_RCC_ClockConfig+0x34c>)
 8006094:	69db      	ldr	r3, [r3, #28]
 8006096:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 800609a:	687b      	ldr	r3, [r7, #4]
 800609c:	695b      	ldr	r3, [r3, #20]
 800609e:	4970      	ldr	r1, [pc, #448]	; (8006260 <HAL_RCC_ClockConfig+0x34c>)
 80060a0:	4313      	orrs	r3, r2
 80060a2:	61cb      	str	r3, [r1, #28]
    }
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80060a4:	687b      	ldr	r3, [r7, #4]
 80060a6:	681b      	ldr	r3, [r3, #0]
 80060a8:	f003 0310 	and.w	r3, r3, #16
 80060ac:	2b00      	cmp	r3, #0
 80060ae:	d02d      	beq.n	800610c <HAL_RCC_ClockConfig+0x1f8>
  {
    if((RCC_ClkInitStruct->APB2CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 80060b0:	687b      	ldr	r3, [r7, #4]
 80060b2:	699a      	ldr	r2, [r3, #24]
 80060b4:	4b6a      	ldr	r3, [pc, #424]	; (8006260 <HAL_RCC_ClockConfig+0x34c>)
 80060b6:	69db      	ldr	r3, [r3, #28]
 80060b8:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 80060bc:	429a      	cmp	r2, r3
 80060be:	d925      	bls.n	800610c <HAL_RCC_ClockConfig+0x1f8>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
 80060c0:	687b      	ldr	r3, [r7, #4]
 80060c2:	699b      	ldr	r3, [r3, #24]
 80060c4:	2b00      	cmp	r3, #0
 80060c6:	d018      	beq.n	80060fa <HAL_RCC_ClockConfig+0x1e6>
 80060c8:	687b      	ldr	r3, [r7, #4]
 80060ca:	699b      	ldr	r3, [r3, #24]
 80060cc:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80060d0:	d013      	beq.n	80060fa <HAL_RCC_ClockConfig+0x1e6>
 80060d2:	687b      	ldr	r3, [r7, #4]
 80060d4:	699b      	ldr	r3, [r3, #24]
 80060d6:	f5b3 6fa0 	cmp.w	r3, #1280	; 0x500
 80060da:	d00e      	beq.n	80060fa <HAL_RCC_ClockConfig+0x1e6>
 80060dc:	687b      	ldr	r3, [r7, #4]
 80060de:	699b      	ldr	r3, [r3, #24]
 80060e0:	f5b3 6fc0 	cmp.w	r3, #1536	; 0x600
 80060e4:	d009      	beq.n	80060fa <HAL_RCC_ClockConfig+0x1e6>
 80060e6:	687b      	ldr	r3, [r7, #4]
 80060e8:	699b      	ldr	r3, [r3, #24]
 80060ea:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 80060ee:	d004      	beq.n	80060fa <HAL_RCC_ClockConfig+0x1e6>
 80060f0:	f240 3182 	movw	r1, #898	; 0x382
 80060f4:	485b      	ldr	r0, [pc, #364]	; (8006264 <HAL_RCC_ClockConfig+0x350>)
 80060f6:	f7fb f817 	bl	8001128 <assert_failed>
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 80060fa:	4b59      	ldr	r3, [pc, #356]	; (8006260 <HAL_RCC_ClockConfig+0x34c>)
 80060fc:	69db      	ldr	r3, [r3, #28]
 80060fe:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8006102:	687b      	ldr	r3, [r7, #4]
 8006104:	699b      	ldr	r3, [r3, #24]
 8006106:	4956      	ldr	r1, [pc, #344]	; (8006260 <HAL_RCC_ClockConfig+0x34c>)
 8006108:	4313      	orrs	r3, r2
 800610a:	61cb      	str	r3, [r1, #28]
    }
  }

  /*-------------------------- D3PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 800610c:	687b      	ldr	r3, [r7, #4]
 800610e:	681b      	ldr	r3, [r3, #0]
 8006110:	f003 0320 	and.w	r3, r3, #32
 8006114:	2b00      	cmp	r3, #0
 8006116:	d029      	beq.n	800616c <HAL_RCC_ClockConfig+0x258>
  {
    if((RCC_ClkInitStruct->APB4CLKDivider) > (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 8006118:	687b      	ldr	r3, [r7, #4]
 800611a:	69da      	ldr	r2, [r3, #28]
 800611c:	4b50      	ldr	r3, [pc, #320]	; (8006260 <HAL_RCC_ClockConfig+0x34c>)
 800611e:	6a1b      	ldr	r3, [r3, #32]
 8006120:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8006124:	429a      	cmp	r2, r3
 8006126:	d921      	bls.n	800616c <HAL_RCC_ClockConfig+0x258>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
 8006128:	687b      	ldr	r3, [r7, #4]
 800612a:	69db      	ldr	r3, [r3, #28]
 800612c:	2b00      	cmp	r3, #0
 800612e:	d014      	beq.n	800615a <HAL_RCC_ClockConfig+0x246>
 8006130:	687b      	ldr	r3, [r7, #4]
 8006132:	69db      	ldr	r3, [r3, #28]
 8006134:	2b40      	cmp	r3, #64	; 0x40
 8006136:	d010      	beq.n	800615a <HAL_RCC_ClockConfig+0x246>
 8006138:	687b      	ldr	r3, [r7, #4]
 800613a:	69db      	ldr	r3, [r3, #28]
 800613c:	2b50      	cmp	r3, #80	; 0x50
 800613e:	d00c      	beq.n	800615a <HAL_RCC_ClockConfig+0x246>
 8006140:	687b      	ldr	r3, [r7, #4]
 8006142:	69db      	ldr	r3, [r3, #28]
 8006144:	2b60      	cmp	r3, #96	; 0x60
 8006146:	d008      	beq.n	800615a <HAL_RCC_ClockConfig+0x246>
 8006148:	687b      	ldr	r3, [r7, #4]
 800614a:	69db      	ldr	r3, [r3, #28]
 800614c:	2b70      	cmp	r3, #112	; 0x70
 800614e:	d004      	beq.n	800615a <HAL_RCC_ClockConfig+0x246>
 8006150:	f44f 7163 	mov.w	r1, #908	; 0x38c
 8006154:	4843      	ldr	r0, [pc, #268]	; (8006264 <HAL_RCC_ClockConfig+0x350>)
 8006156:	f7fa ffe7 	bl	8001128 <assert_failed>
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider) );
 800615a:	4b41      	ldr	r3, [pc, #260]	; (8006260 <HAL_RCC_ClockConfig+0x34c>)
 800615c:	6a1b      	ldr	r3, [r3, #32]
 800615e:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8006162:	687b      	ldr	r3, [r7, #4]
 8006164:	69db      	ldr	r3, [r3, #28]
 8006166:	493e      	ldr	r1, [pc, #248]	; (8006260 <HAL_RCC_ClockConfig+0x34c>)
 8006168:	4313      	orrs	r3, r2
 800616a:	620b      	str	r3, [r1, #32]
    }
  }

   /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800616c:	687b      	ldr	r3, [r7, #4]
 800616e:	681b      	ldr	r3, [r3, #0]
 8006170:	f003 0302 	and.w	r3, r3, #2
 8006174:	2b00      	cmp	r3, #0
 8006176:	d039      	beq.n	80061ec <HAL_RCC_ClockConfig+0x2d8>
  {
    if((RCC_ClkInitStruct->AHBCLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 8006178:	687b      	ldr	r3, [r7, #4]
 800617a:	68da      	ldr	r2, [r3, #12]
 800617c:	4b38      	ldr	r3, [pc, #224]	; (8006260 <HAL_RCC_ClockConfig+0x34c>)
 800617e:	699b      	ldr	r3, [r3, #24]
 8006180:	f003 030f 	and.w	r3, r3, #15
 8006184:	429a      	cmp	r2, r3
 8006186:	d931      	bls.n	80061ec <HAL_RCC_ClockConfig+0x2d8>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
 8006188:	687b      	ldr	r3, [r7, #4]
 800618a:	68db      	ldr	r3, [r3, #12]
 800618c:	2b00      	cmp	r3, #0
 800618e:	d024      	beq.n	80061da <HAL_RCC_ClockConfig+0x2c6>
 8006190:	687b      	ldr	r3, [r7, #4]
 8006192:	68db      	ldr	r3, [r3, #12]
 8006194:	2b08      	cmp	r3, #8
 8006196:	d020      	beq.n	80061da <HAL_RCC_ClockConfig+0x2c6>
 8006198:	687b      	ldr	r3, [r7, #4]
 800619a:	68db      	ldr	r3, [r3, #12]
 800619c:	2b09      	cmp	r3, #9
 800619e:	d01c      	beq.n	80061da <HAL_RCC_ClockConfig+0x2c6>
 80061a0:	687b      	ldr	r3, [r7, #4]
 80061a2:	68db      	ldr	r3, [r3, #12]
 80061a4:	2b0a      	cmp	r3, #10
 80061a6:	d018      	beq.n	80061da <HAL_RCC_ClockConfig+0x2c6>
 80061a8:	687b      	ldr	r3, [r7, #4]
 80061aa:	68db      	ldr	r3, [r3, #12]
 80061ac:	2b0b      	cmp	r3, #11
 80061ae:	d014      	beq.n	80061da <HAL_RCC_ClockConfig+0x2c6>
 80061b0:	687b      	ldr	r3, [r7, #4]
 80061b2:	68db      	ldr	r3, [r3, #12]
 80061b4:	2b0c      	cmp	r3, #12
 80061b6:	d010      	beq.n	80061da <HAL_RCC_ClockConfig+0x2c6>
 80061b8:	687b      	ldr	r3, [r7, #4]
 80061ba:	68db      	ldr	r3, [r3, #12]
 80061bc:	2b0d      	cmp	r3, #13
 80061be:	d00c      	beq.n	80061da <HAL_RCC_ClockConfig+0x2c6>
 80061c0:	687b      	ldr	r3, [r7, #4]
 80061c2:	68db      	ldr	r3, [r3, #12]
 80061c4:	2b0e      	cmp	r3, #14
 80061c6:	d008      	beq.n	80061da <HAL_RCC_ClockConfig+0x2c6>
 80061c8:	687b      	ldr	r3, [r7, #4]
 80061ca:	68db      	ldr	r3, [r3, #12]
 80061cc:	2b0f      	cmp	r3, #15
 80061ce:	d004      	beq.n	80061da <HAL_RCC_ClockConfig+0x2c6>
 80061d0:	f240 3197 	movw	r1, #919	; 0x397
 80061d4:	4823      	ldr	r0, [pc, #140]	; (8006264 <HAL_RCC_ClockConfig+0x350>)
 80061d6:	f7fa ffa7 	bl	8001128 <assert_failed>
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80061da:	4b21      	ldr	r3, [pc, #132]	; (8006260 <HAL_RCC_ClockConfig+0x34c>)
 80061dc:	699b      	ldr	r3, [r3, #24]
 80061de:	f023 020f 	bic.w	r2, r3, #15
 80061e2:	687b      	ldr	r3, [r7, #4]
 80061e4:	68db      	ldr	r3, [r3, #12]
 80061e6:	491e      	ldr	r1, [pc, #120]	; (8006260 <HAL_RCC_ClockConfig+0x34c>)
 80061e8:	4313      	orrs	r3, r2
 80061ea:	618b      	str	r3, [r1, #24]
    }
  }

    /*------------------------- SYSCLK Configuration -------------------------*/
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80061ec:	687b      	ldr	r3, [r7, #4]
 80061ee:	681b      	ldr	r3, [r3, #0]
 80061f0:	f003 0301 	and.w	r3, r3, #1
 80061f4:	2b00      	cmp	r3, #0
 80061f6:	f000 80a2 	beq.w	800633e <HAL_RCC_ClockConfig+0x42a>
    {
      assert_param(IS_RCC_SYSCLK(RCC_ClkInitStruct->SYSCLKDivider));
 80061fa:	687b      	ldr	r3, [r7, #4]
 80061fc:	689b      	ldr	r3, [r3, #8]
 80061fe:	2b00      	cmp	r3, #0
 8006200:	d032      	beq.n	8006268 <HAL_RCC_ClockConfig+0x354>
 8006202:	687b      	ldr	r3, [r7, #4]
 8006204:	689b      	ldr	r3, [r3, #8]
 8006206:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800620a:	d02d      	beq.n	8006268 <HAL_RCC_ClockConfig+0x354>
 800620c:	687b      	ldr	r3, [r7, #4]
 800620e:	689b      	ldr	r3, [r3, #8]
 8006210:	f5b3 6f10 	cmp.w	r3, #2304	; 0x900
 8006214:	d028      	beq.n	8006268 <HAL_RCC_ClockConfig+0x354>
 8006216:	687b      	ldr	r3, [r7, #4]
 8006218:	689b      	ldr	r3, [r3, #8]
 800621a:	f5b3 6f20 	cmp.w	r3, #2560	; 0xa00
 800621e:	d023      	beq.n	8006268 <HAL_RCC_ClockConfig+0x354>
 8006220:	687b      	ldr	r3, [r7, #4]
 8006222:	689b      	ldr	r3, [r3, #8]
 8006224:	f5b3 6f30 	cmp.w	r3, #2816	; 0xb00
 8006228:	d01e      	beq.n	8006268 <HAL_RCC_ClockConfig+0x354>
 800622a:	687b      	ldr	r3, [r7, #4]
 800622c:	689b      	ldr	r3, [r3, #8]
 800622e:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8006232:	d019      	beq.n	8006268 <HAL_RCC_ClockConfig+0x354>
 8006234:	687b      	ldr	r3, [r7, #4]
 8006236:	689b      	ldr	r3, [r3, #8]
 8006238:	f5b3 6f50 	cmp.w	r3, #3328	; 0xd00
 800623c:	d014      	beq.n	8006268 <HAL_RCC_ClockConfig+0x354>
 800623e:	687b      	ldr	r3, [r7, #4]
 8006240:	689b      	ldr	r3, [r3, #8]
 8006242:	f5b3 6f60 	cmp.w	r3, #3584	; 0xe00
 8006246:	d00f      	beq.n	8006268 <HAL_RCC_ClockConfig+0x354>
 8006248:	687b      	ldr	r3, [r7, #4]
 800624a:	689b      	ldr	r3, [r3, #8]
 800624c:	f5b3 6f70 	cmp.w	r3, #3840	; 0xf00
 8006250:	d00a      	beq.n	8006268 <HAL_RCC_ClockConfig+0x354>
 8006252:	f240 319f 	movw	r1, #927	; 0x39f
 8006256:	4803      	ldr	r0, [pc, #12]	; (8006264 <HAL_RCC_ClockConfig+0x350>)
 8006258:	f7fa ff66 	bl	8001128 <assert_failed>
 800625c:	e004      	b.n	8006268 <HAL_RCC_ClockConfig+0x354>
 800625e:	bf00      	nop
 8006260:	58024400 	.word	0x58024400
 8006264:	08010bc8 	.word	0x08010bc8
      assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
 8006268:	687b      	ldr	r3, [r7, #4]
 800626a:	685b      	ldr	r3, [r3, #4]
 800626c:	2b01      	cmp	r3, #1
 800626e:	d010      	beq.n	8006292 <HAL_RCC_ClockConfig+0x37e>
 8006270:	687b      	ldr	r3, [r7, #4]
 8006272:	685b      	ldr	r3, [r3, #4]
 8006274:	2b00      	cmp	r3, #0
 8006276:	d00c      	beq.n	8006292 <HAL_RCC_ClockConfig+0x37e>
 8006278:	687b      	ldr	r3, [r7, #4]
 800627a:	685b      	ldr	r3, [r3, #4]
 800627c:	2b02      	cmp	r3, #2
 800627e:	d008      	beq.n	8006292 <HAL_RCC_ClockConfig+0x37e>
 8006280:	687b      	ldr	r3, [r7, #4]
 8006282:	685b      	ldr	r3, [r3, #4]
 8006284:	2b03      	cmp	r3, #3
 8006286:	d004      	beq.n	8006292 <HAL_RCC_ClockConfig+0x37e>
 8006288:	f44f 7168 	mov.w	r1, #928	; 0x3a0
 800628c:	4858      	ldr	r0, [pc, #352]	; (80063f0 <HAL_RCC_ClockConfig+0x4dc>)
 800628e:	f7fa ff4b 	bl	8001128 <assert_failed>
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1CPRE, RCC_ClkInitStruct->SYSCLKDivider);
 8006292:	4b58      	ldr	r3, [pc, #352]	; (80063f4 <HAL_RCC_ClockConfig+0x4e0>)
 8006294:	699b      	ldr	r3, [r3, #24]
 8006296:	f423 6270 	bic.w	r2, r3, #3840	; 0xf00
 800629a:	687b      	ldr	r3, [r7, #4]
 800629c:	689b      	ldr	r3, [r3, #8]
 800629e:	4955      	ldr	r1, [pc, #340]	; (80063f4 <HAL_RCC_ClockConfig+0x4e0>)
 80062a0:	4313      	orrs	r3, r2
 80062a2:	618b      	str	r3, [r1, #24]
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80062a4:	687b      	ldr	r3, [r7, #4]
 80062a6:	685b      	ldr	r3, [r3, #4]
 80062a8:	2b02      	cmp	r3, #2
 80062aa:	d107      	bne.n	80062bc <HAL_RCC_ClockConfig+0x3a8>
      {
        /* Check the HSE ready flag */
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 80062ac:	4b51      	ldr	r3, [pc, #324]	; (80063f4 <HAL_RCC_ClockConfig+0x4e0>)
 80062ae:	681b      	ldr	r3, [r3, #0]
 80062b0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80062b4:	2b00      	cmp	r3, #0
 80062b6:	d121      	bne.n	80062fc <HAL_RCC_ClockConfig+0x3e8>
        {
          return HAL_ERROR;
 80062b8:	2301      	movs	r3, #1
 80062ba:	e17b      	b.n	80065b4 <HAL_RCC_ClockConfig+0x6a0>
        }
      }
      /* PLL is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80062bc:	687b      	ldr	r3, [r7, #4]
 80062be:	685b      	ldr	r3, [r3, #4]
 80062c0:	2b03      	cmp	r3, #3
 80062c2:	d107      	bne.n	80062d4 <HAL_RCC_ClockConfig+0x3c0>
      {
        /* Check the PLL ready flag */
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 80062c4:	4b4b      	ldr	r3, [pc, #300]	; (80063f4 <HAL_RCC_ClockConfig+0x4e0>)
 80062c6:	681b      	ldr	r3, [r3, #0]
 80062c8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80062cc:	2b00      	cmp	r3, #0
 80062ce:	d115      	bne.n	80062fc <HAL_RCC_ClockConfig+0x3e8>
        {
          return HAL_ERROR;
 80062d0:	2301      	movs	r3, #1
 80062d2:	e16f      	b.n	80065b4 <HAL_RCC_ClockConfig+0x6a0>
        }
      }
      /* CSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 80062d4:	687b      	ldr	r3, [r7, #4]
 80062d6:	685b      	ldr	r3, [r3, #4]
 80062d8:	2b01      	cmp	r3, #1
 80062da:	d107      	bne.n	80062ec <HAL_RCC_ClockConfig+0x3d8>
      {
        /* Check the PLL ready flag */
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 80062dc:	4b45      	ldr	r3, [pc, #276]	; (80063f4 <HAL_RCC_ClockConfig+0x4e0>)
 80062de:	681b      	ldr	r3, [r3, #0]
 80062e0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80062e4:	2b00      	cmp	r3, #0
 80062e6:	d109      	bne.n	80062fc <HAL_RCC_ClockConfig+0x3e8>
        {
          return HAL_ERROR;
 80062e8:	2301      	movs	r3, #1
 80062ea:	e163      	b.n	80065b4 <HAL_RCC_ClockConfig+0x6a0>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80062ec:	4b41      	ldr	r3, [pc, #260]	; (80063f4 <HAL_RCC_ClockConfig+0x4e0>)
 80062ee:	681b      	ldr	r3, [r3, #0]
 80062f0:	f003 0304 	and.w	r3, r3, #4
 80062f4:	2b00      	cmp	r3, #0
 80062f6:	d101      	bne.n	80062fc <HAL_RCC_ClockConfig+0x3e8>
        {
          return HAL_ERROR;
 80062f8:	2301      	movs	r3, #1
 80062fa:	e15b      	b.n	80065b4 <HAL_RCC_ClockConfig+0x6a0>
        }
      }
      MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80062fc:	4b3d      	ldr	r3, [pc, #244]	; (80063f4 <HAL_RCC_ClockConfig+0x4e0>)
 80062fe:	691b      	ldr	r3, [r3, #16]
 8006300:	f023 0207 	bic.w	r2, r3, #7
 8006304:	687b      	ldr	r3, [r7, #4]
 8006306:	685b      	ldr	r3, [r3, #4]
 8006308:	493a      	ldr	r1, [pc, #232]	; (80063f4 <HAL_RCC_ClockConfig+0x4e0>)
 800630a:	4313      	orrs	r3, r2
 800630c:	610b      	str	r3, [r1, #16]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800630e:	f7fb fb67 	bl	80019e0 <HAL_GetTick>
 8006312:	60f8      	str	r0, [r7, #12]

        while (__HAL_RCC_GET_SYSCLK_SOURCE() !=  (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006314:	e00a      	b.n	800632c <HAL_RCC_ClockConfig+0x418>
        {
          if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8006316:	f7fb fb63 	bl	80019e0 <HAL_GetTick>
 800631a:	4602      	mov	r2, r0
 800631c:	68fb      	ldr	r3, [r7, #12]
 800631e:	1ad3      	subs	r3, r2, r3
 8006320:	f241 3288 	movw	r2, #5000	; 0x1388
 8006324:	4293      	cmp	r3, r2
 8006326:	d901      	bls.n	800632c <HAL_RCC_ClockConfig+0x418>
          {
            return HAL_TIMEOUT;
 8006328:	2303      	movs	r3, #3
 800632a:	e143      	b.n	80065b4 <HAL_RCC_ClockConfig+0x6a0>
        while (__HAL_RCC_GET_SYSCLK_SOURCE() !=  (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800632c:	4b31      	ldr	r3, [pc, #196]	; (80063f4 <HAL_RCC_ClockConfig+0x4e0>)
 800632e:	691b      	ldr	r3, [r3, #16]
 8006330:	f003 0238 	and.w	r2, r3, #56	; 0x38
 8006334:	687b      	ldr	r3, [r7, #4]
 8006336:	685b      	ldr	r3, [r3, #4]
 8006338:	00db      	lsls	r3, r3, #3
 800633a:	429a      	cmp	r2, r3
 800633c:	d1eb      	bne.n	8006316 <HAL_RCC_ClockConfig+0x402>

    }

    /* Decreasing the BUS frequency divider */
   /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800633e:	687b      	ldr	r3, [r7, #4]
 8006340:	681b      	ldr	r3, [r3, #0]
 8006342:	f003 0302 	and.w	r3, r3, #2
 8006346:	2b00      	cmp	r3, #0
 8006348:	d039      	beq.n	80063be <HAL_RCC_ClockConfig+0x4aa>
  {
    if((RCC_ClkInitStruct->AHBCLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 800634a:	687b      	ldr	r3, [r7, #4]
 800634c:	68da      	ldr	r2, [r3, #12]
 800634e:	4b29      	ldr	r3, [pc, #164]	; (80063f4 <HAL_RCC_ClockConfig+0x4e0>)
 8006350:	699b      	ldr	r3, [r3, #24]
 8006352:	f003 030f 	and.w	r3, r3, #15
 8006356:	429a      	cmp	r2, r3
 8006358:	d231      	bcs.n	80063be <HAL_RCC_ClockConfig+0x4aa>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
 800635a:	687b      	ldr	r3, [r7, #4]
 800635c:	68db      	ldr	r3, [r3, #12]
 800635e:	2b00      	cmp	r3, #0
 8006360:	d024      	beq.n	80063ac <HAL_RCC_ClockConfig+0x498>
 8006362:	687b      	ldr	r3, [r7, #4]
 8006364:	68db      	ldr	r3, [r3, #12]
 8006366:	2b08      	cmp	r3, #8
 8006368:	d020      	beq.n	80063ac <HAL_RCC_ClockConfig+0x498>
 800636a:	687b      	ldr	r3, [r7, #4]
 800636c:	68db      	ldr	r3, [r3, #12]
 800636e:	2b09      	cmp	r3, #9
 8006370:	d01c      	beq.n	80063ac <HAL_RCC_ClockConfig+0x498>
 8006372:	687b      	ldr	r3, [r7, #4]
 8006374:	68db      	ldr	r3, [r3, #12]
 8006376:	2b0a      	cmp	r3, #10
 8006378:	d018      	beq.n	80063ac <HAL_RCC_ClockConfig+0x498>
 800637a:	687b      	ldr	r3, [r7, #4]
 800637c:	68db      	ldr	r3, [r3, #12]
 800637e:	2b0b      	cmp	r3, #11
 8006380:	d014      	beq.n	80063ac <HAL_RCC_ClockConfig+0x498>
 8006382:	687b      	ldr	r3, [r7, #4]
 8006384:	68db      	ldr	r3, [r3, #12]
 8006386:	2b0c      	cmp	r3, #12
 8006388:	d010      	beq.n	80063ac <HAL_RCC_ClockConfig+0x498>
 800638a:	687b      	ldr	r3, [r7, #4]
 800638c:	68db      	ldr	r3, [r3, #12]
 800638e:	2b0d      	cmp	r3, #13
 8006390:	d00c      	beq.n	80063ac <HAL_RCC_ClockConfig+0x498>
 8006392:	687b      	ldr	r3, [r7, #4]
 8006394:	68db      	ldr	r3, [r3, #12]
 8006396:	2b0e      	cmp	r3, #14
 8006398:	d008      	beq.n	80063ac <HAL_RCC_ClockConfig+0x498>
 800639a:	687b      	ldr	r3, [r7, #4]
 800639c:	68db      	ldr	r3, [r3, #12]
 800639e:	2b0f      	cmp	r3, #15
 80063a0:	d004      	beq.n	80063ac <HAL_RCC_ClockConfig+0x498>
 80063a2:	f44f 7177 	mov.w	r1, #988	; 0x3dc
 80063a6:	4812      	ldr	r0, [pc, #72]	; (80063f0 <HAL_RCC_ClockConfig+0x4dc>)
 80063a8:	f7fa febe 	bl	8001128 <assert_failed>
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80063ac:	4b11      	ldr	r3, [pc, #68]	; (80063f4 <HAL_RCC_ClockConfig+0x4e0>)
 80063ae:	699b      	ldr	r3, [r3, #24]
 80063b0:	f023 020f 	bic.w	r2, r3, #15
 80063b4:	687b      	ldr	r3, [r7, #4]
 80063b6:	68db      	ldr	r3, [r3, #12]
 80063b8:	490e      	ldr	r1, [pc, #56]	; (80063f4 <HAL_RCC_ClockConfig+0x4e0>)
 80063ba:	4313      	orrs	r3, r2
 80063bc:	618b      	str	r3, [r1, #24]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80063be:	4b0e      	ldr	r3, [pc, #56]	; (80063f8 <HAL_RCC_ClockConfig+0x4e4>)
 80063c0:	681b      	ldr	r3, [r3, #0]
 80063c2:	f003 030f 	and.w	r3, r3, #15
 80063c6:	683a      	ldr	r2, [r7, #0]
 80063c8:	429a      	cmp	r2, r3
 80063ca:	d217      	bcs.n	80063fc <HAL_RCC_ClockConfig+0x4e8>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80063cc:	4b0a      	ldr	r3, [pc, #40]	; (80063f8 <HAL_RCC_ClockConfig+0x4e4>)
 80063ce:	681b      	ldr	r3, [r3, #0]
 80063d0:	f023 020f 	bic.w	r2, r3, #15
 80063d4:	4908      	ldr	r1, [pc, #32]	; (80063f8 <HAL_RCC_ClockConfig+0x4e4>)
 80063d6:	683b      	ldr	r3, [r7, #0]
 80063d8:	4313      	orrs	r3, r2
 80063da:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80063dc:	4b06      	ldr	r3, [pc, #24]	; (80063f8 <HAL_RCC_ClockConfig+0x4e4>)
 80063de:	681b      	ldr	r3, [r3, #0]
 80063e0:	f003 030f 	and.w	r3, r3, #15
 80063e4:	683a      	ldr	r2, [r7, #0]
 80063e6:	429a      	cmp	r2, r3
 80063e8:	d008      	beq.n	80063fc <HAL_RCC_ClockConfig+0x4e8>
    {
      return HAL_ERROR;
 80063ea:	2301      	movs	r3, #1
 80063ec:	e0e2      	b.n	80065b4 <HAL_RCC_ClockConfig+0x6a0>
 80063ee:	bf00      	nop
 80063f0:	08010bc8 	.word	0x08010bc8
 80063f4:	58024400 	.word	0x58024400
 80063f8:	52002000 	.word	0x52002000
    }
 }

  /*-------------------------- D1PCLK1 Configuration ---------------------------*/
 if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 80063fc:	687b      	ldr	r3, [r7, #4]
 80063fe:	681b      	ldr	r3, [r3, #0]
 8006400:	f003 0304 	and.w	r3, r3, #4
 8006404:	2b00      	cmp	r3, #0
 8006406:	d029      	beq.n	800645c <HAL_RCC_ClockConfig+0x548>
 {
   if((RCC_ClkInitStruct->APB3CLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8006408:	687b      	ldr	r3, [r7, #4]
 800640a:	691a      	ldr	r2, [r3, #16]
 800640c:	4b6b      	ldr	r3, [pc, #428]	; (80065bc <HAL_RCC_ClockConfig+0x6a8>)
 800640e:	699b      	ldr	r3, [r3, #24]
 8006410:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8006414:	429a      	cmp	r2, r3
 8006416:	d221      	bcs.n	800645c <HAL_RCC_ClockConfig+0x548>
   {
     assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
 8006418:	687b      	ldr	r3, [r7, #4]
 800641a:	691b      	ldr	r3, [r3, #16]
 800641c:	2b00      	cmp	r3, #0
 800641e:	d014      	beq.n	800644a <HAL_RCC_ClockConfig+0x536>
 8006420:	687b      	ldr	r3, [r7, #4]
 8006422:	691b      	ldr	r3, [r3, #16]
 8006424:	2b40      	cmp	r3, #64	; 0x40
 8006426:	d010      	beq.n	800644a <HAL_RCC_ClockConfig+0x536>
 8006428:	687b      	ldr	r3, [r7, #4]
 800642a:	691b      	ldr	r3, [r3, #16]
 800642c:	2b50      	cmp	r3, #80	; 0x50
 800642e:	d00c      	beq.n	800644a <HAL_RCC_ClockConfig+0x536>
 8006430:	687b      	ldr	r3, [r7, #4]
 8006432:	691b      	ldr	r3, [r3, #16]
 8006434:	2b60      	cmp	r3, #96	; 0x60
 8006436:	d008      	beq.n	800644a <HAL_RCC_ClockConfig+0x536>
 8006438:	687b      	ldr	r3, [r7, #4]
 800643a:	691b      	ldr	r3, [r3, #16]
 800643c:	2b70      	cmp	r3, #112	; 0x70
 800643e:	d004      	beq.n	800644a <HAL_RCC_ClockConfig+0x536>
 8006440:	f44f 717d 	mov.w	r1, #1012	; 0x3f4
 8006444:	485e      	ldr	r0, [pc, #376]	; (80065c0 <HAL_RCC_ClockConfig+0x6ac>)
 8006446:	f7fa fe6f 	bl	8001128 <assert_failed>
     MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 800644a:	4b5c      	ldr	r3, [pc, #368]	; (80065bc <HAL_RCC_ClockConfig+0x6a8>)
 800644c:	699b      	ldr	r3, [r3, #24]
 800644e:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8006452:	687b      	ldr	r3, [r7, #4]
 8006454:	691b      	ldr	r3, [r3, #16]
 8006456:	4959      	ldr	r1, [pc, #356]	; (80065bc <HAL_RCC_ClockConfig+0x6a8>)
 8006458:	4313      	orrs	r3, r2
 800645a:	618b      	str	r3, [r1, #24]
   }
 }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
 if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800645c:	687b      	ldr	r3, [r7, #4]
 800645e:	681b      	ldr	r3, [r3, #0]
 8006460:	f003 0308 	and.w	r3, r3, #8
 8006464:	2b00      	cmp	r3, #0
 8006466:	d029      	beq.n	80064bc <HAL_RCC_ClockConfig+0x5a8>
 {
   if((RCC_ClkInitStruct->APB1CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 8006468:	687b      	ldr	r3, [r7, #4]
 800646a:	695a      	ldr	r2, [r3, #20]
 800646c:	4b53      	ldr	r3, [pc, #332]	; (80065bc <HAL_RCC_ClockConfig+0x6a8>)
 800646e:	69db      	ldr	r3, [r3, #28]
 8006470:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8006474:	429a      	cmp	r2, r3
 8006476:	d221      	bcs.n	80064bc <HAL_RCC_ClockConfig+0x5a8>
   {
     assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
 8006478:	687b      	ldr	r3, [r7, #4]
 800647a:	695b      	ldr	r3, [r3, #20]
 800647c:	2b00      	cmp	r3, #0
 800647e:	d014      	beq.n	80064aa <HAL_RCC_ClockConfig+0x596>
 8006480:	687b      	ldr	r3, [r7, #4]
 8006482:	695b      	ldr	r3, [r3, #20]
 8006484:	2b40      	cmp	r3, #64	; 0x40
 8006486:	d010      	beq.n	80064aa <HAL_RCC_ClockConfig+0x596>
 8006488:	687b      	ldr	r3, [r7, #4]
 800648a:	695b      	ldr	r3, [r3, #20]
 800648c:	2b50      	cmp	r3, #80	; 0x50
 800648e:	d00c      	beq.n	80064aa <HAL_RCC_ClockConfig+0x596>
 8006490:	687b      	ldr	r3, [r7, #4]
 8006492:	695b      	ldr	r3, [r3, #20]
 8006494:	2b60      	cmp	r3, #96	; 0x60
 8006496:	d008      	beq.n	80064aa <HAL_RCC_ClockConfig+0x596>
 8006498:	687b      	ldr	r3, [r7, #4]
 800649a:	695b      	ldr	r3, [r3, #20]
 800649c:	2b70      	cmp	r3, #112	; 0x70
 800649e:	d004      	beq.n	80064aa <HAL_RCC_ClockConfig+0x596>
 80064a0:	f240 31fe 	movw	r1, #1022	; 0x3fe
 80064a4:	4846      	ldr	r0, [pc, #280]	; (80065c0 <HAL_RCC_ClockConfig+0x6ac>)
 80064a6:	f7fa fe3f 	bl	8001128 <assert_failed>
     MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 80064aa:	4b44      	ldr	r3, [pc, #272]	; (80065bc <HAL_RCC_ClockConfig+0x6a8>)
 80064ac:	69db      	ldr	r3, [r3, #28]
 80064ae:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 80064b2:	687b      	ldr	r3, [r7, #4]
 80064b4:	695b      	ldr	r3, [r3, #20]
 80064b6:	4941      	ldr	r1, [pc, #260]	; (80065bc <HAL_RCC_ClockConfig+0x6a8>)
 80064b8:	4313      	orrs	r3, r2
 80064ba:	61cb      	str	r3, [r1, #28]
   }
 }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
 if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80064bc:	687b      	ldr	r3, [r7, #4]
 80064be:	681b      	ldr	r3, [r3, #0]
 80064c0:	f003 0310 	and.w	r3, r3, #16
 80064c4:	2b00      	cmp	r3, #0
 80064c6:	d02d      	beq.n	8006524 <HAL_RCC_ClockConfig+0x610>
 {
   if((RCC_ClkInitStruct->APB2CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 80064c8:	687b      	ldr	r3, [r7, #4]
 80064ca:	699a      	ldr	r2, [r3, #24]
 80064cc:	4b3b      	ldr	r3, [pc, #236]	; (80065bc <HAL_RCC_ClockConfig+0x6a8>)
 80064ce:	69db      	ldr	r3, [r3, #28]
 80064d0:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 80064d4:	429a      	cmp	r2, r3
 80064d6:	d225      	bcs.n	8006524 <HAL_RCC_ClockConfig+0x610>
   {
     assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
 80064d8:	687b      	ldr	r3, [r7, #4]
 80064da:	699b      	ldr	r3, [r3, #24]
 80064dc:	2b00      	cmp	r3, #0
 80064de:	d018      	beq.n	8006512 <HAL_RCC_ClockConfig+0x5fe>
 80064e0:	687b      	ldr	r3, [r7, #4]
 80064e2:	699b      	ldr	r3, [r3, #24]
 80064e4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80064e8:	d013      	beq.n	8006512 <HAL_RCC_ClockConfig+0x5fe>
 80064ea:	687b      	ldr	r3, [r7, #4]
 80064ec:	699b      	ldr	r3, [r3, #24]
 80064ee:	f5b3 6fa0 	cmp.w	r3, #1280	; 0x500
 80064f2:	d00e      	beq.n	8006512 <HAL_RCC_ClockConfig+0x5fe>
 80064f4:	687b      	ldr	r3, [r7, #4]
 80064f6:	699b      	ldr	r3, [r3, #24]
 80064f8:	f5b3 6fc0 	cmp.w	r3, #1536	; 0x600
 80064fc:	d009      	beq.n	8006512 <HAL_RCC_ClockConfig+0x5fe>
 80064fe:	687b      	ldr	r3, [r7, #4]
 8006500:	699b      	ldr	r3, [r3, #24]
 8006502:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8006506:	d004      	beq.n	8006512 <HAL_RCC_ClockConfig+0x5fe>
 8006508:	f44f 6181 	mov.w	r1, #1032	; 0x408
 800650c:	482c      	ldr	r0, [pc, #176]	; (80065c0 <HAL_RCC_ClockConfig+0x6ac>)
 800650e:	f7fa fe0b 	bl	8001128 <assert_failed>
     MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8006512:	4b2a      	ldr	r3, [pc, #168]	; (80065bc <HAL_RCC_ClockConfig+0x6a8>)
 8006514:	69db      	ldr	r3, [r3, #28]
 8006516:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 800651a:	687b      	ldr	r3, [r7, #4]
 800651c:	699b      	ldr	r3, [r3, #24]
 800651e:	4927      	ldr	r1, [pc, #156]	; (80065bc <HAL_RCC_ClockConfig+0x6a8>)
 8006520:	4313      	orrs	r3, r2
 8006522:	61cb      	str	r3, [r1, #28]
   }
 }

  /*-------------------------- D3PCLK1 Configuration ---------------------------*/
 if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 8006524:	687b      	ldr	r3, [r7, #4]
 8006526:	681b      	ldr	r3, [r3, #0]
 8006528:	f003 0320 	and.w	r3, r3, #32
 800652c:	2b00      	cmp	r3, #0
 800652e:	d029      	beq.n	8006584 <HAL_RCC_ClockConfig+0x670>
 {
   if((RCC_ClkInitStruct->APB4CLKDivider) < (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 8006530:	687b      	ldr	r3, [r7, #4]
 8006532:	69da      	ldr	r2, [r3, #28]
 8006534:	4b21      	ldr	r3, [pc, #132]	; (80065bc <HAL_RCC_ClockConfig+0x6a8>)
 8006536:	6a1b      	ldr	r3, [r3, #32]
 8006538:	f003 0370 	and.w	r3, r3, #112	; 0x70
 800653c:	429a      	cmp	r2, r3
 800653e:	d221      	bcs.n	8006584 <HAL_RCC_ClockConfig+0x670>
   {
     assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
 8006540:	687b      	ldr	r3, [r7, #4]
 8006542:	69db      	ldr	r3, [r3, #28]
 8006544:	2b00      	cmp	r3, #0
 8006546:	d014      	beq.n	8006572 <HAL_RCC_ClockConfig+0x65e>
 8006548:	687b      	ldr	r3, [r7, #4]
 800654a:	69db      	ldr	r3, [r3, #28]
 800654c:	2b40      	cmp	r3, #64	; 0x40
 800654e:	d010      	beq.n	8006572 <HAL_RCC_ClockConfig+0x65e>
 8006550:	687b      	ldr	r3, [r7, #4]
 8006552:	69db      	ldr	r3, [r3, #28]
 8006554:	2b50      	cmp	r3, #80	; 0x50
 8006556:	d00c      	beq.n	8006572 <HAL_RCC_ClockConfig+0x65e>
 8006558:	687b      	ldr	r3, [r7, #4]
 800655a:	69db      	ldr	r3, [r3, #28]
 800655c:	2b60      	cmp	r3, #96	; 0x60
 800655e:	d008      	beq.n	8006572 <HAL_RCC_ClockConfig+0x65e>
 8006560:	687b      	ldr	r3, [r7, #4]
 8006562:	69db      	ldr	r3, [r3, #28]
 8006564:	2b70      	cmp	r3, #112	; 0x70
 8006566:	d004      	beq.n	8006572 <HAL_RCC_ClockConfig+0x65e>
 8006568:	f240 4112 	movw	r1, #1042	; 0x412
 800656c:	4814      	ldr	r0, [pc, #80]	; (80065c0 <HAL_RCC_ClockConfig+0x6ac>)
 800656e:	f7fa fddb 	bl	8001128 <assert_failed>
     MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider) );
 8006572:	4b12      	ldr	r3, [pc, #72]	; (80065bc <HAL_RCC_ClockConfig+0x6a8>)
 8006574:	6a1b      	ldr	r3, [r3, #32]
 8006576:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 800657a:	687b      	ldr	r3, [r7, #4]
 800657c:	69db      	ldr	r3, [r3, #28]
 800657e:	490f      	ldr	r1, [pc, #60]	; (80065bc <HAL_RCC_ClockConfig+0x6a8>)
 8006580:	4313      	orrs	r3, r2
 8006582:	620b      	str	r3, [r1, #32]
   }
 }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8006584:	f000 f824 	bl	80065d0 <HAL_RCC_GetSysClockFreq>
 8006588:	4601      	mov	r1, r0
 800658a:	4b0c      	ldr	r3, [pc, #48]	; (80065bc <HAL_RCC_ClockConfig+0x6a8>)
 800658c:	699b      	ldr	r3, [r3, #24]
 800658e:	0a1b      	lsrs	r3, r3, #8
 8006590:	f003 030f 	and.w	r3, r3, #15
 8006594:	4a0b      	ldr	r2, [pc, #44]	; (80065c4 <HAL_RCC_ClockConfig+0x6b0>)
 8006596:	5cd3      	ldrb	r3, [r2, r3]
 8006598:	f003 031f 	and.w	r3, r3, #31
 800659c:	fa21 f303 	lsr.w	r3, r1, r3
 80065a0:	4a09      	ldr	r2, [pc, #36]	; (80065c8 <HAL_RCC_ClockConfig+0x6b4>)
 80065a2:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick (uwTickPrio);
 80065a4:	4b09      	ldr	r3, [pc, #36]	; (80065cc <HAL_RCC_ClockConfig+0x6b8>)
 80065a6:	681b      	ldr	r3, [r3, #0]
 80065a8:	4618      	mov	r0, r3
 80065aa:	f7fb f9cf 	bl	800194c <HAL_InitTick>
 80065ae:	4603      	mov	r3, r0
 80065b0:	72fb      	strb	r3, [r7, #11]

  return halstatus;
 80065b2:	7afb      	ldrb	r3, [r7, #11]
}
 80065b4:	4618      	mov	r0, r3
 80065b6:	3710      	adds	r7, #16
 80065b8:	46bd      	mov	sp, r7
 80065ba:	bd80      	pop	{r7, pc}
 80065bc:	58024400 	.word	0x58024400
 80065c0:	08010bc8 	.word	0x08010bc8
 80065c4:	080110d0 	.word	0x080110d0
 80065c8:	24000000 	.word	0x24000000
 80065cc:	24000414 	.word	0x24000414

080065d0 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80065d0:	b480      	push	{r7}
 80065d2:	b089      	sub	sp, #36	; 0x24
 80065d4:	af00      	add	r7, sp, #0
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 80065d6:	4baf      	ldr	r3, [pc, #700]	; (8006894 <HAL_RCC_GetSysClockFreq+0x2c4>)
 80065d8:	691b      	ldr	r3, [r3, #16]
 80065da:	f003 0338 	and.w	r3, r3, #56	; 0x38
 80065de:	2b18      	cmp	r3, #24
 80065e0:	f200 814e 	bhi.w	8006880 <HAL_RCC_GetSysClockFreq+0x2b0>
 80065e4:	a201      	add	r2, pc, #4	; (adr r2, 80065ec <HAL_RCC_GetSysClockFreq+0x1c>)
 80065e6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80065ea:	bf00      	nop
 80065ec:	08006651 	.word	0x08006651
 80065f0:	08006881 	.word	0x08006881
 80065f4:	08006881 	.word	0x08006881
 80065f8:	08006881 	.word	0x08006881
 80065fc:	08006881 	.word	0x08006881
 8006600:	08006881 	.word	0x08006881
 8006604:	08006881 	.word	0x08006881
 8006608:	08006881 	.word	0x08006881
 800660c:	08006677 	.word	0x08006677
 8006610:	08006881 	.word	0x08006881
 8006614:	08006881 	.word	0x08006881
 8006618:	08006881 	.word	0x08006881
 800661c:	08006881 	.word	0x08006881
 8006620:	08006881 	.word	0x08006881
 8006624:	08006881 	.word	0x08006881
 8006628:	08006881 	.word	0x08006881
 800662c:	0800667d 	.word	0x0800667d
 8006630:	08006881 	.word	0x08006881
 8006634:	08006881 	.word	0x08006881
 8006638:	08006881 	.word	0x08006881
 800663c:	08006881 	.word	0x08006881
 8006640:	08006881 	.word	0x08006881
 8006644:	08006881 	.word	0x08006881
 8006648:	08006881 	.word	0x08006881
 800664c:	08006683 	.word	0x08006683
  {
  case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

   if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8006650:	4b90      	ldr	r3, [pc, #576]	; (8006894 <HAL_RCC_GetSysClockFreq+0x2c4>)
 8006652:	681b      	ldr	r3, [r3, #0]
 8006654:	f003 0320 	and.w	r3, r3, #32
 8006658:	2b00      	cmp	r3, #0
 800665a:	d009      	beq.n	8006670 <HAL_RCC_GetSysClockFreq+0xa0>
      {
        sysclockfreq = (uint32_t) (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 800665c:	4b8d      	ldr	r3, [pc, #564]	; (8006894 <HAL_RCC_GetSysClockFreq+0x2c4>)
 800665e:	681b      	ldr	r3, [r3, #0]
 8006660:	08db      	lsrs	r3, r3, #3
 8006662:	f003 0303 	and.w	r3, r3, #3
 8006666:	4a8c      	ldr	r2, [pc, #560]	; (8006898 <HAL_RCC_GetSysClockFreq+0x2c8>)
 8006668:	fa22 f303 	lsr.w	r3, r2, r3
 800666c:	61bb      	str	r3, [r7, #24]
      else
      {
        sysclockfreq = (uint32_t) HSI_VALUE;
      }

    break;
 800666e:	e10a      	b.n	8006886 <HAL_RCC_GetSysClockFreq+0x2b6>
        sysclockfreq = (uint32_t) HSI_VALUE;
 8006670:	4b89      	ldr	r3, [pc, #548]	; (8006898 <HAL_RCC_GetSysClockFreq+0x2c8>)
 8006672:	61bb      	str	r3, [r7, #24]
    break;
 8006674:	e107      	b.n	8006886 <HAL_RCC_GetSysClockFreq+0x2b6>

  case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
    sysclockfreq = CSI_VALUE;
 8006676:	4b89      	ldr	r3, [pc, #548]	; (800689c <HAL_RCC_GetSysClockFreq+0x2cc>)
 8006678:	61bb      	str	r3, [r7, #24]
    break;
 800667a:	e104      	b.n	8006886 <HAL_RCC_GetSysClockFreq+0x2b6>

  case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    sysclockfreq = HSE_VALUE;
 800667c:	4b88      	ldr	r3, [pc, #544]	; (80068a0 <HAL_RCC_GetSysClockFreq+0x2d0>)
 800667e:	61bb      	str	r3, [r7, #24]
    break;
 8006680:	e101      	b.n	8006886 <HAL_RCC_GetSysClockFreq+0x2b6>
  case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8006682:	4b84      	ldr	r3, [pc, #528]	; (8006894 <HAL_RCC_GetSysClockFreq+0x2c4>)
 8006684:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006686:	f003 0303 	and.w	r3, r3, #3
 800668a:	617b      	str	r3, [r7, #20]
    pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1)>> 4)  ;
 800668c:	4b81      	ldr	r3, [pc, #516]	; (8006894 <HAL_RCC_GetSysClockFreq+0x2c4>)
 800668e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006690:	091b      	lsrs	r3, r3, #4
 8006692:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8006696:	613b      	str	r3, [r7, #16]
    pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN)>>RCC_PLLCFGR_PLL1FRACEN_Pos);
 8006698:	4b7e      	ldr	r3, [pc, #504]	; (8006894 <HAL_RCC_GetSysClockFreq+0x2c4>)
 800669a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800669c:	f003 0301 	and.w	r3, r3, #1
 80066a0:	60fb      	str	r3, [r7, #12]
    fracn1 = (float_t)(uint32_t)(pllfracen* ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1)>> 3));
 80066a2:	4b7c      	ldr	r3, [pc, #496]	; (8006894 <HAL_RCC_GetSysClockFreq+0x2c4>)
 80066a4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80066a6:	08db      	lsrs	r3, r3, #3
 80066a8:	f3c3 030c 	ubfx	r3, r3, #0, #13
 80066ac:	68fa      	ldr	r2, [r7, #12]
 80066ae:	fb02 f303 	mul.w	r3, r2, r3
 80066b2:	ee07 3a90 	vmov	s15, r3
 80066b6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80066ba:	edc7 7a02 	vstr	s15, [r7, #8]

    if (pllm != 0U)
 80066be:	693b      	ldr	r3, [r7, #16]
 80066c0:	2b00      	cmp	r3, #0
 80066c2:	f000 80da 	beq.w	800687a <HAL_RCC_GetSysClockFreq+0x2aa>
    {
      switch (pllsource)
 80066c6:	697b      	ldr	r3, [r7, #20]
 80066c8:	2b01      	cmp	r3, #1
 80066ca:	d05a      	beq.n	8006782 <HAL_RCC_GetSysClockFreq+0x1b2>
 80066cc:	2b01      	cmp	r3, #1
 80066ce:	d302      	bcc.n	80066d6 <HAL_RCC_GetSysClockFreq+0x106>
 80066d0:	2b02      	cmp	r3, #2
 80066d2:	d078      	beq.n	80067c6 <HAL_RCC_GetSysClockFreq+0x1f6>
 80066d4:	e099      	b.n	800680a <HAL_RCC_GetSysClockFreq+0x23a>
      {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

       if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80066d6:	4b6f      	ldr	r3, [pc, #444]	; (8006894 <HAL_RCC_GetSysClockFreq+0x2c4>)
 80066d8:	681b      	ldr	r3, [r3, #0]
 80066da:	f003 0320 	and.w	r3, r3, #32
 80066de:	2b00      	cmp	r3, #0
 80066e0:	d02d      	beq.n	800673e <HAL_RCC_GetSysClockFreq+0x16e>
        {
          hsivalue= (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 80066e2:	4b6c      	ldr	r3, [pc, #432]	; (8006894 <HAL_RCC_GetSysClockFreq+0x2c4>)
 80066e4:	681b      	ldr	r3, [r3, #0]
 80066e6:	08db      	lsrs	r3, r3, #3
 80066e8:	f003 0303 	and.w	r3, r3, #3
 80066ec:	4a6a      	ldr	r2, [pc, #424]	; (8006898 <HAL_RCC_GetSysClockFreq+0x2c8>)
 80066ee:	fa22 f303 	lsr.w	r3, r2, r3
 80066f2:	607b      	str	r3, [r7, #4]
          pllvco = ( (float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 80066f4:	687b      	ldr	r3, [r7, #4]
 80066f6:	ee07 3a90 	vmov	s15, r3
 80066fa:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80066fe:	693b      	ldr	r3, [r7, #16]
 8006700:	ee07 3a90 	vmov	s15, r3
 8006704:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006708:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800670c:	4b61      	ldr	r3, [pc, #388]	; (8006894 <HAL_RCC_GetSysClockFreq+0x2c4>)
 800670e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006710:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006714:	ee07 3a90 	vmov	s15, r3
 8006718:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800671c:	ed97 6a02 	vldr	s12, [r7, #8]
 8006720:	eddf 5a60 	vldr	s11, [pc, #384]	; 80068a4 <HAL_RCC_GetSysClockFreq+0x2d4>
 8006724:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006728:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800672c:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8006730:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006734:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006738:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
        }
        break;
 800673c:	e087      	b.n	800684e <HAL_RCC_GetSysClockFreq+0x27e>
          pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 800673e:	693b      	ldr	r3, [r7, #16]
 8006740:	ee07 3a90 	vmov	s15, r3
 8006744:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006748:	eddf 6a57 	vldr	s13, [pc, #348]	; 80068a8 <HAL_RCC_GetSysClockFreq+0x2d8>
 800674c:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006750:	4b50      	ldr	r3, [pc, #320]	; (8006894 <HAL_RCC_GetSysClockFreq+0x2c4>)
 8006752:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006754:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006758:	ee07 3a90 	vmov	s15, r3
 800675c:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006760:	ed97 6a02 	vldr	s12, [r7, #8]
 8006764:	eddf 5a4f 	vldr	s11, [pc, #316]	; 80068a4 <HAL_RCC_GetSysClockFreq+0x2d4>
 8006768:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800676c:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006770:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8006774:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006778:	ee67 7a27 	vmul.f32	s15, s14, s15
 800677c:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8006780:	e065      	b.n	800684e <HAL_RCC_GetSysClockFreq+0x27e>

      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8006782:	693b      	ldr	r3, [r7, #16]
 8006784:	ee07 3a90 	vmov	s15, r3
 8006788:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800678c:	eddf 6a47 	vldr	s13, [pc, #284]	; 80068ac <HAL_RCC_GetSysClockFreq+0x2dc>
 8006790:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006794:	4b3f      	ldr	r3, [pc, #252]	; (8006894 <HAL_RCC_GetSysClockFreq+0x2c4>)
 8006796:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006798:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800679c:	ee07 3a90 	vmov	s15, r3
 80067a0:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80067a4:	ed97 6a02 	vldr	s12, [r7, #8]
 80067a8:	eddf 5a3e 	vldr	s11, [pc, #248]	; 80068a4 <HAL_RCC_GetSysClockFreq+0x2d4>
 80067ac:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80067b0:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80067b4:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 80067b8:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80067bc:	ee67 7a27 	vmul.f32	s15, s14, s15
 80067c0:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80067c4:	e043      	b.n	800684e <HAL_RCC_GetSysClockFreq+0x27e>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 80067c6:	693b      	ldr	r3, [r7, #16]
 80067c8:	ee07 3a90 	vmov	s15, r3
 80067cc:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80067d0:	eddf 6a37 	vldr	s13, [pc, #220]	; 80068b0 <HAL_RCC_GetSysClockFreq+0x2e0>
 80067d4:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80067d8:	4b2e      	ldr	r3, [pc, #184]	; (8006894 <HAL_RCC_GetSysClockFreq+0x2c4>)
 80067da:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80067dc:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80067e0:	ee07 3a90 	vmov	s15, r3
 80067e4:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80067e8:	ed97 6a02 	vldr	s12, [r7, #8]
 80067ec:	eddf 5a2d 	vldr	s11, [pc, #180]	; 80068a4 <HAL_RCC_GetSysClockFreq+0x2d4>
 80067f0:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80067f4:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80067f8:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 80067fc:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006800:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006804:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8006808:	e021      	b.n	800684e <HAL_RCC_GetSysClockFreq+0x27e>

      default:
        pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 800680a:	693b      	ldr	r3, [r7, #16]
 800680c:	ee07 3a90 	vmov	s15, r3
 8006810:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006814:	eddf 6a25 	vldr	s13, [pc, #148]	; 80068ac <HAL_RCC_GetSysClockFreq+0x2dc>
 8006818:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800681c:	4b1d      	ldr	r3, [pc, #116]	; (8006894 <HAL_RCC_GetSysClockFreq+0x2c4>)
 800681e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006820:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006824:	ee07 3a90 	vmov	s15, r3
 8006828:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800682c:	ed97 6a02 	vldr	s12, [r7, #8]
 8006830:	eddf 5a1c 	vldr	s11, [pc, #112]	; 80068a4 <HAL_RCC_GetSysClockFreq+0x2d4>
 8006834:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006838:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800683c:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8006840:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006844:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006848:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800684c:	bf00      	nop
      }
      pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >>9) + 1U ) ;
 800684e:	4b11      	ldr	r3, [pc, #68]	; (8006894 <HAL_RCC_GetSysClockFreq+0x2c4>)
 8006850:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006852:	0a5b      	lsrs	r3, r3, #9
 8006854:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8006858:	3301      	adds	r3, #1
 800685a:	603b      	str	r3, [r7, #0]
      sysclockfreq =  (uint32_t)(float_t)(pllvco/(float_t)pllp);
 800685c:	683b      	ldr	r3, [r7, #0]
 800685e:	ee07 3a90 	vmov	s15, r3
 8006862:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8006866:	edd7 6a07 	vldr	s13, [r7, #28]
 800686a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800686e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8006872:	ee17 3a90 	vmov	r3, s15
 8006876:	61bb      	str	r3, [r7, #24]
    }
    else
    {
      sysclockfreq = 0U;
    }
    break;
 8006878:	e005      	b.n	8006886 <HAL_RCC_GetSysClockFreq+0x2b6>
      sysclockfreq = 0U;
 800687a:	2300      	movs	r3, #0
 800687c:	61bb      	str	r3, [r7, #24]
    break;
 800687e:	e002      	b.n	8006886 <HAL_RCC_GetSysClockFreq+0x2b6>

  default:
    sysclockfreq = CSI_VALUE;
 8006880:	4b06      	ldr	r3, [pc, #24]	; (800689c <HAL_RCC_GetSysClockFreq+0x2cc>)
 8006882:	61bb      	str	r3, [r7, #24]
    break;
 8006884:	bf00      	nop
  }

  return sysclockfreq;
 8006886:	69bb      	ldr	r3, [r7, #24]
}
 8006888:	4618      	mov	r0, r3
 800688a:	3724      	adds	r7, #36	; 0x24
 800688c:	46bd      	mov	sp, r7
 800688e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006892:	4770      	bx	lr
 8006894:	58024400 	.word	0x58024400
 8006898:	03d09000 	.word	0x03d09000
 800689c:	003d0900 	.word	0x003d0900
 80068a0:	00b71b00 	.word	0x00b71b00
 80068a4:	46000000 	.word	0x46000000
 80068a8:	4c742400 	.word	0x4c742400
 80068ac:	4a742400 	.word	0x4a742400
 80068b0:	4b371b00 	.word	0x4b371b00

080068b4 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemD2Clock CMSIS variable is used to store System domain2 Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80068b4:	b580      	push	{r7, lr}
 80068b6:	af00      	add	r7, sp, #0
  SystemD2Clock = (HAL_RCCEx_GetD1SysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 80068b8:	f001 fc94 	bl	80081e4 <HAL_RCCEx_GetD1SysClockFreq>
 80068bc:	4601      	mov	r1, r0
 80068be:	4b08      	ldr	r3, [pc, #32]	; (80068e0 <HAL_RCC_GetHCLKFreq+0x2c>)
 80068c0:	699b      	ldr	r3, [r3, #24]
 80068c2:	f003 030f 	and.w	r3, r3, #15
 80068c6:	4a07      	ldr	r2, [pc, #28]	; (80068e4 <HAL_RCC_GetHCLKFreq+0x30>)
 80068c8:	5cd3      	ldrb	r3, [r2, r3]
 80068ca:	f003 031f 	and.w	r3, r3, #31
 80068ce:	fa21 f303 	lsr.w	r3, r1, r3
 80068d2:	4a05      	ldr	r2, [pc, #20]	; (80068e8 <HAL_RCC_GetHCLKFreq+0x34>)
 80068d4:	6013      	str	r3, [r2, #0]
  return SystemD2Clock;
 80068d6:	4b04      	ldr	r3, [pc, #16]	; (80068e8 <HAL_RCC_GetHCLKFreq+0x34>)
 80068d8:	681b      	ldr	r3, [r3, #0]
}
 80068da:	4618      	mov	r0, r3
 80068dc:	bd80      	pop	{r7, pc}
 80068de:	bf00      	nop
 80068e0:	58024400 	.word	0x58024400
 80068e4:	080110d0 	.word	0x080110d0
 80068e8:	24000004 	.word	0x24000004

080068ec <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80068ec:	b580      	push	{r7, lr}
 80068ee:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1)>> RCC_D2CFGR_D2PPRE1_Pos]) & 0x1FU));
 80068f0:	f7ff ffe0 	bl	80068b4 <HAL_RCC_GetHCLKFreq>
 80068f4:	4601      	mov	r1, r0
 80068f6:	4b06      	ldr	r3, [pc, #24]	; (8006910 <HAL_RCC_GetPCLK1Freq+0x24>)
 80068f8:	69db      	ldr	r3, [r3, #28]
 80068fa:	091b      	lsrs	r3, r3, #4
 80068fc:	f003 0307 	and.w	r3, r3, #7
 8006900:	4a04      	ldr	r2, [pc, #16]	; (8006914 <HAL_RCC_GetPCLK1Freq+0x28>)
 8006902:	5cd3      	ldrb	r3, [r2, r3]
 8006904:	f003 031f 	and.w	r3, r3, #31
 8006908:	fa21 f303 	lsr.w	r3, r1, r3
}
 800690c:	4618      	mov	r0, r3
 800690e:	bd80      	pop	{r7, pc}
 8006910:	58024400 	.word	0x58024400
 8006914:	080110d0 	.word	0x080110d0

08006918 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8006918:	b580      	push	{r7, lr}
 800691a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2)>> RCC_D2CFGR_D2PPRE2_Pos]) & 0x1FU));
 800691c:	f7ff ffca 	bl	80068b4 <HAL_RCC_GetHCLKFreq>
 8006920:	4601      	mov	r1, r0
 8006922:	4b06      	ldr	r3, [pc, #24]	; (800693c <HAL_RCC_GetPCLK2Freq+0x24>)
 8006924:	69db      	ldr	r3, [r3, #28]
 8006926:	0a1b      	lsrs	r3, r3, #8
 8006928:	f003 0307 	and.w	r3, r3, #7
 800692c:	4a04      	ldr	r2, [pc, #16]	; (8006940 <HAL_RCC_GetPCLK2Freq+0x28>)
 800692e:	5cd3      	ldrb	r3, [r2, r3]
 8006930:	f003 031f 	and.w	r3, r3, #31
 8006934:	fa21 f303 	lsr.w	r3, r1, r3
}
 8006938:	4618      	mov	r0, r3
 800693a:	bd80      	pop	{r7, pc}
 800693c:	58024400 	.word	0x58024400
 8006940:	080110d0 	.word	0x080110d0

08006944 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8006944:	b580      	push	{r7, lr}
 8006946:	b086      	sub	sp, #24
 8006948:	af00      	add	r7, sp, #0
 800694a:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 800694c:	2300      	movs	r3, #0
 800694e:	75fb      	strb	r3, [r7, #23]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8006950:	2300      	movs	r3, #0
 8006952:	75bb      	strb	r3, [r7, #22]

  /*---------------------------- SPDIFRX configuration -------------------------------*/

  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8006954:	687b      	ldr	r3, [r7, #4]
 8006956:	681b      	ldr	r3, [r3, #0]
 8006958:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800695c:	2b00      	cmp	r3, #0
 800695e:	d03d      	beq.n	80069dc <HAL_RCCEx_PeriphCLKConfig+0x98>
  {

    switch(PeriphClkInit->SpdifrxClockSelection)
 8006960:	687b      	ldr	r3, [r7, #4]
 8006962:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8006964:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8006968:	d013      	beq.n	8006992 <HAL_RCCEx_PeriphCLKConfig+0x4e>
 800696a:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800696e:	d802      	bhi.n	8006976 <HAL_RCCEx_PeriphCLKConfig+0x32>
 8006970:	2b00      	cmp	r3, #0
 8006972:	d007      	beq.n	8006984 <HAL_RCCEx_PeriphCLKConfig+0x40>
 8006974:	e01f      	b.n	80069b6 <HAL_RCCEx_PeriphCLKConfig+0x72>
 8006976:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800697a:	d013      	beq.n	80069a4 <HAL_RCCEx_PeriphCLKConfig+0x60>
 800697c:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 8006980:	d01c      	beq.n	80069bc <HAL_RCCEx_PeriphCLKConfig+0x78>
 8006982:	e018      	b.n	80069b6 <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
    case RCC_SPDIFRXCLKSOURCE_PLL:      /* PLL is used as clock source for SPDIFRX*/
      /* Enable SAI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8006984:	4baf      	ldr	r3, [pc, #700]	; (8006c44 <HAL_RCCEx_PeriphCLKConfig+0x300>)
 8006986:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006988:	4aae      	ldr	r2, [pc, #696]	; (8006c44 <HAL_RCCEx_PeriphCLKConfig+0x300>)
 800698a:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800698e:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 8006990:	e015      	b.n	80069be <HAL_RCCEx_PeriphCLKConfig+0x7a>

    case RCC_SPDIFRXCLKSOURCE_PLL2: /* PLL2 is used as clock source for SPDIFRX*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 8006992:	687b      	ldr	r3, [r7, #4]
 8006994:	3304      	adds	r3, #4
 8006996:	2102      	movs	r1, #2
 8006998:	4618      	mov	r0, r3
 800699a:	f001 fc3f 	bl	800821c <RCCEx_PLL2_Config>
 800699e:	4603      	mov	r3, r0
 80069a0:	75fb      	strb	r3, [r7, #23]

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 80069a2:	e00c      	b.n	80069be <HAL_RCCEx_PeriphCLKConfig+0x7a>

    case RCC_SPDIFRXCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPDIFRX*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 80069a4:	687b      	ldr	r3, [r7, #4]
 80069a6:	3324      	adds	r3, #36	; 0x24
 80069a8:	2102      	movs	r1, #2
 80069aa:	4618      	mov	r0, r3
 80069ac:	f001 fd58 	bl	8008460 <RCCEx_PLL3_Config>
 80069b0:	4603      	mov	r3, r0
 80069b2:	75fb      	strb	r3, [r7, #23]

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 80069b4:	e003      	b.n	80069be <HAL_RCCEx_PeriphCLKConfig+0x7a>
      /* Internal OSC clock is used as source of SPDIFRX clock*/
      /* SPDIFRX clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80069b6:	2301      	movs	r3, #1
 80069b8:	75fb      	strb	r3, [r7, #23]
      break;
 80069ba:	e000      	b.n	80069be <HAL_RCCEx_PeriphCLKConfig+0x7a>
      break;
 80069bc:	bf00      	nop
    }

    if(ret == HAL_OK)
 80069be:	7dfb      	ldrb	r3, [r7, #23]
 80069c0:	2b00      	cmp	r3, #0
 80069c2:	d109      	bne.n	80069d8 <HAL_RCCEx_PeriphCLKConfig+0x94>
    {
      /* Set the source of SPDIFRX clock*/
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 80069c4:	4b9f      	ldr	r3, [pc, #636]	; (8006c44 <HAL_RCCEx_PeriphCLKConfig+0x300>)
 80069c6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80069c8:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 80069cc:	687b      	ldr	r3, [r7, #4]
 80069ce:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80069d0:	499c      	ldr	r1, [pc, #624]	; (8006c44 <HAL_RCCEx_PeriphCLKConfig+0x300>)
 80069d2:	4313      	orrs	r3, r2
 80069d4:	650b      	str	r3, [r1, #80]	; 0x50
 80069d6:	e001      	b.n	80069dc <HAL_RCCEx_PeriphCLKConfig+0x98>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80069d8:	7dfb      	ldrb	r3, [r7, #23]
 80069da:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- SAI1 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 80069dc:	687b      	ldr	r3, [r7, #4]
 80069de:	681b      	ldr	r3, [r3, #0]
 80069e0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80069e4:	2b00      	cmp	r3, #0
 80069e6:	d03d      	beq.n	8006a64 <HAL_RCCEx_PeriphCLKConfig+0x120>
  {
    switch(PeriphClkInit->Sai1ClockSelection)
 80069e8:	687b      	ldr	r3, [r7, #4]
 80069ea:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80069ec:	2b04      	cmp	r3, #4
 80069ee:	d826      	bhi.n	8006a3e <HAL_RCCEx_PeriphCLKConfig+0xfa>
 80069f0:	a201      	add	r2, pc, #4	; (adr r2, 80069f8 <HAL_RCCEx_PeriphCLKConfig+0xb4>)
 80069f2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80069f6:	bf00      	nop
 80069f8:	08006a0d 	.word	0x08006a0d
 80069fc:	08006a1b 	.word	0x08006a1b
 8006a00:	08006a2d 	.word	0x08006a2d
 8006a04:	08006a45 	.word	0x08006a45
 8006a08:	08006a45 	.word	0x08006a45
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8006a0c:	4b8d      	ldr	r3, [pc, #564]	; (8006c44 <HAL_RCCEx_PeriphCLKConfig+0x300>)
 8006a0e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006a10:	4a8c      	ldr	r2, [pc, #560]	; (8006c44 <HAL_RCCEx_PeriphCLKConfig+0x300>)
 8006a12:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8006a16:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 8006a18:	e015      	b.n	8006a46 <HAL_RCCEx_PeriphCLKConfig+0x102>

    case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI1*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8006a1a:	687b      	ldr	r3, [r7, #4]
 8006a1c:	3304      	adds	r3, #4
 8006a1e:	2100      	movs	r1, #0
 8006a20:	4618      	mov	r0, r3
 8006a22:	f001 fbfb 	bl	800821c <RCCEx_PLL2_Config>
 8006a26:	4603      	mov	r3, r0
 8006a28:	75fb      	strb	r3, [r7, #23]

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 8006a2a:	e00c      	b.n	8006a46 <HAL_RCCEx_PeriphCLKConfig+0x102>

    case RCC_SAI1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI1*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 8006a2c:	687b      	ldr	r3, [r7, #4]
 8006a2e:	3324      	adds	r3, #36	; 0x24
 8006a30:	2100      	movs	r1, #0
 8006a32:	4618      	mov	r0, r3
 8006a34:	f001 fd14 	bl	8008460 <RCCEx_PLL3_Config>
 8006a38:	4603      	mov	r3, r0
 8006a3a:	75fb      	strb	r3, [r7, #23]

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 8006a3c:	e003      	b.n	8006a46 <HAL_RCCEx_PeriphCLKConfig+0x102>
      /* HSI, HSE, or CSI oscillator is used as source of SAI1 clock */
      /* SAI1 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8006a3e:	2301      	movs	r3, #1
 8006a40:	75fb      	strb	r3, [r7, #23]
      break;
 8006a42:	e000      	b.n	8006a46 <HAL_RCCEx_PeriphCLKConfig+0x102>
      break;
 8006a44:	bf00      	nop
    }

    if(ret == HAL_OK)
 8006a46:	7dfb      	ldrb	r3, [r7, #23]
 8006a48:	2b00      	cmp	r3, #0
 8006a4a:	d109      	bne.n	8006a60 <HAL_RCCEx_PeriphCLKConfig+0x11c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8006a4c:	4b7d      	ldr	r3, [pc, #500]	; (8006c44 <HAL_RCCEx_PeriphCLKConfig+0x300>)
 8006a4e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006a50:	f023 0207 	bic.w	r2, r3, #7
 8006a54:	687b      	ldr	r3, [r7, #4]
 8006a56:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006a58:	497a      	ldr	r1, [pc, #488]	; (8006c44 <HAL_RCCEx_PeriphCLKConfig+0x300>)
 8006a5a:	4313      	orrs	r3, r2
 8006a5c:	650b      	str	r3, [r1, #80]	; 0x50
 8006a5e:	e001      	b.n	8006a64 <HAL_RCCEx_PeriphCLKConfig+0x120>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006a60:	7dfb      	ldrb	r3, [r7, #23]
 8006a62:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- SAI2/3 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI23) == RCC_PERIPHCLK_SAI23)
 8006a64:	687b      	ldr	r3, [r7, #4]
 8006a66:	681b      	ldr	r3, [r3, #0]
 8006a68:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8006a6c:	2b00      	cmp	r3, #0
 8006a6e:	d03e      	beq.n	8006aee <HAL_RCCEx_PeriphCLKConfig+0x1aa>
  {
    switch(PeriphClkInit->Sai23ClockSelection)
 8006a70:	687b      	ldr	r3, [r7, #4]
 8006a72:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006a74:	2b80      	cmp	r3, #128	; 0x80
 8006a76:	d01c      	beq.n	8006ab2 <HAL_RCCEx_PeriphCLKConfig+0x16e>
 8006a78:	2b80      	cmp	r3, #128	; 0x80
 8006a7a:	d804      	bhi.n	8006a86 <HAL_RCCEx_PeriphCLKConfig+0x142>
 8006a7c:	2b00      	cmp	r3, #0
 8006a7e:	d008      	beq.n	8006a92 <HAL_RCCEx_PeriphCLKConfig+0x14e>
 8006a80:	2b40      	cmp	r3, #64	; 0x40
 8006a82:	d00d      	beq.n	8006aa0 <HAL_RCCEx_PeriphCLKConfig+0x15c>
 8006a84:	e01e      	b.n	8006ac4 <HAL_RCCEx_PeriphCLKConfig+0x180>
 8006a86:	2bc0      	cmp	r3, #192	; 0xc0
 8006a88:	d01f      	beq.n	8006aca <HAL_RCCEx_PeriphCLKConfig+0x186>
 8006a8a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8006a8e:	d01e      	beq.n	8006ace <HAL_RCCEx_PeriphCLKConfig+0x18a>
 8006a90:	e018      	b.n	8006ac4 <HAL_RCCEx_PeriphCLKConfig+0x180>
    {
    case RCC_SAI23CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2/3 */
      /* Enable SAI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8006a92:	4b6c      	ldr	r3, [pc, #432]	; (8006c44 <HAL_RCCEx_PeriphCLKConfig+0x300>)
 8006a94:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006a96:	4a6b      	ldr	r2, [pc, #428]	; (8006c44 <HAL_RCCEx_PeriphCLKConfig+0x300>)
 8006a98:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8006a9c:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SAI2/3 clock source configuration done later after clock selection check */
      break;
 8006a9e:	e017      	b.n	8006ad0 <HAL_RCCEx_PeriphCLKConfig+0x18c>

    case RCC_SAI23CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2/3 */

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8006aa0:	687b      	ldr	r3, [r7, #4]
 8006aa2:	3304      	adds	r3, #4
 8006aa4:	2100      	movs	r1, #0
 8006aa6:	4618      	mov	r0, r3
 8006aa8:	f001 fbb8 	bl	800821c <RCCEx_PLL2_Config>
 8006aac:	4603      	mov	r3, r0
 8006aae:	75fb      	strb	r3, [r7, #23]

      /* SAI2/3 clock source configuration done later after clock selection check */
      break;
 8006ab0:	e00e      	b.n	8006ad0 <HAL_RCCEx_PeriphCLKConfig+0x18c>

    case RCC_SAI23CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2/3 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 8006ab2:	687b      	ldr	r3, [r7, #4]
 8006ab4:	3324      	adds	r3, #36	; 0x24
 8006ab6:	2100      	movs	r1, #0
 8006ab8:	4618      	mov	r0, r3
 8006aba:	f001 fcd1 	bl	8008460 <RCCEx_PLL3_Config>
 8006abe:	4603      	mov	r3, r0
 8006ac0:	75fb      	strb	r3, [r7, #23]

      /* SAI2/3 clock source configuration done later after clock selection check */
      break;
 8006ac2:	e005      	b.n	8006ad0 <HAL_RCCEx_PeriphCLKConfig+0x18c>
      /* HSI, HSE, or CSI oscillator is used as source of SAI2/3 clock */
      /* SAI2/3 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8006ac4:	2301      	movs	r3, #1
 8006ac6:	75fb      	strb	r3, [r7, #23]
      break;
 8006ac8:	e002      	b.n	8006ad0 <HAL_RCCEx_PeriphCLKConfig+0x18c>
      break;
 8006aca:	bf00      	nop
 8006acc:	e000      	b.n	8006ad0 <HAL_RCCEx_PeriphCLKConfig+0x18c>
      break;
 8006ace:	bf00      	nop
    }

    if(ret == HAL_OK)
 8006ad0:	7dfb      	ldrb	r3, [r7, #23]
 8006ad2:	2b00      	cmp	r3, #0
 8006ad4:	d109      	bne.n	8006aea <HAL_RCCEx_PeriphCLKConfig+0x1a6>
    {
      /* Set the source of SAI2/3 clock*/
      __HAL_RCC_SAI23_CONFIG(PeriphClkInit->Sai23ClockSelection);
 8006ad6:	4b5b      	ldr	r3, [pc, #364]	; (8006c44 <HAL_RCCEx_PeriphCLKConfig+0x300>)
 8006ad8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006ada:	f423 72e0 	bic.w	r2, r3, #448	; 0x1c0
 8006ade:	687b      	ldr	r3, [r7, #4]
 8006ae0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006ae2:	4958      	ldr	r1, [pc, #352]	; (8006c44 <HAL_RCCEx_PeriphCLKConfig+0x300>)
 8006ae4:	4313      	orrs	r3, r2
 8006ae6:	650b      	str	r3, [r1, #80]	; 0x50
 8006ae8:	e001      	b.n	8006aee <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006aea:	7dfb      	ldrb	r3, [r7, #23]
 8006aec:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- SAI4A configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
 8006aee:	687b      	ldr	r3, [r7, #4]
 8006af0:	681b      	ldr	r3, [r3, #0]
 8006af2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006af6:	2b00      	cmp	r3, #0
 8006af8:	d044      	beq.n	8006b84 <HAL_RCCEx_PeriphCLKConfig+0x240>
  {
    switch(PeriphClkInit->Sai4AClockSelection)
 8006afa:	687b      	ldr	r3, [r7, #4]
 8006afc:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 8006b00:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8006b04:	d01f      	beq.n	8006b46 <HAL_RCCEx_PeriphCLKConfig+0x202>
 8006b06:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8006b0a:	d805      	bhi.n	8006b18 <HAL_RCCEx_PeriphCLKConfig+0x1d4>
 8006b0c:	2b00      	cmp	r3, #0
 8006b0e:	d00a      	beq.n	8006b26 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 8006b10:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8006b14:	d00e      	beq.n	8006b34 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
 8006b16:	e01f      	b.n	8006b58 <HAL_RCCEx_PeriphCLKConfig+0x214>
 8006b18:	f5b3 0fc0 	cmp.w	r3, #6291456	; 0x600000
 8006b1c:	d01f      	beq.n	8006b5e <HAL_RCCEx_PeriphCLKConfig+0x21a>
 8006b1e:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8006b22:	d01e      	beq.n	8006b62 <HAL_RCCEx_PeriphCLKConfig+0x21e>
 8006b24:	e018      	b.n	8006b58 <HAL_RCCEx_PeriphCLKConfig+0x214>
    {
    case RCC_SAI4ACLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8006b26:	4b47      	ldr	r3, [pc, #284]	; (8006c44 <HAL_RCCEx_PeriphCLKConfig+0x300>)
 8006b28:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006b2a:	4a46      	ldr	r2, [pc, #280]	; (8006c44 <HAL_RCCEx_PeriphCLKConfig+0x300>)
 8006b2c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8006b30:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 8006b32:	e017      	b.n	8006b64 <HAL_RCCEx_PeriphCLKConfig+0x220>

    case RCC_SAI4ACLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8006b34:	687b      	ldr	r3, [r7, #4]
 8006b36:	3304      	adds	r3, #4
 8006b38:	2100      	movs	r1, #0
 8006b3a:	4618      	mov	r0, r3
 8006b3c:	f001 fb6e 	bl	800821c <RCCEx_PLL2_Config>
 8006b40:	4603      	mov	r3, r0
 8006b42:	75fb      	strb	r3, [r7, #23]

      /* SAI2 clock source configuration done later after clock selection check */
      break;
 8006b44:	e00e      	b.n	8006b64 <HAL_RCCEx_PeriphCLKConfig+0x220>

    case RCC_SAI4ACLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 8006b46:	687b      	ldr	r3, [r7, #4]
 8006b48:	3324      	adds	r3, #36	; 0x24
 8006b4a:	2100      	movs	r1, #0
 8006b4c:	4618      	mov	r0, r3
 8006b4e:	f001 fc87 	bl	8008460 <RCCEx_PLL3_Config>
 8006b52:	4603      	mov	r3, r0
 8006b54:	75fb      	strb	r3, [r7, #23]

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 8006b56:	e005      	b.n	8006b64 <HAL_RCCEx_PeriphCLKConfig+0x220>
      /* HSI, HSE, or CSI oscillator is used as source of SAI2 clock */
      /* SAI1 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8006b58:	2301      	movs	r3, #1
 8006b5a:	75fb      	strb	r3, [r7, #23]
      break;
 8006b5c:	e002      	b.n	8006b64 <HAL_RCCEx_PeriphCLKConfig+0x220>
      break;
 8006b5e:	bf00      	nop
 8006b60:	e000      	b.n	8006b64 <HAL_RCCEx_PeriphCLKConfig+0x220>
      break;
 8006b62:	bf00      	nop
    }

    if(ret == HAL_OK)
 8006b64:	7dfb      	ldrb	r3, [r7, #23]
 8006b66:	2b00      	cmp	r3, #0
 8006b68:	d10a      	bne.n	8006b80 <HAL_RCCEx_PeriphCLKConfig+0x23c>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI4A_CONFIG(PeriphClkInit->Sai4AClockSelection);
 8006b6a:	4b36      	ldr	r3, [pc, #216]	; (8006c44 <HAL_RCCEx_PeriphCLKConfig+0x300>)
 8006b6c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006b6e:	f423 0260 	bic.w	r2, r3, #14680064	; 0xe00000
 8006b72:	687b      	ldr	r3, [r7, #4]
 8006b74:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 8006b78:	4932      	ldr	r1, [pc, #200]	; (8006c44 <HAL_RCCEx_PeriphCLKConfig+0x300>)
 8006b7a:	4313      	orrs	r3, r2
 8006b7c:	658b      	str	r3, [r1, #88]	; 0x58
 8006b7e:	e001      	b.n	8006b84 <HAL_RCCEx_PeriphCLKConfig+0x240>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006b80:	7dfb      	ldrb	r3, [r7, #23]
 8006b82:	75bb      	strb	r3, [r7, #22]
    }
  }
  /*---------------------------- SAI4B configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
 8006b84:	687b      	ldr	r3, [r7, #4]
 8006b86:	681b      	ldr	r3, [r3, #0]
 8006b88:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8006b8c:	2b00      	cmp	r3, #0
 8006b8e:	d044      	beq.n	8006c1a <HAL_RCCEx_PeriphCLKConfig+0x2d6>
  {
    switch(PeriphClkInit->Sai4BClockSelection)
 8006b90:	687b      	ldr	r3, [r7, #4]
 8006b92:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
 8006b96:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8006b9a:	d01f      	beq.n	8006bdc <HAL_RCCEx_PeriphCLKConfig+0x298>
 8006b9c:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8006ba0:	d805      	bhi.n	8006bae <HAL_RCCEx_PeriphCLKConfig+0x26a>
 8006ba2:	2b00      	cmp	r3, #0
 8006ba4:	d00a      	beq.n	8006bbc <HAL_RCCEx_PeriphCLKConfig+0x278>
 8006ba6:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8006baa:	d00e      	beq.n	8006bca <HAL_RCCEx_PeriphCLKConfig+0x286>
 8006bac:	e01f      	b.n	8006bee <HAL_RCCEx_PeriphCLKConfig+0x2aa>
 8006bae:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 8006bb2:	d01f      	beq.n	8006bf4 <HAL_RCCEx_PeriphCLKConfig+0x2b0>
 8006bb4:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8006bb8:	d01e      	beq.n	8006bf8 <HAL_RCCEx_PeriphCLKConfig+0x2b4>
 8006bba:	e018      	b.n	8006bee <HAL_RCCEx_PeriphCLKConfig+0x2aa>
    {
    case RCC_SAI4BCLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8006bbc:	4b21      	ldr	r3, [pc, #132]	; (8006c44 <HAL_RCCEx_PeriphCLKConfig+0x300>)
 8006bbe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006bc0:	4a20      	ldr	r2, [pc, #128]	; (8006c44 <HAL_RCCEx_PeriphCLKConfig+0x300>)
 8006bc2:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8006bc6:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 8006bc8:	e017      	b.n	8006bfa <HAL_RCCEx_PeriphCLKConfig+0x2b6>

    case RCC_SAI4BCLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8006bca:	687b      	ldr	r3, [r7, #4]
 8006bcc:	3304      	adds	r3, #4
 8006bce:	2100      	movs	r1, #0
 8006bd0:	4618      	mov	r0, r3
 8006bd2:	f001 fb23 	bl	800821c <RCCEx_PLL2_Config>
 8006bd6:	4603      	mov	r3, r0
 8006bd8:	75fb      	strb	r3, [r7, #23]

      /* SAI2 clock source configuration done later after clock selection check */
      break;
 8006bda:	e00e      	b.n	8006bfa <HAL_RCCEx_PeriphCLKConfig+0x2b6>

    case RCC_SAI4BCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8006bdc:	687b      	ldr	r3, [r7, #4]
 8006bde:	3324      	adds	r3, #36	; 0x24
 8006be0:	2100      	movs	r1, #0
 8006be2:	4618      	mov	r0, r3
 8006be4:	f001 fc3c 	bl	8008460 <RCCEx_PLL3_Config>
 8006be8:	4603      	mov	r3, r0
 8006bea:	75fb      	strb	r3, [r7, #23]

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 8006bec:	e005      	b.n	8006bfa <HAL_RCCEx_PeriphCLKConfig+0x2b6>
      /* HSI, HSE, or CSI oscillator is used as source of SAI2 clock */
      /* SAI1 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8006bee:	2301      	movs	r3, #1
 8006bf0:	75fb      	strb	r3, [r7, #23]
      break;
 8006bf2:	e002      	b.n	8006bfa <HAL_RCCEx_PeriphCLKConfig+0x2b6>
      break;
 8006bf4:	bf00      	nop
 8006bf6:	e000      	b.n	8006bfa <HAL_RCCEx_PeriphCLKConfig+0x2b6>
      break;
 8006bf8:	bf00      	nop
    }

    if(ret == HAL_OK)
 8006bfa:	7dfb      	ldrb	r3, [r7, #23]
 8006bfc:	2b00      	cmp	r3, #0
 8006bfe:	d10a      	bne.n	8006c16 <HAL_RCCEx_PeriphCLKConfig+0x2d2>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI4B_CONFIG(PeriphClkInit->Sai4BClockSelection);
 8006c00:	4b10      	ldr	r3, [pc, #64]	; (8006c44 <HAL_RCCEx_PeriphCLKConfig+0x300>)
 8006c02:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006c04:	f023 62e0 	bic.w	r2, r3, #117440512	; 0x7000000
 8006c08:	687b      	ldr	r3, [r7, #4]
 8006c0a:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
 8006c0e:	490d      	ldr	r1, [pc, #52]	; (8006c44 <HAL_RCCEx_PeriphCLKConfig+0x300>)
 8006c10:	4313      	orrs	r3, r2
 8006c12:	658b      	str	r3, [r1, #88]	; 0x58
 8006c14:	e001      	b.n	8006c1a <HAL_RCCEx_PeriphCLKConfig+0x2d6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006c16:	7dfb      	ldrb	r3, [r7, #23]
 8006c18:	75bb      	strb	r3, [r7, #22]
    }
  }
  /*---------------------------- QSPI configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 8006c1a:	687b      	ldr	r3, [r7, #4]
 8006c1c:	681b      	ldr	r3, [r3, #0]
 8006c1e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006c22:	2b00      	cmp	r3, #0
 8006c24:	d035      	beq.n	8006c92 <HAL_RCCEx_PeriphCLKConfig+0x34e>
  {
    switch(PeriphClkInit->QspiClockSelection)
 8006c26:	687b      	ldr	r3, [r7, #4]
 8006c28:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8006c2a:	2b10      	cmp	r3, #16
 8006c2c:	d00c      	beq.n	8006c48 <HAL_RCCEx_PeriphCLKConfig+0x304>
 8006c2e:	2b10      	cmp	r3, #16
 8006c30:	d802      	bhi.n	8006c38 <HAL_RCCEx_PeriphCLKConfig+0x2f4>
 8006c32:	2b00      	cmp	r3, #0
 8006c34:	d01b      	beq.n	8006c6e <HAL_RCCEx_PeriphCLKConfig+0x32a>
 8006c36:	e017      	b.n	8006c68 <HAL_RCCEx_PeriphCLKConfig+0x324>
 8006c38:	2b20      	cmp	r3, #32
 8006c3a:	d00c      	beq.n	8006c56 <HAL_RCCEx_PeriphCLKConfig+0x312>
 8006c3c:	2b30      	cmp	r3, #48	; 0x30
 8006c3e:	d018      	beq.n	8006c72 <HAL_RCCEx_PeriphCLKConfig+0x32e>
 8006c40:	e012      	b.n	8006c68 <HAL_RCCEx_PeriphCLKConfig+0x324>
 8006c42:	bf00      	nop
 8006c44:	58024400 	.word	0x58024400
    {
    case RCC_QSPICLKSOURCE_PLL:      /* PLL is used as clock source for QSPI*/
      /* Enable QSPI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8006c48:	4baf      	ldr	r3, [pc, #700]	; (8006f08 <HAL_RCCEx_PeriphCLKConfig+0x5c4>)
 8006c4a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006c4c:	4aae      	ldr	r2, [pc, #696]	; (8006f08 <HAL_RCCEx_PeriphCLKConfig+0x5c4>)
 8006c4e:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8006c52:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* QSPI clock source configuration done later after clock selection check */
      break;
 8006c54:	e00e      	b.n	8006c74 <HAL_RCCEx_PeriphCLKConfig+0x330>

    case RCC_QSPICLKSOURCE_PLL2: /* PLL2 is used as clock source for QSPI*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 8006c56:	687b      	ldr	r3, [r7, #4]
 8006c58:	3304      	adds	r3, #4
 8006c5a:	2102      	movs	r1, #2
 8006c5c:	4618      	mov	r0, r3
 8006c5e:	f001 fadd 	bl	800821c <RCCEx_PLL2_Config>
 8006c62:	4603      	mov	r3, r0
 8006c64:	75fb      	strb	r3, [r7, #23]

      /* QSPI clock source configuration done later after clock selection check */
      break;
 8006c66:	e005      	b.n	8006c74 <HAL_RCCEx_PeriphCLKConfig+0x330>
    case RCC_QSPICLKSOURCE_D1HCLK:
      /* Domain1 HCLK  clock selected as QSPI kernel peripheral clock */
      break;

    default:
      ret = HAL_ERROR;
 8006c68:	2301      	movs	r3, #1
 8006c6a:	75fb      	strb	r3, [r7, #23]
      break;
 8006c6c:	e002      	b.n	8006c74 <HAL_RCCEx_PeriphCLKConfig+0x330>
      break;
 8006c6e:	bf00      	nop
 8006c70:	e000      	b.n	8006c74 <HAL_RCCEx_PeriphCLKConfig+0x330>
      break;
 8006c72:	bf00      	nop
    }

    if(ret == HAL_OK)
 8006c74:	7dfb      	ldrb	r3, [r7, #23]
 8006c76:	2b00      	cmp	r3, #0
 8006c78:	d109      	bne.n	8006c8e <HAL_RCCEx_PeriphCLKConfig+0x34a>
    {
      /* Set the source of QSPI clock*/
      __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 8006c7a:	4ba3      	ldr	r3, [pc, #652]	; (8006f08 <HAL_RCCEx_PeriphCLKConfig+0x5c4>)
 8006c7c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006c7e:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8006c82:	687b      	ldr	r3, [r7, #4]
 8006c84:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8006c86:	49a0      	ldr	r1, [pc, #640]	; (8006f08 <HAL_RCCEx_PeriphCLKConfig+0x5c4>)
 8006c88:	4313      	orrs	r3, r2
 8006c8a:	64cb      	str	r3, [r1, #76]	; 0x4c
 8006c8c:	e001      	b.n	8006c92 <HAL_RCCEx_PeriphCLKConfig+0x34e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006c8e:	7dfb      	ldrb	r3, [r7, #23]
 8006c90:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- SPI1/2/3 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 8006c92:	687b      	ldr	r3, [r7, #4]
 8006c94:	681b      	ldr	r3, [r3, #0]
 8006c96:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8006c9a:	2b00      	cmp	r3, #0
 8006c9c:	d042      	beq.n	8006d24 <HAL_RCCEx_PeriphCLKConfig+0x3e0>
  {
    switch(PeriphClkInit->Spi123ClockSelection)
 8006c9e:	687b      	ldr	r3, [r7, #4]
 8006ca0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006ca2:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006ca6:	d01f      	beq.n	8006ce8 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
 8006ca8:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006cac:	d805      	bhi.n	8006cba <HAL_RCCEx_PeriphCLKConfig+0x376>
 8006cae:	2b00      	cmp	r3, #0
 8006cb0:	d00a      	beq.n	8006cc8 <HAL_RCCEx_PeriphCLKConfig+0x384>
 8006cb2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006cb6:	d00e      	beq.n	8006cd6 <HAL_RCCEx_PeriphCLKConfig+0x392>
 8006cb8:	e01f      	b.n	8006cfa <HAL_RCCEx_PeriphCLKConfig+0x3b6>
 8006cba:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 8006cbe:	d01f      	beq.n	8006d00 <HAL_RCCEx_PeriphCLKConfig+0x3bc>
 8006cc0:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8006cc4:	d01e      	beq.n	8006d04 <HAL_RCCEx_PeriphCLKConfig+0x3c0>
 8006cc6:	e018      	b.n	8006cfa <HAL_RCCEx_PeriphCLKConfig+0x3b6>
    {
    case RCC_SPI123CLKSOURCE_PLL:      /* PLL is used as clock source for SPI1/2/3 */
      /* Enable SPI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8006cc8:	4b8f      	ldr	r3, [pc, #572]	; (8006f08 <HAL_RCCEx_PeriphCLKConfig+0x5c4>)
 8006cca:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006ccc:	4a8e      	ldr	r2, [pc, #568]	; (8006f08 <HAL_RCCEx_PeriphCLKConfig+0x5c4>)
 8006cce:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8006cd2:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SPI1/2/3 clock source configuration done later after clock selection check */
      break;
 8006cd4:	e017      	b.n	8006d06 <HAL_RCCEx_PeriphCLKConfig+0x3c2>

    case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI1/2/3 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8006cd6:	687b      	ldr	r3, [r7, #4]
 8006cd8:	3304      	adds	r3, #4
 8006cda:	2100      	movs	r1, #0
 8006cdc:	4618      	mov	r0, r3
 8006cde:	f001 fa9d 	bl	800821c <RCCEx_PLL2_Config>
 8006ce2:	4603      	mov	r3, r0
 8006ce4:	75fb      	strb	r3, [r7, #23]

      /* SPI1/2/3 clock source configuration done later after clock selection check */
      break;
 8006ce6:	e00e      	b.n	8006d06 <HAL_RCCEx_PeriphCLKConfig+0x3c2>

    case RCC_SPI123CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI1/2/3 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 8006ce8:	687b      	ldr	r3, [r7, #4]
 8006cea:	3324      	adds	r3, #36	; 0x24
 8006cec:	2100      	movs	r1, #0
 8006cee:	4618      	mov	r0, r3
 8006cf0:	f001 fbb6 	bl	8008460 <RCCEx_PLL3_Config>
 8006cf4:	4603      	mov	r3, r0
 8006cf6:	75fb      	strb	r3, [r7, #23]

      /* SPI1/2/3 clock source configuration done later after clock selection check */
      break;
 8006cf8:	e005      	b.n	8006d06 <HAL_RCCEx_PeriphCLKConfig+0x3c2>
      /* HSI, HSE, or CSI oscillator is used as source of SPI1/2/3 clock */
      /* SPI1/2/3 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8006cfa:	2301      	movs	r3, #1
 8006cfc:	75fb      	strb	r3, [r7, #23]
      break;
 8006cfe:	e002      	b.n	8006d06 <HAL_RCCEx_PeriphCLKConfig+0x3c2>
      break;
 8006d00:	bf00      	nop
 8006d02:	e000      	b.n	8006d06 <HAL_RCCEx_PeriphCLKConfig+0x3c2>
      break;
 8006d04:	bf00      	nop
    }

    if(ret == HAL_OK)
 8006d06:	7dfb      	ldrb	r3, [r7, #23]
 8006d08:	2b00      	cmp	r3, #0
 8006d0a:	d109      	bne.n	8006d20 <HAL_RCCEx_PeriphCLKConfig+0x3dc>
    {
      /* Set the source of SPI1/2/3 clock*/
      __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
 8006d0c:	4b7e      	ldr	r3, [pc, #504]	; (8006f08 <HAL_RCCEx_PeriphCLKConfig+0x5c4>)
 8006d0e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006d10:	f423 42e0 	bic.w	r2, r3, #28672	; 0x7000
 8006d14:	687b      	ldr	r3, [r7, #4]
 8006d16:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006d18:	497b      	ldr	r1, [pc, #492]	; (8006f08 <HAL_RCCEx_PeriphCLKConfig+0x5c4>)
 8006d1a:	4313      	orrs	r3, r2
 8006d1c:	650b      	str	r3, [r1, #80]	; 0x50
 8006d1e:	e001      	b.n	8006d24 <HAL_RCCEx_PeriphCLKConfig+0x3e0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006d20:	7dfb      	ldrb	r3, [r7, #23]
 8006d22:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- SPI4/5 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 8006d24:	687b      	ldr	r3, [r7, #4]
 8006d26:	681b      	ldr	r3, [r3, #0]
 8006d28:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8006d2c:	2b00      	cmp	r3, #0
 8006d2e:	d042      	beq.n	8006db6 <HAL_RCCEx_PeriphCLKConfig+0x472>
  {
    switch(PeriphClkInit->Spi45ClockSelection)
 8006d30:	687b      	ldr	r3, [r7, #4]
 8006d32:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006d34:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8006d38:	d01b      	beq.n	8006d72 <HAL_RCCEx_PeriphCLKConfig+0x42e>
 8006d3a:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8006d3e:	d805      	bhi.n	8006d4c <HAL_RCCEx_PeriphCLKConfig+0x408>
 8006d40:	2b00      	cmp	r3, #0
 8006d42:	d022      	beq.n	8006d8a <HAL_RCCEx_PeriphCLKConfig+0x446>
 8006d44:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006d48:	d00a      	beq.n	8006d60 <HAL_RCCEx_PeriphCLKConfig+0x41c>
 8006d4a:	e01b      	b.n	8006d84 <HAL_RCCEx_PeriphCLKConfig+0x440>
 8006d4c:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8006d50:	d01d      	beq.n	8006d8e <HAL_RCCEx_PeriphCLKConfig+0x44a>
 8006d52:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8006d56:	d01c      	beq.n	8006d92 <HAL_RCCEx_PeriphCLKConfig+0x44e>
 8006d58:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 8006d5c:	d01b      	beq.n	8006d96 <HAL_RCCEx_PeriphCLKConfig+0x452>
 8006d5e:	e011      	b.n	8006d84 <HAL_RCCEx_PeriphCLKConfig+0x440>
      /* SPI4/5 clock source configuration done later after clock selection check */
      break;

    case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI4/5 */

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 8006d60:	687b      	ldr	r3, [r7, #4]
 8006d62:	3304      	adds	r3, #4
 8006d64:	2101      	movs	r1, #1
 8006d66:	4618      	mov	r0, r3
 8006d68:	f001 fa58 	bl	800821c <RCCEx_PLL2_Config>
 8006d6c:	4603      	mov	r3, r0
 8006d6e:	75fb      	strb	r3, [r7, #23]

      /* SPI4/5 clock source configuration done later after clock selection check */
      break;
 8006d70:	e012      	b.n	8006d98 <HAL_RCCEx_PeriphCLKConfig+0x454>
    case RCC_SPI45CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI4/5 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 8006d72:	687b      	ldr	r3, [r7, #4]
 8006d74:	3324      	adds	r3, #36	; 0x24
 8006d76:	2101      	movs	r1, #1
 8006d78:	4618      	mov	r0, r3
 8006d7a:	f001 fb71 	bl	8008460 <RCCEx_PLL3_Config>
 8006d7e:	4603      	mov	r3, r0
 8006d80:	75fb      	strb	r3, [r7, #23]
      /* SPI4/5 clock source configuration done later after clock selection check */
      break;
 8006d82:	e009      	b.n	8006d98 <HAL_RCCEx_PeriphCLKConfig+0x454>
      /* HSE,  oscillator is used as source of SPI4/5 clock */
      /* SPI4/5 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8006d84:	2301      	movs	r3, #1
 8006d86:	75fb      	strb	r3, [r7, #23]
      break;
 8006d88:	e006      	b.n	8006d98 <HAL_RCCEx_PeriphCLKConfig+0x454>
      break;
 8006d8a:	bf00      	nop
 8006d8c:	e004      	b.n	8006d98 <HAL_RCCEx_PeriphCLKConfig+0x454>
      break;
 8006d8e:	bf00      	nop
 8006d90:	e002      	b.n	8006d98 <HAL_RCCEx_PeriphCLKConfig+0x454>
      break;
 8006d92:	bf00      	nop
 8006d94:	e000      	b.n	8006d98 <HAL_RCCEx_PeriphCLKConfig+0x454>
      break;
 8006d96:	bf00      	nop
    }

    if(ret == HAL_OK)
 8006d98:	7dfb      	ldrb	r3, [r7, #23]
 8006d9a:	2b00      	cmp	r3, #0
 8006d9c:	d109      	bne.n	8006db2 <HAL_RCCEx_PeriphCLKConfig+0x46e>
    {
      /* Set the source of SPI4/5 clock*/
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 8006d9e:	4b5a      	ldr	r3, [pc, #360]	; (8006f08 <HAL_RCCEx_PeriphCLKConfig+0x5c4>)
 8006da0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006da2:	f423 22e0 	bic.w	r2, r3, #458752	; 0x70000
 8006da6:	687b      	ldr	r3, [r7, #4]
 8006da8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006daa:	4957      	ldr	r1, [pc, #348]	; (8006f08 <HAL_RCCEx_PeriphCLKConfig+0x5c4>)
 8006dac:	4313      	orrs	r3, r2
 8006dae:	650b      	str	r3, [r1, #80]	; 0x50
 8006db0:	e001      	b.n	8006db6 <HAL_RCCEx_PeriphCLKConfig+0x472>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006db2:	7dfb      	ldrb	r3, [r7, #23]
 8006db4:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- SPI6 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 8006db6:	687b      	ldr	r3, [r7, #4]
 8006db8:	681b      	ldr	r3, [r3, #0]
 8006dba:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8006dbe:	2b00      	cmp	r3, #0
 8006dc0:	d044      	beq.n	8006e4c <HAL_RCCEx_PeriphCLKConfig+0x508>
  {
    switch(PeriphClkInit->Spi6ClockSelection)
 8006dc2:	687b      	ldr	r3, [r7, #4]
 8006dc4:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 8006dc8:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8006dcc:	d01b      	beq.n	8006e06 <HAL_RCCEx_PeriphCLKConfig+0x4c2>
 8006dce:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8006dd2:	d805      	bhi.n	8006de0 <HAL_RCCEx_PeriphCLKConfig+0x49c>
 8006dd4:	2b00      	cmp	r3, #0
 8006dd6:	d022      	beq.n	8006e1e <HAL_RCCEx_PeriphCLKConfig+0x4da>
 8006dd8:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8006ddc:	d00a      	beq.n	8006df4 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
 8006dde:	e01b      	b.n	8006e18 <HAL_RCCEx_PeriphCLKConfig+0x4d4>
 8006de0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006de4:	d01d      	beq.n	8006e22 <HAL_RCCEx_PeriphCLKConfig+0x4de>
 8006de6:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8006dea:	d01c      	beq.n	8006e26 <HAL_RCCEx_PeriphCLKConfig+0x4e2>
 8006dec:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 8006df0:	d01b      	beq.n	8006e2a <HAL_RCCEx_PeriphCLKConfig+0x4e6>
 8006df2:	e011      	b.n	8006e18 <HAL_RCCEx_PeriphCLKConfig+0x4d4>
      /* SPI6 clock source configuration done later after clock selection check */
      break;

    case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI6*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 8006df4:	687b      	ldr	r3, [r7, #4]
 8006df6:	3304      	adds	r3, #4
 8006df8:	2101      	movs	r1, #1
 8006dfa:	4618      	mov	r0, r3
 8006dfc:	f001 fa0e 	bl	800821c <RCCEx_PLL2_Config>
 8006e00:	4603      	mov	r3, r0
 8006e02:	75fb      	strb	r3, [r7, #23]

      /* SPI6 clock source configuration done later after clock selection check */
      break;
 8006e04:	e012      	b.n	8006e2c <HAL_RCCEx_PeriphCLKConfig+0x4e8>
    case RCC_SPI6CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI6*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 8006e06:	687b      	ldr	r3, [r7, #4]
 8006e08:	3324      	adds	r3, #36	; 0x24
 8006e0a:	2101      	movs	r1, #1
 8006e0c:	4618      	mov	r0, r3
 8006e0e:	f001 fb27 	bl	8008460 <RCCEx_PLL3_Config>
 8006e12:	4603      	mov	r3, r0
 8006e14:	75fb      	strb	r3, [r7, #23]
      /* SPI6 clock source configuration done later after clock selection check */
      break;
 8006e16:	e009      	b.n	8006e2c <HAL_RCCEx_PeriphCLKConfig+0x4e8>
      /* HSE,  oscillator is used as source of SPI6 clock */
      /* SPI6 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8006e18:	2301      	movs	r3, #1
 8006e1a:	75fb      	strb	r3, [r7, #23]
      break;
 8006e1c:	e006      	b.n	8006e2c <HAL_RCCEx_PeriphCLKConfig+0x4e8>
      break;
 8006e1e:	bf00      	nop
 8006e20:	e004      	b.n	8006e2c <HAL_RCCEx_PeriphCLKConfig+0x4e8>
      break;
 8006e22:	bf00      	nop
 8006e24:	e002      	b.n	8006e2c <HAL_RCCEx_PeriphCLKConfig+0x4e8>
      break;
 8006e26:	bf00      	nop
 8006e28:	e000      	b.n	8006e2c <HAL_RCCEx_PeriphCLKConfig+0x4e8>
      break;
 8006e2a:	bf00      	nop
    }

    if(ret == HAL_OK)
 8006e2c:	7dfb      	ldrb	r3, [r7, #23]
 8006e2e:	2b00      	cmp	r3, #0
 8006e30:	d10a      	bne.n	8006e48 <HAL_RCCEx_PeriphCLKConfig+0x504>
    {
      /* Set the source of SPI6 clock*/
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 8006e32:	4b35      	ldr	r3, [pc, #212]	; (8006f08 <HAL_RCCEx_PeriphCLKConfig+0x5c4>)
 8006e34:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006e36:	f023 42e0 	bic.w	r2, r3, #1879048192	; 0x70000000
 8006e3a:	687b      	ldr	r3, [r7, #4]
 8006e3c:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 8006e40:	4931      	ldr	r1, [pc, #196]	; (8006f08 <HAL_RCCEx_PeriphCLKConfig+0x5c4>)
 8006e42:	4313      	orrs	r3, r2
 8006e44:	658b      	str	r3, [r1, #88]	; 0x58
 8006e46:	e001      	b.n	8006e4c <HAL_RCCEx_PeriphCLKConfig+0x508>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006e48:	7dfb      	ldrb	r3, [r7, #23]
 8006e4a:	75bb      	strb	r3, [r7, #22]
  }
#endif /*DSI*/

#if defined(FDCAN1) || defined(FDCAN2)
  /*---------------------------- FDCAN configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8006e4c:	687b      	ldr	r3, [r7, #4]
 8006e4e:	681b      	ldr	r3, [r3, #0]
 8006e50:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8006e54:	2b00      	cmp	r3, #0
 8006e56:	d02d      	beq.n	8006eb4 <HAL_RCCEx_PeriphCLKConfig+0x570>
  {
    switch(PeriphClkInit->FdcanClockSelection)
 8006e58:	687b      	ldr	r3, [r7, #4]
 8006e5a:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8006e5c:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8006e60:	d005      	beq.n	8006e6e <HAL_RCCEx_PeriphCLKConfig+0x52a>
 8006e62:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8006e66:	d009      	beq.n	8006e7c <HAL_RCCEx_PeriphCLKConfig+0x538>
 8006e68:	2b00      	cmp	r3, #0
 8006e6a:	d013      	beq.n	8006e94 <HAL_RCCEx_PeriphCLKConfig+0x550>
 8006e6c:	e00f      	b.n	8006e8e <HAL_RCCEx_PeriphCLKConfig+0x54a>
    {
    case RCC_FDCANCLKSOURCE_PLL:      /* PLL is used as clock source for FDCAN*/
      /* Enable FDCAN Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8006e6e:	4b26      	ldr	r3, [pc, #152]	; (8006f08 <HAL_RCCEx_PeriphCLKConfig+0x5c4>)
 8006e70:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006e72:	4a25      	ldr	r2, [pc, #148]	; (8006f08 <HAL_RCCEx_PeriphCLKConfig+0x5c4>)
 8006e74:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8006e78:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* FDCAN clock source configuration done later after clock selection check */
      break;
 8006e7a:	e00c      	b.n	8006e96 <HAL_RCCEx_PeriphCLKConfig+0x552>

    case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is used as clock source for FDCAN*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 8006e7c:	687b      	ldr	r3, [r7, #4]
 8006e7e:	3304      	adds	r3, #4
 8006e80:	2101      	movs	r1, #1
 8006e82:	4618      	mov	r0, r3
 8006e84:	f001 f9ca 	bl	800821c <RCCEx_PLL2_Config>
 8006e88:	4603      	mov	r3, r0
 8006e8a:	75fb      	strb	r3, [r7, #23]

      /* FDCAN clock source configuration done later after clock selection check */
      break;
 8006e8c:	e003      	b.n	8006e96 <HAL_RCCEx_PeriphCLKConfig+0x552>
      /* HSE is used as clock source for FDCAN*/
      /* FDCAN clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8006e8e:	2301      	movs	r3, #1
 8006e90:	75fb      	strb	r3, [r7, #23]
      break;
 8006e92:	e000      	b.n	8006e96 <HAL_RCCEx_PeriphCLKConfig+0x552>
      break;
 8006e94:	bf00      	nop
    }

    if(ret == HAL_OK)
 8006e96:	7dfb      	ldrb	r3, [r7, #23]
 8006e98:	2b00      	cmp	r3, #0
 8006e9a:	d109      	bne.n	8006eb0 <HAL_RCCEx_PeriphCLKConfig+0x56c>
    {
      /* Set the source of FDCAN clock*/
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8006e9c:	4b1a      	ldr	r3, [pc, #104]	; (8006f08 <HAL_RCCEx_PeriphCLKConfig+0x5c4>)
 8006e9e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006ea0:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 8006ea4:	687b      	ldr	r3, [r7, #4]
 8006ea6:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8006ea8:	4917      	ldr	r1, [pc, #92]	; (8006f08 <HAL_RCCEx_PeriphCLKConfig+0x5c4>)
 8006eaa:	4313      	orrs	r3, r2
 8006eac:	650b      	str	r3, [r1, #80]	; 0x50
 8006eae:	e001      	b.n	8006eb4 <HAL_RCCEx_PeriphCLKConfig+0x570>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006eb0:	7dfb      	ldrb	r3, [r7, #23]
 8006eb2:	75bb      	strb	r3, [r7, #22]
    }
  }

#endif /*FDCAN1 || FDCAN2*/
  /*---------------------------- FMC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 8006eb4:	687b      	ldr	r3, [r7, #4]
 8006eb6:	681b      	ldr	r3, [r3, #0]
 8006eb8:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8006ebc:	2b00      	cmp	r3, #0
 8006ebe:	d037      	beq.n	8006f30 <HAL_RCCEx_PeriphCLKConfig+0x5ec>
  {
    switch(PeriphClkInit->FmcClockSelection)
 8006ec0:	687b      	ldr	r3, [r7, #4]
 8006ec2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006ec4:	2b03      	cmp	r3, #3
 8006ec6:	d81b      	bhi.n	8006f00 <HAL_RCCEx_PeriphCLKConfig+0x5bc>
 8006ec8:	a201      	add	r2, pc, #4	; (adr r2, 8006ed0 <HAL_RCCEx_PeriphCLKConfig+0x58c>)
 8006eca:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006ece:	bf00      	nop
 8006ed0:	08006f0d 	.word	0x08006f0d
 8006ed4:	08006ee1 	.word	0x08006ee1
 8006ed8:	08006eef 	.word	0x08006eef
 8006edc:	08006f0d 	.word	0x08006f0d
    {
    case RCC_FMCCLKSOURCE_PLL:      /* PLL is used as clock source for FMC*/
      /* Enable FMC Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8006ee0:	4b09      	ldr	r3, [pc, #36]	; (8006f08 <HAL_RCCEx_PeriphCLKConfig+0x5c4>)
 8006ee2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006ee4:	4a08      	ldr	r2, [pc, #32]	; (8006f08 <HAL_RCCEx_PeriphCLKConfig+0x5c4>)
 8006ee6:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8006eea:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* FMC clock source configuration done later after clock selection check */
      break;
 8006eec:	e00f      	b.n	8006f0e <HAL_RCCEx_PeriphCLKConfig+0x5ca>

    case RCC_FMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for FMC*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 8006eee:	687b      	ldr	r3, [r7, #4]
 8006ef0:	3304      	adds	r3, #4
 8006ef2:	2102      	movs	r1, #2
 8006ef4:	4618      	mov	r0, r3
 8006ef6:	f001 f991 	bl	800821c <RCCEx_PLL2_Config>
 8006efa:	4603      	mov	r3, r0
 8006efc:	75fb      	strb	r3, [r7, #23]

      /* FMC clock source configuration done later after clock selection check */
      break;
 8006efe:	e006      	b.n	8006f0e <HAL_RCCEx_PeriphCLKConfig+0x5ca>
    case RCC_FMCCLKSOURCE_D1HCLK:
      /* Domain1 HCLK  clock selected as QSPI kernel peripheral clock */
      break;

    default:
      ret = HAL_ERROR;
 8006f00:	2301      	movs	r3, #1
 8006f02:	75fb      	strb	r3, [r7, #23]
      break;
 8006f04:	e003      	b.n	8006f0e <HAL_RCCEx_PeriphCLKConfig+0x5ca>
 8006f06:	bf00      	nop
 8006f08:	58024400 	.word	0x58024400
      break;
 8006f0c:	bf00      	nop
    }

    if(ret == HAL_OK)
 8006f0e:	7dfb      	ldrb	r3, [r7, #23]
 8006f10:	2b00      	cmp	r3, #0
 8006f12:	d10b      	bne.n	8006f2c <HAL_RCCEx_PeriphCLKConfig+0x5e8>
    {
      /* Set the source of FMC clock*/
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 8006f14:	4b04      	ldr	r3, [pc, #16]	; (8006f28 <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 8006f16:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006f18:	f023 0203 	bic.w	r2, r3, #3
 8006f1c:	687b      	ldr	r3, [r7, #4]
 8006f1e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006f20:	4901      	ldr	r1, [pc, #4]	; (8006f28 <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 8006f22:	4313      	orrs	r3, r2
 8006f24:	64cb      	str	r3, [r1, #76]	; 0x4c
 8006f26:	e003      	b.n	8006f30 <HAL_RCCEx_PeriphCLKConfig+0x5ec>
 8006f28:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006f2c:	7dfb      	ldrb	r3, [r7, #23]
 8006f2e:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8006f30:	687b      	ldr	r3, [r7, #4]
 8006f32:	681b      	ldr	r3, [r3, #0]
 8006f34:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8006f38:	2b00      	cmp	r3, #0
 8006f3a:	f000 829b 	beq.w	8007474 <HAL_RCCEx_PeriphCLKConfig+0xb30>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));
 8006f3e:	687b      	ldr	r3, [r7, #4]
 8006f40:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 8006f44:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8006f48:	f000 81a9 	beq.w	800729e <HAL_RCCEx_PeriphCLKConfig+0x95a>
 8006f4c:	687b      	ldr	r3, [r7, #4]
 8006f4e:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 8006f52:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8006f56:	f000 81a2 	beq.w	800729e <HAL_RCCEx_PeriphCLKConfig+0x95a>
 8006f5a:	687b      	ldr	r3, [r7, #4]
 8006f5c:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 8006f60:	f5b3 5f0c 	cmp.w	r3, #8960	; 0x2300
 8006f64:	f000 819b 	beq.w	800729e <HAL_RCCEx_PeriphCLKConfig+0x95a>
 8006f68:	687b      	ldr	r3, [r7, #4]
 8006f6a:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 8006f6e:	f5b3 5f4c 	cmp.w	r3, #13056	; 0x3300
 8006f72:	f000 8194 	beq.w	800729e <HAL_RCCEx_PeriphCLKConfig+0x95a>
 8006f76:	687b      	ldr	r3, [r7, #4]
 8006f78:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 8006f7c:	f5b3 4f86 	cmp.w	r3, #17152	; 0x4300
 8006f80:	f000 818d 	beq.w	800729e <HAL_RCCEx_PeriphCLKConfig+0x95a>
 8006f84:	687b      	ldr	r3, [r7, #4]
 8006f86:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 8006f8a:	f5b3 4fa6 	cmp.w	r3, #21248	; 0x5300
 8006f8e:	f000 8186 	beq.w	800729e <HAL_RCCEx_PeriphCLKConfig+0x95a>
 8006f92:	687b      	ldr	r3, [r7, #4]
 8006f94:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 8006f98:	f5b3 4fc6 	cmp.w	r3, #25344	; 0x6300
 8006f9c:	f000 817f 	beq.w	800729e <HAL_RCCEx_PeriphCLKConfig+0x95a>
 8006fa0:	687b      	ldr	r3, [r7, #4]
 8006fa2:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 8006fa6:	f5b3 4fe6 	cmp.w	r3, #29440	; 0x7300
 8006faa:	f000 8178 	beq.w	800729e <HAL_RCCEx_PeriphCLKConfig+0x95a>
 8006fae:	687b      	ldr	r3, [r7, #4]
 8006fb0:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 8006fb4:	f5b3 4f03 	cmp.w	r3, #33536	; 0x8300
 8006fb8:	f000 8171 	beq.w	800729e <HAL_RCCEx_PeriphCLKConfig+0x95a>
 8006fbc:	687b      	ldr	r3, [r7, #4]
 8006fbe:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 8006fc2:	f5b3 4f13 	cmp.w	r3, #37632	; 0x9300
 8006fc6:	f000 816a 	beq.w	800729e <HAL_RCCEx_PeriphCLKConfig+0x95a>
 8006fca:	687b      	ldr	r3, [r7, #4]
 8006fcc:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 8006fd0:	f5b3 4f23 	cmp.w	r3, #41728	; 0xa300
 8006fd4:	f000 8163 	beq.w	800729e <HAL_RCCEx_PeriphCLKConfig+0x95a>
 8006fd8:	687b      	ldr	r3, [r7, #4]
 8006fda:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 8006fde:	f5b3 4f33 	cmp.w	r3, #45824	; 0xb300
 8006fe2:	f000 815c 	beq.w	800729e <HAL_RCCEx_PeriphCLKConfig+0x95a>
 8006fe6:	687b      	ldr	r3, [r7, #4]
 8006fe8:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 8006fec:	f5b3 4f43 	cmp.w	r3, #49920	; 0xc300
 8006ff0:	f000 8155 	beq.w	800729e <HAL_RCCEx_PeriphCLKConfig+0x95a>
 8006ff4:	687b      	ldr	r3, [r7, #4]
 8006ff6:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 8006ffa:	f5b3 4f53 	cmp.w	r3, #54016	; 0xd300
 8006ffe:	f000 814e 	beq.w	800729e <HAL_RCCEx_PeriphCLKConfig+0x95a>
 8007002:	687b      	ldr	r3, [r7, #4]
 8007004:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 8007008:	f5b3 4f63 	cmp.w	r3, #58112	; 0xe300
 800700c:	f000 8147 	beq.w	800729e <HAL_RCCEx_PeriphCLKConfig+0x95a>
 8007010:	687b      	ldr	r3, [r7, #4]
 8007012:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 8007016:	f5b3 4f73 	cmp.w	r3, #62208	; 0xf300
 800701a:	f000 8140 	beq.w	800729e <HAL_RCCEx_PeriphCLKConfig+0x95a>
 800701e:	687b      	ldr	r3, [r7, #4]
 8007020:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 8007024:	4aa8      	ldr	r2, [pc, #672]	; (80072c8 <HAL_RCCEx_PeriphCLKConfig+0x984>)
 8007026:	4293      	cmp	r3, r2
 8007028:	f000 8139 	beq.w	800729e <HAL_RCCEx_PeriphCLKConfig+0x95a>
 800702c:	687b      	ldr	r3, [r7, #4]
 800702e:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 8007032:	4aa6      	ldr	r2, [pc, #664]	; (80072cc <HAL_RCCEx_PeriphCLKConfig+0x988>)
 8007034:	4293      	cmp	r3, r2
 8007036:	f000 8132 	beq.w	800729e <HAL_RCCEx_PeriphCLKConfig+0x95a>
 800703a:	687b      	ldr	r3, [r7, #4]
 800703c:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 8007040:	4aa3      	ldr	r2, [pc, #652]	; (80072d0 <HAL_RCCEx_PeriphCLKConfig+0x98c>)
 8007042:	4293      	cmp	r3, r2
 8007044:	f000 812b 	beq.w	800729e <HAL_RCCEx_PeriphCLKConfig+0x95a>
 8007048:	687b      	ldr	r3, [r7, #4]
 800704a:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 800704e:	4aa1      	ldr	r2, [pc, #644]	; (80072d4 <HAL_RCCEx_PeriphCLKConfig+0x990>)
 8007050:	4293      	cmp	r3, r2
 8007052:	f000 8124 	beq.w	800729e <HAL_RCCEx_PeriphCLKConfig+0x95a>
 8007056:	687b      	ldr	r3, [r7, #4]
 8007058:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 800705c:	4a9e      	ldr	r2, [pc, #632]	; (80072d8 <HAL_RCCEx_PeriphCLKConfig+0x994>)
 800705e:	4293      	cmp	r3, r2
 8007060:	f000 811d 	beq.w	800729e <HAL_RCCEx_PeriphCLKConfig+0x95a>
 8007064:	687b      	ldr	r3, [r7, #4]
 8007066:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 800706a:	4a9c      	ldr	r2, [pc, #624]	; (80072dc <HAL_RCCEx_PeriphCLKConfig+0x998>)
 800706c:	4293      	cmp	r3, r2
 800706e:	f000 8116 	beq.w	800729e <HAL_RCCEx_PeriphCLKConfig+0x95a>
 8007072:	687b      	ldr	r3, [r7, #4]
 8007074:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 8007078:	4a99      	ldr	r2, [pc, #612]	; (80072e0 <HAL_RCCEx_PeriphCLKConfig+0x99c>)
 800707a:	4293      	cmp	r3, r2
 800707c:	f000 810f 	beq.w	800729e <HAL_RCCEx_PeriphCLKConfig+0x95a>
 8007080:	687b      	ldr	r3, [r7, #4]
 8007082:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 8007086:	4a97      	ldr	r2, [pc, #604]	; (80072e4 <HAL_RCCEx_PeriphCLKConfig+0x9a0>)
 8007088:	4293      	cmp	r3, r2
 800708a:	f000 8108 	beq.w	800729e <HAL_RCCEx_PeriphCLKConfig+0x95a>
 800708e:	687b      	ldr	r3, [r7, #4]
 8007090:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 8007094:	4a94      	ldr	r2, [pc, #592]	; (80072e8 <HAL_RCCEx_PeriphCLKConfig+0x9a4>)
 8007096:	4293      	cmp	r3, r2
 8007098:	f000 8101 	beq.w	800729e <HAL_RCCEx_PeriphCLKConfig+0x95a>
 800709c:	687b      	ldr	r3, [r7, #4]
 800709e:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 80070a2:	4a92      	ldr	r2, [pc, #584]	; (80072ec <HAL_RCCEx_PeriphCLKConfig+0x9a8>)
 80070a4:	4293      	cmp	r3, r2
 80070a6:	f000 80fa 	beq.w	800729e <HAL_RCCEx_PeriphCLKConfig+0x95a>
 80070aa:	687b      	ldr	r3, [r7, #4]
 80070ac:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 80070b0:	4a8f      	ldr	r2, [pc, #572]	; (80072f0 <HAL_RCCEx_PeriphCLKConfig+0x9ac>)
 80070b2:	4293      	cmp	r3, r2
 80070b4:	f000 80f3 	beq.w	800729e <HAL_RCCEx_PeriphCLKConfig+0x95a>
 80070b8:	687b      	ldr	r3, [r7, #4]
 80070ba:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 80070be:	4a8d      	ldr	r2, [pc, #564]	; (80072f4 <HAL_RCCEx_PeriphCLKConfig+0x9b0>)
 80070c0:	4293      	cmp	r3, r2
 80070c2:	f000 80ec 	beq.w	800729e <HAL_RCCEx_PeriphCLKConfig+0x95a>
 80070c6:	687b      	ldr	r3, [r7, #4]
 80070c8:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 80070cc:	4a8a      	ldr	r2, [pc, #552]	; (80072f8 <HAL_RCCEx_PeriphCLKConfig+0x9b4>)
 80070ce:	4293      	cmp	r3, r2
 80070d0:	f000 80e5 	beq.w	800729e <HAL_RCCEx_PeriphCLKConfig+0x95a>
 80070d4:	687b      	ldr	r3, [r7, #4]
 80070d6:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 80070da:	4a88      	ldr	r2, [pc, #544]	; (80072fc <HAL_RCCEx_PeriphCLKConfig+0x9b8>)
 80070dc:	4293      	cmp	r3, r2
 80070de:	f000 80de 	beq.w	800729e <HAL_RCCEx_PeriphCLKConfig+0x95a>
 80070e2:	687b      	ldr	r3, [r7, #4]
 80070e4:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 80070e8:	4a85      	ldr	r2, [pc, #532]	; (8007300 <HAL_RCCEx_PeriphCLKConfig+0x9bc>)
 80070ea:	4293      	cmp	r3, r2
 80070ec:	f000 80d7 	beq.w	800729e <HAL_RCCEx_PeriphCLKConfig+0x95a>
 80070f0:	687b      	ldr	r3, [r7, #4]
 80070f2:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 80070f6:	4a83      	ldr	r2, [pc, #524]	; (8007304 <HAL_RCCEx_PeriphCLKConfig+0x9c0>)
 80070f8:	4293      	cmp	r3, r2
 80070fa:	f000 80d0 	beq.w	800729e <HAL_RCCEx_PeriphCLKConfig+0x95a>
 80070fe:	687b      	ldr	r3, [r7, #4]
 8007100:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 8007104:	4a80      	ldr	r2, [pc, #512]	; (8007308 <HAL_RCCEx_PeriphCLKConfig+0x9c4>)
 8007106:	4293      	cmp	r3, r2
 8007108:	f000 80c9 	beq.w	800729e <HAL_RCCEx_PeriphCLKConfig+0x95a>
 800710c:	687b      	ldr	r3, [r7, #4]
 800710e:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 8007112:	4a7e      	ldr	r2, [pc, #504]	; (800730c <HAL_RCCEx_PeriphCLKConfig+0x9c8>)
 8007114:	4293      	cmp	r3, r2
 8007116:	f000 80c2 	beq.w	800729e <HAL_RCCEx_PeriphCLKConfig+0x95a>
 800711a:	687b      	ldr	r3, [r7, #4]
 800711c:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 8007120:	4a7b      	ldr	r2, [pc, #492]	; (8007310 <HAL_RCCEx_PeriphCLKConfig+0x9cc>)
 8007122:	4293      	cmp	r3, r2
 8007124:	f000 80bb 	beq.w	800729e <HAL_RCCEx_PeriphCLKConfig+0x95a>
 8007128:	687b      	ldr	r3, [r7, #4]
 800712a:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 800712e:	4a79      	ldr	r2, [pc, #484]	; (8007314 <HAL_RCCEx_PeriphCLKConfig+0x9d0>)
 8007130:	4293      	cmp	r3, r2
 8007132:	f000 80b4 	beq.w	800729e <HAL_RCCEx_PeriphCLKConfig+0x95a>
 8007136:	687b      	ldr	r3, [r7, #4]
 8007138:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 800713c:	4a76      	ldr	r2, [pc, #472]	; (8007318 <HAL_RCCEx_PeriphCLKConfig+0x9d4>)
 800713e:	4293      	cmp	r3, r2
 8007140:	f000 80ad 	beq.w	800729e <HAL_RCCEx_PeriphCLKConfig+0x95a>
 8007144:	687b      	ldr	r3, [r7, #4]
 8007146:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 800714a:	4a74      	ldr	r2, [pc, #464]	; (800731c <HAL_RCCEx_PeriphCLKConfig+0x9d8>)
 800714c:	4293      	cmp	r3, r2
 800714e:	f000 80a6 	beq.w	800729e <HAL_RCCEx_PeriphCLKConfig+0x95a>
 8007152:	687b      	ldr	r3, [r7, #4]
 8007154:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 8007158:	4a71      	ldr	r2, [pc, #452]	; (8007320 <HAL_RCCEx_PeriphCLKConfig+0x9dc>)
 800715a:	4293      	cmp	r3, r2
 800715c:	f000 809f 	beq.w	800729e <HAL_RCCEx_PeriphCLKConfig+0x95a>
 8007160:	687b      	ldr	r3, [r7, #4]
 8007162:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 8007166:	4a6f      	ldr	r2, [pc, #444]	; (8007324 <HAL_RCCEx_PeriphCLKConfig+0x9e0>)
 8007168:	4293      	cmp	r3, r2
 800716a:	f000 8098 	beq.w	800729e <HAL_RCCEx_PeriphCLKConfig+0x95a>
 800716e:	687b      	ldr	r3, [r7, #4]
 8007170:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 8007174:	4a6c      	ldr	r2, [pc, #432]	; (8007328 <HAL_RCCEx_PeriphCLKConfig+0x9e4>)
 8007176:	4293      	cmp	r3, r2
 8007178:	f000 8091 	beq.w	800729e <HAL_RCCEx_PeriphCLKConfig+0x95a>
 800717c:	687b      	ldr	r3, [r7, #4]
 800717e:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 8007182:	4a6a      	ldr	r2, [pc, #424]	; (800732c <HAL_RCCEx_PeriphCLKConfig+0x9e8>)
 8007184:	4293      	cmp	r3, r2
 8007186:	f000 808a 	beq.w	800729e <HAL_RCCEx_PeriphCLKConfig+0x95a>
 800718a:	687b      	ldr	r3, [r7, #4]
 800718c:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 8007190:	4a67      	ldr	r2, [pc, #412]	; (8007330 <HAL_RCCEx_PeriphCLKConfig+0x9ec>)
 8007192:	4293      	cmp	r3, r2
 8007194:	f000 8083 	beq.w	800729e <HAL_RCCEx_PeriphCLKConfig+0x95a>
 8007198:	687b      	ldr	r3, [r7, #4]
 800719a:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 800719e:	4a65      	ldr	r2, [pc, #404]	; (8007334 <HAL_RCCEx_PeriphCLKConfig+0x9f0>)
 80071a0:	4293      	cmp	r3, r2
 80071a2:	d07c      	beq.n	800729e <HAL_RCCEx_PeriphCLKConfig+0x95a>
 80071a4:	687b      	ldr	r3, [r7, #4]
 80071a6:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 80071aa:	4a63      	ldr	r2, [pc, #396]	; (8007338 <HAL_RCCEx_PeriphCLKConfig+0x9f4>)
 80071ac:	4293      	cmp	r3, r2
 80071ae:	d076      	beq.n	800729e <HAL_RCCEx_PeriphCLKConfig+0x95a>
 80071b0:	687b      	ldr	r3, [r7, #4]
 80071b2:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 80071b6:	4a61      	ldr	r2, [pc, #388]	; (800733c <HAL_RCCEx_PeriphCLKConfig+0x9f8>)
 80071b8:	4293      	cmp	r3, r2
 80071ba:	d070      	beq.n	800729e <HAL_RCCEx_PeriphCLKConfig+0x95a>
 80071bc:	687b      	ldr	r3, [r7, #4]
 80071be:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 80071c2:	4a5f      	ldr	r2, [pc, #380]	; (8007340 <HAL_RCCEx_PeriphCLKConfig+0x9fc>)
 80071c4:	4293      	cmp	r3, r2
 80071c6:	d06a      	beq.n	800729e <HAL_RCCEx_PeriphCLKConfig+0x95a>
 80071c8:	687b      	ldr	r3, [r7, #4]
 80071ca:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 80071ce:	4a5d      	ldr	r2, [pc, #372]	; (8007344 <HAL_RCCEx_PeriphCLKConfig+0xa00>)
 80071d0:	4293      	cmp	r3, r2
 80071d2:	d064      	beq.n	800729e <HAL_RCCEx_PeriphCLKConfig+0x95a>
 80071d4:	687b      	ldr	r3, [r7, #4]
 80071d6:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 80071da:	4a5b      	ldr	r2, [pc, #364]	; (8007348 <HAL_RCCEx_PeriphCLKConfig+0xa04>)
 80071dc:	4293      	cmp	r3, r2
 80071de:	d05e      	beq.n	800729e <HAL_RCCEx_PeriphCLKConfig+0x95a>
 80071e0:	687b      	ldr	r3, [r7, #4]
 80071e2:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 80071e6:	4a59      	ldr	r2, [pc, #356]	; (800734c <HAL_RCCEx_PeriphCLKConfig+0xa08>)
 80071e8:	4293      	cmp	r3, r2
 80071ea:	d058      	beq.n	800729e <HAL_RCCEx_PeriphCLKConfig+0x95a>
 80071ec:	687b      	ldr	r3, [r7, #4]
 80071ee:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 80071f2:	4a57      	ldr	r2, [pc, #348]	; (8007350 <HAL_RCCEx_PeriphCLKConfig+0xa0c>)
 80071f4:	4293      	cmp	r3, r2
 80071f6:	d052      	beq.n	800729e <HAL_RCCEx_PeriphCLKConfig+0x95a>
 80071f8:	687b      	ldr	r3, [r7, #4]
 80071fa:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 80071fe:	4a55      	ldr	r2, [pc, #340]	; (8007354 <HAL_RCCEx_PeriphCLKConfig+0xa10>)
 8007200:	4293      	cmp	r3, r2
 8007202:	d04c      	beq.n	800729e <HAL_RCCEx_PeriphCLKConfig+0x95a>
 8007204:	687b      	ldr	r3, [r7, #4]
 8007206:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 800720a:	4a53      	ldr	r2, [pc, #332]	; (8007358 <HAL_RCCEx_PeriphCLKConfig+0xa14>)
 800720c:	4293      	cmp	r3, r2
 800720e:	d046      	beq.n	800729e <HAL_RCCEx_PeriphCLKConfig+0x95a>
 8007210:	687b      	ldr	r3, [r7, #4]
 8007212:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 8007216:	4a51      	ldr	r2, [pc, #324]	; (800735c <HAL_RCCEx_PeriphCLKConfig+0xa18>)
 8007218:	4293      	cmp	r3, r2
 800721a:	d040      	beq.n	800729e <HAL_RCCEx_PeriphCLKConfig+0x95a>
 800721c:	687b      	ldr	r3, [r7, #4]
 800721e:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 8007222:	4a4f      	ldr	r2, [pc, #316]	; (8007360 <HAL_RCCEx_PeriphCLKConfig+0xa1c>)
 8007224:	4293      	cmp	r3, r2
 8007226:	d03a      	beq.n	800729e <HAL_RCCEx_PeriphCLKConfig+0x95a>
 8007228:	687b      	ldr	r3, [r7, #4]
 800722a:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 800722e:	4a4d      	ldr	r2, [pc, #308]	; (8007364 <HAL_RCCEx_PeriphCLKConfig+0xa20>)
 8007230:	4293      	cmp	r3, r2
 8007232:	d034      	beq.n	800729e <HAL_RCCEx_PeriphCLKConfig+0x95a>
 8007234:	687b      	ldr	r3, [r7, #4]
 8007236:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 800723a:	4a4b      	ldr	r2, [pc, #300]	; (8007368 <HAL_RCCEx_PeriphCLKConfig+0xa24>)
 800723c:	4293      	cmp	r3, r2
 800723e:	d02e      	beq.n	800729e <HAL_RCCEx_PeriphCLKConfig+0x95a>
 8007240:	687b      	ldr	r3, [r7, #4]
 8007242:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 8007246:	4a49      	ldr	r2, [pc, #292]	; (800736c <HAL_RCCEx_PeriphCLKConfig+0xa28>)
 8007248:	4293      	cmp	r3, r2
 800724a:	d028      	beq.n	800729e <HAL_RCCEx_PeriphCLKConfig+0x95a>
 800724c:	687b      	ldr	r3, [r7, #4]
 800724e:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 8007252:	4a47      	ldr	r2, [pc, #284]	; (8007370 <HAL_RCCEx_PeriphCLKConfig+0xa2c>)
 8007254:	4293      	cmp	r3, r2
 8007256:	d022      	beq.n	800729e <HAL_RCCEx_PeriphCLKConfig+0x95a>
 8007258:	687b      	ldr	r3, [r7, #4]
 800725a:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 800725e:	4a45      	ldr	r2, [pc, #276]	; (8007374 <HAL_RCCEx_PeriphCLKConfig+0xa30>)
 8007260:	4293      	cmp	r3, r2
 8007262:	d01c      	beq.n	800729e <HAL_RCCEx_PeriphCLKConfig+0x95a>
 8007264:	687b      	ldr	r3, [r7, #4]
 8007266:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 800726a:	4a43      	ldr	r2, [pc, #268]	; (8007378 <HAL_RCCEx_PeriphCLKConfig+0xa34>)
 800726c:	4293      	cmp	r3, r2
 800726e:	d016      	beq.n	800729e <HAL_RCCEx_PeriphCLKConfig+0x95a>
 8007270:	687b      	ldr	r3, [r7, #4]
 8007272:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 8007276:	4a41      	ldr	r2, [pc, #260]	; (800737c <HAL_RCCEx_PeriphCLKConfig+0xa38>)
 8007278:	4293      	cmp	r3, r2
 800727a:	d010      	beq.n	800729e <HAL_RCCEx_PeriphCLKConfig+0x95a>
 800727c:	687b      	ldr	r3, [r7, #4]
 800727e:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 8007282:	4a3f      	ldr	r2, [pc, #252]	; (8007380 <HAL_RCCEx_PeriphCLKConfig+0xa3c>)
 8007284:	4293      	cmp	r3, r2
 8007286:	d00a      	beq.n	800729e <HAL_RCCEx_PeriphCLKConfig+0x95a>
 8007288:	687b      	ldr	r3, [r7, #4]
 800728a:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 800728e:	4a3d      	ldr	r2, [pc, #244]	; (8007384 <HAL_RCCEx_PeriphCLKConfig+0xa40>)
 8007290:	4293      	cmp	r3, r2
 8007292:	d004      	beq.n	800729e <HAL_RCCEx_PeriphCLKConfig+0x95a>
 8007294:	f44f 712f 	mov.w	r1, #700	; 0x2bc
 8007298:	483b      	ldr	r0, [pc, #236]	; (8007388 <HAL_RCCEx_PeriphCLKConfig+0xa44>)
 800729a:	f7f9 ff45 	bl	8001128 <assert_failed>

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800729e:	4b3b      	ldr	r3, [pc, #236]	; (800738c <HAL_RCCEx_PeriphCLKConfig+0xa48>)
 80072a0:	681b      	ldr	r3, [r3, #0]
 80072a2:	4a3a      	ldr	r2, [pc, #232]	; (800738c <HAL_RCCEx_PeriphCLKConfig+0xa48>)
 80072a4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80072a8:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80072aa:	f7fa fb99 	bl	80019e0 <HAL_GetTick>
 80072ae:	6138      	str	r0, [r7, #16]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80072b0:	e06e      	b.n	8007390 <HAL_RCCEx_PeriphCLKConfig+0xa4c>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80072b2:	f7fa fb95 	bl	80019e0 <HAL_GetTick>
 80072b6:	4602      	mov	r2, r0
 80072b8:	693b      	ldr	r3, [r7, #16]
 80072ba:	1ad3      	subs	r3, r2, r3
 80072bc:	2b64      	cmp	r3, #100	; 0x64
 80072be:	d967      	bls.n	8007390 <HAL_RCCEx_PeriphCLKConfig+0xa4c>
      {
        ret = HAL_TIMEOUT;
 80072c0:	2303      	movs	r3, #3
 80072c2:	75fb      	strb	r3, [r7, #23]
        break;
 80072c4:	e06a      	b.n	800739c <HAL_RCCEx_PeriphCLKConfig+0xa58>
 80072c6:	bf00      	nop
 80072c8:	00010300 	.word	0x00010300
 80072cc:	00011300 	.word	0x00011300
 80072d0:	00012300 	.word	0x00012300
 80072d4:	00013300 	.word	0x00013300
 80072d8:	00014300 	.word	0x00014300
 80072dc:	00015300 	.word	0x00015300
 80072e0:	00016300 	.word	0x00016300
 80072e4:	00017300 	.word	0x00017300
 80072e8:	00018300 	.word	0x00018300
 80072ec:	00019300 	.word	0x00019300
 80072f0:	0001a300 	.word	0x0001a300
 80072f4:	0001b300 	.word	0x0001b300
 80072f8:	0001c300 	.word	0x0001c300
 80072fc:	0001d300 	.word	0x0001d300
 8007300:	0001e300 	.word	0x0001e300
 8007304:	0001f300 	.word	0x0001f300
 8007308:	00020300 	.word	0x00020300
 800730c:	00021300 	.word	0x00021300
 8007310:	00022300 	.word	0x00022300
 8007314:	00023300 	.word	0x00023300
 8007318:	00024300 	.word	0x00024300
 800731c:	00025300 	.word	0x00025300
 8007320:	00026300 	.word	0x00026300
 8007324:	00027300 	.word	0x00027300
 8007328:	00028300 	.word	0x00028300
 800732c:	00029300 	.word	0x00029300
 8007330:	0002a300 	.word	0x0002a300
 8007334:	0002b300 	.word	0x0002b300
 8007338:	0002c300 	.word	0x0002c300
 800733c:	0002d300 	.word	0x0002d300
 8007340:	0002e300 	.word	0x0002e300
 8007344:	0002f300 	.word	0x0002f300
 8007348:	00030300 	.word	0x00030300
 800734c:	00031300 	.word	0x00031300
 8007350:	00032300 	.word	0x00032300
 8007354:	00033300 	.word	0x00033300
 8007358:	00034300 	.word	0x00034300
 800735c:	00035300 	.word	0x00035300
 8007360:	00036300 	.word	0x00036300
 8007364:	00037300 	.word	0x00037300
 8007368:	00038300 	.word	0x00038300
 800736c:	00039300 	.word	0x00039300
 8007370:	0003a300 	.word	0x0003a300
 8007374:	0003b300 	.word	0x0003b300
 8007378:	0003c300 	.word	0x0003c300
 800737c:	0003d300 	.word	0x0003d300
 8007380:	0003e300 	.word	0x0003e300
 8007384:	0003f300 	.word	0x0003f300
 8007388:	08010c00 	.word	0x08010c00
 800738c:	58024800 	.word	0x58024800
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8007390:	4bb9      	ldr	r3, [pc, #740]	; (8007678 <HAL_RCCEx_PeriphCLKConfig+0xd34>)
 8007392:	681b      	ldr	r3, [r3, #0]
 8007394:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007398:	2b00      	cmp	r3, #0
 800739a:	d08a      	beq.n	80072b2 <HAL_RCCEx_PeriphCLKConfig+0x96e>
      }
    }

    if(ret == HAL_OK)
 800739c:	7dfb      	ldrb	r3, [r7, #23]
 800739e:	2b00      	cmp	r3, #0
 80073a0:	d166      	bne.n	8007470 <HAL_RCCEx_PeriphCLKConfig+0xb2c>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 80073a2:	4bb6      	ldr	r3, [pc, #728]	; (800767c <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 80073a4:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 80073a6:	687b      	ldr	r3, [r7, #4]
 80073a8:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 80073ac:	4053      	eors	r3, r2
 80073ae:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80073b2:	2b00      	cmp	r3, #0
 80073b4:	d013      	beq.n	80073de <HAL_RCCEx_PeriphCLKConfig+0xa9a>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80073b6:	4bb1      	ldr	r3, [pc, #708]	; (800767c <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 80073b8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80073ba:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80073be:	60fb      	str	r3, [r7, #12]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 80073c0:	4bae      	ldr	r3, [pc, #696]	; (800767c <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 80073c2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80073c4:	4aad      	ldr	r2, [pc, #692]	; (800767c <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 80073c6:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80073ca:	6713      	str	r3, [r2, #112]	; 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
 80073cc:	4bab      	ldr	r3, [pc, #684]	; (800767c <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 80073ce:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80073d0:	4aaa      	ldr	r2, [pc, #680]	; (800767c <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 80073d2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80073d6:	6713      	str	r3, [r2, #112]	; 0x70
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpreg;
 80073d8:	4aa8      	ldr	r2, [pc, #672]	; (800767c <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 80073da:	68fb      	ldr	r3, [r7, #12]
 80073dc:	6713      	str	r3, [r2, #112]	; 0x70
      }

      /* If LSE is selected as RTC clock source, wait for LSE reactivation */
      if(PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 80073de:	687b      	ldr	r3, [r7, #4]
 80073e0:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 80073e4:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80073e8:	d115      	bne.n	8007416 <HAL_RCCEx_PeriphCLKConfig+0xad2>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80073ea:	f7fa faf9 	bl	80019e0 <HAL_GetTick>
 80073ee:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80073f0:	e00b      	b.n	800740a <HAL_RCCEx_PeriphCLKConfig+0xac6>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80073f2:	f7fa faf5 	bl	80019e0 <HAL_GetTick>
 80073f6:	4602      	mov	r2, r0
 80073f8:	693b      	ldr	r3, [r7, #16]
 80073fa:	1ad3      	subs	r3, r2, r3
 80073fc:	f241 3288 	movw	r2, #5000	; 0x1388
 8007400:	4293      	cmp	r3, r2
 8007402:	d902      	bls.n	800740a <HAL_RCCEx_PeriphCLKConfig+0xac6>
          {
            ret = HAL_TIMEOUT;
 8007404:	2303      	movs	r3, #3
 8007406:	75fb      	strb	r3, [r7, #23]
            break;
 8007408:	e005      	b.n	8007416 <HAL_RCCEx_PeriphCLKConfig+0xad2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800740a:	4b9c      	ldr	r3, [pc, #624]	; (800767c <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800740c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800740e:	f003 0302 	and.w	r3, r3, #2
 8007412:	2b00      	cmp	r3, #0
 8007414:	d0ed      	beq.n	80073f2 <HAL_RCCEx_PeriphCLKConfig+0xaae>
          }
        }
      }

      if(ret == HAL_OK)
 8007416:	7dfb      	ldrb	r3, [r7, #23]
 8007418:	2b00      	cmp	r3, #0
 800741a:	d126      	bne.n	800746a <HAL_RCCEx_PeriphCLKConfig+0xb26>
      {
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800741c:	687b      	ldr	r3, [r7, #4]
 800741e:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 8007422:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8007426:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800742a:	d10d      	bne.n	8007448 <HAL_RCCEx_PeriphCLKConfig+0xb04>
 800742c:	4b93      	ldr	r3, [pc, #588]	; (800767c <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800742e:	691b      	ldr	r3, [r3, #16]
 8007430:	f423 527c 	bic.w	r2, r3, #16128	; 0x3f00
 8007434:	687b      	ldr	r3, [r7, #4]
 8007436:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 800743a:	0919      	lsrs	r1, r3, #4
 800743c:	4b90      	ldr	r3, [pc, #576]	; (8007680 <HAL_RCCEx_PeriphCLKConfig+0xd3c>)
 800743e:	400b      	ands	r3, r1
 8007440:	498e      	ldr	r1, [pc, #568]	; (800767c <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8007442:	4313      	orrs	r3, r2
 8007444:	610b      	str	r3, [r1, #16]
 8007446:	e005      	b.n	8007454 <HAL_RCCEx_PeriphCLKConfig+0xb10>
 8007448:	4b8c      	ldr	r3, [pc, #560]	; (800767c <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800744a:	691b      	ldr	r3, [r3, #16]
 800744c:	4a8b      	ldr	r2, [pc, #556]	; (800767c <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800744e:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
 8007452:	6113      	str	r3, [r2, #16]
 8007454:	4b89      	ldr	r3, [pc, #548]	; (800767c <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8007456:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8007458:	687b      	ldr	r3, [r7, #4]
 800745a:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 800745e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8007462:	4986      	ldr	r1, [pc, #536]	; (800767c <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8007464:	4313      	orrs	r3, r2
 8007466:	670b      	str	r3, [r1, #112]	; 0x70
 8007468:	e004      	b.n	8007474 <HAL_RCCEx_PeriphCLKConfig+0xb30>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800746a:	7dfb      	ldrb	r3, [r7, #23]
 800746c:	75bb      	strb	r3, [r7, #22]
 800746e:	e001      	b.n	8007474 <HAL_RCCEx_PeriphCLKConfig+0xb30>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007470:	7dfb      	ldrb	r3, [r7, #23]
 8007472:	75bb      	strb	r3, [r7, #22]
    }
  }


  /*-------------------------- USART1/6 configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 8007474:	687b      	ldr	r3, [r7, #4]
 8007476:	681b      	ldr	r3, [r3, #0]
 8007478:	f003 0301 	and.w	r3, r3, #1
 800747c:	2b00      	cmp	r3, #0
 800747e:	d07e      	beq.n	800757e <HAL_RCCEx_PeriphCLKConfig+0xc3a>
  {
    switch(PeriphClkInit->Usart16ClockSelection)
 8007480:	687b      	ldr	r3, [r7, #4]
 8007482:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8007484:	2b28      	cmp	r3, #40	; 0x28
 8007486:	d867      	bhi.n	8007558 <HAL_RCCEx_PeriphCLKConfig+0xc14>
 8007488:	a201      	add	r2, pc, #4	; (adr r2, 8007490 <HAL_RCCEx_PeriphCLKConfig+0xb4c>)
 800748a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800748e:	bf00      	nop
 8007490:	0800755f 	.word	0x0800755f
 8007494:	08007559 	.word	0x08007559
 8007498:	08007559 	.word	0x08007559
 800749c:	08007559 	.word	0x08007559
 80074a0:	08007559 	.word	0x08007559
 80074a4:	08007559 	.word	0x08007559
 80074a8:	08007559 	.word	0x08007559
 80074ac:	08007559 	.word	0x08007559
 80074b0:	08007535 	.word	0x08007535
 80074b4:	08007559 	.word	0x08007559
 80074b8:	08007559 	.word	0x08007559
 80074bc:	08007559 	.word	0x08007559
 80074c0:	08007559 	.word	0x08007559
 80074c4:	08007559 	.word	0x08007559
 80074c8:	08007559 	.word	0x08007559
 80074cc:	08007559 	.word	0x08007559
 80074d0:	08007547 	.word	0x08007547
 80074d4:	08007559 	.word	0x08007559
 80074d8:	08007559 	.word	0x08007559
 80074dc:	08007559 	.word	0x08007559
 80074e0:	08007559 	.word	0x08007559
 80074e4:	08007559 	.word	0x08007559
 80074e8:	08007559 	.word	0x08007559
 80074ec:	08007559 	.word	0x08007559
 80074f0:	0800755f 	.word	0x0800755f
 80074f4:	08007559 	.word	0x08007559
 80074f8:	08007559 	.word	0x08007559
 80074fc:	08007559 	.word	0x08007559
 8007500:	08007559 	.word	0x08007559
 8007504:	08007559 	.word	0x08007559
 8007508:	08007559 	.word	0x08007559
 800750c:	08007559 	.word	0x08007559
 8007510:	0800755f 	.word	0x0800755f
 8007514:	08007559 	.word	0x08007559
 8007518:	08007559 	.word	0x08007559
 800751c:	08007559 	.word	0x08007559
 8007520:	08007559 	.word	0x08007559
 8007524:	08007559 	.word	0x08007559
 8007528:	08007559 	.word	0x08007559
 800752c:	08007559 	.word	0x08007559
 8007530:	0800755f 	.word	0x0800755f
    case RCC_USART16CLKSOURCE_D2PCLK2: /* D2PCLK2 as clock source for USART1/6 */
      /* USART1/6 clock source configuration done later after clock selection check */
      break;

    case RCC_USART16CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART1/6 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 8007534:	687b      	ldr	r3, [r7, #4]
 8007536:	3304      	adds	r3, #4
 8007538:	2101      	movs	r1, #1
 800753a:	4618      	mov	r0, r3
 800753c:	f000 fe6e 	bl	800821c <RCCEx_PLL2_Config>
 8007540:	4603      	mov	r3, r0
 8007542:	75fb      	strb	r3, [r7, #23]
      /* USART1/6 clock source configuration done later after clock selection check */
      break;
 8007544:	e00c      	b.n	8007560 <HAL_RCCEx_PeriphCLKConfig+0xc1c>

    case RCC_USART16CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART1/6 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 8007546:	687b      	ldr	r3, [r7, #4]
 8007548:	3324      	adds	r3, #36	; 0x24
 800754a:	2101      	movs	r1, #1
 800754c:	4618      	mov	r0, r3
 800754e:	f000 ff87 	bl	8008460 <RCCEx_PLL3_Config>
 8007552:	4603      	mov	r3, r0
 8007554:	75fb      	strb	r3, [r7, #23]
      /* USART1/6 clock source configuration done later after clock selection check */
      break;
 8007556:	e003      	b.n	8007560 <HAL_RCCEx_PeriphCLKConfig+0xc1c>
      /* LSE,  oscillator is used as source of USART1/6 clock */
      /* USART1/6 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8007558:	2301      	movs	r3, #1
 800755a:	75fb      	strb	r3, [r7, #23]
      break;
 800755c:	e000      	b.n	8007560 <HAL_RCCEx_PeriphCLKConfig+0xc1c>
      break;
 800755e:	bf00      	nop
    }

    if(ret == HAL_OK)
 8007560:	7dfb      	ldrb	r3, [r7, #23]
 8007562:	2b00      	cmp	r3, #0
 8007564:	d109      	bne.n	800757a <HAL_RCCEx_PeriphCLKConfig+0xc36>
    {
      /* Set the source of USART1/6 clock */
      __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 8007566:	4b45      	ldr	r3, [pc, #276]	; (800767c <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8007568:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800756a:	f023 0238 	bic.w	r2, r3, #56	; 0x38
 800756e:	687b      	ldr	r3, [r7, #4]
 8007570:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8007572:	4942      	ldr	r1, [pc, #264]	; (800767c <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8007574:	4313      	orrs	r3, r2
 8007576:	654b      	str	r3, [r1, #84]	; 0x54
 8007578:	e001      	b.n	800757e <HAL_RCCEx_PeriphCLKConfig+0xc3a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800757a:	7dfb      	ldrb	r3, [r7, #23]
 800757c:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*-------------------------- USART2/3/4/5/7/8 Configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 800757e:	687b      	ldr	r3, [r7, #4]
 8007580:	681b      	ldr	r3, [r3, #0]
 8007582:	f003 0302 	and.w	r3, r3, #2
 8007586:	2b00      	cmp	r3, #0
 8007588:	d037      	beq.n	80075fa <HAL_RCCEx_PeriphCLKConfig+0xcb6>
  {
    switch(PeriphClkInit->Usart234578ClockSelection)
 800758a:	687b      	ldr	r3, [r7, #4]
 800758c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800758e:	2b05      	cmp	r3, #5
 8007590:	d820      	bhi.n	80075d4 <HAL_RCCEx_PeriphCLKConfig+0xc90>
 8007592:	a201      	add	r2, pc, #4	; (adr r2, 8007598 <HAL_RCCEx_PeriphCLKConfig+0xc54>)
 8007594:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007598:	080075db 	.word	0x080075db
 800759c:	080075b1 	.word	0x080075b1
 80075a0:	080075c3 	.word	0x080075c3
 80075a4:	080075db 	.word	0x080075db
 80075a8:	080075db 	.word	0x080075db
 80075ac:	080075db 	.word	0x080075db
    case RCC_USART234578CLKSOURCE_D2PCLK1: /* D2PCLK1 as clock source for USART2/3/4/5/7/8 */
      /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
      break;

    case RCC_USART234578CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART2/3/4/5/7/8 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 80075b0:	687b      	ldr	r3, [r7, #4]
 80075b2:	3304      	adds	r3, #4
 80075b4:	2101      	movs	r1, #1
 80075b6:	4618      	mov	r0, r3
 80075b8:	f000 fe30 	bl	800821c <RCCEx_PLL2_Config>
 80075bc:	4603      	mov	r3, r0
 80075be:	75fb      	strb	r3, [r7, #23]
      /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
      break;
 80075c0:	e00c      	b.n	80075dc <HAL_RCCEx_PeriphCLKConfig+0xc98>

    case RCC_USART234578CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART2/3/4/5/7/8 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 80075c2:	687b      	ldr	r3, [r7, #4]
 80075c4:	3324      	adds	r3, #36	; 0x24
 80075c6:	2101      	movs	r1, #1
 80075c8:	4618      	mov	r0, r3
 80075ca:	f000 ff49 	bl	8008460 <RCCEx_PLL3_Config>
 80075ce:	4603      	mov	r3, r0
 80075d0:	75fb      	strb	r3, [r7, #23]
      /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
      break;
 80075d2:	e003      	b.n	80075dc <HAL_RCCEx_PeriphCLKConfig+0xc98>
      /* LSE,  oscillator is used as source of USART2/3/4/5/7/8 clock */
      /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80075d4:	2301      	movs	r3, #1
 80075d6:	75fb      	strb	r3, [r7, #23]
      break;
 80075d8:	e000      	b.n	80075dc <HAL_RCCEx_PeriphCLKConfig+0xc98>
      break;
 80075da:	bf00      	nop
    }

    if(ret == HAL_OK)
 80075dc:	7dfb      	ldrb	r3, [r7, #23]
 80075de:	2b00      	cmp	r3, #0
 80075e0:	d109      	bne.n	80075f6 <HAL_RCCEx_PeriphCLKConfig+0xcb2>
    {
      /* Set the source of USART2/3/4/5/7/8 clock */
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 80075e2:	4b26      	ldr	r3, [pc, #152]	; (800767c <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 80075e4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80075e6:	f023 0207 	bic.w	r2, r3, #7
 80075ea:	687b      	ldr	r3, [r7, #4]
 80075ec:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80075ee:	4923      	ldr	r1, [pc, #140]	; (800767c <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 80075f0:	4313      	orrs	r3, r2
 80075f2:	654b      	str	r3, [r1, #84]	; 0x54
 80075f4:	e001      	b.n	80075fa <HAL_RCCEx_PeriphCLKConfig+0xcb6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80075f6:	7dfb      	ldrb	r3, [r7, #23]
 80075f8:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*-------------------------- LPUART1 Configuration -------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80075fa:	687b      	ldr	r3, [r7, #4]
 80075fc:	681b      	ldr	r3, [r3, #0]
 80075fe:	f003 0304 	and.w	r3, r3, #4
 8007602:	2b00      	cmp	r3, #0
 8007604:	d040      	beq.n	8007688 <HAL_RCCEx_PeriphCLKConfig+0xd44>
  {
    switch(PeriphClkInit->Lpuart1ClockSelection)
 8007606:	687b      	ldr	r3, [r7, #4]
 8007608:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800760c:	2b05      	cmp	r3, #5
 800760e:	d821      	bhi.n	8007654 <HAL_RCCEx_PeriphCLKConfig+0xd10>
 8007610:	a201      	add	r2, pc, #4	; (adr r2, 8007618 <HAL_RCCEx_PeriphCLKConfig+0xcd4>)
 8007612:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007616:	bf00      	nop
 8007618:	0800765b 	.word	0x0800765b
 800761c:	08007631 	.word	0x08007631
 8007620:	08007643 	.word	0x08007643
 8007624:	0800765b 	.word	0x0800765b
 8007628:	0800765b 	.word	0x0800765b
 800762c:	0800765b 	.word	0x0800765b
    case RCC_LPUART1CLKSOURCE_D3PCLK1: /* D3PCLK1 as clock source for LPUART1 */
      /* LPUART1 clock source configuration done later after clock selection check */
      break;

    case RCC_LPUART1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPUART1 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 8007630:	687b      	ldr	r3, [r7, #4]
 8007632:	3304      	adds	r3, #4
 8007634:	2101      	movs	r1, #1
 8007636:	4618      	mov	r0, r3
 8007638:	f000 fdf0 	bl	800821c <RCCEx_PLL2_Config>
 800763c:	4603      	mov	r3, r0
 800763e:	75fb      	strb	r3, [r7, #23]
      /* LPUART1 clock source configuration done later after clock selection check */
      break;
 8007640:	e00c      	b.n	800765c <HAL_RCCEx_PeriphCLKConfig+0xd18>

    case RCC_LPUART1CLKSOURCE_PLL3: /* PLL3 is used as clock source for LPUART1 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 8007642:	687b      	ldr	r3, [r7, #4]
 8007644:	3324      	adds	r3, #36	; 0x24
 8007646:	2101      	movs	r1, #1
 8007648:	4618      	mov	r0, r3
 800764a:	f000 ff09 	bl	8008460 <RCCEx_PLL3_Config>
 800764e:	4603      	mov	r3, r0
 8007650:	75fb      	strb	r3, [r7, #23]
      /* LPUART1 clock source configuration done later after clock selection check */
      break;
 8007652:	e003      	b.n	800765c <HAL_RCCEx_PeriphCLKConfig+0xd18>
      /* LSE,  oscillator is used as source of LPUART1 clock */
      /* LPUART1 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8007654:	2301      	movs	r3, #1
 8007656:	75fb      	strb	r3, [r7, #23]
      break;
 8007658:	e000      	b.n	800765c <HAL_RCCEx_PeriphCLKConfig+0xd18>
      break;
 800765a:	bf00      	nop
    }

    if(ret == HAL_OK)
 800765c:	7dfb      	ldrb	r3, [r7, #23]
 800765e:	2b00      	cmp	r3, #0
 8007660:	d110      	bne.n	8007684 <HAL_RCCEx_PeriphCLKConfig+0xd40>
    {
      /* Set the source of LPUART1 clock */
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8007662:	4b06      	ldr	r3, [pc, #24]	; (800767c <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8007664:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007666:	f023 0207 	bic.w	r2, r3, #7
 800766a:	687b      	ldr	r3, [r7, #4]
 800766c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007670:	4902      	ldr	r1, [pc, #8]	; (800767c <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8007672:	4313      	orrs	r3, r2
 8007674:	658b      	str	r3, [r1, #88]	; 0x58
 8007676:	e007      	b.n	8007688 <HAL_RCCEx_PeriphCLKConfig+0xd44>
 8007678:	58024800 	.word	0x58024800
 800767c:	58024400 	.word	0x58024400
 8007680:	00ffffcf 	.word	0x00ffffcf
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007684:	7dfb      	ldrb	r3, [r7, #23]
 8007686:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- LPTIM1 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8007688:	687b      	ldr	r3, [r7, #4]
 800768a:	681b      	ldr	r3, [r3, #0]
 800768c:	f003 0320 	and.w	r3, r3, #32
 8007690:	2b00      	cmp	r3, #0
 8007692:	d044      	beq.n	800771e <HAL_RCCEx_PeriphCLKConfig+0xdda>
  {
    switch(PeriphClkInit->Lptim1ClockSelection)
 8007694:	687b      	ldr	r3, [r7, #4]
 8007696:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800769a:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800769e:	d01b      	beq.n	80076d8 <HAL_RCCEx_PeriphCLKConfig+0xd94>
 80076a0:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80076a4:	d805      	bhi.n	80076b2 <HAL_RCCEx_PeriphCLKConfig+0xd6e>
 80076a6:	2b00      	cmp	r3, #0
 80076a8:	d022      	beq.n	80076f0 <HAL_RCCEx_PeriphCLKConfig+0xdac>
 80076aa:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80076ae:	d00a      	beq.n	80076c6 <HAL_RCCEx_PeriphCLKConfig+0xd82>
 80076b0:	e01b      	b.n	80076ea <HAL_RCCEx_PeriphCLKConfig+0xda6>
 80076b2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80076b6:	d01d      	beq.n	80076f4 <HAL_RCCEx_PeriphCLKConfig+0xdb0>
 80076b8:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80076bc:	d01c      	beq.n	80076f8 <HAL_RCCEx_PeriphCLKConfig+0xdb4>
 80076be:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 80076c2:	d01b      	beq.n	80076fc <HAL_RCCEx_PeriphCLKConfig+0xdb8>
 80076c4:	e011      	b.n	80076ea <HAL_RCCEx_PeriphCLKConfig+0xda6>
      /* LPTIM1 clock source configuration done later after clock selection check */
      break;

    case RCC_LPTIM1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM1*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 80076c6:	687b      	ldr	r3, [r7, #4]
 80076c8:	3304      	adds	r3, #4
 80076ca:	2100      	movs	r1, #0
 80076cc:	4618      	mov	r0, r3
 80076ce:	f000 fda5 	bl	800821c <RCCEx_PLL2_Config>
 80076d2:	4603      	mov	r3, r0
 80076d4:	75fb      	strb	r3, [r7, #23]

      /* LPTIM1 clock source configuration done later after clock selection check */
      break;
 80076d6:	e012      	b.n	80076fe <HAL_RCCEx_PeriphCLKConfig+0xdba>

    case RCC_LPTIM1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM1*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 80076d8:	687b      	ldr	r3, [r7, #4]
 80076da:	3324      	adds	r3, #36	; 0x24
 80076dc:	2102      	movs	r1, #2
 80076de:	4618      	mov	r0, r3
 80076e0:	f000 febe 	bl	8008460 <RCCEx_PLL3_Config>
 80076e4:	4603      	mov	r3, r0
 80076e6:	75fb      	strb	r3, [r7, #23]

      /* LPTIM1 clock source configuration done later after clock selection check */
      break;
 80076e8:	e009      	b.n	80076fe <HAL_RCCEx_PeriphCLKConfig+0xdba>
      /* HSI, HSE, or CSI oscillator is used as source of LPTIM1 clock */
      /* LPTIM1 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80076ea:	2301      	movs	r3, #1
 80076ec:	75fb      	strb	r3, [r7, #23]
      break;
 80076ee:	e006      	b.n	80076fe <HAL_RCCEx_PeriphCLKConfig+0xdba>
      break;
 80076f0:	bf00      	nop
 80076f2:	e004      	b.n	80076fe <HAL_RCCEx_PeriphCLKConfig+0xdba>
      break;
 80076f4:	bf00      	nop
 80076f6:	e002      	b.n	80076fe <HAL_RCCEx_PeriphCLKConfig+0xdba>
      break;
 80076f8:	bf00      	nop
 80076fa:	e000      	b.n	80076fe <HAL_RCCEx_PeriphCLKConfig+0xdba>
      break;
 80076fc:	bf00      	nop
    }

    if(ret == HAL_OK)
 80076fe:	7dfb      	ldrb	r3, [r7, #23]
 8007700:	2b00      	cmp	r3, #0
 8007702:	d10a      	bne.n	800771a <HAL_RCCEx_PeriphCLKConfig+0xdd6>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8007704:	4bb7      	ldr	r3, [pc, #732]	; (80079e4 <HAL_RCCEx_PeriphCLKConfig+0x10a0>)
 8007706:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007708:	f023 42e0 	bic.w	r2, r3, #1879048192	; 0x70000000
 800770c:	687b      	ldr	r3, [r7, #4]
 800770e:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8007712:	49b4      	ldr	r1, [pc, #720]	; (80079e4 <HAL_RCCEx_PeriphCLKConfig+0x10a0>)
 8007714:	4313      	orrs	r3, r2
 8007716:	654b      	str	r3, [r1, #84]	; 0x54
 8007718:	e001      	b.n	800771e <HAL_RCCEx_PeriphCLKConfig+0xdda>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800771a:	7dfb      	ldrb	r3, [r7, #23]
 800771c:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- LPTIM2 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 800771e:	687b      	ldr	r3, [r7, #4]
 8007720:	681b      	ldr	r3, [r3, #0]
 8007722:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007726:	2b00      	cmp	r3, #0
 8007728:	d044      	beq.n	80077b4 <HAL_RCCEx_PeriphCLKConfig+0xe70>
  {
    switch(PeriphClkInit->Lptim2ClockSelection)
 800772a:	687b      	ldr	r3, [r7, #4]
 800772c:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8007730:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8007734:	d01b      	beq.n	800776e <HAL_RCCEx_PeriphCLKConfig+0xe2a>
 8007736:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800773a:	d805      	bhi.n	8007748 <HAL_RCCEx_PeriphCLKConfig+0xe04>
 800773c:	2b00      	cmp	r3, #0
 800773e:	d022      	beq.n	8007786 <HAL_RCCEx_PeriphCLKConfig+0xe42>
 8007740:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8007744:	d00a      	beq.n	800775c <HAL_RCCEx_PeriphCLKConfig+0xe18>
 8007746:	e01b      	b.n	8007780 <HAL_RCCEx_PeriphCLKConfig+0xe3c>
 8007748:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800774c:	d01d      	beq.n	800778a <HAL_RCCEx_PeriphCLKConfig+0xe46>
 800774e:	f5b3 5fa0 	cmp.w	r3, #5120	; 0x1400
 8007752:	d01c      	beq.n	800778e <HAL_RCCEx_PeriphCLKConfig+0xe4a>
 8007754:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8007758:	d01b      	beq.n	8007792 <HAL_RCCEx_PeriphCLKConfig+0xe4e>
 800775a:	e011      	b.n	8007780 <HAL_RCCEx_PeriphCLKConfig+0xe3c>
      /* LPTIM2 clock source configuration done later after clock selection check */
      break;

    case RCC_LPTIM2CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM2*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 800775c:	687b      	ldr	r3, [r7, #4]
 800775e:	3304      	adds	r3, #4
 8007760:	2100      	movs	r1, #0
 8007762:	4618      	mov	r0, r3
 8007764:	f000 fd5a 	bl	800821c <RCCEx_PLL2_Config>
 8007768:	4603      	mov	r3, r0
 800776a:	75fb      	strb	r3, [r7, #23]

      /* LPTIM2 clock source configuration done later after clock selection check */
      break;
 800776c:	e012      	b.n	8007794 <HAL_RCCEx_PeriphCLKConfig+0xe50>

    case RCC_LPTIM2CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM2*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 800776e:	687b      	ldr	r3, [r7, #4]
 8007770:	3324      	adds	r3, #36	; 0x24
 8007772:	2102      	movs	r1, #2
 8007774:	4618      	mov	r0, r3
 8007776:	f000 fe73 	bl	8008460 <RCCEx_PLL3_Config>
 800777a:	4603      	mov	r3, r0
 800777c:	75fb      	strb	r3, [r7, #23]

      /* LPTIM2 clock source configuration done later after clock selection check */
      break;
 800777e:	e009      	b.n	8007794 <HAL_RCCEx_PeriphCLKConfig+0xe50>
      /* HSI, HSE, or CSI oscillator is used as source of LPTIM2 clock */
      /* LPTIM2 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8007780:	2301      	movs	r3, #1
 8007782:	75fb      	strb	r3, [r7, #23]
      break;
 8007784:	e006      	b.n	8007794 <HAL_RCCEx_PeriphCLKConfig+0xe50>
      break;
 8007786:	bf00      	nop
 8007788:	e004      	b.n	8007794 <HAL_RCCEx_PeriphCLKConfig+0xe50>
      break;
 800778a:	bf00      	nop
 800778c:	e002      	b.n	8007794 <HAL_RCCEx_PeriphCLKConfig+0xe50>
      break;
 800778e:	bf00      	nop
 8007790:	e000      	b.n	8007794 <HAL_RCCEx_PeriphCLKConfig+0xe50>
      break;
 8007792:	bf00      	nop
    }

    if(ret == HAL_OK)
 8007794:	7dfb      	ldrb	r3, [r7, #23]
 8007796:	2b00      	cmp	r3, #0
 8007798:	d10a      	bne.n	80077b0 <HAL_RCCEx_PeriphCLKConfig+0xe6c>
    {
      /* Set the source of LPTIM2 clock*/
      __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 800779a:	4b92      	ldr	r3, [pc, #584]	; (80079e4 <HAL_RCCEx_PeriphCLKConfig+0x10a0>)
 800779c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800779e:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 80077a2:	687b      	ldr	r3, [r7, #4]
 80077a4:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80077a8:	498e      	ldr	r1, [pc, #568]	; (80079e4 <HAL_RCCEx_PeriphCLKConfig+0x10a0>)
 80077aa:	4313      	orrs	r3, r2
 80077ac:	658b      	str	r3, [r1, #88]	; 0x58
 80077ae:	e001      	b.n	80077b4 <HAL_RCCEx_PeriphCLKConfig+0xe70>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80077b0:	7dfb      	ldrb	r3, [r7, #23]
 80077b2:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- LPTIM345 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 80077b4:	687b      	ldr	r3, [r7, #4]
 80077b6:	681b      	ldr	r3, [r3, #0]
 80077b8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80077bc:	2b00      	cmp	r3, #0
 80077be:	d044      	beq.n	800784a <HAL_RCCEx_PeriphCLKConfig+0xf06>
  {
    switch(PeriphClkInit->Lptim345ClockSelection)
 80077c0:	687b      	ldr	r3, [r7, #4]
 80077c2:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 80077c6:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80077ca:	d01b      	beq.n	8007804 <HAL_RCCEx_PeriphCLKConfig+0xec0>
 80077cc:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80077d0:	d805      	bhi.n	80077de <HAL_RCCEx_PeriphCLKConfig+0xe9a>
 80077d2:	2b00      	cmp	r3, #0
 80077d4:	d022      	beq.n	800781c <HAL_RCCEx_PeriphCLKConfig+0xed8>
 80077d6:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80077da:	d00a      	beq.n	80077f2 <HAL_RCCEx_PeriphCLKConfig+0xeae>
 80077dc:	e01b      	b.n	8007816 <HAL_RCCEx_PeriphCLKConfig+0xed2>
 80077de:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80077e2:	d01d      	beq.n	8007820 <HAL_RCCEx_PeriphCLKConfig+0xedc>
 80077e4:	f5b3 4f20 	cmp.w	r3, #40960	; 0xa000
 80077e8:	d01c      	beq.n	8007824 <HAL_RCCEx_PeriphCLKConfig+0xee0>
 80077ea:	f5b3 4fc0 	cmp.w	r3, #24576	; 0x6000
 80077ee:	d01b      	beq.n	8007828 <HAL_RCCEx_PeriphCLKConfig+0xee4>
 80077f0:	e011      	b.n	8007816 <HAL_RCCEx_PeriphCLKConfig+0xed2>
    case RCC_LPTIM345CLKSOURCE_D3PCLK1:      /* D3PCLK1 as clock source for LPTIM3/4/5 */
      /* LPTIM3/4/5 clock source configuration done later after clock selection check */
      break;

    case RCC_LPTIM345CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM3/4/5 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 80077f2:	687b      	ldr	r3, [r7, #4]
 80077f4:	3304      	adds	r3, #4
 80077f6:	2100      	movs	r1, #0
 80077f8:	4618      	mov	r0, r3
 80077fa:	f000 fd0f 	bl	800821c <RCCEx_PLL2_Config>
 80077fe:	4603      	mov	r3, r0
 8007800:	75fb      	strb	r3, [r7, #23]

      /* LPTIM3/4/5 clock source configuration done later after clock selection check */
      break;
 8007802:	e012      	b.n	800782a <HAL_RCCEx_PeriphCLKConfig+0xee6>

    case RCC_LPTIM345CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM3/4/5 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 8007804:	687b      	ldr	r3, [r7, #4]
 8007806:	3324      	adds	r3, #36	; 0x24
 8007808:	2102      	movs	r1, #2
 800780a:	4618      	mov	r0, r3
 800780c:	f000 fe28 	bl	8008460 <RCCEx_PLL3_Config>
 8007810:	4603      	mov	r3, r0
 8007812:	75fb      	strb	r3, [r7, #23]

      /* LPTIM3/4/5 clock source configuration done later after clock selection check */
      break;
 8007814:	e009      	b.n	800782a <HAL_RCCEx_PeriphCLKConfig+0xee6>
      /* HSI, HSE, or CSI oscillator is used as source of LPTIM3/4/5 clock */
      /* LPTIM3/4/5 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8007816:	2301      	movs	r3, #1
 8007818:	75fb      	strb	r3, [r7, #23]
      break;
 800781a:	e006      	b.n	800782a <HAL_RCCEx_PeriphCLKConfig+0xee6>
      break;
 800781c:	bf00      	nop
 800781e:	e004      	b.n	800782a <HAL_RCCEx_PeriphCLKConfig+0xee6>
      break;
 8007820:	bf00      	nop
 8007822:	e002      	b.n	800782a <HAL_RCCEx_PeriphCLKConfig+0xee6>
      break;
 8007824:	bf00      	nop
 8007826:	e000      	b.n	800782a <HAL_RCCEx_PeriphCLKConfig+0xee6>
      break;
 8007828:	bf00      	nop
    }

    if(ret == HAL_OK)
 800782a:	7dfb      	ldrb	r3, [r7, #23]
 800782c:	2b00      	cmp	r3, #0
 800782e:	d10a      	bne.n	8007846 <HAL_RCCEx_PeriphCLKConfig+0xf02>
    {
      /* Set the source of LPTIM3/4/5 clock */
      __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
 8007830:	4b6c      	ldr	r3, [pc, #432]	; (80079e4 <HAL_RCCEx_PeriphCLKConfig+0x10a0>)
 8007832:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007834:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8007838:	687b      	ldr	r3, [r7, #4]
 800783a:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 800783e:	4969      	ldr	r1, [pc, #420]	; (80079e4 <HAL_RCCEx_PeriphCLKConfig+0x10a0>)
 8007840:	4313      	orrs	r3, r2
 8007842:	658b      	str	r3, [r1, #88]	; 0x58
 8007844:	e001      	b.n	800784a <HAL_RCCEx_PeriphCLKConfig+0xf06>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007846:	7dfb      	ldrb	r3, [r7, #23]
 8007848:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*------------------------------ I2C1/2/3 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C123) == RCC_PERIPHCLK_I2C123)
 800784a:	687b      	ldr	r3, [r7, #4]
 800784c:	681b      	ldr	r3, [r3, #0]
 800784e:	f003 0308 	and.w	r3, r3, #8
 8007852:	2b00      	cmp	r3, #0
 8007854:	d037      	beq.n	80078c6 <HAL_RCCEx_PeriphCLKConfig+0xf82>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C123CLKSOURCE(PeriphClkInit->I2c123ClockSelection));
 8007856:	687b      	ldr	r3, [r7, #4]
 8007858:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800785c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007860:	d015      	beq.n	800788e <HAL_RCCEx_PeriphCLKConfig+0xf4a>
 8007862:	687b      	ldr	r3, [r7, #4]
 8007864:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8007868:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800786c:	d00f      	beq.n	800788e <HAL_RCCEx_PeriphCLKConfig+0xf4a>
 800786e:	687b      	ldr	r3, [r7, #4]
 8007870:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8007874:	2b00      	cmp	r3, #0
 8007876:	d00a      	beq.n	800788e <HAL_RCCEx_PeriphCLKConfig+0xf4a>
 8007878:	687b      	ldr	r3, [r7, #4]
 800787a:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800787e:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 8007882:	d004      	beq.n	800788e <HAL_RCCEx_PeriphCLKConfig+0xf4a>
 8007884:	f240 413a 	movw	r1, #1082	; 0x43a
 8007888:	4857      	ldr	r0, [pc, #348]	; (80079e8 <HAL_RCCEx_PeriphCLKConfig+0x10a4>)
 800788a:	f7f9 fc4d 	bl	8001128 <assert_failed>

    if ((PeriphClkInit->I2c123ClockSelection )== RCC_I2C123CLKSOURCE_PLL3 )
 800788e:	687b      	ldr	r3, [r7, #4]
 8007890:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8007894:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007898:	d10b      	bne.n	80078b2 <HAL_RCCEx_PeriphCLKConfig+0xf6e>
    {
        if(RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE)!= HAL_OK)
 800789a:	687b      	ldr	r3, [r7, #4]
 800789c:	3324      	adds	r3, #36	; 0x24
 800789e:	2102      	movs	r1, #2
 80078a0:	4618      	mov	r0, r3
 80078a2:	f000 fddd 	bl	8008460 <RCCEx_PLL3_Config>
 80078a6:	4603      	mov	r3, r0
 80078a8:	2b00      	cmp	r3, #0
 80078aa:	d00c      	beq.n	80078c6 <HAL_RCCEx_PeriphCLKConfig+0xf82>
        {
          status = HAL_ERROR;
 80078ac:	2301      	movs	r3, #1
 80078ae:	75bb      	strb	r3, [r7, #22]
 80078b0:	e009      	b.n	80078c6 <HAL_RCCEx_PeriphCLKConfig+0xf82>
        }
    }

    else
    {
      __HAL_RCC_I2C123_CONFIG(PeriphClkInit->I2c123ClockSelection);
 80078b2:	4b4c      	ldr	r3, [pc, #304]	; (80079e4 <HAL_RCCEx_PeriphCLKConfig+0x10a0>)
 80078b4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80078b6:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 80078ba:	687b      	ldr	r3, [r7, #4]
 80078bc:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80078c0:	4948      	ldr	r1, [pc, #288]	; (80079e4 <HAL_RCCEx_PeriphCLKConfig+0x10a0>)
 80078c2:	4313      	orrs	r3, r2
 80078c4:	654b      	str	r3, [r1, #84]	; 0x54
    }

  }

  /*------------------------------ I2C4 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 80078c6:	687b      	ldr	r3, [r7, #4]
 80078c8:	681b      	ldr	r3, [r3, #0]
 80078ca:	f003 0310 	and.w	r3, r3, #16
 80078ce:	2b00      	cmp	r3, #0
 80078d0:	d037      	beq.n	8007942 <HAL_RCCEx_PeriphCLKConfig+0xffe>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));
 80078d2:	687b      	ldr	r3, [r7, #4]
 80078d4:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80078d8:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80078dc:	d015      	beq.n	800790a <HAL_RCCEx_PeriphCLKConfig+0xfc6>
 80078de:	687b      	ldr	r3, [r7, #4]
 80078e0:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80078e4:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80078e8:	d00f      	beq.n	800790a <HAL_RCCEx_PeriphCLKConfig+0xfc6>
 80078ea:	687b      	ldr	r3, [r7, #4]
 80078ec:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80078f0:	2b00      	cmp	r3, #0
 80078f2:	d00a      	beq.n	800790a <HAL_RCCEx_PeriphCLKConfig+0xfc6>
 80078f4:	687b      	ldr	r3, [r7, #4]
 80078f6:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80078fa:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 80078fe:	d004      	beq.n	800790a <HAL_RCCEx_PeriphCLKConfig+0xfc6>
 8007900:	f240 414f 	movw	r1, #1103	; 0x44f
 8007904:	4838      	ldr	r0, [pc, #224]	; (80079e8 <HAL_RCCEx_PeriphCLKConfig+0x10a4>)
 8007906:	f7f9 fc0f 	bl	8001128 <assert_failed>

    if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3 )
 800790a:	687b      	ldr	r3, [r7, #4]
 800790c:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8007910:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8007914:	d10b      	bne.n	800792e <HAL_RCCEx_PeriphCLKConfig+0xfea>
    {
      if(RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE)!= HAL_OK)
 8007916:	687b      	ldr	r3, [r7, #4]
 8007918:	3324      	adds	r3, #36	; 0x24
 800791a:	2102      	movs	r1, #2
 800791c:	4618      	mov	r0, r3
 800791e:	f000 fd9f 	bl	8008460 <RCCEx_PLL3_Config>
 8007922:	4603      	mov	r3, r0
 8007924:	2b00      	cmp	r3, #0
 8007926:	d00c      	beq.n	8007942 <HAL_RCCEx_PeriphCLKConfig+0xffe>
      {
        status = HAL_ERROR;
 8007928:	2301      	movs	r3, #1
 800792a:	75bb      	strb	r3, [r7, #22]
 800792c:	e009      	b.n	8007942 <HAL_RCCEx_PeriphCLKConfig+0xffe>
      }
    }

    else
    {
      __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 800792e:	4b2d      	ldr	r3, [pc, #180]	; (80079e4 <HAL_RCCEx_PeriphCLKConfig+0x10a0>)
 8007930:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007932:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8007936:	687b      	ldr	r3, [r7, #4]
 8007938:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800793c:	4929      	ldr	r1, [pc, #164]	; (80079e4 <HAL_RCCEx_PeriphCLKConfig+0x10a0>)
 800793e:	4313      	orrs	r3, r2
 8007940:	658b      	str	r3, [r1, #88]	; 0x58
    }
  }

  /*---------------------------- ADC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8007942:	687b      	ldr	r3, [r7, #4]
 8007944:	681b      	ldr	r3, [r3, #0]
 8007946:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800794a:	2b00      	cmp	r3, #0
 800794c:	d030      	beq.n	80079b0 <HAL_RCCEx_PeriphCLKConfig+0x106c>
  {
    switch(PeriphClkInit->AdcClockSelection)
 800794e:	687b      	ldr	r3, [r7, #4]
 8007950:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
 8007954:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8007958:	d00d      	beq.n	8007976 <HAL_RCCEx_PeriphCLKConfig+0x1032>
 800795a:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800795e:	d016      	beq.n	800798e <HAL_RCCEx_PeriphCLKConfig+0x104a>
 8007960:	2b00      	cmp	r3, #0
 8007962:	d111      	bne.n	8007988 <HAL_RCCEx_PeriphCLKConfig+0x1044>
    {

    case RCC_ADCCLKSOURCE_PLL2: /* PLL2 is used as clock source for ADC*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8007964:	687b      	ldr	r3, [r7, #4]
 8007966:	3304      	adds	r3, #4
 8007968:	2100      	movs	r1, #0
 800796a:	4618      	mov	r0, r3
 800796c:	f000 fc56 	bl	800821c <RCCEx_PLL2_Config>
 8007970:	4603      	mov	r3, r0
 8007972:	75fb      	strb	r3, [r7, #23]

      /* ADC clock source configuration done later after clock selection check */
      break;
 8007974:	e00c      	b.n	8007990 <HAL_RCCEx_PeriphCLKConfig+0x104c>

    case RCC_ADCCLKSOURCE_PLL3:  /* PLL3 is used as clock source for ADC*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 8007976:	687b      	ldr	r3, [r7, #4]
 8007978:	3324      	adds	r3, #36	; 0x24
 800797a:	2102      	movs	r1, #2
 800797c:	4618      	mov	r0, r3
 800797e:	f000 fd6f 	bl	8008460 <RCCEx_PLL3_Config>
 8007982:	4603      	mov	r3, r0
 8007984:	75fb      	strb	r3, [r7, #23]

      /* ADC clock source configuration done later after clock selection check */
      break;
 8007986:	e003      	b.n	8007990 <HAL_RCCEx_PeriphCLKConfig+0x104c>
      /* HSI, HSE, or CSI oscillator is used as source of ADC clock */
      /* ADC clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8007988:	2301      	movs	r3, #1
 800798a:	75fb      	strb	r3, [r7, #23]
      break;
 800798c:	e000      	b.n	8007990 <HAL_RCCEx_PeriphCLKConfig+0x104c>
      break;
 800798e:	bf00      	nop
    }

    if(ret == HAL_OK)
 8007990:	7dfb      	ldrb	r3, [r7, #23]
 8007992:	2b00      	cmp	r3, #0
 8007994:	d10a      	bne.n	80079ac <HAL_RCCEx_PeriphCLKConfig+0x1068>
    {
      /* Set the source of ADC clock*/
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8007996:	4b13      	ldr	r3, [pc, #76]	; (80079e4 <HAL_RCCEx_PeriphCLKConfig+0x10a0>)
 8007998:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800799a:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 800799e:	687b      	ldr	r3, [r7, #4]
 80079a0:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
 80079a4:	490f      	ldr	r1, [pc, #60]	; (80079e4 <HAL_RCCEx_PeriphCLKConfig+0x10a0>)
 80079a6:	4313      	orrs	r3, r2
 80079a8:	658b      	str	r3, [r1, #88]	; 0x58
 80079aa:	e001      	b.n	80079b0 <HAL_RCCEx_PeriphCLKConfig+0x106c>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80079ac:	7dfb      	ldrb	r3, [r7, #23]
 80079ae:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*------------------------------ USB Configuration -------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 80079b0:	687b      	ldr	r3, [r7, #4]
 80079b2:	681b      	ldr	r3, [r3, #0]
 80079b4:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80079b8:	2b00      	cmp	r3, #0
 80079ba:	d034      	beq.n	8007a26 <HAL_RCCEx_PeriphCLKConfig+0x10e2>
  {

    switch(PeriphClkInit->UsbClockSelection)
 80079bc:	687b      	ldr	r3, [r7, #4]
 80079be:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80079c2:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 80079c6:	d011      	beq.n	80079ec <HAL_RCCEx_PeriphCLKConfig+0x10a8>
 80079c8:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 80079cc:	d01a      	beq.n	8007a04 <HAL_RCCEx_PeriphCLKConfig+0x10c0>
 80079ce:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80079d2:	d114      	bne.n	80079fe <HAL_RCCEx_PeriphCLKConfig+0x10ba>
    {
    case RCC_USBCLKSOURCE_PLL:      /* PLL is used as clock source for USB*/
      /* Enable USB Clock output generated form System USB . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80079d4:	4b03      	ldr	r3, [pc, #12]	; (80079e4 <HAL_RCCEx_PeriphCLKConfig+0x10a0>)
 80079d6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80079d8:	4a02      	ldr	r2, [pc, #8]	; (80079e4 <HAL_RCCEx_PeriphCLKConfig+0x10a0>)
 80079da:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80079de:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* USB clock source configuration done later after clock selection check */
      break;
 80079e0:	e011      	b.n	8007a06 <HAL_RCCEx_PeriphCLKConfig+0x10c2>
 80079e2:	bf00      	nop
 80079e4:	58024400 	.word	0x58024400
 80079e8:	08010c00 	.word	0x08010c00

    case RCC_USBCLKSOURCE_PLL3: /* PLL3 is used as clock source for USB*/

      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 80079ec:	687b      	ldr	r3, [r7, #4]
 80079ee:	3324      	adds	r3, #36	; 0x24
 80079f0:	2101      	movs	r1, #1
 80079f2:	4618      	mov	r0, r3
 80079f4:	f000 fd34 	bl	8008460 <RCCEx_PLL3_Config>
 80079f8:	4603      	mov	r3, r0
 80079fa:	75fb      	strb	r3, [r7, #23]

      /* USB clock source configuration done later after clock selection check */
      break;
 80079fc:	e003      	b.n	8007a06 <HAL_RCCEx_PeriphCLKConfig+0x10c2>
      /* HSI48 oscillator is used as source of USB clock */
      /* USB clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80079fe:	2301      	movs	r3, #1
 8007a00:	75fb      	strb	r3, [r7, #23]
      break;
 8007a02:	e000      	b.n	8007a06 <HAL_RCCEx_PeriphCLKConfig+0x10c2>
      break;
 8007a04:	bf00      	nop
    }

    if(ret == HAL_OK)
 8007a06:	7dfb      	ldrb	r3, [r7, #23]
 8007a08:	2b00      	cmp	r3, #0
 8007a0a:	d10a      	bne.n	8007a22 <HAL_RCCEx_PeriphCLKConfig+0x10de>
    {
      /* Set the source of USB clock*/
      __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8007a0c:	4b9c      	ldr	r3, [pc, #624]	; (8007c80 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8007a0e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007a10:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8007a14:	687b      	ldr	r3, [r7, #4]
 8007a16:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8007a1a:	4999      	ldr	r1, [pc, #612]	; (8007c80 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8007a1c:	4313      	orrs	r3, r2
 8007a1e:	654b      	str	r3, [r1, #84]	; 0x54
 8007a20:	e001      	b.n	8007a26 <HAL_RCCEx_PeriphCLKConfig+0x10e2>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007a22:	7dfb      	ldrb	r3, [r7, #23]
 8007a24:	75bb      	strb	r3, [r7, #22]
    }

  }

  /*------------------------------------- SDMMC Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 8007a26:	687b      	ldr	r3, [r7, #4]
 8007a28:	681b      	ldr	r3, [r3, #0]
 8007a2a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8007a2e:	2b00      	cmp	r3, #0
 8007a30:	d037      	beq.n	8007aa2 <HAL_RCCEx_PeriphCLKConfig+0x115e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC(PeriphClkInit->SdmmcClockSelection));
 8007a32:	687b      	ldr	r3, [r7, #4]
 8007a34:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007a36:	2b00      	cmp	r3, #0
 8007a38:	d009      	beq.n	8007a4e <HAL_RCCEx_PeriphCLKConfig+0x110a>
 8007a3a:	687b      	ldr	r3, [r7, #4]
 8007a3c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007a3e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8007a42:	d004      	beq.n	8007a4e <HAL_RCCEx_PeriphCLKConfig+0x110a>
 8007a44:	f240 41b7 	movw	r1, #1207	; 0x4b7
 8007a48:	488e      	ldr	r0, [pc, #568]	; (8007c84 <HAL_RCCEx_PeriphCLKConfig+0x1340>)
 8007a4a:	f7f9 fb6d 	bl	8001128 <assert_failed>

    switch(PeriphClkInit->SdmmcClockSelection)
 8007a4e:	687b      	ldr	r3, [r7, #4]
 8007a50:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007a52:	2b00      	cmp	r3, #0
 8007a54:	d003      	beq.n	8007a5e <HAL_RCCEx_PeriphCLKConfig+0x111a>
 8007a56:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8007a5a:	d007      	beq.n	8007a6c <HAL_RCCEx_PeriphCLKConfig+0x1128>
 8007a5c:	e00f      	b.n	8007a7e <HAL_RCCEx_PeriphCLKConfig+0x113a>
    {
    case RCC_SDMMCCLKSOURCE_PLL:      /* PLL is used as clock source for SDMMC*/
      /* Enable SDMMC Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8007a5e:	4b88      	ldr	r3, [pc, #544]	; (8007c80 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8007a60:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007a62:	4a87      	ldr	r2, [pc, #540]	; (8007c80 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8007a64:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8007a68:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SDMMC clock source configuration done later after clock selection check */
      break;
 8007a6a:	e00b      	b.n	8007a84 <HAL_RCCEx_PeriphCLKConfig+0x1140>

    case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for SDMMC*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 8007a6c:	687b      	ldr	r3, [r7, #4]
 8007a6e:	3304      	adds	r3, #4
 8007a70:	2102      	movs	r1, #2
 8007a72:	4618      	mov	r0, r3
 8007a74:	f000 fbd2 	bl	800821c <RCCEx_PLL2_Config>
 8007a78:	4603      	mov	r3, r0
 8007a7a:	75fb      	strb	r3, [r7, #23]

      /* SDMMC clock source configuration done later after clock selection check */
      break;
 8007a7c:	e002      	b.n	8007a84 <HAL_RCCEx_PeriphCLKConfig+0x1140>

    default:
      ret = HAL_ERROR;
 8007a7e:	2301      	movs	r3, #1
 8007a80:	75fb      	strb	r3, [r7, #23]
      break;
 8007a82:	bf00      	nop
    }

    if(ret == HAL_OK)
 8007a84:	7dfb      	ldrb	r3, [r7, #23]
 8007a86:	2b00      	cmp	r3, #0
 8007a88:	d109      	bne.n	8007a9e <HAL_RCCEx_PeriphCLKConfig+0x115a>
    {
      /* Set the source of SDMMC clock*/
      __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
 8007a8a:	4b7d      	ldr	r3, [pc, #500]	; (8007c80 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8007a8c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007a8e:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8007a92:	687b      	ldr	r3, [r7, #4]
 8007a94:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007a96:	497a      	ldr	r1, [pc, #488]	; (8007c80 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8007a98:	4313      	orrs	r3, r2
 8007a9a:	64cb      	str	r3, [r1, #76]	; 0x4c
 8007a9c:	e001      	b.n	8007aa2 <HAL_RCCEx_PeriphCLKConfig+0x115e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007a9e:	7dfb      	ldrb	r3, [r7, #23]
 8007aa0:	75bb      	strb	r3, [r7, #22]
    }
  }

#if defined(LTDC)
  /*-------------------------------------- LTDC Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 8007aa2:	687b      	ldr	r3, [r7, #4]
 8007aa4:	681b      	ldr	r3, [r3, #0]
 8007aa6:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8007aaa:	2b00      	cmp	r3, #0
 8007aac:	d00a      	beq.n	8007ac4 <HAL_RCCEx_PeriphCLKConfig+0x1180>
  {
    if(RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE)!=HAL_OK)
 8007aae:	687b      	ldr	r3, [r7, #4]
 8007ab0:	3324      	adds	r3, #36	; 0x24
 8007ab2:	2102      	movs	r1, #2
 8007ab4:	4618      	mov	r0, r3
 8007ab6:	f000 fcd3 	bl	8008460 <RCCEx_PLL3_Config>
 8007aba:	4603      	mov	r3, r0
 8007abc:	2b00      	cmp	r3, #0
 8007abe:	d001      	beq.n	8007ac4 <HAL_RCCEx_PeriphCLKConfig+0x1180>
    {
      status=HAL_ERROR;
 8007ac0:	2301      	movs	r3, #1
 8007ac2:	75bb      	strb	r3, [r7, #22]
    }
  }
#endif /* LTDC */

  /*------------------------------ RNG Configuration -------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 8007ac4:	687b      	ldr	r3, [r7, #4]
 8007ac6:	681b      	ldr	r3, [r3, #0]
 8007ac8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007acc:	2b00      	cmp	r3, #0
 8007ace:	d02f      	beq.n	8007b30 <HAL_RCCEx_PeriphCLKConfig+0x11ec>
  {

    switch(PeriphClkInit->RngClockSelection)
 8007ad0:	687b      	ldr	r3, [r7, #4]
 8007ad2:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8007ad4:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8007ad8:	d00c      	beq.n	8007af4 <HAL_RCCEx_PeriphCLKConfig+0x11b0>
 8007ada:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8007ade:	d802      	bhi.n	8007ae6 <HAL_RCCEx_PeriphCLKConfig+0x11a2>
 8007ae0:	2b00      	cmp	r3, #0
 8007ae2:	d011      	beq.n	8007b08 <HAL_RCCEx_PeriphCLKConfig+0x11c4>
 8007ae4:	e00d      	b.n	8007b02 <HAL_RCCEx_PeriphCLKConfig+0x11be>
 8007ae6:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8007aea:	d00f      	beq.n	8007b0c <HAL_RCCEx_PeriphCLKConfig+0x11c8>
 8007aec:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8007af0:	d00e      	beq.n	8007b10 <HAL_RCCEx_PeriphCLKConfig+0x11cc>
 8007af2:	e006      	b.n	8007b02 <HAL_RCCEx_PeriphCLKConfig+0x11be>
    {
    case RCC_RNGCLKSOURCE_PLL:     /* PLL is used as clock source for RNG*/
      /* Enable RNG Clock output generated form System RNG . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8007af4:	4b62      	ldr	r3, [pc, #392]	; (8007c80 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8007af6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007af8:	4a61      	ldr	r2, [pc, #388]	; (8007c80 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8007afa:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8007afe:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* RNG clock source configuration done later after clock selection check */
      break;
 8007b00:	e007      	b.n	8007b12 <HAL_RCCEx_PeriphCLKConfig+0x11ce>
      /* HSI48 oscillator is used as source of RNG clock */
      /* RNG clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8007b02:	2301      	movs	r3, #1
 8007b04:	75fb      	strb	r3, [r7, #23]
      break;
 8007b06:	e004      	b.n	8007b12 <HAL_RCCEx_PeriphCLKConfig+0x11ce>
      break;
 8007b08:	bf00      	nop
 8007b0a:	e002      	b.n	8007b12 <HAL_RCCEx_PeriphCLKConfig+0x11ce>
      break;
 8007b0c:	bf00      	nop
 8007b0e:	e000      	b.n	8007b12 <HAL_RCCEx_PeriphCLKConfig+0x11ce>
      break;
 8007b10:	bf00      	nop
    }

    if(ret == HAL_OK)
 8007b12:	7dfb      	ldrb	r3, [r7, #23]
 8007b14:	2b00      	cmp	r3, #0
 8007b16:	d109      	bne.n	8007b2c <HAL_RCCEx_PeriphCLKConfig+0x11e8>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8007b18:	4b59      	ldr	r3, [pc, #356]	; (8007c80 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8007b1a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007b1c:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8007b20:	687b      	ldr	r3, [r7, #4]
 8007b22:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8007b24:	4956      	ldr	r1, [pc, #344]	; (8007c80 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8007b26:	4313      	orrs	r3, r2
 8007b28:	654b      	str	r3, [r1, #84]	; 0x54
 8007b2a:	e001      	b.n	8007b30 <HAL_RCCEx_PeriphCLKConfig+0x11ec>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007b2c:	7dfb      	ldrb	r3, [r7, #23]
 8007b2e:	75bb      	strb	r3, [r7, #22]
    }

  }

  /*------------------------------ SWPMI1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8007b30:	687b      	ldr	r3, [r7, #4]
 8007b32:	681b      	ldr	r3, [r3, #0]
 8007b34:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8007b38:	2b00      	cmp	r3, #0
 8007b3a:	d016      	beq.n	8007b6a <HAL_RCCEx_PeriphCLKConfig+0x1226>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));
 8007b3c:	687b      	ldr	r3, [r7, #4]
 8007b3e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007b40:	2b00      	cmp	r3, #0
 8007b42:	d009      	beq.n	8007b58 <HAL_RCCEx_PeriphCLKConfig+0x1214>
 8007b44:	687b      	ldr	r3, [r7, #4]
 8007b46:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007b48:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8007b4c:	d004      	beq.n	8007b58 <HAL_RCCEx_PeriphCLKConfig+0x1214>
 8007b4e:	f240 5116 	movw	r1, #1302	; 0x516
 8007b52:	484c      	ldr	r0, [pc, #304]	; (8007c84 <HAL_RCCEx_PeriphCLKConfig+0x1340>)
 8007b54:	f7f9 fae8 	bl	8001128 <assert_failed>

    /* Configure the SWPMI1 interface clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8007b58:	4b49      	ldr	r3, [pc, #292]	; (8007c80 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8007b5a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007b5c:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8007b60:	687b      	ldr	r3, [r7, #4]
 8007b62:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007b64:	4946      	ldr	r1, [pc, #280]	; (8007c80 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8007b66:	4313      	orrs	r3, r2
 8007b68:	650b      	str	r3, [r1, #80]	; 0x50
  }

  /*------------------------------ HRTIM1 clock Configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_HRTIM1) == RCC_PERIPHCLK_HRTIM1)
 8007b6a:	687b      	ldr	r3, [r7, #4]
 8007b6c:	681b      	ldr	r3, [r3, #0]
 8007b6e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8007b72:	2b00      	cmp	r3, #0
 8007b74:	d019      	beq.n	8007baa <HAL_RCCEx_PeriphCLKConfig+0x1266>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HRTIM1CLKSOURCE(PeriphClkInit->Hrtim1ClockSelection));
 8007b76:	687b      	ldr	r3, [r7, #4]
 8007b78:	f8d3 30b4 	ldr.w	r3, [r3, #180]	; 0xb4
 8007b7c:	2b00      	cmp	r3, #0
 8007b7e:	d00a      	beq.n	8007b96 <HAL_RCCEx_PeriphCLKConfig+0x1252>
 8007b80:	687b      	ldr	r3, [r7, #4]
 8007b82:	f8d3 30b4 	ldr.w	r3, [r3, #180]	; 0xb4
 8007b86:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8007b8a:	d004      	beq.n	8007b96 <HAL_RCCEx_PeriphCLKConfig+0x1252>
 8007b8c:	f44f 61a4 	mov.w	r1, #1312	; 0x520
 8007b90:	483c      	ldr	r0, [pc, #240]	; (8007c84 <HAL_RCCEx_PeriphCLKConfig+0x1340>)
 8007b92:	f7f9 fac9 	bl	8001128 <assert_failed>

    /* Configure the HRTIM1 clock source */
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
 8007b96:	4b3a      	ldr	r3, [pc, #232]	; (8007c80 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8007b98:	691b      	ldr	r3, [r3, #16]
 8007b9a:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 8007b9e:	687b      	ldr	r3, [r7, #4]
 8007ba0:	f8d3 30b4 	ldr.w	r3, [r3, #180]	; 0xb4
 8007ba4:	4936      	ldr	r1, [pc, #216]	; (8007c80 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8007ba6:	4313      	orrs	r3, r2
 8007ba8:	610b      	str	r3, [r1, #16]
  }

  /*------------------------------ DFSDM1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8007baa:	687b      	ldr	r3, [r7, #4]
 8007bac:	681b      	ldr	r3, [r3, #0]
 8007bae:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8007bb2:	2b00      	cmp	r3, #0
 8007bb4:	d016      	beq.n	8007be4 <HAL_RCCEx_PeriphCLKConfig+0x12a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));
 8007bb6:	687b      	ldr	r3, [r7, #4]
 8007bb8:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8007bba:	2b00      	cmp	r3, #0
 8007bbc:	d009      	beq.n	8007bd2 <HAL_RCCEx_PeriphCLKConfig+0x128e>
 8007bbe:	687b      	ldr	r3, [r7, #4]
 8007bc0:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8007bc2:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8007bc6:	d004      	beq.n	8007bd2 <HAL_RCCEx_PeriphCLKConfig+0x128e>
 8007bc8:	f240 512a 	movw	r1, #1322	; 0x52a
 8007bcc:	482d      	ldr	r0, [pc, #180]	; (8007c84 <HAL_RCCEx_PeriphCLKConfig+0x1340>)
 8007bce:	f7f9 faab 	bl	8001128 <assert_failed>

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8007bd2:	4b2b      	ldr	r3, [pc, #172]	; (8007c80 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8007bd4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007bd6:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
 8007bda:	687b      	ldr	r3, [r7, #4]
 8007bdc:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8007bde:	4928      	ldr	r1, [pc, #160]	; (8007c80 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8007be0:	4313      	orrs	r3, r2
 8007be2:	650b      	str	r3, [r1, #80]	; 0x50
  }

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 8007be4:	687b      	ldr	r3, [r7, #4]
 8007be6:	681b      	ldr	r3, [r3, #0]
 8007be8:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8007bec:	2b00      	cmp	r3, #0
 8007bee:	d01d      	beq.n	8007c2c <HAL_RCCEx_PeriphCLKConfig+0x12e8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));
 8007bf0:	687b      	ldr	r3, [r7, #4]
 8007bf2:	f8d3 30b8 	ldr.w	r3, [r3, #184]	; 0xb8
 8007bf6:	2b00      	cmp	r3, #0
 8007bf8:	d00a      	beq.n	8007c10 <HAL_RCCEx_PeriphCLKConfig+0x12cc>
 8007bfa:	687b      	ldr	r3, [r7, #4]
 8007bfc:	f8d3 30b8 	ldr.w	r3, [r3, #184]	; 0xb8
 8007c00:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8007c04:	d004      	beq.n	8007c10 <HAL_RCCEx_PeriphCLKConfig+0x12cc>
 8007c06:	f240 5134 	movw	r1, #1332	; 0x534
 8007c0a:	481e      	ldr	r0, [pc, #120]	; (8007c84 <HAL_RCCEx_PeriphCLKConfig+0x1340>)
 8007c0c:	f7f9 fa8c 	bl	8001128 <assert_failed>

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8007c10:	4b1b      	ldr	r3, [pc, #108]	; (8007c80 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8007c12:	691b      	ldr	r3, [r3, #16]
 8007c14:	4a1a      	ldr	r2, [pc, #104]	; (8007c80 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8007c16:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8007c1a:	6113      	str	r3, [r2, #16]
 8007c1c:	4b18      	ldr	r3, [pc, #96]	; (8007c80 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8007c1e:	691a      	ldr	r2, [r3, #16]
 8007c20:	687b      	ldr	r3, [r7, #4]
 8007c22:	f8d3 30b8 	ldr.w	r3, [r3, #184]	; 0xb8
 8007c26:	4916      	ldr	r1, [pc, #88]	; (8007c80 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8007c28:	4313      	orrs	r3, r2
 8007c2a:	610b      	str	r3, [r1, #16]
  }

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 8007c2c:	687b      	ldr	r3, [r7, #4]
 8007c2e:	681b      	ldr	r3, [r3, #0]
 8007c30:	2b00      	cmp	r3, #0
 8007c32:	da1b      	bge.n	8007c6c <HAL_RCCEx_PeriphCLKConfig+0x1328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLKPSOURCE(PeriphClkInit->CkperClockSelection));
 8007c34:	687b      	ldr	r3, [r7, #4]
 8007c36:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007c38:	2b00      	cmp	r3, #0
 8007c3a:	d00e      	beq.n	8007c5a <HAL_RCCEx_PeriphCLKConfig+0x1316>
 8007c3c:	687b      	ldr	r3, [r7, #4]
 8007c3e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007c40:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8007c44:	d009      	beq.n	8007c5a <HAL_RCCEx_PeriphCLKConfig+0x1316>
 8007c46:	687b      	ldr	r3, [r7, #4]
 8007c48:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007c4a:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8007c4e:	d004      	beq.n	8007c5a <HAL_RCCEx_PeriphCLKConfig+0x1316>
 8007c50:	f240 513e 	movw	r1, #1342	; 0x53e
 8007c54:	480b      	ldr	r0, [pc, #44]	; (8007c84 <HAL_RCCEx_PeriphCLKConfig+0x1340>)
 8007c56:	f7f9 fa67 	bl	8001128 <assert_failed>

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 8007c5a:	4b09      	ldr	r3, [pc, #36]	; (8007c80 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8007c5c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007c5e:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 8007c62:	687b      	ldr	r3, [r7, #4]
 8007c64:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007c66:	4906      	ldr	r1, [pc, #24]	; (8007c80 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8007c68:	4313      	orrs	r3, r2
 8007c6a:	64cb      	str	r3, [r1, #76]	; 0x4c
  }

  if (status == HAL_OK)
 8007c6c:	7dbb      	ldrb	r3, [r7, #22]
 8007c6e:	2b00      	cmp	r3, #0
 8007c70:	d101      	bne.n	8007c76 <HAL_RCCEx_PeriphCLKConfig+0x1332>
  {
    return HAL_OK;
 8007c72:	2300      	movs	r3, #0
 8007c74:	e000      	b.n	8007c78 <HAL_RCCEx_PeriphCLKConfig+0x1334>
  }
  return HAL_ERROR;
 8007c76:	2301      	movs	r3, #1
}
 8007c78:	4618      	mov	r0, r3
 8007c7a:	3718      	adds	r7, #24
 8007c7c:	46bd      	mov	sp, r7
 8007c7e:	bd80      	pop	{r7, pc}
 8007c80:	58024400 	.word	0x58024400
 8007c84:	08010c00 	.word	0x08010c00

08007c88 <HAL_RCCEx_GetD3PCLK1Freq>:
  * @note   Each time D3PCLK1 changes, this function must be called to update the
  *         right D3PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval D3PCLK1 frequency
  */
uint32_t HAL_RCCEx_GetD3PCLK1Freq(void)
{
 8007c88:	b580      	push	{r7, lr}
 8007c8a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->D3CFGR & RCC_D3CFGR_D3PPRE)>> RCC_D3CFGR_D3PPRE_Pos] & 0x1FU));
 8007c8c:	f7fe fe12 	bl	80068b4 <HAL_RCC_GetHCLKFreq>
 8007c90:	4601      	mov	r1, r0
 8007c92:	4b06      	ldr	r3, [pc, #24]	; (8007cac <HAL_RCCEx_GetD3PCLK1Freq+0x24>)
 8007c94:	6a1b      	ldr	r3, [r3, #32]
 8007c96:	091b      	lsrs	r3, r3, #4
 8007c98:	f003 0307 	and.w	r3, r3, #7
 8007c9c:	4a04      	ldr	r2, [pc, #16]	; (8007cb0 <HAL_RCCEx_GetD3PCLK1Freq+0x28>)
 8007c9e:	5cd3      	ldrb	r3, [r2, r3]
 8007ca0:	f003 031f 	and.w	r3, r3, #31
 8007ca4:	fa21 f303 	lsr.w	r3, r1, r3
}
 8007ca8:	4618      	mov	r0, r3
 8007caa:	bd80      	pop	{r7, pc}
 8007cac:	58024400 	.word	0x58024400
 8007cb0:	080110d0 	.word	0x080110d0

08007cb4 <HAL_RCCEx_GetPLL2ClockFreq>:
  *         right PLL2CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL2_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL2ClockFreq(PLL2_ClocksTypeDef* PLL2_Clocks)
{
 8007cb4:	b480      	push	{r7}
 8007cb6:	b089      	sub	sp, #36	; 0x24
 8007cb8:	af00      	add	r7, sp, #0
 8007cba:	6078      	str	r0, [r7, #4]
  float_t fracn2, pll2vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL2M) * PLL2N
     PLL2xCLK = PLL2_VCO / PLL2x
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8007cbc:	4b9d      	ldr	r3, [pc, #628]	; (8007f34 <HAL_RCCEx_GetPLL2ClockFreq+0x280>)
 8007cbe:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007cc0:	f003 0303 	and.w	r3, r3, #3
 8007cc4:	61bb      	str	r3, [r7, #24]
  pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2)>> 12)  ;
 8007cc6:	4b9b      	ldr	r3, [pc, #620]	; (8007f34 <HAL_RCCEx_GetPLL2ClockFreq+0x280>)
 8007cc8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007cca:	0b1b      	lsrs	r3, r3, #12
 8007ccc:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8007cd0:	617b      	str	r3, [r7, #20]
  pll2fracen = RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN;
 8007cd2:	4b98      	ldr	r3, [pc, #608]	; (8007f34 <HAL_RCCEx_GetPLL2ClockFreq+0x280>)
 8007cd4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007cd6:	f003 0310 	and.w	r3, r3, #16
 8007cda:	613b      	str	r3, [r7, #16]
  fracn2 =(float_t)(uint32_t)(pll2fracen* ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2)>> 3));
 8007cdc:	4b95      	ldr	r3, [pc, #596]	; (8007f34 <HAL_RCCEx_GetPLL2ClockFreq+0x280>)
 8007cde:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007ce0:	08db      	lsrs	r3, r3, #3
 8007ce2:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8007ce6:	693a      	ldr	r2, [r7, #16]
 8007ce8:	fb02 f303 	mul.w	r3, r2, r3
 8007cec:	ee07 3a90 	vmov	s15, r3
 8007cf0:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007cf4:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll2m != 0U)
 8007cf8:	697b      	ldr	r3, [r7, #20]
 8007cfa:	2b00      	cmp	r3, #0
 8007cfc:	f000 810a 	beq.w	8007f14 <HAL_RCCEx_GetPLL2ClockFreq+0x260>
  {
    switch (pllsource)
 8007d00:	69bb      	ldr	r3, [r7, #24]
 8007d02:	2b01      	cmp	r3, #1
 8007d04:	d05a      	beq.n	8007dbc <HAL_RCCEx_GetPLL2ClockFreq+0x108>
 8007d06:	2b01      	cmp	r3, #1
 8007d08:	d302      	bcc.n	8007d10 <HAL_RCCEx_GetPLL2ClockFreq+0x5c>
 8007d0a:	2b02      	cmp	r3, #2
 8007d0c:	d078      	beq.n	8007e00 <HAL_RCCEx_GetPLL2ClockFreq+0x14c>
 8007d0e:	e099      	b.n	8007e44 <HAL_RCCEx_GetPLL2ClockFreq+0x190>
    {

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8007d10:	4b88      	ldr	r3, [pc, #544]	; (8007f34 <HAL_RCCEx_GetPLL2ClockFreq+0x280>)
 8007d12:	681b      	ldr	r3, [r3, #0]
 8007d14:	f003 0320 	and.w	r3, r3, #32
 8007d18:	2b00      	cmp	r3, #0
 8007d1a:	d02d      	beq.n	8007d78 <HAL_RCCEx_GetPLL2ClockFreq+0xc4>
      {
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8007d1c:	4b85      	ldr	r3, [pc, #532]	; (8007f34 <HAL_RCCEx_GetPLL2ClockFreq+0x280>)
 8007d1e:	681b      	ldr	r3, [r3, #0]
 8007d20:	08db      	lsrs	r3, r3, #3
 8007d22:	f003 0303 	and.w	r3, r3, #3
 8007d26:	4a84      	ldr	r2, [pc, #528]	; (8007f38 <HAL_RCCEx_GetPLL2ClockFreq+0x284>)
 8007d28:	fa22 f303 	lsr.w	r3, r2, r3
 8007d2c:	60bb      	str	r3, [r7, #8]
        pll2vco = ( (float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 8007d2e:	68bb      	ldr	r3, [r7, #8]
 8007d30:	ee07 3a90 	vmov	s15, r3
 8007d34:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007d38:	697b      	ldr	r3, [r7, #20]
 8007d3a:	ee07 3a90 	vmov	s15, r3
 8007d3e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007d42:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007d46:	4b7b      	ldr	r3, [pc, #492]	; (8007f34 <HAL_RCCEx_GetPLL2ClockFreq+0x280>)
 8007d48:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007d4a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007d4e:	ee07 3a90 	vmov	s15, r3
 8007d52:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007d56:	ed97 6a03 	vldr	s12, [r7, #12]
 8007d5a:	eddf 5a78 	vldr	s11, [pc, #480]	; 8007f3c <HAL_RCCEx_GetPLL2ClockFreq+0x288>
 8007d5e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007d62:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007d66:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8007d6a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007d6e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007d72:	edc7 7a07 	vstr	s15, [r7, #28]
      }
      else
      {
        pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
      }
      break;
 8007d76:	e087      	b.n	8007e88 <HAL_RCCEx_GetPLL2ClockFreq+0x1d4>
        pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 8007d78:	697b      	ldr	r3, [r7, #20]
 8007d7a:	ee07 3a90 	vmov	s15, r3
 8007d7e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007d82:	eddf 6a6f 	vldr	s13, [pc, #444]	; 8007f40 <HAL_RCCEx_GetPLL2ClockFreq+0x28c>
 8007d86:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007d8a:	4b6a      	ldr	r3, [pc, #424]	; (8007f34 <HAL_RCCEx_GetPLL2ClockFreq+0x280>)
 8007d8c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007d8e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007d92:	ee07 3a90 	vmov	s15, r3
 8007d96:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007d9a:	ed97 6a03 	vldr	s12, [r7, #12]
 8007d9e:	eddf 5a67 	vldr	s11, [pc, #412]	; 8007f3c <HAL_RCCEx_GetPLL2ClockFreq+0x288>
 8007da2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007da6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007daa:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8007dae:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007db2:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007db6:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8007dba:	e065      	b.n	8007e88 <HAL_RCCEx_GetPLL2ClockFreq+0x1d4>

    case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
      pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 8007dbc:	697b      	ldr	r3, [r7, #20]
 8007dbe:	ee07 3a90 	vmov	s15, r3
 8007dc2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007dc6:	eddf 6a5f 	vldr	s13, [pc, #380]	; 8007f44 <HAL_RCCEx_GetPLL2ClockFreq+0x290>
 8007dca:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007dce:	4b59      	ldr	r3, [pc, #356]	; (8007f34 <HAL_RCCEx_GetPLL2ClockFreq+0x280>)
 8007dd0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007dd2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007dd6:	ee07 3a90 	vmov	s15, r3
 8007dda:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007dde:	ed97 6a03 	vldr	s12, [r7, #12]
 8007de2:	eddf 5a56 	vldr	s11, [pc, #344]	; 8007f3c <HAL_RCCEx_GetPLL2ClockFreq+0x288>
 8007de6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007dea:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007dee:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8007df2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007df6:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007dfa:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8007dfe:	e043      	b.n	8007e88 <HAL_RCCEx_GetPLL2ClockFreq+0x1d4>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 8007e00:	697b      	ldr	r3, [r7, #20]
 8007e02:	ee07 3a90 	vmov	s15, r3
 8007e06:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007e0a:	eddf 6a4f 	vldr	s13, [pc, #316]	; 8007f48 <HAL_RCCEx_GetPLL2ClockFreq+0x294>
 8007e0e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007e12:	4b48      	ldr	r3, [pc, #288]	; (8007f34 <HAL_RCCEx_GetPLL2ClockFreq+0x280>)
 8007e14:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007e16:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007e1a:	ee07 3a90 	vmov	s15, r3
 8007e1e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007e22:	ed97 6a03 	vldr	s12, [r7, #12]
 8007e26:	eddf 5a45 	vldr	s11, [pc, #276]	; 8007f3c <HAL_RCCEx_GetPLL2ClockFreq+0x288>
 8007e2a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007e2e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007e32:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8007e36:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007e3a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007e3e:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8007e42:	e021      	b.n	8007e88 <HAL_RCCEx_GetPLL2ClockFreq+0x1d4>

    default:
      pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 8007e44:	697b      	ldr	r3, [r7, #20]
 8007e46:	ee07 3a90 	vmov	s15, r3
 8007e4a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007e4e:	eddf 6a3d 	vldr	s13, [pc, #244]	; 8007f44 <HAL_RCCEx_GetPLL2ClockFreq+0x290>
 8007e52:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007e56:	4b37      	ldr	r3, [pc, #220]	; (8007f34 <HAL_RCCEx_GetPLL2ClockFreq+0x280>)
 8007e58:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007e5a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007e5e:	ee07 3a90 	vmov	s15, r3
 8007e62:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007e66:	ed97 6a03 	vldr	s12, [r7, #12]
 8007e6a:	eddf 5a34 	vldr	s11, [pc, #208]	; 8007f3c <HAL_RCCEx_GetPLL2ClockFreq+0x288>
 8007e6e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007e72:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007e76:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8007e7a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007e7e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007e82:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8007e86:	bf00      	nop
    }
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco/((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_P2) >>9)  + (float_t)1 )) ;
 8007e88:	4b2a      	ldr	r3, [pc, #168]	; (8007f34 <HAL_RCCEx_GetPLL2ClockFreq+0x280>)
 8007e8a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007e8c:	0a5b      	lsrs	r3, r3, #9
 8007e8e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8007e92:	ee07 3a90 	vmov	s15, r3
 8007e96:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007e9a:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8007e9e:	ee37 7a87 	vadd.f32	s14, s15, s14
 8007ea2:	edd7 6a07 	vldr	s13, [r7, #28]
 8007ea6:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8007eaa:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8007eae:	ee17 2a90 	vmov	r2, s15
 8007eb2:	687b      	ldr	r3, [r7, #4]
 8007eb4:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco/((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_Q2) >>16) + (float_t)1 )) ;
 8007eb6:	4b1f      	ldr	r3, [pc, #124]	; (8007f34 <HAL_RCCEx_GetPLL2ClockFreq+0x280>)
 8007eb8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007eba:	0c1b      	lsrs	r3, r3, #16
 8007ebc:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8007ec0:	ee07 3a90 	vmov	s15, r3
 8007ec4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007ec8:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8007ecc:	ee37 7a87 	vadd.f32	s14, s15, s14
 8007ed0:	edd7 6a07 	vldr	s13, [r7, #28]
 8007ed4:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8007ed8:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8007edc:	ee17 2a90 	vmov	r2, s15
 8007ee0:	687b      	ldr	r3, [r7, #4]
 8007ee2:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco/((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_R2) >>24) + (float_t)1 )) ;
 8007ee4:	4b13      	ldr	r3, [pc, #76]	; (8007f34 <HAL_RCCEx_GetPLL2ClockFreq+0x280>)
 8007ee6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007ee8:	0e1b      	lsrs	r3, r3, #24
 8007eea:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8007eee:	ee07 3a90 	vmov	s15, r3
 8007ef2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007ef6:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8007efa:	ee37 7a87 	vadd.f32	s14, s15, s14
 8007efe:	edd7 6a07 	vldr	s13, [r7, #28]
 8007f02:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8007f06:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8007f0a:	ee17 2a90 	vmov	r2, s15
 8007f0e:	687b      	ldr	r3, [r7, #4]
 8007f10:	609a      	str	r2, [r3, #8]
  {
    PLL2_Clocks->PLL2_P_Frequency = 0U;
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
    PLL2_Clocks->PLL2_R_Frequency = 0U;
  }
}
 8007f12:	e008      	b.n	8007f26 <HAL_RCCEx_GetPLL2ClockFreq+0x272>
    PLL2_Clocks->PLL2_P_Frequency = 0U;
 8007f14:	687b      	ldr	r3, [r7, #4]
 8007f16:	2200      	movs	r2, #0
 8007f18:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
 8007f1a:	687b      	ldr	r3, [r7, #4]
 8007f1c:	2200      	movs	r2, #0
 8007f1e:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = 0U;
 8007f20:	687b      	ldr	r3, [r7, #4]
 8007f22:	2200      	movs	r2, #0
 8007f24:	609a      	str	r2, [r3, #8]
}
 8007f26:	bf00      	nop
 8007f28:	3724      	adds	r7, #36	; 0x24
 8007f2a:	46bd      	mov	sp, r7
 8007f2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f30:	4770      	bx	lr
 8007f32:	bf00      	nop
 8007f34:	58024400 	.word	0x58024400
 8007f38:	03d09000 	.word	0x03d09000
 8007f3c:	46000000 	.word	0x46000000
 8007f40:	4c742400 	.word	0x4c742400
 8007f44:	4a742400 	.word	0x4a742400
 8007f48:	4b371b00 	.word	0x4b371b00

08007f4c <HAL_RCCEx_GetPLL3ClockFreq>:
  *         right PLL3CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL3_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL3ClockFreq(PLL3_ClocksTypeDef* PLL3_Clocks)
{
 8007f4c:	b480      	push	{r7}
 8007f4e:	b089      	sub	sp, #36	; 0x24
 8007f50:	af00      	add	r7, sp, #0
 8007f52:	6078      	str	r0, [r7, #4]
  float_t fracn3, pll3vco;

  /* PLL3_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL3M) * PLL3N
     PLL3xCLK = PLL3_VCO / PLLxR
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8007f54:	4b9d      	ldr	r3, [pc, #628]	; (80081cc <HAL_RCCEx_GetPLL3ClockFreq+0x280>)
 8007f56:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007f58:	f003 0303 	and.w	r3, r3, #3
 8007f5c:	61bb      	str	r3, [r7, #24]
  pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3)>> 20)  ;
 8007f5e:	4b9b      	ldr	r3, [pc, #620]	; (80081cc <HAL_RCCEx_GetPLL3ClockFreq+0x280>)
 8007f60:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007f62:	0d1b      	lsrs	r3, r3, #20
 8007f64:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8007f68:	617b      	str	r3, [r7, #20]
  pll3fracen = RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN;
 8007f6a:	4b98      	ldr	r3, [pc, #608]	; (80081cc <HAL_RCCEx_GetPLL3ClockFreq+0x280>)
 8007f6c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007f6e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007f72:	613b      	str	r3, [r7, #16]
  fracn3 = (float_t)(uint32_t)(pll3fracen* ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3)>> 3));
 8007f74:	4b95      	ldr	r3, [pc, #596]	; (80081cc <HAL_RCCEx_GetPLL3ClockFreq+0x280>)
 8007f76:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007f78:	08db      	lsrs	r3, r3, #3
 8007f7a:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8007f7e:	693a      	ldr	r2, [r7, #16]
 8007f80:	fb02 f303 	mul.w	r3, r2, r3
 8007f84:	ee07 3a90 	vmov	s15, r3
 8007f88:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007f8c:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll3m != 0U)
 8007f90:	697b      	ldr	r3, [r7, #20]
 8007f92:	2b00      	cmp	r3, #0
 8007f94:	f000 810a 	beq.w	80081ac <HAL_RCCEx_GetPLL3ClockFreq+0x260>
  {
    switch (pllsource)
 8007f98:	69bb      	ldr	r3, [r7, #24]
 8007f9a:	2b01      	cmp	r3, #1
 8007f9c:	d05a      	beq.n	8008054 <HAL_RCCEx_GetPLL3ClockFreq+0x108>
 8007f9e:	2b01      	cmp	r3, #1
 8007fa0:	d302      	bcc.n	8007fa8 <HAL_RCCEx_GetPLL3ClockFreq+0x5c>
 8007fa2:	2b02      	cmp	r3, #2
 8007fa4:	d078      	beq.n	8008098 <HAL_RCCEx_GetPLL3ClockFreq+0x14c>
 8007fa6:	e099      	b.n	80080dc <HAL_RCCEx_GetPLL3ClockFreq+0x190>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8007fa8:	4b88      	ldr	r3, [pc, #544]	; (80081cc <HAL_RCCEx_GetPLL3ClockFreq+0x280>)
 8007faa:	681b      	ldr	r3, [r3, #0]
 8007fac:	f003 0320 	and.w	r3, r3, #32
 8007fb0:	2b00      	cmp	r3, #0
 8007fb2:	d02d      	beq.n	8008010 <HAL_RCCEx_GetPLL3ClockFreq+0xc4>
      {
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8007fb4:	4b85      	ldr	r3, [pc, #532]	; (80081cc <HAL_RCCEx_GetPLL3ClockFreq+0x280>)
 8007fb6:	681b      	ldr	r3, [r3, #0]
 8007fb8:	08db      	lsrs	r3, r3, #3
 8007fba:	f003 0303 	and.w	r3, r3, #3
 8007fbe:	4a84      	ldr	r2, [pc, #528]	; (80081d0 <HAL_RCCEx_GetPLL3ClockFreq+0x284>)
 8007fc0:	fa22 f303 	lsr.w	r3, r2, r3
 8007fc4:	60bb      	str	r3, [r7, #8]
        pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 8007fc6:	68bb      	ldr	r3, [r7, #8]
 8007fc8:	ee07 3a90 	vmov	s15, r3
 8007fcc:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007fd0:	697b      	ldr	r3, [r7, #20]
 8007fd2:	ee07 3a90 	vmov	s15, r3
 8007fd6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007fda:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007fde:	4b7b      	ldr	r3, [pc, #492]	; (80081cc <HAL_RCCEx_GetPLL3ClockFreq+0x280>)
 8007fe0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007fe2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007fe6:	ee07 3a90 	vmov	s15, r3
 8007fea:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007fee:	ed97 6a03 	vldr	s12, [r7, #12]
 8007ff2:	eddf 5a78 	vldr	s11, [pc, #480]	; 80081d4 <HAL_RCCEx_GetPLL3ClockFreq+0x288>
 8007ff6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007ffa:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007ffe:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8008002:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8008006:	ee67 7a27 	vmul.f32	s15, s14, s15
 800800a:	edc7 7a07 	vstr	s15, [r7, #28]
      }
      else
      {
        pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
      }
      break;
 800800e:	e087      	b.n	8008120 <HAL_RCCEx_GetPLL3ClockFreq+0x1d4>
        pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 8008010:	697b      	ldr	r3, [r7, #20]
 8008012:	ee07 3a90 	vmov	s15, r3
 8008016:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800801a:	eddf 6a6f 	vldr	s13, [pc, #444]	; 80081d8 <HAL_RCCEx_GetPLL3ClockFreq+0x28c>
 800801e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8008022:	4b6a      	ldr	r3, [pc, #424]	; (80081cc <HAL_RCCEx_GetPLL3ClockFreq+0x280>)
 8008024:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008026:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800802a:	ee07 3a90 	vmov	s15, r3
 800802e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8008032:	ed97 6a03 	vldr	s12, [r7, #12]
 8008036:	eddf 5a67 	vldr	s11, [pc, #412]	; 80081d4 <HAL_RCCEx_GetPLL3ClockFreq+0x288>
 800803a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800803e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8008042:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8008046:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800804a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800804e:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8008052:	e065      	b.n	8008120 <HAL_RCCEx_GetPLL3ClockFreq+0x1d4>
    case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
      pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 8008054:	697b      	ldr	r3, [r7, #20]
 8008056:	ee07 3a90 	vmov	s15, r3
 800805a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800805e:	eddf 6a5f 	vldr	s13, [pc, #380]	; 80081dc <HAL_RCCEx_GetPLL3ClockFreq+0x290>
 8008062:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8008066:	4b59      	ldr	r3, [pc, #356]	; (80081cc <HAL_RCCEx_GetPLL3ClockFreq+0x280>)
 8008068:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800806a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800806e:	ee07 3a90 	vmov	s15, r3
 8008072:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8008076:	ed97 6a03 	vldr	s12, [r7, #12]
 800807a:	eddf 5a56 	vldr	s11, [pc, #344]	; 80081d4 <HAL_RCCEx_GetPLL3ClockFreq+0x288>
 800807e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8008082:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8008086:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800808a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800808e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008092:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8008096:	e043      	b.n	8008120 <HAL_RCCEx_GetPLL3ClockFreq+0x1d4>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 8008098:	697b      	ldr	r3, [r7, #20]
 800809a:	ee07 3a90 	vmov	s15, r3
 800809e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80080a2:	eddf 6a4f 	vldr	s13, [pc, #316]	; 80081e0 <HAL_RCCEx_GetPLL3ClockFreq+0x294>
 80080a6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80080aa:	4b48      	ldr	r3, [pc, #288]	; (80081cc <HAL_RCCEx_GetPLL3ClockFreq+0x280>)
 80080ac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80080ae:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80080b2:	ee07 3a90 	vmov	s15, r3
 80080b6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80080ba:	ed97 6a03 	vldr	s12, [r7, #12]
 80080be:	eddf 5a45 	vldr	s11, [pc, #276]	; 80081d4 <HAL_RCCEx_GetPLL3ClockFreq+0x288>
 80080c2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80080c6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80080ca:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 80080ce:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80080d2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80080d6:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 80080da:	e021      	b.n	8008120 <HAL_RCCEx_GetPLL3ClockFreq+0x1d4>

    default:
      pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 80080dc:	697b      	ldr	r3, [r7, #20]
 80080de:	ee07 3a90 	vmov	s15, r3
 80080e2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80080e6:	eddf 6a3d 	vldr	s13, [pc, #244]	; 80081dc <HAL_RCCEx_GetPLL3ClockFreq+0x290>
 80080ea:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80080ee:	4b37      	ldr	r3, [pc, #220]	; (80081cc <HAL_RCCEx_GetPLL3ClockFreq+0x280>)
 80080f0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80080f2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80080f6:	ee07 3a90 	vmov	s15, r3
 80080fa:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80080fe:	ed97 6a03 	vldr	s12, [r7, #12]
 8008102:	eddf 5a34 	vldr	s11, [pc, #208]	; 80081d4 <HAL_RCCEx_GetPLL3ClockFreq+0x288>
 8008106:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800810a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800810e:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8008112:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8008116:	ee67 7a27 	vmul.f32	s15, s14, s15
 800811a:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 800811e:	bf00      	nop
    }
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco/((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_P3) >>9)  + (float_t)1 )) ;
 8008120:	4b2a      	ldr	r3, [pc, #168]	; (80081cc <HAL_RCCEx_GetPLL3ClockFreq+0x280>)
 8008122:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008124:	0a5b      	lsrs	r3, r3, #9
 8008126:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800812a:	ee07 3a90 	vmov	s15, r3
 800812e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008132:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8008136:	ee37 7a87 	vadd.f32	s14, s15, s14
 800813a:	edd7 6a07 	vldr	s13, [r7, #28]
 800813e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8008142:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8008146:	ee17 2a90 	vmov	r2, s15
 800814a:	687b      	ldr	r3, [r7, #4]
 800814c:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco/((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_Q3) >>16) + (float_t)1 )) ;
 800814e:	4b1f      	ldr	r3, [pc, #124]	; (80081cc <HAL_RCCEx_GetPLL3ClockFreq+0x280>)
 8008150:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008152:	0c1b      	lsrs	r3, r3, #16
 8008154:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8008158:	ee07 3a90 	vmov	s15, r3
 800815c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008160:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8008164:	ee37 7a87 	vadd.f32	s14, s15, s14
 8008168:	edd7 6a07 	vldr	s13, [r7, #28]
 800816c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8008170:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8008174:	ee17 2a90 	vmov	r2, s15
 8008178:	687b      	ldr	r3, [r7, #4]
 800817a:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco/((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_R3) >>24) + (float_t)1 )) ;
 800817c:	4b13      	ldr	r3, [pc, #76]	; (80081cc <HAL_RCCEx_GetPLL3ClockFreq+0x280>)
 800817e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008180:	0e1b      	lsrs	r3, r3, #24
 8008182:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8008186:	ee07 3a90 	vmov	s15, r3
 800818a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800818e:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8008192:	ee37 7a87 	vadd.f32	s14, s15, s14
 8008196:	edd7 6a07 	vldr	s13, [r7, #28]
 800819a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800819e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80081a2:	ee17 2a90 	vmov	r2, s15
 80081a6:	687b      	ldr	r3, [r7, #4]
 80081a8:	609a      	str	r2, [r3, #8]
    PLL3_Clocks->PLL3_P_Frequency = 0U;
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
    PLL3_Clocks->PLL3_R_Frequency = 0U;
  }

}
 80081aa:	e008      	b.n	80081be <HAL_RCCEx_GetPLL3ClockFreq+0x272>
    PLL3_Clocks->PLL3_P_Frequency = 0U;
 80081ac:	687b      	ldr	r3, [r7, #4]
 80081ae:	2200      	movs	r2, #0
 80081b0:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
 80081b2:	687b      	ldr	r3, [r7, #4]
 80081b4:	2200      	movs	r2, #0
 80081b6:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = 0U;
 80081b8:	687b      	ldr	r3, [r7, #4]
 80081ba:	2200      	movs	r2, #0
 80081bc:	609a      	str	r2, [r3, #8]
}
 80081be:	bf00      	nop
 80081c0:	3724      	adds	r7, #36	; 0x24
 80081c2:	46bd      	mov	sp, r7
 80081c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80081c8:	4770      	bx	lr
 80081ca:	bf00      	nop
 80081cc:	58024400 	.word	0x58024400
 80081d0:	03d09000 	.word	0x03d09000
 80081d4:	46000000 	.word	0x46000000
 80081d8:	4c742400 	.word	0x4c742400
 80081dc:	4a742400 	.word	0x4a742400
 80081e0:	4b371b00 	.word	0x4b371b00

080081e4 <HAL_RCCEx_GetD1SysClockFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCCEx_GetD1SysClockFreq(void)
{
 80081e4:	b580      	push	{r7, lr}
 80081e6:	af00      	add	r7, sp, #0
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 80081e8:	f7fe f9f2 	bl	80065d0 <HAL_RCC_GetSysClockFreq>
 80081ec:	4601      	mov	r1, r0
 80081ee:	4b08      	ldr	r3, [pc, #32]	; (8008210 <HAL_RCCEx_GetD1SysClockFreq+0x2c>)
 80081f0:	699b      	ldr	r3, [r3, #24]
 80081f2:	0a1b      	lsrs	r3, r3, #8
 80081f4:	f003 030f 	and.w	r3, r3, #15
 80081f8:	4a06      	ldr	r2, [pc, #24]	; (8008214 <HAL_RCCEx_GetD1SysClockFreq+0x30>)
 80081fa:	5cd3      	ldrb	r3, [r2, r3]
 80081fc:	f003 031f 	and.w	r3, r3, #31
 8008200:	fa21 f303 	lsr.w	r3, r1, r3
 8008204:	4a04      	ldr	r2, [pc, #16]	; (8008218 <HAL_RCCEx_GetD1SysClockFreq+0x34>)
 8008206:	6013      	str	r3, [r2, #0]
  return SystemCoreClock;
 8008208:	4b03      	ldr	r3, [pc, #12]	; (8008218 <HAL_RCCEx_GetD1SysClockFreq+0x34>)
 800820a:	681b      	ldr	r3, [r3, #0]
}
 800820c:	4618      	mov	r0, r3
 800820e:	bd80      	pop	{r7, pc}
 8008210:	58024400 	.word	0x58024400
 8008214:	080110d0 	.word	0x080110d0
 8008218:	24000000 	.word	0x24000000

0800821c <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(RCC_PLL2InitTypeDef *pll2, uint32_t Divider)
{
 800821c:	b580      	push	{r7, lr}
 800821e:	b084      	sub	sp, #16
 8008220:	af00      	add	r7, sp, #0
 8008222:	6078      	str	r0, [r7, #4]
 8008224:	6039      	str	r1, [r7, #0]

  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8008226:	2300      	movs	r3, #0
 8008228:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL2M_VALUE(pll2->PLL2M));
 800822a:	687b      	ldr	r3, [r7, #4]
 800822c:	681b      	ldr	r3, [r3, #0]
 800822e:	2b00      	cmp	r3, #0
 8008230:	d003      	beq.n	800823a <RCCEx_PLL2_Config+0x1e>
 8008232:	687b      	ldr	r3, [r7, #4]
 8008234:	681b      	ldr	r3, [r3, #0]
 8008236:	2b3f      	cmp	r3, #63	; 0x3f
 8008238:	d904      	bls.n	8008244 <RCCEx_PLL2_Config+0x28>
 800823a:	f640 2186 	movw	r1, #2694	; 0xa86
 800823e:	4885      	ldr	r0, [pc, #532]	; (8008454 <RCCEx_PLL2_Config+0x238>)
 8008240:	f7f8 ff72 	bl	8001128 <assert_failed>
  assert_param(IS_RCC_PLL2N_VALUE(pll2->PLL2N));
 8008244:	687b      	ldr	r3, [r7, #4]
 8008246:	685b      	ldr	r3, [r3, #4]
 8008248:	2b03      	cmp	r3, #3
 800824a:	d904      	bls.n	8008256 <RCCEx_PLL2_Config+0x3a>
 800824c:	687b      	ldr	r3, [r7, #4]
 800824e:	685b      	ldr	r3, [r3, #4]
 8008250:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8008254:	d904      	bls.n	8008260 <RCCEx_PLL2_Config+0x44>
 8008256:	f640 2187 	movw	r1, #2695	; 0xa87
 800825a:	487e      	ldr	r0, [pc, #504]	; (8008454 <RCCEx_PLL2_Config+0x238>)
 800825c:	f7f8 ff64 	bl	8001128 <assert_failed>
  assert_param(IS_RCC_PLL2P_VALUE(pll2->PLL2P));
 8008260:	687b      	ldr	r3, [r7, #4]
 8008262:	689b      	ldr	r3, [r3, #8]
 8008264:	2b00      	cmp	r3, #0
 8008266:	d003      	beq.n	8008270 <RCCEx_PLL2_Config+0x54>
 8008268:	687b      	ldr	r3, [r7, #4]
 800826a:	689b      	ldr	r3, [r3, #8]
 800826c:	2b80      	cmp	r3, #128	; 0x80
 800826e:	d904      	bls.n	800827a <RCCEx_PLL2_Config+0x5e>
 8008270:	f640 2188 	movw	r1, #2696	; 0xa88
 8008274:	4877      	ldr	r0, [pc, #476]	; (8008454 <RCCEx_PLL2_Config+0x238>)
 8008276:	f7f8 ff57 	bl	8001128 <assert_failed>
  assert_param(IS_RCC_PLL2R_VALUE(pll2->PLL2R));
 800827a:	687b      	ldr	r3, [r7, #4]
 800827c:	691b      	ldr	r3, [r3, #16]
 800827e:	2b00      	cmp	r3, #0
 8008280:	d003      	beq.n	800828a <RCCEx_PLL2_Config+0x6e>
 8008282:	687b      	ldr	r3, [r7, #4]
 8008284:	691b      	ldr	r3, [r3, #16]
 8008286:	2b80      	cmp	r3, #128	; 0x80
 8008288:	d904      	bls.n	8008294 <RCCEx_PLL2_Config+0x78>
 800828a:	f640 2189 	movw	r1, #2697	; 0xa89
 800828e:	4871      	ldr	r0, [pc, #452]	; (8008454 <RCCEx_PLL2_Config+0x238>)
 8008290:	f7f8 ff4a 	bl	8001128 <assert_failed>
  assert_param(IS_RCC_PLL2Q_VALUE(pll2->PLL2Q));
 8008294:	687b      	ldr	r3, [r7, #4]
 8008296:	68db      	ldr	r3, [r3, #12]
 8008298:	2b00      	cmp	r3, #0
 800829a:	d003      	beq.n	80082a4 <RCCEx_PLL2_Config+0x88>
 800829c:	687b      	ldr	r3, [r7, #4]
 800829e:	68db      	ldr	r3, [r3, #12]
 80082a0:	2b80      	cmp	r3, #128	; 0x80
 80082a2:	d904      	bls.n	80082ae <RCCEx_PLL2_Config+0x92>
 80082a4:	f640 218a 	movw	r1, #2698	; 0xa8a
 80082a8:	486a      	ldr	r0, [pc, #424]	; (8008454 <RCCEx_PLL2_Config+0x238>)
 80082aa:	f7f8 ff3d 	bl	8001128 <assert_failed>
  assert_param(IS_RCC_PLL2RGE_VALUE(pll2->PLL2RGE));
 80082ae:	687b      	ldr	r3, [r7, #4]
 80082b0:	695b      	ldr	r3, [r3, #20]
 80082b2:	2b00      	cmp	r3, #0
 80082b4:	d010      	beq.n	80082d8 <RCCEx_PLL2_Config+0xbc>
 80082b6:	687b      	ldr	r3, [r7, #4]
 80082b8:	695b      	ldr	r3, [r3, #20]
 80082ba:	2b40      	cmp	r3, #64	; 0x40
 80082bc:	d00c      	beq.n	80082d8 <RCCEx_PLL2_Config+0xbc>
 80082be:	687b      	ldr	r3, [r7, #4]
 80082c0:	695b      	ldr	r3, [r3, #20]
 80082c2:	2b80      	cmp	r3, #128	; 0x80
 80082c4:	d008      	beq.n	80082d8 <RCCEx_PLL2_Config+0xbc>
 80082c6:	687b      	ldr	r3, [r7, #4]
 80082c8:	695b      	ldr	r3, [r3, #20]
 80082ca:	2bc0      	cmp	r3, #192	; 0xc0
 80082cc:	d004      	beq.n	80082d8 <RCCEx_PLL2_Config+0xbc>
 80082ce:	f640 218b 	movw	r1, #2699	; 0xa8b
 80082d2:	4860      	ldr	r0, [pc, #384]	; (8008454 <RCCEx_PLL2_Config+0x238>)
 80082d4:	f7f8 ff28 	bl	8001128 <assert_failed>
  assert_param(IS_RCC_PLL2VCO_VALUE(pll2->PLL2VCOSEL));
 80082d8:	687b      	ldr	r3, [r7, #4]
 80082da:	699b      	ldr	r3, [r3, #24]
 80082dc:	2b00      	cmp	r3, #0
 80082de:	d008      	beq.n	80082f2 <RCCEx_PLL2_Config+0xd6>
 80082e0:	687b      	ldr	r3, [r7, #4]
 80082e2:	699b      	ldr	r3, [r3, #24]
 80082e4:	2b20      	cmp	r3, #32
 80082e6:	d004      	beq.n	80082f2 <RCCEx_PLL2_Config+0xd6>
 80082e8:	f640 218c 	movw	r1, #2700	; 0xa8c
 80082ec:	4859      	ldr	r0, [pc, #356]	; (8008454 <RCCEx_PLL2_Config+0x238>)
 80082ee:	f7f8 ff1b 	bl	8001128 <assert_failed>
  assert_param(IS_RCC_PLLFRACN_VALUE(pll2->PLL2FRACN));
 80082f2:	687b      	ldr	r3, [r7, #4]
 80082f4:	69db      	ldr	r3, [r3, #28]
 80082f6:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80082fa:	d304      	bcc.n	8008306 <RCCEx_PLL2_Config+0xea>
 80082fc:	f640 218d 	movw	r1, #2701	; 0xa8d
 8008300:	4854      	ldr	r0, [pc, #336]	; (8008454 <RCCEx_PLL2_Config+0x238>)
 8008302:	f7f8 ff11 	bl	8001128 <assert_failed>

  /* Check that PLL2 OSC clock source is already set */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8008306:	4b54      	ldr	r3, [pc, #336]	; (8008458 <RCCEx_PLL2_Config+0x23c>)
 8008308:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800830a:	f003 0303 	and.w	r3, r3, #3
 800830e:	2b03      	cmp	r3, #3
 8008310:	d101      	bne.n	8008316 <RCCEx_PLL2_Config+0xfa>
  {
    return HAL_ERROR;
 8008312:	2301      	movs	r3, #1
 8008314:	e099      	b.n	800844a <RCCEx_PLL2_Config+0x22e>


  else
  {
    /* Disable  PLL2. */
    __HAL_RCC_PLL2_DISABLE();
 8008316:	4b50      	ldr	r3, [pc, #320]	; (8008458 <RCCEx_PLL2_Config+0x23c>)
 8008318:	681b      	ldr	r3, [r3, #0]
 800831a:	4a4f      	ldr	r2, [pc, #316]	; (8008458 <RCCEx_PLL2_Config+0x23c>)
 800831c:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8008320:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8008322:	f7f9 fb5d 	bl	80019e0 <HAL_GetTick>
 8008326:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8008328:	e008      	b.n	800833c <RCCEx_PLL2_Config+0x120>
    {
      if( (HAL_GetTick() - tickstart ) > PLL2_TIMEOUT_VALUE)
 800832a:	f7f9 fb59 	bl	80019e0 <HAL_GetTick>
 800832e:	4602      	mov	r2, r0
 8008330:	68bb      	ldr	r3, [r7, #8]
 8008332:	1ad3      	subs	r3, r2, r3
 8008334:	2b02      	cmp	r3, #2
 8008336:	d901      	bls.n	800833c <RCCEx_PLL2_Config+0x120>
      {
        return HAL_TIMEOUT;
 8008338:	2303      	movs	r3, #3
 800833a:	e086      	b.n	800844a <RCCEx_PLL2_Config+0x22e>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 800833c:	4b46      	ldr	r3, [pc, #280]	; (8008458 <RCCEx_PLL2_Config+0x23c>)
 800833e:	681b      	ldr	r3, [r3, #0]
 8008340:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8008344:	2b00      	cmp	r3, #0
 8008346:	d1f0      	bne.n	800832a <RCCEx_PLL2_Config+0x10e>
      }
    }

    /* Configure PLL2 multiplication and division factors. */
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 8008348:	4b43      	ldr	r3, [pc, #268]	; (8008458 <RCCEx_PLL2_Config+0x23c>)
 800834a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800834c:	f423 327c 	bic.w	r2, r3, #258048	; 0x3f000
 8008350:	687b      	ldr	r3, [r7, #4]
 8008352:	681b      	ldr	r3, [r3, #0]
 8008354:	031b      	lsls	r3, r3, #12
 8008356:	4940      	ldr	r1, [pc, #256]	; (8008458 <RCCEx_PLL2_Config+0x23c>)
 8008358:	4313      	orrs	r3, r2
 800835a:	628b      	str	r3, [r1, #40]	; 0x28
 800835c:	687b      	ldr	r3, [r7, #4]
 800835e:	685b      	ldr	r3, [r3, #4]
 8008360:	3b01      	subs	r3, #1
 8008362:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8008366:	687b      	ldr	r3, [r7, #4]
 8008368:	689b      	ldr	r3, [r3, #8]
 800836a:	3b01      	subs	r3, #1
 800836c:	025b      	lsls	r3, r3, #9
 800836e:	b29b      	uxth	r3, r3
 8008370:	431a      	orrs	r2, r3
 8008372:	687b      	ldr	r3, [r7, #4]
 8008374:	68db      	ldr	r3, [r3, #12]
 8008376:	3b01      	subs	r3, #1
 8008378:	041b      	lsls	r3, r3, #16
 800837a:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 800837e:	431a      	orrs	r2, r3
 8008380:	687b      	ldr	r3, [r7, #4]
 8008382:	691b      	ldr	r3, [r3, #16]
 8008384:	3b01      	subs	r3, #1
 8008386:	061b      	lsls	r3, r3, #24
 8008388:	f003 43fe 	and.w	r3, r3, #2130706432	; 0x7f000000
 800838c:	4932      	ldr	r1, [pc, #200]	; (8008458 <RCCEx_PLL2_Config+0x23c>)
 800838e:	4313      	orrs	r3, r2
 8008390:	638b      	str	r3, [r1, #56]	; 0x38
                          pll2->PLL2P,
                          pll2->PLL2Q,
                          pll2->PLL2R);

    /* Select PLL2 input reference frequency range: VCI */
    __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
 8008392:	4b31      	ldr	r3, [pc, #196]	; (8008458 <RCCEx_PLL2_Config+0x23c>)
 8008394:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008396:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 800839a:	687b      	ldr	r3, [r7, #4]
 800839c:	695b      	ldr	r3, [r3, #20]
 800839e:	492e      	ldr	r1, [pc, #184]	; (8008458 <RCCEx_PLL2_Config+0x23c>)
 80083a0:	4313      	orrs	r3, r2
 80083a2:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Select PLL2 output frequency range : VCO */
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 80083a4:	4b2c      	ldr	r3, [pc, #176]	; (8008458 <RCCEx_PLL2_Config+0x23c>)
 80083a6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80083a8:	f023 0220 	bic.w	r2, r3, #32
 80083ac:	687b      	ldr	r3, [r7, #4]
 80083ae:	699b      	ldr	r3, [r3, #24]
 80083b0:	4929      	ldr	r1, [pc, #164]	; (8008458 <RCCEx_PLL2_Config+0x23c>)
 80083b2:	4313      	orrs	r3, r2
 80083b4:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Disable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_DISABLE();
 80083b6:	4b28      	ldr	r3, [pc, #160]	; (8008458 <RCCEx_PLL2_Config+0x23c>)
 80083b8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80083ba:	4a27      	ldr	r2, [pc, #156]	; (8008458 <RCCEx_PLL2_Config+0x23c>)
 80083bc:	f023 0310 	bic.w	r3, r3, #16
 80083c0:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 80083c2:	4b25      	ldr	r3, [pc, #148]	; (8008458 <RCCEx_PLL2_Config+0x23c>)
 80083c4:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80083c6:	4b25      	ldr	r3, [pc, #148]	; (800845c <RCCEx_PLL2_Config+0x240>)
 80083c8:	4013      	ands	r3, r2
 80083ca:	687a      	ldr	r2, [r7, #4]
 80083cc:	69d2      	ldr	r2, [r2, #28]
 80083ce:	00d2      	lsls	r2, r2, #3
 80083d0:	4921      	ldr	r1, [pc, #132]	; (8008458 <RCCEx_PLL2_Config+0x23c>)
 80083d2:	4313      	orrs	r3, r2
 80083d4:	63cb      	str	r3, [r1, #60]	; 0x3c

    /* Enable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_ENABLE();
 80083d6:	4b20      	ldr	r3, [pc, #128]	; (8008458 <RCCEx_PLL2_Config+0x23c>)
 80083d8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80083da:	4a1f      	ldr	r2, [pc, #124]	; (8008458 <RCCEx_PLL2_Config+0x23c>)
 80083dc:	f043 0310 	orr.w	r3, r3, #16
 80083e0:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Enable the PLL2 clock output */
    if(Divider == DIVIDER_P_UPDATE)
 80083e2:	683b      	ldr	r3, [r7, #0]
 80083e4:	2b00      	cmp	r3, #0
 80083e6:	d106      	bne.n	80083f6 <RCCEx_PLL2_Config+0x1da>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 80083e8:	4b1b      	ldr	r3, [pc, #108]	; (8008458 <RCCEx_PLL2_Config+0x23c>)
 80083ea:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80083ec:	4a1a      	ldr	r2, [pc, #104]	; (8008458 <RCCEx_PLL2_Config+0x23c>)
 80083ee:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 80083f2:	62d3      	str	r3, [r2, #44]	; 0x2c
 80083f4:	e00f      	b.n	8008416 <RCCEx_PLL2_Config+0x1fa>
    }
    else if(Divider == DIVIDER_Q_UPDATE)
 80083f6:	683b      	ldr	r3, [r7, #0]
 80083f8:	2b01      	cmp	r3, #1
 80083fa:	d106      	bne.n	800840a <RCCEx_PLL2_Config+0x1ee>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
 80083fc:	4b16      	ldr	r3, [pc, #88]	; (8008458 <RCCEx_PLL2_Config+0x23c>)
 80083fe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008400:	4a15      	ldr	r2, [pc, #84]	; (8008458 <RCCEx_PLL2_Config+0x23c>)
 8008402:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8008406:	62d3      	str	r3, [r2, #44]	; 0x2c
 8008408:	e005      	b.n	8008416 <RCCEx_PLL2_Config+0x1fa>
    }
    else
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 800840a:	4b13      	ldr	r3, [pc, #76]	; (8008458 <RCCEx_PLL2_Config+0x23c>)
 800840c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800840e:	4a12      	ldr	r2, [pc, #72]	; (8008458 <RCCEx_PLL2_Config+0x23c>)
 8008410:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8008414:	62d3      	str	r3, [r2, #44]	; 0x2c
    }

    /* Enable  PLL2. */
    __HAL_RCC_PLL2_ENABLE();
 8008416:	4b10      	ldr	r3, [pc, #64]	; (8008458 <RCCEx_PLL2_Config+0x23c>)
 8008418:	681b      	ldr	r3, [r3, #0]
 800841a:	4a0f      	ldr	r2, [pc, #60]	; (8008458 <RCCEx_PLL2_Config+0x23c>)
 800841c:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8008420:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8008422:	f7f9 fadd 	bl	80019e0 <HAL_GetTick>
 8008426:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL2 is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8008428:	e008      	b.n	800843c <RCCEx_PLL2_Config+0x220>
    {
      if( (HAL_GetTick() - tickstart ) > PLL2_TIMEOUT_VALUE)
 800842a:	f7f9 fad9 	bl	80019e0 <HAL_GetTick>
 800842e:	4602      	mov	r2, r0
 8008430:	68bb      	ldr	r3, [r7, #8]
 8008432:	1ad3      	subs	r3, r2, r3
 8008434:	2b02      	cmp	r3, #2
 8008436:	d901      	bls.n	800843c <RCCEx_PLL2_Config+0x220>
      {
        return HAL_TIMEOUT;
 8008438:	2303      	movs	r3, #3
 800843a:	e006      	b.n	800844a <RCCEx_PLL2_Config+0x22e>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 800843c:	4b06      	ldr	r3, [pc, #24]	; (8008458 <RCCEx_PLL2_Config+0x23c>)
 800843e:	681b      	ldr	r3, [r3, #0]
 8008440:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8008444:	2b00      	cmp	r3, #0
 8008446:	d0f0      	beq.n	800842a <RCCEx_PLL2_Config+0x20e>
    }

  }


  return status;
 8008448:	7bfb      	ldrb	r3, [r7, #15]
}
 800844a:	4618      	mov	r0, r3
 800844c:	3710      	adds	r7, #16
 800844e:	46bd      	mov	sp, r7
 8008450:	bd80      	pop	{r7, pc}
 8008452:	bf00      	nop
 8008454:	08010c00 	.word	0x08010c00
 8008458:	58024400 	.word	0x58024400
 800845c:	ffff0007 	.word	0xffff0007

08008460 <RCCEx_PLL3_Config>:
  * @note   PLL3 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(RCC_PLL3InitTypeDef *pll3, uint32_t Divider)
{
 8008460:	b580      	push	{r7, lr}
 8008462:	b084      	sub	sp, #16
 8008464:	af00      	add	r7, sp, #0
 8008466:	6078      	str	r0, [r7, #4]
 8008468:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800846a:	2300      	movs	r3, #0
 800846c:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL3M_VALUE(pll3->PLL3M));
 800846e:	687b      	ldr	r3, [r7, #4]
 8008470:	681b      	ldr	r3, [r3, #0]
 8008472:	2b00      	cmp	r3, #0
 8008474:	d003      	beq.n	800847e <RCCEx_PLL3_Config+0x1e>
 8008476:	687b      	ldr	r3, [r7, #4]
 8008478:	681b      	ldr	r3, [r3, #0]
 800847a:	2b3f      	cmp	r3, #63	; 0x3f
 800847c:	d904      	bls.n	8008488 <RCCEx_PLL3_Config+0x28>
 800847e:	f640 21ee 	movw	r1, #2798	; 0xaee
 8008482:	4887      	ldr	r0, [pc, #540]	; (80086a0 <RCCEx_PLL3_Config+0x240>)
 8008484:	f7f8 fe50 	bl	8001128 <assert_failed>
  assert_param(IS_RCC_PLL3N_VALUE(pll3->PLL3N));
 8008488:	687b      	ldr	r3, [r7, #4]
 800848a:	685b      	ldr	r3, [r3, #4]
 800848c:	2b03      	cmp	r3, #3
 800848e:	d904      	bls.n	800849a <RCCEx_PLL3_Config+0x3a>
 8008490:	687b      	ldr	r3, [r7, #4]
 8008492:	685b      	ldr	r3, [r3, #4]
 8008494:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8008498:	d904      	bls.n	80084a4 <RCCEx_PLL3_Config+0x44>
 800849a:	f640 21ef 	movw	r1, #2799	; 0xaef
 800849e:	4880      	ldr	r0, [pc, #512]	; (80086a0 <RCCEx_PLL3_Config+0x240>)
 80084a0:	f7f8 fe42 	bl	8001128 <assert_failed>
  assert_param(IS_RCC_PLL3P_VALUE(pll3->PLL3P));
 80084a4:	687b      	ldr	r3, [r7, #4]
 80084a6:	689b      	ldr	r3, [r3, #8]
 80084a8:	2b00      	cmp	r3, #0
 80084aa:	d003      	beq.n	80084b4 <RCCEx_PLL3_Config+0x54>
 80084ac:	687b      	ldr	r3, [r7, #4]
 80084ae:	689b      	ldr	r3, [r3, #8]
 80084b0:	2b80      	cmp	r3, #128	; 0x80
 80084b2:	d904      	bls.n	80084be <RCCEx_PLL3_Config+0x5e>
 80084b4:	f44f 612f 	mov.w	r1, #2800	; 0xaf0
 80084b8:	4879      	ldr	r0, [pc, #484]	; (80086a0 <RCCEx_PLL3_Config+0x240>)
 80084ba:	f7f8 fe35 	bl	8001128 <assert_failed>
  assert_param(IS_RCC_PLL3R_VALUE(pll3->PLL3R));
 80084be:	687b      	ldr	r3, [r7, #4]
 80084c0:	691b      	ldr	r3, [r3, #16]
 80084c2:	2b00      	cmp	r3, #0
 80084c4:	d003      	beq.n	80084ce <RCCEx_PLL3_Config+0x6e>
 80084c6:	687b      	ldr	r3, [r7, #4]
 80084c8:	691b      	ldr	r3, [r3, #16]
 80084ca:	2b80      	cmp	r3, #128	; 0x80
 80084cc:	d904      	bls.n	80084d8 <RCCEx_PLL3_Config+0x78>
 80084ce:	f640 21f1 	movw	r1, #2801	; 0xaf1
 80084d2:	4873      	ldr	r0, [pc, #460]	; (80086a0 <RCCEx_PLL3_Config+0x240>)
 80084d4:	f7f8 fe28 	bl	8001128 <assert_failed>
  assert_param(IS_RCC_PLL3Q_VALUE(pll3->PLL3Q));
 80084d8:	687b      	ldr	r3, [r7, #4]
 80084da:	68db      	ldr	r3, [r3, #12]
 80084dc:	2b00      	cmp	r3, #0
 80084de:	d003      	beq.n	80084e8 <RCCEx_PLL3_Config+0x88>
 80084e0:	687b      	ldr	r3, [r7, #4]
 80084e2:	68db      	ldr	r3, [r3, #12]
 80084e4:	2b80      	cmp	r3, #128	; 0x80
 80084e6:	d904      	bls.n	80084f2 <RCCEx_PLL3_Config+0x92>
 80084e8:	f640 21f2 	movw	r1, #2802	; 0xaf2
 80084ec:	486c      	ldr	r0, [pc, #432]	; (80086a0 <RCCEx_PLL3_Config+0x240>)
 80084ee:	f7f8 fe1b 	bl	8001128 <assert_failed>
  assert_param(IS_RCC_PLL3RGE_VALUE(pll3->PLL3RGE));
 80084f2:	687b      	ldr	r3, [r7, #4]
 80084f4:	695b      	ldr	r3, [r3, #20]
 80084f6:	2b00      	cmp	r3, #0
 80084f8:	d013      	beq.n	8008522 <RCCEx_PLL3_Config+0xc2>
 80084fa:	687b      	ldr	r3, [r7, #4]
 80084fc:	695b      	ldr	r3, [r3, #20]
 80084fe:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8008502:	d00e      	beq.n	8008522 <RCCEx_PLL3_Config+0xc2>
 8008504:	687b      	ldr	r3, [r7, #4]
 8008506:	695b      	ldr	r3, [r3, #20]
 8008508:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800850c:	d009      	beq.n	8008522 <RCCEx_PLL3_Config+0xc2>
 800850e:	687b      	ldr	r3, [r7, #4]
 8008510:	695b      	ldr	r3, [r3, #20]
 8008512:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8008516:	d004      	beq.n	8008522 <RCCEx_PLL3_Config+0xc2>
 8008518:	f640 21f3 	movw	r1, #2803	; 0xaf3
 800851c:	4860      	ldr	r0, [pc, #384]	; (80086a0 <RCCEx_PLL3_Config+0x240>)
 800851e:	f7f8 fe03 	bl	8001128 <assert_failed>
  assert_param(IS_RCC_PLL3VCO_VALUE(pll3->PLL3VCOSEL));
 8008522:	687b      	ldr	r3, [r7, #4]
 8008524:	699b      	ldr	r3, [r3, #24]
 8008526:	2b00      	cmp	r3, #0
 8008528:	d009      	beq.n	800853e <RCCEx_PLL3_Config+0xde>
 800852a:	687b      	ldr	r3, [r7, #4]
 800852c:	699b      	ldr	r3, [r3, #24]
 800852e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8008532:	d004      	beq.n	800853e <RCCEx_PLL3_Config+0xde>
 8008534:	f640 21f4 	movw	r1, #2804	; 0xaf4
 8008538:	4859      	ldr	r0, [pc, #356]	; (80086a0 <RCCEx_PLL3_Config+0x240>)
 800853a:	f7f8 fdf5 	bl	8001128 <assert_failed>
  assert_param(IS_RCC_PLLFRACN_VALUE(pll3->PLL3FRACN));
 800853e:	687b      	ldr	r3, [r7, #4]
 8008540:	69db      	ldr	r3, [r3, #28]
 8008542:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8008546:	d304      	bcc.n	8008552 <RCCEx_PLL3_Config+0xf2>
 8008548:	f640 21f5 	movw	r1, #2805	; 0xaf5
 800854c:	4854      	ldr	r0, [pc, #336]	; (80086a0 <RCCEx_PLL3_Config+0x240>)
 800854e:	f7f8 fdeb 	bl	8001128 <assert_failed>

  /* Check that PLL3 OSC clock source is already set */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8008552:	4b54      	ldr	r3, [pc, #336]	; (80086a4 <RCCEx_PLL3_Config+0x244>)
 8008554:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008556:	f003 0303 	and.w	r3, r3, #3
 800855a:	2b03      	cmp	r3, #3
 800855c:	d101      	bne.n	8008562 <RCCEx_PLL3_Config+0x102>
  {
    return HAL_ERROR;
 800855e:	2301      	movs	r3, #1
 8008560:	e099      	b.n	8008696 <RCCEx_PLL3_Config+0x236>


  else
  {
    /* Disable  PLL3. */
    __HAL_RCC_PLL3_DISABLE();
 8008562:	4b50      	ldr	r3, [pc, #320]	; (80086a4 <RCCEx_PLL3_Config+0x244>)
 8008564:	681b      	ldr	r3, [r3, #0]
 8008566:	4a4f      	ldr	r2, [pc, #316]	; (80086a4 <RCCEx_PLL3_Config+0x244>)
 8008568:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800856c:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800856e:	f7f9 fa37 	bl	80019e0 <HAL_GetTick>
 8008572:	60b8      	str	r0, [r7, #8]
    /* Wait till PLL3 is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8008574:	e008      	b.n	8008588 <RCCEx_PLL3_Config+0x128>
    {
      if( (HAL_GetTick() - tickstart ) > PLL3_TIMEOUT_VALUE)
 8008576:	f7f9 fa33 	bl	80019e0 <HAL_GetTick>
 800857a:	4602      	mov	r2, r0
 800857c:	68bb      	ldr	r3, [r7, #8]
 800857e:	1ad3      	subs	r3, r2, r3
 8008580:	2b02      	cmp	r3, #2
 8008582:	d901      	bls.n	8008588 <RCCEx_PLL3_Config+0x128>
      {
        return HAL_TIMEOUT;
 8008584:	2303      	movs	r3, #3
 8008586:	e086      	b.n	8008696 <RCCEx_PLL3_Config+0x236>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8008588:	4b46      	ldr	r3, [pc, #280]	; (80086a4 <RCCEx_PLL3_Config+0x244>)
 800858a:	681b      	ldr	r3, [r3, #0]
 800858c:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8008590:	2b00      	cmp	r3, #0
 8008592:	d1f0      	bne.n	8008576 <RCCEx_PLL3_Config+0x116>
      }
    }

    /* Configure the PLL3  multiplication and division factors. */
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 8008594:	4b43      	ldr	r3, [pc, #268]	; (80086a4 <RCCEx_PLL3_Config+0x244>)
 8008596:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008598:	f023 727c 	bic.w	r2, r3, #66060288	; 0x3f00000
 800859c:	687b      	ldr	r3, [r7, #4]
 800859e:	681b      	ldr	r3, [r3, #0]
 80085a0:	051b      	lsls	r3, r3, #20
 80085a2:	4940      	ldr	r1, [pc, #256]	; (80086a4 <RCCEx_PLL3_Config+0x244>)
 80085a4:	4313      	orrs	r3, r2
 80085a6:	628b      	str	r3, [r1, #40]	; 0x28
 80085a8:	687b      	ldr	r3, [r7, #4]
 80085aa:	685b      	ldr	r3, [r3, #4]
 80085ac:	3b01      	subs	r3, #1
 80085ae:	f3c3 0208 	ubfx	r2, r3, #0, #9
 80085b2:	687b      	ldr	r3, [r7, #4]
 80085b4:	689b      	ldr	r3, [r3, #8]
 80085b6:	3b01      	subs	r3, #1
 80085b8:	025b      	lsls	r3, r3, #9
 80085ba:	b29b      	uxth	r3, r3
 80085bc:	431a      	orrs	r2, r3
 80085be:	687b      	ldr	r3, [r7, #4]
 80085c0:	68db      	ldr	r3, [r3, #12]
 80085c2:	3b01      	subs	r3, #1
 80085c4:	041b      	lsls	r3, r3, #16
 80085c6:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 80085ca:	431a      	orrs	r2, r3
 80085cc:	687b      	ldr	r3, [r7, #4]
 80085ce:	691b      	ldr	r3, [r3, #16]
 80085d0:	3b01      	subs	r3, #1
 80085d2:	061b      	lsls	r3, r3, #24
 80085d4:	f003 43fe 	and.w	r3, r3, #2130706432	; 0x7f000000
 80085d8:	4932      	ldr	r1, [pc, #200]	; (80086a4 <RCCEx_PLL3_Config+0x244>)
 80085da:	4313      	orrs	r3, r2
 80085dc:	640b      	str	r3, [r1, #64]	; 0x40
                          pll3->PLL3P,
                          pll3->PLL3Q,
                          pll3->PLL3R);

    /* Select PLL3 input reference frequency range: VCI */
    __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 80085de:	4b31      	ldr	r3, [pc, #196]	; (80086a4 <RCCEx_PLL3_Config+0x244>)
 80085e0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80085e2:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 80085e6:	687b      	ldr	r3, [r7, #4]
 80085e8:	695b      	ldr	r3, [r3, #20]
 80085ea:	492e      	ldr	r1, [pc, #184]	; (80086a4 <RCCEx_PLL3_Config+0x244>)
 80085ec:	4313      	orrs	r3, r2
 80085ee:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Select PLL3 output frequency range : VCO */
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 80085f0:	4b2c      	ldr	r3, [pc, #176]	; (80086a4 <RCCEx_PLL3_Config+0x244>)
 80085f2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80085f4:	f423 7200 	bic.w	r2, r3, #512	; 0x200
 80085f8:	687b      	ldr	r3, [r7, #4]
 80085fa:	699b      	ldr	r3, [r3, #24]
 80085fc:	4929      	ldr	r1, [pc, #164]	; (80086a4 <RCCEx_PLL3_Config+0x244>)
 80085fe:	4313      	orrs	r3, r2
 8008600:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Disable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_DISABLE();
 8008602:	4b28      	ldr	r3, [pc, #160]	; (80086a4 <RCCEx_PLL3_Config+0x244>)
 8008604:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008606:	4a27      	ldr	r2, [pc, #156]	; (80086a4 <RCCEx_PLL3_Config+0x244>)
 8008608:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800860c:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 800860e:	4b25      	ldr	r3, [pc, #148]	; (80086a4 <RCCEx_PLL3_Config+0x244>)
 8008610:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8008612:	4b25      	ldr	r3, [pc, #148]	; (80086a8 <RCCEx_PLL3_Config+0x248>)
 8008614:	4013      	ands	r3, r2
 8008616:	687a      	ldr	r2, [r7, #4]
 8008618:	69d2      	ldr	r2, [r2, #28]
 800861a:	00d2      	lsls	r2, r2, #3
 800861c:	4921      	ldr	r1, [pc, #132]	; (80086a4 <RCCEx_PLL3_Config+0x244>)
 800861e:	4313      	orrs	r3, r2
 8008620:	644b      	str	r3, [r1, #68]	; 0x44

    /* Enable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_ENABLE();
 8008622:	4b20      	ldr	r3, [pc, #128]	; (80086a4 <RCCEx_PLL3_Config+0x244>)
 8008624:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008626:	4a1f      	ldr	r2, [pc, #124]	; (80086a4 <RCCEx_PLL3_Config+0x244>)
 8008628:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800862c:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Enable the PLL3 clock output */
    if(Divider == DIVIDER_P_UPDATE)
 800862e:	683b      	ldr	r3, [r7, #0]
 8008630:	2b00      	cmp	r3, #0
 8008632:	d106      	bne.n	8008642 <RCCEx_PLL3_Config+0x1e2>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 8008634:	4b1b      	ldr	r3, [pc, #108]	; (80086a4 <RCCEx_PLL3_Config+0x244>)
 8008636:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008638:	4a1a      	ldr	r2, [pc, #104]	; (80086a4 <RCCEx_PLL3_Config+0x244>)
 800863a:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 800863e:	62d3      	str	r3, [r2, #44]	; 0x2c
 8008640:	e00f      	b.n	8008662 <RCCEx_PLL3_Config+0x202>
    }
    else if(Divider == DIVIDER_Q_UPDATE)
 8008642:	683b      	ldr	r3, [r7, #0]
 8008644:	2b01      	cmp	r3, #1
 8008646:	d106      	bne.n	8008656 <RCCEx_PLL3_Config+0x1f6>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 8008648:	4b16      	ldr	r3, [pc, #88]	; (80086a4 <RCCEx_PLL3_Config+0x244>)
 800864a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800864c:	4a15      	ldr	r2, [pc, #84]	; (80086a4 <RCCEx_PLL3_Config+0x244>)
 800864e:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8008652:	62d3      	str	r3, [r2, #44]	; 0x2c
 8008654:	e005      	b.n	8008662 <RCCEx_PLL3_Config+0x202>
    }
    else
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 8008656:	4b13      	ldr	r3, [pc, #76]	; (80086a4 <RCCEx_PLL3_Config+0x244>)
 8008658:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800865a:	4a12      	ldr	r2, [pc, #72]	; (80086a4 <RCCEx_PLL3_Config+0x244>)
 800865c:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8008660:	62d3      	str	r3, [r2, #44]	; 0x2c
    }

    /* Enable  PLL3. */
    __HAL_RCC_PLL3_ENABLE();
 8008662:	4b10      	ldr	r3, [pc, #64]	; (80086a4 <RCCEx_PLL3_Config+0x244>)
 8008664:	681b      	ldr	r3, [r3, #0]
 8008666:	4a0f      	ldr	r2, [pc, #60]	; (80086a4 <RCCEx_PLL3_Config+0x244>)
 8008668:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800866c:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800866e:	f7f9 f9b7 	bl	80019e0 <HAL_GetTick>
 8008672:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL3 is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8008674:	e008      	b.n	8008688 <RCCEx_PLL3_Config+0x228>
    {
      if( (HAL_GetTick() - tickstart ) > PLL3_TIMEOUT_VALUE)
 8008676:	f7f9 f9b3 	bl	80019e0 <HAL_GetTick>
 800867a:	4602      	mov	r2, r0
 800867c:	68bb      	ldr	r3, [r7, #8]
 800867e:	1ad3      	subs	r3, r2, r3
 8008680:	2b02      	cmp	r3, #2
 8008682:	d901      	bls.n	8008688 <RCCEx_PLL3_Config+0x228>
      {
        return HAL_TIMEOUT;
 8008684:	2303      	movs	r3, #3
 8008686:	e006      	b.n	8008696 <RCCEx_PLL3_Config+0x236>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8008688:	4b06      	ldr	r3, [pc, #24]	; (80086a4 <RCCEx_PLL3_Config+0x244>)
 800868a:	681b      	ldr	r3, [r3, #0]
 800868c:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8008690:	2b00      	cmp	r3, #0
 8008692:	d0f0      	beq.n	8008676 <RCCEx_PLL3_Config+0x216>
    }

  }


  return status;
 8008694:	7bfb      	ldrb	r3, [r7, #15]
}
 8008696:	4618      	mov	r0, r3
 8008698:	3710      	adds	r7, #16
 800869a:	46bd      	mov	sp, r7
 800869c:	bd80      	pop	{r7, pc}
 800869e:	bf00      	nop
 80086a0:	08010c00 	.word	0x08010c00
 80086a4:	58024400 	.word	0x58024400
 80086a8:	ffff0007 	.word	0xffff0007

080086ac <HAL_SPI_Init>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80086ac:	b580      	push	{r7, lr}
 80086ae:	b084      	sub	sp, #16
 80086b0:	af00      	add	r7, sp, #0
 80086b2:	6078      	str	r0, [r7, #4]
  uint32_t crc_length = 0UL;
 80086b4:	2300      	movs	r3, #0
 80086b6:	60fb      	str	r3, [r7, #12]
  uint32_t packet_length;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80086b8:	687b      	ldr	r3, [r7, #4]
 80086ba:	2b00      	cmp	r3, #0
 80086bc:	d101      	bne.n	80086c2 <HAL_SPI_Init+0x16>
  {
    return HAL_ERROR;
 80086be:	2301      	movs	r3, #1
 80086c0:	e285      	b.n	8008bce <HAL_SPI_Init+0x522>
  }

  /* Check the parameters */
  assert_param(IS_SPI_ALL_INSTANCE(hspi->Instance));
 80086c2:	687b      	ldr	r3, [r7, #4]
 80086c4:	681b      	ldr	r3, [r3, #0]
 80086c6:	4a96      	ldr	r2, [pc, #600]	; (8008920 <HAL_SPI_Init+0x274>)
 80086c8:	4293      	cmp	r3, r2
 80086ca:	d01c      	beq.n	8008706 <HAL_SPI_Init+0x5a>
 80086cc:	687b      	ldr	r3, [r7, #4]
 80086ce:	681b      	ldr	r3, [r3, #0]
 80086d0:	4a94      	ldr	r2, [pc, #592]	; (8008924 <HAL_SPI_Init+0x278>)
 80086d2:	4293      	cmp	r3, r2
 80086d4:	d017      	beq.n	8008706 <HAL_SPI_Init+0x5a>
 80086d6:	687b      	ldr	r3, [r7, #4]
 80086d8:	681b      	ldr	r3, [r3, #0]
 80086da:	4a93      	ldr	r2, [pc, #588]	; (8008928 <HAL_SPI_Init+0x27c>)
 80086dc:	4293      	cmp	r3, r2
 80086de:	d012      	beq.n	8008706 <HAL_SPI_Init+0x5a>
 80086e0:	687b      	ldr	r3, [r7, #4]
 80086e2:	681b      	ldr	r3, [r3, #0]
 80086e4:	4a91      	ldr	r2, [pc, #580]	; (800892c <HAL_SPI_Init+0x280>)
 80086e6:	4293      	cmp	r3, r2
 80086e8:	d00d      	beq.n	8008706 <HAL_SPI_Init+0x5a>
 80086ea:	687b      	ldr	r3, [r7, #4]
 80086ec:	681b      	ldr	r3, [r3, #0]
 80086ee:	4a90      	ldr	r2, [pc, #576]	; (8008930 <HAL_SPI_Init+0x284>)
 80086f0:	4293      	cmp	r3, r2
 80086f2:	d008      	beq.n	8008706 <HAL_SPI_Init+0x5a>
 80086f4:	687b      	ldr	r3, [r7, #4]
 80086f6:	681b      	ldr	r3, [r3, #0]
 80086f8:	4a8e      	ldr	r2, [pc, #568]	; (8008934 <HAL_SPI_Init+0x288>)
 80086fa:	4293      	cmp	r3, r2
 80086fc:	d003      	beq.n	8008706 <HAL_SPI_Init+0x5a>
 80086fe:	21f7      	movs	r1, #247	; 0xf7
 8008700:	488d      	ldr	r0, [pc, #564]	; (8008938 <HAL_SPI_Init+0x28c>)
 8008702:	f7f8 fd11 	bl	8001128 <assert_failed>
  assert_param(IS_SPI_MODE(hspi->Init.Mode));
 8008706:	687b      	ldr	r3, [r7, #4]
 8008708:	685b      	ldr	r3, [r3, #4]
 800870a:	2b00      	cmp	r3, #0
 800870c:	d008      	beq.n	8008720 <HAL_SPI_Init+0x74>
 800870e:	687b      	ldr	r3, [r7, #4]
 8008710:	685b      	ldr	r3, [r3, #4]
 8008712:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8008716:	d003      	beq.n	8008720 <HAL_SPI_Init+0x74>
 8008718:	21f8      	movs	r1, #248	; 0xf8
 800871a:	4887      	ldr	r0, [pc, #540]	; (8008938 <HAL_SPI_Init+0x28c>)
 800871c:	f7f8 fd04 	bl	8001128 <assert_failed>
  assert_param(IS_SPI_DIRECTION(hspi->Init.Direction));
 8008720:	687b      	ldr	r3, [r7, #4]
 8008722:	689b      	ldr	r3, [r3, #8]
 8008724:	2b00      	cmp	r3, #0
 8008726:	d012      	beq.n	800874e <HAL_SPI_Init+0xa2>
 8008728:	687b      	ldr	r3, [r7, #4]
 800872a:	689b      	ldr	r3, [r3, #8]
 800872c:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8008730:	d00d      	beq.n	800874e <HAL_SPI_Init+0xa2>
 8008732:	687b      	ldr	r3, [r7, #4]
 8008734:	689b      	ldr	r3, [r3, #8]
 8008736:	f5b3 2fc0 	cmp.w	r3, #393216	; 0x60000
 800873a:	d008      	beq.n	800874e <HAL_SPI_Init+0xa2>
 800873c:	687b      	ldr	r3, [r7, #4]
 800873e:	689b      	ldr	r3, [r3, #8]
 8008740:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8008744:	d003      	beq.n	800874e <HAL_SPI_Init+0xa2>
 8008746:	21f9      	movs	r1, #249	; 0xf9
 8008748:	487b      	ldr	r0, [pc, #492]	; (8008938 <HAL_SPI_Init+0x28c>)
 800874a:	f7f8 fced 	bl	8001128 <assert_failed>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
 800874e:	687b      	ldr	r3, [r7, #4]
 8008750:	68db      	ldr	r3, [r3, #12]
 8008752:	2b1f      	cmp	r3, #31
 8008754:	d077      	beq.n	8008846 <HAL_SPI_Init+0x19a>
 8008756:	687b      	ldr	r3, [r7, #4]
 8008758:	68db      	ldr	r3, [r3, #12]
 800875a:	2b1e      	cmp	r3, #30
 800875c:	d073      	beq.n	8008846 <HAL_SPI_Init+0x19a>
 800875e:	687b      	ldr	r3, [r7, #4]
 8008760:	68db      	ldr	r3, [r3, #12]
 8008762:	2b1d      	cmp	r3, #29
 8008764:	d06f      	beq.n	8008846 <HAL_SPI_Init+0x19a>
 8008766:	687b      	ldr	r3, [r7, #4]
 8008768:	68db      	ldr	r3, [r3, #12]
 800876a:	2b1c      	cmp	r3, #28
 800876c:	d06b      	beq.n	8008846 <HAL_SPI_Init+0x19a>
 800876e:	687b      	ldr	r3, [r7, #4]
 8008770:	68db      	ldr	r3, [r3, #12]
 8008772:	2b1b      	cmp	r3, #27
 8008774:	d067      	beq.n	8008846 <HAL_SPI_Init+0x19a>
 8008776:	687b      	ldr	r3, [r7, #4]
 8008778:	68db      	ldr	r3, [r3, #12]
 800877a:	2b1a      	cmp	r3, #26
 800877c:	d063      	beq.n	8008846 <HAL_SPI_Init+0x19a>
 800877e:	687b      	ldr	r3, [r7, #4]
 8008780:	68db      	ldr	r3, [r3, #12]
 8008782:	2b19      	cmp	r3, #25
 8008784:	d05f      	beq.n	8008846 <HAL_SPI_Init+0x19a>
 8008786:	687b      	ldr	r3, [r7, #4]
 8008788:	68db      	ldr	r3, [r3, #12]
 800878a:	2b18      	cmp	r3, #24
 800878c:	d05b      	beq.n	8008846 <HAL_SPI_Init+0x19a>
 800878e:	687b      	ldr	r3, [r7, #4]
 8008790:	68db      	ldr	r3, [r3, #12]
 8008792:	2b17      	cmp	r3, #23
 8008794:	d057      	beq.n	8008846 <HAL_SPI_Init+0x19a>
 8008796:	687b      	ldr	r3, [r7, #4]
 8008798:	68db      	ldr	r3, [r3, #12]
 800879a:	2b16      	cmp	r3, #22
 800879c:	d053      	beq.n	8008846 <HAL_SPI_Init+0x19a>
 800879e:	687b      	ldr	r3, [r7, #4]
 80087a0:	68db      	ldr	r3, [r3, #12]
 80087a2:	2b15      	cmp	r3, #21
 80087a4:	d04f      	beq.n	8008846 <HAL_SPI_Init+0x19a>
 80087a6:	687b      	ldr	r3, [r7, #4]
 80087a8:	68db      	ldr	r3, [r3, #12]
 80087aa:	2b14      	cmp	r3, #20
 80087ac:	d04b      	beq.n	8008846 <HAL_SPI_Init+0x19a>
 80087ae:	687b      	ldr	r3, [r7, #4]
 80087b0:	68db      	ldr	r3, [r3, #12]
 80087b2:	2b13      	cmp	r3, #19
 80087b4:	d047      	beq.n	8008846 <HAL_SPI_Init+0x19a>
 80087b6:	687b      	ldr	r3, [r7, #4]
 80087b8:	68db      	ldr	r3, [r3, #12]
 80087ba:	2b15      	cmp	r3, #21
 80087bc:	d043      	beq.n	8008846 <HAL_SPI_Init+0x19a>
 80087be:	687b      	ldr	r3, [r7, #4]
 80087c0:	68db      	ldr	r3, [r3, #12]
 80087c2:	2b12      	cmp	r3, #18
 80087c4:	d03f      	beq.n	8008846 <HAL_SPI_Init+0x19a>
 80087c6:	687b      	ldr	r3, [r7, #4]
 80087c8:	68db      	ldr	r3, [r3, #12]
 80087ca:	2b11      	cmp	r3, #17
 80087cc:	d03b      	beq.n	8008846 <HAL_SPI_Init+0x19a>
 80087ce:	687b      	ldr	r3, [r7, #4]
 80087d0:	68db      	ldr	r3, [r3, #12]
 80087d2:	2b10      	cmp	r3, #16
 80087d4:	d037      	beq.n	8008846 <HAL_SPI_Init+0x19a>
 80087d6:	687b      	ldr	r3, [r7, #4]
 80087d8:	68db      	ldr	r3, [r3, #12]
 80087da:	2b0f      	cmp	r3, #15
 80087dc:	d033      	beq.n	8008846 <HAL_SPI_Init+0x19a>
 80087de:	687b      	ldr	r3, [r7, #4]
 80087e0:	68db      	ldr	r3, [r3, #12]
 80087e2:	2b0e      	cmp	r3, #14
 80087e4:	d02f      	beq.n	8008846 <HAL_SPI_Init+0x19a>
 80087e6:	687b      	ldr	r3, [r7, #4]
 80087e8:	68db      	ldr	r3, [r3, #12]
 80087ea:	2b0d      	cmp	r3, #13
 80087ec:	d02b      	beq.n	8008846 <HAL_SPI_Init+0x19a>
 80087ee:	687b      	ldr	r3, [r7, #4]
 80087f0:	68db      	ldr	r3, [r3, #12]
 80087f2:	2b0c      	cmp	r3, #12
 80087f4:	d027      	beq.n	8008846 <HAL_SPI_Init+0x19a>
 80087f6:	687b      	ldr	r3, [r7, #4]
 80087f8:	68db      	ldr	r3, [r3, #12]
 80087fa:	2b0b      	cmp	r3, #11
 80087fc:	d023      	beq.n	8008846 <HAL_SPI_Init+0x19a>
 80087fe:	687b      	ldr	r3, [r7, #4]
 8008800:	68db      	ldr	r3, [r3, #12]
 8008802:	2b0a      	cmp	r3, #10
 8008804:	d01f      	beq.n	8008846 <HAL_SPI_Init+0x19a>
 8008806:	687b      	ldr	r3, [r7, #4]
 8008808:	68db      	ldr	r3, [r3, #12]
 800880a:	2b09      	cmp	r3, #9
 800880c:	d01b      	beq.n	8008846 <HAL_SPI_Init+0x19a>
 800880e:	687b      	ldr	r3, [r7, #4]
 8008810:	68db      	ldr	r3, [r3, #12]
 8008812:	2b08      	cmp	r3, #8
 8008814:	d017      	beq.n	8008846 <HAL_SPI_Init+0x19a>
 8008816:	687b      	ldr	r3, [r7, #4]
 8008818:	68db      	ldr	r3, [r3, #12]
 800881a:	2b07      	cmp	r3, #7
 800881c:	d013      	beq.n	8008846 <HAL_SPI_Init+0x19a>
 800881e:	687b      	ldr	r3, [r7, #4]
 8008820:	68db      	ldr	r3, [r3, #12]
 8008822:	2b06      	cmp	r3, #6
 8008824:	d00f      	beq.n	8008846 <HAL_SPI_Init+0x19a>
 8008826:	687b      	ldr	r3, [r7, #4]
 8008828:	68db      	ldr	r3, [r3, #12]
 800882a:	2b05      	cmp	r3, #5
 800882c:	d00b      	beq.n	8008846 <HAL_SPI_Init+0x19a>
 800882e:	687b      	ldr	r3, [r7, #4]
 8008830:	68db      	ldr	r3, [r3, #12]
 8008832:	2b04      	cmp	r3, #4
 8008834:	d007      	beq.n	8008846 <HAL_SPI_Init+0x19a>
 8008836:	687b      	ldr	r3, [r7, #4]
 8008838:	68db      	ldr	r3, [r3, #12]
 800883a:	2b03      	cmp	r3, #3
 800883c:	d003      	beq.n	8008846 <HAL_SPI_Init+0x19a>
 800883e:	21fa      	movs	r1, #250	; 0xfa
 8008840:	483d      	ldr	r0, [pc, #244]	; (8008938 <HAL_SPI_Init+0x28c>)
 8008842:	f7f8 fc71 	bl	8001128 <assert_failed>
  assert_param(IS_SPI_FIFOTHRESHOLD(hspi->Init.FifoThreshold));
 8008846:	687b      	ldr	r3, [r7, #4]
 8008848:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800884a:	2b00      	cmp	r3, #0
 800884c:	d047      	beq.n	80088de <HAL_SPI_Init+0x232>
 800884e:	687b      	ldr	r3, [r7, #4]
 8008850:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008852:	2b20      	cmp	r3, #32
 8008854:	d043      	beq.n	80088de <HAL_SPI_Init+0x232>
 8008856:	687b      	ldr	r3, [r7, #4]
 8008858:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800885a:	2b40      	cmp	r3, #64	; 0x40
 800885c:	d03f      	beq.n	80088de <HAL_SPI_Init+0x232>
 800885e:	687b      	ldr	r3, [r7, #4]
 8008860:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008862:	2b60      	cmp	r3, #96	; 0x60
 8008864:	d03b      	beq.n	80088de <HAL_SPI_Init+0x232>
 8008866:	687b      	ldr	r3, [r7, #4]
 8008868:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800886a:	2b80      	cmp	r3, #128	; 0x80
 800886c:	d037      	beq.n	80088de <HAL_SPI_Init+0x232>
 800886e:	687b      	ldr	r3, [r7, #4]
 8008870:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008872:	2ba0      	cmp	r3, #160	; 0xa0
 8008874:	d033      	beq.n	80088de <HAL_SPI_Init+0x232>
 8008876:	687b      	ldr	r3, [r7, #4]
 8008878:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800887a:	2bc0      	cmp	r3, #192	; 0xc0
 800887c:	d02f      	beq.n	80088de <HAL_SPI_Init+0x232>
 800887e:	687b      	ldr	r3, [r7, #4]
 8008880:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008882:	2be0      	cmp	r3, #224	; 0xe0
 8008884:	d02b      	beq.n	80088de <HAL_SPI_Init+0x232>
 8008886:	687b      	ldr	r3, [r7, #4]
 8008888:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800888a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800888e:	d026      	beq.n	80088de <HAL_SPI_Init+0x232>
 8008890:	687b      	ldr	r3, [r7, #4]
 8008892:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008894:	f5b3 7f90 	cmp.w	r3, #288	; 0x120
 8008898:	d021      	beq.n	80088de <HAL_SPI_Init+0x232>
 800889a:	687b      	ldr	r3, [r7, #4]
 800889c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800889e:	f5b3 7fa0 	cmp.w	r3, #320	; 0x140
 80088a2:	d01c      	beq.n	80088de <HAL_SPI_Init+0x232>
 80088a4:	687b      	ldr	r3, [r7, #4]
 80088a6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80088a8:	f5b3 7fb0 	cmp.w	r3, #352	; 0x160
 80088ac:	d017      	beq.n	80088de <HAL_SPI_Init+0x232>
 80088ae:	687b      	ldr	r3, [r7, #4]
 80088b0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80088b2:	f5b3 7fc0 	cmp.w	r3, #384	; 0x180
 80088b6:	d012      	beq.n	80088de <HAL_SPI_Init+0x232>
 80088b8:	687b      	ldr	r3, [r7, #4]
 80088ba:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80088bc:	f5b3 7fd0 	cmp.w	r3, #416	; 0x1a0
 80088c0:	d00d      	beq.n	80088de <HAL_SPI_Init+0x232>
 80088c2:	687b      	ldr	r3, [r7, #4]
 80088c4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80088c6:	f5b3 7fe0 	cmp.w	r3, #448	; 0x1c0
 80088ca:	d008      	beq.n	80088de <HAL_SPI_Init+0x232>
 80088cc:	687b      	ldr	r3, [r7, #4]
 80088ce:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80088d0:	f5b3 7ff0 	cmp.w	r3, #480	; 0x1e0
 80088d4:	d003      	beq.n	80088de <HAL_SPI_Init+0x232>
 80088d6:	21fb      	movs	r1, #251	; 0xfb
 80088d8:	4817      	ldr	r0, [pc, #92]	; (8008938 <HAL_SPI_Init+0x28c>)
 80088da:	f7f8 fc25 	bl	8001128 <assert_failed>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
 80088de:	687b      	ldr	r3, [r7, #4]
 80088e0:	699b      	ldr	r3, [r3, #24]
 80088e2:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 80088e6:	d00c      	beq.n	8008902 <HAL_SPI_Init+0x256>
 80088e8:	687b      	ldr	r3, [r7, #4]
 80088ea:	699b      	ldr	r3, [r3, #24]
 80088ec:	2b00      	cmp	r3, #0
 80088ee:	d008      	beq.n	8008902 <HAL_SPI_Init+0x256>
 80088f0:	687b      	ldr	r3, [r7, #4]
 80088f2:	699b      	ldr	r3, [r3, #24]
 80088f4:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80088f8:	d003      	beq.n	8008902 <HAL_SPI_Init+0x256>
 80088fa:	21fc      	movs	r1, #252	; 0xfc
 80088fc:	480e      	ldr	r0, [pc, #56]	; (8008938 <HAL_SPI_Init+0x28c>)
 80088fe:	f7f8 fc13 	bl	8001128 <assert_failed>
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
 8008902:	687b      	ldr	r3, [r7, #4]
 8008904:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008906:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800890a:	d017      	beq.n	800893c <HAL_SPI_Init+0x290>
 800890c:	687b      	ldr	r3, [r7, #4]
 800890e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008910:	2b00      	cmp	r3, #0
 8008912:	d013      	beq.n	800893c <HAL_SPI_Init+0x290>
 8008914:	21fd      	movs	r1, #253	; 0xfd
 8008916:	4808      	ldr	r0, [pc, #32]	; (8008938 <HAL_SPI_Init+0x28c>)
 8008918:	f7f8 fc06 	bl	8001128 <assert_failed>
 800891c:	e00e      	b.n	800893c <HAL_SPI_Init+0x290>
 800891e:	bf00      	nop
 8008920:	40013000 	.word	0x40013000
 8008924:	40003800 	.word	0x40003800
 8008928:	40003c00 	.word	0x40003c00
 800892c:	40013400 	.word	0x40013400
 8008930:	40015000 	.word	0x40015000
 8008934:	58001400 	.word	0x58001400
 8008938:	08010c3c 	.word	0x08010c3c
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
 800893c:	687b      	ldr	r3, [r7, #4]
 800893e:	69db      	ldr	r3, [r3, #28]
 8008940:	2b00      	cmp	r3, #0
 8008942:	d026      	beq.n	8008992 <HAL_SPI_Init+0x2e6>
 8008944:	687b      	ldr	r3, [r7, #4]
 8008946:	69db      	ldr	r3, [r3, #28]
 8008948:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800894c:	d021      	beq.n	8008992 <HAL_SPI_Init+0x2e6>
 800894e:	687b      	ldr	r3, [r7, #4]
 8008950:	69db      	ldr	r3, [r3, #28]
 8008952:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8008956:	d01c      	beq.n	8008992 <HAL_SPI_Init+0x2e6>
 8008958:	687b      	ldr	r3, [r7, #4]
 800895a:	69db      	ldr	r3, [r3, #28]
 800895c:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 8008960:	d017      	beq.n	8008992 <HAL_SPI_Init+0x2e6>
 8008962:	687b      	ldr	r3, [r7, #4]
 8008964:	69db      	ldr	r3, [r3, #28]
 8008966:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800896a:	d012      	beq.n	8008992 <HAL_SPI_Init+0x2e6>
 800896c:	687b      	ldr	r3, [r7, #4]
 800896e:	69db      	ldr	r3, [r3, #28]
 8008970:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8008974:	d00d      	beq.n	8008992 <HAL_SPI_Init+0x2e6>
 8008976:	687b      	ldr	r3, [r7, #4]
 8008978:	69db      	ldr	r3, [r3, #28]
 800897a:	f1b3 4fc0 	cmp.w	r3, #1610612736	; 0x60000000
 800897e:	d008      	beq.n	8008992 <HAL_SPI_Init+0x2e6>
 8008980:	687b      	ldr	r3, [r7, #4]
 8008982:	69db      	ldr	r3, [r3, #28]
 8008984:	f1b3 4fe0 	cmp.w	r3, #1879048192	; 0x70000000
 8008988:	d003      	beq.n	8008992 <HAL_SPI_Init+0x2e6>
 800898a:	21fe      	movs	r1, #254	; 0xfe
 800898c:	4892      	ldr	r0, [pc, #584]	; (8008bd8 <HAL_SPI_Init+0x52c>)
 800898e:	f7f8 fbcb 	bl	8001128 <assert_failed>
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
 8008992:	687b      	ldr	r3, [r7, #4]
 8008994:	6a1b      	ldr	r3, [r3, #32]
 8008996:	2b00      	cmp	r3, #0
 8008998:	d008      	beq.n	80089ac <HAL_SPI_Init+0x300>
 800899a:	687b      	ldr	r3, [r7, #4]
 800899c:	6a1b      	ldr	r3, [r3, #32]
 800899e:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 80089a2:	d003      	beq.n	80089ac <HAL_SPI_Init+0x300>
 80089a4:	21ff      	movs	r1, #255	; 0xff
 80089a6:	488c      	ldr	r0, [pc, #560]	; (8008bd8 <HAL_SPI_Init+0x52c>)
 80089a8:	f7f8 fbbe 	bl	8001128 <assert_failed>
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
 80089ac:	687b      	ldr	r3, [r7, #4]
 80089ae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80089b0:	2b00      	cmp	r3, #0
 80089b2:	d009      	beq.n	80089c8 <HAL_SPI_Init+0x31c>
 80089b4:	687b      	ldr	r3, [r7, #4]
 80089b6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80089b8:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 80089bc:	d004      	beq.n	80089c8 <HAL_SPI_Init+0x31c>
 80089be:	f44f 7180 	mov.w	r1, #256	; 0x100
 80089c2:	4885      	ldr	r0, [pc, #532]	; (8008bd8 <HAL_SPI_Init+0x52c>)
 80089c4:	f7f8 fbb0 	bl	8001128 <assert_failed>
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 80089c8:	687b      	ldr	r3, [r7, #4]
 80089ca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80089cc:	2b00      	cmp	r3, #0
 80089ce:	d11b      	bne.n	8008a08 <HAL_SPI_Init+0x35c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
 80089d0:	687b      	ldr	r3, [r7, #4]
 80089d2:	691b      	ldr	r3, [r3, #16]
 80089d4:	2b00      	cmp	r3, #0
 80089d6:	d009      	beq.n	80089ec <HAL_SPI_Init+0x340>
 80089d8:	687b      	ldr	r3, [r7, #4]
 80089da:	691b      	ldr	r3, [r3, #16]
 80089dc:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 80089e0:	d004      	beq.n	80089ec <HAL_SPI_Init+0x340>
 80089e2:	f240 1103 	movw	r1, #259	; 0x103
 80089e6:	487c      	ldr	r0, [pc, #496]	; (8008bd8 <HAL_SPI_Init+0x52c>)
 80089e8:	f7f8 fb9e 	bl	8001128 <assert_failed>
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));
 80089ec:	687b      	ldr	r3, [r7, #4]
 80089ee:	695b      	ldr	r3, [r3, #20]
 80089f0:	2b00      	cmp	r3, #0
 80089f2:	d009      	beq.n	8008a08 <HAL_SPI_Init+0x35c>
 80089f4:	687b      	ldr	r3, [r7, #4]
 80089f6:	695b      	ldr	r3, [r3, #20]
 80089f8:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80089fc:	d004      	beq.n	8008a08 <HAL_SPI_Init+0x35c>
 80089fe:	f44f 7182 	mov.w	r1, #260	; 0x104
 8008a02:	4875      	ldr	r0, [pc, #468]	; (8008bd8 <HAL_SPI_Init+0x52c>)
 8008a04:	f7f8 fb90 	bl	8001128 <assert_failed>
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
    assert_param(IS_SPI_CRC_INITIALIZATION_PATTERN(hspi->Init.TxCRCInitializationPattern));
    assert_param(IS_SPI_CRC_INITIALIZATION_PATTERN(hspi->Init.RxCRCInitializationPattern));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8008a08:	687b      	ldr	r3, [r7, #4]
 8008a0a:	2200      	movs	r2, #0
 8008a0c:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  /* Verify that the SPI instance supports Data Size higher than 16bits */
  if ((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (hspi->Init.DataSize > SPI_DATASIZE_16BIT))
 8008a0e:	687b      	ldr	r3, [r7, #4]
 8008a10:	681b      	ldr	r3, [r3, #0]
 8008a12:	4a72      	ldr	r2, [pc, #456]	; (8008bdc <HAL_SPI_Init+0x530>)
 8008a14:	4293      	cmp	r3, r2
 8008a16:	d00f      	beq.n	8008a38 <HAL_SPI_Init+0x38c>
 8008a18:	687b      	ldr	r3, [r7, #4]
 8008a1a:	681b      	ldr	r3, [r3, #0]
 8008a1c:	4a70      	ldr	r2, [pc, #448]	; (8008be0 <HAL_SPI_Init+0x534>)
 8008a1e:	4293      	cmp	r3, r2
 8008a20:	d00a      	beq.n	8008a38 <HAL_SPI_Init+0x38c>
 8008a22:	687b      	ldr	r3, [r7, #4]
 8008a24:	681b      	ldr	r3, [r3, #0]
 8008a26:	4a6f      	ldr	r2, [pc, #444]	; (8008be4 <HAL_SPI_Init+0x538>)
 8008a28:	4293      	cmp	r3, r2
 8008a2a:	d005      	beq.n	8008a38 <HAL_SPI_Init+0x38c>
 8008a2c:	687b      	ldr	r3, [r7, #4]
 8008a2e:	68db      	ldr	r3, [r3, #12]
 8008a30:	2b0f      	cmp	r3, #15
 8008a32:	d901      	bls.n	8008a38 <HAL_SPI_Init+0x38c>
  {
    return HAL_ERROR;
 8008a34:	2301      	movs	r3, #1
 8008a36:	e0ca      	b.n	8008bce <HAL_SPI_Init+0x522>
  }

  /* Verify that the SPI instance supports requested data packing */
  packet_length = SPI_GetPacketSize(hspi);
 8008a38:	6878      	ldr	r0, [r7, #4]
 8008a3a:	f000 fc9d 	bl	8009378 <SPI_GetPacketSize>
 8008a3e:	60b8      	str	r0, [r7, #8]
  if (((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_LOWEND_FIFO_SIZE)) ||
 8008a40:	687b      	ldr	r3, [r7, #4]
 8008a42:	681b      	ldr	r3, [r3, #0]
 8008a44:	4a65      	ldr	r2, [pc, #404]	; (8008bdc <HAL_SPI_Init+0x530>)
 8008a46:	4293      	cmp	r3, r2
 8008a48:	d00c      	beq.n	8008a64 <HAL_SPI_Init+0x3b8>
 8008a4a:	687b      	ldr	r3, [r7, #4]
 8008a4c:	681b      	ldr	r3, [r3, #0]
 8008a4e:	4a64      	ldr	r2, [pc, #400]	; (8008be0 <HAL_SPI_Init+0x534>)
 8008a50:	4293      	cmp	r3, r2
 8008a52:	d007      	beq.n	8008a64 <HAL_SPI_Init+0x3b8>
 8008a54:	687b      	ldr	r3, [r7, #4]
 8008a56:	681b      	ldr	r3, [r3, #0]
 8008a58:	4a62      	ldr	r2, [pc, #392]	; (8008be4 <HAL_SPI_Init+0x538>)
 8008a5a:	4293      	cmp	r3, r2
 8008a5c:	d002      	beq.n	8008a64 <HAL_SPI_Init+0x3b8>
 8008a5e:	68bb      	ldr	r3, [r7, #8]
 8008a60:	2b08      	cmp	r3, #8
 8008a62:	d811      	bhi.n	8008a88 <HAL_SPI_Init+0x3dc>
      ((IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_HIGHEND_FIFO_SIZE)))
 8008a64:	687b      	ldr	r3, [r7, #4]
 8008a66:	681b      	ldr	r3, [r3, #0]
  if (((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_LOWEND_FIFO_SIZE)) ||
 8008a68:	4a5c      	ldr	r2, [pc, #368]	; (8008bdc <HAL_SPI_Init+0x530>)
 8008a6a:	4293      	cmp	r3, r2
 8008a6c:	d009      	beq.n	8008a82 <HAL_SPI_Init+0x3d6>
      ((IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_HIGHEND_FIFO_SIZE)))
 8008a6e:	687b      	ldr	r3, [r7, #4]
 8008a70:	681b      	ldr	r3, [r3, #0]
 8008a72:	4a5b      	ldr	r2, [pc, #364]	; (8008be0 <HAL_SPI_Init+0x534>)
 8008a74:	4293      	cmp	r3, r2
 8008a76:	d004      	beq.n	8008a82 <HAL_SPI_Init+0x3d6>
 8008a78:	687b      	ldr	r3, [r7, #4]
 8008a7a:	681b      	ldr	r3, [r3, #0]
 8008a7c:	4a59      	ldr	r2, [pc, #356]	; (8008be4 <HAL_SPI_Init+0x538>)
 8008a7e:	4293      	cmp	r3, r2
 8008a80:	d104      	bne.n	8008a8c <HAL_SPI_Init+0x3e0>
 8008a82:	68bb      	ldr	r3, [r7, #8]
 8008a84:	2b10      	cmp	r3, #16
 8008a86:	d901      	bls.n	8008a8c <HAL_SPI_Init+0x3e0>
  {
    return HAL_ERROR;
 8008a88:	2301      	movs	r3, #1
 8008a8a:	e0a0      	b.n	8008bce <HAL_SPI_Init+0x522>
      return HAL_ERROR;
    }
  }
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8008a8c:	687b      	ldr	r3, [r7, #4]
 8008a8e:	f893 3081 	ldrb.w	r3, [r3, #129]	; 0x81
 8008a92:	b2db      	uxtb	r3, r3
 8008a94:	2b00      	cmp	r3, #0
 8008a96:	d106      	bne.n	8008aa6 <HAL_SPI_Init+0x3fa>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8008a98:	687b      	ldr	r3, [r7, #4]
 8008a9a:	2200      	movs	r2, #0
 8008a9c:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8008aa0:	6878      	ldr	r0, [r7, #4]
 8008aa2:	f7f8 fb47 	bl	8001134 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8008aa6:	687b      	ldr	r3, [r7, #4]
 8008aa8:	2202      	movs	r2, #2
 8008aaa:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8008aae:	687b      	ldr	r3, [r7, #4]
 8008ab0:	681b      	ldr	r3, [r3, #0]
 8008ab2:	681a      	ldr	r2, [r3, #0]
 8008ab4:	687b      	ldr	r3, [r7, #4]
 8008ab6:	681b      	ldr	r3, [r3, #0]
 8008ab8:	f022 0201 	bic.w	r2, r2, #1
 8008abc:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit, CRC calculation state, CRC Length */

  if ((hspi->Init.NSS == SPI_NSS_SOFT) && (hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_LOW))
 8008abe:	687b      	ldr	r3, [r7, #4]
 8008ac0:	699b      	ldr	r3, [r3, #24]
 8008ac2:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8008ac6:	d110      	bne.n	8008aea <HAL_SPI_Init+0x43e>
 8008ac8:	687b      	ldr	r3, [r7, #4]
 8008aca:	685b      	ldr	r3, [r3, #4]
 8008acc:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8008ad0:	d10b      	bne.n	8008aea <HAL_SPI_Init+0x43e>
 8008ad2:	687b      	ldr	r3, [r7, #4]
 8008ad4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008ad6:	2b00      	cmp	r3, #0
 8008ad8:	d107      	bne.n	8008aea <HAL_SPI_Init+0x43e>
  {
    SET_BIT(hspi->Instance->CR1, SPI_CR1_SSI);
 8008ada:	687b      	ldr	r3, [r7, #4]
 8008adc:	681b      	ldr	r3, [r3, #0]
 8008ade:	681a      	ldr	r2, [r3, #0]
 8008ae0:	687b      	ldr	r3, [r7, #4]
 8008ae2:	681b      	ldr	r3, [r3, #0]
 8008ae4:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8008ae8:	601a      	str	r2, [r3, #0]
  }

  /* SPIx CFG1 Configuration */
  WRITE_REG(hspi->Instance->CFG1, (hspi->Init.BaudRatePrescaler | hspi->Init.CRCCalculation | crc_length |
 8008aea:	687b      	ldr	r3, [r7, #4]
 8008aec:	69da      	ldr	r2, [r3, #28]
 8008aee:	687b      	ldr	r3, [r7, #4]
 8008af0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008af2:	431a      	orrs	r2, r3
 8008af4:	68fb      	ldr	r3, [r7, #12]
 8008af6:	431a      	orrs	r2, r3
 8008af8:	687b      	ldr	r3, [r7, #4]
 8008afa:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008afc:	ea42 0103 	orr.w	r1, r2, r3
 8008b00:	687b      	ldr	r3, [r7, #4]
 8008b02:	68da      	ldr	r2, [r3, #12]
 8008b04:	687b      	ldr	r3, [r7, #4]
 8008b06:	681b      	ldr	r3, [r3, #0]
 8008b08:	430a      	orrs	r2, r1
 8008b0a:	609a      	str	r2, [r3, #8]
                                   hspi->Init.FifoThreshold     | hspi->Init.DataSize));

  /* SPIx CFG2 Configuration */
  WRITE_REG(hspi->Instance->CFG2, (hspi->Init.NSSPMode     | hspi->Init.TIMode           | hspi->Init.NSSPolarity             |
 8008b0c:	687b      	ldr	r3, [r7, #4]
 8008b0e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8008b10:	687b      	ldr	r3, [r7, #4]
 8008b12:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008b14:	431a      	orrs	r2, r3
 8008b16:	687b      	ldr	r3, [r7, #4]
 8008b18:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008b1a:	431a      	orrs	r2, r3
 8008b1c:	687b      	ldr	r3, [r7, #4]
 8008b1e:	699b      	ldr	r3, [r3, #24]
 8008b20:	431a      	orrs	r2, r3
 8008b22:	687b      	ldr	r3, [r7, #4]
 8008b24:	691b      	ldr	r3, [r3, #16]
 8008b26:	431a      	orrs	r2, r3
 8008b28:	687b      	ldr	r3, [r7, #4]
 8008b2a:	695b      	ldr	r3, [r3, #20]
 8008b2c:	431a      	orrs	r2, r3
 8008b2e:	687b      	ldr	r3, [r7, #4]
 8008b30:	6a1b      	ldr	r3, [r3, #32]
 8008b32:	431a      	orrs	r2, r3
 8008b34:	687b      	ldr	r3, [r7, #4]
 8008b36:	685b      	ldr	r3, [r3, #4]
 8008b38:	431a      	orrs	r2, r3
 8008b3a:	687b      	ldr	r3, [r7, #4]
 8008b3c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8008b3e:	431a      	orrs	r2, r3
 8008b40:	687b      	ldr	r3, [r7, #4]
 8008b42:	689b      	ldr	r3, [r3, #8]
 8008b44:	431a      	orrs	r2, r3
 8008b46:	687b      	ldr	r3, [r7, #4]
 8008b48:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8008b4a:	ea42 0103 	orr.w	r1, r2, r3
 8008b4e:	687b      	ldr	r3, [r7, #4]
 8008b50:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8008b52:	687b      	ldr	r3, [r7, #4]
 8008b54:	681b      	ldr	r3, [r3, #0]
 8008b56:	430a      	orrs	r2, r1
 8008b58:	60da      	str	r2, [r3, #12]
    WRITE_REG(hspi->Instance->CRCPOLY, hspi->Init.CRCPolynomial);
  }
#endif /* USE_SPI_CRC */

  /* Insure that Underrun configuration is managed only by Salve */
  if (hspi->Init.Mode == SPI_MODE_SLAVE)
 8008b5a:	687b      	ldr	r3, [r7, #4]
 8008b5c:	685b      	ldr	r3, [r3, #4]
 8008b5e:	2b00      	cmp	r3, #0
 8008b60:	d113      	bne.n	8008b8a <HAL_SPI_Init+0x4de>
    /* Set Default Underrun configuration */
#if (USE_SPI_CRC != 0UL)
    if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_DISABLE)
#endif
    {
      MODIFY_REG(hspi->Instance->CFG1, SPI_CFG1_UDRDET, SPI_CFG1_UDRDET_0);
 8008b62:	687b      	ldr	r3, [r7, #4]
 8008b64:	681b      	ldr	r3, [r3, #0]
 8008b66:	689b      	ldr	r3, [r3, #8]
 8008b68:	f423 52c0 	bic.w	r2, r3, #6144	; 0x1800
 8008b6c:	687b      	ldr	r3, [r7, #4]
 8008b6e:	681b      	ldr	r3, [r3, #0]
 8008b70:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8008b74:	609a      	str	r2, [r3, #8]
    }
    MODIFY_REG(hspi->Instance->CFG1, SPI_CFG1_UDRCFG, SPI_CFG1_UDRCFG_1);
 8008b76:	687b      	ldr	r3, [r7, #4]
 8008b78:	681b      	ldr	r3, [r3, #0]
 8008b7a:	689b      	ldr	r3, [r3, #8]
 8008b7c:	f423 62c0 	bic.w	r2, r3, #1536	; 0x600
 8008b80:	687b      	ldr	r3, [r7, #4]
 8008b82:	681b      	ldr	r3, [r3, #0]
 8008b84:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8008b88:	609a      	str	r2, [r3, #8]
  }

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8008b8a:	687b      	ldr	r3, [r7, #4]
 8008b8c:	681b      	ldr	r3, [r3, #0]
 8008b8e:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8008b90:	687b      	ldr	r3, [r7, #4]
 8008b92:	681b      	ldr	r3, [r3, #0]
 8008b94:	f022 0201 	bic.w	r2, r2, #1
 8008b98:	651a      	str	r2, [r3, #80]	; 0x50
#endif /* SPI_I2SCFGR_I2SMOD */

  /* Insure that AFCNTR is managed only by Master */
  if ((hspi->Init.Mode & SPI_MODE_MASTER) == SPI_MODE_MASTER)
 8008b9a:	687b      	ldr	r3, [r7, #4]
 8008b9c:	685b      	ldr	r3, [r3, #4]
 8008b9e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8008ba2:	2b00      	cmp	r3, #0
 8008ba4:	d00a      	beq.n	8008bbc <HAL_SPI_Init+0x510>
  {
    /* Alternate function GPIOs control */
    MODIFY_REG(hspi->Instance->CFG2, SPI_CFG2_AFCNTR, (hspi->Init.MasterKeepIOState));
 8008ba6:	687b      	ldr	r3, [r7, #4]
 8008ba8:	681b      	ldr	r3, [r3, #0]
 8008baa:	68db      	ldr	r3, [r3, #12]
 8008bac:	f023 4100 	bic.w	r1, r3, #2147483648	; 0x80000000
 8008bb0:	687b      	ldr	r3, [r7, #4]
 8008bb2:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8008bb4:	687b      	ldr	r3, [r7, #4]
 8008bb6:	681b      	ldr	r3, [r3, #0]
 8008bb8:	430a      	orrs	r2, r1
 8008bba:	60da      	str	r2, [r3, #12]
  }

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8008bbc:	687b      	ldr	r3, [r7, #4]
 8008bbe:	2200      	movs	r2, #0
 8008bc0:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  hspi->State     = HAL_SPI_STATE_READY;
 8008bc4:	687b      	ldr	r3, [r7, #4]
 8008bc6:	2201      	movs	r2, #1
 8008bc8:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81

  return HAL_OK;
 8008bcc:	2300      	movs	r3, #0
}
 8008bce:	4618      	mov	r0, r3
 8008bd0:	3710      	adds	r7, #16
 8008bd2:	46bd      	mov	sp, r7
 8008bd4:	bd80      	pop	{r7, pc}
 8008bd6:	bf00      	nop
 8008bd8:	08010c3c 	.word	0x08010c3c
 8008bdc:	40013000 	.word	0x40013000
 8008be0:	40003800 	.word	0x40003800
 8008be4:	40003c00 	.word	0x40003c00

08008be8 <HAL_SPI_TransmitReceive>:
  * @param  Timeout: Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 8008be8:	b580      	push	{r7, lr}
 8008bea:	b08c      	sub	sp, #48	; 0x30
 8008bec:	af02      	add	r7, sp, #8
 8008bee:	60f8      	str	r0, [r7, #12]
 8008bf0:	60b9      	str	r1, [r7, #8]
 8008bf2:	607a      	str	r2, [r7, #4]
 8008bf4:	807b      	strh	r3, [r7, #2]
  HAL_SPI_StateTypeDef tmp_state;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8008bf6:	2300      	movs	r3, #0
 8008bf8:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  uint32_t   tmp_mode;
  uint16_t   initial_TxXferCount;
  uint16_t   initial_RxXferCount;

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));
 8008bfc:	68fb      	ldr	r3, [r7, #12]
 8008bfe:	689b      	ldr	r3, [r3, #8]
 8008c00:	2b00      	cmp	r3, #0
 8008c02:	d004      	beq.n	8008c0e <HAL_SPI_TransmitReceive+0x26>
 8008c04:	f240 41c2 	movw	r1, #1218	; 0x4c2
 8008c08:	489a      	ldr	r0, [pc, #616]	; (8008e74 <HAL_SPI_TransmitReceive+0x28c>)
 8008c0a:	f7f8 fa8d 	bl	8001128 <assert_failed>

  /* Process Locked */
  __HAL_LOCK(hspi);
 8008c0e:	68fb      	ldr	r3, [r7, #12]
 8008c10:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 8008c14:	2b01      	cmp	r3, #1
 8008c16:	d101      	bne.n	8008c1c <HAL_SPI_TransmitReceive+0x34>
 8008c18:	2302      	movs	r3, #2
 8008c1a:	e2da      	b.n	80091d2 <HAL_SPI_TransmitReceive+0x5ea>
 8008c1c:	68fb      	ldr	r3, [r7, #12]
 8008c1e:	2201      	movs	r2, #1
 8008c20:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8008c24:	f7f8 fedc 	bl	80019e0 <HAL_GetTick>
 8008c28:	61f8      	str	r0, [r7, #28]

  initial_TxXferCount = Size;
 8008c2a:	887b      	ldrh	r3, [r7, #2]
 8008c2c:	84fb      	strh	r3, [r7, #38]	; 0x26
  initial_RxXferCount = Size;
 8008c2e:	887b      	ldrh	r3, [r7, #2]
 8008c30:	84bb      	strh	r3, [r7, #36]	; 0x24
  tmp_state           = hspi->State;
 8008c32:	68fb      	ldr	r3, [r7, #12]
 8008c34:	f893 3081 	ldrb.w	r3, [r3, #129]	; 0x81
 8008c38:	76fb      	strb	r3, [r7, #27]
  tmp_mode            = hspi->Init.Mode;
 8008c3a:	68fb      	ldr	r3, [r7, #12]
 8008c3c:	685b      	ldr	r3, [r3, #4]
 8008c3e:	617b      	str	r3, [r7, #20]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8008c40:	7efb      	ldrb	r3, [r7, #27]
 8008c42:	2b01      	cmp	r3, #1
 8008c44:	d014      	beq.n	8008c70 <HAL_SPI_TransmitReceive+0x88>
 8008c46:	697b      	ldr	r3, [r7, #20]
 8008c48:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8008c4c:	d106      	bne.n	8008c5c <HAL_SPI_TransmitReceive+0x74>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8008c4e:	68fb      	ldr	r3, [r7, #12]
 8008c50:	689b      	ldr	r3, [r3, #8]
 8008c52:	2b00      	cmp	r3, #0
 8008c54:	d102      	bne.n	8008c5c <HAL_SPI_TransmitReceive+0x74>
 8008c56:	7efb      	ldrb	r3, [r7, #27]
 8008c58:	2b04      	cmp	r3, #4
 8008c5a:	d009      	beq.n	8008c70 <HAL_SPI_TransmitReceive+0x88>
  {
    errorcode = HAL_BUSY;
 8008c5c:	2302      	movs	r3, #2
 8008c5e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    __HAL_UNLOCK(hspi);
 8008c62:	68fb      	ldr	r3, [r7, #12]
 8008c64:	2200      	movs	r2, #0
 8008c66:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80
    return errorcode;
 8008c6a:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8008c6e:	e2b0      	b.n	80091d2 <HAL_SPI_TransmitReceive+0x5ea>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0UL))
 8008c70:	68bb      	ldr	r3, [r7, #8]
 8008c72:	2b00      	cmp	r3, #0
 8008c74:	d005      	beq.n	8008c82 <HAL_SPI_TransmitReceive+0x9a>
 8008c76:	687b      	ldr	r3, [r7, #4]
 8008c78:	2b00      	cmp	r3, #0
 8008c7a:	d002      	beq.n	8008c82 <HAL_SPI_TransmitReceive+0x9a>
 8008c7c:	887b      	ldrh	r3, [r7, #2]
 8008c7e:	2b00      	cmp	r3, #0
 8008c80:	d109      	bne.n	8008c96 <HAL_SPI_TransmitReceive+0xae>
  {
    errorcode = HAL_ERROR;
 8008c82:	2301      	movs	r3, #1
 8008c84:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    __HAL_UNLOCK(hspi);
 8008c88:	68fb      	ldr	r3, [r7, #12]
 8008c8a:	2200      	movs	r2, #0
 8008c8c:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80
    return errorcode;
 8008c90:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8008c94:	e29d      	b.n	80091d2 <HAL_SPI_TransmitReceive+0x5ea>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8008c96:	68fb      	ldr	r3, [r7, #12]
 8008c98:	f893 3081 	ldrb.w	r3, [r3, #129]	; 0x81
 8008c9c:	b2db      	uxtb	r3, r3
 8008c9e:	2b04      	cmp	r3, #4
 8008ca0:	d003      	beq.n	8008caa <HAL_SPI_TransmitReceive+0xc2>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8008ca2:	68fb      	ldr	r3, [r7, #12]
 8008ca4:	2205      	movs	r2, #5
 8008ca6:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8008caa:	68fb      	ldr	r3, [r7, #12]
 8008cac:	2200      	movs	r2, #0
 8008cae:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8008cb2:	68fb      	ldr	r3, [r7, #12]
 8008cb4:	687a      	ldr	r2, [r7, #4]
 8008cb6:	665a      	str	r2, [r3, #100]	; 0x64
  hspi->RxXferCount = Size;
 8008cb8:	68fb      	ldr	r3, [r7, #12]
 8008cba:	887a      	ldrh	r2, [r7, #2]
 8008cbc:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
  hspi->RxXferSize  = Size;
 8008cc0:	68fb      	ldr	r3, [r7, #12]
 8008cc2:	887a      	ldrh	r2, [r7, #2]
 8008cc4:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8008cc8:	68fb      	ldr	r3, [r7, #12]
 8008cca:	68ba      	ldr	r2, [r7, #8]
 8008ccc:	65da      	str	r2, [r3, #92]	; 0x5c
  hspi->TxXferCount = Size;
 8008cce:	68fb      	ldr	r3, [r7, #12]
 8008cd0:	887a      	ldrh	r2, [r7, #2]
 8008cd2:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
  hspi->TxXferSize  = Size;
 8008cd6:	68fb      	ldr	r3, [r7, #12]
 8008cd8:	887a      	ldrh	r2, [r7, #2]
 8008cda:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8008cde:	68fb      	ldr	r3, [r7, #12]
 8008ce0:	2200      	movs	r2, #0
 8008ce2:	671a      	str	r2, [r3, #112]	; 0x70
  hspi->TxISR       = NULL;
 8008ce4:	68fb      	ldr	r3, [r7, #12]
 8008ce6:	2200      	movs	r2, #0
 8008ce8:	675a      	str	r2, [r3, #116]	; 0x74

  /* Set the number of data at current transfer */
  MODIFY_REG(hspi->Instance->CR2, SPI_CR2_TSIZE, Size);
 8008cea:	68fb      	ldr	r3, [r7, #12]
 8008cec:	681b      	ldr	r3, [r3, #0]
 8008cee:	685a      	ldr	r2, [r3, #4]
 8008cf0:	4b61      	ldr	r3, [pc, #388]	; (8008e78 <HAL_SPI_TransmitReceive+0x290>)
 8008cf2:	4013      	ands	r3, r2
 8008cf4:	8879      	ldrh	r1, [r7, #2]
 8008cf6:	68fa      	ldr	r2, [r7, #12]
 8008cf8:	6812      	ldr	r2, [r2, #0]
 8008cfa:	430b      	orrs	r3, r1
 8008cfc:	6053      	str	r3, [r2, #4]

  __HAL_SPI_ENABLE(hspi);
 8008cfe:	68fb      	ldr	r3, [r7, #12]
 8008d00:	681b      	ldr	r3, [r3, #0]
 8008d02:	681a      	ldr	r2, [r3, #0]
 8008d04:	68fb      	ldr	r3, [r7, #12]
 8008d06:	681b      	ldr	r3, [r3, #0]
 8008d08:	f042 0201 	orr.w	r2, r2, #1
 8008d0c:	601a      	str	r2, [r3, #0]

  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8008d0e:	68fb      	ldr	r3, [r7, #12]
 8008d10:	685b      	ldr	r3, [r3, #4]
 8008d12:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8008d16:	d107      	bne.n	8008d28 <HAL_SPI_TransmitReceive+0x140>
  {
    /* Master transfer start */
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CSTART);
 8008d18:	68fb      	ldr	r3, [r7, #12]
 8008d1a:	681b      	ldr	r3, [r3, #0]
 8008d1c:	681a      	ldr	r2, [r3, #0]
 8008d1e:	68fb      	ldr	r3, [r7, #12]
 8008d20:	681b      	ldr	r3, [r3, #0]
 8008d22:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8008d26:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 32 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_16BIT)
 8008d28:	68fb      	ldr	r3, [r7, #12]
 8008d2a:	68db      	ldr	r3, [r3, #12]
 8008d2c:	2b0f      	cmp	r3, #15
 8008d2e:	d970      	bls.n	8008e12 <HAL_SPI_TransmitReceive+0x22a>
  {
    while ((initial_TxXferCount > 0UL) || (initial_RxXferCount > 0UL))
 8008d30:	e044      	b.n	8008dbc <HAL_SPI_TransmitReceive+0x1d4>
    {
      /* Check TXP flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP)) && (initial_TxXferCount > 0UL))
 8008d32:	68fb      	ldr	r3, [r7, #12]
 8008d34:	681b      	ldr	r3, [r3, #0]
 8008d36:	695b      	ldr	r3, [r3, #20]
 8008d38:	f003 0302 	and.w	r3, r3, #2
 8008d3c:	2b02      	cmp	r3, #2
 8008d3e:	d11a      	bne.n	8008d76 <HAL_SPI_TransmitReceive+0x18e>
 8008d40:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8008d42:	2b00      	cmp	r3, #0
 8008d44:	d017      	beq.n	8008d76 <HAL_SPI_TransmitReceive+0x18e>
      {
        *((__IO uint32_t *)&hspi->Instance->TXDR) = *((uint32_t *)hspi->pTxBuffPtr);
 8008d46:	68fb      	ldr	r3, [r7, #12]
 8008d48:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8008d4a:	68fb      	ldr	r3, [r7, #12]
 8008d4c:	681b      	ldr	r3, [r3, #0]
 8008d4e:	6812      	ldr	r2, [r2, #0]
 8008d50:	621a      	str	r2, [r3, #32]
        hspi->pTxBuffPtr += sizeof(uint32_t);
 8008d52:	68fb      	ldr	r3, [r7, #12]
 8008d54:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8008d56:	1d1a      	adds	r2, r3, #4
 8008d58:	68fb      	ldr	r3, [r7, #12]
 8008d5a:	65da      	str	r2, [r3, #92]	; 0x5c
        hspi->TxXferCount --;
 8008d5c:	68fb      	ldr	r3, [r7, #12]
 8008d5e:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 8008d62:	b29b      	uxth	r3, r3
 8008d64:	3b01      	subs	r3, #1
 8008d66:	b29a      	uxth	r2, r3
 8008d68:	68fb      	ldr	r3, [r7, #12]
 8008d6a:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
        initial_TxXferCount = hspi->TxXferCount;
 8008d6e:	68fb      	ldr	r3, [r7, #12]
 8008d70:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 8008d74:	84fb      	strh	r3, [r7, #38]	; 0x26
      }

      /* Check RXWNE/EOT flag */
      if (((hspi->Instance->SR & (SPI_FLAG_RXWNE | SPI_FLAG_EOT)) != 0UL) && (initial_RxXferCount > 0UL))
 8008d76:	68fb      	ldr	r3, [r7, #12]
 8008d78:	681b      	ldr	r3, [r3, #0]
 8008d7a:	695a      	ldr	r2, [r3, #20]
 8008d7c:	f248 0308 	movw	r3, #32776	; 0x8008
 8008d80:	4013      	ands	r3, r2
 8008d82:	2b00      	cmp	r3, #0
 8008d84:	d01a      	beq.n	8008dbc <HAL_SPI_TransmitReceive+0x1d4>
 8008d86:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8008d88:	2b00      	cmp	r3, #0
 8008d8a:	d017      	beq.n	8008dbc <HAL_SPI_TransmitReceive+0x1d4>
      {
        *((uint32_t *)hspi->pRxBuffPtr) = *((__IO uint32_t *)&hspi->Instance->RXDR);
 8008d8c:	68fb      	ldr	r3, [r7, #12]
 8008d8e:	681a      	ldr	r2, [r3, #0]
 8008d90:	68fb      	ldr	r3, [r7, #12]
 8008d92:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8008d94:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8008d96:	601a      	str	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint32_t);
 8008d98:	68fb      	ldr	r3, [r7, #12]
 8008d9a:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8008d9c:	1d1a      	adds	r2, r3, #4
 8008d9e:	68fb      	ldr	r3, [r7, #12]
 8008da0:	665a      	str	r2, [r3, #100]	; 0x64
        hspi->RxXferCount --;
 8008da2:	68fb      	ldr	r3, [r7, #12]
 8008da4:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 8008da8:	b29b      	uxth	r3, r3
 8008daa:	3b01      	subs	r3, #1
 8008dac:	b29a      	uxth	r2, r3
 8008dae:	68fb      	ldr	r3, [r7, #12]
 8008db0:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
        initial_RxXferCount = hspi->RxXferCount;
 8008db4:	68fb      	ldr	r3, [r7, #12]
 8008db6:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 8008dba:	84bb      	strh	r3, [r7, #36]	; 0x24
    while ((initial_TxXferCount > 0UL) || (initial_RxXferCount > 0UL))
 8008dbc:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8008dbe:	2b00      	cmp	r3, #0
 8008dc0:	d1b7      	bne.n	8008d32 <HAL_SPI_TransmitReceive+0x14a>
 8008dc2:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8008dc4:	2b00      	cmp	r3, #0
 8008dc6:	d1b4      	bne.n	8008d32 <HAL_SPI_TransmitReceive+0x14a>
      }
    }

    /* Timeout management */
    if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8008dc8:	f7f8 fe0a 	bl	80019e0 <HAL_GetTick>
 8008dcc:	4602      	mov	r2, r0
 8008dce:	69fb      	ldr	r3, [r7, #28]
 8008dd0:	1ad3      	subs	r3, r2, r3
 8008dd2:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8008dd4:	429a      	cmp	r2, r3
 8008dd6:	d803      	bhi.n	8008de0 <HAL_SPI_TransmitReceive+0x1f8>
 8008dd8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008dda:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008dde:	d103      	bne.n	8008de8 <HAL_SPI_TransmitReceive+0x200>
 8008de0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008de2:	2b00      	cmp	r3, #0
 8008de4:	f040 81ce 	bne.w	8009184 <HAL_SPI_TransmitReceive+0x59c>
    {
      /* Call standard close procedure with error check */
      SPI_CloseTransfer(hspi);
 8008de8:	68f8      	ldr	r0, [r7, #12]
 8008dea:	f000 f9f7 	bl	80091dc <SPI_CloseTransfer>

      /* Process Unlocked */
      __HAL_UNLOCK(hspi);
 8008dee:	68fb      	ldr	r3, [r7, #12]
 8008df0:	2200      	movs	r2, #0
 8008df2:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 8008df6:	68fb      	ldr	r3, [r7, #12]
 8008df8:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8008dfc:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8008e00:	68fb      	ldr	r3, [r7, #12]
 8008e02:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
      hspi->State = HAL_SPI_STATE_READY;
 8008e06:	68fb      	ldr	r3, [r7, #12]
 8008e08:	2201      	movs	r2, #1
 8008e0a:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81
      return HAL_ERROR;
 8008e0e:	2301      	movs	r3, #1
 8008e10:	e1df      	b.n	80091d2 <HAL_SPI_TransmitReceive+0x5ea>
    }
  }
  /* Transmit and Receive data in 16 Bit mode */
  else if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8008e12:	68fb      	ldr	r3, [r7, #12]
 8008e14:	68db      	ldr	r3, [r3, #12]
 8008e16:	2b07      	cmp	r3, #7
 8008e18:	f240 81ac 	bls.w	8009174 <HAL_SPI_TransmitReceive+0x58c>
  {
    while ((initial_TxXferCount > 0UL) || (initial_RxXferCount > 0UL))
 8008e1c:	e0b0      	b.n	8008f80 <HAL_SPI_TransmitReceive+0x398>
    {
      /* Check TXP flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP) && (initial_TxXferCount > 0UL))
 8008e1e:	68fb      	ldr	r3, [r7, #12]
 8008e20:	681b      	ldr	r3, [r3, #0]
 8008e22:	695b      	ldr	r3, [r3, #20]
 8008e24:	f003 0302 	and.w	r3, r3, #2
 8008e28:	2b02      	cmp	r3, #2
 8008e2a:	d140      	bne.n	8008eae <HAL_SPI_TransmitReceive+0x2c6>
 8008e2c:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8008e2e:	2b00      	cmp	r3, #0
 8008e30:	d03d      	beq.n	8008eae <HAL_SPI_TransmitReceive+0x2c6>
      {
        if ((initial_TxXferCount > 1UL) && (hspi->Init.FifoThreshold > SPI_FIFO_THRESHOLD_01DATA))
 8008e32:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8008e34:	2b01      	cmp	r3, #1
 8008e36:	d921      	bls.n	8008e7c <HAL_SPI_TransmitReceive+0x294>
 8008e38:	68fb      	ldr	r3, [r7, #12]
 8008e3a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008e3c:	2b00      	cmp	r3, #0
 8008e3e:	d01d      	beq.n	8008e7c <HAL_SPI_TransmitReceive+0x294>
        {
          *((__IO uint32_t *)&hspi->Instance->TXDR) = *((uint32_t *)hspi->pTxBuffPtr);
 8008e40:	68fb      	ldr	r3, [r7, #12]
 8008e42:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8008e44:	68fb      	ldr	r3, [r7, #12]
 8008e46:	681b      	ldr	r3, [r3, #0]
 8008e48:	6812      	ldr	r2, [r2, #0]
 8008e4a:	621a      	str	r2, [r3, #32]
          hspi->pTxBuffPtr += sizeof(uint32_t);
 8008e4c:	68fb      	ldr	r3, [r7, #12]
 8008e4e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8008e50:	1d1a      	adds	r2, r3, #4
 8008e52:	68fb      	ldr	r3, [r7, #12]
 8008e54:	65da      	str	r2, [r3, #92]	; 0x5c
          hspi->TxXferCount -= (uint16_t)2UL;
 8008e56:	68fb      	ldr	r3, [r7, #12]
 8008e58:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 8008e5c:	b29b      	uxth	r3, r3
 8008e5e:	3b02      	subs	r3, #2
 8008e60:	b29a      	uxth	r2, r3
 8008e62:	68fb      	ldr	r3, [r7, #12]
 8008e64:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
          initial_TxXferCount = hspi->TxXferCount;
 8008e68:	68fb      	ldr	r3, [r7, #12]
 8008e6a:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 8008e6e:	84fb      	strh	r3, [r7, #38]	; 0x26
 8008e70:	e01d      	b.n	8008eae <HAL_SPI_TransmitReceive+0x2c6>
 8008e72:	bf00      	nop
 8008e74:	08010c3c 	.word	0x08010c3c
 8008e78:	ffff0000 	.word	0xffff0000
        }
        else
        {
          *((__IO uint16_t *)&hspi->Instance->TXDR) = *((uint16_t *)hspi->pTxBuffPtr);
 8008e7c:	68fb      	ldr	r3, [r7, #12]
 8008e7e:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8008e80:	68fb      	ldr	r3, [r7, #12]
 8008e82:	681b      	ldr	r3, [r3, #0]
 8008e84:	3320      	adds	r3, #32
 8008e86:	8812      	ldrh	r2, [r2, #0]
 8008e88:	801a      	strh	r2, [r3, #0]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8008e8a:	68fb      	ldr	r3, [r7, #12]
 8008e8c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8008e8e:	1c9a      	adds	r2, r3, #2
 8008e90:	68fb      	ldr	r3, [r7, #12]
 8008e92:	65da      	str	r2, [r3, #92]	; 0x5c
          hspi->TxXferCount--;
 8008e94:	68fb      	ldr	r3, [r7, #12]
 8008e96:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 8008e9a:	b29b      	uxth	r3, r3
 8008e9c:	3b01      	subs	r3, #1
 8008e9e:	b29a      	uxth	r2, r3
 8008ea0:	68fb      	ldr	r3, [r7, #12]
 8008ea2:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
          initial_TxXferCount = hspi->TxXferCount;
 8008ea6:	68fb      	ldr	r3, [r7, #12]
 8008ea8:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 8008eac:	84fb      	strh	r3, [r7, #38]	; 0x26
        }
      }

      /* Check RXWNE/FRLVL flag */
      if (((hspi->Instance->SR & (SPI_FLAG_RXWNE | SPI_FLAG_FRLVL)) != 0UL) && (initial_RxXferCount > 0UL))
 8008eae:	68fb      	ldr	r3, [r7, #12]
 8008eb0:	681b      	ldr	r3, [r3, #0]
 8008eb2:	695b      	ldr	r3, [r3, #20]
 8008eb4:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
 8008eb8:	2b00      	cmp	r3, #0
 8008eba:	d03d      	beq.n	8008f38 <HAL_SPI_TransmitReceive+0x350>
 8008ebc:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8008ebe:	2b00      	cmp	r3, #0
 8008ec0:	d03a      	beq.n	8008f38 <HAL_SPI_TransmitReceive+0x350>
      {
        if ((hspi->Instance->SR & SPI_FLAG_RXWNE) != 0UL)
 8008ec2:	68fb      	ldr	r3, [r7, #12]
 8008ec4:	681b      	ldr	r3, [r3, #0]
 8008ec6:	695b      	ldr	r3, [r3, #20]
 8008ec8:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8008ecc:	2b00      	cmp	r3, #0
 8008ece:	d018      	beq.n	8008f02 <HAL_SPI_TransmitReceive+0x31a>
        {
          *((uint32_t *)hspi->pRxBuffPtr) = *((__IO uint32_t *)&hspi->Instance->RXDR);
 8008ed0:	68fb      	ldr	r3, [r7, #12]
 8008ed2:	681a      	ldr	r2, [r3, #0]
 8008ed4:	68fb      	ldr	r3, [r7, #12]
 8008ed6:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8008ed8:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8008eda:	601a      	str	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint32_t);
 8008edc:	68fb      	ldr	r3, [r7, #12]
 8008ede:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8008ee0:	1d1a      	adds	r2, r3, #4
 8008ee2:	68fb      	ldr	r3, [r7, #12]
 8008ee4:	665a      	str	r2, [r3, #100]	; 0x64
          hspi->RxXferCount -= (uint16_t)2UL;
 8008ee6:	68fb      	ldr	r3, [r7, #12]
 8008ee8:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 8008eec:	b29b      	uxth	r3, r3
 8008eee:	3b02      	subs	r3, #2
 8008ef0:	b29a      	uxth	r2, r3
 8008ef2:	68fb      	ldr	r3, [r7, #12]
 8008ef4:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
          initial_RxXferCount = hspi->RxXferCount;
 8008ef8:	68fb      	ldr	r3, [r7, #12]
 8008efa:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 8008efe:	84bb      	strh	r3, [r7, #36]	; 0x24
 8008f00:	e01a      	b.n	8008f38 <HAL_SPI_TransmitReceive+0x350>
        }
        else
        {
          *((uint16_t *)hspi->pRxBuffPtr) = *((__IO uint16_t *)&hspi->Instance->RXDR);
 8008f02:	68fb      	ldr	r3, [r7, #12]
 8008f04:	681b      	ldr	r3, [r3, #0]
 8008f06:	f103 0230 	add.w	r2, r3, #48	; 0x30
 8008f0a:	68fb      	ldr	r3, [r7, #12]
 8008f0c:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8008f0e:	8812      	ldrh	r2, [r2, #0]
 8008f10:	b292      	uxth	r2, r2
 8008f12:	801a      	strh	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint16_t);
 8008f14:	68fb      	ldr	r3, [r7, #12]
 8008f16:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8008f18:	1c9a      	adds	r2, r3, #2
 8008f1a:	68fb      	ldr	r3, [r7, #12]
 8008f1c:	665a      	str	r2, [r3, #100]	; 0x64
          hspi->RxXferCount--;
 8008f1e:	68fb      	ldr	r3, [r7, #12]
 8008f20:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 8008f24:	b29b      	uxth	r3, r3
 8008f26:	3b01      	subs	r3, #1
 8008f28:	b29a      	uxth	r2, r3
 8008f2a:	68fb      	ldr	r3, [r7, #12]
 8008f2c:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
          initial_RxXferCount = hspi->RxXferCount;
 8008f30:	68fb      	ldr	r3, [r7, #12]
 8008f32:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 8008f36:	84bb      	strh	r3, [r7, #36]	; 0x24
        }
      }

      /* Timeout management */
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8008f38:	f7f8 fd52 	bl	80019e0 <HAL_GetTick>
 8008f3c:	4602      	mov	r2, r0
 8008f3e:	69fb      	ldr	r3, [r7, #28]
 8008f40:	1ad3      	subs	r3, r2, r3
 8008f42:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8008f44:	429a      	cmp	r2, r3
 8008f46:	d803      	bhi.n	8008f50 <HAL_SPI_TransmitReceive+0x368>
 8008f48:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008f4a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008f4e:	d102      	bne.n	8008f56 <HAL_SPI_TransmitReceive+0x36e>
 8008f50:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008f52:	2b00      	cmp	r3, #0
 8008f54:	d114      	bne.n	8008f80 <HAL_SPI_TransmitReceive+0x398>
      {
        /* Call standard close procedure with error check */
        SPI_CloseTransfer(hspi);
 8008f56:	68f8      	ldr	r0, [r7, #12]
 8008f58:	f000 f940 	bl	80091dc <SPI_CloseTransfer>

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8008f5c:	68fb      	ldr	r3, [r7, #12]
 8008f5e:	2200      	movs	r2, #0
 8008f60:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 8008f64:	68fb      	ldr	r3, [r7, #12]
 8008f66:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8008f6a:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8008f6e:	68fb      	ldr	r3, [r7, #12]
 8008f70:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
        hspi->State = HAL_SPI_STATE_READY;
 8008f74:	68fb      	ldr	r3, [r7, #12]
 8008f76:	2201      	movs	r2, #1
 8008f78:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81
        return HAL_ERROR;
 8008f7c:	2301      	movs	r3, #1
 8008f7e:	e128      	b.n	80091d2 <HAL_SPI_TransmitReceive+0x5ea>
    while ((initial_TxXferCount > 0UL) || (initial_RxXferCount > 0UL))
 8008f80:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8008f82:	2b00      	cmp	r3, #0
 8008f84:	f47f af4b 	bne.w	8008e1e <HAL_SPI_TransmitReceive+0x236>
 8008f88:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8008f8a:	2b00      	cmp	r3, #0
 8008f8c:	f47f af47 	bne.w	8008e1e <HAL_SPI_TransmitReceive+0x236>
 8008f90:	e0f8      	b.n	8009184 <HAL_SPI_TransmitReceive+0x59c>
  else
  {
    while ((initial_TxXferCount > 0UL) || (initial_RxXferCount > 0UL))
    {
      /* check TXP flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP)) && (initial_TxXferCount > 0UL))
 8008f92:	68fb      	ldr	r3, [r7, #12]
 8008f94:	681b      	ldr	r3, [r3, #0]
 8008f96:	695b      	ldr	r3, [r3, #20]
 8008f98:	f003 0302 	and.w	r3, r3, #2
 8008f9c:	2b02      	cmp	r3, #2
 8008f9e:	d15c      	bne.n	800905a <HAL_SPI_TransmitReceive+0x472>
 8008fa0:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8008fa2:	2b00      	cmp	r3, #0
 8008fa4:	d059      	beq.n	800905a <HAL_SPI_TransmitReceive+0x472>
      {
        if ((initial_TxXferCount > 3UL) && (hspi->Init.FifoThreshold > SPI_FIFO_THRESHOLD_03DATA))
 8008fa6:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8008fa8:	2b03      	cmp	r3, #3
 8008faa:	d91c      	bls.n	8008fe6 <HAL_SPI_TransmitReceive+0x3fe>
 8008fac:	68fb      	ldr	r3, [r7, #12]
 8008fae:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008fb0:	2b40      	cmp	r3, #64	; 0x40
 8008fb2:	d918      	bls.n	8008fe6 <HAL_SPI_TransmitReceive+0x3fe>
        {
          *((__IO uint32_t *)&hspi->Instance->TXDR) = *((uint32_t *)hspi->pTxBuffPtr);
 8008fb4:	68fb      	ldr	r3, [r7, #12]
 8008fb6:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8008fb8:	68fb      	ldr	r3, [r7, #12]
 8008fba:	681b      	ldr	r3, [r3, #0]
 8008fbc:	6812      	ldr	r2, [r2, #0]
 8008fbe:	621a      	str	r2, [r3, #32]
          hspi->pTxBuffPtr += sizeof(uint32_t);
 8008fc0:	68fb      	ldr	r3, [r7, #12]
 8008fc2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8008fc4:	1d1a      	adds	r2, r3, #4
 8008fc6:	68fb      	ldr	r3, [r7, #12]
 8008fc8:	65da      	str	r2, [r3, #92]	; 0x5c
          hspi->TxXferCount -= (uint16_t)4UL;
 8008fca:	68fb      	ldr	r3, [r7, #12]
 8008fcc:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 8008fd0:	b29b      	uxth	r3, r3
 8008fd2:	3b04      	subs	r3, #4
 8008fd4:	b29a      	uxth	r2, r3
 8008fd6:	68fb      	ldr	r3, [r7, #12]
 8008fd8:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
          initial_TxXferCount = hspi->TxXferCount;
 8008fdc:	68fb      	ldr	r3, [r7, #12]
 8008fde:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 8008fe2:	84fb      	strh	r3, [r7, #38]	; 0x26
 8008fe4:	e039      	b.n	800905a <HAL_SPI_TransmitReceive+0x472>
        }
        else if ((initial_TxXferCount > 1UL) && (hspi->Init.FifoThreshold > SPI_FIFO_THRESHOLD_01DATA))
 8008fe6:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8008fe8:	2b01      	cmp	r3, #1
 8008fea:	d91d      	bls.n	8009028 <HAL_SPI_TransmitReceive+0x440>
 8008fec:	68fb      	ldr	r3, [r7, #12]
 8008fee:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008ff0:	2b00      	cmp	r3, #0
 8008ff2:	d019      	beq.n	8009028 <HAL_SPI_TransmitReceive+0x440>
        {
          *((__IO uint16_t *)&hspi->Instance->TXDR) = *((uint16_t *)hspi->pTxBuffPtr);
 8008ff4:	68fb      	ldr	r3, [r7, #12]
 8008ff6:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8008ff8:	68fb      	ldr	r3, [r7, #12]
 8008ffa:	681b      	ldr	r3, [r3, #0]
 8008ffc:	3320      	adds	r3, #32
 8008ffe:	8812      	ldrh	r2, [r2, #0]
 8009000:	801a      	strh	r2, [r3, #0]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8009002:	68fb      	ldr	r3, [r7, #12]
 8009004:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8009006:	1c9a      	adds	r2, r3, #2
 8009008:	68fb      	ldr	r3, [r7, #12]
 800900a:	65da      	str	r2, [r3, #92]	; 0x5c
          hspi->TxXferCount -= (uint16_t)2UL;
 800900c:	68fb      	ldr	r3, [r7, #12]
 800900e:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 8009012:	b29b      	uxth	r3, r3
 8009014:	3b02      	subs	r3, #2
 8009016:	b29a      	uxth	r2, r3
 8009018:	68fb      	ldr	r3, [r7, #12]
 800901a:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
          initial_TxXferCount = hspi->TxXferCount;
 800901e:	68fb      	ldr	r3, [r7, #12]
 8009020:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 8009024:	84fb      	strh	r3, [r7, #38]	; 0x26
 8009026:	e018      	b.n	800905a <HAL_SPI_TransmitReceive+0x472>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->TXDR) = *((uint8_t *)hspi->pTxBuffPtr);
 8009028:	68fb      	ldr	r3, [r7, #12]
 800902a:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 800902c:	68fb      	ldr	r3, [r7, #12]
 800902e:	681b      	ldr	r3, [r3, #0]
 8009030:	3320      	adds	r3, #32
 8009032:	7812      	ldrb	r2, [r2, #0]
 8009034:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr += sizeof(uint8_t);
 8009036:	68fb      	ldr	r3, [r7, #12]
 8009038:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800903a:	1c5a      	adds	r2, r3, #1
 800903c:	68fb      	ldr	r3, [r7, #12]
 800903e:	65da      	str	r2, [r3, #92]	; 0x5c
          hspi->TxXferCount--;
 8009040:	68fb      	ldr	r3, [r7, #12]
 8009042:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 8009046:	b29b      	uxth	r3, r3
 8009048:	3b01      	subs	r3, #1
 800904a:	b29a      	uxth	r2, r3
 800904c:	68fb      	ldr	r3, [r7, #12]
 800904e:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
          initial_TxXferCount = hspi->TxXferCount;
 8009052:	68fb      	ldr	r3, [r7, #12]
 8009054:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 8009058:	84fb      	strh	r3, [r7, #38]	; 0x26
        }
      }

      /* Wait until RXWNE/FRLVL flag is reset */
      if (((hspi->Instance->SR & (SPI_FLAG_RXWNE | SPI_FLAG_FRLVL)) != 0UL) && (initial_RxXferCount > 0UL))
 800905a:	68fb      	ldr	r3, [r7, #12]
 800905c:	681b      	ldr	r3, [r3, #0]
 800905e:	695b      	ldr	r3, [r3, #20]
 8009060:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
 8009064:	2b00      	cmp	r3, #0
 8009066:	d061      	beq.n	800912c <HAL_SPI_TransmitReceive+0x544>
 8009068:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800906a:	2b00      	cmp	r3, #0
 800906c:	d05e      	beq.n	800912c <HAL_SPI_TransmitReceive+0x544>
      {
        if ((hspi->Instance->SR & SPI_FLAG_RXWNE) != 0UL)
 800906e:	68fb      	ldr	r3, [r7, #12]
 8009070:	681b      	ldr	r3, [r3, #0]
 8009072:	695b      	ldr	r3, [r3, #20]
 8009074:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8009078:	2b00      	cmp	r3, #0
 800907a:	d018      	beq.n	80090ae <HAL_SPI_TransmitReceive+0x4c6>
        {
          *((uint32_t *)hspi->pRxBuffPtr) = *((__IO uint32_t *)&hspi->Instance->RXDR);
 800907c:	68fb      	ldr	r3, [r7, #12]
 800907e:	681a      	ldr	r2, [r3, #0]
 8009080:	68fb      	ldr	r3, [r7, #12]
 8009082:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8009084:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8009086:	601a      	str	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint32_t);
 8009088:	68fb      	ldr	r3, [r7, #12]
 800908a:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800908c:	1d1a      	adds	r2, r3, #4
 800908e:	68fb      	ldr	r3, [r7, #12]
 8009090:	665a      	str	r2, [r3, #100]	; 0x64
          hspi->RxXferCount -= (uint16_t)4UL;
 8009092:	68fb      	ldr	r3, [r7, #12]
 8009094:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 8009098:	b29b      	uxth	r3, r3
 800909a:	3b04      	subs	r3, #4
 800909c:	b29a      	uxth	r2, r3
 800909e:	68fb      	ldr	r3, [r7, #12]
 80090a0:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
          initial_RxXferCount = hspi->RxXferCount;
 80090a4:	68fb      	ldr	r3, [r7, #12]
 80090a6:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 80090aa:	84bb      	strh	r3, [r7, #36]	; 0x24
 80090ac:	e03e      	b.n	800912c <HAL_SPI_TransmitReceive+0x544>
        }
        else if ((hspi->Instance->SR & SPI_FLAG_FRLVL) > SPI_RX_FIFO_1PACKET)
 80090ae:	68fb      	ldr	r3, [r7, #12]
 80090b0:	681b      	ldr	r3, [r3, #0]
 80090b2:	695b      	ldr	r3, [r3, #20]
 80090b4:	f403 43c0 	and.w	r3, r3, #24576	; 0x6000
 80090b8:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80090bc:	d91b      	bls.n	80090f6 <HAL_SPI_TransmitReceive+0x50e>
        {
          *((uint16_t *)hspi->pRxBuffPtr) = *((__IO uint16_t *)&hspi->Instance->RXDR);
 80090be:	68fb      	ldr	r3, [r7, #12]
 80090c0:	681b      	ldr	r3, [r3, #0]
 80090c2:	f103 0230 	add.w	r2, r3, #48	; 0x30
 80090c6:	68fb      	ldr	r3, [r7, #12]
 80090c8:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80090ca:	8812      	ldrh	r2, [r2, #0]
 80090cc:	b292      	uxth	r2, r2
 80090ce:	801a      	strh	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint16_t);
 80090d0:	68fb      	ldr	r3, [r7, #12]
 80090d2:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80090d4:	1c9a      	adds	r2, r3, #2
 80090d6:	68fb      	ldr	r3, [r7, #12]
 80090d8:	665a      	str	r2, [r3, #100]	; 0x64
          hspi->RxXferCount -= (uint16_t)2UL;
 80090da:	68fb      	ldr	r3, [r7, #12]
 80090dc:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 80090e0:	b29b      	uxth	r3, r3
 80090e2:	3b02      	subs	r3, #2
 80090e4:	b29a      	uxth	r2, r3
 80090e6:	68fb      	ldr	r3, [r7, #12]
 80090e8:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
          initial_RxXferCount = hspi->RxXferCount;
 80090ec:	68fb      	ldr	r3, [r7, #12]
 80090ee:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 80090f2:	84bb      	strh	r3, [r7, #36]	; 0x24
 80090f4:	e01a      	b.n	800912c <HAL_SPI_TransmitReceive+0x544>
        }
        else
        {
          *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 80090f6:	68fb      	ldr	r3, [r7, #12]
 80090f8:	681b      	ldr	r3, [r3, #0]
 80090fa:	f103 0230 	add.w	r2, r3, #48	; 0x30
 80090fe:	68fb      	ldr	r3, [r7, #12]
 8009100:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8009102:	7812      	ldrb	r2, [r2, #0]
 8009104:	b2d2      	uxtb	r2, r2
 8009106:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint8_t);
 8009108:	68fb      	ldr	r3, [r7, #12]
 800910a:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800910c:	1c5a      	adds	r2, r3, #1
 800910e:	68fb      	ldr	r3, [r7, #12]
 8009110:	665a      	str	r2, [r3, #100]	; 0x64
          hspi->RxXferCount--;
 8009112:	68fb      	ldr	r3, [r7, #12]
 8009114:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 8009118:	b29b      	uxth	r3, r3
 800911a:	3b01      	subs	r3, #1
 800911c:	b29a      	uxth	r2, r3
 800911e:	68fb      	ldr	r3, [r7, #12]
 8009120:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
          initial_RxXferCount = hspi->RxXferCount;
 8009124:	68fb      	ldr	r3, [r7, #12]
 8009126:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 800912a:	84bb      	strh	r3, [r7, #36]	; 0x24
        }
      }

      /* Timeout management */
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800912c:	f7f8 fc58 	bl	80019e0 <HAL_GetTick>
 8009130:	4602      	mov	r2, r0
 8009132:	69fb      	ldr	r3, [r7, #28]
 8009134:	1ad3      	subs	r3, r2, r3
 8009136:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8009138:	429a      	cmp	r2, r3
 800913a:	d803      	bhi.n	8009144 <HAL_SPI_TransmitReceive+0x55c>
 800913c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800913e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009142:	d102      	bne.n	800914a <HAL_SPI_TransmitReceive+0x562>
 8009144:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009146:	2b00      	cmp	r3, #0
 8009148:	d114      	bne.n	8009174 <HAL_SPI_TransmitReceive+0x58c>
      {
        /* Call standard close procedure with error check */
        SPI_CloseTransfer(hspi);
 800914a:	68f8      	ldr	r0, [r7, #12]
 800914c:	f000 f846 	bl	80091dc <SPI_CloseTransfer>

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8009150:	68fb      	ldr	r3, [r7, #12]
 8009152:	2200      	movs	r2, #0
 8009154:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 8009158:	68fb      	ldr	r3, [r7, #12]
 800915a:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800915e:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8009162:	68fb      	ldr	r3, [r7, #12]
 8009164:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
        hspi->State = HAL_SPI_STATE_READY;
 8009168:	68fb      	ldr	r3, [r7, #12]
 800916a:	2201      	movs	r2, #1
 800916c:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81
        return HAL_ERROR;
 8009170:	2301      	movs	r3, #1
 8009172:	e02e      	b.n	80091d2 <HAL_SPI_TransmitReceive+0x5ea>
    while ((initial_TxXferCount > 0UL) || (initial_RxXferCount > 0UL))
 8009174:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8009176:	2b00      	cmp	r3, #0
 8009178:	f47f af0b 	bne.w	8008f92 <HAL_SPI_TransmitReceive+0x3aa>
 800917c:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800917e:	2b00      	cmp	r3, #0
 8009180:	f47f af07 	bne.w	8008f92 <HAL_SPI_TransmitReceive+0x3aa>
      }
    }
  }

  /* Wait for Tx/Rx (and CRC) data to be sent/received */
  if (SPI_WaitOnFlagUntilTimeout(hspi, SPI_FLAG_EOT, RESET, tickstart, Timeout) != HAL_OK)
 8009184:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009186:	9300      	str	r3, [sp, #0]
 8009188:	69fb      	ldr	r3, [r7, #28]
 800918a:	2200      	movs	r2, #0
 800918c:	2108      	movs	r1, #8
 800918e:	68f8      	ldr	r0, [r7, #12]
 8009190:	f000 f8c4 	bl	800931c <SPI_WaitOnFlagUntilTimeout>
 8009194:	4603      	mov	r3, r0
 8009196:	2b00      	cmp	r3, #0
 8009198:	d007      	beq.n	80091aa <HAL_SPI_TransmitReceive+0x5c2>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800919a:	68fb      	ldr	r3, [r7, #12]
 800919c:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80091a0:	f043 0220 	orr.w	r2, r3, #32
 80091a4:	68fb      	ldr	r3, [r7, #12]
 80091a6:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  }

  /* Call standard close procedure with error check */
  SPI_CloseTransfer(hspi);
 80091aa:	68f8      	ldr	r0, [r7, #12]
 80091ac:	f000 f816 	bl	80091dc <SPI_CloseTransfer>

  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 80091b0:	68fb      	ldr	r3, [r7, #12]
 80091b2:	2200      	movs	r2, #0
 80091b4:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  hspi->State = HAL_SPI_STATE_READY;
 80091b8:	68fb      	ldr	r3, [r7, #12]
 80091ba:	2201      	movs	r2, #1
 80091bc:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80091c0:	68fb      	ldr	r3, [r7, #12]
 80091c2:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80091c6:	2b00      	cmp	r3, #0
 80091c8:	d001      	beq.n	80091ce <HAL_SPI_TransmitReceive+0x5e6>
  {
    return HAL_ERROR;
 80091ca:	2301      	movs	r3, #1
 80091cc:	e001      	b.n	80091d2 <HAL_SPI_TransmitReceive+0x5ea>
  }
  return errorcode;
 80091ce:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
}
 80091d2:	4618      	mov	r0, r3
 80091d4:	3728      	adds	r7, #40	; 0x28
 80091d6:	46bd      	mov	sp, r7
 80091d8:	bd80      	pop	{r7, pc}
 80091da:	bf00      	nop

080091dc <SPI_CloseTransfer>:
  *               the configuration information for SPI module.
  * @retval HAL_ERROR: if any error detected
*         HAL_OK: if nothing detected
  */
static void SPI_CloseTransfer(SPI_HandleTypeDef *hspi)
{
 80091dc:	b480      	push	{r7}
 80091de:	b085      	sub	sp, #20
 80091e0:	af00      	add	r7, sp, #0
 80091e2:	6078      	str	r0, [r7, #4]
  uint32_t itflag = hspi->Instance->SR;
 80091e4:	687b      	ldr	r3, [r7, #4]
 80091e6:	681b      	ldr	r3, [r3, #0]
 80091e8:	695b      	ldr	r3, [r3, #20]
 80091ea:	60fb      	str	r3, [r7, #12]

  __HAL_SPI_CLEAR_EOTFLAG(hspi);
 80091ec:	687b      	ldr	r3, [r7, #4]
 80091ee:	681b      	ldr	r3, [r3, #0]
 80091f0:	699a      	ldr	r2, [r3, #24]
 80091f2:	687b      	ldr	r3, [r7, #4]
 80091f4:	681b      	ldr	r3, [r3, #0]
 80091f6:	f042 0208 	orr.w	r2, r2, #8
 80091fa:	619a      	str	r2, [r3, #24]
  __HAL_SPI_CLEAR_TXTFFLAG(hspi);
 80091fc:	687b      	ldr	r3, [r7, #4]
 80091fe:	681b      	ldr	r3, [r3, #0]
 8009200:	699a      	ldr	r2, [r3, #24]
 8009202:	687b      	ldr	r3, [r7, #4]
 8009204:	681b      	ldr	r3, [r3, #0]
 8009206:	f042 0210 	orr.w	r2, r2, #16
 800920a:	619a      	str	r2, [r3, #24]

  /* Disable SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800920c:	687b      	ldr	r3, [r7, #4]
 800920e:	681b      	ldr	r3, [r3, #0]
 8009210:	681a      	ldr	r2, [r3, #0]
 8009212:	687b      	ldr	r3, [r7, #4]
 8009214:	681b      	ldr	r3, [r3, #0]
 8009216:	f022 0201 	bic.w	r2, r2, #1
 800921a:	601a      	str	r2, [r3, #0]

  /* Disable ITs */
  __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_EOT | SPI_IT_TXP | SPI_IT_RXP | SPI_IT_DXP | SPI_IT_UDR | SPI_IT_OVR | SPI_IT_FRE | SPI_IT_MODF));
 800921c:	687b      	ldr	r3, [r7, #4]
 800921e:	681b      	ldr	r3, [r3, #0]
 8009220:	6919      	ldr	r1, [r3, #16]
 8009222:	687b      	ldr	r3, [r7, #4]
 8009224:	681a      	ldr	r2, [r3, #0]
 8009226:	4b3c      	ldr	r3, [pc, #240]	; (8009318 <SPI_CloseTransfer+0x13c>)
 8009228:	400b      	ands	r3, r1
 800922a:	6113      	str	r3, [r2, #16]

  /* Disable Tx DMA Request */
  CLEAR_BIT(hspi->Instance->CFG1, SPI_CFG1_TXDMAEN | SPI_CFG1_RXDMAEN);
 800922c:	687b      	ldr	r3, [r7, #4]
 800922e:	681b      	ldr	r3, [r3, #0]
 8009230:	689a      	ldr	r2, [r3, #8]
 8009232:	687b      	ldr	r3, [r7, #4]
 8009234:	681b      	ldr	r3, [r3, #0]
 8009236:	f422 4240 	bic.w	r2, r2, #49152	; 0xc000
 800923a:	609a      	str	r2, [r3, #8]

  /* Report UnderRun error for non RX Only communication */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 800923c:	687b      	ldr	r3, [r7, #4]
 800923e:	f893 3081 	ldrb.w	r3, [r3, #129]	; 0x81
 8009242:	b2db      	uxtb	r3, r3
 8009244:	2b04      	cmp	r3, #4
 8009246:	d014      	beq.n	8009272 <SPI_CloseTransfer+0x96>
  {
    if ((itflag & SPI_FLAG_UDR) != 0UL)
 8009248:	68fb      	ldr	r3, [r7, #12]
 800924a:	f003 0320 	and.w	r3, r3, #32
 800924e:	2b00      	cmp	r3, #0
 8009250:	d00f      	beq.n	8009272 <SPI_CloseTransfer+0x96>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_UDR);
 8009252:	687b      	ldr	r3, [r7, #4]
 8009254:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8009258:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 800925c:	687b      	ldr	r3, [r7, #4]
 800925e:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
      __HAL_SPI_CLEAR_UDRFLAG(hspi);
 8009262:	687b      	ldr	r3, [r7, #4]
 8009264:	681b      	ldr	r3, [r3, #0]
 8009266:	699a      	ldr	r2, [r3, #24]
 8009268:	687b      	ldr	r3, [r7, #4]
 800926a:	681b      	ldr	r3, [r3, #0]
 800926c:	f042 0220 	orr.w	r2, r2, #32
 8009270:	619a      	str	r2, [r3, #24]
    }
  }

  /* Report OverRun error for non TX Only communication */
  if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 8009272:	687b      	ldr	r3, [r7, #4]
 8009274:	f893 3081 	ldrb.w	r3, [r3, #129]	; 0x81
 8009278:	b2db      	uxtb	r3, r3
 800927a:	2b03      	cmp	r3, #3
 800927c:	d014      	beq.n	80092a8 <SPI_CloseTransfer+0xcc>
  {
    if ((itflag & SPI_FLAG_OVR) != 0UL)
 800927e:	68fb      	ldr	r3, [r7, #12]
 8009280:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009284:	2b00      	cmp	r3, #0
 8009286:	d00f      	beq.n	80092a8 <SPI_CloseTransfer+0xcc>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 8009288:	687b      	ldr	r3, [r7, #4]
 800928a:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800928e:	f043 0204 	orr.w	r2, r3, #4
 8009292:	687b      	ldr	r3, [r7, #4]
 8009294:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
      __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8009298:	687b      	ldr	r3, [r7, #4]
 800929a:	681b      	ldr	r3, [r3, #0]
 800929c:	699a      	ldr	r2, [r3, #24]
 800929e:	687b      	ldr	r3, [r7, #4]
 80092a0:	681b      	ldr	r3, [r3, #0]
 80092a2:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80092a6:	619a      	str	r2, [r3, #24]
    }
#endif /* USE_SPI_CRC */
  }

  /* SPI Mode Fault error interrupt occurred -------------------------------*/
  if ((itflag & SPI_FLAG_MODF) != 0UL)
 80092a8:	68fb      	ldr	r3, [r7, #12]
 80092aa:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80092ae:	2b00      	cmp	r3, #0
 80092b0:	d00f      	beq.n	80092d2 <SPI_CloseTransfer+0xf6>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 80092b2:	687b      	ldr	r3, [r7, #4]
 80092b4:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80092b8:	f043 0201 	orr.w	r2, r3, #1
 80092bc:	687b      	ldr	r3, [r7, #4]
 80092be:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    __HAL_SPI_CLEAR_MODFFLAG(hspi);
 80092c2:	687b      	ldr	r3, [r7, #4]
 80092c4:	681b      	ldr	r3, [r3, #0]
 80092c6:	699a      	ldr	r2, [r3, #24]
 80092c8:	687b      	ldr	r3, [r7, #4]
 80092ca:	681b      	ldr	r3, [r3, #0]
 80092cc:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80092d0:	619a      	str	r2, [r3, #24]
  }

  /* SPI Frame error interrupt occurred ------------------------------------*/
  if ((itflag & SPI_FLAG_FRE) != 0UL)
 80092d2:	68fb      	ldr	r3, [r7, #12]
 80092d4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80092d8:	2b00      	cmp	r3, #0
 80092da:	d00f      	beq.n	80092fc <SPI_CloseTransfer+0x120>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 80092dc:	687b      	ldr	r3, [r7, #4]
 80092de:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80092e2:	f043 0208 	orr.w	r2, r3, #8
 80092e6:	687b      	ldr	r3, [r7, #4]
 80092e8:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    __HAL_SPI_CLEAR_FREFLAG(hspi);
 80092ec:	687b      	ldr	r3, [r7, #4]
 80092ee:	681b      	ldr	r3, [r3, #0]
 80092f0:	699a      	ldr	r2, [r3, #24]
 80092f2:	687b      	ldr	r3, [r7, #4]
 80092f4:	681b      	ldr	r3, [r3, #0]
 80092f6:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80092fa:	619a      	str	r2, [r3, #24]
  }

  hspi->TxXferCount = (uint16_t)0UL;
 80092fc:	687b      	ldr	r3, [r7, #4]
 80092fe:	2200      	movs	r2, #0
 8009300:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
  hspi->RxXferCount = (uint16_t)0UL;
 8009304:	687b      	ldr	r3, [r7, #4]
 8009306:	2200      	movs	r2, #0
 8009308:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
}
 800930c:	bf00      	nop
 800930e:	3714      	adds	r7, #20
 8009310:	46bd      	mov	sp, r7
 8009312:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009316:	4770      	bx	lr
 8009318:	fffffc90 	.word	0xfffffc90

0800931c <SPI_WaitOnFlagUntilTimeout>:
  * @param Tickstart: Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitOnFlagUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Tickstart, uint32_t Timeout)
{
 800931c:	b580      	push	{r7, lr}
 800931e:	b084      	sub	sp, #16
 8009320:	af00      	add	r7, sp, #0
 8009322:	60f8      	str	r0, [r7, #12]
 8009324:	60b9      	str	r1, [r7, #8]
 8009326:	603b      	str	r3, [r7, #0]
 8009328:	4613      	mov	r3, r2
 800932a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) == Status)
 800932c:	e010      	b.n	8009350 <SPI_WaitOnFlagUntilTimeout+0x34>
  {
    /* Check for the Timeout */
    if ((((HAL_GetTick() - Tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800932e:	f7f8 fb57 	bl	80019e0 <HAL_GetTick>
 8009332:	4602      	mov	r2, r0
 8009334:	683b      	ldr	r3, [r7, #0]
 8009336:	1ad3      	subs	r3, r2, r3
 8009338:	69ba      	ldr	r2, [r7, #24]
 800933a:	429a      	cmp	r2, r3
 800933c:	d803      	bhi.n	8009346 <SPI_WaitOnFlagUntilTimeout+0x2a>
 800933e:	69bb      	ldr	r3, [r7, #24]
 8009340:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009344:	d102      	bne.n	800934c <SPI_WaitOnFlagUntilTimeout+0x30>
 8009346:	69bb      	ldr	r3, [r7, #24]
 8009348:	2b00      	cmp	r3, #0
 800934a:	d101      	bne.n	8009350 <SPI_WaitOnFlagUntilTimeout+0x34>
    {
      return HAL_TIMEOUT;
 800934c:	2303      	movs	r3, #3
 800934e:	e00f      	b.n	8009370 <SPI_WaitOnFlagUntilTimeout+0x54>
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) == Status)
 8009350:	68fb      	ldr	r3, [r7, #12]
 8009352:	681b      	ldr	r3, [r3, #0]
 8009354:	695a      	ldr	r2, [r3, #20]
 8009356:	68bb      	ldr	r3, [r7, #8]
 8009358:	4013      	ands	r3, r2
 800935a:	68ba      	ldr	r2, [r7, #8]
 800935c:	429a      	cmp	r2, r3
 800935e:	bf0c      	ite	eq
 8009360:	2301      	moveq	r3, #1
 8009362:	2300      	movne	r3, #0
 8009364:	b2db      	uxtb	r3, r3
 8009366:	461a      	mov	r2, r3
 8009368:	79fb      	ldrb	r3, [r7, #7]
 800936a:	429a      	cmp	r2, r3
 800936c:	d0df      	beq.n	800932e <SPI_WaitOnFlagUntilTimeout+0x12>
    }
  }
  return HAL_OK;
 800936e:	2300      	movs	r3, #0
}
 8009370:	4618      	mov	r0, r3
 8009372:	3710      	adds	r7, #16
 8009374:	46bd      	mov	sp, r7
 8009376:	bd80      	pop	{r7, pc}

08009378 <SPI_GetPacketSize>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval Packet size occupied in the fifo
  */
static uint32_t SPI_GetPacketSize(SPI_HandleTypeDef *hspi)
{
 8009378:	b480      	push	{r7}
 800937a:	b085      	sub	sp, #20
 800937c:	af00      	add	r7, sp, #0
 800937e:	6078      	str	r0, [r7, #4]
  uint32_t fifo_threashold = (hspi->Init.FifoThreshold >> SPI_CFG1_FTHLV_Pos) + 1UL;
 8009380:	687b      	ldr	r3, [r7, #4]
 8009382:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009384:	095b      	lsrs	r3, r3, #5
 8009386:	3301      	adds	r3, #1
 8009388:	60fb      	str	r3, [r7, #12]
  uint32_t data_size       = (hspi->Init.DataSize      >> SPI_CFG1_DSIZE_Pos) + 1UL;
 800938a:	687b      	ldr	r3, [r7, #4]
 800938c:	68db      	ldr	r3, [r3, #12]
 800938e:	3301      	adds	r3, #1
 8009390:	60bb      	str	r3, [r7, #8]

  /* Convert data size to Byte */
  data_size = (data_size + 7UL) / 8UL;
 8009392:	68bb      	ldr	r3, [r7, #8]
 8009394:	3307      	adds	r3, #7
 8009396:	08db      	lsrs	r3, r3, #3
 8009398:	60bb      	str	r3, [r7, #8]

  return data_size * fifo_threashold;
 800939a:	68bb      	ldr	r3, [r7, #8]
 800939c:	68fa      	ldr	r2, [r7, #12]
 800939e:	fb02 f303 	mul.w	r3, r2, r3
}
 80093a2:	4618      	mov	r0, r3
 80093a4:	3714      	adds	r7, #20
 80093a6:	46bd      	mov	sp, r7
 80093a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80093ac:	4770      	bx	lr
	...

080093b0 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80093b0:	b580      	push	{r7, lr}
 80093b2:	b082      	sub	sp, #8
 80093b4:	af00      	add	r7, sp, #0
 80093b6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80093b8:	687b      	ldr	r3, [r7, #4]
 80093ba:	2b00      	cmp	r3, #0
 80093bc:	d101      	bne.n	80093c2 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80093be:	2301      	movs	r3, #1
 80093c0:	e0ab      	b.n	800951a <HAL_UART_Init+0x16a>
  }

  if (huart->Init.HwFlowCtl != UART_HWCONTROL_NONE)
 80093c2:	687b      	ldr	r3, [r7, #4]
 80093c4:	699b      	ldr	r3, [r3, #24]
 80093c6:	2b00      	cmp	r3, #0
 80093c8:	d032      	beq.n	8009430 <HAL_UART_Init+0x80>
  {
    /* Check the parameters */
    assert_param(IS_UART_HWFLOW_INSTANCE(huart->Instance));
 80093ca:	687b      	ldr	r3, [r7, #4]
 80093cc:	681b      	ldr	r3, [r3, #0]
 80093ce:	4a55      	ldr	r2, [pc, #340]	; (8009524 <HAL_UART_Init+0x174>)
 80093d0:	4293      	cmp	r3, r2
 80093d2:	d05f      	beq.n	8009494 <HAL_UART_Init+0xe4>
 80093d4:	687b      	ldr	r3, [r7, #4]
 80093d6:	681b      	ldr	r3, [r3, #0]
 80093d8:	4a53      	ldr	r2, [pc, #332]	; (8009528 <HAL_UART_Init+0x178>)
 80093da:	4293      	cmp	r3, r2
 80093dc:	d05a      	beq.n	8009494 <HAL_UART_Init+0xe4>
 80093de:	687b      	ldr	r3, [r7, #4]
 80093e0:	681b      	ldr	r3, [r3, #0]
 80093e2:	4a52      	ldr	r2, [pc, #328]	; (800952c <HAL_UART_Init+0x17c>)
 80093e4:	4293      	cmp	r3, r2
 80093e6:	d055      	beq.n	8009494 <HAL_UART_Init+0xe4>
 80093e8:	687b      	ldr	r3, [r7, #4]
 80093ea:	681b      	ldr	r3, [r3, #0]
 80093ec:	4a50      	ldr	r2, [pc, #320]	; (8009530 <HAL_UART_Init+0x180>)
 80093ee:	4293      	cmp	r3, r2
 80093f0:	d050      	beq.n	8009494 <HAL_UART_Init+0xe4>
 80093f2:	687b      	ldr	r3, [r7, #4]
 80093f4:	681b      	ldr	r3, [r3, #0]
 80093f6:	4a4f      	ldr	r2, [pc, #316]	; (8009534 <HAL_UART_Init+0x184>)
 80093f8:	4293      	cmp	r3, r2
 80093fa:	d04b      	beq.n	8009494 <HAL_UART_Init+0xe4>
 80093fc:	687b      	ldr	r3, [r7, #4]
 80093fe:	681b      	ldr	r3, [r3, #0]
 8009400:	4a4d      	ldr	r2, [pc, #308]	; (8009538 <HAL_UART_Init+0x188>)
 8009402:	4293      	cmp	r3, r2
 8009404:	d046      	beq.n	8009494 <HAL_UART_Init+0xe4>
 8009406:	687b      	ldr	r3, [r7, #4]
 8009408:	681b      	ldr	r3, [r3, #0]
 800940a:	4a4c      	ldr	r2, [pc, #304]	; (800953c <HAL_UART_Init+0x18c>)
 800940c:	4293      	cmp	r3, r2
 800940e:	d041      	beq.n	8009494 <HAL_UART_Init+0xe4>
 8009410:	687b      	ldr	r3, [r7, #4]
 8009412:	681b      	ldr	r3, [r3, #0]
 8009414:	4a4a      	ldr	r2, [pc, #296]	; (8009540 <HAL_UART_Init+0x190>)
 8009416:	4293      	cmp	r3, r2
 8009418:	d03c      	beq.n	8009494 <HAL_UART_Init+0xe4>
 800941a:	687b      	ldr	r3, [r7, #4]
 800941c:	681b      	ldr	r3, [r3, #0]
 800941e:	4a49      	ldr	r2, [pc, #292]	; (8009544 <HAL_UART_Init+0x194>)
 8009420:	4293      	cmp	r3, r2
 8009422:	d037      	beq.n	8009494 <HAL_UART_Init+0xe4>
 8009424:	f44f 7199 	mov.w	r1, #306	; 0x132
 8009428:	4847      	ldr	r0, [pc, #284]	; (8009548 <HAL_UART_Init+0x198>)
 800942a:	f7f7 fe7d 	bl	8001128 <assert_failed>
 800942e:	e031      	b.n	8009494 <HAL_UART_Init+0xe4>
  }
  else
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
 8009430:	687b      	ldr	r3, [r7, #4]
 8009432:	681b      	ldr	r3, [r3, #0]
 8009434:	4a3b      	ldr	r2, [pc, #236]	; (8009524 <HAL_UART_Init+0x174>)
 8009436:	4293      	cmp	r3, r2
 8009438:	d02c      	beq.n	8009494 <HAL_UART_Init+0xe4>
 800943a:	687b      	ldr	r3, [r7, #4]
 800943c:	681b      	ldr	r3, [r3, #0]
 800943e:	4a3a      	ldr	r2, [pc, #232]	; (8009528 <HAL_UART_Init+0x178>)
 8009440:	4293      	cmp	r3, r2
 8009442:	d027      	beq.n	8009494 <HAL_UART_Init+0xe4>
 8009444:	687b      	ldr	r3, [r7, #4]
 8009446:	681b      	ldr	r3, [r3, #0]
 8009448:	4a38      	ldr	r2, [pc, #224]	; (800952c <HAL_UART_Init+0x17c>)
 800944a:	4293      	cmp	r3, r2
 800944c:	d022      	beq.n	8009494 <HAL_UART_Init+0xe4>
 800944e:	687b      	ldr	r3, [r7, #4]
 8009450:	681b      	ldr	r3, [r3, #0]
 8009452:	4a37      	ldr	r2, [pc, #220]	; (8009530 <HAL_UART_Init+0x180>)
 8009454:	4293      	cmp	r3, r2
 8009456:	d01d      	beq.n	8009494 <HAL_UART_Init+0xe4>
 8009458:	687b      	ldr	r3, [r7, #4]
 800945a:	681b      	ldr	r3, [r3, #0]
 800945c:	4a35      	ldr	r2, [pc, #212]	; (8009534 <HAL_UART_Init+0x184>)
 800945e:	4293      	cmp	r3, r2
 8009460:	d018      	beq.n	8009494 <HAL_UART_Init+0xe4>
 8009462:	687b      	ldr	r3, [r7, #4]
 8009464:	681b      	ldr	r3, [r3, #0]
 8009466:	4a34      	ldr	r2, [pc, #208]	; (8009538 <HAL_UART_Init+0x188>)
 8009468:	4293      	cmp	r3, r2
 800946a:	d013      	beq.n	8009494 <HAL_UART_Init+0xe4>
 800946c:	687b      	ldr	r3, [r7, #4]
 800946e:	681b      	ldr	r3, [r3, #0]
 8009470:	4a32      	ldr	r2, [pc, #200]	; (800953c <HAL_UART_Init+0x18c>)
 8009472:	4293      	cmp	r3, r2
 8009474:	d00e      	beq.n	8009494 <HAL_UART_Init+0xe4>
 8009476:	687b      	ldr	r3, [r7, #4]
 8009478:	681b      	ldr	r3, [r3, #0]
 800947a:	4a31      	ldr	r2, [pc, #196]	; (8009540 <HAL_UART_Init+0x190>)
 800947c:	4293      	cmp	r3, r2
 800947e:	d009      	beq.n	8009494 <HAL_UART_Init+0xe4>
 8009480:	687b      	ldr	r3, [r7, #4]
 8009482:	681b      	ldr	r3, [r3, #0]
 8009484:	4a2f      	ldr	r2, [pc, #188]	; (8009544 <HAL_UART_Init+0x194>)
 8009486:	4293      	cmp	r3, r2
 8009488:	d004      	beq.n	8009494 <HAL_UART_Init+0xe4>
 800948a:	f240 1137 	movw	r1, #311	; 0x137
 800948e:	482e      	ldr	r0, [pc, #184]	; (8009548 <HAL_UART_Init+0x198>)
 8009490:	f7f7 fe4a 	bl	8001128 <assert_failed>
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8009494:	687b      	ldr	r3, [r7, #4]
 8009496:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800949a:	2b00      	cmp	r3, #0
 800949c:	d106      	bne.n	80094ac <HAL_UART_Init+0xfc>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800949e:	687b      	ldr	r3, [r7, #4]
 80094a0:	2200      	movs	r2, #0
 80094a2:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80094a6:	6878      	ldr	r0, [r7, #4]
 80094a8:	f7f7 ffde 	bl	8001468 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80094ac:	687b      	ldr	r3, [r7, #4]
 80094ae:	2224      	movs	r2, #36	; 0x24
 80094b0:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  __HAL_UART_DISABLE(huart);
 80094b4:	687b      	ldr	r3, [r7, #4]
 80094b6:	681b      	ldr	r3, [r3, #0]
 80094b8:	681a      	ldr	r2, [r3, #0]
 80094ba:	687b      	ldr	r3, [r7, #4]
 80094bc:	681b      	ldr	r3, [r3, #0]
 80094be:	f022 0201 	bic.w	r2, r2, #1
 80094c2:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80094c4:	6878      	ldr	r0, [r7, #4]
 80094c6:	f000 f843 	bl	8009550 <UART_SetConfig>
 80094ca:	4603      	mov	r3, r0
 80094cc:	2b01      	cmp	r3, #1
 80094ce:	d101      	bne.n	80094d4 <HAL_UART_Init+0x124>
  {
    return HAL_ERROR;
 80094d0:	2301      	movs	r3, #1
 80094d2:	e022      	b.n	800951a <HAL_UART_Init+0x16a>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80094d4:	687b      	ldr	r3, [r7, #4]
 80094d6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80094d8:	2b00      	cmp	r3, #0
 80094da:	d002      	beq.n	80094e2 <HAL_UART_Init+0x132>
  {
    UART_AdvFeatureConfig(huart);
 80094dc:	6878      	ldr	r0, [r7, #4]
 80094de:	f002 fa95 	bl	800ba0c <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80094e2:	687b      	ldr	r3, [r7, #4]
 80094e4:	681b      	ldr	r3, [r3, #0]
 80094e6:	685a      	ldr	r2, [r3, #4]
 80094e8:	687b      	ldr	r3, [r7, #4]
 80094ea:	681b      	ldr	r3, [r3, #0]
 80094ec:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80094f0:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80094f2:	687b      	ldr	r3, [r7, #4]
 80094f4:	681b      	ldr	r3, [r3, #0]
 80094f6:	689a      	ldr	r2, [r3, #8]
 80094f8:	687b      	ldr	r3, [r7, #4]
 80094fa:	681b      	ldr	r3, [r3, #0]
 80094fc:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8009500:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8009502:	687b      	ldr	r3, [r7, #4]
 8009504:	681b      	ldr	r3, [r3, #0]
 8009506:	681a      	ldr	r2, [r3, #0]
 8009508:	687b      	ldr	r3, [r7, #4]
 800950a:	681b      	ldr	r3, [r3, #0]
 800950c:	f042 0201 	orr.w	r2, r2, #1
 8009510:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8009512:	6878      	ldr	r0, [r7, #4]
 8009514:	f002 fbf0 	bl	800bcf8 <UART_CheckIdleState>
 8009518:	4603      	mov	r3, r0
}
 800951a:	4618      	mov	r0, r3
 800951c:	3708      	adds	r7, #8
 800951e:	46bd      	mov	sp, r7
 8009520:	bd80      	pop	{r7, pc}
 8009522:	bf00      	nop
 8009524:	40011000 	.word	0x40011000
 8009528:	40004400 	.word	0x40004400
 800952c:	40004800 	.word	0x40004800
 8009530:	40004c00 	.word	0x40004c00
 8009534:	40005000 	.word	0x40005000
 8009538:	40011400 	.word	0x40011400
 800953c:	40007800 	.word	0x40007800
 8009540:	40007c00 	.word	0x40007c00
 8009544:	58000c00 	.word	0x58000c00
 8009548:	08010c74 	.word	0x08010c74
 800954c:	00000000 	.word	0x00000000

08009550 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8009550:	e92d 4890 	stmdb	sp!, {r4, r7, fp, lr}
 8009554:	b090      	sub	sp, #64	; 0x40
 8009556:	af00      	add	r7, sp, #0
 8009558:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv                   = 0x00000000U;
 800955a:	2300      	movs	r3, #0
 800955c:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_StatusTypeDef ret               = HAL_OK;
 800955e:	2300      	movs	r3, #0
 8009560:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
  uint32_t lpuart_ker_ck_pres         = 0x00000000U;
 8009564:	2300      	movs	r3, #0
 8009566:	62fb      	str	r3, [r7, #44]	; 0x2c
  PLL2_ClocksTypeDef pll2_clocks;
  PLL3_ClocksTypeDef pll3_clocks;
  uint32_t pclk;

  /* Check the parameters */
  assert_param(IS_UART_BAUDRATE(huart->Init.BaudRate));
 8009568:	687b      	ldr	r3, [r7, #4]
 800956a:	685b      	ldr	r3, [r3, #4]
 800956c:	4a17      	ldr	r2, [pc, #92]	; (80095cc <UART_SetConfig+0x7c>)
 800956e:	4293      	cmp	r3, r2
 8009570:	d904      	bls.n	800957c <UART_SetConfig+0x2c>
 8009572:	f640 3134 	movw	r1, #2868	; 0xb34
 8009576:	4816      	ldr	r0, [pc, #88]	; (80095d0 <UART_SetConfig+0x80>)
 8009578:	f7f7 fdd6 	bl	8001128 <assert_failed>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
 800957c:	687b      	ldr	r3, [r7, #4]
 800957e:	689b      	ldr	r3, [r3, #8]
 8009580:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8009584:	d00d      	beq.n	80095a2 <UART_SetConfig+0x52>
 8009586:	687b      	ldr	r3, [r7, #4]
 8009588:	689b      	ldr	r3, [r3, #8]
 800958a:	2b00      	cmp	r3, #0
 800958c:	d009      	beq.n	80095a2 <UART_SetConfig+0x52>
 800958e:	687b      	ldr	r3, [r7, #4]
 8009590:	689b      	ldr	r3, [r3, #8]
 8009592:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8009596:	d004      	beq.n	80095a2 <UART_SetConfig+0x52>
 8009598:	f640 3135 	movw	r1, #2869	; 0xb35
 800959c:	480c      	ldr	r0, [pc, #48]	; (80095d0 <UART_SetConfig+0x80>)
 800959e:	f7f7 fdc3 	bl	8001128 <assert_failed>
  if (UART_INSTANCE_LOWPOWER(huart))
 80095a2:	687b      	ldr	r3, [r7, #4]
 80095a4:	681b      	ldr	r3, [r3, #0]
 80095a6:	4a0b      	ldr	r2, [pc, #44]	; (80095d4 <UART_SetConfig+0x84>)
 80095a8:	4293      	cmp	r3, r2
 80095aa:	d115      	bne.n	80095d8 <UART_SetConfig+0x88>
  {
    assert_param(IS_LPUART_STOPBITS(huart->Init.StopBits));
 80095ac:	687b      	ldr	r3, [r7, #4]
 80095ae:	68db      	ldr	r3, [r3, #12]
 80095b0:	2b00      	cmp	r3, #0
 80095b2:	d037      	beq.n	8009624 <UART_SetConfig+0xd4>
 80095b4:	687b      	ldr	r3, [r7, #4]
 80095b6:	68db      	ldr	r3, [r3, #12]
 80095b8:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80095bc:	d032      	beq.n	8009624 <UART_SetConfig+0xd4>
 80095be:	f640 3138 	movw	r1, #2872	; 0xb38
 80095c2:	4803      	ldr	r0, [pc, #12]	; (80095d0 <UART_SetConfig+0x80>)
 80095c4:	f7f7 fdb0 	bl	8001128 <assert_failed>
 80095c8:	e02c      	b.n	8009624 <UART_SetConfig+0xd4>
 80095ca:	bf00      	nop
 80095cc:	00bebc20 	.word	0x00bebc20
 80095d0:	08010c74 	.word	0x08010c74
 80095d4:	58000c00 	.word	0x58000c00
  }
  else
  {
    assert_param(IS_UART_STOPBITS(huart->Init.StopBits));
 80095d8:	687b      	ldr	r3, [r7, #4]
 80095da:	68db      	ldr	r3, [r3, #12]
 80095dc:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80095e0:	d012      	beq.n	8009608 <UART_SetConfig+0xb8>
 80095e2:	687b      	ldr	r3, [r7, #4]
 80095e4:	68db      	ldr	r3, [r3, #12]
 80095e6:	2b00      	cmp	r3, #0
 80095e8:	d00e      	beq.n	8009608 <UART_SetConfig+0xb8>
 80095ea:	687b      	ldr	r3, [r7, #4]
 80095ec:	68db      	ldr	r3, [r3, #12]
 80095ee:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 80095f2:	d009      	beq.n	8009608 <UART_SetConfig+0xb8>
 80095f4:	687b      	ldr	r3, [r7, #4]
 80095f6:	68db      	ldr	r3, [r3, #12]
 80095f8:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80095fc:	d004      	beq.n	8009608 <UART_SetConfig+0xb8>
 80095fe:	f640 313c 	movw	r1, #2876	; 0xb3c
 8009602:	48aa      	ldr	r0, [pc, #680]	; (80098ac <UART_SetConfig+0x35c>)
 8009604:	f7f7 fd90 	bl	8001128 <assert_failed>
    assert_param(IS_UART_ONE_BIT_SAMPLE(huart->Init.OneBitSampling));
 8009608:	687b      	ldr	r3, [r7, #4]
 800960a:	6a1b      	ldr	r3, [r3, #32]
 800960c:	2b00      	cmp	r3, #0
 800960e:	d009      	beq.n	8009624 <UART_SetConfig+0xd4>
 8009610:	687b      	ldr	r3, [r7, #4]
 8009612:	6a1b      	ldr	r3, [r3, #32]
 8009614:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8009618:	d004      	beq.n	8009624 <UART_SetConfig+0xd4>
 800961a:	f640 313d 	movw	r1, #2877	; 0xb3d
 800961e:	48a3      	ldr	r0, [pc, #652]	; (80098ac <UART_SetConfig+0x35c>)
 8009620:	f7f7 fd82 	bl	8001128 <assert_failed>
  }

  assert_param(IS_UART_PARITY(huart->Init.Parity));
 8009624:	687b      	ldr	r3, [r7, #4]
 8009626:	691b      	ldr	r3, [r3, #16]
 8009628:	2b00      	cmp	r3, #0
 800962a:	d00e      	beq.n	800964a <UART_SetConfig+0xfa>
 800962c:	687b      	ldr	r3, [r7, #4]
 800962e:	691b      	ldr	r3, [r3, #16]
 8009630:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8009634:	d009      	beq.n	800964a <UART_SetConfig+0xfa>
 8009636:	687b      	ldr	r3, [r7, #4]
 8009638:	691b      	ldr	r3, [r3, #16]
 800963a:	f5b3 6fc0 	cmp.w	r3, #1536	; 0x600
 800963e:	d004      	beq.n	800964a <UART_SetConfig+0xfa>
 8009640:	f44f 6134 	mov.w	r1, #2880	; 0xb40
 8009644:	4899      	ldr	r0, [pc, #612]	; (80098ac <UART_SetConfig+0x35c>)
 8009646:	f7f7 fd6f 	bl	8001128 <assert_failed>
  assert_param(IS_UART_MODE(huart->Init.Mode));
 800964a:	687b      	ldr	r3, [r7, #4]
 800964c:	695b      	ldr	r3, [r3, #20]
 800964e:	f023 030c 	bic.w	r3, r3, #12
 8009652:	2b00      	cmp	r3, #0
 8009654:	d103      	bne.n	800965e <UART_SetConfig+0x10e>
 8009656:	687b      	ldr	r3, [r7, #4]
 8009658:	695b      	ldr	r3, [r3, #20]
 800965a:	2b00      	cmp	r3, #0
 800965c:	d104      	bne.n	8009668 <UART_SetConfig+0x118>
 800965e:	f640 3141 	movw	r1, #2881	; 0xb41
 8009662:	4892      	ldr	r0, [pc, #584]	; (80098ac <UART_SetConfig+0x35c>)
 8009664:	f7f7 fd60 	bl	8001128 <assert_failed>
  assert_param(IS_UART_HARDWARE_FLOW_CONTROL(huart->Init.HwFlowCtl));
 8009668:	687b      	ldr	r3, [r7, #4]
 800966a:	699b      	ldr	r3, [r3, #24]
 800966c:	2b00      	cmp	r3, #0
 800966e:	d013      	beq.n	8009698 <UART_SetConfig+0x148>
 8009670:	687b      	ldr	r3, [r7, #4]
 8009672:	699b      	ldr	r3, [r3, #24]
 8009674:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8009678:	d00e      	beq.n	8009698 <UART_SetConfig+0x148>
 800967a:	687b      	ldr	r3, [r7, #4]
 800967c:	699b      	ldr	r3, [r3, #24]
 800967e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8009682:	d009      	beq.n	8009698 <UART_SetConfig+0x148>
 8009684:	687b      	ldr	r3, [r7, #4]
 8009686:	699b      	ldr	r3, [r3, #24]
 8009688:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800968c:	d004      	beq.n	8009698 <UART_SetConfig+0x148>
 800968e:	f640 3142 	movw	r1, #2882	; 0xb42
 8009692:	4886      	ldr	r0, [pc, #536]	; (80098ac <UART_SetConfig+0x35c>)
 8009694:	f7f7 fd48 	bl	8001128 <assert_failed>
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
 8009698:	687b      	ldr	r3, [r7, #4]
 800969a:	69db      	ldr	r3, [r3, #28]
 800969c:	2b00      	cmp	r3, #0
 800969e:	d009      	beq.n	80096b4 <UART_SetConfig+0x164>
 80096a0:	687b      	ldr	r3, [r7, #4]
 80096a2:	69db      	ldr	r3, [r3, #28]
 80096a4:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80096a8:	d004      	beq.n	80096b4 <UART_SetConfig+0x164>
 80096aa:	f640 3143 	movw	r1, #2883	; 0xb43
 80096ae:	487f      	ldr	r0, [pc, #508]	; (80098ac <UART_SetConfig+0x35c>)
 80096b0:	f7f7 fd3a 	bl	8001128 <assert_failed>
  assert_param(IS_UART_PRESCALER(huart->Init.ClockPrescaler));
 80096b4:	687b      	ldr	r3, [r7, #4]
 80096b6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80096b8:	2b00      	cmp	r3, #0
 80096ba:	d030      	beq.n	800971e <UART_SetConfig+0x1ce>
 80096bc:	687b      	ldr	r3, [r7, #4]
 80096be:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80096c0:	2b01      	cmp	r3, #1
 80096c2:	d02c      	beq.n	800971e <UART_SetConfig+0x1ce>
 80096c4:	687b      	ldr	r3, [r7, #4]
 80096c6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80096c8:	2b02      	cmp	r3, #2
 80096ca:	d028      	beq.n	800971e <UART_SetConfig+0x1ce>
 80096cc:	687b      	ldr	r3, [r7, #4]
 80096ce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80096d0:	2b03      	cmp	r3, #3
 80096d2:	d024      	beq.n	800971e <UART_SetConfig+0x1ce>
 80096d4:	687b      	ldr	r3, [r7, #4]
 80096d6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80096d8:	2b04      	cmp	r3, #4
 80096da:	d020      	beq.n	800971e <UART_SetConfig+0x1ce>
 80096dc:	687b      	ldr	r3, [r7, #4]
 80096de:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80096e0:	2b05      	cmp	r3, #5
 80096e2:	d01c      	beq.n	800971e <UART_SetConfig+0x1ce>
 80096e4:	687b      	ldr	r3, [r7, #4]
 80096e6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80096e8:	2b06      	cmp	r3, #6
 80096ea:	d018      	beq.n	800971e <UART_SetConfig+0x1ce>
 80096ec:	687b      	ldr	r3, [r7, #4]
 80096ee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80096f0:	2b07      	cmp	r3, #7
 80096f2:	d014      	beq.n	800971e <UART_SetConfig+0x1ce>
 80096f4:	687b      	ldr	r3, [r7, #4]
 80096f6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80096f8:	2b08      	cmp	r3, #8
 80096fa:	d010      	beq.n	800971e <UART_SetConfig+0x1ce>
 80096fc:	687b      	ldr	r3, [r7, #4]
 80096fe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009700:	2b09      	cmp	r3, #9
 8009702:	d00c      	beq.n	800971e <UART_SetConfig+0x1ce>
 8009704:	687b      	ldr	r3, [r7, #4]
 8009706:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009708:	2b0a      	cmp	r3, #10
 800970a:	d008      	beq.n	800971e <UART_SetConfig+0x1ce>
 800970c:	687b      	ldr	r3, [r7, #4]
 800970e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009710:	2b0b      	cmp	r3, #11
 8009712:	d004      	beq.n	800971e <UART_SetConfig+0x1ce>
 8009714:	f640 3144 	movw	r1, #2884	; 0xb44
 8009718:	4864      	ldr	r0, [pc, #400]	; (80098ac <UART_SetConfig+0x35c>)
 800971a:	f7f7 fd05 	bl	8001128 <assert_failed>
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800971e:	687b      	ldr	r3, [r7, #4]
 8009720:	689a      	ldr	r2, [r3, #8]
 8009722:	687b      	ldr	r3, [r7, #4]
 8009724:	691b      	ldr	r3, [r3, #16]
 8009726:	431a      	orrs	r2, r3
 8009728:	687b      	ldr	r3, [r7, #4]
 800972a:	695b      	ldr	r3, [r3, #20]
 800972c:	431a      	orrs	r2, r3
 800972e:	687b      	ldr	r3, [r7, #4]
 8009730:	69db      	ldr	r3, [r3, #28]
 8009732:	4313      	orrs	r3, r2
 8009734:	63fb      	str	r3, [r7, #60]	; 0x3c
  tmpreg |= (uint32_t)huart->FifoMode;
 8009736:	687b      	ldr	r3, [r7, #4]
 8009738:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800973a:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 800973c:	4313      	orrs	r3, r2
 800973e:	63fb      	str	r3, [r7, #60]	; 0x3c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8009740:	687b      	ldr	r3, [r7, #4]
 8009742:	681b      	ldr	r3, [r3, #0]
 8009744:	681a      	ldr	r2, [r3, #0]
 8009746:	4b5a      	ldr	r3, [pc, #360]	; (80098b0 <UART_SetConfig+0x360>)
 8009748:	4013      	ands	r3, r2
 800974a:	687a      	ldr	r2, [r7, #4]
 800974c:	6812      	ldr	r2, [r2, #0]
 800974e:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8009750:	430b      	orrs	r3, r1
 8009752:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8009754:	687b      	ldr	r3, [r7, #4]
 8009756:	681b      	ldr	r3, [r3, #0]
 8009758:	685b      	ldr	r3, [r3, #4]
 800975a:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 800975e:	687b      	ldr	r3, [r7, #4]
 8009760:	68da      	ldr	r2, [r3, #12]
 8009762:	687b      	ldr	r3, [r7, #4]
 8009764:	681b      	ldr	r3, [r3, #0]
 8009766:	430a      	orrs	r2, r1
 8009768:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800976a:	687b      	ldr	r3, [r7, #4]
 800976c:	699b      	ldr	r3, [r3, #24]
 800976e:	63fb      	str	r3, [r7, #60]	; 0x3c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8009770:	687b      	ldr	r3, [r7, #4]
 8009772:	681b      	ldr	r3, [r3, #0]
 8009774:	4a4f      	ldr	r2, [pc, #316]	; (80098b4 <UART_SetConfig+0x364>)
 8009776:	4293      	cmp	r3, r2
 8009778:	d004      	beq.n	8009784 <UART_SetConfig+0x234>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800977a:	687b      	ldr	r3, [r7, #4]
 800977c:	6a1b      	ldr	r3, [r3, #32]
 800977e:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8009780:	4313      	orrs	r3, r2
 8009782:	63fb      	str	r3, [r7, #60]	; 0x3c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8009784:	687b      	ldr	r3, [r7, #4]
 8009786:	681b      	ldr	r3, [r3, #0]
 8009788:	689a      	ldr	r2, [r3, #8]
 800978a:	4b4b      	ldr	r3, [pc, #300]	; (80098b8 <UART_SetConfig+0x368>)
 800978c:	4013      	ands	r3, r2
 800978e:	687a      	ldr	r2, [r7, #4]
 8009790:	6812      	ldr	r2, [r2, #0]
 8009792:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8009794:	430b      	orrs	r3, r1
 8009796:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8009798:	687b      	ldr	r3, [r7, #4]
 800979a:	681b      	ldr	r3, [r3, #0]
 800979c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800979e:	f023 010f 	bic.w	r1, r3, #15
 80097a2:	687b      	ldr	r3, [r7, #4]
 80097a4:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80097a6:	687b      	ldr	r3, [r7, #4]
 80097a8:	681b      	ldr	r3, [r3, #0]
 80097aa:	430a      	orrs	r2, r1
 80097ac:	62da      	str	r2, [r3, #44]	; 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80097ae:	687b      	ldr	r3, [r7, #4]
 80097b0:	681b      	ldr	r3, [r3, #0]
 80097b2:	4a42      	ldr	r2, [pc, #264]	; (80098bc <UART_SetConfig+0x36c>)
 80097b4:	4293      	cmp	r3, r2
 80097b6:	f040 8085 	bne.w	80098c4 <UART_SetConfig+0x374>
 80097ba:	4b41      	ldr	r3, [pc, #260]	; (80098c0 <UART_SetConfig+0x370>)
 80097bc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80097be:	f003 0338 	and.w	r3, r3, #56	; 0x38
 80097c2:	2b28      	cmp	r3, #40	; 0x28
 80097c4:	d86c      	bhi.n	80098a0 <UART_SetConfig+0x350>
 80097c6:	a201      	add	r2, pc, #4	; (adr r2, 80097cc <UART_SetConfig+0x27c>)
 80097c8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80097cc:	08009871 	.word	0x08009871
 80097d0:	080098a1 	.word	0x080098a1
 80097d4:	080098a1 	.word	0x080098a1
 80097d8:	080098a1 	.word	0x080098a1
 80097dc:	080098a1 	.word	0x080098a1
 80097e0:	080098a1 	.word	0x080098a1
 80097e4:	080098a1 	.word	0x080098a1
 80097e8:	080098a1 	.word	0x080098a1
 80097ec:	08009879 	.word	0x08009879
 80097f0:	080098a1 	.word	0x080098a1
 80097f4:	080098a1 	.word	0x080098a1
 80097f8:	080098a1 	.word	0x080098a1
 80097fc:	080098a1 	.word	0x080098a1
 8009800:	080098a1 	.word	0x080098a1
 8009804:	080098a1 	.word	0x080098a1
 8009808:	080098a1 	.word	0x080098a1
 800980c:	08009881 	.word	0x08009881
 8009810:	080098a1 	.word	0x080098a1
 8009814:	080098a1 	.word	0x080098a1
 8009818:	080098a1 	.word	0x080098a1
 800981c:	080098a1 	.word	0x080098a1
 8009820:	080098a1 	.word	0x080098a1
 8009824:	080098a1 	.word	0x080098a1
 8009828:	080098a1 	.word	0x080098a1
 800982c:	08009889 	.word	0x08009889
 8009830:	080098a1 	.word	0x080098a1
 8009834:	080098a1 	.word	0x080098a1
 8009838:	080098a1 	.word	0x080098a1
 800983c:	080098a1 	.word	0x080098a1
 8009840:	080098a1 	.word	0x080098a1
 8009844:	080098a1 	.word	0x080098a1
 8009848:	080098a1 	.word	0x080098a1
 800984c:	08009891 	.word	0x08009891
 8009850:	080098a1 	.word	0x080098a1
 8009854:	080098a1 	.word	0x080098a1
 8009858:	080098a1 	.word	0x080098a1
 800985c:	080098a1 	.word	0x080098a1
 8009860:	080098a1 	.word	0x080098a1
 8009864:	080098a1 	.word	0x080098a1
 8009868:	080098a1 	.word	0x080098a1
 800986c:	08009899 	.word	0x08009899
 8009870:	2301      	movs	r3, #1
 8009872:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
 8009876:	e23b      	b.n	8009cf0 <UART_SetConfig+0x7a0>
 8009878:	2304      	movs	r3, #4
 800987a:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
 800987e:	e237      	b.n	8009cf0 <UART_SetConfig+0x7a0>
 8009880:	2308      	movs	r3, #8
 8009882:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
 8009886:	e233      	b.n	8009cf0 <UART_SetConfig+0x7a0>
 8009888:	2310      	movs	r3, #16
 800988a:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
 800988e:	e22f      	b.n	8009cf0 <UART_SetConfig+0x7a0>
 8009890:	2320      	movs	r3, #32
 8009892:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
 8009896:	e22b      	b.n	8009cf0 <UART_SetConfig+0x7a0>
 8009898:	2340      	movs	r3, #64	; 0x40
 800989a:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
 800989e:	e227      	b.n	8009cf0 <UART_SetConfig+0x7a0>
 80098a0:	2380      	movs	r3, #128	; 0x80
 80098a2:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
 80098a6:	bf00      	nop
 80098a8:	e222      	b.n	8009cf0 <UART_SetConfig+0x7a0>
 80098aa:	bf00      	nop
 80098ac:	08010c74 	.word	0x08010c74
 80098b0:	cfff69f3 	.word	0xcfff69f3
 80098b4:	58000c00 	.word	0x58000c00
 80098b8:	11fff4ff 	.word	0x11fff4ff
 80098bc:	40011000 	.word	0x40011000
 80098c0:	58024400 	.word	0x58024400
 80098c4:	687b      	ldr	r3, [r7, #4]
 80098c6:	681b      	ldr	r3, [r3, #0]
 80098c8:	4ac9      	ldr	r2, [pc, #804]	; (8009bf0 <UART_SetConfig+0x6a0>)
 80098ca:	4293      	cmp	r3, r2
 80098cc:	d131      	bne.n	8009932 <UART_SetConfig+0x3e2>
 80098ce:	4bc9      	ldr	r3, [pc, #804]	; (8009bf4 <UART_SetConfig+0x6a4>)
 80098d0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80098d2:	f003 0307 	and.w	r3, r3, #7
 80098d6:	2b05      	cmp	r3, #5
 80098d8:	d826      	bhi.n	8009928 <UART_SetConfig+0x3d8>
 80098da:	a201      	add	r2, pc, #4	; (adr r2, 80098e0 <UART_SetConfig+0x390>)
 80098dc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80098e0:	080098f9 	.word	0x080098f9
 80098e4:	08009901 	.word	0x08009901
 80098e8:	08009909 	.word	0x08009909
 80098ec:	08009911 	.word	0x08009911
 80098f0:	08009919 	.word	0x08009919
 80098f4:	08009921 	.word	0x08009921
 80098f8:	2300      	movs	r3, #0
 80098fa:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
 80098fe:	e1f7      	b.n	8009cf0 <UART_SetConfig+0x7a0>
 8009900:	2304      	movs	r3, #4
 8009902:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
 8009906:	e1f3      	b.n	8009cf0 <UART_SetConfig+0x7a0>
 8009908:	2308      	movs	r3, #8
 800990a:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
 800990e:	e1ef      	b.n	8009cf0 <UART_SetConfig+0x7a0>
 8009910:	2310      	movs	r3, #16
 8009912:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
 8009916:	e1eb      	b.n	8009cf0 <UART_SetConfig+0x7a0>
 8009918:	2320      	movs	r3, #32
 800991a:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
 800991e:	e1e7      	b.n	8009cf0 <UART_SetConfig+0x7a0>
 8009920:	2340      	movs	r3, #64	; 0x40
 8009922:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
 8009926:	e1e3      	b.n	8009cf0 <UART_SetConfig+0x7a0>
 8009928:	2380      	movs	r3, #128	; 0x80
 800992a:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
 800992e:	bf00      	nop
 8009930:	e1de      	b.n	8009cf0 <UART_SetConfig+0x7a0>
 8009932:	687b      	ldr	r3, [r7, #4]
 8009934:	681b      	ldr	r3, [r3, #0]
 8009936:	4ab0      	ldr	r2, [pc, #704]	; (8009bf8 <UART_SetConfig+0x6a8>)
 8009938:	4293      	cmp	r3, r2
 800993a:	d132      	bne.n	80099a2 <UART_SetConfig+0x452>
 800993c:	4bad      	ldr	r3, [pc, #692]	; (8009bf4 <UART_SetConfig+0x6a4>)
 800993e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8009940:	f003 0307 	and.w	r3, r3, #7
 8009944:	2b05      	cmp	r3, #5
 8009946:	d827      	bhi.n	8009998 <UART_SetConfig+0x448>
 8009948:	a201      	add	r2, pc, #4	; (adr r2, 8009950 <UART_SetConfig+0x400>)
 800994a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800994e:	bf00      	nop
 8009950:	08009969 	.word	0x08009969
 8009954:	08009971 	.word	0x08009971
 8009958:	08009979 	.word	0x08009979
 800995c:	08009981 	.word	0x08009981
 8009960:	08009989 	.word	0x08009989
 8009964:	08009991 	.word	0x08009991
 8009968:	2300      	movs	r3, #0
 800996a:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
 800996e:	e1bf      	b.n	8009cf0 <UART_SetConfig+0x7a0>
 8009970:	2304      	movs	r3, #4
 8009972:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
 8009976:	e1bb      	b.n	8009cf0 <UART_SetConfig+0x7a0>
 8009978:	2308      	movs	r3, #8
 800997a:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
 800997e:	e1b7      	b.n	8009cf0 <UART_SetConfig+0x7a0>
 8009980:	2310      	movs	r3, #16
 8009982:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
 8009986:	e1b3      	b.n	8009cf0 <UART_SetConfig+0x7a0>
 8009988:	2320      	movs	r3, #32
 800998a:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
 800998e:	e1af      	b.n	8009cf0 <UART_SetConfig+0x7a0>
 8009990:	2340      	movs	r3, #64	; 0x40
 8009992:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
 8009996:	e1ab      	b.n	8009cf0 <UART_SetConfig+0x7a0>
 8009998:	2380      	movs	r3, #128	; 0x80
 800999a:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
 800999e:	bf00      	nop
 80099a0:	e1a6      	b.n	8009cf0 <UART_SetConfig+0x7a0>
 80099a2:	687b      	ldr	r3, [r7, #4]
 80099a4:	681b      	ldr	r3, [r3, #0]
 80099a6:	4a95      	ldr	r2, [pc, #596]	; (8009bfc <UART_SetConfig+0x6ac>)
 80099a8:	4293      	cmp	r3, r2
 80099aa:	d132      	bne.n	8009a12 <UART_SetConfig+0x4c2>
 80099ac:	4b91      	ldr	r3, [pc, #580]	; (8009bf4 <UART_SetConfig+0x6a4>)
 80099ae:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80099b0:	f003 0307 	and.w	r3, r3, #7
 80099b4:	2b05      	cmp	r3, #5
 80099b6:	d827      	bhi.n	8009a08 <UART_SetConfig+0x4b8>
 80099b8:	a201      	add	r2, pc, #4	; (adr r2, 80099c0 <UART_SetConfig+0x470>)
 80099ba:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80099be:	bf00      	nop
 80099c0:	080099d9 	.word	0x080099d9
 80099c4:	080099e1 	.word	0x080099e1
 80099c8:	080099e9 	.word	0x080099e9
 80099cc:	080099f1 	.word	0x080099f1
 80099d0:	080099f9 	.word	0x080099f9
 80099d4:	08009a01 	.word	0x08009a01
 80099d8:	2300      	movs	r3, #0
 80099da:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
 80099de:	e187      	b.n	8009cf0 <UART_SetConfig+0x7a0>
 80099e0:	2304      	movs	r3, #4
 80099e2:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
 80099e6:	e183      	b.n	8009cf0 <UART_SetConfig+0x7a0>
 80099e8:	2308      	movs	r3, #8
 80099ea:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
 80099ee:	e17f      	b.n	8009cf0 <UART_SetConfig+0x7a0>
 80099f0:	2310      	movs	r3, #16
 80099f2:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
 80099f6:	e17b      	b.n	8009cf0 <UART_SetConfig+0x7a0>
 80099f8:	2320      	movs	r3, #32
 80099fa:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
 80099fe:	e177      	b.n	8009cf0 <UART_SetConfig+0x7a0>
 8009a00:	2340      	movs	r3, #64	; 0x40
 8009a02:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
 8009a06:	e173      	b.n	8009cf0 <UART_SetConfig+0x7a0>
 8009a08:	2380      	movs	r3, #128	; 0x80
 8009a0a:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
 8009a0e:	bf00      	nop
 8009a10:	e16e      	b.n	8009cf0 <UART_SetConfig+0x7a0>
 8009a12:	687b      	ldr	r3, [r7, #4]
 8009a14:	681b      	ldr	r3, [r3, #0]
 8009a16:	4a7a      	ldr	r2, [pc, #488]	; (8009c00 <UART_SetConfig+0x6b0>)
 8009a18:	4293      	cmp	r3, r2
 8009a1a:	d132      	bne.n	8009a82 <UART_SetConfig+0x532>
 8009a1c:	4b75      	ldr	r3, [pc, #468]	; (8009bf4 <UART_SetConfig+0x6a4>)
 8009a1e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8009a20:	f003 0307 	and.w	r3, r3, #7
 8009a24:	2b05      	cmp	r3, #5
 8009a26:	d827      	bhi.n	8009a78 <UART_SetConfig+0x528>
 8009a28:	a201      	add	r2, pc, #4	; (adr r2, 8009a30 <UART_SetConfig+0x4e0>)
 8009a2a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009a2e:	bf00      	nop
 8009a30:	08009a49 	.word	0x08009a49
 8009a34:	08009a51 	.word	0x08009a51
 8009a38:	08009a59 	.word	0x08009a59
 8009a3c:	08009a61 	.word	0x08009a61
 8009a40:	08009a69 	.word	0x08009a69
 8009a44:	08009a71 	.word	0x08009a71
 8009a48:	2300      	movs	r3, #0
 8009a4a:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
 8009a4e:	e14f      	b.n	8009cf0 <UART_SetConfig+0x7a0>
 8009a50:	2304      	movs	r3, #4
 8009a52:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
 8009a56:	e14b      	b.n	8009cf0 <UART_SetConfig+0x7a0>
 8009a58:	2308      	movs	r3, #8
 8009a5a:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
 8009a5e:	e147      	b.n	8009cf0 <UART_SetConfig+0x7a0>
 8009a60:	2310      	movs	r3, #16
 8009a62:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
 8009a66:	e143      	b.n	8009cf0 <UART_SetConfig+0x7a0>
 8009a68:	2320      	movs	r3, #32
 8009a6a:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
 8009a6e:	e13f      	b.n	8009cf0 <UART_SetConfig+0x7a0>
 8009a70:	2340      	movs	r3, #64	; 0x40
 8009a72:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
 8009a76:	e13b      	b.n	8009cf0 <UART_SetConfig+0x7a0>
 8009a78:	2380      	movs	r3, #128	; 0x80
 8009a7a:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
 8009a7e:	bf00      	nop
 8009a80:	e136      	b.n	8009cf0 <UART_SetConfig+0x7a0>
 8009a82:	687b      	ldr	r3, [r7, #4]
 8009a84:	681b      	ldr	r3, [r3, #0]
 8009a86:	4a5f      	ldr	r2, [pc, #380]	; (8009c04 <UART_SetConfig+0x6b4>)
 8009a88:	4293      	cmp	r3, r2
 8009a8a:	d178      	bne.n	8009b7e <UART_SetConfig+0x62e>
 8009a8c:	4b59      	ldr	r3, [pc, #356]	; (8009bf4 <UART_SetConfig+0x6a4>)
 8009a8e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8009a90:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8009a94:	2b28      	cmp	r3, #40	; 0x28
 8009a96:	d86d      	bhi.n	8009b74 <UART_SetConfig+0x624>
 8009a98:	a201      	add	r2, pc, #4	; (adr r2, 8009aa0 <UART_SetConfig+0x550>)
 8009a9a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009a9e:	bf00      	nop
 8009aa0:	08009b45 	.word	0x08009b45
 8009aa4:	08009b75 	.word	0x08009b75
 8009aa8:	08009b75 	.word	0x08009b75
 8009aac:	08009b75 	.word	0x08009b75
 8009ab0:	08009b75 	.word	0x08009b75
 8009ab4:	08009b75 	.word	0x08009b75
 8009ab8:	08009b75 	.word	0x08009b75
 8009abc:	08009b75 	.word	0x08009b75
 8009ac0:	08009b4d 	.word	0x08009b4d
 8009ac4:	08009b75 	.word	0x08009b75
 8009ac8:	08009b75 	.word	0x08009b75
 8009acc:	08009b75 	.word	0x08009b75
 8009ad0:	08009b75 	.word	0x08009b75
 8009ad4:	08009b75 	.word	0x08009b75
 8009ad8:	08009b75 	.word	0x08009b75
 8009adc:	08009b75 	.word	0x08009b75
 8009ae0:	08009b55 	.word	0x08009b55
 8009ae4:	08009b75 	.word	0x08009b75
 8009ae8:	08009b75 	.word	0x08009b75
 8009aec:	08009b75 	.word	0x08009b75
 8009af0:	08009b75 	.word	0x08009b75
 8009af4:	08009b75 	.word	0x08009b75
 8009af8:	08009b75 	.word	0x08009b75
 8009afc:	08009b75 	.word	0x08009b75
 8009b00:	08009b5d 	.word	0x08009b5d
 8009b04:	08009b75 	.word	0x08009b75
 8009b08:	08009b75 	.word	0x08009b75
 8009b0c:	08009b75 	.word	0x08009b75
 8009b10:	08009b75 	.word	0x08009b75
 8009b14:	08009b75 	.word	0x08009b75
 8009b18:	08009b75 	.word	0x08009b75
 8009b1c:	08009b75 	.word	0x08009b75
 8009b20:	08009b65 	.word	0x08009b65
 8009b24:	08009b75 	.word	0x08009b75
 8009b28:	08009b75 	.word	0x08009b75
 8009b2c:	08009b75 	.word	0x08009b75
 8009b30:	08009b75 	.word	0x08009b75
 8009b34:	08009b75 	.word	0x08009b75
 8009b38:	08009b75 	.word	0x08009b75
 8009b3c:	08009b75 	.word	0x08009b75
 8009b40:	08009b6d 	.word	0x08009b6d
 8009b44:	2301      	movs	r3, #1
 8009b46:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
 8009b4a:	e0d1      	b.n	8009cf0 <UART_SetConfig+0x7a0>
 8009b4c:	2304      	movs	r3, #4
 8009b4e:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
 8009b52:	e0cd      	b.n	8009cf0 <UART_SetConfig+0x7a0>
 8009b54:	2308      	movs	r3, #8
 8009b56:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
 8009b5a:	e0c9      	b.n	8009cf0 <UART_SetConfig+0x7a0>
 8009b5c:	2310      	movs	r3, #16
 8009b5e:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
 8009b62:	e0c5      	b.n	8009cf0 <UART_SetConfig+0x7a0>
 8009b64:	2320      	movs	r3, #32
 8009b66:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
 8009b6a:	e0c1      	b.n	8009cf0 <UART_SetConfig+0x7a0>
 8009b6c:	2340      	movs	r3, #64	; 0x40
 8009b6e:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
 8009b72:	e0bd      	b.n	8009cf0 <UART_SetConfig+0x7a0>
 8009b74:	2380      	movs	r3, #128	; 0x80
 8009b76:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
 8009b7a:	bf00      	nop
 8009b7c:	e0b8      	b.n	8009cf0 <UART_SetConfig+0x7a0>
 8009b7e:	687b      	ldr	r3, [r7, #4]
 8009b80:	681b      	ldr	r3, [r3, #0]
 8009b82:	4a21      	ldr	r2, [pc, #132]	; (8009c08 <UART_SetConfig+0x6b8>)
 8009b84:	4293      	cmp	r3, r2
 8009b86:	d141      	bne.n	8009c0c <UART_SetConfig+0x6bc>
 8009b88:	4b1a      	ldr	r3, [pc, #104]	; (8009bf4 <UART_SetConfig+0x6a4>)
 8009b8a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8009b8c:	f003 0307 	and.w	r3, r3, #7
 8009b90:	2b05      	cmp	r3, #5
 8009b92:	d827      	bhi.n	8009be4 <UART_SetConfig+0x694>
 8009b94:	a201      	add	r2, pc, #4	; (adr r2, 8009b9c <UART_SetConfig+0x64c>)
 8009b96:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009b9a:	bf00      	nop
 8009b9c:	08009bb5 	.word	0x08009bb5
 8009ba0:	08009bbd 	.word	0x08009bbd
 8009ba4:	08009bc5 	.word	0x08009bc5
 8009ba8:	08009bcd 	.word	0x08009bcd
 8009bac:	08009bd5 	.word	0x08009bd5
 8009bb0:	08009bdd 	.word	0x08009bdd
 8009bb4:	2300      	movs	r3, #0
 8009bb6:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
 8009bba:	e099      	b.n	8009cf0 <UART_SetConfig+0x7a0>
 8009bbc:	2304      	movs	r3, #4
 8009bbe:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
 8009bc2:	e095      	b.n	8009cf0 <UART_SetConfig+0x7a0>
 8009bc4:	2308      	movs	r3, #8
 8009bc6:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
 8009bca:	e091      	b.n	8009cf0 <UART_SetConfig+0x7a0>
 8009bcc:	2310      	movs	r3, #16
 8009bce:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
 8009bd2:	e08d      	b.n	8009cf0 <UART_SetConfig+0x7a0>
 8009bd4:	2320      	movs	r3, #32
 8009bd6:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
 8009bda:	e089      	b.n	8009cf0 <UART_SetConfig+0x7a0>
 8009bdc:	2340      	movs	r3, #64	; 0x40
 8009bde:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
 8009be2:	e085      	b.n	8009cf0 <UART_SetConfig+0x7a0>
 8009be4:	2380      	movs	r3, #128	; 0x80
 8009be6:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
 8009bea:	bf00      	nop
 8009bec:	e080      	b.n	8009cf0 <UART_SetConfig+0x7a0>
 8009bee:	bf00      	nop
 8009bf0:	40004400 	.word	0x40004400
 8009bf4:	58024400 	.word	0x58024400
 8009bf8:	40004800 	.word	0x40004800
 8009bfc:	40004c00 	.word	0x40004c00
 8009c00:	40005000 	.word	0x40005000
 8009c04:	40011400 	.word	0x40011400
 8009c08:	40007800 	.word	0x40007800
 8009c0c:	687b      	ldr	r3, [r7, #4]
 8009c0e:	681b      	ldr	r3, [r3, #0]
 8009c10:	4a98      	ldr	r2, [pc, #608]	; (8009e74 <UART_SetConfig+0x924>)
 8009c12:	4293      	cmp	r3, r2
 8009c14:	d131      	bne.n	8009c7a <UART_SetConfig+0x72a>
 8009c16:	4b98      	ldr	r3, [pc, #608]	; (8009e78 <UART_SetConfig+0x928>)
 8009c18:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8009c1a:	f003 0307 	and.w	r3, r3, #7
 8009c1e:	2b05      	cmp	r3, #5
 8009c20:	d826      	bhi.n	8009c70 <UART_SetConfig+0x720>
 8009c22:	a201      	add	r2, pc, #4	; (adr r2, 8009c28 <UART_SetConfig+0x6d8>)
 8009c24:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009c28:	08009c41 	.word	0x08009c41
 8009c2c:	08009c49 	.word	0x08009c49
 8009c30:	08009c51 	.word	0x08009c51
 8009c34:	08009c59 	.word	0x08009c59
 8009c38:	08009c61 	.word	0x08009c61
 8009c3c:	08009c69 	.word	0x08009c69
 8009c40:	2300      	movs	r3, #0
 8009c42:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
 8009c46:	e053      	b.n	8009cf0 <UART_SetConfig+0x7a0>
 8009c48:	2304      	movs	r3, #4
 8009c4a:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
 8009c4e:	e04f      	b.n	8009cf0 <UART_SetConfig+0x7a0>
 8009c50:	2308      	movs	r3, #8
 8009c52:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
 8009c56:	e04b      	b.n	8009cf0 <UART_SetConfig+0x7a0>
 8009c58:	2310      	movs	r3, #16
 8009c5a:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
 8009c5e:	e047      	b.n	8009cf0 <UART_SetConfig+0x7a0>
 8009c60:	2320      	movs	r3, #32
 8009c62:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
 8009c66:	e043      	b.n	8009cf0 <UART_SetConfig+0x7a0>
 8009c68:	2340      	movs	r3, #64	; 0x40
 8009c6a:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
 8009c6e:	e03f      	b.n	8009cf0 <UART_SetConfig+0x7a0>
 8009c70:	2380      	movs	r3, #128	; 0x80
 8009c72:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
 8009c76:	bf00      	nop
 8009c78:	e03a      	b.n	8009cf0 <UART_SetConfig+0x7a0>
 8009c7a:	687b      	ldr	r3, [r7, #4]
 8009c7c:	681b      	ldr	r3, [r3, #0]
 8009c7e:	4a7f      	ldr	r2, [pc, #508]	; (8009e7c <UART_SetConfig+0x92c>)
 8009c80:	4293      	cmp	r3, r2
 8009c82:	d132      	bne.n	8009cea <UART_SetConfig+0x79a>
 8009c84:	4b7c      	ldr	r3, [pc, #496]	; (8009e78 <UART_SetConfig+0x928>)
 8009c86:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8009c88:	f003 0307 	and.w	r3, r3, #7
 8009c8c:	2b05      	cmp	r3, #5
 8009c8e:	d827      	bhi.n	8009ce0 <UART_SetConfig+0x790>
 8009c90:	a201      	add	r2, pc, #4	; (adr r2, 8009c98 <UART_SetConfig+0x748>)
 8009c92:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009c96:	bf00      	nop
 8009c98:	08009cb1 	.word	0x08009cb1
 8009c9c:	08009cb9 	.word	0x08009cb9
 8009ca0:	08009cc1 	.word	0x08009cc1
 8009ca4:	08009cc9 	.word	0x08009cc9
 8009ca8:	08009cd1 	.word	0x08009cd1
 8009cac:	08009cd9 	.word	0x08009cd9
 8009cb0:	2302      	movs	r3, #2
 8009cb2:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
 8009cb6:	e01b      	b.n	8009cf0 <UART_SetConfig+0x7a0>
 8009cb8:	2304      	movs	r3, #4
 8009cba:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
 8009cbe:	e017      	b.n	8009cf0 <UART_SetConfig+0x7a0>
 8009cc0:	2308      	movs	r3, #8
 8009cc2:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
 8009cc6:	e013      	b.n	8009cf0 <UART_SetConfig+0x7a0>
 8009cc8:	2310      	movs	r3, #16
 8009cca:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
 8009cce:	e00f      	b.n	8009cf0 <UART_SetConfig+0x7a0>
 8009cd0:	2320      	movs	r3, #32
 8009cd2:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
 8009cd6:	e00b      	b.n	8009cf0 <UART_SetConfig+0x7a0>
 8009cd8:	2340      	movs	r3, #64	; 0x40
 8009cda:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
 8009cde:	e007      	b.n	8009cf0 <UART_SetConfig+0x7a0>
 8009ce0:	2380      	movs	r3, #128	; 0x80
 8009ce2:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
 8009ce6:	bf00      	nop
 8009ce8:	e002      	b.n	8009cf0 <UART_SetConfig+0x7a0>
 8009cea:	2380      	movs	r3, #128	; 0x80
 8009cec:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8009cf0:	687b      	ldr	r3, [r7, #4]
 8009cf2:	681b      	ldr	r3, [r3, #0]
 8009cf4:	4a61      	ldr	r2, [pc, #388]	; (8009e7c <UART_SetConfig+0x92c>)
 8009cf6:	4293      	cmp	r3, r2
 8009cf8:	f040 86f3 	bne.w	800aae2 <UART_SetConfig+0x1592>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8009cfc:	f897 303b 	ldrb.w	r3, [r7, #59]	; 0x3b
 8009d00:	2b08      	cmp	r3, #8
 8009d02:	f000 80bd 	beq.w	8009e80 <UART_SetConfig+0x930>
 8009d06:	2b08      	cmp	r3, #8
 8009d08:	dc04      	bgt.n	8009d14 <UART_SetConfig+0x7c4>
 8009d0a:	2b02      	cmp	r3, #2
 8009d0c:	d00c      	beq.n	8009d28 <UART_SetConfig+0x7d8>
 8009d0e:	2b04      	cmp	r3, #4
 8009d10:	d05b      	beq.n	8009dca <UART_SetConfig+0x87a>
 8009d12:	e276      	b.n	800a202 <UART_SetConfig+0xcb2>
 8009d14:	2b20      	cmp	r3, #32
 8009d16:	f000 81ad 	beq.w	800a074 <UART_SetConfig+0xb24>
 8009d1a:	2b40      	cmp	r3, #64	; 0x40
 8009d1c:	f000 821a 	beq.w	800a154 <UART_SetConfig+0xc04>
 8009d20:	2b10      	cmp	r3, #16
 8009d22:	f000 8101 	beq.w	8009f28 <UART_SetConfig+0x9d8>
 8009d26:	e26c      	b.n	800a202 <UART_SetConfig+0xcb2>
    {
      case UART_CLOCKSOURCE_D3PCLK1:
        lpuart_ker_ck_pres = (HAL_RCCEx_GetD3PCLK1Freq() / UART_GET_DIV_FACTOR(huart->Init.ClockPrescaler));
 8009d28:	f7fd ffae 	bl	8007c88 <HAL_RCCEx_GetD3PCLK1Freq>
 8009d2c:	4602      	mov	r2, r0
 8009d2e:	687b      	ldr	r3, [r7, #4]
 8009d30:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009d32:	2b00      	cmp	r3, #0
 8009d34:	d044      	beq.n	8009dc0 <UART_SetConfig+0x870>
 8009d36:	687b      	ldr	r3, [r7, #4]
 8009d38:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009d3a:	2b01      	cmp	r3, #1
 8009d3c:	d03e      	beq.n	8009dbc <UART_SetConfig+0x86c>
 8009d3e:	687b      	ldr	r3, [r7, #4]
 8009d40:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009d42:	2b02      	cmp	r3, #2
 8009d44:	d038      	beq.n	8009db8 <UART_SetConfig+0x868>
 8009d46:	687b      	ldr	r3, [r7, #4]
 8009d48:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009d4a:	2b03      	cmp	r3, #3
 8009d4c:	d032      	beq.n	8009db4 <UART_SetConfig+0x864>
 8009d4e:	687b      	ldr	r3, [r7, #4]
 8009d50:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009d52:	2b04      	cmp	r3, #4
 8009d54:	d02c      	beq.n	8009db0 <UART_SetConfig+0x860>
 8009d56:	687b      	ldr	r3, [r7, #4]
 8009d58:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009d5a:	2b05      	cmp	r3, #5
 8009d5c:	d026      	beq.n	8009dac <UART_SetConfig+0x85c>
 8009d5e:	687b      	ldr	r3, [r7, #4]
 8009d60:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009d62:	2b06      	cmp	r3, #6
 8009d64:	d020      	beq.n	8009da8 <UART_SetConfig+0x858>
 8009d66:	687b      	ldr	r3, [r7, #4]
 8009d68:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009d6a:	2b07      	cmp	r3, #7
 8009d6c:	d01a      	beq.n	8009da4 <UART_SetConfig+0x854>
 8009d6e:	687b      	ldr	r3, [r7, #4]
 8009d70:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009d72:	2b08      	cmp	r3, #8
 8009d74:	d014      	beq.n	8009da0 <UART_SetConfig+0x850>
 8009d76:	687b      	ldr	r3, [r7, #4]
 8009d78:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009d7a:	2b09      	cmp	r3, #9
 8009d7c:	d00e      	beq.n	8009d9c <UART_SetConfig+0x84c>
 8009d7e:	687b      	ldr	r3, [r7, #4]
 8009d80:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009d82:	2b0a      	cmp	r3, #10
 8009d84:	d008      	beq.n	8009d98 <UART_SetConfig+0x848>
 8009d86:	687b      	ldr	r3, [r7, #4]
 8009d88:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009d8a:	2b0b      	cmp	r3, #11
 8009d8c:	d102      	bne.n	8009d94 <UART_SetConfig+0x844>
 8009d8e:	f44f 7380 	mov.w	r3, #256	; 0x100
 8009d92:	e016      	b.n	8009dc2 <UART_SetConfig+0x872>
 8009d94:	2301      	movs	r3, #1
 8009d96:	e014      	b.n	8009dc2 <UART_SetConfig+0x872>
 8009d98:	2380      	movs	r3, #128	; 0x80
 8009d9a:	e012      	b.n	8009dc2 <UART_SetConfig+0x872>
 8009d9c:	2340      	movs	r3, #64	; 0x40
 8009d9e:	e010      	b.n	8009dc2 <UART_SetConfig+0x872>
 8009da0:	2320      	movs	r3, #32
 8009da2:	e00e      	b.n	8009dc2 <UART_SetConfig+0x872>
 8009da4:	2310      	movs	r3, #16
 8009da6:	e00c      	b.n	8009dc2 <UART_SetConfig+0x872>
 8009da8:	230c      	movs	r3, #12
 8009daa:	e00a      	b.n	8009dc2 <UART_SetConfig+0x872>
 8009dac:	230a      	movs	r3, #10
 8009dae:	e008      	b.n	8009dc2 <UART_SetConfig+0x872>
 8009db0:	2308      	movs	r3, #8
 8009db2:	e006      	b.n	8009dc2 <UART_SetConfig+0x872>
 8009db4:	2306      	movs	r3, #6
 8009db6:	e004      	b.n	8009dc2 <UART_SetConfig+0x872>
 8009db8:	2304      	movs	r3, #4
 8009dba:	e002      	b.n	8009dc2 <UART_SetConfig+0x872>
 8009dbc:	2302      	movs	r3, #2
 8009dbe:	e000      	b.n	8009dc2 <UART_SetConfig+0x872>
 8009dc0:	2301      	movs	r3, #1
 8009dc2:	fbb2 f3f3 	udiv	r3, r2, r3
 8009dc6:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8009dc8:	e21f      	b.n	800a20a <UART_SetConfig+0xcba>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8009dca:	f107 0318 	add.w	r3, r7, #24
 8009dce:	4618      	mov	r0, r3
 8009dd0:	f7fd ff70 	bl	8007cb4 <HAL_RCCEx_GetPLL2ClockFreq>
        lpuart_ker_ck_pres = (pll2_clocks.PLL2_Q_Frequency / UART_GET_DIV_FACTOR(huart->Init.ClockPrescaler));
 8009dd4:	69fa      	ldr	r2, [r7, #28]
 8009dd6:	687b      	ldr	r3, [r7, #4]
 8009dd8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009dda:	2b00      	cmp	r3, #0
 8009ddc:	d044      	beq.n	8009e68 <UART_SetConfig+0x918>
 8009dde:	687b      	ldr	r3, [r7, #4]
 8009de0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009de2:	2b01      	cmp	r3, #1
 8009de4:	d03e      	beq.n	8009e64 <UART_SetConfig+0x914>
 8009de6:	687b      	ldr	r3, [r7, #4]
 8009de8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009dea:	2b02      	cmp	r3, #2
 8009dec:	d038      	beq.n	8009e60 <UART_SetConfig+0x910>
 8009dee:	687b      	ldr	r3, [r7, #4]
 8009df0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009df2:	2b03      	cmp	r3, #3
 8009df4:	d032      	beq.n	8009e5c <UART_SetConfig+0x90c>
 8009df6:	687b      	ldr	r3, [r7, #4]
 8009df8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009dfa:	2b04      	cmp	r3, #4
 8009dfc:	d02c      	beq.n	8009e58 <UART_SetConfig+0x908>
 8009dfe:	687b      	ldr	r3, [r7, #4]
 8009e00:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009e02:	2b05      	cmp	r3, #5
 8009e04:	d026      	beq.n	8009e54 <UART_SetConfig+0x904>
 8009e06:	687b      	ldr	r3, [r7, #4]
 8009e08:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009e0a:	2b06      	cmp	r3, #6
 8009e0c:	d020      	beq.n	8009e50 <UART_SetConfig+0x900>
 8009e0e:	687b      	ldr	r3, [r7, #4]
 8009e10:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009e12:	2b07      	cmp	r3, #7
 8009e14:	d01a      	beq.n	8009e4c <UART_SetConfig+0x8fc>
 8009e16:	687b      	ldr	r3, [r7, #4]
 8009e18:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009e1a:	2b08      	cmp	r3, #8
 8009e1c:	d014      	beq.n	8009e48 <UART_SetConfig+0x8f8>
 8009e1e:	687b      	ldr	r3, [r7, #4]
 8009e20:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009e22:	2b09      	cmp	r3, #9
 8009e24:	d00e      	beq.n	8009e44 <UART_SetConfig+0x8f4>
 8009e26:	687b      	ldr	r3, [r7, #4]
 8009e28:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009e2a:	2b0a      	cmp	r3, #10
 8009e2c:	d008      	beq.n	8009e40 <UART_SetConfig+0x8f0>
 8009e2e:	687b      	ldr	r3, [r7, #4]
 8009e30:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009e32:	2b0b      	cmp	r3, #11
 8009e34:	d102      	bne.n	8009e3c <UART_SetConfig+0x8ec>
 8009e36:	f44f 7380 	mov.w	r3, #256	; 0x100
 8009e3a:	e016      	b.n	8009e6a <UART_SetConfig+0x91a>
 8009e3c:	2301      	movs	r3, #1
 8009e3e:	e014      	b.n	8009e6a <UART_SetConfig+0x91a>
 8009e40:	2380      	movs	r3, #128	; 0x80
 8009e42:	e012      	b.n	8009e6a <UART_SetConfig+0x91a>
 8009e44:	2340      	movs	r3, #64	; 0x40
 8009e46:	e010      	b.n	8009e6a <UART_SetConfig+0x91a>
 8009e48:	2320      	movs	r3, #32
 8009e4a:	e00e      	b.n	8009e6a <UART_SetConfig+0x91a>
 8009e4c:	2310      	movs	r3, #16
 8009e4e:	e00c      	b.n	8009e6a <UART_SetConfig+0x91a>
 8009e50:	230c      	movs	r3, #12
 8009e52:	e00a      	b.n	8009e6a <UART_SetConfig+0x91a>
 8009e54:	230a      	movs	r3, #10
 8009e56:	e008      	b.n	8009e6a <UART_SetConfig+0x91a>
 8009e58:	2308      	movs	r3, #8
 8009e5a:	e006      	b.n	8009e6a <UART_SetConfig+0x91a>
 8009e5c:	2306      	movs	r3, #6
 8009e5e:	e004      	b.n	8009e6a <UART_SetConfig+0x91a>
 8009e60:	2304      	movs	r3, #4
 8009e62:	e002      	b.n	8009e6a <UART_SetConfig+0x91a>
 8009e64:	2302      	movs	r3, #2
 8009e66:	e000      	b.n	8009e6a <UART_SetConfig+0x91a>
 8009e68:	2301      	movs	r3, #1
 8009e6a:	fbb2 f3f3 	udiv	r3, r2, r3
 8009e6e:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8009e70:	e1cb      	b.n	800a20a <UART_SetConfig+0xcba>
 8009e72:	bf00      	nop
 8009e74:	40007c00 	.word	0x40007c00
 8009e78:	58024400 	.word	0x58024400
 8009e7c:	58000c00 	.word	0x58000c00
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8009e80:	f107 030c 	add.w	r3, r7, #12
 8009e84:	4618      	mov	r0, r3
 8009e86:	f7fe f861 	bl	8007f4c <HAL_RCCEx_GetPLL3ClockFreq>
        lpuart_ker_ck_pres = (pll3_clocks.PLL3_Q_Frequency / UART_GET_DIV_FACTOR(huart->Init.ClockPrescaler));
 8009e8a:	693a      	ldr	r2, [r7, #16]
 8009e8c:	687b      	ldr	r3, [r7, #4]
 8009e8e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009e90:	2b00      	cmp	r3, #0
 8009e92:	d044      	beq.n	8009f1e <UART_SetConfig+0x9ce>
 8009e94:	687b      	ldr	r3, [r7, #4]
 8009e96:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009e98:	2b01      	cmp	r3, #1
 8009e9a:	d03e      	beq.n	8009f1a <UART_SetConfig+0x9ca>
 8009e9c:	687b      	ldr	r3, [r7, #4]
 8009e9e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009ea0:	2b02      	cmp	r3, #2
 8009ea2:	d038      	beq.n	8009f16 <UART_SetConfig+0x9c6>
 8009ea4:	687b      	ldr	r3, [r7, #4]
 8009ea6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009ea8:	2b03      	cmp	r3, #3
 8009eaa:	d032      	beq.n	8009f12 <UART_SetConfig+0x9c2>
 8009eac:	687b      	ldr	r3, [r7, #4]
 8009eae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009eb0:	2b04      	cmp	r3, #4
 8009eb2:	d02c      	beq.n	8009f0e <UART_SetConfig+0x9be>
 8009eb4:	687b      	ldr	r3, [r7, #4]
 8009eb6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009eb8:	2b05      	cmp	r3, #5
 8009eba:	d026      	beq.n	8009f0a <UART_SetConfig+0x9ba>
 8009ebc:	687b      	ldr	r3, [r7, #4]
 8009ebe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009ec0:	2b06      	cmp	r3, #6
 8009ec2:	d020      	beq.n	8009f06 <UART_SetConfig+0x9b6>
 8009ec4:	687b      	ldr	r3, [r7, #4]
 8009ec6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009ec8:	2b07      	cmp	r3, #7
 8009eca:	d01a      	beq.n	8009f02 <UART_SetConfig+0x9b2>
 8009ecc:	687b      	ldr	r3, [r7, #4]
 8009ece:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009ed0:	2b08      	cmp	r3, #8
 8009ed2:	d014      	beq.n	8009efe <UART_SetConfig+0x9ae>
 8009ed4:	687b      	ldr	r3, [r7, #4]
 8009ed6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009ed8:	2b09      	cmp	r3, #9
 8009eda:	d00e      	beq.n	8009efa <UART_SetConfig+0x9aa>
 8009edc:	687b      	ldr	r3, [r7, #4]
 8009ede:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009ee0:	2b0a      	cmp	r3, #10
 8009ee2:	d008      	beq.n	8009ef6 <UART_SetConfig+0x9a6>
 8009ee4:	687b      	ldr	r3, [r7, #4]
 8009ee6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009ee8:	2b0b      	cmp	r3, #11
 8009eea:	d102      	bne.n	8009ef2 <UART_SetConfig+0x9a2>
 8009eec:	f44f 7380 	mov.w	r3, #256	; 0x100
 8009ef0:	e016      	b.n	8009f20 <UART_SetConfig+0x9d0>
 8009ef2:	2301      	movs	r3, #1
 8009ef4:	e014      	b.n	8009f20 <UART_SetConfig+0x9d0>
 8009ef6:	2380      	movs	r3, #128	; 0x80
 8009ef8:	e012      	b.n	8009f20 <UART_SetConfig+0x9d0>
 8009efa:	2340      	movs	r3, #64	; 0x40
 8009efc:	e010      	b.n	8009f20 <UART_SetConfig+0x9d0>
 8009efe:	2320      	movs	r3, #32
 8009f00:	e00e      	b.n	8009f20 <UART_SetConfig+0x9d0>
 8009f02:	2310      	movs	r3, #16
 8009f04:	e00c      	b.n	8009f20 <UART_SetConfig+0x9d0>
 8009f06:	230c      	movs	r3, #12
 8009f08:	e00a      	b.n	8009f20 <UART_SetConfig+0x9d0>
 8009f0a:	230a      	movs	r3, #10
 8009f0c:	e008      	b.n	8009f20 <UART_SetConfig+0x9d0>
 8009f0e:	2308      	movs	r3, #8
 8009f10:	e006      	b.n	8009f20 <UART_SetConfig+0x9d0>
 8009f12:	2306      	movs	r3, #6
 8009f14:	e004      	b.n	8009f20 <UART_SetConfig+0x9d0>
 8009f16:	2304      	movs	r3, #4
 8009f18:	e002      	b.n	8009f20 <UART_SetConfig+0x9d0>
 8009f1a:	2302      	movs	r3, #2
 8009f1c:	e000      	b.n	8009f20 <UART_SetConfig+0x9d0>
 8009f1e:	2301      	movs	r3, #1
 8009f20:	fbb2 f3f3 	udiv	r3, r2, r3
 8009f24:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8009f26:	e170      	b.n	800a20a <UART_SetConfig+0xcba>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8009f28:	4b79      	ldr	r3, [pc, #484]	; (800a110 <UART_SetConfig+0xbc0>)
 8009f2a:	681b      	ldr	r3, [r3, #0]
 8009f2c:	f003 0320 	and.w	r3, r3, #32
 8009f30:	2b00      	cmp	r3, #0
 8009f32:	d054      	beq.n	8009fde <UART_SetConfig+0xa8e>
        {
          lpuart_ker_ck_pres = ((uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U)) / UART_GET_DIV_FACTOR(huart->Init.ClockPrescaler));
 8009f34:	4b76      	ldr	r3, [pc, #472]	; (800a110 <UART_SetConfig+0xbc0>)
 8009f36:	681b      	ldr	r3, [r3, #0]
 8009f38:	08db      	lsrs	r3, r3, #3
 8009f3a:	f003 0303 	and.w	r3, r3, #3
 8009f3e:	4a75      	ldr	r2, [pc, #468]	; (800a114 <UART_SetConfig+0xbc4>)
 8009f40:	40da      	lsrs	r2, r3
 8009f42:	687b      	ldr	r3, [r7, #4]
 8009f44:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009f46:	2b00      	cmp	r3, #0
 8009f48:	d044      	beq.n	8009fd4 <UART_SetConfig+0xa84>
 8009f4a:	687b      	ldr	r3, [r7, #4]
 8009f4c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009f4e:	2b01      	cmp	r3, #1
 8009f50:	d03e      	beq.n	8009fd0 <UART_SetConfig+0xa80>
 8009f52:	687b      	ldr	r3, [r7, #4]
 8009f54:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009f56:	2b02      	cmp	r3, #2
 8009f58:	d038      	beq.n	8009fcc <UART_SetConfig+0xa7c>
 8009f5a:	687b      	ldr	r3, [r7, #4]
 8009f5c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009f5e:	2b03      	cmp	r3, #3
 8009f60:	d032      	beq.n	8009fc8 <UART_SetConfig+0xa78>
 8009f62:	687b      	ldr	r3, [r7, #4]
 8009f64:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009f66:	2b04      	cmp	r3, #4
 8009f68:	d02c      	beq.n	8009fc4 <UART_SetConfig+0xa74>
 8009f6a:	687b      	ldr	r3, [r7, #4]
 8009f6c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009f6e:	2b05      	cmp	r3, #5
 8009f70:	d026      	beq.n	8009fc0 <UART_SetConfig+0xa70>
 8009f72:	687b      	ldr	r3, [r7, #4]
 8009f74:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009f76:	2b06      	cmp	r3, #6
 8009f78:	d020      	beq.n	8009fbc <UART_SetConfig+0xa6c>
 8009f7a:	687b      	ldr	r3, [r7, #4]
 8009f7c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009f7e:	2b07      	cmp	r3, #7
 8009f80:	d01a      	beq.n	8009fb8 <UART_SetConfig+0xa68>
 8009f82:	687b      	ldr	r3, [r7, #4]
 8009f84:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009f86:	2b08      	cmp	r3, #8
 8009f88:	d014      	beq.n	8009fb4 <UART_SetConfig+0xa64>
 8009f8a:	687b      	ldr	r3, [r7, #4]
 8009f8c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009f8e:	2b09      	cmp	r3, #9
 8009f90:	d00e      	beq.n	8009fb0 <UART_SetConfig+0xa60>
 8009f92:	687b      	ldr	r3, [r7, #4]
 8009f94:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009f96:	2b0a      	cmp	r3, #10
 8009f98:	d008      	beq.n	8009fac <UART_SetConfig+0xa5c>
 8009f9a:	687b      	ldr	r3, [r7, #4]
 8009f9c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009f9e:	2b0b      	cmp	r3, #11
 8009fa0:	d102      	bne.n	8009fa8 <UART_SetConfig+0xa58>
 8009fa2:	f44f 7380 	mov.w	r3, #256	; 0x100
 8009fa6:	e016      	b.n	8009fd6 <UART_SetConfig+0xa86>
 8009fa8:	2301      	movs	r3, #1
 8009faa:	e014      	b.n	8009fd6 <UART_SetConfig+0xa86>
 8009fac:	2380      	movs	r3, #128	; 0x80
 8009fae:	e012      	b.n	8009fd6 <UART_SetConfig+0xa86>
 8009fb0:	2340      	movs	r3, #64	; 0x40
 8009fb2:	e010      	b.n	8009fd6 <UART_SetConfig+0xa86>
 8009fb4:	2320      	movs	r3, #32
 8009fb6:	e00e      	b.n	8009fd6 <UART_SetConfig+0xa86>
 8009fb8:	2310      	movs	r3, #16
 8009fba:	e00c      	b.n	8009fd6 <UART_SetConfig+0xa86>
 8009fbc:	230c      	movs	r3, #12
 8009fbe:	e00a      	b.n	8009fd6 <UART_SetConfig+0xa86>
 8009fc0:	230a      	movs	r3, #10
 8009fc2:	e008      	b.n	8009fd6 <UART_SetConfig+0xa86>
 8009fc4:	2308      	movs	r3, #8
 8009fc6:	e006      	b.n	8009fd6 <UART_SetConfig+0xa86>
 8009fc8:	2306      	movs	r3, #6
 8009fca:	e004      	b.n	8009fd6 <UART_SetConfig+0xa86>
 8009fcc:	2304      	movs	r3, #4
 8009fce:	e002      	b.n	8009fd6 <UART_SetConfig+0xa86>
 8009fd0:	2302      	movs	r3, #2
 8009fd2:	e000      	b.n	8009fd6 <UART_SetConfig+0xa86>
 8009fd4:	2301      	movs	r3, #1
 8009fd6:	fbb2 f3f3 	udiv	r3, r2, r3
 8009fda:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
        else
        {
          lpuart_ker_ck_pres = ((uint32_t) HSI_VALUE / UART_GET_DIV_FACTOR(huart->Init.ClockPrescaler));
        }
        break;
 8009fdc:	e115      	b.n	800a20a <UART_SetConfig+0xcba>
          lpuart_ker_ck_pres = ((uint32_t) HSI_VALUE / UART_GET_DIV_FACTOR(huart->Init.ClockPrescaler));
 8009fde:	687b      	ldr	r3, [r7, #4]
 8009fe0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009fe2:	2b00      	cmp	r3, #0
 8009fe4:	d043      	beq.n	800a06e <UART_SetConfig+0xb1e>
 8009fe6:	687b      	ldr	r3, [r7, #4]
 8009fe8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009fea:	2b01      	cmp	r3, #1
 8009fec:	d03d      	beq.n	800a06a <UART_SetConfig+0xb1a>
 8009fee:	687b      	ldr	r3, [r7, #4]
 8009ff0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009ff2:	2b02      	cmp	r3, #2
 8009ff4:	d037      	beq.n	800a066 <UART_SetConfig+0xb16>
 8009ff6:	687b      	ldr	r3, [r7, #4]
 8009ff8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009ffa:	2b03      	cmp	r3, #3
 8009ffc:	d031      	beq.n	800a062 <UART_SetConfig+0xb12>
 8009ffe:	687b      	ldr	r3, [r7, #4]
 800a000:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a002:	2b04      	cmp	r3, #4
 800a004:	d02b      	beq.n	800a05e <UART_SetConfig+0xb0e>
 800a006:	687b      	ldr	r3, [r7, #4]
 800a008:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a00a:	2b05      	cmp	r3, #5
 800a00c:	d025      	beq.n	800a05a <UART_SetConfig+0xb0a>
 800a00e:	687b      	ldr	r3, [r7, #4]
 800a010:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a012:	2b06      	cmp	r3, #6
 800a014:	d01f      	beq.n	800a056 <UART_SetConfig+0xb06>
 800a016:	687b      	ldr	r3, [r7, #4]
 800a018:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a01a:	2b07      	cmp	r3, #7
 800a01c:	d019      	beq.n	800a052 <UART_SetConfig+0xb02>
 800a01e:	687b      	ldr	r3, [r7, #4]
 800a020:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a022:	2b08      	cmp	r3, #8
 800a024:	d013      	beq.n	800a04e <UART_SetConfig+0xafe>
 800a026:	687b      	ldr	r3, [r7, #4]
 800a028:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a02a:	2b09      	cmp	r3, #9
 800a02c:	d00d      	beq.n	800a04a <UART_SetConfig+0xafa>
 800a02e:	687b      	ldr	r3, [r7, #4]
 800a030:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a032:	2b0a      	cmp	r3, #10
 800a034:	d007      	beq.n	800a046 <UART_SetConfig+0xaf6>
 800a036:	687b      	ldr	r3, [r7, #4]
 800a038:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a03a:	2b0b      	cmp	r3, #11
 800a03c:	d101      	bne.n	800a042 <UART_SetConfig+0xaf2>
 800a03e:	4b36      	ldr	r3, [pc, #216]	; (800a118 <UART_SetConfig+0xbc8>)
 800a040:	e016      	b.n	800a070 <UART_SetConfig+0xb20>
 800a042:	4b34      	ldr	r3, [pc, #208]	; (800a114 <UART_SetConfig+0xbc4>)
 800a044:	e014      	b.n	800a070 <UART_SetConfig+0xb20>
 800a046:	4b35      	ldr	r3, [pc, #212]	; (800a11c <UART_SetConfig+0xbcc>)
 800a048:	e012      	b.n	800a070 <UART_SetConfig+0xb20>
 800a04a:	4b35      	ldr	r3, [pc, #212]	; (800a120 <UART_SetConfig+0xbd0>)
 800a04c:	e010      	b.n	800a070 <UART_SetConfig+0xb20>
 800a04e:	4b35      	ldr	r3, [pc, #212]	; (800a124 <UART_SetConfig+0xbd4>)
 800a050:	e00e      	b.n	800a070 <UART_SetConfig+0xb20>
 800a052:	4b35      	ldr	r3, [pc, #212]	; (800a128 <UART_SetConfig+0xbd8>)
 800a054:	e00c      	b.n	800a070 <UART_SetConfig+0xb20>
 800a056:	4b35      	ldr	r3, [pc, #212]	; (800a12c <UART_SetConfig+0xbdc>)
 800a058:	e00a      	b.n	800a070 <UART_SetConfig+0xb20>
 800a05a:	4b35      	ldr	r3, [pc, #212]	; (800a130 <UART_SetConfig+0xbe0>)
 800a05c:	e008      	b.n	800a070 <UART_SetConfig+0xb20>
 800a05e:	4b35      	ldr	r3, [pc, #212]	; (800a134 <UART_SetConfig+0xbe4>)
 800a060:	e006      	b.n	800a070 <UART_SetConfig+0xb20>
 800a062:	4b35      	ldr	r3, [pc, #212]	; (800a138 <UART_SetConfig+0xbe8>)
 800a064:	e004      	b.n	800a070 <UART_SetConfig+0xb20>
 800a066:	4b35      	ldr	r3, [pc, #212]	; (800a13c <UART_SetConfig+0xbec>)
 800a068:	e002      	b.n	800a070 <UART_SetConfig+0xb20>
 800a06a:	4b35      	ldr	r3, [pc, #212]	; (800a140 <UART_SetConfig+0xbf0>)
 800a06c:	e000      	b.n	800a070 <UART_SetConfig+0xb20>
 800a06e:	4b29      	ldr	r3, [pc, #164]	; (800a114 <UART_SetConfig+0xbc4>)
 800a070:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 800a072:	e0ca      	b.n	800a20a <UART_SetConfig+0xcba>
      case UART_CLOCKSOURCE_CSI:
        lpuart_ker_ck_pres = ((uint32_t)CSI_VALUE / UART_GET_DIV_FACTOR(huart->Init.ClockPrescaler));
 800a074:	687b      	ldr	r3, [r7, #4]
 800a076:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a078:	2b00      	cmp	r3, #0
 800a07a:	d046      	beq.n	800a10a <UART_SetConfig+0xbba>
 800a07c:	687b      	ldr	r3, [r7, #4]
 800a07e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a080:	2b01      	cmp	r3, #1
 800a082:	d040      	beq.n	800a106 <UART_SetConfig+0xbb6>
 800a084:	687b      	ldr	r3, [r7, #4]
 800a086:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a088:	2b02      	cmp	r3, #2
 800a08a:	d03a      	beq.n	800a102 <UART_SetConfig+0xbb2>
 800a08c:	687b      	ldr	r3, [r7, #4]
 800a08e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a090:	2b03      	cmp	r3, #3
 800a092:	d034      	beq.n	800a0fe <UART_SetConfig+0xbae>
 800a094:	687b      	ldr	r3, [r7, #4]
 800a096:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a098:	2b04      	cmp	r3, #4
 800a09a:	d02e      	beq.n	800a0fa <UART_SetConfig+0xbaa>
 800a09c:	687b      	ldr	r3, [r7, #4]
 800a09e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a0a0:	2b05      	cmp	r3, #5
 800a0a2:	d028      	beq.n	800a0f6 <UART_SetConfig+0xba6>
 800a0a4:	687b      	ldr	r3, [r7, #4]
 800a0a6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a0a8:	2b06      	cmp	r3, #6
 800a0aa:	d022      	beq.n	800a0f2 <UART_SetConfig+0xba2>
 800a0ac:	687b      	ldr	r3, [r7, #4]
 800a0ae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a0b0:	2b07      	cmp	r3, #7
 800a0b2:	d01c      	beq.n	800a0ee <UART_SetConfig+0xb9e>
 800a0b4:	687b      	ldr	r3, [r7, #4]
 800a0b6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a0b8:	2b08      	cmp	r3, #8
 800a0ba:	d016      	beq.n	800a0ea <UART_SetConfig+0xb9a>
 800a0bc:	687b      	ldr	r3, [r7, #4]
 800a0be:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a0c0:	2b09      	cmp	r3, #9
 800a0c2:	d00f      	beq.n	800a0e4 <UART_SetConfig+0xb94>
 800a0c4:	687b      	ldr	r3, [r7, #4]
 800a0c6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a0c8:	2b0a      	cmp	r3, #10
 800a0ca:	d008      	beq.n	800a0de <UART_SetConfig+0xb8e>
 800a0cc:	687b      	ldr	r3, [r7, #4]
 800a0ce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a0d0:	2b0b      	cmp	r3, #11
 800a0d2:	d102      	bne.n	800a0da <UART_SetConfig+0xb8a>
 800a0d4:	f643 5309 	movw	r3, #15625	; 0x3d09
 800a0d8:	e018      	b.n	800a10c <UART_SetConfig+0xbbc>
 800a0da:	4b13      	ldr	r3, [pc, #76]	; (800a128 <UART_SetConfig+0xbd8>)
 800a0dc:	e016      	b.n	800a10c <UART_SetConfig+0xbbc>
 800a0de:	f647 2312 	movw	r3, #31250	; 0x7a12
 800a0e2:	e013      	b.n	800a10c <UART_SetConfig+0xbbc>
 800a0e4:	f24f 4324 	movw	r3, #62500	; 0xf424
 800a0e8:	e010      	b.n	800a10c <UART_SetConfig+0xbbc>
 800a0ea:	4b16      	ldr	r3, [pc, #88]	; (800a144 <UART_SetConfig+0xbf4>)
 800a0ec:	e00e      	b.n	800a10c <UART_SetConfig+0xbbc>
 800a0ee:	4b0a      	ldr	r3, [pc, #40]	; (800a118 <UART_SetConfig+0xbc8>)
 800a0f0:	e00c      	b.n	800a10c <UART_SetConfig+0xbbc>
 800a0f2:	4b15      	ldr	r3, [pc, #84]	; (800a148 <UART_SetConfig+0xbf8>)
 800a0f4:	e00a      	b.n	800a10c <UART_SetConfig+0xbbc>
 800a0f6:	4b15      	ldr	r3, [pc, #84]	; (800a14c <UART_SetConfig+0xbfc>)
 800a0f8:	e008      	b.n	800a10c <UART_SetConfig+0xbbc>
 800a0fa:	4b08      	ldr	r3, [pc, #32]	; (800a11c <UART_SetConfig+0xbcc>)
 800a0fc:	e006      	b.n	800a10c <UART_SetConfig+0xbbc>
 800a0fe:	4b14      	ldr	r3, [pc, #80]	; (800a150 <UART_SetConfig+0xc00>)
 800a100:	e004      	b.n	800a10c <UART_SetConfig+0xbbc>
 800a102:	4b07      	ldr	r3, [pc, #28]	; (800a120 <UART_SetConfig+0xbd0>)
 800a104:	e002      	b.n	800a10c <UART_SetConfig+0xbbc>
 800a106:	4b07      	ldr	r3, [pc, #28]	; (800a124 <UART_SetConfig+0xbd4>)
 800a108:	e000      	b.n	800a10c <UART_SetConfig+0xbbc>
 800a10a:	4b07      	ldr	r3, [pc, #28]	; (800a128 <UART_SetConfig+0xbd8>)
 800a10c:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 800a10e:	e07c      	b.n	800a20a <UART_SetConfig+0xcba>
 800a110:	58024400 	.word	0x58024400
 800a114:	03d09000 	.word	0x03d09000
 800a118:	0003d090 	.word	0x0003d090
 800a11c:	0007a120 	.word	0x0007a120
 800a120:	000f4240 	.word	0x000f4240
 800a124:	001e8480 	.word	0x001e8480
 800a128:	003d0900 	.word	0x003d0900
 800a12c:	00516155 	.word	0x00516155
 800a130:	0061a800 	.word	0x0061a800
 800a134:	007a1200 	.word	0x007a1200
 800a138:	00a2c2aa 	.word	0x00a2c2aa
 800a13c:	00f42400 	.word	0x00f42400
 800a140:	01e84800 	.word	0x01e84800
 800a144:	0001e848 	.word	0x0001e848
 800a148:	00051615 	.word	0x00051615
 800a14c:	00061a80 	.word	0x00061a80
 800a150:	000a2c2a 	.word	0x000a2c2a
      case UART_CLOCKSOURCE_LSE:
        lpuart_ker_ck_pres = ((uint32_t)LSE_VALUE / UART_GET_DIV_FACTOR(huart->Init.ClockPrescaler));
 800a154:	687b      	ldr	r3, [r7, #4]
 800a156:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a158:	2b00      	cmp	r3, #0
 800a15a:	d04e      	beq.n	800a1fa <UART_SetConfig+0xcaa>
 800a15c:	687b      	ldr	r3, [r7, #4]
 800a15e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a160:	2b01      	cmp	r3, #1
 800a162:	d047      	beq.n	800a1f4 <UART_SetConfig+0xca4>
 800a164:	687b      	ldr	r3, [r7, #4]
 800a166:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a168:	2b02      	cmp	r3, #2
 800a16a:	d040      	beq.n	800a1ee <UART_SetConfig+0xc9e>
 800a16c:	687b      	ldr	r3, [r7, #4]
 800a16e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a170:	2b03      	cmp	r3, #3
 800a172:	d039      	beq.n	800a1e8 <UART_SetConfig+0xc98>
 800a174:	687b      	ldr	r3, [r7, #4]
 800a176:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a178:	2b04      	cmp	r3, #4
 800a17a:	d032      	beq.n	800a1e2 <UART_SetConfig+0xc92>
 800a17c:	687b      	ldr	r3, [r7, #4]
 800a17e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a180:	2b05      	cmp	r3, #5
 800a182:	d02b      	beq.n	800a1dc <UART_SetConfig+0xc8c>
 800a184:	687b      	ldr	r3, [r7, #4]
 800a186:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a188:	2b06      	cmp	r3, #6
 800a18a:	d024      	beq.n	800a1d6 <UART_SetConfig+0xc86>
 800a18c:	687b      	ldr	r3, [r7, #4]
 800a18e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a190:	2b07      	cmp	r3, #7
 800a192:	d01d      	beq.n	800a1d0 <UART_SetConfig+0xc80>
 800a194:	687b      	ldr	r3, [r7, #4]
 800a196:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a198:	2b08      	cmp	r3, #8
 800a19a:	d016      	beq.n	800a1ca <UART_SetConfig+0xc7a>
 800a19c:	687b      	ldr	r3, [r7, #4]
 800a19e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a1a0:	2b09      	cmp	r3, #9
 800a1a2:	d00f      	beq.n	800a1c4 <UART_SetConfig+0xc74>
 800a1a4:	687b      	ldr	r3, [r7, #4]
 800a1a6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a1a8:	2b0a      	cmp	r3, #10
 800a1aa:	d008      	beq.n	800a1be <UART_SetConfig+0xc6e>
 800a1ac:	687b      	ldr	r3, [r7, #4]
 800a1ae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a1b0:	2b0b      	cmp	r3, #11
 800a1b2:	d101      	bne.n	800a1b8 <UART_SetConfig+0xc68>
 800a1b4:	2380      	movs	r3, #128	; 0x80
 800a1b6:	e022      	b.n	800a1fe <UART_SetConfig+0xcae>
 800a1b8:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800a1bc:	e01f      	b.n	800a1fe <UART_SetConfig+0xcae>
 800a1be:	f44f 7380 	mov.w	r3, #256	; 0x100
 800a1c2:	e01c      	b.n	800a1fe <UART_SetConfig+0xcae>
 800a1c4:	f44f 7300 	mov.w	r3, #512	; 0x200
 800a1c8:	e019      	b.n	800a1fe <UART_SetConfig+0xcae>
 800a1ca:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800a1ce:	e016      	b.n	800a1fe <UART_SetConfig+0xcae>
 800a1d0:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800a1d4:	e013      	b.n	800a1fe <UART_SetConfig+0xcae>
 800a1d6:	f640 23aa 	movw	r3, #2730	; 0xaaa
 800a1da:	e010      	b.n	800a1fe <UART_SetConfig+0xcae>
 800a1dc:	f640 43cc 	movw	r3, #3276	; 0xccc
 800a1e0:	e00d      	b.n	800a1fe <UART_SetConfig+0xcae>
 800a1e2:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800a1e6:	e00a      	b.n	800a1fe <UART_SetConfig+0xcae>
 800a1e8:	f241 5355 	movw	r3, #5461	; 0x1555
 800a1ec:	e007      	b.n	800a1fe <UART_SetConfig+0xcae>
 800a1ee:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800a1f2:	e004      	b.n	800a1fe <UART_SetConfig+0xcae>
 800a1f4:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 800a1f8:	e001      	b.n	800a1fe <UART_SetConfig+0xcae>
 800a1fa:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800a1fe:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 800a200:	e003      	b.n	800a20a <UART_SetConfig+0xcba>
      default:
        ret = HAL_ERROR;
 800a202:	2301      	movs	r3, #1
 800a204:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
        break;
 800a208:	bf00      	nop
    }

    /* if proper clock source reported */
    if (lpuart_ker_ck_pres != 0U)
 800a20a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a20c:	2b00      	cmp	r3, #0
 800a20e:	f001 83e8 	beq.w	800b9e2 <UART_SetConfig+0x2492>
    {
      /* ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800a212:	687b      	ldr	r3, [r7, #4]
 800a214:	685a      	ldr	r2, [r3, #4]
 800a216:	4613      	mov	r3, r2
 800a218:	005b      	lsls	r3, r3, #1
 800a21a:	4413      	add	r3, r2
 800a21c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800a21e:	429a      	cmp	r2, r3
 800a220:	d305      	bcc.n	800a22e <UART_SetConfig+0xcde>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 800a222:	687b      	ldr	r3, [r7, #4]
 800a224:	685b      	ldr	r3, [r3, #4]
 800a226:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800a228:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800a22a:	429a      	cmp	r2, r3
 800a22c:	d904      	bls.n	800a238 <UART_SetConfig+0xce8>
      {
        ret = HAL_ERROR;
 800a22e:	2301      	movs	r3, #1
 800a230:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800a234:	f001 bbd5 	b.w	800b9e2 <UART_SetConfig+0x2492>
      }
      else
      {
        switch (clocksource)
 800a238:	f897 303b 	ldrb.w	r3, [r7, #59]	; 0x3b
 800a23c:	2b08      	cmp	r3, #8
 800a23e:	f000 8154 	beq.w	800a4ea <UART_SetConfig+0xf9a>
 800a242:	2b08      	cmp	r3, #8
 800a244:	dc06      	bgt.n	800a254 <UART_SetConfig+0xd04>
 800a246:	2b02      	cmp	r3, #2
 800a248:	d00f      	beq.n	800a26a <UART_SetConfig+0xd1a>
 800a24a:	2b04      	cmp	r3, #4
 800a24c:	f000 80ac 	beq.w	800a3a8 <UART_SetConfig+0xe58>
 800a250:	f000 bc30 	b.w	800aab4 <UART_SetConfig+0x1564>
 800a254:	2b20      	cmp	r3, #32
 800a256:	f000 832d 	beq.w	800a8b4 <UART_SetConfig+0x1364>
 800a25a:	2b40      	cmp	r3, #64	; 0x40
 800a25c:	f000 83a5 	beq.w	800a9aa <UART_SetConfig+0x145a>
 800a260:	2b10      	cmp	r3, #16
 800a262:	f000 81e3 	beq.w	800a62c <UART_SetConfig+0x10dc>
 800a266:	f000 bc25 	b.w	800aab4 <UART_SetConfig+0x1564>
        {
          case UART_CLOCKSOURCE_D3PCLK1:
            pclk = HAL_RCCEx_GetD3PCLK1Freq();
 800a26a:	f7fd fd0d 	bl	8007c88 <HAL_RCCEx_GetD3PCLK1Freq>
 800a26e:	62b8      	str	r0, [r7, #40]	; 0x28
            usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800a270:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a272:	4618      	mov	r0, r3
 800a274:	f04f 0100 	mov.w	r1, #0
 800a278:	687b      	ldr	r3, [r7, #4]
 800a27a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a27c:	2b00      	cmp	r3, #0
 800a27e:	d067      	beq.n	800a350 <UART_SetConfig+0xe00>
 800a280:	687b      	ldr	r3, [r7, #4]
 800a282:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a284:	2b01      	cmp	r3, #1
 800a286:	d05e      	beq.n	800a346 <UART_SetConfig+0xdf6>
 800a288:	687b      	ldr	r3, [r7, #4]
 800a28a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a28c:	2b02      	cmp	r3, #2
 800a28e:	d055      	beq.n	800a33c <UART_SetConfig+0xdec>
 800a290:	687b      	ldr	r3, [r7, #4]
 800a292:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a294:	2b03      	cmp	r3, #3
 800a296:	d04c      	beq.n	800a332 <UART_SetConfig+0xde2>
 800a298:	687b      	ldr	r3, [r7, #4]
 800a29a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a29c:	2b04      	cmp	r3, #4
 800a29e:	d043      	beq.n	800a328 <UART_SetConfig+0xdd8>
 800a2a0:	687b      	ldr	r3, [r7, #4]
 800a2a2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a2a4:	2b05      	cmp	r3, #5
 800a2a6:	d03a      	beq.n	800a31e <UART_SetConfig+0xdce>
 800a2a8:	687b      	ldr	r3, [r7, #4]
 800a2aa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a2ac:	2b06      	cmp	r3, #6
 800a2ae:	d031      	beq.n	800a314 <UART_SetConfig+0xdc4>
 800a2b0:	687b      	ldr	r3, [r7, #4]
 800a2b2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a2b4:	2b07      	cmp	r3, #7
 800a2b6:	d028      	beq.n	800a30a <UART_SetConfig+0xdba>
 800a2b8:	687b      	ldr	r3, [r7, #4]
 800a2ba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a2bc:	2b08      	cmp	r3, #8
 800a2be:	d01f      	beq.n	800a300 <UART_SetConfig+0xdb0>
 800a2c0:	687b      	ldr	r3, [r7, #4]
 800a2c2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a2c4:	2b09      	cmp	r3, #9
 800a2c6:	d016      	beq.n	800a2f6 <UART_SetConfig+0xda6>
 800a2c8:	687b      	ldr	r3, [r7, #4]
 800a2ca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a2cc:	2b0a      	cmp	r3, #10
 800a2ce:	d00d      	beq.n	800a2ec <UART_SetConfig+0xd9c>
 800a2d0:	687b      	ldr	r3, [r7, #4]
 800a2d2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a2d4:	2b0b      	cmp	r3, #11
 800a2d6:	d104      	bne.n	800a2e2 <UART_SetConfig+0xd92>
 800a2d8:	f44f 7380 	mov.w	r3, #256	; 0x100
 800a2dc:	f04f 0400 	mov.w	r4, #0
 800a2e0:	e03a      	b.n	800a358 <UART_SetConfig+0xe08>
 800a2e2:	f04f 0301 	mov.w	r3, #1
 800a2e6:	f04f 0400 	mov.w	r4, #0
 800a2ea:	e035      	b.n	800a358 <UART_SetConfig+0xe08>
 800a2ec:	f04f 0380 	mov.w	r3, #128	; 0x80
 800a2f0:	f04f 0400 	mov.w	r4, #0
 800a2f4:	e030      	b.n	800a358 <UART_SetConfig+0xe08>
 800a2f6:	f04f 0340 	mov.w	r3, #64	; 0x40
 800a2fa:	f04f 0400 	mov.w	r4, #0
 800a2fe:	e02b      	b.n	800a358 <UART_SetConfig+0xe08>
 800a300:	f04f 0320 	mov.w	r3, #32
 800a304:	f04f 0400 	mov.w	r4, #0
 800a308:	e026      	b.n	800a358 <UART_SetConfig+0xe08>
 800a30a:	f04f 0310 	mov.w	r3, #16
 800a30e:	f04f 0400 	mov.w	r4, #0
 800a312:	e021      	b.n	800a358 <UART_SetConfig+0xe08>
 800a314:	f04f 030c 	mov.w	r3, #12
 800a318:	f04f 0400 	mov.w	r4, #0
 800a31c:	e01c      	b.n	800a358 <UART_SetConfig+0xe08>
 800a31e:	f04f 030a 	mov.w	r3, #10
 800a322:	f04f 0400 	mov.w	r4, #0
 800a326:	e017      	b.n	800a358 <UART_SetConfig+0xe08>
 800a328:	f04f 0308 	mov.w	r3, #8
 800a32c:	f04f 0400 	mov.w	r4, #0
 800a330:	e012      	b.n	800a358 <UART_SetConfig+0xe08>
 800a332:	f04f 0306 	mov.w	r3, #6
 800a336:	f04f 0400 	mov.w	r4, #0
 800a33a:	e00d      	b.n	800a358 <UART_SetConfig+0xe08>
 800a33c:	f04f 0304 	mov.w	r3, #4
 800a340:	f04f 0400 	mov.w	r4, #0
 800a344:	e008      	b.n	800a358 <UART_SetConfig+0xe08>
 800a346:	f04f 0302 	mov.w	r3, #2
 800a34a:	f04f 0400 	mov.w	r4, #0
 800a34e:	e003      	b.n	800a358 <UART_SetConfig+0xe08>
 800a350:	f04f 0301 	mov.w	r3, #1
 800a354:	f04f 0400 	mov.w	r4, #0
 800a358:	461a      	mov	r2, r3
 800a35a:	4623      	mov	r3, r4
 800a35c:	f7f6 f820 	bl	80003a0 <__aeabi_uldivmod>
 800a360:	4603      	mov	r3, r0
 800a362:	460c      	mov	r4, r1
 800a364:	4619      	mov	r1, r3
 800a366:	4622      	mov	r2, r4
 800a368:	f04f 0300 	mov.w	r3, #0
 800a36c:	f04f 0400 	mov.w	r4, #0
 800a370:	0214      	lsls	r4, r2, #8
 800a372:	ea44 6411 	orr.w	r4, r4, r1, lsr #24
 800a376:	020b      	lsls	r3, r1, #8
 800a378:	687a      	ldr	r2, [r7, #4]
 800a37a:	6852      	ldr	r2, [r2, #4]
 800a37c:	0852      	lsrs	r2, r2, #1
 800a37e:	4611      	mov	r1, r2
 800a380:	f04f 0200 	mov.w	r2, #0
 800a384:	eb13 0b01 	adds.w	fp, r3, r1
 800a388:	eb44 0c02 	adc.w	ip, r4, r2
 800a38c:	4658      	mov	r0, fp
 800a38e:	4661      	mov	r1, ip
 800a390:	687b      	ldr	r3, [r7, #4]
 800a392:	685b      	ldr	r3, [r3, #4]
 800a394:	f04f 0400 	mov.w	r4, #0
 800a398:	461a      	mov	r2, r3
 800a39a:	4623      	mov	r3, r4
 800a39c:	f7f6 f800 	bl	80003a0 <__aeabi_uldivmod>
 800a3a0:	4603      	mov	r3, r0
 800a3a2:	460c      	mov	r4, r1
 800a3a4:	637b      	str	r3, [r7, #52]	; 0x34
            break;
 800a3a6:	e389      	b.n	800aabc <UART_SetConfig+0x156c>
          case UART_CLOCKSOURCE_PLL2:
            HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800a3a8:	f107 0318 	add.w	r3, r7, #24
 800a3ac:	4618      	mov	r0, r3
 800a3ae:	f7fd fc81 	bl	8007cb4 <HAL_RCCEx_GetPLL2ClockFreq>
            usartdiv = (uint32_t)(UART_DIV_LPUART(pll2_clocks.PLL2_Q_Frequency, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800a3b2:	69fb      	ldr	r3, [r7, #28]
 800a3b4:	4618      	mov	r0, r3
 800a3b6:	f04f 0100 	mov.w	r1, #0
 800a3ba:	687b      	ldr	r3, [r7, #4]
 800a3bc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a3be:	2b00      	cmp	r3, #0
 800a3c0:	d067      	beq.n	800a492 <UART_SetConfig+0xf42>
 800a3c2:	687b      	ldr	r3, [r7, #4]
 800a3c4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a3c6:	2b01      	cmp	r3, #1
 800a3c8:	d05e      	beq.n	800a488 <UART_SetConfig+0xf38>
 800a3ca:	687b      	ldr	r3, [r7, #4]
 800a3cc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a3ce:	2b02      	cmp	r3, #2
 800a3d0:	d055      	beq.n	800a47e <UART_SetConfig+0xf2e>
 800a3d2:	687b      	ldr	r3, [r7, #4]
 800a3d4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a3d6:	2b03      	cmp	r3, #3
 800a3d8:	d04c      	beq.n	800a474 <UART_SetConfig+0xf24>
 800a3da:	687b      	ldr	r3, [r7, #4]
 800a3dc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a3de:	2b04      	cmp	r3, #4
 800a3e0:	d043      	beq.n	800a46a <UART_SetConfig+0xf1a>
 800a3e2:	687b      	ldr	r3, [r7, #4]
 800a3e4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a3e6:	2b05      	cmp	r3, #5
 800a3e8:	d03a      	beq.n	800a460 <UART_SetConfig+0xf10>
 800a3ea:	687b      	ldr	r3, [r7, #4]
 800a3ec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a3ee:	2b06      	cmp	r3, #6
 800a3f0:	d031      	beq.n	800a456 <UART_SetConfig+0xf06>
 800a3f2:	687b      	ldr	r3, [r7, #4]
 800a3f4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a3f6:	2b07      	cmp	r3, #7
 800a3f8:	d028      	beq.n	800a44c <UART_SetConfig+0xefc>
 800a3fa:	687b      	ldr	r3, [r7, #4]
 800a3fc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a3fe:	2b08      	cmp	r3, #8
 800a400:	d01f      	beq.n	800a442 <UART_SetConfig+0xef2>
 800a402:	687b      	ldr	r3, [r7, #4]
 800a404:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a406:	2b09      	cmp	r3, #9
 800a408:	d016      	beq.n	800a438 <UART_SetConfig+0xee8>
 800a40a:	687b      	ldr	r3, [r7, #4]
 800a40c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a40e:	2b0a      	cmp	r3, #10
 800a410:	d00d      	beq.n	800a42e <UART_SetConfig+0xede>
 800a412:	687b      	ldr	r3, [r7, #4]
 800a414:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a416:	2b0b      	cmp	r3, #11
 800a418:	d104      	bne.n	800a424 <UART_SetConfig+0xed4>
 800a41a:	f44f 7380 	mov.w	r3, #256	; 0x100
 800a41e:	f04f 0400 	mov.w	r4, #0
 800a422:	e03a      	b.n	800a49a <UART_SetConfig+0xf4a>
 800a424:	f04f 0301 	mov.w	r3, #1
 800a428:	f04f 0400 	mov.w	r4, #0
 800a42c:	e035      	b.n	800a49a <UART_SetConfig+0xf4a>
 800a42e:	f04f 0380 	mov.w	r3, #128	; 0x80
 800a432:	f04f 0400 	mov.w	r4, #0
 800a436:	e030      	b.n	800a49a <UART_SetConfig+0xf4a>
 800a438:	f04f 0340 	mov.w	r3, #64	; 0x40
 800a43c:	f04f 0400 	mov.w	r4, #0
 800a440:	e02b      	b.n	800a49a <UART_SetConfig+0xf4a>
 800a442:	f04f 0320 	mov.w	r3, #32
 800a446:	f04f 0400 	mov.w	r4, #0
 800a44a:	e026      	b.n	800a49a <UART_SetConfig+0xf4a>
 800a44c:	f04f 0310 	mov.w	r3, #16
 800a450:	f04f 0400 	mov.w	r4, #0
 800a454:	e021      	b.n	800a49a <UART_SetConfig+0xf4a>
 800a456:	f04f 030c 	mov.w	r3, #12
 800a45a:	f04f 0400 	mov.w	r4, #0
 800a45e:	e01c      	b.n	800a49a <UART_SetConfig+0xf4a>
 800a460:	f04f 030a 	mov.w	r3, #10
 800a464:	f04f 0400 	mov.w	r4, #0
 800a468:	e017      	b.n	800a49a <UART_SetConfig+0xf4a>
 800a46a:	f04f 0308 	mov.w	r3, #8
 800a46e:	f04f 0400 	mov.w	r4, #0
 800a472:	e012      	b.n	800a49a <UART_SetConfig+0xf4a>
 800a474:	f04f 0306 	mov.w	r3, #6
 800a478:	f04f 0400 	mov.w	r4, #0
 800a47c:	e00d      	b.n	800a49a <UART_SetConfig+0xf4a>
 800a47e:	f04f 0304 	mov.w	r3, #4
 800a482:	f04f 0400 	mov.w	r4, #0
 800a486:	e008      	b.n	800a49a <UART_SetConfig+0xf4a>
 800a488:	f04f 0302 	mov.w	r3, #2
 800a48c:	f04f 0400 	mov.w	r4, #0
 800a490:	e003      	b.n	800a49a <UART_SetConfig+0xf4a>
 800a492:	f04f 0301 	mov.w	r3, #1
 800a496:	f04f 0400 	mov.w	r4, #0
 800a49a:	461a      	mov	r2, r3
 800a49c:	4623      	mov	r3, r4
 800a49e:	f7f5 ff7f 	bl	80003a0 <__aeabi_uldivmod>
 800a4a2:	4603      	mov	r3, r0
 800a4a4:	460c      	mov	r4, r1
 800a4a6:	4619      	mov	r1, r3
 800a4a8:	4622      	mov	r2, r4
 800a4aa:	f04f 0300 	mov.w	r3, #0
 800a4ae:	f04f 0400 	mov.w	r4, #0
 800a4b2:	0214      	lsls	r4, r2, #8
 800a4b4:	ea44 6411 	orr.w	r4, r4, r1, lsr #24
 800a4b8:	020b      	lsls	r3, r1, #8
 800a4ba:	687a      	ldr	r2, [r7, #4]
 800a4bc:	6852      	ldr	r2, [r2, #4]
 800a4be:	0852      	lsrs	r2, r2, #1
 800a4c0:	4611      	mov	r1, r2
 800a4c2:	f04f 0200 	mov.w	r2, #0
 800a4c6:	eb13 0b01 	adds.w	fp, r3, r1
 800a4ca:	eb44 0c02 	adc.w	ip, r4, r2
 800a4ce:	4658      	mov	r0, fp
 800a4d0:	4661      	mov	r1, ip
 800a4d2:	687b      	ldr	r3, [r7, #4]
 800a4d4:	685b      	ldr	r3, [r3, #4]
 800a4d6:	f04f 0400 	mov.w	r4, #0
 800a4da:	461a      	mov	r2, r3
 800a4dc:	4623      	mov	r3, r4
 800a4de:	f7f5 ff5f 	bl	80003a0 <__aeabi_uldivmod>
 800a4e2:	4603      	mov	r3, r0
 800a4e4:	460c      	mov	r4, r1
 800a4e6:	637b      	str	r3, [r7, #52]	; 0x34
            break;
 800a4e8:	e2e8      	b.n	800aabc <UART_SetConfig+0x156c>
          case UART_CLOCKSOURCE_PLL3:
            HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800a4ea:	f107 030c 	add.w	r3, r7, #12
 800a4ee:	4618      	mov	r0, r3
 800a4f0:	f7fd fd2c 	bl	8007f4c <HAL_RCCEx_GetPLL3ClockFreq>
            usartdiv = (uint32_t)(UART_DIV_LPUART(pll3_clocks.PLL3_Q_Frequency, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800a4f4:	693b      	ldr	r3, [r7, #16]
 800a4f6:	4618      	mov	r0, r3
 800a4f8:	f04f 0100 	mov.w	r1, #0
 800a4fc:	687b      	ldr	r3, [r7, #4]
 800a4fe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a500:	2b00      	cmp	r3, #0
 800a502:	d067      	beq.n	800a5d4 <UART_SetConfig+0x1084>
 800a504:	687b      	ldr	r3, [r7, #4]
 800a506:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a508:	2b01      	cmp	r3, #1
 800a50a:	d05e      	beq.n	800a5ca <UART_SetConfig+0x107a>
 800a50c:	687b      	ldr	r3, [r7, #4]
 800a50e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a510:	2b02      	cmp	r3, #2
 800a512:	d055      	beq.n	800a5c0 <UART_SetConfig+0x1070>
 800a514:	687b      	ldr	r3, [r7, #4]
 800a516:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a518:	2b03      	cmp	r3, #3
 800a51a:	d04c      	beq.n	800a5b6 <UART_SetConfig+0x1066>
 800a51c:	687b      	ldr	r3, [r7, #4]
 800a51e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a520:	2b04      	cmp	r3, #4
 800a522:	d043      	beq.n	800a5ac <UART_SetConfig+0x105c>
 800a524:	687b      	ldr	r3, [r7, #4]
 800a526:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a528:	2b05      	cmp	r3, #5
 800a52a:	d03a      	beq.n	800a5a2 <UART_SetConfig+0x1052>
 800a52c:	687b      	ldr	r3, [r7, #4]
 800a52e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a530:	2b06      	cmp	r3, #6
 800a532:	d031      	beq.n	800a598 <UART_SetConfig+0x1048>
 800a534:	687b      	ldr	r3, [r7, #4]
 800a536:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a538:	2b07      	cmp	r3, #7
 800a53a:	d028      	beq.n	800a58e <UART_SetConfig+0x103e>
 800a53c:	687b      	ldr	r3, [r7, #4]
 800a53e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a540:	2b08      	cmp	r3, #8
 800a542:	d01f      	beq.n	800a584 <UART_SetConfig+0x1034>
 800a544:	687b      	ldr	r3, [r7, #4]
 800a546:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a548:	2b09      	cmp	r3, #9
 800a54a:	d016      	beq.n	800a57a <UART_SetConfig+0x102a>
 800a54c:	687b      	ldr	r3, [r7, #4]
 800a54e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a550:	2b0a      	cmp	r3, #10
 800a552:	d00d      	beq.n	800a570 <UART_SetConfig+0x1020>
 800a554:	687b      	ldr	r3, [r7, #4]
 800a556:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a558:	2b0b      	cmp	r3, #11
 800a55a:	d104      	bne.n	800a566 <UART_SetConfig+0x1016>
 800a55c:	f44f 7380 	mov.w	r3, #256	; 0x100
 800a560:	f04f 0400 	mov.w	r4, #0
 800a564:	e03a      	b.n	800a5dc <UART_SetConfig+0x108c>
 800a566:	f04f 0301 	mov.w	r3, #1
 800a56a:	f04f 0400 	mov.w	r4, #0
 800a56e:	e035      	b.n	800a5dc <UART_SetConfig+0x108c>
 800a570:	f04f 0380 	mov.w	r3, #128	; 0x80
 800a574:	f04f 0400 	mov.w	r4, #0
 800a578:	e030      	b.n	800a5dc <UART_SetConfig+0x108c>
 800a57a:	f04f 0340 	mov.w	r3, #64	; 0x40
 800a57e:	f04f 0400 	mov.w	r4, #0
 800a582:	e02b      	b.n	800a5dc <UART_SetConfig+0x108c>
 800a584:	f04f 0320 	mov.w	r3, #32
 800a588:	f04f 0400 	mov.w	r4, #0
 800a58c:	e026      	b.n	800a5dc <UART_SetConfig+0x108c>
 800a58e:	f04f 0310 	mov.w	r3, #16
 800a592:	f04f 0400 	mov.w	r4, #0
 800a596:	e021      	b.n	800a5dc <UART_SetConfig+0x108c>
 800a598:	f04f 030c 	mov.w	r3, #12
 800a59c:	f04f 0400 	mov.w	r4, #0
 800a5a0:	e01c      	b.n	800a5dc <UART_SetConfig+0x108c>
 800a5a2:	f04f 030a 	mov.w	r3, #10
 800a5a6:	f04f 0400 	mov.w	r4, #0
 800a5aa:	e017      	b.n	800a5dc <UART_SetConfig+0x108c>
 800a5ac:	f04f 0308 	mov.w	r3, #8
 800a5b0:	f04f 0400 	mov.w	r4, #0
 800a5b4:	e012      	b.n	800a5dc <UART_SetConfig+0x108c>
 800a5b6:	f04f 0306 	mov.w	r3, #6
 800a5ba:	f04f 0400 	mov.w	r4, #0
 800a5be:	e00d      	b.n	800a5dc <UART_SetConfig+0x108c>
 800a5c0:	f04f 0304 	mov.w	r3, #4
 800a5c4:	f04f 0400 	mov.w	r4, #0
 800a5c8:	e008      	b.n	800a5dc <UART_SetConfig+0x108c>
 800a5ca:	f04f 0302 	mov.w	r3, #2
 800a5ce:	f04f 0400 	mov.w	r4, #0
 800a5d2:	e003      	b.n	800a5dc <UART_SetConfig+0x108c>
 800a5d4:	f04f 0301 	mov.w	r3, #1
 800a5d8:	f04f 0400 	mov.w	r4, #0
 800a5dc:	461a      	mov	r2, r3
 800a5de:	4623      	mov	r3, r4
 800a5e0:	f7f5 fede 	bl	80003a0 <__aeabi_uldivmod>
 800a5e4:	4603      	mov	r3, r0
 800a5e6:	460c      	mov	r4, r1
 800a5e8:	4619      	mov	r1, r3
 800a5ea:	4622      	mov	r2, r4
 800a5ec:	f04f 0300 	mov.w	r3, #0
 800a5f0:	f04f 0400 	mov.w	r4, #0
 800a5f4:	0214      	lsls	r4, r2, #8
 800a5f6:	ea44 6411 	orr.w	r4, r4, r1, lsr #24
 800a5fa:	020b      	lsls	r3, r1, #8
 800a5fc:	687a      	ldr	r2, [r7, #4]
 800a5fe:	6852      	ldr	r2, [r2, #4]
 800a600:	0852      	lsrs	r2, r2, #1
 800a602:	4611      	mov	r1, r2
 800a604:	f04f 0200 	mov.w	r2, #0
 800a608:	eb13 0b01 	adds.w	fp, r3, r1
 800a60c:	eb44 0c02 	adc.w	ip, r4, r2
 800a610:	4658      	mov	r0, fp
 800a612:	4661      	mov	r1, ip
 800a614:	687b      	ldr	r3, [r7, #4]
 800a616:	685b      	ldr	r3, [r3, #4]
 800a618:	f04f 0400 	mov.w	r4, #0
 800a61c:	461a      	mov	r2, r3
 800a61e:	4623      	mov	r3, r4
 800a620:	f7f5 febe 	bl	80003a0 <__aeabi_uldivmod>
 800a624:	4603      	mov	r3, r0
 800a626:	460c      	mov	r4, r1
 800a628:	637b      	str	r3, [r7, #52]	; 0x34
            break;
 800a62a:	e247      	b.n	800aabc <UART_SetConfig+0x156c>
          case UART_CLOCKSOURCE_HSI:
            if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800a62c:	4b96      	ldr	r3, [pc, #600]	; (800a888 <UART_SetConfig+0x1338>)
 800a62e:	681b      	ldr	r3, [r3, #0]
 800a630:	f003 0320 	and.w	r3, r3, #32
 800a634:	2b00      	cmp	r3, #0
 800a636:	f000 80a3 	beq.w	800a780 <UART_SetConfig+0x1230>
            {
              usartdiv = (uint32_t)(UART_DIV_LPUART((uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U)), huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800a63a:	4b93      	ldr	r3, [pc, #588]	; (800a888 <UART_SetConfig+0x1338>)
 800a63c:	681b      	ldr	r3, [r3, #0]
 800a63e:	08db      	lsrs	r3, r3, #3
 800a640:	f003 0303 	and.w	r3, r3, #3
 800a644:	4a91      	ldr	r2, [pc, #580]	; (800a88c <UART_SetConfig+0x133c>)
 800a646:	fa22 f303 	lsr.w	r3, r2, r3
 800a64a:	4618      	mov	r0, r3
 800a64c:	f04f 0100 	mov.w	r1, #0
 800a650:	687b      	ldr	r3, [r7, #4]
 800a652:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a654:	2b00      	cmp	r3, #0
 800a656:	d067      	beq.n	800a728 <UART_SetConfig+0x11d8>
 800a658:	687b      	ldr	r3, [r7, #4]
 800a65a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a65c:	2b01      	cmp	r3, #1
 800a65e:	d05e      	beq.n	800a71e <UART_SetConfig+0x11ce>
 800a660:	687b      	ldr	r3, [r7, #4]
 800a662:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a664:	2b02      	cmp	r3, #2
 800a666:	d055      	beq.n	800a714 <UART_SetConfig+0x11c4>
 800a668:	687b      	ldr	r3, [r7, #4]
 800a66a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a66c:	2b03      	cmp	r3, #3
 800a66e:	d04c      	beq.n	800a70a <UART_SetConfig+0x11ba>
 800a670:	687b      	ldr	r3, [r7, #4]
 800a672:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a674:	2b04      	cmp	r3, #4
 800a676:	d043      	beq.n	800a700 <UART_SetConfig+0x11b0>
 800a678:	687b      	ldr	r3, [r7, #4]
 800a67a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a67c:	2b05      	cmp	r3, #5
 800a67e:	d03a      	beq.n	800a6f6 <UART_SetConfig+0x11a6>
 800a680:	687b      	ldr	r3, [r7, #4]
 800a682:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a684:	2b06      	cmp	r3, #6
 800a686:	d031      	beq.n	800a6ec <UART_SetConfig+0x119c>
 800a688:	687b      	ldr	r3, [r7, #4]
 800a68a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a68c:	2b07      	cmp	r3, #7
 800a68e:	d028      	beq.n	800a6e2 <UART_SetConfig+0x1192>
 800a690:	687b      	ldr	r3, [r7, #4]
 800a692:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a694:	2b08      	cmp	r3, #8
 800a696:	d01f      	beq.n	800a6d8 <UART_SetConfig+0x1188>
 800a698:	687b      	ldr	r3, [r7, #4]
 800a69a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a69c:	2b09      	cmp	r3, #9
 800a69e:	d016      	beq.n	800a6ce <UART_SetConfig+0x117e>
 800a6a0:	687b      	ldr	r3, [r7, #4]
 800a6a2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a6a4:	2b0a      	cmp	r3, #10
 800a6a6:	d00d      	beq.n	800a6c4 <UART_SetConfig+0x1174>
 800a6a8:	687b      	ldr	r3, [r7, #4]
 800a6aa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a6ac:	2b0b      	cmp	r3, #11
 800a6ae:	d104      	bne.n	800a6ba <UART_SetConfig+0x116a>
 800a6b0:	f44f 7380 	mov.w	r3, #256	; 0x100
 800a6b4:	f04f 0400 	mov.w	r4, #0
 800a6b8:	e03a      	b.n	800a730 <UART_SetConfig+0x11e0>
 800a6ba:	f04f 0301 	mov.w	r3, #1
 800a6be:	f04f 0400 	mov.w	r4, #0
 800a6c2:	e035      	b.n	800a730 <UART_SetConfig+0x11e0>
 800a6c4:	f04f 0380 	mov.w	r3, #128	; 0x80
 800a6c8:	f04f 0400 	mov.w	r4, #0
 800a6cc:	e030      	b.n	800a730 <UART_SetConfig+0x11e0>
 800a6ce:	f04f 0340 	mov.w	r3, #64	; 0x40
 800a6d2:	f04f 0400 	mov.w	r4, #0
 800a6d6:	e02b      	b.n	800a730 <UART_SetConfig+0x11e0>
 800a6d8:	f04f 0320 	mov.w	r3, #32
 800a6dc:	f04f 0400 	mov.w	r4, #0
 800a6e0:	e026      	b.n	800a730 <UART_SetConfig+0x11e0>
 800a6e2:	f04f 0310 	mov.w	r3, #16
 800a6e6:	f04f 0400 	mov.w	r4, #0
 800a6ea:	e021      	b.n	800a730 <UART_SetConfig+0x11e0>
 800a6ec:	f04f 030c 	mov.w	r3, #12
 800a6f0:	f04f 0400 	mov.w	r4, #0
 800a6f4:	e01c      	b.n	800a730 <UART_SetConfig+0x11e0>
 800a6f6:	f04f 030a 	mov.w	r3, #10
 800a6fa:	f04f 0400 	mov.w	r4, #0
 800a6fe:	e017      	b.n	800a730 <UART_SetConfig+0x11e0>
 800a700:	f04f 0308 	mov.w	r3, #8
 800a704:	f04f 0400 	mov.w	r4, #0
 800a708:	e012      	b.n	800a730 <UART_SetConfig+0x11e0>
 800a70a:	f04f 0306 	mov.w	r3, #6
 800a70e:	f04f 0400 	mov.w	r4, #0
 800a712:	e00d      	b.n	800a730 <UART_SetConfig+0x11e0>
 800a714:	f04f 0304 	mov.w	r3, #4
 800a718:	f04f 0400 	mov.w	r4, #0
 800a71c:	e008      	b.n	800a730 <UART_SetConfig+0x11e0>
 800a71e:	f04f 0302 	mov.w	r3, #2
 800a722:	f04f 0400 	mov.w	r4, #0
 800a726:	e003      	b.n	800a730 <UART_SetConfig+0x11e0>
 800a728:	f04f 0301 	mov.w	r3, #1
 800a72c:	f04f 0400 	mov.w	r4, #0
 800a730:	461a      	mov	r2, r3
 800a732:	4623      	mov	r3, r4
 800a734:	f7f5 fe34 	bl	80003a0 <__aeabi_uldivmod>
 800a738:	4603      	mov	r3, r0
 800a73a:	460c      	mov	r4, r1
 800a73c:	4619      	mov	r1, r3
 800a73e:	4622      	mov	r2, r4
 800a740:	f04f 0300 	mov.w	r3, #0
 800a744:	f04f 0400 	mov.w	r4, #0
 800a748:	0214      	lsls	r4, r2, #8
 800a74a:	ea44 6411 	orr.w	r4, r4, r1, lsr #24
 800a74e:	020b      	lsls	r3, r1, #8
 800a750:	687a      	ldr	r2, [r7, #4]
 800a752:	6852      	ldr	r2, [r2, #4]
 800a754:	0852      	lsrs	r2, r2, #1
 800a756:	4611      	mov	r1, r2
 800a758:	f04f 0200 	mov.w	r2, #0
 800a75c:	eb13 0b01 	adds.w	fp, r3, r1
 800a760:	eb44 0c02 	adc.w	ip, r4, r2
 800a764:	4658      	mov	r0, fp
 800a766:	4661      	mov	r1, ip
 800a768:	687b      	ldr	r3, [r7, #4]
 800a76a:	685b      	ldr	r3, [r3, #4]
 800a76c:	f04f 0400 	mov.w	r4, #0
 800a770:	461a      	mov	r2, r3
 800a772:	4623      	mov	r3, r4
 800a774:	f7f5 fe14 	bl	80003a0 <__aeabi_uldivmod>
 800a778:	4603      	mov	r3, r0
 800a77a:	460c      	mov	r4, r1
 800a77c:	637b      	str	r3, [r7, #52]	; 0x34
            }
            else
            {
              usartdiv = (uint32_t)(UART_DIV_LPUART(HSI_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler));
            }
            break;
 800a77e:	e19d      	b.n	800aabc <UART_SetConfig+0x156c>
              usartdiv = (uint32_t)(UART_DIV_LPUART(HSI_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800a780:	687b      	ldr	r3, [r7, #4]
 800a782:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a784:	2b00      	cmp	r3, #0
 800a786:	d05b      	beq.n	800a840 <UART_SetConfig+0x12f0>
 800a788:	687b      	ldr	r3, [r7, #4]
 800a78a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a78c:	2b01      	cmp	r3, #1
 800a78e:	d053      	beq.n	800a838 <UART_SetConfig+0x12e8>
 800a790:	687b      	ldr	r3, [r7, #4]
 800a792:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a794:	2b02      	cmp	r3, #2
 800a796:	d04b      	beq.n	800a830 <UART_SetConfig+0x12e0>
 800a798:	687b      	ldr	r3, [r7, #4]
 800a79a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a79c:	2b03      	cmp	r3, #3
 800a79e:	d043      	beq.n	800a828 <UART_SetConfig+0x12d8>
 800a7a0:	687b      	ldr	r3, [r7, #4]
 800a7a2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a7a4:	2b04      	cmp	r3, #4
 800a7a6:	d03b      	beq.n	800a820 <UART_SetConfig+0x12d0>
 800a7a8:	687b      	ldr	r3, [r7, #4]
 800a7aa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a7ac:	2b05      	cmp	r3, #5
 800a7ae:	d033      	beq.n	800a818 <UART_SetConfig+0x12c8>
 800a7b0:	687b      	ldr	r3, [r7, #4]
 800a7b2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a7b4:	2b06      	cmp	r3, #6
 800a7b6:	d02b      	beq.n	800a810 <UART_SetConfig+0x12c0>
 800a7b8:	687b      	ldr	r3, [r7, #4]
 800a7ba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a7bc:	2b07      	cmp	r3, #7
 800a7be:	d023      	beq.n	800a808 <UART_SetConfig+0x12b8>
 800a7c0:	687b      	ldr	r3, [r7, #4]
 800a7c2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a7c4:	2b08      	cmp	r3, #8
 800a7c6:	d01b      	beq.n	800a800 <UART_SetConfig+0x12b0>
 800a7c8:	687b      	ldr	r3, [r7, #4]
 800a7ca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a7cc:	2b09      	cmp	r3, #9
 800a7ce:	d013      	beq.n	800a7f8 <UART_SetConfig+0x12a8>
 800a7d0:	687b      	ldr	r3, [r7, #4]
 800a7d2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a7d4:	2b0a      	cmp	r3, #10
 800a7d6:	d00b      	beq.n	800a7f0 <UART_SetConfig+0x12a0>
 800a7d8:	687b      	ldr	r3, [r7, #4]
 800a7da:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a7dc:	2b0b      	cmp	r3, #11
 800a7de:	d103      	bne.n	800a7e8 <UART_SetConfig+0x1298>
 800a7e0:	4b2a      	ldr	r3, [pc, #168]	; (800a88c <UART_SetConfig+0x133c>)
 800a7e2:	f04f 0400 	mov.w	r4, #0
 800a7e6:	e02e      	b.n	800a846 <UART_SetConfig+0x12f6>
 800a7e8:	4b29      	ldr	r3, [pc, #164]	; (800a890 <UART_SetConfig+0x1340>)
 800a7ea:	f04f 0403 	mov.w	r4, #3
 800a7ee:	e02a      	b.n	800a846 <UART_SetConfig+0x12f6>
 800a7f0:	4b28      	ldr	r3, [pc, #160]	; (800a894 <UART_SetConfig+0x1344>)
 800a7f2:	f04f 0400 	mov.w	r4, #0
 800a7f6:	e026      	b.n	800a846 <UART_SetConfig+0x12f6>
 800a7f8:	4b27      	ldr	r3, [pc, #156]	; (800a898 <UART_SetConfig+0x1348>)
 800a7fa:	f04f 0400 	mov.w	r4, #0
 800a7fe:	e022      	b.n	800a846 <UART_SetConfig+0x12f6>
 800a800:	4b26      	ldr	r3, [pc, #152]	; (800a89c <UART_SetConfig+0x134c>)
 800a802:	f04f 0400 	mov.w	r4, #0
 800a806:	e01e      	b.n	800a846 <UART_SetConfig+0x12f6>
 800a808:	4b25      	ldr	r3, [pc, #148]	; (800a8a0 <UART_SetConfig+0x1350>)
 800a80a:	f04f 0400 	mov.w	r4, #0
 800a80e:	e01a      	b.n	800a846 <UART_SetConfig+0x12f6>
 800a810:	a419      	add	r4, pc, #100	; (adr r4, 800a878 <UART_SetConfig+0x1328>)
 800a812:	e9d4 3400 	ldrd	r3, r4, [r4]
 800a816:	e016      	b.n	800a846 <UART_SetConfig+0x12f6>
 800a818:	4b22      	ldr	r3, [pc, #136]	; (800a8a4 <UART_SetConfig+0x1354>)
 800a81a:	f04f 0400 	mov.w	r4, #0
 800a81e:	e012      	b.n	800a846 <UART_SetConfig+0x12f6>
 800a820:	4b21      	ldr	r3, [pc, #132]	; (800a8a8 <UART_SetConfig+0x1358>)
 800a822:	f04f 0400 	mov.w	r4, #0
 800a826:	e00e      	b.n	800a846 <UART_SetConfig+0x12f6>
 800a828:	a415      	add	r4, pc, #84	; (adr r4, 800a880 <UART_SetConfig+0x1330>)
 800a82a:	e9d4 3400 	ldrd	r3, r4, [r4]
 800a82e:	e00a      	b.n	800a846 <UART_SetConfig+0x12f6>
 800a830:	4b1e      	ldr	r3, [pc, #120]	; (800a8ac <UART_SetConfig+0x135c>)
 800a832:	f04f 0400 	mov.w	r4, #0
 800a836:	e006      	b.n	800a846 <UART_SetConfig+0x12f6>
 800a838:	4b1d      	ldr	r3, [pc, #116]	; (800a8b0 <UART_SetConfig+0x1360>)
 800a83a:	f04f 0401 	mov.w	r4, #1
 800a83e:	e002      	b.n	800a846 <UART_SetConfig+0x12f6>
 800a840:	4b13      	ldr	r3, [pc, #76]	; (800a890 <UART_SetConfig+0x1340>)
 800a842:	f04f 0403 	mov.w	r4, #3
 800a846:	687a      	ldr	r2, [r7, #4]
 800a848:	6852      	ldr	r2, [r2, #4]
 800a84a:	0852      	lsrs	r2, r2, #1
 800a84c:	4611      	mov	r1, r2
 800a84e:	f04f 0200 	mov.w	r2, #0
 800a852:	eb13 0b01 	adds.w	fp, r3, r1
 800a856:	eb44 0c02 	adc.w	ip, r4, r2
 800a85a:	4658      	mov	r0, fp
 800a85c:	4661      	mov	r1, ip
 800a85e:	687b      	ldr	r3, [r7, #4]
 800a860:	685b      	ldr	r3, [r3, #4]
 800a862:	f04f 0400 	mov.w	r4, #0
 800a866:	461a      	mov	r2, r3
 800a868:	4623      	mov	r3, r4
 800a86a:	f7f5 fd99 	bl	80003a0 <__aeabi_uldivmod>
 800a86e:	4603      	mov	r3, r0
 800a870:	460c      	mov	r4, r1
 800a872:	637b      	str	r3, [r7, #52]	; 0x34
            break;
 800a874:	e122      	b.n	800aabc <UART_SetConfig+0x156c>
 800a876:	bf00      	nop
 800a878:	51615500 	.word	0x51615500
 800a87c:	00000000 	.word	0x00000000
 800a880:	a2c2aa00 	.word	0xa2c2aa00
 800a884:	00000000 	.word	0x00000000
 800a888:	58024400 	.word	0x58024400
 800a88c:	03d09000 	.word	0x03d09000
 800a890:	d0900000 	.word	0xd0900000
 800a894:	07a12000 	.word	0x07a12000
 800a898:	0f424000 	.word	0x0f424000
 800a89c:	1e848000 	.word	0x1e848000
 800a8a0:	3d090000 	.word	0x3d090000
 800a8a4:	61a80000 	.word	0x61a80000
 800a8a8:	7a120000 	.word	0x7a120000
 800a8ac:	f4240000 	.word	0xf4240000
 800a8b0:	e8480000 	.word	0xe8480000
          case UART_CLOCKSOURCE_CSI:
            usartdiv = (uint32_t)(UART_DIV_LPUART(CSI_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800a8b4:	687b      	ldr	r3, [r7, #4]
 800a8b6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a8b8:	2b00      	cmp	r3, #0
 800a8ba:	d05b      	beq.n	800a974 <UART_SetConfig+0x1424>
 800a8bc:	687b      	ldr	r3, [r7, #4]
 800a8be:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a8c0:	2b01      	cmp	r3, #1
 800a8c2:	d053      	beq.n	800a96c <UART_SetConfig+0x141c>
 800a8c4:	687b      	ldr	r3, [r7, #4]
 800a8c6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a8c8:	2b02      	cmp	r3, #2
 800a8ca:	d04b      	beq.n	800a964 <UART_SetConfig+0x1414>
 800a8cc:	687b      	ldr	r3, [r7, #4]
 800a8ce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a8d0:	2b03      	cmp	r3, #3
 800a8d2:	d043      	beq.n	800a95c <UART_SetConfig+0x140c>
 800a8d4:	687b      	ldr	r3, [r7, #4]
 800a8d6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a8d8:	2b04      	cmp	r3, #4
 800a8da:	d03b      	beq.n	800a954 <UART_SetConfig+0x1404>
 800a8dc:	687b      	ldr	r3, [r7, #4]
 800a8de:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a8e0:	2b05      	cmp	r3, #5
 800a8e2:	d033      	beq.n	800a94c <UART_SetConfig+0x13fc>
 800a8e4:	687b      	ldr	r3, [r7, #4]
 800a8e6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a8e8:	2b06      	cmp	r3, #6
 800a8ea:	d02b      	beq.n	800a944 <UART_SetConfig+0x13f4>
 800a8ec:	687b      	ldr	r3, [r7, #4]
 800a8ee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a8f0:	2b07      	cmp	r3, #7
 800a8f2:	d023      	beq.n	800a93c <UART_SetConfig+0x13ec>
 800a8f4:	687b      	ldr	r3, [r7, #4]
 800a8f6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a8f8:	2b08      	cmp	r3, #8
 800a8fa:	d01b      	beq.n	800a934 <UART_SetConfig+0x13e4>
 800a8fc:	687b      	ldr	r3, [r7, #4]
 800a8fe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a900:	2b09      	cmp	r3, #9
 800a902:	d013      	beq.n	800a92c <UART_SetConfig+0x13dc>
 800a904:	687b      	ldr	r3, [r7, #4]
 800a906:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a908:	2b0a      	cmp	r3, #10
 800a90a:	d00b      	beq.n	800a924 <UART_SetConfig+0x13d4>
 800a90c:	687b      	ldr	r3, [r7, #4]
 800a90e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a910:	2b0b      	cmp	r3, #11
 800a912:	d103      	bne.n	800a91c <UART_SetConfig+0x13cc>
 800a914:	4bc0      	ldr	r3, [pc, #768]	; (800ac18 <UART_SetConfig+0x16c8>)
 800a916:	f04f 0400 	mov.w	r4, #0
 800a91a:	e02e      	b.n	800a97a <UART_SetConfig+0x142a>
 800a91c:	4bbf      	ldr	r3, [pc, #764]	; (800ac1c <UART_SetConfig+0x16cc>)
 800a91e:	f04f 0400 	mov.w	r4, #0
 800a922:	e02a      	b.n	800a97a <UART_SetConfig+0x142a>
 800a924:	4bbe      	ldr	r3, [pc, #760]	; (800ac20 <UART_SetConfig+0x16d0>)
 800a926:	f04f 0400 	mov.w	r4, #0
 800a92a:	e026      	b.n	800a97a <UART_SetConfig+0x142a>
 800a92c:	4bbd      	ldr	r3, [pc, #756]	; (800ac24 <UART_SetConfig+0x16d4>)
 800a92e:	f04f 0400 	mov.w	r4, #0
 800a932:	e022      	b.n	800a97a <UART_SetConfig+0x142a>
 800a934:	4bbc      	ldr	r3, [pc, #752]	; (800ac28 <UART_SetConfig+0x16d8>)
 800a936:	f04f 0400 	mov.w	r4, #0
 800a93a:	e01e      	b.n	800a97a <UART_SetConfig+0x142a>
 800a93c:	4bbb      	ldr	r3, [pc, #748]	; (800ac2c <UART_SetConfig+0x16dc>)
 800a93e:	f04f 0400 	mov.w	r4, #0
 800a942:	e01a      	b.n	800a97a <UART_SetConfig+0x142a>
 800a944:	a4b0      	add	r4, pc, #704	; (adr r4, 800ac08 <UART_SetConfig+0x16b8>)
 800a946:	e9d4 3400 	ldrd	r3, r4, [r4]
 800a94a:	e016      	b.n	800a97a <UART_SetConfig+0x142a>
 800a94c:	4bb8      	ldr	r3, [pc, #736]	; (800ac30 <UART_SetConfig+0x16e0>)
 800a94e:	f04f 0400 	mov.w	r4, #0
 800a952:	e012      	b.n	800a97a <UART_SetConfig+0x142a>
 800a954:	4bb7      	ldr	r3, [pc, #732]	; (800ac34 <UART_SetConfig+0x16e4>)
 800a956:	f04f 0400 	mov.w	r4, #0
 800a95a:	e00e      	b.n	800a97a <UART_SetConfig+0x142a>
 800a95c:	a4ac      	add	r4, pc, #688	; (adr r4, 800ac10 <UART_SetConfig+0x16c0>)
 800a95e:	e9d4 3400 	ldrd	r3, r4, [r4]
 800a962:	e00a      	b.n	800a97a <UART_SetConfig+0x142a>
 800a964:	4bb4      	ldr	r3, [pc, #720]	; (800ac38 <UART_SetConfig+0x16e8>)
 800a966:	f04f 0400 	mov.w	r4, #0
 800a96a:	e006      	b.n	800a97a <UART_SetConfig+0x142a>
 800a96c:	4bb3      	ldr	r3, [pc, #716]	; (800ac3c <UART_SetConfig+0x16ec>)
 800a96e:	f04f 0400 	mov.w	r4, #0
 800a972:	e002      	b.n	800a97a <UART_SetConfig+0x142a>
 800a974:	4ba9      	ldr	r3, [pc, #676]	; (800ac1c <UART_SetConfig+0x16cc>)
 800a976:	f04f 0400 	mov.w	r4, #0
 800a97a:	687a      	ldr	r2, [r7, #4]
 800a97c:	6852      	ldr	r2, [r2, #4]
 800a97e:	0852      	lsrs	r2, r2, #1
 800a980:	4611      	mov	r1, r2
 800a982:	f04f 0200 	mov.w	r2, #0
 800a986:	eb13 0b01 	adds.w	fp, r3, r1
 800a98a:	eb44 0c02 	adc.w	ip, r4, r2
 800a98e:	4658      	mov	r0, fp
 800a990:	4661      	mov	r1, ip
 800a992:	687b      	ldr	r3, [r7, #4]
 800a994:	685b      	ldr	r3, [r3, #4]
 800a996:	f04f 0400 	mov.w	r4, #0
 800a99a:	461a      	mov	r2, r3
 800a99c:	4623      	mov	r3, r4
 800a99e:	f7f5 fcff 	bl	80003a0 <__aeabi_uldivmod>
 800a9a2:	4603      	mov	r3, r0
 800a9a4:	460c      	mov	r4, r1
 800a9a6:	637b      	str	r3, [r7, #52]	; 0x34
            break;
 800a9a8:	e088      	b.n	800aabc <UART_SetConfig+0x156c>
          case UART_CLOCKSOURCE_LSE:
            usartdiv = (uint32_t)(UART_DIV_LPUART(LSE_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800a9aa:	687b      	ldr	r3, [r7, #4]
 800a9ac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a9ae:	2b00      	cmp	r3, #0
 800a9b0:	d064      	beq.n	800aa7c <UART_SetConfig+0x152c>
 800a9b2:	687b      	ldr	r3, [r7, #4]
 800a9b4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a9b6:	2b01      	cmp	r3, #1
 800a9b8:	d05b      	beq.n	800aa72 <UART_SetConfig+0x1522>
 800a9ba:	687b      	ldr	r3, [r7, #4]
 800a9bc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a9be:	2b02      	cmp	r3, #2
 800a9c0:	d052      	beq.n	800aa68 <UART_SetConfig+0x1518>
 800a9c2:	687b      	ldr	r3, [r7, #4]
 800a9c4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a9c6:	2b03      	cmp	r3, #3
 800a9c8:	d04a      	beq.n	800aa60 <UART_SetConfig+0x1510>
 800a9ca:	687b      	ldr	r3, [r7, #4]
 800a9cc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a9ce:	2b04      	cmp	r3, #4
 800a9d0:	d041      	beq.n	800aa56 <UART_SetConfig+0x1506>
 800a9d2:	687b      	ldr	r3, [r7, #4]
 800a9d4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a9d6:	2b05      	cmp	r3, #5
 800a9d8:	d039      	beq.n	800aa4e <UART_SetConfig+0x14fe>
 800a9da:	687b      	ldr	r3, [r7, #4]
 800a9dc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a9de:	2b06      	cmp	r3, #6
 800a9e0:	d031      	beq.n	800aa46 <UART_SetConfig+0x14f6>
 800a9e2:	687b      	ldr	r3, [r7, #4]
 800a9e4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a9e6:	2b07      	cmp	r3, #7
 800a9e8:	d028      	beq.n	800aa3c <UART_SetConfig+0x14ec>
 800a9ea:	687b      	ldr	r3, [r7, #4]
 800a9ec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a9ee:	2b08      	cmp	r3, #8
 800a9f0:	d01f      	beq.n	800aa32 <UART_SetConfig+0x14e2>
 800a9f2:	687b      	ldr	r3, [r7, #4]
 800a9f4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a9f6:	2b09      	cmp	r3, #9
 800a9f8:	d016      	beq.n	800aa28 <UART_SetConfig+0x14d8>
 800a9fa:	687b      	ldr	r3, [r7, #4]
 800a9fc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a9fe:	2b0a      	cmp	r3, #10
 800aa00:	d00d      	beq.n	800aa1e <UART_SetConfig+0x14ce>
 800aa02:	687b      	ldr	r3, [r7, #4]
 800aa04:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800aa06:	2b0b      	cmp	r3, #11
 800aa08:	d104      	bne.n	800aa14 <UART_SetConfig+0x14c4>
 800aa0a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800aa0e:	f04f 0400 	mov.w	r4, #0
 800aa12:	e037      	b.n	800aa84 <UART_SetConfig+0x1534>
 800aa14:	f44f 0300 	mov.w	r3, #8388608	; 0x800000
 800aa18:	f04f 0400 	mov.w	r4, #0
 800aa1c:	e032      	b.n	800aa84 <UART_SetConfig+0x1534>
 800aa1e:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800aa22:	f04f 0400 	mov.w	r4, #0
 800aa26:	e02d      	b.n	800aa84 <UART_SetConfig+0x1534>
 800aa28:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800aa2c:	f04f 0400 	mov.w	r4, #0
 800aa30:	e028      	b.n	800aa84 <UART_SetConfig+0x1534>
 800aa32:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 800aa36:	f04f 0400 	mov.w	r4, #0
 800aa3a:	e023      	b.n	800aa84 <UART_SetConfig+0x1534>
 800aa3c:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 800aa40:	f04f 0400 	mov.w	r4, #0
 800aa44:	e01e      	b.n	800aa84 <UART_SetConfig+0x1534>
 800aa46:	4b7e      	ldr	r3, [pc, #504]	; (800ac40 <UART_SetConfig+0x16f0>)
 800aa48:	f04f 0400 	mov.w	r4, #0
 800aa4c:	e01a      	b.n	800aa84 <UART_SetConfig+0x1534>
 800aa4e:	4b7d      	ldr	r3, [pc, #500]	; (800ac44 <UART_SetConfig+0x16f4>)
 800aa50:	f04f 0400 	mov.w	r4, #0
 800aa54:	e016      	b.n	800aa84 <UART_SetConfig+0x1534>
 800aa56:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 800aa5a:	f04f 0400 	mov.w	r4, #0
 800aa5e:	e011      	b.n	800aa84 <UART_SetConfig+0x1534>
 800aa60:	4b79      	ldr	r3, [pc, #484]	; (800ac48 <UART_SetConfig+0x16f8>)
 800aa62:	f04f 0400 	mov.w	r4, #0
 800aa66:	e00d      	b.n	800aa84 <UART_SetConfig+0x1534>
 800aa68:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 800aa6c:	f04f 0400 	mov.w	r4, #0
 800aa70:	e008      	b.n	800aa84 <UART_SetConfig+0x1534>
 800aa72:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 800aa76:	f04f 0400 	mov.w	r4, #0
 800aa7a:	e003      	b.n	800aa84 <UART_SetConfig+0x1534>
 800aa7c:	f44f 0300 	mov.w	r3, #8388608	; 0x800000
 800aa80:	f04f 0400 	mov.w	r4, #0
 800aa84:	687a      	ldr	r2, [r7, #4]
 800aa86:	6852      	ldr	r2, [r2, #4]
 800aa88:	0852      	lsrs	r2, r2, #1
 800aa8a:	4611      	mov	r1, r2
 800aa8c:	f04f 0200 	mov.w	r2, #0
 800aa90:	eb13 0b01 	adds.w	fp, r3, r1
 800aa94:	eb44 0c02 	adc.w	ip, r4, r2
 800aa98:	4658      	mov	r0, fp
 800aa9a:	4661      	mov	r1, ip
 800aa9c:	687b      	ldr	r3, [r7, #4]
 800aa9e:	685b      	ldr	r3, [r3, #4]
 800aaa0:	f04f 0400 	mov.w	r4, #0
 800aaa4:	461a      	mov	r2, r3
 800aaa6:	4623      	mov	r3, r4
 800aaa8:	f7f5 fc7a 	bl	80003a0 <__aeabi_uldivmod>
 800aaac:	4603      	mov	r3, r0
 800aaae:	460c      	mov	r4, r1
 800aab0:	637b      	str	r3, [r7, #52]	; 0x34
            break;
 800aab2:	e003      	b.n	800aabc <UART_SetConfig+0x156c>
          default:
            ret = HAL_ERROR;
 800aab4:	2301      	movs	r3, #1
 800aab6:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
            break;
 800aaba:	bf00      	nop
        }

        /* It is forbidden to write values lower than 0x300 in the LPUART_BRR register */
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800aabc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800aabe:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800aac2:	d309      	bcc.n	800aad8 <UART_SetConfig+0x1588>
 800aac4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800aac6:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800aaca:	d205      	bcs.n	800aad8 <UART_SetConfig+0x1588>
        {
          huart->Instance->BRR = usartdiv;
 800aacc:	687b      	ldr	r3, [r7, #4]
 800aace:	681b      	ldr	r3, [r3, #0]
 800aad0:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800aad2:	60da      	str	r2, [r3, #12]
 800aad4:	f000 bf85 	b.w	800b9e2 <UART_SetConfig+0x2492>
        }
        else
        {
          ret = HAL_ERROR;
 800aad8:	2301      	movs	r3, #1
 800aada:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800aade:	f000 bf80 	b.w	800b9e2 <UART_SetConfig+0x2492>
        }
      } /*   if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) || (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (lpuart_ker_ck_pres != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800aae2:	687b      	ldr	r3, [r7, #4]
 800aae4:	69db      	ldr	r3, [r3, #28]
 800aae6:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800aaea:	f040 83da 	bne.w	800b2a2 <UART_SetConfig+0x1d52>
  {
    switch (clocksource)
 800aaee:	f897 303b 	ldrb.w	r3, [r7, #59]	; 0x3b
 800aaf2:	2b40      	cmp	r3, #64	; 0x40
 800aaf4:	f200 83b3 	bhi.w	800b25e <UART_SetConfig+0x1d0e>
 800aaf8:	a201      	add	r2, pc, #4	; (adr r2, 800ab00 <UART_SetConfig+0x15b0>)
 800aafa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800aafe:	bf00      	nop
 800ab00:	0800ac4d 	.word	0x0800ac4d
 800ab04:	0800ad05 	.word	0x0800ad05
 800ab08:	0800b25f 	.word	0x0800b25f
 800ab0c:	0800b25f 	.word	0x0800b25f
 800ab10:	0800adbd 	.word	0x0800adbd
 800ab14:	0800b25f 	.word	0x0800b25f
 800ab18:	0800b25f 	.word	0x0800b25f
 800ab1c:	0800b25f 	.word	0x0800b25f
 800ab20:	0800ae79 	.word	0x0800ae79
 800ab24:	0800b25f 	.word	0x0800b25f
 800ab28:	0800b25f 	.word	0x0800b25f
 800ab2c:	0800b25f 	.word	0x0800b25f
 800ab30:	0800b25f 	.word	0x0800b25f
 800ab34:	0800b25f 	.word	0x0800b25f
 800ab38:	0800b25f 	.word	0x0800b25f
 800ab3c:	0800b25f 	.word	0x0800b25f
 800ab40:	0800af35 	.word	0x0800af35
 800ab44:	0800b25f 	.word	0x0800b25f
 800ab48:	0800b25f 	.word	0x0800b25f
 800ab4c:	0800b25f 	.word	0x0800b25f
 800ab50:	0800b25f 	.word	0x0800b25f
 800ab54:	0800b25f 	.word	0x0800b25f
 800ab58:	0800b25f 	.word	0x0800b25f
 800ab5c:	0800b25f 	.word	0x0800b25f
 800ab60:	0800b25f 	.word	0x0800b25f
 800ab64:	0800b25f 	.word	0x0800b25f
 800ab68:	0800b25f 	.word	0x0800b25f
 800ab6c:	0800b25f 	.word	0x0800b25f
 800ab70:	0800b25f 	.word	0x0800b25f
 800ab74:	0800b25f 	.word	0x0800b25f
 800ab78:	0800b25f 	.word	0x0800b25f
 800ab7c:	0800b25f 	.word	0x0800b25f
 800ab80:	0800b0a7 	.word	0x0800b0a7
 800ab84:	0800b25f 	.word	0x0800b25f
 800ab88:	0800b25f 	.word	0x0800b25f
 800ab8c:	0800b25f 	.word	0x0800b25f
 800ab90:	0800b25f 	.word	0x0800b25f
 800ab94:	0800b25f 	.word	0x0800b25f
 800ab98:	0800b25f 	.word	0x0800b25f
 800ab9c:	0800b25f 	.word	0x0800b25f
 800aba0:	0800b25f 	.word	0x0800b25f
 800aba4:	0800b25f 	.word	0x0800b25f
 800aba8:	0800b25f 	.word	0x0800b25f
 800abac:	0800b25f 	.word	0x0800b25f
 800abb0:	0800b25f 	.word	0x0800b25f
 800abb4:	0800b25f 	.word	0x0800b25f
 800abb8:	0800b25f 	.word	0x0800b25f
 800abbc:	0800b25f 	.word	0x0800b25f
 800abc0:	0800b25f 	.word	0x0800b25f
 800abc4:	0800b25f 	.word	0x0800b25f
 800abc8:	0800b25f 	.word	0x0800b25f
 800abcc:	0800b25f 	.word	0x0800b25f
 800abd0:	0800b25f 	.word	0x0800b25f
 800abd4:	0800b25f 	.word	0x0800b25f
 800abd8:	0800b25f 	.word	0x0800b25f
 800abdc:	0800b25f 	.word	0x0800b25f
 800abe0:	0800b25f 	.word	0x0800b25f
 800abe4:	0800b25f 	.word	0x0800b25f
 800abe8:	0800b25f 	.word	0x0800b25f
 800abec:	0800b25f 	.word	0x0800b25f
 800abf0:	0800b25f 	.word	0x0800b25f
 800abf4:	0800b25f 	.word	0x0800b25f
 800abf8:	0800b25f 	.word	0x0800b25f
 800abfc:	0800b25f 	.word	0x0800b25f
 800ac00:	0800b19d 	.word	0x0800b19d
 800ac04:	f3af 8000 	nop.w
 800ac08:	05161500 	.word	0x05161500
 800ac0c:	00000000 	.word	0x00000000
 800ac10:	0a2c2a00 	.word	0x0a2c2a00
 800ac14:	00000000 	.word	0x00000000
 800ac18:	003d0900 	.word	0x003d0900
 800ac1c:	3d090000 	.word	0x3d090000
 800ac20:	007a1200 	.word	0x007a1200
 800ac24:	00f42400 	.word	0x00f42400
 800ac28:	01e84800 	.word	0x01e84800
 800ac2c:	03d09000 	.word	0x03d09000
 800ac30:	061a8000 	.word	0x061a8000
 800ac34:	07a12000 	.word	0x07a12000
 800ac38:	0f424000 	.word	0x0f424000
 800ac3c:	1e848000 	.word	0x1e848000
 800ac40:	000aaa00 	.word	0x000aaa00
 800ac44:	000ccc00 	.word	0x000ccc00
 800ac48:	00155500 	.word	0x00155500
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800ac4c:	f7fb fe4e 	bl	80068ec <HAL_RCC_GetPCLK1Freq>
 800ac50:	62b8      	str	r0, [r7, #40]	; 0x28
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800ac52:	687b      	ldr	r3, [r7, #4]
 800ac54:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800ac56:	2b00      	cmp	r3, #0
 800ac58:	d044      	beq.n	800ace4 <UART_SetConfig+0x1794>
 800ac5a:	687b      	ldr	r3, [r7, #4]
 800ac5c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800ac5e:	2b01      	cmp	r3, #1
 800ac60:	d03e      	beq.n	800ace0 <UART_SetConfig+0x1790>
 800ac62:	687b      	ldr	r3, [r7, #4]
 800ac64:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800ac66:	2b02      	cmp	r3, #2
 800ac68:	d038      	beq.n	800acdc <UART_SetConfig+0x178c>
 800ac6a:	687b      	ldr	r3, [r7, #4]
 800ac6c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800ac6e:	2b03      	cmp	r3, #3
 800ac70:	d032      	beq.n	800acd8 <UART_SetConfig+0x1788>
 800ac72:	687b      	ldr	r3, [r7, #4]
 800ac74:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800ac76:	2b04      	cmp	r3, #4
 800ac78:	d02c      	beq.n	800acd4 <UART_SetConfig+0x1784>
 800ac7a:	687b      	ldr	r3, [r7, #4]
 800ac7c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800ac7e:	2b05      	cmp	r3, #5
 800ac80:	d026      	beq.n	800acd0 <UART_SetConfig+0x1780>
 800ac82:	687b      	ldr	r3, [r7, #4]
 800ac84:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800ac86:	2b06      	cmp	r3, #6
 800ac88:	d020      	beq.n	800accc <UART_SetConfig+0x177c>
 800ac8a:	687b      	ldr	r3, [r7, #4]
 800ac8c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800ac8e:	2b07      	cmp	r3, #7
 800ac90:	d01a      	beq.n	800acc8 <UART_SetConfig+0x1778>
 800ac92:	687b      	ldr	r3, [r7, #4]
 800ac94:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800ac96:	2b08      	cmp	r3, #8
 800ac98:	d014      	beq.n	800acc4 <UART_SetConfig+0x1774>
 800ac9a:	687b      	ldr	r3, [r7, #4]
 800ac9c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800ac9e:	2b09      	cmp	r3, #9
 800aca0:	d00e      	beq.n	800acc0 <UART_SetConfig+0x1770>
 800aca2:	687b      	ldr	r3, [r7, #4]
 800aca4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800aca6:	2b0a      	cmp	r3, #10
 800aca8:	d008      	beq.n	800acbc <UART_SetConfig+0x176c>
 800acaa:	687b      	ldr	r3, [r7, #4]
 800acac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800acae:	2b0b      	cmp	r3, #11
 800acb0:	d102      	bne.n	800acb8 <UART_SetConfig+0x1768>
 800acb2:	f44f 7380 	mov.w	r3, #256	; 0x100
 800acb6:	e016      	b.n	800ace6 <UART_SetConfig+0x1796>
 800acb8:	2301      	movs	r3, #1
 800acba:	e014      	b.n	800ace6 <UART_SetConfig+0x1796>
 800acbc:	2380      	movs	r3, #128	; 0x80
 800acbe:	e012      	b.n	800ace6 <UART_SetConfig+0x1796>
 800acc0:	2340      	movs	r3, #64	; 0x40
 800acc2:	e010      	b.n	800ace6 <UART_SetConfig+0x1796>
 800acc4:	2320      	movs	r3, #32
 800acc6:	e00e      	b.n	800ace6 <UART_SetConfig+0x1796>
 800acc8:	2310      	movs	r3, #16
 800acca:	e00c      	b.n	800ace6 <UART_SetConfig+0x1796>
 800accc:	230c      	movs	r3, #12
 800acce:	e00a      	b.n	800ace6 <UART_SetConfig+0x1796>
 800acd0:	230a      	movs	r3, #10
 800acd2:	e008      	b.n	800ace6 <UART_SetConfig+0x1796>
 800acd4:	2308      	movs	r3, #8
 800acd6:	e006      	b.n	800ace6 <UART_SetConfig+0x1796>
 800acd8:	2306      	movs	r3, #6
 800acda:	e004      	b.n	800ace6 <UART_SetConfig+0x1796>
 800acdc:	2304      	movs	r3, #4
 800acde:	e002      	b.n	800ace6 <UART_SetConfig+0x1796>
 800ace0:	2302      	movs	r3, #2
 800ace2:	e000      	b.n	800ace6 <UART_SetConfig+0x1796>
 800ace4:	2301      	movs	r3, #1
 800ace6:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800ace8:	fbb2 f3f3 	udiv	r3, r2, r3
 800acec:	005a      	lsls	r2, r3, #1
 800acee:	687b      	ldr	r3, [r7, #4]
 800acf0:	685b      	ldr	r3, [r3, #4]
 800acf2:	085b      	lsrs	r3, r3, #1
 800acf4:	441a      	add	r2, r3
 800acf6:	687b      	ldr	r3, [r7, #4]
 800acf8:	685b      	ldr	r3, [r3, #4]
 800acfa:	fbb2 f3f3 	udiv	r3, r2, r3
 800acfe:	b29b      	uxth	r3, r3
 800ad00:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 800ad02:	e2b0      	b.n	800b266 <UART_SetConfig+0x1d16>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800ad04:	f7fb fe08 	bl	8006918 <HAL_RCC_GetPCLK2Freq>
 800ad08:	62b8      	str	r0, [r7, #40]	; 0x28
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800ad0a:	687b      	ldr	r3, [r7, #4]
 800ad0c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800ad0e:	2b00      	cmp	r3, #0
 800ad10:	d044      	beq.n	800ad9c <UART_SetConfig+0x184c>
 800ad12:	687b      	ldr	r3, [r7, #4]
 800ad14:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800ad16:	2b01      	cmp	r3, #1
 800ad18:	d03e      	beq.n	800ad98 <UART_SetConfig+0x1848>
 800ad1a:	687b      	ldr	r3, [r7, #4]
 800ad1c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800ad1e:	2b02      	cmp	r3, #2
 800ad20:	d038      	beq.n	800ad94 <UART_SetConfig+0x1844>
 800ad22:	687b      	ldr	r3, [r7, #4]
 800ad24:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800ad26:	2b03      	cmp	r3, #3
 800ad28:	d032      	beq.n	800ad90 <UART_SetConfig+0x1840>
 800ad2a:	687b      	ldr	r3, [r7, #4]
 800ad2c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800ad2e:	2b04      	cmp	r3, #4
 800ad30:	d02c      	beq.n	800ad8c <UART_SetConfig+0x183c>
 800ad32:	687b      	ldr	r3, [r7, #4]
 800ad34:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800ad36:	2b05      	cmp	r3, #5
 800ad38:	d026      	beq.n	800ad88 <UART_SetConfig+0x1838>
 800ad3a:	687b      	ldr	r3, [r7, #4]
 800ad3c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800ad3e:	2b06      	cmp	r3, #6
 800ad40:	d020      	beq.n	800ad84 <UART_SetConfig+0x1834>
 800ad42:	687b      	ldr	r3, [r7, #4]
 800ad44:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800ad46:	2b07      	cmp	r3, #7
 800ad48:	d01a      	beq.n	800ad80 <UART_SetConfig+0x1830>
 800ad4a:	687b      	ldr	r3, [r7, #4]
 800ad4c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800ad4e:	2b08      	cmp	r3, #8
 800ad50:	d014      	beq.n	800ad7c <UART_SetConfig+0x182c>
 800ad52:	687b      	ldr	r3, [r7, #4]
 800ad54:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800ad56:	2b09      	cmp	r3, #9
 800ad58:	d00e      	beq.n	800ad78 <UART_SetConfig+0x1828>
 800ad5a:	687b      	ldr	r3, [r7, #4]
 800ad5c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800ad5e:	2b0a      	cmp	r3, #10
 800ad60:	d008      	beq.n	800ad74 <UART_SetConfig+0x1824>
 800ad62:	687b      	ldr	r3, [r7, #4]
 800ad64:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800ad66:	2b0b      	cmp	r3, #11
 800ad68:	d102      	bne.n	800ad70 <UART_SetConfig+0x1820>
 800ad6a:	f44f 7380 	mov.w	r3, #256	; 0x100
 800ad6e:	e016      	b.n	800ad9e <UART_SetConfig+0x184e>
 800ad70:	2301      	movs	r3, #1
 800ad72:	e014      	b.n	800ad9e <UART_SetConfig+0x184e>
 800ad74:	2380      	movs	r3, #128	; 0x80
 800ad76:	e012      	b.n	800ad9e <UART_SetConfig+0x184e>
 800ad78:	2340      	movs	r3, #64	; 0x40
 800ad7a:	e010      	b.n	800ad9e <UART_SetConfig+0x184e>
 800ad7c:	2320      	movs	r3, #32
 800ad7e:	e00e      	b.n	800ad9e <UART_SetConfig+0x184e>
 800ad80:	2310      	movs	r3, #16
 800ad82:	e00c      	b.n	800ad9e <UART_SetConfig+0x184e>
 800ad84:	230c      	movs	r3, #12
 800ad86:	e00a      	b.n	800ad9e <UART_SetConfig+0x184e>
 800ad88:	230a      	movs	r3, #10
 800ad8a:	e008      	b.n	800ad9e <UART_SetConfig+0x184e>
 800ad8c:	2308      	movs	r3, #8
 800ad8e:	e006      	b.n	800ad9e <UART_SetConfig+0x184e>
 800ad90:	2306      	movs	r3, #6
 800ad92:	e004      	b.n	800ad9e <UART_SetConfig+0x184e>
 800ad94:	2304      	movs	r3, #4
 800ad96:	e002      	b.n	800ad9e <UART_SetConfig+0x184e>
 800ad98:	2302      	movs	r3, #2
 800ad9a:	e000      	b.n	800ad9e <UART_SetConfig+0x184e>
 800ad9c:	2301      	movs	r3, #1
 800ad9e:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800ada0:	fbb2 f3f3 	udiv	r3, r2, r3
 800ada4:	005a      	lsls	r2, r3, #1
 800ada6:	687b      	ldr	r3, [r7, #4]
 800ada8:	685b      	ldr	r3, [r3, #4]
 800adaa:	085b      	lsrs	r3, r3, #1
 800adac:	441a      	add	r2, r3
 800adae:	687b      	ldr	r3, [r7, #4]
 800adb0:	685b      	ldr	r3, [r3, #4]
 800adb2:	fbb2 f3f3 	udiv	r3, r2, r3
 800adb6:	b29b      	uxth	r3, r3
 800adb8:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 800adba:	e254      	b.n	800b266 <UART_SetConfig+0x1d16>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800adbc:	f107 0318 	add.w	r3, r7, #24
 800adc0:	4618      	mov	r0, r3
 800adc2:	f7fc ff77 	bl	8007cb4 <HAL_RCCEx_GetPLL2ClockFreq>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pll2_clocks.PLL2_Q_Frequency, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800adc6:	69fa      	ldr	r2, [r7, #28]
 800adc8:	687b      	ldr	r3, [r7, #4]
 800adca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800adcc:	2b00      	cmp	r3, #0
 800adce:	d044      	beq.n	800ae5a <UART_SetConfig+0x190a>
 800add0:	687b      	ldr	r3, [r7, #4]
 800add2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800add4:	2b01      	cmp	r3, #1
 800add6:	d03e      	beq.n	800ae56 <UART_SetConfig+0x1906>
 800add8:	687b      	ldr	r3, [r7, #4]
 800adda:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800addc:	2b02      	cmp	r3, #2
 800adde:	d038      	beq.n	800ae52 <UART_SetConfig+0x1902>
 800ade0:	687b      	ldr	r3, [r7, #4]
 800ade2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800ade4:	2b03      	cmp	r3, #3
 800ade6:	d032      	beq.n	800ae4e <UART_SetConfig+0x18fe>
 800ade8:	687b      	ldr	r3, [r7, #4]
 800adea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800adec:	2b04      	cmp	r3, #4
 800adee:	d02c      	beq.n	800ae4a <UART_SetConfig+0x18fa>
 800adf0:	687b      	ldr	r3, [r7, #4]
 800adf2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800adf4:	2b05      	cmp	r3, #5
 800adf6:	d026      	beq.n	800ae46 <UART_SetConfig+0x18f6>
 800adf8:	687b      	ldr	r3, [r7, #4]
 800adfa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800adfc:	2b06      	cmp	r3, #6
 800adfe:	d020      	beq.n	800ae42 <UART_SetConfig+0x18f2>
 800ae00:	687b      	ldr	r3, [r7, #4]
 800ae02:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800ae04:	2b07      	cmp	r3, #7
 800ae06:	d01a      	beq.n	800ae3e <UART_SetConfig+0x18ee>
 800ae08:	687b      	ldr	r3, [r7, #4]
 800ae0a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800ae0c:	2b08      	cmp	r3, #8
 800ae0e:	d014      	beq.n	800ae3a <UART_SetConfig+0x18ea>
 800ae10:	687b      	ldr	r3, [r7, #4]
 800ae12:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800ae14:	2b09      	cmp	r3, #9
 800ae16:	d00e      	beq.n	800ae36 <UART_SetConfig+0x18e6>
 800ae18:	687b      	ldr	r3, [r7, #4]
 800ae1a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800ae1c:	2b0a      	cmp	r3, #10
 800ae1e:	d008      	beq.n	800ae32 <UART_SetConfig+0x18e2>
 800ae20:	687b      	ldr	r3, [r7, #4]
 800ae22:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800ae24:	2b0b      	cmp	r3, #11
 800ae26:	d102      	bne.n	800ae2e <UART_SetConfig+0x18de>
 800ae28:	f44f 7380 	mov.w	r3, #256	; 0x100
 800ae2c:	e016      	b.n	800ae5c <UART_SetConfig+0x190c>
 800ae2e:	2301      	movs	r3, #1
 800ae30:	e014      	b.n	800ae5c <UART_SetConfig+0x190c>
 800ae32:	2380      	movs	r3, #128	; 0x80
 800ae34:	e012      	b.n	800ae5c <UART_SetConfig+0x190c>
 800ae36:	2340      	movs	r3, #64	; 0x40
 800ae38:	e010      	b.n	800ae5c <UART_SetConfig+0x190c>
 800ae3a:	2320      	movs	r3, #32
 800ae3c:	e00e      	b.n	800ae5c <UART_SetConfig+0x190c>
 800ae3e:	2310      	movs	r3, #16
 800ae40:	e00c      	b.n	800ae5c <UART_SetConfig+0x190c>
 800ae42:	230c      	movs	r3, #12
 800ae44:	e00a      	b.n	800ae5c <UART_SetConfig+0x190c>
 800ae46:	230a      	movs	r3, #10
 800ae48:	e008      	b.n	800ae5c <UART_SetConfig+0x190c>
 800ae4a:	2308      	movs	r3, #8
 800ae4c:	e006      	b.n	800ae5c <UART_SetConfig+0x190c>
 800ae4e:	2306      	movs	r3, #6
 800ae50:	e004      	b.n	800ae5c <UART_SetConfig+0x190c>
 800ae52:	2304      	movs	r3, #4
 800ae54:	e002      	b.n	800ae5c <UART_SetConfig+0x190c>
 800ae56:	2302      	movs	r3, #2
 800ae58:	e000      	b.n	800ae5c <UART_SetConfig+0x190c>
 800ae5a:	2301      	movs	r3, #1
 800ae5c:	fbb2 f3f3 	udiv	r3, r2, r3
 800ae60:	005a      	lsls	r2, r3, #1
 800ae62:	687b      	ldr	r3, [r7, #4]
 800ae64:	685b      	ldr	r3, [r3, #4]
 800ae66:	085b      	lsrs	r3, r3, #1
 800ae68:	441a      	add	r2, r3
 800ae6a:	687b      	ldr	r3, [r7, #4]
 800ae6c:	685b      	ldr	r3, [r3, #4]
 800ae6e:	fbb2 f3f3 	udiv	r3, r2, r3
 800ae72:	b29b      	uxth	r3, r3
 800ae74:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 800ae76:	e1f6      	b.n	800b266 <UART_SetConfig+0x1d16>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800ae78:	f107 030c 	add.w	r3, r7, #12
 800ae7c:	4618      	mov	r0, r3
 800ae7e:	f7fd f865 	bl	8007f4c <HAL_RCCEx_GetPLL3ClockFreq>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pll3_clocks.PLL3_Q_Frequency, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800ae82:	693a      	ldr	r2, [r7, #16]
 800ae84:	687b      	ldr	r3, [r7, #4]
 800ae86:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800ae88:	2b00      	cmp	r3, #0
 800ae8a:	d044      	beq.n	800af16 <UART_SetConfig+0x19c6>
 800ae8c:	687b      	ldr	r3, [r7, #4]
 800ae8e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800ae90:	2b01      	cmp	r3, #1
 800ae92:	d03e      	beq.n	800af12 <UART_SetConfig+0x19c2>
 800ae94:	687b      	ldr	r3, [r7, #4]
 800ae96:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800ae98:	2b02      	cmp	r3, #2
 800ae9a:	d038      	beq.n	800af0e <UART_SetConfig+0x19be>
 800ae9c:	687b      	ldr	r3, [r7, #4]
 800ae9e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800aea0:	2b03      	cmp	r3, #3
 800aea2:	d032      	beq.n	800af0a <UART_SetConfig+0x19ba>
 800aea4:	687b      	ldr	r3, [r7, #4]
 800aea6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800aea8:	2b04      	cmp	r3, #4
 800aeaa:	d02c      	beq.n	800af06 <UART_SetConfig+0x19b6>
 800aeac:	687b      	ldr	r3, [r7, #4]
 800aeae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800aeb0:	2b05      	cmp	r3, #5
 800aeb2:	d026      	beq.n	800af02 <UART_SetConfig+0x19b2>
 800aeb4:	687b      	ldr	r3, [r7, #4]
 800aeb6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800aeb8:	2b06      	cmp	r3, #6
 800aeba:	d020      	beq.n	800aefe <UART_SetConfig+0x19ae>
 800aebc:	687b      	ldr	r3, [r7, #4]
 800aebe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800aec0:	2b07      	cmp	r3, #7
 800aec2:	d01a      	beq.n	800aefa <UART_SetConfig+0x19aa>
 800aec4:	687b      	ldr	r3, [r7, #4]
 800aec6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800aec8:	2b08      	cmp	r3, #8
 800aeca:	d014      	beq.n	800aef6 <UART_SetConfig+0x19a6>
 800aecc:	687b      	ldr	r3, [r7, #4]
 800aece:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800aed0:	2b09      	cmp	r3, #9
 800aed2:	d00e      	beq.n	800aef2 <UART_SetConfig+0x19a2>
 800aed4:	687b      	ldr	r3, [r7, #4]
 800aed6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800aed8:	2b0a      	cmp	r3, #10
 800aeda:	d008      	beq.n	800aeee <UART_SetConfig+0x199e>
 800aedc:	687b      	ldr	r3, [r7, #4]
 800aede:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800aee0:	2b0b      	cmp	r3, #11
 800aee2:	d102      	bne.n	800aeea <UART_SetConfig+0x199a>
 800aee4:	f44f 7380 	mov.w	r3, #256	; 0x100
 800aee8:	e016      	b.n	800af18 <UART_SetConfig+0x19c8>
 800aeea:	2301      	movs	r3, #1
 800aeec:	e014      	b.n	800af18 <UART_SetConfig+0x19c8>
 800aeee:	2380      	movs	r3, #128	; 0x80
 800aef0:	e012      	b.n	800af18 <UART_SetConfig+0x19c8>
 800aef2:	2340      	movs	r3, #64	; 0x40
 800aef4:	e010      	b.n	800af18 <UART_SetConfig+0x19c8>
 800aef6:	2320      	movs	r3, #32
 800aef8:	e00e      	b.n	800af18 <UART_SetConfig+0x19c8>
 800aefa:	2310      	movs	r3, #16
 800aefc:	e00c      	b.n	800af18 <UART_SetConfig+0x19c8>
 800aefe:	230c      	movs	r3, #12
 800af00:	e00a      	b.n	800af18 <UART_SetConfig+0x19c8>
 800af02:	230a      	movs	r3, #10
 800af04:	e008      	b.n	800af18 <UART_SetConfig+0x19c8>
 800af06:	2308      	movs	r3, #8
 800af08:	e006      	b.n	800af18 <UART_SetConfig+0x19c8>
 800af0a:	2306      	movs	r3, #6
 800af0c:	e004      	b.n	800af18 <UART_SetConfig+0x19c8>
 800af0e:	2304      	movs	r3, #4
 800af10:	e002      	b.n	800af18 <UART_SetConfig+0x19c8>
 800af12:	2302      	movs	r3, #2
 800af14:	e000      	b.n	800af18 <UART_SetConfig+0x19c8>
 800af16:	2301      	movs	r3, #1
 800af18:	fbb2 f3f3 	udiv	r3, r2, r3
 800af1c:	005a      	lsls	r2, r3, #1
 800af1e:	687b      	ldr	r3, [r7, #4]
 800af20:	685b      	ldr	r3, [r3, #4]
 800af22:	085b      	lsrs	r3, r3, #1
 800af24:	441a      	add	r2, r3
 800af26:	687b      	ldr	r3, [r7, #4]
 800af28:	685b      	ldr	r3, [r3, #4]
 800af2a:	fbb2 f3f3 	udiv	r3, r2, r3
 800af2e:	b29b      	uxth	r3, r3
 800af30:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 800af32:	e198      	b.n	800b266 <UART_SetConfig+0x1d16>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800af34:	4b87      	ldr	r3, [pc, #540]	; (800b154 <UART_SetConfig+0x1c04>)
 800af36:	681b      	ldr	r3, [r3, #0]
 800af38:	f003 0320 	and.w	r3, r3, #32
 800af3c:	2b00      	cmp	r3, #0
 800af3e:	d05e      	beq.n	800affe <UART_SetConfig+0x1aae>
        {
          usartdiv = (uint16_t)(UART_DIV_SAMPLING8((HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U)), huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800af40:	4b84      	ldr	r3, [pc, #528]	; (800b154 <UART_SetConfig+0x1c04>)
 800af42:	681b      	ldr	r3, [r3, #0]
 800af44:	08db      	lsrs	r3, r3, #3
 800af46:	f003 0303 	and.w	r3, r3, #3
 800af4a:	4a83      	ldr	r2, [pc, #524]	; (800b158 <UART_SetConfig+0x1c08>)
 800af4c:	40da      	lsrs	r2, r3
 800af4e:	687b      	ldr	r3, [r7, #4]
 800af50:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800af52:	2b00      	cmp	r3, #0
 800af54:	d044      	beq.n	800afe0 <UART_SetConfig+0x1a90>
 800af56:	687b      	ldr	r3, [r7, #4]
 800af58:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800af5a:	2b01      	cmp	r3, #1
 800af5c:	d03e      	beq.n	800afdc <UART_SetConfig+0x1a8c>
 800af5e:	687b      	ldr	r3, [r7, #4]
 800af60:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800af62:	2b02      	cmp	r3, #2
 800af64:	d038      	beq.n	800afd8 <UART_SetConfig+0x1a88>
 800af66:	687b      	ldr	r3, [r7, #4]
 800af68:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800af6a:	2b03      	cmp	r3, #3
 800af6c:	d032      	beq.n	800afd4 <UART_SetConfig+0x1a84>
 800af6e:	687b      	ldr	r3, [r7, #4]
 800af70:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800af72:	2b04      	cmp	r3, #4
 800af74:	d02c      	beq.n	800afd0 <UART_SetConfig+0x1a80>
 800af76:	687b      	ldr	r3, [r7, #4]
 800af78:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800af7a:	2b05      	cmp	r3, #5
 800af7c:	d026      	beq.n	800afcc <UART_SetConfig+0x1a7c>
 800af7e:	687b      	ldr	r3, [r7, #4]
 800af80:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800af82:	2b06      	cmp	r3, #6
 800af84:	d020      	beq.n	800afc8 <UART_SetConfig+0x1a78>
 800af86:	687b      	ldr	r3, [r7, #4]
 800af88:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800af8a:	2b07      	cmp	r3, #7
 800af8c:	d01a      	beq.n	800afc4 <UART_SetConfig+0x1a74>
 800af8e:	687b      	ldr	r3, [r7, #4]
 800af90:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800af92:	2b08      	cmp	r3, #8
 800af94:	d014      	beq.n	800afc0 <UART_SetConfig+0x1a70>
 800af96:	687b      	ldr	r3, [r7, #4]
 800af98:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800af9a:	2b09      	cmp	r3, #9
 800af9c:	d00e      	beq.n	800afbc <UART_SetConfig+0x1a6c>
 800af9e:	687b      	ldr	r3, [r7, #4]
 800afa0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800afa2:	2b0a      	cmp	r3, #10
 800afa4:	d008      	beq.n	800afb8 <UART_SetConfig+0x1a68>
 800afa6:	687b      	ldr	r3, [r7, #4]
 800afa8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800afaa:	2b0b      	cmp	r3, #11
 800afac:	d102      	bne.n	800afb4 <UART_SetConfig+0x1a64>
 800afae:	f44f 7380 	mov.w	r3, #256	; 0x100
 800afb2:	e016      	b.n	800afe2 <UART_SetConfig+0x1a92>
 800afb4:	2301      	movs	r3, #1
 800afb6:	e014      	b.n	800afe2 <UART_SetConfig+0x1a92>
 800afb8:	2380      	movs	r3, #128	; 0x80
 800afba:	e012      	b.n	800afe2 <UART_SetConfig+0x1a92>
 800afbc:	2340      	movs	r3, #64	; 0x40
 800afbe:	e010      	b.n	800afe2 <UART_SetConfig+0x1a92>
 800afc0:	2320      	movs	r3, #32
 800afc2:	e00e      	b.n	800afe2 <UART_SetConfig+0x1a92>
 800afc4:	2310      	movs	r3, #16
 800afc6:	e00c      	b.n	800afe2 <UART_SetConfig+0x1a92>
 800afc8:	230c      	movs	r3, #12
 800afca:	e00a      	b.n	800afe2 <UART_SetConfig+0x1a92>
 800afcc:	230a      	movs	r3, #10
 800afce:	e008      	b.n	800afe2 <UART_SetConfig+0x1a92>
 800afd0:	2308      	movs	r3, #8
 800afd2:	e006      	b.n	800afe2 <UART_SetConfig+0x1a92>
 800afd4:	2306      	movs	r3, #6
 800afd6:	e004      	b.n	800afe2 <UART_SetConfig+0x1a92>
 800afd8:	2304      	movs	r3, #4
 800afda:	e002      	b.n	800afe2 <UART_SetConfig+0x1a92>
 800afdc:	2302      	movs	r3, #2
 800afde:	e000      	b.n	800afe2 <UART_SetConfig+0x1a92>
 800afe0:	2301      	movs	r3, #1
 800afe2:	fbb2 f3f3 	udiv	r3, r2, r3
 800afe6:	005a      	lsls	r2, r3, #1
 800afe8:	687b      	ldr	r3, [r7, #4]
 800afea:	685b      	ldr	r3, [r3, #4]
 800afec:	085b      	lsrs	r3, r3, #1
 800afee:	441a      	add	r2, r3
 800aff0:	687b      	ldr	r3, [r7, #4]
 800aff2:	685b      	ldr	r3, [r3, #4]
 800aff4:	fbb2 f3f3 	udiv	r3, r2, r3
 800aff8:	b29b      	uxth	r3, r3
 800affa:	637b      	str	r3, [r7, #52]	; 0x34
        }
        else
        {
          usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HSI_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler));
        }
        break;
 800affc:	e133      	b.n	800b266 <UART_SetConfig+0x1d16>
          usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HSI_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800affe:	687b      	ldr	r3, [r7, #4]
 800b000:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b002:	2b00      	cmp	r3, #0
 800b004:	d043      	beq.n	800b08e <UART_SetConfig+0x1b3e>
 800b006:	687b      	ldr	r3, [r7, #4]
 800b008:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b00a:	2b01      	cmp	r3, #1
 800b00c:	d03d      	beq.n	800b08a <UART_SetConfig+0x1b3a>
 800b00e:	687b      	ldr	r3, [r7, #4]
 800b010:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b012:	2b02      	cmp	r3, #2
 800b014:	d037      	beq.n	800b086 <UART_SetConfig+0x1b36>
 800b016:	687b      	ldr	r3, [r7, #4]
 800b018:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b01a:	2b03      	cmp	r3, #3
 800b01c:	d031      	beq.n	800b082 <UART_SetConfig+0x1b32>
 800b01e:	687b      	ldr	r3, [r7, #4]
 800b020:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b022:	2b04      	cmp	r3, #4
 800b024:	d02b      	beq.n	800b07e <UART_SetConfig+0x1b2e>
 800b026:	687b      	ldr	r3, [r7, #4]
 800b028:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b02a:	2b05      	cmp	r3, #5
 800b02c:	d025      	beq.n	800b07a <UART_SetConfig+0x1b2a>
 800b02e:	687b      	ldr	r3, [r7, #4]
 800b030:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b032:	2b06      	cmp	r3, #6
 800b034:	d01f      	beq.n	800b076 <UART_SetConfig+0x1b26>
 800b036:	687b      	ldr	r3, [r7, #4]
 800b038:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b03a:	2b07      	cmp	r3, #7
 800b03c:	d019      	beq.n	800b072 <UART_SetConfig+0x1b22>
 800b03e:	687b      	ldr	r3, [r7, #4]
 800b040:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b042:	2b08      	cmp	r3, #8
 800b044:	d013      	beq.n	800b06e <UART_SetConfig+0x1b1e>
 800b046:	687b      	ldr	r3, [r7, #4]
 800b048:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b04a:	2b09      	cmp	r3, #9
 800b04c:	d00d      	beq.n	800b06a <UART_SetConfig+0x1b1a>
 800b04e:	687b      	ldr	r3, [r7, #4]
 800b050:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b052:	2b0a      	cmp	r3, #10
 800b054:	d007      	beq.n	800b066 <UART_SetConfig+0x1b16>
 800b056:	687b      	ldr	r3, [r7, #4]
 800b058:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b05a:	2b0b      	cmp	r3, #11
 800b05c:	d101      	bne.n	800b062 <UART_SetConfig+0x1b12>
 800b05e:	4b3f      	ldr	r3, [pc, #252]	; (800b15c <UART_SetConfig+0x1c0c>)
 800b060:	e016      	b.n	800b090 <UART_SetConfig+0x1b40>
 800b062:	4b3f      	ldr	r3, [pc, #252]	; (800b160 <UART_SetConfig+0x1c10>)
 800b064:	e014      	b.n	800b090 <UART_SetConfig+0x1b40>
 800b066:	4b3f      	ldr	r3, [pc, #252]	; (800b164 <UART_SetConfig+0x1c14>)
 800b068:	e012      	b.n	800b090 <UART_SetConfig+0x1b40>
 800b06a:	4b3f      	ldr	r3, [pc, #252]	; (800b168 <UART_SetConfig+0x1c18>)
 800b06c:	e010      	b.n	800b090 <UART_SetConfig+0x1b40>
 800b06e:	4b3f      	ldr	r3, [pc, #252]	; (800b16c <UART_SetConfig+0x1c1c>)
 800b070:	e00e      	b.n	800b090 <UART_SetConfig+0x1b40>
 800b072:	4b3f      	ldr	r3, [pc, #252]	; (800b170 <UART_SetConfig+0x1c20>)
 800b074:	e00c      	b.n	800b090 <UART_SetConfig+0x1b40>
 800b076:	4b3f      	ldr	r3, [pc, #252]	; (800b174 <UART_SetConfig+0x1c24>)
 800b078:	e00a      	b.n	800b090 <UART_SetConfig+0x1b40>
 800b07a:	4b3f      	ldr	r3, [pc, #252]	; (800b178 <UART_SetConfig+0x1c28>)
 800b07c:	e008      	b.n	800b090 <UART_SetConfig+0x1b40>
 800b07e:	4b3f      	ldr	r3, [pc, #252]	; (800b17c <UART_SetConfig+0x1c2c>)
 800b080:	e006      	b.n	800b090 <UART_SetConfig+0x1b40>
 800b082:	4b3f      	ldr	r3, [pc, #252]	; (800b180 <UART_SetConfig+0x1c30>)
 800b084:	e004      	b.n	800b090 <UART_SetConfig+0x1b40>
 800b086:	4b3f      	ldr	r3, [pc, #252]	; (800b184 <UART_SetConfig+0x1c34>)
 800b088:	e002      	b.n	800b090 <UART_SetConfig+0x1b40>
 800b08a:	4b33      	ldr	r3, [pc, #204]	; (800b158 <UART_SetConfig+0x1c08>)
 800b08c:	e000      	b.n	800b090 <UART_SetConfig+0x1b40>
 800b08e:	4b34      	ldr	r3, [pc, #208]	; (800b160 <UART_SetConfig+0x1c10>)
 800b090:	687a      	ldr	r2, [r7, #4]
 800b092:	6852      	ldr	r2, [r2, #4]
 800b094:	0852      	lsrs	r2, r2, #1
 800b096:	441a      	add	r2, r3
 800b098:	687b      	ldr	r3, [r7, #4]
 800b09a:	685b      	ldr	r3, [r3, #4]
 800b09c:	fbb2 f3f3 	udiv	r3, r2, r3
 800b0a0:	b29b      	uxth	r3, r3
 800b0a2:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 800b0a4:	e0df      	b.n	800b266 <UART_SetConfig+0x1d16>
      case UART_CLOCKSOURCE_CSI:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(CSI_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800b0a6:	687b      	ldr	r3, [r7, #4]
 800b0a8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b0aa:	2b00      	cmp	r3, #0
 800b0ac:	d045      	beq.n	800b13a <UART_SetConfig+0x1bea>
 800b0ae:	687b      	ldr	r3, [r7, #4]
 800b0b0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b0b2:	2b01      	cmp	r3, #1
 800b0b4:	d03f      	beq.n	800b136 <UART_SetConfig+0x1be6>
 800b0b6:	687b      	ldr	r3, [r7, #4]
 800b0b8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b0ba:	2b02      	cmp	r3, #2
 800b0bc:	d039      	beq.n	800b132 <UART_SetConfig+0x1be2>
 800b0be:	687b      	ldr	r3, [r7, #4]
 800b0c0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b0c2:	2b03      	cmp	r3, #3
 800b0c4:	d033      	beq.n	800b12e <UART_SetConfig+0x1bde>
 800b0c6:	687b      	ldr	r3, [r7, #4]
 800b0c8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b0ca:	2b04      	cmp	r3, #4
 800b0cc:	d02d      	beq.n	800b12a <UART_SetConfig+0x1bda>
 800b0ce:	687b      	ldr	r3, [r7, #4]
 800b0d0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b0d2:	2b05      	cmp	r3, #5
 800b0d4:	d027      	beq.n	800b126 <UART_SetConfig+0x1bd6>
 800b0d6:	687b      	ldr	r3, [r7, #4]
 800b0d8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b0da:	2b06      	cmp	r3, #6
 800b0dc:	d021      	beq.n	800b122 <UART_SetConfig+0x1bd2>
 800b0de:	687b      	ldr	r3, [r7, #4]
 800b0e0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b0e2:	2b07      	cmp	r3, #7
 800b0e4:	d01b      	beq.n	800b11e <UART_SetConfig+0x1bce>
 800b0e6:	687b      	ldr	r3, [r7, #4]
 800b0e8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b0ea:	2b08      	cmp	r3, #8
 800b0ec:	d015      	beq.n	800b11a <UART_SetConfig+0x1bca>
 800b0ee:	687b      	ldr	r3, [r7, #4]
 800b0f0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b0f2:	2b09      	cmp	r3, #9
 800b0f4:	d00f      	beq.n	800b116 <UART_SetConfig+0x1bc6>
 800b0f6:	687b      	ldr	r3, [r7, #4]
 800b0f8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b0fa:	2b0a      	cmp	r3, #10
 800b0fc:	d008      	beq.n	800b110 <UART_SetConfig+0x1bc0>
 800b0fe:	687b      	ldr	r3, [r7, #4]
 800b100:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b102:	2b0b      	cmp	r3, #11
 800b104:	d102      	bne.n	800b10c <UART_SetConfig+0x1bbc>
 800b106:	f647 2312 	movw	r3, #31250	; 0x7a12
 800b10a:	e017      	b.n	800b13c <UART_SetConfig+0x1bec>
 800b10c:	4b18      	ldr	r3, [pc, #96]	; (800b170 <UART_SetConfig+0x1c20>)
 800b10e:	e015      	b.n	800b13c <UART_SetConfig+0x1bec>
 800b110:	f24f 4324 	movw	r3, #62500	; 0xf424
 800b114:	e012      	b.n	800b13c <UART_SetConfig+0x1bec>
 800b116:	4b1c      	ldr	r3, [pc, #112]	; (800b188 <UART_SetConfig+0x1c38>)
 800b118:	e010      	b.n	800b13c <UART_SetConfig+0x1bec>
 800b11a:	4b1c      	ldr	r3, [pc, #112]	; (800b18c <UART_SetConfig+0x1c3c>)
 800b11c:	e00e      	b.n	800b13c <UART_SetConfig+0x1bec>
 800b11e:	4b0f      	ldr	r3, [pc, #60]	; (800b15c <UART_SetConfig+0x1c0c>)
 800b120:	e00c      	b.n	800b13c <UART_SetConfig+0x1bec>
 800b122:	4b1b      	ldr	r3, [pc, #108]	; (800b190 <UART_SetConfig+0x1c40>)
 800b124:	e00a      	b.n	800b13c <UART_SetConfig+0x1bec>
 800b126:	4b1b      	ldr	r3, [pc, #108]	; (800b194 <UART_SetConfig+0x1c44>)
 800b128:	e008      	b.n	800b13c <UART_SetConfig+0x1bec>
 800b12a:	4b0e      	ldr	r3, [pc, #56]	; (800b164 <UART_SetConfig+0x1c14>)
 800b12c:	e006      	b.n	800b13c <UART_SetConfig+0x1bec>
 800b12e:	4b1a      	ldr	r3, [pc, #104]	; (800b198 <UART_SetConfig+0x1c48>)
 800b130:	e004      	b.n	800b13c <UART_SetConfig+0x1bec>
 800b132:	4b0d      	ldr	r3, [pc, #52]	; (800b168 <UART_SetConfig+0x1c18>)
 800b134:	e002      	b.n	800b13c <UART_SetConfig+0x1bec>
 800b136:	4b0d      	ldr	r3, [pc, #52]	; (800b16c <UART_SetConfig+0x1c1c>)
 800b138:	e000      	b.n	800b13c <UART_SetConfig+0x1bec>
 800b13a:	4b0d      	ldr	r3, [pc, #52]	; (800b170 <UART_SetConfig+0x1c20>)
 800b13c:	687a      	ldr	r2, [r7, #4]
 800b13e:	6852      	ldr	r2, [r2, #4]
 800b140:	0852      	lsrs	r2, r2, #1
 800b142:	441a      	add	r2, r3
 800b144:	687b      	ldr	r3, [r7, #4]
 800b146:	685b      	ldr	r3, [r3, #4]
 800b148:	fbb2 f3f3 	udiv	r3, r2, r3
 800b14c:	b29b      	uxth	r3, r3
 800b14e:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 800b150:	e089      	b.n	800b266 <UART_SetConfig+0x1d16>
 800b152:	bf00      	nop
 800b154:	58024400 	.word	0x58024400
 800b158:	03d09000 	.word	0x03d09000
 800b15c:	0007a120 	.word	0x0007a120
 800b160:	07a12000 	.word	0x07a12000
 800b164:	000f4240 	.word	0x000f4240
 800b168:	001e8480 	.word	0x001e8480
 800b16c:	003d0900 	.word	0x003d0900
 800b170:	007a1200 	.word	0x007a1200
 800b174:	00a2c2aa 	.word	0x00a2c2aa
 800b178:	00c35000 	.word	0x00c35000
 800b17c:	00f42400 	.word	0x00f42400
 800b180:	01458554 	.word	0x01458554
 800b184:	01e84800 	.word	0x01e84800
 800b188:	0001e848 	.word	0x0001e848
 800b18c:	0003d090 	.word	0x0003d090
 800b190:	000a2c2a 	.word	0x000a2c2a
 800b194:	000c3500 	.word	0x000c3500
 800b198:	00145854 	.word	0x00145854
      case UART_CLOCKSOURCE_LSE:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8((uint32_t)LSE_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800b19c:	687b      	ldr	r3, [r7, #4]
 800b19e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b1a0:	2b00      	cmp	r3, #0
 800b1a2:	d04f      	beq.n	800b244 <UART_SetConfig+0x1cf4>
 800b1a4:	687b      	ldr	r3, [r7, #4]
 800b1a6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b1a8:	2b01      	cmp	r3, #1
 800b1aa:	d048      	beq.n	800b23e <UART_SetConfig+0x1cee>
 800b1ac:	687b      	ldr	r3, [r7, #4]
 800b1ae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b1b0:	2b02      	cmp	r3, #2
 800b1b2:	d041      	beq.n	800b238 <UART_SetConfig+0x1ce8>
 800b1b4:	687b      	ldr	r3, [r7, #4]
 800b1b6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b1b8:	2b03      	cmp	r3, #3
 800b1ba:	d03a      	beq.n	800b232 <UART_SetConfig+0x1ce2>
 800b1bc:	687b      	ldr	r3, [r7, #4]
 800b1be:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b1c0:	2b04      	cmp	r3, #4
 800b1c2:	d033      	beq.n	800b22c <UART_SetConfig+0x1cdc>
 800b1c4:	687b      	ldr	r3, [r7, #4]
 800b1c6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b1c8:	2b05      	cmp	r3, #5
 800b1ca:	d02c      	beq.n	800b226 <UART_SetConfig+0x1cd6>
 800b1cc:	687b      	ldr	r3, [r7, #4]
 800b1ce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b1d0:	2b06      	cmp	r3, #6
 800b1d2:	d025      	beq.n	800b220 <UART_SetConfig+0x1cd0>
 800b1d4:	687b      	ldr	r3, [r7, #4]
 800b1d6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b1d8:	2b07      	cmp	r3, #7
 800b1da:	d01e      	beq.n	800b21a <UART_SetConfig+0x1cca>
 800b1dc:	687b      	ldr	r3, [r7, #4]
 800b1de:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b1e0:	2b08      	cmp	r3, #8
 800b1e2:	d017      	beq.n	800b214 <UART_SetConfig+0x1cc4>
 800b1e4:	687b      	ldr	r3, [r7, #4]
 800b1e6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b1e8:	2b09      	cmp	r3, #9
 800b1ea:	d010      	beq.n	800b20e <UART_SetConfig+0x1cbe>
 800b1ec:	687b      	ldr	r3, [r7, #4]
 800b1ee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b1f0:	2b0a      	cmp	r3, #10
 800b1f2:	d009      	beq.n	800b208 <UART_SetConfig+0x1cb8>
 800b1f4:	687b      	ldr	r3, [r7, #4]
 800b1f6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b1f8:	2b0b      	cmp	r3, #11
 800b1fa:	d102      	bne.n	800b202 <UART_SetConfig+0x1cb2>
 800b1fc:	f44f 7380 	mov.w	r3, #256	; 0x100
 800b200:	e022      	b.n	800b248 <UART_SetConfig+0x1cf8>
 800b202:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800b206:	e01f      	b.n	800b248 <UART_SetConfig+0x1cf8>
 800b208:	f44f 7300 	mov.w	r3, #512	; 0x200
 800b20c:	e01c      	b.n	800b248 <UART_SetConfig+0x1cf8>
 800b20e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800b212:	e019      	b.n	800b248 <UART_SetConfig+0x1cf8>
 800b214:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800b218:	e016      	b.n	800b248 <UART_SetConfig+0x1cf8>
 800b21a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800b21e:	e013      	b.n	800b248 <UART_SetConfig+0x1cf8>
 800b220:	f241 5354 	movw	r3, #5460	; 0x1554
 800b224:	e010      	b.n	800b248 <UART_SetConfig+0x1cf8>
 800b226:	f641 1398 	movw	r3, #6552	; 0x1998
 800b22a:	e00d      	b.n	800b248 <UART_SetConfig+0x1cf8>
 800b22c:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800b230:	e00a      	b.n	800b248 <UART_SetConfig+0x1cf8>
 800b232:	f642 23aa 	movw	r3, #10922	; 0x2aaa
 800b236:	e007      	b.n	800b248 <UART_SetConfig+0x1cf8>
 800b238:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 800b23c:	e004      	b.n	800b248 <UART_SetConfig+0x1cf8>
 800b23e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800b242:	e001      	b.n	800b248 <UART_SetConfig+0x1cf8>
 800b244:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800b248:	687a      	ldr	r2, [r7, #4]
 800b24a:	6852      	ldr	r2, [r2, #4]
 800b24c:	0852      	lsrs	r2, r2, #1
 800b24e:	441a      	add	r2, r3
 800b250:	687b      	ldr	r3, [r7, #4]
 800b252:	685b      	ldr	r3, [r3, #4]
 800b254:	fbb2 f3f3 	udiv	r3, r2, r3
 800b258:	b29b      	uxth	r3, r3
 800b25a:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 800b25c:	e003      	b.n	800b266 <UART_SetConfig+0x1d16>
      default:
        ret = HAL_ERROR;
 800b25e:	2301      	movs	r3, #1
 800b260:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
        break;
 800b264:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800b266:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800b268:	2b0f      	cmp	r3, #15
 800b26a:	d916      	bls.n	800b29a <UART_SetConfig+0x1d4a>
 800b26c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800b26e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800b272:	d212      	bcs.n	800b29a <UART_SetConfig+0x1d4a>
    {
      brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800b274:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800b276:	b29b      	uxth	r3, r3
 800b278:	f023 030f 	bic.w	r3, r3, #15
 800b27c:	84fb      	strh	r3, [r7, #38]	; 0x26
      brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800b27e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800b280:	085b      	lsrs	r3, r3, #1
 800b282:	b29b      	uxth	r3, r3
 800b284:	f003 0307 	and.w	r3, r3, #7
 800b288:	b29a      	uxth	r2, r3
 800b28a:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 800b28c:	4313      	orrs	r3, r2
 800b28e:	84fb      	strh	r3, [r7, #38]	; 0x26
      huart->Instance->BRR = brrtemp;
 800b290:	687b      	ldr	r3, [r7, #4]
 800b292:	681b      	ldr	r3, [r3, #0]
 800b294:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 800b296:	60da      	str	r2, [r3, #12]
 800b298:	e3a3      	b.n	800b9e2 <UART_SetConfig+0x2492>
    }
    else
    {
      ret = HAL_ERROR;
 800b29a:	2301      	movs	r3, #1
 800b29c:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800b2a0:	e39f      	b.n	800b9e2 <UART_SetConfig+0x2492>
    }
  }
  else
  {
    switch (clocksource)
 800b2a2:	f897 303b 	ldrb.w	r3, [r7, #59]	; 0x3b
 800b2a6:	2b40      	cmp	r3, #64	; 0x40
 800b2a8:	f200 8388 	bhi.w	800b9bc <UART_SetConfig+0x246c>
 800b2ac:	a201      	add	r2, pc, #4	; (adr r2, 800b2b4 <UART_SetConfig+0x1d64>)
 800b2ae:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b2b2:	bf00      	nop
 800b2b4:	0800b3b9 	.word	0x0800b3b9
 800b2b8:	0800b46f 	.word	0x0800b46f
 800b2bc:	0800b9bd 	.word	0x0800b9bd
 800b2c0:	0800b9bd 	.word	0x0800b9bd
 800b2c4:	0800b525 	.word	0x0800b525
 800b2c8:	0800b9bd 	.word	0x0800b9bd
 800b2cc:	0800b9bd 	.word	0x0800b9bd
 800b2d0:	0800b9bd 	.word	0x0800b9bd
 800b2d4:	0800b5df 	.word	0x0800b5df
 800b2d8:	0800b9bd 	.word	0x0800b9bd
 800b2dc:	0800b9bd 	.word	0x0800b9bd
 800b2e0:	0800b9bd 	.word	0x0800b9bd
 800b2e4:	0800b9bd 	.word	0x0800b9bd
 800b2e8:	0800b9bd 	.word	0x0800b9bd
 800b2ec:	0800b9bd 	.word	0x0800b9bd
 800b2f0:	0800b9bd 	.word	0x0800b9bd
 800b2f4:	0800b699 	.word	0x0800b699
 800b2f8:	0800b9bd 	.word	0x0800b9bd
 800b2fc:	0800b9bd 	.word	0x0800b9bd
 800b300:	0800b9bd 	.word	0x0800b9bd
 800b304:	0800b9bd 	.word	0x0800b9bd
 800b308:	0800b9bd 	.word	0x0800b9bd
 800b30c:	0800b9bd 	.word	0x0800b9bd
 800b310:	0800b9bd 	.word	0x0800b9bd
 800b314:	0800b9bd 	.word	0x0800b9bd
 800b318:	0800b9bd 	.word	0x0800b9bd
 800b31c:	0800b9bd 	.word	0x0800b9bd
 800b320:	0800b9bd 	.word	0x0800b9bd
 800b324:	0800b9bd 	.word	0x0800b9bd
 800b328:	0800b9bd 	.word	0x0800b9bd
 800b32c:	0800b9bd 	.word	0x0800b9bd
 800b330:	0800b9bd 	.word	0x0800b9bd
 800b334:	0800b809 	.word	0x0800b809
 800b338:	0800b9bd 	.word	0x0800b9bd
 800b33c:	0800b9bd 	.word	0x0800b9bd
 800b340:	0800b9bd 	.word	0x0800b9bd
 800b344:	0800b9bd 	.word	0x0800b9bd
 800b348:	0800b9bd 	.word	0x0800b9bd
 800b34c:	0800b9bd 	.word	0x0800b9bd
 800b350:	0800b9bd 	.word	0x0800b9bd
 800b354:	0800b9bd 	.word	0x0800b9bd
 800b358:	0800b9bd 	.word	0x0800b9bd
 800b35c:	0800b9bd 	.word	0x0800b9bd
 800b360:	0800b9bd 	.word	0x0800b9bd
 800b364:	0800b9bd 	.word	0x0800b9bd
 800b368:	0800b9bd 	.word	0x0800b9bd
 800b36c:	0800b9bd 	.word	0x0800b9bd
 800b370:	0800b9bd 	.word	0x0800b9bd
 800b374:	0800b9bd 	.word	0x0800b9bd
 800b378:	0800b9bd 	.word	0x0800b9bd
 800b37c:	0800b9bd 	.word	0x0800b9bd
 800b380:	0800b9bd 	.word	0x0800b9bd
 800b384:	0800b9bd 	.word	0x0800b9bd
 800b388:	0800b9bd 	.word	0x0800b9bd
 800b38c:	0800b9bd 	.word	0x0800b9bd
 800b390:	0800b9bd 	.word	0x0800b9bd
 800b394:	0800b9bd 	.word	0x0800b9bd
 800b398:	0800b9bd 	.word	0x0800b9bd
 800b39c:	0800b9bd 	.word	0x0800b9bd
 800b3a0:	0800b9bd 	.word	0x0800b9bd
 800b3a4:	0800b9bd 	.word	0x0800b9bd
 800b3a8:	0800b9bd 	.word	0x0800b9bd
 800b3ac:	0800b9bd 	.word	0x0800b9bd
 800b3b0:	0800b9bd 	.word	0x0800b9bd
 800b3b4:	0800b8fd 	.word	0x0800b8fd
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800b3b8:	f7fb fa98 	bl	80068ec <HAL_RCC_GetPCLK1Freq>
 800b3bc:	62b8      	str	r0, [r7, #40]	; 0x28
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800b3be:	687b      	ldr	r3, [r7, #4]
 800b3c0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b3c2:	2b00      	cmp	r3, #0
 800b3c4:	d044      	beq.n	800b450 <UART_SetConfig+0x1f00>
 800b3c6:	687b      	ldr	r3, [r7, #4]
 800b3c8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b3ca:	2b01      	cmp	r3, #1
 800b3cc:	d03e      	beq.n	800b44c <UART_SetConfig+0x1efc>
 800b3ce:	687b      	ldr	r3, [r7, #4]
 800b3d0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b3d2:	2b02      	cmp	r3, #2
 800b3d4:	d038      	beq.n	800b448 <UART_SetConfig+0x1ef8>
 800b3d6:	687b      	ldr	r3, [r7, #4]
 800b3d8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b3da:	2b03      	cmp	r3, #3
 800b3dc:	d032      	beq.n	800b444 <UART_SetConfig+0x1ef4>
 800b3de:	687b      	ldr	r3, [r7, #4]
 800b3e0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b3e2:	2b04      	cmp	r3, #4
 800b3e4:	d02c      	beq.n	800b440 <UART_SetConfig+0x1ef0>
 800b3e6:	687b      	ldr	r3, [r7, #4]
 800b3e8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b3ea:	2b05      	cmp	r3, #5
 800b3ec:	d026      	beq.n	800b43c <UART_SetConfig+0x1eec>
 800b3ee:	687b      	ldr	r3, [r7, #4]
 800b3f0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b3f2:	2b06      	cmp	r3, #6
 800b3f4:	d020      	beq.n	800b438 <UART_SetConfig+0x1ee8>
 800b3f6:	687b      	ldr	r3, [r7, #4]
 800b3f8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b3fa:	2b07      	cmp	r3, #7
 800b3fc:	d01a      	beq.n	800b434 <UART_SetConfig+0x1ee4>
 800b3fe:	687b      	ldr	r3, [r7, #4]
 800b400:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b402:	2b08      	cmp	r3, #8
 800b404:	d014      	beq.n	800b430 <UART_SetConfig+0x1ee0>
 800b406:	687b      	ldr	r3, [r7, #4]
 800b408:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b40a:	2b09      	cmp	r3, #9
 800b40c:	d00e      	beq.n	800b42c <UART_SetConfig+0x1edc>
 800b40e:	687b      	ldr	r3, [r7, #4]
 800b410:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b412:	2b0a      	cmp	r3, #10
 800b414:	d008      	beq.n	800b428 <UART_SetConfig+0x1ed8>
 800b416:	687b      	ldr	r3, [r7, #4]
 800b418:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b41a:	2b0b      	cmp	r3, #11
 800b41c:	d102      	bne.n	800b424 <UART_SetConfig+0x1ed4>
 800b41e:	f44f 7380 	mov.w	r3, #256	; 0x100
 800b422:	e016      	b.n	800b452 <UART_SetConfig+0x1f02>
 800b424:	2301      	movs	r3, #1
 800b426:	e014      	b.n	800b452 <UART_SetConfig+0x1f02>
 800b428:	2380      	movs	r3, #128	; 0x80
 800b42a:	e012      	b.n	800b452 <UART_SetConfig+0x1f02>
 800b42c:	2340      	movs	r3, #64	; 0x40
 800b42e:	e010      	b.n	800b452 <UART_SetConfig+0x1f02>
 800b430:	2320      	movs	r3, #32
 800b432:	e00e      	b.n	800b452 <UART_SetConfig+0x1f02>
 800b434:	2310      	movs	r3, #16
 800b436:	e00c      	b.n	800b452 <UART_SetConfig+0x1f02>
 800b438:	230c      	movs	r3, #12
 800b43a:	e00a      	b.n	800b452 <UART_SetConfig+0x1f02>
 800b43c:	230a      	movs	r3, #10
 800b43e:	e008      	b.n	800b452 <UART_SetConfig+0x1f02>
 800b440:	2308      	movs	r3, #8
 800b442:	e006      	b.n	800b452 <UART_SetConfig+0x1f02>
 800b444:	2306      	movs	r3, #6
 800b446:	e004      	b.n	800b452 <UART_SetConfig+0x1f02>
 800b448:	2304      	movs	r3, #4
 800b44a:	e002      	b.n	800b452 <UART_SetConfig+0x1f02>
 800b44c:	2302      	movs	r3, #2
 800b44e:	e000      	b.n	800b452 <UART_SetConfig+0x1f02>
 800b450:	2301      	movs	r3, #1
 800b452:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800b454:	fbb2 f2f3 	udiv	r2, r2, r3
 800b458:	687b      	ldr	r3, [r7, #4]
 800b45a:	685b      	ldr	r3, [r3, #4]
 800b45c:	085b      	lsrs	r3, r3, #1
 800b45e:	441a      	add	r2, r3
 800b460:	687b      	ldr	r3, [r7, #4]
 800b462:	685b      	ldr	r3, [r3, #4]
 800b464:	fbb2 f3f3 	udiv	r3, r2, r3
 800b468:	b29b      	uxth	r3, r3
 800b46a:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 800b46c:	e2aa      	b.n	800b9c4 <UART_SetConfig+0x2474>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800b46e:	f7fb fa53 	bl	8006918 <HAL_RCC_GetPCLK2Freq>
 800b472:	62b8      	str	r0, [r7, #40]	; 0x28
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800b474:	687b      	ldr	r3, [r7, #4]
 800b476:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b478:	2b00      	cmp	r3, #0
 800b47a:	d044      	beq.n	800b506 <UART_SetConfig+0x1fb6>
 800b47c:	687b      	ldr	r3, [r7, #4]
 800b47e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b480:	2b01      	cmp	r3, #1
 800b482:	d03e      	beq.n	800b502 <UART_SetConfig+0x1fb2>
 800b484:	687b      	ldr	r3, [r7, #4]
 800b486:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b488:	2b02      	cmp	r3, #2
 800b48a:	d038      	beq.n	800b4fe <UART_SetConfig+0x1fae>
 800b48c:	687b      	ldr	r3, [r7, #4]
 800b48e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b490:	2b03      	cmp	r3, #3
 800b492:	d032      	beq.n	800b4fa <UART_SetConfig+0x1faa>
 800b494:	687b      	ldr	r3, [r7, #4]
 800b496:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b498:	2b04      	cmp	r3, #4
 800b49a:	d02c      	beq.n	800b4f6 <UART_SetConfig+0x1fa6>
 800b49c:	687b      	ldr	r3, [r7, #4]
 800b49e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b4a0:	2b05      	cmp	r3, #5
 800b4a2:	d026      	beq.n	800b4f2 <UART_SetConfig+0x1fa2>
 800b4a4:	687b      	ldr	r3, [r7, #4]
 800b4a6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b4a8:	2b06      	cmp	r3, #6
 800b4aa:	d020      	beq.n	800b4ee <UART_SetConfig+0x1f9e>
 800b4ac:	687b      	ldr	r3, [r7, #4]
 800b4ae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b4b0:	2b07      	cmp	r3, #7
 800b4b2:	d01a      	beq.n	800b4ea <UART_SetConfig+0x1f9a>
 800b4b4:	687b      	ldr	r3, [r7, #4]
 800b4b6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b4b8:	2b08      	cmp	r3, #8
 800b4ba:	d014      	beq.n	800b4e6 <UART_SetConfig+0x1f96>
 800b4bc:	687b      	ldr	r3, [r7, #4]
 800b4be:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b4c0:	2b09      	cmp	r3, #9
 800b4c2:	d00e      	beq.n	800b4e2 <UART_SetConfig+0x1f92>
 800b4c4:	687b      	ldr	r3, [r7, #4]
 800b4c6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b4c8:	2b0a      	cmp	r3, #10
 800b4ca:	d008      	beq.n	800b4de <UART_SetConfig+0x1f8e>
 800b4cc:	687b      	ldr	r3, [r7, #4]
 800b4ce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b4d0:	2b0b      	cmp	r3, #11
 800b4d2:	d102      	bne.n	800b4da <UART_SetConfig+0x1f8a>
 800b4d4:	f44f 7380 	mov.w	r3, #256	; 0x100
 800b4d8:	e016      	b.n	800b508 <UART_SetConfig+0x1fb8>
 800b4da:	2301      	movs	r3, #1
 800b4dc:	e014      	b.n	800b508 <UART_SetConfig+0x1fb8>
 800b4de:	2380      	movs	r3, #128	; 0x80
 800b4e0:	e012      	b.n	800b508 <UART_SetConfig+0x1fb8>
 800b4e2:	2340      	movs	r3, #64	; 0x40
 800b4e4:	e010      	b.n	800b508 <UART_SetConfig+0x1fb8>
 800b4e6:	2320      	movs	r3, #32
 800b4e8:	e00e      	b.n	800b508 <UART_SetConfig+0x1fb8>
 800b4ea:	2310      	movs	r3, #16
 800b4ec:	e00c      	b.n	800b508 <UART_SetConfig+0x1fb8>
 800b4ee:	230c      	movs	r3, #12
 800b4f0:	e00a      	b.n	800b508 <UART_SetConfig+0x1fb8>
 800b4f2:	230a      	movs	r3, #10
 800b4f4:	e008      	b.n	800b508 <UART_SetConfig+0x1fb8>
 800b4f6:	2308      	movs	r3, #8
 800b4f8:	e006      	b.n	800b508 <UART_SetConfig+0x1fb8>
 800b4fa:	2306      	movs	r3, #6
 800b4fc:	e004      	b.n	800b508 <UART_SetConfig+0x1fb8>
 800b4fe:	2304      	movs	r3, #4
 800b500:	e002      	b.n	800b508 <UART_SetConfig+0x1fb8>
 800b502:	2302      	movs	r3, #2
 800b504:	e000      	b.n	800b508 <UART_SetConfig+0x1fb8>
 800b506:	2301      	movs	r3, #1
 800b508:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800b50a:	fbb2 f2f3 	udiv	r2, r2, r3
 800b50e:	687b      	ldr	r3, [r7, #4]
 800b510:	685b      	ldr	r3, [r3, #4]
 800b512:	085b      	lsrs	r3, r3, #1
 800b514:	441a      	add	r2, r3
 800b516:	687b      	ldr	r3, [r7, #4]
 800b518:	685b      	ldr	r3, [r3, #4]
 800b51a:	fbb2 f3f3 	udiv	r3, r2, r3
 800b51e:	b29b      	uxth	r3, r3
 800b520:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 800b522:	e24f      	b.n	800b9c4 <UART_SetConfig+0x2474>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800b524:	f107 0318 	add.w	r3, r7, #24
 800b528:	4618      	mov	r0, r3
 800b52a:	f7fc fbc3 	bl	8007cb4 <HAL_RCCEx_GetPLL2ClockFreq>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pll2_clocks.PLL2_Q_Frequency, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800b52e:	69fa      	ldr	r2, [r7, #28]
 800b530:	687b      	ldr	r3, [r7, #4]
 800b532:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b534:	2b00      	cmp	r3, #0
 800b536:	d044      	beq.n	800b5c2 <UART_SetConfig+0x2072>
 800b538:	687b      	ldr	r3, [r7, #4]
 800b53a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b53c:	2b01      	cmp	r3, #1
 800b53e:	d03e      	beq.n	800b5be <UART_SetConfig+0x206e>
 800b540:	687b      	ldr	r3, [r7, #4]
 800b542:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b544:	2b02      	cmp	r3, #2
 800b546:	d038      	beq.n	800b5ba <UART_SetConfig+0x206a>
 800b548:	687b      	ldr	r3, [r7, #4]
 800b54a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b54c:	2b03      	cmp	r3, #3
 800b54e:	d032      	beq.n	800b5b6 <UART_SetConfig+0x2066>
 800b550:	687b      	ldr	r3, [r7, #4]
 800b552:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b554:	2b04      	cmp	r3, #4
 800b556:	d02c      	beq.n	800b5b2 <UART_SetConfig+0x2062>
 800b558:	687b      	ldr	r3, [r7, #4]
 800b55a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b55c:	2b05      	cmp	r3, #5
 800b55e:	d026      	beq.n	800b5ae <UART_SetConfig+0x205e>
 800b560:	687b      	ldr	r3, [r7, #4]
 800b562:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b564:	2b06      	cmp	r3, #6
 800b566:	d020      	beq.n	800b5aa <UART_SetConfig+0x205a>
 800b568:	687b      	ldr	r3, [r7, #4]
 800b56a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b56c:	2b07      	cmp	r3, #7
 800b56e:	d01a      	beq.n	800b5a6 <UART_SetConfig+0x2056>
 800b570:	687b      	ldr	r3, [r7, #4]
 800b572:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b574:	2b08      	cmp	r3, #8
 800b576:	d014      	beq.n	800b5a2 <UART_SetConfig+0x2052>
 800b578:	687b      	ldr	r3, [r7, #4]
 800b57a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b57c:	2b09      	cmp	r3, #9
 800b57e:	d00e      	beq.n	800b59e <UART_SetConfig+0x204e>
 800b580:	687b      	ldr	r3, [r7, #4]
 800b582:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b584:	2b0a      	cmp	r3, #10
 800b586:	d008      	beq.n	800b59a <UART_SetConfig+0x204a>
 800b588:	687b      	ldr	r3, [r7, #4]
 800b58a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b58c:	2b0b      	cmp	r3, #11
 800b58e:	d102      	bne.n	800b596 <UART_SetConfig+0x2046>
 800b590:	f44f 7380 	mov.w	r3, #256	; 0x100
 800b594:	e016      	b.n	800b5c4 <UART_SetConfig+0x2074>
 800b596:	2301      	movs	r3, #1
 800b598:	e014      	b.n	800b5c4 <UART_SetConfig+0x2074>
 800b59a:	2380      	movs	r3, #128	; 0x80
 800b59c:	e012      	b.n	800b5c4 <UART_SetConfig+0x2074>
 800b59e:	2340      	movs	r3, #64	; 0x40
 800b5a0:	e010      	b.n	800b5c4 <UART_SetConfig+0x2074>
 800b5a2:	2320      	movs	r3, #32
 800b5a4:	e00e      	b.n	800b5c4 <UART_SetConfig+0x2074>
 800b5a6:	2310      	movs	r3, #16
 800b5a8:	e00c      	b.n	800b5c4 <UART_SetConfig+0x2074>
 800b5aa:	230c      	movs	r3, #12
 800b5ac:	e00a      	b.n	800b5c4 <UART_SetConfig+0x2074>
 800b5ae:	230a      	movs	r3, #10
 800b5b0:	e008      	b.n	800b5c4 <UART_SetConfig+0x2074>
 800b5b2:	2308      	movs	r3, #8
 800b5b4:	e006      	b.n	800b5c4 <UART_SetConfig+0x2074>
 800b5b6:	2306      	movs	r3, #6
 800b5b8:	e004      	b.n	800b5c4 <UART_SetConfig+0x2074>
 800b5ba:	2304      	movs	r3, #4
 800b5bc:	e002      	b.n	800b5c4 <UART_SetConfig+0x2074>
 800b5be:	2302      	movs	r3, #2
 800b5c0:	e000      	b.n	800b5c4 <UART_SetConfig+0x2074>
 800b5c2:	2301      	movs	r3, #1
 800b5c4:	fbb2 f2f3 	udiv	r2, r2, r3
 800b5c8:	687b      	ldr	r3, [r7, #4]
 800b5ca:	685b      	ldr	r3, [r3, #4]
 800b5cc:	085b      	lsrs	r3, r3, #1
 800b5ce:	441a      	add	r2, r3
 800b5d0:	687b      	ldr	r3, [r7, #4]
 800b5d2:	685b      	ldr	r3, [r3, #4]
 800b5d4:	fbb2 f3f3 	udiv	r3, r2, r3
 800b5d8:	b29b      	uxth	r3, r3
 800b5da:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 800b5dc:	e1f2      	b.n	800b9c4 <UART_SetConfig+0x2474>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800b5de:	f107 030c 	add.w	r3, r7, #12
 800b5e2:	4618      	mov	r0, r3
 800b5e4:	f7fc fcb2 	bl	8007f4c <HAL_RCCEx_GetPLL3ClockFreq>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pll3_clocks.PLL3_Q_Frequency, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800b5e8:	693a      	ldr	r2, [r7, #16]
 800b5ea:	687b      	ldr	r3, [r7, #4]
 800b5ec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b5ee:	2b00      	cmp	r3, #0
 800b5f0:	d044      	beq.n	800b67c <UART_SetConfig+0x212c>
 800b5f2:	687b      	ldr	r3, [r7, #4]
 800b5f4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b5f6:	2b01      	cmp	r3, #1
 800b5f8:	d03e      	beq.n	800b678 <UART_SetConfig+0x2128>
 800b5fa:	687b      	ldr	r3, [r7, #4]
 800b5fc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b5fe:	2b02      	cmp	r3, #2
 800b600:	d038      	beq.n	800b674 <UART_SetConfig+0x2124>
 800b602:	687b      	ldr	r3, [r7, #4]
 800b604:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b606:	2b03      	cmp	r3, #3
 800b608:	d032      	beq.n	800b670 <UART_SetConfig+0x2120>
 800b60a:	687b      	ldr	r3, [r7, #4]
 800b60c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b60e:	2b04      	cmp	r3, #4
 800b610:	d02c      	beq.n	800b66c <UART_SetConfig+0x211c>
 800b612:	687b      	ldr	r3, [r7, #4]
 800b614:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b616:	2b05      	cmp	r3, #5
 800b618:	d026      	beq.n	800b668 <UART_SetConfig+0x2118>
 800b61a:	687b      	ldr	r3, [r7, #4]
 800b61c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b61e:	2b06      	cmp	r3, #6
 800b620:	d020      	beq.n	800b664 <UART_SetConfig+0x2114>
 800b622:	687b      	ldr	r3, [r7, #4]
 800b624:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b626:	2b07      	cmp	r3, #7
 800b628:	d01a      	beq.n	800b660 <UART_SetConfig+0x2110>
 800b62a:	687b      	ldr	r3, [r7, #4]
 800b62c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b62e:	2b08      	cmp	r3, #8
 800b630:	d014      	beq.n	800b65c <UART_SetConfig+0x210c>
 800b632:	687b      	ldr	r3, [r7, #4]
 800b634:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b636:	2b09      	cmp	r3, #9
 800b638:	d00e      	beq.n	800b658 <UART_SetConfig+0x2108>
 800b63a:	687b      	ldr	r3, [r7, #4]
 800b63c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b63e:	2b0a      	cmp	r3, #10
 800b640:	d008      	beq.n	800b654 <UART_SetConfig+0x2104>
 800b642:	687b      	ldr	r3, [r7, #4]
 800b644:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b646:	2b0b      	cmp	r3, #11
 800b648:	d102      	bne.n	800b650 <UART_SetConfig+0x2100>
 800b64a:	f44f 7380 	mov.w	r3, #256	; 0x100
 800b64e:	e016      	b.n	800b67e <UART_SetConfig+0x212e>
 800b650:	2301      	movs	r3, #1
 800b652:	e014      	b.n	800b67e <UART_SetConfig+0x212e>
 800b654:	2380      	movs	r3, #128	; 0x80
 800b656:	e012      	b.n	800b67e <UART_SetConfig+0x212e>
 800b658:	2340      	movs	r3, #64	; 0x40
 800b65a:	e010      	b.n	800b67e <UART_SetConfig+0x212e>
 800b65c:	2320      	movs	r3, #32
 800b65e:	e00e      	b.n	800b67e <UART_SetConfig+0x212e>
 800b660:	2310      	movs	r3, #16
 800b662:	e00c      	b.n	800b67e <UART_SetConfig+0x212e>
 800b664:	230c      	movs	r3, #12
 800b666:	e00a      	b.n	800b67e <UART_SetConfig+0x212e>
 800b668:	230a      	movs	r3, #10
 800b66a:	e008      	b.n	800b67e <UART_SetConfig+0x212e>
 800b66c:	2308      	movs	r3, #8
 800b66e:	e006      	b.n	800b67e <UART_SetConfig+0x212e>
 800b670:	2306      	movs	r3, #6
 800b672:	e004      	b.n	800b67e <UART_SetConfig+0x212e>
 800b674:	2304      	movs	r3, #4
 800b676:	e002      	b.n	800b67e <UART_SetConfig+0x212e>
 800b678:	2302      	movs	r3, #2
 800b67a:	e000      	b.n	800b67e <UART_SetConfig+0x212e>
 800b67c:	2301      	movs	r3, #1
 800b67e:	fbb2 f2f3 	udiv	r2, r2, r3
 800b682:	687b      	ldr	r3, [r7, #4]
 800b684:	685b      	ldr	r3, [r3, #4]
 800b686:	085b      	lsrs	r3, r3, #1
 800b688:	441a      	add	r2, r3
 800b68a:	687b      	ldr	r3, [r7, #4]
 800b68c:	685b      	ldr	r3, [r3, #4]
 800b68e:	fbb2 f3f3 	udiv	r3, r2, r3
 800b692:	b29b      	uxth	r3, r3
 800b694:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 800b696:	e195      	b.n	800b9c4 <UART_SetConfig+0x2474>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800b698:	4b87      	ldr	r3, [pc, #540]	; (800b8b8 <UART_SetConfig+0x2368>)
 800b69a:	681b      	ldr	r3, [r3, #0]
 800b69c:	f003 0320 	and.w	r3, r3, #32
 800b6a0:	2b00      	cmp	r3, #0
 800b6a2:	d05d      	beq.n	800b760 <UART_SetConfig+0x2210>
        {
          usartdiv = (uint16_t)(UART_DIV_SAMPLING16((HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U)), huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800b6a4:	4b84      	ldr	r3, [pc, #528]	; (800b8b8 <UART_SetConfig+0x2368>)
 800b6a6:	681b      	ldr	r3, [r3, #0]
 800b6a8:	08db      	lsrs	r3, r3, #3
 800b6aa:	f003 0303 	and.w	r3, r3, #3
 800b6ae:	4a83      	ldr	r2, [pc, #524]	; (800b8bc <UART_SetConfig+0x236c>)
 800b6b0:	40da      	lsrs	r2, r3
 800b6b2:	687b      	ldr	r3, [r7, #4]
 800b6b4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b6b6:	2b00      	cmp	r3, #0
 800b6b8:	d044      	beq.n	800b744 <UART_SetConfig+0x21f4>
 800b6ba:	687b      	ldr	r3, [r7, #4]
 800b6bc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b6be:	2b01      	cmp	r3, #1
 800b6c0:	d03e      	beq.n	800b740 <UART_SetConfig+0x21f0>
 800b6c2:	687b      	ldr	r3, [r7, #4]
 800b6c4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b6c6:	2b02      	cmp	r3, #2
 800b6c8:	d038      	beq.n	800b73c <UART_SetConfig+0x21ec>
 800b6ca:	687b      	ldr	r3, [r7, #4]
 800b6cc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b6ce:	2b03      	cmp	r3, #3
 800b6d0:	d032      	beq.n	800b738 <UART_SetConfig+0x21e8>
 800b6d2:	687b      	ldr	r3, [r7, #4]
 800b6d4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b6d6:	2b04      	cmp	r3, #4
 800b6d8:	d02c      	beq.n	800b734 <UART_SetConfig+0x21e4>
 800b6da:	687b      	ldr	r3, [r7, #4]
 800b6dc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b6de:	2b05      	cmp	r3, #5
 800b6e0:	d026      	beq.n	800b730 <UART_SetConfig+0x21e0>
 800b6e2:	687b      	ldr	r3, [r7, #4]
 800b6e4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b6e6:	2b06      	cmp	r3, #6
 800b6e8:	d020      	beq.n	800b72c <UART_SetConfig+0x21dc>
 800b6ea:	687b      	ldr	r3, [r7, #4]
 800b6ec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b6ee:	2b07      	cmp	r3, #7
 800b6f0:	d01a      	beq.n	800b728 <UART_SetConfig+0x21d8>
 800b6f2:	687b      	ldr	r3, [r7, #4]
 800b6f4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b6f6:	2b08      	cmp	r3, #8
 800b6f8:	d014      	beq.n	800b724 <UART_SetConfig+0x21d4>
 800b6fa:	687b      	ldr	r3, [r7, #4]
 800b6fc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b6fe:	2b09      	cmp	r3, #9
 800b700:	d00e      	beq.n	800b720 <UART_SetConfig+0x21d0>
 800b702:	687b      	ldr	r3, [r7, #4]
 800b704:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b706:	2b0a      	cmp	r3, #10
 800b708:	d008      	beq.n	800b71c <UART_SetConfig+0x21cc>
 800b70a:	687b      	ldr	r3, [r7, #4]
 800b70c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b70e:	2b0b      	cmp	r3, #11
 800b710:	d102      	bne.n	800b718 <UART_SetConfig+0x21c8>
 800b712:	f44f 7380 	mov.w	r3, #256	; 0x100
 800b716:	e016      	b.n	800b746 <UART_SetConfig+0x21f6>
 800b718:	2301      	movs	r3, #1
 800b71a:	e014      	b.n	800b746 <UART_SetConfig+0x21f6>
 800b71c:	2380      	movs	r3, #128	; 0x80
 800b71e:	e012      	b.n	800b746 <UART_SetConfig+0x21f6>
 800b720:	2340      	movs	r3, #64	; 0x40
 800b722:	e010      	b.n	800b746 <UART_SetConfig+0x21f6>
 800b724:	2320      	movs	r3, #32
 800b726:	e00e      	b.n	800b746 <UART_SetConfig+0x21f6>
 800b728:	2310      	movs	r3, #16
 800b72a:	e00c      	b.n	800b746 <UART_SetConfig+0x21f6>
 800b72c:	230c      	movs	r3, #12
 800b72e:	e00a      	b.n	800b746 <UART_SetConfig+0x21f6>
 800b730:	230a      	movs	r3, #10
 800b732:	e008      	b.n	800b746 <UART_SetConfig+0x21f6>
 800b734:	2308      	movs	r3, #8
 800b736:	e006      	b.n	800b746 <UART_SetConfig+0x21f6>
 800b738:	2306      	movs	r3, #6
 800b73a:	e004      	b.n	800b746 <UART_SetConfig+0x21f6>
 800b73c:	2304      	movs	r3, #4
 800b73e:	e002      	b.n	800b746 <UART_SetConfig+0x21f6>
 800b740:	2302      	movs	r3, #2
 800b742:	e000      	b.n	800b746 <UART_SetConfig+0x21f6>
 800b744:	2301      	movs	r3, #1
 800b746:	fbb2 f2f3 	udiv	r2, r2, r3
 800b74a:	687b      	ldr	r3, [r7, #4]
 800b74c:	685b      	ldr	r3, [r3, #4]
 800b74e:	085b      	lsrs	r3, r3, #1
 800b750:	441a      	add	r2, r3
 800b752:	687b      	ldr	r3, [r7, #4]
 800b754:	685b      	ldr	r3, [r3, #4]
 800b756:	fbb2 f3f3 	udiv	r3, r2, r3
 800b75a:	b29b      	uxth	r3, r3
 800b75c:	637b      	str	r3, [r7, #52]	; 0x34
        }
        else
        {
          usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HSI_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler));
        }
        break;
 800b75e:	e131      	b.n	800b9c4 <UART_SetConfig+0x2474>
          usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HSI_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800b760:	687b      	ldr	r3, [r7, #4]
 800b762:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b764:	2b00      	cmp	r3, #0
 800b766:	d043      	beq.n	800b7f0 <UART_SetConfig+0x22a0>
 800b768:	687b      	ldr	r3, [r7, #4]
 800b76a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b76c:	2b01      	cmp	r3, #1
 800b76e:	d03d      	beq.n	800b7ec <UART_SetConfig+0x229c>
 800b770:	687b      	ldr	r3, [r7, #4]
 800b772:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b774:	2b02      	cmp	r3, #2
 800b776:	d037      	beq.n	800b7e8 <UART_SetConfig+0x2298>
 800b778:	687b      	ldr	r3, [r7, #4]
 800b77a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b77c:	2b03      	cmp	r3, #3
 800b77e:	d031      	beq.n	800b7e4 <UART_SetConfig+0x2294>
 800b780:	687b      	ldr	r3, [r7, #4]
 800b782:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b784:	2b04      	cmp	r3, #4
 800b786:	d02b      	beq.n	800b7e0 <UART_SetConfig+0x2290>
 800b788:	687b      	ldr	r3, [r7, #4]
 800b78a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b78c:	2b05      	cmp	r3, #5
 800b78e:	d025      	beq.n	800b7dc <UART_SetConfig+0x228c>
 800b790:	687b      	ldr	r3, [r7, #4]
 800b792:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b794:	2b06      	cmp	r3, #6
 800b796:	d01f      	beq.n	800b7d8 <UART_SetConfig+0x2288>
 800b798:	687b      	ldr	r3, [r7, #4]
 800b79a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b79c:	2b07      	cmp	r3, #7
 800b79e:	d019      	beq.n	800b7d4 <UART_SetConfig+0x2284>
 800b7a0:	687b      	ldr	r3, [r7, #4]
 800b7a2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b7a4:	2b08      	cmp	r3, #8
 800b7a6:	d013      	beq.n	800b7d0 <UART_SetConfig+0x2280>
 800b7a8:	687b      	ldr	r3, [r7, #4]
 800b7aa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b7ac:	2b09      	cmp	r3, #9
 800b7ae:	d00d      	beq.n	800b7cc <UART_SetConfig+0x227c>
 800b7b0:	687b      	ldr	r3, [r7, #4]
 800b7b2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b7b4:	2b0a      	cmp	r3, #10
 800b7b6:	d007      	beq.n	800b7c8 <UART_SetConfig+0x2278>
 800b7b8:	687b      	ldr	r3, [r7, #4]
 800b7ba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b7bc:	2b0b      	cmp	r3, #11
 800b7be:	d101      	bne.n	800b7c4 <UART_SetConfig+0x2274>
 800b7c0:	4b3f      	ldr	r3, [pc, #252]	; (800b8c0 <UART_SetConfig+0x2370>)
 800b7c2:	e016      	b.n	800b7f2 <UART_SetConfig+0x22a2>
 800b7c4:	4b3d      	ldr	r3, [pc, #244]	; (800b8bc <UART_SetConfig+0x236c>)
 800b7c6:	e014      	b.n	800b7f2 <UART_SetConfig+0x22a2>
 800b7c8:	4b3e      	ldr	r3, [pc, #248]	; (800b8c4 <UART_SetConfig+0x2374>)
 800b7ca:	e012      	b.n	800b7f2 <UART_SetConfig+0x22a2>
 800b7cc:	4b3e      	ldr	r3, [pc, #248]	; (800b8c8 <UART_SetConfig+0x2378>)
 800b7ce:	e010      	b.n	800b7f2 <UART_SetConfig+0x22a2>
 800b7d0:	4b3e      	ldr	r3, [pc, #248]	; (800b8cc <UART_SetConfig+0x237c>)
 800b7d2:	e00e      	b.n	800b7f2 <UART_SetConfig+0x22a2>
 800b7d4:	4b3e      	ldr	r3, [pc, #248]	; (800b8d0 <UART_SetConfig+0x2380>)
 800b7d6:	e00c      	b.n	800b7f2 <UART_SetConfig+0x22a2>
 800b7d8:	4b3e      	ldr	r3, [pc, #248]	; (800b8d4 <UART_SetConfig+0x2384>)
 800b7da:	e00a      	b.n	800b7f2 <UART_SetConfig+0x22a2>
 800b7dc:	4b3e      	ldr	r3, [pc, #248]	; (800b8d8 <UART_SetConfig+0x2388>)
 800b7de:	e008      	b.n	800b7f2 <UART_SetConfig+0x22a2>
 800b7e0:	4b3e      	ldr	r3, [pc, #248]	; (800b8dc <UART_SetConfig+0x238c>)
 800b7e2:	e006      	b.n	800b7f2 <UART_SetConfig+0x22a2>
 800b7e4:	4b3e      	ldr	r3, [pc, #248]	; (800b8e0 <UART_SetConfig+0x2390>)
 800b7e6:	e004      	b.n	800b7f2 <UART_SetConfig+0x22a2>
 800b7e8:	4b3e      	ldr	r3, [pc, #248]	; (800b8e4 <UART_SetConfig+0x2394>)
 800b7ea:	e002      	b.n	800b7f2 <UART_SetConfig+0x22a2>
 800b7ec:	4b3e      	ldr	r3, [pc, #248]	; (800b8e8 <UART_SetConfig+0x2398>)
 800b7ee:	e000      	b.n	800b7f2 <UART_SetConfig+0x22a2>
 800b7f0:	4b32      	ldr	r3, [pc, #200]	; (800b8bc <UART_SetConfig+0x236c>)
 800b7f2:	687a      	ldr	r2, [r7, #4]
 800b7f4:	6852      	ldr	r2, [r2, #4]
 800b7f6:	0852      	lsrs	r2, r2, #1
 800b7f8:	441a      	add	r2, r3
 800b7fa:	687b      	ldr	r3, [r7, #4]
 800b7fc:	685b      	ldr	r3, [r3, #4]
 800b7fe:	fbb2 f3f3 	udiv	r3, r2, r3
 800b802:	b29b      	uxth	r3, r3
 800b804:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 800b806:	e0dd      	b.n	800b9c4 <UART_SetConfig+0x2474>
      case UART_CLOCKSOURCE_CSI:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(CSI_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800b808:	687b      	ldr	r3, [r7, #4]
 800b80a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b80c:	2b00      	cmp	r3, #0
 800b80e:	d046      	beq.n	800b89e <UART_SetConfig+0x234e>
 800b810:	687b      	ldr	r3, [r7, #4]
 800b812:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b814:	2b01      	cmp	r3, #1
 800b816:	d040      	beq.n	800b89a <UART_SetConfig+0x234a>
 800b818:	687b      	ldr	r3, [r7, #4]
 800b81a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b81c:	2b02      	cmp	r3, #2
 800b81e:	d03a      	beq.n	800b896 <UART_SetConfig+0x2346>
 800b820:	687b      	ldr	r3, [r7, #4]
 800b822:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b824:	2b03      	cmp	r3, #3
 800b826:	d034      	beq.n	800b892 <UART_SetConfig+0x2342>
 800b828:	687b      	ldr	r3, [r7, #4]
 800b82a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b82c:	2b04      	cmp	r3, #4
 800b82e:	d02e      	beq.n	800b88e <UART_SetConfig+0x233e>
 800b830:	687b      	ldr	r3, [r7, #4]
 800b832:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b834:	2b05      	cmp	r3, #5
 800b836:	d028      	beq.n	800b88a <UART_SetConfig+0x233a>
 800b838:	687b      	ldr	r3, [r7, #4]
 800b83a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b83c:	2b06      	cmp	r3, #6
 800b83e:	d022      	beq.n	800b886 <UART_SetConfig+0x2336>
 800b840:	687b      	ldr	r3, [r7, #4]
 800b842:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b844:	2b07      	cmp	r3, #7
 800b846:	d01c      	beq.n	800b882 <UART_SetConfig+0x2332>
 800b848:	687b      	ldr	r3, [r7, #4]
 800b84a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b84c:	2b08      	cmp	r3, #8
 800b84e:	d016      	beq.n	800b87e <UART_SetConfig+0x232e>
 800b850:	687b      	ldr	r3, [r7, #4]
 800b852:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b854:	2b09      	cmp	r3, #9
 800b856:	d00f      	beq.n	800b878 <UART_SetConfig+0x2328>
 800b858:	687b      	ldr	r3, [r7, #4]
 800b85a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b85c:	2b0a      	cmp	r3, #10
 800b85e:	d008      	beq.n	800b872 <UART_SetConfig+0x2322>
 800b860:	687b      	ldr	r3, [r7, #4]
 800b862:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b864:	2b0b      	cmp	r3, #11
 800b866:	d102      	bne.n	800b86e <UART_SetConfig+0x231e>
 800b868:	f643 5309 	movw	r3, #15625	; 0x3d09
 800b86c:	e018      	b.n	800b8a0 <UART_SetConfig+0x2350>
 800b86e:	4b18      	ldr	r3, [pc, #96]	; (800b8d0 <UART_SetConfig+0x2380>)
 800b870:	e016      	b.n	800b8a0 <UART_SetConfig+0x2350>
 800b872:	f647 2312 	movw	r3, #31250	; 0x7a12
 800b876:	e013      	b.n	800b8a0 <UART_SetConfig+0x2350>
 800b878:	f24f 4324 	movw	r3, #62500	; 0xf424
 800b87c:	e010      	b.n	800b8a0 <UART_SetConfig+0x2350>
 800b87e:	4b1b      	ldr	r3, [pc, #108]	; (800b8ec <UART_SetConfig+0x239c>)
 800b880:	e00e      	b.n	800b8a0 <UART_SetConfig+0x2350>
 800b882:	4b0f      	ldr	r3, [pc, #60]	; (800b8c0 <UART_SetConfig+0x2370>)
 800b884:	e00c      	b.n	800b8a0 <UART_SetConfig+0x2350>
 800b886:	4b1a      	ldr	r3, [pc, #104]	; (800b8f0 <UART_SetConfig+0x23a0>)
 800b888:	e00a      	b.n	800b8a0 <UART_SetConfig+0x2350>
 800b88a:	4b1a      	ldr	r3, [pc, #104]	; (800b8f4 <UART_SetConfig+0x23a4>)
 800b88c:	e008      	b.n	800b8a0 <UART_SetConfig+0x2350>
 800b88e:	4b0d      	ldr	r3, [pc, #52]	; (800b8c4 <UART_SetConfig+0x2374>)
 800b890:	e006      	b.n	800b8a0 <UART_SetConfig+0x2350>
 800b892:	4b19      	ldr	r3, [pc, #100]	; (800b8f8 <UART_SetConfig+0x23a8>)
 800b894:	e004      	b.n	800b8a0 <UART_SetConfig+0x2350>
 800b896:	4b0c      	ldr	r3, [pc, #48]	; (800b8c8 <UART_SetConfig+0x2378>)
 800b898:	e002      	b.n	800b8a0 <UART_SetConfig+0x2350>
 800b89a:	4b0c      	ldr	r3, [pc, #48]	; (800b8cc <UART_SetConfig+0x237c>)
 800b89c:	e000      	b.n	800b8a0 <UART_SetConfig+0x2350>
 800b89e:	4b0c      	ldr	r3, [pc, #48]	; (800b8d0 <UART_SetConfig+0x2380>)
 800b8a0:	687a      	ldr	r2, [r7, #4]
 800b8a2:	6852      	ldr	r2, [r2, #4]
 800b8a4:	0852      	lsrs	r2, r2, #1
 800b8a6:	441a      	add	r2, r3
 800b8a8:	687b      	ldr	r3, [r7, #4]
 800b8aa:	685b      	ldr	r3, [r3, #4]
 800b8ac:	fbb2 f3f3 	udiv	r3, r2, r3
 800b8b0:	b29b      	uxth	r3, r3
 800b8b2:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 800b8b4:	e086      	b.n	800b9c4 <UART_SetConfig+0x2474>
 800b8b6:	bf00      	nop
 800b8b8:	58024400 	.word	0x58024400
 800b8bc:	03d09000 	.word	0x03d09000
 800b8c0:	0003d090 	.word	0x0003d090
 800b8c4:	0007a120 	.word	0x0007a120
 800b8c8:	000f4240 	.word	0x000f4240
 800b8cc:	001e8480 	.word	0x001e8480
 800b8d0:	003d0900 	.word	0x003d0900
 800b8d4:	00516155 	.word	0x00516155
 800b8d8:	0061a800 	.word	0x0061a800
 800b8dc:	007a1200 	.word	0x007a1200
 800b8e0:	00a2c2aa 	.word	0x00a2c2aa
 800b8e4:	00f42400 	.word	0x00f42400
 800b8e8:	01e84800 	.word	0x01e84800
 800b8ec:	0001e848 	.word	0x0001e848
 800b8f0:	00051615 	.word	0x00051615
 800b8f4:	00061a80 	.word	0x00061a80
 800b8f8:	000a2c2a 	.word	0x000a2c2a
      case UART_CLOCKSOURCE_LSE:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16((uint32_t)LSE_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800b8fc:	687b      	ldr	r3, [r7, #4]
 800b8fe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b900:	2b00      	cmp	r3, #0
 800b902:	d04e      	beq.n	800b9a2 <UART_SetConfig+0x2452>
 800b904:	687b      	ldr	r3, [r7, #4]
 800b906:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b908:	2b01      	cmp	r3, #1
 800b90a:	d047      	beq.n	800b99c <UART_SetConfig+0x244c>
 800b90c:	687b      	ldr	r3, [r7, #4]
 800b90e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b910:	2b02      	cmp	r3, #2
 800b912:	d040      	beq.n	800b996 <UART_SetConfig+0x2446>
 800b914:	687b      	ldr	r3, [r7, #4]
 800b916:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b918:	2b03      	cmp	r3, #3
 800b91a:	d039      	beq.n	800b990 <UART_SetConfig+0x2440>
 800b91c:	687b      	ldr	r3, [r7, #4]
 800b91e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b920:	2b04      	cmp	r3, #4
 800b922:	d032      	beq.n	800b98a <UART_SetConfig+0x243a>
 800b924:	687b      	ldr	r3, [r7, #4]
 800b926:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b928:	2b05      	cmp	r3, #5
 800b92a:	d02b      	beq.n	800b984 <UART_SetConfig+0x2434>
 800b92c:	687b      	ldr	r3, [r7, #4]
 800b92e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b930:	2b06      	cmp	r3, #6
 800b932:	d024      	beq.n	800b97e <UART_SetConfig+0x242e>
 800b934:	687b      	ldr	r3, [r7, #4]
 800b936:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b938:	2b07      	cmp	r3, #7
 800b93a:	d01d      	beq.n	800b978 <UART_SetConfig+0x2428>
 800b93c:	687b      	ldr	r3, [r7, #4]
 800b93e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b940:	2b08      	cmp	r3, #8
 800b942:	d016      	beq.n	800b972 <UART_SetConfig+0x2422>
 800b944:	687b      	ldr	r3, [r7, #4]
 800b946:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b948:	2b09      	cmp	r3, #9
 800b94a:	d00f      	beq.n	800b96c <UART_SetConfig+0x241c>
 800b94c:	687b      	ldr	r3, [r7, #4]
 800b94e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b950:	2b0a      	cmp	r3, #10
 800b952:	d008      	beq.n	800b966 <UART_SetConfig+0x2416>
 800b954:	687b      	ldr	r3, [r7, #4]
 800b956:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b958:	2b0b      	cmp	r3, #11
 800b95a:	d101      	bne.n	800b960 <UART_SetConfig+0x2410>
 800b95c:	2380      	movs	r3, #128	; 0x80
 800b95e:	e022      	b.n	800b9a6 <UART_SetConfig+0x2456>
 800b960:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800b964:	e01f      	b.n	800b9a6 <UART_SetConfig+0x2456>
 800b966:	f44f 7380 	mov.w	r3, #256	; 0x100
 800b96a:	e01c      	b.n	800b9a6 <UART_SetConfig+0x2456>
 800b96c:	f44f 7300 	mov.w	r3, #512	; 0x200
 800b970:	e019      	b.n	800b9a6 <UART_SetConfig+0x2456>
 800b972:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800b976:	e016      	b.n	800b9a6 <UART_SetConfig+0x2456>
 800b978:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800b97c:	e013      	b.n	800b9a6 <UART_SetConfig+0x2456>
 800b97e:	f640 23aa 	movw	r3, #2730	; 0xaaa
 800b982:	e010      	b.n	800b9a6 <UART_SetConfig+0x2456>
 800b984:	f640 43cc 	movw	r3, #3276	; 0xccc
 800b988:	e00d      	b.n	800b9a6 <UART_SetConfig+0x2456>
 800b98a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800b98e:	e00a      	b.n	800b9a6 <UART_SetConfig+0x2456>
 800b990:	f241 5355 	movw	r3, #5461	; 0x1555
 800b994:	e007      	b.n	800b9a6 <UART_SetConfig+0x2456>
 800b996:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800b99a:	e004      	b.n	800b9a6 <UART_SetConfig+0x2456>
 800b99c:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 800b9a0:	e001      	b.n	800b9a6 <UART_SetConfig+0x2456>
 800b9a2:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800b9a6:	687a      	ldr	r2, [r7, #4]
 800b9a8:	6852      	ldr	r2, [r2, #4]
 800b9aa:	0852      	lsrs	r2, r2, #1
 800b9ac:	441a      	add	r2, r3
 800b9ae:	687b      	ldr	r3, [r7, #4]
 800b9b0:	685b      	ldr	r3, [r3, #4]
 800b9b2:	fbb2 f3f3 	udiv	r3, r2, r3
 800b9b6:	b29b      	uxth	r3, r3
 800b9b8:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 800b9ba:	e003      	b.n	800b9c4 <UART_SetConfig+0x2474>
      default:
        ret = HAL_ERROR;
 800b9bc:	2301      	movs	r3, #1
 800b9be:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
        break;
 800b9c2:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800b9c4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800b9c6:	2b0f      	cmp	r3, #15
 800b9c8:	d908      	bls.n	800b9dc <UART_SetConfig+0x248c>
 800b9ca:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800b9cc:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800b9d0:	d204      	bcs.n	800b9dc <UART_SetConfig+0x248c>
    {
      huart->Instance->BRR = usartdiv;
 800b9d2:	687b      	ldr	r3, [r7, #4]
 800b9d4:	681b      	ldr	r3, [r3, #0]
 800b9d6:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800b9d8:	60da      	str	r2, [r3, #12]
 800b9da:	e002      	b.n	800b9e2 <UART_SetConfig+0x2492>
    }
    else
    {
      ret = HAL_ERROR;
 800b9dc:	2301      	movs	r3, #1
 800b9de:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 800b9e2:	687b      	ldr	r3, [r7, #4]
 800b9e4:	2201      	movs	r2, #1
 800b9e6:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
  huart->NbRxDataToProcess = 1;
 800b9ea:	687b      	ldr	r3, [r7, #4]
 800b9ec:	2201      	movs	r2, #1
 800b9ee:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800b9f2:	687b      	ldr	r3, [r7, #4]
 800b9f4:	2200      	movs	r2, #0
 800b9f6:	66da      	str	r2, [r3, #108]	; 0x6c
  huart->TxISR = NULL;
 800b9f8:	687b      	ldr	r3, [r7, #4]
 800b9fa:	2200      	movs	r2, #0
 800b9fc:	671a      	str	r2, [r3, #112]	; 0x70

  return ret;
 800b9fe:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
}
 800ba02:	4618      	mov	r0, r3
 800ba04:	3740      	adds	r7, #64	; 0x40
 800ba06:	46bd      	mov	sp, r7
 800ba08:	e8bd 8890 	ldmia.w	sp!, {r4, r7, fp, pc}

0800ba0c <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800ba0c:	b580      	push	{r7, lr}
 800ba0e:	b082      	sub	sp, #8
 800ba10:	af00      	add	r7, sp, #0
 800ba12:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));
 800ba14:	687b      	ldr	r3, [r7, #4]
 800ba16:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800ba18:	2bff      	cmp	r3, #255	; 0xff
 800ba1a:	d904      	bls.n	800ba26 <UART_AdvFeatureConfig+0x1a>
 800ba1c:	f640 4149 	movw	r1, #3145	; 0xc49
 800ba20:	4899      	ldr	r0, [pc, #612]	; (800bc88 <UART_AdvFeatureConfig+0x27c>)
 800ba22:	f7f5 fb81 	bl	8001128 <assert_failed>

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800ba26:	687b      	ldr	r3, [r7, #4]
 800ba28:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800ba2a:	f003 0301 	and.w	r3, r3, #1
 800ba2e:	2b00      	cmp	r3, #0
 800ba30:	d018      	beq.n	800ba64 <UART_AdvFeatureConfig+0x58>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
 800ba32:	687b      	ldr	r3, [r7, #4]
 800ba34:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ba36:	2b00      	cmp	r3, #0
 800ba38:	d009      	beq.n	800ba4e <UART_AdvFeatureConfig+0x42>
 800ba3a:	687b      	ldr	r3, [r7, #4]
 800ba3c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ba3e:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800ba42:	d004      	beq.n	800ba4e <UART_AdvFeatureConfig+0x42>
 800ba44:	f640 414e 	movw	r1, #3150	; 0xc4e
 800ba48:	488f      	ldr	r0, [pc, #572]	; (800bc88 <UART_AdvFeatureConfig+0x27c>)
 800ba4a:	f7f5 fb6d 	bl	8001128 <assert_failed>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800ba4e:	687b      	ldr	r3, [r7, #4]
 800ba50:	681b      	ldr	r3, [r3, #0]
 800ba52:	685b      	ldr	r3, [r3, #4]
 800ba54:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 800ba58:	687b      	ldr	r3, [r7, #4]
 800ba5a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800ba5c:	687b      	ldr	r3, [r7, #4]
 800ba5e:	681b      	ldr	r3, [r3, #0]
 800ba60:	430a      	orrs	r2, r1
 800ba62:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800ba64:	687b      	ldr	r3, [r7, #4]
 800ba66:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800ba68:	f003 0302 	and.w	r3, r3, #2
 800ba6c:	2b00      	cmp	r3, #0
 800ba6e:	d018      	beq.n	800baa2 <UART_AdvFeatureConfig+0x96>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
 800ba70:	687b      	ldr	r3, [r7, #4]
 800ba72:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800ba74:	2b00      	cmp	r3, #0
 800ba76:	d009      	beq.n	800ba8c <UART_AdvFeatureConfig+0x80>
 800ba78:	687b      	ldr	r3, [r7, #4]
 800ba7a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800ba7c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800ba80:	d004      	beq.n	800ba8c <UART_AdvFeatureConfig+0x80>
 800ba82:	f640 4155 	movw	r1, #3157	; 0xc55
 800ba86:	4880      	ldr	r0, [pc, #512]	; (800bc88 <UART_AdvFeatureConfig+0x27c>)
 800ba88:	f7f5 fb4e 	bl	8001128 <assert_failed>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800ba8c:	687b      	ldr	r3, [r7, #4]
 800ba8e:	681b      	ldr	r3, [r3, #0]
 800ba90:	685b      	ldr	r3, [r3, #4]
 800ba92:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 800ba96:	687b      	ldr	r3, [r7, #4]
 800ba98:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800ba9a:	687b      	ldr	r3, [r7, #4]
 800ba9c:	681b      	ldr	r3, [r3, #0]
 800ba9e:	430a      	orrs	r2, r1
 800baa0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800baa2:	687b      	ldr	r3, [r7, #4]
 800baa4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800baa6:	f003 0304 	and.w	r3, r3, #4
 800baaa:	2b00      	cmp	r3, #0
 800baac:	d018      	beq.n	800bae0 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
 800baae:	687b      	ldr	r3, [r7, #4]
 800bab0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800bab2:	2b00      	cmp	r3, #0
 800bab4:	d009      	beq.n	800baca <UART_AdvFeatureConfig+0xbe>
 800bab6:	687b      	ldr	r3, [r7, #4]
 800bab8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800baba:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 800babe:	d004      	beq.n	800baca <UART_AdvFeatureConfig+0xbe>
 800bac0:	f640 415c 	movw	r1, #3164	; 0xc5c
 800bac4:	4870      	ldr	r0, [pc, #448]	; (800bc88 <UART_AdvFeatureConfig+0x27c>)
 800bac6:	f7f5 fb2f 	bl	8001128 <assert_failed>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800baca:	687b      	ldr	r3, [r7, #4]
 800bacc:	681b      	ldr	r3, [r3, #0]
 800bace:	685b      	ldr	r3, [r3, #4]
 800bad0:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 800bad4:	687b      	ldr	r3, [r7, #4]
 800bad6:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800bad8:	687b      	ldr	r3, [r7, #4]
 800bada:	681b      	ldr	r3, [r3, #0]
 800badc:	430a      	orrs	r2, r1
 800bade:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800bae0:	687b      	ldr	r3, [r7, #4]
 800bae2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800bae4:	f003 0308 	and.w	r3, r3, #8
 800bae8:	2b00      	cmp	r3, #0
 800baea:	d018      	beq.n	800bb1e <UART_AdvFeatureConfig+0x112>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
 800baec:	687b      	ldr	r3, [r7, #4]
 800baee:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800baf0:	2b00      	cmp	r3, #0
 800baf2:	d009      	beq.n	800bb08 <UART_AdvFeatureConfig+0xfc>
 800baf4:	687b      	ldr	r3, [r7, #4]
 800baf6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800baf8:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800bafc:	d004      	beq.n	800bb08 <UART_AdvFeatureConfig+0xfc>
 800bafe:	f640 4163 	movw	r1, #3171	; 0xc63
 800bb02:	4861      	ldr	r0, [pc, #388]	; (800bc88 <UART_AdvFeatureConfig+0x27c>)
 800bb04:	f7f5 fb10 	bl	8001128 <assert_failed>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800bb08:	687b      	ldr	r3, [r7, #4]
 800bb0a:	681b      	ldr	r3, [r3, #0]
 800bb0c:	685b      	ldr	r3, [r3, #4]
 800bb0e:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 800bb12:	687b      	ldr	r3, [r7, #4]
 800bb14:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800bb16:	687b      	ldr	r3, [r7, #4]
 800bb18:	681b      	ldr	r3, [r3, #0]
 800bb1a:	430a      	orrs	r2, r1
 800bb1c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800bb1e:	687b      	ldr	r3, [r7, #4]
 800bb20:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800bb22:	f003 0310 	and.w	r3, r3, #16
 800bb26:	2b00      	cmp	r3, #0
 800bb28:	d018      	beq.n	800bb5c <UART_AdvFeatureConfig+0x150>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
 800bb2a:	687b      	ldr	r3, [r7, #4]
 800bb2c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800bb2e:	2b00      	cmp	r3, #0
 800bb30:	d009      	beq.n	800bb46 <UART_AdvFeatureConfig+0x13a>
 800bb32:	687b      	ldr	r3, [r7, #4]
 800bb34:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800bb36:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800bb3a:	d004      	beq.n	800bb46 <UART_AdvFeatureConfig+0x13a>
 800bb3c:	f640 416a 	movw	r1, #3178	; 0xc6a
 800bb40:	4851      	ldr	r0, [pc, #324]	; (800bc88 <UART_AdvFeatureConfig+0x27c>)
 800bb42:	f7f5 faf1 	bl	8001128 <assert_failed>
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800bb46:	687b      	ldr	r3, [r7, #4]
 800bb48:	681b      	ldr	r3, [r3, #0]
 800bb4a:	689b      	ldr	r3, [r3, #8]
 800bb4c:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 800bb50:	687b      	ldr	r3, [r7, #4]
 800bb52:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800bb54:	687b      	ldr	r3, [r7, #4]
 800bb56:	681b      	ldr	r3, [r3, #0]
 800bb58:	430a      	orrs	r2, r1
 800bb5a:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800bb5c:	687b      	ldr	r3, [r7, #4]
 800bb5e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800bb60:	f003 0320 	and.w	r3, r3, #32
 800bb64:	2b00      	cmp	r3, #0
 800bb66:	d018      	beq.n	800bb9a <UART_AdvFeatureConfig+0x18e>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
 800bb68:	687b      	ldr	r3, [r7, #4]
 800bb6a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800bb6c:	2b00      	cmp	r3, #0
 800bb6e:	d009      	beq.n	800bb84 <UART_AdvFeatureConfig+0x178>
 800bb70:	687b      	ldr	r3, [r7, #4]
 800bb72:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800bb74:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800bb78:	d004      	beq.n	800bb84 <UART_AdvFeatureConfig+0x178>
 800bb7a:	f640 4171 	movw	r1, #3185	; 0xc71
 800bb7e:	4842      	ldr	r0, [pc, #264]	; (800bc88 <UART_AdvFeatureConfig+0x27c>)
 800bb80:	f7f5 fad2 	bl	8001128 <assert_failed>
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800bb84:	687b      	ldr	r3, [r7, #4]
 800bb86:	681b      	ldr	r3, [r3, #0]
 800bb88:	689b      	ldr	r3, [r3, #8]
 800bb8a:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 800bb8e:	687b      	ldr	r3, [r7, #4]
 800bb90:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800bb92:	687b      	ldr	r3, [r7, #4]
 800bb94:	681b      	ldr	r3, [r3, #0]
 800bb96:	430a      	orrs	r2, r1
 800bb98:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800bb9a:	687b      	ldr	r3, [r7, #4]
 800bb9c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800bb9e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800bba2:	2b00      	cmp	r3, #0
 800bba4:	f000 8082 	beq.w	800bcac <UART_AdvFeatureConfig+0x2a0>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
 800bba8:	687b      	ldr	r3, [r7, #4]
 800bbaa:	681b      	ldr	r3, [r3, #0]
 800bbac:	4a37      	ldr	r2, [pc, #220]	; (800bc8c <UART_AdvFeatureConfig+0x280>)
 800bbae:	4293      	cmp	r3, r2
 800bbb0:	d027      	beq.n	800bc02 <UART_AdvFeatureConfig+0x1f6>
 800bbb2:	687b      	ldr	r3, [r7, #4]
 800bbb4:	681b      	ldr	r3, [r3, #0]
 800bbb6:	4a36      	ldr	r2, [pc, #216]	; (800bc90 <UART_AdvFeatureConfig+0x284>)
 800bbb8:	4293      	cmp	r3, r2
 800bbba:	d022      	beq.n	800bc02 <UART_AdvFeatureConfig+0x1f6>
 800bbbc:	687b      	ldr	r3, [r7, #4]
 800bbbe:	681b      	ldr	r3, [r3, #0]
 800bbc0:	4a34      	ldr	r2, [pc, #208]	; (800bc94 <UART_AdvFeatureConfig+0x288>)
 800bbc2:	4293      	cmp	r3, r2
 800bbc4:	d01d      	beq.n	800bc02 <UART_AdvFeatureConfig+0x1f6>
 800bbc6:	687b      	ldr	r3, [r7, #4]
 800bbc8:	681b      	ldr	r3, [r3, #0]
 800bbca:	4a33      	ldr	r2, [pc, #204]	; (800bc98 <UART_AdvFeatureConfig+0x28c>)
 800bbcc:	4293      	cmp	r3, r2
 800bbce:	d018      	beq.n	800bc02 <UART_AdvFeatureConfig+0x1f6>
 800bbd0:	687b      	ldr	r3, [r7, #4]
 800bbd2:	681b      	ldr	r3, [r3, #0]
 800bbd4:	4a31      	ldr	r2, [pc, #196]	; (800bc9c <UART_AdvFeatureConfig+0x290>)
 800bbd6:	4293      	cmp	r3, r2
 800bbd8:	d013      	beq.n	800bc02 <UART_AdvFeatureConfig+0x1f6>
 800bbda:	687b      	ldr	r3, [r7, #4]
 800bbdc:	681b      	ldr	r3, [r3, #0]
 800bbde:	4a30      	ldr	r2, [pc, #192]	; (800bca0 <UART_AdvFeatureConfig+0x294>)
 800bbe0:	4293      	cmp	r3, r2
 800bbe2:	d00e      	beq.n	800bc02 <UART_AdvFeatureConfig+0x1f6>
 800bbe4:	687b      	ldr	r3, [r7, #4]
 800bbe6:	681b      	ldr	r3, [r3, #0]
 800bbe8:	4a2e      	ldr	r2, [pc, #184]	; (800bca4 <UART_AdvFeatureConfig+0x298>)
 800bbea:	4293      	cmp	r3, r2
 800bbec:	d009      	beq.n	800bc02 <UART_AdvFeatureConfig+0x1f6>
 800bbee:	687b      	ldr	r3, [r7, #4]
 800bbf0:	681b      	ldr	r3, [r3, #0]
 800bbf2:	4a2d      	ldr	r2, [pc, #180]	; (800bca8 <UART_AdvFeatureConfig+0x29c>)
 800bbf4:	4293      	cmp	r3, r2
 800bbf6:	d004      	beq.n	800bc02 <UART_AdvFeatureConfig+0x1f6>
 800bbf8:	f640 4178 	movw	r1, #3192	; 0xc78
 800bbfc:	4822      	ldr	r0, [pc, #136]	; (800bc88 <UART_AdvFeatureConfig+0x27c>)
 800bbfe:	f7f5 fa93 	bl	8001128 <assert_failed>
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
 800bc02:	687b      	ldr	r3, [r7, #4]
 800bc04:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800bc06:	2b00      	cmp	r3, #0
 800bc08:	d009      	beq.n	800bc1e <UART_AdvFeatureConfig+0x212>
 800bc0a:	687b      	ldr	r3, [r7, #4]
 800bc0c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800bc0e:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800bc12:	d004      	beq.n	800bc1e <UART_AdvFeatureConfig+0x212>
 800bc14:	f640 4179 	movw	r1, #3193	; 0xc79
 800bc18:	481b      	ldr	r0, [pc, #108]	; (800bc88 <UART_AdvFeatureConfig+0x27c>)
 800bc1a:	f7f5 fa85 	bl	8001128 <assert_failed>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800bc1e:	687b      	ldr	r3, [r7, #4]
 800bc20:	681b      	ldr	r3, [r3, #0]
 800bc22:	685b      	ldr	r3, [r3, #4]
 800bc24:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 800bc28:	687b      	ldr	r3, [r7, #4]
 800bc2a:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800bc2c:	687b      	ldr	r3, [r7, #4]
 800bc2e:	681b      	ldr	r3, [r3, #0]
 800bc30:	430a      	orrs	r2, r1
 800bc32:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800bc34:	687b      	ldr	r3, [r7, #4]
 800bc36:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800bc38:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800bc3c:	d136      	bne.n	800bcac <UART_AdvFeatureConfig+0x2a0>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
 800bc3e:	687b      	ldr	r3, [r7, #4]
 800bc40:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800bc42:	2b00      	cmp	r3, #0
 800bc44:	d013      	beq.n	800bc6e <UART_AdvFeatureConfig+0x262>
 800bc46:	687b      	ldr	r3, [r7, #4]
 800bc48:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800bc4a:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800bc4e:	d00e      	beq.n	800bc6e <UART_AdvFeatureConfig+0x262>
 800bc50:	687b      	ldr	r3, [r7, #4]
 800bc52:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800bc54:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800bc58:	d009      	beq.n	800bc6e <UART_AdvFeatureConfig+0x262>
 800bc5a:	687b      	ldr	r3, [r7, #4]
 800bc5c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800bc5e:	f5b3 0fc0 	cmp.w	r3, #6291456	; 0x600000
 800bc62:	d004      	beq.n	800bc6e <UART_AdvFeatureConfig+0x262>
 800bc64:	f640 417e 	movw	r1, #3198	; 0xc7e
 800bc68:	4807      	ldr	r0, [pc, #28]	; (800bc88 <UART_AdvFeatureConfig+0x27c>)
 800bc6a:	f7f5 fa5d 	bl	8001128 <assert_failed>
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800bc6e:	687b      	ldr	r3, [r7, #4]
 800bc70:	681b      	ldr	r3, [r3, #0]
 800bc72:	685b      	ldr	r3, [r3, #4]
 800bc74:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 800bc78:	687b      	ldr	r3, [r7, #4]
 800bc7a:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 800bc7c:	687b      	ldr	r3, [r7, #4]
 800bc7e:	681b      	ldr	r3, [r3, #0]
 800bc80:	430a      	orrs	r2, r1
 800bc82:	605a      	str	r2, [r3, #4]
 800bc84:	e012      	b.n	800bcac <UART_AdvFeatureConfig+0x2a0>
 800bc86:	bf00      	nop
 800bc88:	08010c74 	.word	0x08010c74
 800bc8c:	40011000 	.word	0x40011000
 800bc90:	40004400 	.word	0x40004400
 800bc94:	40004800 	.word	0x40004800
 800bc98:	40004c00 	.word	0x40004c00
 800bc9c:	40005000 	.word	0x40005000
 800bca0:	40011400 	.word	0x40011400
 800bca4:	40007800 	.word	0x40007800
 800bca8:	40007c00 	.word	0x40007c00
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800bcac:	687b      	ldr	r3, [r7, #4]
 800bcae:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800bcb0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800bcb4:	2b00      	cmp	r3, #0
 800bcb6:	d018      	beq.n	800bcea <UART_AdvFeatureConfig+0x2de>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
 800bcb8:	687b      	ldr	r3, [r7, #4]
 800bcba:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800bcbc:	2b00      	cmp	r3, #0
 800bcbe:	d009      	beq.n	800bcd4 <UART_AdvFeatureConfig+0x2c8>
 800bcc0:	687b      	ldr	r3, [r7, #4]
 800bcc2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800bcc4:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 800bcc8:	d004      	beq.n	800bcd4 <UART_AdvFeatureConfig+0x2c8>
 800bcca:	f640 4186 	movw	r1, #3206	; 0xc86
 800bcce:	4809      	ldr	r0, [pc, #36]	; (800bcf4 <UART_AdvFeatureConfig+0x2e8>)
 800bcd0:	f7f5 fa2a 	bl	8001128 <assert_failed>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800bcd4:	687b      	ldr	r3, [r7, #4]
 800bcd6:	681b      	ldr	r3, [r3, #0]
 800bcd8:	685b      	ldr	r3, [r3, #4]
 800bcda:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 800bcde:	687b      	ldr	r3, [r7, #4]
 800bce0:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800bce2:	687b      	ldr	r3, [r7, #4]
 800bce4:	681b      	ldr	r3, [r3, #0]
 800bce6:	430a      	orrs	r2, r1
 800bce8:	605a      	str	r2, [r3, #4]
  }
}
 800bcea:	bf00      	nop
 800bcec:	3708      	adds	r7, #8
 800bcee:	46bd      	mov	sp, r7
 800bcf0:	bd80      	pop	{r7, pc}
 800bcf2:	bf00      	nop
 800bcf4:	08010c74 	.word	0x08010c74

0800bcf8 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800bcf8:	b580      	push	{r7, lr}
 800bcfa:	b086      	sub	sp, #24
 800bcfc:	af02      	add	r7, sp, #8
 800bcfe:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800bd00:	687b      	ldr	r3, [r7, #4]
 800bd02:	2200      	movs	r2, #0
 800bd04:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Init tickstart for timeout managment*/
  tickstart = HAL_GetTick();
 800bd08:	f7f5 fe6a 	bl	80019e0 <HAL_GetTick>
 800bd0c:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800bd0e:	687b      	ldr	r3, [r7, #4]
 800bd10:	681b      	ldr	r3, [r3, #0]
 800bd12:	681b      	ldr	r3, [r3, #0]
 800bd14:	f003 0308 	and.w	r3, r3, #8
 800bd18:	2b08      	cmp	r3, #8
 800bd1a:	d10e      	bne.n	800bd3a <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800bd1c:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800bd20:	9300      	str	r3, [sp, #0]
 800bd22:	68fb      	ldr	r3, [r7, #12]
 800bd24:	2200      	movs	r2, #0
 800bd26:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 800bd2a:	6878      	ldr	r0, [r7, #4]
 800bd2c:	f000 f82c 	bl	800bd88 <UART_WaitOnFlagUntilTimeout>
 800bd30:	4603      	mov	r3, r0
 800bd32:	2b00      	cmp	r3, #0
 800bd34:	d001      	beq.n	800bd3a <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800bd36:	2303      	movs	r3, #3
 800bd38:	e022      	b.n	800bd80 <UART_CheckIdleState+0x88>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800bd3a:	687b      	ldr	r3, [r7, #4]
 800bd3c:	681b      	ldr	r3, [r3, #0]
 800bd3e:	681b      	ldr	r3, [r3, #0]
 800bd40:	f003 0304 	and.w	r3, r3, #4
 800bd44:	2b04      	cmp	r3, #4
 800bd46:	d10e      	bne.n	800bd66 <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800bd48:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800bd4c:	9300      	str	r3, [sp, #0]
 800bd4e:	68fb      	ldr	r3, [r7, #12]
 800bd50:	2200      	movs	r2, #0
 800bd52:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 800bd56:	6878      	ldr	r0, [r7, #4]
 800bd58:	f000 f816 	bl	800bd88 <UART_WaitOnFlagUntilTimeout>
 800bd5c:	4603      	mov	r3, r0
 800bd5e:	2b00      	cmp	r3, #0
 800bd60:	d001      	beq.n	800bd66 <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800bd62:	2303      	movs	r3, #3
 800bd64:	e00c      	b.n	800bd80 <UART_CheckIdleState+0x88>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800bd66:	687b      	ldr	r3, [r7, #4]
 800bd68:	2220      	movs	r2, #32
 800bd6a:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->RxState = HAL_UART_STATE_READY;
 800bd6e:	687b      	ldr	r3, [r7, #4]
 800bd70:	2220      	movs	r2, #32
 800bd72:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  __HAL_UNLOCK(huart);
 800bd76:	687b      	ldr	r3, [r7, #4]
 800bd78:	2200      	movs	r2, #0
 800bd7a:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

  return HAL_OK;
 800bd7e:	2300      	movs	r3, #0
}
 800bd80:	4618      	mov	r0, r3
 800bd82:	3710      	adds	r7, #16
 800bd84:	46bd      	mov	sp, r7
 800bd86:	bd80      	pop	{r7, pc}

0800bd88 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800bd88:	b580      	push	{r7, lr}
 800bd8a:	b084      	sub	sp, #16
 800bd8c:	af00      	add	r7, sp, #0
 800bd8e:	60f8      	str	r0, [r7, #12]
 800bd90:	60b9      	str	r1, [r7, #8]
 800bd92:	603b      	str	r3, [r7, #0]
 800bd94:	4613      	mov	r3, r2
 800bd96:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800bd98:	e062      	b.n	800be60 <UART_WaitOnFlagUntilTimeout+0xd8>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800bd9a:	69bb      	ldr	r3, [r7, #24]
 800bd9c:	f1b3 3fff 	cmp.w	r3, #4294967295
 800bda0:	d05e      	beq.n	800be60 <UART_WaitOnFlagUntilTimeout+0xd8>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800bda2:	f7f5 fe1d 	bl	80019e0 <HAL_GetTick>
 800bda6:	4602      	mov	r2, r0
 800bda8:	683b      	ldr	r3, [r7, #0]
 800bdaa:	1ad3      	subs	r3, r2, r3
 800bdac:	69ba      	ldr	r2, [r7, #24]
 800bdae:	429a      	cmp	r2, r3
 800bdb0:	d302      	bcc.n	800bdb8 <UART_WaitOnFlagUntilTimeout+0x30>
 800bdb2:	69bb      	ldr	r3, [r7, #24]
 800bdb4:	2b00      	cmp	r3, #0
 800bdb6:	d11d      	bne.n	800bdf4 <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
 800bdb8:	68fb      	ldr	r3, [r7, #12]
 800bdba:	681b      	ldr	r3, [r3, #0]
 800bdbc:	681a      	ldr	r2, [r3, #0]
 800bdbe:	68fb      	ldr	r3, [r7, #12]
 800bdc0:	681b      	ldr	r3, [r3, #0]
 800bdc2:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 800bdc6:	601a      	str	r2, [r3, #0]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800bdc8:	68fb      	ldr	r3, [r7, #12]
 800bdca:	681b      	ldr	r3, [r3, #0]
 800bdcc:	689a      	ldr	r2, [r3, #8]
 800bdce:	68fb      	ldr	r3, [r7, #12]
 800bdd0:	681b      	ldr	r3, [r3, #0]
 800bdd2:	f022 0201 	bic.w	r2, r2, #1
 800bdd6:	609a      	str	r2, [r3, #8]

        huart->gState = HAL_UART_STATE_READY;
 800bdd8:	68fb      	ldr	r3, [r7, #12]
 800bdda:	2220      	movs	r2, #32
 800bddc:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
        huart->RxState = HAL_UART_STATE_READY;
 800bde0:	68fb      	ldr	r3, [r7, #12]
 800bde2:	2220      	movs	r2, #32
 800bde4:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

        __HAL_UNLOCK(huart);
 800bde8:	68fb      	ldr	r3, [r7, #12]
 800bdea:	2200      	movs	r2, #0
 800bdec:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

        return HAL_TIMEOUT;
 800bdf0:	2303      	movs	r3, #3
 800bdf2:	e045      	b.n	800be80 <UART_WaitOnFlagUntilTimeout+0xf8>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 800bdf4:	68fb      	ldr	r3, [r7, #12]
 800bdf6:	681b      	ldr	r3, [r3, #0]
 800bdf8:	681b      	ldr	r3, [r3, #0]
 800bdfa:	f003 0304 	and.w	r3, r3, #4
 800bdfe:	2b00      	cmp	r3, #0
 800be00:	d02e      	beq.n	800be60 <UART_WaitOnFlagUntilTimeout+0xd8>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800be02:	68fb      	ldr	r3, [r7, #12]
 800be04:	681b      	ldr	r3, [r3, #0]
 800be06:	69db      	ldr	r3, [r3, #28]
 800be08:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800be0c:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800be10:	d126      	bne.n	800be60 <UART_WaitOnFlagUntilTimeout+0xd8>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800be12:	68fb      	ldr	r3, [r7, #12]
 800be14:	681b      	ldr	r3, [r3, #0]
 800be16:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800be1a:	621a      	str	r2, [r3, #32]
          
          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
 800be1c:	68fb      	ldr	r3, [r7, #12]
 800be1e:	681b      	ldr	r3, [r3, #0]
 800be20:	681a      	ldr	r2, [r3, #0]
 800be22:	68fb      	ldr	r3, [r7, #12]
 800be24:	681b      	ldr	r3, [r3, #0]
 800be26:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 800be2a:	601a      	str	r2, [r3, #0]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800be2c:	68fb      	ldr	r3, [r7, #12]
 800be2e:	681b      	ldr	r3, [r3, #0]
 800be30:	689a      	ldr	r2, [r3, #8]
 800be32:	68fb      	ldr	r3, [r7, #12]
 800be34:	681b      	ldr	r3, [r3, #0]
 800be36:	f022 0201 	bic.w	r2, r2, #1
 800be3a:	609a      	str	r2, [r3, #8]

          huart->gState = HAL_UART_STATE_READY;
 800be3c:	68fb      	ldr	r3, [r7, #12]
 800be3e:	2220      	movs	r2, #32
 800be40:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
          huart->RxState = HAL_UART_STATE_READY;
 800be44:	68fb      	ldr	r3, [r7, #12]
 800be46:	2220      	movs	r2, #32
 800be48:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800be4c:	68fb      	ldr	r3, [r7, #12]
 800be4e:	2220      	movs	r2, #32
 800be50:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
          
          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800be54:	68fb      	ldr	r3, [r7, #12]
 800be56:	2200      	movs	r2, #0
 800be58:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c
          
          return HAL_TIMEOUT;
 800be5c:	2303      	movs	r3, #3
 800be5e:	e00f      	b.n	800be80 <UART_WaitOnFlagUntilTimeout+0xf8>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800be60:	68fb      	ldr	r3, [r7, #12]
 800be62:	681b      	ldr	r3, [r3, #0]
 800be64:	69da      	ldr	r2, [r3, #28]
 800be66:	68bb      	ldr	r3, [r7, #8]
 800be68:	4013      	ands	r3, r2
 800be6a:	68ba      	ldr	r2, [r7, #8]
 800be6c:	429a      	cmp	r2, r3
 800be6e:	bf0c      	ite	eq
 800be70:	2301      	moveq	r3, #1
 800be72:	2300      	movne	r3, #0
 800be74:	b2db      	uxtb	r3, r3
 800be76:	461a      	mov	r2, r3
 800be78:	79fb      	ldrb	r3, [r7, #7]
 800be7a:	429a      	cmp	r2, r3
 800be7c:	d08d      	beq.n	800bd9a <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800be7e:	2300      	movs	r3, #0
}
 800be80:	4618      	mov	r0, r3
 800be82:	3710      	adds	r7, #16
 800be84:	46bd      	mov	sp, r7
 800be86:	bd80      	pop	{r7, pc}

0800be88 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 800be88:	b580      	push	{r7, lr}
 800be8a:	b084      	sub	sp, #16
 800be8c:	af00      	add	r7, sp, #0
 800be8e:	6078      	str	r0, [r7, #4]
  uint32_t tmpcr1;

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
 800be90:	687b      	ldr	r3, [r7, #4]
 800be92:	681b      	ldr	r3, [r3, #0]
 800be94:	4a2e      	ldr	r2, [pc, #184]	; (800bf50 <HAL_UARTEx_DisableFifoMode+0xc8>)
 800be96:	4293      	cmp	r3, r2
 800be98:	d027      	beq.n	800beea <HAL_UARTEx_DisableFifoMode+0x62>
 800be9a:	687b      	ldr	r3, [r7, #4]
 800be9c:	681b      	ldr	r3, [r3, #0]
 800be9e:	4a2d      	ldr	r2, [pc, #180]	; (800bf54 <HAL_UARTEx_DisableFifoMode+0xcc>)
 800bea0:	4293      	cmp	r3, r2
 800bea2:	d022      	beq.n	800beea <HAL_UARTEx_DisableFifoMode+0x62>
 800bea4:	687b      	ldr	r3, [r7, #4]
 800bea6:	681b      	ldr	r3, [r3, #0]
 800bea8:	4a2b      	ldr	r2, [pc, #172]	; (800bf58 <HAL_UARTEx_DisableFifoMode+0xd0>)
 800beaa:	4293      	cmp	r3, r2
 800beac:	d01d      	beq.n	800beea <HAL_UARTEx_DisableFifoMode+0x62>
 800beae:	687b      	ldr	r3, [r7, #4]
 800beb0:	681b      	ldr	r3, [r3, #0]
 800beb2:	4a2a      	ldr	r2, [pc, #168]	; (800bf5c <HAL_UARTEx_DisableFifoMode+0xd4>)
 800beb4:	4293      	cmp	r3, r2
 800beb6:	d018      	beq.n	800beea <HAL_UARTEx_DisableFifoMode+0x62>
 800beb8:	687b      	ldr	r3, [r7, #4]
 800beba:	681b      	ldr	r3, [r3, #0]
 800bebc:	4a28      	ldr	r2, [pc, #160]	; (800bf60 <HAL_UARTEx_DisableFifoMode+0xd8>)
 800bebe:	4293      	cmp	r3, r2
 800bec0:	d013      	beq.n	800beea <HAL_UARTEx_DisableFifoMode+0x62>
 800bec2:	687b      	ldr	r3, [r7, #4]
 800bec4:	681b      	ldr	r3, [r3, #0]
 800bec6:	4a27      	ldr	r2, [pc, #156]	; (800bf64 <HAL_UARTEx_DisableFifoMode+0xdc>)
 800bec8:	4293      	cmp	r3, r2
 800beca:	d00e      	beq.n	800beea <HAL_UARTEx_DisableFifoMode+0x62>
 800becc:	687b      	ldr	r3, [r7, #4]
 800bece:	681b      	ldr	r3, [r3, #0]
 800bed0:	4a25      	ldr	r2, [pc, #148]	; (800bf68 <HAL_UARTEx_DisableFifoMode+0xe0>)
 800bed2:	4293      	cmp	r3, r2
 800bed4:	d009      	beq.n	800beea <HAL_UARTEx_DisableFifoMode+0x62>
 800bed6:	687b      	ldr	r3, [r7, #4]
 800bed8:	681b      	ldr	r3, [r3, #0]
 800beda:	4a24      	ldr	r2, [pc, #144]	; (800bf6c <HAL_UARTEx_DisableFifoMode+0xe4>)
 800bedc:	4293      	cmp	r3, r2
 800bede:	d004      	beq.n	800beea <HAL_UARTEx_DisableFifoMode+0x62>
 800bee0:	f240 2111 	movw	r1, #529	; 0x211
 800bee4:	4822      	ldr	r0, [pc, #136]	; (800bf70 <HAL_UARTEx_DisableFifoMode+0xe8>)
 800bee6:	f7f5 f91f 	bl	8001128 <assert_failed>

  /* Process Locked */
  __HAL_LOCK(huart);
 800beea:	687b      	ldr	r3, [r7, #4]
 800beec:	f893 307c 	ldrb.w	r3, [r3, #124]	; 0x7c
 800bef0:	2b01      	cmp	r3, #1
 800bef2:	d101      	bne.n	800bef8 <HAL_UARTEx_DisableFifoMode+0x70>
 800bef4:	2302      	movs	r3, #2
 800bef6:	e027      	b.n	800bf48 <HAL_UARTEx_DisableFifoMode+0xc0>
 800bef8:	687b      	ldr	r3, [r7, #4]
 800befa:	2201      	movs	r2, #1
 800befc:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

  huart->gState = HAL_UART_STATE_BUSY;
 800bf00:	687b      	ldr	r3, [r7, #4]
 800bf02:	2224      	movs	r2, #36	; 0x24
 800bf04:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800bf08:	687b      	ldr	r3, [r7, #4]
 800bf0a:	681b      	ldr	r3, [r3, #0]
 800bf0c:	681b      	ldr	r3, [r3, #0]
 800bf0e:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800bf10:	687b      	ldr	r3, [r7, #4]
 800bf12:	681b      	ldr	r3, [r3, #0]
 800bf14:	681a      	ldr	r2, [r3, #0]
 800bf16:	687b      	ldr	r3, [r7, #4]
 800bf18:	681b      	ldr	r3, [r3, #0]
 800bf1a:	f022 0201 	bic.w	r2, r2, #1
 800bf1e:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 800bf20:	68fb      	ldr	r3, [r7, #12]
 800bf22:	f023 5300 	bic.w	r3, r3, #536870912	; 0x20000000
 800bf26:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 800bf28:	687b      	ldr	r3, [r7, #4]
 800bf2a:	2200      	movs	r2, #0
 800bf2c:	665a      	str	r2, [r3, #100]	; 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800bf2e:	687b      	ldr	r3, [r7, #4]
 800bf30:	681b      	ldr	r3, [r3, #0]
 800bf32:	68fa      	ldr	r2, [r7, #12]
 800bf34:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800bf36:	687b      	ldr	r3, [r7, #4]
 800bf38:	2220      	movs	r2, #32
 800bf3a:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800bf3e:	687b      	ldr	r3, [r7, #4]
 800bf40:	2200      	movs	r2, #0
 800bf42:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

  return HAL_OK;
 800bf46:	2300      	movs	r3, #0
}
 800bf48:	4618      	mov	r0, r3
 800bf4a:	3710      	adds	r7, #16
 800bf4c:	46bd      	mov	sp, r7
 800bf4e:	bd80      	pop	{r7, pc}
 800bf50:	40011000 	.word	0x40011000
 800bf54:	40004400 	.word	0x40004400
 800bf58:	40004800 	.word	0x40004800
 800bf5c:	40004c00 	.word	0x40004c00
 800bf60:	40005000 	.word	0x40005000
 800bf64:	40011400 	.word	0x40011400
 800bf68:	40007800 	.word	0x40007800
 800bf6c:	40007c00 	.word	0x40007c00
 800bf70:	08010cb0 	.word	0x08010cb0

0800bf74 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800bf74:	b580      	push	{r7, lr}
 800bf76:	b084      	sub	sp, #16
 800bf78:	af00      	add	r7, sp, #0
 800bf7a:	6078      	str	r0, [r7, #4]
 800bf7c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
 800bf7e:	687b      	ldr	r3, [r7, #4]
 800bf80:	681b      	ldr	r3, [r3, #0]
 800bf82:	4a40      	ldr	r2, [pc, #256]	; (800c084 <HAL_UARTEx_SetTxFifoThreshold+0x110>)
 800bf84:	4293      	cmp	r3, r2
 800bf86:	d027      	beq.n	800bfd8 <HAL_UARTEx_SetTxFifoThreshold+0x64>
 800bf88:	687b      	ldr	r3, [r7, #4]
 800bf8a:	681b      	ldr	r3, [r3, #0]
 800bf8c:	4a3e      	ldr	r2, [pc, #248]	; (800c088 <HAL_UARTEx_SetTxFifoThreshold+0x114>)
 800bf8e:	4293      	cmp	r3, r2
 800bf90:	d022      	beq.n	800bfd8 <HAL_UARTEx_SetTxFifoThreshold+0x64>
 800bf92:	687b      	ldr	r3, [r7, #4]
 800bf94:	681b      	ldr	r3, [r3, #0]
 800bf96:	4a3d      	ldr	r2, [pc, #244]	; (800c08c <HAL_UARTEx_SetTxFifoThreshold+0x118>)
 800bf98:	4293      	cmp	r3, r2
 800bf9a:	d01d      	beq.n	800bfd8 <HAL_UARTEx_SetTxFifoThreshold+0x64>
 800bf9c:	687b      	ldr	r3, [r7, #4]
 800bf9e:	681b      	ldr	r3, [r3, #0]
 800bfa0:	4a3b      	ldr	r2, [pc, #236]	; (800c090 <HAL_UARTEx_SetTxFifoThreshold+0x11c>)
 800bfa2:	4293      	cmp	r3, r2
 800bfa4:	d018      	beq.n	800bfd8 <HAL_UARTEx_SetTxFifoThreshold+0x64>
 800bfa6:	687b      	ldr	r3, [r7, #4]
 800bfa8:	681b      	ldr	r3, [r3, #0]
 800bfaa:	4a3a      	ldr	r2, [pc, #232]	; (800c094 <HAL_UARTEx_SetTxFifoThreshold+0x120>)
 800bfac:	4293      	cmp	r3, r2
 800bfae:	d013      	beq.n	800bfd8 <HAL_UARTEx_SetTxFifoThreshold+0x64>
 800bfb0:	687b      	ldr	r3, [r7, #4]
 800bfb2:	681b      	ldr	r3, [r3, #0]
 800bfb4:	4a38      	ldr	r2, [pc, #224]	; (800c098 <HAL_UARTEx_SetTxFifoThreshold+0x124>)
 800bfb6:	4293      	cmp	r3, r2
 800bfb8:	d00e      	beq.n	800bfd8 <HAL_UARTEx_SetTxFifoThreshold+0x64>
 800bfba:	687b      	ldr	r3, [r7, #4]
 800bfbc:	681b      	ldr	r3, [r3, #0]
 800bfbe:	4a37      	ldr	r2, [pc, #220]	; (800c09c <HAL_UARTEx_SetTxFifoThreshold+0x128>)
 800bfc0:	4293      	cmp	r3, r2
 800bfc2:	d009      	beq.n	800bfd8 <HAL_UARTEx_SetTxFifoThreshold+0x64>
 800bfc4:	687b      	ldr	r3, [r7, #4]
 800bfc6:	681b      	ldr	r3, [r3, #0]
 800bfc8:	4a35      	ldr	r2, [pc, #212]	; (800c0a0 <HAL_UARTEx_SetTxFifoThreshold+0x12c>)
 800bfca:	4293      	cmp	r3, r2
 800bfcc:	d004      	beq.n	800bfd8 <HAL_UARTEx_SetTxFifoThreshold+0x64>
 800bfce:	f240 213f 	movw	r1, #575	; 0x23f
 800bfd2:	4834      	ldr	r0, [pc, #208]	; (800c0a4 <HAL_UARTEx_SetTxFifoThreshold+0x130>)
 800bfd4:	f7f5 f8a8 	bl	8001128 <assert_failed>
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));
 800bfd8:	683b      	ldr	r3, [r7, #0]
 800bfda:	2b00      	cmp	r3, #0
 800bfdc:	d018      	beq.n	800c010 <HAL_UARTEx_SetTxFifoThreshold+0x9c>
 800bfde:	683b      	ldr	r3, [r7, #0]
 800bfe0:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800bfe4:	d014      	beq.n	800c010 <HAL_UARTEx_SetTxFifoThreshold+0x9c>
 800bfe6:	683b      	ldr	r3, [r7, #0]
 800bfe8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800bfec:	d010      	beq.n	800c010 <HAL_UARTEx_SetTxFifoThreshold+0x9c>
 800bfee:	683b      	ldr	r3, [r7, #0]
 800bff0:	f1b3 4fc0 	cmp.w	r3, #1610612736	; 0x60000000
 800bff4:	d00c      	beq.n	800c010 <HAL_UARTEx_SetTxFifoThreshold+0x9c>
 800bff6:	683b      	ldr	r3, [r7, #0]
 800bff8:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800bffc:	d008      	beq.n	800c010 <HAL_UARTEx_SetTxFifoThreshold+0x9c>
 800bffe:	683b      	ldr	r3, [r7, #0]
 800c000:	f1b3 4f20 	cmp.w	r3, #2684354560	; 0xa0000000
 800c004:	d004      	beq.n	800c010 <HAL_UARTEx_SetTxFifoThreshold+0x9c>
 800c006:	f44f 7110 	mov.w	r1, #576	; 0x240
 800c00a:	4826      	ldr	r0, [pc, #152]	; (800c0a4 <HAL_UARTEx_SetTxFifoThreshold+0x130>)
 800c00c:	f7f5 f88c 	bl	8001128 <assert_failed>

  /* Process Locked */
  __HAL_LOCK(huart);
 800c010:	687b      	ldr	r3, [r7, #4]
 800c012:	f893 307c 	ldrb.w	r3, [r3, #124]	; 0x7c
 800c016:	2b01      	cmp	r3, #1
 800c018:	d101      	bne.n	800c01e <HAL_UARTEx_SetTxFifoThreshold+0xaa>
 800c01a:	2302      	movs	r3, #2
 800c01c:	e02d      	b.n	800c07a <HAL_UARTEx_SetTxFifoThreshold+0x106>
 800c01e:	687b      	ldr	r3, [r7, #4]
 800c020:	2201      	movs	r2, #1
 800c022:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

  huart->gState = HAL_UART_STATE_BUSY;
 800c026:	687b      	ldr	r3, [r7, #4]
 800c028:	2224      	movs	r2, #36	; 0x24
 800c02a:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800c02e:	687b      	ldr	r3, [r7, #4]
 800c030:	681b      	ldr	r3, [r3, #0]
 800c032:	681b      	ldr	r3, [r3, #0]
 800c034:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800c036:	687b      	ldr	r3, [r7, #4]
 800c038:	681b      	ldr	r3, [r3, #0]
 800c03a:	681a      	ldr	r2, [r3, #0]
 800c03c:	687b      	ldr	r3, [r7, #4]
 800c03e:	681b      	ldr	r3, [r3, #0]
 800c040:	f022 0201 	bic.w	r2, r2, #1
 800c044:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 800c046:	687b      	ldr	r3, [r7, #4]
 800c048:	681b      	ldr	r3, [r3, #0]
 800c04a:	689b      	ldr	r3, [r3, #8]
 800c04c:	f023 4160 	bic.w	r1, r3, #3758096384	; 0xe0000000
 800c050:	687b      	ldr	r3, [r7, #4]
 800c052:	681b      	ldr	r3, [r3, #0]
 800c054:	683a      	ldr	r2, [r7, #0]
 800c056:	430a      	orrs	r2, r1
 800c058:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800c05a:	6878      	ldr	r0, [r7, #4]
 800c05c:	f000 f8be 	bl	800c1dc <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800c060:	687b      	ldr	r3, [r7, #4]
 800c062:	681b      	ldr	r3, [r3, #0]
 800c064:	68fa      	ldr	r2, [r7, #12]
 800c066:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800c068:	687b      	ldr	r3, [r7, #4]
 800c06a:	2220      	movs	r2, #32
 800c06c:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800c070:	687b      	ldr	r3, [r7, #4]
 800c072:	2200      	movs	r2, #0
 800c074:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

  return HAL_OK;
 800c078:	2300      	movs	r3, #0
}
 800c07a:	4618      	mov	r0, r3
 800c07c:	3710      	adds	r7, #16
 800c07e:	46bd      	mov	sp, r7
 800c080:	bd80      	pop	{r7, pc}
 800c082:	bf00      	nop
 800c084:	40011000 	.word	0x40011000
 800c088:	40004400 	.word	0x40004400
 800c08c:	40004800 	.word	0x40004800
 800c090:	40004c00 	.word	0x40004c00
 800c094:	40005000 	.word	0x40005000
 800c098:	40011400 	.word	0x40011400
 800c09c:	40007800 	.word	0x40007800
 800c0a0:	40007c00 	.word	0x40007c00
 800c0a4:	08010cb0 	.word	0x08010cb0

0800c0a8 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800c0a8:	b580      	push	{r7, lr}
 800c0aa:	b084      	sub	sp, #16
 800c0ac:	af00      	add	r7, sp, #0
 800c0ae:	6078      	str	r0, [r7, #4]
 800c0b0:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;

  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
 800c0b2:	687b      	ldr	r3, [r7, #4]
 800c0b4:	681b      	ldr	r3, [r3, #0]
 800c0b6:	4a40      	ldr	r2, [pc, #256]	; (800c1b8 <HAL_UARTEx_SetRxFifoThreshold+0x110>)
 800c0b8:	4293      	cmp	r3, r2
 800c0ba:	d027      	beq.n	800c10c <HAL_UARTEx_SetRxFifoThreshold+0x64>
 800c0bc:	687b      	ldr	r3, [r7, #4]
 800c0be:	681b      	ldr	r3, [r3, #0]
 800c0c0:	4a3e      	ldr	r2, [pc, #248]	; (800c1bc <HAL_UARTEx_SetRxFifoThreshold+0x114>)
 800c0c2:	4293      	cmp	r3, r2
 800c0c4:	d022      	beq.n	800c10c <HAL_UARTEx_SetRxFifoThreshold+0x64>
 800c0c6:	687b      	ldr	r3, [r7, #4]
 800c0c8:	681b      	ldr	r3, [r3, #0]
 800c0ca:	4a3d      	ldr	r2, [pc, #244]	; (800c1c0 <HAL_UARTEx_SetRxFifoThreshold+0x118>)
 800c0cc:	4293      	cmp	r3, r2
 800c0ce:	d01d      	beq.n	800c10c <HAL_UARTEx_SetRxFifoThreshold+0x64>
 800c0d0:	687b      	ldr	r3, [r7, #4]
 800c0d2:	681b      	ldr	r3, [r3, #0]
 800c0d4:	4a3b      	ldr	r2, [pc, #236]	; (800c1c4 <HAL_UARTEx_SetRxFifoThreshold+0x11c>)
 800c0d6:	4293      	cmp	r3, r2
 800c0d8:	d018      	beq.n	800c10c <HAL_UARTEx_SetRxFifoThreshold+0x64>
 800c0da:	687b      	ldr	r3, [r7, #4]
 800c0dc:	681b      	ldr	r3, [r3, #0]
 800c0de:	4a3a      	ldr	r2, [pc, #232]	; (800c1c8 <HAL_UARTEx_SetRxFifoThreshold+0x120>)
 800c0e0:	4293      	cmp	r3, r2
 800c0e2:	d013      	beq.n	800c10c <HAL_UARTEx_SetRxFifoThreshold+0x64>
 800c0e4:	687b      	ldr	r3, [r7, #4]
 800c0e6:	681b      	ldr	r3, [r3, #0]
 800c0e8:	4a38      	ldr	r2, [pc, #224]	; (800c1cc <HAL_UARTEx_SetRxFifoThreshold+0x124>)
 800c0ea:	4293      	cmp	r3, r2
 800c0ec:	d00e      	beq.n	800c10c <HAL_UARTEx_SetRxFifoThreshold+0x64>
 800c0ee:	687b      	ldr	r3, [r7, #4]
 800c0f0:	681b      	ldr	r3, [r3, #0]
 800c0f2:	4a37      	ldr	r2, [pc, #220]	; (800c1d0 <HAL_UARTEx_SetRxFifoThreshold+0x128>)
 800c0f4:	4293      	cmp	r3, r2
 800c0f6:	d009      	beq.n	800c10c <HAL_UARTEx_SetRxFifoThreshold+0x64>
 800c0f8:	687b      	ldr	r3, [r7, #4]
 800c0fa:	681b      	ldr	r3, [r3, #0]
 800c0fc:	4a35      	ldr	r2, [pc, #212]	; (800c1d4 <HAL_UARTEx_SetRxFifoThreshold+0x12c>)
 800c0fe:	4293      	cmp	r3, r2
 800c100:	d004      	beq.n	800c10c <HAL_UARTEx_SetRxFifoThreshold+0x64>
 800c102:	f44f 711c 	mov.w	r1, #624	; 0x270
 800c106:	4834      	ldr	r0, [pc, #208]	; (800c1d8 <HAL_UARTEx_SetRxFifoThreshold+0x130>)
 800c108:	f7f5 f80e 	bl	8001128 <assert_failed>
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));
 800c10c:	683b      	ldr	r3, [r7, #0]
 800c10e:	2b00      	cmp	r3, #0
 800c110:	d018      	beq.n	800c144 <HAL_UARTEx_SetRxFifoThreshold+0x9c>
 800c112:	683b      	ldr	r3, [r7, #0]
 800c114:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800c118:	d014      	beq.n	800c144 <HAL_UARTEx_SetRxFifoThreshold+0x9c>
 800c11a:	683b      	ldr	r3, [r7, #0]
 800c11c:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 800c120:	d010      	beq.n	800c144 <HAL_UARTEx_SetRxFifoThreshold+0x9c>
 800c122:	683b      	ldr	r3, [r7, #0]
 800c124:	f1b3 6fc0 	cmp.w	r3, #100663296	; 0x6000000
 800c128:	d00c      	beq.n	800c144 <HAL_UARTEx_SetRxFifoThreshold+0x9c>
 800c12a:	683b      	ldr	r3, [r7, #0]
 800c12c:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800c130:	d008      	beq.n	800c144 <HAL_UARTEx_SetRxFifoThreshold+0x9c>
 800c132:	683b      	ldr	r3, [r7, #0]
 800c134:	f1b3 6f20 	cmp.w	r3, #167772160	; 0xa000000
 800c138:	d004      	beq.n	800c144 <HAL_UARTEx_SetRxFifoThreshold+0x9c>
 800c13a:	f240 2171 	movw	r1, #625	; 0x271
 800c13e:	4826      	ldr	r0, [pc, #152]	; (800c1d8 <HAL_UARTEx_SetRxFifoThreshold+0x130>)
 800c140:	f7f4 fff2 	bl	8001128 <assert_failed>

  /* Process Locked */
  __HAL_LOCK(huart);
 800c144:	687b      	ldr	r3, [r7, #4]
 800c146:	f893 307c 	ldrb.w	r3, [r3, #124]	; 0x7c
 800c14a:	2b01      	cmp	r3, #1
 800c14c:	d101      	bne.n	800c152 <HAL_UARTEx_SetRxFifoThreshold+0xaa>
 800c14e:	2302      	movs	r3, #2
 800c150:	e02d      	b.n	800c1ae <HAL_UARTEx_SetRxFifoThreshold+0x106>
 800c152:	687b      	ldr	r3, [r7, #4]
 800c154:	2201      	movs	r2, #1
 800c156:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

  huart->gState = HAL_UART_STATE_BUSY;
 800c15a:	687b      	ldr	r3, [r7, #4]
 800c15c:	2224      	movs	r2, #36	; 0x24
 800c15e:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800c162:	687b      	ldr	r3, [r7, #4]
 800c164:	681b      	ldr	r3, [r3, #0]
 800c166:	681b      	ldr	r3, [r3, #0]
 800c168:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800c16a:	687b      	ldr	r3, [r7, #4]
 800c16c:	681b      	ldr	r3, [r3, #0]
 800c16e:	681a      	ldr	r2, [r3, #0]
 800c170:	687b      	ldr	r3, [r7, #4]
 800c172:	681b      	ldr	r3, [r3, #0]
 800c174:	f022 0201 	bic.w	r2, r2, #1
 800c178:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 800c17a:	687b      	ldr	r3, [r7, #4]
 800c17c:	681b      	ldr	r3, [r3, #0]
 800c17e:	689b      	ldr	r3, [r3, #8]
 800c180:	f023 6160 	bic.w	r1, r3, #234881024	; 0xe000000
 800c184:	687b      	ldr	r3, [r7, #4]
 800c186:	681b      	ldr	r3, [r3, #0]
 800c188:	683a      	ldr	r2, [r7, #0]
 800c18a:	430a      	orrs	r2, r1
 800c18c:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800c18e:	6878      	ldr	r0, [r7, #4]
 800c190:	f000 f824 	bl	800c1dc <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800c194:	687b      	ldr	r3, [r7, #4]
 800c196:	681b      	ldr	r3, [r3, #0]
 800c198:	68fa      	ldr	r2, [r7, #12]
 800c19a:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800c19c:	687b      	ldr	r3, [r7, #4]
 800c19e:	2220      	movs	r2, #32
 800c1a0:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800c1a4:	687b      	ldr	r3, [r7, #4]
 800c1a6:	2200      	movs	r2, #0
 800c1a8:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

  return HAL_OK;
 800c1ac:	2300      	movs	r3, #0
}
 800c1ae:	4618      	mov	r0, r3
 800c1b0:	3710      	adds	r7, #16
 800c1b2:	46bd      	mov	sp, r7
 800c1b4:	bd80      	pop	{r7, pc}
 800c1b6:	bf00      	nop
 800c1b8:	40011000 	.word	0x40011000
 800c1bc:	40004400 	.word	0x40004400
 800c1c0:	40004800 	.word	0x40004800
 800c1c4:	40004c00 	.word	0x40004c00
 800c1c8:	40005000 	.word	0x40005000
 800c1cc:	40011400 	.word	0x40011400
 800c1d0:	40007800 	.word	0x40007800
 800c1d4:	40007c00 	.word	0x40007c00
 800c1d8:	08010cb0 	.word	0x08010cb0

0800c1dc <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 800c1dc:	b480      	push	{r7}
 800c1de:	b089      	sub	sp, #36	; 0x24
 800c1e0:	af00      	add	r7, sp, #0
 800c1e2:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_depth;
  uint8_t tx_fifo_depth;
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
 800c1e4:	4a2f      	ldr	r2, [pc, #188]	; (800c2a4 <UARTEx_SetNbDataToProcess+0xc8>)
 800c1e6:	f107 0314 	add.w	r3, r7, #20
 800c1ea:	e892 0003 	ldmia.w	r2, {r0, r1}
 800c1ee:	e883 0003 	stmia.w	r3, {r0, r1}
  uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};
 800c1f2:	4a2d      	ldr	r2, [pc, #180]	; (800c2a8 <UARTEx_SetNbDataToProcess+0xcc>)
 800c1f4:	f107 030c 	add.w	r3, r7, #12
 800c1f8:	e892 0003 	ldmia.w	r2, {r0, r1}
 800c1fc:	e883 0003 	stmia.w	r3, {r0, r1}

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 800c200:	687b      	ldr	r3, [r7, #4]
 800c202:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800c204:	2b00      	cmp	r3, #0
 800c206:	d108      	bne.n	800c21a <UARTEx_SetNbDataToProcess+0x3e>
  {
    huart->NbTxDataToProcess = 1U;
 800c208:	687b      	ldr	r3, [r7, #4]
 800c20a:	2201      	movs	r2, #1
 800c20c:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = 1U;
 800c210:	687b      	ldr	r3, [r7, #4]
 800c212:	2201      	movs	r2, #1
 800c214:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) / (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) / (uint16_t)denominator[rx_fifo_threshold];
  }
}
 800c218:	e03d      	b.n	800c296 <UARTEx_SetNbDataToProcess+0xba>
    rx_fifo_depth = RX_FIFO_DEPTH;
 800c21a:	2308      	movs	r3, #8
 800c21c:	77fb      	strb	r3, [r7, #31]
    tx_fifo_depth = TX_FIFO_DEPTH;
 800c21e:	2308      	movs	r3, #8
 800c220:	77bb      	strb	r3, [r7, #30]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 800c222:	687b      	ldr	r3, [r7, #4]
 800c224:	681b      	ldr	r3, [r3, #0]
 800c226:	689b      	ldr	r3, [r3, #8]
 800c228:	0e5b      	lsrs	r3, r3, #25
 800c22a:	b2db      	uxtb	r3, r3
 800c22c:	f003 0307 	and.w	r3, r3, #7
 800c230:	777b      	strb	r3, [r7, #29]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800c232:	687b      	ldr	r3, [r7, #4]
 800c234:	681b      	ldr	r3, [r3, #0]
 800c236:	689b      	ldr	r3, [r3, #8]
 800c238:	0f5b      	lsrs	r3, r3, #29
 800c23a:	b2db      	uxtb	r3, r3
 800c23c:	f003 0307 	and.w	r3, r3, #7
 800c240:	773b      	strb	r3, [r7, #28]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) / (uint16_t)denominator[tx_fifo_threshold];
 800c242:	7fbb      	ldrb	r3, [r7, #30]
 800c244:	7f3a      	ldrb	r2, [r7, #28]
 800c246:	f107 0120 	add.w	r1, r7, #32
 800c24a:	440a      	add	r2, r1
 800c24c:	f812 2c0c 	ldrb.w	r2, [r2, #-12]
 800c250:	fb02 f303 	mul.w	r3, r2, r3
 800c254:	7f3a      	ldrb	r2, [r7, #28]
 800c256:	f107 0120 	add.w	r1, r7, #32
 800c25a:	440a      	add	r2, r1
 800c25c:	f812 2c14 	ldrb.w	r2, [r2, #-20]
 800c260:	fb93 f3f2 	sdiv	r3, r3, r2
 800c264:	b29a      	uxth	r2, r3
 800c266:	687b      	ldr	r3, [r7, #4]
 800c268:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) / (uint16_t)denominator[rx_fifo_threshold];
 800c26c:	7ffb      	ldrb	r3, [r7, #31]
 800c26e:	7f7a      	ldrb	r2, [r7, #29]
 800c270:	f107 0120 	add.w	r1, r7, #32
 800c274:	440a      	add	r2, r1
 800c276:	f812 2c0c 	ldrb.w	r2, [r2, #-12]
 800c27a:	fb02 f303 	mul.w	r3, r2, r3
 800c27e:	7f7a      	ldrb	r2, [r7, #29]
 800c280:	f107 0120 	add.w	r1, r7, #32
 800c284:	440a      	add	r2, r1
 800c286:	f812 2c14 	ldrb.w	r2, [r2, #-20]
 800c28a:	fb93 f3f2 	sdiv	r3, r3, r2
 800c28e:	b29a      	uxth	r2, r3
 800c290:	687b      	ldr	r3, [r7, #4]
 800c292:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
}
 800c296:	bf00      	nop
 800c298:	3724      	adds	r7, #36	; 0x24
 800c29a:	46bd      	mov	sp, r7
 800c29c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c2a0:	4770      	bx	lr
 800c2a2:	bf00      	nop
 800c2a4:	08010cec 	.word	0x08010cec
 800c2a8:	08010cf4 	.word	0x08010cf4

0800c2ac <init_chip_pins>:
/*
 *	@fn		init_chip_pins
 *	@brief	Initialize reset, chip enable and wake pin
 */
static void init_chip_pins(void)
{
 800c2ac:	b580      	push	{r7, lr}
 800c2ae:	b086      	sub	sp, #24
 800c2b0:	af00      	add	r7, sp, #0
    /* Initialize WiFi GPIO pins */
    GPIO_InitTypeDef GPIO_InitStruct;

    /* Configure GPIO pins : PA1 PA2 PA0 - we are using ST GPIO definitions for winc1500 */
    GPIO_InitStruct.Pin   = CONF_WINC_PIN_RESET;
 800c2b2:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800c2b6:	607b      	str	r3, [r7, #4]
    GPIO_InitStruct.Mode  = GPIO_MODE_OUTPUT_PP;
 800c2b8:	2301      	movs	r3, #1
 800c2ba:	60bb      	str	r3, [r7, #8]
    GPIO_InitStruct.Pull  = GPIO_NOPULL;    // GPIO_PULLDOWN;
 800c2bc:	2300      	movs	r3, #0
 800c2be:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Speed = GPIO_SPEED_LOW;
 800c2c0:	2300      	movs	r3, #0
 800c2c2:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Alternate = 0;
 800c2c4:	2300      	movs	r3, #0
 800c2c6:	617b      	str	r3, [r7, #20]
    HAL_GPIO_Init(CONF_WINC_PORT_RESET, &GPIO_InitStruct);
 800c2c8:	1d3b      	adds	r3, r7, #4
 800c2ca:	4619      	mov	r1, r3
 800c2cc:	480c      	ldr	r0, [pc, #48]	; (800c300 <init_chip_pins+0x54>)
 800c2ce:	f7f7 fe09 	bl	8003ee4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin   = CONF_WINC_PIN_CHIP_ENABLE;
 800c2d2:	2320      	movs	r3, #32
 800c2d4:	607b      	str	r3, [r7, #4]
	HAL_GPIO_Init(CONF_WINC_PORT_CHIP_ENABLE, &GPIO_InitStruct);
 800c2d6:	1d3b      	adds	r3, r7, #4
 800c2d8:	4619      	mov	r1, r3
 800c2da:	480a      	ldr	r0, [pc, #40]	; (800c304 <init_chip_pins+0x58>)
 800c2dc:	f7f7 fe02 	bl	8003ee4 <HAL_GPIO_Init>

    
    /* Set INIT value */
// SO: seems irrelevant for my implementation   HAL_GPIO_WritePin(GPIOA,CONF_WINC_PIN_POWER_ENABLE,GPIO_PIN_RESET);
// SO: seems irrelevant for my implementation   HAL_GPIO_WritePin(CONF_WINC_PORT_LEVEL_SHIFTER_ENABLE,CONF_WINC_PIN_LEVEL_SHIFTER_ENABLE,GPIO_PIN_SET);
    HAL_GPIO_WritePin(CONF_WINC_PORT_CHIP_ENABLE,CONF_WINC_PIN_CHIP_ENABLE,GPIO_PIN_RESET);
 800c2e0:	2200      	movs	r2, #0
 800c2e2:	2120      	movs	r1, #32
 800c2e4:	4807      	ldr	r0, [pc, #28]	; (800c304 <init_chip_pins+0x58>)
 800c2e6:	f7f8 f8d5 	bl	8004494 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(CONF_WINC_PORT_RESET,CONF_WINC_PIN_RESET,GPIO_PIN_RESET);
 800c2ea:	2200      	movs	r2, #0
 800c2ec:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800c2f0:	4803      	ldr	r0, [pc, #12]	; (800c300 <init_chip_pins+0x54>)
 800c2f2:	f7f8 f8cf 	bl	8004494 <HAL_GPIO_WritePin>

}
 800c2f6:	bf00      	nop
 800c2f8:	3718      	adds	r7, #24
 800c2fa:	46bd      	mov	sp, r7
 800c2fc:	bd80      	pop	{r7, pc}
 800c2fe:	bf00      	nop
 800c300:	58020c00 	.word	0x58020c00
 800c304:	58020000 	.word	0x58020000

0800c308 <nm_bsp_init>:
 *	@fn		nm_bsp_init
 *	@brief	Initialize BSP
 *	@return	0 in case of success and -1 in case of failure
 */
sint8 nm_bsp_init(void)
{
 800c308:	b580      	push	{r7, lr}
 800c30a:	af00      	add	r7, sp, #0
	/* Initialize chip IOs. */
	init_chip_pins();
 800c30c:	f7ff ffce 	bl	800c2ac <init_chip_pins>

	/* Perform chip reset. */
	nm_bsp_reset();
 800c310:	f000 f804 	bl	800c31c <nm_bsp_reset>

	return M2M_SUCCESS;
 800c314:	2300      	movs	r3, #0
}
 800c316:	4618      	mov	r0, r3
 800c318:	bd80      	pop	{r7, pc}
	...

0800c31c <nm_bsp_reset>:
 *	@fn		nm_bsp_reset
 *	@brief	Reset NMC1500 SoC by setting CHIP_EN and RESET_N signals low,
 *           CHIP_EN high then RESET_N high
 */
void nm_bsp_reset(void)
{
 800c31c:	b580      	push	{r7, lr}
 800c31e:	af00      	add	r7, sp, #0
//    HAL_GPIO_WritePin(CONF_WINC_PORT_LEVEL_SHIFTER_ENABLE,CONF_WINC_PIN_LEVEL_SHIFTER_ENABLE,GPIO_PIN_RESET);
//    HAL_Delay(100);

    /* Set CHIP enable */
   // HAL_GPIO_WritePin(GPIOA,CONF_WINC_PIN_CHIP_ENABLE,GPIO_PIN_SET);
	HAL_GPIO_WritePin(CONF_WINC_PORT_CHIP_ENABLE,CONF_WINC_PIN_CHIP_ENABLE,GPIO_PIN_SET);
 800c320:	2201      	movs	r2, #1
 800c322:	2120      	movs	r1, #32
 800c324:	4808      	ldr	r0, [pc, #32]	; (800c348 <nm_bsp_reset+0x2c>)
 800c326:	f7f8 f8b5 	bl	8004494 <HAL_GPIO_WritePin>
    HAL_Delay(100);
 800c32a:	2064      	movs	r0, #100	; 0x64
 800c32c:	f7f5 fb64 	bl	80019f8 <HAL_Delay>

    /* Set RSTN 1.8V */
    HAL_GPIO_WritePin(CONF_WINC_PORT_RESET,CONF_WINC_PIN_RESET,GPIO_PIN_SET);
 800c330:	2201      	movs	r2, #1
 800c332:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800c336:	4805      	ldr	r0, [pc, #20]	; (800c34c <nm_bsp_reset+0x30>)
 800c338:	f7f8 f8ac 	bl	8004494 <HAL_GPIO_WritePin>
    HAL_Delay(100);
 800c33c:	2064      	movs	r0, #100	; 0x64
 800c33e:	f7f5 fb5b 	bl	80019f8 <HAL_Delay>

}
 800c342:	bf00      	nop
 800c344:	bd80      	pop	{r7, pc}
 800c346:	bf00      	nop
 800c348:	58020000 	.word	0x58020000
 800c34c:	58020c00 	.word	0x58020c00

0800c350 <nm_bsp_sleep>:
 *	@brief	Sleep in units of mSec
 *	@param[IN]	u32TimeMsec
 *				Time in milliseconds
 */
void nm_bsp_sleep(uint32 u32TimeMsec)
{
 800c350:	b580      	push	{r7, lr}
 800c352:	b082      	sub	sp, #8
 800c354:	af00      	add	r7, sp, #0
 800c356:	6078      	str	r0, [r7, #4]
    /* use FreeRTOS delay */
    HAL_Delay(u32TimeMsec);
 800c358:	6878      	ldr	r0, [r7, #4]
 800c35a:	f7f5 fb4d 	bl	80019f8 <HAL_Delay>
}
 800c35e:	bf00      	nop
 800c360:	3708      	adds	r7, #8
 800c362:	46bd      	mov	sp, r7
 800c364:	bd80      	pop	{r7, pc}
	...

0800c368 <nm_bsp_register_isr>:
 *	@brief	Register interrupt service routine
 *	@param[IN]	pfIsr
 *				Pointer to ISR handler
 */
void nm_bsp_register_isr(tpfNmBspIsr pfIsr)
{
 800c368:	b580      	push	{r7, lr}
 800c36a:	b088      	sub	sp, #32
 800c36c:	af00      	add	r7, sp, #0
 800c36e:	6078      	str	r0, [r7, #4]
    GPIO_InitTypeDef GPIO_InitStruct;

    /* EXTI2 init ISR function - called from nm_bsp_register_isr() */

//     __GPIOC_CLK_ENABLE(); // --
    __GPIOD_CLK_ENABLE(); // ++
 800c370:	4b13      	ldr	r3, [pc, #76]	; (800c3c0 <nm_bsp_register_isr+0x58>)
 800c372:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800c376:	4a12      	ldr	r2, [pc, #72]	; (800c3c0 <nm_bsp_register_isr+0x58>)
 800c378:	f043 0308 	orr.w	r3, r3, #8
 800c37c:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 800c380:	4b0f      	ldr	r3, [pc, #60]	; (800c3c0 <nm_bsp_register_isr+0x58>)
 800c382:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800c386:	f003 0308 	and.w	r3, r3, #8
 800c38a:	60bb      	str	r3, [r7, #8]
 800c38c:	68bb      	ldr	r3, [r7, #8]
	 //__GPIOA_CLK_ENABLE();

    GPIO_InitStruct.Pin   = CONF_WINC_SPI_INT_PIN;
 800c38e:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800c392:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode  = GPIO_MODE_IT_FALLING;
 800c394:	4b0b      	ldr	r3, [pc, #44]	; (800c3c4 <nm_bsp_register_isr+0x5c>)
 800c396:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull  = GPIO_NOPULL;
 800c398:	2300      	movs	r3, #0
 800c39a:	617b      	str	r3, [r7, #20]
    HAL_GPIO_Init(CONF_WINC_SPI_INT_PORT, &GPIO_InitStruct);
 800c39c:	f107 030c 	add.w	r3, r7, #12
 800c3a0:	4619      	mov	r1, r3
 800c3a2:	4809      	ldr	r0, [pc, #36]	; (800c3c8 <nm_bsp_register_isr+0x60>)
 800c3a4:	f7f7 fd9e 	bl	8003ee4 <HAL_GPIO_Init>

    /* EXTI 12 (PD12) interrupt init*/
    HAL_NVIC_SetPriority(CONF_WINC_EXTI_IRQN, 0x00, 0);
 800c3a8:	2200      	movs	r2, #0
 800c3aa:	2100      	movs	r1, #0
 800c3ac:	2028      	movs	r0, #40	; 0x28
 800c3ae:	f7f5 fc63 	bl	8001c78 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CONF_WINC_EXTI_IRQN);
 800c3b2:	2028      	movs	r0, #40	; 0x28
 800c3b4:	f7f5 fc8a 	bl	8001ccc <HAL_NVIC_EnableIRQ>
//	/* Enable and set EXTI line 15_10 Interrupt to the lowest priority */
//	HAL_NVIC_SetPriority(EXTI15_10_IRQn, 2, 0);
//	HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
//#endif

}
 800c3b8:	bf00      	nop
 800c3ba:	3720      	adds	r7, #32
 800c3bc:	46bd      	mov	sp, r7
 800c3be:	bd80      	pop	{r7, pc}
 800c3c0:	58024400 	.word	0x58024400
 800c3c4:	11210000 	.word	0x11210000
 800c3c8:	58020c00 	.word	0x58020c00

0800c3cc <nm_bsp_interrupt_ctrl>:
 *	@brief	Enable/Disable interrupts
 *	@param[IN]	u8Enable
 *				'0' disable interrupts. '1' enable interrupts
 */
void nm_bsp_interrupt_ctrl(uint8 u8Enable)
{
 800c3cc:	b580      	push	{r7, lr}
 800c3ce:	b082      	sub	sp, #8
 800c3d0:	af00      	add	r7, sp, #0
 800c3d2:	4603      	mov	r3, r0
 800c3d4:	71fb      	strb	r3, [r7, #7]
    if (1 == u8Enable)
 800c3d6:	79fb      	ldrb	r3, [r7, #7]
 800c3d8:	2b01      	cmp	r3, #1
 800c3da:	d108      	bne.n	800c3ee <nm_bsp_interrupt_ctrl+0x22>
    {
        HAL_NVIC_SetPriority((IRQn_Type)(CONF_WINC_EXTI_IRQN), 0x01, 0); // TODO: see why here it's 0x01 while in the beginning it was 0x00
 800c3dc:	2200      	movs	r2, #0
 800c3de:	2101      	movs	r1, #1
 800c3e0:	2028      	movs	r0, #40	; 0x28
 800c3e2:	f7f5 fc49 	bl	8001c78 <HAL_NVIC_SetPriority>
        HAL_NVIC_EnableIRQ((IRQn_Type)(CONF_WINC_EXTI_IRQN));
 800c3e6:	2028      	movs	r0, #40	; 0x28
 800c3e8:	f7f5 fc70 	bl	8001ccc <HAL_NVIC_EnableIRQ>
    }
    else
    {
        HAL_NVIC_DisableIRQ((IRQn_Type)(CONF_WINC_EXTI_IRQN));
    }
}
 800c3ec:	e002      	b.n	800c3f4 <nm_bsp_interrupt_ctrl+0x28>
        HAL_NVIC_DisableIRQ((IRQn_Type)(CONF_WINC_EXTI_IRQN));
 800c3ee:	2028      	movs	r0, #40	; 0x28
 800c3f0:	f7f5 fc84 	bl	8001cfc <HAL_NVIC_DisableIRQ>
}
 800c3f4:	bf00      	nop
 800c3f6:	3708      	adds	r7, #8
 800c3f8:	46bd      	mov	sp, r7
 800c3fa:	bd80      	pop	{r7, pc}

0800c3fc <spi_select_slave>:
*	@fn		spi_select_slave
*	@brief	Select slave chip select: true - select, false - deselect
*	@return	None
*/
static void spi_select_slave(const uint8_t select)
{
 800c3fc:	b580      	push	{r7, lr}
 800c3fe:	b082      	sub	sp, #8
 800c400:	af00      	add	r7, sp, #0
 800c402:	4603      	mov	r3, r0
 800c404:	71fb      	strb	r3, [r7, #7]
    if (select)
 800c406:	79fb      	ldrb	r3, [r7, #7]
 800c408:	2b00      	cmp	r3, #0
 800c40a:	d006      	beq.n	800c41a <spi_select_slave+0x1e>
    {
        HAL_GPIO_WritePin(SPI_WIFI_CS_GPIO_PORT,SPI_WIFI_CS_PIN,GPIO_PIN_RESET);
 800c40c:	2200      	movs	r2, #0
 800c40e:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800c412:	4807      	ldr	r0, [pc, #28]	; (800c430 <spi_select_slave+0x34>)
 800c414:	f7f8 f83e 	bl	8004494 <HAL_GPIO_WritePin>
    }
    else
    {
        HAL_GPIO_WritePin(SPI_WIFI_CS_GPIO_PORT,SPI_WIFI_CS_PIN,GPIO_PIN_SET);
    }
}
 800c418:	e005      	b.n	800c426 <spi_select_slave+0x2a>
        HAL_GPIO_WritePin(SPI_WIFI_CS_GPIO_PORT,SPI_WIFI_CS_PIN,GPIO_PIN_SET);
 800c41a:	2201      	movs	r2, #1
 800c41c:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800c420:	4803      	ldr	r0, [pc, #12]	; (800c430 <spi_select_slave+0x34>)
 800c422:	f7f8 f837 	bl	8004494 <HAL_GPIO_WritePin>
}
 800c426:	bf00      	nop
 800c428:	3708      	adds	r7, #8
 800c42a:	46bd      	mov	sp, r7
 800c42c:	bd80      	pop	{r7, pc}
 800c42e:	bf00      	nop
 800c430:	58020400 	.word	0x58020400

0800c434 <spi_rw>:
	return M2M_SUCCESS;
}
#else

static sint8 spi_rw(uint8* pu8Mosi, uint8* pu8Miso, uint16 u16Sz)
{
 800c434:	b580      	push	{r7, lr}
 800c436:	b088      	sub	sp, #32
 800c438:	af02      	add	r7, sp, #8
 800c43a:	60f8      	str	r0, [r7, #12]
 800c43c:	60b9      	str	r1, [r7, #8]
 800c43e:	4613      	mov	r3, r2
 800c440:	80fb      	strh	r3, [r7, #6]
   HAL_StatusTypeDef status;
   
   if(u16Sz > NM_BUS_DUMMY_BUFF_SIZE)
 800c442:	88fb      	ldrh	r3, [r7, #6]
 800c444:	f5b3 7f96 	cmp.w	r3, #300	; 0x12c
 800c448:	d901      	bls.n	800c44e <spi_rw+0x1a>
   {
	   M2M_ERR("%s:size is too big. error (%d)\n",__FUNCTION__,status);
	   return HAL_ERROR;
 800c44a:	2301      	movs	r3, #1
 800c44c:	e03e      	b.n	800c4cc <spi_rw+0x98>
   }

    /* Start SPI transaction - polling method */
  	spi_select_slave(true);
 800c44e:	2001      	movs	r0, #1
 800c450:	f7ff ffd4 	bl	800c3fc <spi_select_slave>

    /* Transmit/Recieve */
    if (pu8Mosi == NULL)
 800c454:	68fb      	ldr	r3, [r7, #12]
 800c456:	2b00      	cmp	r3, #0
 800c458:	d10c      	bne.n	800c474 <spi_rw+0x40>
	{
		status = HAL_SPI_TransmitReceive(&hspiWifi,spiDummyBuf,pu8Miso,u16Sz,SPI_TIMEOUT_MSEC);
 800c45a:	88fa      	ldrh	r2, [r7, #6]
 800c45c:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800c460:	9300      	str	r3, [sp, #0]
 800c462:	4613      	mov	r3, r2
 800c464:	68ba      	ldr	r2, [r7, #8]
 800c466:	491b      	ldr	r1, [pc, #108]	; (800c4d4 <spi_rw+0xa0>)
 800c468:	481b      	ldr	r0, [pc, #108]	; (800c4d8 <spi_rw+0xa4>)
 800c46a:	f7fc fbbd 	bl	8008be8 <HAL_SPI_TransmitReceive>
 800c46e:	4603      	mov	r3, r0
 800c470:	75fb      	strb	r3, [r7, #23]
 800c472:	e021      	b.n	800c4b8 <spi_rw+0x84>
    }
    else if(pu8Miso == NULL)
 800c474:	68bb      	ldr	r3, [r7, #8]
 800c476:	2b00      	cmp	r3, #0
 800c478:	d112      	bne.n	800c4a0 <spi_rw+0x6c>
    {
        status = HAL_SPI_TransmitReceive(&hspiWifi,pu8Mosi,spiDummyBuf,u16Sz,SPI_TIMEOUT_MSEC);
 800c47a:	88fa      	ldrh	r2, [r7, #6]
 800c47c:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800c480:	9300      	str	r3, [sp, #0]
 800c482:	4613      	mov	r3, r2
 800c484:	4a13      	ldr	r2, [pc, #76]	; (800c4d4 <spi_rw+0xa0>)
 800c486:	68f9      	ldr	r1, [r7, #12]
 800c488:	4813      	ldr	r0, [pc, #76]	; (800c4d8 <spi_rw+0xa4>)
 800c48a:	f7fc fbad 	bl	8008be8 <HAL_SPI_TransmitReceive>
 800c48e:	4603      	mov	r3, r0
 800c490:	75fb      	strb	r3, [r7, #23]
        memset(spiDummyBuf,0, u16Sz);
 800c492:	88fb      	ldrh	r3, [r7, #6]
 800c494:	461a      	mov	r2, r3
 800c496:	2100      	movs	r1, #0
 800c498:	480e      	ldr	r0, [pc, #56]	; (800c4d4 <spi_rw+0xa0>)
 800c49a:	f003 faef 	bl	800fa7c <memset>
 800c49e:	e00b      	b.n	800c4b8 <spi_rw+0x84>
    }
    else
    {
        status = HAL_SPI_TransmitReceive(&hspiWifi,pu8Mosi,pu8Miso,u16Sz,SPI_TIMEOUT_MSEC);
 800c4a0:	88fa      	ldrh	r2, [r7, #6]
 800c4a2:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800c4a6:	9300      	str	r3, [sp, #0]
 800c4a8:	4613      	mov	r3, r2
 800c4aa:	68ba      	ldr	r2, [r7, #8]
 800c4ac:	68f9      	ldr	r1, [r7, #12]
 800c4ae:	480a      	ldr	r0, [pc, #40]	; (800c4d8 <spi_rw+0xa4>)
 800c4b0:	f7fc fb9a 	bl	8008be8 <HAL_SPI_TransmitReceive>
 800c4b4:	4603      	mov	r3, r0
 800c4b6:	75fb      	strb	r3, [r7, #23]
    }

    /* Handle Transmit/Recieve error */
    if (status != HAL_OK)
 800c4b8:	7dfb      	ldrb	r3, [r7, #23]
 800c4ba:	2b00      	cmp	r3, #0
 800c4bc:	d002      	beq.n	800c4c4 <spi_rw+0x90>
    {
        M2M_ERR("%s: HAL_SPI_TransmitReceive failed. error (%d)\n",__FUNCTION__,status);
        return status;
 800c4be:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800c4c2:	e003      	b.n	800c4cc <spi_rw+0x98>
    }

  	spi_select_slave(false);
 800c4c4:	2000      	movs	r0, #0
 800c4c6:	f7ff ff99 	bl	800c3fc <spi_select_slave>

	return M2M_SUCCESS;
 800c4ca:	2300      	movs	r3, #0
}
 800c4cc:	4618      	mov	r0, r3
 800c4ce:	3718      	adds	r7, #24
 800c4d0:	46bd      	mov	sp, r7
 800c4d2:	bd80      	pop	{r7, pc}
 800c4d4:	240008ac 	.word	0x240008ac
 800c4d8:	24000c88 	.word	0x24000c88

0800c4dc <nm_bus_wifi_spi_init>:
#endif
#endif //CONF_WINC_USE_SPI

void nm_bus_wifi_spi_init(SPI_HandleTypeDef *hspi)
{
 800c4dc:	b580      	push	{r7, lr}
 800c4de:	b088      	sub	sp, #32
 800c4e0:	af00      	add	r7, sp, #0
 800c4e2:	6078      	str	r0, [r7, #4]
    GPIO_InitTypeDef  GPIO_InitStruct;

    /* Peripheral clock enable */
    SPI_WIFI_CLK_ENABLE(); // __HAL_RCC_SPI2_CLK_ENABLE()
 800c4e4:	4b1d      	ldr	r3, [pc, #116]	; (800c55c <nm_bus_wifi_spi_init+0x80>)
 800c4e6:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 800c4ea:	4a1c      	ldr	r2, [pc, #112]	; (800c55c <nm_bus_wifi_spi_init+0x80>)
 800c4ec:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800c4f0:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
 800c4f4:	4b19      	ldr	r3, [pc, #100]	; (800c55c <nm_bus_wifi_spi_init+0x80>)
 800c4f6:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 800c4fa:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800c4fe:	60bb      	str	r3, [r7, #8]
 800c500:	68bb      	ldr	r3, [r7, #8]

    /* Configure GPIO pin : PA4 - we are using ST GPIO definitions for winc1500 */
    GPIO_InitStruct.Pin   = SPI_WIFI_CS_PIN;
 800c502:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800c506:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode  = GPIO_MODE_OUTPUT_PP;
 800c508:	2301      	movs	r3, #1
 800c50a:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull  = GPIO_PULLUP;
 800c50c:	2301      	movs	r3, #1
 800c50e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_HIGH;
 800c510:	2303      	movs	r3, #3
 800c512:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = 0;
 800c514:	2300      	movs	r3, #0
 800c516:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(SPI_WIFI_CS_GPIO_PORT, &GPIO_InitStruct);
 800c518:	f107 030c 	add.w	r3, r7, #12
 800c51c:	4619      	mov	r1, r3
 800c51e:	4810      	ldr	r0, [pc, #64]	; (800c560 <nm_bus_wifi_spi_init+0x84>)
 800c520:	f7f7 fce0 	bl	8003ee4 <HAL_GPIO_Init>
    HAL_GPIO_WritePin(SPI_WIFI_CS_GPIO_PORT,SPI_WIFI_CS_PIN,GPIO_PIN_SET);
 800c524:	2201      	movs	r2, #1
 800c526:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800c52a:	480d      	ldr	r0, [pc, #52]	; (800c560 <nm_bus_wifi_spi_init+0x84>)
 800c52c:	f7f7 ffb2 	bl	8004494 <HAL_GPIO_WritePin>
    /**SPIx GPIO Configuration
    PB13     ------> SPI_WIFI_SCK
    PB14     ------> SPI_WIFI_MISO
    PB15     ------> SPI_WIFI_MOSI
    */
    GPIO_InitStruct.Pin = SPI_WIFI_SCK_PIN|SPI_WIFI_MISO_PIN|SPI_WIFI_MOSI_PIN;
 800c530:	f44f 4360 	mov.w	r3, #57344	; 0xe000
 800c534:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800c536:	2302      	movs	r3, #2
 800c538:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 800c53a:	2302      	movs	r3, #2
 800c53c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_HIGH;
 800c53e:	2303      	movs	r3, #3
 800c540:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = SPI2_WIFI_AF;
 800c542:	2305      	movs	r3, #5
 800c544:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(SPI_WIFI_MOSI_GPIO_PORT, &GPIO_InitStruct);
 800c546:	f107 030c 	add.w	r3, r7, #12
 800c54a:	4619      	mov	r1, r3
 800c54c:	4804      	ldr	r0, [pc, #16]	; (800c560 <nm_bus_wifi_spi_init+0x84>)
 800c54e:	f7f7 fcc9 	bl	8003ee4 <HAL_GPIO_Init>

}
 800c552:	bf00      	nop
 800c554:	3720      	adds	r7, #32
 800c556:	46bd      	mov	sp, r7
 800c558:	bd80      	pop	{r7, pc}
 800c55a:	bf00      	nop
 800c55c:	58024400 	.word	0x58024400
 800c560:	58020400 	.word	0x58020400

0800c564 <nm_bus_init>:
*	@fn		nm_bus_init
*	@brief	Initialize the bus wrapper
*	@return	M2M_SUCCESS in case of success and M2M_ERR_BUS_FAIL in case of failure
*/
sint8 nm_bus_init(void *pvinit)
{
 800c564:	b580      	push	{r7, lr}
 800c566:	b084      	sub	sp, #16
 800c568:	af00      	add	r7, sp, #0
 800c56a:	6078      	str	r0, [r7, #4]
	sint8 result = M2M_SUCCESS;
 800c56c:	2300      	movs	r3, #0
 800c56e:	73fb      	strb	r3, [r7, #15]

	 /* WiFi SPI init function - called from nm_bus_init() */

	hspiWifi.Instance			   = SPI_WIFI;
 800c570:	4b20      	ldr	r3, [pc, #128]	; (800c5f4 <nm_bus_init+0x90>)
 800c572:	4a21      	ldr	r2, [pc, #132]	; (800c5f8 <nm_bus_init+0x94>)
 800c574:	601a      	str	r2, [r3, #0]
	hspiWifi.Init.Mode			   = SPI_MODE_MASTER;
 800c576:	4b1f      	ldr	r3, [pc, #124]	; (800c5f4 <nm_bus_init+0x90>)
 800c578:	f44f 0280 	mov.w	r2, #4194304	; 0x400000
 800c57c:	605a      	str	r2, [r3, #4]
	hspiWifi.Init.Direction 	   = SPI_DIRECTION_2LINES;
 800c57e:	4b1d      	ldr	r3, [pc, #116]	; (800c5f4 <nm_bus_init+0x90>)
 800c580:	2200      	movs	r2, #0
 800c582:	609a      	str	r2, [r3, #8]
	hspiWifi.Init.DataSize		   = SPI_DATASIZE_8BIT;
 800c584:	4b1b      	ldr	r3, [pc, #108]	; (800c5f4 <nm_bus_init+0x90>)
 800c586:	2207      	movs	r2, #7
 800c588:	60da      	str	r2, [r3, #12]
	hspiWifi.Init.CLKPolarity	   = SPI_POLARITY_LOW;
 800c58a:	4b1a      	ldr	r3, [pc, #104]	; (800c5f4 <nm_bus_init+0x90>)
 800c58c:	2200      	movs	r2, #0
 800c58e:	611a      	str	r2, [r3, #16]
	hspiWifi.Init.CLKPhase		   = SPI_PHASE_1EDGE;
 800c590:	4b18      	ldr	r3, [pc, #96]	; (800c5f4 <nm_bus_init+0x90>)
 800c592:	2200      	movs	r2, #0
 800c594:	615a      	str	r2, [r3, #20]
	hspiWifi.Init.NSS			   = SPI_NSS_SOFT;
 800c596:	4b17      	ldr	r3, [pc, #92]	; (800c5f4 <nm_bus_init+0x90>)
 800c598:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
 800c59c:	619a      	str	r2, [r3, #24]
	hspiWifi.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800c59e:	4b15      	ldr	r3, [pc, #84]	; (800c5f4 <nm_bus_init+0x90>)
 800c5a0:	2200      	movs	r2, #0
 800c5a2:	61da      	str	r2, [r3, #28]
	hspiWifi.Init.FirstBit		   = SPI_FIRSTBIT_MSB;
 800c5a4:	4b13      	ldr	r3, [pc, #76]	; (800c5f4 <nm_bus_init+0x90>)
 800c5a6:	2200      	movs	r2, #0
 800c5a8:	621a      	str	r2, [r3, #32]
	hspiWifi.Init.TIMode		   = SPI_TIMODE_DISABLE;
 800c5aa:	4b12      	ldr	r3, [pc, #72]	; (800c5f4 <nm_bus_init+0x90>)
 800c5ac:	2200      	movs	r2, #0
 800c5ae:	625a      	str	r2, [r3, #36]	; 0x24
	hspiWifi.Init.CRCCalculation   = SPI_CRCCALCULATION_DISABLE;
 800c5b0:	4b10      	ldr	r3, [pc, #64]	; (800c5f4 <nm_bus_init+0x90>)
 800c5b2:	2200      	movs	r2, #0
 800c5b4:	629a      	str	r2, [r3, #40]	; 0x28
	hspiWifi.Init.CRCPolynomial    = 10;
 800c5b6:	4b0f      	ldr	r3, [pc, #60]	; (800c5f4 <nm_bus_init+0x90>)
 800c5b8:	220a      	movs	r2, #10
 800c5ba:	62da      	str	r2, [r3, #44]	; 0x2c
//	  hspiWifi.Init.CRCLength		 = SPI_CRC_LENGTH_DATASIZE;
//	  hspiWifi.Init.NSSPMode		 = SPI_NSS_PULSE_DISABLE;
	if (HAL_SPI_Init(&hspiWifi) != HAL_OK)
 800c5bc:	480d      	ldr	r0, [pc, #52]	; (800c5f4 <nm_bus_init+0x90>)
 800c5be:	f7fc f875 	bl	80086ac <HAL_SPI_Init>
	{
		M2M_ERR("SPI bus Initialization error\r\n");
	}

	//SO: remove SPI lines internal pull-ups
	m2m_periph_pullup_ctrl(M2M_PERIPH_PULLUP_DIS_SD_DAT2_SPI_RXD, 0);
 800c5c2:	2100      	movs	r1, #0
 800c5c4:	2080      	movs	r0, #128	; 0x80
 800c5c6:	f000 fddb 	bl	800d180 <m2m_periph_pullup_ctrl>
	m2m_periph_pullup_ctrl(M2M_PERIPH_PULLUP_DIS_SD_DAT1_SPI_SSN, 0);
 800c5ca:	2100      	movs	r1, #0
 800c5cc:	f44f 7000 	mov.w	r0, #512	; 0x200
 800c5d0:	f000 fdd6 	bl	800d180 <m2m_periph_pullup_ctrl>
	m2m_periph_pullup_ctrl(M2M_PERIPH_PULLUP_DIS_SD_CMD_SPI_SCK, 0);
 800c5d4:	2100      	movs	r1, #0
 800c5d6:	f44f 6080 	mov.w	r0, #1024	; 0x400
 800c5da:	f000 fdd1 	bl	800d180 <m2m_periph_pullup_ctrl>
	m2m_periph_pullup_ctrl(M2M_PERIPH_PULLUP_DIS_SD_DAT0_SPI_TXD, 0);
 800c5de:	2100      	movs	r1, #0
 800c5e0:	f44f 6000 	mov.w	r0, #2048	; 0x800
 800c5e4:	f000 fdcc 	bl	800d180 <m2m_periph_pullup_ctrl>

	return result;
 800c5e8:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800c5ec:	4618      	mov	r0, r3
 800c5ee:	3710      	adds	r7, #16
 800c5f0:	46bd      	mov	sp, r7
 800c5f2:	bd80      	pop	{r7, pc}
 800c5f4:	24000c88 	.word	0x24000c88
 800c5f8:	40003800 	.word	0x40003800

0800c5fc <nm_bus_ioctl>:
*					Arbitrary parameter depenging on IOCTL
*	@return	M2M_SUCCESS in case of success and M2M_ERR_BUS_FAIL in case of failure
*	@note	For SPI only, it's important to be able to send/receive at the same time
*/
sint8 nm_bus_ioctl(uint8 u8Cmd, void* pvParameter)
{
 800c5fc:	b580      	push	{r7, lr}
 800c5fe:	b084      	sub	sp, #16
 800c600:	af00      	add	r7, sp, #0
 800c602:	4603      	mov	r3, r0
 800c604:	6039      	str	r1, [r7, #0]
 800c606:	71fb      	strb	r3, [r7, #7]
	sint8 s8Ret = 0;
 800c608:	2300      	movs	r3, #0
 800c60a:	73fb      	strb	r3, [r7, #15]
	switch(u8Cmd)
 800c60c:	79fb      	ldrb	r3, [r7, #7]
 800c60e:	2b03      	cmp	r3, #3
 800c610:	d10d      	bne.n	800c62e <nm_bus_ioctl+0x32>
	{
		case NM_BUS_IOCTL_RW: {
			tstrNmSpiRw *pstrParam = (tstrNmSpiRw *)pvParameter;
 800c612:	683b      	ldr	r3, [r7, #0]
 800c614:	60bb      	str	r3, [r7, #8]
			s8Ret = spi_rw(pstrParam->pu8InBuf, pstrParam->pu8OutBuf, pstrParam->u16Sz);
 800c616:	68bb      	ldr	r3, [r7, #8]
 800c618:	6818      	ldr	r0, [r3, #0]
 800c61a:	68bb      	ldr	r3, [r7, #8]
 800c61c:	6859      	ldr	r1, [r3, #4]
 800c61e:	68bb      	ldr	r3, [r7, #8]
 800c620:	891b      	ldrh	r3, [r3, #8]
 800c622:	461a      	mov	r2, r3
 800c624:	f7ff ff06 	bl	800c434 <spi_rw>
 800c628:	4603      	mov	r3, r0
 800c62a:	73fb      	strb	r3, [r7, #15]
		}
		break;
 800c62c:	e002      	b.n	800c634 <nm_bus_ioctl+0x38>
		default:
			s8Ret = -1;
 800c62e:	23ff      	movs	r3, #255	; 0xff
 800c630:	73fb      	strb	r3, [r7, #15]
			M2M_ERR("invalide ioclt cmd\n");
			break;
 800c632:	bf00      	nop
	}

	return s8Ret;
 800c634:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800c638:	4618      	mov	r0, r3
 800c63a:	3710      	adds	r7, #16
 800c63c:	46bd      	mov	sp, r7
 800c63e:	bd80      	pop	{r7, pc}

0800c640 <nm_bus_deinit>:
/*
*	@fn		nm_bus_deinit
*	@brief	De-initialize the bus wrapper
*/
sint8 nm_bus_deinit(void)
{
 800c640:	b480      	push	{r7}
 800c642:	af00      	add	r7, sp, #0
	return M2M_SUCCESS;
 800c644:	2300      	movs	r3, #0
}
 800c646:	4618      	mov	r0, r3
 800c648:	46bd      	mov	sp, r7
 800c64a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c64e:	4770      	bx	lr

0800c650 <m2m_memcpy>:
 *
 */
#include "common/include/nm_common.h"

void m2m_memcpy(uint8* pDst,uint8* pSrc,uint32 sz)
{
 800c650:	b480      	push	{r7}
 800c652:	b085      	sub	sp, #20
 800c654:	af00      	add	r7, sp, #0
 800c656:	60f8      	str	r0, [r7, #12]
 800c658:	60b9      	str	r1, [r7, #8]
 800c65a:	607a      	str	r2, [r7, #4]
	if(sz == 0) return;
 800c65c:	687b      	ldr	r3, [r7, #4]
 800c65e:	2b00      	cmp	r3, #0
 800c660:	d010      	beq.n	800c684 <m2m_memcpy+0x34>
	do
	{
		*pDst = *pSrc;
 800c662:	68bb      	ldr	r3, [r7, #8]
 800c664:	781a      	ldrb	r2, [r3, #0]
 800c666:	68fb      	ldr	r3, [r7, #12]
 800c668:	701a      	strb	r2, [r3, #0]
		pDst++;
 800c66a:	68fb      	ldr	r3, [r7, #12]
 800c66c:	3301      	adds	r3, #1
 800c66e:	60fb      	str	r3, [r7, #12]
		pSrc++;
 800c670:	68bb      	ldr	r3, [r7, #8]
 800c672:	3301      	adds	r3, #1
 800c674:	60bb      	str	r3, [r7, #8]
	}while(--sz);
 800c676:	687b      	ldr	r3, [r7, #4]
 800c678:	3b01      	subs	r3, #1
 800c67a:	607b      	str	r3, [r7, #4]
 800c67c:	687b      	ldr	r3, [r7, #4]
 800c67e:	2b00      	cmp	r3, #0
 800c680:	d1ef      	bne.n	800c662 <m2m_memcpy+0x12>
 800c682:	e000      	b.n	800c686 <m2m_memcpy+0x36>
	if(sz == 0) return;
 800c684:	bf00      	nop
}
 800c686:	3714      	adds	r7, #20
 800c688:	46bd      	mov	sp, r7
 800c68a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c68e:	4770      	bx	lr

0800c690 <m2m_memset>:

	return cs;
}

void m2m_memset(uint8* pBuf,uint8 val,uint32 sz)
{
 800c690:	b480      	push	{r7}
 800c692:	b085      	sub	sp, #20
 800c694:	af00      	add	r7, sp, #0
 800c696:	60f8      	str	r0, [r7, #12]
 800c698:	460b      	mov	r3, r1
 800c69a:	607a      	str	r2, [r7, #4]
 800c69c:	72fb      	strb	r3, [r7, #11]
	if(sz == 0) return;
 800c69e:	687b      	ldr	r3, [r7, #4]
 800c6a0:	2b00      	cmp	r3, #0
 800c6a2:	d00c      	beq.n	800c6be <m2m_memset+0x2e>
	do
	{
		*pBuf = val;
 800c6a4:	68fb      	ldr	r3, [r7, #12]
 800c6a6:	7afa      	ldrb	r2, [r7, #11]
 800c6a8:	701a      	strb	r2, [r3, #0]
		pBuf++;
 800c6aa:	68fb      	ldr	r3, [r7, #12]
 800c6ac:	3301      	adds	r3, #1
 800c6ae:	60fb      	str	r3, [r7, #12]
	}while(--sz);
 800c6b0:	687b      	ldr	r3, [r7, #4]
 800c6b2:	3b01      	subs	r3, #1
 800c6b4:	607b      	str	r3, [r7, #4]
 800c6b6:	687b      	ldr	r3, [r7, #4]
 800c6b8:	2b00      	cmp	r3, #0
 800c6ba:	d1f3      	bne.n	800c6a4 <m2m_memset+0x14>
 800c6bc:	e000      	b.n	800c6c0 <m2m_memset+0x30>
	if(sz == 0) return;
 800c6be:	bf00      	nop
}
 800c6c0:	3714      	adds	r7, #20
 800c6c2:	46bd      	mov	sp, r7
 800c6c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c6c8:	4770      	bx	lr

0800c6ca <m2m_strlen>:

uint16 m2m_strlen(uint8 * pcStr)
{
 800c6ca:	b480      	push	{r7}
 800c6cc:	b085      	sub	sp, #20
 800c6ce:	af00      	add	r7, sp, #0
 800c6d0:	6078      	str	r0, [r7, #4]
	uint16	u16StrLen = 0;
 800c6d2:	2300      	movs	r3, #0
 800c6d4:	81fb      	strh	r3, [r7, #14]
	while(*pcStr)
 800c6d6:	e005      	b.n	800c6e4 <m2m_strlen+0x1a>
	{
		u16StrLen ++;
 800c6d8:	89fb      	ldrh	r3, [r7, #14]
 800c6da:	3301      	adds	r3, #1
 800c6dc:	81fb      	strh	r3, [r7, #14]
		pcStr++;
 800c6de:	687b      	ldr	r3, [r7, #4]
 800c6e0:	3301      	adds	r3, #1
 800c6e2:	607b      	str	r3, [r7, #4]
	while(*pcStr)
 800c6e4:	687b      	ldr	r3, [r7, #4]
 800c6e6:	781b      	ldrb	r3, [r3, #0]
 800c6e8:	2b00      	cmp	r3, #0
 800c6ea:	d1f5      	bne.n	800c6d8 <m2m_strlen+0xe>
	}
	return u16StrLen;
 800c6ec:	89fb      	ldrh	r3, [r7, #14]
}
 800c6ee:	4618      	mov	r0, r3
 800c6f0:	3714      	adds	r7, #20
 800c6f2:	46bd      	mov	sp, r7
 800c6f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c6f8:	4770      	bx	lr
	...

0800c6fc <isr>:
}tstrHifContext;

volatile tstrHifContext gstrHifCxt;

void isr(void)
{
 800c6fc:	b480      	push	{r7}
 800c6fe:	af00      	add	r7, sp, #0
	gstrHifCxt.u8Interrupt++;
 800c700:	4b05      	ldr	r3, [pc, #20]	; (800c718 <isr+0x1c>)
 800c702:	78db      	ldrb	r3, [r3, #3]
 800c704:	b2db      	uxtb	r3, r3
 800c706:	3301      	adds	r3, #1
 800c708:	b2da      	uxtb	r2, r3
 800c70a:	4b03      	ldr	r3, [pc, #12]	; (800c718 <isr+0x1c>)
 800c70c:	70da      	strb	r2, [r3, #3]
	nm_bsp_interrupt_ctrl(0);
#endif
#ifdef ETH_MODE
	os_hook_isr();
#endif
}
 800c70e:	bf00      	nop
 800c710:	46bd      	mov	sp, r7
 800c712:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c716:	4770      	bx	lr
 800c718:	24000d10 	.word	0x24000d10

0800c71c <hif_set_rx_done>:
static sint8 hif_set_rx_done(void)
{
 800c71c:	b580      	push	{r7, lr}
 800c71e:	b082      	sub	sp, #8
 800c720:	af00      	add	r7, sp, #0
	uint32 reg;
	sint8 ret = M2M_SUCCESS;
 800c722:	2300      	movs	r3, #0
 800c724:	71fb      	strb	r3, [r7, #7]

	gstrHifCxt.u8HifRXDone = 0;
 800c726:	4b14      	ldr	r3, [pc, #80]	; (800c778 <hif_set_rx_done+0x5c>)
 800c728:	2200      	movs	r2, #0
 800c72a:	709a      	strb	r2, [r3, #2]
#ifdef NM_EDGE_INTERRUPT
	nm_bsp_interrupt_ctrl(1);
 800c72c:	2001      	movs	r0, #1
 800c72e:	f7ff fe4d 	bl	800c3cc <nm_bsp_interrupt_ctrl>
#endif
	ret = nm_read_reg_with_ret(WIFI_HOST_RCV_CTRL_0,&reg);
 800c732:	463b      	mov	r3, r7
 800c734:	4619      	mov	r1, r3
 800c736:	f241 0070 	movw	r0, #4208	; 0x1070
 800c73a:	f001 fb5b 	bl	800ddf4 <nm_read_reg_with_ret>
 800c73e:	4603      	mov	r3, r0
 800c740:	71fb      	strb	r3, [r7, #7]
	if(ret != M2M_SUCCESS)goto ERR1;
 800c742:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800c746:	2b00      	cmp	r3, #0
 800c748:	d10f      	bne.n	800c76a <hif_set_rx_done+0x4e>
	/* Set RX Done */
	reg |= NBIT1;
 800c74a:	683b      	ldr	r3, [r7, #0]
 800c74c:	f043 0302 	orr.w	r3, r3, #2
 800c750:	603b      	str	r3, [r7, #0]
	ret = nm_write_reg(WIFI_HOST_RCV_CTRL_0,reg);
 800c752:	683b      	ldr	r3, [r7, #0]
 800c754:	4619      	mov	r1, r3
 800c756:	f241 0070 	movw	r0, #4208	; 0x1070
 800c75a:	f001 fb59 	bl	800de10 <nm_write_reg>
 800c75e:	4603      	mov	r3, r0
 800c760:	71fb      	strb	r3, [r7, #7]
	if(ret != M2M_SUCCESS)goto ERR1;
 800c762:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800c766:	2b00      	cmp	r3, #0
#ifdef NM_LEVEL_INTERRUPT
	nm_bsp_interrupt_ctrl(1);
#endif
ERR1:
 800c768:	e000      	b.n	800c76c <hif_set_rx_done+0x50>
	if(ret != M2M_SUCCESS)goto ERR1;
 800c76a:	bf00      	nop
	return ret;
 800c76c:	f997 3007 	ldrsb.w	r3, [r7, #7]

}
 800c770:	4618      	mov	r0, r3
 800c772:	3708      	adds	r7, #8
 800c774:	46bd      	mov	sp, r7
 800c776:	bd80      	pop	{r7, pc}
 800c778:	24000d10 	.word	0x24000d10

0800c77c <m2m_hif_cb>:
*	@author
*	@date
*	@version	1.0
*/
static void m2m_hif_cb(uint8 u8OpCode, uint16 u16DataSize, uint32 u32Addr)
{
 800c77c:	b480      	push	{r7}
 800c77e:	b083      	sub	sp, #12
 800c780:	af00      	add	r7, sp, #0
 800c782:	4603      	mov	r3, r0
 800c784:	603a      	str	r2, [r7, #0]
 800c786:	71fb      	strb	r3, [r7, #7]
 800c788:	460b      	mov	r3, r1
 800c78a:	80bb      	strh	r3, [r7, #4]


}
 800c78c:	bf00      	nop
 800c78e:	370c      	adds	r7, #12
 800c790:	46bd      	mov	sp, r7
 800c792:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c796:	4770      	bx	lr

0800c798 <hif_chip_wake>:
*	@brief	To Wakeup the chip.
*    @return		The function shall return ZERO for successful operation and a negative value otherwise.
*/

sint8 hif_chip_wake(void)
{
 800c798:	b580      	push	{r7, lr}
 800c79a:	b082      	sub	sp, #8
 800c79c:	af00      	add	r7, sp, #0
	sint8 ret = M2M_SUCCESS;
 800c79e:	2300      	movs	r3, #0
 800c7a0:	71fb      	strb	r3, [r7, #7]
	if(gstrHifCxt.u8HifRXDone)
 800c7a2:	4b14      	ldr	r3, [pc, #80]	; (800c7f4 <hif_chip_wake+0x5c>)
 800c7a4:	789b      	ldrb	r3, [r3, #2]
 800c7a6:	b2db      	uxtb	r3, r3
 800c7a8:	2b00      	cmp	r3, #0
 800c7aa:	d002      	beq.n	800c7b2 <hif_chip_wake+0x1a>
	{
		/*chip already wake for the rx not done no need to send wake request*/
		return ret;
 800c7ac:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800c7b0:	e01c      	b.n	800c7ec <hif_chip_wake+0x54>
	}
	if(gstrHifCxt.u8ChipSleep == 0)
 800c7b2:	4b10      	ldr	r3, [pc, #64]	; (800c7f4 <hif_chip_wake+0x5c>)
 800c7b4:	785b      	ldrb	r3, [r3, #1]
 800c7b6:	b2db      	uxtb	r3, r3
 800c7b8:	2b00      	cmp	r3, #0
 800c7ba:	d10c      	bne.n	800c7d6 <hif_chip_wake+0x3e>
	{
		if(gstrHifCxt.u8ChipMode != M2M_NO_PS)
 800c7bc:	4b0d      	ldr	r3, [pc, #52]	; (800c7f4 <hif_chip_wake+0x5c>)
 800c7be:	781b      	ldrb	r3, [r3, #0]
 800c7c0:	b2db      	uxtb	r3, r3
 800c7c2:	2b00      	cmp	r3, #0
 800c7c4:	d007      	beq.n	800c7d6 <hif_chip_wake+0x3e>
		{
			ret = chip_wake();
 800c7c6:	f001 f927 	bl	800da18 <chip_wake>
 800c7ca:	4603      	mov	r3, r0
 800c7cc:	71fb      	strb	r3, [r7, #7]
			if(ret != M2M_SUCCESS)goto ERR1;
 800c7ce:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800c7d2:	2b00      	cmp	r3, #0
 800c7d4:	d107      	bne.n	800c7e6 <hif_chip_wake+0x4e>
		}
		else
		{
		}
	}
	gstrHifCxt.u8ChipSleep++;
 800c7d6:	4b07      	ldr	r3, [pc, #28]	; (800c7f4 <hif_chip_wake+0x5c>)
 800c7d8:	785b      	ldrb	r3, [r3, #1]
 800c7da:	b2db      	uxtb	r3, r3
 800c7dc:	3301      	adds	r3, #1
 800c7de:	b2da      	uxtb	r2, r3
 800c7e0:	4b04      	ldr	r3, [pc, #16]	; (800c7f4 <hif_chip_wake+0x5c>)
 800c7e2:	705a      	strb	r2, [r3, #1]
 800c7e4:	e000      	b.n	800c7e8 <hif_chip_wake+0x50>
			if(ret != M2M_SUCCESS)goto ERR1;
 800c7e6:	bf00      	nop
ERR1:
	return ret;
 800c7e8:	f997 3007 	ldrsb.w	r3, [r7, #7]
}
 800c7ec:	4618      	mov	r0, r3
 800c7ee:	3708      	adds	r7, #8
 800c7f0:	46bd      	mov	sp, r7
 800c7f2:	bd80      	pop	{r7, pc}
 800c7f4:	24000d10 	.word	0x24000d10

0800c7f8 <hif_chip_sleep_sc>:
*	@brief	To clear the chip sleep but keep the chip sleep
*    @return		The function shall return ZERO for successful operation and a negative value otherwise.
*/

sint8 hif_chip_sleep_sc(void)
{
 800c7f8:	b480      	push	{r7}
 800c7fa:	af00      	add	r7, sp, #0
	if(gstrHifCxt.u8ChipSleep >= 1)
 800c7fc:	4b08      	ldr	r3, [pc, #32]	; (800c820 <hif_chip_sleep_sc+0x28>)
 800c7fe:	785b      	ldrb	r3, [r3, #1]
 800c800:	b2db      	uxtb	r3, r3
 800c802:	2b00      	cmp	r3, #0
 800c804:	d006      	beq.n	800c814 <hif_chip_sleep_sc+0x1c>
	{
		gstrHifCxt.u8ChipSleep--;
 800c806:	4b06      	ldr	r3, [pc, #24]	; (800c820 <hif_chip_sleep_sc+0x28>)
 800c808:	785b      	ldrb	r3, [r3, #1]
 800c80a:	b2db      	uxtb	r3, r3
 800c80c:	3b01      	subs	r3, #1
 800c80e:	b2da      	uxtb	r2, r3
 800c810:	4b03      	ldr	r3, [pc, #12]	; (800c820 <hif_chip_sleep_sc+0x28>)
 800c812:	705a      	strb	r2, [r3, #1]
	}
	return M2M_SUCCESS;
 800c814:	2300      	movs	r3, #0
}
 800c816:	4618      	mov	r0, r3
 800c818:	46bd      	mov	sp, r7
 800c81a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c81e:	4770      	bx	lr
 800c820:	24000d10 	.word	0x24000d10

0800c824 <hif_chip_sleep>:
*	@brief	To make the chip sleep.
*    @return		The function shall return ZERO for successful operation and a negative value otherwise.
*/

sint8 hif_chip_sleep(void)
{
 800c824:	b580      	push	{r7, lr}
 800c826:	b082      	sub	sp, #8
 800c828:	af00      	add	r7, sp, #0
	sint8 ret = M2M_SUCCESS;
 800c82a:	2300      	movs	r3, #0
 800c82c:	71fb      	strb	r3, [r7, #7]

	if(gstrHifCxt.u8ChipSleep >= 1)
 800c82e:	4b12      	ldr	r3, [pc, #72]	; (800c878 <hif_chip_sleep+0x54>)
 800c830:	785b      	ldrb	r3, [r3, #1]
 800c832:	b2db      	uxtb	r3, r3
 800c834:	2b00      	cmp	r3, #0
 800c836:	d006      	beq.n	800c846 <hif_chip_sleep+0x22>
	{
		gstrHifCxt.u8ChipSleep--;
 800c838:	4b0f      	ldr	r3, [pc, #60]	; (800c878 <hif_chip_sleep+0x54>)
 800c83a:	785b      	ldrb	r3, [r3, #1]
 800c83c:	b2db      	uxtb	r3, r3
 800c83e:	3b01      	subs	r3, #1
 800c840:	b2da      	uxtb	r2, r3
 800c842:	4b0d      	ldr	r3, [pc, #52]	; (800c878 <hif_chip_sleep+0x54>)
 800c844:	705a      	strb	r2, [r3, #1]
	}

	if(gstrHifCxt.u8ChipSleep == 0)
 800c846:	4b0c      	ldr	r3, [pc, #48]	; (800c878 <hif_chip_sleep+0x54>)
 800c848:	785b      	ldrb	r3, [r3, #1]
 800c84a:	b2db      	uxtb	r3, r3
 800c84c:	2b00      	cmp	r3, #0
 800c84e:	d10c      	bne.n	800c86a <hif_chip_sleep+0x46>
	{
		if(gstrHifCxt.u8ChipMode != M2M_NO_PS)
 800c850:	4b09      	ldr	r3, [pc, #36]	; (800c878 <hif_chip_sleep+0x54>)
 800c852:	781b      	ldrb	r3, [r3, #0]
 800c854:	b2db      	uxtb	r3, r3
 800c856:	2b00      	cmp	r3, #0
 800c858:	d007      	beq.n	800c86a <hif_chip_sleep+0x46>
		{
			ret = chip_sleep();
 800c85a:	f001 f879 	bl	800d950 <chip_sleep>
 800c85e:	4603      	mov	r3, r0
 800c860:	71fb      	strb	r3, [r7, #7]
			if(ret != M2M_SUCCESS)goto ERR1;
 800c862:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800c866:	2b00      	cmp	r3, #0
 800c868:	e000      	b.n	800c86c <hif_chip_sleep+0x48>
		}
		else
		{
		}
	}
ERR1:
 800c86a:	bf00      	nop
	return ret;
 800c86c:	f997 3007 	ldrsb.w	r3, [r7, #7]
}
 800c870:	4618      	mov	r0, r3
 800c872:	3708      	adds	r7, #8
 800c874:	46bd      	mov	sp, r7
 800c876:	bd80      	pop	{r7, pc}
 800c878:	24000d10 	.word	0x24000d10

0800c87c <hif_init>:
*				Pointer to the arguments.
*   @return		The function shall return ZERO for successful operation and a negative value otherwise.
*/

sint8 hif_init(void * arg)
{
 800c87c:	b580      	push	{r7, lr}
 800c87e:	b082      	sub	sp, #8
 800c880:	af00      	add	r7, sp, #0
 800c882:	6078      	str	r0, [r7, #4]
	m2m_memset((uint8*)&gstrHifCxt,0,sizeof(tstrHifContext));
 800c884:	2228      	movs	r2, #40	; 0x28
 800c886:	2100      	movs	r1, #0
 800c888:	4807      	ldr	r0, [pc, #28]	; (800c8a8 <hif_init+0x2c>)
 800c88a:	f7ff ff01 	bl	800c690 <m2m_memset>
	nm_bsp_register_isr(isr);
 800c88e:	4807      	ldr	r0, [pc, #28]	; (800c8ac <hif_init+0x30>)
 800c890:	f7ff fd6a 	bl	800c368 <nm_bsp_register_isr>
	hif_register_cb(M2M_REQ_GROUP_HIF,m2m_hif_cb);
 800c894:	4906      	ldr	r1, [pc, #24]	; (800c8b0 <hif_init+0x34>)
 800c896:	2003      	movs	r0, #3
 800c898:	f000 fc18 	bl	800d0cc <hif_register_cb>
	return M2M_SUCCESS;
 800c89c:	2300      	movs	r3, #0
}
 800c89e:	4618      	mov	r0, r3
 800c8a0:	3708      	adds	r7, #8
 800c8a2:	46bd      	mov	sp, r7
 800c8a4:	bd80      	pop	{r7, pc}
 800c8a6:	bf00      	nop
 800c8a8:	24000d10 	.word	0x24000d10
 800c8ac:	0800c6fd 	.word	0x0800c6fd
 800c8b0:	0800c77d 	.word	0x0800c77d

0800c8b4 <hif_send>:
				Packet buffer size (including the HIF header).
*    @return		The function shall return ZERO for successful operation and a negative value otherwise.
*/
sint8 hif_send(uint8 u8Gid,uint8 u8Opcode,uint8 *pu8CtrlBuf,uint16 u16CtrlBufSize,
			   uint8 *pu8DataBuf,uint16 u16DataSize, uint16 u16DataOffset)
{
 800c8b4:	b580      	push	{r7, lr}
 800c8b6:	b088      	sub	sp, #32
 800c8b8:	af00      	add	r7, sp, #0
 800c8ba:	603a      	str	r2, [r7, #0]
 800c8bc:	461a      	mov	r2, r3
 800c8be:	4603      	mov	r3, r0
 800c8c0:	71fb      	strb	r3, [r7, #7]
 800c8c2:	460b      	mov	r3, r1
 800c8c4:	71bb      	strb	r3, [r7, #6]
 800c8c6:	4613      	mov	r3, r2
 800c8c8:	80bb      	strh	r3, [r7, #4]
    /* temp is 16 bit variable used to read a volatile memory location to
       pass to function/macro, which is not using volatile variable.
       it is done due to IAR warning.
    */
    uint16  temp;
	sint8	ret = M2M_ERR_SEND;
 800c8ca:	23ff      	movs	r3, #255	; 0xff
 800c8cc:	77fb      	strb	r3, [r7, #31]
	volatile tstrHifHdr	strHif;

	strHif.u8Opcode		= u8Opcode&(~NBIT7);
 800c8ce:	79bb      	ldrb	r3, [r7, #6]
 800c8d0:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800c8d4:	b2db      	uxtb	r3, r3
 800c8d6:	767b      	strb	r3, [r7, #25]
	strHif.u8Gid		= u8Gid;
 800c8d8:	79fb      	ldrb	r3, [r7, #7]
 800c8da:	763b      	strb	r3, [r7, #24]
	strHif.u16Length	= M2M_HIF_HDR_OFFSET;
 800c8dc:	2308      	movs	r3, #8
 800c8de:	837b      	strh	r3, [r7, #26]
	if(pu8DataBuf != NULL)
 800c8e0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c8e2:	2b00      	cmp	r3, #0
 800c8e4:	d009      	beq.n	800c8fa <hif_send+0x46>
	{
		strHif.u16Length += u16DataOffset + u16DataSize;
 800c8e6:	8b7b      	ldrh	r3, [r7, #26]
 800c8e8:	b29a      	uxth	r2, r3
 800c8ea:	8e39      	ldrh	r1, [r7, #48]	; 0x30
 800c8ec:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 800c8ee:	440b      	add	r3, r1
 800c8f0:	b29b      	uxth	r3, r3
 800c8f2:	4413      	add	r3, r2
 800c8f4:	b29b      	uxth	r3, r3
 800c8f6:	837b      	strh	r3, [r7, #26]
 800c8f8:	e005      	b.n	800c906 <hif_send+0x52>
	}
	else
	{
		strHif.u16Length += u16CtrlBufSize;
 800c8fa:	8b7b      	ldrh	r3, [r7, #26]
 800c8fc:	b29a      	uxth	r2, r3
 800c8fe:	88bb      	ldrh	r3, [r7, #4]
 800c900:	4413      	add	r3, r2
 800c902:	b29b      	uxth	r3, r3
 800c904:	837b      	strh	r3, [r7, #26]
	}

	ret = hif_chip_wake();   // neglectable 0msec
 800c906:	f7ff ff47 	bl	800c798 <hif_chip_wake>
 800c90a:	4603      	mov	r3, r0
 800c90c:	77fb      	strb	r3, [r7, #31]
	if(ret == M2M_SUCCESS)
 800c90e:	f997 301f 	ldrsb.w	r3, [r7, #31]
 800c912:	2b00      	cmp	r3, #0
 800c914:	f040 80e9 	bne.w	800caea <hif_send+0x236>
	{
		volatile uint32 reg, dma_addr = 0;
 800c918:	2300      	movs	r3, #0
 800c91a:	613b      	str	r3, [r7, #16]
		volatile uint16 cnt = 0;
 800c91c:	2300      	movs	r3, #0
 800c91e:	81fb      	strh	r3, [r7, #14]

//#define OPTIMIZE_BUS
/*please define in firmware also*/
#ifndef OPTIMIZE_BUS
		reg = 0UL;
 800c920:	2300      	movs	r3, #0
 800c922:	617b      	str	r3, [r7, #20]
        temp = (uint16)strHif.u16Length;
 800c924:	8b7b      	ldrh	r3, [r7, #26]
 800c926:	83bb      	strh	r3, [r7, #28]
		reg |= (uint32)u8Gid;
 800c928:	79fa      	ldrb	r2, [r7, #7]
 800c92a:	697b      	ldr	r3, [r7, #20]
 800c92c:	4313      	orrs	r3, r2
 800c92e:	617b      	str	r3, [r7, #20]
		reg |= ((uint32)u8Opcode<<8);
 800c930:	79bb      	ldrb	r3, [r7, #6]
 800c932:	021a      	lsls	r2, r3, #8
 800c934:	697b      	ldr	r3, [r7, #20]
 800c936:	4313      	orrs	r3, r2
 800c938:	617b      	str	r3, [r7, #20]
		reg |= ((uint32)temp<<16);
 800c93a:	8bbb      	ldrh	r3, [r7, #28]
 800c93c:	041a      	lsls	r2, r3, #16
 800c93e:	697b      	ldr	r3, [r7, #20]
 800c940:	4313      	orrs	r3, r2
 800c942:	617b      	str	r3, [r7, #20]
		ret = nm_write_reg(NMI_STATE_REG,reg);
 800c944:	697b      	ldr	r3, [r7, #20]
 800c946:	4619      	mov	r1, r3
 800c948:	f241 008c 	movw	r0, #4236	; 0x108c
 800c94c:	f001 fa60 	bl	800de10 <nm_write_reg>
 800c950:	4603      	mov	r3, r0
 800c952:	77fb      	strb	r3, [r7, #31]
		if(M2M_SUCCESS != ret) goto ERR1;
 800c954:	f997 301f 	ldrsb.w	r3, [r7, #31]
 800c958:	2b00      	cmp	r3, #0
 800c95a:	f040 80da 	bne.w	800cb12 <hif_send+0x25e>

		reg = 0UL;
 800c95e:	2300      	movs	r3, #0
 800c960:	617b      	str	r3, [r7, #20]
		reg |= NBIT1;
 800c962:	697b      	ldr	r3, [r7, #20]
 800c964:	f043 0302 	orr.w	r3, r3, #2
 800c968:	617b      	str	r3, [r7, #20]
		ret = nm_write_reg(WIFI_HOST_RCV_CTRL_2, reg);
 800c96a:	697b      	ldr	r3, [r7, #20]
 800c96c:	4619      	mov	r1, r3
 800c96e:	f241 0078 	movw	r0, #4216	; 0x1078
 800c972:	f001 fa4d 	bl	800de10 <nm_write_reg>
 800c976:	4603      	mov	r3, r0
 800c978:	77fb      	strb	r3, [r7, #31]
		if(M2M_SUCCESS != ret) goto ERR1;
 800c97a:	f997 301f 	ldrsb.w	r3, [r7, #31]
 800c97e:	2b00      	cmp	r3, #0
 800c980:	f040 80c9 	bne.w	800cb16 <hif_send+0x262>
		reg |= (u8Gid == M2M_REQ_GROUP_IP) ? (NBIT3):(0); /*IP = 1 or non IP*/
		reg |= ((uint32)strHif.u16Length << 4); /*length of pkt max = 4096*/
		ret = nm_write_reg(WIFI_HOST_RCV_CTRL_2, reg);
		if(M2M_SUCCESS != ret) goto ERR1;
#endif
		dma_addr = 0;
 800c984:	2300      	movs	r3, #0
 800c986:	613b      	str	r3, [r7, #16]
		for(cnt = 0; cnt < 1000; cnt ++)
 800c988:	2300      	movs	r3, #0
 800c98a:	81fb      	strh	r3, [r7, #14]
 800c98c:	e03b      	b.n	800ca06 <hif_send+0x152>
		{
			ret = nm_read_reg_with_ret(WIFI_HOST_RCV_CTRL_2,(uint32 *)&reg);
 800c98e:	f107 0314 	add.w	r3, r7, #20
 800c992:	4619      	mov	r1, r3
 800c994:	f241 0078 	movw	r0, #4216	; 0x1078
 800c998:	f001 fa2c 	bl	800ddf4 <nm_read_reg_with_ret>
 800c99c:	4603      	mov	r3, r0
 800c99e:	77fb      	strb	r3, [r7, #31]
			if(ret != M2M_SUCCESS) break;
 800c9a0:	f997 301f 	ldrsb.w	r3, [r7, #31]
 800c9a4:	2b00      	cmp	r3, #0
 800c9a6:	d134      	bne.n	800ca12 <hif_send+0x15e>
			/*
			 * If it takes too long to get a response, the slow down to
			 * avoid back-to-back register read operations.
			 */
			if(cnt >= 500) {
 800c9a8:	89fb      	ldrh	r3, [r7, #14]
 800c9aa:	b29b      	uxth	r3, r3
 800c9ac:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 800c9b0:	d310      	bcc.n	800c9d4 <hif_send+0x120>
				if(cnt < 501) {
 800c9b2:	89fb      	ldrh	r3, [r7, #14]
 800c9b4:	b29b      	uxth	r3, r3
 800c9b6:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 800c9ba:	d808      	bhi.n	800c9ce <hif_send+0x11a>
					M2M_INFO("Slowing down...\n");
 800c9bc:	485d      	ldr	r0, [pc, #372]	; (800cb34 <hif_send+0x280>)
 800c9be:	f003 f865 	bl	800fa8c <iprintf>
 800c9c2:	485d      	ldr	r0, [pc, #372]	; (800cb38 <hif_send+0x284>)
 800c9c4:	f003 f8ea 	bl	800fb9c <puts>
 800c9c8:	200d      	movs	r0, #13
 800c9ca:	f003 f877 	bl	800fabc <putchar>
				}
				nm_bsp_sleep(1);
 800c9ce:	2001      	movs	r0, #1
 800c9d0:	f7ff fcbe 	bl	800c350 <nm_bsp_sleep>
			}
			if (!(reg & NBIT1))
 800c9d4:	697b      	ldr	r3, [r7, #20]
 800c9d6:	f003 0302 	and.w	r3, r3, #2
 800c9da:	2b00      	cmp	r3, #0
 800c9dc:	d10e      	bne.n	800c9fc <hif_send+0x148>
			{
				ret = nm_read_reg_with_ret(WIFI_HOST_RCV_CTRL_4,(uint32 *)&dma_addr);
 800c9de:	f107 0310 	add.w	r3, r7, #16
 800c9e2:	4619      	mov	r1, r3
 800c9e4:	4855      	ldr	r0, [pc, #340]	; (800cb3c <hif_send+0x288>)
 800c9e6:	f001 fa05 	bl	800ddf4 <nm_read_reg_with_ret>
 800c9ea:	4603      	mov	r3, r0
 800c9ec:	77fb      	strb	r3, [r7, #31]
				if(ret != M2M_SUCCESS) {
 800c9ee:	f997 301f 	ldrsb.w	r3, [r7, #31]
 800c9f2:	2b00      	cmp	r3, #0
 800c9f4:	d00f      	beq.n	800ca16 <hif_send+0x162>
					/*in case of read error clear the DMA address and return error*/
					dma_addr = 0;
 800c9f6:	2300      	movs	r3, #0
 800c9f8:	613b      	str	r3, [r7, #16]
					goto ERR1;
 800c9fa:	e093      	b.n	800cb24 <hif_send+0x270>
		for(cnt = 0; cnt < 1000; cnt ++)
 800c9fc:	89fb      	ldrh	r3, [r7, #14]
 800c9fe:	b29b      	uxth	r3, r3
 800ca00:	3301      	adds	r3, #1
 800ca02:	b29b      	uxth	r3, r3
 800ca04:	81fb      	strh	r3, [r7, #14]
 800ca06:	89fb      	ldrh	r3, [r7, #14]
 800ca08:	b29b      	uxth	r3, r3
 800ca0a:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800ca0e:	d3be      	bcc.n	800c98e <hif_send+0xda>
 800ca10:	e002      	b.n	800ca18 <hif_send+0x164>
			if(ret != M2M_SUCCESS) break;
 800ca12:	bf00      	nop
 800ca14:	e000      	b.n	800ca18 <hif_send+0x164>
				}
				/*in case of success break */
                break;
 800ca16:	bf00      	nop
			}
		}
// 395-432 ~ 9 msec
		if (dma_addr != 0)
 800ca18:	693b      	ldr	r3, [r7, #16]
 800ca1a:	2b00      	cmp	r3, #0
 800ca1c:	d055      	beq.n	800caca <hif_send+0x216>
		{
			volatile uint32	u32CurrAddr;
			u32CurrAddr = dma_addr;
 800ca1e:	693b      	ldr	r3, [r7, #16]
 800ca20:	60bb      	str	r3, [r7, #8]
			strHif.u16Length=NM_BSP_B_L_16(strHif.u16Length);
 800ca22:	8b7b      	ldrh	r3, [r7, #26]
 800ca24:	b29b      	uxth	r3, r3
 800ca26:	837b      	strh	r3, [r7, #26]
			ret = nm_write_block(u32CurrAddr, (uint8*)&strHif, M2M_HIF_HDR_OFFSET);
 800ca28:	68bb      	ldr	r3, [r7, #8]
 800ca2a:	f107 0118 	add.w	r1, r7, #24
 800ca2e:	2208      	movs	r2, #8
 800ca30:	4618      	mov	r0, r3
 800ca32:	f001 fa69 	bl	800df08 <nm_write_block>
 800ca36:	4603      	mov	r3, r0
 800ca38:	77fb      	strb	r3, [r7, #31]
			if(M2M_SUCCESS != ret) goto ERR1;
 800ca3a:	f997 301f 	ldrsb.w	r3, [r7, #31]
 800ca3e:	2b00      	cmp	r3, #0
 800ca40:	d16b      	bne.n	800cb1a <hif_send+0x266>
			u32CurrAddr += M2M_HIF_HDR_OFFSET;
 800ca42:	68bb      	ldr	r3, [r7, #8]
 800ca44:	3308      	adds	r3, #8
 800ca46:	60bb      	str	r3, [r7, #8]
			if(pu8CtrlBuf != NULL)
 800ca48:	683b      	ldr	r3, [r7, #0]
 800ca4a:	2b00      	cmp	r3, #0
 800ca4c:	d00f      	beq.n	800ca6e <hif_send+0x1ba>
			{
				ret = nm_write_block(u32CurrAddr, pu8CtrlBuf, u16CtrlBufSize);
 800ca4e:	68bb      	ldr	r3, [r7, #8]
 800ca50:	88ba      	ldrh	r2, [r7, #4]
 800ca52:	6839      	ldr	r1, [r7, #0]
 800ca54:	4618      	mov	r0, r3
 800ca56:	f001 fa57 	bl	800df08 <nm_write_block>
 800ca5a:	4603      	mov	r3, r0
 800ca5c:	77fb      	strb	r3, [r7, #31]
				if(M2M_SUCCESS != ret) goto ERR1;
 800ca5e:	f997 301f 	ldrsb.w	r3, [r7, #31]
 800ca62:	2b00      	cmp	r3, #0
 800ca64:	d15b      	bne.n	800cb1e <hif_send+0x26a>
				u32CurrAddr += u16CtrlBufSize;
 800ca66:	88ba      	ldrh	r2, [r7, #4]
 800ca68:	68bb      	ldr	r3, [r7, #8]
 800ca6a:	4413      	add	r3, r2
 800ca6c:	60bb      	str	r3, [r7, #8]
			}
			// 395-413 ~ 1 msec
			if(pu8DataBuf != NULL)
 800ca6e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ca70:	2b00      	cmp	r3, #0
 800ca72:	d016      	beq.n	800caa2 <hif_send+0x1ee>
			{
				u32CurrAddr += (u16DataOffset - u16CtrlBufSize);
 800ca74:	8e3a      	ldrh	r2, [r7, #48]	; 0x30
 800ca76:	88bb      	ldrh	r3, [r7, #4]
 800ca78:	1ad3      	subs	r3, r2, r3
 800ca7a:	461a      	mov	r2, r3
 800ca7c:	68bb      	ldr	r3, [r7, #8]
 800ca7e:	4413      	add	r3, r2
 800ca80:	60bb      	str	r3, [r7, #8]
				ret = nm_write_block(u32CurrAddr, pu8DataBuf, u16DataSize);
 800ca82:	68bb      	ldr	r3, [r7, #8]
 800ca84:	8dba      	ldrh	r2, [r7, #44]	; 0x2c
 800ca86:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800ca88:	4618      	mov	r0, r3
 800ca8a:	f001 fa3d 	bl	800df08 <nm_write_block>
 800ca8e:	4603      	mov	r3, r0
 800ca90:	77fb      	strb	r3, [r7, #31]
				if(M2M_SUCCESS != ret) goto ERR1;
 800ca92:	f997 301f 	ldrsb.w	r3, [r7, #31]
 800ca96:	2b00      	cmp	r3, #0
 800ca98:	d143      	bne.n	800cb22 <hif_send+0x26e>
				u32CurrAddr += u16DataSize;
 800ca9a:	8dba      	ldrh	r2, [r7, #44]	; 0x2c
 800ca9c:	68bb      	ldr	r3, [r7, #8]
 800ca9e:	4413      	add	r3, r2
 800caa0:	60bb      	str	r3, [r7, #8]
			}
			reg = dma_addr << 2;
 800caa2:	693b      	ldr	r3, [r7, #16]
 800caa4:	009b      	lsls	r3, r3, #2
 800caa6:	617b      	str	r3, [r7, #20]
			reg |= NBIT1;
 800caa8:	697b      	ldr	r3, [r7, #20]
 800caaa:	f043 0302 	orr.w	r3, r3, #2
 800caae:	617b      	str	r3, [r7, #20]
			ret = nm_write_reg(WIFI_HOST_RCV_CTRL_3, reg); // ~ approx. 1 msec
 800cab0:	697b      	ldr	r3, [r7, #20]
 800cab2:	4619      	mov	r1, r3
 800cab4:	f241 006c 	movw	r0, #4204	; 0x106c
 800cab8:	f001 f9aa 	bl	800de10 <nm_write_reg>
 800cabc:	4603      	mov	r3, r0
 800cabe:	77fb      	strb	r3, [r7, #31]
			if(M2M_SUCCESS != ret) goto ERR1;
 800cac0:	f997 301f 	ldrsb.w	r3, [r7, #31]
 800cac4:	2b00      	cmp	r3, #0
 800cac6:	d01d      	beq.n	800cb04 <hif_send+0x250>
 800cac8:	e02c      	b.n	800cb24 <hif_send+0x270>
		}
		else
		{
			ret = hif_chip_sleep();
 800caca:	f7ff feab 	bl	800c824 <hif_chip_sleep>
 800cace:	4603      	mov	r3, r0
 800cad0:	77fb      	strb	r3, [r7, #31]
			M2M_PRINT("Failed to alloc rx size %d\r\n",ret);
 800cad2:	f997 301f 	ldrsb.w	r3, [r7, #31]
 800cad6:	4619      	mov	r1, r3
 800cad8:	4819      	ldr	r0, [pc, #100]	; (800cb40 <hif_send+0x28c>)
 800cada:	f002 ffd7 	bl	800fa8c <iprintf>
 800cade:	200d      	movs	r0, #13
 800cae0:	f002 ffec 	bl	800fabc <putchar>
			ret = M2M_ERR_MEM_ALLOC;
 800cae4:	23fd      	movs	r3, #253	; 0xfd
 800cae6:	77fb      	strb	r3, [r7, #31]
			goto ERR2;
 800cae8:	e01e      	b.n	800cb28 <hif_send+0x274>
		}
	}
	else
	{
		M2M_ERR("(HIF)Fail to wakup the chip\n");
 800caea:	f240 12a3 	movw	r2, #419	; 0x1a3
 800caee:	4915      	ldr	r1, [pc, #84]	; (800cb44 <hif_send+0x290>)
 800caf0:	4815      	ldr	r0, [pc, #84]	; (800cb48 <hif_send+0x294>)
 800caf2:	f002 ffcb 	bl	800fa8c <iprintf>
 800caf6:	4815      	ldr	r0, [pc, #84]	; (800cb4c <hif_send+0x298>)
 800caf8:	f003 f850 	bl	800fb9c <puts>
 800cafc:	200d      	movs	r0, #13
 800cafe:	f002 ffdd 	bl	800fabc <putchar>
		goto ERR2;
 800cb02:	e011      	b.n	800cb28 <hif_send+0x274>
	}

	/*actual sleep ret = M2M_SUCCESS*/
 	ret = hif_chip_sleep();
 800cb04:	f7ff fe8e 	bl	800c824 <hif_chip_sleep>
 800cb08:	4603      	mov	r3, r0
 800cb0a:	77fb      	strb	r3, [r7, #31]
	return ret;
 800cb0c:	f997 301f 	ldrsb.w	r3, [r7, #31]
 800cb10:	e00c      	b.n	800cb2c <hif_send+0x278>
		if(M2M_SUCCESS != ret) goto ERR1;
 800cb12:	bf00      	nop
 800cb14:	e006      	b.n	800cb24 <hif_send+0x270>
		if(M2M_SUCCESS != ret) goto ERR1;
 800cb16:	bf00      	nop
 800cb18:	e004      	b.n	800cb24 <hif_send+0x270>
			if(M2M_SUCCESS != ret) goto ERR1;
 800cb1a:	bf00      	nop
 800cb1c:	e002      	b.n	800cb24 <hif_send+0x270>
				if(M2M_SUCCESS != ret) goto ERR1;
 800cb1e:	bf00      	nop
 800cb20:	e000      	b.n	800cb24 <hif_send+0x270>
				if(M2M_SUCCESS != ret) goto ERR1;
 800cb22:	bf00      	nop
ERR1:
	/*reset the count but no actual sleep as it already bus error*/
	hif_chip_sleep_sc();
 800cb24:	f7ff fe68 	bl	800c7f8 <hif_chip_sleep_sc>
ERR2:
	/*logical error*/
	return ret;
 800cb28:	f997 301f 	ldrsb.w	r3, [r7, #31]
}
 800cb2c:	4618      	mov	r0, r3
 800cb2e:	3720      	adds	r7, #32
 800cb30:	46bd      	mov	sp, r7
 800cb32:	bd80      	pop	{r7, pc}
 800cb34:	08010cfc 	.word	0x08010cfc
 800cb38:	08010d08 	.word	0x08010d08
 800cb3c:	00150400 	.word	0x00150400
 800cb40:	08010d18 	.word	0x08010d18
 800cb44:	08011308 	.word	0x08011308
 800cb48:	08010d38 	.word	0x08010d38
 800cb4c:	08010d4c 	.word	0x08010d4c

0800cb50 <hif_isr>:
*	@date	15 July 2012
*	@return	1 in case of interrupt received else 0 will be returned
*	@version	1.0
*/
static sint8 hif_isr(void)
{
 800cb50:	b580      	push	{r7, lr}
 800cb52:	b088      	sub	sp, #32
 800cb54:	af02      	add	r7, sp, #8
    uint16 temp;
	sint8 ret = M2M_SUCCESS;
 800cb56:	2300      	movs	r3, #0
 800cb58:	75fb      	strb	r3, [r7, #23]
	uint32 reg;
	volatile tstrHifHdr strHif;

	ret = nm_read_reg_with_ret(WIFI_HOST_RCV_CTRL_0, &reg);
 800cb5a:	f107 030c 	add.w	r3, r7, #12
 800cb5e:	4619      	mov	r1, r3
 800cb60:	f241 0070 	movw	r0, #4208	; 0x1070
 800cb64:	f001 f946 	bl	800ddf4 <nm_read_reg_with_ret>
 800cb68:	4603      	mov	r3, r0
 800cb6a:	75fb      	strb	r3, [r7, #23]
	if(M2M_SUCCESS == ret)
 800cb6c:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800cb70:	2b00      	cmp	r3, #0
 800cb72:	f040 81b8 	bne.w	800cee6 <hif_isr+0x396>
	{
		if(reg & 0x1)	/* New interrupt has been received */
 800cb76:	68fb      	ldr	r3, [r7, #12]
 800cb78:	f003 0301 	and.w	r3, r3, #1
 800cb7c:	2b00      	cmp	r3, #0
 800cb7e:	f000 81a1 	beq.w	800cec4 <hif_isr+0x374>
		{
			uint16 size;

			nm_bsp_interrupt_ctrl(0);
 800cb82:	2000      	movs	r0, #0
 800cb84:	f7ff fc22 	bl	800c3cc <nm_bsp_interrupt_ctrl>
			/*Clearing RX interrupt*/
			reg &= ~NBIT0;
 800cb88:	68fb      	ldr	r3, [r7, #12]
 800cb8a:	f023 0301 	bic.w	r3, r3, #1
 800cb8e:	60fb      	str	r3, [r7, #12]
			ret = nm_write_reg(WIFI_HOST_RCV_CTRL_0,reg);
 800cb90:	68fb      	ldr	r3, [r7, #12]
 800cb92:	4619      	mov	r1, r3
 800cb94:	f241 0070 	movw	r0, #4208	; 0x1070
 800cb98:	f001 f93a 	bl	800de10 <nm_write_reg>
 800cb9c:	4603      	mov	r3, r0
 800cb9e:	75fb      	strb	r3, [r7, #23]
			if(ret != M2M_SUCCESS)goto ERR1;
 800cba0:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800cba4:	2b00      	cmp	r3, #0
 800cba6:	f040 81ab 	bne.w	800cf00 <hif_isr+0x3b0>
			gstrHifCxt.u8HifRXDone = 1;
 800cbaa:	4ba3      	ldr	r3, [pc, #652]	; (800ce38 <hif_isr+0x2e8>)
 800cbac:	2201      	movs	r2, #1
 800cbae:	709a      	strb	r2, [r3, #2]
			size = (uint16)((reg >> 2) & 0xfff);
 800cbb0:	68fb      	ldr	r3, [r7, #12]
 800cbb2:	089b      	lsrs	r3, r3, #2
 800cbb4:	b29b      	uxth	r3, r3
 800cbb6:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800cbba:	82bb      	strh	r3, [r7, #20]
			if (size > 0) {
 800cbbc:	8abb      	ldrh	r3, [r7, #20]
 800cbbe:	2b00      	cmp	r3, #0
 800cbc0:	f000 8171 	beq.w	800cea6 <hif_isr+0x356>
				uint32 address = 0;
 800cbc4:	2300      	movs	r3, #0
 800cbc6:	607b      	str	r3, [r7, #4]
				/**
				start bus transfer
				**/
				ret = nm_read_reg_with_ret(WIFI_HOST_RCV_CTRL_1, &address);
 800cbc8:	1d3b      	adds	r3, r7, #4
 800cbca:	4619      	mov	r1, r3
 800cbcc:	f241 0084 	movw	r0, #4228	; 0x1084
 800cbd0:	f001 f910 	bl	800ddf4 <nm_read_reg_with_ret>
 800cbd4:	4603      	mov	r3, r0
 800cbd6:	75fb      	strb	r3, [r7, #23]
				if(M2M_SUCCESS != ret)
 800cbd8:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800cbdc:	2b00      	cmp	r3, #0
 800cbde:	d00f      	beq.n	800cc00 <hif_isr+0xb0>
				{
					M2M_ERR("(hif) WIFI_HOST_RCV_CTRL_1 bus fail\n");
 800cbe0:	f44f 72eb 	mov.w	r2, #470	; 0x1d6
 800cbe4:	4995      	ldr	r1, [pc, #596]	; (800ce3c <hif_isr+0x2ec>)
 800cbe6:	4896      	ldr	r0, [pc, #600]	; (800ce40 <hif_isr+0x2f0>)
 800cbe8:	f002 ff50 	bl	800fa8c <iprintf>
 800cbec:	4895      	ldr	r0, [pc, #596]	; (800ce44 <hif_isr+0x2f4>)
 800cbee:	f002 ffd5 	bl	800fb9c <puts>
 800cbf2:	200d      	movs	r0, #13
 800cbf4:	f002 ff62 	bl	800fabc <putchar>
					nm_bsp_interrupt_ctrl(1);
 800cbf8:	2001      	movs	r0, #1
 800cbfa:	f7ff fbe7 	bl	800c3cc <nm_bsp_interrupt_ctrl>
					goto ERR1;
 800cbfe:	e180      	b.n	800cf02 <hif_isr+0x3b2>
				}
				gstrHifCxt.u32RxAddr = address;
 800cc00:	687b      	ldr	r3, [r7, #4]
 800cc02:	4a8d      	ldr	r2, [pc, #564]	; (800ce38 <hif_isr+0x2e8>)
 800cc04:	6053      	str	r3, [r2, #4]
				gstrHifCxt.u32RxSize = size;
 800cc06:	8abb      	ldrh	r3, [r7, #20]
 800cc08:	4a8b      	ldr	r2, [pc, #556]	; (800ce38 <hif_isr+0x2e8>)
 800cc0a:	6093      	str	r3, [r2, #8]
				ret = nm_read_block(address, (uint8*)&strHif, sizeof(tstrHifHdr));
 800cc0c:	687b      	ldr	r3, [r7, #4]
 800cc0e:	f107 0108 	add.w	r1, r7, #8
 800cc12:	2204      	movs	r2, #4
 800cc14:	4618      	mov	r0, r3
 800cc16:	f001 f91b 	bl	800de50 <nm_read_block>
 800cc1a:	4603      	mov	r3, r0
 800cc1c:	75fb      	strb	r3, [r7, #23]
				strHif.u16Length = NM_BSP_B_L_16(strHif.u16Length);
 800cc1e:	897b      	ldrh	r3, [r7, #10]
 800cc20:	b29b      	uxth	r3, r3
 800cc22:	817b      	strh	r3, [r7, #10]
				if(M2M_SUCCESS != ret)
 800cc24:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800cc28:	2b00      	cmp	r3, #0
 800cc2a:	d00f      	beq.n	800cc4c <hif_isr+0xfc>
				{
					M2M_ERR("(hif) address bus fail\n");
 800cc2c:	f44f 72f0 	mov.w	r2, #480	; 0x1e0
 800cc30:	4982      	ldr	r1, [pc, #520]	; (800ce3c <hif_isr+0x2ec>)
 800cc32:	4883      	ldr	r0, [pc, #524]	; (800ce40 <hif_isr+0x2f0>)
 800cc34:	f002 ff2a 	bl	800fa8c <iprintf>
 800cc38:	4883      	ldr	r0, [pc, #524]	; (800ce48 <hif_isr+0x2f8>)
 800cc3a:	f002 ffaf 	bl	800fb9c <puts>
 800cc3e:	200d      	movs	r0, #13
 800cc40:	f002 ff3c 	bl	800fabc <putchar>
					nm_bsp_interrupt_ctrl(1);
 800cc44:	2001      	movs	r0, #1
 800cc46:	f7ff fbc1 	bl	800c3cc <nm_bsp_interrupt_ctrl>
					goto ERR1;
 800cc4a:	e15a      	b.n	800cf02 <hif_isr+0x3b2>
				}
				if(strHif.u16Length != size)
 800cc4c:	897b      	ldrh	r3, [r7, #10]
 800cc4e:	b29b      	uxth	r3, r3
 800cc50:	8aba      	ldrh	r2, [r7, #20]
 800cc52:	429a      	cmp	r2, r3
 800cc54:	d022      	beq.n	800cc9c <hif_isr+0x14c>
				{
					if((size - strHif.u16Length) > 4)
 800cc56:	8abb      	ldrh	r3, [r7, #20]
 800cc58:	897a      	ldrh	r2, [r7, #10]
 800cc5a:	b292      	uxth	r2, r2
 800cc5c:	1a9b      	subs	r3, r3, r2
 800cc5e:	2b04      	cmp	r3, #4
 800cc60:	dd1c      	ble.n	800cc9c <hif_isr+0x14c>
					{
						M2M_ERR("(hif) Corrupted packet Size = %u <L = %u, G = %u, OP = %02X>\n",
 800cc62:	f240 12e9 	movw	r2, #489	; 0x1e9
 800cc66:	4975      	ldr	r1, [pc, #468]	; (800ce3c <hif_isr+0x2ec>)
 800cc68:	4875      	ldr	r0, [pc, #468]	; (800ce40 <hif_isr+0x2f0>)
 800cc6a:	f002 ff0f 	bl	800fa8c <iprintf>
 800cc6e:	8ab9      	ldrh	r1, [r7, #20]
 800cc70:	897b      	ldrh	r3, [r7, #10]
 800cc72:	b29b      	uxth	r3, r3
 800cc74:	461a      	mov	r2, r3
 800cc76:	7a3b      	ldrb	r3, [r7, #8]
 800cc78:	b2db      	uxtb	r3, r3
 800cc7a:	4618      	mov	r0, r3
 800cc7c:	7a7b      	ldrb	r3, [r7, #9]
 800cc7e:	b2db      	uxtb	r3, r3
 800cc80:	9300      	str	r3, [sp, #0]
 800cc82:	4603      	mov	r3, r0
 800cc84:	4871      	ldr	r0, [pc, #452]	; (800ce4c <hif_isr+0x2fc>)
 800cc86:	f002 ff01 	bl	800fa8c <iprintf>
 800cc8a:	200d      	movs	r0, #13
 800cc8c:	f002 ff16 	bl	800fabc <putchar>
							size, strHif.u16Length, strHif.u8Gid, strHif.u8Opcode);
						nm_bsp_interrupt_ctrl(1);
 800cc90:	2001      	movs	r0, #1
 800cc92:	f7ff fb9b 	bl	800c3cc <nm_bsp_interrupt_ctrl>
						ret = M2M_ERR_BUS_FAIL;
 800cc96:	23fa      	movs	r3, #250	; 0xfa
 800cc98:	75fb      	strb	r3, [r7, #23]
						goto ERR1;
 800cc9a:	e132      	b.n	800cf02 <hif_isr+0x3b2>
					}
				}

				if(M2M_REQ_GROUP_WIFI == strHif.u8Gid)
 800cc9c:	7a3b      	ldrb	r3, [r7, #8]
 800cc9e:	b2db      	uxtb	r3, r3
 800cca0:	2b01      	cmp	r3, #1
 800cca2:	d11d      	bne.n	800cce0 <hif_isr+0x190>
				{
					if(gstrHifCxt.pfWifiCb)
 800cca4:	4b64      	ldr	r3, [pc, #400]	; (800ce38 <hif_isr+0x2e8>)
 800cca6:	68db      	ldr	r3, [r3, #12]
 800cca8:	2b00      	cmp	r3, #0
 800ccaa:	d00c      	beq.n	800ccc6 <hif_isr+0x176>
                    {
                        temp = (uint16)strHif.u16Length;
 800ccac:	897b      	ldrh	r3, [r7, #10]
 800ccae:	827b      	strh	r3, [r7, #18]
						gstrHifCxt.pfWifiCb(strHif.u8Opcode, temp - M2M_HIF_HDR_OFFSET, address + M2M_HIF_HDR_OFFSET);
 800ccb0:	4b61      	ldr	r3, [pc, #388]	; (800ce38 <hif_isr+0x2e8>)
 800ccb2:	68db      	ldr	r3, [r3, #12]
 800ccb4:	7a7a      	ldrb	r2, [r7, #9]
 800ccb6:	b2d0      	uxtb	r0, r2
 800ccb8:	8a7a      	ldrh	r2, [r7, #18]
 800ccba:	3a08      	subs	r2, #8
 800ccbc:	b291      	uxth	r1, r2
 800ccbe:	687a      	ldr	r2, [r7, #4]
 800ccc0:	3208      	adds	r2, #8
 800ccc2:	4798      	blx	r3
 800ccc4:	e0d0      	b.n	800ce68 <hif_isr+0x318>
					}
					else
					{
						M2M_ERR("WIFI callback is not registered\n");
 800ccc6:	f240 12f9 	movw	r2, #505	; 0x1f9
 800ccca:	495c      	ldr	r1, [pc, #368]	; (800ce3c <hif_isr+0x2ec>)
 800cccc:	485c      	ldr	r0, [pc, #368]	; (800ce40 <hif_isr+0x2f0>)
 800ccce:	f002 fedd 	bl	800fa8c <iprintf>
 800ccd2:	485f      	ldr	r0, [pc, #380]	; (800ce50 <hif_isr+0x300>)
 800ccd4:	f002 ff62 	bl	800fb9c <puts>
 800ccd8:	200d      	movs	r0, #13
 800ccda:	f002 feef 	bl	800fabc <putchar>
 800ccde:	e0c3      	b.n	800ce68 <hif_isr+0x318>
					}

				}
				else if(M2M_REQ_GROUP_IP == strHif.u8Gid)
 800cce0:	7a3b      	ldrb	r3, [r7, #8]
 800cce2:	b2db      	uxtb	r3, r3
 800cce4:	2b02      	cmp	r3, #2
 800cce6:	d11d      	bne.n	800cd24 <hif_isr+0x1d4>
				{
					if(gstrHifCxt.pfIpCb)
 800cce8:	4b53      	ldr	r3, [pc, #332]	; (800ce38 <hif_isr+0x2e8>)
 800ccea:	691b      	ldr	r3, [r3, #16]
 800ccec:	2b00      	cmp	r3, #0
 800ccee:	d00c      	beq.n	800cd0a <hif_isr+0x1ba>
					{
                        temp = (uint16)strHif.u16Length;
 800ccf0:	897b      	ldrh	r3, [r7, #10]
 800ccf2:	827b      	strh	r3, [r7, #18]
						gstrHifCxt.pfIpCb(strHif.u8Opcode, temp - M2M_HIF_HDR_OFFSET, address + M2M_HIF_HDR_OFFSET);
 800ccf4:	4b50      	ldr	r3, [pc, #320]	; (800ce38 <hif_isr+0x2e8>)
 800ccf6:	691b      	ldr	r3, [r3, #16]
 800ccf8:	7a7a      	ldrb	r2, [r7, #9]
 800ccfa:	b2d0      	uxtb	r0, r2
 800ccfc:	8a7a      	ldrh	r2, [r7, #18]
 800ccfe:	3a08      	subs	r2, #8
 800cd00:	b291      	uxth	r1, r2
 800cd02:	687a      	ldr	r2, [r7, #4]
 800cd04:	3208      	adds	r2, #8
 800cd06:	4798      	blx	r3
 800cd08:	e0ae      	b.n	800ce68 <hif_isr+0x318>
					}
					else
					{
						M2M_ERR("Scoket callback is not registered\n");
 800cd0a:	f240 2206 	movw	r2, #518	; 0x206
 800cd0e:	494b      	ldr	r1, [pc, #300]	; (800ce3c <hif_isr+0x2ec>)
 800cd10:	484b      	ldr	r0, [pc, #300]	; (800ce40 <hif_isr+0x2f0>)
 800cd12:	f002 febb 	bl	800fa8c <iprintf>
 800cd16:	484f      	ldr	r0, [pc, #316]	; (800ce54 <hif_isr+0x304>)
 800cd18:	f002 ff40 	bl	800fb9c <puts>
 800cd1c:	200d      	movs	r0, #13
 800cd1e:	f002 fecd 	bl	800fabc <putchar>
 800cd22:	e0a1      	b.n	800ce68 <hif_isr+0x318>
					}
				}
				else if(M2M_REQ_GROUP_OTA == strHif.u8Gid)
 800cd24:	7a3b      	ldrb	r3, [r7, #8]
 800cd26:	b2db      	uxtb	r3, r3
 800cd28:	2b04      	cmp	r3, #4
 800cd2a:	d11d      	bne.n	800cd68 <hif_isr+0x218>
				{
					if(gstrHifCxt.pfOtaCb)
 800cd2c:	4b42      	ldr	r3, [pc, #264]	; (800ce38 <hif_isr+0x2e8>)
 800cd2e:	695b      	ldr	r3, [r3, #20]
 800cd30:	2b00      	cmp	r3, #0
 800cd32:	d00c      	beq.n	800cd4e <hif_isr+0x1fe>
					{
                            temp = (uint16)strHif.u16Length;
 800cd34:	897b      	ldrh	r3, [r7, #10]
 800cd36:	827b      	strh	r3, [r7, #18]
						gstrHifCxt.pfOtaCb(strHif.u8Opcode, temp - M2M_HIF_HDR_OFFSET, address + M2M_HIF_HDR_OFFSET);
 800cd38:	4b3f      	ldr	r3, [pc, #252]	; (800ce38 <hif_isr+0x2e8>)
 800cd3a:	695b      	ldr	r3, [r3, #20]
 800cd3c:	7a7a      	ldrb	r2, [r7, #9]
 800cd3e:	b2d0      	uxtb	r0, r2
 800cd40:	8a7a      	ldrh	r2, [r7, #18]
 800cd42:	3a08      	subs	r2, #8
 800cd44:	b291      	uxth	r1, r2
 800cd46:	687a      	ldr	r2, [r7, #4]
 800cd48:	3208      	adds	r2, #8
 800cd4a:	4798      	blx	r3
 800cd4c:	e08c      	b.n	800ce68 <hif_isr+0x318>
					}
					else
					{
						M2M_ERR("Ota callback is not registered\n");
 800cd4e:	f240 2212 	movw	r2, #530	; 0x212
 800cd52:	493a      	ldr	r1, [pc, #232]	; (800ce3c <hif_isr+0x2ec>)
 800cd54:	483a      	ldr	r0, [pc, #232]	; (800ce40 <hif_isr+0x2f0>)
 800cd56:	f002 fe99 	bl	800fa8c <iprintf>
 800cd5a:	483f      	ldr	r0, [pc, #252]	; (800ce58 <hif_isr+0x308>)
 800cd5c:	f002 ff1e 	bl	800fb9c <puts>
 800cd60:	200d      	movs	r0, #13
 800cd62:	f002 feab 	bl	800fabc <putchar>
 800cd66:	e07f      	b.n	800ce68 <hif_isr+0x318>
                    }
				}
				else if(M2M_REQ_GROUP_CRYPTO == strHif.u8Gid)
 800cd68:	7a3b      	ldrb	r3, [r7, #8]
 800cd6a:	b2db      	uxtb	r3, r3
 800cd6c:	2b06      	cmp	r3, #6
 800cd6e:	d11d      	bne.n	800cdac <hif_isr+0x25c>
				{
					if(gstrHifCxt.pfCryptoCb)
 800cd70:	4b31      	ldr	r3, [pc, #196]	; (800ce38 <hif_isr+0x2e8>)
 800cd72:	6a1b      	ldr	r3, [r3, #32]
 800cd74:	2b00      	cmp	r3, #0
 800cd76:	d00c      	beq.n	800cd92 <hif_isr+0x242>
					{
                        temp = (uint16)strHif.u16Length;
 800cd78:	897b      	ldrh	r3, [r7, #10]
 800cd7a:	827b      	strh	r3, [r7, #18]
						gstrHifCxt.pfCryptoCb(strHif.u8Opcode, temp - M2M_HIF_HDR_OFFSET, address + M2M_HIF_HDR_OFFSET);
 800cd7c:	4b2e      	ldr	r3, [pc, #184]	; (800ce38 <hif_isr+0x2e8>)
 800cd7e:	6a1b      	ldr	r3, [r3, #32]
 800cd80:	7a7a      	ldrb	r2, [r7, #9]
 800cd82:	b2d0      	uxtb	r0, r2
 800cd84:	8a7a      	ldrh	r2, [r7, #18]
 800cd86:	3a08      	subs	r2, #8
 800cd88:	b291      	uxth	r1, r2
 800cd8a:	687a      	ldr	r2, [r7, #4]
 800cd8c:	3208      	adds	r2, #8
 800cd8e:	4798      	blx	r3
 800cd90:	e06a      	b.n	800ce68 <hif_isr+0x318>
                    }
					else
					{
						M2M_ERR("Crypto callback is not registered\n");
 800cd92:	f240 221e 	movw	r2, #542	; 0x21e
 800cd96:	4929      	ldr	r1, [pc, #164]	; (800ce3c <hif_isr+0x2ec>)
 800cd98:	4829      	ldr	r0, [pc, #164]	; (800ce40 <hif_isr+0x2f0>)
 800cd9a:	f002 fe77 	bl	800fa8c <iprintf>
 800cd9e:	482f      	ldr	r0, [pc, #188]	; (800ce5c <hif_isr+0x30c>)
 800cda0:	f002 fefc 	bl	800fb9c <puts>
 800cda4:	200d      	movs	r0, #13
 800cda6:	f002 fe89 	bl	800fabc <putchar>
 800cdaa:	e05d      	b.n	800ce68 <hif_isr+0x318>
					}
				}
				else if(M2M_REQ_GROUP_SIGMA == strHif.u8Gid)
 800cdac:	7a3b      	ldrb	r3, [r7, #8]
 800cdae:	b2db      	uxtb	r3, r3
 800cdb0:	2b07      	cmp	r3, #7
 800cdb2:	d11d      	bne.n	800cdf0 <hif_isr+0x2a0>
				{
					if(gstrHifCxt.pfSigmaCb)
 800cdb4:	4b20      	ldr	r3, [pc, #128]	; (800ce38 <hif_isr+0x2e8>)
 800cdb6:	699b      	ldr	r3, [r3, #24]
 800cdb8:	2b00      	cmp	r3, #0
 800cdba:	d00c      	beq.n	800cdd6 <hif_isr+0x286>
					{
                        temp = (uint16)strHif.u16Length;
 800cdbc:	897b      	ldrh	r3, [r7, #10]
 800cdbe:	827b      	strh	r3, [r7, #18]
						gstrHifCxt.pfSigmaCb(strHif.u8Opcode, temp - M2M_HIF_HDR_OFFSET, address + M2M_HIF_HDR_OFFSET);
 800cdc0:	4b1d      	ldr	r3, [pc, #116]	; (800ce38 <hif_isr+0x2e8>)
 800cdc2:	699b      	ldr	r3, [r3, #24]
 800cdc4:	7a7a      	ldrb	r2, [r7, #9]
 800cdc6:	b2d0      	uxtb	r0, r2
 800cdc8:	8a7a      	ldrh	r2, [r7, #18]
 800cdca:	3a08      	subs	r2, #8
 800cdcc:	b291      	uxth	r1, r2
 800cdce:	687a      	ldr	r2, [r7, #4]
 800cdd0:	3208      	adds	r2, #8
 800cdd2:	4798      	blx	r3
 800cdd4:	e048      	b.n	800ce68 <hif_isr+0x318>
					}
					else
					{
						M2M_ERR("Sigma callback is not registered\n");
 800cdd6:	f240 222a 	movw	r2, #554	; 0x22a
 800cdda:	4918      	ldr	r1, [pc, #96]	; (800ce3c <hif_isr+0x2ec>)
 800cddc:	4818      	ldr	r0, [pc, #96]	; (800ce40 <hif_isr+0x2f0>)
 800cdde:	f002 fe55 	bl	800fa8c <iprintf>
 800cde2:	481f      	ldr	r0, [pc, #124]	; (800ce60 <hif_isr+0x310>)
 800cde4:	f002 feda 	bl	800fb9c <puts>
 800cde8:	200d      	movs	r0, #13
 800cdea:	f002 fe67 	bl	800fabc <putchar>
 800cdee:	e03b      	b.n	800ce68 <hif_isr+0x318>
					}
				}
				else if(M2M_REQ_GROUP_SSL == strHif.u8Gid)
 800cdf0:	7a3b      	ldrb	r3, [r7, #8]
 800cdf2:	b2db      	uxtb	r3, r3
 800cdf4:	2b05      	cmp	r3, #5
 800cdf6:	d110      	bne.n	800ce1a <hif_isr+0x2ca>
				{
				    if(gstrHifCxt.pfSslCb)
 800cdf8:	4b0f      	ldr	r3, [pc, #60]	; (800ce38 <hif_isr+0x2e8>)
 800cdfa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800cdfc:	2b00      	cmp	r3, #0
 800cdfe:	d033      	beq.n	800ce68 <hif_isr+0x318>
					{
					    temp = (uint16)strHif.u16Length;
 800ce00:	897b      	ldrh	r3, [r7, #10]
 800ce02:	827b      	strh	r3, [r7, #18]
						gstrHifCxt.pfSslCb(strHif.u8Opcode, temp - M2M_HIF_HDR_OFFSET, address + M2M_HIF_HDR_OFFSET);
 800ce04:	4b0c      	ldr	r3, [pc, #48]	; (800ce38 <hif_isr+0x2e8>)
 800ce06:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800ce08:	7a7a      	ldrb	r2, [r7, #9]
 800ce0a:	b2d0      	uxtb	r0, r2
 800ce0c:	8a7a      	ldrh	r2, [r7, #18]
 800ce0e:	3a08      	subs	r2, #8
 800ce10:	b291      	uxth	r1, r2
 800ce12:	687a      	ldr	r2, [r7, #4]
 800ce14:	3208      	adds	r2, #8
 800ce16:	4798      	blx	r3
 800ce18:	e026      	b.n	800ce68 <hif_isr+0x318>
					}
				}
				else
				{
					M2M_ERR("(hif) invalid group ID\n");
 800ce1a:	f240 2237 	movw	r2, #567	; 0x237
 800ce1e:	4907      	ldr	r1, [pc, #28]	; (800ce3c <hif_isr+0x2ec>)
 800ce20:	4807      	ldr	r0, [pc, #28]	; (800ce40 <hif_isr+0x2f0>)
 800ce22:	f002 fe33 	bl	800fa8c <iprintf>
 800ce26:	480f      	ldr	r0, [pc, #60]	; (800ce64 <hif_isr+0x314>)
 800ce28:	f002 feb8 	bl	800fb9c <puts>
 800ce2c:	200d      	movs	r0, #13
 800ce2e:	f002 fe45 	bl	800fabc <putchar>
					ret = M2M_ERR_BUS_FAIL;
 800ce32:	23fa      	movs	r3, #250	; 0xfa
 800ce34:	75fb      	strb	r3, [r7, #23]
					goto ERR1;
 800ce36:	e064      	b.n	800cf02 <hif_isr+0x3b2>
 800ce38:	24000d10 	.word	0x24000d10
 800ce3c:	08011314 	.word	0x08011314
 800ce40:	08010d38 	.word	0x08010d38
 800ce44:	08010d68 	.word	0x08010d68
 800ce48:	08010d8c 	.word	0x08010d8c
 800ce4c:	08010da4 	.word	0x08010da4
 800ce50:	08010de4 	.word	0x08010de4
 800ce54:	08010e04 	.word	0x08010e04
 800ce58:	08010e28 	.word	0x08010e28
 800ce5c:	08010e48 	.word	0x08010e48
 800ce60:	08010e6c 	.word	0x08010e6c
 800ce64:	08010e90 	.word	0x08010e90
				}
				if(gstrHifCxt.u8HifRXDone)
 800ce68:	4b29      	ldr	r3, [pc, #164]	; (800cf10 <hif_isr+0x3c0>)
 800ce6a:	789b      	ldrb	r3, [r3, #2]
 800ce6c:	b2db      	uxtb	r3, r3
 800ce6e:	2b00      	cmp	r3, #0
 800ce70:	d047      	beq.n	800cf02 <hif_isr+0x3b2>
				{
					M2M_ERR("(hif) host app didn't set RX Done <%u><%X>\n", strHif.u8Gid, strHif.u8Opcode);
 800ce72:	f240 223d 	movw	r2, #573	; 0x23d
 800ce76:	4927      	ldr	r1, [pc, #156]	; (800cf14 <hif_isr+0x3c4>)
 800ce78:	4827      	ldr	r0, [pc, #156]	; (800cf18 <hif_isr+0x3c8>)
 800ce7a:	f002 fe07 	bl	800fa8c <iprintf>
 800ce7e:	7a3b      	ldrb	r3, [r7, #8]
 800ce80:	b2db      	uxtb	r3, r3
 800ce82:	4619      	mov	r1, r3
 800ce84:	7a7b      	ldrb	r3, [r7, #9]
 800ce86:	b2db      	uxtb	r3, r3
 800ce88:	461a      	mov	r2, r3
 800ce8a:	4824      	ldr	r0, [pc, #144]	; (800cf1c <hif_isr+0x3cc>)
 800ce8c:	f002 fdfe 	bl	800fa8c <iprintf>
 800ce90:	200d      	movs	r0, #13
 800ce92:	f002 fe13 	bl	800fabc <putchar>
					ret = hif_set_rx_done();
 800ce96:	f7ff fc41 	bl	800c71c <hif_set_rx_done>
 800ce9a:	4603      	mov	r3, r0
 800ce9c:	75fb      	strb	r3, [r7, #23]
					if(ret != M2M_SUCCESS) goto ERR1;
 800ce9e:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800cea2:	2b00      	cmp	r3, #0
 800cea4:	e02d      	b.n	800cf02 <hif_isr+0x3b2>
				}
			}
			else
			{
				M2M_ERR("(hif) Wrong Size\n");
 800cea6:	f44f 7211 	mov.w	r2, #580	; 0x244
 800ceaa:	491a      	ldr	r1, [pc, #104]	; (800cf14 <hif_isr+0x3c4>)
 800ceac:	481a      	ldr	r0, [pc, #104]	; (800cf18 <hif_isr+0x3c8>)
 800ceae:	f002 fded 	bl	800fa8c <iprintf>
 800ceb2:	481b      	ldr	r0, [pc, #108]	; (800cf20 <hif_isr+0x3d0>)
 800ceb4:	f002 fe72 	bl	800fb9c <puts>
 800ceb8:	200d      	movs	r0, #13
 800ceba:	f002 fdff 	bl	800fabc <putchar>
				ret = M2M_ERR_RCV;
 800cebe:	23fe      	movs	r3, #254	; 0xfe
 800cec0:	75fb      	strb	r3, [r7, #23]
				goto ERR1;
 800cec2:	e01e      	b.n	800cf02 <hif_isr+0x3b2>
			}
		}
		else
		{
#ifndef WIN32
			M2M_ERR("(hif) False interrupt %lx",reg);
 800cec4:	f44f 7213 	mov.w	r2, #588	; 0x24c
 800cec8:	4912      	ldr	r1, [pc, #72]	; (800cf14 <hif_isr+0x3c4>)
 800ceca:	4813      	ldr	r0, [pc, #76]	; (800cf18 <hif_isr+0x3c8>)
 800cecc:	f002 fdde 	bl	800fa8c <iprintf>
 800ced0:	68fb      	ldr	r3, [r7, #12]
 800ced2:	4619      	mov	r1, r3
 800ced4:	4813      	ldr	r0, [pc, #76]	; (800cf24 <hif_isr+0x3d4>)
 800ced6:	f002 fdd9 	bl	800fa8c <iprintf>
 800ceda:	200d      	movs	r0, #13
 800cedc:	f002 fdee 	bl	800fabc <putchar>
			ret = M2M_ERR_FAIL;
 800cee0:	23f4      	movs	r3, #244	; 0xf4
 800cee2:	75fb      	strb	r3, [r7, #23]
			goto ERR1;
 800cee4:	e00d      	b.n	800cf02 <hif_isr+0x3b2>
#endif
		}
	}
	else
	{
		M2M_ERR("(hif) Fail to Read interrupt reg\n");
 800cee6:	f240 2255 	movw	r2, #597	; 0x255
 800ceea:	490a      	ldr	r1, [pc, #40]	; (800cf14 <hif_isr+0x3c4>)
 800ceec:	480a      	ldr	r0, [pc, #40]	; (800cf18 <hif_isr+0x3c8>)
 800ceee:	f002 fdcd 	bl	800fa8c <iprintf>
 800cef2:	480d      	ldr	r0, [pc, #52]	; (800cf28 <hif_isr+0x3d8>)
 800cef4:	f002 fe52 	bl	800fb9c <puts>
 800cef8:	200d      	movs	r0, #13
 800cefa:	f002 fddf 	bl	800fabc <putchar>
		goto ERR1;
 800cefe:	e000      	b.n	800cf02 <hif_isr+0x3b2>
			if(ret != M2M_SUCCESS)goto ERR1;
 800cf00:	bf00      	nop
	}

ERR1:
	return ret;
 800cf02:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800cf06:	4618      	mov	r0, r3
 800cf08:	3718      	adds	r7, #24
 800cf0a:	46bd      	mov	sp, r7
 800cf0c:	bd80      	pop	{r7, pc}
 800cf0e:	bf00      	nop
 800cf10:	24000d10 	.word	0x24000d10
 800cf14:	08011314 	.word	0x08011314
 800cf18:	08010d38 	.word	0x08010d38
 800cf1c:	08010ea8 	.word	0x08010ea8
 800cf20:	08010ed4 	.word	0x08010ed4
 800cf24:	08010ee8 	.word	0x08010ee8
 800cf28:	08010f04 	.word	0x08010f04

0800cf2c <hif_handle_isr>:
*	@brief	Handle interrupt received from NMC1500 firmware.
*   @return     The function SHALL return 0 for success and a negative value otherwise.
*/

sint8 hif_handle_isr(void)
{
 800cf2c:	b580      	push	{r7, lr}
 800cf2e:	b082      	sub	sp, #8
 800cf30:	af00      	add	r7, sp, #0
	sint8 ret = M2M_SUCCESS;
 800cf32:	2300      	movs	r3, #0
 800cf34:	71fb      	strb	r3, [r7, #7]
	while (gstrHifCxt.u8Interrupt) {
 800cf36:	e01f      	b.n	800cf78 <hif_handle_isr+0x4c>
		/*must be at that place because of the race of interrupt increment and that decrement*/
		/*when the interrupt enabled*/
		gstrHifCxt.u8Interrupt--;
 800cf38:	4b15      	ldr	r3, [pc, #84]	; (800cf90 <hif_handle_isr+0x64>)
 800cf3a:	78db      	ldrb	r3, [r3, #3]
 800cf3c:	b2db      	uxtb	r3, r3
 800cf3e:	3b01      	subs	r3, #1
 800cf40:	b2da      	uxtb	r2, r3
 800cf42:	4b13      	ldr	r3, [pc, #76]	; (800cf90 <hif_handle_isr+0x64>)
 800cf44:	70da      	strb	r2, [r3, #3]
		while(1)
		{
			ret = hif_isr();
 800cf46:	f7ff fe03 	bl	800cb50 <hif_isr>
 800cf4a:	4603      	mov	r3, r0
 800cf4c:	71fb      	strb	r3, [r7, #7]
			if(ret == M2M_SUCCESS) {
 800cf4e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800cf52:	2b00      	cmp	r3, #0
 800cf54:	d100      	bne.n	800cf58 <hif_handle_isr+0x2c>
				/*we will try forever until we get that interrupt*/
				/*Fail return errors here due to bus errors (reading expected values)*/
				break;
 800cf56:	e00f      	b.n	800cf78 <hif_handle_isr+0x4c>
			} else {
				M2M_ERR("(HIF) Fail to handle interrupt %d try Again..\n",ret);
 800cf58:	f240 2272 	movw	r2, #626	; 0x272
 800cf5c:	490d      	ldr	r1, [pc, #52]	; (800cf94 <hif_handle_isr+0x68>)
 800cf5e:	480e      	ldr	r0, [pc, #56]	; (800cf98 <hif_handle_isr+0x6c>)
 800cf60:	f002 fd94 	bl	800fa8c <iprintf>
 800cf64:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800cf68:	4619      	mov	r1, r3
 800cf6a:	480c      	ldr	r0, [pc, #48]	; (800cf9c <hif_handle_isr+0x70>)
 800cf6c:	f002 fd8e 	bl	800fa8c <iprintf>
 800cf70:	200d      	movs	r0, #13
 800cf72:	f002 fda3 	bl	800fabc <putchar>
			ret = hif_isr();
 800cf76:	e7e6      	b.n	800cf46 <hif_handle_isr+0x1a>
	while (gstrHifCxt.u8Interrupt) {
 800cf78:	4b05      	ldr	r3, [pc, #20]	; (800cf90 <hif_handle_isr+0x64>)
 800cf7a:	78db      	ldrb	r3, [r3, #3]
 800cf7c:	b2db      	uxtb	r3, r3
 800cf7e:	2b00      	cmp	r3, #0
 800cf80:	d1da      	bne.n	800cf38 <hif_handle_isr+0xc>
			}
		}
	}

	return ret;
 800cf82:	f997 3007 	ldrsb.w	r3, [r7, #7]
}
 800cf86:	4618      	mov	r0, r3
 800cf88:	3708      	adds	r7, #8
 800cf8a:	46bd      	mov	sp, r7
 800cf8c:	bd80      	pop	{r7, pc}
 800cf8e:	bf00      	nop
 800cf90:	24000d10 	.word	0x24000d10
 800cf94:	0801131c 	.word	0x0801131c
 800cf98:	08010d38 	.word	0x08010d38
 800cf9c:	08010f28 	.word	0x08010f28

0800cfa0 <hif_receive>:
*	@param [in]	isDone
*				If you don't need any more packets send True otherwise send false
*    @return		The function shall return ZERO for successful operation and a negative value otherwise.
*/
sint8 hif_receive(uint32 u32Addr, uint8 *pu8Buf, uint16 u16Sz, uint8 isDone)
{
 800cfa0:	b580      	push	{r7, lr}
 800cfa2:	b086      	sub	sp, #24
 800cfa4:	af00      	add	r7, sp, #0
 800cfa6:	60f8      	str	r0, [r7, #12]
 800cfa8:	60b9      	str	r1, [r7, #8]
 800cfaa:	4611      	mov	r1, r2
 800cfac:	461a      	mov	r2, r3
 800cfae:	460b      	mov	r3, r1
 800cfb0:	80fb      	strh	r3, [r7, #6]
 800cfb2:	4613      	mov	r3, r2
 800cfb4:	717b      	strb	r3, [r7, #5]
	sint8 ret = M2M_SUCCESS;
 800cfb6:	2300      	movs	r3, #0
 800cfb8:	75fb      	strb	r3, [r7, #23]
	if((u32Addr == 0)||(pu8Buf == NULL) || (u16Sz == 0))
 800cfba:	68fb      	ldr	r3, [r7, #12]
 800cfbc:	2b00      	cmp	r3, #0
 800cfbe:	d005      	beq.n	800cfcc <hif_receive+0x2c>
 800cfc0:	68bb      	ldr	r3, [r7, #8]
 800cfc2:	2b00      	cmp	r3, #0
 800cfc4:	d002      	beq.n	800cfcc <hif_receive+0x2c>
 800cfc6:	88fb      	ldrh	r3, [r7, #6]
 800cfc8:	2b00      	cmp	r3, #0
 800cfca:	d116      	bne.n	800cffa <hif_receive+0x5a>
	{
		if(isDone)
 800cfcc:	797b      	ldrb	r3, [r7, #5]
 800cfce:	2b00      	cmp	r3, #0
 800cfd0:	d004      	beq.n	800cfdc <hif_receive+0x3c>
		{
			/* set RX done */
			ret = hif_set_rx_done();
 800cfd2:	f7ff fba3 	bl	800c71c <hif_set_rx_done>
 800cfd6:	4603      	mov	r3, r0
 800cfd8:	75fb      	strb	r3, [r7, #23]
		else
		{
			ret = M2M_ERR_FAIL;
			M2M_ERR(" hif_receive: Invalid argument\n");
		}
		goto ERR1;
 800cfda:	e065      	b.n	800d0a8 <hif_receive+0x108>
			ret = M2M_ERR_FAIL;
 800cfdc:	23f4      	movs	r3, #244	; 0xf4
 800cfde:	75fb      	strb	r3, [r7, #23]
			M2M_ERR(" hif_receive: Invalid argument\n");
 800cfe0:	f240 2293 	movw	r2, #659	; 0x293
 800cfe4:	4933      	ldr	r1, [pc, #204]	; (800d0b4 <hif_receive+0x114>)
 800cfe6:	4834      	ldr	r0, [pc, #208]	; (800d0b8 <hif_receive+0x118>)
 800cfe8:	f002 fd50 	bl	800fa8c <iprintf>
 800cfec:	4833      	ldr	r0, [pc, #204]	; (800d0bc <hif_receive+0x11c>)
 800cfee:	f002 fdd5 	bl	800fb9c <puts>
 800cff2:	200d      	movs	r0, #13
 800cff4:	f002 fd62 	bl	800fabc <putchar>
		goto ERR1;
 800cff8:	e056      	b.n	800d0a8 <hif_receive+0x108>
	}

	if(u16Sz > gstrHifCxt.u32RxSize)
 800cffa:	88fa      	ldrh	r2, [r7, #6]
 800cffc:	4b30      	ldr	r3, [pc, #192]	; (800d0c0 <hif_receive+0x120>)
 800cffe:	689b      	ldr	r3, [r3, #8]
 800d000:	429a      	cmp	r2, r3
 800d002:	d912      	bls.n	800d02a <hif_receive+0x8a>
	{
		ret = M2M_ERR_FAIL;
 800d004:	23f4      	movs	r3, #244	; 0xf4
 800d006:	75fb      	strb	r3, [r7, #23]
		M2M_ERR("APP Requested Size is larger than the recived buffer size <%u><%lu>\n",u16Sz, gstrHifCxt.u32RxSize);
 800d008:	f240 229b 	movw	r2, #667	; 0x29b
 800d00c:	4929      	ldr	r1, [pc, #164]	; (800d0b4 <hif_receive+0x114>)
 800d00e:	482a      	ldr	r0, [pc, #168]	; (800d0b8 <hif_receive+0x118>)
 800d010:	f002 fd3c 	bl	800fa8c <iprintf>
 800d014:	88f9      	ldrh	r1, [r7, #6]
 800d016:	4b2a      	ldr	r3, [pc, #168]	; (800d0c0 <hif_receive+0x120>)
 800d018:	689b      	ldr	r3, [r3, #8]
 800d01a:	461a      	mov	r2, r3
 800d01c:	4829      	ldr	r0, [pc, #164]	; (800d0c4 <hif_receive+0x124>)
 800d01e:	f002 fd35 	bl	800fa8c <iprintf>
 800d022:	200d      	movs	r0, #13
 800d024:	f002 fd4a 	bl	800fabc <putchar>
		goto ERR1;
 800d028:	e03e      	b.n	800d0a8 <hif_receive+0x108>
	}
	if((u32Addr < gstrHifCxt.u32RxAddr)||((u32Addr + u16Sz)>(gstrHifCxt.u32RxAddr + gstrHifCxt.u32RxSize)))
 800d02a:	4b25      	ldr	r3, [pc, #148]	; (800d0c0 <hif_receive+0x120>)
 800d02c:	685b      	ldr	r3, [r3, #4]
 800d02e:	68fa      	ldr	r2, [r7, #12]
 800d030:	429a      	cmp	r2, r3
 800d032:	d309      	bcc.n	800d048 <hif_receive+0xa8>
 800d034:	88fa      	ldrh	r2, [r7, #6]
 800d036:	68fb      	ldr	r3, [r7, #12]
 800d038:	441a      	add	r2, r3
 800d03a:	4b21      	ldr	r3, [pc, #132]	; (800d0c0 <hif_receive+0x120>)
 800d03c:	6859      	ldr	r1, [r3, #4]
 800d03e:	4b20      	ldr	r3, [pc, #128]	; (800d0c0 <hif_receive+0x120>)
 800d040:	689b      	ldr	r3, [r3, #8]
 800d042:	440b      	add	r3, r1
 800d044:	429a      	cmp	r2, r3
 800d046:	d90e      	bls.n	800d066 <hif_receive+0xc6>
	{
		ret = M2M_ERR_FAIL;
 800d048:	23f4      	movs	r3, #244	; 0xf4
 800d04a:	75fb      	strb	r3, [r7, #23]
		M2M_ERR("APP Requested Address beyond the recived buffer address and length\n");
 800d04c:	f240 22a1 	movw	r2, #673	; 0x2a1
 800d050:	4918      	ldr	r1, [pc, #96]	; (800d0b4 <hif_receive+0x114>)
 800d052:	4819      	ldr	r0, [pc, #100]	; (800d0b8 <hif_receive+0x118>)
 800d054:	f002 fd1a 	bl	800fa8c <iprintf>
 800d058:	481b      	ldr	r0, [pc, #108]	; (800d0c8 <hif_receive+0x128>)
 800d05a:	f002 fd9f 	bl	800fb9c <puts>
 800d05e:	200d      	movs	r0, #13
 800d060:	f002 fd2c 	bl	800fabc <putchar>
		goto ERR1;
 800d064:	e020      	b.n	800d0a8 <hif_receive+0x108>
	}

	/* Receive the payload */
	ret = nm_read_block(u32Addr, pu8Buf, u16Sz);
 800d066:	88fb      	ldrh	r3, [r7, #6]
 800d068:	461a      	mov	r2, r3
 800d06a:	68b9      	ldr	r1, [r7, #8]
 800d06c:	68f8      	ldr	r0, [r7, #12]
 800d06e:	f000 feef 	bl	800de50 <nm_read_block>
 800d072:	4603      	mov	r3, r0
 800d074:	75fb      	strb	r3, [r7, #23]
	if(ret != M2M_SUCCESS)goto ERR1;
 800d076:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800d07a:	2b00      	cmp	r3, #0
 800d07c:	d111      	bne.n	800d0a2 <hif_receive+0x102>

	/* check if this is the last packet */
	if((((gstrHifCxt.u32RxAddr + gstrHifCxt.u32RxSize) - (u32Addr + u16Sz)) <= 0) || isDone)
 800d07e:	4b10      	ldr	r3, [pc, #64]	; (800d0c0 <hif_receive+0x120>)
 800d080:	685a      	ldr	r2, [r3, #4]
 800d082:	4b0f      	ldr	r3, [pc, #60]	; (800d0c0 <hif_receive+0x120>)
 800d084:	689b      	ldr	r3, [r3, #8]
 800d086:	441a      	add	r2, r3
 800d088:	88f9      	ldrh	r1, [r7, #6]
 800d08a:	68fb      	ldr	r3, [r7, #12]
 800d08c:	440b      	add	r3, r1
 800d08e:	429a      	cmp	r2, r3
 800d090:	d002      	beq.n	800d098 <hif_receive+0xf8>
 800d092:	797b      	ldrb	r3, [r7, #5]
 800d094:	2b00      	cmp	r3, #0
 800d096:	d006      	beq.n	800d0a6 <hif_receive+0x106>
	{
		/* set RX done */
		ret = hif_set_rx_done();
 800d098:	f7ff fb40 	bl	800c71c <hif_set_rx_done>
 800d09c:	4603      	mov	r3, r0
 800d09e:	75fb      	strb	r3, [r7, #23]
 800d0a0:	e002      	b.n	800d0a8 <hif_receive+0x108>
	if(ret != M2M_SUCCESS)goto ERR1;
 800d0a2:	bf00      	nop
 800d0a4:	e000      	b.n	800d0a8 <hif_receive+0x108>
	}

ERR1:
 800d0a6:	bf00      	nop
	return ret;
 800d0a8:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800d0ac:	4618      	mov	r0, r3
 800d0ae:	3718      	adds	r7, #24
 800d0b0:	46bd      	mov	sp, r7
 800d0b2:	bd80      	pop	{r7, pc}
 800d0b4:	0801132c 	.word	0x0801132c
 800d0b8:	08010d38 	.word	0x08010d38
 800d0bc:	08010f58 	.word	0x08010f58
 800d0c0:	24000d10 	.word	0x24000d10
 800d0c4:	08010f78 	.word	0x08010f78
 800d0c8:	08010fc0 	.word	0x08010fc0

0800d0cc <hif_register_cb>:
*				function to be set
*    @return		The function shall return ZERO for successful operation and a negative value otherwise.
*/

sint8 hif_register_cb(uint8 u8Grp,tpfHifCallBack fn)
{
 800d0cc:	b580      	push	{r7, lr}
 800d0ce:	b084      	sub	sp, #16
 800d0d0:	af00      	add	r7, sp, #0
 800d0d2:	4603      	mov	r3, r0
 800d0d4:	6039      	str	r1, [r7, #0]
 800d0d6:	71fb      	strb	r3, [r7, #7]
	sint8 ret = M2M_SUCCESS;
 800d0d8:	2300      	movs	r3, #0
 800d0da:	73fb      	strb	r3, [r7, #15]
	switch(u8Grp)
 800d0dc:	79fb      	ldrb	r3, [r7, #7]
 800d0de:	3b01      	subs	r3, #1
 800d0e0:	2b06      	cmp	r3, #6
 800d0e2:	d82d      	bhi.n	800d140 <hif_register_cb+0x74>
 800d0e4:	a201      	add	r2, pc, #4	; (adr r2, 800d0ec <hif_register_cb+0x20>)
 800d0e6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d0ea:	bf00      	nop
 800d0ec:	0800d111 	.word	0x0800d111
 800d0f0:	0800d109 	.word	0x0800d109
 800d0f4:	0800d121 	.word	0x0800d121
 800d0f8:	0800d119 	.word	0x0800d119
 800d0fc:	0800d139 	.word	0x0800d139
 800d100:	0800d129 	.word	0x0800d129
 800d104:	0800d131 	.word	0x0800d131
	{
		case M2M_REQ_GROUP_IP:
			gstrHifCxt.pfIpCb = fn;
 800d108:	4a19      	ldr	r2, [pc, #100]	; (800d170 <hif_register_cb+0xa4>)
 800d10a:	683b      	ldr	r3, [r7, #0]
 800d10c:	6113      	str	r3, [r2, #16]
			break;
 800d10e:	e028      	b.n	800d162 <hif_register_cb+0x96>
		case M2M_REQ_GROUP_WIFI:
			gstrHifCxt.pfWifiCb = fn;
 800d110:	4a17      	ldr	r2, [pc, #92]	; (800d170 <hif_register_cb+0xa4>)
 800d112:	683b      	ldr	r3, [r7, #0]
 800d114:	60d3      	str	r3, [r2, #12]
			break;
 800d116:	e024      	b.n	800d162 <hif_register_cb+0x96>
		case M2M_REQ_GROUP_OTA:
			gstrHifCxt.pfOtaCb = fn;
 800d118:	4a15      	ldr	r2, [pc, #84]	; (800d170 <hif_register_cb+0xa4>)
 800d11a:	683b      	ldr	r3, [r7, #0]
 800d11c:	6153      	str	r3, [r2, #20]
			break;
 800d11e:	e020      	b.n	800d162 <hif_register_cb+0x96>
		case M2M_REQ_GROUP_HIF:
			gstrHifCxt.pfHifCb = fn;
 800d120:	4a13      	ldr	r2, [pc, #76]	; (800d170 <hif_register_cb+0xa4>)
 800d122:	683b      	ldr	r3, [r7, #0]
 800d124:	61d3      	str	r3, [r2, #28]
			break;
 800d126:	e01c      	b.n	800d162 <hif_register_cb+0x96>
		case M2M_REQ_GROUP_CRYPTO:
			gstrHifCxt.pfCryptoCb = fn;
 800d128:	4a11      	ldr	r2, [pc, #68]	; (800d170 <hif_register_cb+0xa4>)
 800d12a:	683b      	ldr	r3, [r7, #0]
 800d12c:	6213      	str	r3, [r2, #32]
			break;
 800d12e:	e018      	b.n	800d162 <hif_register_cb+0x96>
		case M2M_REQ_GROUP_SIGMA:
			gstrHifCxt.pfSigmaCb = fn;
 800d130:	4a0f      	ldr	r2, [pc, #60]	; (800d170 <hif_register_cb+0xa4>)
 800d132:	683b      	ldr	r3, [r7, #0]
 800d134:	6193      	str	r3, [r2, #24]
			break;
 800d136:	e014      	b.n	800d162 <hif_register_cb+0x96>
		case M2M_REQ_GROUP_SSL:
			gstrHifCxt.pfSslCb = fn;
 800d138:	4a0d      	ldr	r2, [pc, #52]	; (800d170 <hif_register_cb+0xa4>)
 800d13a:	683b      	ldr	r3, [r7, #0]
 800d13c:	6253      	str	r3, [r2, #36]	; 0x24
			break;
 800d13e:	e010      	b.n	800d162 <hif_register_cb+0x96>
		default:
			M2M_ERR("GRp ? %d\n",u8Grp);
 800d140:	f240 22d9 	movw	r2, #729	; 0x2d9
 800d144:	490b      	ldr	r1, [pc, #44]	; (800d174 <hif_register_cb+0xa8>)
 800d146:	480c      	ldr	r0, [pc, #48]	; (800d178 <hif_register_cb+0xac>)
 800d148:	f002 fca0 	bl	800fa8c <iprintf>
 800d14c:	79fb      	ldrb	r3, [r7, #7]
 800d14e:	4619      	mov	r1, r3
 800d150:	480a      	ldr	r0, [pc, #40]	; (800d17c <hif_register_cb+0xb0>)
 800d152:	f002 fc9b 	bl	800fa8c <iprintf>
 800d156:	200d      	movs	r0, #13
 800d158:	f002 fcb0 	bl	800fabc <putchar>
			ret = M2M_ERR_FAIL;
 800d15c:	23f4      	movs	r3, #244	; 0xf4
 800d15e:	73fb      	strb	r3, [r7, #15]
			break;
 800d160:	bf00      	nop
	}
	return ret;
 800d162:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800d166:	4618      	mov	r0, r3
 800d168:	3710      	adds	r7, #16
 800d16a:	46bd      	mov	sp, r7
 800d16c:	bd80      	pop	{r7, pc}
 800d16e:	bf00      	nop
 800d170:	24000d10 	.word	0x24000d10
 800d174:	08011338 	.word	0x08011338
 800d178:	08010d38 	.word	0x08010d38
 800d17c:	08011004 	.word	0x08011004

0800d180 <m2m_periph_pullup_ctrl>:
	return M2M_SUCCESS;
}


sint8 m2m_periph_pullup_ctrl(uint32 pinmask, uint8 enable)
{
 800d180:	b580      	push	{r7, lr}
 800d182:	b082      	sub	sp, #8
 800d184:	af00      	add	r7, sp, #0
 800d186:	6078      	str	r0, [r7, #4]
 800d188:	460b      	mov	r3, r1
 800d18a:	70fb      	strb	r3, [r7, #3]
	return pullup_ctrl(pinmask, enable);
 800d18c:	78fb      	ldrb	r3, [r7, #3]
 800d18e:	4619      	mov	r1, r3
 800d190:	6878      	ldr	r0, [r7, #4]
 800d192:	f000 fdc1 	bl	800dd18 <pullup_ctrl>
 800d196:	4603      	mov	r3, r0
}
 800d198:	4618      	mov	r0, r3
 800d19a:	3708      	adds	r7, #8
 800d19c:	46bd      	mov	sp, r7
 800d19e:	bd80      	pop	{r7, pc}

0800d1a0 <m2m_wifi_cb>:
*	@author
*	@date
*	@version	1.0
*/
static void m2m_wifi_cb(uint8 u8OpCode, uint16 u16DataSize, uint32 u32Addr)
{
 800d1a0:	b580      	push	{r7, lr}
 800d1a2:	b0aa      	sub	sp, #168	; 0xa8
 800d1a4:	af00      	add	r7, sp, #0
 800d1a6:	4603      	mov	r3, r0
 800d1a8:	603a      	str	r2, [r7, #0]
 800d1aa:	71fb      	strb	r3, [r7, #7]
 800d1ac:	460b      	mov	r3, r1
 800d1ae:	80bb      	strh	r3, [r7, #4]
	uint8 rx_buf[8];
	if (u8OpCode == M2M_WIFI_RESP_CON_STATE_CHANGED)
 800d1b0:	79fb      	ldrb	r3, [r7, #7]
 800d1b2:	2b2c      	cmp	r3, #44	; 0x2c
 800d1b4:	d117      	bne.n	800d1e6 <m2m_wifi_cb+0x46>
	{
		tstrM2mWifiStateChanged strState;
		if (hif_receive(u32Addr, (uint8*) &strState,sizeof(tstrM2mWifiStateChanged), 0) == M2M_SUCCESS)
 800d1b6:	f107 019c 	add.w	r1, r7, #156	; 0x9c
 800d1ba:	2300      	movs	r3, #0
 800d1bc:	2204      	movs	r2, #4
 800d1be:	6838      	ldr	r0, [r7, #0]
 800d1c0:	f7ff feee 	bl	800cfa0 <hif_receive>
 800d1c4:	4603      	mov	r3, r0
 800d1c6:	2b00      	cmp	r3, #0
 800d1c8:	f040 8162 	bne.w	800d490 <m2m_wifi_cb+0x2f0>
		{
			if (gpfAppWifiCb)
 800d1cc:	4bb2      	ldr	r3, [pc, #712]	; (800d498 <m2m_wifi_cb+0x2f8>)
 800d1ce:	681b      	ldr	r3, [r3, #0]
 800d1d0:	2b00      	cmp	r3, #0
 800d1d2:	f000 815d 	beq.w	800d490 <m2m_wifi_cb+0x2f0>
				gpfAppWifiCb(M2M_WIFI_RESP_CON_STATE_CHANGED, &strState);
 800d1d6:	4bb0      	ldr	r3, [pc, #704]	; (800d498 <m2m_wifi_cb+0x2f8>)
 800d1d8:	681b      	ldr	r3, [r3, #0]
 800d1da:	f107 029c 	add.w	r2, r7, #156	; 0x9c
 800d1de:	4611      	mov	r1, r2
 800d1e0:	202c      	movs	r0, #44	; 0x2c
 800d1e2:	4798      	blx	r3
#endif
	else
	{
		M2M_ERR("REQ Not defined %d\n",u8OpCode);
	}
}
 800d1e4:	e154      	b.n	800d490 <m2m_wifi_cb+0x2f0>
	else if (u8OpCode == M2M_WIFI_RESP_GET_SYS_TIME)
 800d1e6:	79fb      	ldrb	r3, [r7, #7]
 800d1e8:	2b1b      	cmp	r3, #27
 800d1ea:	d117      	bne.n	800d21c <m2m_wifi_cb+0x7c>
		if (hif_receive(u32Addr, (uint8*) &strSysTime,sizeof(tstrSystemTime), 0) == M2M_SUCCESS)
 800d1ec:	f107 0194 	add.w	r1, r7, #148	; 0x94
 800d1f0:	2300      	movs	r3, #0
 800d1f2:	2208      	movs	r2, #8
 800d1f4:	6838      	ldr	r0, [r7, #0]
 800d1f6:	f7ff fed3 	bl	800cfa0 <hif_receive>
 800d1fa:	4603      	mov	r3, r0
 800d1fc:	2b00      	cmp	r3, #0
 800d1fe:	f040 8147 	bne.w	800d490 <m2m_wifi_cb+0x2f0>
			if (gpfAppWifiCb)
 800d202:	4ba5      	ldr	r3, [pc, #660]	; (800d498 <m2m_wifi_cb+0x2f8>)
 800d204:	681b      	ldr	r3, [r3, #0]
 800d206:	2b00      	cmp	r3, #0
 800d208:	f000 8142 	beq.w	800d490 <m2m_wifi_cb+0x2f0>
				gpfAppWifiCb(M2M_WIFI_RESP_GET_SYS_TIME, &strSysTime);
 800d20c:	4ba2      	ldr	r3, [pc, #648]	; (800d498 <m2m_wifi_cb+0x2f8>)
 800d20e:	681b      	ldr	r3, [r3, #0]
 800d210:	f107 0294 	add.w	r2, r7, #148	; 0x94
 800d214:	4611      	mov	r1, r2
 800d216:	201b      	movs	r0, #27
 800d218:	4798      	blx	r3
}
 800d21a:	e139      	b.n	800d490 <m2m_wifi_cb+0x2f0>
	else if(u8OpCode == M2M_WIFI_RESP_CONN_INFO)
 800d21c:	79fb      	ldrb	r3, [r7, #7]
 800d21e:	2b06      	cmp	r3, #6
 800d220:	d117      	bne.n	800d252 <m2m_wifi_cb+0xb2>
		if(hif_receive(u32Addr, (uint8*)&strConnInfo, sizeof(tstrM2MConnInfo), 1) == M2M_SUCCESS)
 800d222:	f107 0108 	add.w	r1, r7, #8
 800d226:	2301      	movs	r3, #1
 800d228:	2230      	movs	r2, #48	; 0x30
 800d22a:	6838      	ldr	r0, [r7, #0]
 800d22c:	f7ff feb8 	bl	800cfa0 <hif_receive>
 800d230:	4603      	mov	r3, r0
 800d232:	2b00      	cmp	r3, #0
 800d234:	f040 812c 	bne.w	800d490 <m2m_wifi_cb+0x2f0>
			if(gpfAppWifiCb)
 800d238:	4b97      	ldr	r3, [pc, #604]	; (800d498 <m2m_wifi_cb+0x2f8>)
 800d23a:	681b      	ldr	r3, [r3, #0]
 800d23c:	2b00      	cmp	r3, #0
 800d23e:	f000 8127 	beq.w	800d490 <m2m_wifi_cb+0x2f0>
				gpfAppWifiCb(M2M_WIFI_RESP_CONN_INFO, &strConnInfo);
 800d242:	4b95      	ldr	r3, [pc, #596]	; (800d498 <m2m_wifi_cb+0x2f8>)
 800d244:	681b      	ldr	r3, [r3, #0]
 800d246:	f107 0208 	add.w	r2, r7, #8
 800d24a:	4611      	mov	r1, r2
 800d24c:	2006      	movs	r0, #6
 800d24e:	4798      	blx	r3
}
 800d250:	e11e      	b.n	800d490 <m2m_wifi_cb+0x2f0>
	else if (u8OpCode == M2M_WIFI_RESP_MEMORY_RECOVER)
 800d252:	79fb      	ldrb	r3, [r7, #7]
 800d254:	2b0e      	cmp	r3, #14
 800d256:	f000 811b 	beq.w	800d490 <m2m_wifi_cb+0x2f0>
	else if (u8OpCode == M2M_WIFI_REQ_DHCP_CONF)
 800d25a:	79fb      	ldrb	r3, [r7, #7]
 800d25c:	2b32      	cmp	r3, #50	; 0x32
 800d25e:	d117      	bne.n	800d290 <m2m_wifi_cb+0xf0>
		if (hif_receive(u32Addr, (uint8 *)&strIpConfig, sizeof(tstrM2MIPConfig), 0) == M2M_SUCCESS)
 800d260:	f107 0180 	add.w	r1, r7, #128	; 0x80
 800d264:	2300      	movs	r3, #0
 800d266:	2214      	movs	r2, #20
 800d268:	6838      	ldr	r0, [r7, #0]
 800d26a:	f7ff fe99 	bl	800cfa0 <hif_receive>
 800d26e:	4603      	mov	r3, r0
 800d270:	2b00      	cmp	r3, #0
 800d272:	f040 810d 	bne.w	800d490 <m2m_wifi_cb+0x2f0>
			if (gpfAppWifiCb)
 800d276:	4b88      	ldr	r3, [pc, #544]	; (800d498 <m2m_wifi_cb+0x2f8>)
 800d278:	681b      	ldr	r3, [r3, #0]
 800d27a:	2b00      	cmp	r3, #0
 800d27c:	f000 8108 	beq.w	800d490 <m2m_wifi_cb+0x2f0>
				gpfAppWifiCb(M2M_WIFI_REQ_DHCP_CONF, (uint8 *)&strIpConfig);
 800d280:	4b85      	ldr	r3, [pc, #532]	; (800d498 <m2m_wifi_cb+0x2f8>)
 800d282:	681b      	ldr	r3, [r3, #0]
 800d284:	f107 0280 	add.w	r2, r7, #128	; 0x80
 800d288:	4611      	mov	r1, r2
 800d28a:	2032      	movs	r0, #50	; 0x32
 800d28c:	4798      	blx	r3
}
 800d28e:	e0ff      	b.n	800d490 <m2m_wifi_cb+0x2f0>
	else if (u8OpCode == M2M_WIFI_REQ_WPS)
 800d290:	79fb      	ldrb	r3, [r7, #7]
 800d292:	2b2f      	cmp	r3, #47	; 0x2f
 800d294:	d11e      	bne.n	800d2d4 <m2m_wifi_cb+0x134>
		m2m_memset((uint8*)&strWps,0,sizeof(tstrM2MWPSInfo));
 800d296:	f107 0308 	add.w	r3, r7, #8
 800d29a:	2264      	movs	r2, #100	; 0x64
 800d29c:	2100      	movs	r1, #0
 800d29e:	4618      	mov	r0, r3
 800d2a0:	f7ff f9f6 	bl	800c690 <m2m_memset>
		if(hif_receive(u32Addr, (uint8*)&strWps, sizeof(tstrM2MWPSInfo), 0) == M2M_SUCCESS)
 800d2a4:	f107 0108 	add.w	r1, r7, #8
 800d2a8:	2300      	movs	r3, #0
 800d2aa:	2264      	movs	r2, #100	; 0x64
 800d2ac:	6838      	ldr	r0, [r7, #0]
 800d2ae:	f7ff fe77 	bl	800cfa0 <hif_receive>
 800d2b2:	4603      	mov	r3, r0
 800d2b4:	2b00      	cmp	r3, #0
 800d2b6:	f040 80eb 	bne.w	800d490 <m2m_wifi_cb+0x2f0>
			if (gpfAppWifiCb)
 800d2ba:	4b77      	ldr	r3, [pc, #476]	; (800d498 <m2m_wifi_cb+0x2f8>)
 800d2bc:	681b      	ldr	r3, [r3, #0]
 800d2be:	2b00      	cmp	r3, #0
 800d2c0:	f000 80e6 	beq.w	800d490 <m2m_wifi_cb+0x2f0>
				gpfAppWifiCb(M2M_WIFI_REQ_WPS, &strWps);
 800d2c4:	4b74      	ldr	r3, [pc, #464]	; (800d498 <m2m_wifi_cb+0x2f8>)
 800d2c6:	681b      	ldr	r3, [r3, #0]
 800d2c8:	f107 0208 	add.w	r2, r7, #8
 800d2cc:	4611      	mov	r1, r2
 800d2ce:	202f      	movs	r0, #47	; 0x2f
 800d2d0:	4798      	blx	r3
}
 800d2d2:	e0dd      	b.n	800d490 <m2m_wifi_cb+0x2f0>
	else if (u8OpCode == M2M_WIFI_RESP_IP_CONFLICT)
 800d2d4:	79fb      	ldrb	r3, [r7, #7]
 800d2d6:	2b34      	cmp	r3, #52	; 0x34
 800d2d8:	d115      	bne.n	800d306 <m2m_wifi_cb+0x166>
		if(hif_receive(u32Addr, (uint8 *)&u32ConflictedIP, sizeof(u32ConflictedIP), 0) == M2M_SUCCESS)
 800d2da:	f107 017c 	add.w	r1, r7, #124	; 0x7c
 800d2de:	2300      	movs	r3, #0
 800d2e0:	2204      	movs	r2, #4
 800d2e2:	6838      	ldr	r0, [r7, #0]
 800d2e4:	f7ff fe5c 	bl	800cfa0 <hif_receive>
 800d2e8:	4603      	mov	r3, r0
 800d2ea:	2b00      	cmp	r3, #0
 800d2ec:	f040 80d0 	bne.w	800d490 <m2m_wifi_cb+0x2f0>
			if (gpfAppWifiCb)
 800d2f0:	4b69      	ldr	r3, [pc, #420]	; (800d498 <m2m_wifi_cb+0x2f8>)
 800d2f2:	681b      	ldr	r3, [r3, #0]
 800d2f4:	2b00      	cmp	r3, #0
 800d2f6:	f000 80cb 	beq.w	800d490 <m2m_wifi_cb+0x2f0>
				gpfAppWifiCb(M2M_WIFI_RESP_IP_CONFLICT, NULL);
 800d2fa:	4b67      	ldr	r3, [pc, #412]	; (800d498 <m2m_wifi_cb+0x2f8>)
 800d2fc:	681b      	ldr	r3, [r3, #0]
 800d2fe:	2100      	movs	r1, #0
 800d300:	2034      	movs	r0, #52	; 0x34
 800d302:	4798      	blx	r3
}
 800d304:	e0c4      	b.n	800d490 <m2m_wifi_cb+0x2f0>
	else if (u8OpCode == M2M_WIFI_RESP_SCAN_DONE)
 800d306:	79fb      	ldrb	r3, [r7, #7]
 800d308:	2b11      	cmp	r3, #17
 800d30a:	d11e      	bne.n	800d34a <m2m_wifi_cb+0x1aa>
		gu8scanInProgress = 0;
 800d30c:	4b63      	ldr	r3, [pc, #396]	; (800d49c <m2m_wifi_cb+0x2fc>)
 800d30e:	2200      	movs	r2, #0
 800d310:	701a      	strb	r2, [r3, #0]
		if(hif_receive(u32Addr, (uint8*)&strState, sizeof(tstrM2mScanDone), 0) == M2M_SUCCESS)
 800d312:	f107 0178 	add.w	r1, r7, #120	; 0x78
 800d316:	2300      	movs	r3, #0
 800d318:	2204      	movs	r2, #4
 800d31a:	6838      	ldr	r0, [r7, #0]
 800d31c:	f7ff fe40 	bl	800cfa0 <hif_receive>
 800d320:	4603      	mov	r3, r0
 800d322:	2b00      	cmp	r3, #0
 800d324:	f040 80b4 	bne.w	800d490 <m2m_wifi_cb+0x2f0>
			gu8ChNum = strState.u8NumofCh;
 800d328:	f897 2078 	ldrb.w	r2, [r7, #120]	; 0x78
 800d32c:	4b5c      	ldr	r3, [pc, #368]	; (800d4a0 <m2m_wifi_cb+0x300>)
 800d32e:	701a      	strb	r2, [r3, #0]
			if (gpfAppWifiCb)
 800d330:	4b59      	ldr	r3, [pc, #356]	; (800d498 <m2m_wifi_cb+0x2f8>)
 800d332:	681b      	ldr	r3, [r3, #0]
 800d334:	2b00      	cmp	r3, #0
 800d336:	f000 80ab 	beq.w	800d490 <m2m_wifi_cb+0x2f0>
				gpfAppWifiCb(M2M_WIFI_RESP_SCAN_DONE, &strState);
 800d33a:	4b57      	ldr	r3, [pc, #348]	; (800d498 <m2m_wifi_cb+0x2f8>)
 800d33c:	681b      	ldr	r3, [r3, #0]
 800d33e:	f107 0278 	add.w	r2, r7, #120	; 0x78
 800d342:	4611      	mov	r1, r2
 800d344:	2011      	movs	r0, #17
 800d346:	4798      	blx	r3
}
 800d348:	e0a2      	b.n	800d490 <m2m_wifi_cb+0x2f0>
	else if (u8OpCode == M2M_WIFI_RESP_SCAN_RESULT)
 800d34a:	79fb      	ldrb	r3, [r7, #7]
 800d34c:	2b13      	cmp	r3, #19
 800d34e:	d117      	bne.n	800d380 <m2m_wifi_cb+0x1e0>
		if(hif_receive(u32Addr, (uint8*)&strScanResult, sizeof(tstrM2mWifiscanResult), 0) == M2M_SUCCESS)
 800d350:	f107 0108 	add.w	r1, r7, #8
 800d354:	2300      	movs	r3, #0
 800d356:	222c      	movs	r2, #44	; 0x2c
 800d358:	6838      	ldr	r0, [r7, #0]
 800d35a:	f7ff fe21 	bl	800cfa0 <hif_receive>
 800d35e:	4603      	mov	r3, r0
 800d360:	2b00      	cmp	r3, #0
 800d362:	f040 8095 	bne.w	800d490 <m2m_wifi_cb+0x2f0>
			if (gpfAppWifiCb)
 800d366:	4b4c      	ldr	r3, [pc, #304]	; (800d498 <m2m_wifi_cb+0x2f8>)
 800d368:	681b      	ldr	r3, [r3, #0]
 800d36a:	2b00      	cmp	r3, #0
 800d36c:	f000 8090 	beq.w	800d490 <m2m_wifi_cb+0x2f0>
				gpfAppWifiCb(M2M_WIFI_RESP_SCAN_RESULT, &strScanResult);
 800d370:	4b49      	ldr	r3, [pc, #292]	; (800d498 <m2m_wifi_cb+0x2f8>)
 800d372:	681b      	ldr	r3, [r3, #0]
 800d374:	f107 0208 	add.w	r2, r7, #8
 800d378:	4611      	mov	r1, r2
 800d37a:	2013      	movs	r0, #19
 800d37c:	4798      	blx	r3
}
 800d37e:	e087      	b.n	800d490 <m2m_wifi_cb+0x2f0>
	else if (u8OpCode == M2M_WIFI_RESP_CURRENT_RSSI)
 800d380:	79fb      	ldrb	r3, [r7, #7]
 800d382:	2b04      	cmp	r3, #4
 800d384:	d115      	bne.n	800d3b2 <m2m_wifi_cb+0x212>
		if (hif_receive(u32Addr, rx_buf, 4, 0) == M2M_SUCCESS)
 800d386:	f107 01a0 	add.w	r1, r7, #160	; 0xa0
 800d38a:	2300      	movs	r3, #0
 800d38c:	2204      	movs	r2, #4
 800d38e:	6838      	ldr	r0, [r7, #0]
 800d390:	f7ff fe06 	bl	800cfa0 <hif_receive>
 800d394:	4603      	mov	r3, r0
 800d396:	2b00      	cmp	r3, #0
 800d398:	d17a      	bne.n	800d490 <m2m_wifi_cb+0x2f0>
			if (gpfAppWifiCb)
 800d39a:	4b3f      	ldr	r3, [pc, #252]	; (800d498 <m2m_wifi_cb+0x2f8>)
 800d39c:	681b      	ldr	r3, [r3, #0]
 800d39e:	2b00      	cmp	r3, #0
 800d3a0:	d076      	beq.n	800d490 <m2m_wifi_cb+0x2f0>
				gpfAppWifiCb(M2M_WIFI_RESP_CURRENT_RSSI, rx_buf);
 800d3a2:	4b3d      	ldr	r3, [pc, #244]	; (800d498 <m2m_wifi_cb+0x2f8>)
 800d3a4:	681b      	ldr	r3, [r3, #0]
 800d3a6:	f107 02a0 	add.w	r2, r7, #160	; 0xa0
 800d3aa:	4611      	mov	r1, r2
 800d3ac:	2004      	movs	r0, #4
 800d3ae:	4798      	blx	r3
}
 800d3b0:	e06e      	b.n	800d490 <m2m_wifi_cb+0x2f0>
	else if (u8OpCode == M2M_WIFI_RESP_CLIENT_INFO)
 800d3b2:	79fb      	ldrb	r3, [r7, #7]
 800d3b4:	2b65      	cmp	r3, #101	; 0x65
 800d3b6:	d115      	bne.n	800d3e4 <m2m_wifi_cb+0x244>
		if (hif_receive(u32Addr, rx_buf, 4, 0) == M2M_SUCCESS)
 800d3b8:	f107 01a0 	add.w	r1, r7, #160	; 0xa0
 800d3bc:	2300      	movs	r3, #0
 800d3be:	2204      	movs	r2, #4
 800d3c0:	6838      	ldr	r0, [r7, #0]
 800d3c2:	f7ff fded 	bl	800cfa0 <hif_receive>
 800d3c6:	4603      	mov	r3, r0
 800d3c8:	2b00      	cmp	r3, #0
 800d3ca:	d161      	bne.n	800d490 <m2m_wifi_cb+0x2f0>
			if (gpfAppWifiCb)
 800d3cc:	4b32      	ldr	r3, [pc, #200]	; (800d498 <m2m_wifi_cb+0x2f8>)
 800d3ce:	681b      	ldr	r3, [r3, #0]
 800d3d0:	2b00      	cmp	r3, #0
 800d3d2:	d05d      	beq.n	800d490 <m2m_wifi_cb+0x2f0>
				gpfAppWifiCb(M2M_WIFI_RESP_CLIENT_INFO, rx_buf);
 800d3d4:	4b30      	ldr	r3, [pc, #192]	; (800d498 <m2m_wifi_cb+0x2f8>)
 800d3d6:	681b      	ldr	r3, [r3, #0]
 800d3d8:	f107 02a0 	add.w	r2, r7, #160	; 0xa0
 800d3dc:	4611      	mov	r1, r2
 800d3de:	2065      	movs	r0, #101	; 0x65
 800d3e0:	4798      	blx	r3
}
 800d3e2:	e055      	b.n	800d490 <m2m_wifi_cb+0x2f0>
	else if(u8OpCode == M2M_WIFI_RESP_PROVISION_INFO)
 800d3e4:	79fb      	ldrb	r3, [r7, #7]
 800d3e6:	2b09      	cmp	r3, #9
 800d3e8:	d115      	bne.n	800d416 <m2m_wifi_cb+0x276>
		if(hif_receive(u32Addr, (uint8*)&strProvInfo, sizeof(tstrM2MProvisionInfo), 1) == M2M_SUCCESS)
 800d3ea:	f107 0108 	add.w	r1, r7, #8
 800d3ee:	2301      	movs	r3, #1
 800d3f0:	2264      	movs	r2, #100	; 0x64
 800d3f2:	6838      	ldr	r0, [r7, #0]
 800d3f4:	f7ff fdd4 	bl	800cfa0 <hif_receive>
 800d3f8:	4603      	mov	r3, r0
 800d3fa:	2b00      	cmp	r3, #0
 800d3fc:	d148      	bne.n	800d490 <m2m_wifi_cb+0x2f0>
			if(gpfAppWifiCb)
 800d3fe:	4b26      	ldr	r3, [pc, #152]	; (800d498 <m2m_wifi_cb+0x2f8>)
 800d400:	681b      	ldr	r3, [r3, #0]
 800d402:	2b00      	cmp	r3, #0
 800d404:	d044      	beq.n	800d490 <m2m_wifi_cb+0x2f0>
				gpfAppWifiCb(M2M_WIFI_RESP_PROVISION_INFO, &strProvInfo);
 800d406:	4b24      	ldr	r3, [pc, #144]	; (800d498 <m2m_wifi_cb+0x2f8>)
 800d408:	681b      	ldr	r3, [r3, #0]
 800d40a:	f107 0208 	add.w	r2, r7, #8
 800d40e:	4611      	mov	r1, r2
 800d410:	2009      	movs	r0, #9
 800d412:	4798      	blx	r3
}
 800d414:	e03c      	b.n	800d490 <m2m_wifi_cb+0x2f0>
	else if(u8OpCode == M2M_WIFI_RESP_DEFAULT_CONNECT)
 800d416:	79fb      	ldrb	r3, [r7, #7]
 800d418:	2b2a      	cmp	r3, #42	; 0x2a
 800d41a:	d115      	bne.n	800d448 <m2m_wifi_cb+0x2a8>
		if(hif_receive(u32Addr, (uint8*)&strResp, sizeof(tstrM2MDefaultConnResp), 1) == M2M_SUCCESS)
 800d41c:	f107 0174 	add.w	r1, r7, #116	; 0x74
 800d420:	2301      	movs	r3, #1
 800d422:	2204      	movs	r2, #4
 800d424:	6838      	ldr	r0, [r7, #0]
 800d426:	f7ff fdbb 	bl	800cfa0 <hif_receive>
 800d42a:	4603      	mov	r3, r0
 800d42c:	2b00      	cmp	r3, #0
 800d42e:	d12f      	bne.n	800d490 <m2m_wifi_cb+0x2f0>
			if(gpfAppWifiCb)
 800d430:	4b19      	ldr	r3, [pc, #100]	; (800d498 <m2m_wifi_cb+0x2f8>)
 800d432:	681b      	ldr	r3, [r3, #0]
 800d434:	2b00      	cmp	r3, #0
 800d436:	d02b      	beq.n	800d490 <m2m_wifi_cb+0x2f0>
				gpfAppWifiCb(M2M_WIFI_RESP_DEFAULT_CONNECT, &strResp);
 800d438:	4b17      	ldr	r3, [pc, #92]	; (800d498 <m2m_wifi_cb+0x2f8>)
 800d43a:	681b      	ldr	r3, [r3, #0]
 800d43c:	f107 0274 	add.w	r2, r7, #116	; 0x74
 800d440:	4611      	mov	r1, r2
 800d442:	202a      	movs	r0, #42	; 0x2a
 800d444:	4798      	blx	r3
}
 800d446:	e023      	b.n	800d490 <m2m_wifi_cb+0x2f0>
	else if(u8OpCode == M2M_WIFI_RESP_GET_PRNG)
 800d448:	79fb      	ldrb	r3, [r7, #7]
 800d44a:	2b20      	cmp	r3, #32
 800d44c:	d120      	bne.n	800d490 <m2m_wifi_cb+0x2f0>
		if(hif_receive(u32Addr, (uint8*)&strPrng,sizeof(tstrPrng), 0) == M2M_SUCCESS)
 800d44e:	f107 016c 	add.w	r1, r7, #108	; 0x6c
 800d452:	2300      	movs	r3, #0
 800d454:	2208      	movs	r2, #8
 800d456:	6838      	ldr	r0, [r7, #0]
 800d458:	f7ff fda2 	bl	800cfa0 <hif_receive>
 800d45c:	4603      	mov	r3, r0
 800d45e:	2b00      	cmp	r3, #0
 800d460:	d116      	bne.n	800d490 <m2m_wifi_cb+0x2f0>
			if(hif_receive(u32Addr + sizeof(tstrPrng),strPrng.pu8RngBuff,strPrng.u16PrngSize, 1) == M2M_SUCCESS)
 800d462:	683b      	ldr	r3, [r7, #0]
 800d464:	f103 0008 	add.w	r0, r3, #8
 800d468:	6ef9      	ldr	r1, [r7, #108]	; 0x6c
 800d46a:	f8b7 2070 	ldrh.w	r2, [r7, #112]	; 0x70
 800d46e:	2301      	movs	r3, #1
 800d470:	f7ff fd96 	bl	800cfa0 <hif_receive>
 800d474:	4603      	mov	r3, r0
 800d476:	2b00      	cmp	r3, #0
 800d478:	d10a      	bne.n	800d490 <m2m_wifi_cb+0x2f0>
				if(gpfAppWifiCb)
 800d47a:	4b07      	ldr	r3, [pc, #28]	; (800d498 <m2m_wifi_cb+0x2f8>)
 800d47c:	681b      	ldr	r3, [r3, #0]
 800d47e:	2b00      	cmp	r3, #0
 800d480:	d006      	beq.n	800d490 <m2m_wifi_cb+0x2f0>
					gpfAppWifiCb(M2M_WIFI_RESP_GET_PRNG,&strPrng);
 800d482:	4b05      	ldr	r3, [pc, #20]	; (800d498 <m2m_wifi_cb+0x2f8>)
 800d484:	681b      	ldr	r3, [r3, #0]
 800d486:	f107 026c 	add.w	r2, r7, #108	; 0x6c
 800d48a:	4611      	mov	r1, r2
 800d48c:	2020      	movs	r0, #32
 800d48e:	4798      	blx	r3
}
 800d490:	bf00      	nop
 800d492:	37a8      	adds	r7, #168	; 0xa8
 800d494:	46bd      	mov	sp, r7
 800d496:	bd80      	pop	{r7, pc}
 800d498:	240009dc 	.word	0x240009dc
 800d49c:	240009d9 	.word	0x240009d9
 800d4a0:	240009d8 	.word	0x240009d8

0800d4a4 <m2m_validate_ap_parameters>:
_EXIT0:
	return ret;
}

static sint8 m2m_validate_ap_parameters(CONST tstrM2MAPConfig* pstrM2MAPConfig)
{
 800d4a4:	b580      	push	{r7, lr}
 800d4a6:	b084      	sub	sp, #16
 800d4a8:	af00      	add	r7, sp, #0
 800d4aa:	6078      	str	r0, [r7, #4]
	sint8 s8Ret = M2M_SUCCESS;
 800d4ac:	2300      	movs	r3, #0
 800d4ae:	73fb      	strb	r3, [r7, #15]
	/* Check for incoming pointer */
	if(pstrM2MAPConfig == NULL)
 800d4b0:	687b      	ldr	r3, [r7, #4]
 800d4b2:	2b00      	cmp	r3, #0
 800d4b4:	d102      	bne.n	800d4bc <m2m_validate_ap_parameters+0x18>
	{
		M2M_ERR("INVALID POINTER\n");
		s8Ret = M2M_ERR_FAIL;
 800d4b6:	23f4      	movs	r3, #244	; 0xf4
 800d4b8:	73fb      	strb	r3, [r7, #15]
		goto ERR1;
 800d4ba:	e07e      	b.n	800d5ba <m2m_validate_ap_parameters+0x116>
	}
	/* Check for SSID */
	if((m2m_strlen((uint8 *)pstrM2MAPConfig->au8SSID) <= 0) || (m2m_strlen((uint8 *)pstrM2MAPConfig->au8SSID) >= M2M_MAX_SSID_LEN))
 800d4bc:	687b      	ldr	r3, [r7, #4]
 800d4be:	4618      	mov	r0, r3
 800d4c0:	f7ff f903 	bl	800c6ca <m2m_strlen>
 800d4c4:	4603      	mov	r3, r0
 800d4c6:	2b00      	cmp	r3, #0
 800d4c8:	d006      	beq.n	800d4d8 <m2m_validate_ap_parameters+0x34>
 800d4ca:	687b      	ldr	r3, [r7, #4]
 800d4cc:	4618      	mov	r0, r3
 800d4ce:	f7ff f8fc 	bl	800c6ca <m2m_strlen>
 800d4d2:	4603      	mov	r3, r0
 800d4d4:	2b20      	cmp	r3, #32
 800d4d6:	d902      	bls.n	800d4de <m2m_validate_ap_parameters+0x3a>
	{
		M2M_ERR("INVALID SSID\n");
		s8Ret = M2M_ERR_FAIL;
 800d4d8:	23f4      	movs	r3, #244	; 0xf4
 800d4da:	73fb      	strb	r3, [r7, #15]
		goto ERR1;
 800d4dc:	e06d      	b.n	800d5ba <m2m_validate_ap_parameters+0x116>
	}
	/* Check for Channel */
	if(pstrM2MAPConfig->u8ListenChannel > M2M_WIFI_CH_14 || pstrM2MAPConfig->u8ListenChannel < M2M_WIFI_CH_1)
 800d4de:	687b      	ldr	r3, [r7, #4]
 800d4e0:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 800d4e4:	2b0e      	cmp	r3, #14
 800d4e6:	d804      	bhi.n	800d4f2 <m2m_validate_ap_parameters+0x4e>
 800d4e8:	687b      	ldr	r3, [r7, #4]
 800d4ea:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 800d4ee:	2b00      	cmp	r3, #0
 800d4f0:	d102      	bne.n	800d4f8 <m2m_validate_ap_parameters+0x54>
	{
		M2M_ERR("INVALID CH\n");
		s8Ret = M2M_ERR_FAIL;
 800d4f2:	23f4      	movs	r3, #244	; 0xf4
 800d4f4:	73fb      	strb	r3, [r7, #15]
		goto ERR1;
 800d4f6:	e060      	b.n	800d5ba <m2m_validate_ap_parameters+0x116>
	}
	/* Check for DHCP Server IP address */
	if(!(pstrM2MAPConfig->au8DHCPServerIP[0] || pstrM2MAPConfig->au8DHCPServerIP[1]))
 800d4f8:	687b      	ldr	r3, [r7, #4]
 800d4fa:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800d4fe:	2b00      	cmp	r3, #0
 800d500:	d10c      	bne.n	800d51c <m2m_validate_ap_parameters+0x78>
 800d502:	687b      	ldr	r3, [r7, #4]
 800d504:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 800d508:	2b00      	cmp	r3, #0
 800d50a:	d107      	bne.n	800d51c <m2m_validate_ap_parameters+0x78>
	{
		if(!(pstrM2MAPConfig->au8DHCPServerIP[2]))
 800d50c:	687b      	ldr	r3, [r7, #4]
 800d50e:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 800d512:	2b00      	cmp	r3, #0
 800d514:	d102      	bne.n	800d51c <m2m_validate_ap_parameters+0x78>
		{
			M2M_ERR("INVALID DHCP SERVER IP\n");
			s8Ret = M2M_ERR_FAIL;
 800d516:	23f4      	movs	r3, #244	; 0xf4
 800d518:	73fb      	strb	r3, [r7, #15]
			goto ERR1;
 800d51a:	e04e      	b.n	800d5ba <m2m_validate_ap_parameters+0x116>
		}
	}
	/* Check for Security */
	if(pstrM2MAPConfig->u8SecType == M2M_WIFI_SEC_OPEN)
 800d51c:	687b      	ldr	r3, [r7, #4]
 800d51e:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 800d522:	2b01      	cmp	r3, #1
 800d524:	d048      	beq.n	800d5b8 <m2m_validate_ap_parameters+0x114>
	{
		goto ERR1;
	}
	else if(pstrM2MAPConfig->u8SecType == M2M_WIFI_SEC_WEP)
 800d526:	687b      	ldr	r3, [r7, #4]
 800d528:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 800d52c:	2b03      	cmp	r3, #3
 800d52e:	d12c      	bne.n	800d58a <m2m_validate_ap_parameters+0xe6>
	{
		/* Check for WEP Key index */
		if((pstrM2MAPConfig->u8KeyIndx <= 0) || (pstrM2MAPConfig->u8KeyIndx > WEP_KEY_MAX_INDEX))
 800d530:	687b      	ldr	r3, [r7, #4]
 800d532:	f893 3022 	ldrb.w	r3, [r3, #34]	; 0x22
 800d536:	2b00      	cmp	r3, #0
 800d538:	d004      	beq.n	800d544 <m2m_validate_ap_parameters+0xa0>
 800d53a:	687b      	ldr	r3, [r7, #4]
 800d53c:	f893 3022 	ldrb.w	r3, [r3, #34]	; 0x22
 800d540:	2b04      	cmp	r3, #4
 800d542:	d902      	bls.n	800d54a <m2m_validate_ap_parameters+0xa6>
		{
			M2M_ERR("INVALID KEY INDEX\n");
			s8Ret = M2M_ERR_FAIL;
 800d544:	23f4      	movs	r3, #244	; 0xf4
 800d546:	73fb      	strb	r3, [r7, #15]
			goto ERR1;
 800d548:	e037      	b.n	800d5ba <m2m_validate_ap_parameters+0x116>
		}
		/* Check for WEP Key size */
		if(	(pstrM2MAPConfig->u8KeySz != WEP_40_KEY_STRING_SIZE) &&
 800d54a:	687b      	ldr	r3, [r7, #4]
 800d54c:	f893 3023 	ldrb.w	r3, [r3, #35]	; 0x23
 800d550:	2b0a      	cmp	r3, #10
 800d552:	d007      	beq.n	800d564 <m2m_validate_ap_parameters+0xc0>
			(pstrM2MAPConfig->u8KeySz != WEP_104_KEY_STRING_SIZE)
 800d554:	687b      	ldr	r3, [r7, #4]
 800d556:	f893 3023 	ldrb.w	r3, [r3, #35]	; 0x23
		if(	(pstrM2MAPConfig->u8KeySz != WEP_40_KEY_STRING_SIZE) &&
 800d55a:	2b1a      	cmp	r3, #26
 800d55c:	d002      	beq.n	800d564 <m2m_validate_ap_parameters+0xc0>
		)
		{
			M2M_ERR("INVALID KEY STRING SIZE\n");
			s8Ret = M2M_ERR_FAIL;
 800d55e:	23f4      	movs	r3, #244	; 0xf4
 800d560:	73fb      	strb	r3, [r7, #15]
			goto ERR1;
 800d562:	e02a      	b.n	800d5ba <m2m_validate_ap_parameters+0x116>
		}

		if((m2m_strlen((uint8 *)pstrM2MAPConfig->au8WepKey) <= 0) || (m2m_strlen((uint8 *)pstrM2MAPConfig->au8WepKey) > WEP_104_KEY_STRING_SIZE))
 800d564:	687b      	ldr	r3, [r7, #4]
 800d566:	3324      	adds	r3, #36	; 0x24
 800d568:	4618      	mov	r0, r3
 800d56a:	f7ff f8ae 	bl	800c6ca <m2m_strlen>
 800d56e:	4603      	mov	r3, r0
 800d570:	2b00      	cmp	r3, #0
 800d572:	d007      	beq.n	800d584 <m2m_validate_ap_parameters+0xe0>
 800d574:	687b      	ldr	r3, [r7, #4]
 800d576:	3324      	adds	r3, #36	; 0x24
 800d578:	4618      	mov	r0, r3
 800d57a:	f7ff f8a6 	bl	800c6ca <m2m_strlen>
 800d57e:	4603      	mov	r3, r0
 800d580:	2b1a      	cmp	r3, #26
 800d582:	d91a      	bls.n	800d5ba <m2m_validate_ap_parameters+0x116>
		{
			M2M_ERR("INVALID KEY SIZE\n");
			s8Ret = M2M_ERR_FAIL;
 800d584:	23f4      	movs	r3, #244	; 0xf4
 800d586:	73fb      	strb	r3, [r7, #15]
			goto ERR1;
 800d588:	e017      	b.n	800d5ba <m2m_validate_ap_parameters+0x116>
		}
	}
	else if(pstrM2MAPConfig->u8SecType == M2M_WIFI_SEC_WPA_PSK)
 800d58a:	687b      	ldr	r3, [r7, #4]
 800d58c:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 800d590:	2b02      	cmp	r3, #2
 800d592:	d10e      	bne.n	800d5b2 <m2m_validate_ap_parameters+0x10e>
	{
		/* Check for WPA Key size */
		if(	((pstrM2MAPConfig->u8KeySz + 1) < M2M_MIN_PSK_LEN) || ((pstrM2MAPConfig->u8KeySz + 1) > M2M_MAX_PSK_LEN))
 800d594:	687b      	ldr	r3, [r7, #4]
 800d596:	f893 3023 	ldrb.w	r3, [r3, #35]	; 0x23
 800d59a:	3301      	adds	r3, #1
 800d59c:	2b08      	cmp	r3, #8
 800d59e:	dd05      	ble.n	800d5ac <m2m_validate_ap_parameters+0x108>
 800d5a0:	687b      	ldr	r3, [r7, #4]
 800d5a2:	f893 3023 	ldrb.w	r3, [r3, #35]	; 0x23
 800d5a6:	3301      	adds	r3, #1
 800d5a8:	2b41      	cmp	r3, #65	; 0x41
 800d5aa:	dd06      	ble.n	800d5ba <m2m_validate_ap_parameters+0x116>
		{
			M2M_ERR("INVALID WPA KEY SIZE\n");
			s8Ret = M2M_ERR_FAIL;
 800d5ac:	23f4      	movs	r3, #244	; 0xf4
 800d5ae:	73fb      	strb	r3, [r7, #15]
			goto ERR1;
 800d5b0:	e003      	b.n	800d5ba <m2m_validate_ap_parameters+0x116>
		}
	}
	else
	{
		M2M_ERR("INVALID AUTHENTICATION MODE\n");
		s8Ret = M2M_ERR_FAIL;
 800d5b2:	23f4      	movs	r3, #244	; 0xf4
 800d5b4:	73fb      	strb	r3, [r7, #15]
		goto ERR1;
 800d5b6:	e000      	b.n	800d5ba <m2m_validate_ap_parameters+0x116>
		goto ERR1;
 800d5b8:	bf00      	nop
	}

ERR1:
	return s8Ret;
 800d5ba:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800d5be:	4618      	mov	r0, r3
 800d5c0:	3710      	adds	r7, #16
 800d5c2:	46bd      	mov	sp, r7
 800d5c4:	bd80      	pop	{r7, pc}
	...

0800d5c8 <m2m_wifi_init>:
	s8Ret = hif_send(M2M_REQ_GROUP_SSL, ((uint8)M2M_SSL_IND_CRL | (uint8)M2M_REQ_DATA_PKT), NULL, 0, (uint8*)pCRL, sizeof(tstrTlsCrlInfo), 0);
	return s8Ret;
}

sint8 m2m_wifi_init(tstrWifiInitParam * param)
{
 800d5c8:	b580      	push	{r7, lr}
 800d5ca:	b090      	sub	sp, #64	; 0x40
 800d5cc:	af02      	add	r7, sp, #8
 800d5ce:	6078      	str	r0, [r7, #4]
	tstrM2mRev strtmp;
	sint8 ret = M2M_SUCCESS;
 800d5d0:	2300      	movs	r3, #0
 800d5d2:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
	uint8 u8WifiMode = M2M_WIFI_MODE_NORMAL;
 800d5d6:	2301      	movs	r3, #1
 800d5d8:	72fb      	strb	r3, [r7, #11]

	if(param == NULL) {
 800d5da:	687b      	ldr	r3, [r7, #4]
 800d5dc:	2b00      	cmp	r3, #0
 800d5de:	d103      	bne.n	800d5e8 <m2m_wifi_init+0x20>
		ret = M2M_ERR_FAIL;
 800d5e0:	23f4      	movs	r3, #244	; 0xf4
 800d5e2:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
		goto _EXIT0;
 800d5e6:	e059      	b.n	800d69c <m2m_wifi_init+0xd4>
	}

	gpfAppWifiCb = param->pfAppWifiCb;
 800d5e8:	687b      	ldr	r3, [r7, #4]
 800d5ea:	681b      	ldr	r3, [r3, #0]
 800d5ec:	4a2e      	ldr	r2, [pc, #184]	; (800d6a8 <m2m_wifi_init+0xe0>)
 800d5ee:	6013      	str	r3, [r2, #0]
#endif /* ETH_MODE */

#ifdef CONF_MGMT
	gpfAppMonCb  = param->pfAppMonCb;
#endif
	gu8scanInProgress = 0;
 800d5f0:	4b2e      	ldr	r3, [pc, #184]	; (800d6ac <m2m_wifi_init+0xe4>)
 800d5f2:	2200      	movs	r2, #0
 800d5f4:	701a      	strb	r2, [r3, #0]
	/* Apply device specific initialization. */
	ret = nm_drv_init(&u8WifiMode);
 800d5f6:	f107 030b 	add.w	r3, r7, #11
 800d5fa:	4618      	mov	r0, r3
 800d5fc:	f000 fd6e 	bl	800e0dc <nm_drv_init>
 800d600:	4603      	mov	r3, r0
 800d602:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
	if(ret != M2M_SUCCESS) 	goto _EXIT0;
 800d606:	f997 3037 	ldrsb.w	r3, [r7, #55]	; 0x37
 800d60a:	2b00      	cmp	r3, #0
 800d60c:	d145      	bne.n	800d69a <m2m_wifi_init+0xd2>
	/* Initialize host interface module */
	ret = hif_init(NULL);
 800d60e:	2000      	movs	r0, #0
 800d610:	f7ff f934 	bl	800c87c <hif_init>
 800d614:	4603      	mov	r3, r0
 800d616:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
	if(ret != M2M_SUCCESS) 	goto _EXIT1;
 800d61a:	f997 3037 	ldrsb.w	r3, [r7, #55]	; 0x37
 800d61e:	2b00      	cmp	r3, #0
 800d620:	d136      	bne.n	800d690 <m2m_wifi_init+0xc8>

	hif_register_cb(M2M_REQ_GROUP_WIFI,m2m_wifi_cb);
 800d622:	4923      	ldr	r1, [pc, #140]	; (800d6b0 <m2m_wifi_init+0xe8>)
 800d624:	2001      	movs	r0, #1
 800d626:	f7ff fd51 	bl	800d0cc <hif_register_cb>

	ret = nm_get_firmware_full_info(&strtmp);
 800d62a:	f107 030c 	add.w	r3, r7, #12
 800d62e:	4618      	mov	r0, r3
 800d630:	f000 fcb4 	bl	800df9c <nm_get_firmware_full_info>
 800d634:	4603      	mov	r3, r0
 800d636:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37

	printf("Firmware ver   : %u.%u.%u Svnrev %u\n", strtmp.u8FirmwareMajor, strtmp.u8FirmwareMinor, strtmp.u8FirmwarePatch,strtmp.u16FirmwareSvnNum);
 800d63a:	7c3b      	ldrb	r3, [r7, #16]
 800d63c:	4619      	mov	r1, r3
 800d63e:	7c7b      	ldrb	r3, [r7, #17]
 800d640:	461a      	mov	r2, r3
 800d642:	7cbb      	ldrb	r3, [r7, #18]
 800d644:	4618      	mov	r0, r3
 800d646:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 800d648:	9300      	str	r3, [sp, #0]
 800d64a:	4603      	mov	r3, r0
 800d64c:	4819      	ldr	r0, [pc, #100]	; (800d6b4 <m2m_wifi_init+0xec>)
 800d64e:	f002 fa1d 	bl	800fa8c <iprintf>
	printf("Firmware Build %s Time %s\n",strtmp.BuildDate,strtmp.BuildTime);
 800d652:	f107 030c 	add.w	r3, r7, #12
 800d656:	f103 0216 	add.w	r2, r3, #22
 800d65a:	f107 030c 	add.w	r3, r7, #12
 800d65e:	330a      	adds	r3, #10
 800d660:	4619      	mov	r1, r3
 800d662:	4815      	ldr	r0, [pc, #84]	; (800d6b8 <m2m_wifi_init+0xf0>)
 800d664:	f002 fa12 	bl	800fa8c <iprintf>
	printf("Firmware Min driver ver : %u.%u.%u\n", strtmp.u8DriverMajor, strtmp.u8DriverMinor, strtmp.u8DriverPatch);
 800d668:	7cfb      	ldrb	r3, [r7, #19]
 800d66a:	4619      	mov	r1, r3
 800d66c:	7d3b      	ldrb	r3, [r7, #20]
 800d66e:	461a      	mov	r2, r3
 800d670:	7d7b      	ldrb	r3, [r7, #21]
 800d672:	4812      	ldr	r0, [pc, #72]	; (800d6bc <m2m_wifi_init+0xf4>)
 800d674:	f002 fa0a 	bl	800fa8c <iprintf>
	printf("Driver ver: %u.%u.%u\n", M2M_RELEASE_VERSION_MAJOR_NO, M2M_RELEASE_VERSION_MINOR_NO, M2M_RELEASE_VERSION_PATCH_NO);
 800d678:	2304      	movs	r3, #4
 800d67a:	2205      	movs	r2, #5
 800d67c:	2113      	movs	r1, #19
 800d67e:	4810      	ldr	r0, [pc, #64]	; (800d6c0 <m2m_wifi_init+0xf8>)
 800d680:	f002 fa04 	bl	800fa8c <iprintf>
	printf("Driver built at %s\t%s\n",__DATE__,__TIME__);
 800d684:	4a0f      	ldr	r2, [pc, #60]	; (800d6c4 <m2m_wifi_init+0xfc>)
 800d686:	4910      	ldr	r1, [pc, #64]	; (800d6c8 <m2m_wifi_init+0x100>)
 800d688:	4810      	ldr	r0, [pc, #64]	; (800d6cc <m2m_wifi_init+0x104>)
 800d68a:	f002 f9ff 	bl	800fa8c <iprintf>
	if(M2M_ERR_FW_VER_MISMATCH == ret)
	{
		M2M_ERR("Mismatch Firmware Version\n");
	}

	goto _EXIT0;
 800d68e:	e005      	b.n	800d69c <m2m_wifi_init+0xd4>
	if(ret != M2M_SUCCESS) 	goto _EXIT1;
 800d690:	bf00      	nop

_EXIT1:
	nm_drv_deinit(NULL);
 800d692:	2000      	movs	r0, #0
 800d694:	f000 fd84 	bl	800e1a0 <nm_drv_deinit>
 800d698:	e000      	b.n	800d69c <m2m_wifi_init+0xd4>
	if(ret != M2M_SUCCESS) 	goto _EXIT0;
 800d69a:	bf00      	nop
_EXIT0:
	return ret;
 800d69c:	f997 3037 	ldrsb.w	r3, [r7, #55]	; 0x37
}
 800d6a0:	4618      	mov	r0, r3
 800d6a2:	3738      	adds	r7, #56	; 0x38
 800d6a4:	46bd      	mov	sp, r7
 800d6a6:	bd80      	pop	{r7, pc}
 800d6a8:	240009dc 	.word	0x240009dc
 800d6ac:	240009d9 	.word	0x240009d9
 800d6b0:	0800d1a1 	.word	0x0800d1a1
 800d6b4:	08011010 	.word	0x08011010
 800d6b8:	08011038 	.word	0x08011038
 800d6bc:	08011054 	.word	0x08011054
 800d6c0:	08011078 	.word	0x08011078
 800d6c4:	08011090 	.word	0x08011090
 800d6c8:	0801109c 	.word	0x0801109c
 800d6cc:	080110a8 	.word	0x080110a8

0800d6d0 <m2m_wifi_handle_events>:
	return M2M_SUCCESS;
}


sint8 m2m_wifi_handle_events(void * arg)
{
 800d6d0:	b580      	push	{r7, lr}
 800d6d2:	b082      	sub	sp, #8
 800d6d4:	af00      	add	r7, sp, #0
 800d6d6:	6078      	str	r0, [r7, #4]
	return hif_handle_isr();
 800d6d8:	f7ff fc28 	bl	800cf2c <hif_handle_isr>
 800d6dc:	4603      	mov	r3, r0
}
 800d6de:	4618      	mov	r0, r3
 800d6e0:	3708      	adds	r7, #8
 800d6e2:	46bd      	mov	sp, r7
 800d6e4:	bd80      	pop	{r7, pc}

0800d6e6 <m2m_wifi_request_dhcp_client>:
	return hif_send(M2M_REQ_GROUP_IP, M2M_IP_REQ_STATIC_IP_CONF,
		(uint8*) pstrStaticIPConf, sizeof(tstrM2MIPConfig), NULL, 0,0);
}

sint8 m2m_wifi_request_dhcp_client(void)
{
 800d6e6:	b480      	push	{r7}
 800d6e8:	af00      	add	r7, sp, #0
	/*legacy API should be removed */
	return 0;
 800d6ea:	2300      	movs	r3, #0
}
 800d6ec:	4618      	mov	r0, r3
 800d6ee:	46bd      	mov	sp, r7
 800d6f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d6f4:	4770      	bx	lr

0800d6f6 <m2m_wifi_enable_ap>:
	sint8 ret = M2M_SUCCESS;
	ret = hif_send(M2M_REQ_GROUP_WIFI, M2M_WIFI_REQ_DISABLE_P2P, NULL, 0, NULL, 0, 0);
	return ret;
}
sint8 m2m_wifi_enable_ap(CONST tstrM2MAPConfig* pstrM2MAPConfig)
{
 800d6f6:	b580      	push	{r7, lr}
 800d6f8:	b088      	sub	sp, #32
 800d6fa:	af04      	add	r7, sp, #16
 800d6fc:	6078      	str	r0, [r7, #4]
	sint8 ret = M2M_ERR_FAIL;
 800d6fe:	23f4      	movs	r3, #244	; 0xf4
 800d700:	73fb      	strb	r3, [r7, #15]
	if(M2M_SUCCESS == m2m_validate_ap_parameters(pstrM2MAPConfig))
 800d702:	6878      	ldr	r0, [r7, #4]
 800d704:	f7ff fece 	bl	800d4a4 <m2m_validate_ap_parameters>
 800d708:	4603      	mov	r3, r0
 800d70a:	2b00      	cmp	r3, #0
 800d70c:	d10d      	bne.n	800d72a <m2m_wifi_enable_ap+0x34>
	{
		ret = hif_send(M2M_REQ_GROUP_WIFI, M2M_WIFI_REQ_ENABLE_AP, (uint8 *)pstrM2MAPConfig, sizeof(tstrM2MAPConfig), NULL, 0, 0);
 800d70e:	2300      	movs	r3, #0
 800d710:	9302      	str	r3, [sp, #8]
 800d712:	2300      	movs	r3, #0
 800d714:	9301      	str	r3, [sp, #4]
 800d716:	2300      	movs	r3, #0
 800d718:	9300      	str	r3, [sp, #0]
 800d71a:	2388      	movs	r3, #136	; 0x88
 800d71c:	687a      	ldr	r2, [r7, #4]
 800d71e:	2146      	movs	r1, #70	; 0x46
 800d720:	2001      	movs	r0, #1
 800d722:	f7ff f8c7 	bl	800c8b4 <hif_send>
 800d726:	4603      	mov	r3, r0
 800d728:	73fb      	strb	r3, [r7, #15]
	}
	return ret;
 800d72a:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800d72e:	4618      	mov	r0, r3
 800d730:	3710      	adds	r7, #16
 800d732:	46bd      	mov	sp, r7
 800d734:	bd80      	pop	{r7, pc}

0800d736 <m2m_wifi_set_tx_power>:
@sa			tenuM2mTxPwrLevel
@pre		m2m_wifi_init
@warning
*/
sint8 m2m_wifi_set_tx_power(uint8 u8TxPwrLevel)
{
 800d736:	b580      	push	{r7, lr}
 800d738:	b088      	sub	sp, #32
 800d73a:	af04      	add	r7, sp, #16
 800d73c:	4603      	mov	r3, r0
 800d73e:	71fb      	strb	r3, [r7, #7]
	sint8 ret = M2M_SUCCESS;
 800d740:	2300      	movs	r3, #0
 800d742:	73fb      	strb	r3, [r7, #15]
	tstrM2mTxPwrLevel strM2mTxPwrLevel;
	strM2mTxPwrLevel.u8TxPwrLevel = u8TxPwrLevel;
 800d744:	79fb      	ldrb	r3, [r7, #7]
 800d746:	723b      	strb	r3, [r7, #8]
	ret = hif_send(M2M_REQ_GROUP_WIFI, M2M_WIFI_REQ_SET_TX_POWER, (uint8*)&strM2mTxPwrLevel,sizeof(tstrM2mTxPwrLevel), NULL, 0, 0);
 800d748:	f107 0208 	add.w	r2, r7, #8
 800d74c:	2300      	movs	r3, #0
 800d74e:	9302      	str	r3, [sp, #8]
 800d750:	2300      	movs	r3, #0
 800d752:	9301      	str	r3, [sp, #4]
 800d754:	2300      	movs	r3, #0
 800d756:	9300      	str	r3, [sp, #0]
 800d758:	2304      	movs	r3, #4
 800d75a:	2117      	movs	r1, #23
 800d75c:	2001      	movs	r0, #1
 800d75e:	f7ff f8a9 	bl	800c8b4 <hif_send>
 800d762:	4603      	mov	r3, r0
 800d764:	73fb      	strb	r3, [r7, #15]
	return ret;
 800d766:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800d76a:	4618      	mov	r0, r3
 800d76c:	3710      	adds	r7, #16
 800d76e:	46bd      	mov	sp, r7
 800d770:	bd80      	pop	{r7, pc}

0800d772 <chip_apply_conf>:

#define TIMEOUT						(20000) // ITCO: replace (0xfffffffful)
#define WAKUP_TRAILS_TIMEOUT		(4)

sint8 chip_apply_conf(uint32 u32Conf)
{
 800d772:	b580      	push	{r7, lr}
 800d774:	b086      	sub	sp, #24
 800d776:	af00      	add	r7, sp, #0
 800d778:	6078      	str	r0, [r7, #4]
	sint8 ret = M2M_SUCCESS;
 800d77a:	2300      	movs	r3, #0
 800d77c:	75fb      	strb	r3, [r7, #23]
	uint32 val32 = u32Conf;
 800d77e:	687b      	ldr	r3, [r7, #4]
 800d780:	613b      	str	r3, [r7, #16]
#endif
#ifdef __DISABLE_FIRMWARE_LOGS__
	val32 |= rHAVE_LOGS_DISABLED_BIT;
#endif

	val32 |= rHAVE_RESERVED1_BIT;
 800d782:	693b      	ldr	r3, [r7, #16]
 800d784:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800d788:	613b      	str	r3, [r7, #16]
	do  {
		nm_write_reg(rNMI_GP_REG_1, val32);
 800d78a:	6939      	ldr	r1, [r7, #16]
 800d78c:	f44f 50a5 	mov.w	r0, #5280	; 0x14a0
 800d790:	f000 fb3e 	bl	800de10 <nm_write_reg>
		if(val32 != 0) {
 800d794:	693b      	ldr	r3, [r7, #16]
 800d796:	2b00      	cmp	r3, #0
 800d798:	d013      	beq.n	800d7c2 <chip_apply_conf+0x50>
			uint32 reg = 0;
 800d79a:	2300      	movs	r3, #0
 800d79c:	60fb      	str	r3, [r7, #12]
			ret = nm_read_reg_with_ret(rNMI_GP_REG_1, &reg);
 800d79e:	f107 030c 	add.w	r3, r7, #12
 800d7a2:	4619      	mov	r1, r3
 800d7a4:	f44f 50a5 	mov.w	r0, #5280	; 0x14a0
 800d7a8:	f000 fb24 	bl	800ddf4 <nm_read_reg_with_ret>
 800d7ac:	4603      	mov	r3, r0
 800d7ae:	75fb      	strb	r3, [r7, #23]
			if(ret == M2M_SUCCESS) {
 800d7b0:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800d7b4:	2b00      	cmp	r3, #0
 800d7b6:	d1e8      	bne.n	800d78a <chip_apply_conf+0x18>
				if(reg == val32)
 800d7b8:	68fb      	ldr	r3, [r7, #12]
 800d7ba:	693a      	ldr	r2, [r7, #16]
 800d7bc:	429a      	cmp	r2, r3
 800d7be:	d002      	beq.n	800d7c6 <chip_apply_conf+0x54>
		nm_write_reg(rNMI_GP_REG_1, val32);
 800d7c0:	e7e3      	b.n	800d78a <chip_apply_conf+0x18>
					break;
			}
		} else {
			break;
 800d7c2:	bf00      	nop
 800d7c4:	e000      	b.n	800d7c8 <chip_apply_conf+0x56>
					break;
 800d7c6:	bf00      	nop
		}
	} while(1);

	return M2M_SUCCESS;
 800d7c8:	2300      	movs	r3, #0
}
 800d7ca:	4618      	mov	r0, r3
 800d7cc:	3718      	adds	r7, #24
 800d7ce:	46bd      	mov	sp, r7
 800d7d0:	bd80      	pop	{r7, pc}

0800d7d2 <enable_interrupts>:
		nm_write_reg(WAKE_CLK_REG, reg);
	}
}

sint8 enable_interrupts(void)
{
 800d7d2:	b580      	push	{r7, lr}
 800d7d4:	b082      	sub	sp, #8
 800d7d6:	af00      	add	r7, sp, #0
	uint32 reg = 0;
 800d7d8:	2300      	movs	r3, #0
 800d7da:	603b      	str	r3, [r7, #0]
	sint8 ret = M2M_SUCCESS;
 800d7dc:	2300      	movs	r3, #0
 800d7de:	71fb      	strb	r3, [r7, #7]
	/**
	interrupt pin mux select
	**/
	ret = nm_read_reg_with_ret(NMI_PIN_MUX_0, &reg);
 800d7e0:	463b      	mov	r3, r7
 800d7e2:	4619      	mov	r1, r3
 800d7e4:	f241 4008 	movw	r0, #5128	; 0x1408
 800d7e8:	f000 fb04 	bl	800ddf4 <nm_read_reg_with_ret>
 800d7ec:	4603      	mov	r3, r0
 800d7ee:	71fb      	strb	r3, [r7, #7]
	if (M2M_SUCCESS != ret) goto ERR1;
 800d7f0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800d7f4:	2b00      	cmp	r3, #0
 800d7f6:	d12b      	bne.n	800d850 <enable_interrupts+0x7e>

	reg |= ((uint32) 1 << 8);
 800d7f8:	683b      	ldr	r3, [r7, #0]
 800d7fa:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800d7fe:	603b      	str	r3, [r7, #0]
	ret = nm_write_reg(NMI_PIN_MUX_0, reg);
 800d800:	683b      	ldr	r3, [r7, #0]
 800d802:	4619      	mov	r1, r3
 800d804:	f241 4008 	movw	r0, #5128	; 0x1408
 800d808:	f000 fb02 	bl	800de10 <nm_write_reg>
 800d80c:	4603      	mov	r3, r0
 800d80e:	71fb      	strb	r3, [r7, #7]
	if (M2M_SUCCESS != ret) goto ERR1;
 800d810:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800d814:	2b00      	cmp	r3, #0
 800d816:	d11d      	bne.n	800d854 <enable_interrupts+0x82>

	/**
	interrupt enable
	**/
	ret = nm_read_reg_with_ret(NMI_INTR_ENABLE, &reg);
 800d818:	463b      	mov	r3, r7
 800d81a:	4619      	mov	r1, r3
 800d81c:	f44f 50d0 	mov.w	r0, #6656	; 0x1a00
 800d820:	f000 fae8 	bl	800ddf4 <nm_read_reg_with_ret>
 800d824:	4603      	mov	r3, r0
 800d826:	71fb      	strb	r3, [r7, #7]
	if (M2M_SUCCESS != ret) goto ERR1;
 800d828:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800d82c:	2b00      	cmp	r3, #0
 800d82e:	d113      	bne.n	800d858 <enable_interrupts+0x86>

	reg |= ((uint32) 1 << 16);
 800d830:	683b      	ldr	r3, [r7, #0]
 800d832:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800d836:	603b      	str	r3, [r7, #0]
	ret = nm_write_reg(NMI_INTR_ENABLE, reg);
 800d838:	683b      	ldr	r3, [r7, #0]
 800d83a:	4619      	mov	r1, r3
 800d83c:	f44f 50d0 	mov.w	r0, #6656	; 0x1a00
 800d840:	f000 fae6 	bl	800de10 <nm_write_reg>
 800d844:	4603      	mov	r3, r0
 800d846:	71fb      	strb	r3, [r7, #7]
	if (M2M_SUCCESS != ret) goto ERR1;
 800d848:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800d84c:	2b00      	cmp	r3, #0
ERR1:
 800d84e:	e004      	b.n	800d85a <enable_interrupts+0x88>
	if (M2M_SUCCESS != ret) goto ERR1;
 800d850:	bf00      	nop
 800d852:	e002      	b.n	800d85a <enable_interrupts+0x88>
	if (M2M_SUCCESS != ret) goto ERR1;
 800d854:	bf00      	nop
 800d856:	e000      	b.n	800d85a <enable_interrupts+0x88>
	if (M2M_SUCCESS != ret) goto ERR1;
 800d858:	bf00      	nop
	return ret;
 800d85a:	f997 3007 	ldrsb.w	r3, [r7, #7]
}
 800d85e:	4618      	mov	r0, r3
 800d860:	3708      	adds	r7, #8
 800d862:	46bd      	mov	sp, r7
 800d864:	bd80      	pop	{r7, pc}
	...

0800d868 <nmi_get_chipid>:
	nm_bsp_sleep(1);
	return ret;
}

uint32 nmi_get_chipid(void)
{
 800d868:	b580      	push	{r7, lr}
 800d86a:	b082      	sub	sp, #8
 800d86c:	af00      	add	r7, sp, #0
	static uint32 chipid = 0;

	if (chipid == 0) {
 800d86e:	4b31      	ldr	r3, [pc, #196]	; (800d934 <nmi_get_chipid+0xcc>)
 800d870:	681b      	ldr	r3, [r3, #0]
 800d872:	2b00      	cmp	r3, #0
 800d874:	d157      	bne.n	800d926 <nmi_get_chipid+0xbe>
		uint32 rfrevid;

		if((nm_read_reg_with_ret(0x1000, &chipid)) != M2M_SUCCESS) {
 800d876:	492f      	ldr	r1, [pc, #188]	; (800d934 <nmi_get_chipid+0xcc>)
 800d878:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 800d87c:	f000 faba 	bl	800ddf4 <nm_read_reg_with_ret>
 800d880:	4603      	mov	r3, r0
 800d882:	2b00      	cmp	r3, #0
 800d884:	d004      	beq.n	800d890 <nmi_get_chipid+0x28>
			chipid = 0;
 800d886:	4b2b      	ldr	r3, [pc, #172]	; (800d934 <nmi_get_chipid+0xcc>)
 800d888:	2200      	movs	r2, #0
 800d88a:	601a      	str	r2, [r3, #0]
			return 0;
 800d88c:	2300      	movs	r3, #0
 800d88e:	e04c      	b.n	800d92a <nmi_get_chipid+0xc2>
		}
		//if((ret = nm_read_reg_with_ret(0x11fc, &revid)) != M2M_SUCCESS) {
		//	return 0;
		//}
		if((nm_read_reg_with_ret(0x13f4, &rfrevid)) != M2M_SUCCESS) {
 800d890:	1d3b      	adds	r3, r7, #4
 800d892:	4619      	mov	r1, r3
 800d894:	f241 30f4 	movw	r0, #5108	; 0x13f4
 800d898:	f000 faac 	bl	800ddf4 <nm_read_reg_with_ret>
 800d89c:	4603      	mov	r3, r0
 800d89e:	2b00      	cmp	r3, #0
 800d8a0:	d004      	beq.n	800d8ac <nmi_get_chipid+0x44>
			chipid = 0;
 800d8a2:	4b24      	ldr	r3, [pc, #144]	; (800d934 <nmi_get_chipid+0xcc>)
 800d8a4:	2200      	movs	r2, #0
 800d8a6:	601a      	str	r2, [r3, #0]
			return 0;
 800d8a8:	2300      	movs	r3, #0
 800d8aa:	e03e      	b.n	800d92a <nmi_get_chipid+0xc2>
		}

		if (chipid == 0x1002a0)  {
 800d8ac:	4b21      	ldr	r3, [pc, #132]	; (800d934 <nmi_get_chipid+0xcc>)
 800d8ae:	681b      	ldr	r3, [r3, #0]
 800d8b0:	4a21      	ldr	r2, [pc, #132]	; (800d938 <nmi_get_chipid+0xd0>)
 800d8b2:	4293      	cmp	r3, r2
 800d8b4:	d106      	bne.n	800d8c4 <nmi_get_chipid+0x5c>
			if (rfrevid == 0x1) { /* 1002A0 */
 800d8b6:	687b      	ldr	r3, [r7, #4]
 800d8b8:	2b01      	cmp	r3, #1
 800d8ba:	d028      	beq.n	800d90e <nmi_get_chipid+0xa6>
			} else /* if (rfrevid == 0x2) */ { /* 1002A1 */
				chipid = 0x1002a1;
 800d8bc:	4b1d      	ldr	r3, [pc, #116]	; (800d934 <nmi_get_chipid+0xcc>)
 800d8be:	4a1f      	ldr	r2, [pc, #124]	; (800d93c <nmi_get_chipid+0xd4>)
 800d8c0:	601a      	str	r2, [r3, #0]
 800d8c2:	e024      	b.n	800d90e <nmi_get_chipid+0xa6>
			}
		} else if(chipid == 0x1002b0) {
 800d8c4:	4b1b      	ldr	r3, [pc, #108]	; (800d934 <nmi_get_chipid+0xcc>)
 800d8c6:	681b      	ldr	r3, [r3, #0]
 800d8c8:	4a1d      	ldr	r2, [pc, #116]	; (800d940 <nmi_get_chipid+0xd8>)
 800d8ca:	4293      	cmp	r3, r2
 800d8cc:	d10d      	bne.n	800d8ea <nmi_get_chipid+0x82>
			if(rfrevid == 3) { /* 1002B0 */
 800d8ce:	687b      	ldr	r3, [r7, #4]
 800d8d0:	2b03      	cmp	r3, #3
 800d8d2:	d01c      	beq.n	800d90e <nmi_get_chipid+0xa6>
			} else if(rfrevid == 4) { /* 1002B1 */
 800d8d4:	687b      	ldr	r3, [r7, #4]
 800d8d6:	2b04      	cmp	r3, #4
 800d8d8:	d103      	bne.n	800d8e2 <nmi_get_chipid+0x7a>
				chipid = 0x1002b1;
 800d8da:	4b16      	ldr	r3, [pc, #88]	; (800d934 <nmi_get_chipid+0xcc>)
 800d8dc:	4a19      	ldr	r2, [pc, #100]	; (800d944 <nmi_get_chipid+0xdc>)
 800d8de:	601a      	str	r2, [r3, #0]
 800d8e0:	e015      	b.n	800d90e <nmi_get_chipid+0xa6>
			} else /* if(rfrevid == 5) */ { /* 1002B2 */
				chipid = 0x1002b2;
 800d8e2:	4b14      	ldr	r3, [pc, #80]	; (800d934 <nmi_get_chipid+0xcc>)
 800d8e4:	4a18      	ldr	r2, [pc, #96]	; (800d948 <nmi_get_chipid+0xe0>)
 800d8e6:	601a      	str	r2, [r3, #0]
 800d8e8:	e011      	b.n	800d90e <nmi_get_chipid+0xa6>
			}
		}else if(chipid == 0x1000F0) {
 800d8ea:	4b12      	ldr	r3, [pc, #72]	; (800d934 <nmi_get_chipid+0xcc>)
 800d8ec:	681b      	ldr	r3, [r3, #0]
 800d8ee:	4a17      	ldr	r2, [pc, #92]	; (800d94c <nmi_get_chipid+0xe4>)
 800d8f0:	4293      	cmp	r3, r2
 800d8f2:	d10c      	bne.n	800d90e <nmi_get_chipid+0xa6>
			if((nm_read_reg_with_ret(0x3B0000, &chipid)) != M2M_SUCCESS) {
 800d8f4:	490f      	ldr	r1, [pc, #60]	; (800d934 <nmi_get_chipid+0xcc>)
 800d8f6:	f44f 106c 	mov.w	r0, #3866624	; 0x3b0000
 800d8fa:	f000 fa7b 	bl	800ddf4 <nm_read_reg_with_ret>
 800d8fe:	4603      	mov	r3, r0
 800d900:	2b00      	cmp	r3, #0
 800d902:	d004      	beq.n	800d90e <nmi_get_chipid+0xa6>
			chipid = 0;
 800d904:	4b0b      	ldr	r3, [pc, #44]	; (800d934 <nmi_get_chipid+0xcc>)
 800d906:	2200      	movs	r2, #0
 800d908:	601a      	str	r2, [r3, #0]
			return 0;
 800d90a:	2300      	movs	r3, #0
 800d90c:	e00d      	b.n	800d92a <nmi_get_chipid+0xc2>
				chipid |= 0x050000;
			}
		}
#else
		/*M2M is by default have SPI flash*/
		chipid &= ~(0x0f0000);
 800d90e:	4b09      	ldr	r3, [pc, #36]	; (800d934 <nmi_get_chipid+0xcc>)
 800d910:	681b      	ldr	r3, [r3, #0]
 800d912:	f423 2370 	bic.w	r3, r3, #983040	; 0xf0000
 800d916:	4a07      	ldr	r2, [pc, #28]	; (800d934 <nmi_get_chipid+0xcc>)
 800d918:	6013      	str	r3, [r2, #0]
		chipid |= 0x050000;
 800d91a:	4b06      	ldr	r3, [pc, #24]	; (800d934 <nmi_get_chipid+0xcc>)
 800d91c:	681b      	ldr	r3, [r3, #0]
 800d91e:	f443 23a0 	orr.w	r3, r3, #327680	; 0x50000
 800d922:	4a04      	ldr	r2, [pc, #16]	; (800d934 <nmi_get_chipid+0xcc>)
 800d924:	6013      	str	r3, [r2, #0]
#endif /* PROBE_FLASH */
	}
	return chipid;
 800d926:	4b03      	ldr	r3, [pc, #12]	; (800d934 <nmi_get_chipid+0xcc>)
 800d928:	681b      	ldr	r3, [r3, #0]
}
 800d92a:	4618      	mov	r0, r3
 800d92c:	3708      	adds	r7, #8
 800d92e:	46bd      	mov	sp, r7
 800d930:	bd80      	pop	{r7, pc}
 800d932:	bf00      	nop
 800d934:	240009e0 	.word	0x240009e0
 800d938:	001002a0 	.word	0x001002a0
 800d93c:	001002a1 	.word	0x001002a1
 800d940:	001002b0 	.word	0x001002b0
 800d944:	001002b1 	.word	0x001002b1
 800d948:	001002b2 	.word	0x001002b2
 800d94c:	001000f0 	.word	0x001000f0

0800d950 <chip_sleep>:

	/* Do PLL update */
	nmi_update_pll();
}
sint8 chip_sleep(void)
{
 800d950:	b580      	push	{r7, lr}
 800d952:	b082      	sub	sp, #8
 800d954:	af00      	add	r7, sp, #0
	uint32 reg;
	sint8 ret = M2M_SUCCESS;
 800d956:	2300      	movs	r3, #0
 800d958:	71fb      	strb	r3, [r7, #7]

	while(1)
	{
		ret = nm_read_reg_with_ret(CORT_HOST_COMM,&reg);
 800d95a:	463b      	mov	r3, r7
 800d95c:	4619      	mov	r1, r3
 800d95e:	2010      	movs	r0, #16
 800d960:	f000 fa48 	bl	800ddf4 <nm_read_reg_with_ret>
 800d964:	4603      	mov	r3, r0
 800d966:	71fb      	strb	r3, [r7, #7]
		if(ret != M2M_SUCCESS) goto ERR1;
 800d968:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800d96c:	2b00      	cmp	r3, #0
 800d96e:	d144      	bne.n	800d9fa <chip_sleep+0xaa>
		if((reg & NBIT0) == 0) break;
 800d970:	683b      	ldr	r3, [r7, #0]
 800d972:	f003 0301 	and.w	r3, r3, #1
 800d976:	2b00      	cmp	r3, #0
 800d978:	d000      	beq.n	800d97c <chip_sleep+0x2c>
		ret = nm_read_reg_with_ret(CORT_HOST_COMM,&reg);
 800d97a:	e7ee      	b.n	800d95a <chip_sleep+0xa>
		if((reg & NBIT0) == 0) break;
 800d97c:	bf00      	nop
	}

	/* Clear bit 1 */
	ret = nm_read_reg_with_ret(WAKE_CLK_REG, &reg);
 800d97e:	463b      	mov	r3, r7
 800d980:	4619      	mov	r1, r3
 800d982:	2001      	movs	r0, #1
 800d984:	f000 fa36 	bl	800ddf4 <nm_read_reg_with_ret>
 800d988:	4603      	mov	r3, r0
 800d98a:	71fb      	strb	r3, [r7, #7]
	if(ret != M2M_SUCCESS)goto ERR1;
 800d98c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800d990:	2b00      	cmp	r3, #0
 800d992:	d134      	bne.n	800d9fe <chip_sleep+0xae>
	if(reg & NBIT1)
 800d994:	683b      	ldr	r3, [r7, #0]
 800d996:	f003 0302 	and.w	r3, r3, #2
 800d99a:	2b00      	cmp	r3, #0
 800d99c:	d00e      	beq.n	800d9bc <chip_sleep+0x6c>
	{
		reg &=~NBIT1;
 800d99e:	683b      	ldr	r3, [r7, #0]
 800d9a0:	f023 0302 	bic.w	r3, r3, #2
 800d9a4:	603b      	str	r3, [r7, #0]
		ret = nm_write_reg(WAKE_CLK_REG, reg);
 800d9a6:	683b      	ldr	r3, [r7, #0]
 800d9a8:	4619      	mov	r1, r3
 800d9aa:	2001      	movs	r0, #1
 800d9ac:	f000 fa30 	bl	800de10 <nm_write_reg>
 800d9b0:	4603      	mov	r3, r0
 800d9b2:	71fb      	strb	r3, [r7, #7]
		if(ret != M2M_SUCCESS)goto ERR1;
 800d9b4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800d9b8:	2b00      	cmp	r3, #0
 800d9ba:	d122      	bne.n	800da02 <chip_sleep+0xb2>
	}

	ret = nm_read_reg_with_ret(HOST_CORT_COMM, &reg);
 800d9bc:	463b      	mov	r3, r7
 800d9be:	4619      	mov	r1, r3
 800d9c0:	200b      	movs	r0, #11
 800d9c2:	f000 fa17 	bl	800ddf4 <nm_read_reg_with_ret>
 800d9c6:	4603      	mov	r3, r0
 800d9c8:	71fb      	strb	r3, [r7, #7]
	if(ret != M2M_SUCCESS)goto ERR1;
 800d9ca:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800d9ce:	2b00      	cmp	r3, #0
 800d9d0:	d119      	bne.n	800da06 <chip_sleep+0xb6>
	if(reg & NBIT0)
 800d9d2:	683b      	ldr	r3, [r7, #0]
 800d9d4:	f003 0301 	and.w	r3, r3, #1
 800d9d8:	2b00      	cmp	r3, #0
 800d9da:	d016      	beq.n	800da0a <chip_sleep+0xba>
	{
		reg &= ~NBIT0;
 800d9dc:	683b      	ldr	r3, [r7, #0]
 800d9de:	f023 0301 	bic.w	r3, r3, #1
 800d9e2:	603b      	str	r3, [r7, #0]
		ret = nm_write_reg(HOST_CORT_COMM, reg);
 800d9e4:	683b      	ldr	r3, [r7, #0]
 800d9e6:	4619      	mov	r1, r3
 800d9e8:	200b      	movs	r0, #11
 800d9ea:	f000 fa11 	bl	800de10 <nm_write_reg>
 800d9ee:	4603      	mov	r3, r0
 800d9f0:	71fb      	strb	r3, [r7, #7]
		if(ret != M2M_SUCCESS)goto ERR1;
 800d9f2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800d9f6:	2b00      	cmp	r3, #0
	}

ERR1:
 800d9f8:	e007      	b.n	800da0a <chip_sleep+0xba>
		if(ret != M2M_SUCCESS) goto ERR1;
 800d9fa:	bf00      	nop
 800d9fc:	e006      	b.n	800da0c <chip_sleep+0xbc>
	if(ret != M2M_SUCCESS)goto ERR1;
 800d9fe:	bf00      	nop
 800da00:	e004      	b.n	800da0c <chip_sleep+0xbc>
		if(ret != M2M_SUCCESS)goto ERR1;
 800da02:	bf00      	nop
 800da04:	e002      	b.n	800da0c <chip_sleep+0xbc>
	if(ret != M2M_SUCCESS)goto ERR1;
 800da06:	bf00      	nop
 800da08:	e000      	b.n	800da0c <chip_sleep+0xbc>
ERR1:
 800da0a:	bf00      	nop
	return ret;
 800da0c:	f997 3007 	ldrsb.w	r3, [r7, #7]
}
 800da10:	4618      	mov	r0, r3
 800da12:	3708      	adds	r7, #8
 800da14:	46bd      	mov	sp, r7
 800da16:	bd80      	pop	{r7, pc}

0800da18 <chip_wake>:
sint8 chip_wake(void)
{
 800da18:	b580      	push	{r7, lr}
 800da1a:	b084      	sub	sp, #16
 800da1c:	af00      	add	r7, sp, #0
	sint8 ret = M2M_SUCCESS;
 800da1e:	2300      	movs	r3, #0
 800da20:	73fb      	strb	r3, [r7, #15]
	uint32 reg = 0, clk_status_reg = 0,trials = 0;
 800da22:	2300      	movs	r3, #0
 800da24:	607b      	str	r3, [r7, #4]
 800da26:	2300      	movs	r3, #0
 800da28:	603b      	str	r3, [r7, #0]
 800da2a:	2300      	movs	r3, #0
 800da2c:	60bb      	str	r3, [r7, #8]

	ret = nm_read_reg_with_ret(HOST_CORT_COMM, &reg);
 800da2e:	1d3b      	adds	r3, r7, #4
 800da30:	4619      	mov	r1, r3
 800da32:	200b      	movs	r0, #11
 800da34:	f000 f9de 	bl	800ddf4 <nm_read_reg_with_ret>
 800da38:	4603      	mov	r3, r0
 800da3a:	73fb      	strb	r3, [r7, #15]
	if(ret != M2M_SUCCESS)goto _WAKE_EXIT;
 800da3c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800da40:	2b00      	cmp	r3, #0
 800da42:	d14e      	bne.n	800dae2 <chip_wake+0xca>

	if(!(reg & NBIT0))
 800da44:	687b      	ldr	r3, [r7, #4]
 800da46:	f003 0301 	and.w	r3, r3, #1
 800da4a:	2b00      	cmp	r3, #0
 800da4c:	d10c      	bne.n	800da68 <chip_wake+0x50>
	{
		/*USE bit 0 to indicate host wakeup*/
		ret = nm_write_reg(HOST_CORT_COMM, reg|NBIT0);
 800da4e:	687b      	ldr	r3, [r7, #4]
 800da50:	f043 0301 	orr.w	r3, r3, #1
 800da54:	4619      	mov	r1, r3
 800da56:	200b      	movs	r0, #11
 800da58:	f000 f9da 	bl	800de10 <nm_write_reg>
 800da5c:	4603      	mov	r3, r0
 800da5e:	73fb      	strb	r3, [r7, #15]
		if(ret != M2M_SUCCESS)goto _WAKE_EXIT;
 800da60:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800da64:	2b00      	cmp	r3, #0
 800da66:	d13e      	bne.n	800dae6 <chip_wake+0xce>
	}

	ret = nm_read_reg_with_ret(WAKE_CLK_REG, &reg);
 800da68:	1d3b      	adds	r3, r7, #4
 800da6a:	4619      	mov	r1, r3
 800da6c:	2001      	movs	r0, #1
 800da6e:	f000 f9c1 	bl	800ddf4 <nm_read_reg_with_ret>
 800da72:	4603      	mov	r3, r0
 800da74:	73fb      	strb	r3, [r7, #15]
	if(ret != M2M_SUCCESS)goto _WAKE_EXIT;
 800da76:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800da7a:	2b00      	cmp	r3, #0
 800da7c:	d135      	bne.n	800daea <chip_wake+0xd2>
	/* Set bit 1 */
	if(!(reg & NBIT1))
 800da7e:	687b      	ldr	r3, [r7, #4]
 800da80:	f003 0302 	and.w	r3, r3, #2
 800da84:	2b00      	cmp	r3, #0
 800da86:	d10c      	bne.n	800daa2 <chip_wake+0x8a>
	{
		ret = nm_write_reg(WAKE_CLK_REG, reg | NBIT1);
 800da88:	687b      	ldr	r3, [r7, #4]
 800da8a:	f043 0302 	orr.w	r3, r3, #2
 800da8e:	4619      	mov	r1, r3
 800da90:	2001      	movs	r0, #1
 800da92:	f000 f9bd 	bl	800de10 <nm_write_reg>
 800da96:	4603      	mov	r3, r0
 800da98:	73fb      	strb	r3, [r7, #15]
		if(ret != M2M_SUCCESS) goto _WAKE_EXIT;
 800da9a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800da9e:	2b00      	cmp	r3, #0
 800daa0:	d125      	bne.n	800daee <chip_wake+0xd6>
	}

	do
	{
		ret = nm_read_reg_with_ret(CLOCKS_EN_REG, &clk_status_reg);
 800daa2:	463b      	mov	r3, r7
 800daa4:	4619      	mov	r1, r3
 800daa6:	200f      	movs	r0, #15
 800daa8:	f000 f9a4 	bl	800ddf4 <nm_read_reg_with_ret>
 800daac:	4603      	mov	r3, r0
 800daae:	73fb      	strb	r3, [r7, #15]
		if(ret != M2M_SUCCESS) {
 800dab0:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800dab4:	2b00      	cmp	r3, #0
 800dab6:	d11c      	bne.n	800daf2 <chip_wake+0xda>
			M2M_ERR("Bus error (5).%d %lx\n",ret,clk_status_reg);
			goto _WAKE_EXIT;
		}
		if(clk_status_reg & NBIT2) {
 800dab8:	683b      	ldr	r3, [r7, #0]
 800daba:	f003 0304 	and.w	r3, r3, #4
 800dabe:	2b00      	cmp	r3, #0
 800dac0:	d10b      	bne.n	800dada <chip_wake+0xc2>
			break;
		}
		nm_bsp_sleep(2);
 800dac2:	2002      	movs	r0, #2
 800dac4:	f7fe fc44 	bl	800c350 <nm_bsp_sleep>
		trials++;
 800dac8:	68bb      	ldr	r3, [r7, #8]
 800daca:	3301      	adds	r3, #1
 800dacc:	60bb      	str	r3, [r7, #8]
		if(trials > WAKUP_TRAILS_TIMEOUT)
 800dace:	68bb      	ldr	r3, [r7, #8]
 800dad0:	2b04      	cmp	r3, #4
 800dad2:	d9e6      	bls.n	800daa2 <chip_wake+0x8a>
		{
			M2M_ERR("Failed to wakup the chip\n");
			ret = M2M_ERR_TIME_OUT;
 800dad4:	23fc      	movs	r3, #252	; 0xfc
 800dad6:	73fb      	strb	r3, [r7, #15]
			goto _WAKE_EXIT;
 800dad8:	e00c      	b.n	800daf4 <chip_wake+0xdc>
			break;
 800dada:	bf00      	nop
		}
	}while(1);

	/*workaround sometimes spi fail to read clock regs after reading/writing clockless registers*/
	nm_bus_reset();
 800dadc:	f000 f96f 	bl	800ddbe <nm_bus_reset>
 800dae0:	e008      	b.n	800daf4 <chip_wake+0xdc>
	if(ret != M2M_SUCCESS)goto _WAKE_EXIT;
 800dae2:	bf00      	nop
 800dae4:	e006      	b.n	800daf4 <chip_wake+0xdc>
		if(ret != M2M_SUCCESS)goto _WAKE_EXIT;
 800dae6:	bf00      	nop
 800dae8:	e004      	b.n	800daf4 <chip_wake+0xdc>
	if(ret != M2M_SUCCESS)goto _WAKE_EXIT;
 800daea:	bf00      	nop
 800daec:	e002      	b.n	800daf4 <chip_wake+0xdc>
		if(ret != M2M_SUCCESS) goto _WAKE_EXIT;
 800daee:	bf00      	nop
 800daf0:	e000      	b.n	800daf4 <chip_wake+0xdc>
			goto _WAKE_EXIT;
 800daf2:	bf00      	nop

_WAKE_EXIT:
	return ret;
 800daf4:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800daf8:	4618      	mov	r0, r3
 800dafa:	3710      	adds	r7, #16
 800dafc:	46bd      	mov	sp, r7
 800dafe:	bd80      	pop	{r7, pc}

0800db00 <wait_for_bootrom>:
	nm_bsp_sleep(50);
	return ret;
}

sint8 wait_for_bootrom(uint8 arg)
{
 800db00:	b580      	push	{r7, lr}
 800db02:	b088      	sub	sp, #32
 800db04:	af00      	add	r7, sp, #0
 800db06:	4603      	mov	r3, r0
 800db08:	71fb      	strb	r3, [r7, #7]
	sint8 ret = M2M_SUCCESS;
 800db0a:	2300      	movs	r3, #0
 800db0c:	77fb      	strb	r3, [r7, #31]
	uint32 reg = 0, cnt = 0;
 800db0e:	2300      	movs	r3, #0
 800db10:	61bb      	str	r3, [r7, #24]
 800db12:	2300      	movs	r3, #0
 800db14:	617b      	str	r3, [r7, #20]
	uint32 u32GpReg1 = 0;
 800db16:	2300      	movs	r3, #0
 800db18:	613b      	str	r3, [r7, #16]
	uint32 u32DriverVerInfo = M2M_MAKE_VERSION_INFO(M2M_RELEASE_VERSION_MAJOR_NO,\
 800db1a:	4b3f      	ldr	r3, [pc, #252]	; (800dc18 <wait_for_bootrom+0x118>)
 800db1c:	60fb      	str	r3, [r7, #12]
				M2M_RELEASE_VERSION_MINOR_NO, M2M_RELEASE_VERSION_PATCH_NO,\
				M2M_RELEASE_VERSION_MAJOR_NO, M2M_RELEASE_VERSION_MINOR_NO,\
				M2M_RELEASE_VERSION_PATCH_NO);


	reg = 0;
 800db1e:	2300      	movs	r3, #0
 800db20:	61bb      	str	r3, [r7, #24]
	while(1) {
		reg = nm_read_reg(0x1014);	/* wait for efuse loading done */
 800db22:	f241 0014 	movw	r0, #4116	; 0x1014
 800db26:	f000 f959 	bl	800dddc <nm_read_reg>
 800db2a:	61b8      	str	r0, [r7, #24]
		if (reg & 0x80000000) {
 800db2c:	69bb      	ldr	r3, [r7, #24]
 800db2e:	2b00      	cmp	r3, #0
 800db30:	db03      	blt.n	800db3a <wait_for_bootrom+0x3a>
			break;
		}
		nm_bsp_sleep(1); /* TODO: Why bus error if this delay is not here. */
 800db32:	2001      	movs	r0, #1
 800db34:	f7fe fc0c 	bl	800c350 <nm_bsp_sleep>
		reg = nm_read_reg(0x1014);	/* wait for efuse loading done */
 800db38:	e7f3      	b.n	800db22 <wait_for_bootrom+0x22>
			break;
 800db3a:	bf00      	nop
	}
	reg = nm_read_reg(M2M_WAIT_FOR_HOST_REG);
 800db3c:	4837      	ldr	r0, [pc, #220]	; (800dc1c <wait_for_bootrom+0x11c>)
 800db3e:	f000 f94d 	bl	800dddc <nm_read_reg>
 800db42:	61b8      	str	r0, [r7, #24]
	reg &= 0x1;
 800db44:	69bb      	ldr	r3, [r7, #24]
 800db46:	f003 0301 	and.w	r3, r3, #1
 800db4a:	61bb      	str	r3, [r7, #24]

	/* check if waiting for the host will be skipped or not */
	if(reg == 0)
 800db4c:	69bb      	ldr	r3, [r7, #24]
 800db4e:	2b00      	cmp	r3, #0
 800db50:	d119      	bne.n	800db86 <wait_for_bootrom+0x86>
	{
		reg = 0;
 800db52:	2300      	movs	r3, #0
 800db54:	61bb      	str	r3, [r7, #24]
		while(reg != M2M_FINISH_BOOT_ROM)
 800db56:	e012      	b.n	800db7e <wait_for_bootrom+0x7e>
		{
			nm_bsp_sleep(1);
 800db58:	2001      	movs	r0, #1
 800db5a:	f7fe fbf9 	bl	800c350 <nm_bsp_sleep>
			reg = nm_read_reg(BOOTROM_REG);
 800db5e:	f04f 100c 	mov.w	r0, #786444	; 0xc000c
 800db62:	f000 f93b 	bl	800dddc <nm_read_reg>
 800db66:	61b8      	str	r0, [r7, #24]

			if(++cnt > (uint32)TIMEOUT)
 800db68:	697b      	ldr	r3, [r7, #20]
 800db6a:	3301      	adds	r3, #1
 800db6c:	617b      	str	r3, [r7, #20]
 800db6e:	697b      	ldr	r3, [r7, #20]
 800db70:	f644 6220 	movw	r2, #20000	; 0x4e20
 800db74:	4293      	cmp	r3, r2
 800db76:	d902      	bls.n	800db7e <wait_for_bootrom+0x7e>
			{
				M2M_DBG("failed to load firmware from flash.\n");
				ret = M2M_ERR_INIT;
 800db78:	23fb      	movs	r3, #251	; 0xfb
 800db7a:	77fb      	strb	r3, [r7, #31]
				goto ERR2;
 800db7c:	e045      	b.n	800dc0a <wait_for_bootrom+0x10a>
		while(reg != M2M_FINISH_BOOT_ROM)
 800db7e:	69bb      	ldr	r3, [r7, #24]
 800db80:	4a27      	ldr	r2, [pc, #156]	; (800dc20 <wait_for_bootrom+0x120>)
 800db82:	4293      	cmp	r3, r2
 800db84:	d1e8      	bne.n	800db58 <wait_for_bootrom+0x58>
			}
		}
	}

	if(M2M_WIFI_MODE_ATE_HIGH == arg) {
 800db86:	79fb      	ldrb	r3, [r7, #7]
 800db88:	2b02      	cmp	r3, #2
 800db8a:	d10a      	bne.n	800dba2 <wait_for_bootrom+0xa2>
		nm_write_reg(NMI_REV_REG, M2M_ATE_FW_START_VALUE);
 800db8c:	4925      	ldr	r1, [pc, #148]	; (800dc24 <wait_for_bootrom+0x124>)
 800db8e:	4826      	ldr	r0, [pc, #152]	; (800dc28 <wait_for_bootrom+0x128>)
 800db90:	f000 f93e 	bl	800de10 <nm_write_reg>
		nm_write_reg(NMI_STATE_REG, NBIT20);
 800db94:	f44f 1180 	mov.w	r1, #1048576	; 0x100000
 800db98:	f241 008c 	movw	r0, #4236	; 0x108c
 800db9c:	f000 f938 	bl	800de10 <nm_write_reg>
 800dba0:	e01c      	b.n	800dbdc <wait_for_bootrom+0xdc>
	}else if(M2M_WIFI_MODE_ATE_LOW == arg) {
 800dba2:	79fb      	ldrb	r3, [r7, #7]
 800dba4:	2b03      	cmp	r3, #3
 800dba6:	d109      	bne.n	800dbbc <wait_for_bootrom+0xbc>
		nm_write_reg(NMI_REV_REG, M2M_ATE_FW_START_VALUE);
 800dba8:	491e      	ldr	r1, [pc, #120]	; (800dc24 <wait_for_bootrom+0x124>)
 800dbaa:	481f      	ldr	r0, [pc, #124]	; (800dc28 <wait_for_bootrom+0x128>)
 800dbac:	f000 f930 	bl	800de10 <nm_write_reg>
		nm_write_reg(NMI_STATE_REG, 0);
 800dbb0:	2100      	movs	r1, #0
 800dbb2:	f241 008c 	movw	r0, #4236	; 0x108c
 800dbb6:	f000 f92b 	bl	800de10 <nm_write_reg>
 800dbba:	e00f      	b.n	800dbdc <wait_for_bootrom+0xdc>
	}else if(M2M_WIFI_MODE_ETHERNET == arg){
 800dbbc:	79fb      	ldrb	r3, [r7, #7]
 800dbbe:	2b04      	cmp	r3, #4
 800dbc0:	d107      	bne.n	800dbd2 <wait_for_bootrom+0xd2>
		u32GpReg1 = rHAVE_ETHERNET_MODE_BIT;
 800dbc2:	2380      	movs	r3, #128	; 0x80
 800dbc4:	613b      	str	r3, [r7, #16]
		nm_write_reg(NMI_STATE_REG, u32DriverVerInfo);
 800dbc6:	68f9      	ldr	r1, [r7, #12]
 800dbc8:	f241 008c 	movw	r0, #4236	; 0x108c
 800dbcc:	f000 f920 	bl	800de10 <nm_write_reg>
 800dbd0:	e004      	b.n	800dbdc <wait_for_bootrom+0xdc>
	} else {
		/*bypass this step*/
		nm_write_reg(NMI_STATE_REG, u32DriverVerInfo);
 800dbd2:	68f9      	ldr	r1, [r7, #12]
 800dbd4:	f241 008c 	movw	r0, #4236	; 0x108c
 800dbd8:	f000 f91a 	bl	800de10 <nm_write_reg>
	}

	if(REV(nmi_get_chipid()) >= REV_3A0){
 800dbdc:	f7ff fe44 	bl	800d868 <nmi_get_chipid>
 800dbe0:	4603      	mov	r3, r0
 800dbe2:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800dbe6:	f5b3 7f68 	cmp.w	r3, #928	; 0x3a0
 800dbea:	d306      	bcc.n	800dbfa <wait_for_bootrom+0xfa>
		chip_apply_conf(u32GpReg1 | rHAVE_USE_PMU_BIT);
 800dbec:	693b      	ldr	r3, [r7, #16]
 800dbee:	f043 0302 	orr.w	r3, r3, #2
 800dbf2:	4618      	mov	r0, r3
 800dbf4:	f7ff fdbd 	bl	800d772 <chip_apply_conf>
 800dbf8:	e002      	b.n	800dc00 <wait_for_bootrom+0x100>
	} else {
		chip_apply_conf(u32GpReg1);
 800dbfa:	6938      	ldr	r0, [r7, #16]
 800dbfc:	f7ff fdb9 	bl	800d772 <chip_apply_conf>
	}
	M2M_INFO("DriverVerInfo: 0x%08lx\n",u32DriverVerInfo);

	nm_write_reg(BOOTROM_REG,M2M_START_FIRMWARE);
 800dc00:	490a      	ldr	r1, [pc, #40]	; (800dc2c <wait_for_bootrom+0x12c>)
 800dc02:	f04f 100c 	mov.w	r0, #786444	; 0xc000c
 800dc06:	f000 f903 	bl	800de10 <nm_write_reg>
#ifdef __ROM_TEST__
	rom_test();
#endif /* __ROM_TEST__ */

ERR2:
	return ret;
 800dc0a:	f997 301f 	ldrsb.w	r3, [r7, #31]
}
 800dc0e:	4618      	mov	r0, r3
 800dc10:	3720      	adds	r7, #32
 800dc12:	46bd      	mov	sp, r7
 800dc14:	bd80      	pop	{r7, pc}
 800dc16:	bf00      	nop
 800dc18:	13541354 	.word	0x13541354
 800dc1c:	000207bc 	.word	0x000207bc
 800dc20:	10add09e 	.word	0x10add09e
 800dc24:	3c1cd57d 	.word	0x3c1cd57d
 800dc28:	000207ac 	.word	0x000207ac
 800dc2c:	ef522f61 	.word	0xef522f61

0800dc30 <wait_for_firmware_start>:

sint8 wait_for_firmware_start(uint8 arg)
{
 800dc30:	b580      	push	{r7, lr}
 800dc32:	b088      	sub	sp, #32
 800dc34:	af00      	add	r7, sp, #0
 800dc36:	4603      	mov	r3, r0
 800dc38:	71fb      	strb	r3, [r7, #7]
	sint8 ret = M2M_SUCCESS;
 800dc3a:	2300      	movs	r3, #0
 800dc3c:	77fb      	strb	r3, [r7, #31]
	uint32 reg = 0, cnt = 0;
 800dc3e:	2300      	movs	r3, #0
 800dc40:	61bb      	str	r3, [r7, #24]
 800dc42:	2300      	movs	r3, #0
 800dc44:	617b      	str	r3, [r7, #20]
	uint32 u32Timeout = TIMEOUT;
 800dc46:	f644 6320 	movw	r3, #20000	; 0x4e20
 800dc4a:	613b      	str	r3, [r7, #16]
	volatile uint32 regAddress = NMI_STATE_REG;
 800dc4c:	f241 038c 	movw	r3, #4236	; 0x108c
 800dc50:	60fb      	str	r3, [r7, #12]
	volatile uint32 checkValue = M2M_FINISH_INIT_STATE;
 800dc52:	4b1a      	ldr	r3, [pc, #104]	; (800dcbc <wait_for_firmware_start+0x8c>)
 800dc54:	60bb      	str	r3, [r7, #8]

	if((M2M_WIFI_MODE_ATE_HIGH == arg)||(M2M_WIFI_MODE_ATE_LOW == arg)) {
 800dc56:	79fb      	ldrb	r3, [r7, #7]
 800dc58:	2b02      	cmp	r3, #2
 800dc5a:	d002      	beq.n	800dc62 <wait_for_firmware_start+0x32>
 800dc5c:	79fb      	ldrb	r3, [r7, #7]
 800dc5e:	2b03      	cmp	r3, #3
 800dc60:	d116      	bne.n	800dc90 <wait_for_firmware_start+0x60>
		regAddress = NMI_REV_REG;
 800dc62:	4b17      	ldr	r3, [pc, #92]	; (800dcc0 <wait_for_firmware_start+0x90>)
 800dc64:	60fb      	str	r3, [r7, #12]
		checkValue = M2M_ATE_FW_IS_UP_VALUE;
 800dc66:	4b17      	ldr	r3, [pc, #92]	; (800dcc4 <wait_for_firmware_start+0x94>)
 800dc68:	60bb      	str	r3, [r7, #8]
	} else {
		/*bypass this step*/
	}


	while (checkValue != reg)
 800dc6a:	e011      	b.n	800dc90 <wait_for_firmware_start+0x60>
	{
		nm_bsp_sleep(2); /* TODO: Why bus error if this delay is not here. */
 800dc6c:	2002      	movs	r0, #2
 800dc6e:	f7fe fb6f 	bl	800c350 <nm_bsp_sleep>
		M2M_DBG("%x %x %x\n",(unsigned int)nm_read_reg(0x108c),(unsigned int)nm_read_reg(0x108c),(unsigned int)nm_read_reg(0x14A0));
		reg = nm_read_reg(regAddress);
 800dc72:	68fb      	ldr	r3, [r7, #12]
 800dc74:	4618      	mov	r0, r3
 800dc76:	f000 f8b1 	bl	800dddc <nm_read_reg>
 800dc7a:	61b8      	str	r0, [r7, #24]
		if(++cnt >= u32Timeout)
 800dc7c:	697b      	ldr	r3, [r7, #20]
 800dc7e:	3301      	adds	r3, #1
 800dc80:	617b      	str	r3, [r7, #20]
 800dc82:	697a      	ldr	r2, [r7, #20]
 800dc84:	693b      	ldr	r3, [r7, #16]
 800dc86:	429a      	cmp	r2, r3
 800dc88:	d302      	bcc.n	800dc90 <wait_for_firmware_start+0x60>
		{
			M2M_DBG("Time out for wait firmware Run\n");
			ret = M2M_ERR_INIT;
 800dc8a:	23fb      	movs	r3, #251	; 0xfb
 800dc8c:	77fb      	strb	r3, [r7, #31]
			goto ERR;
 800dc8e:	e00e      	b.n	800dcae <wait_for_firmware_start+0x7e>
	while (checkValue != reg)
 800dc90:	68bb      	ldr	r3, [r7, #8]
 800dc92:	69ba      	ldr	r2, [r7, #24]
 800dc94:	429a      	cmp	r2, r3
 800dc96:	d1e9      	bne.n	800dc6c <wait_for_firmware_start+0x3c>
		}
	}
	if(M2M_FINISH_INIT_STATE == checkValue)
 800dc98:	68bb      	ldr	r3, [r7, #8]
 800dc9a:	4a08      	ldr	r2, [pc, #32]	; (800dcbc <wait_for_firmware_start+0x8c>)
 800dc9c:	4293      	cmp	r3, r2
 800dc9e:	d105      	bne.n	800dcac <wait_for_firmware_start+0x7c>
	{
		nm_write_reg(NMI_STATE_REG, 0);
 800dca0:	2100      	movs	r1, #0
 800dca2:	f241 008c 	movw	r0, #4236	; 0x108c
 800dca6:	f000 f8b3 	bl	800de10 <nm_write_reg>
 800dcaa:	e000      	b.n	800dcae <wait_for_firmware_start+0x7e>
	}
ERR:
 800dcac:	bf00      	nop
	return ret;
 800dcae:	f997 301f 	ldrsb.w	r3, [r7, #31]
}
 800dcb2:	4618      	mov	r0, r3
 800dcb4:	3720      	adds	r7, #32
 800dcb6:	46bd      	mov	sp, r7
 800dcb8:	bd80      	pop	{r7, pc}
 800dcba:	bf00      	nop
 800dcbc:	02532636 	.word	0x02532636
 800dcc0:	000207ac 	.word	0x000207ac
 800dcc4:	d75dc1c3 	.word	0xd75dc1c3

0800dcc8 <chip_deinit>:

sint8 chip_deinit(void)
{
 800dcc8:	b580      	push	{r7, lr}
 800dcca:	b082      	sub	sp, #8
 800dccc:	af00      	add	r7, sp, #0
	uint32 reg = 0;
 800dcce:	2300      	movs	r3, #0
 800dcd0:	603b      	str	r3, [r7, #0]
	sint8 ret;

	/**
	stop the firmware, need a re-download
	**/
	ret = nm_read_reg_with_ret(NMI_GLB_RESET_0, &reg);
 800dcd2:	463b      	mov	r3, r7
 800dcd4:	4619      	mov	r1, r3
 800dcd6:	f44f 50a0 	mov.w	r0, #5120	; 0x1400
 800dcda:	f000 f88b 	bl	800ddf4 <nm_read_reg_with_ret>
 800dcde:	4603      	mov	r3, r0
 800dce0:	71fb      	strb	r3, [r7, #7]
	if (ret != M2M_SUCCESS) {
 800dce2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800dce6:	2b00      	cmp	r3, #0
 800dce8:	d10f      	bne.n	800dd0a <chip_deinit+0x42>
		M2M_ERR("failed to de-initialize\n");
		goto ERR1;
	}
	reg &= ~(1 << 10);
 800dcea:	683b      	ldr	r3, [r7, #0]
 800dcec:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800dcf0:	603b      	str	r3, [r7, #0]
	ret = nm_write_reg(NMI_GLB_RESET_0, reg);
 800dcf2:	683b      	ldr	r3, [r7, #0]
 800dcf4:	4619      	mov	r1, r3
 800dcf6:	f44f 50a0 	mov.w	r0, #5120	; 0x1400
 800dcfa:	f000 f889 	bl	800de10 <nm_write_reg>
 800dcfe:	4603      	mov	r3, r0
 800dd00:	71fb      	strb	r3, [r7, #7]
	if (ret != M2M_SUCCESS) {
 800dd02:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800dd06:	2b00      	cmp	r3, #0
		M2M_ERR("failed to de-initialize\n");
		goto ERR1;
	}

ERR1:
 800dd08:	e000      	b.n	800dd0c <chip_deinit+0x44>
		goto ERR1;
 800dd0a:	bf00      	nop
	return ret;
 800dd0c:	f997 3007 	ldrsb.w	r3, [r7, #7]
}
 800dd10:	4618      	mov	r0, r3
 800dd12:	3708      	adds	r7, #8
 800dd14:	46bd      	mov	sp, r7
 800dd16:	bd80      	pop	{r7, pc}

0800dd18 <pullup_ctrl>:
_EXIT:
	return ret;
}

sint8 pullup_ctrl(uint32 pinmask, uint8 enable)
{
 800dd18:	b580      	push	{r7, lr}
 800dd1a:	b084      	sub	sp, #16
 800dd1c:	af00      	add	r7, sp, #0
 800dd1e:	6078      	str	r0, [r7, #4]
 800dd20:	460b      	mov	r3, r1
 800dd22:	70fb      	strb	r3, [r7, #3]
	sint8 s8Ret;
	uint32 val32;
	s8Ret = nm_read_reg_with_ret(0x142c, &val32);
 800dd24:	f107 0308 	add.w	r3, r7, #8
 800dd28:	4619      	mov	r1, r3
 800dd2a:	f241 402c 	movw	r0, #5164	; 0x142c
 800dd2e:	f000 f861 	bl	800ddf4 <nm_read_reg_with_ret>
 800dd32:	4603      	mov	r3, r0
 800dd34:	73fb      	strb	r3, [r7, #15]
	if(s8Ret != M2M_SUCCESS) {
 800dd36:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800dd3a:	2b00      	cmp	r3, #0
 800dd3c:	d118      	bne.n	800dd70 <pullup_ctrl+0x58>
		M2M_ERR("[pullup_ctrl]: failed to read\n");
		goto _EXIT;
	}
	if(enable) {
 800dd3e:	78fb      	ldrb	r3, [r7, #3]
 800dd40:	2b00      	cmp	r3, #0
 800dd42:	d005      	beq.n	800dd50 <pullup_ctrl+0x38>
		val32 &= ~pinmask;
 800dd44:	687b      	ldr	r3, [r7, #4]
 800dd46:	43da      	mvns	r2, r3
 800dd48:	68bb      	ldr	r3, [r7, #8]
 800dd4a:	4013      	ands	r3, r2
 800dd4c:	60bb      	str	r3, [r7, #8]
 800dd4e:	e003      	b.n	800dd58 <pullup_ctrl+0x40>
		} else {
		val32 |= pinmask;
 800dd50:	68ba      	ldr	r2, [r7, #8]
 800dd52:	687b      	ldr	r3, [r7, #4]
 800dd54:	4313      	orrs	r3, r2
 800dd56:	60bb      	str	r3, [r7, #8]
	}
	s8Ret = nm_write_reg(0x142c, val32);
 800dd58:	68bb      	ldr	r3, [r7, #8]
 800dd5a:	4619      	mov	r1, r3
 800dd5c:	f241 402c 	movw	r0, #5164	; 0x142c
 800dd60:	f000 f856 	bl	800de10 <nm_write_reg>
 800dd64:	4603      	mov	r3, r0
 800dd66:	73fb      	strb	r3, [r7, #15]
	if(s8Ret  != M2M_SUCCESS) {
 800dd68:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800dd6c:	2b00      	cmp	r3, #0
		M2M_ERR("[pullup_ctrl]: failed to write\n");
		goto _EXIT;
	}
_EXIT:
 800dd6e:	e000      	b.n	800dd72 <pullup_ctrl+0x5a>
		goto _EXIT;
 800dd70:	bf00      	nop
	return s8Ret;
 800dd72:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800dd76:	4618      	mov	r0, r3
 800dd78:	3710      	adds	r7, #16
 800dd7a:	46bd      	mov	sp, r7
 800dd7c:	bd80      	pop	{r7, pc}

0800dd7e <nm_bus_iface_init>:
*	@author	M. Abdelmawla
*	@date	11 July 2012
*	@version	1.0
*/
sint8 nm_bus_iface_init(void *pvInitVal)
{
 800dd7e:	b580      	push	{r7, lr}
 800dd80:	b084      	sub	sp, #16
 800dd82:	af00      	add	r7, sp, #0
 800dd84:	6078      	str	r0, [r7, #4]
	sint8 ret = M2M_SUCCESS;
 800dd86:	2300      	movs	r3, #0
 800dd88:	73fb      	strb	r3, [r7, #15]
	ret = nm_bus_init(pvInitVal);
 800dd8a:	6878      	ldr	r0, [r7, #4]
 800dd8c:	f7fe fbea 	bl	800c564 <nm_bus_init>
 800dd90:	4603      	mov	r3, r0
 800dd92:	73fb      	strb	r3, [r7, #15]
	return ret;
 800dd94:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800dd98:	4618      	mov	r0, r3
 800dd9a:	3710      	adds	r7, #16
 800dd9c:	46bd      	mov	sp, r7
 800dd9e:	bd80      	pop	{r7, pc}

0800dda0 <nm_bus_iface_deinit>:
*	@author	Samer Sarhan
*	@date	07 April 2014
*	@version	1.0
*/
sint8 nm_bus_iface_deinit(void)
{
 800dda0:	b580      	push	{r7, lr}
 800dda2:	b082      	sub	sp, #8
 800dda4:	af00      	add	r7, sp, #0
	sint8 ret = M2M_SUCCESS;
 800dda6:	2300      	movs	r3, #0
 800dda8:	71fb      	strb	r3, [r7, #7]
	ret = nm_bus_deinit();
 800ddaa:	f7fe fc49 	bl	800c640 <nm_bus_deinit>
 800ddae:	4603      	mov	r3, r0
 800ddb0:	71fb      	strb	r3, [r7, #7]

	return ret;
 800ddb2:	f997 3007 	ldrsb.w	r3, [r7, #7]
}
 800ddb6:	4618      	mov	r0, r3
 800ddb8:	3708      	adds	r7, #8
 800ddba:	46bd      	mov	sp, r7
 800ddbc:	bd80      	pop	{r7, pc}

0800ddbe <nm_bus_reset>:
*	@brief	reset bus interface
*	@return	M2M_SUCCESS in case of success and M2M_ERR_BUS_FAIL in case of failure
*	@version	1.0
*/
sint8 nm_bus_reset(void)
{
 800ddbe:	b580      	push	{r7, lr}
 800ddc0:	b082      	sub	sp, #8
 800ddc2:	af00      	add	r7, sp, #0
	sint8 ret = M2M_SUCCESS;
 800ddc4:	2300      	movs	r3, #0
 800ddc6:	71fb      	strb	r3, [r7, #7]
#ifdef CONF_WINC_USE_UART
#elif defined (CONF_WINC_USE_SPI)
    ret = nm_spi_reset();
 800ddc8:	f000 fea8 	bl	800eb1c <nm_spi_reset>
 800ddcc:	4603      	mov	r3, r0
 800ddce:	71fb      	strb	r3, [r7, #7]
	return ret;
 800ddd0:	f997 3007 	ldrsb.w	r3, [r7, #7]
#elif defined (CONF_WINC_USE_I2C)
#else
#error "Plesae define bus usage"
	return ret;
#endif
}
 800ddd4:	4618      	mov	r0, r3
 800ddd6:	3708      	adds	r7, #8
 800ddd8:	46bd      	mov	sp, r7
 800ddda:	bd80      	pop	{r7, pc}

0800dddc <nm_read_reg>:
*	@author	M. Abdelmawla
*	@date	11 July 2012
*	@version	1.0
*/
uint32 nm_read_reg(uint32 u32Addr)
{
 800dddc:	b580      	push	{r7, lr}
 800ddde:	b082      	sub	sp, #8
 800dde0:	af00      	add	r7, sp, #0
 800dde2:	6078      	str	r0, [r7, #4]
#ifdef CONF_WINC_USE_UART
	return nm_uart_read_reg(u32Addr);
#elif defined (CONF_WINC_USE_SPI)
	return nm_spi_read_reg(u32Addr);
 800dde4:	6878      	ldr	r0, [r7, #4]
 800dde6:	f000 ff09 	bl	800ebfc <nm_spi_read_reg>
 800ddea:	4603      	mov	r3, r0
	return nm_i2c_read_reg(u32Addr);
#else
#error "Plesae define bus usage"
#endif

}
 800ddec:	4618      	mov	r0, r3
 800ddee:	3708      	adds	r7, #8
 800ddf0:	46bd      	mov	sp, r7
 800ddf2:	bd80      	pop	{r7, pc}

0800ddf4 <nm_read_reg_with_ret>:
*	@author	M. Abdelmawla
*	@date	11 July 2012
*	@version	1.0
*/
sint8 nm_read_reg_with_ret(uint32 u32Addr, uint32* pu32RetVal)
{
 800ddf4:	b580      	push	{r7, lr}
 800ddf6:	b082      	sub	sp, #8
 800ddf8:	af00      	add	r7, sp, #0
 800ddfa:	6078      	str	r0, [r7, #4]
 800ddfc:	6039      	str	r1, [r7, #0]
#ifdef CONF_WINC_USE_UART
	return nm_uart_read_reg_with_ret(u32Addr,pu32RetVal);
#elif defined (CONF_WINC_USE_SPI)
	return nm_spi_read_reg_with_ret(u32Addr,pu32RetVal);
 800ddfe:	6839      	ldr	r1, [r7, #0]
 800de00:	6878      	ldr	r0, [r7, #4]
 800de02:	f000 ff0a 	bl	800ec1a <nm_spi_read_reg_with_ret>
 800de06:	4603      	mov	r3, r0
#elif defined (CONF_WINC_USE_I2C)
	return nm_i2c_read_reg_with_ret(u32Addr,pu32RetVal);
#else
#error "Plesae define bus usage"
#endif
}
 800de08:	4618      	mov	r0, r3
 800de0a:	3708      	adds	r7, #8
 800de0c:	46bd      	mov	sp, r7
 800de0e:	bd80      	pop	{r7, pc}

0800de10 <nm_write_reg>:
*	@author	M. Abdelmawla
*	@date	11 July 2012
*	@version	1.0
*/
sint8 nm_write_reg(uint32 u32Addr, uint32 u32Val)
{
 800de10:	b580      	push	{r7, lr}
 800de12:	b082      	sub	sp, #8
 800de14:	af00      	add	r7, sp, #0
 800de16:	6078      	str	r0, [r7, #4]
 800de18:	6039      	str	r1, [r7, #0]
#ifdef CONF_WINC_USE_UART
	return nm_uart_write_reg(u32Addr,u32Val);
#elif defined (CONF_WINC_USE_SPI)
	return nm_spi_write_reg(u32Addr,u32Val);
 800de1a:	6839      	ldr	r1, [r7, #0]
 800de1c:	6878      	ldr	r0, [r7, #4]
 800de1e:	f000 ff16 	bl	800ec4e <nm_spi_write_reg>
 800de22:	4603      	mov	r3, r0
#elif defined (CONF_WINC_USE_I2C)
	return nm_i2c_write_reg(u32Addr,u32Val);
#else
#error "Plesae define bus usage"
#endif
}
 800de24:	4618      	mov	r0, r3
 800de26:	3708      	adds	r7, #8
 800de28:	46bd      	mov	sp, r7
 800de2a:	bd80      	pop	{r7, pc}

0800de2c <p_nm_read_block>:

static sint8 p_nm_read_block(uint32 u32Addr, uint8 *puBuf, uint16 u16Sz)
{
 800de2c:	b580      	push	{r7, lr}
 800de2e:	b084      	sub	sp, #16
 800de30:	af00      	add	r7, sp, #0
 800de32:	60f8      	str	r0, [r7, #12]
 800de34:	60b9      	str	r1, [r7, #8]
 800de36:	4613      	mov	r3, r2
 800de38:	80fb      	strh	r3, [r7, #6]
#ifdef CONF_WINC_USE_UART
	return nm_uart_read_block(u32Addr,puBuf,u16Sz);
#elif defined (CONF_WINC_USE_SPI)
	return nm_spi_read_block(u32Addr,puBuf,u16Sz);
 800de3a:	88fb      	ldrh	r3, [r7, #6]
 800de3c:	461a      	mov	r2, r3
 800de3e:	68b9      	ldr	r1, [r7, #8]
 800de40:	68f8      	ldr	r0, [r7, #12]
 800de42:	f000 ff1e 	bl	800ec82 <nm_spi_read_block>
 800de46:	4603      	mov	r3, r0
	return nm_i2c_read_block(u32Addr,puBuf,u16Sz);
#else
#error "Plesae define bus usage"
#endif

}
 800de48:	4618      	mov	r0, r3
 800de4a:	3710      	adds	r7, #16
 800de4c:	46bd      	mov	sp, r7
 800de4e:	bd80      	pop	{r7, pc}

0800de50 <nm_read_block>:
*	@author	M. Abdelmawla
*	@date	11 July 2012
*	@version	1.0
*/
sint8 nm_read_block(uint32 u32Addr, uint8 *puBuf, uint32 u32Sz)
{
 800de50:	b580      	push	{r7, lr}
 800de52:	b086      	sub	sp, #24
 800de54:	af00      	add	r7, sp, #0
 800de56:	60f8      	str	r0, [r7, #12]
 800de58:	60b9      	str	r1, [r7, #8]
 800de5a:	607a      	str	r2, [r7, #4]
	uint16 u16MaxTrxSz = egstrNmBusCapabilities.u16MaxTrxSz - MAX_TRX_CFG_SZ;
 800de5c:	4b20      	ldr	r3, [pc, #128]	; (800dee0 <nm_read_block+0x90>)
 800de5e:	881b      	ldrh	r3, [r3, #0]
 800de60:	3b08      	subs	r3, #8
 800de62:	823b      	strh	r3, [r7, #16]
	uint32 off = 0;
 800de64:	2300      	movs	r3, #0
 800de66:	617b      	str	r3, [r7, #20]
	sint8 s8Ret = M2M_SUCCESS;
 800de68:	2300      	movs	r3, #0
 800de6a:	74fb      	strb	r3, [r7, #19]

	for(;;)
	{
		if(u32Sz <= u16MaxTrxSz)
 800de6c:	8a3b      	ldrh	r3, [r7, #16]
 800de6e:	687a      	ldr	r2, [r7, #4]
 800de70:	429a      	cmp	r2, r3
 800de72:	d80f      	bhi.n	800de94 <nm_read_block+0x44>
		{
			s8Ret += p_nm_read_block(u32Addr, &puBuf[off], (uint16)u32Sz);
 800de74:	68ba      	ldr	r2, [r7, #8]
 800de76:	697b      	ldr	r3, [r7, #20]
 800de78:	4413      	add	r3, r2
 800de7a:	687a      	ldr	r2, [r7, #4]
 800de7c:	b292      	uxth	r2, r2
 800de7e:	4619      	mov	r1, r3
 800de80:	68f8      	ldr	r0, [r7, #12]
 800de82:	f7ff ffd3 	bl	800de2c <p_nm_read_block>
 800de86:	4603      	mov	r3, r0
 800de88:	b2da      	uxtb	r2, r3
 800de8a:	7cfb      	ldrb	r3, [r7, #19]
 800de8c:	4413      	add	r3, r2
 800de8e:	b2db      	uxtb	r3, r3
 800de90:	74fb      	strb	r3, [r7, #19]
			break;
 800de92:	e01f      	b.n	800ded4 <nm_read_block+0x84>
		}
		else
		{
			s8Ret += p_nm_read_block(u32Addr, &puBuf[off], u16MaxTrxSz);
 800de94:	68ba      	ldr	r2, [r7, #8]
 800de96:	697b      	ldr	r3, [r7, #20]
 800de98:	4413      	add	r3, r2
 800de9a:	8a3a      	ldrh	r2, [r7, #16]
 800de9c:	4619      	mov	r1, r3
 800de9e:	68f8      	ldr	r0, [r7, #12]
 800dea0:	f7ff ffc4 	bl	800de2c <p_nm_read_block>
 800dea4:	4603      	mov	r3, r0
 800dea6:	b2da      	uxtb	r2, r3
 800dea8:	7cfb      	ldrb	r3, [r7, #19]
 800deaa:	4413      	add	r3, r2
 800deac:	b2db      	uxtb	r3, r3
 800deae:	74fb      	strb	r3, [r7, #19]
			if(M2M_SUCCESS != s8Ret) break;
 800deb0:	f997 3013 	ldrsb.w	r3, [r7, #19]
 800deb4:	2b00      	cmp	r3, #0
 800deb6:	d10c      	bne.n	800ded2 <nm_read_block+0x82>
			u32Sz -= u16MaxTrxSz;
 800deb8:	8a3b      	ldrh	r3, [r7, #16]
 800deba:	687a      	ldr	r2, [r7, #4]
 800debc:	1ad3      	subs	r3, r2, r3
 800debe:	607b      	str	r3, [r7, #4]
			off += u16MaxTrxSz;
 800dec0:	8a3b      	ldrh	r3, [r7, #16]
 800dec2:	697a      	ldr	r2, [r7, #20]
 800dec4:	4413      	add	r3, r2
 800dec6:	617b      	str	r3, [r7, #20]
			u32Addr += u16MaxTrxSz;
 800dec8:	8a3b      	ldrh	r3, [r7, #16]
 800deca:	68fa      	ldr	r2, [r7, #12]
 800decc:	4413      	add	r3, r2
 800dece:	60fb      	str	r3, [r7, #12]
		if(u32Sz <= u16MaxTrxSz)
 800ded0:	e7cc      	b.n	800de6c <nm_read_block+0x1c>
			if(M2M_SUCCESS != s8Ret) break;
 800ded2:	bf00      	nop
		}
	}

	return s8Ret;
 800ded4:	f997 3013 	ldrsb.w	r3, [r7, #19]
}
 800ded8:	4618      	mov	r0, r3
 800deda:	3718      	adds	r7, #24
 800dedc:	46bd      	mov	sp, r7
 800dede:	bd80      	pop	{r7, pc}
 800dee0:	2400041c 	.word	0x2400041c

0800dee4 <p_nm_write_block>:

static sint8 p_nm_write_block(uint32 u32Addr, uint8 *puBuf, uint16 u16Sz)
{
 800dee4:	b580      	push	{r7, lr}
 800dee6:	b084      	sub	sp, #16
 800dee8:	af00      	add	r7, sp, #0
 800deea:	60f8      	str	r0, [r7, #12]
 800deec:	60b9      	str	r1, [r7, #8]
 800deee:	4613      	mov	r3, r2
 800def0:	80fb      	strh	r3, [r7, #6]
#ifdef CONF_WINC_USE_UART
	return nm_uart_write_block(u32Addr,puBuf,u16Sz);
#elif defined (CONF_WINC_USE_SPI)
	return nm_spi_write_block(u32Addr,puBuf,u16Sz);
 800def2:	88fb      	ldrh	r3, [r7, #6]
 800def4:	461a      	mov	r2, r3
 800def6:	68b9      	ldr	r1, [r7, #8]
 800def8:	68f8      	ldr	r0, [r7, #12]
 800defa:	f000 fee0 	bl	800ecbe <nm_spi_write_block>
 800defe:	4603      	mov	r3, r0
	return nm_i2c_write_block(u32Addr,puBuf,u16Sz);
#else
#error "Plesae define bus usage"
#endif

}
 800df00:	4618      	mov	r0, r3
 800df02:	3710      	adds	r7, #16
 800df04:	46bd      	mov	sp, r7
 800df06:	bd80      	pop	{r7, pc}

0800df08 <nm_write_block>:
*	@author	M. Abdelmawla
*	@date	11 July 2012
*	@version	1.0
*/
sint8 nm_write_block(uint32 u32Addr, uint8 *puBuf, uint32 u32Sz)
{
 800df08:	b580      	push	{r7, lr}
 800df0a:	b086      	sub	sp, #24
 800df0c:	af00      	add	r7, sp, #0
 800df0e:	60f8      	str	r0, [r7, #12]
 800df10:	60b9      	str	r1, [r7, #8]
 800df12:	607a      	str	r2, [r7, #4]
	uint16 u16MaxTrxSz = egstrNmBusCapabilities.u16MaxTrxSz - MAX_TRX_CFG_SZ;
 800df14:	4b20      	ldr	r3, [pc, #128]	; (800df98 <nm_write_block+0x90>)
 800df16:	881b      	ldrh	r3, [r3, #0]
 800df18:	3b08      	subs	r3, #8
 800df1a:	823b      	strh	r3, [r7, #16]
	uint32 off = 0;
 800df1c:	2300      	movs	r3, #0
 800df1e:	617b      	str	r3, [r7, #20]
	sint8 s8Ret = M2M_SUCCESS;
 800df20:	2300      	movs	r3, #0
 800df22:	74fb      	strb	r3, [r7, #19]

	for(;;)
	{
		if(u32Sz <= u16MaxTrxSz)
 800df24:	8a3b      	ldrh	r3, [r7, #16]
 800df26:	687a      	ldr	r2, [r7, #4]
 800df28:	429a      	cmp	r2, r3
 800df2a:	d80f      	bhi.n	800df4c <nm_write_block+0x44>
		{
			s8Ret += p_nm_write_block(u32Addr, &puBuf[off], (uint16)u32Sz);
 800df2c:	68ba      	ldr	r2, [r7, #8]
 800df2e:	697b      	ldr	r3, [r7, #20]
 800df30:	4413      	add	r3, r2
 800df32:	687a      	ldr	r2, [r7, #4]
 800df34:	b292      	uxth	r2, r2
 800df36:	4619      	mov	r1, r3
 800df38:	68f8      	ldr	r0, [r7, #12]
 800df3a:	f7ff ffd3 	bl	800dee4 <p_nm_write_block>
 800df3e:	4603      	mov	r3, r0
 800df40:	b2da      	uxtb	r2, r3
 800df42:	7cfb      	ldrb	r3, [r7, #19]
 800df44:	4413      	add	r3, r2
 800df46:	b2db      	uxtb	r3, r3
 800df48:	74fb      	strb	r3, [r7, #19]
			break;
 800df4a:	e01f      	b.n	800df8c <nm_write_block+0x84>
		}
		else
		{
			s8Ret += p_nm_write_block(u32Addr, &puBuf[off], u16MaxTrxSz);
 800df4c:	68ba      	ldr	r2, [r7, #8]
 800df4e:	697b      	ldr	r3, [r7, #20]
 800df50:	4413      	add	r3, r2
 800df52:	8a3a      	ldrh	r2, [r7, #16]
 800df54:	4619      	mov	r1, r3
 800df56:	68f8      	ldr	r0, [r7, #12]
 800df58:	f7ff ffc4 	bl	800dee4 <p_nm_write_block>
 800df5c:	4603      	mov	r3, r0
 800df5e:	b2da      	uxtb	r2, r3
 800df60:	7cfb      	ldrb	r3, [r7, #19]
 800df62:	4413      	add	r3, r2
 800df64:	b2db      	uxtb	r3, r3
 800df66:	74fb      	strb	r3, [r7, #19]
			if(M2M_SUCCESS != s8Ret) break;
 800df68:	f997 3013 	ldrsb.w	r3, [r7, #19]
 800df6c:	2b00      	cmp	r3, #0
 800df6e:	d10c      	bne.n	800df8a <nm_write_block+0x82>
			u32Sz -= u16MaxTrxSz;
 800df70:	8a3b      	ldrh	r3, [r7, #16]
 800df72:	687a      	ldr	r2, [r7, #4]
 800df74:	1ad3      	subs	r3, r2, r3
 800df76:	607b      	str	r3, [r7, #4]
			off += u16MaxTrxSz;
 800df78:	8a3b      	ldrh	r3, [r7, #16]
 800df7a:	697a      	ldr	r2, [r7, #20]
 800df7c:	4413      	add	r3, r2
 800df7e:	617b      	str	r3, [r7, #20]
			u32Addr += u16MaxTrxSz;
 800df80:	8a3b      	ldrh	r3, [r7, #16]
 800df82:	68fa      	ldr	r2, [r7, #12]
 800df84:	4413      	add	r3, r2
 800df86:	60fb      	str	r3, [r7, #12]
		if(u32Sz <= u16MaxTrxSz)
 800df88:	e7cc      	b.n	800df24 <nm_write_block+0x1c>
			if(M2M_SUCCESS != s8Ret) break;
 800df8a:	bf00      	nop
		}
	}

	return s8Ret;
 800df8c:	f997 3013 	ldrsb.w	r3, [r7, #19]
}
 800df90:	4618      	mov	r0, r3
 800df92:	3718      	adds	r7, #24
 800df94:	46bd      	mov	sp, r7
 800df96:	bd80      	pop	{r7, pc}
 800df98:	2400041c 	.word	0x2400041c

0800df9c <nm_get_firmware_full_info>:
*	@param [out]	M2mRev
*			    pointer holds address of structure "tstrM2mRev" that contains the firmware version parameters
*	@version	1.0
*/
sint8 nm_get_firmware_full_info(tstrM2mRev* pstrRev)
{
 800df9c:	b580      	push	{r7, lr}
 800df9e:	b088      	sub	sp, #32
 800dfa0:	af00      	add	r7, sp, #0
 800dfa2:	6078      	str	r0, [r7, #4]
	uint16  curr_drv_ver, min_req_drv_ver,curr_firm_ver;
	uint32	reg = 0;
 800dfa4:	2300      	movs	r3, #0
 800dfa6:	617b      	str	r3, [r7, #20]
	sint8	ret = M2M_SUCCESS;
 800dfa8:	2300      	movs	r3, #0
 800dfaa:	77fb      	strb	r3, [r7, #31]
	tstrGpRegs strgp = {0};
 800dfac:	f107 030c 	add.w	r3, r7, #12
 800dfb0:	2200      	movs	r2, #0
 800dfb2:	601a      	str	r2, [r3, #0]
 800dfb4:	605a      	str	r2, [r3, #4]
	if (pstrRev != NULL)
 800dfb6:	687b      	ldr	r3, [r7, #4]
 800dfb8:	2b00      	cmp	r3, #0
 800dfba:	f000 8086 	beq.w	800e0ca <nm_get_firmware_full_info+0x12e>
	{
		m2m_memset((uint8*)pstrRev,0,sizeof(tstrM2mRev));
 800dfbe:	2228      	movs	r2, #40	; 0x28
 800dfc0:	2100      	movs	r1, #0
 800dfc2:	6878      	ldr	r0, [r7, #4]
 800dfc4:	f7fe fb64 	bl	800c690 <m2m_memset>
		ret = nm_read_reg_with_ret(rNMI_GP_REG_2, &reg);
 800dfc8:	f107 0314 	add.w	r3, r7, #20
 800dfcc:	4619      	mov	r1, r3
 800dfce:	4842      	ldr	r0, [pc, #264]	; (800e0d8 <nm_get_firmware_full_info+0x13c>)
 800dfd0:	f7ff ff10 	bl	800ddf4 <nm_read_reg_with_ret>
 800dfd4:	4603      	mov	r3, r0
 800dfd6:	77fb      	strb	r3, [r7, #31]
		if(ret == M2M_SUCCESS)
 800dfd8:	f997 301f 	ldrsb.w	r3, [r7, #31]
 800dfdc:	2b00      	cmp	r3, #0
 800dfde:	d174      	bne.n	800e0ca <nm_get_firmware_full_info+0x12e>
		{
			if(reg != 0)
 800dfe0:	697b      	ldr	r3, [r7, #20]
 800dfe2:	2b00      	cmp	r3, #0
 800dfe4:	d06e      	beq.n	800e0c4 <nm_get_firmware_full_info+0x128>
			{
				ret = nm_read_block(reg|0x30000,(uint8*)&strgp,sizeof(tstrGpRegs));
 800dfe6:	697b      	ldr	r3, [r7, #20]
 800dfe8:	f443 3340 	orr.w	r3, r3, #196608	; 0x30000
 800dfec:	f107 010c 	add.w	r1, r7, #12
 800dff0:	2208      	movs	r2, #8
 800dff2:	4618      	mov	r0, r3
 800dff4:	f7ff ff2c 	bl	800de50 <nm_read_block>
 800dff8:	4603      	mov	r3, r0
 800dffa:	77fb      	strb	r3, [r7, #31]
				if(ret == M2M_SUCCESS)
 800dffc:	f997 301f 	ldrsb.w	r3, [r7, #31]
 800e000:	2b00      	cmp	r3, #0
 800e002:	d163      	bne.n	800e0cc <nm_get_firmware_full_info+0x130>
				{
					reg = strgp.u32Firmware_Ota_rev;
 800e004:	693b      	ldr	r3, [r7, #16]
 800e006:	617b      	str	r3, [r7, #20]
					reg &= 0x0000ffff;
 800e008:	697b      	ldr	r3, [r7, #20]
 800e00a:	b29b      	uxth	r3, r3
 800e00c:	617b      	str	r3, [r7, #20]
					if(reg != 0)
 800e00e:	697b      	ldr	r3, [r7, #20]
 800e010:	2b00      	cmp	r3, #0
 800e012:	d054      	beq.n	800e0be <nm_get_firmware_full_info+0x122>
					{
						ret = nm_read_block(reg|0x30000,(uint8*)pstrRev,sizeof(tstrM2mRev));
 800e014:	697b      	ldr	r3, [r7, #20]
 800e016:	f443 3340 	orr.w	r3, r3, #196608	; 0x30000
 800e01a:	2228      	movs	r2, #40	; 0x28
 800e01c:	6879      	ldr	r1, [r7, #4]
 800e01e:	4618      	mov	r0, r3
 800e020:	f7ff ff16 	bl	800de50 <nm_read_block>
 800e024:	4603      	mov	r3, r0
 800e026:	77fb      	strb	r3, [r7, #31]
						if(ret == M2M_SUCCESS)
 800e028:	f997 301f 	ldrsb.w	r3, [r7, #31]
 800e02c:	2b00      	cmp	r3, #0
 800e02e:	d14d      	bne.n	800e0cc <nm_get_firmware_full_info+0x130>
						{
							curr_firm_ver   = M2M_MAKE_VERSION(pstrRev->u8FirmwareMajor, pstrRev->u8FirmwareMinor,pstrRev->u8FirmwarePatch);
 800e030:	687b      	ldr	r3, [r7, #4]
 800e032:	791b      	ldrb	r3, [r3, #4]
 800e034:	021b      	lsls	r3, r3, #8
 800e036:	b21a      	sxth	r2, r3
 800e038:	687b      	ldr	r3, [r7, #4]
 800e03a:	795b      	ldrb	r3, [r3, #5]
 800e03c:	011b      	lsls	r3, r3, #4
 800e03e:	b21b      	sxth	r3, r3
 800e040:	b2db      	uxtb	r3, r3
 800e042:	b21b      	sxth	r3, r3
 800e044:	4313      	orrs	r3, r2
 800e046:	b21a      	sxth	r2, r3
 800e048:	687b      	ldr	r3, [r7, #4]
 800e04a:	799b      	ldrb	r3, [r3, #6]
 800e04c:	b21b      	sxth	r3, r3
 800e04e:	f003 030f 	and.w	r3, r3, #15
 800e052:	b21b      	sxth	r3, r3
 800e054:	4313      	orrs	r3, r2
 800e056:	b21b      	sxth	r3, r3
 800e058:	83bb      	strh	r3, [r7, #28]
							curr_drv_ver    = M2M_MAKE_VERSION(M2M_RELEASE_VERSION_MAJOR_NO, M2M_RELEASE_VERSION_MINOR_NO, M2M_RELEASE_VERSION_PATCH_NO);
 800e05a:	f241 3354 	movw	r3, #4948	; 0x1354
 800e05e:	837b      	strh	r3, [r7, #26]
							min_req_drv_ver = M2M_MAKE_VERSION(pstrRev->u8DriverMajor, pstrRev->u8DriverMinor,pstrRev->u8DriverPatch);
 800e060:	687b      	ldr	r3, [r7, #4]
 800e062:	79db      	ldrb	r3, [r3, #7]
 800e064:	021b      	lsls	r3, r3, #8
 800e066:	b21a      	sxth	r2, r3
 800e068:	687b      	ldr	r3, [r7, #4]
 800e06a:	7a1b      	ldrb	r3, [r3, #8]
 800e06c:	011b      	lsls	r3, r3, #4
 800e06e:	b21b      	sxth	r3, r3
 800e070:	b2db      	uxtb	r3, r3
 800e072:	b21b      	sxth	r3, r3
 800e074:	4313      	orrs	r3, r2
 800e076:	b21a      	sxth	r2, r3
 800e078:	687b      	ldr	r3, [r7, #4]
 800e07a:	7a5b      	ldrb	r3, [r3, #9]
 800e07c:	b21b      	sxth	r3, r3
 800e07e:	f003 030f 	and.w	r3, r3, #15
 800e082:	b21b      	sxth	r3, r3
 800e084:	4313      	orrs	r3, r2
 800e086:	b21b      	sxth	r3, r3
 800e088:	833b      	strh	r3, [r7, #24]
							if((curr_firm_ver == 0)||(min_req_drv_ver == 0)||(min_req_drv_ver == 0)){
 800e08a:	8bbb      	ldrh	r3, [r7, #28]
 800e08c:	2b00      	cmp	r3, #0
 800e08e:	d005      	beq.n	800e09c <nm_get_firmware_full_info+0x100>
 800e090:	8b3b      	ldrh	r3, [r7, #24]
 800e092:	2b00      	cmp	r3, #0
 800e094:	d002      	beq.n	800e09c <nm_get_firmware_full_info+0x100>
 800e096:	8b3b      	ldrh	r3, [r7, #24]
 800e098:	2b00      	cmp	r3, #0
 800e09a:	d102      	bne.n	800e0a2 <nm_get_firmware_full_info+0x106>
								ret = M2M_ERR_FAIL;
 800e09c:	23f4      	movs	r3, #244	; 0xf4
 800e09e:	77fb      	strb	r3, [r7, #31]
								goto EXIT;
 800e0a0:	e014      	b.n	800e0cc <nm_get_firmware_full_info+0x130>
							}
							if(curr_drv_ver <  min_req_drv_ver) {
 800e0a2:	8b7a      	ldrh	r2, [r7, #26]
 800e0a4:	8b3b      	ldrh	r3, [r7, #24]
 800e0a6:	429a      	cmp	r2, r3
 800e0a8:	d202      	bcs.n	800e0b0 <nm_get_firmware_full_info+0x114>
								/*The current driver version should be larger or equal
								than the min driver that the current firmware support  */
								ret = M2M_ERR_FW_VER_MISMATCH;
 800e0aa:	23f3      	movs	r3, #243	; 0xf3
 800e0ac:	77fb      	strb	r3, [r7, #31]
								goto EXIT;
 800e0ae:	e00d      	b.n	800e0cc <nm_get_firmware_full_info+0x130>
							}
							if(curr_drv_ver >  curr_firm_ver) {
 800e0b0:	8b7a      	ldrh	r2, [r7, #26]
 800e0b2:	8bbb      	ldrh	r3, [r7, #28]
 800e0b4:	429a      	cmp	r2, r3
 800e0b6:	d909      	bls.n	800e0cc <nm_get_firmware_full_info+0x130>
								/*The current driver should be equal or less than the firmware version*/
								ret = M2M_ERR_FW_VER_MISMATCH;
 800e0b8:	23f3      	movs	r3, #243	; 0xf3
 800e0ba:	77fb      	strb	r3, [r7, #31]
								goto EXIT;
 800e0bc:	e006      	b.n	800e0cc <nm_get_firmware_full_info+0x130>
							}
						}
					}else {
						ret = M2M_ERR_FAIL;
 800e0be:	23f4      	movs	r3, #244	; 0xf4
 800e0c0:	77fb      	strb	r3, [r7, #31]
 800e0c2:	e003      	b.n	800e0cc <nm_get_firmware_full_info+0x130>
					}
				}
			}else{
				ret = M2M_ERR_FAIL;
 800e0c4:	23f4      	movs	r3, #244	; 0xf4
 800e0c6:	77fb      	strb	r3, [r7, #31]
 800e0c8:	e000      	b.n	800e0cc <nm_get_firmware_full_info+0x130>
			}
		}
	}
EXIT:
 800e0ca:	bf00      	nop
	return ret;
 800e0cc:	f997 301f 	ldrsb.w	r3, [r7, #31]
}
 800e0d0:	4618      	mov	r0, r3
 800e0d2:	3720      	adds	r7, #32
 800e0d4:	46bd      	mov	sp, r7
 800e0d6:	bd80      	pop	{r7, pc}
 800e0d8:	000c0008 	.word	0x000c0008

0800e0dc <nm_drv_init>:
*	@author	M. Abdelmawla
*	@date	15 July 2012
*	@version	1.0
*/
sint8 nm_drv_init(void * arg)
{
 800e0dc:	b580      	push	{r7, lr}
 800e0de:	b084      	sub	sp, #16
 800e0e0:	af00      	add	r7, sp, #0
 800e0e2:	6078      	str	r0, [r7, #4]
	sint8 ret = M2M_SUCCESS;
 800e0e4:	2300      	movs	r3, #0
 800e0e6:	73fb      	strb	r3, [r7, #15]
	uint8 u8Mode;

	if(NULL != arg) {
 800e0e8:	687b      	ldr	r3, [r7, #4]
 800e0ea:	2b00      	cmp	r3, #0
 800e0ec:	d00b      	beq.n	800e106 <nm_drv_init+0x2a>
		u8Mode = *((uint8 *)arg);
 800e0ee:	687b      	ldr	r3, [r7, #4]
 800e0f0:	781b      	ldrb	r3, [r3, #0]
 800e0f2:	73bb      	strb	r3, [r7, #14]
		if((u8Mode < M2M_WIFI_MODE_NORMAL)||(u8Mode >= M2M_WIFI_MODE_MAX)) {
 800e0f4:	7bbb      	ldrb	r3, [r7, #14]
 800e0f6:	2b00      	cmp	r3, #0
 800e0f8:	d002      	beq.n	800e100 <nm_drv_init+0x24>
 800e0fa:	7bbb      	ldrb	r3, [r7, #14]
 800e0fc:	2b04      	cmp	r3, #4
 800e0fe:	d904      	bls.n	800e10a <nm_drv_init+0x2e>
			u8Mode = M2M_WIFI_MODE_NORMAL;
 800e100:	2301      	movs	r3, #1
 800e102:	73bb      	strb	r3, [r7, #14]
 800e104:	e001      	b.n	800e10a <nm_drv_init+0x2e>
		}
	} else {
		u8Mode = M2M_WIFI_MODE_NORMAL;
 800e106:	2301      	movs	r3, #1
 800e108:	73bb      	strb	r3, [r7, #14]
	}

	ret = nm_bus_iface_init(NULL);
 800e10a:	2000      	movs	r0, #0
 800e10c:	f7ff fe37 	bl	800dd7e <nm_bus_iface_init>
 800e110:	4603      	mov	r3, r0
 800e112:	73fb      	strb	r3, [r7, #15]
	if (M2M_SUCCESS != ret) {
 800e114:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800e118:	2b00      	cmp	r3, #0
 800e11a:	d135      	bne.n	800e188 <nm_drv_init+0xac>
	ret = chip_reset();
	if (M2M_SUCCESS != ret) {
		goto ERR2;
	}
#endif
	printf("Chip ID %lx\n", nmi_get_chipid());
 800e11c:	f7ff fba4 	bl	800d868 <nmi_get_chipid>
 800e120:	4603      	mov	r3, r0
 800e122:	4619      	mov	r1, r3
 800e124:	481d      	ldr	r0, [pc, #116]	; (800e19c <nm_drv_init+0xc0>)
 800e126:	f001 fcb1 	bl	800fa8c <iprintf>
#ifdef CONF_WINC_USE_SPI
	/* Must do this after global reset to set SPI data packet size. */
	nm_spi_init();
 800e12a:	f000 fd09 	bl	800eb40 <nm_spi_init>
#endif
	ret = wait_for_bootrom(u8Mode);
 800e12e:	7bbb      	ldrb	r3, [r7, #14]
 800e130:	4618      	mov	r0, r3
 800e132:	f7ff fce5 	bl	800db00 <wait_for_bootrom>
 800e136:	4603      	mov	r3, r0
 800e138:	73fb      	strb	r3, [r7, #15]
	if (M2M_SUCCESS != ret) {
 800e13a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800e13e:	2b00      	cmp	r3, #0
 800e140:	d11a      	bne.n	800e178 <nm_drv_init+0x9c>
		goto ERR2;
	}

	ret = wait_for_firmware_start(u8Mode);
 800e142:	7bbb      	ldrb	r3, [r7, #14]
 800e144:	4618      	mov	r0, r3
 800e146:	f7ff fd73 	bl	800dc30 <wait_for_firmware_start>
 800e14a:	4603      	mov	r3, r0
 800e14c:	73fb      	strb	r3, [r7, #15]
	if (M2M_SUCCESS != ret) {
 800e14e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800e152:	2b00      	cmp	r3, #0
 800e154:	d112      	bne.n	800e17c <nm_drv_init+0xa0>
		goto ERR2;
	}

	if((M2M_WIFI_MODE_ATE_HIGH == u8Mode)||(M2M_WIFI_MODE_ATE_LOW == u8Mode)) {
 800e156:	7bbb      	ldrb	r3, [r7, #14]
 800e158:	2b02      	cmp	r3, #2
 800e15a:	d017      	beq.n	800e18c <nm_drv_init+0xb0>
 800e15c:	7bbb      	ldrb	r3, [r7, #14]
 800e15e:	2b03      	cmp	r3, #3
 800e160:	d014      	beq.n	800e18c <nm_drv_init+0xb0>
		goto ERR1;
	} else {
		/*continue running*/
	}

	ret = enable_interrupts();
 800e162:	f7ff fb36 	bl	800d7d2 <enable_interrupts>
 800e166:	4603      	mov	r3, r0
 800e168:	73fb      	strb	r3, [r7, #15]
	if (M2M_SUCCESS != ret) {
 800e16a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800e16e:	2b00      	cmp	r3, #0
 800e170:	d106      	bne.n	800e180 <nm_drv_init+0xa4>
		M2M_ERR("failed to enable interrupts..\n");
		goto ERR2;
	}
	return ret;
 800e172:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800e176:	e00c      	b.n	800e192 <nm_drv_init+0xb6>
		goto ERR2;
 800e178:	bf00      	nop
 800e17a:	e002      	b.n	800e182 <nm_drv_init+0xa6>
		goto ERR2;
 800e17c:	bf00      	nop
 800e17e:	e000      	b.n	800e182 <nm_drv_init+0xa6>
		goto ERR2;
 800e180:	bf00      	nop
ERR2:
	nm_bus_iface_deinit();
 800e182:	f7ff fe0d 	bl	800dda0 <nm_bus_iface_deinit>
 800e186:	e002      	b.n	800e18e <nm_drv_init+0xb2>
		goto ERR1;
 800e188:	bf00      	nop
 800e18a:	e000      	b.n	800e18e <nm_drv_init+0xb2>
ERR1:
 800e18c:	bf00      	nop
	return ret;
 800e18e:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800e192:	4618      	mov	r0, r3
 800e194:	3710      	adds	r7, #16
 800e196:	46bd      	mov	sp, r7
 800e198:	bd80      	pop	{r7, pc}
 800e19a:	bf00      	nop
 800e19c:	080110c0 	.word	0x080110c0

0800e1a0 <nm_drv_deinit>:
*	@author	M. Abdelmawla
*	@date	17 July 2012
*	@version	1.0
*/
sint8 nm_drv_deinit(void * arg)
{
 800e1a0:	b580      	push	{r7, lr}
 800e1a2:	b084      	sub	sp, #16
 800e1a4:	af00      	add	r7, sp, #0
 800e1a6:	6078      	str	r0, [r7, #4]
	sint8 ret;

	ret = chip_deinit();
 800e1a8:	f7ff fd8e 	bl	800dcc8 <chip_deinit>
 800e1ac:	4603      	mov	r3, r0
 800e1ae:	73fb      	strb	r3, [r7, #15]
	if (M2M_SUCCESS != ret) {
 800e1b0:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800e1b4:	2b00      	cmp	r3, #0
 800e1b6:	d113      	bne.n	800e1e0 <nm_drv_deinit+0x40>
		M2M_ERR("[nmi stop]: chip_deinit fail\n");
		goto ERR1;
	}

	/* Disable SPI flash to save power when the chip is off */
	ret = spi_flash_enable(0);
 800e1b8:	2000      	movs	r0, #0
 800e1ba:	f001 fbe7 	bl	800f98c <spi_flash_enable>
 800e1be:	4603      	mov	r3, r0
 800e1c0:	73fb      	strb	r3, [r7, #15]
	if (M2M_SUCCESS != ret) {
 800e1c2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800e1c6:	2b00      	cmp	r3, #0
 800e1c8:	d10c      	bne.n	800e1e4 <nm_drv_deinit+0x44>
		M2M_ERR("[nmi stop]: SPI flash disable fail\n");
		goto ERR1;
	}

	ret = nm_bus_iface_deinit();
 800e1ca:	f7ff fde9 	bl	800dda0 <nm_bus_iface_deinit>
 800e1ce:	4603      	mov	r3, r0
 800e1d0:	73fb      	strb	r3, [r7, #15]
	if (M2M_SUCCESS != ret) {
 800e1d2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800e1d6:	2b00      	cmp	r3, #0
 800e1d8:	d106      	bne.n	800e1e8 <nm_drv_deinit+0x48>
		M2M_ERR("[nmi stop]: fail init bus\n");
		goto ERR1;
	}
#ifdef CONF_WINC_USE_SPI
	/* Must do this after global reset to set SPI data packet size. */
	nm_spi_deinit();
 800e1da:	f000 fd01 	bl	800ebe0 <nm_spi_deinit>
 800e1de:	e004      	b.n	800e1ea <nm_drv_deinit+0x4a>
		goto ERR1;
 800e1e0:	bf00      	nop
 800e1e2:	e002      	b.n	800e1ea <nm_drv_deinit+0x4a>
		goto ERR1;
 800e1e4:	bf00      	nop
 800e1e6:	e000      	b.n	800e1ea <nm_drv_deinit+0x4a>
		goto ERR1;
 800e1e8:	bf00      	nop
#endif

ERR1:
	return ret;
 800e1ea:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800e1ee:	4618      	mov	r0, r3
 800e1f0:	3710      	adds	r7, #16
 800e1f2:	46bd      	mov	sp, r7
 800e1f4:	bd80      	pop	{r7, pc}

0800e1f6 <nmi_spi_read>:
#define DATA_PKT_SZ				DATA_PKT_SZ_8K

static uint8 	gu8Crc_off	=   0;

static sint8 nmi_spi_read(uint8* b, uint16 sz)
{
 800e1f6:	b580      	push	{r7, lr}
 800e1f8:	b086      	sub	sp, #24
 800e1fa:	af00      	add	r7, sp, #0
 800e1fc:	6078      	str	r0, [r7, #4]
 800e1fe:	460b      	mov	r3, r1
 800e200:	807b      	strh	r3, [r7, #2]
	tstrNmSpiRw spi;
	spi.pu8InBuf = NULL;
 800e202:	2300      	movs	r3, #0
 800e204:	60fb      	str	r3, [r7, #12]
	spi.pu8OutBuf = b;
 800e206:	687b      	ldr	r3, [r7, #4]
 800e208:	613b      	str	r3, [r7, #16]
	spi.u16Sz = sz;
 800e20a:	887b      	ldrh	r3, [r7, #2]
 800e20c:	82bb      	strh	r3, [r7, #20]
	return nm_bus_ioctl(NM_BUS_IOCTL_RW, &spi);
 800e20e:	f107 030c 	add.w	r3, r7, #12
 800e212:	4619      	mov	r1, r3
 800e214:	2003      	movs	r0, #3
 800e216:	f7fe f9f1 	bl	800c5fc <nm_bus_ioctl>
 800e21a:	4603      	mov	r3, r0
}
 800e21c:	4618      	mov	r0, r3
 800e21e:	3718      	adds	r7, #24
 800e220:	46bd      	mov	sp, r7
 800e222:	bd80      	pop	{r7, pc}

0800e224 <nmi_spi_write>:

static sint8 nmi_spi_write(uint8* b, uint16 sz)
{
 800e224:	b580      	push	{r7, lr}
 800e226:	b086      	sub	sp, #24
 800e228:	af00      	add	r7, sp, #0
 800e22a:	6078      	str	r0, [r7, #4]
 800e22c:	460b      	mov	r3, r1
 800e22e:	807b      	strh	r3, [r7, #2]
	tstrNmSpiRw spi;
	spi.pu8InBuf = b;
 800e230:	687b      	ldr	r3, [r7, #4]
 800e232:	60fb      	str	r3, [r7, #12]
	spi.pu8OutBuf = NULL;
 800e234:	2300      	movs	r3, #0
 800e236:	613b      	str	r3, [r7, #16]
	spi.u16Sz = sz;
 800e238:	887b      	ldrh	r3, [r7, #2]
 800e23a:	82bb      	strh	r3, [r7, #20]
	return nm_bus_ioctl(NM_BUS_IOCTL_RW, &spi);
 800e23c:	f107 030c 	add.w	r3, r7, #12
 800e240:	4619      	mov	r1, r3
 800e242:	2003      	movs	r0, #3
 800e244:	f7fe f9da 	bl	800c5fc <nm_bus_ioctl>
 800e248:	4603      	mov	r3, r0
}
 800e24a:	4618      	mov	r0, r3
 800e24c:	3718      	adds	r7, #24
 800e24e:	46bd      	mov	sp, r7
 800e250:	bd80      	pop	{r7, pc}
	...

0800e254 <crc7_byte>:
	0x46, 0x4f, 0x54, 0x5d, 0x62, 0x6b, 0x70, 0x79
};


static uint8 crc7_byte(uint8 crc, uint8 data)
{
 800e254:	b480      	push	{r7}
 800e256:	b083      	sub	sp, #12
 800e258:	af00      	add	r7, sp, #0
 800e25a:	4603      	mov	r3, r0
 800e25c:	460a      	mov	r2, r1
 800e25e:	71fb      	strb	r3, [r7, #7]
 800e260:	4613      	mov	r3, r2
 800e262:	71bb      	strb	r3, [r7, #6]
	return crc7_syndrome_table[(crc << 1) ^ data];
 800e264:	79fb      	ldrb	r3, [r7, #7]
 800e266:	005a      	lsls	r2, r3, #1
 800e268:	79bb      	ldrb	r3, [r7, #6]
 800e26a:	4053      	eors	r3, r2
 800e26c:	4a03      	ldr	r2, [pc, #12]	; (800e27c <crc7_byte+0x28>)
 800e26e:	5cd3      	ldrb	r3, [r2, r3]
}
 800e270:	4618      	mov	r0, r3
 800e272:	370c      	adds	r7, #12
 800e274:	46bd      	mov	sp, r7
 800e276:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e27a:	4770      	bx	lr
 800e27c:	08011348 	.word	0x08011348

0800e280 <crc7>:

static uint8 crc7(uint8 crc, const uint8 *buffer, uint32 len)
{
 800e280:	b580      	push	{r7, lr}
 800e282:	b084      	sub	sp, #16
 800e284:	af00      	add	r7, sp, #0
 800e286:	4603      	mov	r3, r0
 800e288:	60b9      	str	r1, [r7, #8]
 800e28a:	607a      	str	r2, [r7, #4]
 800e28c:	73fb      	strb	r3, [r7, #15]
	while (len--)
 800e28e:	e00a      	b.n	800e2a6 <crc7+0x26>
		crc = crc7_byte(crc, *buffer++);
 800e290:	68bb      	ldr	r3, [r7, #8]
 800e292:	1c5a      	adds	r2, r3, #1
 800e294:	60ba      	str	r2, [r7, #8]
 800e296:	781a      	ldrb	r2, [r3, #0]
 800e298:	7bfb      	ldrb	r3, [r7, #15]
 800e29a:	4611      	mov	r1, r2
 800e29c:	4618      	mov	r0, r3
 800e29e:	f7ff ffd9 	bl	800e254 <crc7_byte>
 800e2a2:	4603      	mov	r3, r0
 800e2a4:	73fb      	strb	r3, [r7, #15]
	while (len--)
 800e2a6:	687b      	ldr	r3, [r7, #4]
 800e2a8:	1e5a      	subs	r2, r3, #1
 800e2aa:	607a      	str	r2, [r7, #4]
 800e2ac:	2b00      	cmp	r3, #0
 800e2ae:	d1ef      	bne.n	800e290 <crc7+0x10>
	return crc;
 800e2b0:	7bfb      	ldrb	r3, [r7, #15]
}
 800e2b2:	4618      	mov	r0, r3
 800e2b4:	3710      	adds	r7, #16
 800e2b6:	46bd      	mov	sp, r7
 800e2b8:	bd80      	pop	{r7, pc}
	...

0800e2bc <spi_cmd>:
#define DATA_PKT_SZ_4K			(4 * 1024)
#define DATA_PKT_SZ_8K			(8 * 1024)
#define DATA_PKT_SZ				DATA_PKT_SZ_8K

static sint8 spi_cmd(uint8 cmd, uint32 adr, uint32 u32data, uint32 sz,uint8 clockless)
{
 800e2bc:	b580      	push	{r7, lr}
 800e2be:	b088      	sub	sp, #32
 800e2c0:	af00      	add	r7, sp, #0
 800e2c2:	60b9      	str	r1, [r7, #8]
 800e2c4:	607a      	str	r2, [r7, #4]
 800e2c6:	603b      	str	r3, [r7, #0]
 800e2c8:	4603      	mov	r3, r0
 800e2ca:	73fb      	strb	r3, [r7, #15]
	uint8 bc[9];
	uint8 len = 5;
 800e2cc:	2305      	movs	r3, #5
 800e2ce:	77fb      	strb	r3, [r7, #31]
	sint8 result = N_OK;
 800e2d0:	2301      	movs	r3, #1
 800e2d2:	77bb      	strb	r3, [r7, #30]

	bc[0] = cmd;
 800e2d4:	7bfb      	ldrb	r3, [r7, #15]
 800e2d6:	753b      	strb	r3, [r7, #20]
	switch (cmd) {
 800e2d8:	7bfb      	ldrb	r3, [r7, #15]
 800e2da:	3bc1      	subs	r3, #193	; 0xc1
 800e2dc:	2b0e      	cmp	r3, #14
 800e2de:	f200 80cc 	bhi.w	800e47a <spi_cmd+0x1be>
 800e2e2:	a201      	add	r2, pc, #4	; (adr r2, 800e2e8 <spi_cmd+0x2c>)
 800e2e4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e2e8:	0800e3a1 	.word	0x0800e3a1
 800e2ec:	0800e3a1 	.word	0x0800e3a1
 800e2f0:	0800e3fd 	.word	0x0800e3fd
 800e2f4:	0800e341 	.word	0x0800e341
 800e2f8:	0800e36b 	.word	0x0800e36b
 800e2fc:	0800e37d 	.word	0x0800e37d
 800e300:	0800e3cb 	.word	0x0800e3cb
 800e304:	0800e3cb 	.word	0x0800e3cb
 800e308:	0800e441 	.word	0x0800e441
 800e30c:	0800e325 	.word	0x0800e325
 800e310:	0800e47b 	.word	0x0800e47b
 800e314:	0800e47b 	.word	0x0800e47b
 800e318:	0800e47b 	.word	0x0800e47b
 800e31c:	0800e47b 	.word	0x0800e47b
 800e320:	0800e38f 	.word	0x0800e38f
	case CMD_SINGLE_READ:				/* single word (4 bytes) read */
		bc[1] = (uint8)(adr >> 16);
 800e324:	68bb      	ldr	r3, [r7, #8]
 800e326:	0c1b      	lsrs	r3, r3, #16
 800e328:	b2db      	uxtb	r3, r3
 800e32a:	757b      	strb	r3, [r7, #21]
		bc[2] = (uint8)(adr >> 8);
 800e32c:	68bb      	ldr	r3, [r7, #8]
 800e32e:	0a1b      	lsrs	r3, r3, #8
 800e330:	b2db      	uxtb	r3, r3
 800e332:	75bb      	strb	r3, [r7, #22]
		bc[3] = (uint8)adr;
 800e334:	68bb      	ldr	r3, [r7, #8]
 800e336:	b2db      	uxtb	r3, r3
 800e338:	75fb      	strb	r3, [r7, #23]
		len = 5;
 800e33a:	2305      	movs	r3, #5
 800e33c:	77fb      	strb	r3, [r7, #31]
		break;
 800e33e:	e09f      	b.n	800e480 <spi_cmd+0x1c4>
	case CMD_INTERNAL_READ:			/* internal register read */
		bc[1] = (uint8)(adr >> 8);
 800e340:	68bb      	ldr	r3, [r7, #8]
 800e342:	0a1b      	lsrs	r3, r3, #8
 800e344:	b2db      	uxtb	r3, r3
 800e346:	757b      	strb	r3, [r7, #21]
		if(clockless)  bc[1] |= (1 << 7);
 800e348:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 800e34c:	2b00      	cmp	r3, #0
 800e34e:	d004      	beq.n	800e35a <spi_cmd+0x9e>
 800e350:	7d7b      	ldrb	r3, [r7, #21]
 800e352:	f063 037f 	orn	r3, r3, #127	; 0x7f
 800e356:	b2db      	uxtb	r3, r3
 800e358:	757b      	strb	r3, [r7, #21]
		bc[2] = (uint8)adr;
 800e35a:	68bb      	ldr	r3, [r7, #8]
 800e35c:	b2db      	uxtb	r3, r3
 800e35e:	75bb      	strb	r3, [r7, #22]
		bc[3] = 0x00;
 800e360:	2300      	movs	r3, #0
 800e362:	75fb      	strb	r3, [r7, #23]
		len = 5;
 800e364:	2305      	movs	r3, #5
 800e366:	77fb      	strb	r3, [r7, #31]
		break;
 800e368:	e08a      	b.n	800e480 <spi_cmd+0x1c4>
	case CMD_TERMINATE:					/* termination */
		bc[1] = 0x00;
 800e36a:	2300      	movs	r3, #0
 800e36c:	757b      	strb	r3, [r7, #21]
		bc[2] = 0x00;
 800e36e:	2300      	movs	r3, #0
 800e370:	75bb      	strb	r3, [r7, #22]
		bc[3] = 0x00;
 800e372:	2300      	movs	r3, #0
 800e374:	75fb      	strb	r3, [r7, #23]
		len = 5;
 800e376:	2305      	movs	r3, #5
 800e378:	77fb      	strb	r3, [r7, #31]
		break;
 800e37a:	e081      	b.n	800e480 <spi_cmd+0x1c4>
	case CMD_REPEAT:						/* repeat */
		bc[1] = 0x00;
 800e37c:	2300      	movs	r3, #0
 800e37e:	757b      	strb	r3, [r7, #21]
		bc[2] = 0x00;
 800e380:	2300      	movs	r3, #0
 800e382:	75bb      	strb	r3, [r7, #22]
		bc[3] = 0x00;
 800e384:	2300      	movs	r3, #0
 800e386:	75fb      	strb	r3, [r7, #23]
		len = 5;
 800e388:	2305      	movs	r3, #5
 800e38a:	77fb      	strb	r3, [r7, #31]
		break;
 800e38c:	e078      	b.n	800e480 <spi_cmd+0x1c4>
	case CMD_RESET:							/* reset */
		bc[1] = 0xff;
 800e38e:	23ff      	movs	r3, #255	; 0xff
 800e390:	757b      	strb	r3, [r7, #21]
		bc[2] = 0xff;
 800e392:	23ff      	movs	r3, #255	; 0xff
 800e394:	75bb      	strb	r3, [r7, #22]
		bc[3] = 0xff;
 800e396:	23ff      	movs	r3, #255	; 0xff
 800e398:	75fb      	strb	r3, [r7, #23]
		len = 5;
 800e39a:	2305      	movs	r3, #5
 800e39c:	77fb      	strb	r3, [r7, #31]
		break;
 800e39e:	e06f      	b.n	800e480 <spi_cmd+0x1c4>
	case CMD_DMA_WRITE:					/* dma write */
	case CMD_DMA_READ:					/* dma read */
		bc[1] = (uint8)(adr >> 16);
 800e3a0:	68bb      	ldr	r3, [r7, #8]
 800e3a2:	0c1b      	lsrs	r3, r3, #16
 800e3a4:	b2db      	uxtb	r3, r3
 800e3a6:	757b      	strb	r3, [r7, #21]
		bc[2] = (uint8)(adr >> 8);
 800e3a8:	68bb      	ldr	r3, [r7, #8]
 800e3aa:	0a1b      	lsrs	r3, r3, #8
 800e3ac:	b2db      	uxtb	r3, r3
 800e3ae:	75bb      	strb	r3, [r7, #22]
		bc[3] = (uint8)adr;
 800e3b0:	68bb      	ldr	r3, [r7, #8]
 800e3b2:	b2db      	uxtb	r3, r3
 800e3b4:	75fb      	strb	r3, [r7, #23]
		bc[4] = (uint8)(sz >> 8);
 800e3b6:	683b      	ldr	r3, [r7, #0]
 800e3b8:	0a1b      	lsrs	r3, r3, #8
 800e3ba:	b2db      	uxtb	r3, r3
 800e3bc:	763b      	strb	r3, [r7, #24]
		bc[5] = (uint8)(sz);
 800e3be:	683b      	ldr	r3, [r7, #0]
 800e3c0:	b2db      	uxtb	r3, r3
 800e3c2:	767b      	strb	r3, [r7, #25]
		len = 7;
 800e3c4:	2307      	movs	r3, #7
 800e3c6:	77fb      	strb	r3, [r7, #31]
		break;
 800e3c8:	e05a      	b.n	800e480 <spi_cmd+0x1c4>
	case CMD_DMA_EXT_WRITE:		/* dma extended write */
	case CMD_DMA_EXT_READ:			/* dma extended read */
		bc[1] = (uint8)(adr >> 16);
 800e3ca:	68bb      	ldr	r3, [r7, #8]
 800e3cc:	0c1b      	lsrs	r3, r3, #16
 800e3ce:	b2db      	uxtb	r3, r3
 800e3d0:	757b      	strb	r3, [r7, #21]
		bc[2] = (uint8)(adr >> 8);
 800e3d2:	68bb      	ldr	r3, [r7, #8]
 800e3d4:	0a1b      	lsrs	r3, r3, #8
 800e3d6:	b2db      	uxtb	r3, r3
 800e3d8:	75bb      	strb	r3, [r7, #22]
		bc[3] = (uint8)adr;
 800e3da:	68bb      	ldr	r3, [r7, #8]
 800e3dc:	b2db      	uxtb	r3, r3
 800e3de:	75fb      	strb	r3, [r7, #23]
		bc[4] = (uint8)(sz >> 16);
 800e3e0:	683b      	ldr	r3, [r7, #0]
 800e3e2:	0c1b      	lsrs	r3, r3, #16
 800e3e4:	b2db      	uxtb	r3, r3
 800e3e6:	763b      	strb	r3, [r7, #24]
		bc[5] = (uint8)(sz >> 8);
 800e3e8:	683b      	ldr	r3, [r7, #0]
 800e3ea:	0a1b      	lsrs	r3, r3, #8
 800e3ec:	b2db      	uxtb	r3, r3
 800e3ee:	767b      	strb	r3, [r7, #25]
		bc[6] = (uint8)(sz);
 800e3f0:	683b      	ldr	r3, [r7, #0]
 800e3f2:	b2db      	uxtb	r3, r3
 800e3f4:	76bb      	strb	r3, [r7, #26]
		len = 8;
 800e3f6:	2308      	movs	r3, #8
 800e3f8:	77fb      	strb	r3, [r7, #31]
		break;
 800e3fa:	e041      	b.n	800e480 <spi_cmd+0x1c4>
	case CMD_INTERNAL_WRITE:		/* internal register write */
		bc[1] = (uint8)(adr >> 8);
 800e3fc:	68bb      	ldr	r3, [r7, #8]
 800e3fe:	0a1b      	lsrs	r3, r3, #8
 800e400:	b2db      	uxtb	r3, r3
 800e402:	757b      	strb	r3, [r7, #21]
		if(clockless)  bc[1] |= (1 << 7);
 800e404:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 800e408:	2b00      	cmp	r3, #0
 800e40a:	d004      	beq.n	800e416 <spi_cmd+0x15a>
 800e40c:	7d7b      	ldrb	r3, [r7, #21]
 800e40e:	f063 037f 	orn	r3, r3, #127	; 0x7f
 800e412:	b2db      	uxtb	r3, r3
 800e414:	757b      	strb	r3, [r7, #21]
		bc[2] = (uint8)(adr);
 800e416:	68bb      	ldr	r3, [r7, #8]
 800e418:	b2db      	uxtb	r3, r3
 800e41a:	75bb      	strb	r3, [r7, #22]
		bc[3] = (uint8)(u32data >> 24);
 800e41c:	687b      	ldr	r3, [r7, #4]
 800e41e:	0e1b      	lsrs	r3, r3, #24
 800e420:	b2db      	uxtb	r3, r3
 800e422:	75fb      	strb	r3, [r7, #23]
		bc[4] = (uint8)(u32data >> 16);
 800e424:	687b      	ldr	r3, [r7, #4]
 800e426:	0c1b      	lsrs	r3, r3, #16
 800e428:	b2db      	uxtb	r3, r3
 800e42a:	763b      	strb	r3, [r7, #24]
		bc[5] = (uint8)(u32data >> 8);
 800e42c:	687b      	ldr	r3, [r7, #4]
 800e42e:	0a1b      	lsrs	r3, r3, #8
 800e430:	b2db      	uxtb	r3, r3
 800e432:	767b      	strb	r3, [r7, #25]
		bc[6] = (uint8)(u32data);
 800e434:	687b      	ldr	r3, [r7, #4]
 800e436:	b2db      	uxtb	r3, r3
 800e438:	76bb      	strb	r3, [r7, #26]
		len = 8;
 800e43a:	2308      	movs	r3, #8
 800e43c:	77fb      	strb	r3, [r7, #31]
		break;
 800e43e:	e01f      	b.n	800e480 <spi_cmd+0x1c4>
	case CMD_SINGLE_WRITE:			/* single word write */
		bc[1] = (uint8)(adr >> 16);
 800e440:	68bb      	ldr	r3, [r7, #8]
 800e442:	0c1b      	lsrs	r3, r3, #16
 800e444:	b2db      	uxtb	r3, r3
 800e446:	757b      	strb	r3, [r7, #21]
		bc[2] = (uint8)(adr >> 8);
 800e448:	68bb      	ldr	r3, [r7, #8]
 800e44a:	0a1b      	lsrs	r3, r3, #8
 800e44c:	b2db      	uxtb	r3, r3
 800e44e:	75bb      	strb	r3, [r7, #22]
		bc[3] = (uint8)(adr);
 800e450:	68bb      	ldr	r3, [r7, #8]
 800e452:	b2db      	uxtb	r3, r3
 800e454:	75fb      	strb	r3, [r7, #23]
		bc[4] = (uint8)(u32data >> 24);
 800e456:	687b      	ldr	r3, [r7, #4]
 800e458:	0e1b      	lsrs	r3, r3, #24
 800e45a:	b2db      	uxtb	r3, r3
 800e45c:	763b      	strb	r3, [r7, #24]
		bc[5] = (uint8)(u32data >> 16);
 800e45e:	687b      	ldr	r3, [r7, #4]
 800e460:	0c1b      	lsrs	r3, r3, #16
 800e462:	b2db      	uxtb	r3, r3
 800e464:	767b      	strb	r3, [r7, #25]
		bc[6] = (uint8)(u32data >> 8);
 800e466:	687b      	ldr	r3, [r7, #4]
 800e468:	0a1b      	lsrs	r3, r3, #8
 800e46a:	b2db      	uxtb	r3, r3
 800e46c:	76bb      	strb	r3, [r7, #26]
		bc[7] = (uint8)(u32data);
 800e46e:	687b      	ldr	r3, [r7, #4]
 800e470:	b2db      	uxtb	r3, r3
 800e472:	76fb      	strb	r3, [r7, #27]
		len = 9;
 800e474:	2309      	movs	r3, #9
 800e476:	77fb      	strb	r3, [r7, #31]
		break;
 800e478:	e002      	b.n	800e480 <spi_cmd+0x1c4>
	default:
		result = N_FAIL;
 800e47a:	2300      	movs	r3, #0
 800e47c:	77bb      	strb	r3, [r7, #30]
		break;
 800e47e:	bf00      	nop
	}

	if (result) {
 800e480:	f997 301e 	ldrsb.w	r3, [r7, #30]
 800e484:	2b00      	cmp	r3, #0
 800e486:	d028      	beq.n	800e4da <spi_cmd+0x21e>
		if (!gu8Crc_off)
 800e488:	4b17      	ldr	r3, [pc, #92]	; (800e4e8 <spi_cmd+0x22c>)
 800e48a:	781b      	ldrb	r3, [r3, #0]
 800e48c:	2b00      	cmp	r3, #0
 800e48e:	d114      	bne.n	800e4ba <spi_cmd+0x1fe>
			bc[len-1] = (crc7(0x7f, (const uint8 *)&bc[0], len-1)) << 1;
 800e490:	7ffb      	ldrb	r3, [r7, #31]
 800e492:	3b01      	subs	r3, #1
 800e494:	461a      	mov	r2, r3
 800e496:	f107 0314 	add.w	r3, r7, #20
 800e49a:	4619      	mov	r1, r3
 800e49c:	207f      	movs	r0, #127	; 0x7f
 800e49e:	f7ff feef 	bl	800e280 <crc7>
 800e4a2:	4603      	mov	r3, r0
 800e4a4:	461a      	mov	r2, r3
 800e4a6:	7ffb      	ldrb	r3, [r7, #31]
 800e4a8:	3b01      	subs	r3, #1
 800e4aa:	0052      	lsls	r2, r2, #1
 800e4ac:	b2d2      	uxtb	r2, r2
 800e4ae:	f107 0120 	add.w	r1, r7, #32
 800e4b2:	440b      	add	r3, r1
 800e4b4:	f803 2c0c 	strb.w	r2, [r3, #-12]
 800e4b8:	e002      	b.n	800e4c0 <spi_cmd+0x204>
		else
			len-=1;
 800e4ba:	7ffb      	ldrb	r3, [r7, #31]
 800e4bc:	3b01      	subs	r3, #1
 800e4be:	77fb      	strb	r3, [r7, #31]

		if (M2M_SUCCESS != nmi_spi_write(bc, len)) {
 800e4c0:	7ffb      	ldrb	r3, [r7, #31]
 800e4c2:	b29a      	uxth	r2, r3
 800e4c4:	f107 0314 	add.w	r3, r7, #20
 800e4c8:	4611      	mov	r1, r2
 800e4ca:	4618      	mov	r0, r3
 800e4cc:	f7ff feaa 	bl	800e224 <nmi_spi_write>
 800e4d0:	4603      	mov	r3, r0
 800e4d2:	2b00      	cmp	r3, #0
 800e4d4:	d001      	beq.n	800e4da <spi_cmd+0x21e>
			M2M_ERR("[nmi spi]: Failed cmd write, bus error...\n");
			result = N_FAIL;
 800e4d6:	2300      	movs	r3, #0
 800e4d8:	77bb      	strb	r3, [r7, #30]
		}
	}

	return result;
 800e4da:	f997 301e 	ldrsb.w	r3, [r7, #30]
}
 800e4de:	4618      	mov	r0, r3
 800e4e0:	3720      	adds	r7, #32
 800e4e2:	46bd      	mov	sp, r7
 800e4e4:	bd80      	pop	{r7, pc}
 800e4e6:	bf00      	nop
 800e4e8:	240009e4 	.word	0x240009e4

0800e4ec <spi_data_rsp>:

static sint8 spi_data_rsp(uint8 cmd)
{
 800e4ec:	b580      	push	{r7, lr}
 800e4ee:	b084      	sub	sp, #16
 800e4f0:	af00      	add	r7, sp, #0
 800e4f2:	4603      	mov	r3, r0
 800e4f4:	71fb      	strb	r3, [r7, #7]
	uint8 len;
	uint8 rsp[3];
	sint8 result = N_OK;
 800e4f6:	2301      	movs	r3, #1
 800e4f8:	73bb      	strb	r3, [r7, #14]

    if (!gu8Crc_off)
 800e4fa:	4b19      	ldr	r3, [pc, #100]	; (800e560 <spi_data_rsp+0x74>)
 800e4fc:	781b      	ldrb	r3, [r3, #0]
 800e4fe:	2b00      	cmp	r3, #0
 800e500:	d102      	bne.n	800e508 <spi_data_rsp+0x1c>
		len = 2;
 800e502:	2302      	movs	r3, #2
 800e504:	73fb      	strb	r3, [r7, #15]
 800e506:	e001      	b.n	800e50c <spi_data_rsp+0x20>
	else
		len = 3;
 800e508:	2303      	movs	r3, #3
 800e50a:	73fb      	strb	r3, [r7, #15]

	if (M2M_SUCCESS != nmi_spi_read(&rsp[0], len)) {
 800e50c:	7bfb      	ldrb	r3, [r7, #15]
 800e50e:	b29a      	uxth	r2, r3
 800e510:	f107 0308 	add.w	r3, r7, #8
 800e514:	4611      	mov	r1, r2
 800e516:	4618      	mov	r0, r3
 800e518:	f7ff fe6d 	bl	800e1f6 <nmi_spi_read>
 800e51c:	4603      	mov	r3, r0
 800e51e:	2b00      	cmp	r3, #0
 800e520:	d002      	beq.n	800e528 <spi_data_rsp+0x3c>
		M2M_ERR("[nmi spi]: Failed bus error...\n");
		result = N_FAIL;
 800e522:	2300      	movs	r3, #0
 800e524:	73bb      	strb	r3, [r7, #14]
		goto _fail_;
 800e526:	e015      	b.n	800e554 <spi_data_rsp+0x68>
	}

	if((rsp[len-1] != 0)||(rsp[len-2] != 0xC3))
 800e528:	7bfb      	ldrb	r3, [r7, #15]
 800e52a:	3b01      	subs	r3, #1
 800e52c:	f107 0210 	add.w	r2, r7, #16
 800e530:	4413      	add	r3, r2
 800e532:	f813 3c08 	ldrb.w	r3, [r3, #-8]
 800e536:	2b00      	cmp	r3, #0
 800e538:	d108      	bne.n	800e54c <spi_data_rsp+0x60>
 800e53a:	7bfb      	ldrb	r3, [r7, #15]
 800e53c:	3b02      	subs	r3, #2
 800e53e:	f107 0210 	add.w	r2, r7, #16
 800e542:	4413      	add	r3, r2
 800e544:	f813 3c08 	ldrb.w	r3, [r3, #-8]
 800e548:	2bc3      	cmp	r3, #195	; 0xc3
 800e54a:	d002      	beq.n	800e552 <spi_data_rsp+0x66>
	{
		M2M_ERR("[nmi spi]: Failed data response read, %x %x %x\n",rsp[0],rsp[1],rsp[2]);
		result = N_FAIL;
 800e54c:	2300      	movs	r3, #0
 800e54e:	73bb      	strb	r3, [r7, #14]
		goto _fail_;
 800e550:	e000      	b.n	800e554 <spi_data_rsp+0x68>
	}
_fail_:
 800e552:	bf00      	nop

	return result;
 800e554:	f997 300e 	ldrsb.w	r3, [r7, #14]
}
 800e558:	4618      	mov	r0, r3
 800e55a:	3710      	adds	r7, #16
 800e55c:	46bd      	mov	sp, r7
 800e55e:	bd80      	pop	{r7, pc}
 800e560:	240009e4 	.word	0x240009e4

0800e564 <spi_cmd_rsp>:

static sint8 spi_cmd_rsp(uint8 cmd)
{
 800e564:	b580      	push	{r7, lr}
 800e566:	b084      	sub	sp, #16
 800e568:	af00      	add	r7, sp, #0
 800e56a:	4603      	mov	r3, r0
 800e56c:	71fb      	strb	r3, [r7, #7]
	uint8 rsp;
	sint8 result = N_OK;
 800e56e:	2301      	movs	r3, #1
 800e570:	73fb      	strb	r3, [r7, #15]
	sint8 s8RetryCnt;

	/**
		Command/Control response
	**/
	if ((cmd == CMD_RESET) ||
 800e572:	79fb      	ldrb	r3, [r7, #7]
 800e574:	2bcf      	cmp	r3, #207	; 0xcf
 800e576:	d005      	beq.n	800e584 <spi_cmd_rsp+0x20>
 800e578:	79fb      	ldrb	r3, [r7, #7]
 800e57a:	2bc5      	cmp	r3, #197	; 0xc5
 800e57c:	d002      	beq.n	800e584 <spi_cmd_rsp+0x20>
		 (cmd == CMD_TERMINATE) ||
 800e57e:	79fb      	ldrb	r3, [r7, #7]
 800e580:	2bc6      	cmp	r3, #198	; 0xc6
 800e582:	d10b      	bne.n	800e59c <spi_cmd_rsp+0x38>
		 (cmd == CMD_REPEAT)) {
		if (M2M_SUCCESS != nmi_spi_read(&rsp, 1)) {
 800e584:	f107 030d 	add.w	r3, r7, #13
 800e588:	2101      	movs	r1, #1
 800e58a:	4618      	mov	r0, r3
 800e58c:	f7ff fe33 	bl	800e1f6 <nmi_spi_read>
 800e590:	4603      	mov	r3, r0
 800e592:	2b00      	cmp	r3, #0
 800e594:	d002      	beq.n	800e59c <spi_cmd_rsp+0x38>
			result = N_FAIL;
 800e596:	2300      	movs	r3, #0
 800e598:	73fb      	strb	r3, [r7, #15]
			goto _fail_;
 800e59a:	e033      	b.n	800e604 <spi_cmd_rsp+0xa0>
		}
	}

	/* wait for response */
	s8RetryCnt = SPI_RESP_RETRY_COUNT;
 800e59c:	230a      	movs	r3, #10
 800e59e:	73bb      	strb	r3, [r7, #14]
	do
	{
		if (M2M_SUCCESS != nmi_spi_read(&rsp, 1)) {
 800e5a0:	f107 030d 	add.w	r3, r7, #13
 800e5a4:	2101      	movs	r1, #1
 800e5a6:	4618      	mov	r0, r3
 800e5a8:	f7ff fe25 	bl	800e1f6 <nmi_spi_read>
 800e5ac:	4603      	mov	r3, r0
 800e5ae:	2b00      	cmp	r3, #0
 800e5b0:	d002      	beq.n	800e5b8 <spi_cmd_rsp+0x54>
			M2M_ERR("[nmi spi]: Failed cmd response read, bus error...\n");
			result = N_FAIL;
 800e5b2:	2300      	movs	r3, #0
 800e5b4:	73fb      	strb	r3, [r7, #15]
			goto _fail_;
 800e5b6:	e025      	b.n	800e604 <spi_cmd_rsp+0xa0>
		}
	} while((rsp != cmd) && (s8RetryCnt-- >0));
 800e5b8:	7b7b      	ldrb	r3, [r7, #13]
 800e5ba:	79fa      	ldrb	r2, [r7, #7]
 800e5bc:	429a      	cmp	r2, r3
 800e5be:	d007      	beq.n	800e5d0 <spi_cmd_rsp+0x6c>
 800e5c0:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800e5c4:	b2da      	uxtb	r2, r3
 800e5c6:	3a01      	subs	r2, #1
 800e5c8:	b2d2      	uxtb	r2, r2
 800e5ca:	73ba      	strb	r2, [r7, #14]
 800e5cc:	2b00      	cmp	r3, #0
 800e5ce:	dce7      	bgt.n	800e5a0 <spi_cmd_rsp+0x3c>

	/**
		State response
	**/
	/* wait for response */
	s8RetryCnt = SPI_RESP_RETRY_COUNT;
 800e5d0:	230a      	movs	r3, #10
 800e5d2:	73bb      	strb	r3, [r7, #14]
	do
	{
		if (M2M_SUCCESS != nmi_spi_read(&rsp, 1)) {
 800e5d4:	f107 030d 	add.w	r3, r7, #13
 800e5d8:	2101      	movs	r1, #1
 800e5da:	4618      	mov	r0, r3
 800e5dc:	f7ff fe0b 	bl	800e1f6 <nmi_spi_read>
 800e5e0:	4603      	mov	r3, r0
 800e5e2:	2b00      	cmp	r3, #0
 800e5e4:	d002      	beq.n	800e5ec <spi_cmd_rsp+0x88>
			M2M_ERR("[nmi spi]: Failed cmd response read, bus error...\n");
			result = N_FAIL;
 800e5e6:	2300      	movs	r3, #0
 800e5e8:	73fb      	strb	r3, [r7, #15]
			goto _fail_;
 800e5ea:	e00b      	b.n	800e604 <spi_cmd_rsp+0xa0>
		}
	} while((rsp != 0x00) && (s8RetryCnt-- >0));
 800e5ec:	7b7b      	ldrb	r3, [r7, #13]
 800e5ee:	2b00      	cmp	r3, #0
 800e5f0:	d007      	beq.n	800e602 <spi_cmd_rsp+0x9e>
 800e5f2:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800e5f6:	b2da      	uxtb	r2, r3
 800e5f8:	3a01      	subs	r2, #1
 800e5fa:	b2d2      	uxtb	r2, r2
 800e5fc:	73ba      	strb	r2, [r7, #14]
 800e5fe:	2b00      	cmp	r3, #0
 800e600:	dce8      	bgt.n	800e5d4 <spi_cmd_rsp+0x70>

_fail_:
 800e602:	bf00      	nop

	return result;
 800e604:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800e608:	4618      	mov	r0, r3
 800e60a:	3710      	adds	r7, #16
 800e60c:	46bd      	mov	sp, r7
 800e60e:	bd80      	pop	{r7, pc}

0800e610 <spi_data_read>:
_error_:
	return result;
}
#endif
static sint8 spi_data_read(uint8 *b, uint16 sz,uint8 clockless)
{
 800e610:	b580      	push	{r7, lr}
 800e612:	b086      	sub	sp, #24
 800e614:	af00      	add	r7, sp, #0
 800e616:	6078      	str	r0, [r7, #4]
 800e618:	460b      	mov	r3, r1
 800e61a:	807b      	strh	r3, [r7, #2]
 800e61c:	4613      	mov	r3, r2
 800e61e:	707b      	strb	r3, [r7, #1]
	sint16 retry, ix, nbytes;
	sint8 result = N_OK;
 800e620:	2301      	movs	r3, #1
 800e622:	747b      	strb	r3, [r7, #17]
	uint8 rsp;

	/**
		Data
	**/
	ix = 0;
 800e624:	2300      	movs	r3, #0
 800e626:	82bb      	strh	r3, [r7, #20]
	do {
		if (sz <= DATA_PKT_SZ)
 800e628:	887b      	ldrh	r3, [r7, #2]
 800e62a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800e62e:	d802      	bhi.n	800e636 <spi_data_read+0x26>
			nbytes = sz;
 800e630:	887b      	ldrh	r3, [r7, #2]
 800e632:	827b      	strh	r3, [r7, #18]
 800e634:	e002      	b.n	800e63c <spi_data_read+0x2c>
		else
			nbytes = DATA_PKT_SZ;
 800e636:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800e63a:	827b      	strh	r3, [r7, #18]

		/**
			Data Respnose header
		**/
		retry = SPI_RESP_RETRY_COUNT;
 800e63c:	230a      	movs	r3, #10
 800e63e:	82fb      	strh	r3, [r7, #22]
		do {
			if (M2M_SUCCESS != nmi_spi_read(&rsp, 1)) {
 800e640:	f107 030b 	add.w	r3, r7, #11
 800e644:	2101      	movs	r1, #1
 800e646:	4618      	mov	r0, r3
 800e648:	f7ff fdd5 	bl	800e1f6 <nmi_spi_read>
 800e64c:	4603      	mov	r3, r0
 800e64e:	2b00      	cmp	r3, #0
 800e650:	d002      	beq.n	800e658 <spi_data_read+0x48>
				M2M_ERR("[nmi spi]: Failed data response read, bus error...\n");
				result = N_FAIL;
 800e652:	2300      	movs	r3, #0
 800e654:	747b      	strb	r3, [r7, #17]
				break;
 800e656:	e010      	b.n	800e67a <spi_data_read+0x6a>
			}
			if (((rsp >> 4) & 0xf) == 0xf)
 800e658:	7afb      	ldrb	r3, [r7, #11]
 800e65a:	091b      	lsrs	r3, r3, #4
 800e65c:	b2db      	uxtb	r3, r3
 800e65e:	f003 030f 	and.w	r3, r3, #15
 800e662:	2b0f      	cmp	r3, #15
 800e664:	d008      	beq.n	800e678 <spi_data_read+0x68>
				break;
		} while (retry--);
 800e666:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 800e66a:	b29a      	uxth	r2, r3
 800e66c:	3a01      	subs	r2, #1
 800e66e:	b292      	uxth	r2, r2
 800e670:	82fa      	strh	r2, [r7, #22]
 800e672:	2b00      	cmp	r3, #0
 800e674:	d1e4      	bne.n	800e640 <spi_data_read+0x30>
 800e676:	e000      	b.n	800e67a <spi_data_read+0x6a>
				break;
 800e678:	bf00      	nop

		if (result == N_FAIL)
 800e67a:	f997 3011 	ldrsb.w	r3, [r7, #17]
 800e67e:	2b00      	cmp	r3, #0
 800e680:	d035      	beq.n	800e6ee <spi_data_read+0xde>
			break;

		if (retry <= 0) {
 800e682:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 800e686:	2b00      	cmp	r3, #0
 800e688:	dc02      	bgt.n	800e690 <spi_data_read+0x80>
			M2M_ERR("[nmi spi]: Failed data response read...(%02x)\n", rsp);
			result = N_FAIL;
 800e68a:	2300      	movs	r3, #0
 800e68c:	747b      	strb	r3, [r7, #17]
			break;
 800e68e:	e02f      	b.n	800e6f0 <spi_data_read+0xe0>
		}

		/**
			Read bytes
		**/
		if (M2M_SUCCESS != nmi_spi_read(&b[ix], nbytes)) {
 800e690:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 800e694:	687a      	ldr	r2, [r7, #4]
 800e696:	4413      	add	r3, r2
 800e698:	8a7a      	ldrh	r2, [r7, #18]
 800e69a:	4611      	mov	r1, r2
 800e69c:	4618      	mov	r0, r3
 800e69e:	f7ff fdaa 	bl	800e1f6 <nmi_spi_read>
 800e6a2:	4603      	mov	r3, r0
 800e6a4:	2b00      	cmp	r3, #0
 800e6a6:	d002      	beq.n	800e6ae <spi_data_read+0x9e>
			M2M_ERR("[nmi spi]: Failed data block read, bus error...\n");
			result = N_FAIL;
 800e6a8:	2300      	movs	r3, #0
 800e6aa:	747b      	strb	r3, [r7, #17]
			break;
 800e6ac:	e020      	b.n	800e6f0 <spi_data_read+0xe0>
		}
		if(!clockless)
 800e6ae:	787b      	ldrb	r3, [r7, #1]
 800e6b0:	2b00      	cmp	r3, #0
 800e6b2:	d10f      	bne.n	800e6d4 <spi_data_read+0xc4>
		{
			/**
			Read Crc
			**/
			if (!gu8Crc_off) {
 800e6b4:	4b11      	ldr	r3, [pc, #68]	; (800e6fc <spi_data_read+0xec>)
 800e6b6:	781b      	ldrb	r3, [r3, #0]
 800e6b8:	2b00      	cmp	r3, #0
 800e6ba:	d10b      	bne.n	800e6d4 <spi_data_read+0xc4>
				if (M2M_SUCCESS != nmi_spi_read(crc, 2)) {
 800e6bc:	f107 030c 	add.w	r3, r7, #12
 800e6c0:	2102      	movs	r1, #2
 800e6c2:	4618      	mov	r0, r3
 800e6c4:	f7ff fd97 	bl	800e1f6 <nmi_spi_read>
 800e6c8:	4603      	mov	r3, r0
 800e6ca:	2b00      	cmp	r3, #0
 800e6cc:	d002      	beq.n	800e6d4 <spi_data_read+0xc4>
					M2M_ERR("[nmi spi]: Failed data block crc read, bus error...\n");
					result = N_FAIL;
 800e6ce:	2300      	movs	r3, #0
 800e6d0:	747b      	strb	r3, [r7, #17]
					break;
 800e6d2:	e00d      	b.n	800e6f0 <spi_data_read+0xe0>
				}
			}
		}
		ix += nbytes;
 800e6d4:	8aba      	ldrh	r2, [r7, #20]
 800e6d6:	8a7b      	ldrh	r3, [r7, #18]
 800e6d8:	4413      	add	r3, r2
 800e6da:	b29b      	uxth	r3, r3
 800e6dc:	82bb      	strh	r3, [r7, #20]
		sz -= nbytes;
 800e6de:	8a7b      	ldrh	r3, [r7, #18]
 800e6e0:	887a      	ldrh	r2, [r7, #2]
 800e6e2:	1ad3      	subs	r3, r2, r3
 800e6e4:	807b      	strh	r3, [r7, #2]

	} while (sz);
 800e6e6:	887b      	ldrh	r3, [r7, #2]
 800e6e8:	2b00      	cmp	r3, #0
 800e6ea:	d19d      	bne.n	800e628 <spi_data_read+0x18>
 800e6ec:	e000      	b.n	800e6f0 <spi_data_read+0xe0>
			break;
 800e6ee:	bf00      	nop

	return result;
 800e6f0:	f997 3011 	ldrsb.w	r3, [r7, #17]
}
 800e6f4:	4618      	mov	r0, r3
 800e6f6:	3718      	adds	r7, #24
 800e6f8:	46bd      	mov	sp, r7
 800e6fa:	bd80      	pop	{r7, pc}
 800e6fc:	240009e4 	.word	0x240009e4

0800e700 <spi_data_write>:

static sint8 spi_data_write(uint8 *b, uint16 sz)
{
 800e700:	b580      	push	{r7, lr}
 800e702:	b086      	sub	sp, #24
 800e704:	af00      	add	r7, sp, #0
 800e706:	6078      	str	r0, [r7, #4]
 800e708:	460b      	mov	r3, r1
 800e70a:	807b      	strh	r3, [r7, #2]
	sint16 ix;
	uint16 nbytes;
	sint8 result = 1;
 800e70c:	2301      	movs	r3, #1
 800e70e:	74fb      	strb	r3, [r7, #19]
	uint8 cmd, order, crc[2] = {0};
 800e710:	2300      	movs	r3, #0
 800e712:	81bb      	strh	r3, [r7, #12]
	//uint8 rsp;

	/**
		Data
	**/
	ix = 0;
 800e714:	2300      	movs	r3, #0
 800e716:	82fb      	strh	r3, [r7, #22]
	do {
		if (sz <= DATA_PKT_SZ)
 800e718:	887b      	ldrh	r3, [r7, #2]
 800e71a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800e71e:	d802      	bhi.n	800e726 <spi_data_write+0x26>
			nbytes = sz;
 800e720:	887b      	ldrh	r3, [r7, #2]
 800e722:	82bb      	strh	r3, [r7, #20]
 800e724:	e002      	b.n	800e72c <spi_data_write+0x2c>
		else
			nbytes = DATA_PKT_SZ;
 800e726:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800e72a:	82bb      	strh	r3, [r7, #20]

		/**
			Write command
		**/
		cmd = 0xf0;
 800e72c:	23f0      	movs	r3, #240	; 0xf0
 800e72e:	747b      	strb	r3, [r7, #17]
		if (ix == 0)  {
 800e730:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 800e734:	2b00      	cmp	r3, #0
 800e736:	d109      	bne.n	800e74c <spi_data_write+0x4c>
			if (sz <= DATA_PKT_SZ)
 800e738:	887b      	ldrh	r3, [r7, #2]
 800e73a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800e73e:	d802      	bhi.n	800e746 <spi_data_write+0x46>
				order = 0x3;
 800e740:	2303      	movs	r3, #3
 800e742:	74bb      	strb	r3, [r7, #18]
 800e744:	e00b      	b.n	800e75e <spi_data_write+0x5e>
			else
				order = 0x1;
 800e746:	2301      	movs	r3, #1
 800e748:	74bb      	strb	r3, [r7, #18]
 800e74a:	e008      	b.n	800e75e <spi_data_write+0x5e>
		} else {
			if (sz <= DATA_PKT_SZ)
 800e74c:	887b      	ldrh	r3, [r7, #2]
 800e74e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800e752:	d802      	bhi.n	800e75a <spi_data_write+0x5a>
				order = 0x3;
 800e754:	2303      	movs	r3, #3
 800e756:	74bb      	strb	r3, [r7, #18]
 800e758:	e001      	b.n	800e75e <spi_data_write+0x5e>
			else
				order = 0x2;
 800e75a:	2302      	movs	r3, #2
 800e75c:	74bb      	strb	r3, [r7, #18]
		}
		cmd |= order;
 800e75e:	7c7a      	ldrb	r2, [r7, #17]
 800e760:	7cbb      	ldrb	r3, [r7, #18]
 800e762:	4313      	orrs	r3, r2
 800e764:	b2db      	uxtb	r3, r3
 800e766:	747b      	strb	r3, [r7, #17]
		if (M2M_SUCCESS != nmi_spi_write(&cmd, 1)) {
 800e768:	f107 0311 	add.w	r3, r7, #17
 800e76c:	2101      	movs	r1, #1
 800e76e:	4618      	mov	r0, r3
 800e770:	f7ff fd58 	bl	800e224 <nmi_spi_write>
 800e774:	4603      	mov	r3, r0
 800e776:	2b00      	cmp	r3, #0
 800e778:	d002      	beq.n	800e780 <spi_data_write+0x80>
			M2M_ERR("[nmi spi]: Failed data block cmd write, bus error...\n");
			result = N_FAIL;
 800e77a:	2300      	movs	r3, #0
 800e77c:	74fb      	strb	r3, [r7, #19]
			break;
 800e77e:	e02a      	b.n	800e7d6 <spi_data_write+0xd6>
		}

		/**
			Write data
		**/
		if (M2M_SUCCESS != nmi_spi_write(&b[ix], nbytes)) {
 800e780:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 800e784:	687a      	ldr	r2, [r7, #4]
 800e786:	4413      	add	r3, r2
 800e788:	8aba      	ldrh	r2, [r7, #20]
 800e78a:	4611      	mov	r1, r2
 800e78c:	4618      	mov	r0, r3
 800e78e:	f7ff fd49 	bl	800e224 <nmi_spi_write>
 800e792:	4603      	mov	r3, r0
 800e794:	2b00      	cmp	r3, #0
 800e796:	d002      	beq.n	800e79e <spi_data_write+0x9e>
			M2M_ERR("[nmi spi]: Failed data block write, bus error...\n");
			result = N_FAIL;
 800e798:	2300      	movs	r3, #0
 800e79a:	74fb      	strb	r3, [r7, #19]
			break;
 800e79c:	e01b      	b.n	800e7d6 <spi_data_write+0xd6>
		}

		/**
			Write Crc
		**/
		if (!gu8Crc_off) {
 800e79e:	4b11      	ldr	r3, [pc, #68]	; (800e7e4 <spi_data_write+0xe4>)
 800e7a0:	781b      	ldrb	r3, [r3, #0]
 800e7a2:	2b00      	cmp	r3, #0
 800e7a4:	d10b      	bne.n	800e7be <spi_data_write+0xbe>
			if (M2M_SUCCESS != nmi_spi_write(crc, 2)) {
 800e7a6:	f107 030c 	add.w	r3, r7, #12
 800e7aa:	2102      	movs	r1, #2
 800e7ac:	4618      	mov	r0, r3
 800e7ae:	f7ff fd39 	bl	800e224 <nmi_spi_write>
 800e7b2:	4603      	mov	r3, r0
 800e7b4:	2b00      	cmp	r3, #0
 800e7b6:	d002      	beq.n	800e7be <spi_data_write+0xbe>
				M2M_ERR("[nmi spi]: Failed data block crc write, bus error...\n");
				result = N_FAIL;
 800e7b8:	2300      	movs	r3, #0
 800e7ba:	74fb      	strb	r3, [r7, #19]
				break;
 800e7bc:	e00b      	b.n	800e7d6 <spi_data_write+0xd6>
			}
		}

		ix += nbytes;
 800e7be:	8afa      	ldrh	r2, [r7, #22]
 800e7c0:	8abb      	ldrh	r3, [r7, #20]
 800e7c2:	4413      	add	r3, r2
 800e7c4:	b29b      	uxth	r3, r3
 800e7c6:	82fb      	strh	r3, [r7, #22]
		sz -= nbytes;
 800e7c8:	887a      	ldrh	r2, [r7, #2]
 800e7ca:	8abb      	ldrh	r3, [r7, #20]
 800e7cc:	1ad3      	subs	r3, r2, r3
 800e7ce:	807b      	strh	r3, [r7, #2]
	} while (sz);
 800e7d0:	887b      	ldrh	r3, [r7, #2]
 800e7d2:	2b00      	cmp	r3, #0
 800e7d4:	d1a0      	bne.n	800e718 <spi_data_write+0x18>


	return result;
 800e7d6:	f997 3013 	ldrsb.w	r3, [r7, #19]
}
 800e7da:	4618      	mov	r0, r3
 800e7dc:	3718      	adds	r7, #24
 800e7de:	46bd      	mov	sp, r7
 800e7e0:	bd80      	pop	{r7, pc}
 800e7e2:	bf00      	nop
 800e7e4:	240009e4 	.word	0x240009e4

0800e7e8 <spi_write_reg>:
	Spi interfaces

********************************************/

static sint8 spi_write_reg(uint32 addr, uint32 u32data)
{
 800e7e8:	b580      	push	{r7, lr}
 800e7ea:	b086      	sub	sp, #24
 800e7ec:	af02      	add	r7, sp, #8
 800e7ee:	6078      	str	r0, [r7, #4]
 800e7f0:	6039      	str	r1, [r7, #0]
	uint8 retry = SPI_RETRY_COUNT;
 800e7f2:	230a      	movs	r3, #10
 800e7f4:	73fb      	strb	r3, [r7, #15]
	sint8 result = N_OK;
 800e7f6:	2301      	movs	r3, #1
 800e7f8:	73bb      	strb	r3, [r7, #14]
	uint8 cmd = CMD_SINGLE_WRITE;
 800e7fa:	23c9      	movs	r3, #201	; 0xc9
 800e7fc:	737b      	strb	r3, [r7, #13]
	uint8 clockless = 0;
 800e7fe:	2300      	movs	r3, #0
 800e800:	733b      	strb	r3, [r7, #12]

_RETRY_:
	if (addr <= 0x30)
 800e802:	687b      	ldr	r3, [r7, #4]
 800e804:	2b30      	cmp	r3, #48	; 0x30
 800e806:	d804      	bhi.n	800e812 <spi_write_reg+0x2a>
	{
		/**
		NMC1000 clockless registers.
		**/
		cmd = CMD_INTERNAL_WRITE;
 800e808:	23c3      	movs	r3, #195	; 0xc3
 800e80a:	737b      	strb	r3, [r7, #13]
		clockless = 1;
 800e80c:	2301      	movs	r3, #1
 800e80e:	733b      	strb	r3, [r7, #12]
 800e810:	e003      	b.n	800e81a <spi_write_reg+0x32>
	}
	else
	{
		cmd = CMD_SINGLE_WRITE;
 800e812:	23c9      	movs	r3, #201	; 0xc9
 800e814:	737b      	strb	r3, [r7, #13]
		clockless = 0;
 800e816:	2300      	movs	r3, #0
 800e818:	733b      	strb	r3, [r7, #12]
	}

#if defined USE_OLD_SPI_SW
	result = spi_cmd(cmd, addr, u32data, 4, clockless);
 800e81a:	7b78      	ldrb	r0, [r7, #13]
 800e81c:	7b3b      	ldrb	r3, [r7, #12]
 800e81e:	9300      	str	r3, [sp, #0]
 800e820:	2304      	movs	r3, #4
 800e822:	683a      	ldr	r2, [r7, #0]
 800e824:	6879      	ldr	r1, [r7, #4]
 800e826:	f7ff fd49 	bl	800e2bc <spi_cmd>
 800e82a:	4603      	mov	r3, r0
 800e82c:	73bb      	strb	r3, [r7, #14]
	if (result != N_OK) {
 800e82e:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800e832:	2b01      	cmp	r3, #1
 800e834:	d109      	bne.n	800e84a <spi_write_reg+0x62>
		M2M_ERR("[nmi spi]: Failed cmd, write reg (%08x)...\n", (unsigned int)addr);
		goto _FAIL_;
	}

	result = spi_cmd_rsp(cmd);
 800e836:	7b7b      	ldrb	r3, [r7, #13]
 800e838:	4618      	mov	r0, r3
 800e83a:	f7ff fe93 	bl	800e564 <spi_cmd_rsp>
 800e83e:	4603      	mov	r3, r0
 800e840:	73bb      	strb	r3, [r7, #14]
	if (result != N_OK) {
 800e842:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800e846:	2b01      	cmp	r3, #1
		M2M_ERR( "[nmi spi]: Failed cmd, write reg (%08x)...\n", addr);
		goto _FAIL_;
	}

#endif
_FAIL_:
 800e848:	e000      	b.n	800e84c <spi_write_reg+0x64>
		goto _FAIL_;
 800e84a:	bf00      	nop
	if(result != N_OK)
 800e84c:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800e850:	2b01      	cmp	r3, #1
 800e852:	d017      	beq.n	800e884 <spi_write_reg+0x9c>
	{
		nm_bsp_sleep(1);
 800e854:	2001      	movs	r0, #1
 800e856:	f7fd fd7b 	bl	800c350 <nm_bsp_sleep>
		spi_cmd(CMD_RESET, 0, 0, 0, 0);
 800e85a:	2300      	movs	r3, #0
 800e85c:	9300      	str	r3, [sp, #0]
 800e85e:	2300      	movs	r3, #0
 800e860:	2200      	movs	r2, #0
 800e862:	2100      	movs	r1, #0
 800e864:	20cf      	movs	r0, #207	; 0xcf
 800e866:	f7ff fd29 	bl	800e2bc <spi_cmd>
		spi_cmd_rsp(CMD_RESET);
 800e86a:	20cf      	movs	r0, #207	; 0xcf
 800e86c:	f7ff fe7a 	bl	800e564 <spi_cmd_rsp>
		M2M_ERR("Reset and retry %d %lx %lx\n",retry,addr,u32data);
		nm_bsp_sleep(1);
 800e870:	2001      	movs	r0, #1
 800e872:	f7fd fd6d 	bl	800c350 <nm_bsp_sleep>
		retry--;
 800e876:	7bfb      	ldrb	r3, [r7, #15]
 800e878:	3b01      	subs	r3, #1
 800e87a:	73fb      	strb	r3, [r7, #15]
		if(retry) goto _RETRY_;
 800e87c:	7bfb      	ldrb	r3, [r7, #15]
 800e87e:	2b00      	cmp	r3, #0
 800e880:	d000      	beq.n	800e884 <spi_write_reg+0x9c>
 800e882:	e7be      	b.n	800e802 <spi_write_reg+0x1a>
	}

	return result;
 800e884:	f997 300e 	ldrsb.w	r3, [r7, #14]
}
 800e888:	4618      	mov	r0, r3
 800e88a:	3710      	adds	r7, #16
 800e88c:	46bd      	mov	sp, r7
 800e88e:	bd80      	pop	{r7, pc}

0800e890 <nm_spi_write>:

static sint8 nm_spi_write(uint32 addr, uint8 *buf, uint16 size)
{
 800e890:	b580      	push	{r7, lr}
 800e892:	b088      	sub	sp, #32
 800e894:	af02      	add	r7, sp, #8
 800e896:	60f8      	str	r0, [r7, #12]
 800e898:	60b9      	str	r1, [r7, #8]
 800e89a:	4613      	mov	r3, r2
 800e89c:	80fb      	strh	r3, [r7, #6]
	sint8 result;
	uint8 retry = SPI_RETRY_COUNT;
 800e89e:	230a      	movs	r3, #10
 800e8a0:	75bb      	strb	r3, [r7, #22]
	uint8 cmd = CMD_DMA_EXT_WRITE;
 800e8a2:	23c7      	movs	r3, #199	; 0xc7
 800e8a4:	757b      	strb	r3, [r7, #21]
	/**
		Command
	**/
#if defined USE_OLD_SPI_SW
	//Workaround hardware problem with single byte transfers over SPI bus
	if (size == 1)
 800e8a6:	88fb      	ldrh	r3, [r7, #6]
 800e8a8:	2b01      	cmp	r3, #1
 800e8aa:	d101      	bne.n	800e8b0 <nm_spi_write+0x20>
		size = 2;
 800e8ac:	2302      	movs	r3, #2
 800e8ae:	80fb      	strh	r3, [r7, #6]

	result = spi_cmd(cmd, addr, 0, size,0);
 800e8b0:	88fa      	ldrh	r2, [r7, #6]
 800e8b2:	7d78      	ldrb	r0, [r7, #21]
 800e8b4:	2300      	movs	r3, #0
 800e8b6:	9300      	str	r3, [sp, #0]
 800e8b8:	4613      	mov	r3, r2
 800e8ba:	2200      	movs	r2, #0
 800e8bc:	68f9      	ldr	r1, [r7, #12]
 800e8be:	f7ff fcfd 	bl	800e2bc <spi_cmd>
 800e8c2:	4603      	mov	r3, r0
 800e8c4:	75fb      	strb	r3, [r7, #23]
	if (result != N_OK) {
 800e8c6:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800e8ca:	2b01      	cmp	r3, #1
 800e8cc:	d11e      	bne.n	800e90c <nm_spi_write+0x7c>
		M2M_ERR("[nmi spi]: Failed cmd, write block (%08x)...\n", (unsigned int)addr);
		goto _FAIL_;
	}

	result = spi_cmd_rsp(cmd);
 800e8ce:	7d7b      	ldrb	r3, [r7, #21]
 800e8d0:	4618      	mov	r0, r3
 800e8d2:	f7ff fe47 	bl	800e564 <spi_cmd_rsp>
 800e8d6:	4603      	mov	r3, r0
 800e8d8:	75fb      	strb	r3, [r7, #23]
	if (result != N_OK) {
 800e8da:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800e8de:	2b01      	cmp	r3, #1
 800e8e0:	d116      	bne.n	800e910 <nm_spi_write+0x80>
#endif

	/**
		Data
	**/
	result = spi_data_write(buf, size);
 800e8e2:	88fb      	ldrh	r3, [r7, #6]
 800e8e4:	4619      	mov	r1, r3
 800e8e6:	68b8      	ldr	r0, [r7, #8]
 800e8e8:	f7ff ff0a 	bl	800e700 <spi_data_write>
 800e8ec:	4603      	mov	r3, r0
 800e8ee:	75fb      	strb	r3, [r7, #23]
	if (result != N_OK) {
 800e8f0:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800e8f4:	2b01      	cmp	r3, #1
 800e8f6:	d10d      	bne.n	800e914 <nm_spi_write+0x84>
		goto _FAIL_;
	}
	/**
		Data RESP
	**/
	result = spi_data_rsp(cmd);
 800e8f8:	7d7b      	ldrb	r3, [r7, #21]
 800e8fa:	4618      	mov	r0, r3
 800e8fc:	f7ff fdf6 	bl	800e4ec <spi_data_rsp>
 800e900:	4603      	mov	r3, r0
 800e902:	75fb      	strb	r3, [r7, #23]
	if (result != N_OK) {
 800e904:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800e908:	2b01      	cmp	r3, #1
		M2M_ERR("[nmi spi]: Failed block data write...\n");
		goto _FAIL_;
	}

_FAIL_:
 800e90a:	e004      	b.n	800e916 <nm_spi_write+0x86>
		goto _FAIL_;
 800e90c:	bf00      	nop
 800e90e:	e002      	b.n	800e916 <nm_spi_write+0x86>
		goto _FAIL_;
 800e910:	bf00      	nop
 800e912:	e000      	b.n	800e916 <nm_spi_write+0x86>
		goto _FAIL_;
 800e914:	bf00      	nop
	if(result != N_OK)
 800e916:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800e91a:	2b01      	cmp	r3, #1
 800e91c:	d017      	beq.n	800e94e <nm_spi_write+0xbe>
	{
		nm_bsp_sleep(1);
 800e91e:	2001      	movs	r0, #1
 800e920:	f7fd fd16 	bl	800c350 <nm_bsp_sleep>
		spi_cmd(CMD_RESET, 0, 0, 0, 0);
 800e924:	2300      	movs	r3, #0
 800e926:	9300      	str	r3, [sp, #0]
 800e928:	2300      	movs	r3, #0
 800e92a:	2200      	movs	r2, #0
 800e92c:	2100      	movs	r1, #0
 800e92e:	20cf      	movs	r0, #207	; 0xcf
 800e930:	f7ff fcc4 	bl	800e2bc <spi_cmd>
		spi_cmd_rsp(CMD_RESET);
 800e934:	20cf      	movs	r0, #207	; 0xcf
 800e936:	f7ff fe15 	bl	800e564 <spi_cmd_rsp>
		M2M_ERR("Reset and retry %d %lx %d\n",retry,addr,size);
		nm_bsp_sleep(1);
 800e93a:	2001      	movs	r0, #1
 800e93c:	f7fd fd08 	bl	800c350 <nm_bsp_sleep>
		retry--;
 800e940:	7dbb      	ldrb	r3, [r7, #22]
 800e942:	3b01      	subs	r3, #1
 800e944:	75bb      	strb	r3, [r7, #22]
		if(retry) goto _RETRY_;
 800e946:	7dbb      	ldrb	r3, [r7, #22]
 800e948:	2b00      	cmp	r3, #0
 800e94a:	d000      	beq.n	800e94e <nm_spi_write+0xbe>
 800e94c:	e7ab      	b.n	800e8a6 <nm_spi_write+0x16>
	}


	return result;
 800e94e:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800e952:	4618      	mov	r0, r3
 800e954:	3718      	adds	r7, #24
 800e956:	46bd      	mov	sp, r7
 800e958:	bd80      	pop	{r7, pc}

0800e95a <spi_read_reg>:

static sint8 spi_read_reg(uint32 addr, uint32 *u32data)
{
 800e95a:	b580      	push	{r7, lr}
 800e95c:	b086      	sub	sp, #24
 800e95e:	af02      	add	r7, sp, #8
 800e960:	6078      	str	r0, [r7, #4]
 800e962:	6039      	str	r1, [r7, #0]
	uint8 retry = SPI_RETRY_COUNT;
 800e964:	230a      	movs	r3, #10
 800e966:	73fb      	strb	r3, [r7, #15]
	sint8 result = N_OK;
 800e968:	2301      	movs	r3, #1
 800e96a:	73bb      	strb	r3, [r7, #14]
	uint8 cmd = CMD_SINGLE_READ;
 800e96c:	23ca      	movs	r3, #202	; 0xca
 800e96e:	737b      	strb	r3, [r7, #13]
	uint8 tmp[4];
	uint8 clockless = 0;
 800e970:	2300      	movs	r3, #0
 800e972:	733b      	strb	r3, [r7, #12]

_RETRY_:

	if (addr <= 0xff)
 800e974:	687b      	ldr	r3, [r7, #4]
 800e976:	2bff      	cmp	r3, #255	; 0xff
 800e978:	d804      	bhi.n	800e984 <spi_read_reg+0x2a>
	{
		/**
		NMC1000 clockless registers.
		**/
		cmd = CMD_INTERNAL_READ;
 800e97a:	23c4      	movs	r3, #196	; 0xc4
 800e97c:	737b      	strb	r3, [r7, #13]
		clockless = 1;
 800e97e:	2301      	movs	r3, #1
 800e980:	733b      	strb	r3, [r7, #12]
 800e982:	e003      	b.n	800e98c <spi_read_reg+0x32>
	}
	else
	{
		cmd = CMD_SINGLE_READ;
 800e984:	23ca      	movs	r3, #202	; 0xca
 800e986:	737b      	strb	r3, [r7, #13]
		clockless = 0;
 800e988:	2300      	movs	r3, #0
 800e98a:	733b      	strb	r3, [r7, #12]
	}

#if defined USE_OLD_SPI_SW
	result = spi_cmd(cmd, addr, 0, 4, clockless);
 800e98c:	7b78      	ldrb	r0, [r7, #13]
 800e98e:	7b3b      	ldrb	r3, [r7, #12]
 800e990:	9300      	str	r3, [sp, #0]
 800e992:	2304      	movs	r3, #4
 800e994:	2200      	movs	r2, #0
 800e996:	6879      	ldr	r1, [r7, #4]
 800e998:	f7ff fc90 	bl	800e2bc <spi_cmd>
 800e99c:	4603      	mov	r3, r0
 800e99e:	73bb      	strb	r3, [r7, #14]
	if (result != N_OK) {
 800e9a0:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800e9a4:	2b01      	cmp	r3, #1
 800e9a6:	d124      	bne.n	800e9f2 <spi_read_reg+0x98>
		M2M_ERR("[nmi spi]: Failed cmd, read reg (%08x)...\n", (unsigned int)addr);
		goto _FAIL_;
	}

	result = spi_cmd_rsp(cmd);
 800e9a8:	7b7b      	ldrb	r3, [r7, #13]
 800e9aa:	4618      	mov	r0, r3
 800e9ac:	f7ff fdda 	bl	800e564 <spi_cmd_rsp>
 800e9b0:	4603      	mov	r3, r0
 800e9b2:	73bb      	strb	r3, [r7, #14]
	if (result != N_OK) {
 800e9b4:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800e9b8:	2b01      	cmp	r3, #1
 800e9ba:	d11c      	bne.n	800e9f6 <spi_read_reg+0x9c>
		M2M_ERR("[nmi spi]: Failed cmd response, read reg (%08x)...\n", (unsigned int)addr);
		goto _FAIL_;
	}

	/* to avoid endianess issues */
	result = spi_data_read(&tmp[0], 4, clockless);
 800e9bc:	7b3a      	ldrb	r2, [r7, #12]
 800e9be:	f107 0308 	add.w	r3, r7, #8
 800e9c2:	2104      	movs	r1, #4
 800e9c4:	4618      	mov	r0, r3
 800e9c6:	f7ff fe23 	bl	800e610 <spi_data_read>
 800e9ca:	4603      	mov	r3, r0
 800e9cc:	73bb      	strb	r3, [r7, #14]
	if (result != N_OK) {
 800e9ce:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800e9d2:	2b01      	cmp	r3, #1
 800e9d4:	d111      	bne.n	800e9fa <spi_read_reg+0xa0>
		goto _FAIL_;
	}

#endif

	*u32data = tmp[0] |
 800e9d6:	7a3b      	ldrb	r3, [r7, #8]
 800e9d8:	461a      	mov	r2, r3
		((uint32)tmp[1] << 8) |
 800e9da:	7a7b      	ldrb	r3, [r7, #9]
 800e9dc:	021b      	lsls	r3, r3, #8
	*u32data = tmp[0] |
 800e9de:	431a      	orrs	r2, r3
		((uint32)tmp[2] << 16) |
 800e9e0:	7abb      	ldrb	r3, [r7, #10]
 800e9e2:	041b      	lsls	r3, r3, #16
		((uint32)tmp[1] << 8) |
 800e9e4:	431a      	orrs	r2, r3
		((uint32)tmp[3] << 24);
 800e9e6:	7afb      	ldrb	r3, [r7, #11]
 800e9e8:	061b      	lsls	r3, r3, #24
		((uint32)tmp[2] << 16) |
 800e9ea:	431a      	orrs	r2, r3
	*u32data = tmp[0] |
 800e9ec:	683b      	ldr	r3, [r7, #0]
 800e9ee:	601a      	str	r2, [r3, #0]
 800e9f0:	e004      	b.n	800e9fc <spi_read_reg+0xa2>
		goto _FAIL_;
 800e9f2:	bf00      	nop
 800e9f4:	e002      	b.n	800e9fc <spi_read_reg+0xa2>
		goto _FAIL_;
 800e9f6:	bf00      	nop
 800e9f8:	e000      	b.n	800e9fc <spi_read_reg+0xa2>
		goto _FAIL_;
 800e9fa:	bf00      	nop

_FAIL_:
	if(result != N_OK)
 800e9fc:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800ea00:	2b01      	cmp	r3, #1
 800ea02:	d017      	beq.n	800ea34 <spi_read_reg+0xda>
	{

		nm_bsp_sleep(1);
 800ea04:	2001      	movs	r0, #1
 800ea06:	f7fd fca3 	bl	800c350 <nm_bsp_sleep>
		spi_cmd(CMD_RESET, 0, 0, 0, 0);
 800ea0a:	2300      	movs	r3, #0
 800ea0c:	9300      	str	r3, [sp, #0]
 800ea0e:	2300      	movs	r3, #0
 800ea10:	2200      	movs	r2, #0
 800ea12:	2100      	movs	r1, #0
 800ea14:	20cf      	movs	r0, #207	; 0xcf
 800ea16:	f7ff fc51 	bl	800e2bc <spi_cmd>
		spi_cmd_rsp(CMD_RESET);
 800ea1a:	20cf      	movs	r0, #207	; 0xcf
 800ea1c:	f7ff fda2 	bl	800e564 <spi_cmd_rsp>
		M2M_ERR("Reset and retry %d %lx\n",retry,addr);
		nm_bsp_sleep(1);
 800ea20:	2001      	movs	r0, #1
 800ea22:	f7fd fc95 	bl	800c350 <nm_bsp_sleep>
		retry--;
 800ea26:	7bfb      	ldrb	r3, [r7, #15]
 800ea28:	3b01      	subs	r3, #1
 800ea2a:	73fb      	strb	r3, [r7, #15]
		if(retry) goto _RETRY_;
 800ea2c:	7bfb      	ldrb	r3, [r7, #15]
 800ea2e:	2b00      	cmp	r3, #0
 800ea30:	d000      	beq.n	800ea34 <spi_read_reg+0xda>
 800ea32:	e79f      	b.n	800e974 <spi_read_reg+0x1a>
	}

	return result;
 800ea34:	f997 300e 	ldrsb.w	r3, [r7, #14]
}
 800ea38:	4618      	mov	r0, r3
 800ea3a:	3710      	adds	r7, #16
 800ea3c:	46bd      	mov	sp, r7
 800ea3e:	bd80      	pop	{r7, pc}

0800ea40 <nm_spi_read>:

static sint8 nm_spi_read(uint32 addr, uint8 *buf, uint16 size)
{
 800ea40:	b580      	push	{r7, lr}
 800ea42:	b088      	sub	sp, #32
 800ea44:	af02      	add	r7, sp, #8
 800ea46:	60f8      	str	r0, [r7, #12]
 800ea48:	60b9      	str	r1, [r7, #8]
 800ea4a:	4613      	mov	r3, r2
 800ea4c:	80fb      	strh	r3, [r7, #6]
	uint8 cmd = CMD_DMA_EXT_READ;
 800ea4e:	23c8      	movs	r3, #200	; 0xc8
 800ea50:	753b      	strb	r3, [r7, #20]
	sint8 result;
	uint8 retry = SPI_RETRY_COUNT;
 800ea52:	230a      	movs	r3, #10
 800ea54:	75bb      	strb	r3, [r7, #22]
#if defined USE_OLD_SPI_SW
	uint8 tmp[2];
	uint8 single_byte_workaround = 0;
 800ea56:	2300      	movs	r3, #0
 800ea58:	757b      	strb	r3, [r7, #21]

	/**
		Command
	**/
#if defined USE_OLD_SPI_SW
	if (size == 1)
 800ea5a:	88fb      	ldrh	r3, [r7, #6]
 800ea5c:	2b01      	cmp	r3, #1
 800ea5e:	d103      	bne.n	800ea68 <nm_spi_read+0x28>
	{
		//Workaround hardware problem with single byte transfers over SPI bus
		size = 2;
 800ea60:	2302      	movs	r3, #2
 800ea62:	80fb      	strh	r3, [r7, #6]
		single_byte_workaround = 1;
 800ea64:	2301      	movs	r3, #1
 800ea66:	757b      	strb	r3, [r7, #21]
	}
	result = spi_cmd(cmd, addr, 0, size,0);
 800ea68:	88fa      	ldrh	r2, [r7, #6]
 800ea6a:	7d38      	ldrb	r0, [r7, #20]
 800ea6c:	2300      	movs	r3, #0
 800ea6e:	9300      	str	r3, [sp, #0]
 800ea70:	4613      	mov	r3, r2
 800ea72:	2200      	movs	r2, #0
 800ea74:	68f9      	ldr	r1, [r7, #12]
 800ea76:	f7ff fc21 	bl	800e2bc <spi_cmd>
 800ea7a:	4603      	mov	r3, r0
 800ea7c:	75fb      	strb	r3, [r7, #23]
	if (result != N_OK) {
 800ea7e:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800ea82:	2b01      	cmp	r3, #1
 800ea84:	d125      	bne.n	800ead2 <nm_spi_read+0x92>
		M2M_ERR("[nmi spi]: Failed cmd, read block (%08x)...\n", (unsigned int)addr);
		goto _FAIL_;
	}

	result = spi_cmd_rsp(cmd);
 800ea86:	7d3b      	ldrb	r3, [r7, #20]
 800ea88:	4618      	mov	r0, r3
 800ea8a:	f7ff fd6b 	bl	800e564 <spi_cmd_rsp>
 800ea8e:	4603      	mov	r3, r0
 800ea90:	75fb      	strb	r3, [r7, #23]
	if (result != N_OK) {
 800ea92:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800ea96:	2b01      	cmp	r3, #1
 800ea98:	d11d      	bne.n	800ead6 <nm_spi_read+0x96>
	}

	/**
		Data
	**/
	if (single_byte_workaround)
 800ea9a:	7d7b      	ldrb	r3, [r7, #21]
 800ea9c:	2b00      	cmp	r3, #0
 800ea9e:	d00c      	beq.n	800eaba <nm_spi_read+0x7a>
	{
		result = spi_data_read(tmp, size,0);
 800eaa0:	88f9      	ldrh	r1, [r7, #6]
 800eaa2:	f107 0310 	add.w	r3, r7, #16
 800eaa6:	2200      	movs	r2, #0
 800eaa8:	4618      	mov	r0, r3
 800eaaa:	f7ff fdb1 	bl	800e610 <spi_data_read>
 800eaae:	4603      	mov	r3, r0
 800eab0:	75fb      	strb	r3, [r7, #23]
		buf[0] = tmp[0];
 800eab2:	7c3a      	ldrb	r2, [r7, #16]
 800eab4:	68bb      	ldr	r3, [r7, #8]
 800eab6:	701a      	strb	r2, [r3, #0]
 800eab8:	e007      	b.n	800eaca <nm_spi_read+0x8a>
	}
	else
		result = spi_data_read(buf, size,0);
 800eaba:	88fb      	ldrh	r3, [r7, #6]
 800eabc:	2200      	movs	r2, #0
 800eabe:	4619      	mov	r1, r3
 800eac0:	68b8      	ldr	r0, [r7, #8]
 800eac2:	f7ff fda5 	bl	800e610 <spi_data_read>
 800eac6:	4603      	mov	r3, r0
 800eac8:	75fb      	strb	r3, [r7, #23]

	if (result != N_OK) {
 800eaca:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800eace:	2b01      	cmp	r3, #1
		M2M_ERR("[nmi spi]: Failed cmd, read block (%08x)...\n", addr);
		goto _FAIL_;
	}
#endif

_FAIL_:
 800ead0:	e002      	b.n	800ead8 <nm_spi_read+0x98>
		goto _FAIL_;
 800ead2:	bf00      	nop
 800ead4:	e000      	b.n	800ead8 <nm_spi_read+0x98>
		goto _FAIL_;
 800ead6:	bf00      	nop
	if(result != N_OK)
 800ead8:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800eadc:	2b01      	cmp	r3, #1
 800eade:	d017      	beq.n	800eb10 <nm_spi_read+0xd0>
	{
		nm_bsp_sleep(1);
 800eae0:	2001      	movs	r0, #1
 800eae2:	f7fd fc35 	bl	800c350 <nm_bsp_sleep>
		spi_cmd(CMD_RESET, 0, 0, 0, 0);
 800eae6:	2300      	movs	r3, #0
 800eae8:	9300      	str	r3, [sp, #0]
 800eaea:	2300      	movs	r3, #0
 800eaec:	2200      	movs	r2, #0
 800eaee:	2100      	movs	r1, #0
 800eaf0:	20cf      	movs	r0, #207	; 0xcf
 800eaf2:	f7ff fbe3 	bl	800e2bc <spi_cmd>
		spi_cmd_rsp(CMD_RESET);
 800eaf6:	20cf      	movs	r0, #207	; 0xcf
 800eaf8:	f7ff fd34 	bl	800e564 <spi_cmd_rsp>
		M2M_ERR("Reset and retry %d %lx %d\n",retry,addr,size);
		nm_bsp_sleep(1);
 800eafc:	2001      	movs	r0, #1
 800eafe:	f7fd fc27 	bl	800c350 <nm_bsp_sleep>
		retry--;
 800eb02:	7dbb      	ldrb	r3, [r7, #22]
 800eb04:	3b01      	subs	r3, #1
 800eb06:	75bb      	strb	r3, [r7, #22]
		if(retry) goto _RETRY_;
 800eb08:	7dbb      	ldrb	r3, [r7, #22]
 800eb0a:	2b00      	cmp	r3, #0
 800eb0c:	d000      	beq.n	800eb10 <nm_spi_read+0xd0>
 800eb0e:	e7a4      	b.n	800ea5a <nm_spi_read+0x1a>
	}

	return result;
 800eb10:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800eb14:	4618      	mov	r0, r3
 800eb16:	3718      	adds	r7, #24
 800eb18:	46bd      	mov	sp, r7
 800eb1a:	bd80      	pop	{r7, pc}

0800eb1c <nm_spi_reset>:
	}
	nm_spi_write_reg(SPI_BASE+0x24, val32);
}

sint8 nm_spi_reset(void)
{
 800eb1c:	b580      	push	{r7, lr}
 800eb1e:	b082      	sub	sp, #8
 800eb20:	af02      	add	r7, sp, #8
	spi_cmd(CMD_RESET, 0, 0, 0, 0);
 800eb22:	2300      	movs	r3, #0
 800eb24:	9300      	str	r3, [sp, #0]
 800eb26:	2300      	movs	r3, #0
 800eb28:	2200      	movs	r2, #0
 800eb2a:	2100      	movs	r1, #0
 800eb2c:	20cf      	movs	r0, #207	; 0xcf
 800eb2e:	f7ff fbc5 	bl	800e2bc <spi_cmd>
	spi_cmd_rsp(CMD_RESET);
 800eb32:	20cf      	movs	r0, #207	; 0xcf
 800eb34:	f7ff fd16 	bl	800e564 <spi_cmd_rsp>
	return M2M_SUCCESS;
 800eb38:	2300      	movs	r3, #0
}
 800eb3a:	4618      	mov	r0, r3
 800eb3c:	46bd      	mov	sp, r7
 800eb3e:	bd80      	pop	{r7, pc}

0800eb40 <nm_spi_init>:
*	@author	M. Abdelmawla
*	@date	11 July 2012
*	@version	1.0
*/
sint8 nm_spi_init(void)
{
 800eb40:	b580      	push	{r7, lr}
 800eb42:	b082      	sub	sp, #8
 800eb44:	af00      	add	r7, sp, #0
	uint32 chipid;
	uint32 reg = 0;
 800eb46:	2300      	movs	r3, #0
 800eb48:	603b      	str	r3, [r7, #0]


	/**
		configure protocol
	**/
	gu8Crc_off = 0;
 800eb4a:	4b24      	ldr	r3, [pc, #144]	; (800ebdc <nm_spi_init+0x9c>)
 800eb4c:	2200      	movs	r2, #0
 800eb4e:	701a      	strb	r2, [r3, #0]

	// TODO: We can remove the CRC trials if there is a definite way to reset
	// the SPI to it's initial value.
	if (!spi_read_reg(NMI_SPI_PROTOCOL_CONFIG, &reg)) {
 800eb50:	463b      	mov	r3, r7
 800eb52:	4619      	mov	r1, r3
 800eb54:	f64e 0024 	movw	r0, #59428	; 0xe824
 800eb58:	f7ff feff 	bl	800e95a <spi_read_reg>
 800eb5c:	4603      	mov	r3, r0
 800eb5e:	2b00      	cmp	r3, #0
 800eb60:	d10d      	bne.n	800eb7e <nm_spi_init+0x3e>
		/* Read failed. Try with CRC off. This might happen when module
		is removed but chip isn't reset*/
		gu8Crc_off = 1;
 800eb62:	4b1e      	ldr	r3, [pc, #120]	; (800ebdc <nm_spi_init+0x9c>)
 800eb64:	2201      	movs	r2, #1
 800eb66:	701a      	strb	r2, [r3, #0]
		M2M_ERR("[nmi spi]: Failed internal read protocol with CRC on, retyring with CRC off...\n");
		if (!spi_read_reg(NMI_SPI_PROTOCOL_CONFIG, &reg)){
 800eb68:	463b      	mov	r3, r7
 800eb6a:	4619      	mov	r1, r3
 800eb6c:	f64e 0024 	movw	r0, #59428	; 0xe824
 800eb70:	f7ff fef3 	bl	800e95a <spi_read_reg>
 800eb74:	4603      	mov	r3, r0
 800eb76:	2b00      	cmp	r3, #0
 800eb78:	d101      	bne.n	800eb7e <nm_spi_init+0x3e>
			// Reaad failed with both CRC on and off, something went bad
			M2M_ERR( "[nmi spi]: Failed internal read protocol...\n");
			return 0;
 800eb7a:	2300      	movs	r3, #0
 800eb7c:	e02a      	b.n	800ebd4 <nm_spi_init+0x94>
		}
	}
	if(gu8Crc_off == 0)
 800eb7e:	4b17      	ldr	r3, [pc, #92]	; (800ebdc <nm_spi_init+0x9c>)
 800eb80:	781b      	ldrb	r3, [r3, #0]
 800eb82:	2b00      	cmp	r3, #0
 800eb84:	d119      	bne.n	800ebba <nm_spi_init+0x7a>
	{
		reg &= ~0xc;	/* disable crc checking */
 800eb86:	683b      	ldr	r3, [r7, #0]
 800eb88:	f023 030c 	bic.w	r3, r3, #12
 800eb8c:	603b      	str	r3, [r7, #0]
		reg &= ~0x70;
 800eb8e:	683b      	ldr	r3, [r7, #0]
 800eb90:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800eb94:	603b      	str	r3, [r7, #0]
		reg |= (0x5 << 4);
 800eb96:	683b      	ldr	r3, [r7, #0]
 800eb98:	f043 0350 	orr.w	r3, r3, #80	; 0x50
 800eb9c:	603b      	str	r3, [r7, #0]
		if (!spi_write_reg(NMI_SPI_PROTOCOL_CONFIG, reg)) {
 800eb9e:	683b      	ldr	r3, [r7, #0]
 800eba0:	4619      	mov	r1, r3
 800eba2:	f64e 0024 	movw	r0, #59428	; 0xe824
 800eba6:	f7ff fe1f 	bl	800e7e8 <spi_write_reg>
 800ebaa:	4603      	mov	r3, r0
 800ebac:	2b00      	cmp	r3, #0
 800ebae:	d101      	bne.n	800ebb4 <nm_spi_init+0x74>
			M2M_ERR( "[nmi spi]: Failed internal write protocol reg...\n");
			return 0;
 800ebb0:	2300      	movs	r3, #0
 800ebb2:	e00f      	b.n	800ebd4 <nm_spi_init+0x94>
		}
		gu8Crc_off = 1;
 800ebb4:	4b09      	ldr	r3, [pc, #36]	; (800ebdc <nm_spi_init+0x9c>)
 800ebb6:	2201      	movs	r2, #1
 800ebb8:	701a      	strb	r2, [r3, #0]
	}

	/**
		make sure can read back chip id correctly
	**/
	if (!spi_read_reg(0x1000, &chipid)) {
 800ebba:	1d3b      	adds	r3, r7, #4
 800ebbc:	4619      	mov	r1, r3
 800ebbe:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 800ebc2:	f7ff feca 	bl	800e95a <spi_read_reg>
 800ebc6:	4603      	mov	r3, r0
 800ebc8:	2b00      	cmp	r3, #0
 800ebca:	d102      	bne.n	800ebd2 <nm_spi_init+0x92>
		M2M_ERR("[nmi spi]: Fail cmd read chip id...\n");
		return M2M_ERR_BUS_FAIL;
 800ebcc:	f06f 0305 	mvn.w	r3, #5
 800ebd0:	e000      	b.n	800ebd4 <nm_spi_init+0x94>

	M2M_DBG("[nmi spi]: chipid (%08x)\n", (unsigned int)chipid);
	//spi_init_pkt_sz();


	return M2M_SUCCESS;
 800ebd2:	2300      	movs	r3, #0
}
 800ebd4:	4618      	mov	r0, r3
 800ebd6:	3708      	adds	r7, #8
 800ebd8:	46bd      	mov	sp, r7
 800ebda:	bd80      	pop	{r7, pc}
 800ebdc:	240009e4 	.word	0x240009e4

0800ebe0 <nm_spi_deinit>:
*	@author	Samer Sarhan
*	@date	27 Feb 2015
*	@version	1.0
*/
sint8 nm_spi_deinit(void)
{
 800ebe0:	b480      	push	{r7}
 800ebe2:	af00      	add	r7, sp, #0
	gu8Crc_off = 0;
 800ebe4:	4b04      	ldr	r3, [pc, #16]	; (800ebf8 <nm_spi_deinit+0x18>)
 800ebe6:	2200      	movs	r2, #0
 800ebe8:	701a      	strb	r2, [r3, #0]
	return M2M_SUCCESS;
 800ebea:	2300      	movs	r3, #0
}
 800ebec:	4618      	mov	r0, r3
 800ebee:	46bd      	mov	sp, r7
 800ebf0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ebf4:	4770      	bx	lr
 800ebf6:	bf00      	nop
 800ebf8:	240009e4 	.word	0x240009e4

0800ebfc <nm_spi_read_reg>:
*	@author	M. Abdelmawla
*	@date	11 July 2012
*	@version	1.0
*/
uint32 nm_spi_read_reg(uint32 u32Addr)
{
 800ebfc:	b580      	push	{r7, lr}
 800ebfe:	b084      	sub	sp, #16
 800ec00:	af00      	add	r7, sp, #0
 800ec02:	6078      	str	r0, [r7, #4]
	uint32 u32Val;

	spi_read_reg(u32Addr, &u32Val);
 800ec04:	f107 030c 	add.w	r3, r7, #12
 800ec08:	4619      	mov	r1, r3
 800ec0a:	6878      	ldr	r0, [r7, #4]
 800ec0c:	f7ff fea5 	bl	800e95a <spi_read_reg>

	return u32Val;
 800ec10:	68fb      	ldr	r3, [r7, #12]
}
 800ec12:	4618      	mov	r0, r3
 800ec14:	3710      	adds	r7, #16
 800ec16:	46bd      	mov	sp, r7
 800ec18:	bd80      	pop	{r7, pc}

0800ec1a <nm_spi_read_reg_with_ret>:
*	@author	M. Abdelmawla
*	@date	11 July 2012
*	@version	1.0
*/
sint8 nm_spi_read_reg_with_ret(uint32 u32Addr, uint32* pu32RetVal)
{
 800ec1a:	b580      	push	{r7, lr}
 800ec1c:	b084      	sub	sp, #16
 800ec1e:	af00      	add	r7, sp, #0
 800ec20:	6078      	str	r0, [r7, #4]
 800ec22:	6039      	str	r1, [r7, #0]
	sint8 s8Ret;

	s8Ret = spi_read_reg(u32Addr,pu32RetVal);
 800ec24:	6839      	ldr	r1, [r7, #0]
 800ec26:	6878      	ldr	r0, [r7, #4]
 800ec28:	f7ff fe97 	bl	800e95a <spi_read_reg>
 800ec2c:	4603      	mov	r3, r0
 800ec2e:	73fb      	strb	r3, [r7, #15]

	if(N_OK == s8Ret) s8Ret = M2M_SUCCESS;
 800ec30:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800ec34:	2b01      	cmp	r3, #1
 800ec36:	d102      	bne.n	800ec3e <nm_spi_read_reg_with_ret+0x24>
 800ec38:	2300      	movs	r3, #0
 800ec3a:	73fb      	strb	r3, [r7, #15]
 800ec3c:	e001      	b.n	800ec42 <nm_spi_read_reg_with_ret+0x28>
	else s8Ret = M2M_ERR_BUS_FAIL;
 800ec3e:	23fa      	movs	r3, #250	; 0xfa
 800ec40:	73fb      	strb	r3, [r7, #15]

	return s8Ret;
 800ec42:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800ec46:	4618      	mov	r0, r3
 800ec48:	3710      	adds	r7, #16
 800ec4a:	46bd      	mov	sp, r7
 800ec4c:	bd80      	pop	{r7, pc}

0800ec4e <nm_spi_write_reg>:
*	@author	M. Abdelmawla
*	@date	11 July 2012
*	@version	1.0
*/
sint8 nm_spi_write_reg(uint32 u32Addr, uint32 u32Val)
{
 800ec4e:	b580      	push	{r7, lr}
 800ec50:	b084      	sub	sp, #16
 800ec52:	af00      	add	r7, sp, #0
 800ec54:	6078      	str	r0, [r7, #4]
 800ec56:	6039      	str	r1, [r7, #0]
	sint8 s8Ret;

	s8Ret = spi_write_reg(u32Addr, u32Val);
 800ec58:	6839      	ldr	r1, [r7, #0]
 800ec5a:	6878      	ldr	r0, [r7, #4]
 800ec5c:	f7ff fdc4 	bl	800e7e8 <spi_write_reg>
 800ec60:	4603      	mov	r3, r0
 800ec62:	73fb      	strb	r3, [r7, #15]

	if(N_OK == s8Ret) s8Ret = M2M_SUCCESS;
 800ec64:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800ec68:	2b01      	cmp	r3, #1
 800ec6a:	d102      	bne.n	800ec72 <nm_spi_write_reg+0x24>
 800ec6c:	2300      	movs	r3, #0
 800ec6e:	73fb      	strb	r3, [r7, #15]
 800ec70:	e001      	b.n	800ec76 <nm_spi_write_reg+0x28>
	else s8Ret = M2M_ERR_BUS_FAIL;
 800ec72:	23fa      	movs	r3, #250	; 0xfa
 800ec74:	73fb      	strb	r3, [r7, #15]

	return s8Ret;
 800ec76:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800ec7a:	4618      	mov	r0, r3
 800ec7c:	3710      	adds	r7, #16
 800ec7e:	46bd      	mov	sp, r7
 800ec80:	bd80      	pop	{r7, pc}

0800ec82 <nm_spi_read_block>:
*	@author	M. Abdelmawla
*	@date	11 July 2012
*	@version	1.0
*/
sint8 nm_spi_read_block(uint32 u32Addr, uint8 *puBuf, uint16 u16Sz)
{
 800ec82:	b580      	push	{r7, lr}
 800ec84:	b086      	sub	sp, #24
 800ec86:	af00      	add	r7, sp, #0
 800ec88:	60f8      	str	r0, [r7, #12]
 800ec8a:	60b9      	str	r1, [r7, #8]
 800ec8c:	4613      	mov	r3, r2
 800ec8e:	80fb      	strh	r3, [r7, #6]
	sint8 s8Ret;

	s8Ret = nm_spi_read(u32Addr, puBuf, u16Sz);
 800ec90:	88fb      	ldrh	r3, [r7, #6]
 800ec92:	461a      	mov	r2, r3
 800ec94:	68b9      	ldr	r1, [r7, #8]
 800ec96:	68f8      	ldr	r0, [r7, #12]
 800ec98:	f7ff fed2 	bl	800ea40 <nm_spi_read>
 800ec9c:	4603      	mov	r3, r0
 800ec9e:	75fb      	strb	r3, [r7, #23]

	if(N_OK == s8Ret) s8Ret = M2M_SUCCESS;
 800eca0:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800eca4:	2b01      	cmp	r3, #1
 800eca6:	d102      	bne.n	800ecae <nm_spi_read_block+0x2c>
 800eca8:	2300      	movs	r3, #0
 800ecaa:	75fb      	strb	r3, [r7, #23]
 800ecac:	e001      	b.n	800ecb2 <nm_spi_read_block+0x30>
	else s8Ret = M2M_ERR_BUS_FAIL;
 800ecae:	23fa      	movs	r3, #250	; 0xfa
 800ecb0:	75fb      	strb	r3, [r7, #23]

	return s8Ret;
 800ecb2:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800ecb6:	4618      	mov	r0, r3
 800ecb8:	3718      	adds	r7, #24
 800ecba:	46bd      	mov	sp, r7
 800ecbc:	bd80      	pop	{r7, pc}

0800ecbe <nm_spi_write_block>:
*	@author	M. Abdelmawla
*	@date	11 July 2012
*	@version	1.0
*/
sint8 nm_spi_write_block(uint32 u32Addr, uint8 *puBuf, uint16 u16Sz)
{
 800ecbe:	b580      	push	{r7, lr}
 800ecc0:	b086      	sub	sp, #24
 800ecc2:	af00      	add	r7, sp, #0
 800ecc4:	60f8      	str	r0, [r7, #12]
 800ecc6:	60b9      	str	r1, [r7, #8]
 800ecc8:	4613      	mov	r3, r2
 800ecca:	80fb      	strh	r3, [r7, #6]
	sint8 s8Ret;

	s8Ret = nm_spi_write(u32Addr, puBuf, u16Sz);
 800eccc:	88fb      	ldrh	r3, [r7, #6]
 800ecce:	461a      	mov	r2, r3
 800ecd0:	68b9      	ldr	r1, [r7, #8]
 800ecd2:	68f8      	ldr	r0, [r7, #12]
 800ecd4:	f7ff fddc 	bl	800e890 <nm_spi_write>
 800ecd8:	4603      	mov	r3, r0
 800ecda:	75fb      	strb	r3, [r7, #23]

	if(N_OK == s8Ret) s8Ret = M2M_SUCCESS;
 800ecdc:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800ece0:	2b01      	cmp	r3, #1
 800ece2:	d102      	bne.n	800ecea <nm_spi_write_block+0x2c>
 800ece4:	2300      	movs	r3, #0
 800ece6:	75fb      	strb	r3, [r7, #23]
 800ece8:	e001      	b.n	800ecee <nm_spi_write_block+0x30>
	else s8Ret = M2M_ERR_BUS_FAIL;
 800ecea:	23fa      	movs	r3, #250	; 0xfa
 800ecec:	75fb      	strb	r3, [r7, #23]

	return s8Ret;
 800ecee:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800ecf2:	4618      	mov	r0, r3
 800ecf4:	3718      	adds	r7, #24
 800ecf6:	46bd      	mov	sp, r7
 800ecf8:	bd80      	pop	{r7, pc}
	...

0800ecfc <Socket_ReadSocketData>:
Date
		17 July 2012
*********************************************************************/
NMI_API void Socket_ReadSocketData(SOCKET sock, tstrSocketRecvMsg *pstrRecv,uint8 u8SocketMsg,
								  uint32 u32StartAddress,uint16 u16ReadCount)
{
 800ecfc:	b580      	push	{r7, lr}
 800ecfe:	b088      	sub	sp, #32
 800ed00:	af00      	add	r7, sp, #0
 800ed02:	60b9      	str	r1, [r7, #8]
 800ed04:	607b      	str	r3, [r7, #4]
 800ed06:	4603      	mov	r3, r0
 800ed08:	73fb      	strb	r3, [r7, #15]
 800ed0a:	4613      	mov	r3, r2
 800ed0c:	73bb      	strb	r3, [r7, #14]
	if((u16ReadCount > 0) && (gastrSockets[sock].pu8UserBuffer != NULL) && (gastrSockets[sock].u16UserBufferSize > 0) && (gastrSockets[sock].bIsUsed == 1))
 800ed0e:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 800ed10:	2b00      	cmp	r3, #0
 800ed12:	f000 808d 	beq.w	800ee30 <Socket_ReadSocketData+0x134>
 800ed16:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800ed1a:	4a47      	ldr	r2, [pc, #284]	; (800ee38 <Socket_ReadSocketData+0x13c>)
 800ed1c:	011b      	lsls	r3, r3, #4
 800ed1e:	4413      	add	r3, r2
 800ed20:	681b      	ldr	r3, [r3, #0]
 800ed22:	2b00      	cmp	r3, #0
 800ed24:	f000 8084 	beq.w	800ee30 <Socket_ReadSocketData+0x134>
 800ed28:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800ed2c:	4a42      	ldr	r2, [pc, #264]	; (800ee38 <Socket_ReadSocketData+0x13c>)
 800ed2e:	011b      	lsls	r3, r3, #4
 800ed30:	4413      	add	r3, r2
 800ed32:	3304      	adds	r3, #4
 800ed34:	881b      	ldrh	r3, [r3, #0]
 800ed36:	b29b      	uxth	r3, r3
 800ed38:	2b00      	cmp	r3, #0
 800ed3a:	d079      	beq.n	800ee30 <Socket_ReadSocketData+0x134>
 800ed3c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800ed40:	4a3d      	ldr	r2, [pc, #244]	; (800ee38 <Socket_ReadSocketData+0x13c>)
 800ed42:	011b      	lsls	r3, r3, #4
 800ed44:	4413      	add	r3, r2
 800ed46:	330a      	adds	r3, #10
 800ed48:	781b      	ldrb	r3, [r3, #0]
 800ed4a:	b2db      	uxtb	r3, r3
 800ed4c:	2b01      	cmp	r3, #1
 800ed4e:	d16f      	bne.n	800ee30 <Socket_ReadSocketData+0x134>
	{
		uint32	u32Address = u32StartAddress;
 800ed50:	687b      	ldr	r3, [r7, #4]
 800ed52:	61fb      	str	r3, [r7, #28]
		uint16	u16Read;
		sint16	s16Diff;
		uint8	u8SetRxDone;

		pstrRecv->u16RemainingSize = u16ReadCount;
 800ed54:	68bb      	ldr	r3, [r7, #8]
 800ed56:	8d3a      	ldrh	r2, [r7, #40]	; 0x28
 800ed58:	80da      	strh	r2, [r3, #6]
		do
		{
			u8SetRxDone = 1;
 800ed5a:	2301      	movs	r3, #1
 800ed5c:	767b      	strb	r3, [r7, #25]
			u16Read = u16ReadCount;
 800ed5e:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 800ed60:	837b      	strh	r3, [r7, #26]
			s16Diff	= u16Read - gastrSockets[sock].u16UserBufferSize;
 800ed62:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800ed66:	4a34      	ldr	r2, [pc, #208]	; (800ee38 <Socket_ReadSocketData+0x13c>)
 800ed68:	011b      	lsls	r3, r3, #4
 800ed6a:	4413      	add	r3, r2
 800ed6c:	3304      	adds	r3, #4
 800ed6e:	881b      	ldrh	r3, [r3, #0]
 800ed70:	b29b      	uxth	r3, r3
 800ed72:	8b7a      	ldrh	r2, [r7, #26]
 800ed74:	1ad3      	subs	r3, r2, r3
 800ed76:	b29b      	uxth	r3, r3
 800ed78:	82fb      	strh	r3, [r7, #22]
			if(s16Diff > 0)
 800ed7a:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 800ed7e:	2b00      	cmp	r3, #0
 800ed80:	dd09      	ble.n	800ed96 <Socket_ReadSocketData+0x9a>
			{
				u8SetRxDone = 0;
 800ed82:	2300      	movs	r3, #0
 800ed84:	767b      	strb	r3, [r7, #25]
				u16Read		= gastrSockets[sock].u16UserBufferSize;
 800ed86:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800ed8a:	4a2b      	ldr	r2, [pc, #172]	; (800ee38 <Socket_ReadSocketData+0x13c>)
 800ed8c:	011b      	lsls	r3, r3, #4
 800ed8e:	4413      	add	r3, r2
 800ed90:	3304      	adds	r3, #4
 800ed92:	881b      	ldrh	r3, [r3, #0]
 800ed94:	837b      	strh	r3, [r7, #26]
			}

			if(hif_receive(u32Address, gastrSockets[sock].pu8UserBuffer, u16Read, u8SetRxDone) == M2M_SUCCESS)
 800ed96:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800ed9a:	4a27      	ldr	r2, [pc, #156]	; (800ee38 <Socket_ReadSocketData+0x13c>)
 800ed9c:	011b      	lsls	r3, r3, #4
 800ed9e:	4413      	add	r3, r2
 800eda0:	6819      	ldr	r1, [r3, #0]
 800eda2:	7e7b      	ldrb	r3, [r7, #25]
 800eda4:	8b7a      	ldrh	r2, [r7, #26]
 800eda6:	69f8      	ldr	r0, [r7, #28]
 800eda8:	f7fe f8fa 	bl	800cfa0 <hif_receive>
 800edac:	4603      	mov	r3, r0
 800edae:	2b00      	cmp	r3, #0
 800edb0:	d13d      	bne.n	800ee2e <Socket_ReadSocketData+0x132>
			{
				pstrRecv->pu8Buffer			= gastrSockets[sock].pu8UserBuffer;
 800edb2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800edb6:	4a20      	ldr	r2, [pc, #128]	; (800ee38 <Socket_ReadSocketData+0x13c>)
 800edb8:	011b      	lsls	r3, r3, #4
 800edba:	4413      	add	r3, r2
 800edbc:	681a      	ldr	r2, [r3, #0]
 800edbe:	68bb      	ldr	r3, [r7, #8]
 800edc0:	601a      	str	r2, [r3, #0]
				pstrRecv->s16BufferSize		= u16Read;
 800edc2:	f9b7 201a 	ldrsh.w	r2, [r7, #26]
 800edc6:	68bb      	ldr	r3, [r7, #8]
 800edc8:	809a      	strh	r2, [r3, #4]
				pstrRecv->u16RemainingSize	-= u16Read;
 800edca:	68bb      	ldr	r3, [r7, #8]
 800edcc:	88da      	ldrh	r2, [r3, #6]
 800edce:	8b7b      	ldrh	r3, [r7, #26]
 800edd0:	1ad3      	subs	r3, r2, r3
 800edd2:	b29a      	uxth	r2, r3
 800edd4:	68bb      	ldr	r3, [r7, #8]
 800edd6:	80da      	strh	r2, [r3, #6]

				if (gpfAppSocketCb)
 800edd8:	4b18      	ldr	r3, [pc, #96]	; (800ee3c <Socket_ReadSocketData+0x140>)
 800edda:	681b      	ldr	r3, [r3, #0]
 800eddc:	2b00      	cmp	r3, #0
 800edde:	d006      	beq.n	800edee <Socket_ReadSocketData+0xf2>
					gpfAppSocketCb(sock,u8SocketMsg, pstrRecv);
 800ede0:	4b16      	ldr	r3, [pc, #88]	; (800ee3c <Socket_ReadSocketData+0x140>)
 800ede2:	681b      	ldr	r3, [r3, #0]
 800ede4:	7bb9      	ldrb	r1, [r7, #14]
 800ede6:	f997 000f 	ldrsb.w	r0, [r7, #15]
 800edea:	68ba      	ldr	r2, [r7, #8]
 800edec:	4798      	blx	r3

				u16ReadCount -= u16Read;
 800edee:	8d3a      	ldrh	r2, [r7, #40]	; 0x28
 800edf0:	8b7b      	ldrh	r3, [r7, #26]
 800edf2:	1ad3      	subs	r3, r2, r3
 800edf4:	853b      	strh	r3, [r7, #40]	; 0x28
				u32Address += u16Read;
 800edf6:	8b7b      	ldrh	r3, [r7, #26]
 800edf8:	69fa      	ldr	r2, [r7, #28]
 800edfa:	4413      	add	r3, r2
 800edfc:	61fb      	str	r3, [r7, #28]

				if((!gastrSockets[sock].bIsUsed) && (u16ReadCount))
 800edfe:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800ee02:	4a0d      	ldr	r2, [pc, #52]	; (800ee38 <Socket_ReadSocketData+0x13c>)
 800ee04:	011b      	lsls	r3, r3, #4
 800ee06:	4413      	add	r3, r2
 800ee08:	330a      	adds	r3, #10
 800ee0a:	781b      	ldrb	r3, [r3, #0]
 800ee0c:	b2db      	uxtb	r3, r3
 800ee0e:	2b00      	cmp	r3, #0
 800ee10:	d109      	bne.n	800ee26 <Socket_ReadSocketData+0x12a>
 800ee12:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 800ee14:	2b00      	cmp	r3, #0
 800ee16:	d006      	beq.n	800ee26 <Socket_ReadSocketData+0x12a>
				{
					M2M_DBG("Application Closed Socket While Rx Is not Complete\n");
					if(hif_receive(0, NULL, 0, 1) == M2M_SUCCESS)
 800ee18:	2301      	movs	r3, #1
 800ee1a:	2200      	movs	r2, #0
 800ee1c:	2100      	movs	r1, #0
 800ee1e:	2000      	movs	r0, #0
 800ee20:	f7fe f8be 	bl	800cfa0 <hif_receive>
						M2M_DBG("hif_receive Success\n");
					else
						M2M_DBG("hif_receive Fail\n");
					break;
 800ee24:	e004      	b.n	800ee30 <Socket_ReadSocketData+0x134>
			else
			{
				M2M_INFO("(ERRR)Current <%d>\n", u16ReadCount);
				break;
			}
		}while(u16ReadCount != 0);
 800ee26:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 800ee28:	2b00      	cmp	r3, #0
 800ee2a:	d196      	bne.n	800ed5a <Socket_ReadSocketData+0x5e>
	}
}
 800ee2c:	e000      	b.n	800ee30 <Socket_ReadSocketData+0x134>
				break;
 800ee2e:	bf00      	nop
}
 800ee30:	bf00      	nop
 800ee32:	3720      	adds	r7, #32
 800ee34:	46bd      	mov	sp, r7
 800ee36:	bd80      	pop	{r7, pc}
 800ee38:	24000d3c 	.word	0x24000d3c
 800ee3c:	24000dec 	.word	0x24000dec

0800ee40 <m2m_ip_cb>:

Date
		17 July 2012
*********************************************************************/
static void m2m_ip_cb(uint8 u8OpCode, uint16 u16BufferSize,uint32 u32Address)
{
 800ee40:	b580      	push	{r7, lr}
 800ee42:	b0ba      	sub	sp, #232	; 0xe8
 800ee44:	af02      	add	r7, sp, #8
 800ee46:	4603      	mov	r3, r0
 800ee48:	603a      	str	r2, [r7, #0]
 800ee4a:	71fb      	strb	r3, [r7, #7]
 800ee4c:	460b      	mov	r3, r1
 800ee4e:	80bb      	strh	r3, [r7, #4]
	if((u8OpCode == SOCKET_CMD_BIND) || (u8OpCode == SOCKET_CMD_SSL_BIND))
 800ee50:	79fb      	ldrb	r3, [r7, #7]
 800ee52:	2b41      	cmp	r3, #65	; 0x41
 800ee54:	d002      	beq.n	800ee5c <m2m_ip_cb+0x1c>
 800ee56:	79fb      	ldrb	r3, [r7, #7]
 800ee58:	2b54      	cmp	r3, #84	; 0x54
 800ee5a:	d11c      	bne.n	800ee96 <m2m_ip_cb+0x56>
	{
		tstrBindReply		strBindReply;
		tstrSocketBindMsg	strBind;

		if(hif_receive(u32Address, (uint8*)&strBindReply, sizeof(tstrBindReply), 0) == M2M_SUCCESS)
 800ee5c:	f107 01cc 	add.w	r1, r7, #204	; 0xcc
 800ee60:	2300      	movs	r3, #0
 800ee62:	2204      	movs	r2, #4
 800ee64:	6838      	ldr	r0, [r7, #0]
 800ee66:	f7fe f89b 	bl	800cfa0 <hif_receive>
 800ee6a:	4603      	mov	r3, r0
 800ee6c:	2b00      	cmp	r3, #0
 800ee6e:	f040 81f3 	bne.w	800f258 <m2m_ip_cb+0x418>
		{
			strBind.status = strBindReply.s8Status;
 800ee72:	f997 30cd 	ldrsb.w	r3, [r7, #205]	; 0xcd
 800ee76:	f887 30c8 	strb.w	r3, [r7, #200]	; 0xc8
			if(gpfAppSocketCb)
 800ee7a:	4bc2      	ldr	r3, [pc, #776]	; (800f184 <m2m_ip_cb+0x344>)
 800ee7c:	681b      	ldr	r3, [r3, #0]
 800ee7e:	2b00      	cmp	r3, #0
 800ee80:	f000 81ea 	beq.w	800f258 <m2m_ip_cb+0x418>
				gpfAppSocketCb(strBindReply.sock,SOCKET_MSG_BIND,&strBind);
 800ee84:	4bbf      	ldr	r3, [pc, #764]	; (800f184 <m2m_ip_cb+0x344>)
 800ee86:	681b      	ldr	r3, [r3, #0]
 800ee88:	f997 00cc 	ldrsb.w	r0, [r7, #204]	; 0xcc
 800ee8c:	f107 02c8 	add.w	r2, r7, #200	; 0xc8
 800ee90:	2101      	movs	r1, #1
 800ee92:	4798      	blx	r3
	{
 800ee94:	e1e0      	b.n	800f258 <m2m_ip_cb+0x418>
		}
	}
	else if(u8OpCode == SOCKET_CMD_LISTEN)
 800ee96:	79fb      	ldrb	r3, [r7, #7]
 800ee98:	2b42      	cmp	r3, #66	; 0x42
 800ee9a:	d11c      	bne.n	800eed6 <m2m_ip_cb+0x96>
	{
		tstrListenReply			strListenReply;
		tstrSocketListenMsg		strListen;
		if(hif_receive(u32Address, (uint8*)&strListenReply, sizeof(tstrListenReply), 0) == M2M_SUCCESS)
 800ee9c:	f107 01c4 	add.w	r1, r7, #196	; 0xc4
 800eea0:	2300      	movs	r3, #0
 800eea2:	2204      	movs	r2, #4
 800eea4:	6838      	ldr	r0, [r7, #0]
 800eea6:	f7fe f87b 	bl	800cfa0 <hif_receive>
 800eeaa:	4603      	mov	r3, r0
 800eeac:	2b00      	cmp	r3, #0
 800eeae:	f040 81da 	bne.w	800f266 <m2m_ip_cb+0x426>
		{
			strListen.status = strListenReply.s8Status;
 800eeb2:	f997 30c5 	ldrsb.w	r3, [r7, #197]	; 0xc5
 800eeb6:	f887 30c0 	strb.w	r3, [r7, #192]	; 0xc0
			if(gpfAppSocketCb)
 800eeba:	4bb2      	ldr	r3, [pc, #712]	; (800f184 <m2m_ip_cb+0x344>)
 800eebc:	681b      	ldr	r3, [r3, #0]
 800eebe:	2b00      	cmp	r3, #0
 800eec0:	f000 81d1 	beq.w	800f266 <m2m_ip_cb+0x426>
				gpfAppSocketCb(strListenReply.sock,SOCKET_MSG_LISTEN, &strListen);
 800eec4:	4baf      	ldr	r3, [pc, #700]	; (800f184 <m2m_ip_cb+0x344>)
 800eec6:	681b      	ldr	r3, [r3, #0]
 800eec8:	f997 00c4 	ldrsb.w	r0, [r7, #196]	; 0xc4
 800eecc:	f107 02c0 	add.w	r2, r7, #192	; 0xc0
 800eed0:	2102      	movs	r1, #2
 800eed2:	4798      	blx	r3
			{
				gfpPingCb(strPingReply.u32IPAddr, strPingReply.u32RTT, strPingReply.u8ErrorCode);
			}
		}
	}
}
 800eed4:	e1c7      	b.n	800f266 <m2m_ip_cb+0x426>
	else if(u8OpCode == SOCKET_CMD_ACCEPT)
 800eed6:	79fb      	ldrb	r3, [r7, #7]
 800eed8:	2b43      	cmp	r3, #67	; 0x43
 800eeda:	d170      	bne.n	800efbe <m2m_ip_cb+0x17e>
		if(hif_receive(u32Address, (uint8*)&strAcceptReply, sizeof(tstrAcceptReply), 0) == M2M_SUCCESS)
 800eedc:	f107 01b4 	add.w	r1, r7, #180	; 0xb4
 800eee0:	2300      	movs	r3, #0
 800eee2:	220c      	movs	r2, #12
 800eee4:	6838      	ldr	r0, [r7, #0]
 800eee6:	f7fe f85b 	bl	800cfa0 <hif_receive>
 800eeea:	4603      	mov	r3, r0
 800eeec:	2b00      	cmp	r3, #0
 800eeee:	f040 81ba 	bne.w	800f266 <m2m_ip_cb+0x426>
			if(strAcceptReply.sConnectedSock >= 0)
 800eef2:	f997 30bd 	ldrsb.w	r3, [r7, #189]	; 0xbd
 800eef6:	2b00      	cmp	r3, #0
 800eef8:	db44      	blt.n	800ef84 <m2m_ip_cb+0x144>
				gastrSockets[strAcceptReply.sConnectedSock].u8SSLFlags 		= gastrSockets[strAcceptReply.sListenSock].u8SSLFlags;
 800eefa:	f997 30bc 	ldrsb.w	r3, [r7, #188]	; 0xbc
 800eefe:	f997 20bd 	ldrsb.w	r2, [r7, #189]	; 0xbd
 800ef02:	4610      	mov	r0, r2
 800ef04:	4aa0      	ldr	r2, [pc, #640]	; (800f188 <m2m_ip_cb+0x348>)
 800ef06:	011b      	lsls	r3, r3, #4
 800ef08:	4413      	add	r3, r2
 800ef0a:	330b      	adds	r3, #11
 800ef0c:	781b      	ldrb	r3, [r3, #0]
 800ef0e:	b2d9      	uxtb	r1, r3
 800ef10:	4a9d      	ldr	r2, [pc, #628]	; (800f188 <m2m_ip_cb+0x348>)
 800ef12:	0103      	lsls	r3, r0, #4
 800ef14:	4413      	add	r3, r2
 800ef16:	330b      	adds	r3, #11
 800ef18:	460a      	mov	r2, r1
 800ef1a:	701a      	strb	r2, [r3, #0]
				gastrSockets[strAcceptReply.sConnectedSock].bIsUsed 		= 1;
 800ef1c:	f997 30bd 	ldrsb.w	r3, [r7, #189]	; 0xbd
 800ef20:	4a99      	ldr	r2, [pc, #612]	; (800f188 <m2m_ip_cb+0x348>)
 800ef22:	011b      	lsls	r3, r3, #4
 800ef24:	4413      	add	r3, r2
 800ef26:	330a      	adds	r3, #10
 800ef28:	2201      	movs	r2, #1
 800ef2a:	701a      	strb	r2, [r3, #0]
				gastrSockets[strAcceptReply.sConnectedSock].u16DataOffset 	= strAcceptReply.u16AppDataOffset - M2M_HIF_HDR_OFFSET;
 800ef2c:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 800ef30:	f997 20bd 	ldrsb.w	r2, [r7, #189]	; 0xbd
 800ef34:	4610      	mov	r0, r2
 800ef36:	3b08      	subs	r3, #8
 800ef38:	b299      	uxth	r1, r3
 800ef3a:	4a93      	ldr	r2, [pc, #588]	; (800f188 <m2m_ip_cb+0x348>)
 800ef3c:	0103      	lsls	r3, r0, #4
 800ef3e:	4413      	add	r3, r2
 800ef40:	3308      	adds	r3, #8
 800ef42:	460a      	mov	r2, r1
 800ef44:	801a      	strh	r2, [r3, #0]
				++gu16SessionID;
 800ef46:	4b91      	ldr	r3, [pc, #580]	; (800f18c <m2m_ip_cb+0x34c>)
 800ef48:	881b      	ldrh	r3, [r3, #0]
 800ef4a:	b29b      	uxth	r3, r3
 800ef4c:	3301      	adds	r3, #1
 800ef4e:	b29a      	uxth	r2, r3
 800ef50:	4b8e      	ldr	r3, [pc, #568]	; (800f18c <m2m_ip_cb+0x34c>)
 800ef52:	801a      	strh	r2, [r3, #0]
				if(gu16SessionID == 0)
 800ef54:	4b8d      	ldr	r3, [pc, #564]	; (800f18c <m2m_ip_cb+0x34c>)
 800ef56:	881b      	ldrh	r3, [r3, #0]
 800ef58:	b29b      	uxth	r3, r3
 800ef5a:	2b00      	cmp	r3, #0
 800ef5c:	d106      	bne.n	800ef6c <m2m_ip_cb+0x12c>
					++gu16SessionID;
 800ef5e:	4b8b      	ldr	r3, [pc, #556]	; (800f18c <m2m_ip_cb+0x34c>)
 800ef60:	881b      	ldrh	r3, [r3, #0]
 800ef62:	b29b      	uxth	r3, r3
 800ef64:	3301      	adds	r3, #1
 800ef66:	b29a      	uxth	r2, r3
 800ef68:	4b88      	ldr	r3, [pc, #544]	; (800f18c <m2m_ip_cb+0x34c>)
 800ef6a:	801a      	strh	r2, [r3, #0]
				gastrSockets[strAcceptReply.sConnectedSock].u16SessionID = gu16SessionID;
 800ef6c:	f997 30bd 	ldrsb.w	r3, [r7, #189]	; 0xbd
 800ef70:	4618      	mov	r0, r3
 800ef72:	4b86      	ldr	r3, [pc, #536]	; (800f18c <m2m_ip_cb+0x34c>)
 800ef74:	881b      	ldrh	r3, [r3, #0]
 800ef76:	b299      	uxth	r1, r3
 800ef78:	4a83      	ldr	r2, [pc, #524]	; (800f188 <m2m_ip_cb+0x348>)
 800ef7a:	0103      	lsls	r3, r0, #4
 800ef7c:	4413      	add	r3, r2
 800ef7e:	3306      	adds	r3, #6
 800ef80:	460a      	mov	r2, r1
 800ef82:	801a      	strh	r2, [r3, #0]
			strAccept.sock = strAcceptReply.sConnectedSock;
 800ef84:	f997 30bd 	ldrsb.w	r3, [r7, #189]	; 0xbd
 800ef88:	f887 30a0 	strb.w	r3, [r7, #160]	; 0xa0
			strAccept.strAddr.sin_family		= AF_INET;
 800ef8c:	2302      	movs	r3, #2
 800ef8e:	f8a7 30a4 	strh.w	r3, [r7, #164]	; 0xa4
			strAccept.strAddr.sin_port = strAcceptReply.strAddr.u16Port;
 800ef92:	f8b7 30b6 	ldrh.w	r3, [r7, #182]	; 0xb6
 800ef96:	f8a7 30a6 	strh.w	r3, [r7, #166]	; 0xa6
			strAccept.strAddr.sin_addr.s_addr = strAcceptReply.strAddr.u32IPAddr;
 800ef9a:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 800ef9e:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
			if(gpfAppSocketCb)
 800efa2:	4b78      	ldr	r3, [pc, #480]	; (800f184 <m2m_ip_cb+0x344>)
 800efa4:	681b      	ldr	r3, [r3, #0]
 800efa6:	2b00      	cmp	r3, #0
 800efa8:	f000 815d 	beq.w	800f266 <m2m_ip_cb+0x426>
				gpfAppSocketCb(strAcceptReply.sListenSock, SOCKET_MSG_ACCEPT, &strAccept);
 800efac:	4b75      	ldr	r3, [pc, #468]	; (800f184 <m2m_ip_cb+0x344>)
 800efae:	681b      	ldr	r3, [r3, #0]
 800efb0:	f997 00bc 	ldrsb.w	r0, [r7, #188]	; 0xbc
 800efb4:	f107 02a0 	add.w	r2, r7, #160	; 0xa0
 800efb8:	2104      	movs	r1, #4
 800efba:	4798      	blx	r3
}
 800efbc:	e153      	b.n	800f266 <m2m_ip_cb+0x426>
	else if((u8OpCode == SOCKET_CMD_CONNECT) || (u8OpCode == SOCKET_CMD_SSL_CONNECT))
 800efbe:	79fb      	ldrb	r3, [r7, #7]
 800efc0:	2b44      	cmp	r3, #68	; 0x44
 800efc2:	d002      	beq.n	800efca <m2m_ip_cb+0x18a>
 800efc4:	79fb      	ldrb	r3, [r7, #7]
 800efc6:	2b4b      	cmp	r3, #75	; 0x4b
 800efc8:	d131      	bne.n	800f02e <m2m_ip_cb+0x1ee>
		if(hif_receive(u32Address, (uint8*)&strConnectReply, sizeof(tstrConnectReply), 0) == M2M_SUCCESS)
 800efca:	f107 019c 	add.w	r1, r7, #156	; 0x9c
 800efce:	2300      	movs	r3, #0
 800efd0:	2204      	movs	r2, #4
 800efd2:	6838      	ldr	r0, [r7, #0]
 800efd4:	f7fd ffe4 	bl	800cfa0 <hif_receive>
 800efd8:	4603      	mov	r3, r0
 800efda:	2b00      	cmp	r3, #0
 800efdc:	f040 813e 	bne.w	800f25c <m2m_ip_cb+0x41c>
			strConnMsg.sock		= strConnectReply.sock;
 800efe0:	f997 309c 	ldrsb.w	r3, [r7, #156]	; 0x9c
 800efe4:	f887 3098 	strb.w	r3, [r7, #152]	; 0x98
			strConnMsg.s8Error	= strConnectReply.s8Error;
 800efe8:	f997 309d 	ldrsb.w	r3, [r7, #157]	; 0x9d
 800efec:	f887 3099 	strb.w	r3, [r7, #153]	; 0x99
			if(strConnectReply.s8Error == SOCK_ERR_NO_ERROR)
 800eff0:	f997 309d 	ldrsb.w	r3, [r7, #157]	; 0x9d
 800eff4:	2b00      	cmp	r3, #0
 800eff6:	d10c      	bne.n	800f012 <m2m_ip_cb+0x1d2>
				gastrSockets[strConnectReply.sock].u16DataOffset = strConnectReply.u16AppDataOffset - M2M_HIF_HDR_OFFSET;
 800eff8:	f8b7 309e 	ldrh.w	r3, [r7, #158]	; 0x9e
 800effc:	f997 209c 	ldrsb.w	r2, [r7, #156]	; 0x9c
 800f000:	4610      	mov	r0, r2
 800f002:	3b08      	subs	r3, #8
 800f004:	b299      	uxth	r1, r3
 800f006:	4a60      	ldr	r2, [pc, #384]	; (800f188 <m2m_ip_cb+0x348>)
 800f008:	0103      	lsls	r3, r0, #4
 800f00a:	4413      	add	r3, r2
 800f00c:	3308      	adds	r3, #8
 800f00e:	460a      	mov	r2, r1
 800f010:	801a      	strh	r2, [r3, #0]
			if(gpfAppSocketCb)
 800f012:	4b5c      	ldr	r3, [pc, #368]	; (800f184 <m2m_ip_cb+0x344>)
 800f014:	681b      	ldr	r3, [r3, #0]
 800f016:	2b00      	cmp	r3, #0
 800f018:	f000 8120 	beq.w	800f25c <m2m_ip_cb+0x41c>
				gpfAppSocketCb(strConnectReply.sock,SOCKET_MSG_CONNECT, &strConnMsg);
 800f01c:	4b59      	ldr	r3, [pc, #356]	; (800f184 <m2m_ip_cb+0x344>)
 800f01e:	681b      	ldr	r3, [r3, #0]
 800f020:	f997 009c 	ldrsb.w	r0, [r7, #156]	; 0x9c
 800f024:	f107 0298 	add.w	r2, r7, #152	; 0x98
 800f028:	2105      	movs	r1, #5
 800f02a:	4798      	blx	r3
	{
 800f02c:	e116      	b.n	800f25c <m2m_ip_cb+0x41c>
	else if(u8OpCode == SOCKET_CMD_DNS_RESOLVE)
 800f02e:	79fb      	ldrb	r3, [r7, #7]
 800f030:	2b4a      	cmp	r3, #74	; 0x4a
 800f032:	d117      	bne.n	800f064 <m2m_ip_cb+0x224>
		if(hif_receive(u32Address, (uint8*)&strDnsReply, sizeof(tstrDnsReply), 0) == M2M_SUCCESS)
 800f034:	f107 010c 	add.w	r1, r7, #12
 800f038:	2300      	movs	r3, #0
 800f03a:	2244      	movs	r2, #68	; 0x44
 800f03c:	6838      	ldr	r0, [r7, #0]
 800f03e:	f7fd ffaf 	bl	800cfa0 <hif_receive>
 800f042:	4603      	mov	r3, r0
 800f044:	2b00      	cmp	r3, #0
 800f046:	f040 810e 	bne.w	800f266 <m2m_ip_cb+0x426>
			if(gpfAppResolveCb)
 800f04a:	4b51      	ldr	r3, [pc, #324]	; (800f190 <m2m_ip_cb+0x350>)
 800f04c:	681b      	ldr	r3, [r3, #0]
 800f04e:	2b00      	cmp	r3, #0
 800f050:	f000 8109 	beq.w	800f266 <m2m_ip_cb+0x426>
				gpfAppResolveCb((uint8*)strDnsReply.acHostName, strDnsReply.u32HostIP);
 800f054:	4b4e      	ldr	r3, [pc, #312]	; (800f190 <m2m_ip_cb+0x350>)
 800f056:	681b      	ldr	r3, [r3, #0]
 800f058:	6cf9      	ldr	r1, [r7, #76]	; 0x4c
 800f05a:	f107 020c 	add.w	r2, r7, #12
 800f05e:	4610      	mov	r0, r2
 800f060:	4798      	blx	r3
}
 800f062:	e100      	b.n	800f266 <m2m_ip_cb+0x426>
	else if((u8OpCode == SOCKET_CMD_RECV) || (u8OpCode == SOCKET_CMD_RECVFROM) || (u8OpCode == SOCKET_CMD_SSL_RECV))
 800f064:	79fb      	ldrb	r3, [r7, #7]
 800f066:	2b46      	cmp	r3, #70	; 0x46
 800f068:	d006      	beq.n	800f078 <m2m_ip_cb+0x238>
 800f06a:	79fb      	ldrb	r3, [r7, #7]
 800f06c:	2b48      	cmp	r3, #72	; 0x48
 800f06e:	d003      	beq.n	800f078 <m2m_ip_cb+0x238>
 800f070:	79fb      	ldrb	r3, [r7, #7]
 800f072:	2b4d      	cmp	r3, #77	; 0x4d
 800f074:	f040 808e 	bne.w	800f194 <m2m_ip_cb+0x354>
		uint8				u8CallbackMsgID = SOCKET_MSG_RECV;
 800f078:	2306      	movs	r3, #6
 800f07a:	f887 30df 	strb.w	r3, [r7, #223]	; 0xdf
		if(u8OpCode == SOCKET_CMD_RECVFROM)
 800f07e:	79fb      	ldrb	r3, [r7, #7]
 800f080:	2b48      	cmp	r3, #72	; 0x48
 800f082:	d102      	bne.n	800f08a <m2m_ip_cb+0x24a>
			u8CallbackMsgID = SOCKET_MSG_RECVFROM;
 800f084:	2309      	movs	r3, #9
 800f086:	f887 30df 	strb.w	r3, [r7, #223]	; 0xdf
		u16ReadSize = sizeof(tstrRecvReply);
 800f08a:	2310      	movs	r3, #16
 800f08c:	f8a7 30d8 	strh.w	r3, [r7, #216]	; 0xd8
		if(hif_receive(u32Address, (uint8*)&strRecvReply, u16ReadSize, 0) == M2M_SUCCESS)
 800f090:	f8b7 20d8 	ldrh.w	r2, [r7, #216]	; 0xd8
 800f094:	f107 0188 	add.w	r1, r7, #136	; 0x88
 800f098:	2300      	movs	r3, #0
 800f09a:	6838      	ldr	r0, [r7, #0]
 800f09c:	f7fd ff80 	bl	800cfa0 <hif_receive>
 800f0a0:	4603      	mov	r3, r0
 800f0a2:	2b00      	cmp	r3, #0
 800f0a4:	f040 80dc 	bne.w	800f260 <m2m_ip_cb+0x420>
			uint16 u16SessionID = 0;
 800f0a8:	2300      	movs	r3, #0
 800f0aa:	f8a7 30d6 	strh.w	r3, [r7, #214]	; 0xd6
			sock			= strRecvReply.sock;
 800f0ae:	f897 3094 	ldrb.w	r3, [r7, #148]	; 0x94
 800f0b2:	f887 30d5 	strb.w	r3, [r7, #213]	; 0xd5
			u16SessionID = strRecvReply.u16SessionID;
 800f0b6:	f8b7 3096 	ldrh.w	r3, [r7, #150]	; 0x96
 800f0ba:	f8a7 30d6 	strh.w	r3, [r7, #214]	; 0xd6
			gastrSockets[sock].bIsRecvPending = 0;
 800f0be:	f997 30d5 	ldrsb.w	r3, [r7, #213]	; 0xd5
 800f0c2:	4a31      	ldr	r2, [pc, #196]	; (800f188 <m2m_ip_cb+0x348>)
 800f0c4:	011b      	lsls	r3, r3, #4
 800f0c6:	4413      	add	r3, r2
 800f0c8:	330c      	adds	r3, #12
 800f0ca:	2200      	movs	r2, #0
 800f0cc:	701a      	strb	r2, [r3, #0]
			s16RecvStatus	= NM_BSP_B_L_16(strRecvReply.s16RecvStatus);
 800f0ce:	f8b7 3090 	ldrh.w	r3, [r7, #144]	; 0x90
 800f0d2:	f8a7 30d2 	strh.w	r3, [r7, #210]	; 0xd2
			u16DataOffset	= NM_BSP_B_L_16(strRecvReply.u16DataOffset);
 800f0d6:	f8b7 3092 	ldrh.w	r3, [r7, #146]	; 0x92
 800f0da:	f8a7 30d0 	strh.w	r3, [r7, #208]	; 0xd0
			strRecvMsg.strRemoteAddr.sin_port 			= strRecvReply.strRemoteAddr.u16Port;
 800f0de:	f8b7 308a 	ldrh.w	r3, [r7, #138]	; 0x8a
 800f0e2:	f8a7 307a 	strh.w	r3, [r7, #122]	; 0x7a
			strRecvMsg.strRemoteAddr.sin_addr.s_addr 	= strRecvReply.strRemoteAddr.u32IPAddr;
 800f0e6:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800f0ea:	67fb      	str	r3, [r7, #124]	; 0x7c
			if(u16SessionID == gastrSockets[sock].u16SessionID)
 800f0ec:	f997 30d5 	ldrsb.w	r3, [r7, #213]	; 0xd5
 800f0f0:	4a25      	ldr	r2, [pc, #148]	; (800f188 <m2m_ip_cb+0x348>)
 800f0f2:	011b      	lsls	r3, r3, #4
 800f0f4:	4413      	add	r3, r2
 800f0f6:	3306      	adds	r3, #6
 800f0f8:	881b      	ldrh	r3, [r3, #0]
 800f0fa:	b29b      	uxth	r3, r3
 800f0fc:	f8b7 20d6 	ldrh.w	r2, [r7, #214]	; 0xd6
 800f100:	429a      	cmp	r2, r3
 800f102:	d133      	bne.n	800f16c <m2m_ip_cb+0x32c>
				if((s16RecvStatus > 0) && (s16RecvStatus < u16BufferSize))
 800f104:	f9b7 30d2 	ldrsh.w	r3, [r7, #210]	; 0xd2
 800f108:	2b00      	cmp	r3, #0
 800f10a:	dd1a      	ble.n	800f142 <m2m_ip_cb+0x302>
 800f10c:	f9b7 20d2 	ldrsh.w	r2, [r7, #210]	; 0xd2
 800f110:	88bb      	ldrh	r3, [r7, #4]
 800f112:	429a      	cmp	r2, r3
 800f114:	da15      	bge.n	800f142 <m2m_ip_cb+0x302>
					u32Address += u16DataOffset;
 800f116:	f8b7 30d0 	ldrh.w	r3, [r7, #208]	; 0xd0
 800f11a:	683a      	ldr	r2, [r7, #0]
 800f11c:	4413      	add	r3, r2
 800f11e:	603b      	str	r3, [r7, #0]
					u16ReadSize = (uint16)s16RecvStatus;
 800f120:	f8b7 30d2 	ldrh.w	r3, [r7, #210]	; 0xd2
 800f124:	f8a7 30d8 	strh.w	r3, [r7, #216]	; 0xd8
					Socket_ReadSocketData(sock, &strRecvMsg, u8CallbackMsgID, u32Address, u16ReadSize);
 800f128:	f897 20df 	ldrb.w	r2, [r7, #223]	; 0xdf
 800f12c:	f107 0170 	add.w	r1, r7, #112	; 0x70
 800f130:	f997 00d5 	ldrsb.w	r0, [r7, #213]	; 0xd5
 800f134:	f8b7 30d8 	ldrh.w	r3, [r7, #216]	; 0xd8
 800f138:	9300      	str	r3, [sp, #0]
 800f13a:	683b      	ldr	r3, [r7, #0]
 800f13c:	f7ff fdde 	bl	800ecfc <Socket_ReadSocketData>
	{
 800f140:	e08e      	b.n	800f260 <m2m_ip_cb+0x420>
					strRecvMsg.s16BufferSize	= s16RecvStatus;
 800f142:	f8b7 30d2 	ldrh.w	r3, [r7, #210]	; 0xd2
 800f146:	f8a7 3074 	strh.w	r3, [r7, #116]	; 0x74
					strRecvMsg.pu8Buffer		= NULL;
 800f14a:	2300      	movs	r3, #0
 800f14c:	673b      	str	r3, [r7, #112]	; 0x70
					if(gpfAppSocketCb)
 800f14e:	4b0d      	ldr	r3, [pc, #52]	; (800f184 <m2m_ip_cb+0x344>)
 800f150:	681b      	ldr	r3, [r3, #0]
 800f152:	2b00      	cmp	r3, #0
 800f154:	f000 8084 	beq.w	800f260 <m2m_ip_cb+0x420>
						gpfAppSocketCb(sock,u8CallbackMsgID, &strRecvMsg);
 800f158:	4b0a      	ldr	r3, [pc, #40]	; (800f184 <m2m_ip_cb+0x344>)
 800f15a:	681b      	ldr	r3, [r3, #0]
 800f15c:	f107 0270 	add.w	r2, r7, #112	; 0x70
 800f160:	f897 10df 	ldrb.w	r1, [r7, #223]	; 0xdf
 800f164:	f997 00d5 	ldrsb.w	r0, [r7, #213]	; 0xd5
 800f168:	4798      	blx	r3
	{
 800f16a:	e079      	b.n	800f260 <m2m_ip_cb+0x420>
				if(u16ReadSize < u16BufferSize)
 800f16c:	f8b7 20d8 	ldrh.w	r2, [r7, #216]	; 0xd8
 800f170:	88bb      	ldrh	r3, [r7, #4]
 800f172:	429a      	cmp	r2, r3
 800f174:	d274      	bcs.n	800f260 <m2m_ip_cb+0x420>
					if(hif_receive(0, NULL, 0, 1) == M2M_SUCCESS)
 800f176:	2301      	movs	r3, #1
 800f178:	2200      	movs	r2, #0
 800f17a:	2100      	movs	r1, #0
 800f17c:	2000      	movs	r0, #0
 800f17e:	f7fd ff0f 	bl	800cfa0 <hif_receive>
	{
 800f182:	e06d      	b.n	800f260 <m2m_ip_cb+0x420>
 800f184:	24000dec 	.word	0x24000dec
 800f188:	24000d3c 	.word	0x24000d3c
 800f18c:	240009e6 	.word	0x240009e6
 800f190:	24000df4 	.word	0x24000df4
	else if((u8OpCode == SOCKET_CMD_SEND) || (u8OpCode == SOCKET_CMD_SENDTO) || (u8OpCode == SOCKET_CMD_SSL_SEND))
 800f194:	79fb      	ldrb	r3, [r7, #7]
 800f196:	2b45      	cmp	r3, #69	; 0x45
 800f198:	d005      	beq.n	800f1a6 <m2m_ip_cb+0x366>
 800f19a:	79fb      	ldrb	r3, [r7, #7]
 800f19c:	2b47      	cmp	r3, #71	; 0x47
 800f19e:	d002      	beq.n	800f1a6 <m2m_ip_cb+0x366>
 800f1a0:	79fb      	ldrb	r3, [r7, #7]
 800f1a2:	2b4c      	cmp	r3, #76	; 0x4c
 800f1a4:	d13b      	bne.n	800f21e <m2m_ip_cb+0x3de>
		uint8			u8CallbackMsgID = SOCKET_MSG_SEND;
 800f1a6:	2307      	movs	r3, #7
 800f1a8:	f887 30de 	strb.w	r3, [r7, #222]	; 0xde
		if(u8OpCode == SOCKET_CMD_SENDTO)
 800f1ac:	79fb      	ldrb	r3, [r7, #7]
 800f1ae:	2b47      	cmp	r3, #71	; 0x47
 800f1b0:	d102      	bne.n	800f1b8 <m2m_ip_cb+0x378>
			u8CallbackMsgID = SOCKET_MSG_SENDTO;
 800f1b2:	2308      	movs	r3, #8
 800f1b4:	f887 30de 	strb.w	r3, [r7, #222]	; 0xde
		if(hif_receive(u32Address, (uint8*)&strReply, sizeof(tstrSendReply), 0) == M2M_SUCCESS)
 800f1b8:	f107 0164 	add.w	r1, r7, #100	; 0x64
 800f1bc:	2300      	movs	r3, #0
 800f1be:	2208      	movs	r2, #8
 800f1c0:	6838      	ldr	r0, [r7, #0]
 800f1c2:	f7fd feed 	bl	800cfa0 <hif_receive>
 800f1c6:	4603      	mov	r3, r0
 800f1c8:	2b00      	cmp	r3, #0
 800f1ca:	d14b      	bne.n	800f264 <m2m_ip_cb+0x424>
			uint16 u16SessionID = 0;
 800f1cc:	2300      	movs	r3, #0
 800f1ce:	f8a7 30dc 	strh.w	r3, [r7, #220]	; 0xdc
			sock = strReply.sock;
 800f1d2:	f897 3064 	ldrb.w	r3, [r7, #100]	; 0x64
 800f1d6:	f887 30db 	strb.w	r3, [r7, #219]	; 0xdb
			u16SessionID = strReply.u16SessionID;
 800f1da:	f8b7 3068 	ldrh.w	r3, [r7, #104]	; 0x68
 800f1de:	f8a7 30dc 	strh.w	r3, [r7, #220]	; 0xdc
			s16Rcvd = NM_BSP_B_L_16(strReply.s16SentBytes);
 800f1e2:	f9b7 3066 	ldrsh.w	r3, [r7, #102]	; 0x66
 800f1e6:	f8a7 306e 	strh.w	r3, [r7, #110]	; 0x6e
			if(u16SessionID == gastrSockets[sock].u16SessionID)
 800f1ea:	f997 30db 	ldrsb.w	r3, [r7, #219]	; 0xdb
 800f1ee:	4a20      	ldr	r2, [pc, #128]	; (800f270 <m2m_ip_cb+0x430>)
 800f1f0:	011b      	lsls	r3, r3, #4
 800f1f2:	4413      	add	r3, r2
 800f1f4:	3306      	adds	r3, #6
 800f1f6:	881b      	ldrh	r3, [r3, #0]
 800f1f8:	b29b      	uxth	r3, r3
 800f1fa:	f8b7 20dc 	ldrh.w	r2, [r7, #220]	; 0xdc
 800f1fe:	429a      	cmp	r2, r3
 800f200:	d130      	bne.n	800f264 <m2m_ip_cb+0x424>
				if(gpfAppSocketCb)
 800f202:	4b1c      	ldr	r3, [pc, #112]	; (800f274 <m2m_ip_cb+0x434>)
 800f204:	681b      	ldr	r3, [r3, #0]
 800f206:	2b00      	cmp	r3, #0
 800f208:	d02c      	beq.n	800f264 <m2m_ip_cb+0x424>
					gpfAppSocketCb(sock,u8CallbackMsgID, &s16Rcvd);
 800f20a:	4b1a      	ldr	r3, [pc, #104]	; (800f274 <m2m_ip_cb+0x434>)
 800f20c:	681b      	ldr	r3, [r3, #0]
 800f20e:	f107 026e 	add.w	r2, r7, #110	; 0x6e
 800f212:	f897 10de 	ldrb.w	r1, [r7, #222]	; 0xde
 800f216:	f997 00db 	ldrsb.w	r0, [r7, #219]	; 0xdb
 800f21a:	4798      	blx	r3
	{
 800f21c:	e022      	b.n	800f264 <m2m_ip_cb+0x424>
	else if(u8OpCode == SOCKET_CMD_PING)
 800f21e:	79fb      	ldrb	r3, [r7, #7]
 800f220:	2b52      	cmp	r3, #82	; 0x52
 800f222:	d120      	bne.n	800f266 <m2m_ip_cb+0x426>
		if(hif_receive(u32Address, (uint8*)&strPingReply, sizeof(tstrPingReply), 1) == M2M_SUCCESS)
 800f224:	f107 0150 	add.w	r1, r7, #80	; 0x50
 800f228:	2301      	movs	r3, #1
 800f22a:	2214      	movs	r2, #20
 800f22c:	6838      	ldr	r0, [r7, #0]
 800f22e:	f7fd feb7 	bl	800cfa0 <hif_receive>
 800f232:	4603      	mov	r3, r0
 800f234:	2b00      	cmp	r3, #0
 800f236:	d116      	bne.n	800f266 <m2m_ip_cb+0x426>
			gfpPingCb = (void (*)(uint32 , uint32 , uint8))strPingReply.u32CmdPrivate;
 800f238:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800f23a:	461a      	mov	r2, r3
 800f23c:	4b0e      	ldr	r3, [pc, #56]	; (800f278 <m2m_ip_cb+0x438>)
 800f23e:	601a      	str	r2, [r3, #0]
			if(gfpPingCb != NULL)
 800f240:	4b0d      	ldr	r3, [pc, #52]	; (800f278 <m2m_ip_cb+0x438>)
 800f242:	681b      	ldr	r3, [r3, #0]
 800f244:	2b00      	cmp	r3, #0
 800f246:	d00e      	beq.n	800f266 <m2m_ip_cb+0x426>
				gfpPingCb(strPingReply.u32IPAddr, strPingReply.u32RTT, strPingReply.u8ErrorCode);
 800f248:	4b0b      	ldr	r3, [pc, #44]	; (800f278 <m2m_ip_cb+0x438>)
 800f24a:	681b      	ldr	r3, [r3, #0]
 800f24c:	6d38      	ldr	r0, [r7, #80]	; 0x50
 800f24e:	6db9      	ldr	r1, [r7, #88]	; 0x58
 800f250:	f897 2060 	ldrb.w	r2, [r7, #96]	; 0x60
 800f254:	4798      	blx	r3
}
 800f256:	e006      	b.n	800f266 <m2m_ip_cb+0x426>
	{
 800f258:	bf00      	nop
 800f25a:	e004      	b.n	800f266 <m2m_ip_cb+0x426>
	{
 800f25c:	bf00      	nop
 800f25e:	e002      	b.n	800f266 <m2m_ip_cb+0x426>
	{
 800f260:	bf00      	nop
 800f262:	e000      	b.n	800f266 <m2m_ip_cb+0x426>
	{
 800f264:	bf00      	nop
}
 800f266:	bf00      	nop
 800f268:	37e0      	adds	r7, #224	; 0xe0
 800f26a:	46bd      	mov	sp, r7
 800f26c:	bd80      	pop	{r7, pc}
 800f26e:	bf00      	nop
 800f270:	24000d3c 	.word	0x24000d3c
 800f274:	24000dec 	.word	0x24000dec
 800f278:	24000df0 	.word	0x24000df0

0800f27c <socketInit>:

Date
		4 June 2012
*********************************************************************/
void socketInit(void)
{
 800f27c:	b580      	push	{r7, lr}
 800f27e:	af00      	add	r7, sp, #0
	if(gbSocketInit == 0)
 800f280:	4b0a      	ldr	r3, [pc, #40]	; (800f2ac <socketInit+0x30>)
 800f282:	781b      	ldrb	r3, [r3, #0]
 800f284:	b2db      	uxtb	r3, r3
 800f286:	2b00      	cmp	r3, #0
 800f288:	d10e      	bne.n	800f2a8 <socketInit+0x2c>
	{
		m2m_memset((uint8*)gastrSockets, 0, MAX_SOCKET * sizeof(tstrSocket));
 800f28a:	22b0      	movs	r2, #176	; 0xb0
 800f28c:	2100      	movs	r1, #0
 800f28e:	4808      	ldr	r0, [pc, #32]	; (800f2b0 <socketInit+0x34>)
 800f290:	f7fd f9fe 	bl	800c690 <m2m_memset>
		hif_register_cb(M2M_REQ_GROUP_IP,m2m_ip_cb);
 800f294:	4907      	ldr	r1, [pc, #28]	; (800f2b4 <socketInit+0x38>)
 800f296:	2002      	movs	r0, #2
 800f298:	f7fd ff18 	bl	800d0cc <hif_register_cb>
		gbSocketInit	= 1;
 800f29c:	4b03      	ldr	r3, [pc, #12]	; (800f2ac <socketInit+0x30>)
 800f29e:	2201      	movs	r2, #1
 800f2a0:	701a      	strb	r2, [r3, #0]
		gu16SessionID	= 0;
 800f2a2:	4b05      	ldr	r3, [pc, #20]	; (800f2b8 <socketInit+0x3c>)
 800f2a4:	2200      	movs	r2, #0
 800f2a6:	801a      	strh	r2, [r3, #0]
	}
}
 800f2a8:	bf00      	nop
 800f2aa:	bd80      	pop	{r7, pc}
 800f2ac:	240009e8 	.word	0x240009e8
 800f2b0:	24000d3c 	.word	0x24000d3c
 800f2b4:	0800ee41 	.word	0x0800ee41
 800f2b8:	240009e6 	.word	0x240009e6

0800f2bc <registerSocketCallback>:

Date
		4 June 2012
*********************************************************************/
void registerSocketCallback(tpfAppSocketCb pfAppSocketCb, tpfAppResolveCb pfAppResolveCb)
{
 800f2bc:	b480      	push	{r7}
 800f2be:	b083      	sub	sp, #12
 800f2c0:	af00      	add	r7, sp, #0
 800f2c2:	6078      	str	r0, [r7, #4]
 800f2c4:	6039      	str	r1, [r7, #0]
	gpfAppSocketCb = pfAppSocketCb;
 800f2c6:	4a06      	ldr	r2, [pc, #24]	; (800f2e0 <registerSocketCallback+0x24>)
 800f2c8:	687b      	ldr	r3, [r7, #4]
 800f2ca:	6013      	str	r3, [r2, #0]
	gpfAppResolveCb = pfAppResolveCb;
 800f2cc:	4a05      	ldr	r2, [pc, #20]	; (800f2e4 <registerSocketCallback+0x28>)
 800f2ce:	683b      	ldr	r3, [r7, #0]
 800f2d0:	6013      	str	r3, [r2, #0]
}
 800f2d2:	bf00      	nop
 800f2d4:	370c      	adds	r7, #12
 800f2d6:	46bd      	mov	sp, r7
 800f2d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f2dc:	4770      	bx	lr
 800f2de:	bf00      	nop
 800f2e0:	24000dec 	.word	0x24000dec
 800f2e4:	24000df4 	.word	0x24000df4

0800f2e8 <socket>:

Date
		4 June 2012
*********************************************************************/
SOCKET socket(uint16 u16Domain, uint8 u8Type, uint8 u8Flags)
{
 800f2e8:	b580      	push	{r7, lr}
 800f2ea:	b08c      	sub	sp, #48	; 0x30
 800f2ec:	af04      	add	r7, sp, #16
 800f2ee:	4603      	mov	r3, r0
 800f2f0:	80fb      	strh	r3, [r7, #6]
 800f2f2:	460b      	mov	r3, r1
 800f2f4:	717b      	strb	r3, [r7, #5]
 800f2f6:	4613      	mov	r3, r2
 800f2f8:	713b      	strb	r3, [r7, #4]
	SOCKET					sock = -1;
 800f2fa:	23ff      	movs	r3, #255	; 0xff
 800f2fc:	77fb      	strb	r3, [r7, #31]
	volatile tstrSocket		*pstrSock;
	static volatile uint8	u8NextTcpSock	= 0;
	static volatile uint8	u8NextUdpSock	= 0;

	/* The only supported family is the AF_INET for UDP and TCP transport layer protocols. */
	if(u16Domain == AF_INET)
 800f2fe:	88fb      	ldrh	r3, [r7, #6]
 800f300:	2b02      	cmp	r3, #2
 800f302:	f040 809c 	bne.w	800f43e <socket+0x156>
	{
		if(u8Type == SOCK_STREAM)
 800f306:	797b      	ldrb	r3, [r7, #5]
 800f308:	2b01      	cmp	r3, #1
 800f30a:	d12d      	bne.n	800f368 <socket+0x80>
		{
			for(u8Count = 0; u8Count < TCP_SOCK_MAX; u8Count ++)
 800f30c:	2300      	movs	r3, #0
 800f30e:	77bb      	strb	r3, [r7, #30]
 800f310:	e026      	b.n	800f360 <socket+0x78>
			{
				u8SockID	= u8NextTcpSock;
 800f312:	4b4e      	ldr	r3, [pc, #312]	; (800f44c <socket+0x164>)
 800f314:	781b      	ldrb	r3, [r3, #0]
 800f316:	74fb      	strb	r3, [r7, #19]
				pstrSock	= &gastrSockets[u8NextTcpSock];
 800f318:	4b4c      	ldr	r3, [pc, #304]	; (800f44c <socket+0x164>)
 800f31a:	781b      	ldrb	r3, [r3, #0]
 800f31c:	b2db      	uxtb	r3, r3
 800f31e:	011b      	lsls	r3, r3, #4
 800f320:	4a4b      	ldr	r2, [pc, #300]	; (800f450 <socket+0x168>)
 800f322:	4413      	add	r3, r2
 800f324:	61bb      	str	r3, [r7, #24]
				u8NextTcpSock = (u8NextTcpSock + 1) % TCP_SOCK_MAX;
 800f326:	4b49      	ldr	r3, [pc, #292]	; (800f44c <socket+0x164>)
 800f328:	781b      	ldrb	r3, [r3, #0]
 800f32a:	b2db      	uxtb	r3, r3
 800f32c:	1c5a      	adds	r2, r3, #1
 800f32e:	4b49      	ldr	r3, [pc, #292]	; (800f454 <socket+0x16c>)
 800f330:	fb83 1302 	smull	r1, r3, r3, r2
 800f334:	4413      	add	r3, r2
 800f336:	1099      	asrs	r1, r3, #2
 800f338:	17d3      	asrs	r3, r2, #31
 800f33a:	1ac9      	subs	r1, r1, r3
 800f33c:	460b      	mov	r3, r1
 800f33e:	00db      	lsls	r3, r3, #3
 800f340:	1a5b      	subs	r3, r3, r1
 800f342:	1ad1      	subs	r1, r2, r3
 800f344:	b2ca      	uxtb	r2, r1
 800f346:	4b41      	ldr	r3, [pc, #260]	; (800f44c <socket+0x164>)
 800f348:	701a      	strb	r2, [r3, #0]
				if(!pstrSock->bIsUsed)
 800f34a:	69bb      	ldr	r3, [r7, #24]
 800f34c:	7a9b      	ldrb	r3, [r3, #10]
 800f34e:	b2db      	uxtb	r3, r3
 800f350:	2b00      	cmp	r3, #0
 800f352:	d102      	bne.n	800f35a <socket+0x72>
				{
					sock = (SOCKET)u8SockID;
 800f354:	7cfb      	ldrb	r3, [r7, #19]
 800f356:	77fb      	strb	r3, [r7, #31]
					break;
 800f358:	e036      	b.n	800f3c8 <socket+0xe0>
			for(u8Count = 0; u8Count < TCP_SOCK_MAX; u8Count ++)
 800f35a:	7fbb      	ldrb	r3, [r7, #30]
 800f35c:	3301      	adds	r3, #1
 800f35e:	77bb      	strb	r3, [r7, #30]
 800f360:	7fbb      	ldrb	r3, [r7, #30]
 800f362:	2b06      	cmp	r3, #6
 800f364:	d9d5      	bls.n	800f312 <socket+0x2a>
 800f366:	e02f      	b.n	800f3c8 <socket+0xe0>
				}
			}
		}
		else if(u8Type == SOCK_DGRAM)
 800f368:	797b      	ldrb	r3, [r7, #5]
 800f36a:	2b02      	cmp	r3, #2
 800f36c:	d12c      	bne.n	800f3c8 <socket+0xe0>
		{
			volatile tstrSocket	*pastrUDPSockets = &gastrSockets[TCP_SOCK_MAX];
 800f36e:	4b3a      	ldr	r3, [pc, #232]	; (800f458 <socket+0x170>)
 800f370:	617b      	str	r3, [r7, #20]
			for(u8Count = 0; u8Count < UDP_SOCK_MAX; u8Count ++)
 800f372:	2300      	movs	r3, #0
 800f374:	77bb      	strb	r3, [r7, #30]
 800f376:	e024      	b.n	800f3c2 <socket+0xda>
			{
				u8SockID		= u8NextUdpSock;
 800f378:	4b38      	ldr	r3, [pc, #224]	; (800f45c <socket+0x174>)
 800f37a:	781b      	ldrb	r3, [r3, #0]
 800f37c:	74fb      	strb	r3, [r7, #19]
				pstrSock		= &pastrUDPSockets[u8NextUdpSock];
 800f37e:	4b37      	ldr	r3, [pc, #220]	; (800f45c <socket+0x174>)
 800f380:	781b      	ldrb	r3, [r3, #0]
 800f382:	b2db      	uxtb	r3, r3
 800f384:	011b      	lsls	r3, r3, #4
 800f386:	697a      	ldr	r2, [r7, #20]
 800f388:	4413      	add	r3, r2
 800f38a:	61bb      	str	r3, [r7, #24]
				u8NextUdpSock	= (u8NextUdpSock + 1) % UDP_SOCK_MAX;
 800f38c:	4b33      	ldr	r3, [pc, #204]	; (800f45c <socket+0x174>)
 800f38e:	781b      	ldrb	r3, [r3, #0]
 800f390:	b2db      	uxtb	r3, r3
 800f392:	3301      	adds	r3, #1
 800f394:	425a      	negs	r2, r3
 800f396:	f003 0303 	and.w	r3, r3, #3
 800f39a:	f002 0203 	and.w	r2, r2, #3
 800f39e:	bf58      	it	pl
 800f3a0:	4253      	negpl	r3, r2
 800f3a2:	b2da      	uxtb	r2, r3
 800f3a4:	4b2d      	ldr	r3, [pc, #180]	; (800f45c <socket+0x174>)
 800f3a6:	701a      	strb	r2, [r3, #0]
				if(!pstrSock->bIsUsed)
 800f3a8:	69bb      	ldr	r3, [r7, #24]
 800f3aa:	7a9b      	ldrb	r3, [r3, #10]
 800f3ac:	b2db      	uxtb	r3, r3
 800f3ae:	2b00      	cmp	r3, #0
 800f3b0:	d104      	bne.n	800f3bc <socket+0xd4>
				{
					sock = (SOCKET)(u8SockID + TCP_SOCK_MAX);
 800f3b2:	7cfb      	ldrb	r3, [r7, #19]
 800f3b4:	3307      	adds	r3, #7
 800f3b6:	b2db      	uxtb	r3, r3
 800f3b8:	77fb      	strb	r3, [r7, #31]
					break;
 800f3ba:	e005      	b.n	800f3c8 <socket+0xe0>
			for(u8Count = 0; u8Count < UDP_SOCK_MAX; u8Count ++)
 800f3bc:	7fbb      	ldrb	r3, [r7, #30]
 800f3be:	3301      	adds	r3, #1
 800f3c0:	77bb      	strb	r3, [r7, #30]
 800f3c2:	7fbb      	ldrb	r3, [r7, #30]
 800f3c4:	2b03      	cmp	r3, #3
 800f3c6:	d9d7      	bls.n	800f378 <socket+0x90>
				}
			}
		}

		if(sock >= 0)
 800f3c8:	f997 301f 	ldrsb.w	r3, [r7, #31]
 800f3cc:	2b00      	cmp	r3, #0
 800f3ce:	db36      	blt.n	800f43e <socket+0x156>
		{
			m2m_memset((uint8*)pstrSock, 0, sizeof(tstrSocket));
 800f3d0:	2210      	movs	r2, #16
 800f3d2:	2100      	movs	r1, #0
 800f3d4:	69b8      	ldr	r0, [r7, #24]
 800f3d6:	f7fd f95b 	bl	800c690 <m2m_memset>
			pstrSock->bIsUsed = 1;
 800f3da:	69bb      	ldr	r3, [r7, #24]
 800f3dc:	2201      	movs	r2, #1
 800f3de:	729a      	strb	r2, [r3, #10]

			/* The session ID is used to distinguish different socket connections
				by comparing the assigned session ID to the one reported by the firmware*/
			++gu16SessionID;
 800f3e0:	4b1f      	ldr	r3, [pc, #124]	; (800f460 <socket+0x178>)
 800f3e2:	881b      	ldrh	r3, [r3, #0]
 800f3e4:	b29b      	uxth	r3, r3
 800f3e6:	3301      	adds	r3, #1
 800f3e8:	b29a      	uxth	r2, r3
 800f3ea:	4b1d      	ldr	r3, [pc, #116]	; (800f460 <socket+0x178>)
 800f3ec:	801a      	strh	r2, [r3, #0]
			if(gu16SessionID == 0)
 800f3ee:	4b1c      	ldr	r3, [pc, #112]	; (800f460 <socket+0x178>)
 800f3f0:	881b      	ldrh	r3, [r3, #0]
 800f3f2:	b29b      	uxth	r3, r3
 800f3f4:	2b00      	cmp	r3, #0
 800f3f6:	d106      	bne.n	800f406 <socket+0x11e>
				++gu16SessionID;
 800f3f8:	4b19      	ldr	r3, [pc, #100]	; (800f460 <socket+0x178>)
 800f3fa:	881b      	ldrh	r3, [r3, #0]
 800f3fc:	b29b      	uxth	r3, r3
 800f3fe:	3301      	adds	r3, #1
 800f400:	b29a      	uxth	r2, r3
 800f402:	4b17      	ldr	r3, [pc, #92]	; (800f460 <socket+0x178>)
 800f404:	801a      	strh	r2, [r3, #0]

			pstrSock->u16SessionID = gu16SessionID;
 800f406:	4b16      	ldr	r3, [pc, #88]	; (800f460 <socket+0x178>)
 800f408:	881b      	ldrh	r3, [r3, #0]
 800f40a:	b29a      	uxth	r2, r3
 800f40c:	69bb      	ldr	r3, [r7, #24]
 800f40e:	80da      	strh	r2, [r3, #6]
            M2M_INFO("Socket %d session ID = %d\r\n",sock, gu16SessionID );

			if(u8Flags & SOCKET_FLAGS_SSL)
 800f410:	793b      	ldrb	r3, [r7, #4]
 800f412:	f003 0301 	and.w	r3, r3, #1
 800f416:	2b00      	cmp	r3, #0
 800f418:	d011      	beq.n	800f43e <socket+0x156>
			{
				tstrSSLSocketCreateCmd	strSSLCreate;
				strSSLCreate.sslSock = sock;
 800f41a:	7ffb      	ldrb	r3, [r7, #31]
 800f41c:	733b      	strb	r3, [r7, #12]
				pstrSock->u8SSLFlags = SSL_FLAGS_ACTIVE | SSL_FLAGS_NO_TX_COPY;
 800f41e:	69bb      	ldr	r3, [r7, #24]
 800f420:	2221      	movs	r2, #33	; 0x21
 800f422:	72da      	strb	r2, [r3, #11]
				SOCKET_REQUEST(SOCKET_CMD_SSL_CREATE, (uint8*)&strSSLCreate, sizeof(tstrSSLSocketCreateCmd), 0, 0, 0);
 800f424:	f107 020c 	add.w	r2, r7, #12
 800f428:	2300      	movs	r3, #0
 800f42a:	9302      	str	r3, [sp, #8]
 800f42c:	2300      	movs	r3, #0
 800f42e:	9301      	str	r3, [sp, #4]
 800f430:	2300      	movs	r3, #0
 800f432:	9300      	str	r3, [sp, #0]
 800f434:	2304      	movs	r3, #4
 800f436:	2150      	movs	r1, #80	; 0x50
 800f438:	2002      	movs	r0, #2
 800f43a:	f7fd fa3b 	bl	800c8b4 <hif_send>
			}
		}
	}
	return sock;
 800f43e:	f997 301f 	ldrsb.w	r3, [r7, #31]
}
 800f442:	4618      	mov	r0, r3
 800f444:	3720      	adds	r7, #32
 800f446:	46bd      	mov	sp, r7
 800f448:	bd80      	pop	{r7, pc}
 800f44a:	bf00      	nop
 800f44c:	240009e9 	.word	0x240009e9
 800f450:	24000d3c 	.word	0x24000d3c
 800f454:	92492493 	.word	0x92492493
 800f458:	24000dac 	.word	0x24000dac
 800f45c:	240009ea 	.word	0x240009ea
 800f460:	240009e6 	.word	0x240009e6

0800f464 <bind>:

Date
		5 June 2012
*********************************************************************/
sint8 bind(SOCKET sock, struct sockaddr *pstrAddr, uint8 u8AddrLen)
{
 800f464:	b580      	push	{r7, lr}
 800f466:	b08a      	sub	sp, #40	; 0x28
 800f468:	af04      	add	r7, sp, #16
 800f46a:	4603      	mov	r3, r0
 800f46c:	6039      	str	r1, [r7, #0]
 800f46e:	71fb      	strb	r3, [r7, #7]
 800f470:	4613      	mov	r3, r2
 800f472:	71bb      	strb	r3, [r7, #6]
	sint8	s8Ret = SOCK_ERR_INVALID_ARG;
 800f474:	23fa      	movs	r3, #250	; 0xfa
 800f476:	75fb      	strb	r3, [r7, #23]
	if((pstrAddr != NULL) && (sock >= 0) && (gastrSockets[sock].bIsUsed == 1) && (u8AddrLen != 0))
 800f478:	683b      	ldr	r3, [r7, #0]
 800f47a:	2b00      	cmp	r3, #0
 800f47c:	d047      	beq.n	800f50e <bind+0xaa>
 800f47e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800f482:	2b00      	cmp	r3, #0
 800f484:	db43      	blt.n	800f50e <bind+0xaa>
 800f486:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800f48a:	4a24      	ldr	r2, [pc, #144]	; (800f51c <bind+0xb8>)
 800f48c:	011b      	lsls	r3, r3, #4
 800f48e:	4413      	add	r3, r2
 800f490:	330a      	adds	r3, #10
 800f492:	781b      	ldrb	r3, [r3, #0]
 800f494:	b2db      	uxtb	r3, r3
 800f496:	2b01      	cmp	r3, #1
 800f498:	d139      	bne.n	800f50e <bind+0xaa>
 800f49a:	79bb      	ldrb	r3, [r7, #6]
 800f49c:	2b00      	cmp	r3, #0
 800f49e:	d036      	beq.n	800f50e <bind+0xaa>
	{
		tstrBindCmd			strBind;
		uint8				u8CMD = SOCKET_CMD_BIND;
 800f4a0:	2341      	movs	r3, #65	; 0x41
 800f4a2:	75bb      	strb	r3, [r7, #22]
		if(gastrSockets[sock].u8SSLFlags & SSL_FLAGS_ACTIVE)
 800f4a4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800f4a8:	4a1c      	ldr	r2, [pc, #112]	; (800f51c <bind+0xb8>)
 800f4aa:	011b      	lsls	r3, r3, #4
 800f4ac:	4413      	add	r3, r2
 800f4ae:	330b      	adds	r3, #11
 800f4b0:	781b      	ldrb	r3, [r3, #0]
 800f4b2:	b2db      	uxtb	r3, r3
 800f4b4:	f003 0301 	and.w	r3, r3, #1
 800f4b8:	2b00      	cmp	r3, #0
 800f4ba:	d001      	beq.n	800f4c0 <bind+0x5c>
		{
			u8CMD = SOCKET_CMD_SSL_BIND;
 800f4bc:	2354      	movs	r3, #84	; 0x54
 800f4be:	75bb      	strb	r3, [r7, #22]
		}

		/* Build the bind request. */
		strBind.sock = sock;
 800f4c0:	79fb      	ldrb	r3, [r7, #7]
 800f4c2:	743b      	strb	r3, [r7, #16]
		m2m_memcpy((uint8 *)&strBind.strAddr, (uint8 *)pstrAddr, sizeof(tstrSockAddr));
 800f4c4:	f107 0308 	add.w	r3, r7, #8
 800f4c8:	2208      	movs	r2, #8
 800f4ca:	6839      	ldr	r1, [r7, #0]
 800f4cc:	4618      	mov	r0, r3
 800f4ce:	f7fd f8bf 	bl	800c650 <m2m_memcpy>
		strBind.u16SessionID		= gastrSockets[sock].u16SessionID;
 800f4d2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800f4d6:	4a11      	ldr	r2, [pc, #68]	; (800f51c <bind+0xb8>)
 800f4d8:	011b      	lsls	r3, r3, #4
 800f4da:	4413      	add	r3, r2
 800f4dc:	3306      	adds	r3, #6
 800f4de:	881b      	ldrh	r3, [r3, #0]
 800f4e0:	b29b      	uxth	r3, r3
 800f4e2:	827b      	strh	r3, [r7, #18]

		/* Send the request. */
		s8Ret = SOCKET_REQUEST(u8CMD, (uint8*)&strBind,sizeof(tstrBindCmd) , NULL , 0, 0);
 800f4e4:	f107 0208 	add.w	r2, r7, #8
 800f4e8:	7db9      	ldrb	r1, [r7, #22]
 800f4ea:	2300      	movs	r3, #0
 800f4ec:	9302      	str	r3, [sp, #8]
 800f4ee:	2300      	movs	r3, #0
 800f4f0:	9301      	str	r3, [sp, #4]
 800f4f2:	2300      	movs	r3, #0
 800f4f4:	9300      	str	r3, [sp, #0]
 800f4f6:	230c      	movs	r3, #12
 800f4f8:	2002      	movs	r0, #2
 800f4fa:	f7fd f9db 	bl	800c8b4 <hif_send>
 800f4fe:	4603      	mov	r3, r0
 800f500:	75fb      	strb	r3, [r7, #23]
		if(s8Ret != SOCK_ERR_NO_ERROR)
 800f502:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800f506:	2b00      	cmp	r3, #0
 800f508:	d001      	beq.n	800f50e <bind+0xaa>
		{
			s8Ret = SOCK_ERR_INVALID;
 800f50a:	23f7      	movs	r3, #247	; 0xf7
 800f50c:	75fb      	strb	r3, [r7, #23]
		}
	}
	return s8Ret;
 800f50e:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800f512:	4618      	mov	r0, r3
 800f514:	3718      	adds	r7, #24
 800f516:	46bd      	mov	sp, r7
 800f518:	bd80      	pop	{r7, pc}
 800f51a:	bf00      	nop
 800f51c:	24000d3c 	.word	0x24000d3c

0800f520 <listen>:

Date
		5 June 2012
*********************************************************************/
sint8 listen(SOCKET sock, uint8 backlog)
{
 800f520:	b580      	push	{r7, lr}
 800f522:	b088      	sub	sp, #32
 800f524:	af04      	add	r7, sp, #16
 800f526:	4603      	mov	r3, r0
 800f528:	460a      	mov	r2, r1
 800f52a:	71fb      	strb	r3, [r7, #7]
 800f52c:	4613      	mov	r3, r2
 800f52e:	71bb      	strb	r3, [r7, #6]
	sint8	s8Ret = SOCK_ERR_INVALID_ARG;
 800f530:	23fa      	movs	r3, #250	; 0xfa
 800f532:	73fb      	strb	r3, [r7, #15]

	if(sock >= 0 && (gastrSockets[sock].bIsUsed == 1))
 800f534:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800f538:	2b00      	cmp	r3, #0
 800f53a:	db2b      	blt.n	800f594 <listen+0x74>
 800f53c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800f540:	4a17      	ldr	r2, [pc, #92]	; (800f5a0 <listen+0x80>)
 800f542:	011b      	lsls	r3, r3, #4
 800f544:	4413      	add	r3, r2
 800f546:	330a      	adds	r3, #10
 800f548:	781b      	ldrb	r3, [r3, #0]
 800f54a:	b2db      	uxtb	r3, r3
 800f54c:	2b01      	cmp	r3, #1
 800f54e:	d121      	bne.n	800f594 <listen+0x74>
	{
		tstrListenCmd		strListen;

		strListen.sock = sock;
 800f550:	79fb      	ldrb	r3, [r7, #7]
 800f552:	723b      	strb	r3, [r7, #8]
		strListen.u8BackLog = backlog;
 800f554:	79bb      	ldrb	r3, [r7, #6]
 800f556:	727b      	strb	r3, [r7, #9]
		strListen.u16SessionID		= gastrSockets[sock].u16SessionID;
 800f558:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800f55c:	4a10      	ldr	r2, [pc, #64]	; (800f5a0 <listen+0x80>)
 800f55e:	011b      	lsls	r3, r3, #4
 800f560:	4413      	add	r3, r2
 800f562:	3306      	adds	r3, #6
 800f564:	881b      	ldrh	r3, [r3, #0]
 800f566:	b29b      	uxth	r3, r3
 800f568:	817b      	strh	r3, [r7, #10]

		s8Ret = SOCKET_REQUEST(SOCKET_CMD_LISTEN, (uint8*)&strListen, sizeof(tstrListenCmd), NULL, 0, 0);
 800f56a:	f107 0208 	add.w	r2, r7, #8
 800f56e:	2300      	movs	r3, #0
 800f570:	9302      	str	r3, [sp, #8]
 800f572:	2300      	movs	r3, #0
 800f574:	9301      	str	r3, [sp, #4]
 800f576:	2300      	movs	r3, #0
 800f578:	9300      	str	r3, [sp, #0]
 800f57a:	2304      	movs	r3, #4
 800f57c:	2142      	movs	r1, #66	; 0x42
 800f57e:	2002      	movs	r0, #2
 800f580:	f7fd f998 	bl	800c8b4 <hif_send>
 800f584:	4603      	mov	r3, r0
 800f586:	73fb      	strb	r3, [r7, #15]
		if(s8Ret != SOCK_ERR_NO_ERROR)
 800f588:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800f58c:	2b00      	cmp	r3, #0
 800f58e:	d001      	beq.n	800f594 <listen+0x74>
		{
			s8Ret = SOCK_ERR_INVALID;
 800f590:	23f7      	movs	r3, #247	; 0xf7
 800f592:	73fb      	strb	r3, [r7, #15]
		}
	}
	return s8Ret;
 800f594:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800f598:	4618      	mov	r0, r3
 800f59a:	3710      	adds	r7, #16
 800f59c:	46bd      	mov	sp, r7
 800f59e:	bd80      	pop	{r7, pc}
 800f5a0:	24000d3c 	.word	0x24000d3c

0800f5a4 <accept>:

Date
		5 June 2012
*********************************************************************/
sint8 accept(SOCKET sock, struct sockaddr *addr, uint8 *addrlen)
{
 800f5a4:	b480      	push	{r7}
 800f5a6:	b087      	sub	sp, #28
 800f5a8:	af00      	add	r7, sp, #0
 800f5aa:	4603      	mov	r3, r0
 800f5ac:	60b9      	str	r1, [r7, #8]
 800f5ae:	607a      	str	r2, [r7, #4]
 800f5b0:	73fb      	strb	r3, [r7, #15]
	sint8	s8Ret = SOCK_ERR_INVALID_ARG;
 800f5b2:	23fa      	movs	r3, #250	; 0xfa
 800f5b4:	75fb      	strb	r3, [r7, #23]

	if(sock >= 0 && (gastrSockets[sock].bIsUsed == 1) )
 800f5b6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800f5ba:	2b00      	cmp	r3, #0
 800f5bc:	db0b      	blt.n	800f5d6 <accept+0x32>
 800f5be:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800f5c2:	4a09      	ldr	r2, [pc, #36]	; (800f5e8 <accept+0x44>)
 800f5c4:	011b      	lsls	r3, r3, #4
 800f5c6:	4413      	add	r3, r2
 800f5c8:	330a      	adds	r3, #10
 800f5ca:	781b      	ldrb	r3, [r3, #0]
 800f5cc:	b2db      	uxtb	r3, r3
 800f5ce:	2b01      	cmp	r3, #1
 800f5d0:	d101      	bne.n	800f5d6 <accept+0x32>
	{
		s8Ret = SOCK_ERR_NO_ERROR;
 800f5d2:	2300      	movs	r3, #0
 800f5d4:	75fb      	strb	r3, [r7, #23]
	}
	return s8Ret;
 800f5d6:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800f5da:	4618      	mov	r0, r3
 800f5dc:	371c      	adds	r7, #28
 800f5de:	46bd      	mov	sp, r7
 800f5e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f5e4:	4770      	bx	lr
 800f5e6:	bf00      	nop
 800f5e8:	24000d3c 	.word	0x24000d3c

0800f5ec <send>:

Date
		5 June 2012
*********************************************************************/
sint16 send(SOCKET sock, void *pvSendBuffer, uint16 u16SendLength, uint16 flags)
{
 800f5ec:	b580      	push	{r7, lr}
 800f5ee:	b08e      	sub	sp, #56	; 0x38
 800f5f0:	af04      	add	r7, sp, #16
 800f5f2:	60b9      	str	r1, [r7, #8]
 800f5f4:	4611      	mov	r1, r2
 800f5f6:	461a      	mov	r2, r3
 800f5f8:	4603      	mov	r3, r0
 800f5fa:	73fb      	strb	r3, [r7, #15]
 800f5fc:	460b      	mov	r3, r1
 800f5fe:	81bb      	strh	r3, [r7, #12]
 800f600:	4613      	mov	r3, r2
 800f602:	80fb      	strh	r3, [r7, #6]
	sint16	s16Ret = SOCK_ERR_INVALID_ARG;
 800f604:	f64f 73fa 	movw	r3, #65530	; 0xfffa
 800f608:	84fb      	strh	r3, [r7, #38]	; 0x26

	if((sock >= 0) && (pvSendBuffer != NULL) && (u16SendLength <= SOCKET_BUFFER_MAX_LENGTH) && (gastrSockets[sock].bIsUsed == 1))
 800f60a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800f60e:	2b00      	cmp	r3, #0
 800f610:	db59      	blt.n	800f6c6 <send+0xda>
 800f612:	68bb      	ldr	r3, [r7, #8]
 800f614:	2b00      	cmp	r3, #0
 800f616:	d056      	beq.n	800f6c6 <send+0xda>
 800f618:	89bb      	ldrh	r3, [r7, #12]
 800f61a:	f5b3 6faf 	cmp.w	r3, #1400	; 0x578
 800f61e:	d852      	bhi.n	800f6c6 <send+0xda>
 800f620:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800f624:	4a2b      	ldr	r2, [pc, #172]	; (800f6d4 <send+0xe8>)
 800f626:	011b      	lsls	r3, r3, #4
 800f628:	4413      	add	r3, r2
 800f62a:	330a      	adds	r3, #10
 800f62c:	781b      	ldrb	r3, [r3, #0]
 800f62e:	b2db      	uxtb	r3, r3
 800f630:	2b01      	cmp	r3, #1
 800f632:	d148      	bne.n	800f6c6 <send+0xda>
	{
		uint16			u16DataOffset;
		tstrSendCmd		strSend;
		uint8			u8Cmd;

		u8Cmd			= SOCKET_CMD_SEND;
 800f634:	2345      	movs	r3, #69	; 0x45
 800f636:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
		u16DataOffset	= TCP_TX_PACKET_OFFSET;
 800f63a:	2350      	movs	r3, #80	; 0x50
 800f63c:	84bb      	strh	r3, [r7, #36]	; 0x24

		strSend.sock			= sock;
 800f63e:	7bfb      	ldrb	r3, [r7, #15]
 800f640:	743b      	strb	r3, [r7, #16]
		strSend.u16DataSize		= NM_BSP_B_L_16(u16SendLength);
 800f642:	89bb      	ldrh	r3, [r7, #12]
 800f644:	827b      	strh	r3, [r7, #18]
		strSend.u16SessionID	= gastrSockets[sock].u16SessionID;
 800f646:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800f64a:	4a22      	ldr	r2, [pc, #136]	; (800f6d4 <send+0xe8>)
 800f64c:	011b      	lsls	r3, r3, #4
 800f64e:	4413      	add	r3, r2
 800f650:	3306      	adds	r3, #6
 800f652:	881b      	ldrh	r3, [r3, #0]
 800f654:	b29b      	uxth	r3, r3
 800f656:	83bb      	strh	r3, [r7, #28]

		if(sock >= TCP_SOCK_MAX)
 800f658:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800f65c:	2b06      	cmp	r3, #6
 800f65e:	dd01      	ble.n	800f664 <send+0x78>
		{
			u16DataOffset = UDP_TX_PACKET_OFFSET;
 800f660:	2344      	movs	r3, #68	; 0x44
 800f662:	84bb      	strh	r3, [r7, #36]	; 0x24
		}
		if(gastrSockets[sock].u8SSLFlags & SSL_FLAGS_ACTIVE)
 800f664:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800f668:	4a1a      	ldr	r2, [pc, #104]	; (800f6d4 <send+0xe8>)
 800f66a:	011b      	lsls	r3, r3, #4
 800f66c:	4413      	add	r3, r2
 800f66e:	330b      	adds	r3, #11
 800f670:	781b      	ldrb	r3, [r3, #0]
 800f672:	b2db      	uxtb	r3, r3
 800f674:	f003 0301 	and.w	r3, r3, #1
 800f678:	2b00      	cmp	r3, #0
 800f67a:	d00a      	beq.n	800f692 <send+0xa6>
		{
			u8Cmd			= SOCKET_CMD_SSL_SEND;
 800f67c:	234c      	movs	r3, #76	; 0x4c
 800f67e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
			u16DataOffset	= gastrSockets[sock].u16DataOffset;
 800f682:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800f686:	4a13      	ldr	r2, [pc, #76]	; (800f6d4 <send+0xe8>)
 800f688:	011b      	lsls	r3, r3, #4
 800f68a:	4413      	add	r3, r2
 800f68c:	3308      	adds	r3, #8
 800f68e:	881b      	ldrh	r3, [r3, #0]
 800f690:	84bb      	strh	r3, [r7, #36]	; 0x24
		}

		// about 9-10 msec
		s16Ret =  SOCKET_REQUEST(u8Cmd|M2M_REQ_DATA_PKT, (uint8*)&strSend, sizeof(tstrSendCmd), pvSendBuffer, u16SendLength, u16DataOffset);
 800f692:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800f696:	f063 037f 	orn	r3, r3, #127	; 0x7f
 800f69a:	b2d9      	uxtb	r1, r3
 800f69c:	f107 0210 	add.w	r2, r7, #16
 800f6a0:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800f6a2:	9302      	str	r3, [sp, #8]
 800f6a4:	89bb      	ldrh	r3, [r7, #12]
 800f6a6:	9301      	str	r3, [sp, #4]
 800f6a8:	68bb      	ldr	r3, [r7, #8]
 800f6aa:	9300      	str	r3, [sp, #0]
 800f6ac:	2310      	movs	r3, #16
 800f6ae:	2002      	movs	r0, #2
 800f6b0:	f7fd f900 	bl	800c8b4 <hif_send>
 800f6b4:	4603      	mov	r3, r0
 800f6b6:	84fb      	strh	r3, [r7, #38]	; 0x26
		if(s16Ret != SOCK_ERR_NO_ERROR)
 800f6b8:	f9b7 3026 	ldrsh.w	r3, [r7, #38]	; 0x26
 800f6bc:	2b00      	cmp	r3, #0
 800f6be:	d002      	beq.n	800f6c6 <send+0xda>
		{
			s16Ret = SOCK_ERR_BUFFER_FULL;
 800f6c0:	f64f 73f2 	movw	r3, #65522	; 0xfff2
 800f6c4:	84fb      	strh	r3, [r7, #38]	; 0x26
		}

	}
	return s16Ret;
 800f6c6:	f9b7 3026 	ldrsh.w	r3, [r7, #38]	; 0x26
}
 800f6ca:	4618      	mov	r0, r3
 800f6cc:	3728      	adds	r7, #40	; 0x28
 800f6ce:	46bd      	mov	sp, r7
 800f6d0:	bd80      	pop	{r7, pc}
 800f6d2:	bf00      	nop
 800f6d4:	24000d3c 	.word	0x24000d3c

0800f6d8 <recv>:

Date
		5 June 2012
*********************************************************************/
sint16 recv(SOCKET sock, void *pvRecvBuf, uint16 u16BufLen, uint32 u32Timeoutmsec)
{
 800f6d8:	b580      	push	{r7, lr}
 800f6da:	b08c      	sub	sp, #48	; 0x30
 800f6dc:	af04      	add	r7, sp, #16
 800f6de:	60b9      	str	r1, [r7, #8]
 800f6e0:	607b      	str	r3, [r7, #4]
 800f6e2:	4603      	mov	r3, r0
 800f6e4:	73fb      	strb	r3, [r7, #15]
 800f6e6:	4613      	mov	r3, r2
 800f6e8:	81bb      	strh	r3, [r7, #12]
	sint16	s16Ret = SOCK_ERR_INVALID_ARG;
 800f6ea:	f64f 73fa 	movw	r3, #65530	; 0xfffa
 800f6ee:	83fb      	strh	r3, [r7, #30]

	if((sock >= 0) && (pvRecvBuf != NULL) && (u16BufLen != 0) && (gastrSockets[sock].bIsUsed == 1))
 800f6f0:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800f6f4:	2b00      	cmp	r3, #0
 800f6f6:	db6c      	blt.n	800f7d2 <recv+0xfa>
 800f6f8:	68bb      	ldr	r3, [r7, #8]
 800f6fa:	2b00      	cmp	r3, #0
 800f6fc:	d069      	beq.n	800f7d2 <recv+0xfa>
 800f6fe:	89bb      	ldrh	r3, [r7, #12]
 800f700:	2b00      	cmp	r3, #0
 800f702:	d066      	beq.n	800f7d2 <recv+0xfa>
 800f704:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800f708:	4a35      	ldr	r2, [pc, #212]	; (800f7e0 <recv+0x108>)
 800f70a:	011b      	lsls	r3, r3, #4
 800f70c:	4413      	add	r3, r2
 800f70e:	330a      	adds	r3, #10
 800f710:	781b      	ldrb	r3, [r3, #0]
 800f712:	b2db      	uxtb	r3, r3
 800f714:	2b01      	cmp	r3, #1
 800f716:	d15c      	bne.n	800f7d2 <recv+0xfa>
	{
		s16Ret = SOCK_ERR_NO_ERROR;
 800f718:	2300      	movs	r3, #0
 800f71a:	83fb      	strh	r3, [r7, #30]
		gastrSockets[sock].pu8UserBuffer 		= (uint8*)pvRecvBuf;
 800f71c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800f720:	4a2f      	ldr	r2, [pc, #188]	; (800f7e0 <recv+0x108>)
 800f722:	011b      	lsls	r3, r3, #4
 800f724:	4413      	add	r3, r2
 800f726:	68ba      	ldr	r2, [r7, #8]
 800f728:	601a      	str	r2, [r3, #0]
		gastrSockets[sock].u16UserBufferSize 	= u16BufLen;
 800f72a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800f72e:	4a2c      	ldr	r2, [pc, #176]	; (800f7e0 <recv+0x108>)
 800f730:	011b      	lsls	r3, r3, #4
 800f732:	4413      	add	r3, r2
 800f734:	3304      	adds	r3, #4
 800f736:	89ba      	ldrh	r2, [r7, #12]
 800f738:	801a      	strh	r2, [r3, #0]

		if(!gastrSockets[sock].bIsRecvPending)
 800f73a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800f73e:	4a28      	ldr	r2, [pc, #160]	; (800f7e0 <recv+0x108>)
 800f740:	011b      	lsls	r3, r3, #4
 800f742:	4413      	add	r3, r2
 800f744:	330c      	adds	r3, #12
 800f746:	781b      	ldrb	r3, [r3, #0]
 800f748:	b2db      	uxtb	r3, r3
 800f74a:	2b00      	cmp	r3, #0
 800f74c:	d141      	bne.n	800f7d2 <recv+0xfa>
		{
			tstrRecvCmd	strRecv;
			uint8		u8Cmd = SOCKET_CMD_RECV;
 800f74e:	2346      	movs	r3, #70	; 0x46
 800f750:	777b      	strb	r3, [r7, #29]

			gastrSockets[sock].bIsRecvPending = 1;
 800f752:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800f756:	4a22      	ldr	r2, [pc, #136]	; (800f7e0 <recv+0x108>)
 800f758:	011b      	lsls	r3, r3, #4
 800f75a:	4413      	add	r3, r2
 800f75c:	330c      	adds	r3, #12
 800f75e:	2201      	movs	r2, #1
 800f760:	701a      	strb	r2, [r3, #0]
			if(gastrSockets[sock].u8SSLFlags & SSL_FLAGS_ACTIVE)
 800f762:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800f766:	4a1e      	ldr	r2, [pc, #120]	; (800f7e0 <recv+0x108>)
 800f768:	011b      	lsls	r3, r3, #4
 800f76a:	4413      	add	r3, r2
 800f76c:	330b      	adds	r3, #11
 800f76e:	781b      	ldrb	r3, [r3, #0]
 800f770:	b2db      	uxtb	r3, r3
 800f772:	f003 0301 	and.w	r3, r3, #1
 800f776:	2b00      	cmp	r3, #0
 800f778:	d001      	beq.n	800f77e <recv+0xa6>
			{
				u8Cmd = SOCKET_CMD_SSL_RECV;
 800f77a:	234d      	movs	r3, #77	; 0x4d
 800f77c:	777b      	strb	r3, [r7, #29]
			}

			/* Check the timeout value. */
			if(u32Timeoutmsec == 0)
 800f77e:	687b      	ldr	r3, [r7, #4]
 800f780:	2b00      	cmp	r3, #0
 800f782:	d103      	bne.n	800f78c <recv+0xb4>
				strRecv.u32Timeoutmsec = 0xFFFFFFFF;
 800f784:	f04f 33ff 	mov.w	r3, #4294967295
 800f788:	617b      	str	r3, [r7, #20]
 800f78a:	e001      	b.n	800f790 <recv+0xb8>
			else
				strRecv.u32Timeoutmsec = NM_BSP_B_L_32(u32Timeoutmsec);
 800f78c:	687b      	ldr	r3, [r7, #4]
 800f78e:	617b      	str	r3, [r7, #20]
			strRecv.sock = sock;
 800f790:	7bfb      	ldrb	r3, [r7, #15]
 800f792:	763b      	strb	r3, [r7, #24]
			strRecv.u16SessionID		= gastrSockets[sock].u16SessionID;
 800f794:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800f798:	4a11      	ldr	r2, [pc, #68]	; (800f7e0 <recv+0x108>)
 800f79a:	011b      	lsls	r3, r3, #4
 800f79c:	4413      	add	r3, r2
 800f79e:	3306      	adds	r3, #6
 800f7a0:	881b      	ldrh	r3, [r3, #0]
 800f7a2:	b29b      	uxth	r3, r3
 800f7a4:	837b      	strh	r3, [r7, #26]

			s16Ret = SOCKET_REQUEST(u8Cmd, (uint8*)&strRecv, sizeof(tstrRecvCmd), NULL , 0, 0);
 800f7a6:	f107 0214 	add.w	r2, r7, #20
 800f7aa:	7f79      	ldrb	r1, [r7, #29]
 800f7ac:	2300      	movs	r3, #0
 800f7ae:	9302      	str	r3, [sp, #8]
 800f7b0:	2300      	movs	r3, #0
 800f7b2:	9301      	str	r3, [sp, #4]
 800f7b4:	2300      	movs	r3, #0
 800f7b6:	9300      	str	r3, [sp, #0]
 800f7b8:	2308      	movs	r3, #8
 800f7ba:	2002      	movs	r0, #2
 800f7bc:	f7fd f87a 	bl	800c8b4 <hif_send>
 800f7c0:	4603      	mov	r3, r0
 800f7c2:	83fb      	strh	r3, [r7, #30]
			if(s16Ret != SOCK_ERR_NO_ERROR)
 800f7c4:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 800f7c8:	2b00      	cmp	r3, #0
 800f7ca:	d002      	beq.n	800f7d2 <recv+0xfa>
			{
				s16Ret = SOCK_ERR_BUFFER_FULL;
 800f7cc:	f64f 73f2 	movw	r3, #65522	; 0xfff2
 800f7d0:	83fb      	strh	r3, [r7, #30]
			}
		}
	}
	return s16Ret;
 800f7d2:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
}
 800f7d6:	4618      	mov	r0, r3
 800f7d8:	3720      	adds	r7, #32
 800f7da:	46bd      	mov	sp, r7
 800f7dc:	bd80      	pop	{r7, pc}
 800f7de:	bf00      	nop
 800f7e0:	24000d3c 	.word	0x24000d3c

0800f7e4 <close>:

Date
		4 June 2012
*********************************************************************/
sint8 close(SOCKET sock)
{
 800f7e4:	b580      	push	{r7, lr}
 800f7e6:	b088      	sub	sp, #32
 800f7e8:	af04      	add	r7, sp, #16
 800f7ea:	4603      	mov	r3, r0
 800f7ec:	71fb      	strb	r3, [r7, #7]
	sint8	s8Ret = SOCK_ERR_INVALID_ARG;
 800f7ee:	23fa      	movs	r3, #250	; 0xfa
 800f7f0:	73fb      	strb	r3, [r7, #15]
    M2M_INFO("Sock to delete <%d>\n", sock);
	if(sock >= 0 && (gastrSockets[sock].bIsUsed == 1))
 800f7f2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800f7f6:	2b00      	cmp	r3, #0
 800f7f8:	db53      	blt.n	800f8a2 <close+0xbe>
 800f7fa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800f7fe:	4a2c      	ldr	r2, [pc, #176]	; (800f8b0 <close+0xcc>)
 800f800:	011b      	lsls	r3, r3, #4
 800f802:	4413      	add	r3, r2
 800f804:	330a      	adds	r3, #10
 800f806:	781b      	ldrb	r3, [r3, #0]
 800f808:	b2db      	uxtb	r3, r3
 800f80a:	2b01      	cmp	r3, #1
 800f80c:	d149      	bne.n	800f8a2 <close+0xbe>
	{
		uint8	u8Cmd = SOCKET_CMD_CLOSE;
 800f80e:	2349      	movs	r3, #73	; 0x49
 800f810:	73bb      	strb	r3, [r7, #14]
		tstrCloseCmd strclose;
		strclose.sock = sock;
 800f812:	79fb      	ldrb	r3, [r7, #7]
 800f814:	723b      	strb	r3, [r7, #8]
		strclose.u16SessionID		= gastrSockets[sock].u16SessionID;
 800f816:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800f81a:	4a25      	ldr	r2, [pc, #148]	; (800f8b0 <close+0xcc>)
 800f81c:	011b      	lsls	r3, r3, #4
 800f81e:	4413      	add	r3, r2
 800f820:	3306      	adds	r3, #6
 800f822:	881b      	ldrh	r3, [r3, #0]
 800f824:	b29b      	uxth	r3, r3
 800f826:	817b      	strh	r3, [r7, #10]

		gastrSockets[sock].bIsUsed = 0;
 800f828:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800f82c:	4a20      	ldr	r2, [pc, #128]	; (800f8b0 <close+0xcc>)
 800f82e:	011b      	lsls	r3, r3, #4
 800f830:	4413      	add	r3, r2
 800f832:	330a      	adds	r3, #10
 800f834:	2200      	movs	r2, #0
 800f836:	701a      	strb	r2, [r3, #0]
		gastrSockets[sock].u16SessionID =0;
 800f838:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800f83c:	4a1c      	ldr	r2, [pc, #112]	; (800f8b0 <close+0xcc>)
 800f83e:	011b      	lsls	r3, r3, #4
 800f840:	4413      	add	r3, r2
 800f842:	3306      	adds	r3, #6
 800f844:	2200      	movs	r2, #0
 800f846:	801a      	strh	r2, [r3, #0]

		if(gastrSockets[sock].u8SSLFlags & SSL_FLAGS_ACTIVE)
 800f848:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800f84c:	4a18      	ldr	r2, [pc, #96]	; (800f8b0 <close+0xcc>)
 800f84e:	011b      	lsls	r3, r3, #4
 800f850:	4413      	add	r3, r2
 800f852:	330b      	adds	r3, #11
 800f854:	781b      	ldrb	r3, [r3, #0]
 800f856:	b2db      	uxtb	r3, r3
 800f858:	f003 0301 	and.w	r3, r3, #1
 800f85c:	2b00      	cmp	r3, #0
 800f85e:	d001      	beq.n	800f864 <close+0x80>
		{
			u8Cmd = SOCKET_CMD_SSL_CLOSE;
 800f860:	234e      	movs	r3, #78	; 0x4e
 800f862:	73bb      	strb	r3, [r7, #14]
		}
		s8Ret = SOCKET_REQUEST(u8Cmd, (uint8*)&strclose, sizeof(tstrCloseCmd), NULL,0, 0);
 800f864:	f107 0208 	add.w	r2, r7, #8
 800f868:	7bb9      	ldrb	r1, [r7, #14]
 800f86a:	2300      	movs	r3, #0
 800f86c:	9302      	str	r3, [sp, #8]
 800f86e:	2300      	movs	r3, #0
 800f870:	9301      	str	r3, [sp, #4]
 800f872:	2300      	movs	r3, #0
 800f874:	9300      	str	r3, [sp, #0]
 800f876:	2304      	movs	r3, #4
 800f878:	2002      	movs	r0, #2
 800f87a:	f7fd f81b 	bl	800c8b4 <hif_send>
 800f87e:	4603      	mov	r3, r0
 800f880:	73fb      	strb	r3, [r7, #15]
		if(s8Ret != SOCK_ERR_NO_ERROR)
 800f882:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800f886:	2b00      	cmp	r3, #0
 800f888:	d001      	beq.n	800f88e <close+0xaa>
		{
			s8Ret = SOCK_ERR_INVALID;
 800f88a:	23f7      	movs	r3, #247	; 0xf7
 800f88c:	73fb      	strb	r3, [r7, #15]
		}
		m2m_memset((uint8*)&gastrSockets[sock], 0, sizeof(tstrSocket));
 800f88e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800f892:	011b      	lsls	r3, r3, #4
 800f894:	4a06      	ldr	r2, [pc, #24]	; (800f8b0 <close+0xcc>)
 800f896:	4413      	add	r3, r2
 800f898:	2210      	movs	r2, #16
 800f89a:	2100      	movs	r1, #0
 800f89c:	4618      	mov	r0, r3
 800f89e:	f7fc fef7 	bl	800c690 <m2m_memset>
	}
	return s8Ret;
 800f8a2:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800f8a6:	4618      	mov	r0, r3
 800f8a8:	3710      	adds	r7, #16
 800f8aa:	46bd      	mov	sp, r7
 800f8ac:	bd80      	pop	{r7, pc}
 800f8ae:	bf00      	nop
 800f8b0:	24000d3c 	.word	0x24000d3c

0800f8b4 <spi_flash_enter_low_power_mode>:
		spi_flash_write_enable();
		spi_flash_gang_unblock();
	}
}
#endif
static void spi_flash_enter_low_power_mode(void) {
 800f8b4:	b580      	push	{r7, lr}
 800f8b6:	b082      	sub	sp, #8
 800f8b8:	af00      	add	r7, sp, #0
	volatile unsigned long tmp;
	unsigned char* cmd = (unsigned char*) &tmp;
 800f8ba:	463b      	mov	r3, r7
 800f8bc:	607b      	str	r3, [r7, #4]

	cmd[0] = 0xb9;
 800f8be:	687b      	ldr	r3, [r7, #4]
 800f8c0:	22b9      	movs	r2, #185	; 0xb9
 800f8c2:	701a      	strb	r2, [r3, #0]

	nm_write_reg(SPI_FLASH_DATA_CNT, 0);
 800f8c4:	2100      	movs	r1, #0
 800f8c6:	4810      	ldr	r0, [pc, #64]	; (800f908 <spi_flash_enter_low_power_mode+0x54>)
 800f8c8:	f7fe faa2 	bl	800de10 <nm_write_reg>
	nm_write_reg(SPI_FLASH_BUF1, cmd[0]);
 800f8cc:	687b      	ldr	r3, [r7, #4]
 800f8ce:	781b      	ldrb	r3, [r3, #0]
 800f8d0:	4619      	mov	r1, r3
 800f8d2:	480e      	ldr	r0, [pc, #56]	; (800f90c <spi_flash_enter_low_power_mode+0x58>)
 800f8d4:	f7fe fa9c 	bl	800de10 <nm_write_reg>
	nm_write_reg(SPI_FLASH_BUF_DIR, 0x1);
 800f8d8:	2101      	movs	r1, #1
 800f8da:	480d      	ldr	r0, [pc, #52]	; (800f910 <spi_flash_enter_low_power_mode+0x5c>)
 800f8dc:	f7fe fa98 	bl	800de10 <nm_write_reg>
	nm_write_reg(SPI_FLASH_DMA_ADDR, 0);
 800f8e0:	2100      	movs	r1, #0
 800f8e2:	480c      	ldr	r0, [pc, #48]	; (800f914 <spi_flash_enter_low_power_mode+0x60>)
 800f8e4:	f7fe fa94 	bl	800de10 <nm_write_reg>
	nm_write_reg(SPI_FLASH_CMD_CNT, 1 | (1 << 7));
 800f8e8:	2181      	movs	r1, #129	; 0x81
 800f8ea:	480b      	ldr	r0, [pc, #44]	; (800f918 <spi_flash_enter_low_power_mode+0x64>)
 800f8ec:	f7fe fa90 	bl	800de10 <nm_write_reg>
	while(nm_read_reg(SPI_FLASH_TR_DONE) != 1);
 800f8f0:	bf00      	nop
 800f8f2:	480a      	ldr	r0, [pc, #40]	; (800f91c <spi_flash_enter_low_power_mode+0x68>)
 800f8f4:	f7fe fa72 	bl	800dddc <nm_read_reg>
 800f8f8:	4603      	mov	r3, r0
 800f8fa:	2b01      	cmp	r3, #1
 800f8fc:	d1f9      	bne.n	800f8f2 <spi_flash_enter_low_power_mode+0x3e>
}
 800f8fe:	bf00      	nop
 800f900:	3708      	adds	r7, #8
 800f902:	46bd      	mov	sp, r7
 800f904:	bd80      	pop	{r7, pc}
 800f906:	bf00      	nop
 800f908:	00010208 	.word	0x00010208
 800f90c:	0001020c 	.word	0x0001020c
 800f910:	00010214 	.word	0x00010214
 800f914:	0001021c 	.word	0x0001021c
 800f918:	00010204 	.word	0x00010204
 800f91c:	00010218 	.word	0x00010218

0800f920 <spi_flash_leave_low_power_mode>:


static void spi_flash_leave_low_power_mode(void) {
 800f920:	b580      	push	{r7, lr}
 800f922:	b082      	sub	sp, #8
 800f924:	af00      	add	r7, sp, #0
	volatile unsigned long tmp;
	unsigned char* cmd = (unsigned char*) &tmp;
 800f926:	463b      	mov	r3, r7
 800f928:	607b      	str	r3, [r7, #4]

	cmd[0] = 0xab;
 800f92a:	687b      	ldr	r3, [r7, #4]
 800f92c:	22ab      	movs	r2, #171	; 0xab
 800f92e:	701a      	strb	r2, [r3, #0]

	nm_write_reg(SPI_FLASH_DATA_CNT, 0);
 800f930:	2100      	movs	r1, #0
 800f932:	4810      	ldr	r0, [pc, #64]	; (800f974 <spi_flash_leave_low_power_mode+0x54>)
 800f934:	f7fe fa6c 	bl	800de10 <nm_write_reg>
	nm_write_reg(SPI_FLASH_BUF1, cmd[0]);
 800f938:	687b      	ldr	r3, [r7, #4]
 800f93a:	781b      	ldrb	r3, [r3, #0]
 800f93c:	4619      	mov	r1, r3
 800f93e:	480e      	ldr	r0, [pc, #56]	; (800f978 <spi_flash_leave_low_power_mode+0x58>)
 800f940:	f7fe fa66 	bl	800de10 <nm_write_reg>
	nm_write_reg(SPI_FLASH_BUF_DIR, 0x1);
 800f944:	2101      	movs	r1, #1
 800f946:	480d      	ldr	r0, [pc, #52]	; (800f97c <spi_flash_leave_low_power_mode+0x5c>)
 800f948:	f7fe fa62 	bl	800de10 <nm_write_reg>
	nm_write_reg(SPI_FLASH_DMA_ADDR, 0);
 800f94c:	2100      	movs	r1, #0
 800f94e:	480c      	ldr	r0, [pc, #48]	; (800f980 <spi_flash_leave_low_power_mode+0x60>)
 800f950:	f7fe fa5e 	bl	800de10 <nm_write_reg>
	nm_write_reg(SPI_FLASH_CMD_CNT,  1 | (1 << 7));
 800f954:	2181      	movs	r1, #129	; 0x81
 800f956:	480b      	ldr	r0, [pc, #44]	; (800f984 <spi_flash_leave_low_power_mode+0x64>)
 800f958:	f7fe fa5a 	bl	800de10 <nm_write_reg>
	while(nm_read_reg(SPI_FLASH_TR_DONE) != 1);
 800f95c:	bf00      	nop
 800f95e:	480a      	ldr	r0, [pc, #40]	; (800f988 <spi_flash_leave_low_power_mode+0x68>)
 800f960:	f7fe fa3c 	bl	800dddc <nm_read_reg>
 800f964:	4603      	mov	r3, r0
 800f966:	2b01      	cmp	r3, #1
 800f968:	d1f9      	bne.n	800f95e <spi_flash_leave_low_power_mode+0x3e>
}
 800f96a:	bf00      	nop
 800f96c:	3708      	adds	r7, #8
 800f96e:	46bd      	mov	sp, r7
 800f970:	bd80      	pop	{r7, pc}
 800f972:	bf00      	nop
 800f974:	00010208 	.word	0x00010208
 800f978:	0001020c 	.word	0x0001020c
 800f97c:	00010214 	.word	0x00010214
 800f980:	0001021c 	.word	0x0001021c
 800f984:	00010204 	.word	0x00010204
 800f988:	00010218 	.word	0x00010218

0800f98c <spi_flash_enable>:
 *	@brief	Enable spi flash operations
 *	@author	M. Abdelmawla
 *	@version	1.0
 */
sint8 spi_flash_enable(uint8 enable)
{
 800f98c:	b580      	push	{r7, lr}
 800f98e:	b084      	sub	sp, #16
 800f990:	af00      	add	r7, sp, #0
 800f992:	4603      	mov	r3, r0
 800f994:	71fb      	strb	r3, [r7, #7]
	sint8 s8Ret = M2M_SUCCESS;
 800f996:	2300      	movs	r3, #0
 800f998:	73fb      	strb	r3, [r7, #15]
	if(REV(nmi_get_chipid()) >= REV_3A0) {
 800f99a:	f7fd ff65 	bl	800d868 <nmi_get_chipid>
 800f99e:	4603      	mov	r3, r0
 800f9a0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800f9a4:	f5b3 7f68 	cmp.w	r3, #928	; 0x3a0
 800f9a8:	d331      	bcc.n	800fa0e <spi_flash_enable+0x82>
		uint32 u32Val;

		/* Enable pinmux to SPI flash. */
		s8Ret = nm_read_reg_with_ret(0x1410, &u32Val);
 800f9aa:	f107 0308 	add.w	r3, r7, #8
 800f9ae:	4619      	mov	r1, r3
 800f9b0:	f241 4010 	movw	r0, #5136	; 0x1410
 800f9b4:	f7fe fa1e 	bl	800ddf4 <nm_read_reg_with_ret>
 800f9b8:	4603      	mov	r3, r0
 800f9ba:	73fb      	strb	r3, [r7, #15]
		if(s8Ret != M2M_SUCCESS) {
 800f9bc:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800f9c0:	2b00      	cmp	r3, #0
 800f9c2:	d126      	bne.n	800fa12 <spi_flash_enable+0x86>
			goto ERR1;
		}
		/* GPIO15/16/17/18 */
		u32Val &= ~((0x7777ul) << 12);
 800f9c4:	68ba      	ldr	r2, [r7, #8]
 800f9c6:	4b16      	ldr	r3, [pc, #88]	; (800fa20 <spi_flash_enable+0x94>)
 800f9c8:	4013      	ands	r3, r2
 800f9ca:	60bb      	str	r3, [r7, #8]
		u32Val |= ((0x1111ul) << 12);
 800f9cc:	68ba      	ldr	r2, [r7, #8]
 800f9ce:	4b15      	ldr	r3, [pc, #84]	; (800fa24 <spi_flash_enable+0x98>)
 800f9d0:	4313      	orrs	r3, r2
 800f9d2:	60bb      	str	r3, [r7, #8]
		nm_write_reg(0x1410, u32Val);
 800f9d4:	68bb      	ldr	r3, [r7, #8]
 800f9d6:	4619      	mov	r1, r3
 800f9d8:	f241 4010 	movw	r0, #5136	; 0x1410
 800f9dc:	f7fe fa18 	bl	800de10 <nm_write_reg>
		if(enable) {
 800f9e0:	79fb      	ldrb	r3, [r7, #7]
 800f9e2:	2b00      	cmp	r3, #0
 800f9e4:	d002      	beq.n	800f9ec <spi_flash_enable+0x60>
			spi_flash_leave_low_power_mode();
 800f9e6:	f7ff ff9b 	bl	800f920 <spi_flash_leave_low_power_mode>
 800f9ea:	e001      	b.n	800f9f0 <spi_flash_enable+0x64>
		} else {
			spi_flash_enter_low_power_mode();
 800f9ec:	f7ff ff62 	bl	800f8b4 <spi_flash_enter_low_power_mode>
		}
		/* Disable pinmux to SPI flash to minimize leakage. */
		u32Val &= ~((0x7777ul) << 12);
 800f9f0:	68ba      	ldr	r2, [r7, #8]
 800f9f2:	4b0b      	ldr	r3, [pc, #44]	; (800fa20 <spi_flash_enable+0x94>)
 800f9f4:	4013      	ands	r3, r2
 800f9f6:	60bb      	str	r3, [r7, #8]
		u32Val |= ((0x0010ul) << 12);
 800f9f8:	68bb      	ldr	r3, [r7, #8]
 800f9fa:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800f9fe:	60bb      	str	r3, [r7, #8]
		nm_write_reg(0x1410, u32Val);
 800fa00:	68bb      	ldr	r3, [r7, #8]
 800fa02:	4619      	mov	r1, r3
 800fa04:	f241 4010 	movw	r0, #5136	; 0x1410
 800fa08:	f7fe fa02 	bl	800de10 <nm_write_reg>
 800fa0c:	e002      	b.n	800fa14 <spi_flash_enable+0x88>
	}
ERR1:
 800fa0e:	bf00      	nop
 800fa10:	e000      	b.n	800fa14 <spi_flash_enable+0x88>
			goto ERR1;
 800fa12:	bf00      	nop
	return s8Ret;
 800fa14:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800fa18:	4618      	mov	r0, r3
 800fa1a:	3710      	adds	r7, #16
 800fa1c:	46bd      	mov	sp, r7
 800fa1e:	bd80      	pop	{r7, pc}
 800fa20:	f8888fff 	.word	0xf8888fff
 800fa24:	01111000 	.word	0x01111000

0800fa28 <__errno>:
 800fa28:	4b01      	ldr	r3, [pc, #4]	; (800fa30 <__errno+0x8>)
 800fa2a:	6818      	ldr	r0, [r3, #0]
 800fa2c:	4770      	bx	lr
 800fa2e:	bf00      	nop
 800fa30:	24000420 	.word	0x24000420

0800fa34 <__libc_init_array>:
 800fa34:	b570      	push	{r4, r5, r6, lr}
 800fa36:	4e0d      	ldr	r6, [pc, #52]	; (800fa6c <__libc_init_array+0x38>)
 800fa38:	4c0d      	ldr	r4, [pc, #52]	; (800fa70 <__libc_init_array+0x3c>)
 800fa3a:	1ba4      	subs	r4, r4, r6
 800fa3c:	10a4      	asrs	r4, r4, #2
 800fa3e:	2500      	movs	r5, #0
 800fa40:	42a5      	cmp	r5, r4
 800fa42:	d109      	bne.n	800fa58 <__libc_init_array+0x24>
 800fa44:	4e0b      	ldr	r6, [pc, #44]	; (800fa74 <__libc_init_array+0x40>)
 800fa46:	4c0c      	ldr	r4, [pc, #48]	; (800fa78 <__libc_init_array+0x44>)
 800fa48:	f000 ffb2 	bl	80109b0 <_init>
 800fa4c:	1ba4      	subs	r4, r4, r6
 800fa4e:	10a4      	asrs	r4, r4, #2
 800fa50:	2500      	movs	r5, #0
 800fa52:	42a5      	cmp	r5, r4
 800fa54:	d105      	bne.n	800fa62 <__libc_init_array+0x2e>
 800fa56:	bd70      	pop	{r4, r5, r6, pc}
 800fa58:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800fa5c:	4798      	blx	r3
 800fa5e:	3501      	adds	r5, #1
 800fa60:	e7ee      	b.n	800fa40 <__libc_init_array+0xc>
 800fa62:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800fa66:	4798      	blx	r3
 800fa68:	3501      	adds	r5, #1
 800fa6a:	e7f2      	b.n	800fa52 <__libc_init_array+0x1e>
 800fa6c:	080114e8 	.word	0x080114e8
 800fa70:	080114e8 	.word	0x080114e8
 800fa74:	080114e8 	.word	0x080114e8
 800fa78:	080114ec 	.word	0x080114ec

0800fa7c <memset>:
 800fa7c:	4402      	add	r2, r0
 800fa7e:	4603      	mov	r3, r0
 800fa80:	4293      	cmp	r3, r2
 800fa82:	d100      	bne.n	800fa86 <memset+0xa>
 800fa84:	4770      	bx	lr
 800fa86:	f803 1b01 	strb.w	r1, [r3], #1
 800fa8a:	e7f9      	b.n	800fa80 <memset+0x4>

0800fa8c <iprintf>:
 800fa8c:	b40f      	push	{r0, r1, r2, r3}
 800fa8e:	4b0a      	ldr	r3, [pc, #40]	; (800fab8 <iprintf+0x2c>)
 800fa90:	b513      	push	{r0, r1, r4, lr}
 800fa92:	681c      	ldr	r4, [r3, #0]
 800fa94:	b124      	cbz	r4, 800faa0 <iprintf+0x14>
 800fa96:	69a3      	ldr	r3, [r4, #24]
 800fa98:	b913      	cbnz	r3, 800faa0 <iprintf+0x14>
 800fa9a:	4620      	mov	r0, r4
 800fa9c:	f000 fa36 	bl	800ff0c <__sinit>
 800faa0:	ab05      	add	r3, sp, #20
 800faa2:	9a04      	ldr	r2, [sp, #16]
 800faa4:	68a1      	ldr	r1, [r4, #8]
 800faa6:	9301      	str	r3, [sp, #4]
 800faa8:	4620      	mov	r0, r4
 800faaa:	f000 fbef 	bl	801028c <_vfiprintf_r>
 800faae:	b002      	add	sp, #8
 800fab0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800fab4:	b004      	add	sp, #16
 800fab6:	4770      	bx	lr
 800fab8:	24000420 	.word	0x24000420

0800fabc <putchar>:
 800fabc:	b538      	push	{r3, r4, r5, lr}
 800fabe:	4b08      	ldr	r3, [pc, #32]	; (800fae0 <putchar+0x24>)
 800fac0:	681c      	ldr	r4, [r3, #0]
 800fac2:	4605      	mov	r5, r0
 800fac4:	b124      	cbz	r4, 800fad0 <putchar+0x14>
 800fac6:	69a3      	ldr	r3, [r4, #24]
 800fac8:	b913      	cbnz	r3, 800fad0 <putchar+0x14>
 800faca:	4620      	mov	r0, r4
 800facc:	f000 fa1e 	bl	800ff0c <__sinit>
 800fad0:	68a2      	ldr	r2, [r4, #8]
 800fad2:	4629      	mov	r1, r5
 800fad4:	4620      	mov	r0, r4
 800fad6:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800fada:	f000 be75 	b.w	80107c8 <_putc_r>
 800fade:	bf00      	nop
 800fae0:	24000420 	.word	0x24000420

0800fae4 <_puts_r>:
 800fae4:	b570      	push	{r4, r5, r6, lr}
 800fae6:	460e      	mov	r6, r1
 800fae8:	4605      	mov	r5, r0
 800faea:	b118      	cbz	r0, 800faf4 <_puts_r+0x10>
 800faec:	6983      	ldr	r3, [r0, #24]
 800faee:	b90b      	cbnz	r3, 800faf4 <_puts_r+0x10>
 800faf0:	f000 fa0c 	bl	800ff0c <__sinit>
 800faf4:	69ab      	ldr	r3, [r5, #24]
 800faf6:	68ac      	ldr	r4, [r5, #8]
 800faf8:	b913      	cbnz	r3, 800fb00 <_puts_r+0x1c>
 800fafa:	4628      	mov	r0, r5
 800fafc:	f000 fa06 	bl	800ff0c <__sinit>
 800fb00:	4b23      	ldr	r3, [pc, #140]	; (800fb90 <_puts_r+0xac>)
 800fb02:	429c      	cmp	r4, r3
 800fb04:	d117      	bne.n	800fb36 <_puts_r+0x52>
 800fb06:	686c      	ldr	r4, [r5, #4]
 800fb08:	89a3      	ldrh	r3, [r4, #12]
 800fb0a:	071b      	lsls	r3, r3, #28
 800fb0c:	d51d      	bpl.n	800fb4a <_puts_r+0x66>
 800fb0e:	6923      	ldr	r3, [r4, #16]
 800fb10:	b1db      	cbz	r3, 800fb4a <_puts_r+0x66>
 800fb12:	3e01      	subs	r6, #1
 800fb14:	68a3      	ldr	r3, [r4, #8]
 800fb16:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 800fb1a:	3b01      	subs	r3, #1
 800fb1c:	60a3      	str	r3, [r4, #8]
 800fb1e:	b9e9      	cbnz	r1, 800fb5c <_puts_r+0x78>
 800fb20:	2b00      	cmp	r3, #0
 800fb22:	da2e      	bge.n	800fb82 <_puts_r+0x9e>
 800fb24:	4622      	mov	r2, r4
 800fb26:	210a      	movs	r1, #10
 800fb28:	4628      	mov	r0, r5
 800fb2a:	f000 f83f 	bl	800fbac <__swbuf_r>
 800fb2e:	3001      	adds	r0, #1
 800fb30:	d011      	beq.n	800fb56 <_puts_r+0x72>
 800fb32:	200a      	movs	r0, #10
 800fb34:	e011      	b.n	800fb5a <_puts_r+0x76>
 800fb36:	4b17      	ldr	r3, [pc, #92]	; (800fb94 <_puts_r+0xb0>)
 800fb38:	429c      	cmp	r4, r3
 800fb3a:	d101      	bne.n	800fb40 <_puts_r+0x5c>
 800fb3c:	68ac      	ldr	r4, [r5, #8]
 800fb3e:	e7e3      	b.n	800fb08 <_puts_r+0x24>
 800fb40:	4b15      	ldr	r3, [pc, #84]	; (800fb98 <_puts_r+0xb4>)
 800fb42:	429c      	cmp	r4, r3
 800fb44:	bf08      	it	eq
 800fb46:	68ec      	ldreq	r4, [r5, #12]
 800fb48:	e7de      	b.n	800fb08 <_puts_r+0x24>
 800fb4a:	4621      	mov	r1, r4
 800fb4c:	4628      	mov	r0, r5
 800fb4e:	f000 f87f 	bl	800fc50 <__swsetup_r>
 800fb52:	2800      	cmp	r0, #0
 800fb54:	d0dd      	beq.n	800fb12 <_puts_r+0x2e>
 800fb56:	f04f 30ff 	mov.w	r0, #4294967295
 800fb5a:	bd70      	pop	{r4, r5, r6, pc}
 800fb5c:	2b00      	cmp	r3, #0
 800fb5e:	da04      	bge.n	800fb6a <_puts_r+0x86>
 800fb60:	69a2      	ldr	r2, [r4, #24]
 800fb62:	429a      	cmp	r2, r3
 800fb64:	dc06      	bgt.n	800fb74 <_puts_r+0x90>
 800fb66:	290a      	cmp	r1, #10
 800fb68:	d004      	beq.n	800fb74 <_puts_r+0x90>
 800fb6a:	6823      	ldr	r3, [r4, #0]
 800fb6c:	1c5a      	adds	r2, r3, #1
 800fb6e:	6022      	str	r2, [r4, #0]
 800fb70:	7019      	strb	r1, [r3, #0]
 800fb72:	e7cf      	b.n	800fb14 <_puts_r+0x30>
 800fb74:	4622      	mov	r2, r4
 800fb76:	4628      	mov	r0, r5
 800fb78:	f000 f818 	bl	800fbac <__swbuf_r>
 800fb7c:	3001      	adds	r0, #1
 800fb7e:	d1c9      	bne.n	800fb14 <_puts_r+0x30>
 800fb80:	e7e9      	b.n	800fb56 <_puts_r+0x72>
 800fb82:	6823      	ldr	r3, [r4, #0]
 800fb84:	200a      	movs	r0, #10
 800fb86:	1c5a      	adds	r2, r3, #1
 800fb88:	6022      	str	r2, [r4, #0]
 800fb8a:	7018      	strb	r0, [r3, #0]
 800fb8c:	e7e5      	b.n	800fb5a <_puts_r+0x76>
 800fb8e:	bf00      	nop
 800fb90:	0801146c 	.word	0x0801146c
 800fb94:	0801148c 	.word	0x0801148c
 800fb98:	0801144c 	.word	0x0801144c

0800fb9c <puts>:
 800fb9c:	4b02      	ldr	r3, [pc, #8]	; (800fba8 <puts+0xc>)
 800fb9e:	4601      	mov	r1, r0
 800fba0:	6818      	ldr	r0, [r3, #0]
 800fba2:	f7ff bf9f 	b.w	800fae4 <_puts_r>
 800fba6:	bf00      	nop
 800fba8:	24000420 	.word	0x24000420

0800fbac <__swbuf_r>:
 800fbac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800fbae:	460e      	mov	r6, r1
 800fbb0:	4614      	mov	r4, r2
 800fbb2:	4605      	mov	r5, r0
 800fbb4:	b118      	cbz	r0, 800fbbe <__swbuf_r+0x12>
 800fbb6:	6983      	ldr	r3, [r0, #24]
 800fbb8:	b90b      	cbnz	r3, 800fbbe <__swbuf_r+0x12>
 800fbba:	f000 f9a7 	bl	800ff0c <__sinit>
 800fbbe:	4b21      	ldr	r3, [pc, #132]	; (800fc44 <__swbuf_r+0x98>)
 800fbc0:	429c      	cmp	r4, r3
 800fbc2:	d12a      	bne.n	800fc1a <__swbuf_r+0x6e>
 800fbc4:	686c      	ldr	r4, [r5, #4]
 800fbc6:	69a3      	ldr	r3, [r4, #24]
 800fbc8:	60a3      	str	r3, [r4, #8]
 800fbca:	89a3      	ldrh	r3, [r4, #12]
 800fbcc:	071a      	lsls	r2, r3, #28
 800fbce:	d52e      	bpl.n	800fc2e <__swbuf_r+0x82>
 800fbd0:	6923      	ldr	r3, [r4, #16]
 800fbd2:	b363      	cbz	r3, 800fc2e <__swbuf_r+0x82>
 800fbd4:	6923      	ldr	r3, [r4, #16]
 800fbd6:	6820      	ldr	r0, [r4, #0]
 800fbd8:	1ac0      	subs	r0, r0, r3
 800fbda:	6963      	ldr	r3, [r4, #20]
 800fbdc:	b2f6      	uxtb	r6, r6
 800fbde:	4283      	cmp	r3, r0
 800fbe0:	4637      	mov	r7, r6
 800fbe2:	dc04      	bgt.n	800fbee <__swbuf_r+0x42>
 800fbe4:	4621      	mov	r1, r4
 800fbe6:	4628      	mov	r0, r5
 800fbe8:	f000 f926 	bl	800fe38 <_fflush_r>
 800fbec:	bb28      	cbnz	r0, 800fc3a <__swbuf_r+0x8e>
 800fbee:	68a3      	ldr	r3, [r4, #8]
 800fbf0:	3b01      	subs	r3, #1
 800fbf2:	60a3      	str	r3, [r4, #8]
 800fbf4:	6823      	ldr	r3, [r4, #0]
 800fbf6:	1c5a      	adds	r2, r3, #1
 800fbf8:	6022      	str	r2, [r4, #0]
 800fbfa:	701e      	strb	r6, [r3, #0]
 800fbfc:	6963      	ldr	r3, [r4, #20]
 800fbfe:	3001      	adds	r0, #1
 800fc00:	4283      	cmp	r3, r0
 800fc02:	d004      	beq.n	800fc0e <__swbuf_r+0x62>
 800fc04:	89a3      	ldrh	r3, [r4, #12]
 800fc06:	07db      	lsls	r3, r3, #31
 800fc08:	d519      	bpl.n	800fc3e <__swbuf_r+0x92>
 800fc0a:	2e0a      	cmp	r6, #10
 800fc0c:	d117      	bne.n	800fc3e <__swbuf_r+0x92>
 800fc0e:	4621      	mov	r1, r4
 800fc10:	4628      	mov	r0, r5
 800fc12:	f000 f911 	bl	800fe38 <_fflush_r>
 800fc16:	b190      	cbz	r0, 800fc3e <__swbuf_r+0x92>
 800fc18:	e00f      	b.n	800fc3a <__swbuf_r+0x8e>
 800fc1a:	4b0b      	ldr	r3, [pc, #44]	; (800fc48 <__swbuf_r+0x9c>)
 800fc1c:	429c      	cmp	r4, r3
 800fc1e:	d101      	bne.n	800fc24 <__swbuf_r+0x78>
 800fc20:	68ac      	ldr	r4, [r5, #8]
 800fc22:	e7d0      	b.n	800fbc6 <__swbuf_r+0x1a>
 800fc24:	4b09      	ldr	r3, [pc, #36]	; (800fc4c <__swbuf_r+0xa0>)
 800fc26:	429c      	cmp	r4, r3
 800fc28:	bf08      	it	eq
 800fc2a:	68ec      	ldreq	r4, [r5, #12]
 800fc2c:	e7cb      	b.n	800fbc6 <__swbuf_r+0x1a>
 800fc2e:	4621      	mov	r1, r4
 800fc30:	4628      	mov	r0, r5
 800fc32:	f000 f80d 	bl	800fc50 <__swsetup_r>
 800fc36:	2800      	cmp	r0, #0
 800fc38:	d0cc      	beq.n	800fbd4 <__swbuf_r+0x28>
 800fc3a:	f04f 37ff 	mov.w	r7, #4294967295
 800fc3e:	4638      	mov	r0, r7
 800fc40:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800fc42:	bf00      	nop
 800fc44:	0801146c 	.word	0x0801146c
 800fc48:	0801148c 	.word	0x0801148c
 800fc4c:	0801144c 	.word	0x0801144c

0800fc50 <__swsetup_r>:
 800fc50:	4b32      	ldr	r3, [pc, #200]	; (800fd1c <__swsetup_r+0xcc>)
 800fc52:	b570      	push	{r4, r5, r6, lr}
 800fc54:	681d      	ldr	r5, [r3, #0]
 800fc56:	4606      	mov	r6, r0
 800fc58:	460c      	mov	r4, r1
 800fc5a:	b125      	cbz	r5, 800fc66 <__swsetup_r+0x16>
 800fc5c:	69ab      	ldr	r3, [r5, #24]
 800fc5e:	b913      	cbnz	r3, 800fc66 <__swsetup_r+0x16>
 800fc60:	4628      	mov	r0, r5
 800fc62:	f000 f953 	bl	800ff0c <__sinit>
 800fc66:	4b2e      	ldr	r3, [pc, #184]	; (800fd20 <__swsetup_r+0xd0>)
 800fc68:	429c      	cmp	r4, r3
 800fc6a:	d10f      	bne.n	800fc8c <__swsetup_r+0x3c>
 800fc6c:	686c      	ldr	r4, [r5, #4]
 800fc6e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800fc72:	b29a      	uxth	r2, r3
 800fc74:	0715      	lsls	r5, r2, #28
 800fc76:	d42c      	bmi.n	800fcd2 <__swsetup_r+0x82>
 800fc78:	06d0      	lsls	r0, r2, #27
 800fc7a:	d411      	bmi.n	800fca0 <__swsetup_r+0x50>
 800fc7c:	2209      	movs	r2, #9
 800fc7e:	6032      	str	r2, [r6, #0]
 800fc80:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800fc84:	81a3      	strh	r3, [r4, #12]
 800fc86:	f04f 30ff 	mov.w	r0, #4294967295
 800fc8a:	e03e      	b.n	800fd0a <__swsetup_r+0xba>
 800fc8c:	4b25      	ldr	r3, [pc, #148]	; (800fd24 <__swsetup_r+0xd4>)
 800fc8e:	429c      	cmp	r4, r3
 800fc90:	d101      	bne.n	800fc96 <__swsetup_r+0x46>
 800fc92:	68ac      	ldr	r4, [r5, #8]
 800fc94:	e7eb      	b.n	800fc6e <__swsetup_r+0x1e>
 800fc96:	4b24      	ldr	r3, [pc, #144]	; (800fd28 <__swsetup_r+0xd8>)
 800fc98:	429c      	cmp	r4, r3
 800fc9a:	bf08      	it	eq
 800fc9c:	68ec      	ldreq	r4, [r5, #12]
 800fc9e:	e7e6      	b.n	800fc6e <__swsetup_r+0x1e>
 800fca0:	0751      	lsls	r1, r2, #29
 800fca2:	d512      	bpl.n	800fcca <__swsetup_r+0x7a>
 800fca4:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800fca6:	b141      	cbz	r1, 800fcba <__swsetup_r+0x6a>
 800fca8:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800fcac:	4299      	cmp	r1, r3
 800fcae:	d002      	beq.n	800fcb6 <__swsetup_r+0x66>
 800fcb0:	4630      	mov	r0, r6
 800fcb2:	f000 fa19 	bl	80100e8 <_free_r>
 800fcb6:	2300      	movs	r3, #0
 800fcb8:	6363      	str	r3, [r4, #52]	; 0x34
 800fcba:	89a3      	ldrh	r3, [r4, #12]
 800fcbc:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800fcc0:	81a3      	strh	r3, [r4, #12]
 800fcc2:	2300      	movs	r3, #0
 800fcc4:	6063      	str	r3, [r4, #4]
 800fcc6:	6923      	ldr	r3, [r4, #16]
 800fcc8:	6023      	str	r3, [r4, #0]
 800fcca:	89a3      	ldrh	r3, [r4, #12]
 800fccc:	f043 0308 	orr.w	r3, r3, #8
 800fcd0:	81a3      	strh	r3, [r4, #12]
 800fcd2:	6923      	ldr	r3, [r4, #16]
 800fcd4:	b94b      	cbnz	r3, 800fcea <__swsetup_r+0x9a>
 800fcd6:	89a3      	ldrh	r3, [r4, #12]
 800fcd8:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800fcdc:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800fce0:	d003      	beq.n	800fcea <__swsetup_r+0x9a>
 800fce2:	4621      	mov	r1, r4
 800fce4:	4630      	mov	r0, r6
 800fce6:	f000 f9bf 	bl	8010068 <__smakebuf_r>
 800fcea:	89a2      	ldrh	r2, [r4, #12]
 800fcec:	f012 0301 	ands.w	r3, r2, #1
 800fcf0:	d00c      	beq.n	800fd0c <__swsetup_r+0xbc>
 800fcf2:	2300      	movs	r3, #0
 800fcf4:	60a3      	str	r3, [r4, #8]
 800fcf6:	6963      	ldr	r3, [r4, #20]
 800fcf8:	425b      	negs	r3, r3
 800fcfa:	61a3      	str	r3, [r4, #24]
 800fcfc:	6923      	ldr	r3, [r4, #16]
 800fcfe:	b953      	cbnz	r3, 800fd16 <__swsetup_r+0xc6>
 800fd00:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800fd04:	f013 0080 	ands.w	r0, r3, #128	; 0x80
 800fd08:	d1ba      	bne.n	800fc80 <__swsetup_r+0x30>
 800fd0a:	bd70      	pop	{r4, r5, r6, pc}
 800fd0c:	0792      	lsls	r2, r2, #30
 800fd0e:	bf58      	it	pl
 800fd10:	6963      	ldrpl	r3, [r4, #20]
 800fd12:	60a3      	str	r3, [r4, #8]
 800fd14:	e7f2      	b.n	800fcfc <__swsetup_r+0xac>
 800fd16:	2000      	movs	r0, #0
 800fd18:	e7f7      	b.n	800fd0a <__swsetup_r+0xba>
 800fd1a:	bf00      	nop
 800fd1c:	24000420 	.word	0x24000420
 800fd20:	0801146c 	.word	0x0801146c
 800fd24:	0801148c 	.word	0x0801148c
 800fd28:	0801144c 	.word	0x0801144c

0800fd2c <__sflush_r>:
 800fd2c:	898a      	ldrh	r2, [r1, #12]
 800fd2e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800fd32:	4605      	mov	r5, r0
 800fd34:	0710      	lsls	r0, r2, #28
 800fd36:	460c      	mov	r4, r1
 800fd38:	d458      	bmi.n	800fdec <__sflush_r+0xc0>
 800fd3a:	684b      	ldr	r3, [r1, #4]
 800fd3c:	2b00      	cmp	r3, #0
 800fd3e:	dc05      	bgt.n	800fd4c <__sflush_r+0x20>
 800fd40:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800fd42:	2b00      	cmp	r3, #0
 800fd44:	dc02      	bgt.n	800fd4c <__sflush_r+0x20>
 800fd46:	2000      	movs	r0, #0
 800fd48:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800fd4c:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800fd4e:	2e00      	cmp	r6, #0
 800fd50:	d0f9      	beq.n	800fd46 <__sflush_r+0x1a>
 800fd52:	2300      	movs	r3, #0
 800fd54:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800fd58:	682f      	ldr	r7, [r5, #0]
 800fd5a:	6a21      	ldr	r1, [r4, #32]
 800fd5c:	602b      	str	r3, [r5, #0]
 800fd5e:	d032      	beq.n	800fdc6 <__sflush_r+0x9a>
 800fd60:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800fd62:	89a3      	ldrh	r3, [r4, #12]
 800fd64:	075a      	lsls	r2, r3, #29
 800fd66:	d505      	bpl.n	800fd74 <__sflush_r+0x48>
 800fd68:	6863      	ldr	r3, [r4, #4]
 800fd6a:	1ac0      	subs	r0, r0, r3
 800fd6c:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800fd6e:	b10b      	cbz	r3, 800fd74 <__sflush_r+0x48>
 800fd70:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800fd72:	1ac0      	subs	r0, r0, r3
 800fd74:	2300      	movs	r3, #0
 800fd76:	4602      	mov	r2, r0
 800fd78:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800fd7a:	6a21      	ldr	r1, [r4, #32]
 800fd7c:	4628      	mov	r0, r5
 800fd7e:	47b0      	blx	r6
 800fd80:	1c43      	adds	r3, r0, #1
 800fd82:	89a3      	ldrh	r3, [r4, #12]
 800fd84:	d106      	bne.n	800fd94 <__sflush_r+0x68>
 800fd86:	6829      	ldr	r1, [r5, #0]
 800fd88:	291d      	cmp	r1, #29
 800fd8a:	d848      	bhi.n	800fe1e <__sflush_r+0xf2>
 800fd8c:	4a29      	ldr	r2, [pc, #164]	; (800fe34 <__sflush_r+0x108>)
 800fd8e:	40ca      	lsrs	r2, r1
 800fd90:	07d6      	lsls	r6, r2, #31
 800fd92:	d544      	bpl.n	800fe1e <__sflush_r+0xf2>
 800fd94:	2200      	movs	r2, #0
 800fd96:	6062      	str	r2, [r4, #4]
 800fd98:	04d9      	lsls	r1, r3, #19
 800fd9a:	6922      	ldr	r2, [r4, #16]
 800fd9c:	6022      	str	r2, [r4, #0]
 800fd9e:	d504      	bpl.n	800fdaa <__sflush_r+0x7e>
 800fda0:	1c42      	adds	r2, r0, #1
 800fda2:	d101      	bne.n	800fda8 <__sflush_r+0x7c>
 800fda4:	682b      	ldr	r3, [r5, #0]
 800fda6:	b903      	cbnz	r3, 800fdaa <__sflush_r+0x7e>
 800fda8:	6560      	str	r0, [r4, #84]	; 0x54
 800fdaa:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800fdac:	602f      	str	r7, [r5, #0]
 800fdae:	2900      	cmp	r1, #0
 800fdb0:	d0c9      	beq.n	800fd46 <__sflush_r+0x1a>
 800fdb2:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800fdb6:	4299      	cmp	r1, r3
 800fdb8:	d002      	beq.n	800fdc0 <__sflush_r+0x94>
 800fdba:	4628      	mov	r0, r5
 800fdbc:	f000 f994 	bl	80100e8 <_free_r>
 800fdc0:	2000      	movs	r0, #0
 800fdc2:	6360      	str	r0, [r4, #52]	; 0x34
 800fdc4:	e7c0      	b.n	800fd48 <__sflush_r+0x1c>
 800fdc6:	2301      	movs	r3, #1
 800fdc8:	4628      	mov	r0, r5
 800fdca:	47b0      	blx	r6
 800fdcc:	1c41      	adds	r1, r0, #1
 800fdce:	d1c8      	bne.n	800fd62 <__sflush_r+0x36>
 800fdd0:	682b      	ldr	r3, [r5, #0]
 800fdd2:	2b00      	cmp	r3, #0
 800fdd4:	d0c5      	beq.n	800fd62 <__sflush_r+0x36>
 800fdd6:	2b1d      	cmp	r3, #29
 800fdd8:	d001      	beq.n	800fdde <__sflush_r+0xb2>
 800fdda:	2b16      	cmp	r3, #22
 800fddc:	d101      	bne.n	800fde2 <__sflush_r+0xb6>
 800fdde:	602f      	str	r7, [r5, #0]
 800fde0:	e7b1      	b.n	800fd46 <__sflush_r+0x1a>
 800fde2:	89a3      	ldrh	r3, [r4, #12]
 800fde4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800fde8:	81a3      	strh	r3, [r4, #12]
 800fdea:	e7ad      	b.n	800fd48 <__sflush_r+0x1c>
 800fdec:	690f      	ldr	r7, [r1, #16]
 800fdee:	2f00      	cmp	r7, #0
 800fdf0:	d0a9      	beq.n	800fd46 <__sflush_r+0x1a>
 800fdf2:	0793      	lsls	r3, r2, #30
 800fdf4:	680e      	ldr	r6, [r1, #0]
 800fdf6:	bf08      	it	eq
 800fdf8:	694b      	ldreq	r3, [r1, #20]
 800fdfa:	600f      	str	r7, [r1, #0]
 800fdfc:	bf18      	it	ne
 800fdfe:	2300      	movne	r3, #0
 800fe00:	eba6 0807 	sub.w	r8, r6, r7
 800fe04:	608b      	str	r3, [r1, #8]
 800fe06:	f1b8 0f00 	cmp.w	r8, #0
 800fe0a:	dd9c      	ble.n	800fd46 <__sflush_r+0x1a>
 800fe0c:	4643      	mov	r3, r8
 800fe0e:	463a      	mov	r2, r7
 800fe10:	6a21      	ldr	r1, [r4, #32]
 800fe12:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800fe14:	4628      	mov	r0, r5
 800fe16:	47b0      	blx	r6
 800fe18:	2800      	cmp	r0, #0
 800fe1a:	dc06      	bgt.n	800fe2a <__sflush_r+0xfe>
 800fe1c:	89a3      	ldrh	r3, [r4, #12]
 800fe1e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800fe22:	81a3      	strh	r3, [r4, #12]
 800fe24:	f04f 30ff 	mov.w	r0, #4294967295
 800fe28:	e78e      	b.n	800fd48 <__sflush_r+0x1c>
 800fe2a:	4407      	add	r7, r0
 800fe2c:	eba8 0800 	sub.w	r8, r8, r0
 800fe30:	e7e9      	b.n	800fe06 <__sflush_r+0xda>
 800fe32:	bf00      	nop
 800fe34:	20400001 	.word	0x20400001

0800fe38 <_fflush_r>:
 800fe38:	b538      	push	{r3, r4, r5, lr}
 800fe3a:	690b      	ldr	r3, [r1, #16]
 800fe3c:	4605      	mov	r5, r0
 800fe3e:	460c      	mov	r4, r1
 800fe40:	b1db      	cbz	r3, 800fe7a <_fflush_r+0x42>
 800fe42:	b118      	cbz	r0, 800fe4c <_fflush_r+0x14>
 800fe44:	6983      	ldr	r3, [r0, #24]
 800fe46:	b90b      	cbnz	r3, 800fe4c <_fflush_r+0x14>
 800fe48:	f000 f860 	bl	800ff0c <__sinit>
 800fe4c:	4b0c      	ldr	r3, [pc, #48]	; (800fe80 <_fflush_r+0x48>)
 800fe4e:	429c      	cmp	r4, r3
 800fe50:	d109      	bne.n	800fe66 <_fflush_r+0x2e>
 800fe52:	686c      	ldr	r4, [r5, #4]
 800fe54:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800fe58:	b17b      	cbz	r3, 800fe7a <_fflush_r+0x42>
 800fe5a:	4621      	mov	r1, r4
 800fe5c:	4628      	mov	r0, r5
 800fe5e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800fe62:	f7ff bf63 	b.w	800fd2c <__sflush_r>
 800fe66:	4b07      	ldr	r3, [pc, #28]	; (800fe84 <_fflush_r+0x4c>)
 800fe68:	429c      	cmp	r4, r3
 800fe6a:	d101      	bne.n	800fe70 <_fflush_r+0x38>
 800fe6c:	68ac      	ldr	r4, [r5, #8]
 800fe6e:	e7f1      	b.n	800fe54 <_fflush_r+0x1c>
 800fe70:	4b05      	ldr	r3, [pc, #20]	; (800fe88 <_fflush_r+0x50>)
 800fe72:	429c      	cmp	r4, r3
 800fe74:	bf08      	it	eq
 800fe76:	68ec      	ldreq	r4, [r5, #12]
 800fe78:	e7ec      	b.n	800fe54 <_fflush_r+0x1c>
 800fe7a:	2000      	movs	r0, #0
 800fe7c:	bd38      	pop	{r3, r4, r5, pc}
 800fe7e:	bf00      	nop
 800fe80:	0801146c 	.word	0x0801146c
 800fe84:	0801148c 	.word	0x0801148c
 800fe88:	0801144c 	.word	0x0801144c

0800fe8c <std>:
 800fe8c:	2300      	movs	r3, #0
 800fe8e:	b510      	push	{r4, lr}
 800fe90:	4604      	mov	r4, r0
 800fe92:	e9c0 3300 	strd	r3, r3, [r0]
 800fe96:	6083      	str	r3, [r0, #8]
 800fe98:	8181      	strh	r1, [r0, #12]
 800fe9a:	6643      	str	r3, [r0, #100]	; 0x64
 800fe9c:	81c2      	strh	r2, [r0, #14]
 800fe9e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800fea2:	6183      	str	r3, [r0, #24]
 800fea4:	4619      	mov	r1, r3
 800fea6:	2208      	movs	r2, #8
 800fea8:	305c      	adds	r0, #92	; 0x5c
 800feaa:	f7ff fde7 	bl	800fa7c <memset>
 800feae:	4b05      	ldr	r3, [pc, #20]	; (800fec4 <std+0x38>)
 800feb0:	6263      	str	r3, [r4, #36]	; 0x24
 800feb2:	4b05      	ldr	r3, [pc, #20]	; (800fec8 <std+0x3c>)
 800feb4:	62a3      	str	r3, [r4, #40]	; 0x28
 800feb6:	4b05      	ldr	r3, [pc, #20]	; (800fecc <std+0x40>)
 800feb8:	62e3      	str	r3, [r4, #44]	; 0x2c
 800feba:	4b05      	ldr	r3, [pc, #20]	; (800fed0 <std+0x44>)
 800febc:	6224      	str	r4, [r4, #32]
 800febe:	6323      	str	r3, [r4, #48]	; 0x30
 800fec0:	bd10      	pop	{r4, pc}
 800fec2:	bf00      	nop
 800fec4:	08010855 	.word	0x08010855
 800fec8:	08010877 	.word	0x08010877
 800fecc:	080108af 	.word	0x080108af
 800fed0:	080108d3 	.word	0x080108d3

0800fed4 <_cleanup_r>:
 800fed4:	4901      	ldr	r1, [pc, #4]	; (800fedc <_cleanup_r+0x8>)
 800fed6:	f000 b885 	b.w	800ffe4 <_fwalk_reent>
 800feda:	bf00      	nop
 800fedc:	0800fe39 	.word	0x0800fe39

0800fee0 <__sfmoreglue>:
 800fee0:	b570      	push	{r4, r5, r6, lr}
 800fee2:	1e4a      	subs	r2, r1, #1
 800fee4:	2568      	movs	r5, #104	; 0x68
 800fee6:	4355      	muls	r5, r2
 800fee8:	460e      	mov	r6, r1
 800feea:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800feee:	f000 f949 	bl	8010184 <_malloc_r>
 800fef2:	4604      	mov	r4, r0
 800fef4:	b140      	cbz	r0, 800ff08 <__sfmoreglue+0x28>
 800fef6:	2100      	movs	r1, #0
 800fef8:	e9c0 1600 	strd	r1, r6, [r0]
 800fefc:	300c      	adds	r0, #12
 800fefe:	60a0      	str	r0, [r4, #8]
 800ff00:	f105 0268 	add.w	r2, r5, #104	; 0x68
 800ff04:	f7ff fdba 	bl	800fa7c <memset>
 800ff08:	4620      	mov	r0, r4
 800ff0a:	bd70      	pop	{r4, r5, r6, pc}

0800ff0c <__sinit>:
 800ff0c:	6983      	ldr	r3, [r0, #24]
 800ff0e:	b510      	push	{r4, lr}
 800ff10:	4604      	mov	r4, r0
 800ff12:	bb33      	cbnz	r3, 800ff62 <__sinit+0x56>
 800ff14:	e9c0 3312 	strd	r3, r3, [r0, #72]	; 0x48
 800ff18:	6503      	str	r3, [r0, #80]	; 0x50
 800ff1a:	4b12      	ldr	r3, [pc, #72]	; (800ff64 <__sinit+0x58>)
 800ff1c:	4a12      	ldr	r2, [pc, #72]	; (800ff68 <__sinit+0x5c>)
 800ff1e:	681b      	ldr	r3, [r3, #0]
 800ff20:	6282      	str	r2, [r0, #40]	; 0x28
 800ff22:	4298      	cmp	r0, r3
 800ff24:	bf04      	itt	eq
 800ff26:	2301      	moveq	r3, #1
 800ff28:	6183      	streq	r3, [r0, #24]
 800ff2a:	f000 f81f 	bl	800ff6c <__sfp>
 800ff2e:	6060      	str	r0, [r4, #4]
 800ff30:	4620      	mov	r0, r4
 800ff32:	f000 f81b 	bl	800ff6c <__sfp>
 800ff36:	60a0      	str	r0, [r4, #8]
 800ff38:	4620      	mov	r0, r4
 800ff3a:	f000 f817 	bl	800ff6c <__sfp>
 800ff3e:	2200      	movs	r2, #0
 800ff40:	60e0      	str	r0, [r4, #12]
 800ff42:	2104      	movs	r1, #4
 800ff44:	6860      	ldr	r0, [r4, #4]
 800ff46:	f7ff ffa1 	bl	800fe8c <std>
 800ff4a:	2201      	movs	r2, #1
 800ff4c:	2109      	movs	r1, #9
 800ff4e:	68a0      	ldr	r0, [r4, #8]
 800ff50:	f7ff ff9c 	bl	800fe8c <std>
 800ff54:	2202      	movs	r2, #2
 800ff56:	2112      	movs	r1, #18
 800ff58:	68e0      	ldr	r0, [r4, #12]
 800ff5a:	f7ff ff97 	bl	800fe8c <std>
 800ff5e:	2301      	movs	r3, #1
 800ff60:	61a3      	str	r3, [r4, #24]
 800ff62:	bd10      	pop	{r4, pc}
 800ff64:	08011448 	.word	0x08011448
 800ff68:	0800fed5 	.word	0x0800fed5

0800ff6c <__sfp>:
 800ff6c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ff6e:	4b1b      	ldr	r3, [pc, #108]	; (800ffdc <__sfp+0x70>)
 800ff70:	681e      	ldr	r6, [r3, #0]
 800ff72:	69b3      	ldr	r3, [r6, #24]
 800ff74:	4607      	mov	r7, r0
 800ff76:	b913      	cbnz	r3, 800ff7e <__sfp+0x12>
 800ff78:	4630      	mov	r0, r6
 800ff7a:	f7ff ffc7 	bl	800ff0c <__sinit>
 800ff7e:	3648      	adds	r6, #72	; 0x48
 800ff80:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 800ff84:	3b01      	subs	r3, #1
 800ff86:	d503      	bpl.n	800ff90 <__sfp+0x24>
 800ff88:	6833      	ldr	r3, [r6, #0]
 800ff8a:	b133      	cbz	r3, 800ff9a <__sfp+0x2e>
 800ff8c:	6836      	ldr	r6, [r6, #0]
 800ff8e:	e7f7      	b.n	800ff80 <__sfp+0x14>
 800ff90:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 800ff94:	b16d      	cbz	r5, 800ffb2 <__sfp+0x46>
 800ff96:	3468      	adds	r4, #104	; 0x68
 800ff98:	e7f4      	b.n	800ff84 <__sfp+0x18>
 800ff9a:	2104      	movs	r1, #4
 800ff9c:	4638      	mov	r0, r7
 800ff9e:	f7ff ff9f 	bl	800fee0 <__sfmoreglue>
 800ffa2:	6030      	str	r0, [r6, #0]
 800ffa4:	2800      	cmp	r0, #0
 800ffa6:	d1f1      	bne.n	800ff8c <__sfp+0x20>
 800ffa8:	230c      	movs	r3, #12
 800ffaa:	603b      	str	r3, [r7, #0]
 800ffac:	4604      	mov	r4, r0
 800ffae:	4620      	mov	r0, r4
 800ffb0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800ffb2:	4b0b      	ldr	r3, [pc, #44]	; (800ffe0 <__sfp+0x74>)
 800ffb4:	6665      	str	r5, [r4, #100]	; 0x64
 800ffb6:	e9c4 5500 	strd	r5, r5, [r4]
 800ffba:	60a5      	str	r5, [r4, #8]
 800ffbc:	e9c4 3503 	strd	r3, r5, [r4, #12]
 800ffc0:	e9c4 5505 	strd	r5, r5, [r4, #20]
 800ffc4:	2208      	movs	r2, #8
 800ffc6:	4629      	mov	r1, r5
 800ffc8:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 800ffcc:	f7ff fd56 	bl	800fa7c <memset>
 800ffd0:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 800ffd4:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 800ffd8:	e7e9      	b.n	800ffae <__sfp+0x42>
 800ffda:	bf00      	nop
 800ffdc:	08011448 	.word	0x08011448
 800ffe0:	ffff0001 	.word	0xffff0001

0800ffe4 <_fwalk_reent>:
 800ffe4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800ffe8:	4680      	mov	r8, r0
 800ffea:	4689      	mov	r9, r1
 800ffec:	f100 0448 	add.w	r4, r0, #72	; 0x48
 800fff0:	2600      	movs	r6, #0
 800fff2:	b914      	cbnz	r4, 800fffa <_fwalk_reent+0x16>
 800fff4:	4630      	mov	r0, r6
 800fff6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800fffa:	e9d4 7501 	ldrd	r7, r5, [r4, #4]
 800fffe:	3f01      	subs	r7, #1
 8010000:	d501      	bpl.n	8010006 <_fwalk_reent+0x22>
 8010002:	6824      	ldr	r4, [r4, #0]
 8010004:	e7f5      	b.n	800fff2 <_fwalk_reent+0xe>
 8010006:	89ab      	ldrh	r3, [r5, #12]
 8010008:	2b01      	cmp	r3, #1
 801000a:	d907      	bls.n	801001c <_fwalk_reent+0x38>
 801000c:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8010010:	3301      	adds	r3, #1
 8010012:	d003      	beq.n	801001c <_fwalk_reent+0x38>
 8010014:	4629      	mov	r1, r5
 8010016:	4640      	mov	r0, r8
 8010018:	47c8      	blx	r9
 801001a:	4306      	orrs	r6, r0
 801001c:	3568      	adds	r5, #104	; 0x68
 801001e:	e7ee      	b.n	800fffe <_fwalk_reent+0x1a>

08010020 <__swhatbuf_r>:
 8010020:	b570      	push	{r4, r5, r6, lr}
 8010022:	460e      	mov	r6, r1
 8010024:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8010028:	2900      	cmp	r1, #0
 801002a:	b096      	sub	sp, #88	; 0x58
 801002c:	4614      	mov	r4, r2
 801002e:	461d      	mov	r5, r3
 8010030:	da07      	bge.n	8010042 <__swhatbuf_r+0x22>
 8010032:	2300      	movs	r3, #0
 8010034:	602b      	str	r3, [r5, #0]
 8010036:	89b3      	ldrh	r3, [r6, #12]
 8010038:	061a      	lsls	r2, r3, #24
 801003a:	d410      	bmi.n	801005e <__swhatbuf_r+0x3e>
 801003c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8010040:	e00e      	b.n	8010060 <__swhatbuf_r+0x40>
 8010042:	466a      	mov	r2, sp
 8010044:	f000 fc6c 	bl	8010920 <_fstat_r>
 8010048:	2800      	cmp	r0, #0
 801004a:	dbf2      	blt.n	8010032 <__swhatbuf_r+0x12>
 801004c:	9a01      	ldr	r2, [sp, #4]
 801004e:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8010052:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8010056:	425a      	negs	r2, r3
 8010058:	415a      	adcs	r2, r3
 801005a:	602a      	str	r2, [r5, #0]
 801005c:	e7ee      	b.n	801003c <__swhatbuf_r+0x1c>
 801005e:	2340      	movs	r3, #64	; 0x40
 8010060:	2000      	movs	r0, #0
 8010062:	6023      	str	r3, [r4, #0]
 8010064:	b016      	add	sp, #88	; 0x58
 8010066:	bd70      	pop	{r4, r5, r6, pc}

08010068 <__smakebuf_r>:
 8010068:	898b      	ldrh	r3, [r1, #12]
 801006a:	b573      	push	{r0, r1, r4, r5, r6, lr}
 801006c:	079d      	lsls	r5, r3, #30
 801006e:	4606      	mov	r6, r0
 8010070:	460c      	mov	r4, r1
 8010072:	d507      	bpl.n	8010084 <__smakebuf_r+0x1c>
 8010074:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8010078:	6023      	str	r3, [r4, #0]
 801007a:	6123      	str	r3, [r4, #16]
 801007c:	2301      	movs	r3, #1
 801007e:	6163      	str	r3, [r4, #20]
 8010080:	b002      	add	sp, #8
 8010082:	bd70      	pop	{r4, r5, r6, pc}
 8010084:	ab01      	add	r3, sp, #4
 8010086:	466a      	mov	r2, sp
 8010088:	f7ff ffca 	bl	8010020 <__swhatbuf_r>
 801008c:	9900      	ldr	r1, [sp, #0]
 801008e:	4605      	mov	r5, r0
 8010090:	4630      	mov	r0, r6
 8010092:	f000 f877 	bl	8010184 <_malloc_r>
 8010096:	b948      	cbnz	r0, 80100ac <__smakebuf_r+0x44>
 8010098:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801009c:	059a      	lsls	r2, r3, #22
 801009e:	d4ef      	bmi.n	8010080 <__smakebuf_r+0x18>
 80100a0:	f023 0303 	bic.w	r3, r3, #3
 80100a4:	f043 0302 	orr.w	r3, r3, #2
 80100a8:	81a3      	strh	r3, [r4, #12]
 80100aa:	e7e3      	b.n	8010074 <__smakebuf_r+0xc>
 80100ac:	4b0d      	ldr	r3, [pc, #52]	; (80100e4 <__smakebuf_r+0x7c>)
 80100ae:	62b3      	str	r3, [r6, #40]	; 0x28
 80100b0:	89a3      	ldrh	r3, [r4, #12]
 80100b2:	6020      	str	r0, [r4, #0]
 80100b4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80100b8:	81a3      	strh	r3, [r4, #12]
 80100ba:	9b00      	ldr	r3, [sp, #0]
 80100bc:	6163      	str	r3, [r4, #20]
 80100be:	9b01      	ldr	r3, [sp, #4]
 80100c0:	6120      	str	r0, [r4, #16]
 80100c2:	b15b      	cbz	r3, 80100dc <__smakebuf_r+0x74>
 80100c4:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80100c8:	4630      	mov	r0, r6
 80100ca:	f000 fc3b 	bl	8010944 <_isatty_r>
 80100ce:	b128      	cbz	r0, 80100dc <__smakebuf_r+0x74>
 80100d0:	89a3      	ldrh	r3, [r4, #12]
 80100d2:	f023 0303 	bic.w	r3, r3, #3
 80100d6:	f043 0301 	orr.w	r3, r3, #1
 80100da:	81a3      	strh	r3, [r4, #12]
 80100dc:	89a3      	ldrh	r3, [r4, #12]
 80100de:	431d      	orrs	r5, r3
 80100e0:	81a5      	strh	r5, [r4, #12]
 80100e2:	e7cd      	b.n	8010080 <__smakebuf_r+0x18>
 80100e4:	0800fed5 	.word	0x0800fed5

080100e8 <_free_r>:
 80100e8:	b538      	push	{r3, r4, r5, lr}
 80100ea:	4605      	mov	r5, r0
 80100ec:	2900      	cmp	r1, #0
 80100ee:	d045      	beq.n	801017c <_free_r+0x94>
 80100f0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80100f4:	1f0c      	subs	r4, r1, #4
 80100f6:	2b00      	cmp	r3, #0
 80100f8:	bfb8      	it	lt
 80100fa:	18e4      	addlt	r4, r4, r3
 80100fc:	f000 fc44 	bl	8010988 <__malloc_lock>
 8010100:	4a1f      	ldr	r2, [pc, #124]	; (8010180 <_free_r+0x98>)
 8010102:	6813      	ldr	r3, [r2, #0]
 8010104:	4610      	mov	r0, r2
 8010106:	b933      	cbnz	r3, 8010116 <_free_r+0x2e>
 8010108:	6063      	str	r3, [r4, #4]
 801010a:	6014      	str	r4, [r2, #0]
 801010c:	4628      	mov	r0, r5
 801010e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8010112:	f000 bc3a 	b.w	801098a <__malloc_unlock>
 8010116:	42a3      	cmp	r3, r4
 8010118:	d90c      	bls.n	8010134 <_free_r+0x4c>
 801011a:	6821      	ldr	r1, [r4, #0]
 801011c:	1862      	adds	r2, r4, r1
 801011e:	4293      	cmp	r3, r2
 8010120:	bf04      	itt	eq
 8010122:	681a      	ldreq	r2, [r3, #0]
 8010124:	685b      	ldreq	r3, [r3, #4]
 8010126:	6063      	str	r3, [r4, #4]
 8010128:	bf04      	itt	eq
 801012a:	1852      	addeq	r2, r2, r1
 801012c:	6022      	streq	r2, [r4, #0]
 801012e:	6004      	str	r4, [r0, #0]
 8010130:	e7ec      	b.n	801010c <_free_r+0x24>
 8010132:	4613      	mov	r3, r2
 8010134:	685a      	ldr	r2, [r3, #4]
 8010136:	b10a      	cbz	r2, 801013c <_free_r+0x54>
 8010138:	42a2      	cmp	r2, r4
 801013a:	d9fa      	bls.n	8010132 <_free_r+0x4a>
 801013c:	6819      	ldr	r1, [r3, #0]
 801013e:	1858      	adds	r0, r3, r1
 8010140:	42a0      	cmp	r0, r4
 8010142:	d10b      	bne.n	801015c <_free_r+0x74>
 8010144:	6820      	ldr	r0, [r4, #0]
 8010146:	4401      	add	r1, r0
 8010148:	1858      	adds	r0, r3, r1
 801014a:	4282      	cmp	r2, r0
 801014c:	6019      	str	r1, [r3, #0]
 801014e:	d1dd      	bne.n	801010c <_free_r+0x24>
 8010150:	6810      	ldr	r0, [r2, #0]
 8010152:	6852      	ldr	r2, [r2, #4]
 8010154:	605a      	str	r2, [r3, #4]
 8010156:	4401      	add	r1, r0
 8010158:	6019      	str	r1, [r3, #0]
 801015a:	e7d7      	b.n	801010c <_free_r+0x24>
 801015c:	d902      	bls.n	8010164 <_free_r+0x7c>
 801015e:	230c      	movs	r3, #12
 8010160:	602b      	str	r3, [r5, #0]
 8010162:	e7d3      	b.n	801010c <_free_r+0x24>
 8010164:	6820      	ldr	r0, [r4, #0]
 8010166:	1821      	adds	r1, r4, r0
 8010168:	428a      	cmp	r2, r1
 801016a:	bf04      	itt	eq
 801016c:	6811      	ldreq	r1, [r2, #0]
 801016e:	6852      	ldreq	r2, [r2, #4]
 8010170:	6062      	str	r2, [r4, #4]
 8010172:	bf04      	itt	eq
 8010174:	1809      	addeq	r1, r1, r0
 8010176:	6021      	streq	r1, [r4, #0]
 8010178:	605c      	str	r4, [r3, #4]
 801017a:	e7c7      	b.n	801010c <_free_r+0x24>
 801017c:	bd38      	pop	{r3, r4, r5, pc}
 801017e:	bf00      	nop
 8010180:	240009ec 	.word	0x240009ec

08010184 <_malloc_r>:
 8010184:	b570      	push	{r4, r5, r6, lr}
 8010186:	1ccd      	adds	r5, r1, #3
 8010188:	f025 0503 	bic.w	r5, r5, #3
 801018c:	3508      	adds	r5, #8
 801018e:	2d0c      	cmp	r5, #12
 8010190:	bf38      	it	cc
 8010192:	250c      	movcc	r5, #12
 8010194:	2d00      	cmp	r5, #0
 8010196:	4606      	mov	r6, r0
 8010198:	db01      	blt.n	801019e <_malloc_r+0x1a>
 801019a:	42a9      	cmp	r1, r5
 801019c:	d903      	bls.n	80101a6 <_malloc_r+0x22>
 801019e:	230c      	movs	r3, #12
 80101a0:	6033      	str	r3, [r6, #0]
 80101a2:	2000      	movs	r0, #0
 80101a4:	bd70      	pop	{r4, r5, r6, pc}
 80101a6:	f000 fbef 	bl	8010988 <__malloc_lock>
 80101aa:	4a21      	ldr	r2, [pc, #132]	; (8010230 <_malloc_r+0xac>)
 80101ac:	6814      	ldr	r4, [r2, #0]
 80101ae:	4621      	mov	r1, r4
 80101b0:	b991      	cbnz	r1, 80101d8 <_malloc_r+0x54>
 80101b2:	4c20      	ldr	r4, [pc, #128]	; (8010234 <_malloc_r+0xb0>)
 80101b4:	6823      	ldr	r3, [r4, #0]
 80101b6:	b91b      	cbnz	r3, 80101c0 <_malloc_r+0x3c>
 80101b8:	4630      	mov	r0, r6
 80101ba:	f000 fb3b 	bl	8010834 <_sbrk_r>
 80101be:	6020      	str	r0, [r4, #0]
 80101c0:	4629      	mov	r1, r5
 80101c2:	4630      	mov	r0, r6
 80101c4:	f000 fb36 	bl	8010834 <_sbrk_r>
 80101c8:	1c43      	adds	r3, r0, #1
 80101ca:	d124      	bne.n	8010216 <_malloc_r+0x92>
 80101cc:	230c      	movs	r3, #12
 80101ce:	6033      	str	r3, [r6, #0]
 80101d0:	4630      	mov	r0, r6
 80101d2:	f000 fbda 	bl	801098a <__malloc_unlock>
 80101d6:	e7e4      	b.n	80101a2 <_malloc_r+0x1e>
 80101d8:	680b      	ldr	r3, [r1, #0]
 80101da:	1b5b      	subs	r3, r3, r5
 80101dc:	d418      	bmi.n	8010210 <_malloc_r+0x8c>
 80101de:	2b0b      	cmp	r3, #11
 80101e0:	d90f      	bls.n	8010202 <_malloc_r+0x7e>
 80101e2:	600b      	str	r3, [r1, #0]
 80101e4:	50cd      	str	r5, [r1, r3]
 80101e6:	18cc      	adds	r4, r1, r3
 80101e8:	4630      	mov	r0, r6
 80101ea:	f000 fbce 	bl	801098a <__malloc_unlock>
 80101ee:	f104 000b 	add.w	r0, r4, #11
 80101f2:	1d23      	adds	r3, r4, #4
 80101f4:	f020 0007 	bic.w	r0, r0, #7
 80101f8:	1ac3      	subs	r3, r0, r3
 80101fa:	d0d3      	beq.n	80101a4 <_malloc_r+0x20>
 80101fc:	425a      	negs	r2, r3
 80101fe:	50e2      	str	r2, [r4, r3]
 8010200:	e7d0      	b.n	80101a4 <_malloc_r+0x20>
 8010202:	428c      	cmp	r4, r1
 8010204:	684b      	ldr	r3, [r1, #4]
 8010206:	bf16      	itet	ne
 8010208:	6063      	strne	r3, [r4, #4]
 801020a:	6013      	streq	r3, [r2, #0]
 801020c:	460c      	movne	r4, r1
 801020e:	e7eb      	b.n	80101e8 <_malloc_r+0x64>
 8010210:	460c      	mov	r4, r1
 8010212:	6849      	ldr	r1, [r1, #4]
 8010214:	e7cc      	b.n	80101b0 <_malloc_r+0x2c>
 8010216:	1cc4      	adds	r4, r0, #3
 8010218:	f024 0403 	bic.w	r4, r4, #3
 801021c:	42a0      	cmp	r0, r4
 801021e:	d005      	beq.n	801022c <_malloc_r+0xa8>
 8010220:	1a21      	subs	r1, r4, r0
 8010222:	4630      	mov	r0, r6
 8010224:	f000 fb06 	bl	8010834 <_sbrk_r>
 8010228:	3001      	adds	r0, #1
 801022a:	d0cf      	beq.n	80101cc <_malloc_r+0x48>
 801022c:	6025      	str	r5, [r4, #0]
 801022e:	e7db      	b.n	80101e8 <_malloc_r+0x64>
 8010230:	240009ec 	.word	0x240009ec
 8010234:	240009f0 	.word	0x240009f0

08010238 <__sfputc_r>:
 8010238:	6893      	ldr	r3, [r2, #8]
 801023a:	3b01      	subs	r3, #1
 801023c:	2b00      	cmp	r3, #0
 801023e:	b410      	push	{r4}
 8010240:	6093      	str	r3, [r2, #8]
 8010242:	da08      	bge.n	8010256 <__sfputc_r+0x1e>
 8010244:	6994      	ldr	r4, [r2, #24]
 8010246:	42a3      	cmp	r3, r4
 8010248:	db01      	blt.n	801024e <__sfputc_r+0x16>
 801024a:	290a      	cmp	r1, #10
 801024c:	d103      	bne.n	8010256 <__sfputc_r+0x1e>
 801024e:	f85d 4b04 	ldr.w	r4, [sp], #4
 8010252:	f7ff bcab 	b.w	800fbac <__swbuf_r>
 8010256:	6813      	ldr	r3, [r2, #0]
 8010258:	1c58      	adds	r0, r3, #1
 801025a:	6010      	str	r0, [r2, #0]
 801025c:	7019      	strb	r1, [r3, #0]
 801025e:	4608      	mov	r0, r1
 8010260:	f85d 4b04 	ldr.w	r4, [sp], #4
 8010264:	4770      	bx	lr

08010266 <__sfputs_r>:
 8010266:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8010268:	4606      	mov	r6, r0
 801026a:	460f      	mov	r7, r1
 801026c:	4614      	mov	r4, r2
 801026e:	18d5      	adds	r5, r2, r3
 8010270:	42ac      	cmp	r4, r5
 8010272:	d101      	bne.n	8010278 <__sfputs_r+0x12>
 8010274:	2000      	movs	r0, #0
 8010276:	e007      	b.n	8010288 <__sfputs_r+0x22>
 8010278:	463a      	mov	r2, r7
 801027a:	f814 1b01 	ldrb.w	r1, [r4], #1
 801027e:	4630      	mov	r0, r6
 8010280:	f7ff ffda 	bl	8010238 <__sfputc_r>
 8010284:	1c43      	adds	r3, r0, #1
 8010286:	d1f3      	bne.n	8010270 <__sfputs_r+0xa>
 8010288:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0801028c <_vfiprintf_r>:
 801028c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010290:	460c      	mov	r4, r1
 8010292:	b09d      	sub	sp, #116	; 0x74
 8010294:	4617      	mov	r7, r2
 8010296:	461d      	mov	r5, r3
 8010298:	4606      	mov	r6, r0
 801029a:	b118      	cbz	r0, 80102a4 <_vfiprintf_r+0x18>
 801029c:	6983      	ldr	r3, [r0, #24]
 801029e:	b90b      	cbnz	r3, 80102a4 <_vfiprintf_r+0x18>
 80102a0:	f7ff fe34 	bl	800ff0c <__sinit>
 80102a4:	4b7c      	ldr	r3, [pc, #496]	; (8010498 <_vfiprintf_r+0x20c>)
 80102a6:	429c      	cmp	r4, r3
 80102a8:	d158      	bne.n	801035c <_vfiprintf_r+0xd0>
 80102aa:	6874      	ldr	r4, [r6, #4]
 80102ac:	89a3      	ldrh	r3, [r4, #12]
 80102ae:	0718      	lsls	r0, r3, #28
 80102b0:	d55e      	bpl.n	8010370 <_vfiprintf_r+0xe4>
 80102b2:	6923      	ldr	r3, [r4, #16]
 80102b4:	2b00      	cmp	r3, #0
 80102b6:	d05b      	beq.n	8010370 <_vfiprintf_r+0xe4>
 80102b8:	2300      	movs	r3, #0
 80102ba:	9309      	str	r3, [sp, #36]	; 0x24
 80102bc:	2320      	movs	r3, #32
 80102be:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80102c2:	2330      	movs	r3, #48	; 0x30
 80102c4:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80102c8:	9503      	str	r5, [sp, #12]
 80102ca:	f04f 0b01 	mov.w	fp, #1
 80102ce:	46b8      	mov	r8, r7
 80102d0:	4645      	mov	r5, r8
 80102d2:	f815 3b01 	ldrb.w	r3, [r5], #1
 80102d6:	b10b      	cbz	r3, 80102dc <_vfiprintf_r+0x50>
 80102d8:	2b25      	cmp	r3, #37	; 0x25
 80102da:	d154      	bne.n	8010386 <_vfiprintf_r+0xfa>
 80102dc:	ebb8 0a07 	subs.w	sl, r8, r7
 80102e0:	d00b      	beq.n	80102fa <_vfiprintf_r+0x6e>
 80102e2:	4653      	mov	r3, sl
 80102e4:	463a      	mov	r2, r7
 80102e6:	4621      	mov	r1, r4
 80102e8:	4630      	mov	r0, r6
 80102ea:	f7ff ffbc 	bl	8010266 <__sfputs_r>
 80102ee:	3001      	adds	r0, #1
 80102f0:	f000 80c2 	beq.w	8010478 <_vfiprintf_r+0x1ec>
 80102f4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80102f6:	4453      	add	r3, sl
 80102f8:	9309      	str	r3, [sp, #36]	; 0x24
 80102fa:	f898 3000 	ldrb.w	r3, [r8]
 80102fe:	2b00      	cmp	r3, #0
 8010300:	f000 80ba 	beq.w	8010478 <_vfiprintf_r+0x1ec>
 8010304:	2300      	movs	r3, #0
 8010306:	f04f 32ff 	mov.w	r2, #4294967295
 801030a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 801030e:	9304      	str	r3, [sp, #16]
 8010310:	9307      	str	r3, [sp, #28]
 8010312:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8010316:	931a      	str	r3, [sp, #104]	; 0x68
 8010318:	46a8      	mov	r8, r5
 801031a:	2205      	movs	r2, #5
 801031c:	f818 1b01 	ldrb.w	r1, [r8], #1
 8010320:	485e      	ldr	r0, [pc, #376]	; (801049c <_vfiprintf_r+0x210>)
 8010322:	f7ef ffed 	bl	8000300 <memchr>
 8010326:	9b04      	ldr	r3, [sp, #16]
 8010328:	bb78      	cbnz	r0, 801038a <_vfiprintf_r+0xfe>
 801032a:	06d9      	lsls	r1, r3, #27
 801032c:	bf44      	itt	mi
 801032e:	2220      	movmi	r2, #32
 8010330:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8010334:	071a      	lsls	r2, r3, #28
 8010336:	bf44      	itt	mi
 8010338:	222b      	movmi	r2, #43	; 0x2b
 801033a:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 801033e:	782a      	ldrb	r2, [r5, #0]
 8010340:	2a2a      	cmp	r2, #42	; 0x2a
 8010342:	d02a      	beq.n	801039a <_vfiprintf_r+0x10e>
 8010344:	9a07      	ldr	r2, [sp, #28]
 8010346:	46a8      	mov	r8, r5
 8010348:	2000      	movs	r0, #0
 801034a:	250a      	movs	r5, #10
 801034c:	4641      	mov	r1, r8
 801034e:	f811 3b01 	ldrb.w	r3, [r1], #1
 8010352:	3b30      	subs	r3, #48	; 0x30
 8010354:	2b09      	cmp	r3, #9
 8010356:	d969      	bls.n	801042c <_vfiprintf_r+0x1a0>
 8010358:	b360      	cbz	r0, 80103b4 <_vfiprintf_r+0x128>
 801035a:	e024      	b.n	80103a6 <_vfiprintf_r+0x11a>
 801035c:	4b50      	ldr	r3, [pc, #320]	; (80104a0 <_vfiprintf_r+0x214>)
 801035e:	429c      	cmp	r4, r3
 8010360:	d101      	bne.n	8010366 <_vfiprintf_r+0xda>
 8010362:	68b4      	ldr	r4, [r6, #8]
 8010364:	e7a2      	b.n	80102ac <_vfiprintf_r+0x20>
 8010366:	4b4f      	ldr	r3, [pc, #316]	; (80104a4 <_vfiprintf_r+0x218>)
 8010368:	429c      	cmp	r4, r3
 801036a:	bf08      	it	eq
 801036c:	68f4      	ldreq	r4, [r6, #12]
 801036e:	e79d      	b.n	80102ac <_vfiprintf_r+0x20>
 8010370:	4621      	mov	r1, r4
 8010372:	4630      	mov	r0, r6
 8010374:	f7ff fc6c 	bl	800fc50 <__swsetup_r>
 8010378:	2800      	cmp	r0, #0
 801037a:	d09d      	beq.n	80102b8 <_vfiprintf_r+0x2c>
 801037c:	f04f 30ff 	mov.w	r0, #4294967295
 8010380:	b01d      	add	sp, #116	; 0x74
 8010382:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8010386:	46a8      	mov	r8, r5
 8010388:	e7a2      	b.n	80102d0 <_vfiprintf_r+0x44>
 801038a:	4a44      	ldr	r2, [pc, #272]	; (801049c <_vfiprintf_r+0x210>)
 801038c:	1a80      	subs	r0, r0, r2
 801038e:	fa0b f000 	lsl.w	r0, fp, r0
 8010392:	4318      	orrs	r0, r3
 8010394:	9004      	str	r0, [sp, #16]
 8010396:	4645      	mov	r5, r8
 8010398:	e7be      	b.n	8010318 <_vfiprintf_r+0x8c>
 801039a:	9a03      	ldr	r2, [sp, #12]
 801039c:	1d11      	adds	r1, r2, #4
 801039e:	6812      	ldr	r2, [r2, #0]
 80103a0:	9103      	str	r1, [sp, #12]
 80103a2:	2a00      	cmp	r2, #0
 80103a4:	db01      	blt.n	80103aa <_vfiprintf_r+0x11e>
 80103a6:	9207      	str	r2, [sp, #28]
 80103a8:	e004      	b.n	80103b4 <_vfiprintf_r+0x128>
 80103aa:	4252      	negs	r2, r2
 80103ac:	f043 0302 	orr.w	r3, r3, #2
 80103b0:	9207      	str	r2, [sp, #28]
 80103b2:	9304      	str	r3, [sp, #16]
 80103b4:	f898 3000 	ldrb.w	r3, [r8]
 80103b8:	2b2e      	cmp	r3, #46	; 0x2e
 80103ba:	d10e      	bne.n	80103da <_vfiprintf_r+0x14e>
 80103bc:	f898 3001 	ldrb.w	r3, [r8, #1]
 80103c0:	2b2a      	cmp	r3, #42	; 0x2a
 80103c2:	d138      	bne.n	8010436 <_vfiprintf_r+0x1aa>
 80103c4:	9b03      	ldr	r3, [sp, #12]
 80103c6:	1d1a      	adds	r2, r3, #4
 80103c8:	681b      	ldr	r3, [r3, #0]
 80103ca:	9203      	str	r2, [sp, #12]
 80103cc:	2b00      	cmp	r3, #0
 80103ce:	bfb8      	it	lt
 80103d0:	f04f 33ff 	movlt.w	r3, #4294967295
 80103d4:	f108 0802 	add.w	r8, r8, #2
 80103d8:	9305      	str	r3, [sp, #20]
 80103da:	4d33      	ldr	r5, [pc, #204]	; (80104a8 <_vfiprintf_r+0x21c>)
 80103dc:	f898 1000 	ldrb.w	r1, [r8]
 80103e0:	2203      	movs	r2, #3
 80103e2:	4628      	mov	r0, r5
 80103e4:	f7ef ff8c 	bl	8000300 <memchr>
 80103e8:	b140      	cbz	r0, 80103fc <_vfiprintf_r+0x170>
 80103ea:	2340      	movs	r3, #64	; 0x40
 80103ec:	1b40      	subs	r0, r0, r5
 80103ee:	fa03 f000 	lsl.w	r0, r3, r0
 80103f2:	9b04      	ldr	r3, [sp, #16]
 80103f4:	4303      	orrs	r3, r0
 80103f6:	f108 0801 	add.w	r8, r8, #1
 80103fa:	9304      	str	r3, [sp, #16]
 80103fc:	f898 1000 	ldrb.w	r1, [r8]
 8010400:	482a      	ldr	r0, [pc, #168]	; (80104ac <_vfiprintf_r+0x220>)
 8010402:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8010406:	2206      	movs	r2, #6
 8010408:	f108 0701 	add.w	r7, r8, #1
 801040c:	f7ef ff78 	bl	8000300 <memchr>
 8010410:	2800      	cmp	r0, #0
 8010412:	d037      	beq.n	8010484 <_vfiprintf_r+0x1f8>
 8010414:	4b26      	ldr	r3, [pc, #152]	; (80104b0 <_vfiprintf_r+0x224>)
 8010416:	bb1b      	cbnz	r3, 8010460 <_vfiprintf_r+0x1d4>
 8010418:	9b03      	ldr	r3, [sp, #12]
 801041a:	3307      	adds	r3, #7
 801041c:	f023 0307 	bic.w	r3, r3, #7
 8010420:	3308      	adds	r3, #8
 8010422:	9303      	str	r3, [sp, #12]
 8010424:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8010426:	444b      	add	r3, r9
 8010428:	9309      	str	r3, [sp, #36]	; 0x24
 801042a:	e750      	b.n	80102ce <_vfiprintf_r+0x42>
 801042c:	fb05 3202 	mla	r2, r5, r2, r3
 8010430:	2001      	movs	r0, #1
 8010432:	4688      	mov	r8, r1
 8010434:	e78a      	b.n	801034c <_vfiprintf_r+0xc0>
 8010436:	2300      	movs	r3, #0
 8010438:	f108 0801 	add.w	r8, r8, #1
 801043c:	9305      	str	r3, [sp, #20]
 801043e:	4619      	mov	r1, r3
 8010440:	250a      	movs	r5, #10
 8010442:	4640      	mov	r0, r8
 8010444:	f810 2b01 	ldrb.w	r2, [r0], #1
 8010448:	3a30      	subs	r2, #48	; 0x30
 801044a:	2a09      	cmp	r2, #9
 801044c:	d903      	bls.n	8010456 <_vfiprintf_r+0x1ca>
 801044e:	2b00      	cmp	r3, #0
 8010450:	d0c3      	beq.n	80103da <_vfiprintf_r+0x14e>
 8010452:	9105      	str	r1, [sp, #20]
 8010454:	e7c1      	b.n	80103da <_vfiprintf_r+0x14e>
 8010456:	fb05 2101 	mla	r1, r5, r1, r2
 801045a:	2301      	movs	r3, #1
 801045c:	4680      	mov	r8, r0
 801045e:	e7f0      	b.n	8010442 <_vfiprintf_r+0x1b6>
 8010460:	ab03      	add	r3, sp, #12
 8010462:	9300      	str	r3, [sp, #0]
 8010464:	4622      	mov	r2, r4
 8010466:	4b13      	ldr	r3, [pc, #76]	; (80104b4 <_vfiprintf_r+0x228>)
 8010468:	a904      	add	r1, sp, #16
 801046a:	4630      	mov	r0, r6
 801046c:	f3af 8000 	nop.w
 8010470:	f1b0 3fff 	cmp.w	r0, #4294967295
 8010474:	4681      	mov	r9, r0
 8010476:	d1d5      	bne.n	8010424 <_vfiprintf_r+0x198>
 8010478:	89a3      	ldrh	r3, [r4, #12]
 801047a:	065b      	lsls	r3, r3, #25
 801047c:	f53f af7e 	bmi.w	801037c <_vfiprintf_r+0xf0>
 8010480:	9809      	ldr	r0, [sp, #36]	; 0x24
 8010482:	e77d      	b.n	8010380 <_vfiprintf_r+0xf4>
 8010484:	ab03      	add	r3, sp, #12
 8010486:	9300      	str	r3, [sp, #0]
 8010488:	4622      	mov	r2, r4
 801048a:	4b0a      	ldr	r3, [pc, #40]	; (80104b4 <_vfiprintf_r+0x228>)
 801048c:	a904      	add	r1, sp, #16
 801048e:	4630      	mov	r0, r6
 8010490:	f000 f888 	bl	80105a4 <_printf_i>
 8010494:	e7ec      	b.n	8010470 <_vfiprintf_r+0x1e4>
 8010496:	bf00      	nop
 8010498:	0801146c 	.word	0x0801146c
 801049c:	080114ac 	.word	0x080114ac
 80104a0:	0801148c 	.word	0x0801148c
 80104a4:	0801144c 	.word	0x0801144c
 80104a8:	080114b2 	.word	0x080114b2
 80104ac:	080114b6 	.word	0x080114b6
 80104b0:	00000000 	.word	0x00000000
 80104b4:	08010267 	.word	0x08010267

080104b8 <_printf_common>:
 80104b8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80104bc:	4691      	mov	r9, r2
 80104be:	461f      	mov	r7, r3
 80104c0:	688a      	ldr	r2, [r1, #8]
 80104c2:	690b      	ldr	r3, [r1, #16]
 80104c4:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80104c8:	4293      	cmp	r3, r2
 80104ca:	bfb8      	it	lt
 80104cc:	4613      	movlt	r3, r2
 80104ce:	f8c9 3000 	str.w	r3, [r9]
 80104d2:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80104d6:	4606      	mov	r6, r0
 80104d8:	460c      	mov	r4, r1
 80104da:	b112      	cbz	r2, 80104e2 <_printf_common+0x2a>
 80104dc:	3301      	adds	r3, #1
 80104de:	f8c9 3000 	str.w	r3, [r9]
 80104e2:	6823      	ldr	r3, [r4, #0]
 80104e4:	0699      	lsls	r1, r3, #26
 80104e6:	bf42      	ittt	mi
 80104e8:	f8d9 3000 	ldrmi.w	r3, [r9]
 80104ec:	3302      	addmi	r3, #2
 80104ee:	f8c9 3000 	strmi.w	r3, [r9]
 80104f2:	6825      	ldr	r5, [r4, #0]
 80104f4:	f015 0506 	ands.w	r5, r5, #6
 80104f8:	d107      	bne.n	801050a <_printf_common+0x52>
 80104fa:	f104 0a19 	add.w	sl, r4, #25
 80104fe:	68e3      	ldr	r3, [r4, #12]
 8010500:	f8d9 2000 	ldr.w	r2, [r9]
 8010504:	1a9b      	subs	r3, r3, r2
 8010506:	42ab      	cmp	r3, r5
 8010508:	dc28      	bgt.n	801055c <_printf_common+0xa4>
 801050a:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 801050e:	6822      	ldr	r2, [r4, #0]
 8010510:	3300      	adds	r3, #0
 8010512:	bf18      	it	ne
 8010514:	2301      	movne	r3, #1
 8010516:	0692      	lsls	r2, r2, #26
 8010518:	d42d      	bmi.n	8010576 <_printf_common+0xbe>
 801051a:	f104 0243 	add.w	r2, r4, #67	; 0x43
 801051e:	4639      	mov	r1, r7
 8010520:	4630      	mov	r0, r6
 8010522:	47c0      	blx	r8
 8010524:	3001      	adds	r0, #1
 8010526:	d020      	beq.n	801056a <_printf_common+0xb2>
 8010528:	6823      	ldr	r3, [r4, #0]
 801052a:	68e5      	ldr	r5, [r4, #12]
 801052c:	f8d9 2000 	ldr.w	r2, [r9]
 8010530:	f003 0306 	and.w	r3, r3, #6
 8010534:	2b04      	cmp	r3, #4
 8010536:	bf08      	it	eq
 8010538:	1aad      	subeq	r5, r5, r2
 801053a:	68a3      	ldr	r3, [r4, #8]
 801053c:	6922      	ldr	r2, [r4, #16]
 801053e:	bf0c      	ite	eq
 8010540:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8010544:	2500      	movne	r5, #0
 8010546:	4293      	cmp	r3, r2
 8010548:	bfc4      	itt	gt
 801054a:	1a9b      	subgt	r3, r3, r2
 801054c:	18ed      	addgt	r5, r5, r3
 801054e:	f04f 0900 	mov.w	r9, #0
 8010552:	341a      	adds	r4, #26
 8010554:	454d      	cmp	r5, r9
 8010556:	d11a      	bne.n	801058e <_printf_common+0xd6>
 8010558:	2000      	movs	r0, #0
 801055a:	e008      	b.n	801056e <_printf_common+0xb6>
 801055c:	2301      	movs	r3, #1
 801055e:	4652      	mov	r2, sl
 8010560:	4639      	mov	r1, r7
 8010562:	4630      	mov	r0, r6
 8010564:	47c0      	blx	r8
 8010566:	3001      	adds	r0, #1
 8010568:	d103      	bne.n	8010572 <_printf_common+0xba>
 801056a:	f04f 30ff 	mov.w	r0, #4294967295
 801056e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8010572:	3501      	adds	r5, #1
 8010574:	e7c3      	b.n	80104fe <_printf_common+0x46>
 8010576:	18e1      	adds	r1, r4, r3
 8010578:	1c5a      	adds	r2, r3, #1
 801057a:	2030      	movs	r0, #48	; 0x30
 801057c:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8010580:	4422      	add	r2, r4
 8010582:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8010586:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 801058a:	3302      	adds	r3, #2
 801058c:	e7c5      	b.n	801051a <_printf_common+0x62>
 801058e:	2301      	movs	r3, #1
 8010590:	4622      	mov	r2, r4
 8010592:	4639      	mov	r1, r7
 8010594:	4630      	mov	r0, r6
 8010596:	47c0      	blx	r8
 8010598:	3001      	adds	r0, #1
 801059a:	d0e6      	beq.n	801056a <_printf_common+0xb2>
 801059c:	f109 0901 	add.w	r9, r9, #1
 80105a0:	e7d8      	b.n	8010554 <_printf_common+0x9c>
	...

080105a4 <_printf_i>:
 80105a4:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80105a8:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 80105ac:	460c      	mov	r4, r1
 80105ae:	7e09      	ldrb	r1, [r1, #24]
 80105b0:	b085      	sub	sp, #20
 80105b2:	296e      	cmp	r1, #110	; 0x6e
 80105b4:	4617      	mov	r7, r2
 80105b6:	4606      	mov	r6, r0
 80105b8:	4698      	mov	r8, r3
 80105ba:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80105bc:	f000 80b3 	beq.w	8010726 <_printf_i+0x182>
 80105c0:	d822      	bhi.n	8010608 <_printf_i+0x64>
 80105c2:	2963      	cmp	r1, #99	; 0x63
 80105c4:	d036      	beq.n	8010634 <_printf_i+0x90>
 80105c6:	d80a      	bhi.n	80105de <_printf_i+0x3a>
 80105c8:	2900      	cmp	r1, #0
 80105ca:	f000 80b9 	beq.w	8010740 <_printf_i+0x19c>
 80105ce:	2958      	cmp	r1, #88	; 0x58
 80105d0:	f000 8083 	beq.w	80106da <_printf_i+0x136>
 80105d4:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80105d8:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 80105dc:	e032      	b.n	8010644 <_printf_i+0xa0>
 80105de:	2964      	cmp	r1, #100	; 0x64
 80105e0:	d001      	beq.n	80105e6 <_printf_i+0x42>
 80105e2:	2969      	cmp	r1, #105	; 0x69
 80105e4:	d1f6      	bne.n	80105d4 <_printf_i+0x30>
 80105e6:	6820      	ldr	r0, [r4, #0]
 80105e8:	6813      	ldr	r3, [r2, #0]
 80105ea:	0605      	lsls	r5, r0, #24
 80105ec:	f103 0104 	add.w	r1, r3, #4
 80105f0:	d52a      	bpl.n	8010648 <_printf_i+0xa4>
 80105f2:	681b      	ldr	r3, [r3, #0]
 80105f4:	6011      	str	r1, [r2, #0]
 80105f6:	2b00      	cmp	r3, #0
 80105f8:	da03      	bge.n	8010602 <_printf_i+0x5e>
 80105fa:	222d      	movs	r2, #45	; 0x2d
 80105fc:	425b      	negs	r3, r3
 80105fe:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 8010602:	486f      	ldr	r0, [pc, #444]	; (80107c0 <_printf_i+0x21c>)
 8010604:	220a      	movs	r2, #10
 8010606:	e039      	b.n	801067c <_printf_i+0xd8>
 8010608:	2973      	cmp	r1, #115	; 0x73
 801060a:	f000 809d 	beq.w	8010748 <_printf_i+0x1a4>
 801060e:	d808      	bhi.n	8010622 <_printf_i+0x7e>
 8010610:	296f      	cmp	r1, #111	; 0x6f
 8010612:	d020      	beq.n	8010656 <_printf_i+0xb2>
 8010614:	2970      	cmp	r1, #112	; 0x70
 8010616:	d1dd      	bne.n	80105d4 <_printf_i+0x30>
 8010618:	6823      	ldr	r3, [r4, #0]
 801061a:	f043 0320 	orr.w	r3, r3, #32
 801061e:	6023      	str	r3, [r4, #0]
 8010620:	e003      	b.n	801062a <_printf_i+0x86>
 8010622:	2975      	cmp	r1, #117	; 0x75
 8010624:	d017      	beq.n	8010656 <_printf_i+0xb2>
 8010626:	2978      	cmp	r1, #120	; 0x78
 8010628:	d1d4      	bne.n	80105d4 <_printf_i+0x30>
 801062a:	2378      	movs	r3, #120	; 0x78
 801062c:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8010630:	4864      	ldr	r0, [pc, #400]	; (80107c4 <_printf_i+0x220>)
 8010632:	e055      	b.n	80106e0 <_printf_i+0x13c>
 8010634:	6813      	ldr	r3, [r2, #0]
 8010636:	1d19      	adds	r1, r3, #4
 8010638:	681b      	ldr	r3, [r3, #0]
 801063a:	6011      	str	r1, [r2, #0]
 801063c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8010640:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8010644:	2301      	movs	r3, #1
 8010646:	e08c      	b.n	8010762 <_printf_i+0x1be>
 8010648:	681b      	ldr	r3, [r3, #0]
 801064a:	6011      	str	r1, [r2, #0]
 801064c:	f010 0f40 	tst.w	r0, #64	; 0x40
 8010650:	bf18      	it	ne
 8010652:	b21b      	sxthne	r3, r3
 8010654:	e7cf      	b.n	80105f6 <_printf_i+0x52>
 8010656:	6813      	ldr	r3, [r2, #0]
 8010658:	6825      	ldr	r5, [r4, #0]
 801065a:	1d18      	adds	r0, r3, #4
 801065c:	6010      	str	r0, [r2, #0]
 801065e:	0628      	lsls	r0, r5, #24
 8010660:	d501      	bpl.n	8010666 <_printf_i+0xc2>
 8010662:	681b      	ldr	r3, [r3, #0]
 8010664:	e002      	b.n	801066c <_printf_i+0xc8>
 8010666:	0668      	lsls	r0, r5, #25
 8010668:	d5fb      	bpl.n	8010662 <_printf_i+0xbe>
 801066a:	881b      	ldrh	r3, [r3, #0]
 801066c:	4854      	ldr	r0, [pc, #336]	; (80107c0 <_printf_i+0x21c>)
 801066e:	296f      	cmp	r1, #111	; 0x6f
 8010670:	bf14      	ite	ne
 8010672:	220a      	movne	r2, #10
 8010674:	2208      	moveq	r2, #8
 8010676:	2100      	movs	r1, #0
 8010678:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 801067c:	6865      	ldr	r5, [r4, #4]
 801067e:	60a5      	str	r5, [r4, #8]
 8010680:	2d00      	cmp	r5, #0
 8010682:	f2c0 8095 	blt.w	80107b0 <_printf_i+0x20c>
 8010686:	6821      	ldr	r1, [r4, #0]
 8010688:	f021 0104 	bic.w	r1, r1, #4
 801068c:	6021      	str	r1, [r4, #0]
 801068e:	2b00      	cmp	r3, #0
 8010690:	d13d      	bne.n	801070e <_printf_i+0x16a>
 8010692:	2d00      	cmp	r5, #0
 8010694:	f040 808e 	bne.w	80107b4 <_printf_i+0x210>
 8010698:	4665      	mov	r5, ip
 801069a:	2a08      	cmp	r2, #8
 801069c:	d10b      	bne.n	80106b6 <_printf_i+0x112>
 801069e:	6823      	ldr	r3, [r4, #0]
 80106a0:	07db      	lsls	r3, r3, #31
 80106a2:	d508      	bpl.n	80106b6 <_printf_i+0x112>
 80106a4:	6923      	ldr	r3, [r4, #16]
 80106a6:	6862      	ldr	r2, [r4, #4]
 80106a8:	429a      	cmp	r2, r3
 80106aa:	bfde      	ittt	le
 80106ac:	2330      	movle	r3, #48	; 0x30
 80106ae:	f805 3c01 	strble.w	r3, [r5, #-1]
 80106b2:	f105 35ff 	addle.w	r5, r5, #4294967295
 80106b6:	ebac 0305 	sub.w	r3, ip, r5
 80106ba:	6123      	str	r3, [r4, #16]
 80106bc:	f8cd 8000 	str.w	r8, [sp]
 80106c0:	463b      	mov	r3, r7
 80106c2:	aa03      	add	r2, sp, #12
 80106c4:	4621      	mov	r1, r4
 80106c6:	4630      	mov	r0, r6
 80106c8:	f7ff fef6 	bl	80104b8 <_printf_common>
 80106cc:	3001      	adds	r0, #1
 80106ce:	d14d      	bne.n	801076c <_printf_i+0x1c8>
 80106d0:	f04f 30ff 	mov.w	r0, #4294967295
 80106d4:	b005      	add	sp, #20
 80106d6:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80106da:	4839      	ldr	r0, [pc, #228]	; (80107c0 <_printf_i+0x21c>)
 80106dc:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 80106e0:	6813      	ldr	r3, [r2, #0]
 80106e2:	6821      	ldr	r1, [r4, #0]
 80106e4:	1d1d      	adds	r5, r3, #4
 80106e6:	681b      	ldr	r3, [r3, #0]
 80106e8:	6015      	str	r5, [r2, #0]
 80106ea:	060a      	lsls	r2, r1, #24
 80106ec:	d50b      	bpl.n	8010706 <_printf_i+0x162>
 80106ee:	07ca      	lsls	r2, r1, #31
 80106f0:	bf44      	itt	mi
 80106f2:	f041 0120 	orrmi.w	r1, r1, #32
 80106f6:	6021      	strmi	r1, [r4, #0]
 80106f8:	b91b      	cbnz	r3, 8010702 <_printf_i+0x15e>
 80106fa:	6822      	ldr	r2, [r4, #0]
 80106fc:	f022 0220 	bic.w	r2, r2, #32
 8010700:	6022      	str	r2, [r4, #0]
 8010702:	2210      	movs	r2, #16
 8010704:	e7b7      	b.n	8010676 <_printf_i+0xd2>
 8010706:	064d      	lsls	r5, r1, #25
 8010708:	bf48      	it	mi
 801070a:	b29b      	uxthmi	r3, r3
 801070c:	e7ef      	b.n	80106ee <_printf_i+0x14a>
 801070e:	4665      	mov	r5, ip
 8010710:	fbb3 f1f2 	udiv	r1, r3, r2
 8010714:	fb02 3311 	mls	r3, r2, r1, r3
 8010718:	5cc3      	ldrb	r3, [r0, r3]
 801071a:	f805 3d01 	strb.w	r3, [r5, #-1]!
 801071e:	460b      	mov	r3, r1
 8010720:	2900      	cmp	r1, #0
 8010722:	d1f5      	bne.n	8010710 <_printf_i+0x16c>
 8010724:	e7b9      	b.n	801069a <_printf_i+0xf6>
 8010726:	6813      	ldr	r3, [r2, #0]
 8010728:	6825      	ldr	r5, [r4, #0]
 801072a:	6961      	ldr	r1, [r4, #20]
 801072c:	1d18      	adds	r0, r3, #4
 801072e:	6010      	str	r0, [r2, #0]
 8010730:	0628      	lsls	r0, r5, #24
 8010732:	681b      	ldr	r3, [r3, #0]
 8010734:	d501      	bpl.n	801073a <_printf_i+0x196>
 8010736:	6019      	str	r1, [r3, #0]
 8010738:	e002      	b.n	8010740 <_printf_i+0x19c>
 801073a:	066a      	lsls	r2, r5, #25
 801073c:	d5fb      	bpl.n	8010736 <_printf_i+0x192>
 801073e:	8019      	strh	r1, [r3, #0]
 8010740:	2300      	movs	r3, #0
 8010742:	6123      	str	r3, [r4, #16]
 8010744:	4665      	mov	r5, ip
 8010746:	e7b9      	b.n	80106bc <_printf_i+0x118>
 8010748:	6813      	ldr	r3, [r2, #0]
 801074a:	1d19      	adds	r1, r3, #4
 801074c:	6011      	str	r1, [r2, #0]
 801074e:	681d      	ldr	r5, [r3, #0]
 8010750:	6862      	ldr	r2, [r4, #4]
 8010752:	2100      	movs	r1, #0
 8010754:	4628      	mov	r0, r5
 8010756:	f7ef fdd3 	bl	8000300 <memchr>
 801075a:	b108      	cbz	r0, 8010760 <_printf_i+0x1bc>
 801075c:	1b40      	subs	r0, r0, r5
 801075e:	6060      	str	r0, [r4, #4]
 8010760:	6863      	ldr	r3, [r4, #4]
 8010762:	6123      	str	r3, [r4, #16]
 8010764:	2300      	movs	r3, #0
 8010766:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 801076a:	e7a7      	b.n	80106bc <_printf_i+0x118>
 801076c:	6923      	ldr	r3, [r4, #16]
 801076e:	462a      	mov	r2, r5
 8010770:	4639      	mov	r1, r7
 8010772:	4630      	mov	r0, r6
 8010774:	47c0      	blx	r8
 8010776:	3001      	adds	r0, #1
 8010778:	d0aa      	beq.n	80106d0 <_printf_i+0x12c>
 801077a:	6823      	ldr	r3, [r4, #0]
 801077c:	079b      	lsls	r3, r3, #30
 801077e:	d413      	bmi.n	80107a8 <_printf_i+0x204>
 8010780:	68e0      	ldr	r0, [r4, #12]
 8010782:	9b03      	ldr	r3, [sp, #12]
 8010784:	4298      	cmp	r0, r3
 8010786:	bfb8      	it	lt
 8010788:	4618      	movlt	r0, r3
 801078a:	e7a3      	b.n	80106d4 <_printf_i+0x130>
 801078c:	2301      	movs	r3, #1
 801078e:	464a      	mov	r2, r9
 8010790:	4639      	mov	r1, r7
 8010792:	4630      	mov	r0, r6
 8010794:	47c0      	blx	r8
 8010796:	3001      	adds	r0, #1
 8010798:	d09a      	beq.n	80106d0 <_printf_i+0x12c>
 801079a:	3501      	adds	r5, #1
 801079c:	68e3      	ldr	r3, [r4, #12]
 801079e:	9a03      	ldr	r2, [sp, #12]
 80107a0:	1a9b      	subs	r3, r3, r2
 80107a2:	42ab      	cmp	r3, r5
 80107a4:	dcf2      	bgt.n	801078c <_printf_i+0x1e8>
 80107a6:	e7eb      	b.n	8010780 <_printf_i+0x1dc>
 80107a8:	2500      	movs	r5, #0
 80107aa:	f104 0919 	add.w	r9, r4, #25
 80107ae:	e7f5      	b.n	801079c <_printf_i+0x1f8>
 80107b0:	2b00      	cmp	r3, #0
 80107b2:	d1ac      	bne.n	801070e <_printf_i+0x16a>
 80107b4:	7803      	ldrb	r3, [r0, #0]
 80107b6:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80107ba:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80107be:	e76c      	b.n	801069a <_printf_i+0xf6>
 80107c0:	080114bd 	.word	0x080114bd
 80107c4:	080114ce 	.word	0x080114ce

080107c8 <_putc_r>:
 80107c8:	b570      	push	{r4, r5, r6, lr}
 80107ca:	460d      	mov	r5, r1
 80107cc:	4614      	mov	r4, r2
 80107ce:	4606      	mov	r6, r0
 80107d0:	b118      	cbz	r0, 80107da <_putc_r+0x12>
 80107d2:	6983      	ldr	r3, [r0, #24]
 80107d4:	b90b      	cbnz	r3, 80107da <_putc_r+0x12>
 80107d6:	f7ff fb99 	bl	800ff0c <__sinit>
 80107da:	4b13      	ldr	r3, [pc, #76]	; (8010828 <_putc_r+0x60>)
 80107dc:	429c      	cmp	r4, r3
 80107de:	d112      	bne.n	8010806 <_putc_r+0x3e>
 80107e0:	6874      	ldr	r4, [r6, #4]
 80107e2:	68a3      	ldr	r3, [r4, #8]
 80107e4:	3b01      	subs	r3, #1
 80107e6:	2b00      	cmp	r3, #0
 80107e8:	60a3      	str	r3, [r4, #8]
 80107ea:	da16      	bge.n	801081a <_putc_r+0x52>
 80107ec:	69a2      	ldr	r2, [r4, #24]
 80107ee:	4293      	cmp	r3, r2
 80107f0:	db02      	blt.n	80107f8 <_putc_r+0x30>
 80107f2:	b2eb      	uxtb	r3, r5
 80107f4:	2b0a      	cmp	r3, #10
 80107f6:	d110      	bne.n	801081a <_putc_r+0x52>
 80107f8:	4622      	mov	r2, r4
 80107fa:	4629      	mov	r1, r5
 80107fc:	4630      	mov	r0, r6
 80107fe:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8010802:	f7ff b9d3 	b.w	800fbac <__swbuf_r>
 8010806:	4b09      	ldr	r3, [pc, #36]	; (801082c <_putc_r+0x64>)
 8010808:	429c      	cmp	r4, r3
 801080a:	d101      	bne.n	8010810 <_putc_r+0x48>
 801080c:	68b4      	ldr	r4, [r6, #8]
 801080e:	e7e8      	b.n	80107e2 <_putc_r+0x1a>
 8010810:	4b07      	ldr	r3, [pc, #28]	; (8010830 <_putc_r+0x68>)
 8010812:	429c      	cmp	r4, r3
 8010814:	bf08      	it	eq
 8010816:	68f4      	ldreq	r4, [r6, #12]
 8010818:	e7e3      	b.n	80107e2 <_putc_r+0x1a>
 801081a:	6823      	ldr	r3, [r4, #0]
 801081c:	1c5a      	adds	r2, r3, #1
 801081e:	6022      	str	r2, [r4, #0]
 8010820:	701d      	strb	r5, [r3, #0]
 8010822:	b2e8      	uxtb	r0, r5
 8010824:	bd70      	pop	{r4, r5, r6, pc}
 8010826:	bf00      	nop
 8010828:	0801146c 	.word	0x0801146c
 801082c:	0801148c 	.word	0x0801148c
 8010830:	0801144c 	.word	0x0801144c

08010834 <_sbrk_r>:
 8010834:	b538      	push	{r3, r4, r5, lr}
 8010836:	4c06      	ldr	r4, [pc, #24]	; (8010850 <_sbrk_r+0x1c>)
 8010838:	2300      	movs	r3, #0
 801083a:	4605      	mov	r5, r0
 801083c:	4608      	mov	r0, r1
 801083e:	6023      	str	r3, [r4, #0]
 8010840:	f7f0 fd38 	bl	80012b4 <_sbrk>
 8010844:	1c43      	adds	r3, r0, #1
 8010846:	d102      	bne.n	801084e <_sbrk_r+0x1a>
 8010848:	6823      	ldr	r3, [r4, #0]
 801084a:	b103      	cbz	r3, 801084e <_sbrk_r+0x1a>
 801084c:	602b      	str	r3, [r5, #0]
 801084e:	bd38      	pop	{r3, r4, r5, pc}
 8010850:	24000df8 	.word	0x24000df8

08010854 <__sread>:
 8010854:	b510      	push	{r4, lr}
 8010856:	460c      	mov	r4, r1
 8010858:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801085c:	f000 f896 	bl	801098c <_read_r>
 8010860:	2800      	cmp	r0, #0
 8010862:	bfab      	itete	ge
 8010864:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8010866:	89a3      	ldrhlt	r3, [r4, #12]
 8010868:	181b      	addge	r3, r3, r0
 801086a:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 801086e:	bfac      	ite	ge
 8010870:	6563      	strge	r3, [r4, #84]	; 0x54
 8010872:	81a3      	strhlt	r3, [r4, #12]
 8010874:	bd10      	pop	{r4, pc}

08010876 <__swrite>:
 8010876:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801087a:	461f      	mov	r7, r3
 801087c:	898b      	ldrh	r3, [r1, #12]
 801087e:	05db      	lsls	r3, r3, #23
 8010880:	4605      	mov	r5, r0
 8010882:	460c      	mov	r4, r1
 8010884:	4616      	mov	r6, r2
 8010886:	d505      	bpl.n	8010894 <__swrite+0x1e>
 8010888:	2302      	movs	r3, #2
 801088a:	2200      	movs	r2, #0
 801088c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8010890:	f000 f868 	bl	8010964 <_lseek_r>
 8010894:	89a3      	ldrh	r3, [r4, #12]
 8010896:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 801089a:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 801089e:	81a3      	strh	r3, [r4, #12]
 80108a0:	4632      	mov	r2, r6
 80108a2:	463b      	mov	r3, r7
 80108a4:	4628      	mov	r0, r5
 80108a6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80108aa:	f000 b817 	b.w	80108dc <_write_r>

080108ae <__sseek>:
 80108ae:	b510      	push	{r4, lr}
 80108b0:	460c      	mov	r4, r1
 80108b2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80108b6:	f000 f855 	bl	8010964 <_lseek_r>
 80108ba:	1c43      	adds	r3, r0, #1
 80108bc:	89a3      	ldrh	r3, [r4, #12]
 80108be:	bf15      	itete	ne
 80108c0:	6560      	strne	r0, [r4, #84]	; 0x54
 80108c2:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 80108c6:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 80108ca:	81a3      	strheq	r3, [r4, #12]
 80108cc:	bf18      	it	ne
 80108ce:	81a3      	strhne	r3, [r4, #12]
 80108d0:	bd10      	pop	{r4, pc}

080108d2 <__sclose>:
 80108d2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80108d6:	f000 b813 	b.w	8010900 <_close_r>
	...

080108dc <_write_r>:
 80108dc:	b538      	push	{r3, r4, r5, lr}
 80108de:	4c07      	ldr	r4, [pc, #28]	; (80108fc <_write_r+0x20>)
 80108e0:	4605      	mov	r5, r0
 80108e2:	4608      	mov	r0, r1
 80108e4:	4611      	mov	r1, r2
 80108e6:	2200      	movs	r2, #0
 80108e8:	6022      	str	r2, [r4, #0]
 80108ea:	461a      	mov	r2, r3
 80108ec:	f7f0 fab1 	bl	8000e52 <_write>
 80108f0:	1c43      	adds	r3, r0, #1
 80108f2:	d102      	bne.n	80108fa <_write_r+0x1e>
 80108f4:	6823      	ldr	r3, [r4, #0]
 80108f6:	b103      	cbz	r3, 80108fa <_write_r+0x1e>
 80108f8:	602b      	str	r3, [r5, #0]
 80108fa:	bd38      	pop	{r3, r4, r5, pc}
 80108fc:	24000df8 	.word	0x24000df8

08010900 <_close_r>:
 8010900:	b538      	push	{r3, r4, r5, lr}
 8010902:	4c06      	ldr	r4, [pc, #24]	; (801091c <_close_r+0x1c>)
 8010904:	2300      	movs	r3, #0
 8010906:	4605      	mov	r5, r0
 8010908:	4608      	mov	r0, r1
 801090a:	6023      	str	r3, [r4, #0]
 801090c:	f7f0 fc9d 	bl	800124a <_close>
 8010910:	1c43      	adds	r3, r0, #1
 8010912:	d102      	bne.n	801091a <_close_r+0x1a>
 8010914:	6823      	ldr	r3, [r4, #0]
 8010916:	b103      	cbz	r3, 801091a <_close_r+0x1a>
 8010918:	602b      	str	r3, [r5, #0]
 801091a:	bd38      	pop	{r3, r4, r5, pc}
 801091c:	24000df8 	.word	0x24000df8

08010920 <_fstat_r>:
 8010920:	b538      	push	{r3, r4, r5, lr}
 8010922:	4c07      	ldr	r4, [pc, #28]	; (8010940 <_fstat_r+0x20>)
 8010924:	2300      	movs	r3, #0
 8010926:	4605      	mov	r5, r0
 8010928:	4608      	mov	r0, r1
 801092a:	4611      	mov	r1, r2
 801092c:	6023      	str	r3, [r4, #0]
 801092e:	f7f0 fc98 	bl	8001262 <_fstat>
 8010932:	1c43      	adds	r3, r0, #1
 8010934:	d102      	bne.n	801093c <_fstat_r+0x1c>
 8010936:	6823      	ldr	r3, [r4, #0]
 8010938:	b103      	cbz	r3, 801093c <_fstat_r+0x1c>
 801093a:	602b      	str	r3, [r5, #0]
 801093c:	bd38      	pop	{r3, r4, r5, pc}
 801093e:	bf00      	nop
 8010940:	24000df8 	.word	0x24000df8

08010944 <_isatty_r>:
 8010944:	b538      	push	{r3, r4, r5, lr}
 8010946:	4c06      	ldr	r4, [pc, #24]	; (8010960 <_isatty_r+0x1c>)
 8010948:	2300      	movs	r3, #0
 801094a:	4605      	mov	r5, r0
 801094c:	4608      	mov	r0, r1
 801094e:	6023      	str	r3, [r4, #0]
 8010950:	f7f0 fc97 	bl	8001282 <_isatty>
 8010954:	1c43      	adds	r3, r0, #1
 8010956:	d102      	bne.n	801095e <_isatty_r+0x1a>
 8010958:	6823      	ldr	r3, [r4, #0]
 801095a:	b103      	cbz	r3, 801095e <_isatty_r+0x1a>
 801095c:	602b      	str	r3, [r5, #0]
 801095e:	bd38      	pop	{r3, r4, r5, pc}
 8010960:	24000df8 	.word	0x24000df8

08010964 <_lseek_r>:
 8010964:	b538      	push	{r3, r4, r5, lr}
 8010966:	4c07      	ldr	r4, [pc, #28]	; (8010984 <_lseek_r+0x20>)
 8010968:	4605      	mov	r5, r0
 801096a:	4608      	mov	r0, r1
 801096c:	4611      	mov	r1, r2
 801096e:	2200      	movs	r2, #0
 8010970:	6022      	str	r2, [r4, #0]
 8010972:	461a      	mov	r2, r3
 8010974:	f7f0 fc90 	bl	8001298 <_lseek>
 8010978:	1c43      	adds	r3, r0, #1
 801097a:	d102      	bne.n	8010982 <_lseek_r+0x1e>
 801097c:	6823      	ldr	r3, [r4, #0]
 801097e:	b103      	cbz	r3, 8010982 <_lseek_r+0x1e>
 8010980:	602b      	str	r3, [r5, #0]
 8010982:	bd38      	pop	{r3, r4, r5, pc}
 8010984:	24000df8 	.word	0x24000df8

08010988 <__malloc_lock>:
 8010988:	4770      	bx	lr

0801098a <__malloc_unlock>:
 801098a:	4770      	bx	lr

0801098c <_read_r>:
 801098c:	b538      	push	{r3, r4, r5, lr}
 801098e:	4c07      	ldr	r4, [pc, #28]	; (80109ac <_read_r+0x20>)
 8010990:	4605      	mov	r5, r0
 8010992:	4608      	mov	r0, r1
 8010994:	4611      	mov	r1, r2
 8010996:	2200      	movs	r2, #0
 8010998:	6022      	str	r2, [r4, #0]
 801099a:	461a      	mov	r2, r3
 801099c:	f7f0 fc38 	bl	8001210 <_read>
 80109a0:	1c43      	adds	r3, r0, #1
 80109a2:	d102      	bne.n	80109aa <_read_r+0x1e>
 80109a4:	6823      	ldr	r3, [r4, #0]
 80109a6:	b103      	cbz	r3, 80109aa <_read_r+0x1e>
 80109a8:	602b      	str	r3, [r5, #0]
 80109aa:	bd38      	pop	{r3, r4, r5, pc}
 80109ac:	24000df8 	.word	0x24000df8

080109b0 <_init>:
 80109b0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80109b2:	bf00      	nop
 80109b4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80109b6:	bc08      	pop	{r3}
 80109b8:	469e      	mov	lr, r3
 80109ba:	4770      	bx	lr

080109bc <_fini>:
 80109bc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80109be:	bf00      	nop
 80109c0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80109c2:	bc08      	pop	{r3}
 80109c4:	469e      	mov	lr, r3
 80109c6:	4770      	bx	lr
