{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1654496066239 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1654496066240 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jun 06 14:14:25 2022 " "Processing started: Mon Jun 06 14:14:25 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1654496066240 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1654496066240 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off p1 -c p1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off p1 -c p1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1654496066240 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1654496067157 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "im.v 1 1 " "Found 1 design units, including 1 entities, in source file im.v" { { "Info" "ISGN_ENTITY_NAME" "1 im " "Found entity 1: im" {  } { { "im.v" "" { Text "D:/Desktop/p1_1.0/p1_1.0/im.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1654496067239 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1654496067239 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testp1.v 1 1 " "Found 1 design units, including 1 entities, in source file testp1.v" { { "Info" "ISGN_ENTITY_NAME" "1 testp1 " "Found entity 1: testp1" {  } { { "testp1.v" "" { Text "D:/Desktop/p1_1.0/p1_1.0/testp1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1654496067243 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1654496067243 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc.v 1 1 " "Found 1 design units, including 1 entities, in source file pc.v" { { "Info" "ISGN_ENTITY_NAME" "1 pc " "Found entity 1: pc" {  } { { "pc.v" "" { Text "D:/Desktop/p1_1.0/p1_1.0/pc.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1654496067247 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1654496067247 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "npc.v 1 1 " "Found 1 design units, including 1 entities, in source file npc.v" { { "Info" "ISGN_ENTITY_NAME" "1 npc " "Found entity 1: npc" {  } { { "npc.v" "" { Text "D:/Desktop/p1_1.0/p1_1.0/npc.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1654496067250 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1654496067250 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux.v 3 3 " "Found 3 design units, including 3 entities, in source file mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 MUX_32_2 " "Found entity 1: MUX_32_2" {  } { { "MUX.v" "" { Text "D:/Desktop/p1_1.0/p1_1.0/MUX.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1654496067255 ""} { "Info" "ISGN_ENTITY_NAME" "2 MUX_5 " "Found entity 2: MUX_5" {  } { { "MUX.v" "" { Text "D:/Desktop/p1_1.0/p1_1.0/MUX.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1654496067255 ""} { "Info" "ISGN_ENTITY_NAME" "3 MUX_32_3 " "Found entity 3: MUX_32_3" {  } { { "MUX.v" "" { Text "D:/Desktop/p1_1.0/p1_1.0/MUX.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1654496067255 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1654496067255 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mips.v 1 1 " "Found 1 design units, including 1 entities, in source file mips.v" { { "Info" "ISGN_ENTITY_NAME" "1 mips " "Found entity 1: mips" {  } { { "mips.v" "" { Text "D:/Desktop/p1_1.0/p1_1.0/mips.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1654496067260 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1654496067260 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "GPR.v(16) " "Verilog HDL information at GPR.v(16): always construct contains both blocking and non-blocking assignments" {  } { { "GPR.v" "" { Text "D:/Desktop/p1_1.0/p1_1.0/GPR.v" 16 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1654496067262 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gpr.v 1 1 " "Found 1 design units, including 1 entities, in source file gpr.v" { { "Info" "ISGN_ENTITY_NAME" "1 GPR " "Found entity 1: GPR" {  } { { "GPR.v" "" { Text "D:/Desktop/p1_1.0/p1_1.0/GPR.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1654496067265 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1654496067265 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ext.v 1 1 " "Found 1 design units, including 1 entities, in source file ext.v" { { "Info" "ISGN_ENTITY_NAME" "1 EXT " "Found entity 1: EXT" {  } { { "EXT.v" "" { Text "D:/Desktop/p1_1.0/p1_1.0/EXT.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1654496067269 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1654496067269 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dm.v 1 1 " "Found 1 design units, including 1 entities, in source file dm.v" { { "Info" "ISGN_ENTITY_NAME" "1 dm_1k " "Found entity 1: dm_1k" {  } { { "dm.v" "" { Text "D:/Desktop/p1_1.0/p1_1.0/dm.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1654496067274 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1654496067274 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ctr.v 1 1 " "Found 1 design units, including 1 entities, in source file ctr.v" { { "Info" "ISGN_ENTITY_NAME" "1 ctr " "Found entity 1: ctr" {  } { { "ctr.v" "" { Text "D:/Desktop/p1_1.0/p1_1.0/ctr.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1654496067279 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1654496067279 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.v" "" { Text "D:/Desktop/p1_1.0/p1_1.0/ALU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1654496067284 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1654496067284 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "mips " "Elaborating entity \"mips\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1654496067332 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "im im:im " "Elaborating entity \"im\" for hierarchy \"im:im\"" {  } { { "mips.v" "im" { Text "D:/Desktop/p1_1.0/p1_1.0/mips.v" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654496067399 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "216 0 1023 im.v(6) " "Verilog HDL warning at im.v(6): number of words (216) in memory file does not match the number of elements in the address range \[0:1023\]" {  } { { "im.v" "" { Text "D:/Desktop/p1_1.0/p1_1.0/im.v" 6 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Quartus II" 0 -1 1654496067402 "|mips|im:im"}
{ "Warning" "WVRFX_VERI_2116_UNCONVERTED" "im im.v(5) " "Verilog HDL warning at im.v(5): initial value for variable im should be constant" {  } { { "im.v" "" { Text "D:/Desktop/p1_1.0/p1_1.0/im.v" 5 0 0 } }  } 0 10855 "Verilog HDL warning at %2!s!: initial value for variable %1!s! should be constant" 0 0 "Quartus II" 0 -1 1654496067402 "|mips|im:im"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "im 0 im.v(4) " "Net \"im\" at im.v(4) has no driver or initial value, using a default initial value '0'" {  } { { "im.v" "" { Text "D:/Desktop/p1_1.0/p1_1.0/im.v" 4 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1654496067402 "|mips|im:im"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pc pc:pc_ " "Elaborating entity \"pc\" for hierarchy \"pc:pc_\"" {  } { { "mips.v" "pc_" { Text "D:/Desktop/p1_1.0/p1_1.0/mips.v" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654496067410 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "GPR GPR:Gpr_ " "Elaborating entity \"GPR\" for hierarchy \"GPR:Gpr_\"" {  } { { "mips.v" "Gpr_" { Text "D:/Desktop/p1_1.0/p1_1.0/mips.v" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654496067416 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "EXT EXT:extender " "Elaborating entity \"EXT\" for hierarchy \"EXT:extender\"" {  } { { "mips.v" "extender" { Text "D:/Desktop/p1_1.0/p1_1.0/mips.v" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654496067441 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dm_1k dm_1k:dm " "Elaborating entity \"dm_1k\" for hierarchy \"dm_1k:dm\"" {  } { { "mips.v" "dm" { Text "D:/Desktop/p1_1.0/p1_1.0/mips.v" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654496067452 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "npc npc:nextpc " "Elaborating entity \"npc\" for hierarchy \"npc:nextpc\"" {  } { { "mips.v" "nextpc" { Text "D:/Desktop/p1_1.0/p1_1.0/mips.v" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654496067593 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "pcadd4 npc.v(15) " "Verilog HDL Always Construct warning at npc.v(15): variable \"pcadd4\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "npc.v" "" { Text "D:/Desktop/p1_1.0/p1_1.0/npc.v" 15 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1654496067598 "|mips|npc:nextpc"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "pcadd4 npc.v(18) " "Verilog HDL Always Construct warning at npc.v(18): variable \"pcadd4\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "npc.v" "" { Text "D:/Desktop/p1_1.0/p1_1.0/npc.v" 18 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1654496067598 "|mips|npc:nextpc"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "beqaddr npc.v(18) " "Verilog HDL Always Construct warning at npc.v(18): variable \"beqaddr\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "npc.v" "" { Text "D:/Desktop/p1_1.0/p1_1.0/npc.v" 18 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1654496067598 "|mips|npc:nextpc"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "pcadd4 npc.v(19) " "Verilog HDL Always Construct warning at npc.v(19): variable \"pcadd4\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "npc.v" "" { Text "D:/Desktop/p1_1.0/p1_1.0/npc.v" 19 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1654496067598 "|mips|npc:nextpc"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "pcadd4 npc.v(21) " "Verilog HDL Always Construct warning at npc.v(21): variable \"pcadd4\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "npc.v" "" { Text "D:/Desktop/p1_1.0/p1_1.0/npc.v" 21 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1654496067598 "|mips|npc:nextpc"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Ins npc.v(21) " "Verilog HDL Always Construct warning at npc.v(21): variable \"Ins\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "npc.v" "" { Text "D:/Desktop/p1_1.0/p1_1.0/npc.v" 21 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1654496067598 "|mips|npc:nextpc"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "JRaddr npc.v(22) " "Verilog HDL Always Construct warning at npc.v(22): variable \"JRaddr\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "npc.v" "" { Text "D:/Desktop/p1_1.0/p1_1.0/npc.v" 22 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1654496067598 "|mips|npc:nextpc"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ctr ctr:ctr " "Elaborating entity \"ctr\" for hierarchy \"ctr:ctr\"" {  } { { "mips.v" "ctr" { Text "D:/Desktop/p1_1.0/p1_1.0/mips.v" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654496067600 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:alu_ " "Elaborating entity \"ALU\" for hierarchy \"ALU:alu_\"" {  } { { "mips.v" "alu_" { Text "D:/Desktop/p1_1.0/p1_1.0/mips.v" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654496067604 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "addi ALU.v(15) " "Verilog HDL Always Construct warning at ALU.v(15): variable \"addi\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ALU.v" "" { Text "D:/Desktop/p1_1.0/p1_1.0/ALU.v" 15 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1654496067605 "|mips|ALU:alu_"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "OF ALU.v(9) " "Verilog HDL Always Construct warning at ALU.v(9): inferring latch(es) for variable \"OF\", which holds its previous value in one or more paths through the always construct" {  } { { "ALU.v" "" { Text "D:/Desktop/p1_1.0/p1_1.0/ALU.v" 9 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1654496067605 "|mips|ALU:alu_"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OF ALU.v(9) " "Inferred latch for \"OF\" at ALU.v(9)" {  } { { "ALU.v" "" { Text "D:/Desktop/p1_1.0/p1_1.0/ALU.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1654496067605 "|mips|ALU:alu_"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX_32_3 MUX_32_3:Memsel " "Elaborating entity \"MUX_32_3\" for hierarchy \"MUX_32_3:Memsel\"" {  } { { "mips.v" "Memsel" { Text "D:/Desktop/p1_1.0/p1_1.0/mips.v" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654496067608 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "MUX.v(38) " "Verilog HDL Case Statement warning at MUX.v(38): incomplete case statement has no default case item" {  } { { "MUX.v" "" { Text "D:/Desktop/p1_1.0/p1_1.0/MUX.v" 38 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1654496067609 "|mips|MUX_32_3:Memsel"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "result_32_3 MUX.v(37) " "Verilog HDL Always Construct warning at MUX.v(37): inferring latch(es) for variable \"result_32_3\", which holds its previous value in one or more paths through the always construct" {  } { { "MUX.v" "" { Text "D:/Desktop/p1_1.0/p1_1.0/MUX.v" 37 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1654496067609 "|mips|MUX_32_3:Memsel"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_32_3\[0\] MUX.v(37) " "Inferred latch for \"result_32_3\[0\]\" at MUX.v(37)" {  } { { "MUX.v" "" { Text "D:/Desktop/p1_1.0/p1_1.0/MUX.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1654496067609 "|mips|MUX_32_3:Memsel"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_32_3\[1\] MUX.v(37) " "Inferred latch for \"result_32_3\[1\]\" at MUX.v(37)" {  } { { "MUX.v" "" { Text "D:/Desktop/p1_1.0/p1_1.0/MUX.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1654496067610 "|mips|MUX_32_3:Memsel"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_32_3\[2\] MUX.v(37) " "Inferred latch for \"result_32_3\[2\]\" at MUX.v(37)" {  } { { "MUX.v" "" { Text "D:/Desktop/p1_1.0/p1_1.0/MUX.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1654496067610 "|mips|MUX_32_3:Memsel"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_32_3\[3\] MUX.v(37) " "Inferred latch for \"result_32_3\[3\]\" at MUX.v(37)" {  } { { "MUX.v" "" { Text "D:/Desktop/p1_1.0/p1_1.0/MUX.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1654496067610 "|mips|MUX_32_3:Memsel"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_32_3\[4\] MUX.v(37) " "Inferred latch for \"result_32_3\[4\]\" at MUX.v(37)" {  } { { "MUX.v" "" { Text "D:/Desktop/p1_1.0/p1_1.0/MUX.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1654496067610 "|mips|MUX_32_3:Memsel"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_32_3\[5\] MUX.v(37) " "Inferred latch for \"result_32_3\[5\]\" at MUX.v(37)" {  } { { "MUX.v" "" { Text "D:/Desktop/p1_1.0/p1_1.0/MUX.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1654496067610 "|mips|MUX_32_3:Memsel"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_32_3\[6\] MUX.v(37) " "Inferred latch for \"result_32_3\[6\]\" at MUX.v(37)" {  } { { "MUX.v" "" { Text "D:/Desktop/p1_1.0/p1_1.0/MUX.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1654496067610 "|mips|MUX_32_3:Memsel"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_32_3\[7\] MUX.v(37) " "Inferred latch for \"result_32_3\[7\]\" at MUX.v(37)" {  } { { "MUX.v" "" { Text "D:/Desktop/p1_1.0/p1_1.0/MUX.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1654496067610 "|mips|MUX_32_3:Memsel"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_32_3\[8\] MUX.v(37) " "Inferred latch for \"result_32_3\[8\]\" at MUX.v(37)" {  } { { "MUX.v" "" { Text "D:/Desktop/p1_1.0/p1_1.0/MUX.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1654496067610 "|mips|MUX_32_3:Memsel"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_32_3\[9\] MUX.v(37) " "Inferred latch for \"result_32_3\[9\]\" at MUX.v(37)" {  } { { "MUX.v" "" { Text "D:/Desktop/p1_1.0/p1_1.0/MUX.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1654496067610 "|mips|MUX_32_3:Memsel"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_32_3\[10\] MUX.v(37) " "Inferred latch for \"result_32_3\[10\]\" at MUX.v(37)" {  } { { "MUX.v" "" { Text "D:/Desktop/p1_1.0/p1_1.0/MUX.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1654496067610 "|mips|MUX_32_3:Memsel"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_32_3\[11\] MUX.v(37) " "Inferred latch for \"result_32_3\[11\]\" at MUX.v(37)" {  } { { "MUX.v" "" { Text "D:/Desktop/p1_1.0/p1_1.0/MUX.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1654496067610 "|mips|MUX_32_3:Memsel"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_32_3\[12\] MUX.v(37) " "Inferred latch for \"result_32_3\[12\]\" at MUX.v(37)" {  } { { "MUX.v" "" { Text "D:/Desktop/p1_1.0/p1_1.0/MUX.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1654496067610 "|mips|MUX_32_3:Memsel"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_32_3\[13\] MUX.v(37) " "Inferred latch for \"result_32_3\[13\]\" at MUX.v(37)" {  } { { "MUX.v" "" { Text "D:/Desktop/p1_1.0/p1_1.0/MUX.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1654496067610 "|mips|MUX_32_3:Memsel"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_32_3\[14\] MUX.v(37) " "Inferred latch for \"result_32_3\[14\]\" at MUX.v(37)" {  } { { "MUX.v" "" { Text "D:/Desktop/p1_1.0/p1_1.0/MUX.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1654496067610 "|mips|MUX_32_3:Memsel"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_32_3\[15\] MUX.v(37) " "Inferred latch for \"result_32_3\[15\]\" at MUX.v(37)" {  } { { "MUX.v" "" { Text "D:/Desktop/p1_1.0/p1_1.0/MUX.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1654496067610 "|mips|MUX_32_3:Memsel"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_32_3\[16\] MUX.v(37) " "Inferred latch for \"result_32_3\[16\]\" at MUX.v(37)" {  } { { "MUX.v" "" { Text "D:/Desktop/p1_1.0/p1_1.0/MUX.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1654496067610 "|mips|MUX_32_3:Memsel"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_32_3\[17\] MUX.v(37) " "Inferred latch for \"result_32_3\[17\]\" at MUX.v(37)" {  } { { "MUX.v" "" { Text "D:/Desktop/p1_1.0/p1_1.0/MUX.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1654496067610 "|mips|MUX_32_3:Memsel"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_32_3\[18\] MUX.v(37) " "Inferred latch for \"result_32_3\[18\]\" at MUX.v(37)" {  } { { "MUX.v" "" { Text "D:/Desktop/p1_1.0/p1_1.0/MUX.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1654496067610 "|mips|MUX_32_3:Memsel"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_32_3\[19\] MUX.v(37) " "Inferred latch for \"result_32_3\[19\]\" at MUX.v(37)" {  } { { "MUX.v" "" { Text "D:/Desktop/p1_1.0/p1_1.0/MUX.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1654496067610 "|mips|MUX_32_3:Memsel"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_32_3\[20\] MUX.v(37) " "Inferred latch for \"result_32_3\[20\]\" at MUX.v(37)" {  } { { "MUX.v" "" { Text "D:/Desktop/p1_1.0/p1_1.0/MUX.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1654496067611 "|mips|MUX_32_3:Memsel"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_32_3\[21\] MUX.v(37) " "Inferred latch for \"result_32_3\[21\]\" at MUX.v(37)" {  } { { "MUX.v" "" { Text "D:/Desktop/p1_1.0/p1_1.0/MUX.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1654496067611 "|mips|MUX_32_3:Memsel"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_32_3\[22\] MUX.v(37) " "Inferred latch for \"result_32_3\[22\]\" at MUX.v(37)" {  } { { "MUX.v" "" { Text "D:/Desktop/p1_1.0/p1_1.0/MUX.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1654496067611 "|mips|MUX_32_3:Memsel"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_32_3\[23\] MUX.v(37) " "Inferred latch for \"result_32_3\[23\]\" at MUX.v(37)" {  } { { "MUX.v" "" { Text "D:/Desktop/p1_1.0/p1_1.0/MUX.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1654496067611 "|mips|MUX_32_3:Memsel"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_32_3\[24\] MUX.v(37) " "Inferred latch for \"result_32_3\[24\]\" at MUX.v(37)" {  } { { "MUX.v" "" { Text "D:/Desktop/p1_1.0/p1_1.0/MUX.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1654496067611 "|mips|MUX_32_3:Memsel"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_32_3\[25\] MUX.v(37) " "Inferred latch for \"result_32_3\[25\]\" at MUX.v(37)" {  } { { "MUX.v" "" { Text "D:/Desktop/p1_1.0/p1_1.0/MUX.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1654496067611 "|mips|MUX_32_3:Memsel"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_32_3\[26\] MUX.v(37) " "Inferred latch for \"result_32_3\[26\]\" at MUX.v(37)" {  } { { "MUX.v" "" { Text "D:/Desktop/p1_1.0/p1_1.0/MUX.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1654496067611 "|mips|MUX_32_3:Memsel"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_32_3\[27\] MUX.v(37) " "Inferred latch for \"result_32_3\[27\]\" at MUX.v(37)" {  } { { "MUX.v" "" { Text "D:/Desktop/p1_1.0/p1_1.0/MUX.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1654496067611 "|mips|MUX_32_3:Memsel"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_32_3\[28\] MUX.v(37) " "Inferred latch for \"result_32_3\[28\]\" at MUX.v(37)" {  } { { "MUX.v" "" { Text "D:/Desktop/p1_1.0/p1_1.0/MUX.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1654496067611 "|mips|MUX_32_3:Memsel"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_32_3\[29\] MUX.v(37) " "Inferred latch for \"result_32_3\[29\]\" at MUX.v(37)" {  } { { "MUX.v" "" { Text "D:/Desktop/p1_1.0/p1_1.0/MUX.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1654496067611 "|mips|MUX_32_3:Memsel"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_32_3\[30\] MUX.v(37) " "Inferred latch for \"result_32_3\[30\]\" at MUX.v(37)" {  } { { "MUX.v" "" { Text "D:/Desktop/p1_1.0/p1_1.0/MUX.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1654496067611 "|mips|MUX_32_3:Memsel"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_32_3\[31\] MUX.v(37) " "Inferred latch for \"result_32_3\[31\]\" at MUX.v(37)" {  } { { "MUX.v" "" { Text "D:/Desktop/p1_1.0/p1_1.0/MUX.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1654496067611 "|mips|MUX_32_3:Memsel"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX_5 MUX_5:regctr " "Elaborating entity \"MUX_5\" for hierarchy \"MUX_5:regctr\"" {  } { { "mips.v" "regctr" { Text "D:/Desktop/p1_1.0/p1_1.0/mips.v" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654496067614 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX_32_2 MUX_32_2:sltsel " "Elaborating entity \"MUX_32_2\" for hierarchy \"MUX_32_2:sltsel\"" {  } { { "mips.v" "sltsel" { Text "D:/Desktop/p1_1.0/p1_1.0/mips.v" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654496067618 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Desktop/p1_1.0/p1_1.0/output_files/p1.map.smsg " "Generated suppressed messages file D:/Desktop/p1_1.0/p1_1.0/output_files/p1.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1654496071352 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1654496071559 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654496071559 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk " "No output dependent on input pin \"clk\"" {  } { { "mips.v" "" { Text "D:/Desktop/p1_1.0/p1_1.0/mips.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654496071630 "|mips|clk"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rst " "No output dependent on input pin \"rst\"" {  } { { "mips.v" "" { Text "D:/Desktop/p1_1.0/p1_1.0/mips.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654496071630 "|mips|rst"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1654496071630 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2 " "Implemented 2 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1654496071631 ""} { "Info" "ICUT_CUT_TM_OPINS" "0 " "Implemented 0 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1654496071631 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1654496071631 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 18 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 18 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4626 " "Peak virtual memory: 4626 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1654496071680 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jun 06 14:14:31 2022 " "Processing ended: Mon Jun 06 14:14:31 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1654496071680 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1654496071680 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1654496071680 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1654496071680 ""}
