

================================================================
== Vitis HLS Report for 'Block_entry13_proc'
================================================================
* Date:           Mon Feb 23 22:37:02 2026

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        convSNN_conv1
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu9p-flga2577-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  3.170 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        0|        0|      0 ns|      0 ns|    0|    0|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 0
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.17>
ST_1 : Operation 2 [1/1] (0.00ns)   --->   "%numReps_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %numReps" [/home/coder/Desktop/s2n2/finn-hlslib-lif/convlayer.h:125->/home/coder/Desktop/s2n2/convSNN/conv1_top.cpp:27]   --->   Operation 2 'read' 'numReps_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3 [1/1] (3.17ns)   --->   "%mul_ln125 = mul i32 %numReps_read, i32 100" [/home/coder/Desktop/s2n2/finn-hlslib-lif/convlayer.h:125->/home/coder/Desktop/s2n2/convSNN/conv1_top.cpp:27]   --->   Operation 3 'mul' 'mul_ln125' <Predicate = true> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%ret_ln125 = ret i32 %mul_ln125" [/home/coder/Desktop/s2n2/finn-hlslib-lif/convlayer.h:125->/home/coder/Desktop/s2n2/convSNN/conv1_top.cpp:27]   --->   Operation 4 'ret' 'ret_ln125' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 3.170ns
The critical path consists of the following:
	wire read operation ('numReps_read', /home/coder/Desktop/s2n2/finn-hlslib-lif/convlayer.h:125->/home/coder/Desktop/s2n2/convSNN/conv1_top.cpp:27) on port 'numReps' (/home/coder/Desktop/s2n2/finn-hlslib-lif/convlayer.h:125->/home/coder/Desktop/s2n2/convSNN/conv1_top.cpp:27) [2]  (0.000 ns)
	'mul' operation ('mul_ln125', /home/coder/Desktop/s2n2/finn-hlslib-lif/convlayer.h:125->/home/coder/Desktop/s2n2/convSNN/conv1_top.cpp:27) [3]  (3.170 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
