Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (win64) Build 6140274 Thu May 22 00:12:29 MDT 2025
| Date         : Fri Nov 28 01:53:53 2025
| Host         : AryanHPLaptop running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7s50
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     8 |
|    Minimum number of control sets                        |     8 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    18 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     8 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     1 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     5 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               3 |            3 |
| No           | No                    | Yes                    |              32 |           12 |
| No           | Yes                   | No                     |              63 |           23 |
| Yes          | No                    | No                     |              26 |            9 |
| Yes          | No                    | Yes                    |             154 |           41 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+-------------------------------------+------------------+------------------+----------------+--------------+
|  Clock Signal  |            Enable Signal            | Set/Reset Signal | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------+-------------------------------------+------------------+------------------+----------------+--------------+
|  clk_IBUF_BUFG |                                     |                  |                3 |              3 |         1.00 |
|  clk_IBUF_BUFG | control/FSM_onehot_state[6]_i_1_n_0 | conv_block/SR[0] |                3 |              7 |         2.33 |
|  clk_IBUF_BUFG | conv_block/sum_valid                | conv_block/SR[0] |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG | conv_block/mul_valid                | conv_block/SR[0] |                4 |             16 |         4.00 |
|  clk_IBUF_BUFG | n_rst_IBUF                          |                  |                9 |             26 |         2.89 |
|  clk_IBUF_BUFG | control/Q[1]                        | conv_block/SR[0] |               18 |             59 |         3.28 |
|  clk_IBUF_BUFG | control/E[0]                        | conv_block/SR[0] |               14 |             64 |         4.57 |
|  clk_IBUF_BUFG |                                     | conv_block/SR[0] |               35 |             95 |         2.71 |
+----------------+-------------------------------------+------------------+------------------+----------------+--------------+


