<html><head><title></title></head><body><a name=TopSummary>
#### START OF AREA REPORT #####[<pre>
Part:			XC6SLX45TFGG484-3 (Xilinx)

Click here to go to specific block report:
<a href="rpt_top_tdc_areasrr.htm#top_tdc"><h5 align="center">top_tdc</h5></a><br><a name=top_tdc>
-----------------------------------------------------------------------
########   Utilization report for  Top level view:   top_tdc   ########
=======================================================================

SEQUENTIAL ELEMENTS
*******************

Name          Total elements     Utilization     Notes
------------------------------------------------------
REGISTERS     5527               100 %                
LATCHES       0                  0.0 %                
======================================================
Total SEQUENTIAL ELEMENTS in the block top_tdc:	5527 (42.47 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
*******************

Name                     Total elements     Utilization     Notes
-----------------------------------------------------------------
LUTS                     4509               100 %                
MUXCY                    1278               100 %                
XORCY                    1090               100 %                
MULT18x18/MULT18x18S     1                  100 %                
SRL16                    0                  0.0 %                
=================================================================
Total COMBINATIONAL LOGIC in the block top_tdc:	6878 (52.85 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
***************

Name          Total elements     Utilization     Notes
------------------------------------------------------
SYNC RAMS     12                 100 %                
======================================================
Total MEMORY ELEMENTS in the block top_tdc:	12 (0.09 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>




Name     Total elements     Number of bits     Utilization     Notes
--------------------------------------------------------------------
                                                                    
ROMS     0                  0                  0.0 %                
====================================================================
Total  in the block top_tdc:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

Distributed RAM
***************

Name                Total elements     Number of LUTs     Utilization     Notes
-------------------------------------------------------------------------------
DISTRIBUTED RAM     0                  0                  0.0 %                
===============================================================================
Total Distributed RAM in the block top_tdc:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

IO PADS
*******

Name     Total elements     Utilization     Notes
-------------------------------------------------
PADS     132                100 %                
=================================================
Total IO PADS in the block top_tdc:	132 (1.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
#### START OF Block RAM DETAILED REPORT ####

Total Block RAMs: 12

clks_rsts_mgment.un6_pll_word_being_sent_0_0
----------------------------
----------------------------

circular_buffer_block.memory_block.U0.xst_blk_mem_generator.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[0].ram.r.s6_noinit.ram.TRUE_DP.PRIM18.ram
----------------------------
WRITE_MODE_A			WRITE_FIRST
WRITE_MODE_B			WRITE_FIRST
SRVAL_A					000000000
SRVAL_B					000000000
DOA_REG					0
DOB_REG					1
----------------------------

circular_buffer_block.memory_block.U0.xst_blk_mem_generator.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[1].ram.r.s6_noinit.ram.TRUE_DP.PRIM18.ram
----------------------------
WRITE_MODE_A			WRITE_FIRST
WRITE_MODE_B			WRITE_FIRST
SRVAL_A					000000000
SRVAL_B					000000000
DOA_REG					0
DOB_REG					1
----------------------------

circular_buffer_block.memory_block.U0.xst_blk_mem_generator.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[2].ram.r.s6_noinit.ram.TRUE_DP.PRIM18.ram
----------------------------
WRITE_MODE_A			WRITE_FIRST
WRITE_MODE_B			WRITE_FIRST
SRVAL_A					000000000
SRVAL_B					000000000
DOA_REG					0
DOB_REG					1
----------------------------

circular_buffer_block.memory_block.U0.xst_blk_mem_generator.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[3].ram.r.s6_noinit.ram.TRUE_DP.PRIM18.ram
----------------------------
WRITE_MODE_A			WRITE_FIRST
WRITE_MODE_B			WRITE_FIRST
SRVAL_A					000000000
SRVAL_B					000000000
DOA_REG					0
DOB_REG					1
----------------------------

gnum_interface_block.cmp_p2l_dma_master.cmp_to_wb_fifo.gen_fifo_64bit.cmp_fifo_64x512.BU2.U0.grf.rf.mem.gbm.gbmg.gbmga.ngecc.bmg.blk_mem_generator.valid.cstr.ramloop[0].ram.r.s6_noinit.ram.SDP.SIMPLE_PRIM18.ram
----------------------------
WRITE_MODE_A			WRITE_FIRST
WRITE_MODE_B			WRITE_FIRST
SRVAL_A					000000000
SRVAL_B					000000000
DOA_REG					0
DOB_REG					0
----------------------------

gnum_interface_block.cmp_p2l_dma_master.cmp_to_wb_fifo.gen_fifo_64bit.cmp_fifo_64x512.BU2.U0.grf.rf.mem.gbm.gbmg.gbmga.ngecc.bmg.blk_mem_generator.valid.cstr.ramloop[1].ram.r.s6_noinit.ram.SDP.SIMPLE_PRIM18.ram
----------------------------
WRITE_MODE_A			WRITE_FIRST
WRITE_MODE_B			WRITE_FIRST
SRVAL_A					000000000
SRVAL_B					000000000
DOA_REG					0
DOB_REG					0
----------------------------

gnum_interface_block.cmp_l2p_dma_master.cmp_data_fifo.gen_fifo_32bit.cmp_fifo_32x512.BU2.U0.grf.rf.mem.gbm.gbmg.gbmga.ngecc.bmg.blk_mem_generator.valid.cstr.ramloop[0].ram.r.s6_noinit.ram.SDP.SIMPLE_PRIM18.ram
----------------------------
WRITE_MODE_A			WRITE_FIRST
WRITE_MODE_B			WRITE_FIRST
SRVAL_A					000000000
SRVAL_B					000000000
DOA_REG					0
DOB_REG					0
----------------------------

gnum_interface_block.cmp_l2p_dma_master.cmp_addr_fifo.gen_fifo_32bit.cmp_fifo_32x512.BU2.U0.grf.rf.mem.gbm.gbmg.gbmga.ngecc.bmg.blk_mem_generator.valid.cstr.ramloop[0].ram.r.s6_noinit.ram.SDP.SIMPLE_PRIM18.ram
----------------------------
WRITE_MODE_A			WRITE_FIRST
WRITE_MODE_B			WRITE_FIRST
SRVAL_A					000000000
SRVAL_B					000000000
DOA_REG					0
DOB_REG					0
----------------------------

gnum_interface_block.cmp_wbmaster32.cmp_from_wb_fifo.gen_fifo_32bit.cmp_fifo_32x512.BU2.U0.grf.rf.mem.gbm.gbmg.gbmga.ngecc.bmg.blk_mem_generator.valid.cstr.ramloop[0].ram.r.s6_noinit.ram.SDP.SIMPLE_PRIM18.ram
----------------------------
WRITE_MODE_A			WRITE_FIRST
WRITE_MODE_B			WRITE_FIRST
SRVAL_A					000000000
SRVAL_B					000000000
DOA_REG					0
DOB_REG					0
----------------------------

gnum_interface_block.cmp_wbmaster32.cmp_fifo_to_wb.gen_fifo_64bit.cmp_fifo_64x512.BU2.U0.grf.rf.mem.gbm.gbmg.gbmga.ngecc.bmg.blk_mem_generator.valid.cstr.ramloop[0].ram.r.s6_noinit.ram.SDP.SIMPLE_PRIM18.ram
----------------------------
WRITE_MODE_A			WRITE_FIRST
WRITE_MODE_B			WRITE_FIRST
SRVAL_A					000000000
SRVAL_B					000000000
DOA_REG					0
DOB_REG					0
----------------------------

gnum_interface_block.cmp_wbmaster32.cmp_fifo_to_wb.gen_fifo_64bit.cmp_fifo_64x512.BU2.U0.grf.rf.mem.gbm.gbmg.gbmga.ngecc.bmg.blk_mem_generator.valid.cstr.ramloop[1].ram.r.s6_noinit.ram.SDP.SIMPLE_PRIM18.ram
----------------------------
WRITE_MODE_A			WRITE_FIRST
WRITE_MODE_B			WRITE_FIRST
SRVAL_A					000000000
SRVAL_B					000000000
DOA_REG					0
DOB_REG					0
----------------------------

#### END OF  Block RAM DETAILED REPORT ####


##### END OF AREA REPORT #####]
</a></body></html>
