Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 2a01f4eb0d664ffbb8a1711ae292e9c6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot banda_de_asambl_sim_behav xil_defaultlib.banda_de_asambl_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.registru3
Compiling module xil_defaultlib.registru2
Compiling module xil_defaultlib.registru1
Compiling module xil_defaultlib.banda_de_asamblare
Compiling module xil_defaultlib.banda_de_asambl_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot banda_de_asambl_sim_behav
