package instructions

import chisel3._
import chisel3.util._
object RV32I {
  //add and sub
  val ADDI    = BitPat("b?????????????????000?????0010011")
  val SUB     = BitPat("b0100000??????????000?????0110011")
  val ADD     = BitPat("b0000000??????????000?????0110011")
  //logic
  val XOR     = BitPat("b0000000??????????100?????0110011")
  val XORI    = BitPat("b?????????????????100?????0010011")
  val ORI     = BitPat("b?????????????????110?????0010011")
  val ANDI    = BitPat("b?????????????????111?????0010011")
  val AND     = BitPat("b0000000??????????111?????0110011")
  val OR      = BitPat("b0000000??????????110?????0110011")

  //load immediate
  val AUIPC   = BitPat("b?????????????????????????0010111")
  val LUI     = BitPat("b?????????????????????????0110111")
  //jump
  val JAL     = BitPat("b?????????????????????????1101111")
  val JALR    = BitPat("b?????????????????000?????1100111")
  //load and store
  val LW      = BitPat("b?????????????????010?????0000011")
  val SW      = BitPat("b?????????????????010?????0100011")
  val LBU     = BitPat("b?????????????????100?????0000011")
  val SH      = BitPat("b?????????????????001?????0100011")
  val SB      = BitPat("b?????????????????000?????0100011")
  //set less than
  val SLTIU   = BitPat("b?????????????????011?????0010011")
  val SLTU    = BitPat("b0000000??????????011?????0110011")
  //branch
  val BEQ     = BitPat("b?????????????????000?????1100011")
  val BNE     = BitPat("b?????????????????001?????1100011")
  //shift
  val SRAI    = BitPat("b0100000??????????101?????0010011")
  val SLL     = BitPat("b0000000??????????001?????0110011")

}
