verilog work "full_adder.v"
verilog work "seven_bit_adder.v"
