{"vcs1":{"timestamp_begin":1680801045.677499890, "rt":0.96, "ut":0.23, "st":0.13}}
{"vcselab":{"timestamp_begin":1680801046.666829156, "rt":0.94, "ut":0.19, "st":0.08}}
{"link":{"timestamp_begin":1680801047.630121495, "rt":0.50, "ut":0.06, "st":0.09}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1680801045.396081088}
{"VCS_COMP_START_TIME": 1680801045.396081088}
{"VCS_COMP_END_TIME": 1680801048.729575962}
{"VCS_USER_OPTIONS": "-q -nc -sverilog -sverilog -R -top tb_top -debug_access+all huff_enc.sv huff_enc_tb.sv"}
{"vcs1": {"peak_mem": 338312}}
{"stitch_vcselab": {"peak_mem": 238856}}
