// Seed: 2076923916
module module_0 (
    output tri1 id_0,
    output wand id_1,
    input supply0 id_2,
    input tri id_3
);
  logic [1 : 1] id_5;
  ;
endmodule
module module_1 #(
    parameter id_1 = 32'd88,
    parameter id_2 = 32'd76
) (
    output tri0 id_0,
    output tri  _id_1,
    input  tri  _id_2,
    input  wor  id_3
);
  supply0 id_5;
  ;
  xnor primCall (id_0, id_3, id_5);
  logic [id_2 : id_1  *  id_2  &  1  >=  id_1] id_6;
  wire id_7;
  assign id_5 = -1;
  module_0 modCall_1 (
      id_0,
      id_0,
      id_3,
      id_3
  );
  assign modCall_1.id_1 = 0;
endmodule
