<html><head><link type='text/css' href='style.css' rel='stylesheet'></head><body class='pgBgnd'>
<h3 align='center'>Equations</h3>
<table width='90%' align='center' border='1' cellpadding='0' cellspacing='0'>
<tr><td>
</td></tr><tr><td>
********** Mapped Logic **********
</td></tr><tr><td>
FDCPE_busy: FDCPE port map (busy,busy_D,clk,NOT rst_n,'0');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;busy_D <= ((NOT ld AND NOT busy.PIN)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT ld AND NOT rem(1).PIN AND NOT rem(2).PIN AND NOT rem(3).PIN));
</td></tr><tr><td>
FDCPE_num0: FDCPE port map (num(0),num_D(0),clk,NOT rst_n,'0');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;num_D(0) <= ((ld AND NOT dn(0))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT ld AND NOT num(0).PIN)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT ld AND busy.PIN AND NOT rem(1).PIN AND NOT rem(2).PIN AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT rem(3).PIN));
</td></tr><tr><td>
FDCPE_num1: FDCPE port map (num(1),num_D(1),clk,NOT rst_n,'0');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;num_D(1) <= ((ld AND NOT dn(1))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT ld AND NOT num(1).PIN)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT ld AND busy.PIN AND NOT rem(1).PIN AND NOT rem(2).PIN AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT rem(3).PIN));
</td></tr><tr><td>
FDCPE_num2: FDCPE port map (num(2),num_D(2),clk,NOT rst_n,'0');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;num_D(2) <= ((ld AND NOT dn(2))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT ld AND NOT num(2).PIN)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT ld AND busy.PIN AND NOT rem(1).PIN AND NOT rem(2).PIN AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT rem(3).PIN));
</td></tr><tr><td>
FDCPE_num3: FDCPE port map (num(3),num_D(3),clk,NOT rst_n,'0');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;num_D(3) <= ((ld AND NOT dn(3))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT ld AND NOT num(3).PIN)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT ld AND busy.PIN AND NOT rem(1).PIN AND NOT rem(2).PIN AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT rem(3).PIN));
</td></tr><tr><td>
FDCPE_rem0: FDCPE port map (rem(0),rem_D(0),clk,NOT rst_n,'0');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;rem_D(0) <= ((ld AND NOT dt(0))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT ld AND busy.PIN AND rem(0).PIN)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT ld AND NOT busy.PIN AND NOT rem(0).PIN)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT ld AND busy.PIN AND NOT rem(1).PIN AND NOT rem(2).PIN AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT rem(3).PIN));
</td></tr><tr><td>
FDCPE_rem1: FDCPE port map (rem(1),rem_D(1),clk,NOT rst_n,'0');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;rem_D(1) <= ((ld AND dt(1))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT ld AND NOT busy.PIN AND rem(1).PIN)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT ld AND rem(0).PIN AND rem(1).PIN)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT ld AND busy.PIN AND NOT rem(0).PIN AND NOT rem(1).PIN AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	rem(2).PIN)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT ld AND busy.PIN AND NOT rem(0).PIN AND NOT rem(1).PIN AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	rem(3).PIN));
</td></tr><tr><td>
FTCPE_rem2: FTCPE port map (rem(2),rem_T(2),clk,NOT rst_n,'0');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;rem_T(2) <= ((ld AND dt(2) AND NOT rem(2).PIN)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (ld AND NOT dt(2) AND rem(2).PIN)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT ld AND busy.PIN AND NOT rem(0).PIN AND NOT rem(1).PIN AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	rem(2).PIN)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT ld AND busy.PIN AND NOT rem(0).PIN AND NOT rem(1).PIN AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	rem(3).PIN));
</td></tr><tr><td>
FDCPE_rem3: FDCPE port map (rem(3),rem_D(3),clk,NOT rst_n,'0');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;rem_D(3) <= ((ld AND NOT dt(3))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT ld AND NOT rem(3).PIN)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT ld AND busy.PIN AND NOT rem(0).PIN AND NOT rem(1).PIN AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT rem(2).PIN));
</td></tr><tr><td>
Register Legend:
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; FDCPE (Q,D,C,CLR,PRE); 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; FTCPE (Q,D,C,CLR,PRE); 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; LDCP  (Q,D,G,CLR,PRE); 
</td></tr><tr><td>
</td></tr>
</table>
<form><span class="pgRef"><table width="90%" align="center"><tr>
<td align="left"><input type="button" onclick="javascript:parent.leftnav.showTop()" onmouseover="window.status='goto top of page'; return true;" onmouseout="window.status=''" value="back to top"></td>
<td align="right"><input type="button" onclick="window.print()" onmouseover="window.status='print page'; return true;" onmouseout="window.status=''" value="print page"></td>
</tr></table></span></form>
</body></html>
