{
	"timing__drv__floating__nets": 0,
	"timing__drv__floating__pins": 0,
	"design__instance__displacement__total": 1097.47,
	"design__instance__displacement__mean": 4.611,
	"design__instance__displacement__max": 37.8,
	"route__wirelength__estimated": 5140.75,
	"design__violations": 0,
	"design__io": 39,
	"design__die__area": 6779.83,
	"design__core__area": 3744.92,
	"design__instance__count": 238,
	"design__instance__area": 2703.46,
	"design__instance__count__stdcell": 238,
	"design__instance__area__stdcell": 2703.46,
	"design__instance__count__macros": 0,
	"design__instance__area__macros": 0,
	"design__instance__count__padcells": 0,
	"design__instance__area__padcells": 0,
	"design__instance__count__cover": 0,
	"design__instance__area__cover": 0,
	"design__instance__utilization": 0.721899,
	"design__instance__utilization__stdcell": 0.721899,
	"design__rows": 16,
	"design__rows:CoreSite": 16,
	"design__sites": 2064,
	"design__sites:CoreSite": 2064,
	"design__instance__count__class:timing_repair_buffer": 61,
	"design__instance__area__class:timing_repair_buffer": 745.718,
	"design__instance__count__class:inverter": 15,
	"design__instance__area__class:inverter": 85.2768,
	"design__instance__count__class:sequential_cell": 9,
	"design__instance__area__class:sequential_cell": 446.342,
	"design__instance__count__class:multi_input_combinational_cell": 153,
	"design__instance__area__class:multi_input_combinational_cell": 1426.12,
	"design__instance__count": 238,
	"design__instance__area": 2703.46,
	"flow__warnings__count": 0,
	"flow__errors__count": 0
}