read -sv run_verilog_mid/adder_32b_9_65_c8e6b0e63aca8a3cb4d48c81213199a2.v
hierarchy -top main
flatten
proc; techmap; opt;
abc -fast -liberty NangateOpenCellLibrary_typical.lib
write_verilog run_yosys_mid/adder_32b_9_65_c8e6b0e63aca8a3cb4d48c81213199a2_yosys.v
