
Cadence Innovus(TM) Implementation System.
Copyright 2015 Cadence Design Systems, Inc. All rights reserved worldwide.

Version:	v15.23-s045_1, built Fri Apr 22 12:32:52 PDT 2016
Options:	
Date:		Sat Mar  1 23:53:58 2025
Host:		ieng6-ece-14.ucsd.edu (x86_64 w/Linux 3.10.0-1160.119.1.el7.x86_64) (4cores*8cpus*Intel(R) Xeon(R) Gold 5220 CPU @ 2.20GHz 25344KB)
OS:		CentOS Linux release 7.9.2009 (Core)

License:
		invs	Innovus Implementation System	15.2	checkout succeeded
		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
**ERROR: (IMPOAX-142):	Could not open shared library libinnovusoax22.so : /acsnfs3/software/cadence-innovus152/tools/lib/64bit/libcdsSkillPcell.so: undefined symbol: _ZTIN12OpenAccess_413oaFSComponentE

**ERROR: (IMPOAX-142):	Could not open shared library libcdsSkillPcell.so : (null)

**ERROR: (IMPOAX-142):	OA features will be disabled in this session.


**INFO:  MMMC transition support version v31-84 

<CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
<CMD> suppressMessage ENCEXT-2799
<CMD> getDrawView
<CMD> loadWorkspace -name Physical
<CMD> win
<CMD> restoreDesign /home/linux/ieng6/ee260bwi25/ttalapaneni/ece260_project_Part1_PnR/placement.enc.dat fullchip
exclude_path_collection 0
Set Default Input Pin Transition as 0.1 ps.
**WARN: (GLOBAL-100):	Global 'timing_enable_default_delay_arc' has become obsolete. It will be removed in the next release.
**ERROR: (IMPOAX-820):	The OA features are disabled in the current session of Innovus because the oax shared library could not be loaded properly. This could be because your installation was not properly configured. To enable OA features, exit the current session and re-launch Innovus either after fixing your installation by running the Configure Installation phase, or after setting the OA_HOME variable to point to a proper OA installation. Check the "OpenAccess Installation and Configuration Guide" manual for more information.

**ERROR: (IMPOAX-850):	oaxCreateCdsLibArray command cannot be run as OA features are disabled in this session.
Cmin Cmax

Loading LEF file /home/linux/ieng6/ee260bwi25/ttalapaneni/ece260_project_Part1_PnR/placement.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef ...
WARNING (LEFPARS-2007): NAMESCASESENSITIVE statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/ttalapaneni/ece260_project_Part1_PnR/placement.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 28.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/ttalapaneni/ece260_project_Part1_PnR/placement.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 867.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/ttalapaneni/ece260_project_Part1_PnR/placement.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 877.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/ttalapaneni/ece260_project_Part1_PnR/placement.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1014.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/ttalapaneni/ece260_project_Part1_PnR/placement.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1024.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/ttalapaneni/ece260_project_Part1_PnR/placement.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1161.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/ttalapaneni/ece260_project_Part1_PnR/placement.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1171.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/ttalapaneni/ece260_project_Part1_PnR/placement.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1308.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/ttalapaneni/ece260_project_Part1_PnR/placement.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1318.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/ttalapaneni/ece260_project_Part1_PnR/placement.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1372.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/ttalapaneni/ece260_project_Part1_PnR/placement.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1383.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/ttalapaneni/ece260_project_Part1_PnR/placement.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1604.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/ttalapaneni/ece260_project_Part1_PnR/placement.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1614.
WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/ttalapaneni/ece260_project_Part1_PnR/placement.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1769.
WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/ttalapaneni/ece260_project_Part1_PnR/placement.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1771.
WARNING (LEFPARS-2021): turn-via is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/ttalapaneni/ece260_project_Part1_PnR/placement.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1772.
WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/ttalapaneni/ece260_project_Part1_PnR/placement.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1776.
WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/ttalapaneni/ece260_project_Part1_PnR/placement.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1778.
WARNING (LEFPARS-2021): turn-via is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/ttalapaneni/ece260_project_Part1_PnR/placement.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1779.
WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/ttalapaneni/ece260_project_Part1_PnR/placement.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1783.
Set DBUPerIGU to M2 pitch 400.
**WARN: (IMPLF-200):	Pin 'I' in macro 'ANTENNA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.

viaInitial starts at Sat Mar  1 23:54:17 2025
viaInitial ends at Sat Mar  1 23:54:17 2025
Loading view definition file from /home/linux/ieng6/ee260bwi25/ttalapaneni/ece260_project_Part1_PnR/placement.enc.dat/viewDefinition.tcl
Reading WC_LIB timing library '/home/linux/ieng6/ee260bwi25/public/PDKdata/lib/tcbn65gpluswc.lib' ...
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN2D0' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN2D1' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN2D2' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN2D4' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN2D8' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN2XD1' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN3D0' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN3D1' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN3D2' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN3D4' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN3D8' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN3XD1' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN4D0' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN4D1' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN4D2' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN4D4' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN4D8' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN4XD1' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AO211D0' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AO211D1' is not defined in the library.
Message <TECHLIB-436> has exceeded the message display limit of '20'. setMessageLimit/set_message_limit sets the limit. unsetMessageLimit/unset_message_limit can be used to reset this.
Read 811 cells in library 'tcbn65gpluswc' 
Reading BC_LIB timing library '/home/linux/ieng6/ee260bwi25/public/PDKdata/lib/tcbn65gplusbc.lib' ...
Read 811 cells in library 'tcbn65gplusbc' 
*** End library_loading (cpu=0.00min, mem=0.0M, fe_cpu=0.20min, fe_real=0.35min, fe_mem=469.2M) ***
*** Begin netlist parsing (mem=469.2M) ***
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR4D4' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR4D4' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR4D2' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR4D2' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR4D1' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR4D1' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR4D0' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR4D0' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3D4' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3D4' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3D2' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3D2' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3D1' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3D1' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3D0' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3D0' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2D4' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2D4' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2D2' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2D2' is defined in LEF but not in the timing library.
**WARN: (EMS-27):	Message (IMPVL-159) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
Created 811 new cells from 2 timing libraries.
Reading netlist ...
Backslashed names will retain backslash and a trailing blank character.
Reading verilog netlist '/home/linux/ieng6/ee260bwi25/ttalapaneni/ece260_project_Part1_PnR/placement.enc.dat/fullchip.v.gz'

*** Memory Usage v#1 (Current mem = 481.199M, initial mem = 149.258M) ***
*** End netlist parsing (cpu=0:00:00.3, real=0:00:01.0, mem=481.2M) ***
Set top cell to fullchip.
Hooked 1622 DB cells to tlib cells.
Starting recursive module instantiation check.
No recursion found.
Building hierarchical netlist for Cell fullchip ...
*** Netlist is unique.
** info: there are 1752 modules.
** info: there are 30653 stdCell insts.

*** Memory Usage v#1 (Current mem = 551.781M, initial mem = 149.258M) ***
*info: set bottom ioPad orient R0
**WARN: (IMPFP-3961):	The techSite 'dcore' has no related cells in LEF/OA library. Cannot make calculations for this site type unless cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'ccore' has no related cells in LEF/OA library. Cannot make calculations for this site type unless cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 
Set Default Input Pin Transition as 0.1 ps.
Loading preference file /home/linux/ieng6/ee260bwi25/ttalapaneni/ece260_project_Part1_PnR/placement.enc.dat/gui.pref.tcl ...
Applying the recommended capacitance filtering threshold values for 65nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.1.
	These values will be used by all post-route extraction engines, including tQuantus, IQRC and Quantus QRC extraction.
	Capacitance filtering mode(-capFilterMode option of the setExtractRCMode) is 'relAndCoup' for all engines.
	The accuracy mode for postRoute effortLevel low extraction will be set to 'high'.
	Default value for EffortLevel(-effortLevel option of the setExtractRCMode) in postRoute extraction mode will be 'medium' if Quantus QRC technology file is specified else 'low'.
Updating process node dependent CCOpt properties for the 65nm process node.
Stripe will break at block ring.
Initializing multi-corner RC extraction with 2 active RC Corners ...
Reading Capacitance Table File /home/linux/ieng6/ee260bwi25/ttalapaneni/ece260_project_Part1_PnR/placement.enc.dat/libs/mmmc/cln65g+_1p08m+alrdl_top2_cworst.captable ...
**WARN: (IMPEXT-2760):	Layer M9 specified in the cap table is ignored because it is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
**WARN: (IMPEXT-2771):	Via VIA_8 specified in the cap table is ignored because its top layer, M9, is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
**WARN: (IMPEXT-2801):	Resistance values are not provided in the Cap Table. Sheet resistance defined in the LEF file will be used.
**WARN: (IMPEXT-2710):	Basic Cap table for layer M9 is ignored because the layer is not specified in the technology LEF file.
Reading Capacitance Table File /home/linux/ieng6/ee260bwi25/ttalapaneni/ece260_project_Part1_PnR/placement.enc.dat/libs/mmmc/cln65g+_1p08m+alrdl_top2_cbest.captable ...
**WARN: (IMPEXT-2760):	Layer M9 specified in the cap table is ignored because it is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
**WARN: (IMPEXT-2771):	Via VIA_8 specified in the cap table is ignored because its top layer, M9, is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
**WARN: (IMPEXT-2801):	Resistance values are not provided in the Cap Table. Sheet resistance defined in the LEF file will be used.
**WARN: (IMPEXT-2710):	Basic Cap table for layer M9 is ignored because the layer is not specified in the technology LEF file.
Importing multi-corner RC tables ... 
Summary of Active RC-Corners : 
 
 Analysis View: WC_VIEW
    RC-Corner Name        : Cmax
    RC-Corner Index       : 0
    RC-Corner Temperature : 125 Celsius
    RC-Corner Cap Table   : '/home/linux/ieng6/ee260bwi25/ttalapaneni/ece260_project_Part1_PnR/placement.enc.dat/libs/mmmc/cln65g+_1p08m+alrdl_top2_cworst.captable'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
 
 Analysis View: BC_VIEW
    RC-Corner Name        : Cmin
    RC-Corner Index       : 1
    RC-Corner Temperature : -40 Celsius
    RC-Corner Cap Table   : '/home/linux/ieng6/ee260bwi25/ttalapaneni/ece260_project_Part1_PnR/placement.enc.dat/libs/mmmc/cln65g+_1p08m+alrdl_top2_cbest.captable'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
*Info: initialize multi-corner CTS.
Reading timing constraints file '/home/linux/ieng6/ee260bwi25/ttalapaneni/ece260_project_Part1_PnR/placement.enc.dat/mmmc/modes/CON/CON.sdc' ...
Current (total cpu=0:00:13.4, real=0:00:22.0, peak res=324.6M, current mem=688.8M)
fullchip
INFO (CTE): Constraints read successfully.
Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:01.0, peak res=341.2M, current mem=707.0M)
Current (total cpu=0:00:13.5, real=0:00:23.0, peak res=341.2M, current mem=707.0M)
Total number of combinational cells: 492
Total number of sequential cells: 303
Total number of tristate cells: 11
Total number of level shifter cells: 0
Total number of power gating cells: 0
Total number of isolation cells: 0
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
List of usable buffers: BUFFD1 BUFFD0 BUFFD2 BUFFD3 BUFFD4 BUFFD6 BUFFD8 BUFFD12 BUFFD16 CKBD1 CKBD0 CKBD2 CKBD3 CKBD4 CKBD6 CKBD8 CKBD12 CKBD16
Total number of usable buffers: 18
List of unusable buffers: BUFFD20 BUFFD24 CKBD20 CKBD24 GBUFFD1 GBUFFD3 GBUFFD2 GBUFFD4 GBUFFD8
Total number of unusable buffers: 9
List of usable inverters: CKND1 CKND0 CKND2 CKND3 CKND4 CKND6 CKND8 CKND12 CKND16 INVD1 INVD0 INVD2 INVD3 INVD4 INVD6 INVD8 INVD12 INVD16
Total number of usable inverters: 18
List of unusable inverters: CKND20 CKND24 GINVD2 GINVD1 GINVD4 GINVD3 GINVD8 INVD20 INVD24
Total number of unusable inverters: 9
List of identified usable delay cells:
Total number of identified usable delay cells: 0
List of identified unusable delay cells: DEL0 DEL005 DEL01 DEL015 DEL02 DEL1 DEL2 DEL3 DEL4
Total number of identified unusable delay cells: 9
All delay cells are dont_use. Buffers will be used to fix hold violations.
**WARN: (IMPOPT-3058):	Cell tcbn65gplusbc/AN2D1 already has a dont_use attribute false.
Type 'man IMPOPT-3058' for more detail.
**WARN: (IMPOPT-3058):	Cell tcbn65gpluswc/AN2D1 already has a dont_use attribute false.
Type 'man IMPOPT-3058' for more detail.
**WARN: (IMPOPT-3058):	Cell tcbn65gplusbc/AN2D2 already has a dont_use attribute false.
Type 'man IMPOPT-3058' for more detail.
**WARN: (IMPOPT-3058):	Cell tcbn65gpluswc/AN2D2 already has a dont_use attribute false.
Type 'man IMPOPT-3058' for more detail.
**WARN: (IMPOPT-3058):	Cell tcbn65gplusbc/AN2D4 already has a dont_use attribute false.
Type 'man IMPOPT-3058' for more detail.
**WARN: (IMPOPT-3058):	Cell tcbn65gpluswc/AN2D4 already has a dont_use attribute false.
Type 'man IMPOPT-3058' for more detail.
**WARN: (IMPOPT-3058):	Cell tcbn65gplusbc/AN2D8 already has a dont_use attribute false.
Type 'man IMPOPT-3058' for more detail.
**WARN: (IMPOPT-3058):	Cell tcbn65gpluswc/AN2D8 already has a dont_use attribute false.
Type 'man IMPOPT-3058' for more detail.
**WARN: (IMPOPT-3058):	Cell tcbn65gplusbc/AN2XD1 already has a dont_use attribute false.
Type 'man IMPOPT-3058' for more detail.
**WARN: (IMPOPT-3058):	Cell tcbn65gpluswc/AN2XD1 already has a dont_use attribute false.
Type 'man IMPOPT-3058' for more detail.
**WARN: (IMPOPT-3058):	Cell tcbn65gplusbc/AN3D2 already has a dont_use attribute false.
Type 'man IMPOPT-3058' for more detail.
**WARN: (IMPOPT-3058):	Cell tcbn65gpluswc/AN3D2 already has a dont_use attribute false.
Type 'man IMPOPT-3058' for more detail.
**WARN: (IMPOPT-3058):	Cell tcbn65gplusbc/AN3D4 already has a dont_use attribute false.
Type 'man IMPOPT-3058' for more detail.
**WARN: (IMPOPT-3058):	Cell tcbn65gpluswc/AN3D4 already has a dont_use attribute false.
Type 'man IMPOPT-3058' for more detail.
**WARN: (IMPOPT-3058):	Cell tcbn65gplusbc/AN3D8 already has a dont_use attribute false.
Type 'man IMPOPT-3058' for more detail.
**WARN: (IMPOPT-3058):	Cell tcbn65gpluswc/AN3D8 already has a dont_use attribute false.
Type 'man IMPOPT-3058' for more detail.
**WARN: (IMPOPT-3058):	Cell tcbn65gplusbc/AN3XD1 already has a dont_use attribute false.
Type 'man IMPOPT-3058' for more detail.
**WARN: (IMPOPT-3058):	Cell tcbn65gpluswc/AN3XD1 already has a dont_use attribute false.
Type 'man IMPOPT-3058' for more detail.
**WARN: (IMPOPT-3058):	Cell tcbn65gplusbc/AN4D2 already has a dont_use attribute false.
Type 'man IMPOPT-3058' for more detail.
**WARN: (IMPOPT-3058):	Cell tcbn65gpluswc/AN4D2 already has a dont_use attribute false.
Type 'man IMPOPT-3058' for more detail.
**WARN: (EMS-27):	Message (IMPOPT-3058) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
Reading floorplan file - /home/linux/ieng6/ee260bwi25/ttalapaneni/ece260_project_Part1_PnR/placement.enc.dat/fullchip.fp.gz (mem = 716.0M).
*info: reset 32774 existing net BottomPreferredLayer and AvoidDetour
Deleting old partition specification.
Set FPlanBox to (0 0 960800 954400)
 ... processed partition successfully.
Extracting standard cell pins and blockage ...... 
Pin and blockage extraction finished
*** End loading floorplan (cpu = 0:00:00.1, mem = 716.0M) ***
*** Checked 2 GNC rules.
*** applyConnectGlobalNets disabled.
Reading placement file - /home/linux/ieng6/ee260bwi25/ttalapaneni/ece260_project_Part1_PnR/placement.enc.dat/fullchip.place.gz.
** Reading stdCellPlacement "/home/linux/ieng6/ee260bwi25/ttalapaneni/ece260_project_Part1_PnR/placement.enc.dat/fullchip.place.gz" ...
*** Checked 2 GNC rules.
*** applyConnectGlobalNets disabled.
*** Completed restorePlace (cpu=0:00:00.3 real=0:00:00.0 mem=729.9M) ***
Total net length = 5.167e+05 (2.309e+05 2.858e+05) (ext = 2.824e+04)
*** Checked 2 GNC rules.
*** Applying global-net connections...
*** Applied 2 GNC rules (cpu = 0:00:00.0)
Reading routing file - /home/linux/ieng6/ee260bwi25/ttalapaneni/ece260_project_Part1_PnR/placement.enc.dat/fullchip.route.gz.
Reading Innovus routing data (Created by Innovus v15.23-s045_1 on Sat Mar  1 22:18:02 2025 Format: 15.2) ...
Suppress "**WARN ..." messages.
Un-suppress "**WARN ..." messages.
*** Total 32652 nets are successfully restored.
*** Completed restoreRoute (cpu=0:00:00.4 real=0:00:01.0 mem=761.7M) ***
Reading DEF file '/home/linux/ieng6/ee260bwi25/ttalapaneni/ece260_project_Part1_PnR/placement.enc.dat/fullchip.def.gz', current time is Sat Mar  1 23:54:22 2025 ...
--- DIVIDERCHAR '/'
--- UnitsPerDBU = 1.0000
Extracting macro/IO cell pins and blockage ...... 
Pin and blockage extraction finished
DEF file '/home/linux/ieng6/ee260bwi25/ttalapaneni/ece260_project_Part1_PnR/placement.enc.dat/fullchip.def.gz' is parsed, current time is Sat Mar  1 23:54:22 2025.
Set Default Input Pin Transition as 0.1 ps.
**WARN: (GLOBAL-100):	Global 'timing_enable_default_delay_arc' has become obsolete. It will be removed in the next release.
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Loading rc congestion map /home/linux/ieng6/ee260bwi25/ttalapaneni/ece260_project_Part1_PnR/placement.enc.dat/fullchip.congmap.gz ...
'set_default_switching_activity' finished successfully.

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPLF-200            1  Pin '%s' in macro '%s' has no ANTENNAGAT...
WARNING   IMPFP-3961           2  The techSite '%s' has no related cells i...
WARNING   IMPEXT-2710          2  Basic Cap table for layer M%d is ignored...
WARNING   IMPEXT-2760          2  Layer M%d specified in the cap table is ...
WARNING   IMPEXT-2771          2  Via %s specified in the cap table is ign...
WARNING   IMPEXT-2801          2  Resistance values are not provided in th...
WARNING   IMPVL-159         1622  Pin '%s' of cell '%s' is defined in LEF ...
WARNING   IMPOPT-3058        598  Cell %s/%s already has a dont_use attrib...
ERROR     IMPOAX-820           1  The OA features are disabled in the curr...
ERROR     IMPOAX-850           1  %s command cannot be run as OA features ...
*** Message Summary: 2231 warning(s), 2 error(s)

<CMD> set_ccopt_property -update_io_latency false
<CMD> create_ccopt_clock_tree_spec -file ./constraints/fullchip.ccopt
Creating clock tree spec for modes (timing configs): CON
extract_clock_generator_skew_groups=true: create_ccopt_clock_tree_spec will generate skew groups with a name prefix of "_clock_gen" to balance clock generator connected flops with the clock generator they drive.
Analyzing clock structure... 
Analyzing clock structure done.
Wrote: ./constraints/fullchip.ccopt
<CMD> ccopt_design
(ccopt_design): CTS Engine: auto. Used Spec: CCOPT spec from create_ccopt_clock_tree_spec.
(ccopt_design): create_ccopt_clock_tree_spec
Creating clock tree spec for modes (timing configs): CON
extract_clock_generator_skew_groups=true: create_ccopt_clock_tree_spec will generate skew groups with a name prefix of "_clock_gen" to balance clock generator connected flops with the clock generator they drive.
Analyzing clock structure... 
Analyzing clock structure done.
Extracting original clock gating for clk... 
  clock_tree clk contains 5024 sinks and 0 clock gates.
  Extraction for clk complete.
Extracting original clock gating for clk done.
Checking clock tree convergence... 
Checking clock tree convergence done.
Preferred extra space for top nets is 0
Preferred extra space for trunk nets is 1
Preferred extra space for leaf nets is 1
Placement constraints of type 'region' or 'fence' will not be downgraded to 'guide' because the property change_fences_to_guides has been set to false.
Set place::cacheFPlanSiteMark to 1
Using CCOpt effort low.
Estimated cell power/ground rail width = 0.365 um
Begin checking placement ... (start mem=956.4M, init mem=956.6M)
*info: Placed = 63458         
*info: Unplaced = 0           
Placement Density:98.65%(207650/210495)
Finished checkPlace (cpu: total=0:00:00.4, vio checks=0:00:00.1; mem=960.6M)
Validating CTS configuration... 
  Non-default CCOpt properties:
  preferred_extra_space is set for at least one key
  route_type is set for at least one key
  update_io_latency: 0 (default: true)
setPlaceMode -congEffort medium -modulePlan false -reorderScan false -timingDriven true
  Route type trimming info:
    No route type modifications were made.
  Clock tree balancer configuration for clock_tree clk:
  Non-default CCOpt properties for clock tree clk:
    route_type (leaf): default_route_type_leaf (default: default)
    route_type (trunk): default_route_type_nonleaf (default: default)
    route_type (top): default_route_type_nonleaf (default: default)
  For power_domain auto-default and effective power_domain auto-default:
    Buffers:     CKBD16 CKBD12 CKBD8 CKBD6 CKBD4 CKBD3 CKBD2 CKBD1 CKBD0 
    Inverters:   CKND12 CKND8 CKND6 CKND4 CKND3 CKND2 CKND1 CKND0 
    Clock gates: CKLNQD16 CKLNQD12 CKLNQD8 CKLNQD6 CKLNQD4 CKLNQD3 CKLNQD2 CKLNQD1 
    Unblocked area available for placement of any clock cells in power_domain auto-default: 229246.880um^2
  Top Routing info:
    Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
    Unshielded; Mask Constraint: 0.
  Trunk Routing info:
    Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
    Unshielded; Preferred extra space: 1; Mask Constraint: 0.
  Leaf Routing info:
    Route-type name: default_route_type_leaf; Top/bottom preferred layer name: M4/M3; 
    Unshielded; Preferred extra space: 1; Mask Constraint: 0.
  Rebuilding timing graph... 
  Rebuilding timing graph done.
  For timing_corner WC:setup, late:
    Slew time target (leaf):    0.105ns
    Slew time target (trunk):   0.105ns
    Slew time target (top):     0.105ns
    Buffer unit delay for power_domain auto-default and effective power_domain auto-default:   0.057ns
    Buffer max distance for power_domain auto-default and effective power_domain auto-default: 562.449um
  Fastest wire driving cells and distances for power_domain auto-default and effective power_domain auto-default:
    Buffer    : {lib_cell:CKBD16, fastest_considered_half_corner=WC:setup.late, maxDistance=562.449um, maxSlew=0.088ns, speed=5392.608um per ns, cellArea=17.922um^2 per 1000um}
    Inverter  : {lib_cell:CKND12, fastest_considered_half_corner=WC:setup.late, maxDistance=460.235um, maxSlew=0.087ns, speed=6202.628um per ns, cellArea=13.298um^2 per 1000um}
    Clock gate: {lib_cell:CKLNQD16, fastest_considered_half_corner=WC:setup.late, maxDistance=441.111um, maxSlew=0.094ns, speed=2741.523um per ns, cellArea=34.277um^2 per 1000um}
  Info: CCOpt is analyzing the delay of a net driven by CKBD16/Z using a timing arc from cell CKBD16
  Info: CCOpt is analyzing the delay of a net driven by CKND12/ZN using a timing arc from cell CKND12
  Info: CCOpt is analyzing the delay of a net driven by CKLNQD16/Q using a timing arc from cell CKLNQD16
  Clock tree balancer configuration for skew_group clk/CON:
    Sources:                     pin clk
    Total number of sinks:       5024
    Delay constrained sinks:     5024
    Non-leaf sinks:              0
    Ignore pins:                 0
   Timing corner WC:setup.late:
    Skew target:                 0.057ns
  
  Via Selection for Estimated Routes (rule default):
  
  --------------------------------------------------------------
  Layer    Via Cell      Res.     Cap.     RC       Top of Stack
  Range                  (Ohm)    (fF)     (fs)     Only
  --------------------------------------------------------------
  M1-M2    VIA12_1cut    1.500    0.032    0.047    false
  M2-M3    VIA23_1cut    1.500    0.030    0.046    false
  M3-M4    VIA34_1cut    1.500    0.030    0.046    false
  M4-M5    VIA45_1cut    1.500    0.030    0.046    false
  M5-M6    VIA56_1cut    1.500    0.028    0.043    false
  M6-M7    VIA67_1cut    0.220    0.099    0.022    false
  M7-M8    VIA78_1cut    0.220    0.119    0.026    false
  --------------------------------------------------------------
  
Validating CTS configuration done.
**WARN: (IMPCCOPT-2015):	Innovus will not update I/O latencies for the following reason(s):
 * CCOpt property update_io_latency is false

All good
Executing ccopt post-processing.
Synthesizing clock trees with CCOpt...
[NR-eagl] honorMsvRouteConstraint: false
[NR-eagl] honorClockSpecNDR      : 0
[NR-eagl] minRouteLayer          : 2
[NR-eagl] maxRouteLayer          : 4
[NR-eagl] numTracksPerClockWire  : 0
[NR-eagl] Layer1 has no routable track
[NR-eagl] Layer2 has single uniform track structure
[NR-eagl] Layer3 has single uniform track structure
[NR-eagl] Layer4 has single uniform track structure
[NR-eagl] numRoutingBlks=0 numInstBlks=0 numPGBlocks=8312 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eagl] numPreroutedNet = 0  numPreroutedWires = 0
[NR-eagl] Read numTotalNets=32648  numIgnoredNets=0
[NR-eagl] There are 1 clock nets ( 0 with NDR ).
[NR-eagl] ============ Routing rule table ============
[NR-eagl] Rule id 0. Nets 32648 
[NR-eagl] id=0  routeTrackId=0  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eagl] Pitch:  L1=360  L2=400  L3=400  L4=400
[NR-eagl] ========================================
[NR-eagl] 
[NR-eagl] Layer group 1: route 32648 net(s) in layer range [2, 4]
[NR-eagl] earlyGlobalRoute overflow of layer group 1: 0.01% H + 0.03% V. EstWL: 6.161112e+05um
[NR-eagl] 
[NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.01% H + 0.01% V
[NR-eagl] Overflow after earlyGlobalRoute 0.01% H + 0.01% V
[NR-eagl] Layer1(M1)(F) length: 0.000000e+00um, number of vias: 108240
[NR-eagl] Layer2(M2)(V) length: 2.405828e+05um, number of vias: 154667
[NR-eagl] Layer3(M3)(H) length: 2.881955e+05um, number of vias: 6591
[NR-eagl] Layer4(M4)(V) length: 1.058381e+05um, number of vias: 0
[NR-eagl] Total length: 6.346164e+05um, number of vias: 269498
[NR-eagl] End Peak syMemory usage = 1144.8 MB
[NR-eagl] Early Global Router Kernel+IO runtime : 1.17 seconds
setPlaceMode -congEffort medium -modulePlan false -reorderScan false -timingDriven true
Validating CTS configuration... 
  Non-default CCOpt properties:
  cts_merge_clock_gates is set for at least one key
  cts_merge_clock_logic is set for at least one key
  preferred_extra_space is set for at least one key
  route_type is set for at least one key
  update_io_latency: 0 (default: true)
  Route type trimming info:
    No route type modifications were made.
  Clock tree balancer configuration for clock_tree clk:
  Non-default CCOpt properties for clock tree clk:
    cts_merge_clock_gates: true (default: false)
    cts_merge_clock_logic: true (default: false)
    route_type (leaf): default_route_type_leaf (default: default)
    route_type (trunk): default_route_type_nonleaf (default: default)
    route_type (top): default_route_type_nonleaf (default: default)
  For power_domain auto-default and effective power_domain auto-default:
    Buffers:     CKBD16 CKBD12 CKBD8 CKBD6 CKBD4 CKBD3 CKBD2 CKBD1 CKBD0 
    Inverters:   CKND12 CKND8 CKND6 CKND4 CKND3 CKND2 CKND1 CKND0 
    Clock gates: CKLNQD16 CKLNQD12 CKLNQD8 CKLNQD6 CKLNQD4 CKLNQD3 CKLNQD2 CKLNQD1 
    Unblocked area available for placement of any clock cells in power_domain auto-default: 229246.880um^2
  Top Routing info:
    Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
    Unshielded; Mask Constraint: 0.
  Trunk Routing info:
    Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
    Unshielded; Preferred extra space: 1; Mask Constraint: 0.
  Leaf Routing info:
    Route-type name: default_route_type_leaf; Top/bottom preferred layer name: M4/M3; 
    Unshielded; Preferred extra space: 1; Mask Constraint: 0.
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
  Rebuilding timing graph... 
  Rebuilding timing graph done.
  For timing_corner WC:setup, late:
    Slew time target (leaf):    0.105ns
    Slew time target (trunk):   0.105ns
    Slew time target (top):     0.105ns
    Buffer unit delay for power_domain auto-default and effective power_domain auto-default:   0.057ns
    Buffer max distance for power_domain auto-default and effective power_domain auto-default: 562.449um
  Fastest wire driving cells and distances for power_domain auto-default and effective power_domain auto-default:
    Buffer    : {lib_cell:CKBD16, fastest_considered_half_corner=WC:setup.late, maxDistance=562.449um, maxSlew=0.088ns, speed=5392.608um per ns, cellArea=17.922um^2 per 1000um}
    Inverter  : {lib_cell:CKND12, fastest_considered_half_corner=WC:setup.late, maxDistance=460.235um, maxSlew=0.087ns, speed=6202.628um per ns, cellArea=13.298um^2 per 1000um}
    Clock gate: {lib_cell:CKLNQD16, fastest_considered_half_corner=WC:setup.late, maxDistance=441.111um, maxSlew=0.094ns, speed=2741.523um per ns, cellArea=34.277um^2 per 1000um}
  Clock tree balancer configuration for skew_group clk/CON:
    Sources:                     pin clk
    Total number of sinks:       5024
    Delay constrained sinks:     5024
    Non-leaf sinks:              0
    Ignore pins:                 0
   Timing corner WC:setup.late:
    Skew target:                 0.057ns
  
  Via Selection for Estimated Routes (rule default):
  
  ----------------------------------------------------------------
  Layer    Via Cell        Res.     Cap.     RC       Top of Stack
  Range                    (Ohm)    (fF)     (fs)     Only
  ----------------------------------------------------------------
  M1-M2    VIA12_1cut_V    1.500    0.032    0.047    false
  M2-M3    VIA23_1cut      1.500    0.030    0.046    false
  M3-M4    VIA34_1cut      1.500    0.030    0.046    false
  M4-M5    VIA45_1cut      1.500    0.030    0.046    false
  M5-M6    VIA56_1cut      1.500    0.028    0.043    false
  M6-M7    VIA67_1cut      0.220    0.099    0.022    false
  M7-M8    VIA78_1cut      0.220    0.119    0.026    false
  ----------------------------------------------------------------
  
Validating CTS configuration done.
Adding driver cell for primary IO roots...
Maximizing clock DAG abstraction... 
Maximizing clock DAG abstraction done.
Synthesizing clock trees... 
  Merging duplicate siblings in DAG... 
    Resynthesising clock tree into netlist... 
    Resynthesising clock tree into netlist done.
    Summary of the merge of duplicate siblings
    
    ----------------------------------------------------------
    Description                          Number of occurrences
    ----------------------------------------------------------
    Total clock gates                              0
    Globally unique enables                        0
    Potentially mergeable clock gates              0
    Actually merged                                0
    ----------------------------------------------------------
    
    
    Disconnecting clock tree from netlist... 
    Disconnecting clock tree from netlist done.
  Merging duplicate siblings in DAG done.
  Clustering... 
    Clock DAG stats before clustering:
      cell counts    : b=0, i=0, cg=0, l=0, total=0
      cell areas     : b=0.000um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=0.000um^2
    Clustering clock_tree clk... 
      Creating channel graph for ccopt_3_8... 
      Creating channel graph for ccopt_3_8 done.
      Creating channel graph for ccopt_3_4_available_3_8... 
      Creating channel graph for ccopt_3_4_available_3_8 done.
      Rebuilding timing graph... 
      Rebuilding timing graph done.
    Clustering clock_tree clk done.
    Clock DAG stats after bottom-up phase:
      cell counts    : b=93, i=0, cg=0, l=0, total=93
      cell areas     : b=937.440um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=937.440um^2
    Legalizing clock trees... 
      Resynthesising clock tree into netlist... 
      Resynthesising clock tree into netlist done.
*** Starting refinePlace (0:00:32.5 mem=1199.3M) ***
Total net bbox length = 5.258e+05 (2.355e+05 2.903e+05) (ext = 2.201e+04)
**ERROR: (IMPSP-2002):	Density too high (99.1%), stopping detail placement.
Type 'man IMPSP-2002' for more detail.
Total net bbox length = 5.258e+05 (2.355e+05 2.903e+05) (ext = 2.201e+04)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1199.3MB
*** Finished refinePlace (0:00:32.5 mem=1199.3M) ***
      Disconnecting clock tree from netlist... 
      Disconnecting clock tree from netlist done.
      Rebuilding timing graph... 
      Rebuilding timing graph done.
      
      Clock tree legalization - Histogram:
      ====================================
      
      --------------------------------
      Movement (um)    Number of cells
      --------------------------------
      [2.6,2.975)             1
      [2.975,3.35)            0
      [3.35,3.725)           10
      [3.725,4.1)             0
      [4.1,4.475)             0
      [4.475,4.85)            0
      [4.85,5.225)            0
      [5.225,5.6)             0
      [5.6,5.975)             1
      [5.975,6.35)            2
      --------------------------------
      
      
      Clock tree legalization - Top 10 Movements:
      ===========================================
      
      --------------------------------------------------------------------------------------------------------------------------------------------------------------
      Movement (um)    Desired              Achieved             Node
                       location             location             
      --------------------------------------------------------------------------------------------------------------------------------------------------------------
          6.35         (227.493,230.683)    (226.907,224.917)    ccl clock buffer, uid:A17051 (a lib_cell CKBD16) at (224.400,224.200), in power domain auto-default
          6            (175.107,156.518)    (169.107,156.518)    ccl clock buffer, uid:A1706f (a lib_cell CKBD16) at (166.600,155.800), in power domain auto-default
          5.62         (160.507,228.518)    (161.093,223.482)    ccl clock buffer, uid:A1706d (a lib_cell CKBD16) at (158.000,222.400), in power domain auto-default
          3.6          (242.507,152.917)    (242.507,149.317)    ccl clock buffer, uid:A1707b (a lib_cell CKBD16) at (240.000,148.600), in power domain auto-default
          3.6          (227.893,230.683)    (227.893,234.282)    ccl clock buffer, uid:A1705f (a lib_cell CKBD16) at (224.800,233.200), in power domain auto-default
          3.6          (416.507,156.518)    (416.507,152.917)    ccl clock buffer, uid:A17285 (a lib_cell CKBD16) at (414.000,152.200), in power domain auto-default
          3.6          (176.708,156.518)    (176.708,160.118)    ccl clock buffer, uid:A17085 (a lib_cell CKBD16) at (174.200,159.400), in power domain auto-default
          3.6          (399.108,156.518)    (399.108,160.118)    ccl clock buffer, uid:A17295 (a lib_cell CKBD16) at (396.600,159.400), in power domain auto-default
          3.6          (176.708,156.518)    (176.708,152.917)    ccl clock buffer, uid:A172b2 (a lib_cell CKBD16) at (174.200,152.200), in power domain auto-default
          3.6          (177.292,230.683)    (177.292,234.282)    ccl clock buffer, uid:A172b6 (a lib_cell CKBD16) at (174.200,233.200), in power domain auto-default
      --------------------------------------------------------------------------------------------------------------------------------------------------------------
      
    Legalizing clock trees done.
    Clock DAG stats after 'Clustering':
      cell counts    : b=93, i=0, cg=0, l=0, total=93
      cell areas     : b=937.440um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=937.440um^2
      gate capacitance : top=0.000pF, trunk=0.511pF, leaf=4.579pF, total=5.091pF
      wire capacitance : top=0.000pF, trunk=0.546pF, leaf=4.225pF, total=4.771pF
      wire lengths   : top=0.000um, trunk=3574.785um, leaf=23412.228um, total=26987.013um
      sink capacitance : count=5024, total=4.579pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    Clock DAG net violations after 'Clustering':
      Transition : {count=1, worst=[0.000ns]} avg=0.000ns sd=0.000ns
    Clock tree state after 'Clustering':
      clock_tree clk: worst slew is leaf(0.095),trunk(0.105),top(nil), margined worst slew is leaf(0.095),trunk(0.105),top(nil)
      skew_group clk/CON: insertion delay [min=0.358, max=0.463, avg=0.390, sd=0.024], skew [0.104 vs 0.057*, 83.4% {0.358, 0.380, 0.409}] (wid=0.032 ws=0.019) (gid=0.434 gs=0.091)
    Clock network insertion delays are now [0.358ns, 0.463ns] average 0.390ns std.dev 0.024ns
  Clustering done.
  Resynthesising clock tree into netlist... 
  Resynthesising clock tree into netlist done.
  Updating congestion map to accurately time the clock tree... *info: There are 18 candidate Buffer cells
*info: There are 18 candidate Inverter cells

    Updating RC parasitics by calling: "extractRC -noRouteCheck"... Extraction called for design 'fullchip' of instances=63551 and nets=36898 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design fullchip.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.4  Real Time: 0:00:00.0  MEM: 1162.164M)

    Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
  Updating congestion map to accurately time the clock tree done.
  Disconnecting clock tree from netlist... 
  Disconnecting clock tree from netlist done.
  Rebuilding timing graph... 
  Rebuilding timing graph done.
  Rebuilding timing graph Clock DAG stats After congestion update:
  Rebuilding timing graph   cell counts    : b=93, i=0, cg=0, l=0, total=93
  Rebuilding timing graph   cell areas     : b=937.440um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=937.440um^2
  Rebuilding timing graph   gate capacitance : top=0.000pF, trunk=0.511pF, leaf=4.579pF, total=5.091pF
  Rebuilding timing graph   wire capacitance : top=0.000pF, trunk=0.550pF, leaf=4.243pF, total=4.793pF
  Rebuilding timing graph   wire lengths   : top=0.000um, trunk=3574.785um, leaf=23412.228um, total=26987.013um
  Rebuilding timing graph   sink capacitance : count=5024, total=4.579pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
  Rebuilding timing graph Clock DAG net violations After congestion update:
  Rebuilding timing graph   Transition : {count=1, worst=[0.001ns]} avg=0.001ns sd=0.000ns
  Clock tree state After congestion update:
    clock_tree clk: worst slew is leaf(0.096),trunk(0.106),top(nil), margined worst slew is leaf(0.096),trunk(0.106),top(nil)
    skew_group clk/CON: insertion delay [min=0.359, max=0.464, avg=0.390, sd=0.024], skew [0.105 vs 0.057*, 83.4% {0.359, 0.381, 0.410}] (wid=0.032 ws=0.019) (gid=0.434 gs=0.091)
  Clock network insertion delays are now [0.359ns, 0.464ns] average 0.390ns std.dev 0.024ns
  Fixing clock tree slew time and max cap violations... 
    Fixing clock tree overload: 
    Fixing clock tree overload: .
    Fixing clock tree overload: ..
    Fixing clock tree overload: ...
    Fixing clock tree overload: ... 20% 
    Fixing clock tree overload: ... 20% .
    Fixing clock tree overload: ... 20% ..
    Fixing clock tree overload: ... 20% ...
    Fixing clock tree overload: ... 20% ... 40% 
    Fixing clock tree overload: ... 20% ... 40% .
    Fixing clock tree overload: ... 20% ... 40% ..
    Fixing clock tree overload: ... 20% ... 40% ...
    Fixing clock tree overload: ... 20% ... 40% ... 60% 
    Fixing clock tree overload: ... 20% ... 40% ... 60% .
    Fixing clock tree overload: ... 20% ... 40% ... 60% ..
    Fixing clock tree overload: ... 20% ... 40% ... 60% ...
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% 
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% .
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ..
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ...
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ... 100% 
    Clock DAG stats after 'Fixing clock tree slew time and max cap violations':
      cell counts    : b=93, i=0, cg=0, l=0, total=93
      cell areas     : b=937.440um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=937.440um^2
      gate capacitance : top=0.000pF, trunk=0.511pF, leaf=4.579pF, total=5.091pF
      wire capacitance : top=0.000pF, trunk=0.545pF, leaf=4.262pF, total=4.808pF
      wire lengths   : top=0.000um, trunk=3543.352um, leaf=23539.735um, total=27083.088um
      sink capacitance : count=5024, total=4.579pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    Clock DAG net violations after 'Fixing clock tree slew time and max cap violations':none
    Clock tree state after 'Fixing clock tree slew time and max cap violations':
      clock_tree clk: worst slew is leaf(0.096),trunk(0.103),top(nil), margined worst slew is leaf(0.096),trunk(0.103),top(nil)
      skew_group clk/CON: insertion delay [min=0.359, max=0.464, avg=0.390, sd=0.024], skew [0.105 vs 0.057*, 83.4% {0.359, 0.381, 0.409}] (wid=0.032 ws=0.019) (gid=0.434 gs=0.091)
    Clock network insertion delays are now [0.359ns, 0.464ns] average 0.390ns std.dev 0.024ns
  Fixing clock tree slew time and max cap violations done.
  Fixing clock tree slew time and max cap violations - detailed pass... 
    Fixing clock tree overload: 
    Fixing clock tree overload: .
    Fixing clock tree overload: ..
    Fixing clock tree overload: ...
    Fixing clock tree overload: ... 20% 
    Fixing clock tree overload: ... 20% .
    Fixing clock tree overload: ... 20% ..
    Fixing clock tree overload: ... 20% ...
    Fixing clock tree overload: ... 20% ... 40% 
    Fixing clock tree overload: ... 20% ... 40% .
    Fixing clock tree overload: ... 20% ... 40% ..
    Fixing clock tree overload: ... 20% ... 40% ...
    Fixing clock tree overload: ... 20% ... 40% ... 60% 
    Fixing clock tree overload: ... 20% ... 40% ... 60% .
    Fixing clock tree overload: ... 20% ... 40% ... 60% ..
    Fixing clock tree overload: ... 20% ... 40% ... 60% ...
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% 
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% .
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ..
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ...
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ... 100% 
    Clock DAG stats after 'Fixing clock tree slew time and max cap violations - detailed pass':
      cell counts    : b=93, i=0, cg=0, l=0, total=93
      cell areas     : b=937.440um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=937.440um^2
      gate capacitance : top=0.000pF, trunk=0.511pF, leaf=4.579pF, total=5.091pF
      wire capacitance : top=0.000pF, trunk=0.545pF, leaf=4.262pF, total=4.808pF
      wire lengths   : top=0.000um, trunk=3543.352um, leaf=23539.735um, total=27083.088um
      sink capacitance : count=5024, total=4.579pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    Clock DAG net violations after 'Fixing clock tree slew time and max cap violations - detailed pass':none
    Clock tree state after 'Fixing clock tree slew time and max cap violations - detailed pass':
      clock_tree clk: worst slew is leaf(0.096),trunk(0.103),top(nil), margined worst slew is leaf(0.096),trunk(0.103),top(nil)
      skew_group clk/CON: insertion delay [min=0.359, max=0.464, avg=0.390, sd=0.024], skew [0.105 vs 0.057*, 83.4% {0.359, 0.381, 0.409}] (wid=0.032 ws=0.019) (gid=0.434 gs=0.091)
    Clock network insertion delays are now [0.359ns, 0.464ns] average 0.390ns std.dev 0.024ns
  Fixing clock tree slew time and max cap violations - detailed pass done.
  Removing unnecessary root buffering... 
    Clock DAG stats after 'Removing unnecessary root buffering':
      cell counts    : b=92, i=0, cg=0, l=0, total=92
      cell areas     : b=927.360um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=927.360um^2
      gate capacitance : top=0.000pF, trunk=0.506pF, leaf=4.579pF, total=5.085pF
      wire capacitance : top=0.000pF, trunk=0.578pF, leaf=4.262pF, total=4.841pF
      wire lengths   : top=0.000um, trunk=3786.340um, leaf=23539.735um, total=27326.075um
      sink capacitance : count=5024, total=4.579pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    Clock DAG net violations after 'Removing unnecessary root buffering':none
    Clock tree state after 'Removing unnecessary root buffering':
      clock_tree clk: worst slew is leaf(0.096),trunk(0.105),top(nil), margined worst slew is leaf(0.096),trunk(0.105),top(nil)
      skew_group clk/CON: insertion delay [min=0.315, max=0.408, avg=0.345, sd=0.022], skew [0.093 vs 0.057*, 81.4% {0.315, 0.337, 0.365}] (wid=0.047 ws=0.019) (gid=0.372 gs=0.088)
    Clock network insertion delays are now [0.315ns, 0.408ns] average 0.345ns std.dev 0.022ns
  Removing unnecessary root buffering done.
  Equalizing net lengths... 
    Clock DAG stats after 'Equalizing net lengths':
      cell counts    : b=92, i=0, cg=0, l=0, total=92
      cell areas     : b=927.360um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=927.360um^2
      gate capacitance : top=0.000pF, trunk=0.506pF, leaf=4.579pF, total=5.085pF
      wire capacitance : top=0.000pF, trunk=0.578pF, leaf=4.262pF, total=4.841pF
      wire lengths   : top=0.000um, trunk=3786.340um, leaf=23539.735um, total=27326.075um
      sink capacitance : count=5024, total=4.579pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    Clock DAG net violations after 'Equalizing net lengths':none
    Clock tree state after 'Equalizing net lengths':
      clock_tree clk: worst slew is leaf(0.096),trunk(0.105),top(nil), margined worst slew is leaf(0.096),trunk(0.105),top(nil)
      skew_group clk/CON: insertion delay [min=0.315, max=0.408, avg=0.345, sd=0.022], skew [0.093 vs 0.057*, 81.4% {0.315, 0.337, 0.365}] (wid=0.047 ws=0.019) (gid=0.372 gs=0.088)
    Clock network insertion delays are now [0.315ns, 0.408ns] average 0.345ns std.dev 0.022ns
  Equalizing net lengths done.
  Reducing insertion delay 1... 
    Clock DAG stats after 'Reducing insertion delay 1':
      cell counts    : b=92, i=0, cg=0, l=0, total=92
      cell areas     : b=927.360um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=927.360um^2
      gate capacitance : top=0.000pF, trunk=0.506pF, leaf=4.579pF, total=5.085pF
      wire capacitance : top=0.000pF, trunk=0.578pF, leaf=4.262pF, total=4.841pF
      wire lengths   : top=0.000um, trunk=3786.340um, leaf=23539.735um, total=27326.075um
      sink capacitance : count=5024, total=4.579pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    Clock DAG net violations after 'Reducing insertion delay 1':none
    Clock tree state after 'Reducing insertion delay 1':
      clock_tree clk: worst slew is leaf(0.096),trunk(0.105),top(nil), margined worst slew is leaf(0.096),trunk(0.105),top(nil)
      skew_group clk/CON: insertion delay [min=0.315, max=0.408, avg=0.345, sd=0.022], skew [0.093 vs 0.057*, 81.4% {0.315, 0.337, 0.365}] (wid=0.047 ws=0.019) (gid=0.372 gs=0.088)
    Clock network insertion delays are now [0.315ns, 0.408ns] average 0.345ns std.dev 0.022ns
  Reducing insertion delay 1 done.
  Removing longest path buffering... 
    Clock DAG stats after removing longest path buffering:
      cell counts    : b=92, i=0, cg=0, l=0, total=92
      cell areas     : b=927.360um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=927.360um^2
      gate capacitance : top=0.000pF, trunk=0.506pF, leaf=4.579pF, total=5.085pF
      wire capacitance : top=0.000pF, trunk=0.578pF, leaf=4.262pF, total=4.841pF
      wire lengths   : top=0.000um, trunk=3786.340um, leaf=23539.735um, total=27326.075um
      sink capacitance : count=5024, total=4.579pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    Clock DAG net violations after removing longest path buffering:none
    Clock tree state after removing longest path buffering:
      clock_tree clk: worst slew is leaf(0.096),trunk(0.105),top(nil), margined worst slew is leaf(0.096),trunk(0.105),top(nil)
      skew_group clk/CON: insertion delay [min=0.315, max=0.408, avg=0.345, sd=0.022], skew [0.093 vs 0.057*, 81.4% {0.315, 0.337, 0.365}] (wid=0.047 ws=0.019) (gid=0.372 gs=0.088)
    Clock network insertion delays are now [0.315ns, 0.408ns] average 0.345ns std.dev 0.022ns
    Clock DAG stats after 'Removing longest path buffering':
      cell counts    : b=92, i=0, cg=0, l=0, total=92
      cell areas     : b=927.360um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=927.360um^2
      gate capacitance : top=0.000pF, trunk=0.506pF, leaf=4.579pF, total=5.085pF
      wire capacitance : top=0.000pF, trunk=0.578pF, leaf=4.262pF, total=4.841pF
      wire lengths   : top=0.000um, trunk=3786.340um, leaf=23539.735um, total=27326.075um
      sink capacitance : count=5024, total=4.579pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    Clock DAG net violations after 'Removing longest path buffering':none
    Clock tree state after 'Removing longest path buffering':
      clock_tree clk: worst slew is leaf(0.096),trunk(0.105),top(nil), margined worst slew is leaf(0.096),trunk(0.105),top(nil)
      skew_group clk/CON: insertion delay [min=0.315, max=0.408, avg=0.345, sd=0.022], skew [0.093 vs 0.057*, 81.4% {0.315, 0.337, 0.365}] (wid=0.047 ws=0.019) (gid=0.372 gs=0.088)
    Clock network insertion delays are now [0.315ns, 0.408ns] average 0.345ns std.dev 0.022ns
  Removing longest path buffering done.
  Reducing insertion delay 2... 
    Path optimization required 276 stage delay updates 
    Clock DAG stats after 'Reducing insertion delay 2':
      cell counts    : b=92, i=0, cg=0, l=0, total=92
      cell areas     : b=927.360um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=927.360um^2
      gate capacitance : top=0.000pF, trunk=0.506pF, leaf=4.579pF, total=5.085pF
      wire capacitance : top=0.000pF, trunk=0.578pF, leaf=4.264pF, total=4.842pF
      wire lengths   : top=0.000um, trunk=3784.627um, leaf=23554.628um, total=27339.255um
      sink capacitance : count=5024, total=4.579pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    Clock DAG net violations after 'Reducing insertion delay 2':none
    Clock tree state after 'Reducing insertion delay 2':
      clock_tree clk: worst slew is leaf(0.096),trunk(0.105),top(nil), margined worst slew is leaf(0.096),trunk(0.105),top(nil)
      skew_group clk/CON: insertion delay [min=0.315, max=0.405, avg=0.345, sd=0.022], skew [0.090 vs 0.057*, 81.4% {0.315, 0.337, 0.365}] (wid=0.047 ws=0.019) (gid=0.372 gs=0.088)
    Clock network insertion delays are now [0.315ns, 0.405ns] average 0.345ns std.dev 0.022ns
  Reducing insertion delay 2 done.
  Reducing clock tree power 1... 
    Resizing gates: 
    Resizing gates: .
    Resizing gates: ..
    Resizing gates: ...
    Resizing gates: ... 20% 
    Resizing gates: ... 20% .
    Resizing gates: ... 20% ..
    Resizing gates: ... 20% ...
    Resizing gates: ... 20% ... 40% 
    Resizing gates: ... 20% ... 40% .
    Resizing gates: ... 20% ... 40% ..
    Resizing gates: ... 20% ... 40% ...
    Resizing gates: ... 20% ... 40% ... 60% 
    Resizing gates: ... 20% ... 40% ... 60% .
    Resizing gates: ... 20% ... 40% ... 60% ..
    Resizing gates: ... 20% ... 40% ... 60% ...
    Resizing gates: ... 20% ... 40% ... 60% ... 80% 
    Resizing gates: ... 20% ... 40% ... 60% ... 80% .
    Resizing gates: ... 20% ... 40% ... 60% ... 80% ..
    Resizing gates: ... 20% ... 40% ... 60% ... 80% ...
    Resizing gates: ... 20% ... 40% ... 60% ... 80% ... 100% 
    Clock DAG stats after 'Reducing clock tree power 1':
      cell counts    : b=92, i=0, cg=0, l=0, total=92
      cell areas     : b=736.200um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=736.200um^2
      gate capacitance : top=0.000pF, trunk=0.407pF, leaf=4.579pF, total=4.986pF
      wire capacitance : top=0.000pF, trunk=0.579pF, leaf=4.267pF, total=4.847pF
      wire lengths   : top=0.000um, trunk=3793.045um, leaf=23574.500um, total=27367.545um
      sink capacitance : count=5024, total=4.579pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    Clock DAG net violations after 'Reducing clock tree power 1':none
    Clock tree state after 'Reducing clock tree power 1':
      clock_tree clk: worst slew is leaf(0.105),trunk(0.103),top(nil), margined worst slew is leaf(0.105),trunk(0.103),top(nil)
      skew_group clk/CON: insertion delay [min=0.357, max=0.405, avg=0.378, sd=0.009], skew [0.048 vs 0.057, 99.9% {0.357, 0.377, 0.405}] (wid=0.044 ws=0.017) (gid=0.373 gs=0.042)
    Clock network insertion delays are now [0.357ns, 0.405ns] average 0.378ns std.dev 0.009ns
  Reducing clock tree power 1 done.
  Reducing clock tree power 2... 
    Path optimization required 0 stage delay updates 
    Clock DAG stats after 'Reducing clock tree power 2':
      cell counts    : b=92, i=0, cg=0, l=0, total=92
      cell areas     : b=736.200um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=736.200um^2
      gate capacitance : top=0.000pF, trunk=0.407pF, leaf=4.579pF, total=4.986pF
      wire capacitance : top=0.000pF, trunk=0.579pF, leaf=4.267pF, total=4.847pF
      wire lengths   : top=0.000um, trunk=3793.045um, leaf=23574.500um, total=27367.545um
      sink capacitance : count=5024, total=4.579pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    Clock DAG net violations after 'Reducing clock tree power 2':none
    Clock tree state after 'Reducing clock tree power 2':
      clock_tree clk: worst slew is leaf(0.105),trunk(0.103),top(nil), margined worst slew is leaf(0.105),trunk(0.103),top(nil)
      skew_group clk/CON: insertion delay [min=0.357, max=0.405, avg=0.378, sd=0.009], skew [0.048 vs 0.057, 99.9% {0.357, 0.377, 0.405}] (wid=0.044 ws=0.017) (gid=0.373 gs=0.042)
    Clock network insertion delays are now [0.357ns, 0.405ns] average 0.378ns std.dev 0.009ns
  Reducing clock tree power 2 done.
  Approximately balancing fragments step... 
    Resolving skew group constraints... 
      Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 24 variables and 62 constraints; tolerance 1
    Resolving skew group constraints done.
    Approximately balancing fragments... 
      Approximately balancing fragments, wire and cell delays, iteration 1... 
        Clock DAG stats after Approximately balancing fragments, wire and cell delays, iteration 1:
          cell counts    : b=92, i=0, cg=0, l=0, total=92
          cell areas     : b=736.200um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=736.200um^2
          gate capacitance : top=0.000pF, trunk=0.407pF, leaf=4.579pF, total=4.986pF
          wire capacitance : top=0.000pF, trunk=0.579pF, leaf=4.267pF, total=4.847pF
          wire lengths   : top=0.000um, trunk=3793.045um, leaf=23574.500um, total=27367.545um
          sink capacitance : count=5024, total=4.579pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
        Clock DAG net violations after Approximately balancing fragments, wire and cell delays, iteration 1:none
      Approximately balancing fragments, wire and cell delays, iteration 1 done.
    Approximately balancing fragments done.
    Clock DAG stats after 'Approximately balancing fragments step':
      cell counts    : b=92, i=0, cg=0, l=0, total=92
      cell areas     : b=736.200um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=736.200um^2
      gate capacitance : top=0.000pF, trunk=0.407pF, leaf=4.579pF, total=4.986pF
      wire capacitance : top=0.000pF, trunk=0.579pF, leaf=4.267pF, total=4.847pF
      wire lengths   : top=0.000um, trunk=3793.045um, leaf=23574.500um, total=27367.545um
      sink capacitance : count=5024, total=4.579pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    Clock DAG net violations after 'Approximately balancing fragments step':none
    Clock tree state after 'Approximately balancing fragments step':
      clock_tree clk: worst slew is leaf(0.105),trunk(0.103),top(nil), margined worst slew is leaf(0.105),trunk(0.103),top(nil)
    Clock network insertion delays are now [0.357ns, 0.405ns] average 0.378ns std.dev 0.009ns
  Approximately balancing fragments step done.
  Clock DAG stats after Approximately balancing fragments:
    cell counts    : b=92, i=0, cg=0, l=0, total=92
    cell areas     : b=736.200um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=736.200um^2
    gate capacitance : top=0.000pF, trunk=0.407pF, leaf=4.579pF, total=4.986pF
    wire capacitance : top=0.000pF, trunk=0.579pF, leaf=4.267pF, total=4.847pF
    wire lengths   : top=0.000um, trunk=3793.045um, leaf=23574.500um, total=27367.545um
    sink capacitance : count=5024, total=4.579pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
  Clock DAG net violations after Approximately balancing fragments:none
  Clock tree state after Approximately balancing fragments:
    clock_tree clk: worst slew is leaf(0.105),trunk(0.103),top(nil), margined worst slew is leaf(0.105),trunk(0.103),top(nil)
    skew_group clk/CON: insertion delay [min=0.357, max=0.405, avg=0.378, sd=0.009], skew [0.048 vs 0.057, 99.9% {0.357, 0.377, 0.405}] (wid=0.044 ws=0.017) (gid=0.373 gs=0.042)
  Clock network insertion delays are now [0.357ns, 0.405ns] average 0.378ns std.dev 0.009ns
  Improving fragments clock skew... 
    Clock DAG stats after 'Improving fragments clock skew':
      cell counts    : b=92, i=0, cg=0, l=0, total=92
      cell areas     : b=736.200um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=736.200um^2
      gate capacitance : top=0.000pF, trunk=0.407pF, leaf=4.579pF, total=4.986pF
      wire capacitance : top=0.000pF, trunk=0.579pF, leaf=4.267pF, total=4.847pF
      wire lengths   : top=0.000um, trunk=3793.045um, leaf=23574.500um, total=27367.545um
      sink capacitance : count=5024, total=4.579pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    Clock DAG net violations after 'Improving fragments clock skew':none
    Clock tree state after 'Improving fragments clock skew':
      clock_tree clk: worst slew is leaf(0.105),trunk(0.103),top(nil), margined worst slew is leaf(0.105),trunk(0.103),top(nil)
      skew_group clk/CON: insertion delay [min=0.357, max=0.405, avg=0.378, sd=0.009], skew [0.048 vs 0.057, 99.9% {0.357, 0.377, 0.405}] (wid=0.044 ws=0.017) (gid=0.373 gs=0.042)
    Clock network insertion delays are now [0.357ns, 0.405ns] average 0.378ns std.dev 0.009ns
  Improving fragments clock skew done.
  Approximately balancing step... 
    Resolving skew group constraints... 
      Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 24 variables and 62 constraints; tolerance 1
    Resolving skew group constraints done.
    Approximately balancing... 
      Approximately balancing, wire and cell delays, iteration 1... 
        Clock DAG stats after Approximately balancing, wire and cell delays, iteration 1:
          cell counts    : b=92, i=0, cg=0, l=0, total=92
          cell areas     : b=736.200um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=736.200um^2
          gate capacitance : top=0.000pF, trunk=0.407pF, leaf=4.579pF, total=4.986pF
          wire capacitance : top=0.000pF, trunk=0.579pF, leaf=4.267pF, total=4.847pF
          wire lengths   : top=0.000um, trunk=3793.045um, leaf=23574.500um, total=27367.545um
          sink capacitance : count=5024, total=4.579pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
        Clock DAG net violations after Approximately balancing, wire and cell delays, iteration 1:none
      Approximately balancing, wire and cell delays, iteration 1 done.
    Approximately balancing done.
    Clock DAG stats after 'Approximately balancing step':
      cell counts    : b=92, i=0, cg=0, l=0, total=92
      cell areas     : b=736.200um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=736.200um^2
      gate capacitance : top=0.000pF, trunk=0.407pF, leaf=4.579pF, total=4.986pF
      wire capacitance : top=0.000pF, trunk=0.579pF, leaf=4.267pF, total=4.847pF
      wire lengths   : top=0.000um, trunk=3793.045um, leaf=23574.500um, total=27367.545um
      sink capacitance : count=5024, total=4.579pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    Clock DAG net violations after 'Approximately balancing step':none
    Clock tree state after 'Approximately balancing step':
      clock_tree clk: worst slew is leaf(0.105),trunk(0.103),top(nil), margined worst slew is leaf(0.105),trunk(0.103),top(nil)
      skew_group clk/CON: insertion delay [min=0.357, max=0.405, avg=0.378, sd=0.009], skew [0.048 vs 0.057, 99.9% {0.357, 0.377, 0.405}] (wid=0.044 ws=0.017) (gid=0.373 gs=0.042)
    Clock network insertion delays are now [0.357ns, 0.405ns] average 0.378ns std.dev 0.009ns
  Approximately balancing step done.
  Fixing clock tree overload... 
    Fixing clock tree overload: 
    Fixing clock tree overload: .
    Fixing clock tree overload: ..
    Fixing clock tree overload: ...
    Fixing clock tree overload: ... 20% 
    Fixing clock tree overload: ... 20% .
    Fixing clock tree overload: ... 20% ..
    Fixing clock tree overload: ... 20% ...
    Fixing clock tree overload: ... 20% ... 40% 
    Fixing clock tree overload: ... 20% ... 40% .
    Fixing clock tree overload: ... 20% ... 40% ..
    Fixing clock tree overload: ... 20% ... 40% ...
    Fixing clock tree overload: ... 20% ... 40% ... 60% 
    Fixing clock tree overload: ... 20% ... 40% ... 60% .
    Fixing clock tree overload: ... 20% ... 40% ... 60% ..
    Fixing clock tree overload: ... 20% ... 40% ... 60% ...
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% 
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% .
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ..
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ...
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ... 100% 
    Clock DAG stats after 'Fixing clock tree overload':
      cell counts    : b=92, i=0, cg=0, l=0, total=92
      cell areas     : b=736.200um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=736.200um^2
      gate capacitance : top=0.000pF, trunk=0.407pF, leaf=4.579pF, total=4.986pF
      wire capacitance : top=0.000pF, trunk=0.579pF, leaf=4.267pF, total=4.847pF
      wire lengths   : top=0.000um, trunk=3793.045um, leaf=23574.500um, total=27367.545um
      sink capacitance : count=5024, total=4.579pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    Clock DAG net violations after 'Fixing clock tree overload':none
    Clock tree state after 'Fixing clock tree overload':
      clock_tree clk: worst slew is leaf(0.105),trunk(0.103),top(nil), margined worst slew is leaf(0.105),trunk(0.103),top(nil)
      skew_group clk/CON: insertion delay [min=0.357, max=0.405, avg=0.378, sd=0.009], skew [0.048 vs 0.057, 99.9% {0.357, 0.377, 0.405}] (wid=0.044 ws=0.017) (gid=0.373 gs=0.042)
    Clock network insertion delays are now [0.357ns, 0.405ns] average 0.378ns std.dev 0.009ns
  Fixing clock tree overload done.
  Approximately balancing paths... 
    Added 0 buffers.
    Clock DAG stats after 'Approximately balancing paths':
      cell counts    : b=92, i=0, cg=0, l=0, total=92
      cell areas     : b=736.200um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=736.200um^2
      gate capacitance : top=0.000pF, trunk=0.407pF, leaf=4.579pF, total=4.986pF
      wire capacitance : top=0.000pF, trunk=0.579pF, leaf=4.267pF, total=4.847pF
      wire lengths   : top=0.000um, trunk=3793.045um, leaf=23574.500um, total=27367.545um
      sink capacitance : count=5024, total=4.579pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    Clock DAG net violations after 'Approximately balancing paths':none
    Clock tree state after 'Approximately balancing paths':
      clock_tree clk: worst slew is leaf(0.105),trunk(0.103),top(nil), margined worst slew is leaf(0.105),trunk(0.103),top(nil)
      skew_group clk/CON: insertion delay [min=0.357, max=0.405, avg=0.378, sd=0.009], skew [0.048 vs 0.057, 99.9% {0.357, 0.377, 0.405}] (wid=0.044 ws=0.017) (gid=0.373 gs=0.042)
    Clock network insertion delays are now [0.357ns, 0.405ns] average 0.378ns std.dev 0.009ns
  Approximately balancing paths done.
  Resynthesising clock tree into netlist... 
  Resynthesising clock tree into netlist done.
  Updating congestion map to accurately time the clock tree... 
    Updating RC parasitics by calling: "extractRC -noRouteCheck"... Extraction called for design 'fullchip' of instances=63550 and nets=36897 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design fullchip.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.4  Real Time: 0:00:01.0  MEM: 1130.918M)

    Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
  Updating congestion map to accurately time the clock tree done.
  Disconnecting clock tree from netlist... 
  Disconnecting clock tree from netlist done.
  Rebuilding timing graph... 
  Rebuilding timing graph done.
  Rebuilding timing graph Clock DAG stats After congestion update:
  Rebuilding timing graph   cell counts    : b=92, i=0, cg=0, l=0, total=92
  Rebuilding timing graph   cell areas     : b=736.200um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=736.200um^2
  Rebuilding timing graph   gate capacitance : top=0.000pF, trunk=0.407pF, leaf=4.579pF, total=4.986pF
  Rebuilding timing graph   wire capacitance : top=0.000pF, trunk=0.580pF, leaf=4.267pF, total=4.847pF
  Rebuilding timing graph   wire lengths   : top=0.000um, trunk=3793.045um, leaf=23574.500um, total=27367.545um
  Rebuilding timing graph   sink capacitance : count=5024, total=4.579pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
  Rebuilding timing graph Clock DAG net violations After congestion update:none
  Clock tree state After congestion update:
    clock_tree clk: worst slew is leaf(0.105),trunk(0.103),top(nil), margined worst slew is leaf(0.105),trunk(0.103),top(nil)
    skew_group clk/CON: insertion delay [min=0.358, max=0.405, avg=0.378, sd=0.009], skew [0.048 vs 0.057, 100% {0.358, 0.377, 0.405}] (wid=0.044 ws=0.017) (gid=0.373 gs=0.042)
  Clock network insertion delays are now [0.358ns, 0.405ns] average 0.378ns std.dev 0.009ns
  Improving clock skew... 
    Clock DAG stats after 'Improving clock skew':
      cell counts    : b=92, i=0, cg=0, l=0, total=92
      cell areas     : b=736.200um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=736.200um^2
      gate capacitance : top=0.000pF, trunk=0.407pF, leaf=4.579pF, total=4.986pF
      wire capacitance : top=0.000pF, trunk=0.580pF, leaf=4.267pF, total=4.847pF
      wire lengths   : top=0.000um, trunk=3793.045um, leaf=23574.500um, total=27367.545um
      sink capacitance : count=5024, total=4.579pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    Clock DAG net violations after 'Improving clock skew':none
    Clock tree state after 'Improving clock skew':
      clock_tree clk: worst slew is leaf(0.105),trunk(0.103),top(nil), margined worst slew is leaf(0.105),trunk(0.103),top(nil)
      skew_group clk/CON: insertion delay [min=0.358, max=0.405, avg=0.378, sd=0.009], skew [0.048 vs 0.057, 100% {0.358, 0.377, 0.405}] (wid=0.044 ws=0.017) (gid=0.373 gs=0.042)
    Clock network insertion delays are now [0.358ns, 0.405ns] average 0.378ns std.dev 0.009ns
  Improving clock skew done.
  Reducing clock tree power 3... 
    Initial gate capacitance is (rise=4.986pF fall=4.970pF).
    Resizing gates: 
    Resizing gates: .
    Resizing gates: ..
    Resizing gates: ...
    Resizing gates: ... 20% 
    Resizing gates: ... 20% .
    Resizing gates: ... 20% ..
    Resizing gates: ... 20% ...
    Resizing gates: ... 20% ... 40% 
    Resizing gates: ... 20% ... 40% .
    Resizing gates: ... 20% ... 40% ..
    Resizing gates: ... 20% ... 40% ...
    Resizing gates: ... 20% ... 40% ... 60% 
    Resizing gates: ... 20% ... 40% ... 60% .
    Resizing gates: ... 20% ... 40% ... 60% ..
    Resizing gates: ... 20% ... 40% ... 60% ...
    Resizing gates: ... 20% ... 40% ... 60% ... 80% 
    Resizing gates: ... 20% ... 40% ... 60% ... 80% .
    Resizing gates: ... 20% ... 40% ... 60% ... 80% ..
    Resizing gates: ... 20% ... 40% ... 60% ... 80% ...
    Resizing gates: ... 20% ... 40% ... 60% ... 80% ... 100% 
    Stopping in iteration 1: unable to make further power recovery in this step.
    Iteration 1: gate capacitance is (rise=4.967pF fall=4.951pF).
    Clock DAG stats after 'Reducing clock tree power 3':
      cell counts    : b=92, i=0, cg=0, l=0, total=92
      cell areas     : b=699.480um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=699.480um^2
      gate capacitance : top=0.000pF, trunk=0.388pF, leaf=4.579pF, total=4.967pF
      wire capacitance : top=0.000pF, trunk=0.580pF, leaf=4.267pF, total=4.847pF
      wire lengths   : top=0.000um, trunk=3792.707um, leaf=23571.950um, total=27364.658um
      sink capacitance : count=5024, total=4.579pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    Clock DAG net violations after 'Reducing clock tree power 3':none
    Clock tree state after 'Reducing clock tree power 3':
      clock_tree clk: worst slew is leaf(0.105),trunk(0.103),top(nil), margined worst slew is leaf(0.105),trunk(0.103),top(nil)
      skew_group clk/CON: insertion delay [min=0.359, max=0.405, avg=0.382, sd=0.009], skew [0.046 vs 0.057, 100% {0.359, 0.382, 0.405}] (wid=0.041 ws=0.017) (gid=0.374 gs=0.043)
    Clock network insertion delays are now [0.359ns, 0.405ns] average 0.382ns std.dev 0.009ns
  Reducing clock tree power 3 done.
  Improving insertion delay... 
    Clock DAG stats after improving insertion delay:
      cell counts    : b=92, i=0, cg=0, l=0, total=92
      cell areas     : b=699.480um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=699.480um^2
      gate capacitance : top=0.000pF, trunk=0.388pF, leaf=4.579pF, total=4.967pF
      wire capacitance : top=0.000pF, trunk=0.580pF, leaf=4.267pF, total=4.847pF
      wire lengths   : top=0.000um, trunk=3792.707um, leaf=23571.950um, total=27364.658um
      sink capacitance : count=5024, total=4.579pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    Clock DAG net violations after improving insertion delay:none
    Clock tree state after improving insertion delay:
      clock_tree clk: worst slew is leaf(0.105),trunk(0.103),top(nil), margined worst slew is leaf(0.105),trunk(0.103),top(nil)
      skew_group clk/CON: insertion delay [min=0.359, max=0.405, avg=0.382, sd=0.009], skew [0.046 vs 0.057, 100% {0.359, 0.382, 0.405}] (wid=0.041 ws=0.017) (gid=0.374 gs=0.043)
    Clock network insertion delays are now [0.359ns, 0.405ns] average 0.382ns std.dev 0.009ns
    Clock DAG stats after 'Improving insertion delay':
      cell counts    : b=92, i=0, cg=0, l=0, total=92
      cell areas     : b=699.480um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=699.480um^2
      gate capacitance : top=0.000pF, trunk=0.388pF, leaf=4.579pF, total=4.967pF
      wire capacitance : top=0.000pF, trunk=0.580pF, leaf=4.267pF, total=4.847pF
      wire lengths   : top=0.000um, trunk=3792.707um, leaf=23571.950um, total=27364.658um
      sink capacitance : count=5024, total=4.579pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    Clock DAG net violations after 'Improving insertion delay':none
    Clock tree state after 'Improving insertion delay':
      clock_tree clk: worst slew is leaf(0.105),trunk(0.103),top(nil), margined worst slew is leaf(0.105),trunk(0.103),top(nil)
      skew_group clk/CON: insertion delay [min=0.359, max=0.405, avg=0.382, sd=0.009], skew [0.046 vs 0.057, 100% {0.359, 0.382, 0.405}] (wid=0.041 ws=0.017) (gid=0.374 gs=0.043)
    Clock network insertion delays are now [0.359ns, 0.405ns] average 0.382ns std.dev 0.009ns
  Improving insertion delay done.
  Total capacitance is (rise=9.814pF fall=9.798pF), of which (rise=4.847pF fall=4.847pF) is wire, and (rise=4.967pF fall=4.951pF) is gate.
  Legalizer releasing space for clock trees... 
  Legalizer releasing space for clock trees done.
  Updating netlist... 
*
* Starting clock placement refinement...
*
* First pass: Refine non-clock instances...
*
*** Starting refinePlace (0:00:49.9 mem=1196.2M) ***
Total net bbox length = 5.261e+05 (2.356e+05 2.905e+05) (ext = 2.185e+04)
Density distribution unevenness ratio = 0.688%
Move report: Detail placement moves 19651 insts, mean move: 6.88 um, max move: 366.20 um
	Max move on inst (core_instance/U1): (12.00, 55.00) --> (11.20, 420.40)
	Runtime: CPU: 0:00:01.2 REAL: 0:00:02.0 MEM: 1196.2MB
Summary Report:
Instances move: 8627 (out of 25629 movable)
Mean displacement: 1.40 um
Max displacement: 366.20 um (Instance: core_instance/U1) (12, 55) -> (11.2, 420.4)
	Length: 3 sites, height: 1 rows, site name: core, cell type: INVD0
Total net bbox length = 5.346e+05 (2.405e+05 2.941e+05) (ext = 2.178e+04)
Runtime: CPU: 0:00:01.2 REAL: 0:00:02.0 MEM: 1196.2MB
*** Finished refinePlace (0:00:51.2 mem=1196.2M) ***
*
* Second pass: Refine clock instances...
*
*** Starting refinePlace (0:00:51.3 mem=1196.2M) ***
Total net bbox length = 5.346e+05 (2.405e+05 2.941e+05) (ext = 2.178e+04)
Density distribution unevenness ratio = 0.209%
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.5 REAL: 0:00:00.0 MEM: 1196.2MB
Summary Report:
Instances move: 0 (out of 30745 movable)
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 5.346e+05 (2.405e+05 2.941e+05) (ext = 2.178e+04)
Runtime: CPU: 0:00:00.5 REAL: 0:00:00.0 MEM: 1196.2MB
*** Finished refinePlace (0:00:51.9 mem=1196.2M) ***
*
* No clock instances moved during refinement.
*
* Finished with clock placement refinement.
*

    Rebuilding timing graph... 
    Rebuilding timing graph done.
    Clock implementation routing... Net route status summary:
  Clock:        93 (unrouted=93, trialRouted=0, noStatus=0, routed=0, fixed=0)
  Non-clock: 32647 (unrouted=0, trialRouted=32647, noStatus=0, routed=0, fixed=0)
(Not counting 4157 nets with <2 term connections)

      Updating RC parasitics by calling: "extractRC -noRouteCheck"... Extraction called for design 'fullchip' of instances=63550 and nets=36897 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design fullchip.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.4  Real Time: 0:00:00.0  MEM: 1221.199M)

      Updating RC parasitics by calling: "extractRC -noRouteCheck" done.

CCOPT: Preparing to route 93 clock nets with NanoRoute.
  All net are default rule.
  Removed pre-existing routes for 93 nets.
  Preferred NanoRoute mode settings: Current
setNanoRouteMode -routeTopRoutingLayer 4

  drouteAutoStop = "false"
  drouteEndIteration = "20"
  drouteExpDeterministicMultiThread = "true"
  envHonorGlobalRoute = "false"
  grouteExpUseNanoRoute2 = "false"
  routeAllowPinAsFeedthrough = "false"
  routeExpDeterministicMultiThread = "true"
  routeSelectedNetOnly = "true"
  routeTopRoutingLayer = "4" (current non-default setting)
  routeWithEco = "true"
  routeWithSiDriven = "false"
  routeWithTimingDriven = "false"
      Clock detailed routing... 
globalDetailRoute

#setNanoRouteMode -drouteAutoStop false
#setNanoRouteMode -drouteEndIteration 20
#setNanoRouteMode -routeAllowPinAsFeedthrough "false"
#setNanoRouteMode -routeSelectedNetOnly true
#setNanoRouteMode -routeTopRoutingLayer 4
#setNanoRouteMode -routeWithEco true
#setNanoRouteMode -routeWithSiDriven false
#setNanoRouteMode -routeWithTimingDriven false
#Start globalDetailRoute on Sat Mar  1 23:55:09 2025
#
#NanoRoute Version 15.23-s045_1 NR160414-1105/15_23-UB
#Start routing data preparation.
#WARNING (NRDB-2077) The below via enclosure for LAYER M1 is not specified for width 0.090.
#WARNING (NRDB-2078) The above via enclosure for LAYER M2 is not specified for width 0.100.
#WARNING (NRDB-2077) The below via enclosure for LAYER M1 is not specified for width 0.090.
#WARNING (NRDB-2078) The above via enclosure for LAYER M2 is not specified for width 0.100.
#WARNING (NRDB-2077) The below via enclosure for LAYER M2 is not specified for width 0.100.
#WARNING (NRDB-2078) The above via enclosure for LAYER M3 is not specified for width 0.100.
#WARNING (NRDB-2077) The below via enclosure for LAYER M2 is not specified for width 0.100.
#WARNING (NRDB-2078) The above via enclosure for LAYER M3 is not specified for width 0.100.
#WARNING (NRDB-2077) The below via enclosure for LAYER M3 is not specified for width 0.100.
#WARNING (NRDB-2078) The above via enclosure for LAYER M4 is not specified for width 0.100.
#WARNING (NRDB-2077) The below via enclosure for LAYER M3 is not specified for width 0.100.
#WARNING (NRDB-2078) The above via enclosure for LAYER M4 is not specified for width 0.100.
#WARNING (NRDB-2077) The below via enclosure for LAYER M4 is not specified for width 0.100.
#WARNING (NRDB-2078) The above via enclosure for LAYER M5 is not specified for width 0.100.
#WARNING (NRDB-2077) The below via enclosure for LAYER M4 is not specified for width 0.100.
#WARNING (NRDB-2078) The above via enclosure for LAYER M5 is not specified for width 0.100.
#WARNING (NRDB-2077) The below via enclosure for LAYER M5 is not specified for width 0.100.
#WARNING (NRDB-2078) The above via enclosure for LAYER M6 is not specified for width 0.100.
#WARNING (NRDB-2077) The below via enclosure for LAYER M5 is not specified for width 0.100.
#WARNING (NRDB-2078) The above via enclosure for LAYER M6 is not specified for width 0.100.
#WARNING (NRDB-2077) The below via enclosure for LAYER M6 is not specified for width 0.100.
#WARNING (NRDB-2078) The above via enclosure for LAYER M7 is not specified for width 0.400.
#WARNING (NRDB-2077) The below via enclosure for LAYER M6 is not specified for width 0.100.
#WARNING (NRDB-2078) The above via enclosure for LAYER M7 is not specified for width 0.400.
#WARNING (NRDB-2077) The below via enclosure for LAYER M7 is not specified for width 0.400.
#WARNING (NRDB-2078) The above via enclosure for LAYER M8 is not specified for width 0.400.
#WARNING (NRDB-2077) The below via enclosure for LAYER M7 is not specified for width 0.400.
#WARNING (NRDB-2078) The above via enclosure for LAYER M8 is not specified for width 0.400.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 0.000] has 1 net.
#Voltage range [0.900 - 1.100] has 1 net.
#Voltage range [0.000 - 1.100] has 36895 nets.
# M1           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.185
# M2           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M3           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M4           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M5           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M6           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M7           H   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
# M8           V   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer M2's pitch = 0.200.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:19, elapsed time = 00:00:19, memory = 984.52 (MB), peak = 1016.79 (MB)
#Merging special wires...
#reading routing guides ......
#Number of eco nets is 0
#
#Start data preparation...
#
#Data preparation is done on Sat Mar  1 23:55:30 2025
#
#Analyzing routing resource...
#Routing resource analysis is done on Sat Mar  1 23:55:30 2025
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  Metal 1        H        2305          80       25440    92.64%
#  Metal 2        V        2318          84       25440     1.27%
#  Metal 3        H        2385           0       25440     0.13%
#  Metal 4        V        2084         318       25440     0.62%
#  --------------------------------------------------------------
#  Total                   9093       5.01%  101760    23.66%
#
#  93 nets (0.25%) with 1 preferred extra spacing.
#
#
#Routing guide is on.
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 987.31 (MB), peak = 1016.79 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1007.36 (MB), peak = 1016.79 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1008.11 (MB), peak = 1016.79 (MB)
#
#start global routing iteration 3...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1008.27 (MB), peak = 1016.79 (MB)
#
#start global routing iteration 4...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1008.34 (MB), peak = 1016.79 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 4157 (skipped).
#Total number of selected nets for routing = 93.
#Total number of unselected nets (but routable) for routing = 32647 (skipped).
#Total number of nets in the design = 36897.
#
#32647 skipped nets do not have any wires.
#93 routable nets have only global wires.
#93 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Routed net constraints summary:
#------------------------------------------------
#        Rules   Pref Extra Space   Unconstrained  
#------------------------------------------------
#      Default                 93               0  
#------------------------------------------------
#        Total                 93               0  
#------------------------------------------------
#
#Routing constraints summary of the whole design:
#------------------------------------------------
#        Rules   Pref Extra Space   Unconstrained  
#------------------------------------------------
#      Default                 93           32647  
#------------------------------------------------
#        Total                 93           32647  
#------------------------------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon          
#                  #Gcell    %Gcell
#     Layer           (1)   OverCon
#  --------------------------------
#   Metal 1      0(0.00%)   (0.00%)
#   Metal 2     13(0.05%)   (0.05%)
#   Metal 3      0(0.00%)   (0.00%)
#   Metal 4     12(0.05%)   (0.05%)
#  --------------------------------
#     Total     25(0.03%)   (0.03%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
#  Overflow after GR: 0.00% H + 0.05% V
#
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 93
#Total wire length = 28029 um.
#Total half perimeter of net bounding box = 10477 um.
#Total wire length on LAYER M1 = 0 um.
#Total wire length on LAYER M2 = 975 um.
#Total wire length on LAYER M3 = 16053 um.
#Total wire length on LAYER M4 = 11001 um.
#Total wire length on LAYER M5 = 0 um.
#Total wire length on LAYER M6 = 0 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 13542
#Up-Via Summary (total 13542):
#           
#-----------------------
#  Metal 1         5208
#  Metal 2         4677
#  Metal 3         3657
#-----------------------
#                 13542 
#
#Total number of involved priority nets 93
#Maximum src to sink distance for priority net 471.2
#Average of max src_to_sink distance for priority net 114.0
#Average of ave src_to_sink distance for priority net 67.9
#Max overcon = 1 tracks.
#Total overcon = 0.03%.
#Worst layer Gcell overcon rate = 0.05%.
#cpu time = 00:00:03, elapsed time = 00:00:03, memory = 1008.85 (MB), peak = 1016.79 (MB)
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 993.79 (MB), peak = 1016.79 (MB)
#Start Track Assignment.
#Done with 3692 horizontal wires in 2 hboxes and 2974 vertical wires in 2 hboxes.
#Done with 48 horizontal wires in 2 hboxes and 43 vertical wires in 2 hboxes.
#Complete Track Assignment.
#Total number of nets with non-default rule or having extra spacing = 93
#Total wire length = 31270 um.
#Total half perimeter of net bounding box = 10477 um.
#Total wire length on LAYER M1 = 2967 um.
#Total wire length on LAYER M2 = 975 um.
#Total wire length on LAYER M3 = 15968 um.
#Total wire length on LAYER M4 = 11361 um.
#Total wire length on LAYER M5 = 0 um.
#Total wire length on LAYER M6 = 0 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 13542
#Up-Via Summary (total 13542):
#           
#-----------------------
#  Metal 1         5208
#  Metal 2         4677
#  Metal 3         3657
#-----------------------
#                 13542 
#
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1008.12 (MB), peak = 1016.79 (MB)
#
#Cpu time = 00:00:23
#Elapsed time = 00:00:23
#Increased memory = 44.84 (MB)
#Total memory = 1008.16 (MB)
#Peak memory = 1016.79 (MB)
#
#Start Detail Routing..
#start initial detail routing ...
# ECO: 4.4% of the total area was rechecked for DRC, and 74.4% required routing.
#    number of violations = 0
#cpu time = 00:00:36, elapsed time = 00:00:36, memory = 1028.27 (MB), peak = 1030.19 (MB)
#start 1st optimization iteration ...
#    number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1002.35 (MB), peak = 1030.19 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 93
#Total wire length = 28250 um.
#Total half perimeter of net bounding box = 10477 um.
#Total wire length on LAYER M1 = 12 um.
#Total wire length on LAYER M2 = 1157 um.
#Total wire length on LAYER M3 = 15222 um.
#Total wire length on LAYER M4 = 11860 um.
#Total wire length on LAYER M5 = 0 um.
#Total wire length on LAYER M6 = 0 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 15169
#Total number of multi-cut vias = 92 (  0.6%)
#Total number of single cut vias = 15077 ( 99.4%)
#Up-Via Summary (total 15169):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1        5095 ( 98.2%)        92 (  1.8%)       5187
#  Metal 2        5021 (100.0%)         0 (  0.0%)       5021
#  Metal 3        4961 (100.0%)         0 (  0.0%)       4961
#-----------------------------------------------------------
#                15077 ( 99.4%)        92 (  0.6%)      15169 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:36
#Elapsed time = 00:00:36
#Increased memory = -9.65 (MB)
#Total memory = 998.51 (MB)
#Peak memory = 1030.19 (MB)
#detailRoute Statistics:
#Cpu time = 00:00:36
#Elapsed time = 00:00:36
#Increased memory = -9.65 (MB)
#Total memory = 998.51 (MB)
#Peak memory = 1030.19 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:01:01
#Elapsed time = 00:01:01
#Increased memory = 57.95 (MB)
#Total memory = 965.77 (MB)
#Peak memory = 1030.19 (MB)
#Number of warnings = 28
#Total number of warnings = 28
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Sat Mar  1 23:56:10 2025
#

      Clock detailed routing done.
Checking guided vs. routed lengths for 93 nets...

      
      Guided max path lengths
      =======================
      
      ---------------------------------------
      From (um)    To (um)    Number of paths
      ---------------------------------------
         0.000      50.000           1
        50.000     100.000          72
       100.000     150.000          11
       150.000     200.000           1
       200.000     250.000           4
       250.000     300.000           2
       300.000     350.000           0
       350.000     400.000           1
       400.000     450.000           1
      ---------------------------------------
      
      Deviation of routing from guided max path lengths
      =================================================
      
      -------------------------------------
      From (%)    To (%)    Number of paths
      -------------------------------------
      below        0.000           3
        0.000     10.000          26
       10.000     20.000          18
       20.000     30.000          14
       30.000     40.000          11
       40.000     50.000          10
       50.000     60.000           5
       60.000     70.000           3
       70.000     80.000           2
       80.000     90.000           1
      -------------------------------------
      

    Top 10 notable deviations of routed length from guided length
    =============================================================

    Net core_instance/mac_array_instance/CTS_61 (62 terminals)
    Guided length:  max path =   106.603um, total =   313.985um
    Routed length:  max path =   194.200um, total =   370.480um
    Deviation:      max path =    82.172%,  total =    17.993%

    Net core_instance/CTS_141 (81 terminals)
    Guided length:  max path =    55.773um, total =   349.535um
    Routed length:  max path =    98.400um, total =   391.840um
    Deviation:      max path =    76.431%,  total =    12.103%

    Net core_instance/CTS_145 (60 terminals)
    Guided length:  max path =    71.630um, total =   259.718um
    Routed length:  max path =   123.800um, total =   305.180um
    Deviation:      max path =    72.833%,  total =    17.505%

    Net core_instance/ofifo_inst/CTS_10 (70 terminals)
    Guided length:  max path =    63.885um, total =   278.185um
    Routed length:  max path =   108.400um, total =   328.740um
    Deviation:      max path =    69.680%,  total =    18.173%

    Net core_instance/mac_array_instance/CTS_56 (49 terminals)
    Guided length:  max path =    66.680um, total =   212.338um
    Routed length:  max path =   112.000um, total =   246.400um
    Deviation:      max path =    67.966%,  total =    16.042%

    Net core_instance/psum_mem_instance/CTS_47 (89 terminals)
    Guided length:  max path =    61.400um, total =   341.183um
    Routed length:  max path =   100.400um, total =   389.120um
    Deviation:      max path =    63.518%,  total =    14.050%

    Net core_instance/ofifo_inst/col_idx_0__fifo_instance/CTS_4 (51 terminals)
    Guided length:  max path =    91.595um, total =   299.397um
    Routed length:  max path =   144.400um, total =   321.220um
    Deviation:      max path =    57.651%,  total =     7.289%

    Net core_instance/mac_array_instance/CTS_59 (58 terminals)
    Guided length:  max path =    68.630um, total =   243.970um
    Routed length:  max path =   107.600um, total =   286.660um
    Deviation:      max path =    56.783%,  total =    17.498%

    Net core_instance/ofifo_inst/col_idx_4__fifo_instance/CTS_4 (99 terminals)
    Guided length:  max path =    67.650um, total =   365.355um
    Routed length:  max path =   104.200um, total =   439.140um
    Deviation:      max path =    54.028%,  total =    20.195%

    Net core_instance/CTS_163 (69 terminals)
    Guided length:  max path =    76.748um, total =   305.848um
    Routed length:  max path =   117.600um, total =   344.200um
    Deviation:      max path =    53.230%,  total =    12.540%

Set FIXED routing status on 93 net(s)
Set FIXED placed status on 92 instance(s)
Net route status summary:
  Clock:        93 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=93)
  Non-clock: 32647 (unrouted=32647, trialRouted=0, noStatus=0, routed=0, fixed=0)
(Not counting 4157 nets with <2 term connections)

CCOPT: Done with clock implementation routing.


CCOPT: Starting congestion repair using flow wrapper.
Trial Route Overflow 0(H) 0(V)
Starting congestion repair ...
[NR-eagl] honorMsvRouteConstraint: false
[NR-eagl] honorClockSpecNDR      : 0
[NR-eagl] minRouteLayer          : 2
[NR-eagl] maxRouteLayer          : 4
[NR-eagl] numTracksPerClockWire  : 0
[NR-eagl] Layer1 has no routable track
[NR-eagl] Layer2 has single uniform track structure
[NR-eagl] Layer3 has single uniform track structure
[NR-eagl] Layer4 has single uniform track structure
[NR-eagl] numRoutingBlks=0 numInstBlks=0 numPGBlocks=8312 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eagl] numPreroutedNet = 93  numPreroutedWires = 16112
[NR-eagl] Read numTotalNets=32740  numIgnoredNets=93
[NR-eagl] ============ Routing rule table ============
[NR-eagl] Rule id 0. Nets 0 
[NR-eagl] id=0  routeTrackId=0  extraSpace=1  numShields=0  maxHorDemand=2  maxVerDemand=2
[NR-eagl] Pitch:  L1=720  L2=800  L3=800  L4=800
[NR-eagl] Rule id 1. Nets 32647 
[NR-eagl] id=1  routeTrackId=0  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eagl] Pitch:  L1=360  L2=400  L3=400  L4=400
[NR-eagl] ========================================
[NR-eagl] 
[NR-eagl] Layer group 1: route 32647 net(s) in layer range [2, 4]
[NR-eagl] earlyGlobalRoute overflow of layer group 1: 0.11% H + 0.07% V. EstWL: 6.048018e+05um
[NR-eagl] 
[NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.04% H + 0.02% V
[NR-eagl] Overflow after earlyGlobalRoute 0.11% H + 0.03% V
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
describeCongestion: hCong = 0.00 vCong = 0.00
Skipped repairing congestion.
[NR-eagl] Layer1(M1)(F) length: 1.160000e+01um, number of vias: 108403
[NR-eagl] Layer2(M2)(V) length: 2.351240e+05um, number of vias: 151426
[NR-eagl] Layer3(M3)(H) length: 2.981510e+05um, number of vias: 11805
[NR-eagl] Layer4(M4)(V) length: 1.176115e+05um, number of vias: 0
[NR-eagl] Total length: 6.508980e+05um, number of vias: 271634
End of congRepair (cpu=0:00:01.1, real=0:00:01.0)

CCOPT: Done with congestion repair using flow wrapper.

    Clock implementation routing done.
    Updating RC parasitics by calling: "extractRC -noRouteCheck"... Extraction called for design 'fullchip' of instances=63550 and nets=36897 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design fullchip.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.4  Real Time: 0:00:01.0  MEM: 1217.477M)

    Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
    Rebuilding timing graph... 
    Rebuilding timing graph done.
    
    Routing Correlation Report
    ==========================
    
    Top/Trunk Low-Fanout (<=5) Routes:
    
    ------------------------------------------------------------------------------------------------------------------------------
    Metric               Units    Pre-Route    Post-Route    Ratio    Pre-Route    Post-Route    PPMCC    Regression    Regression
                                  Mean         Mean                   Std.Dev      Std.Dev                 X Slope       Y Slope
    ------------------------------------------------------------------------------------------------------------------------------
    Gate Delay           ns          0.084        0.086      1.028       0.017        0.018      1.000      1.081         0.925
    S->S Wire Len.       um        191.316      207.215      1.083     130.662      138.166      0.999      1.057         0.945
    S->S Wire Res.       Ohm       216.801      241.897      1.116     143.838      155.890      0.999      1.082         0.921
    S->S Wire Res./um    Ohm         1.084        1.112      1.026       0.342        0.347      0.998      1.012         0.984
    Total Wire Len.      um        249.198      268.100      1.076     192.724      204.001      1.000      1.058         0.944
    Trans. Time          ns          0.066        0.070      1.066       0.034        0.036      1.000      1.047         0.955
    Wire Cap.            fF         37.818       40.487      1.071      28.816       30.327      0.999      1.052         0.950
    Wire Cap./um         fF          0.114        0.114      0.995       0.076        0.076      1.000      0.995         1.005
    Wire Delay           ns          0.009        0.010      1.159       0.007        0.007      0.999      1.137         0.878
    Wire Skew            ns          0.004        0.005      1.159       0.005        0.006      1.000      1.119         0.893
    ------------------------------------------------------------------------------------------------------------------------------
    
    Top/Trunk High-Fanout (>5) Routes:
    
    ------------------------------------------------------------------------------------------------------------------------------
    Metric               Units    Pre-Route    Post-Route    Ratio    Pre-Route    Post-Route    PPMCC    Regression    Regression
                                  Mean         Mean                   Std.Dev      Std.Dev                 X Slope       Y Slope
    ------------------------------------------------------------------------------------------------------------------------------
    Gate Delay           ns          0.086        0.087      1.021       0.018        0.019      1.000      1.041         0.960
    S->S Wire Len.       um        122.722      127.550      1.039      95.950       96.691      0.997      1.005         0.990
    S->S Wire Res.       Ohm       146.418      153.923      1.051     105.900      110.953      0.996      1.043         0.951
    S->S Wire Res./um    Ohm         1.376        1.343      0.976       0.390        0.314      0.978      0.789         1.211
    Total Wire Len.      um        465.986      492.100      1.056     101.358      100.860      0.995      0.990         1.000
    Trans. Time          ns          0.095        0.097      1.026       0.006        0.005      0.991      0.898         1.094
    Wire Cap.            fF         71.457       75.147      1.052      15.002       15.136      0.996      1.005         0.987
    Wire Cap./um         fF          0.154        0.153      0.995       0.003        0.002      0.957      0.705         1.301
    Wire Delay           ns          0.008        0.009      1.067       0.008        0.008      0.995      1.057         0.937
    Wire Skew            ns          0.010        0.011      1.066       0.002        0.002      0.906      1.114         0.737
    ------------------------------------------------------------------------------------------------------------------------------
    
    Leaf Routes:
    
    ------------------------------------------------------------------------------------------------------------------------------
    Metric               Units    Pre-Route    Post-Route    Ratio    Pre-Route    Post-Route    PPMCC    Regression    Regression
                                  Mean         Mean                   Std.Dev      Std.Dev                 X Slope       Y Slope
    ------------------------------------------------------------------------------------------------------------------------------
    Gate Delay           ns          0.099        0.098      0.992      0.005         0.005      0.963      0.941         0.985
    S->S Wire Len.       um         45.519       57.737      1.268     21.159        27.830      0.810      1.066         0.616
    S->S Wire Res.       Ohm        71.572       82.191      1.148     29.264        36.971      0.779      0.984         0.617
    S->S Wire Res./um    Ohm         1.651        1.475      0.893      0.296         0.199      0.836      0.562         1.245
    Total Wire Len.      um        280.618      288.393      1.028     54.566        56.678      0.983      1.022         0.947
    Trans. Time          ns          0.091        0.092      1.003      0.008         0.008      0.978      0.972         0.984
    Wire Cap.            fF         50.797       49.619      0.977     10.810        10.286      0.989      0.941         1.039
    Wire Cap./um         fF          0.180        0.172      0.952      0.007         0.005      0.925      0.664         1.288
    Wire Delay           ns          0.004        0.005      1.457      0.002         0.003      0.684      1.115         0.419
    Wire Skew            ns          0.000        0.000        -        0.000         0.000      1.000      1.000         1.000
    ------------------------------------------------------------------------------------------------------------------------------
    
    S->S: Measured source-to-sink; PPMCC: Pearson Product Moment Correlation Coefficient
    
    Top Wire Delay Differences (Top/Trunk Low-Fanout routes):
    
    --------------------------------------------------------------------------------------
    Route Sink Pin                                                          Difference (%)
    --------------------------------------------------------------------------------------
    core_instance/CTS_ccl_BUF_CLOCK_NODE_UID_A172b4/I                          -50.000
    core_instance/CTS_ccl_BUF_CLOCK_NODE_UID_A172b1/I                          -40.000
    core_instance/CTS_ccl_BUF_CLOCK_NODE_UID_A172b3/I                          -30.303
    core_instance/CTS_ccl_BUF_CLOCK_NODE_UID_A172b2/I                          -22.222
    core_instance/mac_array_instance/CTS_ccl_BUF_CLOCK_NODE_UID_A172c6/I       -16.667
    --------------------------------------------------------------------------------------
    
    Clock Tree Layer Assignment (Top/Trunk Low-Fanout Routes):
    
    -----------------------------------------------------------------------------------------------
    Layer                        Pre-Route    Post-Route    Res.           Cap.          RC
                                                            (Ohm um^-1)    (fF um^-1)    (fs um^-2)
    -----------------------------------------------------------------------------------------------
    M2                             0.000um      1.400um        1.599         0.282         0.451
    M3                           606.125um    619.200um        1.599         0.282         0.451
    M4                           390.665um    451.800um        1.599         0.282         0.451
    Preferred Layer Adherence    100.000%      99.869%           -             -             -
    -----------------------------------------------------------------------------------------------
    
    No transition time violation increases to report
    
    Top Wire Delay Differences (Top/Trunk High-Fanout routes):
    
    -------------------------------------------------------------------------------------
    Route Sink Pin                                                         Difference (%)
    -------------------------------------------------------------------------------------
    core_instance/CTS_ccl_BUF_CLOCK_NODE_UID_A1705b/I                         -110.000
    core_instance/CTS_ccl_BUF_CLOCK_NODE_UID_A1706d/I                          -77.778
    core_instance/psum_mem_instance/CTS_ccl_BUF_CLOCK_NODE_UID_A17080/I        -53.846
    core_instance/CTS_ccl_BUF_CLOCK_NODE_UID_A17085/I                          -37.500
    core_instance/CTS_ccl_BUF_CLOCK_NODE_UID_A17068/I                          -31.250
    -------------------------------------------------------------------------------------
    
    Clock Tree Layer Assignment (Top/Trunk High-Fanout Routes):
    
    ------------------------------------------------------------------------------------------------
    Layer                        Pre-Route     Post-Route    Res.           Cap.          RC
                                                             (Ohm um^-1)    (fF um^-1)    (fs um^-2)
    ------------------------------------------------------------------------------------------------
    M2                              0.000um      10.000um       1.599         0.282         0.451
    M3                           1472.612um    1541.800um       1.599         0.282         0.451
    M4                           1323.305um    1400.800um       1.599         0.282         0.451
    Preferred Layer Adherence     100.000%       99.661%          -             -             -
    ------------------------------------------------------------------------------------------------
    
    Transition Time Violating Nets (Top/Trunk High-Fanout Routes)
    =============================================================
    
    Net: core_instance/CTS_184:
    
    -------------------------------------------------------------------------
    Layer                Pre-Route     Pre-Route     Post-Route    Post-Route
                         Length        Via Count     Length        Via Count
    -------------------------------------------------------------------------
    M2                     0.000um      15             1.000um         15
    M3                   135.005um      15           148.400um         15
    M4                   241.450um      20           253.400um         31
    -------------------------------------------------------------------------
    Totals               376.000um      50           402.000um         61
    -------------------------------------------------------------------------
    Quantity             Pre-Route     Post-Route        -             -
    -------------------------------------------------------------------------
    S->WS OverSlew         0.000ns       0.001ns         -             -
    S->WS Trans. Time      0.103ns       0.106ns         -             -
    S->WS Wire Len.      203.748um     230.600um         -             -
    S->WS Wire Res.      239.795Ohm    277.276Ohm        -             -
    Wire Cap.             56.912fF      60.883fF         -             -
    -------------------------------------------------------------------------
    Pre-route worst sink: core_instance/CTS_ccl_BUF_CLOCK_NODE_UID_A1704e/I.
    Post-route worst sink: core_instance/CTS_ccl_BUF_CLOCK_NODE_UID_A1704e/I.
    -------------------------------------------------------------------------
    Driver instance: core_instance/CTS_ccl_BUF_CLOCK_NODE_UID_A172b4.
    Driver fanout: 14.
    Driver cell: CKBD12.
    -------------------------------------------------------------------------
    
    Top Wire Delay Differences (Leaf routes):
    
    ---------------------------------------------------------------------
    Route Sink Pin                                         Difference (%)
    ---------------------------------------------------------------------
    core_instance/psum_mem_instance/memory6_reg_76_/CP       -1280.000
    core_instance/psum_mem_instance/memory3_reg_77_/CP       -1066.667
    core_instance/psum_mem_instance/memory1_reg_85_/CP       -1050.000
    core_instance/psum_mem_instance/memory4_reg_114_/CP       -914.286
    core_instance/psum_mem_instance/memory1_reg_77_/CP        -900.000
    ---------------------------------------------------------------------
    
    Clock Tree Layer Assignment (Leaf Routes):
    
    --------------------------------------------------------------------------------------------------
    Layer                        Pre-Route      Post-Route     Res.           Cap.          RC
                                                               (Ohm um^-1)    (fF um^-1)    (fs um^-2)
    --------------------------------------------------------------------------------------------------
    M1                               0.000um       11.600um       1.787         0.272         0.487
    M2                               0.000um     1145.600um       1.599         0.282         0.451
    M3                           11599.788um    13060.800um       1.599         0.282         0.451
    M4                           11972.163um    10007.000um       1.599         0.282         0.451
    Preferred Layer Adherence      100.000%        95.223%          -             -             -
    --------------------------------------------------------------------------------------------------
    
    Transition Time Violating Nets (Leaf Routes)
    ============================================
    
    Net: core_instance/CTS_168:
    
    -------------------------------------------------------------------------
    Layer                Pre-Route     Pre-Route     Post-Route    Post-Route
                         Length        Via Count     Length        Via Count
    -------------------------------------------------------------------------
    M2                     0.000um      50             5.800um         50
    M3                   108.985um      50           156.800um         50
    M4                   163.562um      75           127.000um         53
    -------------------------------------------------------------------------
    Totals               271.000um     175           288.000um        153
    -------------------------------------------------------------------------
    Quantity             Pre-Route     Post-Route        -             -
    -------------------------------------------------------------------------
    S->WS OverSlew         0.000ns       0.002ns         -             -
    S->WS Trans. Time      0.104ns       0.107ns         -             -
    S->WS Wire Len.       77.015um      56.800um         -             -
    S->WS Wire Res.      116.837Ohm     79.081Ohm        -             -
    Wire Cap.             46.888fF      48.278fF         -             -
    -------------------------------------------------------------------------
    Pre-route worst sink: core_instance/psum_mem_instance/memory4_reg_25_/CP.
    Post-route worst sink: core_instance/psum_mem_instance/Q_reg_39_/CP.
    -------------------------------------------------------------------------
    Driver instance: core_instance/CTS_ccl_BUF_CLOCK_NODE_UID_A1707e.
    Driver fanout: 49.
    Driver cell: CKBD8.
    -------------------------------------------------------------------------
    
    Net: core_instance/CTS_149:
    
    -------------------------------------------------------------------------
    Layer                Pre-Route     Pre-Route     Post-Route    Post-Route
                         Length        Via Count     Length        Via Count
    -------------------------------------------------------------------------
    M2                     0.000um      81            23.800um         80
    M3                   181.385um      81           195.800um         76
    M4                   163.702um     119           124.200um         70
    -------------------------------------------------------------------------
    Totals               344.000um     281           342.000um        226
    -------------------------------------------------------------------------
    Quantity             Pre-Route     Post-Route        -             -
    -------------------------------------------------------------------------
    S->WS OverSlew         0.000ns       0.001ns         -             -
    S->WS Trans. Time      0.105ns       0.105ns         -             -
    S->WS Wire Len.       42.330um      97.800um         -             -
    S->WS Wire Res.       67.080Ohm    138.713Ohm        -             -
    Wire Cap.             63.362fF      59.924fF         -             -
    -------------------------------------------------------------------------
    Pre-route worst sink:
    core_instance/ofifo_inst/col_idx_3__fifo_instance/q7_reg_6_/CP.
    Post-route worst sink:
    core_instance/ofifo_inst/col_idx_3__fifo_instance/q7_reg_6_/CP.
    -------------------------------------------------------------------------
    Driver instance: core_instance/CTS_ccl_BUF_CLOCK_NODE_UID_A17084.
    Driver fanout: 80.
    Driver cell: CKBD12.
    -------------------------------------------------------------------------
    
    Via Selection for Estimated Routes (rule default):
    
    ----------------------------------------------------------------
    Layer    Via Cell        Res.     Cap.     RC       Top of Stack
    Range                    (Ohm)    (fF)     (fs)     Only
    ----------------------------------------------------------------
    M1-M2    VIA12_1cut_V    1.500    0.032    0.047    false
    M2-M3    VIA23_1cut      1.500    0.030    0.046    false
    M3-M4    VIA34_1cut      1.500    0.030    0.046    false
    M4-M5    VIA45_1cut      1.500    0.030    0.046    false
    M5-M6    VIA56_1cut      1.500    0.028    0.043    false
    M6-M7    VIA67_1cut      0.220    0.099    0.022    false
    M7-M8    VIA78_1cut      0.220    0.119    0.026    false
    ----------------------------------------------------------------
    
    Post-Route Via Usage Statistics:
    
    --------------------------------------------------------------------------------------------------------------------------------------------------
    Layer    Via Cell            Res.     Cap.     RC       Leaf     Leaf Usage    Leaf    Trunk    Trunk Usage    Trunk    Top      Top Usage    Top
    Range                        (Ohm)    (fF)     (fs)     Usage    (%)           Tags    Usage    (%)            Tags     Usage    (%)          Tags
                                                            Count                          Count                            Count                 
    --------------------------------------------------------------------------------------------------------------------------------------------------
    M1-M2    VIA12_1cut          1.500    0.032    0.047       2          0%        -        -           -           -        -          -         -
    M1-M2    VIA12_1cut_FAT_V    1.500    0.042    0.063      12          0%        -        -           -           -        -          -         -
    M1-M2    VIA12_1cut_V        1.500    0.032    0.047    4989         98%       ER        92         92%        ER         -          -         -
    M1-M2    VIA12_2cut_N        0.750    0.059    0.044      50          1%        -         3          3%          -        -          -         -
    M1-M2    VIA12_2cut_S        0.750    0.059    0.044      34          1%        -         5          5%          -        -          -         -
    M2-M3    VIA23_1cut          1.500    0.030    0.046    4922        100%       ER        99        100%        ER         -          -         -
    M3-M4    VIA34_1cut          1.500    0.030    0.046    4740        100%       ER       221        100%        ER         -          -         -
    --------------------------------------------------------------------------------------------------------------------------------------------------
    
    Tag Key:
    	E=Used for route estimates;
    	R=Most frequently used by router for this net type and layer transition.
    
    
    Clock DAG stats after routing clock trees:
      cell counts    : b=92, i=0, cg=0, l=0, total=92
      cell areas     : b=699.480um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=699.480um^2
      gate capacitance : top=0.000pF, trunk=0.388pF, leaf=4.579pF, total=4.967pF
      wire capacitance : top=0.000pF, trunk=0.613pF, leaf=4.168pF, total=4.781pF
      wire lengths   : top=0.000um, trunk=4025.000um, leaf=24225.000um, total=28250.000um
      sink capacitance : count=5024, total=4.579pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    Clock DAG net violations after routing clock trees:
      Capacitance : {count=1, worst=[0.001pF]} avg=0.001pF sd=0.000pF
      Transition  : {count=3, worst=[0.002ns, 0.001ns, 0.001ns]} avg=0.001ns sd=0.001ns
    Clock tree state after routing clock trees:
      clock_tree clk: worst slew is leaf(0.107),trunk(0.106),top(nil), margined worst slew is leaf(0.107),trunk(0.106),top(nil)
      skew_group clk/CON: insertion delay [min=0.368, max=0.411, avg=0.390, sd=0.008], skew [0.043 vs 0.057, 100% {0.368, 0.390, 0.411}] (wid=0.049 ws=0.023) (gid=0.375 gs=0.039)
    Clock network insertion delays are now [0.368ns, 0.411ns] average 0.390ns std.dev 0.008ns
    Legalizer reserving space for clock trees... 
    Legalizer reserving space for clock trees done.
    PostConditioning... 
      Update timing... 
        Updating timing graph... 
          
#################################################################################
# Design Stage: PreRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
End delay calculation. (MEM=1366.01 CPU=0:00:03.5 REAL=0:00:03.0)
*** CDM Built up (cpu=0:00:04.4  real=0:00:04.0  mem= 1366.0M) ***
        Updating timing graph done.
        Updating latch analysis... 
        Updating latch analysis done.
      Update timing done.
      Invalidating timing
      PostConditioning active optimizations:
       - DRV fixing with cell sizing
      
      Currently running CTS, using active skew data
      Rebuilding timing graph... 
      Rebuilding timing graph done.
      Rebuilding timing graph Clock DAG stats PostConditioning before bufferablility reset:
      Rebuilding timing graph   cell counts    : b=92, i=0, cg=0, l=0, total=92
      Rebuilding timing graph   cell areas     : b=699.480um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=699.480um^2
      Rebuilding timing graph   gate capacitance : top=0.000pF, trunk=0.388pF, leaf=4.579pF, total=4.967pF
      Rebuilding timing graph   wire capacitance : top=0.000pF, trunk=0.613pF, leaf=4.168pF, total=4.781pF
      Rebuilding timing graph   wire lengths   : top=0.000um, trunk=4025.000um, leaf=24225.000um, total=28250.000um
      Rebuilding timing graph   sink capacitance : count=5024, total=4.579pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      Rebuilding timing graph Clock DAG net violations PostConditioning before bufferablility reset:
      Rebuilding timing graph   Capacitance : {count=1, worst=[0.001pF]} avg=0.001pF sd=0.000pF
      Rebuilding timing graph   Transition  : {count=3, worst=[0.002ns, 0.001ns, 0.001ns]} avg=0.001ns sd=0.001ns
      Resetting previous bufferability status on all nets so that PostConditioning will attempt to fix all clock tree violations.
      Clock DAG stats PostConditioning initial state:
        cell counts    : b=92, i=0, cg=0, l=0, total=92
        cell areas     : b=699.480um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=699.480um^2
        gate capacitance : top=0.000pF, trunk=0.388pF, leaf=4.579pF, total=4.967pF
        wire capacitance : top=0.000pF, trunk=0.613pF, leaf=4.168pF, total=4.781pF
        wire lengths   : top=0.000um, trunk=4025.000um, leaf=24225.000um, total=28250.000um
        sink capacitance : count=5024, total=4.579pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      Clock DAG net violations PostConditioning initial state:
        Capacitance : {count=1, worst=[0.001pF]} avg=0.001pF sd=0.000pF
        Transition  : {count=3, worst=[0.002ns, 0.001ns, 0.001ns]} avg=0.001ns sd=0.001ns
      Recomputing CTS skew targets... 
        Resolving skew group constraints... 
          Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 24 variables and 62 constraints; tolerance 1
        Resolving skew group constraints done.
      Recomputing CTS skew targets done.
      Fixing DRVs... 
        Fixing clock tree DRVs: 
        Fixing clock tree DRVs: .
        Fixing clock tree DRVs: ..
        Fixing clock tree DRVs: ...
        Fixing clock tree DRVs: ... 20% 
        Fixing clock tree DRVs: ... 20% .
        Fixing clock tree DRVs: ... 20% ..
        Fixing clock tree DRVs: ... 20% ...
        Fixing clock tree DRVs: ... 20% ... 40% 
        Fixing clock tree DRVs: ... 20% ... 40% .
        Fixing clock tree DRVs: ... 20% ... 40% ..
        Fixing clock tree DRVs: ... 20% ... 40% ...
        Fixing clock tree DRVs: ... 20% ... 40% ... 60% 
        Fixing clock tree DRVs: ... 20% ... 40% ... 60% .
        Fixing clock tree DRVs: ... 20% ... 40% ... 60% ..
        Fixing clock tree DRVs: ... 20% ... 40% ... 60% ...
        Fixing clock tree DRVs: ... 20% ... 40% ... 60% ... 80% 
        Fixing clock tree DRVs: ... 20% ... 40% ... 60% ... 80% .
        Fixing clock tree DRVs: ... 20% ... 40% ... 60% ... 80% ..
        Fixing clock tree DRVs: ... 20% ... 40% ... 60% ... 80% ...
        Fixing clock tree DRVs: ... 20% ... 40% ... 60% ... 80% ... 100% 
        CCOpt-PostConditioning: considered: 93, tested: 93, violation detected: 4, cannot run: 1, attempted: 3, failed: 0, sized: 3
        
        PRO Statistics: Fix DRVs (cell sizing):
        =======================================
        
        Cell changes by Net Type:
        
        ------------------------------
        Net Type    Attempted    Sized
        ------------------------------
        top             0          0
        trunk           1          1
        leaf            2          2
        ------------------------------
        Total           3          3
        ------------------------------
        
        Upsized: 3, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 6.480um^2
        Max. move: 0.000um, Min. move: 0.000um, Avg. move: 0.000um
        
        Clock DAG stats PostConditioning after DRV fixing:
          cell counts    : b=92, i=0, cg=0, l=0, total=92
          cell areas     : b=705.960um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=705.960um^2
          gate capacitance : top=0.000pF, trunk=0.391pF, leaf=4.579pF, total=4.971pF
          wire capacitance : top=0.000pF, trunk=0.613pF, leaf=4.168pF, total=4.781pF
          wire lengths   : top=0.000um, trunk=4025.000um, leaf=24225.000um, total=28250.000um
          sink capacitance : count=5024, total=4.579pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
        Clock DAG net violations PostConditioning after DRV fixing:
          Capacitance : {count=1, worst=[0.001pF]} avg=0.001pF sd=0.000pF
        Clock tree state PostConditioning after DRV fixing:
          clock_tree clk: worst slew is leaf(0.104),trunk(0.102),top(nil), margined worst slew is leaf(0.104),trunk(0.102),top(nil)
          skew_group clk/CON: insertion delay [min=0.356, max=0.411, avg=0.387, sd=0.011], skew [0.056 vs 0.057, 98.9% {0.360, 0.388, 0.411}] (wid=0.049 ws=0.023) (gid=0.375 gs=0.046)
        Clock network insertion delays are now [0.356ns, 0.411ns] average 0.387ns std.dev 0.011ns
      Fixing DRVs done.
      
      Slew Diagnostics: After DRV fixing
      ==================================
      
      Global Causes:
      
      -------------------------------------
      Cause
      -------------------------------------
      DRV fixing with buffering is disabled
      -------------------------------------
      
      Top 5 overslews:
      
      ---------------------------------
      Overslew    Causes    Driving Pin
      ---------------------------------
        (empty table)
      ---------------------------------
      
      Slew Diagnostics Counts:
      
      -------------------
      Cause    Occurences
      -------------------
        (empty table)
      -------------------
      
      Reconnecting optimized routes... 
      Reconnecting optimized routes done.
      Refining placement... 
*
* Starting clock placement refinement...
*
* First pass: Refine non-clock instances...
*
*** Starting refinePlace (0:02:06 mem=1239.0M) ***
Total net bbox length = 5.346e+05 (2.405e+05 2.941e+05) (ext = 2.178e+04)
Density distribution unevenness ratio = 0.488%
Move report: Detail placement moves 992 insts, mean move: 2.73 um, max move: 12.60 um
	Max move on inst (core_instance/mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RC_640_0): (469.80, 71.20) --> (469.80, 83.80)
	Runtime: CPU: 0:00:00.5 REAL: 0:00:00.0 MEM: 1256.5MB
Summary Report:
Instances move: 66 (out of 25629 movable)
Mean displacement: 2.92 um
Max displacement: 12.60 um (Instance: core_instance/mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RC_640_0) (469.8, 71.2) -> (469.8, 83.8)
	Length: 3 sites, height: 1 rows, site name: core, cell type: CKND1
Total net bbox length = 5.348e+05 (2.406e+05 2.942e+05) (ext = 2.178e+04)
Runtime: CPU: 0:00:00.5 REAL: 0:00:00.0 MEM: 1256.5MB
*** Finished refinePlace (0:02:06 mem=1256.5M) ***
*
* Second pass: Refine clock instances...
*
*** Starting refinePlace (0:02:06 mem=1256.5M) ***
Total net bbox length = 5.348e+05 (2.406e+05 2.942e+05) (ext = 2.178e+04)
Density distribution unevenness ratio = 0.205%
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.5 REAL: 0:00:01.0 MEM: 1262.3MB
Summary Report:
Instances move: 0 (out of 30745 movable)
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 5.348e+05 (2.406e+05 2.942e+05) (ext = 2.178e+04)
Runtime: CPU: 0:00:00.5 REAL: 0:00:01.0 MEM: 1262.3MB
*** Finished refinePlace (0:02:07 mem=1262.3M) ***
*
* No clock instances moved during refinement.
*
* Finished with clock placement refinement.
*

      Refining placement done.
      Set dirty flag on 374 insts, 12 nets
      Updating RC parasitics by calling: "extractRC -noRouteCheck"... Extraction called for design 'fullchip' of instances=63550 and nets=36897 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design fullchip.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.4  Real Time: 0:00:00.0  MEM: 1242.977M)

      Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
      Rebuilding timing graph... 
      Rebuilding timing graph done.
      Rebuilding timing graph Clock DAG stats PostConditioning final:
      Rebuilding timing graph   cell counts    : b=92, i=0, cg=0, l=0, total=92
      Rebuilding timing graph   cell areas     : b=705.960um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=705.960um^2
      Rebuilding timing graph   gate capacitance : top=0.000pF, trunk=0.391pF, leaf=4.579pF, total=4.971pF
      Rebuilding timing graph   wire capacitance : top=0.000pF, trunk=0.613pF, leaf=4.168pF, total=4.781pF
      Rebuilding timing graph   wire lengths   : top=0.000um, trunk=4025.000um, leaf=24225.000um, total=28250.000um
      Rebuilding timing graph   sink capacitance : count=5024, total=4.579pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      Rebuilding timing graph Clock DAG net violations PostConditioning final:
      Rebuilding timing graph   Capacitance : {count=1, worst=[0.001pF]} avg=0.001pF sd=0.000pF
    PostConditioning done.
Net route status summary:
  Clock:        93 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=93)
  Non-clock: 32647 (unrouted=0, trialRouted=32647, noStatus=0, routed=0, fixed=0)
(Not counting 4157 nets with <2 term connections)
    Clock DAG stats after post-conditioning:
      cell counts    : b=92, i=0, cg=0, l=0, total=92
      cell areas     : b=705.960um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=705.960um^2
      gate capacitance : top=0.000pF, trunk=0.391pF, leaf=4.579pF, total=4.971pF
      wire capacitance : top=0.000pF, trunk=0.613pF, leaf=4.168pF, total=4.781pF
      wire lengths   : top=0.000um, trunk=4025.000um, leaf=24225.000um, total=28250.000um
      sink capacitance : count=5024, total=4.579pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    Clock DAG net violations after post-conditioning:
      Capacitance : {count=1, worst=[0.001pF]} avg=0.001pF sd=0.000pF
    Clock tree state after post-conditioning:
      clock_tree clk: worst slew is leaf(0.104),trunk(0.102),top(nil), margined worst slew is leaf(0.104),trunk(0.102),top(nil)
      skew_group clk/CON: insertion delay [min=0.356, max=0.411, avg=0.387, sd=0.011], skew [0.056 vs 0.057, 98.9% {0.360, 0.388, 0.411}] (wid=0.049 ws=0.023) (gid=0.375 gs=0.046)
    Clock network insertion delays are now [0.356ns, 0.411ns] average 0.387ns std.dev 0.011ns
  Updating netlist done.
  
  Clock DAG stats at end of CTS:
  ==============================
  
  -------------------------------
  Cell type      Count    Area
  -------------------------------
  Buffers         92      705.960
  Inverters        0        0.000
  Clock Gates      0        0.000
  Clock Logic      0        0.000
  All             92      705.960
  -------------------------------
  
  
  Clock DAG wire lengths at end of CTS:
  =====================================
  
  --------------------
  Type     Wire Length
  --------------------
  Top           0.000
  Trunk      4025.000
  Leaf      24225.000
  Total     28250.000
  --------------------
  
  
  Clock DAG capacitances at end of CTS:
  =====================================
  
  --------------------------------
  Type     Gate     Wire     Total
  --------------------------------
  Top      0.000    0.000    0.000
  Trunk    0.391    0.613    1.004
  Leaf     4.579    4.168    8.747
  Total    4.971    4.781    9.751
  --------------------------------
  
  
  Clock DAG sink capacitances at end of CTS:
  ==========================================
  
  --------------------------------------------------------
  Count    Total    Average    Std. Dev.    Min      Max
  --------------------------------------------------------
  5024     4.579     0.001       0.000      0.001    0.001
  --------------------------------------------------------
  
  
  Clock DAG net violations at end of CTS:
  =======================================
  
  --------------------------------------------------------------------------
  Type           Units    Count    Average    Std. Dev.    Top 10 violations
  --------------------------------------------------------------------------
  Capacitance    pF         1       0.001       0.000      [0.001]
  --------------------------------------------------------------------------
  
  
  Clock tree summary at end of CTS:
  =================================
  
  -----------------------------------------------------
  Clock Tree        Worst Trunk Slew    Worst Leaf Slew
  -----------------------------------------------------
  clock_tree clk         0.102               0.104
  -----------------------------------------------------
  
  
  Skew group summary at end of CTS:
  =================================
  
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------
  Half-corner      Skew Group    Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skew window occupancy
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------
  WC:setup.late    clk/CON       0.356     0.411     0.056       0.057         0.023           0.020           0.387        0.011     98.9% {0.360, 0.388, 0.411}
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------
  
  Clock network insertion delays are now [0.356ns, 0.411ns] average 0.387ns std.dev 0.011ns
  
  Found a total of 0 clock tree pins with a slew violation.
  
Synthesizing clock trees done.
Connecting clock gate test enables... 
Connecting clock gate test enables done.
**WARN: (IMPCCOPT-2015):	Innovus will not update I/O latencies for the following reason(s):
 * CCOpt property update_io_latency is false

Setting all clocks to propagated mode.
CON
Resetting all latency settings from fanout cone of clock 'clk'
Resetting all latency settings from fanout cone of clock 'clk'
Clock DAG stats after update timingGraph:
  cell counts    : b=92, i=0, cg=0, l=0, total=92
  cell areas     : b=705.960um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=705.960um^2
  gate capacitance : top=0.000pF, trunk=0.391pF, leaf=4.579pF, total=4.971pF
  wire capacitance : top=0.000pF, trunk=0.613pF, leaf=4.168pF, total=4.781pF
  wire lengths   : top=0.000um, trunk=4025.000um, leaf=24225.000um, total=28250.000um
  sink capacitance : count=5024, total=4.579pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
Clock DAG net violations after update timingGraph:
  Capacitance : {count=1, worst=[0.001pF]} avg=0.001pF sd=0.000pF
Clock tree state after update timingGraph:
  clock_tree clk: worst slew is leaf(0.104),trunk(0.102),top(nil), margined worst slew is leaf(0.104),trunk(0.102),top(nil)
  skew_group clk/CON: insertion delay [min=0.356, max=0.411, avg=0.387, sd=0.011], skew [0.056 vs 0.057, 98.9% {0.360, 0.388, 0.411}] (wid=0.049 ws=0.023) (gid=0.375 gs=0.046)
Clock network insertion delays are now [0.356ns, 0.411ns] average 0.387ns std.dev 0.011ns
Logging CTS constraint violations... 
  Clock tree clk has 1 max_capacitance violation.
**WARN: (IMPCCOPT-1033):	Did not meet the max_capacitance constraint of 0.084pF below the root driver for clock_tree clk at (0.000,55.000), in power domain auto-default. Achieved capacitance of 0.085pF.
Type 'man IMPCCOPT-1033' for more detail.
Logging CTS constraint violations done.
Synthesizing clock trees with CCOpt done.
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
-powerEffort high                          # enums={none low high}, default=none, user setting
-leakageToDynamicRatio 0.5                 # float, default=1, user setting
-setupDynamicPowerViewAsDefaultView false
                                           # bool, default=false, private
WC_VIEW BC_VIEW
GigaOpt running with 1 threads.
**WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain. To avoid this message, review the floorplan, msv setting, the library setting or set manualy those cells as dont_use.
	Cell FILL1_LL, site bcore.
	Cell FILL_NW_HH, site bcore.
	Cell FILL_NW_LL, site bcore.
	Cell GFILL, site gacore.
	Cell GFILL10, site gacore.
	Cell GFILL2, site gacore.
	Cell GFILL3, site gacore.
	Cell GFILL4, site gacore.
	Cell LVLLHCD1, site bcore.
	Cell LVLLHCD2, site bcore.
	Cell LVLLHCD4, site bcore.
	Cell LVLLHCD8, site bcore.
	Cell LVLLHD1, site bcore.
	Cell LVLLHD2, site bcore.
	Cell LVLLHD4, site bcore.
	Cell LVLLHD8, site bcore.
.
**WARN: (IMPTS-403):	Delay calculation was forced to extrapolate table data outside of the characterized range. In some cases, extrapolation can reduce the accuracy of the delay calculation. You can enable more detailed reporting of these cases by enabling the command 'setDelayCalMode -reportOutBound true'.
Type 'man IMPTS-403' for more detail.
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1236.5M, totSessionCpu=0:02:12 **
*** optDesign -postCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Hold Target Slack: user slack 0
Setup Target Slack: user slack 0; extra slack 0.1
setUsefulSkewMode -noEcoRoute
**INFO: setOptMode -powerEffort high -> Total Power Opt will be called for all Setup Timing optDesign commands, with leakageToDynamicRatio 0.5.
WC_VIEW BC_VIEW
-powerEffort high                          # enums={none low high}, default=none, user setting
-leakageToDynamicRatio 0.5                 # float, default=1, user setting
-setupDynamicPowerViewAsDefaultView false
                                           # bool, default=false, private
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1236.5M)
** Profile ** Start :  cpu=0:00:00.0, mem=1236.5M
** Profile ** Other data :  cpu=0:00:00.1, mem=1236.5M
#################################################################################
# Design Stage: PreRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
End delay calculation. (MEM=1312.93 CPU=0:00:03.5 REAL=0:00:03.0)
*** CDM Built up (cpu=0:00:03.8  real=0:00:04.0  mem= 1312.9M) ***
*** Done Building Timing Graph (cpu=0:00:04.2 real=0:00:05.0 totSessionCpu=0:02:17 mem=1312.9M)
** Profile ** Overall slacks :  cpu=0:00:04.3, mem=1312.9M
** Profile ** DRVs :  cpu=0:00:00.5, mem=1312.9M

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -0.646  |
|           TNS (ns):|-729.460 |
|    Violating Paths:|  2492   |
|          All Paths:|  6712   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      1 (1)       |   -0.018   |      1 (1)       |
|   max_tran     |      1 (3)       |   -0.313   |      1 (3)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 63.169%
       (98.984% with Fillers)
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1312.9M
**optDesign ... cpu = 0:00:05, real = 0:00:05, mem = 1251.0M, totSessionCpu=0:02:17 **
** INFO : this run is activating low effort ccoptDesign flow

**WARN: (IMPOPT-3663):	Power view is not set. First setup analysis view (WC_VIEW) will be treated as power view and VT partitioning will be done on basis of leakage specified in this view. If this is incorrect, specify correct power view via command "set_power_analysis_mode -analysis_view <view_name>".

Type 'man IMPOPT-3663' for more detail.

Power view               = WC_VIEW
Number of VT partitions  = 2
Standard cells in design = 811
Instances in design      = 30745

Instance distribution across the VT partitions:

 LVT : inst = 14175 (46.1%), cells = 335 (41%)
   Lib tcbn65gpluswc        : inst = 14175 (46.1%)

 HVT : inst = 16570 (53.9%), cells = 457 (56%)
   Lib tcbn65gpluswc        : inst = 16570 (53.9%)

Reporting took 0 sec
*** Starting optimizing excluded clock nets MEM= 1252.0M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1252.0M) ***
*** Starting optimizing excluded clock nets MEM= 1252.0M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1252.0M) ***
Include MVT Delays for Hold Opt
Leakage Power Opt: re-selecting buf/inv list 
**INFO: Num dontuse cells 97, Num usable cells 844
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 97, Num usable cells 844
Begin: GigaOpt DRV Optimization
Info: 93 nets with fixed/cover wires excluded.
Info: 93 clock nets excluded from IPO operation.
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
|      max-tran     |      max-cap      |     max-fanout    |     max-length    |       |           |           |           |         |            |           |
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
|  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  WNS  |  #Buffer  | #Inverter |  #Resize  | Density |    Real    |    Mem    |
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
|     1   |     3   |     1   |      1  |     0   |     0   |     0   |     0   | -0.65 |          0|          0|          0|  98.98  |            |           |
|     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   | -0.65 |          0|          0|          1|  98.98  |   0:00:01.0|    1430.0M|
|     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   | -0.65 |          0|          0|          0|  98.98  |   0:00:02.0|    1430.0M|
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+

*** Finish DRV Fixing (cpu=0:00:02.9 real=0:00:03.0 mem=1430.0M) ***

*** Starting refinePlace (0:02:26 mem=1449.0M) ***
Total net bbox length = 5.348e+05 (2.406e+05 2.942e+05) (ext = 2.178e+04)
Density distribution unevenness ratio = 0.387%
Density distribution unevenness ratio = 0.380%
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.6 REAL: 0:00:00.0 MEM: 1469.5MB
Summary Report:
Instances move: 0 (out of 30653 movable)
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 5.348e+05 (2.406e+05 2.942e+05) (ext = 2.178e+04)
Runtime: CPU: 0:00:00.6 REAL: 0:00:00.0 MEM: 1469.5MB
*** Finished refinePlace (0:02:27 mem=1469.5M) ***
Finished re-routing un-routed nets (0:00:00.0 1469.5M)


Density : 0.9898
Max route overflow : 0.0011


*** Finish Physical Update (cpu=0:00:01.2 real=0:00:01.0 mem=1469.5M) ***
End: GigaOpt DRV Optimization
Leakage Power Opt: resetting the buf/inv selection
** Profile ** Start :  cpu=0:00:00.0, mem=1301.7M
** Profile ** Other data :  cpu=0:00:00.1, mem=1301.7M
** Profile ** Overall slacks :  cpu=0:00:00.1, mem=1303.7M
** Profile ** DRVs :  cpu=0:00:00.4, mem=1303.7M

------------------------------------------------------------
     Summary (cpu=0.14min real=0.15min mem=1301.7M)                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -0.646  |
|           TNS (ns):|-552.540 |
|    Violating Paths:|  1186   |
|          All Paths:|  6712   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 63.169%
       (98.984% with Fillers)
Routing Overflow: 0.11% H and 0.03% V
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1303.7M
**optDesign ... cpu = 0:00:16, real = 0:00:15, mem = 1301.7M, totSessionCpu=0:02:28 **
*** Timing NOT met, worst failing slack is -0.646
*** Check timing (0:00:00.0)
**INFO: Num dontuse cells 97, Num usable cells 844
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 97, Num usable cells 844
Begin: GigaOpt Optimization in TNS mode
Info: 93 nets with fixed/cover wires excluded.
Info: 93 clock nets excluded from IPO operation.
*info: 93 clock nets excluded
*info: 2 special nets excluded.
*info: 124 no-driver nets excluded.
*info: 93 nets with fixed/cover wires excluded.
** GigaOpt Optimizer WNS Slack -0.646 TNS Slack -552.540 Density 98.98
Optimizer TNS Opt
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.646|   -0.646|-552.540| -552.540|    98.98%|   0:00:00.0| 1450.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q4_reg_12_/D                                       |
|  -0.647|   -0.647|-553.071| -553.071|    98.98%|   0:00:04.0| 1457.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q7_reg_10_/D                                       |
|  -0.647|   -0.647|-552.699| -552.699|    98.98%|   0:00:01.0| 1457.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q6_reg_18_/D                                       |
|  -0.647|   -0.647|-552.514| -552.514|    98.98%|   0:00:00.0| 1457.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q6_reg_19_/D                                       |
|  -0.647|   -0.647|-552.556| -552.556|    98.98%|   0:00:01.0| 1458.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q6_reg_8_/D                                        |
|  -0.647|   -0.647|-552.476| -552.476|    98.98%|   0:00:01.0| 1458.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q2_reg_8_/D                                        |
|  -0.647|   -0.647|-552.253| -552.253|    98.98%|   0:00:00.0| 1458.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q1_reg_6_/D                                        |
|  -0.647|   -0.647|-552.237| -552.237|    98.98%|   0:00:01.0| 1458.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q0_reg_6_/D                                        |
|  -0.647|   -0.647|-552.084| -552.084|    98.98%|   0:00:00.0| 1458.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q4_reg_5_/D                                        |
|  -0.647|   -0.647|-552.013| -552.013|    98.98%|   0:00:01.0| 1458.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q3_reg_5_/D                                        |
|  -0.647|   -0.647|-552.026| -552.026|    98.98%|   0:00:00.0| 1458.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q0_reg_3_/D                                        |
|  -0.647|   -0.647|-551.985| -551.985|    98.98%|   0:00:01.0| 1458.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q3_reg_1_/D                                        |
|  -0.647|   -0.647|-551.953| -551.953|    98.98%|   0:00:00.0| 1458.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q1_reg_1_/D                                        |
|  -0.647|   -0.647|-551.948| -551.948|    98.98%|   0:00:00.0| 1458.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q1_reg_2_/D                                        |
|  -0.647|   -0.647|-551.948| -551.948|    98.98%|   0:00:00.0| 1458.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q4_reg_12_/D                                       |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:10.0 real=0:00:10.0 mem=1458.2M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:10.0 real=0:00:10.0 mem=1458.2M) ***
** GigaOpt Optimizer WNS Slack -0.647 TNS Slack -551.948 Density 98.98
*** Starting refinePlace (0:02:44 mem=1475.2M) ***
Total net bbox length = 5.348e+05 (2.406e+05 2.942e+05) (ext = 2.178e+04)
Density distribution unevenness ratio = 0.386%
Density distribution unevenness ratio = 0.380%
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.5 REAL: 0:00:00.0 MEM: 1493.8MB
Summary Report:
Instances move: 0 (out of 30650 movable)
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 5.348e+05 (2.406e+05 2.942e+05) (ext = 2.178e+04)
Runtime: CPU: 0:00:00.6 REAL: 0:00:00.0 MEM: 1493.8MB
*** Finished refinePlace (0:02:45 mem=1493.8M) ***
Finished re-routing un-routed nets (0:00:00.0 1493.8M)


Density : 0.9898
Max route overflow : 0.0011


*** Finish Physical Update (cpu=0:00:01.1 real=0:00:01.0 mem=1493.8M) ***
** GigaOpt Optimizer WNS Slack -0.647 TNS Slack -551.948 Density 98.98

*** Finish post-CTS Setup Fixing (cpu=0:00:13.3 real=0:00:14.0 mem=1493.8M) ***

End: GigaOpt Optimization in TNS mode
**INFO: Num dontuse cells 97, Num usable cells 844
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 97, Num usable cells 844
Begin: GigaOpt Optimization in WNS mode
Info: 93 nets with fixed/cover wires excluded.
Info: 93 clock nets excluded from IPO operation.
*info: 93 clock nets excluded
*info: 2 special nets excluded.
*info: 124 no-driver nets excluded.
*info: 93 nets with fixed/cover wires excluded.
** GigaOpt Optimizer WNS Slack -0.647 TNS Slack -551.948 Density 98.98
Optimizer WNS Pass 0
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.647|   -0.647|-551.948| -551.948|    98.98%|   0:00:00.0| 1458.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q4_reg_12_/D                                       |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
**INFO: Starting Blocking QThread with 1 CPU
   ____________________________________________________________________
__/ message from Blocking QThread
#################################################################################
# Design Stage: PreRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
*** Calculating scaling factor for BC_LIB libraries using the default operating condition of each library.
End delay calculation. (MEM=0 CPU=0:00:03.6 REAL=0:00:03.0)
*** CDM Built up (cpu=0:00:04.9  real=0:00:04.0  mem= 0.0M) ***
{ slack_summary { { columns { path_group } { total_neg_slack } { worst_slack } { num_of_violations } { num_of_paths } } { default { -11.785 } { -0.157 } { 268 } { 5430 } } } }

_______________________________________________________________________
skewClock sized 0 and inserted 27 insts
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.497|   -0.497|-448.637| -448.764|    98.97%|   0:00:19.0| 1492.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q7_reg_15_/D                                       |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
skewClock sized 0 and inserted 34 insts
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.320|   -0.320|-425.420| -446.961|    98.98%|   0:00:08.0| 1524.9M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_6__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/key_q_reg_13_/D                             |
|  -0.314|   -0.314|-424.958| -446.499|    98.97%|   0:00:01.0| 1543.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q4_reg_17_/D                                       |
|  -0.314|   -0.314|-423.162| -444.703|    98.97%|   0:00:03.0| 1543.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q4_reg_17_/D                                       |
|  -0.314|   -0.314|-423.240| -444.781|    98.97%|   0:00:04.0| 1524.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q4_reg_17_/D                                       |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:34.0 real=0:00:35.0 mem=1524.9M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.275|   -0.314| -21.541| -444.781|    98.97%|   0:00:00.0| 1524.9M|   WC_VIEW|  default| out[24]                                            |
|  -0.275|   -0.314| -21.541| -444.781|    98.97%|   0:00:00.0| 1524.9M|   WC_VIEW|  default| out[24]                                            |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.1 real=0:00:00.0 mem=1524.9M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:34.1 real=0:00:35.0 mem=1524.9M) ***
** GigaOpt Optimizer WNS Slack -0.314 TNS Slack -444.781 Density 98.97
*** Starting refinePlace (0:03:24 mem=1540.9M) ***
Total net bbox length = 5.351e+05 (2.408e+05 2.944e+05) (ext = 2.178e+04)
Density distribution unevenness ratio = 0.464%
Iteration  9: Total net bbox = 4.412e+05 (1.95e+05 2.47e+05)
              Est.  stn bbox = 5.522e+05 (2.47e+05 3.05e+05)
              cpu = 0:00:08.4 real = 0:00:08.0 mem = 1562.9M
Iteration 10: Total net bbox = 4.419e+05 (1.95e+05 2.47e+05)
              Est.  stn bbox = 5.520e+05 (2.47e+05 3.05e+05)
              cpu = 0:00:04.3 real = 0:00:04.0 mem = 1566.9M
Iteration 11: Total net bbox = 4.569e+05 (2.00e+05 2.57e+05)
              Est.  stn bbox = 5.671e+05 (2.52e+05 3.15e+05)
              cpu = 0:00:03.5 real = 0:00:04.0 mem = 1571.0M
Density distribution unevenness ratio = 2.787%
Move report: Timing Driven Placement moves 62999 insts, mean move: 5.98 um, max move: 298.20 um
	Max move on inst (core_instance/U1): (11.20, 420.40) --> (14.20, 125.20)
	Runtime: CPU: 0:00:16.8 REAL: 0:00:18.0 MEM: 1579.0MB
**ERROR: (IMPSP-2002):	Density too high (99.2%), stopping detail placement.
Type 'man IMPSP-2002' for more detail.
Total net bbox length = 4.763e+05 (2.178e+05 2.585e+05) (ext = 2.330e+04)
Runtime: CPU: 0:00:16.8 REAL: 0:00:18.0 MEM: 1579.0MB
*** Finished refinePlace (0:03:41 mem=1579.0M) ***
Finished re-routing un-routed nets (0:00:00.2 1579.0M)


Density : 0.9916
Max route overflow : 0.0011


*** Finish Physical Update (cpu=0:00:18.9 real=0:00:20.0 mem=1579.0M) ***
** GigaOpt Optimizer WNS Slack -0.307 TNS Slack -441.490 Density 99.16
Optimizer WNS Pass 1
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.307|   -0.307|-419.646| -441.490|    99.16%|   0:00:00.0| 1579.0M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_2__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/key_q_reg_2_/D                              |
|  -0.299|   -0.299|-416.335| -438.179|    99.14%|   0:00:05.0| 1598.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q0_reg_19_/D                                       |
|  -0.299|   -0.299|-413.771| -435.615|    99.14%|   0:00:02.0| 1598.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q0_reg_19_/D                                       |
|  -0.299|   -0.299|-413.552| -435.396|    99.14%|   0:00:05.0| 1587.1M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_4__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/key_q_reg_27_/CP                            |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
skewClock sized 0 and inserted 22 insts
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.297|   -0.313|-380.191| -403.808|    99.13%|   0:00:10.0| 1549.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q0_reg_18_/D                                       |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
skewClock sized 0 and inserted 21 insts
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.295|   -0.313|-362.960| -386.744|    99.12%|   0:00:12.0| 1553.6M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_2__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/key_q_reg_3_/D                              |
|  -0.295|   -0.313|-362.777| -386.561|    99.11%|   0:00:02.0| 1572.6M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_2__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/key_q_reg_3_/D                              |
|  -0.295|   -0.313|-362.759| -386.543|    99.11%|   0:00:00.0| 1572.6M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_2__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/key_q_reg_3_/D                              |
|  -0.295|   -0.313|-362.759| -386.543|    99.11%|   0:00:01.0| 1572.6M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_2__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/key_q_reg_3_/D                              |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:36.4 real=0:00:37.0 mem=1572.6M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.313|   -0.313| -23.784| -386.543|    99.11%|   0:00:00.0| 1572.6M|   WC_VIEW|  default| out[24]                                            |
|  -0.313|   -0.313| -23.784| -386.543|    99.11%|   0:00:00.0| 1572.6M|   WC_VIEW|  default| out[24]                                            |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.1 real=0:00:00.0 mem=1572.6M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:36.6 real=0:00:37.0 mem=1572.6M) ***
** GigaOpt Optimizer WNS Slack -0.313 TNS Slack -386.543 Density 99.11
*** Starting refinePlace (0:04:20 mem=1572.6M) ***
Total net bbox length = 4.800e+05 (2.184e+05 2.616e+05) (ext = 2.330e+04)
Density distribution unevenness ratio = 2.786%
Density distribution unevenness ratio = 2.690%
Move report: Timing Driven Placement moves 59746 insts, mean move: 2.54 um, max move: 70.20 um
	Max move on inst (core_instance/U1): (14.20, 125.20) --> (14.20, 55.00)
	Runtime: CPU: 0:00:13.2 REAL: 0:00:13.0 MEM: 1594.4MB
**ERROR: (IMPSP-2002):	Density too high (99.2%), stopping detail placement.
Type 'man IMPSP-2002' for more detail.
Total net bbox length = 4.723e+05 (2.159e+05 2.563e+05) (ext = 2.341e+04)
Runtime: CPU: 0:00:13.3 REAL: 0:00:13.0 MEM: 1594.4MB
*** Finished refinePlace (0:04:33 mem=1594.4M) ***
Finished re-routing un-routed nets (0:00:00.1 1594.4M)


Density : 0.9920
Max route overflow : 0.0011


*** Finish Physical Update (cpu=0:00:14.8 real=0:00:15.0 mem=1594.4M) ***
** GigaOpt Optimizer WNS Slack -0.313 TNS Slack -383.996 Density 99.20
Skipped Place ECO bump recovery (WNS opt)
Optimizer WNS Pass 2
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.297|   -0.313|-360.161| -383.996|    99.20%|   0:00:00.0| 1594.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q0_reg_13_/D                                       |
|  -0.293|   -0.313|-359.918| -383.754|    99.20%|   0:00:03.0| 1594.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q0_reg_13_/D                                       |
|  -0.292|   -0.313|-362.701| -386.537|    99.20%|   0:00:03.0| 1587.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q0_reg_13_/D                                       |
|  -0.292|   -0.313|-362.632| -386.467|    99.19%|   0:00:02.0| 1587.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q0_reg_13_/D                                       |
|  -0.290|   -0.313|-362.283| -386.118|    99.19%|   0:00:00.0| 1587.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -0.290|   -0.313|-367.886| -391.721|    99.18%|   0:00:07.0| 1576.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q6_reg_17_/D                                       |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:15.2 real=0:00:15.0 mem=1576.6M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.313|   -0.313| -23.835| -391.721|    99.18%|   0:00:01.0| 1576.6M|   WC_VIEW|  default| out[24]                                            |
|  -0.313|   -0.313| -23.835| -391.721|    99.18%|   0:00:00.0| 1576.6M|   WC_VIEW|  default| out[24]                                            |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.1 real=0:00:01.0 mem=1576.6M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:15.4 real=0:00:16.0 mem=1576.6M) ***
** GigaOpt Optimizer WNS Slack -0.313 TNS Slack -391.721 Density 99.18
*** Starting refinePlace (0:04:51 mem=1576.6M) ***
Total net bbox length = 4.748e+05 (2.159e+05 2.589e+05) (ext = 2.340e+04)
Density distribution unevenness ratio = 2.688%
Density distribution unevenness ratio = 2.275%
Move report: Timing Driven Placement moves 54448 insts, mean move: 1.44 um, max move: 38.80 um
	Max move on inst (core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/U1266): (383.80, 319.60) --> (375.60, 289.00)
	Runtime: CPU: 0:00:10.4 REAL: 0:00:10.0 MEM: 1595.4MB
**ERROR: (IMPSP-2002):	Density too high (99.2%), stopping detail placement.
Type 'man IMPSP-2002' for more detail.
Total net bbox length = 4.734e+05 (2.165e+05 2.569e+05) (ext = 2.337e+04)
Runtime: CPU: 0:00:10.4 REAL: 0:00:10.0 MEM: 1595.4MB
*** Finished refinePlace (0:05:01 mem=1595.4M) ***
Finished re-routing un-routed nets (0:00:00.0 1595.4M)


Density : 0.9918
Max route overflow : 0.0011


*** Finish Physical Update (cpu=0:00:11.4 real=0:00:11.0 mem=1595.4M) ***
** GigaOpt Optimizer WNS Slack -0.313 TNS Slack -391.700 Density 99.18
Recovering Place ECO bump
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.300|   -0.313|-367.824| -391.700|    99.18%|   0:00:00.0| 1595.4M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_4__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/key_q_reg_11_/D                             |
|  -0.292|   -0.313|-366.683| -390.559|    99.18%|   0:00:01.0| 1595.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q4_reg_17_/D                                       |
|  -0.284|   -0.313|-365.713| -389.590|    99.18%|   0:00:00.0| 1595.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q0_reg_12_/D                                       |
|  -0.283|   -0.313|-351.389| -375.266|    99.18%|   0:00:06.0| 1588.4M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_6__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/query_q_reg_34_/D                           |
|  -0.282|   -0.313|-344.929| -368.805|    99.18%|   0:00:01.0| 1584.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q4_reg_15_/D                                       |
|  -0.282|   -0.313|-344.913| -368.789|    99.18%|   0:00:01.0| 1584.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q4_reg_15_/D                                       |
|  -0.282|   -0.313|-344.913| -368.789|    99.18%|   0:00:00.0| 1584.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q4_reg_15_/D                                       |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:08.8 real=0:00:09.0 mem=1584.5M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.313|   -0.313| -23.877| -368.789|    99.18%|   0:00:00.0| 1584.5M|   WC_VIEW|  default| out[24]                                            |
|  -0.298|   -0.298| -23.797| -368.710|    99.18%|   0:00:00.0| 1584.5M|   WC_VIEW|  default| out[35]                                            |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.1 real=0:00:00.0 mem=1584.5M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:09.0 real=0:00:09.0 mem=1584.5M) ***
*** Starting refinePlace (0:05:12 mem=1584.5M) ***
Total net bbox length = 4.757e+05 (2.165e+05 2.591e+05) (ext = 2.335e+04)
**ERROR: (IMPSP-2002):	Density too high (99.2%), stopping detail placement.
Type 'man IMPSP-2002' for more detail.
Total net bbox length = 4.757e+05 (2.165e+05 2.591e+05) (ext = 2.335e+04)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1584.5MB
*** Finished refinePlace (0:05:12 mem=1584.5M) ***
Finished re-routing un-routed nets (0:00:00.0 1584.5M)


Density : 0.9918
Max route overflow : 0.0011


*** Finish Physical Update (cpu=0:00:00.7 real=0:00:01.0 mem=1584.5M) ***
** GigaOpt Optimizer WNS Slack -0.298 TNS Slack -368.599 Density 99.18

*** Finish post-CTS Setup Fixing (cpu=0:02:23 real=0:02:24 mem=1584.5M) ***

End: GigaOpt Optimization in WNS mode
**INFO: Num dontuse cells 97, Num usable cells 844
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 97, Num usable cells 844
Begin: GigaOpt Optimization in TNS mode
Info: 93 nets with fixed/cover wires excluded.
Info: 197 clock nets excluded from IPO operation.
*info: 197 clock nets excluded
*info: 2 special nets excluded.
*info: 124 no-driver nets excluded.
*info: 93 nets with fixed/cover wires excluded.
** GigaOpt Optimizer WNS Slack -0.298 TNS Slack -368.599 Density 99.18
Optimizer TNS Opt
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.282|   -0.298|-344.798| -368.599|    99.18%|   0:00:00.0| 1536.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q4_reg_15_/D                                       |
|  -0.282|   -0.298|-342.571| -366.372|    99.12%|   0:00:25.0| 1537.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q3_reg_18_/D                                       |
|  -0.282|   -0.298|-342.533| -366.334|    99.12%|   0:00:00.0| 1537.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q3_reg_18_/D                                       |
|  -0.282|   -0.298|-338.399| -362.201|    99.08%|   0:00:11.0| 1557.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q6_reg_16_/D                                       |
|  -0.282|   -0.298|-338.247| -362.048|    99.08%|   0:00:00.0| 1557.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q6_reg_16_/D                                       |
|  -0.282|   -0.298|-336.277| -360.079|    99.05%|   0:00:11.0| 1557.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q6_reg_18_/D                                       |
|  -0.282|   -0.298|-335.653| -359.454|    99.05%|   0:00:01.0| 1557.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q6_reg_18_/D                                       |
|  -0.282|   -0.298|-335.015| -358.817|    99.04%|   0:00:12.0| 1557.0M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_3__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/query_q_reg_6_/D                            |
|  -0.282|   -0.298|-334.619| -358.420|    99.03%|   0:00:03.0| 1557.0M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_1__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/query_q_reg_38_/D                           |
|  -0.282|   -0.298|-334.565| -358.366|    99.03%|   0:00:00.0| 1557.0M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_1__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/query_q_reg_38_/D                           |
|  -0.282|   -0.298|-333.515| -357.317|    99.03%|   0:00:04.0| 1557.0M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_6__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/query_q_reg_29_/D                           |
|  -0.282|   -0.298|-332.785| -356.586|    99.03%|   0:00:05.0| 1557.0M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_2__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/key_q_reg_51_/D                             |
|  -0.282|   -0.298|-332.668| -356.469|    99.03%|   0:00:01.0| 1557.0M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_4__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/key_q_reg_17_/D                             |
|  -0.282|   -0.298|-332.655| -356.456|    99.03%|   0:00:03.0| 1557.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q3_reg_8_/D                                        |
|  -0.282|   -0.298|-332.492| -356.293|    99.03%|   0:00:03.0| 1557.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q4_reg_18_/D                                       |
|  -0.282|   -0.298|-332.492| -356.293|    99.03%|   0:00:07.0| 1557.0M|   WC_VIEW|  reg2reg| core_instance/psum_mem_instance/memory4_reg_83_/D  |
|  -0.282|   -0.298|-332.354| -356.155|    99.03%|   0:00:02.0| 1557.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q0_reg_16_/D                                       |
|  -0.282|   -0.298|-332.332| -356.134|    99.03%|   0:00:02.0| 1557.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q0_reg_16_/D                                       |
|  -0.282|   -0.298|-332.265| -356.067|    99.03%|   0:00:01.0| 1557.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q0_reg_17_/D                                       |
|  -0.282|   -0.298|-332.248| -356.049|    99.03%|   0:00:06.0| 1537.9M|   WC_VIEW|  reg2reg| core_instance/psum_mem_instance/memory0_reg_34_/D  |
|  -0.282|   -0.298|-332.248| -356.049|    99.03%|   0:00:03.0| 1557.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q4_reg_15_/D                                       |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:01:40 real=0:01:40 mem=1557.0M) ***

*** Finished Optimize Step Cumulative (cpu=0:01:40 real=0:01:40 mem=1557.0M) ***
** GigaOpt Optimizer WNS Slack -0.298 TNS Slack -356.049 Density 99.03
*** Starting refinePlace (0:06:57 mem=1573.0M) ***
Total net bbox length = 4.758e+05 (2.166e+05 2.592e+05) (ext = 2.335e+04)
Density distribution unevenness ratio = 2.310%
Density distribution unevenness ratio = 2.163%
Move report: Timing Driven Placement moves 50350 insts, mean move: 1.19 um, max move: 35.80 um
	Max move on inst (core_instance/ofifo_inst/col_idx_6__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1g/FE_RC_19_0): (319.60, 184.60) --> (337.40, 166.60)
	Runtime: CPU: 0:00:09.4 REAL: 0:00:09.0 MEM: 1593.8MB
**ERROR: (IMPSP-2002):	Density too high (99.0%), stopping detail placement.
Type 'man IMPSP-2002' for more detail.
Total net bbox length = 4.732e+05 (2.164e+05 2.569e+05) (ext = 2.337e+04)
Runtime: CPU: 0:00:09.4 REAL: 0:00:09.0 MEM: 1593.8MB
*** Finished refinePlace (0:07:07 mem=1593.8M) ***
Finished re-routing un-routed nets (0:00:00.0 1593.8M)


Density : 0.9903
Max route overflow : 0.0011


*** Finish Physical Update (cpu=0:00:10.3 real=0:00:10.0 mem=1593.8M) ***
** GigaOpt Optimizer WNS Slack -0.298 TNS Slack -355.100 Density 99.03

*** Finish post-CTS Setup Fixing (cpu=0:01:51 real=0:01:51 mem=1593.8M) ***

End: GigaOpt Optimization in TNS mode
Info: 93 nets with fixed/cover wires excluded.
Info: 197 clock nets excluded from IPO operation.
[NR-eagl] honorMsvRouteConstraint: false
[NR-eagl] honorClockSpecNDR      : 0
[NR-eagl] minRouteLayer          : 2
[NR-eagl] maxRouteLayer          : 4
[NR-eagl] numTracksPerClockWire  : 0
[NR-eagl] Layer1 has no routable track
[NR-eagl] Layer2 has single uniform track structure
[NR-eagl] Layer3 has single uniform track structure
[NR-eagl] Layer4 has single uniform track structure
[NR-eagl] numRoutingBlks=0 numInstBlks=0 numPGBlocks=8312 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eagl] numPreroutedNet = 93  numPreroutedWires = 16141
[NR-eagl] Read numTotalNets=32804  numIgnoredNets=93
[NR-eagl] There are 104 clock nets ( 104 with NDR ).
[NR-eagl] ============ Routing rule table ============
[NR-eagl] Rule id 0. Nets 32594 
[NR-eagl] id=0  routeTrackId=0  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eagl] Pitch:  L1=360  L2=400  L3=400  L4=400
[NR-eagl] Rule id 1. Nets 104 
[NR-eagl] id=1  routeTrackId=0  extraSpace=1  numShields=0  maxHorDemand=2  maxVerDemand=2
[NR-eagl] Pitch:  L1=720  L2=800  L3=800  L4=800
[NR-eagl] ========================================
[NR-eagl] 
[NR-eagl] Layer group 1: route 104 net(s) in layer range [3, 4]
[NR-eagl] earlyGlobalRoute overflow of layer group 1: 0.07% H + 0.01% V. EstWL: 4.446000e+02um
[NR-eagl] 
[NR-eagl] Layer group 2: route 32594 net(s) in layer range [2, 4]
[NR-eagl] earlyGlobalRoute overflow of layer group 2: 0.34% H + 0.26% V. EstWL: 5.256504e+05um
[NR-eagl] 
[NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.14% H + 0.07% V
[NR-eagl] Overflow after earlyGlobalRoute 0.22% H + 0.08% V
[NR-eagl] Layer1(M1)(F) length: 1.160000e+01um, number of vias: 108533
[NR-eagl] Layer2(M2)(V) length: 1.830590e+05um, number of vias: 143429
[NR-eagl] Layer3(M3)(H) length: 2.640428e+05um, number of vias: 13648
[NR-eagl] Layer4(M4)(V) length: 1.267742e+05um, number of vias: 0
[NR-eagl] Total length: 5.738877e+05um, number of vias: 265610
[NR-eagl] End Peak syMemory usage = 1382.2 MB
[NR-eagl] Early Global Router Kernel+IO runtime : 1.32 seconds
Extraction called for design 'fullchip' of instances=63614 and nets=32930 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design fullchip.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.4  Real Time: 0:00:00.0  MEM: 1376.996M)
Compute RC Scale Done ...
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
#################################################################################
# Design Stage: PreRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
End delay calculation. (MEM=1467.83 CPU=0:00:03.6 REAL=0:00:04.0)
*** CDM Built up (cpu=0:00:04.7  real=0:00:05.0  mem= 1467.8M) ***
Begin: GigaOpt postEco DRV Optimization
Info: 93 nets with fixed/cover wires excluded.
Info: 197 clock nets excluded from IPO operation.
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
|      max-tran     |      max-cap      |     max-fanout    |     max-length    |       |           |           |           |         |            |           |
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
|  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  WNS  |  #Buffer  | #Inverter |  #Resize  | Density |    Real    |    Mem    |
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
|     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   | -0.30 |          0|          0|          0|  99.03  |            |           |
|     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   | -0.30 |          0|          0|          0|  99.03  |   0:00:00.0|    1544.1M|
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+

*** Finish DRV Fixing (cpu=0:00:00.7 real=0:00:01.0 mem=1544.1M) ***

End: GigaOpt postEco DRV Optimization
GigaOpt: WNS changes after routing: -0.283 -> -0.283 (bump = 0.0)
Begin: GigaOpt postEco optimization
Info: 93 nets with fixed/cover wires excluded.
Info: 197 clock nets excluded from IPO operation.
*info: 197 clock nets excluded
*info: 2 special nets excluded.
*info: 124 no-driver nets excluded.
*info: 93 nets with fixed/cover wires excluded.
** GigaOpt Optimizer WNS Slack -0.305 TNS Slack -340.221 Density 99.03
Optimizer WNS Pass 0
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.281|   -0.305|-315.418| -340.221|    99.03%|   0:00:00.0| 1559.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q4_reg_17_/D                                       |
|  -0.275|   -0.305|-312.879| -337.682|    99.03%|   0:00:01.0| 1559.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q2_reg_18_/D                                       |
|  -0.271|   -0.305|-312.371| -337.173|    99.03%|   0:00:01.0| 1559.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q4_reg_17_/D                                       |
|  -0.271|   -0.305|-311.794| -336.597|    99.03%|   0:00:01.0| 1559.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q4_reg_17_/D                                       |
|  -0.271|   -0.305|-311.784| -336.587|    99.03%|   0:00:00.0| 1559.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q4_reg_17_/D                                       |
|  -0.271|   -0.305|-311.784| -336.587|    99.03%|   0:00:00.0| 1559.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q4_reg_17_/D                                       |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:02.5 real=0:00:03.0 mem=1559.4M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.305|   -0.305| -24.803| -336.587|    99.03%|   0:00:00.0| 1559.4M|   WC_VIEW|  default| out[35]                                            |
|  -0.305|   -0.305| -24.803| -336.587|    99.03%|   0:00:00.0| 1559.4M|   WC_VIEW|  default| out[35]                                            |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.1 real=0:00:00.0 mem=1559.4M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:02.7 real=0:00:03.0 mem=1559.4M) ***
** GigaOpt Optimizer WNS Slack -0.305 TNS Slack -336.587 Density 99.03
*** Starting refinePlace (0:07:26 mem=1559.4M) ***
Total net bbox length = 4.756e+05 (2.164e+05 2.593e+05) (ext = 2.336e+04)
**ERROR: (IMPSP-2002):	Density too high (99.0%), stopping detail placement.
Type 'man IMPSP-2002' for more detail.
Total net bbox length = 4.756e+05 (2.164e+05 2.593e+05) (ext = 2.336e+04)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1559.4MB
*** Finished refinePlace (0:07:26 mem=1559.4M) ***
Finished re-routing un-routed nets (0:00:00.0 1559.4M)


Density : 0.9903
Max route overflow : 0.0022


*** Finish Physical Update (cpu=0:00:00.6 real=0:00:00.0 mem=1559.4M) ***
** GigaOpt Optimizer WNS Slack -0.305 TNS Slack -336.587 Density 99.03

*** Finish post-CTS Setup Fixing (cpu=0:00:03.8 real=0:00:04.0 mem=1559.4M) ***

End: GigaOpt postEco optimization
GigaOpt: WNS changes after postEco optimization: -0.283 -> -0.274 (bump = -0.009)
GigaOpt: Skipping nonLegal postEco optimization
Design TNS changes after trial route: -355.000 -> -336.487
Begin: GigaOpt TNS recovery
Info: 93 nets with fixed/cover wires excluded.
Info: 197 clock nets excluded from IPO operation.
*info: 197 clock nets excluded
*info: 2 special nets excluded.
*info: 124 no-driver nets excluded.
*info: 93 nets with fixed/cover wires excluded.
** GigaOpt Optimizer WNS Slack -0.305 TNS Slack -336.587 Density 99.03
Optimizer TNS Opt
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.271|   -0.305|-311.784| -336.587|    99.03%|   0:00:00.0| 1559.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q4_reg_17_/D                                       |
|  -0.271|   -0.305|-298.810| -323.613|    99.03%|   0:00:02.0| 1559.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q4_reg_17_/D                                       |
|  -0.271|   -0.305|-298.808| -323.611|    99.03%|   0:00:01.0| 1559.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q4_reg_17_/D                                       |
|  -0.271|   -0.305|-295.533| -320.335|    99.04%|   0:00:01.0| 1559.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q2_reg_18_/D                                       |
|  -0.271|   -0.305|-284.867| -309.670|    99.04%|   0:00:02.0| 1559.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q2_reg_18_/D                                       |
|  -0.271|   -0.305|-284.656| -309.458|    99.04%|   0:00:00.0| 1559.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q2_reg_18_/D                                       |
|  -0.271|   -0.305|-284.501| -309.303|    99.04%|   0:00:00.0| 1559.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q2_reg_18_/D                                       |
|  -0.271|   -0.305|-284.424| -309.227|    99.04%|   0:00:00.0| 1559.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q2_reg_18_/D                                       |
|  -0.271|   -0.305|-281.531| -306.334|    99.05%|   0:00:02.0| 1559.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q0_reg_12_/D                                       |
|  -0.271|   -0.305|-281.380| -306.183|    99.05%|   0:00:00.0| 1559.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q0_reg_12_/D                                       |
|  -0.271|   -0.305|-275.535| -300.337|    99.06%|   0:00:02.0| 1559.4M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_1__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/key_q_reg_47_/D                             |
|  -0.271|   -0.305|-268.746| -293.549|    99.07%|   0:00:01.0| 1559.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q3_reg_18_/D                                       |
|  -0.271|   -0.305|-268.700| -293.503|    99.07%|   0:00:00.0| 1559.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q3_reg_18_/D                                       |
|  -0.271|   -0.305|-262.268| -287.071|    99.08%|   0:00:02.0| 1559.4M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_4__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/key_q_reg_42_/D                             |
|  -0.271|   -0.305|-260.155| -284.958|    99.08%|   0:00:00.0| 1559.4M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_4__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/key_q_reg_42_/D                             |
|  -0.271|   -0.305|-254.592| -279.395|    99.09%|   0:00:01.0| 1559.4M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_6__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/key_q_reg_26_/D                             |
|  -0.271|   -0.305|-254.570| -279.373|    99.09%|   0:00:01.0| 1559.4M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_6__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/key_q_reg_26_/D                             |
|  -0.271|   -0.305|-253.425| -278.228|    99.10%|   0:00:01.0| 1559.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q1_reg_15_/D                                       |
|  -0.271|   -0.305|-253.229| -278.032|    99.10%|   0:00:01.0| 1559.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q1_reg_15_/D                                       |
|  -0.271|   -0.305|-253.174| -277.977|    99.10%|   0:00:00.0| 1559.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q1_reg_15_/D                                       |
|  -0.271|   -0.305|-249.882| -274.685|    99.11%|   0:00:02.0| 1559.4M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_2__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/key_q_reg_33_/D                             |
|  -0.271|   -0.305|-249.697| -274.500|    99.11%|   0:00:00.0| 1559.4M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_2__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/key_q_reg_33_/D                             |
|  -0.271|   -0.305|-249.676| -274.479|    99.11%|   0:00:00.0| 1559.4M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_2__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/key_q_reg_33_/D                             |
|  -0.271|   -0.305|-246.370| -271.172|    99.12%|   0:00:02.0| 1559.4M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_4__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/key_q_reg_13_/D                             |
|  -0.271|   -0.305|-246.290| -271.092|    99.12%|   0:00:01.0| 1559.4M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_4__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/key_q_reg_13_/D                             |
|  -0.271|   -0.305|-245.624| -270.426|    99.13%|   0:00:01.0| 1559.4M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_7__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/key_q_reg_50_/D                             |
|  -0.271|   -0.305|-245.573| -270.376|    99.13%|   0:00:01.0| 1559.4M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_7__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/key_q_reg_50_/D                             |
|  -0.271|   -0.305|-244.999| -269.801|    99.13%|   0:00:02.0| 1559.4M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_7__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/key_q_reg_54_/D                             |
|  -0.271|   -0.305|-244.966| -269.769|    99.13%|   0:00:00.0| 1559.4M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_7__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/key_q_reg_54_/D                             |
|  -0.271|   -0.305|-244.941| -269.744|    99.13%|   0:00:00.0| 1559.4M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_7__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/key_q_reg_54_/D                             |
|  -0.271|   -0.305|-243.866| -268.669|    99.14%|   0:00:02.0| 1559.4M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_3__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/query_q_reg_45_/D                           |
|  -0.271|   -0.305|-242.745| -267.547|    99.15%|   0:00:01.0| 1559.4M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_4__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/query_q_reg_56_/D                           |
|  -0.271|   -0.305|-242.719| -267.522|    99.15%|   0:00:00.0| 1559.4M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_4__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/query_q_reg_56_/D                           |
|  -0.271|   -0.305|-242.222| -267.024|    99.16%|   0:00:01.0| 1559.4M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_2__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/query_q_reg_28_/D                           |
|  -0.271|   -0.305|-242.005| -266.808|    99.16%|   0:00:01.0| 1559.4M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_2__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/query_q_reg_22_/D                           |
|  -0.271|   -0.305|-241.034| -265.836|    99.16%|   0:00:01.0| 1559.4M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_7__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/query_q_reg_30_/D                           |
|  -0.271|   -0.305|-240.661| -265.464|    99.16%|   0:00:01.0| 1559.4M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_2__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/query_q_reg_3_/D                            |
|  -0.271|   -0.305|-240.577| -265.379|    99.17%|   0:00:00.0| 1559.4M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_2__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/query_q_reg_3_/D                            |
|  -0.271|   -0.305|-240.396| -265.199|    99.17%|   0:00:01.0| 1559.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q5_reg_15_/D                                       |
|  -0.271|   -0.305|-239.896| -264.698|    99.16%|   0:00:00.0| 1559.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q7_reg_16_/D                                       |
|  -0.271|   -0.305|-239.743| -264.546|    99.16%|   0:00:01.0| 1559.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q0_reg_16_/D                                       |
|  -0.271|   -0.305|-239.686| -264.489|    99.17%|   0:00:01.0| 1559.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q2_reg_6_/D                                        |
|  -0.271|   -0.305|-239.683| -264.485|    99.17%|   0:00:00.0| 1559.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q2_reg_10_/D                                       |
|  -0.271|   -0.305|-239.683| -264.485|    99.17%|   0:00:00.0| 1559.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q4_reg_17_/D                                       |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:35.8 real=0:00:36.0 mem=1559.4M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.305|   -0.305| -24.803| -264.485|    99.17%|   0:00:00.0| 1559.4M|   WC_VIEW|  default| out[35]                                            |
|  -0.305|   -0.305| -24.143| -263.826|    99.18%|   0:00:01.0| 1559.4M|   WC_VIEW|  default| out[17]                                            |
|  -0.305|   -0.305| -23.940| -263.623|    99.18%|   0:00:00.0| 1559.4M|   WC_VIEW|  default| out[10]                                            |
|  -0.305|   -0.305| -23.889| -263.572|    99.18%|   0:00:00.0| 1559.4M|   WC_VIEW|  default| out[28]                                            |
|  -0.305|   -0.305| -23.833| -263.515|    99.18%|   0:00:00.0| 1559.4M|   WC_VIEW|  default| out[23]                                            |
|  -0.305|   -0.305| -23.773| -263.456|    99.18%|   0:00:00.0| 1559.4M|   WC_VIEW|  default| out[55]                                            |
|  -0.305|   -0.305| -23.570| -263.252|    99.18%|   0:00:00.0| 1559.4M|   WC_VIEW|  default| out[91]                                            |
|  -0.305|   -0.305| -23.098| -262.781|    99.18%|   0:00:00.0| 1559.4M|   WC_VIEW|  default| out[117]                                           |
|  -0.305|   -0.305| -22.440| -262.123|    99.19%|   0:00:00.0| 1559.4M|   WC_VIEW|  default| out[147]                                           |
|  -0.305|   -0.305| -21.465| -261.147|    99.20%|   0:00:01.0| 1559.4M|   WC_VIEW|  default| out[142]                                           |
|  -0.305|   -0.305| -20.825| -260.508|    99.21%|   0:00:00.0| 1559.4M|   WC_VIEW|  default| out[130]                                           |
|  -0.305|   -0.305| -20.578| -260.260|    99.22%|   0:00:00.0| 1559.4M|   WC_VIEW|  default| out[66]                                            |
|  -0.305|   -0.305| -20.530| -260.213|    99.22%|   0:00:00.0| 1559.4M|   WC_VIEW|  default| out[88]                                            |
|  -0.305|   -0.305| -20.530| -260.213|    99.22%|   0:00:00.0| 1559.4M|   WC_VIEW|  default| out[35]                                            |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:02.2 real=0:00:02.0 mem=1559.4M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:38.1 real=0:00:38.0 mem=1559.4M) ***
** GigaOpt Optimizer WNS Slack -0.305 TNS Slack -260.213 Density 99.22
*** Starting refinePlace (0:08:09 mem=1559.4M) ***
Total net bbox length = 4.760e+05 (2.165e+05 2.595e+05) (ext = 2.334e+04)
**ERROR: (IMPSP-2002):	Density too high (99.2%), stopping detail placement.
Type 'man IMPSP-2002' for more detail.
Total net bbox length = 4.760e+05 (2.165e+05 2.595e+05) (ext = 2.334e+04)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1559.4MB
*** Finished refinePlace (0:08:09 mem=1559.4M) ***
Finished re-routing un-routed nets (0:00:00.0 1559.4M)


Density : 0.9922
Max route overflow : 0.0022


*** Finish Physical Update (cpu=0:00:00.7 real=0:00:01.0 mem=1559.4M) ***
** GigaOpt Optimizer WNS Slack -0.305 TNS Slack -260.213 Density 99.22

*** Finish post-CTS Setup Fixing (cpu=0:00:39.2 real=0:00:39.0 mem=1559.4M) ***

End: GigaOpt TNS recovery
*** Steiner Routed Nets: 0.137%; Threshold: 100; Threshold for Hold: 100
Re-routed 0 nets
Begin: GigaOpt Optimization in post-eco TNS mode
Info: 93 nets with fixed/cover wires excluded.
Info: 197 clock nets excluded from IPO operation.
*info: 197 clock nets excluded
*info: 2 special nets excluded.
*info: 124 no-driver nets excluded.
*info: 93 nets with fixed/cover wires excluded.
** GigaOpt Optimizer WNS Slack -0.305 TNS Slack -260.213 Density 99.22
Optimizer TNS Opt
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.271|   -0.305|-239.683| -260.213|    99.22%|   0:00:00.0| 1559.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q4_reg_17_/D                                       |
|  -0.271|   -0.305|-239.683| -260.213|    99.22%|   0:00:02.0| 1559.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q7_reg_10_/D                                       |
|  -0.271|   -0.305|-239.683| -260.213|    99.22%|   0:00:00.0| 1559.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q2_reg_16_/D                                       |
|  -0.271|   -0.305|-239.683| -260.213|    99.22%|   0:00:01.0| 1559.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q4_reg_17_/D                                       |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:03.1 real=0:00:03.0 mem=1559.4M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.305|   -0.305| -20.530| -260.213|    99.22%|   0:00:00.0| 1559.4M|   WC_VIEW|  default| out[35]                                            |
|  -0.305|   -0.305| -20.530| -260.213|    99.22%|   0:00:00.0| 1559.4M|   WC_VIEW|  default| out[147]                                           |
|  -0.305|   -0.305| -20.530| -260.213|    99.22%|   0:00:00.0| 1559.4M|   WC_VIEW|  default| out[35]                                            |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.1 real=0:00:00.0 mem=1559.4M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:03.3 real=0:00:03.0 mem=1559.4M) ***
** GigaOpt Optimizer WNS Slack -0.305 TNS Slack -260.213 Density 99.22

*** Finish post-CTS Setup Fixing (cpu=0:00:03.7 real=0:00:04.0 mem=1559.4M) ***

End: GigaOpt Optimization in post-eco TNS mode
**optDesign ... cpu = 0:06:04, real = 0:06:04, mem = 1399.5M, totSessionCpu=0:08:16 **
** Profile ** Start :  cpu=0:00:00.0, mem=1399.5M
** Profile ** Other data :  cpu=0:00:00.1, mem=1399.5M
** Profile ** Overall slacks :  cpu=0:00:00.2, mem=1407.5M
** Profile ** DRVs :  cpu=0:00:00.4, mem=1407.5M

------------------------------------------------------------
        Before Power Reclaim                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.305  | -0.271  | -0.305  |
|           TNS (ns):|-260.214 |-239.683 | -20.530 |
|    Violating Paths:|  1920   |  1760   |   160   |
|          All Paths:|  6712   |  5406   |  5730   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 63.404%
       (99.218% with Fillers)
Routing Overflow: 0.22% H and 0.08% V
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1407.5M
Info: 93 nets with fixed/cover wires excluded.
Info: 197 clock nets excluded from IPO operation.
WC_VIEW BC_VIEW

Power Net Detected:
    Voltage	    Name
    0.00V	    VSS
    0.90V	    VDD

Begin Power Analysis

    0.00V	    VSS
    0.90V	    VDD

Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1135.91MB/1135.91MB)

Begin Processing Timing Window Data for Power Calculation

clk(1000MHz) Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1143.93MB/1143.93MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1143.96MB/1143.96MB)

Begin Processing Signal Activity


Starting Levelizing
2025-Mar-02 00:02:32 (2025-Mar-02 08:02:32 GMT)
2025-Mar-02 00:02:32 (2025-Mar-02 08:02:32 GMT): 10%
2025-Mar-02 00:02:32 (2025-Mar-02 08:02:32 GMT): 20%
2025-Mar-02 00:02:32 (2025-Mar-02 08:02:32 GMT): 30%
2025-Mar-02 00:02:33 (2025-Mar-02 08:02:33 GMT): 40%
2025-Mar-02 00:02:33 (2025-Mar-02 08:02:33 GMT): 50%
2025-Mar-02 00:02:33 (2025-Mar-02 08:02:33 GMT): 60%
2025-Mar-02 00:02:33 (2025-Mar-02 08:02:33 GMT): 70%
2025-Mar-02 00:02:33 (2025-Mar-02 08:02:33 GMT): 80%
2025-Mar-02 00:02:33 (2025-Mar-02 08:02:33 GMT): 90%

Finished Levelizing
2025-Mar-02 00:02:33 (2025-Mar-02 08:02:33 GMT)

Starting Activity Propagation
2025-Mar-02 00:02:33 (2025-Mar-02 08:02:33 GMT)
2025-Mar-02 00:02:33 (2025-Mar-02 08:02:33 GMT): 10%
2025-Mar-02 00:02:33 (2025-Mar-02 08:02:33 GMT): 20%

Finished Activity Propagation
2025-Mar-02 00:02:34 (2025-Mar-02 08:02:34 GMT)
Ended Processing Signal Activity: (cpu=0:00:01, real=0:00:01, mem(process/total)=1150.11MB/1150.11MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 0
      # of cell(s) missing leakage table: 0
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------



Starting Calculating power
2025-Mar-02 00:02:34 (2025-Mar-02 08:02:34 GMT)
 ... Calculating switching power
2025-Mar-02 00:02:34 (2025-Mar-02 08:02:34 GMT): 10%
2025-Mar-02 00:02:34 (2025-Mar-02 08:02:34 GMT): 20%
2025-Mar-02 00:02:34 (2025-Mar-02 08:02:34 GMT): 30%
2025-Mar-02 00:02:34 (2025-Mar-02 08:02:34 GMT): 40%
2025-Mar-02 00:02:34 (2025-Mar-02 08:02:34 GMT): 50%
 ... Calculating internal and leakage power
2025-Mar-02 00:02:35 (2025-Mar-02 08:02:35 GMT): 60%
2025-Mar-02 00:02:35 (2025-Mar-02 08:02:35 GMT): 70%
2025-Mar-02 00:02:36 (2025-Mar-02 08:02:36 GMT): 80%
2025-Mar-02 00:02:37 (2025-Mar-02 08:02:37 GMT): 90%

Finished Calculating power
2025-Mar-02 00:02:37 (2025-Mar-02 08:02:37 GMT)
Ended Power Computation: (cpu=0:00:03, real=0:00:03, mem(process/total)=1150.42MB/1150.42MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1150.42MB/1150.42MB)

Ended Power Analysis: (cpu=0:00:05, real=0:00:05, mem(process/total)=1150.45MB/1150.45MB)

Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 15.23-s045_1 (64bit) 04/22/2016 12:32 (Linux 2.6.18-194.el5)
*	
*
* 	Date & Time:	2025-Mar-02 00:02:37 (2025-Mar-02 08:02:37 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: fullchip
*
*	Liberty Libraries used:
*	        WC_VIEW: /home/linux/ieng6/ee260bwi25/ttalapaneni/ece260_project_Part1_PnR/placement.enc.dat/libs/mmmc/tcbn65gpluswc.lib
*
*	Power Domain used:
*		Rail:        VDD 	Voltage:        0.9
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs
*
*       report_power
*
-----------------------------------------------------------------------------------------


Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:       83.00325578 	   64.7535%
Total Switching Power:      43.46333853 	   33.9072%
Total Leakage Power:         1.71679890 	    1.3393%
Total Power:               128.18339317
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                         41.88       3.079       0.309       45.27       35.31
Macro                                  0           0      0.3343      0.3343      0.2608
IO                                     0           0           0           0           0
Combinational                      37.05        32.3       1.046        70.4       54.92
Clock (Combinational)              4.071       8.087     0.02766       12.19       9.506
Clock (Sequential)                     0           0           0           0           0
-----------------------------------------------------------------------------------------
Total                                 83       43.46       1.717       128.2         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9         83       43.46       1.717       128.2         100


Clock                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
clk                                4.071       8.087     0.02766       12.19       9.506
-----------------------------------------------------------------------------------------
Total                              4.071       8.087     0.02766       12.19       9.506
-----------------------------------------------------------------------------------------
 
 
-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
* 		Highest Average Power: core_instance/ofifo_inst/col_idx_4__fifo_instance/FE_USKC5161_CTS_4 (CKBD16): 	    0.1599
* 		Highest Leakage Power: core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/U1312 (FA1D4): 	  0.000265
* 		Total Cap: 	2.19762e-10 F
* 		Total instances in design: 63605
* 		Total instances in design with no power:     0
*                Total instances in design with no activty:     0

* 		Total Fillers and Decap: 32805
-----------------------------------------------------------------------------------------
 
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total)=1155.62MB/1155.62MB)

Begin: Power Optimization
Reclaim Optimization WNS Slack -0.305  TNS Slack -260.213 Density 99.22
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    99.22%|        -|  -0.305|-260.213|   0:00:00.0| 1556.3M|
|    99.22%|        0|  -0.305|-260.213|   0:00:04.0| 1556.3M|
|    99.22%|        0|  -0.305|-260.213|   0:00:12.0| 1556.3M|
|    99.18%|       56|  -0.305|-259.844|   0:00:21.0| 1552.4M|
|    99.18%|        2|  -0.305|-259.844|   0:00:01.0| 1552.4M|
|    98.73%|     1987|  -0.305|-258.917|   0:00:16.0| 1555.4M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack -0.305  TNS Slack -258.917 Density 98.73
** Finished Core Power Optimization (cpu = 0:00:54.9) (real = 0:00:55.0) **
Executing incremental physical updates
*** Starting refinePlace (0:09:18 mem=1521.1M) ***
Total net bbox length = 4.760e+05 (2.165e+05 2.595e+05) (ext = 2.334e+04)
Density distribution unevenness ratio = 2.183%
Density distribution unevenness ratio = 2.072%
Move report: Timing Driven Placement moves 46851 insts, mean move: 1.01 um, max move: 30.40 um
	Max move on inst (core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1354): (441.40, 193.60) --> (416.40, 199.00)
	Runtime: CPU: 0:00:08.8 REAL: 0:00:09.0 MEM: 1521.1MB
Density distribution unevenness ratio = 2.077%
Move report: Detail placement moves 57609 insts, mean move: 2.14 um, max move: 47.00 um
	Max move on inst (core_instance/mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_RC_4357_0): (338.80, 404.20) --> (346.20, 443.80)
	Runtime: CPU: 0:00:02.4 REAL: 0:00:02.0 MEM: 1482.9MB
Summary Report:
Instances move: 29638 (out of 30642 movable)
Mean displacement: 2.81 um
Max displacement: 47.80 um (Instance: core_instance/mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_RC_4357_0) (338, 404.2) -> (346.2, 443.8)
	Length: 3 sites, height: 1 rows, site name: core, cell type: CKND1
Total net bbox length = 5.248e+05 (2.452e+05 2.795e+05) (ext = 2.317e+04)
Runtime: CPU: 0:00:11.3 REAL: 0:00:11.0 MEM: 1482.9MB
*** Finished refinePlace (0:09:30 mem=1482.9M) ***
Checking setup slack degradation ...
Info: 93 nets with fixed/cover wires excluded.
Info: 197 clock nets excluded from IPO operation.
Info: 93 nets with fixed/cover wires excluded.
Info: 197 clock nets excluded from IPO operation.
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.305|   -0.305|-258.917| -258.917|    98.73%|   0:00:00.0| 1574.5M|   WC_VIEW|  default| out[35]                                            |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish post-CTS Optimize Step (cpu=0:00:00.3 real=0:00:00.0 mem=1574.5M) ***

*** Finish post-CTS Setup Fixing (cpu=0:00:00.6 real=0:00:01.0 mem=1574.5M) ***

Begin Power Analysis

    0.00V	    VSS
    0.90V	    VDD
Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1243.47MB/1243.47MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1243.47MB/1243.47MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1243.47MB/1243.47MB)

Begin Processing Signal Activity


Starting Levelizing
2025-Mar-02 00:03:50 (2025-Mar-02 08:03:50 GMT)
2025-Mar-02 00:03:50 (2025-Mar-02 08:03:50 GMT): 10%
2025-Mar-02 00:03:50 (2025-Mar-02 08:03:50 GMT): 20%
2025-Mar-02 00:03:50 (2025-Mar-02 08:03:50 GMT): 30%
2025-Mar-02 00:03:50 (2025-Mar-02 08:03:50 GMT): 40%
2025-Mar-02 00:03:50 (2025-Mar-02 08:03:50 GMT): 50%
2025-Mar-02 00:03:50 (2025-Mar-02 08:03:50 GMT): 60%
2025-Mar-02 00:03:50 (2025-Mar-02 08:03:50 GMT): 70%
2025-Mar-02 00:03:50 (2025-Mar-02 08:03:50 GMT): 80%
2025-Mar-02 00:03:50 (2025-Mar-02 08:03:50 GMT): 90%

Finished Levelizing
2025-Mar-02 00:03:50 (2025-Mar-02 08:03:50 GMT)

Starting Activity Propagation
2025-Mar-02 00:03:50 (2025-Mar-02 08:03:50 GMT)
2025-Mar-02 00:03:50 (2025-Mar-02 08:03:50 GMT): 10%
2025-Mar-02 00:03:50 (2025-Mar-02 08:03:50 GMT): 20%

Finished Activity Propagation
2025-Mar-02 00:03:51 (2025-Mar-02 08:03:51 GMT)
Ended Processing Signal Activity: (cpu=0:00:01, real=0:00:01, mem(process/total)=1243.48MB/1243.48MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 0
      # of cell(s) missing leakage table: 0
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------



Starting Calculating power
2025-Mar-02 00:03:51 (2025-Mar-02 08:03:51 GMT)
 ... Calculating switching power
2025-Mar-02 00:03:51 (2025-Mar-02 08:03:51 GMT): 10%
2025-Mar-02 00:03:51 (2025-Mar-02 08:03:51 GMT): 20%
2025-Mar-02 00:03:51 (2025-Mar-02 08:03:51 GMT): 30%
2025-Mar-02 00:03:51 (2025-Mar-02 08:03:51 GMT): 40%
2025-Mar-02 00:03:51 (2025-Mar-02 08:03:51 GMT): 50%
 ... Calculating internal and leakage power
2025-Mar-02 00:03:52 (2025-Mar-02 08:03:52 GMT): 60%
2025-Mar-02 00:03:52 (2025-Mar-02 08:03:52 GMT): 70%
2025-Mar-02 00:03:53 (2025-Mar-02 08:03:53 GMT): 80%
2025-Mar-02 00:03:54 (2025-Mar-02 08:03:54 GMT): 90%

Finished Calculating power
2025-Mar-02 00:03:54 (2025-Mar-02 08:03:54 GMT)
Ended Power Computation: (cpu=0:00:03, real=0:00:03, mem(process/total)=1243.48MB/1243.48MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1243.48MB/1243.48MB)

Ended Power Analysis: (cpu=0:00:05, real=0:00:05, mem(process/total)=1243.48MB/1243.48MB)

Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 15.23-s045_1 (64bit) 04/22/2016 12:32 (Linux 2.6.18-194.el5)
*	
*
* 	Date & Time:	2025-Mar-02 00:03:54 (2025-Mar-02 08:03:54 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: fullchip
*
*	Liberty Libraries used:
*	        WC_VIEW: /home/linux/ieng6/ee260bwi25/ttalapaneni/ece260_project_Part1_PnR/placement.enc.dat/libs/mmmc/tcbn65gpluswc.lib
*
*	Power Domain used:
*		Rail:        VDD 	Voltage:        0.9
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs
*
*       report_power
*
-----------------------------------------------------------------------------------------


Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:       82.24218606 	   64.7923%
Total Switching Power:      43.00136006 	   33.8775%
Total Leakage Power:         1.68841904 	    1.3302%
Total Power:               126.93196510
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                          41.9       3.062       0.309       45.27       35.66
Macro                                  0           0      0.3343      0.3343      0.2634
IO                                     0           0           0           0           0
Combinational                      36.27       31.85       1.017       69.14       54.47
Clock (Combinational)              4.071       8.087     0.02766       12.19         9.6
Clock (Sequential)                     0           0           0           0           0
-----------------------------------------------------------------------------------------
Total                              82.24          43       1.688       126.9         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9      82.24          43       1.688       126.9         100


Clock                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
clk                                4.071       8.087     0.02766       12.19         9.6
-----------------------------------------------------------------------------------------
Total                              4.071       8.087     0.02766       12.19         9.6
-----------------------------------------------------------------------------------------
 
 
-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
* 		Highest Average Power: core_instance/ofifo_inst/col_idx_4__fifo_instance/FE_USKC5161_CTS_4 (CKBD16): 	    0.1599
* 		Highest Leakage Power: core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/U1312 (FA1D4): 	  0.000265
* 		Total Cap: 	2.17723e-10 F
* 		Total instances in design: 63539
* 		Total instances in design with no power:     0
*                Total instances in design with no activty:     0

* 		Total Fillers and Decap: 32805
-----------------------------------------------------------------------------------------
 
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total)=1243.48MB/1243.48MB)

*** Finished Leakage Power Optimization (cpu=0:01:17, real=0:01:17, mem=1411.76M, totSessionCpu=0:09:40).
Extraction called for design 'fullchip' of instances=63539 and nets=32855 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design fullchip.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.4  Real Time: 0:00:00.0  MEM: 1393.215M)
doiPBLastSyncSlave
#################################################################################
# Design Stage: PreRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
End delay calculation. (MEM=1473.69 CPU=0:00:03.6 REAL=0:00:04.0)
*** CDM Built up (cpu=0:00:04.9  real=0:00:05.0  mem= 1473.7M) ***

Begin Power Analysis

    0.00V	    VSS
    0.90V	    VDD
Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1186.47MB/1186.47MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1186.47MB/1186.47MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1186.47MB/1186.47MB)

Begin Processing Signal Activity


Starting Activity Propagation
2025-Mar-02 00:04:01 (2025-Mar-02 08:04:01 GMT)
2025-Mar-02 00:04:01 (2025-Mar-02 08:04:01 GMT): 10%
2025-Mar-02 00:04:02 (2025-Mar-02 08:04:02 GMT): 20%

Finished Activity Propagation
2025-Mar-02 00:04:02 (2025-Mar-02 08:04:02 GMT)
Ended Processing Signal Activity: (cpu=0:00:00, real=0:00:01, mem(process/total)=1186.96MB/1186.96MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 0
      # of cell(s) missing leakage table: 0
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------



Starting Calculating power
2025-Mar-02 00:04:02 (2025-Mar-02 08:04:02 GMT)
 ... Calculating switching power
2025-Mar-02 00:04:02 (2025-Mar-02 08:04:02 GMT): 10%
2025-Mar-02 00:04:02 (2025-Mar-02 08:04:02 GMT): 20%
2025-Mar-02 00:04:02 (2025-Mar-02 08:04:02 GMT): 30%
2025-Mar-02 00:04:02 (2025-Mar-02 08:04:02 GMT): 40%
2025-Mar-02 00:04:03 (2025-Mar-02 08:04:03 GMT): 50%
 ... Calculating internal and leakage power
2025-Mar-02 00:04:03 (2025-Mar-02 08:04:03 GMT): 60%
2025-Mar-02 00:04:04 (2025-Mar-02 08:04:04 GMT): 70%
2025-Mar-02 00:04:05 (2025-Mar-02 08:04:05 GMT): 80%
2025-Mar-02 00:04:05 (2025-Mar-02 08:04:05 GMT): 90%

Finished Calculating power
2025-Mar-02 00:04:06 (2025-Mar-02 08:04:06 GMT)
Ended Power Computation: (cpu=0:00:03, real=0:00:03, mem(process/total)=1186.96MB/1186.96MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1186.96MB/1186.96MB)

Ended Power Analysis: (cpu=0:00:04, real=0:00:04, mem(process/total)=1186.96MB/1186.96MB)

Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 15.23-s045_1 (64bit) 04/22/2016 12:32 (Linux 2.6.18-194.el5)
*	
*
* 	Date & Time:	2025-Mar-02 00:04:06 (2025-Mar-02 08:04:06 GMT)
*
*----------------------------------------------------------------------------------------

*

*	Design: fullchip

*

*	Liberty Libraries used: 

*	        WC_VIEW: /home/linux/ieng6/ee260bwi25/ttalapaneni/ece260_project_Part1_PnR/placement.enc.dat/libs/mmmc/tcbn65gpluswc.lib

*

*	Power Domain used: 

*		Rail:        VDD 	Voltage:        0.9 

*

*	Power Units = 1mW

*

*	Time Units = 1e-09 secs 

*

*       report_power -outfile ./timingReports/fullchip_postCTS.power

*

-----------------------------------------------------------------------------------------



Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:       82.24134150 	   64.7921%
Total Switching Power:      43.00136006 	   33.8777%
Total Leakage Power:         1.68841904 	    1.3302%
Total Power:               126.93112056
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                          41.9       3.062       0.309       45.27       35.66
Macro                                  0           0      0.3343      0.3343      0.2634
IO                                     0           0           0           0           0
Combinational                      36.27       31.85       1.017       69.14       54.47
Clock (Combinational)              4.071       8.087     0.02766       12.19         9.6
Clock (Sequential)                     0           0           0           0           0
-----------------------------------------------------------------------------------------
Total                              82.24          43       1.688       126.9         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9      82.24          43       1.688       126.9         100


Clock                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
clk                                4.071       8.087     0.02766       12.19         9.6
-----------------------------------------------------------------------------------------
Total                              4.071       8.087     0.02766       12.19         9.6
-----------------------------------------------------------------------------------------
Total leakage power = 1.68842 mW
Cell usage statistics:  
Library tcbn65gpluswc , 63539 cells ( 100.000000%) , 1.68842 mW ( 100.000000% ) 
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total)=1189.97MB/1189.97MB)


Output file is ./timingReports/fullchip_postCTS.power.
<optDesign CMD> Restore Using all VT Cells
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:07:40, real = 0:07:39, mem = 1409.1M, totSessionCpu=0:09:52 **
** Profile ** Start :  cpu=0:00:00.0, mem=1409.1M
** Profile ** Other data :  cpu=0:00:00.1, mem=1409.1M
** Profile ** Overall slacks :  cpu=0:00:00.3, mem=1419.1M
** Profile ** Total reports :  cpu=0:00:00.9, mem=1411.1M
** Profile ** DRVs :  cpu=0:00:00.5, mem=1411.1M

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.305  | -0.271  | -0.305  |
|           TNS (ns):|-260.050 |-239.309 | -20.740 |
|    Violating Paths:|  1917   |  1757   |   160   |
|          All Paths:|  6712   |  5406   |  5730   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 62.920%
       (98.735% with Fillers)
Routing Overflow: 0.22% H and 0.08% V
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1411.1M
**optDesign ... cpu = 0:07:41, real = 0:07:41, mem = 1409.1M, totSessionCpu=0:09:53 **
*** Finished optDesign ***
Removing temporary dont_use automatically set for cells with technology sites with no row.
Set place::cacheFPlanSiteMark to 0

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPTS-403            1  Delay calculation was forced to extrapol...
WARNING   IMPEXT-3442          7  The version of the capacitance table fil...
ERROR     IMPSP-2002           8  Density too high (%.1f%%), stopping deta...
WARNING   IMPOPT-3663          1  Power view is not set. First setup analy...
WARNING   IMPOPT-3564          1  The following cells are set dont_use tem...
WARNING   IMPCCOPT-1033        1  Did not meet the max_capacitance constra...
WARNING   IMPCCOPT-2231        4  CCOpt data structures have been affected...
WARNING   IMPCCOPT-2015        2  %s will not update I/O latencies for the...
*** Message Summary: 17 warning(s), 8 error(s)

**ccopt_design ... cpu = 0:09:35, real = 0:09:34, mem = 1373.8M, totSessionCpu=0:09:54 **
<CMD> set_propagated_clock [all_clocks]
<CMD> optDesign -postCTS -hold
GigaOpt running with 1 threads.
-powerEffort high                          # enums={none low high}, default=none, user setting
-leakageToDynamicRatio 0.5                 # float, default=1, user setting
-setupDynamicPowerViewAsDefaultView false
                                           # bool, default=false, private
WC_VIEW BC_VIEW
**WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain. To avoid this message, review the floorplan, msv setting, the library setting or set manualy those cells as dont_use.
	Cell FILL1_LL, site bcore.
	Cell FILL_NW_HH, site bcore.
	Cell FILL_NW_LL, site bcore.
	Cell GFILL, site gacore.
	Cell GFILL10, site gacore.
	Cell GFILL2, site gacore.
	Cell GFILL3, site gacore.
	Cell GFILL4, site gacore.
	Cell LVLLHCD1, site bcore.
	Cell LVLLHCD2, site bcore.
	Cell LVLLHCD4, site bcore.
	Cell LVLLHCD8, site bcore.
	Cell LVLLHD1, site bcore.
	Cell LVLLHD2, site bcore.
	Cell LVLLHD4, site bcore.
	Cell LVLLHD8, site bcore.
.
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1379.9M, totSessionCpu=0:09:55 **
*** optDesign -postCTS ***
DRC Margin: user margin 0.0
Hold Target Slack: user slack 0
Setup Target Slack: user slack 0;
setUsefulSkewMode -noEcoRoute
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1379.9M)
DEL0 does not have usable cells
 This may be because it is dont_use, or because it has no LEF.
 **WARN: (IMPOPT-3080):	All delay cells are dont_use. Buffers will be used to fix hold violations.
Type 'man IMPOPT-3080' for more detail.
All-RC-Corners-Per-Net-In-Memory is turned ON...
GigaOpt Hold Optimizer is used
Include MVT Delays for Hold Opt
<optDesign CMD> fixhold  no -lvt Cells
**INFO: Num dontuse cells 396, Num usable cells 545
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 396, Num usable cells 545
Starting initialization (fixHold) cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=0:09:56 mem=1379.9M ***
**INFO: Starting Blocking QThread with 1 CPU
   ____________________________________________________________________
__/ message from Blocking QThread
#################################################################################
# Design Stage: PreRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
*** Calculating scaling factor for BC_LIB libraries using the default operating condition of each library.
End delay calculation. (MEM=0 CPU=0:00:03.8 REAL=0:00:04.0)
*** CDM Built up (cpu=0:00:04.1  real=0:00:04.0  mem= 0.0M) ***
*** Done Building Timing Graph (cpu=0:00:04.7 real=0:00:04.0 totSessionCpu=0:00:10.9 mem=0.0M)

Active hold views:
 BC_VIEW
  Dominating endpoints: 0
  Dominating TNS: -0.000

Done building cte hold timing graph (fixHold) cpu=0:00:05.9 real=0:00:06.0 totSessionCpu=0:00:10.9 mem=0.0M ***
** Profile ** Start :  cpu=0:00:00.0, mem=0.0M
** Profile ** Overall slacks :  cpu=0:00:00.2, mem=0.0M
Done building hold timer [42544 node(s), 67077 edge(s), 1 view(s)] (fixHold) cpu=0:00:07.6 real=0:00:07.0 totSessionCpu=0:00:12.6 mem=0.0M ***

_______________________________________________________________________
Done building cte setup timing graph (fixHold) cpu=0:00:08.2 real=0:00:09.0 totSessionCpu=0:10:04 mem=1379.9M ***
** Profile ** Start :  cpu=0:00:00.0, mem=1379.9M
** Profile ** Overall slacks :  cpu=0:00:00.2, mem=1387.9M
Restoring autoHoldViews:  BC_VIEW
** Profile ** Start :  cpu=0:00:00.0, mem=1387.9M
** Profile ** Other data :  cpu=0:00:00.1, mem=1387.9M
** Profile ** DRVs :  cpu=0:00:00.3, mem=1387.9M

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW
Hold  views included:
 BC_VIEW

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.305  | -0.271  | -0.305  |
|           TNS (ns):|-260.050 |-239.309 | -20.740 |
|    Violating Paths:|  1917   |  1757   |   160   |
|          All Paths:|  6712   |  5406   |  5730   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.379  | -0.105  | -0.379  |
|           TNS (ns):|-240.140 | -4.420  |-237.327 |
|    Violating Paths:|  1441   |   139   |  1358   |
|          All Paths:|  5430   |  5406   |  2432   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 62.920%
       (98.735% with Fillers)
Routing Overflow: 0.22% H and 0.08% V
------------------------------------------------------------

*Info: minBufDelay = 55.1 ps, libStdDelay = 14.2 ps, minBufSize = 5760000 (4.0)
*Info: worst delay setup view: WC_VIEW
**optDesign ... cpu = 0:00:12, real = 0:00:13, mem = 1389.9M, totSessionCpu=0:10:07 **
*info: Run optDesign holdfix with 1 thread.
Info: 93 nets with fixed/cover wires excluded.
Info: 197 clock nets excluded from IPO operation.

*** Starting Core Fixing (fixHold) cpu=0:00:11.9 real=0:00:13.0 totSessionCpu=0:10:08 mem=1574.7M density=98.735% ***

Phase I ......
Executing transform: ECO Safe Resize
**Info: Stopping hold fixing due to density exceeding max design density 95.000%
===========================================================================================
  Phase 1 : Step 1 Iter 0 Summary (ECO Safe Resize)
------------------------------------------------------------------------------------------
 Hold WNS :      -0.3792
      TNS :    -240.1386
      #VP :         1441
  Density :      98.735%
------------------------------------------------------------------------------------------
 cpu=0:00:12.3 real=0:00:14.0 totSessionCpu=0:10:08 mem=1574.7M
===========================================================================================

Executing transform: AddBuffer + LegalResize
**Info: Stopping hold fixing due to density exceeding max design density 95.000%
===========================================================================================
  Phase 1 : Step 2 Iter 0 Summary (AddBuffer + LegalResize)
------------------------------------------------------------------------------------------
 Hold WNS :      -0.3792
      TNS :    -240.1386
      #VP :         1441
  Density :      98.735%
------------------------------------------------------------------------------------------
 cpu=0:00:12.4 real=0:00:14.0 totSessionCpu=0:10:08 mem=1574.7M
===========================================================================================


*** Finished Core Fixing (fixHold) cpu=0:00:12.6 real=0:00:14.0 totSessionCpu=0:10:08 mem=1574.7M density=98.735% ***
*info:


=======================================================================
                Reasons for remaining hold violations
=======================================================================
*info: Total 2327 net(s) have violated hold timing slacks.

Buffering failure reasons
------------------------------------------------

Resizing failure reasons
------------------------------------------------

*info: net names were printed out to logv file

*** Finish Post CTS Hold Fixing (cpu=0:00:12.7 real=0:00:14.0 totSessionCpu=0:10:08 mem=1574.7M density=98.735%) ***
<optDesign CMD> Restore Using all VT Cells
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:14, real = 0:00:14, mem = 1409.1M, totSessionCpu=0:10:09 **
** Profile ** Start :  cpu=0:00:00.0, mem=1409.1M
** Profile ** Other data :  cpu=0:00:00.1, mem=1409.1M
**INFO: Starting Blocking QThread with 1 CPU
   ____________________________________________________________________
__/ message from Blocking QThread
#################################################################################
# Design Stage: PreRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
*** Calculating scaling factor for BC_LIB libraries using the default operating condition of each library.
End delay calculation. (MEM=0 CPU=0:00:04.1 REAL=0:00:04.0)
*** CDM Built up (cpu=0:00:04.4  real=0:00:05.0  mem= 0.0M) ***
*** Done Building Timing Graph (cpu=0:00:05.0 real=0:00:05.0 totSessionCpu=0:00:18.3 mem=0.0M)
** Profile ** Overall slacks :  cpu=0:0-9:00.0, mem=0.0M
** Profile ** Total reports :  cpu=0:00:00.3, mem=0.0M

_______________________________________________________________________
** Profile ** Overall slacks :  cpu=0:00:06.3, mem=1417.1M
** Profile ** Total reports :  cpu=0:00:00.9, mem=1409.1M
** Profile ** DRVs :  cpu=0:00:00.5, mem=1409.1M

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 
Hold  views included:
 BC_VIEW

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.305  | -0.271  | -0.305  |
|           TNS (ns):|-260.050 |-239.309 | -20.740 |
|    Violating Paths:|  1917   |  1757   |   160   |
|          All Paths:|  6712   |  5406   |  5730   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.379  | -0.105  | -0.379  |
|           TNS (ns):|-240.140 | -4.420  |-237.327 |
|    Violating Paths:|  1441   |   139   |  1358   |
|          All Paths:|  5430   |  5406   |  2432   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 62.920%
       (98.735% with Fillers)
Routing Overflow: 0.22% H and 0.08% V
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1409.1M
**optDesign ... cpu = 0:00:21, real = 0:00:23, mem = 1407.1M, totSessionCpu=0:10:16 **
*** Finished optDesign ***
Removing temporary dont_use automatically set for cells with technology sites with no row.
<CMD> saveDesign cts.enc
Writing Netlist "cts.enc.dat.tmp/fullchip.v.gz" ...
Saving AAE Data ...
Saving /home/linux/ieng6/ee260bwi25/ttalapaneni/ece260_project_Part1_PnR/placement.enc.dat/scheduling_file.cts in cts.enc.dat/scheduling_file.cts
Saving preference file cts.enc.dat.tmp/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
Saving floorplan file ...
Saving Drc markers ...
... No Drc file written since there is no markers found.
Saving placement file ...
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.5 real=0:00:01.0 mem=1407.1M) ***
Saving DEF file ...
Saving rc congestion map cts.enc.dat.tmp/fullchip.congmap.gz ...
**ERROR: (IMPOAX-142):	Could not open shared library libinnovusoax22.so : /acsnfs3/software/cadence-innovus152/tools/lib/64bit/libcdsSkillPcell.so: undefined symbol: _ZTIN12OpenAccess_413oaFSComponentE

**ERROR: (IMPOAX-142):	Could not open shared library libcdsSkillPcell.so : (null)

**ERROR: (IMPSYT-6245):	Error , while saving MS constraint file.
Cmin Cmax
Generated self-contained design cts.enc.dat.tmp

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
ERROR     IMPSYT-6245          1  Error %s, while saving MS constraint fil...
ERROR     IMPOAX-142           2  %s                                       
*** Message Summary: 0 warning(s), 3 error(s)

<CMD> restoreDesign /home/linux/ieng6/ee260bwi25/ttalapaneni/ece260_project_Part1_PnR/route.enc.dat fullchip
exclude_path_collection 0
Resetting process node dependent CCOpt properties.
Reset to color id 0 for core_instance (core_col8_bw8_bw_psum20_pr8) and all their descendants.
Free PSO.
Reset cap table.
Cleaning up the current multi-corner RC extraction setup.
Resetting process node dependent CCOpt properties.
**ERROR: (IMPOAX-820):	The OA features are disabled in the current session of Innovus because the oax shared library could not be loaded properly. This could be because your installation was not properly configured. To enable OA features, exit the current session and re-launch Innovus either after fixing your installation by running the Configure Installation phase, or after setting the OA_HOME variable to point to a proper OA installation. Check the "OpenAccess Installation and Configuration Guide" manual for more information.

**ERROR: (IMPOAX-850):	oaxCleanupData command cannot be run as OA features are disabled in this session.
Set DBUPerIGU to 1000.
Set net toggle Scale Factor to 1.00
Set Shrink Factor to 1.00000
Set net toggle Scale Factor to 1.00
Set Shrink Factor to 1.00000
Set net toggle Scale Factor to 1.00
Set Shrink Factor to 1.00000

*** Memory Usage v#1 (Current mem = 1345.527M, initial mem = 149.258M) ***


Info (SM2C): Status of key globals:
	 MMMC-by-default flow     : 1
	 Default MMMC objs envvar : 0
	 Data portability         : 0
	 MMMC PV Emulation        : 0
	 MMMC debug               : 0
	 Init_Design flow         : 1


	 CTE SM2C global          : false
	 Reporting view filter    : false
Set Default Input Pin Transition as 0.1 ps.
**WARN: (GLOBAL-100):	Global 'timing_enable_default_delay_arc' has become obsolete. It will be removed in the next release.
**ERROR: (IMPOAX-820):	The OA features are disabled in the current session of Innovus because the oax shared library could not be loaded properly. This could be because your installation was not properly configured. To enable OA features, exit the current session and re-launch Innovus either after fixing your installation by running the Configure Installation phase, or after setting the OA_HOME variable to point to a proper OA installation. Check the "OpenAccess Installation and Configuration Guide" manual for more information.

**ERROR: (IMPOAX-850):	oaxCreateCdsLibArray command cannot be run as OA features are disabled in this session.
Cmin Cmax

Loading LEF file /home/linux/ieng6/ee260bwi25/ttalapaneni/ece260_project_Part1_PnR/route.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef ...
WARNING (LEFPARS-2007): NAMESCASESENSITIVE statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/ttalapaneni/ece260_project_Part1_PnR/route.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 28.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/ttalapaneni/ece260_project_Part1_PnR/route.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 867.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/ttalapaneni/ece260_project_Part1_PnR/route.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 877.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/ttalapaneni/ece260_project_Part1_PnR/route.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1014.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/ttalapaneni/ece260_project_Part1_PnR/route.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1024.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/ttalapaneni/ece260_project_Part1_PnR/route.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1161.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/ttalapaneni/ece260_project_Part1_PnR/route.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1171.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/ttalapaneni/ece260_project_Part1_PnR/route.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1308.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/ttalapaneni/ece260_project_Part1_PnR/route.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1318.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/ttalapaneni/ece260_project_Part1_PnR/route.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1372.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/ttalapaneni/ece260_project_Part1_PnR/route.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1383.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/ttalapaneni/ece260_project_Part1_PnR/route.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1604.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/ttalapaneni/ece260_project_Part1_PnR/route.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1614.
WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/ttalapaneni/ece260_project_Part1_PnR/route.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1769.
WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/ttalapaneni/ece260_project_Part1_PnR/route.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1771.
WARNING (LEFPARS-2021): turn-via is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/ttalapaneni/ece260_project_Part1_PnR/route.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1772.
WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/ttalapaneni/ece260_project_Part1_PnR/route.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1776.
WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/ttalapaneni/ece260_project_Part1_PnR/route.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1778.
WARNING (LEFPARS-2021): turn-via is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/ttalapaneni/ece260_project_Part1_PnR/route.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1779.
WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/ttalapaneni/ece260_project_Part1_PnR/route.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1783.
Set DBUPerIGU to M2 pitch 400.
**WARN: (IMPLF-200):	Pin 'I' in macro 'ANTENNA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.

viaInitial starts at Sun Mar  2 00:05:02 2025
viaInitial ends at Sun Mar  2 00:05:02 2025
Loading view definition file from /home/linux/ieng6/ee260bwi25/ttalapaneni/ece260_project_Part1_PnR/route.enc.dat/viewDefinition.tcl
Reading WC_LIB timing library '/home/linux/ieng6/ee260bwi25/public/PDKdata/lib/tcbn65gpluswc.lib' ...
Read 811 cells in library 'tcbn65gpluswc' 
Reading BC_LIB timing library '/home/linux/ieng6/ee260bwi25/public/PDKdata/lib/tcbn65gplusbc.lib' ...
Read 811 cells in library 'tcbn65gplusbc' 
*** End library_loading (cpu=0.00min, mem=0.0M, fe_cpu=10.45min, fe_real=11.10min, fe_mem=1105.6M) ***
*** Begin netlist parsing (mem=1105.6M) ***
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR4D4' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR4D4' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR4D2' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR4D2' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR4D1' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR4D1' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR4D0' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR4D0' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3D4' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3D4' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3D2' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3D2' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3D1' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3D1' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3D0' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3D0' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2D4' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2D4' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2D2' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2D2' is defined in LEF but not in the timing library.
**WARN: (EMS-27):	Message (IMPVL-159) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
Created 811 new cells from 2 timing libraries.
Reading netlist ...
Backslashed names will retain backslash and a trailing blank character.
Reading verilog netlist '/home/linux/ieng6/ee260bwi25/ttalapaneni/ece260_project_Part1_PnR/route.enc.dat/fullchip.v.gz'

*** Memory Usage v#1 (Current mem = 1105.574M, initial mem = 149.258M) ***
*** End netlist parsing (cpu=0:00:00.3, real=0:00:00.0, mem=1105.6M) ***
Set top cell to fullchip.
Hooked 1622 DB cells to tlib cells.
Starting recursive module instantiation check.
No recursion found.
Building hierarchical netlist for Cell fullchip ...
*** Netlist is unique.
** info: there are 1752 modules.
** info: there are 30775 stdCell insts.

*** Memory Usage v#1 (Current mem = 1115.574M, initial mem = 149.258M) ***
*info: set bottom ioPad orient R0
**WARN: (IMPFP-3961):	The techSite 'dcore' has no related cells in LEF/OA library. Cannot make calculations for this site type unless cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'ccore' has no related cells in LEF/OA library. Cannot make calculations for this site type unless cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 
Set Default Input Pin Transition as 0.1 ps.
Loading preference file /home/linux/ieng6/ee260bwi25/ttalapaneni/ece260_project_Part1_PnR/route.enc.dat/gui.pref.tcl ...
Applying the recommended capacitance filtering threshold values for 65nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.1.
	These values will be used by all post-route extraction engines, including tQuantus, IQRC and Quantus QRC extraction.
	Capacitance filtering mode(-capFilterMode option of the setExtractRCMode) is 'relAndCoup' for all engines.
	The accuracy mode for postRoute effortLevel low extraction will be set to 'high'.
	Default value for EffortLevel(-effortLevel option of the setExtractRCMode) in postRoute extraction mode will be 'medium' if Quantus QRC technology file is specified else 'low'.
Updating process node dependent CCOpt properties for the 65nm process node.
**WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command setNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
Stripe will break at block ring.
**WARN: analysis view BC_VIEW not found, use default_view_setup
Initializing multi-corner RC extraction with 2 active RC Corners ...
Reading Capacitance Table File /home/linux/ieng6/ee260bwi25/ttalapaneni/ece260_project_Part1_PnR/route.enc.dat/libs/mmmc/cln65g+_1p08m+alrdl_top2_cworst.captable ...
**WARN: (IMPEXT-2760):	Layer M9 specified in the cap table is ignored because it is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
**WARN: (IMPEXT-2771):	Via VIA_8 specified in the cap table is ignored because its top layer, M9, is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
**WARN: (IMPEXT-2801):	Resistance values are not provided in the Cap Table. Sheet resistance defined in the LEF file will be used.
**WARN: (IMPEXT-2710):	Basic Cap table for layer M9 is ignored because the layer is not specified in the technology LEF file.
Reading Capacitance Table File /home/linux/ieng6/ee260bwi25/ttalapaneni/ece260_project_Part1_PnR/route.enc.dat/libs/mmmc/cln65g+_1p08m+alrdl_top2_cbest.captable ...
**WARN: (IMPEXT-2760):	Layer M9 specified in the cap table is ignored because it is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
**WARN: (IMPEXT-2771):	Via VIA_8 specified in the cap table is ignored because its top layer, M9, is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
**WARN: (IMPEXT-2801):	Resistance values are not provided in the Cap Table. Sheet resistance defined in the LEF file will be used.
**WARN: (IMPEXT-2710):	Basic Cap table for layer M9 is ignored because the layer is not specified in the technology LEF file.
Importing multi-corner RC tables ... 
Summary of Active RC-Corners : 
 
 Analysis View: WC_VIEW
    RC-Corner Name        : Cmax
    RC-Corner Index       : 0
    RC-Corner Temperature : 125 Celsius
    RC-Corner Cap Table   : '/home/linux/ieng6/ee260bwi25/ttalapaneni/ece260_project_Part1_PnR/route.enc.dat/libs/mmmc/cln65g+_1p08m+alrdl_top2_cworst.captable'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
 
 Analysis View: BC_VIEW
    RC-Corner Name        : Cmin
    RC-Corner Index       : 1
    RC-Corner Temperature : -40 Celsius
    RC-Corner Cap Table   : '/home/linux/ieng6/ee260bwi25/ttalapaneni/ece260_project_Part1_PnR/route.enc.dat/libs/mmmc/cln65g+_1p08m+alrdl_top2_cbest.captable'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
*Info: initialize multi-corner CTS.
Reading timing constraints file '/home/linux/ieng6/ee260bwi25/ttalapaneni/ece260_project_Part1_PnR/route.enc.dat/mmmc/modes/CON/CON.sdc' ...
Current (total cpu=0:10:28, real=0:11:07, peak res=892.7M, current mem=1212.0M)
fullchip
INFO (CTE): Constraints read successfully.
Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=602.4M, current mem=1221.7M)
Current (total cpu=0:10:28, real=0:11:07, peak res=892.7M, current mem=1221.7M)
Total number of combinational cells: 492
Total number of sequential cells: 303
Total number of tristate cells: 11
Total number of level shifter cells: 0
Total number of power gating cells: 0
Total number of isolation cells: 0
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
List of usable buffers: BUFFD1 BUFFD0 BUFFD2 BUFFD3 BUFFD4 BUFFD6 BUFFD8 BUFFD12 BUFFD16 CKBD1 CKBD0 CKBD2 CKBD3 CKBD4 CKBD6 CKBD8 CKBD12 CKBD16
Total number of usable buffers: 18
List of unusable buffers: BUFFD20 BUFFD24 CKBD20 CKBD24 GBUFFD1 GBUFFD3 GBUFFD2 GBUFFD4 GBUFFD8
Total number of unusable buffers: 9
List of usable inverters: CKND1 CKND0 CKND2 CKND3 CKND4 CKND6 CKND8 CKND12 CKND16 INVD1 INVD0 INVD2 INVD3 INVD4 INVD6 INVD8 INVD12 INVD16
Total number of usable inverters: 18
List of unusable inverters: CKND20 CKND24 GINVD2 GINVD1 GINVD4 GINVD3 GINVD8 INVD20 INVD24
Total number of unusable inverters: 9
List of identified usable delay cells:
Total number of identified usable delay cells: 0
List of identified unusable delay cells: DEL0 DEL005 DEL01 DEL015 DEL02 DEL1 DEL2 DEL3 DEL4
Total number of identified unusable delay cells: 9
All delay cells are dont_use. Buffers will be used to fix hold violations.
**WARN: (IMPOPT-3058):	Cell tcbn65gplusbc/AN2D1 already has a dont_use attribute false.
Type 'man IMPOPT-3058' for more detail.
**WARN: (IMPOPT-3058):	Cell tcbn65gpluswc/AN2D1 already has a dont_use attribute false.
Type 'man IMPOPT-3058' for more detail.
**WARN: (IMPOPT-3058):	Cell tcbn65gplusbc/AN2D2 already has a dont_use attribute false.
Type 'man IMPOPT-3058' for more detail.
**WARN: (IMPOPT-3058):	Cell tcbn65gpluswc/AN2D2 already has a dont_use attribute false.
Type 'man IMPOPT-3058' for more detail.
**WARN: (IMPOPT-3058):	Cell tcbn65gplusbc/AN2D4 already has a dont_use attribute false.
Type 'man IMPOPT-3058' for more detail.
**WARN: (IMPOPT-3058):	Cell tcbn65gpluswc/AN2D4 already has a dont_use attribute false.
Type 'man IMPOPT-3058' for more detail.
**WARN: (IMPOPT-3058):	Cell tcbn65gplusbc/AN2D8 already has a dont_use attribute false.
Type 'man IMPOPT-3058' for more detail.
**WARN: (IMPOPT-3058):	Cell tcbn65gpluswc/AN2D8 already has a dont_use attribute false.
Type 'man IMPOPT-3058' for more detail.
**WARN: (IMPOPT-3058):	Cell tcbn65gplusbc/AN2XD1 already has a dont_use attribute false.
Type 'man IMPOPT-3058' for more detail.
**WARN: (IMPOPT-3058):	Cell tcbn65gpluswc/AN2XD1 already has a dont_use attribute false.
Type 'man IMPOPT-3058' for more detail.
**WARN: (IMPOPT-3058):	Cell tcbn65gplusbc/AN3D2 already has a dont_use attribute false.
Type 'man IMPOPT-3058' for more detail.
**WARN: (IMPOPT-3058):	Cell tcbn65gpluswc/AN3D2 already has a dont_use attribute false.
Type 'man IMPOPT-3058' for more detail.
**WARN: (IMPOPT-3058):	Cell tcbn65gplusbc/AN3D4 already has a dont_use attribute false.
Type 'man IMPOPT-3058' for more detail.
**WARN: (IMPOPT-3058):	Cell tcbn65gpluswc/AN3D4 already has a dont_use attribute false.
Type 'man IMPOPT-3058' for more detail.
**WARN: (IMPOPT-3058):	Cell tcbn65gplusbc/AN3D8 already has a dont_use attribute false.
Type 'man IMPOPT-3058' for more detail.
**WARN: (IMPOPT-3058):	Cell tcbn65gpluswc/AN3D8 already has a dont_use attribute false.
Type 'man IMPOPT-3058' for more detail.
**WARN: (IMPOPT-3058):	Cell tcbn65gplusbc/AN3XD1 already has a dont_use attribute false.
Type 'man IMPOPT-3058' for more detail.
**WARN: (IMPOPT-3058):	Cell tcbn65gpluswc/AN3XD1 already has a dont_use attribute false.
Type 'man IMPOPT-3058' for more detail.
**WARN: (IMPOPT-3058):	Cell tcbn65gplusbc/AN4D2 already has a dont_use attribute false.
Type 'man IMPOPT-3058' for more detail.
**WARN: (IMPOPT-3058):	Cell tcbn65gpluswc/AN4D2 already has a dont_use attribute false.
Type 'man IMPOPT-3058' for more detail.
**WARN: (EMS-27):	Message (IMPOPT-3058) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
Reading floorplan file - /home/linux/ieng6/ee260bwi25/ttalapaneni/ece260_project_Part1_PnR/route.enc.dat/fullchip.fp.gz (mem = 1225.7M).
*info: reset 32830 existing net BottomPreferredLayer and AvoidDetour
Deleting old partition specification.
Set FPlanBox to (0 0 960800 954400)
 ... processed partition successfully.
There are 288 nets with weight being set
There are 588 nets with bottomPreferredRoutingLayer being set
There are 288 nets with avoidDetour being set
Extracting standard cell pins and blockage ...... 
Pin and blockage extraction finished
*** End loading floorplan (cpu = 0:00:00.1, mem = 1225.7M) ***
*** Checked 2 GNC rules.
*** applyConnectGlobalNets disabled.
Reading placement file - /home/linux/ieng6/ee260bwi25/ttalapaneni/ece260_project_Part1_PnR/route.enc.dat/fullchip.place.gz.
** Reading stdCellPlacement "/home/linux/ieng6/ee260bwi25/ttalapaneni/ece260_project_Part1_PnR/route.enc.dat/fullchip.place.gz" ...
*** Checked 2 GNC rules.
*** applyConnectGlobalNets disabled.
*** Completed restorePlace (cpu=0:00:00.2 real=0:00:01.0 mem=1225.7M) ***
Total net length = 4.605e+05 (2.064e+05 2.541e+05) (ext = 2.277e+04)
*** Checked 2 GNC rules.
*** Applying global-net connections...
*** Applied 2 GNC rules (cpu = 0:00:00.0)
Reading routing file - /home/linux/ieng6/ee260bwi25/ttalapaneni/ece260_project_Part1_PnR/route.enc.dat/fullchip.route.gz.
Reading Innovus routing data (Created by Innovus v15.23-s045_1 on Tue Feb 18 02:00:42 2025 Format: 15.2) ...
Suppress "**WARN ..." messages.
Un-suppress "**WARN ..." messages.
*** Total 32708 nets are successfully restored.
*** Completed restoreRoute (cpu=0:00:00.4 real=0:00:00.0 mem=1225.7M) ***
Loading Drc markers ...
... 84111 markers are loaded ...
... 7219 geometry drc markers are loaded ...
... 15 antenna drc markers are loaded ...
Reading DEF file '/home/linux/ieng6/ee260bwi25/ttalapaneni/ece260_project_Part1_PnR/route.enc.dat/fullchip.def.gz', current time is Sun Mar  2 00:05:07 2025 ...
--- DIVIDERCHAR '/'
--- UnitsPerDBU = 1.0000
DEF file '/home/linux/ieng6/ee260bwi25/ttalapaneni/ece260_project_Part1_PnR/route.enc.dat/fullchip.def.gz' is parsed, current time is Sun Mar  2 00:05:07 2025.
Set Default Input Pin Transition as 0.1 ps.
**WARN: (GLOBAL-100):	Global 'timing_enable_default_delay_arc' has become obsolete. It will be removed in the next release.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
'set_default_switching_activity' finished successfully.
Extracting original clock gating for clk... 
  clock_tree clk contains 5024 sinks and 0 clock gates.
  Extraction for clk complete.
Extracting original clock gating for clk done.

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPLF-200            1  Pin '%s' in macro '%s' has no ANTENNAGAT...
WARNING   IMPFP-3961           2  The techSite '%s' has no related cells i...
WARNING   IMPEXT-2710          2  Basic Cap table for layer M%d is ignored...
WARNING   IMPEXT-2760          2  Layer M%d specified in the cap table is ...
WARNING   IMPEXT-2771          2  Via %s specified in the cap table is ign...
WARNING   IMPEXT-2801          2  Resistance values are not provided in th...
WARNING   IMPVL-159         1622  Pin '%s' of cell '%s' is defined in LEF ...
WARNING   IMPOPT-3058        598  Cell %s/%s already has a dont_use attrib...
ERROR     IMPOAX-820           2  The OA features are disabled in the curr...
ERROR     IMPOAX-850           2  %s command cannot be run as OA features ...
WARNING   IMPTCM-77            1  Option "%s" for command %s is obsolete a...
*** Message Summary: 2232 warning(s), 4 error(s)

<CMD> restoreDesign /home/linux/ieng6/ee260bwi25/ttalapaneni/ece260_project_Part1_PnR/cts.enc.dat fullchip
exclude_path_collection 0
Resetting process node dependent CCOpt properties.
Reset to color id 0 for core_instance (core_col8_bw8_bw_psum20_pr8) and all their descendants.
Free PSO.
Reset cap table.
Cleaning up the current multi-corner RC extraction setup.
Resetting process node dependent CCOpt properties.
**ERROR: (IMPOAX-820):	The OA features are disabled in the current session of Innovus because the oax shared library could not be loaded properly. This could be because your installation was not properly configured. To enable OA features, exit the current session and re-launch Innovus either after fixing your installation by running the Configure Installation phase, or after setting the OA_HOME variable to point to a proper OA installation. Check the "OpenAccess Installation and Configuration Guide" manual for more information.

**ERROR: (IMPOAX-850):	oaxCleanupData command cannot be run as OA features are disabled in this session.
Set DBUPerIGU to 1000.
Set net toggle Scale Factor to 1.00
Set Shrink Factor to 1.00000
Set net toggle Scale Factor to 1.00
Set Shrink Factor to 1.00000
Set net toggle Scale Factor to 1.00
Set Shrink Factor to 1.00000

*** Memory Usage v#1 (Current mem = 1215.004M, initial mem = 149.258M) ***


Info (SM2C): Status of key globals:
	 MMMC-by-default flow     : 1
	 Default MMMC objs envvar : 0
	 Data portability         : 0
	 MMMC PV Emulation        : 0
	 MMMC debug               : 0
	 Init_Design flow         : 1


	 CTE SM2C global          : false
	 Reporting view filter    : false
Set Default Input Pin Transition as 0.1 ps.
**WARN: (GLOBAL-100):	Global 'timing_enable_default_delay_arc' has become obsolete. It will be removed in the next release.
**ERROR: (IMPOAX-820):	The OA features are disabled in the current session of Innovus because the oax shared library could not be loaded properly. This could be because your installation was not properly configured. To enable OA features, exit the current session and re-launch Innovus either after fixing your installation by running the Configure Installation phase, or after setting the OA_HOME variable to point to a proper OA installation. Check the "OpenAccess Installation and Configuration Guide" manual for more information.

**ERROR: (IMPOAX-850):	oaxCreateCdsLibArray command cannot be run as OA features are disabled in this session.
Cmin Cmax

Loading LEF file /home/linux/ieng6/ee260bwi25/ttalapaneni/ece260_project_Part1_PnR/cts.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef ...
WARNING (LEFPARS-2007): NAMESCASESENSITIVE statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/ttalapaneni/ece260_project_Part1_PnR/cts.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 28.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/ttalapaneni/ece260_project_Part1_PnR/cts.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 867.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/ttalapaneni/ece260_project_Part1_PnR/cts.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 877.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/ttalapaneni/ece260_project_Part1_PnR/cts.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1014.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/ttalapaneni/ece260_project_Part1_PnR/cts.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1024.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/ttalapaneni/ece260_project_Part1_PnR/cts.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1161.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/ttalapaneni/ece260_project_Part1_PnR/cts.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1171.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/ttalapaneni/ece260_project_Part1_PnR/cts.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1308.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/ttalapaneni/ece260_project_Part1_PnR/cts.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1318.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/ttalapaneni/ece260_project_Part1_PnR/cts.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1372.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/ttalapaneni/ece260_project_Part1_PnR/cts.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1383.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/ttalapaneni/ece260_project_Part1_PnR/cts.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1604.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/ttalapaneni/ece260_project_Part1_PnR/cts.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1614.
WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/ttalapaneni/ece260_project_Part1_PnR/cts.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1769.
WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/ttalapaneni/ece260_project_Part1_PnR/cts.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1771.
WARNING (LEFPARS-2021): turn-via is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/ttalapaneni/ece260_project_Part1_PnR/cts.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1772.
WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/ttalapaneni/ece260_project_Part1_PnR/cts.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1776.
WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/ttalapaneni/ece260_project_Part1_PnR/cts.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1778.
WARNING (LEFPARS-2021): turn-via is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/ttalapaneni/ece260_project_Part1_PnR/cts.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1779.
WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/ttalapaneni/ece260_project_Part1_PnR/cts.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1783.
Set DBUPerIGU to M2 pitch 400.
**WARN: (IMPLF-200):	Pin 'I' in macro 'ANTENNA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.

viaInitial starts at Sun Mar  2 00:06:15 2025
viaInitial ends at Sun Mar  2 00:06:15 2025
Loading view definition file from /home/linux/ieng6/ee260bwi25/ttalapaneni/ece260_project_Part1_PnR/cts.enc.dat/viewDefinition.tcl
Reading WC_LIB timing library '/home/linux/ieng6/ee260bwi25/public/PDKdata/lib/tcbn65gpluswc.lib' ...
Read 811 cells in library 'tcbn65gpluswc' 
Reading BC_LIB timing library '/home/linux/ieng6/ee260bwi25/public/PDKdata/lib/tcbn65gplusbc.lib' ...
Read 811 cells in library 'tcbn65gplusbc' 
*** End library_loading (cpu=0.00min, mem=0.0M, fe_cpu=10.81min, fe_real=12.32min, fe_mem=1109.1M) ***
*** Begin netlist parsing (mem=1109.1M) ***
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR4D4' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR4D4' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR4D2' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR4D2' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR4D1' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR4D1' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR4D0' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR4D0' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3D4' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3D4' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3D2' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3D2' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3D1' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3D1' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3D0' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3D0' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2D4' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2D4' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2D2' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2D2' is defined in LEF but not in the timing library.
**WARN: (EMS-27):	Message (IMPVL-159) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
Created 811 new cells from 2 timing libraries.
Reading netlist ...
Backslashed names will retain backslash and a trailing blank character.
Reading verilog netlist '/home/linux/ieng6/ee260bwi25/ttalapaneni/ece260_project_Part1_PnR/cts.enc.dat/fullchip.v.gz'

*** Memory Usage v#1 (Current mem = 1109.082M, initial mem = 149.258M) ***
*** End netlist parsing (cpu=0:00:00.3, real=0:00:01.0, mem=1109.1M) ***
Set top cell to fullchip.
Hooked 1622 DB cells to tlib cells.
Starting recursive module instantiation check.
No recursion found.
Building hierarchical netlist for Cell fullchip ...
*** Netlist is unique.
** info: there are 1752 modules.
** info: there are 30734 stdCell insts.

*** Memory Usage v#1 (Current mem = 1121.082M, initial mem = 149.258M) ***
*info: set bottom ioPad orient R0
**WARN: (IMPFP-3961):	The techSite 'dcore' has no related cells in LEF/OA library. Cannot make calculations for this site type unless cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'ccore' has no related cells in LEF/OA library. Cannot make calculations for this site type unless cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 
Set Default Input Pin Transition as 0.1 ps.
Loading preference file /home/linux/ieng6/ee260bwi25/ttalapaneni/ece260_project_Part1_PnR/cts.enc.dat/gui.pref.tcl ...
Applying the recommended capacitance filtering threshold values for 65nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.1.
	These values will be used by all post-route extraction engines, including tQuantus, IQRC and Quantus QRC extraction.
	Capacitance filtering mode(-capFilterMode option of the setExtractRCMode) is 'relAndCoup' for all engines.
	The accuracy mode for postRoute effortLevel low extraction will be set to 'high'.
	Default value for EffortLevel(-effortLevel option of the setExtractRCMode) in postRoute extraction mode will be 'medium' if Quantus QRC technology file is specified else 'low'.
Updating process node dependent CCOpt properties for the 65nm process node.
Stripe will break at block ring.
**WARN: analysis view BC_VIEW not found, use default_view_setup
**WARN: analysis view BC_VIEW not found, use default_view_setup
Initializing multi-corner RC extraction with 2 active RC Corners ...
Reading Capacitance Table File /home/linux/ieng6/ee260bwi25/ttalapaneni/ece260_project_Part1_PnR/cts.enc.dat/libs/mmmc/cln65g+_1p08m+alrdl_top2_cworst.captable ...
**WARN: (IMPEXT-2760):	Layer M9 specified in the cap table is ignored because it is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
**WARN: (IMPEXT-2771):	Via VIA_8 specified in the cap table is ignored because its top layer, M9, is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
**WARN: (IMPEXT-2801):	Resistance values are not provided in the Cap Table. Sheet resistance defined in the LEF file will be used.
**WARN: (IMPEXT-2710):	Basic Cap table for layer M9 is ignored because the layer is not specified in the technology LEF file.
Reading Capacitance Table File /home/linux/ieng6/ee260bwi25/ttalapaneni/ece260_project_Part1_PnR/cts.enc.dat/libs/mmmc/cln65g+_1p08m+alrdl_top2_cbest.captable ...
**WARN: (IMPEXT-2760):	Layer M9 specified in the cap table is ignored because it is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
**WARN: (IMPEXT-2771):	Via VIA_8 specified in the cap table is ignored because its top layer, M9, is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
**WARN: (IMPEXT-2801):	Resistance values are not provided in the Cap Table. Sheet resistance defined in the LEF file will be used.
**WARN: (IMPEXT-2710):	Basic Cap table for layer M9 is ignored because the layer is not specified in the technology LEF file.
Importing multi-corner RC tables ... 
Summary of Active RC-Corners : 
 
 Analysis View: WC_VIEW
    RC-Corner Name        : Cmax
    RC-Corner Index       : 0
    RC-Corner Temperature : 125 Celsius
    RC-Corner Cap Table   : '/home/linux/ieng6/ee260bwi25/ttalapaneni/ece260_project_Part1_PnR/cts.enc.dat/libs/mmmc/cln65g+_1p08m+alrdl_top2_cworst.captable'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
 
 Analysis View: BC_VIEW
    RC-Corner Name        : Cmin
    RC-Corner Index       : 1
    RC-Corner Temperature : -40 Celsius
    RC-Corner Cap Table   : '/home/linux/ieng6/ee260bwi25/ttalapaneni/ece260_project_Part1_PnR/cts.enc.dat/libs/mmmc/cln65g+_1p08m+alrdl_top2_cbest.captable'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
*Info: initialize multi-corner CTS.
Reading timing constraints file '/home/linux/ieng6/ee260bwi25/ttalapaneni/ece260_project_Part1_PnR/cts.enc.dat/mmmc/modes/CON/CON.sdc' ...
Current (total cpu=0:10:50, real=0:12:21, peak res=892.7M, current mem=1212.4M)
fullchip
INFO (CTE): Constraints read successfully.
Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=610.3M, current mem=1222.1M)
Current (total cpu=0:10:50, real=0:12:21, peak res=892.7M, current mem=1222.1M)
Total number of combinational cells: 492
Total number of sequential cells: 303
Total number of tristate cells: 11
Total number of level shifter cells: 0
Total number of power gating cells: 0
Total number of isolation cells: 0
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
List of usable buffers: BUFFD1 BUFFD0 BUFFD2 BUFFD3 BUFFD4 BUFFD6 BUFFD8 BUFFD12 BUFFD16 CKBD1 CKBD0 CKBD2 CKBD3 CKBD4 CKBD6 CKBD8 CKBD12 CKBD16
Total number of usable buffers: 18
List of unusable buffers: BUFFD20 BUFFD24 CKBD20 CKBD24 GBUFFD1 GBUFFD3 GBUFFD2 GBUFFD4 GBUFFD8
Total number of unusable buffers: 9
List of usable inverters: CKND1 CKND0 CKND2 CKND3 CKND4 CKND6 CKND8 CKND12 CKND16 INVD1 INVD0 INVD2 INVD3 INVD4 INVD6 INVD8 INVD12 INVD16
Total number of usable inverters: 18
List of unusable inverters: CKND20 CKND24 GINVD2 GINVD1 GINVD4 GINVD3 GINVD8 INVD20 INVD24
Total number of unusable inverters: 9
List of identified usable delay cells:
Total number of identified usable delay cells: 0
List of identified unusable delay cells: DEL0 DEL005 DEL01 DEL015 DEL02 DEL1 DEL2 DEL3 DEL4
Total number of identified unusable delay cells: 9
All delay cells are dont_use. Buffers will be used to fix hold violations.
**WARN: (IMPOPT-3058):	Cell tcbn65gplusbc/AN2D1 already has a dont_use attribute false.
Type 'man IMPOPT-3058' for more detail.
**WARN: (IMPOPT-3058):	Cell tcbn65gpluswc/AN2D1 already has a dont_use attribute false.
Type 'man IMPOPT-3058' for more detail.
**WARN: (IMPOPT-3058):	Cell tcbn65gplusbc/AN2D2 already has a dont_use attribute false.
Type 'man IMPOPT-3058' for more detail.
**WARN: (IMPOPT-3058):	Cell tcbn65gpluswc/AN2D2 already has a dont_use attribute false.
Type 'man IMPOPT-3058' for more detail.
**WARN: (IMPOPT-3058):	Cell tcbn65gplusbc/AN2D4 already has a dont_use attribute false.
Type 'man IMPOPT-3058' for more detail.
**WARN: (IMPOPT-3058):	Cell tcbn65gpluswc/AN2D4 already has a dont_use attribute false.
Type 'man IMPOPT-3058' for more detail.
**WARN: (IMPOPT-3058):	Cell tcbn65gplusbc/AN2D8 already has a dont_use attribute false.
Type 'man IMPOPT-3058' for more detail.
**WARN: (IMPOPT-3058):	Cell tcbn65gpluswc/AN2D8 already has a dont_use attribute false.
Type 'man IMPOPT-3058' for more detail.
**WARN: (IMPOPT-3058):	Cell tcbn65gplusbc/AN2XD1 already has a dont_use attribute false.
Type 'man IMPOPT-3058' for more detail.
**WARN: (IMPOPT-3058):	Cell tcbn65gpluswc/AN2XD1 already has a dont_use attribute false.
Type 'man IMPOPT-3058' for more detail.
**WARN: (IMPOPT-3058):	Cell tcbn65gplusbc/AN3D2 already has a dont_use attribute false.
Type 'man IMPOPT-3058' for more detail.
**WARN: (IMPOPT-3058):	Cell tcbn65gpluswc/AN3D2 already has a dont_use attribute false.
Type 'man IMPOPT-3058' for more detail.
**WARN: (IMPOPT-3058):	Cell tcbn65gplusbc/AN3D4 already has a dont_use attribute false.
Type 'man IMPOPT-3058' for more detail.
**WARN: (IMPOPT-3058):	Cell tcbn65gpluswc/AN3D4 already has a dont_use attribute false.
Type 'man IMPOPT-3058' for more detail.
**WARN: (IMPOPT-3058):	Cell tcbn65gplusbc/AN3D8 already has a dont_use attribute false.
Type 'man IMPOPT-3058' for more detail.
**WARN: (IMPOPT-3058):	Cell tcbn65gpluswc/AN3D8 already has a dont_use attribute false.
Type 'man IMPOPT-3058' for more detail.
**WARN: (IMPOPT-3058):	Cell tcbn65gplusbc/AN3XD1 already has a dont_use attribute false.
Type 'man IMPOPT-3058' for more detail.
**WARN: (IMPOPT-3058):	Cell tcbn65gpluswc/AN3XD1 already has a dont_use attribute false.
Type 'man IMPOPT-3058' for more detail.
**WARN: (IMPOPT-3058):	Cell tcbn65gplusbc/AN4D2 already has a dont_use attribute false.
Type 'man IMPOPT-3058' for more detail.
**WARN: (IMPOPT-3058):	Cell tcbn65gpluswc/AN4D2 already has a dont_use attribute false.
Type 'man IMPOPT-3058' for more detail.
**WARN: (EMS-27):	Message (IMPOPT-3058) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
Reading floorplan file - /home/linux/ieng6/ee260bwi25/ttalapaneni/ece260_project_Part1_PnR/cts.enc.dat/fullchip.fp.gz (mem = 1224.1M).
*info: reset 32855 existing net BottomPreferredLayer and AvoidDetour
Deleting old partition specification.
Set FPlanBox to (0 0 960800 954400)
 ... processed partition successfully.
There are 197 nets with weight being set
There are 197 nets with bottomPreferredRoutingLayer being set
There are 197 nets with avoidDetour being set
Extracting standard cell pins and blockage ...... 
Pin and blockage extraction finished
*** End loading floorplan (cpu = 0:00:00.1, mem = 1224.1M) ***
*** Checked 2 GNC rules.
*** applyConnectGlobalNets disabled.
Reading placement file - /home/linux/ieng6/ee260bwi25/ttalapaneni/ece260_project_Part1_PnR/cts.enc.dat/fullchip.place.gz.
** Reading stdCellPlacement "/home/linux/ieng6/ee260bwi25/ttalapaneni/ece260_project_Part1_PnR/cts.enc.dat/fullchip.place.gz" ...
*** Checked 2 GNC rules.
*** applyConnectGlobalNets disabled.
*** Completed restorePlace (cpu=0:00:00.3 real=0:00:00.0 mem=1224.1M) ***
Total net length = 5.248e+05 (2.452e+05 2.795e+05) (ext = 2.844e+04)
*** Checked 2 GNC rules.
*** Applying global-net connections...
*** Applied 2 GNC rules (cpu = 0:00:00.0)
Reading routing file - /home/linux/ieng6/ee260bwi25/ttalapaneni/ece260_project_Part1_PnR/cts.enc.dat/fullchip.route.gz.
Reading Innovus routing data (Created by Innovus v15.23-s045_1 on Sun Mar  2 00:04:34 2025 Format: 15.2) ...
Suppress "**WARN ..." messages.
Un-suppress "**WARN ..." messages.
*** Total 32733 nets are successfully restored.
*** Completed restoreRoute (cpu=0:00:00.3 real=0:00:01.0 mem=1224.1M) ***
Reading DEF file '/home/linux/ieng6/ee260bwi25/ttalapaneni/ece260_project_Part1_PnR/cts.enc.dat/fullchip.def.gz', current time is Sun Mar  2 00:06:20 2025 ...
--- DIVIDERCHAR '/'
--- UnitsPerDBU = 1.0000
Extracting macro/IO cell pins and blockage ...... 
Pin and blockage extraction finished
DEF file '/home/linux/ieng6/ee260bwi25/ttalapaneni/ece260_project_Part1_PnR/cts.enc.dat/fullchip.def.gz' is parsed, current time is Sun Mar  2 00:06:20 2025.
Set Default Input Pin Transition as 0.1 ps.
**WARN: (GLOBAL-100):	Global 'timing_enable_default_delay_arc' has become obsolete. It will be removed in the next release.
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Loading rc congestion map /home/linux/ieng6/ee260bwi25/ttalapaneni/ece260_project_Part1_PnR/cts.enc.dat/fullchip.congmap.gz ...
'set_default_switching_activity' finished successfully.
Extracting original clock gating for clk... 
  clock_tree clk contains 5024 sinks and 0 clock gates.
  Extraction for clk complete.
Extracting original clock gating for clk done.

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPLF-200            1  Pin '%s' in macro '%s' has no ANTENNAGAT...
WARNING   IMPFP-3961           2  The techSite '%s' has no related cells i...
WARNING   IMPEXT-2710          2  Basic Cap table for layer M%d is ignored...
WARNING   IMPEXT-2760          2  Layer M%d specified in the cap table is ...
WARNING   IMPEXT-2771          2  Via %s specified in the cap table is ign...
WARNING   IMPEXT-2801          2  Resistance values are not provided in th...
WARNING   IMPVL-159         1622  Pin '%s' of cell '%s' is defined in LEF ...
WARNING   IMPOPT-3058        598  Cell %s/%s already has a dont_use attrib...
ERROR     IMPOAX-820           2  The OA features are disabled in the curr...
ERROR     IMPOAX-850           2  %s command cannot be run as OA features ...
*** Message Summary: 2231 warning(s), 4 error(s)

<CMD> setNanoRouteMode -quiet -drouteAllowMergedWireAtPin false
<CMD> setNanoRouteMode -quiet -drouteFixAntenna true
<CMD> setNanoRouteMode -quiet -routeWithTimingDriven true
<CMD> setNanoRouteMode -quiet -routeWithSiDriven true
<CMD> setNanoRouteMode -quiet -routeSiEffort medium
<CMD> setNanoRouteMode -quiet -routeWithSiPostRouteFix false
<CMD> setNanoRouteMode -quiet -drouteAutoStop true
<CMD> setNanoRouteMode -quiet -routeSelectedNetOnly false
<CMD> setNanoRouteMode -quiet -drouteStartIteration default
**WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command setNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
<CMD> routeDesign
#routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 968.00 (MB), peak = 1252.66 (MB)
#**INFO: setDesignMode -flowEffort standard
#**INFO: multi-cut via swapping  will be performed after routing.
#**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
#**INFO: auto set of routeReserveSpaceForMultiCut to true
#**INFO: auto set of routeConcurrentMinimizeViaCountEffort to high
Begin checking placement ... (start mem=1226.1M, init mem=1226.1M)
*info: Placed = 63539          (Fixed = 92)
*info: Unplaced = 0           
Placement Density:98.73%(207832/210495)
Finished checkPlace (cpu: total=0:00:00.3, vio checks=0:00:00.1; mem=1226.1M)
#**INFO: honoring user setting for routeWithTimingDriven set to true
#**INFO: honoring user setting for routeWithSiDriven set to true

changeUseClockNetStatus Option :  -noFixedNetWires 
*** Changed status on (93) nets in Clock.
*** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=1226.1M) ***
#Start route 197 clock nets...

globalDetailRoute

#setNanoRouteMode -drouteAutoStop true
#setNanoRouteMode -drouteEndIteration 5
#setNanoRouteMode -drouteFixAntenna true
#setNanoRouteMode -routeConcurrentMinimizeViaCountEffort "high"
#setNanoRouteMode -routeReserveSpaceForMultiCut true
#setNanoRouteMode -routeSelectedNetOnly false
#setNanoRouteMode -routeTopRoutingLayer 4
#setNanoRouteMode -routeWithEco true
#setNanoRouteMode -routeWithSiDriven true
#setNanoRouteMode -routeWithTimingDriven true
#Start globalDetailRoute on Sun Mar  2 00:06:33 2025
#
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST core_instance/kmem_instance/memory3_reg_53_ connects to NET core_instance/CTS_183 at location ( 47.100 194.400 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST core_instance/kmem_instance/memory7_reg_32_ connects to NET core_instance/CTS_183 at location ( 46.100 190.800 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST core_instance/kmem_instance/memory3_reg_32_ connects to NET core_instance/CTS_183 at location ( 42.300 190.800 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST core_instance/kmem_instance/memory4_reg_53_ connects to NET core_instance/CTS_183 at location ( 41.900 190.800 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST core_instance/qmem_instance/memory7_reg_32_ connects to NET core_instance/CTS_183 at location ( 50.500 201.800 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST core_instance/kmem_instance/memory0_reg_53_ connects to NET core_instance/CTS_183 at location ( 42.700 201.800 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST core_instance/qmem_instance/memory7_reg_47_ connects to NET core_instance/CTS_183 at location ( 41.500 203.400 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST core_instance/kmem_instance/Q_reg_47_ connects to NET core_instance/CTS_183 at location ( 39.300 201.800 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST core_instance/kmem_instance/memory6_reg_53_ connects to NET core_instance/CTS_183 at location ( 29.900 198.400 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST core_instance/kmem_instance/Q_reg_30_ connects to NET core_instance/CTS_183 at location ( 25.100 203.200 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST core_instance/kmem_instance/Q_reg_37_ connects to NET core_instance/CTS_183 at location ( 23.500 199.600 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST core_instance/kmem_instance/memory2_reg_37_ connects to NET core_instance/CTS_183 at location ( 24.700 192.800 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST core_instance/kmem_instance/memory1_reg_53_ connects to NET core_instance/CTS_183 at location ( 23.300 196.200 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST core_instance/kmem_instance/memory7_reg_37_ connects to NET core_instance/CTS_183 at location ( 18.700 196.200 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST core_instance/kmem_instance/memory5_reg_37_ connects to NET core_instance/CTS_183 at location ( 14.500 194.600 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST core_instance/kmem_instance/memory5_reg_53_ connects to NET core_instance/CTS_183 at location ( 11.500 201.600 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST core_instance/kmem_instance/memory7_reg_53_ connects to NET core_instance/CTS_183 at location ( 12.100 196.400 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST core_instance/kmem_instance/memory1_reg_37_ connects to NET core_instance/CTS_183 at location ( 12.700 189.000 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST core_instance/kmem_instance/memory5_reg_30_ connects to NET core_instance/CTS_183 at location ( 11.100 187.400 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST core_instance/kmem_instance/Q_reg_53_ connects to NET core_instance/CTS_183 at location ( 30.900 201.800 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (EMS-27) Message (NRDB-682) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#WARNING (NRIG-44) Imported NET core_instance/CTS_183 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET core_instance/CTS_182 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET core_instance/CTS_181 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET core_instance/CTS_180 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET core_instance/CTS_179 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET core_instance/CTS_178 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET core_instance/CTS_176 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET core_instance/CTS_175 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET core_instance/CTS_174 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET core_instance/CTS_172 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET core_instance/CTS_171 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET core_instance/CTS_169 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET core_instance/CTS_166 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET core_instance/CTS_165 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET core_instance/CTS_162 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET core_instance/CTS_158 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET core_instance/CTS_157 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET core_instance/CTS_153 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET core_instance/CTS_151 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET core_instance/CTS_147 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (EMS-27) Message (NRIG-44) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#NanoRoute Version 15.23-s045_1 NR160414-1105/15_23-UB
#Start routing data preparation.
#WARNING (NRDB-2077) The below via enclosure for LAYER M1 is not specified for width 0.090.
#WARNING (NRDB-2078) The above via enclosure for LAYER M2 is not specified for width 0.100.
#WARNING (NRDB-2077) The below via enclosure for LAYER M1 is not specified for width 0.090.
#WARNING (NRDB-2078) The above via enclosure for LAYER M2 is not specified for width 0.100.
#WARNING (NRDB-2077) The below via enclosure for LAYER M2 is not specified for width 0.100.
#WARNING (NRDB-2078) The above via enclosure for LAYER M3 is not specified for width 0.100.
#WARNING (NRDB-2077) The below via enclosure for LAYER M2 is not specified for width 0.100.
#WARNING (NRDB-2078) The above via enclosure for LAYER M3 is not specified for width 0.100.
#WARNING (NRDB-2077) The below via enclosure for LAYER M3 is not specified for width 0.100.
#WARNING (NRDB-2078) The above via enclosure for LAYER M4 is not specified for width 0.100.
#WARNING (NRDB-2077) The below via enclosure for LAYER M3 is not specified for width 0.100.
#WARNING (NRDB-2078) The above via enclosure for LAYER M4 is not specified for width 0.100.
#WARNING (NRDB-2077) The below via enclosure for LAYER M4 is not specified for width 0.100.
#WARNING (NRDB-2078) The above via enclosure for LAYER M5 is not specified for width 0.100.
#WARNING (NRDB-2077) The below via enclosure for LAYER M4 is not specified for width 0.100.
#WARNING (NRDB-2078) The above via enclosure for LAYER M5 is not specified for width 0.100.
#WARNING (NRDB-2077) The below via enclosure for LAYER M5 is not specified for width 0.100.
#WARNING (NRDB-2078) The above via enclosure for LAYER M6 is not specified for width 0.100.
#WARNING (NRDB-2077) The below via enclosure for LAYER M5 is not specified for width 0.100.
#WARNING (NRDB-2078) The above via enclosure for LAYER M6 is not specified for width 0.100.
#WARNING (NRDB-2077) The below via enclosure for LAYER M6 is not specified for width 0.100.
#WARNING (NRDB-2078) The above via enclosure for LAYER M7 is not specified for width 0.400.
#WARNING (NRDB-2077) The below via enclosure for LAYER M6 is not specified for width 0.100.
#WARNING (NRDB-2078) The above via enclosure for LAYER M7 is not specified for width 0.400.
#WARNING (NRDB-2077) The below via enclosure for LAYER M7 is not specified for width 0.400.
#WARNING (NRDB-2078) The above via enclosure for LAYER M8 is not specified for width 0.400.
#WARNING (NRDB-2077) The below via enclosure for LAYER M7 is not specified for width 0.400.
#WARNING (NRDB-2078) The above via enclosure for LAYER M8 is not specified for width 0.400.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 0.000] has 1 net.
#Voltage range [0.900 - 1.100] has 1 net.
#Voltage range [0.000 - 1.100] has 32853 nets.
# M1           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.185
# M2           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M3           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M4           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M5           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M6           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M7           H   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
# M8           V   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer M2's pitch = 0.200.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:14, elapsed time = 00:00:14, memory = 1051.55 (MB), peak = 1252.66 (MB)
#Merging special wires...
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 244.520 205.310 ) on M1 for NET core_instance/CTS_141. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 226.520 216.110 ) on M1 for NET core_instance/CTS_141. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 219.920 221.490 ) on M1 for NET core_instance/CTS_141. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 220.720 225.090 ) on M1 for NET core_instance/CTS_141. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 228.475 214.110 ) on M1 for NET core_instance/CTS_141. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 228.875 219.890 ) on M1 for NET core_instance/CTS_141. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 231.675 230.690 ) on M1 for NET core_instance/CTS_141. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 222.120 216.110 ) on M1 for NET core_instance/CTS_141. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 223.720 219.710 ) on M1 for NET core_instance/CTS_141. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 223.120 223.310 ) on M1 for NET core_instance/CTS_141. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 243.120 196.290 ) on M1 for NET core_instance/CTS_141. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 232.320 214.290 ) on M1 for NET core_instance/CTS_141. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 240.320 199.890 ) on M1 for NET core_instance/CTS_141. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 236.120 214.290 ) on M1 for NET core_instance/CTS_141. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 228.120 232.290 ) on M1 for NET core_instance/CTS_141. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 234.920 208.910 ) on M1 for NET core_instance/CTS_141. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 238.520 230.510 ) on M1 for NET core_instance/CTS_141. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 239.520 219.710 ) on M1 for NET core_instance/CTS_141. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 230.320 216.110 ) on M1 for NET core_instance/CTS_141. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 230.320 221.490 ) on M1 for NET core_instance/CTS_141. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (EMS-27) Message (NRDB-1005) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#
#Connectivity extraction summary:
#90 routed nets are extracted.
#    90 (0.27%) extracted nets are partially routed.
#3 routed nets are imported.
#104 (0.32%) nets are without wires.
#32658 nets are fixed|skipped|trivial (not extracted).
#Total number of nets = 32855.
#
#Number of eco nets is 90
#
#Start data preparation...
#
#Data preparation is done on Sun Mar  2 00:06:48 2025
#
#Analyzing routing resource...
#Routing resource analysis is done on Sun Mar  2 00:06:48 2025
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  Metal 1        H        2305          80       25440    92.61%
#  Metal 2        V        2318          84       25440     1.27%
#  Metal 3        H        2385           0       25440     0.13%
#  Metal 4        V        2084         318       25440     0.62%
#  --------------------------------------------------------------
#  Total                   9093       5.01%  101760    23.66%
#
#  197 nets (0.60%) with 1 preferred extra spacing.
#
#
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1054.85 (MB), peak = 1252.66 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1080.21 (MB), peak = 1252.66 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1084.11 (MB), peak = 1252.66 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 126 (skipped).
#Total number of nets with skipped attribute = 32532 (skipped).
#Total number of routable nets = 197.
#Total number of nets in the design = 32855.
#
#194 routable nets have only global wires.
#3 routable nets have only detail routed wires.
#32532 skipped nets have only detail routed wires.
#194 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#3 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Routed net constraints summary:
#------------------------------------------------
#        Rules   Pref Extra Space   Unconstrained  
#------------------------------------------------
#      Default                194               0  
#------------------------------------------------
#        Total                194               0  
#------------------------------------------------
#
#Routing constraints summary of the whole design:
#------------------------------------------------
#        Rules   Pref Extra Space   Unconstrained  
#------------------------------------------------
#      Default                197           32532  
#------------------------------------------------
#        Total                197           32532  
#------------------------------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon          
#                  #Gcell    %Gcell
#     Layer           (1)   OverCon
#  --------------------------------
#   Metal 1      0(0.00%)   (0.00%)
#   Metal 2      0(0.00%)   (0.00%)
#   Metal 3      0(0.00%)   (0.00%)
#   Metal 4      0(0.00%)   (0.00%)
#  --------------------------------
#     Total      0(0.00%)   (0.00%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
#  Overflow after GR: 0.00% H + 0.00% V
#
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 197
#Total wire length = 37067 um.
#Total half perimeter of net bounding box = 11031 um.
#Total wire length on LAYER M1 = 2 um.
#Total wire length on LAYER M2 = 587 um.
#Total wire length on LAYER M3 = 21182 um.
#Total wire length on LAYER M4 = 15296 um.
#Total wire length on LAYER M5 = 0 um.
#Total wire length on LAYER M6 = 0 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 15517
#Total number of multi-cut vias = 71 (  0.5%)
#Total number of single cut vias = 15446 ( 99.5%)
#Up-Via Summary (total 15517):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1        5309 ( 98.7%)        71 (  1.3%)       5380
#  Metal 2        4819 (100.0%)         0 (  0.0%)       4819
#  Metal 3        5318 (100.0%)         0 (  0.0%)       5318
#-----------------------------------------------------------
#                15446 ( 99.5%)        71 (  0.5%)      15517 
#
#Total number of involved priority nets 194
#Maximum src to sink distance for priority net 347.6
#Average of max src_to_sink distance for priority net 58.9
#Average of ave src_to_sink distance for priority net 34.4
#Max overcon = 0 track.
#Total overcon = 0.00%.
#Worst layer Gcell overcon rate = 0.00%.
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1084.41 (MB), peak = 1252.66 (MB)
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1066.25 (MB), peak = 1252.66 (MB)
#Start Track Assignment.
#Done with 2267 horizontal wires in 2 hboxes and 1092 vertical wires in 2 hboxes.
#Done with 47 horizontal wires in 2 hboxes and 15 vertical wires in 2 hboxes.
#Complete Track Assignment.
#Total number of nets with non-default rule or having extra spacing = 197
#Total wire length = 38888 um.
#Total half perimeter of net bounding box = 11031 um.
#Total wire length on LAYER M1 = 1685 um.
#Total wire length on LAYER M2 = 585 um.
#Total wire length on LAYER M3 = 21223 um.
#Total wire length on LAYER M4 = 15394 um.
#Total wire length on LAYER M5 = 0 um.
#Total wire length on LAYER M6 = 0 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 15189
#Total number of multi-cut vias = 71 (  0.5%)
#Total number of single cut vias = 15118 ( 99.5%)
#Up-Via Summary (total 15189):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1        5154 ( 98.6%)        71 (  1.4%)       5225
#  Metal 2        4662 (100.0%)         0 (  0.0%)       4662
#  Metal 3        5302 (100.0%)         0 (  0.0%)       5302
#-----------------------------------------------------------
#                15118 ( 99.5%)        71 (  0.5%)      15189 
#
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1081.87 (MB), peak = 1252.66 (MB)
#
#Cpu time = 00:00:16
#Elapsed time = 00:00:16
#Increased memory = 47.86 (MB)
#Total memory = 1081.87 (MB)
#Peak memory = 1252.66 (MB)
#
#Start Detail Routing..
#start initial detail routing ...
# ECO: 5.3% of the total area was rechecked for DRC, and 71.5% required routing.
#    number of violations = 0
#61285 out of 63539 instances need to be verified(marked ipoed).
#    number of violations = 0
#cpu time = 00:00:51, elapsed time = 00:00:51, memory = 1111.07 (MB), peak = 1252.66 (MB)
#start 1st optimization iteration ...
#    number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1080.18 (MB), peak = 1252.66 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 197
#Total wire length = 31670 um.
#Total half perimeter of net bounding box = 11031 um.
#Total wire length on LAYER M1 = 1 um.
#Total wire length on LAYER M2 = 4526 um.
#Total wire length on LAYER M3 = 16826 um.
#Total wire length on LAYER M4 = 10317 um.
#Total wire length on LAYER M5 = 0 um.
#Total wire length on LAYER M6 = 0 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 13290
#Total number of multi-cut vias = 174 (  1.3%)
#Total number of single cut vias = 13116 ( 98.7%)
#Up-Via Summary (total 13290):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1        5242 ( 96.8%)       174 (  3.2%)       5416
#  Metal 2        4779 (100.0%)         0 (  0.0%)       4779
#  Metal 3        3095 (100.0%)         0 (  0.0%)       3095
#-----------------------------------------------------------
#                13116 ( 98.7%)       174 (  1.3%)      13290 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:51
#Elapsed time = 00:00:51
#Increased memory = -3.04 (MB)
#Total memory = 1078.83 (MB)
#Peak memory = 1252.66 (MB)
#detailRoute Statistics:
#Cpu time = 00:00:51
#Elapsed time = 00:00:51
#Increased memory = -3.04 (MB)
#Total memory = 1078.83 (MB)
#Peak memory = 1252.66 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:01:09
#Elapsed time = 00:01:09
#Increased memory = 52.33 (MB)
#Total memory = 1046.24 (MB)
#Peak memory = 1252.66 (MB)
#Number of warnings = 91
#Total number of warnings = 120
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Sun Mar  2 00:07:41 2025
#

globalDetailRoute

#setNanoRouteMode -drouteAutoStop true
#setNanoRouteMode -drouteFixAntenna true
#setNanoRouteMode -routeConcurrentMinimizeViaCountEffort "high"
#setNanoRouteMode -routeReserveSpaceForMultiCut true
#setNanoRouteMode -routeSelectedNetOnly false
#setNanoRouteMode -routeTopRoutingLayer 4
#setNanoRouteMode -routeWithSiDriven true
#setNanoRouteMode -routeWithTimingDriven true
#Start globalDetailRoute on Sun Mar  2 00:07:41 2025
#
#Generating timing data, please wait...
#32729 total nets, 197 already routed, 197 will ignore in trialRoute
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
#Dump tif for version 2.1
End delay calculation. (MEM=1477.54 CPU=0:00:03.7 REAL=0:00:04.0)
**WARN: (IMPEXT-3493):	The design extraction status has been reset by the 'setExtractRCMode' command. The parasitic data can be regenerated either by extracting the design using the extractRC command or by loading the SPEF or RCDB file(s). To prevent resetting of the extraction status, avoid changing extraction modes.
#Generating timing data took: cpu time = 00:00:09, elapsed time = 00:00:09, memory = 1082.29 (MB), peak = 1252.66 (MB)
#Done generating timing data.
#Start reading timing information from file .timing_file_7420.tif.gz ...
#Read in timing information for 243 ports, 30734 instances from timing file .timing_file_7420.tif.gz.
#NanoRoute Version 15.23-s045_1 NR160414-1105/15_23-UB
#Start routing data preparation.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 0.000] has 1 net.
#Voltage range [0.900 - 1.100] has 1 net.
#Voltage range [0.000 - 1.100] has 32853 nets.
# M1           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.185
# M2           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M3           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M4           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M5           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M6           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M7           H   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
# M8           V   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer M2's pitch = 0.200.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1086.95 (MB), peak = 1252.66 (MB)
#Merging special wires...
#Number of eco nets is 0
#
#Start data preparation...
#
#Data preparation is done on Sun Mar  2 00:07:53 2025
#
#Analyzing routing resource...
#Routing resource analysis is done on Sun Mar  2 00:07:54 2025
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  Metal 1        H        2305          80       25440    92.61%
#  Metal 2        V        2318          84       25440     1.27%
#  Metal 3        H        2385           0       25440     0.13%
#  Metal 4        V        2084         318       25440     0.62%
#  --------------------------------------------------------------
#  Total                   9093       5.01%  101760    23.66%
#
#  197 nets (0.60%) with 1 preferred extra spacing.
#
#
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1089.71 (MB), peak = 1252.66 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1092.16 (MB), peak = 1252.66 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:03, elapsed time = 00:00:03, memory = 1182.34 (MB), peak = 1252.66 (MB)
#
#start global routing iteration 3...
#cpu time = 00:00:03, elapsed time = 00:00:03, memory = 1192.87 (MB), peak = 1252.66 (MB)
#
#start global routing iteration 4...
#cpu time = 00:00:03, elapsed time = 00:00:03, memory = 1193.54 (MB), peak = 1252.66 (MB)
#
#start global routing iteration 5...
#cpu time = 00:00:04, elapsed time = 00:00:04, memory = 1194.62 (MB), peak = 1252.66 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 126 (skipped).
#Total number of routable nets = 32729.
#Total number of nets in the design = 32855.
#
#32532 routable nets have only global wires.
#197 routable nets have only detail routed wires.
#197 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Routed nets constraints summary:
#-----------------------------
#        Rules   Unconstrained  
#-----------------------------
#      Default           32532  
#-----------------------------
#        Total           32532  
#-----------------------------
#
#Routing constraints summary of the whole design:
#------------------------------------------------
#        Rules   Pref Extra Space   Unconstrained  
#------------------------------------------------
#      Default                197           32532  
#------------------------------------------------
#        Total                197           32532  
#------------------------------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon       OverCon       OverCon       OverCon          
#                  #Gcell        #Gcell        #Gcell        #Gcell    %Gcell
#     Layer         (1-2)         (3-5)         (6-7)        (8-10)   OverCon
#  --------------------------------------------------------------------------
#   Metal 1      0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 2    475(1.89%)    190(0.76%)     31(0.12%)      6(0.02%)   (2.79%)
#   Metal 3      4(0.02%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.02%)
#   Metal 4      0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  --------------------------------------------------------------------------
#     Total    479(0.62%)    190(0.24%)     31(0.04%)      6(0.01%)   (0.91%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 10
#  Overflow after GR: 0.01% H + 1.39% V
#
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 197
#Total wire length = 611870 um.
#Total half perimeter of net bounding box = 562214 um.
#Total wire length on LAYER M1 = 427 um.
#Total wire length on LAYER M2 = 184423 um.
#Total wire length on LAYER M3 = 281138 um.
#Total wire length on LAYER M4 = 145881 um.
#Total wire length on LAYER M5 = 0 um.
#Total wire length on LAYER M6 = 0 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 191064
#Total number of multi-cut vias = 174 (  0.1%)
#Total number of single cut vias = 190890 ( 99.9%)
#Up-Via Summary (total 191064):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1      103585 ( 99.8%)       174 (  0.2%)     103759
#  Metal 2       74666 (100.0%)         0 (  0.0%)      74666
#  Metal 3       12639 (100.0%)         0 (  0.0%)      12639
#-----------------------------------------------------------
#               190890 ( 99.9%)       174 (  0.1%)     191064 
#
#Max overcon = 10 tracks.
#Total overcon = 0.91%.
#Worst layer Gcell overcon rate = 0.02%.
#cpu time = 00:00:14, elapsed time = 00:00:14, memory = 1195.03 (MB), peak = 1252.66 (MB)
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1134.42 (MB), peak = 1252.66 (MB)
#Start Track Assignment.
#Done with 48750 horizontal wires in 2 hboxes and 45274 vertical wires in 2 hboxes.
#Done with 10992 horizontal wires in 2 hboxes and 9188 vertical wires in 2 hboxes.
#Complete Track Assignment.
#Total number of nets with non-default rule or having extra spacing = 197
#Total wire length = 642936 um.
#Total half perimeter of net bounding box = 562214 um.
#Total wire length on LAYER M1 = 23521 um.
#Total wire length on LAYER M2 = 181684 um.
#Total wire length on LAYER M3 = 291267 um.
#Total wire length on LAYER M4 = 146464 um.
#Total wire length on LAYER M5 = 0 um.
#Total wire length on LAYER M6 = 0 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 191064
#Total number of multi-cut vias = 174 (  0.1%)
#Total number of single cut vias = 190890 ( 99.9%)
#Up-Via Summary (total 191064):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1      103585 ( 99.8%)       174 (  0.2%)     103759
#  Metal 2       74666 (100.0%)         0 (  0.0%)      74666
#  Metal 3       12639 (100.0%)         0 (  0.0%)      12639
#-----------------------------------------------------------
#               190890 ( 99.9%)       174 (  0.1%)     191064 
#
#cpu time = 00:00:08, elapsed time = 00:00:08, memory = 1149.52 (MB), peak = 1252.66 (MB)
#
#Cpu time = 00:00:24
#Elapsed time = 00:00:24
#Increased memory = 67.23 (MB)
#Total memory = 1149.52 (MB)
#Peak memory = 1252.66 (MB)
#routeSiEffort set to medium
#
#Start Detail Routing..
#start initial detail routing ...
#    number of violations = 333
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   MinStp   CutSpc      Mar   Totals
#	M1          117       29       34       14        3        0      197
#	M2           68       33       32        0        0        1      134
#	M3            2        0        0        0        0        0        2
#	Totals      187       62       66       14        3        1      333
#cpu time = 00:03:54, elapsed time = 00:03:54, memory = 1175.30 (MB), peak = 1252.66 (MB)
#start 1st optimization iteration ...
#    number of violations = 248
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   MinStp   CutSpc      Mar   Totals
#	M1           37       11       31        3        1        0       83
#	M2           52       21       65       14        0       13      165
#	Totals       89       32       96       17        1       13      248
#cpu time = 00:00:08, elapsed time = 00:00:08, memory = 1153.99 (MB), peak = 1252.66 (MB)
#start 2nd optimization iteration ...
#    number of violations = 224
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   MinStp   CutSpc      Mar   Totals
#	M1           25        9       29        0        0        0       63
#	M2           48       17       74       12        1        9      161
#	Totals       73       26      103       12        1        9      224
#cpu time = 00:00:06, elapsed time = 00:00:06, memory = 1157.13 (MB), peak = 1252.66 (MB)
#start 3rd optimization iteration ...
#    number of violations = 35
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   MinStp      Mar   Totals
#	M1            1        0        1        2        0        4
#	M2            3        1       20        4        3       31
#	Totals        4        1       21        6        3       35
#cpu time = 00:00:06, elapsed time = 00:00:06, memory = 1155.95 (MB), peak = 1252.66 (MB)
#start 4th optimization iteration ...
#    number of violations = 0
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1156.08 (MB), peak = 1252.66 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 197
#Total wire length = 643042 um.
#Total half perimeter of net bounding box = 562214 um.
#Total wire length on LAYER M1 = 939 um.
#Total wire length on LAYER M2 = 184914 um.
#Total wire length on LAYER M3 = 287732 um.
#Total wire length on LAYER M4 = 169457 um.
#Total wire length on LAYER M5 = 0 um.
#Total wire length on LAYER M6 = 0 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 222866
#Total number of multi-cut vias = 1144 (  0.5%)
#Total number of single cut vias = 221722 ( 99.5%)
#Up-Via Summary (total 222866):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1      106560 ( 98.9%)      1144 (  1.1%)     107704
#  Metal 2       95115 (100.0%)         0 (  0.0%)      95115
#  Metal 3       20047 (100.0%)         0 (  0.0%)      20047
#-----------------------------------------------------------
#               221722 ( 99.5%)      1144 (  0.5%)     222866 
#
#Total number of DRC violations = 0
#Cpu time = 00:04:15
#Elapsed time = 00:04:15
#Increased memory = -6.64 (MB)
#Total memory = 1142.88 (MB)
#Peak memory = 1252.66 (MB)
#
#start routing for process antenna violation fix ...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1143.87 (MB), peak = 1252.66 (MB)
#
#Total number of nets with non-default rule or having extra spacing = 197
#Total wire length = 643042 um.
#Total half perimeter of net bounding box = 562214 um.
#Total wire length on LAYER M1 = 939 um.
#Total wire length on LAYER M2 = 184914 um.
#Total wire length on LAYER M3 = 287732 um.
#Total wire length on LAYER M4 = 169457 um.
#Total wire length on LAYER M5 = 0 um.
#Total wire length on LAYER M6 = 0 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 222866
#Total number of multi-cut vias = 1144 (  0.5%)
#Total number of single cut vias = 221722 ( 99.5%)
#Up-Via Summary (total 222866):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1      106560 ( 98.9%)      1144 (  1.1%)     107704
#  Metal 2       95115 (100.0%)         0 (  0.0%)      95115
#  Metal 3       20047 (100.0%)         0 (  0.0%)      20047
#-----------------------------------------------------------
#               221722 ( 99.5%)      1144 (  0.5%)     222866 
#
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#
#
#Start Post Route wire spreading..
#
#Start data preparation for wire spreading...
#
#Data preparation is done on Sun Mar  2 00:12:33 2025
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1143.88 (MB), peak = 1252.66 (MB)
#
#Start Post Route Wire Spread.
#Done with 9386 horizontal wires in 3 hboxes and 7300 vertical wires in 3 hboxes.
#Complete Post Route Wire Spread.
#
#Total number of nets with non-default rule or having extra spacing = 197
#Total wire length = 649265 um.
#Total half perimeter of net bounding box = 562214 um.
#Total wire length on LAYER M1 = 939 um.
#Total wire length on LAYER M2 = 185975 um.
#Total wire length on LAYER M3 = 290969 um.
#Total wire length on LAYER M4 = 171382 um.
#Total wire length on LAYER M5 = 0 um.
#Total wire length on LAYER M6 = 0 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 222866
#Total number of multi-cut vias = 1144 (  0.5%)
#Total number of single cut vias = 221722 ( 99.5%)
#Up-Via Summary (total 222866):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1      106560 ( 98.9%)      1144 (  1.1%)     107704
#  Metal 2       95115 (100.0%)         0 (  0.0%)      95115
#  Metal 3       20047 (100.0%)         0 (  0.0%)      20047
#-----------------------------------------------------------
#               221722 ( 99.5%)      1144 (  0.5%)     222866 
#
#cpu time = 00:00:03, elapsed time = 00:00:03, memory = 1180.33 (MB), peak = 1252.66 (MB)
#
#Post Route wire spread is done.
#Total number of nets with non-default rule or having extra spacing = 197
#Total wire length = 649265 um.
#Total half perimeter of net bounding box = 562214 um.
#Total wire length on LAYER M1 = 939 um.
#Total wire length on LAYER M2 = 185975 um.
#Total wire length on LAYER M3 = 290969 um.
#Total wire length on LAYER M4 = 171382 um.
#Total wire length on LAYER M5 = 0 um.
#Total wire length on LAYER M6 = 0 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 222866
#Total number of multi-cut vias = 1144 (  0.5%)
#Total number of single cut vias = 221722 ( 99.5%)
#Up-Via Summary (total 222866):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1      106560 ( 98.9%)      1144 (  1.1%)     107704
#  Metal 2       95115 (100.0%)         0 (  0.0%)      95115
#  Metal 3       20047 (100.0%)         0 (  0.0%)      20047
#-----------------------------------------------------------
#               221722 ( 99.5%)      1144 (  0.5%)     222866 
#
#
#Start DRC checking..
#    number of violations = 0
#cpu time = 00:00:16, elapsed time = 00:00:16, memory = 1178.26 (MB), peak = 1252.66 (MB)
#CELL_VIEW fullchip,init has no DRC violation.
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#
#Start Post Route via swapping..
#    number of violations = 0
#cpu time = 00:00:35, elapsed time = 00:00:35, memory = 1150.28 (MB), peak = 1252.66 (MB)
#    number of violations = 0
#cpu time = 00:00:36, elapsed time = 00:00:36, memory = 1150.30 (MB), peak = 1252.66 (MB)
#CELL_VIEW fullchip,init has no DRC violation.
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#Post Route via swapping is done.
#Total number of nets with non-default rule or having extra spacing = 197
#Total wire length = 649265 um.
#Total half perimeter of net bounding box = 562214 um.
#Total wire length on LAYER M1 = 939 um.
#Total wire length on LAYER M2 = 185975 um.
#Total wire length on LAYER M3 = 290969 um.
#Total wire length on LAYER M4 = 171382 um.
#Total wire length on LAYER M5 = 0 um.
#Total wire length on LAYER M6 = 0 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 222866
#Total number of multi-cut vias = 151293 ( 67.9%)
#Total number of single cut vias = 71573 ( 32.1%)
#Up-Via Summary (total 222866):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1       69217 ( 64.3%)     38487 ( 35.7%)     107704
#  Metal 2        2262 (  2.4%)     92853 ( 97.6%)      95115
#  Metal 3          94 (  0.5%)     19953 ( 99.5%)      20047
#-----------------------------------------------------------
#                71573 ( 32.1%)    151293 ( 67.9%)     222866 
#
#detailRoute Statistics:
#Cpu time = 00:05:15
#Elapsed time = 00:05:15
#Increased memory = -0.19 (MB)
#Total memory = 1149.33 (MB)
#Peak memory = 1252.66 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:05:50
#Elapsed time = 00:05:50
#Increased memory = 42.11 (MB)
#Total memory = 1088.35 (MB)
#Peak memory = 1252.66 (MB)
#Number of warnings = 0
#Total number of warnings = 120
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Sun Mar  2 00:13:31 2025
#
#routeDesign: cpu time = 00:06:59, elapsed time = 00:06:59, memory = 1088.35 (MB), peak = 1252.66 (MB)

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPEXT-3442          1  The version of the capacitance table fil...
WARNING   IMPEXT-3493          1  The design extraction status has been re...
*** Message Summary: 2 warning(s), 0 error(s)

<CMD> setExtractRCMode -engine postRoute
<CMD> extractRC
**WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQRC extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQRC' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQRC extraction to take place.
Extraction called for design 'fullchip' of instances=63539 and nets=32855 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design fullchip.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
Process corner(s) are loaded.
 Corner: Cmax
 Corner: Cmin
extractDetailRC Option : -outfile /tmp/innovus_temp_7420_ieng6-ece-14.ucsd.edu_ttalapaneni_S4GvNH/fullchip_7420_dF8TGV.rcdb.d  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Coupling Cap. Scaling Factor : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 1436.8M)
Extracted 10.0003% (CPU Time= 0:00:00.8  MEM= 1502.7M)
Extracted 20.0004% (CPU Time= 0:00:01.0  MEM= 1502.7M)
Extracted 30.0004% (CPU Time= 0:00:01.2  MEM= 1502.7M)
Extracted 40.0004% (CPU Time= 0:00:01.4  MEM= 1502.7M)
Extracted 50.0005% (CPU Time= 0:00:01.7  MEM= 1502.7M)
Extracted 60.0005% (CPU Time= 0:00:02.1  MEM= 1506.7M)
Extracted 70.0005% (CPU Time= 0:00:02.6  MEM= 1506.7M)
Extracted 80.0006% (CPU Time= 0:00:03.5  MEM= 1506.7M)
Extracted 90.0006% (CPU Time= 0:00:04.0  MEM= 1506.7M)
Extracted 100% (CPU Time= 0:00:04.7  MEM= 1506.7M)
Number of Extracted Resistors     : 584417
Number of Extracted Ground Cap.   : 581671
Number of Extracted Coupling Cap. : 1036384
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
 Corner: Cmax
 Corner: Cmin
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 1470.7M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:06.0  Real Time: 0:00:06.0  MEM: 1470.719M)
<CMD> setAnalysisMode -analysisType onChipVariation -cppr both
<CMD> optDesign -postRoute -setup -hold
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
Disable merging buffers from different footprints for postRoute code for non-MSV designs
-powerEffort high                          # enums={none low high}, default=none, user setting
-leakageToDynamicRatio 0.5                 # float, default=1, user setting
-setupDynamicPowerViewAsDefaultView false
                                           # bool, default=false, private
WC_VIEW BC_VIEW
Switching SI Aware to true by default in postroute mode   
GigaOpt running with 1 threads.
**WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain. To avoid this message, review the floorplan, msv setting, the library setting or set manualy those cells as dont_use.
	Cell FILL1_LL, site bcore.
	Cell FILL_NW_HH, site bcore.
	Cell FILL_NW_LL, site bcore.
	Cell GFILL, site gacore.
	Cell GFILL10, site gacore.
	Cell GFILL2, site gacore.
	Cell GFILL3, site gacore.
	Cell GFILL4, site gacore.
	Cell LVLLHCD1, site bcore.
	Cell LVLLHCD2, site bcore.
	Cell LVLLHCD4, site bcore.
	Cell LVLLHCD8, site bcore.
	Cell LVLLHD1, site bcore.
	Cell LVLLHD2, site bcore.
	Cell LVLLHD4, site bcore.
	Cell LVLLHD8, site bcore.
.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
**WARN: (IMPOPT-7077):	Some of the LEF equivalent cells have different ANTENNAGATEAREA/ANTENNADIFFAREA/PINS etc... attributes. They will not be swapped for fixed instances and for lefsafe operations like optLeakagePower in postroute mode. To find out what cells are LEF equivalent use the findLefEquivalentCells command.
Type 'man IMPOPT-7077' for more detail.
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1466.5M, totSessionCpu=0:18:04 **
#Created 847 library cell signatures
#Created 32855 NETS and 0 SPECIALNETS signatures
#Created 63540 instance signatures
#Build design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1127.91 (MB), peak = 1252.66 (MB)
#Save design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1127.92 (MB), peak = 1252.66 (MB)
Begin checking placement ... (start mem=1466.5M, init mem=1466.5M)
*info: Placed = 63539          (Fixed = 92)
*info: Unplaced = 0           
Placement Density:98.73%(207832/210495)
Finished checkPlace (cpu: total=0:00:00.3, vio checks=0:00:00.2; mem=1466.5M)
 Initial DC engine is -> aae
 
 AAE-Opt:: Current number of nets in RC Memory -> 100 K
 
 
 AAE-Opt:: New number of nets in RC Memory -> 100 K
 
Reset EOS DB
Ignoring AAE DB Resetting ...
 Set Options for AAE Based Opt flow 
*** optDesign -postRoute ***
DRC Margin: user margin 0.0; extra margin 0
Setup Target Slack: user slack 0
Hold Target Slack: user slack 0
**INFO: setOptMode -powerEffort high -> Total Power Opt will be called for all Setup Timing optDesign commands, with leakageToDynamicRatio 0.5.
WC_VIEW BC_VIEW
-powerEffort high                          # enums={none low high}, default=none, user setting
-leakageToDynamicRatio 0.5                 # float, default=1, user setting
-setupDynamicPowerViewAsDefaultView false
                                           # bool, default=false, private
Include MVT Delays for Hold Opt
** INFO : this run is activating 'postRoute' automaton

**WARN: (IMPOPT-3663):	Power view is not set. First setup analysis view (WC_VIEW) will be treated as power view and VT partitioning will be done on basis of leakage specified in this view. If this is incorrect, specify correct power view via command "set_power_analysis_mode -analysis_view <view_name>".

Type 'man IMPOPT-3663' for more detail.

Power view               = WC_VIEW
Number of VT partitions  = 2
Standard cells in design = 811
Instances in design      = 30734

Instance distribution across the VT partitions:

 LVT : inst = 14185 (46.2%), cells = 335 (41%)
   Lib tcbn65gpluswc        : inst = 14185 (46.2%)

 HVT : inst = 16549 (53.8%), cells = 457 (56%)
   Lib tcbn65gpluswc        : inst = 16549 (53.8%)

Reporting took 0 sec
**WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQRC extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQRC' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQRC extraction to take place.
Extraction called for design 'fullchip' of instances=63539 and nets=32855 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design fullchip.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
Process corner(s) are loaded.
 Corner: Cmax
 Corner: Cmin
extractDetailRC Option : -outfile /tmp/innovus_temp_7420_ieng6-ece-14.ucsd.edu_ttalapaneni_S4GvNH/fullchip_7420_dF8TGV.rcdb.d -maxResLength 200  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Coupling Cap. Scaling Factor : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 1458.5M)
Extracted 10.0003% (CPU Time= 0:00:00.9  MEM= 1508.4M)
Extracted 20.0004% (CPU Time= 0:00:01.1  MEM= 1508.4M)
Extracted 30.0004% (CPU Time= 0:00:01.3  MEM= 1508.4M)
Extracted 40.0004% (CPU Time= 0:00:01.6  MEM= 1508.4M)
Extracted 50.0005% (CPU Time= 0:00:01.8  MEM= 1508.4M)
Extracted 60.0005% (CPU Time= 0:00:02.2  MEM= 1512.4M)
Extracted 70.0005% (CPU Time= 0:00:02.7  MEM= 1512.4M)
Extracted 80.0006% (CPU Time= 0:00:03.7  MEM= 1512.4M)
Extracted 90.0006% (CPU Time= 0:00:04.2  MEM= 1512.4M)
Extracted 100% (CPU Time= 0:00:04.8  MEM= 1512.4M)
Number of Extracted Resistors     : 584417
Number of Extracted Ground Cap.   : 581671
Number of Extracted Coupling Cap. : 1036384
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
 Corner: Cmax
 Corner: Cmin
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 1492.4M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:06.2  Real Time: 0:00:06.0  MEM: 1492.352M)
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
All-RC-Corners-Per-Net-In-Memory is turned ON...
**INFO: Starting Blocking QThread with 1 CPU
   ____________________________________________________________________
__/ message from Blocking QThread
#################################################################################
# Design Stage: PostRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
*** Calculating scaling factor for BC_LIB libraries using the default operating condition of each library.
End delay calculation. (MEM=0 CPU=0:00:04.0 REAL=0:00:04.0)
*** CDM Built up (cpu=0:00:04.4  real=0:00:05.0  mem= 0.0M) ***
*** Done Building Timing Graph (cpu=0:00:05.3 real=0:00:06.0 totSessionCpu=0:00:24.3 mem=0.0M)
Done building cte hold timing graph (HoldAware) cpu=0:00:06.3 real=0:00:07.0 totSessionCpu=0:00:24.3 mem=0.0M ***

_______________________________________________________________________
Starting SI iteration 1 using Infinite Timing Windows
Begin IPO call back ...
End IPO call back ...
#################################################################################
# Design Stage: PostRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
AAE_INFO-618: Total number of nets in the design is 32855,  99.6 percent of the nets selected for SI analysis
End delay calculation. (MEM=1583.21 CPU=0:00:08.4 REAL=0:00:09.0)
Save waveform /tmp/innovus_temp_7420_ieng6-ece-14.ucsd.edu_ttalapaneni_S4GvNH/.AAE_epHSoB/.AAE_7420/waveform.data...
*** CDM Built up (cpu=0:00:09.3  real=0:00:09.0  mem= 1583.2M) ***
Add other clocks and setupCteToAAEClockMapping during iter 1

Executing IPO callback for view pruning ..
Starting SI iteration 2
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
AAE_INFO-618: Total number of nets in the design is 32855,  11.4 percent of the nets selected for SI analysis
End delay calculation. (MEM=1559.25 CPU=0:00:03.4 REAL=0:00:03.0)
*** CDM Built up (cpu=0:00:03.5  real=0:00:03.0  mem= 1559.2M) ***
*** Done Building Timing Graph (cpu=0:00:15.3 real=0:00:16.0 totSessionCpu=0:18:34 mem=1559.2M)
** Profile ** Start :  cpu=0:00:00.0, mem=1559.2M
** Profile ** Other data :  cpu=0:00:00.1, mem=1559.2M
** Profile ** Overall slacks :  cpu=0:00:00.3, mem=1559.2M
** Profile ** DRVs :  cpu=0:00:00.2, mem=1559.2M

------------------------------------------------------------
     Initial SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.368  | -0.368  | -0.251  |
|           TNS (ns):|-295.655 |-280.305 | -15.350 |
|    Violating Paths:|  2118   |  1958   |   160   |
|          All Paths:|  6712   |  5406   |  5730   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 62.920%
       (98.735% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:00:31, real = 0:00:31, mem = 1478.1M, totSessionCpu=0:18:34 **
Setting latch borrow mode to budget during optimization.
Glitch fixing enabled
<optDesign CMD> fixdrv  all VT Cells
Leakage Power Opt: re-selecting buf/inv list 
**INFO: Num dontuse cells 97, Num usable cells 844
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 97, Num usable cells 844
**INFO: Start fixing DRV (Mem = 1544.91M) ...
**INFO: Options = -postRoute -maxCap -maxTran -maxFanout -noSensitivity -backward -maxIter 1
**INFO: Start fixing DRV iteration 1 ...
Begin: GigaOpt DRV Optimization
Glitch fixing enabled
Info: 197 clock nets excluded from IPO operation.
DRV pessimism of 5.00% is used.
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|      max-tran     |      max-cap      |     max-fanout    |     max-length    |       glitch      |       |           |           |           |         |            |           |
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  WNS  |  #Buffer  | #Inverter |  #Resize  | Density |    Real    |    Mem    |
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   |     0   |     0   | -0.37 |          0|          0|          0|  98.73  |            |           |
|     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   |     0   |     0   | -0.37 |          0|          0|          0|  98.73  |   0:00:00.0|    1752.5M|
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

*** Finish DRV Fixing (cpu=0:00:00.8 real=0:00:01.0 mem=1752.5M) ***

drv optimizer changes nothing and skips refinePlace
End: GigaOpt DRV Optimization
**optDesign ... cpu = 0:00:36, real = 0:00:37, mem = 1619.0M, totSessionCpu=0:18:40 **
*info:
**INFO: Completed fixing DRV (CPU Time = 0:00:04, Mem = 1618.97M).
Leakage Power Opt: resetting the buf/inv selection
** Profile ** Start :  cpu=0:00:00.0, mem=1619.0M
** Profile ** Other data :  cpu=0:00:00.1, mem=1619.0M
** Profile ** Overall slacks :  cpu=0:00:00.3, mem=1629.0M
** Profile ** DRVs :  cpu=0:00:00.5, mem=1629.0M

------------------------------------------------------------
     SI Timing Summary (cpu=0.07min real=0.07min mem=1619.0M)                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.368  | -0.368  | -0.251  |
|           TNS (ns):|-295.655 |-280.305 | -15.350 |
|    Violating Paths:|  2118   |  1958   |   160   |
|          All Paths:|  6712   |  5406   |  5730   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 62.920%
       (98.735% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1629.0M
**optDesign ... cpu = 0:00:37, real = 0:00:38, mem = 1619.0M, totSessionCpu=0:18:41 **
*** Timing NOT met, worst failing slack is -0.368
*** Check timing (0:00:00.0)
**INFO: Num dontuse cells 97, Num usable cells 844
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 97, Num usable cells 844
Begin: GigaOpt Optimization in WNS mode
Info: 197 clock nets excluded from IPO operation.
*info: 197 clock nets excluded
*info: 2 special nets excluded.
*info: 124 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -0.368 TNS Slack -295.655 Density 98.73
Optimizer WNS Pass 0
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.368|   -0.368|-280.305| -295.655|    98.73%|   0:00:00.0| 1685.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q1_reg_15_/D                                       |
|  -0.348|   -0.348|-278.716| -294.066|    98.73%|   0:00:00.0| 1687.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q1_reg_15_/D                                       |
|  -0.342|   -0.342|-277.881| -293.231|    98.73%|   0:00:01.0| 1687.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q1_reg_15_/D                                       |
|  -0.342|   -0.342|-277.746| -293.097|    98.73%|   0:00:00.0| 1687.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q1_reg_15_/D                                       |
|  -0.342|   -0.342|-277.662| -293.012|    98.73%|   0:00:00.0| 1687.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q1_reg_15_/D                                       |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
skewClock sized 4 and inserted 4 insts
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.287|   -0.291|-283.844| -305.554|    98.73%|   0:00:07.0| 1723.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q0_reg_15_/D                                       |
|  -0.287|   -0.291|-283.636| -305.346|    98.73%|   0:00:00.0| 1723.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q0_reg_15_/D                                       |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
skewClock sized 6 and inserted 0 insts
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.280|   -0.299|-285.979| -308.599|    98.73%|   0:00:05.0| 1740.1M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_1__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/key_q_reg_55_/D                             |
|  -0.280|   -0.299|-285.979| -308.599|    98.73%|   0:00:01.0| 1740.1M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_1__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/key_q_reg_55_/D                             |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:13.9 real=0:00:14.0 mem=1740.1M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.299|   -0.299| -22.620| -308.599|    98.73%|   0:00:00.0| 1740.1M|   WC_VIEW|  default| out[30]                                            |
|  -0.297|   -0.297| -22.606| -308.585|    98.73%|   0:00:00.0| 1740.1M|   WC_VIEW|  default| out[155]                                           |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.1 real=0:00:00.0 mem=1740.1M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:14.0 real=0:00:14.0 mem=1740.1M) ***
** GigaOpt Optimizer WNS Slack -0.297 TNS Slack -308.585 Density 98.73
Update Timing Windows (Threshold 0.014) ...
Re Calculate Delays on 6 Nets

*** Finish Post Route Setup Fixing (cpu=0:00:14.5 real=0:00:15.0 mem=1740.1M) ***
*** Starting refinePlace (0:19:00 mem=1721.0M) ***
Density distribution unevenness ratio = 0.820%
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.5 REAL: 0:00:01.0 MEM: 1721.0MB
Summary Report:
Instances move: 0 (out of 30650 movable)
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Runtime: CPU: 0:00:00.6 REAL: 0:00:01.0 MEM: 1721.0MB
*** Finished refinePlace (0:19:01 mem=1721.0M) ***
Density distribution unevenness ratio = 0.817%
End: GigaOpt Optimization in WNS mode
**INFO: Num dontuse cells 97, Num usable cells 844
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 97, Num usable cells 844
Begin: GigaOpt Optimization in TNS mode
Info: 201 clock nets excluded from IPO operation.
*info: 201 clock nets excluded
*info: 2 special nets excluded.
*info: 124 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -0.297 TNS Slack -308.585 Density 98.72
Optimizer TNS Opt
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.280|   -0.297|-285.979| -308.585|    98.72%|   0:00:00.0| 1731.8M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_1__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/key_q_reg_55_/D                             |
|  -0.280|   -0.297|-283.577| -306.182|    98.72%|   0:00:01.0| 1733.5M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_1__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/key_q_reg_55_/D                             |
|  -0.280|   -0.297|-281.728| -304.333|    98.72%|   0:00:00.0| 1733.5M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_1__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/key_q_reg_36_/D                             |
|  -0.280|   -0.297|-278.000| -300.605|    98.72%|   0:00:01.0| 1733.5M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_5__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/key_q_reg_19_/D                             |
|  -0.280|   -0.297|-277.656| -300.261|    98.72%|   0:00:01.0| 1733.5M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_4__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/key_q_reg_48_/D                             |
|  -0.280|   -0.297|-277.615| -300.221|    98.72%|   0:00:01.0| 1733.5M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_2__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/key_q_reg_54_/D                             |
|  -0.280|   -0.297|-277.374| -299.980|    98.72%|   0:00:00.0| 1733.5M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_2__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/key_q_reg_15_/D                             |
|  -0.280|   -0.297|-277.304| -299.909|    98.72%|   0:00:01.0| 1733.5M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_1__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/key_q_reg_56_/D                             |
|  -0.280|   -0.297|-272.966| -295.571|    98.73%|   0:00:01.0| 1733.5M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_7__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/key_q_reg_12_/D                             |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
skewClock sized 28 and inserted 2 insts
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.278|   -0.352|-261.721| -284.564|    98.73%|   0:00:11.0| 1759.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q1_reg_9_/D                                        |
|  -0.278|   -0.352|-261.563| -284.407|    98.73%|   0:00:00.0| 1759.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q2_reg_12_/D                                       |
|  -0.278|   -0.352|-261.328| -284.172|    98.73%|   0:00:01.0| 1759.3M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_5__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/query_q_reg_32_/D                           |
|  -0.278|   -0.352|-261.302| -284.145|    98.73%|   0:00:01.0| 1759.3M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_7__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/key_q_reg_41_/D                             |
|  -0.278|   -0.352|-261.270| -284.114|    98.73%|   0:00:00.0| 1759.3M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_2__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/query_q_reg_4_/D                            |
|  -0.278|   -0.352|-261.152| -283.996|    98.73%|   0:00:01.0| 1759.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q0_reg_8_/D                                        |
|  -0.278|   -0.352|-261.115| -283.958|    98.73%|   0:00:01.0| 1759.3M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_7__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/query_q_reg_11_/D                           |
|  -0.278|   -0.352|-261.081| -283.924|    98.73%|   0:00:00.0| 1759.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q3_reg_11_/D                                       |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
skewClock sized 8 and inserted 11 insts
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.278|   -0.470|-257.373| -280.804|    98.73%|   0:00:09.0| 1771.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q3_reg_11_/D                                       |
|  -0.278|   -0.470|-257.132| -280.564|    98.73%|   0:00:00.0| 1771.6M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_3__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/query_q_reg_31_/D                           |
|  -0.278|   -0.470|-257.027| -280.458|    98.73%|   0:00:00.0| 1773.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q2_reg_7_/D                                        |
|  -0.278|   -0.470|-256.485| -279.916|    98.73%|   0:00:00.0| 1773.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q3_reg_15_/D                                       |
|  -0.278|   -0.470|-256.433| -279.864|    98.73%|   0:00:01.0| 1792.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q3_reg_15_/D                                       |
|  -0.278|   -0.470|-256.291| -279.723|    98.73%|   0:00:00.0| 1792.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q7_reg_14_/D                                       |
|  -0.278|   -0.470|-256.183| -279.615|    98.73%|   0:00:00.0| 1792.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q6_reg_13_/D                                       |
|  -0.278|   -0.470|-256.167| -279.598|    98.73%|   0:00:00.0| 1792.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q6_reg_13_/D                                       |
|  -0.278|   -0.470|-255.953| -279.384|    98.73%|   0:00:01.0| 1792.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | wr_ptr_reg_3_/D                                    |
|  -0.278|   -0.470|-255.926| -279.357|    98.73%|   0:00:01.0| 1792.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q2_reg_11_/D                                       |
|  -0.278|   -0.470|-255.925| -279.357|    98.73%|   0:00:00.0| 1792.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q2_reg_11_/D                                       |
|  -0.278|   -0.470|-255.925| -279.357|    98.73%|   0:00:00.0| 1792.4M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_1__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/key_q_reg_55_/D                             |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:33.1 real=0:00:33.0 mem=1792.4M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.470|   -0.470| -23.431| -279.357|    98.73%|   0:00:00.0| 1792.4M|   WC_VIEW|  default| out[30]                                            |
|  -0.470|   -0.470| -23.431| -279.357|    98.73%|   0:00:00.0| 1792.4M|   WC_VIEW|  default| out[35]                                            |
|  -0.470|   -0.470| -23.431| -279.357|    98.73%|   0:00:00.0| 1792.4M|   WC_VIEW|  default| out[23]                                            |
|  -0.470|   -0.470| -23.431| -279.357|    98.73%|   0:00:00.0| 1792.4M|   WC_VIEW|  default| out[111]                                           |
|  -0.470|   -0.470| -23.431| -279.357|    98.73%|   0:00:00.0| 1792.4M|   WC_VIEW|  default| out[60]                                            |
|  -0.470|   -0.470| -23.431| -279.357|    98.73%|   0:00:00.0| 1792.4M|   WC_VIEW|  default| out[30]                                            |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.4 real=0:00:00.0 mem=1792.4M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:33.5 real=0:00:33.0 mem=1792.4M) ***
** GigaOpt Optimizer WNS Slack -0.470 TNS Slack -279.357 Density 98.73
Update Timing Windows (Threshold 0.014) ...
Re Calculate Delays on 39 Nets

*** Finish Post Route Setup Fixing (cpu=0:00:34.0 real=0:00:34.0 mem=1792.4M) ***
*** Starting refinePlace (0:19:40 mem=1773.3M) ***
Density distribution unevenness ratio = 0.815%
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.5 REAL: 0:00:01.0 MEM: 1773.3MB
Summary Report:
Instances move: 0 (out of 30682 movable)
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Runtime: CPU: 0:00:00.5 REAL: 0:00:01.0 MEM: 1773.3MB
*** Finished refinePlace (0:19:40 mem=1773.3M) ***
Density distribution unevenness ratio = 0.813%
End: GigaOpt Optimization in TNS mode
** Profile ** Start :  cpu=0:00:00.0, mem=1637.8M
** Profile ** Other data :  cpu=0:00:00.1, mem=1637.8M
** Profile ** Overall slacks :  cpu=0:00:00.3, mem=1645.8M
** Profile ** DRVs :  cpu=0:00:00.5, mem=1645.8M

------------------------------------------------------------
        Before Power Reclaim                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.470  | -0.278  | -0.470  |
|           TNS (ns):|-279.404 |-255.973 | -23.431 |
|    Violating Paths:|  1905   |  1745   |   160   |
|          All Paths:|  6712   |  5406   |  5730   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 62.890%
       (98.704% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1645.8M
Info: 214 clock nets excluded from IPO operation.
WC_VIEW BC_VIEW

Begin Power Analysis

    0.00V	    VSS
    0.90V	    VDD

Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1342.69MB/1342.69MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1342.69MB/1342.69MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1342.69MB/1342.69MB)

Begin Processing Signal Activity


Starting Levelizing
2025-Mar-02 00:15:19 (2025-Mar-02 08:15:19 GMT)
2025-Mar-02 00:15:19 (2025-Mar-02 08:15:19 GMT): 10%
2025-Mar-02 00:15:19 (2025-Mar-02 08:15:19 GMT): 20%
2025-Mar-02 00:15:19 (2025-Mar-02 08:15:19 GMT): 30%
2025-Mar-02 00:15:19 (2025-Mar-02 08:15:19 GMT): 40%
2025-Mar-02 00:15:19 (2025-Mar-02 08:15:19 GMT): 50%
2025-Mar-02 00:15:19 (2025-Mar-02 08:15:19 GMT): 60%
2025-Mar-02 00:15:19 (2025-Mar-02 08:15:19 GMT): 70%
2025-Mar-02 00:15:19 (2025-Mar-02 08:15:19 GMT): 80%
2025-Mar-02 00:15:19 (2025-Mar-02 08:15:19 GMT): 90%

Finished Levelizing
2025-Mar-02 00:15:20 (2025-Mar-02 08:15:20 GMT)

Starting Activity Propagation
2025-Mar-02 00:15:20 (2025-Mar-02 08:15:20 GMT)
2025-Mar-02 00:15:20 (2025-Mar-02 08:15:20 GMT): 10%
2025-Mar-02 00:15:20 (2025-Mar-02 08:15:20 GMT): 20%

Finished Activity Propagation
2025-Mar-02 00:15:21 (2025-Mar-02 08:15:21 GMT)
Ended Processing Signal Activity: (cpu=0:00:01, real=0:00:01, mem(process/total)=1343.31MB/1343.31MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 0
      # of cell(s) missing leakage table: 0
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------



Starting Calculating power
2025-Mar-02 00:15:21 (2025-Mar-02 08:15:21 GMT)
 ... Calculating switching power
2025-Mar-02 00:15:21 (2025-Mar-02 08:15:21 GMT): 10%
2025-Mar-02 00:15:21 (2025-Mar-02 08:15:21 GMT): 20%
2025-Mar-02 00:15:21 (2025-Mar-02 08:15:21 GMT): 30%
2025-Mar-02 00:15:21 (2025-Mar-02 08:15:21 GMT): 40%
2025-Mar-02 00:15:21 (2025-Mar-02 08:15:21 GMT): 50%
 ... Calculating internal and leakage power
2025-Mar-02 00:15:21 (2025-Mar-02 08:15:21 GMT): 60%
2025-Mar-02 00:15:22 (2025-Mar-02 08:15:22 GMT): 70%
2025-Mar-02 00:15:23 (2025-Mar-02 08:15:23 GMT): 80%
2025-Mar-02 00:15:23 (2025-Mar-02 08:15:23 GMT): 90%

Finished Calculating power
2025-Mar-02 00:15:23 (2025-Mar-02 08:15:23 GMT)
Ended Power Computation: (cpu=0:00:02, real=0:00:02, mem(process/total)=1343.41MB/1343.41MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1343.41MB/1343.41MB)

Ended Power Analysis: (cpu=0:00:04, real=0:00:04, mem(process/total)=1343.41MB/1343.41MB)

Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 15.23-s045_1 (64bit) 04/22/2016 12:32 (Linux 2.6.18-194.el5)
*	
*
* 	Date & Time:	2025-Mar-02 00:15:23 (2025-Mar-02 08:15:23 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: fullchip
*
*	Liberty Libraries used:
*	        WC_VIEW: /home/linux/ieng6/ee260bwi25/ttalapaneni/ece260_project_Part1_PnR/placement.enc.dat/libs/mmmc/tcbn65gpluswc.lib
*
*	Power Domain used:
*		Rail:        VDD 	Voltage:        0.9
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs
*
*       report_power
*
-----------------------------------------------------------------------------------------


Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:       81.94258116 	   64.6223%
Total Switching Power:      43.17240241 	   34.0470%
Total Leakage Power:         1.68739047 	    1.3307%
Total Power:               126.80237410
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                         41.88       3.098       0.309       45.29       35.71
Macro                                  0           0      0.3343      0.3343      0.2637
IO                                     0           0           0           0           0
Combinational                      36.27       32.03       1.018       69.32       54.67
Clock (Combinational)              3.791       8.046     0.02574       11.86       9.355
Clock (Sequential)                     0           0           0           0           0
-----------------------------------------------------------------------------------------
Total                              81.94       43.17       1.687       126.8         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9      81.94       43.17       1.687       126.8         100


Clock                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
clk                                3.791       8.046     0.02574       11.86       9.355
-----------------------------------------------------------------------------------------
Total                              3.791       8.046     0.02574       11.86       9.355
-----------------------------------------------------------------------------------------
 
 
-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
* 		Highest Average Power: core_instance/ofifo_inst/col_idx_4__fifo_instance/FE_USKC5161_CTS_4 (CKBD16): 	    0.1562
* 		Highest Leakage Power: core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/U1312 (FA1D4): 	  0.000265
* 		Total Cap: 	2.20491e-10 F
* 		Total instances in design: 63555
* 		Total instances in design with no power:     0
*                Total instances in design with no activty:     0

* 		Total Fillers and Decap: 32805
-----------------------------------------------------------------------------------------
 
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total)=1343.92MB/1343.92MB)

Begin: Power Optimization
Reclaim Optimization WNS Slack -0.470  TNS Slack -279.404 Density 98.70
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    98.70%|        -|  -0.470|-279.404|   0:00:00.0| 1918.6M|
|    98.58%|      703|  -0.470|-277.106|   0:00:19.0| 1918.6M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack -0.470  TNS Slack -277.106 Density 98.58
** Finished Core Power Optimization (cpu = 0:00:20.3) (real = 0:00:20.0) **
*** Starting refinePlace (0:20:08 mem=1874.7M) ***
Density distribution unevenness ratio = 0.813%
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.6 REAL: 0:00:01.0 MEM: 1874.7MB
Summary Report:
Instances move: 0 (out of 30682 movable)
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Runtime: CPU: 0:00:00.6 REAL: 0:00:01.0 MEM: 1874.7MB
*** Finished refinePlace (0:20:09 mem=1874.7M) ***
Density distribution unevenness ratio = 0.811%
Running setup recovery post routing.
**optDesign ... cpu = 0:02:06, real = 0:02:05, mem = 1640.1M, totSessionCpu=0:20:09 **
Checking setup slack degradation ...
Checking DRV degradation...
**INFO: Skipping DRV recovery as drv did not degrade beyond margin (100)
*** Finish setup-recovery (cpu=0:00:01, real=0:00:01, mem=1640.08M, totSessionCpu=0:20:10 .
**optDesign ... cpu = 0:02:06, real = 0:02:06, mem = 1640.1M, totSessionCpu=0:20:10 **

Info: 214 clock nets excluded from IPO operation.
Info: 214 clock nets excluded from IPO operation.
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.470|   -0.470|-277.106| -277.106|    98.58%|   0:00:00.0| 1790.9M|   WC_VIEW|  default| out[30]                                            |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish post-Route Optimize Step (cpu=0:00:00.1 real=0:00:00.0 mem=1790.9M) ***

*** Finish post-Route Setup Fixing (cpu=0:00:00.4 real=0:00:00.0 mem=1790.9M) ***

Begin Power Analysis

    0.00V	    VSS
    0.90V	    VDD
Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1383.20MB/1383.20MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1383.20MB/1383.20MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1383.20MB/1383.20MB)

Begin Processing Signal Activity


Starting Levelizing
2025-Mar-02 00:15:51 (2025-Mar-02 08:15:51 GMT)
2025-Mar-02 00:15:51 (2025-Mar-02 08:15:51 GMT): 10%
2025-Mar-02 00:15:51 (2025-Mar-02 08:15:51 GMT): 20%
2025-Mar-02 00:15:51 (2025-Mar-02 08:15:51 GMT): 30%
2025-Mar-02 00:15:51 (2025-Mar-02 08:15:51 GMT): 40%
2025-Mar-02 00:15:51 (2025-Mar-02 08:15:51 GMT): 50%
2025-Mar-02 00:15:51 (2025-Mar-02 08:15:51 GMT): 60%
2025-Mar-02 00:15:51 (2025-Mar-02 08:15:51 GMT): 70%
2025-Mar-02 00:15:51 (2025-Mar-02 08:15:51 GMT): 80%
2025-Mar-02 00:15:51 (2025-Mar-02 08:15:51 GMT): 90%

Finished Levelizing
2025-Mar-02 00:15:51 (2025-Mar-02 08:15:51 GMT)

Starting Activity Propagation
2025-Mar-02 00:15:51 (2025-Mar-02 08:15:51 GMT)
2025-Mar-02 00:15:51 (2025-Mar-02 08:15:51 GMT): 10%
2025-Mar-02 00:15:51 (2025-Mar-02 08:15:51 GMT): 20%

Finished Activity Propagation
2025-Mar-02 00:15:52 (2025-Mar-02 08:15:52 GMT)
Ended Processing Signal Activity: (cpu=0:00:01, real=0:00:01, mem(process/total)=1383.82MB/1383.82MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 0
      # of cell(s) missing leakage table: 0
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------



Starting Calculating power
2025-Mar-02 00:15:52 (2025-Mar-02 08:15:52 GMT)
 ... Calculating switching power
2025-Mar-02 00:15:52 (2025-Mar-02 08:15:52 GMT): 10%
2025-Mar-02 00:15:52 (2025-Mar-02 08:15:52 GMT): 20%
2025-Mar-02 00:15:52 (2025-Mar-02 08:15:52 GMT): 30%
2025-Mar-02 00:15:52 (2025-Mar-02 08:15:52 GMT): 40%
2025-Mar-02 00:15:52 (2025-Mar-02 08:15:52 GMT): 50%
 ... Calculating internal and leakage power
2025-Mar-02 00:15:53 (2025-Mar-02 08:15:53 GMT): 60%
2025-Mar-02 00:15:54 (2025-Mar-02 08:15:54 GMT): 70%
2025-Mar-02 00:15:54 (2025-Mar-02 08:15:54 GMT): 80%
2025-Mar-02 00:15:55 (2025-Mar-02 08:15:55 GMT): 90%

Finished Calculating power
2025-Mar-02 00:15:55 (2025-Mar-02 08:15:55 GMT)
Ended Power Computation: (cpu=0:00:03, real=0:00:03, mem(process/total)=1383.82MB/1383.82MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1383.82MB/1383.82MB)

Ended Power Analysis: (cpu=0:00:05, real=0:00:05, mem(process/total)=1383.82MB/1383.82MB)

Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 15.23-s045_1 (64bit) 04/22/2016 12:32 (Linux 2.6.18-194.el5)
*	
*
* 	Date & Time:	2025-Mar-02 00:15:55 (2025-Mar-02 08:15:55 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: fullchip
*
*	Liberty Libraries used:
*	        WC_VIEW: /home/linux/ieng6/ee260bwi25/ttalapaneni/ece260_project_Part1_PnR/placement.enc.dat/libs/mmmc/tcbn65gpluswc.lib
*
*	Power Domain used:
*		Rail:        VDD 	Voltage:        0.9
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs
*
*       report_power
*
-----------------------------------------------------------------------------------------


Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:       81.73652878 	   64.6601%
Total Switching Power:      42.99272652 	   34.0107%
Total Leakage Power:         1.68022096 	    1.3292%
Total Power:               126.40947627
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                          41.9       3.094       0.309        45.3       35.84
Macro                                  0           0      0.3343      0.3343      0.2645
IO                                     0           0           0           0           0
Combinational                      36.05       31.85       1.011       68.91       54.51
Clock (Combinational)              3.791       8.046     0.02574       11.86       9.384
Clock (Sequential)                     0           0           0           0           0
-----------------------------------------------------------------------------------------
Total                              81.74       42.99        1.68       126.4         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9      81.74       42.99        1.68       126.4         100


Clock                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
clk                                3.791       8.046     0.02574       11.86       9.384
-----------------------------------------------------------------------------------------
Total                              3.791       8.046     0.02574       11.86       9.384
-----------------------------------------------------------------------------------------
 
 
-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
* 		Highest Average Power: core_instance/ofifo_inst/col_idx_4__fifo_instance/FE_USKC5161_CTS_4 (CKBD16): 	    0.1562
* 		Highest Leakage Power: core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/U1312 (FA1D4): 	  0.000265
* 		Total Cap: 	2.19903e-10 F
* 		Total instances in design: 63555
* 		Total instances in design with no power:     0
*                Total instances in design with no activty:     0

* 		Total Fillers and Decap: 32805
-----------------------------------------------------------------------------------------
 
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total)=1383.82MB/1383.82MB)

*** Finished Leakage Power Optimization (cpu=0:00:32, real=0:00:32, mem=1640.08M, totSessionCpu=0:20:20).
DEL0 does not have usable cells
 This may be because it is dont_use, or because it has no LEF.
 **WARN: (IMPOPT-3080):	All delay cells are dont_use. Buffers will be used to fix hold violations.
Type 'man IMPOPT-3080' for more detail.
**ERROR: (IMPOPT-310):	Design density (98.58%) exceeds/equals limit (95.00%).
GigaOpt Hold Optimizer is used
Include MVT Delays for Hold Opt
<optDesign CMD> fixhold  no -lvt Cells
**INFO: Num dontuse cells 396, Num usable cells 545
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 396, Num usable cells 545
Starting initialization (fixHold) cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=0:20:20 mem=1640.1M ***
**INFO: Starting Blocking QThread with 1 CPU
   ____________________________________________________________________
__/ message from Blocking QThread
Latch borrow mode reset to max_borrow
Starting SI iteration 1 using Infinite Timing Windows
Begin IPO call back ...
End IPO call back ...
#################################################################################
# Design Stage: PostRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
*** Calculating scaling factor for BC_LIB libraries using the default operating condition of each library.
AAE_INFO-618: Total number of nets in the design is 32871,  99.6 percent of the nets selected for SI analysis
End delay calculation. (MEM=0 CPU=0:00:07.7 REAL=0:00:07.0)
Save waveform /tmp/innovus_temp_7420_ieng6-ece-14.ucsd.edu_ttalapaneni_S4GvNH/.AAE_epHSoB/.AAE_7420/waveform.data...
*** CDM Built up (cpu=0:00:08.7  real=0:00:08.0  mem= 0.0M) ***
Add other clocks and setupCteToAAEClockMapping during iter 1

Executing IPO callback for view pruning ..
Starting SI iteration 2
AAE_INFO: 1 threads acquired from CTE.
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
AAE_INFO-618: Total number of nets in the design is 32871,  0.7 percent of the nets selected for SI analysis
End delay calculation. (MEM=0 CPU=0:00:00.4 REAL=0:00:00.0)
*** CDM Built up (cpu=0:00:00.5  real=0:00:00.0  mem= 0.0M) ***
*** Done Building Timing Graph (cpu=0:00:11.5 real=0:00:12.0 totSessionCpu=0:00:36.7 mem=0.0M)
Done building cte hold timing graph (fixHold) cpu=0:00:12.7 real=0:00:13.0 totSessionCpu=0:00:36.7 mem=0.0M ***
** Profile ** Start :  cpu=0:00:00.0, mem=0.0M
** Profile ** Overall slacks :  cpu=0:00:00.2, mem=0.0M
Done building hold timer [52798 node(s), 69160 edge(s), 1 view(s)] (fixHold) cpu=0:00:14.5 real=0:00:15.0 totSessionCpu=0:00:38.5 mem=0.0M ***
Timing Data dump into file /tmp/innovus_temp_7420_ieng6-ece-14.ucsd.edu_ttalapaneni_S4GvNH/coe_eosdata_RGFn3L/BC_VIEW.twf, for view: BC_VIEW 
	 Dumping view 1 BC_VIEW 

_______________________________________________________________________
Done building cte setup timing graph (fixHold) cpu=0:00:14.1 real=0:00:15.0 totSessionCpu=0:20:34 mem=1640.1M ***
** Profile ** Start :  cpu=0:00:00.0, mem=1640.1M
** Profile ** Overall slacks :  cpu=0:00:00.3, mem=1648.1M
Loading timing data from /tmp/innovus_temp_7420_ieng6-ece-14.ucsd.edu_ttalapaneni_S4GvNH/coe_eosdata_RGFn3L/BC_VIEW.twf 
	 Loading view 1 BC_VIEW 
** Profile ** Start :  cpu=0:00:00.0, mem=1648.1M
** Profile ** Other data :  cpu=0:00:00.1, mem=1648.1M
** Profile ** DRVs :  cpu=0:00:00.2, mem=1648.1M

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW
Hold  views included:
 BC_VIEW

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.470  | -0.278  | -0.470  |
|           TNS (ns):|-277.105 |-253.673 | -23.431 |
|    Violating Paths:|  1894   |  1734   |   160   |
|          All Paths:|  6712   |  5406   |  5730   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.397  | -0.105  | -0.397  |
|           TNS (ns):|-253.400 | -6.690  |-249.192 |
|    Violating Paths:|  1483   |   194   |  1363   |
|          All Paths:|  5430   |  5406   |  2432   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 62.761%
       (98.575% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------

*Info: minBufDelay = 55.1 ps, libStdDelay = 14.2 ps, minBufSize = 5760000 (4.0)
*Info: worst delay setup view: WC_VIEW
**optDesign ... cpu = 0:02:33, real = 0:02:33, mem = 1644.1M, totSessionCpu=0:20:37 **
*info: Run optDesign holdfix with 1 thread.
Info: 214 clock nets excluded from IPO operation.

*** Starting Core Fixing (fixHold) cpu=0:00:16.9 real=0:00:18.0 totSessionCpu=0:20:37 mem=1777.6M density=98.575% ***

Phase I ......
Executing transform: ECO Safe Resize
**Info: Stopping hold fixing due to density exceeding max design density 95.000%
===========================================================================================
  Phase 1 : Step 1 Iter 0 Summary (ECO Safe Resize)
------------------------------------------------------------------------------------------
 Hold WNS :      -0.3967
      TNS :    -253.4007
      #VP :         1483
  Density :      98.575%
------------------------------------------------------------------------------------------
 cpu=0:00:17.4 real=0:00:18.0 totSessionCpu=0:20:38 mem=1777.6M
===========================================================================================

Executing transform: AddBuffer + LegalResize
**Info: Stopping hold fixing due to density exceeding max design density 95.000%
===========================================================================================
  Phase 1 : Step 2 Iter 0 Summary (AddBuffer + LegalResize)
------------------------------------------------------------------------------------------
 Hold WNS :      -0.3967
      TNS :    -253.4007
      #VP :         1483
  Density :      98.575%
------------------------------------------------------------------------------------------
 cpu=0:00:17.5 real=0:00:18.0 totSessionCpu=0:20:38 mem=1777.6M
===========================================================================================


*** Finished Core Fixing (fixHold) cpu=0:00:17.6 real=0:00:18.0 totSessionCpu=0:20:38 mem=1777.6M density=98.575% ***
*info:


=======================================================================
                Reasons for remaining hold violations
=======================================================================
*info: Total 2623 net(s) have violated hold timing slacks.

Buffering failure reasons
------------------------------------------------

Resizing failure reasons
------------------------------------------------

*info: net names were printed out to logv file

*** Finish Post Route Hold Fixing (cpu=0:00:17.8 real=0:00:18.0 totSessionCpu=0:20:38 mem=1777.6M density=98.575%) ***
Default Rule : ""
Non Default Rules :
Worst Slack : -0.278 ns
Total 0 nets layer assigned (1.2).
GigaOpt: setting up router preferences
        design wns: -0.2782
        slack threshold: 1.1418
GigaOpt: 15 nets assigned router directives

Start Assign Priority Nets ...
TargetSlk(0.200ns) MaxAssign(3%) MinLen(50um)
Existing Priority Nets 0 (0.0%)
Total Assign Priority Nets 979 (3.0%)
Default Rule : ""
Non Default Rules :
Worst Slack : -0.470 ns
Total 0 nets layer assigned (0.3).
GigaOpt: setting up router preferences
        design wns: -0.4697
        slack threshold: 0.9503
GigaOpt: 0 nets assigned router directives

Start Assign Priority Nets ...
TargetSlk(0.200ns) MaxAssign(3%) MinLen(50um)
Existing Priority Nets 0 (0.0%)
Total Assign Priority Nets 979 (3.0%)
** Profile ** Start :  cpu=0:00:00.0, mem=1730.6M
** Profile ** Other data :  cpu=0:00:00.1, mem=1730.6M
** Profile ** Overall slacks :  cpu=0:00:00.3, mem=1730.6M
** Profile ** DRVs :  cpu=0:00:00.5, mem=1730.6M

------------------------------------------------------------
        Pre-ecoRoute Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.470  | -0.278  | -0.470  |
|           TNS (ns):|-277.105 |-253.673 | -23.431 |
|    Violating Paths:|  1894   |  1734   |   160   |
|          All Paths:|  6712   |  5406   |  5730   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 62.761%
       (98.575% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1730.6M
**optDesign ... cpu = 0:02:38, real = 0:02:38, mem = 1617.1M, totSessionCpu=0:20:42 **
-routeWithEco false                      # bool, default=false
-routeWithEco true                       # bool, default=false, user setting
-routeSelectedNetOnly false              # bool, default=false, user setting
-routeWithTimingDriven true              # bool, default=false, user setting
-routeWithTimingDriven false             # bool, default=false, user setting
-routeWithSiDriven true                  # bool, default=false, user setting
-routeWithSiDriven false                 # bool, default=false, user setting

globalDetailRoute

#setNanoRouteMode -drouteAutoStop true
#setNanoRouteMode -drouteFixAntenna true
#setNanoRouteMode -routeSelectedNetOnly false
#setNanoRouteMode -routeTopRoutingLayer 4
#setNanoRouteMode -routeWithEco true
#setNanoRouteMode -routeWithSiDriven false
#setNanoRouteMode -routeWithTimingDriven false
#Start globalDetailRoute on Sun Mar  2 00:16:18 2025
#
#WARNING (NRDB-682) Connectivity is broken at PIN Z of INST core_instance/FE_USKC5188_CTS_160 connects to NET core_instance/FE_USKN5164_CTS_160 at location ( 358.300 59.200 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET core_instance/FE_USKN5164_CTS_160 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN I of INST core_instance/FE_USKC5154_CTS_177 connects to NET core_instance/FE_USKN5154_CTS_177 at location ( 156.900 224.800 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN Z of INST core_instance/CTS_ccl_BUF_clk_G0_L4_53 connects to NET core_instance/FE_USKN5154_CTS_177 at location ( 159.700 223.800 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET core_instance/FE_USKN5154_CTS_177 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN Z of INST core_instance/FE_USKC5139_CTS_185 connects to NET core_instance/FE_USKN5151_CTS_185 at location ( 177.900 234.000 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET core_instance/FE_USKN5151_CTS_185 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN I of INST core_instance/FE_USKC5143_CTS_150 connects to NET core_instance/FE_USKN5143_CTS_150 at location ( 225.100 232.000 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET core_instance/FE_USKN5143_CTS_150 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN I of INST core_instance/FE_USKC5141_CTS_185 connects to NET core_instance/FE_USKN5141_CTS_185 at location ( 177.700 228.400 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET core_instance/FE_USKN5141_CTS_185 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN Z of INST core_instance/CTS_ccl_BUF_clk_G0_L4_36 connects to NET core_instance/FE_USKN5138_CTS_163 at location ( 287.300 55.400 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET core_instance/FE_USKN5138_CTS_163 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN Z of INST core_instance/FE_USKC5215_CTS_173 connects to NET core_instance/FE_USKN5135_CTS_173 at location ( 160.100 208.800 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET core_instance/FE_USKN5135_CTS_173 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN Z of INST core_instance/FE_USKC5143_CTS_150 connects to NET core_instance/FE_USKN5122_CTS_150 at location ( 226.700 232.200 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET core_instance/FE_USKN5122_CTS_150 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN Z of INST core_instance/FE_USKC5150_CTS_170 connects to NET core_instance/FE_USKN5120_CTS_170 at location ( 247.900 152.600 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET core_instance/FE_USKN5120_CTS_170 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN Z of INST core_instance/FE_USKC5154_CTS_177 connects to NET core_instance/FE_USKN5114_CTS_177 at location ( 158.500 225.600 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET core_instance/FE_USKN5114_CTS_177 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN Z of INST core_instance/FE_USKC5140_CTS_185 connects to NET core_instance/FE_USKN5112_CTS_185 at location ( 176.100 235.600 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET core_instance/FE_USKN5112_CTS_185 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN I of INST core_instance/mac_array_instance/CTS_ccl_BUF_clk_G0_L2_11 connects to NET core_instance/CTS_186 at location ( 174.300 347.400 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET core_instance/CTS_186 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN I of INST core_instance/CTS_ccl_BUF_clk_G0_L4_53 connects to NET core_instance/CTS_184 at location ( 162.300 223.600 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET core_instance/CTS_184 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN I of INST core_instance/CTS_ccl_BUF_clk_G0_L4_42 connects to NET core_instance/CTS_170 at location ( 240.100 149.000 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN I of INST core_instance/CTS_ccl_BUF_clk_G0_L4_37 connects to NET core_instance/CTS_170 at location ( 322.300 106.000 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN I of INST core_instance/CTS_ccl_BUF_clk_G0_L4_45 connects to NET core_instance/CTS_170 at location ( 283.700 105.000 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET core_instance/CTS_170 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN Z of INST core_instance/CTS_ccl_BUF_clk_G0_L4_40 connects to NET core_instance/CTS_166 at location ( 279.300 152.600 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET core_instance/CTS_166 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN Z of INST core_instance/FE_USKC5137_CTS_164 connects to NET core_instance/CTS_164 at location ( 329.100 106.800 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET core_instance/CTS_164 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN I of INST core_instance/CTS_ccl_BUF_clk_G0_L4_21 connects to NET core_instance/CTS_159 at location ( 113.100 108.400 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (EMS-27) Message (NRDB-682) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#WARNING (NRIG-44) Imported NET core_instance/CTS_159 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET core_instance/CTS_157 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET core_instance/CTS_152 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET core_instance/CTS_150 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (EMS-27) Message (NRIG-44) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#NanoRoute Version 15.23-s045_1 NR160414-1105/15_23-UB
#Loading the last recorded routing design signature
#Created 24 NETS and 0 SPECIALNETS new signatures
#Summary of the placement changes since last routing:
#  Number of instances added (including moved) = 33
#  Number of instances deleted (including moved) = 17
#  Number of instances resized = 709
#  Number of instances with same cell size swap = 19
#  Number of instances with pin swaps = 50
#  Total number of placement changes (moved instances are counted twice) = 759
#Start routing data preparation.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 0.000] has 1 net.
#Voltage range [0.900 - 1.100] has 1 net.
#Voltage range [0.000 - 1.100] has 32869 nets.
# M1           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.185
# M2           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M3           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M4           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M5           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M6           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M7           H   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
# M8           V   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
#979/32745 = 2% of signal nets have been set as priority nets
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer M2's pitch = 0.200.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1276.59 (MB), peak = 1437.61 (MB)
#Merging special wires...
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 225.005 126.200 ) on M1 for NET FE_PSN6_out_30_. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 216.720 259.300 ) on M1 for NET core_instance/CTS_145. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 204.605 253.800 ) on M1 for NET core_instance/CTS_145. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 201.205 250.200 ) on M1 for NET core_instance/CTS_145. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN Z at ( 305.760 228.700 ) on M1 for NET core_instance/CTS_146. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN Z at ( 230.000 268.300 ) on M1 for NET core_instance/CTS_149. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 304.400 228.395 ) on M1 for NET core_instance/CTS_150. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 224.895 237.700 ) on M1 for NET core_instance/CTS_150. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 228.250 267.995 ) on M1 for NET core_instance/CTS_150. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN Z at ( 109.860 104.500 ) on M1 for NET core_instance/CTS_152. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN Z at ( 93.560 153.100 ) on M1 for NET core_instance/CTS_157. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 174.450 159.995 ) on M1 for NET core_instance/CTS_159. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 92.200 152.795 ) on M1 for NET core_instance/CTS_159. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 109.000 108.200 ) on M1 for NET core_instance/CTS_159. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN Z at ( 328.060 106.300 ) on M1 for NET core_instance/CTS_164. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN Z at ( 278.360 153.100 ) on M1 for NET core_instance/CTS_166. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 279.650 104.800 ) on M1 for NET core_instance/CTS_170. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 240.200 149.400 ) on M1 for NET core_instance/CTS_170. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 322.400 106.200 ) on M1 for NET core_instance/CTS_170. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 158.200 223.400 ) on M1 for NET core_instance/CTS_184. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (EMS-27) Message (NRDB-1005) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#
#Connectivity extraction summary:
#2012 routed nets are extracted.
#    795 (2.42%) extracted nets are partially routed.
#30716 routed nets are imported.
#17 (0.05%) nets are without wires.
#126 nets are fixed|skipped|trivial (not extracted).
#Total number of nets = 32871.
#
#Found 0 nets for post-route si or timing fixing.
#Number of eco nets is 795
#
#Start data preparation...
#
#Data preparation is done on Sun Mar  2 00:16:23 2025
#
#Analyzing routing resource...
#Routing resource analysis is done on Sun Mar  2 00:16:24 2025
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  Metal 1        H        2305          80       25440    92.61%
#  Metal 2        V        2318          84       25440     1.27%
#  Metal 3        H        2385           0       25440     0.13%
#  Metal 4        V        2084         318       25440     0.62%
#  --------------------------------------------------------------
#  Total                   9093       5.01%  101760    23.66%
#
#  229 nets (0.70%) with 1 preferred extra spacing.
#
#
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1277.47 (MB), peak = 1437.61 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1300.18 (MB), peak = 1437.61 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1300.24 (MB), peak = 1437.61 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 126 (skipped).
#Total number of routable nets = 32745.
#Total number of nets in the design = 32871.
#
#812 routable nets have only global wires.
#31933 routable nets have only detail routed wires.
#55 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#174 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Routed nets constraints summary:
#------------------------------------------------
#        Rules   Pref Extra Space   Unconstrained  
#------------------------------------------------
#      Default                 55             757  
#------------------------------------------------
#        Total                 55             757  
#------------------------------------------------
#
#Routing constraints summary of the whole design:
#------------------------------------------------
#        Rules   Pref Extra Space   Unconstrained  
#------------------------------------------------
#      Default                229           32516  
#------------------------------------------------
#        Total                229           32516  
#------------------------------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon       OverCon          
#                  #Gcell        #Gcell    %Gcell
#     Layer           (1)           (2)   OverCon
#  ----------------------------------------------
#   Metal 1      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 2      8(0.03%)      3(0.01%)   (0.04%)
#   Metal 3      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 4      0(0.00%)      0(0.00%)   (0.00%)
#  ----------------------------------------------
#     Total      8(0.01%)      3(0.00%)   (0.01%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 2
#  Overflow after GR: 0.00% H + 0.02% V
#
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 229
#Total wire length = 649684 um.
#Total half perimeter of net bounding box = 562562 um.
#Total wire length on LAYER M1 = 937 um.
#Total wire length on LAYER M2 = 185935 um.
#Total wire length on LAYER M3 = 291232 um.
#Total wire length on LAYER M4 = 171580 um.
#Total wire length on LAYER M5 = 0 um.
#Total wire length on LAYER M6 = 0 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 222831
#Total number of multi-cut vias = 151061 ( 67.8%)
#Total number of single cut vias = 71770 ( 32.2%)
#Up-Via Summary (total 222831):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1       69238 ( 64.3%)     38376 ( 35.7%)     107614
#  Metal 2        2395 (  2.5%)     92734 ( 97.5%)      95129
#  Metal 3         137 (  0.7%)     19951 ( 99.3%)      20088
#-----------------------------------------------------------
#                71770 ( 32.2%)    151061 ( 67.8%)     222831 
#
#Total number of involved priority nets 51
#Maximum src to sink distance for priority net 344.5
#Average of max src_to_sink distance for priority net 75.9
#Average of ave src_to_sink distance for priority net 48.6
#Max overcon = 2 tracks.
#Total overcon = 0.01%.
#Worst layer Gcell overcon rate = 0.00%.
#cpu time = 00:00:03, elapsed time = 00:00:03, memory = 1300.29 (MB), peak = 1437.61 (MB)
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1285.26 (MB), peak = 1437.61 (MB)
#Start Track Assignment.
#Done with 76 horizontal wires in 2 hboxes and 61 vertical wires in 2 hboxes.
#Done with 1 horizontal wires in 2 hboxes and 5 vertical wires in 2 hboxes.
#Complete Track Assignment.
#Total number of nets with non-default rule or having extra spacing = 229
#Total wire length = 649753 um.
#Total half perimeter of net bounding box = 562562 um.
#Total wire length on LAYER M1 = 974 um.
#Total wire length on LAYER M2 = 185937 um.
#Total wire length on LAYER M3 = 291256 um.
#Total wire length on LAYER M4 = 171586 um.
#Total wire length on LAYER M5 = 0 um.
#Total wire length on LAYER M6 = 0 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 222821
#Total number of multi-cut vias = 151061 ( 67.8%)
#Total number of single cut vias = 71760 ( 32.2%)
#Up-Via Summary (total 222821):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1       69234 ( 64.3%)     38376 ( 35.7%)     107610
#  Metal 2        2390 (  2.5%)     92734 ( 97.5%)      95124
#  Metal 3         136 (  0.7%)     19951 ( 99.3%)      20087
#-----------------------------------------------------------
#                71760 ( 32.2%)    151061 ( 67.8%)     222821 
#
#cpu time = 00:00:03, elapsed time = 00:00:03, memory = 1342.48 (MB), peak = 1437.61 (MB)
#
#Cpu time = 00:00:08
#Elapsed time = 00:00:08
#Increased memory = 64.50 (MB)
#Total memory = 1342.48 (MB)
#Peak memory = 1437.61 (MB)
#
#Start Detail Routing..
#start initial detail routing ...
# ECO: 3.0% of the total area was rechecked for DRC, and 42.2% required routing.
#    number of violations = 116
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   MinStp   CutSpc   Totals
#	M1           22        4        9        3        9       47
#	M2           33       28        7        0        0       68
#	M3            0        0        1        0        0        1
#	Totals       55       32       17        3        9      116
#742 out of 63555 instances need to be verified(marked ipoed).
#31.3% of the total area is being checked for drcs
#31.3% of the total area was checked
#    number of violations = 423
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   MinStp   CutSpc   MinCut   Totals
#	M1          151       35       51       97        9        2      345
#	M2           36       32        9        0        0        0       77
#	M3            0        0        1        0        0        0        1
#	Totals      187       67       61       97        9        2      423
#cpu time = 00:00:51, elapsed time = 00:00:51, memory = 1360.23 (MB), peak = 1437.61 (MB)
#start 1st optimization iteration ...
#    number of violations = 57
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   MinStp   CutSpc      Mar   AdjCut   Totals
#	M1           14        5        6        8        1        0        1       35
#	M2            3        2       14        0        0        2        0       21
#	M3            0        0        1        0        0        0        0        1
#	Totals       17        7       21        8        1        2        1       57
#cpu time = 00:00:10, elapsed time = 00:00:10, memory = 1340.17 (MB), peak = 1437.61 (MB)
#start 2nd optimization iteration ...
#    number of violations = 35
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   MinStp   Totals
#	M1           14        3        6        8       31
#	M2            2        1        0        0        3
#	M3            0        0        1        0        1
#	Totals       16        4        7        8       35
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1343.16 (MB), peak = 1437.61 (MB)
#start 3rd optimization iteration ...
#    number of violations = 1
#
#    By Layer and Type :
#	          Short   Totals
#	M1            0        0
#	M2            1        1
#	Totals        1        1
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1343.16 (MB), peak = 1437.61 (MB)
#start 4th optimization iteration ...
#    number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1342.39 (MB), peak = 1437.61 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 229
#Total wire length = 649449 um.
#Total half perimeter of net bounding box = 562562 um.
#Total wire length on LAYER M1 = 975 um.
#Total wire length on LAYER M2 = 185314 um.
#Total wire length on LAYER M3 = 291346 um.
#Total wire length on LAYER M4 = 171815 um.
#Total wire length on LAYER M5 = 0 um.
#Total wire length on LAYER M6 = 0 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 223936
#Total number of multi-cut vias = 148468 ( 66.3%)
#Total number of single cut vias = 75468 ( 33.7%)
#Up-Via Summary (total 223936):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1       70245 ( 65.2%)     37520 ( 34.8%)     107765
#  Metal 2        4537 (  4.7%)     91284 ( 95.3%)      95821
#  Metal 3         686 (  3.4%)     19664 ( 96.6%)      20350
#-----------------------------------------------------------
#                75468 ( 33.7%)    148468 ( 66.3%)     223936 
#
#Total number of DRC violations = 0
#Cpu time = 00:01:03
#Elapsed time = 00:01:03
#Increased memory = -43.93 (MB)
#Total memory = 1298.55 (MB)
#Peak memory = 1437.61 (MB)
#
#start routing for process antenna violation fix ...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1299.77 (MB), peak = 1437.61 (MB)
#
#Total number of nets with non-default rule or having extra spacing = 229
#Total wire length = 649449 um.
#Total half perimeter of net bounding box = 562562 um.
#Total wire length on LAYER M1 = 975 um.
#Total wire length on LAYER M2 = 185314 um.
#Total wire length on LAYER M3 = 291346 um.
#Total wire length on LAYER M4 = 171815 um.
#Total wire length on LAYER M5 = 0 um.
#Total wire length on LAYER M6 = 0 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 223936
#Total number of multi-cut vias = 148468 ( 66.3%)
#Total number of single cut vias = 75468 ( 33.7%)
#Up-Via Summary (total 223936):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1       70245 ( 65.2%)     37520 ( 34.8%)     107765
#  Metal 2        4537 (  4.7%)     91284 ( 95.3%)      95821
#  Metal 3         686 (  3.4%)     19664 ( 96.6%)      20350
#-----------------------------------------------------------
#                75468 ( 33.7%)    148468 ( 66.3%)     223936 
#
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#
#
#Start Post Route wire spreading..
#
#Start data preparation for wire spreading...
#
#Data preparation is done on Sun Mar  2 00:17:34 2025
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1299.77 (MB), peak = 1437.61 (MB)
#
#Start Post Route Wire Spread.
#Done with 1016 horizontal wires in 3 hboxes and 1313 vertical wires in 3 hboxes.
#Complete Post Route Wire Spread.
#
#Total number of nets with non-default rule or having extra spacing = 229
#Total wire length = 650164 um.
#Total half perimeter of net bounding box = 562562 um.
#Total wire length on LAYER M1 = 975 um.
#Total wire length on LAYER M2 = 185474 um.
#Total wire length on LAYER M3 = 291658 um.
#Total wire length on LAYER M4 = 172056 um.
#Total wire length on LAYER M5 = 0 um.
#Total wire length on LAYER M6 = 0 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 223936
#Total number of multi-cut vias = 148468 ( 66.3%)
#Total number of single cut vias = 75468 ( 33.7%)
#Up-Via Summary (total 223936):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1       70245 ( 65.2%)     37520 ( 34.8%)     107765
#  Metal 2        4537 (  4.7%)     91284 ( 95.3%)      95821
#  Metal 3         686 (  3.4%)     19664 ( 96.6%)      20350
#-----------------------------------------------------------
#                75468 ( 33.7%)    148468 ( 66.3%)     223936 
#
#cpu time = 00:00:04, elapsed time = 00:00:04, memory = 1347.30 (MB), peak = 1437.61 (MB)
#
#Post Route wire spread is done.
#Total number of nets with non-default rule or having extra spacing = 229
#Total wire length = 650164 um.
#Total half perimeter of net bounding box = 562562 um.
#Total wire length on LAYER M1 = 975 um.
#Total wire length on LAYER M2 = 185474 um.
#Total wire length on LAYER M3 = 291658 um.
#Total wire length on LAYER M4 = 172056 um.
#Total wire length on LAYER M5 = 0 um.
#Total wire length on LAYER M6 = 0 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 223936
#Total number of multi-cut vias = 148468 ( 66.3%)
#Total number of single cut vias = 75468 ( 33.7%)
#Up-Via Summary (total 223936):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1       70245 ( 65.2%)     37520 ( 34.8%)     107765
#  Metal 2        4537 (  4.7%)     91284 ( 95.3%)      95821
#  Metal 3         686 (  3.4%)     19664 ( 96.6%)      20350
#-----------------------------------------------------------
#                75468 ( 33.7%)    148468 ( 66.3%)     223936 
#
#
#Start Post Route via swapping..
#49.47% of area are rerouted by ECO routing.
#    number of violations = 0
#cpu time = 00:00:17, elapsed time = 00:00:17, memory = 1308.27 (MB), peak = 1437.61 (MB)
#    number of violations = 0
#cpu time = 00:00:18, elapsed time = 00:00:18, memory = 1308.33 (MB), peak = 1437.61 (MB)
#CELL_VIEW fullchip,init has no DRC violation.
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#Post Route via swapping is done.
#Total number of nets with non-default rule or having extra spacing = 229
#Total wire length = 650164 um.
#Total half perimeter of net bounding box = 562562 um.
#Total wire length on LAYER M1 = 975 um.
#Total wire length on LAYER M2 = 185474 um.
#Total wire length on LAYER M3 = 291658 um.
#Total wire length on LAYER M4 = 172056 um.
#Total wire length on LAYER M5 = 0 um.
#Total wire length on LAYER M6 = 0 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 223936
#Total number of multi-cut vias = 152335 ( 68.0%)
#Total number of single cut vias = 71601 ( 32.0%)
#Up-Via Summary (total 223936):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1       69176 ( 64.2%)     38589 ( 35.8%)     107765
#  Metal 2        2317 (  2.4%)     93504 ( 97.6%)      95821
#  Metal 3         108 (  0.5%)     20242 ( 99.5%)      20350
#-----------------------------------------------------------
#                71601 ( 32.0%)    152335 ( 68.0%)     223936 
#
#detailRoute Statistics:
#Cpu time = 00:01:29
#Elapsed time = 00:01:29
#Increased memory = -35.12 (MB)
#Total memory = 1307.36 (MB)
#Peak memory = 1437.61 (MB)
#Updating routing design signature
#Created 847 library cell signatures
#Created 32871 NETS and 0 SPECIALNETS signatures
#Created 63556 instance signatures
#Build design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1310.22 (MB), peak = 1437.61 (MB)
#Save design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1310.42 (MB), peak = 1437.61 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:01:40
#Elapsed time = 00:01:40
#Increased memory = -79.54 (MB)
#Total memory = 1260.16 (MB)
#Peak memory = 1437.61 (MB)
#Number of warnings = 63
#Total number of warnings = 184
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Sun Mar  2 00:17:58 2025
#
**optDesign ... cpu = 0:04:19, real = 0:04:18, mem = 1571.0M, totSessionCpu=0:22:22 **
-routeWithEco false                      # bool, default=false
-routeSelectedNetOnly false              # bool, default=false, user setting
-routeWithTimingDriven true              # bool, default=false, user setting
-routeWithSiDriven true                  # bool, default=false, user setting
**WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQRC extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQRC' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQRC extraction to take place.
Extraction called for design 'fullchip' of instances=63555 and nets=32871 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design fullchip.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
Process corner(s) are loaded.
 Corner: Cmax
 Corner: Cmin
extractDetailRC Option : -outfile /tmp/innovus_temp_7420_ieng6-ece-14.ucsd.edu_ttalapaneni_S4GvNH/fullchip_7420_dF8TGV.rcdb.d -maxResLength 200  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Coupling Cap. Scaling Factor : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 1571.0M)
Extracted 10.0006% (CPU Time= 0:00:01.0  MEM= 1620.9M)
Extracted 20.0006% (CPU Time= 0:00:01.1  MEM= 1620.9M)
Extracted 30.0006% (CPU Time= 0:00:01.3  MEM= 1620.9M)
Extracted 40.0006% (CPU Time= 0:00:01.6  MEM= 1620.9M)
Extracted 50.0006% (CPU Time= 0:00:01.8  MEM= 1620.9M)
Extracted 60.0006% (CPU Time= 0:00:02.2  MEM= 1624.9M)
Extracted 70.0006% (CPU Time= 0:00:02.7  MEM= 1624.9M)
Extracted 80.0006% (CPU Time= 0:00:03.7  MEM= 1624.9M)
Extracted 90.0006% (CPU Time= 0:00:04.3  MEM= 1624.9M)
Extracted 100% (CPU Time= 0:00:04.9  MEM= 1624.9M)
Number of Extracted Resistors     : 593225
Number of Extracted Ground Cap.   : 590031
Number of Extracted Coupling Cap. : 1047828
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
 Corner: Cmax
 Corner: Cmin
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 1604.9M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:06.4  Real Time: 0:00:07.0  MEM: 1604.922M)
**optDesign ... cpu = 0:04:25, real = 0:04:25, mem = 1571.0M, totSessionCpu=0:22:29 **
Starting SI iteration 1 using Infinite Timing Windows
Begin IPO call back ...
End IPO call back ...
#################################################################################
# Design Stage: PostRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
AAE_INFO: 1 threads acquired from CTE.
AAE_INFO-618: Total number of nets in the design is 32871,  99.6 percent of the nets selected for SI analysis
End delay calculation. (MEM=1666.57 CPU=0:00:08.3 REAL=0:00:08.0)
Save waveform /tmp/innovus_temp_7420_ieng6-ece-14.ucsd.edu_ttalapaneni_S4GvNH/.AAE_epHSoB/.AAE_7420/waveform.data...
*** CDM Built up (cpu=0:00:10.2  real=0:00:10.0  mem= 1666.6M) ***
Add other clocks and setupCteToAAEClockMapping during iter 1
Starting SI iteration 2
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
AAE_INFO-618: Total number of nets in the design is 32871,  11.6 percent of the nets selected for SI analysis
End delay calculation. (MEM=1642.61 CPU=0:00:03.4 REAL=0:00:04.0)
*** CDM Built up (cpu=0:00:03.5  real=0:00:04.0  mem= 1642.6M) ***
*** Done Building Timing Graph (cpu=0:00:16.9 real=0:00:16.0 totSessionCpu=0:22:46 mem=1642.6M)
**optDesign ... cpu = 0:04:42, real = 0:04:41, mem = 1573.1M, totSessionCpu=0:22:46 **
*** Timing NOT met, worst failing slack is -0.459
*** Check timing (0:00:00.0)
Begin: GigaOpt Optimization in post-eco TNS mode
Info: 214 clock nets excluded from IPO operation.
*info: 214 clock nets excluded
*info: 2 special nets excluded.
*info: 124 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -0.459 TNS Slack -277.077 Density 98.58
Optimizer TNS Opt
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.284|   -0.459|-253.610| -277.077|    98.58%|   0:00:01.0| 1768.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q0_reg_15_/D                                       |
|  -0.285|   -0.459|-253.610| -277.077|    98.58%|   0:00:01.0| 1768.5M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_8__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/key_q_reg_8_/D                              |
|  -0.285|   -0.459|-253.610| -277.077|    98.58%|   0:00:00.0| 1768.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q3_reg_6_/D                                        |
|  -0.284|   -0.459|-253.610| -277.077|    98.58%|   0:00:00.0| 1768.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q0_reg_15_/D                                       |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:01.7 real=0:00:02.0 mem=1768.5M) ***
Checking setup slack degradation ...

*** Finished Optimize Step Cumulative (cpu=0:00:02.0 real=0:00:02.0 mem=1768.5M) ***

*** Finish Post Route Setup Fixing (cpu=0:00:02.4 real=0:00:02.0 mem=1768.5M) ***
End: GigaOpt Optimization in post-eco TNS mode
Running setup recovery post routing.
**optDesign ... cpu = 0:04:48, real = 0:04:48, mem = 1629.7M, totSessionCpu=0:22:52 **
Checking setup slack degradation ...
Checking DRV degradation...
**INFO: Skipping DRV recovery as drv did not degrade beyond margin (100)
*** Finish setup-recovery (cpu=0:00:01, real=0:00:00, mem=1629.70M, totSessionCpu=0:22:53 .
**optDesign ... cpu = 0:04:49, real = 0:04:48, mem = 1629.7M, totSessionCpu=0:22:53 **

Latch borrow mode reset to max_borrow
<optDesign CMD> Restore Using all VT Cells
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:04:50, real = 0:04:49, mem = 1629.7M, totSessionCpu=0:22:54 **
** Profile ** Start :  cpu=0:00:00.0, mem=1686.9M
** Profile ** Other data :  cpu=0:00:00.1, mem=1687.0M
**INFO: Starting Blocking QThread with 1 CPU
   ____________________________________________________________________
__/ message from Blocking QThread
Starting SI iteration 1 using Infinite Timing Windows
Begin IPO call back ...
End IPO call back ...
#################################################################################
# Design Stage: PostRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
*** Calculating scaling factor for BC_LIB libraries using the default operating condition of each library.
AAE_INFO-618: Total number of nets in the design is 32871,  99.6 percent of the nets selected for SI analysis
End delay calculation. (MEM=0 CPU=0:00:07.7 REAL=0:00:07.0)
Save waveform /tmp/innovus_temp_7420_ieng6-ece-14.ucsd.edu_ttalapaneni_S4GvNH/.AAE_epHSoB/.AAE_7420/waveform.data...
*** CDM Built up (cpu=0:00:08.5  real=0:00:08.0  mem= 0.0M) ***
Add other clocks and setupCteToAAEClockMapping during iter 1
Starting SI iteration 2
AAE_INFO: 1 threads acquired from CTE.
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
AAE_INFO-618: Total number of nets in the design is 32871,  0.7 percent of the nets selected for SI analysis
End delay calculation. (MEM=0 CPU=0:00:00.4 REAL=0:00:00.0)
*** CDM Built up (cpu=0:00:00.5  real=0:00:00.0  mem= 0.0M) ***
*** Done Building Timing Graph (cpu=0:00:11.6 real=0:00:11.0 totSessionCpu=0:00:50.8 mem=0.0M)
** Profile ** Overall slacks :  cpu=0:0-2:0-2.-7, mem=0.0M
** Profile ** Total reports :  cpu=0:00:00.3, mem=0.0M

_______________________________________________________________________
** Profile ** Overall slacks :  cpu=0:00:13.3, mem=1687.0M
** Profile ** Total reports :  cpu=0:00:00.9, mem=1631.7M
** Profile ** DRVs :  cpu=0:00:00.5, mem=1631.7M

------------------------------------------------------------
     optDesign Final SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 
Hold  views included:
 BC_VIEW

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.459  | -0.285  | -0.459  |
|           TNS (ns):|-277.077 |-253.610 | -23.467 |
|    Violating Paths:|  1906   |  1746   |   160   |
|          All Paths:|  6712   |  5406   |  5730   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.398  | -0.103  | -0.398  |
|           TNS (ns):|-253.718 | -6.704  |-249.501 |
|    Violating Paths:|  1488   |   201   |  1363   |
|          All Paths:|  5430   |  5406   |  2432   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 62.761%
       (98.575% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1631.7M
**optDesign ... cpu = 0:05:05, real = 0:05:05, mem = 1629.7M, totSessionCpu=0:23:09 **
 ReSet Options after AAE Based Opt flow 
*** Finished optDesign ***
Removing temporary dont_use automatically set for cells with technology sites with no row.
<CMD> optDesign -postRoute -drv
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
Disable merging buffers from different footprints for postRoute code for non-MSV designs
-powerEffort high                          # enums={none low high}, default=none, user setting
-leakageToDynamicRatio 0.5                 # float, default=1, user setting
-setupDynamicPowerViewAsDefaultView false
                                           # bool, default=false, private
WC_VIEW BC_VIEW
GigaOpt running with 1 threads.
**WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain. To avoid this message, review the floorplan, msv setting, the library setting or set manualy those cells as dont_use.
	Cell FILL1_LL, site bcore.
	Cell FILL_NW_HH, site bcore.
	Cell FILL_NW_LL, site bcore.
	Cell GFILL, site gacore.
	Cell GFILL10, site gacore.
	Cell GFILL2, site gacore.
	Cell GFILL3, site gacore.
	Cell GFILL4, site gacore.
	Cell LVLLHCD1, site bcore.
	Cell LVLLHCD2, site bcore.
	Cell LVLLHCD4, site bcore.
	Cell LVLLHCD8, site bcore.
	Cell LVLLHD1, site bcore.
	Cell LVLLHD2, site bcore.
	Cell LVLLHD4, site bcore.
	Cell LVLLHD8, site bcore.
.
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1606.7M, totSessionCpu=0:23:12 **
#Created 847 library cell signatures
#Created 32871 NETS and 0 SPECIALNETS signatures
#Created 63556 instance signatures
#Build design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1301.63 (MB), peak = 1437.61 (MB)
#Save design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1301.63 (MB), peak = 1437.61 (MB)
Begin checking placement ... (start mem=1606.7M, init mem=1606.7M)
*info: Placed = 63555          (Fixed = 68)
*info: Unplaced = 0           
Placement Density:98.58%(207495/210495)
Finished checkPlace (cpu: total=0:00:00.2, vio checks=0:00:00.1; mem=1606.7M)
 Initial DC engine is -> aae
 
 AAE-Opt:: Current number of nets in RC Memory -> 100 K
 
 
 AAE-Opt:: New number of nets in RC Memory -> 100 K
 
Reset EOS DB
Ignoring AAE DB Resetting ...
 Set Options for AAE Based Opt flow 
*** optDesign -postRoute ***
DRC Margin: user margin 0.0; extra margin 0
Setup Target Slack: user slack 0
Hold Target Slack: user slack 0
**INFO: setOptMode -powerEffort high -> Total Power Opt will be called for all Setup Timing optDesign commands, with leakageToDynamicRatio 0.5.
Include MVT Delays for Hold Opt
** INFO : this run is activating 'postRoute' automaton

**WARN: (IMPOPT-3663):	Power view is not set. First setup analysis view (WC_VIEW) will be treated as power view and VT partitioning will be done on basis of leakage specified in this view. If this is incorrect, specify correct power view via command "set_power_analysis_mode -analysis_view <view_name>".

Type 'man IMPOPT-3663' for more detail.

Power view               = WC_VIEW
Number of VT partitions  = 2
Standard cells in design = 811
Instances in design      = 30750

Instance distribution across the VT partitions:

 LVT : inst = 14180 (46.1%), cells = 335 (41%)
   Lib tcbn65gpluswc        : inst = 14180 (46.1%)

 HVT : inst = 16570 (53.9%), cells = 457 (56%)
   Lib tcbn65gpluswc        : inst = 16570 (53.9%)

Reporting took 0 sec
All-RC-Corners-Per-Net-In-Memory is turned ON...
**WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQRC extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQRC' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQRC extraction to take place.
Extraction called for design 'fullchip' of instances=63555 and nets=32871 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design fullchip.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
Process corner(s) are loaded.
 Corner: Cmax
 Corner: Cmin
extractDetailRC Option : -outfile /tmp/innovus_temp_7420_ieng6-ece-14.ucsd.edu_ttalapaneni_S4GvNH/fullchip_7420_dF8TGV.rcdb.d -maxResLength 200  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Coupling Cap. Scaling Factor : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 1598.7M)
Extracted 10.0006% (CPU Time= 0:00:01.0  MEM= 1648.6M)
Extracted 20.0006% (CPU Time= 0:00:01.1  MEM= 1648.6M)
Extracted 30.0006% (CPU Time= 0:00:01.4  MEM= 1648.6M)
Extracted 40.0006% (CPU Time= 0:00:01.6  MEM= 1648.6M)
Extracted 50.0006% (CPU Time= 0:00:01.8  MEM= 1648.6M)
Extracted 60.0006% (CPU Time= 0:00:02.3  MEM= 1652.6M)
Extracted 70.0006% (CPU Time= 0:00:02.8  MEM= 1652.6M)
Extracted 80.0006% (CPU Time= 0:00:03.8  MEM= 1652.6M)
Extracted 90.0006% (CPU Time= 0:00:04.4  MEM= 1652.6M)
Extracted 100% (CPU Time= 0:00:05.0  MEM= 1652.6M)
Number of Extracted Resistors     : 593225
Number of Extracted Ground Cap.   : 590031
Number of Extracted Coupling Cap. : 1047828
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
 Corner: Cmax
 Corner: Cmin
Checking LVS Completed (CPU Time= 0:00:00.2  MEM= 1632.6M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:06.6  Real Time: 0:00:06.0  MEM: 1632.562M)
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Starting SI iteration 1 using Infinite Timing Windows
Begin IPO call back ...
End IPO call back ...
#################################################################################
# Design Stage: PostRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
AAE_INFO-618: Total number of nets in the design is 32871,  99.6 percent of the nets selected for SI analysis
End delay calculation. (MEM=1691.28 CPU=0:00:08.5 REAL=0:00:08.0)
Save waveform /tmp/innovus_temp_7420_ieng6-ece-14.ucsd.edu_ttalapaneni_S4GvNH/.AAE_epHSoB/.AAE_7420/waveform.data...
*** CDM Built up (cpu=0:00:09.3  real=0:00:09.0  mem= 1691.3M) ***
Add other clocks and setupCteToAAEClockMapping during iter 1
Starting SI iteration 2
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
AAE_INFO-618: Total number of nets in the design is 32871,  11.6 percent of the nets selected for SI analysis
End delay calculation. (MEM=1667.32 CPU=0:00:03.5 REAL=0:00:03.0)
*** CDM Built up (cpu=0:00:03.7  real=0:00:03.0  mem= 1667.3M) ***
*** Done Building Timing Graph (cpu=0:00:15.6 real=0:00:15.0 totSessionCpu=0:23:37 mem=1667.3M)
** Profile ** Start :  cpu=0:00:00.0, mem=1667.3M
** Profile ** Other data :  cpu=0:00:00.1, mem=1667.3M
** Profile ** Overall slacks :  cpu=0:00:00.3, mem=1667.3M
** Profile ** DRVs :  cpu=0:00:00.9, mem=1667.3M

------------------------------------------------------------
     Initial SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.459  | -0.285  | -0.459  |
|           TNS (ns):|-277.077 |-253.610 | -23.467 |
|    Violating Paths:|  1906   |  1746   |   160   |
|          All Paths:|  6712   |  5406   |  5730   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 62.761%
       (98.575% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1667.3M
**optDesign ... cpu = 0:00:26, real = 0:00:26, mem = 1566.4M, totSessionCpu=0:23:38 **
Setting latch borrow mode to budget during optimization.
Glitch fixing enabled
<optDesign CMD> fixdrv  all VT Cells
Leakage Power Opt: re-selecting buf/inv list 
**INFO: Num dontuse cells 97, Num usable cells 844
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 97, Num usable cells 844
**INFO: Start fixing DRV (Mem = 1633.17M) ...
**INFO: Options = -postRoute -maxCap -maxTran -maxFanout -noSensitivity -backward -maxIter 1
**INFO: Start fixing DRV iteration 1 ...
Begin: GigaOpt DRV Optimization
Glitch fixing enabled
Info: 214 clock nets excluded from IPO operation.
DRV pessimism of 5.00% is used.
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|      max-tran     |      max-cap      |     max-fanout    |     max-length    |       glitch      |       |           |           |           |         |            |           |
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  WNS  |  #Buffer  | #Inverter |  #Resize  | Density |    Real    |    Mem    |
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   |     0   |     0   | -0.46 |          0|          0|          0|  98.58  |            |           |
|     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   |     0   |     0   | -0.46 |          0|          0|          0|  98.58  |   0:00:00.0|    1837.7M|
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

*** Finish DRV Fixing (cpu=0:00:01.3 real=0:00:02.0 mem=1837.7M) ***

drv optimizer changes nothing and skips refinePlace
End: GigaOpt DRV Optimization
**optDesign ... cpu = 0:00:33, real = 0:00:32, mem = 1698.2M, totSessionCpu=0:23:44 **
*info:
**INFO: Completed fixing DRV (CPU Time = 0:00:05, Mem = 1698.21M).
Leakage Power Opt: resetting the buf/inv selection
** Profile ** Start :  cpu=0:00:00.0, mem=1698.2M
** Profile ** Other data :  cpu=0:00:00.1, mem=1698.2M
** Profile ** Overall slacks :  cpu=0:00:00.3, mem=1708.2M
** Profile ** DRVs :  cpu=0:00:00.9, mem=1708.2M

------------------------------------------------------------
     SI Timing Summary (cpu=0.08min real=0.08min mem=1698.2M)                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.459  | -0.285  | -0.459  |
|           TNS (ns):|-277.077 |-253.610 | -23.467 |
|    Violating Paths:|  1906   |  1746   |   160   |
|          All Paths:|  6712   |  5406   |  5730   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 62.761%
       (98.575% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1708.2M
**optDesign ... cpu = 0:00:34, real = 0:00:33, mem = 1698.2M, totSessionCpu=0:23:46 **
** Profile ** Start :  cpu=0:00:00.0, mem=1688.7M
** Profile ** Other data :  cpu=0:00:00.1, mem=1688.7M
** Profile ** Overall slacks :  cpu=0:00:00.3, mem=1688.7M
** Profile ** DRVs :  cpu=0:00:00.9, mem=1688.7M

------------------------------------------------------------
        Pre-ecoRoute Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.459  | -0.285  | -0.459  |
|           TNS (ns):|-277.077 |-253.610 | -23.467 |
|    Violating Paths:|  1906   |  1746   |   160   |
|          All Paths:|  6712   |  5406   |  5730   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 62.761%
       (98.575% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1688.7M
**optDesign ... cpu = 0:00:36, real = 0:00:35, mem = 1631.4M, totSessionCpu=0:23:47 **
-routeWithEco false                      # bool, default=false
-routeWithEco true                       # bool, default=false, user setting
-routeSelectedNetOnly false              # bool, default=false, user setting
-routeWithTimingDriven true              # bool, default=false, user setting
-routeWithTimingDriven false             # bool, default=false, user setting
-routeWithSiDriven true                  # bool, default=false, user setting
-routeWithSiDriven false                 # bool, default=false, user setting

globalDetailRoute

#setNanoRouteMode -drouteAutoStop true
#setNanoRouteMode -drouteFixAntenna true
#setNanoRouteMode -droutePostRouteSpreadWire "false"
#setNanoRouteMode -routeSelectedNetOnly false
#setNanoRouteMode -routeTopRoutingLayer 4
#setNanoRouteMode -routeWithEco true
#setNanoRouteMode -routeWithSiDriven false
#setNanoRouteMode -routeWithTimingDriven false
#Start globalDetailRoute on Sun Mar  2 00:19:23 2025
#
#NanoRoute Version 15.23-s045_1 NR160414-1105/15_23-UB
#Loading the last recorded routing design signature
#No placement changes detected since last routing
#Start routing data preparation.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 0.000] has 1 net.
#Voltage range [0.900 - 1.100] has 1 net.
#Voltage range [0.000 - 1.100] has 32869 nets.
# M1           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.185
# M2           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M3           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M4           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M5           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M6           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M7           H   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
# M8           V   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
#979/32745 = 2% of signal nets have been set as priority nets
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer M2's pitch = 0.200.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1330.23 (MB), peak = 1437.61 (MB)
#Merging special wires...
#Found 0 nets for post-route si or timing fixing.
#WARNING (NRGR-22) Design is already detail routed.
#Cpu time = 00:00:02
#Elapsed time = 00:00:02
#Increased memory = -1.40 (MB)
#Total memory = 1330.23 (MB)
#Peak memory = 1437.61 (MB)
#
#Start Detail Routing..
#start initial detail routing ...
#    number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1331.22 (MB), peak = 1437.61 (MB)
#start 1st optimization iteration ...
#    number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1331.22 (MB), peak = 1437.61 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 229
#Total wire length = 650164 um.
#Total half perimeter of net bounding box = 562562 um.
#Total wire length on LAYER M1 = 975 um.
#Total wire length on LAYER M2 = 185474 um.
#Total wire length on LAYER M3 = 291658 um.
#Total wire length on LAYER M4 = 172056 um.
#Total wire length on LAYER M5 = 0 um.
#Total wire length on LAYER M6 = 0 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 223936
#Total number of multi-cut vias = 152335 ( 68.0%)
#Total number of single cut vias = 71601 ( 32.0%)
#Up-Via Summary (total 223936):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1       69176 ( 64.2%)     38589 ( 35.8%)     107765
#  Metal 2        2317 (  2.4%)     93504 ( 97.6%)      95821
#  Metal 3         108 (  0.5%)     20242 ( 99.5%)      20350
#-----------------------------------------------------------
#                71601 ( 32.0%)    152335 ( 68.0%)     223936 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 0.25 (MB)
#Total memory = 1330.48 (MB)
#Peak memory = 1437.61 (MB)
#
#start routing for process antenna violation fix ...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1331.45 (MB), peak = 1437.61 (MB)
#
#Total number of nets with non-default rule or having extra spacing = 229
#Total wire length = 650164 um.
#Total half perimeter of net bounding box = 562562 um.
#Total wire length on LAYER M1 = 975 um.
#Total wire length on LAYER M2 = 185474 um.
#Total wire length on LAYER M3 = 291658 um.
#Total wire length on LAYER M4 = 172056 um.
#Total wire length on LAYER M5 = 0 um.
#Total wire length on LAYER M6 = 0 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 223936
#Total number of multi-cut vias = 152335 ( 68.0%)
#Total number of single cut vias = 71601 ( 32.0%)
#Up-Via Summary (total 223936):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1       69176 ( 64.2%)     38589 ( 35.8%)     107765
#  Metal 2        2317 (  2.4%)     93504 ( 97.6%)      95821
#  Metal 3         108 (  0.5%)     20242 ( 99.5%)      20350
#-----------------------------------------------------------
#                71601 ( 32.0%)    152335 ( 68.0%)     223936 
#
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#
#
#Start Post Route via swapping..
#0.00% of area are rerouted by ECO routing.
#    number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1337.86 (MB), peak = 1437.61 (MB)
#    number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1338.09 (MB), peak = 1437.61 (MB)
#CELL_VIEW fullchip,init has no DRC violation.
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#No via is swapped.
#Post Route via swapping is done.
#Total number of nets with non-default rule or having extra spacing = 229
#Total wire length = 650164 um.
#Total half perimeter of net bounding box = 562562 um.
#Total wire length on LAYER M1 = 975 um.
#Total wire length on LAYER M2 = 185474 um.
#Total wire length on LAYER M3 = 291658 um.
#Total wire length on LAYER M4 = 172056 um.
#Total wire length on LAYER M5 = 0 um.
#Total wire length on LAYER M6 = 0 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 223936
#Total number of multi-cut vias = 152335 ( 68.0%)
#Total number of single cut vias = 71601 ( 32.0%)
#Up-Via Summary (total 223936):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1       69176 ( 64.2%)     38589 ( 35.8%)     107765
#  Metal 2        2317 (  2.4%)     93504 ( 97.6%)      95821
#  Metal 3         108 (  0.5%)     20242 ( 99.5%)      20350
#-----------------------------------------------------------
#                71601 ( 32.0%)    152335 ( 68.0%)     223936 
#
#detailRoute Statistics:
#Cpu time = 00:00:04
#Elapsed time = 00:00:04
#Increased memory = 6.90 (MB)
#Total memory = 1337.13 (MB)
#Peak memory = 1437.61 (MB)
#Updating routing design signature
#Created 847 library cell signatures
#Created 32871 NETS and 0 SPECIALNETS signatures
#Created 63556 instance signatures
#Build design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1345.89 (MB), peak = 1437.61 (MB)
#Save design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1345.92 (MB), peak = 1437.61 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:00:10
#Elapsed time = 00:00:09
#Increased memory = -53.16 (MB)
#Total memory = 1315.29 (MB)
#Peak memory = 1437.61 (MB)
#Number of warnings = 1
#Total number of warnings = 185
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Sun Mar  2 00:19:33 2025
#
**optDesign ... cpu = 0:00:46, real = 0:00:45, mem = 1630.7M, totSessionCpu=0:23:57 **
-routeWithEco false                      # bool, default=false
-routeSelectedNetOnly false              # bool, default=false, user setting
-routeWithTimingDriven true              # bool, default=false, user setting
-routeWithSiDriven true                  # bool, default=false, user setting
**WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQRC extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQRC' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQRC extraction to take place.
Extraction called for design 'fullchip' of instances=63555 and nets=32871 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design fullchip.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
Process corner(s) are loaded.
 Corner: Cmax
 Corner: Cmin
extractDetailRC Option : -outfile /tmp/innovus_temp_7420_ieng6-ece-14.ucsd.edu_ttalapaneni_S4GvNH/fullchip_7420_dF8TGV.rcdb.d -maxResLength 200  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Coupling Cap. Scaling Factor : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.2  MEM= 1630.7M)
Extracted 10.0006% (CPU Time= 0:00:01.0  MEM= 1672.6M)
Extracted 20.0006% (CPU Time= 0:00:01.2  MEM= 1672.6M)
Extracted 30.0006% (CPU Time= 0:00:01.4  MEM= 1672.6M)
Extracted 40.0006% (CPU Time= 0:00:01.7  MEM= 1672.6M)
Extracted 50.0006% (CPU Time= 0:00:01.9  MEM= 1672.6M)
Extracted 60.0006% (CPU Time= 0:00:02.3  MEM= 1676.6M)
Extracted 70.0006% (CPU Time= 0:00:02.8  MEM= 1676.6M)
Extracted 80.0006% (CPU Time= 0:00:03.8  MEM= 1676.6M)
Extracted 90.0006% (CPU Time= 0:00:04.5  MEM= 1676.6M)
Extracted 100% (CPU Time= 0:00:05.1  MEM= 1676.6M)
Number of Extracted Resistors     : 593225
Number of Extracted Ground Cap.   : 590031
Number of Extracted Coupling Cap. : 1047828
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
 Corner: Cmax
 Corner: Cmin
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 1664.6M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:06.7  Real Time: 0:00:06.0  MEM: 1664.562M)
**optDesign ... cpu = 0:00:52, real = 0:00:51, mem = 1595.3M, totSessionCpu=0:24:04 **
Starting SI iteration 1 using Infinite Timing Windows
Begin IPO call back ...
End IPO call back ...
#################################################################################
# Design Stage: PostRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
AAE_INFO: 1 threads acquired from CTE.
AAE_INFO-618: Total number of nets in the design is 32871,  99.6 percent of the nets selected for SI analysis
End delay calculation. (MEM=1690.83 CPU=0:00:08.3 REAL=0:00:09.0)
Save waveform /tmp/innovus_temp_7420_ieng6-ece-14.ucsd.edu_ttalapaneni_S4GvNH/.AAE_epHSoB/.AAE_7420/waveform.data...
*** CDM Built up (cpu=0:00:10.1  real=0:00:10.0  mem= 1690.8M) ***
Add other clocks and setupCteToAAEClockMapping during iter 1
Starting SI iteration 2
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
AAE_INFO-618: Total number of nets in the design is 32871,  11.6 percent of the nets selected for SI analysis
End delay calculation. (MEM=1666.88 CPU=0:00:03.5 REAL=0:00:03.0)
*** CDM Built up (cpu=0:00:03.6  real=0:00:03.0  mem= 1666.9M) ***
*** Done Building Timing Graph (cpu=0:00:16.8 real=0:00:17.0 totSessionCpu=0:24:21 mem=1666.9M)
**optDesign ... cpu = 0:01:09, real = 0:01:08, mem = 1597.4M, totSessionCpu=0:24:21 **
Latch borrow mode reset to max_borrow
<optDesign CMD> Restore Using all VT Cells
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:01:10, real = 0:01:09, mem = 1597.4M, totSessionCpu=0:24:22 **
** Profile ** Start :  cpu=0:00:00.0, mem=1654.6M
** Profile ** Other data :  cpu=0:00:00.1, mem=1654.6M
** Profile ** Overall slacks :  cpu=0:00:00.3, mem=1654.6M
** Profile ** Total reports :  cpu=0:00:01.3, mem=1599.4M
** Profile ** DRVs :  cpu=0:00:00.9, mem=1599.4M

------------------------------------------------------------
     optDesign Final SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.459  | -0.285  | -0.459  |
|           TNS (ns):|-277.077 |-253.610 | -23.467 |
|    Violating Paths:|  1906   |  1746   |   160   |
|          All Paths:|  6712   |  5406   |  5730   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 62.761%
       (98.575% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1599.4M
**optDesign ... cpu = 0:01:13, real = 0:01:12, mem = 1597.4M, totSessionCpu=0:24:25 **
 ReSet Options after AAE Based Opt flow 
*** Finished optDesign ***
Removing temporary dont_use automatically set for cells with technology sites with no row.
<CMD> optDesign -postRoute -inc
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
Disable merging buffers from different footprints for postRoute code for non-MSV designs
-powerEffort high                          # enums={none low high}, default=none, user setting
-leakageToDynamicRatio 0.5                 # float, default=1, user setting
-setupDynamicPowerViewAsDefaultView false
                                           # bool, default=false, private
WC_VIEW BC_VIEW
GigaOpt running with 1 threads.
**WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain. To avoid this message, review the floorplan, msv setting, the library setting or set manualy those cells as dont_use.
	Cell FILL1_LL, site bcore.
	Cell FILL_NW_HH, site bcore.
	Cell FILL_NW_LL, site bcore.
	Cell GFILL, site gacore.
	Cell GFILL10, site gacore.
	Cell GFILL2, site gacore.
	Cell GFILL3, site gacore.
	Cell GFILL4, site gacore.
	Cell LVLLHCD1, site bcore.
	Cell LVLLHCD2, site bcore.
	Cell LVLLHCD4, site bcore.
	Cell LVLLHCD8, site bcore.
	Cell LVLLHD1, site bcore.
	Cell LVLLHD2, site bcore.
	Cell LVLLHD4, site bcore.
	Cell LVLLHD8, site bcore.
.
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1590.4M, totSessionCpu=0:24:28 **
**INFO: DRVs not fixed with -incr option
#Created 847 library cell signatures
#Created 32871 NETS and 0 SPECIALNETS signatures
#Created 63556 instance signatures
#Build design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1347.55 (MB), peak = 1437.61 (MB)
#Save design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1347.55 (MB), peak = 1437.61 (MB)
Begin checking placement ... (start mem=1590.4M, init mem=1590.4M)
*info: Placed = 63555          (Fixed = 68)
*info: Unplaced = 0           
Placement Density:98.58%(207495/210495)
Finished checkPlace (cpu: total=0:00:00.2, vio checks=0:00:00.1; mem=1590.4M)
 Initial DC engine is -> aae
 
 AAE-Opt:: Current number of nets in RC Memory -> 100 K
 
 
 AAE-Opt:: New number of nets in RC Memory -> 100 K
 
Reset EOS DB
Ignoring AAE DB Resetting ...
 Set Options for AAE Based Opt flow 
*** optDesign -postRoute ***
DRC Margin: user margin 0.0; extra margin 0
Setup Target Slack: user slack 0
Hold Target Slack: user slack 0
**INFO: setOptMode -powerEffort high -> Total Power Opt will be called for all Setup Timing optDesign commands, with leakageToDynamicRatio 0.5.
**INFO: setOptMode -fixDRC false -> DRV Optimization will not be done as part of the Optimization.
WC_VIEW BC_VIEW
-powerEffort high                          # enums={none low high}, default=none, user setting
-leakageToDynamicRatio 0.5                 # float, default=1, user setting
-setupDynamicPowerViewAsDefaultView false
                                           # bool, default=false, private
Include MVT Delays for Hold Opt
** INFO : this run is activating 'postRoute' automaton

**WARN: (IMPOPT-3663):	Power view is not set. First setup analysis view (WC_VIEW) will be treated as power view and VT partitioning will be done on basis of leakage specified in this view. If this is incorrect, specify correct power view via command "set_power_analysis_mode -analysis_view <view_name>".

Type 'man IMPOPT-3663' for more detail.

Power view               = WC_VIEW
Number of VT partitions  = 2
Standard cells in design = 811
Instances in design      = 30750

Instance distribution across the VT partitions:

 LVT : inst = 14180 (46.1%), cells = 335 (41%)
   Lib tcbn65gpluswc        : inst = 14180 (46.1%)

 HVT : inst = 16570 (53.9%), cells = 457 (56%)
   Lib tcbn65gpluswc        : inst = 16570 (53.9%)

Reporting took 0 sec
**WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQRC extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQRC' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQRC extraction to take place.
Extraction called for design 'fullchip' of instances=63555 and nets=32871 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design fullchip.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
Process corner(s) are loaded.
 Corner: Cmax
 Corner: Cmin
extractDetailRC Option : -outfile /tmp/innovus_temp_7420_ieng6-ece-14.ucsd.edu_ttalapaneni_S4GvNH/fullchip_7420_dF8TGV.rcdb.d -maxResLength 200  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Coupling Cap. Scaling Factor : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 1580.4M)
Extracted 10.0006% (CPU Time= 0:00:01.0  MEM= 1646.3M)
Extracted 20.0006% (CPU Time= 0:00:01.2  MEM= 1646.3M)
Extracted 30.0006% (CPU Time= 0:00:01.4  MEM= 1646.3M)
Extracted 40.0006% (CPU Time= 0:00:01.6  MEM= 1646.3M)
Extracted 50.0006% (CPU Time= 0:00:01.8  MEM= 1646.3M)
Extracted 60.0006% (CPU Time= 0:00:02.3  MEM= 1650.3M)
Extracted 70.0006% (CPU Time= 0:00:02.8  MEM= 1650.3M)
Extracted 80.0006% (CPU Time= 0:00:03.8  MEM= 1650.3M)
Extracted 90.0006% (CPU Time= 0:00:04.4  MEM= 1650.3M)
Extracted 100% (CPU Time= 0:00:05.0  MEM= 1650.3M)
Number of Extracted Resistors     : 593225
Number of Extracted Ground Cap.   : 590031
Number of Extracted Coupling Cap. : 1047828
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
 Corner: Cmax
 Corner: Cmin
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 1630.3M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:06.6  Real Time: 0:00:07.0  MEM: 1630.266M)
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Starting SI iteration 1 using Infinite Timing Windows
Begin IPO call back ...
End IPO call back ...
#################################################################################
# Design Stage: PostRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
AAE_INFO-618: Total number of nets in the design is 32871,  99.6 percent of the nets selected for SI analysis
End delay calculation. (MEM=1688.98 CPU=0:00:08.4 REAL=0:00:09.0)
Save waveform /tmp/innovus_temp_7420_ieng6-ece-14.ucsd.edu_ttalapaneni_S4GvNH/.AAE_epHSoB/.AAE_7420/waveform.data...
*** CDM Built up (cpu=0:00:09.2  real=0:00:10.0  mem= 1689.0M) ***
Add other clocks and setupCteToAAEClockMapping during iter 1

Executing IPO callback for view pruning ..
Starting SI iteration 2
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
AAE_INFO-618: Total number of nets in the design is 32871,  11.6 percent of the nets selected for SI analysis
End delay calculation. (MEM=1665.02 CPU=0:00:03.5 REAL=0:00:03.0)
*** CDM Built up (cpu=0:00:03.6  real=0:00:03.0  mem= 1665.0M) ***
*** Done Building Timing Graph (cpu=0:00:15.5 real=0:00:16.0 totSessionCpu=0:24:53 mem=1665.0M)
** Profile ** Start :  cpu=0:00:00.0, mem=1665.0M
** Profile ** Other data :  cpu=0:00:00.1, mem=1665.0M
** Profile ** Overall slacks :  cpu=0:00:00.3, mem=1665.0M
** Profile ** DRVs :  cpu=0:00:00.8, mem=1665.0M

------------------------------------------------------------
     Initial SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.459  | -0.285  | -0.459  |
|           TNS (ns):|-277.077 |-253.610 | -23.467 |
|    Violating Paths:|  1906   |  1746   |   160   |
|          All Paths:|  6712   |  5406   |  5730   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 62.761%
       (98.575% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1665.0M
**optDesign ... cpu = 0:00:26, real = 0:00:26, mem = 1566.4M, totSessionCpu=0:24:54 **
Setting latch borrow mode to budget during optimization.
*** Timing NOT met, worst failing slack is -0.459
*** Check timing (0:00:00.0)
**INFO: Num dontuse cells 97, Num usable cells 844
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 97, Num usable cells 844
Begin: GigaOpt Optimization in WNS mode
Info: 214 clock nets excluded from IPO operation.
*info: 214 clock nets excluded
*info: 2 special nets excluded.
*info: 124 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -0.459 TNS Slack -277.077 Density 98.58
Optimizer WNS Pass 0
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.284|   -0.459|-253.610| -277.077|    98.58%|   0:00:00.0| 1770.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q0_reg_15_/D                                       |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
skewClock sized 1 and inserted 1 insts
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.271|   -0.472|-256.737| -282.364|    98.57%|   0:00:09.0| 1787.2M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_2__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/key_q_reg_49_/CP                            |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
skewClock sized 1 and inserted 0 insts
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.271|   -0.472|-256.694| -282.257|    98.57%|   0:00:03.0| 1796.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q7_reg_15_/D                                       |
|  -0.271|   -0.472|-256.694| -282.257|    98.57%|   0:00:00.0| 1796.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q7_reg_15_/D                                       |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:11.8 real=0:00:12.0 mem=1796.9M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:11.8 real=0:00:12.0 mem=1796.9M) ***
** GigaOpt Optimizer WNS Slack -0.472 TNS Slack -282.257 Density 98.57
Update Timing Windows (Threshold 0.014) ...
Re Calculate Delays on 0 Nets

*** Finish Post Route Setup Fixing (cpu=0:00:12.3 real=0:00:12.0 mem=1796.9M) ***
*** Starting refinePlace (0:25:14 mem=1785.9M) ***
Density distribution unevenness ratio = 0.812%
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.6 REAL: 0:00:01.0 MEM: 1785.9MB
Summary Report:
Instances move: 0 (out of 30684 movable)
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Runtime: CPU: 0:00:00.6 REAL: 0:00:01.0 MEM: 1785.9MB
*** Finished refinePlace (0:25:14 mem=1785.9M) ***
Density distribution unevenness ratio = 0.810%
End: GigaOpt Optimization in WNS mode
**INFO: Num dontuse cells 97, Num usable cells 844
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 97, Num usable cells 844
Begin: GigaOpt Optimization in TNS mode
Info: 215 clock nets excluded from IPO operation.
*info: 215 clock nets excluded
*info: 2 special nets excluded.
*info: 124 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -0.472 TNS Slack -282.257 Density 98.57
Optimizer TNS Opt
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.271|   -0.472|-256.694| -282.257|    98.57%|   0:00:00.0| 1795.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q7_reg_15_/D                                       |
|  -0.271|   -0.472|-256.533| -282.097|    98.57%|   0:00:03.0| 1795.9M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_1__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/key_q_reg_45_/D                             |
|  -0.271|   -0.472|-256.116| -281.680|    98.57%|   0:00:02.0| 1795.9M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_2__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/key_q_reg_44_/D                             |
|  -0.271|   -0.472|-256.116| -281.680|    98.58%|   0:00:01.0| 1795.9M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_1__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/key_q_reg_0_/D                              |
|  -0.271|   -0.472|-256.086| -281.650|    98.58%|   0:00:01.0| 1795.9M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_6__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/query_q_reg_20_/D                           |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
skewClock sized 24 and inserted 20 insts
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.278|   -0.518|-239.501| -266.872|    98.58%|   0:00:13.0| 1829.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q2_reg_9_/D                                        |
|  -0.278|   -0.518|-239.347| -266.719|    98.58%|   0:00:00.0| 1829.4M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_7__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/key_q_reg_26_/D                             |
|  -0.278|   -0.518|-239.038| -266.410|    98.58%|   0:00:00.0| 1829.4M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_7__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/key_q_reg_26_/D                             |
|  -0.278|   -0.518|-239.084| -266.456|    98.57%|   0:00:00.0| 1829.4M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_4__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/query_q_reg_43_/D                           |
|  -0.278|   -0.518|-239.084| -266.456|    98.57%|   0:00:02.0| 1829.4M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_3__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/key_q_reg_14_/D                             |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
skewClock sized 16 and inserted 9 insts
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.281|   -0.518|-230.710| -259.293|    98.57%|   0:00:12.0| 1846.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q0_reg_7_/D                                        |
|  -0.281|   -0.518|-230.617| -259.200|    98.57%|   0:00:00.0| 1846.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q6_reg_10_/D                                       |
|  -0.281|   -0.518|-230.543| -259.125|    98.57%|   0:00:00.0| 1846.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q6_reg_10_/D                                       |
|  -0.281|   -0.518|-230.344| -258.927|    98.58%|   0:00:01.0| 1846.1M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_3__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/query_q_reg_42_/D                           |
|  -0.281|   -0.518|-230.284| -258.867|    98.58%|   0:00:00.0| 1865.2M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_3__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/query_q_reg_5_/D                            |
|  -0.281|   -0.518|-230.261| -258.844|    98.58%|   0:00:00.0| 1865.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q6_reg_11_/D                                       |
|  -0.281|   -0.518|-230.028| -258.610|    98.58%|   0:00:01.0| 1884.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q6_reg_8_/D                                        |
|  -0.281|   -0.518|-229.920| -258.503|    98.58%|   0:00:01.0| 1884.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q2_reg_17_/D                                       |
|  -0.281|   -0.518|-229.649| -258.231|    98.58%|   0:00:00.0| 1884.3M|   WC_VIEW|  reg2reg| core_instance/psum_mem_instance/memory3_reg_90_/D  |
|  -0.281|   -0.518|-229.537| -258.119|    98.58%|   0:00:01.0| 1846.1M|   WC_VIEW|  reg2reg| core_instance/psum_mem_instance/memory3_reg_90_/D  |
|  -0.281|   -0.518|-229.532| -258.115|    98.58%|   0:00:00.0| 1846.1M|   WC_VIEW|  reg2reg| core_instance/psum_mem_instance/memory7_reg_141_/D |
|  -0.281|   -0.518|-229.532| -258.115|    98.58%|   0:00:00.0| 1846.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q7_reg_15_/D                                       |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:38.7 real=0:00:39.0 mem=1846.1M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:38.8 real=0:00:39.0 mem=1846.1M) ***
** GigaOpt Optimizer WNS Slack -0.518 TNS Slack -258.115 Density 98.58
Update Timing Windows (Threshold 0.014) ...
Re Calculate Delays on 19 Nets

*** Finish Post Route Setup Fixing (cpu=0:00:39.2 real=0:00:39.0 mem=1846.1M) ***
*** Starting refinePlace (0:25:59 mem=1827.0M) ***
Density distribution unevenness ratio = 0.795%
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.5 REAL: 0:00:01.0 MEM: 1827.0MB
Summary Report:
Instances move: 0 (out of 30733 movable)
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Runtime: CPU: 0:00:00.6 REAL: 0:00:01.0 MEM: 1827.0MB
*** Finished refinePlace (0:25:59 mem=1827.0M) ***
Density distribution unevenness ratio = 0.794%
End: GigaOpt Optimization in TNS mode
Default Rule : ""
Non Default Rules :
Worst Slack : -0.281 ns
Total 0 nets layer assigned (0.6).
GigaOpt: setting up router preferences
        design wns: -0.2806
        slack threshold: 1.1394
GigaOpt: 2 nets assigned router directives

Start Assign Priority Nets ...
TargetSlk(0.200ns) MaxAssign(3%) MinLen(50um)
Existing Priority Nets 0 (0.0%)
Total Assign Priority Nets 979 (3.0%)
Default Rule : ""
Non Default Rules :
Worst Slack : -0.518 ns
Total 0 nets layer assigned (0.3).
GigaOpt: setting up router preferences
        design wns: -0.5177
        slack threshold: 0.9023
GigaOpt: 0 nets assigned router directives

Start Assign Priority Nets ...
TargetSlk(0.200ns) MaxAssign(3%) MinLen(50um)
Existing Priority Nets 0 (0.0%)
Total Assign Priority Nets 979 (3.0%)
** Profile ** Start :  cpu=0:00:00.0, mem=1765.1M
** Profile ** Other data :  cpu=0:00:00.1, mem=1765.1M
** Profile ** Overall slacks :  cpu=0:00:00.3, mem=1765.1M
** Profile ** DRVs :  cpu=0:00:00.9, mem=1765.1M

------------------------------------------------------------
        Pre-ecoRoute Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.518  | -0.281  | -0.518  |
|           TNS (ns):|-258.136 |-229.553 | -28.583 |
|    Violating Paths:|  1734   |  1574   |   160   |
|          All Paths:|  6712   |  5406   |  5730   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 62.765%
       (98.580% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1765.1M
**optDesign ... cpu = 0:01:35, real = 0:01:34, mem = 1680.8M, totSessionCpu=0:26:03 **
-routeWithEco false                      # bool, default=false
-routeWithEco true                       # bool, default=false, user setting
-routeSelectedNetOnly false              # bool, default=false, user setting
-routeWithTimingDriven true              # bool, default=false, user setting
-routeWithTimingDriven false             # bool, default=false, user setting
-routeWithSiDriven true                  # bool, default=false, user setting
-routeWithSiDriven false                 # bool, default=false, user setting

globalDetailRoute

#setNanoRouteMode -drouteAutoStop true
#setNanoRouteMode -drouteFixAntenna true
#setNanoRouteMode -droutePostRouteSpreadWire "false"
#setNanoRouteMode -routeSelectedNetOnly false
#setNanoRouteMode -routeTopRoutingLayer 4
#setNanoRouteMode -routeWithEco true
#setNanoRouteMode -routeWithSiDriven false
#setNanoRouteMode -routeWithTimingDriven false
#Start globalDetailRoute on Sun Mar  2 00:21:37 2025
#
#WARNING (NRDB-682) Connectivity is broken at PIN I of INST core_instance/FE_USKC5159_CTS_159 connects to NET core_instance/FE_USKN5159_CTS_159 at location ( 171.100 156.400 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET core_instance/FE_USKN5159_CTS_159 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN Z of INST core_instance/FE_USKC5145_CTS_159 connects to NET core_instance/FE_USKN5158_CTS_159 at location ( 181.900 151.800 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET core_instance/FE_USKN5158_CTS_159 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN I of INST core_instance/FE_USKC5155_CTS_177 connects to NET core_instance/FE_USKN5155_CTS_177 at location ( 156.900 230.350 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET core_instance/FE_USKN5155_CTS_177 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN Z of INST core_instance/CTS_ccl_BUF_clk_G0_L4_26 connects to NET core_instance/FE_USKN5147_CTS_155 at location ( 60.300 156.400 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET core_instance/FE_USKN5147_CTS_155 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN Z of INST core_instance/FE_USKC5213_CTS_148 connects to NET core_instance/FE_USKN5134_CTS_148 at location ( 279.500 254.000 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET core_instance/FE_USKN5134_CTS_148 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN I of INST core_instance/mac_array_instance/CTS_ccl_BUF_clk_G0_L2_8 connects to NET core_instance/CTS_186 at location ( 153.500 365.000 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN I of INST core_instance/mac_array_instance/col_idx_1__mac_col_inst/CTS_ccl_BUF_clk_G0_L2_6 connects to NET core_instance/CTS_186 at location ( 57.300 336.400 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET core_instance/CTS_186 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN Z of INST core_instance/FE_USKC5155_CTS_177 connects to NET core_instance/CTS_177 at location ( 158.700 230.400 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET core_instance/CTS_177 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN I of INST core_instance/CTS_ccl_BUF_clk_G0_L4_40 connects to NET core_instance/CTS_170 at location ( 276.900 152.600 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET core_instance/CTS_170 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN Z of INST core_instance/CTS_ccl_BUF_clk_G0_L4_40 connects to NET core_instance/CTS_166 at location ( 278.300 152.600 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET core_instance/CTS_166 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN Z of INST core_instance/FE_USKC5159_CTS_159 connects to NET core_instance/CTS_159 at location ( 174.100 156.200 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN I of INST core_instance/ofifo_inst/col_idx_0__fifo_instance/CTS_ccl_BUF_clk_G0_L4_19 connects to NET core_instance/CTS_159 at location ( 69.700 115.400 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN I of INST core_instance/CTS_ccl_BUF_clk_G0_L4_27 connects to NET core_instance/CTS_159 at location ( 67.900 83.400 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET core_instance/CTS_159 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN Z of INST core_instance/FE_USKC5147_CTS_155 connects to NET core_instance/CTS_155 at location ( 53.500 157.200 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET core_instance/CTS_155 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN Z of INST core_instance/FE_USKC5136_CTS_154 connects to NET core_instance/CTS_154 at location ( 164.700 159.000 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET core_instance/CTS_154 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN I of INST core_instance/CTS_ccl_BUF_clk_G0_L4_11 connects to NET core_instance/CTS_150 at location ( 278.700 252.200 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN I of INST core_instance/CTS_ccl_BUF_clk_G0_L4_4 connects to NET core_instance/CTS_150 at location ( 306.900 241.400 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN I of INST core_instance/psum_mem_instance/CTS_ccl_BUF_clk_G0_L4_5 connects to NET core_instance/CTS_150 at location ( 230.300 234.600 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET core_instance/CTS_150 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN Z of INST core_instance/FE_USKC5214_CTS_148 connects to NET core_instance/CTS_148 at location ( 283.300 264.200 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET core_instance/CTS_148 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN Z of INST core_instance/ofifo_inst/col_idx_4__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1g/U15 connects to NET core_instance/pmem_in[93] at location ( 371.900 340.400 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET core_instance/pmem_in[93] has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (EMS-27) Message (NRDB-682) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#WARNING (NRIG-44) Imported NET core_instance/pmem_in[56] has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET core_instance/pmem_in[34] has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET core_instance/pmem_in[18] has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET core_instance/pmem_in[10] has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET core_instance/mac_array_instance/CTS_66 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (EMS-27) Message (NRIG-44) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#NanoRoute Version 15.23-s045_1 NR160414-1105/15_23-UB
#Loading the last recorded routing design signature
#Created 38 NETS and 0 SPECIALNETS new signatures
#Summary of the placement changes since last routing:
#  Number of instances added (including moved) = 43
#  Number of instances deleted (including moved) = 7
#  Number of instances resized = 62
#  Number of instances with same cell size swap = 2
#  Number of instances with pin swaps = 4
#  Total number of placement changes (moved instances are counted twice) = 112
#Start routing data preparation.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 0.000] has 1 net.
#Voltage range [0.900 - 1.100] has 1 net.
#Voltage range [0.000 - 1.100] has 32905 nets.
# M1           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.185
# M2           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M3           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M4           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M5           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M6           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M7           H   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
# M8           V   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
#979/32781 = 2% of signal nets have been set as priority nets
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer M2's pitch = 0.200.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1331.66 (MB), peak = 1510.30 (MB)
#Merging special wires...
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 227.720 237.700 ) on M1 for NET core_instance/CTS_145. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN Z at ( 282.060 264.700 ) on M1 for NET core_instance/CTS_148. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 225.050 234.400 ) on M1 for NET core_instance/CTS_150. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 302.850 241.600 ) on M1 for NET core_instance/CTS_150. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 274.600 252.200 ) on M1 for NET core_instance/CTS_150. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN Z at ( 163.460 158.500 ) on M1 for NET core_instance/CTS_154. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN Z at ( 52.960 156.700 ) on M1 for NET core_instance/CTS_155. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN ZN at ( 55.930 55.890 ) on M1 for NET core_instance/CTS_156. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 65.600 115.400 ) on M1 for NET core_instance/CTS_159. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 65.800 82.985 ) on M1 for NET core_instance/CTS_159. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN Z at ( 172.975 156.700 ) on M1 for NET core_instance/CTS_159. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN Z at ( 277.820 153.115 ) on M1 for NET core_instance/CTS_166. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 277.000 153.000 ) on M1 for NET core_instance/CTS_170. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN Z at ( 158.060 230.500 ) on M1 for NET core_instance/CTS_177. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 57.200 336.600 ) on M1 for NET core_instance/CTS_186. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 153.650 365.195 ) on M1 for NET core_instance/CTS_186. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN Z at ( 91.285 59.500 ) on M1 for NET core_instance/FE_PSN58_pmem_in_6_. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN Z at ( 290.220 115.315 ) on M1 for NET core_instance/FE_PSN60_pmem_in_138_. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN Z at ( 112.555 108.100 ) on M1 for NET core_instance/FE_PSN61_pmem_in_11_. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN Z at ( 350.220 347.515 ) on M1 for NET core_instance/FE_PSN62_pmem_in_86_. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (EMS-27) Message (NRDB-1005) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#
#Connectivity extraction summary:
#200 routed nets are extracted.
#    110 (0.33%) extracted nets are partially routed.
#32551 routed nets are imported.
#30 (0.09%) nets are without wires.
#126 nets are fixed|skipped|trivial (not extracted).
#Total number of nets = 32907.
#
#Found 0 nets for post-route si or timing fixing.
#Number of eco nets is 110
#
#Start data preparation...
#
#Data preparation is done on Sun Mar  2 00:21:42 2025
#
#Analyzing routing resource...
#Routing resource analysis is done on Sun Mar  2 00:21:44 2025
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  Metal 1        H        2305          80       25440    92.61%
#  Metal 2        V        2318          84       25440     1.27%
#  Metal 3        H        2385           0       25440     0.13%
#  Metal 4        V        2084         318       25440     0.62%
#  --------------------------------------------------------------
#  Total                   9093       5.01%  101760    23.66%
#
#  261 nets (0.79%) with 1 preferred extra spacing.
#
#
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1332.79 (MB), peak = 1510.30 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1333.90 (MB), peak = 1510.30 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1348.58 (MB), peak = 1510.30 (MB)
#
#start global routing iteration 3...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1348.74 (MB), peak = 1510.30 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 126 (skipped).
#Total number of routable nets = 32781.
#Total number of nets in the design = 32907.
#
#140 routable nets have only global wires.
#32641 routable nets have only detail routed wires.
#75 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#186 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Routed nets constraints summary:
#------------------------------------------------
#        Rules   Pref Extra Space   Unconstrained  
#------------------------------------------------
#      Default                 75              65  
#------------------------------------------------
#        Total                 75              65  
#------------------------------------------------
#
#Routing constraints summary of the whole design:
#------------------------------------------------
#        Rules   Pref Extra Space   Unconstrained  
#------------------------------------------------
#      Default                261           32520  
#------------------------------------------------
#        Total                261           32520  
#------------------------------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon       OverCon       OverCon          
#                  #Gcell        #Gcell        #Gcell    %Gcell
#     Layer           (1)           (2)           (3)   OverCon
#  ------------------------------------------------------------
#   Metal 1      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 2      3(0.01%)      1(0.00%)      1(0.00%)   (0.02%)
#   Metal 3      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 4      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  ------------------------------------------------------------
#     Total      3(0.00%)      1(0.00%)      1(0.00%)   (0.01%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 3
#  Overflow after GR: 0.00% H + 0.01% V
#
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 261
#Total wire length = 650865 um.
#Total half perimeter of net bounding box = 563255 um.
#Total wire length on LAYER M1 = 973 um.
#Total wire length on LAYER M2 = 185456 um.
#Total wire length on LAYER M3 = 292034 um.
#Total wire length on LAYER M4 = 172401 um.
#Total wire length on LAYER M5 = 0 um.
#Total wire length on LAYER M6 = 0 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 224139
#Total number of multi-cut vias = 152254 ( 67.9%)
#Total number of single cut vias = 71885 ( 32.1%)
#Up-Via Summary (total 224139):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1       69272 ( 64.2%)     38552 ( 35.8%)     107824
#  Metal 2        2427 (  2.5%)     93467 ( 97.5%)      95894
#  Metal 3         186 (  0.9%)     20235 ( 99.1%)      20421
#-----------------------------------------------------------
#                71885 ( 32.1%)    152254 ( 67.9%)     224139 
#
#Total number of involved priority nets 75
#Maximum src to sink distance for priority net 345.0
#Average of max src_to_sink distance for priority net 55.1
#Average of ave src_to_sink distance for priority net 37.4
#Max overcon = 3 tracks.
#Total overcon = 0.01%.
#Worst layer Gcell overcon rate = 0.00%.
#cpu time = 00:00:03, elapsed time = 00:00:03, memory = 1348.74 (MB), peak = 1510.30 (MB)
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1333.68 (MB), peak = 1510.30 (MB)
#Start Track Assignment.
#Done with 64 horizontal wires in 2 hboxes and 50 vertical wires in 2 hboxes.
#Done with 2 horizontal wires in 2 hboxes and 4 vertical wires in 2 hboxes.
#Complete Track Assignment.
#Total number of nets with non-default rule or having extra spacing = 261
#Total wire length = 650921 um.
#Total half perimeter of net bounding box = 563255 um.
#Total wire length on LAYER M1 = 991 um.
#Total wire length on LAYER M2 = 185460 um.
#Total wire length on LAYER M3 = 292065 um.
#Total wire length on LAYER M4 = 172405 um.
#Total wire length on LAYER M5 = 0 um.
#Total wire length on LAYER M6 = 0 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 224137
#Total number of multi-cut vias = 152254 ( 67.9%)
#Total number of single cut vias = 71883 ( 32.1%)
#Up-Via Summary (total 224137):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1       69271 ( 64.2%)     38552 ( 35.8%)     107823
#  Metal 2        2426 (  2.5%)     93467 ( 97.5%)      95893
#  Metal 3         186 (  0.9%)     20235 ( 99.1%)      20421
#-----------------------------------------------------------
#                71883 ( 32.1%)    152254 ( 67.9%)     224137 
#
#cpu time = 00:00:03, elapsed time = 00:00:03, memory = 1381.52 (MB), peak = 1510.30 (MB)
#
#Cpu time = 00:00:09
#Elapsed time = 00:00:09
#Increased memory = 48.46 (MB)
#Total memory = 1381.52 (MB)
#Peak memory = 1510.30 (MB)
#
#Start Detail Routing..
#start initial detail routing ...
# ECO: 4.8% of the total area was rechecked for DRC, and 11.0% required routing.
#    number of violations = 24
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   MinStp   CutSpc   Totals
#	M1            3        0        0        1        1        5
#	M2            6        6        6        0        1       19
#	Totals        9        6        6        1        2       24
#105 out of 63591 instances need to be verified(marked ipoed).
#6.0% of the total area is being checked for drcs
#6.0% of the total area was checked
#    number of violations = 73
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   MinStp   CutSpc   Totals
#	M1           20        1       18       12        1       52
#	M2            6        6        8        0        1       21
#	Totals       26        7       26       12        2       73
#cpu time = 00:00:13, elapsed time = 00:00:12, memory = 1384.72 (MB), peak = 1510.30 (MB)
#start 1st optimization iteration ...
#    number of violations = 20
#
#    By Layer and Type :
#	         MetSpc    Short   MinStp   Totals
#	M1           10        4        6       20
#	Totals       10        4        6       20
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1359.71 (MB), peak = 1510.30 (MB)
#start 2nd optimization iteration ...
#    number of violations = 20
#
#    By Layer and Type :
#	         MetSpc    Short   MinStp   Totals
#	M1           10        4        6       20
#	Totals       10        4        6       20
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1359.88 (MB), peak = 1510.30 (MB)
#start 3rd optimization iteration ...
#    number of violations = 0
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1370.70 (MB), peak = 1510.30 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 261
#Total wire length = 650806 um.
#Total half perimeter of net bounding box = 563255 um.
#Total wire length on LAYER M1 = 973 um.
#Total wire length on LAYER M2 = 185366 um.
#Total wire length on LAYER M3 = 292002 um.
#Total wire length on LAYER M4 = 172466 um.
#Total wire length on LAYER M5 = 0 um.
#Total wire length on LAYER M6 = 0 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 224335
#Total number of multi-cut vias = 151747 ( 67.6%)
#Total number of single cut vias = 72588 ( 32.4%)
#Up-Via Summary (total 224335):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1       69360 ( 64.3%)     38474 ( 35.7%)     107834
#  Metal 2        2756 (  2.9%)     93216 ( 97.1%)      95972
#  Metal 3         472 (  2.3%)     20057 ( 97.7%)      20529
#-----------------------------------------------------------
#                72588 ( 32.4%)    151747 ( 67.6%)     224335 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:15
#Elapsed time = 00:00:15
#Increased memory = -41.09 (MB)
#Total memory = 1340.43 (MB)
#Peak memory = 1510.30 (MB)
#
#start routing for process antenna violation fix ...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1341.39 (MB), peak = 1510.30 (MB)
#
#Total number of nets with non-default rule or having extra spacing = 261
#Total wire length = 650806 um.
#Total half perimeter of net bounding box = 563255 um.
#Total wire length on LAYER M1 = 973 um.
#Total wire length on LAYER M2 = 185366 um.
#Total wire length on LAYER M3 = 292002 um.
#Total wire length on LAYER M4 = 172466 um.
#Total wire length on LAYER M5 = 0 um.
#Total wire length on LAYER M6 = 0 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 224335
#Total number of multi-cut vias = 151747 ( 67.6%)
#Total number of single cut vias = 72588 ( 32.4%)
#Up-Via Summary (total 224335):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1       69360 ( 64.3%)     38474 ( 35.7%)     107834
#  Metal 2        2756 (  2.9%)     93216 ( 97.1%)      95972
#  Metal 3         472 (  2.3%)     20057 ( 97.7%)      20529
#-----------------------------------------------------------
#                72588 ( 32.4%)    151747 ( 67.6%)     224335 
#
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#
#
#Start Post Route via swapping..
#13.54% of area are rerouted by ECO routing.
#    number of violations = 0
#cpu time = 00:00:06, elapsed time = 00:00:06, memory = 1345.26 (MB), peak = 1510.30 (MB)
#    number of violations = 0
#cpu time = 00:00:07, elapsed time = 00:00:07, memory = 1345.44 (MB), peak = 1510.30 (MB)
#CELL_VIEW fullchip,init has no DRC violation.
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#Post Route via swapping is done.
#Total number of nets with non-default rule or having extra spacing = 261
#Total wire length = 650806 um.
#Total half perimeter of net bounding box = 563255 um.
#Total wire length on LAYER M1 = 973 um.
#Total wire length on LAYER M2 = 185366 um.
#Total wire length on LAYER M3 = 292002 um.
#Total wire length on LAYER M4 = 172466 um.
#Total wire length on LAYER M5 = 0 um.
#Total wire length on LAYER M6 = 0 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 224335
#Total number of multi-cut vias = 152682 ( 68.1%)
#Total number of single cut vias = 71653 ( 31.9%)
#Up-Via Summary (total 224335):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1       69217 ( 64.2%)     38617 ( 35.8%)     107834
#  Metal 2        2325 (  2.4%)     93647 ( 97.6%)      95972
#  Metal 3         111 (  0.5%)     20418 ( 99.5%)      20529
#-----------------------------------------------------------
#                71653 ( 31.9%)    152682 ( 68.1%)     224335 
#
#detailRoute Statistics:
#Cpu time = 00:00:24
#Elapsed time = 00:00:24
#Increased memory = -37.05 (MB)
#Total memory = 1344.47 (MB)
#Peak memory = 1510.30 (MB)
#Updating routing design signature
#Created 847 library cell signatures
#Created 32907 NETS and 0 SPECIALNETS signatures
#Created 63592 instance signatures
#Build design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1351.00 (MB), peak = 1510.30 (MB)
#Save design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1351.04 (MB), peak = 1510.30 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:00:37
#Elapsed time = 00:00:36
#Increased memory = -82.24 (MB)
#Total memory = 1303.62 (MB)
#Peak memory = 1510.30 (MB)
#Number of warnings = 63
#Total number of warnings = 248
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Sun Mar  2 00:22:14 2025
#
**optDesign ... cpu = 0:02:12, real = 0:02:11, mem = 1641.3M, totSessionCpu=0:26:40 **
-routeWithEco false                      # bool, default=false
-routeSelectedNetOnly false              # bool, default=false, user setting
-routeWithTimingDriven true              # bool, default=false, user setting
-routeWithSiDriven true                  # bool, default=false, user setting
**WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQRC extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQRC' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQRC extraction to take place.
Extraction called for design 'fullchip' of instances=63591 and nets=32907 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design fullchip.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
Process corner(s) are loaded.
 Corner: Cmax
 Corner: Cmin
extractDetailRC Option : -outfile /tmp/innovus_temp_7420_ieng6-ece-14.ucsd.edu_ttalapaneni_S4GvNH/fullchip_7420_dF8TGV.rcdb.d -maxResLength 200  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Coupling Cap. Scaling Factor : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 1641.3M)
Extracted 10.0004% (CPU Time= 0:00:01.0  MEM= 1683.2M)
Extracted 20.0004% (CPU Time= 0:00:01.1  MEM= 1683.2M)
Extracted 30.0005% (CPU Time= 0:00:01.4  MEM= 1683.2M)
Extracted 40.0005% (CPU Time= 0:00:01.6  MEM= 1683.2M)
Extracted 50.0006% (CPU Time= 0:00:01.8  MEM= 1683.2M)
Extracted 60.0004% (CPU Time= 0:00:02.2  MEM= 1687.2M)
Extracted 70.0004% (CPU Time= 0:00:02.7  MEM= 1687.2M)
Extracted 80.0005% (CPU Time= 0:00:03.7  MEM= 1687.2M)
Extracted 90.0005% (CPU Time= 0:00:04.3  MEM= 1687.2M)
Extracted 100% (CPU Time= 0:00:05.0  MEM= 1687.2M)
Number of Extracted Resistors     : 593816
Number of Extracted Ground Cap.   : 590524
Number of Extracted Coupling Cap. : 1048944
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
 Corner: Cmax
 Corner: Cmin
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 1675.1M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:06.6  Real Time: 0:00:06.0  MEM: 1675.148M)
**optDesign ... cpu = 0:02:18, real = 0:02:17, mem = 1641.3M, totSessionCpu=0:26:46 **
Starting SI iteration 1 using Infinite Timing Windows
Begin IPO call back ...
End IPO call back ...
#################################################################################
# Design Stage: PostRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
AAE_INFO: 1 threads acquired from CTE.
AAE_INFO-618: Total number of nets in the design is 32907,  99.6 percent of the nets selected for SI analysis
End delay calculation. (MEM=1736.83 CPU=0:00:08.2 REAL=0:00:08.0)
Save waveform /tmp/innovus_temp_7420_ieng6-ece-14.ucsd.edu_ttalapaneni_S4GvNH/.AAE_epHSoB/.AAE_7420/waveform.data...
*** CDM Built up (cpu=0:00:10.1  real=0:00:10.0  mem= 1736.8M) ***
Add other clocks and setupCteToAAEClockMapping during iter 1
Starting SI iteration 2
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
AAE_INFO-618: Total number of nets in the design is 32907,  11.7 percent of the nets selected for SI analysis
End delay calculation. (MEM=1712.88 CPU=0:00:03.5 REAL=0:00:03.0)
*** CDM Built up (cpu=0:00:03.6  real=0:00:03.0  mem= 1712.9M) ***
*** Done Building Timing Graph (cpu=0:00:16.7 real=0:00:17.0 totSessionCpu=0:27:03 mem=1712.9M)
**optDesign ... cpu = 0:02:35, real = 0:02:34, mem = 1643.4M, totSessionCpu=0:27:03 **
*** Timing NOT met, worst failing slack is -0.513
*** Check timing (0:00:00.0)
Begin: GigaOpt Optimization in post-eco TNS mode
Info: 244 clock nets excluded from IPO operation.
*info: 244 clock nets excluded
*info: 2 special nets excluded.
*info: 124 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -0.513 TNS Slack -258.048 Density 98.58
Optimizer TNS Opt
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.283|   -0.513|-229.648| -258.048|    98.58%|   0:00:00.0| 1837.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q7_reg_15_/D                                       |
|  -0.283|   -0.513|-229.648| -258.048|    98.58%|   0:00:01.0| 1837.2M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_8__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/key_q_reg_58_/D                             |
|  -0.283|   -0.513|-229.648| -258.048|    98.58%|   0:00:00.0| 1837.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q0_reg_17_/D                                       |
|  -0.283|   -0.513|-229.648| -258.048|    98.58%|   0:00:00.0| 1837.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q7_reg_15_/D                                       |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:01.7 real=0:00:01.0 mem=1837.2M) ***
Checking setup slack degradation ...

*** Finished Optimize Step Cumulative (cpu=0:00:01.9 real=0:00:02.0 mem=1837.2M) ***

*** Finish Post Route Setup Fixing (cpu=0:00:02.3 real=0:00:03.0 mem=1837.2M) ***
End: GigaOpt Optimization in post-eco TNS mode
Running setup recovery post routing.
**optDesign ... cpu = 0:02:41, real = 0:02:40, mem = 1700.4M, totSessionCpu=0:27:09 **
Checking setup slack degradation ...
Checking DRV degradation...
**INFO: Skipping DRV recovery as drv did not degrade beyond margin (100)
*** Finish setup-recovery (cpu=0:00:01, real=0:00:00, mem=1700.41M, totSessionCpu=0:27:10 .
**optDesign ... cpu = 0:02:42, real = 0:02:40, mem = 1700.4M, totSessionCpu=0:27:10 **

**INFO: Starting Blocking QThread with 1 CPU
   ____________________________________________________________________
__/ message from Blocking QThread

Begin Power Analysis

    0.00V	    VSS
    0.90V	    VDD

Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1223.04MB/1223.04MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1223.30MB/1223.30MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1223.35MB/1223.35MB)

Begin Processing Signal Activity


Starting Levelizing
2025-Mar-02 00:22:44 (2025-Mar-02 08:22:44 GMT)
2025-Mar-02 00:22:44 (2025-Mar-02 08:22:44 GMT): 10%
2025-Mar-02 00:22:44 (2025-Mar-02 08:22:44 GMT): 20%
2025-Mar-02 00:22:44 (2025-Mar-02 08:22:44 GMT): 30%
2025-Mar-02 00:22:44 (2025-Mar-02 08:22:44 GMT): 40%
2025-Mar-02 00:22:44 (2025-Mar-02 08:22:44 GMT): 50%
2025-Mar-02 00:22:44 (2025-Mar-02 08:22:44 GMT): 60%
2025-Mar-02 00:22:44 (2025-Mar-02 08:22:44 GMT): 70%
2025-Mar-02 00:22:44 (2025-Mar-02 08:22:44 GMT): 80%
2025-Mar-02 00:22:45 (2025-Mar-02 08:22:45 GMT): 90%

Finished Levelizing
2025-Mar-02 00:22:45 (2025-Mar-02 08:22:45 GMT)

Starting Activity Propagation
2025-Mar-02 00:22:45 (2025-Mar-02 08:22:45 GMT)
2025-Mar-02 00:22:45 (2025-Mar-02 08:22:45 GMT): 10%
2025-Mar-02 00:22:45 (2025-Mar-02 08:22:45 GMT): 20%

Finished Activity Propagation
2025-Mar-02 00:22:46 (2025-Mar-02 08:22:46 GMT)
Ended Processing Signal Activity: (cpu=0:00:01, real=0:00:01, mem(process/total)=1224.42MB/1224.42MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 0
      # of cell(s) missing leakage table: 0
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------



Starting Calculating power
2025-Mar-02 00:22:46 (2025-Mar-02 08:22:46 GMT)
 ... Calculating switching power
2025-Mar-02 00:22:46 (2025-Mar-02 08:22:46 GMT): 10%
2025-Mar-02 00:22:46 (2025-Mar-02 08:22:46 GMT): 20%
2025-Mar-02 00:22:46 (2025-Mar-02 08:22:46 GMT): 30%
2025-Mar-02 00:22:46 (2025-Mar-02 08:22:46 GMT): 40%
2025-Mar-02 00:22:46 (2025-Mar-02 08:22:46 GMT): 50%
 ... Calculating internal and leakage power
2025-Mar-02 00:22:46 (2025-Mar-02 08:22:46 GMT): 60%
2025-Mar-02 00:22:47 (2025-Mar-02 08:22:47 GMT): 70%
2025-Mar-02 00:22:48 (2025-Mar-02 08:22:48 GMT): 80%
2025-Mar-02 00:22:48 (2025-Mar-02 08:22:48 GMT): 90%

Finished Calculating power
2025-Mar-02 00:22:49 (2025-Mar-02 08:22:49 GMT)
Ended Power Computation: (cpu=0:00:03, real=0:00:02, mem(process/total)=1227.62MB/1227.62MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1227.62MB/1227.62MB)

Ended Power Analysis: (cpu=0:00:05, real=0:00:05, mem(process/total)=1227.65MB/1227.65MB)

Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 15.23-s045_1 (64bit) 04/22/2016 12:32 (Linux 2.6.18-194.el5)
*	
*
* 	Date & Time:	2025-Mar-02 00:22:49 (2025-Mar-02 08:22:49 GMT)
*
*----------------------------------------------------------------------------------------

*

*	Design: fullchip

*

*	Liberty Libraries used: 

*	        WC_VIEW: /home/linux/ieng6/ee260bwi25/ttalapaneni/ece260_project_Part1_PnR/placement.enc.dat/libs/mmmc/tcbn65gpluswc.lib

*

*	Power Domain used: 

*		Rail:        VDD 	Voltage:        0.9 

*

*	Power Units = 1mW

*

*	Time Units = 1e-09 secs 

*

*       report_power -outfile ./timingReports/fullchip_postRoute.power

*

-----------------------------------------------------------------------------------------



Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:       81.61953894 	   64.5674%
Total Switching Power:      43.11027289 	   34.1036%
Total Leakage Power:         1.68001330 	    1.3290%
Total Power:               126.40982518
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                         41.92       3.088      0.3089       45.31       35.85
Macro                                  0           0      0.3343      0.3343      0.2645
IO                                     0           0           0           0           0
Combinational                      36.05       31.88       1.012       68.94       54.54
Clock (Combinational)              3.656        8.14     0.02504       11.82       9.351
Clock (Sequential)                     0           0           0           0           0
-----------------------------------------------------------------------------------------
Total                              81.62       43.11        1.68       126.4         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9      81.62       43.11        1.68       126.4         100


Clock                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
clk                                3.656        8.14     0.02504       11.82       9.351
-----------------------------------------------------------------------------------------
Total                              3.656        8.14     0.02504       11.82       9.351
-----------------------------------------------------------------------------------------
Total leakage power = 1.68001 mW
Cell usage statistics:  
Library tcbn65gpluswc , 63591 cells ( 100.000000%) , 1.68001 mW ( 100.000000% ) 
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total)=1230.60MB/1230.60MB)


Output file is ./timingReports/fullchip_postRoute.power.

_______________________________________________________________________
**optDesign ... cpu = 0:02:47, real = 0:02:46, mem = 1700.4M, totSessionCpu=0:27:15 **
Latch borrow mode reset to max_borrow
<optDesign CMD> Restore Using all VT Cells
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:02:48, real = 0:02:47, mem = 1700.4M, totSessionCpu=0:27:16 **
** Profile ** Start :  cpu=0:00:00.0, mem=1757.6M
** Profile ** Other data :  cpu=0:00:00.1, mem=1757.6M
** Profile ** Overall slacks :  cpu=0:00:00.3, mem=1757.6M
** Profile ** Total reports :  cpu=0:00:01.2, mem=1702.4M
** Profile ** DRVs :  cpu=0:00:00.9, mem=1702.4M

------------------------------------------------------------
     optDesign Final SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.513  | -0.283  | -0.513  |
|           TNS (ns):|-258.047 |-229.647 | -28.400 |
|    Violating Paths:|  1771   |  1611   |   160   |
|          All Paths:|  6712   |  5406   |  5730   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 62.765%
       (98.580% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1702.4M
**optDesign ... cpu = 0:02:51, real = 0:02:50, mem = 1700.4M, totSessionCpu=0:27:19 **
 ReSet Options after AAE Based Opt flow 
*** Finished optDesign ***
Removing temporary dont_use automatically set for cells with technology sites with no row.
<CMD> saveDesign route.enc
The in-memory database contained RC information but was not saved. To save 
the RC information, use saveDesign's -rc option. Note: Saving RC information can be quite large, 
so it should only be saved when it is really desired.
Writing Netlist "route.enc.dat.tmp/fullchip.v.gz" ...
Saving AAE Data ...
Saving /home/linux/ieng6/ee260bwi25/ttalapaneni/ece260_project_Part1_PnR/cts.enc.dat/scheduling_file.cts in route.enc.dat/scheduling_file.cts
Saving preference file route.enc.dat.tmp/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
Saving floorplan file ...
Saving Drc markers ...
... No Drc file written since there is no markers found.
Saving placement file ...
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.8 real=0:00:02.0 mem=1700.4M) ***
Saving DEF file ...
**ERROR: (IMPOAX-142):	Could not open shared library libinnovusoax22.so : /acsnfs3/software/cadence-innovus152/tools/lib/64bit/libcdsSkillPcell.so: undefined symbol: _ZTIN12OpenAccess_413oaFSComponentE

**ERROR: (IMPOAX-142):	Could not open shared library libcdsSkillPcell.so : (null)

**ERROR: (IMPSYT-6245):	Error , while saving MS constraint file.
Cmin Cmax
Generated self-contained design route.enc.dat.tmp

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
ERROR     IMPSYT-6245          1  Error %s, while saving MS constraint fil...
ERROR     IMPOAX-142           2  %s                                       
*** Message Summary: 0 warning(s), 3 error(s)

invalid command name "checkGeometry"
<CMD> verifyGeometry
 *** Starting Verify Geometry (MEM: 1656.8) ***

  VERIFY GEOMETRY ...... Starting Verification
  VERIFY GEOMETRY ...... Initializing
  VERIFY GEOMETRY ...... Deleting Existing Violations
  VERIFY GEOMETRY ...... Creating Sub-Areas
                  ...... bin size: 2880
VG: elapsed time: 28.00
Begin Summary ...
  Cells       : 0
  SameNet     : 0
  Wiring      : 0
  Antenna     : 0
  Short       : 0
  Overlap     : 0
End Summary

  Verification Complete : 0 Viols.  0 Wrngs.

**********End: VERIFY GEOMETRY**********
 *** verify geometry (CPU: 0:00:27.5  MEM: 342.7M)

<CMD> verifyConnectivity
VERIFY_CONNECTIVITY use new engine.

******** Start: VERIFY CONNECTIVITY ********
Start Time: Sun Mar  2 00:29:35 2025

Design Name: fullchip
Database Units: 2000
Design Boundary: (0.0000, 0.0000) (480.4000, 477.2000)
Error Limit = 1000; Warning Limit = 50
Check all nets
**** 00:29:35 **** Processed 5000 nets.
**** 00:29:35 **** Processed 10000 nets.
**** 00:29:35 **** Processed 15000 nets.
**** 00:29:36 **** Processed 20000 nets.
**** 00:29:36 **** Processed 25000 nets.
**** 00:29:36 **** Processed 30000 nets.

Begin Summary 
  Found no problems or warnings.
End Summary

End Time: Sun Mar  2 00:29:37 2025
Time Elapsed: 0:00:02.0

******** End: VERIFY CONNECTIVITY ********
  Verification Complete : 0 Viols.  0 Wrngs.
  (CPU Time: 0:00:02.3  MEM: -0.445M)

<CMD> verifyGeometry
 *** Starting Verify Geometry (MEM: 1999.4) ***

  VERIFY GEOMETRY ...... Starting Verification
  VERIFY GEOMETRY ...... Initializing
  VERIFY GEOMETRY ...... Deleting Existing Violations
  VERIFY GEOMETRY ...... Creating Sub-Areas
                  ...... bin size: 2880
VG: elapsed time: 26.00
Begin Summary ...
  Cells       : 0
  SameNet     : 0
  Wiring      : 0
  Antenna     : 0
  Short       : 0
  Overlap     : 0
End Summary

  Verification Complete : 0 Viols.  0 Wrngs.

**********End: VERIFY GEOMETRY**********
 *** verify geometry (CPU: 0:00:26.6  MEM: -5.1M)

<CMD> verifyConnectivity
VERIFY_CONNECTIVITY use new engine.

******** Start: VERIFY CONNECTIVITY ********
Start Time: Sun Mar  2 00:30:22 2025

Design Name: fullchip
Database Units: 2000
Design Boundary: (0.0000, 0.0000) (480.4000, 477.2000)
Error Limit = 1000; Warning Limit = 50
Check all nets
**** 00:30:23 **** Processed 5000 nets.
**** 00:30:23 **** Processed 10000 nets.
**** 00:30:23 **** Processed 15000 nets.
**** 00:30:23 **** Processed 20000 nets.
**** 00:30:23 **** Processed 25000 nets.
**** 00:30:23 **** Processed 30000 nets.

Begin Summary 
  Found no problems or warnings.
End Summary

End Time: Sun Mar  2 00:30:24 2025
Time Elapsed: 0:00:02.0

******** End: VERIFY CONNECTIVITY ********
  Verification Complete : 0 Viols.  0 Wrngs.
  (CPU Time: 0:00:02.2  MEM: -0.289M)

can't read "design": no such variable
can't read "design": no such variable
<CMD> verifyGeometry
 *** Starting Verify Geometry (MEM: 1994.3) ***

  VERIFY GEOMETRY ...... Starting Verification
  VERIFY GEOMETRY ...... Initializing
  VERIFY GEOMETRY ...... Deleting Existing Violations
  VERIFY GEOMETRY ...... Creating Sub-Areas
                  ...... bin size: 2880
VG: elapsed time: 27.00
Begin Summary ...
  Cells       : 0
  SameNet     : 0
  Wiring      : 0
  Antenna     : 0
  Short       : 0
  Overlap     : 0
End Summary

  Verification Complete : 0 Viols.  0 Wrngs.

**********End: VERIFY GEOMETRY**********
 *** verify geometry (CPU: 0:00:26.7  MEM: 0.0M)

<CMD> verifyConnectivity
VERIFY_CONNECTIVITY use new engine.

******** Start: VERIFY CONNECTIVITY ********
Start Time: Sun Mar  2 00:31:54 2025

Design Name: fullchip
Database Units: 2000
Design Boundary: (0.0000, 0.0000) (480.4000, 477.2000)
Error Limit = 1000; Warning Limit = 50
Check all nets
**** 00:31:54 **** Processed 5000 nets.
**** 00:31:54 **** Processed 10000 nets.
**** 00:31:54 **** Processed 15000 nets.
**** 00:31:55 **** Processed 20000 nets.
**** 00:31:55 **** Processed 25000 nets.
**** 00:31:55 **** Processed 30000 nets.

Begin Summary 
  Found no problems or warnings.
End Summary

End Time: Sun Mar  2 00:31:56 2025
Time Elapsed: 0:00:02.0

******** End: VERIFY CONNECTIVITY ********
  Verification Complete : 0 Viols.  0 Wrngs.
  (CPU Time: 0:00:02.2  MEM: -0.289M)

can't read "design": no such variable
<CMD> verifyGeometry
 *** Starting Verify Geometry (MEM: 1994.3) ***

  VERIFY GEOMETRY ...... Starting Verification
  VERIFY GEOMETRY ...... Initializing
  VERIFY GEOMETRY ...... Deleting Existing Violations
  VERIFY GEOMETRY ...... Creating Sub-Areas
                  ...... bin size: 2880
VG: elapsed time: 26.00
Begin Summary ...
  Cells       : 0
  SameNet     : 0
  Wiring      : 0
  Antenna     : 0
  Short       : 0
  Overlap     : 0
End Summary

  Verification Complete : 0 Viols.  0 Wrngs.

**********End: VERIFY GEOMETRY**********
 *** verify geometry (CPU: 0:00:25.9  MEM: 0.0M)

<CMD> verifyConnectivity
VERIFY_CONNECTIVITY use new engine.

******** Start: VERIFY CONNECTIVITY ********
Start Time: Sun Mar  2 00:33:30 2025

Design Name: fullchip
Database Units: 2000
Design Boundary: (0.0000, 0.0000) (480.4000, 477.2000)
Error Limit = 1000; Warning Limit = 50
Check all nets
**** 00:33:30 **** Processed 5000 nets.
**** 00:33:30 **** Processed 10000 nets.
**** 00:33:30 **** Processed 15000 nets.
**** 00:33:31 **** Processed 20000 nets.
**** 00:33:31 **** Processed 25000 nets.
**** 00:33:31 **** Processed 30000 nets.

Begin Summary 
  Found no problems or warnings.
End Summary

End Time: Sun Mar  2 00:33:32 2025
Time Elapsed: 0:00:02.0

******** End: VERIFY CONNECTIVITY ********
  Verification Complete : 0 Viols.  0 Wrngs.
  (CPU Time: 0:00:02.2  MEM: -0.289M)

<CMD> report_timing -max_paths 5 > ${design}.post_route.timing.rpt
<CMD> report_power -outfile fullchip.post_route.power.rpt

Begin Power Analysis

    0.00V	    VSS
    0.90V	    VDD

Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1780.86MB/1780.86MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1780.86MB/1780.86MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1780.86MB/1780.86MB)

Begin Processing Signal Activity


Starting Levelizing
2025-Mar-02 00:33:34 (2025-Mar-02 08:33:34 GMT)
2025-Mar-02 00:33:34 (2025-Mar-02 08:33:34 GMT): 10%
2025-Mar-02 00:33:34 (2025-Mar-02 08:33:34 GMT): 20%
2025-Mar-02 00:33:34 (2025-Mar-02 08:33:34 GMT): 30%
2025-Mar-02 00:33:34 (2025-Mar-02 08:33:34 GMT): 40%
2025-Mar-02 00:33:34 (2025-Mar-02 08:33:34 GMT): 50%
2025-Mar-02 00:33:34 (2025-Mar-02 08:33:34 GMT): 60%
2025-Mar-02 00:33:34 (2025-Mar-02 08:33:34 GMT): 70%
2025-Mar-02 00:33:34 (2025-Mar-02 08:33:34 GMT): 80%
2025-Mar-02 00:33:34 (2025-Mar-02 08:33:34 GMT): 90%

Finished Levelizing
2025-Mar-02 00:33:34 (2025-Mar-02 08:33:34 GMT)

Starting Activity Propagation
2025-Mar-02 00:33:34 (2025-Mar-02 08:33:34 GMT)
2025-Mar-02 00:33:34 (2025-Mar-02 08:33:34 GMT): 10%
2025-Mar-02 00:33:34 (2025-Mar-02 08:33:34 GMT): 20%

Finished Activity Propagation
2025-Mar-02 00:33:35 (2025-Mar-02 08:33:35 GMT)
Ended Processing Signal Activity: (cpu=0:00:01, real=0:00:01, mem(process/total)=1780.86MB/1780.86MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 0
      # of cell(s) missing leakage table: 0
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------



Starting Calculating power
2025-Mar-02 00:33:35 (2025-Mar-02 08:33:35 GMT)
 ... Calculating switching power
2025-Mar-02 00:33:35 (2025-Mar-02 08:33:35 GMT): 10%
2025-Mar-02 00:33:35 (2025-Mar-02 08:33:35 GMT): 20%
2025-Mar-02 00:33:35 (2025-Mar-02 08:33:35 GMT): 30%
2025-Mar-02 00:33:35 (2025-Mar-02 08:33:35 GMT): 40%
2025-Mar-02 00:33:35 (2025-Mar-02 08:33:35 GMT): 50%
 ... Calculating internal and leakage power
2025-Mar-02 00:33:36 (2025-Mar-02 08:33:36 GMT): 60%
2025-Mar-02 00:33:36 (2025-Mar-02 08:33:36 GMT): 70%
2025-Mar-02 00:33:37 (2025-Mar-02 08:33:37 GMT): 80%
2025-Mar-02 00:33:37 (2025-Mar-02 08:33:37 GMT): 90%

Finished Calculating power
2025-Mar-02 00:33:38 (2025-Mar-02 08:33:38 GMT)
Ended Power Computation: (cpu=0:00:02, real=0:00:02, mem(process/total)=1781.08MB/1781.08MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1781.08MB/1781.08MB)

Ended Power Analysis: (cpu=0:00:04, real=0:00:04, mem(process/total)=1781.08MB/1781.08MB)

Begin Static Power Report Generation
*



Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:       81.61953894 	   64.5674%
Total Switching Power:      43.11027289 	   34.1036%
Total Leakage Power:         1.68001330 	    1.3290%
Total Power:               126.40982518
-----------------------------------------------------------------------------------------
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total)=1781.08MB/1781.08MB)


Output file is fullchip.post_route.power.rpt.
<CMD> summaryReport -nohtml -outfile fullchip.post_route.summary.rpt
Start to collect the design information.
Build netlist information for Cell fullchip.
Finished collecting the design information.
Generating standard cells used in the design report.
Analyze library ... 
Analyze netlist ... 
Generate no-driven nets information report.
Analyze timing ... 
Analyze floorplan/placement ... 
Analysis Routing ...
Report saved in file fullchip.post_route.summary.rpt.
<CMD> streamOut fullchip.gds2
Parse map file...
**WARN: (IMPOGDS-399):	 Only 2 layer(s) (CO M1) of a VIA object is(are) specified in map file 'streamOut.map'. A VIA object needs 3 layers (PO CO M1) being specified at the same time in the map file. Add VIA contruct(s) to the map file for the following layer(s): PO or remove VIA construct(s) from the map file for the following layer(s): CO M1.
Type 'man IMPOGDS-399' for more detail.
**WARN: (IMPOGDS-399):	 Only 2 layer(s) (CO M1) of a VIAFILL object is(are) specified in map file 'streamOut.map'. A VIAFILL object needs 3 layers (PO CO M1) being specified at the same time in the map file. Add VIAFILL contruct(s) to the map file for the following layer(s): PO or remove VIAFILL construct(s) from the map file for the following layer(s): CO M1.
Type 'man IMPOGDS-399' for more detail.
**WARN: (IMPOGDS-399):	 Only 2 layer(s) (CO M1) of a VIAFILLOPC object is(are) specified in map file 'streamOut.map'. A VIAFILLOPC object needs 3 layers (PO CO M1) being specified at the same time in the map file. Add VIAFILLOPC contruct(s) to the map file for the following layer(s): PO or remove VIAFILLOPC construct(s) from the map file for the following layer(s): CO M1.
Type 'man IMPOGDS-399' for more detail.
Writing GDSII file ...
	****** db unit per micron = 2000 ******
	****** output gds2 file unit per micron = 2000 ******
	****** unit scaling factor = 1 ******
Output for instance
Output for bump
Output for physical terminals
Output for logical terminals
Output for regular nets
Output for special nets and metal fills
Output for via structure generation
Statistics for GDS generated (version 3)
----------------------------------------
Stream Out Layer Mapping Information:
GDS Layer Number          GDS Layer Name
----------------------------------------
    170                             COMP
    171                          DIEAREA
    1                                 CO
    2                                 CO
    5                                 CO
    3                                 CO
    4                                 CO
    6                                 CO
    7                                 CO
    8                                 M1
    9                                 M1
    10                                M1
    11                                M1
    14                                M1
    12                                M1
    13                                M1
    15                                M1
    16                                M1
    17                                M1
    22                              VIA1
    23                              VIA1
    26                              VIA1
    24                              VIA1
    25                              VIA1
    27                              VIA1
    28                              VIA1
    29                                M2
    30                                M2
    31                                M2
    32                                M2
    35                                M2
    33                                M2
    34                                M2
    36                                M2
    37                                M2
    38                                M2
    43                              VIA2
    44                              VIA2
    47                              VIA2
    45                              VIA2
    46                              VIA2
    48                              VIA2
    49                              VIA2
    50                                M3
    51                                M3
    52                                M3
    53                                M3
    56                                M3
    54                                M3
    55                                M3
    57                                M3
    58                                M3
    59                                M3
    64                              VIA3
    65                              VIA3
    68                              VIA3
    66                              VIA3
    67                              VIA3
    69                              VIA3
    70                              VIA3
    71                                M4
    72                                M4
    73                                M4
    74                                M4
    77                                M4
    75                                M4
    76                                M4
    78                                M4
    79                                M4
    80                                M4
    85                              VIA4
    86                              VIA4
    89                              VIA4
    87                              VIA4
    88                              VIA4
    90                              VIA4
    91                              VIA4
    92                                M5
    93                                M5
    94                                M5
    95                                M5
    98                                M5
    96                                M5
    97                                M5
    99                                M5
    100                               M5
    101                               M5
    106                             VIA5
    107                             VIA5
    110                             VIA5
    108                             VIA5
    109                             VIA5
    111                             VIA5
    112                             VIA5
    113                               M6
    114                               M6
    115                               M6
    116                               M6
    119                               M6
    117                               M6
    118                               M6
    120                               M6
    121                               M6
    122                               M6
    127                             VIA6
    128                             VIA6
    131                             VIA6
    129                             VIA6
    130                             VIA6
    132                             VIA6
    133                             VIA6
    134                               M7
    135                               M7
    136                               M7
    137                               M7
    140                               M7
    138                               M7
    139                               M7
    141                               M7
    142                               M7
    143                               M7
    148                             VIA7
    149                             VIA7
    152                             VIA7
    150                             VIA7
    151                             VIA7
    153                             VIA7
    154                             VIA7
    155                               M8
    156                               M8
    157                               M8
    158                               M8
    161                               M8
    159                               M8
    160                               M8
    162                               M8
    163                               M8
    164                               M8
    18                                M1
    19                                M1
    20                                M1
    21                                M1
    39                                M2
    40                                M2
    41                                M2
    42                                M2
    60                                M3
    61                                M3
    62                                M3
    63                                M3
    81                                M4
    82                                M4
    83                                M4
    84                                M4
    102                               M5
    103                               M5
    104                               M5
    105                               M5
    123                               M6
    124                               M6
    125                               M6
    126                               M6
    144                               M7
    145                               M7
    146                               M7
    147                               M7
    165                               M8
    166                               M8
    167                               M8
    168                               M8


Stream Out Information Processed for GDS version 3:
Units: 2000 DBU

Object                             Count
----------------------------------------
Instances                          63591

Ports/Pins                           241
    metal layer M2                   159
    metal layer M3                    82

Nets                              368448
    metal layer M1                  1561
    metal layer M2                194678
    metal layer M3                135718
    metal layer M4                 36491

    Via Instances                 224335

Special Nets                         790
    metal layer M1                   768
    metal layer M2                     3
    metal layer M4                    19

    Via Instances                   8288

Metal Fills                            0

    Via Instances                      0

Metal FillOPCs                         0

    Via Instances                      0

Text                               33022
    metal layer M1                   640
    metal layer M2                 26485
    metal layer M3                  5616
    metal layer M4                   281


Blockages                              0


Custom Text                            0


Custom Box                             0

Trim Metal                             0

######Streamout is finished!
<CMD> write_lef_abstract fullchip.lef
<CMD> defOut -netlist -routing fullchip.def
Writing DEF file 'fullchip.def', current time is Sun Mar  2 00:33:46 2025 ...
unitPerMicron=2000, dbgMicronPerDBU=0.000500, unitPerDBU=1.000000
DEF file 'fullchip.def' is written, current time is Sun Mar  2 00:33:47 2025 ...
<CMD> saveNetlist fullchip.pnr.v
Writing Netlist "fullchip.pnr.v" ...
<CMD> setAnalysisMode -setup
**WARN: (IMPTCM-70):	Option "-setup" for command setAnalysisMode is obsolete and has been replaced by "-checkType setup". The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, update your script to use "-checkType setup".
<CMD> set_analysis_view -setup WC_VIEW -hold WC_VIEW
**WARN: analysis view WC_VIEW not found, use default_view_setup
**WARN: analysis view WC_VIEW not found, use default_view_setup
Initializing multi-corner RC extraction with 1 active RC Corners ...
Reading Capacitance Table File /home/linux/ieng6/ee260bwi25/ttalapaneni/ece260_project_Part1_PnR/cts.enc.dat/libs/mmmc/cln65g+_1p08m+alrdl_top2_cworst.captable ...
**WARN: (IMPEXT-2760):	Layer M9 specified in the cap table is ignored because it is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
**WARN: (IMPEXT-2771):	Via VIA_8 specified in the cap table is ignored because its top layer, M9, is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
**WARN: (IMPEXT-2801):	Resistance values are not provided in the Cap Table. Sheet resistance defined in the LEF file will be used.
**WARN: (IMPEXT-2710):	Basic Cap table for layer M9 is ignored because the layer is not specified in the technology LEF file.
Importing multi-corner RC tables ... 
Summary of Active RC-Corners : 
 
 Analysis View: WC_VIEW
    RC-Corner Name        : Cmax
    RC-Corner Index       : 0
    RC-Corner Temperature : 125 Celsius
    RC-Corner Cap Table   : '/home/linux/ieng6/ee260bwi25/ttalapaneni/ece260_project_Part1_PnR/cts.enc.dat/libs/mmmc/cln65g+_1p08m+alrdl_top2_cworst.captable'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
set_analysis_view/update_rc_corner called to change MMMC setup. New set of RC Corners are a subset of previous MMMC setup and the RC setup information for the new set has remained same. Therefore, parasitic data in the tool brought as per previous MMMC setup is being maintained.
**ERROR: (IMPEXT-1029):	Input or Output to a file, a directory or to a file in directory '/tmp/innovus_temp_7420_ieng6-ece-14.ucsd.edu_ttalapaneni_S4GvNH/fullchip_7420_dF8TGV.rcdb.d' failed with system error 'No such file or directory'.
**ERROR: (IMPEXT-3165):	Access to parasitic database '/tmp/innovus_temp_7420_ieng6-ece-14.ucsd.edu_ttalapaneni_S4GvNH/fullchip_7420_dF8TGV.rcdb.d' failed. Parasitic database seems to be corrupted and must be regenerated.
**ERROR: (IMPEXT-2677):	Multi-corner RC initialization is aborted because of previously-reported errors. Use the reason provided in the error message(s) to resolve this issue and use the set_analysis_view command to invoke multi-corner initialization again.
*Info: initialize multi-corner CTS.
Reading timing constraints file '/tmp/innovus_temp_7420_ieng6-ece-14.ucsd.edu_ttalapaneni_S4GvNH/.mmmcVjxRR7/modes/CON/CON.sdc' ...
Current (total cpu=0:31:32, real=0:39:50, peak res=1417.7M, current mem=1716.5M)
fullchip
INFO (CTE): Constraints read successfully.
Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=918.0M, current mem=1726.2M)
Current (total cpu=0:31:32, real=0:39:50, peak res=1417.7M, current mem=1726.2M)
Total number of combinational cells: 492
Total number of sequential cells: 303
Total number of tristate cells: 11
Total number of level shifter cells: 0
Total number of power gating cells: 0
Total number of isolation cells: 0
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
List of usable buffers: BUFFD1 BUFFD0 BUFFD2 BUFFD3 BUFFD4 BUFFD6 BUFFD8 BUFFD12 BUFFD16 CKBD1 CKBD0 CKBD2 CKBD3 CKBD4 CKBD6 CKBD8 CKBD12 CKBD16
Total number of usable buffers: 18
List of unusable buffers: BUFFD20 BUFFD24 CKBD20 CKBD24 GBUFFD1 GBUFFD3 GBUFFD2 GBUFFD4 GBUFFD8
Total number of unusable buffers: 9
List of usable inverters: CKND1 CKND0 CKND2 CKND3 CKND4 CKND6 CKND8 CKND12 CKND16 INVD1 INVD0 INVD2 INVD3 INVD4 INVD6 INVD8 INVD12 INVD16
Total number of usable inverters: 18
List of unusable inverters: CKND20 CKND24 GINVD2 GINVD1 GINVD4 GINVD3 GINVD8 INVD20 INVD24
Total number of unusable inverters: 9
List of identified usable delay cells:
Total number of identified usable delay cells: 0
List of identified unusable delay cells: DEL0 DEL005 DEL01 DEL015 DEL02 DEL1 DEL2 DEL3 DEL4
Total number of identified unusable delay cells: 9
All delay cells are dont_use. Buffers will be used to fix hold violations.
<CMD> do_extract_model -view WC_VIEW -format dotlib ${design}_WC.lib
Starting SI iteration 1 using Infinite Timing Windows
Begin IPO call back ...
End IPO call back ...
#################################################################################
# Design Stage: PostRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
**WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQRC extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQRC' for lower nodes. Use command 'create_rc_corner' to specify the technology file for TQRC extraction to take place.
Extraction called for design 'fullchip' of instances=63591 and nets=32907 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design fullchip.
**WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
Type 'man IMPEXT-6197' for more detail.
**WARN: (IMPEXT-3032):	Because the cap table file was not provided, it will be created internally with the following process info:
* Layer Id             : 1 - M1
      Thickness        : 0.18
      Min Width        : 0.09
      Layer Dielectric : 4.1
* Layer Id             : 2 - M2
      Thickness        : 0.22
      Min Width        : 0.1
      Layer Dielectric : 4.1
* Layer Id             : 3 - M3
      Thickness        : 0.22
      Min Width        : 0.1
      Layer Dielectric : 4.1
* Layer Id             : 4 - M4
      Thickness        : 0.22
      Min Width        : 0.1
      Layer Dielectric : 4.1
* Layer Id             : 5 - M5
      Thickness        : 0.22
      Min Width        : 0.1
      Layer Dielectric : 4.1
* Layer Id             : 6 - M6
      Thickness        : 0.22
      Min Width        : 0.1
      Layer Dielectric : 4.1
* Layer Id             : 7 - M7
      Thickness        : 0.9
      Min Width        : 0.4
      Layer Dielectric : 4.1
* Layer Id             : 8 - M8
      Thickness        : 0.9
      Min Width        : 0.4
      Layer Dielectric : 4.1
extractDetailRC Option : -outfile /tmp/innovus_temp_7420_ieng6-ece-14.ucsd.edu_ttalapaneni_S4GvNH/fullchip_7420_dF8TGV.rcdb.d -maxResLength 200 
Innovus terminated by internal (SEGV) error/signal...
*** Stack trace:
*** Stack trace:
/acsnfs3/software/cadence-innovus152/tools/innovus/bin/64bit/innovus[0xc369f8a]
/acsnfs3/software/cadence-innovus152/tools/innovus/bin/64bit/innovus(syStackTrace+0x6b)[0xc36a34b]
/acsnfs3/software/cadence-innovus152/tools/innovus/bin/64bit/innovus[0x2c2f3b5]
/usr/lib64/libpthread.so.0(+0xf630)[0x7fd5cf3cc630]
/acsnfs3/software/cadence-innovus152/tools/innovus/bin/64bit/innovus(_Z6peMainPc+0x707)[0x8185967]
/acsnfs3/software/cadence-innovus152/tools/innovus/bin/64bit/innovus(_Z14dcRCExtractionPc+0x9eb)[0x82a123b]
/acsnfs3/software/cadence-innovus152/tools/innovus/bin/64bit/innovus(_ZN19ctesDelayCalculator4initEP11TADbContext9taboolean+0x2ee)[0x3df57ce]
/acsnfs3/software/cadence-innovus152/tools/innovus/bin/64bit/innovus(_ZN19ctesDelayCalculatorC2EP11TADbContext9tabooleanS2_PFvvES2_+0x49)[0x3df59a9]
/acsnfs3/software/cadence-innovus152/tools/innovus/bin/64bit/innovus[0x3df5b90]
/acsnfs3/software/cadence-innovus152/tools/innovus/bin/64bit/innovus(_Z23cpeUpdateDelaysCallbackPv9taboolean+0x9)[0xe7704e9]
/acsnfs3/software/cadence-innovus152/tools/innovus/bin/64bit/innovus[0xc526f45]
/acsnfs3/software/cadence-innovus152/tools/innovus/bin/64bit/innovus(_ZN8TAExtApi23initializeTimingWindowsEP11TADbContext9tabooleanS2_S2_S2_S2_+0x18e)[0xc531f9e]
/acsnfs3/software/cadence-innovus152/tools/innovus/bin/64bit/innovus[0x9cf5a92]
/acsnfs3/software/cadence-innovus152/tools/innovus/bin/64bit/innovus(_ZN9AaeSIFlow7processEP11TADbContext+0xc6d)[0x9d0945d]
/acsnfs3/software/cadence-innovus152/tools/innovus/bin/64bit/innovus(_Z26esiTWBaseSIPrepCallBackNewPv9taboolean+0x2fb)[0x9d09b7b]
/acsnfs3/software/cadence-innovus152/tools/innovus/bin/64bit/innovus[0xc526ecb]
/acsnfs3/software/cadence-innovus152/tools/innovus/bin/64bit/innovus(_ZN8TAExtApi9blockCharEP12TAAnalysisIdP12TADbBoundaryP11TADbContextP17tablockcharparams+0xc7)[0xc52d527]
/acsnfs3/software/cadence-innovus152/tools/innovus/bin/64bit/innovus(_Z27TaCmd_do_extract_model_procPvP10Tcl_InterpiPPcP6tcmCmd+0x349)[0xd400429]
/acsnfs3/software/cadence-innovus152/tools/innovus/bin/64bit/innovus(_ZN10tcmBaseCmd7executeEP10Tcl_InterpiPPc+0x185)[0xdec9c25]
/acsnfs3/software/cadence-innovus152/tools/innovus/bin/64bit/innovus(_ZN6tcmMgr9cmdParserEPvP10Tcl_InterpiPPc+0x6b8)[0xdeb3448]
/acsnfs3/software/cadence-innovus152/tools/innovus/bin/64bit/innovus(TclInvokeStringCommand+0x7f)[0x10054edf]
/acsnfs3/software/cadence-innovus152/tools/innovus/bin/64bit/innovus(TclNRRunCallbacks+0x47)[0x10055307]
/acsnfs3/software/cadence-innovus152/tools/innovus/bin/64bit/innovus[0x1005603b]
/acsnfs3/software/cadence-innovus152/tools/innovus/bin/64bit/innovus(Tcl_EvalEx+0x16)[0x100563a6]
/acsnfs3/software/cadence-innovus152/tools/innovus/bin/64bit/innovus(TclNREvalObjEx+0x80)[0x10056430]
/acsnfs3/software/cadence-innovus152/tools/innovus/bin/64bit/innovus[0x1010b4e7]
/acsnfs3/software/cadence-innovus152/tools/innovus/bin/64bit/innovus[0x10072f7f]
/acsnfs3/software/cadence-innovus152/tools/innovus/bin/64bit/innovus(TclNRRunCallbacks+0x47)[0x10055307]
/acsnfs3/software/cadence-innovus152/tools/innovus/bin/64bit/innovus(Tcl_RecordAndEvalObj+0x12c)[0x100f00dc]
/acsnfs3/software/cadence-innovus152/tools/innovus/bin/64bit/innovus(Tcl_RecordAndEval+0x46)[0x100f02f6]
/acsnfs3/software/cadence-innovus152/tools/innovus/bin/64bit/innovus(_Z17rdaEditCmdLineEndPc+0x156)[0x2cf81a6]
/acsnfs3/software/cadence-innovus152/tools/innovus/bin/64bit/innovus(_ZN9seConsole7sesMode9DoExecuteERKSsPv+0xb7)[0x9f66a57]
/acsnfs3/software/cadence-innovus152/tools/innovus/bin/64bit/innovus(_ZN7Redline9EmacsMode10AcceptLineEv+0x3e)[0xa8e9eae]
/acsnfs3/software/cadence-innovus152/tools/innovus/bin/64bit/innovus(_ZN7Redline11ModeCommandINS_9EmacsModeEE15CommandFnNoKeysERKN5boost8functionIFvRS1_EEERNS_6EditorE+0x61)[0xa8f35d1]
/acsnfs3/software/cadence-innovus152/tools/innovus/bin/64bit/innovus(_ZN5boost6detail8function26void_function_obj_invoker2INS_3_bi6bind_tINS3_11unspecifiedENS_8functionIFvRN7Redline6EditorEEEENS3_5list1INS_3argILi1EEEEEEEvS9_RKNS7_14KeyCombinationEE6invokeERNS1_15function_bufferES9_SJ_+0x1b)[0xa90198b]
/acsnfs3/software/cadence-innovus152/tools/innovus/bin/64bit/innovus(_ZNK7Redline7Command3RunERNS_6EditorERKNS_14KeyCombinationE+0x1c)[0xa90057c]
/acsnfs3/software/cadence-innovus152/tools/innovus/bin/64bit/innovus(_ZN7Redline6Editor9Internals3RunEb+0xd5)[0xa8e9605]
/acsnfs3/software/cadence-innovus152/tools/innovus/bin/64bit/innovus[0x10156ccf]
/acsnfs3/software/cadence-innovus152/tools/innovus/bin/64bit/innovus(Tcl_ServiceEvent+0x7f)[0x10116f3f]
/acsnfs3/software/cadence-innovus152/tools/innovus/bin/64bit/innovus(Tcl_DoOneEvent+0x14b)[0x101172ab]
/acsnfs3/software/cadence-innovus152/tools/lib/64bit/libtq.so(_ZN17TqEventDispatcher13processEventsE6QFlagsIN10QEventLoop17ProcessEventsFlagEE+0x7f)[0x7fd5d556de2f]
/acsnfs3/software/cadence-innovus152/tools/Qt/64bit/lib/libQtCore.so.4(_ZN10QEventLoop13processEventsE6QFlagsINS_17ProcessEventsFlagEE+0x32)[0x7fd5d3ba7382]
/acsnfs3/software/cadence-innovus152/tools/Qt/64bit/lib/libQtCore.so.4(_ZN10QEventLoop4execE6QFlagsINS_17ProcessEventsFlagEE+0x164)[0x7fd5d3ba76e4]
/acsnfs3/software/cadence-innovus152/tools/Qt/64bit/lib/libQtCore.so.4(_ZN16QCoreApplication4execEv+0xbb)[0x7fd5d3bad2ab]
/acsnfs3/software/cadence-innovus152/tools/lib/64bit/libtq.so(_ZN13TqApplication4execEv+0xdf)[0x7fd5d557087f]
/acsnfs3/software/cadence-innovus152/tools/innovus/bin/64bit/innovus(_Z12edi_app_initP10Tcl_Interp+0x259)[0x2cde0f9]
/acsnfs3/software/cadence-innovus152/tools/innovus/bin/64bit/innovus(Tcl_MainEx+0x181)[0x10111be1]
/acsnfs3/software/cadence-innovus152/tools/innovus/bin/64bit/innovus(main+0x1d6)[0x29b3d66]
/usr/lib64/libc.so.6(__libc_start_main+0xf5)[0x7fd5ce4f0555]
/acsnfs3/software/cadence-innovus152/tools/innovus/bin/64bit/innovus[0x2c2bfe9]
========================================
               pstack
========================================
Thread 16 (Thread 0x7fd5ca981700 (LWP 7497)):
#0  0x00007fd5ce5c3b43 in select () from /usr/lib64/libc.so.6
#1  0x0000000010157950 in NotifierThreadProc ()
#2  0x0000000002e60919 in create_head(void*) ()
#3  0x00007fd5cf3c4ea5 in start_thread () from /usr/lib64/libpthread.so.0
#4  0x00007fd5ce5ccb0d in clone () from /usr/lib64/libc.so.6
Thread 15 (Thread 0x7fd5c3601700 (LWP 7498)):
#0  0x00007fd5ce5939fd in nanosleep () from /usr/lib64/libc.so.6
#1  0x00007fd5ce593894 in sleep () from /usr/lib64/libc.so.6
#2  0x000000000c38337c in syiPeakMem(void*) ()
#3  0x0000000002e60919 in create_head(void*) ()
#4  0x00007fd5cf3c4ea5 in start_thread () from /usr/lib64/libpthread.so.0
#5  0x00007fd5ce5ccb0d in clone () from /usr/lib64/libc.so.6
Thread 14 (Thread 0x7fd5c2cff700 (LWP 7499)):
#0  0x00007fd5cf3cbe9d in nanosleep () from /usr/lib64/libpthread.so.0
#1  0x0000000003e94789 in rdaiLicRecheck(void*) ()
#2  0x0000000002e60919 in create_head(void*) ()
#3  0x00007fd5cf3c4ea5 in start_thread () from /usr/lib64/libpthread.so.0
#4  0x00007fd5ce5ccb0d in clone () from /usr/lib64/libc.so.6
Thread 13 (Thread 0x7fd5c11f1700 (LWP 7501)):
#0  0x00007fd5cf3cc3c1 in sigwait () from /usr/lib64/libpthread.so.0
#1  0x0000000002c2c3ed in ctrlCHandle(void*) ()
#2  0x0000000002e60919 in create_head(void*) ()
#3  0x00007fd5cf3c4ea5 in start_thread () from /usr/lib64/libpthread.so.0
#4  0x00007fd5ce5ccb0d in clone () from /usr/lib64/libc.so.6
Thread 12 (Thread 0x7fd5add19700 (LWP 7522)):
#0  0x00007fd5cf3c8a35 in pthread_cond_wait@@GLIBC_2.3.2 () from /usr/lib64/libpthread.so.0
#1  0x00007fd5d3a897d3 in QWaitCondition::wait(QMutex*, unsigned long) () from /acsnfs3/software/cadence-innovus152/tools/Qt/64bit/lib/libQtCore.so.4
#2  0x00007fd5d4767c88 in QFileInfoGatherer::run() () from /acsnfs3/software/cadence-innovus152/tools/Qt/64bit/lib/libQtGui.so.4
#3  0x00007fd5d3a88ffe in QThreadPrivate::start(void*) () from /acsnfs3/software/cadence-innovus152/tools/Qt/64bit/lib/libQtCore.so.4
#4  0x0000000002e60919 in create_head(void*) ()
#5  0x00007fd5cf3c4ea5 in start_thread () from /usr/lib64/libpthread.so.0
#6  0x00007fd5ce5ccb0d in clone () from /usr/lib64/libc.so.6
Thread 11 (Thread 0x7fd5ad518700 (LWP 7523)):
#0  0x00007fd5ce5c3b43 in select () from /usr/lib64/libc.so.6
#1  0x00007fd5d3bd69b6 in qt_safe_select(int, fd_set*, fd_set*, fd_set*, timeval const*) () from /acsnfs3/software/cadence-innovus152/tools/Qt/64bit/lib/libQtCore.so.4
#2  0x00007fd5d3bdae08 in QEventDispatcherUNIXPrivate::doSelect(QFlags<QEventLoop::ProcessEventsFlag>, timeval*) () from /acsnfs3/software/cadence-innovus152/tools/Qt/64bit/lib/libQtCore.so.4
#3  0x00007fd5d3bdb537 in QEventDispatcherUNIX::processEvents(QFlags<QEventLoop::ProcessEventsFlag>) () from /acsnfs3/software/cadence-innovus152/tools/Qt/64bit/lib/libQtCore.so.4
#4  0x00007fd5d3ba7382 in QEventLoop::processEvents(QFlags<QEventLoop::ProcessEventsFlag>) () from /acsnfs3/software/cadence-innovus152/tools/Qt/64bit/lib/libQtCore.so.4
#5  0x00007fd5d3ba76e4 in QEventLoop::exec(QFlags<QEventLoop::ProcessEventsFlag>) () from /acsnfs3/software/cadence-innovus152/tools/Qt/64bit/lib/libQtCore.so.4
#6  0x00007fd5d3a860cf in QThread::exec() () from /acsnfs3/software/cadence-innovus152/tools/Qt/64bit/lib/libQtCore.so.4
#7  0x00007fd5d3b82718 in QInotifyFileSystemWatcherEngine::run() () from /acsnfs3/software/cadence-innovus152/tools/Qt/64bit/lib/libQtCore.so.4
#8  0x00007fd5d3a88ffe in QThreadPrivate::start(void*) () from /acsnfs3/software/cadence-innovus152/tools/Qt/64bit/lib/libQtCore.so.4
#9  0x0000000002e60919 in create_head(void*) ()
#10 0x00007fd5cf3c4ea5 in start_thread () from /usr/lib64/libpthread.so.0
#11 0x00007fd5ce5ccb0d in clone () from /usr/lib64/libc.so.6
Thread 10 (Thread 0x7fd593a8e700 (LWP 7593)):
#0  0x00007fd5cf3c8a35 in pthread_cond_wait@@GLIBC_2.3.2 () from /usr/lib64/libpthread.so.0
#1  0x000000000fe4d40e in CRL::Threading::ThreadPoolBase::thread(unsigned int) ()
#2  0x000000000fe4d55f in CRL::Threading::ThreadPoolBase::thread(void*) ()
#3  0x0000000002e60919 in create_head(void*) ()
#4  0x00007fd5cf3c4ea5 in start_thread () from /usr/lib64/libpthread.so.0
#5  0x00007fd5ce5ccb0d in clone () from /usr/lib64/libc.so.6
Thread 9 (Thread 0x7fd59428f700 (LWP 7594)):
#0  0x00007fd5cf3c8a35 in pthread_cond_wait@@GLIBC_2.3.2 () from /usr/lib64/libpthread.so.0
#1  0x000000000fe4d40e in CRL::Threading::ThreadPoolBase::thread(unsigned int) ()
#2  0x000000000fe4d55f in CRL::Threading::ThreadPoolBase::thread(void*) ()
#3  0x0000000002e60919 in create_head(void*) ()
#4  0x00007fd5cf3c4ea5 in start_thread () from /usr/lib64/libpthread.so.0
#5  0x00007fd5ce5ccb0d in clone () from /usr/lib64/libc.so.6
Thread 8 (Thread 0x7fd594a90700 (LWP 7595)):
#0  0x00007fd5cf3c8a35 in pthread_cond_wait@@GLIBC_2.3.2 () from /usr/lib64/libpthread.so.0
#1  0x000000000fe4d40e in CRL::Threading::ThreadPoolBase::thread(unsigned int) ()
#2  0x000000000fe4d55f in CRL::Threading::ThreadPoolBase::thread(void*) ()
#3  0x0000000002e60919 in create_head(void*) ()
#4  0x00007fd5cf3c4ea5 in start_thread () from /usr/lib64/libpthread.so.0
#5  0x00007fd5ce5ccb0d in clone () from /usr/lib64/libc.so.6
Thread 7 (Thread 0x7fd595291700 (LWP 7596)):
#0  0x00007fd5cf3c8a35 in pthread_cond_wait@@GLIBC_2.3.2 () from /usr/lib64/libpthread.so.0
#1  0x000000000fe4d40e in CRL::Threading::ThreadPoolBase::thread(unsigned int) ()
#2  0x000000000fe4d55f in CRL::Threading::ThreadPoolBase::thread(void*) ()
#3  0x0000000002e60919 in create_head(void*) ()
#4  0x00007fd5cf3c4ea5 in start_thread () from /usr/lib64/libpthread.so.0
#5  0x00007fd5ce5ccb0d in clone () from /usr/lib64/libc.so.6
Thread 6 (Thread 0x7fd58e11d700 (LWP 7597)):
#0  0x00007fd5cf3c8a35 in pthread_cond_wait@@GLIBC_2.3.2 () from /usr/lib64/libpthread.so.0
#1  0x000000000fe4d40e in CRL::Threading::ThreadPoolBase::thread(unsigned int) ()
#2  0x000000000fe4d55f in CRL::Threading::ThreadPoolBase::thread(void*) ()
#3  0x0000000002e60919 in create_head(void*) ()
#4  0x00007fd5cf3c4ea5 in start_thread () from /usr/lib64/libpthread.so.0
#5  0x00007fd5ce5ccb0d in clone () from /usr/lib64/libc.so.6
Thread 5 (Thread 0x7fd58d91c700 (LWP 7598)):
#0  0x00007fd5cf3c8a35 in pthread_cond_wait@@GLIBC_2.3.2 () from /usr/lib64/libpthread.so.0
#1  0x000000000fe4d40e in CRL::Threading::ThreadPoolBase::thread(unsigned int) ()
#2  0x000000000fe4d55f in CRL::Threading::ThreadPoolBase::thread(void*) ()
#3  0x0000000002e60919 in create_head(void*) ()
#4  0x00007fd5cf3c4ea5 in start_thread () from /usr/lib64/libpthread.so.0
#5  0x00007fd5ce5ccb0d in clone () from /usr/lib64/libc.so.6
Thread 4 (Thread 0x7fd58d11b700 (LWP 7599)):
#0  0x00007fd5cf3c8a35 in pthread_cond_wait@@GLIBC_2.3.2 () from /usr/lib64/libpthread.so.0
#1  0x000000000fe4d40e in CRL::Threading::ThreadPoolBase::thread(unsigned int) ()
#2  0x000000000fe4d55f in CRL::Threading::ThreadPoolBase::thread(void*) ()
#3  0x0000000002e60919 in create_head(void*) ()
#4  0x00007fd5cf3c4ea5 in start_thread () from /usr/lib64/libpthread.so.0
#5  0x00007fd5ce5ccb0d in clone () from /usr/lib64/libc.so.6
Thread 3 (Thread 0x7fd58c91a700 (LWP 7600)):
#0  0x00007fd5cf3c8a35 in pthread_cond_wait@@GLIBC_2.3.2 () from /usr/lib64/libpthread.so.0
#1  0x000000000fe4d40e in CRL::Threading::ThreadPoolBase::thread(unsigned int) ()
#2  0x000000000fe4d55f in CRL::Threading::ThreadPoolBase::thread(void*) ()
#3  0x0000000002e60919 in create_head(void*) ()
#4  0x00007fd5cf3c4ea5 in start_thread () from /usr/lib64/libpthread.so.0
#5  0x00007fd5ce5ccb0d in clone () from /usr/lib64/libc.so.6
Thread 2 (Thread 0x7fd54f63c700 (LWP 8465)):
#0  0x00007fd5cf3c8a35 in pthread_cond_wait@@GLIBC_2.3.2 () from /usr/lib64/libpthread.so.0
#1  0x00000000074bbbf7 in npiThrdCostGradWR_wkrThrd(void*) ()
#2  0x0000000002e60919 in create_head(void*) ()
#3  0x00007fd5cf3c4ea5 in start_thread () from /usr/lib64/libpthread.so.0
#4  0x00007fd5ce5ccb0d in clone () from /usr/lib64/libc.so.6
Thread 1 (Thread 0x7fd5d739d2c0 (LWP 7420)):
#0  0x00007fd5ce593659 in waitpid () from /usr/lib64/libc.so.6
#1  0x00007fd5ce510f62 in do_system () from /usr/lib64/libc.so.6
#2  0x00007fd5ce511311 in system () from /usr/lib64/libc.so.6
#3  0x000000000c369fd9 in syStackTraceDump(_IO_FILE*, bool) ()
#4  0x000000000c36a34b in syStackTrace ()
#5  0x0000000002c2f3b5 in rdaiErrorHandler(int, siginfo*, void*) ()
#6  <signal handler called>
#7  0x0000000008185967 in peMain(char*) ()
#8  0x00000000082a123b in dcRCExtraction(char*) ()
#9  0x0000000003df57ce in ctesDelayCalculator::init(TADbContext*, taboolean) ()
#10 0x0000000003df59a9 in ctesDelayCalculator::ctesDelayCalculator(TADbContext*, taboolean, taboolean, void (*)(), taboolean) ()
#11 0x0000000003df5b90 in cteiUpdateDelaysCallbackInt(TADbContext*, taboolean, taboolean, taboolean) [clone .constprop.812] ()
#12 0x000000000e7704e9 in cpeUpdateDelaysCallback(void*, taboolean) ()
#13 0x000000000c526f45 in TAExtApi::updateDelays(TAAnalysisId*, taboolean, taboolean, taboolean, taboolean) [clone .clone.54] ()
#14 0x000000000c531f9e in TAExtApi::initializeTimingWindows(TADbContext*, taboolean, taboolean, taboolean, taboolean, taboolean) ()
#15 0x0000000009cf5a92 in esiTAInitializeTimingWindows(TADbContext*) ()
#16 0x0000000009d0945d in AaeSIFlow::process(TADbContext*) ()
#17 0x0000000009d09b7b in esiTWBaseSIPrepCallBackNew(void*, taboolean) ()
#18 0x000000000c526ecb in TAExtApi::updateDelays(TAAnalysisId*, taboolean, taboolean, taboolean, taboolean) [clone .clone.54] ()
#19 0x000000000c52d527 in TAExtApi::blockChar(TAAnalysisId*, TADbBoundary*, TADbContext*, tablockcharparams*) ()
#20 0x000000000d400429 in TaCmd_do_extract_model_proc(void*, Tcl_Interp*, int, char**, tcmCmd*) ()
#21 0x000000000dec9c25 in tcmBaseCmd::execute(Tcl_Interp*, int, char**) ()
#22 0x000000000deb3448 in tcmMgr::cmdParser(void*, Tcl_Interp*, int, char**) ()
#23 0x0000000010054edf in TclInvokeStringCommand ()
#24 0x0000000010055307 in TclNRRunCallbacks ()
#25 0x000000001005603b in TclEvalEx ()
#26 0x00000000100563a6 in Tcl_EvalEx ()
#27 0x0000000010056430 in TclNREvalObjEx ()
#28 0x000000001010b4e7 in TclNREvalFile ()
#29 0x0000000010072f7f in TclNRSourceObjCmd ()
#30 0x0000000010055307 in TclNRRunCallbacks ()
#31 0x00000000100f00dc in Tcl_RecordAndEvalObj ()
#32 0x00000000100f02f6 in Tcl_RecordAndEval ()
#33 0x0000000002cf81a6 in rdaEditCmdLineEnd(char*) ()
#34 0x0000000009f66a57 in seConsole::sesMode::DoExecute(std::string const&, void*) ()
#35 0x000000000a8e9eae in Redline::EmacsMode::AcceptLine() ()
#36 0x000000000a8f35d1 in Redline::ModeCommand<Redline::EmacsMode>::CommandFnNoKeys(boost::function<void (Redline::EmacsMode&)> const&, Redline::Editor&) ()
#37 0x000000000a90198b in boost::detail::function::void_function_obj_invoker2<boost::_bi::bind_t<boost::_bi::unspecified, boost::function<void (Redline::Editor&)>, boost::_bi::list1<boost::arg<1> > >, void, Redline::Editor&, Redline::KeyCombination const&>::invoke(boost::detail::function::function_buffer&, Redline::Editor&, Redline::KeyCombination const&) ()
#38 0x000000000a90057c in Redline::Command::Run(Redline::Editor&, Redline::KeyCombination const&) const ()
#39 0x000000000a8e9605 in Redline::Editor::Internals::Run(bool) ()
#40 0x0000000010156ccf in FileHandlerEventProc ()
#41 0x0000000010116f3f in Tcl_ServiceEvent ()
#42 0x00000000101172ab in Tcl_DoOneEvent ()
#43 0x00007fd5d556de2f in TqEventDispatcher::processEvents(QFlags<QEventLoop::ProcessEventsFlag>) () from /acsnfs3/software/cadence-innovus152/tools/lib/64bit/libtq.so
#44 0x00007fd5d3ba7382 in QEventLoop::processEvents(QFlags<QEventLoop::ProcessEventsFlag>) () from /acsnfs3/software/cadence-innovus152/tools/Qt/64bit/lib/libQtCore.so.4
#45 0x00007fd5d3ba76e4 in QEventLoop::exec(QFlags<QEventLoop::ProcessEventsFlag>) () from /acsnfs3/software/cadence-innovus152/tools/Qt/64bit/lib/libQtCore.so.4
#46 0x00007fd5d3bad2ab in QCoreApplication::exec() () from /acsnfs3/software/cadence-innovus152/tools/Qt/64bit/lib/libQtCore.so.4
#47 0x00007fd5d557087f in TqApplication::exec() () from /acsnfs3/software/cadence-innovus152/tools/lib/64bit/libtq.so
#48 0x0000000002cde0f9 in edi_app_init(Tcl_Interp*) ()
#49 0x0000000010111be1 in Tcl_MainEx ()
#50 0x00000000029b3d66 in main ()
========================================
                gdb
========================================
Using: gdb
[New LWP 8465]
[New LWP 7600]
[New LWP 7599]
[New LWP 7598]
[New LWP 7597]
[New LWP 7596]
[New LWP 7595]
[New LWP 7594]
[New LWP 7593]
[New LWP 7523]
[New LWP 7522]
[New LWP 7501]
[New LWP 7499]
[New LWP 7498]
[New LWP 7497]
[Thread debugging using libthread_db enabled]
Using host libthread_db library "/usr/lib64/libthread_db.so.1".
0x00007fd5ce593659 in waitpid () from /usr/lib64/libc.so.6

Thread 16 (Thread 0x7fd5ca981700 (LWP 7497)):
#0  0x00007fd5ce5c3b43 in select () from /usr/lib64/libc.so.6
#1  0x0000000010157950 in NotifierThreadProc ()
#2  0x0000000002e60919 in create_head(void*) ()
#3  0x00007fd5cf3c4ea5 in start_thread () from /usr/lib64/libpthread.so.0
#4  0x00007fd5ce5ccb0d in clone () from /usr/lib64/libc.so.6

Thread 15 (Thread 0x7fd5c3601700 (LWP 7498)):
#0  0x00007fd5ce5939fd in nanosleep () from /usr/lib64/libc.so.6
#1  0x00007fd5ce593894 in sleep () from /usr/lib64/libc.so.6
#2  0x000000000c38337c in syiPeakMem(void*) ()
#3  0x0000000002e60919 in create_head(void*) ()
#4  0x00007fd5cf3c4ea5 in start_thread () from /usr/lib64/libpthread.so.0
#5  0x00007fd5ce5ccb0d in clone () from /usr/lib64/libc.so.6

Thread 14 (Thread 0x7fd5c2cff700 (LWP 7499)):
#0  0x00007fd5cf3cbe9d in nanosleep () from /usr/lib64/libpthread.so.0
#1  0x0000000003e94789 in rdaiLicRecheck(void*) ()
#2  0x0000000002e60919 in create_head(void*) ()
#3  0x00007fd5cf3c4ea5 in start_thread () from /usr/lib64/libpthread.so.0
#4  0x00007fd5ce5ccb0d in clone () from /usr/lib64/libc.so.6

Thread 13 (Thread 0x7fd5c11f1700 (LWP 7501)):
#0  0x00007fd5cf3cc3c1 in sigwait () from /usr/lib64/libpthread.so.0
#1  0x0000000002c2c3ed in ctrlCHandle(void*) ()
#2  0x0000000002e60919 in create_head(void*) ()
#3  0x00007fd5cf3c4ea5 in start_thread () from /usr/lib64/libpthread.so.0
#4  0x00007fd5ce5ccb0d in clone () from /usr/lib64/libc.so.6

Thread 12 (Thread 0x7fd5add19700 (LWP 7522)):
#0  0x00007fd5cf3c8a35 in pthread_cond_wait@@GLIBC_2.3.2 () from /usr/lib64/libpthread.so.0
#1  0x00007fd5d3a897d3 in QWaitCondition::wait(QMutex*, unsigned long) () from /acsnfs3/software/cadence-innovus152/tools/Qt/64bit/lib/libQtCore.so.4
#2  0x00007fd5d4767c88 in QFileInfoGatherer::run() () from /acsnfs3/software/cadence-innovus152/tools/Qt/64bit/lib/libQtGui.so.4
#3  0x00007fd5d3a88ffe in QThreadPrivate::start(void*) () from /acsnfs3/software/cadence-innovus152/tools/Qt/64bit/lib/libQtCore.so.4
#4  0x0000000002e60919 in create_head(void*) ()
#5  0x00007fd5cf3c4ea5 in start_thread () from /usr/lib64/libpthread.so.0
#6  0x00007fd5ce5ccb0d in clone () from /usr/lib64/libc.so.6

Thread 11 (Thread 0x7fd5ad518700 (LWP 7523)):
#0  0x00007fd5ce5c3b43 in select () from /usr/lib64/libc.so.6
#1  0x00007fd5d3bd69b6 in qt_safe_select(int, fd_set*, fd_set*, fd_set*, timeval const*) () from /acsnfs3/software/cadence-innovus152/tools/Qt/64bit/lib/libQtCore.so.4
#2  0x00007fd5d3bdae08 in QEventDispatcherUNIXPrivate::doSelect(QFlags<QEventLoop::ProcessEventsFlag>, timeval*) () from /acsnfs3/software/cadence-innovus152/tools/Qt/64bit/lib/libQtCore.so.4
#3  0x00007fd5d3bdb537 in QEventDispatcherUNIX::processEvents(QFlags<QEventLoop::ProcessEventsFlag>) () from /acsnfs3/software/cadence-innovus152/tools/Qt/64bit/lib/libQtCore.so.4
#4  0x00007fd5d3ba7382 in QEventLoop::processEvents(QFlags<QEventLoop::ProcessEventsFlag>) () from /acsnfs3/software/cadence-innovus152/tools/Qt/64bit/lib/libQtCore.so.4
#5  0x00007fd5d3ba76e4 in QEventLoop::exec(QFlags<QEventLoop::ProcessEventsFlag>) () from /acsnfs3/software/cadence-innovus152/tools/Qt/64bit/lib/libQtCore.so.4
#6  0x00007fd5d3a860cf in QThread::exec() () from /acsnfs3/software/cadence-innovus152/tools/Qt/64bit/lib/libQtCore.so.4
#7  0x00007fd5d3b82718 in QInotifyFileSystemWatcherEngine::run() () from /acsnfs3/software/cadence-innovus152/tools/Qt/64bit/lib/libQtCore.so.4
#8  0x00007fd5d3a88ffe in QThreadPrivate::start(void*) () from /acsnfs3/software/cadence-innovus152/tools/Qt/64bit/lib/libQtCore.so.4
#9  0x0000000002e60919 in create_head(void*) ()
#10 0x00007fd5cf3c4ea5 in start_thread () from /usr/lib64/libpthread.so.0
#11 0x00007fd5ce5ccb0d in clone () from /usr/lib64/libc.so.6

Thread 10 (Thread 0x7fd593a8e700 (LWP 7593)):
#0  0x00007fd5cf3c8a35 in pthread_cond_wait@@GLIBC_2.3.2 () from /usr/lib64/libpthread.so.0
#1  0x000000000fe4d40e in CRL::Threading::ThreadPoolBase::thread(unsigned int) ()
#2  0x000000000fe4d55f in CRL::Threading::ThreadPoolBase::thread(void*) ()
#3  0x0000000002e60919 in create_head(void*) ()
#4  0x00007fd5cf3c4ea5 in start_thread () from /usr/lib64/libpthread.so.0
#5  0x00007fd5ce5ccb0d in clone () from /usr/lib64/libc.so.6

Thread 9 (Thread 0x7fd59428f700 (LWP 7594)):
#0  0x00007fd5cf3c8a35 in pthread_cond_wait@@GLIBC_2.3.2 () from /usr/lib64/libpthread.so.0
#1  0x000000000fe4d40e in CRL::Threading::ThreadPoolBase::thread(unsigned int) ()
#2  0x000000000fe4d55f in CRL::Threading::ThreadPoolBase::thread(void*) ()
#3  0x0000000002e60919 in create_head(void*) ()
#4  0x00007fd5cf3c4ea5 in start_thread () from /usr/lib64/libpthread.so.0
#5  0x00007fd5ce5ccb0d in clone () from /usr/lib64/libc.so.6

Thread 8 (Thread 0x7fd594a90700 (LWP 7595)):
#0  0x00007fd5cf3c8a35 in pthread_cond_wait@@GLIBC_2.3.2 () from /usr/lib64/libpthread.so.0
#1  0x000000000fe4d40e in CRL::Threading::ThreadPoolBase::thread(unsigned int) ()
#2  0x000000000fe4d55f in CRL::Threading::ThreadPoolBase::thread(void*) ()
#3  0x0000000002e60919 in create_head(void*) ()
#4  0x00007fd5cf3c4ea5 in start_thread () from /usr/lib64/libpthread.so.0
#5  0x00007fd5ce5ccb0d in clone () from /usr/lib64/libc.so.6

Thread 7 (Thread 0x7fd595291700 (LWP 7596)):
#0  0x00007fd5cf3c8a35 in pthread_cond_wait@@GLIBC_2.3.2 () from /usr/lib64/libpthread.so.0
#1  0x000000000fe4d40e in CRL::Threading::ThreadPoolBase::thread(unsigned int) ()
#2  0x000000000fe4d55f in CRL::Threading::ThreadPoolBase::thread(void*) ()
#3  0x0000000002e60919 in create_head(void*) ()
#4  0x00007fd5cf3c4ea5 in start_thread () from /usr/lib64/libpthread.so.0
#5  0x00007fd5ce5ccb0d in clone () from /usr/lib64/libc.so.6

Thread 6 (Thread 0x7fd58e11d700 (LWP 7597)):
#0  0x00007fd5cf3c8a35 in pthread_cond_wait@@GLIBC_2.3.2 () from /usr/lib64/libpthread.so.0
#1  0x000000000fe4d40e in CRL::Threading::ThreadPoolBase::thread(unsigned int) ()
#2  0x000000000fe4d55f in CRL::Threading::ThreadPoolBase::thread(void*) ()
#3  0x0000000002e60919 in create_head(void*) ()
#4  0x00007fd5cf3c4ea5 in start_thread () from /usr/lib64/libpthread.so.0
#5  0x00007fd5ce5ccb0d in clone () from /usr/lib64/libc.so.6

Thread 5 (Thread 0x7fd58d91c700 (LWP 7598)):
#0  0x00007fd5cf3c8a35 in pthread_cond_wait@@GLIBC_2.3.2 () from /usr/lib64/libpthread.so.0
#1  0x000000000fe4d40e in CRL::Threading::ThreadPoolBase::thread(unsigned int) ()
#2  0x000000000fe4d55f in CRL::Threading::ThreadPoolBase::thread(void*) ()
#3  0x0000000002e60919 in create_head(void*) ()
#4  0x00007fd5cf3c4ea5 in start_thread () from /usr/lib64/libpthread.so.0
#5  0x00007fd5ce5ccb0d in clone () from /usr/lib64/libc.so.6

Thread 4 (Thread 0x7fd58d11b700 (LWP 7599)):
#0  0x00007fd5cf3c8a35 in pthread_cond_wait@@GLIBC_2.3.2 () from /usr/lib64/libpthread.so.0
#1  0x000000000fe4d40e in CRL::Threading::ThreadPoolBase::thread(unsigned int) ()
#2  0x000000000fe4d55f in CRL::Threading::ThreadPoolBase::thread(void*) ()
#3  0x0000000002e60919 in create_head(void*) ()
#4  0x00007fd5cf3c4ea5 in start_thread () from /usr/lib64/libpthread.so.0
#5  0x00007fd5ce5ccb0d in clone () from /usr/lib64/libc.so.6

Thread 3 (Thread 0x7fd58c91a700 (LWP 7600)):
#0  0x00007fd5cf3c8a35 in pthread_cond_wait@@GLIBC_2.3.2 () from /usr/lib64/libpthread.so.0
#1  0x000000000fe4d40e in CRL::Threading::ThreadPoolBase::thread(unsigned int) ()
#2  0x000000000fe4d55f in CRL::Threading::ThreadPoolBase::thread(void*) ()
#3  0x0000000002e60919 in create_head(void*) ()
#4  0x00007fd5cf3c4ea5 in start_thread () from /usr/lib64/libpthread.so.0
#5  0x00007fd5ce5ccb0d in clone () from /usr/lib64/libc.so.6

Thread 2 (Thread 0x7fd54f63c700 (LWP 8465)):
#0  0x00007fd5cf3c8a35 in pthread_cond_wait@@GLIBC_2.3.2 () from /usr/lib64/libpthread.so.0
#1  0x00000000074bbbf7 in npiThrdCostGradWR_wkrThrd(void*) ()
#2  0x0000000002e60919 in create_head(void*) ()
#3  0x00007fd5cf3c4ea5 in start_thread () from /usr/lib64/libpthread.so.0
#4  0x00007fd5ce5ccb0d in clone () from /usr/lib64/libc.so.6

Thread 1 (Thread 0x7fd5d739d2c0 (LWP 7420)):
#0  0x00007fd5ce593659 in waitpid () from /usr/lib64/libc.so.6
#1  0x00007fd5ce510f62 in do_system () from /usr/lib64/libc.so.6
#2  0x00007fd5ce511311 in system () from /usr/lib64/libc.so.6
#3  0x000000000c369fd9 in syStackTraceDump(_IO_FILE*, bool) ()
#4  0x000000000c36a34b in syStackTrace ()
#5  0x0000000002c2f3b5 in rdaiErrorHandler(int, siginfo*, void*) ()
#6  <signal handler called>
#7  0x0000000008185967 in peMain(char*) ()
#8  0x00000000082a123b in dcRCExtraction(char*) ()
#9  0x0000000003df57ce in ctesDelayCalculator::init(TADbContext*, taboolean) ()
#10 0x0000000003df59a9 in ctesDelayCalculator::ctesDelayCalculator(TADbContext*, taboolean, taboolean, void (*)(), taboolean) ()
#11 0x0000000003df5b90 in cteiUpdateDelaysCallbackInt(TADbContext*, taboolean, taboolean, taboolean) [clone .constprop.812] ()
#12 0x000000000e7704e9 in cpeUpdateDelaysCallback(void*, taboolean) ()
#13 0x000000000c526f45 in TAExtApi::updateDelays(TAAnalysisId*, taboolean, taboolean, taboolean, taboolean) [clone .clone.54] ()
#14 0x000000000c531f9e in TAExtApi::initializeTimingWindows(TADbContext*, taboolean, taboolean, taboolean, taboolean, taboolean) ()
#15 0x0000000009cf5a92 in esiTAInitializeTimingWindows(TADbContext*) ()
#16 0x0000000009d0945d in AaeSIFlow::process(TADbContext*) ()
#17 0x0000000009d09b7b in esiTWBaseSIPrepCallBackNew(void*, taboolean) ()
#18 0x000000000c526ecb in TAExtApi::updateDelays(TAAnalysisId*, taboolean, taboolean, taboolean, taboolean) [clone .clone.54] ()
#19 0x000000000c52d527 in TAExtApi::blockChar(TAAnalysisId*, TADbBoundary*, TADbContext*, tablockcharparams*) ()
#20 0x000000000d400429 in TaCmd_do_extract_model_proc(void*, Tcl_Interp*, int, char**, tcmCmd*) ()
#21 0x000000000dec9c25 in tcmBaseCmd::execute(Tcl_Interp*, int, char**) ()
#22 0x000000000deb3448 in tcmMgr::cmdParser(void*, Tcl_Interp*, int, char**) ()
#23 0x0000000010054edf in TclInvokeStringCommand ()
#24 0x0000000010055307 in TclNRRunCallbacks ()
#25 0x000000001005603b in TclEvalEx ()
#26 0x00000000100563a6 in Tcl_EvalEx ()
#27 0x0000000010056430 in TclNREvalObjEx ()
#28 0x000000001010b4e7 in TclNREvalFile ()
#29 0x0000000010072f7f in TclNRSourceObjCmd ()
#30 0x0000000010055307 in TclNRRunCallbacks ()
#31 0x00000000100f00dc in Tcl_RecordAndEvalObj ()
#32 0x00000000100f02f6 in Tcl_RecordAndEval ()
#33 0x0000000002cf81a6 in rdaEditCmdLineEnd(char*) ()
#34 0x0000000009f66a57 in seConsole::sesMode::DoExecute(std::string const&, void*) ()
#35 0x000000000a8e9eae in Redline::EmacsMode::AcceptLine() ()
#36 0x000000000a8f35d1 in Redline::ModeCommand<Redline::EmacsMode>::CommandFnNoKeys(boost::function<void (Redline::EmacsMode&)> const&, Redline::Editor&) ()
#37 0x000000000a90198b in boost::detail::function::void_function_obj_invoker2<boost::_bi::bind_t<boost::_bi::unspecified, boost::function<void (Redline::Editor&)>, boost::_bi::list1<boost::arg<1> > >, void, Redline::Editor&, Redline::KeyCombination const&>::invoke(boost::detail::function::function_buffer&, Redline::Editor&, Redline::KeyCombination const&) ()
#38 0x000000000a90057c in Redline::Command::Run(Redline::Editor&, Redline::KeyCombination const&) const ()
#39 0x000000000a8e9605 in Redline::Editor::Internals::Run(bool) ()
#40 0x0000000010156ccf in FileHandlerEventProc ()
#41 0x0000000010116f3f in Tcl_ServiceEvent ()
#42 0x00000000101172ab in Tcl_DoOneEvent ()
#43 0x00007fd5d556de2f in TqEventDispatcher::processEvents(QFlags<QEventLoop::ProcessEventsFlag>) () from /acsnfs3/software/cadence-innovus152/tools/lib/64bit/libtq.so
#44 0x00007fd5d3ba7382 in QEventLoop::processEvents(QFlags<QEventLoop::ProcessEventsFlag>) () from /acsnfs3/software/cadence-innovus152/tools/Qt/64bit/lib/libQtCore.so.4
#45 0x00007fd5d3ba76e4 in QEventLoop::exec(QFlags<QEventLoop::ProcessEventsFlag>) () from /acsnfs3/software/cadence-innovus152/tools/Qt/64bit/lib/libQtCore.so.4
#46 0x00007fd5d3bad2ab in QCoreApplication::exec() () from /acsnfs3/software/cadence-innovus152/tools/Qt/64bit/lib/libQtCore.so.4
#47 0x00007fd5d557087f in TqApplication::exec() () from /acsnfs3/software/cadence-innovus152/tools/lib/64bit/libtq.so
#48 0x0000000002cde0f9 in edi_app_init(Tcl_Interp*) ()
#49 0x0000000010111be1 in Tcl_MainEx ()
#50 0x00000000029b3d66 in main ()
A debugging session is active.

	Inferior 1 [process 7420] will be detached.

Quit anyway? (y or n) [answered Y; input not from terminal]
[Inferior 1 (process 7420) detached]
