# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../yildirim_mikrotek.srcs/sources_1/new" \
"../../../../yildirim_mikrotek.srcs/sources_1/new/enyuksek_sol_bit28.v" \
"../../../../yildirim_mikrotek.srcs/sources_1/new/enyuksek_sol_bit48.v" \
"../../../../yildirim_mikrotek.srcs/sources_1/new/kayan_nokta_birimi.v" \
"../../../../yildirim_mikrotek.srcs/sources_1/new/kayan_nokta_carpma_birimi.v" \
"../../../../yildirim_mikrotek.srcs/sources_1/new/kayan_nokta_hizalama_birimi.v" \
"../../../../yildirim_mikrotek.srcs/sources_1/new/kayan_nokta_toplama_cikarma_birimi.v" \
"../../../../yildirim_mikrotek.srcs/sources_1/new/kayan_nokta_yuvarlama.v" \
"../../../../yildirim_mikrotek.srcs/sim_1/new/tb_kayan_nokta_birimi.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
