Vscode ä¸­å€ŸåŠ© [Verilog_testbench](https://marketplace.visualstudio.com/items?itemName=Truecrab.verilog-testbench-instance) ç”Ÿæˆ testbench:
1. åœ¨éœ€è¦ç”Ÿæˆ testbench çš„æ¨¡å—ä¸­æŒ‰ä¸‹ ctrl + shift + pï¼Œé€‰æ‹© testbench æŒ‡ä»¤
2. æ§åˆ¶å°è¾“å‡ºç”Ÿæˆçš„ testbench

> ğŸ‘¿ éœ€è¦æ³¨æ„çš„æ˜¯ï¼Œè¯¥æ’ä»¶åœ¨ unix ç¯å¢ƒä¸‹å¯èƒ½å­˜åœ¨è·¯å¾„é—®é¢˜ï¼Œå¯ç›´æ¥ä¿®æ”¹åŸ python ä»£ç è§£å†³ã€‚

Example

> åˆ†é¢‘å™¨ testbench ç¤ºä¾‹ä»£ç 

```verilog
//~ `New testbench
`timescale 1ns / 1ps

module freq_div_tb;

  // frequency_divider Parameters
  parameter PERIOD = 50;  // 50 ns period clock (20 MHz)


  // freq_div Inputs
  reg  clk = 0;
  reg  rst_n = 0;

  // frequency_divider Outputs
  wire out8;
  wire out16;
  wire out256;

  /*iverilog */
  initial begin
    $dumpfile("freq_div.vcd");  //ç”Ÿæˆçš„vcdæ–‡ä»¶åç§°
    $dumpvars(0, freq_div_tb);  //tbæ¨¡å—åç§°
  end
  /*iverilog */

  initial begin
    // 
    forever #(PERIOD / 2) clk = ~clk;
  end

  initial begin
    #(PERIOD * 2) rst_n = 1;
  end

  freq_div u_freq_div (
      .clk  (clk),
      .rst_n(rst_n),

      .out2  (out2),
      .out8  (out8),
      .out16 (out16),
      .out256(out256)
  );

  initial begin
    #10000 $finish;
  end

endmodule

```