static void __init at91sam9261_register_clocks(void)\r\n{\r\nint i;\r\nfor (i = 0; i < ARRAY_SIZE(periph_clocks); i++)\r\nclk_register(periph_clocks[i]);\r\nclkdev_add_table(periph_clocks_lookups,\r\nARRAY_SIZE(periph_clocks_lookups));\r\nclkdev_add_table(usart_clocks_lookups,\r\nARRAY_SIZE(usart_clocks_lookups));\r\nclk_register(&pck0);\r\nclk_register(&pck1);\r\nclk_register(&pck2);\r\nclk_register(&pck3);\r\nclk_register(&hck0);\r\nclk_register(&hck1);\r\n}\r\nstatic void __init at91sam9261_map_io(void)\r\n{\r\nif (cpu_is_at91sam9g10())\r\nat91_init_sram(0, AT91SAM9G10_SRAM_BASE, AT91SAM9G10_SRAM_SIZE);\r\nelse\r\nat91_init_sram(0, AT91SAM9261_SRAM_BASE, AT91SAM9261_SRAM_SIZE);\r\n}\r\nstatic void __init at91sam9261_ioremap_registers(void)\r\n{\r\nat91_ioremap_shdwc(AT91SAM9261_BASE_SHDWC);\r\nat91_ioremap_rstc(AT91SAM9261_BASE_RSTC);\r\nat91_ioremap_ramc(0, AT91SAM9261_BASE_SDRAMC, 512);\r\nat91sam926x_ioremap_pit(AT91SAM9261_BASE_PIT);\r\nat91sam9_ioremap_smc(0, AT91SAM9261_BASE_SMC);\r\nat91_ioremap_matrix(AT91SAM9261_BASE_MATRIX);\r\nat91_pm_set_standby(at91sam9_sdram_standby);\r\n}\r\nstatic void __init at91sam9261_initialize(void)\r\n{\r\narm_pm_idle = at91sam9_idle;\r\narm_pm_restart = at91sam9_alt_restart;\r\nat91_sysirq_mask_rtt(AT91SAM9261_BASE_RTT);\r\nat91_gpio_init(at91sam9261_gpio, 3);\r\n}
