;
; File Name: cyfitteriar.inc
; 
; PSoC Creator  4.2
;
; Description:
; 
;
;-------------------------------------------------------------------------------
; Copyright (c) 2007-2018 Cypress Semiconductor.  All rights reserved.
; You may use this file only in accordance with the license, terms, conditions, 
; disclaimers, and limitations in the end user license agreement accompanying 
; the software package with which this file was provided.
;-------------------------------------------------------------------------------

#ifndef INCLUDED_CYFITTERIAR_INC
#define INCLUDED_CYFITTERIAR_INC
    INCLUDE cydeviceiar.inc
    INCLUDE cydeviceiar_trm.inc

/* Rx */
Rx__0__INTTYPE EQU CYREG_PICU12_INTTYPE6
Rx__0__MASK EQU 0x40
Rx__0__PC EQU CYREG_PRT12_PC6
Rx__0__PORT EQU 12
Rx__0__SHIFT EQU 6
Rx__AG EQU CYREG_PRT12_AG
Rx__BIE EQU CYREG_PRT12_BIE
Rx__BIT_MASK EQU CYREG_PRT12_BIT_MASK
Rx__BYP EQU CYREG_PRT12_BYP
Rx__DM0 EQU CYREG_PRT12_DM0
Rx__DM1 EQU CYREG_PRT12_DM1
Rx__DM2 EQU CYREG_PRT12_DM2
Rx__DR EQU CYREG_PRT12_DR
Rx__INP_DIS EQU CYREG_PRT12_INP_DIS
Rx__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
Rx__MASK EQU 0x40
Rx__PORT EQU 12
Rx__PRT EQU CYREG_PRT12_PRT
Rx__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
Rx__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
Rx__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
Rx__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
Rx__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
Rx__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
Rx__PS EQU CYREG_PRT12_PS
Rx__SHIFT EQU 6
Rx__SIO_CFG EQU CYREG_PRT12_SIO_CFG
Rx__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
Rx__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
Rx__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
Rx__SLW EQU CYREG_PRT12_SLW

/* Tx */
Tx__0__INTTYPE EQU CYREG_PICU12_INTTYPE7
Tx__0__MASK EQU 0x80
Tx__0__PC EQU CYREG_PRT12_PC7
Tx__0__PORT EQU 12
Tx__0__SHIFT EQU 7
Tx__AG EQU CYREG_PRT12_AG
Tx__BIE EQU CYREG_PRT12_BIE
Tx__BIT_MASK EQU CYREG_PRT12_BIT_MASK
Tx__BYP EQU CYREG_PRT12_BYP
Tx__DM0 EQU CYREG_PRT12_DM0
Tx__DM1 EQU CYREG_PRT12_DM1
Tx__DM2 EQU CYREG_PRT12_DM2
Tx__DR EQU CYREG_PRT12_DR
Tx__INP_DIS EQU CYREG_PRT12_INP_DIS
Tx__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
Tx__MASK EQU 0x80
Tx__PORT EQU 12
Tx__PRT EQU CYREG_PRT12_PRT
Tx__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
Tx__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
Tx__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
Tx__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
Tx__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
Tx__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
Tx__PS EQU CYREG_PRT12_PS
Tx__SHIFT EQU 7
Tx__SIO_CFG EQU CYREG_PRT12_SIO_CFG
Tx__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
Tx__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
Tx__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
Tx__SLW EQU CYREG_PRT12_SLW

/* UART */
UART_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB10_11_ACTL
UART_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB10_11_CTL
UART_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB10_11_CTL
UART_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB10_11_CTL
UART_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB10_11_CTL
UART_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB10_11_MSK
UART_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB10_11_MSK
UART_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB10_11_MSK
UART_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB10_11_MSK
UART_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB10_ACTL
UART_BUART_sRX_RxBitCounter__CONTROL_REG EQU CYREG_B1_UDB10_CTL
UART_BUART_sRX_RxBitCounter__CONTROL_ST_REG EQU CYREG_B1_UDB10_ST_CTL
UART_BUART_sRX_RxBitCounter__COUNT_REG EQU CYREG_B1_UDB10_CTL
UART_BUART_sRX_RxBitCounter__COUNT_ST_REG EQU CYREG_B1_UDB10_ST_CTL
UART_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB10_MSK_ACTL
UART_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB10_MSK_ACTL
UART_BUART_sRX_RxBitCounter__PERIOD_REG EQU CYREG_B1_UDB10_MSK
UART_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB10_11_ACTL
UART_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG EQU CYREG_B1_UDB10_11_ST
UART_BUART_sRX_RxBitCounter_ST__MASK_REG EQU CYREG_B1_UDB10_MSK
UART_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG EQU CYREG_B1_UDB10_MSK_ACTL
UART_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG EQU CYREG_B1_UDB10_MSK_ACTL
UART_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB10_ACTL
UART_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG EQU CYREG_B1_UDB10_ST_CTL
UART_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG EQU CYREG_B1_UDB10_ST_CTL
UART_BUART_sRX_RxBitCounter_ST__STATUS_REG EQU CYREG_B1_UDB10_ST
UART_BUART_sRX_RxShifter_u0__16BIT_A0_REG EQU CYREG_B1_UDB09_10_A0
UART_BUART_sRX_RxShifter_u0__16BIT_A1_REG EQU CYREG_B1_UDB09_10_A1
UART_BUART_sRX_RxShifter_u0__16BIT_D0_REG EQU CYREG_B1_UDB09_10_D0
UART_BUART_sRX_RxShifter_u0__16BIT_D1_REG EQU CYREG_B1_UDB09_10_D1
UART_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB09_10_ACTL
UART_BUART_sRX_RxShifter_u0__16BIT_F0_REG EQU CYREG_B1_UDB09_10_F0
UART_BUART_sRX_RxShifter_u0__16BIT_F1_REG EQU CYREG_B1_UDB09_10_F1
UART_BUART_sRX_RxShifter_u0__A0_A1_REG EQU CYREG_B1_UDB09_A0_A1
UART_BUART_sRX_RxShifter_u0__A0_REG EQU CYREG_B1_UDB09_A0
UART_BUART_sRX_RxShifter_u0__A1_REG EQU CYREG_B1_UDB09_A1
UART_BUART_sRX_RxShifter_u0__D0_D1_REG EQU CYREG_B1_UDB09_D0_D1
UART_BUART_sRX_RxShifter_u0__D0_REG EQU CYREG_B1_UDB09_D0
UART_BUART_sRX_RxShifter_u0__D1_REG EQU CYREG_B1_UDB09_D1
UART_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB09_ACTL
UART_BUART_sRX_RxShifter_u0__F0_F1_REG EQU CYREG_B1_UDB09_F0_F1
UART_BUART_sRX_RxShifter_u0__F0_REG EQU CYREG_B1_UDB09_F0
UART_BUART_sRX_RxShifter_u0__F1_REG EQU CYREG_B1_UDB09_F1
UART_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB09_10_ACTL
UART_BUART_sRX_RxSts__16BIT_STATUS_REG EQU CYREG_B1_UDB09_10_ST
UART_BUART_sRX_RxSts__3__MASK EQU 0x08
UART_BUART_sRX_RxSts__3__POS EQU 3
UART_BUART_sRX_RxSts__4__MASK EQU 0x10
UART_BUART_sRX_RxSts__4__POS EQU 4
UART_BUART_sRX_RxSts__5__MASK EQU 0x20
UART_BUART_sRX_RxSts__5__POS EQU 5
UART_BUART_sRX_RxSts__MASK EQU 0x38
UART_BUART_sRX_RxSts__MASK_REG EQU CYREG_B1_UDB09_MSK
UART_BUART_sRX_RxSts__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB09_ACTL
UART_BUART_sRX_RxSts__STATUS_REG EQU CYREG_B1_UDB09_ST
UART_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG EQU CYREG_B1_UDB11_A0_A1
UART_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG EQU CYREG_B1_UDB11_A0
UART_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG EQU CYREG_B1_UDB11_A1
UART_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG EQU CYREG_B1_UDB11_D0_D1
UART_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG EQU CYREG_B1_UDB11_D0
UART_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG EQU CYREG_B1_UDB11_D1
UART_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG EQU CYREG_B1_UDB11_ACTL
UART_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG EQU CYREG_B1_UDB11_F0_F1
UART_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG EQU CYREG_B1_UDB11_F0
UART_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG EQU CYREG_B1_UDB11_F1
UART_BUART_sTX_sCLOCK_TxBitClkGen__MSK_DP_AUX_CTL_REG EQU CYREG_B1_UDB11_MSK_ACTL
UART_BUART_sTX_sCLOCK_TxBitClkGen__PER_DP_AUX_CTL_REG EQU CYREG_B1_UDB11_MSK_ACTL
UART_BUART_sTX_TxShifter_u0__16BIT_A0_REG EQU CYREG_B1_UDB08_09_A0
UART_BUART_sTX_TxShifter_u0__16BIT_A1_REG EQU CYREG_B1_UDB08_09_A1
UART_BUART_sTX_TxShifter_u0__16BIT_D0_REG EQU CYREG_B1_UDB08_09_D0
UART_BUART_sTX_TxShifter_u0__16BIT_D1_REG EQU CYREG_B1_UDB08_09_D1
UART_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB08_09_ACTL
UART_BUART_sTX_TxShifter_u0__16BIT_F0_REG EQU CYREG_B1_UDB08_09_F0
UART_BUART_sTX_TxShifter_u0__16BIT_F1_REG EQU CYREG_B1_UDB08_09_F1
UART_BUART_sTX_TxShifter_u0__A0_A1_REG EQU CYREG_B1_UDB08_A0_A1
UART_BUART_sTX_TxShifter_u0__A0_REG EQU CYREG_B1_UDB08_A0
UART_BUART_sTX_TxShifter_u0__A1_REG EQU CYREG_B1_UDB08_A1
UART_BUART_sTX_TxShifter_u0__D0_D1_REG EQU CYREG_B1_UDB08_D0_D1
UART_BUART_sTX_TxShifter_u0__D0_REG EQU CYREG_B1_UDB08_D0
UART_BUART_sTX_TxShifter_u0__D1_REG EQU CYREG_B1_UDB08_D1
UART_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB08_ACTL
UART_BUART_sTX_TxShifter_u0__F0_F1_REG EQU CYREG_B1_UDB08_F0_F1
UART_BUART_sTX_TxShifter_u0__F0_REG EQU CYREG_B1_UDB08_F0
UART_BUART_sTX_TxShifter_u0__F1_REG EQU CYREG_B1_UDB08_F1
UART_BUART_sTX_TxSts__0__MASK EQU 0x01
UART_BUART_sTX_TxSts__0__POS EQU 0
UART_BUART_sTX_TxSts__1__MASK EQU 0x02
UART_BUART_sTX_TxSts__1__POS EQU 1
UART_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB08_09_ACTL
UART_BUART_sTX_TxSts__16BIT_STATUS_REG EQU CYREG_B1_UDB08_09_ST
UART_BUART_sTX_TxSts__2__MASK EQU 0x04
UART_BUART_sTX_TxSts__2__POS EQU 2
UART_BUART_sTX_TxSts__3__MASK EQU 0x08
UART_BUART_sTX_TxSts__3__POS EQU 3
UART_BUART_sTX_TxSts__MASK EQU 0x0F
UART_BUART_sTX_TxSts__MASK_REG EQU CYREG_B1_UDB08_MSK
UART_BUART_sTX_TxSts__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB08_ACTL
UART_BUART_sTX_TxSts__STATUS_REG EQU CYREG_B1_UDB08_ST
UART_IntClock__CFG0 EQU CYREG_CLKDIST_DCFG1_CFG0
UART_IntClock__CFG1 EQU CYREG_CLKDIST_DCFG1_CFG1
UART_IntClock__CFG2 EQU CYREG_CLKDIST_DCFG1_CFG2
UART_IntClock__CFG2_SRC_SEL_MASK EQU 0x07
UART_IntClock__INDEX EQU 0x01
UART_IntClock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
UART_IntClock__PM_ACT_MSK EQU 0x02
UART_IntClock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
UART_IntClock__PM_STBY_MSK EQU 0x02

/* DMA_A */
DMA_A__DRQ_CTL EQU CYREG_IDMUX_DRQ_CTL0
DMA_A__DRQ_NUMBER EQU 0
DMA_A__NUMBEROF_TDS EQU 0
DMA_A__PRIORITY EQU 2
DMA_A__TERMIN_EN EQU 0
DMA_A__TERMIN_SEL EQU 0
DMA_A__TERMOUT0_EN EQU 1
DMA_A__TERMOUT0_SEL EQU 0
DMA_A__TERMOUT1_EN EQU 0
DMA_A__TERMOUT1_SEL EQU 0

/* DMA_B */
DMA_B__DRQ_CTL EQU CYREG_IDMUX_DRQ_CTL0
DMA_B__DRQ_NUMBER EQU 1
DMA_B__NUMBEROF_TDS EQU 0
DMA_B__PRIORITY EQU 2
DMA_B__TERMIN_EN EQU 0
DMA_B__TERMIN_SEL EQU 0
DMA_B__TERMOUT0_EN EQU 1
DMA_B__TERMOUT0_SEL EQU 1
DMA_B__TERMOUT1_EN EQU 0
DMA_B__TERMOUT1_SEL EQU 0

/* ISR_A */
ISR_A__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
ISR_A__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
ISR_A__INTC_MASK EQU 0x01
ISR_A__INTC_NUMBER EQU 0
ISR_A__INTC_PRIOR_NUM EQU 7
ISR_A__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_0
ISR_A__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
ISR_A__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* ISR_B */
ISR_B__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
ISR_B__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
ISR_B__INTC_MASK EQU 0x02
ISR_B__INTC_NUMBER EQU 1
ISR_B__INTC_PRIOR_NUM EQU 7
ISR_B__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_1
ISR_B__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
ISR_B__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* Comp_A */
Comp_A_ctComp__CLK EQU CYREG_CMP0_CLK
Comp_A_ctComp__CMP_MASK EQU 0x01
Comp_A_ctComp__CMP_NUMBER EQU 0
Comp_A_ctComp__CR EQU CYREG_CMP0_CR
Comp_A_ctComp__LUT__CR EQU CYREG_LUT0_CR
Comp_A_ctComp__LUT__MSK EQU CYREG_LUT_MSK
Comp_A_ctComp__LUT__MSK_MASK EQU 0x01
Comp_A_ctComp__LUT__MSK_SHIFT EQU 0
Comp_A_ctComp__LUT__MX EQU CYREG_LUT0_MX
Comp_A_ctComp__LUT__SR EQU CYREG_LUT_SR
Comp_A_ctComp__LUT__SR_MASK EQU 0x01
Comp_A_ctComp__LUT__SR_SHIFT EQU 0
Comp_A_ctComp__PM_ACT_CFG EQU CYREG_PM_ACT_CFG7
Comp_A_ctComp__PM_ACT_MSK EQU 0x01
Comp_A_ctComp__PM_STBY_CFG EQU CYREG_PM_STBY_CFG7
Comp_A_ctComp__PM_STBY_MSK EQU 0x01
Comp_A_ctComp__SW0 EQU CYREG_CMP0_SW0
Comp_A_ctComp__SW2 EQU CYREG_CMP0_SW2
Comp_A_ctComp__SW3 EQU CYREG_CMP0_SW3
Comp_A_ctComp__SW4 EQU CYREG_CMP0_SW4
Comp_A_ctComp__SW6 EQU CYREG_CMP0_SW6
Comp_A_ctComp__TR0 EQU CYREG_CMP0_TR0
Comp_A_ctComp__TR1 EQU CYREG_CMP0_TR1
Comp_A_ctComp__TRIM__TR0 EQU CYREG_FLSHID_MFG_CFG_CMP0_TR0
Comp_A_ctComp__TRIM__TR0_HS EQU CYREG_FLSHID_CUST_TABLES_CMP0_TR0_HS
Comp_A_ctComp__TRIM__TR1 EQU CYREG_FLSHID_MFG_CFG_CMP0_TR1
Comp_A_ctComp__TRIM__TR1_HS EQU CYREG_FLSHID_CUST_TABLES_CMP0_TR1_HS
Comp_A_ctComp__WRK EQU CYREG_CMP_WRK
Comp_A_ctComp__WRK_MASK EQU 0x01
Comp_A_ctComp__WRK_SHIFT EQU 0

/* Comp_B */
Comp_B_ctComp__CLK EQU CYREG_CMP1_CLK
Comp_B_ctComp__CMP_MASK EQU 0x02
Comp_B_ctComp__CMP_NUMBER EQU 1
Comp_B_ctComp__CR EQU CYREG_CMP1_CR
Comp_B_ctComp__LUT__CR EQU CYREG_LUT1_CR
Comp_B_ctComp__LUT__MSK EQU CYREG_LUT_MSK
Comp_B_ctComp__LUT__MSK_MASK EQU 0x02
Comp_B_ctComp__LUT__MSK_SHIFT EQU 1
Comp_B_ctComp__LUT__MX EQU CYREG_LUT1_MX
Comp_B_ctComp__LUT__SR EQU CYREG_LUT_SR
Comp_B_ctComp__LUT__SR_MASK EQU 0x02
Comp_B_ctComp__LUT__SR_SHIFT EQU 1
Comp_B_ctComp__PM_ACT_CFG EQU CYREG_PM_ACT_CFG7
Comp_B_ctComp__PM_ACT_MSK EQU 0x02
Comp_B_ctComp__PM_STBY_CFG EQU CYREG_PM_STBY_CFG7
Comp_B_ctComp__PM_STBY_MSK EQU 0x02
Comp_B_ctComp__SW0 EQU CYREG_CMP1_SW0
Comp_B_ctComp__SW2 EQU CYREG_CMP1_SW2
Comp_B_ctComp__SW3 EQU CYREG_CMP1_SW3
Comp_B_ctComp__SW4 EQU CYREG_CMP1_SW4
Comp_B_ctComp__SW6 EQU CYREG_CMP1_SW6
Comp_B_ctComp__TR0 EQU CYREG_CMP1_TR0
Comp_B_ctComp__TR1 EQU CYREG_CMP1_TR1
Comp_B_ctComp__TRIM__TR0 EQU CYREG_FLSHID_MFG_CFG_CMP1_TR0
Comp_B_ctComp__TRIM__TR0_HS EQU CYREG_FLSHID_CUST_TABLES_CMP1_TR0_HS
Comp_B_ctComp__TRIM__TR1 EQU CYREG_FLSHID_MFG_CFG_CMP1_TR1
Comp_B_ctComp__TRIM__TR1_HS EQU CYREG_FLSHID_CUST_TABLES_CMP1_TR1_HS
Comp_B_ctComp__WRK EQU CYREG_CMP_WRK
Comp_B_ctComp__WRK_MASK EQU 0x02
Comp_B_ctComp__WRK_SHIFT EQU 1

/* Clock_1 */
Clock_1__CFG0 EQU CYREG_CLKDIST_DCFG0_CFG0
Clock_1__CFG1 EQU CYREG_CLKDIST_DCFG0_CFG1
Clock_1__CFG2 EQU CYREG_CLKDIST_DCFG0_CFG2
Clock_1__CFG2_SRC_SEL_MASK EQU 0x07
Clock_1__INDEX EQU 0x00
Clock_1__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
Clock_1__PM_ACT_MSK EQU 0x01
Clock_1__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
Clock_1__PM_STBY_MSK EQU 0x01

/* Clock_In */
Clock_In__CFG0 EQU CYREG_CLKDIST_DCFG2_CFG0
Clock_In__CFG1 EQU CYREG_CLKDIST_DCFG2_CFG1
Clock_In__CFG2 EQU CYREG_CLKDIST_DCFG2_CFG2
Clock_In__CFG2_SRC_SEL_MASK EQU 0x07
Clock_In__INDEX EQU 0x02
Clock_In__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
Clock_In__PM_ACT_MSK EQU 0x04
Clock_In__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
Clock_In__PM_STBY_MSK EQU 0x04

/* ADC_SAR_A */
ADC_SAR_A_ADC_SAR__CLK EQU CYREG_SAR0_CLK
ADC_SAR_A_ADC_SAR__CSR0 EQU CYREG_SAR0_CSR0
ADC_SAR_A_ADC_SAR__CSR1 EQU CYREG_SAR0_CSR1
ADC_SAR_A_ADC_SAR__CSR2 EQU CYREG_SAR0_CSR2
ADC_SAR_A_ADC_SAR__CSR3 EQU CYREG_SAR0_CSR3
ADC_SAR_A_ADC_SAR__CSR4 EQU CYREG_SAR0_CSR4
ADC_SAR_A_ADC_SAR__CSR5 EQU CYREG_SAR0_CSR5
ADC_SAR_A_ADC_SAR__CSR6 EQU CYREG_SAR0_CSR6
ADC_SAR_A_ADC_SAR__PM_ACT_CFG EQU CYREG_PM_ACT_CFG11
ADC_SAR_A_ADC_SAR__PM_ACT_MSK EQU 0x01
ADC_SAR_A_ADC_SAR__PM_STBY_CFG EQU CYREG_PM_STBY_CFG11
ADC_SAR_A_ADC_SAR__PM_STBY_MSK EQU 0x01
ADC_SAR_A_ADC_SAR__SW0 EQU CYREG_SAR0_SW0
ADC_SAR_A_ADC_SAR__SW2 EQU CYREG_SAR0_SW2
ADC_SAR_A_ADC_SAR__SW3 EQU CYREG_SAR0_SW3
ADC_SAR_A_ADC_SAR__SW4 EQU CYREG_SAR0_SW4
ADC_SAR_A_ADC_SAR__SW6 EQU CYREG_SAR0_SW6
ADC_SAR_A_ADC_SAR__TR0 EQU CYREG_SAR0_TR0
ADC_SAR_A_ADC_SAR__WRK0 EQU CYREG_SAR0_WRK0
ADC_SAR_A_ADC_SAR__WRK1 EQU CYREG_SAR0_WRK1
ADC_SAR_A_Bypass__0__INTTYPE EQU CYREG_PICU0_INTTYPE4
ADC_SAR_A_Bypass__0__MASK EQU 0x10
ADC_SAR_A_Bypass__0__PC EQU CYREG_PRT0_PC4
ADC_SAR_A_Bypass__0__PORT EQU 0
ADC_SAR_A_Bypass__0__SHIFT EQU 4
ADC_SAR_A_Bypass__AG EQU CYREG_PRT0_AG
ADC_SAR_A_Bypass__AMUX EQU CYREG_PRT0_AMUX
ADC_SAR_A_Bypass__BIE EQU CYREG_PRT0_BIE
ADC_SAR_A_Bypass__BIT_MASK EQU CYREG_PRT0_BIT_MASK
ADC_SAR_A_Bypass__BYP EQU CYREG_PRT0_BYP
ADC_SAR_A_Bypass__CTL EQU CYREG_PRT0_CTL
ADC_SAR_A_Bypass__DM0 EQU CYREG_PRT0_DM0
ADC_SAR_A_Bypass__DM1 EQU CYREG_PRT0_DM1
ADC_SAR_A_Bypass__DM2 EQU CYREG_PRT0_DM2
ADC_SAR_A_Bypass__DR EQU CYREG_PRT0_DR
ADC_SAR_A_Bypass__INP_DIS EQU CYREG_PRT0_INP_DIS
ADC_SAR_A_Bypass__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
ADC_SAR_A_Bypass__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
ADC_SAR_A_Bypass__LCD_EN EQU CYREG_PRT0_LCD_EN
ADC_SAR_A_Bypass__MASK EQU 0x10
ADC_SAR_A_Bypass__PORT EQU 0
ADC_SAR_A_Bypass__PRT EQU CYREG_PRT0_PRT
ADC_SAR_A_Bypass__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
ADC_SAR_A_Bypass__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
ADC_SAR_A_Bypass__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
ADC_SAR_A_Bypass__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
ADC_SAR_A_Bypass__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
ADC_SAR_A_Bypass__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
ADC_SAR_A_Bypass__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
ADC_SAR_A_Bypass__PS EQU CYREG_PRT0_PS
ADC_SAR_A_Bypass__SHIFT EQU 4
ADC_SAR_A_Bypass__SLW EQU CYREG_PRT0_SLW
ADC_SAR_A_IRQ__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
ADC_SAR_A_IRQ__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
ADC_SAR_A_IRQ__INTC_MASK EQU 0x08
ADC_SAR_A_IRQ__INTC_NUMBER EQU 3
ADC_SAR_A_IRQ__INTC_PRIOR_NUM EQU 7
ADC_SAR_A_IRQ__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_3
ADC_SAR_A_IRQ__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
ADC_SAR_A_IRQ__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0
ADC_SAR_A_theACLK__CFG0 EQU CYREG_CLKDIST_ACFG1_CFG0
ADC_SAR_A_theACLK__CFG1 EQU CYREG_CLKDIST_ACFG1_CFG1
ADC_SAR_A_theACLK__CFG2 EQU CYREG_CLKDIST_ACFG1_CFG2
ADC_SAR_A_theACLK__CFG2_SRC_SEL_MASK EQU 0x07
ADC_SAR_A_theACLK__CFG3 EQU CYREG_CLKDIST_ACFG1_CFG3
ADC_SAR_A_theACLK__CFG3_PHASE_DLY_MASK EQU 0x0F
ADC_SAR_A_theACLK__INDEX EQU 0x01
ADC_SAR_A_theACLK__PM_ACT_CFG EQU CYREG_PM_ACT_CFG1
ADC_SAR_A_theACLK__PM_ACT_MSK EQU 0x02
ADC_SAR_A_theACLK__PM_STBY_CFG EQU CYREG_PM_STBY_CFG1
ADC_SAR_A_theACLK__PM_STBY_MSK EQU 0x02

/* ADC_SAR_B */
ADC_SAR_B_ADC_SAR__CLK EQU CYREG_SAR1_CLK
ADC_SAR_B_ADC_SAR__CSR0 EQU CYREG_SAR1_CSR0
ADC_SAR_B_ADC_SAR__CSR1 EQU CYREG_SAR1_CSR1
ADC_SAR_B_ADC_SAR__CSR2 EQU CYREG_SAR1_CSR2
ADC_SAR_B_ADC_SAR__CSR3 EQU CYREG_SAR1_CSR3
ADC_SAR_B_ADC_SAR__CSR4 EQU CYREG_SAR1_CSR4
ADC_SAR_B_ADC_SAR__CSR5 EQU CYREG_SAR1_CSR5
ADC_SAR_B_ADC_SAR__CSR6 EQU CYREG_SAR1_CSR6
ADC_SAR_B_ADC_SAR__PM_ACT_CFG EQU CYREG_PM_ACT_CFG11
ADC_SAR_B_ADC_SAR__PM_ACT_MSK EQU 0x02
ADC_SAR_B_ADC_SAR__PM_STBY_CFG EQU CYREG_PM_STBY_CFG11
ADC_SAR_B_ADC_SAR__PM_STBY_MSK EQU 0x02
ADC_SAR_B_ADC_SAR__SW0 EQU CYREG_SAR1_SW0
ADC_SAR_B_ADC_SAR__SW2 EQU CYREG_SAR1_SW2
ADC_SAR_B_ADC_SAR__SW3 EQU CYREG_SAR1_SW3
ADC_SAR_B_ADC_SAR__SW4 EQU CYREG_SAR1_SW4
ADC_SAR_B_ADC_SAR__SW6 EQU CYREG_SAR1_SW6
ADC_SAR_B_ADC_SAR__TR0 EQU CYREG_SAR1_TR0
ADC_SAR_B_ADC_SAR__WRK0 EQU CYREG_SAR1_WRK0
ADC_SAR_B_ADC_SAR__WRK1 EQU CYREG_SAR1_WRK1
ADC_SAR_B_Bypass__0__INTTYPE EQU CYREG_PICU0_INTTYPE2
ADC_SAR_B_Bypass__0__MASK EQU 0x04
ADC_SAR_B_Bypass__0__PC EQU CYREG_PRT0_PC2
ADC_SAR_B_Bypass__0__PORT EQU 0
ADC_SAR_B_Bypass__0__SHIFT EQU 2
ADC_SAR_B_Bypass__AG EQU CYREG_PRT0_AG
ADC_SAR_B_Bypass__AMUX EQU CYREG_PRT0_AMUX
ADC_SAR_B_Bypass__BIE EQU CYREG_PRT0_BIE
ADC_SAR_B_Bypass__BIT_MASK EQU CYREG_PRT0_BIT_MASK
ADC_SAR_B_Bypass__BYP EQU CYREG_PRT0_BYP
ADC_SAR_B_Bypass__CTL EQU CYREG_PRT0_CTL
ADC_SAR_B_Bypass__DM0 EQU CYREG_PRT0_DM0
ADC_SAR_B_Bypass__DM1 EQU CYREG_PRT0_DM1
ADC_SAR_B_Bypass__DM2 EQU CYREG_PRT0_DM2
ADC_SAR_B_Bypass__DR EQU CYREG_PRT0_DR
ADC_SAR_B_Bypass__INP_DIS EQU CYREG_PRT0_INP_DIS
ADC_SAR_B_Bypass__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
ADC_SAR_B_Bypass__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
ADC_SAR_B_Bypass__LCD_EN EQU CYREG_PRT0_LCD_EN
ADC_SAR_B_Bypass__MASK EQU 0x04
ADC_SAR_B_Bypass__PORT EQU 0
ADC_SAR_B_Bypass__PRT EQU CYREG_PRT0_PRT
ADC_SAR_B_Bypass__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
ADC_SAR_B_Bypass__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
ADC_SAR_B_Bypass__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
ADC_SAR_B_Bypass__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
ADC_SAR_B_Bypass__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
ADC_SAR_B_Bypass__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
ADC_SAR_B_Bypass__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
ADC_SAR_B_Bypass__PS EQU CYREG_PRT0_PS
ADC_SAR_B_Bypass__SHIFT EQU 2
ADC_SAR_B_Bypass__SLW EQU CYREG_PRT0_SLW
ADC_SAR_B_IRQ__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
ADC_SAR_B_IRQ__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
ADC_SAR_B_IRQ__INTC_MASK EQU 0x10
ADC_SAR_B_IRQ__INTC_NUMBER EQU 4
ADC_SAR_B_IRQ__INTC_PRIOR_NUM EQU 7
ADC_SAR_B_IRQ__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_4
ADC_SAR_B_IRQ__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
ADC_SAR_B_IRQ__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0
ADC_SAR_B_theACLK__CFG0 EQU CYREG_CLKDIST_ACFG0_CFG0
ADC_SAR_B_theACLK__CFG1 EQU CYREG_CLKDIST_ACFG0_CFG1
ADC_SAR_B_theACLK__CFG2 EQU CYREG_CLKDIST_ACFG0_CFG2
ADC_SAR_B_theACLK__CFG2_SRC_SEL_MASK EQU 0x07
ADC_SAR_B_theACLK__CFG3 EQU CYREG_CLKDIST_ACFG0_CFG3
ADC_SAR_B_theACLK__CFG3_PHASE_DLY_MASK EQU 0x0F
ADC_SAR_B_theACLK__INDEX EQU 0x00
ADC_SAR_B_theACLK__PM_ACT_CFG EQU CYREG_PM_ACT_CFG1
ADC_SAR_B_theACLK__PM_ACT_MSK EQU 0x01
ADC_SAR_B_theACLK__PM_STBY_CFG EQU CYREG_PM_STBY_CFG1
ADC_SAR_B_theACLK__PM_STBY_MSK EQU 0x01

/* ISR_START */
ISR_START__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
ISR_START__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
ISR_START__INTC_MASK EQU 0x04
ISR_START__INTC_NUMBER EQU 2
ISR_START__INTC_PRIOR_NUM EQU 7
ISR_START__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_2
ISR_START__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
ISR_START__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* Status_Reg */
Status_Reg_sts_sts_reg__0__MASK EQU 0x01
Status_Reg_sts_sts_reg__0__POS EQU 0
Status_Reg_sts_sts_reg__MASK EQU 0x01
Status_Reg_sts_sts_reg__MASK_REG EQU CYREG_B1_UDB11_MSK
Status_Reg_sts_sts_reg__MASK_ST_AUX_CTL_REG EQU CYREG_B1_UDB11_MSK_ACTL
Status_Reg_sts_sts_reg__PER_ST_AUX_CTL_REG EQU CYREG_B1_UDB11_MSK_ACTL
Status_Reg_sts_sts_reg__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB11_ACTL
Status_Reg_sts_sts_reg__STATUS_CNT_REG EQU CYREG_B1_UDB11_ST_CTL
Status_Reg_sts_sts_reg__STATUS_CONTROL_REG EQU CYREG_B1_UDB11_ST_CTL
Status_Reg_sts_sts_reg__STATUS_REG EQU CYREG_B1_UDB11_ST

/* Control_Reg */
Control_Reg_Sync_ctrl_reg__0__MASK EQU 0x01
Control_Reg_Sync_ctrl_reg__0__POS EQU 0
Control_Reg_Sync_ctrl_reg__1__MASK EQU 0x02
Control_Reg_Sync_ctrl_reg__1__POS EQU 1
Control_Reg_Sync_ctrl_reg__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB11_ACTL
Control_Reg_Sync_ctrl_reg__CONTROL_REG EQU CYREG_B1_UDB11_CTL
Control_Reg_Sync_ctrl_reg__CONTROL_ST_REG EQU CYREG_B1_UDB11_ST_CTL
Control_Reg_Sync_ctrl_reg__COUNT_REG EQU CYREG_B1_UDB11_CTL
Control_Reg_Sync_ctrl_reg__COUNT_ST_REG EQU CYREG_B1_UDB11_ST_CTL
Control_Reg_Sync_ctrl_reg__MASK EQU 0x03
Control_Reg_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB11_MSK_ACTL
Control_Reg_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB11_MSK_ACTL
Control_Reg_Sync_ctrl_reg__PERIOD_REG EQU CYREG_B1_UDB11_MSK

/* Sample_Hold_A */
Sample_Hold_A_SC__BST EQU CYREG_SC2_BST
Sample_Hold_A_SC__CLK EQU CYREG_SC2_CLK
Sample_Hold_A_SC__CMPINV EQU CYREG_SC_CMPINV
Sample_Hold_A_SC__CMPINV_MASK EQU 0x04
Sample_Hold_A_SC__CPTR EQU CYREG_SC_CPTR
Sample_Hold_A_SC__CPTR_MASK EQU 0x04
Sample_Hold_A_SC__CR0 EQU CYREG_SC2_CR0
Sample_Hold_A_SC__CR1 EQU CYREG_SC2_CR1
Sample_Hold_A_SC__CR2 EQU CYREG_SC2_CR2
Sample_Hold_A_SC__MSK EQU CYREG_SC_MSK
Sample_Hold_A_SC__MSK_MASK EQU 0x04
Sample_Hold_A_SC__PM_ACT_CFG EQU CYREG_PM_ACT_CFG9
Sample_Hold_A_SC__PM_ACT_MSK EQU 0x04
Sample_Hold_A_SC__PM_STBY_CFG EQU CYREG_PM_STBY_CFG9
Sample_Hold_A_SC__PM_STBY_MSK EQU 0x04
Sample_Hold_A_SC__SR EQU CYREG_SC_SR
Sample_Hold_A_SC__SR_MASK EQU 0x04
Sample_Hold_A_SC__SW0 EQU CYREG_SC2_SW0
Sample_Hold_A_SC__SW10 EQU CYREG_SC2_SW10
Sample_Hold_A_SC__SW2 EQU CYREG_SC2_SW2
Sample_Hold_A_SC__SW3 EQU CYREG_SC2_SW3
Sample_Hold_A_SC__SW4 EQU CYREG_SC2_SW4
Sample_Hold_A_SC__SW6 EQU CYREG_SC2_SW6
Sample_Hold_A_SC__SW7 EQU CYREG_SC2_SW7
Sample_Hold_A_SC__SW8 EQU CYREG_SC2_SW8
Sample_Hold_A_SC__WRK1 EQU CYREG_SC_WRK1
Sample_Hold_A_SC__WRK1_MASK EQU 0x04

/* Sample_Hold_B */
Sample_Hold_B_SC__BST EQU CYREG_SC3_BST
Sample_Hold_B_SC__CLK EQU CYREG_SC3_CLK
Sample_Hold_B_SC__CMPINV EQU CYREG_SC_CMPINV
Sample_Hold_B_SC__CMPINV_MASK EQU 0x08
Sample_Hold_B_SC__CPTR EQU CYREG_SC_CPTR
Sample_Hold_B_SC__CPTR_MASK EQU 0x08
Sample_Hold_B_SC__CR0 EQU CYREG_SC3_CR0
Sample_Hold_B_SC__CR1 EQU CYREG_SC3_CR1
Sample_Hold_B_SC__CR2 EQU CYREG_SC3_CR2
Sample_Hold_B_SC__MSK EQU CYREG_SC_MSK
Sample_Hold_B_SC__MSK_MASK EQU 0x08
Sample_Hold_B_SC__PM_ACT_CFG EQU CYREG_PM_ACT_CFG9
Sample_Hold_B_SC__PM_ACT_MSK EQU 0x08
Sample_Hold_B_SC__PM_STBY_CFG EQU CYREG_PM_STBY_CFG9
Sample_Hold_B_SC__PM_STBY_MSK EQU 0x08
Sample_Hold_B_SC__SR EQU CYREG_SC_SR
Sample_Hold_B_SC__SR_MASK EQU 0x08
Sample_Hold_B_SC__SW0 EQU CYREG_SC3_SW0
Sample_Hold_B_SC__SW10 EQU CYREG_SC3_SW10
Sample_Hold_B_SC__SW2 EQU CYREG_SC3_SW2
Sample_Hold_B_SC__SW3 EQU CYREG_SC3_SW3
Sample_Hold_B_SC__SW4 EQU CYREG_SC3_SW4
Sample_Hold_B_SC__SW6 EQU CYREG_SC3_SW6
Sample_Hold_B_SC__SW7 EQU CYREG_SC3_SW7
Sample_Hold_B_SC__SW8 EQU CYREG_SC3_SW8
Sample_Hold_B_SC__WRK1 EQU CYREG_SC_WRK1
Sample_Hold_B_SC__WRK1_MASK EQU 0x08

/* Miscellaneous */
autoVrefComparator_0__CLK EQU CYREG_CMP3_CLK
autoVrefComparator_0__CMP_MASK EQU 0x08
autoVrefComparator_0__CMP_NUMBER EQU 3
autoVrefComparator_0__CR EQU CYREG_CMP3_CR
autoVrefComparator_0__LUT__CR EQU CYREG_LUT3_CR
autoVrefComparator_0__LUT__MSK EQU CYREG_LUT_MSK
autoVrefComparator_0__LUT__MSK_MASK EQU 0x08
autoVrefComparator_0__LUT__MSK_SHIFT EQU 3
autoVrefComparator_0__LUT__MX EQU CYREG_LUT3_MX
autoVrefComparator_0__LUT__SR EQU CYREG_LUT_SR
autoVrefComparator_0__LUT__SR_MASK EQU 0x08
autoVrefComparator_0__LUT__SR_SHIFT EQU 3
autoVrefComparator_0__PM_ACT_CFG EQU CYREG_PM_ACT_CFG7
autoVrefComparator_0__PM_ACT_MSK EQU 0x08
autoVrefComparator_0__PM_STBY_CFG EQU CYREG_PM_STBY_CFG7
autoVrefComparator_0__PM_STBY_MSK EQU 0x08
autoVrefComparator_0__SW0 EQU CYREG_CMP3_SW0
autoVrefComparator_0__SW2 EQU CYREG_CMP3_SW2
autoVrefComparator_0__SW3 EQU CYREG_CMP3_SW3
autoVrefComparator_0__SW4 EQU CYREG_CMP3_SW4
autoVrefComparator_0__SW6 EQU CYREG_CMP3_SW6
autoVrefComparator_0__TR0 EQU CYREG_CMP3_TR0
autoVrefComparator_0__TR1 EQU CYREG_CMP3_TR1
autoVrefComparator_0__TRIM__TR0 EQU CYREG_FLSHID_MFG_CFG_CMP3_TR0
autoVrefComparator_0__TRIM__TR0_HS EQU CYREG_FLSHID_CUST_TABLES_CMP3_TR0_HS
autoVrefComparator_0__TRIM__TR1 EQU CYREG_FLSHID_MFG_CFG_CMP3_TR1
autoVrefComparator_0__TRIM__TR1_HS EQU CYREG_FLSHID_CUST_TABLES_CMP3_TR1_HS
autoVrefComparator_0__WRK EQU CYREG_CMP_WRK
autoVrefComparator_0__WRK_MASK EQU 0x08
autoVrefComparator_0__WRK_SHIFT EQU 3
BCLK__BUS_CLK__HZ EQU 24000000
BCLK__BUS_CLK__KHZ EQU 24000
BCLK__BUS_CLK__MHZ EQU 24
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PSOC4A EQU 19
CYDEV_CHIP_DIE_PSOC5LP EQU 2
CYDEV_CHIP_DIE_PSOC5TM EQU 3
CYDEV_CHIP_DIE_TMA4 EQU 4
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_FM0P EQU 5
CYDEV_CHIP_FAMILY_FM3 EQU 6
CYDEV_CHIP_FAMILY_FM4 EQU 7
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_PSOC6 EQU 4
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC5
CYDEV_CHIP_JTAG_ID EQU 0x2E161069
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 19
CYDEV_CHIP_MEMBER_4D EQU 14
CYDEV_CHIP_MEMBER_4E EQU 6
CYDEV_CHIP_MEMBER_4F EQU 20
CYDEV_CHIP_MEMBER_4G EQU 4
CYDEV_CHIP_MEMBER_4H EQU 18
CYDEV_CHIP_MEMBER_4I EQU 24
CYDEV_CHIP_MEMBER_4J EQU 15
CYDEV_CHIP_MEMBER_4K EQU 16
CYDEV_CHIP_MEMBER_4L EQU 23
CYDEV_CHIP_MEMBER_4M EQU 22
CYDEV_CHIP_MEMBER_4N EQU 10
CYDEV_CHIP_MEMBER_4O EQU 7
CYDEV_CHIP_MEMBER_4P EQU 21
CYDEV_CHIP_MEMBER_4Q EQU 13
CYDEV_CHIP_MEMBER_4R EQU 8
CYDEV_CHIP_MEMBER_4S EQU 11
CYDEV_CHIP_MEMBER_4T EQU 9
CYDEV_CHIP_MEMBER_4U EQU 5
CYDEV_CHIP_MEMBER_4V EQU 17
CYDEV_CHIP_MEMBER_4W EQU 12
CYDEV_CHIP_MEMBER_5A EQU 3
CYDEV_CHIP_MEMBER_5B EQU 2
CYDEV_CHIP_MEMBER_6A EQU 25
CYDEV_CHIP_MEMBER_FM3 EQU 29
CYDEV_CHIP_MEMBER_FM4 EQU 30
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 EQU 26
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 EQU 27
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 EQU 28
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_5B
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES1 EQU 1
CYDEV_CHIP_REV_PSOC5TM_PRODUCTION EQU 1
CYDEV_CHIP_REV_TMA4_ES EQU 17
CYDEV_CHIP_REV_TMA4_ES2 EQU 33
CYDEV_CHIP_REV_TMA4_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD EQU 0
CYDEV_CHIP_REVISION_4E_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256K EQU 0
CYDEV_CHIP_REVISION_4G_ES EQU 17
CYDEV_CHIP_REVISION_4G_ES2 EQU 33
CYDEV_CHIP_REVISION_4G_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4H_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4I_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4J_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4K_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4L_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4M_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4N_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4O_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4P_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Q_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4R_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4S_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4T_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4U_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4V_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4W_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_6A_ES EQU 17
CYDEV_CHIP_REVISION_6A_NO_UDB EQU 33
CYDEV_CHIP_REVISION_6A_PRODUCTION EQU 33
CYDEV_CHIP_REVISION_FM3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_FM4_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_5B_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_FASTBOOT_ENABLED EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_AllowButWarn
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_DMA EQU 0
CYDEV_CONFIGURATION_ECC EQU 1
CYDEV_CONFIGURATION_IMOENABLED EQU CYDEV_CONFIG_FASTBOOT_ENABLED
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_ENABLE_MASK EQU 0x20
CYDEV_DEBUG_ENABLE_REGISTER EQU CYREG_MLOGIC_DEBUG
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS_JTAG_4 EQU 1
CYDEV_DEBUGGING_DPS_JTAG_5 EQU 0
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_DPS_SWD_SWV EQU 6
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD_SWV
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DEBUGGING_XRES EQU 0
CYDEV_DMA_CHANNELS_AVAILABLE EQU 24
CYDEV_ECC_ENABLE EQU 0
CYDEV_HEAP_SIZE EQU 0x80
CYDEV_INSTRUCT_CACHE_ENABLED EQU 1
CYDEV_INTR_RISING EQU 0x0000001C
CYDEV_IS_EXPORTING_CODE EQU 0
CYDEV_IS_IMPORTING_CODE EQU 0
CYDEV_PROJ_TYPE EQU 0
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LAUNCHER EQU 5
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER EQU 4
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_PROTECTION_ENABLE EQU 0
CYDEV_STACK_SIZE EQU 0x0800
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 0
CYDEV_VDDA_MV EQU 5000
CYDEV_VDDD_MV EQU 5000
CYDEV_VDDIO0_MV EQU 5000
CYDEV_VDDIO1_MV EQU 5000
CYDEV_VDDIO2_MV EQU 5000
CYDEV_VDDIO3_MV EQU 5000
CYDEV_VIO0_MV EQU 5000
CYDEV_VIO1_MV EQU 5000
CYDEV_VIO2_MV EQU 5000
CYDEV_VIO3_MV EQU 5000
CYIPBLOCK_ARM_CM3_VERSION EQU 0
CYIPBLOCK_P3_ANAIF_VERSION EQU 0
CYIPBLOCK_P3_CAN_VERSION EQU 0
CYIPBLOCK_P3_CAPSENSE_VERSION EQU 0
CYIPBLOCK_P3_COMP_VERSION EQU 0
CYIPBLOCK_P3_DECIMATOR_VERSION EQU 0
CYIPBLOCK_P3_DFB_VERSION EQU 0
CYIPBLOCK_P3_DMA_VERSION EQU 0
CYIPBLOCK_P3_DRQ_VERSION EQU 0
CYIPBLOCK_P3_DSM_VERSION EQU 0
CYIPBLOCK_P3_EMIF_VERSION EQU 0
CYIPBLOCK_P3_I2C_VERSION EQU 0
CYIPBLOCK_P3_LCD_VERSION EQU 0
CYIPBLOCK_P3_LPF_VERSION EQU 0
CYIPBLOCK_P3_OPAMP_VERSION EQU 0
CYIPBLOCK_P3_PM_VERSION EQU 0
CYIPBLOCK_P3_SCCT_VERSION EQU 0
CYIPBLOCK_P3_TIMER_VERSION EQU 0
CYIPBLOCK_P3_USB_VERSION EQU 0
CYIPBLOCK_P3_VIDAC_VERSION EQU 0
CYIPBLOCK_P3_VREF_VERSION EQU 0
CYIPBLOCK_S8_GPIO_VERSION EQU 0
CYIPBLOCK_S8_IRQ_VERSION EQU 0
CYIPBLOCK_S8_SAR_VERSION EQU 0
CYIPBLOCK_S8_SIO_VERSION EQU 0
CYIPBLOCK_S8_UDB_VERSION EQU 0
DMA_CHANNELS_USED__MASK0 EQU 0x00000003
CYDEV_BOOTLOADER_ENABLE EQU 0

#endif /* INCLUDED_CYFITTERIAR_INC */
