{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1710871420432 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1710871420432 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar 19 21:03:40 2024 " "Processing started: Tue Mar 19 21:03:40 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1710871420432 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1710871420432 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off VERILOGStart05 -c VERILOGStart05 " "Command: quartus_map --read_settings_files=on --write_settings_files=off VERILOGStart05 -c VERILOGStart05" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1710871420432 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "6 6 12 " "Parallel Compilation has detected 12 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 6 of the 6 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1710871420716 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilogstart05.bdf 1 1 " "Found 1 design units, including 1 entities, in source file verilogstart05.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 VERILOGStart05 " "Found entity 1: VERILOGStart05" {  } { { "VERILOGStart05.bdf" "" { Schematic "D:/GITEA/GitHub/ES/pcbteach/VERILOGStart05/VERILOGStart05.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1710871421072 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1710871421072 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "VERILOGStart05 " "Elaborating entity \"VERILOGStart05\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1710871421240 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "led " "Pin \"led\" is missing source" {  } { { "VERILOGStart05.bdf" "" { Schematic "D:/GITEA/GitHub/ES/pcbteach/VERILOGStart05/VERILOGStart05.bdf" { { 584 952 1128 600 "led" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Quartus II" 0 -1 1710871421267 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "tx " "Pin \"tx\" is missing source" {  } { { "VERILOGStart05.bdf" "" { Schematic "D:/GITEA/GitHub/ES/pcbteach/VERILOGStart05/VERILOGStart05.bdf" { { 568 952 1128 584 "tx" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Quartus II" 0 -1 1710871421267 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "scl " "Pin \"scl\" is missing source" {  } { { "VERILOGStart05.bdf" "" { Schematic "D:/GITEA/GitHub/ES/pcbteach/VERILOGStart05/VERILOGStart05.bdf" { { -48 952 1128 -32 "scl" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Quartus II" 0 -1 1710871421267 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "led1 " "Pin \"led1\" is missing source" {  } { { "VERILOGStart05.bdf" "" { Schematic "D:/GITEA/GitHub/ES/pcbteach/VERILOGStart05/VERILOGStart05.bdf" { { 16 952 1128 32 "led1" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Quartus II" 0 -1 1710871421267 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "indicator\[3..0\] " "Pin \"indicator\[3..0\]\" is missing source" {  } { { "VERILOGStart05.bdf" "" { Schematic "D:/GITEA/GitHub/ES/pcbteach/VERILOGStart05/VERILOGStart05.bdf" { { 224 952 1128 240 "indicator\[3..0\]" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Quartus II" 0 -1 1710871421267 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "segment\[6..0\] " "Pin \"segment\[6..0\]\" is missing source" {  } { { "VERILOGStart05.bdf" "" { Schematic "D:/GITEA/GitHub/ES/pcbteach/VERILOGStart05/VERILOGStart05.bdf" { { 208 952 1128 224 "segment\[6..0\]" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Quartus II" 0 -1 1710871421268 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "clk " "Pin \"clk\" not connected" {  } { { "VERILOGStart05.bdf" "" { Schematic "D:/GITEA/GitHub/ES/pcbteach/VERILOGStart05/VERILOGStart05.bdf" { { 208 144 312 224 "clk" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Quartus II" 0 -1 1710871421283 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "rx " "Pin \"rx\" not connected" {  } { { "VERILOGStart05.bdf" "" { Schematic "D:/GITEA/GitHub/ES/pcbteach/VERILOGStart05/VERILOGStart05.bdf" { { 488 152 320 504 "rx" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Quartus II" 0 -1 1710871421283 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "key1 " "Pin \"key1\" not connected" {  } { { "VERILOGStart05.bdf" "" { Schematic "D:/GITEA/GitHub/ES/pcbteach/VERILOGStart05/VERILOGStart05.bdf" { { 576 152 320 592 "key1" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Quartus II" 0 -1 1710871421283 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "key2 " "Pin \"key2\" not connected" {  } { { "VERILOGStart05.bdf" "" { Schematic "D:/GITEA/GitHub/ES/pcbteach/VERILOGStart05/VERILOGStart05.bdf" { { 664 152 320 680 "key2" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Quartus II" 0 -1 1710871421283 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "key3 " "Pin \"key3\" not connected" {  } { { "VERILOGStart05.bdf" "" { Schematic "D:/GITEA/GitHub/ES/pcbteach/VERILOGStart05/VERILOGStart05.bdf" { { 752 152 320 768 "key3" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Quartus II" 0 -1 1710871421283 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "key4 " "Pin \"key4\" not connected" {  } { { "VERILOGStart05.bdf" "" { Schematic "D:/GITEA/GitHub/ES/pcbteach/VERILOGStart05/VERILOGStart05.bdf" { { 840 152 320 856 "key4" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Quartus II" 0 -1 1710871421283 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "reset " "Pin \"reset\" not connected" {  } { { "VERILOGStart05.bdf" "" { Schematic "D:/GITEA/GitHub/ES/pcbteach/VERILOGStart05/VERILOGStart05.bdf" { { 928 152 320 944 "reset" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Quartus II" 0 -1 1710871421283 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "GND inst3 " "Primitive \"GND\" of instance \"inst3\" not used" {  } { { "VERILOGStart05.bdf" "" { Schematic "D:/GITEA/GitHub/ES/pcbteach/VERILOGStart05/VERILOGStart05.bdf" { { 144 432 464 176 "inst3" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Quartus II" 0 -1 1710871421283 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "VCC inst4 " "Primitive \"VCC\" of instance \"inst4\" not used" {  } { { "VERILOGStart05.bdf" "" { Schematic "D:/GITEA/GitHub/ES/pcbteach/VERILOGStart05/VERILOGStart05.bdf" { { 64 432 464 80 "inst4" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Quartus II" 0 -1 1710871421283 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidir pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "sda " "Bidir \"sda\" has no driver" {  } { { "VERILOGStart05.bdf" "" { Schematic "D:/GITEA/GitHub/ES/pcbteach/VERILOGStart05/VERILOGStart05.bdf" { { -32 952 1128 -16 "sda" "" } } } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1710871421921 ""}  } {  } 0 13039 "The following bidir pins have no drivers" 0 0 "Quartus II" 0 -1 1710871421921 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "led GND " "Pin \"led\" is stuck at GND" {  } { { "VERILOGStart05.bdf" "" { Schematic "D:/GITEA/GitHub/ES/pcbteach/VERILOGStart05/VERILOGStart05.bdf" { { 584 952 1128 600 "led" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1710871422077 "|VERILOGStart05|led"} { "Warning" "WMLS_MLS_STUCK_PIN" "tx GND " "Pin \"tx\" is stuck at GND" {  } { { "VERILOGStart05.bdf" "" { Schematic "D:/GITEA/GitHub/ES/pcbteach/VERILOGStart05/VERILOGStart05.bdf" { { 568 952 1128 584 "tx" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1710871422077 "|VERILOGStart05|tx"} { "Warning" "WMLS_MLS_STUCK_PIN" "scl GND " "Pin \"scl\" is stuck at GND" {  } { { "VERILOGStart05.bdf" "" { Schematic "D:/GITEA/GitHub/ES/pcbteach/VERILOGStart05/VERILOGStart05.bdf" { { -48 952 1128 -32 "scl" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1710871422077 "|VERILOGStart05|scl"} { "Warning" "WMLS_MLS_STUCK_PIN" "led1 GND " "Pin \"led1\" is stuck at GND" {  } { { "VERILOGStart05.bdf" "" { Schematic "D:/GITEA/GitHub/ES/pcbteach/VERILOGStart05/VERILOGStart05.bdf" { { 16 952 1128 32 "led1" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1710871422077 "|VERILOGStart05|led1"} { "Warning" "WMLS_MLS_STUCK_PIN" "indicator\[3\] GND " "Pin \"indicator\[3\]\" is stuck at GND" {  } { { "VERILOGStart05.bdf" "" { Schematic "D:/GITEA/GitHub/ES/pcbteach/VERILOGStart05/VERILOGStart05.bdf" { { 224 952 1128 240 "indicator\[3..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1710871422077 "|VERILOGStart05|indicator[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "indicator\[2\] GND " "Pin \"indicator\[2\]\" is stuck at GND" {  } { { "VERILOGStart05.bdf" "" { Schematic "D:/GITEA/GitHub/ES/pcbteach/VERILOGStart05/VERILOGStart05.bdf" { { 224 952 1128 240 "indicator\[3..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1710871422077 "|VERILOGStart05|indicator[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "indicator\[1\] GND " "Pin \"indicator\[1\]\" is stuck at GND" {  } { { "VERILOGStart05.bdf" "" { Schematic "D:/GITEA/GitHub/ES/pcbteach/VERILOGStart05/VERILOGStart05.bdf" { { 224 952 1128 240 "indicator\[3..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1710871422077 "|VERILOGStart05|indicator[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "indicator\[0\] GND " "Pin \"indicator\[0\]\" is stuck at GND" {  } { { "VERILOGStart05.bdf" "" { Schematic "D:/GITEA/GitHub/ES/pcbteach/VERILOGStart05/VERILOGStart05.bdf" { { 224 952 1128 240 "indicator\[3..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1710871422077 "|VERILOGStart05|indicator[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "segment\[6\] GND " "Pin \"segment\[6\]\" is stuck at GND" {  } { { "VERILOGStart05.bdf" "" { Schematic "D:/GITEA/GitHub/ES/pcbteach/VERILOGStart05/VERILOGStart05.bdf" { { 208 952 1128 224 "segment\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1710871422077 "|VERILOGStart05|segment[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "segment\[5\] GND " "Pin \"segment\[5\]\" is stuck at GND" {  } { { "VERILOGStart05.bdf" "" { Schematic "D:/GITEA/GitHub/ES/pcbteach/VERILOGStart05/VERILOGStart05.bdf" { { 208 952 1128 224 "segment\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1710871422077 "|VERILOGStart05|segment[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "segment\[4\] GND " "Pin \"segment\[4\]\" is stuck at GND" {  } { { "VERILOGStart05.bdf" "" { Schematic "D:/GITEA/GitHub/ES/pcbteach/VERILOGStart05/VERILOGStart05.bdf" { { 208 952 1128 224 "segment\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1710871422077 "|VERILOGStart05|segment[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "segment\[3\] GND " "Pin \"segment\[3\]\" is stuck at GND" {  } { { "VERILOGStart05.bdf" "" { Schematic "D:/GITEA/GitHub/ES/pcbteach/VERILOGStart05/VERILOGStart05.bdf" { { 208 952 1128 224 "segment\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1710871422077 "|VERILOGStart05|segment[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "segment\[2\] GND " "Pin \"segment\[2\]\" is stuck at GND" {  } { { "VERILOGStart05.bdf" "" { Schematic "D:/GITEA/GitHub/ES/pcbteach/VERILOGStart05/VERILOGStart05.bdf" { { 208 952 1128 224 "segment\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1710871422077 "|VERILOGStart05|segment[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "segment\[1\] GND " "Pin \"segment\[1\]\" is stuck at GND" {  } { { "VERILOGStart05.bdf" "" { Schematic "D:/GITEA/GitHub/ES/pcbteach/VERILOGStart05/VERILOGStart05.bdf" { { 208 952 1128 224 "segment\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1710871422077 "|VERILOGStart05|segment[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "segment\[0\] GND " "Pin \"segment\[0\]\" is stuck at GND" {  } { { "VERILOGStart05.bdf" "" { Schematic "D:/GITEA/GitHub/ES/pcbteach/VERILOGStart05/VERILOGStart05.bdf" { { 208 952 1128 224 "segment\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1710871422077 "|VERILOGStart05|segment[0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1710871422077 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1710871422728 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1710871422728 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "7 " "Design contains 7 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk " "No output dependent on input pin \"clk\"" {  } { { "VERILOGStart05.bdf" "" { Schematic "D:/GITEA/GitHub/ES/pcbteach/VERILOGStart05/VERILOGStart05.bdf" { { 208 144 312 224 "clk" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1710871423336 "|VERILOGStart05|clk"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rx " "No output dependent on input pin \"rx\"" {  } { { "VERILOGStart05.bdf" "" { Schematic "D:/GITEA/GitHub/ES/pcbteach/VERILOGStart05/VERILOGStart05.bdf" { { 488 152 320 504 "rx" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1710871423336 "|VERILOGStart05|rx"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "key1 " "No output dependent on input pin \"key1\"" {  } { { "VERILOGStart05.bdf" "" { Schematic "D:/GITEA/GitHub/ES/pcbteach/VERILOGStart05/VERILOGStart05.bdf" { { 576 152 320 592 "key1" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1710871423336 "|VERILOGStart05|key1"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "key2 " "No output dependent on input pin \"key2\"" {  } { { "VERILOGStart05.bdf" "" { Schematic "D:/GITEA/GitHub/ES/pcbteach/VERILOGStart05/VERILOGStart05.bdf" { { 664 152 320 680 "key2" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1710871423336 "|VERILOGStart05|key2"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "key3 " "No output dependent on input pin \"key3\"" {  } { { "VERILOGStart05.bdf" "" { Schematic "D:/GITEA/GitHub/ES/pcbteach/VERILOGStart05/VERILOGStart05.bdf" { { 752 152 320 768 "key3" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1710871423336 "|VERILOGStart05|key3"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "key4 " "No output dependent on input pin \"key4\"" {  } { { "VERILOGStart05.bdf" "" { Schematic "D:/GITEA/GitHub/ES/pcbteach/VERILOGStart05/VERILOGStart05.bdf" { { 840 152 320 856 "key4" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1710871423336 "|VERILOGStart05|key4"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reset " "No output dependent on input pin \"reset\"" {  } { { "VERILOGStart05.bdf" "" { Schematic "D:/GITEA/GitHub/ES/pcbteach/VERILOGStart05/VERILOGStart05.bdf" { { 928 152 320 944 "reset" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1710871423336 "|VERILOGStart05|reset"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1710871423336 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "23 " "Implemented 23 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "7 " "Implemented 7 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1710871423347 ""} { "Info" "ICUT_CUT_TM_OPINS" "15 " "Implemented 15 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1710871423347 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "1 " "Implemented 1 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1710871423347 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1710871423347 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 41 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 41 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4631 " "Peak virtual memory: 4631 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1710871423366 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Mar 19 21:03:43 2024 " "Processing ended: Tue Mar 19 21:03:43 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1710871423366 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1710871423366 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1710871423366 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1710871423366 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1710871427981 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1710871427981 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar 19 21:03:46 2024 " "Processing started: Tue Mar 19 21:03:46 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1710871427981 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1710871427981 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off VERILOGStart05 -c VERILOGStart05 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off VERILOGStart05 -c VERILOGStart05" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1710871427982 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1710871429152 ""}
{ "Info" "0" "" "Project  = VERILOGStart05" {  } {  } 0 0 "Project  = VERILOGStart05" 0 0 "Fitter" 0 0 1710871429152 ""}
{ "Info" "0" "" "Revision = VERILOGStart05" {  } {  } 0 0 "Revision = VERILOGStart05" 0 0 "Fitter" 0 0 1710871429152 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "6 6 12 " "Parallel Compilation has detected 12 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 6 of the 6 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Fitter" 0 -1 1710871429275 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "VERILOGStart05 EP4CE10E22C8 " "Selected device EP4CE10E22C8 for design \"VERILOGStart05\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1710871429285 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1710871429320 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1710871429321 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1710871429321 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1710871429483 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE6E22C8 " "Device EP4CE6E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1710871429712 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15E22C8 " "Device EP4CE15E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1710871429712 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22E22C8 " "Device EP4CE22E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1710871429712 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1710871429712 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ 6 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location 6" {  } { { "d:/altera/quartus ii 13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus ii 13/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "d:/altera/quartus ii 13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus ii 13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/GITEA/GitHub/ES/pcbteach/VERILOGStart05/" { { 0 { 0 ""} 0 57 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1710871429713 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ 8 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location 8" {  } { { "d:/altera/quartus ii 13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus ii 13/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "d:/altera/quartus ii 13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus ii 13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/GITEA/GitHub/ES/pcbteach/VERILOGStart05/" { { 0 { 0 ""} 0 59 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1710871429713 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ 12 " "Pin ~ALTERA_DCLK~ is reserved at location 12" {  } { { "d:/altera/quartus ii 13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus ii 13/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "d:/altera/quartus ii 13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus ii 13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/GITEA/GitHub/ES/pcbteach/VERILOGStart05/" { { 0 { 0 ""} 0 61 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1710871429713 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ 13 " "Pin ~ALTERA_DATA0~ is reserved at location 13" {  } { { "d:/altera/quartus ii 13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus ii 13/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "d:/altera/quartus ii 13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus ii 13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/GITEA/GitHub/ES/pcbteach/VERILOGStart05/" { { 0 { 0 ""} 0 63 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1710871429713 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ 101 " "Pin ~ALTERA_nCEO~ is reserved at location 101" {  } { { "d:/altera/quartus ii 13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus ii 13/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "d:/altera/quartus ii 13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus ii 13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/GITEA/GitHub/ES/pcbteach/VERILOGStart05/" { { 0 { 0 ""} 0 65 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1710871429713 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1710871429713 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1710871429714 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "23 23 " "No exact pin location assignment(s) for 23 pins of 23 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "led " "Pin led not assigned to an exact location on the device" {  } { { "d:/altera/quartus ii 13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus ii 13/quartus/bin64/pin_planner.ppl" { led } } } { "VERILOGStart05.bdf" "" { Schematic "D:/GITEA/GitHub/ES/pcbteach/VERILOGStart05/VERILOGStart05.bdf" { { 584 952 1128 600 "led" "" } } } } { "d:/altera/quartus ii 13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus ii 13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { led } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/GITEA/GitHub/ES/pcbteach/VERILOGStart05/" { { 0 { 0 ""} 0 16 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1710871429909 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "tx " "Pin tx not assigned to an exact location on the device" {  } { { "d:/altera/quartus ii 13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus ii 13/quartus/bin64/pin_planner.ppl" { tx } } } { "VERILOGStart05.bdf" "" { Schematic "D:/GITEA/GitHub/ES/pcbteach/VERILOGStart05/VERILOGStart05.bdf" { { 568 952 1128 584 "tx" "" } } } } { "d:/altera/quartus ii 13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus ii 13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { tx } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/GITEA/GitHub/ES/pcbteach/VERILOGStart05/" { { 0 { 0 ""} 0 17 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1710871429909 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "scl " "Pin scl not assigned to an exact location on the device" {  } { { "d:/altera/quartus ii 13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus ii 13/quartus/bin64/pin_planner.ppl" { scl } } } { "VERILOGStart05.bdf" "" { Schematic "D:/GITEA/GitHub/ES/pcbteach/VERILOGStart05/VERILOGStart05.bdf" { { -48 952 1128 -32 "scl" "" } } } } { "d:/altera/quartus ii 13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus ii 13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { scl } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/GITEA/GitHub/ES/pcbteach/VERILOGStart05/" { { 0 { 0 ""} 0 18 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1710871429909 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "led1 " "Pin led1 not assigned to an exact location on the device" {  } { { "d:/altera/quartus ii 13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus ii 13/quartus/bin64/pin_planner.ppl" { led1 } } } { "VERILOGStart05.bdf" "" { Schematic "D:/GITEA/GitHub/ES/pcbteach/VERILOGStart05/VERILOGStart05.bdf" { { 16 952 1128 32 "led1" "" } } } } { "d:/altera/quartus ii 13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus ii 13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { led1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/GITEA/GitHub/ES/pcbteach/VERILOGStart05/" { { 0 { 0 ""} 0 19 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1710871429909 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "indicator\[3\] " "Pin indicator\[3\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus ii 13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus ii 13/quartus/bin64/pin_planner.ppl" { indicator[3] } } } { "VERILOGStart05.bdf" "" { Schematic "D:/GITEA/GitHub/ES/pcbteach/VERILOGStart05/VERILOGStart05.bdf" { { 224 952 1128 240 "indicator" "" } } } } { "d:/altera/quartus ii 13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus ii 13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { indicator[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/GITEA/GitHub/ES/pcbteach/VERILOGStart05/" { { 0 { 0 ""} 0 5 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1710871429909 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "indicator\[2\] " "Pin indicator\[2\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus ii 13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus ii 13/quartus/bin64/pin_planner.ppl" { indicator[2] } } } { "VERILOGStart05.bdf" "" { Schematic "D:/GITEA/GitHub/ES/pcbteach/VERILOGStart05/VERILOGStart05.bdf" { { 224 952 1128 240 "indicator" "" } } } } { "d:/altera/quartus ii 13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus ii 13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { indicator[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/GITEA/GitHub/ES/pcbteach/VERILOGStart05/" { { 0 { 0 ""} 0 6 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1710871429909 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "indicator\[1\] " "Pin indicator\[1\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus ii 13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus ii 13/quartus/bin64/pin_planner.ppl" { indicator[1] } } } { "VERILOGStart05.bdf" "" { Schematic "D:/GITEA/GitHub/ES/pcbteach/VERILOGStart05/VERILOGStart05.bdf" { { 224 952 1128 240 "indicator" "" } } } } { "d:/altera/quartus ii 13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus ii 13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { indicator[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/GITEA/GitHub/ES/pcbteach/VERILOGStart05/" { { 0 { 0 ""} 0 7 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1710871429909 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "indicator\[0\] " "Pin indicator\[0\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus ii 13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus ii 13/quartus/bin64/pin_planner.ppl" { indicator[0] } } } { "VERILOGStart05.bdf" "" { Schematic "D:/GITEA/GitHub/ES/pcbteach/VERILOGStart05/VERILOGStart05.bdf" { { 224 952 1128 240 "indicator" "" } } } } { "d:/altera/quartus ii 13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus ii 13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { indicator[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/GITEA/GitHub/ES/pcbteach/VERILOGStart05/" { { 0 { 0 ""} 0 8 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1710871429909 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "segment\[6\] " "Pin segment\[6\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus ii 13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus ii 13/quartus/bin64/pin_planner.ppl" { segment[6] } } } { "VERILOGStart05.bdf" "" { Schematic "D:/GITEA/GitHub/ES/pcbteach/VERILOGStart05/VERILOGStart05.bdf" { { 208 952 1128 224 "segment" "" } } } } { "d:/altera/quartus ii 13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus ii 13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { segment[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/GITEA/GitHub/ES/pcbteach/VERILOGStart05/" { { 0 { 0 ""} 0 9 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1710871429909 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "segment\[5\] " "Pin segment\[5\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus ii 13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus ii 13/quartus/bin64/pin_planner.ppl" { segment[5] } } } { "VERILOGStart05.bdf" "" { Schematic "D:/GITEA/GitHub/ES/pcbteach/VERILOGStart05/VERILOGStart05.bdf" { { 208 952 1128 224 "segment" "" } } } } { "d:/altera/quartus ii 13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus ii 13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { segment[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/GITEA/GitHub/ES/pcbteach/VERILOGStart05/" { { 0 { 0 ""} 0 10 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1710871429909 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "segment\[4\] " "Pin segment\[4\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus ii 13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus ii 13/quartus/bin64/pin_planner.ppl" { segment[4] } } } { "VERILOGStart05.bdf" "" { Schematic "D:/GITEA/GitHub/ES/pcbteach/VERILOGStart05/VERILOGStart05.bdf" { { 208 952 1128 224 "segment" "" } } } } { "d:/altera/quartus ii 13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus ii 13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { segment[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/GITEA/GitHub/ES/pcbteach/VERILOGStart05/" { { 0 { 0 ""} 0 11 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1710871429909 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "segment\[3\] " "Pin segment\[3\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus ii 13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus ii 13/quartus/bin64/pin_planner.ppl" { segment[3] } } } { "VERILOGStart05.bdf" "" { Schematic "D:/GITEA/GitHub/ES/pcbteach/VERILOGStart05/VERILOGStart05.bdf" { { 208 952 1128 224 "segment" "" } } } } { "d:/altera/quartus ii 13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus ii 13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { segment[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/GITEA/GitHub/ES/pcbteach/VERILOGStart05/" { { 0 { 0 ""} 0 12 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1710871429909 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "segment\[2\] " "Pin segment\[2\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus ii 13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus ii 13/quartus/bin64/pin_planner.ppl" { segment[2] } } } { "VERILOGStart05.bdf" "" { Schematic "D:/GITEA/GitHub/ES/pcbteach/VERILOGStart05/VERILOGStart05.bdf" { { 208 952 1128 224 "segment" "" } } } } { "d:/altera/quartus ii 13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus ii 13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { segment[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/GITEA/GitHub/ES/pcbteach/VERILOGStart05/" { { 0 { 0 ""} 0 13 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1710871429909 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "segment\[1\] " "Pin segment\[1\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus ii 13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus ii 13/quartus/bin64/pin_planner.ppl" { segment[1] } } } { "VERILOGStart05.bdf" "" { Schematic "D:/GITEA/GitHub/ES/pcbteach/VERILOGStart05/VERILOGStart05.bdf" { { 208 952 1128 224 "segment" "" } } } } { "d:/altera/quartus ii 13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus ii 13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { segment[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/GITEA/GitHub/ES/pcbteach/VERILOGStart05/" { { 0 { 0 ""} 0 14 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1710871429909 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "segment\[0\] " "Pin segment\[0\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus ii 13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus ii 13/quartus/bin64/pin_planner.ppl" { segment[0] } } } { "VERILOGStart05.bdf" "" { Schematic "D:/GITEA/GitHub/ES/pcbteach/VERILOGStart05/VERILOGStart05.bdf" { { 208 952 1128 224 "segment" "" } } } } { "d:/altera/quartus ii 13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus ii 13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { segment[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/GITEA/GitHub/ES/pcbteach/VERILOGStart05/" { { 0 { 0 ""} 0 15 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1710871429909 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clk " "Pin clk not assigned to an exact location on the device" {  } { { "d:/altera/quartus ii 13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus ii 13/quartus/bin64/pin_planner.ppl" { clk } } } { "VERILOGStart05.bdf" "" { Schematic "D:/GITEA/GitHub/ES/pcbteach/VERILOGStart05/VERILOGStart05.bdf" { { 208 144 312 224 "clk" "" } } } } { "d:/altera/quartus ii 13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus ii 13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/GITEA/GitHub/ES/pcbteach/VERILOGStart05/" { { 0 { 0 ""} 0 21 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1710871429909 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rx " "Pin rx not assigned to an exact location on the device" {  } { { "d:/altera/quartus ii 13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus ii 13/quartus/bin64/pin_planner.ppl" { rx } } } { "VERILOGStart05.bdf" "" { Schematic "D:/GITEA/GitHub/ES/pcbteach/VERILOGStart05/VERILOGStart05.bdf" { { 488 152 320 504 "rx" "" } } } } { "d:/altera/quartus ii 13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus ii 13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rx } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/GITEA/GitHub/ES/pcbteach/VERILOGStart05/" { { 0 { 0 ""} 0 22 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1710871429909 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "key1 " "Pin key1 not assigned to an exact location on the device" {  } { { "d:/altera/quartus ii 13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus ii 13/quartus/bin64/pin_planner.ppl" { key1 } } } { "VERILOGStart05.bdf" "" { Schematic "D:/GITEA/GitHub/ES/pcbteach/VERILOGStart05/VERILOGStart05.bdf" { { 576 152 320 592 "key1" "" } } } } { "d:/altera/quartus ii 13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus ii 13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { key1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/GITEA/GitHub/ES/pcbteach/VERILOGStart05/" { { 0 { 0 ""} 0 23 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1710871429909 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "key2 " "Pin key2 not assigned to an exact location on the device" {  } { { "d:/altera/quartus ii 13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus ii 13/quartus/bin64/pin_planner.ppl" { key2 } } } { "VERILOGStart05.bdf" "" { Schematic "D:/GITEA/GitHub/ES/pcbteach/VERILOGStart05/VERILOGStart05.bdf" { { 664 152 320 680 "key2" "" } } } } { "d:/altera/quartus ii 13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus ii 13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { key2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/GITEA/GitHub/ES/pcbteach/VERILOGStart05/" { { 0 { 0 ""} 0 24 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1710871429909 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "key3 " "Pin key3 not assigned to an exact location on the device" {  } { { "d:/altera/quartus ii 13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus ii 13/quartus/bin64/pin_planner.ppl" { key3 } } } { "VERILOGStart05.bdf" "" { Schematic "D:/GITEA/GitHub/ES/pcbteach/VERILOGStart05/VERILOGStart05.bdf" { { 752 152 320 768 "key3" "" } } } } { "d:/altera/quartus ii 13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus ii 13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { key3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/GITEA/GitHub/ES/pcbteach/VERILOGStart05/" { { 0 { 0 ""} 0 25 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1710871429909 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "key4 " "Pin key4 not assigned to an exact location on the device" {  } { { "d:/altera/quartus ii 13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus ii 13/quartus/bin64/pin_planner.ppl" { key4 } } } { "VERILOGStart05.bdf" "" { Schematic "D:/GITEA/GitHub/ES/pcbteach/VERILOGStart05/VERILOGStart05.bdf" { { 840 152 320 856 "key4" "" } } } } { "d:/altera/quartus ii 13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus ii 13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { key4 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/GITEA/GitHub/ES/pcbteach/VERILOGStart05/" { { 0 { 0 ""} 0 26 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1710871429909 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reset " "Pin reset not assigned to an exact location on the device" {  } { { "d:/altera/quartus ii 13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus ii 13/quartus/bin64/pin_planner.ppl" { reset } } } { "VERILOGStart05.bdf" "" { Schematic "D:/GITEA/GitHub/ES/pcbteach/VERILOGStart05/VERILOGStart05.bdf" { { 928 152 320 944 "reset" "" } } } } { "d:/altera/quartus ii 13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus ii 13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/GITEA/GitHub/ES/pcbteach/VERILOGStart05/" { { 0 { 0 ""} 0 27 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1710871429909 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sda " "Pin sda not assigned to an exact location on the device" {  } { { "d:/altera/quartus ii 13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus ii 13/quartus/bin64/pin_planner.ppl" { sda } } } { "VERILOGStart05.bdf" "" { Schematic "D:/GITEA/GitHub/ES/pcbteach/VERILOGStart05/VERILOGStart05.bdf" { { -32 952 1128 -16 "sda" "" } } } } { "d:/altera/quartus ii 13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus ii 13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sda } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/GITEA/GitHub/ES/pcbteach/VERILOGStart05/" { { 0 { 0 ""} 0 20 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1710871429909 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1710871429909 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "VERILOGStart05.sdc " "Synopsys Design Constraints File file not found: 'VERILOGStart05.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1710871430252 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1710871430253 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Fitter" 0 -1 1710871430253 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Fitter" 0 -1 1710871430253 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1710871430254 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1710871430254 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1710871430254 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1710871430376 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1710871430380 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1710871430381 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1710871430381 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1710871430383 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1710871430384 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1710871430384 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1710871430384 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1710871430384 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1710871430385 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1710871430385 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "23 unused 2.5V 7 15 1 " "Number of I/O pins in group: 23 (unused VREF, 2.5V VCCIO, 7 input, 15 output, 1 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1710871430393 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1710871430393 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1710871430393 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 4 7 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  7 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1710871430394 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 8 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  8 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1710871430394 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 11 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  11 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1710871430394 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 14 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  14 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1710871430394 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 13 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  13 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1710871430394 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 9 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  9 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1710871430394 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 13 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  13 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1710871430394 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 12 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  12 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1710871430394 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1710871430394 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1710871430394 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1710871430425 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1710871431245 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1710871431373 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1710871431401 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1710871431550 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1710871431550 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1710871431920 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X11_Y0 X22_Y11 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X11_Y0 to location X22_Y11" {  } { { "loc" "" { Generic "D:/GITEA/GitHub/ES/pcbteach/VERILOGStart05/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X11_Y0 to location X22_Y11"} { { 11 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X11_Y0 to location X22_Y11"} 11 0 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1710871432175 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1710871432175 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1710871432229 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1710871432229 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Quartus II" 0 -1 1710871432229 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1710871432229 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.05 " "Total time spent on timing analysis during the Fitter is 0.05 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1710871432257 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1710871432323 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1710871432644 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1710871432688 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1710871432918 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1710871433220 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "1 " "Following 1 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "sda a permanently disabled " "Pin sda has a permanently disabled output enable" {  } { { "d:/altera/quartus ii 13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus ii 13/quartus/bin64/pin_planner.ppl" { sda } } } { "VERILOGStart05.bdf" "" { Schematic "D:/GITEA/GitHub/ES/pcbteach/VERILOGStart05/VERILOGStart05.bdf" { { -32 952 1128 -16 "sda" "" } } } } { "d:/altera/quartus ii 13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus ii 13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sda } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/GITEA/GitHub/ES/pcbteach/VERILOGStart05/" { { 0 { 0 ""} 0 20 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1710871433520 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1710871433520 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/GITEA/GitHub/ES/pcbteach/VERILOGStart05/output_files/VERILOGStart05.fit.smsg " "Generated suppressed messages file D:/GITEA/GitHub/ES/pcbteach/VERILOGStart05/output_files/VERILOGStart05.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1710871433756 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5523 " "Peak virtual memory: 5523 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1710871434162 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Mar 19 21:03:54 2024 " "Processing ended: Tue Mar 19 21:03:54 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1710871434162 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1710871434162 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1710871434162 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1710871434162 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1710871437779 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1710871437779 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar 19 21:03:57 2024 " "Processing started: Tue Mar 19 21:03:57 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1710871437779 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1710871437779 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off VERILOGStart05 -c VERILOGStart05 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off VERILOGStart05 -c VERILOGStart05" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1710871437779 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1710871438182 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1710871438195 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4601 " "Peak virtual memory: 4601 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1710871438393 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Mar 19 21:03:58 2024 " "Processing ended: Tue Mar 19 21:03:58 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1710871438393 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1710871438393 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1710871438393 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1710871438393 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1710871439682 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1710871441482 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1710871441482 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar 19 21:04:01 2024 " "Processing started: Tue Mar 19 21:04:01 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1710871441482 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1710871441482 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta VERILOGStart05 -c VERILOGStart05 " "Command: quartus_sta VERILOGStart05 -c VERILOGStart05" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1710871441482 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1710871441553 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "6 6 12 " "Parallel Compilation has detected 12 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 6 of the 6 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1710871442122 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1710871442122 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1710871442156 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1710871442156 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "VERILOGStart05.sdc " "Synopsys Design Constraints File file not found: 'VERILOGStart05.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1710871442319 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1710871442319 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Quartus II" 0 -1 1710871442320 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Quartus II" 0 -1 1710871442320 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Quartus II" 0 -1 1710871442320 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Quartus II" 0 -1 1710871442320 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1710871442321 ""}
{ "Info" "ISTA_NO_CLOCKS_TO_REPORT" "" "No clocks to report" {  } {  } 0 332159 "No clocks to report" 0 0 "Quartus II" 0 -1 1710871442324 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Quartus II" 0 0 1710871442325 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1710871442326 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1710871442335 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1710871442341 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1710871442343 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1710871442349 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1710871442350 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Quartus II" 0 0 1710871442362 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1710871442382 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1710871442679 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1710871442719 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Quartus II" 0 -1 1710871442719 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Quartus II" 0 -1 1710871442719 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Quartus II" 0 -1 1710871442719 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1710871442720 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1710871442726 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1710871442728 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1710871442733 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1710871442735 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1710871442740 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Quartus II" 0 0 1710871442751 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1710871442889 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Quartus II" 0 -1 1710871442889 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Quartus II" 0 -1 1710871442889 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Quartus II" 0 -1 1710871442889 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1710871442891 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1710871442897 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1710871442900 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1710871442903 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1710871442906 ""}
{ "Info" "ISTA_UCP_CONSTRAINED" "setup " "Design is fully constrained for setup requirements" {  } {  } 0 332101 "Design is fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1710871443184 ""}
{ "Info" "ISTA_UCP_CONSTRAINED" "hold " "Design is fully constrained for hold requirements" {  } {  } 0 332101 "Design is fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1710871443184 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4689 " "Peak virtual memory: 4689 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1710871443219 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Mar 19 21:04:03 2024 " "Processing ended: Tue Mar 19 21:04:03 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1710871443219 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1710871443219 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1710871443219 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1710871443219 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1710871445016 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1710871445017 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar 19 21:04:04 2024 " "Processing started: Tue Mar 19 21:04:04 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1710871445017 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1710871445017 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off VERILOGStart05 -c VERILOGStart05 " "Command: quartus_eda --read_settings_files=off --write_settings_files=off VERILOGStart05 -c VERILOGStart05" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1710871445017 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "VERILOGStart05_8_1200mv_85c_slow.vho D:/GITEA/GitHub/ES/pcbteach/VERILOGStart05/simulation/modelsim/ simulation " "Generated file VERILOGStart05_8_1200mv_85c_slow.vho in folder \"D:/GITEA/GitHub/ES/pcbteach/VERILOGStart05/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1710871445240 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "VERILOGStart05_8_1200mv_0c_slow.vho D:/GITEA/GitHub/ES/pcbteach/VERILOGStart05/simulation/modelsim/ simulation " "Generated file VERILOGStart05_8_1200mv_0c_slow.vho in folder \"D:/GITEA/GitHub/ES/pcbteach/VERILOGStart05/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1710871445254 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "VERILOGStart05_min_1200mv_0c_fast.vho D:/GITEA/GitHub/ES/pcbteach/VERILOGStart05/simulation/modelsim/ simulation " "Generated file VERILOGStart05_min_1200mv_0c_fast.vho in folder \"D:/GITEA/GitHub/ES/pcbteach/VERILOGStart05/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1710871445267 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "VERILOGStart05.vho D:/GITEA/GitHub/ES/pcbteach/VERILOGStart05/simulation/modelsim/ simulation " "Generated file VERILOGStart05.vho in folder \"D:/GITEA/GitHub/ES/pcbteach/VERILOGStart05/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1710871445280 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "VERILOGStart05_8_1200mv_85c_vhd_slow.sdo D:/GITEA/GitHub/ES/pcbteach/VERILOGStart05/simulation/modelsim/ simulation " "Generated file VERILOGStart05_8_1200mv_85c_vhd_slow.sdo in folder \"D:/GITEA/GitHub/ES/pcbteach/VERILOGStart05/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1710871445293 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "VERILOGStart05_8_1200mv_0c_vhd_slow.sdo D:/GITEA/GitHub/ES/pcbteach/VERILOGStart05/simulation/modelsim/ simulation " "Generated file VERILOGStart05_8_1200mv_0c_vhd_slow.sdo in folder \"D:/GITEA/GitHub/ES/pcbteach/VERILOGStart05/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1710871445305 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "VERILOGStart05_min_1200mv_0c_vhd_fast.sdo D:/GITEA/GitHub/ES/pcbteach/VERILOGStart05/simulation/modelsim/ simulation " "Generated file VERILOGStart05_min_1200mv_0c_vhd_fast.sdo in folder \"D:/GITEA/GitHub/ES/pcbteach/VERILOGStart05/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1710871445317 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "VERILOGStart05_vhd.sdo D:/GITEA/GitHub/ES/pcbteach/VERILOGStart05/simulation/modelsim/ simulation " "Generated file VERILOGStart05_vhd.sdo in folder \"D:/GITEA/GitHub/ES/pcbteach/VERILOGStart05/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1710871445329 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4556 " "Peak virtual memory: 4556 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1710871445359 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Mar 19 21:04:05 2024 " "Processing ended: Tue Mar 19 21:04:05 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1710871445359 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1710871445359 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1710871445359 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1710871445359 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 50 s " "Quartus II Full Compilation was successful. 0 errors, 50 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1710871445961 ""}
