// Seed: 3153999886
module module_0 (
    input supply0 id_0,
    output wor id_1,
    output wand id_2,
    input wand id_3,
    input tri id_4,
    output wand id_5,
    input tri1 id_6,
    input tri1 id_7,
    input uwire id_8,
    input wor id_9,
    input supply0 id_10,
    input supply0 id_11,
    input supply1 id_12,
    output supply0 id_13,
    input wor id_14,
    input wor id_15,
    output uwire id_16,
    output wor id_17,
    input wor id_18,
    input tri id_19,
    input wire id_20,
    input wor id_21,
    input tri id_22,
    output supply0 id_23,
    input tri id_24
);
  wire id_26;
endmodule
module module_1 (
    input  tri1  id_0,
    output logic id_1,
    input  wand  id_2,
    output tri   id_3
);
  id_5 :
  assert property (@(posedge 1 || 1) (1))
  else id_1 <= 1;
  module_0 modCall_1 (
      id_0,
      id_3,
      id_3,
      id_0,
      id_0,
      id_3,
      id_0,
      id_0,
      id_0,
      id_2,
      id_2,
      id_2,
      id_0,
      id_3,
      id_0,
      id_0,
      id_3,
      id_3,
      id_0,
      id_0,
      id_0,
      id_0,
      id_2,
      id_3,
      id_2
  );
  assign modCall_1.type_0 = 0;
endmodule
