Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (lin64) Build 1756540 Mon Jan 23 19:11:19 MST 2017
| Date         : Mon Oct 15 19:30:41 2018
| Host         : westeros running 64-bit Ubuntu 18.04.1 LTS
| Command      : report_timing_summary -file ./reports/synth_timing_report_aes.txt -delay_type min_max -max_path 50
| Design       : aes
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.16 2016-11-09
--------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      7.950        0.000                      0                   35        0.125        0.000                      0                   35        3.000        0.000                       0                    49  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                     Waveform(ns)       Period(ns)      Frequency(MHz)
-----                     ------------       ----------      --------------
clk                       {0.000 5.000}      10.000          100.000         
  w_clk_out_clk_wiz_gen   {0.000 5.500}      11.000          90.909          
  w_clkfbout_clk_wiz_gen  {0.000 25.000}     50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                         WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                         -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                         3.000        0.000                       0                     1  
  w_clk_out_clk_wiz_gen         7.950        0.000                      0                   35        0.125        0.000                      0                   35        5.000        0.000                       0                    45  
  w_clkfbout_clk_wiz_gen                                                                                                                                                   47.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751                clk_gen_instance/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000               clk_gen_instance/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000                clk_gen_instance/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000                clk_gen_instance/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000                clk_gen_instance/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000                clk_gen_instance/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  w_clk_out_clk_wiz_gen
  To Clock:  w_clk_out_clk_wiz_gen

Setup :            0  Failing Endpoints,  Worst Slack        7.950ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.125ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        5.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.950ns  (required time - arrival time)
  Source:                 A_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            u/x_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.000ns  (w_clk_out_clk_wiz_gen rise@11.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        2.808ns  (logic 0.875ns (31.161%)  route 1.933ns (68.839%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.261ns = ( 8.739 - 11.000 ) 
    Source Clock Delay      (SCD):    -1.586ns
    Clock Pessimism Removal (CPR):    0.530ns
  Clock Uncertainty:      0.126ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.242ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.042    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.108    -3.065 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.266    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.096    -2.170 r  clk_gen_instance/clkout1_buf/O
                         net (fo=43, unplaced)        0.584    -1.586    clk_out
                         FDRE                                         r  A_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.456    -1.130 r  A_reg[2]/Q
                         net (fo=26, unplaced)        1.031    -0.099    u/A_reg[0][1]
                         LUT6 (Prop_lut6_I0_O)        0.295     0.196 r  u/x[13]_i_3/O
                         net (fo=1, unplaced)         0.902     1.098    u/x[13]_i_3_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     1.222 r  u/x[13]_i_1/O
                         net (fo=1, unplaced)         0.000     1.222    u/fn_product_return[114]
                         FDRE                                         r  u/x_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                     11.000    11.000 r  
    W5                                                0.000    11.000 r  clk (IN)
                         net (fo=0)                   0.000    11.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    12.388 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    12.827    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378     7.449 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760     8.209    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.091     8.300 r  clk_gen_instance/clkout1_buf/O
                         net (fo=43, unplaced)        0.439     8.739    u/clk_out
                         FDRE                                         r  u/x_reg[13]/C
                         clock pessimism              0.530     9.269    
                         clock uncertainty           -0.126     9.143    
                         FDRE (Setup_fdre_C_D)        0.029     9.172    u/x_reg[13]
  -------------------------------------------------------------------
                         required time                          9.172    
                         arrival time                          -1.222    
  -------------------------------------------------------------------
                         slack                                  7.950    

Slack (MET) :             8.098ns  (required time - arrival time)
  Source:                 A_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            u/x_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.000ns  (w_clk_out_clk_wiz_gen rise@11.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        2.660ns  (logic 0.875ns (32.895%)  route 1.785ns (67.105%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.261ns = ( 8.739 - 11.000 ) 
    Source Clock Delay      (SCD):    -1.586ns
    Clock Pessimism Removal (CPR):    0.530ns
  Clock Uncertainty:      0.126ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.242ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.042    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.108    -3.065 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.266    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.096    -2.170 r  clk_gen_instance/clkout1_buf/O
                         net (fo=43, unplaced)        0.584    -1.586    clk_out
                         FDRE                                         r  A_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.456    -1.130 r  A_reg[2]/Q
                         net (fo=26, unplaced)        0.872    -0.258    u/A_reg[0][1]
                         LUT5 (Prop_lut5_I0_O)        0.295     0.037 r  u/x[6]_i_3/O
                         net (fo=2, unplaced)         0.913     0.950    u/x[6]_i_3_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     1.074 r  u/x[14]_i_1/O
                         net (fo=1, unplaced)         0.000     1.074    u/fn_product_return[113]
                         FDRE                                         r  u/x_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                     11.000    11.000 r  
    W5                                                0.000    11.000 r  clk (IN)
                         net (fo=0)                   0.000    11.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    12.388 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    12.827    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378     7.449 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760     8.209    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.091     8.300 r  clk_gen_instance/clkout1_buf/O
                         net (fo=43, unplaced)        0.439     8.739    u/clk_out
                         FDRE                                         r  u/x_reg[14]/C
                         clock pessimism              0.530     9.269    
                         clock uncertainty           -0.126     9.143    
                         FDRE (Setup_fdre_C_D)        0.029     9.172    u/x_reg[14]
  -------------------------------------------------------------------
                         required time                          9.172    
                         arrival time                          -1.074    
  -------------------------------------------------------------------
                         slack                                  8.098    

Slack (MET) :             8.098ns  (required time - arrival time)
  Source:                 A_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            u/x_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.000ns  (w_clk_out_clk_wiz_gen rise@11.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        2.660ns  (logic 0.875ns (32.895%)  route 1.785ns (67.105%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.261ns = ( 8.739 - 11.000 ) 
    Source Clock Delay      (SCD):    -1.586ns
    Clock Pessimism Removal (CPR):    0.530ns
  Clock Uncertainty:      0.126ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.242ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.042    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.108    -3.065 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.266    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.096    -2.170 r  clk_gen_instance/clkout1_buf/O
                         net (fo=43, unplaced)        0.584    -1.586    clk_out
                         FDRE                                         r  A_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.456    -1.130 r  A_reg[2]/Q
                         net (fo=26, unplaced)        0.872    -0.258    u/A_reg[0][1]
                         LUT5 (Prop_lut5_I0_O)        0.295     0.037 r  u/x[6]_i_3/O
                         net (fo=2, unplaced)         0.913     0.950    u/x[6]_i_3_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     1.074 r  u/x[6]_i_1/O
                         net (fo=1, unplaced)         0.000     1.074    u/fn_product_return[121]
                         FDRE                                         r  u/x_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                     11.000    11.000 r  
    W5                                                0.000    11.000 r  clk (IN)
                         net (fo=0)                   0.000    11.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    12.388 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    12.827    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378     7.449 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760     8.209    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.091     8.300 r  clk_gen_instance/clkout1_buf/O
                         net (fo=43, unplaced)        0.439     8.739    u/clk_out
                         FDRE                                         r  u/x_reg[6]/C
                         clock pessimism              0.530     9.269    
                         clock uncertainty           -0.126     9.143    
                         FDRE (Setup_fdre_C_D)        0.029     9.172    u/x_reg[6]
  -------------------------------------------------------------------
                         required time                          9.172    
                         arrival time                          -1.074    
  -------------------------------------------------------------------
                         slack                                  8.098    

Slack (MET) :             8.407ns  (required time - arrival time)
  Source:                 A_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            u/x_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.000ns  (w_clk_out_clk_wiz_gen rise@11.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        2.351ns  (logic 0.901ns (38.324%)  route 1.450ns (61.676%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.261ns = ( 8.739 - 11.000 ) 
    Source Clock Delay      (SCD):    -1.586ns
    Clock Pessimism Removal (CPR):    0.530ns
  Clock Uncertainty:      0.126ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.242ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.042    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.108    -3.065 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.266    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.096    -2.170 r  clk_gen_instance/clkout1_buf/O
                         net (fo=43, unplaced)        0.584    -1.586    clk_out
                         FDRE                                         r  A_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.456    -1.130 r  A_reg[2]/Q
                         net (fo=26, unplaced)        1.031    -0.099    u/A_reg[0][1]
                         LUT6 (Prop_lut6_I0_O)        0.295     0.196 r  u/x[5]_i_2/O
                         net (fo=1, unplaced)         0.419     0.615    u/x[5]_i_2_n_0
                         LUT4 (Prop_lut4_I1_O)        0.150     0.765 r  u/x[5]_i_1/O
                         net (fo=1, unplaced)         0.000     0.765    u/fn_product_return[122]
                         FDRE                                         r  u/x_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                     11.000    11.000 r  
    W5                                                0.000    11.000 r  clk (IN)
                         net (fo=0)                   0.000    11.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    12.388 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    12.827    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378     7.449 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760     8.209    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.091     8.300 r  clk_gen_instance/clkout1_buf/O
                         net (fo=43, unplaced)        0.439     8.739    u/clk_out
                         FDRE                                         r  u/x_reg[5]/C
                         clock pessimism              0.530     9.269    
                         clock uncertainty           -0.126     9.143    
                         FDRE (Setup_fdre_C_D)        0.029     9.172    u/x_reg[5]
  -------------------------------------------------------------------
                         required time                          9.172    
                         arrival time                          -0.765    
  -------------------------------------------------------------------
                         slack                                  8.407    

Slack (MET) :             8.536ns  (required time - arrival time)
  Source:                 B_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            u/x_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.000ns  (w_clk_out_clk_wiz_gen rise@11.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        2.222ns  (logic 0.903ns (40.639%)  route 1.319ns (59.361%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.261ns = ( 8.739 - 11.000 ) 
    Source Clock Delay      (SCD):    -1.586ns
    Clock Pessimism Removal (CPR):    0.530ns
  Clock Uncertainty:      0.126ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.242ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.042    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.108    -3.065 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.266    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.096    -2.170 r  clk_gen_instance/clkout1_buf/O
                         net (fo=43, unplaced)        0.584    -1.586    clk_out
                         FDRE                                         r  B_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.456    -1.130 r  B_reg[4]/Q
                         net (fo=24, unplaced)        0.870    -0.260    u/Q[0]
                         LUT5 (Prop_lut5_I0_O)        0.323     0.063 r  u/x[4]_i_3/O
                         net (fo=1, unplaced)         0.449     0.512    u/x[4]_i_3_n_0
                         LUT4 (Prop_lut4_I3_O)        0.124     0.636 r  u/x[4]_i_1/O
                         net (fo=1, unplaced)         0.000     0.636    u/fn_product_return[123]
                         FDRE                                         r  u/x_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                     11.000    11.000 r  
    W5                                                0.000    11.000 r  clk (IN)
                         net (fo=0)                   0.000    11.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    12.388 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    12.827    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378     7.449 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760     8.209    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.091     8.300 r  clk_gen_instance/clkout1_buf/O
                         net (fo=43, unplaced)        0.439     8.739    u/clk_out
                         FDRE                                         r  u/x_reg[4]/C
                         clock pessimism              0.530     9.269    
                         clock uncertainty           -0.126     9.143    
                         FDRE (Setup_fdre_C_D)        0.029     9.172    u/x_reg[4]
  -------------------------------------------------------------------
                         required time                          9.172    
                         arrival time                          -0.636    
  -------------------------------------------------------------------
                         slack                                  8.536    

Slack (MET) :             8.619ns  (required time - arrival time)
  Source:                 u/clkdiv_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            u/clkdiv_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.000ns  (w_clk_out_clk_wiz_gen rise@11.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        2.172ns  (logic 1.820ns (83.794%)  route 0.352ns (16.206%))
  Logic Levels:           6  (CARRY4=5 LUT1=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.261ns = ( 8.739 - 11.000 ) 
    Source Clock Delay      (SCD):    -1.586ns
    Clock Pessimism Removal (CPR):    0.530ns
  Clock Uncertainty:      0.126ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.242ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.042    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.108    -3.065 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.266    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.096    -2.170 r  clk_gen_instance/clkout1_buf/O
                         net (fo=43, unplaced)        0.584    -1.586    u/clk_out
                         FDRE                                         r  u/clkdiv_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.456    -1.130 r  u/clkdiv_reg[1]/Q
                         net (fo=1, unplaced)         0.343    -0.787    u/clkdiv_reg_n_0_[1]
                         LUT1 (Prop_lut1_I0_O)        0.124    -0.663 r  u/clkdiv[0]_i_4/O
                         net (fo=1, unplaced)         0.000    -0.663    u/clkdiv[0]_i_4_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    -0.113 r  u/clkdiv_reg[0]_i_1/CO[3]
                         net (fo=1, unplaced)         0.009    -0.104    u/clkdiv_reg[0]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.010 r  u/clkdiv_reg[4]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     0.010    u/clkdiv_reg[4]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.124 r  u/clkdiv_reg[8]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     0.124    u/clkdiv_reg[8]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.238 r  u/clkdiv_reg[12]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     0.238    u/clkdiv_reg[12]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348     0.586 r  u/clkdiv_reg[16]_i_1/O[1]
                         net (fo=1, unplaced)         0.000     0.586    u/clkdiv_reg[16]_i_1_n_6
                         FDRE                                         r  u/clkdiv_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                     11.000    11.000 r  
    W5                                                0.000    11.000 r  clk (IN)
                         net (fo=0)                   0.000    11.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    12.388 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    12.827    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378     7.449 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760     8.209    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.091     8.300 r  clk_gen_instance/clkout1_buf/O
                         net (fo=43, unplaced)        0.439     8.739    u/clk_out
                         FDRE                                         r  u/clkdiv_reg[17]/C
                         clock pessimism              0.530     9.269    
                         clock uncertainty           -0.126     9.143    
                         FDRE (Setup_fdre_C_D)        0.062     9.205    u/clkdiv_reg[17]
  -------------------------------------------------------------------
                         required time                          9.205    
                         arrival time                          -0.586    
  -------------------------------------------------------------------
                         slack                                  8.619    

Slack (MET) :             8.638ns  (required time - arrival time)
  Source:                 u/clkdiv_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            u/clkdiv_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.000ns  (w_clk_out_clk_wiz_gen rise@11.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        2.153ns  (logic 1.801ns (83.651%)  route 0.352ns (16.349%))
  Logic Levels:           6  (CARRY4=5 LUT1=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.261ns = ( 8.739 - 11.000 ) 
    Source Clock Delay      (SCD):    -1.586ns
    Clock Pessimism Removal (CPR):    0.530ns
  Clock Uncertainty:      0.126ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.242ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.042    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.108    -3.065 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.266    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.096    -2.170 r  clk_gen_instance/clkout1_buf/O
                         net (fo=43, unplaced)        0.584    -1.586    u/clk_out
                         FDRE                                         r  u/clkdiv_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.456    -1.130 r  u/clkdiv_reg[1]/Q
                         net (fo=1, unplaced)         0.343    -0.787    u/clkdiv_reg_n_0_[1]
                         LUT1 (Prop_lut1_I0_O)        0.124    -0.663 r  u/clkdiv[0]_i_4/O
                         net (fo=1, unplaced)         0.000    -0.663    u/clkdiv[0]_i_4_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    -0.113 r  u/clkdiv_reg[0]_i_1/CO[3]
                         net (fo=1, unplaced)         0.009    -0.104    u/clkdiv_reg[0]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.010 r  u/clkdiv_reg[4]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     0.010    u/clkdiv_reg[4]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.124 r  u/clkdiv_reg[8]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     0.124    u/clkdiv_reg[8]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.238 r  u/clkdiv_reg[12]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     0.238    u/clkdiv_reg[12]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329     0.567 r  u/clkdiv_reg[16]_i_1/O[3]
                         net (fo=1, unplaced)         0.000     0.567    u/clkdiv_reg[16]_i_1_n_4
                         FDRE                                         r  u/clkdiv_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                     11.000    11.000 r  
    W5                                                0.000    11.000 r  clk (IN)
                         net (fo=0)                   0.000    11.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    12.388 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    12.827    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378     7.449 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760     8.209    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.091     8.300 r  clk_gen_instance/clkout1_buf/O
                         net (fo=43, unplaced)        0.439     8.739    u/clk_out
                         FDRE                                         r  u/clkdiv_reg[19]/C
                         clock pessimism              0.530     9.269    
                         clock uncertainty           -0.126     9.143    
                         FDRE (Setup_fdre_C_D)        0.062     9.205    u/clkdiv_reg[19]
  -------------------------------------------------------------------
                         required time                          9.205    
                         arrival time                          -0.567    
  -------------------------------------------------------------------
                         slack                                  8.638    

Slack (MET) :             8.662ns  (required time - arrival time)
  Source:                 B_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            u/x_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.000ns  (w_clk_out_clk_wiz_gen rise@11.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        2.131ns  (logic 1.100ns (51.619%)  route 1.031ns (48.381%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.261ns = ( 8.739 - 11.000 ) 
    Source Clock Delay      (SCD):    -1.586ns
    Clock Pessimism Removal (CPR):    0.530ns
  Clock Uncertainty:      0.126ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.242ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.042    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.108    -3.065 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.266    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.096    -2.170 r  clk_gen_instance/clkout1_buf/O
                         net (fo=43, unplaced)        0.584    -1.586    clk_out
                         FDRE                                         r  B_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.456    -1.130 r  B_reg[2]/Q
                         net (fo=26, unplaced)        1.031    -0.099    u/Q[2]
                         LUT6 (Prop_lut6_I0_O)        0.295     0.196 r  u/x[11]_i_5/O
                         net (fo=1, unplaced)         0.000     0.196    u/x[11]_i_5_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.245     0.441 r  u/x_reg[11]_i_2/O
                         net (fo=1, unplaced)         0.000     0.441    u/x_reg[11]_i_2_n_0
                         MUXF8 (Prop_muxf8_I0_O)      0.104     0.545 r  u/x_reg[11]_i_1/O
                         net (fo=1, unplaced)         0.000     0.545    u/fn_product_return[116]
                         FDRE                                         r  u/x_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                     11.000    11.000 r  
    W5                                                0.000    11.000 r  clk (IN)
                         net (fo=0)                   0.000    11.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    12.388 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    12.827    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378     7.449 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760     8.209    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.091     8.300 r  clk_gen_instance/clkout1_buf/O
                         net (fo=43, unplaced)        0.439     8.739    u/clk_out
                         FDRE                                         r  u/x_reg[11]/C
                         clock pessimism              0.530     9.269    
                         clock uncertainty           -0.126     9.143    
                         FDRE (Setup_fdre_C_D)        0.064     9.207    u/x_reg[11]
  -------------------------------------------------------------------
                         required time                          9.207    
                         arrival time                          -0.545    
  -------------------------------------------------------------------
                         slack                                  8.662    

Slack (MET) :             8.665ns  (required time - arrival time)
  Source:                 B_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            u/x_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.000ns  (w_clk_out_clk_wiz_gen rise@11.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        2.128ns  (logic 1.100ns (51.692%)  route 1.028ns (48.308%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.261ns = ( 8.739 - 11.000 ) 
    Source Clock Delay      (SCD):    -1.586ns
    Clock Pessimism Removal (CPR):    0.530ns
  Clock Uncertainty:      0.126ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.242ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.042    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.108    -3.065 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.266    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.096    -2.170 r  clk_gen_instance/clkout1_buf/O
                         net (fo=43, unplaced)        0.584    -1.586    clk_out
                         FDRE                                         r  B_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.456    -1.130 r  B_reg[3]/Q
                         net (fo=23, unplaced)        1.028    -0.102    u/Q[1]
                         LUT6 (Prop_lut6_I0_O)        0.295     0.193 r  u/x[12]_i_5/O
                         net (fo=1, unplaced)         0.000     0.193    u/x[12]_i_5_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.245     0.438 r  u/x_reg[12]_i_2/O
                         net (fo=1, unplaced)         0.000     0.438    u/x_reg[12]_i_2_n_0
                         MUXF8 (Prop_muxf8_I0_O)      0.104     0.542 r  u/x_reg[12]_i_1/O
                         net (fo=1, unplaced)         0.000     0.542    u/fn_product_return[115]
                         FDRE                                         r  u/x_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                     11.000    11.000 r  
    W5                                                0.000    11.000 r  clk (IN)
                         net (fo=0)                   0.000    11.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    12.388 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    12.827    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378     7.449 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760     8.209    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.091     8.300 r  clk_gen_instance/clkout1_buf/O
                         net (fo=43, unplaced)        0.439     8.739    u/clk_out
                         FDRE                                         r  u/x_reg[12]/C
                         clock pessimism              0.530     9.269    
                         clock uncertainty           -0.126     9.143    
                         FDRE (Setup_fdre_C_D)        0.064     9.207    u/x_reg[12]
  -------------------------------------------------------------------
                         required time                          9.207    
                         arrival time                          -0.542    
  -------------------------------------------------------------------
                         slack                                  8.665    

Slack (MET) :             8.711ns  (required time - arrival time)
  Source:                 u/clkdiv_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            u/clkdiv_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.000ns  (w_clk_out_clk_wiz_gen rise@11.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        2.080ns  (logic 1.728ns (83.077%)  route 0.352ns (16.923%))
  Logic Levels:           6  (CARRY4=5 LUT1=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.261ns = ( 8.739 - 11.000 ) 
    Source Clock Delay      (SCD):    -1.586ns
    Clock Pessimism Removal (CPR):    0.530ns
  Clock Uncertainty:      0.126ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.242ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.042    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.108    -3.065 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.266    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.096    -2.170 r  clk_gen_instance/clkout1_buf/O
                         net (fo=43, unplaced)        0.584    -1.586    u/clk_out
                         FDRE                                         r  u/clkdiv_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.456    -1.130 r  u/clkdiv_reg[1]/Q
                         net (fo=1, unplaced)         0.343    -0.787    u/clkdiv_reg_n_0_[1]
                         LUT1 (Prop_lut1_I0_O)        0.124    -0.663 r  u/clkdiv[0]_i_4/O
                         net (fo=1, unplaced)         0.000    -0.663    u/clkdiv[0]_i_4_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    -0.113 r  u/clkdiv_reg[0]_i_1/CO[3]
                         net (fo=1, unplaced)         0.009    -0.104    u/clkdiv_reg[0]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.010 r  u/clkdiv_reg[4]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     0.010    u/clkdiv_reg[4]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.124 r  u/clkdiv_reg[8]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     0.124    u/clkdiv_reg[8]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.238 r  u/clkdiv_reg[12]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     0.238    u/clkdiv_reg[12]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256     0.494 r  u/clkdiv_reg[16]_i_1/O[2]
                         net (fo=1, unplaced)         0.000     0.494    u/clkdiv_reg[16]_i_1_n_5
                         FDRE                                         r  u/clkdiv_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                     11.000    11.000 r  
    W5                                                0.000    11.000 r  clk (IN)
                         net (fo=0)                   0.000    11.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    12.388 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    12.827    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378     7.449 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760     8.209    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.091     8.300 r  clk_gen_instance/clkout1_buf/O
                         net (fo=43, unplaced)        0.439     8.739    u/clk_out
                         FDRE                                         r  u/clkdiv_reg[18]/C
                         clock pessimism              0.530     9.269    
                         clock uncertainty           -0.126     9.143    
                         FDRE (Setup_fdre_C_D)        0.062     9.205    u/clkdiv_reg[18]
  -------------------------------------------------------------------
                         required time                          9.205    
                         arrival time                          -0.494    
  -------------------------------------------------------------------
                         slack                                  8.711    

Slack (MET) :             8.732ns  (required time - arrival time)
  Source:                 u/clkdiv_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            u/clkdiv_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.000ns  (w_clk_out_clk_wiz_gen rise@11.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        2.059ns  (logic 1.707ns (82.904%)  route 0.352ns (17.096%))
  Logic Levels:           6  (CARRY4=5 LUT1=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.261ns = ( 8.739 - 11.000 ) 
    Source Clock Delay      (SCD):    -1.586ns
    Clock Pessimism Removal (CPR):    0.530ns
  Clock Uncertainty:      0.126ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.242ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.042    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.108    -3.065 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.266    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.096    -2.170 r  clk_gen_instance/clkout1_buf/O
                         net (fo=43, unplaced)        0.584    -1.586    u/clk_out
                         FDRE                                         r  u/clkdiv_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.456    -1.130 r  u/clkdiv_reg[1]/Q
                         net (fo=1, unplaced)         0.343    -0.787    u/clkdiv_reg_n_0_[1]
                         LUT1 (Prop_lut1_I0_O)        0.124    -0.663 r  u/clkdiv[0]_i_4/O
                         net (fo=1, unplaced)         0.000    -0.663    u/clkdiv[0]_i_4_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    -0.113 r  u/clkdiv_reg[0]_i_1/CO[3]
                         net (fo=1, unplaced)         0.009    -0.104    u/clkdiv_reg[0]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.010 r  u/clkdiv_reg[4]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     0.010    u/clkdiv_reg[4]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.124 r  u/clkdiv_reg[8]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     0.124    u/clkdiv_reg[8]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.238 r  u/clkdiv_reg[12]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     0.238    u/clkdiv_reg[12]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235     0.473 r  u/clkdiv_reg[16]_i_1/O[0]
                         net (fo=1, unplaced)         0.000     0.473    u/clkdiv_reg[16]_i_1_n_7
                         FDRE                                         r  u/clkdiv_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                     11.000    11.000 r  
    W5                                                0.000    11.000 r  clk (IN)
                         net (fo=0)                   0.000    11.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    12.388 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    12.827    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378     7.449 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760     8.209    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.091     8.300 r  clk_gen_instance/clkout1_buf/O
                         net (fo=43, unplaced)        0.439     8.739    u/clk_out
                         FDRE                                         r  u/clkdiv_reg[16]/C
                         clock pessimism              0.530     9.269    
                         clock uncertainty           -0.126     9.143    
                         FDRE (Setup_fdre_C_D)        0.062     9.205    u/clkdiv_reg[16]
  -------------------------------------------------------------------
                         required time                          9.205    
                         arrival time                          -0.473    
  -------------------------------------------------------------------
                         slack                                  8.732    

Slack (MET) :             8.733ns  (required time - arrival time)
  Source:                 u/clkdiv_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            u/clkdiv_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.000ns  (w_clk_out_clk_wiz_gen rise@11.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        2.058ns  (logic 1.706ns (82.896%)  route 0.352ns (17.104%))
  Logic Levels:           5  (CARRY4=4 LUT1=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.261ns = ( 8.739 - 11.000 ) 
    Source Clock Delay      (SCD):    -1.586ns
    Clock Pessimism Removal (CPR):    0.530ns
  Clock Uncertainty:      0.126ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.242ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.042    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.108    -3.065 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.266    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.096    -2.170 r  clk_gen_instance/clkout1_buf/O
                         net (fo=43, unplaced)        0.584    -1.586    u/clk_out
                         FDRE                                         r  u/clkdiv_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.456    -1.130 r  u/clkdiv_reg[1]/Q
                         net (fo=1, unplaced)         0.343    -0.787    u/clkdiv_reg_n_0_[1]
                         LUT1 (Prop_lut1_I0_O)        0.124    -0.663 r  u/clkdiv[0]_i_4/O
                         net (fo=1, unplaced)         0.000    -0.663    u/clkdiv[0]_i_4_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    -0.113 r  u/clkdiv_reg[0]_i_1/CO[3]
                         net (fo=1, unplaced)         0.009    -0.104    u/clkdiv_reg[0]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.010 r  u/clkdiv_reg[4]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     0.010    u/clkdiv_reg[4]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.124 r  u/clkdiv_reg[8]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     0.124    u/clkdiv_reg[8]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348     0.472 r  u/clkdiv_reg[12]_i_1/O[1]
                         net (fo=1, unplaced)         0.000     0.472    u/clkdiv_reg[12]_i_1_n_6
                         FDRE                                         r  u/clkdiv_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                     11.000    11.000 r  
    W5                                                0.000    11.000 r  clk (IN)
                         net (fo=0)                   0.000    11.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    12.388 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    12.827    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378     7.449 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760     8.209    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.091     8.300 r  clk_gen_instance/clkout1_buf/O
                         net (fo=43, unplaced)        0.439     8.739    u/clk_out
                         FDRE                                         r  u/clkdiv_reg[13]/C
                         clock pessimism              0.530     9.269    
                         clock uncertainty           -0.126     9.143    
                         FDRE (Setup_fdre_C_D)        0.062     9.205    u/clkdiv_reg[13]
  -------------------------------------------------------------------
                         required time                          9.205    
                         arrival time                          -0.472    
  -------------------------------------------------------------------
                         slack                                  8.733    

Slack (MET) :             8.752ns  (required time - arrival time)
  Source:                 u/clkdiv_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            u/clkdiv_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.000ns  (w_clk_out_clk_wiz_gen rise@11.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        2.039ns  (logic 1.687ns (82.737%)  route 0.352ns (17.263%))
  Logic Levels:           5  (CARRY4=4 LUT1=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.261ns = ( 8.739 - 11.000 ) 
    Source Clock Delay      (SCD):    -1.586ns
    Clock Pessimism Removal (CPR):    0.530ns
  Clock Uncertainty:      0.126ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.242ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.042    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.108    -3.065 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.266    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.096    -2.170 r  clk_gen_instance/clkout1_buf/O
                         net (fo=43, unplaced)        0.584    -1.586    u/clk_out
                         FDRE                                         r  u/clkdiv_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.456    -1.130 r  u/clkdiv_reg[1]/Q
                         net (fo=1, unplaced)         0.343    -0.787    u/clkdiv_reg_n_0_[1]
                         LUT1 (Prop_lut1_I0_O)        0.124    -0.663 r  u/clkdiv[0]_i_4/O
                         net (fo=1, unplaced)         0.000    -0.663    u/clkdiv[0]_i_4_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    -0.113 r  u/clkdiv_reg[0]_i_1/CO[3]
                         net (fo=1, unplaced)         0.009    -0.104    u/clkdiv_reg[0]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.010 r  u/clkdiv_reg[4]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     0.010    u/clkdiv_reg[4]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.124 r  u/clkdiv_reg[8]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     0.124    u/clkdiv_reg[8]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329     0.453 r  u/clkdiv_reg[12]_i_1/O[3]
                         net (fo=1, unplaced)         0.000     0.453    u/clkdiv_reg[12]_i_1_n_4
                         FDRE                                         r  u/clkdiv_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                     11.000    11.000 r  
    W5                                                0.000    11.000 r  clk (IN)
                         net (fo=0)                   0.000    11.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    12.388 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    12.827    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378     7.449 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760     8.209    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.091     8.300 r  clk_gen_instance/clkout1_buf/O
                         net (fo=43, unplaced)        0.439     8.739    u/clk_out
                         FDRE                                         r  u/clkdiv_reg[15]/C
                         clock pessimism              0.530     9.269    
                         clock uncertainty           -0.126     9.143    
                         FDRE (Setup_fdre_C_D)        0.062     9.205    u/clkdiv_reg[15]
  -------------------------------------------------------------------
                         required time                          9.205    
                         arrival time                          -0.453    
  -------------------------------------------------------------------
                         slack                                  8.752    

Slack (MET) :             8.775ns  (required time - arrival time)
  Source:                 A_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            u/x_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.000ns  (w_clk_out_clk_wiz_gen rise@11.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        2.018ns  (logic 0.996ns (49.356%)  route 1.022ns (50.644%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.261ns = ( 8.739 - 11.000 ) 
    Source Clock Delay      (SCD):    -1.586ns
    Clock Pessimism Removal (CPR):    0.530ns
  Clock Uncertainty:      0.126ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.242ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.042    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.108    -3.065 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.266    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.096    -2.170 r  clk_gen_instance/clkout1_buf/O
                         net (fo=43, unplaced)        0.584    -1.586    clk_out
                         FDRE                                         r  A_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.456    -1.130 r  A_reg[0]/Q
                         net (fo=18, unplaced)        1.022    -0.108    u/A_reg[0][3]
                         LUT6 (Prop_lut6_I0_O)        0.295     0.187 r  u/x[10]_i_3/O
                         net (fo=1, unplaced)         0.000     0.187    u/x[10]_i_3_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.245     0.432 r  u/x_reg[10]_i_1/O
                         net (fo=1, unplaced)         0.000     0.432    u/fn_product_return[117]
                         FDRE                                         r  u/x_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                     11.000    11.000 r  
    W5                                                0.000    11.000 r  clk (IN)
                         net (fo=0)                   0.000    11.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    12.388 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    12.827    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378     7.449 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760     8.209    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.091     8.300 r  clk_gen_instance/clkout1_buf/O
                         net (fo=43, unplaced)        0.439     8.739    u/clk_out
                         FDRE                                         r  u/x_reg[10]/C
                         clock pessimism              0.530     9.269    
                         clock uncertainty           -0.126     9.143    
                         FDRE (Setup_fdre_C_D)        0.064     9.207    u/x_reg[10]
  -------------------------------------------------------------------
                         required time                          9.207    
                         arrival time                          -0.432    
  -------------------------------------------------------------------
                         slack                                  8.775    

Slack (MET) :             8.825ns  (required time - arrival time)
  Source:                 u/clkdiv_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            u/clkdiv_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.000ns  (w_clk_out_clk_wiz_gen rise@11.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        1.966ns  (logic 1.614ns (82.096%)  route 0.352ns (17.904%))
  Logic Levels:           5  (CARRY4=4 LUT1=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.261ns = ( 8.739 - 11.000 ) 
    Source Clock Delay      (SCD):    -1.586ns
    Clock Pessimism Removal (CPR):    0.530ns
  Clock Uncertainty:      0.126ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.242ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.042    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.108    -3.065 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.266    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.096    -2.170 r  clk_gen_instance/clkout1_buf/O
                         net (fo=43, unplaced)        0.584    -1.586    u/clk_out
                         FDRE                                         r  u/clkdiv_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.456    -1.130 r  u/clkdiv_reg[1]/Q
                         net (fo=1, unplaced)         0.343    -0.787    u/clkdiv_reg_n_0_[1]
                         LUT1 (Prop_lut1_I0_O)        0.124    -0.663 r  u/clkdiv[0]_i_4/O
                         net (fo=1, unplaced)         0.000    -0.663    u/clkdiv[0]_i_4_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    -0.113 r  u/clkdiv_reg[0]_i_1/CO[3]
                         net (fo=1, unplaced)         0.009    -0.104    u/clkdiv_reg[0]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.010 r  u/clkdiv_reg[4]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     0.010    u/clkdiv_reg[4]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.124 r  u/clkdiv_reg[8]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     0.124    u/clkdiv_reg[8]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256     0.380 r  u/clkdiv_reg[12]_i_1/O[2]
                         net (fo=1, unplaced)         0.000     0.380    u/clkdiv_reg[12]_i_1_n_5
                         FDRE                                         r  u/clkdiv_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                     11.000    11.000 r  
    W5                                                0.000    11.000 r  clk (IN)
                         net (fo=0)                   0.000    11.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    12.388 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    12.827    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378     7.449 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760     8.209    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.091     8.300 r  clk_gen_instance/clkout1_buf/O
                         net (fo=43, unplaced)        0.439     8.739    u/clk_out
                         FDRE                                         r  u/clkdiv_reg[14]/C
                         clock pessimism              0.530     9.269    
                         clock uncertainty           -0.126     9.143    
                         FDRE (Setup_fdre_C_D)        0.062     9.205    u/clkdiv_reg[14]
  -------------------------------------------------------------------
                         required time                          9.205    
                         arrival time                          -0.380    
  -------------------------------------------------------------------
                         slack                                  8.825    

Slack (MET) :             8.846ns  (required time - arrival time)
  Source:                 u/clkdiv_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            u/clkdiv_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.000ns  (w_clk_out_clk_wiz_gen rise@11.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        1.945ns  (logic 1.593ns (81.902%)  route 0.352ns (18.098%))
  Logic Levels:           5  (CARRY4=4 LUT1=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.261ns = ( 8.739 - 11.000 ) 
    Source Clock Delay      (SCD):    -1.586ns
    Clock Pessimism Removal (CPR):    0.530ns
  Clock Uncertainty:      0.126ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.242ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.042    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.108    -3.065 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.266    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.096    -2.170 r  clk_gen_instance/clkout1_buf/O
                         net (fo=43, unplaced)        0.584    -1.586    u/clk_out
                         FDRE                                         r  u/clkdiv_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.456    -1.130 r  u/clkdiv_reg[1]/Q
                         net (fo=1, unplaced)         0.343    -0.787    u/clkdiv_reg_n_0_[1]
                         LUT1 (Prop_lut1_I0_O)        0.124    -0.663 r  u/clkdiv[0]_i_4/O
                         net (fo=1, unplaced)         0.000    -0.663    u/clkdiv[0]_i_4_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    -0.113 r  u/clkdiv_reg[0]_i_1/CO[3]
                         net (fo=1, unplaced)         0.009    -0.104    u/clkdiv_reg[0]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.010 r  u/clkdiv_reg[4]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     0.010    u/clkdiv_reg[4]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.124 r  u/clkdiv_reg[8]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     0.124    u/clkdiv_reg[8]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235     0.359 r  u/clkdiv_reg[12]_i_1/O[0]
                         net (fo=1, unplaced)         0.000     0.359    u/clkdiv_reg[12]_i_1_n_7
                         FDRE                                         r  u/clkdiv_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                     11.000    11.000 r  
    W5                                                0.000    11.000 r  clk (IN)
                         net (fo=0)                   0.000    11.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    12.388 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    12.827    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378     7.449 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760     8.209    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.091     8.300 r  clk_gen_instance/clkout1_buf/O
                         net (fo=43, unplaced)        0.439     8.739    u/clk_out
                         FDRE                                         r  u/clkdiv_reg[12]/C
                         clock pessimism              0.530     9.269    
                         clock uncertainty           -0.126     9.143    
                         FDRE (Setup_fdre_C_D)        0.062     9.205    u/clkdiv_reg[12]
  -------------------------------------------------------------------
                         required time                          9.205    
                         arrival time                          -0.359    
  -------------------------------------------------------------------
                         slack                                  8.846    

Slack (MET) :             8.847ns  (required time - arrival time)
  Source:                 u/clkdiv_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            u/clkdiv_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.000ns  (w_clk_out_clk_wiz_gen rise@11.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        1.944ns  (logic 1.592ns (81.893%)  route 0.352ns (18.107%))
  Logic Levels:           4  (CARRY4=3 LUT1=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.261ns = ( 8.739 - 11.000 ) 
    Source Clock Delay      (SCD):    -1.586ns
    Clock Pessimism Removal (CPR):    0.530ns
  Clock Uncertainty:      0.126ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.242ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.042    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.108    -3.065 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.266    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.096    -2.170 r  clk_gen_instance/clkout1_buf/O
                         net (fo=43, unplaced)        0.584    -1.586    u/clk_out
                         FDRE                                         r  u/clkdiv_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.456    -1.130 r  u/clkdiv_reg[1]/Q
                         net (fo=1, unplaced)         0.343    -0.787    u/clkdiv_reg_n_0_[1]
                         LUT1 (Prop_lut1_I0_O)        0.124    -0.663 r  u/clkdiv[0]_i_4/O
                         net (fo=1, unplaced)         0.000    -0.663    u/clkdiv[0]_i_4_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    -0.113 r  u/clkdiv_reg[0]_i_1/CO[3]
                         net (fo=1, unplaced)         0.009    -0.104    u/clkdiv_reg[0]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.010 r  u/clkdiv_reg[4]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     0.010    u/clkdiv_reg[4]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348     0.358 r  u/clkdiv_reg[8]_i_1/O[1]
                         net (fo=1, unplaced)         0.000     0.358    u/clkdiv_reg[8]_i_1_n_6
                         FDRE                                         r  u/clkdiv_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                     11.000    11.000 r  
    W5                                                0.000    11.000 r  clk (IN)
                         net (fo=0)                   0.000    11.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    12.388 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    12.827    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378     7.449 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760     8.209    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.091     8.300 r  clk_gen_instance/clkout1_buf/O
                         net (fo=43, unplaced)        0.439     8.739    u/clk_out
                         FDRE                                         r  u/clkdiv_reg[9]/C
                         clock pessimism              0.530     9.269    
                         clock uncertainty           -0.126     9.143    
                         FDRE (Setup_fdre_C_D)        0.062     9.205    u/clkdiv_reg[9]
  -------------------------------------------------------------------
                         required time                          9.205    
                         arrival time                          -0.358    
  -------------------------------------------------------------------
                         slack                                  8.847    

Slack (MET) :             8.866ns  (required time - arrival time)
  Source:                 u/clkdiv_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            u/clkdiv_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.000ns  (w_clk_out_clk_wiz_gen rise@11.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        1.925ns  (logic 1.573ns (81.714%)  route 0.352ns (18.286%))
  Logic Levels:           4  (CARRY4=3 LUT1=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.261ns = ( 8.739 - 11.000 ) 
    Source Clock Delay      (SCD):    -1.586ns
    Clock Pessimism Removal (CPR):    0.530ns
  Clock Uncertainty:      0.126ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.242ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.042    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.108    -3.065 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.266    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.096    -2.170 r  clk_gen_instance/clkout1_buf/O
                         net (fo=43, unplaced)        0.584    -1.586    u/clk_out
                         FDRE                                         r  u/clkdiv_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.456    -1.130 r  u/clkdiv_reg[1]/Q
                         net (fo=1, unplaced)         0.343    -0.787    u/clkdiv_reg_n_0_[1]
                         LUT1 (Prop_lut1_I0_O)        0.124    -0.663 r  u/clkdiv[0]_i_4/O
                         net (fo=1, unplaced)         0.000    -0.663    u/clkdiv[0]_i_4_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    -0.113 r  u/clkdiv_reg[0]_i_1/CO[3]
                         net (fo=1, unplaced)         0.009    -0.104    u/clkdiv_reg[0]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.010 r  u/clkdiv_reg[4]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     0.010    u/clkdiv_reg[4]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329     0.339 r  u/clkdiv_reg[8]_i_1/O[3]
                         net (fo=1, unplaced)         0.000     0.339    u/clkdiv_reg[8]_i_1_n_4
                         FDRE                                         r  u/clkdiv_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                     11.000    11.000 r  
    W5                                                0.000    11.000 r  clk (IN)
                         net (fo=0)                   0.000    11.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    12.388 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    12.827    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378     7.449 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760     8.209    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.091     8.300 r  clk_gen_instance/clkout1_buf/O
                         net (fo=43, unplaced)        0.439     8.739    u/clk_out
                         FDRE                                         r  u/clkdiv_reg[11]/C
                         clock pessimism              0.530     9.269    
                         clock uncertainty           -0.126     9.143    
                         FDRE (Setup_fdre_C_D)        0.062     9.205    u/clkdiv_reg[11]
  -------------------------------------------------------------------
                         required time                          9.205    
                         arrival time                          -0.339    
  -------------------------------------------------------------------
                         slack                                  8.866    

Slack (MET) :             8.939ns  (required time - arrival time)
  Source:                 u/clkdiv_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            u/clkdiv_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.000ns  (w_clk_out_clk_wiz_gen rise@11.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        1.852ns  (logic 1.500ns (80.994%)  route 0.352ns (19.006%))
  Logic Levels:           4  (CARRY4=3 LUT1=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.261ns = ( 8.739 - 11.000 ) 
    Source Clock Delay      (SCD):    -1.586ns
    Clock Pessimism Removal (CPR):    0.530ns
  Clock Uncertainty:      0.126ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.242ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.042    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.108    -3.065 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.266    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.096    -2.170 r  clk_gen_instance/clkout1_buf/O
                         net (fo=43, unplaced)        0.584    -1.586    u/clk_out
                         FDRE                                         r  u/clkdiv_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.456    -1.130 r  u/clkdiv_reg[1]/Q
                         net (fo=1, unplaced)         0.343    -0.787    u/clkdiv_reg_n_0_[1]
                         LUT1 (Prop_lut1_I0_O)        0.124    -0.663 r  u/clkdiv[0]_i_4/O
                         net (fo=1, unplaced)         0.000    -0.663    u/clkdiv[0]_i_4_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    -0.113 r  u/clkdiv_reg[0]_i_1/CO[3]
                         net (fo=1, unplaced)         0.009    -0.104    u/clkdiv_reg[0]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.010 r  u/clkdiv_reg[4]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     0.010    u/clkdiv_reg[4]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256     0.266 r  u/clkdiv_reg[8]_i_1/O[2]
                         net (fo=1, unplaced)         0.000     0.266    u/clkdiv_reg[8]_i_1_n_5
                         FDRE                                         r  u/clkdiv_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                     11.000    11.000 r  
    W5                                                0.000    11.000 r  clk (IN)
                         net (fo=0)                   0.000    11.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    12.388 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    12.827    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378     7.449 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760     8.209    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.091     8.300 r  clk_gen_instance/clkout1_buf/O
                         net (fo=43, unplaced)        0.439     8.739    u/clk_out
                         FDRE                                         r  u/clkdiv_reg[10]/C
                         clock pessimism              0.530     9.269    
                         clock uncertainty           -0.126     9.143    
                         FDRE (Setup_fdre_C_D)        0.062     9.205    u/clkdiv_reg[10]
  -------------------------------------------------------------------
                         required time                          9.205    
                         arrival time                          -0.266    
  -------------------------------------------------------------------
                         slack                                  8.939    

Slack (MET) :             8.960ns  (required time - arrival time)
  Source:                 u/clkdiv_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            u/clkdiv_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.000ns  (w_clk_out_clk_wiz_gen rise@11.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        1.831ns  (logic 1.479ns (80.776%)  route 0.352ns (19.224%))
  Logic Levels:           4  (CARRY4=3 LUT1=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.261ns = ( 8.739 - 11.000 ) 
    Source Clock Delay      (SCD):    -1.586ns
    Clock Pessimism Removal (CPR):    0.530ns
  Clock Uncertainty:      0.126ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.242ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.042    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.108    -3.065 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.266    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.096    -2.170 r  clk_gen_instance/clkout1_buf/O
                         net (fo=43, unplaced)        0.584    -1.586    u/clk_out
                         FDRE                                         r  u/clkdiv_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.456    -1.130 r  u/clkdiv_reg[1]/Q
                         net (fo=1, unplaced)         0.343    -0.787    u/clkdiv_reg_n_0_[1]
                         LUT1 (Prop_lut1_I0_O)        0.124    -0.663 r  u/clkdiv[0]_i_4/O
                         net (fo=1, unplaced)         0.000    -0.663    u/clkdiv[0]_i_4_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    -0.113 r  u/clkdiv_reg[0]_i_1/CO[3]
                         net (fo=1, unplaced)         0.009    -0.104    u/clkdiv_reg[0]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.010 r  u/clkdiv_reg[4]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     0.010    u/clkdiv_reg[4]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235     0.245 r  u/clkdiv_reg[8]_i_1/O[0]
                         net (fo=1, unplaced)         0.000     0.245    u/clkdiv_reg[8]_i_1_n_7
                         FDRE                                         r  u/clkdiv_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                     11.000    11.000 r  
    W5                                                0.000    11.000 r  clk (IN)
                         net (fo=0)                   0.000    11.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    12.388 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    12.827    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378     7.449 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760     8.209    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.091     8.300 r  clk_gen_instance/clkout1_buf/O
                         net (fo=43, unplaced)        0.439     8.739    u/clk_out
                         FDRE                                         r  u/clkdiv_reg[8]/C
                         clock pessimism              0.530     9.269    
                         clock uncertainty           -0.126     9.143    
                         FDRE (Setup_fdre_C_D)        0.062     9.205    u/clkdiv_reg[8]
  -------------------------------------------------------------------
                         required time                          9.205    
                         arrival time                          -0.245    
  -------------------------------------------------------------------
                         slack                                  8.960    

Slack (MET) :             8.961ns  (required time - arrival time)
  Source:                 u/clkdiv_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            u/clkdiv_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.000ns  (w_clk_out_clk_wiz_gen rise@11.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        1.830ns  (logic 1.478ns (80.765%)  route 0.352ns (19.235%))
  Logic Levels:           3  (CARRY4=2 LUT1=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.261ns = ( 8.739 - 11.000 ) 
    Source Clock Delay      (SCD):    -1.586ns
    Clock Pessimism Removal (CPR):    0.530ns
  Clock Uncertainty:      0.126ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.242ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.042    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.108    -3.065 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.266    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.096    -2.170 r  clk_gen_instance/clkout1_buf/O
                         net (fo=43, unplaced)        0.584    -1.586    u/clk_out
                         FDRE                                         r  u/clkdiv_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.456    -1.130 r  u/clkdiv_reg[1]/Q
                         net (fo=1, unplaced)         0.343    -0.787    u/clkdiv_reg_n_0_[1]
                         LUT1 (Prop_lut1_I0_O)        0.124    -0.663 r  u/clkdiv[0]_i_4/O
                         net (fo=1, unplaced)         0.000    -0.663    u/clkdiv[0]_i_4_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    -0.113 r  u/clkdiv_reg[0]_i_1/CO[3]
                         net (fo=1, unplaced)         0.009    -0.104    u/clkdiv_reg[0]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348     0.244 r  u/clkdiv_reg[4]_i_1/O[1]
                         net (fo=1, unplaced)         0.000     0.244    u/clkdiv_reg[4]_i_1_n_6
                         FDRE                                         r  u/clkdiv_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                     11.000    11.000 r  
    W5                                                0.000    11.000 r  clk (IN)
                         net (fo=0)                   0.000    11.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    12.388 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    12.827    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378     7.449 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760     8.209    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.091     8.300 r  clk_gen_instance/clkout1_buf/O
                         net (fo=43, unplaced)        0.439     8.739    u/clk_out
                         FDRE                                         r  u/clkdiv_reg[5]/C
                         clock pessimism              0.530     9.269    
                         clock uncertainty           -0.126     9.143    
                         FDRE (Setup_fdre_C_D)        0.062     9.205    u/clkdiv_reg[5]
  -------------------------------------------------------------------
                         required time                          9.205    
                         arrival time                          -0.244    
  -------------------------------------------------------------------
                         slack                                  8.961    

Slack (MET) :             8.979ns  (required time - arrival time)
  Source:                 B_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            u/x_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.000ns  (w_clk_out_clk_wiz_gen rise@11.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        1.779ns  (logic 0.751ns (42.215%)  route 1.028ns (57.785%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.261ns = ( 8.739 - 11.000 ) 
    Source Clock Delay      (SCD):    -1.586ns
    Clock Pessimism Removal (CPR):    0.530ns
  Clock Uncertainty:      0.126ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.242ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.042    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.108    -3.065 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.266    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.096    -2.170 r  clk_gen_instance/clkout1_buf/O
                         net (fo=43, unplaced)        0.584    -1.586    clk_out
                         FDRE                                         r  B_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.456    -1.130 r  B_reg[3]/Q
                         net (fo=23, unplaced)        1.028    -0.102    u/Q[1]
                         LUT6 (Prop_lut6_I0_O)        0.295     0.193 r  u/x[3]_i_1/O
                         net (fo=1, unplaced)         0.000     0.193    u/fn_product_return[124]
                         FDRE                                         r  u/x_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                     11.000    11.000 r  
    W5                                                0.000    11.000 r  clk (IN)
                         net (fo=0)                   0.000    11.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    12.388 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    12.827    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378     7.449 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760     8.209    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.091     8.300 r  clk_gen_instance/clkout1_buf/O
                         net (fo=43, unplaced)        0.439     8.739    u/clk_out
                         FDRE                                         r  u/x_reg[3]/C
                         clock pessimism              0.530     9.269    
                         clock uncertainty           -0.126     9.143    
                         FDRE (Setup_fdre_C_D)        0.029     9.172    u/x_reg[3]
  -------------------------------------------------------------------
                         required time                          9.172    
                         arrival time                          -0.193    
  -------------------------------------------------------------------
                         slack                                  8.979    

Slack (MET) :             8.979ns  (required time - arrival time)
  Source:                 B_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            u/x_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.000ns  (w_clk_out_clk_wiz_gen rise@11.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        1.779ns  (logic 0.751ns (42.215%)  route 1.028ns (57.785%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.261ns = ( 8.739 - 11.000 ) 
    Source Clock Delay      (SCD):    -1.586ns
    Clock Pessimism Removal (CPR):    0.530ns
  Clock Uncertainty:      0.126ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.242ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.042    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.108    -3.065 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.266    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.096    -2.170 r  clk_gen_instance/clkout1_buf/O
                         net (fo=43, unplaced)        0.584    -1.586    clk_out
                         FDRE                                         r  B_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.456    -1.130 r  B_reg[3]/Q
                         net (fo=23, unplaced)        1.028    -0.102    u/Q[1]
                         LUT6 (Prop_lut6_I0_O)        0.295     0.193 r  u/x[9]_i_1/O
                         net (fo=1, unplaced)         0.000     0.193    u/fn_product_return[118]
                         FDRE                                         r  u/x_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                     11.000    11.000 r  
    W5                                                0.000    11.000 r  clk (IN)
                         net (fo=0)                   0.000    11.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    12.388 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    12.827    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378     7.449 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760     8.209    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.091     8.300 r  clk_gen_instance/clkout1_buf/O
                         net (fo=43, unplaced)        0.439     8.739    u/clk_out
                         FDRE                                         r  u/x_reg[9]/C
                         clock pessimism              0.530     9.269    
                         clock uncertainty           -0.126     9.143    
                         FDRE (Setup_fdre_C_D)        0.029     9.172    u/x_reg[9]
  -------------------------------------------------------------------
                         required time                          9.172    
                         arrival time                          -0.193    
  -------------------------------------------------------------------
                         slack                                  8.979    

Slack (MET) :             8.980ns  (required time - arrival time)
  Source:                 u/clkdiv_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            u/clkdiv_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.000ns  (w_clk_out_clk_wiz_gen rise@11.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        1.811ns  (logic 1.459ns (80.563%)  route 0.352ns (19.437%))
  Logic Levels:           3  (CARRY4=2 LUT1=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.261ns = ( 8.739 - 11.000 ) 
    Source Clock Delay      (SCD):    -1.586ns
    Clock Pessimism Removal (CPR):    0.530ns
  Clock Uncertainty:      0.126ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.242ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.042    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.108    -3.065 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.266    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.096    -2.170 r  clk_gen_instance/clkout1_buf/O
                         net (fo=43, unplaced)        0.584    -1.586    u/clk_out
                         FDRE                                         r  u/clkdiv_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.456    -1.130 r  u/clkdiv_reg[1]/Q
                         net (fo=1, unplaced)         0.343    -0.787    u/clkdiv_reg_n_0_[1]
                         LUT1 (Prop_lut1_I0_O)        0.124    -0.663 r  u/clkdiv[0]_i_4/O
                         net (fo=1, unplaced)         0.000    -0.663    u/clkdiv[0]_i_4_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    -0.113 r  u/clkdiv_reg[0]_i_1/CO[3]
                         net (fo=1, unplaced)         0.009    -0.104    u/clkdiv_reg[0]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329     0.225 r  u/clkdiv_reg[4]_i_1/O[3]
                         net (fo=1, unplaced)         0.000     0.225    u/clkdiv_reg[4]_i_1_n_4
                         FDRE                                         r  u/clkdiv_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                     11.000    11.000 r  
    W5                                                0.000    11.000 r  clk (IN)
                         net (fo=0)                   0.000    11.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    12.388 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    12.827    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378     7.449 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760     8.209    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.091     8.300 r  clk_gen_instance/clkout1_buf/O
                         net (fo=43, unplaced)        0.439     8.739    u/clk_out
                         FDRE                                         r  u/clkdiv_reg[7]/C
                         clock pessimism              0.530     9.269    
                         clock uncertainty           -0.126     9.143    
                         FDRE (Setup_fdre_C_D)        0.062     9.205    u/clkdiv_reg[7]
  -------------------------------------------------------------------
                         required time                          9.205    
                         arrival time                          -0.225    
  -------------------------------------------------------------------
                         slack                                  8.980    

Slack (MET) :             8.999ns  (required time - arrival time)
  Source:                 A_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            u/x_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.000ns  (w_clk_out_clk_wiz_gen rise@11.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        1.759ns  (logic 0.751ns (42.695%)  route 1.008ns (57.305%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.261ns = ( 8.739 - 11.000 ) 
    Source Clock Delay      (SCD):    -1.586ns
    Clock Pessimism Removal (CPR):    0.530ns
  Clock Uncertainty:      0.126ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.242ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.042    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.108    -3.065 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.266    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.096    -2.170 r  clk_gen_instance/clkout1_buf/O
                         net (fo=43, unplaced)        0.584    -1.586    clk_out
                         FDRE                                         r  A_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.456    -1.130 r  A_reg[3]/Q
                         net (fo=10, unplaced)        1.008    -0.122    u/A_reg[0][0]
                         LUT6 (Prop_lut6_I0_O)        0.295     0.173 r  u/x[7]_i_1/O
                         net (fo=1, unplaced)         0.000     0.173    u/fn_product_return[120]
                         FDRE                                         r  u/x_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                     11.000    11.000 r  
    W5                                                0.000    11.000 r  clk (IN)
                         net (fo=0)                   0.000    11.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    12.388 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    12.827    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378     7.449 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760     8.209    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.091     8.300 r  clk_gen_instance/clkout1_buf/O
                         net (fo=43, unplaced)        0.439     8.739    u/clk_out
                         FDRE                                         r  u/x_reg[7]/C
                         clock pessimism              0.530     9.269    
                         clock uncertainty           -0.126     9.143    
                         FDRE (Setup_fdre_C_D)        0.029     9.172    u/x_reg[7]
  -------------------------------------------------------------------
                         required time                          9.172    
                         arrival time                          -0.173    
  -------------------------------------------------------------------
                         slack                                  8.999    

Slack (MET) :             8.999ns  (required time - arrival time)
  Source:                 A_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            u/x_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.000ns  (w_clk_out_clk_wiz_gen rise@11.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        1.759ns  (logic 0.751ns (42.695%)  route 1.008ns (57.305%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.261ns = ( 8.739 - 11.000 ) 
    Source Clock Delay      (SCD):    -1.586ns
    Clock Pessimism Removal (CPR):    0.530ns
  Clock Uncertainty:      0.126ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.242ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.042    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.108    -3.065 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.266    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.096    -2.170 r  clk_gen_instance/clkout1_buf/O
                         net (fo=43, unplaced)        0.584    -1.586    clk_out
                         FDRE                                         r  A_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.456    -1.130 r  A_reg[3]/Q
                         net (fo=10, unplaced)        1.008    -0.122    u/A_reg[0][0]
                         LUT6 (Prop_lut6_I0_O)        0.295     0.173 r  u/x[8]_i_1/O
                         net (fo=1, unplaced)         0.000     0.173    u/fn_product_return[119]
                         FDRE                                         r  u/x_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                     11.000    11.000 r  
    W5                                                0.000    11.000 r  clk (IN)
                         net (fo=0)                   0.000    11.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    12.388 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    12.827    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378     7.449 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760     8.209    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.091     8.300 r  clk_gen_instance/clkout1_buf/O
                         net (fo=43, unplaced)        0.439     8.739    u/clk_out
                         FDRE                                         r  u/x_reg[8]/C
                         clock pessimism              0.530     9.269    
                         clock uncertainty           -0.126     9.143    
                         FDRE (Setup_fdre_C_D)        0.029     9.172    u/x_reg[8]
  -------------------------------------------------------------------
                         required time                          9.172    
                         arrival time                          -0.173    
  -------------------------------------------------------------------
                         slack                                  8.999    

Slack (MET) :             9.053ns  (required time - arrival time)
  Source:                 u/clkdiv_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            u/clkdiv_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.000ns  (w_clk_out_clk_wiz_gen rise@11.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        1.738ns  (logic 1.386ns (79.747%)  route 0.352ns (20.253%))
  Logic Levels:           3  (CARRY4=2 LUT1=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.261ns = ( 8.739 - 11.000 ) 
    Source Clock Delay      (SCD):    -1.586ns
    Clock Pessimism Removal (CPR):    0.530ns
  Clock Uncertainty:      0.126ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.242ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.042    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.108    -3.065 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.266    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.096    -2.170 r  clk_gen_instance/clkout1_buf/O
                         net (fo=43, unplaced)        0.584    -1.586    u/clk_out
                         FDRE                                         r  u/clkdiv_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.456    -1.130 r  u/clkdiv_reg[1]/Q
                         net (fo=1, unplaced)         0.343    -0.787    u/clkdiv_reg_n_0_[1]
                         LUT1 (Prop_lut1_I0_O)        0.124    -0.663 r  u/clkdiv[0]_i_4/O
                         net (fo=1, unplaced)         0.000    -0.663    u/clkdiv[0]_i_4_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    -0.113 r  u/clkdiv_reg[0]_i_1/CO[3]
                         net (fo=1, unplaced)         0.009    -0.104    u/clkdiv_reg[0]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256     0.152 r  u/clkdiv_reg[4]_i_1/O[2]
                         net (fo=1, unplaced)         0.000     0.152    u/clkdiv_reg[4]_i_1_n_5
                         FDRE                                         r  u/clkdiv_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                     11.000    11.000 r  
    W5                                                0.000    11.000 r  clk (IN)
                         net (fo=0)                   0.000    11.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    12.388 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    12.827    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378     7.449 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760     8.209    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.091     8.300 r  clk_gen_instance/clkout1_buf/O
                         net (fo=43, unplaced)        0.439     8.739    u/clk_out
                         FDRE                                         r  u/clkdiv_reg[6]/C
                         clock pessimism              0.530     9.269    
                         clock uncertainty           -0.126     9.143    
                         FDRE (Setup_fdre_C_D)        0.062     9.205    u/clkdiv_reg[6]
  -------------------------------------------------------------------
                         required time                          9.205    
                         arrival time                          -0.152    
  -------------------------------------------------------------------
                         slack                                  9.053    

Slack (MET) :             9.074ns  (required time - arrival time)
  Source:                 u/clkdiv_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            u/clkdiv_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.000ns  (w_clk_out_clk_wiz_gen rise@11.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        1.717ns  (logic 1.365ns (79.499%)  route 0.352ns (20.501%))
  Logic Levels:           3  (CARRY4=2 LUT1=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.261ns = ( 8.739 - 11.000 ) 
    Source Clock Delay      (SCD):    -1.586ns
    Clock Pessimism Removal (CPR):    0.530ns
  Clock Uncertainty:      0.126ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.242ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.042    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.108    -3.065 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.266    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.096    -2.170 r  clk_gen_instance/clkout1_buf/O
                         net (fo=43, unplaced)        0.584    -1.586    u/clk_out
                         FDRE                                         r  u/clkdiv_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.456    -1.130 r  u/clkdiv_reg[1]/Q
                         net (fo=1, unplaced)         0.343    -0.787    u/clkdiv_reg_n_0_[1]
                         LUT1 (Prop_lut1_I0_O)        0.124    -0.663 r  u/clkdiv[0]_i_4/O
                         net (fo=1, unplaced)         0.000    -0.663    u/clkdiv[0]_i_4_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    -0.113 r  u/clkdiv_reg[0]_i_1/CO[3]
                         net (fo=1, unplaced)         0.009    -0.104    u/clkdiv_reg[0]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235     0.131 r  u/clkdiv_reg[4]_i_1/O[0]
                         net (fo=1, unplaced)         0.000     0.131    u/clkdiv_reg[4]_i_1_n_7
                         FDRE                                         r  u/clkdiv_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                     11.000    11.000 r  
    W5                                                0.000    11.000 r  clk (IN)
                         net (fo=0)                   0.000    11.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    12.388 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    12.827    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378     7.449 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760     8.209    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.091     8.300 r  clk_gen_instance/clkout1_buf/O
                         net (fo=43, unplaced)        0.439     8.739    u/clk_out
                         FDRE                                         r  u/clkdiv_reg[4]/C
                         clock pessimism              0.530     9.269    
                         clock uncertainty           -0.126     9.143    
                         FDRE (Setup_fdre_C_D)        0.062     9.205    u/clkdiv_reg[4]
  -------------------------------------------------------------------
                         required time                          9.205    
                         arrival time                          -0.131    
  -------------------------------------------------------------------
                         slack                                  9.074    

Slack (MET) :             9.183ns  (required time - arrival time)
  Source:                 A_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            u/x_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.000ns  (w_clk_out_clk_wiz_gen rise@11.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        1.575ns  (logic 0.777ns (49.333%)  route 0.798ns (50.667%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.261ns = ( 8.739 - 11.000 ) 
    Source Clock Delay      (SCD):    -1.586ns
    Clock Pessimism Removal (CPR):    0.530ns
  Clock Uncertainty:      0.126ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.242ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.042    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.108    -3.065 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.266    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.096    -2.170 r  clk_gen_instance/clkout1_buf/O
                         net (fo=43, unplaced)        0.584    -1.586    clk_out
                         FDRE                                         r  A_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.456    -1.130 r  A_reg[0]/Q
                         net (fo=18, unplaced)        0.798    -0.332    u/A_reg[0][3]
                         LUT4 (Prop_lut4_I1_O)        0.321    -0.011 r  u/x[2]_i_1/O
                         net (fo=1, unplaced)         0.000    -0.011    u/fn_product_return[125]
                         FDRE                                         r  u/x_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                     11.000    11.000 r  
    W5                                                0.000    11.000 r  clk (IN)
                         net (fo=0)                   0.000    11.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    12.388 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    12.827    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378     7.449 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760     8.209    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.091     8.300 r  clk_gen_instance/clkout1_buf/O
                         net (fo=43, unplaced)        0.439     8.739    u/clk_out
                         FDRE                                         r  u/x_reg[2]/C
                         clock pessimism              0.530     9.269    
                         clock uncertainty           -0.126     9.143    
                         FDRE (Setup_fdre_C_D)        0.029     9.172    u/x_reg[2]
  -------------------------------------------------------------------
                         required time                          9.172    
                         arrival time                           0.011    
  -------------------------------------------------------------------
                         slack                                  9.183    

Slack (MET) :             9.228ns  (required time - arrival time)
  Source:                 u/clkdiv_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            u/clkdiv_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.000ns  (w_clk_out_clk_wiz_gen rise@11.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        1.563ns  (logic 1.220ns (78.055%)  route 0.343ns (21.945%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.261ns = ( 8.739 - 11.000 ) 
    Source Clock Delay      (SCD):    -1.586ns
    Clock Pessimism Removal (CPR):    0.530ns
  Clock Uncertainty:      0.126ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.242ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.042    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.108    -3.065 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.266    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.096    -2.170 r  clk_gen_instance/clkout1_buf/O
                         net (fo=43, unplaced)        0.584    -1.586    u/clk_out
                         FDRE                                         r  u/clkdiv_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.456    -1.130 r  u/clkdiv_reg[1]/Q
                         net (fo=1, unplaced)         0.343    -0.787    u/clkdiv_reg_n_0_[1]
                         LUT1 (Prop_lut1_I0_O)        0.124    -0.663 r  u/clkdiv[0]_i_4/O
                         net (fo=1, unplaced)         0.000    -0.663    u/clkdiv[0]_i_4_n_0
                         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    -0.023 r  u/clkdiv_reg[0]_i_1/O[3]
                         net (fo=1, unplaced)         0.000    -0.023    u/clkdiv_reg[0]_i_1_n_4
                         FDRE                                         r  u/clkdiv_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                     11.000    11.000 r  
    W5                                                0.000    11.000 r  clk (IN)
                         net (fo=0)                   0.000    11.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    12.388 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    12.827    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378     7.449 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760     8.209    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.091     8.300 r  clk_gen_instance/clkout1_buf/O
                         net (fo=43, unplaced)        0.439     8.739    u/clk_out
                         FDRE                                         r  u/clkdiv_reg[3]/C
                         clock pessimism              0.530     9.269    
                         clock uncertainty           -0.126     9.143    
                         FDRE (Setup_fdre_C_D)        0.062     9.205    u/clkdiv_reg[3]
  -------------------------------------------------------------------
                         required time                          9.205    
                         arrival time                           0.023    
  -------------------------------------------------------------------
                         slack                                  9.228    

Slack (MET) :             9.288ns  (required time - arrival time)
  Source:                 u/clkdiv_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            u/clkdiv_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.000ns  (w_clk_out_clk_wiz_gen rise@11.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        1.503ns  (logic 1.160ns (77.179%)  route 0.343ns (22.821%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.261ns = ( 8.739 - 11.000 ) 
    Source Clock Delay      (SCD):    -1.586ns
    Clock Pessimism Removal (CPR):    0.530ns
  Clock Uncertainty:      0.126ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.242ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.042    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.108    -3.065 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.266    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.096    -2.170 r  clk_gen_instance/clkout1_buf/O
                         net (fo=43, unplaced)        0.584    -1.586    u/clk_out
                         FDRE                                         r  u/clkdiv_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.456    -1.130 r  u/clkdiv_reg[1]/Q
                         net (fo=1, unplaced)         0.343    -0.787    u/clkdiv_reg_n_0_[1]
                         LUT1 (Prop_lut1_I0_O)        0.124    -0.663 r  u/clkdiv[0]_i_4/O
                         net (fo=1, unplaced)         0.000    -0.663    u/clkdiv[0]_i_4_n_0
                         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    -0.083 r  u/clkdiv_reg[0]_i_1/O[2]
                         net (fo=1, unplaced)         0.000    -0.083    u/clkdiv_reg[0]_i_1_n_5
                         FDRE                                         r  u/clkdiv_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                     11.000    11.000 r  
    W5                                                0.000    11.000 r  clk (IN)
                         net (fo=0)                   0.000    11.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    12.388 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    12.827    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378     7.449 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760     8.209    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.091     8.300 r  clk_gen_instance/clkout1_buf/O
                         net (fo=43, unplaced)        0.439     8.739    u/clk_out
                         FDRE                                         r  u/clkdiv_reg[2]/C
                         clock pessimism              0.530     9.269    
                         clock uncertainty           -0.126     9.143    
                         FDRE (Setup_fdre_C_D)        0.062     9.205    u/clkdiv_reg[2]
  -------------------------------------------------------------------
                         required time                          9.205    
                         arrival time                           0.083    
  -------------------------------------------------------------------
                         slack                                  9.288    

Slack (MET) :             9.473ns  (required time - arrival time)
  Source:                 B_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            u/x_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.000ns  (w_clk_out_clk_wiz_gen rise@11.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        1.285ns  (logic 0.751ns (58.444%)  route 0.534ns (41.556%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.261ns = ( 8.739 - 11.000 ) 
    Source Clock Delay      (SCD):    -1.586ns
    Clock Pessimism Removal (CPR):    0.530ns
  Clock Uncertainty:      0.126ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.242ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.042    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.108    -3.065 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.266    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.096    -2.170 r  clk_gen_instance/clkout1_buf/O
                         net (fo=43, unplaced)        0.584    -1.586    clk_out
                         FDRE                                         r  B_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.456    -1.130 r  B_reg[4]/Q
                         net (fo=24, unplaced)        0.534    -0.596    u/Q[0]
                         LUT2 (Prop_lut2_I0_O)        0.295    -0.301 r  u/x[0]_i_1/O
                         net (fo=1, unplaced)         0.000    -0.301    u/fn_product_return[127]
                         FDRE                                         r  u/x_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                     11.000    11.000 r  
    W5                                                0.000    11.000 r  clk (IN)
                         net (fo=0)                   0.000    11.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    12.388 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    12.827    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378     7.449 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760     8.209    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.091     8.300 r  clk_gen_instance/clkout1_buf/O
                         net (fo=43, unplaced)        0.439     8.739    u/clk_out
                         FDRE                                         r  u/x_reg[0]/C
                         clock pessimism              0.530     9.269    
                         clock uncertainty           -0.126     9.143    
                         FDRE (Setup_fdre_C_D)        0.029     9.172    u/x_reg[0]
  -------------------------------------------------------------------
                         required time                          9.172    
                         arrival time                           0.301    
  -------------------------------------------------------------------
                         slack                                  9.473    

Slack (MET) :             9.473ns  (required time - arrival time)
  Source:                 B_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            u/x_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.000ns  (w_clk_out_clk_wiz_gen rise@11.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        1.285ns  (logic 0.751ns (58.444%)  route 0.534ns (41.556%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.261ns = ( 8.739 - 11.000 ) 
    Source Clock Delay      (SCD):    -1.586ns
    Clock Pessimism Removal (CPR):    0.530ns
  Clock Uncertainty:      0.126ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.242ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.042    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.108    -3.065 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.266    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.096    -2.170 r  clk_gen_instance/clkout1_buf/O
                         net (fo=43, unplaced)        0.584    -1.586    clk_out
                         FDRE                                         r  B_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.456    -1.130 r  B_reg[1]/Q
                         net (fo=24, unplaced)        0.534    -0.596    u/Q[3]
                         LUT2 (Prop_lut2_I0_O)        0.295    -0.301 r  u/x[1]_i_1/O
                         net (fo=1, unplaced)         0.000    -0.301    u/fn_product_return[126]
                         FDRE                                         r  u/x_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                     11.000    11.000 r  
    W5                                                0.000    11.000 r  clk (IN)
                         net (fo=0)                   0.000    11.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    12.388 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    12.827    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378     7.449 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760     8.209    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.091     8.300 r  clk_gen_instance/clkout1_buf/O
                         net (fo=43, unplaced)        0.439     8.739    u/clk_out
                         FDRE                                         r  u/x_reg[1]/C
                         clock pessimism              0.530     9.269    
                         clock uncertainty           -0.126     9.143    
                         FDRE (Setup_fdre_C_D)        0.029     9.172    u/x_reg[1]
  -------------------------------------------------------------------
                         required time                          9.172    
                         arrival time                           0.301    
  -------------------------------------------------------------------
                         slack                                  9.473    

Slack (MET) :             9.490ns  (required time - arrival time)
  Source:                 u/clkdiv_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            u/clkdiv_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.000ns  (w_clk_out_clk_wiz_gen rise@11.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        1.301ns  (logic 1.004ns (77.171%)  route 0.297ns (22.829%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.261ns = ( 8.739 - 11.000 ) 
    Source Clock Delay      (SCD):    -1.586ns
    Clock Pessimism Removal (CPR):    0.530ns
  Clock Uncertainty:      0.126ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.242ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.042    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.108    -3.065 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.266    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.096    -2.170 r  clk_gen_instance/clkout1_buf/O
                         net (fo=43, unplaced)        0.584    -1.586    u/clk_out
                         FDRE                                         r  u/clkdiv_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.456    -1.130 f  u/clkdiv_reg[0]/Q
                         net (fo=1, unplaced)         0.297    -0.833    u/clkdiv_reg_n_0_[0]
                         LUT1 (Prop_lut1_I0_O)        0.124    -0.709 r  u/clkdiv[0]_i_5/O
                         net (fo=1, unplaced)         0.000    -0.709    u/clkdiv[0]_i_5_n_0
                         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    -0.285 r  u/clkdiv_reg[0]_i_1/O[1]
                         net (fo=1, unplaced)         0.000    -0.285    u/clkdiv_reg[0]_i_1_n_6
                         FDRE                                         r  u/clkdiv_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                     11.000    11.000 r  
    W5                                                0.000    11.000 r  clk (IN)
                         net (fo=0)                   0.000    11.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    12.388 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    12.827    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378     7.449 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760     8.209    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.091     8.300 r  clk_gen_instance/clkout1_buf/O
                         net (fo=43, unplaced)        0.439     8.739    u/clk_out
                         FDRE                                         r  u/clkdiv_reg[1]/C
                         clock pessimism              0.530     9.269    
                         clock uncertainty           -0.126     9.143    
                         FDRE (Setup_fdre_C_D)        0.062     9.205    u/clkdiv_reg[1]
  -------------------------------------------------------------------
                         required time                          9.205    
                         arrival time                           0.285    
  -------------------------------------------------------------------
                         slack                                  9.490    

Slack (MET) :             9.667ns  (required time - arrival time)
  Source:                 u/clkdiv_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            u/clkdiv_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.000ns  (w_clk_out_clk_wiz_gen rise@11.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        1.124ns  (logic 0.827ns (73.577%)  route 0.297ns (26.423%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.261ns = ( 8.739 - 11.000 ) 
    Source Clock Delay      (SCD):    -1.586ns
    Clock Pessimism Removal (CPR):    0.530ns
  Clock Uncertainty:      0.126ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.242ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.042    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.108    -3.065 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.266    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.096    -2.170 r  clk_gen_instance/clkout1_buf/O
                         net (fo=43, unplaced)        0.584    -1.586    u/clk_out
                         FDRE                                         r  u/clkdiv_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.456    -1.130 f  u/clkdiv_reg[0]/Q
                         net (fo=1, unplaced)         0.297    -0.833    u/clkdiv_reg_n_0_[0]
                         LUT1 (Prop_lut1_I0_O)        0.124    -0.709 r  u/clkdiv[0]_i_5/O
                         net (fo=1, unplaced)         0.000    -0.709    u/clkdiv[0]_i_5_n_0
                         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    -0.462 r  u/clkdiv_reg[0]_i_1/O[0]
                         net (fo=1, unplaced)         0.000    -0.462    u/clkdiv_reg[0]_i_1_n_7
                         FDRE                                         r  u/clkdiv_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                     11.000    11.000 r  
    W5                                                0.000    11.000 r  clk (IN)
                         net (fo=0)                   0.000    11.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    12.388 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    12.827    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378     7.449 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760     8.209    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.091     8.300 r  clk_gen_instance/clkout1_buf/O
                         net (fo=43, unplaced)        0.439     8.739    u/clk_out
                         FDRE                                         r  u/clkdiv_reg[0]/C
                         clock pessimism              0.530     9.269    
                         clock uncertainty           -0.126     9.143    
                         FDRE (Setup_fdre_C_D)        0.062     9.205    u/clkdiv_reg[0]
  -------------------------------------------------------------------
                         required time                          9.205    
                         arrival time                           0.462    
  -------------------------------------------------------------------
                         slack                                  9.667    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 u/clkdiv_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            u/clkdiv_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.249ns (66.469%)  route 0.126ns (33.531%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.094ns
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    -0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.114     0.340    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.776    -1.436 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.337    -1.099    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.026    -1.073 r  clk_gen_instance/clkout1_buf/O
                         net (fo=43, unplaced)        0.114    -0.959    u/clk_out
                         FDRE                                         r  u/clkdiv_reg[11]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141    -0.818 r  u/clkdiv_reg[11]/Q
                         net (fo=1, unplaced)         0.126    -0.692    u/clkdiv_reg_n_0_[11]
                         LUT1 (Prop_lut1_I0_O)        0.045    -0.647 r  u/clkdiv[8]_i_2/O
                         net (fo=1, unplaced)         0.000    -0.647    u/clkdiv[8]_i_2_n_0
                         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063    -0.584 r  u/clkdiv_reg[8]_i_1/O[3]
                         net (fo=1, unplaced)         0.000    -0.584    u/clkdiv_reg[8]_i_1_n_4
                         FDRE                                         r  u/clkdiv_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.259     0.673    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.410    -1.737 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.355    -1.382    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.029    -1.353 r  clk_gen_instance/clkout1_buf/O
                         net (fo=43, unplaced)        0.259    -1.094    u/clk_out
                         FDRE                                         r  u/clkdiv_reg[11]/C
                         clock pessimism              0.280    -0.814    
                         FDRE (Hold_fdre_C_D)         0.105    -0.709    u/clkdiv_reg[11]
  -------------------------------------------------------------------
                         required time                          0.709    
                         arrival time                          -0.584    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 u/clkdiv_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            u/clkdiv_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.249ns (66.469%)  route 0.126ns (33.531%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.094ns
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    -0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.114     0.340    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.776    -1.436 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.337    -1.099    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.026    -1.073 r  clk_gen_instance/clkout1_buf/O
                         net (fo=43, unplaced)        0.114    -0.959    u/clk_out
                         FDRE                                         r  u/clkdiv_reg[15]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141    -0.818 r  u/clkdiv_reg[15]/Q
                         net (fo=1, unplaced)         0.126    -0.692    u/clkdiv_reg_n_0_[15]
                         LUT1 (Prop_lut1_I0_O)        0.045    -0.647 r  u/clkdiv[12]_i_2/O
                         net (fo=1, unplaced)         0.000    -0.647    u/clkdiv[12]_i_2_n_0
                         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063    -0.584 r  u/clkdiv_reg[12]_i_1/O[3]
                         net (fo=1, unplaced)         0.000    -0.584    u/clkdiv_reg[12]_i_1_n_4
                         FDRE                                         r  u/clkdiv_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.259     0.673    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.410    -1.737 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.355    -1.382    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.029    -1.353 r  clk_gen_instance/clkout1_buf/O
                         net (fo=43, unplaced)        0.259    -1.094    u/clk_out
                         FDRE                                         r  u/clkdiv_reg[15]/C
                         clock pessimism              0.280    -0.814    
                         FDRE (Hold_fdre_C_D)         0.105    -0.709    u/clkdiv_reg[15]
  -------------------------------------------------------------------
                         required time                          0.709    
                         arrival time                          -0.584    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 u/clkdiv_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            u/clkdiv_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.249ns (66.469%)  route 0.126ns (33.531%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.094ns
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    -0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.114     0.340    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.776    -1.436 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.337    -1.099    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.026    -1.073 r  clk_gen_instance/clkout1_buf/O
                         net (fo=43, unplaced)        0.114    -0.959    u/clk_out
                         FDRE                                         r  u/clkdiv_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141    -0.818 r  u/clkdiv_reg[3]/Q
                         net (fo=1, unplaced)         0.126    -0.692    u/clkdiv_reg_n_0_[3]
                         LUT1 (Prop_lut1_I0_O)        0.045    -0.647 r  u/clkdiv[0]_i_2/O
                         net (fo=1, unplaced)         0.000    -0.647    u/clkdiv[0]_i_2_n_0
                         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063    -0.584 r  u/clkdiv_reg[0]_i_1/O[3]
                         net (fo=1, unplaced)         0.000    -0.584    u/clkdiv_reg[0]_i_1_n_4
                         FDRE                                         r  u/clkdiv_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.259     0.673    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.410    -1.737 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.355    -1.382    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.029    -1.353 r  clk_gen_instance/clkout1_buf/O
                         net (fo=43, unplaced)        0.259    -1.094    u/clk_out
                         FDRE                                         r  u/clkdiv_reg[3]/C
                         clock pessimism              0.280    -0.814    
                         FDRE (Hold_fdre_C_D)         0.105    -0.709    u/clkdiv_reg[3]
  -------------------------------------------------------------------
                         required time                          0.709    
                         arrival time                          -0.584    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 u/clkdiv_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            u/clkdiv_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.249ns (66.469%)  route 0.126ns (33.531%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.094ns
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    -0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.114     0.340    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.776    -1.436 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.337    -1.099    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.026    -1.073 r  clk_gen_instance/clkout1_buf/O
                         net (fo=43, unplaced)        0.114    -0.959    u/clk_out
                         FDRE                                         r  u/clkdiv_reg[7]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141    -0.818 r  u/clkdiv_reg[7]/Q
                         net (fo=1, unplaced)         0.126    -0.692    u/clkdiv_reg_n_0_[7]
                         LUT1 (Prop_lut1_I0_O)        0.045    -0.647 r  u/clkdiv[4]_i_2/O
                         net (fo=1, unplaced)         0.000    -0.647    u/clkdiv[4]_i_2_n_0
                         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063    -0.584 r  u/clkdiv_reg[4]_i_1/O[3]
                         net (fo=1, unplaced)         0.000    -0.584    u/clkdiv_reg[4]_i_1_n_4
                         FDRE                                         r  u/clkdiv_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.259     0.673    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.410    -1.737 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.355    -1.382    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.029    -1.353 r  clk_gen_instance/clkout1_buf/O
                         net (fo=43, unplaced)        0.259    -1.094    u/clk_out
                         FDRE                                         r  u/clkdiv_reg[7]/C
                         clock pessimism              0.280    -0.814    
                         FDRE (Hold_fdre_C_D)         0.105    -0.709    u/clkdiv_reg[7]
  -------------------------------------------------------------------
                         required time                          0.709    
                         arrival time                          -0.584    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 u/clkdiv_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            u/clkdiv_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.256ns (67.158%)  route 0.125ns (32.842%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.094ns
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    -0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.114     0.340    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.776    -1.436 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.337    -1.099    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.026    -1.073 r  clk_gen_instance/clkout1_buf/O
                         net (fo=43, unplaced)        0.114    -0.959    u/clk_out
                         FDRE                                         r  u/clkdiv_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141    -0.818 f  u/clkdiv_reg[0]/Q
                         net (fo=1, unplaced)         0.125    -0.692    u/clkdiv_reg_n_0_[0]
                         LUT1 (Prop_lut1_I0_O)        0.045    -0.647 r  u/clkdiv[0]_i_5/O
                         net (fo=1, unplaced)         0.000    -0.647    u/clkdiv[0]_i_5_n_0
                         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.577 r  u/clkdiv_reg[0]_i_1/O[0]
                         net (fo=1, unplaced)         0.000    -0.577    u/clkdiv_reg[0]_i_1_n_7
                         FDRE                                         r  u/clkdiv_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.259     0.673    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.410    -1.737 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.355    -1.382    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.029    -1.353 r  clk_gen_instance/clkout1_buf/O
                         net (fo=43, unplaced)        0.259    -1.094    u/clk_out
                         FDRE                                         r  u/clkdiv_reg[0]/C
                         clock pessimism              0.280    -0.814    
                         FDRE (Hold_fdre_C_D)         0.105    -0.709    u/clkdiv_reg[0]
  -------------------------------------------------------------------
                         required time                          0.709    
                         arrival time                          -0.577    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 u/clkdiv_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            u/clkdiv_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.256ns (67.158%)  route 0.125ns (32.842%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.094ns
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    -0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.114     0.340    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.776    -1.436 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.337    -1.099    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.026    -1.073 r  clk_gen_instance/clkout1_buf/O
                         net (fo=43, unplaced)        0.114    -0.959    u/clk_out
                         FDRE                                         r  u/clkdiv_reg[12]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141    -0.818 r  u/clkdiv_reg[12]/Q
                         net (fo=1, unplaced)         0.125    -0.692    u/clkdiv_reg_n_0_[12]
                         LUT1 (Prop_lut1_I0_O)        0.045    -0.647 r  u/clkdiv[12]_i_5/O
                         net (fo=1, unplaced)         0.000    -0.647    u/clkdiv[12]_i_5_n_0
                         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.577 r  u/clkdiv_reg[12]_i_1/O[0]
                         net (fo=1, unplaced)         0.000    -0.577    u/clkdiv_reg[12]_i_1_n_7
                         FDRE                                         r  u/clkdiv_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.259     0.673    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.410    -1.737 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.355    -1.382    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.029    -1.353 r  clk_gen_instance/clkout1_buf/O
                         net (fo=43, unplaced)        0.259    -1.094    u/clk_out
                         FDRE                                         r  u/clkdiv_reg[12]/C
                         clock pessimism              0.280    -0.814    
                         FDRE (Hold_fdre_C_D)         0.105    -0.709    u/clkdiv_reg[12]
  -------------------------------------------------------------------
                         required time                          0.709    
                         arrival time                          -0.577    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 u/clkdiv_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            u/clkdiv_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.256ns (67.158%)  route 0.125ns (32.842%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.094ns
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    -0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.114     0.340    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.776    -1.436 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.337    -1.099    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.026    -1.073 r  clk_gen_instance/clkout1_buf/O
                         net (fo=43, unplaced)        0.114    -0.959    u/clk_out
                         FDRE                                         r  u/clkdiv_reg[16]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141    -0.818 r  u/clkdiv_reg[16]/Q
                         net (fo=1, unplaced)         0.125    -0.692    u/clkdiv_reg_n_0_[16]
                         LUT1 (Prop_lut1_I0_O)        0.045    -0.647 r  u/clkdiv[16]_i_5/O
                         net (fo=1, unplaced)         0.000    -0.647    u/clkdiv[16]_i_5_n_0
                         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.577 r  u/clkdiv_reg[16]_i_1/O[0]
                         net (fo=1, unplaced)         0.000    -0.577    u/clkdiv_reg[16]_i_1_n_7
                         FDRE                                         r  u/clkdiv_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.259     0.673    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.410    -1.737 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.355    -1.382    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.029    -1.353 r  clk_gen_instance/clkout1_buf/O
                         net (fo=43, unplaced)        0.259    -1.094    u/clk_out
                         FDRE                                         r  u/clkdiv_reg[16]/C
                         clock pessimism              0.280    -0.814    
                         FDRE (Hold_fdre_C_D)         0.105    -0.709    u/clkdiv_reg[16]
  -------------------------------------------------------------------
                         required time                          0.709    
                         arrival time                          -0.577    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 u/clkdiv_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            u/clkdiv_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.256ns (67.158%)  route 0.125ns (32.842%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.094ns
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    -0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.114     0.340    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.776    -1.436 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.337    -1.099    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.026    -1.073 r  clk_gen_instance/clkout1_buf/O
                         net (fo=43, unplaced)        0.114    -0.959    u/clk_out
                         FDRE                                         r  u/clkdiv_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141    -0.818 r  u/clkdiv_reg[4]/Q
                         net (fo=1, unplaced)         0.125    -0.692    u/clkdiv_reg_n_0_[4]
                         LUT1 (Prop_lut1_I0_O)        0.045    -0.647 r  u/clkdiv[4]_i_5/O
                         net (fo=1, unplaced)         0.000    -0.647    u/clkdiv[4]_i_5_n_0
                         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.577 r  u/clkdiv_reg[4]_i_1/O[0]
                         net (fo=1, unplaced)         0.000    -0.577    u/clkdiv_reg[4]_i_1_n_7
                         FDRE                                         r  u/clkdiv_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.259     0.673    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.410    -1.737 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.355    -1.382    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.029    -1.353 r  clk_gen_instance/clkout1_buf/O
                         net (fo=43, unplaced)        0.259    -1.094    u/clk_out
                         FDRE                                         r  u/clkdiv_reg[4]/C
                         clock pessimism              0.280    -0.814    
                         FDRE (Hold_fdre_C_D)         0.105    -0.709    u/clkdiv_reg[4]
  -------------------------------------------------------------------
                         required time                          0.709    
                         arrival time                          -0.577    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 u/clkdiv_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            u/clkdiv_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.256ns (67.158%)  route 0.125ns (32.842%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.094ns
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    -0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.114     0.340    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.776    -1.436 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.337    -1.099    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.026    -1.073 r  clk_gen_instance/clkout1_buf/O
                         net (fo=43, unplaced)        0.114    -0.959    u/clk_out
                         FDRE                                         r  u/clkdiv_reg[8]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141    -0.818 r  u/clkdiv_reg[8]/Q
                         net (fo=1, unplaced)         0.125    -0.692    u/clkdiv_reg_n_0_[8]
                         LUT1 (Prop_lut1_I0_O)        0.045    -0.647 r  u/clkdiv[8]_i_5/O
                         net (fo=1, unplaced)         0.000    -0.647    u/clkdiv[8]_i_5_n_0
                         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.577 r  u/clkdiv_reg[8]_i_1/O[0]
                         net (fo=1, unplaced)         0.000    -0.577    u/clkdiv_reg[8]_i_1_n_7
                         FDRE                                         r  u/clkdiv_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.259     0.673    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.410    -1.737 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.355    -1.382    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.029    -1.353 r  clk_gen_instance/clkout1_buf/O
                         net (fo=43, unplaced)        0.259    -1.094    u/clk_out
                         FDRE                                         r  u/clkdiv_reg[8]/C
                         clock pessimism              0.280    -0.814    
                         FDRE (Hold_fdre_C_D)         0.105    -0.709    u/clkdiv_reg[8]
  -------------------------------------------------------------------
                         required time                          0.709    
                         arrival time                          -0.577    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 u/clkdiv_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            u/clkdiv_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.249ns (63.537%)  route 0.143ns (36.463%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.094ns
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    -0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.114     0.340    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.776    -1.436 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.337    -1.099    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.026    -1.073 r  clk_gen_instance/clkout1_buf/O
                         net (fo=43, unplaced)        0.114    -0.959    u/clk_out
                         FDRE                                         r  u/clkdiv_reg[19]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141    -0.818 r  u/clkdiv_reg[19]/Q
                         net (fo=9, unplaced)         0.143    -0.675    u/s[1]
                         LUT1 (Prop_lut1_I0_O)        0.045    -0.630 r  u/clkdiv[16]_i_2/O
                         net (fo=1, unplaced)         0.000    -0.630    u/clkdiv[16]_i_2_n_0
                         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063    -0.567 r  u/clkdiv_reg[16]_i_1/O[3]
                         net (fo=1, unplaced)         0.000    -0.567    u/clkdiv_reg[16]_i_1_n_4
                         FDRE                                         r  u/clkdiv_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.259     0.673    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.410    -1.737 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.355    -1.382    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.029    -1.353 r  clk_gen_instance/clkout1_buf/O
                         net (fo=43, unplaced)        0.259    -1.094    u/clk_out
                         FDRE                                         r  u/clkdiv_reg[19]/C
                         clock pessimism              0.280    -0.814    
                         FDRE (Hold_fdre_C_D)         0.105    -0.709    u/clkdiv_reg[19]
  -------------------------------------------------------------------
                         required time                          0.709    
                         arrival time                          -0.567    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 u/clkdiv_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            u/clkdiv_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.251ns (63.451%)  route 0.145ns (36.549%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.094ns
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    -0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.114     0.340    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.776    -1.436 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.337    -1.099    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.026    -1.073 r  clk_gen_instance/clkout1_buf/O
                         net (fo=43, unplaced)        0.114    -0.959    u/clk_out
                         FDRE                                         r  u/clkdiv_reg[13]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141    -0.818 r  u/clkdiv_reg[13]/Q
                         net (fo=1, unplaced)         0.145    -0.673    u/clkdiv_reg_n_0_[13]
                         LUT1 (Prop_lut1_I0_O)        0.045    -0.628 r  u/clkdiv[12]_i_4/O
                         net (fo=1, unplaced)         0.000    -0.628    u/clkdiv[12]_i_4_n_0
                         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065    -0.563 r  u/clkdiv_reg[12]_i_1/O[1]
                         net (fo=1, unplaced)         0.000    -0.563    u/clkdiv_reg[12]_i_1_n_6
                         FDRE                                         r  u/clkdiv_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.259     0.673    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.410    -1.737 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.355    -1.382    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.029    -1.353 r  clk_gen_instance/clkout1_buf/O
                         net (fo=43, unplaced)        0.259    -1.094    u/clk_out
                         FDRE                                         r  u/clkdiv_reg[13]/C
                         clock pessimism              0.280    -0.814    
                         FDRE (Hold_fdre_C_D)         0.105    -0.709    u/clkdiv_reg[13]
  -------------------------------------------------------------------
                         required time                          0.709    
                         arrival time                          -0.563    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 u/clkdiv_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            u/clkdiv_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.251ns (63.451%)  route 0.145ns (36.549%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.094ns
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    -0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.114     0.340    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.776    -1.436 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.337    -1.099    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.026    -1.073 r  clk_gen_instance/clkout1_buf/O
                         net (fo=43, unplaced)        0.114    -0.959    u/clk_out
                         FDRE                                         r  u/clkdiv_reg[17]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141    -0.818 r  u/clkdiv_reg[17]/Q
                         net (fo=1, unplaced)         0.145    -0.673    u/clkdiv_reg_n_0_[17]
                         LUT1 (Prop_lut1_I0_O)        0.045    -0.628 r  u/clkdiv[16]_i_4/O
                         net (fo=1, unplaced)         0.000    -0.628    u/clkdiv[16]_i_4_n_0
                         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065    -0.563 r  u/clkdiv_reg[16]_i_1/O[1]
                         net (fo=1, unplaced)         0.000    -0.563    u/clkdiv_reg[16]_i_1_n_6
                         FDRE                                         r  u/clkdiv_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.259     0.673    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.410    -1.737 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.355    -1.382    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.029    -1.353 r  clk_gen_instance/clkout1_buf/O
                         net (fo=43, unplaced)        0.259    -1.094    u/clk_out
                         FDRE                                         r  u/clkdiv_reg[17]/C
                         clock pessimism              0.280    -0.814    
                         FDRE (Hold_fdre_C_D)         0.105    -0.709    u/clkdiv_reg[17]
  -------------------------------------------------------------------
                         required time                          0.709    
                         arrival time                          -0.563    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 u/clkdiv_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            u/clkdiv_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.251ns (63.451%)  route 0.145ns (36.549%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.094ns
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    -0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.114     0.340    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.776    -1.436 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.337    -1.099    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.026    -1.073 r  clk_gen_instance/clkout1_buf/O
                         net (fo=43, unplaced)        0.114    -0.959    u/clk_out
                         FDRE                                         r  u/clkdiv_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141    -0.818 r  u/clkdiv_reg[1]/Q
                         net (fo=1, unplaced)         0.145    -0.673    u/clkdiv_reg_n_0_[1]
                         LUT1 (Prop_lut1_I0_O)        0.045    -0.628 r  u/clkdiv[0]_i_4/O
                         net (fo=1, unplaced)         0.000    -0.628    u/clkdiv[0]_i_4_n_0
                         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065    -0.563 r  u/clkdiv_reg[0]_i_1/O[1]
                         net (fo=1, unplaced)         0.000    -0.563    u/clkdiv_reg[0]_i_1_n_6
                         FDRE                                         r  u/clkdiv_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.259     0.673    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.410    -1.737 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.355    -1.382    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.029    -1.353 r  clk_gen_instance/clkout1_buf/O
                         net (fo=43, unplaced)        0.259    -1.094    u/clk_out
                         FDRE                                         r  u/clkdiv_reg[1]/C
                         clock pessimism              0.280    -0.814    
                         FDRE (Hold_fdre_C_D)         0.105    -0.709    u/clkdiv_reg[1]
  -------------------------------------------------------------------
                         required time                          0.709    
                         arrival time                          -0.563    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 u/clkdiv_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            u/clkdiv_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.251ns (63.451%)  route 0.145ns (36.549%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.094ns
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    -0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.114     0.340    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.776    -1.436 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.337    -1.099    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.026    -1.073 r  clk_gen_instance/clkout1_buf/O
                         net (fo=43, unplaced)        0.114    -0.959    u/clk_out
                         FDRE                                         r  u/clkdiv_reg[5]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141    -0.818 r  u/clkdiv_reg[5]/Q
                         net (fo=1, unplaced)         0.145    -0.673    u/clkdiv_reg_n_0_[5]
                         LUT1 (Prop_lut1_I0_O)        0.045    -0.628 r  u/clkdiv[4]_i_4/O
                         net (fo=1, unplaced)         0.000    -0.628    u/clkdiv[4]_i_4_n_0
                         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065    -0.563 r  u/clkdiv_reg[4]_i_1/O[1]
                         net (fo=1, unplaced)         0.000    -0.563    u/clkdiv_reg[4]_i_1_n_6
                         FDRE                                         r  u/clkdiv_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.259     0.673    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.410    -1.737 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.355    -1.382    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.029    -1.353 r  clk_gen_instance/clkout1_buf/O
                         net (fo=43, unplaced)        0.259    -1.094    u/clk_out
                         FDRE                                         r  u/clkdiv_reg[5]/C
                         clock pessimism              0.280    -0.814    
                         FDRE (Hold_fdre_C_D)         0.105    -0.709    u/clkdiv_reg[5]
  -------------------------------------------------------------------
                         required time                          0.709    
                         arrival time                          -0.563    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 u/clkdiv_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            u/clkdiv_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.251ns (63.451%)  route 0.145ns (36.549%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.094ns
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    -0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.114     0.340    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.776    -1.436 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.337    -1.099    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.026    -1.073 r  clk_gen_instance/clkout1_buf/O
                         net (fo=43, unplaced)        0.114    -0.959    u/clk_out
                         FDRE                                         r  u/clkdiv_reg[9]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141    -0.818 r  u/clkdiv_reg[9]/Q
                         net (fo=1, unplaced)         0.145    -0.673    u/clkdiv_reg_n_0_[9]
                         LUT1 (Prop_lut1_I0_O)        0.045    -0.628 r  u/clkdiv[8]_i_4/O
                         net (fo=1, unplaced)         0.000    -0.628    u/clkdiv[8]_i_4_n_0
                         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065    -0.563 r  u/clkdiv_reg[8]_i_1/O[1]
                         net (fo=1, unplaced)         0.000    -0.563    u/clkdiv_reg[8]_i_1_n_6
                         FDRE                                         r  u/clkdiv_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.259     0.673    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.410    -1.737 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.355    -1.382    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.029    -1.353 r  clk_gen_instance/clkout1_buf/O
                         net (fo=43, unplaced)        0.259    -1.094    u/clk_out
                         FDRE                                         r  u/clkdiv_reg[9]/C
                         clock pessimism              0.280    -0.814    
                         FDRE (Hold_fdre_C_D)         0.105    -0.709    u/clkdiv_reg[9]
  -------------------------------------------------------------------
                         required time                          0.709    
                         arrival time                          -0.563    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 u/clkdiv_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            u/clkdiv_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.252ns (63.678%)  route 0.144ns (36.322%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.094ns
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    -0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.114     0.340    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.776    -1.436 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.337    -1.099    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.026    -1.073 r  clk_gen_instance/clkout1_buf/O
                         net (fo=43, unplaced)        0.114    -0.959    u/clk_out
                         FDRE                                         r  u/clkdiv_reg[10]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141    -0.818 r  u/clkdiv_reg[10]/Q
                         net (fo=1, unplaced)         0.144    -0.674    u/clkdiv_reg_n_0_[10]
                         LUT1 (Prop_lut1_I0_O)        0.045    -0.629 r  u/clkdiv[8]_i_3/O
                         net (fo=1, unplaced)         0.000    -0.629    u/clkdiv[8]_i_3_n_0
                         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066    -0.563 r  u/clkdiv_reg[8]_i_1/O[2]
                         net (fo=1, unplaced)         0.000    -0.563    u/clkdiv_reg[8]_i_1_n_5
                         FDRE                                         r  u/clkdiv_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.259     0.673    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.410    -1.737 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.355    -1.382    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.029    -1.353 r  clk_gen_instance/clkout1_buf/O
                         net (fo=43, unplaced)        0.259    -1.094    u/clk_out
                         FDRE                                         r  u/clkdiv_reg[10]/C
                         clock pessimism              0.280    -0.814    
                         FDRE (Hold_fdre_C_D)         0.105    -0.709    u/clkdiv_reg[10]
  -------------------------------------------------------------------
                         required time                          0.709    
                         arrival time                          -0.563    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 u/clkdiv_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            u/clkdiv_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.252ns (63.678%)  route 0.144ns (36.322%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.094ns
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    -0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.114     0.340    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.776    -1.436 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.337    -1.099    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.026    -1.073 r  clk_gen_instance/clkout1_buf/O
                         net (fo=43, unplaced)        0.114    -0.959    u/clk_out
                         FDRE                                         r  u/clkdiv_reg[14]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141    -0.818 r  u/clkdiv_reg[14]/Q
                         net (fo=1, unplaced)         0.144    -0.674    u/clkdiv_reg_n_0_[14]
                         LUT1 (Prop_lut1_I0_O)        0.045    -0.629 r  u/clkdiv[12]_i_3/O
                         net (fo=1, unplaced)         0.000    -0.629    u/clkdiv[12]_i_3_n_0
                         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066    -0.563 r  u/clkdiv_reg[12]_i_1/O[2]
                         net (fo=1, unplaced)         0.000    -0.563    u/clkdiv_reg[12]_i_1_n_5
                         FDRE                                         r  u/clkdiv_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.259     0.673    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.410    -1.737 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.355    -1.382    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.029    -1.353 r  clk_gen_instance/clkout1_buf/O
                         net (fo=43, unplaced)        0.259    -1.094    u/clk_out
                         FDRE                                         r  u/clkdiv_reg[14]/C
                         clock pessimism              0.280    -0.814    
                         FDRE (Hold_fdre_C_D)         0.105    -0.709    u/clkdiv_reg[14]
  -------------------------------------------------------------------
                         required time                          0.709    
                         arrival time                          -0.563    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 u/clkdiv_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            u/clkdiv_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.252ns (63.678%)  route 0.144ns (36.322%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.094ns
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    -0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.114     0.340    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.776    -1.436 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.337    -1.099    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.026    -1.073 r  clk_gen_instance/clkout1_buf/O
                         net (fo=43, unplaced)        0.114    -0.959    u/clk_out
                         FDRE                                         r  u/clkdiv_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141    -0.818 r  u/clkdiv_reg[2]/Q
                         net (fo=1, unplaced)         0.144    -0.674    u/clkdiv_reg_n_0_[2]
                         LUT1 (Prop_lut1_I0_O)        0.045    -0.629 r  u/clkdiv[0]_i_3/O
                         net (fo=1, unplaced)         0.000    -0.629    u/clkdiv[0]_i_3_n_0
                         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066    -0.563 r  u/clkdiv_reg[0]_i_1/O[2]
                         net (fo=1, unplaced)         0.000    -0.563    u/clkdiv_reg[0]_i_1_n_5
                         FDRE                                         r  u/clkdiv_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.259     0.673    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.410    -1.737 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.355    -1.382    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.029    -1.353 r  clk_gen_instance/clkout1_buf/O
                         net (fo=43, unplaced)        0.259    -1.094    u/clk_out
                         FDRE                                         r  u/clkdiv_reg[2]/C
                         clock pessimism              0.280    -0.814    
                         FDRE (Hold_fdre_C_D)         0.105    -0.709    u/clkdiv_reg[2]
  -------------------------------------------------------------------
                         required time                          0.709    
                         arrival time                          -0.563    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 u/clkdiv_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            u/clkdiv_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.252ns (63.678%)  route 0.144ns (36.322%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.094ns
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    -0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.114     0.340    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.776    -1.436 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.337    -1.099    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.026    -1.073 r  clk_gen_instance/clkout1_buf/O
                         net (fo=43, unplaced)        0.114    -0.959    u/clk_out
                         FDRE                                         r  u/clkdiv_reg[6]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141    -0.818 r  u/clkdiv_reg[6]/Q
                         net (fo=1, unplaced)         0.144    -0.674    u/clkdiv_reg_n_0_[6]
                         LUT1 (Prop_lut1_I0_O)        0.045    -0.629 r  u/clkdiv[4]_i_3/O
                         net (fo=1, unplaced)         0.000    -0.629    u/clkdiv[4]_i_3_n_0
                         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066    -0.563 r  u/clkdiv_reg[4]_i_1/O[2]
                         net (fo=1, unplaced)         0.000    -0.563    u/clkdiv_reg[4]_i_1_n_5
                         FDRE                                         r  u/clkdiv_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.259     0.673    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.410    -1.737 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.355    -1.382    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.029    -1.353 r  clk_gen_instance/clkout1_buf/O
                         net (fo=43, unplaced)        0.259    -1.094    u/clk_out
                         FDRE                                         r  u/clkdiv_reg[6]/C
                         clock pessimism              0.280    -0.814    
                         FDRE (Hold_fdre_C_D)         0.105    -0.709    u/clkdiv_reg[6]
  -------------------------------------------------------------------
                         required time                          0.709    
                         arrival time                          -0.563    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 A_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            u/x_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.239ns (60.642%)  route 0.155ns (39.358%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.094ns
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    -0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.114     0.340    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.776    -1.436 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.337    -1.099    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.026    -1.073 r  clk_gen_instance/clkout1_buf/O
                         net (fo=43, unplaced)        0.114    -0.959    clk_out
                         FDRE                                         r  A_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141    -0.818 r  A_reg[0]/Q
                         net (fo=18, unplaced)        0.155    -0.662    u/A_reg[0][3]
                         LUT2 (Prop_lut2_I1_O)        0.098    -0.564 r  u/x[0]_i_1/O
                         net (fo=1, unplaced)         0.000    -0.564    u/fn_product_return[127]
                         FDRE                                         r  u/x_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.259     0.673    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.410    -1.737 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.355    -1.382    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.029    -1.353 r  clk_gen_instance/clkout1_buf/O
                         net (fo=43, unplaced)        0.259    -1.094    u/clk_out
                         FDRE                                         r  u/x_reg[0]/C
                         clock pessimism              0.280    -0.814    
                         FDRE (Hold_fdre_C_D)         0.091    -0.723    u/x_reg[0]
  -------------------------------------------------------------------
                         required time                          0.723    
                         arrival time                          -0.564    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 A_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            u/x_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.239ns (60.642%)  route 0.155ns (39.358%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.094ns
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    -0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.114     0.340    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.776    -1.436 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.337    -1.099    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.026    -1.073 r  clk_gen_instance/clkout1_buf/O
                         net (fo=43, unplaced)        0.114    -0.959    clk_out
                         FDRE                                         r  A_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141    -0.818 r  A_reg[0]/Q
                         net (fo=18, unplaced)        0.155    -0.662    u/A_reg[0][3]
                         LUT2 (Prop_lut2_I1_O)        0.098    -0.564 r  u/x[1]_i_1/O
                         net (fo=1, unplaced)         0.000    -0.564    u/fn_product_return[126]
                         FDRE                                         r  u/x_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.259     0.673    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.410    -1.737 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.355    -1.382    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.029    -1.353 r  clk_gen_instance/clkout1_buf/O
                         net (fo=43, unplaced)        0.259    -1.094    u/clk_out
                         FDRE                                         r  u/x_reg[1]/C
                         clock pessimism              0.280    -0.814    
                         FDRE (Hold_fdre_C_D)         0.091    -0.723    u/x_reg[1]
  -------------------------------------------------------------------
                         required time                          0.723    
                         arrival time                          -0.564    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 A_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            u/x_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.239ns (60.063%)  route 0.159ns (39.937%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.094ns
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    -0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.114     0.340    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.776    -1.436 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.337    -1.099    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.026    -1.073 r  clk_gen_instance/clkout1_buf/O
                         net (fo=43, unplaced)        0.114    -0.959    clk_out
                         FDRE                                         r  A_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141    -0.818 r  A_reg[2]/Q
                         net (fo=26, unplaced)        0.159    -0.659    u/A_reg[0][1]
                         LUT6 (Prop_lut6_I5_O)        0.098    -0.561 r  u/x[7]_i_1/O
                         net (fo=1, unplaced)         0.000    -0.561    u/fn_product_return[120]
                         FDRE                                         r  u/x_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.259     0.673    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.410    -1.737 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.355    -1.382    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.029    -1.353 r  clk_gen_instance/clkout1_buf/O
                         net (fo=43, unplaced)        0.259    -1.094    u/clk_out
                         FDRE                                         r  u/x_reg[7]/C
                         clock pessimism              0.280    -0.814    
                         FDRE (Hold_fdre_C_D)         0.091    -0.723    u/x_reg[7]
  -------------------------------------------------------------------
                         required time                          0.723    
                         arrival time                          -0.561    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 A_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            u/x_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.239ns (60.000%)  route 0.159ns (40.000%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.094ns
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    -0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.114     0.340    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.776    -1.436 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.337    -1.099    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.026    -1.073 r  clk_gen_instance/clkout1_buf/O
                         net (fo=43, unplaced)        0.114    -0.959    clk_out
                         FDRE                                         r  A_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141    -0.818 r  A_reg[1]/Q
                         net (fo=27, unplaced)        0.159    -0.658    u/A_reg[0][2]
                         LUT6 (Prop_lut6_I5_O)        0.098    -0.560 r  u/x[3]_i_1/O
                         net (fo=1, unplaced)         0.000    -0.560    u/fn_product_return[124]
                         FDRE                                         r  u/x_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.259     0.673    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.410    -1.737 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.355    -1.382    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.029    -1.353 r  clk_gen_instance/clkout1_buf/O
                         net (fo=43, unplaced)        0.259    -1.094    u/clk_out
                         FDRE                                         r  u/x_reg[3]/C
                         clock pessimism              0.280    -0.814    
                         FDRE (Hold_fdre_C_D)         0.091    -0.723    u/x_reg[3]
  -------------------------------------------------------------------
                         required time                          0.723    
                         arrival time                          -0.560    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 A_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            u/x_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.239ns (60.000%)  route 0.159ns (40.000%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.094ns
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    -0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.114     0.340    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.776    -1.436 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.337    -1.099    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.026    -1.073 r  clk_gen_instance/clkout1_buf/O
                         net (fo=43, unplaced)        0.114    -0.959    clk_out
                         FDRE                                         r  A_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141    -0.818 r  A_reg[1]/Q
                         net (fo=27, unplaced)        0.159    -0.658    u/A_reg[0][2]
                         LUT6 (Prop_lut6_I5_O)        0.098    -0.560 r  u/x[8]_i_1/O
                         net (fo=1, unplaced)         0.000    -0.560    u/fn_product_return[119]
                         FDRE                                         r  u/x_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.259     0.673    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.410    -1.737 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.355    -1.382    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.029    -1.353 r  clk_gen_instance/clkout1_buf/O
                         net (fo=43, unplaced)        0.259    -1.094    u/clk_out
                         FDRE                                         r  u/x_reg[8]/C
                         clock pessimism              0.280    -0.814    
                         FDRE (Hold_fdre_C_D)         0.091    -0.723    u/x_reg[8]
  -------------------------------------------------------------------
                         required time                          0.723    
                         arrival time                          -0.560    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 A_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            u/x_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.239ns (60.000%)  route 0.159ns (40.000%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.094ns
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    -0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.114     0.340    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.776    -1.436 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.337    -1.099    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.026    -1.073 r  clk_gen_instance/clkout1_buf/O
                         net (fo=43, unplaced)        0.114    -0.959    clk_out
                         FDRE                                         r  A_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141    -0.818 r  A_reg[1]/Q
                         net (fo=27, unplaced)        0.159    -0.658    u/A_reg[0][2]
                         LUT6 (Prop_lut6_I5_O)        0.098    -0.560 r  u/x[9]_i_1/O
                         net (fo=1, unplaced)         0.000    -0.560    u/fn_product_return[118]
                         FDRE                                         r  u/x_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.259     0.673    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.410    -1.737 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.355    -1.382    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.029    -1.353 r  clk_gen_instance/clkout1_buf/O
                         net (fo=43, unplaced)        0.259    -1.094    u/clk_out
                         FDRE                                         r  u/x_reg[9]/C
                         clock pessimism              0.280    -0.814    
                         FDRE (Hold_fdre_C_D)         0.091    -0.723    u/x_reg[9]
  -------------------------------------------------------------------
                         required time                          0.723    
                         arrival time                          -0.560    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 u/clkdiv_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            u/clkdiv_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.252ns (61.014%)  route 0.161ns (38.986%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.094ns
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    -0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.114     0.340    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.776    -1.436 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.337    -1.099    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.026    -1.073 r  clk_gen_instance/clkout1_buf/O
                         net (fo=43, unplaced)        0.114    -0.959    u/clk_out
                         FDRE                                         r  u/clkdiv_reg[18]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141    -0.818 r  u/clkdiv_reg[18]/Q
                         net (fo=9, unplaced)         0.161    -0.657    u/s[0]
                         LUT1 (Prop_lut1_I0_O)        0.045    -0.612 r  u/clkdiv[16]_i_3/O
                         net (fo=1, unplaced)         0.000    -0.612    u/clkdiv[16]_i_3_n_0
                         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066    -0.546 r  u/clkdiv_reg[16]_i_1/O[2]
                         net (fo=1, unplaced)         0.000    -0.546    u/clkdiv_reg[16]_i_1_n_5
                         FDRE                                         r  u/clkdiv_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.259     0.673    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.410    -1.737 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.355    -1.382    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.029    -1.353 r  clk_gen_instance/clkout1_buf/O
                         net (fo=43, unplaced)        0.259    -1.094    u/clk_out
                         FDRE                                         r  u/clkdiv_reg[18]/C
                         clock pessimism              0.280    -0.814    
                         FDRE (Hold_fdre_C_D)         0.105    -0.709    u/clkdiv_reg[18]
  -------------------------------------------------------------------
                         required time                          0.709    
                         arrival time                          -0.546    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 A_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            u/x_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.242ns (60.299%)  route 0.159ns (39.701%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.094ns
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    -0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.114     0.340    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.776    -1.436 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.337    -1.099    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.026    -1.073 r  clk_gen_instance/clkout1_buf/O
                         net (fo=43, unplaced)        0.114    -0.959    clk_out
                         FDRE                                         r  A_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141    -0.818 r  A_reg[1]/Q
                         net (fo=27, unplaced)        0.159    -0.658    u/A_reg[0][2]
                         LUT4 (Prop_lut4_I3_O)        0.101    -0.557 r  u/x[2]_i_1/O
                         net (fo=1, unplaced)         0.000    -0.557    u/fn_product_return[125]
                         FDRE                                         r  u/x_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.259     0.673    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.410    -1.737 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.355    -1.382    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.029    -1.353 r  clk_gen_instance/clkout1_buf/O
                         net (fo=43, unplaced)        0.259    -1.094    u/clk_out
                         FDRE                                         r  u/x_reg[2]/C
                         clock pessimism              0.280    -0.814    
                         FDRE (Hold_fdre_C_D)         0.091    -0.723    u/x_reg[2]
  -------------------------------------------------------------------
                         required time                          0.723    
                         arrival time                          -0.557    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 A_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            u/x_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.433ns  (logic 0.274ns (63.292%)  route 0.159ns (36.708%))
  Logic Levels:           1  (MUXF8=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.094ns
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    -0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.114     0.340    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.776    -1.436 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.337    -1.099    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.026    -1.073 r  clk_gen_instance/clkout1_buf/O
                         net (fo=43, unplaced)        0.114    -0.959    clk_out
                         FDRE                                         r  A_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141    -0.818 r  A_reg[3]/Q
                         net (fo=10, unplaced)        0.159    -0.659    u/A_reg[0][0]
                         MUXF8 (Prop_muxf8_S_O)       0.133    -0.526 r  u/x_reg[11]_i_1/O
                         net (fo=1, unplaced)         0.000    -0.526    u/fn_product_return[116]
                         FDRE                                         r  u/x_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.259     0.673    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.410    -1.737 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.355    -1.382    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.029    -1.353 r  clk_gen_instance/clkout1_buf/O
                         net (fo=43, unplaced)        0.259    -1.094    u/clk_out
                         FDRE                                         r  u/x_reg[11]/C
                         clock pessimism              0.280    -0.814    
                         FDRE (Hold_fdre_C_D)         0.105    -0.709    u/x_reg[11]
  -------------------------------------------------------------------
                         required time                          0.709    
                         arrival time                          -0.526    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 A_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            u/x_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.433ns  (logic 0.274ns (63.292%)  route 0.159ns (36.708%))
  Logic Levels:           1  (MUXF8=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.094ns
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    -0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.114     0.340    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.776    -1.436 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.337    -1.099    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.026    -1.073 r  clk_gen_instance/clkout1_buf/O
                         net (fo=43, unplaced)        0.114    -0.959    clk_out
                         FDRE                                         r  A_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141    -0.818 r  A_reg[3]/Q
                         net (fo=10, unplaced)        0.159    -0.659    u/A_reg[0][0]
                         MUXF8 (Prop_muxf8_S_O)       0.133    -0.526 r  u/x_reg[12]_i_1/O
                         net (fo=1, unplaced)         0.000    -0.526    u/fn_product_return[115]
                         FDRE                                         r  u/x_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.259     0.673    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.410    -1.737 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.355    -1.382    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.029    -1.353 r  clk_gen_instance/clkout1_buf/O
                         net (fo=43, unplaced)        0.259    -1.094    u/clk_out
                         FDRE                                         r  u/x_reg[12]/C
                         clock pessimism              0.280    -0.814    
                         FDRE (Hold_fdre_C_D)         0.105    -0.709    u/x_reg[12]
  -------------------------------------------------------------------
                         required time                          0.709    
                         arrival time                          -0.526    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 A_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            u/x_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.446ns  (logic 0.287ns (64.302%)  route 0.159ns (35.698%))
  Logic Levels:           1  (MUXF7=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.094ns
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    -0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.114     0.340    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.776    -1.436 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.337    -1.099    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.026    -1.073 r  clk_gen_instance/clkout1_buf/O
                         net (fo=43, unplaced)        0.114    -0.959    clk_out
                         FDRE                                         r  A_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141    -0.818 r  A_reg[3]/Q
                         net (fo=10, unplaced)        0.159    -0.658    u/A_reg[0][0]
                         MUXF7 (Prop_muxf7_S_O)       0.146    -0.512 r  u/x_reg[10]_i_1/O
                         net (fo=1, unplaced)         0.000    -0.512    u/fn_product_return[117]
                         FDRE                                         r  u/x_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.259     0.673    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.410    -1.737 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.355    -1.382    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.029    -1.353 r  clk_gen_instance/clkout1_buf/O
                         net (fo=43, unplaced)        0.259    -1.094    u/clk_out
                         FDRE                                         r  u/x_reg[10]/C
                         clock pessimism              0.280    -0.814    
                         FDRE (Hold_fdre_C_D)         0.105    -0.709    u/x_reg[10]
  -------------------------------------------------------------------
                         required time                          0.709    
                         arrival time                          -0.512    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 A_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            u/x_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.537ns  (logic 0.238ns (44.332%)  route 0.299ns (55.668%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.094ns
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    -0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.114     0.340    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.776    -1.436 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.337    -1.099    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.026    -1.073 r  clk_gen_instance/clkout1_buf/O
                         net (fo=43, unplaced)        0.114    -0.959    clk_out
                         FDRE                                         r  A_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141    -0.818 r  A_reg[3]/Q
                         net (fo=10, unplaced)        0.299    -0.519    u/A_reg[0][0]
                         LUT4 (Prop_lut4_I0_O)        0.097    -0.422 r  u/x[5]_i_1/O
                         net (fo=1, unplaced)         0.000    -0.422    u/fn_product_return[122]
                         FDRE                                         r  u/x_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.259     0.673    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.410    -1.737 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.355    -1.382    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.029    -1.353 r  clk_gen_instance/clkout1_buf/O
                         net (fo=43, unplaced)        0.259    -1.094    u/clk_out
                         FDRE                                         r  u/x_reg[5]/C
                         clock pessimism              0.280    -0.814    
                         FDRE (Hold_fdre_C_D)         0.091    -0.723    u/x_reg[5]
  -------------------------------------------------------------------
                         required time                          0.723    
                         arrival time                          -0.422    
  -------------------------------------------------------------------
                         slack                                  0.301    

Slack (MET) :             0.302ns  (arrival time - required time)
  Source:                 A_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            u/x_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.538ns  (logic 0.239ns (44.436%)  route 0.299ns (55.564%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.094ns
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    -0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.114     0.340    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.776    -1.436 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.337    -1.099    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.026    -1.073 r  clk_gen_instance/clkout1_buf/O
                         net (fo=43, unplaced)        0.114    -0.959    clk_out
                         FDRE                                         r  A_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141    -0.818 r  A_reg[3]/Q
                         net (fo=10, unplaced)        0.299    -0.519    u/A_reg[0][0]
                         LUT4 (Prop_lut4_I0_O)        0.098    -0.421 r  u/x[4]_i_1/O
                         net (fo=1, unplaced)         0.000    -0.421    u/fn_product_return[123]
                         FDRE                                         r  u/x_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.259     0.673    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.410    -1.737 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.355    -1.382    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.029    -1.353 r  clk_gen_instance/clkout1_buf/O
                         net (fo=43, unplaced)        0.259    -1.094    u/clk_out
                         FDRE                                         r  u/x_reg[4]/C
                         clock pessimism              0.280    -0.814    
                         FDRE (Hold_fdre_C_D)         0.091    -0.723    u/x_reg[4]
  -------------------------------------------------------------------
                         required time                          0.723    
                         arrival time                          -0.421    
  -------------------------------------------------------------------
                         slack                                  0.302    

Slack (MET) :             0.367ns  (arrival time - required time)
  Source:                 A_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            u/x_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.603ns  (logic 0.239ns (39.650%)  route 0.364ns (60.350%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.094ns
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    -0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.114     0.340    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.776    -1.436 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.337    -1.099    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.026    -1.073 r  clk_gen_instance/clkout1_buf/O
                         net (fo=43, unplaced)        0.114    -0.959    clk_out
                         FDRE                                         r  A_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141    -0.818 r  A_reg[0]/Q
                         net (fo=18, unplaced)        0.364    -0.454    u/A_reg[0][3]
                         LUT6 (Prop_lut6_I4_O)        0.098    -0.356 r  u/x[13]_i_1/O
                         net (fo=1, unplaced)         0.000    -0.356    u/fn_product_return[114]
                         FDRE                                         r  u/x_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.259     0.673    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.410    -1.737 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.355    -1.382    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.029    -1.353 r  clk_gen_instance/clkout1_buf/O
                         net (fo=43, unplaced)        0.259    -1.094    u/clk_out
                         FDRE                                         r  u/x_reg[13]/C
                         clock pessimism              0.280    -0.814    
                         FDRE (Hold_fdre_C_D)         0.091    -0.723    u/x_reg[13]
  -------------------------------------------------------------------
                         required time                          0.723    
                         arrival time                          -0.356    
  -------------------------------------------------------------------
                         slack                                  0.367    

Slack (MET) :             0.367ns  (arrival time - required time)
  Source:                 A_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            u/x_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.603ns  (logic 0.239ns (39.650%)  route 0.364ns (60.350%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.094ns
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    -0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.114     0.340    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.776    -1.436 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.337    -1.099    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.026    -1.073 r  clk_gen_instance/clkout1_buf/O
                         net (fo=43, unplaced)        0.114    -0.959    clk_out
                         FDRE                                         r  A_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141    -0.818 r  A_reg[0]/Q
                         net (fo=18, unplaced)        0.364    -0.454    u/A_reg[0][3]
                         LUT6 (Prop_lut6_I4_O)        0.098    -0.356 r  u/x[14]_i_1/O
                         net (fo=1, unplaced)         0.000    -0.356    u/fn_product_return[113]
                         FDRE                                         r  u/x_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.259     0.673    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.410    -1.737 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.355    -1.382    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.029    -1.353 r  clk_gen_instance/clkout1_buf/O
                         net (fo=43, unplaced)        0.259    -1.094    u/clk_out
                         FDRE                                         r  u/x_reg[14]/C
                         clock pessimism              0.280    -0.814    
                         FDRE (Hold_fdre_C_D)         0.091    -0.723    u/x_reg[14]
  -------------------------------------------------------------------
                         required time                          0.723    
                         arrival time                          -0.356    
  -------------------------------------------------------------------
                         slack                                  0.367    

Slack (MET) :             0.367ns  (arrival time - required time)
  Source:                 A_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            u/x_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.603ns  (logic 0.239ns (39.650%)  route 0.364ns (60.350%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.094ns
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    -0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.114     0.340    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.776    -1.436 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.337    -1.099    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.026    -1.073 r  clk_gen_instance/clkout1_buf/O
                         net (fo=43, unplaced)        0.114    -0.959    clk_out
                         FDRE                                         r  A_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141    -0.818 r  A_reg[0]/Q
                         net (fo=18, unplaced)        0.364    -0.454    u/A_reg[0][3]
                         LUT6 (Prop_lut6_I4_O)        0.098    -0.356 r  u/x[6]_i_1/O
                         net (fo=1, unplaced)         0.000    -0.356    u/fn_product_return[121]
                         FDRE                                         r  u/x_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.259     0.673    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.410    -1.737 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.355    -1.382    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.029    -1.353 r  clk_gen_instance/clkout1_buf/O
                         net (fo=43, unplaced)        0.259    -1.094    u/clk_out
                         FDRE                                         r  u/x_reg[6]/C
                         clock pessimism              0.280    -0.814    
                         FDRE (Hold_fdre_C_D)         0.091    -0.723    u/x_reg[6]
  -------------------------------------------------------------------
                         required time                          0.723    
                         arrival time                          -0.356    
  -------------------------------------------------------------------
                         slack                                  0.367    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         w_clk_out_clk_wiz_gen
Waveform(ns):       { 0.000 5.500 }
Period(ns):         11.000
Sources:            { clk_gen_instance/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     BUFG/I              n/a            2.155         11.000      8.845                clk_gen_instance/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         11.000      9.751                clk_gen_instance/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         11.000      10.000               A_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         11.000      10.000               A_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         11.000      10.000               A_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         11.000      10.000               A_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         11.000      10.000               B_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         11.000      10.000               B_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         11.000      10.000               B_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         11.000      10.000               B_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         11.000      10.000               u/clkdiv_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         11.000      10.000               u/clkdiv_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         11.000      10.000               u/clkdiv_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         11.000      10.000               u/clkdiv_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         11.000      10.000               u/clkdiv_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         11.000      10.000               u/clkdiv_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         11.000      10.000               u/clkdiv_reg[15]/C
Min Period        n/a     FDRE/C              n/a            1.000         11.000      10.000               u/clkdiv_reg[16]/C
Min Period        n/a     FDRE/C              n/a            1.000         11.000      10.000               u/clkdiv_reg[17]/C
Min Period        n/a     FDRE/C              n/a            1.000         11.000      10.000               u/clkdiv_reg[18]/C
Min Period        n/a     FDRE/C              n/a            1.000         11.000      10.000               u/clkdiv_reg[19]/C
Min Period        n/a     FDRE/C              n/a            1.000         11.000      10.000               u/clkdiv_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         11.000      10.000               u/clkdiv_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         11.000      10.000               u/clkdiv_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         11.000      10.000               u/clkdiv_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         11.000      10.000               u/clkdiv_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         11.000      10.000               u/clkdiv_reg[6]/C
Min Period        n/a     FDRE/C              n/a            1.000         11.000      10.000               u/clkdiv_reg[7]/C
Min Period        n/a     FDRE/C              n/a            1.000         11.000      10.000               u/clkdiv_reg[8]/C
Min Period        n/a     FDRE/C              n/a            1.000         11.000      10.000               u/clkdiv_reg[9]/C
Min Period        n/a     FDRE/C              n/a            1.000         11.000      10.000               u/x_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         11.000      10.000               u/x_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         11.000      10.000               u/x_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         11.000      10.000               u/x_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         11.000      10.000               u/x_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         11.000      10.000               u/x_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         11.000      10.000               u/x_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         11.000      10.000               u/x_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         11.000      10.000               u/x_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         11.000      10.000               u/x_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         11.000      10.000               u/x_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         11.000      10.000               u/x_reg[6]/C
Min Period        n/a     FDRE/C              n/a            1.000         11.000      10.000               u/x_reg[7]/C
Min Period        n/a     FDRE/C              n/a            1.000         11.000      10.000               u/x_reg[8]/C
Min Period        n/a     FDRE/C              n/a            1.000         11.000      10.000               u/x_reg[9]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       11.000      202.360              clk_gen_instance/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.500       5.000                A_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.500       5.000                A_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.500       5.000                A_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.500       5.000                A_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.500       5.000                A_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.500       5.000                A_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.500       5.000                A_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.500       5.000                A_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.500       5.000                B_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.500       5.000                B_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.500       5.000                B_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.500       5.000                B_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.500       5.000                B_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.500       5.000                B_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.500       5.000                B_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.500       5.000                B_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.500       5.000                u/clkdiv_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.500       5.000                u/clkdiv_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.500       5.000                u/clkdiv_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.500       5.000                u/clkdiv_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.500       5.000                u/clkdiv_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.500       5.000                u/clkdiv_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.500       5.000                u/clkdiv_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.500       5.000                u/clkdiv_reg[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.500       5.000                u/clkdiv_reg[13]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.500       5.000                u/clkdiv_reg[13]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.500       5.000                u/clkdiv_reg[14]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.500       5.000                u/clkdiv_reg[14]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.500       5.000                u/clkdiv_reg[15]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.500       5.000                u/clkdiv_reg[15]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.500       5.000                u/clkdiv_reg[16]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.500       5.000                u/clkdiv_reg[16]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.500       5.000                u/clkdiv_reg[17]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.500       5.000                u/clkdiv_reg[17]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.500       5.000                u/clkdiv_reg[18]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.500       5.000                u/clkdiv_reg[18]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.500       5.000                u/clkdiv_reg[19]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.500       5.000                u/clkdiv_reg[19]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.500       5.000                u/clkdiv_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.500       5.000                u/clkdiv_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.500       5.000                u/clkdiv_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.500       5.000                u/clkdiv_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.500       5.000                u/clkdiv_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.500       5.000                u/clkdiv_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.500       5.000                u/clkdiv_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.500       5.000                u/clkdiv_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.500       5.000                u/clkdiv_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.500       5.000                u/clkdiv_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.500       5.000                u/clkdiv_reg[6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.500       5.000                u/clkdiv_reg[6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.500       5.000                A_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.500       5.000                A_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.500       5.000                A_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.500       5.000                A_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.500       5.000                A_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.500       5.000                A_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.500       5.000                A_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.500       5.000                A_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.500       5.000                B_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.500       5.000                B_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.500       5.000                B_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.500       5.000                B_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.500       5.000                B_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.500       5.000                B_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.500       5.000                B_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.500       5.000                B_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.500       5.000                u/clkdiv_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.500       5.000                u/clkdiv_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.500       5.000                u/clkdiv_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.500       5.000                u/clkdiv_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.500       5.000                u/clkdiv_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.500       5.000                u/clkdiv_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.500       5.000                u/clkdiv_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.500       5.000                u/clkdiv_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.500       5.000                u/clkdiv_reg[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.500       5.000                u/clkdiv_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.500       5.000                u/clkdiv_reg[14]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.500       5.000                u/clkdiv_reg[14]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.500       5.000                u/clkdiv_reg[15]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.500       5.000                u/clkdiv_reg[15]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.500       5.000                u/clkdiv_reg[16]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.500       5.000                u/clkdiv_reg[16]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.500       5.000                u/clkdiv_reg[17]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.500       5.000                u/clkdiv_reg[17]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.500       5.000                u/clkdiv_reg[18]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.500       5.000                u/clkdiv_reg[18]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.500       5.000                u/clkdiv_reg[19]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.500       5.000                u/clkdiv_reg[19]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.500       5.000                u/clkdiv_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.500       5.000                u/clkdiv_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.500       5.000                u/clkdiv_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.500       5.000                u/clkdiv_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.500       5.000                u/clkdiv_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.500       5.000                u/clkdiv_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.500       5.000                u/clkdiv_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.500       5.000                u/clkdiv_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.500       5.000                u/clkdiv_reg[5]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.500       5.000                u/clkdiv_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.500       5.000                u/clkdiv_reg[6]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.500       5.000                u/clkdiv_reg[6]/C



---------------------------------------------------------------------------------------------------
From Clock:  w_clkfbout_clk_wiz_gen
  To Clock:  w_clkfbout_clk_wiz_gen

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         w_clkfbout_clk_wiz_gen
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { clk_gen_instance/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845               clk_gen_instance/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751               clk_gen_instance/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751               clk_gen_instance/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000               clk_gen_instance/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360              clk_gen_instance/mmcm_adv_inst/CLKFBOUT



