// Seed: 1274289519
module module_0 (
    output id_0,
    output logic id_1,
    output logic id_2,
    input logic id_3
);
  assign id_1 = id_3;
  logic id_4;
  logic id_5;
  logic id_6;
  assign id_5 = 1 == id_4;
  logic id_7;
endmodule
