

================================================================
== Vitis HLS Report for 'ctr_compute_nonce'
================================================================
* Date:           Tue Dec 13 20:52:13 2022

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        pynqrypt
* Solution:       pynqrypt (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020i-clg400-1L


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  3.634 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        0|        0|      0 ns|      0 ns|    0|    0|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|      2|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     18|    -|
|Register         |        -|    -|     130|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     130|     20|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------+----------+----+---+----+------------+------------+
    |  Variable Name  | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------+----------+----+---+----+------------+------------+
    |ap_block_state1  |        or|   0|  0|   2|           1|           1|
    +-----------------+----------+----+---+----+------------+------------+
    |Total            |          |   0|  0|   2|           1|           1|
    +-----------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------+----+-----------+-----+-----------+
    |    Name   | LUT| Input Size| Bits| Total Bits|
    +-----------+----+-----------+-----+-----------+
    |ap_done    |   9|          2|    1|          2|
    |ap_return  |   9|          2|  128|        256|
    +-----------+----+-----------+-----+-----------+
    |Total      |  18|          4|  129|        258|
    +-----------+----+-----------+-----+-----------+

    * Register: 
    +----------------+-----+----+-----+-----------+
    |      Name      |  FF | LUT| Bits| Const Bits|
    +----------------+-----+----+-----+-----------+
    |ap_CS_fsm       |    1|   0|    1|          0|
    |ap_done_reg     |    1|   0|    1|          0|
    |ap_return_preg  |  128|   0|  128|          0|
    +----------------+-----+----+-----+-----------+
    |Total           |  130|   0|  130|          0|
    +----------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------+-----+-----+------------+-------------------+--------------+
|  RTL Ports  | Dir | Bits|  Protocol  |   Source Object   |    C Type    |
+-------------+-----+-----+------------+-------------------+--------------+
|ap_clk       |   in|    1|  ap_ctrl_hs|  ctr_compute_nonce|  return value|
|ap_rst       |   in|    1|  ap_ctrl_hs|  ctr_compute_nonce|  return value|
|ap_start     |   in|    1|  ap_ctrl_hs|  ctr_compute_nonce|  return value|
|ap_done      |  out|    1|  ap_ctrl_hs|  ctr_compute_nonce|  return value|
|ap_continue  |   in|    1|  ap_ctrl_hs|  ctr_compute_nonce|  return value|
|ap_idle      |  out|    1|  ap_ctrl_hs|  ctr_compute_nonce|  return value|
|ap_ready     |  out|    1|  ap_ctrl_hs|  ctr_compute_nonce|  return value|
|ap_return    |  out|  128|  ap_ctrl_hs|  ctr_compute_nonce|  return value|
|p_read       |   in|   96|     ap_none|             p_read|        scalar|
|i            |   in|   32|     ap_none|                  i|        scalar|
+-------------+-----+-----+------------+-------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 0
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.63>
ST_1 : Operation 2 [1/1] (3.63ns)   --->   "%offword_V = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %i"   --->   Operation 2 'read' 'offword_V' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%p_read_5 = read i96 @_ssdm_op_Read.ap_auto.i96, i96 %p_read"   --->   Operation 3 'read' 'p_read_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%p_Result_s = bitconcatenate i128 @_ssdm_op_BitConcatenate.i128.i96.i32, i96 %p_read_5, i32 %offword_V" [../hw-impl/src/pynqrypt.cpp:24]   --->   Operation 4 'bitconcatenate' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%ret_ln24 = ret i128 %p_Result_s" [../hw-impl/src/pynqrypt.cpp:24]   --->   Operation 5 'ret' 'ret_ln24' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 1
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ p_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ i]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
offword_V  (read          ) [ 00]
p_read_5   (read          ) [ 00]
p_Result_s (bitconcatenate) [ 00]
ret_ln24   (ret           ) [ 00]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="p_read">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="i">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="i"/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i96"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i128.i96.i32"/></StgValue>
</bind>
</comp>

<comp id="10" class="1004" name="offword_V_read_fu_10">
<pin_list>
<pin id="11" dir="0" index="0" bw="32" slack="0"/>
<pin id="12" dir="0" index="1" bw="32" slack="0"/>
<pin id="13" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="offword_V/1 "/>
</bind>
</comp>

<comp id="16" class="1004" name="p_read_5_read_fu_16">
<pin_list>
<pin id="17" dir="0" index="0" bw="96" slack="0"/>
<pin id="18" dir="0" index="1" bw="96" slack="0"/>
<pin id="19" dir="1" index="2" bw="96" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_5/1 "/>
</bind>
</comp>

<comp id="22" class="1004" name="p_Result_s_fu_22">
<pin_list>
<pin id="23" dir="0" index="0" bw="128" slack="0"/>
<pin id="24" dir="0" index="1" bw="96" slack="0"/>
<pin id="25" dir="0" index="2" bw="32" slack="0"/>
<pin id="26" dir="1" index="3" bw="128" slack="2147483647"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_s/1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="14"><net_src comp="4" pin="0"/><net_sink comp="10" pin=0"/></net>

<net id="15"><net_src comp="2" pin="0"/><net_sink comp="10" pin=1"/></net>

<net id="20"><net_src comp="6" pin="0"/><net_sink comp="16" pin=0"/></net>

<net id="21"><net_src comp="0" pin="0"/><net_sink comp="16" pin=1"/></net>

<net id="27"><net_src comp="8" pin="0"/><net_sink comp="22" pin=0"/></net>

<net id="28"><net_src comp="16" pin="2"/><net_sink comp="22" pin=1"/></net>

<net id="29"><net_src comp="10" pin="2"/><net_sink comp="22" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: ctr_compute_nonce : p_read | {1 }
	Port: ctr_compute_nonce : i | {1 }
  - Chain level:
	State 1
		ret_ln24 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------|
| Operation|    Functional Unit   |
|----------|----------------------|
|   read   | offword_V_read_fu_10 |
|          |  p_read_5_read_fu_16 |
|----------|----------------------|
|bitconcatenate|   p_Result_s_fu_22   |
|----------|----------------------|
|   Total  |                      |
|----------|----------------------|

Memories:
N/A

* Register list:
N/A

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+
|           |
+-----------+
|  Function |
|   Memory  |
|Multiplexer|
|  Register |
+-----------+
|   Total   |
+-----------+
