{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1731508041096 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1731508041096 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 13 11:27:20 2024 " "Processing started: Wed Nov 13 11:27:20 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1731508041096 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1731508041096 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Aqua -c main " "Command: quartus_sta Aqua -c main" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1731508041096 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1731508041223 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1731508042059 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1731508042059 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1731508042110 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1731508042110 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "1 " "The Timing Analyzer is analyzing 1 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1731508042556 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "main.sdc " "Synopsys Design Constraints File file not found: 'main.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1731508042613 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1731508042613 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clock clock " "create_clock -period 1.000 -name clock clock" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1731508042623 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name circuito_projeto:main\|circuito_projeto_fd:FD\|controle_recepcao_serial:controle_serial\|registrador_n_initial:modo\|IQ\[0\] circuito_projeto:main\|circuito_projeto_fd:FD\|controle_recepcao_serial:controle_serial\|registrador_n_initial:modo\|IQ\[0\] " "create_clock -period 1.000 -name circuito_projeto:main\|circuito_projeto_fd:FD\|controle_recepcao_serial:controle_serial\|registrador_n_initial:modo\|IQ\[0\] circuito_projeto:main\|circuito_projeto_fd:FD\|controle_recepcao_serial:controle_serial\|registrador_n_initial:modo\|IQ\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1731508042623 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1731508042623 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1731508042634 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1731508042634 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1731508042635 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1731508042648 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1731508042743 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1731508042743 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -22.937 " "Worst-case setup slack is -22.937" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731508042773 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731508042773 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -22.937           -1832.061 clock  " "  -22.937           -1832.061 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731508042773 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.381              -5.381 circuito_projeto:main\|circuito_projeto_fd:FD\|controle_recepcao_serial:controle_serial\|registrador_n_initial:modo\|IQ\[0\]  " "   -5.381              -5.381 circuito_projeto:main\|circuito_projeto_fd:FD\|controle_recepcao_serial:controle_serial\|registrador_n_initial:modo\|IQ\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731508042773 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1731508042773 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.310 " "Worst-case hold slack is 0.310" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731508042780 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731508042780 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.310               0.000 clock  " "    0.310               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731508042780 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.936               0.000 circuito_projeto:main\|circuito_projeto_fd:FD\|controle_recepcao_serial:controle_serial\|registrador_n_initial:modo\|IQ\[0\]  " "    0.936               0.000 circuito_projeto:main\|circuito_projeto_fd:FD\|controle_recepcao_serial:controle_serial\|registrador_n_initial:modo\|IQ\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731508042780 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1731508042780 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -1.060 " "Worst-case recovery slack is -1.060" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731508042790 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731508042790 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.060            -229.614 clock  " "   -1.060            -229.614 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731508042790 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1731508042790 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.860 " "Worst-case removal slack is 0.860" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731508042795 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731508042795 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.860               0.000 clock  " "    0.860               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731508042795 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1731508042795 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.538 " "Worst-case minimum pulse width slack is -0.538" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731508042807 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731508042807 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538            -498.212 clock  " "   -0.538            -498.212 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731508042807 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.413               0.000 circuito_projeto:main\|circuito_projeto_fd:FD\|controle_recepcao_serial:controle_serial\|registrador_n_initial:modo\|IQ\[0\]  " "    0.413               0.000 circuito_projeto:main\|circuito_projeto_fd:FD\|controle_recepcao_serial:controle_serial\|registrador_n_initial:modo\|IQ\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731508042807 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1731508042807 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1731508042827 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1731508042880 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1731508044339 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1731508044467 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1731508044485 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1731508044485 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -24.281 " "Worst-case setup slack is -24.281" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731508044493 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731508044493 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -24.281           -1835.250 clock  " "  -24.281           -1835.250 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731508044493 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.498              -5.498 circuito_projeto:main\|circuito_projeto_fd:FD\|controle_recepcao_serial:controle_serial\|registrador_n_initial:modo\|IQ\[0\]  " "   -5.498              -5.498 circuito_projeto:main\|circuito_projeto_fd:FD\|controle_recepcao_serial:controle_serial\|registrador_n_initial:modo\|IQ\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731508044493 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1731508044493 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.297 " "Worst-case hold slack is 0.297" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731508044500 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731508044500 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.297               0.000 clock  " "    0.297               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731508044500 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.956               0.000 circuito_projeto:main\|circuito_projeto_fd:FD\|controle_recepcao_serial:controle_serial\|registrador_n_initial:modo\|IQ\[0\]  " "    0.956               0.000 circuito_projeto:main\|circuito_projeto_fd:FD\|controle_recepcao_serial:controle_serial\|registrador_n_initial:modo\|IQ\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731508044500 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1731508044500 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -0.967 " "Worst-case recovery slack is -0.967" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731508044510 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731508044510 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.967            -205.611 clock  " "   -0.967            -205.611 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731508044510 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1731508044510 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.826 " "Worst-case removal slack is 0.826" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731508044515 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731508044515 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.826               0.000 clock  " "    0.826               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731508044515 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1731508044515 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.538 " "Worst-case minimum pulse width slack is -0.538" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731508044525 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731508044525 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538            -510.064 clock  " "   -0.538            -510.064 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731508044525 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.397               0.000 circuito_projeto:main\|circuito_projeto_fd:FD\|controle_recepcao_serial:controle_serial\|registrador_n_initial:modo\|IQ\[0\]  " "    0.397               0.000 circuito_projeto:main\|circuito_projeto_fd:FD\|controle_recepcao_serial:controle_serial\|registrador_n_initial:modo\|IQ\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731508044525 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1731508044525 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1731508044541 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1731508044722 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1731508046112 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1731508046237 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1731508046241 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1731508046241 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -9.938 " "Worst-case setup slack is -9.938" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731508046244 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731508046244 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.938            -591.882 clock  " "   -9.938            -591.882 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731508046244 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.437              -2.437 circuito_projeto:main\|circuito_projeto_fd:FD\|controle_recepcao_serial:controle_serial\|registrador_n_initial:modo\|IQ\[0\]  " "   -2.437              -2.437 circuito_projeto:main\|circuito_projeto_fd:FD\|controle_recepcao_serial:controle_serial\|registrador_n_initial:modo\|IQ\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731508046244 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1731508046244 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.159 " "Worst-case hold slack is 0.159" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731508046253 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731508046253 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.159               0.000 clock  " "    0.159               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731508046253 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.404               0.000 circuito_projeto:main\|circuito_projeto_fd:FD\|controle_recepcao_serial:controle_serial\|registrador_n_initial:modo\|IQ\[0\]  " "    0.404               0.000 circuito_projeto:main\|circuito_projeto_fd:FD\|controle_recepcao_serial:controle_serial\|registrador_n_initial:modo\|IQ\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731508046253 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1731508046253 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -0.108 " "Worst-case recovery slack is -0.108" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731508046261 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731508046261 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.108              -0.645 clock  " "   -0.108              -0.645 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731508046261 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1731508046261 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.400 " "Worst-case removal slack is 0.400" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731508046270 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731508046270 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.400               0.000 clock  " "    0.400               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731508046270 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1731508046270 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.096 " "Worst-case minimum pulse width slack is -0.096" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731508046277 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731508046277 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.096             -58.307 clock  " "   -0.096             -58.307 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731508046277 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.497               0.000 circuito_projeto:main\|circuito_projeto_fd:FD\|controle_recepcao_serial:controle_serial\|registrador_n_initial:modo\|IQ\[0\]  " "    0.497               0.000 circuito_projeto:main\|circuito_projeto_fd:FD\|controle_recepcao_serial:controle_serial\|registrador_n_initial:modo\|IQ\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731508046277 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1731508046277 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1731508046294 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1731508046541 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1731508046546 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1731508046546 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -9.482 " "Worst-case setup slack is -9.482" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731508046550 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731508046550 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.482            -497.343 clock  " "   -9.482            -497.343 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731508046550 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.323              -2.323 circuito_projeto:main\|circuito_projeto_fd:FD\|controle_recepcao_serial:controle_serial\|registrador_n_initial:modo\|IQ\[0\]  " "   -2.323              -2.323 circuito_projeto:main\|circuito_projeto_fd:FD\|controle_recepcao_serial:controle_serial\|registrador_n_initial:modo\|IQ\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731508046550 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1731508046550 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.147 " "Worst-case hold slack is 0.147" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731508046562 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731508046562 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.147               0.000 clock  " "    0.147               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731508046562 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.373               0.000 circuito_projeto:main\|circuito_projeto_fd:FD\|controle_recepcao_serial:controle_serial\|registrador_n_initial:modo\|IQ\[0\]  " "    0.373               0.000 circuito_projeto:main\|circuito_projeto_fd:FD\|controle_recepcao_serial:controle_serial\|registrador_n_initial:modo\|IQ\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731508046562 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1731508046562 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 0.009 " "Worst-case recovery slack is 0.009" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731508046572 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731508046572 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.009               0.000 clock  " "    0.009               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731508046572 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1731508046572 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.365 " "Worst-case removal slack is 0.365" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731508046578 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731508046578 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.365               0.000 clock  " "    0.365               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731508046578 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1731508046578 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.097 " "Worst-case minimum pulse width slack is -0.097" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731508046586 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731508046586 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.097             -59.604 clock  " "   -0.097             -59.604 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731508046586 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.494               0.000 circuito_projeto:main\|circuito_projeto_fd:FD\|controle_recepcao_serial:controle_serial\|registrador_n_initial:modo\|IQ\[0\]  " "    0.494               0.000 circuito_projeto:main\|circuito_projeto_fd:FD\|controle_recepcao_serial:controle_serial\|registrador_n_initial:modo\|IQ\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731508046586 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1731508046586 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1731508048549 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1731508048551 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 7 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5088 " "Peak virtual memory: 5088 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1731508048703 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 13 11:27:28 2024 " "Processing ended: Wed Nov 13 11:27:28 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1731508048703 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1731508048703 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:10 " "Total CPU time (on all processors): 00:00:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1731508048703 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1731508048703 ""}
