{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Web Edition " "Info: Version 9.0 Build 132 02/25/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 26 14:18:03 2009 " "Info: Processing started: Tue May 26 14:18:03 2009" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off plan_test -c plan_test " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off plan_test -c plan_test" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES_NOT_SUPPORTED" "" "Warning: Timing Analysis does not support the analysis of latches as synchronous elements for the currently selected device family" {  } {  } 0 0 "Timing Analysis does not support the analysis of latches as synchronous elements for the currently selected device family" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_RESULT" "clock register contador_BCD_cresc:inst\|lpm_counter:lpm_counter_component\|dffs\[2\] register contador_BCD_cresc:inst\|lpm_counter:lpm_counter_component\|dffs\[2\] 0 ps " "Info: Slack time is 0 ps for clock \"clock\" between source register \"contador_BCD_cresc:inst\|lpm_counter:lpm_counter_component\|dffs\[2\]\" and destination register \"contador_BCD_cresc:inst\|lpm_counter:lpm_counter_component\|dffs\[2\]\"" { { "Info" "ITDB_SIMPLE_FMAX_RESULT" "100.0 MHz 10.0 ns " "Info: Fmax is 100.0 MHz (period= 10.0 ns)" {  } {  } 0 0 "Fmax is %1!s! (period= %2!s!)" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "6.000 ns + Largest register register " "Info: + Largest register to register requirement is 6.000 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "10.000 ns + " "Info: + Setup relationship between source and destination is 10.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 10.000 ns " "Info: + Latch edge is 10.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination clock 10.000 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"clock\" is 10.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source clock 10.000 ns 0.000 ns  50 " "Info: Clock period of Source clock \"clock\" is 10.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Largest " "Info: + Largest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 1.500 ns + Shortest register " "Info: + Shortest clock path from clock \"clock\" to destination register is 1.500 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.500 ns) 1.500 ns clock 1 CLK PIN_43 8 " "Info: 1: + IC(0.000 ns) + CELL(1.500 ns) = 1.500 ns; Loc. = PIN_43; Fanout = 8; CLK Node = 'clock'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "count_cresc_mod_100.bdf" "" { Schematic "C:/Documents and Settings/ENGENHARIA/Desktop/plan_test/count_cresc_mod_100.bdf" { { 40 -8 160 56 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 1.500 ns contador_BCD_cresc:inst\|lpm_counter:lpm_counter_component\|dffs\[2\] 2 REG LC14 5 " "Info: 2: + IC(0.000 ns) + CELL(0.000 ns) = 1.500 ns; Loc. = LC14; Fanout = 5; REG Node = 'contador_BCD_cresc:inst\|lpm_counter:lpm_counter_component\|dffs\[2\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.000 ns" { clock contador_BCD_cresc:inst|lpm_counter:lpm_counter_component|dffs[2] } "NODE_NAME" } } { "lpm_counter.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_counter.tdf" 300 12 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.500 ns ( 100.00 % ) " "Info: Total cell delay = 1.500 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.500 ns" { clock contador_BCD_cresc:inst|lpm_counter:lpm_counter_component|dffs[2] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "1.500 ns" { clock {} clock~out {} contador_BCD_cresc:inst|lpm_counter:lpm_counter_component|dffs[2] {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 1.500ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 1.500 ns - Longest register " "Info: - Longest clock path from clock \"clock\" to source register is 1.500 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.500 ns) 1.500 ns clock 1 CLK PIN_43 8 " "Info: 1: + IC(0.000 ns) + CELL(1.500 ns) = 1.500 ns; Loc. = PIN_43; Fanout = 8; CLK Node = 'clock'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "count_cresc_mod_100.bdf" "" { Schematic "C:/Documents and Settings/ENGENHARIA/Desktop/plan_test/count_cresc_mod_100.bdf" { { 40 -8 160 56 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 1.500 ns contador_BCD_cresc:inst\|lpm_counter:lpm_counter_component\|dffs\[2\] 2 REG LC14 5 " "Info: 2: + IC(0.000 ns) + CELL(0.000 ns) = 1.500 ns; Loc. = LC14; Fanout = 5; REG Node = 'contador_BCD_cresc:inst\|lpm_counter:lpm_counter_component\|dffs\[2\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.000 ns" { clock contador_BCD_cresc:inst|lpm_counter:lpm_counter_component|dffs[2] } "NODE_NAME" } } { "lpm_counter.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_counter.tdf" 300 12 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.500 ns ( 100.00 % ) " "Info: Total cell delay = 1.500 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.500 ns" { clock contador_BCD_cresc:inst|lpm_counter:lpm_counter_component|dffs[2] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "1.500 ns" { clock {} clock~out {} contador_BCD_cresc:inst|lpm_counter:lpm_counter_component|dffs[2] {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 1.500ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.500 ns" { clock contador_BCD_cresc:inst|lpm_counter:lpm_counter_component|dffs[2] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "1.500 ns" { clock {} clock~out {} contador_BCD_cresc:inst|lpm_counter:lpm_counter_component|dffs[2] {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 1.500ns 0.000ns } "" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "1.500 ns" { clock {} clock~out {} contador_BCD_cresc:inst|lpm_counter:lpm_counter_component|dffs[2] {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 1.500ns 0.000ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "2.000 ns - " "Info: - Micro clock to output delay of source is 2.000 ns" {  } { { "lpm_counter.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_counter.tdf" 300 12 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "2.000 ns - " "Info: - Micro setup delay of destination is 2.000 ns" {  } { { "lpm_counter.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_counter.tdf" 300 12 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.500 ns" { clock contador_BCD_cresc:inst|lpm_counter:lpm_counter_component|dffs[2] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "1.500 ns" { clock {} clock~out {} contador_BCD_cresc:inst|lpm_counter:lpm_counter_component|dffs[2] {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 1.500ns 0.000ns } "" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "1.500 ns" { clock {} clock~out {} contador_BCD_cresc:inst|lpm_counter:lpm_counter_component|dffs[2] {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 1.500ns 0.000ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.000 ns - Longest register register " "Info: - Longest register to register delay is 6.000 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns contador_BCD_cresc:inst\|lpm_counter:lpm_counter_component\|dffs\[2\] 1 REG LC14 5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC14; Fanout = 5; REG Node = 'contador_BCD_cresc:inst\|lpm_counter:lpm_counter_component\|dffs\[2\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { contador_BCD_cresc:inst|lpm_counter:lpm_counter_component|dffs[2] } "NODE_NAME" } } { "lpm_counter.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_counter.tdf" 300 12 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(6.000 ns) 6.000 ns contador_BCD_cresc:inst\|lpm_counter:lpm_counter_component\|dffs\[2\] 2 REG LC14 5 " "Info: 2: + IC(0.000 ns) + CELL(6.000 ns) = 6.000 ns; Loc. = LC14; Fanout = 5; REG Node = 'contador_BCD_cresc:inst\|lpm_counter:lpm_counter_component\|dffs\[2\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.000 ns" { contador_BCD_cresc:inst|lpm_counter:lpm_counter_component|dffs[2] contador_BCD_cresc:inst|lpm_counter:lpm_counter_component|dffs[2] } "NODE_NAME" } } { "lpm_counter.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_counter.tdf" 300 12 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.000 ns ( 100.00 % ) " "Info: Total cell delay = 6.000 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.000 ns" { contador_BCD_cresc:inst|lpm_counter:lpm_counter_component|dffs[2] contador_BCD_cresc:inst|lpm_counter:lpm_counter_component|dffs[2] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "6.000 ns" { contador_BCD_cresc:inst|lpm_counter:lpm_counter_component|dffs[2] {} contador_BCD_cresc:inst|lpm_counter:lpm_counter_component|dffs[2] {} } { 0.000ns 0.000ns } { 0.000ns 6.000ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.500 ns" { clock contador_BCD_cresc:inst|lpm_counter:lpm_counter_component|dffs[2] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "1.500 ns" { clock {} clock~out {} contador_BCD_cresc:inst|lpm_counter:lpm_counter_component|dffs[2] {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 1.500ns 0.000ns } "" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "1.500 ns" { clock {} clock~out {} contador_BCD_cresc:inst|lpm_counter:lpm_counter_component|dffs[2] {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 1.500ns 0.000ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.000 ns" { contador_BCD_cresc:inst|lpm_counter:lpm_counter_component|dffs[2] contador_BCD_cresc:inst|lpm_counter:lpm_counter_component|dffs[2] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "6.000 ns" { contador_BCD_cresc:inst|lpm_counter:lpm_counter_component|dffs[2] {} contador_BCD_cresc:inst|lpm_counter:lpm_counter_component|dffs[2] {} } { 0.000ns 0.000ns } { 0.000ns 6.000ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "clock register contador_BCD_cresc:inst\|lpm_counter:lpm_counter_component\|dffs\[2\] register contador_BCD_cresc:inst\|lpm_counter:lpm_counter_component\|dffs\[2\] 5.0 ns " "Info: Minimum slack time is 5.0 ns for clock \"clock\" between source register \"contador_BCD_cresc:inst\|lpm_counter:lpm_counter_component\|dffs\[2\]\" and destination register \"contador_BCD_cresc:inst\|lpm_counter:lpm_counter_component\|dffs\[2\]\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.000 ns + Shortest register register " "Info: + Shortest register to register delay is 6.000 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns contador_BCD_cresc:inst\|lpm_counter:lpm_counter_component\|dffs\[2\] 1 REG LC14 5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC14; Fanout = 5; REG Node = 'contador_BCD_cresc:inst\|lpm_counter:lpm_counter_component\|dffs\[2\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { contador_BCD_cresc:inst|lpm_counter:lpm_counter_component|dffs[2] } "NODE_NAME" } } { "lpm_counter.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_counter.tdf" 300 12 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(6.000 ns) 6.000 ns contador_BCD_cresc:inst\|lpm_counter:lpm_counter_component\|dffs\[2\] 2 REG LC14 5 " "Info: 2: + IC(0.000 ns) + CELL(6.000 ns) = 6.000 ns; Loc. = LC14; Fanout = 5; REG Node = 'contador_BCD_cresc:inst\|lpm_counter:lpm_counter_component\|dffs\[2\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.000 ns" { contador_BCD_cresc:inst|lpm_counter:lpm_counter_component|dffs[2] contador_BCD_cresc:inst|lpm_counter:lpm_counter_component|dffs[2] } "NODE_NAME" } } { "lpm_counter.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_counter.tdf" 300 12 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.000 ns ( 100.00 % ) " "Info: Total cell delay = 6.000 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.000 ns" { contador_BCD_cresc:inst|lpm_counter:lpm_counter_component|dffs[2] contador_BCD_cresc:inst|lpm_counter:lpm_counter_component|dffs[2] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "6.000 ns" { contador_BCD_cresc:inst|lpm_counter:lpm_counter_component|dffs[2] {} contador_BCD_cresc:inst|lpm_counter:lpm_counter_component|dffs[2] {} } { 0.000ns 0.000ns } { 0.000ns 6.000ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "1.000 ns - Smallest register register " "Info: - Smallest register to register requirement is 1.000 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 0.000 ns " "Info: + Latch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination clock 10.000 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"clock\" is 10.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source clock 10.000 ns 0.000 ns  50 " "Info: Clock period of Source clock \"clock\" is 10.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Smallest " "Info: + Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 1.500 ns + Longest register " "Info: + Longest clock path from clock \"clock\" to destination register is 1.500 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.500 ns) 1.500 ns clock 1 CLK PIN_43 8 " "Info: 1: + IC(0.000 ns) + CELL(1.500 ns) = 1.500 ns; Loc. = PIN_43; Fanout = 8; CLK Node = 'clock'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "count_cresc_mod_100.bdf" "" { Schematic "C:/Documents and Settings/ENGENHARIA/Desktop/plan_test/count_cresc_mod_100.bdf" { { 40 -8 160 56 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 1.500 ns contador_BCD_cresc:inst\|lpm_counter:lpm_counter_component\|dffs\[2\] 2 REG LC14 5 " "Info: 2: + IC(0.000 ns) + CELL(0.000 ns) = 1.500 ns; Loc. = LC14; Fanout = 5; REG Node = 'contador_BCD_cresc:inst\|lpm_counter:lpm_counter_component\|dffs\[2\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.000 ns" { clock contador_BCD_cresc:inst|lpm_counter:lpm_counter_component|dffs[2] } "NODE_NAME" } } { "lpm_counter.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_counter.tdf" 300 12 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.500 ns ( 100.00 % ) " "Info: Total cell delay = 1.500 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.500 ns" { clock contador_BCD_cresc:inst|lpm_counter:lpm_counter_component|dffs[2] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "1.500 ns" { clock {} clock~out {} contador_BCD_cresc:inst|lpm_counter:lpm_counter_component|dffs[2] {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 1.500ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 1.500 ns - Shortest register " "Info: - Shortest clock path from clock \"clock\" to source register is 1.500 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.500 ns) 1.500 ns clock 1 CLK PIN_43 8 " "Info: 1: + IC(0.000 ns) + CELL(1.500 ns) = 1.500 ns; Loc. = PIN_43; Fanout = 8; CLK Node = 'clock'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "count_cresc_mod_100.bdf" "" { Schematic "C:/Documents and Settings/ENGENHARIA/Desktop/plan_test/count_cresc_mod_100.bdf" { { 40 -8 160 56 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 1.500 ns contador_BCD_cresc:inst\|lpm_counter:lpm_counter_component\|dffs\[2\] 2 REG LC14 5 " "Info: 2: + IC(0.000 ns) + CELL(0.000 ns) = 1.500 ns; Loc. = LC14; Fanout = 5; REG Node = 'contador_BCD_cresc:inst\|lpm_counter:lpm_counter_component\|dffs\[2\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.000 ns" { clock contador_BCD_cresc:inst|lpm_counter:lpm_counter_component|dffs[2] } "NODE_NAME" } } { "lpm_counter.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_counter.tdf" 300 12 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.500 ns ( 100.00 % ) " "Info: Total cell delay = 1.500 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.500 ns" { clock contador_BCD_cresc:inst|lpm_counter:lpm_counter_component|dffs[2] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "1.500 ns" { clock {} clock~out {} contador_BCD_cresc:inst|lpm_counter:lpm_counter_component|dffs[2] {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 1.500ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.500 ns" { clock contador_BCD_cresc:inst|lpm_counter:lpm_counter_component|dffs[2] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "1.500 ns" { clock {} clock~out {} contador_BCD_cresc:inst|lpm_counter:lpm_counter_component|dffs[2] {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 1.500ns 0.000ns } "" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "1.500 ns" { clock {} clock~out {} contador_BCD_cresc:inst|lpm_counter:lpm_counter_component|dffs[2] {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 1.500ns 0.000ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "2.000 ns - " "Info: - Micro clock to output delay of source is 2.000 ns" {  } { { "lpm_counter.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_counter.tdf" 300 12 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "3.000 ns + " "Info: + Micro hold delay of destination is 3.000 ns" {  } { { "lpm_counter.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_counter.tdf" 300 12 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.500 ns" { clock contador_BCD_cresc:inst|lpm_counter:lpm_counter_component|dffs[2] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "1.500 ns" { clock {} clock~out {} contador_BCD_cresc:inst|lpm_counter:lpm_counter_component|dffs[2] {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 1.500ns 0.000ns } "" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "1.500 ns" { clock {} clock~out {} contador_BCD_cresc:inst|lpm_counter:lpm_counter_component|dffs[2] {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 1.500ns 0.000ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.000 ns" { contador_BCD_cresc:inst|lpm_counter:lpm_counter_component|dffs[2] contador_BCD_cresc:inst|lpm_counter:lpm_counter_component|dffs[2] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "6.000 ns" { contador_BCD_cresc:inst|lpm_counter:lpm_counter_component|dffs[2] {} contador_BCD_cresc:inst|lpm_counter:lpm_counter_component|dffs[2] {} } { 0.000ns 0.000ns } { 0.000ns 6.000ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.500 ns" { clock contador_BCD_cresc:inst|lpm_counter:lpm_counter_component|dffs[2] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "1.500 ns" { clock {} clock~out {} contador_BCD_cresc:inst|lpm_counter:lpm_counter_component|dffs[2] {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 1.500ns 0.000ns } "" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "1.500 ns" { clock {} clock~out {} contador_BCD_cresc:inst|lpm_counter:lpm_counter_component|dffs[2] {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 1.500ns 0.000ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "contador_BCD_cresc:inst1\|lpm_counter:lpm_counter_component\|dffs\[0\] habilita_clock clock 7.000 ns register " "Info: tsu for register \"contador_BCD_cresc:inst1\|lpm_counter:lpm_counter_component\|dffs\[0\]\" (data pin = \"habilita_clock\", clock pin = \"clock\") is 7.000 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.500 ns + Longest pin register " "Info: + Longest pin to register delay is 6.500 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.500 ns) 0.500 ns habilita_clock 1 PIN PIN_41 8 " "Info: 1: + IC(0.000 ns) + CELL(0.500 ns) = 0.500 ns; Loc. = PIN_41; Fanout = 8; PIN Node = 'habilita_clock'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { habilita_clock } "NODE_NAME" } } { "count_cresc_mod_100.bdf" "" { Schematic "C:/Documents and Settings/ENGENHARIA/Desktop/plan_test/count_cresc_mod_100.bdf" { { 232 -16 152 248 "habilita_clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.000 ns) + CELL(5.000 ns) 6.500 ns contador_BCD_cresc:inst1\|lpm_counter:lpm_counter_component\|dffs\[0\] 2 REG LC17 10 " "Info: 2: + IC(1.000 ns) + CELL(5.000 ns) = 6.500 ns; Loc. = LC17; Fanout = 10; REG Node = 'contador_BCD_cresc:inst1\|lpm_counter:lpm_counter_component\|dffs\[0\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.000 ns" { habilita_clock contador_BCD_cresc:inst1|lpm_counter:lpm_counter_component|dffs[0] } "NODE_NAME" } } { "lpm_counter.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_counter.tdf" 300 12 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.500 ns ( 84.62 % ) " "Info: Total cell delay = 5.500 ns ( 84.62 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.000 ns ( 15.38 % ) " "Info: Total interconnect delay = 1.000 ns ( 15.38 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.500 ns" { habilita_clock contador_BCD_cresc:inst1|lpm_counter:lpm_counter_component|dffs[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "6.500 ns" { habilita_clock {} habilita_clock~out {} contador_BCD_cresc:inst1|lpm_counter:lpm_counter_component|dffs[0] {} } { 0.000ns 0.000ns 1.000ns } { 0.000ns 0.500ns 5.000ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "2.000 ns + " "Info: + Micro setup delay of destination is 2.000 ns" {  } { { "lpm_counter.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_counter.tdf" 300 12 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 1.500 ns - Shortest register " "Info: - Shortest clock path from clock \"clock\" to destination register is 1.500 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.500 ns) 1.500 ns clock 1 CLK PIN_43 8 " "Info: 1: + IC(0.000 ns) + CELL(1.500 ns) = 1.500 ns; Loc. = PIN_43; Fanout = 8; CLK Node = 'clock'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "count_cresc_mod_100.bdf" "" { Schematic "C:/Documents and Settings/ENGENHARIA/Desktop/plan_test/count_cresc_mod_100.bdf" { { 40 -8 160 56 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 1.500 ns contador_BCD_cresc:inst1\|lpm_counter:lpm_counter_component\|dffs\[0\] 2 REG LC17 10 " "Info: 2: + IC(0.000 ns) + CELL(0.000 ns) = 1.500 ns; Loc. = LC17; Fanout = 10; REG Node = 'contador_BCD_cresc:inst1\|lpm_counter:lpm_counter_component\|dffs\[0\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.000 ns" { clock contador_BCD_cresc:inst1|lpm_counter:lpm_counter_component|dffs[0] } "NODE_NAME" } } { "lpm_counter.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_counter.tdf" 300 12 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.500 ns ( 100.00 % ) " "Info: Total cell delay = 1.500 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.500 ns" { clock contador_BCD_cresc:inst1|lpm_counter:lpm_counter_component|dffs[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "1.500 ns" { clock {} clock~out {} contador_BCD_cresc:inst1|lpm_counter:lpm_counter_component|dffs[0] {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 1.500ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.500 ns" { habilita_clock contador_BCD_cresc:inst1|lpm_counter:lpm_counter_component|dffs[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "6.500 ns" { habilita_clock {} habilita_clock~out {} contador_BCD_cresc:inst1|lpm_counter:lpm_counter_component|dffs[0] {} } { 0.000ns 0.000ns 1.000ns } { 0.000ns 0.500ns 5.000ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.500 ns" { clock contador_BCD_cresc:inst1|lpm_counter:lpm_counter_component|dffs[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "1.500 ns" { clock {} clock~out {} contador_BCD_cresc:inst1|lpm_counter:lpm_counter_component|dffs[0] {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 1.500ns 0.000ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clock dz\[3\] contador_BCD_cresc:inst\|lpm_counter:lpm_counter_component\|dffs\[3\] 5.000 ns register " "Info: tco from clock \"clock\" to destination pin \"dz\[3\]\" through register \"contador_BCD_cresc:inst\|lpm_counter:lpm_counter_component\|dffs\[3\]\" is 5.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 1.500 ns + Longest register " "Info: + Longest clock path from clock \"clock\" to source register is 1.500 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.500 ns) 1.500 ns clock 1 CLK PIN_43 8 " "Info: 1: + IC(0.000 ns) + CELL(1.500 ns) = 1.500 ns; Loc. = PIN_43; Fanout = 8; CLK Node = 'clock'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "count_cresc_mod_100.bdf" "" { Schematic "C:/Documents and Settings/ENGENHARIA/Desktop/plan_test/count_cresc_mod_100.bdf" { { 40 -8 160 56 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 1.500 ns contador_BCD_cresc:inst\|lpm_counter:lpm_counter_component\|dffs\[3\] 2 REG LC16 4 " "Info: 2: + IC(0.000 ns) + CELL(0.000 ns) = 1.500 ns; Loc. = LC16; Fanout = 4; REG Node = 'contador_BCD_cresc:inst\|lpm_counter:lpm_counter_component\|dffs\[3\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.000 ns" { clock contador_BCD_cresc:inst|lpm_counter:lpm_counter_component|dffs[3] } "NODE_NAME" } } { "lpm_counter.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_counter.tdf" 300 12 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.500 ns ( 100.00 % ) " "Info: Total cell delay = 1.500 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.500 ns" { clock contador_BCD_cresc:inst|lpm_counter:lpm_counter_component|dffs[3] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "1.500 ns" { clock {} clock~out {} contador_BCD_cresc:inst|lpm_counter:lpm_counter_component|dffs[3] {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 1.500ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "2.000 ns + " "Info: + Micro clock to output delay of source is 2.000 ns" {  } { { "lpm_counter.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_counter.tdf" 300 12 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.500 ns + Longest register pin " "Info: + Longest register to pin delay is 1.500 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns contador_BCD_cresc:inst\|lpm_counter:lpm_counter_component\|dffs\[3\] 1 REG LC16 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC16; Fanout = 4; REG Node = 'contador_BCD_cresc:inst\|lpm_counter:lpm_counter_component\|dffs\[3\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { contador_BCD_cresc:inst|lpm_counter:lpm_counter_component|dffs[3] } "NODE_NAME" } } { "lpm_counter.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_counter.tdf" 300 12 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.500 ns) 1.500 ns dz\[3\] 2 PIN PIN_4 0 " "Info: 2: + IC(0.000 ns) + CELL(1.500 ns) = 1.500 ns; Loc. = PIN_4; Fanout = 0; PIN Node = 'dz\[3\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.500 ns" { contador_BCD_cresc:inst|lpm_counter:lpm_counter_component|dffs[3] dz[3] } "NODE_NAME" } } { "count_cresc_mod_100.bdf" "" { Schematic "C:/Documents and Settings/ENGENHARIA/Desktop/plan_test/count_cresc_mod_100.bdf" { { 64 544 720 80 "dz\[3..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.500 ns ( 100.00 % ) " "Info: Total cell delay = 1.500 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.500 ns" { contador_BCD_cresc:inst|lpm_counter:lpm_counter_component|dffs[3] dz[3] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "1.500 ns" { contador_BCD_cresc:inst|lpm_counter:lpm_counter_component|dffs[3] {} dz[3] {} } { 0.000ns 0.000ns } { 0.000ns 1.500ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.500 ns" { clock contador_BCD_cresc:inst|lpm_counter:lpm_counter_component|dffs[3] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "1.500 ns" { clock {} clock~out {} contador_BCD_cresc:inst|lpm_counter:lpm_counter_component|dffs[3] {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 1.500ns 0.000ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.500 ns" { contador_BCD_cresc:inst|lpm_counter:lpm_counter_component|dffs[3] dz[3] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "1.500 ns" { contador_BCD_cresc:inst|lpm_counter:lpm_counter_component|dffs[3] {} dz[3] {} } { 0.000ns 0.000ns } { 0.000ns 1.500ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "contador_BCD_cresc:inst1\|lpm_counter:lpm_counter_component\|dffs\[0\] habilita_clock clock -2.000 ns register " "Info: th for register \"contador_BCD_cresc:inst1\|lpm_counter:lpm_counter_component\|dffs\[0\]\" (data pin = \"habilita_clock\", clock pin = \"clock\") is -2.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 1.500 ns + Longest register " "Info: + Longest clock path from clock \"clock\" to destination register is 1.500 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.500 ns) 1.500 ns clock 1 CLK PIN_43 8 " "Info: 1: + IC(0.000 ns) + CELL(1.500 ns) = 1.500 ns; Loc. = PIN_43; Fanout = 8; CLK Node = 'clock'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "count_cresc_mod_100.bdf" "" { Schematic "C:/Documents and Settings/ENGENHARIA/Desktop/plan_test/count_cresc_mod_100.bdf" { { 40 -8 160 56 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 1.500 ns contador_BCD_cresc:inst1\|lpm_counter:lpm_counter_component\|dffs\[0\] 2 REG LC17 10 " "Info: 2: + IC(0.000 ns) + CELL(0.000 ns) = 1.500 ns; Loc. = LC17; Fanout = 10; REG Node = 'contador_BCD_cresc:inst1\|lpm_counter:lpm_counter_component\|dffs\[0\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.000 ns" { clock contador_BCD_cresc:inst1|lpm_counter:lpm_counter_component|dffs[0] } "NODE_NAME" } } { "lpm_counter.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_counter.tdf" 300 12 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.500 ns ( 100.00 % ) " "Info: Total cell delay = 1.500 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.500 ns" { clock contador_BCD_cresc:inst1|lpm_counter:lpm_counter_component|dffs[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "1.500 ns" { clock {} clock~out {} contador_BCD_cresc:inst1|lpm_counter:lpm_counter_component|dffs[0] {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 1.500ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "3.000 ns + " "Info: + Micro hold delay of destination is 3.000 ns" {  } { { "lpm_counter.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_counter.tdf" 300 12 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.500 ns - Shortest pin register " "Info: - Shortest pin to register delay is 6.500 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.500 ns) 0.500 ns habilita_clock 1 PIN PIN_41 8 " "Info: 1: + IC(0.000 ns) + CELL(0.500 ns) = 0.500 ns; Loc. = PIN_41; Fanout = 8; PIN Node = 'habilita_clock'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { habilita_clock } "NODE_NAME" } } { "count_cresc_mod_100.bdf" "" { Schematic "C:/Documents and Settings/ENGENHARIA/Desktop/plan_test/count_cresc_mod_100.bdf" { { 232 -16 152 248 "habilita_clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.000 ns) + CELL(5.000 ns) 6.500 ns contador_BCD_cresc:inst1\|lpm_counter:lpm_counter_component\|dffs\[0\] 2 REG LC17 10 " "Info: 2: + IC(1.000 ns) + CELL(5.000 ns) = 6.500 ns; Loc. = LC17; Fanout = 10; REG Node = 'contador_BCD_cresc:inst1\|lpm_counter:lpm_counter_component\|dffs\[0\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.000 ns" { habilita_clock contador_BCD_cresc:inst1|lpm_counter:lpm_counter_component|dffs[0] } "NODE_NAME" } } { "lpm_counter.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_counter.tdf" 300 12 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.500 ns ( 84.62 % ) " "Info: Total cell delay = 5.500 ns ( 84.62 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.000 ns ( 15.38 % ) " "Info: Total interconnect delay = 1.000 ns ( 15.38 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.500 ns" { habilita_clock contador_BCD_cresc:inst1|lpm_counter:lpm_counter_component|dffs[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "6.500 ns" { habilita_clock {} habilita_clock~out {} contador_BCD_cresc:inst1|lpm_counter:lpm_counter_component|dffs[0] {} } { 0.000ns 0.000ns 1.000ns } { 0.000ns 0.500ns 5.000ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.500 ns" { clock contador_BCD_cresc:inst1|lpm_counter:lpm_counter_component|dffs[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "1.500 ns" { clock {} clock~out {} contador_BCD_cresc:inst1|lpm_counter:lpm_counter_component|dffs[0] {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 1.500ns 0.000ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.500 ns" { habilita_clock contador_BCD_cresc:inst1|lpm_counter:lpm_counter_component|dffs[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "6.500 ns" { habilita_clock {} habilita_clock~out {} contador_BCD_cresc:inst1|lpm_counter:lpm_counter_component|dffs[0] {} } { 0.000ns 0.000ns 1.000ns } { 0.000ns 0.500ns 5.000ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITAN_REQUIREMENTS_MET_SLOW" "" "Info: All timing requirements were met for slow timing model timing analysis. See Report window for more details." {  } {  } 0 0 "All timing requirements were met for slow timing model timing analysis. See Report window for more details." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "128 " "Info: Peak virtual memory: 128 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 26 14:18:09 2009 " "Info: Processing ended: Tue May 26 14:18:09 2009" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Info: Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
