{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1705683840202 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1705683840202 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jan 19 20:04:00 2024 " "Processing started: Fri Jan 19 20:04:00 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1705683840202 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683840202 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off project2_200104004099 -c project2_200104004099 " "Command: quartus_map --read_settings_files=on --write_settings_files=off project2_200104004099 -c project2_200104004099" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683840202 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1705683840803 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1705683840803 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder1.v 1 1 " "Found 1 design units, including 1 entities, in source file adder1.v" { { "Info" "ISGN_ENTITY_NAME" "1 adder1 " "Found entity 1: adder1" {  } { { "adder1.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/adder1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705683853863 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683853863 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder4_cla.v 1 1 " "Found 1 design units, including 1 entities, in source file adder4_cla.v" { { "Info" "ISGN_ENTITY_NAME" "1 adder4_cla " "Found entity 1: adder4_cla" {  } { { "adder4_cla.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/adder4_cla.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705683853865 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683853865 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "g3_0 G3_0 adder.v(9) " "Verilog HDL Declaration information at adder.v(9): object \"g3_0\" differs only in case from object \"G3_0\" in the same scope" {  } { { "adder.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/adder.v" 9 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1705683853868 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "g7_4 G7_4 adder.v(9) " "Verilog HDL Declaration information at adder.v(9): object \"g7_4\" differs only in case from object \"G7_4\" in the same scope" {  } { { "adder.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/adder.v" 9 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1705683853868 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "g11_8 G11_8 adder.v(9) " "Verilog HDL Declaration information at adder.v(9): object \"g11_8\" differs only in case from object \"G11_8\" in the same scope" {  } { { "adder.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/adder.v" 9 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1705683853868 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "g15_12 G15_12 adder.v(9) " "Verilog HDL Declaration information at adder.v(9): object \"g15_12\" differs only in case from object \"G15_12\" in the same scope" {  } { { "adder.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/adder.v" 9 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1705683853869 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "g19_16 G19_16 adder.v(9) " "Verilog HDL Declaration information at adder.v(9): object \"g19_16\" differs only in case from object \"G19_16\" in the same scope" {  } { { "adder.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/adder.v" 9 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1705683853869 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "g23_20 G23_20 adder.v(9) " "Verilog HDL Declaration information at adder.v(9): object \"g23_20\" differs only in case from object \"G23_20\" in the same scope" {  } { { "adder.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/adder.v" 9 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1705683853869 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "g27_24 G27_24 adder.v(9) " "Verilog HDL Declaration information at adder.v(9): object \"g27_24\" differs only in case from object \"G27_24\" in the same scope" {  } { { "adder.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/adder.v" 9 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1705683853869 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "g31_28 G31_28 adder.v(9) " "Verilog HDL Declaration information at adder.v(9): object \"g31_28\" differs only in case from object \"G31_28\" in the same scope" {  } { { "adder.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/adder.v" 9 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1705683853869 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "p3_0 P3_0 adder.v(10) " "Verilog HDL Declaration information at adder.v(10): object \"p3_0\" differs only in case from object \"P3_0\" in the same scope" {  } { { "adder.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/adder.v" 10 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1705683853869 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "p7_4 P7_4 adder.v(10) " "Verilog HDL Declaration information at adder.v(10): object \"p7_4\" differs only in case from object \"P7_4\" in the same scope" {  } { { "adder.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/adder.v" 10 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1705683853869 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "p11_8 P11_8 adder.v(10) " "Verilog HDL Declaration information at adder.v(10): object \"p11_8\" differs only in case from object \"P11_8\" in the same scope" {  } { { "adder.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/adder.v" 10 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1705683853869 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "p15_12 P15_12 adder.v(10) " "Verilog HDL Declaration information at adder.v(10): object \"p15_12\" differs only in case from object \"P15_12\" in the same scope" {  } { { "adder.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/adder.v" 10 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1705683853869 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "p19_16 P19_16 adder.v(10) " "Verilog HDL Declaration information at adder.v(10): object \"p19_16\" differs only in case from object \"P19_16\" in the same scope" {  } { { "adder.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/adder.v" 10 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1705683853869 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "p23_20 P23_20 adder.v(10) " "Verilog HDL Declaration information at adder.v(10): object \"p23_20\" differs only in case from object \"P23_20\" in the same scope" {  } { { "adder.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/adder.v" 10 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1705683853869 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "p27_24 P27_24 adder.v(10) " "Verilog HDL Declaration information at adder.v(10): object \"p27_24\" differs only in case from object \"P27_24\" in the same scope" {  } { { "adder.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/adder.v" 10 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1705683853869 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "p31_28 P31_28 adder.v(10) " "Verilog HDL Declaration information at adder.v(10): object \"p31_28\" differs only in case from object \"P31_28\" in the same scope" {  } { { "adder.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/adder.v" 10 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1705683853869 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder.v 1 1 " "Found 1 design units, including 1 entities, in source file adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 adder " "Found entity 1: adder" {  } { { "adder.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/adder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705683853869 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683853869 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "g G adder4_g_p_G_P_signals.v(2) " "Verilog HDL Declaration information at adder4_g_p_G_P_signals.v(2): object \"g\" differs only in case from object \"G\" in the same scope" {  } { { "adder4_g_p_G_P_signals.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/adder4_g_p_G_P_signals.v" 2 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1705683853870 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "p P adder4_g_p_G_P_signals.v(3) " "Verilog HDL Declaration information at adder4_g_p_G_P_signals.v(3): object \"p\" differs only in case from object \"P\" in the same scope" {  } { { "adder4_g_p_G_P_signals.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/adder4_g_p_G_P_signals.v" 3 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1705683853871 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder4_g_p_g_p_signals.v 1 1 " "Found 1 design units, including 1 entities, in source file adder4_g_p_g_p_signals.v" { { "Info" "ISGN_ENTITY_NAME" "1 adder4_g_p_G_P_signals " "Found entity 1: adder4_g_p_G_P_signals" {  } { { "adder4_g_p_G_P_signals.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/adder4_g_p_G_P_signals.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705683853871 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683853871 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "addsubblock.v 1 1 " "Found 1 design units, including 1 entities, in source file addsubblock.v" { { "Info" "ISGN_ENTITY_NAME" "1 addSubBlock " "Found entity 1: addSubBlock" {  } { { "addSubBlock.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/addSubBlock.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705683853872 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683853872 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "inverter32.v 1 1 " "Found 1 design units, including 1 entities, in source file inverter32.v" { { "Info" "ISGN_ENTITY_NAME" "1 inverter32 " "Found entity 1: inverter32" {  } { { "inverter32.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/inverter32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705683853874 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683853874 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register.v 1 1 " "Found 1 design units, including 1 entities, in source file register.v" { { "Info" "ISGN_ENTITY_NAME" "1 register " "Found entity 1: register" {  } { { "register.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705683853880 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683853880 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mod_dp.v 1 1 " "Found 1 design units, including 1 entities, in source file mod_dp.v" { { "Info" "ISGN_ENTITY_NAME" "1 mod_dp " "Found entity 1: mod_dp" {  } { { "mod_dp.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/mod_dp.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705683853882 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683853882 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "onebit_mux_two_one.v 1 1 " "Found 1 design units, including 1 entities, in source file onebit_mux_two_one.v" { { "Info" "ISGN_ENTITY_NAME" "1 onebit_mux_two_one " "Found entity 1: onebit_mux_two_one" {  } { { "onebit_mux_two_one.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/onebit_mux_two_one.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705683853883 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683853883 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fourbit_mux_two_one.v 1 1 " "Found 1 design units, including 1 entities, in source file fourbit_mux_two_one.v" { { "Info" "ISGN_ENTITY_NAME" "1 fourbit_mux_two_one " "Found entity 1: fourbit_mux_two_one" {  } { { "fourbit_mux_two_one.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/fourbit_mux_two_one.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705683853885 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683853885 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "thirtytwobit_mux_two_one.v 1 1 " "Found 1 design units, including 1 entities, in source file thirtytwobit_mux_two_one.v" { { "Info" "ISGN_ENTITY_NAME" "1 thirtytwobit_mux_two_one " "Found entity 1: thirtytwobit_mux_two_one" {  } { { "thirtytwobit_mux_two_one.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/thirtytwobit_mux_two_one.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705683853887 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683853887 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mod_cu.v 1 1 " "Found 1 design units, including 1 entities, in source file mod_cu.v" { { "Info" "ISGN_ENTITY_NAME" "1 mod_cu " "Found entity 1: mod_cu" {  } { { "mod_cu.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/mod_cu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705683853889 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683853889 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mod.v 1 1 " "Found 1 design units, including 1 entities, in source file mod.v" { { "Info" "ISGN_ENTITY_NAME" "1 mod " "Found entity 1: mod" {  } { { "mod.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/mod.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705683853891 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683853891 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/alu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705683853893 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683853893 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "and4bit.v 1 1 " "Found 1 design units, including 1 entities, in source file and4bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 and4bit " "Found entity 1: and4bit" {  } { { "and4bit.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/and4bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705683853894 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683853894 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "and32bit.v 1 1 " "Found 1 design units, including 1 entities, in source file and32bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 and32bit " "Found entity 1: and32bit" {  } { { "and32bit.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/and32bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705683853896 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683853896 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "or4bit.v 1 1 " "Found 1 design units, including 1 entities, in source file or4bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 or4bit " "Found entity 1: or4bit" {  } { { "or4bit.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/or4bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705683853897 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683853897 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "or32bit.v 1 1 " "Found 1 design units, including 1 entities, in source file or32bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 or32bit " "Found entity 1: or32bit" {  } { { "or32bit.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/or32bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705683853900 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683853900 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "xor4bit.v 1 1 " "Found 1 design units, including 1 entities, in source file xor4bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 xor4bit " "Found entity 1: xor4bit" {  } { { "xor4bit.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/xor4bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705683853901 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683853901 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "xor32bit.v 1 1 " "Found 1 design units, including 1 entities, in source file xor32bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 xor32bit " "Found entity 1: xor32bit" {  } { { "xor32bit.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/xor32bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705683853903 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683853903 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nor4bit.v 1 1 " "Found 1 design units, including 1 entities, in source file nor4bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 nor4bit " "Found entity 1: nor4bit" {  } { { "nor4bit.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/nor4bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705683853904 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683853904 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nor32bit.v 1 1 " "Found 1 design units, including 1 entities, in source file nor32bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 nor32bit " "Found entity 1: nor32bit" {  } { { "nor32bit.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/nor32bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705683853906 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683853906 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_alu.v 1 1 " "Found 1 design units, including 1 entities, in source file tb_alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb_alu " "Found entity 1: tb_alu" {  } { { "tb_alu.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/tb_alu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705683853916 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683853916 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory_operations_testbench.v 1 1 " "Found 1 design units, including 1 entities, in source file memory_operations_testbench.v" { { "Info" "ISGN_ENTITY_NAME" "1 memory_operations_testbench " "Found entity 1: memory_operations_testbench" {  } { { "memory_operations_testbench.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/memory_operations_testbench.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705683853925 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683853925 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instruction_block.v 1 1 " "Found 1 design units, including 1 entities, in source file instruction_block.v" { { "Info" "ISGN_ENTITY_NAME" "1 instruction_block " "Found entity 1: instruction_block" {  } { { "instruction_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/instruction_block.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705683853927 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683853927 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_block.v 1 1 " "Found 1 design units, including 1 entities, in source file register_block.v" { { "Info" "ISGN_ENTITY_NAME" "1 register_block " "Found entity 1: register_block" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705683853929 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683853929 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory_block.v 1 1 " "Found 1 design units, including 1 entities, in source file memory_block.v" { { "Info" "ISGN_ENTITY_NAME" "1 memory_block " "Found entity 1: memory_block" {  } { { "memory_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/memory_block.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705683853930 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683853930 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sign_extend.v 1 1 " "Found 1 design units, including 1 entities, in source file sign_extend.v" { { "Info" "ISGN_ENTITY_NAME" "1 sign_extend " "Found entity 1: sign_extend" {  } { { "sign_extend.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/sign_extend.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705683853932 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683853932 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shift_left_2.v 1 1 " "Found 1 design units, including 1 entities, in source file shift_left_2.v" { { "Info" "ISGN_ENTITY_NAME" "1 shift_left_2 " "Found entity 1: shift_left_2" {  } { { "shift_left_2.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/shift_left_2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705683853934 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683853934 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_unit.v 1 1 " "Found 1 design units, including 1 entities, in source file control_unit.v" { { "Info" "ISGN_ENTITY_NAME" "1 control_unit " "Found entity 1: control_unit" {  } { { "control_unit.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/control_unit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705683853935 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683853935 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_control.v 1 1 " "Found 1 design units, including 1 entities, in source file alu_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu_control " "Found entity 1: alu_control" {  } { { "alu_control.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/alu_control.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705683853937 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683853937 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mips.v 1 1 " "Found 1 design units, including 1 entities, in source file mips.v" { { "Info" "ISGN_ENTITY_NAME" "1 mips " "Found entity 1: mips" {  } { { "mips.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/mips.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705683853939 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683853939 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fivebit_mux_two_one.v 1 1 " "Found 1 design units, including 1 entities, in source file fivebit_mux_two_one.v" { { "Info" "ISGN_ENTITY_NAME" "1 fivebit_mux_two_one " "Found entity 1: fivebit_mux_two_one" {  } { { "fivebit_mux_two_one.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/fivebit_mux_two_one.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705683853941 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683853941 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mips_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file mips_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 mips_tb " "Found entity 1: mips_tb" {  } { { "mips_tb.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/mips_tb.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705683853942 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683853942 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "mips " "Elaborating entity \"mips\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1705683854035 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "regWrite_res mips.v(162) " "Verilog HDL Always Construct warning at mips.v(162): variable \"regWrite_res\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mips.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/mips.v" 162 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1705683854045 "|mips"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "memWrite mips.v(203) " "Verilog HDL Always Construct warning at mips.v(203): variable \"memWrite\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mips.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/mips.v" 203 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1705683854045 "|mips"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sign_extend sign_extend:sign_extend_imm " "Elaborating entity \"sign_extend\" for hierarchy \"sign_extend:sign_extend_imm\"" {  } { { "mips.v" "sign_extend_imm" { Text "C:/Users/Emre/Documents/quartus_lab/project2/mips.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705683854088 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "thirtytwobit_mux_two_one sign_extend:sign_extend_imm\|thirtytwobit_mux_two_one:mux1 " "Elaborating entity \"thirtytwobit_mux_two_one\" for hierarchy \"sign_extend:sign_extend_imm\|thirtytwobit_mux_two_one:mux1\"" {  } { { "sign_extend.v" "mux1" { Text "C:/Users/Emre/Documents/quartus_lab/project2/sign_extend.v" 5 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705683854100 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fourbit_mux_two_one sign_extend:sign_extend_imm\|thirtytwobit_mux_two_one:mux1\|fourbit_mux_two_one:mux_two_one1 " "Elaborating entity \"fourbit_mux_two_one\" for hierarchy \"sign_extend:sign_extend_imm\|thirtytwobit_mux_two_one:mux1\|fourbit_mux_two_one:mux_two_one1\"" {  } { { "thirtytwobit_mux_two_one.v" "mux_two_one1" { Text "C:/Users/Emre/Documents/quartus_lab/project2/thirtytwobit_mux_two_one.v" 3 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705683854112 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "onebit_mux_two_one sign_extend:sign_extend_imm\|thirtytwobit_mux_two_one:mux1\|fourbit_mux_two_one:mux_two_one1\|onebit_mux_two_one:mux_two_one1 " "Elaborating entity \"onebit_mux_two_one\" for hierarchy \"sign_extend:sign_extend_imm\|thirtytwobit_mux_two_one:mux1\|fourbit_mux_two_one:mux_two_one1\|onebit_mux_two_one:mux_two_one1\"" {  } { { "fourbit_mux_two_one.v" "mux_two_one1" { Text "C:/Users/Emre/Documents/quartus_lab/project2/fourbit_mux_two_one.v" 3 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705683854124 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_left_2 shift_left_2:shift_left_2_instance " "Elaborating entity \"shift_left_2\" for hierarchy \"shift_left_2:shift_left_2_instance\"" {  } { { "mips.v" "shift_left_2_instance" { Text "C:/Users/Emre/Documents/quartus_lab/project2/mips.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705683854146 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder adder:adder_pc_4 " "Elaborating entity \"adder\" for hierarchy \"adder:adder_pc_4\"" {  } { { "mips.v" "adder_pc_4" { Text "C:/Users/Emre/Documents/quartus_lab/project2/mips.v" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705683854174 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder4_g_p_G_P_signals adder:adder_pc_4\|adder4_g_p_G_P_signals:claSignal3_0 " "Elaborating entity \"adder4_g_p_G_P_signals\" for hierarchy \"adder:adder_pc_4\|adder4_g_p_G_P_signals:claSignal3_0\"" {  } { { "adder.v" "claSignal3_0" { Text "C:/Users/Emre/Documents/quartus_lab/project2/adder.v" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705683854187 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder4_cla adder:adder_pc_4\|adder4_cla:adder3_0 " "Elaborating entity \"adder4_cla\" for hierarchy \"adder:adder_pc_4\|adder4_cla:adder3_0\"" {  } { { "adder.v" "adder3_0" { Text "C:/Users/Emre/Documents/quartus_lab/project2/adder.v" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705683854200 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder1 adder:adder_pc_4\|adder4_cla:adder3_0\|adder1:adder1_0 " "Elaborating entity \"adder1\" for hierarchy \"adder:adder_pc_4\|adder4_cla:adder3_0\|adder1:adder1_0\"" {  } { { "adder4_cla.v" "adder1_0" { Text "C:/Users/Emre/Documents/quartus_lab/project2/adder4_cla.v" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705683854218 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instruction_block instruction_block:instr_block1 " "Elaborating entity \"instruction_block\" for hierarchy \"instruction_block:instr_block1\"" {  } { { "mips.v" "instr_block1" { Text "C:/Users/Emre/Documents/quartus_lab/project2/mips.v" 128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705683854272 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "1 0 4095 instruction_block.v(7) " "Verilog HDL warning at instruction_block.v(7): number of words (1) in memory file does not match the number of elements in the address range \[0:4095\]" {  } { { "instruction_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/instruction_block.v" 7 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1705683854287 "|mips|instruction_block:instr_block1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 instructions.mem(1) " "Verilog HDL assignment warning at instructions.mem(1): truncated value with size 32 to match size of target (8)" {  } { { "instructions.mem" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/instructions.mem" 1 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705683854287 "|mips|instruction_block:instr_block1"}
{ "Warning" "WVRFX_VERI_2116_UNCONVERTED" "instrMem instruction_block.v(6) " "Verilog HDL warning at instruction_block.v(6): initial value for variable instrMem should be constant" {  } { { "instruction_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/instruction_block.v" 6 0 0 } }  } 0 10855 "Verilog HDL warning at %2!s!: initial value for variable %1!s! should be constant" 0 0 "Analysis & Synthesis" 0 -1 1705683854288 "|mips|instruction_block:instr_block1"}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "1 0 4095 instruction_block.v(13) " "Verilog HDL warning at instruction_block.v(13): number of words (1) in memory file does not match the number of elements in the address range \[0:4095\]" {  } { { "instruction_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/instruction_block.v" 13 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1705683854288 "|mips|instruction_block:instr_block1"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "instruction_block.v(15) " "Verilog HDL or VHDL warning at the instruction_block.v(15): index expression is not wide enough to address all of the elements in the array" {  } { { "instruction_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/instruction_block.v" 15 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Analysis & Synthesis" 0 -1 1705683854288 "|mips|instruction_block:instr_block1"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "instrMem\[2047..1\] 0 instruction_block.v(5) " "Net \"instrMem\[2047..1\]\" at instruction_block.v(5) has no driver or initial value, using a default initial value '0'" {  } { { "instruction_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/instruction_block.v" 5 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1705683854288 "|mips|instruction_block:instr_block1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_unit control_unit:control_unit1 " "Elaborating entity \"control_unit\" for hierarchy \"control_unit:control_unit1\"" {  } { { "mips.v" "control_unit1" { Text "C:/Users/Emre/Documents/quartus_lab/project2/mips.v" 141 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705683854288 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu_control alu_control:alu_control1 " "Elaborating entity \"alu_control\" for hierarchy \"alu_control:alu_control1\"" {  } { { "mips.v" "alu_control1" { Text "C:/Users/Emre/Documents/quartus_lab/project2/mips.v" 146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705683854301 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fivebit_mux_two_one fivebit_mux_two_one:mux_for_write_reg1 " "Elaborating entity \"fivebit_mux_two_one\" for hierarchy \"fivebit_mux_two_one:mux_for_write_reg1\"" {  } { { "mips.v" "mux_for_write_reg1" { Text "C:/Users/Emre/Documents/quartus_lab/project2/mips.v" 172 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705683854316 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_block register_block:register_block1 " "Elaborating entity \"register_block\" for hierarchy \"register_block:register_block1\"" {  } { { "mips.v" "register_block1" { Text "C:/Users/Emre/Documents/quartus_lab/project2/mips.v" 189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705683854333 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "1 0 31 register_block.v(12) " "Verilog HDL warning at register_block.v(12): number of words (1) in memory file does not match the number of elements in the address range \[0:31\]" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 12 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1705683854356 "|mips|register_block:register_block1"}
{ "Warning" "WVRFX_VERI_2116_UNCONVERTED" "registers register_block.v(11) " "Verilog HDL warning at register_block.v(11): initial value for variable registers should be constant" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 11 0 0 } }  } 0 10855 "Verilog HDL warning at %2!s!: initial value for variable %1!s! should be constant" 0 0 "Analysis & Synthesis" 0 -1 1705683854356 "|mips|register_block:register_block1"}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "1 0 31 register_block.v(17) " "Verilog HDL warning at register_block.v(17): number of words (1) in memory file does not match the number of elements in the address range \[0:31\]" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 17 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1705683854356 "|mips|register_block:register_block1"}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "register_block.v(35) " "Verilog HDL warning at register_block.v(35): ignoring unsupported system task" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 35 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "Analysis & Synthesis" 0 -1 1705683854356 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[1\]\[0\] register_block.v(32) " "Inferred latch for \"registers\[1\]\[0\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854356 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[1\]\[1\] register_block.v(32) " "Inferred latch for \"registers\[1\]\[1\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854356 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[1\]\[2\] register_block.v(32) " "Inferred latch for \"registers\[1\]\[2\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854356 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[1\]\[3\] register_block.v(32) " "Inferred latch for \"registers\[1\]\[3\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854356 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[1\]\[4\] register_block.v(32) " "Inferred latch for \"registers\[1\]\[4\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854357 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[1\]\[5\] register_block.v(32) " "Inferred latch for \"registers\[1\]\[5\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854357 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[1\]\[6\] register_block.v(32) " "Inferred latch for \"registers\[1\]\[6\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854357 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[1\]\[7\] register_block.v(32) " "Inferred latch for \"registers\[1\]\[7\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854357 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[1\]\[8\] register_block.v(32) " "Inferred latch for \"registers\[1\]\[8\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854357 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[1\]\[9\] register_block.v(32) " "Inferred latch for \"registers\[1\]\[9\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854357 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[1\]\[10\] register_block.v(32) " "Inferred latch for \"registers\[1\]\[10\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854357 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[1\]\[11\] register_block.v(32) " "Inferred latch for \"registers\[1\]\[11\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854357 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[1\]\[12\] register_block.v(32) " "Inferred latch for \"registers\[1\]\[12\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854357 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[1\]\[13\] register_block.v(32) " "Inferred latch for \"registers\[1\]\[13\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854357 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[1\]\[14\] register_block.v(32) " "Inferred latch for \"registers\[1\]\[14\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854357 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[1\]\[15\] register_block.v(32) " "Inferred latch for \"registers\[1\]\[15\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854357 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[1\]\[16\] register_block.v(32) " "Inferred latch for \"registers\[1\]\[16\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854357 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[1\]\[17\] register_block.v(32) " "Inferred latch for \"registers\[1\]\[17\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854357 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[1\]\[18\] register_block.v(32) " "Inferred latch for \"registers\[1\]\[18\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854357 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[1\]\[19\] register_block.v(32) " "Inferred latch for \"registers\[1\]\[19\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854357 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[1\]\[20\] register_block.v(32) " "Inferred latch for \"registers\[1\]\[20\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854357 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[1\]\[21\] register_block.v(32) " "Inferred latch for \"registers\[1\]\[21\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854357 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[1\]\[22\] register_block.v(32) " "Inferred latch for \"registers\[1\]\[22\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854357 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[1\]\[23\] register_block.v(32) " "Inferred latch for \"registers\[1\]\[23\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854357 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[1\]\[24\] register_block.v(32) " "Inferred latch for \"registers\[1\]\[24\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854357 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[1\]\[25\] register_block.v(32) " "Inferred latch for \"registers\[1\]\[25\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854357 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[1\]\[26\] register_block.v(32) " "Inferred latch for \"registers\[1\]\[26\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854357 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[1\]\[27\] register_block.v(32) " "Inferred latch for \"registers\[1\]\[27\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854357 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[1\]\[28\] register_block.v(32) " "Inferred latch for \"registers\[1\]\[28\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854357 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[1\]\[29\] register_block.v(32) " "Inferred latch for \"registers\[1\]\[29\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854357 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[1\]\[30\] register_block.v(32) " "Inferred latch for \"registers\[1\]\[30\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854357 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[1\]\[31\] register_block.v(32) " "Inferred latch for \"registers\[1\]\[31\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854357 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[2\]\[0\] register_block.v(32) " "Inferred latch for \"registers\[2\]\[0\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854357 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[2\]\[1\] register_block.v(32) " "Inferred latch for \"registers\[2\]\[1\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854357 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[2\]\[2\] register_block.v(32) " "Inferred latch for \"registers\[2\]\[2\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854357 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[2\]\[3\] register_block.v(32) " "Inferred latch for \"registers\[2\]\[3\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854357 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[2\]\[4\] register_block.v(32) " "Inferred latch for \"registers\[2\]\[4\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854357 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[2\]\[5\] register_block.v(32) " "Inferred latch for \"registers\[2\]\[5\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854357 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[2\]\[6\] register_block.v(32) " "Inferred latch for \"registers\[2\]\[6\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854357 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[2\]\[7\] register_block.v(32) " "Inferred latch for \"registers\[2\]\[7\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854357 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[2\]\[8\] register_block.v(32) " "Inferred latch for \"registers\[2\]\[8\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854357 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[2\]\[9\] register_block.v(32) " "Inferred latch for \"registers\[2\]\[9\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854357 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[2\]\[10\] register_block.v(32) " "Inferred latch for \"registers\[2\]\[10\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854357 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[2\]\[11\] register_block.v(32) " "Inferred latch for \"registers\[2\]\[11\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854357 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[2\]\[12\] register_block.v(32) " "Inferred latch for \"registers\[2\]\[12\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854357 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[2\]\[13\] register_block.v(32) " "Inferred latch for \"registers\[2\]\[13\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854358 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[2\]\[14\] register_block.v(32) " "Inferred latch for \"registers\[2\]\[14\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854358 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[2\]\[15\] register_block.v(32) " "Inferred latch for \"registers\[2\]\[15\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854358 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[2\]\[16\] register_block.v(32) " "Inferred latch for \"registers\[2\]\[16\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854358 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[2\]\[17\] register_block.v(32) " "Inferred latch for \"registers\[2\]\[17\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854358 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[2\]\[18\] register_block.v(32) " "Inferred latch for \"registers\[2\]\[18\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854358 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[2\]\[19\] register_block.v(32) " "Inferred latch for \"registers\[2\]\[19\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854358 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[2\]\[20\] register_block.v(32) " "Inferred latch for \"registers\[2\]\[20\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854358 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[2\]\[21\] register_block.v(32) " "Inferred latch for \"registers\[2\]\[21\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854358 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[2\]\[22\] register_block.v(32) " "Inferred latch for \"registers\[2\]\[22\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854358 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[2\]\[23\] register_block.v(32) " "Inferred latch for \"registers\[2\]\[23\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854358 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[2\]\[24\] register_block.v(32) " "Inferred latch for \"registers\[2\]\[24\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854358 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[2\]\[25\] register_block.v(32) " "Inferred latch for \"registers\[2\]\[25\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854358 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[2\]\[26\] register_block.v(32) " "Inferred latch for \"registers\[2\]\[26\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854358 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[2\]\[27\] register_block.v(32) " "Inferred latch for \"registers\[2\]\[27\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854358 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[2\]\[28\] register_block.v(32) " "Inferred latch for \"registers\[2\]\[28\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854358 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[2\]\[29\] register_block.v(32) " "Inferred latch for \"registers\[2\]\[29\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854358 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[2\]\[30\] register_block.v(32) " "Inferred latch for \"registers\[2\]\[30\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854358 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[2\]\[31\] register_block.v(32) " "Inferred latch for \"registers\[2\]\[31\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854358 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[3\]\[0\] register_block.v(32) " "Inferred latch for \"registers\[3\]\[0\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854358 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[3\]\[1\] register_block.v(32) " "Inferred latch for \"registers\[3\]\[1\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854358 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[3\]\[2\] register_block.v(32) " "Inferred latch for \"registers\[3\]\[2\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854358 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[3\]\[3\] register_block.v(32) " "Inferred latch for \"registers\[3\]\[3\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854358 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[3\]\[4\] register_block.v(32) " "Inferred latch for \"registers\[3\]\[4\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854358 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[3\]\[5\] register_block.v(32) " "Inferred latch for \"registers\[3\]\[5\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854358 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[3\]\[6\] register_block.v(32) " "Inferred latch for \"registers\[3\]\[6\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854358 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[3\]\[7\] register_block.v(32) " "Inferred latch for \"registers\[3\]\[7\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854358 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[3\]\[8\] register_block.v(32) " "Inferred latch for \"registers\[3\]\[8\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854358 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[3\]\[9\] register_block.v(32) " "Inferred latch for \"registers\[3\]\[9\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854358 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[3\]\[10\] register_block.v(32) " "Inferred latch for \"registers\[3\]\[10\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854358 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[3\]\[11\] register_block.v(32) " "Inferred latch for \"registers\[3\]\[11\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854358 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[3\]\[12\] register_block.v(32) " "Inferred latch for \"registers\[3\]\[12\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854358 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[3\]\[13\] register_block.v(32) " "Inferred latch for \"registers\[3\]\[13\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854358 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[3\]\[14\] register_block.v(32) " "Inferred latch for \"registers\[3\]\[14\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854358 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[3\]\[15\] register_block.v(32) " "Inferred latch for \"registers\[3\]\[15\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854358 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[3\]\[16\] register_block.v(32) " "Inferred latch for \"registers\[3\]\[16\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854358 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[3\]\[17\] register_block.v(32) " "Inferred latch for \"registers\[3\]\[17\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854358 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[3\]\[18\] register_block.v(32) " "Inferred latch for \"registers\[3\]\[18\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854358 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[3\]\[19\] register_block.v(32) " "Inferred latch for \"registers\[3\]\[19\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854358 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[3\]\[20\] register_block.v(32) " "Inferred latch for \"registers\[3\]\[20\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854359 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[3\]\[21\] register_block.v(32) " "Inferred latch for \"registers\[3\]\[21\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854359 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[3\]\[22\] register_block.v(32) " "Inferred latch for \"registers\[3\]\[22\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854359 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[3\]\[23\] register_block.v(32) " "Inferred latch for \"registers\[3\]\[23\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854359 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[3\]\[24\] register_block.v(32) " "Inferred latch for \"registers\[3\]\[24\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854359 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[3\]\[25\] register_block.v(32) " "Inferred latch for \"registers\[3\]\[25\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854359 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[3\]\[26\] register_block.v(32) " "Inferred latch for \"registers\[3\]\[26\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854359 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[3\]\[27\] register_block.v(32) " "Inferred latch for \"registers\[3\]\[27\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854359 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[3\]\[28\] register_block.v(32) " "Inferred latch for \"registers\[3\]\[28\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854359 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[3\]\[29\] register_block.v(32) " "Inferred latch for \"registers\[3\]\[29\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854359 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[3\]\[30\] register_block.v(32) " "Inferred latch for \"registers\[3\]\[30\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854359 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[3\]\[31\] register_block.v(32) " "Inferred latch for \"registers\[3\]\[31\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854359 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[4\]\[0\] register_block.v(32) " "Inferred latch for \"registers\[4\]\[0\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854359 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[4\]\[1\] register_block.v(32) " "Inferred latch for \"registers\[4\]\[1\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854359 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[4\]\[2\] register_block.v(32) " "Inferred latch for \"registers\[4\]\[2\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854359 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[4\]\[3\] register_block.v(32) " "Inferred latch for \"registers\[4\]\[3\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854359 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[4\]\[4\] register_block.v(32) " "Inferred latch for \"registers\[4\]\[4\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854359 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[4\]\[5\] register_block.v(32) " "Inferred latch for \"registers\[4\]\[5\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854359 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[4\]\[6\] register_block.v(32) " "Inferred latch for \"registers\[4\]\[6\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854359 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[4\]\[7\] register_block.v(32) " "Inferred latch for \"registers\[4\]\[7\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854359 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[4\]\[8\] register_block.v(32) " "Inferred latch for \"registers\[4\]\[8\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854359 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[4\]\[9\] register_block.v(32) " "Inferred latch for \"registers\[4\]\[9\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854359 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[4\]\[10\] register_block.v(32) " "Inferred latch for \"registers\[4\]\[10\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854359 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[4\]\[11\] register_block.v(32) " "Inferred latch for \"registers\[4\]\[11\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854359 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[4\]\[12\] register_block.v(32) " "Inferred latch for \"registers\[4\]\[12\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854359 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[4\]\[13\] register_block.v(32) " "Inferred latch for \"registers\[4\]\[13\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854359 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[4\]\[14\] register_block.v(32) " "Inferred latch for \"registers\[4\]\[14\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854359 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[4\]\[15\] register_block.v(32) " "Inferred latch for \"registers\[4\]\[15\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854359 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[4\]\[16\] register_block.v(32) " "Inferred latch for \"registers\[4\]\[16\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854359 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[4\]\[17\] register_block.v(32) " "Inferred latch for \"registers\[4\]\[17\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854359 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[4\]\[18\] register_block.v(32) " "Inferred latch for \"registers\[4\]\[18\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854359 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[4\]\[19\] register_block.v(32) " "Inferred latch for \"registers\[4\]\[19\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854359 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[4\]\[20\] register_block.v(32) " "Inferred latch for \"registers\[4\]\[20\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854359 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[4\]\[21\] register_block.v(32) " "Inferred latch for \"registers\[4\]\[21\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854359 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[4\]\[22\] register_block.v(32) " "Inferred latch for \"registers\[4\]\[22\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854359 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[4\]\[23\] register_block.v(32) " "Inferred latch for \"registers\[4\]\[23\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854359 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[4\]\[24\] register_block.v(32) " "Inferred latch for \"registers\[4\]\[24\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854360 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[4\]\[25\] register_block.v(32) " "Inferred latch for \"registers\[4\]\[25\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854360 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[4\]\[26\] register_block.v(32) " "Inferred latch for \"registers\[4\]\[26\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854360 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[4\]\[27\] register_block.v(32) " "Inferred latch for \"registers\[4\]\[27\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854360 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[4\]\[28\] register_block.v(32) " "Inferred latch for \"registers\[4\]\[28\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854360 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[4\]\[29\] register_block.v(32) " "Inferred latch for \"registers\[4\]\[29\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854360 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[4\]\[30\] register_block.v(32) " "Inferred latch for \"registers\[4\]\[30\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854360 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[4\]\[31\] register_block.v(32) " "Inferred latch for \"registers\[4\]\[31\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854360 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[5\]\[0\] register_block.v(32) " "Inferred latch for \"registers\[5\]\[0\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854360 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[5\]\[1\] register_block.v(32) " "Inferred latch for \"registers\[5\]\[1\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854360 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[5\]\[2\] register_block.v(32) " "Inferred latch for \"registers\[5\]\[2\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854360 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[5\]\[3\] register_block.v(32) " "Inferred latch for \"registers\[5\]\[3\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854360 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[5\]\[4\] register_block.v(32) " "Inferred latch for \"registers\[5\]\[4\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854360 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[5\]\[5\] register_block.v(32) " "Inferred latch for \"registers\[5\]\[5\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854360 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[5\]\[6\] register_block.v(32) " "Inferred latch for \"registers\[5\]\[6\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854360 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[5\]\[7\] register_block.v(32) " "Inferred latch for \"registers\[5\]\[7\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854360 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[5\]\[8\] register_block.v(32) " "Inferred latch for \"registers\[5\]\[8\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854360 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[5\]\[9\] register_block.v(32) " "Inferred latch for \"registers\[5\]\[9\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854360 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[5\]\[10\] register_block.v(32) " "Inferred latch for \"registers\[5\]\[10\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854360 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[5\]\[11\] register_block.v(32) " "Inferred latch for \"registers\[5\]\[11\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854360 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[5\]\[12\] register_block.v(32) " "Inferred latch for \"registers\[5\]\[12\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854360 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[5\]\[13\] register_block.v(32) " "Inferred latch for \"registers\[5\]\[13\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854360 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[5\]\[14\] register_block.v(32) " "Inferred latch for \"registers\[5\]\[14\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854360 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[5\]\[15\] register_block.v(32) " "Inferred latch for \"registers\[5\]\[15\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854360 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[5\]\[16\] register_block.v(32) " "Inferred latch for \"registers\[5\]\[16\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854360 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[5\]\[17\] register_block.v(32) " "Inferred latch for \"registers\[5\]\[17\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854360 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[5\]\[18\] register_block.v(32) " "Inferred latch for \"registers\[5\]\[18\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854360 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[5\]\[19\] register_block.v(32) " "Inferred latch for \"registers\[5\]\[19\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854360 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[5\]\[20\] register_block.v(32) " "Inferred latch for \"registers\[5\]\[20\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854360 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[5\]\[21\] register_block.v(32) " "Inferred latch for \"registers\[5\]\[21\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854360 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[5\]\[22\] register_block.v(32) " "Inferred latch for \"registers\[5\]\[22\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854360 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[5\]\[23\] register_block.v(32) " "Inferred latch for \"registers\[5\]\[23\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854360 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[5\]\[24\] register_block.v(32) " "Inferred latch for \"registers\[5\]\[24\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854360 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[5\]\[25\] register_block.v(32) " "Inferred latch for \"registers\[5\]\[25\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854360 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[5\]\[26\] register_block.v(32) " "Inferred latch for \"registers\[5\]\[26\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854360 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[5\]\[27\] register_block.v(32) " "Inferred latch for \"registers\[5\]\[27\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854360 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[5\]\[28\] register_block.v(32) " "Inferred latch for \"registers\[5\]\[28\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854360 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[5\]\[29\] register_block.v(32) " "Inferred latch for \"registers\[5\]\[29\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854360 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[5\]\[30\] register_block.v(32) " "Inferred latch for \"registers\[5\]\[30\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854360 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[5\]\[31\] register_block.v(32) " "Inferred latch for \"registers\[5\]\[31\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854361 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[6\]\[0\] register_block.v(32) " "Inferred latch for \"registers\[6\]\[0\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854361 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[6\]\[1\] register_block.v(32) " "Inferred latch for \"registers\[6\]\[1\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854361 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[6\]\[2\] register_block.v(32) " "Inferred latch for \"registers\[6\]\[2\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854361 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[6\]\[3\] register_block.v(32) " "Inferred latch for \"registers\[6\]\[3\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854361 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[6\]\[4\] register_block.v(32) " "Inferred latch for \"registers\[6\]\[4\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854361 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[6\]\[5\] register_block.v(32) " "Inferred latch for \"registers\[6\]\[5\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854361 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[6\]\[6\] register_block.v(32) " "Inferred latch for \"registers\[6\]\[6\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854361 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[6\]\[7\] register_block.v(32) " "Inferred latch for \"registers\[6\]\[7\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854361 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[6\]\[8\] register_block.v(32) " "Inferred latch for \"registers\[6\]\[8\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854361 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[6\]\[9\] register_block.v(32) " "Inferred latch for \"registers\[6\]\[9\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854361 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[6\]\[10\] register_block.v(32) " "Inferred latch for \"registers\[6\]\[10\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854361 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[6\]\[11\] register_block.v(32) " "Inferred latch for \"registers\[6\]\[11\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854361 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[6\]\[12\] register_block.v(32) " "Inferred latch for \"registers\[6\]\[12\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854361 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[6\]\[13\] register_block.v(32) " "Inferred latch for \"registers\[6\]\[13\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854361 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[6\]\[14\] register_block.v(32) " "Inferred latch for \"registers\[6\]\[14\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854361 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[6\]\[15\] register_block.v(32) " "Inferred latch for \"registers\[6\]\[15\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854361 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[6\]\[16\] register_block.v(32) " "Inferred latch for \"registers\[6\]\[16\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854361 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[6\]\[17\] register_block.v(32) " "Inferred latch for \"registers\[6\]\[17\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854361 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[6\]\[18\] register_block.v(32) " "Inferred latch for \"registers\[6\]\[18\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854361 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[6\]\[19\] register_block.v(32) " "Inferred latch for \"registers\[6\]\[19\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854361 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[6\]\[20\] register_block.v(32) " "Inferred latch for \"registers\[6\]\[20\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854361 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[6\]\[21\] register_block.v(32) " "Inferred latch for \"registers\[6\]\[21\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854361 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[6\]\[22\] register_block.v(32) " "Inferred latch for \"registers\[6\]\[22\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854361 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[6\]\[23\] register_block.v(32) " "Inferred latch for \"registers\[6\]\[23\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854361 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[6\]\[24\] register_block.v(32) " "Inferred latch for \"registers\[6\]\[24\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854361 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[6\]\[25\] register_block.v(32) " "Inferred latch for \"registers\[6\]\[25\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854361 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[6\]\[26\] register_block.v(32) " "Inferred latch for \"registers\[6\]\[26\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854361 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[6\]\[27\] register_block.v(32) " "Inferred latch for \"registers\[6\]\[27\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854361 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[6\]\[28\] register_block.v(32) " "Inferred latch for \"registers\[6\]\[28\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854361 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[6\]\[29\] register_block.v(32) " "Inferred latch for \"registers\[6\]\[29\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854361 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[6\]\[30\] register_block.v(32) " "Inferred latch for \"registers\[6\]\[30\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854361 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[6\]\[31\] register_block.v(32) " "Inferred latch for \"registers\[6\]\[31\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854361 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[7\]\[0\] register_block.v(32) " "Inferred latch for \"registers\[7\]\[0\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854361 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[7\]\[1\] register_block.v(32) " "Inferred latch for \"registers\[7\]\[1\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854361 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[7\]\[2\] register_block.v(32) " "Inferred latch for \"registers\[7\]\[2\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854361 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[7\]\[3\] register_block.v(32) " "Inferred latch for \"registers\[7\]\[3\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854361 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[7\]\[4\] register_block.v(32) " "Inferred latch for \"registers\[7\]\[4\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854361 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[7\]\[5\] register_block.v(32) " "Inferred latch for \"registers\[7\]\[5\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854361 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[7\]\[6\] register_block.v(32) " "Inferred latch for \"registers\[7\]\[6\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854361 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[7\]\[7\] register_block.v(32) " "Inferred latch for \"registers\[7\]\[7\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854362 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[7\]\[8\] register_block.v(32) " "Inferred latch for \"registers\[7\]\[8\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854362 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[7\]\[9\] register_block.v(32) " "Inferred latch for \"registers\[7\]\[9\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854362 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[7\]\[10\] register_block.v(32) " "Inferred latch for \"registers\[7\]\[10\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854362 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[7\]\[11\] register_block.v(32) " "Inferred latch for \"registers\[7\]\[11\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854362 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[7\]\[12\] register_block.v(32) " "Inferred latch for \"registers\[7\]\[12\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854362 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[7\]\[13\] register_block.v(32) " "Inferred latch for \"registers\[7\]\[13\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854362 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[7\]\[14\] register_block.v(32) " "Inferred latch for \"registers\[7\]\[14\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854362 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[7\]\[15\] register_block.v(32) " "Inferred latch for \"registers\[7\]\[15\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854362 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[7\]\[16\] register_block.v(32) " "Inferred latch for \"registers\[7\]\[16\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854362 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[7\]\[17\] register_block.v(32) " "Inferred latch for \"registers\[7\]\[17\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854362 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[7\]\[18\] register_block.v(32) " "Inferred latch for \"registers\[7\]\[18\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854362 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[7\]\[19\] register_block.v(32) " "Inferred latch for \"registers\[7\]\[19\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854362 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[7\]\[20\] register_block.v(32) " "Inferred latch for \"registers\[7\]\[20\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854362 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[7\]\[21\] register_block.v(32) " "Inferred latch for \"registers\[7\]\[21\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854362 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[7\]\[22\] register_block.v(32) " "Inferred latch for \"registers\[7\]\[22\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854362 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[7\]\[23\] register_block.v(32) " "Inferred latch for \"registers\[7\]\[23\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854362 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[7\]\[24\] register_block.v(32) " "Inferred latch for \"registers\[7\]\[24\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854362 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[7\]\[25\] register_block.v(32) " "Inferred latch for \"registers\[7\]\[25\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854362 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[7\]\[26\] register_block.v(32) " "Inferred latch for \"registers\[7\]\[26\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854362 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[7\]\[27\] register_block.v(32) " "Inferred latch for \"registers\[7\]\[27\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854362 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[7\]\[28\] register_block.v(32) " "Inferred latch for \"registers\[7\]\[28\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854362 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[7\]\[29\] register_block.v(32) " "Inferred latch for \"registers\[7\]\[29\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854362 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[7\]\[30\] register_block.v(32) " "Inferred latch for \"registers\[7\]\[30\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854362 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[7\]\[31\] register_block.v(32) " "Inferred latch for \"registers\[7\]\[31\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854362 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[8\]\[0\] register_block.v(32) " "Inferred latch for \"registers\[8\]\[0\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854362 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[8\]\[1\] register_block.v(32) " "Inferred latch for \"registers\[8\]\[1\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854362 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[8\]\[2\] register_block.v(32) " "Inferred latch for \"registers\[8\]\[2\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854362 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[8\]\[3\] register_block.v(32) " "Inferred latch for \"registers\[8\]\[3\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854362 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[8\]\[4\] register_block.v(32) " "Inferred latch for \"registers\[8\]\[4\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854362 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[8\]\[5\] register_block.v(32) " "Inferred latch for \"registers\[8\]\[5\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854362 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[8\]\[6\] register_block.v(32) " "Inferred latch for \"registers\[8\]\[6\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854362 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[8\]\[7\] register_block.v(32) " "Inferred latch for \"registers\[8\]\[7\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854362 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[8\]\[8\] register_block.v(32) " "Inferred latch for \"registers\[8\]\[8\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854362 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[8\]\[9\] register_block.v(32) " "Inferred latch for \"registers\[8\]\[9\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854362 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[8\]\[10\] register_block.v(32) " "Inferred latch for \"registers\[8\]\[10\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854362 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[8\]\[11\] register_block.v(32) " "Inferred latch for \"registers\[8\]\[11\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854362 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[8\]\[12\] register_block.v(32) " "Inferred latch for \"registers\[8\]\[12\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854362 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[8\]\[13\] register_block.v(32) " "Inferred latch for \"registers\[8\]\[13\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854363 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[8\]\[14\] register_block.v(32) " "Inferred latch for \"registers\[8\]\[14\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854363 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[8\]\[15\] register_block.v(32) " "Inferred latch for \"registers\[8\]\[15\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854363 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[8\]\[16\] register_block.v(32) " "Inferred latch for \"registers\[8\]\[16\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854363 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[8\]\[17\] register_block.v(32) " "Inferred latch for \"registers\[8\]\[17\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854363 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[8\]\[18\] register_block.v(32) " "Inferred latch for \"registers\[8\]\[18\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854363 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[8\]\[19\] register_block.v(32) " "Inferred latch for \"registers\[8\]\[19\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854363 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[8\]\[20\] register_block.v(32) " "Inferred latch for \"registers\[8\]\[20\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854363 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[8\]\[21\] register_block.v(32) " "Inferred latch for \"registers\[8\]\[21\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854363 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[8\]\[22\] register_block.v(32) " "Inferred latch for \"registers\[8\]\[22\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854363 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[8\]\[23\] register_block.v(32) " "Inferred latch for \"registers\[8\]\[23\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854363 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[8\]\[24\] register_block.v(32) " "Inferred latch for \"registers\[8\]\[24\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854363 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[8\]\[25\] register_block.v(32) " "Inferred latch for \"registers\[8\]\[25\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854363 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[8\]\[26\] register_block.v(32) " "Inferred latch for \"registers\[8\]\[26\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854363 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[8\]\[27\] register_block.v(32) " "Inferred latch for \"registers\[8\]\[27\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854363 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[8\]\[28\] register_block.v(32) " "Inferred latch for \"registers\[8\]\[28\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854363 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[8\]\[29\] register_block.v(32) " "Inferred latch for \"registers\[8\]\[29\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854363 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[8\]\[30\] register_block.v(32) " "Inferred latch for \"registers\[8\]\[30\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854363 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[8\]\[31\] register_block.v(32) " "Inferred latch for \"registers\[8\]\[31\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854363 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[9\]\[0\] register_block.v(32) " "Inferred latch for \"registers\[9\]\[0\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854363 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[9\]\[1\] register_block.v(32) " "Inferred latch for \"registers\[9\]\[1\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854363 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[9\]\[2\] register_block.v(32) " "Inferred latch for \"registers\[9\]\[2\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854363 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[9\]\[3\] register_block.v(32) " "Inferred latch for \"registers\[9\]\[3\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854363 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[9\]\[4\] register_block.v(32) " "Inferred latch for \"registers\[9\]\[4\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854363 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[9\]\[5\] register_block.v(32) " "Inferred latch for \"registers\[9\]\[5\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854363 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[9\]\[6\] register_block.v(32) " "Inferred latch for \"registers\[9\]\[6\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854363 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[9\]\[7\] register_block.v(32) " "Inferred latch for \"registers\[9\]\[7\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854363 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[9\]\[8\] register_block.v(32) " "Inferred latch for \"registers\[9\]\[8\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854363 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[9\]\[9\] register_block.v(32) " "Inferred latch for \"registers\[9\]\[9\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854363 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[9\]\[10\] register_block.v(32) " "Inferred latch for \"registers\[9\]\[10\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854363 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[9\]\[11\] register_block.v(32) " "Inferred latch for \"registers\[9\]\[11\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854363 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[9\]\[12\] register_block.v(32) " "Inferred latch for \"registers\[9\]\[12\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854363 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[9\]\[13\] register_block.v(32) " "Inferred latch for \"registers\[9\]\[13\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854363 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[9\]\[14\] register_block.v(32) " "Inferred latch for \"registers\[9\]\[14\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854363 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[9\]\[15\] register_block.v(32) " "Inferred latch for \"registers\[9\]\[15\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854363 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[9\]\[16\] register_block.v(32) " "Inferred latch for \"registers\[9\]\[16\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854363 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[9\]\[17\] register_block.v(32) " "Inferred latch for \"registers\[9\]\[17\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854364 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[9\]\[18\] register_block.v(32) " "Inferred latch for \"registers\[9\]\[18\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854364 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[9\]\[19\] register_block.v(32) " "Inferred latch for \"registers\[9\]\[19\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854364 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[9\]\[20\] register_block.v(32) " "Inferred latch for \"registers\[9\]\[20\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854364 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[9\]\[21\] register_block.v(32) " "Inferred latch for \"registers\[9\]\[21\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854364 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[9\]\[22\] register_block.v(32) " "Inferred latch for \"registers\[9\]\[22\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854364 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[9\]\[23\] register_block.v(32) " "Inferred latch for \"registers\[9\]\[23\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854364 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[9\]\[24\] register_block.v(32) " "Inferred latch for \"registers\[9\]\[24\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854364 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[9\]\[25\] register_block.v(32) " "Inferred latch for \"registers\[9\]\[25\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854364 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[9\]\[26\] register_block.v(32) " "Inferred latch for \"registers\[9\]\[26\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854364 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[9\]\[27\] register_block.v(32) " "Inferred latch for \"registers\[9\]\[27\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854364 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[9\]\[28\] register_block.v(32) " "Inferred latch for \"registers\[9\]\[28\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854364 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[9\]\[29\] register_block.v(32) " "Inferred latch for \"registers\[9\]\[29\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854364 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[9\]\[30\] register_block.v(32) " "Inferred latch for \"registers\[9\]\[30\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854364 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[9\]\[31\] register_block.v(32) " "Inferred latch for \"registers\[9\]\[31\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854364 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[10\]\[0\] register_block.v(32) " "Inferred latch for \"registers\[10\]\[0\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854364 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[10\]\[1\] register_block.v(32) " "Inferred latch for \"registers\[10\]\[1\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854364 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[10\]\[2\] register_block.v(32) " "Inferred latch for \"registers\[10\]\[2\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854364 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[10\]\[3\] register_block.v(32) " "Inferred latch for \"registers\[10\]\[3\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854364 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[10\]\[4\] register_block.v(32) " "Inferred latch for \"registers\[10\]\[4\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854364 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[10\]\[5\] register_block.v(32) " "Inferred latch for \"registers\[10\]\[5\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854364 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[10\]\[6\] register_block.v(32) " "Inferred latch for \"registers\[10\]\[6\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854364 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[10\]\[7\] register_block.v(32) " "Inferred latch for \"registers\[10\]\[7\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854364 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[10\]\[8\] register_block.v(32) " "Inferred latch for \"registers\[10\]\[8\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854364 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[10\]\[9\] register_block.v(32) " "Inferred latch for \"registers\[10\]\[9\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854364 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[10\]\[10\] register_block.v(32) " "Inferred latch for \"registers\[10\]\[10\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854364 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[10\]\[11\] register_block.v(32) " "Inferred latch for \"registers\[10\]\[11\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854364 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[10\]\[12\] register_block.v(32) " "Inferred latch for \"registers\[10\]\[12\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854364 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[10\]\[13\] register_block.v(32) " "Inferred latch for \"registers\[10\]\[13\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854364 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[10\]\[14\] register_block.v(32) " "Inferred latch for \"registers\[10\]\[14\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854364 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[10\]\[15\] register_block.v(32) " "Inferred latch for \"registers\[10\]\[15\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854365 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[10\]\[16\] register_block.v(32) " "Inferred latch for \"registers\[10\]\[16\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854365 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[10\]\[17\] register_block.v(32) " "Inferred latch for \"registers\[10\]\[17\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854365 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[10\]\[18\] register_block.v(32) " "Inferred latch for \"registers\[10\]\[18\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854365 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[10\]\[19\] register_block.v(32) " "Inferred latch for \"registers\[10\]\[19\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854365 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[10\]\[20\] register_block.v(32) " "Inferred latch for \"registers\[10\]\[20\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854365 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[10\]\[21\] register_block.v(32) " "Inferred latch for \"registers\[10\]\[21\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854365 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[10\]\[22\] register_block.v(32) " "Inferred latch for \"registers\[10\]\[22\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854365 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[10\]\[23\] register_block.v(32) " "Inferred latch for \"registers\[10\]\[23\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854365 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[10\]\[24\] register_block.v(32) " "Inferred latch for \"registers\[10\]\[24\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854365 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[10\]\[25\] register_block.v(32) " "Inferred latch for \"registers\[10\]\[25\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854365 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[10\]\[26\] register_block.v(32) " "Inferred latch for \"registers\[10\]\[26\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854365 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[10\]\[27\] register_block.v(32) " "Inferred latch for \"registers\[10\]\[27\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854365 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[10\]\[28\] register_block.v(32) " "Inferred latch for \"registers\[10\]\[28\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854365 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[10\]\[29\] register_block.v(32) " "Inferred latch for \"registers\[10\]\[29\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854365 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[10\]\[30\] register_block.v(32) " "Inferred latch for \"registers\[10\]\[30\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854365 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[10\]\[31\] register_block.v(32) " "Inferred latch for \"registers\[10\]\[31\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854365 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[11\]\[0\] register_block.v(32) " "Inferred latch for \"registers\[11\]\[0\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854365 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[11\]\[1\] register_block.v(32) " "Inferred latch for \"registers\[11\]\[1\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854365 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[11\]\[2\] register_block.v(32) " "Inferred latch for \"registers\[11\]\[2\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854365 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[11\]\[3\] register_block.v(32) " "Inferred latch for \"registers\[11\]\[3\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854365 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[11\]\[4\] register_block.v(32) " "Inferred latch for \"registers\[11\]\[4\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854365 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[11\]\[5\] register_block.v(32) " "Inferred latch for \"registers\[11\]\[5\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854365 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[11\]\[6\] register_block.v(32) " "Inferred latch for \"registers\[11\]\[6\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854365 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[11\]\[7\] register_block.v(32) " "Inferred latch for \"registers\[11\]\[7\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854366 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[11\]\[8\] register_block.v(32) " "Inferred latch for \"registers\[11\]\[8\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854366 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[11\]\[9\] register_block.v(32) " "Inferred latch for \"registers\[11\]\[9\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854366 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[11\]\[10\] register_block.v(32) " "Inferred latch for \"registers\[11\]\[10\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854366 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[11\]\[11\] register_block.v(32) " "Inferred latch for \"registers\[11\]\[11\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854366 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[11\]\[12\] register_block.v(32) " "Inferred latch for \"registers\[11\]\[12\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854366 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[11\]\[13\] register_block.v(32) " "Inferred latch for \"registers\[11\]\[13\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854366 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[11\]\[14\] register_block.v(32) " "Inferred latch for \"registers\[11\]\[14\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854366 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[11\]\[15\] register_block.v(32) " "Inferred latch for \"registers\[11\]\[15\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854366 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[11\]\[16\] register_block.v(32) " "Inferred latch for \"registers\[11\]\[16\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854366 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[11\]\[17\] register_block.v(32) " "Inferred latch for \"registers\[11\]\[17\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854366 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[11\]\[18\] register_block.v(32) " "Inferred latch for \"registers\[11\]\[18\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854366 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[11\]\[19\] register_block.v(32) " "Inferred latch for \"registers\[11\]\[19\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854366 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[11\]\[20\] register_block.v(32) " "Inferred latch for \"registers\[11\]\[20\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854366 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[11\]\[21\] register_block.v(32) " "Inferred latch for \"registers\[11\]\[21\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854366 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[11\]\[22\] register_block.v(32) " "Inferred latch for \"registers\[11\]\[22\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854366 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[11\]\[23\] register_block.v(32) " "Inferred latch for \"registers\[11\]\[23\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854366 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[11\]\[24\] register_block.v(32) " "Inferred latch for \"registers\[11\]\[24\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854366 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[11\]\[25\] register_block.v(32) " "Inferred latch for \"registers\[11\]\[25\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854366 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[11\]\[26\] register_block.v(32) " "Inferred latch for \"registers\[11\]\[26\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854366 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[11\]\[27\] register_block.v(32) " "Inferred latch for \"registers\[11\]\[27\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854366 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[11\]\[28\] register_block.v(32) " "Inferred latch for \"registers\[11\]\[28\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854366 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[11\]\[29\] register_block.v(32) " "Inferred latch for \"registers\[11\]\[29\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854366 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[11\]\[30\] register_block.v(32) " "Inferred latch for \"registers\[11\]\[30\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854366 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[11\]\[31\] register_block.v(32) " "Inferred latch for \"registers\[11\]\[31\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854366 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[12\]\[0\] register_block.v(32) " "Inferred latch for \"registers\[12\]\[0\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854366 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[12\]\[1\] register_block.v(32) " "Inferred latch for \"registers\[12\]\[1\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854366 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[12\]\[2\] register_block.v(32) " "Inferred latch for \"registers\[12\]\[2\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854366 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[12\]\[3\] register_block.v(32) " "Inferred latch for \"registers\[12\]\[3\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854366 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[12\]\[4\] register_block.v(32) " "Inferred latch for \"registers\[12\]\[4\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854366 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[12\]\[5\] register_block.v(32) " "Inferred latch for \"registers\[12\]\[5\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854367 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[12\]\[6\] register_block.v(32) " "Inferred latch for \"registers\[12\]\[6\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854367 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[12\]\[7\] register_block.v(32) " "Inferred latch for \"registers\[12\]\[7\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854367 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[12\]\[8\] register_block.v(32) " "Inferred latch for \"registers\[12\]\[8\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854367 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[12\]\[9\] register_block.v(32) " "Inferred latch for \"registers\[12\]\[9\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854367 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[12\]\[10\] register_block.v(32) " "Inferred latch for \"registers\[12\]\[10\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854367 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[12\]\[11\] register_block.v(32) " "Inferred latch for \"registers\[12\]\[11\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854367 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[12\]\[12\] register_block.v(32) " "Inferred latch for \"registers\[12\]\[12\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854367 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[12\]\[13\] register_block.v(32) " "Inferred latch for \"registers\[12\]\[13\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854367 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[12\]\[14\] register_block.v(32) " "Inferred latch for \"registers\[12\]\[14\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854367 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[12\]\[15\] register_block.v(32) " "Inferred latch for \"registers\[12\]\[15\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854367 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[12\]\[16\] register_block.v(32) " "Inferred latch for \"registers\[12\]\[16\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854367 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[12\]\[17\] register_block.v(32) " "Inferred latch for \"registers\[12\]\[17\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854367 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[12\]\[18\] register_block.v(32) " "Inferred latch for \"registers\[12\]\[18\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854367 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[12\]\[19\] register_block.v(32) " "Inferred latch for \"registers\[12\]\[19\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854367 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[12\]\[20\] register_block.v(32) " "Inferred latch for \"registers\[12\]\[20\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854367 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[12\]\[21\] register_block.v(32) " "Inferred latch for \"registers\[12\]\[21\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854367 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[12\]\[22\] register_block.v(32) " "Inferred latch for \"registers\[12\]\[22\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854367 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[12\]\[23\] register_block.v(32) " "Inferred latch for \"registers\[12\]\[23\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854367 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[12\]\[24\] register_block.v(32) " "Inferred latch for \"registers\[12\]\[24\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854367 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[12\]\[25\] register_block.v(32) " "Inferred latch for \"registers\[12\]\[25\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854367 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[12\]\[26\] register_block.v(32) " "Inferred latch for \"registers\[12\]\[26\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854367 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[12\]\[27\] register_block.v(32) " "Inferred latch for \"registers\[12\]\[27\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854367 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[12\]\[28\] register_block.v(32) " "Inferred latch for \"registers\[12\]\[28\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854367 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[12\]\[29\] register_block.v(32) " "Inferred latch for \"registers\[12\]\[29\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854367 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[12\]\[30\] register_block.v(32) " "Inferred latch for \"registers\[12\]\[30\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854367 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[12\]\[31\] register_block.v(32) " "Inferred latch for \"registers\[12\]\[31\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854367 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[13\]\[0\] register_block.v(32) " "Inferred latch for \"registers\[13\]\[0\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854367 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[13\]\[1\] register_block.v(32) " "Inferred latch for \"registers\[13\]\[1\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854367 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[13\]\[2\] register_block.v(32) " "Inferred latch for \"registers\[13\]\[2\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854367 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[13\]\[3\] register_block.v(32) " "Inferred latch for \"registers\[13\]\[3\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854367 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[13\]\[4\] register_block.v(32) " "Inferred latch for \"registers\[13\]\[4\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854367 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[13\]\[5\] register_block.v(32) " "Inferred latch for \"registers\[13\]\[5\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854367 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[13\]\[6\] register_block.v(32) " "Inferred latch for \"registers\[13\]\[6\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854367 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[13\]\[7\] register_block.v(32) " "Inferred latch for \"registers\[13\]\[7\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854368 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[13\]\[8\] register_block.v(32) " "Inferred latch for \"registers\[13\]\[8\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854368 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[13\]\[9\] register_block.v(32) " "Inferred latch for \"registers\[13\]\[9\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854368 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[13\]\[10\] register_block.v(32) " "Inferred latch for \"registers\[13\]\[10\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854368 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[13\]\[11\] register_block.v(32) " "Inferred latch for \"registers\[13\]\[11\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854368 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[13\]\[12\] register_block.v(32) " "Inferred latch for \"registers\[13\]\[12\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854368 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[13\]\[13\] register_block.v(32) " "Inferred latch for \"registers\[13\]\[13\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854368 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[13\]\[14\] register_block.v(32) " "Inferred latch for \"registers\[13\]\[14\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854368 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[13\]\[15\] register_block.v(32) " "Inferred latch for \"registers\[13\]\[15\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854368 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[13\]\[16\] register_block.v(32) " "Inferred latch for \"registers\[13\]\[16\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854368 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[13\]\[17\] register_block.v(32) " "Inferred latch for \"registers\[13\]\[17\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854368 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[13\]\[18\] register_block.v(32) " "Inferred latch for \"registers\[13\]\[18\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854368 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[13\]\[19\] register_block.v(32) " "Inferred latch for \"registers\[13\]\[19\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854368 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[13\]\[20\] register_block.v(32) " "Inferred latch for \"registers\[13\]\[20\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854368 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[13\]\[21\] register_block.v(32) " "Inferred latch for \"registers\[13\]\[21\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854368 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[13\]\[22\] register_block.v(32) " "Inferred latch for \"registers\[13\]\[22\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854368 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[13\]\[23\] register_block.v(32) " "Inferred latch for \"registers\[13\]\[23\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854368 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[13\]\[24\] register_block.v(32) " "Inferred latch for \"registers\[13\]\[24\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854368 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[13\]\[25\] register_block.v(32) " "Inferred latch for \"registers\[13\]\[25\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854368 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[13\]\[26\] register_block.v(32) " "Inferred latch for \"registers\[13\]\[26\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854368 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[13\]\[27\] register_block.v(32) " "Inferred latch for \"registers\[13\]\[27\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854368 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[13\]\[28\] register_block.v(32) " "Inferred latch for \"registers\[13\]\[28\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854368 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[13\]\[29\] register_block.v(32) " "Inferred latch for \"registers\[13\]\[29\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854368 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[13\]\[30\] register_block.v(32) " "Inferred latch for \"registers\[13\]\[30\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854368 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[13\]\[31\] register_block.v(32) " "Inferred latch for \"registers\[13\]\[31\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854368 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[14\]\[0\] register_block.v(32) " "Inferred latch for \"registers\[14\]\[0\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854368 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[14\]\[1\] register_block.v(32) " "Inferred latch for \"registers\[14\]\[1\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854368 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[14\]\[2\] register_block.v(32) " "Inferred latch for \"registers\[14\]\[2\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854368 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[14\]\[3\] register_block.v(32) " "Inferred latch for \"registers\[14\]\[3\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854368 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[14\]\[4\] register_block.v(32) " "Inferred latch for \"registers\[14\]\[4\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854368 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[14\]\[5\] register_block.v(32) " "Inferred latch for \"registers\[14\]\[5\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854368 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[14\]\[6\] register_block.v(32) " "Inferred latch for \"registers\[14\]\[6\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854368 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[14\]\[7\] register_block.v(32) " "Inferred latch for \"registers\[14\]\[7\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854368 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[14\]\[8\] register_block.v(32) " "Inferred latch for \"registers\[14\]\[8\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854368 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[14\]\[9\] register_block.v(32) " "Inferred latch for \"registers\[14\]\[9\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854368 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[14\]\[10\] register_block.v(32) " "Inferred latch for \"registers\[14\]\[10\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854369 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[14\]\[11\] register_block.v(32) " "Inferred latch for \"registers\[14\]\[11\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854369 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[14\]\[12\] register_block.v(32) " "Inferred latch for \"registers\[14\]\[12\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854369 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[14\]\[13\] register_block.v(32) " "Inferred latch for \"registers\[14\]\[13\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854369 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[14\]\[14\] register_block.v(32) " "Inferred latch for \"registers\[14\]\[14\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854369 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[14\]\[15\] register_block.v(32) " "Inferred latch for \"registers\[14\]\[15\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854369 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[14\]\[16\] register_block.v(32) " "Inferred latch for \"registers\[14\]\[16\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854369 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[14\]\[17\] register_block.v(32) " "Inferred latch for \"registers\[14\]\[17\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854369 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[14\]\[18\] register_block.v(32) " "Inferred latch for \"registers\[14\]\[18\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854369 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[14\]\[19\] register_block.v(32) " "Inferred latch for \"registers\[14\]\[19\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854369 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[14\]\[20\] register_block.v(32) " "Inferred latch for \"registers\[14\]\[20\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854369 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[14\]\[21\] register_block.v(32) " "Inferred latch for \"registers\[14\]\[21\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854369 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[14\]\[22\] register_block.v(32) " "Inferred latch for \"registers\[14\]\[22\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854369 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[14\]\[23\] register_block.v(32) " "Inferred latch for \"registers\[14\]\[23\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854369 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[14\]\[24\] register_block.v(32) " "Inferred latch for \"registers\[14\]\[24\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854369 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[14\]\[25\] register_block.v(32) " "Inferred latch for \"registers\[14\]\[25\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854369 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[14\]\[26\] register_block.v(32) " "Inferred latch for \"registers\[14\]\[26\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854369 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[14\]\[27\] register_block.v(32) " "Inferred latch for \"registers\[14\]\[27\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854369 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[14\]\[28\] register_block.v(32) " "Inferred latch for \"registers\[14\]\[28\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854369 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[14\]\[29\] register_block.v(32) " "Inferred latch for \"registers\[14\]\[29\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854369 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[14\]\[30\] register_block.v(32) " "Inferred latch for \"registers\[14\]\[30\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854369 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[14\]\[31\] register_block.v(32) " "Inferred latch for \"registers\[14\]\[31\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854369 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[15\]\[0\] register_block.v(32) " "Inferred latch for \"registers\[15\]\[0\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854369 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[15\]\[1\] register_block.v(32) " "Inferred latch for \"registers\[15\]\[1\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854369 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[15\]\[2\] register_block.v(32) " "Inferred latch for \"registers\[15\]\[2\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854369 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[15\]\[3\] register_block.v(32) " "Inferred latch for \"registers\[15\]\[3\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854369 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[15\]\[4\] register_block.v(32) " "Inferred latch for \"registers\[15\]\[4\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854369 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[15\]\[5\] register_block.v(32) " "Inferred latch for \"registers\[15\]\[5\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854369 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[15\]\[6\] register_block.v(32) " "Inferred latch for \"registers\[15\]\[6\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854369 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[15\]\[7\] register_block.v(32) " "Inferred latch for \"registers\[15\]\[7\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854369 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[15\]\[8\] register_block.v(32) " "Inferred latch for \"registers\[15\]\[8\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854369 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[15\]\[9\] register_block.v(32) " "Inferred latch for \"registers\[15\]\[9\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854369 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[15\]\[10\] register_block.v(32) " "Inferred latch for \"registers\[15\]\[10\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854369 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[15\]\[11\] register_block.v(32) " "Inferred latch for \"registers\[15\]\[11\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854369 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[15\]\[12\] register_block.v(32) " "Inferred latch for \"registers\[15\]\[12\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854369 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[15\]\[13\] register_block.v(32) " "Inferred latch for \"registers\[15\]\[13\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854369 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[15\]\[14\] register_block.v(32) " "Inferred latch for \"registers\[15\]\[14\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854369 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[15\]\[15\] register_block.v(32) " "Inferred latch for \"registers\[15\]\[15\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854369 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[15\]\[16\] register_block.v(32) " "Inferred latch for \"registers\[15\]\[16\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854369 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[15\]\[17\] register_block.v(32) " "Inferred latch for \"registers\[15\]\[17\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854370 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[15\]\[18\] register_block.v(32) " "Inferred latch for \"registers\[15\]\[18\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854370 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[15\]\[19\] register_block.v(32) " "Inferred latch for \"registers\[15\]\[19\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854370 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[15\]\[20\] register_block.v(32) " "Inferred latch for \"registers\[15\]\[20\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854370 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[15\]\[21\] register_block.v(32) " "Inferred latch for \"registers\[15\]\[21\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854370 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[15\]\[22\] register_block.v(32) " "Inferred latch for \"registers\[15\]\[22\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854370 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[15\]\[23\] register_block.v(32) " "Inferred latch for \"registers\[15\]\[23\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854370 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[15\]\[24\] register_block.v(32) " "Inferred latch for \"registers\[15\]\[24\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854370 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[15\]\[25\] register_block.v(32) " "Inferred latch for \"registers\[15\]\[25\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854370 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[15\]\[26\] register_block.v(32) " "Inferred latch for \"registers\[15\]\[26\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854370 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[15\]\[27\] register_block.v(32) " "Inferred latch for \"registers\[15\]\[27\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854370 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[15\]\[28\] register_block.v(32) " "Inferred latch for \"registers\[15\]\[28\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854370 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[15\]\[29\] register_block.v(32) " "Inferred latch for \"registers\[15\]\[29\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854370 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[15\]\[30\] register_block.v(32) " "Inferred latch for \"registers\[15\]\[30\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854370 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[15\]\[31\] register_block.v(32) " "Inferred latch for \"registers\[15\]\[31\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854370 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[16\]\[0\] register_block.v(32) " "Inferred latch for \"registers\[16\]\[0\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854370 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[16\]\[1\] register_block.v(32) " "Inferred latch for \"registers\[16\]\[1\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854370 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[16\]\[2\] register_block.v(32) " "Inferred latch for \"registers\[16\]\[2\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854370 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[16\]\[3\] register_block.v(32) " "Inferred latch for \"registers\[16\]\[3\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854370 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[16\]\[4\] register_block.v(32) " "Inferred latch for \"registers\[16\]\[4\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854370 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[16\]\[5\] register_block.v(32) " "Inferred latch for \"registers\[16\]\[5\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854370 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[16\]\[6\] register_block.v(32) " "Inferred latch for \"registers\[16\]\[6\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854370 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[16\]\[7\] register_block.v(32) " "Inferred latch for \"registers\[16\]\[7\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854370 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[16\]\[8\] register_block.v(32) " "Inferred latch for \"registers\[16\]\[8\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854370 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[16\]\[9\] register_block.v(32) " "Inferred latch for \"registers\[16\]\[9\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854370 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[16\]\[10\] register_block.v(32) " "Inferred latch for \"registers\[16\]\[10\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854370 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[16\]\[11\] register_block.v(32) " "Inferred latch for \"registers\[16\]\[11\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854370 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[16\]\[12\] register_block.v(32) " "Inferred latch for \"registers\[16\]\[12\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854370 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[16\]\[13\] register_block.v(32) " "Inferred latch for \"registers\[16\]\[13\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854370 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[16\]\[14\] register_block.v(32) " "Inferred latch for \"registers\[16\]\[14\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854370 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[16\]\[15\] register_block.v(32) " "Inferred latch for \"registers\[16\]\[15\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854370 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[16\]\[16\] register_block.v(32) " "Inferred latch for \"registers\[16\]\[16\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854370 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[16\]\[17\] register_block.v(32) " "Inferred latch for \"registers\[16\]\[17\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854370 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[16\]\[18\] register_block.v(32) " "Inferred latch for \"registers\[16\]\[18\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854370 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[16\]\[19\] register_block.v(32) " "Inferred latch for \"registers\[16\]\[19\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854370 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[16\]\[20\] register_block.v(32) " "Inferred latch for \"registers\[16\]\[20\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854371 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[16\]\[21\] register_block.v(32) " "Inferred latch for \"registers\[16\]\[21\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854371 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[16\]\[22\] register_block.v(32) " "Inferred latch for \"registers\[16\]\[22\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854371 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[16\]\[23\] register_block.v(32) " "Inferred latch for \"registers\[16\]\[23\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854371 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[16\]\[24\] register_block.v(32) " "Inferred latch for \"registers\[16\]\[24\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854371 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[16\]\[25\] register_block.v(32) " "Inferred latch for \"registers\[16\]\[25\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854371 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[16\]\[26\] register_block.v(32) " "Inferred latch for \"registers\[16\]\[26\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854371 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[16\]\[27\] register_block.v(32) " "Inferred latch for \"registers\[16\]\[27\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854371 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[16\]\[28\] register_block.v(32) " "Inferred latch for \"registers\[16\]\[28\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854371 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[16\]\[29\] register_block.v(32) " "Inferred latch for \"registers\[16\]\[29\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854371 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[16\]\[30\] register_block.v(32) " "Inferred latch for \"registers\[16\]\[30\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854371 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[16\]\[31\] register_block.v(32) " "Inferred latch for \"registers\[16\]\[31\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854371 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[17\]\[0\] register_block.v(32) " "Inferred latch for \"registers\[17\]\[0\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854371 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[17\]\[1\] register_block.v(32) " "Inferred latch for \"registers\[17\]\[1\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854371 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[17\]\[2\] register_block.v(32) " "Inferred latch for \"registers\[17\]\[2\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854371 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[17\]\[3\] register_block.v(32) " "Inferred latch for \"registers\[17\]\[3\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854371 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[17\]\[4\] register_block.v(32) " "Inferred latch for \"registers\[17\]\[4\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854371 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[17\]\[5\] register_block.v(32) " "Inferred latch for \"registers\[17\]\[5\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854371 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[17\]\[6\] register_block.v(32) " "Inferred latch for \"registers\[17\]\[6\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854371 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[17\]\[7\] register_block.v(32) " "Inferred latch for \"registers\[17\]\[7\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854371 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[17\]\[8\] register_block.v(32) " "Inferred latch for \"registers\[17\]\[8\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854371 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[17\]\[9\] register_block.v(32) " "Inferred latch for \"registers\[17\]\[9\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854371 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[17\]\[10\] register_block.v(32) " "Inferred latch for \"registers\[17\]\[10\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854371 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[17\]\[11\] register_block.v(32) " "Inferred latch for \"registers\[17\]\[11\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854371 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[17\]\[12\] register_block.v(32) " "Inferred latch for \"registers\[17\]\[12\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854371 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[17\]\[13\] register_block.v(32) " "Inferred latch for \"registers\[17\]\[13\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854371 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[17\]\[14\] register_block.v(32) " "Inferred latch for \"registers\[17\]\[14\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854371 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[17\]\[15\] register_block.v(32) " "Inferred latch for \"registers\[17\]\[15\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854371 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[17\]\[16\] register_block.v(32) " "Inferred latch for \"registers\[17\]\[16\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854371 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[17\]\[17\] register_block.v(32) " "Inferred latch for \"registers\[17\]\[17\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854371 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[17\]\[18\] register_block.v(32) " "Inferred latch for \"registers\[17\]\[18\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854371 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[17\]\[19\] register_block.v(32) " "Inferred latch for \"registers\[17\]\[19\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854371 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[17\]\[20\] register_block.v(32) " "Inferred latch for \"registers\[17\]\[20\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854371 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[17\]\[21\] register_block.v(32) " "Inferred latch for \"registers\[17\]\[21\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854371 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[17\]\[22\] register_block.v(32) " "Inferred latch for \"registers\[17\]\[22\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854371 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[17\]\[23\] register_block.v(32) " "Inferred latch for \"registers\[17\]\[23\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854371 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[17\]\[24\] register_block.v(32) " "Inferred latch for \"registers\[17\]\[24\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854371 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[17\]\[25\] register_block.v(32) " "Inferred latch for \"registers\[17\]\[25\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854371 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[17\]\[26\] register_block.v(32) " "Inferred latch for \"registers\[17\]\[26\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854371 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[17\]\[27\] register_block.v(32) " "Inferred latch for \"registers\[17\]\[27\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854372 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[17\]\[28\] register_block.v(32) " "Inferred latch for \"registers\[17\]\[28\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854372 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[17\]\[29\] register_block.v(32) " "Inferred latch for \"registers\[17\]\[29\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854372 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[17\]\[30\] register_block.v(32) " "Inferred latch for \"registers\[17\]\[30\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854372 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[17\]\[31\] register_block.v(32) " "Inferred latch for \"registers\[17\]\[31\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854372 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[18\]\[0\] register_block.v(32) " "Inferred latch for \"registers\[18\]\[0\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854372 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[18\]\[1\] register_block.v(32) " "Inferred latch for \"registers\[18\]\[1\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854372 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[18\]\[2\] register_block.v(32) " "Inferred latch for \"registers\[18\]\[2\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854372 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[18\]\[3\] register_block.v(32) " "Inferred latch for \"registers\[18\]\[3\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854372 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[18\]\[4\] register_block.v(32) " "Inferred latch for \"registers\[18\]\[4\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854372 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[18\]\[5\] register_block.v(32) " "Inferred latch for \"registers\[18\]\[5\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854372 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[18\]\[6\] register_block.v(32) " "Inferred latch for \"registers\[18\]\[6\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854372 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[18\]\[7\] register_block.v(32) " "Inferred latch for \"registers\[18\]\[7\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854372 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[18\]\[8\] register_block.v(32) " "Inferred latch for \"registers\[18\]\[8\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854372 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[18\]\[9\] register_block.v(32) " "Inferred latch for \"registers\[18\]\[9\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854372 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[18\]\[10\] register_block.v(32) " "Inferred latch for \"registers\[18\]\[10\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854372 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[18\]\[11\] register_block.v(32) " "Inferred latch for \"registers\[18\]\[11\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854372 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[18\]\[12\] register_block.v(32) " "Inferred latch for \"registers\[18\]\[12\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854372 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[18\]\[13\] register_block.v(32) " "Inferred latch for \"registers\[18\]\[13\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854372 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[18\]\[14\] register_block.v(32) " "Inferred latch for \"registers\[18\]\[14\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854372 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[18\]\[15\] register_block.v(32) " "Inferred latch for \"registers\[18\]\[15\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854372 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[18\]\[16\] register_block.v(32) " "Inferred latch for \"registers\[18\]\[16\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854372 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[18\]\[17\] register_block.v(32) " "Inferred latch for \"registers\[18\]\[17\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854372 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[18\]\[18\] register_block.v(32) " "Inferred latch for \"registers\[18\]\[18\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854372 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[18\]\[19\] register_block.v(32) " "Inferred latch for \"registers\[18\]\[19\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854372 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[18\]\[20\] register_block.v(32) " "Inferred latch for \"registers\[18\]\[20\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854372 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[18\]\[21\] register_block.v(32) " "Inferred latch for \"registers\[18\]\[21\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854372 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[18\]\[22\] register_block.v(32) " "Inferred latch for \"registers\[18\]\[22\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854372 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[18\]\[23\] register_block.v(32) " "Inferred latch for \"registers\[18\]\[23\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854372 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[18\]\[24\] register_block.v(32) " "Inferred latch for \"registers\[18\]\[24\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854372 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[18\]\[25\] register_block.v(32) " "Inferred latch for \"registers\[18\]\[25\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854372 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[18\]\[26\] register_block.v(32) " "Inferred latch for \"registers\[18\]\[26\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854372 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[18\]\[27\] register_block.v(32) " "Inferred latch for \"registers\[18\]\[27\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854372 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[18\]\[28\] register_block.v(32) " "Inferred latch for \"registers\[18\]\[28\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854372 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[18\]\[29\] register_block.v(32) " "Inferred latch for \"registers\[18\]\[29\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854372 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[18\]\[30\] register_block.v(32) " "Inferred latch for \"registers\[18\]\[30\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854372 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[18\]\[31\] register_block.v(32) " "Inferred latch for \"registers\[18\]\[31\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854372 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[19\]\[0\] register_block.v(32) " "Inferred latch for \"registers\[19\]\[0\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854373 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[19\]\[1\] register_block.v(32) " "Inferred latch for \"registers\[19\]\[1\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854373 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[19\]\[2\] register_block.v(32) " "Inferred latch for \"registers\[19\]\[2\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854373 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[19\]\[3\] register_block.v(32) " "Inferred latch for \"registers\[19\]\[3\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854373 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[19\]\[4\] register_block.v(32) " "Inferred latch for \"registers\[19\]\[4\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854373 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[19\]\[5\] register_block.v(32) " "Inferred latch for \"registers\[19\]\[5\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854373 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[19\]\[6\] register_block.v(32) " "Inferred latch for \"registers\[19\]\[6\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854373 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[19\]\[7\] register_block.v(32) " "Inferred latch for \"registers\[19\]\[7\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854373 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[19\]\[8\] register_block.v(32) " "Inferred latch for \"registers\[19\]\[8\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854373 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[19\]\[9\] register_block.v(32) " "Inferred latch for \"registers\[19\]\[9\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854373 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[19\]\[10\] register_block.v(32) " "Inferred latch for \"registers\[19\]\[10\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854373 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[19\]\[11\] register_block.v(32) " "Inferred latch for \"registers\[19\]\[11\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854373 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[19\]\[12\] register_block.v(32) " "Inferred latch for \"registers\[19\]\[12\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854373 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[19\]\[13\] register_block.v(32) " "Inferred latch for \"registers\[19\]\[13\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854373 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[19\]\[14\] register_block.v(32) " "Inferred latch for \"registers\[19\]\[14\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854373 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[19\]\[15\] register_block.v(32) " "Inferred latch for \"registers\[19\]\[15\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854373 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[19\]\[16\] register_block.v(32) " "Inferred latch for \"registers\[19\]\[16\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854373 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[19\]\[17\] register_block.v(32) " "Inferred latch for \"registers\[19\]\[17\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854373 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[19\]\[18\] register_block.v(32) " "Inferred latch for \"registers\[19\]\[18\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854373 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[19\]\[19\] register_block.v(32) " "Inferred latch for \"registers\[19\]\[19\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854373 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[19\]\[20\] register_block.v(32) " "Inferred latch for \"registers\[19\]\[20\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854373 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[19\]\[21\] register_block.v(32) " "Inferred latch for \"registers\[19\]\[21\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854373 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[19\]\[22\] register_block.v(32) " "Inferred latch for \"registers\[19\]\[22\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854373 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[19\]\[23\] register_block.v(32) " "Inferred latch for \"registers\[19\]\[23\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854373 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[19\]\[24\] register_block.v(32) " "Inferred latch for \"registers\[19\]\[24\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854373 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[19\]\[25\] register_block.v(32) " "Inferred latch for \"registers\[19\]\[25\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854373 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[19\]\[26\] register_block.v(32) " "Inferred latch for \"registers\[19\]\[26\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854373 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[19\]\[27\] register_block.v(32) " "Inferred latch for \"registers\[19\]\[27\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854373 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[19\]\[28\] register_block.v(32) " "Inferred latch for \"registers\[19\]\[28\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854373 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[19\]\[29\] register_block.v(32) " "Inferred latch for \"registers\[19\]\[29\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854373 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[19\]\[30\] register_block.v(32) " "Inferred latch for \"registers\[19\]\[30\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854373 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[19\]\[31\] register_block.v(32) " "Inferred latch for \"registers\[19\]\[31\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854373 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[20\]\[0\] register_block.v(32) " "Inferred latch for \"registers\[20\]\[0\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854373 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[20\]\[1\] register_block.v(32) " "Inferred latch for \"registers\[20\]\[1\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854373 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[20\]\[2\] register_block.v(32) " "Inferred latch for \"registers\[20\]\[2\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854373 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[20\]\[3\] register_block.v(32) " "Inferred latch for \"registers\[20\]\[3\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854373 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[20\]\[4\] register_block.v(32) " "Inferred latch for \"registers\[20\]\[4\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854373 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[20\]\[5\] register_block.v(32) " "Inferred latch for \"registers\[20\]\[5\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854373 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[20\]\[6\] register_block.v(32) " "Inferred latch for \"registers\[20\]\[6\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854373 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[20\]\[7\] register_block.v(32) " "Inferred latch for \"registers\[20\]\[7\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854373 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[20\]\[8\] register_block.v(32) " "Inferred latch for \"registers\[20\]\[8\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854374 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[20\]\[9\] register_block.v(32) " "Inferred latch for \"registers\[20\]\[9\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854374 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[20\]\[10\] register_block.v(32) " "Inferred latch for \"registers\[20\]\[10\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854374 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[20\]\[11\] register_block.v(32) " "Inferred latch for \"registers\[20\]\[11\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854374 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[20\]\[12\] register_block.v(32) " "Inferred latch for \"registers\[20\]\[12\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854374 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[20\]\[13\] register_block.v(32) " "Inferred latch for \"registers\[20\]\[13\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854374 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[20\]\[14\] register_block.v(32) " "Inferred latch for \"registers\[20\]\[14\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854374 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[20\]\[15\] register_block.v(32) " "Inferred latch for \"registers\[20\]\[15\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854374 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[20\]\[16\] register_block.v(32) " "Inferred latch for \"registers\[20\]\[16\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854374 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[20\]\[17\] register_block.v(32) " "Inferred latch for \"registers\[20\]\[17\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854374 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[20\]\[18\] register_block.v(32) " "Inferred latch for \"registers\[20\]\[18\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854374 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[20\]\[19\] register_block.v(32) " "Inferred latch for \"registers\[20\]\[19\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854374 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[20\]\[20\] register_block.v(32) " "Inferred latch for \"registers\[20\]\[20\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854374 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[20\]\[21\] register_block.v(32) " "Inferred latch for \"registers\[20\]\[21\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854374 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[20\]\[22\] register_block.v(32) " "Inferred latch for \"registers\[20\]\[22\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854374 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[20\]\[23\] register_block.v(32) " "Inferred latch for \"registers\[20\]\[23\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854374 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[20\]\[24\] register_block.v(32) " "Inferred latch for \"registers\[20\]\[24\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854374 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[20\]\[25\] register_block.v(32) " "Inferred latch for \"registers\[20\]\[25\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854374 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[20\]\[26\] register_block.v(32) " "Inferred latch for \"registers\[20\]\[26\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854374 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[20\]\[27\] register_block.v(32) " "Inferred latch for \"registers\[20\]\[27\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854374 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[20\]\[28\] register_block.v(32) " "Inferred latch for \"registers\[20\]\[28\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854374 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[20\]\[29\] register_block.v(32) " "Inferred latch for \"registers\[20\]\[29\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854374 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[20\]\[30\] register_block.v(32) " "Inferred latch for \"registers\[20\]\[30\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854374 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[20\]\[31\] register_block.v(32) " "Inferred latch for \"registers\[20\]\[31\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854374 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[21\]\[0\] register_block.v(32) " "Inferred latch for \"registers\[21\]\[0\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854374 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[21\]\[1\] register_block.v(32) " "Inferred latch for \"registers\[21\]\[1\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854374 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[21\]\[2\] register_block.v(32) " "Inferred latch for \"registers\[21\]\[2\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854374 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[21\]\[3\] register_block.v(32) " "Inferred latch for \"registers\[21\]\[3\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854374 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[21\]\[4\] register_block.v(32) " "Inferred latch for \"registers\[21\]\[4\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854374 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[21\]\[5\] register_block.v(32) " "Inferred latch for \"registers\[21\]\[5\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854374 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[21\]\[6\] register_block.v(32) " "Inferred latch for \"registers\[21\]\[6\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854374 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[21\]\[7\] register_block.v(32) " "Inferred latch for \"registers\[21\]\[7\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854374 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[21\]\[8\] register_block.v(32) " "Inferred latch for \"registers\[21\]\[8\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854374 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[21\]\[9\] register_block.v(32) " "Inferred latch for \"registers\[21\]\[9\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854374 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[21\]\[10\] register_block.v(32) " "Inferred latch for \"registers\[21\]\[10\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854374 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[21\]\[11\] register_block.v(32) " "Inferred latch for \"registers\[21\]\[11\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854374 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[21\]\[12\] register_block.v(32) " "Inferred latch for \"registers\[21\]\[12\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854374 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[21\]\[13\] register_block.v(32) " "Inferred latch for \"registers\[21\]\[13\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854375 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[21\]\[14\] register_block.v(32) " "Inferred latch for \"registers\[21\]\[14\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854375 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[21\]\[15\] register_block.v(32) " "Inferred latch for \"registers\[21\]\[15\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854375 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[21\]\[16\] register_block.v(32) " "Inferred latch for \"registers\[21\]\[16\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854375 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[21\]\[17\] register_block.v(32) " "Inferred latch for \"registers\[21\]\[17\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854375 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[21\]\[18\] register_block.v(32) " "Inferred latch for \"registers\[21\]\[18\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854375 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[21\]\[19\] register_block.v(32) " "Inferred latch for \"registers\[21\]\[19\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854375 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[21\]\[20\] register_block.v(32) " "Inferred latch for \"registers\[21\]\[20\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854375 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[21\]\[21\] register_block.v(32) " "Inferred latch for \"registers\[21\]\[21\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854375 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[21\]\[22\] register_block.v(32) " "Inferred latch for \"registers\[21\]\[22\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854375 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[21\]\[23\] register_block.v(32) " "Inferred latch for \"registers\[21\]\[23\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854375 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[21\]\[24\] register_block.v(32) " "Inferred latch for \"registers\[21\]\[24\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854375 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[21\]\[25\] register_block.v(32) " "Inferred latch for \"registers\[21\]\[25\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854375 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[21\]\[26\] register_block.v(32) " "Inferred latch for \"registers\[21\]\[26\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854375 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[21\]\[27\] register_block.v(32) " "Inferred latch for \"registers\[21\]\[27\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854375 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[21\]\[28\] register_block.v(32) " "Inferred latch for \"registers\[21\]\[28\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854375 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[21\]\[29\] register_block.v(32) " "Inferred latch for \"registers\[21\]\[29\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854375 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[21\]\[30\] register_block.v(32) " "Inferred latch for \"registers\[21\]\[30\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854375 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[21\]\[31\] register_block.v(32) " "Inferred latch for \"registers\[21\]\[31\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854375 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[22\]\[0\] register_block.v(32) " "Inferred latch for \"registers\[22\]\[0\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854375 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[22\]\[1\] register_block.v(32) " "Inferred latch for \"registers\[22\]\[1\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854375 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[22\]\[2\] register_block.v(32) " "Inferred latch for \"registers\[22\]\[2\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854375 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[22\]\[3\] register_block.v(32) " "Inferred latch for \"registers\[22\]\[3\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854375 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[22\]\[4\] register_block.v(32) " "Inferred latch for \"registers\[22\]\[4\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854375 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[22\]\[5\] register_block.v(32) " "Inferred latch for \"registers\[22\]\[5\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854375 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[22\]\[6\] register_block.v(32) " "Inferred latch for \"registers\[22\]\[6\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854375 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[22\]\[7\] register_block.v(32) " "Inferred latch for \"registers\[22\]\[7\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854375 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[22\]\[8\] register_block.v(32) " "Inferred latch for \"registers\[22\]\[8\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854375 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[22\]\[9\] register_block.v(32) " "Inferred latch for \"registers\[22\]\[9\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854375 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[22\]\[10\] register_block.v(32) " "Inferred latch for \"registers\[22\]\[10\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854375 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[22\]\[11\] register_block.v(32) " "Inferred latch for \"registers\[22\]\[11\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854375 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[22\]\[12\] register_block.v(32) " "Inferred latch for \"registers\[22\]\[12\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854375 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[22\]\[13\] register_block.v(32) " "Inferred latch for \"registers\[22\]\[13\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854375 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[22\]\[14\] register_block.v(32) " "Inferred latch for \"registers\[22\]\[14\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854375 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[22\]\[15\] register_block.v(32) " "Inferred latch for \"registers\[22\]\[15\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854375 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[22\]\[16\] register_block.v(32) " "Inferred latch for \"registers\[22\]\[16\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854375 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[22\]\[17\] register_block.v(32) " "Inferred latch for \"registers\[22\]\[17\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854375 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[22\]\[18\] register_block.v(32) " "Inferred latch for \"registers\[22\]\[18\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854375 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[22\]\[19\] register_block.v(32) " "Inferred latch for \"registers\[22\]\[19\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854376 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[22\]\[20\] register_block.v(32) " "Inferred latch for \"registers\[22\]\[20\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854376 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[22\]\[21\] register_block.v(32) " "Inferred latch for \"registers\[22\]\[21\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854376 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[22\]\[22\] register_block.v(32) " "Inferred latch for \"registers\[22\]\[22\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854376 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[22\]\[23\] register_block.v(32) " "Inferred latch for \"registers\[22\]\[23\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854376 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[22\]\[24\] register_block.v(32) " "Inferred latch for \"registers\[22\]\[24\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854376 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[22\]\[25\] register_block.v(32) " "Inferred latch for \"registers\[22\]\[25\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854376 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[22\]\[26\] register_block.v(32) " "Inferred latch for \"registers\[22\]\[26\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854376 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[22\]\[27\] register_block.v(32) " "Inferred latch for \"registers\[22\]\[27\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854376 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[22\]\[28\] register_block.v(32) " "Inferred latch for \"registers\[22\]\[28\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854376 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[22\]\[29\] register_block.v(32) " "Inferred latch for \"registers\[22\]\[29\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854376 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[22\]\[30\] register_block.v(32) " "Inferred latch for \"registers\[22\]\[30\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854376 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[22\]\[31\] register_block.v(32) " "Inferred latch for \"registers\[22\]\[31\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854376 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[23\]\[0\] register_block.v(32) " "Inferred latch for \"registers\[23\]\[0\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854376 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[23\]\[1\] register_block.v(32) " "Inferred latch for \"registers\[23\]\[1\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854376 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[23\]\[2\] register_block.v(32) " "Inferred latch for \"registers\[23\]\[2\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854376 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[23\]\[3\] register_block.v(32) " "Inferred latch for \"registers\[23\]\[3\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854376 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[23\]\[4\] register_block.v(32) " "Inferred latch for \"registers\[23\]\[4\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854376 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[23\]\[5\] register_block.v(32) " "Inferred latch for \"registers\[23\]\[5\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854376 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[23\]\[6\] register_block.v(32) " "Inferred latch for \"registers\[23\]\[6\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854376 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[23\]\[7\] register_block.v(32) " "Inferred latch for \"registers\[23\]\[7\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854376 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[23\]\[8\] register_block.v(32) " "Inferred latch for \"registers\[23\]\[8\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854376 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[23\]\[9\] register_block.v(32) " "Inferred latch for \"registers\[23\]\[9\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854376 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[23\]\[10\] register_block.v(32) " "Inferred latch for \"registers\[23\]\[10\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854376 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[23\]\[11\] register_block.v(32) " "Inferred latch for \"registers\[23\]\[11\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854376 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[23\]\[12\] register_block.v(32) " "Inferred latch for \"registers\[23\]\[12\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854376 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[23\]\[13\] register_block.v(32) " "Inferred latch for \"registers\[23\]\[13\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854376 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[23\]\[14\] register_block.v(32) " "Inferred latch for \"registers\[23\]\[14\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854376 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[23\]\[15\] register_block.v(32) " "Inferred latch for \"registers\[23\]\[15\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854376 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[23\]\[16\] register_block.v(32) " "Inferred latch for \"registers\[23\]\[16\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854376 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[23\]\[17\] register_block.v(32) " "Inferred latch for \"registers\[23\]\[17\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854376 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[23\]\[18\] register_block.v(32) " "Inferred latch for \"registers\[23\]\[18\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854376 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[23\]\[19\] register_block.v(32) " "Inferred latch for \"registers\[23\]\[19\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854376 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[23\]\[20\] register_block.v(32) " "Inferred latch for \"registers\[23\]\[20\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854376 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[23\]\[21\] register_block.v(32) " "Inferred latch for \"registers\[23\]\[21\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854376 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[23\]\[22\] register_block.v(32) " "Inferred latch for \"registers\[23\]\[22\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854376 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[23\]\[23\] register_block.v(32) " "Inferred latch for \"registers\[23\]\[23\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854376 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[23\]\[24\] register_block.v(32) " "Inferred latch for \"registers\[23\]\[24\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854377 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[23\]\[25\] register_block.v(32) " "Inferred latch for \"registers\[23\]\[25\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854377 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[23\]\[26\] register_block.v(32) " "Inferred latch for \"registers\[23\]\[26\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854377 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[23\]\[27\] register_block.v(32) " "Inferred latch for \"registers\[23\]\[27\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854377 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[23\]\[28\] register_block.v(32) " "Inferred latch for \"registers\[23\]\[28\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854377 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[23\]\[29\] register_block.v(32) " "Inferred latch for \"registers\[23\]\[29\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854377 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[23\]\[30\] register_block.v(32) " "Inferred latch for \"registers\[23\]\[30\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854377 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[23\]\[31\] register_block.v(32) " "Inferred latch for \"registers\[23\]\[31\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854377 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[24\]\[0\] register_block.v(32) " "Inferred latch for \"registers\[24\]\[0\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854377 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[24\]\[1\] register_block.v(32) " "Inferred latch for \"registers\[24\]\[1\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854377 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[24\]\[2\] register_block.v(32) " "Inferred latch for \"registers\[24\]\[2\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854377 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[24\]\[3\] register_block.v(32) " "Inferred latch for \"registers\[24\]\[3\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854377 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[24\]\[4\] register_block.v(32) " "Inferred latch for \"registers\[24\]\[4\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854377 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[24\]\[5\] register_block.v(32) " "Inferred latch for \"registers\[24\]\[5\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854377 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[24\]\[6\] register_block.v(32) " "Inferred latch for \"registers\[24\]\[6\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854377 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[24\]\[7\] register_block.v(32) " "Inferred latch for \"registers\[24\]\[7\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854377 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[24\]\[8\] register_block.v(32) " "Inferred latch for \"registers\[24\]\[8\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854377 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[24\]\[9\] register_block.v(32) " "Inferred latch for \"registers\[24\]\[9\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854377 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[24\]\[10\] register_block.v(32) " "Inferred latch for \"registers\[24\]\[10\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854377 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[24\]\[11\] register_block.v(32) " "Inferred latch for \"registers\[24\]\[11\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854377 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[24\]\[12\] register_block.v(32) " "Inferred latch for \"registers\[24\]\[12\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854377 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[24\]\[13\] register_block.v(32) " "Inferred latch for \"registers\[24\]\[13\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854377 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[24\]\[14\] register_block.v(32) " "Inferred latch for \"registers\[24\]\[14\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854377 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[24\]\[15\] register_block.v(32) " "Inferred latch for \"registers\[24\]\[15\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854377 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[24\]\[16\] register_block.v(32) " "Inferred latch for \"registers\[24\]\[16\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854377 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[24\]\[17\] register_block.v(32) " "Inferred latch for \"registers\[24\]\[17\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854377 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[24\]\[18\] register_block.v(32) " "Inferred latch for \"registers\[24\]\[18\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854377 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[24\]\[19\] register_block.v(32) " "Inferred latch for \"registers\[24\]\[19\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854377 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[24\]\[20\] register_block.v(32) " "Inferred latch for \"registers\[24\]\[20\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854377 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[24\]\[21\] register_block.v(32) " "Inferred latch for \"registers\[24\]\[21\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854377 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[24\]\[22\] register_block.v(32) " "Inferred latch for \"registers\[24\]\[22\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854377 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[24\]\[23\] register_block.v(32) " "Inferred latch for \"registers\[24\]\[23\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854377 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[24\]\[24\] register_block.v(32) " "Inferred latch for \"registers\[24\]\[24\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854377 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[24\]\[25\] register_block.v(32) " "Inferred latch for \"registers\[24\]\[25\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854377 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[24\]\[26\] register_block.v(32) " "Inferred latch for \"registers\[24\]\[26\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854377 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[24\]\[27\] register_block.v(32) " "Inferred latch for \"registers\[24\]\[27\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854377 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[24\]\[28\] register_block.v(32) " "Inferred latch for \"registers\[24\]\[28\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854377 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[24\]\[29\] register_block.v(32) " "Inferred latch for \"registers\[24\]\[29\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854377 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[24\]\[30\] register_block.v(32) " "Inferred latch for \"registers\[24\]\[30\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854378 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[24\]\[31\] register_block.v(32) " "Inferred latch for \"registers\[24\]\[31\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854378 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[25\]\[0\] register_block.v(32) " "Inferred latch for \"registers\[25\]\[0\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854378 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[25\]\[1\] register_block.v(32) " "Inferred latch for \"registers\[25\]\[1\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854378 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[25\]\[2\] register_block.v(32) " "Inferred latch for \"registers\[25\]\[2\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854378 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[25\]\[3\] register_block.v(32) " "Inferred latch for \"registers\[25\]\[3\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854378 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[25\]\[4\] register_block.v(32) " "Inferred latch for \"registers\[25\]\[4\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854378 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[25\]\[5\] register_block.v(32) " "Inferred latch for \"registers\[25\]\[5\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854378 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[25\]\[6\] register_block.v(32) " "Inferred latch for \"registers\[25\]\[6\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854378 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[25\]\[7\] register_block.v(32) " "Inferred latch for \"registers\[25\]\[7\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854378 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[25\]\[8\] register_block.v(32) " "Inferred latch for \"registers\[25\]\[8\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854378 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[25\]\[9\] register_block.v(32) " "Inferred latch for \"registers\[25\]\[9\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854378 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[25\]\[10\] register_block.v(32) " "Inferred latch for \"registers\[25\]\[10\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854378 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[25\]\[11\] register_block.v(32) " "Inferred latch for \"registers\[25\]\[11\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854378 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[25\]\[12\] register_block.v(32) " "Inferred latch for \"registers\[25\]\[12\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854378 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[25\]\[13\] register_block.v(32) " "Inferred latch for \"registers\[25\]\[13\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854378 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[25\]\[14\] register_block.v(32) " "Inferred latch for \"registers\[25\]\[14\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854378 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[25\]\[15\] register_block.v(32) " "Inferred latch for \"registers\[25\]\[15\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854378 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[25\]\[16\] register_block.v(32) " "Inferred latch for \"registers\[25\]\[16\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854378 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[25\]\[17\] register_block.v(32) " "Inferred latch for \"registers\[25\]\[17\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854378 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[25\]\[18\] register_block.v(32) " "Inferred latch for \"registers\[25\]\[18\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854378 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[25\]\[19\] register_block.v(32) " "Inferred latch for \"registers\[25\]\[19\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854378 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[25\]\[20\] register_block.v(32) " "Inferred latch for \"registers\[25\]\[20\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854378 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[25\]\[21\] register_block.v(32) " "Inferred latch for \"registers\[25\]\[21\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854378 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[25\]\[22\] register_block.v(32) " "Inferred latch for \"registers\[25\]\[22\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854378 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[25\]\[23\] register_block.v(32) " "Inferred latch for \"registers\[25\]\[23\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854378 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[25\]\[24\] register_block.v(32) " "Inferred latch for \"registers\[25\]\[24\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854378 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[25\]\[25\] register_block.v(32) " "Inferred latch for \"registers\[25\]\[25\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854378 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[25\]\[26\] register_block.v(32) " "Inferred latch for \"registers\[25\]\[26\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854378 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[25\]\[27\] register_block.v(32) " "Inferred latch for \"registers\[25\]\[27\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854378 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[25\]\[28\] register_block.v(32) " "Inferred latch for \"registers\[25\]\[28\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854378 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[25\]\[29\] register_block.v(32) " "Inferred latch for \"registers\[25\]\[29\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854378 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[25\]\[30\] register_block.v(32) " "Inferred latch for \"registers\[25\]\[30\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854378 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[25\]\[31\] register_block.v(32) " "Inferred latch for \"registers\[25\]\[31\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854378 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[26\]\[0\] register_block.v(32) " "Inferred latch for \"registers\[26\]\[0\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854378 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[26\]\[1\] register_block.v(32) " "Inferred latch for \"registers\[26\]\[1\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854378 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[26\]\[2\] register_block.v(32) " "Inferred latch for \"registers\[26\]\[2\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854378 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[26\]\[3\] register_block.v(32) " "Inferred latch for \"registers\[26\]\[3\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854378 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[26\]\[4\] register_block.v(32) " "Inferred latch for \"registers\[26\]\[4\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854378 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[26\]\[5\] register_block.v(32) " "Inferred latch for \"registers\[26\]\[5\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854379 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[26\]\[6\] register_block.v(32) " "Inferred latch for \"registers\[26\]\[6\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854379 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[26\]\[7\] register_block.v(32) " "Inferred latch for \"registers\[26\]\[7\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854379 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[26\]\[8\] register_block.v(32) " "Inferred latch for \"registers\[26\]\[8\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854379 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[26\]\[9\] register_block.v(32) " "Inferred latch for \"registers\[26\]\[9\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854379 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[26\]\[10\] register_block.v(32) " "Inferred latch for \"registers\[26\]\[10\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854379 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[26\]\[11\] register_block.v(32) " "Inferred latch for \"registers\[26\]\[11\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854379 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[26\]\[12\] register_block.v(32) " "Inferred latch for \"registers\[26\]\[12\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854379 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[26\]\[13\] register_block.v(32) " "Inferred latch for \"registers\[26\]\[13\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854379 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[26\]\[14\] register_block.v(32) " "Inferred latch for \"registers\[26\]\[14\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854379 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[26\]\[15\] register_block.v(32) " "Inferred latch for \"registers\[26\]\[15\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854379 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[26\]\[16\] register_block.v(32) " "Inferred latch for \"registers\[26\]\[16\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854379 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[26\]\[17\] register_block.v(32) " "Inferred latch for \"registers\[26\]\[17\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854379 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[26\]\[18\] register_block.v(32) " "Inferred latch for \"registers\[26\]\[18\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854379 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[26\]\[19\] register_block.v(32) " "Inferred latch for \"registers\[26\]\[19\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854379 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[26\]\[20\] register_block.v(32) " "Inferred latch for \"registers\[26\]\[20\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854379 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[26\]\[21\] register_block.v(32) " "Inferred latch for \"registers\[26\]\[21\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854379 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[26\]\[22\] register_block.v(32) " "Inferred latch for \"registers\[26\]\[22\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854379 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[26\]\[23\] register_block.v(32) " "Inferred latch for \"registers\[26\]\[23\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854379 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[26\]\[24\] register_block.v(32) " "Inferred latch for \"registers\[26\]\[24\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854379 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[26\]\[25\] register_block.v(32) " "Inferred latch for \"registers\[26\]\[25\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854379 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[26\]\[26\] register_block.v(32) " "Inferred latch for \"registers\[26\]\[26\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854379 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[26\]\[27\] register_block.v(32) " "Inferred latch for \"registers\[26\]\[27\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854379 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[26\]\[28\] register_block.v(32) " "Inferred latch for \"registers\[26\]\[28\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854379 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[26\]\[29\] register_block.v(32) " "Inferred latch for \"registers\[26\]\[29\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854379 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[26\]\[30\] register_block.v(32) " "Inferred latch for \"registers\[26\]\[30\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854379 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[26\]\[31\] register_block.v(32) " "Inferred latch for \"registers\[26\]\[31\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854379 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[27\]\[0\] register_block.v(32) " "Inferred latch for \"registers\[27\]\[0\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854379 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[27\]\[1\] register_block.v(32) " "Inferred latch for \"registers\[27\]\[1\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854379 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[27\]\[2\] register_block.v(32) " "Inferred latch for \"registers\[27\]\[2\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854379 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[27\]\[3\] register_block.v(32) " "Inferred latch for \"registers\[27\]\[3\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854379 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[27\]\[4\] register_block.v(32) " "Inferred latch for \"registers\[27\]\[4\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854379 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[27\]\[5\] register_block.v(32) " "Inferred latch for \"registers\[27\]\[5\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854379 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[27\]\[6\] register_block.v(32) " "Inferred latch for \"registers\[27\]\[6\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854379 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[27\]\[7\] register_block.v(32) " "Inferred latch for \"registers\[27\]\[7\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854379 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[27\]\[8\] register_block.v(32) " "Inferred latch for \"registers\[27\]\[8\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854379 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[27\]\[9\] register_block.v(32) " "Inferred latch for \"registers\[27\]\[9\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854379 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[27\]\[10\] register_block.v(32) " "Inferred latch for \"registers\[27\]\[10\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854379 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[27\]\[11\] register_block.v(32) " "Inferred latch for \"registers\[27\]\[11\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854380 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[27\]\[12\] register_block.v(32) " "Inferred latch for \"registers\[27\]\[12\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854380 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[27\]\[13\] register_block.v(32) " "Inferred latch for \"registers\[27\]\[13\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854380 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[27\]\[14\] register_block.v(32) " "Inferred latch for \"registers\[27\]\[14\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854380 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[27\]\[15\] register_block.v(32) " "Inferred latch for \"registers\[27\]\[15\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854380 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[27\]\[16\] register_block.v(32) " "Inferred latch for \"registers\[27\]\[16\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854380 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[27\]\[17\] register_block.v(32) " "Inferred latch for \"registers\[27\]\[17\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854380 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[27\]\[18\] register_block.v(32) " "Inferred latch for \"registers\[27\]\[18\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854380 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[27\]\[19\] register_block.v(32) " "Inferred latch for \"registers\[27\]\[19\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854380 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[27\]\[20\] register_block.v(32) " "Inferred latch for \"registers\[27\]\[20\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854380 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[27\]\[21\] register_block.v(32) " "Inferred latch for \"registers\[27\]\[21\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854380 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[27\]\[22\] register_block.v(32) " "Inferred latch for \"registers\[27\]\[22\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854380 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[27\]\[23\] register_block.v(32) " "Inferred latch for \"registers\[27\]\[23\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854380 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[27\]\[24\] register_block.v(32) " "Inferred latch for \"registers\[27\]\[24\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854380 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[27\]\[25\] register_block.v(32) " "Inferred latch for \"registers\[27\]\[25\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854380 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[27\]\[26\] register_block.v(32) " "Inferred latch for \"registers\[27\]\[26\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854380 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[27\]\[27\] register_block.v(32) " "Inferred latch for \"registers\[27\]\[27\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854380 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[27\]\[28\] register_block.v(32) " "Inferred latch for \"registers\[27\]\[28\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854380 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[27\]\[29\] register_block.v(32) " "Inferred latch for \"registers\[27\]\[29\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854380 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[27\]\[30\] register_block.v(32) " "Inferred latch for \"registers\[27\]\[30\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854380 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[27\]\[31\] register_block.v(32) " "Inferred latch for \"registers\[27\]\[31\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854380 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[28\]\[0\] register_block.v(32) " "Inferred latch for \"registers\[28\]\[0\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854380 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[28\]\[1\] register_block.v(32) " "Inferred latch for \"registers\[28\]\[1\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854380 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[28\]\[2\] register_block.v(32) " "Inferred latch for \"registers\[28\]\[2\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854380 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[28\]\[3\] register_block.v(32) " "Inferred latch for \"registers\[28\]\[3\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854380 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[28\]\[4\] register_block.v(32) " "Inferred latch for \"registers\[28\]\[4\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854380 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[28\]\[5\] register_block.v(32) " "Inferred latch for \"registers\[28\]\[5\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854380 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[28\]\[6\] register_block.v(32) " "Inferred latch for \"registers\[28\]\[6\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854380 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[28\]\[7\] register_block.v(32) " "Inferred latch for \"registers\[28\]\[7\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854380 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[28\]\[8\] register_block.v(32) " "Inferred latch for \"registers\[28\]\[8\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854380 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[28\]\[9\] register_block.v(32) " "Inferred latch for \"registers\[28\]\[9\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854380 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[28\]\[10\] register_block.v(32) " "Inferred latch for \"registers\[28\]\[10\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854380 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[28\]\[11\] register_block.v(32) " "Inferred latch for \"registers\[28\]\[11\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854380 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[28\]\[12\] register_block.v(32) " "Inferred latch for \"registers\[28\]\[12\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854380 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[28\]\[13\] register_block.v(32) " "Inferred latch for \"registers\[28\]\[13\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854380 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[28\]\[14\] register_block.v(32) " "Inferred latch for \"registers\[28\]\[14\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854381 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[28\]\[15\] register_block.v(32) " "Inferred latch for \"registers\[28\]\[15\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854381 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[28\]\[16\] register_block.v(32) " "Inferred latch for \"registers\[28\]\[16\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854381 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[28\]\[17\] register_block.v(32) " "Inferred latch for \"registers\[28\]\[17\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854381 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[28\]\[18\] register_block.v(32) " "Inferred latch for \"registers\[28\]\[18\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854381 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[28\]\[19\] register_block.v(32) " "Inferred latch for \"registers\[28\]\[19\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854381 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[28\]\[20\] register_block.v(32) " "Inferred latch for \"registers\[28\]\[20\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854381 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[28\]\[21\] register_block.v(32) " "Inferred latch for \"registers\[28\]\[21\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854381 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[28\]\[22\] register_block.v(32) " "Inferred latch for \"registers\[28\]\[22\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854381 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[28\]\[23\] register_block.v(32) " "Inferred latch for \"registers\[28\]\[23\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854381 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[28\]\[24\] register_block.v(32) " "Inferred latch for \"registers\[28\]\[24\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854381 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[28\]\[25\] register_block.v(32) " "Inferred latch for \"registers\[28\]\[25\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854381 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[28\]\[26\] register_block.v(32) " "Inferred latch for \"registers\[28\]\[26\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854381 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[28\]\[27\] register_block.v(32) " "Inferred latch for \"registers\[28\]\[27\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854381 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[28\]\[28\] register_block.v(32) " "Inferred latch for \"registers\[28\]\[28\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854381 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[28\]\[29\] register_block.v(32) " "Inferred latch for \"registers\[28\]\[29\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854381 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[28\]\[30\] register_block.v(32) " "Inferred latch for \"registers\[28\]\[30\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854381 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[28\]\[31\] register_block.v(32) " "Inferred latch for \"registers\[28\]\[31\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854381 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[29\]\[0\] register_block.v(32) " "Inferred latch for \"registers\[29\]\[0\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854381 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[29\]\[1\] register_block.v(32) " "Inferred latch for \"registers\[29\]\[1\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854382 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[29\]\[2\] register_block.v(32) " "Inferred latch for \"registers\[29\]\[2\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854382 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[29\]\[3\] register_block.v(32) " "Inferred latch for \"registers\[29\]\[3\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854382 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[29\]\[4\] register_block.v(32) " "Inferred latch for \"registers\[29\]\[4\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854382 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[29\]\[5\] register_block.v(32) " "Inferred latch for \"registers\[29\]\[5\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854382 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[29\]\[6\] register_block.v(32) " "Inferred latch for \"registers\[29\]\[6\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854382 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[29\]\[7\] register_block.v(32) " "Inferred latch for \"registers\[29\]\[7\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854382 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[29\]\[8\] register_block.v(32) " "Inferred latch for \"registers\[29\]\[8\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854382 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[29\]\[9\] register_block.v(32) " "Inferred latch for \"registers\[29\]\[9\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854382 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[29\]\[10\] register_block.v(32) " "Inferred latch for \"registers\[29\]\[10\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854382 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[29\]\[11\] register_block.v(32) " "Inferred latch for \"registers\[29\]\[11\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854382 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[29\]\[12\] register_block.v(32) " "Inferred latch for \"registers\[29\]\[12\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854382 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[29\]\[13\] register_block.v(32) " "Inferred latch for \"registers\[29\]\[13\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854382 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[29\]\[14\] register_block.v(32) " "Inferred latch for \"registers\[29\]\[14\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854383 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[29\]\[15\] register_block.v(32) " "Inferred latch for \"registers\[29\]\[15\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854383 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[29\]\[16\] register_block.v(32) " "Inferred latch for \"registers\[29\]\[16\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854383 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[29\]\[17\] register_block.v(32) " "Inferred latch for \"registers\[29\]\[17\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854383 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[29\]\[18\] register_block.v(32) " "Inferred latch for \"registers\[29\]\[18\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854383 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[29\]\[19\] register_block.v(32) " "Inferred latch for \"registers\[29\]\[19\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854383 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[29\]\[20\] register_block.v(32) " "Inferred latch for \"registers\[29\]\[20\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854383 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[29\]\[21\] register_block.v(32) " "Inferred latch for \"registers\[29\]\[21\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854383 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[29\]\[22\] register_block.v(32) " "Inferred latch for \"registers\[29\]\[22\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854383 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[29\]\[23\] register_block.v(32) " "Inferred latch for \"registers\[29\]\[23\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854383 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[29\]\[24\] register_block.v(32) " "Inferred latch for \"registers\[29\]\[24\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854383 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[29\]\[25\] register_block.v(32) " "Inferred latch for \"registers\[29\]\[25\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854383 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[29\]\[26\] register_block.v(32) " "Inferred latch for \"registers\[29\]\[26\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854383 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[29\]\[27\] register_block.v(32) " "Inferred latch for \"registers\[29\]\[27\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854383 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[29\]\[28\] register_block.v(32) " "Inferred latch for \"registers\[29\]\[28\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854383 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[29\]\[29\] register_block.v(32) " "Inferred latch for \"registers\[29\]\[29\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854383 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[29\]\[30\] register_block.v(32) " "Inferred latch for \"registers\[29\]\[30\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854383 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[29\]\[31\] register_block.v(32) " "Inferred latch for \"registers\[29\]\[31\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854383 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[30\]\[0\] register_block.v(32) " "Inferred latch for \"registers\[30\]\[0\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854383 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[30\]\[1\] register_block.v(32) " "Inferred latch for \"registers\[30\]\[1\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854383 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[30\]\[2\] register_block.v(32) " "Inferred latch for \"registers\[30\]\[2\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854383 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[30\]\[3\] register_block.v(32) " "Inferred latch for \"registers\[30\]\[3\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854383 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[30\]\[4\] register_block.v(32) " "Inferred latch for \"registers\[30\]\[4\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854383 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[30\]\[5\] register_block.v(32) " "Inferred latch for \"registers\[30\]\[5\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854383 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[30\]\[6\] register_block.v(32) " "Inferred latch for \"registers\[30\]\[6\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854383 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[30\]\[7\] register_block.v(32) " "Inferred latch for \"registers\[30\]\[7\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854383 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[30\]\[8\] register_block.v(32) " "Inferred latch for \"registers\[30\]\[8\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854383 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[30\]\[9\] register_block.v(32) " "Inferred latch for \"registers\[30\]\[9\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854383 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[30\]\[10\] register_block.v(32) " "Inferred latch for \"registers\[30\]\[10\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854383 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[30\]\[11\] register_block.v(32) " "Inferred latch for \"registers\[30\]\[11\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854383 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[30\]\[12\] register_block.v(32) " "Inferred latch for \"registers\[30\]\[12\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854383 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[30\]\[13\] register_block.v(32) " "Inferred latch for \"registers\[30\]\[13\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854383 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[30\]\[14\] register_block.v(32) " "Inferred latch for \"registers\[30\]\[14\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854383 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[30\]\[15\] register_block.v(32) " "Inferred latch for \"registers\[30\]\[15\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854383 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[30\]\[16\] register_block.v(32) " "Inferred latch for \"registers\[30\]\[16\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854383 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[30\]\[17\] register_block.v(32) " "Inferred latch for \"registers\[30\]\[17\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854383 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[30\]\[18\] register_block.v(32) " "Inferred latch for \"registers\[30\]\[18\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854383 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[30\]\[19\] register_block.v(32) " "Inferred latch for \"registers\[30\]\[19\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854384 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[30\]\[20\] register_block.v(32) " "Inferred latch for \"registers\[30\]\[20\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854384 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[30\]\[21\] register_block.v(32) " "Inferred latch for \"registers\[30\]\[21\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854384 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[30\]\[22\] register_block.v(32) " "Inferred latch for \"registers\[30\]\[22\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854384 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[30\]\[23\] register_block.v(32) " "Inferred latch for \"registers\[30\]\[23\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854384 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[30\]\[24\] register_block.v(32) " "Inferred latch for \"registers\[30\]\[24\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854384 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[30\]\[25\] register_block.v(32) " "Inferred latch for \"registers\[30\]\[25\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854384 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[30\]\[26\] register_block.v(32) " "Inferred latch for \"registers\[30\]\[26\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854384 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[30\]\[27\] register_block.v(32) " "Inferred latch for \"registers\[30\]\[27\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854384 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[30\]\[28\] register_block.v(32) " "Inferred latch for \"registers\[30\]\[28\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854384 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[30\]\[29\] register_block.v(32) " "Inferred latch for \"registers\[30\]\[29\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854384 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[30\]\[30\] register_block.v(32) " "Inferred latch for \"registers\[30\]\[30\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854384 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[30\]\[31\] register_block.v(32) " "Inferred latch for \"registers\[30\]\[31\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854384 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[31\]\[0\] register_block.v(32) " "Inferred latch for \"registers\[31\]\[0\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854384 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[31\]\[1\] register_block.v(32) " "Inferred latch for \"registers\[31\]\[1\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854384 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[31\]\[2\] register_block.v(32) " "Inferred latch for \"registers\[31\]\[2\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854384 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[31\]\[3\] register_block.v(32) " "Inferred latch for \"registers\[31\]\[3\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854384 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[31\]\[4\] register_block.v(32) " "Inferred latch for \"registers\[31\]\[4\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854384 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[31\]\[5\] register_block.v(32) " "Inferred latch for \"registers\[31\]\[5\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854384 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[31\]\[6\] register_block.v(32) " "Inferred latch for \"registers\[31\]\[6\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854384 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[31\]\[7\] register_block.v(32) " "Inferred latch for \"registers\[31\]\[7\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854384 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[31\]\[8\] register_block.v(32) " "Inferred latch for \"registers\[31\]\[8\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854384 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[31\]\[9\] register_block.v(32) " "Inferred latch for \"registers\[31\]\[9\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854384 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[31\]\[10\] register_block.v(32) " "Inferred latch for \"registers\[31\]\[10\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854384 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[31\]\[11\] register_block.v(32) " "Inferred latch for \"registers\[31\]\[11\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854384 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[31\]\[12\] register_block.v(32) " "Inferred latch for \"registers\[31\]\[12\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854384 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[31\]\[13\] register_block.v(32) " "Inferred latch for \"registers\[31\]\[13\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854384 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[31\]\[14\] register_block.v(32) " "Inferred latch for \"registers\[31\]\[14\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854384 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[31\]\[15\] register_block.v(32) " "Inferred latch for \"registers\[31\]\[15\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854384 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[31\]\[16\] register_block.v(32) " "Inferred latch for \"registers\[31\]\[16\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854384 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[31\]\[17\] register_block.v(32) " "Inferred latch for \"registers\[31\]\[17\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854384 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[31\]\[18\] register_block.v(32) " "Inferred latch for \"registers\[31\]\[18\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854384 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[31\]\[19\] register_block.v(32) " "Inferred latch for \"registers\[31\]\[19\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854384 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[31\]\[20\] register_block.v(32) " "Inferred latch for \"registers\[31\]\[20\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854384 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[31\]\[21\] register_block.v(32) " "Inferred latch for \"registers\[31\]\[21\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854384 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[31\]\[22\] register_block.v(32) " "Inferred latch for \"registers\[31\]\[22\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854384 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[31\]\[23\] register_block.v(32) " "Inferred latch for \"registers\[31\]\[23\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854384 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[31\]\[24\] register_block.v(32) " "Inferred latch for \"registers\[31\]\[24\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854384 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[31\]\[25\] register_block.v(32) " "Inferred latch for \"registers\[31\]\[25\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854384 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[31\]\[26\] register_block.v(32) " "Inferred latch for \"registers\[31\]\[26\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854385 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[31\]\[27\] register_block.v(32) " "Inferred latch for \"registers\[31\]\[27\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854385 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[31\]\[28\] register_block.v(32) " "Inferred latch for \"registers\[31\]\[28\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854385 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[31\]\[29\] register_block.v(32) " "Inferred latch for \"registers\[31\]\[29\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854385 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[31\]\[30\] register_block.v(32) " "Inferred latch for \"registers\[31\]\[30\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854385 "|mips|register_block:register_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[31\]\[31\] register_block.v(32) " "Inferred latch for \"registers\[31\]\[31\]\" at register_block.v(32)" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854385 "|mips|register_block:register_block1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memory_block memory_block:memory_block1 " "Elaborating entity \"memory_block\" for hierarchy \"memory_block:memory_block1\"" {  } { { "mips.v" "memory_block1" { Text "C:/Users/Emre/Documents/quartus_lab/project2/mips.v" 213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705683854386 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "262144 0 127 memory_block.v(11) " "Verilog HDL warning at memory_block.v(11): number of words (262144) in memory file does not match the number of elements in the address range \[0:127\]" {  } { { "memory_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/memory_block.v" 11 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1705683854398 "|mips|memory_block:memory_block1"}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "262144 0 127 memory_block.v(17) " "Verilog HDL warning at memory_block.v(17): number of words (262144) in memory file does not match the number of elements in the address range \[0:127\]" {  } { { "memory_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/memory_block.v" 17 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1705683854398 "|mips|memory_block:memory_block1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "read_data memory_block.v(16) " "Verilog HDL Always Construct warning at memory_block.v(16): inferring latch(es) for variable \"read_data\", which holds its previous value in one or more paths through the always construct" {  } { { "memory_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/memory_block.v" 16 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1705683854398 "|mips|memory_block:memory_block1"}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "memory_block.v(44) " "Verilog HDL warning at memory_block.v(44): ignoring unsupported system task" {  } { { "memory_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/memory_block.v" 44 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "Analysis & Synthesis" 0 -1 1705683854398 "|mips|memory_block:memory_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[0\] memory_block.v(16) " "Inferred latch for \"read_data\[0\]\" at memory_block.v(16)" {  } { { "memory_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/memory_block.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854398 "|mips|memory_block:memory_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[1\] memory_block.v(16) " "Inferred latch for \"read_data\[1\]\" at memory_block.v(16)" {  } { { "memory_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/memory_block.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854398 "|mips|memory_block:memory_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[2\] memory_block.v(16) " "Inferred latch for \"read_data\[2\]\" at memory_block.v(16)" {  } { { "memory_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/memory_block.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854398 "|mips|memory_block:memory_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[3\] memory_block.v(16) " "Inferred latch for \"read_data\[3\]\" at memory_block.v(16)" {  } { { "memory_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/memory_block.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854398 "|mips|memory_block:memory_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[4\] memory_block.v(16) " "Inferred latch for \"read_data\[4\]\" at memory_block.v(16)" {  } { { "memory_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/memory_block.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854398 "|mips|memory_block:memory_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[5\] memory_block.v(16) " "Inferred latch for \"read_data\[5\]\" at memory_block.v(16)" {  } { { "memory_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/memory_block.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854399 "|mips|memory_block:memory_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[6\] memory_block.v(16) " "Inferred latch for \"read_data\[6\]\" at memory_block.v(16)" {  } { { "memory_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/memory_block.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854399 "|mips|memory_block:memory_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[7\] memory_block.v(16) " "Inferred latch for \"read_data\[7\]\" at memory_block.v(16)" {  } { { "memory_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/memory_block.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854399 "|mips|memory_block:memory_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[8\] memory_block.v(16) " "Inferred latch for \"read_data\[8\]\" at memory_block.v(16)" {  } { { "memory_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/memory_block.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854399 "|mips|memory_block:memory_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[9\] memory_block.v(16) " "Inferred latch for \"read_data\[9\]\" at memory_block.v(16)" {  } { { "memory_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/memory_block.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854399 "|mips|memory_block:memory_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[10\] memory_block.v(16) " "Inferred latch for \"read_data\[10\]\" at memory_block.v(16)" {  } { { "memory_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/memory_block.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854399 "|mips|memory_block:memory_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[11\] memory_block.v(16) " "Inferred latch for \"read_data\[11\]\" at memory_block.v(16)" {  } { { "memory_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/memory_block.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854399 "|mips|memory_block:memory_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[12\] memory_block.v(16) " "Inferred latch for \"read_data\[12\]\" at memory_block.v(16)" {  } { { "memory_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/memory_block.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854399 "|mips|memory_block:memory_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[13\] memory_block.v(16) " "Inferred latch for \"read_data\[13\]\" at memory_block.v(16)" {  } { { "memory_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/memory_block.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854399 "|mips|memory_block:memory_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[14\] memory_block.v(16) " "Inferred latch for \"read_data\[14\]\" at memory_block.v(16)" {  } { { "memory_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/memory_block.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854399 "|mips|memory_block:memory_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[15\] memory_block.v(16) " "Inferred latch for \"read_data\[15\]\" at memory_block.v(16)" {  } { { "memory_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/memory_block.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854399 "|mips|memory_block:memory_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[16\] memory_block.v(16) " "Inferred latch for \"read_data\[16\]\" at memory_block.v(16)" {  } { { "memory_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/memory_block.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854399 "|mips|memory_block:memory_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[17\] memory_block.v(16) " "Inferred latch for \"read_data\[17\]\" at memory_block.v(16)" {  } { { "memory_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/memory_block.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854399 "|mips|memory_block:memory_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[18\] memory_block.v(16) " "Inferred latch for \"read_data\[18\]\" at memory_block.v(16)" {  } { { "memory_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/memory_block.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854399 "|mips|memory_block:memory_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[19\] memory_block.v(16) " "Inferred latch for \"read_data\[19\]\" at memory_block.v(16)" {  } { { "memory_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/memory_block.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854399 "|mips|memory_block:memory_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[20\] memory_block.v(16) " "Inferred latch for \"read_data\[20\]\" at memory_block.v(16)" {  } { { "memory_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/memory_block.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854399 "|mips|memory_block:memory_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[21\] memory_block.v(16) " "Inferred latch for \"read_data\[21\]\" at memory_block.v(16)" {  } { { "memory_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/memory_block.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854399 "|mips|memory_block:memory_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[22\] memory_block.v(16) " "Inferred latch for \"read_data\[22\]\" at memory_block.v(16)" {  } { { "memory_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/memory_block.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854399 "|mips|memory_block:memory_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[23\] memory_block.v(16) " "Inferred latch for \"read_data\[23\]\" at memory_block.v(16)" {  } { { "memory_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/memory_block.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854399 "|mips|memory_block:memory_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[24\] memory_block.v(16) " "Inferred latch for \"read_data\[24\]\" at memory_block.v(16)" {  } { { "memory_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/memory_block.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854399 "|mips|memory_block:memory_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[25\] memory_block.v(16) " "Inferred latch for \"read_data\[25\]\" at memory_block.v(16)" {  } { { "memory_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/memory_block.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854399 "|mips|memory_block:memory_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[26\] memory_block.v(16) " "Inferred latch for \"read_data\[26\]\" at memory_block.v(16)" {  } { { "memory_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/memory_block.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854399 "|mips|memory_block:memory_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[27\] memory_block.v(16) " "Inferred latch for \"read_data\[27\]\" at memory_block.v(16)" {  } { { "memory_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/memory_block.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854399 "|mips|memory_block:memory_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[28\] memory_block.v(16) " "Inferred latch for \"read_data\[28\]\" at memory_block.v(16)" {  } { { "memory_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/memory_block.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854399 "|mips|memory_block:memory_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[29\] memory_block.v(16) " "Inferred latch for \"read_data\[29\]\" at memory_block.v(16)" {  } { { "memory_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/memory_block.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854399 "|mips|memory_block:memory_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[30\] memory_block.v(16) " "Inferred latch for \"read_data\[30\]\" at memory_block.v(16)" {  } { { "memory_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/memory_block.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854399 "|mips|memory_block:memory_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[31\] memory_block.v(16) " "Inferred latch for \"read_data\[31\]\" at memory_block.v(16)" {  } { { "memory_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/memory_block.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854399 "|mips|memory_block:memory_block1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu alu:alu1 " "Elaborating entity \"alu\" for hierarchy \"alu:alu1\"" {  } { { "mips.v" "alu1" { Text "C:/Users/Emre/Documents/quartus_lab/project2/mips.v" 222 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705683854409 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "and32bit alu:alu1\|and32bit:and32bit1 " "Elaborating entity \"and32bit\" for hierarchy \"alu:alu1\|and32bit:and32bit1\"" {  } { { "alu.v" "and32bit1" { Text "C:/Users/Emre/Documents/quartus_lab/project2/alu.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705683854422 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "and4bit alu:alu1\|and32bit:and32bit1\|and4bit:and4bit1 " "Elaborating entity \"and4bit\" for hierarchy \"alu:alu1\|and32bit:and32bit1\|and4bit:and4bit1\"" {  } { { "and32bit.v" "and4bit1" { Text "C:/Users/Emre/Documents/quartus_lab/project2/and32bit.v" 3 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705683854433 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "or32bit alu:alu1\|or32bit:or32bit1 " "Elaborating entity \"or32bit\" for hierarchy \"alu:alu1\|or32bit:or32bit1\"" {  } { { "alu.v" "or32bit1" { Text "C:/Users/Emre/Documents/quartus_lab/project2/alu.v" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705683854443 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "or4bit alu:alu1\|or32bit:or32bit1\|or4bit:or4bit1 " "Elaborating entity \"or4bit\" for hierarchy \"alu:alu1\|or32bit:or32bit1\|or4bit:or4bit1\"" {  } { { "or32bit.v" "or4bit1" { Text "C:/Users/Emre/Documents/quartus_lab/project2/or32bit.v" 3 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705683854454 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "xor32bit alu:alu1\|xor32bit:xor32bit1 " "Elaborating entity \"xor32bit\" for hierarchy \"alu:alu1\|xor32bit:xor32bit1\"" {  } { { "alu.v" "xor32bit1" { Text "C:/Users/Emre/Documents/quartus_lab/project2/alu.v" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705683854465 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "xor4bit alu:alu1\|xor32bit:xor32bit1\|xor4bit:xor4bit1 " "Elaborating entity \"xor4bit\" for hierarchy \"alu:alu1\|xor32bit:xor32bit1\|xor4bit:xor4bit1\"" {  } { { "xor32bit.v" "xor4bit1" { Text "C:/Users/Emre/Documents/quartus_lab/project2/xor32bit.v" 3 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705683854475 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nor32bit alu:alu1\|nor32bit:nor32bit1 " "Elaborating entity \"nor32bit\" for hierarchy \"alu:alu1\|nor32bit:nor32bit1\"" {  } { { "alu.v" "nor32bit1" { Text "C:/Users/Emre/Documents/quartus_lab/project2/alu.v" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705683854485 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nor4bit alu:alu1\|nor32bit:nor32bit1\|nor4bit:nor4bit1 " "Elaborating entity \"nor4bit\" for hierarchy \"alu:alu1\|nor32bit:nor32bit1\|nor4bit:nor4bit1\"" {  } { { "nor32bit.v" "nor4bit1" { Text "C:/Users/Emre/Documents/quartus_lab/project2/nor32bit.v" 3 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705683854501 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "addSubBlock alu:alu1\|addSubBlock:addSubBlock1 " "Elaborating entity \"addSubBlock\" for hierarchy \"alu:alu1\|addSubBlock:addSubBlock1\"" {  } { { "alu.v" "addSubBlock1" { Text "C:/Users/Emre/Documents/quartus_lab/project2/alu.v" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705683854521 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "inverter32 alu:alu1\|addSubBlock:addSubBlock1\|inverter32:inverter1 " "Elaborating entity \"inverter32\" for hierarchy \"alu:alu1\|addSubBlock:addSubBlock1\|inverter32:inverter1\"" {  } { { "addSubBlock.v" "inverter1" { Text "C:/Users/Emre/Documents/quartus_lab/project2/addSubBlock.v" 4 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705683854534 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mod alu:alu1\|mod:mod1 " "Elaborating entity \"mod\" for hierarchy \"alu:alu1\|mod:mod1\"" {  } { { "alu.v" "mod1" { Text "C:/Users/Emre/Documents/quartus_lab/project2/alu.v" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705683854567 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mod_cu alu:alu1\|mod:mod1\|mod_cu:mod_control " "Elaborating entity \"mod_cu\" for hierarchy \"alu:alu1\|mod:mod1\|mod_cu:mod_control\"" {  } { { "mod.v" "mod_control" { Text "C:/Users/Emre/Documents/quartus_lab/project2/mod.v" 5 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705683854578 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mod_dp alu:alu1\|mod:mod1\|mod_dp:mod_datapath " "Elaborating entity \"mod_dp\" for hierarchy \"alu:alu1\|mod:mod1\|mod_dp:mod_datapath\"" {  } { { "mod.v" "mod_datapath" { Text "C:/Users/Emre/Documents/quartus_lab/project2/mod.v" 6 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705683854588 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "temp mod_dp.v(11) " "Verilog HDL Always Construct warning at mod_dp.v(11): inferring latch(es) for variable \"temp\", which holds its previous value in one or more paths through the always construct" {  } { { "mod_dp.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/mod_dp.v" 11 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1705683854600 "|alu|mod:mod1|mod_dp:mod_datapath"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "subReg mod_dp.v(11) " "Verilog HDL Always Construct warning at mod_dp.v(11): inferring latch(es) for variable \"subReg\", which holds its previous value in one or more paths through the always construct" {  } { { "mod_dp.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/mod_dp.v" 11 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1705683854601 "|alu|mod:mod1|mod_dp:mod_datapath"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "result mod_dp.v(11) " "Verilog HDL Always Construct warning at mod_dp.v(11): inferring latch(es) for variable \"result\", which holds its previous value in one or more paths through the always construct" {  } { { "mod_dp.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/mod_dp.v" 11 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1705683854601 "|alu|mod:mod1|mod_dp:mod_datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[0\] mod_dp.v(11) " "Inferred latch for \"result\[0\]\" at mod_dp.v(11)" {  } { { "mod_dp.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/mod_dp.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854601 "|alu|mod:mod1|mod_dp:mod_datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[1\] mod_dp.v(11) " "Inferred latch for \"result\[1\]\" at mod_dp.v(11)" {  } { { "mod_dp.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/mod_dp.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854601 "|alu|mod:mod1|mod_dp:mod_datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[2\] mod_dp.v(11) " "Inferred latch for \"result\[2\]\" at mod_dp.v(11)" {  } { { "mod_dp.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/mod_dp.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854601 "|alu|mod:mod1|mod_dp:mod_datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[3\] mod_dp.v(11) " "Inferred latch for \"result\[3\]\" at mod_dp.v(11)" {  } { { "mod_dp.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/mod_dp.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854601 "|alu|mod:mod1|mod_dp:mod_datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[4\] mod_dp.v(11) " "Inferred latch for \"result\[4\]\" at mod_dp.v(11)" {  } { { "mod_dp.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/mod_dp.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854601 "|alu|mod:mod1|mod_dp:mod_datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[5\] mod_dp.v(11) " "Inferred latch for \"result\[5\]\" at mod_dp.v(11)" {  } { { "mod_dp.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/mod_dp.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854601 "|alu|mod:mod1|mod_dp:mod_datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[6\] mod_dp.v(11) " "Inferred latch for \"result\[6\]\" at mod_dp.v(11)" {  } { { "mod_dp.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/mod_dp.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854601 "|alu|mod:mod1|mod_dp:mod_datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[7\] mod_dp.v(11) " "Inferred latch for \"result\[7\]\" at mod_dp.v(11)" {  } { { "mod_dp.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/mod_dp.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854601 "|alu|mod:mod1|mod_dp:mod_datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[8\] mod_dp.v(11) " "Inferred latch for \"result\[8\]\" at mod_dp.v(11)" {  } { { "mod_dp.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/mod_dp.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854601 "|alu|mod:mod1|mod_dp:mod_datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[9\] mod_dp.v(11) " "Inferred latch for \"result\[9\]\" at mod_dp.v(11)" {  } { { "mod_dp.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/mod_dp.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854601 "|alu|mod:mod1|mod_dp:mod_datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[10\] mod_dp.v(11) " "Inferred latch for \"result\[10\]\" at mod_dp.v(11)" {  } { { "mod_dp.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/mod_dp.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854601 "|alu|mod:mod1|mod_dp:mod_datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[11\] mod_dp.v(11) " "Inferred latch for \"result\[11\]\" at mod_dp.v(11)" {  } { { "mod_dp.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/mod_dp.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854601 "|alu|mod:mod1|mod_dp:mod_datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[12\] mod_dp.v(11) " "Inferred latch for \"result\[12\]\" at mod_dp.v(11)" {  } { { "mod_dp.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/mod_dp.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854601 "|alu|mod:mod1|mod_dp:mod_datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[13\] mod_dp.v(11) " "Inferred latch for \"result\[13\]\" at mod_dp.v(11)" {  } { { "mod_dp.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/mod_dp.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854601 "|alu|mod:mod1|mod_dp:mod_datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[14\] mod_dp.v(11) " "Inferred latch for \"result\[14\]\" at mod_dp.v(11)" {  } { { "mod_dp.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/mod_dp.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854601 "|alu|mod:mod1|mod_dp:mod_datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[15\] mod_dp.v(11) " "Inferred latch for \"result\[15\]\" at mod_dp.v(11)" {  } { { "mod_dp.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/mod_dp.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854601 "|alu|mod:mod1|mod_dp:mod_datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[16\] mod_dp.v(11) " "Inferred latch for \"result\[16\]\" at mod_dp.v(11)" {  } { { "mod_dp.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/mod_dp.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854601 "|alu|mod:mod1|mod_dp:mod_datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[17\] mod_dp.v(11) " "Inferred latch for \"result\[17\]\" at mod_dp.v(11)" {  } { { "mod_dp.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/mod_dp.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854601 "|alu|mod:mod1|mod_dp:mod_datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[18\] mod_dp.v(11) " "Inferred latch for \"result\[18\]\" at mod_dp.v(11)" {  } { { "mod_dp.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/mod_dp.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854601 "|alu|mod:mod1|mod_dp:mod_datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[19\] mod_dp.v(11) " "Inferred latch for \"result\[19\]\" at mod_dp.v(11)" {  } { { "mod_dp.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/mod_dp.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854601 "|alu|mod:mod1|mod_dp:mod_datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[20\] mod_dp.v(11) " "Inferred latch for \"result\[20\]\" at mod_dp.v(11)" {  } { { "mod_dp.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/mod_dp.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854601 "|alu|mod:mod1|mod_dp:mod_datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[21\] mod_dp.v(11) " "Inferred latch for \"result\[21\]\" at mod_dp.v(11)" {  } { { "mod_dp.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/mod_dp.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854601 "|alu|mod:mod1|mod_dp:mod_datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[22\] mod_dp.v(11) " "Inferred latch for \"result\[22\]\" at mod_dp.v(11)" {  } { { "mod_dp.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/mod_dp.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854601 "|alu|mod:mod1|mod_dp:mod_datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[23\] mod_dp.v(11) " "Inferred latch for \"result\[23\]\" at mod_dp.v(11)" {  } { { "mod_dp.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/mod_dp.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854601 "|alu|mod:mod1|mod_dp:mod_datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[24\] mod_dp.v(11) " "Inferred latch for \"result\[24\]\" at mod_dp.v(11)" {  } { { "mod_dp.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/mod_dp.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854601 "|alu|mod:mod1|mod_dp:mod_datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[25\] mod_dp.v(11) " "Inferred latch for \"result\[25\]\" at mod_dp.v(11)" {  } { { "mod_dp.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/mod_dp.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854601 "|alu|mod:mod1|mod_dp:mod_datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[26\] mod_dp.v(11) " "Inferred latch for \"result\[26\]\" at mod_dp.v(11)" {  } { { "mod_dp.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/mod_dp.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854601 "|alu|mod:mod1|mod_dp:mod_datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[27\] mod_dp.v(11) " "Inferred latch for \"result\[27\]\" at mod_dp.v(11)" {  } { { "mod_dp.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/mod_dp.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854601 "|alu|mod:mod1|mod_dp:mod_datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[28\] mod_dp.v(11) " "Inferred latch for \"result\[28\]\" at mod_dp.v(11)" {  } { { "mod_dp.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/mod_dp.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854601 "|alu|mod:mod1|mod_dp:mod_datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[29\] mod_dp.v(11) " "Inferred latch for \"result\[29\]\" at mod_dp.v(11)" {  } { { "mod_dp.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/mod_dp.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854601 "|alu|mod:mod1|mod_dp:mod_datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[30\] mod_dp.v(11) " "Inferred latch for \"result\[30\]\" at mod_dp.v(11)" {  } { { "mod_dp.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/mod_dp.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854601 "|alu|mod:mod1|mod_dp:mod_datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[31\] mod_dp.v(11) " "Inferred latch for \"result\[31\]\" at mod_dp.v(11)" {  } { { "mod_dp.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/mod_dp.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854601 "|alu|mod:mod1|mod_dp:mod_datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "subReg\[0\] mod_dp.v(11) " "Inferred latch for \"subReg\[0\]\" at mod_dp.v(11)" {  } { { "mod_dp.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/mod_dp.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854601 "|alu|mod:mod1|mod_dp:mod_datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "subReg\[1\] mod_dp.v(11) " "Inferred latch for \"subReg\[1\]\" at mod_dp.v(11)" {  } { { "mod_dp.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/mod_dp.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854601 "|alu|mod:mod1|mod_dp:mod_datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "subReg\[2\] mod_dp.v(11) " "Inferred latch for \"subReg\[2\]\" at mod_dp.v(11)" {  } { { "mod_dp.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/mod_dp.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854601 "|alu|mod:mod1|mod_dp:mod_datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "subReg\[3\] mod_dp.v(11) " "Inferred latch for \"subReg\[3\]\" at mod_dp.v(11)" {  } { { "mod_dp.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/mod_dp.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854601 "|alu|mod:mod1|mod_dp:mod_datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "subReg\[4\] mod_dp.v(11) " "Inferred latch for \"subReg\[4\]\" at mod_dp.v(11)" {  } { { "mod_dp.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/mod_dp.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854601 "|alu|mod:mod1|mod_dp:mod_datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "subReg\[5\] mod_dp.v(11) " "Inferred latch for \"subReg\[5\]\" at mod_dp.v(11)" {  } { { "mod_dp.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/mod_dp.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854601 "|alu|mod:mod1|mod_dp:mod_datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "subReg\[6\] mod_dp.v(11) " "Inferred latch for \"subReg\[6\]\" at mod_dp.v(11)" {  } { { "mod_dp.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/mod_dp.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854601 "|alu|mod:mod1|mod_dp:mod_datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "subReg\[7\] mod_dp.v(11) " "Inferred latch for \"subReg\[7\]\" at mod_dp.v(11)" {  } { { "mod_dp.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/mod_dp.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854602 "|alu|mod:mod1|mod_dp:mod_datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "subReg\[8\] mod_dp.v(11) " "Inferred latch for \"subReg\[8\]\" at mod_dp.v(11)" {  } { { "mod_dp.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/mod_dp.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854602 "|alu|mod:mod1|mod_dp:mod_datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "subReg\[9\] mod_dp.v(11) " "Inferred latch for \"subReg\[9\]\" at mod_dp.v(11)" {  } { { "mod_dp.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/mod_dp.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854602 "|alu|mod:mod1|mod_dp:mod_datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "subReg\[10\] mod_dp.v(11) " "Inferred latch for \"subReg\[10\]\" at mod_dp.v(11)" {  } { { "mod_dp.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/mod_dp.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854602 "|alu|mod:mod1|mod_dp:mod_datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "subReg\[11\] mod_dp.v(11) " "Inferred latch for \"subReg\[11\]\" at mod_dp.v(11)" {  } { { "mod_dp.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/mod_dp.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854602 "|alu|mod:mod1|mod_dp:mod_datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "subReg\[12\] mod_dp.v(11) " "Inferred latch for \"subReg\[12\]\" at mod_dp.v(11)" {  } { { "mod_dp.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/mod_dp.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854602 "|alu|mod:mod1|mod_dp:mod_datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "subReg\[13\] mod_dp.v(11) " "Inferred latch for \"subReg\[13\]\" at mod_dp.v(11)" {  } { { "mod_dp.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/mod_dp.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854602 "|alu|mod:mod1|mod_dp:mod_datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "subReg\[14\] mod_dp.v(11) " "Inferred latch for \"subReg\[14\]\" at mod_dp.v(11)" {  } { { "mod_dp.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/mod_dp.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854602 "|alu|mod:mod1|mod_dp:mod_datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "subReg\[15\] mod_dp.v(11) " "Inferred latch for \"subReg\[15\]\" at mod_dp.v(11)" {  } { { "mod_dp.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/mod_dp.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854602 "|alu|mod:mod1|mod_dp:mod_datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "subReg\[16\] mod_dp.v(11) " "Inferred latch for \"subReg\[16\]\" at mod_dp.v(11)" {  } { { "mod_dp.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/mod_dp.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854602 "|alu|mod:mod1|mod_dp:mod_datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "subReg\[17\] mod_dp.v(11) " "Inferred latch for \"subReg\[17\]\" at mod_dp.v(11)" {  } { { "mod_dp.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/mod_dp.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854602 "|alu|mod:mod1|mod_dp:mod_datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "subReg\[18\] mod_dp.v(11) " "Inferred latch for \"subReg\[18\]\" at mod_dp.v(11)" {  } { { "mod_dp.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/mod_dp.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854602 "|alu|mod:mod1|mod_dp:mod_datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "subReg\[19\] mod_dp.v(11) " "Inferred latch for \"subReg\[19\]\" at mod_dp.v(11)" {  } { { "mod_dp.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/mod_dp.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854602 "|alu|mod:mod1|mod_dp:mod_datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "subReg\[20\] mod_dp.v(11) " "Inferred latch for \"subReg\[20\]\" at mod_dp.v(11)" {  } { { "mod_dp.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/mod_dp.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854602 "|alu|mod:mod1|mod_dp:mod_datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "subReg\[21\] mod_dp.v(11) " "Inferred latch for \"subReg\[21\]\" at mod_dp.v(11)" {  } { { "mod_dp.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/mod_dp.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854602 "|alu|mod:mod1|mod_dp:mod_datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "subReg\[22\] mod_dp.v(11) " "Inferred latch for \"subReg\[22\]\" at mod_dp.v(11)" {  } { { "mod_dp.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/mod_dp.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854602 "|alu|mod:mod1|mod_dp:mod_datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "subReg\[23\] mod_dp.v(11) " "Inferred latch for \"subReg\[23\]\" at mod_dp.v(11)" {  } { { "mod_dp.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/mod_dp.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854602 "|alu|mod:mod1|mod_dp:mod_datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "subReg\[24\] mod_dp.v(11) " "Inferred latch for \"subReg\[24\]\" at mod_dp.v(11)" {  } { { "mod_dp.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/mod_dp.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854602 "|alu|mod:mod1|mod_dp:mod_datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "subReg\[25\] mod_dp.v(11) " "Inferred latch for \"subReg\[25\]\" at mod_dp.v(11)" {  } { { "mod_dp.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/mod_dp.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854602 "|alu|mod:mod1|mod_dp:mod_datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "subReg\[26\] mod_dp.v(11) " "Inferred latch for \"subReg\[26\]\" at mod_dp.v(11)" {  } { { "mod_dp.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/mod_dp.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854602 "|alu|mod:mod1|mod_dp:mod_datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "subReg\[27\] mod_dp.v(11) " "Inferred latch for \"subReg\[27\]\" at mod_dp.v(11)" {  } { { "mod_dp.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/mod_dp.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854602 "|alu|mod:mod1|mod_dp:mod_datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "subReg\[28\] mod_dp.v(11) " "Inferred latch for \"subReg\[28\]\" at mod_dp.v(11)" {  } { { "mod_dp.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/mod_dp.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854602 "|alu|mod:mod1|mod_dp:mod_datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "subReg\[29\] mod_dp.v(11) " "Inferred latch for \"subReg\[29\]\" at mod_dp.v(11)" {  } { { "mod_dp.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/mod_dp.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854602 "|alu|mod:mod1|mod_dp:mod_datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "subReg\[30\] mod_dp.v(11) " "Inferred latch for \"subReg\[30\]\" at mod_dp.v(11)" {  } { { "mod_dp.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/mod_dp.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854602 "|alu|mod:mod1|mod_dp:mod_datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "subReg\[31\] mod_dp.v(11) " "Inferred latch for \"subReg\[31\]\" at mod_dp.v(11)" {  } { { "mod_dp.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/mod_dp.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854602 "|alu|mod:mod1|mod_dp:mod_datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[0\] mod_dp.v(11) " "Inferred latch for \"temp\[0\]\" at mod_dp.v(11)" {  } { { "mod_dp.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/mod_dp.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854602 "|alu|mod:mod1|mod_dp:mod_datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[1\] mod_dp.v(11) " "Inferred latch for \"temp\[1\]\" at mod_dp.v(11)" {  } { { "mod_dp.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/mod_dp.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854602 "|alu|mod:mod1|mod_dp:mod_datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[2\] mod_dp.v(11) " "Inferred latch for \"temp\[2\]\" at mod_dp.v(11)" {  } { { "mod_dp.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/mod_dp.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854602 "|alu|mod:mod1|mod_dp:mod_datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[3\] mod_dp.v(11) " "Inferred latch for \"temp\[3\]\" at mod_dp.v(11)" {  } { { "mod_dp.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/mod_dp.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854602 "|alu|mod:mod1|mod_dp:mod_datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[4\] mod_dp.v(11) " "Inferred latch for \"temp\[4\]\" at mod_dp.v(11)" {  } { { "mod_dp.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/mod_dp.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854602 "|alu|mod:mod1|mod_dp:mod_datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[5\] mod_dp.v(11) " "Inferred latch for \"temp\[5\]\" at mod_dp.v(11)" {  } { { "mod_dp.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/mod_dp.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854602 "|alu|mod:mod1|mod_dp:mod_datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[6\] mod_dp.v(11) " "Inferred latch for \"temp\[6\]\" at mod_dp.v(11)" {  } { { "mod_dp.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/mod_dp.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854602 "|alu|mod:mod1|mod_dp:mod_datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[7\] mod_dp.v(11) " "Inferred latch for \"temp\[7\]\" at mod_dp.v(11)" {  } { { "mod_dp.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/mod_dp.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854602 "|alu|mod:mod1|mod_dp:mod_datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[8\] mod_dp.v(11) " "Inferred latch for \"temp\[8\]\" at mod_dp.v(11)" {  } { { "mod_dp.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/mod_dp.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854602 "|alu|mod:mod1|mod_dp:mod_datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[9\] mod_dp.v(11) " "Inferred latch for \"temp\[9\]\" at mod_dp.v(11)" {  } { { "mod_dp.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/mod_dp.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854602 "|alu|mod:mod1|mod_dp:mod_datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[10\] mod_dp.v(11) " "Inferred latch for \"temp\[10\]\" at mod_dp.v(11)" {  } { { "mod_dp.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/mod_dp.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854602 "|alu|mod:mod1|mod_dp:mod_datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[11\] mod_dp.v(11) " "Inferred latch for \"temp\[11\]\" at mod_dp.v(11)" {  } { { "mod_dp.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/mod_dp.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854602 "|alu|mod:mod1|mod_dp:mod_datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[12\] mod_dp.v(11) " "Inferred latch for \"temp\[12\]\" at mod_dp.v(11)" {  } { { "mod_dp.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/mod_dp.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854602 "|alu|mod:mod1|mod_dp:mod_datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[13\] mod_dp.v(11) " "Inferred latch for \"temp\[13\]\" at mod_dp.v(11)" {  } { { "mod_dp.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/mod_dp.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854602 "|alu|mod:mod1|mod_dp:mod_datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[14\] mod_dp.v(11) " "Inferred latch for \"temp\[14\]\" at mod_dp.v(11)" {  } { { "mod_dp.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/mod_dp.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854602 "|alu|mod:mod1|mod_dp:mod_datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[15\] mod_dp.v(11) " "Inferred latch for \"temp\[15\]\" at mod_dp.v(11)" {  } { { "mod_dp.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/mod_dp.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854602 "|alu|mod:mod1|mod_dp:mod_datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[16\] mod_dp.v(11) " "Inferred latch for \"temp\[16\]\" at mod_dp.v(11)" {  } { { "mod_dp.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/mod_dp.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854603 "|alu|mod:mod1|mod_dp:mod_datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[17\] mod_dp.v(11) " "Inferred latch for \"temp\[17\]\" at mod_dp.v(11)" {  } { { "mod_dp.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/mod_dp.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854603 "|alu|mod:mod1|mod_dp:mod_datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[18\] mod_dp.v(11) " "Inferred latch for \"temp\[18\]\" at mod_dp.v(11)" {  } { { "mod_dp.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/mod_dp.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854603 "|alu|mod:mod1|mod_dp:mod_datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[19\] mod_dp.v(11) " "Inferred latch for \"temp\[19\]\" at mod_dp.v(11)" {  } { { "mod_dp.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/mod_dp.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854603 "|alu|mod:mod1|mod_dp:mod_datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[20\] mod_dp.v(11) " "Inferred latch for \"temp\[20\]\" at mod_dp.v(11)" {  } { { "mod_dp.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/mod_dp.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854603 "|alu|mod:mod1|mod_dp:mod_datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[21\] mod_dp.v(11) " "Inferred latch for \"temp\[21\]\" at mod_dp.v(11)" {  } { { "mod_dp.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/mod_dp.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854603 "|alu|mod:mod1|mod_dp:mod_datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[22\] mod_dp.v(11) " "Inferred latch for \"temp\[22\]\" at mod_dp.v(11)" {  } { { "mod_dp.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/mod_dp.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854603 "|alu|mod:mod1|mod_dp:mod_datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[23\] mod_dp.v(11) " "Inferred latch for \"temp\[23\]\" at mod_dp.v(11)" {  } { { "mod_dp.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/mod_dp.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854603 "|alu|mod:mod1|mod_dp:mod_datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[24\] mod_dp.v(11) " "Inferred latch for \"temp\[24\]\" at mod_dp.v(11)" {  } { { "mod_dp.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/mod_dp.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854603 "|alu|mod:mod1|mod_dp:mod_datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[25\] mod_dp.v(11) " "Inferred latch for \"temp\[25\]\" at mod_dp.v(11)" {  } { { "mod_dp.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/mod_dp.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854603 "|alu|mod:mod1|mod_dp:mod_datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[26\] mod_dp.v(11) " "Inferred latch for \"temp\[26\]\" at mod_dp.v(11)" {  } { { "mod_dp.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/mod_dp.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854603 "|alu|mod:mod1|mod_dp:mod_datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[27\] mod_dp.v(11) " "Inferred latch for \"temp\[27\]\" at mod_dp.v(11)" {  } { { "mod_dp.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/mod_dp.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854603 "|alu|mod:mod1|mod_dp:mod_datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[28\] mod_dp.v(11) " "Inferred latch for \"temp\[28\]\" at mod_dp.v(11)" {  } { { "mod_dp.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/mod_dp.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854603 "|alu|mod:mod1|mod_dp:mod_datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[29\] mod_dp.v(11) " "Inferred latch for \"temp\[29\]\" at mod_dp.v(11)" {  } { { "mod_dp.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/mod_dp.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854603 "|alu|mod:mod1|mod_dp:mod_datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[30\] mod_dp.v(11) " "Inferred latch for \"temp\[30\]\" at mod_dp.v(11)" {  } { { "mod_dp.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/mod_dp.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854603 "|alu|mod:mod1|mod_dp:mod_datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[31\] mod_dp.v(11) " "Inferred latch for \"temp\[31\]\" at mod_dp.v(11)" {  } { { "mod_dp.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/mod_dp.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683854603 "|alu|mod:mod1|mod_dp:mod_datapath"}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "register_block:register_block1\|registers\[16\]\[1\] " "LATCH primitive \"register_block:register_block1\|registers\[16\]\[1\]\" is permanently disabled" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1705683855076 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "register_block:register_block1\|registers\[16\]\[2\] " "LATCH primitive \"register_block:register_block1\|registers\[16\]\[2\]\" is permanently disabled" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1705683855076 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "register_block:register_block1\|registers\[16\]\[3\] " "LATCH primitive \"register_block:register_block1\|registers\[16\]\[3\]\" is permanently disabled" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1705683855076 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "register_block:register_block1\|registers\[16\]\[4\] " "LATCH primitive \"register_block:register_block1\|registers\[16\]\[4\]\" is permanently disabled" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1705683855076 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "register_block:register_block1\|registers\[16\]\[5\] " "LATCH primitive \"register_block:register_block1\|registers\[16\]\[5\]\" is permanently disabled" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1705683855076 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "register_block:register_block1\|registers\[16\]\[6\] " "LATCH primitive \"register_block:register_block1\|registers\[16\]\[6\]\" is permanently disabled" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1705683855077 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "register_block:register_block1\|registers\[16\]\[7\] " "LATCH primitive \"register_block:register_block1\|registers\[16\]\[7\]\" is permanently disabled" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1705683855077 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "register_block:register_block1\|registers\[16\]\[8\] " "LATCH primitive \"register_block:register_block1\|registers\[16\]\[8\]\" is permanently disabled" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1705683855077 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "register_block:register_block1\|registers\[16\]\[9\] " "LATCH primitive \"register_block:register_block1\|registers\[16\]\[9\]\" is permanently disabled" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1705683855077 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "register_block:register_block1\|registers\[16\]\[10\] " "LATCH primitive \"register_block:register_block1\|registers\[16\]\[10\]\" is permanently disabled" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1705683855077 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "register_block:register_block1\|registers\[16\]\[11\] " "LATCH primitive \"register_block:register_block1\|registers\[16\]\[11\]\" is permanently disabled" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1705683855077 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "register_block:register_block1\|registers\[16\]\[12\] " "LATCH primitive \"register_block:register_block1\|registers\[16\]\[12\]\" is permanently disabled" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1705683855077 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "register_block:register_block1\|registers\[16\]\[13\] " "LATCH primitive \"register_block:register_block1\|registers\[16\]\[13\]\" is permanently disabled" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1705683855077 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "register_block:register_block1\|registers\[16\]\[14\] " "LATCH primitive \"register_block:register_block1\|registers\[16\]\[14\]\" is permanently disabled" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1705683855077 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "register_block:register_block1\|registers\[16\]\[15\] " "LATCH primitive \"register_block:register_block1\|registers\[16\]\[15\]\" is permanently disabled" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1705683855077 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "register_block:register_block1\|registers\[16\]\[16\] " "LATCH primitive \"register_block:register_block1\|registers\[16\]\[16\]\" is permanently disabled" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1705683855077 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "register_block:register_block1\|registers\[16\]\[17\] " "LATCH primitive \"register_block:register_block1\|registers\[16\]\[17\]\" is permanently disabled" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1705683855077 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "register_block:register_block1\|registers\[16\]\[18\] " "LATCH primitive \"register_block:register_block1\|registers\[16\]\[18\]\" is permanently disabled" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1705683855077 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "register_block:register_block1\|registers\[16\]\[19\] " "LATCH primitive \"register_block:register_block1\|registers\[16\]\[19\]\" is permanently disabled" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1705683855077 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "register_block:register_block1\|registers\[16\]\[20\] " "LATCH primitive \"register_block:register_block1\|registers\[16\]\[20\]\" is permanently disabled" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1705683855077 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "register_block:register_block1\|registers\[16\]\[21\] " "LATCH primitive \"register_block:register_block1\|registers\[16\]\[21\]\" is permanently disabled" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1705683855077 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "register_block:register_block1\|registers\[16\]\[22\] " "LATCH primitive \"register_block:register_block1\|registers\[16\]\[22\]\" is permanently disabled" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1705683855077 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "register_block:register_block1\|registers\[16\]\[23\] " "LATCH primitive \"register_block:register_block1\|registers\[16\]\[23\]\" is permanently disabled" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1705683855077 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "register_block:register_block1\|registers\[16\]\[24\] " "LATCH primitive \"register_block:register_block1\|registers\[16\]\[24\]\" is permanently disabled" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1705683855077 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "register_block:register_block1\|registers\[16\]\[25\] " "LATCH primitive \"register_block:register_block1\|registers\[16\]\[25\]\" is permanently disabled" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1705683855077 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "register_block:register_block1\|registers\[16\]\[26\] " "LATCH primitive \"register_block:register_block1\|registers\[16\]\[26\]\" is permanently disabled" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1705683855077 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "register_block:register_block1\|registers\[16\]\[27\] " "LATCH primitive \"register_block:register_block1\|registers\[16\]\[27\]\" is permanently disabled" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1705683855077 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "register_block:register_block1\|registers\[16\]\[28\] " "LATCH primitive \"register_block:register_block1\|registers\[16\]\[28\]\" is permanently disabled" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1705683855077 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "register_block:register_block1\|registers\[16\]\[29\] " "LATCH primitive \"register_block:register_block1\|registers\[16\]\[29\]\" is permanently disabled" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1705683855077 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "register_block:register_block1\|registers\[16\]\[30\] " "LATCH primitive \"register_block:register_block1\|registers\[16\]\[30\]\" is permanently disabled" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1705683855077 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "register_block:register_block1\|registers\[16\]\[31\] " "LATCH primitive \"register_block:register_block1\|registers\[16\]\[31\]\" is permanently disabled" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1705683855077 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "register_block:register_block1\|registers\[16\]\[0\] " "LATCH primitive \"register_block:register_block1\|registers\[16\]\[0\]\" is permanently disabled" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1705683855078 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "register_block:register_block1\|registers\[2\]\[2\] " "LATCH primitive \"register_block:register_block1\|registers\[2\]\[2\]\" is permanently disabled" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1705683855078 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "register_block:register_block1\|registers\[2\]\[1\] " "LATCH primitive \"register_block:register_block1\|registers\[2\]\[1\]\" is permanently disabled" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1705683855078 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "register_block:register_block1\|registers\[2\]\[0\] " "LATCH primitive \"register_block:register_block1\|registers\[2\]\[0\]\" is permanently disabled" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1705683855078 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "register_block:register_block1\|registers\[2\]\[6\] " "LATCH primitive \"register_block:register_block1\|registers\[2\]\[6\]\" is permanently disabled" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1705683855078 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "register_block:register_block1\|registers\[2\]\[7\] " "LATCH primitive \"register_block:register_block1\|registers\[2\]\[7\]\" is permanently disabled" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1705683855079 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "register_block:register_block1\|registers\[2\]\[8\] " "LATCH primitive \"register_block:register_block1\|registers\[2\]\[8\]\" is permanently disabled" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1705683855079 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "register_block:register_block1\|registers\[2\]\[9\] " "LATCH primitive \"register_block:register_block1\|registers\[2\]\[9\]\" is permanently disabled" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1705683855079 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "register_block:register_block1\|registers\[2\]\[10\] " "LATCH primitive \"register_block:register_block1\|registers\[2\]\[10\]\" is permanently disabled" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1705683855079 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "register_block:register_block1\|registers\[2\]\[11\] " "LATCH primitive \"register_block:register_block1\|registers\[2\]\[11\]\" is permanently disabled" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1705683855079 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "register_block:register_block1\|registers\[2\]\[12\] " "LATCH primitive \"register_block:register_block1\|registers\[2\]\[12\]\" is permanently disabled" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1705683855079 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "register_block:register_block1\|registers\[2\]\[13\] " "LATCH primitive \"register_block:register_block1\|registers\[2\]\[13\]\" is permanently disabled" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1705683855079 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "register_block:register_block1\|registers\[2\]\[14\] " "LATCH primitive \"register_block:register_block1\|registers\[2\]\[14\]\" is permanently disabled" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1705683855079 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "register_block:register_block1\|registers\[2\]\[15\] " "LATCH primitive \"register_block:register_block1\|registers\[2\]\[15\]\" is permanently disabled" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1705683855079 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "register_block:register_block1\|registers\[2\]\[16\] " "LATCH primitive \"register_block:register_block1\|registers\[2\]\[16\]\" is permanently disabled" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1705683855079 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "register_block:register_block1\|registers\[2\]\[17\] " "LATCH primitive \"register_block:register_block1\|registers\[2\]\[17\]\" is permanently disabled" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1705683855079 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "register_block:register_block1\|registers\[2\]\[18\] " "LATCH primitive \"register_block:register_block1\|registers\[2\]\[18\]\" is permanently disabled" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1705683855079 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "register_block:register_block1\|registers\[2\]\[19\] " "LATCH primitive \"register_block:register_block1\|registers\[2\]\[19\]\" is permanently disabled" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1705683855079 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "register_block:register_block1\|registers\[2\]\[20\] " "LATCH primitive \"register_block:register_block1\|registers\[2\]\[20\]\" is permanently disabled" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1705683855079 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "register_block:register_block1\|registers\[2\]\[21\] " "LATCH primitive \"register_block:register_block1\|registers\[2\]\[21\]\" is permanently disabled" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1705683855080 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "register_block:register_block1\|registers\[2\]\[22\] " "LATCH primitive \"register_block:register_block1\|registers\[2\]\[22\]\" is permanently disabled" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1705683855080 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "register_block:register_block1\|registers\[2\]\[23\] " "LATCH primitive \"register_block:register_block1\|registers\[2\]\[23\]\" is permanently disabled" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1705683855080 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "register_block:register_block1\|registers\[2\]\[24\] " "LATCH primitive \"register_block:register_block1\|registers\[2\]\[24\]\" is permanently disabled" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1705683855080 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "register_block:register_block1\|registers\[2\]\[25\] " "LATCH primitive \"register_block:register_block1\|registers\[2\]\[25\]\" is permanently disabled" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1705683855080 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "register_block:register_block1\|registers\[2\]\[26\] " "LATCH primitive \"register_block:register_block1\|registers\[2\]\[26\]\" is permanently disabled" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1705683855080 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "register_block:register_block1\|registers\[2\]\[27\] " "LATCH primitive \"register_block:register_block1\|registers\[2\]\[27\]\" is permanently disabled" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1705683855080 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "register_block:register_block1\|registers\[2\]\[28\] " "LATCH primitive \"register_block:register_block1\|registers\[2\]\[28\]\" is permanently disabled" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1705683855080 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "register_block:register_block1\|registers\[2\]\[29\] " "LATCH primitive \"register_block:register_block1\|registers\[2\]\[29\]\" is permanently disabled" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1705683855080 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "register_block:register_block1\|registers\[2\]\[30\] " "LATCH primitive \"register_block:register_block1\|registers\[2\]\[30\]\" is permanently disabled" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1705683855080 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "register_block:register_block1\|registers\[2\]\[31\] " "LATCH primitive \"register_block:register_block1\|registers\[2\]\[31\]\" is permanently disabled" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1705683855080 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "register_block:register_block1\|registers\[2\]\[5\] " "LATCH primitive \"register_block:register_block1\|registers\[2\]\[5\]\" is permanently disabled" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1705683855080 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "register_block:register_block1\|registers\[2\]\[4\] " "LATCH primitive \"register_block:register_block1\|registers\[2\]\[4\]\" is permanently disabled" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1705683855080 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "register_block:register_block1\|registers\[2\]\[3\] " "LATCH primitive \"register_block:register_block1\|registers\[2\]\[3\]\" is permanently disabled" {  } { { "register_block.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/register_block.v" 32 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1705683855080 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "100 " "100 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1705683855529 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Emre/Documents/quartus_lab/project2/output_files/project2_200104004099.map.smsg " "Generated suppressed messages file C:/Users/Emre/Documents/quartus_lab/project2/output_files/project2_200104004099.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683855678 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1705683855986 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705683855986 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clock " "No output dependent on input pin \"clock\"" {  } { { "mips.v" "" { Text "C:/Users/Emre/Documents/quartus_lab/project2/mips.v" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1705683856166 "|mips|clock"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1705683856166 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1 " "Implemented 1 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "1 " "Implemented 1 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1705683856167 ""} { "Info" "ICUT_CUT_TM_OPINS" "0 " "Implemented 0 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1705683856167 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1705683856167 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 86 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 86 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4814 " "Peak virtual memory: 4814 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1705683856216 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jan 19 20:04:16 2024 " "Processing ended: Fri Jan 19 20:04:16 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1705683856216 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1705683856216 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1705683856216 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1705683856216 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1705683857876 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1705683857876 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jan 19 20:04:17 2024 " "Processing started: Fri Jan 19 20:04:17 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1705683857876 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1705683857876 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off project2_200104004099 -c project2_200104004099 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off project2_200104004099 -c project2_200104004099" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1705683857876 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1705683858018 ""}
{ "Info" "0" "" "Project  = project2_200104004099" {  } {  } 0 0 "Project  = project2_200104004099" 0 0 "Fitter" 0 0 1705683858018 ""}
{ "Info" "0" "" "Revision = project2_200104004099" {  } {  } 0 0 "Revision = project2_200104004099" 0 0 "Fitter" 0 0 1705683858019 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1705683858183 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1705683858183 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "project2_200104004099 5CGXFC7C7F23C8 " "Selected device 5CGXFC7C7F23C8 for design \"project2_200104004099\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1705683858193 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1705683858241 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1705683858241 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1705683858695 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1705683858781 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1705683859021 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "1 1 " "No exact pin location assignment(s) for 1 pins of 1 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1705683859216 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1705683865689 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1705683865713 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1705683865759 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1705683865760 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1705683865760 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1705683865760 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1705683865761 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1705683865761 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1705683865761 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1705683865761 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1705683865761 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:07 " "Fitter preparation operations ending: elapsed time is 00:00:07" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1705683865774 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "project2_200104004099.sdc " "Synopsys Design Constraints File file not found: 'project2_200104004099.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1705683870437 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1705683870439 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Fitter" 0 -1 1705683870439 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Fitter" 0 -1 1705683870440 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1705683870441 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1705683870441 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1705683870441 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1705683870449 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1705683870502 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1705683871660 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1705683872700 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1705683873024 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1705683873024 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1705683873760 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X0_Y23 X10_Y34 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y23 to location X10_Y34" {  } { { "loc" "" { Generic "C:/Users/Emre/Documents/quartus_lab/project2/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y23 to location X10_Y34"} { { 12 { 0 ""} 0 23 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1705683877638 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1705683877638 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1705683877829 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1705683877829 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1705683877829 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1705683877833 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.07 " "Total time spent on timing analysis during the Fitter is 0.07 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1705683879850 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1705683879885 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1705683880173 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1705683880173 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1705683880715 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1705683881857 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Emre/Documents/quartus_lab/project2/output_files/project2_200104004099.fit.smsg " "Generated suppressed messages file C:/Users/Emre/Documents/quartus_lab/project2/output_files/project2_200104004099.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1705683882113 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6850 " "Peak virtual memory: 6850 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1705683882592 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jan 19 20:04:42 2024 " "Processing ended: Fri Jan 19 20:04:42 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1705683882592 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:25 " "Elapsed time: 00:00:25" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1705683882592 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:56 " "Total CPU time (on all processors): 00:00:56" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1705683882592 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1705683882592 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1705683883848 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1705683883848 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jan 19 20:04:43 2024 " "Processing started: Fri Jan 19 20:04:43 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1705683883848 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1705683883848 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off project2_200104004099 -c project2_200104004099 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off project2_200104004099 -c project2_200104004099" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1705683883849 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1705683884472 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1705683892159 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4831 " "Peak virtual memory: 4831 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1705683892568 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jan 19 20:04:52 2024 " "Processing ended: Fri Jan 19 20:04:52 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1705683892568 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1705683892568 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1705683892568 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1705683892568 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1705683893175 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1705683893815 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1705683893815 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jan 19 20:04:53 2024 " "Processing started: Fri Jan 19 20:04:53 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1705683893815 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1705683893815 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta project2_200104004099 -c project2_200104004099 " "Command: quartus_sta project2_200104004099 -c project2_200104004099" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1705683893815 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1705683893932 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1705683894418 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1705683894418 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1705683894452 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1705683894452 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "project2_200104004099.sdc " "Synopsys Design Constraints File file not found: 'project2_200104004099.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1705683894927 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1705683894927 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Timing Analyzer" 0 -1 1705683894927 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Timing Analyzer" 0 -1 1705683894927 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1705683894928 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Timing Analyzer" 0 -1 1705683894928 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1705683894929 ""}
{ "Info" "ISTA_NO_CLOCKS_TO_REPORT" "" "No clocks to report" {  } {  } 0 332159 "No clocks to report" 0 0 "Timing Analyzer" 0 -1 1705683894939 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1705683894942 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1705683894943 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1705683894960 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1705683894962 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1705683894980 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1705683894982 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1705683894988 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1705683894991 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1705683895023 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1705683895843 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1705683895902 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Timing Analyzer" 0 -1 1705683895903 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Timing Analyzer" 0 -1 1705683895903 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Timing Analyzer" 0 -1 1705683895903 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1705683895904 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1705683895929 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1705683895934 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1705683895940 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1705683895944 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1705683895949 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1705683895953 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1705683896148 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1705683896535 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1705683896561 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Timing Analyzer" 0 -1 1705683896562 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Timing Analyzer" 0 -1 1705683896562 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Timing Analyzer" 0 -1 1705683896562 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1705683896564 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1705683896570 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1705683896573 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1705683896578 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1705683896580 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1705683896586 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1705683896698 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Timing Analyzer" 0 -1 1705683896698 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Timing Analyzer" 0 -1 1705683896698 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Timing Analyzer" 0 -1 1705683896698 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1705683896701 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1705683896707 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1705683896709 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1705683896716 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1705683896718 ""}
{ "Info" "ISTA_UCP_CONSTRAINED" "setup " "Design is fully constrained for setup requirements" {  } {  } 0 332101 "Design is fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1705683897120 ""}
{ "Info" "ISTA_UCP_CONSTRAINED" "hold " "Design is fully constrained for hold requirements" {  } {  } 0 332101 "Design is fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1705683897120 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 6 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5161 " "Peak virtual memory: 5161 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1705683897155 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jan 19 20:04:57 2024 " "Processing ended: Fri Jan 19 20:04:57 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1705683897155 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1705683897155 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1705683897155 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1705683897155 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1705683898216 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1705683898216 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jan 19 20:04:58 2024 " "Processing started: Fri Jan 19 20:04:58 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1705683898216 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1705683898216 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off project2_200104004099 -c project2_200104004099 " "Command: quartus_eda --read_settings_files=off --write_settings_files=off project2_200104004099 -c project2_200104004099" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1705683898216 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1705683899000 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "project2_200104004099.vo C:/Users/Emre/Documents/quartus_lab/project2/simulation/modelsim/ simulation " "Generated file project2_200104004099.vo in folder \"C:/Users/Emre/Documents/quartus_lab/project2/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1705683899030 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4722 " "Peak virtual memory: 4722 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1705683899062 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jan 19 20:04:59 2024 " "Processing ended: Fri Jan 19 20:04:59 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1705683899062 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1705683899062 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1705683899062 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1705683899062 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 100 s " "Quartus Prime Full Compilation was successful. 0 errors, 100 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1705683899679 ""}
