// Seed: 526580351
module module_0;
  logic id_1;
  ;
  assign module_2.id_0 = 0;
  assign module_1.id_2 = 0;
endmodule
module module_1 (
    input wor id_0,
    input supply0 id_1
    , id_8,
    output uwire id_2,
    input wor id_3,
    output uwire id_4,
    input wire id_5,
    input uwire id_6#(
        .id_9 (-1),
        .id_10(1 - -1)
    )
    , id_11
);
  assign id_11 = id_0;
  module_0 modCall_1 ();
  wire id_12 = id_0;
endmodule : SymbolIdentifier
program module_2 (
    output tri id_0
);
  module_0 modCall_1 ();
endprogram
module module_3 (
    output supply1 id_0,
    input supply1 id_1,
    output tri id_2,
    output wor id_3,
    input supply1 id_4,
    input uwire id_5
);
  wire id_7, id_8, id_9, id_10;
  logic id_11[1 'b0 : -1 'b0];
  ;
  module_0 modCall_1 ();
endmodule
