// ==============================================================
// Generated by Vitis HLS v2023.2
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module top_Compute (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        fifo_SA_A_dout,
        fifo_SA_A_num_data_valid,
        fifo_SA_A_fifo_cap,
        fifo_SA_A_empty_n,
        fifo_SA_A_read,
        fifo_SA_A_1_dout,
        fifo_SA_A_1_num_data_valid,
        fifo_SA_A_1_fifo_cap,
        fifo_SA_A_1_empty_n,
        fifo_SA_A_1_read,
        fifo_SA_A_2_dout,
        fifo_SA_A_2_num_data_valid,
        fifo_SA_A_2_fifo_cap,
        fifo_SA_A_2_empty_n,
        fifo_SA_A_2_read,
        fifo_SA_A_3_dout,
        fifo_SA_A_3_num_data_valid,
        fifo_SA_A_3_fifo_cap,
        fifo_SA_A_3_empty_n,
        fifo_SA_A_3_read,
        fifo_SA_A_4_dout,
        fifo_SA_A_4_num_data_valid,
        fifo_SA_A_4_fifo_cap,
        fifo_SA_A_4_empty_n,
        fifo_SA_A_4_read,
        fifo_SA_A_5_dout,
        fifo_SA_A_5_num_data_valid,
        fifo_SA_A_5_fifo_cap,
        fifo_SA_A_5_empty_n,
        fifo_SA_A_5_read,
        fifo_SA_A_6_dout,
        fifo_SA_A_6_num_data_valid,
        fifo_SA_A_6_fifo_cap,
        fifo_SA_A_6_empty_n,
        fifo_SA_A_6_read,
        fifo_SA_A_7_dout,
        fifo_SA_A_7_num_data_valid,
        fifo_SA_A_7_fifo_cap,
        fifo_SA_A_7_empty_n,
        fifo_SA_A_7_read,
        fifo_SA_A_8_dout,
        fifo_SA_A_8_num_data_valid,
        fifo_SA_A_8_fifo_cap,
        fifo_SA_A_8_empty_n,
        fifo_SA_A_8_read,
        fifo_SA_A_9_dout,
        fifo_SA_A_9_num_data_valid,
        fifo_SA_A_9_fifo_cap,
        fifo_SA_A_9_empty_n,
        fifo_SA_A_9_read,
        fifo_SA_A_10_dout,
        fifo_SA_A_10_num_data_valid,
        fifo_SA_A_10_fifo_cap,
        fifo_SA_A_10_empty_n,
        fifo_SA_A_10_read,
        fifo_SA_A_11_dout,
        fifo_SA_A_11_num_data_valid,
        fifo_SA_A_11_fifo_cap,
        fifo_SA_A_11_empty_n,
        fifo_SA_A_11_read,
        fifo_SA_A_12_dout,
        fifo_SA_A_12_num_data_valid,
        fifo_SA_A_12_fifo_cap,
        fifo_SA_A_12_empty_n,
        fifo_SA_A_12_read,
        fifo_SA_A_13_dout,
        fifo_SA_A_13_num_data_valid,
        fifo_SA_A_13_fifo_cap,
        fifo_SA_A_13_empty_n,
        fifo_SA_A_13_read,
        fifo_SA_A_14_dout,
        fifo_SA_A_14_num_data_valid,
        fifo_SA_A_14_fifo_cap,
        fifo_SA_A_14_empty_n,
        fifo_SA_A_14_read,
        fifo_SA_A_15_dout,
        fifo_SA_A_15_num_data_valid,
        fifo_SA_A_15_fifo_cap,
        fifo_SA_A_15_empty_n,
        fifo_SA_A_15_read,
        fifo_SA_W_dout,
        fifo_SA_W_num_data_valid,
        fifo_SA_W_fifo_cap,
        fifo_SA_W_empty_n,
        fifo_SA_W_read,
        fifo_SA_W_1_dout,
        fifo_SA_W_1_num_data_valid,
        fifo_SA_W_1_fifo_cap,
        fifo_SA_W_1_empty_n,
        fifo_SA_W_1_read,
        fifo_SA_W_2_dout,
        fifo_SA_W_2_num_data_valid,
        fifo_SA_W_2_fifo_cap,
        fifo_SA_W_2_empty_n,
        fifo_SA_W_2_read,
        fifo_SA_W_3_dout,
        fifo_SA_W_3_num_data_valid,
        fifo_SA_W_3_fifo_cap,
        fifo_SA_W_3_empty_n,
        fifo_SA_W_3_read,
        fifo_SA_W_4_dout,
        fifo_SA_W_4_num_data_valid,
        fifo_SA_W_4_fifo_cap,
        fifo_SA_W_4_empty_n,
        fifo_SA_W_4_read,
        fifo_SA_W_5_dout,
        fifo_SA_W_5_num_data_valid,
        fifo_SA_W_5_fifo_cap,
        fifo_SA_W_5_empty_n,
        fifo_SA_W_5_read,
        fifo_SA_W_6_dout,
        fifo_SA_W_6_num_data_valid,
        fifo_SA_W_6_fifo_cap,
        fifo_SA_W_6_empty_n,
        fifo_SA_W_6_read,
        fifo_SA_W_7_dout,
        fifo_SA_W_7_num_data_valid,
        fifo_SA_W_7_fifo_cap,
        fifo_SA_W_7_empty_n,
        fifo_SA_W_7_read,
        fifo_SA_W_8_dout,
        fifo_SA_W_8_num_data_valid,
        fifo_SA_W_8_fifo_cap,
        fifo_SA_W_8_empty_n,
        fifo_SA_W_8_read,
        fifo_SA_W_9_dout,
        fifo_SA_W_9_num_data_valid,
        fifo_SA_W_9_fifo_cap,
        fifo_SA_W_9_empty_n,
        fifo_SA_W_9_read,
        fifo_SA_W_10_dout,
        fifo_SA_W_10_num_data_valid,
        fifo_SA_W_10_fifo_cap,
        fifo_SA_W_10_empty_n,
        fifo_SA_W_10_read,
        fifo_SA_W_11_dout,
        fifo_SA_W_11_num_data_valid,
        fifo_SA_W_11_fifo_cap,
        fifo_SA_W_11_empty_n,
        fifo_SA_W_11_read,
        fifo_SA_W_12_dout,
        fifo_SA_W_12_num_data_valid,
        fifo_SA_W_12_fifo_cap,
        fifo_SA_W_12_empty_n,
        fifo_SA_W_12_read,
        fifo_SA_W_13_dout,
        fifo_SA_W_13_num_data_valid,
        fifo_SA_W_13_fifo_cap,
        fifo_SA_W_13_empty_n,
        fifo_SA_W_13_read,
        fifo_SA_W_14_dout,
        fifo_SA_W_14_num_data_valid,
        fifo_SA_W_14_fifo_cap,
        fifo_SA_W_14_empty_n,
        fifo_SA_W_14_read,
        fifo_SA_W_15_dout,
        fifo_SA_W_15_num_data_valid,
        fifo_SA_W_15_fifo_cap,
        fifo_SA_W_15_empty_n,
        fifo_SA_W_15_read,
        fifo_SA_O_din,
        fifo_SA_O_num_data_valid,
        fifo_SA_O_fifo_cap,
        fifo_SA_O_full_n,
        fifo_SA_O_write,
        fifo_SA_O_1_din,
        fifo_SA_O_1_num_data_valid,
        fifo_SA_O_1_fifo_cap,
        fifo_SA_O_1_full_n,
        fifo_SA_O_1_write,
        fifo_SA_O_2_din,
        fifo_SA_O_2_num_data_valid,
        fifo_SA_O_2_fifo_cap,
        fifo_SA_O_2_full_n,
        fifo_SA_O_2_write,
        fifo_SA_O_3_din,
        fifo_SA_O_3_num_data_valid,
        fifo_SA_O_3_fifo_cap,
        fifo_SA_O_3_full_n,
        fifo_SA_O_3_write,
        fifo_SA_O_4_din,
        fifo_SA_O_4_num_data_valid,
        fifo_SA_O_4_fifo_cap,
        fifo_SA_O_4_full_n,
        fifo_SA_O_4_write,
        fifo_SA_O_5_din,
        fifo_SA_O_5_num_data_valid,
        fifo_SA_O_5_fifo_cap,
        fifo_SA_O_5_full_n,
        fifo_SA_O_5_write,
        fifo_SA_O_6_din,
        fifo_SA_O_6_num_data_valid,
        fifo_SA_O_6_fifo_cap,
        fifo_SA_O_6_full_n,
        fifo_SA_O_6_write,
        fifo_SA_O_7_din,
        fifo_SA_O_7_num_data_valid,
        fifo_SA_O_7_fifo_cap,
        fifo_SA_O_7_full_n,
        fifo_SA_O_7_write,
        fifo_SA_O_8_din,
        fifo_SA_O_8_num_data_valid,
        fifo_SA_O_8_fifo_cap,
        fifo_SA_O_8_full_n,
        fifo_SA_O_8_write,
        fifo_SA_O_9_din,
        fifo_SA_O_9_num_data_valid,
        fifo_SA_O_9_fifo_cap,
        fifo_SA_O_9_full_n,
        fifo_SA_O_9_write,
        fifo_SA_O_10_din,
        fifo_SA_O_10_num_data_valid,
        fifo_SA_O_10_fifo_cap,
        fifo_SA_O_10_full_n,
        fifo_SA_O_10_write,
        fifo_SA_O_11_din,
        fifo_SA_O_11_num_data_valid,
        fifo_SA_O_11_fifo_cap,
        fifo_SA_O_11_full_n,
        fifo_SA_O_11_write,
        fifo_SA_O_12_din,
        fifo_SA_O_12_num_data_valid,
        fifo_SA_O_12_fifo_cap,
        fifo_SA_O_12_full_n,
        fifo_SA_O_12_write,
        fifo_SA_O_13_din,
        fifo_SA_O_13_num_data_valid,
        fifo_SA_O_13_fifo_cap,
        fifo_SA_O_13_full_n,
        fifo_SA_O_13_write,
        fifo_SA_O_14_din,
        fifo_SA_O_14_num_data_valid,
        fifo_SA_O_14_fifo_cap,
        fifo_SA_O_14_full_n,
        fifo_SA_O_14_write,
        fifo_SA_O_15_din,
        fifo_SA_O_15_num_data_valid,
        fifo_SA_O_15_fifo_cap,
        fifo_SA_O_15_full_n,
        fifo_SA_O_15_write,
        fifo_SA_O_16_din,
        fifo_SA_O_16_num_data_valid,
        fifo_SA_O_16_fifo_cap,
        fifo_SA_O_16_full_n,
        fifo_SA_O_16_write,
        fifo_SA_O_17_din,
        fifo_SA_O_17_num_data_valid,
        fifo_SA_O_17_fifo_cap,
        fifo_SA_O_17_full_n,
        fifo_SA_O_17_write,
        fifo_SA_O_18_din,
        fifo_SA_O_18_num_data_valid,
        fifo_SA_O_18_fifo_cap,
        fifo_SA_O_18_full_n,
        fifo_SA_O_18_write,
        fifo_SA_O_19_din,
        fifo_SA_O_19_num_data_valid,
        fifo_SA_O_19_fifo_cap,
        fifo_SA_O_19_full_n,
        fifo_SA_O_19_write,
        fifo_SA_O_20_din,
        fifo_SA_O_20_num_data_valid,
        fifo_SA_O_20_fifo_cap,
        fifo_SA_O_20_full_n,
        fifo_SA_O_20_write,
        fifo_SA_O_21_din,
        fifo_SA_O_21_num_data_valid,
        fifo_SA_O_21_fifo_cap,
        fifo_SA_O_21_full_n,
        fifo_SA_O_21_write,
        fifo_SA_O_22_din,
        fifo_SA_O_22_num_data_valid,
        fifo_SA_O_22_fifo_cap,
        fifo_SA_O_22_full_n,
        fifo_SA_O_22_write,
        fifo_SA_O_23_din,
        fifo_SA_O_23_num_data_valid,
        fifo_SA_O_23_fifo_cap,
        fifo_SA_O_23_full_n,
        fifo_SA_O_23_write,
        fifo_SA_O_24_din,
        fifo_SA_O_24_num_data_valid,
        fifo_SA_O_24_fifo_cap,
        fifo_SA_O_24_full_n,
        fifo_SA_O_24_write,
        fifo_SA_O_25_din,
        fifo_SA_O_25_num_data_valid,
        fifo_SA_O_25_fifo_cap,
        fifo_SA_O_25_full_n,
        fifo_SA_O_25_write,
        fifo_SA_O_26_din,
        fifo_SA_O_26_num_data_valid,
        fifo_SA_O_26_fifo_cap,
        fifo_SA_O_26_full_n,
        fifo_SA_O_26_write,
        fifo_SA_O_27_din,
        fifo_SA_O_27_num_data_valid,
        fifo_SA_O_27_fifo_cap,
        fifo_SA_O_27_full_n,
        fifo_SA_O_27_write,
        fifo_SA_O_28_din,
        fifo_SA_O_28_num_data_valid,
        fifo_SA_O_28_fifo_cap,
        fifo_SA_O_28_full_n,
        fifo_SA_O_28_write,
        fifo_SA_O_29_din,
        fifo_SA_O_29_num_data_valid,
        fifo_SA_O_29_fifo_cap,
        fifo_SA_O_29_full_n,
        fifo_SA_O_29_write,
        fifo_SA_O_30_din,
        fifo_SA_O_30_num_data_valid,
        fifo_SA_O_30_fifo_cap,
        fifo_SA_O_30_full_n,
        fifo_SA_O_30_write,
        fifo_SA_O_31_din,
        fifo_SA_O_31_num_data_valid,
        fifo_SA_O_31_fifo_cap,
        fifo_SA_O_31_full_n,
        fifo_SA_O_31_write,
        fifo_SA_O_32_din,
        fifo_SA_O_32_num_data_valid,
        fifo_SA_O_32_fifo_cap,
        fifo_SA_O_32_full_n,
        fifo_SA_O_32_write,
        fifo_SA_O_33_din,
        fifo_SA_O_33_num_data_valid,
        fifo_SA_O_33_fifo_cap,
        fifo_SA_O_33_full_n,
        fifo_SA_O_33_write,
        fifo_SA_O_34_din,
        fifo_SA_O_34_num_data_valid,
        fifo_SA_O_34_fifo_cap,
        fifo_SA_O_34_full_n,
        fifo_SA_O_34_write,
        fifo_SA_O_35_din,
        fifo_SA_O_35_num_data_valid,
        fifo_SA_O_35_fifo_cap,
        fifo_SA_O_35_full_n,
        fifo_SA_O_35_write,
        fifo_SA_O_36_din,
        fifo_SA_O_36_num_data_valid,
        fifo_SA_O_36_fifo_cap,
        fifo_SA_O_36_full_n,
        fifo_SA_O_36_write,
        fifo_SA_O_37_din,
        fifo_SA_O_37_num_data_valid,
        fifo_SA_O_37_fifo_cap,
        fifo_SA_O_37_full_n,
        fifo_SA_O_37_write,
        fifo_SA_O_38_din,
        fifo_SA_O_38_num_data_valid,
        fifo_SA_O_38_fifo_cap,
        fifo_SA_O_38_full_n,
        fifo_SA_O_38_write,
        fifo_SA_O_39_din,
        fifo_SA_O_39_num_data_valid,
        fifo_SA_O_39_fifo_cap,
        fifo_SA_O_39_full_n,
        fifo_SA_O_39_write,
        fifo_SA_O_40_din,
        fifo_SA_O_40_num_data_valid,
        fifo_SA_O_40_fifo_cap,
        fifo_SA_O_40_full_n,
        fifo_SA_O_40_write,
        fifo_SA_O_41_din,
        fifo_SA_O_41_num_data_valid,
        fifo_SA_O_41_fifo_cap,
        fifo_SA_O_41_full_n,
        fifo_SA_O_41_write,
        fifo_SA_O_42_din,
        fifo_SA_O_42_num_data_valid,
        fifo_SA_O_42_fifo_cap,
        fifo_SA_O_42_full_n,
        fifo_SA_O_42_write,
        fifo_SA_O_43_din,
        fifo_SA_O_43_num_data_valid,
        fifo_SA_O_43_fifo_cap,
        fifo_SA_O_43_full_n,
        fifo_SA_O_43_write,
        fifo_SA_O_44_din,
        fifo_SA_O_44_num_data_valid,
        fifo_SA_O_44_fifo_cap,
        fifo_SA_O_44_full_n,
        fifo_SA_O_44_write,
        fifo_SA_O_45_din,
        fifo_SA_O_45_num_data_valid,
        fifo_SA_O_45_fifo_cap,
        fifo_SA_O_45_full_n,
        fifo_SA_O_45_write,
        fifo_SA_O_46_din,
        fifo_SA_O_46_num_data_valid,
        fifo_SA_O_46_fifo_cap,
        fifo_SA_O_46_full_n,
        fifo_SA_O_46_write,
        fifo_SA_O_47_din,
        fifo_SA_O_47_num_data_valid,
        fifo_SA_O_47_fifo_cap,
        fifo_SA_O_47_full_n,
        fifo_SA_O_47_write,
        fifo_SA_O_48_din,
        fifo_SA_O_48_num_data_valid,
        fifo_SA_O_48_fifo_cap,
        fifo_SA_O_48_full_n,
        fifo_SA_O_48_write,
        fifo_SA_O_49_din,
        fifo_SA_O_49_num_data_valid,
        fifo_SA_O_49_fifo_cap,
        fifo_SA_O_49_full_n,
        fifo_SA_O_49_write,
        fifo_SA_O_50_din,
        fifo_SA_O_50_num_data_valid,
        fifo_SA_O_50_fifo_cap,
        fifo_SA_O_50_full_n,
        fifo_SA_O_50_write,
        fifo_SA_O_51_din,
        fifo_SA_O_51_num_data_valid,
        fifo_SA_O_51_fifo_cap,
        fifo_SA_O_51_full_n,
        fifo_SA_O_51_write,
        fifo_SA_O_52_din,
        fifo_SA_O_52_num_data_valid,
        fifo_SA_O_52_fifo_cap,
        fifo_SA_O_52_full_n,
        fifo_SA_O_52_write,
        fifo_SA_O_53_din,
        fifo_SA_O_53_num_data_valid,
        fifo_SA_O_53_fifo_cap,
        fifo_SA_O_53_full_n,
        fifo_SA_O_53_write,
        fifo_SA_O_54_din,
        fifo_SA_O_54_num_data_valid,
        fifo_SA_O_54_fifo_cap,
        fifo_SA_O_54_full_n,
        fifo_SA_O_54_write,
        fifo_SA_O_55_din,
        fifo_SA_O_55_num_data_valid,
        fifo_SA_O_55_fifo_cap,
        fifo_SA_O_55_full_n,
        fifo_SA_O_55_write,
        fifo_SA_O_56_din,
        fifo_SA_O_56_num_data_valid,
        fifo_SA_O_56_fifo_cap,
        fifo_SA_O_56_full_n,
        fifo_SA_O_56_write,
        fifo_SA_O_57_din,
        fifo_SA_O_57_num_data_valid,
        fifo_SA_O_57_fifo_cap,
        fifo_SA_O_57_full_n,
        fifo_SA_O_57_write,
        fifo_SA_O_58_din,
        fifo_SA_O_58_num_data_valid,
        fifo_SA_O_58_fifo_cap,
        fifo_SA_O_58_full_n,
        fifo_SA_O_58_write,
        fifo_SA_O_59_din,
        fifo_SA_O_59_num_data_valid,
        fifo_SA_O_59_fifo_cap,
        fifo_SA_O_59_full_n,
        fifo_SA_O_59_write,
        fifo_SA_O_60_din,
        fifo_SA_O_60_num_data_valid,
        fifo_SA_O_60_fifo_cap,
        fifo_SA_O_60_full_n,
        fifo_SA_O_60_write,
        fifo_SA_O_61_din,
        fifo_SA_O_61_num_data_valid,
        fifo_SA_O_61_fifo_cap,
        fifo_SA_O_61_full_n,
        fifo_SA_O_61_write,
        fifo_SA_O_62_din,
        fifo_SA_O_62_num_data_valid,
        fifo_SA_O_62_fifo_cap,
        fifo_SA_O_62_full_n,
        fifo_SA_O_62_write,
        fifo_SA_O_63_din,
        fifo_SA_O_63_num_data_valid,
        fifo_SA_O_63_fifo_cap,
        fifo_SA_O_63_full_n,
        fifo_SA_O_63_write,
        num_a_sa_2_loc_dout,
        num_a_sa_2_loc_num_data_valid,
        num_a_sa_2_loc_fifo_cap,
        num_a_sa_2_loc_empty_n,
        num_a_sa_2_loc_read,
        p_read,
        mode_dout,
        mode_num_data_valid,
        mode_fifo_cap,
        mode_empty_n,
        mode_read,
        out_c_1_loc_c40_din,
        out_c_1_loc_c40_num_data_valid,
        out_c_1_loc_c40_fifo_cap,
        out_c_1_loc_c40_full_n,
        out_c_1_loc_c40_write,
        num_a_sa_2_loc_c_din,
        num_a_sa_2_loc_c_num_data_valid,
        num_a_sa_2_loc_c_fifo_cap,
        num_a_sa_2_loc_c_full_n,
        num_a_sa_2_loc_c_write,
        mode_c65_din,
        mode_c65_num_data_valid,
        mode_c65_fifo_cap,
        mode_c65_full_n,
        mode_c65_write
);

parameter    ap_ST_fsm_state1 = 2'd1;
parameter    ap_ST_fsm_state2 = 2'd2;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
input  [127:0] fifo_SA_A_dout;
input  [2:0] fifo_SA_A_num_data_valid;
input  [2:0] fifo_SA_A_fifo_cap;
input   fifo_SA_A_empty_n;
output   fifo_SA_A_read;
input  [127:0] fifo_SA_A_1_dout;
input  [2:0] fifo_SA_A_1_num_data_valid;
input  [2:0] fifo_SA_A_1_fifo_cap;
input   fifo_SA_A_1_empty_n;
output   fifo_SA_A_1_read;
input  [127:0] fifo_SA_A_2_dout;
input  [2:0] fifo_SA_A_2_num_data_valid;
input  [2:0] fifo_SA_A_2_fifo_cap;
input   fifo_SA_A_2_empty_n;
output   fifo_SA_A_2_read;
input  [127:0] fifo_SA_A_3_dout;
input  [2:0] fifo_SA_A_3_num_data_valid;
input  [2:0] fifo_SA_A_3_fifo_cap;
input   fifo_SA_A_3_empty_n;
output   fifo_SA_A_3_read;
input  [127:0] fifo_SA_A_4_dout;
input  [2:0] fifo_SA_A_4_num_data_valid;
input  [2:0] fifo_SA_A_4_fifo_cap;
input   fifo_SA_A_4_empty_n;
output   fifo_SA_A_4_read;
input  [127:0] fifo_SA_A_5_dout;
input  [2:0] fifo_SA_A_5_num_data_valid;
input  [2:0] fifo_SA_A_5_fifo_cap;
input   fifo_SA_A_5_empty_n;
output   fifo_SA_A_5_read;
input  [127:0] fifo_SA_A_6_dout;
input  [2:0] fifo_SA_A_6_num_data_valid;
input  [2:0] fifo_SA_A_6_fifo_cap;
input   fifo_SA_A_6_empty_n;
output   fifo_SA_A_6_read;
input  [127:0] fifo_SA_A_7_dout;
input  [2:0] fifo_SA_A_7_num_data_valid;
input  [2:0] fifo_SA_A_7_fifo_cap;
input   fifo_SA_A_7_empty_n;
output   fifo_SA_A_7_read;
input  [127:0] fifo_SA_A_8_dout;
input  [2:0] fifo_SA_A_8_num_data_valid;
input  [2:0] fifo_SA_A_8_fifo_cap;
input   fifo_SA_A_8_empty_n;
output   fifo_SA_A_8_read;
input  [127:0] fifo_SA_A_9_dout;
input  [2:0] fifo_SA_A_9_num_data_valid;
input  [2:0] fifo_SA_A_9_fifo_cap;
input   fifo_SA_A_9_empty_n;
output   fifo_SA_A_9_read;
input  [127:0] fifo_SA_A_10_dout;
input  [2:0] fifo_SA_A_10_num_data_valid;
input  [2:0] fifo_SA_A_10_fifo_cap;
input   fifo_SA_A_10_empty_n;
output   fifo_SA_A_10_read;
input  [127:0] fifo_SA_A_11_dout;
input  [2:0] fifo_SA_A_11_num_data_valid;
input  [2:0] fifo_SA_A_11_fifo_cap;
input   fifo_SA_A_11_empty_n;
output   fifo_SA_A_11_read;
input  [127:0] fifo_SA_A_12_dout;
input  [2:0] fifo_SA_A_12_num_data_valid;
input  [2:0] fifo_SA_A_12_fifo_cap;
input   fifo_SA_A_12_empty_n;
output   fifo_SA_A_12_read;
input  [127:0] fifo_SA_A_13_dout;
input  [2:0] fifo_SA_A_13_num_data_valid;
input  [2:0] fifo_SA_A_13_fifo_cap;
input   fifo_SA_A_13_empty_n;
output   fifo_SA_A_13_read;
input  [127:0] fifo_SA_A_14_dout;
input  [2:0] fifo_SA_A_14_num_data_valid;
input  [2:0] fifo_SA_A_14_fifo_cap;
input   fifo_SA_A_14_empty_n;
output   fifo_SA_A_14_read;
input  [127:0] fifo_SA_A_15_dout;
input  [2:0] fifo_SA_A_15_num_data_valid;
input  [2:0] fifo_SA_A_15_fifo_cap;
input   fifo_SA_A_15_empty_n;
output   fifo_SA_A_15_read;
input  [127:0] fifo_SA_W_dout;
input  [3:0] fifo_SA_W_num_data_valid;
input  [3:0] fifo_SA_W_fifo_cap;
input   fifo_SA_W_empty_n;
output   fifo_SA_W_read;
input  [127:0] fifo_SA_W_1_dout;
input  [3:0] fifo_SA_W_1_num_data_valid;
input  [3:0] fifo_SA_W_1_fifo_cap;
input   fifo_SA_W_1_empty_n;
output   fifo_SA_W_1_read;
input  [127:0] fifo_SA_W_2_dout;
input  [3:0] fifo_SA_W_2_num_data_valid;
input  [3:0] fifo_SA_W_2_fifo_cap;
input   fifo_SA_W_2_empty_n;
output   fifo_SA_W_2_read;
input  [127:0] fifo_SA_W_3_dout;
input  [3:0] fifo_SA_W_3_num_data_valid;
input  [3:0] fifo_SA_W_3_fifo_cap;
input   fifo_SA_W_3_empty_n;
output   fifo_SA_W_3_read;
input  [127:0] fifo_SA_W_4_dout;
input  [3:0] fifo_SA_W_4_num_data_valid;
input  [3:0] fifo_SA_W_4_fifo_cap;
input   fifo_SA_W_4_empty_n;
output   fifo_SA_W_4_read;
input  [127:0] fifo_SA_W_5_dout;
input  [3:0] fifo_SA_W_5_num_data_valid;
input  [3:0] fifo_SA_W_5_fifo_cap;
input   fifo_SA_W_5_empty_n;
output   fifo_SA_W_5_read;
input  [127:0] fifo_SA_W_6_dout;
input  [3:0] fifo_SA_W_6_num_data_valid;
input  [3:0] fifo_SA_W_6_fifo_cap;
input   fifo_SA_W_6_empty_n;
output   fifo_SA_W_6_read;
input  [127:0] fifo_SA_W_7_dout;
input  [3:0] fifo_SA_W_7_num_data_valid;
input  [3:0] fifo_SA_W_7_fifo_cap;
input   fifo_SA_W_7_empty_n;
output   fifo_SA_W_7_read;
input  [127:0] fifo_SA_W_8_dout;
input  [3:0] fifo_SA_W_8_num_data_valid;
input  [3:0] fifo_SA_W_8_fifo_cap;
input   fifo_SA_W_8_empty_n;
output   fifo_SA_W_8_read;
input  [127:0] fifo_SA_W_9_dout;
input  [3:0] fifo_SA_W_9_num_data_valid;
input  [3:0] fifo_SA_W_9_fifo_cap;
input   fifo_SA_W_9_empty_n;
output   fifo_SA_W_9_read;
input  [127:0] fifo_SA_W_10_dout;
input  [3:0] fifo_SA_W_10_num_data_valid;
input  [3:0] fifo_SA_W_10_fifo_cap;
input   fifo_SA_W_10_empty_n;
output   fifo_SA_W_10_read;
input  [127:0] fifo_SA_W_11_dout;
input  [3:0] fifo_SA_W_11_num_data_valid;
input  [3:0] fifo_SA_W_11_fifo_cap;
input   fifo_SA_W_11_empty_n;
output   fifo_SA_W_11_read;
input  [127:0] fifo_SA_W_12_dout;
input  [3:0] fifo_SA_W_12_num_data_valid;
input  [3:0] fifo_SA_W_12_fifo_cap;
input   fifo_SA_W_12_empty_n;
output   fifo_SA_W_12_read;
input  [127:0] fifo_SA_W_13_dout;
input  [3:0] fifo_SA_W_13_num_data_valid;
input  [3:0] fifo_SA_W_13_fifo_cap;
input   fifo_SA_W_13_empty_n;
output   fifo_SA_W_13_read;
input  [127:0] fifo_SA_W_14_dout;
input  [3:0] fifo_SA_W_14_num_data_valid;
input  [3:0] fifo_SA_W_14_fifo_cap;
input   fifo_SA_W_14_empty_n;
output   fifo_SA_W_14_read;
input  [127:0] fifo_SA_W_15_dout;
input  [3:0] fifo_SA_W_15_num_data_valid;
input  [3:0] fifo_SA_W_15_fifo_cap;
input   fifo_SA_W_15_empty_n;
output   fifo_SA_W_15_read;
output  [31:0] fifo_SA_O_din;
input  [4:0] fifo_SA_O_num_data_valid;
input  [4:0] fifo_SA_O_fifo_cap;
input   fifo_SA_O_full_n;
output   fifo_SA_O_write;
output  [31:0] fifo_SA_O_1_din;
input  [4:0] fifo_SA_O_1_num_data_valid;
input  [4:0] fifo_SA_O_1_fifo_cap;
input   fifo_SA_O_1_full_n;
output   fifo_SA_O_1_write;
output  [31:0] fifo_SA_O_2_din;
input  [4:0] fifo_SA_O_2_num_data_valid;
input  [4:0] fifo_SA_O_2_fifo_cap;
input   fifo_SA_O_2_full_n;
output   fifo_SA_O_2_write;
output  [31:0] fifo_SA_O_3_din;
input  [4:0] fifo_SA_O_3_num_data_valid;
input  [4:0] fifo_SA_O_3_fifo_cap;
input   fifo_SA_O_3_full_n;
output   fifo_SA_O_3_write;
output  [31:0] fifo_SA_O_4_din;
input  [4:0] fifo_SA_O_4_num_data_valid;
input  [4:0] fifo_SA_O_4_fifo_cap;
input   fifo_SA_O_4_full_n;
output   fifo_SA_O_4_write;
output  [31:0] fifo_SA_O_5_din;
input  [4:0] fifo_SA_O_5_num_data_valid;
input  [4:0] fifo_SA_O_5_fifo_cap;
input   fifo_SA_O_5_full_n;
output   fifo_SA_O_5_write;
output  [31:0] fifo_SA_O_6_din;
input  [4:0] fifo_SA_O_6_num_data_valid;
input  [4:0] fifo_SA_O_6_fifo_cap;
input   fifo_SA_O_6_full_n;
output   fifo_SA_O_6_write;
output  [31:0] fifo_SA_O_7_din;
input  [4:0] fifo_SA_O_7_num_data_valid;
input  [4:0] fifo_SA_O_7_fifo_cap;
input   fifo_SA_O_7_full_n;
output   fifo_SA_O_7_write;
output  [31:0] fifo_SA_O_8_din;
input  [4:0] fifo_SA_O_8_num_data_valid;
input  [4:0] fifo_SA_O_8_fifo_cap;
input   fifo_SA_O_8_full_n;
output   fifo_SA_O_8_write;
output  [31:0] fifo_SA_O_9_din;
input  [4:0] fifo_SA_O_9_num_data_valid;
input  [4:0] fifo_SA_O_9_fifo_cap;
input   fifo_SA_O_9_full_n;
output   fifo_SA_O_9_write;
output  [31:0] fifo_SA_O_10_din;
input  [4:0] fifo_SA_O_10_num_data_valid;
input  [4:0] fifo_SA_O_10_fifo_cap;
input   fifo_SA_O_10_full_n;
output   fifo_SA_O_10_write;
output  [31:0] fifo_SA_O_11_din;
input  [4:0] fifo_SA_O_11_num_data_valid;
input  [4:0] fifo_SA_O_11_fifo_cap;
input   fifo_SA_O_11_full_n;
output   fifo_SA_O_11_write;
output  [31:0] fifo_SA_O_12_din;
input  [4:0] fifo_SA_O_12_num_data_valid;
input  [4:0] fifo_SA_O_12_fifo_cap;
input   fifo_SA_O_12_full_n;
output   fifo_SA_O_12_write;
output  [31:0] fifo_SA_O_13_din;
input  [4:0] fifo_SA_O_13_num_data_valid;
input  [4:0] fifo_SA_O_13_fifo_cap;
input   fifo_SA_O_13_full_n;
output   fifo_SA_O_13_write;
output  [31:0] fifo_SA_O_14_din;
input  [4:0] fifo_SA_O_14_num_data_valid;
input  [4:0] fifo_SA_O_14_fifo_cap;
input   fifo_SA_O_14_full_n;
output   fifo_SA_O_14_write;
output  [31:0] fifo_SA_O_15_din;
input  [4:0] fifo_SA_O_15_num_data_valid;
input  [4:0] fifo_SA_O_15_fifo_cap;
input   fifo_SA_O_15_full_n;
output   fifo_SA_O_15_write;
output  [31:0] fifo_SA_O_16_din;
input  [4:0] fifo_SA_O_16_num_data_valid;
input  [4:0] fifo_SA_O_16_fifo_cap;
input   fifo_SA_O_16_full_n;
output   fifo_SA_O_16_write;
output  [31:0] fifo_SA_O_17_din;
input  [4:0] fifo_SA_O_17_num_data_valid;
input  [4:0] fifo_SA_O_17_fifo_cap;
input   fifo_SA_O_17_full_n;
output   fifo_SA_O_17_write;
output  [31:0] fifo_SA_O_18_din;
input  [4:0] fifo_SA_O_18_num_data_valid;
input  [4:0] fifo_SA_O_18_fifo_cap;
input   fifo_SA_O_18_full_n;
output   fifo_SA_O_18_write;
output  [31:0] fifo_SA_O_19_din;
input  [4:0] fifo_SA_O_19_num_data_valid;
input  [4:0] fifo_SA_O_19_fifo_cap;
input   fifo_SA_O_19_full_n;
output   fifo_SA_O_19_write;
output  [31:0] fifo_SA_O_20_din;
input  [4:0] fifo_SA_O_20_num_data_valid;
input  [4:0] fifo_SA_O_20_fifo_cap;
input   fifo_SA_O_20_full_n;
output   fifo_SA_O_20_write;
output  [31:0] fifo_SA_O_21_din;
input  [4:0] fifo_SA_O_21_num_data_valid;
input  [4:0] fifo_SA_O_21_fifo_cap;
input   fifo_SA_O_21_full_n;
output   fifo_SA_O_21_write;
output  [31:0] fifo_SA_O_22_din;
input  [4:0] fifo_SA_O_22_num_data_valid;
input  [4:0] fifo_SA_O_22_fifo_cap;
input   fifo_SA_O_22_full_n;
output   fifo_SA_O_22_write;
output  [31:0] fifo_SA_O_23_din;
input  [4:0] fifo_SA_O_23_num_data_valid;
input  [4:0] fifo_SA_O_23_fifo_cap;
input   fifo_SA_O_23_full_n;
output   fifo_SA_O_23_write;
output  [31:0] fifo_SA_O_24_din;
input  [4:0] fifo_SA_O_24_num_data_valid;
input  [4:0] fifo_SA_O_24_fifo_cap;
input   fifo_SA_O_24_full_n;
output   fifo_SA_O_24_write;
output  [31:0] fifo_SA_O_25_din;
input  [4:0] fifo_SA_O_25_num_data_valid;
input  [4:0] fifo_SA_O_25_fifo_cap;
input   fifo_SA_O_25_full_n;
output   fifo_SA_O_25_write;
output  [31:0] fifo_SA_O_26_din;
input  [4:0] fifo_SA_O_26_num_data_valid;
input  [4:0] fifo_SA_O_26_fifo_cap;
input   fifo_SA_O_26_full_n;
output   fifo_SA_O_26_write;
output  [31:0] fifo_SA_O_27_din;
input  [4:0] fifo_SA_O_27_num_data_valid;
input  [4:0] fifo_SA_O_27_fifo_cap;
input   fifo_SA_O_27_full_n;
output   fifo_SA_O_27_write;
output  [31:0] fifo_SA_O_28_din;
input  [4:0] fifo_SA_O_28_num_data_valid;
input  [4:0] fifo_SA_O_28_fifo_cap;
input   fifo_SA_O_28_full_n;
output   fifo_SA_O_28_write;
output  [31:0] fifo_SA_O_29_din;
input  [4:0] fifo_SA_O_29_num_data_valid;
input  [4:0] fifo_SA_O_29_fifo_cap;
input   fifo_SA_O_29_full_n;
output   fifo_SA_O_29_write;
output  [31:0] fifo_SA_O_30_din;
input  [4:0] fifo_SA_O_30_num_data_valid;
input  [4:0] fifo_SA_O_30_fifo_cap;
input   fifo_SA_O_30_full_n;
output   fifo_SA_O_30_write;
output  [31:0] fifo_SA_O_31_din;
input  [4:0] fifo_SA_O_31_num_data_valid;
input  [4:0] fifo_SA_O_31_fifo_cap;
input   fifo_SA_O_31_full_n;
output   fifo_SA_O_31_write;
output  [31:0] fifo_SA_O_32_din;
input  [4:0] fifo_SA_O_32_num_data_valid;
input  [4:0] fifo_SA_O_32_fifo_cap;
input   fifo_SA_O_32_full_n;
output   fifo_SA_O_32_write;
output  [31:0] fifo_SA_O_33_din;
input  [4:0] fifo_SA_O_33_num_data_valid;
input  [4:0] fifo_SA_O_33_fifo_cap;
input   fifo_SA_O_33_full_n;
output   fifo_SA_O_33_write;
output  [31:0] fifo_SA_O_34_din;
input  [4:0] fifo_SA_O_34_num_data_valid;
input  [4:0] fifo_SA_O_34_fifo_cap;
input   fifo_SA_O_34_full_n;
output   fifo_SA_O_34_write;
output  [31:0] fifo_SA_O_35_din;
input  [4:0] fifo_SA_O_35_num_data_valid;
input  [4:0] fifo_SA_O_35_fifo_cap;
input   fifo_SA_O_35_full_n;
output   fifo_SA_O_35_write;
output  [31:0] fifo_SA_O_36_din;
input  [4:0] fifo_SA_O_36_num_data_valid;
input  [4:0] fifo_SA_O_36_fifo_cap;
input   fifo_SA_O_36_full_n;
output   fifo_SA_O_36_write;
output  [31:0] fifo_SA_O_37_din;
input  [4:0] fifo_SA_O_37_num_data_valid;
input  [4:0] fifo_SA_O_37_fifo_cap;
input   fifo_SA_O_37_full_n;
output   fifo_SA_O_37_write;
output  [31:0] fifo_SA_O_38_din;
input  [4:0] fifo_SA_O_38_num_data_valid;
input  [4:0] fifo_SA_O_38_fifo_cap;
input   fifo_SA_O_38_full_n;
output   fifo_SA_O_38_write;
output  [31:0] fifo_SA_O_39_din;
input  [4:0] fifo_SA_O_39_num_data_valid;
input  [4:0] fifo_SA_O_39_fifo_cap;
input   fifo_SA_O_39_full_n;
output   fifo_SA_O_39_write;
output  [31:0] fifo_SA_O_40_din;
input  [4:0] fifo_SA_O_40_num_data_valid;
input  [4:0] fifo_SA_O_40_fifo_cap;
input   fifo_SA_O_40_full_n;
output   fifo_SA_O_40_write;
output  [31:0] fifo_SA_O_41_din;
input  [4:0] fifo_SA_O_41_num_data_valid;
input  [4:0] fifo_SA_O_41_fifo_cap;
input   fifo_SA_O_41_full_n;
output   fifo_SA_O_41_write;
output  [31:0] fifo_SA_O_42_din;
input  [4:0] fifo_SA_O_42_num_data_valid;
input  [4:0] fifo_SA_O_42_fifo_cap;
input   fifo_SA_O_42_full_n;
output   fifo_SA_O_42_write;
output  [31:0] fifo_SA_O_43_din;
input  [4:0] fifo_SA_O_43_num_data_valid;
input  [4:0] fifo_SA_O_43_fifo_cap;
input   fifo_SA_O_43_full_n;
output   fifo_SA_O_43_write;
output  [31:0] fifo_SA_O_44_din;
input  [4:0] fifo_SA_O_44_num_data_valid;
input  [4:0] fifo_SA_O_44_fifo_cap;
input   fifo_SA_O_44_full_n;
output   fifo_SA_O_44_write;
output  [31:0] fifo_SA_O_45_din;
input  [4:0] fifo_SA_O_45_num_data_valid;
input  [4:0] fifo_SA_O_45_fifo_cap;
input   fifo_SA_O_45_full_n;
output   fifo_SA_O_45_write;
output  [31:0] fifo_SA_O_46_din;
input  [4:0] fifo_SA_O_46_num_data_valid;
input  [4:0] fifo_SA_O_46_fifo_cap;
input   fifo_SA_O_46_full_n;
output   fifo_SA_O_46_write;
output  [31:0] fifo_SA_O_47_din;
input  [4:0] fifo_SA_O_47_num_data_valid;
input  [4:0] fifo_SA_O_47_fifo_cap;
input   fifo_SA_O_47_full_n;
output   fifo_SA_O_47_write;
output  [31:0] fifo_SA_O_48_din;
input  [4:0] fifo_SA_O_48_num_data_valid;
input  [4:0] fifo_SA_O_48_fifo_cap;
input   fifo_SA_O_48_full_n;
output   fifo_SA_O_48_write;
output  [31:0] fifo_SA_O_49_din;
input  [4:0] fifo_SA_O_49_num_data_valid;
input  [4:0] fifo_SA_O_49_fifo_cap;
input   fifo_SA_O_49_full_n;
output   fifo_SA_O_49_write;
output  [31:0] fifo_SA_O_50_din;
input  [4:0] fifo_SA_O_50_num_data_valid;
input  [4:0] fifo_SA_O_50_fifo_cap;
input   fifo_SA_O_50_full_n;
output   fifo_SA_O_50_write;
output  [31:0] fifo_SA_O_51_din;
input  [4:0] fifo_SA_O_51_num_data_valid;
input  [4:0] fifo_SA_O_51_fifo_cap;
input   fifo_SA_O_51_full_n;
output   fifo_SA_O_51_write;
output  [31:0] fifo_SA_O_52_din;
input  [4:0] fifo_SA_O_52_num_data_valid;
input  [4:0] fifo_SA_O_52_fifo_cap;
input   fifo_SA_O_52_full_n;
output   fifo_SA_O_52_write;
output  [31:0] fifo_SA_O_53_din;
input  [4:0] fifo_SA_O_53_num_data_valid;
input  [4:0] fifo_SA_O_53_fifo_cap;
input   fifo_SA_O_53_full_n;
output   fifo_SA_O_53_write;
output  [31:0] fifo_SA_O_54_din;
input  [4:0] fifo_SA_O_54_num_data_valid;
input  [4:0] fifo_SA_O_54_fifo_cap;
input   fifo_SA_O_54_full_n;
output   fifo_SA_O_54_write;
output  [31:0] fifo_SA_O_55_din;
input  [4:0] fifo_SA_O_55_num_data_valid;
input  [4:0] fifo_SA_O_55_fifo_cap;
input   fifo_SA_O_55_full_n;
output   fifo_SA_O_55_write;
output  [31:0] fifo_SA_O_56_din;
input  [4:0] fifo_SA_O_56_num_data_valid;
input  [4:0] fifo_SA_O_56_fifo_cap;
input   fifo_SA_O_56_full_n;
output   fifo_SA_O_56_write;
output  [31:0] fifo_SA_O_57_din;
input  [4:0] fifo_SA_O_57_num_data_valid;
input  [4:0] fifo_SA_O_57_fifo_cap;
input   fifo_SA_O_57_full_n;
output   fifo_SA_O_57_write;
output  [31:0] fifo_SA_O_58_din;
input  [4:0] fifo_SA_O_58_num_data_valid;
input  [4:0] fifo_SA_O_58_fifo_cap;
input   fifo_SA_O_58_full_n;
output   fifo_SA_O_58_write;
output  [31:0] fifo_SA_O_59_din;
input  [4:0] fifo_SA_O_59_num_data_valid;
input  [4:0] fifo_SA_O_59_fifo_cap;
input   fifo_SA_O_59_full_n;
output   fifo_SA_O_59_write;
output  [31:0] fifo_SA_O_60_din;
input  [4:0] fifo_SA_O_60_num_data_valid;
input  [4:0] fifo_SA_O_60_fifo_cap;
input   fifo_SA_O_60_full_n;
output   fifo_SA_O_60_write;
output  [31:0] fifo_SA_O_61_din;
input  [4:0] fifo_SA_O_61_num_data_valid;
input  [4:0] fifo_SA_O_61_fifo_cap;
input   fifo_SA_O_61_full_n;
output   fifo_SA_O_61_write;
output  [31:0] fifo_SA_O_62_din;
input  [4:0] fifo_SA_O_62_num_data_valid;
input  [4:0] fifo_SA_O_62_fifo_cap;
input   fifo_SA_O_62_full_n;
output   fifo_SA_O_62_write;
output  [31:0] fifo_SA_O_63_din;
input  [4:0] fifo_SA_O_63_num_data_valid;
input  [4:0] fifo_SA_O_63_fifo_cap;
input   fifo_SA_O_63_full_n;
output   fifo_SA_O_63_write;
input  [31:0] num_a_sa_2_loc_dout;
input  [2:0] num_a_sa_2_loc_num_data_valid;
input  [2:0] num_a_sa_2_loc_fifo_cap;
input   num_a_sa_2_loc_empty_n;
output   num_a_sa_2_loc_read;
input  [31:0] p_read;
input  [0:0] mode_dout;
input  [2:0] mode_num_data_valid;
input  [2:0] mode_fifo_cap;
input   mode_empty_n;
output   mode_read;
output  [31:0] out_c_1_loc_c40_din;
input  [2:0] out_c_1_loc_c40_num_data_valid;
input  [2:0] out_c_1_loc_c40_fifo_cap;
input   out_c_1_loc_c40_full_n;
output   out_c_1_loc_c40_write;
output  [31:0] num_a_sa_2_loc_c_din;
input  [2:0] num_a_sa_2_loc_c_num_data_valid;
input  [2:0] num_a_sa_2_loc_c_fifo_cap;
input   num_a_sa_2_loc_c_full_n;
output   num_a_sa_2_loc_c_write;
output  [0:0] mode_c65_din;
input  [2:0] mode_c65_num_data_valid;
input  [2:0] mode_c65_fifo_cap;
input   mode_c65_full_n;
output   mode_c65_write;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg fifo_SA_A_read;
reg fifo_SA_A_1_read;
reg fifo_SA_A_2_read;
reg fifo_SA_A_3_read;
reg fifo_SA_A_4_read;
reg fifo_SA_A_5_read;
reg fifo_SA_A_6_read;
reg fifo_SA_A_7_read;
reg fifo_SA_A_8_read;
reg fifo_SA_A_9_read;
reg fifo_SA_A_10_read;
reg fifo_SA_A_11_read;
reg fifo_SA_A_12_read;
reg fifo_SA_A_13_read;
reg fifo_SA_A_14_read;
reg fifo_SA_A_15_read;
reg fifo_SA_W_read;
reg fifo_SA_W_1_read;
reg fifo_SA_W_2_read;
reg fifo_SA_W_3_read;
reg fifo_SA_W_4_read;
reg fifo_SA_W_5_read;
reg fifo_SA_W_6_read;
reg fifo_SA_W_7_read;
reg fifo_SA_W_8_read;
reg fifo_SA_W_9_read;
reg fifo_SA_W_10_read;
reg fifo_SA_W_11_read;
reg fifo_SA_W_12_read;
reg fifo_SA_W_13_read;
reg fifo_SA_W_14_read;
reg fifo_SA_W_15_read;
reg fifo_SA_O_write;
reg fifo_SA_O_1_write;
reg fifo_SA_O_2_write;
reg fifo_SA_O_3_write;
reg fifo_SA_O_4_write;
reg fifo_SA_O_5_write;
reg fifo_SA_O_6_write;
reg fifo_SA_O_7_write;
reg fifo_SA_O_8_write;
reg fifo_SA_O_9_write;
reg fifo_SA_O_10_write;
reg fifo_SA_O_11_write;
reg fifo_SA_O_12_write;
reg fifo_SA_O_13_write;
reg fifo_SA_O_14_write;
reg fifo_SA_O_15_write;
reg fifo_SA_O_16_write;
reg fifo_SA_O_17_write;
reg fifo_SA_O_18_write;
reg fifo_SA_O_19_write;
reg fifo_SA_O_20_write;
reg fifo_SA_O_21_write;
reg fifo_SA_O_22_write;
reg fifo_SA_O_23_write;
reg fifo_SA_O_24_write;
reg fifo_SA_O_25_write;
reg fifo_SA_O_26_write;
reg fifo_SA_O_27_write;
reg fifo_SA_O_28_write;
reg fifo_SA_O_29_write;
reg fifo_SA_O_30_write;
reg fifo_SA_O_31_write;
reg fifo_SA_O_32_write;
reg fifo_SA_O_33_write;
reg fifo_SA_O_34_write;
reg fifo_SA_O_35_write;
reg fifo_SA_O_36_write;
reg fifo_SA_O_37_write;
reg fifo_SA_O_38_write;
reg fifo_SA_O_39_write;
reg fifo_SA_O_40_write;
reg fifo_SA_O_41_write;
reg fifo_SA_O_42_write;
reg fifo_SA_O_43_write;
reg fifo_SA_O_44_write;
reg fifo_SA_O_45_write;
reg fifo_SA_O_46_write;
reg fifo_SA_O_47_write;
reg fifo_SA_O_48_write;
reg fifo_SA_O_49_write;
reg fifo_SA_O_50_write;
reg fifo_SA_O_51_write;
reg fifo_SA_O_52_write;
reg fifo_SA_O_53_write;
reg fifo_SA_O_54_write;
reg fifo_SA_O_55_write;
reg fifo_SA_O_56_write;
reg fifo_SA_O_57_write;
reg fifo_SA_O_58_write;
reg fifo_SA_O_59_write;
reg fifo_SA_O_60_write;
reg fifo_SA_O_61_write;
reg fifo_SA_O_62_write;
reg fifo_SA_O_63_write;
reg num_a_sa_2_loc_read;
reg mode_read;
reg out_c_1_loc_c40_write;
reg num_a_sa_2_loc_c_write;
reg mode_c65_write;

reg    ap_done_reg;
(* fsm_encoding = "none" *) reg   [1:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    num_a_sa_2_loc_blk_n;
reg    mode_blk_n;
reg    out_c_1_loc_c40_blk_n;
reg    num_a_sa_2_loc_c_blk_n;
reg    mode_c65_blk_n;
reg    ap_block_state1;
reg   [0:0] mode_12_reg_650;
reg   [31:0] num_a_sa_reg_670;
wire    grp_PE_fu_278_ap_start;
wire    grp_PE_fu_278_ap_done;
wire    grp_PE_fu_278_ap_idle;
wire    grp_PE_fu_278_ap_ready;
wire    grp_PE_fu_278_fifo_SA_A_0_0_read;
wire    grp_PE_fu_278_fifo_SA_W_0_0_read;
wire   [31:0] grp_PE_fu_278_fifo_SA_O_0_0_0_din;
wire    grp_PE_fu_278_fifo_SA_O_0_0_0_write;
wire   [31:0] grp_PE_fu_278_fifo_SA_O_0_0_1_din;
wire    grp_PE_fu_278_fifo_SA_O_0_0_1_write;
wire   [31:0] grp_PE_fu_278_fifo_SA_O_0_0_2_din;
wire    grp_PE_fu_278_fifo_SA_O_0_0_2_write;
wire   [31:0] grp_PE_fu_278_fifo_SA_O_0_0_3_din;
wire    grp_PE_fu_278_fifo_SA_O_0_0_3_write;
wire    grp_PE_fu_300_ap_start;
wire    grp_PE_fu_300_ap_done;
wire    grp_PE_fu_300_ap_idle;
wire    grp_PE_fu_300_ap_ready;
wire    grp_PE_fu_300_fifo_SA_A_0_0_read;
wire    grp_PE_fu_300_fifo_SA_W_0_0_read;
wire   [31:0] grp_PE_fu_300_fifo_SA_O_0_0_0_din;
wire    grp_PE_fu_300_fifo_SA_O_0_0_0_write;
wire   [31:0] grp_PE_fu_300_fifo_SA_O_0_0_1_din;
wire    grp_PE_fu_300_fifo_SA_O_0_0_1_write;
wire   [31:0] grp_PE_fu_300_fifo_SA_O_0_0_2_din;
wire    grp_PE_fu_300_fifo_SA_O_0_0_2_write;
wire   [31:0] grp_PE_fu_300_fifo_SA_O_0_0_3_din;
wire    grp_PE_fu_300_fifo_SA_O_0_0_3_write;
wire    grp_PE_fu_322_ap_start;
wire    grp_PE_fu_322_ap_done;
wire    grp_PE_fu_322_ap_idle;
wire    grp_PE_fu_322_ap_ready;
wire    grp_PE_fu_322_fifo_SA_A_0_0_read;
wire    grp_PE_fu_322_fifo_SA_W_0_0_read;
wire   [31:0] grp_PE_fu_322_fifo_SA_O_0_0_0_din;
wire    grp_PE_fu_322_fifo_SA_O_0_0_0_write;
wire   [31:0] grp_PE_fu_322_fifo_SA_O_0_0_1_din;
wire    grp_PE_fu_322_fifo_SA_O_0_0_1_write;
wire   [31:0] grp_PE_fu_322_fifo_SA_O_0_0_2_din;
wire    grp_PE_fu_322_fifo_SA_O_0_0_2_write;
wire   [31:0] grp_PE_fu_322_fifo_SA_O_0_0_3_din;
wire    grp_PE_fu_322_fifo_SA_O_0_0_3_write;
wire    grp_PE_fu_344_ap_start;
wire    grp_PE_fu_344_ap_done;
wire    grp_PE_fu_344_ap_idle;
wire    grp_PE_fu_344_ap_ready;
wire    grp_PE_fu_344_fifo_SA_A_0_0_read;
wire    grp_PE_fu_344_fifo_SA_W_0_0_read;
wire   [31:0] grp_PE_fu_344_fifo_SA_O_0_0_0_din;
wire    grp_PE_fu_344_fifo_SA_O_0_0_0_write;
wire   [31:0] grp_PE_fu_344_fifo_SA_O_0_0_1_din;
wire    grp_PE_fu_344_fifo_SA_O_0_0_1_write;
wire   [31:0] grp_PE_fu_344_fifo_SA_O_0_0_2_din;
wire    grp_PE_fu_344_fifo_SA_O_0_0_2_write;
wire   [31:0] grp_PE_fu_344_fifo_SA_O_0_0_3_din;
wire    grp_PE_fu_344_fifo_SA_O_0_0_3_write;
wire    grp_PE_fu_366_ap_start;
wire    grp_PE_fu_366_ap_done;
wire    grp_PE_fu_366_ap_idle;
wire    grp_PE_fu_366_ap_ready;
wire    grp_PE_fu_366_fifo_SA_A_0_0_read;
wire    grp_PE_fu_366_fifo_SA_W_0_0_read;
wire   [31:0] grp_PE_fu_366_fifo_SA_O_0_0_0_din;
wire    grp_PE_fu_366_fifo_SA_O_0_0_0_write;
wire   [31:0] grp_PE_fu_366_fifo_SA_O_0_0_1_din;
wire    grp_PE_fu_366_fifo_SA_O_0_0_1_write;
wire   [31:0] grp_PE_fu_366_fifo_SA_O_0_0_2_din;
wire    grp_PE_fu_366_fifo_SA_O_0_0_2_write;
wire   [31:0] grp_PE_fu_366_fifo_SA_O_0_0_3_din;
wire    grp_PE_fu_366_fifo_SA_O_0_0_3_write;
wire    grp_PE_fu_388_ap_start;
wire    grp_PE_fu_388_ap_done;
wire    grp_PE_fu_388_ap_idle;
wire    grp_PE_fu_388_ap_ready;
wire    grp_PE_fu_388_fifo_SA_A_0_0_read;
wire    grp_PE_fu_388_fifo_SA_W_0_0_read;
wire   [31:0] grp_PE_fu_388_fifo_SA_O_0_0_0_din;
wire    grp_PE_fu_388_fifo_SA_O_0_0_0_write;
wire   [31:0] grp_PE_fu_388_fifo_SA_O_0_0_1_din;
wire    grp_PE_fu_388_fifo_SA_O_0_0_1_write;
wire   [31:0] grp_PE_fu_388_fifo_SA_O_0_0_2_din;
wire    grp_PE_fu_388_fifo_SA_O_0_0_2_write;
wire   [31:0] grp_PE_fu_388_fifo_SA_O_0_0_3_din;
wire    grp_PE_fu_388_fifo_SA_O_0_0_3_write;
wire    grp_PE_fu_410_ap_start;
wire    grp_PE_fu_410_ap_done;
wire    grp_PE_fu_410_ap_idle;
wire    grp_PE_fu_410_ap_ready;
wire    grp_PE_fu_410_fifo_SA_A_0_0_read;
wire    grp_PE_fu_410_fifo_SA_W_0_0_read;
wire   [31:0] grp_PE_fu_410_fifo_SA_O_0_0_0_din;
wire    grp_PE_fu_410_fifo_SA_O_0_0_0_write;
wire   [31:0] grp_PE_fu_410_fifo_SA_O_0_0_1_din;
wire    grp_PE_fu_410_fifo_SA_O_0_0_1_write;
wire   [31:0] grp_PE_fu_410_fifo_SA_O_0_0_2_din;
wire    grp_PE_fu_410_fifo_SA_O_0_0_2_write;
wire   [31:0] grp_PE_fu_410_fifo_SA_O_0_0_3_din;
wire    grp_PE_fu_410_fifo_SA_O_0_0_3_write;
wire    grp_PE_fu_432_ap_start;
wire    grp_PE_fu_432_ap_done;
wire    grp_PE_fu_432_ap_idle;
wire    grp_PE_fu_432_ap_ready;
wire    grp_PE_fu_432_fifo_SA_A_0_0_read;
wire    grp_PE_fu_432_fifo_SA_W_0_0_read;
wire   [31:0] grp_PE_fu_432_fifo_SA_O_0_0_0_din;
wire    grp_PE_fu_432_fifo_SA_O_0_0_0_write;
wire   [31:0] grp_PE_fu_432_fifo_SA_O_0_0_1_din;
wire    grp_PE_fu_432_fifo_SA_O_0_0_1_write;
wire   [31:0] grp_PE_fu_432_fifo_SA_O_0_0_2_din;
wire    grp_PE_fu_432_fifo_SA_O_0_0_2_write;
wire   [31:0] grp_PE_fu_432_fifo_SA_O_0_0_3_din;
wire    grp_PE_fu_432_fifo_SA_O_0_0_3_write;
wire    grp_PE_fu_454_ap_start;
wire    grp_PE_fu_454_ap_done;
wire    grp_PE_fu_454_ap_idle;
wire    grp_PE_fu_454_ap_ready;
wire    grp_PE_fu_454_fifo_SA_A_0_0_read;
wire    grp_PE_fu_454_fifo_SA_W_0_0_read;
wire   [31:0] grp_PE_fu_454_fifo_SA_O_0_0_0_din;
wire    grp_PE_fu_454_fifo_SA_O_0_0_0_write;
wire   [31:0] grp_PE_fu_454_fifo_SA_O_0_0_1_din;
wire    grp_PE_fu_454_fifo_SA_O_0_0_1_write;
wire   [31:0] grp_PE_fu_454_fifo_SA_O_0_0_2_din;
wire    grp_PE_fu_454_fifo_SA_O_0_0_2_write;
wire   [31:0] grp_PE_fu_454_fifo_SA_O_0_0_3_din;
wire    grp_PE_fu_454_fifo_SA_O_0_0_3_write;
wire    grp_PE_fu_476_ap_start;
wire    grp_PE_fu_476_ap_done;
wire    grp_PE_fu_476_ap_idle;
wire    grp_PE_fu_476_ap_ready;
wire    grp_PE_fu_476_fifo_SA_A_0_0_read;
wire    grp_PE_fu_476_fifo_SA_W_0_0_read;
wire   [31:0] grp_PE_fu_476_fifo_SA_O_0_0_0_din;
wire    grp_PE_fu_476_fifo_SA_O_0_0_0_write;
wire   [31:0] grp_PE_fu_476_fifo_SA_O_0_0_1_din;
wire    grp_PE_fu_476_fifo_SA_O_0_0_1_write;
wire   [31:0] grp_PE_fu_476_fifo_SA_O_0_0_2_din;
wire    grp_PE_fu_476_fifo_SA_O_0_0_2_write;
wire   [31:0] grp_PE_fu_476_fifo_SA_O_0_0_3_din;
wire    grp_PE_fu_476_fifo_SA_O_0_0_3_write;
wire    grp_PE_fu_498_ap_start;
wire    grp_PE_fu_498_ap_done;
wire    grp_PE_fu_498_ap_idle;
wire    grp_PE_fu_498_ap_ready;
wire    grp_PE_fu_498_fifo_SA_A_0_0_read;
wire    grp_PE_fu_498_fifo_SA_W_0_0_read;
wire   [31:0] grp_PE_fu_498_fifo_SA_O_0_0_0_din;
wire    grp_PE_fu_498_fifo_SA_O_0_0_0_write;
wire   [31:0] grp_PE_fu_498_fifo_SA_O_0_0_1_din;
wire    grp_PE_fu_498_fifo_SA_O_0_0_1_write;
wire   [31:0] grp_PE_fu_498_fifo_SA_O_0_0_2_din;
wire    grp_PE_fu_498_fifo_SA_O_0_0_2_write;
wire   [31:0] grp_PE_fu_498_fifo_SA_O_0_0_3_din;
wire    grp_PE_fu_498_fifo_SA_O_0_0_3_write;
wire    grp_PE_fu_520_ap_start;
wire    grp_PE_fu_520_ap_done;
wire    grp_PE_fu_520_ap_idle;
wire    grp_PE_fu_520_ap_ready;
wire    grp_PE_fu_520_fifo_SA_A_0_0_read;
wire    grp_PE_fu_520_fifo_SA_W_0_0_read;
wire   [31:0] grp_PE_fu_520_fifo_SA_O_0_0_0_din;
wire    grp_PE_fu_520_fifo_SA_O_0_0_0_write;
wire   [31:0] grp_PE_fu_520_fifo_SA_O_0_0_1_din;
wire    grp_PE_fu_520_fifo_SA_O_0_0_1_write;
wire   [31:0] grp_PE_fu_520_fifo_SA_O_0_0_2_din;
wire    grp_PE_fu_520_fifo_SA_O_0_0_2_write;
wire   [31:0] grp_PE_fu_520_fifo_SA_O_0_0_3_din;
wire    grp_PE_fu_520_fifo_SA_O_0_0_3_write;
wire    grp_PE_fu_542_ap_start;
wire    grp_PE_fu_542_ap_done;
wire    grp_PE_fu_542_ap_idle;
wire    grp_PE_fu_542_ap_ready;
wire    grp_PE_fu_542_fifo_SA_A_0_0_read;
wire    grp_PE_fu_542_fifo_SA_W_0_0_read;
wire   [31:0] grp_PE_fu_542_fifo_SA_O_0_0_0_din;
wire    grp_PE_fu_542_fifo_SA_O_0_0_0_write;
wire   [31:0] grp_PE_fu_542_fifo_SA_O_0_0_1_din;
wire    grp_PE_fu_542_fifo_SA_O_0_0_1_write;
wire   [31:0] grp_PE_fu_542_fifo_SA_O_0_0_2_din;
wire    grp_PE_fu_542_fifo_SA_O_0_0_2_write;
wire   [31:0] grp_PE_fu_542_fifo_SA_O_0_0_3_din;
wire    grp_PE_fu_542_fifo_SA_O_0_0_3_write;
wire    grp_PE_fu_564_ap_start;
wire    grp_PE_fu_564_ap_done;
wire    grp_PE_fu_564_ap_idle;
wire    grp_PE_fu_564_ap_ready;
wire    grp_PE_fu_564_fifo_SA_A_0_0_read;
wire    grp_PE_fu_564_fifo_SA_W_0_0_read;
wire   [31:0] grp_PE_fu_564_fifo_SA_O_0_0_0_din;
wire    grp_PE_fu_564_fifo_SA_O_0_0_0_write;
wire   [31:0] grp_PE_fu_564_fifo_SA_O_0_0_1_din;
wire    grp_PE_fu_564_fifo_SA_O_0_0_1_write;
wire   [31:0] grp_PE_fu_564_fifo_SA_O_0_0_2_din;
wire    grp_PE_fu_564_fifo_SA_O_0_0_2_write;
wire   [31:0] grp_PE_fu_564_fifo_SA_O_0_0_3_din;
wire    grp_PE_fu_564_fifo_SA_O_0_0_3_write;
wire    grp_PE_fu_586_ap_start;
wire    grp_PE_fu_586_ap_done;
wire    grp_PE_fu_586_ap_idle;
wire    grp_PE_fu_586_ap_ready;
wire    grp_PE_fu_586_fifo_SA_A_0_0_read;
wire    grp_PE_fu_586_fifo_SA_W_0_0_read;
wire   [31:0] grp_PE_fu_586_fifo_SA_O_0_0_0_din;
wire    grp_PE_fu_586_fifo_SA_O_0_0_0_write;
wire   [31:0] grp_PE_fu_586_fifo_SA_O_0_0_1_din;
wire    grp_PE_fu_586_fifo_SA_O_0_0_1_write;
wire   [31:0] grp_PE_fu_586_fifo_SA_O_0_0_2_din;
wire    grp_PE_fu_586_fifo_SA_O_0_0_2_write;
wire   [31:0] grp_PE_fu_586_fifo_SA_O_0_0_3_din;
wire    grp_PE_fu_586_fifo_SA_O_0_0_3_write;
wire    grp_PE_fu_608_ap_start;
wire    grp_PE_fu_608_ap_done;
wire    grp_PE_fu_608_ap_idle;
wire    grp_PE_fu_608_ap_ready;
wire    grp_PE_fu_608_fifo_SA_A_0_0_read;
wire    grp_PE_fu_608_fifo_SA_W_0_0_read;
wire   [31:0] grp_PE_fu_608_fifo_SA_O_0_0_0_din;
wire    grp_PE_fu_608_fifo_SA_O_0_0_0_write;
wire   [31:0] grp_PE_fu_608_fifo_SA_O_0_0_1_din;
wire    grp_PE_fu_608_fifo_SA_O_0_0_1_write;
wire   [31:0] grp_PE_fu_608_fifo_SA_O_0_0_2_din;
wire    grp_PE_fu_608_fifo_SA_O_0_0_2_write;
wire   [31:0] grp_PE_fu_608_fifo_SA_O_0_0_3_din;
wire    grp_PE_fu_608_fifo_SA_O_0_0_3_write;
reg    grp_PE_fu_278_ap_start_reg;
reg    ap_block_state1_ignore_call107;
wire    ap_CS_fsm_state2;
reg    grp_PE_fu_300_ap_start_reg;
reg    ap_block_state1_ignore_call108;
reg    grp_PE_fu_322_ap_start_reg;
reg    ap_block_state1_ignore_call109;
reg    grp_PE_fu_344_ap_start_reg;
reg    ap_block_state1_ignore_call110;
reg    grp_PE_fu_366_ap_start_reg;
reg    ap_block_state1_ignore_call111;
reg    grp_PE_fu_388_ap_start_reg;
reg    ap_block_state1_ignore_call112;
reg    grp_PE_fu_410_ap_start_reg;
reg    ap_block_state1_ignore_call113;
reg    grp_PE_fu_432_ap_start_reg;
reg    ap_block_state1_ignore_call114;
reg    grp_PE_fu_454_ap_start_reg;
reg    ap_block_state1_ignore_call115;
reg    grp_PE_fu_476_ap_start_reg;
reg    ap_block_state1_ignore_call116;
reg    grp_PE_fu_498_ap_start_reg;
reg    ap_block_state1_ignore_call117;
reg    grp_PE_fu_520_ap_start_reg;
reg    ap_block_state1_ignore_call118;
reg    grp_PE_fu_542_ap_start_reg;
reg    ap_block_state1_ignore_call119;
reg    grp_PE_fu_564_ap_start_reg;
reg    ap_block_state1_ignore_call120;
reg    grp_PE_fu_586_ap_start_reg;
reg    ap_block_state1_ignore_call121;
reg    grp_PE_fu_608_ap_start_reg;
reg    ap_block_state1_ignore_call122;
reg    ap_block_state2_on_subcall_done;
reg   [1:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
reg    ap_ST_fsm_state2_blk;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_done_reg = 1'b0;
#0 ap_CS_fsm = 2'd1;
#0 grp_PE_fu_278_ap_start_reg = 1'b0;
#0 grp_PE_fu_300_ap_start_reg = 1'b0;
#0 grp_PE_fu_322_ap_start_reg = 1'b0;
#0 grp_PE_fu_344_ap_start_reg = 1'b0;
#0 grp_PE_fu_366_ap_start_reg = 1'b0;
#0 grp_PE_fu_388_ap_start_reg = 1'b0;
#0 grp_PE_fu_410_ap_start_reg = 1'b0;
#0 grp_PE_fu_432_ap_start_reg = 1'b0;
#0 grp_PE_fu_454_ap_start_reg = 1'b0;
#0 grp_PE_fu_476_ap_start_reg = 1'b0;
#0 grp_PE_fu_498_ap_start_reg = 1'b0;
#0 grp_PE_fu_520_ap_start_reg = 1'b0;
#0 grp_PE_fu_542_ap_start_reg = 1'b0;
#0 grp_PE_fu_564_ap_start_reg = 1'b0;
#0 grp_PE_fu_586_ap_start_reg = 1'b0;
#0 grp_PE_fu_608_ap_start_reg = 1'b0;
end

top_PE grp_PE_fu_278(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_PE_fu_278_ap_start),
    .ap_done(grp_PE_fu_278_ap_done),
    .ap_idle(grp_PE_fu_278_ap_idle),
    .ap_ready(grp_PE_fu_278_ap_ready),
    .fifo_SA_A_0_0_dout(fifo_SA_A_dout),
    .fifo_SA_A_0_0_num_data_valid(3'd0),
    .fifo_SA_A_0_0_fifo_cap(3'd0),
    .fifo_SA_A_0_0_empty_n(fifo_SA_A_empty_n),
    .fifo_SA_A_0_0_read(grp_PE_fu_278_fifo_SA_A_0_0_read),
    .fifo_SA_W_0_0_dout(fifo_SA_W_dout),
    .fifo_SA_W_0_0_num_data_valid(4'd0),
    .fifo_SA_W_0_0_fifo_cap(4'd0),
    .fifo_SA_W_0_0_empty_n(fifo_SA_W_empty_n),
    .fifo_SA_W_0_0_read(grp_PE_fu_278_fifo_SA_W_0_0_read),
    .fifo_SA_O_0_0_0_din(grp_PE_fu_278_fifo_SA_O_0_0_0_din),
    .fifo_SA_O_0_0_0_num_data_valid(5'd0),
    .fifo_SA_O_0_0_0_fifo_cap(5'd0),
    .fifo_SA_O_0_0_0_full_n(fifo_SA_O_full_n),
    .fifo_SA_O_0_0_0_write(grp_PE_fu_278_fifo_SA_O_0_0_0_write),
    .fifo_SA_O_0_0_1_din(grp_PE_fu_278_fifo_SA_O_0_0_1_din),
    .fifo_SA_O_0_0_1_num_data_valid(5'd0),
    .fifo_SA_O_0_0_1_fifo_cap(5'd0),
    .fifo_SA_O_0_0_1_full_n(fifo_SA_O_1_full_n),
    .fifo_SA_O_0_0_1_write(grp_PE_fu_278_fifo_SA_O_0_0_1_write),
    .fifo_SA_O_0_0_2_din(grp_PE_fu_278_fifo_SA_O_0_0_2_din),
    .fifo_SA_O_0_0_2_num_data_valid(5'd0),
    .fifo_SA_O_0_0_2_fifo_cap(5'd0),
    .fifo_SA_O_0_0_2_full_n(fifo_SA_O_2_full_n),
    .fifo_SA_O_0_0_2_write(grp_PE_fu_278_fifo_SA_O_0_0_2_write),
    .fifo_SA_O_0_0_3_din(grp_PE_fu_278_fifo_SA_O_0_0_3_din),
    .fifo_SA_O_0_0_3_num_data_valid(5'd0),
    .fifo_SA_O_0_0_3_fifo_cap(5'd0),
    .fifo_SA_O_0_0_3_full_n(fifo_SA_O_3_full_n),
    .fifo_SA_O_0_0_3_write(grp_PE_fu_278_fifo_SA_O_0_0_3_write),
    .num(p_read),
    .num_a_sa(num_a_sa_reg_670),
    .mode(mode_12_reg_650)
);

top_PE grp_PE_fu_300(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_PE_fu_300_ap_start),
    .ap_done(grp_PE_fu_300_ap_done),
    .ap_idle(grp_PE_fu_300_ap_idle),
    .ap_ready(grp_PE_fu_300_ap_ready),
    .fifo_SA_A_0_0_dout(fifo_SA_A_1_dout),
    .fifo_SA_A_0_0_num_data_valid(3'd0),
    .fifo_SA_A_0_0_fifo_cap(3'd0),
    .fifo_SA_A_0_0_empty_n(fifo_SA_A_1_empty_n),
    .fifo_SA_A_0_0_read(grp_PE_fu_300_fifo_SA_A_0_0_read),
    .fifo_SA_W_0_0_dout(fifo_SA_W_1_dout),
    .fifo_SA_W_0_0_num_data_valid(4'd0),
    .fifo_SA_W_0_0_fifo_cap(4'd0),
    .fifo_SA_W_0_0_empty_n(fifo_SA_W_1_empty_n),
    .fifo_SA_W_0_0_read(grp_PE_fu_300_fifo_SA_W_0_0_read),
    .fifo_SA_O_0_0_0_din(grp_PE_fu_300_fifo_SA_O_0_0_0_din),
    .fifo_SA_O_0_0_0_num_data_valid(5'd0),
    .fifo_SA_O_0_0_0_fifo_cap(5'd0),
    .fifo_SA_O_0_0_0_full_n(fifo_SA_O_4_full_n),
    .fifo_SA_O_0_0_0_write(grp_PE_fu_300_fifo_SA_O_0_0_0_write),
    .fifo_SA_O_0_0_1_din(grp_PE_fu_300_fifo_SA_O_0_0_1_din),
    .fifo_SA_O_0_0_1_num_data_valid(5'd0),
    .fifo_SA_O_0_0_1_fifo_cap(5'd0),
    .fifo_SA_O_0_0_1_full_n(fifo_SA_O_5_full_n),
    .fifo_SA_O_0_0_1_write(grp_PE_fu_300_fifo_SA_O_0_0_1_write),
    .fifo_SA_O_0_0_2_din(grp_PE_fu_300_fifo_SA_O_0_0_2_din),
    .fifo_SA_O_0_0_2_num_data_valid(5'd0),
    .fifo_SA_O_0_0_2_fifo_cap(5'd0),
    .fifo_SA_O_0_0_2_full_n(fifo_SA_O_6_full_n),
    .fifo_SA_O_0_0_2_write(grp_PE_fu_300_fifo_SA_O_0_0_2_write),
    .fifo_SA_O_0_0_3_din(grp_PE_fu_300_fifo_SA_O_0_0_3_din),
    .fifo_SA_O_0_0_3_num_data_valid(5'd0),
    .fifo_SA_O_0_0_3_fifo_cap(5'd0),
    .fifo_SA_O_0_0_3_full_n(fifo_SA_O_7_full_n),
    .fifo_SA_O_0_0_3_write(grp_PE_fu_300_fifo_SA_O_0_0_3_write),
    .num(p_read),
    .num_a_sa(num_a_sa_reg_670),
    .mode(mode_12_reg_650)
);

top_PE grp_PE_fu_322(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_PE_fu_322_ap_start),
    .ap_done(grp_PE_fu_322_ap_done),
    .ap_idle(grp_PE_fu_322_ap_idle),
    .ap_ready(grp_PE_fu_322_ap_ready),
    .fifo_SA_A_0_0_dout(fifo_SA_A_2_dout),
    .fifo_SA_A_0_0_num_data_valid(3'd0),
    .fifo_SA_A_0_0_fifo_cap(3'd0),
    .fifo_SA_A_0_0_empty_n(fifo_SA_A_2_empty_n),
    .fifo_SA_A_0_0_read(grp_PE_fu_322_fifo_SA_A_0_0_read),
    .fifo_SA_W_0_0_dout(fifo_SA_W_2_dout),
    .fifo_SA_W_0_0_num_data_valid(4'd0),
    .fifo_SA_W_0_0_fifo_cap(4'd0),
    .fifo_SA_W_0_0_empty_n(fifo_SA_W_2_empty_n),
    .fifo_SA_W_0_0_read(grp_PE_fu_322_fifo_SA_W_0_0_read),
    .fifo_SA_O_0_0_0_din(grp_PE_fu_322_fifo_SA_O_0_0_0_din),
    .fifo_SA_O_0_0_0_num_data_valid(5'd0),
    .fifo_SA_O_0_0_0_fifo_cap(5'd0),
    .fifo_SA_O_0_0_0_full_n(fifo_SA_O_8_full_n),
    .fifo_SA_O_0_0_0_write(grp_PE_fu_322_fifo_SA_O_0_0_0_write),
    .fifo_SA_O_0_0_1_din(grp_PE_fu_322_fifo_SA_O_0_0_1_din),
    .fifo_SA_O_0_0_1_num_data_valid(5'd0),
    .fifo_SA_O_0_0_1_fifo_cap(5'd0),
    .fifo_SA_O_0_0_1_full_n(fifo_SA_O_9_full_n),
    .fifo_SA_O_0_0_1_write(grp_PE_fu_322_fifo_SA_O_0_0_1_write),
    .fifo_SA_O_0_0_2_din(grp_PE_fu_322_fifo_SA_O_0_0_2_din),
    .fifo_SA_O_0_0_2_num_data_valid(5'd0),
    .fifo_SA_O_0_0_2_fifo_cap(5'd0),
    .fifo_SA_O_0_0_2_full_n(fifo_SA_O_10_full_n),
    .fifo_SA_O_0_0_2_write(grp_PE_fu_322_fifo_SA_O_0_0_2_write),
    .fifo_SA_O_0_0_3_din(grp_PE_fu_322_fifo_SA_O_0_0_3_din),
    .fifo_SA_O_0_0_3_num_data_valid(5'd0),
    .fifo_SA_O_0_0_3_fifo_cap(5'd0),
    .fifo_SA_O_0_0_3_full_n(fifo_SA_O_11_full_n),
    .fifo_SA_O_0_0_3_write(grp_PE_fu_322_fifo_SA_O_0_0_3_write),
    .num(p_read),
    .num_a_sa(num_a_sa_reg_670),
    .mode(mode_12_reg_650)
);

top_PE grp_PE_fu_344(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_PE_fu_344_ap_start),
    .ap_done(grp_PE_fu_344_ap_done),
    .ap_idle(grp_PE_fu_344_ap_idle),
    .ap_ready(grp_PE_fu_344_ap_ready),
    .fifo_SA_A_0_0_dout(fifo_SA_A_3_dout),
    .fifo_SA_A_0_0_num_data_valid(3'd0),
    .fifo_SA_A_0_0_fifo_cap(3'd0),
    .fifo_SA_A_0_0_empty_n(fifo_SA_A_3_empty_n),
    .fifo_SA_A_0_0_read(grp_PE_fu_344_fifo_SA_A_0_0_read),
    .fifo_SA_W_0_0_dout(fifo_SA_W_3_dout),
    .fifo_SA_W_0_0_num_data_valid(4'd0),
    .fifo_SA_W_0_0_fifo_cap(4'd0),
    .fifo_SA_W_0_0_empty_n(fifo_SA_W_3_empty_n),
    .fifo_SA_W_0_0_read(grp_PE_fu_344_fifo_SA_W_0_0_read),
    .fifo_SA_O_0_0_0_din(grp_PE_fu_344_fifo_SA_O_0_0_0_din),
    .fifo_SA_O_0_0_0_num_data_valid(5'd0),
    .fifo_SA_O_0_0_0_fifo_cap(5'd0),
    .fifo_SA_O_0_0_0_full_n(fifo_SA_O_12_full_n),
    .fifo_SA_O_0_0_0_write(grp_PE_fu_344_fifo_SA_O_0_0_0_write),
    .fifo_SA_O_0_0_1_din(grp_PE_fu_344_fifo_SA_O_0_0_1_din),
    .fifo_SA_O_0_0_1_num_data_valid(5'd0),
    .fifo_SA_O_0_0_1_fifo_cap(5'd0),
    .fifo_SA_O_0_0_1_full_n(fifo_SA_O_13_full_n),
    .fifo_SA_O_0_0_1_write(grp_PE_fu_344_fifo_SA_O_0_0_1_write),
    .fifo_SA_O_0_0_2_din(grp_PE_fu_344_fifo_SA_O_0_0_2_din),
    .fifo_SA_O_0_0_2_num_data_valid(5'd0),
    .fifo_SA_O_0_0_2_fifo_cap(5'd0),
    .fifo_SA_O_0_0_2_full_n(fifo_SA_O_14_full_n),
    .fifo_SA_O_0_0_2_write(grp_PE_fu_344_fifo_SA_O_0_0_2_write),
    .fifo_SA_O_0_0_3_din(grp_PE_fu_344_fifo_SA_O_0_0_3_din),
    .fifo_SA_O_0_0_3_num_data_valid(5'd0),
    .fifo_SA_O_0_0_3_fifo_cap(5'd0),
    .fifo_SA_O_0_0_3_full_n(fifo_SA_O_15_full_n),
    .fifo_SA_O_0_0_3_write(grp_PE_fu_344_fifo_SA_O_0_0_3_write),
    .num(p_read),
    .num_a_sa(num_a_sa_reg_670),
    .mode(mode_12_reg_650)
);

top_PE grp_PE_fu_366(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_PE_fu_366_ap_start),
    .ap_done(grp_PE_fu_366_ap_done),
    .ap_idle(grp_PE_fu_366_ap_idle),
    .ap_ready(grp_PE_fu_366_ap_ready),
    .fifo_SA_A_0_0_dout(fifo_SA_A_4_dout),
    .fifo_SA_A_0_0_num_data_valid(3'd0),
    .fifo_SA_A_0_0_fifo_cap(3'd0),
    .fifo_SA_A_0_0_empty_n(fifo_SA_A_4_empty_n),
    .fifo_SA_A_0_0_read(grp_PE_fu_366_fifo_SA_A_0_0_read),
    .fifo_SA_W_0_0_dout(fifo_SA_W_4_dout),
    .fifo_SA_W_0_0_num_data_valid(4'd0),
    .fifo_SA_W_0_0_fifo_cap(4'd0),
    .fifo_SA_W_0_0_empty_n(fifo_SA_W_4_empty_n),
    .fifo_SA_W_0_0_read(grp_PE_fu_366_fifo_SA_W_0_0_read),
    .fifo_SA_O_0_0_0_din(grp_PE_fu_366_fifo_SA_O_0_0_0_din),
    .fifo_SA_O_0_0_0_num_data_valid(5'd0),
    .fifo_SA_O_0_0_0_fifo_cap(5'd0),
    .fifo_SA_O_0_0_0_full_n(fifo_SA_O_16_full_n),
    .fifo_SA_O_0_0_0_write(grp_PE_fu_366_fifo_SA_O_0_0_0_write),
    .fifo_SA_O_0_0_1_din(grp_PE_fu_366_fifo_SA_O_0_0_1_din),
    .fifo_SA_O_0_0_1_num_data_valid(5'd0),
    .fifo_SA_O_0_0_1_fifo_cap(5'd0),
    .fifo_SA_O_0_0_1_full_n(fifo_SA_O_17_full_n),
    .fifo_SA_O_0_0_1_write(grp_PE_fu_366_fifo_SA_O_0_0_1_write),
    .fifo_SA_O_0_0_2_din(grp_PE_fu_366_fifo_SA_O_0_0_2_din),
    .fifo_SA_O_0_0_2_num_data_valid(5'd0),
    .fifo_SA_O_0_0_2_fifo_cap(5'd0),
    .fifo_SA_O_0_0_2_full_n(fifo_SA_O_18_full_n),
    .fifo_SA_O_0_0_2_write(grp_PE_fu_366_fifo_SA_O_0_0_2_write),
    .fifo_SA_O_0_0_3_din(grp_PE_fu_366_fifo_SA_O_0_0_3_din),
    .fifo_SA_O_0_0_3_num_data_valid(5'd0),
    .fifo_SA_O_0_0_3_fifo_cap(5'd0),
    .fifo_SA_O_0_0_3_full_n(fifo_SA_O_19_full_n),
    .fifo_SA_O_0_0_3_write(grp_PE_fu_366_fifo_SA_O_0_0_3_write),
    .num(p_read),
    .num_a_sa(num_a_sa_reg_670),
    .mode(mode_12_reg_650)
);

top_PE grp_PE_fu_388(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_PE_fu_388_ap_start),
    .ap_done(grp_PE_fu_388_ap_done),
    .ap_idle(grp_PE_fu_388_ap_idle),
    .ap_ready(grp_PE_fu_388_ap_ready),
    .fifo_SA_A_0_0_dout(fifo_SA_A_5_dout),
    .fifo_SA_A_0_0_num_data_valid(3'd0),
    .fifo_SA_A_0_0_fifo_cap(3'd0),
    .fifo_SA_A_0_0_empty_n(fifo_SA_A_5_empty_n),
    .fifo_SA_A_0_0_read(grp_PE_fu_388_fifo_SA_A_0_0_read),
    .fifo_SA_W_0_0_dout(fifo_SA_W_5_dout),
    .fifo_SA_W_0_0_num_data_valid(4'd0),
    .fifo_SA_W_0_0_fifo_cap(4'd0),
    .fifo_SA_W_0_0_empty_n(fifo_SA_W_5_empty_n),
    .fifo_SA_W_0_0_read(grp_PE_fu_388_fifo_SA_W_0_0_read),
    .fifo_SA_O_0_0_0_din(grp_PE_fu_388_fifo_SA_O_0_0_0_din),
    .fifo_SA_O_0_0_0_num_data_valid(5'd0),
    .fifo_SA_O_0_0_0_fifo_cap(5'd0),
    .fifo_SA_O_0_0_0_full_n(fifo_SA_O_20_full_n),
    .fifo_SA_O_0_0_0_write(grp_PE_fu_388_fifo_SA_O_0_0_0_write),
    .fifo_SA_O_0_0_1_din(grp_PE_fu_388_fifo_SA_O_0_0_1_din),
    .fifo_SA_O_0_0_1_num_data_valid(5'd0),
    .fifo_SA_O_0_0_1_fifo_cap(5'd0),
    .fifo_SA_O_0_0_1_full_n(fifo_SA_O_21_full_n),
    .fifo_SA_O_0_0_1_write(grp_PE_fu_388_fifo_SA_O_0_0_1_write),
    .fifo_SA_O_0_0_2_din(grp_PE_fu_388_fifo_SA_O_0_0_2_din),
    .fifo_SA_O_0_0_2_num_data_valid(5'd0),
    .fifo_SA_O_0_0_2_fifo_cap(5'd0),
    .fifo_SA_O_0_0_2_full_n(fifo_SA_O_22_full_n),
    .fifo_SA_O_0_0_2_write(grp_PE_fu_388_fifo_SA_O_0_0_2_write),
    .fifo_SA_O_0_0_3_din(grp_PE_fu_388_fifo_SA_O_0_0_3_din),
    .fifo_SA_O_0_0_3_num_data_valid(5'd0),
    .fifo_SA_O_0_0_3_fifo_cap(5'd0),
    .fifo_SA_O_0_0_3_full_n(fifo_SA_O_23_full_n),
    .fifo_SA_O_0_0_3_write(grp_PE_fu_388_fifo_SA_O_0_0_3_write),
    .num(p_read),
    .num_a_sa(num_a_sa_reg_670),
    .mode(mode_12_reg_650)
);

top_PE grp_PE_fu_410(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_PE_fu_410_ap_start),
    .ap_done(grp_PE_fu_410_ap_done),
    .ap_idle(grp_PE_fu_410_ap_idle),
    .ap_ready(grp_PE_fu_410_ap_ready),
    .fifo_SA_A_0_0_dout(fifo_SA_A_6_dout),
    .fifo_SA_A_0_0_num_data_valid(3'd0),
    .fifo_SA_A_0_0_fifo_cap(3'd0),
    .fifo_SA_A_0_0_empty_n(fifo_SA_A_6_empty_n),
    .fifo_SA_A_0_0_read(grp_PE_fu_410_fifo_SA_A_0_0_read),
    .fifo_SA_W_0_0_dout(fifo_SA_W_6_dout),
    .fifo_SA_W_0_0_num_data_valid(4'd0),
    .fifo_SA_W_0_0_fifo_cap(4'd0),
    .fifo_SA_W_0_0_empty_n(fifo_SA_W_6_empty_n),
    .fifo_SA_W_0_0_read(grp_PE_fu_410_fifo_SA_W_0_0_read),
    .fifo_SA_O_0_0_0_din(grp_PE_fu_410_fifo_SA_O_0_0_0_din),
    .fifo_SA_O_0_0_0_num_data_valid(5'd0),
    .fifo_SA_O_0_0_0_fifo_cap(5'd0),
    .fifo_SA_O_0_0_0_full_n(fifo_SA_O_24_full_n),
    .fifo_SA_O_0_0_0_write(grp_PE_fu_410_fifo_SA_O_0_0_0_write),
    .fifo_SA_O_0_0_1_din(grp_PE_fu_410_fifo_SA_O_0_0_1_din),
    .fifo_SA_O_0_0_1_num_data_valid(5'd0),
    .fifo_SA_O_0_0_1_fifo_cap(5'd0),
    .fifo_SA_O_0_0_1_full_n(fifo_SA_O_25_full_n),
    .fifo_SA_O_0_0_1_write(grp_PE_fu_410_fifo_SA_O_0_0_1_write),
    .fifo_SA_O_0_0_2_din(grp_PE_fu_410_fifo_SA_O_0_0_2_din),
    .fifo_SA_O_0_0_2_num_data_valid(5'd0),
    .fifo_SA_O_0_0_2_fifo_cap(5'd0),
    .fifo_SA_O_0_0_2_full_n(fifo_SA_O_26_full_n),
    .fifo_SA_O_0_0_2_write(grp_PE_fu_410_fifo_SA_O_0_0_2_write),
    .fifo_SA_O_0_0_3_din(grp_PE_fu_410_fifo_SA_O_0_0_3_din),
    .fifo_SA_O_0_0_3_num_data_valid(5'd0),
    .fifo_SA_O_0_0_3_fifo_cap(5'd0),
    .fifo_SA_O_0_0_3_full_n(fifo_SA_O_27_full_n),
    .fifo_SA_O_0_0_3_write(grp_PE_fu_410_fifo_SA_O_0_0_3_write),
    .num(p_read),
    .num_a_sa(num_a_sa_reg_670),
    .mode(mode_12_reg_650)
);

top_PE grp_PE_fu_432(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_PE_fu_432_ap_start),
    .ap_done(grp_PE_fu_432_ap_done),
    .ap_idle(grp_PE_fu_432_ap_idle),
    .ap_ready(grp_PE_fu_432_ap_ready),
    .fifo_SA_A_0_0_dout(fifo_SA_A_7_dout),
    .fifo_SA_A_0_0_num_data_valid(3'd0),
    .fifo_SA_A_0_0_fifo_cap(3'd0),
    .fifo_SA_A_0_0_empty_n(fifo_SA_A_7_empty_n),
    .fifo_SA_A_0_0_read(grp_PE_fu_432_fifo_SA_A_0_0_read),
    .fifo_SA_W_0_0_dout(fifo_SA_W_7_dout),
    .fifo_SA_W_0_0_num_data_valid(4'd0),
    .fifo_SA_W_0_0_fifo_cap(4'd0),
    .fifo_SA_W_0_0_empty_n(fifo_SA_W_7_empty_n),
    .fifo_SA_W_0_0_read(grp_PE_fu_432_fifo_SA_W_0_0_read),
    .fifo_SA_O_0_0_0_din(grp_PE_fu_432_fifo_SA_O_0_0_0_din),
    .fifo_SA_O_0_0_0_num_data_valid(5'd0),
    .fifo_SA_O_0_0_0_fifo_cap(5'd0),
    .fifo_SA_O_0_0_0_full_n(fifo_SA_O_28_full_n),
    .fifo_SA_O_0_0_0_write(grp_PE_fu_432_fifo_SA_O_0_0_0_write),
    .fifo_SA_O_0_0_1_din(grp_PE_fu_432_fifo_SA_O_0_0_1_din),
    .fifo_SA_O_0_0_1_num_data_valid(5'd0),
    .fifo_SA_O_0_0_1_fifo_cap(5'd0),
    .fifo_SA_O_0_0_1_full_n(fifo_SA_O_29_full_n),
    .fifo_SA_O_0_0_1_write(grp_PE_fu_432_fifo_SA_O_0_0_1_write),
    .fifo_SA_O_0_0_2_din(grp_PE_fu_432_fifo_SA_O_0_0_2_din),
    .fifo_SA_O_0_0_2_num_data_valid(5'd0),
    .fifo_SA_O_0_0_2_fifo_cap(5'd0),
    .fifo_SA_O_0_0_2_full_n(fifo_SA_O_30_full_n),
    .fifo_SA_O_0_0_2_write(grp_PE_fu_432_fifo_SA_O_0_0_2_write),
    .fifo_SA_O_0_0_3_din(grp_PE_fu_432_fifo_SA_O_0_0_3_din),
    .fifo_SA_O_0_0_3_num_data_valid(5'd0),
    .fifo_SA_O_0_0_3_fifo_cap(5'd0),
    .fifo_SA_O_0_0_3_full_n(fifo_SA_O_31_full_n),
    .fifo_SA_O_0_0_3_write(grp_PE_fu_432_fifo_SA_O_0_0_3_write),
    .num(p_read),
    .num_a_sa(num_a_sa_reg_670),
    .mode(mode_12_reg_650)
);

top_PE grp_PE_fu_454(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_PE_fu_454_ap_start),
    .ap_done(grp_PE_fu_454_ap_done),
    .ap_idle(grp_PE_fu_454_ap_idle),
    .ap_ready(grp_PE_fu_454_ap_ready),
    .fifo_SA_A_0_0_dout(fifo_SA_A_8_dout),
    .fifo_SA_A_0_0_num_data_valid(3'd0),
    .fifo_SA_A_0_0_fifo_cap(3'd0),
    .fifo_SA_A_0_0_empty_n(fifo_SA_A_8_empty_n),
    .fifo_SA_A_0_0_read(grp_PE_fu_454_fifo_SA_A_0_0_read),
    .fifo_SA_W_0_0_dout(fifo_SA_W_8_dout),
    .fifo_SA_W_0_0_num_data_valid(4'd0),
    .fifo_SA_W_0_0_fifo_cap(4'd0),
    .fifo_SA_W_0_0_empty_n(fifo_SA_W_8_empty_n),
    .fifo_SA_W_0_0_read(grp_PE_fu_454_fifo_SA_W_0_0_read),
    .fifo_SA_O_0_0_0_din(grp_PE_fu_454_fifo_SA_O_0_0_0_din),
    .fifo_SA_O_0_0_0_num_data_valid(5'd0),
    .fifo_SA_O_0_0_0_fifo_cap(5'd0),
    .fifo_SA_O_0_0_0_full_n(fifo_SA_O_32_full_n),
    .fifo_SA_O_0_0_0_write(grp_PE_fu_454_fifo_SA_O_0_0_0_write),
    .fifo_SA_O_0_0_1_din(grp_PE_fu_454_fifo_SA_O_0_0_1_din),
    .fifo_SA_O_0_0_1_num_data_valid(5'd0),
    .fifo_SA_O_0_0_1_fifo_cap(5'd0),
    .fifo_SA_O_0_0_1_full_n(fifo_SA_O_33_full_n),
    .fifo_SA_O_0_0_1_write(grp_PE_fu_454_fifo_SA_O_0_0_1_write),
    .fifo_SA_O_0_0_2_din(grp_PE_fu_454_fifo_SA_O_0_0_2_din),
    .fifo_SA_O_0_0_2_num_data_valid(5'd0),
    .fifo_SA_O_0_0_2_fifo_cap(5'd0),
    .fifo_SA_O_0_0_2_full_n(fifo_SA_O_34_full_n),
    .fifo_SA_O_0_0_2_write(grp_PE_fu_454_fifo_SA_O_0_0_2_write),
    .fifo_SA_O_0_0_3_din(grp_PE_fu_454_fifo_SA_O_0_0_3_din),
    .fifo_SA_O_0_0_3_num_data_valid(5'd0),
    .fifo_SA_O_0_0_3_fifo_cap(5'd0),
    .fifo_SA_O_0_0_3_full_n(fifo_SA_O_35_full_n),
    .fifo_SA_O_0_0_3_write(grp_PE_fu_454_fifo_SA_O_0_0_3_write),
    .num(p_read),
    .num_a_sa(num_a_sa_reg_670),
    .mode(mode_12_reg_650)
);

top_PE grp_PE_fu_476(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_PE_fu_476_ap_start),
    .ap_done(grp_PE_fu_476_ap_done),
    .ap_idle(grp_PE_fu_476_ap_idle),
    .ap_ready(grp_PE_fu_476_ap_ready),
    .fifo_SA_A_0_0_dout(fifo_SA_A_9_dout),
    .fifo_SA_A_0_0_num_data_valid(3'd0),
    .fifo_SA_A_0_0_fifo_cap(3'd0),
    .fifo_SA_A_0_0_empty_n(fifo_SA_A_9_empty_n),
    .fifo_SA_A_0_0_read(grp_PE_fu_476_fifo_SA_A_0_0_read),
    .fifo_SA_W_0_0_dout(fifo_SA_W_9_dout),
    .fifo_SA_W_0_0_num_data_valid(4'd0),
    .fifo_SA_W_0_0_fifo_cap(4'd0),
    .fifo_SA_W_0_0_empty_n(fifo_SA_W_9_empty_n),
    .fifo_SA_W_0_0_read(grp_PE_fu_476_fifo_SA_W_0_0_read),
    .fifo_SA_O_0_0_0_din(grp_PE_fu_476_fifo_SA_O_0_0_0_din),
    .fifo_SA_O_0_0_0_num_data_valid(5'd0),
    .fifo_SA_O_0_0_0_fifo_cap(5'd0),
    .fifo_SA_O_0_0_0_full_n(fifo_SA_O_36_full_n),
    .fifo_SA_O_0_0_0_write(grp_PE_fu_476_fifo_SA_O_0_0_0_write),
    .fifo_SA_O_0_0_1_din(grp_PE_fu_476_fifo_SA_O_0_0_1_din),
    .fifo_SA_O_0_0_1_num_data_valid(5'd0),
    .fifo_SA_O_0_0_1_fifo_cap(5'd0),
    .fifo_SA_O_0_0_1_full_n(fifo_SA_O_37_full_n),
    .fifo_SA_O_0_0_1_write(grp_PE_fu_476_fifo_SA_O_0_0_1_write),
    .fifo_SA_O_0_0_2_din(grp_PE_fu_476_fifo_SA_O_0_0_2_din),
    .fifo_SA_O_0_0_2_num_data_valid(5'd0),
    .fifo_SA_O_0_0_2_fifo_cap(5'd0),
    .fifo_SA_O_0_0_2_full_n(fifo_SA_O_38_full_n),
    .fifo_SA_O_0_0_2_write(grp_PE_fu_476_fifo_SA_O_0_0_2_write),
    .fifo_SA_O_0_0_3_din(grp_PE_fu_476_fifo_SA_O_0_0_3_din),
    .fifo_SA_O_0_0_3_num_data_valid(5'd0),
    .fifo_SA_O_0_0_3_fifo_cap(5'd0),
    .fifo_SA_O_0_0_3_full_n(fifo_SA_O_39_full_n),
    .fifo_SA_O_0_0_3_write(grp_PE_fu_476_fifo_SA_O_0_0_3_write),
    .num(p_read),
    .num_a_sa(num_a_sa_reg_670),
    .mode(mode_12_reg_650)
);

top_PE grp_PE_fu_498(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_PE_fu_498_ap_start),
    .ap_done(grp_PE_fu_498_ap_done),
    .ap_idle(grp_PE_fu_498_ap_idle),
    .ap_ready(grp_PE_fu_498_ap_ready),
    .fifo_SA_A_0_0_dout(fifo_SA_A_10_dout),
    .fifo_SA_A_0_0_num_data_valid(3'd0),
    .fifo_SA_A_0_0_fifo_cap(3'd0),
    .fifo_SA_A_0_0_empty_n(fifo_SA_A_10_empty_n),
    .fifo_SA_A_0_0_read(grp_PE_fu_498_fifo_SA_A_0_0_read),
    .fifo_SA_W_0_0_dout(fifo_SA_W_10_dout),
    .fifo_SA_W_0_0_num_data_valid(4'd0),
    .fifo_SA_W_0_0_fifo_cap(4'd0),
    .fifo_SA_W_0_0_empty_n(fifo_SA_W_10_empty_n),
    .fifo_SA_W_0_0_read(grp_PE_fu_498_fifo_SA_W_0_0_read),
    .fifo_SA_O_0_0_0_din(grp_PE_fu_498_fifo_SA_O_0_0_0_din),
    .fifo_SA_O_0_0_0_num_data_valid(5'd0),
    .fifo_SA_O_0_0_0_fifo_cap(5'd0),
    .fifo_SA_O_0_0_0_full_n(fifo_SA_O_40_full_n),
    .fifo_SA_O_0_0_0_write(grp_PE_fu_498_fifo_SA_O_0_0_0_write),
    .fifo_SA_O_0_0_1_din(grp_PE_fu_498_fifo_SA_O_0_0_1_din),
    .fifo_SA_O_0_0_1_num_data_valid(5'd0),
    .fifo_SA_O_0_0_1_fifo_cap(5'd0),
    .fifo_SA_O_0_0_1_full_n(fifo_SA_O_41_full_n),
    .fifo_SA_O_0_0_1_write(grp_PE_fu_498_fifo_SA_O_0_0_1_write),
    .fifo_SA_O_0_0_2_din(grp_PE_fu_498_fifo_SA_O_0_0_2_din),
    .fifo_SA_O_0_0_2_num_data_valid(5'd0),
    .fifo_SA_O_0_0_2_fifo_cap(5'd0),
    .fifo_SA_O_0_0_2_full_n(fifo_SA_O_42_full_n),
    .fifo_SA_O_0_0_2_write(grp_PE_fu_498_fifo_SA_O_0_0_2_write),
    .fifo_SA_O_0_0_3_din(grp_PE_fu_498_fifo_SA_O_0_0_3_din),
    .fifo_SA_O_0_0_3_num_data_valid(5'd0),
    .fifo_SA_O_0_0_3_fifo_cap(5'd0),
    .fifo_SA_O_0_0_3_full_n(fifo_SA_O_43_full_n),
    .fifo_SA_O_0_0_3_write(grp_PE_fu_498_fifo_SA_O_0_0_3_write),
    .num(p_read),
    .num_a_sa(num_a_sa_reg_670),
    .mode(mode_12_reg_650)
);

top_PE grp_PE_fu_520(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_PE_fu_520_ap_start),
    .ap_done(grp_PE_fu_520_ap_done),
    .ap_idle(grp_PE_fu_520_ap_idle),
    .ap_ready(grp_PE_fu_520_ap_ready),
    .fifo_SA_A_0_0_dout(fifo_SA_A_11_dout),
    .fifo_SA_A_0_0_num_data_valid(3'd0),
    .fifo_SA_A_0_0_fifo_cap(3'd0),
    .fifo_SA_A_0_0_empty_n(fifo_SA_A_11_empty_n),
    .fifo_SA_A_0_0_read(grp_PE_fu_520_fifo_SA_A_0_0_read),
    .fifo_SA_W_0_0_dout(fifo_SA_W_11_dout),
    .fifo_SA_W_0_0_num_data_valid(4'd0),
    .fifo_SA_W_0_0_fifo_cap(4'd0),
    .fifo_SA_W_0_0_empty_n(fifo_SA_W_11_empty_n),
    .fifo_SA_W_0_0_read(grp_PE_fu_520_fifo_SA_W_0_0_read),
    .fifo_SA_O_0_0_0_din(grp_PE_fu_520_fifo_SA_O_0_0_0_din),
    .fifo_SA_O_0_0_0_num_data_valid(5'd0),
    .fifo_SA_O_0_0_0_fifo_cap(5'd0),
    .fifo_SA_O_0_0_0_full_n(fifo_SA_O_44_full_n),
    .fifo_SA_O_0_0_0_write(grp_PE_fu_520_fifo_SA_O_0_0_0_write),
    .fifo_SA_O_0_0_1_din(grp_PE_fu_520_fifo_SA_O_0_0_1_din),
    .fifo_SA_O_0_0_1_num_data_valid(5'd0),
    .fifo_SA_O_0_0_1_fifo_cap(5'd0),
    .fifo_SA_O_0_0_1_full_n(fifo_SA_O_45_full_n),
    .fifo_SA_O_0_0_1_write(grp_PE_fu_520_fifo_SA_O_0_0_1_write),
    .fifo_SA_O_0_0_2_din(grp_PE_fu_520_fifo_SA_O_0_0_2_din),
    .fifo_SA_O_0_0_2_num_data_valid(5'd0),
    .fifo_SA_O_0_0_2_fifo_cap(5'd0),
    .fifo_SA_O_0_0_2_full_n(fifo_SA_O_46_full_n),
    .fifo_SA_O_0_0_2_write(grp_PE_fu_520_fifo_SA_O_0_0_2_write),
    .fifo_SA_O_0_0_3_din(grp_PE_fu_520_fifo_SA_O_0_0_3_din),
    .fifo_SA_O_0_0_3_num_data_valid(5'd0),
    .fifo_SA_O_0_0_3_fifo_cap(5'd0),
    .fifo_SA_O_0_0_3_full_n(fifo_SA_O_47_full_n),
    .fifo_SA_O_0_0_3_write(grp_PE_fu_520_fifo_SA_O_0_0_3_write),
    .num(p_read),
    .num_a_sa(num_a_sa_reg_670),
    .mode(mode_12_reg_650)
);

top_PE grp_PE_fu_542(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_PE_fu_542_ap_start),
    .ap_done(grp_PE_fu_542_ap_done),
    .ap_idle(grp_PE_fu_542_ap_idle),
    .ap_ready(grp_PE_fu_542_ap_ready),
    .fifo_SA_A_0_0_dout(fifo_SA_A_12_dout),
    .fifo_SA_A_0_0_num_data_valid(3'd0),
    .fifo_SA_A_0_0_fifo_cap(3'd0),
    .fifo_SA_A_0_0_empty_n(fifo_SA_A_12_empty_n),
    .fifo_SA_A_0_0_read(grp_PE_fu_542_fifo_SA_A_0_0_read),
    .fifo_SA_W_0_0_dout(fifo_SA_W_12_dout),
    .fifo_SA_W_0_0_num_data_valid(4'd0),
    .fifo_SA_W_0_0_fifo_cap(4'd0),
    .fifo_SA_W_0_0_empty_n(fifo_SA_W_12_empty_n),
    .fifo_SA_W_0_0_read(grp_PE_fu_542_fifo_SA_W_0_0_read),
    .fifo_SA_O_0_0_0_din(grp_PE_fu_542_fifo_SA_O_0_0_0_din),
    .fifo_SA_O_0_0_0_num_data_valid(5'd0),
    .fifo_SA_O_0_0_0_fifo_cap(5'd0),
    .fifo_SA_O_0_0_0_full_n(fifo_SA_O_48_full_n),
    .fifo_SA_O_0_0_0_write(grp_PE_fu_542_fifo_SA_O_0_0_0_write),
    .fifo_SA_O_0_0_1_din(grp_PE_fu_542_fifo_SA_O_0_0_1_din),
    .fifo_SA_O_0_0_1_num_data_valid(5'd0),
    .fifo_SA_O_0_0_1_fifo_cap(5'd0),
    .fifo_SA_O_0_0_1_full_n(fifo_SA_O_49_full_n),
    .fifo_SA_O_0_0_1_write(grp_PE_fu_542_fifo_SA_O_0_0_1_write),
    .fifo_SA_O_0_0_2_din(grp_PE_fu_542_fifo_SA_O_0_0_2_din),
    .fifo_SA_O_0_0_2_num_data_valid(5'd0),
    .fifo_SA_O_0_0_2_fifo_cap(5'd0),
    .fifo_SA_O_0_0_2_full_n(fifo_SA_O_50_full_n),
    .fifo_SA_O_0_0_2_write(grp_PE_fu_542_fifo_SA_O_0_0_2_write),
    .fifo_SA_O_0_0_3_din(grp_PE_fu_542_fifo_SA_O_0_0_3_din),
    .fifo_SA_O_0_0_3_num_data_valid(5'd0),
    .fifo_SA_O_0_0_3_fifo_cap(5'd0),
    .fifo_SA_O_0_0_3_full_n(fifo_SA_O_51_full_n),
    .fifo_SA_O_0_0_3_write(grp_PE_fu_542_fifo_SA_O_0_0_3_write),
    .num(p_read),
    .num_a_sa(num_a_sa_reg_670),
    .mode(mode_12_reg_650)
);

top_PE grp_PE_fu_564(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_PE_fu_564_ap_start),
    .ap_done(grp_PE_fu_564_ap_done),
    .ap_idle(grp_PE_fu_564_ap_idle),
    .ap_ready(grp_PE_fu_564_ap_ready),
    .fifo_SA_A_0_0_dout(fifo_SA_A_13_dout),
    .fifo_SA_A_0_0_num_data_valid(3'd0),
    .fifo_SA_A_0_0_fifo_cap(3'd0),
    .fifo_SA_A_0_0_empty_n(fifo_SA_A_13_empty_n),
    .fifo_SA_A_0_0_read(grp_PE_fu_564_fifo_SA_A_0_0_read),
    .fifo_SA_W_0_0_dout(fifo_SA_W_13_dout),
    .fifo_SA_W_0_0_num_data_valid(4'd0),
    .fifo_SA_W_0_0_fifo_cap(4'd0),
    .fifo_SA_W_0_0_empty_n(fifo_SA_W_13_empty_n),
    .fifo_SA_W_0_0_read(grp_PE_fu_564_fifo_SA_W_0_0_read),
    .fifo_SA_O_0_0_0_din(grp_PE_fu_564_fifo_SA_O_0_0_0_din),
    .fifo_SA_O_0_0_0_num_data_valid(5'd0),
    .fifo_SA_O_0_0_0_fifo_cap(5'd0),
    .fifo_SA_O_0_0_0_full_n(fifo_SA_O_52_full_n),
    .fifo_SA_O_0_0_0_write(grp_PE_fu_564_fifo_SA_O_0_0_0_write),
    .fifo_SA_O_0_0_1_din(grp_PE_fu_564_fifo_SA_O_0_0_1_din),
    .fifo_SA_O_0_0_1_num_data_valid(5'd0),
    .fifo_SA_O_0_0_1_fifo_cap(5'd0),
    .fifo_SA_O_0_0_1_full_n(fifo_SA_O_53_full_n),
    .fifo_SA_O_0_0_1_write(grp_PE_fu_564_fifo_SA_O_0_0_1_write),
    .fifo_SA_O_0_0_2_din(grp_PE_fu_564_fifo_SA_O_0_0_2_din),
    .fifo_SA_O_0_0_2_num_data_valid(5'd0),
    .fifo_SA_O_0_0_2_fifo_cap(5'd0),
    .fifo_SA_O_0_0_2_full_n(fifo_SA_O_54_full_n),
    .fifo_SA_O_0_0_2_write(grp_PE_fu_564_fifo_SA_O_0_0_2_write),
    .fifo_SA_O_0_0_3_din(grp_PE_fu_564_fifo_SA_O_0_0_3_din),
    .fifo_SA_O_0_0_3_num_data_valid(5'd0),
    .fifo_SA_O_0_0_3_fifo_cap(5'd0),
    .fifo_SA_O_0_0_3_full_n(fifo_SA_O_55_full_n),
    .fifo_SA_O_0_0_3_write(grp_PE_fu_564_fifo_SA_O_0_0_3_write),
    .num(p_read),
    .num_a_sa(num_a_sa_reg_670),
    .mode(mode_12_reg_650)
);

top_PE grp_PE_fu_586(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_PE_fu_586_ap_start),
    .ap_done(grp_PE_fu_586_ap_done),
    .ap_idle(grp_PE_fu_586_ap_idle),
    .ap_ready(grp_PE_fu_586_ap_ready),
    .fifo_SA_A_0_0_dout(fifo_SA_A_14_dout),
    .fifo_SA_A_0_0_num_data_valid(3'd0),
    .fifo_SA_A_0_0_fifo_cap(3'd0),
    .fifo_SA_A_0_0_empty_n(fifo_SA_A_14_empty_n),
    .fifo_SA_A_0_0_read(grp_PE_fu_586_fifo_SA_A_0_0_read),
    .fifo_SA_W_0_0_dout(fifo_SA_W_14_dout),
    .fifo_SA_W_0_0_num_data_valid(4'd0),
    .fifo_SA_W_0_0_fifo_cap(4'd0),
    .fifo_SA_W_0_0_empty_n(fifo_SA_W_14_empty_n),
    .fifo_SA_W_0_0_read(grp_PE_fu_586_fifo_SA_W_0_0_read),
    .fifo_SA_O_0_0_0_din(grp_PE_fu_586_fifo_SA_O_0_0_0_din),
    .fifo_SA_O_0_0_0_num_data_valid(5'd0),
    .fifo_SA_O_0_0_0_fifo_cap(5'd0),
    .fifo_SA_O_0_0_0_full_n(fifo_SA_O_56_full_n),
    .fifo_SA_O_0_0_0_write(grp_PE_fu_586_fifo_SA_O_0_0_0_write),
    .fifo_SA_O_0_0_1_din(grp_PE_fu_586_fifo_SA_O_0_0_1_din),
    .fifo_SA_O_0_0_1_num_data_valid(5'd0),
    .fifo_SA_O_0_0_1_fifo_cap(5'd0),
    .fifo_SA_O_0_0_1_full_n(fifo_SA_O_57_full_n),
    .fifo_SA_O_0_0_1_write(grp_PE_fu_586_fifo_SA_O_0_0_1_write),
    .fifo_SA_O_0_0_2_din(grp_PE_fu_586_fifo_SA_O_0_0_2_din),
    .fifo_SA_O_0_0_2_num_data_valid(5'd0),
    .fifo_SA_O_0_0_2_fifo_cap(5'd0),
    .fifo_SA_O_0_0_2_full_n(fifo_SA_O_58_full_n),
    .fifo_SA_O_0_0_2_write(grp_PE_fu_586_fifo_SA_O_0_0_2_write),
    .fifo_SA_O_0_0_3_din(grp_PE_fu_586_fifo_SA_O_0_0_3_din),
    .fifo_SA_O_0_0_3_num_data_valid(5'd0),
    .fifo_SA_O_0_0_3_fifo_cap(5'd0),
    .fifo_SA_O_0_0_3_full_n(fifo_SA_O_59_full_n),
    .fifo_SA_O_0_0_3_write(grp_PE_fu_586_fifo_SA_O_0_0_3_write),
    .num(p_read),
    .num_a_sa(num_a_sa_reg_670),
    .mode(mode_12_reg_650)
);

top_PE grp_PE_fu_608(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_PE_fu_608_ap_start),
    .ap_done(grp_PE_fu_608_ap_done),
    .ap_idle(grp_PE_fu_608_ap_idle),
    .ap_ready(grp_PE_fu_608_ap_ready),
    .fifo_SA_A_0_0_dout(fifo_SA_A_15_dout),
    .fifo_SA_A_0_0_num_data_valid(3'd0),
    .fifo_SA_A_0_0_fifo_cap(3'd0),
    .fifo_SA_A_0_0_empty_n(fifo_SA_A_15_empty_n),
    .fifo_SA_A_0_0_read(grp_PE_fu_608_fifo_SA_A_0_0_read),
    .fifo_SA_W_0_0_dout(fifo_SA_W_15_dout),
    .fifo_SA_W_0_0_num_data_valid(4'd0),
    .fifo_SA_W_0_0_fifo_cap(4'd0),
    .fifo_SA_W_0_0_empty_n(fifo_SA_W_15_empty_n),
    .fifo_SA_W_0_0_read(grp_PE_fu_608_fifo_SA_W_0_0_read),
    .fifo_SA_O_0_0_0_din(grp_PE_fu_608_fifo_SA_O_0_0_0_din),
    .fifo_SA_O_0_0_0_num_data_valid(5'd0),
    .fifo_SA_O_0_0_0_fifo_cap(5'd0),
    .fifo_SA_O_0_0_0_full_n(fifo_SA_O_60_full_n),
    .fifo_SA_O_0_0_0_write(grp_PE_fu_608_fifo_SA_O_0_0_0_write),
    .fifo_SA_O_0_0_1_din(grp_PE_fu_608_fifo_SA_O_0_0_1_din),
    .fifo_SA_O_0_0_1_num_data_valid(5'd0),
    .fifo_SA_O_0_0_1_fifo_cap(5'd0),
    .fifo_SA_O_0_0_1_full_n(fifo_SA_O_61_full_n),
    .fifo_SA_O_0_0_1_write(grp_PE_fu_608_fifo_SA_O_0_0_1_write),
    .fifo_SA_O_0_0_2_din(grp_PE_fu_608_fifo_SA_O_0_0_2_din),
    .fifo_SA_O_0_0_2_num_data_valid(5'd0),
    .fifo_SA_O_0_0_2_fifo_cap(5'd0),
    .fifo_SA_O_0_0_2_full_n(fifo_SA_O_62_full_n),
    .fifo_SA_O_0_0_2_write(grp_PE_fu_608_fifo_SA_O_0_0_2_write),
    .fifo_SA_O_0_0_3_din(grp_PE_fu_608_fifo_SA_O_0_0_3_din),
    .fifo_SA_O_0_0_3_num_data_valid(5'd0),
    .fifo_SA_O_0_0_3_fifo_cap(5'd0),
    .fifo_SA_O_0_0_3_full_n(fifo_SA_O_63_full_n),
    .fifo_SA_O_0_0_3_write(grp_PE_fu_608_fifo_SA_O_0_0_3_write),
    .num(p_read),
    .num_a_sa(num_a_sa_reg_670),
    .mode(mode_12_reg_650)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((1'b0 == ap_block_state2_on_subcall_done) & (1'b1 == ap_CS_fsm_state2))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_PE_fu_278_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_state1_ignore_call107) & (1'b1 == ap_CS_fsm_state1))) begin
            grp_PE_fu_278_ap_start_reg <= 1'b1;
        end else if ((grp_PE_fu_278_ap_ready == 1'b1)) begin
            grp_PE_fu_278_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_PE_fu_300_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_state1_ignore_call108) & (1'b1 == ap_CS_fsm_state1))) begin
            grp_PE_fu_300_ap_start_reg <= 1'b1;
        end else if ((grp_PE_fu_300_ap_ready == 1'b1)) begin
            grp_PE_fu_300_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_PE_fu_322_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_state1_ignore_call109) & (1'b1 == ap_CS_fsm_state1))) begin
            grp_PE_fu_322_ap_start_reg <= 1'b1;
        end else if ((grp_PE_fu_322_ap_ready == 1'b1)) begin
            grp_PE_fu_322_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_PE_fu_344_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_state1_ignore_call110) & (1'b1 == ap_CS_fsm_state1))) begin
            grp_PE_fu_344_ap_start_reg <= 1'b1;
        end else if ((grp_PE_fu_344_ap_ready == 1'b1)) begin
            grp_PE_fu_344_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_PE_fu_366_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_state1_ignore_call111) & (1'b1 == ap_CS_fsm_state1))) begin
            grp_PE_fu_366_ap_start_reg <= 1'b1;
        end else if ((grp_PE_fu_366_ap_ready == 1'b1)) begin
            grp_PE_fu_366_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_PE_fu_388_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_state1_ignore_call112) & (1'b1 == ap_CS_fsm_state1))) begin
            grp_PE_fu_388_ap_start_reg <= 1'b1;
        end else if ((grp_PE_fu_388_ap_ready == 1'b1)) begin
            grp_PE_fu_388_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_PE_fu_410_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_state1_ignore_call113) & (1'b1 == ap_CS_fsm_state1))) begin
            grp_PE_fu_410_ap_start_reg <= 1'b1;
        end else if ((grp_PE_fu_410_ap_ready == 1'b1)) begin
            grp_PE_fu_410_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_PE_fu_432_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_state1_ignore_call114) & (1'b1 == ap_CS_fsm_state1))) begin
            grp_PE_fu_432_ap_start_reg <= 1'b1;
        end else if ((grp_PE_fu_432_ap_ready == 1'b1)) begin
            grp_PE_fu_432_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_PE_fu_454_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_state1_ignore_call115) & (1'b1 == ap_CS_fsm_state1))) begin
            grp_PE_fu_454_ap_start_reg <= 1'b1;
        end else if ((grp_PE_fu_454_ap_ready == 1'b1)) begin
            grp_PE_fu_454_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_PE_fu_476_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_state1_ignore_call116) & (1'b1 == ap_CS_fsm_state1))) begin
            grp_PE_fu_476_ap_start_reg <= 1'b1;
        end else if ((grp_PE_fu_476_ap_ready == 1'b1)) begin
            grp_PE_fu_476_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_PE_fu_498_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_state1_ignore_call117) & (1'b1 == ap_CS_fsm_state1))) begin
            grp_PE_fu_498_ap_start_reg <= 1'b1;
        end else if ((grp_PE_fu_498_ap_ready == 1'b1)) begin
            grp_PE_fu_498_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_PE_fu_520_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_state1_ignore_call118) & (1'b1 == ap_CS_fsm_state1))) begin
            grp_PE_fu_520_ap_start_reg <= 1'b1;
        end else if ((grp_PE_fu_520_ap_ready == 1'b1)) begin
            grp_PE_fu_520_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_PE_fu_542_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_state1_ignore_call119) & (1'b1 == ap_CS_fsm_state1))) begin
            grp_PE_fu_542_ap_start_reg <= 1'b1;
        end else if ((grp_PE_fu_542_ap_ready == 1'b1)) begin
            grp_PE_fu_542_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_PE_fu_564_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_state1_ignore_call120) & (1'b1 == ap_CS_fsm_state1))) begin
            grp_PE_fu_564_ap_start_reg <= 1'b1;
        end else if ((grp_PE_fu_564_ap_ready == 1'b1)) begin
            grp_PE_fu_564_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_PE_fu_586_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_state1_ignore_call121) & (1'b1 == ap_CS_fsm_state1))) begin
            grp_PE_fu_586_ap_start_reg <= 1'b1;
        end else if ((grp_PE_fu_586_ap_ready == 1'b1)) begin
            grp_PE_fu_586_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_PE_fu_608_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_state1_ignore_call122) & (1'b1 == ap_CS_fsm_state1))) begin
            grp_PE_fu_608_ap_start_reg <= 1'b1;
        end else if ((grp_PE_fu_608_ap_ready == 1'b1)) begin
            grp_PE_fu_608_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_state1) & (1'b1 == ap_CS_fsm_state1))) begin
        mode_12_reg_650 <= mode_dout;
        num_a_sa_reg_670 <= num_a_sa_2_loc_dout;
    end
end

always @ (*) begin
    if ((1'b1 == ap_block_state1)) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_block_state2_on_subcall_done)) begin
        ap_ST_fsm_state2_blk = 1'b1;
    end else begin
        ap_ST_fsm_state2_blk = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_state2_on_subcall_done) & (1'b1 == ap_CS_fsm_state2))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_state2_on_subcall_done) & (1'b1 == ap_CS_fsm_state2))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        fifo_SA_A_10_read = grp_PE_fu_498_fifo_SA_A_0_0_read;
    end else begin
        fifo_SA_A_10_read = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        fifo_SA_A_11_read = grp_PE_fu_520_fifo_SA_A_0_0_read;
    end else begin
        fifo_SA_A_11_read = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        fifo_SA_A_12_read = grp_PE_fu_542_fifo_SA_A_0_0_read;
    end else begin
        fifo_SA_A_12_read = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        fifo_SA_A_13_read = grp_PE_fu_564_fifo_SA_A_0_0_read;
    end else begin
        fifo_SA_A_13_read = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        fifo_SA_A_14_read = grp_PE_fu_586_fifo_SA_A_0_0_read;
    end else begin
        fifo_SA_A_14_read = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        fifo_SA_A_15_read = grp_PE_fu_608_fifo_SA_A_0_0_read;
    end else begin
        fifo_SA_A_15_read = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        fifo_SA_A_1_read = grp_PE_fu_300_fifo_SA_A_0_0_read;
    end else begin
        fifo_SA_A_1_read = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        fifo_SA_A_2_read = grp_PE_fu_322_fifo_SA_A_0_0_read;
    end else begin
        fifo_SA_A_2_read = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        fifo_SA_A_3_read = grp_PE_fu_344_fifo_SA_A_0_0_read;
    end else begin
        fifo_SA_A_3_read = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        fifo_SA_A_4_read = grp_PE_fu_366_fifo_SA_A_0_0_read;
    end else begin
        fifo_SA_A_4_read = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        fifo_SA_A_5_read = grp_PE_fu_388_fifo_SA_A_0_0_read;
    end else begin
        fifo_SA_A_5_read = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        fifo_SA_A_6_read = grp_PE_fu_410_fifo_SA_A_0_0_read;
    end else begin
        fifo_SA_A_6_read = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        fifo_SA_A_7_read = grp_PE_fu_432_fifo_SA_A_0_0_read;
    end else begin
        fifo_SA_A_7_read = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        fifo_SA_A_8_read = grp_PE_fu_454_fifo_SA_A_0_0_read;
    end else begin
        fifo_SA_A_8_read = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        fifo_SA_A_9_read = grp_PE_fu_476_fifo_SA_A_0_0_read;
    end else begin
        fifo_SA_A_9_read = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        fifo_SA_A_read = grp_PE_fu_278_fifo_SA_A_0_0_read;
    end else begin
        fifo_SA_A_read = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        fifo_SA_O_10_write = grp_PE_fu_322_fifo_SA_O_0_0_2_write;
    end else begin
        fifo_SA_O_10_write = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        fifo_SA_O_11_write = grp_PE_fu_322_fifo_SA_O_0_0_3_write;
    end else begin
        fifo_SA_O_11_write = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        fifo_SA_O_12_write = grp_PE_fu_344_fifo_SA_O_0_0_0_write;
    end else begin
        fifo_SA_O_12_write = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        fifo_SA_O_13_write = grp_PE_fu_344_fifo_SA_O_0_0_1_write;
    end else begin
        fifo_SA_O_13_write = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        fifo_SA_O_14_write = grp_PE_fu_344_fifo_SA_O_0_0_2_write;
    end else begin
        fifo_SA_O_14_write = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        fifo_SA_O_15_write = grp_PE_fu_344_fifo_SA_O_0_0_3_write;
    end else begin
        fifo_SA_O_15_write = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        fifo_SA_O_16_write = grp_PE_fu_366_fifo_SA_O_0_0_0_write;
    end else begin
        fifo_SA_O_16_write = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        fifo_SA_O_17_write = grp_PE_fu_366_fifo_SA_O_0_0_1_write;
    end else begin
        fifo_SA_O_17_write = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        fifo_SA_O_18_write = grp_PE_fu_366_fifo_SA_O_0_0_2_write;
    end else begin
        fifo_SA_O_18_write = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        fifo_SA_O_19_write = grp_PE_fu_366_fifo_SA_O_0_0_3_write;
    end else begin
        fifo_SA_O_19_write = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        fifo_SA_O_1_write = grp_PE_fu_278_fifo_SA_O_0_0_1_write;
    end else begin
        fifo_SA_O_1_write = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        fifo_SA_O_20_write = grp_PE_fu_388_fifo_SA_O_0_0_0_write;
    end else begin
        fifo_SA_O_20_write = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        fifo_SA_O_21_write = grp_PE_fu_388_fifo_SA_O_0_0_1_write;
    end else begin
        fifo_SA_O_21_write = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        fifo_SA_O_22_write = grp_PE_fu_388_fifo_SA_O_0_0_2_write;
    end else begin
        fifo_SA_O_22_write = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        fifo_SA_O_23_write = grp_PE_fu_388_fifo_SA_O_0_0_3_write;
    end else begin
        fifo_SA_O_23_write = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        fifo_SA_O_24_write = grp_PE_fu_410_fifo_SA_O_0_0_0_write;
    end else begin
        fifo_SA_O_24_write = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        fifo_SA_O_25_write = grp_PE_fu_410_fifo_SA_O_0_0_1_write;
    end else begin
        fifo_SA_O_25_write = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        fifo_SA_O_26_write = grp_PE_fu_410_fifo_SA_O_0_0_2_write;
    end else begin
        fifo_SA_O_26_write = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        fifo_SA_O_27_write = grp_PE_fu_410_fifo_SA_O_0_0_3_write;
    end else begin
        fifo_SA_O_27_write = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        fifo_SA_O_28_write = grp_PE_fu_432_fifo_SA_O_0_0_0_write;
    end else begin
        fifo_SA_O_28_write = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        fifo_SA_O_29_write = grp_PE_fu_432_fifo_SA_O_0_0_1_write;
    end else begin
        fifo_SA_O_29_write = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        fifo_SA_O_2_write = grp_PE_fu_278_fifo_SA_O_0_0_2_write;
    end else begin
        fifo_SA_O_2_write = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        fifo_SA_O_30_write = grp_PE_fu_432_fifo_SA_O_0_0_2_write;
    end else begin
        fifo_SA_O_30_write = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        fifo_SA_O_31_write = grp_PE_fu_432_fifo_SA_O_0_0_3_write;
    end else begin
        fifo_SA_O_31_write = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        fifo_SA_O_32_write = grp_PE_fu_454_fifo_SA_O_0_0_0_write;
    end else begin
        fifo_SA_O_32_write = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        fifo_SA_O_33_write = grp_PE_fu_454_fifo_SA_O_0_0_1_write;
    end else begin
        fifo_SA_O_33_write = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        fifo_SA_O_34_write = grp_PE_fu_454_fifo_SA_O_0_0_2_write;
    end else begin
        fifo_SA_O_34_write = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        fifo_SA_O_35_write = grp_PE_fu_454_fifo_SA_O_0_0_3_write;
    end else begin
        fifo_SA_O_35_write = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        fifo_SA_O_36_write = grp_PE_fu_476_fifo_SA_O_0_0_0_write;
    end else begin
        fifo_SA_O_36_write = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        fifo_SA_O_37_write = grp_PE_fu_476_fifo_SA_O_0_0_1_write;
    end else begin
        fifo_SA_O_37_write = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        fifo_SA_O_38_write = grp_PE_fu_476_fifo_SA_O_0_0_2_write;
    end else begin
        fifo_SA_O_38_write = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        fifo_SA_O_39_write = grp_PE_fu_476_fifo_SA_O_0_0_3_write;
    end else begin
        fifo_SA_O_39_write = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        fifo_SA_O_3_write = grp_PE_fu_278_fifo_SA_O_0_0_3_write;
    end else begin
        fifo_SA_O_3_write = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        fifo_SA_O_40_write = grp_PE_fu_498_fifo_SA_O_0_0_0_write;
    end else begin
        fifo_SA_O_40_write = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        fifo_SA_O_41_write = grp_PE_fu_498_fifo_SA_O_0_0_1_write;
    end else begin
        fifo_SA_O_41_write = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        fifo_SA_O_42_write = grp_PE_fu_498_fifo_SA_O_0_0_2_write;
    end else begin
        fifo_SA_O_42_write = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        fifo_SA_O_43_write = grp_PE_fu_498_fifo_SA_O_0_0_3_write;
    end else begin
        fifo_SA_O_43_write = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        fifo_SA_O_44_write = grp_PE_fu_520_fifo_SA_O_0_0_0_write;
    end else begin
        fifo_SA_O_44_write = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        fifo_SA_O_45_write = grp_PE_fu_520_fifo_SA_O_0_0_1_write;
    end else begin
        fifo_SA_O_45_write = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        fifo_SA_O_46_write = grp_PE_fu_520_fifo_SA_O_0_0_2_write;
    end else begin
        fifo_SA_O_46_write = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        fifo_SA_O_47_write = grp_PE_fu_520_fifo_SA_O_0_0_3_write;
    end else begin
        fifo_SA_O_47_write = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        fifo_SA_O_48_write = grp_PE_fu_542_fifo_SA_O_0_0_0_write;
    end else begin
        fifo_SA_O_48_write = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        fifo_SA_O_49_write = grp_PE_fu_542_fifo_SA_O_0_0_1_write;
    end else begin
        fifo_SA_O_49_write = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        fifo_SA_O_4_write = grp_PE_fu_300_fifo_SA_O_0_0_0_write;
    end else begin
        fifo_SA_O_4_write = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        fifo_SA_O_50_write = grp_PE_fu_542_fifo_SA_O_0_0_2_write;
    end else begin
        fifo_SA_O_50_write = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        fifo_SA_O_51_write = grp_PE_fu_542_fifo_SA_O_0_0_3_write;
    end else begin
        fifo_SA_O_51_write = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        fifo_SA_O_52_write = grp_PE_fu_564_fifo_SA_O_0_0_0_write;
    end else begin
        fifo_SA_O_52_write = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        fifo_SA_O_53_write = grp_PE_fu_564_fifo_SA_O_0_0_1_write;
    end else begin
        fifo_SA_O_53_write = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        fifo_SA_O_54_write = grp_PE_fu_564_fifo_SA_O_0_0_2_write;
    end else begin
        fifo_SA_O_54_write = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        fifo_SA_O_55_write = grp_PE_fu_564_fifo_SA_O_0_0_3_write;
    end else begin
        fifo_SA_O_55_write = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        fifo_SA_O_56_write = grp_PE_fu_586_fifo_SA_O_0_0_0_write;
    end else begin
        fifo_SA_O_56_write = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        fifo_SA_O_57_write = grp_PE_fu_586_fifo_SA_O_0_0_1_write;
    end else begin
        fifo_SA_O_57_write = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        fifo_SA_O_58_write = grp_PE_fu_586_fifo_SA_O_0_0_2_write;
    end else begin
        fifo_SA_O_58_write = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        fifo_SA_O_59_write = grp_PE_fu_586_fifo_SA_O_0_0_3_write;
    end else begin
        fifo_SA_O_59_write = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        fifo_SA_O_5_write = grp_PE_fu_300_fifo_SA_O_0_0_1_write;
    end else begin
        fifo_SA_O_5_write = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        fifo_SA_O_60_write = grp_PE_fu_608_fifo_SA_O_0_0_0_write;
    end else begin
        fifo_SA_O_60_write = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        fifo_SA_O_61_write = grp_PE_fu_608_fifo_SA_O_0_0_1_write;
    end else begin
        fifo_SA_O_61_write = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        fifo_SA_O_62_write = grp_PE_fu_608_fifo_SA_O_0_0_2_write;
    end else begin
        fifo_SA_O_62_write = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        fifo_SA_O_63_write = grp_PE_fu_608_fifo_SA_O_0_0_3_write;
    end else begin
        fifo_SA_O_63_write = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        fifo_SA_O_6_write = grp_PE_fu_300_fifo_SA_O_0_0_2_write;
    end else begin
        fifo_SA_O_6_write = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        fifo_SA_O_7_write = grp_PE_fu_300_fifo_SA_O_0_0_3_write;
    end else begin
        fifo_SA_O_7_write = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        fifo_SA_O_8_write = grp_PE_fu_322_fifo_SA_O_0_0_0_write;
    end else begin
        fifo_SA_O_8_write = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        fifo_SA_O_9_write = grp_PE_fu_322_fifo_SA_O_0_0_1_write;
    end else begin
        fifo_SA_O_9_write = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        fifo_SA_O_write = grp_PE_fu_278_fifo_SA_O_0_0_0_write;
    end else begin
        fifo_SA_O_write = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        fifo_SA_W_10_read = grp_PE_fu_498_fifo_SA_W_0_0_read;
    end else begin
        fifo_SA_W_10_read = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        fifo_SA_W_11_read = grp_PE_fu_520_fifo_SA_W_0_0_read;
    end else begin
        fifo_SA_W_11_read = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        fifo_SA_W_12_read = grp_PE_fu_542_fifo_SA_W_0_0_read;
    end else begin
        fifo_SA_W_12_read = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        fifo_SA_W_13_read = grp_PE_fu_564_fifo_SA_W_0_0_read;
    end else begin
        fifo_SA_W_13_read = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        fifo_SA_W_14_read = grp_PE_fu_586_fifo_SA_W_0_0_read;
    end else begin
        fifo_SA_W_14_read = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        fifo_SA_W_15_read = grp_PE_fu_608_fifo_SA_W_0_0_read;
    end else begin
        fifo_SA_W_15_read = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        fifo_SA_W_1_read = grp_PE_fu_300_fifo_SA_W_0_0_read;
    end else begin
        fifo_SA_W_1_read = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        fifo_SA_W_2_read = grp_PE_fu_322_fifo_SA_W_0_0_read;
    end else begin
        fifo_SA_W_2_read = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        fifo_SA_W_3_read = grp_PE_fu_344_fifo_SA_W_0_0_read;
    end else begin
        fifo_SA_W_3_read = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        fifo_SA_W_4_read = grp_PE_fu_366_fifo_SA_W_0_0_read;
    end else begin
        fifo_SA_W_4_read = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        fifo_SA_W_5_read = grp_PE_fu_388_fifo_SA_W_0_0_read;
    end else begin
        fifo_SA_W_5_read = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        fifo_SA_W_6_read = grp_PE_fu_410_fifo_SA_W_0_0_read;
    end else begin
        fifo_SA_W_6_read = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        fifo_SA_W_7_read = grp_PE_fu_432_fifo_SA_W_0_0_read;
    end else begin
        fifo_SA_W_7_read = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        fifo_SA_W_8_read = grp_PE_fu_454_fifo_SA_W_0_0_read;
    end else begin
        fifo_SA_W_8_read = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        fifo_SA_W_9_read = grp_PE_fu_476_fifo_SA_W_0_0_read;
    end else begin
        fifo_SA_W_9_read = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        fifo_SA_W_read = grp_PE_fu_278_fifo_SA_W_0_0_read;
    end else begin
        fifo_SA_W_read = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        mode_blk_n = mode_empty_n;
    end else begin
        mode_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        mode_c65_blk_n = mode_c65_full_n;
    end else begin
        mode_c65_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_state1) & (1'b1 == ap_CS_fsm_state1))) begin
        mode_c65_write = 1'b1;
    end else begin
        mode_c65_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_state1) & (1'b1 == ap_CS_fsm_state1))) begin
        mode_read = 1'b1;
    end else begin
        mode_read = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        num_a_sa_2_loc_blk_n = num_a_sa_2_loc_empty_n;
    end else begin
        num_a_sa_2_loc_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        num_a_sa_2_loc_c_blk_n = num_a_sa_2_loc_c_full_n;
    end else begin
        num_a_sa_2_loc_c_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_state1) & (1'b1 == ap_CS_fsm_state1))) begin
        num_a_sa_2_loc_c_write = 1'b1;
    end else begin
        num_a_sa_2_loc_c_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_state1) & (1'b1 == ap_CS_fsm_state1))) begin
        num_a_sa_2_loc_read = 1'b1;
    end else begin
        num_a_sa_2_loc_read = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        out_c_1_loc_c40_blk_n = out_c_1_loc_c40_full_n;
    end else begin
        out_c_1_loc_c40_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_state1) & (1'b1 == ap_CS_fsm_state1))) begin
        out_c_1_loc_c40_write = 1'b1;
    end else begin
        out_c_1_loc_c40_write = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((1'b0 == ap_block_state1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((1'b0 == ap_block_state2_on_subcall_done) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

always @ (*) begin
    ap_block_state1 = ((ap_start == 1'b0) | (mode_c65_full_n == 1'b0) | (num_a_sa_2_loc_c_full_n == 1'b0) | (out_c_1_loc_c40_full_n == 1'b0) | (mode_empty_n == 1'b0) | (num_a_sa_2_loc_empty_n == 1'b0) | (ap_done_reg == 1'b1));
end

always @ (*) begin
    ap_block_state1_ignore_call107 = ((ap_start == 1'b0) | (mode_c65_full_n == 1'b0) | (num_a_sa_2_loc_c_full_n == 1'b0) | (out_c_1_loc_c40_full_n == 1'b0) | (mode_empty_n == 1'b0) | (num_a_sa_2_loc_empty_n == 1'b0) | (ap_done_reg == 1'b1));
end

always @ (*) begin
    ap_block_state1_ignore_call108 = ((ap_start == 1'b0) | (mode_c65_full_n == 1'b0) | (num_a_sa_2_loc_c_full_n == 1'b0) | (out_c_1_loc_c40_full_n == 1'b0) | (mode_empty_n == 1'b0) | (num_a_sa_2_loc_empty_n == 1'b0) | (ap_done_reg == 1'b1));
end

always @ (*) begin
    ap_block_state1_ignore_call109 = ((ap_start == 1'b0) | (mode_c65_full_n == 1'b0) | (num_a_sa_2_loc_c_full_n == 1'b0) | (out_c_1_loc_c40_full_n == 1'b0) | (mode_empty_n == 1'b0) | (num_a_sa_2_loc_empty_n == 1'b0) | (ap_done_reg == 1'b1));
end

always @ (*) begin
    ap_block_state1_ignore_call110 = ((ap_start == 1'b0) | (mode_c65_full_n == 1'b0) | (num_a_sa_2_loc_c_full_n == 1'b0) | (out_c_1_loc_c40_full_n == 1'b0) | (mode_empty_n == 1'b0) | (num_a_sa_2_loc_empty_n == 1'b0) | (ap_done_reg == 1'b1));
end

always @ (*) begin
    ap_block_state1_ignore_call111 = ((ap_start == 1'b0) | (mode_c65_full_n == 1'b0) | (num_a_sa_2_loc_c_full_n == 1'b0) | (out_c_1_loc_c40_full_n == 1'b0) | (mode_empty_n == 1'b0) | (num_a_sa_2_loc_empty_n == 1'b0) | (ap_done_reg == 1'b1));
end

always @ (*) begin
    ap_block_state1_ignore_call112 = ((ap_start == 1'b0) | (mode_c65_full_n == 1'b0) | (num_a_sa_2_loc_c_full_n == 1'b0) | (out_c_1_loc_c40_full_n == 1'b0) | (mode_empty_n == 1'b0) | (num_a_sa_2_loc_empty_n == 1'b0) | (ap_done_reg == 1'b1));
end

always @ (*) begin
    ap_block_state1_ignore_call113 = ((ap_start == 1'b0) | (mode_c65_full_n == 1'b0) | (num_a_sa_2_loc_c_full_n == 1'b0) | (out_c_1_loc_c40_full_n == 1'b0) | (mode_empty_n == 1'b0) | (num_a_sa_2_loc_empty_n == 1'b0) | (ap_done_reg == 1'b1));
end

always @ (*) begin
    ap_block_state1_ignore_call114 = ((ap_start == 1'b0) | (mode_c65_full_n == 1'b0) | (num_a_sa_2_loc_c_full_n == 1'b0) | (out_c_1_loc_c40_full_n == 1'b0) | (mode_empty_n == 1'b0) | (num_a_sa_2_loc_empty_n == 1'b0) | (ap_done_reg == 1'b1));
end

always @ (*) begin
    ap_block_state1_ignore_call115 = ((ap_start == 1'b0) | (mode_c65_full_n == 1'b0) | (num_a_sa_2_loc_c_full_n == 1'b0) | (out_c_1_loc_c40_full_n == 1'b0) | (mode_empty_n == 1'b0) | (num_a_sa_2_loc_empty_n == 1'b0) | (ap_done_reg == 1'b1));
end

always @ (*) begin
    ap_block_state1_ignore_call116 = ((ap_start == 1'b0) | (mode_c65_full_n == 1'b0) | (num_a_sa_2_loc_c_full_n == 1'b0) | (out_c_1_loc_c40_full_n == 1'b0) | (mode_empty_n == 1'b0) | (num_a_sa_2_loc_empty_n == 1'b0) | (ap_done_reg == 1'b1));
end

always @ (*) begin
    ap_block_state1_ignore_call117 = ((ap_start == 1'b0) | (mode_c65_full_n == 1'b0) | (num_a_sa_2_loc_c_full_n == 1'b0) | (out_c_1_loc_c40_full_n == 1'b0) | (mode_empty_n == 1'b0) | (num_a_sa_2_loc_empty_n == 1'b0) | (ap_done_reg == 1'b1));
end

always @ (*) begin
    ap_block_state1_ignore_call118 = ((ap_start == 1'b0) | (mode_c65_full_n == 1'b0) | (num_a_sa_2_loc_c_full_n == 1'b0) | (out_c_1_loc_c40_full_n == 1'b0) | (mode_empty_n == 1'b0) | (num_a_sa_2_loc_empty_n == 1'b0) | (ap_done_reg == 1'b1));
end

always @ (*) begin
    ap_block_state1_ignore_call119 = ((ap_start == 1'b0) | (mode_c65_full_n == 1'b0) | (num_a_sa_2_loc_c_full_n == 1'b0) | (out_c_1_loc_c40_full_n == 1'b0) | (mode_empty_n == 1'b0) | (num_a_sa_2_loc_empty_n == 1'b0) | (ap_done_reg == 1'b1));
end

always @ (*) begin
    ap_block_state1_ignore_call120 = ((ap_start == 1'b0) | (mode_c65_full_n == 1'b0) | (num_a_sa_2_loc_c_full_n == 1'b0) | (out_c_1_loc_c40_full_n == 1'b0) | (mode_empty_n == 1'b0) | (num_a_sa_2_loc_empty_n == 1'b0) | (ap_done_reg == 1'b1));
end

always @ (*) begin
    ap_block_state1_ignore_call121 = ((ap_start == 1'b0) | (mode_c65_full_n == 1'b0) | (num_a_sa_2_loc_c_full_n == 1'b0) | (out_c_1_loc_c40_full_n == 1'b0) | (mode_empty_n == 1'b0) | (num_a_sa_2_loc_empty_n == 1'b0) | (ap_done_reg == 1'b1));
end

always @ (*) begin
    ap_block_state1_ignore_call122 = ((ap_start == 1'b0) | (mode_c65_full_n == 1'b0) | (num_a_sa_2_loc_c_full_n == 1'b0) | (out_c_1_loc_c40_full_n == 1'b0) | (mode_empty_n == 1'b0) | (num_a_sa_2_loc_empty_n == 1'b0) | (ap_done_reg == 1'b1));
end

always @ (*) begin
    ap_block_state2_on_subcall_done = ((grp_PE_fu_454_ap_done == 1'b0) | (grp_PE_fu_432_ap_done == 1'b0) | (grp_PE_fu_410_ap_done == 1'b0) | (grp_PE_fu_388_ap_done == 1'b0) | (grp_PE_fu_366_ap_done == 1'b0) | (grp_PE_fu_344_ap_done == 1'b0) | (grp_PE_fu_322_ap_done == 1'b0) | (grp_PE_fu_300_ap_done == 1'b0) | (grp_PE_fu_278_ap_done == 1'b0) | (grp_PE_fu_608_ap_done == 1'b0) | (grp_PE_fu_586_ap_done == 1'b0) | (grp_PE_fu_564_ap_done == 1'b0) | (grp_PE_fu_542_ap_done == 1'b0) | (grp_PE_fu_520_ap_done == 1'b0) | (grp_PE_fu_498_ap_done == 1'b0) | (grp_PE_fu_476_ap_done == 1'b0));
end

assign fifo_SA_O_10_din = grp_PE_fu_322_fifo_SA_O_0_0_2_din;

assign fifo_SA_O_11_din = grp_PE_fu_322_fifo_SA_O_0_0_3_din;

assign fifo_SA_O_12_din = grp_PE_fu_344_fifo_SA_O_0_0_0_din;

assign fifo_SA_O_13_din = grp_PE_fu_344_fifo_SA_O_0_0_1_din;

assign fifo_SA_O_14_din = grp_PE_fu_344_fifo_SA_O_0_0_2_din;

assign fifo_SA_O_15_din = grp_PE_fu_344_fifo_SA_O_0_0_3_din;

assign fifo_SA_O_16_din = grp_PE_fu_366_fifo_SA_O_0_0_0_din;

assign fifo_SA_O_17_din = grp_PE_fu_366_fifo_SA_O_0_0_1_din;

assign fifo_SA_O_18_din = grp_PE_fu_366_fifo_SA_O_0_0_2_din;

assign fifo_SA_O_19_din = grp_PE_fu_366_fifo_SA_O_0_0_3_din;

assign fifo_SA_O_1_din = grp_PE_fu_278_fifo_SA_O_0_0_1_din;

assign fifo_SA_O_20_din = grp_PE_fu_388_fifo_SA_O_0_0_0_din;

assign fifo_SA_O_21_din = grp_PE_fu_388_fifo_SA_O_0_0_1_din;

assign fifo_SA_O_22_din = grp_PE_fu_388_fifo_SA_O_0_0_2_din;

assign fifo_SA_O_23_din = grp_PE_fu_388_fifo_SA_O_0_0_3_din;

assign fifo_SA_O_24_din = grp_PE_fu_410_fifo_SA_O_0_0_0_din;

assign fifo_SA_O_25_din = grp_PE_fu_410_fifo_SA_O_0_0_1_din;

assign fifo_SA_O_26_din = grp_PE_fu_410_fifo_SA_O_0_0_2_din;

assign fifo_SA_O_27_din = grp_PE_fu_410_fifo_SA_O_0_0_3_din;

assign fifo_SA_O_28_din = grp_PE_fu_432_fifo_SA_O_0_0_0_din;

assign fifo_SA_O_29_din = grp_PE_fu_432_fifo_SA_O_0_0_1_din;

assign fifo_SA_O_2_din = grp_PE_fu_278_fifo_SA_O_0_0_2_din;

assign fifo_SA_O_30_din = grp_PE_fu_432_fifo_SA_O_0_0_2_din;

assign fifo_SA_O_31_din = grp_PE_fu_432_fifo_SA_O_0_0_3_din;

assign fifo_SA_O_32_din = grp_PE_fu_454_fifo_SA_O_0_0_0_din;

assign fifo_SA_O_33_din = grp_PE_fu_454_fifo_SA_O_0_0_1_din;

assign fifo_SA_O_34_din = grp_PE_fu_454_fifo_SA_O_0_0_2_din;

assign fifo_SA_O_35_din = grp_PE_fu_454_fifo_SA_O_0_0_3_din;

assign fifo_SA_O_36_din = grp_PE_fu_476_fifo_SA_O_0_0_0_din;

assign fifo_SA_O_37_din = grp_PE_fu_476_fifo_SA_O_0_0_1_din;

assign fifo_SA_O_38_din = grp_PE_fu_476_fifo_SA_O_0_0_2_din;

assign fifo_SA_O_39_din = grp_PE_fu_476_fifo_SA_O_0_0_3_din;

assign fifo_SA_O_3_din = grp_PE_fu_278_fifo_SA_O_0_0_3_din;

assign fifo_SA_O_40_din = grp_PE_fu_498_fifo_SA_O_0_0_0_din;

assign fifo_SA_O_41_din = grp_PE_fu_498_fifo_SA_O_0_0_1_din;

assign fifo_SA_O_42_din = grp_PE_fu_498_fifo_SA_O_0_0_2_din;

assign fifo_SA_O_43_din = grp_PE_fu_498_fifo_SA_O_0_0_3_din;

assign fifo_SA_O_44_din = grp_PE_fu_520_fifo_SA_O_0_0_0_din;

assign fifo_SA_O_45_din = grp_PE_fu_520_fifo_SA_O_0_0_1_din;

assign fifo_SA_O_46_din = grp_PE_fu_520_fifo_SA_O_0_0_2_din;

assign fifo_SA_O_47_din = grp_PE_fu_520_fifo_SA_O_0_0_3_din;

assign fifo_SA_O_48_din = grp_PE_fu_542_fifo_SA_O_0_0_0_din;

assign fifo_SA_O_49_din = grp_PE_fu_542_fifo_SA_O_0_0_1_din;

assign fifo_SA_O_4_din = grp_PE_fu_300_fifo_SA_O_0_0_0_din;

assign fifo_SA_O_50_din = grp_PE_fu_542_fifo_SA_O_0_0_2_din;

assign fifo_SA_O_51_din = grp_PE_fu_542_fifo_SA_O_0_0_3_din;

assign fifo_SA_O_52_din = grp_PE_fu_564_fifo_SA_O_0_0_0_din;

assign fifo_SA_O_53_din = grp_PE_fu_564_fifo_SA_O_0_0_1_din;

assign fifo_SA_O_54_din = grp_PE_fu_564_fifo_SA_O_0_0_2_din;

assign fifo_SA_O_55_din = grp_PE_fu_564_fifo_SA_O_0_0_3_din;

assign fifo_SA_O_56_din = grp_PE_fu_586_fifo_SA_O_0_0_0_din;

assign fifo_SA_O_57_din = grp_PE_fu_586_fifo_SA_O_0_0_1_din;

assign fifo_SA_O_58_din = grp_PE_fu_586_fifo_SA_O_0_0_2_din;

assign fifo_SA_O_59_din = grp_PE_fu_586_fifo_SA_O_0_0_3_din;

assign fifo_SA_O_5_din = grp_PE_fu_300_fifo_SA_O_0_0_1_din;

assign fifo_SA_O_60_din = grp_PE_fu_608_fifo_SA_O_0_0_0_din;

assign fifo_SA_O_61_din = grp_PE_fu_608_fifo_SA_O_0_0_1_din;

assign fifo_SA_O_62_din = grp_PE_fu_608_fifo_SA_O_0_0_2_din;

assign fifo_SA_O_63_din = grp_PE_fu_608_fifo_SA_O_0_0_3_din;

assign fifo_SA_O_6_din = grp_PE_fu_300_fifo_SA_O_0_0_2_din;

assign fifo_SA_O_7_din = grp_PE_fu_300_fifo_SA_O_0_0_3_din;

assign fifo_SA_O_8_din = grp_PE_fu_322_fifo_SA_O_0_0_0_din;

assign fifo_SA_O_9_din = grp_PE_fu_322_fifo_SA_O_0_0_1_din;

assign fifo_SA_O_din = grp_PE_fu_278_fifo_SA_O_0_0_0_din;

assign grp_PE_fu_278_ap_start = grp_PE_fu_278_ap_start_reg;

assign grp_PE_fu_300_ap_start = grp_PE_fu_300_ap_start_reg;

assign grp_PE_fu_322_ap_start = grp_PE_fu_322_ap_start_reg;

assign grp_PE_fu_344_ap_start = grp_PE_fu_344_ap_start_reg;

assign grp_PE_fu_366_ap_start = grp_PE_fu_366_ap_start_reg;

assign grp_PE_fu_388_ap_start = grp_PE_fu_388_ap_start_reg;

assign grp_PE_fu_410_ap_start = grp_PE_fu_410_ap_start_reg;

assign grp_PE_fu_432_ap_start = grp_PE_fu_432_ap_start_reg;

assign grp_PE_fu_454_ap_start = grp_PE_fu_454_ap_start_reg;

assign grp_PE_fu_476_ap_start = grp_PE_fu_476_ap_start_reg;

assign grp_PE_fu_498_ap_start = grp_PE_fu_498_ap_start_reg;

assign grp_PE_fu_520_ap_start = grp_PE_fu_520_ap_start_reg;

assign grp_PE_fu_542_ap_start = grp_PE_fu_542_ap_start_reg;

assign grp_PE_fu_564_ap_start = grp_PE_fu_564_ap_start_reg;

assign grp_PE_fu_586_ap_start = grp_PE_fu_586_ap_start_reg;

assign grp_PE_fu_608_ap_start = grp_PE_fu_608_ap_start_reg;

assign mode_c65_din = mode_dout;

assign num_a_sa_2_loc_c_din = num_a_sa_2_loc_dout;

assign out_c_1_loc_c40_din = p_read;

endmodule //top_Compute
