# This file was auto-generated using the python script process_xdc.py
# The script has as input the original constraints. Pinout info is extracted from
# Trenz pinout sheet (obtained from https://shop.trenz-electronic.de/Download/?path=Trenz_Electronic/Pinout) 
# into csv files with the C-PIN, C-NAME, FPGA Pin Name, and Module Net Name columns.
# Obs.: Column order is not important, but names need to be strictly followed.
#
# Constraints ported from TE0808_REV02.csv to TE0803_REV02.csv.
#
# Script author: Tomas P. Correa
# Date: check GIT repo


# Port Dig_00_Ch4 = B26_L3_N (J3:32)
set_property PACKAGE_PIN A13 [get_ports Dig_00_Ch4]
set_property IOSTANDARD LVCMOS18 [get_ports Dig_00_Ch4]

# Port Dig_01_Ch4 = B26_L9_N (J3:31)
set_property PACKAGE_PIN G14 [get_ports Dig_01_Ch4]
set_property IOSTANDARD LVCMOS18 [get_ports Dig_01_Ch4]

# Port Dig_02_Ch4 = B25_L11_P (J3:28)
set_property PACKAGE_PIN A12 [get_ports Dig_02_Ch4]
set_property IOSTANDARD LVCMOS18 [get_ports Dig_02_Ch4]

# Port Dig_03_Ch4 = B25_L5_P (J3:27)
set_property PACKAGE_PIN G11 [get_ports Dig_03_Ch4]
set_property IOSTANDARD LVCMOS18 [get_ports Dig_03_Ch4]

# Port Dig_04_Ch4 = B25_L11_N (J3:26)
set_property PACKAGE_PIN A11 [get_ports Dig_04_Ch4]
set_property IOSTANDARD LVCMOS18 [get_ports Dig_04_Ch4]

# Port Dig_05_Ch4 = B25_L5_N (J3:25)
set_property PACKAGE_PIN F10 [get_ports Dig_05_Ch4]
set_property IOSTANDARD LVCMOS18 [get_ports Dig_05_Ch4]

# Port Dig_06_Ch4 = B25_L10_P (J3:24)
set_property PACKAGE_PIN B11 [get_ports Dig_06_Ch4]
set_property IOSTANDARD LVCMOS18 [get_ports Dig_06_Ch4]

# Port Dig_07_Ch4 = B25_L1_P (J3:23)
set_property PACKAGE_PIN J11 [get_ports Dig_07_Ch4]
set_property IOSTANDARD LVCMOS18 [get_ports Dig_07_Ch4]

# Port Dig_08_Ch4 = B25_L10_N (J3:22)
set_property PACKAGE_PIN A10 [get_ports Dig_08_Ch4]
set_property IOSTANDARD LVCMOS18 [get_ports Dig_08_Ch4]

# Port Dig_09_Ch4 = B25_L1_N (J3:21)
set_property PACKAGE_PIN J10 [get_ports Dig_09_Ch4]
set_property IOSTANDARD LVCMOS18 [get_ports Dig_09_Ch4]

# Port Dig_10_Ch4 = B25_L6_P (J3:20)
set_property PACKAGE_PIN F12 [get_ports Dig_10_Ch4]
set_property IOSTANDARD LVCMOS18 [get_ports Dig_10_Ch4]

# Port Dig_11_Ch4 = B25_L2_P (J3:19)
set_property PACKAGE_PIN K13 [get_ports Dig_11_Ch4]
set_property IOSTANDARD LVCMOS18 [get_ports Dig_11_Ch4]

# Port Dig_12_Ch4 = B25_L6_N (J3:18)
set_property PACKAGE_PIN F11 [get_ports Dig_12_Ch4]
set_property IOSTANDARD LVCMOS18 [get_ports Dig_12_Ch4]

# Port Dig_13_Ch4 = B25_L2_N (J3:17)
set_property PACKAGE_PIN K12 [get_ports Dig_13_Ch4]
set_property IOSTANDARD LVCMOS18 [get_ports Dig_13_Ch4]

# Port Dig_14_Ch4 = B25_L4_P (J3:14)
set_property PACKAGE_PIN J12 [get_ports Dig_14_Ch4]
set_property IOSTANDARD LVCMOS18 [get_ports Dig_14_Ch4]

# Port Dig_15_Ch4 = B25_L12_P (J3:13)
set_property PACKAGE_PIN D12 [get_ports Dig_15_Ch4]
set_property IOSTANDARD LVCMOS18 [get_ports Dig_15_Ch4]

# Port Dig_16_Ch4 = B25_L4_N (J3:12)
set_property PACKAGE_PIN H12 [get_ports Dig_16_Ch4]
set_property IOSTANDARD LVCMOS18 [get_ports Dig_16_Ch4]

# Port Dig_17_Ch4 = B25_L12_N (J3:11)
set_property PACKAGE_PIN C12 [get_ports Dig_17_Ch4]
set_property IOSTANDARD LVCMOS18 [get_ports Dig_17_Ch4]

# Port Dig_18_Ch4 = B25_L3_P (J3:10)
set_property PACKAGE_PIN H11 [get_ports Dig_18_Ch4]
set_property IOSTANDARD LVCMOS18 [get_ports Dig_18_Ch4]

# Port Dig_19_Ch4 = B25_L9_P (J3:9)
set_property PACKAGE_PIN C11 [get_ports Dig_19_Ch4]
set_property IOSTANDARD LVCMOS18 [get_ports Dig_19_Ch4]

# Port Dig_20_Ch4 = B25_L3_N (J3:8)
set_property PACKAGE_PIN G10 [get_ports Dig_20_Ch4]
set_property IOSTANDARD LVCMOS18 [get_ports Dig_20_Ch4]

# Port Dig_21_Ch4 = B25_L9_N (J3:7)
set_property PACKAGE_PIN B10 [get_ports Dig_21_Ch4]
set_property IOSTANDARD LVCMOS18 [get_ports Dig_21_Ch4]

# Port Dig_22_Ch4 = B25_L8_P (J3:6)
set_property PACKAGE_PIN E12 [get_ports Dig_22_Ch4]
set_property IOSTANDARD LVCMOS18 [get_ports Dig_22_Ch4]

# Port Dig_23_Ch4 = B25_L7_P (J3:5)
set_property PACKAGE_PIN E10 [get_ports Dig_23_Ch4]
set_property IOSTANDARD LVCMOS18 [get_ports Dig_23_Ch4]

# Port Dig_24_Ch4 = B26_L2_P (J3:38)
set_property PACKAGE_PIN B14 [get_ports Dig_24_Ch4]
set_property IOSTANDARD LVCMOS18 [get_ports Dig_24_Ch4]

# Port Dig_25_Ch4 = B26_L4_P (J3:37)
set_property PACKAGE_PIN C14 [get_ports Dig_25_Ch4]
set_property IOSTANDARD LVCMOS18 [get_ports Dig_25_Ch4]

# Port Dig_26_Ch4 = B26_L2_N (J3:36)
set_property PACKAGE_PIN A14 [get_ports Dig_26_Ch4]
set_property IOSTANDARD LVCMOS18 [get_ports Dig_26_Ch4]

# Port Dig_27_Ch4 = B26_L4_N (J3:35)
set_property PACKAGE_PIN C13 [get_ports Dig_27_Ch4]
set_property IOSTANDARD LVCMOS18 [get_ports Dig_27_Ch4]

# Port Dig_28_Ch4 = B26_L3_P (J3:34)
set_property PACKAGE_PIN B13 [get_ports Dig_28_Ch4]
set_property IOSTANDARD LVCMOS18 [get_ports Dig_28_Ch4]

# Port Dig_29_Ch4 = B26_L9_P (J3:33)
set_property PACKAGE_PIN G15 [get_ports Dig_29_Ch4]
set_property IOSTANDARD LVCMOS18 [get_ports Dig_29_Ch4]

