5 9 1 * 0
8 /home/ultrav3/trevorw/covered/diags/verilog -t main -vcd do_while1.vcd -o do_while1.cdd -v do_while1.v
3 0 $root $root NA 0 0
3 0 main main do_while1.v 1 28
2 1 7 c000c 1 0 20004 0 0 32 64 0 0 0 0 0 0 0 0
2 2 7 80008 0 1 400 0 0 a
2 3 7 8000c 1 37 1006 1 2
2 4 8 c000f 1 0 20004 0 0 1 4 0
2 5 8 80008 0 1 400 0 0 b
2 6 8 8000f 1 37 6 4 5
2 7 11 c000c 1 0 20008 0 0 32 64 11 0 0 0 0 0 0 0
2 8 11 c000c 1 0 20008 0 0 32 64 55 55 55 55 55 55 55 55
2 9 11 b000c 9 2c 2000a 7 8 32 2 aa aa aa aa aa aa aa aa
2 10 13 150015 1 0 20008 0 0 32 64 4 0 0 0 0 0 0 0
2 11 13 110011 2 1 1c 0 0 a
2 12 13 110015 2 6 20298 10 11 32 2 42daa faa faa faa faa faa faa faa
2 13 13 d000d 0 1 400 0 0 a
2 14 13 d0015 2 37 602a 12 13
2 15 15 150015 1 0 20008 0 0 32 64 1 0 0 0 0 0 0 0
2 16 15 110011 2 1 18 0 0 a
2 17 15 110015 2 6 20218 15 16 32 2 121caa faa faa faa faa faa faa faa
2 18 15 d000d 0 1 400 0 0 a
2 19 15 d0015 2 37 2a 17 18
2 20 12 120012 4 0 20008 0 0 32 64 1 0 0 0 0 0 0 0
2 21 12 100013 4 23 1c 0 20 a
2 22 12 f000f 4 1d 2002c 21 0 1 2 1102
2 23 12 b0015 4 39 2e 22 0
2 24 17 130014 1 0 20008 0 0 32 64 44 0 0 0 0 0 0 0
2 25 17 f000f 4 1 8 0 0 a
2 26 17 f0014 4 d 20208 24 25 1 2 1002
2 27 17 80016 4 42 200a 26 0
2 28 18 50008 0 0 20010 0 0 1 4 1
2 29 18 10001 0 1 400 0 0 b
2 30 18 10008 0 37 22 28 29
1 a 3 83000b 1 0 31 0 32 1 37aa aa aa aa aa aa aa aa
1 b 4 83000b 1 0 0 0 1 1 2
4 30 0 0
4 27 9 30
4 19 27 27
4 14 27 27
4 23 14 19
4 9 23 0
4 6 9 9
4 3 6 6
