/*
 * Nordic Semiconductor nRF51 SoC
 *
 * Copyright 2018 Joel Stanley <joel@jms.id.au>
 *
 * This code is licensed under the GPL version 2 or later.  See
 * the COPYING file in the top-level directory.
 */

#include "qemu/osdep.h"
#include "qapi/error.h"
#include "qemu-common.h"
#include "hw/arm/arm.h"
#include "hw/sysbus.h"
#include "hw/boards.h"
#include "hw/devices.h"
#include "hw/misc/unimp.h"
#include "exec/address-spaces.h"
#include "sysemu/sysemu.h"
#include "qemu/log.h"
#include "cpu.h"
#include "crypto/random.h"

#include "hw/arm/nrf51_soc.h"

#define IOMEM_BASE      0x40000000
#define IOMEM_SIZE      0x20000000

#define FLASH_BASE      0x00000000
#define FLASH_SIZE      (256 * 1024)

#define FICR_BASE       0x10000000
#define FICR_SIZE       0x100

#define SRAM_BASE       0x20000000
#define SRAM_SIZE       (16 * 1024)

static uint64_t clock_read(void *opaque, hwaddr addr, unsigned int size)
{
    qemu_log_mask(LOG_UNIMP, "%s: 0x%" HWADDR_PRIx " [%u]\n", __func__, addr, size);
    return 1;
}

static void clock_write(void *opaque, hwaddr addr, uint64_t data, unsigned int size)
{
    qemu_log_mask(LOG_UNIMP, "%s: 0x%" HWADDR_PRIx " <- 0x%" PRIx64 " [%u]\n", __func__, addr, data, size);
}


static const MemoryRegionOps clock_ops = {
    .read = clock_read,
    .write = clock_write
};

static uint64_t nvmc_read(void *opaque, hwaddr addr, unsigned int size)
{
    qemu_log_mask(LOG_TRACE, "%s: 0x%" HWADDR_PRIx " [%u]\n", __func__, addr, size);
    return 1;
}

static void nvmc_write(void *opaque, hwaddr addr, uint64_t data, unsigned int size)
{
    qemu_log_mask(LOG_TRACE, "%s: 0x%" HWADDR_PRIx " <- 0x%" PRIx64 " [%u]\n", __func__, addr, data, size);
}


static const MemoryRegionOps nvmc_ops = {
    .read = nvmc_read,
    .write = nvmc_write
};

static uint64_t rng_read(void *opaque, hwaddr addr, unsigned int size)
{
    uint64_t r = 0;

    qemu_log_mask(LOG_UNIMP, "%s: 0x%" HWADDR_PRIx " [%u]\n", __func__, addr, size);

    switch (addr) {
    case 0x508:
        qcrypto_random_bytes((uint8_t *)&r, 1, NULL);
        break;
    default:
        r = 1;
        break;
    }
    return r;
}

static void rng_write(void *opaque, hwaddr addr, uint64_t data, unsigned int size)
{
    qemu_log_mask(LOG_UNIMP, "%s: 0x%" HWADDR_PRIx " <- 0x%" PRIx64 " [%u]\n", __func__, addr, data, size);
}


static const MemoryRegionOps rng_ops = {
    .read = rng_read,
    .write = rng_write
};


static void nrf51_soc_realize(DeviceState *dev_soc, Error **errp)
{
    NRF51State *s = NRF51_SOC(dev_soc);
    Error *err = NULL;

    /* IO space */
    create_unimplemented_device("nrf51_soc.io", IOMEM_BASE, IOMEM_SIZE);

    /* FICR */
    create_unimplemented_device("nrf51_soc.ficr", FICR_BASE, FICR_SIZE);

    MemoryRegion *system_memory = get_system_memory();
    MemoryRegion *sram = g_new(MemoryRegion, 1);
    MemoryRegion *flash = g_new(MemoryRegion, 1);

    memory_region_init_ram_nomigrate(flash, NULL, "nrf51.flash", FLASH_SIZE,
            &err);
    if (err) {
        error_propagate(errp, err);
        return;
    }

    vmstate_register_ram_global(flash);
    memory_region_set_readonly(flash, true);

    memory_region_add_subregion(system_memory, FLASH_BASE, flash);

    memory_region_init_ram_nomigrate(sram, NULL, "nrf51.sram", SRAM_SIZE,
            &err);
    if (err) {
        error_propagate(errp, err);
        return;
    }
    vmstate_register_ram_global(sram);
    memory_region_add_subregion(system_memory, SRAM_BASE, sram);

    /* TODO: implement a cortex m0 and update this */
    s->nvic = armv7m_init(get_system_memory(), FLASH_SIZE, 96,
               s->kernel_filename, ARM_CPU_TYPE_NAME("cortex-m3"));

    memory_region_init_io(&s->clock, NULL, &clock_ops, NULL, "nrf51_soc.clock", 0x1000);
    memory_region_add_subregion_overlap(get_system_memory(), IOMEM_BASE, &s->clock, -1);

    memory_region_init_io(&s->nvmc, NULL, &nvmc_ops, NULL, "nrf51_soc.nvmc", 0x1000);
    memory_region_add_subregion_overlap(get_system_memory(), 0x4001E000, &s->nvmc, -1);

    memory_region_init_io(&s->rng, NULL, &rng_ops, NULL, "nrf51_soc.rng", 0x1000);
    memory_region_add_subregion_overlap(get_system_memory(), 0x4000D000, &s->rng, -1);
}

static Property nrf51_soc_properties[] = {
    DEFINE_PROP_STRING("kernel-filename", NRF51State, kernel_filename),
    DEFINE_PROP_END_OF_LIST(),
};

static void nrf51_soc_class_init(ObjectClass *klass, void *data)
{
    DeviceClass *dc = DEVICE_CLASS(klass);

    dc->realize = nrf51_soc_realize;
    dc->props = nrf51_soc_properties;
}

static const TypeInfo nrf51_soc_info = {
    .name          = TYPE_NRF51_SOC,
    .parent        = TYPE_SYS_BUS_DEVICE,
    .instance_size = sizeof(NRF51State),
    .class_init    = nrf51_soc_class_init,
};

static void nrf51_soc_types(void)
{
    type_register_static(&nrf51_soc_info);
}
type_init(nrf51_soc_types)
