# Pipeline ROM Files
The table below shows the status of the different files in this folder. Verilog was generated by `bin2verilog.py` in the Tools folder.
| Filename | Description | Coded | Tested |
| ------ | ------ | ------ | ------ |
| Pipe1A.v | Pipeline Stage 1A | ✅ | ❌ |
| Pipe1B.v | Pipeline Stage 1B | ✅ | ❌ |
| Pipe2A.v | Pipeline Stage 2A | ✅ | ❌ |
| Pipe2B.v | Pipeline Stage 2B | ✅ | ❌ |