/* Generated by Yosys 0.18+10 (git sha1 2be6af90e, gcc 11.2.1 -fPIC -Os) */

module fabric_FIFO36K_synch_primitive_inst(\$iopadmap$almost_empty , \$iopadmap$empty , \$iopadmap$push , \$iopadmap$prog_full , \$iopadmap$pop , \$iopadmap$full , \$auto$rs_design_edit.cc:568:execute$504 , \$auto$rs_design_edit.cc:568:execute$499 , \$auto$rs_design_edit.cc:568:execute$484 , \$auto$rs_design_edit.cc:568:execute$505 , \$auto$rs_design_edit.cc:568:execute$511 , \$auto$rs_design_edit.cc:568:execute$489 , \$auto$rs_design_edit.cc:568:execute$510 , \$auto$rs_design_edit.cc:568:execute$513 , \$auto$rs_design_edit.cc:568:execute$502 , \$auto$rs_design_edit.cc:568:execute$514 , \$auto$rs_design_edit.cc:568:execute$508 , \$auto$rs_design_edit.cc:568:execute$507 , \$auto$clkbufmap.cc:298:execute$398 , \$iopadmap$rst , \$auto$rs_design_edit.cc:568:execute$490 
, \$auto$rs_design_edit.cc:568:execute$496 , \$auto$rs_design_edit.cc:568:execute$495 , \$auto$rs_design_edit.cc:568:execute$501 , \$auto$rs_design_edit.cc:568:execute$487 , \$auto$rs_design_edit.cc:568:execute$486 , \$auto$rs_design_edit.cc:568:execute$493 , \$auto$rs_design_edit.cc:568:execute$492 , \$auto$rs_design_edit.cc:568:execute$498 , \$iopadmap$almost_full , \$auto$rs_design_edit.cc:568:execute$516 , \$auto$rs_design_edit.cc:568:execute$522 , \$auto$rs_design_edit.cc:568:execute$520 , \$iopadmap$prog_empty , \$auto$rs_design_edit.cc:568:execute$517 , \$auto$rs_design_edit.cc:568:execute$519 , \$iopadmap$overflow , \$auto$rs_design_edit.cc:568:execute$523 , \$auto$rs_design_edit.cc:568:execute$485 , \$auto$rs_design_edit.cc:568:execute$488 , \$auto$rs_design_edit.cc:568:execute$491 , \$auto$rs_design_edit.cc:568:execute$494 
, \$auto$rs_design_edit.cc:568:execute$497 , \$iopadmap$rd_en , \$auto$rs_design_edit.cc:568:execute$500 , \$auto$rs_design_edit.cc:568:execute$503 , \$auto$rs_design_edit.cc:568:execute$506 , \$auto$rs_design_edit.cc:568:execute$509 , \$auto$rs_design_edit.cc:568:execute$512 , \$auto$rs_design_edit.cc:568:execute$515 , \$auto$rs_design_edit.cc:568:execute$518 , \$auto$rs_design_edit.cc:568:execute$521 , \$iopadmap$wr_en , \$iopadmap$underflow );
  output \$auto$rs_design_edit.cc:568:execute$508 ;
  output \$auto$rs_design_edit.cc:568:execute$507 ;
  output \$auto$rs_design_edit.cc:568:execute$506 ;
  output \$auto$rs_design_edit.cc:568:execute$505 ;
  output \$auto$rs_design_edit.cc:568:execute$504 ;
  output \$auto$rs_design_edit.cc:568:execute$503 ;
  output \$auto$rs_design_edit.cc:568:execute$502 ;
  output \$auto$rs_design_edit.cc:568:execute$501 ;
  output \$auto$rs_design_edit.cc:568:execute$500 ;
  output \$auto$rs_design_edit.cc:568:execute$499 ;
  output \$auto$rs_design_edit.cc:568:execute$498 ;
  output \$auto$rs_design_edit.cc:568:execute$497 ;
  output \$auto$rs_design_edit.cc:568:execute$496 ;
  output \$auto$rs_design_edit.cc:568:execute$495 ;
  output \$auto$rs_design_edit.cc:568:execute$494 ;
  output \$auto$rs_design_edit.cc:568:execute$493 ;
  output \$auto$rs_design_edit.cc:568:execute$492 ;
  output \$auto$rs_design_edit.cc:568:execute$491 ;
  output \$auto$rs_design_edit.cc:568:execute$490 ;
  output \$auto$rs_design_edit.cc:568:execute$489 ;
  output \$auto$rs_design_edit.cc:568:execute$488 ;
  output \$auto$rs_design_edit.cc:568:execute$487 ;
  output \$auto$rs_design_edit.cc:568:execute$486 ;
  output \$auto$rs_design_edit.cc:568:execute$485 ;
  output \$auto$rs_design_edit.cc:568:execute$484 ;
  input \$auto$clkbufmap.cc:298:execute$398 ;
  output \$iopadmap$almost_empty ;
  output \$iopadmap$almost_full ;
  output \$auto$rs_design_edit.cc:568:execute$523 ;
  output \$iopadmap$empty ;
  output \$iopadmap$full ;
  output \$iopadmap$overflow ;
  output [35:0] \$iopadmap$pop ;
  output \$iopadmap$prog_empty ;
  output \$iopadmap$prog_full ;
  input [35:0] \$iopadmap$push ;
  input \$iopadmap$rd_en ;
  input \$iopadmap$rst ;
  output \$iopadmap$underflow ;
  input \$iopadmap$wr_en ;
  output \$auto$rs_design_edit.cc:568:execute$509 ;
  output \$auto$rs_design_edit.cc:568:execute$510 ;
  output \$auto$rs_design_edit.cc:568:execute$518 ;
  output \$auto$rs_design_edit.cc:568:execute$511 ;
  output \$auto$rs_design_edit.cc:568:execute$512 ;
  output \$auto$rs_design_edit.cc:568:execute$513 ;
  output \$auto$rs_design_edit.cc:568:execute$516 ;
  output \$auto$rs_design_edit.cc:568:execute$514 ;
  output \$auto$rs_design_edit.cc:568:execute$515 ;
  output \$auto$rs_design_edit.cc:568:execute$519 ;
  output \$auto$rs_design_edit.cc:568:execute$521 ;
  output \$auto$rs_design_edit.cc:568:execute$522 ;
  output \$auto$rs_design_edit.cc:568:execute$517 ;
  output \$auto$rs_design_edit.cc:568:execute$520 ;
  wire \$auto$rs_design_edit.cc:568:execute$508 ;
  wire \$auto$rs_design_edit.cc:568:execute$507 ;
  wire \$auto$rs_design_edit.cc:568:execute$506 ;
  wire \$auto$rs_design_edit.cc:568:execute$505 ;
  wire \$auto$rs_design_edit.cc:568:execute$504 ;
  wire \$auto$rs_design_edit.cc:568:execute$503 ;
  wire \$auto$rs_design_edit.cc:568:execute$502 ;
  wire \$auto$rs_design_edit.cc:568:execute$501 ;
  wire \$auto$rs_design_edit.cc:568:execute$500 ;
  wire \$auto$rs_design_edit.cc:568:execute$499 ;
  wire \$auto$rs_design_edit.cc:568:execute$498 ;
  wire \$auto$rs_design_edit.cc:568:execute$497 ;
  wire \$auto$rs_design_edit.cc:568:execute$496 ;
  wire \$auto$rs_design_edit.cc:568:execute$495 ;
  wire \$auto$rs_design_edit.cc:568:execute$494 ;
  wire \$auto$rs_design_edit.cc:568:execute$493 ;
  wire \$auto$rs_design_edit.cc:568:execute$492 ;
  wire \$auto$rs_design_edit.cc:568:execute$491 ;
  wire \$auto$rs_design_edit.cc:568:execute$490 ;
  wire \$auto$rs_design_edit.cc:568:execute$489 ;
  wire \$auto$rs_design_edit.cc:568:execute$488 ;
  wire \$auto$rs_design_edit.cc:568:execute$487 ;
  wire \$auto$rs_design_edit.cc:568:execute$486 ;
  wire \$auto$rs_design_edit.cc:568:execute$485 ;
  wire \$auto$rs_design_edit.cc:568:execute$484 ;
  wire \$auto$clkbufmap.cc:298:execute$398 ;
  wire \$iopadmap$almost_empty ;
  wire \$iopadmap$almost_full ;
  wire \$auto$rs_design_edit.cc:568:execute$523 ;
  wire \$iopadmap$empty ;
  wire \$iopadmap$full ;
  wire \$iopadmap$overflow ;
  wire [35:0] \$iopadmap$pop ;
  wire \$iopadmap$prog_empty ;
  wire \$iopadmap$prog_full ;
  wire [35:0] \$iopadmap$push ;
  wire \$iopadmap$rd_en ;
  wire \$iopadmap$rst ;
  wire \$iopadmap$underflow ;
  wire \$iopadmap$wr_en ;
  wire \$auto$rs_design_edit.cc:568:execute$509 ;
  wire \$auto$rs_design_edit.cc:568:execute$510 ;
  wire \$auto$rs_design_edit.cc:568:execute$518 ;
  wire \$auto$rs_design_edit.cc:568:execute$511 ;
  wire \$auto$rs_design_edit.cc:568:execute$512 ;
  wire \$auto$rs_design_edit.cc:568:execute$513 ;
  wire \$auto$rs_design_edit.cc:568:execute$516 ;
  wire \$auto$rs_design_edit.cc:568:execute$514 ;
  wire \$auto$rs_design_edit.cc:568:execute$515 ;
  wire \$auto$rs_design_edit.cc:568:execute$519 ;
  wire \$auto$rs_design_edit.cc:568:execute$521 ;
  wire \$auto$rs_design_edit.cc:568:execute$522 ;
  wire \$auto$rs_design_edit.cc:568:execute$517 ;
  wire \$auto$rs_design_edit.cc:568:execute$520 ;
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2719/FIFO36K_synch_primitive_inst/./rtl/FIFO36K_synch_primitive_inst.v:23.31-39.2" *)
  FIFO36K #(
    .DATA_READ_WIDTH(32'sh00000024),
    .DATA_WRITE_WIDTH(32'sh00000024),
    .FIFO_TYPE("SYNCHRONOUS"),
    .PROG_EMPTY_THRESH(12'h001),
    .PROG_FULL_THRESH(12'h3ff)
  ) fifo36_sync (
    .ALMOST_EMPTY(\$iopadmap$almost_empty ),
    .ALMOST_FULL(\$iopadmap$almost_full ),
    .EMPTY(\$iopadmap$empty ),
    .FULL(\$iopadmap$full ),
    .OVERFLOW(\$iopadmap$overflow ),
    .PROG_EMPTY(\$iopadmap$prog_empty ),
    .PROG_FULL(\$iopadmap$prog_full ),
    .RD_CLK(\$auto$clkbufmap.cc:298:execute$398 ),
    .RD_DATA(\$iopadmap$pop ),
    .RD_EN(\$iopadmap$rd_en ),
    .RESET(\$iopadmap$rst ),
    .UNDERFLOW(\$iopadmap$underflow ),
    .WR_CLK(\$auto$clkbufmap.cc:298:execute$398 ),
    .WR_DATA(\$iopadmap$push ),
    .WR_EN(\$iopadmap$wr_en )
  );
  assign \$auto$rs_design_edit.cc:568:execute$484  = 1'h1;
  assign \$auto$rs_design_edit.cc:568:execute$485  = 1'h1;
  assign \$auto$rs_design_edit.cc:568:execute$486  = 1'h1;
  assign \$auto$rs_design_edit.cc:568:execute$487  = 1'h1;
  assign \$auto$rs_design_edit.cc:568:execute$488  = 1'h1;
  assign \$auto$rs_design_edit.cc:568:execute$489  = 1'h1;
  assign \$auto$rs_design_edit.cc:568:execute$490  = 1'h1;
  assign \$auto$rs_design_edit.cc:568:execute$491  = 1'h1;
  assign \$auto$rs_design_edit.cc:568:execute$492  = 1'h1;
  assign \$auto$rs_design_edit.cc:568:execute$493  = 1'h1;
  assign \$auto$rs_design_edit.cc:568:execute$494  = 1'h1;
  assign \$auto$rs_design_edit.cc:568:execute$495  = 1'h1;
  assign \$auto$rs_design_edit.cc:568:execute$496  = 1'h1;
  assign \$auto$rs_design_edit.cc:568:execute$497  = 1'h1;
  assign \$auto$rs_design_edit.cc:568:execute$498  = 1'h1;
  assign \$auto$rs_design_edit.cc:568:execute$499  = 1'h1;
  assign \$auto$rs_design_edit.cc:568:execute$500  = 1'h1;
  assign \$auto$rs_design_edit.cc:568:execute$501  = 1'h1;
  assign \$auto$rs_design_edit.cc:568:execute$502  = 1'h1;
  assign \$auto$rs_design_edit.cc:568:execute$503  = 1'h1;
  assign \$auto$rs_design_edit.cc:568:execute$504  = 1'h1;
  assign \$auto$rs_design_edit.cc:568:execute$505  = 1'h1;
  assign \$auto$rs_design_edit.cc:568:execute$506  = 1'h1;
  assign \$auto$rs_design_edit.cc:568:execute$507  = 1'h1;
  assign \$auto$rs_design_edit.cc:568:execute$508  = 1'h1;
  assign \$auto$rs_design_edit.cc:568:execute$509  = 1'h1;
  assign \$auto$rs_design_edit.cc:568:execute$510  = 1'h1;
  assign \$auto$rs_design_edit.cc:568:execute$511  = 1'h1;
  assign \$auto$rs_design_edit.cc:568:execute$512  = 1'h1;
  assign \$auto$rs_design_edit.cc:568:execute$513  = 1'h1;
  assign \$auto$rs_design_edit.cc:568:execute$514  = 1'h1;
  assign \$auto$rs_design_edit.cc:568:execute$515  = 1'h1;
  assign \$auto$rs_design_edit.cc:568:execute$516  = 1'h1;
  assign \$auto$rs_design_edit.cc:568:execute$517  = 1'h1;
  assign \$auto$rs_design_edit.cc:568:execute$518  = 1'h1;
  assign \$auto$rs_design_edit.cc:568:execute$519  = 1'h1;
  assign \$auto$rs_design_edit.cc:568:execute$520  = 1'h1;
  assign \$auto$rs_design_edit.cc:568:execute$521  = 1'h1;
  assign \$auto$rs_design_edit.cc:568:execute$522  = 1'h1;
  assign \$auto$rs_design_edit.cc:568:execute$523  = 1'h1;
endmodule
