{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1605312928200 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1605312928211 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 13 18:15:27 2020 " "Processing started: Fri Nov 13 18:15:27 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1605312928211 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605312928211 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off mp4 -c mp4 " "Command: quartus_map --read_settings_files=on --write_settings_files=off mp4 -c mp4" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605312928212 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1605312929506 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1605312929507 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/pipeline/control_rom.sv 1 1 " "Found 1 design units, including 1 entities, in source file hdl/pipeline/control_rom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 control_rom " "Found entity 1: control_rom" {  } { { "hdl/pipeline/control_rom.sv" "" { Text "/home/beo2/ece411/Hydration_is_Key/mp4/hdl/pipeline/control_rom.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605312949839 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605312949839 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/rv32i_types.sv 1 0 " "Found 1 design units, including 0 entities, in source file hdl/rv32i_types.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rv32i_types (SystemVerilog) " "Found design unit 1: rv32i_types (SystemVerilog)" {  } { { "hdl/rv32i_types.sv" "" { Text "/home/beo2/ece411/Hydration_is_Key/mp4/hdl/rv32i_types.sv" 3 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605312949851 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605312949851 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/rv32i_mux_types.sv 5 0 " "Found 5 design units, including 0 entities, in source file hdl/rv32i_mux_types.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pcmux (SystemVerilog) " "Found design unit 1: pcmux (SystemVerilog)" {  } { { "hdl/rv32i_mux_types.sv" "" { Text "/home/beo2/ece411/Hydration_is_Key/mp4/hdl/rv32i_mux_types.sv" 3 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605312949862 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 marmux (SystemVerilog) " "Found design unit 2: marmux (SystemVerilog)" {  } { { "hdl/rv32i_mux_types.sv" "" { Text "/home/beo2/ece411/Hydration_is_Key/mp4/hdl/rv32i_mux_types.sv" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605312949862 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 cmpmux (SystemVerilog) " "Found design unit 3: cmpmux (SystemVerilog)" {  } { { "hdl/rv32i_mux_types.sv" "" { Text "/home/beo2/ece411/Hydration_is_Key/mp4/hdl/rv32i_mux_types.sv" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605312949862 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 alumux (SystemVerilog) " "Found design unit 4: alumux (SystemVerilog)" {  } { { "hdl/rv32i_mux_types.sv" "" { Text "/home/beo2/ece411/Hydration_is_Key/mp4/hdl/rv32i_mux_types.sv" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605312949862 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "5 regfilemux (SystemVerilog) " "Found design unit 5: regfilemux (SystemVerilog)" {  } { { "hdl/rv32i_mux_types.sv" "" { Text "/home/beo2/ece411/Hydration_is_Key/mp4/hdl/rv32i_mux_types.sv" 41 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605312949862 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605312949862 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/mp4.sv 1 1 " "Found 1 design units, including 1 entities, in source file hdl/mp4.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mp4 " "Found entity 1: mp4" {  } { { "hdl/mp4.sv" "" { Text "/home/beo2/ece411/Hydration_is_Key/mp4/hdl/mp4.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605312949874 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605312949874 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/pipeline/WB.sv 1 1 " "Found 1 design units, including 1 entities, in source file hdl/pipeline/WB.sv" { { "Info" "ISGN_ENTITY_NAME" "1 WB " "Found entity 1: WB" {  } { { "hdl/pipeline/WB.sv" "" { Text "/home/beo2/ece411/Hydration_is_Key/mp4/hdl/pipeline/WB.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605312949895 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605312949895 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/pipeline/sreg_MEM_WB.sv 1 1 " "Found 1 design units, including 1 entities, in source file hdl/pipeline/sreg_MEM_WB.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sreg_MEM_WB " "Found entity 1: sreg_MEM_WB" {  } { { "hdl/pipeline/sreg_MEM_WB.sv" "" { Text "/home/beo2/ece411/Hydration_is_Key/mp4/hdl/pipeline/sreg_MEM_WB.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605312949902 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605312949902 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "sreg_IF_ID.sv(15) " "Verilog HDL information at sreg_IF_ID.sv(15): always construct contains both blocking and non-blocking assignments" {  } { { "hdl/pipeline/sreg_IF_ID.sv" "" { Text "/home/beo2/ece411/Hydration_is_Key/mp4/hdl/pipeline/sreg_IF_ID.sv" 15 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1605312949908 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/pipeline/sreg_IF_ID.sv 1 1 " "Found 1 design units, including 1 entities, in source file hdl/pipeline/sreg_IF_ID.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sreg_IF_ID " "Found entity 1: sreg_IF_ID" {  } { { "hdl/pipeline/sreg_IF_ID.sv" "" { Text "/home/beo2/ece411/Hydration_is_Key/mp4/hdl/pipeline/sreg_IF_ID.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605312949909 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605312949909 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/pipeline/sreg_ID_EX.sv 1 1 " "Found 1 design units, including 1 entities, in source file hdl/pipeline/sreg_ID_EX.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sreg_ID_EX " "Found entity 1: sreg_ID_EX" {  } { { "hdl/pipeline/sreg_ID_EX.sv" "" { Text "/home/beo2/ece411/Hydration_is_Key/mp4/hdl/pipeline/sreg_ID_EX.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605312949916 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605312949916 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/pipeline/sreg_EX_MEM.sv 1 1 " "Found 1 design units, including 1 entities, in source file hdl/pipeline/sreg_EX_MEM.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sreg_EX_MEM " "Found entity 1: sreg_EX_MEM" {  } { { "hdl/pipeline/sreg_EX_MEM.sv" "" { Text "/home/beo2/ece411/Hydration_is_Key/mp4/hdl/pipeline/sreg_EX_MEM.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605312949929 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605312949929 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/pipeline/MEM.sv 1 1 " "Found 1 design units, including 1 entities, in source file hdl/pipeline/MEM.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MEM " "Found entity 1: MEM" {  } { { "hdl/pipeline/MEM.sv" "" { Text "/home/beo2/ece411/Hydration_is_Key/mp4/hdl/pipeline/MEM.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605312949940 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605312949940 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/pipeline/IF.sv 1 1 " "Found 1 design units, including 1 entities, in source file hdl/pipeline/IF.sv" { { "Info" "ISGN_ENTITY_NAME" "1 IF " "Found entity 1: IF" {  } { { "hdl/pipeline/IF.sv" "" { Text "/home/beo2/ece411/Hydration_is_Key/mp4/hdl/pipeline/IF.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605312949949 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605312949949 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/pipeline/ID.sv 1 1 " "Found 1 design units, including 1 entities, in source file hdl/pipeline/ID.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ID " "Found entity 1: ID" {  } { { "hdl/pipeline/ID.sv" "" { Text "/home/beo2/ece411/Hydration_is_Key/mp4/hdl/pipeline/ID.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605312949956 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605312949956 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/pipeline/EX.sv 1 1 " "Found 1 design units, including 1 entities, in source file hdl/pipeline/EX.sv" { { "Info" "ISGN_ENTITY_NAME" "1 EX " "Found entity 1: EX" {  } { { "hdl/pipeline/EX.sv" "" { Text "/home/beo2/ece411/Hydration_is_Key/mp4/hdl/pipeline/EX.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605312949973 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605312949973 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/cpu/register.sv 1 1 " "Found 1 design units, including 1 entities, in source file hdl/cpu/register.sv" { { "Info" "ISGN_ENTITY_NAME" "1 register " "Found entity 1: register" {  } { { "hdl/cpu/register.sv" "" { Text "/home/beo2/ece411/Hydration_is_Key/mp4/hdl/cpu/register.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605312949981 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605312949981 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/cpu/regfile.sv 1 1 " "Found 1 design units, including 1 entities, in source file hdl/cpu/regfile.sv" { { "Info" "ISGN_ENTITY_NAME" "1 regfile " "Found entity 1: regfile" {  } { { "hdl/cpu/regfile.sv" "" { Text "/home/beo2/ece411/Hydration_is_Key/mp4/hdl/cpu/regfile.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605312949988 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605312949988 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/cpu/pc_reg.sv 1 1 " "Found 1 design units, including 1 entities, in source file hdl/cpu/pc_reg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pc_register " "Found entity 1: pc_register" {  } { { "hdl/cpu/pc_reg.sv" "" { Text "/home/beo2/ece411/Hydration_is_Key/mp4/hdl/cpu/pc_reg.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605312949996 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605312949996 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "cpu_datapath.sv(101) " "Verilog HDL Module Instantiation warning at cpu_datapath.sv(101): ignored dangling comma in List of Port Connections" {  } { { "hdl/cpu/cpu_datapath.sv" "" { Text "/home/beo2/ece411/Hydration_is_Key/mp4/hdl/cpu/cpu_datapath.sv" 101 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1605312950010 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/cpu/cpu_datapath.sv 1 1 " "Found 1 design units, including 1 entities, in source file hdl/cpu/cpu_datapath.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_datapath " "Found entity 1: cpu_datapath" {  } { { "hdl/cpu/cpu_datapath.sv" "" { Text "/home/beo2/ece411/Hydration_is_Key/mp4/hdl/cpu/cpu_datapath.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605312950011 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605312950011 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/cpu/cmp.sv 1 1 " "Found 1 design units, including 1 entities, in source file hdl/cpu/cmp.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cmp " "Found entity 1: cmp" {  } { { "hdl/cpu/cmp.sv" "" { Text "/home/beo2/ece411/Hydration_is_Key/mp4/hdl/cpu/cmp.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605312950024 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605312950024 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/cpu/alu.sv 1 1 " "Found 1 design units, including 1 entities, in source file hdl/cpu/alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "hdl/cpu/alu.sv" "" { Text "/home/beo2/ece411/Hydration_is_Key/mp4/hdl/cpu/alu.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605312950030 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605312950030 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/cache/data_array.sv 1 1 " "Found 1 design units, including 1 entities, in source file hdl/cache/data_array.sv" { { "Info" "ISGN_ENTITY_NAME" "1 data_array " "Found entity 1: data_array" {  } { { "hdl/cache/data_array.sv" "" { Text "/home/beo2/ece411/Hydration_is_Key/mp4/hdl/cache/data_array.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605312950040 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605312950040 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/cache/cache_way.sv 1 1 " "Found 1 design units, including 1 entities, in source file hdl/cache/cache_way.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cache_way " "Found entity 1: cache_way" {  } { { "hdl/cache/cache_way.sv" "" { Text "/home/beo2/ece411/Hydration_is_Key/mp4/hdl/cache/cache_way.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605312950046 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605312950046 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/cache/cache_datapath.sv 1 1 " "Found 1 design units, including 1 entities, in source file hdl/cache/cache_datapath.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cache_datapath " "Found entity 1: cache_datapath" {  } { { "hdl/cache/cache_datapath.sv" "" { Text "/home/beo2/ece411/Hydration_is_Key/mp4/hdl/cache/cache_datapath.sv" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605312950054 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605312950054 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/cache/cache_control.sv 1 1 " "Found 1 design units, including 1 entities, in source file hdl/cache/cache_control.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cache_control " "Found entity 1: cache_control" {  } { { "hdl/cache/cache_control.sv" "" { Text "/home/beo2/ece411/Hydration_is_Key/mp4/hdl/cache/cache_control.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605312950061 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605312950061 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/cache/cache.sv 1 1 " "Found 1 design units, including 1 entities, in source file hdl/cache/cache.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cache " "Found entity 1: cache" {  } { { "hdl/cache/cache.sv" "" { Text "/home/beo2/ece411/Hydration_is_Key/mp4/hdl/cache/cache.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605312950067 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605312950067 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/cache/bus_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file hdl/cache/bus_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 bus_adapter " "Found entity 1: bus_adapter" {  } { { "hdl/cache/bus_adapter.sv" "" { Text "/home/beo2/ece411/Hydration_is_Key/mp4/hdl/cache/bus_adapter.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605312950073 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605312950073 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/cache/array.sv 1 1 " "Found 1 design units, including 1 entities, in source file hdl/cache/array.sv" { { "Info" "ISGN_ENTITY_NAME" "1 array " "Found entity 1: array" {  } { { "hdl/cache/array.sv" "" { Text "/home/beo2/ece411/Hydration_is_Key/mp4/hdl/cache/array.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605312950081 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605312950081 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "addr_out sreg_IF_ID.sv(29) " "Verilog HDL Implicit Net warning at sreg_IF_ID.sv(29): created implicit net for \"addr_out\"" {  } { { "hdl/pipeline/sreg_IF_ID.sv" "" { Text "/home/beo2/ece411/Hydration_is_Key/mp4/hdl/pipeline/sreg_IF_ID.sv" 29 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605312950083 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "write_data sreg_EX_MEM.sv(34) " "Verilog HDL error at sreg_EX_MEM.sv(34): object \"write_data\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "hdl/pipeline/sreg_EX_MEM.sv" "" { Text "/home/beo2/ece411/Hydration_is_Key/mp4/hdl/pipeline/sreg_EX_MEM.sv" 34 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1605312950086 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "write_data sreg_EX_MEM.sv(41) " "Verilog HDL error at sreg_EX_MEM.sv(41): object \"write_data\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "hdl/pipeline/sreg_EX_MEM.sv" "" { Text "/home/beo2/ece411/Hydration_is_Key/mp4/hdl/pipeline/sreg_EX_MEM.sv" 41 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1605312950086 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 3 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 3 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "1058 " "Peak virtual memory: 1058 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1605312950306 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Nov 13 18:15:50 2020 " "Processing ended: Fri Nov 13 18:15:50 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1605312950306 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:23 " "Elapsed time: 00:00:23" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1605312950306 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:45 " "Total CPU time (on all processors): 00:00:45" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1605312950306 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1605312950306 ""}
