("TG:/\tTG EE113_DSP schematic" (("open" (nil hierarchy "/{EE113_DSP TG schematic }:a"))) (((0.3875 -1.98125) (3.925 0.69375)) "a" "Schematics" 0))("inv:/\tinv EE113Lab2 schematic" (("open" (nil hierarchy "/{EE113Lab2 inv schematic }:a"))) (((0.98125 -2.1375) (4.26875 0.35)) "a" "Schematics" 0))("NAND:/\tNAND EE113Lab2 schematic" (("open" (nil hierarchy "/{EE113Lab2 NAND schematic }:a"))) (((-5.4 -2.1875) (3.4375 2.025)) "a" "Schematics" 17))("Full_Adder_Sum:/\tFull_Adder_Sum EE113_DSP layout" (("open" (nil hierarchy "/{EE113_DSP Full_Adder_Sum layout }:a"))) (((8.228 -19.977) (26.212 -11.733)) "a" "Layout" 16))("4_Full_Adder_Type28:/\t4_Full_Adder_Type28 EE113_DSP layout" (("open" (nil hierarchy "/{EE113_DSP 4_Full_Adder_Type28 layout }:a"))) (((-26.816 -19.549) (48.408 14.935)) "a" "Layout" 16))("11FA_v4:/\t11FA_v4 EE113_DSP layout" (("open" (nil hierarchy "/{EE113_DSP 11FA_v4 layout }:a"))) (((4.491 -22.295) (31.641 -9.849)) "a" "Layout" 16))("Or_Gate:/\tOr_Gate EE113Lab2 layout" (("open" (nil hierarchy "/{EE113Lab2 Or_Gate layout }:a"))) (((-0.625 -5.211) (9.986 -0.194)) "a" "Layout" 15))("inv:/\tinv EE113Lab2 layout" (("open" (nil hierarchy "/{EE113Lab2 inv layout }:a"))) (((-8.42 2.842) (1.86 7.703)) "a" "Layout" 14))("And_Gate:/\tAnd_Gate EE113Lab2 layout" (("open" (nil hierarchy "/{EE113Lab2 And_Gate layout }:a"))) (((-3.292 -5.908) (8.692 -0.242)) "a" "Layout" 12))("testbench_dsp_vtest:/\ttestbench_dsp_vtest EE113_DSP schematic" (("open" (nil hierarchy "/{EE113_DSP testbench_dsp_vtest schematic }:a"))) (((-15.76875 -4.9875) (14.34375 9.3625)) "a" "Schematics" 0))