// Seed: 3896172247
module module_0 (
    input logic id_0,
    input id_1,
    input id_2,
    output id_3,
    output logic id_4,
    input id_5
);
  always @((id_2), negedge (id_1)) begin
    if (1) begin
      {1, id_5} = id_1;
    end
  end
endmodule
